

================================================================
== Vivado HLS Report for 'img_filter'
================================================================
* Date:           Tue Dec 15 12:01:51 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Convolucion
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  15055056|  15055056|  15055056|  15055056|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                     |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1             |      1278|      1278|       639|          -|          -|     2|    no    |
        | + Loop 1.1          |       637|       637|         1|          -|          -|   637|    no    |
        |- Loop 2             |        15|        15|         5|          -|          -|     3|    no    |
        | + Loop 2.1          |         3|         3|         1|          -|          -|     3|    no    |
        |- Loop 3             |  15053760|  15053760|     31362|          -|          -|   480|    no    |
        | + Loop 3.1          |     31360|     31360|        49|          -|          -|   640|    no    |
        |  ++ Loop 3.1.1      |        21|        21|         7|          -|          -|     3|    no    |
        |   +++ Loop 3.1.1.1  |         4|         4|         2|          -|          -|     2|    no    |
        |  ++ Loop 3.1.2      |        24|        24|         8|          -|          -|     3|    no    |
        |   +++ Loop 3.1.2.1  |         6|         6|         2|          -|          -|     3|    no    |
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	4  / (exitcond1)
3 --> 
	3  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	6  / (exitcond2)
5 --> 
	5  / (!exitcond5)
	4  / (exitcond5)
6 --> 
	7  / (!exitcond4)
7 --> 
	8  / (!exitcond6)
	6  / (exitcond6)
8 --> 
	9  / (!exitcond7)
	12  / (exitcond7)
9 --> 
	10  / (!exitcond9)
	11  / (exitcond9)
10 --> 
	9  / true
11 --> 
	8  / true
12 --> 
	15  / (exitcond8)
	13  / (!exitcond8)
13 --> 
	14  / (!exitcond)
	12  / (exitcond)
14 --> 
	13  / true
15 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %in_V_data_V), !map !127"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_V_keep_V), !map !131"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_V_strb_V), !map !135"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_user_V), !map !139"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_last_V), !map !143"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_id_V), !map !147"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_dest_V), !map !151"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %out_V_data_V), !map !155"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_V_keep_V), !map !159"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_V_strb_V), !map !163"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_user_V), !map !167"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_last_V), !map !171"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_id_V), !map !175"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_dest_V), !map !179"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @img_filter_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%line_buffer_0_V_V = alloca i8, align 1" [Convolucion/Resources/top.cpp:8]   --->   Operation 31 'alloca' 'line_buffer_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @line_buffer_LF_0_NF_s, i32 1, [1 x i8]* @p_str25, [1 x i8]* @p_str25, i32 640, i32 640, i8* %line_buffer_0_V_V, i8* %line_buffer_0_V_V)"   --->   Operation 32 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %line_buffer_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str27, [1 x i8]* @p_str28, [1 x i8]* @p_str29, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str30, [1 x i8]* @p_str31)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%line_buffer_1_V_V = alloca i8, align 1" [Convolucion/Resources/top.cpp:8]   --->   Operation 34 'alloca' 'line_buffer_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @line_buffer_LF_1_NF_s, i32 1, [1 x i8]* @p_str32, [1 x i8]* @p_str32, i32 640, i32 640, i8* %line_buffer_1_V_V, i8* %line_buffer_1_V_V)"   --->   Operation 35 'specchannel' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %line_buffer_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str34, [1 x i8]* @p_str35, [1 x i8]* @p_str36, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str37, [1 x i8]* @p_str38)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%conv_window_V = alloca [9 x i8], align 1" [Convolucion/Resources/top.cpp:9]   --->   Operation 37 'alloca' 'conv_window_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv_window_V_addr = getelementptr [9 x i8]* %conv_window_V, i64 0, i64 8" [Convolucion/Resources/top.cpp:57]   --->   Operation 38 'getelementptr' 'conv_window_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %in_V_data_V, i3* %in_V_keep_V, i3* %in_V_strb_V, i1* %in_V_user_V, i1* %in_V_last_V, i1* %in_V_id_V, i1* %in_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Convolucion/Resources/top.cpp:5]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %out_V_data_V, i3* %out_V_keep_V, i3* %out_V_strb_V, i1* %out_V_user_V, i1* %out_V_last_V, i1* %out_V_id_V, i1* %out_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Convolucion/Resources/top.cpp:6]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [12 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Convolucion/Resources/top.cpp:7]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.75ns)   --->   "br label %.loopexit19" [Convolucion/Resources/top.cpp:17]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.75>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_1, %.loopexit19.loopexit ]"   --->   Operation 43 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.51ns)   --->   "%exitcond1 = icmp eq i2 %i, -2" [Convolucion/Resources/top.cpp:17]   --->   Operation 44 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 45 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.62ns)   --->   "%i_1 = add i2 %i, 1" [Convolucion/Resources/top.cpp:17]   --->   Operation 46 'add' 'i_1' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader555.preheader, label %.preheader556.preheader" [Convolucion/Resources/top.cpp:17]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = trunc i2 %i to i1" [Convolucion/Resources/top.cpp:19]   --->   Operation 48 'trunc' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.75ns)   --->   "br label %.preheader556" [Convolucion/Resources/top.cpp:18]   --->   Operation 49 'br' <Predicate = (!exitcond1)> <Delay = 0.75>
ST_2 : Operation 50 [1/1] (0.75ns)   --->   "br label %.preheader555" [Convolucion/Resources/top.cpp:24]   --->   Operation 50 'br' <Predicate = (exitcond1)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 1.99>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_1, %2 ], [ 0, %.preheader556.preheader ]"   --->   Operation 51 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.85ns)   --->   "%exitcond3 = icmp eq i10 %j, -387" [Convolucion/Resources/top.cpp:18]   --->   Operation 52 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 637, i64 637, i64 637)"   --->   Operation 53 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.93ns)   --->   "%j_1 = add i10 %j, 1" [Convolucion/Resources/top.cpp:18]   --->   Operation 54 'add' 'j_1' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit19.loopexit, label %1" [Convolucion/Resources/top.cpp:18]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch5, label %branch4" [Convolucion/Resources/top.cpp:19]   --->   Operation 56 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.99ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %line_buffer_0_V_V, i8 0)" [Convolucion/Resources/top.cpp:19]   --->   Operation 57 'write' <Predicate = (!exitcond3 & !tmp)> <Delay = 1.99> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %2" [Convolucion/Resources/top.cpp:19]   --->   Operation 58 'br' <Predicate = (!exitcond3 & !tmp)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.99ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %line_buffer_1_V_V, i8 0)" [Convolucion/Resources/top.cpp:19]   --->   Operation 59 'write' <Predicate = (!exitcond3 & tmp)> <Delay = 1.99> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %2" [Convolucion/Resources/top.cpp:19]   --->   Operation 60 'br' <Predicate = (!exitcond3 & tmp)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader556" [Convolucion/Resources/top.cpp:18]   --->   Operation 61 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br label %.loopexit19"   --->   Operation 62 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.86>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%i5 = phi i2 [ %i_2, %.preheader555.loopexit ], [ 0, %.preheader555.preheader ]"   --->   Operation 63 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.51ns)   --->   "%exitcond2 = icmp eq i2 %i5, -1" [Convolucion/Resources/top.cpp:24]   --->   Operation 64 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 65 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.62ns)   --->   "%i_2 = add i2 %i5, 1" [Convolucion/Resources/top.cpp:24]   --->   Operation 66 'add' 'i_2' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader553.preheader, label %.preheader554.preheader" [Convolucion/Resources/top.cpp:24]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i2 %i5 to i5" [Convolucion/Resources/top.cpp:24]   --->   Operation 68 'zext' 'tmp_1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i5, i2 0)" [Convolucion/Resources/top.cpp:24]   --->   Operation 69 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_s to i5" [Convolucion/Resources/top.cpp:26]   --->   Operation 70 'zext' 'p_shl1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.86ns)   --->   "%tmp_1 = sub i5 %p_shl1_cast, %tmp_1_cast" [Convolucion/Resources/top.cpp:26]   --->   Operation 71 'sub' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.75ns)   --->   "br label %.preheader554" [Convolucion/Resources/top.cpp:25]   --->   Operation 72 'br' <Predicate = (!exitcond2)> <Delay = 0.75>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_s = alloca i32"   --->   Operation 73 'alloca' 'p_s' <Predicate = (exitcond2)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.75ns)   --->   "br label %.preheader553" [Convolucion/Resources/top.cpp:33]   --->   Operation 74 'br' <Predicate = (exitcond2)> <Delay = 0.75>

State 5 <SV = 3> <Delay = 1.66>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%j6 = phi i2 [ %j_2, %3 ], [ 0, %.preheader554.preheader ]"   --->   Operation 75 'phi' 'j6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.51ns)   --->   "%exitcond5 = icmp eq i2 %j6, -1" [Convolucion/Resources/top.cpp:25]   --->   Operation 76 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 77 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.62ns)   --->   "%j_2 = add i2 %j6, 1" [Convolucion/Resources/top.cpp:25]   --->   Operation 78 'add' 'j_2' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader555.loopexit, label %3" [Convolucion/Resources/top.cpp:25]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i2 %j6 to i5" [Convolucion/Resources/top.cpp:26]   --->   Operation 80 'zext' 'tmp_7_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.87ns)   --->   "%tmp_2 = add i5 %tmp_1, %tmp_7_cast" [Convolucion/Resources/top.cpp:26]   --->   Operation 81 'add' 'tmp_2' <Predicate = (!exitcond5)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_22_cast = sext i5 %tmp_2 to i64" [Convolucion/Resources/top.cpp:26]   --->   Operation 82 'sext' 'tmp_22_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%conv_window_V_addr_1 = getelementptr [9 x i8]* %conv_window_V, i64 0, i64 %tmp_22_cast" [Convolucion/Resources/top.cpp:26]   --->   Operation 83 'getelementptr' 'conv_window_V_addr_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.79ns)   --->   "store i8 0, i8* %conv_window_V_addr_1, align 1" [Convolucion/Resources/top.cpp:26]   --->   Operation 84 'store' <Predicate = (!exitcond5)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader554" [Convolucion/Resources/top.cpp:25]   --->   Operation 85 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader555"   --->   Operation 86 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.92>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%row = phi i9 [ 0, %.preheader553.preheader ], [ %row_1, %.preheader553.loopexit ]"   --->   Operation 87 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.85ns)   --->   "%exitcond4 = icmp eq i9 %row, -32" [Convolucion/Resources/top.cpp:33]   --->   Operation 88 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)"   --->   Operation 89 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.92ns)   --->   "%row_1 = add i9 %row, 1" [Convolucion/Resources/top.cpp:33]   --->   Operation 90 'add' 'row_1' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %13, label %.preheader552.preheader" [Convolucion/Resources/top.cpp:33]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.85ns)   --->   "%tmp_5 = icmp eq i9 %row, -33" [Convolucion/Resources/top.cpp:70]   --->   Operation 92 'icmp' 'tmp_5' <Predicate = (!exitcond4)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.75ns)   --->   "br label %.preheader552" [Convolucion/Resources/top.cpp:34]   --->   Operation 93 'br' <Predicate = (!exitcond4)> <Delay = 0.75>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "ret void" [Convolucion/Resources/top.cpp:88]   --->   Operation 94 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 3.75>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%col = phi i10 [ %col_1, %_ZNK12ap_range_refILi32ELb1EE6lengthEv.exit.i.i.i.i ], [ 0, %.preheader552.preheader ]"   --->   Operation 95 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%p_load = load i32* %p_s"   --->   Operation 96 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.85ns)   --->   "%exitcond6 = icmp eq i10 %col, -384" [Convolucion/Resources/top.cpp:34]   --->   Operation 97 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)"   --->   Operation 98 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.93ns)   --->   "%col_1 = add i10 %col, 1" [Convolucion/Resources/top.cpp:34]   --->   Operation 99 'add' 'col_1' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader553.loopexit, label %4" [Convolucion/Resources/top.cpp:34]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%empty_17 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %in_V_data_V, i3* %in_V_keep_V, i3* %in_V_strb_V, i1* %in_V_user_V, i1* %in_V_last_V, i1* %in_V_id_V, i1* %in_V_dest_V)" [Convolucion/Resources/top.cpp:40]   --->   Operation 101 'read' 'empty_17' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_17, 0" [Convolucion/Resources/top.cpp:40]   --->   Operation 102 'extractvalue' 'tmp_data_V_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_data_V_1, i32 16, i32 23)" [Convolucion/Resources/top.cpp:44]   --->   Operation 103 'partselect' 'p_Result_s' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_data_V_1, i32 8, i32 15)" [Convolucion/Resources/top.cpp:44]   --->   Operation 104 'partselect' 'p_Result_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i8 %p_Result_s to i9" [Convolucion/Resources/top.cpp:44]   --->   Operation 105 'zext' 'lhs_V_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%rhs_V_cast = zext i8 %p_Result_1 to i9" [Convolucion/Resources/top.cpp:44]   --->   Operation 106 'zext' 'rhs_V_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.90ns)   --->   "%ret_V = add i9 %lhs_V_cast, %rhs_V_cast" [Convolucion/Resources/top.cpp:44]   --->   Operation 107 'add' 'ret_V' <Predicate = (!exitcond6)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i24 %tmp_data_V_1 to i8" [Convolucion/Resources/top.cpp:44]   --->   Operation 108 'trunc' 'tmp_3' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%lhs_V_1_cast = zext i9 %ret_V to i10" [Convolucion/Resources/top.cpp:44]   --->   Operation 109 'zext' 'lhs_V_1_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%rhs_V_1_cast = zext i8 %tmp_3 to i10" [Convolucion/Resources/top.cpp:44]   --->   Operation 110 'zext' 'rhs_V_1_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into DSP with root node mul)   --->   "%ret_V_1 = add i10 %rhs_V_1_cast, %lhs_V_1_cast" [Convolucion/Resources/top.cpp:44]   --->   Operation 111 'add' 'ret_V_1' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into DSP with root node mul)   --->   "%zext_cast = zext i10 %ret_V_1 to i22" [Convolucion/Resources/top.cpp:44]   --->   Operation 112 'zext' 'zext_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul = mul i22 1366, %zext_cast" [Convolucion/Resources/top.cpp:44]   --->   Operation 113 'mul' 'mul' <Predicate = (!exitcond6)> <Delay = 2.84> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%pixel_gray_V = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %mul, i32 12, i32 19)" [Convolucion/Resources/top.cpp:44]   --->   Operation 114 'partselect' 'pixel_gray_V' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.75ns)   --->   "br label %5" [Convolucion/Resources/top.cpp:46]   --->   Operation 115 'br' <Predicate = (!exitcond6)> <Delay = 0.75>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader553"   --->   Operation 116 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.74>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%i7 = phi i2 [ 0, %4 ], [ %i_4, %._crit_edge ]"   --->   Operation 117 'phi' 'i7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.51ns)   --->   "%exitcond7 = icmp eq i2 %i7, -1" [Convolucion/Resources/top.cpp:46]   --->   Operation 118 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 119 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.62ns)   --->   "%i_4 = add i2 %i7, 1" [Convolucion/Resources/top.cpp:46]   --->   Operation 120 'add' 'i_4' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %11, label %.preheader551.preheader" [Convolucion/Resources/top.cpp:46]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %i7 to i5" [Convolucion/Resources/top.cpp:46]   --->   Operation 122 'zext' 'tmp_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i7, i2 0)" [Convolucion/Resources/top.cpp:46]   --->   Operation 123 'bitconcatenate' 'tmp_7' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %tmp_7 to i5" [Convolucion/Resources/top.cpp:48]   --->   Operation 124 'zext' 'p_shl2_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.86ns)   --->   "%tmp_8 = sub i5 %p_shl2_cast, %tmp_cast" [Convolucion/Resources/top.cpp:48]   --->   Operation 125 'sub' 'tmp_8' <Predicate = (!exitcond7)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.87ns)   --->   "%tmp_9 = add i5 %tmp_8, 2" [Convolucion/Resources/top.cpp:51]   --->   Operation 126 'add' 'tmp_9' <Predicate = (!exitcond7)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_25_cast = sext i5 %tmp_9 to i64" [Convolucion/Resources/top.cpp:51]   --->   Operation 127 'sext' 'tmp_25_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%conv_window_V_addr_2 = getelementptr [9 x i8]* %conv_window_V, i64 0, i64 %tmp_25_cast" [Convolucion/Resources/top.cpp:51]   --->   Operation 128 'getelementptr' 'conv_window_V_addr_2' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.75ns)   --->   "br label %.preheader551" [Convolucion/Resources/top.cpp:47]   --->   Operation 129 'br' <Predicate = (!exitcond7)> <Delay = 0.75>
ST_8 : Operation 130 [1/1] (0.79ns)   --->   "store i8 %pixel_gray_V, i8* %conv_window_V_addr, align 1" [Convolucion/Resources/top.cpp:57]   --->   Operation 130 'store' <Predicate = (exitcond7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_8 : Operation 131 [1/1] (0.75ns)   --->   "br label %.loopexit" [Convolucion/Resources/top.cpp:60]   --->   Operation 131 'br' <Predicate = (exitcond7)> <Delay = 0.75>

State 9 <SV = 6> <Delay = 2.29>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%j8 = phi i2 [ %j_3, %6 ], [ 0, %.preheader551.preheader ]"   --->   Operation 132 'phi' 'j8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.51ns)   --->   "%exitcond9 = icmp eq i2 %j8, -2" [Convolucion/Resources/top.cpp:47]   --->   Operation 133 'icmp' 'exitcond9' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 134 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.62ns)   --->   "%j_3 = add i2 %j8, 1" [Convolucion/Resources/top.cpp:48]   --->   Operation 135 'add' 'j_3' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %7, label %6" [Convolucion/Resources/top.cpp:47]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i2 %j8 to i5" [Convolucion/Resources/top.cpp:48]   --->   Operation 137 'zext' 'tmp_11_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.87ns)   --->   "%tmp_16 = add i5 %tmp_8, %tmp_11_cast" [Convolucion/Resources/top.cpp:48]   --->   Operation 138 'add' 'tmp_16' <Predicate = (!exitcond9)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i2 %j_3 to i5" [Convolucion/Resources/top.cpp:48]   --->   Operation 139 'zext' 'tmp_12_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.87ns)   --->   "%tmp_18 = add i5 %tmp_8, %tmp_12_cast" [Convolucion/Resources/top.cpp:48]   --->   Operation 140 'add' 'tmp_18' <Predicate = (!exitcond9)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_29_cast = sext i5 %tmp_18 to i64" [Convolucion/Resources/top.cpp:48]   --->   Operation 141 'sext' 'tmp_29_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%conv_window_V_addr_4 = getelementptr [9 x i8]* %conv_window_V, i64 0, i64 %tmp_29_cast" [Convolucion/Resources/top.cpp:48]   --->   Operation 142 'getelementptr' 'conv_window_V_addr_4' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_9 : Operation 143 [2/2] (0.79ns)   --->   "%conv_window_V_load = load i8* %conv_window_V_addr_4, align 1" [Convolucion/Resources/top.cpp:48]   --->   Operation 143 'load' 'conv_window_V_load' <Predicate = (!exitcond9)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_9 : Operation 144 [1/1] (0.51ns)   --->   "%tmp_10 = icmp eq i2 %i7, -2" [Convolucion/Resources/top.cpp:50]   --->   Operation 144 'icmp' 'tmp_10' <Predicate = (exitcond9)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %._crit_edge, label %8" [Convolucion/Resources/top.cpp:50]   --->   Operation 145 'br' <Predicate = (exitcond9)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i2 %i7 to i1" [Convolucion/Resources/top.cpp:51]   --->   Operation 146 'trunc' 'tmp_20' <Predicate = (exitcond9 & !tmp_10)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %branch3, label %branch2" [Convolucion/Resources/top.cpp:51]   --->   Operation 147 'br' <Predicate = (exitcond9 & !tmp_10)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (1.99ns)   --->   "%tmp_V_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %line_buffer_0_V_V)" [Convolucion/Resources/top.cpp:51]   --->   Operation 148 'read' 'tmp_V_1' <Predicate = (exitcond9 & !tmp_10 & !tmp_20)> <Delay = 1.99> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_9 : Operation 149 [1/1] (0.75ns)   --->   "br label %9" [Convolucion/Resources/top.cpp:51]   --->   Operation 149 'br' <Predicate = (exitcond9 & !tmp_10 & !tmp_20)> <Delay = 0.75>
ST_9 : Operation 150 [1/1] (1.99ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %line_buffer_1_V_V)" [Convolucion/Resources/top.cpp:51]   --->   Operation 150 'read' 'tmp_V' <Predicate = (exitcond9 & !tmp_10 & tmp_20)> <Delay = 1.99> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_9 : Operation 151 [1/1] (0.75ns)   --->   "br label %9" [Convolucion/Resources/top.cpp:51]   --->   Operation 151 'br' <Predicate = (exitcond9 & !tmp_10 & tmp_20)> <Delay = 0.75>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i2 %i_4 to i5" [Convolucion/Resources/top.cpp:46]   --->   Operation 152 'zext' 'tmp_14_cast' <Predicate = (exitcond9 & !tmp_10)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_22 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_4, i2 0)" [Convolucion/Resources/top.cpp:46]   --->   Operation 153 'bitconcatenate' 'tmp_22' <Predicate = (exitcond9 & !tmp_10)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i4 %tmp_22 to i5" [Convolucion/Resources/top.cpp:52]   --->   Operation 154 'zext' 'p_shl3_cast' <Predicate = (exitcond9 & !tmp_10)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.86ns)   --->   "%tmp_23 = sub i5 %p_shl3_cast, %tmp_14_cast" [Convolucion/Resources/top.cpp:52]   --->   Operation 155 'sub' 'tmp_23' <Predicate = (exitcond9 & !tmp_10)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i5 %tmp_23 to i64" [Convolucion/Resources/top.cpp:52]   --->   Operation 156 'sext' 'tmp_32_cast' <Predicate = (exitcond9 & !tmp_10)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%conv_window_V_addr_6 = getelementptr [9 x i8]* %conv_window_V, i64 0, i64 %tmp_32_cast" [Convolucion/Resources/top.cpp:52]   --->   Operation 157 'getelementptr' 'conv_window_V_addr_6' <Predicate = (exitcond9 & !tmp_10)> <Delay = 0.00>
ST_9 : Operation 158 [2/2] (0.79ns)   --->   "%tmp_V_2 = load i8* %conv_window_V_addr_6, align 1" [Convolucion/Resources/top.cpp:52]   --->   Operation 158 'load' 'tmp_V_2' <Predicate = (exitcond9 & !tmp_10)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 10 <SV = 7> <Delay = 1.58>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i5 %tmp_16 to i64" [Convolucion/Resources/top.cpp:48]   --->   Operation 159 'sext' 'tmp_28_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%conv_window_V_addr_3 = getelementptr [9 x i8]* %conv_window_V, i64 0, i64 %tmp_28_cast" [Convolucion/Resources/top.cpp:48]   --->   Operation 160 'getelementptr' 'conv_window_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/2] (0.79ns)   --->   "%conv_window_V_load = load i8* %conv_window_V_addr_4, align 1" [Convolucion/Resources/top.cpp:48]   --->   Operation 161 'load' 'conv_window_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_10 : Operation 162 [1/1] (0.79ns)   --->   "store i8 %conv_window_V_load, i8* %conv_window_V_addr_3, align 1" [Convolucion/Resources/top.cpp:48]   --->   Operation 162 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader551" [Convolucion/Resources/top.cpp:47]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 7> <Delay = 2.78>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_V_11 = phi i8 [ %tmp_V, %branch3 ], [ %tmp_V_1, %branch2 ]"   --->   Operation 164 'phi' 'tmp_V_11' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.79ns)   --->   "store i8 %tmp_V_11, i8* %conv_window_V_addr_2, align 1" [Convolucion/Resources/top.cpp:51]   --->   Operation 165 'store' <Predicate = (!tmp_10)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_11 : Operation 166 [1/2] (0.79ns)   --->   "%tmp_V_2 = load i8* %conv_window_V_addr_6, align 1" [Convolucion/Resources/top.cpp:52]   --->   Operation 166 'load' 'tmp_V_2' <Predicate = (!tmp_10)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %branch1, label %branch0" [Convolucion/Resources/top.cpp:52]   --->   Operation 167 'br' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (1.99ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %line_buffer_0_V_V, i8 %tmp_V_2)" [Convolucion/Resources/top.cpp:52]   --->   Operation 168 'write' <Predicate = (!tmp_10 & !tmp_20)> <Delay = 1.99> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "br label %10" [Convolucion/Resources/top.cpp:52]   --->   Operation 169 'br' <Predicate = (!tmp_10 & !tmp_20)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (1.99ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %line_buffer_1_V_V, i8 %tmp_V_2)" [Convolucion/Resources/top.cpp:52]   --->   Operation 170 'write' <Predicate = (!tmp_10 & tmp_20)> <Delay = 1.99> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "br label %10" [Convolucion/Resources/top.cpp:52]   --->   Operation 171 'br' <Predicate = (!tmp_10 & tmp_20)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "br label %._crit_edge" [Convolucion/Resources/top.cpp:53]   --->   Operation 172 'br' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "br label %5" [Convolucion/Resources/top.cpp:46]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 1.95>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%p_0340_2 = phi i32 [ %p_load, %11 ], [ %p_0340_3, %.loopexit.loopexit ]" [Convolucion/Resources/top.cpp:62]   --->   Operation 174 'phi' 'p_0340_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%i9 = phi i2 [ 0, %11 ], [ %i_3, %.loopexit.loopexit ]"   --->   Operation 175 'phi' 'i9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%i9_cast5 = zext i2 %i9 to i5" [Convolucion/Resources/top.cpp:60]   --->   Operation 176 'zext' 'i9_cast5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.51ns)   --->   "%exitcond8 = icmp eq i2 %i9, -1" [Convolucion/Resources/top.cpp:60]   --->   Operation 177 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 178 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.62ns)   --->   "%i_3 = add i2 %i9, 1" [Convolucion/Resources/top.cpp:60]   --->   Operation 179 'add' 'i_3' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %_ZNK12ap_range_refILi32ELb1EE6lengthEv.exit.i.i.i.i, label %.preheader.preheader" [Convolucion/Resources/top.cpp:60]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_14 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i9, i2 0)" [Convolucion/Resources/top.cpp:60]   --->   Operation 181 'bitconcatenate' 'tmp_14' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i4 %tmp_14 to i5" [Convolucion/Resources/top.cpp:62]   --->   Operation 182 'zext' 'p_shl4_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.86ns)   --->   "%tmp_15 = sub i5 %p_shl4_cast, %i9_cast5" [Convolucion/Resources/top.cpp:62]   --->   Operation 183 'sub' 'tmp_15' <Predicate = (!exitcond8)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [1/1] (0.75ns)   --->   "br label %.preheader" [Convolucion/Resources/top.cpp:61]   --->   Operation 184 'br' <Predicate = (!exitcond8)> <Delay = 0.75>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_11 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_0340_2, i32 8, i32 31)" [Convolucion/Resources/top.cpp:65]   --->   Operation 185 'partselect' 'tmp_11' <Predicate = (exitcond8)> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.98ns)   --->   "%icmp = icmp sgt i24 %tmp_11, 0" [Convolucion/Resources/top.cpp:65]   --->   Operation 186 'icmp' 'icmp' <Predicate = (exitcond8)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [1/1] (0.52ns)   --->   "%p_0340_2_22 = select i1 %icmp, i32 255, i32 %p_0340_2" [Convolucion/Resources/top.cpp:65]   --->   Operation 187 'select' 'p_0340_2_22' <Predicate = (exitcond8)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_0340_2_22, i32 31)" [Convolucion/Resources/top.cpp:66]   --->   Operation 188 'bitselect' 'tmp_12' <Predicate = (exitcond8)> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i32 %p_0340_2_22 to i8" [Convolucion/Resources/top.cpp:69]   --->   Operation 189 'trunc' 'tmp_13' <Predicate = (exitcond8)> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.44ns)   --->   "%tmp_4 = select i1 %tmp_12, i8 0, i8 %tmp_13" [Convolucion/Resources/top.cpp:66]   --->   Operation 190 'select' 'tmp_4' <Predicate = (exitcond8)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_data_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %tmp_4, i8 %tmp_4, i8 %tmp_4)" [Convolucion/Resources/top.cpp:69]   --->   Operation 191 'bitconcatenate' 'tmp_data_V' <Predicate = (exitcond8)> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.85ns)   --->   "%tmp_6 = icmp eq i10 %col, -385" [Convolucion/Resources/top.cpp:70]   --->   Operation 192 'icmp' 'tmp_6' <Predicate = (exitcond8)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 193 [1/1] (0.33ns)   --->   "%tmp_last_V = and i1 %tmp_5, %tmp_6" [Convolucion/Resources/top.cpp:70]   --->   Operation 193 'and' 'tmp_last_V' <Predicate = (exitcond8)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %out_V_data_V, i3* %out_V_keep_V, i3* %out_V_strb_V, i1* %out_V_user_V, i1* %out_V_last_V, i1* %out_V_id_V, i1* %out_V_dest_V, i24 %tmp_data_V, i3 -1, i3 -1, i1 true, i1 %tmp_last_V, i1 true, i1 true)"   --->   Operation 194 'write' <Predicate = (exitcond8)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "store i32 0, i32* %p_s"   --->   Operation 195 'store' <Predicate = (exitcond8)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 2.22>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%p_0340_3 = phi i32 [ %conv_result_V, %12 ], [ %p_0340_2, %.preheader.preheader ]"   --->   Operation 196 'phi' 'p_0340_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%j4 = phi i2 [ %j_4, %12 ], [ 0, %.preheader.preheader ]"   --->   Operation 197 'phi' 'j4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%j4_cast2 = zext i2 %j4 to i5" [Convolucion/Resources/top.cpp:61]   --->   Operation 198 'zext' 'j4_cast2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.51ns)   --->   "%exitcond = icmp eq i2 %j4, -1" [Convolucion/Resources/top.cpp:61]   --->   Operation 199 'icmp' 'exitcond' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 200 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.62ns)   --->   "%j_4 = add i2 %j4, 1" [Convolucion/Resources/top.cpp:61]   --->   Operation 201 'add' 'j_4' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %12" [Convolucion/Resources/top.cpp:61]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.87ns)   --->   "%tmp_21 = add i5 %tmp_15, %j4_cast2" [Convolucion/Resources/top.cpp:62]   --->   Operation 203 'add' 'tmp_21' <Predicate = (!exitcond)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_30_cast = sext i5 %tmp_21 to i64" [Convolucion/Resources/top.cpp:62]   --->   Operation 204 'sext' 'tmp_30_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%conv_window_V_addr_5 = getelementptr [9 x i8]* %conv_window_V, i64 0, i64 %tmp_30_cast" [Convolucion/Resources/top.cpp:62]   --->   Operation 205 'getelementptr' 'conv_window_V_addr_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_16_cast = sext i5 %tmp_21 to i32" [Convolucion/Resources/top.cpp:62]   --->   Operation 206 'sext' 'tmp_16_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_17 = zext i32 %tmp_16_cast to i64" [Convolucion/Resources/top.cpp:62]   --->   Operation 207 'zext' 'tmp_17' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 208 [2/2] (0.79ns)   --->   "%conv_window_V_load_1 = load i8* %conv_window_V_addr_5, align 1" [Convolucion/Resources/top.cpp:62]   --->   Operation 208 'load' 'conv_window_V_load_1' <Predicate = (!exitcond)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i3]* @kernel, i64 0, i64 %tmp_17" [Convolucion/Resources/top.cpp:62]   --->   Operation 209 'getelementptr' 'kernel_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 210 [2/2] (1.35ns)   --->   "%kernel_load = load i3* %kernel_addr, align 1" [Convolucion/Resources/top.cpp:62]   --->   Operation 210 'load' 'kernel_load' <Predicate = (!exitcond)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 211 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 14 <SV = 8> <Delay = 4.19>
ST_14 : Operation 212 [1/2] (0.79ns)   --->   "%conv_window_V_load_1 = load i8* %conv_window_V_addr_5, align 1" [Convolucion/Resources/top.cpp:62]   --->   Operation 212 'load' 'conv_window_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%extLd16_cast = zext i8 %conv_window_V_load_1 to i11" [Convolucion/Resources/top.cpp:62]   --->   Operation 213 'zext' 'extLd16_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 214 [1/2] (1.35ns)   --->   "%kernel_load = load i3* %kernel_addr, align 1" [Convolucion/Resources/top.cpp:62]   --->   Operation 214 'load' 'kernel_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_18_cast = sext i3 %kernel_load to i11" [Convolucion/Resources/top.cpp:62]   --->   Operation 215 'sext' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (0.63ns) (grouped into DSP with root node conv_result_V)   --->   "%tmp_19 = mul i11 %tmp_18_cast, %extLd16_cast" [Convolucion/Resources/top.cpp:62]   --->   Operation 216 'mul' 'tmp_19' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 217 [1/1] (0.00ns) (grouped into DSP with root node conv_result_V)   --->   "%tmp_19_cast = sext i11 %tmp_19 to i32" [Convolucion/Resources/top.cpp:62]   --->   Operation 217 'sext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (2.20ns) (root node of the DSP)   --->   "%conv_result_V = add i32 %p_0340_3, %tmp_19_cast" [Convolucion/Resources/top.cpp:62]   --->   Operation 218 'add' 'conv_result_V' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "br label %.preheader" [Convolucion/Resources/top.cpp:61]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 7> <Delay = 0.00>
ST_15 : Operation 220 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %out_V_data_V, i3* %out_V_keep_V, i3* %out_V_strb_V, i1* %out_V_user_V, i1* %out_V_last_V, i1* %out_V_id_V, i1* %out_V_dest_V, i24 %tmp_data_V, i3 -1, i3 -1, i1 true, i1 %tmp_last_V, i1 true, i1 true)"   --->   Operation 220 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "br label %.preheader552" [Convolucion/Resources/top.cpp:34]   --->   Operation 221 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_16          (specbitsmap      ) [ 0000000000000000]
StgValue_17          (specbitsmap      ) [ 0000000000000000]
StgValue_18          (specbitsmap      ) [ 0000000000000000]
StgValue_19          (specbitsmap      ) [ 0000000000000000]
StgValue_20          (specbitsmap      ) [ 0000000000000000]
StgValue_21          (specbitsmap      ) [ 0000000000000000]
StgValue_22          (specbitsmap      ) [ 0000000000000000]
StgValue_23          (specbitsmap      ) [ 0000000000000000]
StgValue_24          (specbitsmap      ) [ 0000000000000000]
StgValue_25          (specbitsmap      ) [ 0000000000000000]
StgValue_26          (specbitsmap      ) [ 0000000000000000]
StgValue_27          (specbitsmap      ) [ 0000000000000000]
StgValue_28          (specbitsmap      ) [ 0000000000000000]
StgValue_29          (specbitsmap      ) [ 0000000000000000]
StgValue_30          (spectopmodule    ) [ 0000000000000000]
line_buffer_0_V_V    (alloca           ) [ 0111111111111111]
empty                (specchannel      ) [ 0000000000000000]
StgValue_33          (specinterface    ) [ 0000000000000000]
line_buffer_1_V_V    (alloca           ) [ 0111111111111111]
empty_10             (specchannel      ) [ 0000000000000000]
StgValue_36          (specinterface    ) [ 0000000000000000]
conv_window_V        (alloca           ) [ 0011111111111111]
conv_window_V_addr   (getelementptr    ) [ 0011111111111111]
StgValue_39          (specinterface    ) [ 0000000000000000]
StgValue_40          (specinterface    ) [ 0000000000000000]
StgValue_41          (specinterface    ) [ 0000000000000000]
StgValue_42          (br               ) [ 0111000000000000]
i                    (phi              ) [ 0010000000000000]
exitcond1            (icmp             ) [ 0011000000000000]
empty_11             (speclooptripcount) [ 0000000000000000]
i_1                  (add              ) [ 0111000000000000]
StgValue_47          (br               ) [ 0000000000000000]
tmp                  (trunc            ) [ 0001000000000000]
StgValue_49          (br               ) [ 0011000000000000]
StgValue_50          (br               ) [ 0011110000000000]
j                    (phi              ) [ 0001000000000000]
exitcond3            (icmp             ) [ 0011000000000000]
empty_12             (speclooptripcount) [ 0000000000000000]
j_1                  (add              ) [ 0011000000000000]
StgValue_55          (br               ) [ 0000000000000000]
StgValue_56          (br               ) [ 0000000000000000]
StgValue_57          (write            ) [ 0000000000000000]
StgValue_58          (br               ) [ 0000000000000000]
StgValue_59          (write            ) [ 0000000000000000]
StgValue_60          (br               ) [ 0000000000000000]
StgValue_61          (br               ) [ 0011000000000000]
StgValue_62          (br               ) [ 0111000000000000]
i5                   (phi              ) [ 0000100000000000]
exitcond2            (icmp             ) [ 0000110000000000]
empty_13             (speclooptripcount) [ 0000000000000000]
i_2                  (add              ) [ 0010110000000000]
StgValue_67          (br               ) [ 0000000000000000]
tmp_1_cast           (zext             ) [ 0000000000000000]
tmp_s                (bitconcatenate   ) [ 0000000000000000]
p_shl1_cast          (zext             ) [ 0000000000000000]
tmp_1                (sub              ) [ 0000010000000000]
StgValue_72          (br               ) [ 0000110000000000]
p_s                  (alloca           ) [ 0000001111111111]
StgValue_74          (br               ) [ 0000111111111111]
j6                   (phi              ) [ 0000010000000000]
exitcond5            (icmp             ) [ 0000110000000000]
empty_14             (speclooptripcount) [ 0000000000000000]
j_2                  (add              ) [ 0000110000000000]
StgValue_79          (br               ) [ 0000000000000000]
tmp_7_cast           (zext             ) [ 0000000000000000]
tmp_2                (add              ) [ 0000000000000000]
tmp_22_cast          (sext             ) [ 0000000000000000]
conv_window_V_addr_1 (getelementptr    ) [ 0000000000000000]
StgValue_84          (store            ) [ 0000000000000000]
StgValue_85          (br               ) [ 0000110000000000]
StgValue_86          (br               ) [ 0010110000000000]
row                  (phi              ) [ 0000001000000000]
exitcond4            (icmp             ) [ 0000001111111111]
empty_15             (speclooptripcount) [ 0000000000000000]
row_1                (add              ) [ 0000101111111111]
StgValue_91          (br               ) [ 0000000000000000]
tmp_5                (icmp             ) [ 0000000111111111]
StgValue_93          (br               ) [ 0000001111111111]
StgValue_94          (ret              ) [ 0000000000000000]
col                  (phi              ) [ 0000000111111110]
p_load               (load             ) [ 0000000011111110]
exitcond6            (icmp             ) [ 0000001111111111]
empty_16             (speclooptripcount) [ 0000000000000000]
col_1                (add              ) [ 0000001111111111]
StgValue_100         (br               ) [ 0000000000000000]
empty_17             (read             ) [ 0000000000000000]
tmp_data_V_1         (extractvalue     ) [ 0000000000000000]
p_Result_s           (partselect       ) [ 0000000000000000]
p_Result_1           (partselect       ) [ 0000000000000000]
lhs_V_cast           (zext             ) [ 0000000000000000]
rhs_V_cast           (zext             ) [ 0000000000000000]
ret_V                (add              ) [ 0000000000000000]
tmp_3                (trunc            ) [ 0000000000000000]
lhs_V_1_cast         (zext             ) [ 0000000000000000]
rhs_V_1_cast         (zext             ) [ 0000000000000000]
ret_V_1              (add              ) [ 0000000000000000]
zext_cast            (zext             ) [ 0000000000000000]
mul                  (mul              ) [ 0000000000000000]
pixel_gray_V         (partselect       ) [ 0000000011110000]
StgValue_115         (br               ) [ 0000001111111111]
StgValue_116         (br               ) [ 0000101111111111]
i7                   (phi              ) [ 0000000011100000]
exitcond7            (icmp             ) [ 0000001111111111]
empty_18             (speclooptripcount) [ 0000000000000000]
i_4                  (add              ) [ 0000001111111111]
StgValue_121         (br               ) [ 0000000000000000]
tmp_cast             (zext             ) [ 0000000000000000]
tmp_7                (bitconcatenate   ) [ 0000000000000000]
p_shl2_cast          (zext             ) [ 0000000000000000]
tmp_8                (sub              ) [ 0000000001100000]
tmp_9                (add              ) [ 0000000000000000]
tmp_25_cast          (sext             ) [ 0000000000000000]
conv_window_V_addr_2 (getelementptr    ) [ 0000000001110000]
StgValue_129         (br               ) [ 0000001111111111]
StgValue_130         (store            ) [ 0000000000000000]
StgValue_131         (br               ) [ 0000001111111111]
j8                   (phi              ) [ 0000000001000000]
exitcond9            (icmp             ) [ 0000001111111111]
empty_19             (speclooptripcount) [ 0000000000000000]
j_3                  (add              ) [ 0000001111111111]
StgValue_136         (br               ) [ 0000000000000000]
tmp_11_cast          (zext             ) [ 0000000000000000]
tmp_16               (add              ) [ 0000000000100000]
tmp_12_cast          (zext             ) [ 0000000000000000]
tmp_18               (add              ) [ 0000000000000000]
tmp_29_cast          (sext             ) [ 0000000000000000]
conv_window_V_addr_4 (getelementptr    ) [ 0000000000100000]
tmp_10               (icmp             ) [ 0000001111111111]
StgValue_145         (br               ) [ 0000000000000000]
tmp_20               (trunc            ) [ 0000001111111111]
StgValue_147         (br               ) [ 0000000000000000]
tmp_V_1              (read             ) [ 0000001111111111]
StgValue_149         (br               ) [ 0000001111111111]
tmp_V                (read             ) [ 0000001111111111]
StgValue_151         (br               ) [ 0000001111111111]
tmp_14_cast          (zext             ) [ 0000000000000000]
tmp_22               (bitconcatenate   ) [ 0000000000000000]
p_shl3_cast          (zext             ) [ 0000000000000000]
tmp_23               (sub              ) [ 0000000000000000]
tmp_32_cast          (sext             ) [ 0000000000000000]
conv_window_V_addr_6 (getelementptr    ) [ 0000000000010000]
tmp_28_cast          (sext             ) [ 0000000000000000]
conv_window_V_addr_3 (getelementptr    ) [ 0000000000000000]
conv_window_V_load   (load             ) [ 0000000000000000]
StgValue_162         (store            ) [ 0000000000000000]
StgValue_163         (br               ) [ 0000001111111111]
tmp_V_11             (phi              ) [ 0000000000010000]
StgValue_165         (store            ) [ 0000000000000000]
tmp_V_2              (load             ) [ 0000000000000000]
StgValue_167         (br               ) [ 0000000000000000]
StgValue_168         (write            ) [ 0000000000000000]
StgValue_169         (br               ) [ 0000000000000000]
StgValue_170         (write            ) [ 0000000000000000]
StgValue_171         (br               ) [ 0000000000000000]
StgValue_172         (br               ) [ 0000000000000000]
StgValue_173         (br               ) [ 0000001111111111]
p_0340_2             (phi              ) [ 0000000000001110]
i9                   (phi              ) [ 0000000000001000]
i9_cast5             (zext             ) [ 0000000000000000]
exitcond8            (icmp             ) [ 0000001111111111]
empty_20             (speclooptripcount) [ 0000000000000000]
i_3                  (add              ) [ 0000001111111111]
StgValue_180         (br               ) [ 0000000000000000]
tmp_14               (bitconcatenate   ) [ 0000000000000000]
p_shl4_cast          (zext             ) [ 0000000000000000]
tmp_15               (sub              ) [ 0000000000000110]
StgValue_184         (br               ) [ 0000001111111111]
tmp_11               (partselect       ) [ 0000000000000000]
icmp                 (icmp             ) [ 0000000000000000]
p_0340_2_22          (select           ) [ 0000000000000000]
tmp_12               (bitselect        ) [ 0000000000000000]
tmp_13               (trunc            ) [ 0000000000000000]
tmp_4                (select           ) [ 0000000000000000]
tmp_data_V           (bitconcatenate   ) [ 0000000000000001]
tmp_6                (icmp             ) [ 0000000000000000]
tmp_last_V           (and              ) [ 0000000000000001]
StgValue_195         (store            ) [ 0000000000000000]
p_0340_3             (phi              ) [ 0000001111111111]
j4                   (phi              ) [ 0000000000000100]
j4_cast2             (zext             ) [ 0000000000000000]
exitcond             (icmp             ) [ 0000001111111111]
empty_21             (speclooptripcount) [ 0000000000000000]
j_4                  (add              ) [ 0000001111111111]
StgValue_202         (br               ) [ 0000000000000000]
tmp_21               (add              ) [ 0000000000000000]
tmp_30_cast          (sext             ) [ 0000000000000000]
conv_window_V_addr_5 (getelementptr    ) [ 0000000000000010]
tmp_16_cast          (sext             ) [ 0000000000000000]
tmp_17               (zext             ) [ 0000000000000000]
kernel_addr          (getelementptr    ) [ 0000000000000010]
StgValue_211         (br               ) [ 0000001111111111]
conv_window_V_load_1 (load             ) [ 0000000000000000]
extLd16_cast         (zext             ) [ 0000000000000000]
kernel_load          (load             ) [ 0000000000000000]
tmp_18_cast          (sext             ) [ 0000000000000000]
tmp_19               (mul              ) [ 0000000000000000]
tmp_19_cast          (sext             ) [ 0000000000000000]
conv_result_V        (add              ) [ 0000001111111111]
StgValue_219         (br               ) [ 0000001111111111]
StgValue_220         (write            ) [ 0000000000000000]
StgValue_221         (br               ) [ 0000001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_filter_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_LF_0_NF_s"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_LF_1_NF_s"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1004" name="line_buffer_0_V_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_0_V_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="line_buffer_1_V_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_1_V_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="conv_window_V_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_window_V/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_s_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="2"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_57/3 StgValue_168/11 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_write_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="2"/>
<pin id="210" dir="0" index="2" bw="8" slack="0"/>
<pin id="211" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_59/3 StgValue_170/11 "/>
</bind>
</comp>

<comp id="214" class="1004" name="empty_17_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="34" slack="0"/>
<pin id="216" dir="0" index="1" bw="24" slack="0"/>
<pin id="217" dir="0" index="2" bw="3" slack="0"/>
<pin id="218" dir="0" index="3" bw="3" slack="0"/>
<pin id="219" dir="0" index="4" bw="1" slack="0"/>
<pin id="220" dir="0" index="5" bw="1" slack="0"/>
<pin id="221" dir="0" index="6" bw="1" slack="0"/>
<pin id="222" dir="0" index="7" bw="1" slack="0"/>
<pin id="223" dir="1" index="8" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_17/7 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_V_1_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="6"/>
<pin id="235" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/9 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_V_read_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="6"/>
<pin id="240" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/9 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="24" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="0"/>
<pin id="246" dir="0" index="3" bw="3" slack="0"/>
<pin id="247" dir="0" index="4" bw="1" slack="0"/>
<pin id="248" dir="0" index="5" bw="1" slack="0"/>
<pin id="249" dir="0" index="6" bw="1" slack="0"/>
<pin id="250" dir="0" index="7" bw="1" slack="0"/>
<pin id="251" dir="0" index="8" bw="24" slack="0"/>
<pin id="252" dir="0" index="9" bw="1" slack="0"/>
<pin id="253" dir="0" index="10" bw="1" slack="0"/>
<pin id="254" dir="0" index="11" bw="1" slack="0"/>
<pin id="255" dir="0" index="12" bw="1" slack="0"/>
<pin id="256" dir="0" index="13" bw="1" slack="0"/>
<pin id="257" dir="0" index="14" bw="1" slack="0"/>
<pin id="258" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_194/12 "/>
</bind>
</comp>

<comp id="272" class="1004" name="conv_window_V_addr_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="5" slack="0"/>
<pin id="276" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_window_V_addr/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="conv_window_V_addr_1_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_window_V_addr_1/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_84/5 StgValue_130/8 conv_window_V_load/9 tmp_V_2/9 StgValue_162/10 StgValue_165/11 conv_window_V_load_1/13 "/>
</bind>
</comp>

<comp id="293" class="1004" name="conv_window_V_addr_2_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="5" slack="0"/>
<pin id="297" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_window_V_addr_2/8 "/>
</bind>
</comp>

<comp id="299" class="1004" name="conv_window_V_addr_4_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="5" slack="0"/>
<pin id="303" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_window_V_addr_4/9 "/>
</bind>
</comp>

<comp id="306" class="1004" name="conv_window_V_addr_6_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="5" slack="0"/>
<pin id="310" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_window_V_addr_6/9 "/>
</bind>
</comp>

<comp id="315" class="1004" name="conv_window_V_addr_3_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="5" slack="0"/>
<pin id="319" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_window_V_addr_3/10 "/>
</bind>
</comp>

<comp id="323" class="1004" name="conv_window_V_addr_5_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="5" slack="0"/>
<pin id="327" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_window_V_addr_5/13 "/>
</bind>
</comp>

<comp id="330" class="1004" name="kernel_addr_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="32" slack="0"/>
<pin id="334" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/13 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/13 "/>
</bind>
</comp>

<comp id="343" class="1005" name="i_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="1"/>
<pin id="345" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="i_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="2" slack="0"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="354" class="1005" name="j_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="1"/>
<pin id="356" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="j_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="1" slack="1"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="365" class="1005" name="i5_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="1"/>
<pin id="367" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="i5_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="1" slack="1"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/4 "/>
</bind>
</comp>

<comp id="376" class="1005" name="j6_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="2" slack="1"/>
<pin id="378" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j6 (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="j6_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="1" slack="1"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6/5 "/>
</bind>
</comp>

<comp id="387" class="1005" name="row_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="1"/>
<pin id="389" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="row_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="9" slack="0"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/6 "/>
</bind>
</comp>

<comp id="398" class="1005" name="col_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="10" slack="1"/>
<pin id="400" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="col_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="0"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="1" slack="1"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/7 "/>
</bind>
</comp>

<comp id="410" class="1005" name="i7_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="1"/>
<pin id="412" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i7 (phireg) "/>
</bind>
</comp>

<comp id="414" class="1004" name="i7_phi_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="2" slack="0"/>
<pin id="418" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i7/8 "/>
</bind>
</comp>

<comp id="422" class="1005" name="j8_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="1"/>
<pin id="424" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j8 (phireg) "/>
</bind>
</comp>

<comp id="426" class="1004" name="j8_phi_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="2" bw="1" slack="1"/>
<pin id="430" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j8/9 "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_V_11_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="435" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_V_11 (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_V_11_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="1"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="8" slack="1"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_11/11 "/>
</bind>
</comp>

<comp id="443" class="1005" name="p_0340_2_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0340_2 (phireg) "/>
</bind>
</comp>

<comp id="446" class="1004" name="p_0340_2_phi_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="2"/>
<pin id="448" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="32" slack="1"/>
<pin id="450" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0340_2/12 "/>
</bind>
</comp>

<comp id="453" class="1005" name="i9_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="1"/>
<pin id="455" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i9 (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="i9_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="2" slack="0"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i9/12 "/>
</bind>
</comp>

<comp id="464" class="1005" name="p_0340_3_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0340_3 (phireg) "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_0340_3_phi_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="32" slack="1"/>
<pin id="472" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0340_3/13 "/>
</bind>
</comp>

<comp id="476" class="1005" name="j4_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="1"/>
<pin id="478" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j4 (phireg) "/>
</bind>
</comp>

<comp id="480" class="1004" name="j4_phi_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="0"/>
<pin id="482" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="1" slack="1"/>
<pin id="484" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j4/13 "/>
</bind>
</comp>

<comp id="487" class="1004" name="exitcond1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="0"/>
<pin id="489" dir="0" index="1" bw="2" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="i_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="2" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="2" slack="0"/>
<pin id="501" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="exitcond3_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="10" slack="0"/>
<pin id="505" dir="0" index="1" bw="10" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="j_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="exitcond2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="2" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="i_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="2" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_1_cast_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="0"/>
<pin id="529" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_s_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="4" slack="0"/>
<pin id="533" dir="0" index="1" bw="2" slack="0"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="p_shl1_cast_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="0"/>
<pin id="541" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="0"/>
<pin id="545" dir="0" index="1" bw="2" slack="0"/>
<pin id="546" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="exitcond5_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="2" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="j_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="2" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_7_cast_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="2" slack="0"/>
<pin id="563" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="1"/>
<pin id="567" dir="0" index="1" bw="2" slack="0"/>
<pin id="568" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_22_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="0"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_cast/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="exitcond4_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="9" slack="0"/>
<pin id="577" dir="0" index="1" bw="6" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="row_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="9" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_1/6 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_5_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="9" slack="0"/>
<pin id="589" dir="0" index="1" bw="7" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="593" class="1004" name="p_load_load_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="2"/>
<pin id="595" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/7 "/>
</bind>
</comp>

<comp id="596" class="1004" name="exitcond6_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="10" slack="0"/>
<pin id="598" dir="0" index="1" bw="10" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="col_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="10" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/7 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_data_V_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="34" slack="0"/>
<pin id="610" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/7 "/>
</bind>
</comp>

<comp id="612" class="1004" name="p_Result_s_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="0" index="1" bw="24" slack="0"/>
<pin id="615" dir="0" index="2" bw="6" slack="0"/>
<pin id="616" dir="0" index="3" bw="6" slack="0"/>
<pin id="617" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="622" class="1004" name="p_Result_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="0" index="1" bw="24" slack="0"/>
<pin id="625" dir="0" index="2" bw="5" slack="0"/>
<pin id="626" dir="0" index="3" bw="5" slack="0"/>
<pin id="627" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/7 "/>
</bind>
</comp>

<comp id="632" class="1004" name="lhs_V_cast_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/7 "/>
</bind>
</comp>

<comp id="636" class="1004" name="rhs_V_cast_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_cast/7 "/>
</bind>
</comp>

<comp id="640" class="1004" name="ret_V_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="0" index="1" bw="8" slack="0"/>
<pin id="643" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/7 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_3_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="24" slack="0"/>
<pin id="648" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="lhs_V_1_cast_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="9" slack="0"/>
<pin id="652" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1_cast/7 "/>
</bind>
</comp>

<comp id="654" class="1004" name="rhs_V_1_cast_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1_cast/7 "/>
</bind>
</comp>

<comp id="658" class="1004" name="pixel_gray_V_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="0" index="1" bw="22" slack="0"/>
<pin id="661" dir="0" index="2" bw="5" slack="0"/>
<pin id="662" dir="0" index="3" bw="6" slack="0"/>
<pin id="663" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_gray_V/7 "/>
</bind>
</comp>

<comp id="667" class="1004" name="exitcond7_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="2" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/8 "/>
</bind>
</comp>

<comp id="673" class="1004" name="i_4_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/8 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_cast_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="2" slack="0"/>
<pin id="681" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/8 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_7_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="4" slack="0"/>
<pin id="685" dir="0" index="1" bw="2" slack="0"/>
<pin id="686" dir="0" index="2" bw="1" slack="0"/>
<pin id="687" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="691" class="1004" name="p_shl2_cast_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="0"/>
<pin id="693" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_8_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="4" slack="0"/>
<pin id="697" dir="0" index="1" bw="2" slack="0"/>
<pin id="698" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_9_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="5" slack="0"/>
<pin id="703" dir="0" index="1" bw="3" slack="0"/>
<pin id="704" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_25_cast_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="5" slack="0"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_25_cast/8 "/>
</bind>
</comp>

<comp id="712" class="1004" name="exitcond9_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="2" slack="0"/>
<pin id="714" dir="0" index="1" bw="2" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/9 "/>
</bind>
</comp>

<comp id="718" class="1004" name="j_3_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="2" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/9 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_11_cast_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="2" slack="0"/>
<pin id="726" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/9 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_16_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="5" slack="1"/>
<pin id="730" dir="0" index="1" bw="2" slack="0"/>
<pin id="731" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_12_cast_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="2" slack="0"/>
<pin id="735" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/9 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_18_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="5" slack="1"/>
<pin id="739" dir="0" index="1" bw="2" slack="0"/>
<pin id="740" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_29_cast_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="5" slack="0"/>
<pin id="744" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29_cast/9 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_10_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="2" slack="1"/>
<pin id="749" dir="0" index="1" bw="2" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_20_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="2" slack="1"/>
<pin id="755" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/9 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_14_cast_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="2" slack="1"/>
<pin id="759" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/9 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_22_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="4" slack="0"/>
<pin id="762" dir="0" index="1" bw="2" slack="1"/>
<pin id="763" dir="0" index="2" bw="1" slack="0"/>
<pin id="764" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/9 "/>
</bind>
</comp>

<comp id="767" class="1004" name="p_shl3_cast_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="4" slack="0"/>
<pin id="769" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/9 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_23_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="4" slack="0"/>
<pin id="773" dir="0" index="1" bw="2" slack="0"/>
<pin id="774" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_23/9 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_32_cast_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="5" slack="0"/>
<pin id="779" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_cast/9 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_28_cast_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="5" slack="1"/>
<pin id="784" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_cast/10 "/>
</bind>
</comp>

<comp id="786" class="1004" name="i9_cast5_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="2" slack="0"/>
<pin id="788" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i9_cast5/12 "/>
</bind>
</comp>

<comp id="790" class="1004" name="exitcond8_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="2" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/12 "/>
</bind>
</comp>

<comp id="796" class="1004" name="i_3_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="2" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/12 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_14_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="4" slack="0"/>
<pin id="804" dir="0" index="1" bw="2" slack="0"/>
<pin id="805" dir="0" index="2" bw="1" slack="0"/>
<pin id="806" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/12 "/>
</bind>
</comp>

<comp id="810" class="1004" name="p_shl4_cast_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="4" slack="0"/>
<pin id="812" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/12 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_15_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="4" slack="0"/>
<pin id="816" dir="0" index="1" bw="2" slack="0"/>
<pin id="817" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_15/12 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_11_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="24" slack="0"/>
<pin id="822" dir="0" index="1" bw="32" slack="0"/>
<pin id="823" dir="0" index="2" bw="5" slack="0"/>
<pin id="824" dir="0" index="3" bw="6" slack="0"/>
<pin id="825" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="830" class="1004" name="icmp_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="24" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/12 "/>
</bind>
</comp>

<comp id="836" class="1004" name="p_0340_2_22_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="9" slack="0"/>
<pin id="839" dir="0" index="2" bw="32" slack="0"/>
<pin id="840" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0340_2_22/12 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_12_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="32" slack="0"/>
<pin id="847" dir="0" index="2" bw="6" slack="0"/>
<pin id="848" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_13_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="0"/>
<pin id="854" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_4_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="0" index="2" bw="8" slack="0"/>
<pin id="860" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4/12 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_data_V_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="24" slack="0"/>
<pin id="866" dir="0" index="1" bw="8" slack="0"/>
<pin id="867" dir="0" index="2" bw="8" slack="0"/>
<pin id="868" dir="0" index="3" bw="8" slack="0"/>
<pin id="869" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_V/12 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_6_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="10" slack="2"/>
<pin id="877" dir="0" index="1" bw="10" slack="0"/>
<pin id="878" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_last_V_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="3"/>
<pin id="883" dir="0" index="1" bw="1" slack="0"/>
<pin id="884" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_last_V/12 "/>
</bind>
</comp>

<comp id="887" class="1004" name="StgValue_195_store_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="0" index="1" bw="32" slack="4"/>
<pin id="890" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_195/12 "/>
</bind>
</comp>

<comp id="892" class="1004" name="j4_cast2_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="2" slack="0"/>
<pin id="894" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j4_cast2/13 "/>
</bind>
</comp>

<comp id="896" class="1004" name="exitcond_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="2" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="902" class="1004" name="j_4_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="2" slack="0"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/13 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_21_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="5" slack="1"/>
<pin id="910" dir="0" index="1" bw="2" slack="0"/>
<pin id="911" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/13 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_30_cast_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="5" slack="0"/>
<pin id="915" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30_cast/13 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_16_cast_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="5" slack="0"/>
<pin id="920" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/13 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_17_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="5" slack="0"/>
<pin id="924" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/13 "/>
</bind>
</comp>

<comp id="927" class="1004" name="extLd16_cast_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="0"/>
<pin id="929" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd16_cast/14 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp_18_cast_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="3" slack="0"/>
<pin id="933" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18_cast/14 "/>
</bind>
</comp>

<comp id="935" class="1007" name="grp_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="0"/>
<pin id="937" dir="0" index="1" bw="9" slack="0"/>
<pin id="938" dir="0" index="2" bw="22" slack="0"/>
<pin id="939" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_1/7 zext_cast/7 mul/7 "/>
</bind>
</comp>

<comp id="944" class="1007" name="grp_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="3" slack="0"/>
<pin id="946" dir="0" index="1" bw="8" slack="0"/>
<pin id="947" dir="0" index="2" bw="32" slack="1"/>
<pin id="948" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_19/14 tmp_19_cast/14 conv_result_V/14 "/>
</bind>
</comp>

<comp id="952" class="1005" name="line_buffer_0_V_V_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="0"/>
<pin id="954" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="line_buffer_0_V_V "/>
</bind>
</comp>

<comp id="958" class="1005" name="line_buffer_1_V_V_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="0"/>
<pin id="960" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="line_buffer_1_V_V "/>
</bind>
</comp>

<comp id="964" class="1005" name="conv_window_V_addr_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="4" slack="5"/>
<pin id="966" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="conv_window_V_addr "/>
</bind>
</comp>

<comp id="972" class="1005" name="i_1_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="2" slack="0"/>
<pin id="974" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="977" class="1005" name="tmp_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="1"/>
<pin id="979" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="984" class="1005" name="j_1_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="10" slack="0"/>
<pin id="986" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="992" class="1005" name="i_2_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="2" slack="0"/>
<pin id="994" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="997" class="1005" name="tmp_1_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="5" slack="1"/>
<pin id="999" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="p_s_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="2"/>
<pin id="1004" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="1011" class="1005" name="j_2_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="2" slack="0"/>
<pin id="1013" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="row_1_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="9" slack="0"/>
<pin id="1021" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="row_1 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="tmp_5_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="3"/>
<pin id="1026" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="p_load_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="2"/>
<pin id="1031" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="1037" class="1005" name="col_1_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="10" slack="0"/>
<pin id="1039" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="pixel_gray_V_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="1"/>
<pin id="1044" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_gray_V "/>
</bind>
</comp>

<comp id="1050" class="1005" name="i_4_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="2" slack="0"/>
<pin id="1052" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="tmp_8_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="5" slack="1"/>
<pin id="1059" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="conv_window_V_addr_2_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="4" slack="2"/>
<pin id="1065" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="conv_window_V_addr_2 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="j_3_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="2" slack="0"/>
<pin id="1073" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="tmp_16_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="5" slack="1"/>
<pin id="1078" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="conv_window_V_addr_4_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="4" slack="1"/>
<pin id="1083" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_window_V_addr_4 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="tmp_10_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="1"/>
<pin id="1088" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="tmp_20_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="1"/>
<pin id="1092" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="tmp_V_1_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="1"/>
<pin id="1096" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="tmp_V_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="8" slack="1"/>
<pin id="1101" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1104" class="1005" name="conv_window_V_addr_6_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="4" slack="1"/>
<pin id="1106" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_window_V_addr_6 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="i_3_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="2" slack="0"/>
<pin id="1114" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="tmp_15_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="5" slack="1"/>
<pin id="1119" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="tmp_data_V_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="24" slack="1"/>
<pin id="1124" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="1127" class="1005" name="tmp_last_V_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="1"/>
<pin id="1129" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="1135" class="1005" name="j_4_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="2" slack="0"/>
<pin id="1137" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="conv_window_V_addr_5_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="4" slack="1"/>
<pin id="1142" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_window_V_addr_5 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="kernel_addr_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="4" slack="1"/>
<pin id="1147" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="1150" class="1005" name="conv_result_V_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="1"/>
<pin id="1152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_result_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="187"><net_src comp="36" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="118" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="120" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="118" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="120" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="224"><net_src comp="142" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="2" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="214" pin=4"/></net>

<net id="229"><net_src comp="8" pin="0"/><net_sink comp="214" pin=5"/></net>

<net id="230"><net_src comp="10" pin="0"/><net_sink comp="214" pin=6"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="214" pin=7"/></net>

<net id="236"><net_src comp="162" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="162" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="259"><net_src comp="178" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="260"><net_src comp="14" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="261"><net_src comp="16" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="262"><net_src comp="18" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="263"><net_src comp="20" pin="0"/><net_sink comp="242" pin=4"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="242" pin=5"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="242" pin=6"/></net>

<net id="266"><net_src comp="26" pin="0"/><net_sink comp="242" pin=7"/></net>

<net id="267"><net_src comp="180" pin="0"/><net_sink comp="242" pin=9"/></net>

<net id="268"><net_src comp="180" pin="0"/><net_sink comp="242" pin=10"/></net>

<net id="269"><net_src comp="182" pin="0"/><net_sink comp="242" pin=11"/></net>

<net id="270"><net_src comp="182" pin="0"/><net_sink comp="242" pin=13"/></net>

<net id="271"><net_src comp="182" pin="0"/><net_sink comp="242" pin=14"/></net>

<net id="277"><net_src comp="192" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="86" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="88" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="86" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="120" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="280" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="298"><net_src comp="86" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="86" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="299" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="311"><net_src comp="86" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="286" pin="3"/><net_sink comp="200" pin=2"/></net>

<net id="313"><net_src comp="286" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="314"><net_src comp="306" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="320"><net_src comp="86" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="321"><net_src comp="286" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="322"><net_src comp="315" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="328"><net_src comp="86" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="323" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="335"><net_src comp="28" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="86" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="330" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="100" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="110" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="368"><net_src comp="100" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="379"><net_src comp="100" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="390"><net_src comp="128" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="110" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="409"><net_src comp="402" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="413"><net_src comp="100" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="414" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="425"><net_src comp="100" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="422" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="442"><net_src comp="436" pin="4"/><net_sink comp="286" pin=1"/></net>

<net id="452"><net_src comp="446" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="456"><net_src comp="100" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="464" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="474"><net_src comp="443" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="475"><net_src comp="468" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="479"><net_src comp="100" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="476" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="491"><net_src comp="347" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="102" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="347" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="108" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="347" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="358" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="112" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="358" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="116" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="369" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="122" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="369" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="108" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="369" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="126" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="369" pin="4"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="100" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="542"><net_src comp="531" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="527" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="380" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="122" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="380" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="108" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="380" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="561" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="565" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="579"><net_src comp="391" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="130" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="391" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="134" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="391" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="136" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="600"><net_src comp="402" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="138" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="402" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="116" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="214" pin="8"/><net_sink comp="608" pin=0"/></net>

<net id="618"><net_src comp="144" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="608" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="64" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="621"><net_src comp="146" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="628"><net_src comp="144" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="608" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="630"><net_src comp="148" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="631"><net_src comp="150" pin="0"/><net_sink comp="622" pin=3"/></net>

<net id="635"><net_src comp="612" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="622" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="632" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="636" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="608" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="640" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="646" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="664"><net_src comp="154" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="156" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="666"><net_src comp="158" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="671"><net_src comp="414" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="122" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="414" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="108" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="414" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="126" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="414" pin="4"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="100" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="694"><net_src comp="683" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="691" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="679" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="695" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="160" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="701" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="716"><net_src comp="426" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="102" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="426" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="108" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="727"><net_src comp="426" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="724" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="736"><net_src comp="718" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="741"><net_src comp="733" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="745"><net_src comp="737" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="751"><net_src comp="410" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="102" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="756"><net_src comp="410" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="765"><net_src comp="126" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="100" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="770"><net_src comp="760" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="775"><net_src comp="767" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="757" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="780"><net_src comp="771" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="785"><net_src comp="782" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="789"><net_src comp="457" pin="4"/><net_sink comp="786" pin=0"/></net>

<net id="794"><net_src comp="457" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="122" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="457" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="108" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="807"><net_src comp="126" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="457" pin="4"/><net_sink comp="802" pin=1"/></net>

<net id="809"><net_src comp="100" pin="0"/><net_sink comp="802" pin=2"/></net>

<net id="813"><net_src comp="802" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="818"><net_src comp="810" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="786" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="826"><net_src comp="164" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="446" pin="4"/><net_sink comp="820" pin=1"/></net>

<net id="828"><net_src comp="148" pin="0"/><net_sink comp="820" pin=2"/></net>

<net id="829"><net_src comp="166" pin="0"/><net_sink comp="820" pin=3"/></net>

<net id="834"><net_src comp="820" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="168" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="841"><net_src comp="830" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="170" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="843"><net_src comp="446" pin="4"/><net_sink comp="836" pin=2"/></net>

<net id="849"><net_src comp="172" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="850"><net_src comp="836" pin="3"/><net_sink comp="844" pin=1"/></net>

<net id="851"><net_src comp="166" pin="0"/><net_sink comp="844" pin=2"/></net>

<net id="855"><net_src comp="836" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="861"><net_src comp="844" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="120" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="852" pin="1"/><net_sink comp="856" pin=2"/></net>

<net id="870"><net_src comp="174" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="856" pin="3"/><net_sink comp="864" pin=1"/></net>

<net id="872"><net_src comp="856" pin="3"/><net_sink comp="864" pin=2"/></net>

<net id="873"><net_src comp="856" pin="3"/><net_sink comp="864" pin=3"/></net>

<net id="874"><net_src comp="864" pin="4"/><net_sink comp="242" pin=8"/></net>

<net id="879"><net_src comp="398" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="176" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="885"><net_src comp="875" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="886"><net_src comp="881" pin="2"/><net_sink comp="242" pin=12"/></net>

<net id="891"><net_src comp="52" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="895"><net_src comp="480" pin="4"/><net_sink comp="892" pin=0"/></net>

<net id="900"><net_src comp="480" pin="4"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="122" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="480" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="108" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="912"><net_src comp="892" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="916"><net_src comp="908" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="921"><net_src comp="908" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="918" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="930"><net_src comp="286" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="934"><net_src comp="337" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="940"><net_src comp="654" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="941"><net_src comp="650" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="942"><net_src comp="152" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="943"><net_src comp="935" pin="3"/><net_sink comp="658" pin=1"/></net>

<net id="949"><net_src comp="931" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="927" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="951"><net_src comp="464" pin="1"/><net_sink comp="944" pin=2"/></net>

<net id="955"><net_src comp="184" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="961"><net_src comp="188" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="967"><net_src comp="272" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="975"><net_src comp="493" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="980"><net_src comp="499" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="987"><net_src comp="509" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="995"><net_src comp="521" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1000"><net_src comp="543" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="1005"><net_src comp="196" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1014"><net_src comp="555" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1022"><net_src comp="581" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="1027"><net_src comp="587" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1032"><net_src comp="593" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1040"><net_src comp="602" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1045"><net_src comp="658" pin="4"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1053"><net_src comp="673" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1056"><net_src comp="1050" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="1060"><net_src comp="695" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1062"><net_src comp="1057" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1066"><net_src comp="293" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1074"><net_src comp="718" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="1079"><net_src comp="728" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1084"><net_src comp="299" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1089"><net_src comp="747" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1093"><net_src comp="753" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1097"><net_src comp="232" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="1102"><net_src comp="237" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1107"><net_src comp="306" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1115"><net_src comp="796" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="1120"><net_src comp="814" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1125"><net_src comp="864" pin="4"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="242" pin=8"/></net>

<net id="1130"><net_src comp="881" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="242" pin=12"/></net>

<net id="1138"><net_src comp="902" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1143"><net_src comp="323" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1148"><net_src comp="330" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1153"><net_src comp="944" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="468" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_data_V | {15 }
	Port: out_V_keep_V | {15 }
	Port: out_V_strb_V | {15 }
	Port: out_V_user_V | {15 }
	Port: out_V_last_V | {15 }
	Port: out_V_id_V | {15 }
	Port: out_V_dest_V | {15 }
 - Input state : 
	Port: img_filter : in_V_data_V | {7 }
	Port: img_filter : in_V_keep_V | {7 }
	Port: img_filter : in_V_strb_V | {7 }
	Port: img_filter : in_V_user_V | {7 }
	Port: img_filter : in_V_last_V | {7 }
	Port: img_filter : in_V_id_V | {7 }
	Port: img_filter : in_V_dest_V | {7 }
	Port: img_filter : kernel | {13 14 }
  - Chain level:
	State 1
		empty : 1
		StgValue_33 : 1
		empty_10 : 1
		StgValue_36 : 1
		conv_window_V_addr : 1
	State 2
		exitcond1 : 1
		i_1 : 1
		StgValue_47 : 2
		tmp : 1
	State 3
		exitcond3 : 1
		j_1 : 1
		StgValue_55 : 2
	State 4
		exitcond2 : 1
		i_2 : 1
		StgValue_67 : 2
		tmp_1_cast : 1
		tmp_s : 1
		p_shl1_cast : 2
		tmp_1 : 3
	State 5
		exitcond5 : 1
		j_2 : 1
		StgValue_79 : 2
		tmp_7_cast : 1
		tmp_2 : 2
		tmp_22_cast : 3
		conv_window_V_addr_1 : 4
		StgValue_84 : 5
	State 6
		exitcond4 : 1
		row_1 : 1
		StgValue_91 : 2
		tmp_5 : 1
	State 7
		exitcond6 : 1
		col_1 : 1
		StgValue_100 : 2
		p_Result_s : 1
		p_Result_1 : 1
		lhs_V_cast : 2
		rhs_V_cast : 2
		ret_V : 3
		tmp_3 : 1
		lhs_V_1_cast : 4
		rhs_V_1_cast : 2
		ret_V_1 : 5
		zext_cast : 6
		mul : 7
		pixel_gray_V : 8
	State 8
		exitcond7 : 1
		i_4 : 1
		StgValue_121 : 2
		tmp_cast : 1
		tmp_7 : 1
		p_shl2_cast : 2
		tmp_8 : 3
		tmp_9 : 4
		tmp_25_cast : 5
		conv_window_V_addr_2 : 6
	State 9
		exitcond9 : 1
		j_3 : 1
		StgValue_136 : 2
		tmp_11_cast : 1
		tmp_16 : 2
		tmp_12_cast : 2
		tmp_18 : 3
		tmp_29_cast : 4
		conv_window_V_addr_4 : 5
		conv_window_V_load : 6
		StgValue_145 : 1
		StgValue_147 : 1
		p_shl3_cast : 1
		tmp_23 : 2
		tmp_32_cast : 3
		conv_window_V_addr_6 : 4
		tmp_V_2 : 5
	State 10
		conv_window_V_addr_3 : 1
		StgValue_162 : 2
	State 11
		StgValue_165 : 1
		StgValue_168 : 1
		StgValue_170 : 1
	State 12
		i9_cast5 : 1
		exitcond8 : 1
		i_3 : 1
		StgValue_180 : 2
		tmp_14 : 1
		p_shl4_cast : 2
		tmp_15 : 3
		tmp_11 : 1
		icmp : 2
		p_0340_2_22 : 3
		tmp_12 : 4
		tmp_13 : 4
		tmp_4 : 5
		tmp_data_V : 6
		tmp_last_V : 1
		StgValue_194 : 7
	State 13
		j4_cast2 : 1
		exitcond : 1
		j_4 : 1
		StgValue_202 : 2
		tmp_21 : 2
		tmp_30_cast : 3
		conv_window_V_addr_5 : 4
		tmp_16_cast : 3
		tmp_17 : 4
		conv_window_V_load_1 : 5
		kernel_addr : 5
		kernel_load : 6
	State 14
		extLd16_cast : 1
		tmp_18_cast : 1
		tmp_19 : 2
		tmp_19_cast : 3
		conv_result_V : 4
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      i_1_fu_493      |    0    |    0    |    9    |
|          |      j_1_fu_509      |    0    |    0    |    17   |
|          |      i_2_fu_521      |    0    |    0    |    9    |
|          |      j_2_fu_555      |    0    |    0    |    9    |
|          |     tmp_2_fu_565     |    0    |    0    |    15   |
|          |     row_1_fu_581     |    0    |    0    |    16   |
|          |     col_1_fu_602     |    0    |    0    |    17   |
|    add   |     ret_V_fu_640     |    0    |    0    |    15   |
|          |      i_4_fu_673      |    0    |    0    |    9    |
|          |     tmp_9_fu_701     |    0    |    0    |    15   |
|          |      j_3_fu_718      |    0    |    0    |    9    |
|          |     tmp_16_fu_728    |    0    |    0    |    15   |
|          |     tmp_18_fu_737    |    0    |    0    |    15   |
|          |      i_3_fu_796      |    0    |    0    |    9    |
|          |      j_4_fu_902      |    0    |    0    |    9    |
|          |     tmp_21_fu_908    |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |   exitcond1_fu_487   |    0    |    0    |    8    |
|          |   exitcond3_fu_503   |    0    |    0    |    13   |
|          |   exitcond2_fu_515   |    0    |    0    |    8    |
|          |   exitcond5_fu_549   |    0    |    0    |    8    |
|          |   exitcond4_fu_575   |    0    |    0    |    13   |
|          |     tmp_5_fu_587     |    0    |    0    |    13   |
|   icmp   |   exitcond6_fu_596   |    0    |    0    |    13   |
|          |   exitcond7_fu_667   |    0    |    0    |    8    |
|          |   exitcond9_fu_712   |    0    |    0    |    8    |
|          |     tmp_10_fu_747    |    0    |    0    |    8    |
|          |   exitcond8_fu_790   |    0    |    0    |    8    |
|          |      icmp_fu_830     |    0    |    0    |    20   |
|          |     tmp_6_fu_875     |    0    |    0    |    13   |
|          |    exitcond_fu_896   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_543     |    0    |    0    |    12   |
|    sub   |     tmp_8_fu_695     |    0    |    0    |    12   |
|          |     tmp_23_fu_771    |    0    |    0    |    12   |
|          |     tmp_15_fu_814    |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|  select  |  p_0340_2_22_fu_836  |    0    |    0    |    32   |
|          |     tmp_4_fu_856     |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|    and   |   tmp_last_V_fu_881  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  addmul  |      grp_fu_935      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_944      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   grp_write_fu_200   |    0    |    0    |    0    |
|   write  |   grp_write_fu_207   |    0    |    0    |    0    |
|          |   grp_write_fu_242   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          | empty_17_read_fu_214 |    0    |    0    |    0    |
|   read   |  tmp_V_1_read_fu_232 |    0    |    0    |    0    |
|          |   tmp_V_read_fu_237  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_499      |    0    |    0    |    0    |
|   trunc  |     tmp_3_fu_646     |    0    |    0    |    0    |
|          |     tmp_20_fu_753    |    0    |    0    |    0    |
|          |     tmp_13_fu_852    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   tmp_1_cast_fu_527  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_539  |    0    |    0    |    0    |
|          |   tmp_7_cast_fu_561  |    0    |    0    |    0    |
|          |   lhs_V_cast_fu_632  |    0    |    0    |    0    |
|          |   rhs_V_cast_fu_636  |    0    |    0    |    0    |
|          |  lhs_V_1_cast_fu_650 |    0    |    0    |    0    |
|          |  rhs_V_1_cast_fu_654 |    0    |    0    |    0    |
|          |    tmp_cast_fu_679   |    0    |    0    |    0    |
|   zext   |  p_shl2_cast_fu_691  |    0    |    0    |    0    |
|          |  tmp_11_cast_fu_724  |    0    |    0    |    0    |
|          |  tmp_12_cast_fu_733  |    0    |    0    |    0    |
|          |  tmp_14_cast_fu_757  |    0    |    0    |    0    |
|          |  p_shl3_cast_fu_767  |    0    |    0    |    0    |
|          |    i9_cast5_fu_786   |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_810  |    0    |    0    |    0    |
|          |    j4_cast2_fu_892   |    0    |    0    |    0    |
|          |     tmp_17_fu_922    |    0    |    0    |    0    |
|          |  extLd16_cast_fu_927 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_s_fu_531     |    0    |    0    |    0    |
|          |     tmp_7_fu_683     |    0    |    0    |    0    |
|bitconcatenate|     tmp_22_fu_760    |    0    |    0    |    0    |
|          |     tmp_14_fu_802    |    0    |    0    |    0    |
|          |   tmp_data_V_fu_864  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  tmp_22_cast_fu_570  |    0    |    0    |    0    |
|          |  tmp_25_cast_fu_707  |    0    |    0    |    0    |
|          |  tmp_29_cast_fu_742  |    0    |    0    |    0    |
|   sext   |  tmp_32_cast_fu_777  |    0    |    0    |    0    |
|          |  tmp_28_cast_fu_782  |    0    |    0    |    0    |
|          |  tmp_30_cast_fu_913  |    0    |    0    |    0    |
|          |  tmp_16_cast_fu_918  |    0    |    0    |    0    |
|          |  tmp_18_cast_fu_931  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|extractvalue|  tmp_data_V_1_fu_608 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   p_Result_s_fu_612  |    0    |    0    |    0    |
|partselect|   p_Result_1_fu_622  |    0    |    0    |    0    |
|          |  pixel_gray_V_fu_658 |    0    |    0    |    0    |
|          |     tmp_11_fu_820    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|     tmp_12_fu_844    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    2    |    0    |   442   |
|----------|----------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|conv_window_V|    0   |   16   |    2   |
|    kernel   |    0   |    3   |    1   |
+-------------+--------+--------+--------+
|    Total    |    0   |   19   |    3   |
+-------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        col_1_reg_1037       |   10   |
|         col_reg_398         |   10   |
|    conv_result_V_reg_1150   |   32   |
|conv_window_V_addr_2_reg_1063|    4   |
|conv_window_V_addr_4_reg_1081|    4   |
|conv_window_V_addr_5_reg_1140|    4   |
|conv_window_V_addr_6_reg_1104|    4   |
|  conv_window_V_addr_reg_964 |    4   |
|          i5_reg_365         |    2   |
|          i7_reg_410         |    2   |
|          i9_reg_453         |    2   |
|         i_1_reg_972         |    2   |
|         i_2_reg_992         |    2   |
|         i_3_reg_1112        |    2   |
|         i_4_reg_1050        |    2   |
|          i_reg_343          |    2   |
|          j4_reg_476         |    2   |
|          j6_reg_376         |    2   |
|          j8_reg_422         |    2   |
|         j_1_reg_984         |   10   |
|         j_2_reg_1011        |    2   |
|         j_3_reg_1071        |    2   |
|         j_4_reg_1135        |    2   |
|          j_reg_354          |   10   |
|     kernel_addr_reg_1145    |    4   |
|  line_buffer_0_V_V_reg_952  |    8   |
|  line_buffer_1_V_V_reg_958  |    8   |
|       p_0340_2_reg_443      |   32   |
|       p_0340_3_reg_464      |   32   |
|       p_load_reg_1029       |   32   |
|         p_s_reg_1002        |   32   |
|    pixel_gray_V_reg_1042    |    8   |
|        row_1_reg_1019       |    9   |
|         row_reg_387         |    9   |
|       tmp_10_reg_1086       |    1   |
|       tmp_15_reg_1117       |    5   |
|       tmp_16_reg_1076       |    5   |
|        tmp_1_reg_997        |    5   |
|       tmp_20_reg_1090       |    1   |
|        tmp_5_reg_1024       |    1   |
|        tmp_8_reg_1057       |    5   |
|       tmp_V_11_reg_433      |    8   |
|       tmp_V_1_reg_1094      |    8   |
|        tmp_V_reg_1099       |    8   |
|     tmp_data_V_reg_1122     |   24   |
|     tmp_last_V_reg_1127     |    1   |
|         tmp_reg_977         |    1   |
+-----------------------------+--------+
|            Total            |   367  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_200 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_write_fu_207 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_write_fu_242 |  p8  |   2  |  24  |   48   ||    9    |
|  grp_write_fu_242 |  p12 |   2  |   1  |    2   ||    9    |
| grp_access_fu_286 |  p0  |  10  |   4  |   40   ||    47   |
| grp_access_fu_286 |  p1  |   4  |   8  |   32   ||    21   |
| grp_access_fu_337 |  p0  |   2  |   4  |    8   ||    9    |
|    col_reg_398    |  p0  |   2  |  10  |   20   ||    9    |
|     i7_reg_410    |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   186  ||  8.8795 ||   131   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   442  |
|   Memory  |    0   |    -   |    -   |   19   |    3   |
|Multiplexer|    -   |    -   |    8   |    -   |   131  |
|  Register |    -   |    -   |    -   |   367  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |    8   |   386  |   576  |
+-----------+--------+--------+--------+--------+--------+
