/*****************************************************************************
* Copyright 2004 - 2008 Broadcom Corporation.  All rights reserved.
*
* Unless you and Broadcom execute a separate written software license
* agreement governing use of this software, this software is licensed to you
* under the terms of the GNU General Public License version 2, available at
* http://www.broadcom.com/licenses/GPLv2.php (the "GPL").
*
* Notwithstanding the above, under no circumstances may you combine this
* software in any way with any other Broadcom software provided under a
* license other than the GPL, without Broadcom's express prior written
* consent.
*****************************************************************************/



/****************************************************************************/
/**
*  @file    gpiomux_hera.c
*
*  @brief   Lower level GPIOMUX utility platform specific table. 
*/
/****************************************************************************/


/* ---- Include Files ----------------------------------------------------- */
// SARU #include <mach/gpiomux.h>
// SARU #include <mach/gpio_defs.h>
// SARU #include <mach//brcm_rdb_chipreg.h>
// SARU #include <mach/chipregHw_def.h>

#include <mach/gpio_defs_hana.h>
#include <mach/rdb/brcm_rdb_chipreg.h>

/* ---- Private Constants and Types ---------------------------------------- */
/* ---- Private Variables ------------------------------------------------ */
unsigned int PIN_TO_REGISTER_OFFSET_MAP[gpio_defs_MAX_PINS] =
{
   CHIPREG_GPIO_0_OFFSET,
   CHIPREG_GPIO_1_OFFSET,
   CHIPREG_GPIO_2_OFFSET,
   CHIPREG_GPIO_3_OFFSET,
   CHIPREG_GPIO_4_OFFSET,
   CHIPREG_GPIO_5_OFFSET,
   CHIPREG_GPIO_6_OFFSET,
   CHIPREG_GPIO_7_OFFSET,
   CHIPREG_STAT_2_OFFSET,
   CHIPREG_STAT_1_OFFSET,
   CHIPREG_PMU_INT_OFFSET,
   CHIPREG_BAT_RM_OFFSET,
   CHIPREG_DIGMIC2_DQ_OFFSET,
   CHIPREG_DIGMIC2_CLK_OFFSET,
   CHIPREG_DIGMIC1_DQ_OFFSET,
   CHIPREG_DIGMIC1_CLK_OFFSET,
   CHIPREG_CLKOUT_1_OFFSET,
   CHIPREG_CLKOUT_0_OFFSET,
   CHIPREG_CLKREQ_IN_1_OFFSET,
   CHIPREG_CLKREQ_IN_0_OFFSET,
   CHIPREG_LCD_PCLK_OFFSET,
   CHIPREG_LCD_OE_OFFSET,
   CHIPREG_LCD_VSYNC_OFFSET,
   CHIPREG_LCD_HSYNC_OFFSET,
   CHIPREG_LCD_B_0_OFFSET,
   CHIPREG_LCD_B_1_OFFSET,
   CHIPREG_LCD_B_2_OFFSET,
   CHIPREG_LCD_B_3_OFFSET,
   CHIPREG_LCD_B_4_OFFSET,
   CHIPREG_LCD_B_5_OFFSET,
   CHIPREG_LCD_B_6_OFFSET,
   CHIPREG_LCD_B_7_OFFSET,
   CHIPREG_LCD_G_0_OFFSET,
   CHIPREG_LCD_G_1_OFFSET,
   CHIPREG_LCD_G_2_OFFSET,
   CHIPREG_LCD_G_3_OFFSET,
   CHIPREG_LCD_G_4_OFFSET,
   CHIPREG_LCD_G_5_OFFSET,
   CHIPREG_LCD_G_6_OFFSET,
   CHIPREG_LCD_G_7_OFFSET,
   CHIPREG_LCD_R_0_OFFSET,
   CHIPREG_LCD_R_1_OFFSET,
   CHIPREG_LCD_R_2_OFFSET,
   CHIPREG_LCD_R_3_OFFSET,
   CHIPREG_LCD_R_4_OFFSET,
   CHIPREG_LCD_R_5_OFFSET,
   CHIPREG_LCD_R_6_OFFSET,
   CHIPREG_LCD_R_7_OFFSET,
   CHIPREG_UARTB2_UTXD_OFFSET,
   CHIPREG_UARTB2_URXD_OFFSET,
   CHIPREG_UARTB_UCTSN_OFFSET,
   CHIPREG_UARTB_URTSN_OFFSET,
   CHIPREG_UARTB_UTXD_OFFSET,
   CHIPREG_UARTB_URXD_OFFSET,
   CHIPREG_HDMI_SDA_OFFSET,
   CHIPREG_HDMI_SCL_OFFSET,
   CHIPREG_VC_CAM1_SDA_OFFSET,
   CHIPREG_VC_CAM1_SCL_OFFSET,
   CHIPREG_BSC2_SDA_OFFSET,
   CHIPREG_BSC2_SCL_OFFSET,
   CHIPREG_PMU_SDA_OFFSET,
   CHIPREG_PMU_SCL_OFFSET,
   CHIPREG_ARM_SLB_DATA_OFFSET,
   CHIPREG_ARM_SLB_CLK_OFFSET,
   CHIPREG_SSP3_EXTCLK_OFFSET,
   CHIPREG_SSP3_TXD_OFFSET,
   CHIPREG_SSP3_RXD_OFFSET,
   CHIPREG_SSP3_CLK_OFFSET,
   CHIPREG_SSP3_FS_OFFSET,
   CHIPREG_SSP2_FS_2_OFFSET,
   CHIPREG_SSP2_TXD_1_OFFSET,
   CHIPREG_SSP2_RXD_1_OFFSET,
   CHIPREG_SSP2_FS_1_OFFSET,
   CHIPREG_SSP2_TXD_0_OFFSET,
   CHIPREG_SSP2_RXD_0_OFFSET,
   CHIPREG_SSP2_CLK_OFFSET,
   CHIPREG_SSP2_FS_0_OFFSET,
   CHIPREG_SSP1_TXD_OFFSET,
   CHIPREG_SSP1_RXD_OFFSET,
   CHIPREG_SSP1_CLK_OFFSET,
   CHIPREG_SSP1_FS_OFFSET,
   CHIPREG_SSP0_TXD_OFFSET,
   CHIPREG_SSP0_RXD_OFFSET,
   CHIPREG_SSP0_CLK_OFFSET,
   CHIPREG_SSP0_FS_OFFSET,
   CHIPREG_SDIO3_CLK_OFFSET,
   CHIPREG_SDIO3_CMD_OFFSET,
   CHIPREG_SDIO3_DATA_0_OFFSET,
   CHIPREG_SDIO3_DATA_1_OFFSET,
   CHIPREG_SDIO3_DATA_2_OFFSET,
   CHIPREG_SDIO3_DATA_3_OFFSET,
   CHIPREG_SDIO2_CLK_OFFSET,
   CHIPREG_SDIO2_CMD_OFFSET,
   CHIPREG_SDIO2_DATA_0_OFFSET,
   CHIPREG_SDIO2_DATA_1_OFFSET,
   CHIPREG_SDIO2_DATA_2_OFFSET,
   CHIPREG_SDIO2_DATA_3_OFFSET,
   CHIPREG_UARTB4_URXD_OFFSET,
   CHIPREG_UARTB4_UTXD_OFFSET,
   CHIPREG_NAND_AD_0_OFFSET,
   CHIPREG_NAND_AD_1_OFFSET,
   CHIPREG_NAND_AD_2_OFFSET,
   CHIPREG_NAND_AD_3_OFFSET,
   CHIPREG_NAND_AD_4_OFFSET,
   CHIPREG_NAND_AD_5_OFFSET,
   CHIPREG_NAND_AD_6_OFFSET,
   CHIPREG_NAND_AD_7_OFFSET,
   CHIPREG_NAND_WEN_OFFSET,
   CHIPREG_NAND_OEN_OFFSET,
   CHIPREG_NAND_ALE_OFFSET,
   CHIPREG_NAND_CLE_OFFSET,
   CHIPREG_NAND_RDY_1_OFFSET,
   CHIPREG_NAND_RDY_0_OFFSET,
   CHIPREG_NAND_CEN_1_OFFSET,
   CHIPREG_NAND_CEN_0_OFFSET,
   CHIPREG_NAND_WP_OFFSET,
   CHIPREG_ULPI1_STP_OFFSET,
   CHIPREG_ULPI1_NXT_OFFSET,
   CHIPREG_ULPI1_DIR_OFFSET,
   CHIPREG_ULPI1_DATA_7_OFFSET,
   CHIPREG_ULPI1_DATA_6_OFFSET,
   CHIPREG_ULPI1_DATA_5_OFFSET,
   CHIPREG_ULPI1_DATA_4_OFFSET,
   CHIPREG_ULPI1_DATA_3_OFFSET,
   CHIPREG_ULPI1_DATA_2_OFFSET,
   CHIPREG_ULPI1_DATA_1_OFFSET,
   CHIPREG_ULPI1_DATA_0_OFFSET,
   CHIPREG_ULPI1_CLOCK_OFFSET,
   CHIPREG_ULPI0_STP_OFFSET,
   CHIPREG_ULPI0_NXT_OFFSET,
   CHIPREG_ULPI0_DIR_OFFSET,
   CHIPREG_ULPI0_DATA_7_OFFSET,
   CHIPREG_ULPI0_DATA_6_OFFSET,
   CHIPREG_ULPI0_DATA_5_OFFSET,
   CHIPREG_ULPI0_DATA_4_OFFSET,
   CHIPREG_ULPI0_DATA_3_OFFSET,
   CHIPREG_ULPI0_DATA_2_OFFSET,
   CHIPREG_ULPI0_DATA_1_OFFSET,
   CHIPREG_ULPI0_DATA_0_OFFSET,
   CHIPREG_ULPI0_CLOCK_OFFSET,
   CHIPREG_SIM2_DET_OFFSET,
   CHIPREG_SIM2_DATA_OFFSET,
   CHIPREG_SIM2_CLK_OFFSET,
   CHIPREG_SIM2_RESETN_OFFSET,
   CHIPREG_SIM_DET_OFFSET,
   CHIPREG_SIM_DATA_OFFSET,
   CHIPREG_SIM_CLK_OFFSET,
   CHIPREG_SIM_RESETN_OFFSET,
   CHIPREG_NORFLSH_CLK_N_OFFSET,
   CHIPREG_NORFLSH_RDY_OFFSET,
   CHIPREG_NORFLSH_AD_00_OFFSET,
   CHIPREG_NORFLSH_AD_01_OFFSET,
   CHIPREG_NORFLSH_AD_02_OFFSET,
   CHIPREG_NORFLSH_AD_03_OFFSET,
   CHIPREG_NORFLSH_AD_04_OFFSET,
   CHIPREG_NORFLSH_AD_05_OFFSET,
   CHIPREG_NORFLSH_AD_06_OFFSET,
   CHIPREG_NORFLSH_AD_07_OFFSET,
   CHIPREG_NORFLSH_AD_08_OFFSET,
   CHIPREG_NORFLSH_AD_09_OFFSET,
   CHIPREG_NORFLSH_AD_10_OFFSET,
   CHIPREG_NORFLSH_AD_11_OFFSET,
   CHIPREG_NORFLSH_AD_12_OFFSET,
   CHIPREG_NORFLSH_AD_13_OFFSET,
   CHIPREG_NORFLSH_AD_14_OFFSET,
   CHIPREG_NORFLSH_AD_15_OFFSET,
   CHIPREG_NORFLSH_ADLAT_EN_OFFSET,
   CHIPREG_NORFLSH_AADLAT_EN_OFFSET,
   CHIPREG_NORFLSH_ADDR_16_OFFSET,
   CHIPREG_NORFLSH_ADDR_17_OFFSET,
   CHIPREG_NORFLSH_ADDR_18_OFFSET,
   CHIPREG_NORFLSH_ADDR_19_OFFSET,
   CHIPREG_NORFLSH_ADDR_20_OFFSET,
   CHIPREG_NORFLSH_ADDR_21_OFFSET,
   CHIPREG_NORFLSH_ADDR_22_OFFSET,
   CHIPREG_NORFLSH_ADDR_23_OFFSET,
   CHIPREG_NORFLSH_OE_N_OFFSET,
   CHIPREG_NORFLSH_CE0_N_OFFSET,
   CHIPREG_NORFLSH_CE1_N_OFFSET,
   CHIPREG_NORFLSH_WE_N_OFFSET,
   CHIPREG_SYSCLKEN_OFFSET,
   CHIPREG_CLK_CX8_OFFSET,
   CHIPREG_RXDATA3G2_OFFSET,
   CHIPREG_RXDATA3G1_OFFSET,
   CHIPREG_RXDATA3G0_OFFSET,
   CHIPREG_RTXEN2G_TXDATA3G2_OFFSET,
   CHIPREG_RTXDATA2G_TXDATA3G1_OFFSET,
   CHIPREG_TXDATA3G0_OFFSET,
   CHIPREG_RFST2G_MTSLOTEN3G_OFFSET,
   CHIPREG_SRI_D_OFFSET,
   CHIPREG_SRI_E_OFFSET,
   CHIPREG_SRI_C_OFFSET,
   CHIPREG_TRACEDT00_OFFSET,
   CHIPREG_TRACEDT01_OFFSET,
   CHIPREG_TRACEDT02_OFFSET,
   CHIPREG_TRACEDT03_OFFSET,
   CHIPREG_TRACEDT04_OFFSET,
   CHIPREG_TRACEDT05_OFFSET,
   CHIPREG_TRACEDT06_OFFSET,
   CHIPREG_TRACEDT07_OFFSET,
   CHIPREG_TRACEDT08_OFFSET,
   CHIPREG_TRACEDT09_OFFSET,
   CHIPREG_TRACEDT10_OFFSET,
   CHIPREG_TRACEDT11_OFFSET,
   CHIPREG_TRACEDT12_OFFSET,
   CHIPREG_TRACEDT13_OFFSET,
   CHIPREG_TRACEDT14_OFFSET,
   CHIPREG_TRACEDT15_OFFSET,
   CHIPREG_TRACECLK_OFFSET,
   CHIPREG_GPEN15_OFFSET,
   CHIPREG_GPEN13_OFFSET,
   CHIPREG_MDMGPIO08_OFFSET,
   CHIPREG_MDMGPIO07_OFFSET,
   CHIPREG_MDMGPIO06_OFFSET,
   CHIPREG_MDMGPIO05_OFFSET,
   CHIPREG_MDMGPIO04_OFFSET,
   CHIPREG_MDMGPIO03_OFFSET,
   CHIPREG_MDMGPIO02_OFFSET,
   CHIPREG_MDMGPIO01_OFFSET,
   CHIPREG_MDMGPIO00_OFFSET,
   CHIPREG_GPS_HOSTREQ_OFFSET,
   CHIPREG_GPS_CALREQ_OFFSET,
   CHIPREG_GPS_PABLANK_OFFSET,
   CHIPREG_GPS_TMARK_OFFSET,
   CHIPREG_ADCSYN_OFFSET,
};

/* ---- Private Functions ------------------------------------------------- */
/* ---- Functions ----------------------------------------------------------*/

