IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.80        Core1: 42.45        
Core2: 26.46        Core3: 35.15        
Core4: 24.78        Core5: 39.68        
Core6: 23.77        Core7: 35.46        
Core8: 21.98        Core9: 29.38        
Core10: 23.93        Core11: 38.32        
Core12: 21.53        Core13: 37.38        
Core14: 38.99        Core15: 11.69        
Core16: 39.62        Core17: 26.32        
Core18: 45.08        Core19: 14.71        
Core20: 32.85        Core21: 33.79        
Core22: 37.04        Core23: 25.62        
Core24: 31.04        Core25: 28.51        
Core26: 37.52        Core27: 21.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.99
Socket1: 30.11
DDR read Latency(ns)
Socket0: 1065.86
Socket1: 1136.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.01        Core1: 42.35        
Core2: 28.69        Core3: 34.99        
Core4: 23.96        Core5: 39.21        
Core6: 23.41        Core7: 35.67        
Core8: 22.95        Core9: 29.82        
Core10: 24.07        Core11: 38.80        
Core12: 21.84        Core13: 37.57        
Core14: 39.66        Core15: 11.78        
Core16: 44.96        Core17: 26.65        
Core18: 45.06        Core19: 14.98        
Core20: 33.13        Core21: 34.31        
Core22: 37.11        Core23: 25.74        
Core24: 33.47        Core25: 28.98        
Core26: 37.63        Core27: 24.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.26
Socket1: 30.38
DDR read Latency(ns)
Socket0: 1071.16
Socket1: 1125.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.05        Core1: 42.26        
Core2: 28.54        Core3: 34.90        
Core4: 24.18        Core5: 39.13        
Core6: 23.52        Core7: 35.82        
Core8: 22.53        Core9: 29.32        
Core10: 24.31        Core11: 38.89        
Core12: 22.29        Core13: 40.79        
Core14: 38.83        Core15: 11.84        
Core16: 30.96        Core17: 26.34        
Core18: 45.07        Core19: 15.00        
Core20: 31.07        Core21: 34.40        
Core22: 37.03        Core23: 25.86        
Core24: 32.92        Core25: 28.40        
Core26: 37.88        Core27: 23.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.12
Socket1: 30.27
DDR read Latency(ns)
Socket0: 1063.86
Socket1: 1124.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.17        Core1: 42.49        
Core2: 28.89        Core3: 35.44        
Core4: 24.55        Core5: 39.60        
Core6: 23.37        Core7: 35.69        
Core8: 22.10        Core9: 29.39        
Core10: 23.90        Core11: 38.74        
Core12: 22.21        Core13: 36.37        
Core14: 38.83        Core15: 11.76        
Core16: 41.52        Core17: 26.79        
Core18: 45.14        Core19: 15.22        
Core20: 33.23        Core21: 34.75        
Core22: 36.95        Core23: 25.81        
Core24: 33.74        Core25: 28.60        
Core26: 37.46        Core27: 23.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.09
Socket1: 30.37
DDR read Latency(ns)
Socket0: 1064.16
Socket1: 1122.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.26        Core1: 42.21        
Core2: 28.98        Core3: 35.24        
Core4: 24.31        Core5: 39.41        
Core6: 22.95        Core7: 35.79        
Core8: 22.28        Core9: 29.58        
Core10: 24.00        Core11: 38.89        
Core12: 22.52        Core13: 36.09        
Core14: 38.81        Core15: 11.73        
Core16: 35.60        Core17: 26.94        
Core18: 45.16        Core19: 15.27        
Core20: 33.25        Core21: 34.51        
Core22: 37.08        Core23: 25.70        
Core24: 34.45        Core25: 28.94        
Core26: 37.63        Core27: 24.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.20
Socket1: 30.45
DDR read Latency(ns)
Socket0: 1061.83
Socket1: 1113.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.02        Core1: 42.34        
Core2: 28.89        Core3: 35.79        
Core4: 24.26        Core5: 39.47        
Core6: 23.18        Core7: 35.51        
Core8: 22.25        Core9: 29.65        
Core10: 23.98        Core11: 38.47        
Core12: 21.72        Core13: 39.26        
Core14: 38.90        Core15: 11.76        
Core16: 35.28        Core17: 26.98        
Core18: 45.06        Core19: 15.44        
Core20: 33.38        Core21: 34.10        
Core22: 37.01        Core23: 25.57        
Core24: 34.06        Core25: 28.39        
Core26: 37.76        Core27: 24.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.06
Socket1: 30.26
DDR read Latency(ns)
Socket0: 1065.78
Socket1: 1120.53
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.97        Core1: 37.18        
Core2: 18.23        Core3: 33.50        
Core4: 19.65        Core5: 36.75        
Core6: 29.32        Core7: 37.80        
Core8: 22.86        Core9: 33.21        
Core10: 24.74        Core11: 33.04        
Core12: 12.62        Core13: 31.84        
Core14: 39.48        Core15: 34.34        
Core16: 38.12        Core17: 32.97        
Core18: 41.42        Core19: 21.25        
Core20: 46.73        Core21: 27.77        
Core22: 39.59        Core23: 31.37        
Core24: 33.60        Core25: 16.81        
Core26: 33.03        Core27: 29.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.12
Socket1: 31.21
DDR read Latency(ns)
Socket0: 1249.91
Socket1: 960.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.30        Core1: 36.90        
Core2: 22.42        Core3: 32.82        
Core4: 20.01        Core5: 37.20        
Core6: 29.36        Core7: 37.80        
Core8: 22.36        Core9: 33.35        
Core10: 24.38        Core11: 33.91        
Core12: 12.60        Core13: 33.77        
Core14: 39.31        Core15: 34.41        
Core16: 38.05        Core17: 32.77        
Core18: 40.96        Core19: 21.19        
Core20: 46.69        Core21: 24.32        
Core22: 40.44        Core23: 31.02        
Core24: 33.43        Core25: 22.56        
Core26: 37.01        Core27: 30.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.79
Socket1: 31.70
DDR read Latency(ns)
Socket0: 1245.13
Socket1: 947.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.04        Core1: 36.44        
Core2: 21.76        Core3: 33.99        
Core4: 20.28        Core5: 37.03        
Core6: 29.16        Core7: 37.97        
Core8: 21.24        Core9: 33.36        
Core10: 24.32        Core11: 33.14        
Core12: 12.51        Core13: 29.14        
Core14: 39.27        Core15: 34.52        
Core16: 35.18        Core17: 32.42        
Core18: 41.24        Core19: 22.65        
Core20: 37.96        Core21: 17.17        
Core22: 40.23        Core23: 30.84        
Core24: 33.20        Core25: 21.26        
Core26: 44.07        Core27: 29.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.24
Socket1: 30.43
DDR read Latency(ns)
Socket0: 1252.49
Socket1: 968.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.10        Core1: 35.86        
Core2: 22.17        Core3: 34.01        
Core4: 19.90        Core5: 36.33        
Core6: 28.73        Core7: 37.42        
Core8: 21.32        Core9: 33.47        
Core10: 24.31        Core11: 31.39        
Core12: 12.56        Core13: 31.50        
Core14: 39.16        Core15: 34.37        
Core16: 36.84        Core17: 32.66        
Core18: 41.02        Core19: 22.54        
Core20: 49.72        Core21: 16.79        
Core22: 39.93        Core23: 31.05        
Core24: 33.13        Core25: 14.08        
Core26: 39.00        Core27: 28.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.21
Socket1: 28.61
DDR read Latency(ns)
Socket0: 1276.52
Socket1: 1029.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.07        Core1: 36.21        
Core2: 22.45        Core3: 32.89        
Core4: 19.55        Core5: 36.29        
Core6: 29.35        Core7: 37.34        
Core8: 21.17        Core9: 33.24        
Core10: 24.05        Core11: 32.53        
Core12: 12.51        Core13: 32.90        
Core14: 39.13        Core15: 33.30        
Core16: 37.49        Core17: 32.40        
Core18: 41.00        Core19: 20.39        
Core20: 37.14        Core21: 12.33        
Core22: 40.53        Core23: 31.93        
Core24: 33.72        Core25: 14.34        
Core26: 30.52        Core27: 28.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.59
Socket1: 28.56
DDR read Latency(ns)
Socket0: 1243.06
Socket1: 1029.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.41        Core1: 37.20        
Core2: 22.02        Core3: 34.75        
Core4: 19.95        Core5: 37.11        
Core6: 28.87        Core7: 37.49        
Core8: 22.58        Core9: 33.58        
Core10: 24.62        Core11: 34.59        
Core12: 12.52        Core13: 35.02        
Core14: 39.29        Core15: 34.80        
Core16: 39.11        Core17: 32.73        
Core18: 40.94        Core19: 21.89        
Core20: 38.10        Core21: 29.80        
Core22: 40.29        Core23: 31.57        
Core24: 33.53        Core25: 25.77        
Core26: 37.95        Core27: 29.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.36
Socket1: 32.67
DDR read Latency(ns)
Socket0: 1265.99
Socket1: 915.21
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.66        Core1: 44.66        
Core2: 29.37        Core3: 39.06        
Core4: 25.46        Core5: 35.27        
Core6: 37.17        Core7: 46.08        
Core8: 36.56        Core9: 36.70        
Core10: 34.64        Core11: 46.10        
Core12: 36.06        Core13: 30.12        
Core14: 39.00        Core15: 14.24        
Core16: 43.04        Core17: 37.89        
Core18: 40.45        Core19: 23.42        
Core20: 32.59        Core21: 23.38        
Core22: 39.84        Core23: 30.59        
Core24: 39.13        Core25: 31.82        
Core26: 38.36        Core27: 25.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.41
Socket1: 32.07
DDR read Latency(ns)
Socket0: 907.81
Socket1: 1134.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.74        Core1: 44.56        
Core2: 29.22        Core3: 41.19        
Core4: 25.45        Core5: 35.25        
Core6: 36.54        Core7: 46.77        
Core8: 36.34        Core9: 36.01        
Core10: 34.70        Core11: 46.21        
Core12: 36.04        Core13: 30.35        
Core14: 39.04        Core15: 13.99        
Core16: 39.40        Core17: 36.11        
Core18: 40.30        Core19: 23.61        
Core20: 32.12        Core21: 23.05        
Core22: 39.65        Core23: 30.41        
Core24: 38.98        Core25: 31.43        
Core26: 38.01        Core27: 25.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.31
Socket1: 31.94
DDR read Latency(ns)
Socket0: 920.46
Socket1: 1139.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.80        Core1: 44.40        
Core2: 28.45        Core3: 36.29        
Core4: 25.22        Core5: 34.94        
Core6: 32.27        Core7: 46.73        
Core8: 35.84        Core9: 35.30        
Core10: 34.46        Core11: 46.02        
Core12: 35.17        Core13: 30.34        
Core14: 39.97        Core15: 17.21        
Core16: 38.96        Core17: 29.77        
Core18: 39.71        Core19: 22.83        
Core20: 29.69        Core21: 22.49        
Core22: 39.59        Core23: 30.14        
Core24: 39.45        Core25: 32.33        
Core26: 37.26        Core27: 25.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.06
Socket1: 32.14
DDR read Latency(ns)
Socket0: 924.03
Socket1: 1132.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.90        Core1: 43.74        
Core2: 28.98        Core3: 40.95        
Core4: 24.51        Core5: 34.79        
Core6: 36.57        Core7: 46.88        
Core8: 36.49        Core9: 39.01        
Core10: 34.40        Core11: 45.95        
Core12: 35.82        Core13: 30.33        
Core14: 44.30        Core15: 21.18        
Core16: 41.33        Core17: 42.49        
Core18: 39.41        Core19: 21.36        
Core20: 31.51        Core21: 23.65        
Core22: 40.20        Core23: 31.39        
Core24: 38.95        Core25: 34.85        
Core26: 37.89        Core27: 25.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.33
Socket1: 32.65
DDR read Latency(ns)
Socket0: 932.16
Socket1: 1089.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.71        Core1: 43.65        
Core2: 28.99        Core3: 39.67        
Core4: 24.59        Core5: 34.58        
Core6: 35.17        Core7: 46.85        
Core8: 36.63        Core9: 36.43        
Core10: 34.00        Core11: 46.01        
Core12: 35.88        Core13: 30.39        
Core14: 44.36        Core15: 21.24        
Core16: 45.05        Core17: 39.65        
Core18: 39.22        Core19: 21.51        
Core20: 31.90        Core21: 23.47        
Core22: 40.49        Core23: 31.65        
Core24: 39.23        Core25: 34.85        
Core26: 38.37        Core27: 25.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.41
Socket1: 32.62
DDR read Latency(ns)
Socket0: 935.03
Socket1: 1085.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.82        Core1: 44.28        
Core2: 29.01        Core3: 42.03        
Core4: 25.09        Core5: 35.28        
Core6: 35.98        Core7: 46.93        
Core8: 36.52        Core9: 38.05        
Core10: 34.76        Core11: 46.10        
Core12: 36.02        Core13: 30.64        
Core14: 41.18        Core15: 18.48        
Core16: 39.12        Core17: 41.90        
Core18: 39.72        Core19: 22.58        
Core20: 31.85        Core21: 23.13        
Core22: 39.98        Core23: 30.90        
Core24: 38.70        Core25: 33.17        
Core26: 37.86        Core27: 25.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.44
Socket1: 32.51
DDR read Latency(ns)
Socket0: 924.60
Socket1: 1118.88
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.63        Core1: 38.11        
Core2: 28.46        Core3: 25.01        
Core4: 33.00        Core5: 37.77        
Core6: 35.67        Core7: 42.83        
Core8: 36.82        Core9: 36.40        
Core10: 28.61        Core11: 42.74        
Core12: 33.11        Core13: 23.71        
Core14: 40.15        Core15: 30.93        
Core16: 31.75        Core17: 24.37        
Core18: 41.06        Core19: 34.96        
Core20: 17.81        Core21: 12.62        
Core22: 29.76        Core23: 33.82        
Core24: 35.20        Core25: 24.03        
Core26: 39.46        Core27: 35.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.74
Socket1: 31.66
DDR read Latency(ns)
Socket0: 885.15
Socket1: 1034.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.66        Core1: 37.83        
Core2: 30.83        Core3: 24.75        
Core4: 32.14        Core5: 37.59        
Core6: 36.36        Core7: 42.75        
Core8: 36.89        Core9: 35.89        
Core10: 27.74        Core11: 44.38        
Core12: 35.48        Core13: 23.38        
Core14: 40.55        Core15: 33.52        
Core16: 33.77        Core17: 24.10        
Core18: 41.63        Core19: 35.33        
Core20: 23.99        Core21: 12.46        
Core22: 29.67        Core23: 34.03        
Core24: 35.09        Core25: 24.04        
Core26: 39.89        Core27: 36.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.10
Socket1: 32.09
DDR read Latency(ns)
Socket0: 877.82
Socket1: 1012.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.04        Core1: 37.86        
Core2: 27.90        Core3: 24.77        
Core4: 31.31        Core5: 37.82        
Core6: 36.16        Core7: 42.82        
Core8: 36.76        Core9: 35.55        
Core10: 27.10        Core11: 43.86        
Core12: 32.46        Core13: 24.08        
Core14: 40.74        Core15: 34.86        
Core16: 26.11        Core17: 24.44        
Core18: 41.57        Core19: 35.41        
Core20: 25.13        Core21: 12.50        
Core22: 29.81        Core23: 34.34        
Core24: 34.86        Core25: 24.34        
Core26: 39.64        Core27: 37.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.53
Socket1: 32.30
DDR read Latency(ns)
Socket0: 899.33
Socket1: 1003.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.91        Core1: 37.60        
Core2: 29.17        Core3: 24.79        
Core4: 31.34        Core5: 37.69        
Core6: 36.49        Core7: 43.05        
Core8: 36.81        Core9: 36.03        
Core10: 27.32        Core11: 40.74        
Core12: 31.68        Core13: 23.64        
Core14: 40.73        Core15: 34.36        
Core16: 30.00        Core17: 24.06        
Core18: 41.51        Core19: 34.83        
Core20: 24.39        Core21: 12.51        
Core22: 29.98        Core23: 33.97        
Core24: 35.46        Core25: 23.97        
Core26: 39.10        Core27: 36.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.56
Socket1: 31.83
DDR read Latency(ns)
Socket0: 895.86
Socket1: 1008.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.39        Core1: 37.83        
Core2: 28.99        Core3: 24.88        
Core4: 30.91        Core5: 37.76        
Core6: 36.41        Core7: 43.06        
Core8: 36.67        Core9: 36.09        
Core10: 26.90        Core11: 43.09        
Core12: 31.83        Core13: 23.99        
Core14: 43.10        Core15: 33.00        
Core16: 30.61        Core17: 24.14        
Core18: 42.95        Core19: 35.76        
Core20: 24.56        Core21: 12.66        
Core22: 29.84        Core23: 31.39        
Core24: 35.04        Core25: 24.61        
Core26: 38.99        Core27: 36.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.77
Socket1: 32.07
DDR read Latency(ns)
Socket0: 915.55
Socket1: 1018.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.05        Core1: 38.02        
Core2: 32.31        Core3: 24.86        
Core4: 30.67        Core5: 37.79        
Core6: 36.37        Core7: 42.87        
Core8: 36.74        Core9: 34.95        
Core10: 26.76        Core11: 41.65        
Core12: 35.62        Core13: 23.74        
Core14: 41.89        Core15: 33.45        
Core16: 33.75        Core17: 24.07        
Core18: 42.42        Core19: 35.44        
Core20: 24.40        Core21: 12.75        
Core22: 29.92        Core23: 32.57        
Core24: 35.03        Core25: 23.91        
Core26: 39.76        Core27: 36.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.06
Socket1: 31.99
DDR read Latency(ns)
Socket0: 894.11
Socket1: 1014.43
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.15        Core1: 47.08        
Core2: 29.39        Core3: 43.62        
Core4: 38.29        Core5: 49.36        
Core6: 35.49        Core7: 48.23        
Core8: 38.47        Core9: 35.31        
Core10: 43.35        Core11: 50.34        
Core12: 38.63        Core13: 43.85        
Core14: 45.73        Core15: 37.72        
Core16: 40.89        Core17: 41.54        
Core18: 43.54        Core19: 26.94        
Core20: 52.24        Core21: 30.68        
Core22: 39.77        Core23: 33.57        
Core24: 47.83        Core25: 24.62        
Core26: 42.54        Core27: 35.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.67
Socket1: 39.01
DDR read Latency(ns)
Socket0: 900.62
Socket1: 1047.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.63        Core1: 48.26        
Core2: 29.77        Core3: 43.81        
Core4: 38.61        Core5: 50.14        
Core6: 36.02        Core7: 48.50        
Core8: 38.68        Core9: 40.06        
Core10: 43.63        Core11: 50.72        
Core12: 38.70        Core13: 51.74        
Core14: 47.15        Core15: 38.94        
Core16: 49.46        Core17: 40.91        
Core18: 45.97        Core19: 24.24        
Core20: 54.54        Core21: 30.98        
Core22: 39.81        Core23: 35.21        
Core24: 47.66        Core25: 25.54        
Core26: 43.11        Core27: 31.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.29
Socket1: 39.14
DDR read Latency(ns)
Socket0: 906.61
Socket1: 1053.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.22        Core1: 45.65        
Core2: 31.32        Core3: 41.36        
Core4: 38.38        Core5: 49.39        
Core6: 35.00        Core7: 48.07        
Core8: 38.58        Core9: 37.68        
Core10: 43.68        Core11: 50.48        
Core12: 38.68        Core13: 35.24        
Core14: 45.85        Core15: 31.85        
Core16: 24.01        Core17: 39.86        
Core18: 46.03        Core19: 17.48        
Core20: 52.39        Core21: 30.49        
Core22: 39.68        Core23: 28.45        
Core24: 47.95        Core25: 24.19        
Core26: 41.73        Core27: 28.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.84
Socket1: 36.48
DDR read Latency(ns)
Socket0: 902.50
Socket1: 1130.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.14        Core1: 44.85        
Core2: 28.90        Core3: 40.58        
Core4: 38.27        Core5: 48.61        
Core6: 33.82        Core7: 45.07        
Core8: 38.32        Core9: 37.93        
Core10: 41.83        Core11: 50.11        
Core12: 38.36        Core13: 48.32        
Core14: 45.12        Core15: 36.11        
Core16: 44.21        Core17: 40.17        
Core18: 43.62        Core19: 25.46        
Core20: 51.87        Core21: 19.52        
Core22: 40.93        Core23: 32.57        
Core24: 46.28        Core25: 18.91        
Core26: 32.93        Core27: 35.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.60
Socket1: 35.78
DDR read Latency(ns)
Socket0: 888.36
Socket1: 1129.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.14        Core1: 46.85        
Core2: 29.73        Core3: 41.26        
Core4: 38.35        Core5: 48.28        
Core6: 35.65        Core7: 43.92        
Core8: 38.58        Core9: 37.64        
Core10: 44.23        Core11: 50.36        
Core12: 38.60        Core13: 46.36        
Core14: 45.35        Core15: 36.62        
Core16: 43.57        Core17: 39.70        
Core18: 43.23        Core19: 25.55        
Core20: 51.52        Core21: 14.75        
Core22: 41.42        Core23: 32.86        
Core24: 47.31        Core25: 13.98        
Core26: 28.96        Core27: 35.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.93
Socket1: 34.43
DDR read Latency(ns)
Socket0: 890.04
Socket1: 1213.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.20        Core1: 46.83        
Core2: 30.01        Core3: 40.59        
Core4: 38.37        Core5: 48.38        
Core6: 34.90        Core7: 43.98        
Core8: 38.66        Core9: 36.93        
Core10: 44.16        Core11: 50.46        
Core12: 38.65        Core13: 47.43        
Core14: 44.79        Core15: 33.35        
Core16: 46.15        Core17: 38.77        
Core18: 42.84        Core19: 25.09        
Core20: 51.89        Core21: 14.77        
Core22: 41.70        Core23: 31.36        
Core24: 47.39        Core25: 13.78        
Core26: 28.74        Core27: 35.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.83
Socket1: 33.91
DDR read Latency(ns)
Socket0: 885.37
Socket1: 1244.96
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.73        Core1: 43.58        
Core2: 27.86        Core3: 33.93        
Core4: 35.16        Core5: 36.44        
Core6: 41.56        Core7: 37.45        
Core8: 34.05        Core9: 36.11        
Core10: 34.95        Core11: 38.20        
Core12: 34.60        Core13: 40.58        
Core14: 38.80        Core15: 32.58        
Core16: 23.54        Core17: 35.20        
Core18: 41.16        Core19: 34.03        
Core20: 23.87        Core21: 19.96        
Core22: 44.39        Core23: 30.63        
Core24: 29.73        Core25: 21.99        
Core26: 38.53        Core27: 33.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.28
Socket1: 32.77
DDR read Latency(ns)
Socket0: 940.31
Socket1: 982.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.02        Core1: 43.48        
Core2: 28.06        Core3: 34.57        
Core4: 33.22        Core5: 36.22        
Core6: 40.91        Core7: 38.06        
Core8: 34.15        Core9: 33.44        
Core10: 34.03        Core11: 38.22        
Core12: 34.53        Core13: 43.86        
Core14: 43.29        Core15: 34.36        
Core16: 23.75        Core17: 33.19        
Core18: 45.42        Core19: 27.28        
Core20: 23.62        Core21: 21.09        
Core22: 44.45        Core23: 28.16        
Core24: 28.40        Core25: 23.03        
Core26: 38.78        Core27: 24.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.15
Socket1: 32.33
DDR read Latency(ns)
Socket0: 961.21
Socket1: 998.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.36        Core1: 43.76        
Core2: 28.78        Core3: 33.94        
Core4: 33.86        Core5: 36.43        
Core6: 42.92        Core7: 40.03        
Core8: 34.49        Core9: 35.63        
Core10: 32.25        Core11: 41.08        
Core12: 34.98        Core13: 31.63        
Core14: 43.49        Core15: 33.94        
Core16: 24.67        Core17: 31.49        
Core18: 44.68        Core19: 30.76        
Core20: 23.73        Core21: 21.01        
Core22: 44.41        Core23: 28.82        
Core24: 28.32        Core25: 22.24        
Core26: 38.45        Core27: 27.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.25
Socket1: 33.21
DDR read Latency(ns)
Socket0: 948.99
Socket1: 985.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.14        Core1: 43.90        
Core2: 27.38        Core3: 33.27        
Core4: 32.67        Core5: 35.91        
Core6: 44.56        Core7: 40.19        
Core8: 23.02        Core9: 34.61        
Core10: 24.33        Core11: 37.11        
Core12: 34.26        Core13: 41.62        
Core14: 40.69        Core15: 32.45        
Core16: 23.21        Core17: 32.44        
Core18: 41.15        Core19: 34.66        
Core20: 21.05        Core21: 21.05        
Core22: 44.46        Core23: 30.46        
Core24: 26.53        Core25: 22.86        
Core26: 38.38        Core27: 34.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.92
Socket1: 33.56
DDR read Latency(ns)
Socket0: 1003.03
Socket1: 948.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.09        Core1: 43.66        
Core2: 28.83        Core3: 33.06        
Core4: 32.76        Core5: 35.54        
Core6: 45.78        Core7: 40.88        
Core8: 22.49        Core9: 35.12        
Core10: 24.00        Core11: 36.62        
Core12: 34.36        Core13: 45.03        
Core14: 40.50        Core15: 32.53        
Core16: 23.76        Core17: 32.75        
Core18: 41.15        Core19: 34.67        
Core20: 20.63        Core21: 21.16        
Core22: 44.45        Core23: 30.41        
Core24: 26.41        Core25: 22.94        
Core26: 38.25        Core27: 33.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.73
Socket1: 33.57
DDR read Latency(ns)
Socket0: 1013.42
Socket1: 949.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.88        Core1: 43.77        
Core2: 28.07        Core3: 34.66        
Core4: 32.43        Core5: 36.05        
Core6: 48.06        Core7: 42.48        
Core8: 22.29        Core9: 35.43        
Core10: 24.54        Core11: 36.49        
Core12: 34.30        Core13: 38.39        
Core14: 41.19        Core15: 32.67        
Core16: 23.63        Core17: 32.43        
Core18: 42.24        Core19: 34.11        
Core20: 21.00        Core21: 20.75        
Core22: 44.41        Core23: 30.29        
Core24: 26.43        Core25: 22.63        
Core26: 38.24        Core27: 32.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.01
Socket1: 33.66
DDR read Latency(ns)
Socket0: 1010.78
Socket1: 955.31
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.29        Core1: 37.96        
Core2: 25.40        Core3: 36.19        
Core4: 32.72        Core5: 38.60        
Core6: 36.26        Core7: 41.08        
Core8: 33.31        Core9: 32.78        
Core10: 23.81        Core11: 39.22        
Core12: 22.92        Core13: 34.28        
Core14: 44.49        Core15: 15.48        
Core16: 32.97        Core17: 24.33        
Core18: 42.51        Core19: 19.25        
Core20: 23.59        Core21: 31.80        
Core22: 38.81        Core23: 23.91        
Core24: 23.44        Core25: 31.25        
Core26: 40.21        Core27: 30.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.50
Socket1: 31.38
DDR read Latency(ns)
Socket0: 984.65
Socket1: 1025.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.13        Core1: 38.27        
Core2: 24.95        Core3: 36.42        
Core4: 31.95        Core5: 38.60        
Core6: 35.89        Core7: 41.22        
Core8: 33.27        Core9: 35.35        
Core10: 24.09        Core11: 39.13        
Core12: 22.75        Core13: 34.38        
Core14: 44.51        Core15: 15.21        
Core16: 33.77        Core17: 24.25        
Core18: 42.28        Core19: 19.29        
Core20: 23.15        Core21: 31.68        
Core22: 38.61        Core23: 23.95        
Core24: 23.65        Core25: 32.30        
Core26: 40.21        Core27: 30.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.31
Socket1: 31.54
DDR read Latency(ns)
Socket0: 994.39
Socket1: 1023.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.03        Core1: 38.14        
Core2: 25.15        Core3: 28.22        
Core4: 32.15        Core5: 37.84        
Core6: 34.80        Core7: 41.06        
Core8: 33.18        Core9: 32.91        
Core10: 23.77        Core11: 39.29        
Core12: 22.64        Core13: 34.79        
Core14: 44.53        Core15: 16.02        
Core16: 33.02        Core17: 24.39        
Core18: 42.75        Core19: 19.54        
Core20: 23.08        Core21: 31.82        
Core22: 38.83        Core23: 24.03        
Core24: 23.36        Core25: 32.15        
Core26: 40.27        Core27: 30.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.42
Socket1: 31.58
DDR read Latency(ns)
Socket0: 996.94
Socket1: 1013.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.11        Core1: 38.31        
Core2: 25.31        Core3: 36.57        
Core4: 32.75        Core5: 38.33        
Core6: 36.25        Core7: 41.12        
Core8: 33.46        Core9: 34.10        
Core10: 23.81        Core11: 39.20        
Core12: 22.71        Core13: 34.95        
Core14: 44.62        Core15: 15.88        
Core16: 33.47        Core17: 24.36        
Core18: 43.04        Core19: 19.54        
Core20: 22.70        Core21: 31.88        
Core22: 38.92        Core23: 24.11        
Core24: 23.47        Core25: 31.04        
Core26: 40.24        Core27: 30.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.57
Socket1: 31.52
DDR read Latency(ns)
Socket0: 999.98
Socket1: 1031.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.03        Core1: 38.53        
Core2: 25.70        Core3: 36.62        
Core4: 32.83        Core5: 38.65        
Core6: 35.57        Core7: 41.07        
Core8: 33.33        Core9: 34.67        
Core10: 23.69        Core11: 39.42        
Core12: 23.02        Core13: 34.27        
Core14: 44.50        Core15: 15.55        
Core16: 33.48        Core17: 23.71        
Core18: 42.73        Core19: 19.18        
Core20: 23.07        Core21: 31.54        
Core22: 38.67        Core23: 23.95        
Core24: 23.53        Core25: 32.63        
Core26: 40.22        Core27: 29.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.53
Socket1: 31.62
DDR read Latency(ns)
Socket0: 991.18
Socket1: 1023.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.94        Core1: 38.34        
Core2: 25.40        Core3: 36.67        
Core4: 32.90        Core5: 38.46        
Core6: 35.71        Core7: 41.13        
Core8: 33.31        Core9: 33.69        
Core10: 23.78        Core11: 39.43        
Core12: 23.05        Core13: 34.47        
Core14: 44.56        Core15: 15.58        
Core16: 33.40        Core17: 23.97        
Core18: 42.54        Core19: 19.35        
Core20: 23.68        Core21: 31.77        
Core22: 38.80        Core23: 23.99        
Core24: 23.42        Core25: 32.62        
Core26: 40.19        Core27: 29.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.54
Socket1: 31.65
DDR read Latency(ns)
Socket0: 989.86
Socket1: 1017.73
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.99        Core1: 42.97        
Core2: 24.25        Core3: 30.15        
Core4: 35.05        Core5: 39.92        
Core6: 23.43        Core7: 36.78        
Core8: 24.13        Core9: 43.85        
Core10: 48.61        Core11: 41.47        
Core12: 29.17        Core13: 39.71        
Core14: 41.65        Core15: 34.32        
Core16: 23.44        Core17: 42.55        
Core18: 40.61        Core19: 21.22        
Core20: 25.66        Core21: 22.54        
Core22: 35.94        Core23: 22.43        
Core24: 33.74        Core25: 23.82        
Core26: 37.47        Core27: 27.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.05
Socket1: 33.38
DDR read Latency(ns)
Socket0: 974.91
Socket1: 1039.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.74        Core1: 42.57        
Core2: 24.43        Core3: 30.64        
Core4: 34.26        Core5: 39.76        
Core6: 23.55        Core7: 36.74        
Core8: 24.80        Core9: 39.22        
Core10: 48.59        Core11: 41.52        
Core12: 29.31        Core13: 39.91        
Core14: 41.69        Core15: 34.30        
Core16: 24.00        Core17: 42.81        
Core18: 40.68        Core19: 21.60        
Core20: 25.14        Core21: 22.86        
Core22: 36.07        Core23: 22.60        
Core24: 33.78        Core25: 23.75        
Core26: 38.12        Core27: 26.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.17
Socket1: 33.41
DDR read Latency(ns)
Socket0: 982.87
Socket1: 1036.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.08        Core1: 43.21        
Core2: 24.75        Core3: 30.38        
Core4: 34.73        Core5: 40.15        
Core6: 23.08        Core7: 36.53        
Core8: 24.48        Core9: 42.63        
Core10: 48.53        Core11: 41.29        
Core12: 28.94        Core13: 37.46        
Core14: 41.57        Core15: 34.26        
Core16: 23.49        Core17: 33.75        
Core18: 40.70        Core19: 21.30        
Core20: 24.53        Core21: 22.14        
Core22: 36.62        Core23: 22.42        
Core24: 33.69        Core25: 22.72        
Core26: 38.52        Core27: 26.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.29
Socket1: 33.30
DDR read Latency(ns)
Socket0: 983.53
Socket1: 1033.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.87        Core1: 43.11        
Core2: 24.42        Core3: 30.66        
Core4: 34.51        Core5: 39.96        
Core6: 23.55        Core7: 36.85        
Core8: 24.59        Core9: 44.94        
Core10: 48.26        Core11: 41.33        
Core12: 29.15        Core13: 42.55        
Core14: 41.62        Core15: 34.25        
Core16: 23.57        Core17: 42.21        
Core18: 40.77        Core19: 21.29        
Core20: 25.88        Core21: 22.90        
Core22: 35.67        Core23: 22.61        
Core24: 34.07        Core25: 23.10        
Core26: 36.78        Core27: 26.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.91
Socket1: 33.32
DDR read Latency(ns)
Socket0: 976.26
Socket1: 1048.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.76        Core1: 43.19        
Core2: 24.66        Core3: 30.62        
Core4: 34.12        Core5: 39.94        
Core6: 23.66        Core7: 37.48        
Core8: 25.76        Core9: 46.78        
Core10: 48.85        Core11: 41.39        
Core12: 33.52        Core13: 42.72        
Core14: 42.38        Core15: 34.24        
Core16: 27.10        Core17: 44.05        
Core18: 40.71        Core19: 21.43        
Core20: 25.41        Core21: 23.22        
Core22: 35.73        Core23: 22.67        
Core24: 34.12        Core25: 23.75        
Core26: 37.79        Core27: 27.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.81
Socket1: 33.52
DDR read Latency(ns)
Socket0: 941.53
Socket1: 1033.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.17        Core1: 43.39        
Core2: 25.18        Core3: 31.05        
Core4: 34.17        Core5: 39.89        
Core6: 26.83        Core7: 44.29        
Core8: 34.62        Core9: 43.58        
Core10: 49.48        Core11: 43.38        
Core12: 36.37        Core13: 40.62        
Core14: 42.82        Core15: 34.23        
Core16: 29.33        Core17: 40.38        
Core18: 41.06        Core19: 21.79        
Core20: 25.94        Core21: 23.32        
Core22: 36.69        Core23: 22.66        
Core24: 30.13        Core25: 23.65        
Core26: 37.61        Core27: 27.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.25
Socket1: 34.55
DDR read Latency(ns)
Socket0: 891.52
Socket1: 1023.98
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.21        Core1: 28.96        
Core2: 24.37        Core3: 30.22        
Core4: 12.45        Core5: 38.36        
Core6: 35.53        Core7: 43.09        
Core8: 13.10        Core9: 34.37        
Core10: 34.55        Core11: 43.97        
Core12: 15.28        Core13: 21.36        
Core14: 37.52        Core15: 10.85        
Core16: 18.46        Core17: 31.18        
Core18: 38.23        Core19: 10.96        
Core20: 46.19        Core21: 19.44        
Core22: 29.75        Core23: 22.87        
Core24: 38.95        Core25: 22.45        
Core26: 30.07        Core27: 20.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.92
Socket1: 24.22
DDR read Latency(ns)
Socket0: 1396.13
Socket1: 1346.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.65        Core1: 29.11        
Core2: 24.02        Core3: 30.18        
Core4: 12.50        Core5: 38.61        
Core6: 35.54        Core7: 43.55        
Core8: 13.10        Core9: 31.90        
Core10: 42.27        Core11: 44.21        
Core12: 15.26        Core13: 20.76        
Core14: 37.16        Core15: 10.87        
Core16: 21.78        Core17: 30.54        
Core18: 37.49        Core19: 10.93        
Core20: 44.63        Core21: 19.68        
Core22: 29.74        Core23: 22.93        
Core24: 39.41        Core25: 22.51        
Core26: 30.06        Core27: 21.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.88
Socket1: 24.34
DDR read Latency(ns)
Socket0: 1393.62
Socket1: 1349.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.57        Core1: 29.00        
Core2: 24.36        Core3: 29.93        
Core4: 12.73        Core5: 40.94        
Core6: 34.72        Core7: 43.76        
Core8: 13.28        Core9: 32.58        
Core10: 27.83        Core11: 44.39        
Core12: 15.45        Core13: 22.13        
Core14: 37.66        Core15: 10.86        
Core16: 21.89        Core17: 30.45        
Core18: 37.80        Core19: 11.05        
Core20: 42.27        Core21: 20.35        
Core22: 29.87        Core23: 20.77        
Core24: 39.31        Core25: 23.44        
Core26: 30.00        Core27: 21.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.48
Socket1: 24.78
DDR read Latency(ns)
Socket0: 1336.26
Socket1: 1336.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.56        Core1: 28.12        
Core2: 24.10        Core3: 30.97        
Core4: 13.45        Core5: 45.66        
Core6: 47.57        Core7: 44.02        
Core8: 13.75        Core9: 30.87        
Core10: 44.57        Core11: 44.10        
Core12: 16.16        Core13: 22.23        
Core14: 38.74        Core15: 10.89        
Core16: 22.22        Core17: 39.66        
Core18: 37.66        Core19: 11.07        
Core20: 44.45        Core21: 20.44        
Core22: 29.63        Core23: 22.96        
Core24: 38.62        Core25: 23.47        
Core26: 30.39        Core27: 21.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.93
Socket1: 25.29
DDR read Latency(ns)
Socket0: 1208.15
Socket1: 1343.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.60        Core1: 28.28        
Core2: 23.81        Core3: 30.80        
Core4: 13.36        Core5: 45.50        
Core6: 47.82        Core7: 43.87        
Core8: 13.95        Core9: 30.65        
Core10: 40.29        Core11: 43.82        
Core12: 16.06        Core13: 21.85        
Core14: 38.74        Core15: 10.91        
Core16: 21.72        Core17: 29.86        
Core18: 37.82        Core19: 11.05        
Core20: 43.21        Core21: 20.11        
Core22: 29.68        Core23: 22.87        
Core24: 38.13        Core25: 23.49        
Core26: 30.40        Core27: 21.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.00
Socket1: 25.29
DDR read Latency(ns)
Socket0: 1205.29
Socket1: 1340.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.53        Core1: 28.39        
Core2: 23.85        Core3: 30.95        
Core4: 13.39        Core5: 45.63        
Core6: 47.25        Core7: 44.27        
Core8: 13.77        Core9: 31.89        
Core10: 43.14        Core11: 44.53        
Core12: 16.17        Core13: 22.10        
Core14: 39.23        Core15: 10.87        
Core16: 22.22        Core17: 31.45        
Core18: 38.39        Core19: 11.07        
Core20: 44.10        Core21: 20.35        
Core22: 29.69        Core23: 22.91        
Core24: 38.47        Core25: 23.83        
Core26: 30.17        Core27: 21.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.03
Socket1: 25.47
DDR read Latency(ns)
Socket0: 1207.42
Socket1: 1334.30
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.86        Core1: 38.36        
Core2: 24.95        Core3: 35.60        
Core4: 12.91        Core5: 37.18        
Core6: 41.45        Core7: 38.20        
Core8: 31.73        Core9: 23.15        
Core10: 28.68        Core11: 43.02        
Core12: 22.18        Core13: 39.02        
Core14: 40.90        Core15: 33.66        
Core16: 43.38        Core17: 31.84        
Core18: 38.51        Core19: 32.16        
Core20: 30.58        Core21: 30.52        
Core22: 40.48        Core23: 34.78        
Core24: 32.10        Core25: 23.58        
Core26: 44.05        Core27: 24.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.50
Socket1: 34.92
DDR read Latency(ns)
Socket0: 1173.37
Socket1: 878.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.67        Core1: 38.26        
Core2: 25.06        Core3: 35.98        
Core4: 11.98        Core5: 37.12        
Core6: 41.94        Core7: 37.92        
Core8: 31.68        Core9: 23.04        
Core10: 28.06        Core11: 42.70        
Core12: 22.16        Core13: 39.14        
Core14: 40.92        Core15: 33.64        
Core16: 36.75        Core17: 31.24        
Core18: 38.37        Core19: 32.54        
Core20: 31.72        Core21: 30.73        
Core22: 40.59        Core23: 34.97        
Core24: 32.07        Core25: 23.04        
Core26: 44.13        Core27: 24.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.26
Socket1: 34.84
DDR read Latency(ns)
Socket0: 1195.00
Socket1: 875.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.36        Core1: 38.44        
Core2: 24.68        Core3: 34.81        
Core4: 12.22        Core5: 39.53        
Core6: 35.88        Core7: 38.25        
Core8: 32.06        Core9: 23.46        
Core10: 27.03        Core11: 41.28        
Core12: 22.31        Core13: 42.15        
Core14: 40.91        Core15: 33.69        
Core16: 23.20        Core17: 31.40        
Core18: 38.81        Core19: 32.35        
Core20: 30.76        Core21: 30.82        
Core22: 40.54        Core23: 34.19        
Core24: 31.71        Core25: 22.47        
Core26: 44.22        Core27: 24.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.88
Socket1: 34.86
DDR read Latency(ns)
Socket0: 1158.00
Socket1: 883.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.57        Core1: 39.44        
Core2: 24.33        Core3: 36.35        
Core4: 13.32        Core5: 44.81        
Core6: 45.95        Core7: 38.74        
Core8: 33.51        Core9: 23.61        
Core10: 26.93        Core11: 41.55        
Core12: 23.35        Core13: 42.44        
Core14: 41.27        Core15: 34.04        
Core16: 43.57        Core17: 32.60        
Core18: 40.39        Core19: 33.46        
Core20: 37.13        Core21: 30.93        
Core22: 40.50        Core23: 34.88        
Core24: 32.07        Core25: 23.48        
Core26: 44.48        Core27: 25.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.00
Socket1: 36.07
DDR read Latency(ns)
Socket0: 1047.00
Socket1: 878.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.91        Core1: 39.63        
Core2: 24.46        Core3: 35.93        
Core4: 12.99        Core5: 43.10        
Core6: 48.81        Core7: 38.46        
Core8: 32.83        Core9: 23.79        
Core10: 27.02        Core11: 41.91        
Core12: 22.74        Core13: 41.37        
Core14: 41.28        Core15: 33.86        
Core16: 42.46        Core17: 31.43        
Core18: 39.78        Core19: 34.24        
Core20: 34.99        Core21: 30.84        
Core22: 40.59        Core23: 34.70        
Core24: 32.69        Core25: 23.23        
Core26: 44.37        Core27: 24.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.13
Socket1: 35.95
DDR read Latency(ns)
Socket0: 1088.45
Socket1: 867.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.82        Core1: 39.94        
Core2: 25.24        Core3: 35.52        
Core4: 13.09        Core5: 37.98        
Core6: 39.28        Core7: 38.28        
Core8: 31.90        Core9: 23.37        
Core10: 28.60        Core11: 43.26        
Core12: 22.25        Core13: 42.58        
Core14: 40.80        Core15: 33.41        
Core16: 39.63        Core17: 31.27        
Core18: 38.77        Core19: 33.94        
Core20: 30.13        Core21: 30.40        
Core22: 40.50        Core23: 34.84        
Core24: 31.95        Core25: 23.84        
Core26: 44.18        Core27: 24.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.51
Socket1: 35.54
DDR read Latency(ns)
Socket0: 1170.54
Socket1: 868.79
