0.7
2020.2
Nov  8 2024
22:36:57
C:/verilog project/project_16/project_16.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/verilog project/project_16/project_16.srcs/sim_1/new/tbrca.v,1748847164,verilog,,,,tbrca,,,,,,,,
C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v,1748846473,verilog,,C:/verilog project/project_16/project_16.srcs/sim_1/new/tbrca.v,,fa;ha;rca,,,,,,,,
