#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Aug 22 13:54:51 2024
# Process ID: 3896
# Current directory: F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24332 F:\Xilinx\ZynqProjects\SpaceWire_IPs\SpaceWire_light_AXI\edit_SpaceWire_light_AXI_v0_2.xpr
# Log file: F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/vivado.log
# Journal file: F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI\vivado.jou
# Running On        :DESKTOP-MEH5DGT
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 5 3600 6-Core Processor              
# CPU Frequency     :3593 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :17100 MB
# Swap memory       :4294 MB
# Total Virtual     :21395 MB
# Available Virtual :7042 MB
#-----------------------------------------------------------
start_gui
open_project F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
open_run impl_1
open_bd_design {F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/sources_1/bd/Test_Implementaiton/Test_Implementaiton.bd}
startgroup
set_property -dict [list \
  CONFIG.PCW_IRQ_F2P_INTR {1} \
  CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
] [get_bd_cells processing_system7_0]
endgroup
ipx::open_ipxact_file {F:\Xilinx\ZynqProjects\SpaceWire_IPs\SpaceWire_light_AXI\SpaceWire_light_AXI_0_2\component.xml}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/SpaceWire_light_AXI_0_2
synth_design -top SpaceWire_light_AXI -part xc7z020clg484-1 -lint 
report_ip_status -name ip_status 
upgrade_ip -vlnv IRS:RomeoOBDH:SpaceWire_light_AXI:0.2 [get_ips  Test_Implementaiton_SpaceWire_light_AXI_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Test_Implementaiton_SpaceWire_light_AXI_0_2] -no_script -sync -force -quiet
generate_target all [get_files  F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/sources_1/bd/Test_Implementaiton/Test_Implementaiton.bd]
connect_bd_net [get_bd_pins SpaceWire_light_AXI_0/TX_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins SpaceWire_light_AXI_0/IRQ] [get_bd_pins processing_system7_0/IRQ_F2P]
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 12
wait_on_run impl_1
refresh_design
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/SpaceWire_light_AXI_0_2
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_m_axis_mm2s_tdata_width {8} \
  CONFIG.c_s_axis_s2mm_tdata_width {8} \
] [get_bd_cells axi_dma_0]
endgroup
upgrade_ip -vlnv IRS:RomeoOBDH:SpaceWire_light_AXI:0.2 [get_ips  Test_Implementaiton_SpaceWire_light_AXI_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Test_Implementaiton_SpaceWire_light_AXI_0_2] -no_script -sync -force -quiet
generate_target all [get_files  F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/sources_1/bd/Test_Implementaiton/Test_Implementaiton.bd]
catch { config_ip_cache -export [get_ips -all Test_Implementaiton_axi_dma_0_2] }
catch { config_ip_cache -export [get_ips -all Test_Implementaiton_xbar_3] }
catch { config_ip_cache -export [get_ips -all Test_Implementaiton_rst_ps7_0_100M_2] }
catch { config_ip_cache -export [get_ips -all Test_Implementaiton_xbar_2] }
catch { config_ip_cache -export [get_ips -all Test_Implementaiton_SpaceWire_light_AXI_0_2] }
catch { config_ip_cache -export [get_ips -all Test_Implementaiton_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all Test_Implementaiton_auto_pc_1] }
export_ip_user_files -of_objects [get_files F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/sources_1/bd/Test_Implementaiton/Test_Implementaiton.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/sources_1/bd/Test_Implementaiton/Test_Implementaiton.bd] -directory F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.ip_user_files/sim_scripts -ip_user_files_dir F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.ip_user_files -ipstatic_source_dir F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.cache/compile_simlib/modelsim} {questa=F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.cache/compile_simlib/questa} {riviera=F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.cache/compile_simlib/riviera} {activehdl=F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets SpaceWire_light_AXI_0_AXI_StreamOut] [get_bd_nets SpaceWire_light_AXI_0_IRQ] [get_bd_cells SpaceWire_light_AXI_0]
startgroup
create_bd_cell -type ip -vlnv IRS:RomeoOBDH:SpaceWire_light_AXI:0.2 SpaceWire_light_AXI_0
endgroup
