{% extends "mqarules/mqarules_index.html" %}
{% block title%}
Rule: Cgs Cgd
{% endblock %}

{% block mqarulesmain %}

<h2>Cgs Cgd Continuity across Zero Vds</h2>
<h3>MQA Rules</h3>
<hr>

Behold, X-man is back!  Wait a minute… that means the dark evil comes back, too!
<br>


<br/><img src="/static/mqarules/cgscgd/0.png" border="1px"><br/><br/>

Alright, quit joking, we are talking about the Cgs and Cgd continuity across zero Vds in this note.<br/><br/>
An MQA rule is exampled here to scan Cgs and Cds vs Vds ranging from negative to positive, at a dense step, say 5mV. And, the Vgs=1.2V is applied to have this transistor turned on.
<br/><br/>
We compared a BSIM3, a BSIM4 and BSIM-BULK(previously called BSIM6) model, as follows:

<br/><img src="/static/mqarules/cgscgd/1.png" border="1px"><br/><br/>

On the plot, BSIM3, BSIM4, and BSIM6 have different colors, and Cgs curves are solid lines and Cgd curves are dotted lines.
<br/><br/>

We can download the sample models here:<br/><br/>
<ul>
    <a href="/mqarules/bsim3_model/download" target="_blank">BSIM3</a>
    |
    <a href="/mqarules/bsim4_model/download" target="_blank">BSIM4</a>
    |
    <a href="/mqarules/bsim6_model/download" target="_blank">BSIM-BULK(BSIM6)</a>
</ul>
<br/>
The kink happens around Vds=0 is a bad thing to the model simulation, it will rise problem when used in circuit simulation later on, breaking the normal operation at unexpected moments, or causing non-convergence issues.
<br/><br/>
For example, let’s take a close-up look at the BSIM4 model's Cgs and Cgd around Vds=0, as shown below, this is not good.

<br/><img src="/static/mqarules/cgscgd/2.png" border="1px"><br/><br/>

However, the BSIM6 model gives smooth Cgs and Cgd across Vds=0, this is good!
<br/><img src="/static/mqarules/cgscgd/3.png" border="1px"><br/><br/>
<br/>

CgsCgd.rule: <a href="/mqarules/cgscgd/rule/download" target="_blank">download</a>.
<br/><br/>
The rule takes use of the <font
        style="color:red">[benchmark]</font>  section, where we can inject our own netlist and get outputs from it, Cgs and Cgd are obtained this way in this example.
<br/><br/>
Here is the rule for copy-paste.

<pre>
[common]
appliedmodel = global, binning, macro

[Group:C10:Title=Cxy rules AC method]

[label:c1001:title=Cgs Cds Continuity across Vds = 0]
[Condition:devtype=1]
[option:sweeptype=ac]
[Loops
: x=freq
: p=Vd(start=-0.1,stop=0.1,step=0.005)
: p1=W(10e-6)
: p2=L(10e-6)
: p3=Vg(1.2)
: p4=Vb(-0.1)
: p5=Vs(0)
: p6=T(Tnom)
]
[target
:yvg1=II_vg1
:ygs=CalCurve(freq,yvg1,"yvg1","@freq~1e6")
:Cgs=ygs/(2*3.14159*1e6)
:y1=Cgs

:yvg2=II_vg2
:ygd=CalCurve(freq,yvg2,"yvg2","@freq~1e6")
:Cgd=ygd/(2*3.14159*1e6)
:y2=Cgd
]
[Check:011:Plot Cgs, Cgd vs. Vds across 0:SaveanydData(p5,p,y1,y2):error: no check]
[Compare: 13: Compare Cgd, Cgs vs Vds across 0: CompAnyD(p5,p,y1,y2):error: TBD]

<font style="color:red">[benchmark]</font>
.options POST=2 INGOLD=1
m1 d1 g1 s1 b1 @@mm_lv_nmos l=@l w=@w t=@T  **Cgs
vd1 d1 0 dc=@vd
vg1 g1 0 dc=@Vg
vb1 b1 0 dc=@vb
vs1 s1 0 dc=@Vs  ac=1

m2 d2 g2 s2 b2 @@mm_lv_nmos l=@l w=@w t=@T   **Cgd
vd2 d2 0 dc=@vd  ac=1
vg2 g2 0 dc=@Vg
vb2 b2 0 dc=@vb
vs2 s2 0 dc=@Vs

.ac oct 1 1e6 2e6
.print ac II_Vg1=ii(vg1) II_Vg2=ii(vg2)
.end

</pre>

Thanks!
<br/>
<br/>
<br/>

<br/>
<br/>
<br/>

{% endblock %}
