read -sv run_verilog_mid/adder_32b_16_76_ecab90cdb3fb949f8632afebbb84a172.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_76_ecab90cdb3fb949f8632afebbb84a172_yosys.v
