
*** Running vivado
    with args -log ocpoc_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ocpoc_top.tcl -notrace



****** Vivado v2017.2_sdx (64-bit)
  **** SW Build 1972098 on Wed Aug 23 11:34:38 MDT 2017
  **** IP Build 1971916 on Wed Aug 23 13:11:02 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in /opt/Xilinx/SDx/2017.2/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/opt/Xilinx/SDx/2017.2/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source ocpoc_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ip_repo/RC_Receiver_Input_1.0_en'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ip_repo/AXI_OcPoC_en'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDx/2017.2/Vivado/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 567 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2_sdx
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_processing_system7_0_0/armps_processing_system7_0_0.xdc] for cell 'armps_wrapper_i/armps_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_processing_system7_0_0/armps_processing_system7_0_0.xdc] for cell 'armps_wrapper_i/armps_i/processing_system7_0/inst'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_rst_processing_system7_0_50M_0/armps_rst_processing_system7_0_50M_0_board.xdc] for cell 'armps_wrapper_i/armps_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_rst_processing_system7_0_50M_0/armps_rst_processing_system7_0_50M_0_board.xdc] for cell 'armps_wrapper_i/armps_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_rst_processing_system7_0_50M_0/armps_rst_processing_system7_0_50M_0.xdc] for cell 'armps_wrapper_i/armps_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_rst_processing_system7_0_50M_0/armps_rst_processing_system7_0_50M_0.xdc] for cell 'armps_wrapper_i/armps_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_0_0/armps_axi_uart16550_0_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_0_0/armps_axi_uart16550_0_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_0/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_0_0/armps_axi_uart16550_0_0.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_0_0/armps_axi_uart16550_0_0.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_0/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_0_1/armps_axi_uart16550_0_1_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_1/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_0_1/armps_axi_uart16550_0_1_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_1/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_0_1/armps_axi_uart16550_0_1.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_1/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_0_1/armps_axi_uart16550_0_1.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_1/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_1_0/armps_axi_uart16550_1_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_2/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_1_0/armps_axi_uart16550_1_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_2/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_1_0/armps_axi_uart16550_1_0.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_2/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_1_0/armps_axi_uart16550_1_0.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_2/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_1_1/armps_axi_uart16550_1_1_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_3/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_1_1/armps_axi_uart16550_1_1_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_3/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_1_1/armps_axi_uart16550_1_1.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_3/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_1_1/armps_axi_uart16550_1_1.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_3/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_iic_0_0/armps_axi_iic_0_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_iic_0/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_iic_0_0/armps_axi_iic_0_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_iic_0/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_xadc_wiz_0_0/armps_xadc_wiz_0_0.xdc] for cell 'armps_wrapper_i/armps_i/xadc_wiz_0/inst'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_xadc_wiz_0_0/armps_xadc_wiz_0_0.xdc] for cell 'armps_wrapper_i/armps_i/xadc_wiz_0/inst'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_4_0/armps_axi_uart16550_4_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_4/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_4_0/armps_axi_uart16550_4_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_4/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_4_0/armps_axi_uart16550_4_0.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_4/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_4_0/armps_axi_uart16550_4_0.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_4/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_4_1/armps_axi_uart16550_4_1_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_5/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_4_1/armps_axi_uart16550_4_1_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_5/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_4_1/armps_axi_uart16550_4_1.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_5/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_4_1/armps_axi_uart16550_4_1.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_5/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_5_0/armps_axi_uart16550_5_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_6/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_5_0/armps_axi_uart16550_5_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_6/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_5_0/armps_axi_uart16550_5_0.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_6/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_5_0/armps_axi_uart16550_5_0.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_6/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_6_0/armps_axi_uart16550_6_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_7/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_6_0/armps_axi_uart16550_6_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_7/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_6_0/armps_axi_uart16550_6_0.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_7/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_uart16550_6_0/armps_axi_uart16550_6_0.xdc] for cell 'armps_wrapper_i/armps_i/axi_uart16550_7/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_iic_0_1/armps_axi_iic_0_1_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_iic_1/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_iic_0_1/armps_axi_iic_0_1_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_iic_1/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_iic_1_0/armps_axi_iic_1_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_iic_2/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_iic_1_0/armps_axi_iic_1_0_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_iic_2/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_iic_1_1/armps_axi_iic_1_1_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_iic_3/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_axi_iic_1_1/armps_axi_iic_1_1_board.xdc] for cell 'armps_wrapper_i/armps_i/axi_iic_3/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_rst_processing_system7_0_50M_1_0/armps_rst_processing_system7_0_50M_1_0_board.xdc] for cell 'armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_rst_processing_system7_0_50M_1_0/armps_rst_processing_system7_0_50M_1_0_board.xdc] for cell 'armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_rst_processing_system7_0_50M_1_0/armps_rst_processing_system7_0_50M_1_0.xdc] for cell 'armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_rst_processing_system7_0_50M_1_0/armps_rst_processing_system7_0_50M_1_0.xdc] for cell 'armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/constrs_1/new/ocpoc_rev1.xdc]
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/constrs_1/new/ocpoc_rev1.xdc]
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_auto_cc_1/armps_auto_cc_1_clocks.xdc] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_auto_cc_1/armps_auto_cc_1_clocks.xdc] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst'
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_auto_cc_0/armps_auto_cc_0_clocks.xdc] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.srcs/sources_1/bd/armps/ip/armps_auto_cc_0/armps_auto_cc_0_clocks.xdc] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/SDx/2017.2/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2044.551 ; gain = 876.160 ; free physical = 2734 ; free virtual = 13355
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2108.566 ; gain = 64.016 ; free physical = 2727 ; free virtual = 13349
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8a21a1cc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2108.566 ; gain = 0.000 ; free physical = 2726 ; free virtual = 13348
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 634 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f1dc2d0a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2108.566 ; gain = 0.000 ; free physical = 2722 ; free virtual = 13343
INFO: [Opt 31-389] Phase Constant propagation created 205 cells and removed 464 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: bb9f5160

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.566 ; gain = 0.000 ; free physical = 2722 ; free virtual = 13344
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1045 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: bb9f5160

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.566 ; gain = 0.000 ; free physical = 2721 ; free virtual = 13343
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: bb9f5160

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.566 ; gain = 0.000 ; free physical = 2721 ; free virtual = 13343
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2108.566 ; gain = 0.000 ; free physical = 2721 ; free virtual = 13343
Ending Logic Optimization Task | Checksum: bb9f5160

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.566 ; gain = 0.000 ; free physical = 2721 ; free virtual = 13343

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14251f6e3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2108.566 ; gain = 0.000 ; free physical = 2722 ; free virtual = 13343
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2108.566 ; gain = 0.000 ; free physical = 2717 ; free virtual = 13342
INFO: [Common 17-1381] The checkpoint '/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/ocpoc_top_opt.dcp' has been generated.
Command: report_drc -file ocpoc_top_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/ocpoc_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2108.566 ; gain = 0.000 ; free physical = 2706 ; free virtual = 13332
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b1bba29a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2108.566 ; gain = 0.000 ; free physical = 2706 ; free virtual = 13332
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2108.566 ; gain = 0.000 ; free physical = 2711 ; free virtual = 13337

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 197481ea4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.566 ; gain = 0.000 ; free physical = 2693 ; free virtual = 13322

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11920fae4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2115.594 ; gain = 7.027 ; free physical = 2666 ; free virtual = 13296

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11920fae4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2115.594 ; gain = 7.027 ; free physical = 2666 ; free virtual = 13296
Phase 1 Placer Initialization | Checksum: 11920fae4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2115.594 ; gain = 7.027 ; free physical = 2666 ; free virtual = 13296

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: de04f19b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2178.543 ; gain = 69.977 ; free physical = 2646 ; free virtual = 13277

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: de04f19b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2178.543 ; gain = 69.977 ; free physical = 2646 ; free virtual = 13277

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 119c45690

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2178.543 ; gain = 69.977 ; free physical = 2644 ; free virtual = 13275

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 9191bb5a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2178.543 ; gain = 69.977 ; free physical = 2644 ; free virtual = 13275

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 315b58e2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2178.543 ; gain = 69.977 ; free physical = 2644 ; free virtual = 13275

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 91e0384f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2178.543 ; gain = 69.977 ; free physical = 2645 ; free virtual = 13276

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15b652766

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 2178.543 ; gain = 69.977 ; free physical = 2636 ; free virtual = 13268

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c48c5d4b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 2178.543 ; gain = 69.977 ; free physical = 2636 ; free virtual = 13268

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c48c5d4b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 2178.543 ; gain = 69.977 ; free physical = 2636 ; free virtual = 13268
Phase 3 Detail Placement | Checksum: 1c48c5d4b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 2178.543 ; gain = 69.977 ; free physical = 2637 ; free virtual = 13268

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 168fa367b

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-38] Processed net armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[2]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 168fa367b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2178.543 ; gain = 69.977 ; free physical = 2642 ; free virtual = 13275
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.530. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19286c160

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2178.543 ; gain = 69.977 ; free physical = 2642 ; free virtual = 13275
Phase 4.1 Post Commit Optimization | Checksum: 19286c160

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2178.543 ; gain = 69.977 ; free physical = 2642 ; free virtual = 13275

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19286c160

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2178.543 ; gain = 69.977 ; free physical = 2642 ; free virtual = 13275

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19286c160

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2178.543 ; gain = 69.977 ; free physical = 2642 ; free virtual = 13275

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 250e83cd5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2178.543 ; gain = 69.977 ; free physical = 2642 ; free virtual = 13275
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 250e83cd5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2178.543 ; gain = 69.977 ; free physical = 2642 ; free virtual = 13275
Ending Placer Task | Checksum: 1d5e5073e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2178.543 ; gain = 69.977 ; free physical = 2653 ; free virtual = 13286
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 2178.543 ; gain = 69.977 ; free physical = 2653 ; free virtual = 13286
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2178.543 ; gain = 0.000 ; free physical = 2632 ; free virtual = 13282
INFO: [Common 17-1381] The checkpoint '/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/ocpoc_top_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2178.543 ; gain = 0.000 ; free physical = 2634 ; free virtual = 13275
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2178.543 ; gain = 0.000 ; free physical = 2642 ; free virtual = 13283
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2178.543 ; gain = 0.000 ; free physical = 2641 ; free virtual = 13282
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ff6cfa75 ConstDB: 0 ShapeSum: d6780cc9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 104e725fe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2558 ; free virtual = 13201

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 104e725fe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2559 ; free virtual = 13201

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 104e725fe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2529 ; free virtual = 13172

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 104e725fe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2529 ; free virtual = 13172
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: edff9506

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2515 ; free virtual = 13158
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.588  | TNS=0.000  | WHS=-0.325 | THS=-143.723|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 123f3079e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2510 ; free virtual = 13153
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.588  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 118e1cd5f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2508 ; free virtual = 13151
Phase 2 Router Initialization | Checksum: ffa3a6fc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2508 ; free virtual = 13151

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ad9ede9b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2509 ; free virtual = 13152

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1335
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.099  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18ca3052c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2504 ; free virtual = 13148

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.099  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c5781fc9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2506 ; free virtual = 13150
Phase 4 Rip-up And Reroute | Checksum: 1c5781fc9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2506 ; free virtual = 13150

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 236da1869

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2507 ; free virtual = 13150
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.099  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 27ae40b15

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2507 ; free virtual = 13150

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27ae40b15

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2507 ; free virtual = 13150
Phase 5 Delay and Skew Optimization | Checksum: 27ae40b15

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2507 ; free virtual = 13150

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d79f713e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2507 ; free virtual = 13150
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.099  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22c363074

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2507 ; free virtual = 13150
Phase 6 Post Hold Fix | Checksum: 22c363074

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2507 ; free virtual = 13150

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.23663 %
  Global Horizontal Routing Utilization  = 8.30744 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24e91ab1b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2507 ; free virtual = 13150

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24e91ab1b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2506 ; free virtual = 13149

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 275c1f683

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2504 ; free virtual = 13147

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.099  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 275c1f683

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2504 ; free virtual = 13148
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2537 ; free virtual = 13180

Routing Is Done.
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 2214.516 ; gain = 35.973 ; free physical = 2537 ; free virtual = 13180
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2228.500 ; gain = 0.000 ; free physical = 2512 ; free virtual = 13177
INFO: [Common 17-1381] The checkpoint '/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/ocpoc_top_routed.dcp' has been generated.
Command: report_drc -file ocpoc_top_drc_routed.rpt -pb ocpoc_top_drc_routed.pb -rpx ocpoc_top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/ocpoc_top_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file ocpoc_top_methodology_drc_routed.rpt -rpx ocpoc_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/ocpoc_top_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file ocpoc_top_power_routed.rpt -pb ocpoc_top_power_summary_routed.pb -rpx ocpoc_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 14:43:06 2017...

*** Running vivado
    with args -log ocpoc_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ocpoc_top.tcl -notrace



****** Vivado v2017.2_sdx (64-bit)
  **** SW Build 1972098 on Wed Aug 23 11:34:38 MDT 2017
  **** IP Build 1971916 on Wed Aug 23 13:11:02 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in /opt/Xilinx/SDx/2017.2/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/opt/Xilinx/SDx/2017.2/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source ocpoc_top.tcl -notrace
Command: open_checkpoint ocpoc_top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1147.648 ; gain = 0.000 ; free physical = 3396 ; free virtual = 14053
INFO: [Netlist 29-17] Analyzing 455 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2_sdx
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/.Xil/Vivado-6689-aerotennaKS/dcp3/ocpoc_top_board.xdc]
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/.Xil/Vivado-6689-aerotennaKS/dcp3/ocpoc_top_board.xdc]
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/.Xil/Vivado-6689-aerotennaKS/dcp3/ocpoc_top_early.xdc]
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/.Xil/Vivado-6689-aerotennaKS/dcp3/ocpoc_top_early.xdc]
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/.Xil/Vivado-6689-aerotennaKS/dcp3/ocpoc_top.xdc]
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/.Xil/Vivado-6689-aerotennaKS/dcp3/ocpoc_top.xdc]
Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/.Xil/Vivado-6689-aerotennaKS/dcp3/ocpoc_top_late.xdc]
Finished Parsing XDC File [/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/.Xil/Vivado-6689-aerotennaKS/dcp3/ocpoc_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1420.219 ; gain = 16.000 ; free physical = 3077 ; free virtual = 13759
Restored from archive | CPU: 0.560000 secs | Memory: 14.445045 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1420.219 ; gain = 16.000 ; free physical = 3077 ; free virtual = 13759
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2_sdx (64-bit) build 1972098
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1420.219 ; gain = 272.570 ; free physical = 3104 ; free virtual = 13761
Command: write_bitstream -force ocpoc_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ocpoc_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/ashirley/flight-control/trunk/OcPoC_Zynq_Mini/Rev_3_0_Milestone/ocpoc_clean/ocpoc_rev1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Dec  1 14:44:30 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/SDx/2017.2/Vivado/doc/webtalk_introduction.html.
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1870.922 ; gain = 450.703 ; free physical = 3044 ; free virtual = 13710
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 14:44:30 2017...
