ncverilog: 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on May 04, 2023 at 13:43:57 CST
ncverilog
	test.v
	CPU.v
	+define+MP
file: test.v
	module worklib.testfixture:v
		errors: 0, warnings: 0
file: CPU.v
	module worklib.MUX32:v
		errors: 0, warnings: 0
	module worklib.PC:v
		errors: 0, warnings: 0
	module worklib.Adder:v
		errors: 0, warnings: 0
	module worklib.Instruction_Memory:v
		errors: 0, warnings: 0
	module worklib.Mult:v
		errors: 0, warnings: 0
module Mult#(
          |
ncvlog: *W,RECOME (./../layers/FullConnect/Mult.v,3|10): recompiling design unit worklib.Mult:v.
	First compiled from line 3 of ../layers/FullConnect/Mult.v.
(`include file: ./../layers/FullConnect/Mult.v line 3, `include file: ALU.v line 5, file: CPU.v line 5)
	module worklib.Mult:v
		errors: 0, warnings: 1
	module worklib.Registers:v
		errors: 0, warnings: 0
	module worklib.ID_EX:v
		errors: 0, warnings: 0
	module worklib.ALU_Control:v
		errors: 0, warnings: 0
	module worklib.HazradDetect:v
		errors: 0, warnings: 0
	module worklib.MUX_Control:v
		errors: 0, warnings: 0
	module worklib.ForwardingUnit:v
		errors: 0, warnings: 0
	module worklib.ForwardingMUX:v
		errors: 0, warnings: 0
	module worklib.EX_MEM:v
		errors: 0, warnings: 0
	module worklib.Data_Memory:v
		errors: 0, warnings: 0
	module worklib.MEM_WB:v
		errors: 0, warnings: 0
	module worklib.VALU:v
		errors: 0, warnings: 0
	module worklib.VALU_ctrl:v
		errors: 0, warnings: 0
	module worklib.CPU:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
  .DATAHEIGH(CONV_DATA_SIZE),
           |
ncelab: *W,CUVUKP (./ALU.v,84|11): The name 'DATAHEIGH' is not declared in the instantiated module (defined at ../layers/Conv2d/Conv2d.v,23).
  .DATAHEIGH(CONV_DATA_SIZE),
           |
ncelab: *W,CUVUKP (./ALU.v,84|11): The name 'DATAHEIGH' is not declared in the instantiated module (defined at ../layers/Conv2d/Conv2d.v,23).
    .ALUCtrl_i      (3'b001),
                     |
ncelab: *W,CUVMPW (./CPU.v,263|21): port sizes differ in port connection (3/4).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.ALU_Control:v <0x47243d2c>
			streams:   1, words:  1625
		worklib.Adder:v <0x59d2bafc>
			streams:   1, words:   116
		worklib.CPU:v <0x1c848588>
			streams:  18, words:  4313
		worklib.Data_Memory:v <0x75799767>
			streams:   7, words:  4679
		worklib.EX_MEM:v <0x08771efa>
			streams:   3, words:  1784
		worklib.ForwardingMUX:v <0x25a60d05>
			streams:   1, words:   244
		worklib.ForwardingMUX:v <0x45fab84e>
			streams:   1, words:   259
		worklib.ForwardingUnit:v <0x521e17fd>
			streams:   1, words:   939
		worklib.HazradDetect:v <0x7ecb5b1f>
			streams:   1, words:   509
		worklib.ID_EX:v <0x03c32a79>
			streams:   3, words:  2888
		worklib.Instruction_Memory:v <0x4c171fb9>
			streams:  11, words: 11313
		worklib.MEM_WB:v <0x277174d0>
			streams:   3, words:  1142
		worklib.MUX32:v <0x02107829>
			streams:   1, words:   174
		worklib.MUX_Control:v <0x07c42aa4>
			streams:   4, words:  2351
		worklib.Mult:v <0x37c6f350>
			streams:   1, words:   160
		worklib.Mult:v <0x79b11739>
			streams:   1, words:   160
		worklib.PC:v <0x4f3650d6>
			streams:   4, words:   876
		worklib.Registers:v <0x44ff11d3>
			streams:   9, words:  6151
		worklib.VALU:v <0x00fe9d20>
			streams:   3, words:  5876
		worklib.VALU_ctrl:v <0x7977fde6>
			streams:   1, words:  1603
		worklib.testfixture:v <0x417163b5>
			streams:   7, words: 23286
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:               135      30
		Registers:             167     136
		Scalar wires:           41       -
		Expanded wires:        880      95
		Vectored wires:        419       -
		Always blocks:          40      29
		Initial blocks:          3       3
		Cont. assignments:     261      46
		Pseudo assignments:    198      19
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.testfixture:v
Loading snapshot worklib.testfixture:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_T-2022.06, Linux, 05/29/2022
(C) 1996 - 2022 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'CPU.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.Clk(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.Start(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.DataOrReg(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.address(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.instr_i(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.reset(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.vout_addr(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.i(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.outfile(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.counter(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.stall(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.flush(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.idx(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.j(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.k(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.value_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.is_positive(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.easter_egg(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.value_o(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.easter_egg(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.flag(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.start_i(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.vector_signed(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.easter_flag(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.easter_flag_next(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.egg1(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.egg2(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.egg3(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.easter_counter(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.easter_counter_next(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.clk_i(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.DataOrReg(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.address(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.instr_i(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.reset(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.vout_addr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.is_positive(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.vector_signed_bits(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.op_selection(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.inst_addr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.inst(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.addPC(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.aluData(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.RSD(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.RTD(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.signExData(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.MUXop(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALUfunct_in(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.alu_ctrl_wire(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.pcIm(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.swIm(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.isBranch(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.rst(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum_data_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.pcSelect_data_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.HazradDetect_Hazard_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.shiftLeft_data_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.IF_ID_pcIm_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.IF_ID_inst_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.MEM_WB_RDaddr_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.memToReg_data_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.MEM_WB_RegWrite_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Control_immSelect_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.PCImmExtend_data_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Registers_RSdata_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Registers_RTdata_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Sign_Extend_data_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.MUX_Control_RegDst_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.MUX_Control_ALUOp_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.MUX_Control_ALUSrc_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.MUX_Control_RegWrite_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.MUX_Control_MemToReg_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.MUX_Control_MemRead_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.MUX_Control_MemWrite_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ForwardToData2_data_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ID_EX_SignExtended_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ID_EX_ALUSrc_o(36)
*Verdi* WARNING: The above messages are printed 50 times. No more similar message will be printed out.
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ID_EX_ALUOp_o(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.PC.pc_o(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.PC.flag(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.PC.flag_next(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Instruction_Memory.i(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Instruction_Memory.memory(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Instruction_Memory.quad(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Instruction_Memory.quad_d1(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Instruction_Memory.instr_read(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Instruction_Memory.address_read(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Instruction_Memory.flag(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Instruction_Memory.flag_next(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Instruction_Memory.counter(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Instruction_Memory.counter_next(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Instruction_Memory.instr_wr_address(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Instruction_Memory.instr_wr_address_next(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.data_o(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.Zero_o(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.i(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_MaxPool.dataArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_MaxPool.paramArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_MaxPool.genblk3[0].genblk1[0].genblk1[0].max.o_max(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_MaxPool.genblk3[0].genblk1[0].genblk1[0].max.j(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_MaxPool.genblk3[0].genblk1[0].genblk1[0].max.dataArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_FC.resultArray(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_FC.sum(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_FC.m(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_FC.n(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_FC.out(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_FC.biasArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.dataArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.dataArrayWithPadding(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.paramArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.filterWeightArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.genblk5[0].genblk1[0].genblk1[0].convKernel.result(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.genblk5[0].genblk1[0].genblk1[0].convKernel.j(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.genblk5[0].genblk1[0].genblk1[0].convKernel.sum(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.genblk5[0].genblk1[0].genblk1[0].convKernel.out(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.genblk5[0].genblk1[0].genblk1[1].convKernel.result(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.genblk5[0].genblk1[0].genblk1[1].convKernel.j(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.genblk5[0].genblk1[0].genblk1[1].convKernel.sum(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.genblk5[0].genblk1[0].genblk1[1].convKernel.out(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.genblk5[0].genblk1[1].genblk1[0].convKernel.result(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.genblk5[0].genblk1[1].genblk1[0].convKernel.j(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.genblk5[0].genblk1[1].genblk1[0].convKernel.sum(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.genblk5[0].genblk1[1].genblk1[0].convKernel.out(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.genblk5[0].genblk1[1].genblk1[1].convKernel.result(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.genblk5[0].genblk1[1].genblk1[1].convKernel.j(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.genblk5[0].genblk1[1].genblk1[1].convKernel.sum(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.genblk5[0].genblk1[1].genblk1[1].convKernel.out(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.IF_ID.pcIm_o(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.IF_ID.inst_o(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Control.ALUOp_o(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Control.ALUSrc_o(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Control.immSelect_o(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Control.RegWrite_o(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Control.MemRd_o(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Control.MemWr_o(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Control.MemToReg_o(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Registers.i(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Registers.weight_matrix_o(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Registers.register(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Registers.pos(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ID_EX.ALUSrc_o(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ID_EX.RegWrite_o(48)
*Verdi* WARNING: The above messages are printed 50 times. No more similar message will be printed out.
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ID_EX.MemToReg_o(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.i(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_MaxPool.dataArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_MaxPool.paramArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_MaxPool.genblk3[0].genblk1[0].genblk1[0].max.j(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_MaxPool.genblk3[0].genblk1[0].genblk1[0].max.dataArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_FC.resultArray(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_FC.sum(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_FC.m(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_FC.n(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_FC.out(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_FC.biasArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.dataArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.dataArrayWithPadding(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.paramArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.filterWeightArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.genblk5[0].genblk1[0].genblk1[0].convKernel.j(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.genblk5[0].genblk1[0].genblk1[0].convKernel.sum(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.genblk5[0].genblk1[0].genblk1[0].convKernel.out(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.genblk5[0].genblk1[0].genblk1[1].convKernel.j(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.genblk5[0].genblk1[0].genblk1[1].convKernel.sum(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.genblk5[0].genblk1[0].genblk1[1].convKernel.out(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.genblk5[0].genblk1[1].genblk1[0].convKernel.j(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.genblk5[0].genblk1[1].genblk1[0].convKernel.sum(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.genblk5[0].genblk1[1].genblk1[0].convKernel.out(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.genblk5[0].genblk1[1].genblk1[1].convKernel.j(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.genblk5[0].genblk1[1].genblk1[1].convKernel.sum(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.genblk5[0].genblk1[1].genblk1[1].convKernel.out(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Data_Memory.i(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Data_Memory.memory(116)
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.i(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.outfile(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.counter(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.stall(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.flush(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.idx(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.j(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.k(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.vector_signed(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Instruction_Memory.i(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Instruction_Memory.memory(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.i(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_MaxPool.dataArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_MaxPool.paramArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_MaxPool.genblk3[0].genblk1[0].genblk1[0].max.j(25)
*Verdi* WARNING: The above messages are printed 50 times. No more similar message will be printed out.
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_MaxPool.genblk3[0].genblk1[0].genblk1[0].max.dataArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_FC.resultArray(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_FC.sum(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_FC.out(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_FC.biasArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.dataArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.dataArrayWithPadding(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.paramArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.filterWeightArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.genblk5[0].genblk1[0].genblk1[0].convKernel.out(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.genblk5[0].genblk1[0].genblk1[1].convKernel.out(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.genblk5[0].genblk1[1].genblk1[0].convKernel.out(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.AddSum.ALU_Conv.genblk5[0].genblk1[1].genblk1[1].convKernel.out(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Registers.register(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Registers.pos(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_MaxPool.dataArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_MaxPool.paramArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_MaxPool.genblk3[0].genblk1[0].genblk1[0].max.dataArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_FC.resultArray(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_FC.out(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_FC.biasArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.dataArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.dataArrayWithPadding(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.paramArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.filterWeightArray(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.genblk5[0].genblk1[0].genblk1[0].convKernel.out(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.genblk5[0].genblk1[0].genblk1[1].convKernel.out(114)
*Verdi* WARNING: The above messages are printed 50 times. No more similar message will be printed out.
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.ALU.ALU_Conv.genblk5[0].genblk1[1].genblk1[0].convKernel.out(114)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.CPU.Data_Memory.memory(116)
*Verdi* : End of traversing the MDAs.
--------------------------- [ Simulation Starts !! ] ---------------------------
Before MaxPooling:
pattern          0 is correct:output ff == expected ff
pattern          1 is correct:output ee == expected ee
pattern          2 is correct:output 11 == expected 11
pattern          3 is correct:output 00 == expected 00
After MaxPooling:
pattern          4 is correct:output 00 == expected 00
pattern          5 is correct:output 00 == expected 00
pattern          6 is correct:output 00 == expected 00
pattern          7 is correct:output 11 == expected 11
Before MaxPooling:
pattern          8 is correct:output 7f == expected 7f
pattern          9 is correct:output ff == expected ff
pattern         10 is correct:output e3 == expected e3
pattern         11 is correct:output 11 == expected 11
After MaxPooling:
pattern         12 is correct:output 00 == expected 00
pattern         13 is correct:output 00 == expected 00
pattern         14 is correct:output 00 == expected 00
pattern         15 is correct:output 7f == expected 7f
--------------------------- Simulation Stops !!---------------------------
============================================================================
/ [1;33m##########                                  #########[m
//[1;33m############/                           #############[m
  [1;33m  (#############       /            ##################[m
  [1;33m  ################################################ [m 
  [1;33m     /###########################################  [m   
 [1;33m         //(#####################################(  [m    
   [1;33m        (##################################(/     [m    
   [1;33m     /####################################(     [m    
   [1;33m   #####(   /###############(    ########(   [m     
   [1;33m (#####       ##############     (########  [m	   
.  [1;33m  #######(  (################   (#########( [m	   
.   [1;33m/###############/  (######################/	[m   
[1;35m    . /////[m[1;33m############################[m[1;35m/ ///([1;33m###( [m	   
[1;35m  .//////([m[1;33m##########################[m[1;35m///////[1;33m######  [m	   
[1;35m   . /////[m [1;33m#########(       /#########[m[1;35m(//////[1;33m####( [m    
[1;35m   (#(([m[1;33m###########(        (#########[m[1;35m((((([1;33m######/  [m  
  [1;33m /###############(      /(####################( [m   
   [1;33m/#################(  (#######################  [m  
[1;33m   (###########################################(  [m 
[1;36m	^o^		WOOOOOW  YOU  PASSED!!![m


============================================================================
Simulation complete via $finish(1) at time 2510 NS + 0
./test.v:217         $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on May 04, 2023 at 13:43:59 CST  (total: 00:00:02)
