/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [33:0] _00_;
  reg [8:0] _01_;
  reg [8:0] _02_;
  wire [8:0] celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [27:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [5:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [25:0] celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire [27:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [5:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [24:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [8:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_56z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire [6:0] celloutsig_0_66z;
  wire [5:0] celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire [3:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_56z = celloutsig_0_27z ? celloutsig_0_51z : celloutsig_0_7z[2];
  assign celloutsig_1_0z = in_data[163] ? in_data[125] : in_data[159];
  assign celloutsig_0_15z = celloutsig_0_10z[10] ? celloutsig_0_1z : celloutsig_0_5z[11];
  assign celloutsig_0_17z = celloutsig_0_8z ? in_data[28] : celloutsig_0_0z[3];
  assign celloutsig_0_19z = celloutsig_0_7z[0] ? celloutsig_0_0z[3] : celloutsig_0_14z[1];
  assign celloutsig_0_32z = celloutsig_0_7z[4] ? celloutsig_0_14z[3] : celloutsig_0_21z[4];
  assign celloutsig_0_1z = ~(celloutsig_0_0z[1] | celloutsig_0_0z[4]);
  assign celloutsig_0_22z = ~(celloutsig_0_1z | celloutsig_0_7z[4]);
  assign celloutsig_0_27z = ~(celloutsig_0_25z[0] | celloutsig_0_8z);
  assign celloutsig_1_1z = ~in_data[126];
  assign celloutsig_1_13z = ~celloutsig_1_9z;
  assign celloutsig_0_13z = ~celloutsig_0_8z;
  assign celloutsig_0_16z = ~celloutsig_0_14z[1];
  assign celloutsig_0_20z = ~celloutsig_0_18z;
  assign celloutsig_0_37z = celloutsig_0_35z | celloutsig_0_6z[0];
  assign celloutsig_0_49z = celloutsig_0_24z | celloutsig_0_22z;
  assign celloutsig_0_65z = celloutsig_0_49z | celloutsig_0_36z[4];
  assign celloutsig_0_28z = celloutsig_0_2z | celloutsig_0_20z;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 34'h000000000;
    else _00_ <= { celloutsig_0_29z[25:8], celloutsig_0_19z, celloutsig_0_28z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_23z };
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 9'h000;
    else _01_ <= { in_data[114], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 9'h000;
    else _02_ <= { celloutsig_0_23z[6:0], celloutsig_0_16z, celloutsig_0_28z };
  assign celloutsig_0_45z = { in_data[36:34], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_31z, celloutsig_0_34z } & { celloutsig_0_36z[1:0], celloutsig_0_43z, celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_0z, _02_ };
  assign celloutsig_0_6z = { celloutsig_0_3z[2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } & in_data[24:21];
  assign celloutsig_0_66z = { celloutsig_0_25z[8:4], celloutsig_0_41z, celloutsig_0_9z } & { celloutsig_0_4z[4:0], celloutsig_0_31z, celloutsig_0_52z };
  assign celloutsig_0_0z = in_data[50:42] / { 1'h1, in_data[94:87] };
  assign celloutsig_0_36z = _02_[5:0] / { 1'h1, celloutsig_0_14z, celloutsig_0_31z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_0z } / { 1'h1, celloutsig_0_0z[6], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_7z = { in_data[187:176], celloutsig_1_6z, celloutsig_1_1z } / { 1'h1, in_data[184:179], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, in_data[96] };
  assign celloutsig_1_11z = { celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_3z } / { 1'h1, celloutsig_1_5z[3:0], celloutsig_1_9z };
  assign celloutsig_0_14z = { in_data[74:72], celloutsig_0_8z } / { 1'h1, celloutsig_0_5z[4:2] };
  assign celloutsig_0_21z = { celloutsig_0_14z[2:1], celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_13z } / { 1'h1, celloutsig_0_4z[8:5] };
  assign celloutsig_1_14z = { in_data[137:125], celloutsig_1_10z } <= { _01_[5:1], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_13z };
  assign celloutsig_0_50z = { celloutsig_0_45z[9:6], celloutsig_0_27z, celloutsig_0_46z, celloutsig_0_19z } && { celloutsig_0_42z, celloutsig_0_13z };
  assign celloutsig_1_18z = celloutsig_1_11z[3:0] && { celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_14z };
  assign celloutsig_0_2z = { celloutsig_0_0z[8:5], celloutsig_0_1z } && celloutsig_0_0z[4:0];
  assign celloutsig_0_8z = ! { celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_18z = ! celloutsig_0_0z[8:2];
  assign celloutsig_0_29z = { in_data[78:65], celloutsig_0_5z, celloutsig_0_1z } * { celloutsig_0_10z[3:1], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_41z = { celloutsig_0_38z[8:5], celloutsig_0_2z } != celloutsig_0_36z[5:1];
  assign celloutsig_0_52z = celloutsig_0_45z[20:11] != { celloutsig_0_5z[11:5], celloutsig_0_37z, celloutsig_0_35z, celloutsig_0_37z };
  assign celloutsig_1_6z = { in_data[155:150], celloutsig_1_0z, celloutsig_1_1z } != in_data[134:127];
  assign celloutsig_1_9z = { _01_[1:0], celloutsig_1_12z } != { celloutsig_1_5z[0], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_7z[2:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_9z } != { _01_[2:0], _01_, celloutsig_1_6z };
  assign celloutsig_0_12z = { celloutsig_0_0z[3:2], celloutsig_0_8z, celloutsig_0_9z } != celloutsig_0_6z;
  assign celloutsig_0_38z = - { celloutsig_0_36z, celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_21z };
  assign celloutsig_0_3z = celloutsig_0_0z[6:3] | celloutsig_0_0z[4:1];
  assign celloutsig_0_24z = & { celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_6z, in_data[94:89] };
  assign celloutsig_0_68z = | { celloutsig_0_50z, celloutsig_0_65z, celloutsig_0_22z, celloutsig_0_56z, celloutsig_0_15z };
  assign celloutsig_1_12z = | { celloutsig_1_5z[6:1], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_11z = | { celloutsig_0_0z[7:4], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_31z = | celloutsig_0_6z;
  assign celloutsig_0_51z = celloutsig_0_36z[2] & celloutsig_0_26z;
  assign celloutsig_1_15z = celloutsig_1_12z & celloutsig_1_0z;
  assign celloutsig_0_35z = | { celloutsig_0_23z[4:2], celloutsig_0_5z };
  assign celloutsig_0_43z = | { celloutsig_0_34z, celloutsig_0_21z[3:0], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_1_19z = | { celloutsig_1_14z, celloutsig_1_11z[4:0] };
  assign celloutsig_0_48z = { celloutsig_0_45z[6:1], celloutsig_0_17z, celloutsig_0_41z, celloutsig_0_27z } << { _00_[28:23], celloutsig_0_46z, celloutsig_0_8z, celloutsig_0_37z };
  assign celloutsig_1_3z = in_data[168:165] << { in_data[102], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_0z[8:4], celloutsig_0_2z } << celloutsig_0_0z[6:1];
  assign celloutsig_0_25z = { celloutsig_0_21z[3], celloutsig_0_19z, celloutsig_0_0z } << { celloutsig_0_6z[2], celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_19z };
  assign celloutsig_0_34z = { _00_[19:17], celloutsig_0_32z } <<< _00_[32:29];
  assign celloutsig_0_40z = { celloutsig_0_23z[7:4], celloutsig_0_34z, celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_4z, celloutsig_0_34z } <<< { celloutsig_0_25z[9:8], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_32z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_42z = { celloutsig_0_38z[18:14], celloutsig_0_32z } <<< { celloutsig_0_40z[12:8], celloutsig_0_9z };
  assign celloutsig_1_5z = { _01_[5:0], celloutsig_1_0z } <<< _01_[8:2];
  assign celloutsig_0_23z = { celloutsig_0_3z, celloutsig_0_3z } <<< { celloutsig_0_10z[13:7], celloutsig_0_22z };
  assign celloutsig_0_5z = in_data[78:66] ~^ in_data[18:6];
  assign celloutsig_0_67z = celloutsig_0_48z[5:0] ~^ celloutsig_0_66z[6:1];
  assign celloutsig_0_10z = { celloutsig_0_0z[5:2], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_7z } ~^ in_data[71:57];
  assign celloutsig_0_46z = ~((celloutsig_0_31z & celloutsig_0_42z[5]) | celloutsig_0_18z);
  assign celloutsig_0_9z = ~((celloutsig_0_7z[4] & celloutsig_0_8z) | celloutsig_0_6z[0]);
  assign celloutsig_0_26z = ~((celloutsig_0_25z[3] & celloutsig_0_25z[6]) | celloutsig_0_24z);
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
