git clone --depth 1 --no-tags https://github.com/phillipmmarlowe/tt06-verilog-fulladder_delay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768328907
git clone --depth 1 --no-tags https://github.com/yuan0404/NYCU-DigitalCircuitLab-Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770982954
git clone --depth 1 --no-tags https://github.com/SailajaPeddakotla/DualPort-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771868391
git clone --depth 1 --no-tags https://github.com/YOTOTOY/Cortex-M0-DualCore-DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770357204
git clone --depth 1 --no-tags https://github.com/ishassharma/FPGA-Based-Snake-Game-Prototype.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771842563
git clone --depth 1 --no-tags https://github.com/mmdnmz/RISC-V-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770978235
git clone --depth 1 --no-tags https://github.com/Prajwal-Ramachandra/Non-Restoring-Division.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772504160
git clone --depth 1 --no-tags https://github.com/fifteenhex/stn2hdmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769179357
git clone --depth 1 --no-tags https://github.com/pranav-avn/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771543104
git clone --depth 1 --no-tags https://github.com/Babdan/CompEngineeringBscSemester6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772555176
git clone --depth 1 --no-tags https://github.com/shuvojitss/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770504457
git clone --depth 1 --no-tags https://github.com/paaban25/SPI_Slave_Mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771667995
git clone --depth 1 --no-tags https://github.com/BBO-cmd/Unified_datapath_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769855602
git clone --depth 1 --no-tags https://github.com/AleSaav/PPU-for-RISC-V-Instructions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772224252
git clone --depth 1 --no-tags https://github.com/riy-1/noise-cancle-asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767927854
git clone --depth 1 --no-tags https://github.com/aviddd/Caravel_AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768823054
git clone --depth 1 --no-tags https://github.com/taric49/BullsCow-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769098390
git clone --depth 1 --no-tags https://github.com/omar1405/Parallel_Fibonacci_LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769045383
git clone --depth 1 --no-tags https://github.com/Parathps7/5-stage-pipeline-MIPS-32-bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769443400
git clone --depth 1 --no-tags https://github.com/pranizuky/Verilog_memory_implementations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769829740
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/bus_block_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770440463
git clone --depth 1 --no-tags https://github.com/AndreSantiagoCorreia/KingdomsBattle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770645356
git clone --depth 1 --no-tags https://github.com/Bethexone/vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769395544
git clone --depth 1 --no-tags https://github.com/kirk-ah/RegisterStack-CPU-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770693563
git clone --depth 1 --no-tags https://github.com/JuanMYB/Hardware-reconfigurable-control-almacenes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770272871
git clone --depth 1 --no-tags https://github.com/eirc0329/Logic-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770785813
git clone --depth 1 --no-tags https://github.com/MoonGrt/FPGA_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770716692
git clone --depth 1 --no-tags https://github.com/lhr125497/lhrrr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771479346
git clone --depth 1 --no-tags https://github.com/PriyanshuRajvishal103/iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770427686
git clone --depth 1 --no-tags https://github.com/polo880/QR_Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771521191
git clone --depth 1 --no-tags https://github.com/hustwuying/fft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772444916
git clone --depth 1 --no-tags https://github.com/shun6-6/UART_Pro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772543320
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/bus_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770442140
git clone --depth 1 --no-tags https://github.com/sulvento/ursinus_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768933701
git clone --depth 1 --no-tags https://github.com/r-biswas/digitalSystem_project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771481492
git clone --depth 1 --no-tags https://github.com/tebina/Fortuna-CSPRNG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771638153
git clone --depth 1 --no-tags https://github.com/Michellechua/DSL_Michelle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771324573
git clone --depth 1 --no-tags https://github.com/marinPh/EmbsysRepo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770918007
git clone --depth 1 --no-tags https://github.com/otr1v/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771718019
git clone --depth 1 --no-tags https://github.com/dodlido/vlib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770083599
git clone --depth 1 --no-tags https://github.com/KomaliKomali/100_days_of_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770512304
git clone --depth 1 --no-tags https://github.com/NguyenHaiMinh-UIT/RISC-V_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772373887
git clone --depth 1 --no-tags https://github.com/joseaponte/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771689892
git clone --depth 1 --no-tags https://github.com/willpritch/374cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772096482
git clone --depth 1 --no-tags https://github.com/wleen0/uart_tr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771415876
git clone --depth 1 --no-tags https://github.com/MrXP0108/VerilogPractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772715081
git clone --depth 1 --no-tags https://github.com/vaishnavam112/memory-design-dual-port-ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769700337
git clone --depth 1 --no-tags https://github.com/Daniel20010822/NSYSU-LBP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768715772
git clone --depth 1 --no-tags https://github.com/vaishnavam112/datapath-and-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769698095
git clone --depth 1 --no-tags https://github.com/prateek-0328/VDF_group03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770406416
git clone --depth 1 --no-tags https://github.com/mnastaj/VHDL-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770583461
git clone --depth 1 --no-tags https://github.com/fabiansferencz/unit-addr-decoder-4-sw-v-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770859584
git clone --depth 1 --no-tags https://github.com/rxhulllll/ROUTER-1X3-DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771017643
git clone --depth 1 --no-tags https://github.com/Harsh-patil28/ADIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771349917
git clone --depth 1 --no-tags https://github.com/dvb-ece-cpp/lecture7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771157518
git clone --depth 1 --no-tags https://github.com/shazzykazzyz/COMPSYS701.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771234972
git clone --depth 1 --no-tags https://github.com/RTCartist/Differential-Neuromorphic-Computing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767899481
git clone --depth 1 --no-tags https://github.com/patsacbghub/spm_caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767963407
git clone --depth 1 --no-tags https://github.com/Sanchit-Gupta10/adder_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768232780
git clone --depth 1 --no-tags https://github.com/durgesh-04/fifoSynAsyn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768156558
git clone --depth 1 --no-tags https://github.com/LatchedMicrobe/Projeto---IHS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772760727
git clone --depth 1 --no-tags https://github.com/BonelessPi/URCPU-JJA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771117169
git clone --depth 1 --no-tags https://github.com/Tarakaprabu/100-days-of-rtl-coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771637522
git clone --depth 1 --no-tags https://github.com/jxes993409/2024-Spring-Advanced-SoC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771351969
git clone --depth 1 --no-tags https://github.com/ahmedqamesh/mopshub_readout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769045634
git clone --depth 1 --no-tags https://github.com/Shanmukha190602/Sequential_RTLDay1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767900882
git clone --depth 1 --no-tags https://github.com/vyom-elan/Caravel_Counter_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768541636
git clone --depth 1 --no-tags https://github.com/Dino-0625/verilog_2015_preliminary_SET.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769144790
git clone --depth 1 --no-tags https://github.com/gustavoaureliano/PCS3115.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769219108
git clone --depth 1 --no-tags https://github.com/vaishnavam112/combinational-circuit-using-control-blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769664243
git clone --depth 1 --no-tags https://github.com/SuNsHiNe-75/HDL_hw3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770166893
git clone --depth 1 --no-tags https://github.com/riseofphoenix7/AHB_APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770589819
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/dc_block_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770441063
git clone --depth 1 --no-tags https://github.com/Basavakirana/Router-1-3-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769981340
git clone --depth 1 --no-tags https://github.com/hiyunnie/HDLBits-Verilog-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770846501
git clone --depth 1 --no-tags https://github.com/mohamed-most/SPI-MASTER_SLAVE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770729245
git clone --depth 1 --no-tags https://github.com/floriansaqipi/24-bit-CPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771127463
git clone --depth 1 --no-tags https://github.com/AgnayS/Unicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771835546
git clone --depth 1 --no-tags https://github.com/cp024s/16-b-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771834796
git clone --depth 1 --no-tags https://github.com/manojlopekovic/riscv_subset_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770297925
git clone --depth 1 --no-tags https://github.com/d4nny815/RISCV-Pipeline-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771113144
git clone --depth 1 --no-tags https://github.com/b2210356045/Integrated-Combat-Management-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772265376
git clone --depth 1 --no-tags https://github.com/VimleshAsti/vsd01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772203071
git clone --depth 1 --no-tags https://github.com/MuhammadBilalKhan0006/Circle-Drawing-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772729049
git clone --depth 1 --no-tags https://github.com/busraasahin/yaz-staj-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771423185
git clone --depth 1 --no-tags https://github.com/arthurmo56/ArquiteturadeComputadores1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772539590
git clone --depth 1 --no-tags https://github.com/godwokeh/verilog-homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771539454
git clone --depth 1 --no-tags https://github.com/RomeoMe5/ddlm_riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772535080
git clone --depth 1 --no-tags https://github.com/IC-huanglc/xilinx_prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771339931
git clone --depth 1 --no-tags https://github.com/ziahmedshah/Inter_IntegratedCircuit-I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768242991
git clone --depth 1 --no-tags https://github.com/wjdalswl-airair/Digital-logic-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769920967
