// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// VCS coverage exclude_file
module mem_512x64(	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  input  [8:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [63:0] R0_data,
  input  [8:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data,
  input  [7:0]  W0_mask
);

  reg [63:0] Memory[0:511];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  reg        _R0_en_d0;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  reg [8:0]  _R0_addr_d0;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  always @(posedge R0_clk) begin	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    _R0_en_d0 <= R0_en;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    _R0_addr_d0 <= R0_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  end // always @(posedge)
  always @(posedge W0_clk) begin	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[0])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h0 +: 8] <= W0_data[7:0];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[1])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h8 +: 8] <= W0_data[15:8];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[2])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h10 +: 8] <= W0_data[23:16];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[3])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h18 +: 8] <= W0_data[31:24];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[4])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h20 +: 8] <= W0_data[39:32];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[5])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h28 +: 8] <= W0_data[47:40];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[6])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h30 +: 8] <= W0_data[55:48];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[7])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h38 +: 8] <= W0_data[63:56];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      reg [31:0] _RANDOM;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    `endif // RANDOMIZE_REG_INIT
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    initial begin	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        for (logic [9:0] i = 10'h0; i < 10'h200; i += 10'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
          end	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
          Memory[i[8:0]] = _RANDOM_MEM;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        end	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        _RANDOM = {`RANDOM};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        _R0_en_d0 = _RANDOM[0];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        _R0_addr_d0 = _RANDOM[9:1];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 64'bx;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
endmodule

module ChiselSimpleDualPortMem(	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
  input         clock,	// <stdin>:220:11
  input  [8:0]  raw1_addr,	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:143:16
  output [63:0] raw1_dOut,	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:143:16
  input  [8:0]  raw2_addr,	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:146:16
  input  [63:0] raw2_dIn,	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:146:16
  input  [7:0]  raw2_wstrb	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:146:16
);

  wire [63:0] _mem_ext_R0_data;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  reg  [8:0]  wrReqDelayed__r_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [8:0]  wrReqDelayed__r_1_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [8:0]  wrReqDelayed__r_2_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [8:0]  wrReqDelayed__r_3_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [8:0]  wrReqDelayed__r_4_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [8:0]  wrReqDelayed__r_5_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [8:0]  wrReqDelayed__addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [63:0] raw1_dOut_r;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
  reg  [63:0] raw1_dOut_r_1;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
  reg  [63:0] raw1_dOut_r_2;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
  reg  [63:0] raw1_dOut_r_3;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
  reg  [63:0] raw1_dOut_r_4;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
  reg  [63:0] raw1_dOut_r_5;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
  reg  [63:0] raw1_dOut_r_6;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
  reg  [8:0]  wrReqDelayed__r_6_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [63:0] wrReqDelayed__r_6_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [7:0]  wrReqDelayed__r_6_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [8:0]  wrReqDelayed__r_7_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [63:0] wrReqDelayed__r_7_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [7:0]  wrReqDelayed__r_7_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [8:0]  wrReqDelayed__r_8_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [63:0] wrReqDelayed__r_8_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [7:0]  wrReqDelayed__r_8_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [8:0]  wrReqDelayed__r_9_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [63:0] wrReqDelayed__r_9_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [7:0]  wrReqDelayed__r_9_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [8:0]  wrReqDelayed__r_10_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [63:0] wrReqDelayed__r_10_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [7:0]  wrReqDelayed__r_10_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [8:0]  wrReqDelayed__r_11_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [63:0] wrReqDelayed__r_11_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [7:0]  wrReqDelayed__r_11_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [8:0]  wrReqDelayed__1_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [63:0] wrReqDelayed__1_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  reg  [7:0]  wrReqDelayed__1_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  always @(posedge clock) begin	// <stdin>:220:11
    wrReqDelayed__r_addr <= raw1_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_1_addr <= wrReqDelayed__r_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_2_addr <= wrReqDelayed__r_1_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_3_addr <= wrReqDelayed__r_2_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_4_addr <= wrReqDelayed__r_3_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_5_addr <= wrReqDelayed__r_4_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__addr <= wrReqDelayed__r_5_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    raw1_dOut_r <= _mem_ext_R0_data;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16, :184:45
    raw1_dOut_r_1 <= raw1_dOut_r;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
    raw1_dOut_r_2 <= raw1_dOut_r_1;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
    raw1_dOut_r_3 <= raw1_dOut_r_2;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
    raw1_dOut_r_4 <= raw1_dOut_r_3;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
    raw1_dOut_r_5 <= raw1_dOut_r_4;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
    raw1_dOut_r_6 <= raw1_dOut_r_5;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
    wrReqDelayed__r_6_addr <= raw2_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_6_dIn <= raw2_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_6_wstrb <= raw2_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_7_addr <= wrReqDelayed__r_6_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_7_dIn <= wrReqDelayed__r_6_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_7_wstrb <= wrReqDelayed__r_6_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_8_addr <= wrReqDelayed__r_7_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_8_dIn <= wrReqDelayed__r_7_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_8_wstrb <= wrReqDelayed__r_7_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_9_addr <= wrReqDelayed__r_8_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_9_dIn <= wrReqDelayed__r_8_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_9_wstrb <= wrReqDelayed__r_8_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_10_addr <= wrReqDelayed__r_9_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_10_dIn <= wrReqDelayed__r_9_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_10_wstrb <= wrReqDelayed__r_9_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_11_addr <= wrReqDelayed__r_10_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_11_dIn <= wrReqDelayed__r_10_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__r_11_wstrb <= wrReqDelayed__r_10_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__1_addr <= wrReqDelayed__r_11_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__1_dIn <= wrReqDelayed__r_11_dIn;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    wrReqDelayed__1_wstrb <= wrReqDelayed__r_11_wstrb;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
      automatic logic [31:0] _RANDOM[0:49];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
        for (logic [5:0] i = 6'h0; i < 6'h32; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
        end	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
        wrReqDelayed__r_addr = _RANDOM[6'h0][8:0];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_1_addr = _RANDOM[6'h2][25:17];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_2_addr = _RANDOM[6'h5][10:2];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_3_addr = _RANDOM[6'h7][27:19];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_4_addr = _RANDOM[6'hA][12:4];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_5_addr = _RANDOM[6'hC][29:21];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__addr = _RANDOM[6'hF][14:6];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        raw1_dOut_r = {_RANDOM[6'h11][31:23], _RANDOM[6'h12], _RANDOM[6'h13][22:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :184:45
        raw1_dOut_r_1 = {_RANDOM[6'h13][31:23], _RANDOM[6'h14], _RANDOM[6'h15][22:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :184:45
        raw1_dOut_r_2 = {_RANDOM[6'h15][31:23], _RANDOM[6'h16], _RANDOM[6'h17][22:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :184:45
        raw1_dOut_r_3 = {_RANDOM[6'h17][31:23], _RANDOM[6'h18], _RANDOM[6'h19][22:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :184:45
        raw1_dOut_r_4 = {_RANDOM[6'h19][31:23], _RANDOM[6'h1A], _RANDOM[6'h1B][22:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :184:45
        raw1_dOut_r_5 = {_RANDOM[6'h1B][31:23], _RANDOM[6'h1C], _RANDOM[6'h1D][22:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :184:45
        raw1_dOut_r_6 = {_RANDOM[6'h1D][31:23], _RANDOM[6'h1E], _RANDOM[6'h1F][22:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :184:45
        wrReqDelayed__r_6_addr = _RANDOM[6'h1F][31:23];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45, :184:45
        wrReqDelayed__r_6_dIn = {_RANDOM[6'h20], _RANDOM[6'h21]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_6_wstrb = _RANDOM[6'h22][7:0];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_7_addr = _RANDOM[6'h22][16:8];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_7_dIn =
          {_RANDOM[6'h22][31:17], _RANDOM[6'h23], _RANDOM[6'h24][16:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_7_wstrb = _RANDOM[6'h24][24:17];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_8_addr = {_RANDOM[6'h24][31:25], _RANDOM[6'h25][1:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_8_dIn =
          {_RANDOM[6'h25][31:2], _RANDOM[6'h26], _RANDOM[6'h27][1:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_8_wstrb = _RANDOM[6'h27][9:2];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_9_addr = _RANDOM[6'h27][18:10];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_9_dIn =
          {_RANDOM[6'h27][31:19], _RANDOM[6'h28], _RANDOM[6'h29][18:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_9_wstrb = _RANDOM[6'h29][26:19];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_10_addr = {_RANDOM[6'h29][31:27], _RANDOM[6'h2A][3:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_10_dIn =
          {_RANDOM[6'h2A][31:4], _RANDOM[6'h2B], _RANDOM[6'h2C][3:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_10_wstrb = _RANDOM[6'h2C][11:4];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_11_addr = _RANDOM[6'h2C][20:12];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_11_dIn =
          {_RANDOM[6'h2C][31:21], _RANDOM[6'h2D], _RANDOM[6'h2E][20:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__r_11_wstrb = _RANDOM[6'h2E][28:21];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__1_addr = {_RANDOM[6'h2E][31:29], _RANDOM[6'h2F][5:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__1_dIn = {_RANDOM[6'h2F][31:6], _RANDOM[6'h30], _RANDOM[6'h31][5:0]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
        wrReqDelayed__1_wstrb = _RANDOM[6'h31][13:6];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :171:45
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_512x64 mem_ext (	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    .R0_addr (raw1_addr),
    .R0_en   (1'h1),	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (wrReqDelayed__1_addr),	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    .W0_en   (1'h1),	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
    .W0_clk  (clock),
    .W0_data (wrReqDelayed__1_dIn),	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
    .W0_mask (wrReqDelayed__1_wstrb)	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:171:45
  );
  assign raw1_dOut = raw1_dOut_r_6;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :184:45
endmodule

// VCS coverage exclude_file
module ram_2x64(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [63:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [63:0] W0_data
);

  reg [63:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_UInt64(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:432:11, :826:11
                reset,	// <stdin>:433:11, :827:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:432:11, :826:11
    if (reset) begin	// <stdin>:432:11, :826:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:432:11, :826:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module Queue2_UInt0(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input  clock,	// <stdin>:483:11, :877:11
         reset,	// <stdin>:484:11, :878:11
  output io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output io_deq_valid	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  always @(posedge clock) begin	// <stdin>:483:11, :877:11
    if (reset) begin	// <stdin>:483:11, :877:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:483:11, :877:11
      automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module Counter(	// src/main/scala/chext/util/Counter.scala:6:7
  input  clock,	// <stdin>:534:11, :558:11, :582:11, :928:11, :952:11, :976:11
         reset,	// <stdin>:535:11, :559:11, :583:11, :929:11, :953:11, :977:11
         io_incEn,	// src/main/scala/chext/util/Counter.scala:7:14
         io_decEn,	// src/main/scala/chext/util/Counter.scala:7:14
  output io_empty,	// src/main/scala/chext/util/Counter.scala:7:14
         io_full	// src/main/scala/chext/util/Counter.scala:7:14
);

  reg [3:0] rCounter;	// src/main/scala/chext/util/Counter.scala:16:33
  always @(posedge clock) begin	// <stdin>:534:11, :558:11, :582:11, :928:11, :952:11, :976:11
    if (reset)	// <stdin>:534:11, :558:11, :582:11, :928:11, :952:11, :976:11
      rCounter <= 4'h0;	// src/main/scala/chext/util/Counter.scala:16:33
    else if (~(io_incEn & io_decEn)) begin	// src/main/scala/chext/util/Counter.scala:18:17
      if (io_incEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter + 4'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :20:28
      else if (io_decEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter - 4'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :23:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/util/Counter.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/util/Counter.scala:6:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/util/Counter.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/util/Counter.scala:6:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/util/Counter.scala:6:7
        rCounter = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/chext/util/Counter.scala:6:7, :16:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_empty = rCounter == 4'h0;	// src/main/scala/chext/util/Counter.scala:6:7, :16:33, :26:24
  assign io_full = rCounter == 4'h8;	// src/main/scala/chext/util/Counter.scala:6:7, :16:33, :27:23
endmodule

// VCS coverage exclude_file
module ram_8x64(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [2:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [63:0] R0_data,
  input  [2:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data
);

  reg [63:0] Memory[0:7];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[2:0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue8_UInt64(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:615:11, :1009:11
                reset,	// <stdin>:616:11, :1010:11
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire        io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  wire [63:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg  [2:0]  enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [2:0]  deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        io_deq_valid_0 = io_enq_valid | ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:{16,19}, :297:{24,39}
  wire        do_deq = ~empty & io_deq_ready & io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :264:27, :285:16, :297:{24,39}, :298:17, :300:14
  wire        do_enq = ~(empty & io_deq_ready) & io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :263:27, :286:16, :298:17, :301:{26,35}, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock) begin	// <stdin>:615:11, :1009:11
    if (reset) begin	// <stdin>:615:11, :1009:11
      enq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:615:11, :1009:11
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:263:27, :298:17, :301:{26,35}
        enq_ptr_value <= enq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:264:27, :298:17, :300:14
        deq_ptr_value <= deq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :263:27, :264:27, :276:{15,27}, :277:16, :298:17, :300:14, :301:{26,35}
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :263:27, :298:17, :301:{26,35}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][5:3];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][6];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_8x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:263:27, :298:17, :301:{26,35}
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits = empty ? io_enq_bits : _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :261:25, :293:17, :298:17, :299:19
endmodule

module ReadWriteToRawBridge(	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
  input         clock,	// <stdin>:675:11
                reset,	// <stdin>:676:11
  output        read_req_ready,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  input         read_req_valid,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  input  [8:0]  read_req_bits,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  input         read_resp_ready,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  output        read_resp_valid,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  output [63:0] read_resp_bits,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  output [8:0]  raw_addr,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:120:15
  input  [63:0] raw_dOut	// src/main/scala/chext/ip/memory/ElasticBridges.scala:120:15
);

  wire        _read_dataQueue_io_deq_valid;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
  wire [63:0] _read_dataQueue_io_deq_bits;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
  wire        _ctrRead_io_full;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:128:31
  wire        _rdResp_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _read_T_1 = ~_ctrRead_io_full & read_req_valid;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:128:31, src/main/scala/chext/util/Counter.scala:33:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg         read_r;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  reg         read_r_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  reg         read_r_2;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  reg         read_r_3;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  reg         read_r_4;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  reg         read_r_5;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  reg         read_r_6;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  reg         read_r_7;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  wire        rdResp_valid =
    _rdResp_sinkBuffer_io_enq_ready & _read_dataQueue_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27, :194:23
  always @(posedge clock) begin	// <stdin>:675:11
    read_r <= _read_T_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23, src/main/scala/chisel3/util/Decoupled.scala:51:35
    read_r_1 <= read_r;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
    read_r_2 <= read_r_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
    read_r_3 <= read_r_2;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
    read_r_4 <= read_r_3;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
    read_r_5 <= read_r_4;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
    read_r_6 <= read_r_5;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
    read_r_7 <= read_r_6;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        read_r = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23
        read_r_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23
        read_r_2 = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23
        read_r_3 = _RANDOM[/*Zero width*/ 1'b0][3];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23
        read_r_4 = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23
        read_r_5 = _RANDOM[/*Zero width*/ 1'b0][5];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23
        read_r_6 = _RANDOM[/*Zero width*/ 1'b0][6];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23
        read_r_7 = _RANDOM[/*Zero width*/ 1'b0][7];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_UInt64 rdResp_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_rdResp_sinkBuffer_io_enq_ready),
    .io_enq_valid (rdResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:194:23
    .io_enq_bits  (_read_dataQueue_io_deq_bits),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
    .io_deq_ready (read_resp_ready),
    .io_deq_valid (read_resp_valid),
    .io_deq_bits  (read_resp_bits)
  );
  Counter ctrRead (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:128:31
    .clock    (clock),
    .reset    (reset),
    .io_incEn (_read_T_1),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_decEn (rdResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:194:23
    .io_empty (/* unused */),
    .io_full  (_ctrRead_io_full)
  );
  Queue8_UInt64 read_dataQueue (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (read_r_7),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
    .io_enq_bits  (raw_dOut),
    .io_deq_ready (rdResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:194:23
    .io_deq_valid (_read_dataQueue_io_deq_valid),
    .io_deq_bits  (_read_dataQueue_io_deq_bits)
  );
  assign read_req_ready = ~_ctrRead_io_full;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :128:31, src/main/scala/chext/util/Counter.scala:33:17
  assign raw_addr = read_req_bits;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
endmodule

module ReadWriteToRawBridge_1(	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
  input         clock,	// <stdin>:1069:11
                reset,	// <stdin>:1070:11
  output        write_req_ready,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  input         write_req_valid,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  input  [8:0]  write_req_bits_addr,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  input  [63:0] write_req_bits_data,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  input  [7:0]  write_req_bits_strb,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  input         write_resp_ready,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  output        write_resp_valid,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  output [8:0]  raw_addr,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:120:15
  output [63:0] raw_dIn,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:120:15
  output [7:0]  raw_wstrb	// src/main/scala/chext/ip/memory/ElasticBridges.scala:120:15
);

  wire _ctrWriteResp_io_empty;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:138:36
  wire _ctrWrite_io_full;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:134:32
  wire _wrResp_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire _write_T_1 = ~_ctrWrite_io_full & write_req_valid;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:134:32, src/main/scala/chext/util/Counter.scala:33:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg  write_r;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
  reg  write_r_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
  reg  write_r_2;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
  reg  write_r_3;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
  reg  write_r_4;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
  reg  write_r_5;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
  reg  write_r_6;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
  reg  write_r_7;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
  wire wrResp_valid = _wrResp_sinkBuffer_io_enq_ready & ~_ctrWriteResp_io_empty;	// src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chext/ip/memory/ElasticBridges.scala:138:36, :208:23, src/main/scala/chext/util/Counter.scala:30:17
  always @(posedge clock) begin	// <stdin>:1069:11
    write_r <= _write_T_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23, src/main/scala/chisel3/util/Decoupled.scala:51:35
    write_r_1 <= write_r;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
    write_r_2 <= write_r_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
    write_r_3 <= write_r_2;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
    write_r_4 <= write_r_3;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
    write_r_5 <= write_r_4;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
    write_r_6 <= write_r_5;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
    write_r_7 <= write_r_6;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        write_r = _RANDOM[/*Zero width*/ 1'b0][8];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :205:23
        write_r_1 = _RANDOM[/*Zero width*/ 1'b0][9];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :205:23
        write_r_2 = _RANDOM[/*Zero width*/ 1'b0][10];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :205:23
        write_r_3 = _RANDOM[/*Zero width*/ 1'b0][11];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :205:23
        write_r_4 = _RANDOM[/*Zero width*/ 1'b0][12];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :205:23
        write_r_5 = _RANDOM[/*Zero width*/ 1'b0][13];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :205:23
        write_r_6 = _RANDOM[/*Zero width*/ 1'b0][14];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :205:23
        write_r_7 = _RANDOM[/*Zero width*/ 1'b0][15];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :205:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_UInt0 wrResp_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_wrResp_sinkBuffer_io_enq_ready),
    .io_enq_valid (wrResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:208:23
    .io_deq_ready (write_resp_ready),
    .io_deq_valid (write_resp_valid)
  );
  Counter ctrWrite (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:134:32
    .clock    (clock),
    .reset    (reset),
    .io_incEn (_write_T_1),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_decEn (wrResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:208:23
    .io_empty (/* unused */),
    .io_full  (_ctrWrite_io_full)
  );
  Counter ctrWriteResp (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:138:36
    .clock    (clock),
    .reset    (reset),
    .io_incEn (write_r_7),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
    .io_decEn (wrResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:208:23
    .io_empty (_ctrWriteResp_io_empty),
    .io_full  (/* unused */)
  );
  assign write_req_ready = ~_ctrWrite_io_full;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :134:32, src/main/scala/chext/util/Counter.scala:33:17
  assign raw_addr = _write_T_1 ? write_req_bits_addr : 9'h0;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :118:16, :159:22, :163:22, :164:16, src/main/scala/chisel3/util/Decoupled.scala:51:35
  assign raw_dIn = write_req_bits_data;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
  assign raw_wstrb = _write_T_1 ? write_req_bits_strb : 8'h0;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :146:13, :163:22, :166:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
endmodule

module ChiselTrueDualPortRAM(	// src/main/scala/chext/ip/memory/RAM.scala:70:7
  input         clock,	// <stdin>:1220:11
                reset,	// <stdin>:1221:11
  output        read1_req_ready,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  input         read1_req_valid,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  input  [8:0]  read1_req_bits,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  input         read1_resp_ready,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  output        read1_resp_valid,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  output [63:0] read1_resp_bits,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  output        write2_req_ready,	// src/main/scala/chext/ip/memory/RAM.scala:82:18
  input         write2_req_valid,	// src/main/scala/chext/ip/memory/RAM.scala:82:18
  input  [8:0]  write2_req_bits_addr,	// src/main/scala/chext/ip/memory/RAM.scala:82:18
  input  [63:0] write2_req_bits_data,	// src/main/scala/chext/ip/memory/RAM.scala:82:18
  input  [7:0]  write2_req_bits_strb,	// src/main/scala/chext/ip/memory/RAM.scala:82:18
  input         write2_resp_ready,	// src/main/scala/chext/ip/memory/RAM.scala:82:18
  output        write2_resp_valid	// src/main/scala/chext/ip/memory/RAM.scala:82:18
);

  wire [8:0]  _bridge2_raw_addr;	// src/main/scala/chext/ip/memory/RAM.scala:90:31
  wire [63:0] _bridge2_raw_dIn;	// src/main/scala/chext/ip/memory/RAM.scala:90:31
  wire [7:0]  _bridge2_raw_wstrb;	// src/main/scala/chext/ip/memory/RAM.scala:90:31
  wire [8:0]  _bridge1_raw_addr;	// src/main/scala/chext/ip/memory/RAM.scala:89:31
  wire [63:0] _rawMem_raw1_dOut;	// src/main/scala/chext/ip/memory/RAM.scala:84:30
  ChiselSimpleDualPortMem rawMem (	// src/main/scala/chext/ip/memory/RAM.scala:84:30
    .clock      (clock),
    .raw1_addr  (_bridge1_raw_addr),	// src/main/scala/chext/ip/memory/RAM.scala:89:31
    .raw1_dOut  (_rawMem_raw1_dOut),
    .raw2_addr  (_bridge2_raw_addr),	// src/main/scala/chext/ip/memory/RAM.scala:90:31
    .raw2_dIn   (_bridge2_raw_dIn),	// src/main/scala/chext/ip/memory/RAM.scala:90:31
    .raw2_wstrb (_bridge2_raw_wstrb)	// src/main/scala/chext/ip/memory/RAM.scala:90:31
  );
  ReadWriteToRawBridge bridge1 (	// src/main/scala/chext/ip/memory/RAM.scala:89:31
    .clock           (clock),
    .reset           (reset),
    .read_req_ready  (read1_req_ready),
    .read_req_valid  (read1_req_valid),
    .read_req_bits   (read1_req_bits),
    .read_resp_ready (read1_resp_ready),
    .read_resp_valid (read1_resp_valid),
    .read_resp_bits  (read1_resp_bits),
    .raw_addr        (_bridge1_raw_addr),
    .raw_dOut        (_rawMem_raw1_dOut)	// src/main/scala/chext/ip/memory/RAM.scala:84:30
  );
  ReadWriteToRawBridge_1 bridge2 (	// src/main/scala/chext/ip/memory/RAM.scala:90:31
    .clock               (clock),
    .reset               (reset),
    .write_req_ready     (write2_req_ready),
    .write_req_valid     (write2_req_valid),
    .write_req_bits_addr (write2_req_bits_addr),
    .write_req_bits_data (write2_req_bits_data),
    .write_req_bits_strb (write2_req_bits_strb),
    .write_resp_ready    (write2_resp_ready),
    .write_resp_valid    (write2_resp_valid),
    .raw_addr            (_bridge2_raw_addr),
    .raw_dIn             (_bridge2_raw_dIn),
    .raw_wstrb           (_bridge2_raw_wstrb)
  );
endmodule

// VCS coverage exclude_file
module ram_2x25(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [24:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [24:0] W0_data
);

  reg [24:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[24:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 25'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_AddrLenSizeBurstBundle(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:1256:11, :1564:11
                reset,	// <stdin>:1257:11, :1565:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [11:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [11:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [24:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:1256:11, :1564:11
    if (reset) begin	// <stdin>:1256:11, :1564:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:1256:11, :1564:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x25 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_burst, io_enq_bits_size, io_enq_bits_len, io_enq_bits_addr})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_addr = _ram_ext_R0_data[11:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_len = _ram_ext_R0_data[19:12];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_size = _ram_ext_R0_data[22:20];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_burst = _ram_ext_R0_data[24:23];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_2x15(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [14:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [14:0] W0_data
);

  reg [14:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[14:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 15'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_AddrSizeLastBundle(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:1307:11, :1615:11
                reset,	// <stdin>:1308:11, :1616:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [11:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [11:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [14:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:1307:11, :1615:11
    if (reset) begin	// <stdin>:1307:11, :1615:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:1307:11, :1615:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x15 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_size, io_enq_bits_addr})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_addr = _ram_ext_R0_data[11:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_size = _ram_ext_R0_data[14:12];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module AddressGenerator(	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
  input         clock,	// <stdin>:1358:11, :1666:11
                reset,	// <stdin>:1359:11, :1667:11
  output        source_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:55:18
  input         source_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:55:18
  input  [11:0] source_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:55:18
  input  [7:0]  source_bits_len,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:55:18
  input  [2:0]  source_bits_size,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:55:18
  input  [1:0]  source_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:55:18
  input         sink_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:56:16
  output        sink_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:56:16
  output [11:0] sink_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:56:16
  output [2:0]  sink_bits_size	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:56:16
);

  wire        _sink__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _source__sourceBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [11:0] _source__sourceBuffer_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [7:0]  _source__sourceBuffer_io_deq_bits_len;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [2:0]  _source__sourceBuffer_io_deq_bits_size;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [1:0]  _source__sourceBuffer_io_deq_bits_burst;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  reg  [11:0] addr;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:64:25
  reg  [7:0]  ctr;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:67:24
  reg         generating;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:70:35
  wire        sink__valid =
    _source__sourceBuffer_io_deq_valid & _sink__sinkBuffer_io_enq_ready;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:75:22, src/main/scala/chext/elastic/Buffer.scala:93:32, :148:30
  wire        last = ctr == 8'h0;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:67:24, :77:22
  wire [18:0] _result_addr_T = {7'h0, addr} << _source__sourceBuffer_io_deq_bits_size;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:64:25, :106:31, src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        last_1 = _source__sourceBuffer_io_deq_bits_len == 8'h0;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:77:22, :114:30, src/main/scala/chext/elastic/Buffer.scala:93:32
  always @(posedge clock) begin	// <stdin>:1358:11, :1666:11
    if (sink__valid) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:75:22
      if (generating) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:70:35
        if (~last) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:70:35, :77:22, :79:18, :80:20
          if (_source__sourceBuffer_io_deq_bits_burst == 2'h1)	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:85:28, src/main/scala/chext/elastic/Buffer.scala:93:32
            addr <= addr + 12'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:64:25, :86:24
          else if (_source__sourceBuffer_io_deq_bits_burst == 2'h2)	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:87:34, src/main/scala/chext/elastic/Buffer.scala:93:32
            addr <=
              addr & {4'hF, ~_source__sourceBuffer_io_deq_bits_len} | addr + 12'h1
              & {4'h0, _source__sourceBuffer_io_deq_bits_len};	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:64:25, :86:24, :88:35, :89:23, :90:{25,34,44,51}, src/main/scala/chext/elastic/Buffer.scala:93:32
          ctr <= ctr - 8'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:67:24, :83:20
        end
      end
      else if (~last_1) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:70:35, :114:30, :116:18, :119:20
        addr <=
          (_source__sourceBuffer_io_deq_bits_addr
           >> _source__sourceBuffer_io_deq_bits_size) + 12'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:64:25, :86:24, :120:{32,49}, src/main/scala/chext/elastic/Buffer.scala:93:32
        ctr <= _source__sourceBuffer_io_deq_bits_len - 8'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:67:24, :121:28, src/main/scala/chext/elastic/Buffer.scala:93:32
      end
    end
    if (reset)	// <stdin>:1358:11, :1666:11
      generating <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :70:35
    else if (sink__valid) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:75:22
      if (generating)	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:70:35
        generating <= ~last & generating;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:70:35, :77:22, :79:18, :80:20
      else	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:70:35
        generating <= ~last_1 | generating;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:70:35, :114:30, :116:18, :119:20
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
        addr = _RANDOM[/*Zero width*/ 1'b0][11:0];	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :64:25
        ctr = _RANDOM[/*Zero width*/ 1'b0][19:12];	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :64:25, :67:24
        generating = _RANDOM[/*Zero width*/ 1'b0][20];	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :64:25, :70:35
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_AddrLenSizeBurstBundle source__sourceBuffer (	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (source_ready),
    .io_enq_valid      (source_valid),
    .io_enq_bits_addr  (source_bits_addr),
    .io_enq_bits_len   (source_bits_len),
    .io_enq_bits_size  (source_bits_size),
    .io_enq_bits_burst (source_bits_burst),
    .io_deq_ready      (sink__valid & (generating ? last : last_1)),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:70:35, :75:{22,38}, :76:22, :77:22, :79:18, :114:30, :116:18, src/main/scala/chisel3/util/Decoupled.scala:83:20
    .io_deq_valid      (_source__sourceBuffer_io_deq_valid),
    .io_deq_bits_addr  (_source__sourceBuffer_io_deq_bits_addr),
    .io_deq_bits_len   (_source__sourceBuffer_io_deq_bits_len),
    .io_deq_bits_size  (_source__sourceBuffer_io_deq_bits_size),
    .io_deq_bits_burst (_source__sourceBuffer_io_deq_bits_burst)
  );
  Queue2_AddrSizeLastBundle sink__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sink__sinkBuffer_io_enq_ready),
    .io_enq_valid     (sink__valid),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:75:22
    .io_enq_bits_addr
      (~generating | _source__sourceBuffer_io_deq_bits_burst == 2'h0
         ? _source__sourceBuffer_io_deq_bits_addr
         : _result_addr_T[11:0]),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:70:35, :76:22, :94:{26,47}, :106:{23,31}, src/main/scala/chext/elastic/Buffer.scala:93:32, src/main/scala/chisel3/util/Decoupled.scala:59:19
    .io_enq_bits_size (_source__sourceBuffer_io_deq_bits_size),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits_last (generating ? last : last_1),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:70:35, :76:22, :77:22, :94:47, :114:30, src/main/scala/chisel3/util/Decoupled.scala:59:19
    .io_deq_ready     (sink_ready),
    .io_deq_valid     (sink_valid),
    .io_deq_bits_addr (sink_bits_addr),
    .io_deq_bits_size (sink_bits_size)
  );
endmodule

// VCS coverage exclude_file
module ram_4x9(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [1:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [8:0] R0_data,
  input  [1:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [8:0] W0_data
);

  reg [8:0] Memory[0:3];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[1:0]] = _RANDOM_MEM[8:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 9'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue4_IdLastBundle(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:1462:11, :1859:11
               reset,	// <stdin>:1463:11, :1860:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0] io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
               io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0] io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [8:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg  [1:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:1462:11, :1859:11
    if (reset) begin	// <stdin>:1462:11, :1859:11
      enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:1462:11, :1859:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x9 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_last, io_enq_bits_id})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_id = _ram_ext_R0_data[7:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_last = _ram_ext_R0_data[8];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_2x9(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input        R0_addr,
               R0_en,
               R0_clk,
  output [8:0] R0_data,
  input        W0_addr,
               W0_en,
               W0_clk,
  input  [8:0] W0_data
);

  reg [8:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[8:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 9'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_IdLastBundle(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:1513:11, :1910:11
               reset,	// <stdin>:1514:11, :1911:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0] io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
               io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0] io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [8:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg        wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:1513:11, :1910:11
    if (reset) begin	// <stdin>:1513:11, :1910:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:1513:11, :1910:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x9 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_last, io_enq_bits_id})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_id = _ram_ext_R0_data[7:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_last = _ram_ext_R0_data[8];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module StrobeGenerator(	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:136:7
  output        source_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:140:18
  input         source_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:140:18
  input  [11:0] source_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:140:18
  input  [2:0]  source_bits_size,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:140:18
  input         sink_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:141:16
  output        sink_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:141:16
  output [11:0] sink_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:141:16
  output [7:0]  sink_bits_strb	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:141:16
);

  wire [9:0] _upperByteIndex_T_4 =
    ({7'h0, (source_bits_addr[2:0] >> source_bits_size) + 3'h1} << source_bits_size)
    - 10'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:148:25, :154:{34,42,55,67}, :167:47
  assign source_ready = sink_ready;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:136:7
  assign sink_valid = source_valid;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:136:7
  assign sink_bits_addr = source_bits_addr;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:136:7
  assign sink_bits_strb =
    {_upperByteIndex_T_4 > 10'h6,
     _upperByteIndex_T_4 > 10'h5 & source_bits_addr[2:0] != 3'h7,
     _upperByteIndex_T_4 > 10'h4 & source_bits_addr[2:1] != 2'h3,
     (|(_upperByteIndex_T_4[9:2])) & source_bits_addr[2:0] < 3'h5,
     _upperByteIndex_T_4 > 10'h2 & ~(source_bits_addr[2]),
     (|(_upperByteIndex_T_4[9:1])) & source_bits_addr[2:0] < 3'h3,
     (|_upperByteIndex_T_4) & source_bits_addr[2:0] < 3'h2,
     source_bits_addr[2:0] == 3'h0};	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:136:7, :148:25, :154:67, :167:{18,37,47}, :169:10
endmodule

module AddressStrobeGenerator(	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:7
  input         clock,	// <stdin>:1832:11
                reset,	// <stdin>:1833:11
  output        source_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:181:18
  input         source_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:181:18
  input  [11:0] source_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:181:18
  input  [7:0]  source_bits_len,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:181:18
  input  [2:0]  source_bits_size,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:181:18
  input  [1:0]  source_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:181:18
  input         sink_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:182:16
  output        sink_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:182:16
  output [11:0] sink_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:182:16
  output [7:0]  sink_bits_strb	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:182:16
);

  wire        _strobeGenerator_source_ready;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:176:39
  wire        _addressGenerator_sink_valid;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:175:40
  wire [11:0] _addressGenerator_sink_bits_addr;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:175:40
  wire [2:0]  _addressGenerator_sink_bits_size;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:175:40
  AddressGenerator addressGenerator (	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:175:40
    .clock             (clock),
    .reset             (reset),
    .source_ready      (source_ready),
    .source_valid      (source_valid),
    .source_bits_addr  (source_bits_addr),
    .source_bits_len   (source_bits_len),
    .source_bits_size  (source_bits_size),
    .source_bits_burst (source_bits_burst),
    .sink_ready        (_strobeGenerator_source_ready),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:176:39
    .sink_valid        (_addressGenerator_sink_valid),
    .sink_bits_addr    (_addressGenerator_sink_bits_addr),
    .sink_bits_size    (_addressGenerator_sink_bits_size)
  );
  StrobeGenerator strobeGenerator (	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:176:39
    .source_ready     (_strobeGenerator_source_ready),
    .source_valid     (_addressGenerator_sink_valid),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:175:40
    .source_bits_addr (_addressGenerator_sink_bits_addr),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:175:40
    .source_bits_size (_addressGenerator_sink_bits_size),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:175:40
    .sink_ready       (sink_ready),
    .sink_valid       (sink_valid),
    .sink_bits_addr   (sink_bits_addr),
    .sink_bits_strb   (sink_bits_strb)
  );
endmodule

// VCS coverage exclude_file
module ram_2x10(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input        R0_addr,
               R0_en,
               R0_clk,
  output [9:0] R0_data,
  input        W0_addr,
               W0_en,
               W0_clk,
  input  [9:0] W0_data
);

  reg [9:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[9:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 10'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_WriteResponseChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:1961:11
               reset,	// <stdin>:1962:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0] io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0] io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0] io_deq_bits_resp	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [9:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg        wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:1961:11
    if (reset) begin	// <stdin>:1961:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:1961:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x10 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({2'h0, io_enq_bits_id})	// src/main/scala/chisel3/util/Decoupled.scala:255:14, :256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_id = _ram_ext_R0_data[7:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_resp = _ram_ext_R0_data[9:8];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module Axi4FullToReadWriteBridge(	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  input         clock,	// <stdin>:2012:11
                reset,	// <stdin>:2013:11
  output        s_axi_ar_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input         s_axi_ar_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [7:0]  s_axi_ar_bits_id,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [11:0] s_axi_ar_bits_addr,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [7:0]  s_axi_ar_bits_len,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [2:0]  s_axi_ar_bits_size,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [1:0]  s_axi_ar_bits_burst,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input         s_axi_r_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output        s_axi_r_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output [7:0]  s_axi_r_bits_id,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output [63:0] s_axi_r_bits_data,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output        s_axi_r_bits_last,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
                s_axi_aw_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input         s_axi_aw_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [7:0]  s_axi_aw_bits_id,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [11:0] s_axi_aw_bits_addr,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [7:0]  s_axi_aw_bits_len,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [2:0]  s_axi_aw_bits_size,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [1:0]  s_axi_aw_bits_burst,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output        s_axi_w_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input         s_axi_w_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [63:0] s_axi_w_bits_data,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [7:0]  s_axi_w_bits_strb,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input         s_axi_b_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output        s_axi_b_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output [7:0]  s_axi_b_bits_id,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output [1:0]  s_axi_b_bits_resp,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input         read_req_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  output        read_req_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  output [8:0]  read_req_bits,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  output        read_resp_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  input         read_resp_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  input  [63:0] read_resp_bits,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  input         write_req_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  output        write_req_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  output [8:0]  write_req_bits_addr,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  output [63:0] write_req_bits_data,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  output [7:0]  write_req_bits_strb,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  output        write_resp_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  input         write_resp_valid	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
);

  wire        write_idLastJoined_ready;	// src/main/scala/chext/elastic/Arrival.scala:65:28
  wire        _write_fork1_eagerFork_result_valid_T;	// src/main/scala/chext/elastic/Fork.scala:79:41
  wire [15:0] write_fork1_replicate1_idx;	// src/main/scala/chext/elastic/Replicate.scala:61:23, :62:9, :64:9
  wire [8:0]  _write_fork1_replicate1_len_T;	// src/main/scala/chext/ip/memory/AxiBridges.scala:89:27
  wire        _read_fork1_eagerFork_result_valid_T;	// src/main/scala/chext/elastic/Fork.scala:79:41
  wire [15:0] read_fork1_replicate1_idx;	// src/main/scala/chext/elastic/Replicate.scala:61:23, :62:9, :64:9
  wire [8:0]  _read_fork1_replicate1_len_T;	// src/main/scala/chext/ip/memory/AxiBridges.scala:43:27
  wire        _write_arrival1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _write_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire [7:0]  _write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_id;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _write_fork1_replicate1_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _write_fork1_replicate1_sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire [7:0]  _write_fork1_replicate1_sinkBuffer_io_deq_bits_id;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _write_fork1_replicate1_sinkBuffer_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _write_addressStrobeGenerator_source_ready;	// src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire        _write_addressStrobeGenerator_sink_valid;	// src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire [11:0] _write_addressStrobeGenerator_sink_bits_addr;	// src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire [7:0]  _write_addressStrobeGenerator_sink_bits_strb;	// src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire        _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire [7:0]  _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_id;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _read_fork1_replicate1_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _read_fork1_replicate1_sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _read_addressGenerator_source_ready;	// src/main/scala/chext/ip/memory/AxiBridges.scala:33:34
  wire [11:0] _read_addressGenerator_sink_bits_addr;	// src/main/scala/chext/ip/memory/AxiBridges.scala:33:34
  reg         read_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36
  reg  [15:0] read_fork1_replicate1_idx_;	// src/main/scala/chext/elastic/Replicate.scala:21:29
  wire        read_fork1_replicate1_last =
    read_fork1_replicate1_idx == {7'h0, _read_fork1_replicate1_len_T} - 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:27:{29,38}, :61:23, :62:9, :64:9, src/main/scala/chext/ip/memory/AxiBridges.scala:43:{17,27}
  assign _read_fork1_replicate1_len_T = {1'h0, s_axi_ar_bits_len} + 9'h1;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7, :43:27
  wire        _read_fork1_replicate1_T =
    s_axi_ar_valid & _read_fork1_eagerFork_result_valid_T
    & _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Fork.scala:79:41, src/main/scala/chext/elastic/Replicate.scala:36:21
  wire        _read_fork1_replicate1_T_2 = _read_fork1_replicate1_len_T == 9'h1;	// src/main/scala/chext/elastic/Replicate.scala:50:22, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27
  assign read_fork1_replicate1_idx =
    read_fork1_replicate1_generating_ ? read_fork1_replicate1_idx_ : 16'h0;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :21:29, :61:23, :62:9, :64:9
  reg         read_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg         read_fork1_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  assign _read_fork1_eagerFork_result_valid_T = ~read_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:41
  wire        read_fork1_eagerFork_s_axi_ar_ready_qual1_0 =
    _read_fork1_replicate1_T
    & (read_fork1_replicate1_generating_
         ? read_fork1_replicate1_last
         : ~(|_read_fork1_replicate1_len_T) | _read_fork1_replicate1_T_2)
    | read_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, src/main/scala/chext/elastic/Replicate.scala:20:36, :27:29, :33:16, :36:{21,45}, :37:23, :38:18, :48:{16,25}, :50:{22,31}, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27, src/main/scala/chisel3/util/Decoupled.scala:76:20
  wire        read_fork1_eagerFork_s_axi_ar_ready_qual1_1 =
    _read_addressGenerator_source_ready | read_fork1_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, src/main/scala/chext/ip/memory/AxiBridges.scala:33:34
  wire        s_axi_ar_ready_0 =
    read_fork1_eagerFork_s_axi_ar_ready_qual1_0
    & read_fork1_eagerFork_s_axi_ar_ready_qual1_1;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  wire        s_axi_r_valid_0 =
    read_resp_valid & _read_fork1_replicate1_sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chext/elastic/Join.scala:41:55
  wire        read_resp_ready_0 = s_axi_r_ready & s_axi_r_valid_0;	// src/main/scala/chext/elastic/Join.scala:41:55, :42:29
  reg         write_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36
  reg  [15:0] write_fork1_replicate1_idx_;	// src/main/scala/chext/elastic/Replicate.scala:21:29
  wire        write_fork1_replicate1_last =
    write_fork1_replicate1_idx == {7'h0, _write_fork1_replicate1_len_T} - 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:27:{29,38}, :61:23, :62:9, :64:9, src/main/scala/chext/ip/memory/AxiBridges.scala:43:17, :89:27
  assign _write_fork1_replicate1_len_T = {1'h0, s_axi_aw_bits_len} + 9'h1;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7, :43:27, :89:27
  wire        _write_fork1_replicate1_T =
    s_axi_aw_valid & _write_fork1_eagerFork_result_valid_T
    & _write_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Fork.scala:79:41, src/main/scala/chext/elastic/Replicate.scala:36:21
  wire        _write_fork1_replicate1_T_2 = _write_fork1_replicate1_len_T == 9'h1;	// src/main/scala/chext/elastic/Replicate.scala:50:22, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27, :89:27
  assign write_fork1_replicate1_idx =
    write_fork1_replicate1_generating_ ? write_fork1_replicate1_idx_ : 16'h0;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :21:29, :61:23, :62:9, :64:9
  reg         write_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg         write_fork1_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  assign _write_fork1_eagerFork_result_valid_T = ~write_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:41
  wire        write_fork1_eagerFork_s_axi_aw_ready_qual1_0 =
    _write_fork1_replicate1_T
    & (write_fork1_replicate1_generating_
         ? write_fork1_replicate1_last
         : ~(|_write_fork1_replicate1_len_T) | _write_fork1_replicate1_T_2)
    | write_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, src/main/scala/chext/elastic/Replicate.scala:20:36, :27:29, :33:16, :36:{21,45}, :37:23, :38:18, :48:{16,25}, :50:{22,31}, src/main/scala/chext/ip/memory/AxiBridges.scala:89:27, src/main/scala/chisel3/util/Decoupled.scala:76:20
  wire        write_fork1_eagerFork_s_axi_aw_ready_qual1_1 =
    _write_addressStrobeGenerator_source_ready | write_fork1_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire        s_axi_aw_ready_0 =
    write_fork1_eagerFork_s_axi_aw_ready_qual1_0
    & write_fork1_eagerFork_s_axi_aw_ready_qual1_1;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  wire        write_req_valid_0 =
    _write_addressStrobeGenerator_sink_valid & s_axi_w_valid;	// src/main/scala/chext/elastic/Join.scala:41:55, src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire        s_axi_w_ready_0 = write_req_ready & write_req_valid_0;	// src/main/scala/chext/elastic/Join.scala:41:55, :42:29
  wire        write_idLastJoined_valid =
    _write_fork1_replicate1_sinkBuffer_io_deq_valid & write_resp_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chext/elastic/Join.scala:41:55
  wire        write_resp_ready_0 = write_idLastJoined_ready & write_idLastJoined_valid;	// src/main/scala/chext/elastic/Arrival.scala:65:28, src/main/scala/chext/elastic/Join.scala:41:55, :42:29
  assign write_idLastJoined_ready =
    _write_arrival1_sinkBuffered__sinkBuffer_io_enq_ready & write_idLastJoined_valid;	// src/main/scala/chext/elastic/Arrival.scala:65:28, src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Join.scala:41:55
  always @(posedge clock) begin	// <stdin>:2012:11
    if (reset) begin	// <stdin>:2012:11
      read_fork1_replicate1_generating_ <= 1'h0;	// src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      read_fork1_replicate1_idx_ <= 16'h0;	// src/main/scala/chext/elastic/Replicate.scala:21:29
      read_fork1_eagerFork_regs_0 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      read_fork1_eagerFork_regs_1 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      write_fork1_replicate1_generating_ <= 1'h0;	// src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      write_fork1_replicate1_idx_ <= 16'h0;	// src/main/scala/chext/elastic/Replicate.scala:21:29
      write_fork1_eagerFork_regs_0 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      write_fork1_eagerFork_regs_1 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    end
    else begin	// <stdin>:2012:11
      if (_read_fork1_replicate1_T) begin	// src/main/scala/chext/elastic/Replicate.scala:36:21
        if (read_fork1_replicate1_generating_) begin	// src/main/scala/chext/elastic/Replicate.scala:20:36
          read_fork1_replicate1_generating_ <=
            ~read_fork1_replicate1_last & read_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :27:29, :38:18, :40:21
          read_fork1_replicate1_idx_ <= read_fork1_replicate1_idx_ + 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:21:29, :46:20, :56:14
        end
        else begin	// src/main/scala/chext/elastic/Replicate.scala:20:36
          automatic logic _GEN =
            ~(|_read_fork1_replicate1_len_T) | _read_fork1_replicate1_T_2;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:{16,25}, :50:{22,31}, :55:21, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27
          read_fork1_replicate1_generating_ <= ~_GEN | read_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:25, :50:31, :55:21
          if (~_GEN)	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:25, :50:31, :55:21
            read_fork1_replicate1_idx_ <= 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:21:29, :56:14
        end
      end
      read_fork1_eagerFork_regs_0 <=
        read_fork1_eagerFork_s_axi_ar_ready_qual1_0 & s_axi_ar_valid & ~s_axi_ar_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      read_fork1_eagerFork_regs_1 <=
        read_fork1_eagerFork_s_axi_ar_ready_qual1_1 & s_axi_ar_valid & ~s_axi_ar_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      if (_write_fork1_replicate1_T) begin	// src/main/scala/chext/elastic/Replicate.scala:36:21
        if (write_fork1_replicate1_generating_) begin	// src/main/scala/chext/elastic/Replicate.scala:20:36
          write_fork1_replicate1_generating_ <=
            ~write_fork1_replicate1_last & write_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :27:29, :38:18, :40:21
          write_fork1_replicate1_idx_ <= write_fork1_replicate1_idx_ + 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:21:29, :46:20, :56:14
        end
        else begin	// src/main/scala/chext/elastic/Replicate.scala:20:36
          automatic logic _GEN_0 =
            ~(|_write_fork1_replicate1_len_T) | _write_fork1_replicate1_T_2;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:{16,25}, :50:{22,31}, :55:21, src/main/scala/chext/ip/memory/AxiBridges.scala:89:27
          write_fork1_replicate1_generating_ <=
            ~_GEN_0 | write_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:25, :50:31, :55:21
          if (~_GEN_0)	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:25, :50:31, :55:21
            write_fork1_replicate1_idx_ <= 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:21:29, :56:14
        end
      end
      write_fork1_eagerFork_regs_0 <=
        write_fork1_eagerFork_s_axi_aw_ready_qual1_0 & s_axi_aw_valid & ~s_axi_aw_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      write_fork1_eagerFork_regs_1 <=
        write_fork1_eagerFork_s_axi_aw_ready_qual1_1 & s_axi_aw_valid & ~s_axi_aw_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        end	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        read_fork1_replicate1_generating_ = _RANDOM[1'h0][0];	// src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        read_fork1_replicate1_idx_ = _RANDOM[1'h0][16:1];	// src/main/scala/chext/elastic/Replicate.scala:20:36, :21:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        read_fork1_eagerFork_regs_0 = _RANDOM[1'h0][17];	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        read_fork1_eagerFork_regs_1 = _RANDOM[1'h0][18];	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        write_fork1_replicate1_generating_ = _RANDOM[1'h0][19];	// src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        write_fork1_replicate1_idx_ = {_RANDOM[1'h0][31:20], _RANDOM[1'h1][3:0]};	// src/main/scala/chext/elastic/Replicate.scala:20:36, :21:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        write_fork1_eagerFork_regs_0 = _RANDOM[1'h1][4];	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:21:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        write_fork1_eagerFork_regs_1 = _RANDOM[1'h1][5];	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:21:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressGenerator read_addressGenerator (	// src/main/scala/chext/ip/memory/AxiBridges.scala:33:34
    .clock             (clock),
    .reset             (reset),
    .source_ready      (_read_addressGenerator_source_ready),
    .source_valid      (s_axi_ar_valid & ~read_fork1_eagerFork_regs_1),	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .source_bits_addr  (s_axi_ar_bits_addr),
    .source_bits_len   (s_axi_ar_bits_len),
    .source_bits_size  (s_axi_ar_bits_size),
    .source_bits_burst (s_axi_ar_bits_burst),
    .sink_ready        (read_req_ready),
    .sink_valid        (read_req_valid),
    .sink_bits_addr    (_read_addressGenerator_sink_bits_addr),
    .sink_bits_size    (/* unused */)
  );
  Queue4_IdLastBundle read_fork1_replicate1_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_read_fork1_replicate1_sinkBuffer_io_enq_ready),
    .io_enq_valid     (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_enq_bits_id   (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_id),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_enq_bits_last (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_deq_ready     (read_resp_ready_0),	// src/main/scala/chext/elastic/Join.scala:42:29
    .io_deq_valid     (_read_fork1_replicate1_sinkBuffer_io_deq_valid),
    .io_deq_bits_id   (s_axi_r_bits_id),
    .io_deq_bits_last (s_axi_r_bits_last)
  );
  Queue2_IdLastBundle read_fork1_replicate1_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid
      (_read_fork1_replicate1_T
       & (read_fork1_replicate1_generating_ | (|_read_fork1_replicate1_len_T))),	// src/main/scala/chext/elastic/Replicate.scala:20:36, :34:23, :36:{21,45}, :37:23, :45:27, :48:{16,25}, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27
    .io_enq_bits_id   (s_axi_ar_bits_id),
    .io_enq_bits_last (read_fork1_replicate1_last),	// src/main/scala/chext/elastic/Replicate.scala:27:29
    .io_deq_ready     (_read_fork1_replicate1_sinkBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_deq_valid     (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid),
    .io_deq_bits_id   (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_id),
    .io_deq_bits_last (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last)
  );
  AddressStrobeGenerator write_addressStrobeGenerator (	// src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
    .clock             (clock),
    .reset             (reset),
    .source_ready      (_write_addressStrobeGenerator_source_ready),
    .source_valid      (s_axi_aw_valid & ~write_fork1_eagerFork_regs_1),	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .source_bits_addr  (s_axi_aw_bits_addr),
    .source_bits_len   (s_axi_aw_bits_len),
    .source_bits_size  (s_axi_aw_bits_size),
    .source_bits_burst (s_axi_aw_bits_burst),
    .sink_ready        (s_axi_w_ready_0),	// src/main/scala/chext/elastic/Join.scala:42:29
    .sink_valid        (_write_addressStrobeGenerator_sink_valid),
    .sink_bits_addr    (_write_addressStrobeGenerator_sink_bits_addr),
    .sink_bits_strb    (_write_addressStrobeGenerator_sink_bits_strb)
  );
  Queue4_IdLastBundle write_fork1_replicate1_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_write_fork1_replicate1_sinkBuffer_io_enq_ready),
    .io_enq_valid     (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_enq_bits_id   (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_id),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_enq_bits_last (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_deq_ready     (write_resp_ready_0),	// src/main/scala/chext/elastic/Join.scala:42:29
    .io_deq_valid     (_write_fork1_replicate1_sinkBuffer_io_deq_valid),
    .io_deq_bits_id   (_write_fork1_replicate1_sinkBuffer_io_deq_bits_id),
    .io_deq_bits_last (_write_fork1_replicate1_sinkBuffer_io_deq_bits_last)
  );
  Queue2_IdLastBundle write_fork1_replicate1_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid
      (_write_fork1_replicate1_T
       & (write_fork1_replicate1_generating_ | (|_write_fork1_replicate1_len_T))),	// src/main/scala/chext/elastic/Replicate.scala:20:36, :34:23, :36:{21,45}, :37:23, :45:27, :48:{16,25}, src/main/scala/chext/ip/memory/AxiBridges.scala:89:27
    .io_enq_bits_id   (s_axi_aw_bits_id),
    .io_enq_bits_last (write_fork1_replicate1_last),	// src/main/scala/chext/elastic/Replicate.scala:27:29
    .io_deq_ready     (_write_fork1_replicate1_sinkBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_deq_valid     (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid),
    .io_deq_bits_id   (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_id),
    .io_deq_bits_last (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last)
  );
  Queue2_WriteResponseChannel write_arrival1_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_write_arrival1_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid
      (write_idLastJoined_ready & _write_fork1_replicate1_sinkBuffer_io_deq_bits_last),	// src/main/scala/chext/elastic/Arrival.scala:36:25, :65:{28,45}, src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chext/ip/memory/AxiBridges.scala:130:23
    .io_enq_bits_id   (_write_fork1_replicate1_sinkBuffer_io_deq_bits_id),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_deq_ready     (s_axi_b_ready),
    .io_deq_valid     (s_axi_b_valid),
    .io_deq_bits_id   (s_axi_b_bits_id),
    .io_deq_bits_resp (s_axi_b_bits_resp)
  );
  assign s_axi_ar_ready = s_axi_ar_ready_0;	// src/main/scala/chext/elastic/Fork.scala:87:23, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign s_axi_r_valid = s_axi_r_valid_0;	// src/main/scala/chext/elastic/Join.scala:41:55, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign s_axi_r_bits_data = read_resp_bits;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign s_axi_aw_ready = s_axi_aw_ready_0;	// src/main/scala/chext/elastic/Fork.scala:87:23, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign s_axi_w_ready = s_axi_w_ready_0;	// src/main/scala/chext/elastic/Join.scala:42:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign read_req_bits = _read_addressGenerator_sink_bits_addr[11:3];	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7, :33:34, :62:24
  assign read_resp_ready = read_resp_ready_0;	// src/main/scala/chext/elastic/Join.scala:42:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign write_req_valid = write_req_valid_0;	// src/main/scala/chext/elastic/Join.scala:41:55, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign write_req_bits_addr = _write_addressStrobeGenerator_sink_bits_addr[11:3];	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7, :81:40, :111:37
  assign write_req_bits_data = s_axi_w_bits_data;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign write_req_bits_strb =
    _write_addressStrobeGenerator_sink_bits_strb & s_axi_w_bits_strb;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7, :81:40, :113:37
  assign write_resp_ready = write_resp_ready_0;	// src/main/scala/chext/elastic/Join.scala:42:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
endmodule

module Queue2_AddressChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:2282:11, :2384:11
                reset,	// <stdin>:2283:11, :2385:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [11:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_prot,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [11:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_prot	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [14:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:2282:11, :2384:11
    if (reset) begin	// <stdin>:2282:11, :2384:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:2282:11, :2384:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x15 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_prot, io_enq_bits_addr})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_addr = _ram_ext_R0_data[11:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_prot = _ram_ext_R0_data[14:12];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_2x66(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [65:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [65:0] W0_data
);

  reg [65:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [95:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h60; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[65:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 66'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_ReadDataChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:2333:11
                reset,	// <stdin>:2334:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_resp	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [65:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:2333:11
    if (reset) begin	// <stdin>:2333:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:2333:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x66 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_resp, io_enq_bits_data})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_data = _ram_ext_R0_data[63:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_resp = _ram_ext_R0_data[65:64];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module Queue2_WriteDataChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input  clock,	// <stdin>:2435:11
         reset,	// <stdin>:2436:11
  output io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output io_deq_valid	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  always @(posedge clock) begin	// <stdin>:2435:11
    if (reset) begin	// <stdin>:2435:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:2435:11
      automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

// VCS coverage exclude_file
module ram_resp_2x2(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input        R0_addr,
               R0_en,
               R0_clk,
  output [1:0] R0_data,
  input        W0_addr,
               W0_en,
               W0_clk,
  input  [1:0] W0_data
);

  reg [1:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[1:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 2'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_WriteResponseChannel_1(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:2486:11
               reset,	// <stdin>:2487:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
               io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0] io_deq_bits_resp	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:2486:11
    if (reset) begin	// <stdin>:2486:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:2486:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_resp_2x2 ram_resp_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits_resp),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (2'h0)	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module Queue1_AddressChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:2537:11, :2629:11
                reset,	// <stdin>:2538:11, :2630:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [11:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_prot,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [11:0] io_deq_bits_addr	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg [14:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg        full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  always @(posedge clock) begin	// <stdin>:2537:11, :2629:11
    automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram <= {io_enq_bits_prot, io_enq_bits_addr};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// <stdin>:2537:11, :2629:11
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram = _RANDOM[/*Zero width*/ 1'b0][15:1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
  assign io_deq_bits_addr = ram[11:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module Queue1_ReadDataChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:2583:11
                reset,	// <stdin>:2584:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_resp	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg [65:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg        full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  always @(posedge clock) begin	// <stdin>:2583:11
    automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram <= {2'h0, io_enq_bits_data};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
    if (reset)	// <stdin>:2583:11
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:2];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram = {_RANDOM[2'h0][31:1], _RANDOM[2'h1], _RANDOM[2'h2][2:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[2'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
  assign io_deq_bits_data = ram[63:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_resp = ram[65:64];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module Queue1_WriteDataChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input  clock,	// <stdin>:2675:11
         reset,	// <stdin>:2676:11
  output io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output io_deq_valid	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  always @(posedge clock) begin	// <stdin>:2675:11
    if (reset)	// <stdin>:2675:11
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else begin	// <stdin>:2675:11
      automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19
      if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        full = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
endmodule

module Queue1_WriteResponseChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input  clock,	// <stdin>:2721:11
         reset,	// <stdin>:2722:11
  output io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output io_deq_valid	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  always @(posedge clock) begin	// <stdin>:2721:11
    if (reset)	// <stdin>:2721:11
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else begin	// <stdin>:2721:11
      automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19
      if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        full = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
endmodule

module AxiModule(	// src/test/scala/chext/AxiModule.scala:13:7
  input         clock,	// <stdin>:2767:11
                reset,	// <stdin>:2768:11
  output        S_AXI_ARREADY,	// src/test/scala/chext/AxiModule.scala:15:17
  input         S_AXI_ARVALID,	// src/test/scala/chext/AxiModule.scala:15:17
  input  [7:0]  S_AXI_ARID,	// src/test/scala/chext/AxiModule.scala:15:17
  input  [11:0] S_AXI_ARADDR,	// src/test/scala/chext/AxiModule.scala:15:17
  input  [7:0]  S_AXI_ARLEN,	// src/test/scala/chext/AxiModule.scala:15:17
  input  [2:0]  S_AXI_ARSIZE,	// src/test/scala/chext/AxiModule.scala:15:17
  input  [1:0]  S_AXI_ARBURST,	// src/test/scala/chext/AxiModule.scala:15:17
  input         S_AXI_ARLOCK,	// src/test/scala/chext/AxiModule.scala:15:17
  input  [3:0]  S_AXI_ARCACHE,	// src/test/scala/chext/AxiModule.scala:15:17
  input  [2:0]  S_AXI_ARPROT,	// src/test/scala/chext/AxiModule.scala:15:17
  input  [3:0]  S_AXI_ARQOS,	// src/test/scala/chext/AxiModule.scala:15:17
                S_AXI_ARREGION,	// src/test/scala/chext/AxiModule.scala:15:17
  input         S_AXI_RREADY,	// src/test/scala/chext/AxiModule.scala:15:17
  output        S_AXI_RVALID,	// src/test/scala/chext/AxiModule.scala:15:17
  output [7:0]  S_AXI_RID,	// src/test/scala/chext/AxiModule.scala:15:17
  output [63:0] S_AXI_RDATA,	// src/test/scala/chext/AxiModule.scala:15:17
  output [1:0]  S_AXI_RRESP,	// src/test/scala/chext/AxiModule.scala:15:17
  output        S_AXI_RLAST,	// src/test/scala/chext/AxiModule.scala:15:17
                S_AXI_AWREADY,	// src/test/scala/chext/AxiModule.scala:15:17
  input         S_AXI_AWVALID,	// src/test/scala/chext/AxiModule.scala:15:17
  input  [7:0]  S_AXI_AWID,	// src/test/scala/chext/AxiModule.scala:15:17
  input  [11:0] S_AXI_AWADDR,	// src/test/scala/chext/AxiModule.scala:15:17
  input  [7:0]  S_AXI_AWLEN,	// src/test/scala/chext/AxiModule.scala:15:17
  input  [2:0]  S_AXI_AWSIZE,	// src/test/scala/chext/AxiModule.scala:15:17
  input  [1:0]  S_AXI_AWBURST,	// src/test/scala/chext/AxiModule.scala:15:17
  input         S_AXI_AWLOCK,	// src/test/scala/chext/AxiModule.scala:15:17
  input  [3:0]  S_AXI_AWCACHE,	// src/test/scala/chext/AxiModule.scala:15:17
  input  [2:0]  S_AXI_AWPROT,	// src/test/scala/chext/AxiModule.scala:15:17
  input  [3:0]  S_AXI_AWQOS,	// src/test/scala/chext/AxiModule.scala:15:17
                S_AXI_AWREGION,	// src/test/scala/chext/AxiModule.scala:15:17
  output        S_AXI_WREADY,	// src/test/scala/chext/AxiModule.scala:15:17
  input         S_AXI_WVALID,	// src/test/scala/chext/AxiModule.scala:15:17
  input  [63:0] S_AXI_WDATA,	// src/test/scala/chext/AxiModule.scala:15:17
  input  [7:0]  S_AXI_WSTRB,	// src/test/scala/chext/AxiModule.scala:15:17
  input         S_AXI_WLAST,	// src/test/scala/chext/AxiModule.scala:15:17
                S_AXI_BREADY,	// src/test/scala/chext/AxiModule.scala:15:17
  output        S_AXI_BVALID,	// src/test/scala/chext/AxiModule.scala:15:17
  output [7:0]  S_AXI_BID,	// src/test/scala/chext/AxiModule.scala:15:17
  output [1:0]  S_AXI_BRESP,	// src/test/scala/chext/AxiModule.scala:15:17
  output        S_AXI_LITE_ARREADY,	// src/test/scala/chext/AxiModule.scala:18:22
  input         S_AXI_LITE_ARVALID,	// src/test/scala/chext/AxiModule.scala:18:22
  input  [11:0] S_AXI_LITE_ARADDR,	// src/test/scala/chext/AxiModule.scala:18:22
  input  [2:0]  S_AXI_LITE_ARPROT,	// src/test/scala/chext/AxiModule.scala:18:22
  input         S_AXI_LITE_RREADY,	// src/test/scala/chext/AxiModule.scala:18:22
  output        S_AXI_LITE_RVALID,	// src/test/scala/chext/AxiModule.scala:18:22
  output [63:0] S_AXI_LITE_RDATA,	// src/test/scala/chext/AxiModule.scala:18:22
  output [1:0]  S_AXI_LITE_RRESP,	// src/test/scala/chext/AxiModule.scala:18:22
  output        S_AXI_LITE_AWREADY,	// src/test/scala/chext/AxiModule.scala:18:22
  input         S_AXI_LITE_AWVALID,	// src/test/scala/chext/AxiModule.scala:18:22
  input  [11:0] S_AXI_LITE_AWADDR,	// src/test/scala/chext/AxiModule.scala:18:22
  input  [2:0]  S_AXI_LITE_AWPROT,	// src/test/scala/chext/AxiModule.scala:18:22
  output        S_AXI_LITE_WREADY,	// src/test/scala/chext/AxiModule.scala:18:22
  input         S_AXI_LITE_WVALID,	// src/test/scala/chext/AxiModule.scala:18:22
  input  [63:0] S_AXI_LITE_WDATA,	// src/test/scala/chext/AxiModule.scala:18:22
  input  [7:0]  S_AXI_LITE_WSTRB,	// src/test/scala/chext/AxiModule.scala:18:22
  input         S_AXI_LITE_BREADY,	// src/test/scala/chext/AxiModule.scala:18:22
  output        S_AXI_LITE_BVALID,	// src/test/scala/chext/AxiModule.scala:18:22
  output [1:0]  S_AXI_LITE_BRESP	// src/test/scala/chext/AxiModule.scala:18:22
);

  wire        _wrRespQueue__io_enq_ready;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:181:36
  wire        _wrRespQueue__io_deq_valid;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:181:36
  wire        _wrReqData__deq_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _wrReqData__deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _wrReq__deq_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _wrReq__deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _rdRespQueue__io_enq_ready;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
  wire        _rdRespQueue__io_deq_valid;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
  wire [63:0] _rdRespQueue__io_deq_bits_data;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
  wire [1:0]  _rdRespQueue__io_deq_bits_resp;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
  wire        _rdReq__deq_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _rdReq__deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [11:0] _rdReq__deq_q_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _s_axil__sinkBuffer_1_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _s_axil__sourceBuffer_2_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        _s_axil__sourceBuffer_1_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [11:0] _s_axil__sourceBuffer_1_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [2:0]  _s_axil__sourceBuffer_1_io_deq_bits_prot;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        _s_axil__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _s_axil__sourceBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [11:0] _s_axil__sourceBuffer_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [2:0]  _s_axil__sourceBuffer_io_deq_bits_prot;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        _bridge_read_req_valid;	// src/test/scala/chext/AxiModule.scala:43:30
  wire [8:0]  _bridge_read_req_bits;	// src/test/scala/chext/AxiModule.scala:43:30
  wire        _bridge_read_resp_ready;	// src/test/scala/chext/AxiModule.scala:43:30
  wire        _bridge_write_req_valid;	// src/test/scala/chext/AxiModule.scala:43:30
  wire [8:0]  _bridge_write_req_bits_addr;	// src/test/scala/chext/AxiModule.scala:43:30
  wire [63:0] _bridge_write_req_bits_data;	// src/test/scala/chext/AxiModule.scala:43:30
  wire [7:0]  _bridge_write_req_bits_strb;	// src/test/scala/chext/AxiModule.scala:43:30
  wire        _bridge_write_resp_ready;	// src/test/scala/chext/AxiModule.scala:43:30
  wire        _ram_read1_req_ready;	// src/test/scala/chext/AxiModule.scala:39:27
  wire        _ram_read1_resp_valid;	// src/test/scala/chext/AxiModule.scala:39:27
  wire [63:0] _ram_read1_resp_bits;	// src/test/scala/chext/AxiModule.scala:39:27
  wire        _ram_write2_req_ready;	// src/test/scala/chext/AxiModule.scala:39:27
  wire        _ram_write2_resp_valid;	// src/test/scala/chext/AxiModule.scala:39:27
  wire        rdReq = _rdReq__deq_q_io_deq_valid & _rdRespQueue__io_enq_ready;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36, :226:35, src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        wrReq =
    _wrReq__deq_q_io_deq_valid & _wrReqData__deq_q_io_deq_valid
    & _wrRespQueue__io_enq_ready;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:181:36, :265:54, src/main/scala/chisel3/util/Decoupled.scala:362:21
  ChiselTrueDualPortRAM ram (	// src/test/scala/chext/AxiModule.scala:39:27
    .clock                (clock),
    .reset                (reset),
    .read1_req_ready      (_ram_read1_req_ready),
    .read1_req_valid      (_bridge_read_req_valid),	// src/test/scala/chext/AxiModule.scala:43:30
    .read1_req_bits       (_bridge_read_req_bits),	// src/test/scala/chext/AxiModule.scala:43:30
    .read1_resp_ready     (_bridge_read_resp_ready),	// src/test/scala/chext/AxiModule.scala:43:30
    .read1_resp_valid     (_ram_read1_resp_valid),
    .read1_resp_bits      (_ram_read1_resp_bits),
    .write2_req_ready     (_ram_write2_req_ready),
    .write2_req_valid     (_bridge_write_req_valid),	// src/test/scala/chext/AxiModule.scala:43:30
    .write2_req_bits_addr (_bridge_write_req_bits_addr),	// src/test/scala/chext/AxiModule.scala:43:30
    .write2_req_bits_data (_bridge_write_req_bits_data),	// src/test/scala/chext/AxiModule.scala:43:30
    .write2_req_bits_strb (_bridge_write_req_bits_strb),	// src/test/scala/chext/AxiModule.scala:43:30
    .write2_resp_ready    (_bridge_write_resp_ready),	// src/test/scala/chext/AxiModule.scala:43:30
    .write2_resp_valid    (_ram_write2_resp_valid)
  );
  Axi4FullToReadWriteBridge bridge (	// src/test/scala/chext/AxiModule.scala:43:30
    .clock               (clock),
    .reset               (reset),
    .s_axi_ar_ready      (S_AXI_ARREADY),
    .s_axi_ar_valid      (S_AXI_ARVALID),
    .s_axi_ar_bits_id    (S_AXI_ARID),
    .s_axi_ar_bits_addr  (S_AXI_ARADDR),
    .s_axi_ar_bits_len   (S_AXI_ARLEN),
    .s_axi_ar_bits_size  (S_AXI_ARSIZE),
    .s_axi_ar_bits_burst (S_AXI_ARBURST),
    .s_axi_r_ready       (S_AXI_RREADY),
    .s_axi_r_valid       (S_AXI_RVALID),
    .s_axi_r_bits_id     (S_AXI_RID),
    .s_axi_r_bits_data   (S_AXI_RDATA),
    .s_axi_r_bits_last   (S_AXI_RLAST),
    .s_axi_aw_ready      (S_AXI_AWREADY),
    .s_axi_aw_valid      (S_AXI_AWVALID),
    .s_axi_aw_bits_id    (S_AXI_AWID),
    .s_axi_aw_bits_addr  (S_AXI_AWADDR),
    .s_axi_aw_bits_len   (S_AXI_AWLEN),
    .s_axi_aw_bits_size  (S_AXI_AWSIZE),
    .s_axi_aw_bits_burst (S_AXI_AWBURST),
    .s_axi_w_ready       (S_AXI_WREADY),
    .s_axi_w_valid       (S_AXI_WVALID),
    .s_axi_w_bits_data   (S_AXI_WDATA),
    .s_axi_w_bits_strb   (S_AXI_WSTRB),
    .s_axi_b_ready       (S_AXI_BREADY),
    .s_axi_b_valid       (S_AXI_BVALID),
    .s_axi_b_bits_id     (S_AXI_BID),
    .s_axi_b_bits_resp   (S_AXI_BRESP),
    .read_req_ready      (_ram_read1_req_ready),	// src/test/scala/chext/AxiModule.scala:39:27
    .read_req_valid      (_bridge_read_req_valid),
    .read_req_bits       (_bridge_read_req_bits),
    .read_resp_ready     (_bridge_read_resp_ready),
    .read_resp_valid     (_ram_read1_resp_valid),	// src/test/scala/chext/AxiModule.scala:39:27
    .read_resp_bits      (_ram_read1_resp_bits),	// src/test/scala/chext/AxiModule.scala:39:27
    .write_req_ready     (_ram_write2_req_ready),	// src/test/scala/chext/AxiModule.scala:39:27
    .write_req_valid     (_bridge_write_req_valid),
    .write_req_bits_addr (_bridge_write_req_bits_addr),
    .write_req_bits_data (_bridge_write_req_bits_data),
    .write_req_bits_strb (_bridge_write_req_bits_strb),
    .write_resp_ready    (_bridge_write_resp_ready),
    .write_resp_valid    (_ram_write2_resp_valid)	// src/test/scala/chext/AxiModule.scala:39:27
  );
  Queue2_AddressChannel s_axil__sourceBuffer (	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (S_AXI_LITE_ARREADY),
    .io_enq_valid     (S_AXI_LITE_ARVALID),
    .io_enq_bits_addr (S_AXI_LITE_ARADDR),
    .io_enq_bits_prot (S_AXI_LITE_ARPROT),
    .io_deq_ready     (_rdReq__deq_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_deq_valid     (_s_axil__sourceBuffer_io_deq_valid),
    .io_deq_bits_addr (_s_axil__sourceBuffer_io_deq_bits_addr),
    .io_deq_bits_prot (_s_axil__sourceBuffer_io_deq_bits_prot)
  );
  Queue2_ReadDataChannel s_axil__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axil__sinkBuffer_io_enq_ready),
    .io_enq_valid     (_rdRespQueue__io_deq_valid),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
    .io_enq_bits_data (_rdRespQueue__io_deq_bits_data),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
    .io_enq_bits_resp (_rdRespQueue__io_deq_bits_resp),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
    .io_deq_ready     (S_AXI_LITE_RREADY),
    .io_deq_valid     (S_AXI_LITE_RVALID),
    .io_deq_bits_data (S_AXI_LITE_RDATA),
    .io_deq_bits_resp (S_AXI_LITE_RRESP)
  );
  Queue2_AddressChannel s_axil__sourceBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (S_AXI_LITE_AWREADY),
    .io_enq_valid     (S_AXI_LITE_AWVALID),
    .io_enq_bits_addr (S_AXI_LITE_AWADDR),
    .io_enq_bits_prot (S_AXI_LITE_AWPROT),
    .io_deq_ready     (_wrReq__deq_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_deq_valid     (_s_axil__sourceBuffer_1_io_deq_valid),
    .io_deq_bits_addr (_s_axil__sourceBuffer_1_io_deq_bits_addr),
    .io_deq_bits_prot (_s_axil__sourceBuffer_1_io_deq_bits_prot)
  );
  Queue2_WriteDataChannel s_axil__sourceBuffer_2 (	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (S_AXI_LITE_WREADY),
    .io_enq_valid (S_AXI_LITE_WVALID),
    .io_deq_ready (_wrReqData__deq_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_deq_valid (_s_axil__sourceBuffer_2_io_deq_valid)
  );
  Queue2_WriteResponseChannel_1 s_axil__sinkBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axil__sinkBuffer_1_io_enq_ready),
    .io_enq_valid     (_wrRespQueue__io_deq_valid),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:181:36
    .io_deq_ready     (S_AXI_LITE_BREADY),
    .io_deq_valid     (S_AXI_LITE_BVALID),
    .io_deq_bits_resp (S_AXI_LITE_BRESP)
  );
  Queue1_AddressChannel rdReq__deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_rdReq__deq_q_io_enq_ready),
    .io_enq_valid     (_s_axil__sourceBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits_addr (_s_axil__sourceBuffer_io_deq_bits_addr),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits_prot (_s_axil__sourceBuffer_io_deq_bits_prot),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_deq_ready     (rdReq),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:226:35
    .io_deq_valid     (_rdReq__deq_q_io_deq_valid),
    .io_deq_bits_addr (_rdReq__deq_q_io_deq_bits_addr)
  );
  Queue1_ReadDataChannel rdRespQueue_ (	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_rdRespQueue__io_enq_ready),
    .io_enq_valid     (rdReq),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:226:35
    .io_enq_bits_data ({52'hABCD, _rdReq__deq_q_io_deq_bits_addr & 12'hFF8}),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:167:37, :204:15, :229:39, src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_deq_ready     (_s_axil__sinkBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_deq_valid     (_rdRespQueue__io_deq_valid),
    .io_deq_bits_data (_rdRespQueue__io_deq_bits_data),
    .io_deq_bits_resp (_rdRespQueue__io_deq_bits_resp)
  );
  Queue1_AddressChannel wrReq__deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_wrReq__deq_q_io_enq_ready),
    .io_enq_valid     (_s_axil__sourceBuffer_1_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits_addr (_s_axil__sourceBuffer_1_io_deq_bits_addr),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits_prot (_s_axil__sourceBuffer_1_io_deq_bits_prot),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_deq_ready     (wrReq),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:265:54
    .io_deq_valid     (_wrReq__deq_q_io_deq_valid),
    .io_deq_bits_addr (/* unused */)
  );
  Queue1_WriteDataChannel wrReqData__deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_wrReqData__deq_q_io_enq_ready),
    .io_enq_valid (_s_axil__sourceBuffer_2_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_deq_ready (wrReq),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:265:54
    .io_deq_valid (_wrReqData__deq_q_io_deq_valid)
  );
  Queue1_WriteResponseChannel wrRespQueue_ (	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:181:36
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_wrRespQueue__io_enq_ready),
    .io_enq_valid (wrReq),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:265:54
    .io_deq_ready (_s_axil__sinkBuffer_1_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_deq_valid (_wrRespQueue__io_deq_valid)
  );
  assign S_AXI_RRESP = 2'h0;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36, :181:36, src/test/scala/chext/AxiModule.scala:13:7, :43:30
endmodule

