// apple grid module (outputs [15][15]apple) where all but one are false, at apple (the one true light) checks for approaching head
// if there is an approaching head then it outputs a signal to sizeDet that shows that the snake has eaten an apple, and grows the snake
module appleRNG (clk, reset, apples, lights, count, count2, eaten);
	input logic clk, reset;
	input reg [15:0][15:0] lights;
	input reg [5:0] count [15:0][15:0];
	input reg [7:0] count2 [15:0][15:0];
	output reg [15:0][15:0] apples;
	output logic eaten;
	
	reg [3:0] xrand, yrand, xheld, yheld;
	
	LFSR xrng (.clk, .reset, .R_i(4'b0011), .R(xrand));
	LFSR yrng (.clk, .reset, .R_i(4'b1010), .R(yrand));

	always_ff @ (posedge clk) begin
		if (reset | eaten) begin
			yheld <= yrand;
			xheld	<= xrand;

		end
		else begin
			yheld <= yheld;
			xheld <= xheld;
		end
	end
	
	enum { newApp, staticG } ns, ps;
	always_comb begin
		case (ps) 
			staticG: if (reset | eaten)
						ns = newApp;
						else begin
						ns = staticG;
						apples = apples;
						end
			newApp : begin
						apples = '0;
						apples[yheld][xheld] = '1;
						ns = staticG;
						end
		endcase
	end
	
	always_ff @ (posedge clk) begin
		if (reset)
			ps <= newApp;
		else 
			ps <= ns;
	end

	assign eaten = (lights[yheld][xheld] & count[yheld][xheld] == 6'b000001 & count2[yheld][xheld] == 8'b11111111);
endmodule

module appleRNG_test ();
	logic clk, reset;
	reg [15:0][15:0] lights;
	reg [5:0] count [15:0][15:0];
	reg [7:0] count2 [15:0][15:0];
	reg [15:0][15:0] apples;
	logic eaten;

	appleRNG rng_test (.clk, .reset, .lights, .count, .count2, .apples, .eaten);
	
	parameter CLOCK_PERIOD = 50;
	initial begin
		clk <= 0;
		forever #(CLOCK_PERIOD/2) clk <= ~clk;
	end
	
	initial begin
	reset <= 1;																							@(posedge clk);  
	reset <= 0;																							@(posedge clk);
	apples[10][10]<= '1;																				@(posedge clk);
																											@(posedge clk);
	lights[10][10]<= '1; count[10][10]<= 6'b000001; count2[10][10]<= 8'b11111111; @(posedge clk);
																											@(posedge clk);
																											@(posedge clk);
																											@(posedge clk);
	reset <= 1;																							@(posedge clk);	
	reset <= 0;																							@(posedge clk);
	lights[14][9] <= '1; count[14][9] <= 6'b000001; count2[14][9] <= 8'b11111111; @(posedge clk);
																											@(posedge clk);
	end
endmodule
