{
  "Top": "make_go_fast",
  "RtlTop": "make_go_fast",
  "RtlPrefix": "",
  "RtlSubPrefix": "make_go_fast_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<8>, 0, 0, 0>, 0>&",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<unsigned char, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=E:\/estimation_accel\/hls\/Byte_Count_Really_Good_This_Time",
      "config_export -rtl=verilog",
      "config_cosim -tool=xsim"
    ],
    "DirectiveTcl": [
      "set_directive_top make_go_fast -name make_go_fast",
      "set_directive_top make_go_fast -name make_go_fast"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "make_go_fast"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "5129",
    "Latency": "5128"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "make_go_fast",
    "Version": "1.0",
    "DisplayName": "Make_go_fast",
    "Revision": "2113158746",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_make_go_fast_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/accelerator.cpp"],
    "Vhdl": [
      "impl\/vhdl\/make_go_fast_appearances_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/make_go_fast_appearances_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/make_go_fast_count_appearances.vhd",
      "impl\/vhdl\/make_go_fast_count_appearances_Pipeline_VITIS_LOOP_35_1.vhd",
      "impl\/vhdl\/make_go_fast_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/make_go_fast_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/make_go_fast_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/make_go_fast_read_in.vhd",
      "impl\/vhdl\/make_go_fast_reduce_appearances.vhd",
      "impl\/vhdl\/make_go_fast_regslice_both.vhd",
      "impl\/vhdl\/make_go_fast_start_for_count_appearances_U0.vhd",
      "impl\/vhdl\/make_go_fast_start_for_reduce_appearances_U0.vhd",
      "impl\/vhdl\/make_go_fast_start_for_threshold_U0.vhd",
      "impl\/vhdl\/make_go_fast_threshold.vhd",
      "impl\/vhdl\/make_go_fast_threshold_Pipeline_VITIS_LOOP_18_1.vhd",
      "impl\/vhdl\/make_go_fast.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/make_go_fast_appearances_RAM_AUTO_1R1W.v",
      "impl\/verilog\/make_go_fast_appearances_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/make_go_fast_count_appearances.v",
      "impl\/verilog\/make_go_fast_count_appearances_Pipeline_VITIS_LOOP_35_1.v",
      "impl\/verilog\/make_go_fast_fifo_w8_d2_S.v",
      "impl\/verilog\/make_go_fast_flow_control_loop_pipe.v",
      "impl\/verilog\/make_go_fast_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/make_go_fast_read_in.v",
      "impl\/verilog\/make_go_fast_reduce_appearances.v",
      "impl\/verilog\/make_go_fast_regslice_both.v",
      "impl\/verilog\/make_go_fast_start_for_count_appearances_U0.v",
      "impl\/verilog\/make_go_fast_start_for_reduce_appearances_U0.v",
      "impl\/verilog\/make_go_fast_start_for_threshold_U0.v",
      "impl\/verilog\/make_go_fast_threshold.v",
      "impl\/verilog\/make_go_fast_threshold_Pipeline_VITIS_LOOP_18_1.v",
      "impl\/verilog\/make_go_fast.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/make_go_fast.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_r:out_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "in_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "in_r_",
      "ports": [
        "in_r_TDATA",
        "in_r_TKEEP",
        "in_r_TLAST",
        "in_r_TREADY",
        "in_r_TSTRB",
        "in_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "in"
        }]
    },
    "out_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "out_r_",
      "ports": [
        "out_r_TDATA",
        "out_r_TREADY",
        "out_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "in_r_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "in_r_TKEEP": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TSTRB": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "make_go_fast",
      "Instances": [
        {
          "ModuleName": "read_in",
          "InstanceName": "read_in_U0"
        },
        {
          "ModuleName": "count_appearances",
          "InstanceName": "count_appearances_U0",
          "Instances": [{
              "ModuleName": "count_appearances_Pipeline_VITIS_LOOP_35_1",
              "InstanceName": "grp_count_appearances_Pipeline_VITIS_LOOP_35_1_fu_69"
            }]
        },
        {
          "ModuleName": "reduce_appearances",
          "InstanceName": "reduce_appearances_U0"
        },
        {
          "ModuleName": "threshold",
          "InstanceName": "threshold_U0",
          "Instances": [{
              "ModuleName": "threshold_Pipeline_VITIS_LOOP_18_1",
              "InstanceName": "grp_threshold_Pipeline_VITIS_LOOP_18_1_fu_61"
            }]
        }
      ]
    },
    "Info": {
      "read_in": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "count_appearances_Pipeline_VITIS_LOOP_35_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "count_appearances": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "reduce_appearances": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "threshold_Pipeline_VITIS_LOOP_18_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "threshold": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "make_go_fast": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "read_in": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1026",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.227"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_4_1",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "97",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "count_appearances_Pipeline_VITIS_LOOP_35_1": {
        "Latency": {
          "LatencyBest": "5125",
          "LatencyAvg": "5125",
          "LatencyWorst": "5125",
          "PipelineII": "5125",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.254"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_35_1",
            "TripCount": "1024",
            "Latency": "5123",
            "PipelineII": "5",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "104",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "222",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "count_appearances": {
        "Latency": {
          "LatencyBest": "5128",
          "LatencyAvg": "5128",
          "LatencyWorst": "5128",
          "PipelineII": "5128",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.254"
        },
        "Area": {
          "FF": "111",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "341",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "reduce_appearances": {
        "Latency": {
          "LatencyBest": "259",
          "LatencyAvg": "259",
          "LatencyWorst": "259",
          "PipelineII": "259",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.411"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_70_1",
            "TripCount": "256",
            "Latency": "257",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "51",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "116",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "threshold_Pipeline_VITIS_LOOP_18_1": {
        "Latency": {
          "LatencyBest": "260",
          "LatencyAvg": "260",
          "LatencyWorst": "260",
          "PipelineII": "260",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.411"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_18_1",
            "TripCount": "256",
            "Latency": "258",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "50",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "129",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "threshold": {
        "Latency": {
          "LatencyBest": "263",
          "LatencyAvg": "263",
          "LatencyWorst": "263",
          "PipelineII": "263",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.411"
        },
        "Area": {
          "FF": "56",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "208",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "make_go_fast": {
        "Latency": {
          "LatencyBest": "5128",
          "LatencyAvg": "5128",
          "LatencyWorst": "5128",
          "PipelineII": "5129",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.411"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "340",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "832",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-08-11 19:26:58 -0500",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
