#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 19 18:50:12 2019
# Process ID: 20880
# Current directory: D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11516 D:\FPGA_WORKSPACES\FPGA_Final_Project\FPGA__Proj\HDMI_game_project\HDMI_game_project.xpr
# Log file: D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/vivado.log
# Journal file: D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.xpr
open_bd_design {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd}
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {16.6666} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {10} CONFIG.MMCM_CLKOUT3_DIVIDE {60} CONFIG.NUM_OUT_CLKS {4} CONFIG.CLKOUT3_JITTER {124.615} CONFIG.CLKOUT3_PHASE_ERROR {96.948} CONFIG.CLKOUT4_JITTER {179.050} CONFIG.CLKOUT4_PHASE_ERROR {96.948}] [get_bd_cells clk_wiz_0]
endgroup
delete_bd_objs [get_bd_nets btn_2_1]
delete_bd_objs [get_bd_nets btn_1_1]
delete_bd_objs [get_bd_nets btn_3_1]
delete_bd_objs [get_bd_nets btn_0_1]
set_property location {1 111 150} [get_bd_cells clean_button_0]
copy_bd_objs /  [get_bd_cells {clean_button_0}]
set_property location {1 206 264} [get_bd_cells clean_button_1]
copy_bd_objs /  [get_bd_cells {clean_button_1}]
set_property location {1 89 358} [get_bd_cells clean_button_2]
copy_bd_objs /  [get_bd_cells {clean_button_1}]
set_property location {1 194 479} [get_bd_cells clean_button_3]
set_property location {1 97 -68} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out4] [get_bd_pins clean_button_0/clk]
connect_bd_net [get_bd_pins clean_button_1/clk] [get_bd_pins clk_wiz_0/clk_out4]
connect_bd_net [get_bd_pins clean_button_2/clk] [get_bd_pins clk_wiz_0/clk_out4]
connect_bd_net [get_bd_pins clean_button_3/clk] [get_bd_pins clk_wiz_0/clk_out4]
connect_bd_net [get_bd_ports btn_0] [get_bd_pins clean_button_0/async_btn]
connect_bd_net [get_bd_ports btn_1] [get_bd_pins clean_button_1/async_btn]
connect_bd_net [get_bd_ports btn_2] [get_bd_pins clean_button_2/async_btn]
connect_bd_net [get_bd_ports btn_3] [get_bd_pins clean_button_3/async_btn]
connect_bd_net [get_bd_pins clean_button_0/clean] [get_bd_pins HDMI_test_0/btn0]
connect_bd_net [get_bd_pins clean_button_1/clean] [get_bd_pins HDMI_test_0/btn1]
connect_bd_net [get_bd_pins clean_button_2/clean] [get_bd_pins HDMI_test_0/btn2]
connect_bd_net [get_bd_pins clean_button_3/clean] [get_bd_pins HDMI_test_0/btn3]
set_property  ip_repo_paths  {d:/FPGA_WORKSPACES/Vivado_HLS/hls_multiplier/solution1/impl/ip D:/FPGA_WORKSPACES/Vivado_HLS/Tictactoe/solution1/impl/ip d:/FPGA_WORKSPACES/FPGA_Final_Project/Interface/solution1/impl/ip d:/FPGA_WORKSPACES/Vivado_HLS/Interface/solution1/impl/ip} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:TicTacToe:1.0 TicTacToe_0
endgroup
update_module_reference Testing_HDMI_HDMI_test_0_0
set_property location {4.5 1445 709} [get_bd_cells Interface_0]
set_property location {3 1163 620} [get_bd_cells TicTacToe_0]
set_property  ip_repo_paths  {d:/FPGA_WORKSPACES/Vivado_HLS/Tictactoe/solution1/impl/ip d:/FPGA_WORKSPACES/FPGA_Final_Project/Interface/solution1/impl/ip d:/FPGA_WORKSPACES/Vivado_HLS/Interface/solution1/impl/ip} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/FPGA_WORKSPACES/FPGA_Final_Project/Interface/solution1/impl/ip d:/FPGA_WORKSPACES/Vivado_HLS/Interface/solution1/impl/ip} [current_project]
update_ip_catalog
set_property  ip_repo_paths  d:/FPGA_WORKSPACES/Vivado_HLS/Interface/solution1/impl/ip [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
save_bd_design
reset_run synth_1
reset_run Testing_HDMI_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
open_bd_design {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd}
set_property  ip_repo_paths  D:/FPGA_WORKSPACES/FPGA_Final_Project/Interface/solution1/impl/ip [current_project]
update_ip_catalog
report_ip_status -name ip_status 
upgrade_ip [get_ips  {Testing_HDMI_HDMI_test_0_0 Testing_HDMI_Interface_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {Testing_HDMI_HDMI_test_0_0 Testing_HDMI_Interface_0_0}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd]
reset_run Testing_HDMI_clk_wiz_0_0_synth_1
reset_run Testing_HDMI_clean_button_0_0_synth_1
reset_run Testing_HDMI_clean_button_0_1_synth_1
launch_runs -jobs 8 {Testing_HDMI_clk_wiz_0_0_synth_1 Testing_HDMI_clean_button_0_0_synth_1 Testing_HDMI_clean_button_0_1_synth_1 Testing_HDMI_clean_button_1_0_synth_1 Testing_HDMI_clean_button_1_1_synth_1 Testing_HDMI_TicTacToe_0_0_synth_1 Testing_HDMI_HDMI_test_0_0_synth_1 Testing_HDMI_Interface_0_0_synth_1}
set_property location {3 1446 495} [get_bd_cells Interface_0]
update_ip_catalog -rebuild
upgrade_ip -vlnv xilinx.com:hls:Interface:1.0 [get_ips  Testing_HDMI_Interface_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Testing_HDMI_Interface_0_0] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd]
launch_runs -jobs 8 {Testing_HDMI_TicTacToe_0_0_synth_1 Testing_HDMI_Interface_0_0_synth_1}
update_ip_catalog -rebuild
upgrade_ip -vlnv xilinx.com:hls:Interface:1.0 [get_ips  Testing_HDMI_Interface_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Testing_HDMI_Interface_0_0] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd]
launch_runs -jobs 8 {Testing_HDMI_TicTacToe_0_0_synth_1 Testing_HDMI_Interface_0_0_synth_1}
set_property location {1.5 759 -89} [get_bd_cells Interface_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins Interface_0/ap_clk]
connect_bd_net [get_bd_pins HDMI_test_0/x_value] [get_bd_pins Interface_0/x_V]
connect_bd_net [get_bd_pins HDMI_test_0/y_value] [get_bd_pins Interface_0/y_V]
connect_bd_net [get_bd_pins Interface_0/XY_Red_V] [get_bd_pins HDMI_test_0/XY_Red]
connect_bd_net [get_bd_pins Interface_0/XY_Green_V] [get_bd_pins HDMI_test_0/XY_Green]
connect_bd_net [get_bd_pins Interface_0/XY_Blue_V] [get_bd_pins HDMI_test_0/XY_Blue]
save_bd_design
reset_run Testing_HDMI_TicTacToe_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
validate_bd_design
report_ip_status -name ip_status 
set_property  ip_repo_paths  {d:/FPGA_WORKSPACES/FPGA_Final_Project/Interface/solution1/impl/ip D:/FPGA_WORKSPACES/Vivado_HLS/Tictactoe/solution1/impl/ip} [current_project]
update_ip_catalog
report_ip_status -name ip_status 
reset_run synth_1
reset_run Testing_HDMI_TicTacToe_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (25 MHz)" }  [get_bd_pins TicTacToe_0/ap_clk]
set_property location {2 787 619} [get_bd_cells rst_clk_wiz_0_25M]
set_property location {2 717 167} [get_bd_cells rst_clk_wiz_0_25M]
set_property location {2 637 657} [get_bd_cells rst_clk_wiz_0_25M]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_module_reference Testing_HDMI_HDMI_test_0_0
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/Testing_HDMI_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/Testing_HDMI_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
open_bd_design {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd}
report_ip_status -name ip_status 
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:Interface:1.0 [get_ips  Testing_HDMI_Interface_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Testing_HDMI_Interface_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd]
catch { config_ip_cache -export [get_ips -all Testing_HDMI_Interface_0_0] }
export_ip_user_files -of_objects [get_files D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd]
launch_runs -jobs 8 Testing_HDMI_Interface_0_0_synth_1
export_simulation -of_objects [get_files D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd] -directory D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.ip_user_files -ipstatic_source_dir D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.cache/compile_simlib/modelsim} {questa=D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.cache/compile_simlib/questa} {riviera=D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
launch_runs impl_1 -jobs 8
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd]
refresh_design
open_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/Testing_HDMI_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/Testing_HDMI_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
update_ip_catalog -rebuild
close_hw
open_bd_design {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd}
upgrade_ip -vlnv xilinx.com:hls:Interface:1.0 [get_ips  Testing_HDMI_Interface_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Testing_HDMI_Interface_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
report_ip_status -name ip_status 
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/Testing_HDMI_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/Testing_HDMI_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/Testing_HDMI_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:Interface:1.0 [get_ips  Testing_HDMI_Interface_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Testing_HDMI_Interface_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd]
catch { config_ip_cache -export [get_ips -all Testing_HDMI_Interface_0_0] }
export_ip_user_files -of_objects [get_files D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd]
launch_runs -jobs 8 Testing_HDMI_Interface_0_0_synth_1
export_simulation -of_objects [get_files D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd] -directory D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.ip_user_files -ipstatic_source_dir D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.cache/compile_simlib/modelsim} {questa=D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.cache/compile_simlib/questa} {riviera=D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/Testing_HDMI_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:Interface:1.0 [get_ips  Testing_HDMI_Interface_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Testing_HDMI_Interface_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd]
connect_bd_net [get_bd_pins Interface_0/ap_clk] [get_bd_pins clk_wiz_0/clk_out3]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/Testing_HDMI_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
report_ip_status -name ip_status 
open_bd_design {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd}
import_files -norecurse D:/FPGA_WORKSPACES/FPGA_Final_Project/pong.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/imports/FPGA_Final_Project/pong.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/imports/FPGA_Final_Project/pong.v
remove_files  D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/imports/FPGA_Final_Project/pong.v
import_files -force -norecurse D:/FPGA_WORKSPACES/FPGA_Final_Project/pong.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/imports/FPGA_Final_Project/pong.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/imports/FPGA_Final_Project/pong.v
remove_files  D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/imports/FPGA_Final_Project/pong.v
remove_files  D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/imports/FPGA_Final_Project/pong.v
import_files -force -norecurse D:/FPGA_WORKSPACES/FPGA_Final_Project/pong.v
update_compile_order -fileset sources_1
open_bd_design {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd}
export_ip_user_files -of_objects  [get_files D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/imports/FPGA_Final_Project/pong.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/imports/FPGA_Final_Project/pong.v
remove_files  D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/imports/FPGA_Final_Project/pong.v
report_ip_status -name ip_status 
update_ip_catalog -rebuild
update_ip_catalog -rebuild
update_ip_catalog -rebuild
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:Interface:1.0 [get_ips  Testing_HDMI_Interface_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Testing_HDMI_Interface_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd]
catch { config_ip_cache -export [get_ips -all Testing_HDMI_Interface_0_0] }
export_ip_user_files -of_objects [get_files D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd]
launch_runs -jobs 8 Testing_HDMI_Interface_0_0_synth_1
export_simulation -of_objects [get_files D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd] -directory D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.ip_user_files -ipstatic_source_dir D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.cache/compile_simlib/modelsim} {questa=D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.cache/compile_simlib/questa} {riviera=D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_pins Interface_0/move_down] [get_bd_pins clean_button_3/clean]
connect_bd_net [get_bd_pins Interface_0/move_up] [get_bd_pins clean_button_2/clean]
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/Testing_HDMI_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/Testing_HDMI_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
update_ip_catalog -rebuild
update_ip_catalog -rebuild
open_bd_design {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:Interface:1.0 [get_ips  Testing_HDMI_Interface_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Testing_HDMI_Interface_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd]
catch { config_ip_cache -export [get_ips -all Testing_HDMI_Interface_0_0] }
export_ip_user_files -of_objects [get_files D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd]
launch_runs -jobs 8 Testing_HDMI_Interface_0_0_synth_1
export_simulation -of_objects [get_files D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd] -directory D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.ip_user_files -ipstatic_source_dir D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.cache/compile_simlib/modelsim} {questa=D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.cache/compile_simlib/questa} {riviera=D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/Testing_HDMI_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/Testing_HDMI_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/Testing_HDMI_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
update_ip_catalog -rebuild
