// Seed: 1917709092
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd12
) (
    input supply1 id_0,
    output wor id_1,
    input wire _id_2,
    input supply1 id_3
);
  logic [1 : id_2] id_5;
  ;
  wire id_6;
  always @(1 or posedge id_3) id_5 = -1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
