#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Dec 15 18:13:27 2021
# Process ID: 161089
# Current directory: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/design_1_RSD_0_0_synth_1
# Command line: vivado -log design_1_RSD_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_RSD_0_0.tcl
# Log file: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/design_1_RSD_0_0_synth_1/design_1_RSD_0_0.vds
# Journal file: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/design_1_RSD_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_RSD_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd_ip/Vivado'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_RSD_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 161219
WARNING: [Synth 8-2507] parameter declaration becomes local in PipelinedRefDivider with formal parameter declaration list [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/ExecUnit/PipelinedRefDivider.sv:29]
WARNING: [Synth 8-2507] parameter declaration becomes local in PipelinedRefDivider with formal parameter declaration list [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/ExecUnit/PipelinedRefDivider.sv:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2115.453 ; gain = 0.000 ; free physical = 3571 ; free virtual = 8597
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_RSD_0_0' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_RSD_0_0/synth/design_1_RSD_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'RSD' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Main_Vivado.v:6]
INFO: [Synth 8-6157] synthesizing module 'Main_Zynq_Wrapper' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Main_Zynq_Wrapper.sv:22]
	Parameter MEM_INIT_HEX_FILE bound to: (null) - type: string 
INFO: [Synth 8-6157] synthesizing module 'Axi4MemoryIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/Axi4MemoryIF.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'Axi4MemoryIF' (0#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/Axi4MemoryIF.sv:15]
INFO: [Synth 8-6157] synthesizing module 'Axi4LiteControlRegisterIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/Axi4LiteControlRegisterIF.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'Axi4LiteControlRegisterIF' (0#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/Axi4LiteControlRegisterIF.sv:14]
INFO: [Synth 8-6157] synthesizing module 'Axi4LiteControlRegisterIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/Axi4LiteControlRegisterIF.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'Axi4LiteControlRegisterIF' (0#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/Axi4LiteControlRegisterIF.sv:14]
INFO: [Synth 8-6157] synthesizing module 'Main_Zynq' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Main_Zynq.sv:19]
	Parameter MEM_INIT_HEX_FILE bound to: (null) - type: string 
WARNING: [Synth 8-330] inout connections inferred for interface port 'Axi4MemoryIF' with no modport [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Main_Zynq_Wrapper.sv:110]
WARNING: [Synth 8-330] inout connections inferred for interface port 'Axi4LiteControlRegisterIF' with no modport [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Main_Zynq_Wrapper.sv:114]
WARNING: [Synth 8-330] inout connections inferred for interface port 'Axi4LiteControlRegisterIF' with no modport [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Main_Zynq_Wrapper.sv:115]
INFO: [Synth 8-6157] synthesizing module 'ResetController' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/ResetController.sv:7]
	Parameter CYCLE_OF_RESET_SEQUENCE bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResetController' (1#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/ResetController.sv:7]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/Axi4Memory.sv:54]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/Axi4Memory.sv:54]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/Axi4Memory.sv:54]
INFO: [Synth 8-6157] synthesizing module 'Axi4Memory' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/Axi4Memory.sv:15]
	Parameter MEMORY_AXI4_BURST_LEN bound to: 1 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 0 - type: integer 
	Parameter C_MASTER_LENGTH bound to: 12 - type: integer 
	Parameter C_NO_BURSTS_REQ bound to: 9 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
	Parameter INIT_COMPARE bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'FreeList' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/FreeList.sv:11]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter ENTRY_WIDTH bound to: 2 - type: integer 
	Parameter BIT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'QueuePointer' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/Queue.sv:17]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter INITIAL_HEAD_PTR bound to: 0 - type: integer 
	Parameter INITIAL_TAIL_PTR bound to: 0 - type: integer 
	Parameter INITIAL_COUNT bound to: 4 - type: integer 
	Parameter BIT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'QueuePointer' (2#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/Queue.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'FreeList' (3#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/FreeList.sv:11]
INFO: [Synth 8-6157] synthesizing module 'MemoryReadReqQueue' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/MemoryReadReqQueue.sv:14]
INFO: [Synth 8-6157] synthesizing module 'QueuePointer__parameterized0' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/Queue.sv:17]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter INITIAL_HEAD_PTR bound to: 0 - type: integer 
	Parameter INITIAL_TAIL_PTR bound to: 0 - type: integer 
	Parameter INITIAL_COUNT bound to: 0 - type: integer 
	Parameter BIT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'QueuePointer__parameterized0' (3#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/Queue.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'MemoryReadReqQueue' (4#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/MemoryReadReqQueue.sv:14]
INFO: [Synth 8-6157] synthesizing module 'DistributedDualPortRAM' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:637]
	Parameter ENTRY_NUM bound to: 4 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 64 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DistributedDualPortRAM' (5#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:637]
INFO: [Synth 8-6157] synthesizing module 'MemoryWriteDataQueue' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/MemoryWriteDataQueue.sv:14]
INFO: [Synth 8-6157] synthesizing module 'QueuePointer__parameterized1' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/Queue.sv:17]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter INITIAL_HEAD_PTR bound to: 0 - type: integer 
	Parameter INITIAL_TAIL_PTR bound to: 0 - type: integer 
	Parameter INITIAL_COUNT bound to: 0 - type: integer 
	Parameter BIT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'QueuePointer__parameterized1' (5#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/Queue.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'MemoryWriteDataQueue' (6#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/MemoryWriteDataQueue.sv:14]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/Axi4Memory.sv:54]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/Axi4Memory.sv:54]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/Axi4Memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'Axi4Memory' (7#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/Axi4Memory.sv:15]
INFO: [Synth 8-6157] synthesizing module 'Axi4LitePlToPsControlRegister' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/Axi4LiteControlRegister.sv:15]
INFO: [Synth 8-6157] synthesizing module 'ControlQueue' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/ControlQueue.sv:14]
INFO: [Synth 8-6157] synthesizing module 'QueuePointer__parameterized2' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/Queue.sv:17]
	Parameter SIZE bound to: 64 - type: integer 
	Parameter INITIAL_HEAD_PTR bound to: 0 - type: integer 
	Parameter INITIAL_TAIL_PTR bound to: 0 - type: integer 
	Parameter INITIAL_COUNT bound to: 0 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'QueuePointer__parameterized2' (7#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/Queue.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'ControlQueue' (8#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/ControlQueue.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'Axi4LitePlToPsControlRegister' (9#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/Axi4LiteControlRegister.sv:15]
INFO: [Synth 8-6157] synthesizing module 'Axi4LitePsToPlControlRegister' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/Axi4LiteControlRegister.sv:216]
	Parameter WORD_NUM bound to: 2 - type: integer 
	Parameter WORD_NUM_BIT_SIZE bound to: 1 - type: integer 
	Parameter FULL_OFFSET bound to: 0 - type: integer 
	Parameter MEMORY_WORDCOUNT_OFFSET bound to: 3 - type: integer 
	Parameter EMPTY_OFFSET bound to: 4 - type: integer 
	Parameter POPED_DATACOUNT_OFFSET bound to: 5 - type: integer 
	Parameter PUSHED_DATA_OFFSET bound to: 0 - type: integer 
	Parameter MEMORY_ADDR_OFFSET bound to: 1 - type: integer 
	Parameter PROGRAM_WORDSIZE_OFFSET bound to: 2 - type: integer 
	Parameter RSD_RUN_OFFSET bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Axi4LitePsToPlControlRegister' (10#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Memory/Axi4LiteControlRegister.sv:216]
INFO: [Synth 8-6157] synthesizing module 'Core' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Core.sv:18]
INFO: [Synth 8-6157] synthesizing module 'DebugIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Debug/DebugIF.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'DebugIF' (10#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Debug/DebugIF.sv:17]
INFO: [Synth 8-6157] synthesizing module 'PerformanceCounterIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Debug/PerformanceCounterIF.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'PerformanceCounterIF' (10#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Debug/PerformanceCounterIF.sv:12]
INFO: [Synth 8-6157] synthesizing module 'PerformanceCounter' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Debug/PerformanceCounter.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'PerformanceCounter' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Debug/PerformanceCounter.sv:9]
INFO: [Synth 8-6157] synthesizing module 'ControllerIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/ControllerIF.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'ControllerIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/ControllerIF.sv:13]
INFO: [Synth 8-6157] synthesizing module 'NextPCStageIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/FetchStage/NextPCStageIF.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'NextPCStageIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/FetchStage/NextPCStageIF.sv:14]
INFO: [Synth 8-6157] synthesizing module 'FetchStageIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/FetchStage/FetchStageIF.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'FetchStageIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/FetchStage/FetchStageIF.sv:14]
INFO: [Synth 8-6157] synthesizing module 'PreDecodeStageIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/PreDecodeStageIF.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'PreDecodeStageIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/PreDecodeStageIF.sv:13]
INFO: [Synth 8-6157] synthesizing module 'DecodeStageIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/DecodeStageIF.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'DecodeStageIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/DecodeStageIF.sv:13]
INFO: [Synth 8-6157] synthesizing module 'RenameStageIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/RenameStageIF.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'RenameStageIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/RenameStageIF.sv:15]
INFO: [Synth 8-6157] synthesizing module 'ScheduleStageIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/ScheduleStageIF.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'ScheduleStageIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/ScheduleStageIF.sv:13]
INFO: [Synth 8-6157] synthesizing module 'IntegerIssueStageIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/IntegerBackEnd/IntegerIssueStageIF.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'IntegerIssueStageIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/IntegerBackEnd/IntegerIssueStageIF.sv:13]
INFO: [Synth 8-6157] synthesizing module 'IntegerRegisterReadStageIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStageIF.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'IntegerRegisterReadStageIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStageIF.sv:10]
INFO: [Synth 8-6157] synthesizing module 'IntegerExecutionStageIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/IntegerBackEnd/IntegerExecutionStageIF.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'IntegerExecutionStageIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/IntegerBackEnd/IntegerExecutionStageIF.sv:15]
INFO: [Synth 8-6157] synthesizing module 'ComplexIntegerIssueStageIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStageIF.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'ComplexIntegerIssueStageIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStageIF.sv:13]
INFO: [Synth 8-6157] synthesizing module 'ComplexIntegerRegisterReadStageIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStageIF.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'ComplexIntegerRegisterReadStageIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStageIF.sv:9]
INFO: [Synth 8-6157] synthesizing module 'ComplexIntegerExecutionStageIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStageIF.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'ComplexIntegerExecutionStageIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStageIF.sv:12]
INFO: [Synth 8-6157] synthesizing module 'MemoryIssueStageIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/MemoryBackEnd/MemoryIssueStageIF.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'MemoryIssueStageIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/MemoryBackEnd/MemoryIssueStageIF.sv:13]
INFO: [Synth 8-6157] synthesizing module 'MemoryRegisterReadStageIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStageIF.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'MemoryRegisterReadStageIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStageIF.sv:14]
INFO: [Synth 8-6157] synthesizing module 'MemoryExecutionStageIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/MemoryBackEnd/MemoryExecutionStageIF.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'MemoryExecutionStageIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/MemoryBackEnd/MemoryExecutionStageIF.sv:15]
INFO: [Synth 8-6157] synthesizing module 'MemoryTagAccessStageIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStageIF.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'MemoryTagAccessStageIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStageIF.sv:13]
INFO: [Synth 8-6157] synthesizing module 'MemoryAccessStageIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/MemoryBackEnd/MemoryAccessStageIF.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'MemoryAccessStageIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/MemoryBackEnd/MemoryAccessStageIF.sv:13]
INFO: [Synth 8-6157] synthesizing module 'CommitStageIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/CommitStageIF.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'CommitStageIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/CommitStageIF.sv:9]
INFO: [Synth 8-6157] synthesizing module 'CacheSystemIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Cache/CacheSystemIF.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'CacheSystemIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Cache/CacheSystemIF.sv:12]
INFO: [Synth 8-6157] synthesizing module 'RenameLogicIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/RenameLogic/RenameLogicIF.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'RenameLogicIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/RenameLogic/RenameLogicIF.sv:14]
INFO: [Synth 8-6157] synthesizing module 'ActiveListIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/RenameLogic/ActiveListIF.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'ActiveListIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/RenameLogic/ActiveListIF.sv:16]
INFO: [Synth 8-6157] synthesizing module 'SchedulerIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Scheduler/SchedulerIF.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'SchedulerIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Scheduler/SchedulerIF.sv:16]
INFO: [Synth 8-6157] synthesizing module 'WakeupSelectIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Scheduler/WakeupSelectIF.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'WakeupSelectIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Scheduler/WakeupSelectIF.sv:12]
INFO: [Synth 8-6157] synthesizing module 'RegisterFileIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/RegisterFile/RegisterFileIF.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFileIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/RegisterFile/RegisterFileIF.sv:12]
INFO: [Synth 8-6157] synthesizing module 'BypassNetworkIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/RegisterFile/BypassNetworkIF.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'BypassNetworkIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/RegisterFile/BypassNetworkIF.sv:13]
INFO: [Synth 8-6157] synthesizing module 'LoadStoreUnitIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/LoadStoreUnit/LoadStoreUnitIF.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'LoadStoreUnitIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/LoadStoreUnit/LoadStoreUnitIF.sv:17]
INFO: [Synth 8-6157] synthesizing module 'RecoveryManagerIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Recovery/RecoveryManagerIF.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'RecoveryManagerIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Recovery/RecoveryManagerIF.sv:15]
INFO: [Synth 8-6157] synthesizing module 'CSR_UnitIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Privileged/CSR_UnitIF.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'CSR_UnitIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Privileged/CSR_UnitIF.sv:17]
INFO: [Synth 8-6157] synthesizing module 'IO_UnitIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/IO/IO_UnitIF.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'IO_UnitIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/IO/IO_UnitIF.sv:15]
INFO: [Synth 8-6157] synthesizing module 'MulDivUnitIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/MulDivUnit/MulDivUnitIF.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'MulDivUnitIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/MulDivUnit/MulDivUnitIF.sv:17]
INFO: [Synth 8-6157] synthesizing module 'CacheFlushManagerIF' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Cache/CacheFlushManagerIF.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'CacheFlushManagerIF' (11#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Cache/CacheFlushManagerIF.sv:19]
INFO: [Synth 8-6157] synthesizing module 'Controller' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Controller.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (12#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Controller.sv:9]
INFO: [Synth 8-6157] synthesizing module 'MemoryAccessController' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Cache/MemoryAccessController.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'MemoryAccessController' (13#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Cache/MemoryAccessController.sv:19]
INFO: [Synth 8-6157] synthesizing module 'NextPCStage' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/FetchStage/NextPCStage.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'NextPCStage' (14#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/FetchStage/NextPCStage.sv:22]
INFO: [Synth 8-6157] synthesizing module 'PC' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/FetchStage/PC.sv:13]
INFO: [Synth 8-6157] synthesizing module 'FlipFlopWE' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/FlipFlop.sv:42]
	Parameter FF_WIDTH bound to: 19 - type: integer 
	Parameter RESET_VALUE bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FlipFlopWE' (15#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/FlipFlop.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'PC' (16#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/FetchStage/PC.sv:13]
INFO: [Synth 8-6157] synthesizing module 'BTB' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/FetchUnit/BTB.sv:13]
INFO: [Synth 8-6157] synthesizing module 'BlockMultiBankRAM' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:1348]
	Parameter ENTRY_NUM bound to: 1024 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 19 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 10 - type: integer 
	Parameter BANK_NUM_BIT_WIDTH bound to: 1 - type: integer 
	Parameter BANK_NUM bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BlockMultiBankRAM_Body' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:1422]
	Parameter ENTRY_NUM bound to: 1024 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 19 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 10 - type: integer 
	Parameter BANK_NUM_BIT_WIDTH bound to: 1 - type: integer 
	Parameter BANK_NUM bound to: 2 - type: integer 
	Parameter BANK_INDEX_BIT_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BlockDualPortRAM' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:20]
	Parameter ENTRY_NUM bound to: 512 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 19 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BlockDualPortRAM' (17#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'BlockMultiBankRAM_Body' (18#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:1422]
INFO: [Synth 8-6155] done synthesizing module 'BlockMultiBankRAM' (19#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:1348]
INFO: [Synth 8-6157] synthesizing module 'QueuePointer__parameterized3' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/Queue.sv:17]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter INITIAL_HEAD_PTR bound to: 0 - type: integer 
	Parameter INITIAL_TAIL_PTR bound to: 0 - type: integer 
	Parameter INITIAL_COUNT bound to: 0 - type: integer 
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'QueuePointer__parameterized3' (19#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/Queue.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'BTB' (20#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/FetchUnit/BTB.sv:13]
INFO: [Synth 8-6157] synthesizing module 'BranchPredictor' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/FetchUnit/BranchPredictor.sv:14]
INFO: [Synth 8-6157] synthesizing module 'PAp' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/FetchUnit/PAp.sv:32]
INFO: [Synth 8-6157] synthesizing module 'BlockMultiBankRAM__parameterized0' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:1348]
	Parameter ENTRY_NUM bound to: 32 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 64 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 5 - type: integer 
	Parameter BANK_NUM_BIT_WIDTH bound to: 1 - type: integer 
	Parameter BANK_NUM bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BlockMultiBankRAM_Body__parameterized0' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:1422]
	Parameter ENTRY_NUM bound to: 32 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 64 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 5 - type: integer 
	Parameter BANK_NUM_BIT_WIDTH bound to: 1 - type: integer 
	Parameter BANK_NUM bound to: 2 - type: integer 
	Parameter BANK_INDEX_BIT_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BlockDualPortRAM__parameterized0' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:20]
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 64 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BlockDualPortRAM__parameterized0' (20#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'BlockMultiBankRAM_Body__parameterized0' (20#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:1422]
INFO: [Synth 8-6155] done synthesizing module 'BlockMultiBankRAM__parameterized0' (20#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:1348]
INFO: [Synth 8-6155] done synthesizing module 'PAp' (21#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/FetchUnit/PAp.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'BranchPredictor' (22#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/FetchUnit/BranchPredictor.sv:14]
INFO: [Synth 8-6157] synthesizing module 'FetchStage' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/FetchStage/FetchStage.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'FetchStage' (23#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/FetchStage/FetchStage.sv:14]
INFO: [Synth 8-6157] synthesizing module 'ICache' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Cache/ICache.sv:167]
INFO: [Synth 8-6157] synthesizing module 'ICacheArray' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Cache/ICache.sv:16]
INFO: [Synth 8-6157] synthesizing module 'BlockDualPortRAM__parameterized1' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:20]
	Parameter ENTRY_NUM bound to: 256 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 76 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BlockDualPortRAM__parameterized1' (23#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'ICacheArray' (24#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Cache/ICache.sv:16]
INFO: [Synth 8-6157] synthesizing module 'ICacheNRUStateArray' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Cache/ICache.sv:87]
INFO: [Synth 8-6157] synthesizing module 'BlockDualPortRAM__parameterized2' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:20]
	Parameter ENTRY_NUM bound to: 256 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BlockDualPortRAM__parameterized2' (24#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'ICacheNRUStateArray' (25#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Cache/ICache.sv:87]
INFO: [Synth 8-6157] synthesizing module 'ICacheHitLogic' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Cache/ICache.sv:142]
INFO: [Synth 8-6155] done synthesizing module 'ICacheHitLogic' (26#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Cache/ICache.sv:142]
INFO: [Synth 8-6155] done synthesizing module 'ICache' (27#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Cache/ICache.sv:167]
INFO: [Synth 8-6157] synthesizing module 'PreDecodeStage' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/PreDecodeStage.sv:19]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Decoder/Decoder.sv:1263]
INFO: [Synth 8-226] default block is never used [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Decoder/OpFormat.sv:451]
INFO: [Synth 8-226] default block is never used [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Decoder/OpFormat.sv:595]
INFO: [Synth 8-226] default block is never used [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Decoder/OpFormat.sv:487]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Decoder/Decoder.sv:1107]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Decoder/Decoder.sv:1012]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (28#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Decoder/Decoder.sv:1263]
INFO: [Synth 8-6155] done synthesizing module 'PreDecodeStage' (29#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/PreDecodeStage.sv:19]
INFO: [Synth 8-6157] synthesizing module 'DecodeStage' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/DecodeStage.sv:69]
INFO: [Synth 8-6157] synthesizing module 'DecodedBranchResolver' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Decoder/DecodedBranchResolver.sv:18]
	Parameter RAS_ENTRY_NUM bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DecodedBranchResolver' (30#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Decoder/DecodedBranchResolver.sv:18]
INFO: [Synth 8-6157] synthesizing module 'MicroOpPicker' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/DecodeStage.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'MicroOpPicker' (31#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/DecodeStage.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'DecodeStage' (32#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/DecodeStage.sv:69]
INFO: [Synth 8-6157] synthesizing module 'RenameStage' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/RenameStage.sv:110]
INFO: [Synth 8-6157] synthesizing module 'RenameStageSerializer' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/RenameStage.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'RenameStageSerializer' (33#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/RenameStage.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'RenameStage' (34#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/RenameStage.sv:110]
INFO: [Synth 8-6157] synthesizing module 'RenameLogic' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/RenameLogic/RenameLogic.sv:14]
INFO: [Synth 8-6157] synthesizing module 'MultiWidthFreeList' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/FreeList.sv:68]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 6 - type: integer 
	Parameter PUSH_WIDTH bound to: 2 - type: integer 
	Parameter POP_WIDTH bound to: 2 - type: integer 
	Parameter INITIAL_LENGTH bound to: 32 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MultiWidthQueuePointer' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/Queue.sv:187]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter INITIAL_HEAD_PTR bound to: 0 - type: integer 
	Parameter INITIAL_TAIL_PTR bound to: 32 - type: integer 
	Parameter INITIAL_COUNT bound to: 32 - type: integer 
	Parameter PUSH_WIDTH bound to: 2 - type: integer 
	Parameter POP_WIDTH bound to: 2 - type: integer 
	Parameter ENABLE_SPECIFIED_ENTRY_NUM bound to: 1'b0 
	Parameter INDEX_BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MultiWidthQueuePointer' (35#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/Queue.sv:187]
INFO: [Synth 8-6157] synthesizing module 'DistributedMultiBankRAM' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:1150]
	Parameter ENTRY_NUM bound to: 32 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 6 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 5 - type: integer 
	Parameter BANK_NUM_BIT_WIDTH bound to: 1 - type: integer 
	Parameter BANK_NUM bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DistributedMultiBankRAM_ForGE2Banks' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:1219]
	Parameter ENTRY_NUM bound to: 32 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 6 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 5 - type: integer 
	Parameter BANK_NUM_BIT_WIDTH bound to: 1 - type: integer 
	Parameter BANK_NUM bound to: 2 - type: integer 
	Parameter BANK_INDEX_BIT_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RegisterDualPortRAM' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:684]
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 6 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RegisterDualPortRAM' (36#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:684]
INFO: [Synth 8-6155] done synthesizing module 'DistributedMultiBankRAM_ForGE2Banks' (37#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:1219]
INFO: [Synth 8-6155] done synthesizing module 'DistributedMultiBankRAM' (38#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:1150]
INFO: [Synth 8-6155] done synthesizing module 'MultiWidthFreeList' (39#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/FreeList.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'RenameLogic' (40#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/RenameLogic/RenameLogic.sv:14]
INFO: [Synth 8-6157] synthesizing module 'RenameLogicCommitter' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/RenameLogic/RenameLogicCommitter.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'RenameLogicCommitter' (41#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/RenameLogic/RenameLogicCommitter.sv:16]
INFO: [Synth 8-6157] synthesizing module 'ActiveList' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/RenameLogic/ActiveList.sv:27]
	Parameter EXEC_STATE_WRITE_NUM bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BiTailMultiWidthQueuePointer' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/Queue.sv:381]
	Parameter SIZE bound to: 64 - type: integer 
	Parameter INITIAL_HEAD_PTR bound to: 0 - type: integer 
	Parameter INITIAL_TAIL_PTR bound to: 0 - type: integer 
	Parameter INITIAL_COUNT bound to: 0 - type: integer 
	Parameter PUSH_WIDTH bound to: 2 - type: integer 
	Parameter POP_WIDTH bound to: 2 - type: integer 
	Parameter INDEX_BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BiTailMultiWidthQueuePointer' (42#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/Queue.sv:381]
INFO: [Synth 8-6157] synthesizing module 'DistributedMultiBankRAM__parameterized0' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:1150]
	Parameter ENTRY_NUM bound to: 64 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 47 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 6 - type: integer 
	Parameter BANK_NUM_BIT_WIDTH bound to: 1 - type: integer 
	Parameter BANK_NUM bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DistributedMultiBankRAM_ForGE2Banks__parameterized0' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:1219]
	Parameter ENTRY_NUM bound to: 64 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 47 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 6 - type: integer 
	Parameter BANK_NUM_BIT_WIDTH bound to: 1 - type: integer 
	Parameter BANK_NUM bound to: 2 - type: integer 
	Parameter BANK_INDEX_BIT_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DistributedDualPortRAM__parameterized0' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:637]
	Parameter ENTRY_NUM bound to: 32 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 47 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DistributedDualPortRAM__parameterized0' (42#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:637]
INFO: [Synth 8-6155] done synthesizing module 'DistributedMultiBankRAM_ForGE2Banks__parameterized0' (42#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:1219]
INFO: [Synth 8-6155] done synthesizing module 'DistributedMultiBankRAM__parameterized0' (42#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:1150]
INFO: [Synth 8-6157] synthesizing module 'DistributedMultiPortRAM' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:1021]
	Parameter ENTRY_NUM bound to: 64 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 1 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 7 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LVT_DistributedMultiPortRAM' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:791]
	Parameter ENTRY_NUM bound to: 64 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 1 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 7 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 6 - type: integer 
	Parameter WRITE_NUM_BIT_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DistributedDualPortRAM__parameterized1' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:637]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ENTRY_NUM bound to: 64 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 1 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DistributedDualPortRAM__parameterized1' (42#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:637]
	Parameter ENTRY_NUM bound to: 64 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 3 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 7 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 6 - type: integer 
	Parameter WRITE_NUM_BIT_SIZE bound to: 3 - type: integer 
	Parameter ENTRY_NUM bound to: 64 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 3 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DistributedDualPortRAM__parameterized2' (42#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:637]
INFO: [Synth 8-6155] done synthesizing module 'XOR_DistributedMultiPortRAM' (43#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:887]
INFO: [Synth 8-6155] done synthesizing module 'LVT_DistributedMultiPortRAM' (44#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:791]
INFO: [Synth 8-6155] done synthesizing module 'DistributedMultiPortRAM' (45#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:1021]
INFO: [Synth 8-6155] done synthesizing module 'ActiveList' (46#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/RenameLogic/ActiveList.sv:27]
	Parameter ENTRY_NUM bound to: 32 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 10 - type: integer 
	Parameter READ_NUM bound to: 6 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 5 - type: integer 
	Parameter ENTRY_NUM bound to: 32 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 10 - type: integer 
	Parameter READ_NUM bound to: 6 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 5 - type: integer 
	Parameter WRITE_NUM_BIT_SIZE bound to: 1 - type: integer 
	Parameter ENTRY_NUM bound to: 32 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 10 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DistributedDualPortRAM__parameterized3' (46#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:637]
	Parameter ENTRY_NUM bound to: 32 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 1 - type: integer 
	Parameter READ_NUM bound to: 6 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 5 - type: integer 
	Parameter WRITE_NUM_BIT_SIZE bound to: 1 - type: integer 
	Parameter ENTRY_NUM bound to: 32 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 1 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DistributedDualPortRAM__parameterized4' (46#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:637]
INFO: [Synth 8-6155] done synthesizing module 'XOR_DistributedMultiPortRAM__parameterized0' (46#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/RAM.sv:887]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ENTRY_NUM bound to: 32 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 6 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 5 - type: integer 
	Parameter ENTRY_NUM bound to: 32 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 6 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 5 - type: integer 
	Parameter WRITE_NUM_BIT_SIZE bound to: 1 - type: integer 
	Parameter ENTRY_NUM bound to: 32 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 6 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 5 - type: integer 
	Parameter ENTRY_NUM bound to: 32 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 1 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 5 - type: integer 
	Parameter WRITE_NUM_BIT_SIZE bound to: 1 - type: integer 
	Parameter ENTRY_NUM bound to: 1024 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 1 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 1 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 10 - type: integer 
	Parameter BANK_NUM_BIT_WIDTH bound to: 1 - type: integer 
	Parameter BANK_NUM bound to: 2 - type: integer 
	Parameter ENTRY_NUM bound to: 1024 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 1 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 1 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 10 - type: integer 
	Parameter BANK_NUM_BIT_WIDTH bound to: 1 - type: integer 
	Parameter BANK_NUM bound to: 2 - type: integer 
	Parameter BANK_INDEX_BIT_SIZE bound to: 9 - type: integer 
	Parameter ENTRY_NUM bound to: 512 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 1 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 9 - type: integer 
	Parameter SIZE bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 4 - type: integer 
	Parameter PUSH_WIDTH bound to: 7 - type: integer 
	Parameter POP_WIDTH bound to: 2 - type: integer 
	Parameter INITIAL_LENGTH bound to: 16 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter SIZE bound to: 16 - type: integer 
	Parameter INITIAL_HEAD_PTR bound to: 0 - type: integer 
	Parameter INITIAL_TAIL_PTR bound to: 16 - type: integer 
	Parameter INITIAL_COUNT bound to: 16 - type: integer 
	Parameter PUSH_WIDTH bound to: 7 - type: integer 
	Parameter POP_WIDTH bound to: 2 - type: integer 
	Parameter ENABLE_SPECIFIED_ENTRY_NUM bound to: 1'b0 
	Parameter INDEX_BIT_WIDTH bound to: 4 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 4 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 7 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter BANK_NUM_BIT_WIDTH bound to: 3 - type: integer 
	Parameter BANK_NUM bound to: 8 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 4 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 7 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter BANK_NUM_BIT_WIDTH bound to: 3 - type: integer 
	Parameter BANK_NUM bound to: 8 - type: integer 
	Parameter BANK_INDEX_BIT_SIZE bound to: 1 - type: integer 
	Parameter ENTRY_NUM bound to: 2 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 4 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 1 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 208 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 208 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter WRITE_NUM_BIT_SIZE bound to: 1 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 208 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 58 - type: integer 
	Parameter READ_NUM bound to: 1 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 58 - type: integer 
	Parameter READ_NUM bound to: 1 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter WRITE_NUM_BIT_SIZE bound to: 1 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 58 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 1 - type: integer 
	Parameter READ_NUM bound to: 1 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter WRITE_NUM_BIT_SIZE bound to: 1 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 1 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 101 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 101 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter WRITE_NUM_BIT_SIZE bound to: 1 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 101 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter REPLAY_QUEUE_MAX_INTERVAL bound to: 5 - type: integer 
	Parameter REPLAY_QUEUE_MAX_INTERVAL_BIT_WIDTH bound to: 3 - type: integer 
	Parameter SIZE bound to: 20 - type: integer 
	Parameter INITIAL_HEAD_PTR bound to: 0 - type: integer 
	Parameter INITIAL_TAIL_PTR bound to: 0 - type: integer 
	Parameter INITIAL_COUNT bound to: 0 - type: integer 
	Parameter BIT_WIDTH bound to: 5 - type: integer 
	Parameter ENTRY_NUM bound to: 32 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 702 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 5 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 7 - type: integer 
	Parameter READ_NUM bound to: 4 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 7 - type: integer 
	Parameter READ_NUM bound to: 4 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter WRITE_NUM_BIT_SIZE bound to: 1 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 7 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 1 - type: integer 
	Parameter READ_NUM bound to: 4 - type: integer 
	Parameter WRITE_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter WRITE_NUM_BIT_SIZE bound to: 1 - type: integer 
	Parameter SRC_OP_NUM bound to: 2 - type: integer 
	Parameter REG_NUM_BIT_WIDTH bound to: 6 - type: integer 
	Parameter ENTRY_NUM bound to: 64 - type: integer 
	Parameter READY_WRITE_NUM bound to: 6 - type: integer 
	Parameter READY_READ_NUM bound to: 4 - type: integer 
	Parameter ENTRY_NUM bound to: 64 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 1 - type: integer 
	Parameter READ_NUM bound to: 4 - type: integer 
	Parameter WRITE_NUM bound to: 6 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 6 - type: integer 
	Parameter ENTRY_NUM bound to: 64 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 1 - type: integer 
	Parameter READ_NUM bound to: 4 - type: integer 
	Parameter WRITE_NUM bound to: 6 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 6 - type: integer 
	Parameter WRITE_NUM_BIT_SIZE bound to: 3 - type: integer 
	Parameter ENTRY_NUM bound to: 64 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 3 - type: integer 
	Parameter READ_NUM bound to: 4 - type: integer 
	Parameter WRITE_NUM bound to: 6 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 6 - type: integer 
	Parameter WRITE_NUM_BIT_SIZE bound to: 3 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter GRANT_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter GRANT_NUM bound to: 1 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/IntegerBackEnd/IntegerExecutionStage.sv:177]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/IntegerBackEnd/IntegerExecutionStage.sv:177]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStage.sv:284]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter PIPELINE_DEPTH bound to: 3 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter PIPELINE_DEPTH bound to: 3 - type: integer 
	Parameter RESULT_PIPELINE_DEPTH bound to: 1 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DIVIDER_WIDTH bound to: 33 - type: integer 
	Parameter MAX_LOOP_COUNT bound to: 33 - type: integer 
	Parameter DATA_MINUS_ONE bound to: -1 - type: integer 
	Parameter DATA_MINIMUM bound to: -2147483648 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/MulDivUnit/MulDivUnit.sv:80]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStage.sv:299]
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter SIZE bound to: 16 - type: integer 
	Parameter INITIAL_HEAD_PTR bound to: 0 - type: integer 
	Parameter INITIAL_TAIL_PTR bound to: 0 - type: integer 
	Parameter INITIAL_COUNT bound to: 0 - type: integer 
	Parameter PUSH_WIDTH bound to: 2 - type: integer 
	Parameter POP_WIDTH bound to: 2 - type: integer 
	Parameter INDEX_BIT_WIDTH bound to: 4 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 38 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 1 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 38 - type: integer 
	Parameter READ_NUM bound to: 2 - type: integer 
	Parameter WRITE_NUM bound to: 1 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
	Parameter WRITE_NUM_BIT_SIZE bound to: 1 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 38 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 4 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/LoadStoreUnit/LoadStoreUnitTypes.sv:42]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/LoadStoreUnit/LoadStoreUnitTypes.sv:42]
	Parameter ENTRY_NUM bound to: 256 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 8 - type: integer 
	Parameter PORT_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 8 - type: integer 
	Parameter ENTRY_NUM bound to: 256 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 1 - type: integer 
	Parameter PORT_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 8 - type: integer 
	Parameter ENTRY_NUM bound to: 256 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 12 - type: integer 
	Parameter PORT_NUM bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 8 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Cache/DCache.sv:1076]
WARNING: [Synth 8-2898] ignoring assertion [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Cache/DCache.sv:1106]
WARNING: [Synth 8-2898] ignoring assertion [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Cache/DCache.sv:1144]
	Parameter REG_READ_NUM bound to: 10 - type: integer 
	Parameter REG_WRITE_NUM bound to: 4 - type: integer 
	Parameter ENTRY_NUM bound to: 64 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 33 - type: integer 
	Parameter READ_NUM bound to: 10 - type: integer 
	Parameter WRITE_NUM bound to: 4 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 6 - type: integer 
	Parameter ENTRY_NUM bound to: 64 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 33 - type: integer 
	Parameter READ_NUM bound to: 10 - type: integer 
	Parameter WRITE_NUM bound to: 4 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 6 - type: integer 
	Parameter WRITE_NUM_BIT_SIZE bound to: 2 - type: integer 
	Parameter ENTRY_NUM bound to: 64 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 33 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 6 - type: integer 
	Parameter ENTRY_NUM bound to: 64 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 2 - type: integer 
	Parameter READ_NUM bound to: 10 - type: integer 
	Parameter WRITE_NUM bound to: 4 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 6 - type: integer 
	Parameter WRITE_NUM_BIT_SIZE bound to: 2 - type: integer 
	Parameter ENTRY_NUM bound to: 64 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 2 - type: integer 
	Parameter INDEX_BIT_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Privileged/CSR_Unit.sv:50]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Privileged/CSR_Unit.sv:113]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Privileged/CSR_Unit.sv:120]
INFO: [Synth 8-226] default block is never used [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Cache/CacheFlushManager.sv:62]
WARNING: [Synth 8-689] width (3) of port connection 'axi4MemoryIF_M_AXI_AWUSER' does not match port width (2) of module 'Main_Zynq_Wrapper' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Main_Vivado.v:121]
WARNING: [Synth 8-689] width (3) of port connection 'axi4MemoryIF_M_AXI_WUSER' does not match port width (2) of module 'Main_Zynq_Wrapper' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Main_Vivado.v:127]
WARNING: [Synth 8-689] width (2) of port connection 'axi4MemoryIF_M_AXI_AWID' does not match port width (1) of module 'RSD' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_RSD_0_0/synth/design_1_RSD_0_0.v:315]
WARNING: [Synth 8-689] width (4) of port connection 'axi4MemoryIF_M_AXI_AWQOS' does not match port width (2) of module 'RSD' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_RSD_0_0/synth/design_1_RSD_0_0.v:323]
WARNING: [Synth 8-689] width (2) of port connection 'axi4MemoryIF_M_AXI_AWUSER' does not match port width (3) of module 'RSD' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_RSD_0_0/synth/design_1_RSD_0_0.v:324]
WARNING: [Synth 8-689] width (2) of port connection 'axi4MemoryIF_M_AXI_WUSER' does not match port width (3) of module 'RSD' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_RSD_0_0/synth/design_1_RSD_0_0.v:330]
WARNING: [Synth 8-689] width (2) of port connection 'axi4MemoryIF_M_AXI_BID' does not match port width (1) of module 'RSD' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_RSD_0_0/synth/design_1_RSD_0_0.v:333]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2411.598 ; gain = 296.145 ; free physical = 3226 ; free virtual = 8268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2420.504 ; gain = 305.051 ; free physical = 2942 ; free virtual = 7983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2420.504 ; gain = 305.051 ; free physical = 2942 ; free virtual = 7983
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2420.504 ; gain = 0.000 ; free physical = 3262 ; free virtual = 8300
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2585.316 ; gain = 0.000 ; free physical = 4132 ; free virtual = 9168
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2591.254 ; gain = 5.938 ; free physical = 4119 ; free virtual = 9154
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2591.254 ; gain = 475.801 ; free physical = 4226 ; free virtual = 9266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2591.254 ; gain = 475.801 ; free physical = 4226 ; free virtual = 9266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2591.254 ; gain = 475.801 ; free physical = 4227 ; free virtual = 9267
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'regPhase_reg' in module 'ICache'
INFO: [Synth 8-802] inferred FSM for state register 'regPhase_reg' in module 'RenameStageSerializer'
INFO: [Synth 8-802] inferred FSM for state register 'regPhase_reg' in module 'DCacheController'
INFO: [Synth 8-802] inferred FSM for state register 'mshr_reg[0][phase]' in module 'DCacheMissHandler'
INFO: [Synth 8-802] inferred FSM for state register 'mshr_reg[1][phase]' in module 'DCacheMissHandler'
INFO: [Synth 8-802] inferred FSM for state register 'regState_reg[phase]' in module 'RecoveryManager'
INFO: [Synth 8-802] inferred FSM for state register 'regPhase_reg' in module 'CacheFlushManager'
WARNING: [Synth 8-327] inferring latch for variable 'isFlushed_reg[1]' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Pipeline/FetchStage/FetchStage.sv:130]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
 ICACHE_PHASE_READ_CACHE |                          0000001 |                              000
ICACHE_PHASE_FLUSH_PREPARE |                          0000010 |                              100
ICACHE_PHASE_FLUSH_PROCESSING |                          0000100 |                              101
ICACHE_PHASE_FLUSH_COMPLETE |                          0001000 |                              110
ICACHE_PHASE_MISS_READ_MEM_REQUEST |                          0010000 |                              001
ICACHE_PHASE_MISS_READ_MEM_RECEIVE |                          0100000 |                              010
ICACHE_PHASE_MISS_WRITE_CACHE |                          1000000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'regPhase_reg' using encoding 'one-hot' in module 'ICache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                               00
                 iSTATE0 |                                1 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'regPhase_reg' using encoding 'sequential' in module 'RenameStageSerializer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     DCACHE_PHASE_NORMAL |                              001 |                               00
DCACHE_PHASE_FLUSH_PROCESSING |                              010 |                               01
DCACHE_PHASE_FLUSH_COMPLETE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'regPhase_reg' using encoding 'one-hot' in module 'DCacheController'
INFO: [Synth 8-3971] The signal "BlockTrueDualPortRAM__parameterized0:/genblk1[1].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "BlockTrueDualPortRAM__parameterized1:/genblk1[1].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "BlockTrueDualPortRAM:/genblk1[1].array_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00000 |                            00000
*
MSHR_PHASE_VICTIM_REQUEST |                            00001 |                            00111
MSHR_PHASE_VICTIM_RECEIVE_TAG |                            00010 |                            01000
MSHR_PHASE_VICTIM_RECEIVE_DATA |                            00011 |                            01001
MSHR_PHASE_VICTIM_WRITE_TO_MEM |                            00100 |                            01010
MSHR_PHASE_VICTIM_WRITE_COMPLETE |                            00101 |                            01011
MSHR_PHASE_MISS_READ_MEM_REQUEST |                            00110 |                            01101
MSHR_PHASE_MISS_READ_MEM_RECEIVE |                            00111 |                            01110
MSHR_PHASE_MISS_MERGE_STORE_DATA |                            01000 |                            01100
MSHR_PHASE_UNCACHABLE_WRITE_TO_MEM |                            01001 |                            01111
MSHR_PHASE_UNCACHABLE_WRITE_COMPLETE |                            01010 |                            10000
MSHR_PHASE_MISS_WRITE_CACHE_REQUEST |                            01011 |                            10001
MSHR_PHASE_MISS_HANDLING_COMPLETE |                            01100 |                            10010
MSHR_PHASE_FLUSH_VICTIM_REQEUST |                            01101 |                            00001
MSHR_PHASE_FLUSH_VICTIM_RECEIVE_TAG |                            01110 |                            00010
MSHR_PHASE_FLUSH_VICTIM_RECEIVE_DATA |                            01111 |                            00011
MSHR_PHASE_FLUSH_VICTIM_WRITE_TO_MEM |                            10000 |                            00100
MSHR_PHASE_FLUSH_VICTIM_WRITE_COMPLETE |                            10001 |                            00101
  MSHR_PHASE_FLUSH_CHECK |                            10010 |                            00110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mshr_reg[0][phase]' using encoding 'sequential' in module 'DCacheMissHandler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                            00000
*
MSHR_PHASE_VICTIM_REQUEST |                             0001 |                            00111
MSHR_PHASE_VICTIM_RECEIVE_TAG |                             0010 |                            01000
MSHR_PHASE_VICTIM_RECEIVE_DATA |                             0011 |                            01001
MSHR_PHASE_VICTIM_WRITE_TO_MEM |                             0100 |                            01010
MSHR_PHASE_VICTIM_WRITE_COMPLETE |                             0101 |                            01011
MSHR_PHASE_MISS_READ_MEM_REQUEST |                             0110 |                            01101
MSHR_PHASE_MISS_READ_MEM_RECEIVE |                             0111 |                            01110
MSHR_PHASE_MISS_MERGE_STORE_DATA |                             1000 |                            01100
MSHR_PHASE_UNCACHABLE_WRITE_TO_MEM |                             1001 |                            01111
MSHR_PHASE_UNCACHABLE_WRITE_COMPLETE |                             1010 |                            10000
MSHR_PHASE_MISS_WRITE_CACHE_REQUEST |                             1011 |                            10001
MSHR_PHASE_MISS_HANDLING_COMPLETE |                             1100 |                            10010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mshr_reg[1][phase]' using encoding 'sequential' in module 'DCacheMissHandler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'regState_reg[phase]' using encoding 'one-hot' in module 'RecoveryManager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              PHASE_FREE |                               00 |                               00
      PHASE_SEND_REQUEST |                               01 |                               01
        PHASE_PROCESSING |                               10 |                               10
           PHASE_WAITING |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'regPhase_reg' using encoding 'sequential' in module 'CacheFlushManager'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2591.254 ; gain = 475.801 ; free physical = 2230 ; free virtual = 7286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 4     
	   2 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 12    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 4     
	   2 Input   19 Bit       Adders := 15    
	   2 Input   15 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 3     
	   3 Input    7 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 22    
	   4 Input    6 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 4     
	   3 Input    5 Bit       Adders := 7     
	   2 Input    5 Bit       Adders := 15    
	   4 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 27    
	   5 Input    4 Bit       Adders := 2     
	   4 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 5     
	   3 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 23    
	   3 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input    208 Bit         XORs := 4     
	   2 Input    101 Bit         XORs := 4     
	   2 Input     32 Bit         XORs := 2     
	   7 Input      3 Bit         XORs := 9     
	   6 Input      3 Bit         XORs := 10    
	   4 Input      2 Bit         XORs := 14    
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 25    
+---Registers : 
	              150 Bit    Registers := 8     
	               76 Bit    Registers := 2     
	               66 Bit    Registers := 1     
	               64 Bit    Registers := 10    
	               50 Bit    Registers := 10    
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 133   
	               30 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 45    
	               19 Bit    Registers := 79    
	               16 Bit    Registers := 37    
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 32    
	               12 Bit    Registers := 12    
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 44    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 160   
	                5 Bit    Registers := 82    
	                4 Bit    Registers := 169   
	                3 Bit    Registers := 83    
	                2 Bit    Registers := 496   
	                1 Bit    Registers := 615   
+---Multipliers : 
	              33x33  Multipliers := 1     
+---RAMs : 
	              19K Bit	(256 X 76 bit)          RAMs := 2     
	               9K Bit	(512 X 19 bit)          RAMs := 2     
	               3K Bit	(256 X 12 bit)          RAMs := 2     
	               2K Bit	(256 X 8 bit)          RAMs := 16    
	             1024 Bit	(16 X 64 bit)          RAMs := 2     
	              512 Bit	(512 X 1 bit)          RAMs := 2     
	              512 Bit	(256 X 2 bit)          RAMs := 1     
	              256 Bit	(256 X 1 bit)          RAMs := 3     
+---Muxes : 
	   2 Input  150 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 34    
	   4 Input   64 Bit        Muxes := 3     
	  19 Input   64 Bit        Muxes := 2     
	  13 Input   64 Bit        Muxes := 2     
	   2 Input   58 Bit        Muxes := 1     
	   2 Input   50 Bit        Muxes := 6     
	  10 Input   50 Bit        Muxes := 2     
	   4 Input   49 Bit        Muxes := 2     
	   2 Input   47 Bit        Muxes := 8     
	   4 Input   37 Bit        Muxes := 2     
	   4 Input   34 Bit        Muxes := 2     
	   4 Input   33 Bit        Muxes := 10    
	   2 Input   33 Bit        Muxes := 19    
	   3 Input   33 Bit        Muxes := 2     
	   6 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 108   
	   3 Input   32 Bit        Muxes := 9     
	   5 Input   32 Bit        Muxes := 10    
	   7 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 58    
	  15 Input   32 Bit        Muxes := 1     
	  36 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   4 Input   31 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 25    
	  19 Input   20 Bit        Muxes := 2     
	  13 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 63    
	   4 Input   19 Bit        Muxes := 3     
	   3 Input   19 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 81    
	   4 Input   16 Bit        Muxes := 2     
	  17 Input   16 Bit        Muxes := 3     
	   9 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 4     
	   7 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 11    
	   4 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 26    
	   2 Input    8 Bit        Muxes := 19    
	   4 Input    8 Bit        Muxes := 4     
	  19 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 25    
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 134   
	   4 Input    6 Bit        Muxes := 2     
	  34 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 334   
	  19 Input    5 Bit        Muxes := 2     
	  13 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 149   
	   7 Input    4 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	  15 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 50    
	   3 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 2     
	  10 Input    3 Bit        Muxes := 4     
	   8 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 373   
	   6 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 18    
	   4 Input    2 Bit        Muxes := 13    
	   5 Input    2 Bit        Muxes := 3     
	  10 Input    2 Bit        Muxes := 2     
	   8 Input    2 Bit        Muxes := 4     
	  11 Input    2 Bit        Muxes := 2     
	  19 Input    2 Bit        Muxes := 1     
	  13 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1316  
	   3 Input    1 Bit        Muxes := 36    
	   5 Input    1 Bit        Muxes := 16    
	   7 Input    1 Bit        Muxes := 19    
	   4 Input    1 Bit        Muxes := 25    
	   6 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 12    
	  11 Input    1 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 5     
	  19 Input    1 Bit        Muxes := 33    
	  13 Input    1 Bit        Muxes := 28    
	   8 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port prev\.clk in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port prev\.rst in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.clk in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.rst in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.rstStart in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.allocate[0] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.allocate[1] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.allocatedPtr[0][3] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.allocatedPtr[0][2] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.allocatedPtr[0][1] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.allocatedPtr[0][0] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.allocatedPtr[1][3] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.allocatedPtr[1][2] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.allocatedPtr[1][1] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.allocatedPtr[1][0] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.allocatable in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.write[0] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.write[1] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.writePtr[0][3] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.writePtr[0][2] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.writePtr[0][1] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.writePtr[0][0] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.writePtr[1][3] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.writePtr[1][2] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.writePtr[1][1] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.writePtr[1][0] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.writeAL_Ptr[0][5] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.writeAL_Ptr[0][4] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.writeAL_Ptr[0][3] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.writeAL_Ptr[0][2] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.writeAL_Ptr[0][1] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.writeAL_Ptr[0][0] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.writeAL_Ptr[1][5] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.writeAL_Ptr[1][4] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.writeAL_Ptr[1][3] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.writeAL_Ptr[1][2] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.writeAL_Ptr[1][1] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.writeAL_Ptr[1][0] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][149] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][148] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][147] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][146] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][145] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][144] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][143] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][142] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][141] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][140] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][139] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][138] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][137] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][136] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][135] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][134] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][133] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][132] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][131] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][130] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][129] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][128] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][127] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][126] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][125] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][124] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][123] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][122] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][121] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][120] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][119] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][118] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][117] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][116] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][115] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][114] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][113] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][112] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][111] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][110] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][109] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][108] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][107] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][106] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][105] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][104] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][103] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][102] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][101] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][100] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][99] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][98] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][97] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][96] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][95] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][94] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][93] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][92] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][91] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][90] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][89] in module IntegerRegisterWriteStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port scheduler\.intWriteData[0][intOpInfo][88] in module IntegerRegisterWriteStage is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][24]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][4]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][25]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][5]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][22]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][2]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][23]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][3]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][20]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][21]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][30]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][10]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][31]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][11]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][28]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][8]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][29]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][9]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][26]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][6]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][27]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][7]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][36]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][16]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][37]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][17]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][34]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][14]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][35]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][15]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][32]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][12]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][33]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][13]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][42]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][22]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][43]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][23]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][40]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][20]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][41]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][21]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][38]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][18]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][39]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][19]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][48]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][28]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][49]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][29]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][46]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][26]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][47]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][27]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][44]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][24]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][45]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][25]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][54]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][History][2]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][55]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][History][3]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][52]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][History][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][53]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][History][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][50]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][30]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][51]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Address][31]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][60]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][1][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][61]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][2][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][58]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][0][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][59]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][1][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][56]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][History][4]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][57]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][0][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][66]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][4][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][67]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][5][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][64]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][3][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][65]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][4][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][62]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][2][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][63]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][3][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][72]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][7][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][73]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][8][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][70]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][6][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][71]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][7][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][68]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][5][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][69]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][6][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][78]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][10][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][79]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][11][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][76]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][9][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][77]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][10][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][74]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][8][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][75]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][9][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][84]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][13][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][85]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][14][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][82]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][12][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][83]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][13][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][80]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][11][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][81]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][12][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][90]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][16][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][91]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][17][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][88]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][15][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][89]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][16][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][86]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][14][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][87]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][15][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][96]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][19][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][97]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][20][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][94]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][18][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][95]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][19][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][92]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][17][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][93]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][18][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][102]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][22][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][103]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][23][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][100]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][21][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][101]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][22][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][98]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][20][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][99]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][21][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][108]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][25][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][109]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][26][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][106]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][24][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][107]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][25][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][104]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][23][1]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[1][intQueueData][intOpInfo][105]' (FDE) to 'intRwStage/pipeReg_reg[1][brResult][phtPrevValue][Entries][Counters][24][0]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[0][intQueueData][intOpInfo][28]' (FDE) to 'intRwStage/pipeReg_reg[0][brResult][phtPrevValue][Address][8]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[0][intQueueData][intOpInfo][29]' (FDE) to 'intRwStage/pipeReg_reg[0][brResult][phtPrevValue][Address][9]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[0][intQueueData][intOpInfo][26]' (FDE) to 'intRwStage/pipeReg_reg[0][brResult][phtPrevValue][Address][6]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[0][intQueueData][intOpInfo][27]' (FDE) to 'intRwStage/pipeReg_reg[0][brResult][phtPrevValue][Address][7]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[0][intQueueData][intOpInfo][24]' (FDE) to 'intRwStage/pipeReg_reg[0][brResult][phtPrevValue][Address][4]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[0][intQueueData][intOpInfo][25]' (FDE) to 'intRwStage/pipeReg_reg[0][brResult][phtPrevValue][Address][5]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[0][intQueueData][intOpInfo][34]' (FDE) to 'intRwStage/pipeReg_reg[0][brResult][phtPrevValue][Address][14]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[0][intQueueData][intOpInfo][35]' (FDE) to 'intRwStage/pipeReg_reg[0][brResult][phtPrevValue][Address][15]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[0][intQueueData][intOpInfo][32]' (FDE) to 'intRwStage/pipeReg_reg[0][brResult][phtPrevValue][Address][12]'
INFO: [Synth 8-3886] merging instance 'intRwStage/pipeReg_reg[0][intQueueData][intOpInfo][33]' (FDE) to 'intRwStage/pipeReg_reg[0][brResult][phtPrevValue][Address][13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (registerFile/p_0_in_inferred/\regRstIndex_reg[regNum][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (registerFile/p_0_in_inferred/\regRstIndex_reg[regNum][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (issueQueue/returnIndexOffset0_inferred/\returnIndexOffset_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (renameLogic/\scalarFreeList/rstIndex0_inferred /\scalarFreeList/rstIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (maStage/\pipeReg_reg[1][execState][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (maStage/\pipeReg_reg[0][isStore] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeCommitter/GenerateDCacheWriteEnable_return0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mtStage/\pipeReg_reg[1][condEnabled] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mtStage/\pipeReg_reg[0][memQueueData][memOpInfo][hasAllocatedMSHR] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memRwStage/\pipeReg_reg[1][execState][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memRwStage/\pipeReg_reg[0][isStore] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (replayQueue/\replayEntryReg_reg[memData][1][memOpInfo][hasAllocatedMSHR] )
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "pdStage/genblk1[0].decoder/insnInfo" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "pdStage/genblk1[0].decoder/insnInfo" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "pdStage/genblk1[1].decoder/insnInfo" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "pdStage/genblk1[1].decoder/insnInfo" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Core__GB1 has port cacheSystem\.icMemAccessReq[addr][addr][2] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB1 has port cacheSystem\.icMemAccessReq[addr][addr][1] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB1 has port cacheSystem\.icMemAccessReq[addr][addr][0] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB1 has port ctrlIF\.npStageSendBubbleLower driven by constant 0
WARNING: [Synth 8-3917] design Core__GB1 has port npStageIF\.icNextReadAddrIn[isUncachable] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB1 has port npStageIF\.icNextReadAddrIn[isIO] driven by constant 0
INFO: [Synth 8-7067] Removed DRAM instance activeList/i_5/execState/body/(null)[0].(null)[0].rBank/array_reg_0_63_0_0 from module ActiveList due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module ActiveList due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance activeList/i_6/execState/body/(null)[1].(null)[0].rBank/array_reg_0_63_0_0 from module ActiveList due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module ActiveList due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance activeList/i_13/execState/body/(null)[0].(null)[1].rBank/array_reg_0_63_0_0 from module ActiveList due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module ActiveList due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance activeList/i_26/execState/body/(null)[1].(null)[1].rBank/array_reg_0_63_0_0 from module ActiveList due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module ActiveList due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idStage/\pipeReg_reg[0][microOps][0][cond][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (idStage/\pipeReg_reg[0][microOps][1][valid] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idStage/\pipeReg_reg[0][microOps][0][valid] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idStage/\remainingValidMOps_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idStage/\pipeReg_reg[1][microOps][1][undefined] )
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][127] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][126] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][125] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][124] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][123] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][122] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][121] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][120] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][119] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][118] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][117] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][116] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][115] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][114] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][113] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][112] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][111] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][110] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][109] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][108] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][107] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][106] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][105] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][104] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][103] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][102] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][101] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][100] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][99] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][98] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][97] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][96] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][95] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][94] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][93] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][92] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][91] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][90] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][89] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][88] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][87] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][86] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][85] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][84] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][83] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][82] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][81] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][80] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][79] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][78] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][77] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][76] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][75] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][74] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][73] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][72] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][71] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][70] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][69] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][68] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][67] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][66] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][65] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][64] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][63] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][62] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][61] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][60] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][59] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][58] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][57] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][56] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][55] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][54] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][53] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][52] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][51] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][50] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][49] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][48] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][47] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][46] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][45] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][44] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][43] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][42] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][41] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][40] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][39] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][38] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][37] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][36] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][35] driven by constant 0
WARNING: [Synth 8-3917] design Core__GB2 has port port\.executedLoadVectorData[0][34] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "Core__GB2/dCache/array/genblk1[0].dirtyArray/genblk1[0].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Core__GB2/dCache/array/genblk1[0].tagArray/genblk1[0].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Core__GB2/dCache/array/genblk1[1].dirtyArray/genblk1[0].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Core__GB2/dCache/array/genblk1[1].tagArray/genblk1[0].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Core__GB2/dCache/array/genblk2[0].replArray/genblk1[0].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Core__GB2/dCache/array/genblk1[0].genblk1[0].dataArray/genblk1[0].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Core__GB2/dCache/array/genblk1[0].genblk1[1].dataArray/genblk1[0].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Core__GB2/dCache/array/genblk1[0].genblk1[2].dataArray/genblk1[0].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Core__GB2/dCache/array/genblk1[0].genblk1[3].dataArray/genblk1[0].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Core__GB2/dCache/array/genblk1[0].genblk1[4].dataArray/genblk1[0].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Core__GB2/dCache/array/genblk1[0].genblk1[5].dataArray/genblk1[0].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Core__GB2/dCache/array/genblk1[0].genblk1[6].dataArray/genblk1[0].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Core__GB2/dCache/array/genblk1[0].genblk1[7].dataArray/genblk1[0].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Core__GB2/dCache/array/genblk1[1].genblk1[0].dataArray/genblk1[0].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Core__GB2/dCache/array/genblk1[1].genblk1[1].dataArray/genblk1[0].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Core__GB2/dCache/array/genblk1[1].genblk1[2].dataArray/genblk1[0].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Core__GB2/dCache/array/genblk1[1].genblk1[3].dataArray/genblk1[0].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Core__GB2/dCache/array/genblk1[1].genblk1[4].dataArray/genblk1[0].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Core__GB2/dCache/array/genblk1[1].genblk1[5].dataArray/genblk1[0].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Core__GB2/dCache/array/genblk1[1].genblk1[6].dataArray/genblk1[0].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Core__GB2/dCache/array/genblk1[1].genblk1[7].dataArray/genblk1[0].array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dCache/missHandler /\mshr_reg[1][victimAddr][addr][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dCache/missHandler /\mshr_reg[0][victimAddr][addr][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dCache/arrayMux /\portOutRegTagStg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (loadQueue/\loadQueue_reg[14][wordRE][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (loadQueue/\loadQueue_reg[10][wordRE][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (loadQueue/\loadQueue_reg[6][wordRE][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (loadQueue/\loadQueue_reg[2][wordRE][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (loadQueue/\loadQueue_reg[13][wordRE][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (loadQueue/\loadQueue_reg[9][wordRE][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (loadQueue/\loadQueue_reg[5][wordRE][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (loadQueue/\loadQueue_reg[1][wordRE][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (loadQueue/\loadQueue_reg[12][wordRE][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (loadQueue/\loadQueue_reg[8][wordRE][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (loadQueue/\loadQueue_reg[4][wordRE][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (loadQueue/\loadQueue_reg[0][wordRE][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (loadQueue/\loadQueue_reg[11][wordRE][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (loadQueue/\loadQueue_reg[7][wordRE][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (loadQueue/\loadQueue_reg[3][wordRE][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (loadQueue/\loadQueue_reg[15][wordRE][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dCache/arrayMux /\portOutRegTagStg_reg[0][0] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ifStage/regBrPred_reg[0][globalHistory][4] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/Src/Primitives/Multiplier.sv:88]
DSP Report: Generating DSP BlockMulUnit[0].mulUnit/mul/, operation Mode is: A2*B2.
DSP Report: register BlockMulUnit[0].mulUnit/mul/exSrcA_Reg_reg is absorbed into DSP BlockMulUnit[0].mulUnit/mul/.
DSP Report: register BlockMulUnit[0].mulUnit/mul/ is absorbed into DSP BlockMulUnit[0].mulUnit/mul/.
DSP Report: operator BlockMulUnit[0].mulUnit/mul/ is absorbed into DSP BlockMulUnit[0].mulUnit/mul/.
DSP Report: operator BlockMulUnit[0].mulUnit/mul/ is absorbed into DSP BlockMulUnit[0].mulUnit/mul/.
DSP Report: Generating DSP BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register BlockMulUnit[0].mulUnit/mul/exSrcB_Reg_reg is absorbed into DSP BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0].
DSP Report: register BlockMulUnit[0].mulUnit/mul/exSrcA_Reg_reg is absorbed into DSP BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0].
DSP Report: register BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0] is absorbed into DSP BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0].
DSP Report: operator BlockMulUnit[0].mulUnit/mul/ is absorbed into DSP BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0].
DSP Report: operator BlockMulUnit[0].mulUnit/mul/ is absorbed into DSP BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0].
DSP Report: Generating DSP BlockMulUnit[0].mulUnit/mul/, operation Mode is: A2*B2.
DSP Report: register BlockMulUnit[0].mulUnit/mul/ is absorbed into DSP BlockMulUnit[0].mulUnit/mul/.
DSP Report: register BlockMulUnit[0].mulUnit/mul/ is absorbed into DSP BlockMulUnit[0].mulUnit/mul/.
DSP Report: operator BlockMulUnit[0].mulUnit/mul/ is absorbed into DSP BlockMulUnit[0].mulUnit/mul/.
DSP Report: operator BlockMulUnit[0].mulUnit/mul/ is absorbed into DSP BlockMulUnit[0].mulUnit/mul/.
DSP Report: Generating DSP BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register BlockMulUnit[0].mulUnit/mul/exSrcB_Reg_reg is absorbed into DSP BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0].
DSP Report: register BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0] is absorbed into DSP BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0].
DSP Report: register BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0] is absorbed into DSP BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0].
DSP Report: operator BlockMulUnit[0].mulUnit/mul/ is absorbed into DSP BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0].
DSP Report: operator BlockMulUnit[0].mulUnit/mul/ is absorbed into DSP BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0].
INFO: [Synth 8-5546] ROM "csrNext" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csrNext" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csrNext" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csrNext" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csrNext" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csrNext" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csrNext" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_16/regReadyBitTbl/radyBitTable/body/(null)[0].(null)[0].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_17/regReadyBitTbl/radyBitTable/body/(null)[1].(null)[0].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_18/regReadyBitTbl/radyBitTable/body/(null)[2].(null)[0].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_19/regReadyBitTbl/radyBitTable/body/(null)[3].(null)[0].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_20/regReadyBitTbl/radyBitTable/body/(null)[4].(null)[0].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_21/regReadyBitTbl/radyBitTable/body/(null)[5].(null)[0].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_22/regReadyBitTbl/radyBitTable/body/(null)[0].(null)[1].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_23/regReadyBitTbl/radyBitTable/body/(null)[1].(null)[1].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_24/regReadyBitTbl/radyBitTable/body/(null)[2].(null)[1].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_25/regReadyBitTbl/radyBitTable/body/(null)[3].(null)[1].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_26/regReadyBitTbl/radyBitTable/body/(null)[4].(null)[1].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_27/regReadyBitTbl/radyBitTable/body/(null)[5].(null)[1].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_28/regReadyBitTbl/radyBitTable/body/(null)[0].(null)[2].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_29/regReadyBitTbl/radyBitTable/body/(null)[1].(null)[2].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_30/regReadyBitTbl/radyBitTable/body/(null)[2].(null)[2].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_31/regReadyBitTbl/radyBitTable/body/(null)[3].(null)[2].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_32/regReadyBitTbl/radyBitTable/body/(null)[4].(null)[2].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_33/regReadyBitTbl/radyBitTable/body/(null)[5].(null)[2].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_34/regReadyBitTbl/radyBitTable/body/(null)[0].(null)[3].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_35/regReadyBitTbl/radyBitTable/body/(null)[1].(null)[3].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_36/regReadyBitTbl/radyBitTable/body/(null)[2].(null)[3].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_37/regReadyBitTbl/radyBitTable/body/(null)[3].(null)[3].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_38/regReadyBitTbl/radyBitTable/body/(null)[4].(null)[3].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance wakeupLogic/i_39/regReadyBitTbl/radyBitTable/body/(null)[5].(null)[3].rBank/array_reg_0_63_0_0 from module WakeupLogic due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module WakeupLogic due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csrUnit/\csrReg_reg[mip][padding_3][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wakeupPipelineRegister/\intPipeReg_reg[0][0][ptr][0] )
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][47]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][46]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][45]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][44]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][43]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][42]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][41]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][40]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][39]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][38]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][37]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][36]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][35]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][34]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][33]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][32]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][31]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][30]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][29]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][28]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][27]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][26]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][25]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][24]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][23]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][22]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][21]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][20]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][19]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][18]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][17]) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][47]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][46]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][45]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][44]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][43]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][42]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][41]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][40]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][39]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][38]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][37]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][36]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][35]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][34]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][33]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][32]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][31]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][30]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][29]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][28]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][27]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][26]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][25]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][24]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][23]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][22]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][21]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][20]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][19]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][18]__0) is unused and will be removed from module MulDivUnit.
WARNING: [Synth 8-3332] Sequential element (BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0][17]__0) is unused and will be removed from module MulDivUnit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:39 . Memory (MB): peak = 2591.254 ; gain = 475.801 ; free physical = 2595 ; free virtual = 7710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-----------------------+-------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object                                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+-------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Core__GB1              | genblk1[0].array/tagValidArray/array_reg                          | 256 x 76(READ_FIRST)   | W |   | 256 x 76(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Core__GB1              | genblk1[1].array/tagValidArray/array_reg                          | 256 x 76(READ_FIRST)   | W |   | 256 x 76(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Core__GB2              | dCache/array/genblk1[0].dirtyArray/genblk1[0].array_reg           | 256 x 1(READ_FIRST)    | W | R | 256 x 1(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[0].tagArray/genblk1[0].array_reg             | 256 x 12(READ_FIRST)   | W | R | 256 x 12(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[1].dirtyArray/genblk1[0].array_reg           | 256 x 1(READ_FIRST)    | W | R | 256 x 1(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[1].tagArray/genblk1[0].array_reg             | 256 x 12(READ_FIRST)   | W | R | 256 x 12(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk2[0].replArray/genblk1[0].array_reg            | 256 x 1(READ_FIRST)    | W | R | 256 x 1(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[0].genblk1[0].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[0].genblk1[1].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[0].genblk1[2].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[0].genblk1[3].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[0].genblk1[4].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[0].genblk1[5].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[0].genblk1[6].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[0].genblk1[7].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[1].genblk1[0].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[1].genblk1[1].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[1].genblk1[2].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[1].genblk1[3].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[1].genblk1[4].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[1].genblk1[5].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[1].genblk1[6].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[1].genblk1[7].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|\brPred/predictor /pht | rBank/genblk2[0].rBank/array_reg                                  | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\brPred/predictor /pht | rBank/genblk2[1].rBank/array_reg                                  | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Core__GB3              | btb/btbEntryArray/rBank/genblk2[0].rBank/array_reg                | 512 x 19(READ_FIRST)   | W |   | 512 x 19(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Core__GB3              | btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg                | 512 x 19(READ_FIRST)   | W |   | 512 x 19(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|design_1_RSD_0_0       | axi4LitePlToPsControlRegister/controlQueue/controlQueue_reg       | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------------+-------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------------------+----------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                        | RTL Object                                               | Inference | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------+----------------------------------------------------------+-----------+----------------------+----------------+
|registerFile/\phyReg/body/lvt                      | wj[0].wi[1].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[0].wi[2].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[0].wi[3].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[1].wi[0].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[1].wi[2].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[1].wi[3].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[2].wi[0].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[2].wi[1].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[2].wi[3].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[3].wi[0].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[3].wi[1].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[3].wi[2].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[0].ri[0].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[0].ri[1].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[0].ri[2].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[0].ri[3].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[0].ri[4].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[0].ri[5].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[0].ri[6].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[0].ri[7].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[0].ri[8].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[0].ri[9].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[1].ri[0].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[1].ri[1].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[1].ri[2].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[1].ri[3].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[1].ri[4].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[1].ri[5].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[1].ri[6].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[1].ri[7].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[1].ri[8].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[1].ri[9].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[2].ri[0].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[2].ri[1].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[2].ri[2].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[2].ri[3].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[2].ri[4].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[2].ri[5].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[2].ri[6].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[2].ri[7].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[2].ri[8].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[2].ri[9].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[3].ri[0].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[3].ri[1].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[3].ri[2].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[3].ri[3].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[3].ri[4].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[3].ri[5].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[3].ri[6].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[3].ri[7].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[3].ri[8].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[3].ri[9].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile                                       | phyReg/body/(null)[3].(null)[0].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[2].(null)[0].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[1].(null)[0].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[0].(null)[0].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[3].(null)[1].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[2].(null)[1].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[1].(null)[1].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[0].(null)[1].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[3].(null)[2].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[2].(null)[2].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[1].(null)[2].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[0].(null)[2].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[3].(null)[3].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[2].(null)[3].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[1].(null)[3].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[0].(null)[3].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[3].(null)[4].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[2].(null)[4].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[1].(null)[4].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[0].(null)[4].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[3].(null)[5].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[2].(null)[5].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[1].(null)[5].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[0].(null)[5].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[3].(null)[6].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[2].(null)[6].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[1].(null)[6].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[0].(null)[6].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[3].(null)[7].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[2].(null)[7].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[1].(null)[7].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[0].(null)[7].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[3].(null)[8].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[2].(null)[8].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[1].(null)[8].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[0].(null)[8].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[3].(null)[9].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[2].(null)[9].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[1].(null)[9].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[0].(null)[9].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|renameLogic                                        | scalarFreeList/freeList/rBank/genblk2[0].rBank/array_reg | Implied   | 16 x 6               | RAM32M x 1	    | 
|renameLogic                                        | scalarFreeList/freeList/rBank/genblk2[1].rBank/array_reg | Implied   | 16 x 6               | RAM32M x 1	    | 
|memoryDependencyPredictor                          | mdt/rBank/genblk2[0].rBank/array_reg                     | Implied   | 512 x 1              | RAM128X1D x 4	 | 
|memoryDependencyPredictor                          | mdt/rBank/genblk2[1].rBank/array_reg                     | Implied   | 512 x 1              | RAM128X1D x 4	 | 
|issueQueue/issueQueueFreeList                      | freeList/rBank/genblk2[0].rBank/array_reg                | Implied   | 2 x 4                | RAM32M x 1	    | 
|issueQueue/issueQueueFreeList                      | freeList/rBank/genblk2[1].rBank/array_reg                | Implied   | 2 x 4                | RAM32M x 1	    | 
|issueQueue/issueQueueFreeList                      | freeList/rBank/genblk2[2].rBank/array_reg                | Implied   | 2 x 4                | RAM32M x 1	    | 
|issueQueue/issueQueueFreeList                      | freeList/rBank/genblk2[3].rBank/array_reg                | Implied   | 2 x 4                | RAM32M x 1	    | 
|issueQueue/issueQueueFreeList                      | freeList/rBank/genblk2[4].rBank/array_reg                | Implied   | 2 x 4                | RAM32M x 1	    | 
|issueQueue/issueQueueFreeList                      | freeList/rBank/genblk2[5].rBank/array_reg                | Implied   | 2 x 4                | RAM32M x 1	    | 
|issueQueue/issueQueueFreeList                      | freeList/rBank/genblk2[6].rBank/array_reg                | Implied   | 2 x 4                | RAM32M x 1	    | 
|issueQueue/issueQueueFreeList                      | freeList/rBank/genblk2[7].rBank/array_reg                | Implied   | 2 x 4                | RAM32M x 1	    | 
|issueQueue/intPayloadRAM/body                      | wj[0].wi[1].wBank/array_reg                              | Implied   | 16 x 208             | RAM32M x 35	   | 
|issueQueue/intPayloadRAM/body                      | wj[1].wi[0].wBank/array_reg                              | Implied   | 16 x 208             | RAM32M x 35	   | 
|issueQueue/intPayloadRAM/body                      | rj[0].ri[0].rBank/array_reg                              | Implied   | 16 x 208             | RAM32M x 35	   | 
|issueQueue/intPayloadRAM/body                      | rj[0].ri[1].rBank/array_reg                              | Implied   | 16 x 208             | RAM32M x 35	   | 
|issueQueue/intPayloadRAM/body                      | rj[1].ri[0].rBank/array_reg                              | Implied   | 16 x 208             | RAM32M x 35	   | 
|issueQueue/intPayloadRAM/body                      | rj[1].ri[1].rBank/array_reg                              | Implied   | 16 x 208             | RAM32M x 35	   | 
|issueQueue/complexPayloadRAM                       | body/lvt/wj[0].wi[1].wBank/array_reg                     | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|issueQueue/complexPayloadRAM                       | body/lvt/wj[1].wi[0].wBank/array_reg                     | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|issueQueue/complexPayloadRAM                       | body/lvt/rj[0].ri[0].rBank/array_reg                     | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|issueQueue/complexPayloadRAM                       | body/lvt/rj[1].ri[0].rBank/array_reg                     | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|issueQueue/complexPayloadRAM                       | body/(null)[1].(null)[0].rBank/array_reg                 | Implied   | 16 x 58              | RAM32M x 10	   | 
|issueQueue/complexPayloadRAM                       | body/(null)[0].(null)[0].rBank/array_reg                 | Implied   | 16 x 58              | RAM32M x 10	   | 
|issueQueue/memPayloadRAM/body                      | wj[0].wi[1].wBank/array_reg                              | Implied   | 16 x 101             | RAM32M x 17	   | 
|issueQueue/memPayloadRAM/body                      | wj[1].wi[0].wBank/array_reg                              | Implied   | 16 x 101             | RAM32M x 17	   | 
|issueQueue/memPayloadRAM/body                      | rj[0].ri[0].rBank/array_reg                              | Implied   | 16 x 101             | RAM32M x 17	   | 
|issueQueue/memPayloadRAM/body                      | rj[0].ri[1].rBank/array_reg                              | Implied   | 16 x 101             | RAM32M x 17	   | 
|issueQueue/memPayloadRAM/body                      | rj[1].ri[0].rBank/array_reg                              | Implied   | 16 x 101             | RAM32M x 17	   | 
|issueQueue/memPayloadRAM/body                      | rj[1].ri[1].rBank/array_reg                              | Implied   | 16 x 101             | RAM32M x 17	   | 
|replayQueue                                        | replayQueue/array_reg                                    | Implied   | 32 x 702             | RAM32M x 117	  | 
|activeList                                         | activeList/rBank/genblk2[0].rBank/array_reg              | Implied   | 32 x 47              | RAM32M x 8	    | 
|activeList                                         | activeList/rBank/genblk2[1].rBank/array_reg              | Implied   | 32 x 47              | RAM32M x 8	    | 
|activeList/\execState/body/lvt                     | wj[0].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[0].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[0].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[0].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[0].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[0].wi[6].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[1].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[1].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[1].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[1].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[1].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[1].wi[6].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[2].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[2].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[2].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[2].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[2].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[2].wi[6].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[3].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[3].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[3].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[3].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[3].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[3].wi[6].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[4].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[4].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[4].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[4].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[4].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[4].wi[6].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[5].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[5].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[5].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[5].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[5].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[5].wi[6].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[6].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[6].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[6].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[6].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[6].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[6].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[0].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[0].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[1].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[1].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[2].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[2].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[3].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[3].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[4].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[4].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[5].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[5].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[6].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[6].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList                                         | execState/body/(null)[2].(null)[0].rBank/array_reg       | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|activeList                                         | execState/body/(null)[3].(null)[0].rBank/array_reg       | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|activeList                                         | execState/body/(null)[4].(null)[0].rBank/array_reg       | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|activeList                                         | execState/body/(null)[5].(null)[0].rBank/array_reg       | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|activeList                                         | execState/body/(null)[6].(null)[0].rBank/array_reg       | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|activeList                                         | execState/body/(null)[2].(null)[1].rBank/array_reg       | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|activeList                                         | execState/body/(null)[3].(null)[1].rBank/array_reg       | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|activeList                                         | execState/body/(null)[4].(null)[1].rBank/array_reg       | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|activeList                                         | execState/body/(null)[5].(null)[1].rBank/array_reg       | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|activeList                                         | execState/body/(null)[6].(null)[1].rBank/array_reg       | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|Core__GB1                                          | iCache/nruStateArray/nruStateArray/array_reg             | Implied   | 256 x 2              | RAM128X1D x 4	 | 
|storeQueue                                         | storeQueueData/body/(null)[0].rBank/array_reg            | Implied   | 16 x 37              | RAM32M x 7	    | 
|storeQueue                                         | storeQueueData/body/(null)[1].rBank/array_reg            | Implied   | 16 x 38              | RAM32M x 7	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[0].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[0].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[0].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[0].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[0].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[1].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[1].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[1].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[1].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[1].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[2].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[2].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[2].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[2].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[2].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[3].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[3].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[3].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[3].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[3].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[4].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[4].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[4].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[4].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[4].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[5].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[5].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[5].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[5].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[5].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[0].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[0].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[0].ri[2].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[0].ri[3].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[1].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[1].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[1].ri[2].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[1].ri[3].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[2].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[2].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[2].ri[2].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[2].ri[3].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[3].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[3].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[3].ri[2].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[3].ri[3].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[4].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[4].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[4].ri[2].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[4].ri[3].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[5].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[5].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[5].ri[2].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[5].ri[3].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|destinationRAM                                     | dstRAM/body/lvt/wj[0].wi[1].wBank/array_reg              | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|destinationRAM                                     | dstRAM/body/lvt/wj[1].wi[0].wBank/array_reg              | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|destinationRAM                                     | dstRAM/body/lvt/rj[0].ri[0].rBank/array_reg              | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|destinationRAM                                     | dstRAM/body/lvt/rj[0].ri[1].rBank/array_reg              | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|destinationRAM                                     | dstRAM/body/lvt/rj[0].ri[2].rBank/array_reg              | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|destinationRAM                                     | dstRAM/body/lvt/rj[0].ri[3].rBank/array_reg              | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|destinationRAM                                     | dstRAM/body/lvt/rj[1].ri[0].rBank/array_reg              | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|destinationRAM                                     | dstRAM/body/lvt/rj[1].ri[1].rBank/array_reg              | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|destinationRAM                                     | dstRAM/body/lvt/rj[1].ri[2].rBank/array_reg              | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|destinationRAM                                     | dstRAM/body/lvt/rj[1].ri[3].rBank/array_reg              | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|destinationRAM                                     | dstRAM/body/(null)[0].(null)[0].rBank/array_reg          | Implied   | 16 x 7               | RAM32M x 2	    | 
|destinationRAM                                     | dstRAM/body/(null)[0].(null)[1].rBank/array_reg          | Implied   | 16 x 7               | RAM32M x 2	    | 
|destinationRAM                                     | dstRAM/body/(null)[0].(null)[2].rBank/array_reg          | Implied   | 16 x 7               | RAM32M x 2	    | 
|destinationRAM                                     | dstRAM/body/(null)[0].(null)[3].rBank/array_reg          | Implied   | 16 x 7               | RAM32M x 2	    | 
|destinationRAM                                     | dstRAM/body/(null)[1].(null)[0].rBank/array_reg          | Implied   | 16 x 7               | RAM32M x 2	    | 
|destinationRAM                                     | dstRAM/body/(null)[1].(null)[1].rBank/array_reg          | Implied   | 16 x 7               | RAM32M x 2	    | 
|destinationRAM                                     | dstRAM/body/(null)[1].(null)[2].rBank/array_reg          | Implied   | 16 x 7               | RAM32M x 2	    | 
|destinationRAM                                     | dstRAM/body/(null)[1].(null)[3].rBank/array_reg          | Implied   | 16 x 7               | RAM32M x 2	    | 
|retirementRMT                                      | regRMT/body/lvt/wj[0].wi[1].wBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|retirementRMT                                      | regRMT/body/lvt/wj[1].wi[0].wBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|retirementRMT                                      | regRMT/body/lvt/rj[0].ri[0].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|retirementRMT                                      | regRMT/body/lvt/rj[0].ri[1].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|retirementRMT                                      | regRMT/body/lvt/rj[1].ri[0].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|retirementRMT                                      | regRMT/body/lvt/rj[1].ri[1].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|retirementRMT                                      | regRMT/body/(null)[0].(null)[0].rBank/array_reg          | Implied   | 32 x 6               | RAM32M x 1	    | 
|retirementRMT                                      | regRMT/body/(null)[0].(null)[1].rBank/array_reg          | Implied   | 32 x 6               | RAM32M x 1	    | 
|retirementRMT                                      | regRMT/body/(null)[1].(null)[0].rBank/array_reg          | Implied   | 32 x 6               | RAM32M x 1	    | 
|retirementRMT                                      | regRMT/body/(null)[1].(null)[1].rBank/array_reg          | Implied   | 32 x 6               | RAM32M x 1	    | 
|rmt_wat                                            | regRMT/body/lvt/wj[0].wi[1].wBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/wj[1].wi[0].wBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[0].ri[0].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[0].ri[1].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[0].ri[2].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[0].ri[3].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[0].ri[4].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[0].ri[5].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[1].ri[0].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[1].ri[1].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[1].ri[2].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[1].ri[3].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[1].ri[4].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[1].ri[5].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/(null)[1].(null)[0].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[0].(null)[0].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[1].(null)[1].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[0].(null)[1].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[1].(null)[2].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[0].(null)[2].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[1].(null)[3].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[0].(null)[3].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[1].(null)[4].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[0].(null)[4].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[1].(null)[5].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[0].(null)[5].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|design_1_RSD_0_0                                   | axi4Memory/memoryWriteDataQueue/memoryWriteDataQueue_reg | Implied   | 2 x 64               | RAM32M x 11	   | 
|design_1_RSD_0_0                                   | axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg     | Implied   | 4 x 34               | RAM32M x 6	    | 
+---------------------------------------------------+----------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulDivUnit  | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDivUnit  | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MulDivUnit  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDivUnit  | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:47 . Memory (MB): peak = 2591.254 ; gain = 475.801 ; free physical = 2460 ; free virtual = 7613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:54 . Memory (MB): peak = 2591.254 ; gain = 475.801 ; free physical = 2409 ; free virtual = 7563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------------+-------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object                                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+-------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Core__GB1              | genblk1[0].array/tagValidArray/array_reg                          | 256 x 76(READ_FIRST)   | W |   | 256 x 76(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Core__GB1              | genblk1[1].array/tagValidArray/array_reg                          | 256 x 76(READ_FIRST)   | W |   | 256 x 76(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Core__GB2              | dCache/array/genblk1[0].dirtyArray/genblk1[0].array_reg           | 256 x 1(READ_FIRST)    | W | R | 256 x 1(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[0].tagArray/genblk1[0].array_reg             | 256 x 12(READ_FIRST)   | W | R | 256 x 12(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[1].dirtyArray/genblk1[0].array_reg           | 256 x 1(READ_FIRST)    | W | R | 256 x 1(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[1].tagArray/genblk1[0].array_reg             | 256 x 12(READ_FIRST)   | W | R | 256 x 12(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk2[0].replArray/genblk1[0].array_reg            | 256 x 1(READ_FIRST)    | W | R | 256 x 1(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[0].genblk1[0].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[0].genblk1[1].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[0].genblk1[2].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[0].genblk1[3].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[0].genblk1[4].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[0].genblk1[5].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[0].genblk1[6].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[0].genblk1[7].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[1].genblk1[0].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[1].genblk1[1].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[1].genblk1[2].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[1].genblk1[3].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[1].genblk1[4].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[1].genblk1[5].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[1].genblk1[6].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Core__GB2              | dCache/array/genblk1[1].genblk1[7].dataArray/genblk1[0].array_reg | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|\brPred/predictor /pht | rBank/genblk2[0].rBank/array_reg                                  | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\brPred/predictor /pht | rBank/genblk2[1].rBank/array_reg                                  | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Core__GB3              | btb/btbEntryArray/rBank/genblk2[0].rBank/array_reg                | 512 x 19(READ_FIRST)   | W |   | 512 x 19(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Core__GB3              | btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg                | 512 x 19(READ_FIRST)   | W |   | 512 x 19(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|design_1_RSD_0_0       | axi4LitePlToPsControlRegister/controlQueue/controlQueue_reg       | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------------+-------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+---------------------------------------------------+----------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                        | RTL Object                                               | Inference | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------+----------------------------------------------------------+-----------+----------------------+----------------+
|registerFile/\phyReg/body/lvt                      | wj[0].wi[1].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[0].wi[2].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[0].wi[3].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[1].wi[0].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[1].wi[2].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[1].wi[3].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[2].wi[0].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[2].wi[1].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[2].wi[3].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[3].wi[0].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[3].wi[1].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | wj[3].wi[2].wBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[0].ri[0].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[0].ri[1].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[0].ri[2].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[0].ri[3].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[0].ri[4].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[0].ri[5].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[0].ri[6].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[0].ri[7].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[0].ri[8].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[0].ri[9].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[1].ri[0].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[1].ri[1].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[1].ri[2].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[1].ri[3].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[1].ri[4].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[1].ri[5].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[1].ri[6].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[1].ri[7].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[1].ri[8].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[1].ri[9].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[2].ri[0].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[2].ri[1].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[2].ri[2].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[2].ri[3].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[2].ri[4].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[2].ri[5].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[2].ri[6].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[2].ri[7].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[2].ri[8].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[2].ri[9].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[3].ri[0].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[3].ri[1].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[3].ri[2].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[3].ri[3].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[3].ri[4].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[3].ri[5].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[3].ri[6].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[3].ri[7].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[3].ri[8].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile/\phyReg/body/lvt                      | rj[3].ri[9].rBank/array_reg                              | Implied   | 64 x 2               | RAM64M x 1	    | 
|registerFile                                       | phyReg/body/(null)[3].(null)[0].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[2].(null)[0].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[1].(null)[0].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[0].(null)[0].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[3].(null)[1].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[2].(null)[1].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[1].(null)[1].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[0].(null)[1].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[3].(null)[2].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[2].(null)[2].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[1].(null)[2].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[0].(null)[2].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[3].(null)[3].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[2].(null)[3].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[1].(null)[3].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[0].(null)[3].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[3].(null)[4].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[2].(null)[4].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[1].(null)[4].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[0].(null)[4].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[3].(null)[5].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[2].(null)[5].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[1].(null)[5].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[0].(null)[5].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[3].(null)[6].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[2].(null)[6].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[1].(null)[6].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[0].(null)[6].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[3].(null)[7].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[2].(null)[7].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[1].(null)[7].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[0].(null)[7].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[3].(null)[8].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[2].(null)[8].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[1].(null)[8].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[0].(null)[8].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[3].(null)[9].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[2].(null)[9].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[1].(null)[9].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|registerFile                                       | phyReg/body/(null)[0].(null)[9].rBank/array_reg          | Implied   | 64 x 33              | RAM64M x 11	   | 
|renameLogic                                        | scalarFreeList/freeList/rBank/genblk2[0].rBank/array_reg | Implied   | 16 x 6               | RAM32M x 1	    | 
|renameLogic                                        | scalarFreeList/freeList/rBank/genblk2[1].rBank/array_reg | Implied   | 16 x 6               | RAM32M x 1	    | 
|memoryDependencyPredictor                          | mdt/rBank/genblk2[0].rBank/array_reg                     | Implied   | 512 x 1              | RAM128X1D x 4	 | 
|memoryDependencyPredictor                          | mdt/rBank/genblk2[1].rBank/array_reg                     | Implied   | 512 x 1              | RAM128X1D x 4	 | 
|issueQueue/issueQueueFreeList                      | freeList/rBank/genblk2[0].rBank/array_reg                | Implied   | 2 x 4                | RAM32M x 1	    | 
|issueQueue/issueQueueFreeList                      | freeList/rBank/genblk2[1].rBank/array_reg                | Implied   | 2 x 4                | RAM32M x 1	    | 
|issueQueue/issueQueueFreeList                      | freeList/rBank/genblk2[2].rBank/array_reg                | Implied   | 2 x 4                | RAM32M x 1	    | 
|issueQueue/issueQueueFreeList                      | freeList/rBank/genblk2[3].rBank/array_reg                | Implied   | 2 x 4                | RAM32M x 1	    | 
|issueQueue/issueQueueFreeList                      | freeList/rBank/genblk2[4].rBank/array_reg                | Implied   | 2 x 4                | RAM32M x 1	    | 
|issueQueue/issueQueueFreeList                      | freeList/rBank/genblk2[5].rBank/array_reg                | Implied   | 2 x 4                | RAM32M x 1	    | 
|issueQueue/issueQueueFreeList                      | freeList/rBank/genblk2[6].rBank/array_reg                | Implied   | 2 x 4                | RAM32M x 1	    | 
|issueQueue/issueQueueFreeList                      | freeList/rBank/genblk2[7].rBank/array_reg                | Implied   | 2 x 4                | RAM32M x 1	    | 
|issueQueue/intPayloadRAM/body                      | wj[0].wi[1].wBank/array_reg                              | Implied   | 16 x 208             | RAM32M x 35	   | 
|issueQueue/intPayloadRAM/body                      | wj[1].wi[0].wBank/array_reg                              | Implied   | 16 x 208             | RAM32M x 35	   | 
|issueQueue/intPayloadRAM/body                      | rj[0].ri[0].rBank/array_reg                              | Implied   | 16 x 208             | RAM32M x 35	   | 
|issueQueue/intPayloadRAM/body                      | rj[0].ri[1].rBank/array_reg                              | Implied   | 16 x 208             | RAM32M x 35	   | 
|issueQueue/intPayloadRAM/body                      | rj[1].ri[0].rBank/array_reg                              | Implied   | 16 x 208             | RAM32M x 35	   | 
|issueQueue/intPayloadRAM/body                      | rj[1].ri[1].rBank/array_reg                              | Implied   | 16 x 208             | RAM32M x 35	   | 
|issueQueue/complexPayloadRAM                       | body/lvt/wj[0].wi[1].wBank/array_reg                     | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|issueQueue/complexPayloadRAM                       | body/lvt/wj[1].wi[0].wBank/array_reg                     | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|issueQueue/complexPayloadRAM                       | body/lvt/rj[0].ri[0].rBank/array_reg                     | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|issueQueue/complexPayloadRAM                       | body/lvt/rj[1].ri[0].rBank/array_reg                     | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|issueQueue/complexPayloadRAM                       | body/(null)[1].(null)[0].rBank/array_reg                 | Implied   | 16 x 58              | RAM32M x 10	   | 
|issueQueue/complexPayloadRAM                       | body/(null)[0].(null)[0].rBank/array_reg                 | Implied   | 16 x 58              | RAM32M x 10	   | 
|issueQueue/memPayloadRAM/body                      | wj[0].wi[1].wBank/array_reg                              | Implied   | 16 x 101             | RAM32M x 17	   | 
|issueQueue/memPayloadRAM/body                      | wj[1].wi[0].wBank/array_reg                              | Implied   | 16 x 101             | RAM32M x 17	   | 
|issueQueue/memPayloadRAM/body                      | rj[0].ri[0].rBank/array_reg                              | Implied   | 16 x 101             | RAM32M x 17	   | 
|issueQueue/memPayloadRAM/body                      | rj[0].ri[1].rBank/array_reg                              | Implied   | 16 x 101             | RAM32M x 17	   | 
|issueQueue/memPayloadRAM/body                      | rj[1].ri[0].rBank/array_reg                              | Implied   | 16 x 101             | RAM32M x 17	   | 
|issueQueue/memPayloadRAM/body                      | rj[1].ri[1].rBank/array_reg                              | Implied   | 16 x 101             | RAM32M x 17	   | 
|replayQueue                                        | replayQueue/array_reg                                    | Implied   | 32 x 702             | RAM32M x 117	  | 
|activeList                                         | activeList/rBank/genblk2[0].rBank/array_reg              | Implied   | 32 x 47              | RAM32M x 8	    | 
|activeList                                         | activeList/rBank/genblk2[1].rBank/array_reg              | Implied   | 32 x 47              | RAM32M x 8	    | 
|activeList/\execState/body/lvt                     | wj[0].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[0].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[0].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[0].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[0].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[0].wi[6].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[1].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[1].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[1].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[1].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[1].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[1].wi[6].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[2].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[2].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[2].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[2].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[2].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[2].wi[6].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[3].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[3].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[3].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[3].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[3].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[3].wi[6].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[4].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[4].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[4].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[4].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[4].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[4].wi[6].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[5].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[5].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[5].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[5].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[5].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[5].wi[6].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[6].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[6].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[6].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[6].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[6].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | wj[6].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[0].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[0].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[1].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[1].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[2].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[2].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[3].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[3].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[4].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[4].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[5].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[5].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[6].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList/\execState/body/lvt                     | rj[6].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|activeList                                         | execState/body/(null)[2].(null)[0].rBank/array_reg       | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|activeList                                         | execState/body/(null)[3].(null)[0].rBank/array_reg       | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|activeList                                         | execState/body/(null)[4].(null)[0].rBank/array_reg       | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|activeList                                         | execState/body/(null)[5].(null)[0].rBank/array_reg       | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|activeList                                         | execState/body/(null)[6].(null)[0].rBank/array_reg       | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|activeList                                         | execState/body/(null)[2].(null)[1].rBank/array_reg       | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|activeList                                         | execState/body/(null)[3].(null)[1].rBank/array_reg       | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|activeList                                         | execState/body/(null)[4].(null)[1].rBank/array_reg       | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|activeList                                         | execState/body/(null)[5].(null)[1].rBank/array_reg       | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|activeList                                         | execState/body/(null)[6].(null)[1].rBank/array_reg       | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|Core__GB1                                          | iCache/nruStateArray/nruStateArray/array_reg             | Implied   | 256 x 2              | RAM128X1D x 4	 | 
|storeQueue                                         | storeQueueData/body/(null)[0].rBank/array_reg            | Implied   | 16 x 37              | RAM32M x 7	    | 
|storeQueue                                         | storeQueueData/body/(null)[1].rBank/array_reg            | Implied   | 16 x 38              | RAM32M x 7	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[0].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[0].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[0].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[0].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[0].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[1].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[1].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[1].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[1].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[1].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[2].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[2].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[2].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[2].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[2].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[3].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[3].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[3].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[3].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[3].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[4].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[4].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[4].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[4].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[4].wi[5].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[5].wi[0].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[5].wi[1].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[5].wi[2].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[5].wi[3].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | wj[5].wi[4].wBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[0].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[0].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[0].ri[2].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[0].ri[3].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[1].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[1].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[1].ri[2].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[1].ri[3].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[2].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[2].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[2].ri[2].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[2].ri[3].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[3].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[3].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[3].ri[2].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[3].ri[3].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[4].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[4].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[4].ri[2].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[4].ri[3].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[5].ri[0].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[5].ri[1].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[5].ri[2].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|wakeupLogic/\regReadyBitTbl/radyBitTable/body/lvt  | rj[5].ri[3].rBank/array_reg                              | Implied   | 64 x 3               | RAM64M x 1	    | 
|destinationRAM                                     | dstRAM/body/lvt/wj[0].wi[1].wBank/array_reg              | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|destinationRAM                                     | dstRAM/body/lvt/wj[1].wi[0].wBank/array_reg              | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|destinationRAM                                     | dstRAM/body/lvt/rj[0].ri[0].rBank/array_reg              | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|destinationRAM                                     | dstRAM/body/lvt/rj[0].ri[1].rBank/array_reg              | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|destinationRAM                                     | dstRAM/body/lvt/rj[0].ri[2].rBank/array_reg              | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|destinationRAM                                     | dstRAM/body/lvt/rj[0].ri[3].rBank/array_reg              | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|destinationRAM                                     | dstRAM/body/lvt/rj[1].ri[0].rBank/array_reg              | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|destinationRAM                                     | dstRAM/body/lvt/rj[1].ri[1].rBank/array_reg              | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|destinationRAM                                     | dstRAM/body/lvt/rj[1].ri[2].rBank/array_reg              | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|destinationRAM                                     | dstRAM/body/lvt/rj[1].ri[3].rBank/array_reg              | Implied   | 16 x 1               | RAM16X1D x 1	  | 
|destinationRAM                                     | dstRAM/body/(null)[0].(null)[0].rBank/array_reg          | Implied   | 16 x 7               | RAM32M x 2	    | 
|destinationRAM                                     | dstRAM/body/(null)[0].(null)[1].rBank/array_reg          | Implied   | 16 x 7               | RAM32M x 2	    | 
|destinationRAM                                     | dstRAM/body/(null)[0].(null)[2].rBank/array_reg          | Implied   | 16 x 7               | RAM32M x 2	    | 
|destinationRAM                                     | dstRAM/body/(null)[0].(null)[3].rBank/array_reg          | Implied   | 16 x 7               | RAM32M x 2	    | 
|destinationRAM                                     | dstRAM/body/(null)[1].(null)[0].rBank/array_reg          | Implied   | 16 x 7               | RAM32M x 2	    | 
|destinationRAM                                     | dstRAM/body/(null)[1].(null)[1].rBank/array_reg          | Implied   | 16 x 7               | RAM32M x 2	    | 
|destinationRAM                                     | dstRAM/body/(null)[1].(null)[2].rBank/array_reg          | Implied   | 16 x 7               | RAM32M x 2	    | 
|destinationRAM                                     | dstRAM/body/(null)[1].(null)[3].rBank/array_reg          | Implied   | 16 x 7               | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/lvt/wj[0].wi[1].wBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/wj[1].wi[0].wBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[0].ri[0].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[0].ri[1].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[0].ri[2].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[0].ri[3].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[0].ri[4].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[0].ri[5].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[1].ri[0].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[1].ri[1].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[1].ri[2].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[1].ri[3].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[1].ri[4].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/lvt/rj[1].ri[5].rBank/array_reg              | Implied   | 32 x 1               | RAM32X1D x 1	  | 
|rmt_wat                                            | regRMT/body/(null)[1].(null)[0].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[0].(null)[0].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[1].(null)[1].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[0].(null)[1].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[1].(null)[2].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[0].(null)[2].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[1].(null)[3].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[0].(null)[3].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[1].(null)[4].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[0].(null)[4].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[1].(null)[5].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|rmt_wat                                            | regRMT/body/(null)[0].(null)[5].rBank/array_reg          | Implied   | 32 x 10              | RAM32M x 2	    | 
|design_1_RSD_0_0                                   | axi4Memory/memoryWriteDataQueue/memoryWriteDataQueue_reg | Implied   | 2 x 64               | RAM32M x 11	   | 
|design_1_RSD_0_0                                   | axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg     | Implied   | 4 x 34               | RAM32M x 6	    | 
+---------------------------------------------------+----------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance corei_1/genblk1[0].array/tagValidArray/array_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_1/genblk1[0].array/tagValidArray/array_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_1/genblk1[1].array/tagValidArray/array_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_1/genblk1[1].array/tagValidArray/array_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_3/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_3/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_3/btb/btbEntryArray/rBank/genblk2[0].rBank/array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_3/btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance maini_5/axi4LitePlToPsControlRegister/controlQueue/controlQueue_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[0].dirtyArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[0].dirtyArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[0].tagArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[0].tagArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[1].dirtyArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[1].dirtyArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[1].tagArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[1].tagArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk2[0].replArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk2[0].replArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[0].genblk1[0].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[0].genblk1[0].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[0].genblk1[1].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[0].genblk1[1].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[0].genblk1[2].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[0].genblk1[2].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[0].genblk1[3].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[0].genblk1[3].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[0].genblk1[4].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[0].genblk1[4].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[0].genblk1[5].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[0].genblk1[5].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[0].genblk1[6].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[0].genblk1[6].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[0].genblk1[7].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[0].genblk1[7].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[1].genblk1[0].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[1].genblk1[0].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[1].genblk1[1].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[1].genblk1[1].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[1].genblk1[2].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[1].genblk1[2].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[1].genblk1[3].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[1].genblk1[3].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[1].genblk1[4].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[1].genblk1[4].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[1].genblk1[5].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[1].genblk1[5].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[1].genblk1[6].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[1].genblk1[6].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[1].genblk1[7].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_2/inst/main/main/core/dCache/array/genblk1[1].genblk1[7].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:02:04 . Memory (MB): peak = 2591.254 ; gain = 475.801 ; free physical = 2139 ; free virtual = 7302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/genblk1[1].array/tagValidArray/array_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/genblk1[1].array/tagValidArray/array_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[0].dirtyArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[0].dirtyArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[0].tagArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[0].tagArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[1].dirtyArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[1].dirtyArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[1].tagArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[1].tagArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk2[0].replArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk2[0].replArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[0].genblk1[0].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[0].genblk1[0].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[0].genblk1[1].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[0].genblk1[1].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[0].genblk1[2].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[0].genblk1[2].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[0].genblk1[3].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[0].genblk1[3].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[0].genblk1[4].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[0].genblk1[4].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[0].genblk1[5].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[0].genblk1[5].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[0].genblk1[6].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[0].genblk1[6].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[0].genblk1[7].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[0].genblk1[7].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[1].genblk1[0].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[1].genblk1[0].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[1].genblk1[1].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[1].genblk1[1].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[1].genblk1[2].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[1].genblk1[2].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[1].genblk1[3].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[1].genblk1[3].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[1].genblk1[4].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[1].genblk1[4].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[1].genblk1[5].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[1].genblk1[5].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[1].genblk1[6].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[1].genblk1[6].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[1].genblk1[7].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/dCache/array/genblk1[1].genblk1[7].dataArray/genblk1[0].array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/main/core/btb/btbEntryArray/rBank/genblk2[0].rBank/array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin inst/main/debugRegister_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:02:09 . Memory (MB): peak = 2591.254 ; gain = 475.801 ; free physical = 2124 ; free virtual = 7312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:02:10 . Memory (MB): peak = 2591.254 ; gain = 475.801 ; free physical = 2124 ; free virtual = 7312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:46 ; elapsed = 00:02:12 . Memory (MB): peak = 2591.254 ; gain = 475.801 ; free physical = 2124 ; free virtual = 7312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:47 ; elapsed = 00:02:12 . Memory (MB): peak = 2591.254 ; gain = 475.801 ; free physical = 2124 ; free virtual = 7313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:47 ; elapsed = 00:02:13 . Memory (MB): peak = 2591.254 ; gain = 475.801 ; free physical = 2124 ; free virtual = 7312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:47 ; elapsed = 00:02:13 . Memory (MB): peak = 2591.254 ; gain = 475.801 ; free physical = 2124 ; free virtual = 7312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_RSD_0_0 | inst/main/main/core/memRwStage/pipeReg_reg[1][addrOut][31]                                           | 3      | 22    | NO           | NO                 | YES               | 22     | 0       | 
|design_1_RSD_0_0 | inst/main/main/core/mtStage/pipeReg_reg[0][memQueueData][loadQueueRecoveryPtr][3]                    | 3      | 67    | NO           | NO                 | YES               | 67     | 0       | 
|design_1_RSD_0_0 | inst/main/main/core/complexExStage/localPipeReg_reg[0][0][complexQueueData][loadQueueRecoveryPtr][3] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|design_1_RSD_0_0 | inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][loadQueueRecoveryPtr][3]                 | 3      | 198   | NO           | NO                 | YES               | 198    | 0       | 
|design_1_RSD_0_0 | inst/main/main/core/wakeupPipelineRegister/complexPipeReg_reg[0][0][activeListPtr][5]                | 5      | 6     | NO           | YES                | YES               | 6      | 0       | 
|design_1_RSD_0_0 | inst/main/main/core/wakeupPipelineRegister/complexPipeReg_reg[0][0][ptr][3]                          | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|design_1_RSD_0_0 | inst/main/main/core/wakeupPipelineRegister/memPipeReg_reg[0][0][ptr][3]                              | 3      | 34    | NO           | NO                 | YES               | 34     | 0       | 
|design_1_RSD_0_0 | inst/main/main/core/wakeupPipelineRegister/complexPipeReg_reg[0][0][depVector][12]                   | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
+-----------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   496|
|2     |DSP48E1   |     4|
|4     |LUT1      |   136|
|5     |LUT2      |  1562|
|6     |LUT3      |  1489|
|7     |LUT4      |  2981|
|8     |LUT5      |  3930|
|9     |LUT6      |  6593|
|10    |MUXF7     |   499|
|11    |MUXF8     |    81|
|12    |RAM128X1D |    12|
|13    |RAM16X1D  |    14|
|14    |RAM32M    |   539|
|15    |RAM32X1D  |    14|
|16    |RAM64M    |   602|
|17    |RAM64X1D  |    10|
|18    |RAMB18E1  |    26|
|20    |RAMB36E1  |     4|
|21    |SRL16E    |   363|
|22    |FDCE      |    15|
|23    |FDPE      |     1|
|24    |FDRE      | 11383|
|25    |FDSE      |    46|
|26    |LDC       |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:47 ; elapsed = 00:02:13 . Memory (MB): peak = 2591.254 ; gain = 475.801 ; free physical = 2124 ; free virtual = 7312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 565 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:43 ; elapsed = 00:02:10 . Memory (MB): peak = 2591.254 ; gain = 305.051 ; free physical = 5768 ; free virtual = 10957
Synthesis Optimization Complete : Time (s): cpu = 00:01:52 ; elapsed = 00:02:17 . Memory (MB): peak = 2591.254 ; gain = 475.801 ; free physical = 5778 ; free virtual = 10958
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2591.254 ; gain = 0.000 ; free physical = 5766 ; free virtual = 10946
INFO: [Netlist 29-17] Analyzing 2302 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.266 ; gain = 0.000 ; free physical = 5702 ; free virtual = 10882
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1192 instances were transformed.
  LDC => LDCE: 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 12 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 14 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 539 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 14 instances
  RAM64M => RAM64M (RAMD64E(x4)): 602 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
592 Infos, 286 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:28 . Memory (MB): peak = 2615.266 ; gain = 499.949 ; free physical = 5860 ; free virtual = 11040
INFO: [Common 17-1381] The checkpoint '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/design_1_RSD_0_0_synth_1/design_1_RSD_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_RSD_0_0, cache-ID = 491adee113c2d4ef
INFO: [Coretcl 2-1174] Renamed 410 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/design_1_RSD_0_0_synth_1/design_1_RSD_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_RSD_0_0_utilization_synth.rpt -pb design_1_RSD_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 15 18:16:17 2021...
