<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p829" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_829{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_829{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_829{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_829{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_829{left:165px;bottom:1022px;letter-spacing:-0.12px;}
#t6_829{left:103px;bottom:998px;letter-spacing:-0.17px;}
#t7_829{left:236px;bottom:998px;letter-spacing:-0.16px;}
#t8_829{left:249px;bottom:978px;letter-spacing:-0.11px;}
#t9_829{left:165px;bottom:953px;letter-spacing:-0.16px;}
#ta_829{left:236px;bottom:953px;letter-spacing:-0.12px;}
#tb_829{left:165px;bottom:929px;letter-spacing:-0.16px;}
#tc_829{left:236px;bottom:929px;letter-spacing:-0.12px;}
#td_829{left:165px;bottom:904px;letter-spacing:-0.16px;}
#te_829{left:236px;bottom:904px;letter-spacing:-0.12px;}
#tf_829{left:165px;bottom:880px;letter-spacing:-0.15px;}
#tg_829{left:236px;bottom:880px;letter-spacing:-0.12px;}
#th_829{left:165px;bottom:855px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_829{left:103px;bottom:831px;letter-spacing:-0.17px;}
#tj_829{left:236px;bottom:831px;letter-spacing:-0.16px;}
#tk_829{left:251px;bottom:811px;letter-spacing:-0.11px;}
#tl_829{left:251px;bottom:791px;letter-spacing:-0.11px;}
#tm_829{left:251px;bottom:774px;letter-spacing:-0.11px;}
#tn_829{left:251px;bottom:758px;letter-spacing:-0.11px;}
#to_829{left:251px;bottom:741px;letter-spacing:-0.11px;}
#tp_829{left:251px;bottom:724px;letter-spacing:-0.1px;}
#tq_829{left:251px;bottom:704px;letter-spacing:-0.11px;}
#tr_829{left:251px;bottom:687px;letter-spacing:-0.11px;}
#ts_829{left:251px;bottom:671px;letter-spacing:-0.11px;word-spacing:-0.28px;}
#tt_829{left:251px;bottom:654px;letter-spacing:-0.1px;}
#tu_829{left:251px;bottom:634px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tv_829{left:165px;bottom:593px;letter-spacing:-0.16px;}
#tw_829{left:236px;bottom:593px;letter-spacing:-0.12px;}
#tx_829{left:165px;bottom:568px;letter-spacing:-0.15px;}
#ty_829{left:236px;bottom:568px;letter-spacing:-0.11px;}
#tz_829{left:236px;bottom:551px;letter-spacing:-0.11px;}
#t10_829{left:236px;bottom:535px;letter-spacing:-0.11px;}
#t11_829{left:236px;bottom:518px;letter-spacing:-0.11px;}
#t12_829{left:236px;bottom:501px;letter-spacing:-0.12px;}
#t13_829{left:236px;bottom:484px;letter-spacing:-0.11px;}
#t14_829{left:236px;bottom:467px;letter-spacing:-0.12px;}
#t15_829{left:236px;bottom:451px;letter-spacing:-0.11px;}
#t16_829{left:165px;bottom:426px;letter-spacing:-0.15px;}
#t17_829{left:236px;bottom:426px;letter-spacing:-0.11px;}
#t18_829{left:165px;bottom:402px;letter-spacing:-0.15px;}
#t19_829{left:236px;bottom:402px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1a_829{left:248px;bottom:385px;letter-spacing:-0.1px;}
#t1b_829{left:248px;bottom:368px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1c_829{left:248px;bottom:351px;letter-spacing:-0.12px;}
#t1d_829{left:248px;bottom:334px;letter-spacing:-0.12px;}
#t1e_829{left:248px;bottom:318px;letter-spacing:-0.11px;}
#t1f_829{left:248px;bottom:301px;letter-spacing:-0.11px;}
#t1g_829{left:248px;bottom:284px;letter-spacing:-0.11px;}
#t1h_829{left:236px;bottom:267px;letter-spacing:-0.11px;}
#t1i_829{left:236px;bottom:250px;letter-spacing:-0.11px;}
#t1j_829{left:236px;bottom:234px;letter-spacing:-0.12px;}
#t1k_829{left:236px;bottom:217px;letter-spacing:-0.11px;}
#t1l_829{left:236px;bottom:200px;letter-spacing:-0.12px;}
#t1m_829{left:248px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1n_829{left:324px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1o_829{left:84px;bottom:1063px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t1p_829{left:98px;bottom:1046px;letter-spacing:-0.15px;}
#t1q_829{left:375px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.06px;}

.s1_829{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_829{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_829{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.s4_829{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_829{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_829{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_829{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts829" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg829Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg829" style="-webkit-user-select: none;"><object width="935" height="1210" data="829/829.svg" type="image/svg+xml" id="pdf829" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_829" class="t s1_829">CPUID—CPU Identification </span>
<span id="t2_829" class="t s2_829">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_829" class="t s1_829">Vol. 2A </span><span id="t4_829" class="t s1_829">3-233 </span>
<span id="t5_829" class="t s3_829">System-On-Chip Vendor Attribute Enumeration Sub-leaves (Initial EAX Value = 17H, ECX &gt; MaxSOCID_Index) </span>
<span id="t6_829" class="t s4_829">17H </span><span id="t7_829" class="t s5_829">NOTES: </span>
<span id="t8_829" class="t s4_829">Leaf 17H output depends on the initial value in ECX. </span>
<span id="t9_829" class="t s4_829">EAX </span><span id="ta_829" class="t s4_829">Bits 31-00: Reserved = 0. </span>
<span id="tb_829" class="t s4_829">EBX </span><span id="tc_829" class="t s4_829">Bits 31-00: Reserved = 0. </span>
<span id="td_829" class="t s4_829">ECX </span><span id="te_829" class="t s4_829">Bits 31-00: Reserved = 0. </span>
<span id="tf_829" class="t s4_829">EDX </span><span id="tg_829" class="t s4_829">Bits 31-00: Reserved = 0. </span>
<span id="th_829" class="t s3_829">Deterministic Address Translation Parameters Main Leaf (Initial EAX Value = 18H, ECX = 0) </span>
<span id="ti_829" class="t s4_829">18H </span><span id="tj_829" class="t s5_829">NOTES: </span>
<span id="tk_829" class="t s4_829">Each sub-leaf enumerates a different address translation structure. </span>
<span id="tl_829" class="t s4_829">If ECX contains an invalid sub-leaf index, EAX/EBX/ECX/EDX return 0. Sub-leaf index n is invalid if n </span>
<span id="tm_829" class="t s4_829">exceeds the value that sub-leaf 0 returns in EAX. A sub-leaf index is also invalid if EDX[4:0] returns 0. </span>
<span id="tn_829" class="t s4_829">Valid sub-leaves do not need to be contiguous or in any particular order. A valid sub-leaf may be in a </span>
<span id="to_829" class="t s4_829">higher input ECX value than an invalid sub-leaf or than a valid sub-leaf of a higher or lower-level struc- </span>
<span id="tp_829" class="t s4_829">ture. </span>
<span id="tq_829" class="t s4_829">* Some unified TLBs will allow a single TLB entry to satisfy data read/write and instruction fetches. </span>
<span id="tr_829" class="t s4_829">Others will require separate entries (e.g., one loaded on data read/write and another loaded on an </span>
<span id="ts_829" class="t s4_829">instruction fetch). See the Intel® 64 and IA-32 Architectures Optimization Reference Manual for details </span>
<span id="tt_829" class="t s4_829">of a particular product. </span>
<span id="tu_829" class="t s4_829">** Add one to the return value to get the result. </span>
<span id="tv_829" class="t s4_829">EAX </span><span id="tw_829" class="t s4_829">Bits 31-00: Reports the maximum input value of supported sub-leaf in leaf 18H. </span>
<span id="tx_829" class="t s4_829">EBX </span><span id="ty_829" class="t s4_829">Bit 00: 4K page size entries supported by this structure. </span>
<span id="tz_829" class="t s4_829">Bit 01: 2MB page size entries supported by this structure. </span>
<span id="t10_829" class="t s4_829">Bit 02: 4MB page size entries supported by this structure. </span>
<span id="t11_829" class="t s4_829">Bit 03: 1 GB page size entries supported by this structure. </span>
<span id="t12_829" class="t s4_829">Bits 07-04: Reserved. </span>
<span id="t13_829" class="t s4_829">Bits 10-08: Partitioning (0: Soft partitioning between the logical processors sharing this structure). </span>
<span id="t14_829" class="t s4_829">Bits 15-11: Reserved. </span>
<span id="t15_829" class="t s4_829">Bits 31-16: W = Ways of associativity. </span>
<span id="t16_829" class="t s4_829">ECX </span><span id="t17_829" class="t s4_829">Bits 31-00: S = Number of Sets. </span>
<span id="t18_829" class="t s4_829">EDX </span><span id="t19_829" class="t s4_829">Bits 04-00: Translation cache type field. </span>
<span id="t1a_829" class="t s4_829">00000b: Null (indicates this sub-leaf is not valid). </span>
<span id="t1b_829" class="t s4_829">00001b: Data TLB. </span>
<span id="t1c_829" class="t s4_829">00010b: Instruction TLB. </span>
<span id="t1d_829" class="t s4_829">00011b: Unified TLB*. </span>
<span id="t1e_829" class="t s4_829">00100b: Load Only TLB. Hit on loads; fills on both loads and stores. </span>
<span id="t1f_829" class="t s4_829">00101b: Store Only TLB. Hit on stores; fill on stores. </span>
<span id="t1g_829" class="t s4_829">All other encodings are reserved. </span>
<span id="t1h_829" class="t s4_829">Bits 07-05: Translation cache level (starts at 1). </span>
<span id="t1i_829" class="t s4_829">Bit 08: Fully associative structure. </span>
<span id="t1j_829" class="t s4_829">Bits 13-09: Reserved. </span>
<span id="t1k_829" class="t s4_829">Bits 25-14: Maximum number of addressable IDs for logical processors sharing this translation cache.** </span>
<span id="t1l_829" class="t s4_829">Bits 31-26: Reserved. </span>
<span id="t1m_829" class="t s6_829">Table 3-8. </span><span id="t1n_829" class="t s6_829">Information Returned by CPUID Instruction (Contd.) </span>
<span id="t1o_829" class="t s7_829">Initial EAX </span>
<span id="t1p_829" class="t s7_829">Value </span><span id="t1q_829" class="t s7_829">Information Provided about the Processor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
