*---------------------------------------------------------------------*
*               Copyright(c) Synopsys, Inc.                           *
*     All Rights reserved - Unpublished -rights reserved under        *
*     the Copyright laws of the United States of America.             *
*                                                                     *
*  U.S. Patents: 7,093,156 B1 and 7,406,620 B2 (and more pending).    *
*                                                                     *
*  This file includes the Confidential information of Synopsys, Inc.  *
*  and GLOBALFOUNDRIES.                                               *
*  The receiver of this Confidential Information shall not disclose   *
*  it to any third party and shall protect its confidentiality by     *
*  using the same degree of care, but not less than a reasonable      *
*  degree of care, as the receiver uses to protect receiver's own     *
*  Confidential Information.                                          *
*  Licensee acknowledges and agrees that all output generated for     *
*  Licensee by Synopsys, Inc. as described in the pertinent Program   *
*  Schedule(s), or generated by Licensee through use of any Compiler  *
*  licensed hereunder contains information that complies with the     *
*  Virtual Component Identification Physical Tagging Standard (VCID)  *
*  as maintained by the Virtual Socket Interface Alliance (VSIA).     *
*  Such information may be expressed in GDSII Layer 63 or other such  *
*  layer designated by the VSIA, hardware definition languages, or    *
*  other formats.  Licensee is not authorized to alter or change any  *
*  such information.                                                  *
*---------------------------------------------------------------------*
*                                                                     *
*  Built for linux64 and running on linux64.                          *
*                                                                     *
*  Software           : Rev: S-2021.09-SP1                            *
*  Library Format     : Rev: 1.05.00                                  *
*  Compiler Name      : gf22nsd41p10s1dvl01msa03                      *
*  Platform           : Linux3.10.0-957.5.1.el7.x86_64                *
*                     : #1 SMP Wed Dec 19 10:46:58 EST 2018x86_64     *
*  Date of Generation : Fri May 06 16:14:02 CEST 2022                 *
*                                                                     *
*---------------------------------------------------------------------*
Component Name: SNPS_ROM_4Kx80

INFO  [VMC, VMC-264]: Load of compiler database ...
INFO  [VMC, CFG-216]: Reading file '/usr/local/synopsys/embedit/S-2021.09-SP1/data/cadet.prm' ...
INFO  [VMC, CFG-216]: Reading file '/usr/local/synopsys/embedit/S-2021.09-SP1/data/ROM.prm' ...
INFO  [VMC, CFG-216]: Reading file '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/gf22nsd41p10s1dvl01msa.prm' ...
INFO  [VMC, CFG-018]: Reading file '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/gf22nsd41p10s1dvl01msa03.glb' ...
INFO  [VMC, CFG-018]: Reading file '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/gf22nsd41p10s1dvl01msa03_custom.glb' ...
INFO  [VMC, CFG-018]: Reading file '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_ROM_4Kx80/SNPS_ROM_4Kx80.cfg' ...
INFO  [VMC, CFG-230]: Load of cfg settings complete
INFO  [VMC, VMC-131]: Load of compiler database took 0.25 secs.
INFO  [VMC, VMC-233]: Input parameters validation ...
INFO  [VMC, VMC-131]: Input parameters validation took 0.44 secs.
INFO  [VMC, ROM_probes-000]: (badbitnear_name_index=xtop.x_top_lay.badb[40])
INFO  [VMC, ROM_probes-000]: (bttop_name_index=xtop.x_top_lay.x_top.bt_bk7[639])
INFO  [VMC, ROM_probes-000]: (bttopm_name_index=xtop.x_top_lay.x_top.bt_bk7[638])
INFO  [VMC, ROM_probes-000]: (btbotp_name_index=xtop.x_top_lay.x_top.bt_bk0[320])
INFO  [VMC, ROM_probes-000]: (btbot_name_index=xtop.x_top_lay.x_top.bt_bk0[321])
INFO  [VMC, ROM_probes-000]: (rtbot_name_index=xtop.x_top_lay.x_top.rti0[20])
INFO  [VMC, ROM_probes-000]: (rttop_name_index=xtop.x_top_lay.x_top.rti1[159])
INFO  [VMC, ROM_probes-000]: (wlbot_name_index=xtop.x_top_lay.wl_h_bk0[0])
INFO  [VMC, ROM_probes-000]: (wlbotp_name_index=xtop.x_top_lay.wl_h_bk0[1])
INFO  [VMC, ROM_probes-000]: (wltop_name_index=xtop.x_top_lay.wl_h_bk7[63])
INFO  [VMC, ROM_probes-000]: (wltopm_name_index=xtop.x_top_lay.wl_h_bk7[62])
INFO  [VMC, ROM_probes-000]: (qnear_name_index=q[40])
INFO  [VMC, ROM_probes-000]: (qnearp_name_index=q[41])
INFO  [VMC, ROM_probes-000]: (qfar_name_index=q[79])
INFO  [VMC, ROM_probes-000]: (qfarm_name_index=q[78])
INFO  [VMC, ROM_probes-000]: (qnear_left_name_index=q[39])
INFO  [VMC, ROM_probes-000]: (qnearp_left_name_index=q[38])
INFO  [VMC, ROM_probes-000]: (qfar_left_name_index=q[0])
INFO  [VMC, ROM_probes-000]: (qfarm_left_name_index=q[1])
INFO  [VMC, ROM_probes-000]: (qbtop_name_index=xtop.x_top_lay.qbb[39])
INFO  [VMC, ROM_probes-000]: (qbbot_name_index=xtop.x_top_lay.qba[20])
INFO  [VMC, ROM_probes-000]: (qttop_name_index=xtop.x_top_lay.qtb[39])
INFO  [VMC, ROM_probes-000]: (qtbot_name_index=xtop.x_top_lay.qta[20])
INFO  [VMC, ROM_probes-000]: (saebbot_name_index=xtop.x_top_lay.x_top.x_sac_row_12.x_sac_rt.x_sac_lt_seg1.x_mm15a03_u_rom_sacm8x2_s0.xsff.saebl)
INFO  [VMC, ROM_probes-000]: (saebtop_name_index=xtop.x_top_lay.x_top.x_sac_row_top.x_sac_row.x_sac_rt.x_sac_lt_seg1.x_mm15a03_u_rom_sacm8x2_f0.xsff.saebl)
INFO  [VMC, ROM_probes-000]: (rblphbot_name_index=xtop.x_top_lay.x_top.RBLPH[1])
INFO  [VMC, ROM_probes-000]: (rblphtop_name_index=xtop.x_top_lay.x_top.RBLPH[7])
INFO  [VMC, ROM_probes-000]: (rblrdbot_name_index=xtop.x_top_lay.x_top.RBLRD[1])
INFO  [VMC, ROM_probes-000]: (rblrdtop_name_index=xtop.x_top_lay.x_top.RBLRD[7])
INFO  [VMC, ROM_probes-000]: (iffnear_name_index=xtop.x_top_lay.x_top.x_gio_row.x_gio_rt.x_gio_rt_seg1.x_mm15a03_u_rom_giom8x2_pf_bk4.xgio_0.xdo.iffa)
INFO  [VMC, ROM_probes-000]: (iffnearp_name_index=xtop.x_top_lay.x_top.x_gio_row.x_gio_rt.x_gio_rt_seg1.x_mm15a03_u_rom_giom8x2_pf_bk4.xgio_0.xdo.iffb)
INFO  [VMC, ROM_probes-000]: (ifffarm_name_index=xtop.x_top_lay.x_top.x_gio_row.x_gio_rt.x_gio_rt_seg1.x_mm15a03_u_rom_giom8x2_bk4_f0.xgio_0.xdo.iffa)
INFO  [VMC, ROM_probes-000]: (ifffar_name_index=xtop.x_top_lay.x_top.x_gio_row.x_gio_rt.x_gio_rt_seg1.x_mm15a03_u_rom_giom8x2_bk4_f0.xgio_0.xdo.iffb)
INFO  [VMC, ROM_probes-000]: (prchbot_far_name_index=xtop.x_top_lay.x_top.x_sac_row_12.prch)
INFO  [VMC, ROM_probes-000]: (prchbot_near_name_index=xtop.x_top_lay.x_top.x_sac_row_12.prch)
INFO  [VMC, ROM_probes-000]: (prchtop_far_name_index=xtop.x_top_lay.x_top.x_sac_row_top.x_sac_row.prch)
INFO  [VMC, ROM_probes-000]: (prchtop_near_name_index=xtop.x_top_lay.x_top.x_sac_row_top.x_sac_row.prch)
INFO  [VMC, ROM_probes-000]: (prchbot_name_index=xtop.x_top_lay.x_top.x_sac_row_12.prch)
INFO  [VMC, ROM_probes-000]: (prchtop_name_index=xtop.x_top_lay.x_top.x_sac_row_top.x_sac_row.prch)
INFO  [VMC, ROM_probes-000]: (float_name_index=xtop.x_top_lay.float)
INFO  [VMC, ROM_probes-000]: (vddpi_name_index=xtop.x_top_lay.vddpi)
INFO  [VMC, ROM_probes-000]: (rwlbot_name_index=xtop.x_top_lay.x_top.x_ref_row_bank2.rwl)
INFO  [VMC, ROM_probes-000]: (rwltop_name_index=xtop.x_top_lay.x_top.x_ref_row_top.rwl)
INFO  [VMC, ROM_probes-000]: (saprchbotnear_name_index=xtop.x_top_lay.x_top.x_sac_row_12.x_sac_rt.x_sac_lt_seg1.x_mm15a03_u_rom_sacm8x2_s0.xsff.saprch)
INFO  [VMC, ROM_probes-000]: (saprchtopfar_name_index=xtop.x_top_lay.x_top.x_sac_row_top.x_sac_row.x_sac_rt.x_sac_lt_seg1.x_mm15a03_u_rom_sacm8x2_f0.xsff.saprch)
INFO  [VMC, ROM_probes-000]: (saetopfar_name_index=xtop.x_top_lay.x_top.x_sac_row_top.x_sac_row.x_sac_rt.x_sac_lt_seg1.x_mm15a03_u_rom_sacm8x2_f0.xsff.sae)
INFO  [VMC, ROM_probes-000]: (saebotnear_name_index=xtop.x_top_lay.x_top.x_sac_row_12.x_sac_rt.x_sac_lt_seg1.x_mm15a03_u_rom_sacm8x2_s0.xsff.sae)
INFO  [VMC, ROM_probes-000]: (saetopnear_name_index=xtop.x_top_lay.x_top.x_sac_row_top.x_sac_row.x_sac_rt.x_sac_lt_seg1.x_mm15a03_u_rom_sacm8x2_s0.xsff.sae)
INFO  [VMC, ROM_probes-000]: (saebotfar_name_index=xtop.x_top_lay.x_top.x_sac_row_12.x_sac_rt.x_sac_lt_seg1.x_mm15a03_u_rom_sacm8x2_f0.xsff.sae)
INFO  [VMC, ROM_probes-000]: (prchyb_top_far_index=xtop.x_top_lay.x_top.x_mux_row_bk8.x_mux_rt.x_mux_lt_seg1.x_mm15a03_u_rom_cmux8x2_f0.xmx00.x0[7].prchyb)
INFO  [VMC, ROM_probes-000]: (prchyb_top_near_index=xtop.x_top_lay.x_top.x_mux_row_bk8.x_mux_rt.x_mux_lt_seg1.x_mm15a03_u_rom_cmux8x2_s0.xmx00.x0[7].prchyb)
INFO  [VMC, ROM_probes-000]: (prchyb_bot_far_index=xtop.x_top_lay.x_top.x_mux_row_bk1_s0.x_mux_rt.x_mux_lt_seg1.x_mm15a03_u_rom_cmux8x2_f0.xmx00.x0[0].prchyb)
INFO  [VMC, ROM_probes-000]: (prchyb_bot_near_index=xtop.x_top_lay.x_top.x_mux_row_bk1_s0.x_mux_rt.x_mux_lt_seg1.x_mm15a03_u_rom_cmux8x2_s0.xmx00.x0[0].prchyb)
INFO  [VMC, ROM_probes-000]: (xbbotnear_name_index=xtop.x_top_lay.x_top.x_sac_row_12.x_sac_rt.x_sac_lt_seg1.x_mm15a03_u_rom_sacm8x2_s0.xsff.xi51.xb)
INFO  [VMC, ROM_probes-000]: (xtbotnear_name_index=xtop.x_top_lay.x_top.x_sac_row_12.x_sac_rt.x_sac_lt_seg1.x_mm15a03_u_rom_sacm8x2_s0.xsff.xi51.xt)
INFO  [VMC, ROM_probes-000]: (xbbotnearp_name_index=xtop.x_top_lay.x_top.x_sac_row_12.x_sac_rt.x_sac_lt_seg1.x_mm15a03_u_rom_sacm8x2_s0.xsff.xi52.xb)
INFO  [VMC, ROM_probes-000]: (xtbotnearp_name_index=xtop.x_top_lay.x_top.x_sac_row_12.x_sac_rt.x_sac_lt_seg1.x_mm15a03_u_rom_sacm8x2_s0.xsff.xi52.xt)
INFO  [VMC, ROM_probes-000]: (xbtopfarm_name_index=xtop.x_top_lay.x_top.x_sac_row_top.x_sac_row.x_sac_rt.x_sac_lt_seg1.x_mm15a03_u_rom_sacm8x2_f0.xsff.xi51.xb)
INFO  [VMC, ROM_probes-000]: (xttopfarm_name_index=xtop.x_top_lay.x_top.x_sac_row_top.x_sac_row.x_sac_rt.x_sac_lt_seg1.x_mm15a03_u_rom_sacm8x2_f0.xsff.xi51.xt)
INFO  [VMC, ROM_probes-000]: (xbtopfar_name_index=xtop.x_top_lay.x_top.x_sac_row_top.x_sac_row.x_sac_rt.x_sac_lt_seg1.x_mm15a03_u_rom_sacm8x2_f0.xsff.xi52.xb)
INFO  [VMC, ROM_probes-000]: (xttopfar_name_index=xtop.x_top_lay.x_top.x_sac_row_top.x_sac_row.x_sac_rt.x_sac_lt_seg1.x_mm15a03_u_rom_sacm8x2_f0.xsff.xi52.xt)
INFO  [VMC, VMC-234]: Delay calculation ...
INFO  [VMC, CHAR-020]: Loading project ...
INFO  [VMC, CFG-216]: Reading file '/usr/local/synopsys/embedit/S-2021.09-SP1/data/cadet.prm' ...
INFO  [VMC, CFG-216]: Reading file '/usr/local/synopsys/embedit/S-2021.09-SP1/data/ROM.prm' ...
INFO  [VMC, CFG-216]: Reading file '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/gf22nsd41p10s1dvl01msa.prm' ...
INFO  [VMC, CFG-018]: Reading file '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/gf22nsd41p10s1dvl01msa03.glb' ...
INFO  [VMC, CFG-018]: Reading file '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/gf22nsd41p10s1dvl01msa03_custom.glb' ...
INFO  [VMC, CHAR-060]: Project loaded from /usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/gf22nsd41p10s1dvl01msa.cpj
INFO  [VMC, CHAR-131]: Loading project took 4.01 secs.
INFO  [VMC, CHAR-105]: Running instance evaluation...
INFO  [VMC, CHAR-109]: Validating the project...
INFO  [VMC, CHAR-109]: (06-05-2022 16:14:07)  Corners validation done
INFO  [VMC, CHAR-131]: Validating netlist files took 0.00 secs.
INFO  [VMC, CHAR-113]: The project is valid
INFO  [VMC, CHAR-131]: Validating project took 0.60 secs.
INFO  [VMC, CHAR-140]: Initializing tables...
INFO  [VMC, CHAR-180]: Initialized all tables
INFO  [VMC, CHAR-200]: Determining what results are needed...
INFO  [VMC, CHAR-240]: Determined that 39297 results are needed so far
INFO  [VMC, CHAR-240]: Regular results:    783 needed,   783 final, 0 failed
INFO  [VMC, CHAR-240]: Equation results: 38514 needed, 38514 final, 0 failed
INFO  [VMC, CHAR-131]: Determining results took 28.77 secs.
INFO  [VMC, CHAR-460]: Writing of output files completed
INFO  [VMC, CHAR-434]: Instance evaluation completed
INFO  [VMC, VMC-053]: Reading delay files ...
INFO  [VMC, VMC-054]: Calculating delays for 'tt0p8v25c_0p8v_0v_0v' conditions
INFO  [VMC, VMC-054]: Calculating delays for 'ssg_fcmax0p72v125c_0p72v_0v_0v' conditions
INFO  [VMC, VMC-054]: Calculating delays for 'ssg_fcmax0p72vn40c_0p72v_0v_0v' conditions
INFO  [VMC, VMC-131]: Reading delay files took 0.55 secs.
INFO  [VMC, VMC-131]: Delay calculation took 44.70 secs.
INFO  [VMC, VMC-235]: CAF flow ...
INFO  [VMC, VMC-236]: CAF initialization ...
INFO  [VMC, VMC-131]: CAF initialization took 0.47 secs.
INFO  [VMC, VMC-237]: CAF loading ...
INFO  [VMC, VMC-131]: CAF loading took 0.13 secs.
INFO  [VMC, VMC-238]: CAF top assembly creation ...
INFO  [VMC, VMC-131]: CAF top assembly creation took 0.56 secs.
INFO  [VMC, VMC-239]: CAF execution ...
INFO  [VMC, CAF-1175]: cadet.tiler: INFO+9: Running the caf.tile flow on <Top(name='SNPS_ROM_4Kx80')> ...
INFO  [VMC, CAF-1237]: cadet.tiler: INFO+9: The caf.tile flow completed: 0 Cells have errors, 0 Cells have warnings.
INFO  [VMC, CAF-1238]: cadet.tiler: INFO+9: Running the caf.tile flow on <Top(name='SNPS_ROM_4Kx80')> took 3.96 secs.
INFO  [VMC, VMC-131]: CAF execution took 4.07 secs.
INFO  [VMC, VMC-240]: Pin map generation ...
INFO  [VMC, VMC-131]: Pin map generation took 0.00 secs.
INFO  [VMC, VMC-246]: ROM content generation ...
INFO  [VMC, VMC-131]: ROM content generation took 0.04 secs.
INFO  [VMC, VMC-131]: CAF flow took 5.27 secs.
INFO  [VMC, VMC-193]: Expanding templates ...
INFO  [VMC, EXP-001]: Expanding 'Combined Datasheet for all PVT corners' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/mc_allpvt.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_ROM_4Kx80/SNPS_ROM_4Kx80_allpvt.ds'
INFO  [VMC, EXP-001]: Expanding 'Datasheet for HTML' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/mc_allpvthtml.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_ROM_4Kx80/SNPS_ROM_4Kx80_allpvt.html'
INFO  [VMC, EXP-001]: Expanding 'Summary' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/mc_dssum.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_ROM_4Kx80/tt0p8v25c_0p8v_0v_0v/SNPS_ROM_4Kx80.summ'
INFO  [VMC, EXP-001]: Expanding 'Summary' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/mc_dssum.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_ROM_4Kx80/ssg_fcmax0p72v125c_0p72v_0v_0v/SNPS_ROM_4Kx80.summ'
INFO  [VMC, EXP-001]: Expanding 'Summary' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/mc_dssum.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_ROM_4Kx80/ssg_fcmax0p72vn40c_0p72v_0v_0v/SNPS_ROM_4Kx80.summ'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioral/RTL Model' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/mc_verilog.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_ROM_4Kx80/tt0p8v25c_0p8v_0v_0v/SNPS_ROM_4Kx80.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioral/RTL Model' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/mc_verilog.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_ROM_4Kx80/ssg_fcmax0p72v125c_0p72v_0v_0v/SNPS_ROM_4Kx80.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioral/RTL Model' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/mc_verilog.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_ROM_4Kx80/ssg_fcmax0p72vn40c_0p72v_0v_0v/SNPS_ROM_4Kx80.v'
INFO  [VMC, EXP-001]: Expanding 'VHDL RTL Model' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/mc_vhd_rtl.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_ROM_4Kx80/tt0p8v25c_0p8v_0v_0v/SNPS_ROM_4Kx80_rtl.vhd'
INFO  [VMC, EXP-001]: Expanding 'VHDL RTL Model' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/mc_vhd_rtl.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_ROM_4Kx80/ssg_fcmax0p72v125c_0p72v_0v_0v/SNPS_ROM_4Kx80_rtl.vhd'
INFO  [VMC, EXP-001]: Expanding 'VHDL RTL Model' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/mc_vhd_rtl.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_ROM_4Kx80/ssg_fcmax0p72vn40c_0p72v_0v_0v/SNPS_ROM_4Kx80_rtl.vhd'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioral Model and Vital Behavioral Model Testbench' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/mc_verilog_vhd_stim.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_ROM_4Kx80/tt0p8v25c_0p8v_0v_0v/SNPS_ROM_4Kx80_verilog_vhd_stim.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioral Model and Vital Behavioral Model Testbench' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/mc_verilog_vhd_stim.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_ROM_4Kx80/ssg_fcmax0p72v125c_0p72v_0v_0v/SNPS_ROM_4Kx80_verilog_vhd_stim.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioral Model and Vital Behavioral Model Testbench' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/mc_verilog_vhd_stim.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_ROM_4Kx80/ssg_fcmax0p72vn40c_0p72v_0v_0v/SNPS_ROM_4Kx80_verilog_vhd_stim.v'
INFO  [VMC, EXP-001]: Expanding 'Fast functional Verilog Model ' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p10s1dvl01msa03/mc_fast_func_verilog.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_ROM_4Kx80/SNPS_ROM_4Kx80_fast_func.v'
INFO  [VMC, VMC-131]: Expanding templates took 3.34 secs.
INFO  [VMC, VMC-131]: Complete component generation took 55.50 secs.
INFO  [VMC, VMC-093]: Peak memory used: 1509.59 M
INFO  [VMC, VMC-046]: Errors: 0, Warnings: 0
