/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [6:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_2z[3] ^ celloutsig_0_3z;
  assign celloutsig_1_3z = celloutsig_1_1z ^ in_data[191];
  assign celloutsig_1_1z = ~(in_data[175] ^ celloutsig_1_0z[3]);
  assign celloutsig_0_2z = in_data[51:47] & celloutsig_0_0z[6:2];
  assign celloutsig_1_11z = { celloutsig_1_0z[7:3], celloutsig_1_2z } === celloutsig_1_0z[5:0];
  assign celloutsig_0_6z = { celloutsig_0_2z[3:2], celloutsig_0_1z, celloutsig_0_1z } >= { in_data[22:9], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_2z = in_data[104:102] && celloutsig_1_0z[7:5];
  assign celloutsig_1_6z = { celloutsig_1_5z[8:6], celloutsig_1_5z } || { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_4z = celloutsig_1_3z & ~(celloutsig_1_2z);
  assign celloutsig_1_9z = celloutsig_1_8z[3] & ~(celloutsig_1_2z);
  assign celloutsig_1_18z = celloutsig_1_8z[7:1] % { 1'h1, celloutsig_1_7z[6:1] };
  assign celloutsig_1_7z = celloutsig_1_4z ? { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } : in_data[129:120];
  assign celloutsig_1_5z = - { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_10z = { in_data[127:121], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_1z } !== { celloutsig_1_0z[4:3], celloutsig_1_5z };
  assign celloutsig_0_5z = & celloutsig_0_0z[8:5];
  assign celloutsig_0_3z = ^ { in_data[83:78], celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[43:37] >> in_data[41:35];
  assign celloutsig_1_19z = { in_data[122:117], celloutsig_1_6z, celloutsig_1_1z } >> { celloutsig_1_5z[5:4], celloutsig_1_13z, celloutsig_1_15z };
  assign celloutsig_1_8z = { celloutsig_1_7z[9], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z } >>> { celloutsig_1_5z[7:4], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[149:142] - in_data[105:98];
  assign celloutsig_1_13z = { celloutsig_1_0z[2:1], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_10z } - { celloutsig_1_5z[2:0], celloutsig_1_1z, celloutsig_1_6z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_0z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[78:69];
  assign celloutsig_1_15z = ~((celloutsig_1_11z & celloutsig_1_11z) | (celloutsig_1_3z & celloutsig_1_1z));
  assign { out_data[134:128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
