#! /usr/share/iverilog-0.10.0/bin/vvp
:ivl_version "0.10.0 (devel)" "(v0_9_6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x247f980 .scope module, "half_adder_tb" "half_adder_tb" 2 7;
 .timescale 0 0;
v0x2490d60_0 .net "carry_out", 0 0, L_0x2491220;  1 drivers
v0x2490e20_0 .var "in1", 0 0;
v0x2490ef0_0 .var "in2", 0 0;
v0x2490ff0_0 .net "sum_out", 0 0, L_0x24910c0;  1 drivers
S_0x247fb00 .scope module, "half_adder_inst" "half_adder" 2 14, 3 3 0, S_0x247f980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x24910c0 .functor XOR 1, v0x2490e20_0, v0x2490ef0_0, C4<0>, C4<0>;
L_0x2491220 .functor AND 1, v0x2490e20_0, v0x2490ef0_0, C4<1>, C4<1>;
v0x245bf20_0 .net "a", 0 0, v0x2490e20_0;  1 drivers
v0x2490a60_0 .net "b", 0 0, v0x2490ef0_0;  1 drivers
v0x2490b20_0 .net "carry", 0 0, L_0x2491220;  alias, 1 drivers
v0x2490bf0_0 .net "sum", 0 0, L_0x24910c0;  alias, 1 drivers
    .scope S_0x247f980;
T_0 ;
    %vpi_call/w 2 25 "$dumpfile", "gates_wave.vcd" {0 0};
    %vpi_call/w 2 26 "$dumpvars", 1'sb0, S_0x247fb00 {0 0};
    %set/v v0x2490e20_0, 0, 1;
    %set/v v0x2490ef0_0, 0, 1;
    %delay 10, 0;
    %set/v v0x2490e20_0, 0, 1;
    %set/v v0x2490ef0_0, 1, 1;
    %delay 10, 0;
    %set/v v0x2490e20_0, 1, 1;
    %set/v v0x2490ef0_0, 0, 1;
    %delay 10, 0;
    %set/v v0x2490e20_0, 1, 1;
    %set/v v0x2490ef0_0, 1, 1;
    %delay 10, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "./half_adder.v";
