INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/01.gate_test/01.gate_test.srcs/sources_1/new/gate_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gate_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/01.gate_test/01.gate_test.srcs/sim_1/new/tb_gate_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gate_test
