Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/server_017.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3622577 heartbeat IPC: 2.76047 cumulative IPC: 2.76047 (Simulation time: 0 hr 2 min 46 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 7243282 heartbeat IPC: 2.76189 cumulative IPC: 2.76118 (Simulation time: 0 hr 5 min 33 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 10870449 heartbeat IPC: 2.75697 cumulative IPC: 2.75978 (Simulation time: 0 hr 8 min 37 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14493064 heartbeat IPC: 2.76044 cumulative IPC: 2.75994 (Simulation time: 0 hr 12 min 2 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 18126575 heartbeat IPC: 2.75216 cumulative IPC: 2.75838 (Simulation time: 0 hr 14 min 44 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 18126575 (Simulation time: 0 hr 14 min 44 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 35567519 heartbeat IPC: 0.573364 cumulative IPC: 0.573364 (Simulation time: 0 hr 17 min 56 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 53188530 heartbeat IPC: 0.567504 cumulative IPC: 0.570419 (Simulation time: 0 hr 21 min 2 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 70523808 heartbeat IPC: 0.576858 cumulative IPC: 0.572549 (Simulation time: 0 hr 23 min 37 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 93753020 heartbeat IPC: 0.430493 cumulative IPC: 0.528916 (Simulation time: 0 hr 24 min 51 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 113669111 heartbeat IPC: 0.502107 cumulative IPC: 0.523327 (Simulation time: 0 hr 25 min 23 sec) 
Finished CPU 0 instructions: 50000002 cycles: 95542536 cumulative IPC: 0.523327 (Simulation time: 0 hr 25 min 23 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.523327 instructions: 50000002 cycles: 95542536
L1D TOTAL     ACCESS:   18379516  HIT:   16213958  MISS:    2165558
L1D LOAD      ACCESS:    7024984  HIT:    6282200  MISS:     742784
L1D RFO       ACCESS:    5514083  HIT:    4654804  MISS:     859279
L1D PREFETCH  ACCESS:    5840449  HIT:    5276954  MISS:     563495
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7061987  ISSUED:    6872085  USEFUL:     201143  USELESS:     362413
L1D AVERAGE MISS LATENCY: 176.662 cycles
L1I TOTAL     ACCESS:   17112774  HIT:   14109394  MISS:    3003380
L1I LOAD      ACCESS:    9901923  HIT:    9873909  MISS:      28014
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    7210851  HIT:    4235485  MISS:    2975366
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    7732634  ISSUED:    7704212  USEFUL:    2439482  USELESS:     535890
L1I AVERAGE MISS LATENCY: 18.2241 cycles
L2C TOTAL     ACCESS:    7597479  HIT:    5754288  MISS:    1843191
L2C LOAD      ACCESS:     562521  HIT:     232861  MISS:     329660
L2C RFO       ACCESS:     858711  HIT:      17863  MISS:     840848
L2C PREFETCH  ACCESS:    5053357  HIT:    4382689  MISS:     670668
L2C WRITEBACK ACCESS:    1122890  HIT:    1120875  MISS:       2015
L2C PREFETCH  REQUESTED:    4708276  ISSUED:    4705068  USEFUL:      21145  USELESS:     650245
L2C AVERAGE MISS LATENCY: 211.417 cycles
LLC TOTAL     ACCESS:    4264816  HIT:    2673271  MISS:    1591545
LLC LOAD      ACCESS:     329579  HIT:     174027  MISS:     155552
LLC RFO       ACCESS:     840846  HIT:     121486  MISS:     719360
LLC PREFETCH  ACCESS:    2032654  HIT:    1318668  MISS:     713986
LLC WRITEBACK ACCESS:    1061737  HIT:    1059090  MISS:       2647
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      50188  USELESS:     662582
LLC AVERAGE MISS LATENCY: 267.823 cycles
Major fault: 0 Minor fault: 24698
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     382267  ROW_BUFFER_MISS:    1206407
 DBUS_CONGESTED:    1530369
 WQ ROW_BUFFER_HIT:     245693  ROW_BUFFER_MISS:     633894  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.2833% MPKI: 1.20568 Average ROB Occupancy at Mispredict: 182.359

Branch types
NOT_BRANCH: 41588346 83.1767%
BRANCH_DIRECT_JUMP: 464501 0.929002%
BRANCH_INDIRECT: 45704 0.091408%
BRANCH_CONDITIONAL: 6147408 12.2948%
BRANCH_DIRECT_CALL: 675450 1.3509%
BRANCH_INDIRECT_CALL: 201532 0.403064%
BRANCH_RETURN: 876985 1.75397%
BRANCH_OTHER: 0 0%

