cocci_test_suite() {
	enum pin_config_param cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 995 */;
	struct stm32_pinctrl {
		struct device *dev;
		struct pinctrl_dev *pctl_dev;
		struct pinctrl_desc pctl_desc;
		struct stm32_pinctrl_group *groups;
		unsigned ngroups;
		const char **grp_names;
		struct stm32_gpio_bank *banks;
		unsigned nbanks;
		const struct stm32_pinctrl_match_data *match_data;
		struct irq_domain *domain;
		struct regmap *regmap;
		struct regmap_field *irqmux[STM32_GPIO_PINS_PER_BANK];
		struct hwspinlock *hwlock;
		struct stm32_desc_pin *pins;
		u32 npins;
		u32 pkg;
		u16 irqmux_map;
		spinlock_t irqmux_lock;
	} cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 97 */;
	struct stm32_gpio_bank {
		void __iomem *base;
		struct clk *clk;
		spinlock_t lock;
		struct gpio_chip gpio_chip;
		struct pinctrl_gpio_range range;
		struct fwnode_handle *fwnode;
		struct irq_domain *domain;
		u32 bank_nr;
		u32 bank_ioport_nr;
		u32 pin_backup[STM32_GPIO_PINS_PER_BANK];
	} cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 84 */;
	const struct pinmux_ops cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 799 */;
	struct stm32_pinctrl_group {
		const char *name;
		unsigned long config;
		unsigned pin;
	} cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 78 */;
	u32 *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 732 */;
	const char *constcocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 69 */[];
	unsigned *constcocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 679 */;
	const char *const**cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 678 */;
	const struct pinctrl_ops cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 654 */;
	struct stm32_gpio_bank cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 65 */;
	const unsigned **cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 643 */;
	const char *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 633 */;
	struct pinctrl_map **cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 603 */;
	unsigned *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 603 */;
	struct property *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 513 */;
	const struct stm32_desc_function *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 465 */;
	const struct irq_domain_ops cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 434 */;
	irq_hw_number_t cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 420 */;
	struct irq_fwspec cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 419 */;
	struct irq_fwspec *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 418 */;
	void *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 415 */;
	unsigned int cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 414 */;
	unsigned long cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 364 */;
	struct stm32_pinctrl *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 363 */;
	bool cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 360 */;
	struct irq_data *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 360 */;
	struct irq_domain *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 359 */;
	unsigned int *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 348 */;
	unsigned long *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 347 */;
	struct irq_chip cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 333 */;
	const struct gpio_chip cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 295 */;
	struct gpio_chip *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 247 */;
	struct pinctrl_gpio_range *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 209 */;
	unsigned cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 191 */;
	int cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 191 */;
	struct stm32_gpio_bank *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 190 */;
	void cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 190 */;
	u32 cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 181 */;
	const struct pin_desc *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 1489 */;
	int __maybe_unused cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 1486 */;
	struct pinctrl_pin_desc *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 1366 */;
	const struct of_device_id *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 1363 */;
	struct platform_device *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 1359 */;
	struct stm32_desc_pin *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 1328 */;
	const struct stm32_desc_pin *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 1316 */;
	struct reg_field cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 1279 */;
	struct regmap *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 1258 */;
	struct reset_control *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 1154 */;
	struct resource cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 1153 */;
	struct device *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 1152 */;
	struct of_phandle_args cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 1151 */;
	struct device_node *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 1146 */;
	const struct pinconf_ops cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 1139 */;
	struct seq_file *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 1074 */;
	struct pinctrl_dev *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 1073 */;
	struct stm32_pinctrl_group *cocci_id/* drivers/pinctrl/stm32/pinctrl-stm32.c 1057 */;
}
