
---------- Begin Simulation Statistics ----------
final_tick                               353479185000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 449558                       # Simulator instruction rate (inst/s)
host_mem_usage                                 670416                       # Number of bytes of host memory used
host_op_rate                                   707910                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   202.68                       # Real time elapsed on the host
host_tick_rate                             1744067051                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    91114055                       # Number of instructions simulated
sim_ops                                     143475789                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.353479                       # Number of seconds simulated
sim_ticks                                353479185000                       # Number of ticks simulated
system.cpu.Branches                           5247719                       # Number of branches fetched
system.cpu.committedInsts                    91114055                       # Number of instructions committed
system.cpu.committedOps                     143475789                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    38156688                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        198539                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     6944322                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            13                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   118721255                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            45                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        353479185                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               353479184.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads             41162193                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            69439610                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      5011841                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                    516                       # Number of float alu accesses
system.cpu.num_fp_insts                           516                       # number of float instructions
system.cpu.num_fp_register_reads                  766                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 294                       # number of times the floating registers were written
system.cpu.num_func_calls                         249                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses             143475612                       # Number of integer alu accesses
system.cpu.num_int_insts                    143475612                       # number of integer instructions
system.cpu.num_int_register_reads           324410016                       # number of times the integer registers were read
system.cpu.num_int_register_writes          139687631                       # number of times the integer registers were written
system.cpu.num_load_insts                    38156687                       # Number of load instructions
system.cpu.num_mem_refs                      45101008                       # number of memory refs
system.cpu.num_store_insts                    6944321                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                    41      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  89970404     62.71%     62.71% # Class of executed instruction
system.cpu.op_class::IntMult                  8404139      5.86%     68.57% # Class of executed instruction
system.cpu.op_class::IntDiv                        35      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                       8      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                       78      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                       70      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                     126      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::MemRead                 38156639     26.59%     95.16% # Class of executed instruction
system.cpu.op_class::MemWrite                 6944169      4.84%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  48      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                152      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  143475915                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests      1047215                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests        2094932                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8447                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               8330                       # Transaction distribution
system.membus.trans_dist::ReadExReq               117                       # Transaction distribution
system.membus.trans_dist::ReadExResp              117                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8330                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        16894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        16894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       540608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       540608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  540608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8447                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8447    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8447                       # Request fanout histogram
system.membus.reqLayer2.occupancy             8447000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           45930750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 353479185000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp             1047592                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty       1046961                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               254                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                125                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               125                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq        1047592                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1122                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3141527                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 3142649                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side    134030208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                134059392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1047717                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000001                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.000977                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1047716    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1047717                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy           4188854000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.2                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy          3141783000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1368000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 353479185000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            5                       # Voltage in Volts
system.cpu.icache.demand_hits::.cpu.inst    118720799                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        118720799                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    118720799                       # number of overall hits
system.cpu.icache.overall_hits::total       118720799                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          456                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            456                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          456                       # number of overall misses
system.cpu.icache.overall_misses::total           456                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44268000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44268000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44268000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44268000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    118721255                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    118721255                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    118721255                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    118721255                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97078.947368                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97078.947368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97078.947368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97078.947368                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          456                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          456                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          456                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          456                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43356000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43356000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43356000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43356000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95078.947368                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95078.947368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95078.947368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95078.947368                       # average overall mshr miss latency
system.cpu.icache.replacements                    210                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    118720799                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       118720799                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          456                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           456                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44268000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44268000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    118721255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    118721255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97078.947368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97078.947368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          456                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          456                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43356000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43356000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95078.947368                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95078.947368                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 353479185000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           217.982918                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           118721255                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               456                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          260353.629386                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   217.982918                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.851496                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.851496                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         237442966                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        237442966                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 353479185000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 353479185000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 353479185000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     44053623                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44053623                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44053623                       # number of overall hits
system.cpu.dcache.overall_hits::total        44053623                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1047261                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1047261                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1047261                       # number of overall misses
system.cpu.dcache.overall_misses::total       1047261                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27886075000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27886075000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27886075000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27886075000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     45100884                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     45100884                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     45100884                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     45100884                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023220                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.023220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023220                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26627.626733                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26627.626733                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26627.626733                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26627.626733                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1046961                       # number of writebacks
system.cpu.dcache.writebacks::total           1046961                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      1047261                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1047261                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1047261                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1047261                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25791553000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25791553000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25791553000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25791553000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023220                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023220                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023220                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023220                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24627.626733                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24627.626733                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24627.626733                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24627.626733                       # average overall mshr miss latency
system.cpu.dcache.replacements                1047005                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37109430                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37109430                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1047136                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1047136                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  27873803000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27873803000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     38156566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     38156566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027443                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027443                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26619.085773                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26619.085773                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1047136                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1047136                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  25779531000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25779531000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24619.085773                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24619.085773                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6944193                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6944193                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          125                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          125                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12272000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12272000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6944318                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6944318                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000018                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        98176                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        98176                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          125                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          125                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12022000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12022000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        96176                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        96176                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 353479185000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.816061                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45100884                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1047261                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.065562                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            220000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.816061                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999281                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999281                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          91249029                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         91249029                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 353479185000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 353479185000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              29                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data         1039241                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             1039270                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             29                       # number of overall hits
system.l2cache.overall_hits::.cpu.data        1039241                       # number of overall hits
system.l2cache.overall_hits::total            1039270                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           427                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          8020                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              8447                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          427                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         8020                       # number of overall misses
system.l2cache.overall_misses::total             8447                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     41375000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    825707000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    867082000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     41375000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    825707000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    867082000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          456                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data      1047261                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         1047717                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          456                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data      1047261                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        1047717                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.936404                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.007658                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.008062                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.936404                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.007658                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.008062                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 96896.955504                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 102955.985037                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 102649.698118                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 96896.955504                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 102955.985037                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 102649.698118                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_misses::.cpu.inst          427                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         8020                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         8447                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          427                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         8020                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         8447                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     32835000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    665307000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    698142000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     32835000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    665307000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    698142000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.936404                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.007658                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.008062                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.936404                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.007658                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.008062                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 76896.955504                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 82955.985037                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 82649.698118                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 76896.955504                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 82955.985037                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 82649.698118                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks      1046961                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      1046961                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks      1046961                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      1046961                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            8                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                8                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          117                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            117                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     11477000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     11477000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          125                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          125                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.936000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.936000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 98094.017094                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 98094.017094                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          117                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          117                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      9137000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      9137000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.936000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.936000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 78094.017094                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 78094.017094                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           29                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data      1039233                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total      1039262                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          427                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7903                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         8330                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     41375000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    814230000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    855605000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          456                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data      1047136                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total      1047592                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.936404                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.007547                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.007952                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 96896.955504                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 103027.964064                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 102713.685474                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          427                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7903                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         8330                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     32835000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    656170000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    689005000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.936404                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.007547                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.007952                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 76896.955504                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83027.964064                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82713.685474                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 353479185000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             7751.992273                       # Cycle average of tags in use
system.l2cache.tags.total_refs                2094931                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 8447                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs               248.008879                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   301.974849                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  7450.017423                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.009216                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.227356                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.236572                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         8447                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         8282                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.257782                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             16767895                       # Number of tag accesses
system.l2cache.tags.data_accesses            16767895                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 353479185000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           27328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          513280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              540608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        27328                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          27328                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              427                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             8020                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 8447                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              77311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            1452080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                1529391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         77311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             77311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             77311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           1452080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               1529391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       427.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      8020.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000551000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               107688                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         8447                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       8447                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                576                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                546                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                568                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                531                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                513                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                570                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                554                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                479                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                410                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                450                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               589                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               519                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               517                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               537                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               533                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               555                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     105268000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    42235000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                263649250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      12462.18                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31212.18                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      2131                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  25.23                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   8447                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     8447                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         6309                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean      85.302901                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     78.542589                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev     55.390460                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          4551     72.14%     72.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1709     27.09%     99.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           13      0.21%     99.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           13      0.21%     99.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            6      0.10%     99.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            3      0.05%     99.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            6      0.10%     99.87% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      0.02%     99.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            7      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          6309                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                  540608                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   540608                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          1.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       1.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.01                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.01                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   353479086000                       # Total gap between requests
system.mem_ctrl.avgGap                    41846701.31                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        27328                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       513280                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 77311.482994394712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 1452079.844531722600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          427                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         8020                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     10920250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    252729000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     25574.36                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     31512.34                       # Per-master read average memory access latency
system.mem_ctrl.pageHitRate                     25.23                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              22026900                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              11696190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             29345400                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      27902812080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       11484217500                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy      126065087040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        165515185110                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         468.245917                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 327627036500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF  11803220000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  14048928500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              23069340                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              12246465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             30966180                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      27902812080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       11708790660                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy      125875972800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        165553857525                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         468.355322                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 327133092500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF  11803220000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  14542872500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 353479185000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
