// Seed: 4095385134
module module_0 (
    input tri id_0,
    input uwire id_1,
    input tri0 id_2,
    input wor id_3,
    input wor id_4,
    output wire id_5,
    input uwire id_6,
    input tri id_7,
    output wor id_8,
    output tri1 id_9,
    input supply1 id_10,
    output uwire id_11,
    input wor id_12,
    input wor id_13
);
  wire id_15, id_16;
  assign id_11 = id_4;
endmodule
module module_1 (
    output tri id_0,
    output wire id_1,
    output tri id_2,
    input wire id_3,
    input tri0 id_4,
    input supply0 id_5,
    output wire id_6,
    input tri0 id_7,
    input tri id_8,
    output wor id_9,
    input tri1 id_10
    , id_16,
    input tri0 id_11,
    input tri id_12,
    output wand id_13,
    input tri id_14
);
  always @(id_16 or posedge id_5);
  wire id_17;
  id_18(
      .id_0(id_8), .id_1({1'b0 == 1}), .id_2(1)
  );
  module_0 modCall_1 (
      id_4,
      id_11,
      id_4,
      id_4,
      id_8,
      id_13,
      id_4,
      id_10,
      id_6,
      id_2,
      id_5,
      id_16,
      id_16,
      id_12
  );
  assign modCall_1.id_0 = 0;
  wire id_19;
endmodule
