
Prova_BMS_FREERTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000107f4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006fc  08010a98  08010a98  00011a98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08011194  08011194  00012194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801119c  0801119c  0001219c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080111a0  080111a0  000121a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  24000000  080111a4  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004edc  240001dc  08011380  000131dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240050b8  08011380  000140b8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000131dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   00026ad3  00000000  00000000  0001320a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004b35  00000000  00000000  00039cdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ce8  00000000  00000000  0003e818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001653  00000000  00000000  00040500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000072fb  00000000  00000000  00041b53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002733b  00000000  00000000  00048e4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00177481  00000000  00000000  00070189  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001e760a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008ca4  00000000  00000000  001e7650  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000070  00000000  00000000  001f02f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001dc 	.word	0x240001dc
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08010a7c 	.word	0x08010a7c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001e0 	.word	0x240001e0
 80002dc:	08010a7c 	.word	0x08010a7c

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr
	...

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <strlen>:
 80003a0:	4603      	mov	r3, r0
 80003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d1fb      	bne.n	80003a2 <strlen+0x2>
 80003aa:	1a18      	subs	r0, r3, r0
 80003ac:	3801      	subs	r0, #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_drsub>:
 80003b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	e002      	b.n	80003bc <__adddf3>
 80003b6:	bf00      	nop

080003b8 <__aeabi_dsub>:
 80003b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003bc <__adddf3>:
 80003bc:	b530      	push	{r4, r5, lr}
 80003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003c6:	ea94 0f05 	teq	r4, r5
 80003ca:	bf08      	it	eq
 80003cc:	ea90 0f02 	teqeq	r0, r2
 80003d0:	bf1f      	itttt	ne
 80003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e2:	f000 80e2 	beq.w	80005aa <__adddf3+0x1ee>
 80003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ee:	bfb8      	it	lt
 80003f0:	426d      	neglt	r5, r5
 80003f2:	dd0c      	ble.n	800040e <__adddf3+0x52>
 80003f4:	442c      	add	r4, r5
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	ea82 0000 	eor.w	r0, r2, r0
 8000402:	ea83 0101 	eor.w	r1, r3, r1
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	2d36      	cmp	r5, #54	@ 0x36
 8000410:	bf88      	it	hi
 8000412:	bd30      	pophi	{r4, r5, pc}
 8000414:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800041c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000424:	d002      	beq.n	800042c <__adddf3+0x70>
 8000426:	4240      	negs	r0, r0
 8000428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800042c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000438:	d002      	beq.n	8000440 <__adddf3+0x84>
 800043a:	4252      	negs	r2, r2
 800043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000440:	ea94 0f05 	teq	r4, r5
 8000444:	f000 80a7 	beq.w	8000596 <__adddf3+0x1da>
 8000448:	f1a4 0401 	sub.w	r4, r4, #1
 800044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000450:	db0d      	blt.n	800046e <__adddf3+0xb2>
 8000452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000456:	fa22 f205 	lsr.w	r2, r2, r5
 800045a:	1880      	adds	r0, r0, r2
 800045c:	f141 0100 	adc.w	r1, r1, #0
 8000460:	fa03 f20e 	lsl.w	r2, r3, lr
 8000464:	1880      	adds	r0, r0, r2
 8000466:	fa43 f305 	asr.w	r3, r3, r5
 800046a:	4159      	adcs	r1, r3
 800046c:	e00e      	b.n	800048c <__adddf3+0xd0>
 800046e:	f1a5 0520 	sub.w	r5, r5, #32
 8000472:	f10e 0e20 	add.w	lr, lr, #32
 8000476:	2a01      	cmp	r2, #1
 8000478:	fa03 fc0e 	lsl.w	ip, r3, lr
 800047c:	bf28      	it	cs
 800047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000482:	fa43 f305 	asr.w	r3, r3, r5
 8000486:	18c0      	adds	r0, r0, r3
 8000488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800048c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000490:	d507      	bpl.n	80004a2 <__adddf3+0xe6>
 8000492:	f04f 0e00 	mov.w	lr, #0
 8000496:	f1dc 0c00 	rsbs	ip, ip, #0
 800049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800049e:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004a6:	d31b      	bcc.n	80004e0 <__adddf3+0x124>
 80004a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004ac:	d30c      	bcc.n	80004c8 <__adddf3+0x10c>
 80004ae:	0849      	lsrs	r1, r1, #1
 80004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004b8:	f104 0401 	add.w	r4, r4, #1
 80004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004c4:	f080 809a 	bcs.w	80005fc <__adddf3+0x240>
 80004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004cc:	bf08      	it	eq
 80004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d2:	f150 0000 	adcs.w	r0, r0, #0
 80004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004da:	ea41 0105 	orr.w	r1, r1, r5
 80004de:	bd30      	pop	{r4, r5, pc}
 80004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e4:	4140      	adcs	r0, r0
 80004e6:	eb41 0101 	adc.w	r1, r1, r1
 80004ea:	3c01      	subs	r4, #1
 80004ec:	bf28      	it	cs
 80004ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004f2:	d2e9      	bcs.n	80004c8 <__adddf3+0x10c>
 80004f4:	f091 0f00 	teq	r1, #0
 80004f8:	bf04      	itt	eq
 80004fa:	4601      	moveq	r1, r0
 80004fc:	2000      	moveq	r0, #0
 80004fe:	fab1 f381 	clz	r3, r1
 8000502:	bf08      	it	eq
 8000504:	3320      	addeq	r3, #32
 8000506:	f1a3 030b 	sub.w	r3, r3, #11
 800050a:	f1b3 0220 	subs.w	r2, r3, #32
 800050e:	da0c      	bge.n	800052a <__adddf3+0x16e>
 8000510:	320c      	adds	r2, #12
 8000512:	dd08      	ble.n	8000526 <__adddf3+0x16a>
 8000514:	f102 0c14 	add.w	ip, r2, #20
 8000518:	f1c2 020c 	rsb	r2, r2, #12
 800051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000520:	fa21 f102 	lsr.w	r1, r1, r2
 8000524:	e00c      	b.n	8000540 <__adddf3+0x184>
 8000526:	f102 0214 	add.w	r2, r2, #20
 800052a:	bfd8      	it	le
 800052c:	f1c2 0c20 	rsble	ip, r2, #32
 8000530:	fa01 f102 	lsl.w	r1, r1, r2
 8000534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000538:	bfdc      	itt	le
 800053a:	ea41 010c 	orrle.w	r1, r1, ip
 800053e:	4090      	lslle	r0, r2
 8000540:	1ae4      	subs	r4, r4, r3
 8000542:	bfa2      	ittt	ge
 8000544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000548:	4329      	orrge	r1, r5
 800054a:	bd30      	popge	{r4, r5, pc}
 800054c:	ea6f 0404 	mvn.w	r4, r4
 8000550:	3c1f      	subs	r4, #31
 8000552:	da1c      	bge.n	800058e <__adddf3+0x1d2>
 8000554:	340c      	adds	r4, #12
 8000556:	dc0e      	bgt.n	8000576 <__adddf3+0x1ba>
 8000558:	f104 0414 	add.w	r4, r4, #20
 800055c:	f1c4 0220 	rsb	r2, r4, #32
 8000560:	fa20 f004 	lsr.w	r0, r0, r4
 8000564:	fa01 f302 	lsl.w	r3, r1, r2
 8000568:	ea40 0003 	orr.w	r0, r0, r3
 800056c:	fa21 f304 	lsr.w	r3, r1, r4
 8000570:	ea45 0103 	orr.w	r1, r5, r3
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f1c4 040c 	rsb	r4, r4, #12
 800057a:	f1c4 0220 	rsb	r2, r4, #32
 800057e:	fa20 f002 	lsr.w	r0, r0, r2
 8000582:	fa01 f304 	lsl.w	r3, r1, r4
 8000586:	ea40 0003 	orr.w	r0, r0, r3
 800058a:	4629      	mov	r1, r5
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	fa21 f004 	lsr.w	r0, r1, r4
 8000592:	4629      	mov	r1, r5
 8000594:	bd30      	pop	{r4, r5, pc}
 8000596:	f094 0f00 	teq	r4, #0
 800059a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800059e:	bf06      	itte	eq
 80005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005a4:	3401      	addeq	r4, #1
 80005a6:	3d01      	subne	r5, #1
 80005a8:	e74e      	b.n	8000448 <__adddf3+0x8c>
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf18      	it	ne
 80005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b4:	d029      	beq.n	800060a <__adddf3+0x24e>
 80005b6:	ea94 0f05 	teq	r4, r5
 80005ba:	bf08      	it	eq
 80005bc:	ea90 0f02 	teqeq	r0, r2
 80005c0:	d005      	beq.n	80005ce <__adddf3+0x212>
 80005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005c6:	bf04      	itt	eq
 80005c8:	4619      	moveq	r1, r3
 80005ca:	4610      	moveq	r0, r2
 80005cc:	bd30      	pop	{r4, r5, pc}
 80005ce:	ea91 0f03 	teq	r1, r3
 80005d2:	bf1e      	ittt	ne
 80005d4:	2100      	movne	r1, #0
 80005d6:	2000      	movne	r0, #0
 80005d8:	bd30      	popne	{r4, r5, pc}
 80005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005de:	d105      	bne.n	80005ec <__adddf3+0x230>
 80005e0:	0040      	lsls	r0, r0, #1
 80005e2:	4149      	adcs	r1, r1
 80005e4:	bf28      	it	cs
 80005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ea:	bd30      	pop	{r4, r5, pc}
 80005ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005f0:	bf3c      	itt	cc
 80005f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005f6:	bd30      	popcc	{r4, r5, pc}
 80005f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000600:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000604:	f04f 0000 	mov.w	r0, #0
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800060e:	bf1a      	itte	ne
 8000610:	4619      	movne	r1, r3
 8000612:	4610      	movne	r0, r2
 8000614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000618:	bf1c      	itt	ne
 800061a:	460b      	movne	r3, r1
 800061c:	4602      	movne	r2, r0
 800061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000622:	bf06      	itte	eq
 8000624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000628:	ea91 0f03 	teqeq	r1, r3
 800062c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	bf00      	nop

08000634 <__aeabi_ui2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f04f 0500 	mov.w	r5, #0
 800064c:	f04f 0100 	mov.w	r1, #0
 8000650:	e750      	b.n	80004f4 <__adddf3+0x138>
 8000652:	bf00      	nop

08000654 <__aeabi_i2d>:
 8000654:	f090 0f00 	teq	r0, #0
 8000658:	bf04      	itt	eq
 800065a:	2100      	moveq	r1, #0
 800065c:	4770      	bxeq	lr
 800065e:	b530      	push	{r4, r5, lr}
 8000660:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000664:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000668:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800066c:	bf48      	it	mi
 800066e:	4240      	negmi	r0, r0
 8000670:	f04f 0100 	mov.w	r1, #0
 8000674:	e73e      	b.n	80004f4 <__adddf3+0x138>
 8000676:	bf00      	nop

08000678 <__aeabi_f2d>:
 8000678:	0042      	lsls	r2, r0, #1
 800067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000686:	bf1f      	itttt	ne
 8000688:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800068c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000690:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000694:	4770      	bxne	lr
 8000696:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800069a:	bf08      	it	eq
 800069c:	4770      	bxeq	lr
 800069e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006a2:	bf04      	itt	eq
 80006a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	e71c      	b.n	80004f4 <__adddf3+0x138>
 80006ba:	bf00      	nop

080006bc <__aeabi_ul2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f04f 0500 	mov.w	r5, #0
 80006ca:	e00a      	b.n	80006e2 <__aeabi_l2d+0x16>

080006cc <__aeabi_l2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006da:	d502      	bpl.n	80006e2 <__aeabi_l2d+0x16>
 80006dc:	4240      	negs	r0, r0
 80006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ee:	f43f aed8 	beq.w	80004a2 <__adddf3+0xe6>
 80006f2:	f04f 0203 	mov.w	r2, #3
 80006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fa:	bf18      	it	ne
 80006fc:	3203      	addne	r2, #3
 80006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000702:	bf18      	it	ne
 8000704:	3203      	addne	r2, #3
 8000706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070a:	f1c2 0320 	rsb	r3, r2, #32
 800070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000712:	fa20 f002 	lsr.w	r0, r0, r2
 8000716:	fa01 fe03 	lsl.w	lr, r1, r3
 800071a:	ea40 000e 	orr.w	r0, r0, lr
 800071e:	fa21 f102 	lsr.w	r1, r1, r2
 8000722:	4414      	add	r4, r2
 8000724:	e6bd      	b.n	80004a2 <__adddf3+0xe6>
 8000726:	bf00      	nop

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295
 8000738:	f04f 30ff 	movne.w	r0, #4294967295
 800073c:	f000 b9c0 	b.w	8000ac0 <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f83e 	bl	80007c8 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__aeabi_d2lz>:
 8000758:	b508      	push	{r3, lr}
 800075a:	4602      	mov	r2, r0
 800075c:	460b      	mov	r3, r1
 800075e:	ec43 2b17 	vmov	d7, r2, r3
 8000762:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076a:	d403      	bmi.n	8000774 <__aeabi_d2lz+0x1c>
 800076c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000770:	f000 b80a 	b.w	8000788 <__aeabi_d2ulz>
 8000774:	eeb1 7b47 	vneg.f64	d7, d7
 8000778:	ec51 0b17 	vmov	r0, r1, d7
 800077c:	f000 f804 	bl	8000788 <__aeabi_d2ulz>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	bd08      	pop	{r3, pc}

08000788 <__aeabi_d2ulz>:
 8000788:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007b8 <__aeabi_d2ulz+0x30>
 800078c:	ec41 0b17 	vmov	d7, r0, r1
 8000790:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007c0 <__aeabi_d2ulz+0x38>
 8000794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000798:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800079c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007a0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007a8:	ee16 1a10 	vmov	r1, s12
 80007ac:	ee17 0a90 	vmov	r0, s15
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000000 	.word	0x00000000
 80007bc:	3df00000 	.word	0x3df00000
 80007c0:	00000000 	.word	0x00000000
 80007c4:	41f00000 	.word	0x41f00000

080007c8 <__udivmoddi4>:
 80007c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007cc:	9d08      	ldr	r5, [sp, #32]
 80007ce:	468e      	mov	lr, r1
 80007d0:	4604      	mov	r4, r0
 80007d2:	4688      	mov	r8, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d14a      	bne.n	800086e <__udivmoddi4+0xa6>
 80007d8:	428a      	cmp	r2, r1
 80007da:	4617      	mov	r7, r2
 80007dc:	d962      	bls.n	80008a4 <__udivmoddi4+0xdc>
 80007de:	fab2 f682 	clz	r6, r2
 80007e2:	b14e      	cbz	r6, 80007f8 <__udivmoddi4+0x30>
 80007e4:	f1c6 0320 	rsb	r3, r6, #32
 80007e8:	fa01 f806 	lsl.w	r8, r1, r6
 80007ec:	fa20 f303 	lsr.w	r3, r0, r3
 80007f0:	40b7      	lsls	r7, r6
 80007f2:	ea43 0808 	orr.w	r8, r3, r8
 80007f6:	40b4      	lsls	r4, r6
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	fa1f fc87 	uxth.w	ip, r7
 8000800:	fbb8 f1fe 	udiv	r1, r8, lr
 8000804:	0c23      	lsrs	r3, r4, #16
 8000806:	fb0e 8811 	mls	r8, lr, r1, r8
 800080a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800080e:	fb01 f20c 	mul.w	r2, r1, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d909      	bls.n	800082a <__udivmoddi4+0x62>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f101 30ff 	add.w	r0, r1, #4294967295
 800081c:	f080 80ea 	bcs.w	80009f4 <__udivmoddi4+0x22c>
 8000820:	429a      	cmp	r2, r3
 8000822:	f240 80e7 	bls.w	80009f4 <__udivmoddi4+0x22c>
 8000826:	3902      	subs	r1, #2
 8000828:	443b      	add	r3, r7
 800082a:	1a9a      	subs	r2, r3, r2
 800082c:	b2a3      	uxth	r3, r4
 800082e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000832:	fb0e 2210 	mls	r2, lr, r0, r2
 8000836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083a:	fb00 fc0c 	mul.w	ip, r0, ip
 800083e:	459c      	cmp	ip, r3
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x8e>
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	f100 32ff 	add.w	r2, r0, #4294967295
 8000848:	f080 80d6 	bcs.w	80009f8 <__udivmoddi4+0x230>
 800084c:	459c      	cmp	ip, r3
 800084e:	f240 80d3 	bls.w	80009f8 <__udivmoddi4+0x230>
 8000852:	443b      	add	r3, r7
 8000854:	3802      	subs	r0, #2
 8000856:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800085a:	eba3 030c 	sub.w	r3, r3, ip
 800085e:	2100      	movs	r1, #0
 8000860:	b11d      	cbz	r5, 800086a <__udivmoddi4+0xa2>
 8000862:	40f3      	lsrs	r3, r6
 8000864:	2200      	movs	r2, #0
 8000866:	e9c5 3200 	strd	r3, r2, [r5]
 800086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086e:	428b      	cmp	r3, r1
 8000870:	d905      	bls.n	800087e <__udivmoddi4+0xb6>
 8000872:	b10d      	cbz	r5, 8000878 <__udivmoddi4+0xb0>
 8000874:	e9c5 0100 	strd	r0, r1, [r5]
 8000878:	2100      	movs	r1, #0
 800087a:	4608      	mov	r0, r1
 800087c:	e7f5      	b.n	800086a <__udivmoddi4+0xa2>
 800087e:	fab3 f183 	clz	r1, r3
 8000882:	2900      	cmp	r1, #0
 8000884:	d146      	bne.n	8000914 <__udivmoddi4+0x14c>
 8000886:	4573      	cmp	r3, lr
 8000888:	d302      	bcc.n	8000890 <__udivmoddi4+0xc8>
 800088a:	4282      	cmp	r2, r0
 800088c:	f200 8105 	bhi.w	8000a9a <__udivmoddi4+0x2d2>
 8000890:	1a84      	subs	r4, r0, r2
 8000892:	eb6e 0203 	sbc.w	r2, lr, r3
 8000896:	2001      	movs	r0, #1
 8000898:	4690      	mov	r8, r2
 800089a:	2d00      	cmp	r5, #0
 800089c:	d0e5      	beq.n	800086a <__udivmoddi4+0xa2>
 800089e:	e9c5 4800 	strd	r4, r8, [r5]
 80008a2:	e7e2      	b.n	800086a <__udivmoddi4+0xa2>
 80008a4:	2a00      	cmp	r2, #0
 80008a6:	f000 8090 	beq.w	80009ca <__udivmoddi4+0x202>
 80008aa:	fab2 f682 	clz	r6, r2
 80008ae:	2e00      	cmp	r6, #0
 80008b0:	f040 80a4 	bne.w	80009fc <__udivmoddi4+0x234>
 80008b4:	1a8a      	subs	r2, r1, r2
 80008b6:	0c03      	lsrs	r3, r0, #16
 80008b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008bc:	b280      	uxth	r0, r0
 80008be:	b2bc      	uxth	r4, r7
 80008c0:	2101      	movs	r1, #1
 80008c2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008c6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ce:	fb04 f20c 	mul.w	r2, r4, ip
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d907      	bls.n	80008e6 <__udivmoddi4+0x11e>
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008dc:	d202      	bcs.n	80008e4 <__udivmoddi4+0x11c>
 80008de:	429a      	cmp	r2, r3
 80008e0:	f200 80e0 	bhi.w	8000aa4 <__udivmoddi4+0x2dc>
 80008e4:	46c4      	mov	ip, r8
 80008e6:	1a9b      	subs	r3, r3, r2
 80008e8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008ec:	fb0e 3312 	mls	r3, lr, r2, r3
 80008f0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008f4:	fb02 f404 	mul.w	r4, r2, r4
 80008f8:	429c      	cmp	r4, r3
 80008fa:	d907      	bls.n	800090c <__udivmoddi4+0x144>
 80008fc:	18fb      	adds	r3, r7, r3
 80008fe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000902:	d202      	bcs.n	800090a <__udivmoddi4+0x142>
 8000904:	429c      	cmp	r4, r3
 8000906:	f200 80ca 	bhi.w	8000a9e <__udivmoddi4+0x2d6>
 800090a:	4602      	mov	r2, r0
 800090c:	1b1b      	subs	r3, r3, r4
 800090e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000912:	e7a5      	b.n	8000860 <__udivmoddi4+0x98>
 8000914:	f1c1 0620 	rsb	r6, r1, #32
 8000918:	408b      	lsls	r3, r1
 800091a:	fa22 f706 	lsr.w	r7, r2, r6
 800091e:	431f      	orrs	r7, r3
 8000920:	fa0e f401 	lsl.w	r4, lr, r1
 8000924:	fa20 f306 	lsr.w	r3, r0, r6
 8000928:	fa2e fe06 	lsr.w	lr, lr, r6
 800092c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000930:	4323      	orrs	r3, r4
 8000932:	fa00 f801 	lsl.w	r8, r0, r1
 8000936:	fa1f fc87 	uxth.w	ip, r7
 800093a:	fbbe f0f9 	udiv	r0, lr, r9
 800093e:	0c1c      	lsrs	r4, r3, #16
 8000940:	fb09 ee10 	mls	lr, r9, r0, lr
 8000944:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000948:	fb00 fe0c 	mul.w	lr, r0, ip
 800094c:	45a6      	cmp	lr, r4
 800094e:	fa02 f201 	lsl.w	r2, r2, r1
 8000952:	d909      	bls.n	8000968 <__udivmoddi4+0x1a0>
 8000954:	193c      	adds	r4, r7, r4
 8000956:	f100 3aff 	add.w	sl, r0, #4294967295
 800095a:	f080 809c 	bcs.w	8000a96 <__udivmoddi4+0x2ce>
 800095e:	45a6      	cmp	lr, r4
 8000960:	f240 8099 	bls.w	8000a96 <__udivmoddi4+0x2ce>
 8000964:	3802      	subs	r0, #2
 8000966:	443c      	add	r4, r7
 8000968:	eba4 040e 	sub.w	r4, r4, lr
 800096c:	fa1f fe83 	uxth.w	lr, r3
 8000970:	fbb4 f3f9 	udiv	r3, r4, r9
 8000974:	fb09 4413 	mls	r4, r9, r3, r4
 8000978:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800097c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000980:	45a4      	cmp	ip, r4
 8000982:	d908      	bls.n	8000996 <__udivmoddi4+0x1ce>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f103 3eff 	add.w	lr, r3, #4294967295
 800098a:	f080 8082 	bcs.w	8000a92 <__udivmoddi4+0x2ca>
 800098e:	45a4      	cmp	ip, r4
 8000990:	d97f      	bls.n	8000a92 <__udivmoddi4+0x2ca>
 8000992:	3b02      	subs	r3, #2
 8000994:	443c      	add	r4, r7
 8000996:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800099a:	eba4 040c 	sub.w	r4, r4, ip
 800099e:	fba0 ec02 	umull	lr, ip, r0, r2
 80009a2:	4564      	cmp	r4, ip
 80009a4:	4673      	mov	r3, lr
 80009a6:	46e1      	mov	r9, ip
 80009a8:	d362      	bcc.n	8000a70 <__udivmoddi4+0x2a8>
 80009aa:	d05f      	beq.n	8000a6c <__udivmoddi4+0x2a4>
 80009ac:	b15d      	cbz	r5, 80009c6 <__udivmoddi4+0x1fe>
 80009ae:	ebb8 0203 	subs.w	r2, r8, r3
 80009b2:	eb64 0409 	sbc.w	r4, r4, r9
 80009b6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ba:	fa22 f301 	lsr.w	r3, r2, r1
 80009be:	431e      	orrs	r6, r3
 80009c0:	40cc      	lsrs	r4, r1
 80009c2:	e9c5 6400 	strd	r6, r4, [r5]
 80009c6:	2100      	movs	r1, #0
 80009c8:	e74f      	b.n	800086a <__udivmoddi4+0xa2>
 80009ca:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ce:	0c01      	lsrs	r1, r0, #16
 80009d0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009d4:	b280      	uxth	r0, r0
 80009d6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009da:	463b      	mov	r3, r7
 80009dc:	4638      	mov	r0, r7
 80009de:	463c      	mov	r4, r7
 80009e0:	46b8      	mov	r8, r7
 80009e2:	46be      	mov	lr, r7
 80009e4:	2620      	movs	r6, #32
 80009e6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ea:	eba2 0208 	sub.w	r2, r2, r8
 80009ee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009f2:	e766      	b.n	80008c2 <__udivmoddi4+0xfa>
 80009f4:	4601      	mov	r1, r0
 80009f6:	e718      	b.n	800082a <__udivmoddi4+0x62>
 80009f8:	4610      	mov	r0, r2
 80009fa:	e72c      	b.n	8000856 <__udivmoddi4+0x8e>
 80009fc:	f1c6 0220 	rsb	r2, r6, #32
 8000a00:	fa2e f302 	lsr.w	r3, lr, r2
 8000a04:	40b7      	lsls	r7, r6
 8000a06:	40b1      	lsls	r1, r6
 8000a08:	fa20 f202 	lsr.w	r2, r0, r2
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	430a      	orrs	r2, r1
 8000a12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a16:	b2bc      	uxth	r4, r7
 8000a18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a1c:	0c11      	lsrs	r1, r2, #16
 8000a1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a22:	fb08 f904 	mul.w	r9, r8, r4
 8000a26:	40b0      	lsls	r0, r6
 8000a28:	4589      	cmp	r9, r1
 8000a2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a2e:	b280      	uxth	r0, r0
 8000a30:	d93e      	bls.n	8000ab0 <__udivmoddi4+0x2e8>
 8000a32:	1879      	adds	r1, r7, r1
 8000a34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a38:	d201      	bcs.n	8000a3e <__udivmoddi4+0x276>
 8000a3a:	4589      	cmp	r9, r1
 8000a3c:	d81f      	bhi.n	8000a7e <__udivmoddi4+0x2b6>
 8000a3e:	eba1 0109 	sub.w	r1, r1, r9
 8000a42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a46:	fb09 f804 	mul.w	r8, r9, r4
 8000a4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a4e:	b292      	uxth	r2, r2
 8000a50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a54:	4542      	cmp	r2, r8
 8000a56:	d229      	bcs.n	8000aac <__udivmoddi4+0x2e4>
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a5e:	d2c4      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a60:	4542      	cmp	r2, r8
 8000a62:	d2c2      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a64:	f1a9 0102 	sub.w	r1, r9, #2
 8000a68:	443a      	add	r2, r7
 8000a6a:	e7be      	b.n	80009ea <__udivmoddi4+0x222>
 8000a6c:	45f0      	cmp	r8, lr
 8000a6e:	d29d      	bcs.n	80009ac <__udivmoddi4+0x1e4>
 8000a70:	ebbe 0302 	subs.w	r3, lr, r2
 8000a74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a78:	3801      	subs	r0, #1
 8000a7a:	46e1      	mov	r9, ip
 8000a7c:	e796      	b.n	80009ac <__udivmoddi4+0x1e4>
 8000a7e:	eba7 0909 	sub.w	r9, r7, r9
 8000a82:	4449      	add	r1, r9
 8000a84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a8c:	fb09 f804 	mul.w	r8, r9, r4
 8000a90:	e7db      	b.n	8000a4a <__udivmoddi4+0x282>
 8000a92:	4673      	mov	r3, lr
 8000a94:	e77f      	b.n	8000996 <__udivmoddi4+0x1ce>
 8000a96:	4650      	mov	r0, sl
 8000a98:	e766      	b.n	8000968 <__udivmoddi4+0x1a0>
 8000a9a:	4608      	mov	r0, r1
 8000a9c:	e6fd      	b.n	800089a <__udivmoddi4+0xd2>
 8000a9e:	443b      	add	r3, r7
 8000aa0:	3a02      	subs	r2, #2
 8000aa2:	e733      	b.n	800090c <__udivmoddi4+0x144>
 8000aa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000aa8:	443b      	add	r3, r7
 8000aaa:	e71c      	b.n	80008e6 <__udivmoddi4+0x11e>
 8000aac:	4649      	mov	r1, r9
 8000aae:	e79c      	b.n	80009ea <__udivmoddi4+0x222>
 8000ab0:	eba1 0109 	sub.w	r1, r1, r9
 8000ab4:	46c4      	mov	ip, r8
 8000ab6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aba:	fb09 f804 	mul.w	r8, r9, r4
 8000abe:	e7c4      	b.n	8000a4a <__udivmoddi4+0x282>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <debugprint>:
			xSemaphoreTake(UARTSemHandle, osWaitForever);
		   }
}


void debugprint(const char *msg){
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit_IT(&huart3, (uint8_t*)msg, strlen(msg));
 8000acc:	6878      	ldr	r0, [r7, #4]
 8000ace:	f7ff fc67 	bl	80003a0 <strlen>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	b29b      	uxth	r3, r3
 8000ad6:	461a      	mov	r2, r3
 8000ad8:	6879      	ldr	r1, [r7, #4]
 8000ada:	4803      	ldr	r0, [pc, #12]	@ (8000ae8 <debugprint+0x24>)
 8000adc:	f006 fad6 	bl	800708c <HAL_UART_Transmit_IT>
}
 8000ae0:	bf00      	nop
 8000ae2:	3708      	adds	r7, #8
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	24000460 	.word	0x24000460

08000aec <MainTask>:
  }
}
*/

void MainTask(void *argument)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b092      	sub	sp, #72	@ 0x48
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
		QueueSetMemberHandle_t xHandle;

		uint8_t incremento;
		char carattere;
		char stringa[50]={0};
 8000af4:	f107 030c 	add.w	r3, r7, #12
 8000af8:	2232      	movs	r2, #50	@ 0x32
 8000afa:	2100      	movs	r1, #0
 8000afc:	4618      	mov	r0, r3
 8000afe:	f00c fc48 	bl	800d392 <memset>
		uint8_t i=0;
 8000b02:	2300      	movs	r3, #0
 8000b04:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  for (;;)
  {
	  xHandle = xQueueSelectFromSet( Settomain, pdMS_TO_TICKS(1) );
 8000b08:	4b2b      	ldr	r3, [pc, #172]	@ (8000bb8 <MainTask+0xcc>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	2101      	movs	r1, #1
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f00a f800 	bl	800ab14 <xQueueSelectFromSet>
 8000b14:	6438      	str	r0, [r7, #64]	@ 0x40
	  if( xHandle == ( QueueSetMemberHandle_t ) Queuemisuretomain )
 8000b16:	4b29      	ldr	r3, [pc, #164]	@ (8000bbc <MainTask+0xd0>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	d114      	bne.n	8000b4a <MainTask+0x5e>
	       {
	          xQueueReceive( Queuemisuretomain,(void *)&incremento, 0 );
 8000b20:	4b26      	ldr	r3, [pc, #152]	@ (8000bbc <MainTask+0xd0>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	f107 013f 	add.w	r1, r7, #63	@ 0x3f
 8000b28:	2200      	movs	r2, #0
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f009 fda4 	bl	800a678 <xQueueReceive>

	          if ((incremento%2)==1){
 8000b30:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000b34:	f003 0301 	and.w	r3, r3, #1
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d002      	beq.n	8000b44 <MainTask+0x58>
	        	  ledredon();
 8000b3e:	f000 fac5 	bl	80010cc <ledredon>
 8000b42:	e7e1      	b.n	8000b08 <MainTask+0x1c>
	          }
	          else  ledredoff();
 8000b44:	f000 faaa 	bl	800109c <ledredoff>
 8000b48:	e7de      	b.n	8000b08 <MainTask+0x1c>

	       }
	       else if( xHandle == ( QueueSetMemberHandle_t ) Queueuarttomain )
 8000b4a:	4b1d      	ldr	r3, [pc, #116]	@ (8000bc0 <MainTask+0xd4>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000b50:	429a      	cmp	r2, r3
 8000b52:	d1d9      	bne.n	8000b08 <MainTask+0x1c>
	       {

	    	   xQueueReceive(Queueuarttomain,(void *) &carattere, 0 );
 8000b54:	4b1a      	ldr	r3, [pc, #104]	@ (8000bc0 <MainTask+0xd4>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	f107 013e 	add.w	r1, r7, #62	@ 0x3e
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f009 fd8a 	bl	800a678 <xQueueReceive>

	    	   if(carattere != '\n' || carattere != '\r'){
 8000b64:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8000b68:	2b0a      	cmp	r3, #10
 8000b6a:	d103      	bne.n	8000b74 <MainTask+0x88>
 8000b6c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8000b70:	2b0d      	cmp	r3, #13
 8000b72:	d00f      	beq.n	8000b94 <MainTask+0xa8>
	    		   stringa[i]=carattere;
 8000b74:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b78:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8000b7c:	3348      	adds	r3, #72	@ 0x48
 8000b7e:	443b      	add	r3, r7
 8000b80:	f803 2c3c 	strb.w	r2, [r3, #-60]
	    		   i++;
 8000b84:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b88:	3301      	adds	r3, #1
 8000b8a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	    		   ledyellowoff();
 8000b8e:	f000 fa91 	bl	80010b4 <ledyellowoff>
 8000b92:	e00f      	b.n	8000bb4 <MainTask+0xc8>
	    	   }

	    	   else{
	    		   i=0;
 8000b94:	2300      	movs	r3, #0
 8000b96:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	    		   if(strcmp(stringa,"c")==0) {
 8000b9a:	f107 030c 	add.w	r3, r7, #12
 8000b9e:	4909      	ldr	r1, [pc, #36]	@ (8000bc4 <MainTask+0xd8>)
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f7ff fb9d 	bl	80002e0 <strcmp>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d101      	bne.n	8000bb0 <MainTask+0xc4>
	    			   ledyellowon();
 8000bac:	f000 fa9a 	bl	80010e4 <ledyellowon>
	    		   }
	    		   stringa[0]='\0';
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	733b      	strb	r3, [r7, #12]
	  xHandle = xQueueSelectFromSet( Settomain, pdMS_TO_TICKS(1) );
 8000bb4:	e7a8      	b.n	8000b08 <MainTask+0x1c>
 8000bb6:	bf00      	nop
 8000bb8:	2400021c 	.word	0x2400021c
 8000bbc:	24000208 	.word	0x24000208
 8000bc0:	24000210 	.word	0x24000210
 8000bc4:	08010a98 	.word	0x08010a98

08000bc8 <TaskCalcoloSOC>:
  }
}
*/

void TaskCalcoloSOC(void *argument)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
	static uint8_t dato=0;
	BaseType_t xreturn;

  for (;;)
  {
	  xQueueReceive( QueuemisuretoSOC,&incremento, 0 );
 8000bd0:	4b17      	ldr	r3, [pc, #92]	@ (8000c30 <TaskCalcoloSOC+0x68>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	f107 010b 	add.w	r1, r7, #11
 8000bd8:	2200      	movs	r2, #0
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f009 fd4c 	bl	800a678 <xQueueReceive>
	  if (i<8){
 8000be0:	4b14      	ldr	r3, [pc, #80]	@ (8000c34 <TaskCalcoloSOC+0x6c>)
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	2b07      	cmp	r3, #7
 8000be6:	d80d      	bhi.n	8000c04 <TaskCalcoloSOC+0x3c>
		  dato+=incremento;
 8000be8:	4b13      	ldr	r3, [pc, #76]	@ (8000c38 <TaskCalcoloSOC+0x70>)
 8000bea:	781a      	ldrb	r2, [r3, #0]
 8000bec:	7afb      	ldrb	r3, [r7, #11]
 8000bee:	4413      	add	r3, r2
 8000bf0:	b2da      	uxtb	r2, r3
 8000bf2:	4b11      	ldr	r3, [pc, #68]	@ (8000c38 <TaskCalcoloSOC+0x70>)
 8000bf4:	701a      	strb	r2, [r3, #0]
		  i++;
 8000bf6:	4b0f      	ldr	r3, [pc, #60]	@ (8000c34 <TaskCalcoloSOC+0x6c>)
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	3301      	adds	r3, #1
 8000bfc:	b2da      	uxtb	r2, r3
 8000bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8000c34 <TaskCalcoloSOC+0x6c>)
 8000c00:	701a      	strb	r2, [r3, #0]
 8000c02:	e7e5      	b.n	8000bd0 <TaskCalcoloSOC+0x8>
	  }

	  else  {
		  i=0;
 8000c04:	4b0b      	ldr	r3, [pc, #44]	@ (8000c34 <TaskCalcoloSOC+0x6c>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	701a      	strb	r2, [r3, #0]
		  xreturn = xQueueSend( QueueSOCtocom, &dato,0 );
 8000c0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000c3c <TaskCalcoloSOC+0x74>)
 8000c0c:	6818      	ldr	r0, [r3, #0]
 8000c0e:	2300      	movs	r3, #0
 8000c10:	2200      	movs	r2, #0
 8000c12:	4909      	ldr	r1, [pc, #36]	@ (8000c38 <TaskCalcoloSOC+0x70>)
 8000c14:	f009 fbf6 	bl	800a404 <xQueueGenericSend>
 8000c18:	60f8      	str	r0, [r7, #12]
		  if (xreturn!=pdTRUE){
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	d002      	beq.n	8000c26 <TaskCalcoloSOC+0x5e>
		  		debugprint("non scrive nella coda da SOC a com\r\n");
 8000c20:	4807      	ldr	r0, [pc, #28]	@ (8000c40 <TaskCalcoloSOC+0x78>)
 8000c22:	f7ff ff4f 	bl	8000ac4 <debugprint>
		  }
	  		dato=0;
 8000c26:	4b04      	ldr	r3, [pc, #16]	@ (8000c38 <TaskCalcoloSOC+0x70>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	701a      	strb	r2, [r3, #0]
	  xQueueReceive( QueuemisuretoSOC,&incremento, 0 );
 8000c2c:	e7d0      	b.n	8000bd0 <TaskCalcoloSOC+0x8>
 8000c2e:	bf00      	nop
 8000c30:	24000218 	.word	0x24000218
 8000c34:	240001f8 	.word	0x240001f8
 8000c38:	240001f9 	.word	0x240001f9
 8000c3c:	24000214 	.word	0x24000214
 8000c40:	08010a9c 	.word	0x08010a9c

08000c44 <TaskComunicazione>:

  }
}
*/
void TaskComunicazione(void *argument)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b090      	sub	sp, #64	@ 0x40
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
	uint8_t sommabuffer;
	QueueSetMemberHandle_t xHandle;
	char uart_buf[50];
  for (;;)
  {
	  xHandle = xQueueSelectFromSet( Settocom, pdMS_TO_TICKS(1) );
 8000c4c:	4b1e      	ldr	r3, [pc, #120]	@ (8000cc8 <TaskComunicazione+0x84>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	2101      	movs	r1, #1
 8000c52:	4618      	mov	r0, r3
 8000c54:	f009 ff5e 	bl	800ab14 <xQueueSelectFromSet>
 8000c58:	63f8      	str	r0, [r7, #60]	@ 0x3c

	  if( xHandle == ( QueueSetMemberHandle_t ) Queuemisuretocom )
 8000c5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000ccc <TaskComunicazione+0x88>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000c60:	429a      	cmp	r2, r3
 8000c62:	d115      	bne.n	8000c90 <TaskComunicazione+0x4c>
	       {
	          xQueueReceive( Queuemisuretocom, &incremento, 0 );
 8000c64:	4b19      	ldr	r3, [pc, #100]	@ (8000ccc <TaskComunicazione+0x88>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	f107 013b 	add.w	r1, r7, #59	@ 0x3b
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f009 fd02 	bl	800a678 <xQueueReceive>
	          snprintf(uart_buf, sizeof(uart_buf), "incremento = %d \r\n",incremento);
 8000c74:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000c78:	f107 0008 	add.w	r0, r7, #8
 8000c7c:	4a14      	ldr	r2, [pc, #80]	@ (8000cd0 <TaskComunicazione+0x8c>)
 8000c7e:	2132      	movs	r1, #50	@ 0x32
 8000c80:	f00c faec 	bl	800d25c <sniprintf>
	          debugprint(uart_buf);
 8000c84:	f107 0308 	add.w	r3, r7, #8
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f7ff ff1b 	bl	8000ac4 <debugprint>
 8000c8e:	e7dd      	b.n	8000c4c <TaskComunicazione+0x8>
	       }
	       else if( xHandle == ( QueueSetMemberHandle_t ) QueueSOCtocom )
 8000c90:	4b10      	ldr	r3, [pc, #64]	@ (8000cd4 <TaskComunicazione+0x90>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000c96:	429a      	cmp	r2, r3
 8000c98:	d1d8      	bne.n	8000c4c <TaskComunicazione+0x8>
	       {
	          xQueueReceive(QueueSOCtocom, &sommabuffer, 0 );
 8000c9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cd4 <TaskComunicazione+0x90>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	f107 013a 	add.w	r1, r7, #58	@ 0x3a
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f009 fce7 	bl	800a678 <xQueueReceive>
	          snprintf(uart_buf, sizeof(uart_buf), "la somma del buffer Ã¨ = %d \r\n",sommabuffer);
 8000caa:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000cae:	f107 0008 	add.w	r0, r7, #8
 8000cb2:	4a09      	ldr	r2, [pc, #36]	@ (8000cd8 <TaskComunicazione+0x94>)
 8000cb4:	2132      	movs	r1, #50	@ 0x32
 8000cb6:	f00c fad1 	bl	800d25c <sniprintf>
	          debugprint(uart_buf);
 8000cba:	f107 0308 	add.w	r3, r7, #8
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f7ff ff00 	bl	8000ac4 <debugprint>
	  xHandle = xQueueSelectFromSet( Settocom, pdMS_TO_TICKS(1) );
 8000cc4:	e7c2      	b.n	8000c4c <TaskComunicazione+0x8>
 8000cc6:	bf00      	nop
 8000cc8:	24000220 	.word	0x24000220
 8000ccc:	2400020c 	.word	0x2400020c
 8000cd0:	08010ac4 	.word	0x08010ac4
 8000cd4:	24000214 	.word	0x24000214
 8000cd8:	08010ad8 	.word	0x08010ad8

08000cdc <TaskMisure>:
  }
}*/


void TaskMisure(void *argument)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b086      	sub	sp, #24
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
	TickType_t xLastExecutionTime = xTaskGetTickCount();
 8000ce4:	f00a fa4e 	bl	800b184 <xTaskGetTickCount>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	613b      	str	r3, [r7, #16]
	uint8_t numero=0;
 8000cec:	2300      	movs	r3, #0
 8000cee:	73fb      	strb	r3, [r7, #15]
	BaseType_t xreturn;

	for (;;){
		if(numero==16){
 8000cf0:	7bfb      	ldrb	r3, [r7, #15]
 8000cf2:	2b10      	cmp	r3, #16
 8000cf4:	d101      	bne.n	8000cfa <TaskMisure+0x1e>
			numero=0;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	73fb      	strb	r3, [r7, #15]
		}
		numero=numero+1;
 8000cfa:	7bfb      	ldrb	r3, [r7, #15]
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	73fb      	strb	r3, [r7, #15]

		xreturn = xQueueSend( Queuemisuretomain, &numero, 0 );
 8000d02:	4b1a      	ldr	r3, [pc, #104]	@ (8000d6c <TaskMisure+0x90>)
 8000d04:	6818      	ldr	r0, [r3, #0]
 8000d06:	f107 010f 	add.w	r1, r7, #15
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	f009 fb79 	bl	800a404 <xQueueGenericSend>
 8000d12:	6178      	str	r0, [r7, #20]
		if (xreturn!=pdTRUE){
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	2b01      	cmp	r3, #1
 8000d18:	d002      	beq.n	8000d20 <TaskMisure+0x44>
			debugprint("non scrive nella coda da misure a main");
 8000d1a:	4815      	ldr	r0, [pc, #84]	@ (8000d70 <TaskMisure+0x94>)
 8000d1c:	f7ff fed2 	bl	8000ac4 <debugprint>
		}
		xreturn = xQueueSend( Queuemisuretocom, &numero,0 );
 8000d20:	4b14      	ldr	r3, [pc, #80]	@ (8000d74 <TaskMisure+0x98>)
 8000d22:	6818      	ldr	r0, [r3, #0]
 8000d24:	f107 010f 	add.w	r1, r7, #15
 8000d28:	2300      	movs	r3, #0
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f009 fb6a 	bl	800a404 <xQueueGenericSend>
 8000d30:	6178      	str	r0, [r7, #20]
		if (xreturn!=pdTRUE){
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	2b01      	cmp	r3, #1
 8000d36:	d002      	beq.n	8000d3e <TaskMisure+0x62>
			debugprint("non scrive nella coda da misure a com\n\r");
 8000d38:	480f      	ldr	r0, [pc, #60]	@ (8000d78 <TaskMisure+0x9c>)
 8000d3a:	f7ff fec3 	bl	8000ac4 <debugprint>
		}
		xreturn = xQueueSend( QueuemisuretoSOC, &numero,0 );
 8000d3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000d7c <TaskMisure+0xa0>)
 8000d40:	6818      	ldr	r0, [r3, #0]
 8000d42:	f107 010f 	add.w	r1, r7, #15
 8000d46:	2300      	movs	r3, #0
 8000d48:	2200      	movs	r2, #0
 8000d4a:	f009 fb5b 	bl	800a404 <xQueueGenericSend>
 8000d4e:	6178      	str	r0, [r7, #20]
				if (xreturn!=pdTRUE){
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	2b01      	cmp	r3, #1
 8000d54:	d002      	beq.n	8000d5c <TaskMisure+0x80>
					debugprint("non scrive nella coda da misure a SOC\n\r");
 8000d56:	480a      	ldr	r0, [pc, #40]	@ (8000d80 <TaskMisure+0xa4>)
 8000d58:	f7ff feb4 	bl	8000ac4 <debugprint>
				}

		vTaskDelayUntil(&xLastExecutionTime, pdMS_TO_TICKS(1000));
 8000d5c:	f107 0310 	add.w	r3, r7, #16
 8000d60:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000d64:	4618      	mov	r0, r3
 8000d66:	f00a f89d 	bl	800aea4 <vTaskDelayUntil>
		if(numero==16){
 8000d6a:	e7c1      	b.n	8000cf0 <TaskMisure+0x14>
 8000d6c:	24000208 	.word	0x24000208
 8000d70:	08010af8 	.word	0x08010af8
 8000d74:	2400020c 	.word	0x2400020c
 8000d78:	08010b20 	.word	0x08010b20
 8000d7c:	24000218 	.word	0x24000218
 8000d80:	08010b48 	.word	0x08010b48

08000d84 <StartTasks>:
static uint8_t uartbuffer;
extern UART_HandleTypeDef huart3;
BaseType_t xreturn;

void StartTasks(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af02      	add	r7, sp, #8
	xreturn=xTaskCreate(MainTask, "MainTask",128, NULL, 25, NULL);
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	9301      	str	r3, [sp, #4]
 8000d8e:	2319      	movs	r3, #25
 8000d90:	9300      	str	r3, [sp, #0]
 8000d92:	2300      	movs	r3, #0
 8000d94:	2280      	movs	r2, #128	@ 0x80
 8000d96:	497b      	ldr	r1, [pc, #492]	@ (8000f84 <StartTasks+0x200>)
 8000d98:	487b      	ldr	r0, [pc, #492]	@ (8000f88 <StartTasks+0x204>)
 8000d9a:	f009 ff38 	bl	800ac0e <xTaskCreate>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	4a7a      	ldr	r2, [pc, #488]	@ (8000f8c <StartTasks+0x208>)
 8000da2:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8000da4:	4b79      	ldr	r3, [pc, #484]	@ (8000f8c <StartTasks+0x208>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	2b01      	cmp	r3, #1
 8000daa:	d002      	beq.n	8000db2 <StartTasks+0x2e>
		debugprint("Task1 non creato correttamente\r\n");
 8000dac:	4878      	ldr	r0, [pc, #480]	@ (8000f90 <StartTasks+0x20c>)
 8000dae:	f7ff fe89 	bl	8000ac4 <debugprint>
	}
	xreturn=xTaskCreate(TaskMisure, "TaskMisure",1024 , NULL, 26, NULL);
 8000db2:	2300      	movs	r3, #0
 8000db4:	9301      	str	r3, [sp, #4]
 8000db6:	231a      	movs	r3, #26
 8000db8:	9300      	str	r3, [sp, #0]
 8000dba:	2300      	movs	r3, #0
 8000dbc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000dc0:	4974      	ldr	r1, [pc, #464]	@ (8000f94 <StartTasks+0x210>)
 8000dc2:	4875      	ldr	r0, [pc, #468]	@ (8000f98 <StartTasks+0x214>)
 8000dc4:	f009 ff23 	bl	800ac0e <xTaskCreate>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	4a70      	ldr	r2, [pc, #448]	@ (8000f8c <StartTasks+0x208>)
 8000dcc:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8000dce:	4b6f      	ldr	r3, [pc, #444]	@ (8000f8c <StartTasks+0x208>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	2b01      	cmp	r3, #1
 8000dd4:	d002      	beq.n	8000ddc <StartTasks+0x58>
		debugprint("Task2 non creato correttamente\r\n");
 8000dd6:	4871      	ldr	r0, [pc, #452]	@ (8000f9c <StartTasks+0x218>)
 8000dd8:	f7ff fe74 	bl	8000ac4 <debugprint>
	}
	xreturn=xTaskCreate(TaskComunicazione, "TaskComunicazione",512, NULL, 24, NULL);
 8000ddc:	2300      	movs	r3, #0
 8000dde:	9301      	str	r3, [sp, #4]
 8000de0:	2318      	movs	r3, #24
 8000de2:	9300      	str	r3, [sp, #0]
 8000de4:	2300      	movs	r3, #0
 8000de6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dea:	496d      	ldr	r1, [pc, #436]	@ (8000fa0 <StartTasks+0x21c>)
 8000dec:	486d      	ldr	r0, [pc, #436]	@ (8000fa4 <StartTasks+0x220>)
 8000dee:	f009 ff0e 	bl	800ac0e <xTaskCreate>
 8000df2:	4603      	mov	r3, r0
 8000df4:	4a65      	ldr	r2, [pc, #404]	@ (8000f8c <StartTasks+0x208>)
 8000df6:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8000df8:	4b64      	ldr	r3, [pc, #400]	@ (8000f8c <StartTasks+0x208>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d002      	beq.n	8000e06 <StartTasks+0x82>
		debugprint("Task3 non creato correttamente\r\n");
 8000e00:	4869      	ldr	r0, [pc, #420]	@ (8000fa8 <StartTasks+0x224>)
 8000e02:	f7ff fe5f 	bl	8000ac4 <debugprint>
	}
	xreturn = xTaskCreate(TaskCalcoloSOC, "TaskCalcoloSOC",512, NULL, 23, NULL);
 8000e06:	2300      	movs	r3, #0
 8000e08:	9301      	str	r3, [sp, #4]
 8000e0a:	2317      	movs	r3, #23
 8000e0c:	9300      	str	r3, [sp, #0]
 8000e0e:	2300      	movs	r3, #0
 8000e10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e14:	4965      	ldr	r1, [pc, #404]	@ (8000fac <StartTasks+0x228>)
 8000e16:	4866      	ldr	r0, [pc, #408]	@ (8000fb0 <StartTasks+0x22c>)
 8000e18:	f009 fef9 	bl	800ac0e <xTaskCreate>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	4a5b      	ldr	r2, [pc, #364]	@ (8000f8c <StartTasks+0x208>)
 8000e20:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8000e22:	4b5a      	ldr	r3, [pc, #360]	@ (8000f8c <StartTasks+0x208>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d002      	beq.n	8000e30 <StartTasks+0xac>
		debugprint("Task4 non creato correttamente\r\n");
 8000e2a:	4862      	ldr	r0, [pc, #392]	@ (8000fb4 <StartTasks+0x230>)
 8000e2c:	f7ff fe4a 	bl	8000ac4 <debugprint>
	}

	//Creo i semafori per le interrupt
	SPITXSemHandle = xSemaphoreCreateBinary();
 8000e30:	2203      	movs	r2, #3
 8000e32:	2100      	movs	r1, #0
 8000e34:	2001      	movs	r0, #1
 8000e36:	f009 fa92 	bl	800a35e <xQueueGenericCreate>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	4a5e      	ldr	r2, [pc, #376]	@ (8000fb8 <StartTasks+0x234>)
 8000e3e:	6013      	str	r3, [r2, #0]
	SPIRXSemHandle = xSemaphoreCreateBinary();
 8000e40:	2203      	movs	r2, #3
 8000e42:	2100      	movs	r1, #0
 8000e44:	2001      	movs	r0, #1
 8000e46:	f009 fa8a 	bl	800a35e <xQueueGenericCreate>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	4a5b      	ldr	r2, [pc, #364]	@ (8000fbc <StartTasks+0x238>)
 8000e4e:	6013      	str	r3, [r2, #0]
	UARTSemHandle = xSemaphoreCreateBinary();
 8000e50:	2203      	movs	r2, #3
 8000e52:	2100      	movs	r1, #0
 8000e54:	2001      	movs	r0, #1
 8000e56:	f009 fa82 	bl	800a35e <xQueueGenericCreate>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	4a58      	ldr	r2, [pc, #352]	@ (8000fc0 <StartTasks+0x23c>)
 8000e5e:	6013      	str	r3, [r2, #0]

	BuffertoSOC = xStreamBufferCreate(24*sizeof(Batteria),8*sizeof(Batteria));
*/

	//creati per provare il progetto
	Queuemisuretomain = xQueueCreate(8,sizeof(uint8_t));
 8000e60:	2200      	movs	r2, #0
 8000e62:	2101      	movs	r1, #1
 8000e64:	2008      	movs	r0, #8
 8000e66:	f009 fa7a 	bl	800a35e <xQueueGenericCreate>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	4a55      	ldr	r2, [pc, #340]	@ (8000fc4 <StartTasks+0x240>)
 8000e6e:	6013      	str	r3, [r2, #0]
	Queuemisuretocom = xQueueCreate(8,sizeof(uint8_t));
 8000e70:	2200      	movs	r2, #0
 8000e72:	2101      	movs	r1, #1
 8000e74:	2008      	movs	r0, #8
 8000e76:	f009 fa72 	bl	800a35e <xQueueGenericCreate>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	4a52      	ldr	r2, [pc, #328]	@ (8000fc8 <StartTasks+0x244>)
 8000e7e:	6013      	str	r3, [r2, #0]
	Queueuarttomain = xQueueCreate(2,sizeof(uint8_t));
 8000e80:	2200      	movs	r2, #0
 8000e82:	2101      	movs	r1, #1
 8000e84:	2002      	movs	r0, #2
 8000e86:	f009 fa6a 	bl	800a35e <xQueueGenericCreate>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	4a4f      	ldr	r2, [pc, #316]	@ (8000fcc <StartTasks+0x248>)
 8000e8e:	6013      	str	r3, [r2, #0]
	QueueSOCtocom = xQueueCreate(8,sizeof(uint8_t));
 8000e90:	2200      	movs	r2, #0
 8000e92:	2101      	movs	r1, #1
 8000e94:	2008      	movs	r0, #8
 8000e96:	f009 fa62 	bl	800a35e <xQueueGenericCreate>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	4a4c      	ldr	r2, [pc, #304]	@ (8000fd0 <StartTasks+0x24c>)
 8000e9e:	6013      	str	r3, [r2, #0]

	QueuemisuretoSOC = xQueueCreate(8,sizeof(uint8_t));
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	2101      	movs	r1, #1
 8000ea4:	2008      	movs	r0, #8
 8000ea6:	f009 fa5a 	bl	800a35e <xQueueGenericCreate>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	4a49      	ldr	r2, [pc, #292]	@ (8000fd4 <StartTasks+0x250>)
 8000eae:	6013      	str	r3, [r2, #0]
//	BuffertoSOC = xStreamBufferCreate(24*sizeof(uint8_t),sizeof(uint8_t));

    Settocom = xQueueCreateSet( 8 + 8 );
 8000eb0:	2010      	movs	r0, #16
 8000eb2:	f009 fdff 	bl	800aab4 <xQueueCreateSet>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	4a47      	ldr	r2, [pc, #284]	@ (8000fd8 <StartTasks+0x254>)
 8000eba:	6013      	str	r3, [r2, #0]
	if (Settocom == NULL) {
 8000ebc:	4b46      	ldr	r3, [pc, #280]	@ (8000fd8 <StartTasks+0x254>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d102      	bne.n	8000eca <StartTasks+0x146>
		debugprint("Errore creazione Settocom\n");
 8000ec4:	4845      	ldr	r0, [pc, #276]	@ (8000fdc <StartTasks+0x258>)
 8000ec6:	f7ff fdfd 	bl	8000ac4 <debugprint>
	}
    Settomain = xQueueCreateSet( 8 + 2 );
 8000eca:	200a      	movs	r0, #10
 8000ecc:	f009 fdf2 	bl	800aab4 <xQueueCreateSet>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	4a43      	ldr	r2, [pc, #268]	@ (8000fe0 <StartTasks+0x25c>)
 8000ed4:	6013      	str	r3, [r2, #0]
	if (Settomain == NULL) {
 8000ed6:	4b42      	ldr	r3, [pc, #264]	@ (8000fe0 <StartTasks+0x25c>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d102      	bne.n	8000ee4 <StartTasks+0x160>
		debugprint("Errore creazione Settomain\n");
 8000ede:	4841      	ldr	r0, [pc, #260]	@ (8000fe4 <StartTasks+0x260>)
 8000ee0:	f7ff fdf0 	bl	8000ac4 <debugprint>
	}

	xreturn = xQueueAddToSet( Queuemisuretocom, Settocom );
 8000ee4:	4b38      	ldr	r3, [pc, #224]	@ (8000fc8 <StartTasks+0x244>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a3b      	ldr	r2, [pc, #236]	@ (8000fd8 <StartTasks+0x254>)
 8000eea:	6812      	ldr	r2, [r2, #0]
 8000eec:	4611      	mov	r1, r2
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f009 fdef 	bl	800aad2 <xQueueAddToSet>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	4a25      	ldr	r2, [pc, #148]	@ (8000f8c <StartTasks+0x208>)
 8000ef8:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8000efa:	4b24      	ldr	r3, [pc, #144]	@ (8000f8c <StartTasks+0x208>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	2b01      	cmp	r3, #1
 8000f00:	d002      	beq.n	8000f08 <StartTasks+0x184>
		debugprint("la coda non Ã¨ inserita nel settocom");
 8000f02:	4839      	ldr	r0, [pc, #228]	@ (8000fe8 <StartTasks+0x264>)
 8000f04:	f7ff fdde 	bl	8000ac4 <debugprint>
	}
	xreturn = xQueueAddToSet( QueueSOCtocom, Settocom );
 8000f08:	4b31      	ldr	r3, [pc, #196]	@ (8000fd0 <StartTasks+0x24c>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a32      	ldr	r2, [pc, #200]	@ (8000fd8 <StartTasks+0x254>)
 8000f0e:	6812      	ldr	r2, [r2, #0]
 8000f10:	4611      	mov	r1, r2
 8000f12:	4618      	mov	r0, r3
 8000f14:	f009 fddd 	bl	800aad2 <xQueueAddToSet>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	4a1c      	ldr	r2, [pc, #112]	@ (8000f8c <StartTasks+0x208>)
 8000f1c:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8000f1e:	4b1b      	ldr	r3, [pc, #108]	@ (8000f8c <StartTasks+0x208>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d002      	beq.n	8000f2c <StartTasks+0x1a8>
		debugprint("la coda non Ã¨ inserita nel settocom");
 8000f26:	4830      	ldr	r0, [pc, #192]	@ (8000fe8 <StartTasks+0x264>)
 8000f28:	f7ff fdcc 	bl	8000ac4 <debugprint>
	}

	xreturn = xQueueAddToSet( Queuemisuretomain, Settomain );
 8000f2c:	4b25      	ldr	r3, [pc, #148]	@ (8000fc4 <StartTasks+0x240>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a2b      	ldr	r2, [pc, #172]	@ (8000fe0 <StartTasks+0x25c>)
 8000f32:	6812      	ldr	r2, [r2, #0]
 8000f34:	4611      	mov	r1, r2
 8000f36:	4618      	mov	r0, r3
 8000f38:	f009 fdcb 	bl	800aad2 <xQueueAddToSet>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	4a13      	ldr	r2, [pc, #76]	@ (8000f8c <StartTasks+0x208>)
 8000f40:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8000f42:	4b12      	ldr	r3, [pc, #72]	@ (8000f8c <StartTasks+0x208>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	2b01      	cmp	r3, #1
 8000f48:	d002      	beq.n	8000f50 <StartTasks+0x1cc>
		debugprint("la coda non Ã¨ inserita nel settomain");
 8000f4a:	4828      	ldr	r0, [pc, #160]	@ (8000fec <StartTasks+0x268>)
 8000f4c:	f7ff fdba 	bl	8000ac4 <debugprint>
	}
	xreturn = xQueueAddToSet( Queueuarttomain, Settomain );
 8000f50:	4b1e      	ldr	r3, [pc, #120]	@ (8000fcc <StartTasks+0x248>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a22      	ldr	r2, [pc, #136]	@ (8000fe0 <StartTasks+0x25c>)
 8000f56:	6812      	ldr	r2, [r2, #0]
 8000f58:	4611      	mov	r1, r2
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f009 fdb9 	bl	800aad2 <xQueueAddToSet>
 8000f60:	4603      	mov	r3, r0
 8000f62:	4a0a      	ldr	r2, [pc, #40]	@ (8000f8c <StartTasks+0x208>)
 8000f64:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8000f66:	4b09      	ldr	r3, [pc, #36]	@ (8000f8c <StartTasks+0x208>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d002      	beq.n	8000f74 <StartTasks+0x1f0>
		debugprint("la coda non Ã¨ inserita nel settomain");
 8000f6e:	481f      	ldr	r0, [pc, #124]	@ (8000fec <StartTasks+0x268>)
 8000f70:	f7ff fda8 	bl	8000ac4 <debugprint>
	}

	HAL_UART_Receive_IT(&huart3, &uartbuffer, 1);
 8000f74:	2201      	movs	r2, #1
 8000f76:	491e      	ldr	r1, [pc, #120]	@ (8000ff0 <StartTasks+0x26c>)
 8000f78:	481e      	ldr	r0, [pc, #120]	@ (8000ff4 <StartTasks+0x270>)
 8000f7a:	f006 f91b 	bl	80071b4 <HAL_UART_Receive_IT>
}
 8000f7e:	bf00      	nop
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	08010b70 	.word	0x08010b70
 8000f88:	08000aed 	.word	0x08000aed
 8000f8c:	24000228 	.word	0x24000228
 8000f90:	08010b7c 	.word	0x08010b7c
 8000f94:	08010ba0 	.word	0x08010ba0
 8000f98:	08000cdd 	.word	0x08000cdd
 8000f9c:	08010bac 	.word	0x08010bac
 8000fa0:	08010bd0 	.word	0x08010bd0
 8000fa4:	08000c45 	.word	0x08000c45
 8000fa8:	08010be4 	.word	0x08010be4
 8000fac:	08010c08 	.word	0x08010c08
 8000fb0:	08000bc9 	.word	0x08000bc9
 8000fb4:	08010c18 	.word	0x08010c18
 8000fb8:	240001fc 	.word	0x240001fc
 8000fbc:	24000200 	.word	0x24000200
 8000fc0:	24000204 	.word	0x24000204
 8000fc4:	24000208 	.word	0x24000208
 8000fc8:	2400020c 	.word	0x2400020c
 8000fcc:	24000210 	.word	0x24000210
 8000fd0:	24000214 	.word	0x24000214
 8000fd4:	24000218 	.word	0x24000218
 8000fd8:	24000220 	.word	0x24000220
 8000fdc:	08010c3c 	.word	0x08010c3c
 8000fe0:	2400021c 	.word	0x2400021c
 8000fe4:	08010c58 	.word	0x08010c58
 8000fe8:	08010c74 	.word	0x08010c74
 8000fec:	08010c9c 	.word	0x08010c9c
 8000ff0:	24000224 	.word	0x24000224
 8000ff4:	24000460 	.word	0x24000460

08000ff8 <SPITXCompleteCallback>:

void SPITXCompleteCallback(SPI_HandleTypeDef *spi)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(SPITXSemHandle);
 8001000:	4b05      	ldr	r3, [pc, #20]	@ (8001018 <SPITXCompleteCallback+0x20>)
 8001002:	6818      	ldr	r0, [r3, #0]
 8001004:	2300      	movs	r3, #0
 8001006:	2200      	movs	r2, #0
 8001008:	2100      	movs	r1, #0
 800100a:	f009 f9fb 	bl	800a404 <xQueueGenericSend>
}
 800100e:	bf00      	nop
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	240001fc 	.word	0x240001fc

0800101c <SPIRXCompleteCallback>:
void SPIRXCompleteCallback(SPI_HandleTypeDef *spi)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(SPIRXSemHandle);
 8001024:	4b05      	ldr	r3, [pc, #20]	@ (800103c <SPIRXCompleteCallback+0x20>)
 8001026:	6818      	ldr	r0, [r3, #0]
 8001028:	2300      	movs	r3, #0
 800102a:	2200      	movs	r2, #0
 800102c:	2100      	movs	r1, #0
 800102e:	f009 f9e9 	bl	800a404 <xQueueGenericSend>
}
 8001032:	bf00      	nop
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	24000200 	.word	0x24000200

08001040 <UARTCompleteCallback>:
void UARTCompleteCallback(UART_HandleTypeDef *huart)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(UARTSemHandle);
 8001048:	4b05      	ldr	r3, [pc, #20]	@ (8001060 <UARTCompleteCallback+0x20>)
 800104a:	6818      	ldr	r0, [r3, #0]
 800104c:	2300      	movs	r3, #0
 800104e:	2200      	movs	r2, #0
 8001050:	2100      	movs	r1, #0
 8001052:	f009 f9d7 	bl	800a404 <xQueueGenericSend>
}
 8001056:	bf00      	nop
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	24000204 	.word	0x24000204

08001064 <UARTRXCompleteCallback>:

void UARTRXCompleteCallback(UART_HandleTypeDef *huart)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
	xQueueSendToBackFromISR(Queueuarttomain,uartbuffer,1 );
 800106c:	4b08      	ldr	r3, [pc, #32]	@ (8001090 <UARTRXCompleteCallback+0x2c>)
 800106e:	6818      	ldr	r0, [r3, #0]
 8001070:	4b08      	ldr	r3, [pc, #32]	@ (8001094 <UARTRXCompleteCallback+0x30>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	4619      	mov	r1, r3
 8001076:	2300      	movs	r3, #0
 8001078:	2201      	movs	r2, #1
 800107a:	f009 fa89 	bl	800a590 <xQueueGenericSendFromISR>
	HAL_UART_Receive_IT(&huart3,&uartbuffer,1);
 800107e:	2201      	movs	r2, #1
 8001080:	4904      	ldr	r1, [pc, #16]	@ (8001094 <UARTRXCompleteCallback+0x30>)
 8001082:	4805      	ldr	r0, [pc, #20]	@ (8001098 <UARTRXCompleteCallback+0x34>)
 8001084:	f006 f896 	bl	80071b4 <HAL_UART_Receive_IT>
}
 8001088:	bf00      	nop
 800108a:	3708      	adds	r7, #8
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	24000210 	.word	0x24000210
 8001094:	24000224 	.word	0x24000224
 8001098:	24000460 	.word	0x24000460

0800109c <ledredoff>:
        .eta_discharge = 1.000f
};


//Macro per accendere o spegnere i led sulla board
void ledredoff(void){
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80010a0:	2200      	movs	r2, #0
 80010a2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010a6:	4802      	ldr	r0, [pc, #8]	@ (80010b0 <ledredoff+0x14>)
 80010a8:	f002 f84a 	bl	8003140 <HAL_GPIO_WritePin>
};
 80010ac:	bf00      	nop
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	58020400 	.word	0x58020400

080010b4 <ledyellowoff>:

void ledyellowoff(void){
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 80010b8:	2200      	movs	r2, #0
 80010ba:	2102      	movs	r1, #2
 80010bc:	4802      	ldr	r0, [pc, #8]	@ (80010c8 <ledyellowoff+0x14>)
 80010be:	f002 f83f 	bl	8003140 <HAL_GPIO_WritePin>
};
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	58021000 	.word	0x58021000

080010cc <ledredon>:
void ledgreenoff(void){
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
};


void ledredon(void){
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 80010d0:	2201      	movs	r2, #1
 80010d2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010d6:	4802      	ldr	r0, [pc, #8]	@ (80010e0 <ledredon+0x14>)
 80010d8:	f002 f832 	bl	8003140 <HAL_GPIO_WritePin>
};
 80010dc:	bf00      	nop
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	58020400 	.word	0x58020400

080010e4 <ledyellowon>:

void ledyellowon(void){
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);
 80010e8:	2201      	movs	r2, #1
 80010ea:	2102      	movs	r1, #2
 80010ec:	4802      	ldr	r0, [pc, #8]	@ (80010f8 <ledyellowon+0x14>)
 80010ee:	f002 f827 	bl	8003140 <HAL_GPIO_WritePin>
};
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	58021000 	.word	0x58021000

080010fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001100:	f000 fb10 	bl	8001724 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001104:	f000 ff48 	bl	8001f98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001108:	f000 f84e 	bl	80011a8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800110c:	f000 f8c6 	bl	800129c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001110:	f000 fa3c 	bl	800158c <MX_GPIO_Init>
  MX_SPI3_Init();
 8001114:	f000 f8f6 	bl	8001304 <MX_SPI3_Init>
  MX_SPI5_Init();
 8001118:	f000 f94a 	bl	80013b0 <MX_SPI5_Init>
  MX_USART2_UART_Init();
 800111c:	f000 f99e 	bl	800145c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001120:	f000 f9e8 	bl	80014f4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_SPI_RegisterCallback(&hspi3, HAL_SPI_TX_COMPLETE_CB_ID, SPITXCompleteCallback);
 8001124:	4a15      	ldr	r2, [pc, #84]	@ (800117c <main+0x80>)
 8001126:	2100      	movs	r1, #0
 8001128:	4815      	ldr	r0, [pc, #84]	@ (8001180 <main+0x84>)
 800112a:	f005 f817 	bl	800615c <HAL_SPI_RegisterCallback>
  HAL_SPI_RegisterCallback(&hspi3, HAL_SPI_RX_COMPLETE_CB_ID, SPIRXCompleteCallback);
 800112e:	4a15      	ldr	r2, [pc, #84]	@ (8001184 <main+0x88>)
 8001130:	2101      	movs	r1, #1
 8001132:	4813      	ldr	r0, [pc, #76]	@ (8001180 <main+0x84>)
 8001134:	f005 f812 	bl	800615c <HAL_SPI_RegisterCallback>
  HAL_UART_RegisterCallback(&huart3, HAL_UART_TX_COMPLETE_CB_ID, UARTCompleteCallback);
 8001138:	4a13      	ldr	r2, [pc, #76]	@ (8001188 <main+0x8c>)
 800113a:	2101      	movs	r1, #1
 800113c:	4813      	ldr	r0, [pc, #76]	@ (800118c <main+0x90>)
 800113e:	f005 feeb 	bl	8006f18 <HAL_UART_RegisterCallback>
  HAL_UART_RegisterCallback(&huart3, HAL_UART_RX_COMPLETE_CB_ID, UARTRXCompleteCallback);
 8001142:	4a13      	ldr	r2, [pc, #76]	@ (8001190 <main+0x94>)
 8001144:	2103      	movs	r1, #3
 8001146:	4811      	ldr	r0, [pc, #68]	@ (800118c <main+0x90>)
 8001148:	f005 fee6 	bl	8006f18 <HAL_UART_RegisterCallback>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800114c:	f008 fe3c 	bl	8009dc8 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (16, sizeof(uint16_t), &myQueue01_attributes);
 8001150:	4a10      	ldr	r2, [pc, #64]	@ (8001194 <main+0x98>)
 8001152:	2102      	movs	r1, #2
 8001154:	2010      	movs	r0, #16
 8001156:	f008 ff2e 	bl	8009fb6 <osMessageQueueNew>
 800115a:	4603      	mov	r3, r0
 800115c:	4a0e      	ldr	r2, [pc, #56]	@ (8001198 <main+0x9c>)
 800115e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001160:	4a0e      	ldr	r2, [pc, #56]	@ (800119c <main+0xa0>)
 8001162:	2100      	movs	r1, #0
 8001164:	480e      	ldr	r0, [pc, #56]	@ (80011a0 <main+0xa4>)
 8001166:	f008 fe79 	bl	8009e5c <osThreadNew>
 800116a:	4603      	mov	r3, r0
 800116c:	4a0d      	ldr	r2, [pc, #52]	@ (80011a4 <main+0xa8>)
 800116e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  StartTasks();
 8001170:	f7ff fe08 	bl	8000d84 <StartTasks>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001174:	f008 fe4c 	bl	8009e10 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001178:	bf00      	nop
 800117a:	e7fd      	b.n	8001178 <main+0x7c>
 800117c:	08000ff9 	.word	0x08000ff9
 8001180:	2400022c 	.word	0x2400022c
 8001184:	0800101d 	.word	0x0800101d
 8001188:	08001041 	.word	0x08001041
 800118c:	24000460 	.word	0x24000460
 8001190:	08001065 	.word	0x08001065
 8001194:	08010d18 	.word	0x08010d18
 8001198:	24000530 	.word	0x24000530
 800119c:	08010cf4 	.word	0x08010cf4
 80011a0:	08001715 	.word	0x08001715
 80011a4:	2400052c 	.word	0x2400052c

080011a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b09c      	sub	sp, #112	@ 0x70
 80011ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011b2:	224c      	movs	r2, #76	@ 0x4c
 80011b4:	2100      	movs	r1, #0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f00c f8eb 	bl	800d392 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011bc:	1d3b      	adds	r3, r7, #4
 80011be:	2220      	movs	r2, #32
 80011c0:	2100      	movs	r1, #0
 80011c2:	4618      	mov	r0, r3
 80011c4:	f00c f8e5 	bl	800d392 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80011c8:	2002      	movs	r0, #2
 80011ca:	f001 ffd3 	bl	8003174 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011ce:	2300      	movs	r3, #0
 80011d0:	603b      	str	r3, [r7, #0]
 80011d2:	4b30      	ldr	r3, [pc, #192]	@ (8001294 <SystemClock_Config+0xec>)
 80011d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011d6:	4a2f      	ldr	r2, [pc, #188]	@ (8001294 <SystemClock_Config+0xec>)
 80011d8:	f023 0301 	bic.w	r3, r3, #1
 80011dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80011de:	4b2d      	ldr	r3, [pc, #180]	@ (8001294 <SystemClock_Config+0xec>)
 80011e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011e2:	f003 0301 	and.w	r3, r3, #1
 80011e6:	603b      	str	r3, [r7, #0]
 80011e8:	4b2b      	ldr	r3, [pc, #172]	@ (8001298 <SystemClock_Config+0xf0>)
 80011ea:	699b      	ldr	r3, [r3, #24]
 80011ec:	4a2a      	ldr	r2, [pc, #168]	@ (8001298 <SystemClock_Config+0xf0>)
 80011ee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80011f2:	6193      	str	r3, [r2, #24]
 80011f4:	4b28      	ldr	r3, [pc, #160]	@ (8001298 <SystemClock_Config+0xf0>)
 80011f6:	699b      	ldr	r3, [r3, #24]
 80011f8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011fc:	603b      	str	r3, [r7, #0]
 80011fe:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001200:	bf00      	nop
 8001202:	4b25      	ldr	r3, [pc, #148]	@ (8001298 <SystemClock_Config+0xf0>)
 8001204:	699b      	ldr	r3, [r3, #24]
 8001206:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800120a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800120e:	d1f8      	bne.n	8001202 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001210:	2301      	movs	r3, #1
 8001212:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001214:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001218:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800121a:	2302      	movs	r3, #2
 800121c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800121e:	2302      	movs	r3, #2
 8001220:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001222:	2301      	movs	r3, #1
 8001224:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001226:	2364      	movs	r3, #100	@ 0x64
 8001228:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800122a:	2302      	movs	r3, #2
 800122c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800122e:	2304      	movs	r3, #4
 8001230:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001232:	2302      	movs	r3, #2
 8001234:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001236:	230c      	movs	r3, #12
 8001238:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800123a:	2300      	movs	r3, #0
 800123c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800123e:	2300      	movs	r3, #0
 8001240:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001242:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001246:	4618      	mov	r0, r3
 8001248:	f001 ffce 	bl	80031e8 <HAL_RCC_OscConfig>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001252:	f000 faa5 	bl	80017a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001256:	233f      	movs	r3, #63	@ 0x3f
 8001258:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800125a:	2303      	movs	r3, #3
 800125c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800125e:	2300      	movs	r3, #0
 8001260:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001262:	2308      	movs	r3, #8
 8001264:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001266:	2340      	movs	r3, #64	@ 0x40
 8001268:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800126a:	2340      	movs	r3, #64	@ 0x40
 800126c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800126e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001272:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001274:	2340      	movs	r3, #64	@ 0x40
 8001276:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001278:	1d3b      	adds	r3, r7, #4
 800127a:	2102      	movs	r1, #2
 800127c:	4618      	mov	r0, r3
 800127e:	f002 fc0d 	bl	8003a9c <HAL_RCC_ClockConfig>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8001288:	f000 fa8a 	bl	80017a0 <Error_Handler>
  }
}
 800128c:	bf00      	nop
 800128e:	3770      	adds	r7, #112	@ 0x70
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	58000400 	.word	0x58000400
 8001298:	58024800 	.word	0x58024800

0800129c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b0b0      	sub	sp, #192	@ 0xc0
 80012a0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012a2:	463b      	mov	r3, r7
 80012a4:	22c0      	movs	r2, #192	@ 0xc0
 80012a6:	2100      	movs	r1, #0
 80012a8:	4618      	mov	r0, r3
 80012aa:	f00c f872 	bl	800d392 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3|RCC_PERIPHCLK_SPI5;
 80012ae:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 80012b2:	f04f 0300 	mov.w	r3, #0
 80012b6:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 1;
 80012ba:	2301      	movs	r3, #1
 80012bc:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 18;
 80012be:	2312      	movs	r3, #18
 80012c0:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 15;
 80012c2:	230f      	movs	r3, #15
 80012c4:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 15;
 80012c6:	230f      	movs	r3, #15
 80012c8:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 80012ca:	2302      	movs	r3, #2
 80012cc:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80012ce:	23c0      	movs	r3, #192	@ 0xc0
 80012d0:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80012d2:	2320      	movs	r3, #32
 80012d4:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 6144;
 80012d6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80012da:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 80012dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012e0:	663b      	str	r3, [r7, #96]	@ 0x60
  PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PLL2;
 80012e2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012e6:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012e8:	463b      	mov	r3, r7
 80012ea:	4618      	mov	r0, r3
 80012ec:	f002 ffa4 	bl	8004238 <HAL_RCCEx_PeriphCLKConfig>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <PeriphCommonClock_Config+0x5e>
  {
    Error_Handler();
 80012f6:	f000 fa53 	bl	80017a0 <Error_Handler>
  }
}
 80012fa:	bf00      	nop
 80012fc:	37c0      	adds	r7, #192	@ 0xc0
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
	...

08001304 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001308:	4b27      	ldr	r3, [pc, #156]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 800130a:	4a28      	ldr	r2, [pc, #160]	@ (80013ac <MX_SPI3_Init+0xa8>)
 800130c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800130e:	4b26      	ldr	r3, [pc, #152]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 8001310:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001314:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001316:	4b24      	ldr	r3, [pc, #144]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 8001318:	2200      	movs	r2, #0
 800131a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800131c:	4b22      	ldr	r3, [pc, #136]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 800131e:	2207      	movs	r2, #7
 8001320:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001322:	4b21      	ldr	r3, [pc, #132]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 8001324:	2200      	movs	r2, #0
 8001326:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001328:	4b1f      	ldr	r3, [pc, #124]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 800132a:	2200      	movs	r2, #0
 800132c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800132e:	4b1e      	ldr	r3, [pc, #120]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 8001330:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001334:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001336:	4b1c      	ldr	r3, [pc, #112]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 8001338:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800133c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800133e:	4b1a      	ldr	r3, [pc, #104]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 8001340:	2200      	movs	r2, #0
 8001342:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001344:	4b18      	ldr	r3, [pc, #96]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 8001346:	2200      	movs	r2, #0
 8001348:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800134a:	4b17      	ldr	r3, [pc, #92]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 800134c:	2200      	movs	r2, #0
 800134e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8001350:	4b15      	ldr	r3, [pc, #84]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 8001352:	2200      	movs	r2, #0
 8001354:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001356:	4b14      	ldr	r3, [pc, #80]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 8001358:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800135c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800135e:	4b12      	ldr	r3, [pc, #72]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 8001360:	2200      	movs	r2, #0
 8001362:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001364:	4b10      	ldr	r3, [pc, #64]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 8001366:	2200      	movs	r2, #0
 8001368:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800136a:	4b0f      	ldr	r3, [pc, #60]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 800136c:	2200      	movs	r2, #0
 800136e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001370:	4b0d      	ldr	r3, [pc, #52]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 8001372:	2200      	movs	r2, #0
 8001374:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001376:	4b0c      	ldr	r3, [pc, #48]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 8001378:	2200      	movs	r2, #0
 800137a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800137c:	4b0a      	ldr	r3, [pc, #40]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 800137e:	2200      	movs	r2, #0
 8001380:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001382:	4b09      	ldr	r3, [pc, #36]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 8001384:	2200      	movs	r2, #0
 8001386:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001388:	4b07      	ldr	r3, [pc, #28]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 800138a:	2200      	movs	r2, #0
 800138c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800138e:	4b06      	ldr	r3, [pc, #24]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 8001390:	2200      	movs	r2, #0
 8001392:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001394:	4804      	ldr	r0, [pc, #16]	@ (80013a8 <MX_SPI3_Init+0xa4>)
 8001396:	f004 fd7b 	bl	8005e90 <HAL_SPI_Init>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 80013a0:	f000 f9fe 	bl	80017a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80013a4:	bf00      	nop
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	2400022c 	.word	0x2400022c
 80013ac:	40003c00 	.word	0x40003c00

080013b0 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80013b4:	4b27      	ldr	r3, [pc, #156]	@ (8001454 <MX_SPI5_Init+0xa4>)
 80013b6:	4a28      	ldr	r2, [pc, #160]	@ (8001458 <MX_SPI5_Init+0xa8>)
 80013b8:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80013ba:	4b26      	ldr	r3, [pc, #152]	@ (8001454 <MX_SPI5_Init+0xa4>)
 80013bc:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80013c0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80013c2:	4b24      	ldr	r3, [pc, #144]	@ (8001454 <MX_SPI5_Init+0xa4>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80013c8:	4b22      	ldr	r3, [pc, #136]	@ (8001454 <MX_SPI5_Init+0xa4>)
 80013ca:	2207      	movs	r2, #7
 80013cc:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013ce:	4b21      	ldr	r3, [pc, #132]	@ (8001454 <MX_SPI5_Init+0xa4>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001454 <MX_SPI5_Init+0xa4>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80013da:	4b1e      	ldr	r3, [pc, #120]	@ (8001454 <MX_SPI5_Init+0xa4>)
 80013dc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80013e0:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80013e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001454 <MX_SPI5_Init+0xa4>)
 80013e4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80013e8:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001454 <MX_SPI5_Init+0xa4>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80013f0:	4b18      	ldr	r3, [pc, #96]	@ (8001454 <MX_SPI5_Init+0xa4>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013f6:	4b17      	ldr	r3, [pc, #92]	@ (8001454 <MX_SPI5_Init+0xa4>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 80013fc:	4b15      	ldr	r3, [pc, #84]	@ (8001454 <MX_SPI5_Init+0xa4>)
 80013fe:	2200      	movs	r2, #0
 8001400:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001402:	4b14      	ldr	r3, [pc, #80]	@ (8001454 <MX_SPI5_Init+0xa4>)
 8001404:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001408:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800140a:	4b12      	ldr	r3, [pc, #72]	@ (8001454 <MX_SPI5_Init+0xa4>)
 800140c:	2200      	movs	r2, #0
 800140e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001410:	4b10      	ldr	r3, [pc, #64]	@ (8001454 <MX_SPI5_Init+0xa4>)
 8001412:	2200      	movs	r2, #0
 8001414:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001416:	4b0f      	ldr	r3, [pc, #60]	@ (8001454 <MX_SPI5_Init+0xa4>)
 8001418:	2200      	movs	r2, #0
 800141a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800141c:	4b0d      	ldr	r3, [pc, #52]	@ (8001454 <MX_SPI5_Init+0xa4>)
 800141e:	2200      	movs	r2, #0
 8001420:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001422:	4b0c      	ldr	r3, [pc, #48]	@ (8001454 <MX_SPI5_Init+0xa4>)
 8001424:	2200      	movs	r2, #0
 8001426:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001428:	4b0a      	ldr	r3, [pc, #40]	@ (8001454 <MX_SPI5_Init+0xa4>)
 800142a:	2200      	movs	r2, #0
 800142c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800142e:	4b09      	ldr	r3, [pc, #36]	@ (8001454 <MX_SPI5_Init+0xa4>)
 8001430:	2200      	movs	r2, #0
 8001432:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001434:	4b07      	ldr	r3, [pc, #28]	@ (8001454 <MX_SPI5_Init+0xa4>)
 8001436:	2200      	movs	r2, #0
 8001438:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800143a:	4b06      	ldr	r3, [pc, #24]	@ (8001454 <MX_SPI5_Init+0xa4>)
 800143c:	2200      	movs	r2, #0
 800143e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001440:	4804      	ldr	r0, [pc, #16]	@ (8001454 <MX_SPI5_Init+0xa4>)
 8001442:	f004 fd25 	bl	8005e90 <HAL_SPI_Init>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <MX_SPI5_Init+0xa0>
  {
    Error_Handler();
 800144c:	f000 f9a8 	bl	80017a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001450:	bf00      	nop
 8001452:	bd80      	pop	{r7, pc}
 8001454:	240002e0 	.word	0x240002e0
 8001458:	40015000 	.word	0x40015000

0800145c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001460:	4b22      	ldr	r3, [pc, #136]	@ (80014ec <MX_USART2_UART_Init+0x90>)
 8001462:	4a23      	ldr	r2, [pc, #140]	@ (80014f0 <MX_USART2_UART_Init+0x94>)
 8001464:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001466:	4b21      	ldr	r3, [pc, #132]	@ (80014ec <MX_USART2_UART_Init+0x90>)
 8001468:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800146c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800146e:	4b1f      	ldr	r3, [pc, #124]	@ (80014ec <MX_USART2_UART_Init+0x90>)
 8001470:	2200      	movs	r2, #0
 8001472:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001474:	4b1d      	ldr	r3, [pc, #116]	@ (80014ec <MX_USART2_UART_Init+0x90>)
 8001476:	2200      	movs	r2, #0
 8001478:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800147a:	4b1c      	ldr	r3, [pc, #112]	@ (80014ec <MX_USART2_UART_Init+0x90>)
 800147c:	2200      	movs	r2, #0
 800147e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001480:	4b1a      	ldr	r3, [pc, #104]	@ (80014ec <MX_USART2_UART_Init+0x90>)
 8001482:	220c      	movs	r2, #12
 8001484:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001486:	4b19      	ldr	r3, [pc, #100]	@ (80014ec <MX_USART2_UART_Init+0x90>)
 8001488:	2200      	movs	r2, #0
 800148a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800148c:	4b17      	ldr	r3, [pc, #92]	@ (80014ec <MX_USART2_UART_Init+0x90>)
 800148e:	2200      	movs	r2, #0
 8001490:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001492:	4b16      	ldr	r3, [pc, #88]	@ (80014ec <MX_USART2_UART_Init+0x90>)
 8001494:	2200      	movs	r2, #0
 8001496:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001498:	4b14      	ldr	r3, [pc, #80]	@ (80014ec <MX_USART2_UART_Init+0x90>)
 800149a:	2200      	movs	r2, #0
 800149c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800149e:	4b13      	ldr	r3, [pc, #76]	@ (80014ec <MX_USART2_UART_Init+0x90>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014a4:	4811      	ldr	r0, [pc, #68]	@ (80014ec <MX_USART2_UART_Init+0x90>)
 80014a6:	f005 fcd7 	bl	8006e58 <HAL_UART_Init>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80014b0:	f000 f976 	bl	80017a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014b4:	2100      	movs	r1, #0
 80014b6:	480d      	ldr	r0, [pc, #52]	@ (80014ec <MX_USART2_UART_Init+0x90>)
 80014b8:	f008 fb77 	bl	8009baa <HAL_UARTEx_SetTxFifoThreshold>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80014c2:	f000 f96d 	bl	80017a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014c6:	2100      	movs	r1, #0
 80014c8:	4808      	ldr	r0, [pc, #32]	@ (80014ec <MX_USART2_UART_Init+0x90>)
 80014ca:	f008 fbac 	bl	8009c26 <HAL_UARTEx_SetRxFifoThreshold>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80014d4:	f000 f964 	bl	80017a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80014d8:	4804      	ldr	r0, [pc, #16]	@ (80014ec <MX_USART2_UART_Init+0x90>)
 80014da:	f008 fb2d 	bl	8009b38 <HAL_UARTEx_DisableFifoMode>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80014e4:	f000 f95c 	bl	80017a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014e8:	bf00      	nop
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	24000394 	.word	0x24000394
 80014f0:	40004400 	.word	0x40004400

080014f4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80014f8:	4b22      	ldr	r3, [pc, #136]	@ (8001584 <MX_USART3_UART_Init+0x90>)
 80014fa:	4a23      	ldr	r2, [pc, #140]	@ (8001588 <MX_USART3_UART_Init+0x94>)
 80014fc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80014fe:	4b21      	ldr	r3, [pc, #132]	@ (8001584 <MX_USART3_UART_Init+0x90>)
 8001500:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001504:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001506:	4b1f      	ldr	r3, [pc, #124]	@ (8001584 <MX_USART3_UART_Init+0x90>)
 8001508:	2200      	movs	r2, #0
 800150a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800150c:	4b1d      	ldr	r3, [pc, #116]	@ (8001584 <MX_USART3_UART_Init+0x90>)
 800150e:	2200      	movs	r2, #0
 8001510:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001512:	4b1c      	ldr	r3, [pc, #112]	@ (8001584 <MX_USART3_UART_Init+0x90>)
 8001514:	2200      	movs	r2, #0
 8001516:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001518:	4b1a      	ldr	r3, [pc, #104]	@ (8001584 <MX_USART3_UART_Init+0x90>)
 800151a:	220c      	movs	r2, #12
 800151c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800151e:	4b19      	ldr	r3, [pc, #100]	@ (8001584 <MX_USART3_UART_Init+0x90>)
 8001520:	2200      	movs	r2, #0
 8001522:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001524:	4b17      	ldr	r3, [pc, #92]	@ (8001584 <MX_USART3_UART_Init+0x90>)
 8001526:	2200      	movs	r2, #0
 8001528:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800152a:	4b16      	ldr	r3, [pc, #88]	@ (8001584 <MX_USART3_UART_Init+0x90>)
 800152c:	2200      	movs	r2, #0
 800152e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001530:	4b14      	ldr	r3, [pc, #80]	@ (8001584 <MX_USART3_UART_Init+0x90>)
 8001532:	2200      	movs	r2, #0
 8001534:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001536:	4b13      	ldr	r3, [pc, #76]	@ (8001584 <MX_USART3_UART_Init+0x90>)
 8001538:	2200      	movs	r2, #0
 800153a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800153c:	4811      	ldr	r0, [pc, #68]	@ (8001584 <MX_USART3_UART_Init+0x90>)
 800153e:	f005 fc8b 	bl	8006e58 <HAL_UART_Init>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001548:	f000 f92a 	bl	80017a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800154c:	2100      	movs	r1, #0
 800154e:	480d      	ldr	r0, [pc, #52]	@ (8001584 <MX_USART3_UART_Init+0x90>)
 8001550:	f008 fb2b 	bl	8009baa <HAL_UARTEx_SetTxFifoThreshold>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800155a:	f000 f921 	bl	80017a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800155e:	2100      	movs	r1, #0
 8001560:	4808      	ldr	r0, [pc, #32]	@ (8001584 <MX_USART3_UART_Init+0x90>)
 8001562:	f008 fb60 	bl	8009c26 <HAL_UARTEx_SetRxFifoThreshold>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800156c:	f000 f918 	bl	80017a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001570:	4804      	ldr	r0, [pc, #16]	@ (8001584 <MX_USART3_UART_Init+0x90>)
 8001572:	f008 fae1 	bl	8009b38 <HAL_UARTEx_DisableFifoMode>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800157c:	f000 f910 	bl	80017a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001580:	bf00      	nop
 8001582:	bd80      	pop	{r7, pc}
 8001584:	24000460 	.word	0x24000460
 8001588:	40004800 	.word	0x40004800

0800158c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b08c      	sub	sp, #48	@ 0x30
 8001590:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001592:	f107 031c 	add.w	r3, r7, #28
 8001596:	2200      	movs	r2, #0
 8001598:	601a      	str	r2, [r3, #0]
 800159a:	605a      	str	r2, [r3, #4]
 800159c:	609a      	str	r2, [r3, #8]
 800159e:	60da      	str	r2, [r3, #12]
 80015a0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80015a2:	4b58      	ldr	r3, [pc, #352]	@ (8001704 <MX_GPIO_Init+0x178>)
 80015a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015a8:	4a56      	ldr	r2, [pc, #344]	@ (8001704 <MX_GPIO_Init+0x178>)
 80015aa:	f043 0320 	orr.w	r3, r3, #32
 80015ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015b2:	4b54      	ldr	r3, [pc, #336]	@ (8001704 <MX_GPIO_Init+0x178>)
 80015b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015b8:	f003 0320 	and.w	r3, r3, #32
 80015bc:	61bb      	str	r3, [r7, #24]
 80015be:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015c0:	4b50      	ldr	r3, [pc, #320]	@ (8001704 <MX_GPIO_Init+0x178>)
 80015c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015c6:	4a4f      	ldr	r2, [pc, #316]	@ (8001704 <MX_GPIO_Init+0x178>)
 80015c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015d0:	4b4c      	ldr	r3, [pc, #304]	@ (8001704 <MX_GPIO_Init+0x178>)
 80015d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015da:	617b      	str	r3, [r7, #20]
 80015dc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015de:	4b49      	ldr	r3, [pc, #292]	@ (8001704 <MX_GPIO_Init+0x178>)
 80015e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015e4:	4a47      	ldr	r2, [pc, #284]	@ (8001704 <MX_GPIO_Init+0x178>)
 80015e6:	f043 0301 	orr.w	r3, r3, #1
 80015ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015ee:	4b45      	ldr	r3, [pc, #276]	@ (8001704 <MX_GPIO_Init+0x178>)
 80015f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015f4:	f003 0301 	and.w	r3, r3, #1
 80015f8:	613b      	str	r3, [r7, #16]
 80015fa:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015fc:	4b41      	ldr	r3, [pc, #260]	@ (8001704 <MX_GPIO_Init+0x178>)
 80015fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001602:	4a40      	ldr	r2, [pc, #256]	@ (8001704 <MX_GPIO_Init+0x178>)
 8001604:	f043 0302 	orr.w	r3, r3, #2
 8001608:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800160c:	4b3d      	ldr	r3, [pc, #244]	@ (8001704 <MX_GPIO_Init+0x178>)
 800160e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001612:	f003 0302 	and.w	r3, r3, #2
 8001616:	60fb      	str	r3, [r7, #12]
 8001618:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800161a:	4b3a      	ldr	r3, [pc, #232]	@ (8001704 <MX_GPIO_Init+0x178>)
 800161c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001620:	4a38      	ldr	r2, [pc, #224]	@ (8001704 <MX_GPIO_Init+0x178>)
 8001622:	f043 0308 	orr.w	r3, r3, #8
 8001626:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800162a:	4b36      	ldr	r3, [pc, #216]	@ (8001704 <MX_GPIO_Init+0x178>)
 800162c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001630:	f003 0308 	and.w	r3, r3, #8
 8001634:	60bb      	str	r3, [r7, #8]
 8001636:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001638:	4b32      	ldr	r3, [pc, #200]	@ (8001704 <MX_GPIO_Init+0x178>)
 800163a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800163e:	4a31      	ldr	r2, [pc, #196]	@ (8001704 <MX_GPIO_Init+0x178>)
 8001640:	f043 0304 	orr.w	r3, r3, #4
 8001644:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001648:	4b2e      	ldr	r3, [pc, #184]	@ (8001704 <MX_GPIO_Init+0x178>)
 800164a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800164e:	f003 0304 	and.w	r3, r3, #4
 8001652:	607b      	str	r3, [r7, #4]
 8001654:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001656:	4b2b      	ldr	r3, [pc, #172]	@ (8001704 <MX_GPIO_Init+0x178>)
 8001658:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800165c:	4a29      	ldr	r2, [pc, #164]	@ (8001704 <MX_GPIO_Init+0x178>)
 800165e:	f043 0310 	orr.w	r3, r3, #16
 8001662:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001666:	4b27      	ldr	r3, [pc, #156]	@ (8001704 <MX_GPIO_Init+0x178>)
 8001668:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800166c:	f003 0310 	and.w	r3, r3, #16
 8001670:	603b      	str	r3, [r7, #0]
 8001672:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14, GPIO_PIN_RESET);
 8001674:	2200      	movs	r2, #0
 8001676:	f244 0101 	movw	r1, #16385	@ 0x4001
 800167a:	4823      	ldr	r0, [pc, #140]	@ (8001708 <MX_GPIO_Init+0x17c>)
 800167c:	f001 fd60 	bl	8003140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8001680:	2201      	movs	r2, #1
 8001682:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001686:	4821      	ldr	r0, [pc, #132]	@ (800170c <MX_GPIO_Init+0x180>)
 8001688:	f001 fd5a 	bl	8003140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 800168c:	2201      	movs	r2, #1
 800168e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001692:	481d      	ldr	r0, [pc, #116]	@ (8001708 <MX_GPIO_Init+0x17c>)
 8001694:	f001 fd54 	bl	8003140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8001698:	2200      	movs	r2, #0
 800169a:	2102      	movs	r1, #2
 800169c:	481c      	ldr	r0, [pc, #112]	@ (8001710 <MX_GPIO_Init+0x184>)
 800169e:	f001 fd4f 	bl	8003140 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB14 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_8;
 80016a2:	f244 1301 	movw	r3, #16641	@ 0x4101
 80016a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a8:	2301      	movs	r3, #1
 80016aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ac:	2300      	movs	r3, #0
 80016ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b0:	2300      	movs	r3, #0
 80016b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b4:	f107 031c 	add.w	r3, r7, #28
 80016b8:	4619      	mov	r1, r3
 80016ba:	4813      	ldr	r0, [pc, #76]	@ (8001708 <MX_GPIO_Init+0x17c>)
 80016bc:	f001 fb90 	bl	8002de0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80016c0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80016c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c6:	2301      	movs	r3, #1
 80016c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ca:	2300      	movs	r3, #0
 80016cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ce:	2300      	movs	r3, #0
 80016d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016d2:	f107 031c 	add.w	r3, r7, #28
 80016d6:	4619      	mov	r1, r3
 80016d8:	480c      	ldr	r0, [pc, #48]	@ (800170c <MX_GPIO_Init+0x180>)
 80016da:	f001 fb81 	bl	8002de0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80016de:	2302      	movs	r3, #2
 80016e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e2:	2301      	movs	r3, #1
 80016e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e6:	2300      	movs	r3, #0
 80016e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ea:	2300      	movs	r3, #0
 80016ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016ee:	f107 031c 	add.w	r3, r7, #28
 80016f2:	4619      	mov	r1, r3
 80016f4:	4806      	ldr	r0, [pc, #24]	@ (8001710 <MX_GPIO_Init+0x184>)
 80016f6:	f001 fb73 	bl	8002de0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80016fa:	bf00      	nop
 80016fc:	3730      	adds	r7, #48	@ 0x30
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	58024400 	.word	0x58024400
 8001708:	58020400 	.word	0x58020400
 800170c:	58020c00 	.word	0x58020c00
 8001710:	58021000 	.word	0x58021000

08001714 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800171c:	2001      	movs	r0, #1
 800171e:	f008 fc2f 	bl	8009f80 <osDelay>
 8001722:	e7fb      	b.n	800171c <StartDefaultTask+0x8>

08001724 <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b084      	sub	sp, #16
 8001728:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800172a:	463b      	mov	r3, r7
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	605a      	str	r2, [r3, #4]
 8001732:	609a      	str	r2, [r3, #8]
 8001734:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001736:	f000 fd77 	bl	8002228 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800173a:	2301      	movs	r3, #1
 800173c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800173e:	2300      	movs	r3, #0
 8001740:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001742:	2300      	movs	r3, #0
 8001744:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001746:	231f      	movs	r3, #31
 8001748:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800174a:	2387      	movs	r3, #135	@ 0x87
 800174c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800174e:	2300      	movs	r3, #0
 8001750:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001752:	2300      	movs	r3, #0
 8001754:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001756:	2301      	movs	r3, #1
 8001758:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800175a:	2301      	movs	r3, #1
 800175c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800175e:	2300      	movs	r3, #0
 8001760:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001762:	2300      	movs	r3, #0
 8001764:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001766:	463b      	mov	r3, r7
 8001768:	4618      	mov	r0, r3
 800176a:	f000 fd95 	bl	8002298 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800176e:	2004      	movs	r0, #4
 8001770:	f000 fd72 	bl	8002258 <HAL_MPU_Enable>

}
 8001774:	bf00      	nop
 8001776:	3710      	adds	r7, #16
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}

0800177c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a04      	ldr	r2, [pc, #16]	@ (800179c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d101      	bne.n	8001792 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800178e:	f000 fc3f 	bl	8002010 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001792:	bf00      	nop
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	40010000 	.word	0x40010000

080017a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017a4:	b672      	cpsid	i
}
 80017a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017a8:	bf00      	nop
 80017aa:	e7fd      	b.n	80017a8 <Error_Handler+0x8>

080017ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017b2:	4b0c      	ldr	r3, [pc, #48]	@ (80017e4 <HAL_MspInit+0x38>)
 80017b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80017b8:	4a0a      	ldr	r2, [pc, #40]	@ (80017e4 <HAL_MspInit+0x38>)
 80017ba:	f043 0302 	orr.w	r3, r3, #2
 80017be:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80017c2:	4b08      	ldr	r3, [pc, #32]	@ (80017e4 <HAL_MspInit+0x38>)
 80017c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80017c8:	f003 0302 	and.w	r3, r3, #2
 80017cc:	607b      	str	r3, [r7, #4]
 80017ce:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80017d0:	2200      	movs	r2, #0
 80017d2:	210f      	movs	r1, #15
 80017d4:	f06f 0001 	mvn.w	r0, #1
 80017d8:	f000 fcfe 	bl	80021d8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017dc:	bf00      	nop
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	58024400 	.word	0x58024400

080017e8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b08c      	sub	sp, #48	@ 0x30
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f0:	f107 031c 	add.w	r3, r7, #28
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	605a      	str	r2, [r3, #4]
 80017fa:	609a      	str	r2, [r3, #8]
 80017fc:	60da      	str	r2, [r3, #12]
 80017fe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a4c      	ldr	r2, [pc, #304]	@ (8001938 <HAL_SPI_MspInit+0x150>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d156      	bne.n	80018b8 <HAL_SPI_MspInit+0xd0>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800180a:	4b4c      	ldr	r3, [pc, #304]	@ (800193c <HAL_SPI_MspInit+0x154>)
 800180c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001810:	4a4a      	ldr	r2, [pc, #296]	@ (800193c <HAL_SPI_MspInit+0x154>)
 8001812:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001816:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800181a:	4b48      	ldr	r3, [pc, #288]	@ (800193c <HAL_SPI_MspInit+0x154>)
 800181c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001820:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001824:	61bb      	str	r3, [r7, #24]
 8001826:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001828:	4b44      	ldr	r3, [pc, #272]	@ (800193c <HAL_SPI_MspInit+0x154>)
 800182a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800182e:	4a43      	ldr	r2, [pc, #268]	@ (800193c <HAL_SPI_MspInit+0x154>)
 8001830:	f043 0302 	orr.w	r3, r3, #2
 8001834:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001838:	4b40      	ldr	r3, [pc, #256]	@ (800193c <HAL_SPI_MspInit+0x154>)
 800183a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800183e:	f003 0302 	and.w	r3, r3, #2
 8001842:	617b      	str	r3, [r7, #20]
 8001844:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001846:	4b3d      	ldr	r3, [pc, #244]	@ (800193c <HAL_SPI_MspInit+0x154>)
 8001848:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800184c:	4a3b      	ldr	r2, [pc, #236]	@ (800193c <HAL_SPI_MspInit+0x154>)
 800184e:	f043 0304 	orr.w	r3, r3, #4
 8001852:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001856:	4b39      	ldr	r3, [pc, #228]	@ (800193c <HAL_SPI_MspInit+0x154>)
 8001858:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800185c:	f003 0304 	and.w	r3, r3, #4
 8001860:	613b      	str	r3, [r7, #16]
 8001862:	693b      	ldr	r3, [r7, #16]
    /**SPI3 GPIO Configuration
    PB2     ------> SPI3_MOSI
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001864:	2304      	movs	r3, #4
 8001866:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001868:	2302      	movs	r3, #2
 800186a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186c:	2300      	movs	r3, #0
 800186e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001870:	2300      	movs	r3, #0
 8001872:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8001874:	2307      	movs	r3, #7
 8001876:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001878:	f107 031c 	add.w	r3, r7, #28
 800187c:	4619      	mov	r1, r3
 800187e:	4830      	ldr	r0, [pc, #192]	@ (8001940 <HAL_SPI_MspInit+0x158>)
 8001880:	f001 faae 	bl	8002de0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001884:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001888:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188a:	2302      	movs	r3, #2
 800188c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188e:	2300      	movs	r3, #0
 8001890:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001892:	2300      	movs	r3, #0
 8001894:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001896:	2306      	movs	r3, #6
 8001898:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800189a:	f107 031c 	add.w	r3, r7, #28
 800189e:	4619      	mov	r1, r3
 80018a0:	4828      	ldr	r0, [pc, #160]	@ (8001944 <HAL_SPI_MspInit+0x15c>)
 80018a2:	f001 fa9d 	bl	8002de0 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 80018a6:	2200      	movs	r2, #0
 80018a8:	2105      	movs	r1, #5
 80018aa:	2033      	movs	r0, #51	@ 0x33
 80018ac:	f000 fc94 	bl	80021d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80018b0:	2033      	movs	r0, #51	@ 0x33
 80018b2:	f000 fcab 	bl	800220c <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI5_MspInit 1 */

    /* USER CODE END SPI5_MspInit 1 */
  }

}
 80018b6:	e03b      	b.n	8001930 <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI5)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a22      	ldr	r2, [pc, #136]	@ (8001948 <HAL_SPI_MspInit+0x160>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d136      	bne.n	8001930 <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 80018c2:	4b1e      	ldr	r3, [pc, #120]	@ (800193c <HAL_SPI_MspInit+0x154>)
 80018c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80018c8:	4a1c      	ldr	r2, [pc, #112]	@ (800193c <HAL_SPI_MspInit+0x154>)
 80018ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80018ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80018d2:	4b1a      	ldr	r3, [pc, #104]	@ (800193c <HAL_SPI_MspInit+0x154>)
 80018d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80018d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018dc:	60fb      	str	r3, [r7, #12]
 80018de:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80018e0:	4b16      	ldr	r3, [pc, #88]	@ (800193c <HAL_SPI_MspInit+0x154>)
 80018e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018e6:	4a15      	ldr	r2, [pc, #84]	@ (800193c <HAL_SPI_MspInit+0x154>)
 80018e8:	f043 0320 	orr.w	r3, r3, #32
 80018ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018f0:	4b12      	ldr	r3, [pc, #72]	@ (800193c <HAL_SPI_MspInit+0x154>)
 80018f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018f6:	f003 0320 	and.w	r3, r3, #32
 80018fa:	60bb      	str	r3, [r7, #8]
 80018fc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80018fe:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001902:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001904:	2302      	movs	r3, #2
 8001906:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001908:	2300      	movs	r3, #0
 800190a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190c:	2300      	movs	r3, #0
 800190e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001910:	2305      	movs	r3, #5
 8001912:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001914:	f107 031c 	add.w	r3, r7, #28
 8001918:	4619      	mov	r1, r3
 800191a:	480c      	ldr	r0, [pc, #48]	@ (800194c <HAL_SPI_MspInit+0x164>)
 800191c:	f001 fa60 	bl	8002de0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI5_IRQn, 5, 0);
 8001920:	2200      	movs	r2, #0
 8001922:	2105      	movs	r1, #5
 8001924:	2055      	movs	r0, #85	@ 0x55
 8001926:	f000 fc57 	bl	80021d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI5_IRQn);
 800192a:	2055      	movs	r0, #85	@ 0x55
 800192c:	f000 fc6e 	bl	800220c <HAL_NVIC_EnableIRQ>
}
 8001930:	bf00      	nop
 8001932:	3730      	adds	r7, #48	@ 0x30
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	40003c00 	.word	0x40003c00
 800193c:	58024400 	.word	0x58024400
 8001940:	58020400 	.word	0x58020400
 8001944:	58020800 	.word	0x58020800
 8001948:	40015000 	.word	0x40015000
 800194c:	58021400 	.word	0x58021400

08001950 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b0bc      	sub	sp, #240	@ 0xf0
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001958:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800195c:	2200      	movs	r2, #0
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	605a      	str	r2, [r3, #4]
 8001962:	609a      	str	r2, [r3, #8]
 8001964:	60da      	str	r2, [r3, #12]
 8001966:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001968:	f107 0318 	add.w	r3, r7, #24
 800196c:	22c0      	movs	r2, #192	@ 0xc0
 800196e:	2100      	movs	r1, #0
 8001970:	4618      	mov	r0, r3
 8001972:	f00b fd0e 	bl	800d392 <memset>
  if(huart->Instance==USART2)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a55      	ldr	r2, [pc, #340]	@ (8001ad0 <HAL_UART_MspInit+0x180>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d14e      	bne.n	8001a1e <HAL_UART_MspInit+0xce>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001980:	f04f 0202 	mov.w	r2, #2
 8001984:	f04f 0300 	mov.w	r3, #0
 8001988:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800198c:	2300      	movs	r3, #0
 800198e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001992:	f107 0318 	add.w	r3, r7, #24
 8001996:	4618      	mov	r0, r3
 8001998:	f002 fc4e 	bl	8004238 <HAL_RCCEx_PeriphCLKConfig>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80019a2:	f7ff fefd 	bl	80017a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019a6:	4b4b      	ldr	r3, [pc, #300]	@ (8001ad4 <HAL_UART_MspInit+0x184>)
 80019a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80019ac:	4a49      	ldr	r2, [pc, #292]	@ (8001ad4 <HAL_UART_MspInit+0x184>)
 80019ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019b2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80019b6:	4b47      	ldr	r3, [pc, #284]	@ (8001ad4 <HAL_UART_MspInit+0x184>)
 80019b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80019bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019c0:	617b      	str	r3, [r7, #20]
 80019c2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c4:	4b43      	ldr	r3, [pc, #268]	@ (8001ad4 <HAL_UART_MspInit+0x184>)
 80019c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019ca:	4a42      	ldr	r2, [pc, #264]	@ (8001ad4 <HAL_UART_MspInit+0x184>)
 80019cc:	f043 0301 	orr.w	r3, r3, #1
 80019d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019d4:	4b3f      	ldr	r3, [pc, #252]	@ (8001ad4 <HAL_UART_MspInit+0x184>)
 80019d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019da:	f003 0301 	and.w	r3, r3, #1
 80019de:	613b      	str	r3, [r7, #16]
 80019e0:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80019e2:	230c      	movs	r3, #12
 80019e4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e8:	2302      	movs	r3, #2
 80019ea:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ee:	2300      	movs	r3, #0
 80019f0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f4:	2300      	movs	r3, #0
 80019f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019fa:	2307      	movs	r3, #7
 80019fc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a00:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001a04:	4619      	mov	r1, r3
 8001a06:	4834      	ldr	r0, [pc, #208]	@ (8001ad8 <HAL_UART_MspInit+0x188>)
 8001a08:	f001 f9ea 	bl	8002de0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	2105      	movs	r1, #5
 8001a10:	2026      	movs	r0, #38	@ 0x26
 8001a12:	f000 fbe1 	bl	80021d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a16:	2026      	movs	r0, #38	@ 0x26
 8001a18:	f000 fbf8 	bl	800220c <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001a1c:	e053      	b.n	8001ac6 <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART3)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4a2e      	ldr	r2, [pc, #184]	@ (8001adc <HAL_UART_MspInit+0x18c>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d14e      	bne.n	8001ac6 <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001a28:	f04f 0202 	mov.w	r2, #2
 8001a2c:	f04f 0300 	mov.w	r3, #0
 8001a30:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001a34:	2300      	movs	r3, #0
 8001a36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a3a:	f107 0318 	add.w	r3, r7, #24
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f002 fbfa 	bl	8004238 <HAL_RCCEx_PeriphCLKConfig>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <HAL_UART_MspInit+0xfe>
      Error_Handler();
 8001a4a:	f7ff fea9 	bl	80017a0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a4e:	4b21      	ldr	r3, [pc, #132]	@ (8001ad4 <HAL_UART_MspInit+0x184>)
 8001a50:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a54:	4a1f      	ldr	r2, [pc, #124]	@ (8001ad4 <HAL_UART_MspInit+0x184>)
 8001a56:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a5a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001a5e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ad4 <HAL_UART_MspInit+0x184>)
 8001a60:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a64:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a68:	60fb      	str	r3, [r7, #12]
 8001a6a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a6c:	4b19      	ldr	r3, [pc, #100]	@ (8001ad4 <HAL_UART_MspInit+0x184>)
 8001a6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a72:	4a18      	ldr	r2, [pc, #96]	@ (8001ad4 <HAL_UART_MspInit+0x184>)
 8001a74:	f043 0302 	orr.w	r3, r3, #2
 8001a78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a7c:	4b15      	ldr	r3, [pc, #84]	@ (8001ad4 <HAL_UART_MspInit+0x184>)
 8001a7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a82:	f003 0302 	and.w	r3, r3, #2
 8001a86:	60bb      	str	r3, [r7, #8]
 8001a88:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001a8a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001a8e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a92:	2302      	movs	r3, #2
 8001a94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001aa4:	2307      	movs	r3, #7
 8001aa6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aaa:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001aae:	4619      	mov	r1, r3
 8001ab0:	480b      	ldr	r0, [pc, #44]	@ (8001ae0 <HAL_UART_MspInit+0x190>)
 8001ab2:	f001 f995 	bl	8002de0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	2105      	movs	r1, #5
 8001aba:	2027      	movs	r0, #39	@ 0x27
 8001abc:	f000 fb8c 	bl	80021d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001ac0:	2027      	movs	r0, #39	@ 0x27
 8001ac2:	f000 fba3 	bl	800220c <HAL_NVIC_EnableIRQ>
}
 8001ac6:	bf00      	nop
 8001ac8:	37f0      	adds	r7, #240	@ 0xf0
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40004400 	.word	0x40004400
 8001ad4:	58024400 	.word	0x58024400
 8001ad8:	58020000 	.word	0x58020000
 8001adc:	40004800 	.word	0x40004800
 8001ae0:	58020400 	.word	0x58020400

08001ae4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b08e      	sub	sp, #56	@ 0x38
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2b0f      	cmp	r3, #15
 8001af0:	d844      	bhi.n	8001b7c <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8001af2:	2200      	movs	r2, #0
 8001af4:	6879      	ldr	r1, [r7, #4]
 8001af6:	2019      	movs	r0, #25
 8001af8:	f000 fb6e 	bl	80021d8 <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001afc:	2019      	movs	r0, #25
 8001afe:	f000 fb85 	bl	800220c <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001b02:	4a24      	ldr	r2, [pc, #144]	@ (8001b94 <HAL_InitTick+0xb0>)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001b08:	4b23      	ldr	r3, [pc, #140]	@ (8001b98 <HAL_InitTick+0xb4>)
 8001b0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b0e:	4a22      	ldr	r2, [pc, #136]	@ (8001b98 <HAL_InitTick+0xb4>)
 8001b10:	f043 0301 	orr.w	r3, r3, #1
 8001b14:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001b18:	4b1f      	ldr	r3, [pc, #124]	@ (8001b98 <HAL_InitTick+0xb4>)
 8001b1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b1e:	f003 0301 	and.w	r3, r3, #1
 8001b22:	60bb      	str	r3, [r7, #8]
 8001b24:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b26:	f107 020c 	add.w	r2, r7, #12
 8001b2a:	f107 0310 	add.w	r3, r7, #16
 8001b2e:	4611      	mov	r1, r2
 8001b30:	4618      	mov	r0, r3
 8001b32:	f002 fb3f 	bl	80041b4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001b36:	f002 fb27 	bl	8004188 <HAL_RCC_GetPCLK2Freq>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	005b      	lsls	r3, r3, #1
 8001b3e:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b42:	4a16      	ldr	r2, [pc, #88]	@ (8001b9c <HAL_InitTick+0xb8>)
 8001b44:	fba2 2303 	umull	r2, r3, r2, r3
 8001b48:	0c9b      	lsrs	r3, r3, #18
 8001b4a:	3b01      	subs	r3, #1
 8001b4c:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001b4e:	4b14      	ldr	r3, [pc, #80]	@ (8001ba0 <HAL_InitTick+0xbc>)
 8001b50:	4a14      	ldr	r2, [pc, #80]	@ (8001ba4 <HAL_InitTick+0xc0>)
 8001b52:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001b54:	4b12      	ldr	r3, [pc, #72]	@ (8001ba0 <HAL_InitTick+0xbc>)
 8001b56:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b5a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001b5c:	4a10      	ldr	r2, [pc, #64]	@ (8001ba0 <HAL_InitTick+0xbc>)
 8001b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b60:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001b62:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba0 <HAL_InitTick+0xbc>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b68:	4b0d      	ldr	r3, [pc, #52]	@ (8001ba0 <HAL_InitTick+0xbc>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001b6e:	480c      	ldr	r0, [pc, #48]	@ (8001ba0 <HAL_InitTick+0xbc>)
 8001b70:	f004 feab 	bl	80068ca <HAL_TIM_Base_Init>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d107      	bne.n	8001b8a <HAL_InitTick+0xa6>
 8001b7a:	e001      	b.n	8001b80 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e005      	b.n	8001b8c <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001b80:	4807      	ldr	r0, [pc, #28]	@ (8001ba0 <HAL_InitTick+0xbc>)
 8001b82:	f004 ff03 	bl	800698c <HAL_TIM_Base_Start_IT>
 8001b86:	4603      	mov	r3, r0
 8001b88:	e000      	b.n	8001b8c <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3738      	adds	r7, #56	@ 0x38
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	24000008 	.word	0x24000008
 8001b98:	58024400 	.word	0x58024400
 8001b9c:	431bde83 	.word	0x431bde83
 8001ba0:	24000534 	.word	0x24000534
 8001ba4:	40010000 	.word	0x40010000

08001ba8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bac:	bf00      	nop
 8001bae:	e7fd      	b.n	8001bac <NMI_Handler+0x4>

08001bb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bb4:	bf00      	nop
 8001bb6:	e7fd      	b.n	8001bb4 <HardFault_Handler+0x4>

08001bb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bbc:	bf00      	nop
 8001bbe:	e7fd      	b.n	8001bbc <MemManage_Handler+0x4>

08001bc0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bc4:	bf00      	nop
 8001bc6:	e7fd      	b.n	8001bc4 <BusFault_Handler+0x4>

08001bc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bcc:	bf00      	nop
 8001bce:	e7fd      	b.n	8001bcc <UsageFault_Handler+0x4>

08001bd0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bd4:	bf00      	nop
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
	...

08001be0 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001be4:	4802      	ldr	r0, [pc, #8]	@ (8001bf0 <TIM1_UP_IRQHandler+0x10>)
 8001be6:	f004 ff49 	bl	8006a7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001bea:	bf00      	nop
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	24000534 	.word	0x24000534

08001bf4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001bf8:	4802      	ldr	r0, [pc, #8]	@ (8001c04 <USART2_IRQHandler+0x10>)
 8001bfa:	f005 fb27 	bl	800724c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001bfe:	bf00      	nop
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	24000394 	.word	0x24000394

08001c08 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001c0c:	4802      	ldr	r0, [pc, #8]	@ (8001c18 <USART3_IRQHandler+0x10>)
 8001c0e:	f005 fb1d 	bl	800724c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001c12:	bf00      	nop
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	24000460 	.word	0x24000460

08001c1c <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8001c20:	4802      	ldr	r0, [pc, #8]	@ (8001c2c <SPI3_IRQHandler+0x10>)
 8001c22:	f004 fb47 	bl	80062b4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8001c26:	bf00      	nop
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	2400022c 	.word	0x2400022c

08001c30 <SPI5_IRQHandler>:

/**
  * @brief This function handles SPI5 global interrupt.
  */
void SPI5_IRQHandler(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI5_IRQn 0 */

  /* USER CODE END SPI5_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi5);
 8001c34:	4802      	ldr	r0, [pc, #8]	@ (8001c40 <SPI5_IRQHandler+0x10>)
 8001c36:	f004 fb3d 	bl	80062b4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI5_IRQn 1 */

  /* USER CODE END SPI5_IRQn 1 */
}
 8001c3a:	bf00      	nop
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	240002e0 	.word	0x240002e0

08001c44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  return 1;
 8001c48:	2301      	movs	r3, #1
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr

08001c54 <_kill>:

int _kill(int pid, int sig)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c5e:	f00b fc49 	bl	800d4f4 <__errno>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2216      	movs	r2, #22
 8001c66:	601a      	str	r2, [r3, #0]
  return -1;
 8001c68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3708      	adds	r7, #8
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <_exit>:

void _exit (int status)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c80:	6878      	ldr	r0, [r7, #4]
 8001c82:	f7ff ffe7 	bl	8001c54 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c86:	bf00      	nop
 8001c88:	e7fd      	b.n	8001c86 <_exit+0x12>

08001c8a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c8a:	b580      	push	{r7, lr}
 8001c8c:	b086      	sub	sp, #24
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	60f8      	str	r0, [r7, #12]
 8001c92:	60b9      	str	r1, [r7, #8]
 8001c94:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c96:	2300      	movs	r3, #0
 8001c98:	617b      	str	r3, [r7, #20]
 8001c9a:	e00a      	b.n	8001cb2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c9c:	f3af 8000 	nop.w
 8001ca0:	4601      	mov	r1, r0
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	1c5a      	adds	r2, r3, #1
 8001ca6:	60ba      	str	r2, [r7, #8]
 8001ca8:	b2ca      	uxtb	r2, r1
 8001caa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	617b      	str	r3, [r7, #20]
 8001cb2:	697a      	ldr	r2, [r7, #20]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	429a      	cmp	r2, r3
 8001cb8:	dbf0      	blt.n	8001c9c <_read+0x12>
  }

  return len;
 8001cba:	687b      	ldr	r3, [r7, #4]
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3718      	adds	r7, #24
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b086      	sub	sp, #24
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	60b9      	str	r1, [r7, #8]
 8001cce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	617b      	str	r3, [r7, #20]
 8001cd4:	e009      	b.n	8001cea <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	1c5a      	adds	r2, r3, #1
 8001cda:	60ba      	str	r2, [r7, #8]
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	617b      	str	r3, [r7, #20]
 8001cea:	697a      	ldr	r2, [r7, #20]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	dbf1      	blt.n	8001cd6 <_write+0x12>
  }
  return len;
 8001cf2:	687b      	ldr	r3, [r7, #4]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3718      	adds	r7, #24
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <_close>:

int _close(int file)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr

08001d14 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
 8001d1c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d24:	605a      	str	r2, [r3, #4]
  return 0;
 8001d26:	2300      	movs	r3, #0
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <_isatty>:

int _isatty(int file)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d3c:	2301      	movs	r3, #1
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr

08001d4a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	b085      	sub	sp, #20
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	60f8      	str	r0, [r7, #12]
 8001d52:	60b9      	str	r1, [r7, #8]
 8001d54:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d56:	2300      	movs	r3, #0
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3714      	adds	r7, #20
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b086      	sub	sp, #24
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d6c:	4a14      	ldr	r2, [pc, #80]	@ (8001dc0 <_sbrk+0x5c>)
 8001d6e:	4b15      	ldr	r3, [pc, #84]	@ (8001dc4 <_sbrk+0x60>)
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d78:	4b13      	ldr	r3, [pc, #76]	@ (8001dc8 <_sbrk+0x64>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d102      	bne.n	8001d86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d80:	4b11      	ldr	r3, [pc, #68]	@ (8001dc8 <_sbrk+0x64>)
 8001d82:	4a12      	ldr	r2, [pc, #72]	@ (8001dcc <_sbrk+0x68>)
 8001d84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d86:	4b10      	ldr	r3, [pc, #64]	@ (8001dc8 <_sbrk+0x64>)
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4413      	add	r3, r2
 8001d8e:	693a      	ldr	r2, [r7, #16]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d207      	bcs.n	8001da4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d94:	f00b fbae 	bl	800d4f4 <__errno>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	220c      	movs	r2, #12
 8001d9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001da2:	e009      	b.n	8001db8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001da4:	4b08      	ldr	r3, [pc, #32]	@ (8001dc8 <_sbrk+0x64>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001daa:	4b07      	ldr	r3, [pc, #28]	@ (8001dc8 <_sbrk+0x64>)
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4413      	add	r3, r2
 8001db2:	4a05      	ldr	r2, [pc, #20]	@ (8001dc8 <_sbrk+0x64>)
 8001db4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001db6:	68fb      	ldr	r3, [r7, #12]
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3718      	adds	r7, #24
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	24080000 	.word	0x24080000
 8001dc4:	00000400 	.word	0x00000400
 8001dc8:	24000580 	.word	0x24000580
 8001dcc:	240050b8 	.word	0x240050b8

08001dd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001dd4:	4b43      	ldr	r3, [pc, #268]	@ (8001ee4 <SystemInit+0x114>)
 8001dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dda:	4a42      	ldr	r2, [pc, #264]	@ (8001ee4 <SystemInit+0x114>)
 8001ddc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001de0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001de4:	4b40      	ldr	r3, [pc, #256]	@ (8001ee8 <SystemInit+0x118>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 030f 	and.w	r3, r3, #15
 8001dec:	2b06      	cmp	r3, #6
 8001dee:	d807      	bhi.n	8001e00 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001df0:	4b3d      	ldr	r3, [pc, #244]	@ (8001ee8 <SystemInit+0x118>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f023 030f 	bic.w	r3, r3, #15
 8001df8:	4a3b      	ldr	r2, [pc, #236]	@ (8001ee8 <SystemInit+0x118>)
 8001dfa:	f043 0307 	orr.w	r3, r3, #7
 8001dfe:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001e00:	4b3a      	ldr	r3, [pc, #232]	@ (8001eec <SystemInit+0x11c>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a39      	ldr	r2, [pc, #228]	@ (8001eec <SystemInit+0x11c>)
 8001e06:	f043 0301 	orr.w	r3, r3, #1
 8001e0a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001e0c:	4b37      	ldr	r3, [pc, #220]	@ (8001eec <SystemInit+0x11c>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001e12:	4b36      	ldr	r3, [pc, #216]	@ (8001eec <SystemInit+0x11c>)
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	4935      	ldr	r1, [pc, #212]	@ (8001eec <SystemInit+0x11c>)
 8001e18:	4b35      	ldr	r3, [pc, #212]	@ (8001ef0 <SystemInit+0x120>)
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001e1e:	4b32      	ldr	r3, [pc, #200]	@ (8001ee8 <SystemInit+0x118>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f003 0308 	and.w	r3, r3, #8
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d007      	beq.n	8001e3a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001e2a:	4b2f      	ldr	r3, [pc, #188]	@ (8001ee8 <SystemInit+0x118>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f023 030f 	bic.w	r3, r3, #15
 8001e32:	4a2d      	ldr	r2, [pc, #180]	@ (8001ee8 <SystemInit+0x118>)
 8001e34:	f043 0307 	orr.w	r3, r3, #7
 8001e38:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001e3a:	4b2c      	ldr	r3, [pc, #176]	@ (8001eec <SystemInit+0x11c>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001e40:	4b2a      	ldr	r3, [pc, #168]	@ (8001eec <SystemInit+0x11c>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001e46:	4b29      	ldr	r3, [pc, #164]	@ (8001eec <SystemInit+0x11c>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001e4c:	4b27      	ldr	r3, [pc, #156]	@ (8001eec <SystemInit+0x11c>)
 8001e4e:	4a29      	ldr	r2, [pc, #164]	@ (8001ef4 <SystemInit+0x124>)
 8001e50:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001e52:	4b26      	ldr	r3, [pc, #152]	@ (8001eec <SystemInit+0x11c>)
 8001e54:	4a28      	ldr	r2, [pc, #160]	@ (8001ef8 <SystemInit+0x128>)
 8001e56:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001e58:	4b24      	ldr	r3, [pc, #144]	@ (8001eec <SystemInit+0x11c>)
 8001e5a:	4a28      	ldr	r2, [pc, #160]	@ (8001efc <SystemInit+0x12c>)
 8001e5c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001e5e:	4b23      	ldr	r3, [pc, #140]	@ (8001eec <SystemInit+0x11c>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001e64:	4b21      	ldr	r3, [pc, #132]	@ (8001eec <SystemInit+0x11c>)
 8001e66:	4a25      	ldr	r2, [pc, #148]	@ (8001efc <SystemInit+0x12c>)
 8001e68:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001e6a:	4b20      	ldr	r3, [pc, #128]	@ (8001eec <SystemInit+0x11c>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001e70:	4b1e      	ldr	r3, [pc, #120]	@ (8001eec <SystemInit+0x11c>)
 8001e72:	4a22      	ldr	r2, [pc, #136]	@ (8001efc <SystemInit+0x12c>)
 8001e74:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001e76:	4b1d      	ldr	r3, [pc, #116]	@ (8001eec <SystemInit+0x11c>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001e7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001eec <SystemInit+0x11c>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a1a      	ldr	r2, [pc, #104]	@ (8001eec <SystemInit+0x11c>)
 8001e82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e86:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001e88:	4b18      	ldr	r3, [pc, #96]	@ (8001eec <SystemInit+0x11c>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001e8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001f00 <SystemInit+0x130>)
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	4b1c      	ldr	r3, [pc, #112]	@ (8001f04 <SystemInit+0x134>)
 8001e94:	4013      	ands	r3, r2
 8001e96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001e9a:	d202      	bcs.n	8001ea2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001e9c:	4b1a      	ldr	r3, [pc, #104]	@ (8001f08 <SystemInit+0x138>)
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001ea2:	4b12      	ldr	r3, [pc, #72]	@ (8001eec <SystemInit+0x11c>)
 8001ea4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001ea8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d113      	bne.n	8001ed8 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001eb0:	4b0e      	ldr	r3, [pc, #56]	@ (8001eec <SystemInit+0x11c>)
 8001eb2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001eb6:	4a0d      	ldr	r2, [pc, #52]	@ (8001eec <SystemInit+0x11c>)
 8001eb8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ebc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001ec0:	4b12      	ldr	r3, [pc, #72]	@ (8001f0c <SystemInit+0x13c>)
 8001ec2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001ec6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001ec8:	4b08      	ldr	r3, [pc, #32]	@ (8001eec <SystemInit+0x11c>)
 8001eca:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001ece:	4a07      	ldr	r2, [pc, #28]	@ (8001eec <SystemInit+0x11c>)
 8001ed0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001ed4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001ed8:	bf00      	nop
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	e000ed00 	.word	0xe000ed00
 8001ee8:	52002000 	.word	0x52002000
 8001eec:	58024400 	.word	0x58024400
 8001ef0:	eaf6ed7f 	.word	0xeaf6ed7f
 8001ef4:	02020200 	.word	0x02020200
 8001ef8:	01ff0000 	.word	0x01ff0000
 8001efc:	01010280 	.word	0x01010280
 8001f00:	5c001000 	.word	0x5c001000
 8001f04:	ffff0000 	.word	0xffff0000
 8001f08:	51008108 	.word	0x51008108
 8001f0c:	52004000 	.word	0x52004000

08001f10 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001f14:	4b09      	ldr	r3, [pc, #36]	@ (8001f3c <ExitRun0Mode+0x2c>)
 8001f16:	68db      	ldr	r3, [r3, #12]
 8001f18:	4a08      	ldr	r2, [pc, #32]	@ (8001f3c <ExitRun0Mode+0x2c>)
 8001f1a:	f043 0302 	orr.w	r3, r3, #2
 8001f1e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001f20:	bf00      	nop
 8001f22:	4b06      	ldr	r3, [pc, #24]	@ (8001f3c <ExitRun0Mode+0x2c>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d0f9      	beq.n	8001f22 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001f2e:	bf00      	nop
 8001f30:	bf00      	nop
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	58024800 	.word	0x58024800

08001f40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001f40:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001f7c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001f44:	f7ff ffe4 	bl	8001f10 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001f48:	f7ff ff42 	bl	8001dd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f4c:	480c      	ldr	r0, [pc, #48]	@ (8001f80 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f4e:	490d      	ldr	r1, [pc, #52]	@ (8001f84 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f50:	4a0d      	ldr	r2, [pc, #52]	@ (8001f88 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f54:	e002      	b.n	8001f5c <LoopCopyDataInit>

08001f56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f5a:	3304      	adds	r3, #4

08001f5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f60:	d3f9      	bcc.n	8001f56 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f62:	4a0a      	ldr	r2, [pc, #40]	@ (8001f8c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f64:	4c0a      	ldr	r4, [pc, #40]	@ (8001f90 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f68:	e001      	b.n	8001f6e <LoopFillZerobss>

08001f6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f6c:	3204      	adds	r2, #4

08001f6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f70:	d3fb      	bcc.n	8001f6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f72:	f00b fac5 	bl	800d500 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f76:	f7ff f8c1 	bl	80010fc <main>
  bx  lr
 8001f7a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f7c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001f80:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001f84:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 8001f88:	080111a4 	.word	0x080111a4
  ldr r2, =_sbss
 8001f8c:	240001dc 	.word	0x240001dc
  ldr r4, =_ebss
 8001f90:	240050b8 	.word	0x240050b8

08001f94 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f94:	e7fe      	b.n	8001f94 <ADC3_IRQHandler>
	...

08001f98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f9e:	2003      	movs	r0, #3
 8001fa0:	f000 f90f 	bl	80021c2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001fa4:	f001 ff30 	bl	8003e08 <HAL_RCC_GetSysClockFreq>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	4b15      	ldr	r3, [pc, #84]	@ (8002000 <HAL_Init+0x68>)
 8001fac:	699b      	ldr	r3, [r3, #24]
 8001fae:	0a1b      	lsrs	r3, r3, #8
 8001fb0:	f003 030f 	and.w	r3, r3, #15
 8001fb4:	4913      	ldr	r1, [pc, #76]	@ (8002004 <HAL_Init+0x6c>)
 8001fb6:	5ccb      	ldrb	r3, [r1, r3]
 8001fb8:	f003 031f 	and.w	r3, r3, #31
 8001fbc:	fa22 f303 	lsr.w	r3, r2, r3
 8001fc0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001fc2:	4b0f      	ldr	r3, [pc, #60]	@ (8002000 <HAL_Init+0x68>)
 8001fc4:	699b      	ldr	r3, [r3, #24]
 8001fc6:	f003 030f 	and.w	r3, r3, #15
 8001fca:	4a0e      	ldr	r2, [pc, #56]	@ (8002004 <HAL_Init+0x6c>)
 8001fcc:	5cd3      	ldrb	r3, [r2, r3]
 8001fce:	f003 031f 	and.w	r3, r3, #31
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	fa22 f303 	lsr.w	r3, r2, r3
 8001fd8:	4a0b      	ldr	r2, [pc, #44]	@ (8002008 <HAL_Init+0x70>)
 8001fda:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001fdc:	4a0b      	ldr	r2, [pc, #44]	@ (800200c <HAL_Init+0x74>)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001fe2:	200f      	movs	r0, #15
 8001fe4:	f7ff fd7e 	bl	8001ae4 <HAL_InitTick>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e002      	b.n	8001ff8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001ff2:	f7ff fbdb 	bl	80017ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ff6:	2300      	movs	r3, #0
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	58024400 	.word	0x58024400
 8002004:	08010d30 	.word	0x08010d30
 8002008:	24000004 	.word	0x24000004
 800200c:	24000000 	.word	0x24000000

08002010 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002014:	4b06      	ldr	r3, [pc, #24]	@ (8002030 <HAL_IncTick+0x20>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	461a      	mov	r2, r3
 800201a:	4b06      	ldr	r3, [pc, #24]	@ (8002034 <HAL_IncTick+0x24>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4413      	add	r3, r2
 8002020:	4a04      	ldr	r2, [pc, #16]	@ (8002034 <HAL_IncTick+0x24>)
 8002022:	6013      	str	r3, [r2, #0]
}
 8002024:	bf00      	nop
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	2400000c 	.word	0x2400000c
 8002034:	24000584 	.word	0x24000584

08002038 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  return uwTick;
 800203c:	4b03      	ldr	r3, [pc, #12]	@ (800204c <HAL_GetTick+0x14>)
 800203e:	681b      	ldr	r3, [r3, #0]
}
 8002040:	4618      	mov	r0, r3
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	24000584 	.word	0x24000584

08002050 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002054:	4b03      	ldr	r3, [pc, #12]	@ (8002064 <HAL_GetREVID+0x14>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	0c1b      	lsrs	r3, r3, #16
}
 800205a:	4618      	mov	r0, r3
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	5c001000 	.word	0x5c001000

08002068 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002068:	b480      	push	{r7}
 800206a:	b085      	sub	sp, #20
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f003 0307 	and.w	r3, r3, #7
 8002076:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002078:	4b0b      	ldr	r3, [pc, #44]	@ (80020a8 <__NVIC_SetPriorityGrouping+0x40>)
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800207e:	68ba      	ldr	r2, [r7, #8]
 8002080:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002084:	4013      	ands	r3, r2
 8002086:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002090:	4b06      	ldr	r3, [pc, #24]	@ (80020ac <__NVIC_SetPriorityGrouping+0x44>)
 8002092:	4313      	orrs	r3, r2
 8002094:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002096:	4a04      	ldr	r2, [pc, #16]	@ (80020a8 <__NVIC_SetPriorityGrouping+0x40>)
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	60d3      	str	r3, [r2, #12]
}
 800209c:	bf00      	nop
 800209e:	3714      	adds	r7, #20
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr
 80020a8:	e000ed00 	.word	0xe000ed00
 80020ac:	05fa0000 	.word	0x05fa0000

080020b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020b4:	4b04      	ldr	r3, [pc, #16]	@ (80020c8 <__NVIC_GetPriorityGrouping+0x18>)
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	0a1b      	lsrs	r3, r3, #8
 80020ba:	f003 0307 	and.w	r3, r3, #7
}
 80020be:	4618      	mov	r0, r3
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr
 80020c8:	e000ed00 	.word	0xe000ed00

080020cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	4603      	mov	r3, r0
 80020d4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80020d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	db0b      	blt.n	80020f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020de:	88fb      	ldrh	r3, [r7, #6]
 80020e0:	f003 021f 	and.w	r2, r3, #31
 80020e4:	4907      	ldr	r1, [pc, #28]	@ (8002104 <__NVIC_EnableIRQ+0x38>)
 80020e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020ea:	095b      	lsrs	r3, r3, #5
 80020ec:	2001      	movs	r0, #1
 80020ee:	fa00 f202 	lsl.w	r2, r0, r2
 80020f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020f6:	bf00      	nop
 80020f8:	370c      	adds	r7, #12
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	e000e100 	.word	0xe000e100

08002108 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	4603      	mov	r3, r0
 8002110:	6039      	str	r1, [r7, #0]
 8002112:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002114:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002118:	2b00      	cmp	r3, #0
 800211a:	db0a      	blt.n	8002132 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	b2da      	uxtb	r2, r3
 8002120:	490c      	ldr	r1, [pc, #48]	@ (8002154 <__NVIC_SetPriority+0x4c>)
 8002122:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002126:	0112      	lsls	r2, r2, #4
 8002128:	b2d2      	uxtb	r2, r2
 800212a:	440b      	add	r3, r1
 800212c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002130:	e00a      	b.n	8002148 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	b2da      	uxtb	r2, r3
 8002136:	4908      	ldr	r1, [pc, #32]	@ (8002158 <__NVIC_SetPriority+0x50>)
 8002138:	88fb      	ldrh	r3, [r7, #6]
 800213a:	f003 030f 	and.w	r3, r3, #15
 800213e:	3b04      	subs	r3, #4
 8002140:	0112      	lsls	r2, r2, #4
 8002142:	b2d2      	uxtb	r2, r2
 8002144:	440b      	add	r3, r1
 8002146:	761a      	strb	r2, [r3, #24]
}
 8002148:	bf00      	nop
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr
 8002154:	e000e100 	.word	0xe000e100
 8002158:	e000ed00 	.word	0xe000ed00

0800215c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800215c:	b480      	push	{r7}
 800215e:	b089      	sub	sp, #36	@ 0x24
 8002160:	af00      	add	r7, sp, #0
 8002162:	60f8      	str	r0, [r7, #12]
 8002164:	60b9      	str	r1, [r7, #8]
 8002166:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	f003 0307 	and.w	r3, r3, #7
 800216e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002170:	69fb      	ldr	r3, [r7, #28]
 8002172:	f1c3 0307 	rsb	r3, r3, #7
 8002176:	2b04      	cmp	r3, #4
 8002178:	bf28      	it	cs
 800217a:	2304      	movcs	r3, #4
 800217c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	3304      	adds	r3, #4
 8002182:	2b06      	cmp	r3, #6
 8002184:	d902      	bls.n	800218c <NVIC_EncodePriority+0x30>
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	3b03      	subs	r3, #3
 800218a:	e000      	b.n	800218e <NVIC_EncodePriority+0x32>
 800218c:	2300      	movs	r3, #0
 800218e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002190:	f04f 32ff 	mov.w	r2, #4294967295
 8002194:	69bb      	ldr	r3, [r7, #24]
 8002196:	fa02 f303 	lsl.w	r3, r2, r3
 800219a:	43da      	mvns	r2, r3
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	401a      	ands	r2, r3
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021a4:	f04f 31ff 	mov.w	r1, #4294967295
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	fa01 f303 	lsl.w	r3, r1, r3
 80021ae:	43d9      	mvns	r1, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021b4:	4313      	orrs	r3, r2
         );
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3724      	adds	r7, #36	@ 0x24
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr

080021c2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021c2:	b580      	push	{r7, lr}
 80021c4:	b082      	sub	sp, #8
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f7ff ff4c 	bl	8002068 <__NVIC_SetPriorityGrouping>
}
 80021d0:	bf00      	nop
 80021d2:	3708      	adds	r7, #8
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}

080021d8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b086      	sub	sp, #24
 80021dc:	af00      	add	r7, sp, #0
 80021de:	4603      	mov	r3, r0
 80021e0:	60b9      	str	r1, [r7, #8]
 80021e2:	607a      	str	r2, [r7, #4]
 80021e4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80021e6:	f7ff ff63 	bl	80020b0 <__NVIC_GetPriorityGrouping>
 80021ea:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021ec:	687a      	ldr	r2, [r7, #4]
 80021ee:	68b9      	ldr	r1, [r7, #8]
 80021f0:	6978      	ldr	r0, [r7, #20]
 80021f2:	f7ff ffb3 	bl	800215c <NVIC_EncodePriority>
 80021f6:	4602      	mov	r2, r0
 80021f8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80021fc:	4611      	mov	r1, r2
 80021fe:	4618      	mov	r0, r3
 8002200:	f7ff ff82 	bl	8002108 <__NVIC_SetPriority>
}
 8002204:	bf00      	nop
 8002206:	3718      	adds	r7, #24
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002216:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800221a:	4618      	mov	r0, r3
 800221c:	f7ff ff56 	bl	80020cc <__NVIC_EnableIRQ>
}
 8002220:	bf00      	nop
 8002222:	3708      	adds	r7, #8
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}

08002228 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800222c:	f3bf 8f5f 	dmb	sy
}
 8002230:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002232:	4b07      	ldr	r3, [pc, #28]	@ (8002250 <HAL_MPU_Disable+0x28>)
 8002234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002236:	4a06      	ldr	r2, [pc, #24]	@ (8002250 <HAL_MPU_Disable+0x28>)
 8002238:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800223c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800223e:	4b05      	ldr	r3, [pc, #20]	@ (8002254 <HAL_MPU_Disable+0x2c>)
 8002240:	2200      	movs	r2, #0
 8002242:	605a      	str	r2, [r3, #4]
}
 8002244:	bf00      	nop
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	e000ed00 	.word	0xe000ed00
 8002254:	e000ed90 	.word	0xe000ed90

08002258 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002260:	4a0b      	ldr	r2, [pc, #44]	@ (8002290 <HAL_MPU_Enable+0x38>)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	f043 0301 	orr.w	r3, r3, #1
 8002268:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800226a:	4b0a      	ldr	r3, [pc, #40]	@ (8002294 <HAL_MPU_Enable+0x3c>)
 800226c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800226e:	4a09      	ldr	r2, [pc, #36]	@ (8002294 <HAL_MPU_Enable+0x3c>)
 8002270:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002274:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002276:	f3bf 8f4f 	dsb	sy
}
 800227a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800227c:	f3bf 8f6f 	isb	sy
}
 8002280:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002282:	bf00      	nop
 8002284:	370c      	adds	r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	e000ed90 	.word	0xe000ed90
 8002294:	e000ed00 	.word	0xe000ed00

08002298 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	785a      	ldrb	r2, [r3, #1]
 80022a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002314 <HAL_MPU_ConfigRegion+0x7c>)
 80022a6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80022a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002314 <HAL_MPU_ConfigRegion+0x7c>)
 80022aa:	691b      	ldr	r3, [r3, #16]
 80022ac:	4a19      	ldr	r2, [pc, #100]	@ (8002314 <HAL_MPU_ConfigRegion+0x7c>)
 80022ae:	f023 0301 	bic.w	r3, r3, #1
 80022b2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80022b4:	4a17      	ldr	r2, [pc, #92]	@ (8002314 <HAL_MPU_ConfigRegion+0x7c>)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	7b1b      	ldrb	r3, [r3, #12]
 80022c0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	7adb      	ldrb	r3, [r3, #11]
 80022c6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80022c8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	7a9b      	ldrb	r3, [r3, #10]
 80022ce:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80022d0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	7b5b      	ldrb	r3, [r3, #13]
 80022d6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80022d8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	7b9b      	ldrb	r3, [r3, #14]
 80022de:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80022e0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	7bdb      	ldrb	r3, [r3, #15]
 80022e6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80022e8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	7a5b      	ldrb	r3, [r3, #9]
 80022ee:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80022f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	7a1b      	ldrb	r3, [r3, #8]
 80022f6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80022f8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	7812      	ldrb	r2, [r2, #0]
 80022fe:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002300:	4a04      	ldr	r2, [pc, #16]	@ (8002314 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002302:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002304:	6113      	str	r3, [r2, #16]
}
 8002306:	bf00      	nop
 8002308:	370c      	adds	r7, #12
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	e000ed90 	.word	0xe000ed90

08002318 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002320:	f7ff fe8a 	bl	8002038 <HAL_GetTick>
 8002324:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d101      	bne.n	8002330 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e2dc      	b.n	80028ea <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002336:	b2db      	uxtb	r3, r3
 8002338:	2b02      	cmp	r3, #2
 800233a:	d008      	beq.n	800234e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2280      	movs	r2, #128	@ 0x80
 8002340:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2200      	movs	r2, #0
 8002346:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e2cd      	b.n	80028ea <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a76      	ldr	r2, [pc, #472]	@ (800252c <HAL_DMA_Abort+0x214>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d04a      	beq.n	80023ee <HAL_DMA_Abort+0xd6>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a74      	ldr	r2, [pc, #464]	@ (8002530 <HAL_DMA_Abort+0x218>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d045      	beq.n	80023ee <HAL_DMA_Abort+0xd6>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a73      	ldr	r2, [pc, #460]	@ (8002534 <HAL_DMA_Abort+0x21c>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d040      	beq.n	80023ee <HAL_DMA_Abort+0xd6>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a71      	ldr	r2, [pc, #452]	@ (8002538 <HAL_DMA_Abort+0x220>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d03b      	beq.n	80023ee <HAL_DMA_Abort+0xd6>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a70      	ldr	r2, [pc, #448]	@ (800253c <HAL_DMA_Abort+0x224>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d036      	beq.n	80023ee <HAL_DMA_Abort+0xd6>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a6e      	ldr	r2, [pc, #440]	@ (8002540 <HAL_DMA_Abort+0x228>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d031      	beq.n	80023ee <HAL_DMA_Abort+0xd6>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a6d      	ldr	r2, [pc, #436]	@ (8002544 <HAL_DMA_Abort+0x22c>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d02c      	beq.n	80023ee <HAL_DMA_Abort+0xd6>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a6b      	ldr	r2, [pc, #428]	@ (8002548 <HAL_DMA_Abort+0x230>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d027      	beq.n	80023ee <HAL_DMA_Abort+0xd6>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a6a      	ldr	r2, [pc, #424]	@ (800254c <HAL_DMA_Abort+0x234>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d022      	beq.n	80023ee <HAL_DMA_Abort+0xd6>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a68      	ldr	r2, [pc, #416]	@ (8002550 <HAL_DMA_Abort+0x238>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d01d      	beq.n	80023ee <HAL_DMA_Abort+0xd6>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a67      	ldr	r2, [pc, #412]	@ (8002554 <HAL_DMA_Abort+0x23c>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d018      	beq.n	80023ee <HAL_DMA_Abort+0xd6>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a65      	ldr	r2, [pc, #404]	@ (8002558 <HAL_DMA_Abort+0x240>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d013      	beq.n	80023ee <HAL_DMA_Abort+0xd6>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a64      	ldr	r2, [pc, #400]	@ (800255c <HAL_DMA_Abort+0x244>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d00e      	beq.n	80023ee <HAL_DMA_Abort+0xd6>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a62      	ldr	r2, [pc, #392]	@ (8002560 <HAL_DMA_Abort+0x248>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d009      	beq.n	80023ee <HAL_DMA_Abort+0xd6>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a61      	ldr	r2, [pc, #388]	@ (8002564 <HAL_DMA_Abort+0x24c>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d004      	beq.n	80023ee <HAL_DMA_Abort+0xd6>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a5f      	ldr	r2, [pc, #380]	@ (8002568 <HAL_DMA_Abort+0x250>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d101      	bne.n	80023f2 <HAL_DMA_Abort+0xda>
 80023ee:	2301      	movs	r3, #1
 80023f0:	e000      	b.n	80023f4 <HAL_DMA_Abort+0xdc>
 80023f2:	2300      	movs	r3, #0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d013      	beq.n	8002420 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f022 021e 	bic.w	r2, r2, #30
 8002406:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	695a      	ldr	r2, [r3, #20]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002416:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	617b      	str	r3, [r7, #20]
 800241e:	e00a      	b.n	8002436 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f022 020e 	bic.w	r2, r2, #14
 800242e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a3c      	ldr	r2, [pc, #240]	@ (800252c <HAL_DMA_Abort+0x214>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d072      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a3a      	ldr	r2, [pc, #232]	@ (8002530 <HAL_DMA_Abort+0x218>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d06d      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a39      	ldr	r2, [pc, #228]	@ (8002534 <HAL_DMA_Abort+0x21c>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d068      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a37      	ldr	r2, [pc, #220]	@ (8002538 <HAL_DMA_Abort+0x220>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d063      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a36      	ldr	r2, [pc, #216]	@ (800253c <HAL_DMA_Abort+0x224>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d05e      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a34      	ldr	r2, [pc, #208]	@ (8002540 <HAL_DMA_Abort+0x228>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d059      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a33      	ldr	r2, [pc, #204]	@ (8002544 <HAL_DMA_Abort+0x22c>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d054      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a31      	ldr	r2, [pc, #196]	@ (8002548 <HAL_DMA_Abort+0x230>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d04f      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a30      	ldr	r2, [pc, #192]	@ (800254c <HAL_DMA_Abort+0x234>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d04a      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a2e      	ldr	r2, [pc, #184]	@ (8002550 <HAL_DMA_Abort+0x238>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d045      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a2d      	ldr	r2, [pc, #180]	@ (8002554 <HAL_DMA_Abort+0x23c>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d040      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a2b      	ldr	r2, [pc, #172]	@ (8002558 <HAL_DMA_Abort+0x240>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d03b      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a2a      	ldr	r2, [pc, #168]	@ (800255c <HAL_DMA_Abort+0x244>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d036      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a28      	ldr	r2, [pc, #160]	@ (8002560 <HAL_DMA_Abort+0x248>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d031      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a27      	ldr	r2, [pc, #156]	@ (8002564 <HAL_DMA_Abort+0x24c>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d02c      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a25      	ldr	r2, [pc, #148]	@ (8002568 <HAL_DMA_Abort+0x250>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d027      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a24      	ldr	r2, [pc, #144]	@ (800256c <HAL_DMA_Abort+0x254>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d022      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a22      	ldr	r2, [pc, #136]	@ (8002570 <HAL_DMA_Abort+0x258>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d01d      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a21      	ldr	r2, [pc, #132]	@ (8002574 <HAL_DMA_Abort+0x25c>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d018      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a1f      	ldr	r2, [pc, #124]	@ (8002578 <HAL_DMA_Abort+0x260>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d013      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a1e      	ldr	r2, [pc, #120]	@ (800257c <HAL_DMA_Abort+0x264>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d00e      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a1c      	ldr	r2, [pc, #112]	@ (8002580 <HAL_DMA_Abort+0x268>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d009      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a1b      	ldr	r2, [pc, #108]	@ (8002584 <HAL_DMA_Abort+0x26c>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d004      	beq.n	8002526 <HAL_DMA_Abort+0x20e>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a19      	ldr	r2, [pc, #100]	@ (8002588 <HAL_DMA_Abort+0x270>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d132      	bne.n	800258c <HAL_DMA_Abort+0x274>
 8002526:	2301      	movs	r3, #1
 8002528:	e031      	b.n	800258e <HAL_DMA_Abort+0x276>
 800252a:	bf00      	nop
 800252c:	40020010 	.word	0x40020010
 8002530:	40020028 	.word	0x40020028
 8002534:	40020040 	.word	0x40020040
 8002538:	40020058 	.word	0x40020058
 800253c:	40020070 	.word	0x40020070
 8002540:	40020088 	.word	0x40020088
 8002544:	400200a0 	.word	0x400200a0
 8002548:	400200b8 	.word	0x400200b8
 800254c:	40020410 	.word	0x40020410
 8002550:	40020428 	.word	0x40020428
 8002554:	40020440 	.word	0x40020440
 8002558:	40020458 	.word	0x40020458
 800255c:	40020470 	.word	0x40020470
 8002560:	40020488 	.word	0x40020488
 8002564:	400204a0 	.word	0x400204a0
 8002568:	400204b8 	.word	0x400204b8
 800256c:	58025408 	.word	0x58025408
 8002570:	5802541c 	.word	0x5802541c
 8002574:	58025430 	.word	0x58025430
 8002578:	58025444 	.word	0x58025444
 800257c:	58025458 	.word	0x58025458
 8002580:	5802546c 	.word	0x5802546c
 8002584:	58025480 	.word	0x58025480
 8002588:	58025494 	.word	0x58025494
 800258c:	2300      	movs	r3, #0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d007      	beq.n	80025a2 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800259c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80025a0:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a6d      	ldr	r2, [pc, #436]	@ (800275c <HAL_DMA_Abort+0x444>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d04a      	beq.n	8002642 <HAL_DMA_Abort+0x32a>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a6b      	ldr	r2, [pc, #428]	@ (8002760 <HAL_DMA_Abort+0x448>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d045      	beq.n	8002642 <HAL_DMA_Abort+0x32a>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a6a      	ldr	r2, [pc, #424]	@ (8002764 <HAL_DMA_Abort+0x44c>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d040      	beq.n	8002642 <HAL_DMA_Abort+0x32a>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a68      	ldr	r2, [pc, #416]	@ (8002768 <HAL_DMA_Abort+0x450>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d03b      	beq.n	8002642 <HAL_DMA_Abort+0x32a>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a67      	ldr	r2, [pc, #412]	@ (800276c <HAL_DMA_Abort+0x454>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d036      	beq.n	8002642 <HAL_DMA_Abort+0x32a>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a65      	ldr	r2, [pc, #404]	@ (8002770 <HAL_DMA_Abort+0x458>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d031      	beq.n	8002642 <HAL_DMA_Abort+0x32a>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a64      	ldr	r2, [pc, #400]	@ (8002774 <HAL_DMA_Abort+0x45c>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d02c      	beq.n	8002642 <HAL_DMA_Abort+0x32a>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a62      	ldr	r2, [pc, #392]	@ (8002778 <HAL_DMA_Abort+0x460>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d027      	beq.n	8002642 <HAL_DMA_Abort+0x32a>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a61      	ldr	r2, [pc, #388]	@ (800277c <HAL_DMA_Abort+0x464>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d022      	beq.n	8002642 <HAL_DMA_Abort+0x32a>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a5f      	ldr	r2, [pc, #380]	@ (8002780 <HAL_DMA_Abort+0x468>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d01d      	beq.n	8002642 <HAL_DMA_Abort+0x32a>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a5e      	ldr	r2, [pc, #376]	@ (8002784 <HAL_DMA_Abort+0x46c>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d018      	beq.n	8002642 <HAL_DMA_Abort+0x32a>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a5c      	ldr	r2, [pc, #368]	@ (8002788 <HAL_DMA_Abort+0x470>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d013      	beq.n	8002642 <HAL_DMA_Abort+0x32a>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a5b      	ldr	r2, [pc, #364]	@ (800278c <HAL_DMA_Abort+0x474>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d00e      	beq.n	8002642 <HAL_DMA_Abort+0x32a>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a59      	ldr	r2, [pc, #356]	@ (8002790 <HAL_DMA_Abort+0x478>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d009      	beq.n	8002642 <HAL_DMA_Abort+0x32a>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a58      	ldr	r2, [pc, #352]	@ (8002794 <HAL_DMA_Abort+0x47c>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d004      	beq.n	8002642 <HAL_DMA_Abort+0x32a>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a56      	ldr	r2, [pc, #344]	@ (8002798 <HAL_DMA_Abort+0x480>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d108      	bne.n	8002654 <HAL_DMA_Abort+0x33c>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f022 0201 	bic.w	r2, r2, #1
 8002650:	601a      	str	r2, [r3, #0]
 8002652:	e007      	b.n	8002664 <HAL_DMA_Abort+0x34c>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f022 0201 	bic.w	r2, r2, #1
 8002662:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002664:	e013      	b.n	800268e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002666:	f7ff fce7 	bl	8002038 <HAL_GetTick>
 800266a:	4602      	mov	r2, r0
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	2b05      	cmp	r3, #5
 8002672:	d90c      	bls.n	800268e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2220      	movs	r2, #32
 8002678:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2203      	movs	r2, #3
 800267e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e12d      	b.n	80028ea <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	2b00      	cmp	r3, #0
 8002698:	d1e5      	bne.n	8002666 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a2f      	ldr	r2, [pc, #188]	@ (800275c <HAL_DMA_Abort+0x444>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d04a      	beq.n	800273a <HAL_DMA_Abort+0x422>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a2d      	ldr	r2, [pc, #180]	@ (8002760 <HAL_DMA_Abort+0x448>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d045      	beq.n	800273a <HAL_DMA_Abort+0x422>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a2c      	ldr	r2, [pc, #176]	@ (8002764 <HAL_DMA_Abort+0x44c>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d040      	beq.n	800273a <HAL_DMA_Abort+0x422>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a2a      	ldr	r2, [pc, #168]	@ (8002768 <HAL_DMA_Abort+0x450>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d03b      	beq.n	800273a <HAL_DMA_Abort+0x422>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a29      	ldr	r2, [pc, #164]	@ (800276c <HAL_DMA_Abort+0x454>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d036      	beq.n	800273a <HAL_DMA_Abort+0x422>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a27      	ldr	r2, [pc, #156]	@ (8002770 <HAL_DMA_Abort+0x458>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d031      	beq.n	800273a <HAL_DMA_Abort+0x422>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a26      	ldr	r2, [pc, #152]	@ (8002774 <HAL_DMA_Abort+0x45c>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d02c      	beq.n	800273a <HAL_DMA_Abort+0x422>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a24      	ldr	r2, [pc, #144]	@ (8002778 <HAL_DMA_Abort+0x460>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d027      	beq.n	800273a <HAL_DMA_Abort+0x422>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a23      	ldr	r2, [pc, #140]	@ (800277c <HAL_DMA_Abort+0x464>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d022      	beq.n	800273a <HAL_DMA_Abort+0x422>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a21      	ldr	r2, [pc, #132]	@ (8002780 <HAL_DMA_Abort+0x468>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d01d      	beq.n	800273a <HAL_DMA_Abort+0x422>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a20      	ldr	r2, [pc, #128]	@ (8002784 <HAL_DMA_Abort+0x46c>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d018      	beq.n	800273a <HAL_DMA_Abort+0x422>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a1e      	ldr	r2, [pc, #120]	@ (8002788 <HAL_DMA_Abort+0x470>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d013      	beq.n	800273a <HAL_DMA_Abort+0x422>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a1d      	ldr	r2, [pc, #116]	@ (800278c <HAL_DMA_Abort+0x474>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d00e      	beq.n	800273a <HAL_DMA_Abort+0x422>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a1b      	ldr	r2, [pc, #108]	@ (8002790 <HAL_DMA_Abort+0x478>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d009      	beq.n	800273a <HAL_DMA_Abort+0x422>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a1a      	ldr	r2, [pc, #104]	@ (8002794 <HAL_DMA_Abort+0x47c>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d004      	beq.n	800273a <HAL_DMA_Abort+0x422>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a18      	ldr	r2, [pc, #96]	@ (8002798 <HAL_DMA_Abort+0x480>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d101      	bne.n	800273e <HAL_DMA_Abort+0x426>
 800273a:	2301      	movs	r3, #1
 800273c:	e000      	b.n	8002740 <HAL_DMA_Abort+0x428>
 800273e:	2300      	movs	r3, #0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d02b      	beq.n	800279c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002748:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800274e:	f003 031f 	and.w	r3, r3, #31
 8002752:	223f      	movs	r2, #63	@ 0x3f
 8002754:	409a      	lsls	r2, r3
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	609a      	str	r2, [r3, #8]
 800275a:	e02a      	b.n	80027b2 <HAL_DMA_Abort+0x49a>
 800275c:	40020010 	.word	0x40020010
 8002760:	40020028 	.word	0x40020028
 8002764:	40020040 	.word	0x40020040
 8002768:	40020058 	.word	0x40020058
 800276c:	40020070 	.word	0x40020070
 8002770:	40020088 	.word	0x40020088
 8002774:	400200a0 	.word	0x400200a0
 8002778:	400200b8 	.word	0x400200b8
 800277c:	40020410 	.word	0x40020410
 8002780:	40020428 	.word	0x40020428
 8002784:	40020440 	.word	0x40020440
 8002788:	40020458 	.word	0x40020458
 800278c:	40020470 	.word	0x40020470
 8002790:	40020488 	.word	0x40020488
 8002794:	400204a0 	.word	0x400204a0
 8002798:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027a0:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a6:	f003 031f 	and.w	r3, r3, #31
 80027aa:	2201      	movs	r2, #1
 80027ac:	409a      	lsls	r2, r3
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a4f      	ldr	r2, [pc, #316]	@ (80028f4 <HAL_DMA_Abort+0x5dc>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d072      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a4d      	ldr	r2, [pc, #308]	@ (80028f8 <HAL_DMA_Abort+0x5e0>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d06d      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a4c      	ldr	r2, [pc, #304]	@ (80028fc <HAL_DMA_Abort+0x5e4>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d068      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a4a      	ldr	r2, [pc, #296]	@ (8002900 <HAL_DMA_Abort+0x5e8>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d063      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a49      	ldr	r2, [pc, #292]	@ (8002904 <HAL_DMA_Abort+0x5ec>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d05e      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a47      	ldr	r2, [pc, #284]	@ (8002908 <HAL_DMA_Abort+0x5f0>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d059      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a46      	ldr	r2, [pc, #280]	@ (800290c <HAL_DMA_Abort+0x5f4>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d054      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a44      	ldr	r2, [pc, #272]	@ (8002910 <HAL_DMA_Abort+0x5f8>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d04f      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a43      	ldr	r2, [pc, #268]	@ (8002914 <HAL_DMA_Abort+0x5fc>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d04a      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a41      	ldr	r2, [pc, #260]	@ (8002918 <HAL_DMA_Abort+0x600>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d045      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a40      	ldr	r2, [pc, #256]	@ (800291c <HAL_DMA_Abort+0x604>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d040      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a3e      	ldr	r2, [pc, #248]	@ (8002920 <HAL_DMA_Abort+0x608>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d03b      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a3d      	ldr	r2, [pc, #244]	@ (8002924 <HAL_DMA_Abort+0x60c>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d036      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a3b      	ldr	r2, [pc, #236]	@ (8002928 <HAL_DMA_Abort+0x610>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d031      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a3a      	ldr	r2, [pc, #232]	@ (800292c <HAL_DMA_Abort+0x614>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d02c      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a38      	ldr	r2, [pc, #224]	@ (8002930 <HAL_DMA_Abort+0x618>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d027      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a37      	ldr	r2, [pc, #220]	@ (8002934 <HAL_DMA_Abort+0x61c>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d022      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a35      	ldr	r2, [pc, #212]	@ (8002938 <HAL_DMA_Abort+0x620>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d01d      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a34      	ldr	r2, [pc, #208]	@ (800293c <HAL_DMA_Abort+0x624>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d018      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a32      	ldr	r2, [pc, #200]	@ (8002940 <HAL_DMA_Abort+0x628>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d013      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a31      	ldr	r2, [pc, #196]	@ (8002944 <HAL_DMA_Abort+0x62c>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d00e      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a2f      	ldr	r2, [pc, #188]	@ (8002948 <HAL_DMA_Abort+0x630>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d009      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a2e      	ldr	r2, [pc, #184]	@ (800294c <HAL_DMA_Abort+0x634>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d004      	beq.n	80028a2 <HAL_DMA_Abort+0x58a>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a2c      	ldr	r2, [pc, #176]	@ (8002950 <HAL_DMA_Abort+0x638>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d101      	bne.n	80028a6 <HAL_DMA_Abort+0x58e>
 80028a2:	2301      	movs	r3, #1
 80028a4:	e000      	b.n	80028a8 <HAL_DMA_Abort+0x590>
 80028a6:	2300      	movs	r3, #0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d015      	beq.n	80028d8 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80028b4:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d00c      	beq.n	80028d8 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80028c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80028cc:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028d2:	687a      	ldr	r2, [r7, #4]
 80028d4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80028d6:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2201      	movs	r2, #1
 80028dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80028e8:	2300      	movs	r3, #0
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3718      	adds	r7, #24
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	40020010 	.word	0x40020010
 80028f8:	40020028 	.word	0x40020028
 80028fc:	40020040 	.word	0x40020040
 8002900:	40020058 	.word	0x40020058
 8002904:	40020070 	.word	0x40020070
 8002908:	40020088 	.word	0x40020088
 800290c:	400200a0 	.word	0x400200a0
 8002910:	400200b8 	.word	0x400200b8
 8002914:	40020410 	.word	0x40020410
 8002918:	40020428 	.word	0x40020428
 800291c:	40020440 	.word	0x40020440
 8002920:	40020458 	.word	0x40020458
 8002924:	40020470 	.word	0x40020470
 8002928:	40020488 	.word	0x40020488
 800292c:	400204a0 	.word	0x400204a0
 8002930:	400204b8 	.word	0x400204b8
 8002934:	58025408 	.word	0x58025408
 8002938:	5802541c 	.word	0x5802541c
 800293c:	58025430 	.word	0x58025430
 8002940:	58025444 	.word	0x58025444
 8002944:	58025458 	.word	0x58025458
 8002948:	5802546c 	.word	0x5802546c
 800294c:	58025480 	.word	0x58025480
 8002950:	58025494 	.word	0x58025494

08002954 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d101      	bne.n	8002966 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e237      	b.n	8002dd6 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800296c:	b2db      	uxtb	r3, r3
 800296e:	2b02      	cmp	r3, #2
 8002970:	d004      	beq.n	800297c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2280      	movs	r2, #128	@ 0x80
 8002976:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e22c      	b.n	8002dd6 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a5c      	ldr	r2, [pc, #368]	@ (8002af4 <HAL_DMA_Abort_IT+0x1a0>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d04a      	beq.n	8002a1c <HAL_DMA_Abort_IT+0xc8>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a5b      	ldr	r2, [pc, #364]	@ (8002af8 <HAL_DMA_Abort_IT+0x1a4>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d045      	beq.n	8002a1c <HAL_DMA_Abort_IT+0xc8>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a59      	ldr	r2, [pc, #356]	@ (8002afc <HAL_DMA_Abort_IT+0x1a8>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d040      	beq.n	8002a1c <HAL_DMA_Abort_IT+0xc8>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a58      	ldr	r2, [pc, #352]	@ (8002b00 <HAL_DMA_Abort_IT+0x1ac>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d03b      	beq.n	8002a1c <HAL_DMA_Abort_IT+0xc8>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a56      	ldr	r2, [pc, #344]	@ (8002b04 <HAL_DMA_Abort_IT+0x1b0>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d036      	beq.n	8002a1c <HAL_DMA_Abort_IT+0xc8>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a55      	ldr	r2, [pc, #340]	@ (8002b08 <HAL_DMA_Abort_IT+0x1b4>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d031      	beq.n	8002a1c <HAL_DMA_Abort_IT+0xc8>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a53      	ldr	r2, [pc, #332]	@ (8002b0c <HAL_DMA_Abort_IT+0x1b8>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d02c      	beq.n	8002a1c <HAL_DMA_Abort_IT+0xc8>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a52      	ldr	r2, [pc, #328]	@ (8002b10 <HAL_DMA_Abort_IT+0x1bc>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d027      	beq.n	8002a1c <HAL_DMA_Abort_IT+0xc8>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a50      	ldr	r2, [pc, #320]	@ (8002b14 <HAL_DMA_Abort_IT+0x1c0>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d022      	beq.n	8002a1c <HAL_DMA_Abort_IT+0xc8>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a4f      	ldr	r2, [pc, #316]	@ (8002b18 <HAL_DMA_Abort_IT+0x1c4>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d01d      	beq.n	8002a1c <HAL_DMA_Abort_IT+0xc8>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a4d      	ldr	r2, [pc, #308]	@ (8002b1c <HAL_DMA_Abort_IT+0x1c8>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d018      	beq.n	8002a1c <HAL_DMA_Abort_IT+0xc8>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a4c      	ldr	r2, [pc, #304]	@ (8002b20 <HAL_DMA_Abort_IT+0x1cc>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d013      	beq.n	8002a1c <HAL_DMA_Abort_IT+0xc8>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a4a      	ldr	r2, [pc, #296]	@ (8002b24 <HAL_DMA_Abort_IT+0x1d0>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d00e      	beq.n	8002a1c <HAL_DMA_Abort_IT+0xc8>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a49      	ldr	r2, [pc, #292]	@ (8002b28 <HAL_DMA_Abort_IT+0x1d4>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d009      	beq.n	8002a1c <HAL_DMA_Abort_IT+0xc8>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a47      	ldr	r2, [pc, #284]	@ (8002b2c <HAL_DMA_Abort_IT+0x1d8>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d004      	beq.n	8002a1c <HAL_DMA_Abort_IT+0xc8>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a46      	ldr	r2, [pc, #280]	@ (8002b30 <HAL_DMA_Abort_IT+0x1dc>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d101      	bne.n	8002a20 <HAL_DMA_Abort_IT+0xcc>
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e000      	b.n	8002a22 <HAL_DMA_Abort_IT+0xce>
 8002a20:	2300      	movs	r3, #0
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	f000 8086 	beq.w	8002b34 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2204      	movs	r2, #4
 8002a2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a2f      	ldr	r2, [pc, #188]	@ (8002af4 <HAL_DMA_Abort_IT+0x1a0>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d04a      	beq.n	8002ad0 <HAL_DMA_Abort_IT+0x17c>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a2e      	ldr	r2, [pc, #184]	@ (8002af8 <HAL_DMA_Abort_IT+0x1a4>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d045      	beq.n	8002ad0 <HAL_DMA_Abort_IT+0x17c>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a2c      	ldr	r2, [pc, #176]	@ (8002afc <HAL_DMA_Abort_IT+0x1a8>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d040      	beq.n	8002ad0 <HAL_DMA_Abort_IT+0x17c>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a2b      	ldr	r2, [pc, #172]	@ (8002b00 <HAL_DMA_Abort_IT+0x1ac>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d03b      	beq.n	8002ad0 <HAL_DMA_Abort_IT+0x17c>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a29      	ldr	r2, [pc, #164]	@ (8002b04 <HAL_DMA_Abort_IT+0x1b0>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d036      	beq.n	8002ad0 <HAL_DMA_Abort_IT+0x17c>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a28      	ldr	r2, [pc, #160]	@ (8002b08 <HAL_DMA_Abort_IT+0x1b4>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d031      	beq.n	8002ad0 <HAL_DMA_Abort_IT+0x17c>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a26      	ldr	r2, [pc, #152]	@ (8002b0c <HAL_DMA_Abort_IT+0x1b8>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d02c      	beq.n	8002ad0 <HAL_DMA_Abort_IT+0x17c>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a25      	ldr	r2, [pc, #148]	@ (8002b10 <HAL_DMA_Abort_IT+0x1bc>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d027      	beq.n	8002ad0 <HAL_DMA_Abort_IT+0x17c>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a23      	ldr	r2, [pc, #140]	@ (8002b14 <HAL_DMA_Abort_IT+0x1c0>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d022      	beq.n	8002ad0 <HAL_DMA_Abort_IT+0x17c>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a22      	ldr	r2, [pc, #136]	@ (8002b18 <HAL_DMA_Abort_IT+0x1c4>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d01d      	beq.n	8002ad0 <HAL_DMA_Abort_IT+0x17c>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a20      	ldr	r2, [pc, #128]	@ (8002b1c <HAL_DMA_Abort_IT+0x1c8>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d018      	beq.n	8002ad0 <HAL_DMA_Abort_IT+0x17c>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a1f      	ldr	r2, [pc, #124]	@ (8002b20 <HAL_DMA_Abort_IT+0x1cc>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d013      	beq.n	8002ad0 <HAL_DMA_Abort_IT+0x17c>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a1d      	ldr	r2, [pc, #116]	@ (8002b24 <HAL_DMA_Abort_IT+0x1d0>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d00e      	beq.n	8002ad0 <HAL_DMA_Abort_IT+0x17c>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a1c      	ldr	r2, [pc, #112]	@ (8002b28 <HAL_DMA_Abort_IT+0x1d4>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d009      	beq.n	8002ad0 <HAL_DMA_Abort_IT+0x17c>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a1a      	ldr	r2, [pc, #104]	@ (8002b2c <HAL_DMA_Abort_IT+0x1d8>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d004      	beq.n	8002ad0 <HAL_DMA_Abort_IT+0x17c>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a19      	ldr	r2, [pc, #100]	@ (8002b30 <HAL_DMA_Abort_IT+0x1dc>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d108      	bne.n	8002ae2 <HAL_DMA_Abort_IT+0x18e>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f022 0201 	bic.w	r2, r2, #1
 8002ade:	601a      	str	r2, [r3, #0]
 8002ae0:	e178      	b.n	8002dd4 <HAL_DMA_Abort_IT+0x480>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f022 0201 	bic.w	r2, r2, #1
 8002af0:	601a      	str	r2, [r3, #0]
 8002af2:	e16f      	b.n	8002dd4 <HAL_DMA_Abort_IT+0x480>
 8002af4:	40020010 	.word	0x40020010
 8002af8:	40020028 	.word	0x40020028
 8002afc:	40020040 	.word	0x40020040
 8002b00:	40020058 	.word	0x40020058
 8002b04:	40020070 	.word	0x40020070
 8002b08:	40020088 	.word	0x40020088
 8002b0c:	400200a0 	.word	0x400200a0
 8002b10:	400200b8 	.word	0x400200b8
 8002b14:	40020410 	.word	0x40020410
 8002b18:	40020428 	.word	0x40020428
 8002b1c:	40020440 	.word	0x40020440
 8002b20:	40020458 	.word	0x40020458
 8002b24:	40020470 	.word	0x40020470
 8002b28:	40020488 	.word	0x40020488
 8002b2c:	400204a0 	.word	0x400204a0
 8002b30:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f022 020e 	bic.w	r2, r2, #14
 8002b42:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a6c      	ldr	r2, [pc, #432]	@ (8002cfc <HAL_DMA_Abort_IT+0x3a8>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d04a      	beq.n	8002be4 <HAL_DMA_Abort_IT+0x290>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a6b      	ldr	r2, [pc, #428]	@ (8002d00 <HAL_DMA_Abort_IT+0x3ac>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d045      	beq.n	8002be4 <HAL_DMA_Abort_IT+0x290>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a69      	ldr	r2, [pc, #420]	@ (8002d04 <HAL_DMA_Abort_IT+0x3b0>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d040      	beq.n	8002be4 <HAL_DMA_Abort_IT+0x290>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a68      	ldr	r2, [pc, #416]	@ (8002d08 <HAL_DMA_Abort_IT+0x3b4>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d03b      	beq.n	8002be4 <HAL_DMA_Abort_IT+0x290>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a66      	ldr	r2, [pc, #408]	@ (8002d0c <HAL_DMA_Abort_IT+0x3b8>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d036      	beq.n	8002be4 <HAL_DMA_Abort_IT+0x290>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a65      	ldr	r2, [pc, #404]	@ (8002d10 <HAL_DMA_Abort_IT+0x3bc>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d031      	beq.n	8002be4 <HAL_DMA_Abort_IT+0x290>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a63      	ldr	r2, [pc, #396]	@ (8002d14 <HAL_DMA_Abort_IT+0x3c0>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d02c      	beq.n	8002be4 <HAL_DMA_Abort_IT+0x290>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a62      	ldr	r2, [pc, #392]	@ (8002d18 <HAL_DMA_Abort_IT+0x3c4>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d027      	beq.n	8002be4 <HAL_DMA_Abort_IT+0x290>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a60      	ldr	r2, [pc, #384]	@ (8002d1c <HAL_DMA_Abort_IT+0x3c8>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d022      	beq.n	8002be4 <HAL_DMA_Abort_IT+0x290>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a5f      	ldr	r2, [pc, #380]	@ (8002d20 <HAL_DMA_Abort_IT+0x3cc>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d01d      	beq.n	8002be4 <HAL_DMA_Abort_IT+0x290>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a5d      	ldr	r2, [pc, #372]	@ (8002d24 <HAL_DMA_Abort_IT+0x3d0>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d018      	beq.n	8002be4 <HAL_DMA_Abort_IT+0x290>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a5c      	ldr	r2, [pc, #368]	@ (8002d28 <HAL_DMA_Abort_IT+0x3d4>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d013      	beq.n	8002be4 <HAL_DMA_Abort_IT+0x290>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a5a      	ldr	r2, [pc, #360]	@ (8002d2c <HAL_DMA_Abort_IT+0x3d8>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d00e      	beq.n	8002be4 <HAL_DMA_Abort_IT+0x290>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a59      	ldr	r2, [pc, #356]	@ (8002d30 <HAL_DMA_Abort_IT+0x3dc>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d009      	beq.n	8002be4 <HAL_DMA_Abort_IT+0x290>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a57      	ldr	r2, [pc, #348]	@ (8002d34 <HAL_DMA_Abort_IT+0x3e0>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d004      	beq.n	8002be4 <HAL_DMA_Abort_IT+0x290>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a56      	ldr	r2, [pc, #344]	@ (8002d38 <HAL_DMA_Abort_IT+0x3e4>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d108      	bne.n	8002bf6 <HAL_DMA_Abort_IT+0x2a2>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f022 0201 	bic.w	r2, r2, #1
 8002bf2:	601a      	str	r2, [r3, #0]
 8002bf4:	e007      	b.n	8002c06 <HAL_DMA_Abort_IT+0x2b2>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f022 0201 	bic.w	r2, r2, #1
 8002c04:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a3c      	ldr	r2, [pc, #240]	@ (8002cfc <HAL_DMA_Abort_IT+0x3a8>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d072      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a3a      	ldr	r2, [pc, #232]	@ (8002d00 <HAL_DMA_Abort_IT+0x3ac>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d06d      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a39      	ldr	r2, [pc, #228]	@ (8002d04 <HAL_DMA_Abort_IT+0x3b0>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d068      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a37      	ldr	r2, [pc, #220]	@ (8002d08 <HAL_DMA_Abort_IT+0x3b4>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d063      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a36      	ldr	r2, [pc, #216]	@ (8002d0c <HAL_DMA_Abort_IT+0x3b8>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d05e      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a34      	ldr	r2, [pc, #208]	@ (8002d10 <HAL_DMA_Abort_IT+0x3bc>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d059      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a33      	ldr	r2, [pc, #204]	@ (8002d14 <HAL_DMA_Abort_IT+0x3c0>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d054      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a31      	ldr	r2, [pc, #196]	@ (8002d18 <HAL_DMA_Abort_IT+0x3c4>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d04f      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a30      	ldr	r2, [pc, #192]	@ (8002d1c <HAL_DMA_Abort_IT+0x3c8>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d04a      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a2e      	ldr	r2, [pc, #184]	@ (8002d20 <HAL_DMA_Abort_IT+0x3cc>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d045      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a2d      	ldr	r2, [pc, #180]	@ (8002d24 <HAL_DMA_Abort_IT+0x3d0>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d040      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a2b      	ldr	r2, [pc, #172]	@ (8002d28 <HAL_DMA_Abort_IT+0x3d4>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d03b      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a2a      	ldr	r2, [pc, #168]	@ (8002d2c <HAL_DMA_Abort_IT+0x3d8>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d036      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a28      	ldr	r2, [pc, #160]	@ (8002d30 <HAL_DMA_Abort_IT+0x3dc>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d031      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a27      	ldr	r2, [pc, #156]	@ (8002d34 <HAL_DMA_Abort_IT+0x3e0>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d02c      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a25      	ldr	r2, [pc, #148]	@ (8002d38 <HAL_DMA_Abort_IT+0x3e4>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d027      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a24      	ldr	r2, [pc, #144]	@ (8002d3c <HAL_DMA_Abort_IT+0x3e8>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d022      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a22      	ldr	r2, [pc, #136]	@ (8002d40 <HAL_DMA_Abort_IT+0x3ec>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d01d      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a21      	ldr	r2, [pc, #132]	@ (8002d44 <HAL_DMA_Abort_IT+0x3f0>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d018      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a1f      	ldr	r2, [pc, #124]	@ (8002d48 <HAL_DMA_Abort_IT+0x3f4>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d013      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a1e      	ldr	r2, [pc, #120]	@ (8002d4c <HAL_DMA_Abort_IT+0x3f8>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d00e      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a1c      	ldr	r2, [pc, #112]	@ (8002d50 <HAL_DMA_Abort_IT+0x3fc>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d009      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a1b      	ldr	r2, [pc, #108]	@ (8002d54 <HAL_DMA_Abort_IT+0x400>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d004      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x3a2>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a19      	ldr	r2, [pc, #100]	@ (8002d58 <HAL_DMA_Abort_IT+0x404>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d132      	bne.n	8002d5c <HAL_DMA_Abort_IT+0x408>
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e031      	b.n	8002d5e <HAL_DMA_Abort_IT+0x40a>
 8002cfa:	bf00      	nop
 8002cfc:	40020010 	.word	0x40020010
 8002d00:	40020028 	.word	0x40020028
 8002d04:	40020040 	.word	0x40020040
 8002d08:	40020058 	.word	0x40020058
 8002d0c:	40020070 	.word	0x40020070
 8002d10:	40020088 	.word	0x40020088
 8002d14:	400200a0 	.word	0x400200a0
 8002d18:	400200b8 	.word	0x400200b8
 8002d1c:	40020410 	.word	0x40020410
 8002d20:	40020428 	.word	0x40020428
 8002d24:	40020440 	.word	0x40020440
 8002d28:	40020458 	.word	0x40020458
 8002d2c:	40020470 	.word	0x40020470
 8002d30:	40020488 	.word	0x40020488
 8002d34:	400204a0 	.word	0x400204a0
 8002d38:	400204b8 	.word	0x400204b8
 8002d3c:	58025408 	.word	0x58025408
 8002d40:	5802541c 	.word	0x5802541c
 8002d44:	58025430 	.word	0x58025430
 8002d48:	58025444 	.word	0x58025444
 8002d4c:	58025458 	.word	0x58025458
 8002d50:	5802546c 	.word	0x5802546c
 8002d54:	58025480 	.word	0x58025480
 8002d58:	58025494 	.word	0x58025494
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d028      	beq.n	8002db4 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d70:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d76:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d7c:	f003 031f 	and.w	r3, r3, #31
 8002d80:	2201      	movs	r2, #1
 8002d82:	409a      	lsls	r2, r3
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d8c:	687a      	ldr	r2, [r7, #4]
 8002d8e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002d90:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00c      	beq.n	8002db4 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002da4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002da8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002db2:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2201      	movs	r2, #1
 8002db8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d003      	beq.n	8002dd4 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002dd4:	2300      	movs	r3, #0
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3710      	adds	r7, #16
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop

08002de0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b089      	sub	sp, #36	@ 0x24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002dea:	2300      	movs	r3, #0
 8002dec:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002dee:	4b89      	ldr	r3, [pc, #548]	@ (8003014 <HAL_GPIO_Init+0x234>)
 8002df0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002df2:	e194      	b.n	800311e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	2101      	movs	r1, #1
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	fa01 f303 	lsl.w	r3, r1, r3
 8002e00:	4013      	ands	r3, r2
 8002e02:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	f000 8186 	beq.w	8003118 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f003 0303 	and.w	r3, r3, #3
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d005      	beq.n	8002e24 <HAL_GPIO_Init+0x44>
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f003 0303 	and.w	r3, r3, #3
 8002e20:	2b02      	cmp	r3, #2
 8002e22:	d130      	bne.n	8002e86 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	005b      	lsls	r3, r3, #1
 8002e2e:	2203      	movs	r2, #3
 8002e30:	fa02 f303 	lsl.w	r3, r2, r3
 8002e34:	43db      	mvns	r3, r3
 8002e36:	69ba      	ldr	r2, [r7, #24]
 8002e38:	4013      	ands	r3, r2
 8002e3a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	68da      	ldr	r2, [r3, #12]
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	005b      	lsls	r3, r3, #1
 8002e44:	fa02 f303 	lsl.w	r3, r2, r3
 8002e48:	69ba      	ldr	r2, [r7, #24]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	69ba      	ldr	r2, [r7, #24]
 8002e52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e62:	43db      	mvns	r3, r3
 8002e64:	69ba      	ldr	r2, [r7, #24]
 8002e66:	4013      	ands	r3, r2
 8002e68:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	091b      	lsrs	r3, r3, #4
 8002e70:	f003 0201 	and.w	r2, r3, #1
 8002e74:	69fb      	ldr	r3, [r7, #28]
 8002e76:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7a:	69ba      	ldr	r2, [r7, #24]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	69ba      	ldr	r2, [r7, #24]
 8002e84:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f003 0303 	and.w	r3, r3, #3
 8002e8e:	2b03      	cmp	r3, #3
 8002e90:	d017      	beq.n	8002ec2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	005b      	lsls	r3, r3, #1
 8002e9c:	2203      	movs	r2, #3
 8002e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea2:	43db      	mvns	r3, r3
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	689a      	ldr	r2, [r3, #8]
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb6:	69ba      	ldr	r2, [r7, #24]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	69ba      	ldr	r2, [r7, #24]
 8002ec0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	f003 0303 	and.w	r3, r3, #3
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d123      	bne.n	8002f16 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ece:	69fb      	ldr	r3, [r7, #28]
 8002ed0:	08da      	lsrs	r2, r3, #3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	3208      	adds	r2, #8
 8002ed6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002eda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	f003 0307 	and.w	r3, r3, #7
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	220f      	movs	r2, #15
 8002ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eea:	43db      	mvns	r3, r3
 8002eec:	69ba      	ldr	r2, [r7, #24]
 8002eee:	4013      	ands	r3, r2
 8002ef0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	691a      	ldr	r2, [r3, #16]
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	f003 0307 	and.w	r3, r3, #7
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	fa02 f303 	lsl.w	r3, r2, r3
 8002f02:	69ba      	ldr	r2, [r7, #24]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f08:	69fb      	ldr	r3, [r7, #28]
 8002f0a:	08da      	lsrs	r2, r3, #3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	3208      	adds	r2, #8
 8002f10:	69b9      	ldr	r1, [r7, #24]
 8002f12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	2203      	movs	r2, #3
 8002f22:	fa02 f303 	lsl.w	r3, r2, r3
 8002f26:	43db      	mvns	r3, r3
 8002f28:	69ba      	ldr	r2, [r7, #24]
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f003 0203 	and.w	r2, r3, #3
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	005b      	lsls	r3, r3, #1
 8002f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3e:	69ba      	ldr	r2, [r7, #24]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	69ba      	ldr	r2, [r7, #24]
 8002f48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	f000 80e0 	beq.w	8003118 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f58:	4b2f      	ldr	r3, [pc, #188]	@ (8003018 <HAL_GPIO_Init+0x238>)
 8002f5a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002f5e:	4a2e      	ldr	r2, [pc, #184]	@ (8003018 <HAL_GPIO_Init+0x238>)
 8002f60:	f043 0302 	orr.w	r3, r3, #2
 8002f64:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002f68:	4b2b      	ldr	r3, [pc, #172]	@ (8003018 <HAL_GPIO_Init+0x238>)
 8002f6a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	60fb      	str	r3, [r7, #12]
 8002f74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f76:	4a29      	ldr	r2, [pc, #164]	@ (800301c <HAL_GPIO_Init+0x23c>)
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	089b      	lsrs	r3, r3, #2
 8002f7c:	3302      	adds	r3, #2
 8002f7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	f003 0303 	and.w	r3, r3, #3
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	220f      	movs	r2, #15
 8002f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f92:	43db      	mvns	r3, r3
 8002f94:	69ba      	ldr	r2, [r7, #24]
 8002f96:	4013      	ands	r3, r2
 8002f98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a20      	ldr	r2, [pc, #128]	@ (8003020 <HAL_GPIO_Init+0x240>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d052      	beq.n	8003048 <HAL_GPIO_Init+0x268>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a1f      	ldr	r2, [pc, #124]	@ (8003024 <HAL_GPIO_Init+0x244>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d031      	beq.n	800300e <HAL_GPIO_Init+0x22e>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a1e      	ldr	r2, [pc, #120]	@ (8003028 <HAL_GPIO_Init+0x248>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d02b      	beq.n	800300a <HAL_GPIO_Init+0x22a>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a1d      	ldr	r2, [pc, #116]	@ (800302c <HAL_GPIO_Init+0x24c>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d025      	beq.n	8003006 <HAL_GPIO_Init+0x226>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	4a1c      	ldr	r2, [pc, #112]	@ (8003030 <HAL_GPIO_Init+0x250>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d01f      	beq.n	8003002 <HAL_GPIO_Init+0x222>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4a1b      	ldr	r2, [pc, #108]	@ (8003034 <HAL_GPIO_Init+0x254>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d019      	beq.n	8002ffe <HAL_GPIO_Init+0x21e>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	4a1a      	ldr	r2, [pc, #104]	@ (8003038 <HAL_GPIO_Init+0x258>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d013      	beq.n	8002ffa <HAL_GPIO_Init+0x21a>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4a19      	ldr	r2, [pc, #100]	@ (800303c <HAL_GPIO_Init+0x25c>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d00d      	beq.n	8002ff6 <HAL_GPIO_Init+0x216>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	4a18      	ldr	r2, [pc, #96]	@ (8003040 <HAL_GPIO_Init+0x260>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d007      	beq.n	8002ff2 <HAL_GPIO_Init+0x212>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a17      	ldr	r2, [pc, #92]	@ (8003044 <HAL_GPIO_Init+0x264>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d101      	bne.n	8002fee <HAL_GPIO_Init+0x20e>
 8002fea:	2309      	movs	r3, #9
 8002fec:	e02d      	b.n	800304a <HAL_GPIO_Init+0x26a>
 8002fee:	230a      	movs	r3, #10
 8002ff0:	e02b      	b.n	800304a <HAL_GPIO_Init+0x26a>
 8002ff2:	2308      	movs	r3, #8
 8002ff4:	e029      	b.n	800304a <HAL_GPIO_Init+0x26a>
 8002ff6:	2307      	movs	r3, #7
 8002ff8:	e027      	b.n	800304a <HAL_GPIO_Init+0x26a>
 8002ffa:	2306      	movs	r3, #6
 8002ffc:	e025      	b.n	800304a <HAL_GPIO_Init+0x26a>
 8002ffe:	2305      	movs	r3, #5
 8003000:	e023      	b.n	800304a <HAL_GPIO_Init+0x26a>
 8003002:	2304      	movs	r3, #4
 8003004:	e021      	b.n	800304a <HAL_GPIO_Init+0x26a>
 8003006:	2303      	movs	r3, #3
 8003008:	e01f      	b.n	800304a <HAL_GPIO_Init+0x26a>
 800300a:	2302      	movs	r3, #2
 800300c:	e01d      	b.n	800304a <HAL_GPIO_Init+0x26a>
 800300e:	2301      	movs	r3, #1
 8003010:	e01b      	b.n	800304a <HAL_GPIO_Init+0x26a>
 8003012:	bf00      	nop
 8003014:	58000080 	.word	0x58000080
 8003018:	58024400 	.word	0x58024400
 800301c:	58000400 	.word	0x58000400
 8003020:	58020000 	.word	0x58020000
 8003024:	58020400 	.word	0x58020400
 8003028:	58020800 	.word	0x58020800
 800302c:	58020c00 	.word	0x58020c00
 8003030:	58021000 	.word	0x58021000
 8003034:	58021400 	.word	0x58021400
 8003038:	58021800 	.word	0x58021800
 800303c:	58021c00 	.word	0x58021c00
 8003040:	58022000 	.word	0x58022000
 8003044:	58022400 	.word	0x58022400
 8003048:	2300      	movs	r3, #0
 800304a:	69fa      	ldr	r2, [r7, #28]
 800304c:	f002 0203 	and.w	r2, r2, #3
 8003050:	0092      	lsls	r2, r2, #2
 8003052:	4093      	lsls	r3, r2
 8003054:	69ba      	ldr	r2, [r7, #24]
 8003056:	4313      	orrs	r3, r2
 8003058:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800305a:	4938      	ldr	r1, [pc, #224]	@ (800313c <HAL_GPIO_Init+0x35c>)
 800305c:	69fb      	ldr	r3, [r7, #28]
 800305e:	089b      	lsrs	r3, r3, #2
 8003060:	3302      	adds	r3, #2
 8003062:	69ba      	ldr	r2, [r7, #24]
 8003064:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003068:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	43db      	mvns	r3, r3
 8003074:	69ba      	ldr	r2, [r7, #24]
 8003076:	4013      	ands	r3, r2
 8003078:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d003      	beq.n	800308e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003086:	69ba      	ldr	r2, [r7, #24]
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	4313      	orrs	r3, r2
 800308c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800308e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003092:	69bb      	ldr	r3, [r7, #24]
 8003094:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003096:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	43db      	mvns	r3, r3
 80030a2:	69ba      	ldr	r2, [r7, #24]
 80030a4:	4013      	ands	r3, r2
 80030a6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d003      	beq.n	80030bc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80030b4:	69ba      	ldr	r2, [r7, #24]
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80030bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	43db      	mvns	r3, r3
 80030ce:	69ba      	ldr	r2, [r7, #24]
 80030d0:	4013      	ands	r3, r2
 80030d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d003      	beq.n	80030e8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80030e0:	69ba      	ldr	r2, [r7, #24]
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	4313      	orrs	r3, r2
 80030e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	69ba      	ldr	r2, [r7, #24]
 80030ec:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	43db      	mvns	r3, r3
 80030f8:	69ba      	ldr	r2, [r7, #24]
 80030fa:	4013      	ands	r3, r2
 80030fc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003106:	2b00      	cmp	r3, #0
 8003108:	d003      	beq.n	8003112 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800310a:	69ba      	ldr	r2, [r7, #24]
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	4313      	orrs	r3, r2
 8003110:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	69ba      	ldr	r2, [r7, #24]
 8003116:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003118:	69fb      	ldr	r3, [r7, #28]
 800311a:	3301      	adds	r3, #1
 800311c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	fa22 f303 	lsr.w	r3, r2, r3
 8003128:	2b00      	cmp	r3, #0
 800312a:	f47f ae63 	bne.w	8002df4 <HAL_GPIO_Init+0x14>
  }
}
 800312e:	bf00      	nop
 8003130:	bf00      	nop
 8003132:	3724      	adds	r7, #36	@ 0x24
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr
 800313c:	58000400 	.word	0x58000400

08003140 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	460b      	mov	r3, r1
 800314a:	807b      	strh	r3, [r7, #2]
 800314c:	4613      	mov	r3, r2
 800314e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003150:	787b      	ldrb	r3, [r7, #1]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d003      	beq.n	800315e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003156:	887a      	ldrh	r2, [r7, #2]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800315c:	e003      	b.n	8003166 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800315e:	887b      	ldrh	r3, [r7, #2]
 8003160:	041a      	lsls	r2, r3, #16
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	619a      	str	r2, [r3, #24]
}
 8003166:	bf00      	nop
 8003168:	370c      	adds	r7, #12
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr
	...

08003174 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800317c:	4b19      	ldr	r3, [pc, #100]	@ (80031e4 <HAL_PWREx_ConfigSupply+0x70>)
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	f003 0304 	and.w	r3, r3, #4
 8003184:	2b04      	cmp	r3, #4
 8003186:	d00a      	beq.n	800319e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003188:	4b16      	ldr	r3, [pc, #88]	@ (80031e4 <HAL_PWREx_ConfigSupply+0x70>)
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	f003 0307 	and.w	r3, r3, #7
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	429a      	cmp	r2, r3
 8003194:	d001      	beq.n	800319a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e01f      	b.n	80031da <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800319a:	2300      	movs	r3, #0
 800319c:	e01d      	b.n	80031da <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800319e:	4b11      	ldr	r3, [pc, #68]	@ (80031e4 <HAL_PWREx_ConfigSupply+0x70>)
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	f023 0207 	bic.w	r2, r3, #7
 80031a6:	490f      	ldr	r1, [pc, #60]	@ (80031e4 <HAL_PWREx_ConfigSupply+0x70>)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80031ae:	f7fe ff43 	bl	8002038 <HAL_GetTick>
 80031b2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80031b4:	e009      	b.n	80031ca <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80031b6:	f7fe ff3f 	bl	8002038 <HAL_GetTick>
 80031ba:	4602      	mov	r2, r0
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80031c4:	d901      	bls.n	80031ca <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e007      	b.n	80031da <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80031ca:	4b06      	ldr	r3, [pc, #24]	@ (80031e4 <HAL_PWREx_ConfigSupply+0x70>)
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80031d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031d6:	d1ee      	bne.n	80031b6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80031d8:	2300      	movs	r3, #0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3710      	adds	r7, #16
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	58024800 	.word	0x58024800

080031e8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b08c      	sub	sp, #48	@ 0x30
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d102      	bne.n	80031fc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	f000 bc48 	b.w	8003a8c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 0301 	and.w	r3, r3, #1
 8003204:	2b00      	cmp	r3, #0
 8003206:	f000 8088 	beq.w	800331a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800320a:	4b99      	ldr	r3, [pc, #612]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003212:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003214:	4b96      	ldr	r3, [pc, #600]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 8003216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003218:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800321a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800321c:	2b10      	cmp	r3, #16
 800321e:	d007      	beq.n	8003230 <HAL_RCC_OscConfig+0x48>
 8003220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003222:	2b18      	cmp	r3, #24
 8003224:	d111      	bne.n	800324a <HAL_RCC_OscConfig+0x62>
 8003226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003228:	f003 0303 	and.w	r3, r3, #3
 800322c:	2b02      	cmp	r3, #2
 800322e:	d10c      	bne.n	800324a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003230:	4b8f      	ldr	r3, [pc, #572]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003238:	2b00      	cmp	r3, #0
 800323a:	d06d      	beq.n	8003318 <HAL_RCC_OscConfig+0x130>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d169      	bne.n	8003318 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	f000 bc21 	b.w	8003a8c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003252:	d106      	bne.n	8003262 <HAL_RCC_OscConfig+0x7a>
 8003254:	4b86      	ldr	r3, [pc, #536]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a85      	ldr	r2, [pc, #532]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 800325a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800325e:	6013      	str	r3, [r2, #0]
 8003260:	e02e      	b.n	80032c0 <HAL_RCC_OscConfig+0xd8>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d10c      	bne.n	8003284 <HAL_RCC_OscConfig+0x9c>
 800326a:	4b81      	ldr	r3, [pc, #516]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a80      	ldr	r2, [pc, #512]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 8003270:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003274:	6013      	str	r3, [r2, #0]
 8003276:	4b7e      	ldr	r3, [pc, #504]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a7d      	ldr	r2, [pc, #500]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 800327c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003280:	6013      	str	r3, [r2, #0]
 8003282:	e01d      	b.n	80032c0 <HAL_RCC_OscConfig+0xd8>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800328c:	d10c      	bne.n	80032a8 <HAL_RCC_OscConfig+0xc0>
 800328e:	4b78      	ldr	r3, [pc, #480]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a77      	ldr	r2, [pc, #476]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 8003294:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003298:	6013      	str	r3, [r2, #0]
 800329a:	4b75      	ldr	r3, [pc, #468]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a74      	ldr	r2, [pc, #464]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 80032a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032a4:	6013      	str	r3, [r2, #0]
 80032a6:	e00b      	b.n	80032c0 <HAL_RCC_OscConfig+0xd8>
 80032a8:	4b71      	ldr	r3, [pc, #452]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a70      	ldr	r2, [pc, #448]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 80032ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032b2:	6013      	str	r3, [r2, #0]
 80032b4:	4b6e      	ldr	r3, [pc, #440]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a6d      	ldr	r2, [pc, #436]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 80032ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d013      	beq.n	80032f0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032c8:	f7fe feb6 	bl	8002038 <HAL_GetTick>
 80032cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80032ce:	e008      	b.n	80032e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032d0:	f7fe feb2 	bl	8002038 <HAL_GetTick>
 80032d4:	4602      	mov	r2, r0
 80032d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	2b64      	cmp	r3, #100	@ 0x64
 80032dc:	d901      	bls.n	80032e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032de:	2303      	movs	r3, #3
 80032e0:	e3d4      	b.n	8003a8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80032e2:	4b63      	ldr	r3, [pc, #396]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d0f0      	beq.n	80032d0 <HAL_RCC_OscConfig+0xe8>
 80032ee:	e014      	b.n	800331a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f0:	f7fe fea2 	bl	8002038 <HAL_GetTick>
 80032f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80032f6:	e008      	b.n	800330a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032f8:	f7fe fe9e 	bl	8002038 <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	2b64      	cmp	r3, #100	@ 0x64
 8003304:	d901      	bls.n	800330a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003306:	2303      	movs	r3, #3
 8003308:	e3c0      	b.n	8003a8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800330a:	4b59      	ldr	r3, [pc, #356]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d1f0      	bne.n	80032f8 <HAL_RCC_OscConfig+0x110>
 8003316:	e000      	b.n	800331a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003318:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0302 	and.w	r3, r3, #2
 8003322:	2b00      	cmp	r3, #0
 8003324:	f000 80ca 	beq.w	80034bc <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003328:	4b51      	ldr	r3, [pc, #324]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 800332a:	691b      	ldr	r3, [r3, #16]
 800332c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003330:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003332:	4b4f      	ldr	r3, [pc, #316]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 8003334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003336:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003338:	6a3b      	ldr	r3, [r7, #32]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d007      	beq.n	800334e <HAL_RCC_OscConfig+0x166>
 800333e:	6a3b      	ldr	r3, [r7, #32]
 8003340:	2b18      	cmp	r3, #24
 8003342:	d156      	bne.n	80033f2 <HAL_RCC_OscConfig+0x20a>
 8003344:	69fb      	ldr	r3, [r7, #28]
 8003346:	f003 0303 	and.w	r3, r3, #3
 800334a:	2b00      	cmp	r3, #0
 800334c:	d151      	bne.n	80033f2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800334e:	4b48      	ldr	r3, [pc, #288]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0304 	and.w	r3, r3, #4
 8003356:	2b00      	cmp	r3, #0
 8003358:	d005      	beq.n	8003366 <HAL_RCC_OscConfig+0x17e>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	68db      	ldr	r3, [r3, #12]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d101      	bne.n	8003366 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e392      	b.n	8003a8c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003366:	4b42      	ldr	r3, [pc, #264]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f023 0219 	bic.w	r2, r3, #25
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	493f      	ldr	r1, [pc, #252]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 8003374:	4313      	orrs	r3, r2
 8003376:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003378:	f7fe fe5e 	bl	8002038 <HAL_GetTick>
 800337c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800337e:	e008      	b.n	8003392 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003380:	f7fe fe5a 	bl	8002038 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	2b02      	cmp	r3, #2
 800338c:	d901      	bls.n	8003392 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e37c      	b.n	8003a8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003392:	4b37      	ldr	r3, [pc, #220]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0304 	and.w	r3, r3, #4
 800339a:	2b00      	cmp	r3, #0
 800339c:	d0f0      	beq.n	8003380 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800339e:	f7fe fe57 	bl	8002050 <HAL_GetREVID>
 80033a2:	4603      	mov	r3, r0
 80033a4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d817      	bhi.n	80033dc <HAL_RCC_OscConfig+0x1f4>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	691b      	ldr	r3, [r3, #16]
 80033b0:	2b40      	cmp	r3, #64	@ 0x40
 80033b2:	d108      	bne.n	80033c6 <HAL_RCC_OscConfig+0x1de>
 80033b4:	4b2e      	ldr	r3, [pc, #184]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80033bc:	4a2c      	ldr	r2, [pc, #176]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 80033be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033c2:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033c4:	e07a      	b.n	80034bc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033c6:	4b2a      	ldr	r3, [pc, #168]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	031b      	lsls	r3, r3, #12
 80033d4:	4926      	ldr	r1, [pc, #152]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033da:	e06f      	b.n	80034bc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033dc:	4b24      	ldr	r3, [pc, #144]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	691b      	ldr	r3, [r3, #16]
 80033e8:	061b      	lsls	r3, r3, #24
 80033ea:	4921      	ldr	r1, [pc, #132]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 80033ec:	4313      	orrs	r3, r2
 80033ee:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033f0:	e064      	b.n	80034bc <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d047      	beq.n	800348a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80033fa:	4b1d      	ldr	r3, [pc, #116]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f023 0219 	bic.w	r2, r3, #25
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	491a      	ldr	r1, [pc, #104]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 8003408:	4313      	orrs	r3, r2
 800340a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800340c:	f7fe fe14 	bl	8002038 <HAL_GetTick>
 8003410:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003412:	e008      	b.n	8003426 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003414:	f7fe fe10 	bl	8002038 <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	2b02      	cmp	r3, #2
 8003420:	d901      	bls.n	8003426 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e332      	b.n	8003a8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003426:	4b12      	ldr	r3, [pc, #72]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0304 	and.w	r3, r3, #4
 800342e:	2b00      	cmp	r3, #0
 8003430:	d0f0      	beq.n	8003414 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003432:	f7fe fe0d 	bl	8002050 <HAL_GetREVID>
 8003436:	4603      	mov	r3, r0
 8003438:	f241 0203 	movw	r2, #4099	@ 0x1003
 800343c:	4293      	cmp	r3, r2
 800343e:	d819      	bhi.n	8003474 <HAL_RCC_OscConfig+0x28c>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	691b      	ldr	r3, [r3, #16]
 8003444:	2b40      	cmp	r3, #64	@ 0x40
 8003446:	d108      	bne.n	800345a <HAL_RCC_OscConfig+0x272>
 8003448:	4b09      	ldr	r3, [pc, #36]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003450:	4a07      	ldr	r2, [pc, #28]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 8003452:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003456:	6053      	str	r3, [r2, #4]
 8003458:	e030      	b.n	80034bc <HAL_RCC_OscConfig+0x2d4>
 800345a:	4b05      	ldr	r3, [pc, #20]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	691b      	ldr	r3, [r3, #16]
 8003466:	031b      	lsls	r3, r3, #12
 8003468:	4901      	ldr	r1, [pc, #4]	@ (8003470 <HAL_RCC_OscConfig+0x288>)
 800346a:	4313      	orrs	r3, r2
 800346c:	604b      	str	r3, [r1, #4]
 800346e:	e025      	b.n	80034bc <HAL_RCC_OscConfig+0x2d4>
 8003470:	58024400 	.word	0x58024400
 8003474:	4b9a      	ldr	r3, [pc, #616]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	691b      	ldr	r3, [r3, #16]
 8003480:	061b      	lsls	r3, r3, #24
 8003482:	4997      	ldr	r1, [pc, #604]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 8003484:	4313      	orrs	r3, r2
 8003486:	604b      	str	r3, [r1, #4]
 8003488:	e018      	b.n	80034bc <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800348a:	4b95      	ldr	r3, [pc, #596]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a94      	ldr	r2, [pc, #592]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 8003490:	f023 0301 	bic.w	r3, r3, #1
 8003494:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003496:	f7fe fdcf 	bl	8002038 <HAL_GetTick>
 800349a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800349c:	e008      	b.n	80034b0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800349e:	f7fe fdcb 	bl	8002038 <HAL_GetTick>
 80034a2:	4602      	mov	r2, r0
 80034a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	2b02      	cmp	r3, #2
 80034aa:	d901      	bls.n	80034b0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	e2ed      	b.n	8003a8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80034b0:	4b8b      	ldr	r3, [pc, #556]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 0304 	and.w	r3, r3, #4
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d1f0      	bne.n	800349e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 0310 	and.w	r3, r3, #16
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	f000 80a9 	beq.w	800361c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034ca:	4b85      	ldr	r3, [pc, #532]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 80034cc:	691b      	ldr	r3, [r3, #16]
 80034ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80034d2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80034d4:	4b82      	ldr	r3, [pc, #520]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 80034d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034d8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	2b08      	cmp	r3, #8
 80034de:	d007      	beq.n	80034f0 <HAL_RCC_OscConfig+0x308>
 80034e0:	69bb      	ldr	r3, [r7, #24]
 80034e2:	2b18      	cmp	r3, #24
 80034e4:	d13a      	bne.n	800355c <HAL_RCC_OscConfig+0x374>
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	f003 0303 	and.w	r3, r3, #3
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d135      	bne.n	800355c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80034f0:	4b7b      	ldr	r3, [pc, #492]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d005      	beq.n	8003508 <HAL_RCC_OscConfig+0x320>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	69db      	ldr	r3, [r3, #28]
 8003500:	2b80      	cmp	r3, #128	@ 0x80
 8003502:	d001      	beq.n	8003508 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e2c1      	b.n	8003a8c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003508:	f7fe fda2 	bl	8002050 <HAL_GetREVID>
 800350c:	4603      	mov	r3, r0
 800350e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003512:	4293      	cmp	r3, r2
 8003514:	d817      	bhi.n	8003546 <HAL_RCC_OscConfig+0x35e>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6a1b      	ldr	r3, [r3, #32]
 800351a:	2b20      	cmp	r3, #32
 800351c:	d108      	bne.n	8003530 <HAL_RCC_OscConfig+0x348>
 800351e:	4b70      	ldr	r3, [pc, #448]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003526:	4a6e      	ldr	r2, [pc, #440]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 8003528:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800352c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800352e:	e075      	b.n	800361c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003530:	4b6b      	ldr	r3, [pc, #428]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6a1b      	ldr	r3, [r3, #32]
 800353c:	069b      	lsls	r3, r3, #26
 800353e:	4968      	ldr	r1, [pc, #416]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 8003540:	4313      	orrs	r3, r2
 8003542:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003544:	e06a      	b.n	800361c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003546:	4b66      	ldr	r3, [pc, #408]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a1b      	ldr	r3, [r3, #32]
 8003552:	061b      	lsls	r3, r3, #24
 8003554:	4962      	ldr	r1, [pc, #392]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 8003556:	4313      	orrs	r3, r2
 8003558:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800355a:	e05f      	b.n	800361c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	69db      	ldr	r3, [r3, #28]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d042      	beq.n	80035ea <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003564:	4b5e      	ldr	r3, [pc, #376]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a5d      	ldr	r2, [pc, #372]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 800356a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800356e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003570:	f7fe fd62 	bl	8002038 <HAL_GetTick>
 8003574:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003576:	e008      	b.n	800358a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003578:	f7fe fd5e 	bl	8002038 <HAL_GetTick>
 800357c:	4602      	mov	r2, r0
 800357e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	2b02      	cmp	r3, #2
 8003584:	d901      	bls.n	800358a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003586:	2303      	movs	r3, #3
 8003588:	e280      	b.n	8003a8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800358a:	4b55      	ldr	r3, [pc, #340]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003592:	2b00      	cmp	r3, #0
 8003594:	d0f0      	beq.n	8003578 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003596:	f7fe fd5b 	bl	8002050 <HAL_GetREVID>
 800359a:	4603      	mov	r3, r0
 800359c:	f241 0203 	movw	r2, #4099	@ 0x1003
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d817      	bhi.n	80035d4 <HAL_RCC_OscConfig+0x3ec>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6a1b      	ldr	r3, [r3, #32]
 80035a8:	2b20      	cmp	r3, #32
 80035aa:	d108      	bne.n	80035be <HAL_RCC_OscConfig+0x3d6>
 80035ac:	4b4c      	ldr	r3, [pc, #304]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80035b4:	4a4a      	ldr	r2, [pc, #296]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 80035b6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80035ba:	6053      	str	r3, [r2, #4]
 80035bc:	e02e      	b.n	800361c <HAL_RCC_OscConfig+0x434>
 80035be:	4b48      	ldr	r3, [pc, #288]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6a1b      	ldr	r3, [r3, #32]
 80035ca:	069b      	lsls	r3, r3, #26
 80035cc:	4944      	ldr	r1, [pc, #272]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 80035ce:	4313      	orrs	r3, r2
 80035d0:	604b      	str	r3, [r1, #4]
 80035d2:	e023      	b.n	800361c <HAL_RCC_OscConfig+0x434>
 80035d4:	4b42      	ldr	r3, [pc, #264]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 80035d6:	68db      	ldr	r3, [r3, #12]
 80035d8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6a1b      	ldr	r3, [r3, #32]
 80035e0:	061b      	lsls	r3, r3, #24
 80035e2:	493f      	ldr	r1, [pc, #252]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 80035e4:	4313      	orrs	r3, r2
 80035e6:	60cb      	str	r3, [r1, #12]
 80035e8:	e018      	b.n	800361c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80035ea:	4b3d      	ldr	r3, [pc, #244]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a3c      	ldr	r2, [pc, #240]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 80035f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80035f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035f6:	f7fe fd1f 	bl	8002038 <HAL_GetTick>
 80035fa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80035fc:	e008      	b.n	8003610 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80035fe:	f7fe fd1b 	bl	8002038 <HAL_GetTick>
 8003602:	4602      	mov	r2, r0
 8003604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003606:	1ad3      	subs	r3, r2, r3
 8003608:	2b02      	cmp	r3, #2
 800360a:	d901      	bls.n	8003610 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800360c:	2303      	movs	r3, #3
 800360e:	e23d      	b.n	8003a8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003610:	4b33      	ldr	r3, [pc, #204]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003618:	2b00      	cmp	r3, #0
 800361a:	d1f0      	bne.n	80035fe <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0308 	and.w	r3, r3, #8
 8003624:	2b00      	cmp	r3, #0
 8003626:	d036      	beq.n	8003696 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	695b      	ldr	r3, [r3, #20]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d019      	beq.n	8003664 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003630:	4b2b      	ldr	r3, [pc, #172]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 8003632:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003634:	4a2a      	ldr	r2, [pc, #168]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 8003636:	f043 0301 	orr.w	r3, r3, #1
 800363a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800363c:	f7fe fcfc 	bl	8002038 <HAL_GetTick>
 8003640:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003642:	e008      	b.n	8003656 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003644:	f7fe fcf8 	bl	8002038 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b02      	cmp	r3, #2
 8003650:	d901      	bls.n	8003656 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e21a      	b.n	8003a8c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003656:	4b22      	ldr	r3, [pc, #136]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 8003658:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800365a:	f003 0302 	and.w	r3, r3, #2
 800365e:	2b00      	cmp	r3, #0
 8003660:	d0f0      	beq.n	8003644 <HAL_RCC_OscConfig+0x45c>
 8003662:	e018      	b.n	8003696 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003664:	4b1e      	ldr	r3, [pc, #120]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 8003666:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003668:	4a1d      	ldr	r2, [pc, #116]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 800366a:	f023 0301 	bic.w	r3, r3, #1
 800366e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003670:	f7fe fce2 	bl	8002038 <HAL_GetTick>
 8003674:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003676:	e008      	b.n	800368a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003678:	f7fe fcde 	bl	8002038 <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	2b02      	cmp	r3, #2
 8003684:	d901      	bls.n	800368a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003686:	2303      	movs	r3, #3
 8003688:	e200      	b.n	8003a8c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800368a:	4b15      	ldr	r3, [pc, #84]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 800368c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800368e:	f003 0302 	and.w	r3, r3, #2
 8003692:	2b00      	cmp	r3, #0
 8003694:	d1f0      	bne.n	8003678 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0320 	and.w	r3, r3, #32
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d039      	beq.n	8003716 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	699b      	ldr	r3, [r3, #24]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d01c      	beq.n	80036e4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80036aa:	4b0d      	ldr	r3, [pc, #52]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a0c      	ldr	r2, [pc, #48]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 80036b0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80036b4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80036b6:	f7fe fcbf 	bl	8002038 <HAL_GetTick>
 80036ba:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80036bc:	e008      	b.n	80036d0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036be:	f7fe fcbb 	bl	8002038 <HAL_GetTick>
 80036c2:	4602      	mov	r2, r0
 80036c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c6:	1ad3      	subs	r3, r2, r3
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d901      	bls.n	80036d0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80036cc:	2303      	movs	r3, #3
 80036ce:	e1dd      	b.n	8003a8c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80036d0:	4b03      	ldr	r3, [pc, #12]	@ (80036e0 <HAL_RCC_OscConfig+0x4f8>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d0f0      	beq.n	80036be <HAL_RCC_OscConfig+0x4d6>
 80036dc:	e01b      	b.n	8003716 <HAL_RCC_OscConfig+0x52e>
 80036de:	bf00      	nop
 80036e0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80036e4:	4b9b      	ldr	r3, [pc, #620]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a9a      	ldr	r2, [pc, #616]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 80036ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80036ee:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80036f0:	f7fe fca2 	bl	8002038 <HAL_GetTick>
 80036f4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80036f6:	e008      	b.n	800370a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036f8:	f7fe fc9e 	bl	8002038 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b02      	cmp	r3, #2
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e1c0      	b.n	8003a8c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800370a:	4b92      	ldr	r3, [pc, #584]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d1f0      	bne.n	80036f8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0304 	and.w	r3, r3, #4
 800371e:	2b00      	cmp	r3, #0
 8003720:	f000 8081 	beq.w	8003826 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003724:	4b8c      	ldr	r3, [pc, #560]	@ (8003958 <HAL_RCC_OscConfig+0x770>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a8b      	ldr	r2, [pc, #556]	@ (8003958 <HAL_RCC_OscConfig+0x770>)
 800372a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800372e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003730:	f7fe fc82 	bl	8002038 <HAL_GetTick>
 8003734:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003736:	e008      	b.n	800374a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003738:	f7fe fc7e 	bl	8002038 <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	2b64      	cmp	r3, #100	@ 0x64
 8003744:	d901      	bls.n	800374a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e1a0      	b.n	8003a8c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800374a:	4b83      	ldr	r3, [pc, #524]	@ (8003958 <HAL_RCC_OscConfig+0x770>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003752:	2b00      	cmp	r3, #0
 8003754:	d0f0      	beq.n	8003738 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	2b01      	cmp	r3, #1
 800375c:	d106      	bne.n	800376c <HAL_RCC_OscConfig+0x584>
 800375e:	4b7d      	ldr	r3, [pc, #500]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 8003760:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003762:	4a7c      	ldr	r2, [pc, #496]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 8003764:	f043 0301 	orr.w	r3, r3, #1
 8003768:	6713      	str	r3, [r2, #112]	@ 0x70
 800376a:	e02d      	b.n	80037c8 <HAL_RCC_OscConfig+0x5e0>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d10c      	bne.n	800378e <HAL_RCC_OscConfig+0x5a6>
 8003774:	4b77      	ldr	r3, [pc, #476]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 8003776:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003778:	4a76      	ldr	r2, [pc, #472]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 800377a:	f023 0301 	bic.w	r3, r3, #1
 800377e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003780:	4b74      	ldr	r3, [pc, #464]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 8003782:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003784:	4a73      	ldr	r2, [pc, #460]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 8003786:	f023 0304 	bic.w	r3, r3, #4
 800378a:	6713      	str	r3, [r2, #112]	@ 0x70
 800378c:	e01c      	b.n	80037c8 <HAL_RCC_OscConfig+0x5e0>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	2b05      	cmp	r3, #5
 8003794:	d10c      	bne.n	80037b0 <HAL_RCC_OscConfig+0x5c8>
 8003796:	4b6f      	ldr	r3, [pc, #444]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 8003798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800379a:	4a6e      	ldr	r2, [pc, #440]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 800379c:	f043 0304 	orr.w	r3, r3, #4
 80037a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80037a2:	4b6c      	ldr	r3, [pc, #432]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 80037a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037a6:	4a6b      	ldr	r2, [pc, #428]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 80037a8:	f043 0301 	orr.w	r3, r3, #1
 80037ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80037ae:	e00b      	b.n	80037c8 <HAL_RCC_OscConfig+0x5e0>
 80037b0:	4b68      	ldr	r3, [pc, #416]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 80037b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037b4:	4a67      	ldr	r2, [pc, #412]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 80037b6:	f023 0301 	bic.w	r3, r3, #1
 80037ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80037bc:	4b65      	ldr	r3, [pc, #404]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 80037be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037c0:	4a64      	ldr	r2, [pc, #400]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 80037c2:	f023 0304 	bic.w	r3, r3, #4
 80037c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d015      	beq.n	80037fc <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037d0:	f7fe fc32 	bl	8002038 <HAL_GetTick>
 80037d4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80037d6:	e00a      	b.n	80037ee <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037d8:	f7fe fc2e 	bl	8002038 <HAL_GetTick>
 80037dc:	4602      	mov	r2, r0
 80037de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d901      	bls.n	80037ee <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e14e      	b.n	8003a8c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80037ee:	4b59      	ldr	r3, [pc, #356]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 80037f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037f2:	f003 0302 	and.w	r3, r3, #2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d0ee      	beq.n	80037d8 <HAL_RCC_OscConfig+0x5f0>
 80037fa:	e014      	b.n	8003826 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037fc:	f7fe fc1c 	bl	8002038 <HAL_GetTick>
 8003800:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003802:	e00a      	b.n	800381a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003804:	f7fe fc18 	bl	8002038 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003812:	4293      	cmp	r3, r2
 8003814:	d901      	bls.n	800381a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e138      	b.n	8003a8c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800381a:	4b4e      	ldr	r3, [pc, #312]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 800381c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	2b00      	cmp	r3, #0
 8003824:	d1ee      	bne.n	8003804 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382a:	2b00      	cmp	r3, #0
 800382c:	f000 812d 	beq.w	8003a8a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003830:	4b48      	ldr	r3, [pc, #288]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 8003832:	691b      	ldr	r3, [r3, #16]
 8003834:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003838:	2b18      	cmp	r3, #24
 800383a:	f000 80bd 	beq.w	80039b8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003842:	2b02      	cmp	r3, #2
 8003844:	f040 809e 	bne.w	8003984 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003848:	4b42      	ldr	r3, [pc, #264]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a41      	ldr	r2, [pc, #260]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 800384e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003852:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003854:	f7fe fbf0 	bl	8002038 <HAL_GetTick>
 8003858:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800385a:	e008      	b.n	800386e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800385c:	f7fe fbec 	bl	8002038 <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	2b02      	cmp	r3, #2
 8003868:	d901      	bls.n	800386e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e10e      	b.n	8003a8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800386e:	4b39      	ldr	r3, [pc, #228]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1f0      	bne.n	800385c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800387a:	4b36      	ldr	r3, [pc, #216]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 800387c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800387e:	4b37      	ldr	r3, [pc, #220]	@ (800395c <HAL_RCC_OscConfig+0x774>)
 8003880:	4013      	ands	r3, r2
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800388a:	0112      	lsls	r2, r2, #4
 800388c:	430a      	orrs	r2, r1
 800388e:	4931      	ldr	r1, [pc, #196]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 8003890:	4313      	orrs	r3, r2
 8003892:	628b      	str	r3, [r1, #40]	@ 0x28
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003898:	3b01      	subs	r3, #1
 800389a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038a2:	3b01      	subs	r3, #1
 80038a4:	025b      	lsls	r3, r3, #9
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	431a      	orrs	r2, r3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038ae:	3b01      	subs	r3, #1
 80038b0:	041b      	lsls	r3, r3, #16
 80038b2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80038b6:	431a      	orrs	r2, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038bc:	3b01      	subs	r3, #1
 80038be:	061b      	lsls	r3, r3, #24
 80038c0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80038c4:	4923      	ldr	r1, [pc, #140]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 80038c6:	4313      	orrs	r3, r2
 80038c8:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80038ca:	4b22      	ldr	r3, [pc, #136]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 80038cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ce:	4a21      	ldr	r2, [pc, #132]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 80038d0:	f023 0301 	bic.w	r3, r3, #1
 80038d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80038d6:	4b1f      	ldr	r3, [pc, #124]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 80038d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80038da:	4b21      	ldr	r3, [pc, #132]	@ (8003960 <HAL_RCC_OscConfig+0x778>)
 80038dc:	4013      	ands	r3, r2
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80038e2:	00d2      	lsls	r2, r2, #3
 80038e4:	491b      	ldr	r1, [pc, #108]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 80038e6:	4313      	orrs	r3, r2
 80038e8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80038ea:	4b1a      	ldr	r3, [pc, #104]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 80038ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ee:	f023 020c 	bic.w	r2, r3, #12
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f6:	4917      	ldr	r1, [pc, #92]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 80038f8:	4313      	orrs	r3, r2
 80038fa:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80038fc:	4b15      	ldr	r3, [pc, #84]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 80038fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003900:	f023 0202 	bic.w	r2, r3, #2
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003908:	4912      	ldr	r1, [pc, #72]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 800390a:	4313      	orrs	r3, r2
 800390c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800390e:	4b11      	ldr	r3, [pc, #68]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 8003910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003912:	4a10      	ldr	r2, [pc, #64]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 8003914:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003918:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800391a:	4b0e      	ldr	r3, [pc, #56]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 800391c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800391e:	4a0d      	ldr	r2, [pc, #52]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 8003920:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003924:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003926:	4b0b      	ldr	r3, [pc, #44]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 8003928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800392a:	4a0a      	ldr	r2, [pc, #40]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 800392c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003930:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003932:	4b08      	ldr	r3, [pc, #32]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 8003934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003936:	4a07      	ldr	r2, [pc, #28]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 8003938:	f043 0301 	orr.w	r3, r3, #1
 800393c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800393e:	4b05      	ldr	r3, [pc, #20]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a04      	ldr	r2, [pc, #16]	@ (8003954 <HAL_RCC_OscConfig+0x76c>)
 8003944:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003948:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800394a:	f7fe fb75 	bl	8002038 <HAL_GetTick>
 800394e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003950:	e011      	b.n	8003976 <HAL_RCC_OscConfig+0x78e>
 8003952:	bf00      	nop
 8003954:	58024400 	.word	0x58024400
 8003958:	58024800 	.word	0x58024800
 800395c:	fffffc0c 	.word	0xfffffc0c
 8003960:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003964:	f7fe fb68 	bl	8002038 <HAL_GetTick>
 8003968:	4602      	mov	r2, r0
 800396a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	2b02      	cmp	r3, #2
 8003970:	d901      	bls.n	8003976 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e08a      	b.n	8003a8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003976:	4b47      	ldr	r3, [pc, #284]	@ (8003a94 <HAL_RCC_OscConfig+0x8ac>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d0f0      	beq.n	8003964 <HAL_RCC_OscConfig+0x77c>
 8003982:	e082      	b.n	8003a8a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003984:	4b43      	ldr	r3, [pc, #268]	@ (8003a94 <HAL_RCC_OscConfig+0x8ac>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a42      	ldr	r2, [pc, #264]	@ (8003a94 <HAL_RCC_OscConfig+0x8ac>)
 800398a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800398e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003990:	f7fe fb52 	bl	8002038 <HAL_GetTick>
 8003994:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003996:	e008      	b.n	80039aa <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003998:	f7fe fb4e 	bl	8002038 <HAL_GetTick>
 800399c:	4602      	mov	r2, r0
 800399e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	2b02      	cmp	r3, #2
 80039a4:	d901      	bls.n	80039aa <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e070      	b.n	8003a8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80039aa:	4b3a      	ldr	r3, [pc, #232]	@ (8003a94 <HAL_RCC_OscConfig+0x8ac>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d1f0      	bne.n	8003998 <HAL_RCC_OscConfig+0x7b0>
 80039b6:	e068      	b.n	8003a8a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80039b8:	4b36      	ldr	r3, [pc, #216]	@ (8003a94 <HAL_RCC_OscConfig+0x8ac>)
 80039ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039bc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80039be:	4b35      	ldr	r3, [pc, #212]	@ (8003a94 <HAL_RCC_OscConfig+0x8ac>)
 80039c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d031      	beq.n	8003a30 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	f003 0203 	and.w	r2, r3, #3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039d6:	429a      	cmp	r2, r3
 80039d8:	d12a      	bne.n	8003a30 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	091b      	lsrs	r3, r3, #4
 80039de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d122      	bne.n	8003a30 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039f4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d11a      	bne.n	8003a30 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	0a5b      	lsrs	r3, r3, #9
 80039fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a06:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d111      	bne.n	8003a30 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	0c1b      	lsrs	r3, r3, #16
 8003a10:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a18:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003a1a:	429a      	cmp	r2, r3
 8003a1c:	d108      	bne.n	8003a30 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	0e1b      	lsrs	r3, r3, #24
 8003a22:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a2a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d001      	beq.n	8003a34 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e02b      	b.n	8003a8c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003a34:	4b17      	ldr	r3, [pc, #92]	@ (8003a94 <HAL_RCC_OscConfig+0x8ac>)
 8003a36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a38:	08db      	lsrs	r3, r3, #3
 8003a3a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003a3e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a44:	693a      	ldr	r2, [r7, #16]
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d01f      	beq.n	8003a8a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003a4a:	4b12      	ldr	r3, [pc, #72]	@ (8003a94 <HAL_RCC_OscConfig+0x8ac>)
 8003a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a4e:	4a11      	ldr	r2, [pc, #68]	@ (8003a94 <HAL_RCC_OscConfig+0x8ac>)
 8003a50:	f023 0301 	bic.w	r3, r3, #1
 8003a54:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003a56:	f7fe faef 	bl	8002038 <HAL_GetTick>
 8003a5a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003a5c:	bf00      	nop
 8003a5e:	f7fe faeb 	bl	8002038 <HAL_GetTick>
 8003a62:	4602      	mov	r2, r0
 8003a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d0f9      	beq.n	8003a5e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003a6a:	4b0a      	ldr	r3, [pc, #40]	@ (8003a94 <HAL_RCC_OscConfig+0x8ac>)
 8003a6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a6e:	4b0a      	ldr	r3, [pc, #40]	@ (8003a98 <HAL_RCC_OscConfig+0x8b0>)
 8003a70:	4013      	ands	r3, r2
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003a76:	00d2      	lsls	r2, r2, #3
 8003a78:	4906      	ldr	r1, [pc, #24]	@ (8003a94 <HAL_RCC_OscConfig+0x8ac>)
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003a7e:	4b05      	ldr	r3, [pc, #20]	@ (8003a94 <HAL_RCC_OscConfig+0x8ac>)
 8003a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a82:	4a04      	ldr	r2, [pc, #16]	@ (8003a94 <HAL_RCC_OscConfig+0x8ac>)
 8003a84:	f043 0301 	orr.w	r3, r3, #1
 8003a88:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003a8a:	2300      	movs	r3, #0
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3730      	adds	r7, #48	@ 0x30
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	58024400 	.word	0x58024400
 8003a98:	ffff0007 	.word	0xffff0007

08003a9c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b086      	sub	sp, #24
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d101      	bne.n	8003ab0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e19c      	b.n	8003dea <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ab0:	4b8a      	ldr	r3, [pc, #552]	@ (8003cdc <HAL_RCC_ClockConfig+0x240>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 030f 	and.w	r3, r3, #15
 8003ab8:	683a      	ldr	r2, [r7, #0]
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d910      	bls.n	8003ae0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003abe:	4b87      	ldr	r3, [pc, #540]	@ (8003cdc <HAL_RCC_ClockConfig+0x240>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f023 020f 	bic.w	r2, r3, #15
 8003ac6:	4985      	ldr	r1, [pc, #532]	@ (8003cdc <HAL_RCC_ClockConfig+0x240>)
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	4313      	orrs	r3, r2
 8003acc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ace:	4b83      	ldr	r3, [pc, #524]	@ (8003cdc <HAL_RCC_ClockConfig+0x240>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 030f 	and.w	r3, r3, #15
 8003ad6:	683a      	ldr	r2, [r7, #0]
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d001      	beq.n	8003ae0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e184      	b.n	8003dea <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0304 	and.w	r3, r3, #4
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d010      	beq.n	8003b0e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	691a      	ldr	r2, [r3, #16]
 8003af0:	4b7b      	ldr	r3, [pc, #492]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003af2:	699b      	ldr	r3, [r3, #24]
 8003af4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d908      	bls.n	8003b0e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003afc:	4b78      	ldr	r3, [pc, #480]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003afe:	699b      	ldr	r3, [r3, #24]
 8003b00:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	691b      	ldr	r3, [r3, #16]
 8003b08:	4975      	ldr	r1, [pc, #468]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0308 	and.w	r3, r3, #8
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d010      	beq.n	8003b3c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	695a      	ldr	r2, [r3, #20]
 8003b1e:	4b70      	ldr	r3, [pc, #448]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003b20:	69db      	ldr	r3, [r3, #28]
 8003b22:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003b26:	429a      	cmp	r2, r3
 8003b28:	d908      	bls.n	8003b3c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003b2a:	4b6d      	ldr	r3, [pc, #436]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003b2c:	69db      	ldr	r3, [r3, #28]
 8003b2e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	695b      	ldr	r3, [r3, #20]
 8003b36:	496a      	ldr	r1, [pc, #424]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 0310 	and.w	r3, r3, #16
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d010      	beq.n	8003b6a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	699a      	ldr	r2, [r3, #24]
 8003b4c:	4b64      	ldr	r3, [pc, #400]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003b4e:	69db      	ldr	r3, [r3, #28]
 8003b50:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d908      	bls.n	8003b6a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003b58:	4b61      	ldr	r3, [pc, #388]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003b5a:	69db      	ldr	r3, [r3, #28]
 8003b5c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	495e      	ldr	r1, [pc, #376]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003b66:	4313      	orrs	r3, r2
 8003b68:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0320 	and.w	r3, r3, #32
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d010      	beq.n	8003b98 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	69da      	ldr	r2, [r3, #28]
 8003b7a:	4b59      	ldr	r3, [pc, #356]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003b7c:	6a1b      	ldr	r3, [r3, #32]
 8003b7e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d908      	bls.n	8003b98 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003b86:	4b56      	ldr	r3, [pc, #344]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003b88:	6a1b      	ldr	r3, [r3, #32]
 8003b8a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	69db      	ldr	r3, [r3, #28]
 8003b92:	4953      	ldr	r1, [pc, #332]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003b94:	4313      	orrs	r3, r2
 8003b96:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0302 	and.w	r3, r3, #2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d010      	beq.n	8003bc6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	68da      	ldr	r2, [r3, #12]
 8003ba8:	4b4d      	ldr	r3, [pc, #308]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003baa:	699b      	ldr	r3, [r3, #24]
 8003bac:	f003 030f 	and.w	r3, r3, #15
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d908      	bls.n	8003bc6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bb4:	4b4a      	ldr	r3, [pc, #296]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003bb6:	699b      	ldr	r3, [r3, #24]
 8003bb8:	f023 020f 	bic.w	r2, r3, #15
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	4947      	ldr	r1, [pc, #284]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0301 	and.w	r3, r3, #1
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d055      	beq.n	8003c7e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003bd2:	4b43      	ldr	r3, [pc, #268]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003bd4:	699b      	ldr	r3, [r3, #24]
 8003bd6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	4940      	ldr	r1, [pc, #256]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003be0:	4313      	orrs	r3, r2
 8003be2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	2b02      	cmp	r3, #2
 8003bea:	d107      	bne.n	8003bfc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003bec:	4b3c      	ldr	r3, [pc, #240]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d121      	bne.n	8003c3c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	e0f6      	b.n	8003dea <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	2b03      	cmp	r3, #3
 8003c02:	d107      	bne.n	8003c14 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003c04:	4b36      	ldr	r3, [pc, #216]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d115      	bne.n	8003c3c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e0ea      	b.n	8003dea <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d107      	bne.n	8003c2c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003c1c:	4b30      	ldr	r3, [pc, #192]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d109      	bne.n	8003c3c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e0de      	b.n	8003dea <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c2c:	4b2c      	ldr	r3, [pc, #176]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0304 	and.w	r3, r3, #4
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d101      	bne.n	8003c3c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e0d6      	b.n	8003dea <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003c3c:	4b28      	ldr	r3, [pc, #160]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003c3e:	691b      	ldr	r3, [r3, #16]
 8003c40:	f023 0207 	bic.w	r2, r3, #7
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	4925      	ldr	r1, [pc, #148]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c4e:	f7fe f9f3 	bl	8002038 <HAL_GetTick>
 8003c52:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c54:	e00a      	b.n	8003c6c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c56:	f7fe f9ef 	bl	8002038 <HAL_GetTick>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d901      	bls.n	8003c6c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003c68:	2303      	movs	r3, #3
 8003c6a:	e0be      	b.n	8003dea <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c6c:	4b1c      	ldr	r3, [pc, #112]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003c6e:	691b      	ldr	r3, [r3, #16]
 8003c70:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	00db      	lsls	r3, r3, #3
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d1eb      	bne.n	8003c56 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 0302 	and.w	r3, r3, #2
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d010      	beq.n	8003cac <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	68da      	ldr	r2, [r3, #12]
 8003c8e:	4b14      	ldr	r3, [pc, #80]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003c90:	699b      	ldr	r3, [r3, #24]
 8003c92:	f003 030f 	and.w	r3, r3, #15
 8003c96:	429a      	cmp	r2, r3
 8003c98:	d208      	bcs.n	8003cac <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c9a:	4b11      	ldr	r3, [pc, #68]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003c9c:	699b      	ldr	r3, [r3, #24]
 8003c9e:	f023 020f 	bic.w	r2, r3, #15
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	68db      	ldr	r3, [r3, #12]
 8003ca6:	490e      	ldr	r1, [pc, #56]	@ (8003ce0 <HAL_RCC_ClockConfig+0x244>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cac:	4b0b      	ldr	r3, [pc, #44]	@ (8003cdc <HAL_RCC_ClockConfig+0x240>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 030f 	and.w	r3, r3, #15
 8003cb4:	683a      	ldr	r2, [r7, #0]
 8003cb6:	429a      	cmp	r2, r3
 8003cb8:	d214      	bcs.n	8003ce4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cba:	4b08      	ldr	r3, [pc, #32]	@ (8003cdc <HAL_RCC_ClockConfig+0x240>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f023 020f 	bic.w	r2, r3, #15
 8003cc2:	4906      	ldr	r1, [pc, #24]	@ (8003cdc <HAL_RCC_ClockConfig+0x240>)
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cca:	4b04      	ldr	r3, [pc, #16]	@ (8003cdc <HAL_RCC_ClockConfig+0x240>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 030f 	and.w	r3, r3, #15
 8003cd2:	683a      	ldr	r2, [r7, #0]
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d005      	beq.n	8003ce4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e086      	b.n	8003dea <HAL_RCC_ClockConfig+0x34e>
 8003cdc:	52002000 	.word	0x52002000
 8003ce0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0304 	and.w	r3, r3, #4
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d010      	beq.n	8003d12 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	691a      	ldr	r2, [r3, #16]
 8003cf4:	4b3f      	ldr	r3, [pc, #252]	@ (8003df4 <HAL_RCC_ClockConfig+0x358>)
 8003cf6:	699b      	ldr	r3, [r3, #24]
 8003cf8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d208      	bcs.n	8003d12 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003d00:	4b3c      	ldr	r3, [pc, #240]	@ (8003df4 <HAL_RCC_ClockConfig+0x358>)
 8003d02:	699b      	ldr	r3, [r3, #24]
 8003d04:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	691b      	ldr	r3, [r3, #16]
 8003d0c:	4939      	ldr	r1, [pc, #228]	@ (8003df4 <HAL_RCC_ClockConfig+0x358>)
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 0308 	and.w	r3, r3, #8
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d010      	beq.n	8003d40 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	695a      	ldr	r2, [r3, #20]
 8003d22:	4b34      	ldr	r3, [pc, #208]	@ (8003df4 <HAL_RCC_ClockConfig+0x358>)
 8003d24:	69db      	ldr	r3, [r3, #28]
 8003d26:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d208      	bcs.n	8003d40 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003d2e:	4b31      	ldr	r3, [pc, #196]	@ (8003df4 <HAL_RCC_ClockConfig+0x358>)
 8003d30:	69db      	ldr	r3, [r3, #28]
 8003d32:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	695b      	ldr	r3, [r3, #20]
 8003d3a:	492e      	ldr	r1, [pc, #184]	@ (8003df4 <HAL_RCC_ClockConfig+0x358>)
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0310 	and.w	r3, r3, #16
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d010      	beq.n	8003d6e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	699a      	ldr	r2, [r3, #24]
 8003d50:	4b28      	ldr	r3, [pc, #160]	@ (8003df4 <HAL_RCC_ClockConfig+0x358>)
 8003d52:	69db      	ldr	r3, [r3, #28]
 8003d54:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	d208      	bcs.n	8003d6e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003d5c:	4b25      	ldr	r3, [pc, #148]	@ (8003df4 <HAL_RCC_ClockConfig+0x358>)
 8003d5e:	69db      	ldr	r3, [r3, #28]
 8003d60:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	699b      	ldr	r3, [r3, #24]
 8003d68:	4922      	ldr	r1, [pc, #136]	@ (8003df4 <HAL_RCC_ClockConfig+0x358>)
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 0320 	and.w	r3, r3, #32
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d010      	beq.n	8003d9c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	69da      	ldr	r2, [r3, #28]
 8003d7e:	4b1d      	ldr	r3, [pc, #116]	@ (8003df4 <HAL_RCC_ClockConfig+0x358>)
 8003d80:	6a1b      	ldr	r3, [r3, #32]
 8003d82:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d208      	bcs.n	8003d9c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003d8a:	4b1a      	ldr	r3, [pc, #104]	@ (8003df4 <HAL_RCC_ClockConfig+0x358>)
 8003d8c:	6a1b      	ldr	r3, [r3, #32]
 8003d8e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	69db      	ldr	r3, [r3, #28]
 8003d96:	4917      	ldr	r1, [pc, #92]	@ (8003df4 <HAL_RCC_ClockConfig+0x358>)
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003d9c:	f000 f834 	bl	8003e08 <HAL_RCC_GetSysClockFreq>
 8003da0:	4602      	mov	r2, r0
 8003da2:	4b14      	ldr	r3, [pc, #80]	@ (8003df4 <HAL_RCC_ClockConfig+0x358>)
 8003da4:	699b      	ldr	r3, [r3, #24]
 8003da6:	0a1b      	lsrs	r3, r3, #8
 8003da8:	f003 030f 	and.w	r3, r3, #15
 8003dac:	4912      	ldr	r1, [pc, #72]	@ (8003df8 <HAL_RCC_ClockConfig+0x35c>)
 8003dae:	5ccb      	ldrb	r3, [r1, r3]
 8003db0:	f003 031f 	and.w	r3, r3, #31
 8003db4:	fa22 f303 	lsr.w	r3, r2, r3
 8003db8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003dba:	4b0e      	ldr	r3, [pc, #56]	@ (8003df4 <HAL_RCC_ClockConfig+0x358>)
 8003dbc:	699b      	ldr	r3, [r3, #24]
 8003dbe:	f003 030f 	and.w	r3, r3, #15
 8003dc2:	4a0d      	ldr	r2, [pc, #52]	@ (8003df8 <HAL_RCC_ClockConfig+0x35c>)
 8003dc4:	5cd3      	ldrb	r3, [r2, r3]
 8003dc6:	f003 031f 	and.w	r3, r3, #31
 8003dca:	693a      	ldr	r2, [r7, #16]
 8003dcc:	fa22 f303 	lsr.w	r3, r2, r3
 8003dd0:	4a0a      	ldr	r2, [pc, #40]	@ (8003dfc <HAL_RCC_ClockConfig+0x360>)
 8003dd2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003dd4:	4a0a      	ldr	r2, [pc, #40]	@ (8003e00 <HAL_RCC_ClockConfig+0x364>)
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003dda:	4b0a      	ldr	r3, [pc, #40]	@ (8003e04 <HAL_RCC_ClockConfig+0x368>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4618      	mov	r0, r3
 8003de0:	f7fd fe80 	bl	8001ae4 <HAL_InitTick>
 8003de4:	4603      	mov	r3, r0
 8003de6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3718      	adds	r7, #24
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	58024400 	.word	0x58024400
 8003df8:	08010d30 	.word	0x08010d30
 8003dfc:	24000004 	.word	0x24000004
 8003e00:	24000000 	.word	0x24000000
 8003e04:	24000008 	.word	0x24000008

08003e08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b089      	sub	sp, #36	@ 0x24
 8003e0c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e0e:	4bb3      	ldr	r3, [pc, #716]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e10:	691b      	ldr	r3, [r3, #16]
 8003e12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e16:	2b18      	cmp	r3, #24
 8003e18:	f200 8155 	bhi.w	80040c6 <HAL_RCC_GetSysClockFreq+0x2be>
 8003e1c:	a201      	add	r2, pc, #4	@ (adr r2, 8003e24 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e22:	bf00      	nop
 8003e24:	08003e89 	.word	0x08003e89
 8003e28:	080040c7 	.word	0x080040c7
 8003e2c:	080040c7 	.word	0x080040c7
 8003e30:	080040c7 	.word	0x080040c7
 8003e34:	080040c7 	.word	0x080040c7
 8003e38:	080040c7 	.word	0x080040c7
 8003e3c:	080040c7 	.word	0x080040c7
 8003e40:	080040c7 	.word	0x080040c7
 8003e44:	08003eaf 	.word	0x08003eaf
 8003e48:	080040c7 	.word	0x080040c7
 8003e4c:	080040c7 	.word	0x080040c7
 8003e50:	080040c7 	.word	0x080040c7
 8003e54:	080040c7 	.word	0x080040c7
 8003e58:	080040c7 	.word	0x080040c7
 8003e5c:	080040c7 	.word	0x080040c7
 8003e60:	080040c7 	.word	0x080040c7
 8003e64:	08003eb5 	.word	0x08003eb5
 8003e68:	080040c7 	.word	0x080040c7
 8003e6c:	080040c7 	.word	0x080040c7
 8003e70:	080040c7 	.word	0x080040c7
 8003e74:	080040c7 	.word	0x080040c7
 8003e78:	080040c7 	.word	0x080040c7
 8003e7c:	080040c7 	.word	0x080040c7
 8003e80:	080040c7 	.word	0x080040c7
 8003e84:	08003ebb 	.word	0x08003ebb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003e88:	4b94      	ldr	r3, [pc, #592]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0320 	and.w	r3, r3, #32
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d009      	beq.n	8003ea8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003e94:	4b91      	ldr	r3, [pc, #580]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	08db      	lsrs	r3, r3, #3
 8003e9a:	f003 0303 	and.w	r3, r3, #3
 8003e9e:	4a90      	ldr	r2, [pc, #576]	@ (80040e0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003ea0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ea4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003ea6:	e111      	b.n	80040cc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003ea8:	4b8d      	ldr	r3, [pc, #564]	@ (80040e0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003eaa:	61bb      	str	r3, [r7, #24]
      break;
 8003eac:	e10e      	b.n	80040cc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003eae:	4b8d      	ldr	r3, [pc, #564]	@ (80040e4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003eb0:	61bb      	str	r3, [r7, #24]
      break;
 8003eb2:	e10b      	b.n	80040cc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003eb4:	4b8c      	ldr	r3, [pc, #560]	@ (80040e8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003eb6:	61bb      	str	r3, [r7, #24]
      break;
 8003eb8:	e108      	b.n	80040cc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003eba:	4b88      	ldr	r3, [pc, #544]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ebe:	f003 0303 	and.w	r3, r3, #3
 8003ec2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003ec4:	4b85      	ldr	r3, [pc, #532]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ec8:	091b      	lsrs	r3, r3, #4
 8003eca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ece:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003ed0:	4b82      	ldr	r3, [pc, #520]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ed4:	f003 0301 	and.w	r3, r3, #1
 8003ed8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003eda:	4b80      	ldr	r3, [pc, #512]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003edc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ede:	08db      	lsrs	r3, r3, #3
 8003ee0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003ee4:	68fa      	ldr	r2, [r7, #12]
 8003ee6:	fb02 f303 	mul.w	r3, r2, r3
 8003eea:	ee07 3a90 	vmov	s15, r3
 8003eee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ef2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	f000 80e1 	beq.w	80040c0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	f000 8083 	beq.w	800400c <HAL_RCC_GetSysClockFreq+0x204>
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	f200 80a1 	bhi.w	8004050 <HAL_RCC_GetSysClockFreq+0x248>
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d003      	beq.n	8003f1c <HAL_RCC_GetSysClockFreq+0x114>
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d056      	beq.n	8003fc8 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003f1a:	e099      	b.n	8004050 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f1c:	4b6f      	ldr	r3, [pc, #444]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 0320 	and.w	r3, r3, #32
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d02d      	beq.n	8003f84 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003f28:	4b6c      	ldr	r3, [pc, #432]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	08db      	lsrs	r3, r3, #3
 8003f2e:	f003 0303 	and.w	r3, r3, #3
 8003f32:	4a6b      	ldr	r2, [pc, #428]	@ (80040e0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003f34:	fa22 f303 	lsr.w	r3, r2, r3
 8003f38:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	ee07 3a90 	vmov	s15, r3
 8003f40:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	ee07 3a90 	vmov	s15, r3
 8003f4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f52:	4b62      	ldr	r3, [pc, #392]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f5a:	ee07 3a90 	vmov	s15, r3
 8003f5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f62:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f66:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80040ec <HAL_RCC_GetSysClockFreq+0x2e4>
 8003f6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f7e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003f82:	e087      	b.n	8004094 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	ee07 3a90 	vmov	s15, r3
 8003f8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f8e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80040f0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003f92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f96:	4b51      	ldr	r3, [pc, #324]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f9e:	ee07 3a90 	vmov	s15, r3
 8003fa2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fa6:	ed97 6a02 	vldr	s12, [r7, #8]
 8003faa:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80040ec <HAL_RCC_GetSysClockFreq+0x2e4>
 8003fae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fc2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003fc6:	e065      	b.n	8004094 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	ee07 3a90 	vmov	s15, r3
 8003fce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fd2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80040f4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003fd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fda:	4b40      	ldr	r3, [pc, #256]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fe2:	ee07 3a90 	vmov	s15, r3
 8003fe6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fea:	ed97 6a02 	vldr	s12, [r7, #8]
 8003fee:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80040ec <HAL_RCC_GetSysClockFreq+0x2e4>
 8003ff2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ff6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ffa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ffe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004002:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004006:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800400a:	e043      	b.n	8004094 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	ee07 3a90 	vmov	s15, r3
 8004012:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004016:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80040f8 <HAL_RCC_GetSysClockFreq+0x2f0>
 800401a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800401e:	4b2f      	ldr	r3, [pc, #188]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004022:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004026:	ee07 3a90 	vmov	s15, r3
 800402a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800402e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004032:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80040ec <HAL_RCC_GetSysClockFreq+0x2e4>
 8004036:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800403a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800403e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004042:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004046:	ee67 7a27 	vmul.f32	s15, s14, s15
 800404a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800404e:	e021      	b.n	8004094 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	ee07 3a90 	vmov	s15, r3
 8004056:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800405a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80040f4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800405e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004062:	4b1e      	ldr	r3, [pc, #120]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004066:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800406a:	ee07 3a90 	vmov	s15, r3
 800406e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004072:	ed97 6a02 	vldr	s12, [r7, #8]
 8004076:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80040ec <HAL_RCC_GetSysClockFreq+0x2e4>
 800407a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800407e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004082:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004086:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800408a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800408e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004092:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004094:	4b11      	ldr	r3, [pc, #68]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004098:	0a5b      	lsrs	r3, r3, #9
 800409a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800409e:	3301      	adds	r3, #1
 80040a0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	ee07 3a90 	vmov	s15, r3
 80040a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80040ac:	edd7 6a07 	vldr	s13, [r7, #28]
 80040b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040b8:	ee17 3a90 	vmov	r3, s15
 80040bc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80040be:	e005      	b.n	80040cc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80040c0:	2300      	movs	r3, #0
 80040c2:	61bb      	str	r3, [r7, #24]
      break;
 80040c4:	e002      	b.n	80040cc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80040c6:	4b07      	ldr	r3, [pc, #28]	@ (80040e4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80040c8:	61bb      	str	r3, [r7, #24]
      break;
 80040ca:	bf00      	nop
  }

  return sysclockfreq;
 80040cc:	69bb      	ldr	r3, [r7, #24]
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3724      	adds	r7, #36	@ 0x24
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr
 80040da:	bf00      	nop
 80040dc:	58024400 	.word	0x58024400
 80040e0:	03d09000 	.word	0x03d09000
 80040e4:	003d0900 	.word	0x003d0900
 80040e8:	007a1200 	.word	0x007a1200
 80040ec:	46000000 	.word	0x46000000
 80040f0:	4c742400 	.word	0x4c742400
 80040f4:	4a742400 	.word	0x4a742400
 80040f8:	4af42400 	.word	0x4af42400

080040fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b082      	sub	sp, #8
 8004100:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004102:	f7ff fe81 	bl	8003e08 <HAL_RCC_GetSysClockFreq>
 8004106:	4602      	mov	r2, r0
 8004108:	4b10      	ldr	r3, [pc, #64]	@ (800414c <HAL_RCC_GetHCLKFreq+0x50>)
 800410a:	699b      	ldr	r3, [r3, #24]
 800410c:	0a1b      	lsrs	r3, r3, #8
 800410e:	f003 030f 	and.w	r3, r3, #15
 8004112:	490f      	ldr	r1, [pc, #60]	@ (8004150 <HAL_RCC_GetHCLKFreq+0x54>)
 8004114:	5ccb      	ldrb	r3, [r1, r3]
 8004116:	f003 031f 	and.w	r3, r3, #31
 800411a:	fa22 f303 	lsr.w	r3, r2, r3
 800411e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004120:	4b0a      	ldr	r3, [pc, #40]	@ (800414c <HAL_RCC_GetHCLKFreq+0x50>)
 8004122:	699b      	ldr	r3, [r3, #24]
 8004124:	f003 030f 	and.w	r3, r3, #15
 8004128:	4a09      	ldr	r2, [pc, #36]	@ (8004150 <HAL_RCC_GetHCLKFreq+0x54>)
 800412a:	5cd3      	ldrb	r3, [r2, r3]
 800412c:	f003 031f 	and.w	r3, r3, #31
 8004130:	687a      	ldr	r2, [r7, #4]
 8004132:	fa22 f303 	lsr.w	r3, r2, r3
 8004136:	4a07      	ldr	r2, [pc, #28]	@ (8004154 <HAL_RCC_GetHCLKFreq+0x58>)
 8004138:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800413a:	4a07      	ldr	r2, [pc, #28]	@ (8004158 <HAL_RCC_GetHCLKFreq+0x5c>)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004140:	4b04      	ldr	r3, [pc, #16]	@ (8004154 <HAL_RCC_GetHCLKFreq+0x58>)
 8004142:	681b      	ldr	r3, [r3, #0]
}
 8004144:	4618      	mov	r0, r3
 8004146:	3708      	adds	r7, #8
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}
 800414c:	58024400 	.word	0x58024400
 8004150:	08010d30 	.word	0x08010d30
 8004154:	24000004 	.word	0x24000004
 8004158:	24000000 	.word	0x24000000

0800415c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004160:	f7ff ffcc 	bl	80040fc <HAL_RCC_GetHCLKFreq>
 8004164:	4602      	mov	r2, r0
 8004166:	4b06      	ldr	r3, [pc, #24]	@ (8004180 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004168:	69db      	ldr	r3, [r3, #28]
 800416a:	091b      	lsrs	r3, r3, #4
 800416c:	f003 0307 	and.w	r3, r3, #7
 8004170:	4904      	ldr	r1, [pc, #16]	@ (8004184 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004172:	5ccb      	ldrb	r3, [r1, r3]
 8004174:	f003 031f 	and.w	r3, r3, #31
 8004178:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800417c:	4618      	mov	r0, r3
 800417e:	bd80      	pop	{r7, pc}
 8004180:	58024400 	.word	0x58024400
 8004184:	08010d30 	.word	0x08010d30

08004188 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800418c:	f7ff ffb6 	bl	80040fc <HAL_RCC_GetHCLKFreq>
 8004190:	4602      	mov	r2, r0
 8004192:	4b06      	ldr	r3, [pc, #24]	@ (80041ac <HAL_RCC_GetPCLK2Freq+0x24>)
 8004194:	69db      	ldr	r3, [r3, #28]
 8004196:	0a1b      	lsrs	r3, r3, #8
 8004198:	f003 0307 	and.w	r3, r3, #7
 800419c:	4904      	ldr	r1, [pc, #16]	@ (80041b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800419e:	5ccb      	ldrb	r3, [r1, r3]
 80041a0:	f003 031f 	and.w	r3, r3, #31
 80041a4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	58024400 	.word	0x58024400
 80041b0:	08010d30 	.word	0x08010d30

080041b4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	223f      	movs	r2, #63	@ 0x3f
 80041c2:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80041c4:	4b1a      	ldr	r3, [pc, #104]	@ (8004230 <HAL_RCC_GetClockConfig+0x7c>)
 80041c6:	691b      	ldr	r3, [r3, #16]
 80041c8:	f003 0207 	and.w	r2, r3, #7
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80041d0:	4b17      	ldr	r3, [pc, #92]	@ (8004230 <HAL_RCC_GetClockConfig+0x7c>)
 80041d2:	699b      	ldr	r3, [r3, #24]
 80041d4:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80041dc:	4b14      	ldr	r3, [pc, #80]	@ (8004230 <HAL_RCC_GetClockConfig+0x7c>)
 80041de:	699b      	ldr	r3, [r3, #24]
 80041e0:	f003 020f 	and.w	r2, r3, #15
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80041e8:	4b11      	ldr	r3, [pc, #68]	@ (8004230 <HAL_RCC_GetClockConfig+0x7c>)
 80041ea:	699b      	ldr	r3, [r3, #24]
 80041ec:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80041f4:	4b0e      	ldr	r3, [pc, #56]	@ (8004230 <HAL_RCC_GetClockConfig+0x7c>)
 80041f6:	69db      	ldr	r3, [r3, #28]
 80041f8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8004200:	4b0b      	ldr	r3, [pc, #44]	@ (8004230 <HAL_RCC_GetClockConfig+0x7c>)
 8004202:	69db      	ldr	r3, [r3, #28]
 8004204:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800420c:	4b08      	ldr	r3, [pc, #32]	@ (8004230 <HAL_RCC_GetClockConfig+0x7c>)
 800420e:	6a1b      	ldr	r3, [r3, #32]
 8004210:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004218:	4b06      	ldr	r3, [pc, #24]	@ (8004234 <HAL_RCC_GetClockConfig+0x80>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 020f 	and.w	r2, r3, #15
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	601a      	str	r2, [r3, #0]
}
 8004224:	bf00      	nop
 8004226:	370c      	adds	r7, #12
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr
 8004230:	58024400 	.word	0x58024400
 8004234:	52002000 	.word	0x52002000

08004238 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004238:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800423c:	b0ca      	sub	sp, #296	@ 0x128
 800423e:	af00      	add	r7, sp, #0
 8004240:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004244:	2300      	movs	r3, #0
 8004246:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800424a:	2300      	movs	r3, #0
 800424c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004258:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800425c:	2500      	movs	r5, #0
 800425e:	ea54 0305 	orrs.w	r3, r4, r5
 8004262:	d049      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004264:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004268:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800426a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800426e:	d02f      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004270:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004274:	d828      	bhi.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004276:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800427a:	d01a      	beq.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800427c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004280:	d822      	bhi.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004282:	2b00      	cmp	r3, #0
 8004284:	d003      	beq.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004286:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800428a:	d007      	beq.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800428c:	e01c      	b.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800428e:	4bb8      	ldr	r3, [pc, #736]	@ (8004570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004292:	4ab7      	ldr	r2, [pc, #732]	@ (8004570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004294:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004298:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800429a:	e01a      	b.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800429c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a0:	3308      	adds	r3, #8
 80042a2:	2102      	movs	r1, #2
 80042a4:	4618      	mov	r0, r3
 80042a6:	f001 fc8f 	bl	8005bc8 <RCCEx_PLL2_Config>
 80042aa:	4603      	mov	r3, r0
 80042ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80042b0:	e00f      	b.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80042b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042b6:	3328      	adds	r3, #40	@ 0x28
 80042b8:	2102      	movs	r1, #2
 80042ba:	4618      	mov	r0, r3
 80042bc:	f001 fd36 	bl	8005d2c <RCCEx_PLL3_Config>
 80042c0:	4603      	mov	r3, r0
 80042c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80042c6:	e004      	b.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042ce:	e000      	b.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80042d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d10a      	bne.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80042da:	4ba5      	ldr	r3, [pc, #660]	@ (8004570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042de:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80042e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042e8:	4aa1      	ldr	r2, [pc, #644]	@ (8004570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042ea:	430b      	orrs	r3, r1
 80042ec:	6513      	str	r3, [r2, #80]	@ 0x50
 80042ee:	e003      	b.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80042f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004300:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004304:	f04f 0900 	mov.w	r9, #0
 8004308:	ea58 0309 	orrs.w	r3, r8, r9
 800430c:	d047      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800430e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004312:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004314:	2b04      	cmp	r3, #4
 8004316:	d82a      	bhi.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004318:	a201      	add	r2, pc, #4	@ (adr r2, 8004320 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800431a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800431e:	bf00      	nop
 8004320:	08004335 	.word	0x08004335
 8004324:	08004343 	.word	0x08004343
 8004328:	08004359 	.word	0x08004359
 800432c:	08004377 	.word	0x08004377
 8004330:	08004377 	.word	0x08004377
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004334:	4b8e      	ldr	r3, [pc, #568]	@ (8004570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004338:	4a8d      	ldr	r2, [pc, #564]	@ (8004570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800433a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800433e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004340:	e01a      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004342:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004346:	3308      	adds	r3, #8
 8004348:	2100      	movs	r1, #0
 800434a:	4618      	mov	r0, r3
 800434c:	f001 fc3c 	bl	8005bc8 <RCCEx_PLL2_Config>
 8004350:	4603      	mov	r3, r0
 8004352:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004356:	e00f      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004358:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800435c:	3328      	adds	r3, #40	@ 0x28
 800435e:	2100      	movs	r1, #0
 8004360:	4618      	mov	r0, r3
 8004362:	f001 fce3 	bl	8005d2c <RCCEx_PLL3_Config>
 8004366:	4603      	mov	r3, r0
 8004368:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800436c:	e004      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004374:	e000      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004376:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004378:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800437c:	2b00      	cmp	r3, #0
 800437e:	d10a      	bne.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004380:	4b7b      	ldr	r3, [pc, #492]	@ (8004570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004382:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004384:	f023 0107 	bic.w	r1, r3, #7
 8004388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800438c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800438e:	4a78      	ldr	r2, [pc, #480]	@ (8004570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004390:	430b      	orrs	r3, r1
 8004392:	6513      	str	r3, [r2, #80]	@ 0x50
 8004394:	e003      	b.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004396:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800439a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800439e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043a6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80043aa:	f04f 0b00 	mov.w	fp, #0
 80043ae:	ea5a 030b 	orrs.w	r3, sl, fp
 80043b2:	d04c      	beq.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80043b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043be:	d030      	beq.n	8004422 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80043c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043c4:	d829      	bhi.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80043c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80043c8:	d02d      	beq.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80043ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80043cc:	d825      	bhi.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80043ce:	2b80      	cmp	r3, #128	@ 0x80
 80043d0:	d018      	beq.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80043d2:	2b80      	cmp	r3, #128	@ 0x80
 80043d4:	d821      	bhi.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d002      	beq.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80043da:	2b40      	cmp	r3, #64	@ 0x40
 80043dc:	d007      	beq.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80043de:	e01c      	b.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043e0:	4b63      	ldr	r3, [pc, #396]	@ (8004570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043e4:	4a62      	ldr	r2, [pc, #392]	@ (8004570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80043ec:	e01c      	b.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80043ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043f2:	3308      	adds	r3, #8
 80043f4:	2100      	movs	r1, #0
 80043f6:	4618      	mov	r0, r3
 80043f8:	f001 fbe6 	bl	8005bc8 <RCCEx_PLL2_Config>
 80043fc:	4603      	mov	r3, r0
 80043fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004402:	e011      	b.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004404:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004408:	3328      	adds	r3, #40	@ 0x28
 800440a:	2100      	movs	r1, #0
 800440c:	4618      	mov	r0, r3
 800440e:	f001 fc8d 	bl	8005d2c <RCCEx_PLL3_Config>
 8004412:	4603      	mov	r3, r0
 8004414:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004418:	e006      	b.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004420:	e002      	b.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004422:	bf00      	nop
 8004424:	e000      	b.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004426:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004428:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800442c:	2b00      	cmp	r3, #0
 800442e:	d10a      	bne.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004430:	4b4f      	ldr	r3, [pc, #316]	@ (8004570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004432:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004434:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004438:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800443c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800443e:	4a4c      	ldr	r2, [pc, #304]	@ (8004570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004440:	430b      	orrs	r3, r1
 8004442:	6513      	str	r3, [r2, #80]	@ 0x50
 8004444:	e003      	b.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004446:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800444a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800444e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004456:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800445a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800445e:	2300      	movs	r3, #0
 8004460:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004464:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004468:	460b      	mov	r3, r1
 800446a:	4313      	orrs	r3, r2
 800446c:	d053      	beq.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800446e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004472:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004476:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800447a:	d035      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800447c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004480:	d82e      	bhi.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004482:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004486:	d031      	beq.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004488:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800448c:	d828      	bhi.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800448e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004492:	d01a      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004494:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004498:	d822      	bhi.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800449a:	2b00      	cmp	r3, #0
 800449c:	d003      	beq.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800449e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80044a2:	d007      	beq.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80044a4:	e01c      	b.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044a6:	4b32      	ldr	r3, [pc, #200]	@ (8004570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044aa:	4a31      	ldr	r2, [pc, #196]	@ (8004570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80044b2:	e01c      	b.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80044b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b8:	3308      	adds	r3, #8
 80044ba:	2100      	movs	r1, #0
 80044bc:	4618      	mov	r0, r3
 80044be:	f001 fb83 	bl	8005bc8 <RCCEx_PLL2_Config>
 80044c2:	4603      	mov	r3, r0
 80044c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80044c8:	e011      	b.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80044ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ce:	3328      	adds	r3, #40	@ 0x28
 80044d0:	2100      	movs	r1, #0
 80044d2:	4618      	mov	r0, r3
 80044d4:	f001 fc2a 	bl	8005d2c <RCCEx_PLL3_Config>
 80044d8:	4603      	mov	r3, r0
 80044da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80044de:	e006      	b.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044e6:	e002      	b.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80044e8:	bf00      	nop
 80044ea:	e000      	b.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80044ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d10b      	bne.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80044f6:	4b1e      	ldr	r3, [pc, #120]	@ (8004570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044fa:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80044fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004502:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004506:	4a1a      	ldr	r2, [pc, #104]	@ (8004570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004508:	430b      	orrs	r3, r1
 800450a:	6593      	str	r3, [r2, #88]	@ 0x58
 800450c:	e003      	b.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800450e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004512:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800451a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800451e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004522:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004526:	2300      	movs	r3, #0
 8004528:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800452c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004530:	460b      	mov	r3, r1
 8004532:	4313      	orrs	r3, r2
 8004534:	d056      	beq.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004536:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800453a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800453e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004542:	d038      	beq.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004544:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004548:	d831      	bhi.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x376>
 800454a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800454e:	d034      	beq.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004550:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004554:	d82b      	bhi.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004556:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800455a:	d01d      	beq.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800455c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004560:	d825      	bhi.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004562:	2b00      	cmp	r3, #0
 8004564:	d006      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004566:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800456a:	d00a      	beq.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800456c:	e01f      	b.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x376>
 800456e:	bf00      	nop
 8004570:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004574:	4ba2      	ldr	r3, [pc, #648]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004578:	4aa1      	ldr	r2, [pc, #644]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800457a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800457e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004580:	e01c      	b.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004586:	3308      	adds	r3, #8
 8004588:	2100      	movs	r1, #0
 800458a:	4618      	mov	r0, r3
 800458c:	f001 fb1c 	bl	8005bc8 <RCCEx_PLL2_Config>
 8004590:	4603      	mov	r3, r0
 8004592:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004596:	e011      	b.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800459c:	3328      	adds	r3, #40	@ 0x28
 800459e:	2100      	movs	r1, #0
 80045a0:	4618      	mov	r0, r3
 80045a2:	f001 fbc3 	bl	8005d2c <RCCEx_PLL3_Config>
 80045a6:	4603      	mov	r3, r0
 80045a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045ac:	e006      	b.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045b4:	e002      	b.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80045b6:	bf00      	nop
 80045b8:	e000      	b.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80045ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d10b      	bne.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80045c4:	4b8e      	ldr	r3, [pc, #568]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045c8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80045cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045d0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80045d4:	4a8a      	ldr	r2, [pc, #552]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045d6:	430b      	orrs	r3, r1
 80045d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80045da:	e003      	b.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80045e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ec:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80045f0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80045f4:	2300      	movs	r3, #0
 80045f6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80045fa:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80045fe:	460b      	mov	r3, r1
 8004600:	4313      	orrs	r3, r2
 8004602:	d03a      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004604:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800460a:	2b30      	cmp	r3, #48	@ 0x30
 800460c:	d01f      	beq.n	800464e <HAL_RCCEx_PeriphCLKConfig+0x416>
 800460e:	2b30      	cmp	r3, #48	@ 0x30
 8004610:	d819      	bhi.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004612:	2b20      	cmp	r3, #32
 8004614:	d00c      	beq.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004616:	2b20      	cmp	r3, #32
 8004618:	d815      	bhi.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800461a:	2b00      	cmp	r3, #0
 800461c:	d019      	beq.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800461e:	2b10      	cmp	r3, #16
 8004620:	d111      	bne.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004622:	4b77      	ldr	r3, [pc, #476]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004626:	4a76      	ldr	r2, [pc, #472]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004628:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800462c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800462e:	e011      	b.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004630:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004634:	3308      	adds	r3, #8
 8004636:	2102      	movs	r1, #2
 8004638:	4618      	mov	r0, r3
 800463a:	f001 fac5 	bl	8005bc8 <RCCEx_PLL2_Config>
 800463e:	4603      	mov	r3, r0
 8004640:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004644:	e006      	b.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800464c:	e002      	b.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800464e:	bf00      	nop
 8004650:	e000      	b.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004652:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004654:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004658:	2b00      	cmp	r3, #0
 800465a:	d10a      	bne.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800465c:	4b68      	ldr	r3, [pc, #416]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800465e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004660:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004664:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800466a:	4a65      	ldr	r2, [pc, #404]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800466c:	430b      	orrs	r3, r1
 800466e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004670:	e003      	b.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004672:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004676:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800467a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800467e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004682:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004686:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800468a:	2300      	movs	r3, #0
 800468c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004690:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004694:	460b      	mov	r3, r1
 8004696:	4313      	orrs	r3, r2
 8004698:	d051      	beq.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800469a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800469e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80046a4:	d035      	beq.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80046a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80046aa:	d82e      	bhi.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80046ac:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80046b0:	d031      	beq.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80046b2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80046b6:	d828      	bhi.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80046b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046bc:	d01a      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80046be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046c2:	d822      	bhi.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d003      	beq.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80046c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046cc:	d007      	beq.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80046ce:	e01c      	b.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046d0:	4b4b      	ldr	r3, [pc, #300]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046d4:	4a4a      	ldr	r2, [pc, #296]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80046dc:	e01c      	b.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80046de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046e2:	3308      	adds	r3, #8
 80046e4:	2100      	movs	r1, #0
 80046e6:	4618      	mov	r0, r3
 80046e8:	f001 fa6e 	bl	8005bc8 <RCCEx_PLL2_Config>
 80046ec:	4603      	mov	r3, r0
 80046ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80046f2:	e011      	b.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80046f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046f8:	3328      	adds	r3, #40	@ 0x28
 80046fa:	2100      	movs	r1, #0
 80046fc:	4618      	mov	r0, r3
 80046fe:	f001 fb15 	bl	8005d2c <RCCEx_PLL3_Config>
 8004702:	4603      	mov	r3, r0
 8004704:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004708:	e006      	b.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004710:	e002      	b.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004712:	bf00      	nop
 8004714:	e000      	b.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004716:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004718:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800471c:	2b00      	cmp	r3, #0
 800471e:	d10a      	bne.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004720:	4b37      	ldr	r3, [pc, #220]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004722:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004724:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004728:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800472c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800472e:	4a34      	ldr	r2, [pc, #208]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004730:	430b      	orrs	r3, r1
 8004732:	6513      	str	r3, [r2, #80]	@ 0x50
 8004734:	e003      	b.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004736:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800473a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800473e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004746:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800474a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800474e:	2300      	movs	r3, #0
 8004750:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004754:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004758:	460b      	mov	r3, r1
 800475a:	4313      	orrs	r3, r2
 800475c:	d056      	beq.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800475e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004762:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004764:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004768:	d033      	beq.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800476a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800476e:	d82c      	bhi.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004770:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004774:	d02f      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004776:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800477a:	d826      	bhi.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x592>
 800477c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004780:	d02b      	beq.n	80047da <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004782:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004786:	d820      	bhi.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004788:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800478c:	d012      	beq.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800478e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004792:	d81a      	bhi.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004794:	2b00      	cmp	r3, #0
 8004796:	d022      	beq.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004798:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800479c:	d115      	bne.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800479e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047a2:	3308      	adds	r3, #8
 80047a4:	2101      	movs	r1, #1
 80047a6:	4618      	mov	r0, r3
 80047a8:	f001 fa0e 	bl	8005bc8 <RCCEx_PLL2_Config>
 80047ac:	4603      	mov	r3, r0
 80047ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80047b2:	e015      	b.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80047b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b8:	3328      	adds	r3, #40	@ 0x28
 80047ba:	2101      	movs	r1, #1
 80047bc:	4618      	mov	r0, r3
 80047be:	f001 fab5 	bl	8005d2c <RCCEx_PLL3_Config>
 80047c2:	4603      	mov	r3, r0
 80047c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80047c8:	e00a      	b.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047d0:	e006      	b.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80047d2:	bf00      	nop
 80047d4:	e004      	b.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80047d6:	bf00      	nop
 80047d8:	e002      	b.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80047da:	bf00      	nop
 80047dc:	e000      	b.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80047de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d10d      	bne.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80047e8:	4b05      	ldr	r3, [pc, #20]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047ec:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80047f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047f6:	4a02      	ldr	r2, [pc, #8]	@ (8004800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047f8:	430b      	orrs	r3, r1
 80047fa:	6513      	str	r3, [r2, #80]	@ 0x50
 80047fc:	e006      	b.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80047fe:	bf00      	nop
 8004800:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004804:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004808:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800480c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004814:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004818:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800481c:	2300      	movs	r3, #0
 800481e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004822:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004826:	460b      	mov	r3, r1
 8004828:	4313      	orrs	r3, r2
 800482a:	d055      	beq.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800482c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004830:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004834:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004838:	d033      	beq.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800483a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800483e:	d82c      	bhi.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004840:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004844:	d02f      	beq.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004846:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800484a:	d826      	bhi.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800484c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004850:	d02b      	beq.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004852:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004856:	d820      	bhi.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004858:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800485c:	d012      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800485e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004862:	d81a      	bhi.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004864:	2b00      	cmp	r3, #0
 8004866:	d022      	beq.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004868:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800486c:	d115      	bne.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800486e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004872:	3308      	adds	r3, #8
 8004874:	2101      	movs	r1, #1
 8004876:	4618      	mov	r0, r3
 8004878:	f001 f9a6 	bl	8005bc8 <RCCEx_PLL2_Config>
 800487c:	4603      	mov	r3, r0
 800487e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004882:	e015      	b.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004888:	3328      	adds	r3, #40	@ 0x28
 800488a:	2101      	movs	r1, #1
 800488c:	4618      	mov	r0, r3
 800488e:	f001 fa4d 	bl	8005d2c <RCCEx_PLL3_Config>
 8004892:	4603      	mov	r3, r0
 8004894:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004898:	e00a      	b.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048a0:	e006      	b.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80048a2:	bf00      	nop
 80048a4:	e004      	b.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80048a6:	bf00      	nop
 80048a8:	e002      	b.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80048aa:	bf00      	nop
 80048ac:	e000      	b.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80048ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d10b      	bne.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80048b8:	4ba3      	ldr	r3, [pc, #652]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048bc:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80048c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048c4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80048c8:	4a9f      	ldr	r2, [pc, #636]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048ca:	430b      	orrs	r3, r1
 80048cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80048ce:	e003      	b.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80048d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048e0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80048e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80048e8:	2300      	movs	r3, #0
 80048ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80048ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80048f2:	460b      	mov	r3, r1
 80048f4:	4313      	orrs	r3, r2
 80048f6:	d037      	beq.n	8004968 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80048f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004902:	d00e      	beq.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004904:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004908:	d816      	bhi.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800490a:	2b00      	cmp	r3, #0
 800490c:	d018      	beq.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800490e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004912:	d111      	bne.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004914:	4b8c      	ldr	r3, [pc, #560]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004918:	4a8b      	ldr	r2, [pc, #556]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800491a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800491e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004920:	e00f      	b.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004926:	3308      	adds	r3, #8
 8004928:	2101      	movs	r1, #1
 800492a:	4618      	mov	r0, r3
 800492c:	f001 f94c 	bl	8005bc8 <RCCEx_PLL2_Config>
 8004930:	4603      	mov	r3, r0
 8004932:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004936:	e004      	b.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800493e:	e000      	b.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004940:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004942:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004946:	2b00      	cmp	r3, #0
 8004948:	d10a      	bne.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800494a:	4b7f      	ldr	r3, [pc, #508]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800494c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800494e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004956:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004958:	4a7b      	ldr	r2, [pc, #492]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800495a:	430b      	orrs	r3, r1
 800495c:	6513      	str	r3, [r2, #80]	@ 0x50
 800495e:	e003      	b.n	8004968 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004960:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004964:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004968:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800496c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004970:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004974:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004978:	2300      	movs	r3, #0
 800497a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800497e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004982:	460b      	mov	r3, r1
 8004984:	4313      	orrs	r3, r2
 8004986:	d039      	beq.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004988:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800498c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800498e:	2b03      	cmp	r3, #3
 8004990:	d81c      	bhi.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004992:	a201      	add	r2, pc, #4	@ (adr r2, 8004998 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004998:	080049d5 	.word	0x080049d5
 800499c:	080049a9 	.word	0x080049a9
 80049a0:	080049b7 	.word	0x080049b7
 80049a4:	080049d5 	.word	0x080049d5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049a8:	4b67      	ldr	r3, [pc, #412]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ac:	4a66      	ldr	r2, [pc, #408]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80049b4:	e00f      	b.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80049b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ba:	3308      	adds	r3, #8
 80049bc:	2102      	movs	r1, #2
 80049be:	4618      	mov	r0, r3
 80049c0:	f001 f902 	bl	8005bc8 <RCCEx_PLL2_Config>
 80049c4:	4603      	mov	r3, r0
 80049c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80049ca:	e004      	b.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049d2:	e000      	b.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80049d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d10a      	bne.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80049de:	4b5a      	ldr	r3, [pc, #360]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049e2:	f023 0103 	bic.w	r1, r3, #3
 80049e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049ec:	4a56      	ldr	r2, [pc, #344]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049ee:	430b      	orrs	r3, r1
 80049f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049f2:	e003      	b.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80049fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a04:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004a08:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004a12:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004a16:	460b      	mov	r3, r1
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	f000 809f 	beq.w	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a1e:	4b4b      	ldr	r3, [pc, #300]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4a4a      	ldr	r2, [pc, #296]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004a24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a28:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a2a:	f7fd fb05 	bl	8002038 <HAL_GetTick>
 8004a2e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a32:	e00b      	b.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a34:	f7fd fb00 	bl	8002038 <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	2b64      	cmp	r3, #100	@ 0x64
 8004a42:	d903      	bls.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004a44:	2303      	movs	r3, #3
 8004a46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a4a:	e005      	b.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a4c:	4b3f      	ldr	r3, [pc, #252]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d0ed      	beq.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004a58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d179      	bne.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004a60:	4b39      	ldr	r3, [pc, #228]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a62:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004a64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a68:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004a6c:	4053      	eors	r3, r2
 8004a6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d015      	beq.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004a76:	4b34      	ldr	r3, [pc, #208]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a7e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004a82:	4b31      	ldr	r3, [pc, #196]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a86:	4a30      	ldr	r2, [pc, #192]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a8c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004a8e:	4b2e      	ldr	r3, [pc, #184]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a92:	4a2d      	ldr	r2, [pc, #180]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a98:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004a9a:	4a2b      	ldr	r2, [pc, #172]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a9c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004aa0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004aa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aa6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004aaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004aae:	d118      	bne.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ab0:	f7fd fac2 	bl	8002038 <HAL_GetTick>
 8004ab4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ab8:	e00d      	b.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004aba:	f7fd fabd 	bl	8002038 <HAL_GetTick>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004ac4:	1ad2      	subs	r2, r2, r3
 8004ac6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d903      	bls.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004ad4:	e005      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ad6:	4b1c      	ldr	r3, [pc, #112]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ad8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ada:	f003 0302 	and.w	r3, r3, #2
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d0eb      	beq.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004ae2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d129      	bne.n	8004b3e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aee:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004af2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004af6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004afa:	d10e      	bne.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004afc:	4b12      	ldr	r3, [pc, #72]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004afe:	691b      	ldr	r3, [r3, #16]
 8004b00:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004b04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b08:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004b0c:	091a      	lsrs	r2, r3, #4
 8004b0e:	4b10      	ldr	r3, [pc, #64]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004b10:	4013      	ands	r3, r2
 8004b12:	4a0d      	ldr	r2, [pc, #52]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b14:	430b      	orrs	r3, r1
 8004b16:	6113      	str	r3, [r2, #16]
 8004b18:	e005      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b1c:	691b      	ldr	r3, [r3, #16]
 8004b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b20:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004b24:	6113      	str	r3, [r2, #16]
 8004b26:	4b08      	ldr	r3, [pc, #32]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b28:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004b2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b2e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004b32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b36:	4a04      	ldr	r2, [pc, #16]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b38:	430b      	orrs	r3, r1
 8004b3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b3c:	e00e      	b.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004b3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004b46:	e009      	b.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004b48:	58024400 	.word	0x58024400
 8004b4c:	58024800 	.word	0x58024800
 8004b50:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b58:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004b5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b64:	f002 0301 	and.w	r3, r2, #1
 8004b68:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004b72:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004b76:	460b      	mov	r3, r1
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	f000 8089 	beq.w	8004c90 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004b7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b82:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b84:	2b28      	cmp	r3, #40	@ 0x28
 8004b86:	d86b      	bhi.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004b88:	a201      	add	r2, pc, #4	@ (adr r2, 8004b90 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b8e:	bf00      	nop
 8004b90:	08004c69 	.word	0x08004c69
 8004b94:	08004c61 	.word	0x08004c61
 8004b98:	08004c61 	.word	0x08004c61
 8004b9c:	08004c61 	.word	0x08004c61
 8004ba0:	08004c61 	.word	0x08004c61
 8004ba4:	08004c61 	.word	0x08004c61
 8004ba8:	08004c61 	.word	0x08004c61
 8004bac:	08004c61 	.word	0x08004c61
 8004bb0:	08004c35 	.word	0x08004c35
 8004bb4:	08004c61 	.word	0x08004c61
 8004bb8:	08004c61 	.word	0x08004c61
 8004bbc:	08004c61 	.word	0x08004c61
 8004bc0:	08004c61 	.word	0x08004c61
 8004bc4:	08004c61 	.word	0x08004c61
 8004bc8:	08004c61 	.word	0x08004c61
 8004bcc:	08004c61 	.word	0x08004c61
 8004bd0:	08004c4b 	.word	0x08004c4b
 8004bd4:	08004c61 	.word	0x08004c61
 8004bd8:	08004c61 	.word	0x08004c61
 8004bdc:	08004c61 	.word	0x08004c61
 8004be0:	08004c61 	.word	0x08004c61
 8004be4:	08004c61 	.word	0x08004c61
 8004be8:	08004c61 	.word	0x08004c61
 8004bec:	08004c61 	.word	0x08004c61
 8004bf0:	08004c69 	.word	0x08004c69
 8004bf4:	08004c61 	.word	0x08004c61
 8004bf8:	08004c61 	.word	0x08004c61
 8004bfc:	08004c61 	.word	0x08004c61
 8004c00:	08004c61 	.word	0x08004c61
 8004c04:	08004c61 	.word	0x08004c61
 8004c08:	08004c61 	.word	0x08004c61
 8004c0c:	08004c61 	.word	0x08004c61
 8004c10:	08004c69 	.word	0x08004c69
 8004c14:	08004c61 	.word	0x08004c61
 8004c18:	08004c61 	.word	0x08004c61
 8004c1c:	08004c61 	.word	0x08004c61
 8004c20:	08004c61 	.word	0x08004c61
 8004c24:	08004c61 	.word	0x08004c61
 8004c28:	08004c61 	.word	0x08004c61
 8004c2c:	08004c61 	.word	0x08004c61
 8004c30:	08004c69 	.word	0x08004c69
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c38:	3308      	adds	r3, #8
 8004c3a:	2101      	movs	r1, #1
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	f000 ffc3 	bl	8005bc8 <RCCEx_PLL2_Config>
 8004c42:	4603      	mov	r3, r0
 8004c44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004c48:	e00f      	b.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c4e:	3328      	adds	r3, #40	@ 0x28
 8004c50:	2101      	movs	r1, #1
 8004c52:	4618      	mov	r0, r3
 8004c54:	f001 f86a 	bl	8005d2c <RCCEx_PLL3_Config>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004c5e:	e004      	b.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c66:	e000      	b.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004c68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d10a      	bne.n	8004c88 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004c72:	4bbf      	ldr	r3, [pc, #764]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c76:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004c7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c7e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c80:	4abb      	ldr	r2, [pc, #748]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c82:	430b      	orrs	r3, r1
 8004c84:	6553      	str	r3, [r2, #84]	@ 0x54
 8004c86:	e003      	b.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004c90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c98:	f002 0302 	and.w	r3, r2, #2
 8004c9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004ca6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004caa:	460b      	mov	r3, r1
 8004cac:	4313      	orrs	r3, r2
 8004cae:	d041      	beq.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cb4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004cb6:	2b05      	cmp	r3, #5
 8004cb8:	d824      	bhi.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004cba:	a201      	add	r2, pc, #4	@ (adr r2, 8004cc0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004cbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cc0:	08004d0d 	.word	0x08004d0d
 8004cc4:	08004cd9 	.word	0x08004cd9
 8004cc8:	08004cef 	.word	0x08004cef
 8004ccc:	08004d0d 	.word	0x08004d0d
 8004cd0:	08004d0d 	.word	0x08004d0d
 8004cd4:	08004d0d 	.word	0x08004d0d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004cd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cdc:	3308      	adds	r3, #8
 8004cde:	2101      	movs	r1, #1
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f000 ff71 	bl	8005bc8 <RCCEx_PLL2_Config>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004cec:	e00f      	b.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004cee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cf2:	3328      	adds	r3, #40	@ 0x28
 8004cf4:	2101      	movs	r1, #1
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f001 f818 	bl	8005d2c <RCCEx_PLL3_Config>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004d02:	e004      	b.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d0a:	e000      	b.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004d0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d10a      	bne.n	8004d2c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004d16:	4b96      	ldr	r3, [pc, #600]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d1a:	f023 0107 	bic.w	r1, r3, #7
 8004d1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d22:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d24:	4a92      	ldr	r2, [pc, #584]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d26:	430b      	orrs	r3, r1
 8004d28:	6553      	str	r3, [r2, #84]	@ 0x54
 8004d2a:	e003      	b.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d3c:	f002 0304 	and.w	r3, r2, #4
 8004d40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004d44:	2300      	movs	r3, #0
 8004d46:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004d4a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004d4e:	460b      	mov	r3, r1
 8004d50:	4313      	orrs	r3, r2
 8004d52:	d044      	beq.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004d54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d5c:	2b05      	cmp	r3, #5
 8004d5e:	d825      	bhi.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004d60:	a201      	add	r2, pc, #4	@ (adr r2, 8004d68 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d66:	bf00      	nop
 8004d68:	08004db5 	.word	0x08004db5
 8004d6c:	08004d81 	.word	0x08004d81
 8004d70:	08004d97 	.word	0x08004d97
 8004d74:	08004db5 	.word	0x08004db5
 8004d78:	08004db5 	.word	0x08004db5
 8004d7c:	08004db5 	.word	0x08004db5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004d80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d84:	3308      	adds	r3, #8
 8004d86:	2101      	movs	r1, #1
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f000 ff1d 	bl	8005bc8 <RCCEx_PLL2_Config>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004d94:	e00f      	b.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d9a:	3328      	adds	r3, #40	@ 0x28
 8004d9c:	2101      	movs	r1, #1
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f000 ffc4 	bl	8005d2c <RCCEx_PLL3_Config>
 8004da4:	4603      	mov	r3, r0
 8004da6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004daa:	e004      	b.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004db2:	e000      	b.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004db4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004db6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d10b      	bne.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004dbe:	4b6c      	ldr	r3, [pc, #432]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004dc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dc2:	f023 0107 	bic.w	r1, r3, #7
 8004dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004dce:	4a68      	ldr	r2, [pc, #416]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004dd0:	430b      	orrs	r3, r1
 8004dd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8004dd4:	e003      	b.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dd6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de6:	f002 0320 	and.w	r3, r2, #32
 8004dea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004dee:	2300      	movs	r3, #0
 8004df0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004df4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004df8:	460b      	mov	r3, r1
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	d055      	beq.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e0a:	d033      	beq.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004e0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e10:	d82c      	bhi.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004e12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e16:	d02f      	beq.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004e18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e1c:	d826      	bhi.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004e1e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004e22:	d02b      	beq.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004e24:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004e28:	d820      	bhi.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004e2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e2e:	d012      	beq.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004e30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e34:	d81a      	bhi.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d022      	beq.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004e3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e3e:	d115      	bne.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e44:	3308      	adds	r3, #8
 8004e46:	2100      	movs	r1, #0
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f000 febd 	bl	8005bc8 <RCCEx_PLL2_Config>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004e54:	e015      	b.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e5a:	3328      	adds	r3, #40	@ 0x28
 8004e5c:	2102      	movs	r1, #2
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f000 ff64 	bl	8005d2c <RCCEx_PLL3_Config>
 8004e64:	4603      	mov	r3, r0
 8004e66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004e6a:	e00a      	b.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e72:	e006      	b.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004e74:	bf00      	nop
 8004e76:	e004      	b.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004e78:	bf00      	nop
 8004e7a:	e002      	b.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004e7c:	bf00      	nop
 8004e7e:	e000      	b.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004e80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d10b      	bne.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004e8a:	4b39      	ldr	r3, [pc, #228]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e8e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e9a:	4a35      	ldr	r2, [pc, #212]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e9c:	430b      	orrs	r3, r1
 8004e9e:	6553      	str	r3, [r2, #84]	@ 0x54
 8004ea0:	e003      	b.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ea2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ea6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eb2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004eb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004eba:	2300      	movs	r3, #0
 8004ebc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004ec0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004ec4:	460b      	mov	r3, r1
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	d058      	beq.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004eca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ece:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004ed2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004ed6:	d033      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004ed8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004edc:	d82c      	bhi.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004ede:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ee2:	d02f      	beq.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004ee4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ee8:	d826      	bhi.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004eea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004eee:	d02b      	beq.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004ef0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ef4:	d820      	bhi.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004ef6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004efa:	d012      	beq.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004efc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f00:	d81a      	bhi.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d022      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004f06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f0a:	d115      	bne.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f10:	3308      	adds	r3, #8
 8004f12:	2100      	movs	r1, #0
 8004f14:	4618      	mov	r0, r3
 8004f16:	f000 fe57 	bl	8005bc8 <RCCEx_PLL2_Config>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004f20:	e015      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f26:	3328      	adds	r3, #40	@ 0x28
 8004f28:	2102      	movs	r1, #2
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f000 fefe 	bl	8005d2c <RCCEx_PLL3_Config>
 8004f30:	4603      	mov	r3, r0
 8004f32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004f36:	e00a      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f3e:	e006      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004f40:	bf00      	nop
 8004f42:	e004      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004f44:	bf00      	nop
 8004f46:	e002      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004f48:	bf00      	nop
 8004f4a:	e000      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004f4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d10e      	bne.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004f56:	4b06      	ldr	r3, [pc, #24]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f5a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004f5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f62:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f66:	4a02      	ldr	r2, [pc, #8]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f68:	430b      	orrs	r3, r1
 8004f6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f6c:	e006      	b.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004f6e:	bf00      	nop
 8004f70:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004f7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f84:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004f88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004f92:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004f96:	460b      	mov	r3, r1
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	d055      	beq.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004f9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fa0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004fa4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004fa8:	d033      	beq.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004faa:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004fae:	d82c      	bhi.n	800500a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004fb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fb4:	d02f      	beq.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004fb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fba:	d826      	bhi.n	800500a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004fbc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004fc0:	d02b      	beq.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004fc2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004fc6:	d820      	bhi.n	800500a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004fc8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004fcc:	d012      	beq.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004fce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004fd2:	d81a      	bhi.n	800500a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d022      	beq.n	800501e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004fd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fdc:	d115      	bne.n	800500a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004fde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fe2:	3308      	adds	r3, #8
 8004fe4:	2100      	movs	r1, #0
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f000 fdee 	bl	8005bc8 <RCCEx_PLL2_Config>
 8004fec:	4603      	mov	r3, r0
 8004fee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004ff2:	e015      	b.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ff8:	3328      	adds	r3, #40	@ 0x28
 8004ffa:	2102      	movs	r1, #2
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f000 fe95 	bl	8005d2c <RCCEx_PLL3_Config>
 8005002:	4603      	mov	r3, r0
 8005004:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005008:	e00a      	b.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005010:	e006      	b.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005012:	bf00      	nop
 8005014:	e004      	b.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005016:	bf00      	nop
 8005018:	e002      	b.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800501a:	bf00      	nop
 800501c:	e000      	b.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800501e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005020:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005024:	2b00      	cmp	r3, #0
 8005026:	d10b      	bne.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005028:	4ba1      	ldr	r3, [pc, #644]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800502a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800502c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005030:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005034:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005038:	4a9d      	ldr	r2, [pc, #628]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800503a:	430b      	orrs	r3, r1
 800503c:	6593      	str	r3, [r2, #88]	@ 0x58
 800503e:	e003      	b.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005040:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005044:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005048:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800504c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005050:	f002 0308 	and.w	r3, r2, #8
 8005054:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005058:	2300      	movs	r3, #0
 800505a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800505e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005062:	460b      	mov	r3, r1
 8005064:	4313      	orrs	r3, r2
 8005066:	d01e      	beq.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005068:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800506c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005070:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005074:	d10c      	bne.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005076:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800507a:	3328      	adds	r3, #40	@ 0x28
 800507c:	2102      	movs	r1, #2
 800507e:	4618      	mov	r0, r3
 8005080:	f000 fe54 	bl	8005d2c <RCCEx_PLL3_Config>
 8005084:	4603      	mov	r3, r0
 8005086:	2b00      	cmp	r3, #0
 8005088:	d002      	beq.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005090:	4b87      	ldr	r3, [pc, #540]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005094:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800509c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050a0:	4a83      	ldr	r2, [pc, #524]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050a2:	430b      	orrs	r3, r1
 80050a4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80050a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ae:	f002 0310 	and.w	r3, r2, #16
 80050b2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80050b6:	2300      	movs	r3, #0
 80050b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80050bc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80050c0:	460b      	mov	r3, r1
 80050c2:	4313      	orrs	r3, r2
 80050c4:	d01e      	beq.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80050c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80050ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050d2:	d10c      	bne.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80050d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d8:	3328      	adds	r3, #40	@ 0x28
 80050da:	2102      	movs	r1, #2
 80050dc:	4618      	mov	r0, r3
 80050de:	f000 fe25 	bl	8005d2c <RCCEx_PLL3_Config>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d002      	beq.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80050ee:	4b70      	ldr	r3, [pc, #448]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050f2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80050f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80050fe:	4a6c      	ldr	r2, [pc, #432]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005100:	430b      	orrs	r3, r1
 8005102:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005104:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800510c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005110:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005114:	2300      	movs	r3, #0
 8005116:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800511a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800511e:	460b      	mov	r3, r1
 8005120:	4313      	orrs	r3, r2
 8005122:	d03e      	beq.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005124:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005128:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800512c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005130:	d022      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005132:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005136:	d81b      	bhi.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005138:	2b00      	cmp	r3, #0
 800513a:	d003      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800513c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005140:	d00b      	beq.n	800515a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005142:	e015      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005148:	3308      	adds	r3, #8
 800514a:	2100      	movs	r1, #0
 800514c:	4618      	mov	r0, r3
 800514e:	f000 fd3b 	bl	8005bc8 <RCCEx_PLL2_Config>
 8005152:	4603      	mov	r3, r0
 8005154:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005158:	e00f      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800515a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800515e:	3328      	adds	r3, #40	@ 0x28
 8005160:	2102      	movs	r1, #2
 8005162:	4618      	mov	r0, r3
 8005164:	f000 fde2 	bl	8005d2c <RCCEx_PLL3_Config>
 8005168:	4603      	mov	r3, r0
 800516a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800516e:	e004      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005176:	e000      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005178:	bf00      	nop
    }

    if (ret == HAL_OK)
 800517a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800517e:	2b00      	cmp	r3, #0
 8005180:	d10b      	bne.n	800519a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005182:	4b4b      	ldr	r3, [pc, #300]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005184:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005186:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800518a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800518e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005192:	4a47      	ldr	r2, [pc, #284]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005194:	430b      	orrs	r3, r1
 8005196:	6593      	str	r3, [r2, #88]	@ 0x58
 8005198:	e003      	b.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800519a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800519e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80051a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051aa:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80051ae:	67bb      	str	r3, [r7, #120]	@ 0x78
 80051b0:	2300      	movs	r3, #0
 80051b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80051b4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80051b8:	460b      	mov	r3, r1
 80051ba:	4313      	orrs	r3, r2
 80051bc:	d03b      	beq.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80051be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051c6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80051ca:	d01f      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80051cc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80051d0:	d818      	bhi.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80051d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051d6:	d003      	beq.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80051d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80051dc:	d007      	beq.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80051de:	e011      	b.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051e0:	4b33      	ldr	r3, [pc, #204]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051e4:	4a32      	ldr	r2, [pc, #200]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80051ec:	e00f      	b.n	800520e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80051ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051f2:	3328      	adds	r3, #40	@ 0x28
 80051f4:	2101      	movs	r1, #1
 80051f6:	4618      	mov	r0, r3
 80051f8:	f000 fd98 	bl	8005d2c <RCCEx_PLL3_Config>
 80051fc:	4603      	mov	r3, r0
 80051fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005202:	e004      	b.n	800520e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800520a:	e000      	b.n	800520e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800520c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800520e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005212:	2b00      	cmp	r3, #0
 8005214:	d10b      	bne.n	800522e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005216:	4b26      	ldr	r3, [pc, #152]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005218:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800521a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800521e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005226:	4a22      	ldr	r2, [pc, #136]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005228:	430b      	orrs	r3, r1
 800522a:	6553      	str	r3, [r2, #84]	@ 0x54
 800522c:	e003      	b.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800522e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005232:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800523a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800523e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005242:	673b      	str	r3, [r7, #112]	@ 0x70
 8005244:	2300      	movs	r3, #0
 8005246:	677b      	str	r3, [r7, #116]	@ 0x74
 8005248:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800524c:	460b      	mov	r3, r1
 800524e:	4313      	orrs	r3, r2
 8005250:	d034      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005256:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005258:	2b00      	cmp	r3, #0
 800525a:	d003      	beq.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800525c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005260:	d007      	beq.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005262:	e011      	b.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005264:	4b12      	ldr	r3, [pc, #72]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005268:	4a11      	ldr	r2, [pc, #68]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800526a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800526e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005270:	e00e      	b.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005272:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005276:	3308      	adds	r3, #8
 8005278:	2102      	movs	r1, #2
 800527a:	4618      	mov	r0, r3
 800527c:	f000 fca4 	bl	8005bc8 <RCCEx_PLL2_Config>
 8005280:	4603      	mov	r3, r0
 8005282:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005286:	e003      	b.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005288:	2301      	movs	r3, #1
 800528a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800528e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005290:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005294:	2b00      	cmp	r3, #0
 8005296:	d10d      	bne.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005298:	4b05      	ldr	r3, [pc, #20]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800529a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800529c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80052a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052a6:	4a02      	ldr	r2, [pc, #8]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052a8:	430b      	orrs	r3, r1
 80052aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80052ac:	e006      	b.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80052ae:	bf00      	nop
 80052b0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80052bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052c4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80052c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80052ca:	2300      	movs	r3, #0
 80052cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80052ce:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80052d2:	460b      	mov	r3, r1
 80052d4:	4313      	orrs	r3, r2
 80052d6:	d00c      	beq.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80052d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052dc:	3328      	adds	r3, #40	@ 0x28
 80052de:	2102      	movs	r1, #2
 80052e0:	4618      	mov	r0, r3
 80052e2:	f000 fd23 	bl	8005d2c <RCCEx_PLL3_Config>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d002      	beq.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80052f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052fa:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80052fe:	663b      	str	r3, [r7, #96]	@ 0x60
 8005300:	2300      	movs	r3, #0
 8005302:	667b      	str	r3, [r7, #100]	@ 0x64
 8005304:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005308:	460b      	mov	r3, r1
 800530a:	4313      	orrs	r3, r2
 800530c:	d038      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800530e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005312:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005316:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800531a:	d018      	beq.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800531c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005320:	d811      	bhi.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005322:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005326:	d014      	beq.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005328:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800532c:	d80b      	bhi.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800532e:	2b00      	cmp	r3, #0
 8005330:	d011      	beq.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005332:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005336:	d106      	bne.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005338:	4bc3      	ldr	r3, [pc, #780]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800533a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800533c:	4ac2      	ldr	r2, [pc, #776]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800533e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005342:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005344:	e008      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800534c:	e004      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800534e:	bf00      	nop
 8005350:	e002      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005352:	bf00      	nop
 8005354:	e000      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005356:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005358:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800535c:	2b00      	cmp	r3, #0
 800535e:	d10b      	bne.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005360:	4bb9      	ldr	r3, [pc, #740]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005362:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005364:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800536c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005370:	4ab5      	ldr	r2, [pc, #724]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005372:	430b      	orrs	r3, r1
 8005374:	6553      	str	r3, [r2, #84]	@ 0x54
 8005376:	e003      	b.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005378:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800537c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005380:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005388:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800538c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800538e:	2300      	movs	r3, #0
 8005390:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005392:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005396:	460b      	mov	r3, r1
 8005398:	4313      	orrs	r3, r2
 800539a:	d009      	beq.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800539c:	4baa      	ldr	r3, [pc, #680]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800539e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053a0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80053a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053aa:	4aa7      	ldr	r2, [pc, #668]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053ac:	430b      	orrs	r3, r1
 80053ae:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80053b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80053bc:	653b      	str	r3, [r7, #80]	@ 0x50
 80053be:	2300      	movs	r3, #0
 80053c0:	657b      	str	r3, [r7, #84]	@ 0x54
 80053c2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80053c6:	460b      	mov	r3, r1
 80053c8:	4313      	orrs	r3, r2
 80053ca:	d00a      	beq.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80053cc:	4b9e      	ldr	r3, [pc, #632]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053ce:	691b      	ldr	r3, [r3, #16]
 80053d0:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80053d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053d8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80053dc:	4a9a      	ldr	r2, [pc, #616]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053de:	430b      	orrs	r3, r1
 80053e0:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80053e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ea:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80053ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80053f0:	2300      	movs	r3, #0
 80053f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053f4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80053f8:	460b      	mov	r3, r1
 80053fa:	4313      	orrs	r3, r2
 80053fc:	d009      	beq.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80053fe:	4b92      	ldr	r3, [pc, #584]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005400:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005402:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800540a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800540c:	4a8e      	ldr	r2, [pc, #568]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800540e:	430b      	orrs	r3, r1
 8005410:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800541a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800541e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005420:	2300      	movs	r3, #0
 8005422:	647b      	str	r3, [r7, #68]	@ 0x44
 8005424:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005428:	460b      	mov	r3, r1
 800542a:	4313      	orrs	r3, r2
 800542c:	d00e      	beq.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800542e:	4b86      	ldr	r3, [pc, #536]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005430:	691b      	ldr	r3, [r3, #16]
 8005432:	4a85      	ldr	r2, [pc, #532]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005434:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005438:	6113      	str	r3, [r2, #16]
 800543a:	4b83      	ldr	r3, [pc, #524]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800543c:	6919      	ldr	r1, [r3, #16]
 800543e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005442:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005446:	4a80      	ldr	r2, [pc, #512]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005448:	430b      	orrs	r3, r1
 800544a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800544c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005454:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005458:	63bb      	str	r3, [r7, #56]	@ 0x38
 800545a:	2300      	movs	r3, #0
 800545c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800545e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005462:	460b      	mov	r3, r1
 8005464:	4313      	orrs	r3, r2
 8005466:	d009      	beq.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005468:	4b77      	ldr	r3, [pc, #476]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800546a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800546c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005470:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005474:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005476:	4a74      	ldr	r2, [pc, #464]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005478:	430b      	orrs	r3, r1
 800547a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800547c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005484:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005488:	633b      	str	r3, [r7, #48]	@ 0x30
 800548a:	2300      	movs	r3, #0
 800548c:	637b      	str	r3, [r7, #52]	@ 0x34
 800548e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005492:	460b      	mov	r3, r1
 8005494:	4313      	orrs	r3, r2
 8005496:	d00a      	beq.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005498:	4b6b      	ldr	r3, [pc, #428]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800549a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800549c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80054a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80054a8:	4a67      	ldr	r2, [pc, #412]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054aa:	430b      	orrs	r3, r1
 80054ac:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80054ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b6:	2100      	movs	r1, #0
 80054b8:	62b9      	str	r1, [r7, #40]	@ 0x28
 80054ba:	f003 0301 	and.w	r3, r3, #1
 80054be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054c0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80054c4:	460b      	mov	r3, r1
 80054c6:	4313      	orrs	r3, r2
 80054c8:	d011      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80054ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ce:	3308      	adds	r3, #8
 80054d0:	2100      	movs	r1, #0
 80054d2:	4618      	mov	r0, r3
 80054d4:	f000 fb78 	bl	8005bc8 <RCCEx_PLL2_Config>
 80054d8:	4603      	mov	r3, r0
 80054da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80054de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d003      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80054ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f6:	2100      	movs	r1, #0
 80054f8:	6239      	str	r1, [r7, #32]
 80054fa:	f003 0302 	and.w	r3, r3, #2
 80054fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8005500:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005504:	460b      	mov	r3, r1
 8005506:	4313      	orrs	r3, r2
 8005508:	d011      	beq.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800550a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800550e:	3308      	adds	r3, #8
 8005510:	2101      	movs	r1, #1
 8005512:	4618      	mov	r0, r3
 8005514:	f000 fb58 	bl	8005bc8 <RCCEx_PLL2_Config>
 8005518:	4603      	mov	r3, r0
 800551a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800551e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005522:	2b00      	cmp	r3, #0
 8005524:	d003      	beq.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005526:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800552a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800552e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005536:	2100      	movs	r1, #0
 8005538:	61b9      	str	r1, [r7, #24]
 800553a:	f003 0304 	and.w	r3, r3, #4
 800553e:	61fb      	str	r3, [r7, #28]
 8005540:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005544:	460b      	mov	r3, r1
 8005546:	4313      	orrs	r3, r2
 8005548:	d011      	beq.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800554a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800554e:	3308      	adds	r3, #8
 8005550:	2102      	movs	r1, #2
 8005552:	4618      	mov	r0, r3
 8005554:	f000 fb38 	bl	8005bc8 <RCCEx_PLL2_Config>
 8005558:	4603      	mov	r3, r0
 800555a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800555e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005562:	2b00      	cmp	r3, #0
 8005564:	d003      	beq.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005566:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800556a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800556e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005576:	2100      	movs	r1, #0
 8005578:	6139      	str	r1, [r7, #16]
 800557a:	f003 0308 	and.w	r3, r3, #8
 800557e:	617b      	str	r3, [r7, #20]
 8005580:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005584:	460b      	mov	r3, r1
 8005586:	4313      	orrs	r3, r2
 8005588:	d011      	beq.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800558a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800558e:	3328      	adds	r3, #40	@ 0x28
 8005590:	2100      	movs	r1, #0
 8005592:	4618      	mov	r0, r3
 8005594:	f000 fbca 	bl	8005d2c <RCCEx_PLL3_Config>
 8005598:	4603      	mov	r3, r0
 800559a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800559e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d003      	beq.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80055ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b6:	2100      	movs	r1, #0
 80055b8:	60b9      	str	r1, [r7, #8]
 80055ba:	f003 0310 	and.w	r3, r3, #16
 80055be:	60fb      	str	r3, [r7, #12]
 80055c0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80055c4:	460b      	mov	r3, r1
 80055c6:	4313      	orrs	r3, r2
 80055c8:	d011      	beq.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80055ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055ce:	3328      	adds	r3, #40	@ 0x28
 80055d0:	2101      	movs	r1, #1
 80055d2:	4618      	mov	r0, r3
 80055d4:	f000 fbaa 	bl	8005d2c <RCCEx_PLL3_Config>
 80055d8:	4603      	mov	r3, r0
 80055da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80055de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d003      	beq.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80055ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f6:	2100      	movs	r1, #0
 80055f8:	6039      	str	r1, [r7, #0]
 80055fa:	f003 0320 	and.w	r3, r3, #32
 80055fe:	607b      	str	r3, [r7, #4]
 8005600:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005604:	460b      	mov	r3, r1
 8005606:	4313      	orrs	r3, r2
 8005608:	d011      	beq.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800560a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800560e:	3328      	adds	r3, #40	@ 0x28
 8005610:	2102      	movs	r1, #2
 8005612:	4618      	mov	r0, r3
 8005614:	f000 fb8a 	bl	8005d2c <RCCEx_PLL3_Config>
 8005618:	4603      	mov	r3, r0
 800561a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800561e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005622:	2b00      	cmp	r3, #0
 8005624:	d003      	beq.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005626:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800562a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800562e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005632:	2b00      	cmp	r3, #0
 8005634:	d101      	bne.n	800563a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005636:	2300      	movs	r3, #0
 8005638:	e000      	b.n	800563c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
}
 800563c:	4618      	mov	r0, r3
 800563e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005642:	46bd      	mov	sp, r7
 8005644:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005648:	58024400 	.word	0x58024400

0800564c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005650:	f7fe fd54 	bl	80040fc <HAL_RCC_GetHCLKFreq>
 8005654:	4602      	mov	r2, r0
 8005656:	4b06      	ldr	r3, [pc, #24]	@ (8005670 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005658:	6a1b      	ldr	r3, [r3, #32]
 800565a:	091b      	lsrs	r3, r3, #4
 800565c:	f003 0307 	and.w	r3, r3, #7
 8005660:	4904      	ldr	r1, [pc, #16]	@ (8005674 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005662:	5ccb      	ldrb	r3, [r1, r3]
 8005664:	f003 031f 	and.w	r3, r3, #31
 8005668:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800566c:	4618      	mov	r0, r3
 800566e:	bd80      	pop	{r7, pc}
 8005670:	58024400 	.word	0x58024400
 8005674:	08010d30 	.word	0x08010d30

08005678 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005678:	b480      	push	{r7}
 800567a:	b089      	sub	sp, #36	@ 0x24
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005680:	4ba1      	ldr	r3, [pc, #644]	@ (8005908 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005684:	f003 0303 	and.w	r3, r3, #3
 8005688:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800568a:	4b9f      	ldr	r3, [pc, #636]	@ (8005908 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800568c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800568e:	0b1b      	lsrs	r3, r3, #12
 8005690:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005694:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005696:	4b9c      	ldr	r3, [pc, #624]	@ (8005908 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800569a:	091b      	lsrs	r3, r3, #4
 800569c:	f003 0301 	and.w	r3, r3, #1
 80056a0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80056a2:	4b99      	ldr	r3, [pc, #612]	@ (8005908 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80056a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056a6:	08db      	lsrs	r3, r3, #3
 80056a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80056ac:	693a      	ldr	r2, [r7, #16]
 80056ae:	fb02 f303 	mul.w	r3, r2, r3
 80056b2:	ee07 3a90 	vmov	s15, r3
 80056b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056ba:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	f000 8111 	beq.w	80058e8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	2b02      	cmp	r3, #2
 80056ca:	f000 8083 	beq.w	80057d4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80056ce:	69bb      	ldr	r3, [r7, #24]
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	f200 80a1 	bhi.w	8005818 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80056d6:	69bb      	ldr	r3, [r7, #24]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d003      	beq.n	80056e4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80056dc:	69bb      	ldr	r3, [r7, #24]
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d056      	beq.n	8005790 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80056e2:	e099      	b.n	8005818 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80056e4:	4b88      	ldr	r3, [pc, #544]	@ (8005908 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f003 0320 	and.w	r3, r3, #32
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d02d      	beq.n	800574c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80056f0:	4b85      	ldr	r3, [pc, #532]	@ (8005908 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	08db      	lsrs	r3, r3, #3
 80056f6:	f003 0303 	and.w	r3, r3, #3
 80056fa:	4a84      	ldr	r2, [pc, #528]	@ (800590c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80056fc:	fa22 f303 	lsr.w	r3, r2, r3
 8005700:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	ee07 3a90 	vmov	s15, r3
 8005708:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	ee07 3a90 	vmov	s15, r3
 8005712:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005716:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800571a:	4b7b      	ldr	r3, [pc, #492]	@ (8005908 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800571c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800571e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005722:	ee07 3a90 	vmov	s15, r3
 8005726:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800572a:	ed97 6a03 	vldr	s12, [r7, #12]
 800572e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005910 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005732:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005736:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800573a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800573e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005742:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005746:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800574a:	e087      	b.n	800585c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	ee07 3a90 	vmov	s15, r3
 8005752:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005756:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005914 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800575a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800575e:	4b6a      	ldr	r3, [pc, #424]	@ (8005908 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005760:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005762:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005766:	ee07 3a90 	vmov	s15, r3
 800576a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800576e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005772:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005910 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005776:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800577a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800577e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005782:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005786:	ee67 7a27 	vmul.f32	s15, s14, s15
 800578a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800578e:	e065      	b.n	800585c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	ee07 3a90 	vmov	s15, r3
 8005796:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800579a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005918 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800579e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057a2:	4b59      	ldr	r3, [pc, #356]	@ (8005908 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057aa:	ee07 3a90 	vmov	s15, r3
 80057ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80057b6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005910 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80057ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80057d2:	e043      	b.n	800585c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	ee07 3a90 	vmov	s15, r3
 80057da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057de:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800591c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80057e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057e6:	4b48      	ldr	r3, [pc, #288]	@ (8005908 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057ee:	ee07 3a90 	vmov	s15, r3
 80057f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80057fa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005910 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80057fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005802:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005806:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800580a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800580e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005812:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005816:	e021      	b.n	800585c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	ee07 3a90 	vmov	s15, r3
 800581e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005822:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005918 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005826:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800582a:	4b37      	ldr	r3, [pc, #220]	@ (8005908 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800582c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800582e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005832:	ee07 3a90 	vmov	s15, r3
 8005836:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800583a:	ed97 6a03 	vldr	s12, [r7, #12]
 800583e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005910 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005842:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005846:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800584a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800584e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005852:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005856:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800585a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800585c:	4b2a      	ldr	r3, [pc, #168]	@ (8005908 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800585e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005860:	0a5b      	lsrs	r3, r3, #9
 8005862:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005866:	ee07 3a90 	vmov	s15, r3
 800586a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800586e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005872:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005876:	edd7 6a07 	vldr	s13, [r7, #28]
 800587a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800587e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005882:	ee17 2a90 	vmov	r2, s15
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800588a:	4b1f      	ldr	r3, [pc, #124]	@ (8005908 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800588c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800588e:	0c1b      	lsrs	r3, r3, #16
 8005890:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005894:	ee07 3a90 	vmov	s15, r3
 8005898:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800589c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80058a0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80058a4:	edd7 6a07 	vldr	s13, [r7, #28]
 80058a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80058ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058b0:	ee17 2a90 	vmov	r2, s15
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80058b8:	4b13      	ldr	r3, [pc, #76]	@ (8005908 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80058ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058bc:	0e1b      	lsrs	r3, r3, #24
 80058be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058c2:	ee07 3a90 	vmov	s15, r3
 80058c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80058ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80058d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80058d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80058da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058de:	ee17 2a90 	vmov	r2, s15
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80058e6:	e008      	b.n	80058fa <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2200      	movs	r2, #0
 80058ec:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2200      	movs	r2, #0
 80058f2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2200      	movs	r2, #0
 80058f8:	609a      	str	r2, [r3, #8]
}
 80058fa:	bf00      	nop
 80058fc:	3724      	adds	r7, #36	@ 0x24
 80058fe:	46bd      	mov	sp, r7
 8005900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005904:	4770      	bx	lr
 8005906:	bf00      	nop
 8005908:	58024400 	.word	0x58024400
 800590c:	03d09000 	.word	0x03d09000
 8005910:	46000000 	.word	0x46000000
 8005914:	4c742400 	.word	0x4c742400
 8005918:	4a742400 	.word	0x4a742400
 800591c:	4af42400 	.word	0x4af42400

08005920 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005920:	b480      	push	{r7}
 8005922:	b089      	sub	sp, #36	@ 0x24
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005928:	4ba1      	ldr	r3, [pc, #644]	@ (8005bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800592a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800592c:	f003 0303 	and.w	r3, r3, #3
 8005930:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005932:	4b9f      	ldr	r3, [pc, #636]	@ (8005bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005936:	0d1b      	lsrs	r3, r3, #20
 8005938:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800593c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800593e:	4b9c      	ldr	r3, [pc, #624]	@ (8005bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005942:	0a1b      	lsrs	r3, r3, #8
 8005944:	f003 0301 	and.w	r3, r3, #1
 8005948:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800594a:	4b99      	ldr	r3, [pc, #612]	@ (8005bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800594c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800594e:	08db      	lsrs	r3, r3, #3
 8005950:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005954:	693a      	ldr	r2, [r7, #16]
 8005956:	fb02 f303 	mul.w	r3, r2, r3
 800595a:	ee07 3a90 	vmov	s15, r3
 800595e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005962:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	2b00      	cmp	r3, #0
 800596a:	f000 8111 	beq.w	8005b90 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800596e:	69bb      	ldr	r3, [r7, #24]
 8005970:	2b02      	cmp	r3, #2
 8005972:	f000 8083 	beq.w	8005a7c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005976:	69bb      	ldr	r3, [r7, #24]
 8005978:	2b02      	cmp	r3, #2
 800597a:	f200 80a1 	bhi.w	8005ac0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800597e:	69bb      	ldr	r3, [r7, #24]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d003      	beq.n	800598c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005984:	69bb      	ldr	r3, [r7, #24]
 8005986:	2b01      	cmp	r3, #1
 8005988:	d056      	beq.n	8005a38 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800598a:	e099      	b.n	8005ac0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800598c:	4b88      	ldr	r3, [pc, #544]	@ (8005bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f003 0320 	and.w	r3, r3, #32
 8005994:	2b00      	cmp	r3, #0
 8005996:	d02d      	beq.n	80059f4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005998:	4b85      	ldr	r3, [pc, #532]	@ (8005bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	08db      	lsrs	r3, r3, #3
 800599e:	f003 0303 	and.w	r3, r3, #3
 80059a2:	4a84      	ldr	r2, [pc, #528]	@ (8005bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80059a4:	fa22 f303 	lsr.w	r3, r2, r3
 80059a8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	ee07 3a90 	vmov	s15, r3
 80059b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	ee07 3a90 	vmov	s15, r3
 80059ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059c2:	4b7b      	ldr	r3, [pc, #492]	@ (8005bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80059c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059ca:	ee07 3a90 	vmov	s15, r3
 80059ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80059d6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80059da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80059de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80059e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80059e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80059ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059ee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80059f2:	e087      	b.n	8005b04 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	ee07 3a90 	vmov	s15, r3
 80059fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059fe:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005bbc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005a02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a06:	4b6a      	ldr	r3, [pc, #424]	@ (8005bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a0e:	ee07 3a90 	vmov	s15, r3
 8005a12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a16:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a1a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005a1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a36:	e065      	b.n	8005b04 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	ee07 3a90 	vmov	s15, r3
 8005a3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a42:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005a46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a4a:	4b59      	ldr	r3, [pc, #356]	@ (8005bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a52:	ee07 3a90 	vmov	s15, r3
 8005a56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a5e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005a62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a7a:	e043      	b.n	8005b04 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	ee07 3a90 	vmov	s15, r3
 8005a82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a86:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005bc4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005a8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a8e:	4b48      	ldr	r3, [pc, #288]	@ (8005bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a96:	ee07 3a90 	vmov	s15, r3
 8005a9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005aa2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005aa6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005aaa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005aae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ab2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ab6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005aba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005abe:	e021      	b.n	8005b04 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	ee07 3a90 	vmov	s15, r3
 8005ac6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005aca:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005ace:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ad2:	4b37      	ldr	r3, [pc, #220]	@ (8005bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ad6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ada:	ee07 3a90 	vmov	s15, r3
 8005ade:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ae2:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ae6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005aea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005aee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005af2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005af6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005afa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005afe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005b02:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005b04:	4b2a      	ldr	r3, [pc, #168]	@ (8005bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b08:	0a5b      	lsrs	r3, r3, #9
 8005b0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b0e:	ee07 3a90 	vmov	s15, r3
 8005b12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b16:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b1a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005b1e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b2a:	ee17 2a90 	vmov	r2, s15
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005b32:	4b1f      	ldr	r3, [pc, #124]	@ (8005bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b36:	0c1b      	lsrs	r3, r3, #16
 8005b38:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b3c:	ee07 3a90 	vmov	s15, r3
 8005b40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b44:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b48:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005b4c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b58:	ee17 2a90 	vmov	r2, s15
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005b60:	4b13      	ldr	r3, [pc, #76]	@ (8005bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b64:	0e1b      	lsrs	r3, r3, #24
 8005b66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b6a:	ee07 3a90 	vmov	s15, r3
 8005b6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b72:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b76:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005b7a:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b86:	ee17 2a90 	vmov	r2, s15
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005b8e:	e008      	b.n	8005ba2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2200      	movs	r2, #0
 8005b94:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	609a      	str	r2, [r3, #8]
}
 8005ba2:	bf00      	nop
 8005ba4:	3724      	adds	r7, #36	@ 0x24
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bac:	4770      	bx	lr
 8005bae:	bf00      	nop
 8005bb0:	58024400 	.word	0x58024400
 8005bb4:	03d09000 	.word	0x03d09000
 8005bb8:	46000000 	.word	0x46000000
 8005bbc:	4c742400 	.word	0x4c742400
 8005bc0:	4a742400 	.word	0x4a742400
 8005bc4:	4af42400 	.word	0x4af42400

08005bc8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b084      	sub	sp, #16
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
 8005bd0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005bd6:	4b53      	ldr	r3, [pc, #332]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bda:	f003 0303 	and.w	r3, r3, #3
 8005bde:	2b03      	cmp	r3, #3
 8005be0:	d101      	bne.n	8005be6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	e099      	b.n	8005d1a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005be6:	4b4f      	ldr	r3, [pc, #316]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a4e      	ldr	r2, [pc, #312]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005bec:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005bf0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bf2:	f7fc fa21 	bl	8002038 <HAL_GetTick>
 8005bf6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005bf8:	e008      	b.n	8005c0c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005bfa:	f7fc fa1d 	bl	8002038 <HAL_GetTick>
 8005bfe:	4602      	mov	r2, r0
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	1ad3      	subs	r3, r2, r3
 8005c04:	2b02      	cmp	r3, #2
 8005c06:	d901      	bls.n	8005c0c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005c08:	2303      	movs	r3, #3
 8005c0a:	e086      	b.n	8005d1a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005c0c:	4b45      	ldr	r3, [pc, #276]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d1f0      	bne.n	8005bfa <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005c18:	4b42      	ldr	r3, [pc, #264]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c1c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	031b      	lsls	r3, r3, #12
 8005c26:	493f      	ldr	r1, [pc, #252]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	628b      	str	r3, [r1, #40]	@ 0x28
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	3b01      	subs	r3, #1
 8005c32:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	3b01      	subs	r3, #1
 8005c3c:	025b      	lsls	r3, r3, #9
 8005c3e:	b29b      	uxth	r3, r3
 8005c40:	431a      	orrs	r2, r3
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	68db      	ldr	r3, [r3, #12]
 8005c46:	3b01      	subs	r3, #1
 8005c48:	041b      	lsls	r3, r3, #16
 8005c4a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005c4e:	431a      	orrs	r2, r3
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	691b      	ldr	r3, [r3, #16]
 8005c54:	3b01      	subs	r3, #1
 8005c56:	061b      	lsls	r3, r3, #24
 8005c58:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005c5c:	4931      	ldr	r1, [pc, #196]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005c62:	4b30      	ldr	r3, [pc, #192]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c66:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	695b      	ldr	r3, [r3, #20]
 8005c6e:	492d      	ldr	r1, [pc, #180]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005c70:	4313      	orrs	r3, r2
 8005c72:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005c74:	4b2b      	ldr	r3, [pc, #172]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c78:	f023 0220 	bic.w	r2, r3, #32
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	699b      	ldr	r3, [r3, #24]
 8005c80:	4928      	ldr	r1, [pc, #160]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005c82:	4313      	orrs	r3, r2
 8005c84:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005c86:	4b27      	ldr	r3, [pc, #156]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c8a:	4a26      	ldr	r2, [pc, #152]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005c8c:	f023 0310 	bic.w	r3, r3, #16
 8005c90:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005c92:	4b24      	ldr	r3, [pc, #144]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005c94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c96:	4b24      	ldr	r3, [pc, #144]	@ (8005d28 <RCCEx_PLL2_Config+0x160>)
 8005c98:	4013      	ands	r3, r2
 8005c9a:	687a      	ldr	r2, [r7, #4]
 8005c9c:	69d2      	ldr	r2, [r2, #28]
 8005c9e:	00d2      	lsls	r2, r2, #3
 8005ca0:	4920      	ldr	r1, [pc, #128]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005ca6:	4b1f      	ldr	r3, [pc, #124]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005caa:	4a1e      	ldr	r2, [pc, #120]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005cac:	f043 0310 	orr.w	r3, r3, #16
 8005cb0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d106      	bne.n	8005cc6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005cb8:	4b1a      	ldr	r3, [pc, #104]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cbc:	4a19      	ldr	r2, [pc, #100]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005cbe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005cc2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005cc4:	e00f      	b.n	8005ce6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	2b01      	cmp	r3, #1
 8005cca:	d106      	bne.n	8005cda <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005ccc:	4b15      	ldr	r3, [pc, #84]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cd0:	4a14      	ldr	r2, [pc, #80]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005cd2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005cd6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005cd8:	e005      	b.n	8005ce6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005cda:	4b12      	ldr	r3, [pc, #72]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cde:	4a11      	ldr	r2, [pc, #68]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005ce0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005ce4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a0e      	ldr	r2, [pc, #56]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005cec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005cf0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cf2:	f7fc f9a1 	bl	8002038 <HAL_GetTick>
 8005cf6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005cf8:	e008      	b.n	8005d0c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005cfa:	f7fc f99d 	bl	8002038 <HAL_GetTick>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	1ad3      	subs	r3, r2, r3
 8005d04:	2b02      	cmp	r3, #2
 8005d06:	d901      	bls.n	8005d0c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005d08:	2303      	movs	r3, #3
 8005d0a:	e006      	b.n	8005d1a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005d0c:	4b05      	ldr	r3, [pc, #20]	@ (8005d24 <RCCEx_PLL2_Config+0x15c>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d0f0      	beq.n	8005cfa <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005d18:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	3710      	adds	r7, #16
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}
 8005d22:	bf00      	nop
 8005d24:	58024400 	.word	0x58024400
 8005d28:	ffff0007 	.word	0xffff0007

08005d2c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b084      	sub	sp, #16
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005d36:	2300      	movs	r3, #0
 8005d38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005d3a:	4b53      	ldr	r3, [pc, #332]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005d3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d3e:	f003 0303 	and.w	r3, r3, #3
 8005d42:	2b03      	cmp	r3, #3
 8005d44:	d101      	bne.n	8005d4a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	e099      	b.n	8005e7e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005d4a:	4b4f      	ldr	r3, [pc, #316]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a4e      	ldr	r2, [pc, #312]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005d50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d56:	f7fc f96f 	bl	8002038 <HAL_GetTick>
 8005d5a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005d5c:	e008      	b.n	8005d70 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005d5e:	f7fc f96b 	bl	8002038 <HAL_GetTick>
 8005d62:	4602      	mov	r2, r0
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	1ad3      	subs	r3, r2, r3
 8005d68:	2b02      	cmp	r3, #2
 8005d6a:	d901      	bls.n	8005d70 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005d6c:	2303      	movs	r3, #3
 8005d6e:	e086      	b.n	8005e7e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005d70:	4b45      	ldr	r3, [pc, #276]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d1f0      	bne.n	8005d5e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005d7c:	4b42      	ldr	r3, [pc, #264]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d80:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	051b      	lsls	r3, r3, #20
 8005d8a:	493f      	ldr	r1, [pc, #252]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	3b01      	subs	r3, #1
 8005d96:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	3b01      	subs	r3, #1
 8005da0:	025b      	lsls	r3, r3, #9
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	431a      	orrs	r2, r3
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	68db      	ldr	r3, [r3, #12]
 8005daa:	3b01      	subs	r3, #1
 8005dac:	041b      	lsls	r3, r3, #16
 8005dae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005db2:	431a      	orrs	r2, r3
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	691b      	ldr	r3, [r3, #16]
 8005db8:	3b01      	subs	r3, #1
 8005dba:	061b      	lsls	r3, r3, #24
 8005dbc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005dc0:	4931      	ldr	r1, [pc, #196]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005dc6:	4b30      	ldr	r3, [pc, #192]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005dc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dca:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	695b      	ldr	r3, [r3, #20]
 8005dd2:	492d      	ldr	r1, [pc, #180]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005dd8:	4b2b      	ldr	r3, [pc, #172]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ddc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	699b      	ldr	r3, [r3, #24]
 8005de4:	4928      	ldr	r1, [pc, #160]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005de6:	4313      	orrs	r3, r2
 8005de8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005dea:	4b27      	ldr	r3, [pc, #156]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dee:	4a26      	ldr	r2, [pc, #152]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005df0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005df4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005df6:	4b24      	ldr	r3, [pc, #144]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005df8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005dfa:	4b24      	ldr	r3, [pc, #144]	@ (8005e8c <RCCEx_PLL3_Config+0x160>)
 8005dfc:	4013      	ands	r3, r2
 8005dfe:	687a      	ldr	r2, [r7, #4]
 8005e00:	69d2      	ldr	r2, [r2, #28]
 8005e02:	00d2      	lsls	r2, r2, #3
 8005e04:	4920      	ldr	r1, [pc, #128]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005e06:	4313      	orrs	r3, r2
 8005e08:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005e0a:	4b1f      	ldr	r3, [pc, #124]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e0e:	4a1e      	ldr	r2, [pc, #120]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005e10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e14:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d106      	bne.n	8005e2a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005e1c:	4b1a      	ldr	r3, [pc, #104]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e20:	4a19      	ldr	r2, [pc, #100]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005e22:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005e26:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005e28:	e00f      	b.n	8005e4a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d106      	bne.n	8005e3e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005e30:	4b15      	ldr	r3, [pc, #84]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e34:	4a14      	ldr	r2, [pc, #80]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005e36:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005e3a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005e3c:	e005      	b.n	8005e4a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005e3e:	4b12      	ldr	r3, [pc, #72]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e42:	4a11      	ldr	r2, [pc, #68]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005e44:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e48:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005e4a:	4b0f      	ldr	r3, [pc, #60]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a0e      	ldr	r2, [pc, #56]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005e50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e56:	f7fc f8ef 	bl	8002038 <HAL_GetTick>
 8005e5a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005e5c:	e008      	b.n	8005e70 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005e5e:	f7fc f8eb 	bl	8002038 <HAL_GetTick>
 8005e62:	4602      	mov	r2, r0
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	1ad3      	subs	r3, r2, r3
 8005e68:	2b02      	cmp	r3, #2
 8005e6a:	d901      	bls.n	8005e70 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005e6c:	2303      	movs	r3, #3
 8005e6e:	e006      	b.n	8005e7e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005e70:	4b05      	ldr	r3, [pc, #20]	@ (8005e88 <RCCEx_PLL3_Config+0x15c>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d0f0      	beq.n	8005e5e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	3710      	adds	r7, #16
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	58024400 	.word	0x58024400
 8005e8c:	ffff0007 	.word	0xffff0007

08005e90 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b084      	sub	sp, #16
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d101      	bne.n	8005ea2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e158      	b.n	8006154 <HAL_SPI_Init+0x2c4>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a5f      	ldr	r2, [pc, #380]	@ (800602c <HAL_SPI_Init+0x19c>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d00f      	beq.n	8005ed2 <HAL_SPI_Init+0x42>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	4a5e      	ldr	r2, [pc, #376]	@ (8006030 <HAL_SPI_Init+0x1a0>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d00a      	beq.n	8005ed2 <HAL_SPI_Init+0x42>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a5c      	ldr	r2, [pc, #368]	@ (8006034 <HAL_SPI_Init+0x1a4>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d005      	beq.n	8005ed2 <HAL_SPI_Init+0x42>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	68db      	ldr	r3, [r3, #12]
 8005eca:	2b0f      	cmp	r3, #15
 8005ecc:	d901      	bls.n	8005ed2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e140      	b.n	8006154 <HAL_SPI_Init+0x2c4>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f000 fcde 	bl	8006894 <SPI_GetPacketSize>
 8005ed8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	4a53      	ldr	r2, [pc, #332]	@ (800602c <HAL_SPI_Init+0x19c>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d00c      	beq.n	8005efe <HAL_SPI_Init+0x6e>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a51      	ldr	r2, [pc, #324]	@ (8006030 <HAL_SPI_Init+0x1a0>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d007      	beq.n	8005efe <HAL_SPI_Init+0x6e>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a50      	ldr	r2, [pc, #320]	@ (8006034 <HAL_SPI_Init+0x1a4>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d002      	beq.n	8005efe <HAL_SPI_Init+0x6e>
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2b08      	cmp	r3, #8
 8005efc:	d811      	bhi.n	8005f22 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005f02:	4a4a      	ldr	r2, [pc, #296]	@ (800602c <HAL_SPI_Init+0x19c>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d009      	beq.n	8005f1c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a48      	ldr	r2, [pc, #288]	@ (8006030 <HAL_SPI_Init+0x1a0>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d004      	beq.n	8005f1c <HAL_SPI_Init+0x8c>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a47      	ldr	r2, [pc, #284]	@ (8006034 <HAL_SPI_Init+0x1a4>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d104      	bne.n	8005f26 <HAL_SPI_Init+0x96>
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2b10      	cmp	r3, #16
 8005f20:	d901      	bls.n	8005f26 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8005f22:	2301      	movs	r3, #1
 8005f24:	e116      	b.n	8006154 <HAL_SPI_Init+0x2c4>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d135      	bne.n	8005f9e <HAL_SPI_Init+0x10e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	4a3e      	ldr	r2, [pc, #248]	@ (8006038 <HAL_SPI_Init+0x1a8>)
 8005f3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a3d      	ldr	r2, [pc, #244]	@ (800603c <HAL_SPI_Init+0x1ac>)
 8005f46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	4a3c      	ldr	r2, [pc, #240]	@ (8006040 <HAL_SPI_Init+0x1b0>)
 8005f4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a3b      	ldr	r2, [pc, #236]	@ (8006044 <HAL_SPI_Init+0x1b4>)
 8005f56:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a3a      	ldr	r2, [pc, #232]	@ (8006048 <HAL_SPI_Init+0x1b8>)
 8005f5e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a39      	ldr	r2, [pc, #228]	@ (800604c <HAL_SPI_Init+0x1bc>)
 8005f66:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	4a38      	ldr	r2, [pc, #224]	@ (8006050 <HAL_SPI_Init+0x1c0>)
 8005f6e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	4a37      	ldr	r2, [pc, #220]	@ (8006054 <HAL_SPI_Init+0x1c4>)
 8005f76:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    hspi->SuspendCallback      = HAL_SPI_SuspendCallback;      /* Legacy weak SuspendCallback      */
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a36      	ldr	r2, [pc, #216]	@ (8006058 <HAL_SPI_Init+0x1c8>)
 8005f7e:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

    if (hspi->MspInitCallback == NULL)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d103      	bne.n	8005f94 <HAL_SPI_Init+0x104>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	4a33      	ldr	r2, [pc, #204]	@ (800605c <HAL_SPI_Init+0x1cc>)
 8005f90:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2202      	movs	r2, #2
 8005fa2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f022 0201 	bic.w	r2, r2, #1
 8005fb4:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8005fc0:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	699b      	ldr	r3, [r3, #24]
 8005fc6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005fca:	d119      	bne.n	8006000 <HAL_SPI_Init+0x170>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005fd4:	d103      	bne.n	8005fde <HAL_SPI_Init+0x14e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d008      	beq.n	8005ff0 <HAL_SPI_Init+0x160>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d10c      	bne.n	8006000 <HAL_SPI_Init+0x170>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005fea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005fee:	d107      	bne.n	8006000 <HAL_SPI_Init+0x170>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	681a      	ldr	r2, [r3, #0]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005ffe:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006008:	2b00      	cmp	r3, #0
 800600a:	d029      	beq.n	8006060 <HAL_SPI_Init+0x1d0>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	68db      	ldr	r3, [r3, #12]
 8006010:	2b06      	cmp	r3, #6
 8006012:	d925      	bls.n	8006060 <HAL_SPI_Init+0x1d0>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	430a      	orrs	r2, r1
 8006028:	601a      	str	r2, [r3, #0]
 800602a:	e021      	b.n	8006070 <HAL_SPI_Init+0x1e0>
 800602c:	40013000 	.word	0x40013000
 8006030:	40003800 	.word	0x40003800
 8006034:	40003c00 	.word	0x40003c00
 8006038:	08006669 	.word	0x08006669
 800603c:	0800667d 	.word	0x0800667d
 8006040:	08006691 	.word	0x08006691
 8006044:	080066a5 	.word	0x080066a5
 8006048:	080066b9 	.word	0x080066b9
 800604c:	080066cd 	.word	0x080066cd
 8006050:	080066e1 	.word	0x080066e1
 8006054:	080066f5 	.word	0x080066f5
 8006058:	08006709 	.word	0x08006709
 800605c:	080017e9 	.word	0x080017e9
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681a      	ldr	r2, [r3, #0]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800606e:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	69da      	ldr	r2, [r3, #28]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006078:	431a      	orrs	r2, r3
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	431a      	orrs	r2, r3
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006082:	ea42 0103 	orr.w	r1, r2, r3
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	68da      	ldr	r2, [r3, #12]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	430a      	orrs	r2, r1
 8006090:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800609a:	431a      	orrs	r2, r3
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060a0:	431a      	orrs	r2, r3
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	699b      	ldr	r3, [r3, #24]
 80060a6:	431a      	orrs	r2, r3
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	691b      	ldr	r3, [r3, #16]
 80060ac:	431a      	orrs	r2, r3
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	695b      	ldr	r3, [r3, #20]
 80060b2:	431a      	orrs	r2, r3
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6a1b      	ldr	r3, [r3, #32]
 80060b8:	431a      	orrs	r2, r3
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	431a      	orrs	r2, r3
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060c4:	431a      	orrs	r2, r3
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	431a      	orrs	r2, r3
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060d0:	ea42 0103 	orr.w	r1, r2, r3
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	430a      	orrs	r2, r1
 80060de:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d113      	bne.n	8006110 <HAL_SPI_Init+0x280>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80060fa:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800610e:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f022 0201 	bic.w	r2, r2, #1
 800611e:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006128:	2b00      	cmp	r3, #0
 800612a:	d00a      	beq.n	8006142 <HAL_SPI_Init+0x2b2>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	68db      	ldr	r3, [r3, #12]
 8006132:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	430a      	orrs	r2, r1
 8006140:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2201      	movs	r2, #1
 800614e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8006152:	2300      	movs	r3, #0
}
 8006154:	4618      	mov	r0, r3
 8006156:	3710      	adds	r7, #16
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}

0800615c <HAL_SPI_RegisterCallback>:
  *         to register callbacks for HAL_SPI_MSPINIT_CB_ID and HAL_SPI_MSPDEINIT_CB_ID
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_RegisterCallback(SPI_HandleTypeDef *hspi, HAL_SPI_CallbackIDTypeDef CallbackID,
                                           pSPI_CallbackTypeDef pCallback)
{
 800615c:	b480      	push	{r7}
 800615e:	b087      	sub	sp, #28
 8006160:	af00      	add	r7, sp, #0
 8006162:	60f8      	str	r0, [r7, #12]
 8006164:	460b      	mov	r3, r1
 8006166:	607a      	str	r2, [r7, #4]
 8006168:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800616a:	2300      	movs	r3, #0
 800616c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d109      	bne.n	8006188 <HAL_SPI_RegisterCallback+0x2c>
  {
    /* Update the error code */
    hspi->ErrorCode |= HAL_SPI_ERROR_INVALID_CALLBACK;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800617a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    return HAL_ERROR;
 8006184:	2301      	movs	r3, #1
 8006186:	e08f      	b.n	80062a8 <HAL_SPI_RegisterCallback+0x14c>
  }

  if (HAL_SPI_STATE_READY == hspi->State)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800618e:	b2db      	uxtb	r3, r3
 8006190:	2b01      	cmp	r3, #1
 8006192:	d15d      	bne.n	8006250 <HAL_SPI_RegisterCallback+0xf4>
  {
    switch (CallbackID)
 8006194:	7afb      	ldrb	r3, [r7, #11]
 8006196:	2b0a      	cmp	r3, #10
 8006198:	d84f      	bhi.n	800623a <HAL_SPI_RegisterCallback+0xde>
 800619a:	a201      	add	r2, pc, #4	@ (adr r2, 80061a0 <HAL_SPI_RegisterCallback+0x44>)
 800619c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a0:	080061cd 	.word	0x080061cd
 80061a4:	080061d7 	.word	0x080061d7
 80061a8:	080061e1 	.word	0x080061e1
 80061ac:	080061eb 	.word	0x080061eb
 80061b0:	080061f5 	.word	0x080061f5
 80061b4:	080061ff 	.word	0x080061ff
 80061b8:	08006209 	.word	0x08006209
 80061bc:	08006213 	.word	0x08006213
 80061c0:	0800621d 	.word	0x0800621d
 80061c4:	08006227 	.word	0x08006227
 80061c8:	08006231 	.word	0x08006231
    {
      case HAL_SPI_TX_COMPLETE_CB_ID :
        hspi->TxCpltCallback = pCallback;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	687a      	ldr	r2, [r7, #4]
 80061d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 80061d4:	e067      	b.n	80062a6 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_RX_COMPLETE_CB_ID :
        hspi->RxCpltCallback = pCallback;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	687a      	ldr	r2, [r7, #4]
 80061da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 80061de:	e062      	b.n	80062a6 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_TX_RX_COMPLETE_CB_ID :
        hspi->TxRxCpltCallback = pCallback;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	687a      	ldr	r2, [r7, #4]
 80061e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 80061e8:	e05d      	b.n	80062a6 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_TX_HALF_COMPLETE_CB_ID :
        hspi->TxHalfCpltCallback = pCallback;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	687a      	ldr	r2, [r7, #4]
 80061ee:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 80061f2:	e058      	b.n	80062a6 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_RX_HALF_COMPLETE_CB_ID :
        hspi->RxHalfCpltCallback = pCallback;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	687a      	ldr	r2, [r7, #4]
 80061f8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 80061fc:	e053      	b.n	80062a6 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_TX_RX_HALF_COMPLETE_CB_ID :
        hspi->TxRxHalfCpltCallback = pCallback;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8006206:	e04e      	b.n	80062a6 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_ERROR_CB_ID :
        hspi->ErrorCallback = pCallback;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	687a      	ldr	r2, [r7, #4]
 800620c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8006210:	e049      	b.n	80062a6 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_ABORT_CB_ID :
        hspi->AbortCpltCallback = pCallback;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	687a      	ldr	r2, [r7, #4]
 8006216:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800621a:	e044      	b.n	80062a6 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_SUSPEND_CB_ID :
        hspi->SuspendCallback = pCallback;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	687a      	ldr	r2, [r7, #4]
 8006220:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8006224:	e03f      	b.n	80062a6 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_MSPINIT_CB_ID :
        hspi->MspInitCallback = pCallback;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	687a      	ldr	r2, [r7, #4]
 800622a:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800622e:	e03a      	b.n	80062a6 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_MSPDEINIT_CB_ID :
        hspi->MspDeInitCallback = pCallback;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	687a      	ldr	r2, [r7, #4]
 8006234:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8006238:	e035      	b.n	80062a6 <HAL_SPI_RegisterCallback+0x14a>

      default :
        /* Update the error code */
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006240:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Return error status */
        status =  HAL_ERROR;
 800624a:	2301      	movs	r3, #1
 800624c:	75fb      	strb	r3, [r7, #23]
        break;
 800624e:	e02a      	b.n	80062a6 <HAL_SPI_RegisterCallback+0x14a>
    }
  }
  else if (HAL_SPI_STATE_RESET == hspi->State)
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006256:	b2db      	uxtb	r3, r3
 8006258:	2b00      	cmp	r3, #0
 800625a:	d11a      	bne.n	8006292 <HAL_SPI_RegisterCallback+0x136>
  {
    switch (CallbackID)
 800625c:	7afb      	ldrb	r3, [r7, #11]
 800625e:	2b09      	cmp	r3, #9
 8006260:	d002      	beq.n	8006268 <HAL_SPI_RegisterCallback+0x10c>
 8006262:	2b0a      	cmp	r3, #10
 8006264:	d005      	beq.n	8006272 <HAL_SPI_RegisterCallback+0x116>
 8006266:	e009      	b.n	800627c <HAL_SPI_RegisterCallback+0x120>
    {
      case HAL_SPI_MSPINIT_CB_ID :
        hspi->MspInitCallback = pCallback;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	687a      	ldr	r2, [r7, #4]
 800626c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8006270:	e019      	b.n	80062a6 <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_MSPDEINIT_CB_ID :
        hspi->MspDeInitCallback = pCallback;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	687a      	ldr	r2, [r7, #4]
 8006276:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800627a:	e014      	b.n	80062a6 <HAL_SPI_RegisterCallback+0x14a>

      default :
        /* Update the error code */
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006282:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Return error status */
        status =  HAL_ERROR;
 800628c:	2301      	movs	r3, #1
 800628e:	75fb      	strb	r3, [r7, #23]
        break;
 8006290:	e009      	b.n	80062a6 <HAL_SPI_RegisterCallback+0x14a>
    }
  }
  else
  {
    /* Update the error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006298:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return error status */
    status =  HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80062a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	371c      	adds	r7, #28
 80062ac:	46bd      	mov	sp, r7
 80062ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b2:	4770      	bx	lr

080062b4 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b08a      	sub	sp, #40	@ 0x28
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	691b      	ldr	r3, [r3, #16]
 80062c2:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	695b      	ldr	r3, [r3, #20]
 80062ca:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 80062cc:	6a3a      	ldr	r2, [r7, #32]
 80062ce:	69fb      	ldr	r3, [r7, #28]
 80062d0:	4013      	ands	r3, r2
 80062d2:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	689b      	ldr	r3, [r3, #8]
 80062da:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 80062dc:	2300      	movs	r3, #0
 80062de:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80062e6:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	3330      	adds	r3, #48	@ 0x30
 80062ee:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d012      	beq.n	8006320 <HAL_SPI_IRQHandler+0x6c>
 80062fa:	6a3b      	ldr	r3, [r7, #32]
 80062fc:	f003 0308 	and.w	r3, r3, #8
 8006300:	2b00      	cmp	r3, #0
 8006302:	d00d      	beq.n	8006320 <HAL_SPI_IRQHandler+0x6c>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	699a      	ldr	r2, [r3, #24]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006312:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	4798      	blx	r3
#else
    HAL_SPI_SuspendCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800631e:	e19c      	b.n	800665a <HAL_SPI_IRQHandler+0x3a6>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8006320:	69bb      	ldr	r3, [r7, #24]
 8006322:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006326:	2b00      	cmp	r3, #0
 8006328:	d113      	bne.n	8006352 <HAL_SPI_IRQHandler+0x9e>
 800632a:	69bb      	ldr	r3, [r7, #24]
 800632c:	f003 0320 	and.w	r3, r3, #32
 8006330:	2b00      	cmp	r3, #0
 8006332:	d10e      	bne.n	8006352 <HAL_SPI_IRQHandler+0x9e>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8006334:	69bb      	ldr	r3, [r7, #24]
 8006336:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800633a:	2b00      	cmp	r3, #0
 800633c:	d009      	beq.n	8006352 <HAL_SPI_IRQHandler+0x9e>
  {
    hspi->TxISR(hspi);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	4798      	blx	r3
    hspi->RxISR(hspi);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	4798      	blx	r3
    handled = 1UL;
 800634e:	2301      	movs	r3, #1
 8006350:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8006352:	69bb      	ldr	r3, [r7, #24]
 8006354:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006358:	2b00      	cmp	r3, #0
 800635a:	d10f      	bne.n	800637c <HAL_SPI_IRQHandler+0xc8>
 800635c:	69bb      	ldr	r3, [r7, #24]
 800635e:	f003 0301 	and.w	r3, r3, #1
 8006362:	2b00      	cmp	r3, #0
 8006364:	d00a      	beq.n	800637c <HAL_SPI_IRQHandler+0xc8>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8006366:	69bb      	ldr	r3, [r7, #24]
 8006368:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800636c:	2b00      	cmp	r3, #0
 800636e:	d105      	bne.n	800637c <HAL_SPI_IRQHandler+0xc8>
  {
    hspi->RxISR(hspi);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006374:	6878      	ldr	r0, [r7, #4]
 8006376:	4798      	blx	r3
    handled = 1UL;
 8006378:	2301      	movs	r3, #1
 800637a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800637c:	69bb      	ldr	r3, [r7, #24]
 800637e:	f003 0320 	and.w	r3, r3, #32
 8006382:	2b00      	cmp	r3, #0
 8006384:	d10f      	bne.n	80063a6 <HAL_SPI_IRQHandler+0xf2>
 8006386:	69bb      	ldr	r3, [r7, #24]
 8006388:	f003 0302 	and.w	r3, r3, #2
 800638c:	2b00      	cmp	r3, #0
 800638e:	d00a      	beq.n	80063a6 <HAL_SPI_IRQHandler+0xf2>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8006390:	69bb      	ldr	r3, [r7, #24]
 8006392:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8006396:	2b00      	cmp	r3, #0
 8006398:	d105      	bne.n	80063a6 <HAL_SPI_IRQHandler+0xf2>
  {
    hspi->TxISR(hspi);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	4798      	blx	r3
    handled = 1UL;
 80063a2:	2301      	movs	r3, #1
 80063a4:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 80063a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	f040 8151 	bne.w	8006650 <HAL_SPI_IRQHandler+0x39c>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 80063ae:	69bb      	ldr	r3, [r7, #24]
 80063b0:	f003 0308 	and.w	r3, r3, #8
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	f000 8093 	beq.w	80064e0 <HAL_SPI_IRQHandler+0x22c>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	699a      	ldr	r2, [r3, #24]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f042 0208 	orr.w	r2, r2, #8
 80063c8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	699a      	ldr	r2, [r3, #24]
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f042 0210 	orr.w	r2, r2, #16
 80063d8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	699a      	ldr	r2, [r3, #24]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80063e8:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	691a      	ldr	r2, [r3, #16]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f022 0208 	bic.w	r2, r2, #8
 80063f8:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	689b      	ldr	r3, [r3, #8]
 8006400:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006404:	2b00      	cmp	r3, #0
 8006406:	d13d      	bne.n	8006484 <HAL_SPI_IRQHandler+0x1d0>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8006408:	e036      	b.n	8006478 <HAL_SPI_IRQHandler+0x1c4>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	68db      	ldr	r3, [r3, #12]
 800640e:	2b0f      	cmp	r3, #15
 8006410:	d90b      	bls.n	800642a <HAL_SPI_IRQHandler+0x176>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800641a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800641c:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006422:	1d1a      	adds	r2, r3, #4
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	665a      	str	r2, [r3, #100]	@ 0x64
 8006428:	e01d      	b.n	8006466 <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	68db      	ldr	r3, [r3, #12]
 800642e:	2b07      	cmp	r3, #7
 8006430:	d90b      	bls.n	800644a <HAL_SPI_IRQHandler+0x196>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006436:	68fa      	ldr	r2, [r7, #12]
 8006438:	8812      	ldrh	r2, [r2, #0]
 800643a:	b292      	uxth	r2, r2
 800643c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006442:	1c9a      	adds	r2, r3, #2
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	665a      	str	r2, [r3, #100]	@ 0x64
 8006448:	e00d      	b.n	8006466 <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006456:	7812      	ldrb	r2, [r2, #0]
 8006458:	b2d2      	uxtb	r2, r2
 800645a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006460:	1c5a      	adds	r2, r3, #1
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800646c:	b29b      	uxth	r3, r3
 800646e:	3b01      	subs	r3, #1
 8006470:	b29a      	uxth	r2, r3
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800647e:	b29b      	uxth	r3, r3
 8006480:	2b00      	cmp	r3, #0
 8006482:	d1c2      	bne.n	800640a <HAL_SPI_IRQHandler+0x156>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f000 f965 	bl	8006754 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2201      	movs	r2, #1
 800648e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006498:	2b00      	cmp	r3, #0
 800649a:	d005      	beq.n	80064a8 <HAL_SPI_IRQHandler+0x1f4>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	4798      	blx	r3
#else
      HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80064a6:	e0d8      	b.n	800665a <HAL_SPI_IRQHandler+0x3a6>
    }

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 80064a8:	7cfb      	ldrb	r3, [r7, #19]
 80064aa:	2b05      	cmp	r3, #5
 80064ac:	d105      	bne.n	80064ba <HAL_SPI_IRQHandler+0x206>
    {
      hspi->TxRxCpltCallback(hspi);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	4798      	blx	r3
    else
    {
      /* End of the appropriate call */
    }

    return;
 80064b8:	e0cc      	b.n	8006654 <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 80064ba:	7cfb      	ldrb	r3, [r7, #19]
 80064bc:	2b04      	cmp	r3, #4
 80064be:	d105      	bne.n	80064cc <HAL_SPI_IRQHandler+0x218>
      hspi->RxCpltCallback(hspi);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	4798      	blx	r3
    return;
 80064ca:	e0c3      	b.n	8006654 <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 80064cc:	7cfb      	ldrb	r3, [r7, #19]
 80064ce:	2b03      	cmp	r3, #3
 80064d0:	f040 80c0 	bne.w	8006654 <HAL_SPI_IRQHandler+0x3a0>
      hspi->TxCpltCallback(hspi);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	4798      	blx	r3
    return;
 80064de:	e0b9      	b.n	8006654 <HAL_SPI_IRQHandler+0x3a0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 80064e0:	69bb      	ldr	r3, [r7, #24]
 80064e2:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	f000 80b7 	beq.w	800665a <HAL_SPI_IRQHandler+0x3a6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 80064ec:	69bb      	ldr	r3, [r7, #24]
 80064ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d00f      	beq.n	8006516 <HAL_SPI_IRQHandler+0x262>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80064fc:	f043 0204 	orr.w	r2, r3, #4
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	699a      	ldr	r2, [r3, #24]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006514:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8006516:	69bb      	ldr	r3, [r7, #24]
 8006518:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800651c:	2b00      	cmp	r3, #0
 800651e:	d00f      	beq.n	8006540 <HAL_SPI_IRQHandler+0x28c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006526:	f043 0201 	orr.w	r2, r3, #1
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	699a      	ldr	r2, [r3, #24]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800653e:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8006540:	69bb      	ldr	r3, [r7, #24]
 8006542:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006546:	2b00      	cmp	r3, #0
 8006548:	d00f      	beq.n	800656a <HAL_SPI_IRQHandler+0x2b6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006550:	f043 0208 	orr.w	r2, r3, #8
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	699a      	ldr	r2, [r3, #24]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006568:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800656a:	69bb      	ldr	r3, [r7, #24]
 800656c:	f003 0320 	and.w	r3, r3, #32
 8006570:	2b00      	cmp	r3, #0
 8006572:	d00f      	beq.n	8006594 <HAL_SPI_IRQHandler+0x2e0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800657a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	699a      	ldr	r2, [r3, #24]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f042 0220 	orr.w	r2, r2, #32
 8006592:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800659a:	2b00      	cmp	r3, #0
 800659c:	d05c      	beq.n	8006658 <HAL_SPI_IRQHandler+0x3a4>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	681a      	ldr	r2, [r3, #0]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f022 0201 	bic.w	r2, r2, #1
 80065ac:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	6919      	ldr	r1, [r3, #16]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681a      	ldr	r2, [r3, #0]
 80065b8:	4b29      	ldr	r3, [pc, #164]	@ (8006660 <HAL_SPI_IRQHandler+0x3ac>)
 80065ba:	400b      	ands	r3, r1
 80065bc:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80065c4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80065c8:	d138      	bne.n	800663c <HAL_SPI_IRQHandler+0x388>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	689a      	ldr	r2, [r3, #8]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80065d8:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d013      	beq.n	800660a <HAL_SPI_IRQHandler+0x356>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80065e6:	4a1f      	ldr	r2, [pc, #124]	@ (8006664 <HAL_SPI_IRQHandler+0x3b0>)
 80065e8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80065ee:	4618      	mov	r0, r3
 80065f0:	f7fc f9b0 	bl	8002954 <HAL_DMA_Abort_IT>
 80065f4:	4603      	mov	r3, r0
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d007      	beq.n	800660a <HAL_SPI_IRQHandler+0x356>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006600:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800660e:	2b00      	cmp	r3, #0
 8006610:	d022      	beq.n	8006658 <HAL_SPI_IRQHandler+0x3a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006616:	4a13      	ldr	r2, [pc, #76]	@ (8006664 <HAL_SPI_IRQHandler+0x3b0>)
 8006618:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800661e:	4618      	mov	r0, r3
 8006620:	f7fc f998 	bl	8002954 <HAL_DMA_Abort_IT>
 8006624:	4603      	mov	r3, r0
 8006626:	2b00      	cmp	r3, #0
 8006628:	d016      	beq.n	8006658 <HAL_SPI_IRQHandler+0x3a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006630:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800663a:	e00d      	b.n	8006658 <HAL_SPI_IRQHandler+0x3a4>
        hspi->State = HAL_SPI_STATE_READY;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2201      	movs	r2, #1
 8006640:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        hspi->ErrorCallback(hspi);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	4798      	blx	r3
    return;
 800664e:	e003      	b.n	8006658 <HAL_SPI_IRQHandler+0x3a4>
    return;
 8006650:	bf00      	nop
 8006652:	e002      	b.n	800665a <HAL_SPI_IRQHandler+0x3a6>
    return;
 8006654:	bf00      	nop
 8006656:	e000      	b.n	800665a <HAL_SPI_IRQHandler+0x3a6>
    return;
 8006658:	bf00      	nop
  }
}
 800665a:	3728      	adds	r7, #40	@ 0x28
 800665c:	46bd      	mov	sp, r7
 800665e:	bd80      	pop	{r7, pc}
 8006660:	fffffc94 	.word	0xfffffc94
 8006664:	0800671d 	.word	0x0800671d

08006668 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006668:	b480      	push	{r7}
 800666a:	b083      	sub	sp, #12
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8006670:	bf00      	nop
 8006672:	370c      	adds	r7, #12
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr

0800667c <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800667c:	b480      	push	{r7}
 800667e:	b083      	sub	sp, #12
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8006684:	bf00      	nop
 8006686:	370c      	adds	r7, #12
 8006688:	46bd      	mov	sp, r7
 800668a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668e:	4770      	bx	lr

08006690 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006690:	b480      	push	{r7}
 8006692:	b083      	sub	sp, #12
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8006698:	bf00      	nop
 800669a:	370c      	adds	r7, #12
 800669c:	46bd      	mov	sp, r7
 800669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a2:	4770      	bx	lr

080066a4 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80066a4:	b480      	push	{r7}
 80066a6:	b083      	sub	sp, #12
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80066ac:	bf00      	nop
 80066ae:	370c      	adds	r7, #12
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr

080066b8 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80066b8:	b480      	push	{r7}
 80066ba:	b083      	sub	sp, #12
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80066c0:	bf00      	nop
 80066c2:	370c      	adds	r7, #12
 80066c4:	46bd      	mov	sp, r7
 80066c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ca:	4770      	bx	lr

080066cc <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80066cc:	b480      	push	{r7}
 80066ce:	b083      	sub	sp, #12
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80066d4:	bf00      	nop
 80066d6:	370c      	adds	r7, #12
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr

080066e0 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80066e0:	b480      	push	{r7}
 80066e2:	b083      	sub	sp, #12
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80066e8:	bf00      	nop
 80066ea:	370c      	adds	r7, #12
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80066f4:	b480      	push	{r7}
 80066f6:	b083      	sub	sp, #12
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 80066fc:	bf00      	nop
 80066fe:	370c      	adds	r7, #12
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr

08006708 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006708:	b480      	push	{r7}
 800670a:	b083      	sub	sp, #12
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8006710:	bf00      	nop
 8006712:	370c      	adds	r7, #12
 8006714:	46bd      	mov	sp, r7
 8006716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671a:	4770      	bx	lr

0800671c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b084      	sub	sp, #16
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006728:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2200      	movs	r2, #0
 800672e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2200      	movs	r2, #0
 8006736:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2201      	movs	r2, #1
 800673e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006748:	68f8      	ldr	r0, [r7, #12]
 800674a:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800674c:	bf00      	nop
 800674e:	3710      	adds	r7, #16
 8006750:	46bd      	mov	sp, r7
 8006752:	bd80      	pop	{r7, pc}

08006754 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8006754:	b480      	push	{r7}
 8006756:	b085      	sub	sp, #20
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	695b      	ldr	r3, [r3, #20]
 8006762:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	699a      	ldr	r2, [r3, #24]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f042 0208 	orr.w	r2, r2, #8
 8006772:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	699a      	ldr	r2, [r3, #24]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f042 0210 	orr.w	r2, r2, #16
 8006782:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	681a      	ldr	r2, [r3, #0]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f022 0201 	bic.w	r2, r2, #1
 8006792:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	6919      	ldr	r1, [r3, #16]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	4b3c      	ldr	r3, [pc, #240]	@ (8006890 <SPI_CloseTransfer+0x13c>)
 80067a0:	400b      	ands	r3, r1
 80067a2:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	689a      	ldr	r2, [r3, #8]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80067b2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80067ba:	b2db      	uxtb	r3, r3
 80067bc:	2b04      	cmp	r3, #4
 80067be:	d014      	beq.n	80067ea <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	f003 0320 	and.w	r3, r3, #32
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d00f      	beq.n	80067ea <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80067d0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	699a      	ldr	r2, [r3, #24]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f042 0220 	orr.w	r2, r2, #32
 80067e8:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80067f0:	b2db      	uxtb	r3, r3
 80067f2:	2b03      	cmp	r3, #3
 80067f4:	d014      	beq.n	8006820 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d00f      	beq.n	8006820 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006806:	f043 0204 	orr.w	r2, r3, #4
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	699a      	ldr	r2, [r3, #24]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800681e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006826:	2b00      	cmp	r3, #0
 8006828:	d00f      	beq.n	800684a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006830:	f043 0201 	orr.w	r2, r3, #1
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	699a      	ldr	r2, [r3, #24]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006848:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006850:	2b00      	cmp	r3, #0
 8006852:	d00f      	beq.n	8006874 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800685a:	f043 0208 	orr.w	r2, r3, #8
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	699a      	ldr	r2, [r3, #24]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006872:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2200      	movs	r2, #0
 8006878:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2200      	movs	r2, #0
 8006880:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8006884:	bf00      	nop
 8006886:	3714      	adds	r7, #20
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr
 8006890:	fffffc90 	.word	0xfffffc90

08006894 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8006894:	b480      	push	{r7}
 8006896:	b085      	sub	sp, #20
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068a0:	095b      	lsrs	r3, r3, #5
 80068a2:	3301      	adds	r3, #1
 80068a4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	68db      	ldr	r3, [r3, #12]
 80068aa:	3301      	adds	r3, #1
 80068ac:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	3307      	adds	r3, #7
 80068b2:	08db      	lsrs	r3, r3, #3
 80068b4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	68fa      	ldr	r2, [r7, #12]
 80068ba:	fb02 f303 	mul.w	r3, r2, r3
}
 80068be:	4618      	mov	r0, r3
 80068c0:	3714      	adds	r7, #20
 80068c2:	46bd      	mov	sp, r7
 80068c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c8:	4770      	bx	lr

080068ca <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80068ca:	b580      	push	{r7, lr}
 80068cc:	b082      	sub	sp, #8
 80068ce:	af00      	add	r7, sp, #0
 80068d0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d101      	bne.n	80068dc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80068d8:	2301      	movs	r3, #1
 80068da:	e049      	b.n	8006970 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d106      	bne.n	80068f6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2200      	movs	r2, #0
 80068ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f000 f841 	bl	8006978 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2202      	movs	r2, #2
 80068fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681a      	ldr	r2, [r3, #0]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	3304      	adds	r3, #4
 8006906:	4619      	mov	r1, r3
 8006908:	4610      	mov	r0, r2
 800690a:	f000 f9e7 	bl	8006cdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2201      	movs	r2, #1
 8006912:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2201      	movs	r2, #1
 800691a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2201      	movs	r2, #1
 8006922:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2201      	movs	r2, #1
 800692a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2201      	movs	r2, #1
 8006932:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2201      	movs	r2, #1
 800693a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2201      	movs	r2, #1
 8006942:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2201      	movs	r2, #1
 800694a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2201      	movs	r2, #1
 8006952:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2201      	movs	r2, #1
 800695a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2201      	movs	r2, #1
 8006962:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2201      	movs	r2, #1
 800696a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800696e:	2300      	movs	r3, #0
}
 8006970:	4618      	mov	r0, r3
 8006972:	3708      	adds	r7, #8
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}

08006978 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006978:	b480      	push	{r7}
 800697a:	b083      	sub	sp, #12
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006980:	bf00      	nop
 8006982:	370c      	adds	r7, #12
 8006984:	46bd      	mov	sp, r7
 8006986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698a:	4770      	bx	lr

0800698c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800698c:	b480      	push	{r7}
 800698e:	b085      	sub	sp, #20
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800699a:	b2db      	uxtb	r3, r3
 800699c:	2b01      	cmp	r3, #1
 800699e:	d001      	beq.n	80069a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80069a0:	2301      	movs	r3, #1
 80069a2:	e054      	b.n	8006a4e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2202      	movs	r2, #2
 80069a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	68da      	ldr	r2, [r3, #12]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f042 0201 	orr.w	r2, r2, #1
 80069ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a26      	ldr	r2, [pc, #152]	@ (8006a5c <HAL_TIM_Base_Start_IT+0xd0>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d022      	beq.n	8006a0c <HAL_TIM_Base_Start_IT+0x80>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069ce:	d01d      	beq.n	8006a0c <HAL_TIM_Base_Start_IT+0x80>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4a22      	ldr	r2, [pc, #136]	@ (8006a60 <HAL_TIM_Base_Start_IT+0xd4>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d018      	beq.n	8006a0c <HAL_TIM_Base_Start_IT+0x80>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4a21      	ldr	r2, [pc, #132]	@ (8006a64 <HAL_TIM_Base_Start_IT+0xd8>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d013      	beq.n	8006a0c <HAL_TIM_Base_Start_IT+0x80>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a1f      	ldr	r2, [pc, #124]	@ (8006a68 <HAL_TIM_Base_Start_IT+0xdc>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d00e      	beq.n	8006a0c <HAL_TIM_Base_Start_IT+0x80>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a1e      	ldr	r2, [pc, #120]	@ (8006a6c <HAL_TIM_Base_Start_IT+0xe0>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d009      	beq.n	8006a0c <HAL_TIM_Base_Start_IT+0x80>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a1c      	ldr	r2, [pc, #112]	@ (8006a70 <HAL_TIM_Base_Start_IT+0xe4>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d004      	beq.n	8006a0c <HAL_TIM_Base_Start_IT+0x80>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a1b      	ldr	r2, [pc, #108]	@ (8006a74 <HAL_TIM_Base_Start_IT+0xe8>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d115      	bne.n	8006a38 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	689a      	ldr	r2, [r3, #8]
 8006a12:	4b19      	ldr	r3, [pc, #100]	@ (8006a78 <HAL_TIM_Base_Start_IT+0xec>)
 8006a14:	4013      	ands	r3, r2
 8006a16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2b06      	cmp	r3, #6
 8006a1c:	d015      	beq.n	8006a4a <HAL_TIM_Base_Start_IT+0xbe>
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a24:	d011      	beq.n	8006a4a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	681a      	ldr	r2, [r3, #0]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f042 0201 	orr.w	r2, r2, #1
 8006a34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a36:	e008      	b.n	8006a4a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	681a      	ldr	r2, [r3, #0]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f042 0201 	orr.w	r2, r2, #1
 8006a46:	601a      	str	r2, [r3, #0]
 8006a48:	e000      	b.n	8006a4c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a4a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006a4c:	2300      	movs	r3, #0
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3714      	adds	r7, #20
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr
 8006a5a:	bf00      	nop
 8006a5c:	40010000 	.word	0x40010000
 8006a60:	40000400 	.word	0x40000400
 8006a64:	40000800 	.word	0x40000800
 8006a68:	40000c00 	.word	0x40000c00
 8006a6c:	40010400 	.word	0x40010400
 8006a70:	40001800 	.word	0x40001800
 8006a74:	40014000 	.word	0x40014000
 8006a78:	00010007 	.word	0x00010007

08006a7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b084      	sub	sp, #16
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	68db      	ldr	r3, [r3, #12]
 8006a8a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	691b      	ldr	r3, [r3, #16]
 8006a92:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	f003 0302 	and.w	r3, r3, #2
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d020      	beq.n	8006ae0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	f003 0302 	and.w	r3, r3, #2
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d01b      	beq.n	8006ae0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f06f 0202 	mvn.w	r2, #2
 8006ab0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	699b      	ldr	r3, [r3, #24]
 8006abe:	f003 0303 	and.w	r3, r3, #3
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d003      	beq.n	8006ace <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f000 f8e9 	bl	8006c9e <HAL_TIM_IC_CaptureCallback>
 8006acc:	e005      	b.n	8006ada <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f000 f8db 	bl	8006c8a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	f000 f8ec 	bl	8006cb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2200      	movs	r2, #0
 8006ade:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	f003 0304 	and.w	r3, r3, #4
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d020      	beq.n	8006b2c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	f003 0304 	and.w	r3, r3, #4
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d01b      	beq.n	8006b2c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f06f 0204 	mvn.w	r2, #4
 8006afc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2202      	movs	r2, #2
 8006b02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	699b      	ldr	r3, [r3, #24]
 8006b0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d003      	beq.n	8006b1a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f000 f8c3 	bl	8006c9e <HAL_TIM_IC_CaptureCallback>
 8006b18:	e005      	b.n	8006b26 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f000 f8b5 	bl	8006c8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f000 f8c6 	bl	8006cb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	f003 0308 	and.w	r3, r3, #8
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d020      	beq.n	8006b78 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	f003 0308 	and.w	r3, r3, #8
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d01b      	beq.n	8006b78 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f06f 0208 	mvn.w	r2, #8
 8006b48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2204      	movs	r2, #4
 8006b4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	69db      	ldr	r3, [r3, #28]
 8006b56:	f003 0303 	and.w	r3, r3, #3
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d003      	beq.n	8006b66 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f000 f89d 	bl	8006c9e <HAL_TIM_IC_CaptureCallback>
 8006b64:	e005      	b.n	8006b72 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f000 f88f 	bl	8006c8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f000 f8a0 	bl	8006cb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2200      	movs	r2, #0
 8006b76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	f003 0310 	and.w	r3, r3, #16
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d020      	beq.n	8006bc4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	f003 0310 	and.w	r3, r3, #16
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d01b      	beq.n	8006bc4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f06f 0210 	mvn.w	r2, #16
 8006b94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2208      	movs	r2, #8
 8006b9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	69db      	ldr	r3, [r3, #28]
 8006ba2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d003      	beq.n	8006bb2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f000 f877 	bl	8006c9e <HAL_TIM_IC_CaptureCallback>
 8006bb0:	e005      	b.n	8006bbe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	f000 f869 	bl	8006c8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	f000 f87a 	bl	8006cb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	f003 0301 	and.w	r3, r3, #1
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d00c      	beq.n	8006be8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	f003 0301 	and.w	r3, r3, #1
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d007      	beq.n	8006be8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f06f 0201 	mvn.w	r2, #1
 8006be0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006be2:	6878      	ldr	r0, [r7, #4]
 8006be4:	f7fa fdca 	bl	800177c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d104      	bne.n	8006bfc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d00c      	beq.n	8006c16 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d007      	beq.n	8006c16 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006c0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c10:	6878      	ldr	r0, [r7, #4]
 8006c12:	f000 f90d 	bl	8006e30 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d00c      	beq.n	8006c3a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d007      	beq.n	8006c3a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006c32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f000 f905 	bl	8006e44 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d00c      	beq.n	8006c5e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d007      	beq.n	8006c5e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006c56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c58:	6878      	ldr	r0, [r7, #4]
 8006c5a:	f000 f834 	bl	8006cc6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	f003 0320 	and.w	r3, r3, #32
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d00c      	beq.n	8006c82 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f003 0320 	and.w	r3, r3, #32
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d007      	beq.n	8006c82 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f06f 0220 	mvn.w	r2, #32
 8006c7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	f000 f8cd 	bl	8006e1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c82:	bf00      	nop
 8006c84:	3710      	adds	r7, #16
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bd80      	pop	{r7, pc}

08006c8a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c8a:	b480      	push	{r7}
 8006c8c:	b083      	sub	sp, #12
 8006c8e:	af00      	add	r7, sp, #0
 8006c90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c92:	bf00      	nop
 8006c94:	370c      	adds	r7, #12
 8006c96:	46bd      	mov	sp, r7
 8006c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9c:	4770      	bx	lr

08006c9e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c9e:	b480      	push	{r7}
 8006ca0:	b083      	sub	sp, #12
 8006ca2:	af00      	add	r7, sp, #0
 8006ca4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006ca6:	bf00      	nop
 8006ca8:	370c      	adds	r7, #12
 8006caa:	46bd      	mov	sp, r7
 8006cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb0:	4770      	bx	lr

08006cb2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006cb2:	b480      	push	{r7}
 8006cb4:	b083      	sub	sp, #12
 8006cb6:	af00      	add	r7, sp, #0
 8006cb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006cba:	bf00      	nop
 8006cbc:	370c      	adds	r7, #12
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc4:	4770      	bx	lr

08006cc6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006cc6:	b480      	push	{r7}
 8006cc8:	b083      	sub	sp, #12
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006cce:	bf00      	nop
 8006cd0:	370c      	adds	r7, #12
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd8:	4770      	bx	lr
	...

08006cdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b085      	sub	sp, #20
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
 8006ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	4a43      	ldr	r2, [pc, #268]	@ (8006dfc <TIM_Base_SetConfig+0x120>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d013      	beq.n	8006d1c <TIM_Base_SetConfig+0x40>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cfa:	d00f      	beq.n	8006d1c <TIM_Base_SetConfig+0x40>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	4a40      	ldr	r2, [pc, #256]	@ (8006e00 <TIM_Base_SetConfig+0x124>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d00b      	beq.n	8006d1c <TIM_Base_SetConfig+0x40>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	4a3f      	ldr	r2, [pc, #252]	@ (8006e04 <TIM_Base_SetConfig+0x128>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d007      	beq.n	8006d1c <TIM_Base_SetConfig+0x40>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	4a3e      	ldr	r2, [pc, #248]	@ (8006e08 <TIM_Base_SetConfig+0x12c>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d003      	beq.n	8006d1c <TIM_Base_SetConfig+0x40>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	4a3d      	ldr	r2, [pc, #244]	@ (8006e0c <TIM_Base_SetConfig+0x130>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d108      	bne.n	8006d2e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	68fa      	ldr	r2, [r7, #12]
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	4a32      	ldr	r2, [pc, #200]	@ (8006dfc <TIM_Base_SetConfig+0x120>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d01f      	beq.n	8006d76 <TIM_Base_SetConfig+0x9a>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d3c:	d01b      	beq.n	8006d76 <TIM_Base_SetConfig+0x9a>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	4a2f      	ldr	r2, [pc, #188]	@ (8006e00 <TIM_Base_SetConfig+0x124>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d017      	beq.n	8006d76 <TIM_Base_SetConfig+0x9a>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	4a2e      	ldr	r2, [pc, #184]	@ (8006e04 <TIM_Base_SetConfig+0x128>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d013      	beq.n	8006d76 <TIM_Base_SetConfig+0x9a>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	4a2d      	ldr	r2, [pc, #180]	@ (8006e08 <TIM_Base_SetConfig+0x12c>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d00f      	beq.n	8006d76 <TIM_Base_SetConfig+0x9a>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	4a2c      	ldr	r2, [pc, #176]	@ (8006e0c <TIM_Base_SetConfig+0x130>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d00b      	beq.n	8006d76 <TIM_Base_SetConfig+0x9a>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	4a2b      	ldr	r2, [pc, #172]	@ (8006e10 <TIM_Base_SetConfig+0x134>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d007      	beq.n	8006d76 <TIM_Base_SetConfig+0x9a>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	4a2a      	ldr	r2, [pc, #168]	@ (8006e14 <TIM_Base_SetConfig+0x138>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d003      	beq.n	8006d76 <TIM_Base_SetConfig+0x9a>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	4a29      	ldr	r2, [pc, #164]	@ (8006e18 <TIM_Base_SetConfig+0x13c>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d108      	bne.n	8006d88 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	68db      	ldr	r3, [r3, #12]
 8006d82:	68fa      	ldr	r2, [r7, #12]
 8006d84:	4313      	orrs	r3, r2
 8006d86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	695b      	ldr	r3, [r3, #20]
 8006d92:	4313      	orrs	r3, r2
 8006d94:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	689a      	ldr	r2, [r3, #8]
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	681a      	ldr	r2, [r3, #0]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	4a14      	ldr	r2, [pc, #80]	@ (8006dfc <TIM_Base_SetConfig+0x120>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d00f      	beq.n	8006dce <TIM_Base_SetConfig+0xf2>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	4a16      	ldr	r2, [pc, #88]	@ (8006e0c <TIM_Base_SetConfig+0x130>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d00b      	beq.n	8006dce <TIM_Base_SetConfig+0xf2>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	4a15      	ldr	r2, [pc, #84]	@ (8006e10 <TIM_Base_SetConfig+0x134>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d007      	beq.n	8006dce <TIM_Base_SetConfig+0xf2>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	4a14      	ldr	r2, [pc, #80]	@ (8006e14 <TIM_Base_SetConfig+0x138>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d003      	beq.n	8006dce <TIM_Base_SetConfig+0xf2>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	4a13      	ldr	r2, [pc, #76]	@ (8006e18 <TIM_Base_SetConfig+0x13c>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d103      	bne.n	8006dd6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	691a      	ldr	r2, [r3, #16]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f043 0204 	orr.w	r2, r3, #4
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2201      	movs	r2, #1
 8006de6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	68fa      	ldr	r2, [r7, #12]
 8006dec:	601a      	str	r2, [r3, #0]
}
 8006dee:	bf00      	nop
 8006df0:	3714      	adds	r7, #20
 8006df2:	46bd      	mov	sp, r7
 8006df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df8:	4770      	bx	lr
 8006dfa:	bf00      	nop
 8006dfc:	40010000 	.word	0x40010000
 8006e00:	40000400 	.word	0x40000400
 8006e04:	40000800 	.word	0x40000800
 8006e08:	40000c00 	.word	0x40000c00
 8006e0c:	40010400 	.word	0x40010400
 8006e10:	40014000 	.word	0x40014000
 8006e14:	40014400 	.word	0x40014400
 8006e18:	40014800 	.word	0x40014800

08006e1c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b083      	sub	sp, #12
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e24:	bf00      	nop
 8006e26:	370c      	adds	r7, #12
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2e:	4770      	bx	lr

08006e30 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b083      	sub	sp, #12
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e38:	bf00      	nop
 8006e3a:	370c      	adds	r7, #12
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e42:	4770      	bx	lr

08006e44 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006e44:	b480      	push	{r7}
 8006e46:	b083      	sub	sp, #12
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006e4c:	bf00      	nop
 8006e4e:	370c      	adds	r7, #12
 8006e50:	46bd      	mov	sp, r7
 8006e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e56:	4770      	bx	lr

08006e58 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b082      	sub	sp, #8
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d101      	bne.n	8006e6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e66:	2301      	movs	r3, #1
 8006e68:	e050      	b.n	8006f0c <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d114      	bne.n	8006e9e <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2200      	movs	r2, #0
 8006e78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f000 fe29 	bl	8007ad4 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d103      	bne.n	8006e94 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	4a21      	ldr	r2, [pc, #132]	@ (8006f14 <HAL_UART_Init+0xbc>)
 8006e90:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2224      	movs	r2, #36	@ 0x24
 8006ea2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	681a      	ldr	r2, [r3, #0]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f022 0201 	bic.w	r2, r2, #1
 8006eb4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d002      	beq.n	8006ec4 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f001 fbc2 	bl	8008648 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ec4:	6878      	ldr	r0, [r7, #4]
 8006ec6:	f000 fe57 	bl	8007b78 <UART_SetConfig>
 8006eca:	4603      	mov	r3, r0
 8006ecc:	2b01      	cmp	r3, #1
 8006ece:	d101      	bne.n	8006ed4 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	e01b      	b.n	8006f0c <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	685a      	ldr	r2, [r3, #4]
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006ee2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	689a      	ldr	r2, [r3, #8]
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006ef2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f042 0201 	orr.w	r2, r2, #1
 8006f02:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f001 fc41 	bl	800878c <UART_CheckIdleState>
 8006f0a:	4603      	mov	r3, r0
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	3708      	adds	r7, #8
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}
 8006f14:	08001951 	.word	0x08001951

08006f18 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b087      	sub	sp, #28
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	60f8      	str	r0, [r7, #12]
 8006f20:	460b      	mov	r3, r1
 8006f22:	607a      	str	r2, [r7, #4]
 8006f24:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8006f26:	2300      	movs	r3, #0
 8006f28:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d109      	bne.n	8006f44 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f36:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 8006f40:	2301      	movs	r3, #1
 8006f42:	e09c      	b.n	800707e <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f4a:	2b20      	cmp	r3, #32
 8006f4c:	d16c      	bne.n	8007028 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 8006f4e:	7afb      	ldrb	r3, [r7, #11]
 8006f50:	2b0c      	cmp	r3, #12
 8006f52:	d85e      	bhi.n	8007012 <HAL_UART_RegisterCallback+0xfa>
 8006f54:	a201      	add	r2, pc, #4	@ (adr r2, 8006f5c <HAL_UART_RegisterCallback+0x44>)
 8006f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f5a:	bf00      	nop
 8006f5c:	08006f91 	.word	0x08006f91
 8006f60:	08006f9b 	.word	0x08006f9b
 8006f64:	08006fa5 	.word	0x08006fa5
 8006f68:	08006faf 	.word	0x08006faf
 8006f6c:	08006fb9 	.word	0x08006fb9
 8006f70:	08006fc3 	.word	0x08006fc3
 8006f74:	08006fcd 	.word	0x08006fcd
 8006f78:	08006fd7 	.word	0x08006fd7
 8006f7c:	08006fe1 	.word	0x08006fe1
 8006f80:	08006feb 	.word	0x08006feb
 8006f84:	08006ff5 	.word	0x08006ff5
 8006f88:	08006fff 	.word	0x08006fff
 8006f8c:	08007009 	.word	0x08007009
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	687a      	ldr	r2, [r7, #4]
 8006f94:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8006f98:	e070      	b.n	800707c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	687a      	ldr	r2, [r7, #4]
 8006f9e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8006fa2:	e06b      	b.n	800707c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	687a      	ldr	r2, [r7, #4]
 8006fa8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8006fac:	e066      	b.n	800707c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	687a      	ldr	r2, [r7, #4]
 8006fb2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8006fb6:	e061      	b.n	800707c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	687a      	ldr	r2, [r7, #4]
 8006fbc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8006fc0:	e05c      	b.n	800707c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	687a      	ldr	r2, [r7, #4]
 8006fc6:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8006fca:	e057      	b.n	800707c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	687a      	ldr	r2, [r7, #4]
 8006fd0:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8006fd4:	e052      	b.n	800707c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	687a      	ldr	r2, [r7, #4]
 8006fda:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8006fde:	e04d      	b.n	800707c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	687a      	ldr	r2, [r7, #4]
 8006fe4:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8006fe8:	e048      	b.n	800707c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	687a      	ldr	r2, [r7, #4]
 8006fee:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8006ff2:	e043      	b.n	800707c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	687a      	ldr	r2, [r7, #4]
 8006ff8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8006ffc:	e03e      	b.n	800707c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	687a      	ldr	r2, [r7, #4]
 8007002:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8007006:	e039      	b.n	800707c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	687a      	ldr	r2, [r7, #4]
 800700c:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8007010:	e034      	b.n	800707c <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007018:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8007022:	2301      	movs	r3, #1
 8007024:	75fb      	strb	r3, [r7, #23]
        break;
 8007026:	e029      	b.n	800707c <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800702e:	2b00      	cmp	r3, #0
 8007030:	d11a      	bne.n	8007068 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 8007032:	7afb      	ldrb	r3, [r7, #11]
 8007034:	2b0b      	cmp	r3, #11
 8007036:	d002      	beq.n	800703e <HAL_UART_RegisterCallback+0x126>
 8007038:	2b0c      	cmp	r3, #12
 800703a:	d005      	beq.n	8007048 <HAL_UART_RegisterCallback+0x130>
 800703c:	e009      	b.n	8007052 <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	687a      	ldr	r2, [r7, #4]
 8007042:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8007046:	e019      	b.n	800707c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	687a      	ldr	r2, [r7, #4]
 800704c:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8007050:	e014      	b.n	800707c <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007058:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8007062:	2301      	movs	r3, #1
 8007064:	75fb      	strb	r3, [r7, #23]
        break;
 8007066:	e009      	b.n	800707c <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800706e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 8007078:	2301      	movs	r3, #1
 800707a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800707c:	7dfb      	ldrb	r3, [r7, #23]
}
 800707e:	4618      	mov	r0, r3
 8007080:	371c      	adds	r7, #28
 8007082:	46bd      	mov	sp, r7
 8007084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007088:	4770      	bx	lr
 800708a:	bf00      	nop

0800708c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800708c:	b480      	push	{r7}
 800708e:	b091      	sub	sp, #68	@ 0x44
 8007090:	af00      	add	r7, sp, #0
 8007092:	60f8      	str	r0, [r7, #12]
 8007094:	60b9      	str	r1, [r7, #8]
 8007096:	4613      	mov	r3, r2
 8007098:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070a0:	2b20      	cmp	r3, #32
 80070a2:	d178      	bne.n	8007196 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d002      	beq.n	80070b0 <HAL_UART_Transmit_IT+0x24>
 80070aa:	88fb      	ldrh	r3, [r7, #6]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d101      	bne.n	80070b4 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 80070b0:	2301      	movs	r3, #1
 80070b2:	e071      	b.n	8007198 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	68ba      	ldr	r2, [r7, #8]
 80070b8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	88fa      	ldrh	r2, [r7, #6]
 80070be:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	88fa      	ldrh	r2, [r7, #6]
 80070c6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2200      	movs	r2, #0
 80070ce:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	2200      	movs	r2, #0
 80070d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2221      	movs	r2, #33	@ 0x21
 80070dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80070e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070e8:	d12a      	bne.n	8007140 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	689b      	ldr	r3, [r3, #8]
 80070ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070f2:	d107      	bne.n	8007104 <HAL_UART_Transmit_IT+0x78>
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	691b      	ldr	r3, [r3, #16]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d103      	bne.n	8007104 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	4a29      	ldr	r2, [pc, #164]	@ (80071a4 <HAL_UART_Transmit_IT+0x118>)
 8007100:	679a      	str	r2, [r3, #120]	@ 0x78
 8007102:	e002      	b.n	800710a <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	4a28      	ldr	r2, [pc, #160]	@ (80071a8 <HAL_UART_Transmit_IT+0x11c>)
 8007108:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	3308      	adds	r3, #8
 8007110:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007114:	e853 3f00 	ldrex	r3, [r3]
 8007118:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800711a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800711c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007120:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	3308      	adds	r3, #8
 8007128:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800712a:	637a      	str	r2, [r7, #52]	@ 0x34
 800712c:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800712e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007130:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007132:	e841 2300 	strex	r3, r2, [r1]
 8007136:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800713a:	2b00      	cmp	r3, #0
 800713c:	d1e5      	bne.n	800710a <HAL_UART_Transmit_IT+0x7e>
 800713e:	e028      	b.n	8007192 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	689b      	ldr	r3, [r3, #8]
 8007144:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007148:	d107      	bne.n	800715a <HAL_UART_Transmit_IT+0xce>
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	691b      	ldr	r3, [r3, #16]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d103      	bne.n	800715a <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	4a15      	ldr	r2, [pc, #84]	@ (80071ac <HAL_UART_Transmit_IT+0x120>)
 8007156:	679a      	str	r2, [r3, #120]	@ 0x78
 8007158:	e002      	b.n	8007160 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	4a14      	ldr	r2, [pc, #80]	@ (80071b0 <HAL_UART_Transmit_IT+0x124>)
 800715e:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	e853 3f00 	ldrex	r3, [r3]
 800716c:	613b      	str	r3, [r7, #16]
   return(result);
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007174:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	461a      	mov	r2, r3
 800717c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800717e:	623b      	str	r3, [r7, #32]
 8007180:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007182:	69f9      	ldr	r1, [r7, #28]
 8007184:	6a3a      	ldr	r2, [r7, #32]
 8007186:	e841 2300 	strex	r3, r2, [r1]
 800718a:	61bb      	str	r3, [r7, #24]
   return(result);
 800718c:	69bb      	ldr	r3, [r7, #24]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d1e6      	bne.n	8007160 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 8007192:	2300      	movs	r3, #0
 8007194:	e000      	b.n	8007198 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8007196:	2302      	movs	r3, #2
  }
}
 8007198:	4618      	mov	r0, r3
 800719a:	3744      	adds	r7, #68	@ 0x44
 800719c:	46bd      	mov	sp, r7
 800719e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a2:	4770      	bx	lr
 80071a4:	08008f4f 	.word	0x08008f4f
 80071a8:	08008e6f 	.word	0x08008e6f
 80071ac:	08008dad 	.word	0x08008dad
 80071b0:	08008cf5 	.word	0x08008cf5

080071b4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b08a      	sub	sp, #40	@ 0x28
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	60f8      	str	r0, [r7, #12]
 80071bc:	60b9      	str	r1, [r7, #8]
 80071be:	4613      	mov	r3, r2
 80071c0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80071c8:	2b20      	cmp	r3, #32
 80071ca:	d137      	bne.n	800723c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d002      	beq.n	80071d8 <HAL_UART_Receive_IT+0x24>
 80071d2:	88fb      	ldrh	r3, [r7, #6]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d101      	bne.n	80071dc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80071d8:	2301      	movs	r3, #1
 80071da:	e030      	b.n	800723e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2200      	movs	r2, #0
 80071e0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4a18      	ldr	r2, [pc, #96]	@ (8007248 <HAL_UART_Receive_IT+0x94>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d01f      	beq.n	800722c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	685b      	ldr	r3, [r3, #4]
 80071f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d018      	beq.n	800722c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	e853 3f00 	ldrex	r3, [r3]
 8007206:	613b      	str	r3, [r7, #16]
   return(result);
 8007208:	693b      	ldr	r3, [r7, #16]
 800720a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800720e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	461a      	mov	r2, r3
 8007216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007218:	623b      	str	r3, [r7, #32]
 800721a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800721c:	69f9      	ldr	r1, [r7, #28]
 800721e:	6a3a      	ldr	r2, [r7, #32]
 8007220:	e841 2300 	strex	r3, r2, [r1]
 8007224:	61bb      	str	r3, [r7, #24]
   return(result);
 8007226:	69bb      	ldr	r3, [r7, #24]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d1e6      	bne.n	80071fa <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800722c:	88fb      	ldrh	r3, [r7, #6]
 800722e:	461a      	mov	r2, r3
 8007230:	68b9      	ldr	r1, [r7, #8]
 8007232:	68f8      	ldr	r0, [r7, #12]
 8007234:	f001 fbc2 	bl	80089bc <UART_Start_Receive_IT>
 8007238:	4603      	mov	r3, r0
 800723a:	e000      	b.n	800723e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800723c:	2302      	movs	r3, #2
  }
}
 800723e:	4618      	mov	r0, r3
 8007240:	3728      	adds	r7, #40	@ 0x28
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}
 8007246:	bf00      	nop
 8007248:	58000c00 	.word	0x58000c00

0800724c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b0ba      	sub	sp, #232	@ 0xe8
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	69db      	ldr	r3, [r3, #28]
 800725a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	689b      	ldr	r3, [r3, #8]
 800726e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007272:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007276:	f640 030f 	movw	r3, #2063	@ 0x80f
 800727a:	4013      	ands	r3, r2
 800727c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007280:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007284:	2b00      	cmp	r3, #0
 8007286:	d11b      	bne.n	80072c0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007288:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800728c:	f003 0320 	and.w	r3, r3, #32
 8007290:	2b00      	cmp	r3, #0
 8007292:	d015      	beq.n	80072c0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007294:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007298:	f003 0320 	and.w	r3, r3, #32
 800729c:	2b00      	cmp	r3, #0
 800729e:	d105      	bne.n	80072ac <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80072a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d009      	beq.n	80072c0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	f000 83a5 	beq.w	8007a00 <HAL_UART_IRQHandler+0x7b4>
      {
        huart->RxISR(huart);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	4798      	blx	r3
      }
      return;
 80072be:	e39f      	b.n	8007a00 <HAL_UART_IRQHandler+0x7b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80072c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	f000 8129 	beq.w	800751c <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80072ca:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80072ce:	4b90      	ldr	r3, [pc, #576]	@ (8007510 <HAL_UART_IRQHandler+0x2c4>)
 80072d0:	4013      	ands	r3, r2
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d106      	bne.n	80072e4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80072d6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80072da:	4b8e      	ldr	r3, [pc, #568]	@ (8007514 <HAL_UART_IRQHandler+0x2c8>)
 80072dc:	4013      	ands	r3, r2
 80072de:	2b00      	cmp	r3, #0
 80072e0:	f000 811c 	beq.w	800751c <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80072e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072e8:	f003 0301 	and.w	r3, r3, #1
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d011      	beq.n	8007314 <HAL_UART_IRQHandler+0xc8>
 80072f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d00b      	beq.n	8007314 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	2201      	movs	r2, #1
 8007302:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800730a:	f043 0201 	orr.w	r2, r3, #1
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007314:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007318:	f003 0302 	and.w	r3, r3, #2
 800731c:	2b00      	cmp	r3, #0
 800731e:	d011      	beq.n	8007344 <HAL_UART_IRQHandler+0xf8>
 8007320:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007324:	f003 0301 	and.w	r3, r3, #1
 8007328:	2b00      	cmp	r3, #0
 800732a:	d00b      	beq.n	8007344 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2202      	movs	r2, #2
 8007332:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800733a:	f043 0204 	orr.w	r2, r3, #4
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007344:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007348:	f003 0304 	and.w	r3, r3, #4
 800734c:	2b00      	cmp	r3, #0
 800734e:	d011      	beq.n	8007374 <HAL_UART_IRQHandler+0x128>
 8007350:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007354:	f003 0301 	and.w	r3, r3, #1
 8007358:	2b00      	cmp	r3, #0
 800735a:	d00b      	beq.n	8007374 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	2204      	movs	r2, #4
 8007362:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800736a:	f043 0202 	orr.w	r2, r3, #2
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007374:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007378:	f003 0308 	and.w	r3, r3, #8
 800737c:	2b00      	cmp	r3, #0
 800737e:	d017      	beq.n	80073b0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007380:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007384:	f003 0320 	and.w	r3, r3, #32
 8007388:	2b00      	cmp	r3, #0
 800738a:	d105      	bne.n	8007398 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800738c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007390:	4b5f      	ldr	r3, [pc, #380]	@ (8007510 <HAL_UART_IRQHandler+0x2c4>)
 8007392:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007394:	2b00      	cmp	r3, #0
 8007396:	d00b      	beq.n	80073b0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	2208      	movs	r2, #8
 800739e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073a6:	f043 0208 	orr.w	r2, r3, #8
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80073b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d012      	beq.n	80073e2 <HAL_UART_IRQHandler+0x196>
 80073bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073c0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d00c      	beq.n	80073e2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80073d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073d8:	f043 0220 	orr.w	r2, r3, #32
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	f000 830b 	beq.w	8007a04 <HAL_UART_IRQHandler+0x7b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80073ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073f2:	f003 0320 	and.w	r3, r3, #32
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d013      	beq.n	8007422 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80073fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073fe:	f003 0320 	and.w	r3, r3, #32
 8007402:	2b00      	cmp	r3, #0
 8007404:	d105      	bne.n	8007412 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007406:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800740a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800740e:	2b00      	cmp	r3, #0
 8007410:	d007      	beq.n	8007422 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007416:	2b00      	cmp	r3, #0
 8007418:	d003      	beq.n	8007422 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007428:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007436:	2b40      	cmp	r3, #64	@ 0x40
 8007438:	d005      	beq.n	8007446 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800743a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800743e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007442:	2b00      	cmp	r3, #0
 8007444:	d058      	beq.n	80074f8 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007446:	6878      	ldr	r0, [r7, #4]
 8007448:	f001 fbda 	bl	8008c00 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007456:	2b40      	cmp	r3, #64	@ 0x40
 8007458:	d148      	bne.n	80074ec <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	3308      	adds	r3, #8
 8007460:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007464:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007468:	e853 3f00 	ldrex	r3, [r3]
 800746c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007470:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007474:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007478:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	3308      	adds	r3, #8
 8007482:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007486:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800748a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800748e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007492:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007496:	e841 2300 	strex	r3, r2, [r1]
 800749a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800749e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d1d9      	bne.n	800745a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d017      	beq.n	80074e0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074b6:	4a18      	ldr	r2, [pc, #96]	@ (8007518 <HAL_UART_IRQHandler+0x2cc>)
 80074b8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074c0:	4618      	mov	r0, r3
 80074c2:	f7fb fa47 	bl	8002954 <HAL_DMA_Abort_IT>
 80074c6:	4603      	mov	r3, r0
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d01f      	beq.n	800750c <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074d4:	687a      	ldr	r2, [r7, #4]
 80074d6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80074da:	4610      	mov	r0, r2
 80074dc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074de:	e015      	b.n	800750c <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074ea:	e00f      	b.n	800750c <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074f6:	e009      	b.n	800750c <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800750a:	e27b      	b.n	8007a04 <HAL_UART_IRQHandler+0x7b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800750c:	bf00      	nop
    return;
 800750e:	e279      	b.n	8007a04 <HAL_UART_IRQHandler+0x7b8>
 8007510:	10000001 	.word	0x10000001
 8007514:	04000120 	.word	0x04000120
 8007518:	08008ccd 	.word	0x08008ccd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007520:	2b01      	cmp	r3, #1
 8007522:	f040 8209 	bne.w	8007938 <HAL_UART_IRQHandler+0x6ec>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007526:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800752a:	f003 0310 	and.w	r3, r3, #16
 800752e:	2b00      	cmp	r3, #0
 8007530:	f000 8202 	beq.w	8007938 <HAL_UART_IRQHandler+0x6ec>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007534:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007538:	f003 0310 	and.w	r3, r3, #16
 800753c:	2b00      	cmp	r3, #0
 800753e:	f000 81fb 	beq.w	8007938 <HAL_UART_IRQHandler+0x6ec>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	2210      	movs	r2, #16
 8007548:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	689b      	ldr	r3, [r3, #8]
 8007550:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007554:	2b40      	cmp	r3, #64	@ 0x40
 8007556:	f040 8171 	bne.w	800783c <HAL_UART_IRQHandler+0x5f0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4aa6      	ldr	r2, [pc, #664]	@ (80077fc <HAL_UART_IRQHandler+0x5b0>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d068      	beq.n	800763a <HAL_UART_IRQHandler+0x3ee>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	4aa3      	ldr	r2, [pc, #652]	@ (8007800 <HAL_UART_IRQHandler+0x5b4>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d061      	beq.n	800763a <HAL_UART_IRQHandler+0x3ee>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	4aa1      	ldr	r2, [pc, #644]	@ (8007804 <HAL_UART_IRQHandler+0x5b8>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d05a      	beq.n	800763a <HAL_UART_IRQHandler+0x3ee>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	4a9e      	ldr	r2, [pc, #632]	@ (8007808 <HAL_UART_IRQHandler+0x5bc>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d053      	beq.n	800763a <HAL_UART_IRQHandler+0x3ee>
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4a9c      	ldr	r2, [pc, #624]	@ (800780c <HAL_UART_IRQHandler+0x5c0>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d04c      	beq.n	800763a <HAL_UART_IRQHandler+0x3ee>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	4a99      	ldr	r2, [pc, #612]	@ (8007810 <HAL_UART_IRQHandler+0x5c4>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d045      	beq.n	800763a <HAL_UART_IRQHandler+0x3ee>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a97      	ldr	r2, [pc, #604]	@ (8007814 <HAL_UART_IRQHandler+0x5c8>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d03e      	beq.n	800763a <HAL_UART_IRQHandler+0x3ee>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4a94      	ldr	r2, [pc, #592]	@ (8007818 <HAL_UART_IRQHandler+0x5cc>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d037      	beq.n	800763a <HAL_UART_IRQHandler+0x3ee>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	4a92      	ldr	r2, [pc, #584]	@ (800781c <HAL_UART_IRQHandler+0x5d0>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d030      	beq.n	800763a <HAL_UART_IRQHandler+0x3ee>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4a8f      	ldr	r2, [pc, #572]	@ (8007820 <HAL_UART_IRQHandler+0x5d4>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d029      	beq.n	800763a <HAL_UART_IRQHandler+0x3ee>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	4a8d      	ldr	r2, [pc, #564]	@ (8007824 <HAL_UART_IRQHandler+0x5d8>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d022      	beq.n	800763a <HAL_UART_IRQHandler+0x3ee>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a8a      	ldr	r2, [pc, #552]	@ (8007828 <HAL_UART_IRQHandler+0x5dc>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d01b      	beq.n	800763a <HAL_UART_IRQHandler+0x3ee>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	4a88      	ldr	r2, [pc, #544]	@ (800782c <HAL_UART_IRQHandler+0x5e0>)
 800760c:	4293      	cmp	r3, r2
 800760e:	d014      	beq.n	800763a <HAL_UART_IRQHandler+0x3ee>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	4a85      	ldr	r2, [pc, #532]	@ (8007830 <HAL_UART_IRQHandler+0x5e4>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d00d      	beq.n	800763a <HAL_UART_IRQHandler+0x3ee>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a83      	ldr	r2, [pc, #524]	@ (8007834 <HAL_UART_IRQHandler+0x5e8>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d006      	beq.n	800763a <HAL_UART_IRQHandler+0x3ee>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4a80      	ldr	r2, [pc, #512]	@ (8007838 <HAL_UART_IRQHandler+0x5ec>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d106      	bne.n	8007648 <HAL_UART_IRQHandler+0x3fc>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	685b      	ldr	r3, [r3, #4]
 8007644:	b29b      	uxth	r3, r3
 8007646:	e005      	b.n	8007654 <HAL_UART_IRQHandler+0x408>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	b29b      	uxth	r3, r3
 8007654:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007658:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800765c:	2b00      	cmp	r3, #0
 800765e:	f000 80af 	beq.w	80077c0 <HAL_UART_IRQHandler+0x574>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007668:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800766c:	429a      	cmp	r2, r3
 800766e:	f080 80a7 	bcs.w	80077c0 <HAL_UART_IRQHandler+0x574>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007678:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007682:	69db      	ldr	r3, [r3, #28]
 8007684:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007688:	f000 8087 	beq.w	800779a <HAL_UART_IRQHandler+0x54e>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007694:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007698:	e853 3f00 	ldrex	r3, [r3]
 800769c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80076a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80076a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	461a      	mov	r2, r3
 80076b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80076b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80076ba:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076be:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80076c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80076c6:	e841 2300 	strex	r3, r2, [r1]
 80076ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80076ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d1da      	bne.n	800768c <HAL_UART_IRQHandler+0x440>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	3308      	adds	r3, #8
 80076dc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80076e0:	e853 3f00 	ldrex	r3, [r3]
 80076e4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80076e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80076e8:	f023 0301 	bic.w	r3, r3, #1
 80076ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	3308      	adds	r3, #8
 80076f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80076fa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80076fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007700:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007702:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007706:	e841 2300 	strex	r3, r2, [r1]
 800770a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800770c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800770e:	2b00      	cmp	r3, #0
 8007710:	d1e1      	bne.n	80076d6 <HAL_UART_IRQHandler+0x48a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	3308      	adds	r3, #8
 8007718:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800771c:	e853 3f00 	ldrex	r3, [r3]
 8007720:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007722:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007724:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007728:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	3308      	adds	r3, #8
 8007732:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007736:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007738:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800773c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800773e:	e841 2300 	strex	r3, r2, [r1]
 8007742:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007744:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007746:	2b00      	cmp	r3, #0
 8007748:	d1e3      	bne.n	8007712 <HAL_UART_IRQHandler+0x4c6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2220      	movs	r2, #32
 800774e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2200      	movs	r2, #0
 8007756:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800775e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007760:	e853 3f00 	ldrex	r3, [r3]
 8007764:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007766:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007768:	f023 0310 	bic.w	r3, r3, #16
 800776c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	461a      	mov	r2, r3
 8007776:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800777a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800777c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800777e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007780:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007782:	e841 2300 	strex	r3, r2, [r1]
 8007786:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007788:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800778a:	2b00      	cmp	r3, #0
 800778c:	d1e4      	bne.n	8007758 <HAL_UART_IRQHandler+0x50c>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007794:	4618      	mov	r0, r3
 8007796:	f7fa fdbf 	bl	8002318 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2202      	movs	r2, #2
 800779e:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80077a6:	687a      	ldr	r2, [r7, #4]
 80077a8:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 80077ac:	687a      	ldr	r2, [r7, #4]
 80077ae:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 80077b2:	b292      	uxth	r2, r2
 80077b4:	1a8a      	subs	r2, r1, r2
 80077b6:	b292      	uxth	r2, r2
 80077b8:	4611      	mov	r1, r2
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80077be:	e123      	b.n	8007a08 <HAL_UART_IRQHandler+0x7bc>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80077c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80077ca:	429a      	cmp	r2, r3
 80077cc:	f040 811c 	bne.w	8007a08 <HAL_UART_IRQHandler+0x7bc>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077d6:	69db      	ldr	r3, [r3, #28]
 80077d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077dc:	f040 8114 	bne.w	8007a08 <HAL_UART_IRQHandler+0x7bc>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2202      	movs	r2, #2
 80077e4:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80077ec:	687a      	ldr	r2, [r7, #4]
 80077ee:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 80077f2:	4611      	mov	r1, r2
 80077f4:	6878      	ldr	r0, [r7, #4]
 80077f6:	4798      	blx	r3
      return;
 80077f8:	e106      	b.n	8007a08 <HAL_UART_IRQHandler+0x7bc>
 80077fa:	bf00      	nop
 80077fc:	40020010 	.word	0x40020010
 8007800:	40020028 	.word	0x40020028
 8007804:	40020040 	.word	0x40020040
 8007808:	40020058 	.word	0x40020058
 800780c:	40020070 	.word	0x40020070
 8007810:	40020088 	.word	0x40020088
 8007814:	400200a0 	.word	0x400200a0
 8007818:	400200b8 	.word	0x400200b8
 800781c:	40020410 	.word	0x40020410
 8007820:	40020428 	.word	0x40020428
 8007824:	40020440 	.word	0x40020440
 8007828:	40020458 	.word	0x40020458
 800782c:	40020470 	.word	0x40020470
 8007830:	40020488 	.word	0x40020488
 8007834:	400204a0 	.word	0x400204a0
 8007838:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007848:	b29b      	uxth	r3, r3
 800784a:	1ad3      	subs	r3, r2, r3
 800784c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007856:	b29b      	uxth	r3, r3
 8007858:	2b00      	cmp	r3, #0
 800785a:	f000 80d7 	beq.w	8007a0c <HAL_UART_IRQHandler+0x7c0>
          && (nb_rx_data > 0U))
 800785e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007862:	2b00      	cmp	r3, #0
 8007864:	f000 80d2 	beq.w	8007a0c <HAL_UART_IRQHandler+0x7c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800786e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007870:	e853 3f00 	ldrex	r3, [r3]
 8007874:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007876:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007878:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800787c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	461a      	mov	r2, r3
 8007886:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800788a:	647b      	str	r3, [r7, #68]	@ 0x44
 800788c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800788e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007890:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007892:	e841 2300 	strex	r3, r2, [r1]
 8007896:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007898:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800789a:	2b00      	cmp	r3, #0
 800789c:	d1e4      	bne.n	8007868 <HAL_UART_IRQHandler+0x61c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	3308      	adds	r3, #8
 80078a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078a8:	e853 3f00 	ldrex	r3, [r3]
 80078ac:	623b      	str	r3, [r7, #32]
   return(result);
 80078ae:	6a3a      	ldr	r2, [r7, #32]
 80078b0:	4b59      	ldr	r3, [pc, #356]	@ (8007a18 <HAL_UART_IRQHandler+0x7cc>)
 80078b2:	4013      	ands	r3, r2
 80078b4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	3308      	adds	r3, #8
 80078be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80078c2:	633a      	str	r2, [r7, #48]	@ 0x30
 80078c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078ca:	e841 2300 	strex	r3, r2, [r1]
 80078ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80078d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d1e3      	bne.n	800789e <HAL_UART_IRQHandler+0x652>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2220      	movs	r2, #32
 80078da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2200      	movs	r2, #0
 80078e2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2200      	movs	r2, #0
 80078e8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f0:	693b      	ldr	r3, [r7, #16]
 80078f2:	e853 3f00 	ldrex	r3, [r3]
 80078f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	f023 0310 	bic.w	r3, r3, #16
 80078fe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	461a      	mov	r2, r3
 8007908:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800790c:	61fb      	str	r3, [r7, #28]
 800790e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007910:	69b9      	ldr	r1, [r7, #24]
 8007912:	69fa      	ldr	r2, [r7, #28]
 8007914:	e841 2300 	strex	r3, r2, [r1]
 8007918:	617b      	str	r3, [r7, #20]
   return(result);
 800791a:	697b      	ldr	r3, [r7, #20]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d1e4      	bne.n	80078ea <HAL_UART_IRQHandler+0x69e>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2202      	movs	r2, #2
 8007924:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800792c:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8007930:	4611      	mov	r1, r2
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007936:	e069      	b.n	8007a0c <HAL_UART_IRQHandler+0x7c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007938:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800793c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007940:	2b00      	cmp	r3, #0
 8007942:	d010      	beq.n	8007966 <HAL_UART_IRQHandler+0x71a>
 8007944:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007948:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800794c:	2b00      	cmp	r3, #0
 800794e:	d00a      	beq.n	8007966 <HAL_UART_IRQHandler+0x71a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007958:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007964:	e055      	b.n	8007a12 <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800796a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800796e:	2b00      	cmp	r3, #0
 8007970:	d014      	beq.n	800799c <HAL_UART_IRQHandler+0x750>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007972:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007976:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800797a:	2b00      	cmp	r3, #0
 800797c:	d105      	bne.n	800798a <HAL_UART_IRQHandler+0x73e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800797e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007982:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007986:	2b00      	cmp	r3, #0
 8007988:	d008      	beq.n	800799c <HAL_UART_IRQHandler+0x750>
  {
    if (huart->TxISR != NULL)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800798e:	2b00      	cmp	r3, #0
 8007990:	d03e      	beq.n	8007a10 <HAL_UART_IRQHandler+0x7c4>
    {
      huart->TxISR(huart);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	4798      	blx	r3
    }
    return;
 800799a:	e039      	b.n	8007a10 <HAL_UART_IRQHandler+0x7c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800799c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d009      	beq.n	80079bc <HAL_UART_IRQHandler+0x770>
 80079a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d003      	beq.n	80079bc <HAL_UART_IRQHandler+0x770>
  {
    UART_EndTransmit_IT(huart);
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f001 fb3f 	bl	8009038 <UART_EndTransmit_IT>
    return;
 80079ba:	e02a      	b.n	8007a12 <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80079bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d00b      	beq.n	80079e0 <HAL_UART_IRQHandler+0x794>
 80079c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079cc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d005      	beq.n	80079e0 <HAL_UART_IRQHandler+0x794>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80079de:	e018      	b.n	8007a12 <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80079e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d012      	beq.n	8007a12 <HAL_UART_IRQHandler+0x7c6>
 80079ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	da0e      	bge.n	8007a12 <HAL_UART_IRQHandler+0x7c6>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80079fa:	6878      	ldr	r0, [r7, #4]
 80079fc:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80079fe:	e008      	b.n	8007a12 <HAL_UART_IRQHandler+0x7c6>
      return;
 8007a00:	bf00      	nop
 8007a02:	e006      	b.n	8007a12 <HAL_UART_IRQHandler+0x7c6>
    return;
 8007a04:	bf00      	nop
 8007a06:	e004      	b.n	8007a12 <HAL_UART_IRQHandler+0x7c6>
      return;
 8007a08:	bf00      	nop
 8007a0a:	e002      	b.n	8007a12 <HAL_UART_IRQHandler+0x7c6>
      return;
 8007a0c:	bf00      	nop
 8007a0e:	e000      	b.n	8007a12 <HAL_UART_IRQHandler+0x7c6>
    return;
 8007a10:	bf00      	nop
  }
}
 8007a12:	37e8      	adds	r7, #232	@ 0xe8
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}
 8007a18:	effffffe 	.word	0xeffffffe

08007a1c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b083      	sub	sp, #12
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007a24:	bf00      	nop
 8007a26:	370c      	adds	r7, #12
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2e:	4770      	bx	lr

08007a30 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b083      	sub	sp, #12
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007a38:	bf00      	nop
 8007a3a:	370c      	adds	r7, #12
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a42:	4770      	bx	lr

08007a44 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a44:	b480      	push	{r7}
 8007a46:	b083      	sub	sp, #12
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007a4c:	bf00      	nop
 8007a4e:	370c      	adds	r7, #12
 8007a50:	46bd      	mov	sp, r7
 8007a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a56:	4770      	bx	lr

08007a58 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b083      	sub	sp, #12
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007a60:	bf00      	nop
 8007a62:	370c      	adds	r7, #12
 8007a64:	46bd      	mov	sp, r7
 8007a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6a:	4770      	bx	lr

08007a6c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b083      	sub	sp, #12
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007a74:	bf00      	nop
 8007a76:	370c      	adds	r7, #12
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr

08007a80 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b083      	sub	sp, #12
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8007a88:	bf00      	nop
 8007a8a:	370c      	adds	r7, #12
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a92:	4770      	bx	lr

08007a94 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b083      	sub	sp, #12
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8007a9c:	bf00      	nop
 8007a9e:	370c      	adds	r7, #12
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr

08007aa8 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b083      	sub	sp, #12
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8007ab0:	bf00      	nop
 8007ab2:	370c      	adds	r7, #12
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aba:	4770      	bx	lr

08007abc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b083      	sub	sp, #12
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
 8007ac4:	460b      	mov	r3, r1
 8007ac6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007ac8:	bf00      	nop
 8007aca:	370c      	adds	r7, #12
 8007acc:	46bd      	mov	sp, r7
 8007ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad2:	4770      	bx	lr

08007ad4 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b083      	sub	sp, #12
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	4a1a      	ldr	r2, [pc, #104]	@ (8007b48 <UART_InitCallbacksToDefault+0x74>)
 8007ae0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	4a19      	ldr	r2, [pc, #100]	@ (8007b4c <UART_InitCallbacksToDefault+0x78>)
 8007ae8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	4a18      	ldr	r2, [pc, #96]	@ (8007b50 <UART_InitCallbacksToDefault+0x7c>)
 8007af0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	4a17      	ldr	r2, [pc, #92]	@ (8007b54 <UART_InitCallbacksToDefault+0x80>)
 8007af8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	4a16      	ldr	r2, [pc, #88]	@ (8007b58 <UART_InitCallbacksToDefault+0x84>)
 8007b00:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	4a15      	ldr	r2, [pc, #84]	@ (8007b5c <UART_InitCallbacksToDefault+0x88>)
 8007b08:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	4a14      	ldr	r2, [pc, #80]	@ (8007b60 <UART_InitCallbacksToDefault+0x8c>)
 8007b10:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	4a13      	ldr	r2, [pc, #76]	@ (8007b64 <UART_InitCallbacksToDefault+0x90>)
 8007b18:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	4a12      	ldr	r2, [pc, #72]	@ (8007b68 <UART_InitCallbacksToDefault+0x94>)
 8007b20:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	4a11      	ldr	r2, [pc, #68]	@ (8007b6c <UART_InitCallbacksToDefault+0x98>)
 8007b28:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	4a10      	ldr	r2, [pc, #64]	@ (8007b70 <UART_InitCallbacksToDefault+0x9c>)
 8007b30:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	4a0f      	ldr	r2, [pc, #60]	@ (8007b74 <UART_InitCallbacksToDefault+0xa0>)
 8007b38:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 8007b3c:	bf00      	nop
 8007b3e:	370c      	adds	r7, #12
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr
 8007b48:	08007a31 	.word	0x08007a31
 8007b4c:	08007a1d 	.word	0x08007a1d
 8007b50:	08007a59 	.word	0x08007a59
 8007b54:	08007a45 	.word	0x08007a45
 8007b58:	08007a6d 	.word	0x08007a6d
 8007b5c:	08007a81 	.word	0x08007a81
 8007b60:	08007a95 	.word	0x08007a95
 8007b64:	08007aa9 	.word	0x08007aa9
 8007b68:	08009afd 	.word	0x08009afd
 8007b6c:	08009b11 	.word	0x08009b11
 8007b70:	08009b25 	.word	0x08009b25
 8007b74:	08007abd 	.word	0x08007abd

08007b78 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b7c:	b092      	sub	sp, #72	@ 0x48
 8007b7e:	af00      	add	r7, sp, #0
 8007b80:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007b82:	2300      	movs	r3, #0
 8007b84:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	689a      	ldr	r2, [r3, #8]
 8007b8c:	697b      	ldr	r3, [r7, #20]
 8007b8e:	691b      	ldr	r3, [r3, #16]
 8007b90:	431a      	orrs	r2, r3
 8007b92:	697b      	ldr	r3, [r7, #20]
 8007b94:	695b      	ldr	r3, [r3, #20]
 8007b96:	431a      	orrs	r2, r3
 8007b98:	697b      	ldr	r3, [r7, #20]
 8007b9a:	69db      	ldr	r3, [r3, #28]
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007ba0:	697b      	ldr	r3, [r7, #20]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	681a      	ldr	r2, [r3, #0]
 8007ba6:	4bbe      	ldr	r3, [pc, #760]	@ (8007ea0 <UART_SetConfig+0x328>)
 8007ba8:	4013      	ands	r3, r2
 8007baa:	697a      	ldr	r2, [r7, #20]
 8007bac:	6812      	ldr	r2, [r2, #0]
 8007bae:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007bb0:	430b      	orrs	r3, r1
 8007bb2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007bb4:	697b      	ldr	r3, [r7, #20]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	685b      	ldr	r3, [r3, #4]
 8007bba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007bbe:	697b      	ldr	r3, [r7, #20]
 8007bc0:	68da      	ldr	r2, [r3, #12]
 8007bc2:	697b      	ldr	r3, [r7, #20]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	430a      	orrs	r2, r1
 8007bc8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	699b      	ldr	r3, [r3, #24]
 8007bce:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007bd0:	697b      	ldr	r3, [r7, #20]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4ab3      	ldr	r2, [pc, #716]	@ (8007ea4 <UART_SetConfig+0x32c>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d004      	beq.n	8007be4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	6a1b      	ldr	r3, [r3, #32]
 8007bde:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007be0:	4313      	orrs	r3, r2
 8007be2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007be4:	697b      	ldr	r3, [r7, #20]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	689a      	ldr	r2, [r3, #8]
 8007bea:	4baf      	ldr	r3, [pc, #700]	@ (8007ea8 <UART_SetConfig+0x330>)
 8007bec:	4013      	ands	r3, r2
 8007bee:	697a      	ldr	r2, [r7, #20]
 8007bf0:	6812      	ldr	r2, [r2, #0]
 8007bf2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007bf4:	430b      	orrs	r3, r1
 8007bf6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007bf8:	697b      	ldr	r3, [r7, #20]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bfe:	f023 010f 	bic.w	r1, r3, #15
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007c06:	697b      	ldr	r3, [r7, #20]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	430a      	orrs	r2, r1
 8007c0c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007c0e:	697b      	ldr	r3, [r7, #20]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	4aa6      	ldr	r2, [pc, #664]	@ (8007eac <UART_SetConfig+0x334>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d177      	bne.n	8007d08 <UART_SetConfig+0x190>
 8007c18:	4ba5      	ldr	r3, [pc, #660]	@ (8007eb0 <UART_SetConfig+0x338>)
 8007c1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c1c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007c20:	2b28      	cmp	r3, #40	@ 0x28
 8007c22:	d86d      	bhi.n	8007d00 <UART_SetConfig+0x188>
 8007c24:	a201      	add	r2, pc, #4	@ (adr r2, 8007c2c <UART_SetConfig+0xb4>)
 8007c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c2a:	bf00      	nop
 8007c2c:	08007cd1 	.word	0x08007cd1
 8007c30:	08007d01 	.word	0x08007d01
 8007c34:	08007d01 	.word	0x08007d01
 8007c38:	08007d01 	.word	0x08007d01
 8007c3c:	08007d01 	.word	0x08007d01
 8007c40:	08007d01 	.word	0x08007d01
 8007c44:	08007d01 	.word	0x08007d01
 8007c48:	08007d01 	.word	0x08007d01
 8007c4c:	08007cd9 	.word	0x08007cd9
 8007c50:	08007d01 	.word	0x08007d01
 8007c54:	08007d01 	.word	0x08007d01
 8007c58:	08007d01 	.word	0x08007d01
 8007c5c:	08007d01 	.word	0x08007d01
 8007c60:	08007d01 	.word	0x08007d01
 8007c64:	08007d01 	.word	0x08007d01
 8007c68:	08007d01 	.word	0x08007d01
 8007c6c:	08007ce1 	.word	0x08007ce1
 8007c70:	08007d01 	.word	0x08007d01
 8007c74:	08007d01 	.word	0x08007d01
 8007c78:	08007d01 	.word	0x08007d01
 8007c7c:	08007d01 	.word	0x08007d01
 8007c80:	08007d01 	.word	0x08007d01
 8007c84:	08007d01 	.word	0x08007d01
 8007c88:	08007d01 	.word	0x08007d01
 8007c8c:	08007ce9 	.word	0x08007ce9
 8007c90:	08007d01 	.word	0x08007d01
 8007c94:	08007d01 	.word	0x08007d01
 8007c98:	08007d01 	.word	0x08007d01
 8007c9c:	08007d01 	.word	0x08007d01
 8007ca0:	08007d01 	.word	0x08007d01
 8007ca4:	08007d01 	.word	0x08007d01
 8007ca8:	08007d01 	.word	0x08007d01
 8007cac:	08007cf1 	.word	0x08007cf1
 8007cb0:	08007d01 	.word	0x08007d01
 8007cb4:	08007d01 	.word	0x08007d01
 8007cb8:	08007d01 	.word	0x08007d01
 8007cbc:	08007d01 	.word	0x08007d01
 8007cc0:	08007d01 	.word	0x08007d01
 8007cc4:	08007d01 	.word	0x08007d01
 8007cc8:	08007d01 	.word	0x08007d01
 8007ccc:	08007cf9 	.word	0x08007cf9
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cd6:	e222      	b.n	800811e <UART_SetConfig+0x5a6>
 8007cd8:	2304      	movs	r3, #4
 8007cda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cde:	e21e      	b.n	800811e <UART_SetConfig+0x5a6>
 8007ce0:	2308      	movs	r3, #8
 8007ce2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ce6:	e21a      	b.n	800811e <UART_SetConfig+0x5a6>
 8007ce8:	2310      	movs	r3, #16
 8007cea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cee:	e216      	b.n	800811e <UART_SetConfig+0x5a6>
 8007cf0:	2320      	movs	r3, #32
 8007cf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cf6:	e212      	b.n	800811e <UART_SetConfig+0x5a6>
 8007cf8:	2340      	movs	r3, #64	@ 0x40
 8007cfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cfe:	e20e      	b.n	800811e <UART_SetConfig+0x5a6>
 8007d00:	2380      	movs	r3, #128	@ 0x80
 8007d02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d06:	e20a      	b.n	800811e <UART_SetConfig+0x5a6>
 8007d08:	697b      	ldr	r3, [r7, #20]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a69      	ldr	r2, [pc, #420]	@ (8007eb4 <UART_SetConfig+0x33c>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d130      	bne.n	8007d74 <UART_SetConfig+0x1fc>
 8007d12:	4b67      	ldr	r3, [pc, #412]	@ (8007eb0 <UART_SetConfig+0x338>)
 8007d14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d16:	f003 0307 	and.w	r3, r3, #7
 8007d1a:	2b05      	cmp	r3, #5
 8007d1c:	d826      	bhi.n	8007d6c <UART_SetConfig+0x1f4>
 8007d1e:	a201      	add	r2, pc, #4	@ (adr r2, 8007d24 <UART_SetConfig+0x1ac>)
 8007d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d24:	08007d3d 	.word	0x08007d3d
 8007d28:	08007d45 	.word	0x08007d45
 8007d2c:	08007d4d 	.word	0x08007d4d
 8007d30:	08007d55 	.word	0x08007d55
 8007d34:	08007d5d 	.word	0x08007d5d
 8007d38:	08007d65 	.word	0x08007d65
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d42:	e1ec      	b.n	800811e <UART_SetConfig+0x5a6>
 8007d44:	2304      	movs	r3, #4
 8007d46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d4a:	e1e8      	b.n	800811e <UART_SetConfig+0x5a6>
 8007d4c:	2308      	movs	r3, #8
 8007d4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d52:	e1e4      	b.n	800811e <UART_SetConfig+0x5a6>
 8007d54:	2310      	movs	r3, #16
 8007d56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d5a:	e1e0      	b.n	800811e <UART_SetConfig+0x5a6>
 8007d5c:	2320      	movs	r3, #32
 8007d5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d62:	e1dc      	b.n	800811e <UART_SetConfig+0x5a6>
 8007d64:	2340      	movs	r3, #64	@ 0x40
 8007d66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d6a:	e1d8      	b.n	800811e <UART_SetConfig+0x5a6>
 8007d6c:	2380      	movs	r3, #128	@ 0x80
 8007d6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d72:	e1d4      	b.n	800811e <UART_SetConfig+0x5a6>
 8007d74:	697b      	ldr	r3, [r7, #20]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4a4f      	ldr	r2, [pc, #316]	@ (8007eb8 <UART_SetConfig+0x340>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d130      	bne.n	8007de0 <UART_SetConfig+0x268>
 8007d7e:	4b4c      	ldr	r3, [pc, #304]	@ (8007eb0 <UART_SetConfig+0x338>)
 8007d80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d82:	f003 0307 	and.w	r3, r3, #7
 8007d86:	2b05      	cmp	r3, #5
 8007d88:	d826      	bhi.n	8007dd8 <UART_SetConfig+0x260>
 8007d8a:	a201      	add	r2, pc, #4	@ (adr r2, 8007d90 <UART_SetConfig+0x218>)
 8007d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d90:	08007da9 	.word	0x08007da9
 8007d94:	08007db1 	.word	0x08007db1
 8007d98:	08007db9 	.word	0x08007db9
 8007d9c:	08007dc1 	.word	0x08007dc1
 8007da0:	08007dc9 	.word	0x08007dc9
 8007da4:	08007dd1 	.word	0x08007dd1
 8007da8:	2300      	movs	r3, #0
 8007daa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dae:	e1b6      	b.n	800811e <UART_SetConfig+0x5a6>
 8007db0:	2304      	movs	r3, #4
 8007db2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007db6:	e1b2      	b.n	800811e <UART_SetConfig+0x5a6>
 8007db8:	2308      	movs	r3, #8
 8007dba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dbe:	e1ae      	b.n	800811e <UART_SetConfig+0x5a6>
 8007dc0:	2310      	movs	r3, #16
 8007dc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dc6:	e1aa      	b.n	800811e <UART_SetConfig+0x5a6>
 8007dc8:	2320      	movs	r3, #32
 8007dca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dce:	e1a6      	b.n	800811e <UART_SetConfig+0x5a6>
 8007dd0:	2340      	movs	r3, #64	@ 0x40
 8007dd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dd6:	e1a2      	b.n	800811e <UART_SetConfig+0x5a6>
 8007dd8:	2380      	movs	r3, #128	@ 0x80
 8007dda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dde:	e19e      	b.n	800811e <UART_SetConfig+0x5a6>
 8007de0:	697b      	ldr	r3, [r7, #20]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	4a35      	ldr	r2, [pc, #212]	@ (8007ebc <UART_SetConfig+0x344>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d130      	bne.n	8007e4c <UART_SetConfig+0x2d4>
 8007dea:	4b31      	ldr	r3, [pc, #196]	@ (8007eb0 <UART_SetConfig+0x338>)
 8007dec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dee:	f003 0307 	and.w	r3, r3, #7
 8007df2:	2b05      	cmp	r3, #5
 8007df4:	d826      	bhi.n	8007e44 <UART_SetConfig+0x2cc>
 8007df6:	a201      	add	r2, pc, #4	@ (adr r2, 8007dfc <UART_SetConfig+0x284>)
 8007df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dfc:	08007e15 	.word	0x08007e15
 8007e00:	08007e1d 	.word	0x08007e1d
 8007e04:	08007e25 	.word	0x08007e25
 8007e08:	08007e2d 	.word	0x08007e2d
 8007e0c:	08007e35 	.word	0x08007e35
 8007e10:	08007e3d 	.word	0x08007e3d
 8007e14:	2300      	movs	r3, #0
 8007e16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e1a:	e180      	b.n	800811e <UART_SetConfig+0x5a6>
 8007e1c:	2304      	movs	r3, #4
 8007e1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e22:	e17c      	b.n	800811e <UART_SetConfig+0x5a6>
 8007e24:	2308      	movs	r3, #8
 8007e26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e2a:	e178      	b.n	800811e <UART_SetConfig+0x5a6>
 8007e2c:	2310      	movs	r3, #16
 8007e2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e32:	e174      	b.n	800811e <UART_SetConfig+0x5a6>
 8007e34:	2320      	movs	r3, #32
 8007e36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e3a:	e170      	b.n	800811e <UART_SetConfig+0x5a6>
 8007e3c:	2340      	movs	r3, #64	@ 0x40
 8007e3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e42:	e16c      	b.n	800811e <UART_SetConfig+0x5a6>
 8007e44:	2380      	movs	r3, #128	@ 0x80
 8007e46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e4a:	e168      	b.n	800811e <UART_SetConfig+0x5a6>
 8007e4c:	697b      	ldr	r3, [r7, #20]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	4a1b      	ldr	r2, [pc, #108]	@ (8007ec0 <UART_SetConfig+0x348>)
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d142      	bne.n	8007edc <UART_SetConfig+0x364>
 8007e56:	4b16      	ldr	r3, [pc, #88]	@ (8007eb0 <UART_SetConfig+0x338>)
 8007e58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e5a:	f003 0307 	and.w	r3, r3, #7
 8007e5e:	2b05      	cmp	r3, #5
 8007e60:	d838      	bhi.n	8007ed4 <UART_SetConfig+0x35c>
 8007e62:	a201      	add	r2, pc, #4	@ (adr r2, 8007e68 <UART_SetConfig+0x2f0>)
 8007e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e68:	08007e81 	.word	0x08007e81
 8007e6c:	08007e89 	.word	0x08007e89
 8007e70:	08007e91 	.word	0x08007e91
 8007e74:	08007e99 	.word	0x08007e99
 8007e78:	08007ec5 	.word	0x08007ec5
 8007e7c:	08007ecd 	.word	0x08007ecd
 8007e80:	2300      	movs	r3, #0
 8007e82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e86:	e14a      	b.n	800811e <UART_SetConfig+0x5a6>
 8007e88:	2304      	movs	r3, #4
 8007e8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e8e:	e146      	b.n	800811e <UART_SetConfig+0x5a6>
 8007e90:	2308      	movs	r3, #8
 8007e92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e96:	e142      	b.n	800811e <UART_SetConfig+0x5a6>
 8007e98:	2310      	movs	r3, #16
 8007e9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e9e:	e13e      	b.n	800811e <UART_SetConfig+0x5a6>
 8007ea0:	cfff69f3 	.word	0xcfff69f3
 8007ea4:	58000c00 	.word	0x58000c00
 8007ea8:	11fff4ff 	.word	0x11fff4ff
 8007eac:	40011000 	.word	0x40011000
 8007eb0:	58024400 	.word	0x58024400
 8007eb4:	40004400 	.word	0x40004400
 8007eb8:	40004800 	.word	0x40004800
 8007ebc:	40004c00 	.word	0x40004c00
 8007ec0:	40005000 	.word	0x40005000
 8007ec4:	2320      	movs	r3, #32
 8007ec6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eca:	e128      	b.n	800811e <UART_SetConfig+0x5a6>
 8007ecc:	2340      	movs	r3, #64	@ 0x40
 8007ece:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ed2:	e124      	b.n	800811e <UART_SetConfig+0x5a6>
 8007ed4:	2380      	movs	r3, #128	@ 0x80
 8007ed6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eda:	e120      	b.n	800811e <UART_SetConfig+0x5a6>
 8007edc:	697b      	ldr	r3, [r7, #20]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4acb      	ldr	r2, [pc, #812]	@ (8008210 <UART_SetConfig+0x698>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d176      	bne.n	8007fd4 <UART_SetConfig+0x45c>
 8007ee6:	4bcb      	ldr	r3, [pc, #812]	@ (8008214 <UART_SetConfig+0x69c>)
 8007ee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007eea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007eee:	2b28      	cmp	r3, #40	@ 0x28
 8007ef0:	d86c      	bhi.n	8007fcc <UART_SetConfig+0x454>
 8007ef2:	a201      	add	r2, pc, #4	@ (adr r2, 8007ef8 <UART_SetConfig+0x380>)
 8007ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ef8:	08007f9d 	.word	0x08007f9d
 8007efc:	08007fcd 	.word	0x08007fcd
 8007f00:	08007fcd 	.word	0x08007fcd
 8007f04:	08007fcd 	.word	0x08007fcd
 8007f08:	08007fcd 	.word	0x08007fcd
 8007f0c:	08007fcd 	.word	0x08007fcd
 8007f10:	08007fcd 	.word	0x08007fcd
 8007f14:	08007fcd 	.word	0x08007fcd
 8007f18:	08007fa5 	.word	0x08007fa5
 8007f1c:	08007fcd 	.word	0x08007fcd
 8007f20:	08007fcd 	.word	0x08007fcd
 8007f24:	08007fcd 	.word	0x08007fcd
 8007f28:	08007fcd 	.word	0x08007fcd
 8007f2c:	08007fcd 	.word	0x08007fcd
 8007f30:	08007fcd 	.word	0x08007fcd
 8007f34:	08007fcd 	.word	0x08007fcd
 8007f38:	08007fad 	.word	0x08007fad
 8007f3c:	08007fcd 	.word	0x08007fcd
 8007f40:	08007fcd 	.word	0x08007fcd
 8007f44:	08007fcd 	.word	0x08007fcd
 8007f48:	08007fcd 	.word	0x08007fcd
 8007f4c:	08007fcd 	.word	0x08007fcd
 8007f50:	08007fcd 	.word	0x08007fcd
 8007f54:	08007fcd 	.word	0x08007fcd
 8007f58:	08007fb5 	.word	0x08007fb5
 8007f5c:	08007fcd 	.word	0x08007fcd
 8007f60:	08007fcd 	.word	0x08007fcd
 8007f64:	08007fcd 	.word	0x08007fcd
 8007f68:	08007fcd 	.word	0x08007fcd
 8007f6c:	08007fcd 	.word	0x08007fcd
 8007f70:	08007fcd 	.word	0x08007fcd
 8007f74:	08007fcd 	.word	0x08007fcd
 8007f78:	08007fbd 	.word	0x08007fbd
 8007f7c:	08007fcd 	.word	0x08007fcd
 8007f80:	08007fcd 	.word	0x08007fcd
 8007f84:	08007fcd 	.word	0x08007fcd
 8007f88:	08007fcd 	.word	0x08007fcd
 8007f8c:	08007fcd 	.word	0x08007fcd
 8007f90:	08007fcd 	.word	0x08007fcd
 8007f94:	08007fcd 	.word	0x08007fcd
 8007f98:	08007fc5 	.word	0x08007fc5
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fa2:	e0bc      	b.n	800811e <UART_SetConfig+0x5a6>
 8007fa4:	2304      	movs	r3, #4
 8007fa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007faa:	e0b8      	b.n	800811e <UART_SetConfig+0x5a6>
 8007fac:	2308      	movs	r3, #8
 8007fae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fb2:	e0b4      	b.n	800811e <UART_SetConfig+0x5a6>
 8007fb4:	2310      	movs	r3, #16
 8007fb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fba:	e0b0      	b.n	800811e <UART_SetConfig+0x5a6>
 8007fbc:	2320      	movs	r3, #32
 8007fbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fc2:	e0ac      	b.n	800811e <UART_SetConfig+0x5a6>
 8007fc4:	2340      	movs	r3, #64	@ 0x40
 8007fc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fca:	e0a8      	b.n	800811e <UART_SetConfig+0x5a6>
 8007fcc:	2380      	movs	r3, #128	@ 0x80
 8007fce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fd2:	e0a4      	b.n	800811e <UART_SetConfig+0x5a6>
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	4a8f      	ldr	r2, [pc, #572]	@ (8008218 <UART_SetConfig+0x6a0>)
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d130      	bne.n	8008040 <UART_SetConfig+0x4c8>
 8007fde:	4b8d      	ldr	r3, [pc, #564]	@ (8008214 <UART_SetConfig+0x69c>)
 8007fe0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fe2:	f003 0307 	and.w	r3, r3, #7
 8007fe6:	2b05      	cmp	r3, #5
 8007fe8:	d826      	bhi.n	8008038 <UART_SetConfig+0x4c0>
 8007fea:	a201      	add	r2, pc, #4	@ (adr r2, 8007ff0 <UART_SetConfig+0x478>)
 8007fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ff0:	08008009 	.word	0x08008009
 8007ff4:	08008011 	.word	0x08008011
 8007ff8:	08008019 	.word	0x08008019
 8007ffc:	08008021 	.word	0x08008021
 8008000:	08008029 	.word	0x08008029
 8008004:	08008031 	.word	0x08008031
 8008008:	2300      	movs	r3, #0
 800800a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800800e:	e086      	b.n	800811e <UART_SetConfig+0x5a6>
 8008010:	2304      	movs	r3, #4
 8008012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008016:	e082      	b.n	800811e <UART_SetConfig+0x5a6>
 8008018:	2308      	movs	r3, #8
 800801a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800801e:	e07e      	b.n	800811e <UART_SetConfig+0x5a6>
 8008020:	2310      	movs	r3, #16
 8008022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008026:	e07a      	b.n	800811e <UART_SetConfig+0x5a6>
 8008028:	2320      	movs	r3, #32
 800802a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800802e:	e076      	b.n	800811e <UART_SetConfig+0x5a6>
 8008030:	2340      	movs	r3, #64	@ 0x40
 8008032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008036:	e072      	b.n	800811e <UART_SetConfig+0x5a6>
 8008038:	2380      	movs	r3, #128	@ 0x80
 800803a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800803e:	e06e      	b.n	800811e <UART_SetConfig+0x5a6>
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a75      	ldr	r2, [pc, #468]	@ (800821c <UART_SetConfig+0x6a4>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d130      	bne.n	80080ac <UART_SetConfig+0x534>
 800804a:	4b72      	ldr	r3, [pc, #456]	@ (8008214 <UART_SetConfig+0x69c>)
 800804c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800804e:	f003 0307 	and.w	r3, r3, #7
 8008052:	2b05      	cmp	r3, #5
 8008054:	d826      	bhi.n	80080a4 <UART_SetConfig+0x52c>
 8008056:	a201      	add	r2, pc, #4	@ (adr r2, 800805c <UART_SetConfig+0x4e4>)
 8008058:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800805c:	08008075 	.word	0x08008075
 8008060:	0800807d 	.word	0x0800807d
 8008064:	08008085 	.word	0x08008085
 8008068:	0800808d 	.word	0x0800808d
 800806c:	08008095 	.word	0x08008095
 8008070:	0800809d 	.word	0x0800809d
 8008074:	2300      	movs	r3, #0
 8008076:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800807a:	e050      	b.n	800811e <UART_SetConfig+0x5a6>
 800807c:	2304      	movs	r3, #4
 800807e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008082:	e04c      	b.n	800811e <UART_SetConfig+0x5a6>
 8008084:	2308      	movs	r3, #8
 8008086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800808a:	e048      	b.n	800811e <UART_SetConfig+0x5a6>
 800808c:	2310      	movs	r3, #16
 800808e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008092:	e044      	b.n	800811e <UART_SetConfig+0x5a6>
 8008094:	2320      	movs	r3, #32
 8008096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800809a:	e040      	b.n	800811e <UART_SetConfig+0x5a6>
 800809c:	2340      	movs	r3, #64	@ 0x40
 800809e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080a2:	e03c      	b.n	800811e <UART_SetConfig+0x5a6>
 80080a4:	2380      	movs	r3, #128	@ 0x80
 80080a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080aa:	e038      	b.n	800811e <UART_SetConfig+0x5a6>
 80080ac:	697b      	ldr	r3, [r7, #20]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4a5b      	ldr	r2, [pc, #364]	@ (8008220 <UART_SetConfig+0x6a8>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d130      	bne.n	8008118 <UART_SetConfig+0x5a0>
 80080b6:	4b57      	ldr	r3, [pc, #348]	@ (8008214 <UART_SetConfig+0x69c>)
 80080b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080ba:	f003 0307 	and.w	r3, r3, #7
 80080be:	2b05      	cmp	r3, #5
 80080c0:	d826      	bhi.n	8008110 <UART_SetConfig+0x598>
 80080c2:	a201      	add	r2, pc, #4	@ (adr r2, 80080c8 <UART_SetConfig+0x550>)
 80080c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080c8:	080080e1 	.word	0x080080e1
 80080cc:	080080e9 	.word	0x080080e9
 80080d0:	080080f1 	.word	0x080080f1
 80080d4:	080080f9 	.word	0x080080f9
 80080d8:	08008101 	.word	0x08008101
 80080dc:	08008109 	.word	0x08008109
 80080e0:	2302      	movs	r3, #2
 80080e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080e6:	e01a      	b.n	800811e <UART_SetConfig+0x5a6>
 80080e8:	2304      	movs	r3, #4
 80080ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080ee:	e016      	b.n	800811e <UART_SetConfig+0x5a6>
 80080f0:	2308      	movs	r3, #8
 80080f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080f6:	e012      	b.n	800811e <UART_SetConfig+0x5a6>
 80080f8:	2310      	movs	r3, #16
 80080fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080fe:	e00e      	b.n	800811e <UART_SetConfig+0x5a6>
 8008100:	2320      	movs	r3, #32
 8008102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008106:	e00a      	b.n	800811e <UART_SetConfig+0x5a6>
 8008108:	2340      	movs	r3, #64	@ 0x40
 800810a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800810e:	e006      	b.n	800811e <UART_SetConfig+0x5a6>
 8008110:	2380      	movs	r3, #128	@ 0x80
 8008112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008116:	e002      	b.n	800811e <UART_SetConfig+0x5a6>
 8008118:	2380      	movs	r3, #128	@ 0x80
 800811a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	4a3f      	ldr	r2, [pc, #252]	@ (8008220 <UART_SetConfig+0x6a8>)
 8008124:	4293      	cmp	r3, r2
 8008126:	f040 80f8 	bne.w	800831a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800812a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800812e:	2b20      	cmp	r3, #32
 8008130:	dc46      	bgt.n	80081c0 <UART_SetConfig+0x648>
 8008132:	2b02      	cmp	r3, #2
 8008134:	f2c0 8082 	blt.w	800823c <UART_SetConfig+0x6c4>
 8008138:	3b02      	subs	r3, #2
 800813a:	2b1e      	cmp	r3, #30
 800813c:	d87e      	bhi.n	800823c <UART_SetConfig+0x6c4>
 800813e:	a201      	add	r2, pc, #4	@ (adr r2, 8008144 <UART_SetConfig+0x5cc>)
 8008140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008144:	080081c7 	.word	0x080081c7
 8008148:	0800823d 	.word	0x0800823d
 800814c:	080081cf 	.word	0x080081cf
 8008150:	0800823d 	.word	0x0800823d
 8008154:	0800823d 	.word	0x0800823d
 8008158:	0800823d 	.word	0x0800823d
 800815c:	080081df 	.word	0x080081df
 8008160:	0800823d 	.word	0x0800823d
 8008164:	0800823d 	.word	0x0800823d
 8008168:	0800823d 	.word	0x0800823d
 800816c:	0800823d 	.word	0x0800823d
 8008170:	0800823d 	.word	0x0800823d
 8008174:	0800823d 	.word	0x0800823d
 8008178:	0800823d 	.word	0x0800823d
 800817c:	080081ef 	.word	0x080081ef
 8008180:	0800823d 	.word	0x0800823d
 8008184:	0800823d 	.word	0x0800823d
 8008188:	0800823d 	.word	0x0800823d
 800818c:	0800823d 	.word	0x0800823d
 8008190:	0800823d 	.word	0x0800823d
 8008194:	0800823d 	.word	0x0800823d
 8008198:	0800823d 	.word	0x0800823d
 800819c:	0800823d 	.word	0x0800823d
 80081a0:	0800823d 	.word	0x0800823d
 80081a4:	0800823d 	.word	0x0800823d
 80081a8:	0800823d 	.word	0x0800823d
 80081ac:	0800823d 	.word	0x0800823d
 80081b0:	0800823d 	.word	0x0800823d
 80081b4:	0800823d 	.word	0x0800823d
 80081b8:	0800823d 	.word	0x0800823d
 80081bc:	0800822f 	.word	0x0800822f
 80081c0:	2b40      	cmp	r3, #64	@ 0x40
 80081c2:	d037      	beq.n	8008234 <UART_SetConfig+0x6bc>
 80081c4:	e03a      	b.n	800823c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80081c6:	f7fd fa41 	bl	800564c <HAL_RCCEx_GetD3PCLK1Freq>
 80081ca:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80081cc:	e03c      	b.n	8008248 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80081ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80081d2:	4618      	mov	r0, r3
 80081d4:	f7fd fa50 	bl	8005678 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80081d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081dc:	e034      	b.n	8008248 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80081de:	f107 0318 	add.w	r3, r7, #24
 80081e2:	4618      	mov	r0, r3
 80081e4:	f7fd fb9c 	bl	8005920 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80081e8:	69fb      	ldr	r3, [r7, #28]
 80081ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081ec:	e02c      	b.n	8008248 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80081ee:	4b09      	ldr	r3, [pc, #36]	@ (8008214 <UART_SetConfig+0x69c>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f003 0320 	and.w	r3, r3, #32
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d016      	beq.n	8008228 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80081fa:	4b06      	ldr	r3, [pc, #24]	@ (8008214 <UART_SetConfig+0x69c>)
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	08db      	lsrs	r3, r3, #3
 8008200:	f003 0303 	and.w	r3, r3, #3
 8008204:	4a07      	ldr	r2, [pc, #28]	@ (8008224 <UART_SetConfig+0x6ac>)
 8008206:	fa22 f303 	lsr.w	r3, r2, r3
 800820a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800820c:	e01c      	b.n	8008248 <UART_SetConfig+0x6d0>
 800820e:	bf00      	nop
 8008210:	40011400 	.word	0x40011400
 8008214:	58024400 	.word	0x58024400
 8008218:	40007800 	.word	0x40007800
 800821c:	40007c00 	.word	0x40007c00
 8008220:	58000c00 	.word	0x58000c00
 8008224:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8008228:	4b9d      	ldr	r3, [pc, #628]	@ (80084a0 <UART_SetConfig+0x928>)
 800822a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800822c:	e00c      	b.n	8008248 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800822e:	4b9d      	ldr	r3, [pc, #628]	@ (80084a4 <UART_SetConfig+0x92c>)
 8008230:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008232:	e009      	b.n	8008248 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008234:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008238:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800823a:	e005      	b.n	8008248 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800823c:	2300      	movs	r3, #0
 800823e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008240:	2301      	movs	r3, #1
 8008242:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008246:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008248:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800824a:	2b00      	cmp	r3, #0
 800824c:	f000 81de 	beq.w	800860c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008250:	697b      	ldr	r3, [r7, #20]
 8008252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008254:	4a94      	ldr	r2, [pc, #592]	@ (80084a8 <UART_SetConfig+0x930>)
 8008256:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800825a:	461a      	mov	r2, r3
 800825c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800825e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008262:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008264:	697b      	ldr	r3, [r7, #20]
 8008266:	685a      	ldr	r2, [r3, #4]
 8008268:	4613      	mov	r3, r2
 800826a:	005b      	lsls	r3, r3, #1
 800826c:	4413      	add	r3, r2
 800826e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008270:	429a      	cmp	r2, r3
 8008272:	d305      	bcc.n	8008280 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008274:	697b      	ldr	r3, [r7, #20]
 8008276:	685b      	ldr	r3, [r3, #4]
 8008278:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800827a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800827c:	429a      	cmp	r2, r3
 800827e:	d903      	bls.n	8008288 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8008280:	2301      	movs	r3, #1
 8008282:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008286:	e1c1      	b.n	800860c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008288:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800828a:	2200      	movs	r2, #0
 800828c:	60bb      	str	r3, [r7, #8]
 800828e:	60fa      	str	r2, [r7, #12]
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008294:	4a84      	ldr	r2, [pc, #528]	@ (80084a8 <UART_SetConfig+0x930>)
 8008296:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800829a:	b29b      	uxth	r3, r3
 800829c:	2200      	movs	r2, #0
 800829e:	603b      	str	r3, [r7, #0]
 80082a0:	607a      	str	r2, [r7, #4]
 80082a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082a6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80082aa:	f7f8 fa3d 	bl	8000728 <__aeabi_uldivmod>
 80082ae:	4602      	mov	r2, r0
 80082b0:	460b      	mov	r3, r1
 80082b2:	4610      	mov	r0, r2
 80082b4:	4619      	mov	r1, r3
 80082b6:	f04f 0200 	mov.w	r2, #0
 80082ba:	f04f 0300 	mov.w	r3, #0
 80082be:	020b      	lsls	r3, r1, #8
 80082c0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80082c4:	0202      	lsls	r2, r0, #8
 80082c6:	6979      	ldr	r1, [r7, #20]
 80082c8:	6849      	ldr	r1, [r1, #4]
 80082ca:	0849      	lsrs	r1, r1, #1
 80082cc:	2000      	movs	r0, #0
 80082ce:	460c      	mov	r4, r1
 80082d0:	4605      	mov	r5, r0
 80082d2:	eb12 0804 	adds.w	r8, r2, r4
 80082d6:	eb43 0905 	adc.w	r9, r3, r5
 80082da:	697b      	ldr	r3, [r7, #20]
 80082dc:	685b      	ldr	r3, [r3, #4]
 80082de:	2200      	movs	r2, #0
 80082e0:	469a      	mov	sl, r3
 80082e2:	4693      	mov	fp, r2
 80082e4:	4652      	mov	r2, sl
 80082e6:	465b      	mov	r3, fp
 80082e8:	4640      	mov	r0, r8
 80082ea:	4649      	mov	r1, r9
 80082ec:	f7f8 fa1c 	bl	8000728 <__aeabi_uldivmod>
 80082f0:	4602      	mov	r2, r0
 80082f2:	460b      	mov	r3, r1
 80082f4:	4613      	mov	r3, r2
 80082f6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80082f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80082fe:	d308      	bcc.n	8008312 <UART_SetConfig+0x79a>
 8008300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008302:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008306:	d204      	bcs.n	8008312 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800830e:	60da      	str	r2, [r3, #12]
 8008310:	e17c      	b.n	800860c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8008312:	2301      	movs	r3, #1
 8008314:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008318:	e178      	b.n	800860c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800831a:	697b      	ldr	r3, [r7, #20]
 800831c:	69db      	ldr	r3, [r3, #28]
 800831e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008322:	f040 80c5 	bne.w	80084b0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8008326:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800832a:	2b20      	cmp	r3, #32
 800832c:	dc48      	bgt.n	80083c0 <UART_SetConfig+0x848>
 800832e:	2b00      	cmp	r3, #0
 8008330:	db7b      	blt.n	800842a <UART_SetConfig+0x8b2>
 8008332:	2b20      	cmp	r3, #32
 8008334:	d879      	bhi.n	800842a <UART_SetConfig+0x8b2>
 8008336:	a201      	add	r2, pc, #4	@ (adr r2, 800833c <UART_SetConfig+0x7c4>)
 8008338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800833c:	080083c7 	.word	0x080083c7
 8008340:	080083cf 	.word	0x080083cf
 8008344:	0800842b 	.word	0x0800842b
 8008348:	0800842b 	.word	0x0800842b
 800834c:	080083d7 	.word	0x080083d7
 8008350:	0800842b 	.word	0x0800842b
 8008354:	0800842b 	.word	0x0800842b
 8008358:	0800842b 	.word	0x0800842b
 800835c:	080083e7 	.word	0x080083e7
 8008360:	0800842b 	.word	0x0800842b
 8008364:	0800842b 	.word	0x0800842b
 8008368:	0800842b 	.word	0x0800842b
 800836c:	0800842b 	.word	0x0800842b
 8008370:	0800842b 	.word	0x0800842b
 8008374:	0800842b 	.word	0x0800842b
 8008378:	0800842b 	.word	0x0800842b
 800837c:	080083f7 	.word	0x080083f7
 8008380:	0800842b 	.word	0x0800842b
 8008384:	0800842b 	.word	0x0800842b
 8008388:	0800842b 	.word	0x0800842b
 800838c:	0800842b 	.word	0x0800842b
 8008390:	0800842b 	.word	0x0800842b
 8008394:	0800842b 	.word	0x0800842b
 8008398:	0800842b 	.word	0x0800842b
 800839c:	0800842b 	.word	0x0800842b
 80083a0:	0800842b 	.word	0x0800842b
 80083a4:	0800842b 	.word	0x0800842b
 80083a8:	0800842b 	.word	0x0800842b
 80083ac:	0800842b 	.word	0x0800842b
 80083b0:	0800842b 	.word	0x0800842b
 80083b4:	0800842b 	.word	0x0800842b
 80083b8:	0800842b 	.word	0x0800842b
 80083bc:	0800841d 	.word	0x0800841d
 80083c0:	2b40      	cmp	r3, #64	@ 0x40
 80083c2:	d02e      	beq.n	8008422 <UART_SetConfig+0x8aa>
 80083c4:	e031      	b.n	800842a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80083c6:	f7fb fec9 	bl	800415c <HAL_RCC_GetPCLK1Freq>
 80083ca:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80083cc:	e033      	b.n	8008436 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80083ce:	f7fb fedb 	bl	8004188 <HAL_RCC_GetPCLK2Freq>
 80083d2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80083d4:	e02f      	b.n	8008436 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80083d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80083da:	4618      	mov	r0, r3
 80083dc:	f7fd f94c 	bl	8005678 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80083e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083e4:	e027      	b.n	8008436 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80083e6:	f107 0318 	add.w	r3, r7, #24
 80083ea:	4618      	mov	r0, r3
 80083ec:	f7fd fa98 	bl	8005920 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80083f0:	69fb      	ldr	r3, [r7, #28]
 80083f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083f4:	e01f      	b.n	8008436 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80083f6:	4b2d      	ldr	r3, [pc, #180]	@ (80084ac <UART_SetConfig+0x934>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f003 0320 	and.w	r3, r3, #32
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d009      	beq.n	8008416 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008402:	4b2a      	ldr	r3, [pc, #168]	@ (80084ac <UART_SetConfig+0x934>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	08db      	lsrs	r3, r3, #3
 8008408:	f003 0303 	and.w	r3, r3, #3
 800840c:	4a24      	ldr	r2, [pc, #144]	@ (80084a0 <UART_SetConfig+0x928>)
 800840e:	fa22 f303 	lsr.w	r3, r2, r3
 8008412:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008414:	e00f      	b.n	8008436 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008416:	4b22      	ldr	r3, [pc, #136]	@ (80084a0 <UART_SetConfig+0x928>)
 8008418:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800841a:	e00c      	b.n	8008436 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800841c:	4b21      	ldr	r3, [pc, #132]	@ (80084a4 <UART_SetConfig+0x92c>)
 800841e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008420:	e009      	b.n	8008436 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008422:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008426:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008428:	e005      	b.n	8008436 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800842a:	2300      	movs	r3, #0
 800842c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800842e:	2301      	movs	r3, #1
 8008430:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008434:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008436:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008438:	2b00      	cmp	r3, #0
 800843a:	f000 80e7 	beq.w	800860c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800843e:	697b      	ldr	r3, [r7, #20]
 8008440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008442:	4a19      	ldr	r2, [pc, #100]	@ (80084a8 <UART_SetConfig+0x930>)
 8008444:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008448:	461a      	mov	r2, r3
 800844a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800844c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008450:	005a      	lsls	r2, r3, #1
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	685b      	ldr	r3, [r3, #4]
 8008456:	085b      	lsrs	r3, r3, #1
 8008458:	441a      	add	r2, r3
 800845a:	697b      	ldr	r3, [r7, #20]
 800845c:	685b      	ldr	r3, [r3, #4]
 800845e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008462:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008466:	2b0f      	cmp	r3, #15
 8008468:	d916      	bls.n	8008498 <UART_SetConfig+0x920>
 800846a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800846c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008470:	d212      	bcs.n	8008498 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008474:	b29b      	uxth	r3, r3
 8008476:	f023 030f 	bic.w	r3, r3, #15
 800847a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800847c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800847e:	085b      	lsrs	r3, r3, #1
 8008480:	b29b      	uxth	r3, r3
 8008482:	f003 0307 	and.w	r3, r3, #7
 8008486:	b29a      	uxth	r2, r3
 8008488:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800848a:	4313      	orrs	r3, r2
 800848c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8008494:	60da      	str	r2, [r3, #12]
 8008496:	e0b9      	b.n	800860c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008498:	2301      	movs	r3, #1
 800849a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800849e:	e0b5      	b.n	800860c <UART_SetConfig+0xa94>
 80084a0:	03d09000 	.word	0x03d09000
 80084a4:	003d0900 	.word	0x003d0900
 80084a8:	08010d40 	.word	0x08010d40
 80084ac:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80084b0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80084b4:	2b20      	cmp	r3, #32
 80084b6:	dc49      	bgt.n	800854c <UART_SetConfig+0x9d4>
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	db7c      	blt.n	80085b6 <UART_SetConfig+0xa3e>
 80084bc:	2b20      	cmp	r3, #32
 80084be:	d87a      	bhi.n	80085b6 <UART_SetConfig+0xa3e>
 80084c0:	a201      	add	r2, pc, #4	@ (adr r2, 80084c8 <UART_SetConfig+0x950>)
 80084c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084c6:	bf00      	nop
 80084c8:	08008553 	.word	0x08008553
 80084cc:	0800855b 	.word	0x0800855b
 80084d0:	080085b7 	.word	0x080085b7
 80084d4:	080085b7 	.word	0x080085b7
 80084d8:	08008563 	.word	0x08008563
 80084dc:	080085b7 	.word	0x080085b7
 80084e0:	080085b7 	.word	0x080085b7
 80084e4:	080085b7 	.word	0x080085b7
 80084e8:	08008573 	.word	0x08008573
 80084ec:	080085b7 	.word	0x080085b7
 80084f0:	080085b7 	.word	0x080085b7
 80084f4:	080085b7 	.word	0x080085b7
 80084f8:	080085b7 	.word	0x080085b7
 80084fc:	080085b7 	.word	0x080085b7
 8008500:	080085b7 	.word	0x080085b7
 8008504:	080085b7 	.word	0x080085b7
 8008508:	08008583 	.word	0x08008583
 800850c:	080085b7 	.word	0x080085b7
 8008510:	080085b7 	.word	0x080085b7
 8008514:	080085b7 	.word	0x080085b7
 8008518:	080085b7 	.word	0x080085b7
 800851c:	080085b7 	.word	0x080085b7
 8008520:	080085b7 	.word	0x080085b7
 8008524:	080085b7 	.word	0x080085b7
 8008528:	080085b7 	.word	0x080085b7
 800852c:	080085b7 	.word	0x080085b7
 8008530:	080085b7 	.word	0x080085b7
 8008534:	080085b7 	.word	0x080085b7
 8008538:	080085b7 	.word	0x080085b7
 800853c:	080085b7 	.word	0x080085b7
 8008540:	080085b7 	.word	0x080085b7
 8008544:	080085b7 	.word	0x080085b7
 8008548:	080085a9 	.word	0x080085a9
 800854c:	2b40      	cmp	r3, #64	@ 0x40
 800854e:	d02e      	beq.n	80085ae <UART_SetConfig+0xa36>
 8008550:	e031      	b.n	80085b6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008552:	f7fb fe03 	bl	800415c <HAL_RCC_GetPCLK1Freq>
 8008556:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008558:	e033      	b.n	80085c2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800855a:	f7fb fe15 	bl	8004188 <HAL_RCC_GetPCLK2Freq>
 800855e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008560:	e02f      	b.n	80085c2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008562:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008566:	4618      	mov	r0, r3
 8008568:	f7fd f886 	bl	8005678 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800856c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800856e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008570:	e027      	b.n	80085c2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008572:	f107 0318 	add.w	r3, r7, #24
 8008576:	4618      	mov	r0, r3
 8008578:	f7fd f9d2 	bl	8005920 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800857c:	69fb      	ldr	r3, [r7, #28]
 800857e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008580:	e01f      	b.n	80085c2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008582:	4b2d      	ldr	r3, [pc, #180]	@ (8008638 <UART_SetConfig+0xac0>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f003 0320 	and.w	r3, r3, #32
 800858a:	2b00      	cmp	r3, #0
 800858c:	d009      	beq.n	80085a2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800858e:	4b2a      	ldr	r3, [pc, #168]	@ (8008638 <UART_SetConfig+0xac0>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	08db      	lsrs	r3, r3, #3
 8008594:	f003 0303 	and.w	r3, r3, #3
 8008598:	4a28      	ldr	r2, [pc, #160]	@ (800863c <UART_SetConfig+0xac4>)
 800859a:	fa22 f303 	lsr.w	r3, r2, r3
 800859e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80085a0:	e00f      	b.n	80085c2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80085a2:	4b26      	ldr	r3, [pc, #152]	@ (800863c <UART_SetConfig+0xac4>)
 80085a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085a6:	e00c      	b.n	80085c2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80085a8:	4b25      	ldr	r3, [pc, #148]	@ (8008640 <UART_SetConfig+0xac8>)
 80085aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085ac:	e009      	b.n	80085c2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80085ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80085b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085b4:	e005      	b.n	80085c2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80085b6:	2300      	movs	r3, #0
 80085b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80085ba:	2301      	movs	r3, #1
 80085bc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80085c0:	bf00      	nop
    }

    if (pclk != 0U)
 80085c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d021      	beq.n	800860c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085cc:	4a1d      	ldr	r2, [pc, #116]	@ (8008644 <UART_SetConfig+0xacc>)
 80085ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80085d2:	461a      	mov	r2, r3
 80085d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085d6:	fbb3 f2f2 	udiv	r2, r3, r2
 80085da:	697b      	ldr	r3, [r7, #20]
 80085dc:	685b      	ldr	r3, [r3, #4]
 80085de:	085b      	lsrs	r3, r3, #1
 80085e0:	441a      	add	r2, r3
 80085e2:	697b      	ldr	r3, [r7, #20]
 80085e4:	685b      	ldr	r3, [r3, #4]
 80085e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80085ea:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80085ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085ee:	2b0f      	cmp	r3, #15
 80085f0:	d909      	bls.n	8008606 <UART_SetConfig+0xa8e>
 80085f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80085f8:	d205      	bcs.n	8008606 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80085fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085fc:	b29a      	uxth	r2, r3
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	60da      	str	r2, [r3, #12]
 8008604:	e002      	b.n	800860c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008606:	2301      	movs	r3, #1
 8008608:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800860c:	697b      	ldr	r3, [r7, #20]
 800860e:	2201      	movs	r2, #1
 8008610:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	2201      	movs	r2, #1
 8008618:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800861c:	697b      	ldr	r3, [r7, #20]
 800861e:	2200      	movs	r2, #0
 8008620:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008622:	697b      	ldr	r3, [r7, #20]
 8008624:	2200      	movs	r2, #0
 8008626:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008628:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800862c:	4618      	mov	r0, r3
 800862e:	3748      	adds	r7, #72	@ 0x48
 8008630:	46bd      	mov	sp, r7
 8008632:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008636:	bf00      	nop
 8008638:	58024400 	.word	0x58024400
 800863c:	03d09000 	.word	0x03d09000
 8008640:	003d0900 	.word	0x003d0900
 8008644:	08010d40 	.word	0x08010d40

08008648 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008648:	b480      	push	{r7}
 800864a:	b083      	sub	sp, #12
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008654:	f003 0308 	and.w	r3, r3, #8
 8008658:	2b00      	cmp	r3, #0
 800865a:	d00a      	beq.n	8008672 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	685b      	ldr	r3, [r3, #4]
 8008662:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	430a      	orrs	r2, r1
 8008670:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008676:	f003 0301 	and.w	r3, r3, #1
 800867a:	2b00      	cmp	r3, #0
 800867c:	d00a      	beq.n	8008694 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	685b      	ldr	r3, [r3, #4]
 8008684:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	430a      	orrs	r2, r1
 8008692:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008698:	f003 0302 	and.w	r3, r3, #2
 800869c:	2b00      	cmp	r3, #0
 800869e:	d00a      	beq.n	80086b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	685b      	ldr	r3, [r3, #4]
 80086a6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	430a      	orrs	r2, r1
 80086b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086ba:	f003 0304 	and.w	r3, r3, #4
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d00a      	beq.n	80086d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	685b      	ldr	r3, [r3, #4]
 80086c8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	430a      	orrs	r2, r1
 80086d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086dc:	f003 0310 	and.w	r3, r3, #16
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d00a      	beq.n	80086fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	689b      	ldr	r3, [r3, #8]
 80086ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	430a      	orrs	r2, r1
 80086f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086fe:	f003 0320 	and.w	r3, r3, #32
 8008702:	2b00      	cmp	r3, #0
 8008704:	d00a      	beq.n	800871c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	689b      	ldr	r3, [r3, #8]
 800870c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	430a      	orrs	r2, r1
 800871a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008720:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008724:	2b00      	cmp	r3, #0
 8008726:	d01a      	beq.n	800875e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	685b      	ldr	r3, [r3, #4]
 800872e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	430a      	orrs	r2, r1
 800873c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008742:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008746:	d10a      	bne.n	800875e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	430a      	orrs	r2, r1
 800875c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008766:	2b00      	cmp	r3, #0
 8008768:	d00a      	beq.n	8008780 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	685b      	ldr	r3, [r3, #4]
 8008770:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	430a      	orrs	r2, r1
 800877e:	605a      	str	r2, [r3, #4]
  }
}
 8008780:	bf00      	nop
 8008782:	370c      	adds	r7, #12
 8008784:	46bd      	mov	sp, r7
 8008786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878a:	4770      	bx	lr

0800878c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b098      	sub	sp, #96	@ 0x60
 8008790:	af02      	add	r7, sp, #8
 8008792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2200      	movs	r2, #0
 8008798:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800879c:	f7f9 fc4c 	bl	8002038 <HAL_GetTick>
 80087a0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f003 0308 	and.w	r3, r3, #8
 80087ac:	2b08      	cmp	r3, #8
 80087ae:	d12f      	bne.n	8008810 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80087b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80087b4:	9300      	str	r3, [sp, #0]
 80087b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80087b8:	2200      	movs	r2, #0
 80087ba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	f000 f88e 	bl	80088e0 <UART_WaitOnFlagUntilTimeout>
 80087c4:	4603      	mov	r3, r0
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d022      	beq.n	8008810 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087d2:	e853 3f00 	ldrex	r3, [r3]
 80087d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80087d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80087de:	653b      	str	r3, [r7, #80]	@ 0x50
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	461a      	mov	r2, r3
 80087e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80087e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80087ea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80087ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80087f0:	e841 2300 	strex	r3, r2, [r1]
 80087f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80087f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d1e6      	bne.n	80087ca <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2220      	movs	r2, #32
 8008800:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2200      	movs	r2, #0
 8008808:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800880c:	2303      	movs	r3, #3
 800880e:	e063      	b.n	80088d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f003 0304 	and.w	r3, r3, #4
 800881a:	2b04      	cmp	r3, #4
 800881c:	d149      	bne.n	80088b2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800881e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008822:	9300      	str	r3, [sp, #0]
 8008824:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008826:	2200      	movs	r2, #0
 8008828:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800882c:	6878      	ldr	r0, [r7, #4]
 800882e:	f000 f857 	bl	80088e0 <UART_WaitOnFlagUntilTimeout>
 8008832:	4603      	mov	r3, r0
 8008834:	2b00      	cmp	r3, #0
 8008836:	d03c      	beq.n	80088b2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800883e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008840:	e853 3f00 	ldrex	r3, [r3]
 8008844:	623b      	str	r3, [r7, #32]
   return(result);
 8008846:	6a3b      	ldr	r3, [r7, #32]
 8008848:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800884c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	461a      	mov	r2, r3
 8008854:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008856:	633b      	str	r3, [r7, #48]	@ 0x30
 8008858:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800885a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800885c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800885e:	e841 2300 	strex	r3, r2, [r1]
 8008862:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008866:	2b00      	cmp	r3, #0
 8008868:	d1e6      	bne.n	8008838 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	3308      	adds	r3, #8
 8008870:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008872:	693b      	ldr	r3, [r7, #16]
 8008874:	e853 3f00 	ldrex	r3, [r3]
 8008878:	60fb      	str	r3, [r7, #12]
   return(result);
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	f023 0301 	bic.w	r3, r3, #1
 8008880:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	3308      	adds	r3, #8
 8008888:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800888a:	61fa      	str	r2, [r7, #28]
 800888c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800888e:	69b9      	ldr	r1, [r7, #24]
 8008890:	69fa      	ldr	r2, [r7, #28]
 8008892:	e841 2300 	strex	r3, r2, [r1]
 8008896:	617b      	str	r3, [r7, #20]
   return(result);
 8008898:	697b      	ldr	r3, [r7, #20]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d1e5      	bne.n	800886a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2220      	movs	r2, #32
 80088a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2200      	movs	r2, #0
 80088aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80088ae:	2303      	movs	r3, #3
 80088b0:	e012      	b.n	80088d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2220      	movs	r2, #32
 80088b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2220      	movs	r2, #32
 80088be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2200      	movs	r2, #0
 80088c6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2200      	movs	r2, #0
 80088cc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2200      	movs	r2, #0
 80088d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80088d6:	2300      	movs	r3, #0
}
 80088d8:	4618      	mov	r0, r3
 80088da:	3758      	adds	r7, #88	@ 0x58
 80088dc:	46bd      	mov	sp, r7
 80088de:	bd80      	pop	{r7, pc}

080088e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	b084      	sub	sp, #16
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	60f8      	str	r0, [r7, #12]
 80088e8:	60b9      	str	r1, [r7, #8]
 80088ea:	603b      	str	r3, [r7, #0]
 80088ec:	4613      	mov	r3, r2
 80088ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80088f0:	e04f      	b.n	8008992 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80088f2:	69bb      	ldr	r3, [r7, #24]
 80088f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088f8:	d04b      	beq.n	8008992 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088fa:	f7f9 fb9d 	bl	8002038 <HAL_GetTick>
 80088fe:	4602      	mov	r2, r0
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	1ad3      	subs	r3, r2, r3
 8008904:	69ba      	ldr	r2, [r7, #24]
 8008906:	429a      	cmp	r2, r3
 8008908:	d302      	bcc.n	8008910 <UART_WaitOnFlagUntilTimeout+0x30>
 800890a:	69bb      	ldr	r3, [r7, #24]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d101      	bne.n	8008914 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008910:	2303      	movs	r3, #3
 8008912:	e04e      	b.n	80089b2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f003 0304 	and.w	r3, r3, #4
 800891e:	2b00      	cmp	r3, #0
 8008920:	d037      	beq.n	8008992 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	2b80      	cmp	r3, #128	@ 0x80
 8008926:	d034      	beq.n	8008992 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008928:	68bb      	ldr	r3, [r7, #8]
 800892a:	2b40      	cmp	r3, #64	@ 0x40
 800892c:	d031      	beq.n	8008992 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	69db      	ldr	r3, [r3, #28]
 8008934:	f003 0308 	and.w	r3, r3, #8
 8008938:	2b08      	cmp	r3, #8
 800893a:	d110      	bne.n	800895e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	2208      	movs	r2, #8
 8008942:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008944:	68f8      	ldr	r0, [r7, #12]
 8008946:	f000 f95b 	bl	8008c00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	2208      	movs	r2, #8
 800894e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	2200      	movs	r2, #0
 8008956:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800895a:	2301      	movs	r3, #1
 800895c:	e029      	b.n	80089b2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	69db      	ldr	r3, [r3, #28]
 8008964:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008968:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800896c:	d111      	bne.n	8008992 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008976:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008978:	68f8      	ldr	r0, [r7, #12]
 800897a:	f000 f941 	bl	8008c00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	2220      	movs	r2, #32
 8008982:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	2200      	movs	r2, #0
 800898a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800898e:	2303      	movs	r3, #3
 8008990:	e00f      	b.n	80089b2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	69da      	ldr	r2, [r3, #28]
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	4013      	ands	r3, r2
 800899c:	68ba      	ldr	r2, [r7, #8]
 800899e:	429a      	cmp	r2, r3
 80089a0:	bf0c      	ite	eq
 80089a2:	2301      	moveq	r3, #1
 80089a4:	2300      	movne	r3, #0
 80089a6:	b2db      	uxtb	r3, r3
 80089a8:	461a      	mov	r2, r3
 80089aa:	79fb      	ldrb	r3, [r7, #7]
 80089ac:	429a      	cmp	r2, r3
 80089ae:	d0a0      	beq.n	80088f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80089b0:	2300      	movs	r3, #0
}
 80089b2:	4618      	mov	r0, r3
 80089b4:	3710      	adds	r7, #16
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}
	...

080089bc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80089bc:	b480      	push	{r7}
 80089be:	b0a3      	sub	sp, #140	@ 0x8c
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	60f8      	str	r0, [r7, #12]
 80089c4:	60b9      	str	r1, [r7, #8]
 80089c6:	4613      	mov	r3, r2
 80089c8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	68ba      	ldr	r2, [r7, #8]
 80089ce:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	88fa      	ldrh	r2, [r7, #6]
 80089d4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	88fa      	ldrh	r2, [r7, #6]
 80089dc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2200      	movs	r2, #0
 80089e4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	689b      	ldr	r3, [r3, #8]
 80089ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089ee:	d10e      	bne.n	8008a0e <UART_Start_Receive_IT+0x52>
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	691b      	ldr	r3, [r3, #16]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d105      	bne.n	8008a04 <UART_Start_Receive_IT+0x48>
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80089fe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a02:	e02d      	b.n	8008a60 <UART_Start_Receive_IT+0xa4>
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	22ff      	movs	r2, #255	@ 0xff
 8008a08:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a0c:	e028      	b.n	8008a60 <UART_Start_Receive_IT+0xa4>
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	689b      	ldr	r3, [r3, #8]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d10d      	bne.n	8008a32 <UART_Start_Receive_IT+0x76>
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	691b      	ldr	r3, [r3, #16]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d104      	bne.n	8008a28 <UART_Start_Receive_IT+0x6c>
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	22ff      	movs	r2, #255	@ 0xff
 8008a22:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a26:	e01b      	b.n	8008a60 <UART_Start_Receive_IT+0xa4>
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	227f      	movs	r2, #127	@ 0x7f
 8008a2c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a30:	e016      	b.n	8008a60 <UART_Start_Receive_IT+0xa4>
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	689b      	ldr	r3, [r3, #8]
 8008a36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a3a:	d10d      	bne.n	8008a58 <UART_Start_Receive_IT+0x9c>
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	691b      	ldr	r3, [r3, #16]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d104      	bne.n	8008a4e <UART_Start_Receive_IT+0x92>
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	227f      	movs	r2, #127	@ 0x7f
 8008a48:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a4c:	e008      	b.n	8008a60 <UART_Start_Receive_IT+0xa4>
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	223f      	movs	r2, #63	@ 0x3f
 8008a52:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a56:	e003      	b.n	8008a60 <UART_Start_Receive_IT+0xa4>
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	2200      	movs	r2, #0
 8008a64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	2222      	movs	r2, #34	@ 0x22
 8008a6c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	3308      	adds	r3, #8
 8008a76:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008a7a:	e853 3f00 	ldrex	r3, [r3]
 8008a7e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008a80:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008a82:	f043 0301 	orr.w	r3, r3, #1
 8008a86:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	3308      	adds	r3, #8
 8008a90:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008a94:	673a      	str	r2, [r7, #112]	@ 0x70
 8008a96:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a98:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8008a9a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008a9c:	e841 2300 	strex	r3, r2, [r1]
 8008aa0:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8008aa2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d1e3      	bne.n	8008a70 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008aac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ab0:	d14f      	bne.n	8008b52 <UART_Start_Receive_IT+0x196>
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008ab8:	88fa      	ldrh	r2, [r7, #6]
 8008aba:	429a      	cmp	r2, r3
 8008abc:	d349      	bcc.n	8008b52 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	689b      	ldr	r3, [r3, #8]
 8008ac2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ac6:	d107      	bne.n	8008ad8 <UART_Start_Receive_IT+0x11c>
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	691b      	ldr	r3, [r3, #16]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d103      	bne.n	8008ad8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	4a47      	ldr	r2, [pc, #284]	@ (8008bf0 <UART_Start_Receive_IT+0x234>)
 8008ad4:	675a      	str	r2, [r3, #116]	@ 0x74
 8008ad6:	e002      	b.n	8008ade <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	4a46      	ldr	r2, [pc, #280]	@ (8008bf4 <UART_Start_Receive_IT+0x238>)
 8008adc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	691b      	ldr	r3, [r3, #16]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d01a      	beq.n	8008b1c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008aee:	e853 3f00 	ldrex	r3, [r3]
 8008af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008af4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008af6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008afa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	461a      	mov	r2, r3
 8008b04:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008b08:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b0a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b0c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008b0e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008b10:	e841 2300 	strex	r3, r2, [r1]
 8008b14:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008b16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d1e4      	bne.n	8008ae6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	3308      	adds	r3, #8
 8008b22:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b26:	e853 3f00 	ldrex	r3, [r3]
 8008b2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008b32:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	3308      	adds	r3, #8
 8008b3a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008b3c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008b3e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b40:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008b42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b44:	e841 2300 	strex	r3, r2, [r1]
 8008b48:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008b4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d1e5      	bne.n	8008b1c <UART_Start_Receive_IT+0x160>
 8008b50:	e046      	b.n	8008be0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	689b      	ldr	r3, [r3, #8]
 8008b56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b5a:	d107      	bne.n	8008b6c <UART_Start_Receive_IT+0x1b0>
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	691b      	ldr	r3, [r3, #16]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d103      	bne.n	8008b6c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	4a24      	ldr	r2, [pc, #144]	@ (8008bf8 <UART_Start_Receive_IT+0x23c>)
 8008b68:	675a      	str	r2, [r3, #116]	@ 0x74
 8008b6a:	e002      	b.n	8008b72 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	4a23      	ldr	r2, [pc, #140]	@ (8008bfc <UART_Start_Receive_IT+0x240>)
 8008b70:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	691b      	ldr	r3, [r3, #16]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d019      	beq.n	8008bae <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b82:	e853 3f00 	ldrex	r3, [r3]
 8008b86:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b8a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008b8e:	677b      	str	r3, [r7, #116]	@ 0x74
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	461a      	mov	r2, r3
 8008b96:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008b98:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b9a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b9c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008b9e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008ba0:	e841 2300 	strex	r3, r2, [r1]
 8008ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008ba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d1e6      	bne.n	8008b7a <UART_Start_Receive_IT+0x1be>
 8008bac:	e018      	b.n	8008be0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bb4:	697b      	ldr	r3, [r7, #20]
 8008bb6:	e853 3f00 	ldrex	r3, [r3]
 8008bba:	613b      	str	r3, [r7, #16]
   return(result);
 8008bbc:	693b      	ldr	r3, [r7, #16]
 8008bbe:	f043 0320 	orr.w	r3, r3, #32
 8008bc2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	461a      	mov	r2, r3
 8008bca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008bcc:	623b      	str	r3, [r7, #32]
 8008bce:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bd0:	69f9      	ldr	r1, [r7, #28]
 8008bd2:	6a3a      	ldr	r2, [r7, #32]
 8008bd4:	e841 2300 	strex	r3, r2, [r1]
 8008bd8:	61bb      	str	r3, [r7, #24]
   return(result);
 8008bda:	69bb      	ldr	r3, [r7, #24]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d1e6      	bne.n	8008bae <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8008be0:	2300      	movs	r3, #0
}
 8008be2:	4618      	mov	r0, r3
 8008be4:	378c      	adds	r7, #140	@ 0x8c
 8008be6:	46bd      	mov	sp, r7
 8008be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bec:	4770      	bx	lr
 8008bee:	bf00      	nop
 8008bf0:	08009785 	.word	0x08009785
 8008bf4:	08009415 	.word	0x08009415
 8008bf8:	08009255 	.word	0x08009255
 8008bfc:	08009095 	.word	0x08009095

08008c00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c00:	b480      	push	{r7}
 8008c02:	b095      	sub	sp, #84	@ 0x54
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c10:	e853 3f00 	ldrex	r3, [r3]
 8008c14:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008c1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	461a      	mov	r2, r3
 8008c24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c26:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c28:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c2a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008c2c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008c2e:	e841 2300 	strex	r3, r2, [r1]
 8008c32:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008c34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d1e6      	bne.n	8008c08 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	3308      	adds	r3, #8
 8008c40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c42:	6a3b      	ldr	r3, [r7, #32]
 8008c44:	e853 3f00 	ldrex	r3, [r3]
 8008c48:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c4a:	69fa      	ldr	r2, [r7, #28]
 8008c4c:	4b1e      	ldr	r3, [pc, #120]	@ (8008cc8 <UART_EndRxTransfer+0xc8>)
 8008c4e:	4013      	ands	r3, r2
 8008c50:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	3308      	adds	r3, #8
 8008c58:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008c5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c5e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008c60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c62:	e841 2300 	strex	r3, r2, [r1]
 8008c66:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d1e5      	bne.n	8008c3a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c72:	2b01      	cmp	r3, #1
 8008c74:	d118      	bne.n	8008ca8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	e853 3f00 	ldrex	r3, [r3]
 8008c82:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c84:	68bb      	ldr	r3, [r7, #8]
 8008c86:	f023 0310 	bic.w	r3, r3, #16
 8008c8a:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	461a      	mov	r2, r3
 8008c92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c94:	61bb      	str	r3, [r7, #24]
 8008c96:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c98:	6979      	ldr	r1, [r7, #20]
 8008c9a:	69ba      	ldr	r2, [r7, #24]
 8008c9c:	e841 2300 	strex	r3, r2, [r1]
 8008ca0:	613b      	str	r3, [r7, #16]
   return(result);
 8008ca2:	693b      	ldr	r3, [r7, #16]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d1e6      	bne.n	8008c76 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2220      	movs	r2, #32
 8008cac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2200      	movs	r2, #0
 8008cba:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008cbc:	bf00      	nop
 8008cbe:	3754      	adds	r7, #84	@ 0x54
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc6:	4770      	bx	lr
 8008cc8:	effffffe 	.word	0xeffffffe

08008ccc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b084      	sub	sp, #16
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cd8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008ce8:	68f8      	ldr	r0, [r7, #12]
 8008cea:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008cec:	bf00      	nop
 8008cee:	3710      	adds	r7, #16
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}

08008cf4 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	b08f      	sub	sp, #60	@ 0x3c
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d02:	2b21      	cmp	r3, #33	@ 0x21
 8008d04:	d14c      	bne.n	8008da0 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008d0c:	b29b      	uxth	r3, r3
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d132      	bne.n	8008d78 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d18:	6a3b      	ldr	r3, [r7, #32]
 8008d1a:	e853 3f00 	ldrex	r3, [r3]
 8008d1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d20:	69fb      	ldr	r3, [r7, #28]
 8008d22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d26:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	461a      	mov	r2, r3
 8008d2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d32:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d38:	e841 2300 	strex	r3, r2, [r1]
 8008d3c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d1e6      	bne.n	8008d12 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	e853 3f00 	ldrex	r3, [r3]
 8008d50:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d52:	68bb      	ldr	r3, [r7, #8]
 8008d54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d58:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	461a      	mov	r2, r3
 8008d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d62:	61bb      	str	r3, [r7, #24]
 8008d64:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d66:	6979      	ldr	r1, [r7, #20]
 8008d68:	69ba      	ldr	r2, [r7, #24]
 8008d6a:	e841 2300 	strex	r3, r2, [r1]
 8008d6e:	613b      	str	r3, [r7, #16]
   return(result);
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d1e6      	bne.n	8008d44 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008d76:	e013      	b.n	8008da0 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d7c:	781a      	ldrb	r2, [r3, #0]
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d88:	1c5a      	adds	r2, r3, #1
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008d94:	b29b      	uxth	r3, r3
 8008d96:	3b01      	subs	r3, #1
 8008d98:	b29a      	uxth	r2, r3
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8008da0:	bf00      	nop
 8008da2:	373c      	adds	r7, #60	@ 0x3c
 8008da4:	46bd      	mov	sp, r7
 8008da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008daa:	4770      	bx	lr

08008dac <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008dac:	b480      	push	{r7}
 8008dae:	b091      	sub	sp, #68	@ 0x44
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008dba:	2b21      	cmp	r3, #33	@ 0x21
 8008dbc:	d151      	bne.n	8008e62 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008dc4:	b29b      	uxth	r3, r3
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d132      	bne.n	8008e30 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dd2:	e853 3f00 	ldrex	r3, [r3]
 8008dd6:	623b      	str	r3, [r7, #32]
   return(result);
 8008dd8:	6a3b      	ldr	r3, [r7, #32]
 8008dda:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008dde:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	461a      	mov	r2, r3
 8008de6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008de8:	633b      	str	r3, [r7, #48]	@ 0x30
 8008dea:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008dee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008df0:	e841 2300 	strex	r3, r2, [r1]
 8008df4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d1e6      	bne.n	8008dca <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e02:	693b      	ldr	r3, [r7, #16]
 8008e04:	e853 3f00 	ldrex	r3, [r3]
 8008e08:	60fb      	str	r3, [r7, #12]
   return(result);
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e10:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	461a      	mov	r2, r3
 8008e18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e1a:	61fb      	str	r3, [r7, #28]
 8008e1c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e1e:	69b9      	ldr	r1, [r7, #24]
 8008e20:	69fa      	ldr	r2, [r7, #28]
 8008e22:	e841 2300 	strex	r3, r2, [r1]
 8008e26:	617b      	str	r3, [r7, #20]
   return(result);
 8008e28:	697b      	ldr	r3, [r7, #20]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d1e6      	bne.n	8008dfc <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8008e2e:	e018      	b.n	8008e62 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e34:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008e36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e38:	881b      	ldrh	r3, [r3, #0]
 8008e3a:	461a      	mov	r2, r3
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e44:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e4a:	1c9a      	adds	r2, r3, #2
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008e56:	b29b      	uxth	r3, r3
 8008e58:	3b01      	subs	r3, #1
 8008e5a:	b29a      	uxth	r2, r3
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8008e62:	bf00      	nop
 8008e64:	3744      	adds	r7, #68	@ 0x44
 8008e66:	46bd      	mov	sp, r7
 8008e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6c:	4770      	bx	lr

08008e6e <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008e6e:	b480      	push	{r7}
 8008e70:	b091      	sub	sp, #68	@ 0x44
 8008e72:	af00      	add	r7, sp, #0
 8008e74:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e7c:	2b21      	cmp	r3, #33	@ 0x21
 8008e7e:	d160      	bne.n	8008f42 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008e86:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008e88:	e057      	b.n	8008f3a <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008e90:	b29b      	uxth	r3, r3
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d133      	bne.n	8008efe <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	3308      	adds	r3, #8
 8008e9c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ea0:	e853 3f00 	ldrex	r3, [r3]
 8008ea4:	623b      	str	r3, [r7, #32]
   return(result);
 8008ea6:	6a3b      	ldr	r3, [r7, #32]
 8008ea8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008eac:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	3308      	adds	r3, #8
 8008eb4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008eb6:	633a      	str	r2, [r7, #48]	@ 0x30
 8008eb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ebc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ebe:	e841 2300 	strex	r3, r2, [r1]
 8008ec2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d1e5      	bne.n	8008e96 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ed0:	693b      	ldr	r3, [r7, #16]
 8008ed2:	e853 3f00 	ldrex	r3, [r3]
 8008ed6:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ede:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	461a      	mov	r2, r3
 8008ee6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ee8:	61fb      	str	r3, [r7, #28]
 8008eea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eec:	69b9      	ldr	r1, [r7, #24]
 8008eee:	69fa      	ldr	r2, [r7, #28]
 8008ef0:	e841 2300 	strex	r3, r2, [r1]
 8008ef4:	617b      	str	r3, [r7, #20]
   return(result);
 8008ef6:	697b      	ldr	r3, [r7, #20]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d1e6      	bne.n	8008eca <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8008efc:	e021      	b.n	8008f42 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	69db      	ldr	r3, [r3, #28]
 8008f04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d013      	beq.n	8008f34 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f10:	781a      	ldrb	r2, [r3, #0]
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f1c:	1c5a      	adds	r2, r3, #1
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008f28:	b29b      	uxth	r3, r3
 8008f2a:	3b01      	subs	r3, #1
 8008f2c:	b29a      	uxth	r2, r3
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008f34:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008f36:	3b01      	subs	r3, #1
 8008f38:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008f3a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d1a4      	bne.n	8008e8a <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8008f40:	e7ff      	b.n	8008f42 <UART_TxISR_8BIT_FIFOEN+0xd4>
 8008f42:	bf00      	nop
 8008f44:	3744      	adds	r7, #68	@ 0x44
 8008f46:	46bd      	mov	sp, r7
 8008f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4c:	4770      	bx	lr

08008f4e <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008f4e:	b480      	push	{r7}
 8008f50:	b091      	sub	sp, #68	@ 0x44
 8008f52:	af00      	add	r7, sp, #0
 8008f54:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f5c:	2b21      	cmp	r3, #33	@ 0x21
 8008f5e:	d165      	bne.n	800902c <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008f66:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008f68:	e05c      	b.n	8009024 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008f70:	b29b      	uxth	r3, r3
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d133      	bne.n	8008fde <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	3308      	adds	r3, #8
 8008f7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f7e:	6a3b      	ldr	r3, [r7, #32]
 8008f80:	e853 3f00 	ldrex	r3, [r3]
 8008f84:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f86:	69fb      	ldr	r3, [r7, #28]
 8008f88:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008f8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	3308      	adds	r3, #8
 8008f94:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008f96:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008f98:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f9e:	e841 2300 	strex	r3, r2, [r1]
 8008fa2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d1e5      	bne.n	8008f76 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	e853 3f00 	ldrex	r3, [r3]
 8008fb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8008fb8:	68bb      	ldr	r3, [r7, #8]
 8008fba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fbe:	633b      	str	r3, [r7, #48]	@ 0x30
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	461a      	mov	r2, r3
 8008fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fc8:	61bb      	str	r3, [r7, #24]
 8008fca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fcc:	6979      	ldr	r1, [r7, #20]
 8008fce:	69ba      	ldr	r2, [r7, #24]
 8008fd0:	e841 2300 	strex	r3, r2, [r1]
 8008fd4:	613b      	str	r3, [r7, #16]
   return(result);
 8008fd6:	693b      	ldr	r3, [r7, #16]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d1e6      	bne.n	8008faa <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8008fdc:	e026      	b.n	800902c <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	69db      	ldr	r3, [r3, #28]
 8008fe4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d018      	beq.n	800901e <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ff0:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008ff2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ff4:	881b      	ldrh	r3, [r3, #0]
 8008ff6:	461a      	mov	r2, r3
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009000:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009006:	1c9a      	adds	r2, r3, #2
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009012:	b29b      	uxth	r3, r3
 8009014:	3b01      	subs	r3, #1
 8009016:	b29a      	uxth	r2, r3
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800901e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009020:	3b01      	subs	r3, #1
 8009022:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8009024:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009026:	2b00      	cmp	r3, #0
 8009028:	d19f      	bne.n	8008f6a <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800902a:	e7ff      	b.n	800902c <UART_TxISR_16BIT_FIFOEN+0xde>
 800902c:	bf00      	nop
 800902e:	3744      	adds	r7, #68	@ 0x44
 8009030:	46bd      	mov	sp, r7
 8009032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009036:	4770      	bx	lr

08009038 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b088      	sub	sp, #32
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	e853 3f00 	ldrex	r3, [r3]
 800904c:	60bb      	str	r3, [r7, #8]
   return(result);
 800904e:	68bb      	ldr	r3, [r7, #8]
 8009050:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009054:	61fb      	str	r3, [r7, #28]
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	461a      	mov	r2, r3
 800905c:	69fb      	ldr	r3, [r7, #28]
 800905e:	61bb      	str	r3, [r7, #24]
 8009060:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009062:	6979      	ldr	r1, [r7, #20]
 8009064:	69ba      	ldr	r2, [r7, #24]
 8009066:	e841 2300 	strex	r3, r2, [r1]
 800906a:	613b      	str	r3, [r7, #16]
   return(result);
 800906c:	693b      	ldr	r3, [r7, #16]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d1e6      	bne.n	8009040 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2220      	movs	r2, #32
 8009076:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	2200      	movs	r2, #0
 800907e:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800908a:	bf00      	nop
 800908c:	3720      	adds	r7, #32
 800908e:	46bd      	mov	sp, r7
 8009090:	bd80      	pop	{r7, pc}
	...

08009094 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009094:	b580      	push	{r7, lr}
 8009096:	b09c      	sub	sp, #112	@ 0x70
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80090a2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80090ac:	2b22      	cmp	r3, #34	@ 0x22
 80090ae:	f040 80c2 	bne.w	8009236 <UART_RxISR_8BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090b8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80090bc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80090c0:	b2d9      	uxtb	r1, r3
 80090c2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80090c6:	b2da      	uxtb	r2, r3
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090cc:	400a      	ands	r2, r1
 80090ce:	b2d2      	uxtb	r2, r2
 80090d0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090d6:	1c5a      	adds	r2, r3, #1
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80090e2:	b29b      	uxth	r3, r3
 80090e4:	3b01      	subs	r3, #1
 80090e6:	b29a      	uxth	r2, r3
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80090f4:	b29b      	uxth	r3, r3
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	f040 80a5 	bne.w	8009246 <UART_RxISR_8BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009102:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009104:	e853 3f00 	ldrex	r3, [r3]
 8009108:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800910a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800910c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009110:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	461a      	mov	r2, r3
 8009118:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800911a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800911c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800911e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009120:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009122:	e841 2300 	strex	r3, r2, [r1]
 8009126:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009128:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800912a:	2b00      	cmp	r3, #0
 800912c:	d1e6      	bne.n	80090fc <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	3308      	adds	r3, #8
 8009134:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009138:	e853 3f00 	ldrex	r3, [r3]
 800913c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800913e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009140:	f023 0301 	bic.w	r3, r3, #1
 8009144:	667b      	str	r3, [r7, #100]	@ 0x64
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	3308      	adds	r3, #8
 800914c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800914e:	647a      	str	r2, [r7, #68]	@ 0x44
 8009150:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009152:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009154:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009156:	e841 2300 	strex	r3, r2, [r1]
 800915a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800915c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800915e:	2b00      	cmp	r3, #0
 8009160:	d1e5      	bne.n	800912e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	2220      	movs	r2, #32
 8009166:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2200      	movs	r2, #0
 800916e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2200      	movs	r2, #0
 8009174:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	4a35      	ldr	r2, [pc, #212]	@ (8009250 <UART_RxISR_8BIT+0x1bc>)
 800917c:	4293      	cmp	r3, r2
 800917e:	d01f      	beq.n	80091c0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	685b      	ldr	r3, [r3, #4]
 8009186:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800918a:	2b00      	cmp	r3, #0
 800918c:	d018      	beq.n	80091c0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009196:	e853 3f00 	ldrex	r3, [r3]
 800919a:	623b      	str	r3, [r7, #32]
   return(result);
 800919c:	6a3b      	ldr	r3, [r7, #32]
 800919e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80091a2:	663b      	str	r3, [r7, #96]	@ 0x60
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	461a      	mov	r2, r3
 80091aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80091ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80091ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80091b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80091b4:	e841 2300 	strex	r3, r2, [r1]
 80091b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80091ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d1e6      	bne.n	800918e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	d130      	bne.n	800922a <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2200      	movs	r2, #0
 80091cc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091d4:	693b      	ldr	r3, [r7, #16]
 80091d6:	e853 3f00 	ldrex	r3, [r3]
 80091da:	60fb      	str	r3, [r7, #12]
   return(result);
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	f023 0310 	bic.w	r3, r3, #16
 80091e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	461a      	mov	r2, r3
 80091ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80091ec:	61fb      	str	r3, [r7, #28]
 80091ee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091f0:	69b9      	ldr	r1, [r7, #24]
 80091f2:	69fa      	ldr	r2, [r7, #28]
 80091f4:	e841 2300 	strex	r3, r2, [r1]
 80091f8:	617b      	str	r3, [r7, #20]
   return(result);
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d1e6      	bne.n	80091ce <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	69db      	ldr	r3, [r3, #28]
 8009206:	f003 0310 	and.w	r3, r3, #16
 800920a:	2b10      	cmp	r3, #16
 800920c:	d103      	bne.n	8009216 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	2210      	movs	r2, #16
 8009214:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800921c:	687a      	ldr	r2, [r7, #4]
 800921e:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8009222:	4611      	mov	r1, r2
 8009224:	6878      	ldr	r0, [r7, #4]
 8009226:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009228:	e00d      	b.n	8009246 <UART_RxISR_8BIT+0x1b2>
        huart->RxCpltCallback(huart);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009230:	6878      	ldr	r0, [r7, #4]
 8009232:	4798      	blx	r3
}
 8009234:	e007      	b.n	8009246 <UART_RxISR_8BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	699a      	ldr	r2, [r3, #24]
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	f042 0208 	orr.w	r2, r2, #8
 8009244:	619a      	str	r2, [r3, #24]
}
 8009246:	bf00      	nop
 8009248:	3770      	adds	r7, #112	@ 0x70
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}
 800924e:	bf00      	nop
 8009250:	58000c00 	.word	0x58000c00

08009254 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b09c      	sub	sp, #112	@ 0x70
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009262:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800926c:	2b22      	cmp	r3, #34	@ 0x22
 800926e:	f040 80c2 	bne.w	80093f6 <UART_RxISR_16BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009278:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009280:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009282:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009286:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800928a:	4013      	ands	r3, r2
 800928c:	b29a      	uxth	r2, r3
 800928e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009290:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009296:	1c9a      	adds	r2, r3, #2
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80092a2:	b29b      	uxth	r3, r3
 80092a4:	3b01      	subs	r3, #1
 80092a6:	b29a      	uxth	r2, r3
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80092b4:	b29b      	uxth	r3, r3
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	f040 80a5 	bne.w	8009406 <UART_RxISR_16BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80092c4:	e853 3f00 	ldrex	r3, [r3]
 80092c8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80092ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80092cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80092d0:	667b      	str	r3, [r7, #100]	@ 0x64
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	461a      	mov	r2, r3
 80092d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80092da:	657b      	str	r3, [r7, #84]	@ 0x54
 80092dc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092de:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80092e0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80092e2:	e841 2300 	strex	r3, r2, [r1]
 80092e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80092e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d1e6      	bne.n	80092bc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	3308      	adds	r3, #8
 80092f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092f8:	e853 3f00 	ldrex	r3, [r3]
 80092fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80092fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009300:	f023 0301 	bic.w	r3, r3, #1
 8009304:	663b      	str	r3, [r7, #96]	@ 0x60
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	3308      	adds	r3, #8
 800930c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800930e:	643a      	str	r2, [r7, #64]	@ 0x40
 8009310:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009312:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009314:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009316:	e841 2300 	strex	r3, r2, [r1]
 800931a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800931c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800931e:	2b00      	cmp	r3, #0
 8009320:	d1e5      	bne.n	80092ee <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2220      	movs	r2, #32
 8009326:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2200      	movs	r2, #0
 800932e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2200      	movs	r2, #0
 8009334:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4a35      	ldr	r2, [pc, #212]	@ (8009410 <UART_RxISR_16BIT+0x1bc>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d01f      	beq.n	8009380 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	685b      	ldr	r3, [r3, #4]
 8009346:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800934a:	2b00      	cmp	r3, #0
 800934c:	d018      	beq.n	8009380 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009354:	6a3b      	ldr	r3, [r7, #32]
 8009356:	e853 3f00 	ldrex	r3, [r3]
 800935a:	61fb      	str	r3, [r7, #28]
   return(result);
 800935c:	69fb      	ldr	r3, [r7, #28]
 800935e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009362:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	461a      	mov	r2, r3
 800936a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800936c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800936e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009370:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009372:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009374:	e841 2300 	strex	r3, r2, [r1]
 8009378:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800937a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800937c:	2b00      	cmp	r3, #0
 800937e:	d1e6      	bne.n	800934e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009384:	2b01      	cmp	r3, #1
 8009386:	d130      	bne.n	80093ea <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2200      	movs	r2, #0
 800938c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	e853 3f00 	ldrex	r3, [r3]
 800939a:	60bb      	str	r3, [r7, #8]
   return(result);
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	f023 0310 	bic.w	r3, r3, #16
 80093a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	461a      	mov	r2, r3
 80093aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80093ac:	61bb      	str	r3, [r7, #24]
 80093ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093b0:	6979      	ldr	r1, [r7, #20]
 80093b2:	69ba      	ldr	r2, [r7, #24]
 80093b4:	e841 2300 	strex	r3, r2, [r1]
 80093b8:	613b      	str	r3, [r7, #16]
   return(result);
 80093ba:	693b      	ldr	r3, [r7, #16]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d1e6      	bne.n	800938e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	69db      	ldr	r3, [r3, #28]
 80093c6:	f003 0310 	and.w	r3, r3, #16
 80093ca:	2b10      	cmp	r3, #16
 80093cc:	d103      	bne.n	80093d6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	2210      	movs	r2, #16
 80093d4:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80093dc:	687a      	ldr	r2, [r7, #4]
 80093de:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 80093e2:	4611      	mov	r1, r2
 80093e4:	6878      	ldr	r0, [r7, #4]
 80093e6:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80093e8:	e00d      	b.n	8009406 <UART_RxISR_16BIT+0x1b2>
        huart->RxCpltCallback(huart);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	4798      	blx	r3
}
 80093f4:	e007      	b.n	8009406 <UART_RxISR_16BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	699a      	ldr	r2, [r3, #24]
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	f042 0208 	orr.w	r2, r2, #8
 8009404:	619a      	str	r2, [r3, #24]
}
 8009406:	bf00      	nop
 8009408:	3770      	adds	r7, #112	@ 0x70
 800940a:	46bd      	mov	sp, r7
 800940c:	bd80      	pop	{r7, pc}
 800940e:	bf00      	nop
 8009410:	58000c00 	.word	0x58000c00

08009414 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b0ac      	sub	sp, #176	@ 0xb0
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009422:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	69db      	ldr	r3, [r3, #28]
 800942c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	689b      	ldr	r3, [r3, #8]
 8009440:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800944a:	2b22      	cmp	r3, #34	@ 0x22
 800944c:	f040 8187 	bne.w	800975e <UART_RxISR_8BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009456:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800945a:	e12a      	b.n	80096b2 <UART_RxISR_8BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009462:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009466:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800946a:	b2d9      	uxtb	r1, r3
 800946c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009470:	b2da      	uxtb	r2, r3
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009476:	400a      	ands	r2, r1
 8009478:	b2d2      	uxtb	r2, r2
 800947a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009480:	1c5a      	adds	r2, r3, #1
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800948c:	b29b      	uxth	r3, r3
 800948e:	3b01      	subs	r3, #1
 8009490:	b29a      	uxth	r2, r3
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	69db      	ldr	r3, [r3, #28]
 800949e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80094a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094a6:	f003 0307 	and.w	r3, r3, #7
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d055      	beq.n	800955a <UART_RxISR_8BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80094ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094b2:	f003 0301 	and.w	r3, r3, #1
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d011      	beq.n	80094de <UART_RxISR_8BIT_FIFOEN+0xca>
 80094ba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80094be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d00b      	beq.n	80094de <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	2201      	movs	r2, #1
 80094cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094d4:	f043 0201 	orr.w	r2, r3, #1
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80094de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094e2:	f003 0302 	and.w	r3, r3, #2
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d011      	beq.n	800950e <UART_RxISR_8BIT_FIFOEN+0xfa>
 80094ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80094ee:	f003 0301 	and.w	r3, r3, #1
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d00b      	beq.n	800950e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	2202      	movs	r2, #2
 80094fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009504:	f043 0204 	orr.w	r2, r3, #4
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800950e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009512:	f003 0304 	and.w	r3, r3, #4
 8009516:	2b00      	cmp	r3, #0
 8009518:	d011      	beq.n	800953e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800951a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800951e:	f003 0301 	and.w	r3, r3, #1
 8009522:	2b00      	cmp	r3, #0
 8009524:	d00b      	beq.n	800953e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	2204      	movs	r2, #4
 800952c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009534:	f043 0202 	orr.w	r2, r3, #2
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009544:	2b00      	cmp	r3, #0
 8009546:	d008      	beq.n	800955a <UART_RxISR_8BIT_FIFOEN+0x146>
        {
          /* Non Blocking error : transfer could go on.
          Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800954e:	6878      	ldr	r0, [r7, #4]
 8009550:	4798      	blx	r3
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	2200      	movs	r2, #0
 8009556:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009560:	b29b      	uxth	r3, r3
 8009562:	2b00      	cmp	r3, #0
 8009564:	f040 80a5 	bne.w	80096b2 <UART_RxISR_8BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800956e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009570:	e853 3f00 	ldrex	r3, [r3]
 8009574:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8009576:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009578:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800957c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	461a      	mov	r2, r3
 8009586:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800958a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800958c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800958e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8009590:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009592:	e841 2300 	strex	r3, r2, [r1]
 8009596:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8009598:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800959a:	2b00      	cmp	r3, #0
 800959c:	d1e4      	bne.n	8009568 <UART_RxISR_8BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	3308      	adds	r3, #8
 80095a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80095a8:	e853 3f00 	ldrex	r3, [r3]
 80095ac:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80095ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80095b0:	4b71      	ldr	r3, [pc, #452]	@ (8009778 <UART_RxISR_8BIT_FIFOEN+0x364>)
 80095b2:	4013      	ands	r3, r2
 80095b4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	3308      	adds	r3, #8
 80095be:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80095c2:	66ba      	str	r2, [r7, #104]	@ 0x68
 80095c4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095c6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80095c8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80095ca:	e841 2300 	strex	r3, r2, [r1]
 80095ce:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80095d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d1e3      	bne.n	800959e <UART_RxISR_8BIT_FIFOEN+0x18a>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	2220      	movs	r2, #32
 80095da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	2200      	movs	r2, #0
 80095e2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2200      	movs	r2, #0
 80095e8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	4a63      	ldr	r2, [pc, #396]	@ (800977c <UART_RxISR_8BIT_FIFOEN+0x368>)
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d021      	beq.n	8009638 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	685b      	ldr	r3, [r3, #4]
 80095fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d01a      	beq.n	8009638 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009608:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800960a:	e853 3f00 	ldrex	r3, [r3]
 800960e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009610:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009612:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009616:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	461a      	mov	r2, r3
 8009620:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009624:	657b      	str	r3, [r7, #84]	@ 0x54
 8009626:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009628:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800962a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800962c:	e841 2300 	strex	r3, r2, [r1]
 8009630:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009632:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009634:	2b00      	cmp	r3, #0
 8009636:	d1e4      	bne.n	8009602 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800963c:	2b01      	cmp	r3, #1
 800963e:	d132      	bne.n	80096a6 <UART_RxISR_8BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2200      	movs	r2, #0
 8009644:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800964c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800964e:	e853 3f00 	ldrex	r3, [r3]
 8009652:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009656:	f023 0310 	bic.w	r3, r3, #16
 800965a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	461a      	mov	r2, r3
 8009664:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009668:	643b      	str	r3, [r7, #64]	@ 0x40
 800966a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800966c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800966e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009670:	e841 2300 	strex	r3, r2, [r1]
 8009674:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009678:	2b00      	cmp	r3, #0
 800967a:	d1e4      	bne.n	8009646 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	69db      	ldr	r3, [r3, #28]
 8009682:	f003 0310 	and.w	r3, r3, #16
 8009686:	2b10      	cmp	r3, #16
 8009688:	d103      	bne.n	8009692 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	2210      	movs	r2, #16
 8009690:	621a      	str	r2, [r3, #32]
          }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009698:	687a      	ldr	r2, [r7, #4]
 800969a:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800969e:	4611      	mov	r1, r2
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	4798      	blx	r3
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80096a4:	e010      	b.n	80096c8 <UART_RxISR_8BIT_FIFOEN+0x2b4>
          huart->RxCpltCallback(huart);
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80096ac:	6878      	ldr	r0, [r7, #4]
 80096ae:	4798      	blx	r3
        break;
 80096b0:	e00a      	b.n	80096c8 <UART_RxISR_8BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80096b2:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d006      	beq.n	80096c8 <UART_RxISR_8BIT_FIFOEN+0x2b4>
 80096ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80096be:	f003 0320 	and.w	r3, r3, #32
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	f47f aeca 	bne.w	800945c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80096ce:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80096d2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d049      	beq.n	800976e <UART_RxISR_8BIT_FIFOEN+0x35a>
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80096e0:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80096e4:	429a      	cmp	r2, r3
 80096e6:	d242      	bcs.n	800976e <UART_RxISR_8BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	3308      	adds	r3, #8
 80096ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096f0:	6a3b      	ldr	r3, [r7, #32]
 80096f2:	e853 3f00 	ldrex	r3, [r3]
 80096f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80096f8:	69fb      	ldr	r3, [r7, #28]
 80096fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80096fe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	3308      	adds	r3, #8
 8009708:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800970c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800970e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009710:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009712:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009714:	e841 2300 	strex	r3, r2, [r1]
 8009718:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800971a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800971c:	2b00      	cmp	r3, #0
 800971e:	d1e3      	bne.n	80096e8 <UART_RxISR_8BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	4a17      	ldr	r2, [pc, #92]	@ (8009780 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 8009724:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	e853 3f00 	ldrex	r3, [r3]
 8009732:	60bb      	str	r3, [r7, #8]
   return(result);
 8009734:	68bb      	ldr	r3, [r7, #8]
 8009736:	f043 0320 	orr.w	r3, r3, #32
 800973a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	461a      	mov	r2, r3
 8009744:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009748:	61bb      	str	r3, [r7, #24]
 800974a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800974c:	6979      	ldr	r1, [r7, #20]
 800974e:	69ba      	ldr	r2, [r7, #24]
 8009750:	e841 2300 	strex	r3, r2, [r1]
 8009754:	613b      	str	r3, [r7, #16]
   return(result);
 8009756:	693b      	ldr	r3, [r7, #16]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d1e4      	bne.n	8009726 <UART_RxISR_8BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800975c:	e007      	b.n	800976e <UART_RxISR_8BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	699a      	ldr	r2, [r3, #24]
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	f042 0208 	orr.w	r2, r2, #8
 800976c:	619a      	str	r2, [r3, #24]
}
 800976e:	bf00      	nop
 8009770:	37b0      	adds	r7, #176	@ 0xb0
 8009772:	46bd      	mov	sp, r7
 8009774:	bd80      	pop	{r7, pc}
 8009776:	bf00      	nop
 8009778:	effffffe 	.word	0xeffffffe
 800977c:	58000c00 	.word	0x58000c00
 8009780:	08009095 	.word	0x08009095

08009784 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b0ae      	sub	sp, #184	@ 0xb8
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009792:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	69db      	ldr	r3, [r3, #28]
 800979c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	689b      	ldr	r3, [r3, #8]
 80097b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80097ba:	2b22      	cmp	r3, #34	@ 0x22
 80097bc:	f040 818b 	bne.w	8009ad6 <UART_RxISR_16BIT_FIFOEN+0x352>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80097c6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80097ca:	e12e      	b.n	8009a2a <UART_RxISR_16BIT_FIFOEN+0x2a6>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097d2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80097de:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80097e2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80097e6:	4013      	ands	r3, r2
 80097e8:	b29a      	uxth	r2, r3
 80097ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80097ee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097f4:	1c9a      	adds	r2, r3, #2
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009800:	b29b      	uxth	r3, r3
 8009802:	3b01      	subs	r3, #1
 8009804:	b29a      	uxth	r2, r3
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	69db      	ldr	r3, [r3, #28]
 8009812:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009816:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800981a:	f003 0307 	and.w	r3, r3, #7
 800981e:	2b00      	cmp	r3, #0
 8009820:	d055      	beq.n	80098ce <UART_RxISR_16BIT_FIFOEN+0x14a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009822:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009826:	f003 0301 	and.w	r3, r3, #1
 800982a:	2b00      	cmp	r3, #0
 800982c:	d011      	beq.n	8009852 <UART_RxISR_16BIT_FIFOEN+0xce>
 800982e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009832:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009836:	2b00      	cmp	r3, #0
 8009838:	d00b      	beq.n	8009852 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	2201      	movs	r2, #1
 8009840:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009848:	f043 0201 	orr.w	r2, r3, #1
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009852:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009856:	f003 0302 	and.w	r3, r3, #2
 800985a:	2b00      	cmp	r3, #0
 800985c:	d011      	beq.n	8009882 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800985e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009862:	f003 0301 	and.w	r3, r3, #1
 8009866:	2b00      	cmp	r3, #0
 8009868:	d00b      	beq.n	8009882 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	2202      	movs	r2, #2
 8009870:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009878:	f043 0204 	orr.w	r2, r3, #4
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009882:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009886:	f003 0304 	and.w	r3, r3, #4
 800988a:	2b00      	cmp	r3, #0
 800988c:	d011      	beq.n	80098b2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800988e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009892:	f003 0301 	and.w	r3, r3, #1
 8009896:	2b00      	cmp	r3, #0
 8009898:	d00b      	beq.n	80098b2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	2204      	movs	r2, #4
 80098a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098a8:	f043 0202 	orr.w	r2, r3, #2
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d008      	beq.n	80098ce <UART_RxISR_16BIT_FIFOEN+0x14a>
        {
          /* Non Blocking error : transfer could go on.
          Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	4798      	blx	r3
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2200      	movs	r2, #0
 80098ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80098d4:	b29b      	uxth	r3, r3
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	f040 80a7 	bne.w	8009a2a <UART_RxISR_16BIT_FIFOEN+0x2a6>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80098e4:	e853 3f00 	ldrex	r3, [r3]
 80098e8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80098ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80098ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80098f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	461a      	mov	r2, r3
 80098fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80098fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009902:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009904:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009906:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800990a:	e841 2300 	strex	r3, r2, [r1]
 800990e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009910:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009912:	2b00      	cmp	r3, #0
 8009914:	d1e2      	bne.n	80098dc <UART_RxISR_16BIT_FIFOEN+0x158>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	3308      	adds	r3, #8
 800991c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800991e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009920:	e853 3f00 	ldrex	r3, [r3]
 8009924:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009926:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009928:	4b71      	ldr	r3, [pc, #452]	@ (8009af0 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800992a:	4013      	ands	r3, r2
 800992c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	3308      	adds	r3, #8
 8009936:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800993a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800993c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800993e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009940:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009942:	e841 2300 	strex	r3, r2, [r1]
 8009946:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009948:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800994a:	2b00      	cmp	r3, #0
 800994c:	d1e3      	bne.n	8009916 <UART_RxISR_16BIT_FIFOEN+0x192>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2220      	movs	r2, #32
 8009952:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2200      	movs	r2, #0
 800995a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2200      	movs	r2, #0
 8009960:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	4a63      	ldr	r2, [pc, #396]	@ (8009af4 <UART_RxISR_16BIT_FIFOEN+0x370>)
 8009968:	4293      	cmp	r3, r2
 800996a:	d021      	beq.n	80099b0 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	685b      	ldr	r3, [r3, #4]
 8009972:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009976:	2b00      	cmp	r3, #0
 8009978:	d01a      	beq.n	80099b0 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009980:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009982:	e853 3f00 	ldrex	r3, [r3]
 8009986:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009988:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800998a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800998e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	461a      	mov	r2, r3
 8009998:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800999c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800999e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099a0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80099a2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80099a4:	e841 2300 	strex	r3, r2, [r1]
 80099a8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80099aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d1e4      	bne.n	800997a <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099b4:	2b01      	cmp	r3, #1
 80099b6:	d132      	bne.n	8009a1e <UART_RxISR_16BIT_FIFOEN+0x29a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2200      	movs	r2, #0
 80099bc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099c6:	e853 3f00 	ldrex	r3, [r3]
 80099ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80099cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099ce:	f023 0310 	bic.w	r3, r3, #16
 80099d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	461a      	mov	r2, r3
 80099dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80099e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80099e2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80099e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80099e8:	e841 2300 	strex	r3, r2, [r1]
 80099ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80099ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d1e4      	bne.n	80099be <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	69db      	ldr	r3, [r3, #28]
 80099fa:	f003 0310 	and.w	r3, r3, #16
 80099fe:	2b10      	cmp	r3, #16
 8009a00:	d103      	bne.n	8009a0a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	2210      	movs	r2, #16
 8009a08:	621a      	str	r2, [r3, #32]
          }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009a10:	687a      	ldr	r2, [r7, #4]
 8009a12:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8009a16:	4611      	mov	r1, r2
 8009a18:	6878      	ldr	r0, [r7, #4]
 8009a1a:	4798      	blx	r3
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009a1c:	e010      	b.n	8009a40 <UART_RxISR_16BIT_FIFOEN+0x2bc>
          huart->RxCpltCallback(huart);
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009a24:	6878      	ldr	r0, [r7, #4]
 8009a26:	4798      	blx	r3
        break;
 8009a28:	e00a      	b.n	8009a40 <UART_RxISR_16BIT_FIFOEN+0x2bc>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009a2a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d006      	beq.n	8009a40 <UART_RxISR_16BIT_FIFOEN+0x2bc>
 8009a32:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009a36:	f003 0320 	and.w	r3, r3, #32
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	f47f aec6 	bne.w	80097cc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009a46:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009a4a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d049      	beq.n	8009ae6 <UART_RxISR_16BIT_FIFOEN+0x362>
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009a58:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009a5c:	429a      	cmp	r2, r3
 8009a5e:	d242      	bcs.n	8009ae6 <UART_RxISR_16BIT_FIFOEN+0x362>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	3308      	adds	r3, #8
 8009a66:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a6a:	e853 3f00 	ldrex	r3, [r3]
 8009a6e:	623b      	str	r3, [r7, #32]
   return(result);
 8009a70:	6a3b      	ldr	r3, [r7, #32]
 8009a72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009a76:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	3308      	adds	r3, #8
 8009a80:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009a84:	633a      	str	r2, [r7, #48]	@ 0x30
 8009a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a8c:	e841 2300 	strex	r3, r2, [r1]
 8009a90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d1e3      	bne.n	8009a60 <UART_RxISR_16BIT_FIFOEN+0x2dc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	4a17      	ldr	r2, [pc, #92]	@ (8009af8 <UART_RxISR_16BIT_FIFOEN+0x374>)
 8009a9c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aa4:	693b      	ldr	r3, [r7, #16]
 8009aa6:	e853 3f00 	ldrex	r3, [r3]
 8009aaa:	60fb      	str	r3, [r7, #12]
   return(result);
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	f043 0320 	orr.w	r3, r3, #32
 8009ab2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	461a      	mov	r2, r3
 8009abc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009ac0:	61fb      	str	r3, [r7, #28]
 8009ac2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ac4:	69b9      	ldr	r1, [r7, #24]
 8009ac6:	69fa      	ldr	r2, [r7, #28]
 8009ac8:	e841 2300 	strex	r3, r2, [r1]
 8009acc:	617b      	str	r3, [r7, #20]
   return(result);
 8009ace:	697b      	ldr	r3, [r7, #20]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d1e4      	bne.n	8009a9e <UART_RxISR_16BIT_FIFOEN+0x31a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009ad4:	e007      	b.n	8009ae6 <UART_RxISR_16BIT_FIFOEN+0x362>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	699a      	ldr	r2, [r3, #24]
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	f042 0208 	orr.w	r2, r2, #8
 8009ae4:	619a      	str	r2, [r3, #24]
}
 8009ae6:	bf00      	nop
 8009ae8:	37b8      	adds	r7, #184	@ 0xb8
 8009aea:	46bd      	mov	sp, r7
 8009aec:	bd80      	pop	{r7, pc}
 8009aee:	bf00      	nop
 8009af0:	effffffe 	.word	0xeffffffe
 8009af4:	58000c00 	.word	0x58000c00
 8009af8:	08009255 	.word	0x08009255

08009afc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b083      	sub	sp, #12
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009b04:	bf00      	nop
 8009b06:	370c      	adds	r7, #12
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0e:	4770      	bx	lr

08009b10 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009b10:	b480      	push	{r7}
 8009b12:	b083      	sub	sp, #12
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009b18:	bf00      	nop
 8009b1a:	370c      	adds	r7, #12
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b22:	4770      	bx	lr

08009b24 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009b24:	b480      	push	{r7}
 8009b26:	b083      	sub	sp, #12
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009b2c:	bf00      	nop
 8009b2e:	370c      	adds	r7, #12
 8009b30:	46bd      	mov	sp, r7
 8009b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b36:	4770      	bx	lr

08009b38 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009b38:	b480      	push	{r7}
 8009b3a:	b085      	sub	sp, #20
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009b46:	2b01      	cmp	r3, #1
 8009b48:	d101      	bne.n	8009b4e <HAL_UARTEx_DisableFifoMode+0x16>
 8009b4a:	2302      	movs	r3, #2
 8009b4c:	e027      	b.n	8009b9e <HAL_UARTEx_DisableFifoMode+0x66>
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	2201      	movs	r2, #1
 8009b52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	2224      	movs	r2, #36	@ 0x24
 8009b5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	681a      	ldr	r2, [r3, #0]
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	f022 0201 	bic.w	r2, r2, #1
 8009b74:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009b7c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	2200      	movs	r2, #0
 8009b82:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	68fa      	ldr	r2, [r7, #12]
 8009b8a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2220      	movs	r2, #32
 8009b90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2200      	movs	r2, #0
 8009b98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009b9c:	2300      	movs	r3, #0
}
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	3714      	adds	r7, #20
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba8:	4770      	bx	lr

08009baa <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009baa:	b580      	push	{r7, lr}
 8009bac:	b084      	sub	sp, #16
 8009bae:	af00      	add	r7, sp, #0
 8009bb0:	6078      	str	r0, [r7, #4]
 8009bb2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009bba:	2b01      	cmp	r3, #1
 8009bbc:	d101      	bne.n	8009bc2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009bbe:	2302      	movs	r3, #2
 8009bc0:	e02d      	b.n	8009c1e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2201      	movs	r2, #1
 8009bc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	2224      	movs	r2, #36	@ 0x24
 8009bce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	681a      	ldr	r2, [r3, #0]
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	f022 0201 	bic.w	r2, r2, #1
 8009be8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	689b      	ldr	r3, [r3, #8]
 8009bf0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	683a      	ldr	r2, [r7, #0]
 8009bfa:	430a      	orrs	r2, r1
 8009bfc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009bfe:	6878      	ldr	r0, [r7, #4]
 8009c00:	f000 f850 	bl	8009ca4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	68fa      	ldr	r2, [r7, #12]
 8009c0a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	2220      	movs	r2, #32
 8009c10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	2200      	movs	r2, #0
 8009c18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009c1c:	2300      	movs	r3, #0
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3710      	adds	r7, #16
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}

08009c26 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009c26:	b580      	push	{r7, lr}
 8009c28:	b084      	sub	sp, #16
 8009c2a:	af00      	add	r7, sp, #0
 8009c2c:	6078      	str	r0, [r7, #4]
 8009c2e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009c36:	2b01      	cmp	r3, #1
 8009c38:	d101      	bne.n	8009c3e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009c3a:	2302      	movs	r3, #2
 8009c3c:	e02d      	b.n	8009c9a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2201      	movs	r2, #1
 8009c42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2224      	movs	r2, #36	@ 0x24
 8009c4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	681a      	ldr	r2, [r3, #0]
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f022 0201 	bic.w	r2, r2, #1
 8009c64:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	689b      	ldr	r3, [r3, #8]
 8009c6c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	683a      	ldr	r2, [r7, #0]
 8009c76:	430a      	orrs	r2, r1
 8009c78:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009c7a:	6878      	ldr	r0, [r7, #4]
 8009c7c:	f000 f812 	bl	8009ca4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	68fa      	ldr	r2, [r7, #12]
 8009c86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2220      	movs	r2, #32
 8009c8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2200      	movs	r2, #0
 8009c94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009c98:	2300      	movs	r3, #0
}
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	3710      	adds	r7, #16
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	bd80      	pop	{r7, pc}
	...

08009ca4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009ca4:	b480      	push	{r7}
 8009ca6:	b085      	sub	sp, #20
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d108      	bne.n	8009cc6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2201      	movs	r2, #1
 8009cb8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	2201      	movs	r2, #1
 8009cc0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009cc4:	e031      	b.n	8009d2a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009cc6:	2310      	movs	r3, #16
 8009cc8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009cca:	2310      	movs	r3, #16
 8009ccc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	689b      	ldr	r3, [r3, #8]
 8009cd4:	0e5b      	lsrs	r3, r3, #25
 8009cd6:	b2db      	uxtb	r3, r3
 8009cd8:	f003 0307 	and.w	r3, r3, #7
 8009cdc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	689b      	ldr	r3, [r3, #8]
 8009ce4:	0f5b      	lsrs	r3, r3, #29
 8009ce6:	b2db      	uxtb	r3, r3
 8009ce8:	f003 0307 	and.w	r3, r3, #7
 8009cec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009cee:	7bbb      	ldrb	r3, [r7, #14]
 8009cf0:	7b3a      	ldrb	r2, [r7, #12]
 8009cf2:	4911      	ldr	r1, [pc, #68]	@ (8009d38 <UARTEx_SetNbDataToProcess+0x94>)
 8009cf4:	5c8a      	ldrb	r2, [r1, r2]
 8009cf6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009cfa:	7b3a      	ldrb	r2, [r7, #12]
 8009cfc:	490f      	ldr	r1, [pc, #60]	@ (8009d3c <UARTEx_SetNbDataToProcess+0x98>)
 8009cfe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009d00:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d04:	b29a      	uxth	r2, r3
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009d0c:	7bfb      	ldrb	r3, [r7, #15]
 8009d0e:	7b7a      	ldrb	r2, [r7, #13]
 8009d10:	4909      	ldr	r1, [pc, #36]	@ (8009d38 <UARTEx_SetNbDataToProcess+0x94>)
 8009d12:	5c8a      	ldrb	r2, [r1, r2]
 8009d14:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009d18:	7b7a      	ldrb	r2, [r7, #13]
 8009d1a:	4908      	ldr	r1, [pc, #32]	@ (8009d3c <UARTEx_SetNbDataToProcess+0x98>)
 8009d1c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009d1e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d22:	b29a      	uxth	r2, r3
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009d2a:	bf00      	nop
 8009d2c:	3714      	adds	r7, #20
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d34:	4770      	bx	lr
 8009d36:	bf00      	nop
 8009d38:	08010d58 	.word	0x08010d58
 8009d3c:	08010d60 	.word	0x08010d60

08009d40 <__NVIC_SetPriority>:
{
 8009d40:	b480      	push	{r7}
 8009d42:	b083      	sub	sp, #12
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	4603      	mov	r3, r0
 8009d48:	6039      	str	r1, [r7, #0]
 8009d4a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8009d4c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	db0a      	blt.n	8009d6a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009d54:	683b      	ldr	r3, [r7, #0]
 8009d56:	b2da      	uxtb	r2, r3
 8009d58:	490c      	ldr	r1, [pc, #48]	@ (8009d8c <__NVIC_SetPriority+0x4c>)
 8009d5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009d5e:	0112      	lsls	r2, r2, #4
 8009d60:	b2d2      	uxtb	r2, r2
 8009d62:	440b      	add	r3, r1
 8009d64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009d68:	e00a      	b.n	8009d80 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009d6a:	683b      	ldr	r3, [r7, #0]
 8009d6c:	b2da      	uxtb	r2, r3
 8009d6e:	4908      	ldr	r1, [pc, #32]	@ (8009d90 <__NVIC_SetPriority+0x50>)
 8009d70:	88fb      	ldrh	r3, [r7, #6]
 8009d72:	f003 030f 	and.w	r3, r3, #15
 8009d76:	3b04      	subs	r3, #4
 8009d78:	0112      	lsls	r2, r2, #4
 8009d7a:	b2d2      	uxtb	r2, r2
 8009d7c:	440b      	add	r3, r1
 8009d7e:	761a      	strb	r2, [r3, #24]
}
 8009d80:	bf00      	nop
 8009d82:	370c      	adds	r7, #12
 8009d84:	46bd      	mov	sp, r7
 8009d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8a:	4770      	bx	lr
 8009d8c:	e000e100 	.word	0xe000e100
 8009d90:	e000ed00 	.word	0xe000ed00

08009d94 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009d94:	b580      	push	{r7, lr}
 8009d96:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009d98:	4b05      	ldr	r3, [pc, #20]	@ (8009db0 <SysTick_Handler+0x1c>)
 8009d9a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009d9c:	f001 fcbc 	bl	800b718 <xTaskGetSchedulerState>
 8009da0:	4603      	mov	r3, r0
 8009da2:	2b01      	cmp	r3, #1
 8009da4:	d001      	beq.n	8009daa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009da6:	f002 f977 	bl	800c098 <xPortSysTickHandler>
  }
}
 8009daa:	bf00      	nop
 8009dac:	bd80      	pop	{r7, pc}
 8009dae:	bf00      	nop
 8009db0:	e000e010 	.word	0xe000e010

08009db4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009db4:	b580      	push	{r7, lr}
 8009db6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009db8:	2100      	movs	r1, #0
 8009dba:	f06f 0004 	mvn.w	r0, #4
 8009dbe:	f7ff ffbf 	bl	8009d40 <__NVIC_SetPriority>
#endif
}
 8009dc2:	bf00      	nop
 8009dc4:	bd80      	pop	{r7, pc}
	...

08009dc8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009dc8:	b480      	push	{r7}
 8009dca:	b083      	sub	sp, #12
 8009dcc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009dce:	f3ef 8305 	mrs	r3, IPSR
 8009dd2:	603b      	str	r3, [r7, #0]
  return(result);
 8009dd4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d003      	beq.n	8009de2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009dda:	f06f 0305 	mvn.w	r3, #5
 8009dde:	607b      	str	r3, [r7, #4]
 8009de0:	e00c      	b.n	8009dfc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009de2:	4b0a      	ldr	r3, [pc, #40]	@ (8009e0c <osKernelInitialize+0x44>)
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d105      	bne.n	8009df6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009dea:	4b08      	ldr	r3, [pc, #32]	@ (8009e0c <osKernelInitialize+0x44>)
 8009dec:	2201      	movs	r2, #1
 8009dee:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009df0:	2300      	movs	r3, #0
 8009df2:	607b      	str	r3, [r7, #4]
 8009df4:	e002      	b.n	8009dfc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009df6:	f04f 33ff 	mov.w	r3, #4294967295
 8009dfa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009dfc:	687b      	ldr	r3, [r7, #4]
}
 8009dfe:	4618      	mov	r0, r3
 8009e00:	370c      	adds	r7, #12
 8009e02:	46bd      	mov	sp, r7
 8009e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e08:	4770      	bx	lr
 8009e0a:	bf00      	nop
 8009e0c:	24000588 	.word	0x24000588

08009e10 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b082      	sub	sp, #8
 8009e14:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e16:	f3ef 8305 	mrs	r3, IPSR
 8009e1a:	603b      	str	r3, [r7, #0]
  return(result);
 8009e1c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d003      	beq.n	8009e2a <osKernelStart+0x1a>
    stat = osErrorISR;
 8009e22:	f06f 0305 	mvn.w	r3, #5
 8009e26:	607b      	str	r3, [r7, #4]
 8009e28:	e010      	b.n	8009e4c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009e2a:	4b0b      	ldr	r3, [pc, #44]	@ (8009e58 <osKernelStart+0x48>)
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	2b01      	cmp	r3, #1
 8009e30:	d109      	bne.n	8009e46 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009e32:	f7ff ffbf 	bl	8009db4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009e36:	4b08      	ldr	r3, [pc, #32]	@ (8009e58 <osKernelStart+0x48>)
 8009e38:	2202      	movs	r2, #2
 8009e3a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009e3c:	f001 f8a6 	bl	800af8c <vTaskStartScheduler>
      stat = osOK;
 8009e40:	2300      	movs	r3, #0
 8009e42:	607b      	str	r3, [r7, #4]
 8009e44:	e002      	b.n	8009e4c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009e46:	f04f 33ff 	mov.w	r3, #4294967295
 8009e4a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009e4c:	687b      	ldr	r3, [r7, #4]
}
 8009e4e:	4618      	mov	r0, r3
 8009e50:	3708      	adds	r7, #8
 8009e52:	46bd      	mov	sp, r7
 8009e54:	bd80      	pop	{r7, pc}
 8009e56:	bf00      	nop
 8009e58:	24000588 	.word	0x24000588

08009e5c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b08e      	sub	sp, #56	@ 0x38
 8009e60:	af04      	add	r7, sp, #16
 8009e62:	60f8      	str	r0, [r7, #12]
 8009e64:	60b9      	str	r1, [r7, #8]
 8009e66:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009e68:	2300      	movs	r3, #0
 8009e6a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e6c:	f3ef 8305 	mrs	r3, IPSR
 8009e70:	617b      	str	r3, [r7, #20]
  return(result);
 8009e72:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d17e      	bne.n	8009f76 <osThreadNew+0x11a>
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d07b      	beq.n	8009f76 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009e7e:	2380      	movs	r3, #128	@ 0x80
 8009e80:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009e82:	2318      	movs	r3, #24
 8009e84:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009e86:	2300      	movs	r3, #0
 8009e88:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8009e8a:	f04f 33ff 	mov.w	r3, #4294967295
 8009e8e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d045      	beq.n	8009f22 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d002      	beq.n	8009ea4 <osThreadNew+0x48>
        name = attr->name;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	699b      	ldr	r3, [r3, #24]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d002      	beq.n	8009eb2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	699b      	ldr	r3, [r3, #24]
 8009eb0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009eb2:	69fb      	ldr	r3, [r7, #28]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d008      	beq.n	8009eca <osThreadNew+0x6e>
 8009eb8:	69fb      	ldr	r3, [r7, #28]
 8009eba:	2b38      	cmp	r3, #56	@ 0x38
 8009ebc:	d805      	bhi.n	8009eca <osThreadNew+0x6e>
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	685b      	ldr	r3, [r3, #4]
 8009ec2:	f003 0301 	and.w	r3, r3, #1
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d001      	beq.n	8009ece <osThreadNew+0x72>
        return (NULL);
 8009eca:	2300      	movs	r3, #0
 8009ecc:	e054      	b.n	8009f78 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	695b      	ldr	r3, [r3, #20]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d003      	beq.n	8009ede <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	695b      	ldr	r3, [r3, #20]
 8009eda:	089b      	lsrs	r3, r3, #2
 8009edc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	689b      	ldr	r3, [r3, #8]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d00e      	beq.n	8009f04 <osThreadNew+0xa8>
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	68db      	ldr	r3, [r3, #12]
 8009eea:	2ba7      	cmp	r3, #167	@ 0xa7
 8009eec:	d90a      	bls.n	8009f04 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d006      	beq.n	8009f04 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	695b      	ldr	r3, [r3, #20]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d002      	beq.n	8009f04 <osThreadNew+0xa8>
        mem = 1;
 8009efe:	2301      	movs	r3, #1
 8009f00:	61bb      	str	r3, [r7, #24]
 8009f02:	e010      	b.n	8009f26 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	689b      	ldr	r3, [r3, #8]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d10c      	bne.n	8009f26 <osThreadNew+0xca>
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	68db      	ldr	r3, [r3, #12]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d108      	bne.n	8009f26 <osThreadNew+0xca>
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	691b      	ldr	r3, [r3, #16]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d104      	bne.n	8009f26 <osThreadNew+0xca>
          mem = 0;
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	61bb      	str	r3, [r7, #24]
 8009f20:	e001      	b.n	8009f26 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009f22:	2300      	movs	r3, #0
 8009f24:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009f26:	69bb      	ldr	r3, [r7, #24]
 8009f28:	2b01      	cmp	r3, #1
 8009f2a:	d110      	bne.n	8009f4e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009f30:	687a      	ldr	r2, [r7, #4]
 8009f32:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009f34:	9202      	str	r2, [sp, #8]
 8009f36:	9301      	str	r3, [sp, #4]
 8009f38:	69fb      	ldr	r3, [r7, #28]
 8009f3a:	9300      	str	r3, [sp, #0]
 8009f3c:	68bb      	ldr	r3, [r7, #8]
 8009f3e:	6a3a      	ldr	r2, [r7, #32]
 8009f40:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009f42:	68f8      	ldr	r0, [r7, #12]
 8009f44:	f000 fe33 	bl	800abae <xTaskCreateStatic>
 8009f48:	4603      	mov	r3, r0
 8009f4a:	613b      	str	r3, [r7, #16]
 8009f4c:	e013      	b.n	8009f76 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009f4e:	69bb      	ldr	r3, [r7, #24]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d110      	bne.n	8009f76 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009f54:	6a3b      	ldr	r3, [r7, #32]
 8009f56:	b29a      	uxth	r2, r3
 8009f58:	f107 0310 	add.w	r3, r7, #16
 8009f5c:	9301      	str	r3, [sp, #4]
 8009f5e:	69fb      	ldr	r3, [r7, #28]
 8009f60:	9300      	str	r3, [sp, #0]
 8009f62:	68bb      	ldr	r3, [r7, #8]
 8009f64:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009f66:	68f8      	ldr	r0, [r7, #12]
 8009f68:	f000 fe51 	bl	800ac0e <xTaskCreate>
 8009f6c:	4603      	mov	r3, r0
 8009f6e:	2b01      	cmp	r3, #1
 8009f70:	d001      	beq.n	8009f76 <osThreadNew+0x11a>
            hTask = NULL;
 8009f72:	2300      	movs	r3, #0
 8009f74:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009f76:	693b      	ldr	r3, [r7, #16]
}
 8009f78:	4618      	mov	r0, r3
 8009f7a:	3728      	adds	r7, #40	@ 0x28
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	bd80      	pop	{r7, pc}

08009f80 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b084      	sub	sp, #16
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009f88:	f3ef 8305 	mrs	r3, IPSR
 8009f8c:	60bb      	str	r3, [r7, #8]
  return(result);
 8009f8e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d003      	beq.n	8009f9c <osDelay+0x1c>
    stat = osErrorISR;
 8009f94:	f06f 0305 	mvn.w	r3, #5
 8009f98:	60fb      	str	r3, [r7, #12]
 8009f9a:	e007      	b.n	8009fac <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d002      	beq.n	8009fac <osDelay+0x2c>
      vTaskDelay(ticks);
 8009fa6:	6878      	ldr	r0, [r7, #4]
 8009fa8:	f000 ffcc 	bl	800af44 <vTaskDelay>
    }
  }

  return (stat);
 8009fac:	68fb      	ldr	r3, [r7, #12]
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	3710      	adds	r7, #16
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bd80      	pop	{r7, pc}

08009fb6 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8009fb6:	b580      	push	{r7, lr}
 8009fb8:	b08a      	sub	sp, #40	@ 0x28
 8009fba:	af02      	add	r7, sp, #8
 8009fbc:	60f8      	str	r0, [r7, #12]
 8009fbe:	60b9      	str	r1, [r7, #8]
 8009fc0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009fc6:	f3ef 8305 	mrs	r3, IPSR
 8009fca:	613b      	str	r3, [r7, #16]
  return(result);
 8009fcc:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d15f      	bne.n	800a092 <osMessageQueueNew+0xdc>
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d05c      	beq.n	800a092 <osMessageQueueNew+0xdc>
 8009fd8:	68bb      	ldr	r3, [r7, #8]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d059      	beq.n	800a092 <osMessageQueueNew+0xdc>
    mem = -1;
 8009fde:	f04f 33ff 	mov.w	r3, #4294967295
 8009fe2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d029      	beq.n	800a03e <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	689b      	ldr	r3, [r3, #8]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d012      	beq.n	800a018 <osMessageQueueNew+0x62>
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	68db      	ldr	r3, [r3, #12]
 8009ff6:	2b53      	cmp	r3, #83	@ 0x53
 8009ff8:	d90e      	bls.n	800a018 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d00a      	beq.n	800a018 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	695a      	ldr	r2, [r3, #20]
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	68b9      	ldr	r1, [r7, #8]
 800a00a:	fb01 f303 	mul.w	r3, r1, r3
 800a00e:	429a      	cmp	r2, r3
 800a010:	d302      	bcc.n	800a018 <osMessageQueueNew+0x62>
        mem = 1;
 800a012:	2301      	movs	r3, #1
 800a014:	61bb      	str	r3, [r7, #24]
 800a016:	e014      	b.n	800a042 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	689b      	ldr	r3, [r3, #8]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d110      	bne.n	800a042 <osMessageQueueNew+0x8c>
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	68db      	ldr	r3, [r3, #12]
 800a024:	2b00      	cmp	r3, #0
 800a026:	d10c      	bne.n	800a042 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d108      	bne.n	800a042 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	695b      	ldr	r3, [r3, #20]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d104      	bne.n	800a042 <osMessageQueueNew+0x8c>
          mem = 0;
 800a038:	2300      	movs	r3, #0
 800a03a:	61bb      	str	r3, [r7, #24]
 800a03c:	e001      	b.n	800a042 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800a03e:	2300      	movs	r3, #0
 800a040:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a042:	69bb      	ldr	r3, [r7, #24]
 800a044:	2b01      	cmp	r3, #1
 800a046:	d10b      	bne.n	800a060 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	691a      	ldr	r2, [r3, #16]
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	689b      	ldr	r3, [r3, #8]
 800a050:	2100      	movs	r1, #0
 800a052:	9100      	str	r1, [sp, #0]
 800a054:	68b9      	ldr	r1, [r7, #8]
 800a056:	68f8      	ldr	r0, [r7, #12]
 800a058:	f000 f962 	bl	800a320 <xQueueGenericCreateStatic>
 800a05c:	61f8      	str	r0, [r7, #28]
 800a05e:	e008      	b.n	800a072 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800a060:	69bb      	ldr	r3, [r7, #24]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d105      	bne.n	800a072 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800a066:	2200      	movs	r2, #0
 800a068:	68b9      	ldr	r1, [r7, #8]
 800a06a:	68f8      	ldr	r0, [r7, #12]
 800a06c:	f000 f977 	bl	800a35e <xQueueGenericCreate>
 800a070:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800a072:	69fb      	ldr	r3, [r7, #28]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d00c      	beq.n	800a092 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d003      	beq.n	800a086 <osMessageQueueNew+0xd0>
        name = attr->name;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	617b      	str	r3, [r7, #20]
 800a084:	e001      	b.n	800a08a <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800a086:	2300      	movs	r3, #0
 800a088:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800a08a:	6979      	ldr	r1, [r7, #20]
 800a08c:	69f8      	ldr	r0, [r7, #28]
 800a08e:	f000 fcb3 	bl	800a9f8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800a092:	69fb      	ldr	r3, [r7, #28]
}
 800a094:	4618      	mov	r0, r3
 800a096:	3720      	adds	r7, #32
 800a098:	46bd      	mov	sp, r7
 800a09a:	bd80      	pop	{r7, pc}

0800a09c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a09c:	b480      	push	{r7}
 800a09e:	b085      	sub	sp, #20
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	60f8      	str	r0, [r7, #12]
 800a0a4:	60b9      	str	r1, [r7, #8]
 800a0a6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	4a07      	ldr	r2, [pc, #28]	@ (800a0c8 <vApplicationGetIdleTaskMemory+0x2c>)
 800a0ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a0ae:	68bb      	ldr	r3, [r7, #8]
 800a0b0:	4a06      	ldr	r2, [pc, #24]	@ (800a0cc <vApplicationGetIdleTaskMemory+0x30>)
 800a0b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	2280      	movs	r2, #128	@ 0x80
 800a0b8:	601a      	str	r2, [r3, #0]
}
 800a0ba:	bf00      	nop
 800a0bc:	3714      	adds	r7, #20
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c4:	4770      	bx	lr
 800a0c6:	bf00      	nop
 800a0c8:	2400058c 	.word	0x2400058c
 800a0cc:	24000634 	.word	0x24000634

0800a0d0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a0d0:	b480      	push	{r7}
 800a0d2:	b085      	sub	sp, #20
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	60f8      	str	r0, [r7, #12]
 800a0d8:	60b9      	str	r1, [r7, #8]
 800a0da:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	4a07      	ldr	r2, [pc, #28]	@ (800a0fc <vApplicationGetTimerTaskMemory+0x2c>)
 800a0e0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	4a06      	ldr	r2, [pc, #24]	@ (800a100 <vApplicationGetTimerTaskMemory+0x30>)
 800a0e6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a0ee:	601a      	str	r2, [r3, #0]
}
 800a0f0:	bf00      	nop
 800a0f2:	3714      	adds	r7, #20
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fa:	4770      	bx	lr
 800a0fc:	24000834 	.word	0x24000834
 800a100:	240008dc 	.word	0x240008dc

0800a104 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a104:	b480      	push	{r7}
 800a106:	b083      	sub	sp, #12
 800a108:	af00      	add	r7, sp, #0
 800a10a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	f103 0208 	add.w	r2, r3, #8
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	f04f 32ff 	mov.w	r2, #4294967295
 800a11c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	f103 0208 	add.w	r2, r3, #8
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	f103 0208 	add.w	r2, r3, #8
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	2200      	movs	r2, #0
 800a136:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a138:	bf00      	nop
 800a13a:	370c      	adds	r7, #12
 800a13c:	46bd      	mov	sp, r7
 800a13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a142:	4770      	bx	lr

0800a144 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a144:	b480      	push	{r7}
 800a146:	b083      	sub	sp, #12
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	2200      	movs	r2, #0
 800a150:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a152:	bf00      	nop
 800a154:	370c      	adds	r7, #12
 800a156:	46bd      	mov	sp, r7
 800a158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15c:	4770      	bx	lr

0800a15e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a15e:	b480      	push	{r7}
 800a160:	b085      	sub	sp, #20
 800a162:	af00      	add	r7, sp, #0
 800a164:	6078      	str	r0, [r7, #4]
 800a166:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	685b      	ldr	r3, [r3, #4]
 800a16c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a16e:	683b      	ldr	r3, [r7, #0]
 800a170:	68fa      	ldr	r2, [r7, #12]
 800a172:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	689a      	ldr	r2, [r3, #8]
 800a178:	683b      	ldr	r3, [r7, #0]
 800a17a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	689b      	ldr	r3, [r3, #8]
 800a180:	683a      	ldr	r2, [r7, #0]
 800a182:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	683a      	ldr	r2, [r7, #0]
 800a188:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	687a      	ldr	r2, [r7, #4]
 800a18e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	1c5a      	adds	r2, r3, #1
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	601a      	str	r2, [r3, #0]
}
 800a19a:	bf00      	nop
 800a19c:	3714      	adds	r7, #20
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a4:	4770      	bx	lr

0800a1a6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a1a6:	b480      	push	{r7}
 800a1a8:	b085      	sub	sp, #20
 800a1aa:	af00      	add	r7, sp, #0
 800a1ac:	6078      	str	r0, [r7, #4]
 800a1ae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a1b0:	683b      	ldr	r3, [r7, #0]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a1b6:	68bb      	ldr	r3, [r7, #8]
 800a1b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1bc:	d103      	bne.n	800a1c6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	691b      	ldr	r3, [r3, #16]
 800a1c2:	60fb      	str	r3, [r7, #12]
 800a1c4:	e00c      	b.n	800a1e0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	3308      	adds	r3, #8
 800a1ca:	60fb      	str	r3, [r7, #12]
 800a1cc:	e002      	b.n	800a1d4 <vListInsert+0x2e>
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	685b      	ldr	r3, [r3, #4]
 800a1d2:	60fb      	str	r3, [r7, #12]
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	685b      	ldr	r3, [r3, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	68ba      	ldr	r2, [r7, #8]
 800a1dc:	429a      	cmp	r2, r3
 800a1de:	d2f6      	bcs.n	800a1ce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	685a      	ldr	r2, [r3, #4]
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	685b      	ldr	r3, [r3, #4]
 800a1ec:	683a      	ldr	r2, [r7, #0]
 800a1ee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	68fa      	ldr	r2, [r7, #12]
 800a1f4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	683a      	ldr	r2, [r7, #0]
 800a1fa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a1fc:	683b      	ldr	r3, [r7, #0]
 800a1fe:	687a      	ldr	r2, [r7, #4]
 800a200:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	1c5a      	adds	r2, r3, #1
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	601a      	str	r2, [r3, #0]
}
 800a20c:	bf00      	nop
 800a20e:	3714      	adds	r7, #20
 800a210:	46bd      	mov	sp, r7
 800a212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a216:	4770      	bx	lr

0800a218 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a218:	b480      	push	{r7}
 800a21a:	b085      	sub	sp, #20
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	691b      	ldr	r3, [r3, #16]
 800a224:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	685b      	ldr	r3, [r3, #4]
 800a22a:	687a      	ldr	r2, [r7, #4]
 800a22c:	6892      	ldr	r2, [r2, #8]
 800a22e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	689b      	ldr	r3, [r3, #8]
 800a234:	687a      	ldr	r2, [r7, #4]
 800a236:	6852      	ldr	r2, [r2, #4]
 800a238:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	685b      	ldr	r3, [r3, #4]
 800a23e:	687a      	ldr	r2, [r7, #4]
 800a240:	429a      	cmp	r2, r3
 800a242:	d103      	bne.n	800a24c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	689a      	ldr	r2, [r3, #8]
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2200      	movs	r2, #0
 800a250:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	1e5a      	subs	r2, r3, #1
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	681b      	ldr	r3, [r3, #0]
}
 800a260:	4618      	mov	r0, r3
 800a262:	3714      	adds	r7, #20
 800a264:	46bd      	mov	sp, r7
 800a266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26a:	4770      	bx	lr

0800a26c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	b084      	sub	sp, #16
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
 800a274:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
 800a27a:	f001 fea3 	bl	800bfc4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	681a      	ldr	r2, [r3, #0]
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a286:	68f9      	ldr	r1, [r7, #12]
 800a288:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a28a:	fb01 f303 	mul.w	r3, r1, r3
 800a28e:	441a      	add	r2, r3
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	2200      	movs	r2, #0
 800a298:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	681a      	ldr	r2, [r3, #0]
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	681a      	ldr	r2, [r3, #0]
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2aa:	3b01      	subs	r3, #1
 800a2ac:	68f9      	ldr	r1, [r7, #12]
 800a2ae:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a2b0:	fb01 f303 	mul.w	r3, r1, r3
 800a2b4:	441a      	add	r2, r3
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	22ff      	movs	r2, #255	@ 0xff
 800a2be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	22ff      	movs	r2, #255	@ 0xff
 800a2c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d114      	bne.n	800a2fa <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	691b      	ldr	r3, [r3, #16]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d01a      	beq.n	800a30e <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	3310      	adds	r3, #16
 800a2dc:	4618      	mov	r0, r3
 800a2de:	f001 f893 	bl	800b408 <xTaskRemoveFromEventList>
 800a2e2:	4603      	mov	r3, r0
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d012      	beq.n	800a30e <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a2e8:	4b0c      	ldr	r3, [pc, #48]	@ (800a31c <xQueueGenericReset+0xb0>)
 800a2ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2ee:	601a      	str	r2, [r3, #0]
 800a2f0:	f3bf 8f4f 	dsb	sy
 800a2f4:	f3bf 8f6f 	isb	sy
 800a2f8:	e009      	b.n	800a30e <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	3310      	adds	r3, #16
 800a2fe:	4618      	mov	r0, r3
 800a300:	f7ff ff00 	bl	800a104 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	3324      	adds	r3, #36	@ 0x24
 800a308:	4618      	mov	r0, r3
 800a30a:	f7ff fefb 	bl	800a104 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a30e:	f001 fe73 	bl	800bff8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a312:	2301      	movs	r3, #1
}
 800a314:	4618      	mov	r0, r3
 800a316:	3710      	adds	r7, #16
 800a318:	46bd      	mov	sp, r7
 800a31a:	bd80      	pop	{r7, pc}
 800a31c:	e000ed04 	.word	0xe000ed04

0800a320 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a320:	b580      	push	{r7, lr}
 800a322:	b088      	sub	sp, #32
 800a324:	af02      	add	r7, sp, #8
 800a326:	60f8      	str	r0, [r7, #12]
 800a328:	60b9      	str	r1, [r7, #8]
 800a32a:	607a      	str	r2, [r7, #4]
 800a32c:	603b      	str	r3, [r7, #0]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a32e:	683b      	ldr	r3, [r7, #0]
 800a330:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 800a332:	697b      	ldr	r3, [r7, #20]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d00d      	beq.n	800a354 <xQueueGenericCreateStatic+0x34>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a338:	697b      	ldr	r3, [r7, #20]
 800a33a:	2201      	movs	r2, #1
 800a33c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a340:	f897 2020 	ldrb.w	r2, [r7, #32]
 800a344:	697b      	ldr	r3, [r7, #20]
 800a346:	9300      	str	r3, [sp, #0]
 800a348:	4613      	mov	r3, r2
 800a34a:	687a      	ldr	r2, [r7, #4]
 800a34c:	68b9      	ldr	r1, [r7, #8]
 800a34e:	68f8      	ldr	r0, [r7, #12]
 800a350:	f000 f831 	bl	800a3b6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a354:	697b      	ldr	r3, [r7, #20]
	}
 800a356:	4618      	mov	r0, r3
 800a358:	3718      	adds	r7, #24
 800a35a:	46bd      	mov	sp, r7
 800a35c:	bd80      	pop	{r7, pc}

0800a35e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a35e:	b580      	push	{r7, lr}
 800a360:	b08a      	sub	sp, #40	@ 0x28
 800a362:	af02      	add	r7, sp, #8
 800a364:	60f8      	str	r0, [r7, #12]
 800a366:	60b9      	str	r1, [r7, #8]
 800a368:	4613      	mov	r3, r2
 800a36a:	71fb      	strb	r3, [r7, #7]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	68ba      	ldr	r2, [r7, #8]
 800a370:	fb02 f303 	mul.w	r3, r2, r3
 800a374:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a376:	69fb      	ldr	r3, [r7, #28]
 800a378:	3354      	adds	r3, #84	@ 0x54
 800a37a:	4618      	mov	r0, r3
 800a37c:	f001 fedc 	bl	800c138 <pvPortMalloc>
 800a380:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a382:	69bb      	ldr	r3, [r7, #24]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d011      	beq.n	800a3ac <xQueueGenericCreate+0x4e>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a388:	69bb      	ldr	r3, [r7, #24]
 800a38a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a38c:	697b      	ldr	r3, [r7, #20]
 800a38e:	3354      	adds	r3, #84	@ 0x54
 800a390:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a392:	69bb      	ldr	r3, [r7, #24]
 800a394:	2200      	movs	r2, #0
 800a396:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a39a:	79fa      	ldrb	r2, [r7, #7]
 800a39c:	69bb      	ldr	r3, [r7, #24]
 800a39e:	9300      	str	r3, [sp, #0]
 800a3a0:	4613      	mov	r3, r2
 800a3a2:	697a      	ldr	r2, [r7, #20]
 800a3a4:	68b9      	ldr	r1, [r7, #8]
 800a3a6:	68f8      	ldr	r0, [r7, #12]
 800a3a8:	f000 f805 	bl	800a3b6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a3ac:	69bb      	ldr	r3, [r7, #24]
	}
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	3720      	adds	r7, #32
 800a3b2:	46bd      	mov	sp, r7
 800a3b4:	bd80      	pop	{r7, pc}

0800a3b6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a3b6:	b580      	push	{r7, lr}
 800a3b8:	b084      	sub	sp, #16
 800a3ba:	af00      	add	r7, sp, #0
 800a3bc:	60f8      	str	r0, [r7, #12]
 800a3be:	60b9      	str	r1, [r7, #8]
 800a3c0:	607a      	str	r2, [r7, #4]
 800a3c2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a3c4:	68bb      	ldr	r3, [r7, #8]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d103      	bne.n	800a3d2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a3ca:	69bb      	ldr	r3, [r7, #24]
 800a3cc:	69ba      	ldr	r2, [r7, #24]
 800a3ce:	601a      	str	r2, [r3, #0]
 800a3d0:	e002      	b.n	800a3d8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a3d2:	69bb      	ldr	r3, [r7, #24]
 800a3d4:	687a      	ldr	r2, [r7, #4]
 800a3d6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a3d8:	69bb      	ldr	r3, [r7, #24]
 800a3da:	68fa      	ldr	r2, [r7, #12]
 800a3dc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a3de:	69bb      	ldr	r3, [r7, #24]
 800a3e0:	68ba      	ldr	r2, [r7, #8]
 800a3e2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a3e4:	2101      	movs	r1, #1
 800a3e6:	69b8      	ldr	r0, [r7, #24]
 800a3e8:	f7ff ff40 	bl	800a26c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a3ec:	69bb      	ldr	r3, [r7, #24]
 800a3ee:	78fa      	ldrb	r2, [r7, #3]
 800a3f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
 800a3f4:	69bb      	ldr	r3, [r7, #24]
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a3fa:	bf00      	nop
 800a3fc:	3710      	adds	r7, #16
 800a3fe:	46bd      	mov	sp, r7
 800a400:	bd80      	pop	{r7, pc}
	...

0800a404 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b08a      	sub	sp, #40	@ 0x28
 800a408:	af00      	add	r7, sp, #0
 800a40a:	60f8      	str	r0, [r7, #12]
 800a40c:	60b9      	str	r1, [r7, #8]
 800a40e:	607a      	str	r2, [r7, #4]
 800a410:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a412:	2300      	movs	r3, #0
 800a414:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	623b      	str	r3, [r7, #32]
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a41a:	f001 fdd3 	bl	800bfc4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a41e:	6a3b      	ldr	r3, [r7, #32]
 800a420:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a422:	6a3b      	ldr	r3, [r7, #32]
 800a424:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a426:	429a      	cmp	r2, r3
 800a428:	d302      	bcc.n	800a430 <xQueueGenericSend+0x2c>
 800a42a:	683b      	ldr	r3, [r7, #0]
 800a42c:	2b02      	cmp	r3, #2
 800a42e:	d145      	bne.n	800a4bc <xQueueGenericSend+0xb8>
			{
				traceQUEUE_SEND( pxQueue );

				#if ( configUSE_QUEUE_SETS == 1 )
				{
				const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a430:	6a3b      	ldr	r3, [r7, #32]
 800a432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a434:	61fb      	str	r3, [r7, #28]

					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a436:	683a      	ldr	r2, [r7, #0]
 800a438:	68b9      	ldr	r1, [r7, #8]
 800a43a:	6a38      	ldr	r0, [r7, #32]
 800a43c:	f000 f9be 	bl	800a7bc <prvCopyDataToQueue>
 800a440:	61b8      	str	r0, [r7, #24]

					if( pxQueue->pxQueueSetContainer != NULL )
 800a442:	6a3b      	ldr	r3, [r7, #32]
 800a444:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a446:	2b00      	cmp	r3, #0
 800a448:	d014      	beq.n	800a474 <xQueueGenericSend+0x70>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 800a44a:	683b      	ldr	r3, [r7, #0]
 800a44c:	2b02      	cmp	r3, #2
 800a44e:	d102      	bne.n	800a456 <xQueueGenericSend+0x52>
 800a450:	69fb      	ldr	r3, [r7, #28]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d12e      	bne.n	800a4b4 <xQueueGenericSend+0xb0>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 800a456:	6a38      	ldr	r0, [r7, #32]
 800a458:	f000 fb6f 	bl	800ab3a <prvNotifyQueueSetContainer>
 800a45c:	4603      	mov	r3, r0
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d028      	beq.n	800a4b4 <xQueueGenericSend+0xb0>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 800a462:	4b4a      	ldr	r3, [pc, #296]	@ (800a58c <xQueueGenericSend+0x188>)
 800a464:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a468:	601a      	str	r2, [r3, #0]
 800a46a:	f3bf 8f4f 	dsb	sy
 800a46e:	f3bf 8f6f 	isb	sy
 800a472:	e01f      	b.n	800a4b4 <xQueueGenericSend+0xb0>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a474:	6a3b      	ldr	r3, [r7, #32]
 800a476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d010      	beq.n	800a49e <xQueueGenericSend+0x9a>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a47c:	6a3b      	ldr	r3, [r7, #32]
 800a47e:	3324      	adds	r3, #36	@ 0x24
 800a480:	4618      	mov	r0, r3
 800a482:	f000 ffc1 	bl	800b408 <xTaskRemoveFromEventList>
 800a486:	4603      	mov	r3, r0
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d013      	beq.n	800a4b4 <xQueueGenericSend+0xb0>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 800a48c:	4b3f      	ldr	r3, [pc, #252]	@ (800a58c <xQueueGenericSend+0x188>)
 800a48e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a492:	601a      	str	r2, [r3, #0]
 800a494:	f3bf 8f4f 	dsb	sy
 800a498:	f3bf 8f6f 	isb	sy
 800a49c:	e00a      	b.n	800a4b4 <xQueueGenericSend+0xb0>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 800a49e:	69bb      	ldr	r3, [r7, #24]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d007      	beq.n	800a4b4 <xQueueGenericSend+0xb0>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 800a4a4:	4b39      	ldr	r3, [pc, #228]	@ (800a58c <xQueueGenericSend+0x188>)
 800a4a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a4aa:	601a      	str	r2, [r3, #0]
 800a4ac:	f3bf 8f4f 	dsb	sy
 800a4b0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a4b4:	f001 fda0 	bl	800bff8 <vPortExitCritical>
				return pdPASS;
 800a4b8:	2301      	movs	r3, #1
 800a4ba:	e063      	b.n	800a584 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d103      	bne.n	800a4ca <xQueueGenericSend+0xc6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a4c2:	f001 fd99 	bl	800bff8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	e05c      	b.n	800a584 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a4ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d106      	bne.n	800a4de <xQueueGenericSend+0xda>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a4d0:	f107 0310 	add.w	r3, r7, #16
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	f000 ffed 	bl	800b4b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a4da:	2301      	movs	r3, #1
 800a4dc:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a4de:	f001 fd8b 	bl	800bff8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a4e2:	f000 fdb3 	bl	800b04c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a4e6:	f001 fd6d 	bl	800bfc4 <vPortEnterCritical>
 800a4ea:	6a3b      	ldr	r3, [r7, #32]
 800a4ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a4f0:	b25b      	sxtb	r3, r3
 800a4f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4f6:	d103      	bne.n	800a500 <xQueueGenericSend+0xfc>
 800a4f8:	6a3b      	ldr	r3, [r7, #32]
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a500:	6a3b      	ldr	r3, [r7, #32]
 800a502:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a506:	b25b      	sxtb	r3, r3
 800a508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a50c:	d103      	bne.n	800a516 <xQueueGenericSend+0x112>
 800a50e:	6a3b      	ldr	r3, [r7, #32]
 800a510:	2200      	movs	r2, #0
 800a512:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a516:	f001 fd6f 	bl	800bff8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a51a:	1d3a      	adds	r2, r7, #4
 800a51c:	f107 0310 	add.w	r3, r7, #16
 800a520:	4611      	mov	r1, r2
 800a522:	4618      	mov	r0, r3
 800a524:	f000 ffdc 	bl	800b4e0 <xTaskCheckForTimeOut>
 800a528:	4603      	mov	r3, r0
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d124      	bne.n	800a578 <xQueueGenericSend+0x174>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a52e:	6a38      	ldr	r0, [r7, #32]
 800a530:	f000 fa49 	bl	800a9c6 <prvIsQueueFull>
 800a534:	4603      	mov	r3, r0
 800a536:	2b00      	cmp	r3, #0
 800a538:	d018      	beq.n	800a56c <xQueueGenericSend+0x168>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a53a:	6a3b      	ldr	r3, [r7, #32]
 800a53c:	3310      	adds	r3, #16
 800a53e:	687a      	ldr	r2, [r7, #4]
 800a540:	4611      	mov	r1, r2
 800a542:	4618      	mov	r0, r3
 800a544:	f000 ff2c 	bl	800b3a0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a548:	6a38      	ldr	r0, [r7, #32]
 800a54a:	f000 f9c7 	bl	800a8dc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a54e:	f000 fd8b 	bl	800b068 <xTaskResumeAll>
 800a552:	4603      	mov	r3, r0
 800a554:	2b00      	cmp	r3, #0
 800a556:	f47f af60 	bne.w	800a41a <xQueueGenericSend+0x16>
				{
					portYIELD_WITHIN_API();
 800a55a:	4b0c      	ldr	r3, [pc, #48]	@ (800a58c <xQueueGenericSend+0x188>)
 800a55c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a560:	601a      	str	r2, [r3, #0]
 800a562:	f3bf 8f4f 	dsb	sy
 800a566:	f3bf 8f6f 	isb	sy
 800a56a:	e756      	b.n	800a41a <xQueueGenericSend+0x16>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a56c:	6a38      	ldr	r0, [r7, #32]
 800a56e:	f000 f9b5 	bl	800a8dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a572:	f000 fd79 	bl	800b068 <xTaskResumeAll>
 800a576:	e750      	b.n	800a41a <xQueueGenericSend+0x16>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a578:	6a38      	ldr	r0, [r7, #32]
 800a57a:	f000 f9af 	bl	800a8dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a57e:	f000 fd73 	bl	800b068 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a582:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a584:	4618      	mov	r0, r3
 800a586:	3728      	adds	r7, #40	@ 0x28
 800a588:	46bd      	mov	sp, r7
 800a58a:	bd80      	pop	{r7, pc}
 800a58c:	e000ed04 	.word	0xe000ed04

0800a590 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b08c      	sub	sp, #48	@ 0x30
 800a594:	af00      	add	r7, sp, #0
 800a596:	60f8      	str	r0, [r7, #12]
 800a598:	60b9      	str	r1, [r7, #8]
 800a59a:	607a      	str	r2, [r7, #4]
 800a59c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	62bb      	str	r3, [r7, #40]	@ 0x28

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a5a2:	f3ef 8211 	mrs	r2, BASEPRI
 800a5a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5aa:	f383 8811 	msr	BASEPRI, r3
 800a5ae:	f3bf 8f6f 	isb	sy
 800a5b2:	f3bf 8f4f 	dsb	sy
 800a5b6:	61ba      	str	r2, [r7, #24]
 800a5b8:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a5ba:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a5bc:	627b      	str	r3, [r7, #36]	@ 0x24
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a5be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a5c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5c6:	429a      	cmp	r2, r3
 800a5c8:	d302      	bcc.n	800a5d0 <xQueueGenericSendFromISR+0x40>
 800a5ca:	683b      	ldr	r3, [r7, #0]
 800a5cc:	2b02      	cmp	r3, #2
 800a5ce:	d146      	bne.n	800a65e <xQueueGenericSendFromISR+0xce>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a5d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a5d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a5da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5de:	61fb      	str	r3, [r7, #28]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a5e0:	683a      	ldr	r2, [r7, #0]
 800a5e2:	68b9      	ldr	r1, [r7, #8]
 800a5e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a5e6:	f000 f8e9 	bl	800a7bc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a5ea:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 800a5ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5f2:	d129      	bne.n	800a648 <xQueueGenericSendFromISR+0xb8>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 800a5f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d012      	beq.n	800a622 <xQueueGenericSendFromISR+0x92>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 800a5fc:	683b      	ldr	r3, [r7, #0]
 800a5fe:	2b02      	cmp	r3, #2
 800a600:	d102      	bne.n	800a608 <xQueueGenericSendFromISR+0x78>
 800a602:	69fb      	ldr	r3, [r7, #28]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d127      	bne.n	800a658 <xQueueGenericSendFromISR+0xc8>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 800a608:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a60a:	f000 fa96 	bl	800ab3a <prvNotifyQueueSetContainer>
 800a60e:	4603      	mov	r3, r0
 800a610:	2b00      	cmp	r3, #0
 800a612:	d021      	beq.n	800a658 <xQueueGenericSendFromISR+0xc8>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	2b00      	cmp	r3, #0
 800a618:	d01e      	beq.n	800a658 <xQueueGenericSendFromISR+0xc8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	2201      	movs	r2, #1
 800a61e:	601a      	str	r2, [r3, #0]
 800a620:	e01a      	b.n	800a658 <xQueueGenericSendFromISR+0xc8>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a626:	2b00      	cmp	r3, #0
 800a628:	d016      	beq.n	800a658 <xQueueGenericSendFromISR+0xc8>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a62a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a62c:	3324      	adds	r3, #36	@ 0x24
 800a62e:	4618      	mov	r0, r3
 800a630:	f000 feea 	bl	800b408 <xTaskRemoveFromEventList>
 800a634:	4603      	mov	r3, r0
 800a636:	2b00      	cmp	r3, #0
 800a638:	d00e      	beq.n	800a658 <xQueueGenericSendFromISR+0xc8>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d00b      	beq.n	800a658 <xQueueGenericSendFromISR+0xc8>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	2201      	movs	r2, #1
 800a644:	601a      	str	r2, [r3, #0]
 800a646:	e007      	b.n	800a658 <xQueueGenericSendFromISR+0xc8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a648:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a64c:	3301      	adds	r3, #1
 800a64e:	b2db      	uxtb	r3, r3
 800a650:	b25a      	sxtb	r2, r3
 800a652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a654:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a658:	2301      	movs	r3, #1
 800a65a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
 800a65c:	e001      	b.n	800a662 <xQueueGenericSendFromISR+0xd2>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a65e:	2300      	movs	r3, #0
 800a660:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a664:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a666:	693b      	ldr	r3, [r7, #16]
 800a668:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a66c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a66e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800a670:	4618      	mov	r0, r3
 800a672:	3730      	adds	r7, #48	@ 0x30
 800a674:	46bd      	mov	sp, r7
 800a676:	bd80      	pop	{r7, pc}

0800a678 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b08a      	sub	sp, #40	@ 0x28
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	60f8      	str	r0, [r7, #12]
 800a680:	60b9      	str	r1, [r7, #8]
 800a682:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a684:	2300      	movs	r3, #0
 800a686:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	623b      	str	r3, [r7, #32]
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a68c:	f001 fc9a 	bl	800bfc4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a690:	6a3b      	ldr	r3, [r7, #32]
 800a692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a694:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a696:	69fb      	ldr	r3, [r7, #28]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d01f      	beq.n	800a6dc <xQueueReceive+0x64>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a69c:	68b9      	ldr	r1, [r7, #8]
 800a69e:	6a38      	ldr	r0, [r7, #32]
 800a6a0:	f000 f8f6 	bl	800a890 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a6a4:	69fb      	ldr	r3, [r7, #28]
 800a6a6:	1e5a      	subs	r2, r3, #1
 800a6a8:	6a3b      	ldr	r3, [r7, #32]
 800a6aa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a6ac:	6a3b      	ldr	r3, [r7, #32]
 800a6ae:	691b      	ldr	r3, [r3, #16]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d00f      	beq.n	800a6d4 <xQueueReceive+0x5c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a6b4:	6a3b      	ldr	r3, [r7, #32]
 800a6b6:	3310      	adds	r3, #16
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	f000 fea5 	bl	800b408 <xTaskRemoveFromEventList>
 800a6be:	4603      	mov	r3, r0
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d007      	beq.n	800a6d4 <xQueueReceive+0x5c>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a6c4:	4b3c      	ldr	r3, [pc, #240]	@ (800a7b8 <xQueueReceive+0x140>)
 800a6c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6ca:	601a      	str	r2, [r3, #0]
 800a6cc:	f3bf 8f4f 	dsb	sy
 800a6d0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a6d4:	f001 fc90 	bl	800bff8 <vPortExitCritical>
				return pdPASS;
 800a6d8:	2301      	movs	r3, #1
 800a6da:	e069      	b.n	800a7b0 <xQueueReceive+0x138>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d103      	bne.n	800a6ea <xQueueReceive+0x72>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a6e2:	f001 fc89 	bl	800bff8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	e062      	b.n	800a7b0 <xQueueReceive+0x138>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a6ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d106      	bne.n	800a6fe <xQueueReceive+0x86>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a6f0:	f107 0314 	add.w	r3, r7, #20
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	f000 fedd 	bl	800b4b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a6fa:	2301      	movs	r3, #1
 800a6fc:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a6fe:	f001 fc7b 	bl	800bff8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a702:	f000 fca3 	bl	800b04c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a706:	f001 fc5d 	bl	800bfc4 <vPortEnterCritical>
 800a70a:	6a3b      	ldr	r3, [r7, #32]
 800a70c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a710:	b25b      	sxtb	r3, r3
 800a712:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a716:	d103      	bne.n	800a720 <xQueueReceive+0xa8>
 800a718:	6a3b      	ldr	r3, [r7, #32]
 800a71a:	2200      	movs	r2, #0
 800a71c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a720:	6a3b      	ldr	r3, [r7, #32]
 800a722:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a726:	b25b      	sxtb	r3, r3
 800a728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a72c:	d103      	bne.n	800a736 <xQueueReceive+0xbe>
 800a72e:	6a3b      	ldr	r3, [r7, #32]
 800a730:	2200      	movs	r2, #0
 800a732:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a736:	f001 fc5f 	bl	800bff8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a73a:	1d3a      	adds	r2, r7, #4
 800a73c:	f107 0314 	add.w	r3, r7, #20
 800a740:	4611      	mov	r1, r2
 800a742:	4618      	mov	r0, r3
 800a744:	f000 fecc 	bl	800b4e0 <xTaskCheckForTimeOut>
 800a748:	4603      	mov	r3, r0
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d123      	bne.n	800a796 <xQueueReceive+0x11e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a74e:	6a38      	ldr	r0, [r7, #32]
 800a750:	f000 f923 	bl	800a99a <prvIsQueueEmpty>
 800a754:	4603      	mov	r3, r0
 800a756:	2b00      	cmp	r3, #0
 800a758:	d017      	beq.n	800a78a <xQueueReceive+0x112>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a75a:	6a3b      	ldr	r3, [r7, #32]
 800a75c:	3324      	adds	r3, #36	@ 0x24
 800a75e:	687a      	ldr	r2, [r7, #4]
 800a760:	4611      	mov	r1, r2
 800a762:	4618      	mov	r0, r3
 800a764:	f000 fe1c 	bl	800b3a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a768:	6a38      	ldr	r0, [r7, #32]
 800a76a:	f000 f8b7 	bl	800a8dc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a76e:	f000 fc7b 	bl	800b068 <xTaskResumeAll>
 800a772:	4603      	mov	r3, r0
 800a774:	2b00      	cmp	r3, #0
 800a776:	d189      	bne.n	800a68c <xQueueReceive+0x14>
				{
					portYIELD_WITHIN_API();
 800a778:	4b0f      	ldr	r3, [pc, #60]	@ (800a7b8 <xQueueReceive+0x140>)
 800a77a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a77e:	601a      	str	r2, [r3, #0]
 800a780:	f3bf 8f4f 	dsb	sy
 800a784:	f3bf 8f6f 	isb	sy
 800a788:	e780      	b.n	800a68c <xQueueReceive+0x14>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a78a:	6a38      	ldr	r0, [r7, #32]
 800a78c:	f000 f8a6 	bl	800a8dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a790:	f000 fc6a 	bl	800b068 <xTaskResumeAll>
 800a794:	e77a      	b.n	800a68c <xQueueReceive+0x14>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a796:	6a38      	ldr	r0, [r7, #32]
 800a798:	f000 f8a0 	bl	800a8dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a79c:	f000 fc64 	bl	800b068 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a7a0:	6a38      	ldr	r0, [r7, #32]
 800a7a2:	f000 f8fa 	bl	800a99a <prvIsQueueEmpty>
 800a7a6:	4603      	mov	r3, r0
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	f43f af6f 	beq.w	800a68c <xQueueReceive+0x14>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a7ae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	3728      	adds	r7, #40	@ 0x28
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	bd80      	pop	{r7, pc}
 800a7b8:	e000ed04 	.word	0xe000ed04

0800a7bc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b086      	sub	sp, #24
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	60f8      	str	r0, [r7, #12]
 800a7c4:	60b9      	str	r1, [r7, #8]
 800a7c6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7d0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d10d      	bne.n	800a7f6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d14d      	bne.n	800a87e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	689b      	ldr	r3, [r3, #8]
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	f000 ffb4 	bl	800b754 <xTaskPriorityDisinherit>
 800a7ec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	609a      	str	r2, [r3, #8]
 800a7f4:	e043      	b.n	800a87e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d119      	bne.n	800a830 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	6858      	ldr	r0, [r3, #4]
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a804:	461a      	mov	r2, r3
 800a806:	68b9      	ldr	r1, [r7, #8]
 800a808:	f002 fea1 	bl	800d54e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	685a      	ldr	r2, [r3, #4]
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a814:	441a      	add	r2, r3
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	685a      	ldr	r2, [r3, #4]
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	689b      	ldr	r3, [r3, #8]
 800a822:	429a      	cmp	r2, r3
 800a824:	d32b      	bcc.n	800a87e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	681a      	ldr	r2, [r3, #0]
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	605a      	str	r2, [r3, #4]
 800a82e:	e026      	b.n	800a87e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	68d8      	ldr	r0, [r3, #12]
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a838:	461a      	mov	r2, r3
 800a83a:	68b9      	ldr	r1, [r7, #8]
 800a83c:	f002 fe87 	bl	800d54e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	68da      	ldr	r2, [r3, #12]
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a848:	425b      	negs	r3, r3
 800a84a:	441a      	add	r2, r3
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	68da      	ldr	r2, [r3, #12]
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	429a      	cmp	r2, r3
 800a85a:	d207      	bcs.n	800a86c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	689a      	ldr	r2, [r3, #8]
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a864:	425b      	negs	r3, r3
 800a866:	441a      	add	r2, r3
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2b02      	cmp	r3, #2
 800a870:	d105      	bne.n	800a87e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a872:	693b      	ldr	r3, [r7, #16]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d002      	beq.n	800a87e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a878:	693b      	ldr	r3, [r7, #16]
 800a87a:	3b01      	subs	r3, #1
 800a87c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a87e:	693b      	ldr	r3, [r7, #16]
 800a880:	1c5a      	adds	r2, r3, #1
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a886:	697b      	ldr	r3, [r7, #20]
}
 800a888:	4618      	mov	r0, r3
 800a88a:	3718      	adds	r7, #24
 800a88c:	46bd      	mov	sp, r7
 800a88e:	bd80      	pop	{r7, pc}

0800a890 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a890:	b580      	push	{r7, lr}
 800a892:	b082      	sub	sp, #8
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
 800a898:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d018      	beq.n	800a8d4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	68da      	ldr	r2, [r3, #12]
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8aa:	441a      	add	r2, r3
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	68da      	ldr	r2, [r3, #12]
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	689b      	ldr	r3, [r3, #8]
 800a8b8:	429a      	cmp	r2, r3
 800a8ba:	d303      	bcc.n	800a8c4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681a      	ldr	r2, [r3, #0]
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	68d9      	ldr	r1, [r3, #12]
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8cc:	461a      	mov	r2, r3
 800a8ce:	6838      	ldr	r0, [r7, #0]
 800a8d0:	f002 fe3d 	bl	800d54e <memcpy>
	}
}
 800a8d4:	bf00      	nop
 800a8d6:	3708      	adds	r7, #8
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	bd80      	pop	{r7, pc}

0800a8dc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b084      	sub	sp, #16
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a8e4:	f001 fb6e 	bl	800bfc4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a8ee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a8f0:	e01e      	b.n	800a930 <prvUnlockQueue+0x54>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d008      	beq.n	800a90c <prvUnlockQueue+0x30>
				{
					if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 800a8fa:	6878      	ldr	r0, [r7, #4]
 800a8fc:	f000 f91d 	bl	800ab3a <prvNotifyQueueSetContainer>
 800a900:	4603      	mov	r3, r0
 800a902:	2b00      	cmp	r3, #0
 800a904:	d010      	beq.n	800a928 <prvUnlockQueue+0x4c>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 800a906:	f000 fe31 	bl	800b56c <vTaskMissedYield>
 800a90a:	e00d      	b.n	800a928 <prvUnlockQueue+0x4c>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a910:	2b00      	cmp	r3, #0
 800a912:	d012      	beq.n	800a93a <prvUnlockQueue+0x5e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	3324      	adds	r3, #36	@ 0x24
 800a918:	4618      	mov	r0, r3
 800a91a:	f000 fd75 	bl	800b408 <xTaskRemoveFromEventList>
 800a91e:	4603      	mov	r3, r0
 800a920:	2b00      	cmp	r3, #0
 800a922:	d001      	beq.n	800a928 <prvUnlockQueue+0x4c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 800a924:	f000 fe22 	bl	800b56c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a928:	7bfb      	ldrb	r3, [r7, #15]
 800a92a:	3b01      	subs	r3, #1
 800a92c:	b2db      	uxtb	r3, r3
 800a92e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a930:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a934:	2b00      	cmp	r3, #0
 800a936:	dcdc      	bgt.n	800a8f2 <prvUnlockQueue+0x16>
 800a938:	e000      	b.n	800a93c <prvUnlockQueue+0x60>
						break;
 800a93a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	22ff      	movs	r2, #255	@ 0xff
 800a940:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a944:	f001 fb58 	bl	800bff8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a948:	f001 fb3c 	bl	800bfc4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a952:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a954:	e011      	b.n	800a97a <prvUnlockQueue+0x9e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	691b      	ldr	r3, [r3, #16]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d012      	beq.n	800a984 <prvUnlockQueue+0xa8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	3310      	adds	r3, #16
 800a962:	4618      	mov	r0, r3
 800a964:	f000 fd50 	bl	800b408 <xTaskRemoveFromEventList>
 800a968:	4603      	mov	r3, r0
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d001      	beq.n	800a972 <prvUnlockQueue+0x96>
				{
					vTaskMissedYield();
 800a96e:	f000 fdfd 	bl	800b56c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a972:	7bbb      	ldrb	r3, [r7, #14]
 800a974:	3b01      	subs	r3, #1
 800a976:	b2db      	uxtb	r3, r3
 800a978:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a97a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a97e:	2b00      	cmp	r3, #0
 800a980:	dce9      	bgt.n	800a956 <prvUnlockQueue+0x7a>
 800a982:	e000      	b.n	800a986 <prvUnlockQueue+0xaa>
			}
			else
			{
				break;
 800a984:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	22ff      	movs	r2, #255	@ 0xff
 800a98a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a98e:	f001 fb33 	bl	800bff8 <vPortExitCritical>
}
 800a992:	bf00      	nop
 800a994:	3710      	adds	r7, #16
 800a996:	46bd      	mov	sp, r7
 800a998:	bd80      	pop	{r7, pc}

0800a99a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a99a:	b580      	push	{r7, lr}
 800a99c:	b084      	sub	sp, #16
 800a99e:	af00      	add	r7, sp, #0
 800a9a0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a9a2:	f001 fb0f 	bl	800bfc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d102      	bne.n	800a9b4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a9ae:	2301      	movs	r3, #1
 800a9b0:	60fb      	str	r3, [r7, #12]
 800a9b2:	e001      	b.n	800a9b8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a9b8:	f001 fb1e 	bl	800bff8 <vPortExitCritical>

	return xReturn;
 800a9bc:	68fb      	ldr	r3, [r7, #12]
}
 800a9be:	4618      	mov	r0, r3
 800a9c0:	3710      	adds	r7, #16
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	bd80      	pop	{r7, pc}

0800a9c6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a9c6:	b580      	push	{r7, lr}
 800a9c8:	b084      	sub	sp, #16
 800a9ca:	af00      	add	r7, sp, #0
 800a9cc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a9ce:	f001 faf9 	bl	800bfc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a9da:	429a      	cmp	r2, r3
 800a9dc:	d102      	bne.n	800a9e4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a9de:	2301      	movs	r3, #1
 800a9e0:	60fb      	str	r3, [r7, #12]
 800a9e2:	e001      	b.n	800a9e8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a9e8:	f001 fb06 	bl	800bff8 <vPortExitCritical>

	return xReturn;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
}
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	3710      	adds	r7, #16
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	bd80      	pop	{r7, pc}
	...

0800a9f8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a9f8:	b480      	push	{r7}
 800a9fa:	b085      	sub	sp, #20
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
 800aa00:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800aa02:	2300      	movs	r3, #0
 800aa04:	60fb      	str	r3, [r7, #12]
 800aa06:	e014      	b.n	800aa32 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800aa08:	4a0f      	ldr	r2, [pc, #60]	@ (800aa48 <vQueueAddToRegistry+0x50>)
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d10b      	bne.n	800aa2c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800aa14:	490c      	ldr	r1, [pc, #48]	@ (800aa48 <vQueueAddToRegistry+0x50>)
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	683a      	ldr	r2, [r7, #0]
 800aa1a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800aa1e:	4a0a      	ldr	r2, [pc, #40]	@ (800aa48 <vQueueAddToRegistry+0x50>)
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	00db      	lsls	r3, r3, #3
 800aa24:	4413      	add	r3, r2
 800aa26:	687a      	ldr	r2, [r7, #4]
 800aa28:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800aa2a:	e006      	b.n	800aa3a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	3301      	adds	r3, #1
 800aa30:	60fb      	str	r3, [r7, #12]
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	2b07      	cmp	r3, #7
 800aa36:	d9e7      	bls.n	800aa08 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800aa38:	bf00      	nop
 800aa3a:	bf00      	nop
 800aa3c:	3714      	adds	r7, #20
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa44:	4770      	bx	lr
 800aa46:	bf00      	nop
 800aa48:	24000cdc 	.word	0x24000cdc

0800aa4c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800aa4c:	b580      	push	{r7, lr}
 800aa4e:	b086      	sub	sp, #24
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	60f8      	str	r0, [r7, #12]
 800aa54:	60b9      	str	r1, [r7, #8]
 800aa56:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800aa5c:	f001 fab2 	bl	800bfc4 <vPortEnterCritical>
 800aa60:	697b      	ldr	r3, [r7, #20]
 800aa62:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800aa66:	b25b      	sxtb	r3, r3
 800aa68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa6c:	d103      	bne.n	800aa76 <vQueueWaitForMessageRestricted+0x2a>
 800aa6e:	697b      	ldr	r3, [r7, #20]
 800aa70:	2200      	movs	r2, #0
 800aa72:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aa76:	697b      	ldr	r3, [r7, #20]
 800aa78:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aa7c:	b25b      	sxtb	r3, r3
 800aa7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa82:	d103      	bne.n	800aa8c <vQueueWaitForMessageRestricted+0x40>
 800aa84:	697b      	ldr	r3, [r7, #20]
 800aa86:	2200      	movs	r2, #0
 800aa88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aa8c:	f001 fab4 	bl	800bff8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800aa90:	697b      	ldr	r3, [r7, #20]
 800aa92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d106      	bne.n	800aaa6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800aa98:	697b      	ldr	r3, [r7, #20]
 800aa9a:	3324      	adds	r3, #36	@ 0x24
 800aa9c:	687a      	ldr	r2, [r7, #4]
 800aa9e:	68b9      	ldr	r1, [r7, #8]
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	f000 fc93 	bl	800b3cc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800aaa6:	6978      	ldr	r0, [r7, #20]
 800aaa8:	f7ff ff18 	bl	800a8dc <prvUnlockQueue>
	}
 800aaac:	bf00      	nop
 800aaae:	3718      	adds	r7, #24
 800aab0:	46bd      	mov	sp, r7
 800aab2:	bd80      	pop	{r7, pc}

0800aab4 <xQueueCreateSet>:
/*-----------------------------------------------------------*/

#if( ( configUSE_QUEUE_SETS == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueSetHandle_t xQueueCreateSet( const UBaseType_t uxEventQueueLength )
	{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b084      	sub	sp, #16
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
	QueueSetHandle_t pxQueue;

		pxQueue = xQueueGenericCreate( uxEventQueueLength, ( UBaseType_t ) sizeof( Queue_t * ), queueQUEUE_TYPE_SET );
 800aabc:	2200      	movs	r2, #0
 800aabe:	2104      	movs	r1, #4
 800aac0:	6878      	ldr	r0, [r7, #4]
 800aac2:	f7ff fc4c 	bl	800a35e <xQueueGenericCreate>
 800aac6:	60f8      	str	r0, [r7, #12]

		return pxQueue;
 800aac8:	68fb      	ldr	r3, [r7, #12]
	}
 800aaca:	4618      	mov	r0, r3
 800aacc:	3710      	adds	r7, #16
 800aace:	46bd      	mov	sp, r7
 800aad0:	bd80      	pop	{r7, pc}

0800aad2 <xQueueAddToSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	BaseType_t xQueueAddToSet( QueueSetMemberHandle_t xQueueOrSemaphore, QueueSetHandle_t xQueueSet )
	{
 800aad2:	b580      	push	{r7, lr}
 800aad4:	b084      	sub	sp, #16
 800aad6:	af00      	add	r7, sp, #0
 800aad8:	6078      	str	r0, [r7, #4]
 800aada:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800aadc:	f001 fa72 	bl	800bfc4 <vPortEnterCritical>
		{
			if( ( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer != NULL )
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d002      	beq.n	800aaee <xQueueAddToSet+0x1c>
			{
				/* Cannot add a queue/semaphore to more than one queue set. */
				xReturn = pdFAIL;
 800aae8:	2300      	movs	r3, #0
 800aaea:	60fb      	str	r3, [r7, #12]
 800aaec:	e00b      	b.n	800ab06 <xQueueAddToSet+0x34>
			}
			else if( ( ( Queue_t * ) xQueueOrSemaphore )->uxMessagesWaiting != ( UBaseType_t ) 0 )
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d002      	beq.n	800aafc <xQueueAddToSet+0x2a>
			{
				/* Cannot add a queue/semaphore to a queue set if there are already
				items in the queue/semaphore. */
				xReturn = pdFAIL;
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	60fb      	str	r3, [r7, #12]
 800aafa:	e004      	b.n	800ab06 <xQueueAddToSet+0x34>
			}
			else
			{
				( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer = xQueueSet;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	683a      	ldr	r2, [r7, #0]
 800ab00:	649a      	str	r2, [r3, #72]	@ 0x48
				xReturn = pdPASS;
 800ab02:	2301      	movs	r3, #1
 800ab04:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 800ab06:	f001 fa77 	bl	800bff8 <vPortExitCritical>

		return xReturn;
 800ab0a:	68fb      	ldr	r3, [r7, #12]
	}
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	3710      	adds	r7, #16
 800ab10:	46bd      	mov	sp, r7
 800ab12:	bd80      	pop	{r7, pc}

0800ab14 <xQueueSelectFromSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	QueueSetMemberHandle_t xQueueSelectFromSet( QueueSetHandle_t xQueueSet, TickType_t const xTicksToWait )
	{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b084      	sub	sp, #16
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
 800ab1c:	6039      	str	r1, [r7, #0]
	QueueSetMemberHandle_t xReturn = NULL;
 800ab1e:	2300      	movs	r3, #0
 800ab20:	60fb      	str	r3, [r7, #12]

		( void ) xQueueReceive( ( QueueHandle_t ) xQueueSet, &xReturn, xTicksToWait ); /*lint !e961 Casting from one typedef to another is not redundant. */
 800ab22:	f107 030c 	add.w	r3, r7, #12
 800ab26:	683a      	ldr	r2, [r7, #0]
 800ab28:	4619      	mov	r1, r3
 800ab2a:	6878      	ldr	r0, [r7, #4]
 800ab2c:	f7ff fda4 	bl	800a678 <xQueueReceive>
		return xReturn;
 800ab30:	68fb      	ldr	r3, [r7, #12]
	}
 800ab32:	4618      	mov	r0, r3
 800ab34:	3710      	adds	r7, #16
 800ab36:	46bd      	mov	sp, r7
 800ab38:	bd80      	pop	{r7, pc}

0800ab3a <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue )
	{
 800ab3a:	b580      	push	{r7, lr}
 800ab3c:	b086      	sub	sp, #24
 800ab3e:	af00      	add	r7, sp, #0
 800ab40:	6078      	str	r0, [r7, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab46:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ab48:	2300      	movs	r3, #0
 800ab4a:	617b      	str	r3, [r7, #20]
		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 800ab4c:	693b      	ldr	r3, [r7, #16]
 800ab4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ab50:	693b      	ldr	r3, [r7, #16]
 800ab52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab54:	429a      	cmp	r2, r3
 800ab56:	d225      	bcs.n	800aba4 <prvNotifyQueueSetContainer+0x6a>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 800ab58:	693b      	ldr	r3, [r7, #16]
 800ab5a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ab5e:	73fb      	strb	r3, [r7, #15]

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, queueSEND_TO_BACK );
 800ab60:	1d3b      	adds	r3, r7, #4
 800ab62:	2200      	movs	r2, #0
 800ab64:	4619      	mov	r1, r3
 800ab66:	6938      	ldr	r0, [r7, #16]
 800ab68:	f7ff fe28 	bl	800a7bc <prvCopyDataToQueue>
 800ab6c:	6178      	str	r0, [r7, #20]

			if( cTxLock == queueUNLOCKED )
 800ab6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ab72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab76:	d10e      	bne.n	800ab96 <prvNotifyQueueSetContainer+0x5c>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 800ab78:	693b      	ldr	r3, [r7, #16]
 800ab7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d011      	beq.n	800aba4 <prvNotifyQueueSetContainer+0x6a>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 800ab80:	693b      	ldr	r3, [r7, #16]
 800ab82:	3324      	adds	r3, #36	@ 0x24
 800ab84:	4618      	mov	r0, r3
 800ab86:	f000 fc3f 	bl	800b408 <xTaskRemoveFromEventList>
 800ab8a:	4603      	mov	r3, r0
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d009      	beq.n	800aba4 <prvNotifyQueueSetContainer+0x6a>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 800ab90:	2301      	movs	r3, #1
 800ab92:	617b      	str	r3, [r7, #20]
 800ab94:	e006      	b.n	800aba4 <prvNotifyQueueSetContainer+0x6a>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ab96:	7bfb      	ldrb	r3, [r7, #15]
 800ab98:	3301      	adds	r3, #1
 800ab9a:	b2db      	uxtb	r3, r3
 800ab9c:	b25a      	sxtb	r2, r3
 800ab9e:	693b      	ldr	r3, [r7, #16]
 800aba0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800aba4:	697b      	ldr	r3, [r7, #20]
	}
 800aba6:	4618      	mov	r0, r3
 800aba8:	3718      	adds	r7, #24
 800abaa:	46bd      	mov	sp, r7
 800abac:	bd80      	pop	{r7, pc}

0800abae <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800abae:	b580      	push	{r7, lr}
 800abb0:	b08a      	sub	sp, #40	@ 0x28
 800abb2:	af04      	add	r7, sp, #16
 800abb4:	60f8      	str	r0, [r7, #12]
 800abb6:	60b9      	str	r1, [r7, #8]
 800abb8:	607a      	str	r2, [r7, #4]
 800abba:	603b      	str	r3, [r7, #0]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800abbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d01e      	beq.n	800ac00 <xTaskCreateStatic+0x52>
 800abc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d01b      	beq.n	800ac00 <xTaskCreateStatic+0x52>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800abc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abca:	617b      	str	r3, [r7, #20]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800abcc:	697b      	ldr	r3, [r7, #20]
 800abce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800abd0:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800abd2:	697b      	ldr	r3, [r7, #20]
 800abd4:	2202      	movs	r2, #2
 800abd6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800abda:	2300      	movs	r3, #0
 800abdc:	9303      	str	r3, [sp, #12]
 800abde:	697b      	ldr	r3, [r7, #20]
 800abe0:	9302      	str	r3, [sp, #8]
 800abe2:	f107 0310 	add.w	r3, r7, #16
 800abe6:	9301      	str	r3, [sp, #4]
 800abe8:	6a3b      	ldr	r3, [r7, #32]
 800abea:	9300      	str	r3, [sp, #0]
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	687a      	ldr	r2, [r7, #4]
 800abf0:	68b9      	ldr	r1, [r7, #8]
 800abf2:	68f8      	ldr	r0, [r7, #12]
 800abf4:	f000 f850 	bl	800ac98 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800abf8:	6978      	ldr	r0, [r7, #20]
 800abfa:	f000 f8e3 	bl	800adc4 <prvAddNewTaskToReadyList>
 800abfe:	e001      	b.n	800ac04 <xTaskCreateStatic+0x56>
		}
		else
		{
			xReturn = NULL;
 800ac00:	2300      	movs	r3, #0
 800ac02:	613b      	str	r3, [r7, #16]
		}

		return xReturn;
 800ac04:	693b      	ldr	r3, [r7, #16]
	}
 800ac06:	4618      	mov	r0, r3
 800ac08:	3718      	adds	r7, #24
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	bd80      	pop	{r7, pc}

0800ac0e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ac0e:	b580      	push	{r7, lr}
 800ac10:	b08c      	sub	sp, #48	@ 0x30
 800ac12:	af04      	add	r7, sp, #16
 800ac14:	60f8      	str	r0, [r7, #12]
 800ac16:	60b9      	str	r1, [r7, #8]
 800ac18:	603b      	str	r3, [r7, #0]
 800ac1a:	4613      	mov	r3, r2
 800ac1c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ac1e:	88fb      	ldrh	r3, [r7, #6]
 800ac20:	009b      	lsls	r3, r3, #2
 800ac22:	4618      	mov	r0, r3
 800ac24:	f001 fa88 	bl	800c138 <pvPortMalloc>
 800ac28:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ac2a:	697b      	ldr	r3, [r7, #20]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d00e      	beq.n	800ac4e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ac30:	20a8      	movs	r0, #168	@ 0xa8
 800ac32:	f001 fa81 	bl	800c138 <pvPortMalloc>
 800ac36:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ac38:	69fb      	ldr	r3, [r7, #28]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d003      	beq.n	800ac46 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ac3e:	69fb      	ldr	r3, [r7, #28]
 800ac40:	697a      	ldr	r2, [r7, #20]
 800ac42:	631a      	str	r2, [r3, #48]	@ 0x30
 800ac44:	e005      	b.n	800ac52 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ac46:	6978      	ldr	r0, [r7, #20]
 800ac48:	f001 fb10 	bl	800c26c <vPortFree>
 800ac4c:	e001      	b.n	800ac52 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ac4e:	2300      	movs	r3, #0
 800ac50:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ac52:	69fb      	ldr	r3, [r7, #28]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d017      	beq.n	800ac88 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ac58:	69fb      	ldr	r3, [r7, #28]
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ac60:	88fa      	ldrh	r2, [r7, #6]
 800ac62:	2300      	movs	r3, #0
 800ac64:	9303      	str	r3, [sp, #12]
 800ac66:	69fb      	ldr	r3, [r7, #28]
 800ac68:	9302      	str	r3, [sp, #8]
 800ac6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac6c:	9301      	str	r3, [sp, #4]
 800ac6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac70:	9300      	str	r3, [sp, #0]
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	68b9      	ldr	r1, [r7, #8]
 800ac76:	68f8      	ldr	r0, [r7, #12]
 800ac78:	f000 f80e 	bl	800ac98 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ac7c:	69f8      	ldr	r0, [r7, #28]
 800ac7e:	f000 f8a1 	bl	800adc4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ac82:	2301      	movs	r3, #1
 800ac84:	61bb      	str	r3, [r7, #24]
 800ac86:	e002      	b.n	800ac8e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ac88:	f04f 33ff 	mov.w	r3, #4294967295
 800ac8c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ac8e:	69bb      	ldr	r3, [r7, #24]
	}
 800ac90:	4618      	mov	r0, r3
 800ac92:	3720      	adds	r7, #32
 800ac94:	46bd      	mov	sp, r7
 800ac96:	bd80      	pop	{r7, pc}

0800ac98 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ac98:	b580      	push	{r7, lr}
 800ac9a:	b086      	sub	sp, #24
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	60f8      	str	r0, [r7, #12]
 800aca0:	60b9      	str	r1, [r7, #8]
 800aca2:	607a      	str	r2, [r7, #4]
 800aca4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800aca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aca8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	009b      	lsls	r3, r3, #2
 800acae:	461a      	mov	r2, r3
 800acb0:	21a5      	movs	r1, #165	@ 0xa5
 800acb2:	f002 fb6e 	bl	800d392 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800acb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acb8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800acba:	6879      	ldr	r1, [r7, #4]
 800acbc:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800acc0:	440b      	add	r3, r1
 800acc2:	009b      	lsls	r3, r3, #2
 800acc4:	4413      	add	r3, r2
 800acc6:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800acc8:	693b      	ldr	r3, [r7, #16]
 800acca:	f023 0307 	bic.w	r3, r3, #7
 800acce:	613b      	str	r3, [r7, #16]
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800acd0:	68bb      	ldr	r3, [r7, #8]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d01f      	beq.n	800ad16 <prvInitialiseNewTask+0x7e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800acd6:	2300      	movs	r3, #0
 800acd8:	617b      	str	r3, [r7, #20]
 800acda:	e012      	b.n	800ad02 <prvInitialiseNewTask+0x6a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800acdc:	68ba      	ldr	r2, [r7, #8]
 800acde:	697b      	ldr	r3, [r7, #20]
 800ace0:	4413      	add	r3, r2
 800ace2:	7819      	ldrb	r1, [r3, #0]
 800ace4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ace6:	697b      	ldr	r3, [r7, #20]
 800ace8:	4413      	add	r3, r2
 800acea:	3334      	adds	r3, #52	@ 0x34
 800acec:	460a      	mov	r2, r1
 800acee:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800acf0:	68ba      	ldr	r2, [r7, #8]
 800acf2:	697b      	ldr	r3, [r7, #20]
 800acf4:	4413      	add	r3, r2
 800acf6:	781b      	ldrb	r3, [r3, #0]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d006      	beq.n	800ad0a <prvInitialiseNewTask+0x72>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800acfc:	697b      	ldr	r3, [r7, #20]
 800acfe:	3301      	adds	r3, #1
 800ad00:	617b      	str	r3, [r7, #20]
 800ad02:	697b      	ldr	r3, [r7, #20]
 800ad04:	2b0f      	cmp	r3, #15
 800ad06:	d9e9      	bls.n	800acdc <prvInitialiseNewTask+0x44>
 800ad08:	e000      	b.n	800ad0c <prvInitialiseNewTask+0x74>
			{
				break;
 800ad0a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ad0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad0e:	2200      	movs	r2, #0
 800ad10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ad14:	e003      	b.n	800ad1e <prvInitialiseNewTask+0x86>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ad16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad18:	2200      	movs	r2, #0
 800ad1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ad1e:	6a3b      	ldr	r3, [r7, #32]
 800ad20:	2b37      	cmp	r3, #55	@ 0x37
 800ad22:	d901      	bls.n	800ad28 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ad24:	2337      	movs	r3, #55	@ 0x37
 800ad26:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ad28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad2a:	6a3a      	ldr	r2, [r7, #32]
 800ad2c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ad2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad30:	6a3a      	ldr	r2, [r7, #32]
 800ad32:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ad34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad36:	2200      	movs	r2, #0
 800ad38:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ad3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad3c:	3304      	adds	r3, #4
 800ad3e:	4618      	mov	r0, r3
 800ad40:	f7ff fa00 	bl	800a144 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ad44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad46:	3318      	adds	r3, #24
 800ad48:	4618      	mov	r0, r3
 800ad4a:	f7ff f9fb 	bl	800a144 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ad4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ad52:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad54:	6a3b      	ldr	r3, [r7, #32]
 800ad56:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ad5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad5c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ad5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ad62:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ad64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad66:	2200      	movs	r2, #0
 800ad68:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ad6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad6e:	2200      	movs	r2, #0
 800ad70:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ad74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad76:	3354      	adds	r3, #84	@ 0x54
 800ad78:	224c      	movs	r2, #76	@ 0x4c
 800ad7a:	2100      	movs	r1, #0
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	f002 fb08 	bl	800d392 <memset>
 800ad82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad84:	4a0c      	ldr	r2, [pc, #48]	@ (800adb8 <prvInitialiseNewTask+0x120>)
 800ad86:	659a      	str	r2, [r3, #88]	@ 0x58
 800ad88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad8a:	4a0c      	ldr	r2, [pc, #48]	@ (800adbc <prvInitialiseNewTask+0x124>)
 800ad8c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ad8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad90:	4a0b      	ldr	r2, [pc, #44]	@ (800adc0 <prvInitialiseNewTask+0x128>)
 800ad92:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ad94:	683a      	ldr	r2, [r7, #0]
 800ad96:	68f9      	ldr	r1, [r7, #12]
 800ad98:	6938      	ldr	r0, [r7, #16]
 800ad9a:	f001 f86d 	bl	800be78 <pxPortInitialiseStack>
 800ad9e:	4602      	mov	r2, r0
 800ada0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ada2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ada4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d002      	beq.n	800adb0 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800adaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800adae:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800adb0:	bf00      	nop
 800adb2:	3718      	adds	r7, #24
 800adb4:	46bd      	mov	sp, r7
 800adb6:	bd80      	pop	{r7, pc}
 800adb8:	24004f6c 	.word	0x24004f6c
 800adbc:	24004fd4 	.word	0x24004fd4
 800adc0:	2400503c 	.word	0x2400503c

0800adc4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800adc4:	b580      	push	{r7, lr}
 800adc6:	b082      	sub	sp, #8
 800adc8:	af00      	add	r7, sp, #0
 800adca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800adcc:	f001 f8fa 	bl	800bfc4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800add0:	4b2d      	ldr	r3, [pc, #180]	@ (800ae88 <prvAddNewTaskToReadyList+0xc4>)
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	3301      	adds	r3, #1
 800add6:	4a2c      	ldr	r2, [pc, #176]	@ (800ae88 <prvAddNewTaskToReadyList+0xc4>)
 800add8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800adda:	4b2c      	ldr	r3, [pc, #176]	@ (800ae8c <prvAddNewTaskToReadyList+0xc8>)
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d109      	bne.n	800adf6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ade2:	4a2a      	ldr	r2, [pc, #168]	@ (800ae8c <prvAddNewTaskToReadyList+0xc8>)
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ade8:	4b27      	ldr	r3, [pc, #156]	@ (800ae88 <prvAddNewTaskToReadyList+0xc4>)
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	2b01      	cmp	r3, #1
 800adee:	d110      	bne.n	800ae12 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800adf0:	f000 fbe0 	bl	800b5b4 <prvInitialiseTaskLists>
 800adf4:	e00d      	b.n	800ae12 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800adf6:	4b26      	ldr	r3, [pc, #152]	@ (800ae90 <prvAddNewTaskToReadyList+0xcc>)
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d109      	bne.n	800ae12 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800adfe:	4b23      	ldr	r3, [pc, #140]	@ (800ae8c <prvAddNewTaskToReadyList+0xc8>)
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae08:	429a      	cmp	r2, r3
 800ae0a:	d802      	bhi.n	800ae12 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ae0c:	4a1f      	ldr	r2, [pc, #124]	@ (800ae8c <prvAddNewTaskToReadyList+0xc8>)
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ae12:	4b20      	ldr	r3, [pc, #128]	@ (800ae94 <prvAddNewTaskToReadyList+0xd0>)
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	3301      	adds	r3, #1
 800ae18:	4a1e      	ldr	r2, [pc, #120]	@ (800ae94 <prvAddNewTaskToReadyList+0xd0>)
 800ae1a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ae1c:	4b1d      	ldr	r3, [pc, #116]	@ (800ae94 <prvAddNewTaskToReadyList+0xd0>)
 800ae1e:	681a      	ldr	r2, [r3, #0]
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae28:	4b1b      	ldr	r3, [pc, #108]	@ (800ae98 <prvAddNewTaskToReadyList+0xd4>)
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	429a      	cmp	r2, r3
 800ae2e:	d903      	bls.n	800ae38 <prvAddNewTaskToReadyList+0x74>
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae34:	4a18      	ldr	r2, [pc, #96]	@ (800ae98 <prvAddNewTaskToReadyList+0xd4>)
 800ae36:	6013      	str	r3, [r2, #0]
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae3c:	4613      	mov	r3, r2
 800ae3e:	009b      	lsls	r3, r3, #2
 800ae40:	4413      	add	r3, r2
 800ae42:	009b      	lsls	r3, r3, #2
 800ae44:	4a15      	ldr	r2, [pc, #84]	@ (800ae9c <prvAddNewTaskToReadyList+0xd8>)
 800ae46:	441a      	add	r2, r3
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	3304      	adds	r3, #4
 800ae4c:	4619      	mov	r1, r3
 800ae4e:	4610      	mov	r0, r2
 800ae50:	f7ff f985 	bl	800a15e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ae54:	f001 f8d0 	bl	800bff8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ae58:	4b0d      	ldr	r3, [pc, #52]	@ (800ae90 <prvAddNewTaskToReadyList+0xcc>)
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d00e      	beq.n	800ae7e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ae60:	4b0a      	ldr	r3, [pc, #40]	@ (800ae8c <prvAddNewTaskToReadyList+0xc8>)
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae6a:	429a      	cmp	r2, r3
 800ae6c:	d207      	bcs.n	800ae7e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ae6e:	4b0c      	ldr	r3, [pc, #48]	@ (800aea0 <prvAddNewTaskToReadyList+0xdc>)
 800ae70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae74:	601a      	str	r2, [r3, #0]
 800ae76:	f3bf 8f4f 	dsb	sy
 800ae7a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ae7e:	bf00      	nop
 800ae80:	3708      	adds	r7, #8
 800ae82:	46bd      	mov	sp, r7
 800ae84:	bd80      	pop	{r7, pc}
 800ae86:	bf00      	nop
 800ae88:	240011f0 	.word	0x240011f0
 800ae8c:	24000d1c 	.word	0x24000d1c
 800ae90:	240011fc 	.word	0x240011fc
 800ae94:	2400120c 	.word	0x2400120c
 800ae98:	240011f8 	.word	0x240011f8
 800ae9c:	24000d20 	.word	0x24000d20
 800aea0:	e000ed04 	.word	0xe000ed04

0800aea4 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800aea4:	b580      	push	{r7, lr}
 800aea6:	b086      	sub	sp, #24
 800aea8:	af00      	add	r7, sp, #0
 800aeaa:	6078      	str	r0, [r7, #4]
 800aeac:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800aeae:	2300      	movs	r3, #0
 800aeb0:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
		configASSERT( ( xTimeIncrement > 0U ) );
		configASSERT( uxSchedulerSuspended == 0 );

		vTaskSuspendAll();
 800aeb2:	f000 f8cb 	bl	800b04c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800aeb6:	4b21      	ldr	r3, [pc, #132]	@ (800af3c <vTaskDelayUntil+0x98>)
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	683a      	ldr	r2, [r7, #0]
 800aec2:	4413      	add	r3, r2
 800aec4:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	693a      	ldr	r2, [r7, #16]
 800aecc:	429a      	cmp	r2, r3
 800aece:	d20b      	bcs.n	800aee8 <vTaskDelayUntil+0x44>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	68fa      	ldr	r2, [r7, #12]
 800aed6:	429a      	cmp	r2, r3
 800aed8:	d211      	bcs.n	800aefe <vTaskDelayUntil+0x5a>
 800aeda:	68fa      	ldr	r2, [r7, #12]
 800aedc:	693b      	ldr	r3, [r7, #16]
 800aede:	429a      	cmp	r2, r3
 800aee0:	d90d      	bls.n	800aefe <vTaskDelayUntil+0x5a>
				{
					xShouldDelay = pdTRUE;
 800aee2:	2301      	movs	r3, #1
 800aee4:	617b      	str	r3, [r7, #20]
 800aee6:	e00a      	b.n	800aefe <vTaskDelayUntil+0x5a>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	68fa      	ldr	r2, [r7, #12]
 800aeee:	429a      	cmp	r2, r3
 800aef0:	d303      	bcc.n	800aefa <vTaskDelayUntil+0x56>
 800aef2:	68fa      	ldr	r2, [r7, #12]
 800aef4:	693b      	ldr	r3, [r7, #16]
 800aef6:	429a      	cmp	r2, r3
 800aef8:	d901      	bls.n	800aefe <vTaskDelayUntil+0x5a>
				{
					xShouldDelay = pdTRUE;
 800aefa:	2301      	movs	r3, #1
 800aefc:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	68fa      	ldr	r2, [r7, #12]
 800af02:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800af04:	697b      	ldr	r3, [r7, #20]
 800af06:	2b00      	cmp	r3, #0
 800af08:	d006      	beq.n	800af18 <vTaskDelayUntil+0x74>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800af0a:	68fa      	ldr	r2, [r7, #12]
 800af0c:	693b      	ldr	r3, [r7, #16]
 800af0e:	1ad3      	subs	r3, r2, r3
 800af10:	2100      	movs	r1, #0
 800af12:	4618      	mov	r0, r3
 800af14:	f000 fc6a 	bl	800b7ec <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800af18:	f000 f8a6 	bl	800b068 <xTaskResumeAll>
 800af1c:	60b8      	str	r0, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800af1e:	68bb      	ldr	r3, [r7, #8]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d107      	bne.n	800af34 <vTaskDelayUntil+0x90>
		{
			portYIELD_WITHIN_API();
 800af24:	4b06      	ldr	r3, [pc, #24]	@ (800af40 <vTaskDelayUntil+0x9c>)
 800af26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af2a:	601a      	str	r2, [r3, #0]
 800af2c:	f3bf 8f4f 	dsb	sy
 800af30:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800af34:	bf00      	nop
 800af36:	3718      	adds	r7, #24
 800af38:	46bd      	mov	sp, r7
 800af3a:	bd80      	pop	{r7, pc}
 800af3c:	240011f4 	.word	0x240011f4
 800af40:	e000ed04 	.word	0xe000ed04

0800af44 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800af44:	b580      	push	{r7, lr}
 800af46:	b084      	sub	sp, #16
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800af4c:	2300      	movs	r3, #0
 800af4e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d008      	beq.n	800af68 <vTaskDelay+0x24>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
 800af56:	f000 f879 	bl	800b04c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800af5a:	2100      	movs	r1, #0
 800af5c:	6878      	ldr	r0, [r7, #4]
 800af5e:	f000 fc45 	bl	800b7ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800af62:	f000 f881 	bl	800b068 <xTaskResumeAll>
 800af66:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d107      	bne.n	800af7e <vTaskDelay+0x3a>
		{
			portYIELD_WITHIN_API();
 800af6e:	4b06      	ldr	r3, [pc, #24]	@ (800af88 <vTaskDelay+0x44>)
 800af70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af74:	601a      	str	r2, [r3, #0]
 800af76:	f3bf 8f4f 	dsb	sy
 800af7a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800af7e:	bf00      	nop
 800af80:	3710      	adds	r7, #16
 800af82:	46bd      	mov	sp, r7
 800af84:	bd80      	pop	{r7, pc}
 800af86:	bf00      	nop
 800af88:	e000ed04 	.word	0xe000ed04

0800af8c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b08a      	sub	sp, #40	@ 0x28
 800af90:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800af92:	2300      	movs	r3, #0
 800af94:	60fb      	str	r3, [r7, #12]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800af96:	2300      	movs	r3, #0
 800af98:	60bb      	str	r3, [r7, #8]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800af9a:	1d3a      	adds	r2, r7, #4
 800af9c:	f107 0108 	add.w	r1, r7, #8
 800afa0:	f107 030c 	add.w	r3, r7, #12
 800afa4:	4618      	mov	r0, r3
 800afa6:	f7ff f879 	bl	800a09c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800afaa:	6879      	ldr	r1, [r7, #4]
 800afac:	68bb      	ldr	r3, [r7, #8]
 800afae:	68fa      	ldr	r2, [r7, #12]
 800afb0:	9202      	str	r2, [sp, #8]
 800afb2:	9301      	str	r3, [sp, #4]
 800afb4:	2300      	movs	r3, #0
 800afb6:	9300      	str	r3, [sp, #0]
 800afb8:	2300      	movs	r3, #0
 800afba:	460a      	mov	r2, r1
 800afbc:	491b      	ldr	r1, [pc, #108]	@ (800b02c <vTaskStartScheduler+0xa0>)
 800afbe:	481c      	ldr	r0, [pc, #112]	@ (800b030 <vTaskStartScheduler+0xa4>)
 800afc0:	f7ff fdf5 	bl	800abae <xTaskCreateStatic>
 800afc4:	4603      	mov	r3, r0
 800afc6:	4a1b      	ldr	r2, [pc, #108]	@ (800b034 <vTaskStartScheduler+0xa8>)
 800afc8:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800afca:	4b1a      	ldr	r3, [pc, #104]	@ (800b034 <vTaskStartScheduler+0xa8>)
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d002      	beq.n	800afd8 <vTaskStartScheduler+0x4c>
		{
			xReturn = pdPASS;
 800afd2:	2301      	movs	r3, #1
 800afd4:	617b      	str	r3, [r7, #20]
 800afd6:	e001      	b.n	800afdc <vTaskStartScheduler+0x50>
		}
		else
		{
			xReturn = pdFAIL;
 800afd8:	2300      	movs	r3, #0
 800afda:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800afdc:	697b      	ldr	r3, [r7, #20]
 800afde:	2b01      	cmp	r3, #1
 800afe0:	d102      	bne.n	800afe8 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 800afe2:	f000 fc57 	bl	800b894 <xTimerCreateTimerTask>
 800afe6:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800afe8:	697b      	ldr	r3, [r7, #20]
 800afea:	2b01      	cmp	r3, #1
 800afec:	d11a      	bne.n	800b024 <vTaskStartScheduler+0x98>
	__asm volatile
 800afee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aff2:	f383 8811 	msr	BASEPRI, r3
 800aff6:	f3bf 8f6f 	isb	sy
 800affa:	f3bf 8f4f 	dsb	sy
 800affe:	613b      	str	r3, [r7, #16]
}
 800b000:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b002:	4b0d      	ldr	r3, [pc, #52]	@ (800b038 <vTaskStartScheduler+0xac>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	3354      	adds	r3, #84	@ 0x54
 800b008:	4a0c      	ldr	r2, [pc, #48]	@ (800b03c <vTaskStartScheduler+0xb0>)
 800b00a:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b00c:	4b0c      	ldr	r3, [pc, #48]	@ (800b040 <vTaskStartScheduler+0xb4>)
 800b00e:	f04f 32ff 	mov.w	r2, #4294967295
 800b012:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b014:	4b0b      	ldr	r3, [pc, #44]	@ (800b044 <vTaskStartScheduler+0xb8>)
 800b016:	2201      	movs	r2, #1
 800b018:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b01a:	4b0b      	ldr	r3, [pc, #44]	@ (800b048 <vTaskStartScheduler+0xbc>)
 800b01c:	2200      	movs	r2, #0
 800b01e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b020:	f000 ffa6 	bl	800bf70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b024:	bf00      	nop
 800b026:	3718      	adds	r7, #24
 800b028:	46bd      	mov	sp, r7
 800b02a:	bd80      	pop	{r7, pc}
 800b02c:	08010cdc 	.word	0x08010cdc
 800b030:	0800b585 	.word	0x0800b585
 800b034:	24001214 	.word	0x24001214
 800b038:	24000d1c 	.word	0x24000d1c
 800b03c:	24000020 	.word	0x24000020
 800b040:	24001210 	.word	0x24001210
 800b044:	240011fc 	.word	0x240011fc
 800b048:	240011f4 	.word	0x240011f4

0800b04c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b04c:	b480      	push	{r7}
 800b04e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b050:	4b04      	ldr	r3, [pc, #16]	@ (800b064 <vTaskSuspendAll+0x18>)
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	3301      	adds	r3, #1
 800b056:	4a03      	ldr	r2, [pc, #12]	@ (800b064 <vTaskSuspendAll+0x18>)
 800b058:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b05a:	bf00      	nop
 800b05c:	46bd      	mov	sp, r7
 800b05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b062:	4770      	bx	lr
 800b064:	24001218 	.word	0x24001218

0800b068 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b068:	b580      	push	{r7, lr}
 800b06a:	b084      	sub	sp, #16
 800b06c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b06e:	2300      	movs	r3, #0
 800b070:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b072:	2300      	movs	r3, #0
 800b074:	60bb      	str	r3, [r7, #8]
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b076:	f000 ffa5 	bl	800bfc4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b07a:	4b39      	ldr	r3, [pc, #228]	@ (800b160 <xTaskResumeAll+0xf8>)
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	3b01      	subs	r3, #1
 800b080:	4a37      	ldr	r2, [pc, #220]	@ (800b160 <xTaskResumeAll+0xf8>)
 800b082:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b084:	4b36      	ldr	r3, [pc, #216]	@ (800b160 <xTaskResumeAll+0xf8>)
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d162      	bne.n	800b152 <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b08c:	4b35      	ldr	r3, [pc, #212]	@ (800b164 <xTaskResumeAll+0xfc>)
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d05e      	beq.n	800b152 <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b094:	e02f      	b.n	800b0f6 <xTaskResumeAll+0x8e>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b096:	4b34      	ldr	r3, [pc, #208]	@ (800b168 <xTaskResumeAll+0x100>)
 800b098:	68db      	ldr	r3, [r3, #12]
 800b09a:	68db      	ldr	r3, [r3, #12]
 800b09c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	3318      	adds	r3, #24
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	f7ff f8b8 	bl	800a218 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	3304      	adds	r3, #4
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	f7ff f8b3 	bl	800a218 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0b6:	4b2d      	ldr	r3, [pc, #180]	@ (800b16c <xTaskResumeAll+0x104>)
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	429a      	cmp	r2, r3
 800b0bc:	d903      	bls.n	800b0c6 <xTaskResumeAll+0x5e>
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0c2:	4a2a      	ldr	r2, [pc, #168]	@ (800b16c <xTaskResumeAll+0x104>)
 800b0c4:	6013      	str	r3, [r2, #0]
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0ca:	4613      	mov	r3, r2
 800b0cc:	009b      	lsls	r3, r3, #2
 800b0ce:	4413      	add	r3, r2
 800b0d0:	009b      	lsls	r3, r3, #2
 800b0d2:	4a27      	ldr	r2, [pc, #156]	@ (800b170 <xTaskResumeAll+0x108>)
 800b0d4:	441a      	add	r2, r3
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	3304      	adds	r3, #4
 800b0da:	4619      	mov	r1, r3
 800b0dc:	4610      	mov	r0, r2
 800b0de:	f7ff f83e 	bl	800a15e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0e6:	4b23      	ldr	r3, [pc, #140]	@ (800b174 <xTaskResumeAll+0x10c>)
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0ec:	429a      	cmp	r2, r3
 800b0ee:	d302      	bcc.n	800b0f6 <xTaskResumeAll+0x8e>
					{
						xYieldPending = pdTRUE;
 800b0f0:	4b21      	ldr	r3, [pc, #132]	@ (800b178 <xTaskResumeAll+0x110>)
 800b0f2:	2201      	movs	r2, #1
 800b0f4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b0f6:	4b1c      	ldr	r3, [pc, #112]	@ (800b168 <xTaskResumeAll+0x100>)
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d1cb      	bne.n	800b096 <xTaskResumeAll+0x2e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	2b00      	cmp	r3, #0
 800b102:	d001      	beq.n	800b108 <xTaskResumeAll+0xa0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b104:	f000 fae8 	bl	800b6d8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b108:	4b1c      	ldr	r3, [pc, #112]	@ (800b17c <xTaskResumeAll+0x114>)
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d010      	beq.n	800b136 <xTaskResumeAll+0xce>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b114:	f000 f846 	bl	800b1a4 <xTaskIncrementTick>
 800b118:	4603      	mov	r3, r0
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d002      	beq.n	800b124 <xTaskResumeAll+0xbc>
							{
								xYieldPending = pdTRUE;
 800b11e:	4b16      	ldr	r3, [pc, #88]	@ (800b178 <xTaskResumeAll+0x110>)
 800b120:	2201      	movs	r2, #1
 800b122:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	3b01      	subs	r3, #1
 800b128:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d1f1      	bne.n	800b114 <xTaskResumeAll+0xac>

						xPendedTicks = 0;
 800b130:	4b12      	ldr	r3, [pc, #72]	@ (800b17c <xTaskResumeAll+0x114>)
 800b132:	2200      	movs	r2, #0
 800b134:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b136:	4b10      	ldr	r3, [pc, #64]	@ (800b178 <xTaskResumeAll+0x110>)
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d009      	beq.n	800b152 <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b13e:	2301      	movs	r3, #1
 800b140:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b142:	4b0f      	ldr	r3, [pc, #60]	@ (800b180 <xTaskResumeAll+0x118>)
 800b144:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b148:	601a      	str	r2, [r3, #0]
 800b14a:	f3bf 8f4f 	dsb	sy
 800b14e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b152:	f000 ff51 	bl	800bff8 <vPortExitCritical>

	return xAlreadyYielded;
 800b156:	68bb      	ldr	r3, [r7, #8]
}
 800b158:	4618      	mov	r0, r3
 800b15a:	3710      	adds	r7, #16
 800b15c:	46bd      	mov	sp, r7
 800b15e:	bd80      	pop	{r7, pc}
 800b160:	24001218 	.word	0x24001218
 800b164:	240011f0 	.word	0x240011f0
 800b168:	240011b0 	.word	0x240011b0
 800b16c:	240011f8 	.word	0x240011f8
 800b170:	24000d20 	.word	0x24000d20
 800b174:	24000d1c 	.word	0x24000d1c
 800b178:	24001204 	.word	0x24001204
 800b17c:	24001200 	.word	0x24001200
 800b180:	e000ed04 	.word	0xe000ed04

0800b184 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b184:	b480      	push	{r7}
 800b186:	b083      	sub	sp, #12
 800b188:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b18a:	4b05      	ldr	r3, [pc, #20]	@ (800b1a0 <xTaskGetTickCount+0x1c>)
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b190:	687b      	ldr	r3, [r7, #4]
}
 800b192:	4618      	mov	r0, r3
 800b194:	370c      	adds	r7, #12
 800b196:	46bd      	mov	sp, r7
 800b198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19c:	4770      	bx	lr
 800b19e:	bf00      	nop
 800b1a0:	240011f4 	.word	0x240011f4

0800b1a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b1a4:	b580      	push	{r7, lr}
 800b1a6:	b086      	sub	sp, #24
 800b1a8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b1ae:	4b46      	ldr	r3, [pc, #280]	@ (800b2c8 <xTaskIncrementTick+0x124>)
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d17e      	bne.n	800b2b4 <xTaskIncrementTick+0x110>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b1b6:	4b45      	ldr	r3, [pc, #276]	@ (800b2cc <xTaskIncrementTick+0x128>)
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	3301      	adds	r3, #1
 800b1bc:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b1be:	4a43      	ldr	r2, [pc, #268]	@ (800b2cc <xTaskIncrementTick+0x128>)
 800b1c0:	693b      	ldr	r3, [r7, #16]
 800b1c2:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b1c4:	693b      	ldr	r3, [r7, #16]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d110      	bne.n	800b1ec <xTaskIncrementTick+0x48>
		{
			taskSWITCH_DELAYED_LISTS();
 800b1ca:	4b41      	ldr	r3, [pc, #260]	@ (800b2d0 <xTaskIncrementTick+0x12c>)
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	60fb      	str	r3, [r7, #12]
 800b1d0:	4b40      	ldr	r3, [pc, #256]	@ (800b2d4 <xTaskIncrementTick+0x130>)
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	4a3e      	ldr	r2, [pc, #248]	@ (800b2d0 <xTaskIncrementTick+0x12c>)
 800b1d6:	6013      	str	r3, [r2, #0]
 800b1d8:	4a3e      	ldr	r2, [pc, #248]	@ (800b2d4 <xTaskIncrementTick+0x130>)
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	6013      	str	r3, [r2, #0]
 800b1de:	4b3e      	ldr	r3, [pc, #248]	@ (800b2d8 <xTaskIncrementTick+0x134>)
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	3301      	adds	r3, #1
 800b1e4:	4a3c      	ldr	r2, [pc, #240]	@ (800b2d8 <xTaskIncrementTick+0x134>)
 800b1e6:	6013      	str	r3, [r2, #0]
 800b1e8:	f000 fa76 	bl	800b6d8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b1ec:	4b3b      	ldr	r3, [pc, #236]	@ (800b2dc <xTaskIncrementTick+0x138>)
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	693a      	ldr	r2, [r7, #16]
 800b1f2:	429a      	cmp	r2, r3
 800b1f4:	d349      	bcc.n	800b28a <xTaskIncrementTick+0xe6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b1f6:	4b36      	ldr	r3, [pc, #216]	@ (800b2d0 <xTaskIncrementTick+0x12c>)
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d104      	bne.n	800b20a <xTaskIncrementTick+0x66>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b200:	4b36      	ldr	r3, [pc, #216]	@ (800b2dc <xTaskIncrementTick+0x138>)
 800b202:	f04f 32ff 	mov.w	r2, #4294967295
 800b206:	601a      	str	r2, [r3, #0]
					break;
 800b208:	e03f      	b.n	800b28a <xTaskIncrementTick+0xe6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b20a:	4b31      	ldr	r3, [pc, #196]	@ (800b2d0 <xTaskIncrementTick+0x12c>)
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	68db      	ldr	r3, [r3, #12]
 800b210:	68db      	ldr	r3, [r3, #12]
 800b212:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b214:	68bb      	ldr	r3, [r7, #8]
 800b216:	685b      	ldr	r3, [r3, #4]
 800b218:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b21a:	693a      	ldr	r2, [r7, #16]
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	429a      	cmp	r2, r3
 800b220:	d203      	bcs.n	800b22a <xTaskIncrementTick+0x86>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b222:	4a2e      	ldr	r2, [pc, #184]	@ (800b2dc <xTaskIncrementTick+0x138>)
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b228:	e02f      	b.n	800b28a <xTaskIncrementTick+0xe6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b22a:	68bb      	ldr	r3, [r7, #8]
 800b22c:	3304      	adds	r3, #4
 800b22e:	4618      	mov	r0, r3
 800b230:	f7fe fff2 	bl	800a218 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b234:	68bb      	ldr	r3, [r7, #8]
 800b236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d004      	beq.n	800b246 <xTaskIncrementTick+0xa2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b23c:	68bb      	ldr	r3, [r7, #8]
 800b23e:	3318      	adds	r3, #24
 800b240:	4618      	mov	r0, r3
 800b242:	f7fe ffe9 	bl	800a218 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b246:	68bb      	ldr	r3, [r7, #8]
 800b248:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b24a:	4b25      	ldr	r3, [pc, #148]	@ (800b2e0 <xTaskIncrementTick+0x13c>)
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	429a      	cmp	r2, r3
 800b250:	d903      	bls.n	800b25a <xTaskIncrementTick+0xb6>
 800b252:	68bb      	ldr	r3, [r7, #8]
 800b254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b256:	4a22      	ldr	r2, [pc, #136]	@ (800b2e0 <xTaskIncrementTick+0x13c>)
 800b258:	6013      	str	r3, [r2, #0]
 800b25a:	68bb      	ldr	r3, [r7, #8]
 800b25c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b25e:	4613      	mov	r3, r2
 800b260:	009b      	lsls	r3, r3, #2
 800b262:	4413      	add	r3, r2
 800b264:	009b      	lsls	r3, r3, #2
 800b266:	4a1f      	ldr	r2, [pc, #124]	@ (800b2e4 <xTaskIncrementTick+0x140>)
 800b268:	441a      	add	r2, r3
 800b26a:	68bb      	ldr	r3, [r7, #8]
 800b26c:	3304      	adds	r3, #4
 800b26e:	4619      	mov	r1, r3
 800b270:	4610      	mov	r0, r2
 800b272:	f7fe ff74 	bl	800a15e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b276:	68bb      	ldr	r3, [r7, #8]
 800b278:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b27a:	4b1b      	ldr	r3, [pc, #108]	@ (800b2e8 <xTaskIncrementTick+0x144>)
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b280:	429a      	cmp	r2, r3
 800b282:	d3b8      	bcc.n	800b1f6 <xTaskIncrementTick+0x52>
						{
							xSwitchRequired = pdTRUE;
 800b284:	2301      	movs	r3, #1
 800b286:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b288:	e7b5      	b.n	800b1f6 <xTaskIncrementTick+0x52>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b28a:	4b17      	ldr	r3, [pc, #92]	@ (800b2e8 <xTaskIncrementTick+0x144>)
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b290:	4914      	ldr	r1, [pc, #80]	@ (800b2e4 <xTaskIncrementTick+0x140>)
 800b292:	4613      	mov	r3, r2
 800b294:	009b      	lsls	r3, r3, #2
 800b296:	4413      	add	r3, r2
 800b298:	009b      	lsls	r3, r3, #2
 800b29a:	440b      	add	r3, r1
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	2b01      	cmp	r3, #1
 800b2a0:	d901      	bls.n	800b2a6 <xTaskIncrementTick+0x102>
			{
				xSwitchRequired = pdTRUE;
 800b2a2:	2301      	movs	r3, #1
 800b2a4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b2a6:	4b11      	ldr	r3, [pc, #68]	@ (800b2ec <xTaskIncrementTick+0x148>)
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d007      	beq.n	800b2be <xTaskIncrementTick+0x11a>
			{
				xSwitchRequired = pdTRUE;
 800b2ae:	2301      	movs	r3, #1
 800b2b0:	617b      	str	r3, [r7, #20]
 800b2b2:	e004      	b.n	800b2be <xTaskIncrementTick+0x11a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b2b4:	4b0e      	ldr	r3, [pc, #56]	@ (800b2f0 <xTaskIncrementTick+0x14c>)
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	3301      	adds	r3, #1
 800b2ba:	4a0d      	ldr	r2, [pc, #52]	@ (800b2f0 <xTaskIncrementTick+0x14c>)
 800b2bc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b2be:	697b      	ldr	r3, [r7, #20]
}
 800b2c0:	4618      	mov	r0, r3
 800b2c2:	3718      	adds	r7, #24
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	bd80      	pop	{r7, pc}
 800b2c8:	24001218 	.word	0x24001218
 800b2cc:	240011f4 	.word	0x240011f4
 800b2d0:	240011a8 	.word	0x240011a8
 800b2d4:	240011ac 	.word	0x240011ac
 800b2d8:	24001208 	.word	0x24001208
 800b2dc:	24001210 	.word	0x24001210
 800b2e0:	240011f8 	.word	0x240011f8
 800b2e4:	24000d20 	.word	0x24000d20
 800b2e8:	24000d1c 	.word	0x24000d1c
 800b2ec:	24001204 	.word	0x24001204
 800b2f0:	24001200 	.word	0x24001200

0800b2f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b2f4:	b480      	push	{r7}
 800b2f6:	b083      	sub	sp, #12
 800b2f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b2fa:	4b23      	ldr	r3, [pc, #140]	@ (800b388 <vTaskSwitchContext+0x94>)
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d003      	beq.n	800b30a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b302:	4b22      	ldr	r3, [pc, #136]	@ (800b38c <vTaskSwitchContext+0x98>)
 800b304:	2201      	movs	r2, #1
 800b306:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b308:	e038      	b.n	800b37c <vTaskSwitchContext+0x88>
		xYieldPending = pdFALSE;
 800b30a:	4b20      	ldr	r3, [pc, #128]	@ (800b38c <vTaskSwitchContext+0x98>)
 800b30c:	2200      	movs	r2, #0
 800b30e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b310:	4b1f      	ldr	r3, [pc, #124]	@ (800b390 <vTaskSwitchContext+0x9c>)
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	607b      	str	r3, [r7, #4]
 800b316:	e002      	b.n	800b31e <vTaskSwitchContext+0x2a>
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	3b01      	subs	r3, #1
 800b31c:	607b      	str	r3, [r7, #4]
 800b31e:	491d      	ldr	r1, [pc, #116]	@ (800b394 <vTaskSwitchContext+0xa0>)
 800b320:	687a      	ldr	r2, [r7, #4]
 800b322:	4613      	mov	r3, r2
 800b324:	009b      	lsls	r3, r3, #2
 800b326:	4413      	add	r3, r2
 800b328:	009b      	lsls	r3, r3, #2
 800b32a:	440b      	add	r3, r1
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d0f2      	beq.n	800b318 <vTaskSwitchContext+0x24>
 800b332:	687a      	ldr	r2, [r7, #4]
 800b334:	4613      	mov	r3, r2
 800b336:	009b      	lsls	r3, r3, #2
 800b338:	4413      	add	r3, r2
 800b33a:	009b      	lsls	r3, r3, #2
 800b33c:	4a15      	ldr	r2, [pc, #84]	@ (800b394 <vTaskSwitchContext+0xa0>)
 800b33e:	4413      	add	r3, r2
 800b340:	603b      	str	r3, [r7, #0]
 800b342:	683b      	ldr	r3, [r7, #0]
 800b344:	685b      	ldr	r3, [r3, #4]
 800b346:	685a      	ldr	r2, [r3, #4]
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	605a      	str	r2, [r3, #4]
 800b34c:	683b      	ldr	r3, [r7, #0]
 800b34e:	685a      	ldr	r2, [r3, #4]
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	3308      	adds	r3, #8
 800b354:	429a      	cmp	r2, r3
 800b356:	d104      	bne.n	800b362 <vTaskSwitchContext+0x6e>
 800b358:	683b      	ldr	r3, [r7, #0]
 800b35a:	685b      	ldr	r3, [r3, #4]
 800b35c:	685a      	ldr	r2, [r3, #4]
 800b35e:	683b      	ldr	r3, [r7, #0]
 800b360:	605a      	str	r2, [r3, #4]
 800b362:	683b      	ldr	r3, [r7, #0]
 800b364:	685b      	ldr	r3, [r3, #4]
 800b366:	68db      	ldr	r3, [r3, #12]
 800b368:	4a0b      	ldr	r2, [pc, #44]	@ (800b398 <vTaskSwitchContext+0xa4>)
 800b36a:	6013      	str	r3, [r2, #0]
 800b36c:	4a08      	ldr	r2, [pc, #32]	@ (800b390 <vTaskSwitchContext+0x9c>)
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b372:	4b09      	ldr	r3, [pc, #36]	@ (800b398 <vTaskSwitchContext+0xa4>)
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	3354      	adds	r3, #84	@ 0x54
 800b378:	4a08      	ldr	r2, [pc, #32]	@ (800b39c <vTaskSwitchContext+0xa8>)
 800b37a:	6013      	str	r3, [r2, #0]
}
 800b37c:	bf00      	nop
 800b37e:	370c      	adds	r7, #12
 800b380:	46bd      	mov	sp, r7
 800b382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b386:	4770      	bx	lr
 800b388:	24001218 	.word	0x24001218
 800b38c:	24001204 	.word	0x24001204
 800b390:	240011f8 	.word	0x240011f8
 800b394:	24000d20 	.word	0x24000d20
 800b398:	24000d1c 	.word	0x24000d1c
 800b39c:	24000020 	.word	0x24000020

0800b3a0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b082      	sub	sp, #8
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	6078      	str	r0, [r7, #4]
 800b3a8:	6039      	str	r1, [r7, #0]

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b3aa:	4b07      	ldr	r3, [pc, #28]	@ (800b3c8 <vTaskPlaceOnEventList+0x28>)
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	3318      	adds	r3, #24
 800b3b0:	4619      	mov	r1, r3
 800b3b2:	6878      	ldr	r0, [r7, #4]
 800b3b4:	f7fe fef7 	bl	800a1a6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b3b8:	2101      	movs	r1, #1
 800b3ba:	6838      	ldr	r0, [r7, #0]
 800b3bc:	f000 fa16 	bl	800b7ec <prvAddCurrentTaskToDelayedList>
}
 800b3c0:	bf00      	nop
 800b3c2:	3708      	adds	r7, #8
 800b3c4:	46bd      	mov	sp, r7
 800b3c6:	bd80      	pop	{r7, pc}
 800b3c8:	24000d1c 	.word	0x24000d1c

0800b3cc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	b084      	sub	sp, #16
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	60f8      	str	r0, [r7, #12]
 800b3d4:	60b9      	str	r1, [r7, #8]
 800b3d6:	607a      	str	r2, [r7, #4]

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b3d8:	4b0a      	ldr	r3, [pc, #40]	@ (800b404 <vTaskPlaceOnEventListRestricted+0x38>)
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	3318      	adds	r3, #24
 800b3de:	4619      	mov	r1, r3
 800b3e0:	68f8      	ldr	r0, [r7, #12]
 800b3e2:	f7fe febc 	bl	800a15e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d002      	beq.n	800b3f2 <vTaskPlaceOnEventListRestricted+0x26>
		{
			xTicksToWait = portMAX_DELAY;
 800b3ec:	f04f 33ff 	mov.w	r3, #4294967295
 800b3f0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b3f2:	6879      	ldr	r1, [r7, #4]
 800b3f4:	68b8      	ldr	r0, [r7, #8]
 800b3f6:	f000 f9f9 	bl	800b7ec <prvAddCurrentTaskToDelayedList>
	}
 800b3fa:	bf00      	nop
 800b3fc:	3710      	adds	r7, #16
 800b3fe:	46bd      	mov	sp, r7
 800b400:	bd80      	pop	{r7, pc}
 800b402:	bf00      	nop
 800b404:	24000d1c 	.word	0x24000d1c

0800b408 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b408:	b580      	push	{r7, lr}
 800b40a:	b084      	sub	sp, #16
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	68db      	ldr	r3, [r3, #12]
 800b414:	68db      	ldr	r3, [r3, #12]
 800b416:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b418:	68bb      	ldr	r3, [r7, #8]
 800b41a:	3318      	adds	r3, #24
 800b41c:	4618      	mov	r0, r3
 800b41e:	f7fe fefb 	bl	800a218 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b422:	4b1e      	ldr	r3, [pc, #120]	@ (800b49c <xTaskRemoveFromEventList+0x94>)
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d11d      	bne.n	800b466 <xTaskRemoveFromEventList+0x5e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b42a:	68bb      	ldr	r3, [r7, #8]
 800b42c:	3304      	adds	r3, #4
 800b42e:	4618      	mov	r0, r3
 800b430:	f7fe fef2 	bl	800a218 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b434:	68bb      	ldr	r3, [r7, #8]
 800b436:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b438:	4b19      	ldr	r3, [pc, #100]	@ (800b4a0 <xTaskRemoveFromEventList+0x98>)
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	429a      	cmp	r2, r3
 800b43e:	d903      	bls.n	800b448 <xTaskRemoveFromEventList+0x40>
 800b440:	68bb      	ldr	r3, [r7, #8]
 800b442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b444:	4a16      	ldr	r2, [pc, #88]	@ (800b4a0 <xTaskRemoveFromEventList+0x98>)
 800b446:	6013      	str	r3, [r2, #0]
 800b448:	68bb      	ldr	r3, [r7, #8]
 800b44a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b44c:	4613      	mov	r3, r2
 800b44e:	009b      	lsls	r3, r3, #2
 800b450:	4413      	add	r3, r2
 800b452:	009b      	lsls	r3, r3, #2
 800b454:	4a13      	ldr	r2, [pc, #76]	@ (800b4a4 <xTaskRemoveFromEventList+0x9c>)
 800b456:	441a      	add	r2, r3
 800b458:	68bb      	ldr	r3, [r7, #8]
 800b45a:	3304      	adds	r3, #4
 800b45c:	4619      	mov	r1, r3
 800b45e:	4610      	mov	r0, r2
 800b460:	f7fe fe7d 	bl	800a15e <vListInsertEnd>
 800b464:	e005      	b.n	800b472 <xTaskRemoveFromEventList+0x6a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b466:	68bb      	ldr	r3, [r7, #8]
 800b468:	3318      	adds	r3, #24
 800b46a:	4619      	mov	r1, r3
 800b46c:	480e      	ldr	r0, [pc, #56]	@ (800b4a8 <xTaskRemoveFromEventList+0xa0>)
 800b46e:	f7fe fe76 	bl	800a15e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b472:	68bb      	ldr	r3, [r7, #8]
 800b474:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b476:	4b0d      	ldr	r3, [pc, #52]	@ (800b4ac <xTaskRemoveFromEventList+0xa4>)
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b47c:	429a      	cmp	r2, r3
 800b47e:	d905      	bls.n	800b48c <xTaskRemoveFromEventList+0x84>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b480:	2301      	movs	r3, #1
 800b482:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b484:	4b0a      	ldr	r3, [pc, #40]	@ (800b4b0 <xTaskRemoveFromEventList+0xa8>)
 800b486:	2201      	movs	r2, #1
 800b488:	601a      	str	r2, [r3, #0]
 800b48a:	e001      	b.n	800b490 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		xReturn = pdFALSE;
 800b48c:	2300      	movs	r3, #0
 800b48e:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 800b490:	68fb      	ldr	r3, [r7, #12]
}
 800b492:	4618      	mov	r0, r3
 800b494:	3710      	adds	r7, #16
 800b496:	46bd      	mov	sp, r7
 800b498:	bd80      	pop	{r7, pc}
 800b49a:	bf00      	nop
 800b49c:	24001218 	.word	0x24001218
 800b4a0:	240011f8 	.word	0x240011f8
 800b4a4:	24000d20 	.word	0x24000d20
 800b4a8:	240011b0 	.word	0x240011b0
 800b4ac:	24000d1c 	.word	0x24000d1c
 800b4b0:	24001204 	.word	0x24001204

0800b4b4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b4b4:	b480      	push	{r7}
 800b4b6:	b083      	sub	sp, #12
 800b4b8:	af00      	add	r7, sp, #0
 800b4ba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b4bc:	4b06      	ldr	r3, [pc, #24]	@ (800b4d8 <vTaskInternalSetTimeOutState+0x24>)
 800b4be:	681a      	ldr	r2, [r3, #0]
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b4c4:	4b05      	ldr	r3, [pc, #20]	@ (800b4dc <vTaskInternalSetTimeOutState+0x28>)
 800b4c6:	681a      	ldr	r2, [r3, #0]
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	605a      	str	r2, [r3, #4]
}
 800b4cc:	bf00      	nop
 800b4ce:	370c      	adds	r7, #12
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d6:	4770      	bx	lr
 800b4d8:	24001208 	.word	0x24001208
 800b4dc:	240011f4 	.word	0x240011f4

0800b4e0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b4e0:	b580      	push	{r7, lr}
 800b4e2:	b086      	sub	sp, #24
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]
 800b4e8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
 800b4ea:	f000 fd6b 	bl	800bfc4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b4ee:	4b1d      	ldr	r3, [pc, #116]	@ (800b564 <xTaskCheckForTimeOut+0x84>)
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	685b      	ldr	r3, [r3, #4]
 800b4f8:	693a      	ldr	r2, [r7, #16]
 800b4fa:	1ad3      	subs	r3, r2, r3
 800b4fc:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b506:	d102      	bne.n	800b50e <xTaskCheckForTimeOut+0x2e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b508:	2300      	movs	r3, #0
 800b50a:	617b      	str	r3, [r7, #20]
 800b50c:	e023      	b.n	800b556 <xTaskCheckForTimeOut+0x76>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	681a      	ldr	r2, [r3, #0]
 800b512:	4b15      	ldr	r3, [pc, #84]	@ (800b568 <xTaskCheckForTimeOut+0x88>)
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	429a      	cmp	r2, r3
 800b518:	d007      	beq.n	800b52a <xTaskCheckForTimeOut+0x4a>
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	685b      	ldr	r3, [r3, #4]
 800b51e:	693a      	ldr	r2, [r7, #16]
 800b520:	429a      	cmp	r2, r3
 800b522:	d302      	bcc.n	800b52a <xTaskCheckForTimeOut+0x4a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b524:	2301      	movs	r3, #1
 800b526:	617b      	str	r3, [r7, #20]
 800b528:	e015      	b.n	800b556 <xTaskCheckForTimeOut+0x76>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	68fa      	ldr	r2, [r7, #12]
 800b530:	429a      	cmp	r2, r3
 800b532:	d20b      	bcs.n	800b54c <xTaskCheckForTimeOut+0x6c>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b534:	683b      	ldr	r3, [r7, #0]
 800b536:	681a      	ldr	r2, [r3, #0]
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	1ad2      	subs	r2, r2, r3
 800b53c:	683b      	ldr	r3, [r7, #0]
 800b53e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b540:	6878      	ldr	r0, [r7, #4]
 800b542:	f7ff ffb7 	bl	800b4b4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b546:	2300      	movs	r3, #0
 800b548:	617b      	str	r3, [r7, #20]
 800b54a:	e004      	b.n	800b556 <xTaskCheckForTimeOut+0x76>
		}
		else
		{
			*pxTicksToWait = 0;
 800b54c:	683b      	ldr	r3, [r7, #0]
 800b54e:	2200      	movs	r2, #0
 800b550:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b552:	2301      	movs	r3, #1
 800b554:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800b556:	f000 fd4f 	bl	800bff8 <vPortExitCritical>

	return xReturn;
 800b55a:	697b      	ldr	r3, [r7, #20]
}
 800b55c:	4618      	mov	r0, r3
 800b55e:	3718      	adds	r7, #24
 800b560:	46bd      	mov	sp, r7
 800b562:	bd80      	pop	{r7, pc}
 800b564:	240011f4 	.word	0x240011f4
 800b568:	24001208 	.word	0x24001208

0800b56c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b56c:	b480      	push	{r7}
 800b56e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b570:	4b03      	ldr	r3, [pc, #12]	@ (800b580 <vTaskMissedYield+0x14>)
 800b572:	2201      	movs	r2, #1
 800b574:	601a      	str	r2, [r3, #0]
}
 800b576:	bf00      	nop
 800b578:	46bd      	mov	sp, r7
 800b57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b57e:	4770      	bx	lr
 800b580:	24001204 	.word	0x24001204

0800b584 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b584:	b580      	push	{r7, lr}
 800b586:	b082      	sub	sp, #8
 800b588:	af00      	add	r7, sp, #0
 800b58a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b58c:	f000 f852 	bl	800b634 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b590:	4b06      	ldr	r3, [pc, #24]	@ (800b5ac <prvIdleTask+0x28>)
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	2b01      	cmp	r3, #1
 800b596:	d9f9      	bls.n	800b58c <prvIdleTask+0x8>
			{
				taskYIELD();
 800b598:	4b05      	ldr	r3, [pc, #20]	@ (800b5b0 <prvIdleTask+0x2c>)
 800b59a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b59e:	601a      	str	r2, [r3, #0]
 800b5a0:	f3bf 8f4f 	dsb	sy
 800b5a4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b5a8:	e7f0      	b.n	800b58c <prvIdleTask+0x8>
 800b5aa:	bf00      	nop
 800b5ac:	24000d20 	.word	0x24000d20
 800b5b0:	e000ed04 	.word	0xe000ed04

0800b5b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b5b4:	b580      	push	{r7, lr}
 800b5b6:	b082      	sub	sp, #8
 800b5b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	607b      	str	r3, [r7, #4]
 800b5be:	e00c      	b.n	800b5da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b5c0:	687a      	ldr	r2, [r7, #4]
 800b5c2:	4613      	mov	r3, r2
 800b5c4:	009b      	lsls	r3, r3, #2
 800b5c6:	4413      	add	r3, r2
 800b5c8:	009b      	lsls	r3, r3, #2
 800b5ca:	4a12      	ldr	r2, [pc, #72]	@ (800b614 <prvInitialiseTaskLists+0x60>)
 800b5cc:	4413      	add	r3, r2
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	f7fe fd98 	bl	800a104 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	3301      	adds	r3, #1
 800b5d8:	607b      	str	r3, [r7, #4]
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	2b37      	cmp	r3, #55	@ 0x37
 800b5de:	d9ef      	bls.n	800b5c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b5e0:	480d      	ldr	r0, [pc, #52]	@ (800b618 <prvInitialiseTaskLists+0x64>)
 800b5e2:	f7fe fd8f 	bl	800a104 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b5e6:	480d      	ldr	r0, [pc, #52]	@ (800b61c <prvInitialiseTaskLists+0x68>)
 800b5e8:	f7fe fd8c 	bl	800a104 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b5ec:	480c      	ldr	r0, [pc, #48]	@ (800b620 <prvInitialiseTaskLists+0x6c>)
 800b5ee:	f7fe fd89 	bl	800a104 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b5f2:	480c      	ldr	r0, [pc, #48]	@ (800b624 <prvInitialiseTaskLists+0x70>)
 800b5f4:	f7fe fd86 	bl	800a104 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b5f8:	480b      	ldr	r0, [pc, #44]	@ (800b628 <prvInitialiseTaskLists+0x74>)
 800b5fa:	f7fe fd83 	bl	800a104 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b5fe:	4b0b      	ldr	r3, [pc, #44]	@ (800b62c <prvInitialiseTaskLists+0x78>)
 800b600:	4a05      	ldr	r2, [pc, #20]	@ (800b618 <prvInitialiseTaskLists+0x64>)
 800b602:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b604:	4b0a      	ldr	r3, [pc, #40]	@ (800b630 <prvInitialiseTaskLists+0x7c>)
 800b606:	4a05      	ldr	r2, [pc, #20]	@ (800b61c <prvInitialiseTaskLists+0x68>)
 800b608:	601a      	str	r2, [r3, #0]
}
 800b60a:	bf00      	nop
 800b60c:	3708      	adds	r7, #8
 800b60e:	46bd      	mov	sp, r7
 800b610:	bd80      	pop	{r7, pc}
 800b612:	bf00      	nop
 800b614:	24000d20 	.word	0x24000d20
 800b618:	24001180 	.word	0x24001180
 800b61c:	24001194 	.word	0x24001194
 800b620:	240011b0 	.word	0x240011b0
 800b624:	240011c4 	.word	0x240011c4
 800b628:	240011dc 	.word	0x240011dc
 800b62c:	240011a8 	.word	0x240011a8
 800b630:	240011ac 	.word	0x240011ac

0800b634 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b634:	b580      	push	{r7, lr}
 800b636:	b082      	sub	sp, #8
 800b638:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b63a:	e019      	b.n	800b670 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b63c:	f000 fcc2 	bl	800bfc4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b640:	4b10      	ldr	r3, [pc, #64]	@ (800b684 <prvCheckTasksWaitingTermination+0x50>)
 800b642:	68db      	ldr	r3, [r3, #12]
 800b644:	68db      	ldr	r3, [r3, #12]
 800b646:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	3304      	adds	r3, #4
 800b64c:	4618      	mov	r0, r3
 800b64e:	f7fe fde3 	bl	800a218 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b652:	4b0d      	ldr	r3, [pc, #52]	@ (800b688 <prvCheckTasksWaitingTermination+0x54>)
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	3b01      	subs	r3, #1
 800b658:	4a0b      	ldr	r2, [pc, #44]	@ (800b688 <prvCheckTasksWaitingTermination+0x54>)
 800b65a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b65c:	4b0b      	ldr	r3, [pc, #44]	@ (800b68c <prvCheckTasksWaitingTermination+0x58>)
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	3b01      	subs	r3, #1
 800b662:	4a0a      	ldr	r2, [pc, #40]	@ (800b68c <prvCheckTasksWaitingTermination+0x58>)
 800b664:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b666:	f000 fcc7 	bl	800bff8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b66a:	6878      	ldr	r0, [r7, #4]
 800b66c:	f000 f810 	bl	800b690 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b670:	4b06      	ldr	r3, [pc, #24]	@ (800b68c <prvCheckTasksWaitingTermination+0x58>)
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d1e1      	bne.n	800b63c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b678:	bf00      	nop
 800b67a:	bf00      	nop
 800b67c:	3708      	adds	r7, #8
 800b67e:	46bd      	mov	sp, r7
 800b680:	bd80      	pop	{r7, pc}
 800b682:	bf00      	nop
 800b684:	240011c4 	.word	0x240011c4
 800b688:	240011f0 	.word	0x240011f0
 800b68c:	240011d8 	.word	0x240011d8

0800b690 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b690:	b580      	push	{r7, lr}
 800b692:	b082      	sub	sp, #8
 800b694:	af00      	add	r7, sp, #0
 800b696:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	3354      	adds	r3, #84	@ 0x54
 800b69c:	4618      	mov	r0, r3
 800b69e:	f001 fe95 	bl	800d3cc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d108      	bne.n	800b6be <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	f000 fddb 	bl	800c26c <vPortFree>
				vPortFree( pxTCB );
 800b6b6:	6878      	ldr	r0, [r7, #4]
 800b6b8:	f000 fdd8 	bl	800c26c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b6bc:	e007      	b.n	800b6ce <prvDeleteTCB+0x3e>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b6c4:	2b01      	cmp	r3, #1
 800b6c6:	d102      	bne.n	800b6ce <prvDeleteTCB+0x3e>
				vPortFree( pxTCB );
 800b6c8:	6878      	ldr	r0, [r7, #4]
 800b6ca:	f000 fdcf 	bl	800c26c <vPortFree>
	}
 800b6ce:	bf00      	nop
 800b6d0:	3708      	adds	r7, #8
 800b6d2:	46bd      	mov	sp, r7
 800b6d4:	bd80      	pop	{r7, pc}
	...

0800b6d8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b6d8:	b480      	push	{r7}
 800b6da:	b083      	sub	sp, #12
 800b6dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b6de:	4b0c      	ldr	r3, [pc, #48]	@ (800b710 <prvResetNextTaskUnblockTime+0x38>)
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d104      	bne.n	800b6f2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b6e8:	4b0a      	ldr	r3, [pc, #40]	@ (800b714 <prvResetNextTaskUnblockTime+0x3c>)
 800b6ea:	f04f 32ff 	mov.w	r2, #4294967295
 800b6ee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b6f0:	e008      	b.n	800b704 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6f2:	4b07      	ldr	r3, [pc, #28]	@ (800b710 <prvResetNextTaskUnblockTime+0x38>)
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	68db      	ldr	r3, [r3, #12]
 800b6f8:	68db      	ldr	r3, [r3, #12]
 800b6fa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	685b      	ldr	r3, [r3, #4]
 800b700:	4a04      	ldr	r2, [pc, #16]	@ (800b714 <prvResetNextTaskUnblockTime+0x3c>)
 800b702:	6013      	str	r3, [r2, #0]
}
 800b704:	bf00      	nop
 800b706:	370c      	adds	r7, #12
 800b708:	46bd      	mov	sp, r7
 800b70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70e:	4770      	bx	lr
 800b710:	240011a8 	.word	0x240011a8
 800b714:	24001210 	.word	0x24001210

0800b718 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b718:	b480      	push	{r7}
 800b71a:	b083      	sub	sp, #12
 800b71c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b71e:	4b0b      	ldr	r3, [pc, #44]	@ (800b74c <xTaskGetSchedulerState+0x34>)
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	2b00      	cmp	r3, #0
 800b724:	d102      	bne.n	800b72c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b726:	2301      	movs	r3, #1
 800b728:	607b      	str	r3, [r7, #4]
 800b72a:	e008      	b.n	800b73e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b72c:	4b08      	ldr	r3, [pc, #32]	@ (800b750 <xTaskGetSchedulerState+0x38>)
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d102      	bne.n	800b73a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b734:	2302      	movs	r3, #2
 800b736:	607b      	str	r3, [r7, #4]
 800b738:	e001      	b.n	800b73e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b73a:	2300      	movs	r3, #0
 800b73c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b73e:	687b      	ldr	r3, [r7, #4]
	}
 800b740:	4618      	mov	r0, r3
 800b742:	370c      	adds	r7, #12
 800b744:	46bd      	mov	sp, r7
 800b746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74a:	4770      	bx	lr
 800b74c:	240011fc 	.word	0x240011fc
 800b750:	24001218 	.word	0x24001218

0800b754 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b754:	b580      	push	{r7, lr}
 800b756:	b084      	sub	sp, #16
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b760:	2300      	movs	r3, #0
 800b762:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	2b00      	cmp	r3, #0
 800b768:	d037      	beq.n	800b7da <xTaskPriorityDisinherit+0x86>
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 800b76a:	68bb      	ldr	r3, [r7, #8]
 800b76c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b76e:	1e5a      	subs	r2, r3, #1
 800b770:	68bb      	ldr	r3, [r7, #8]
 800b772:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b774:	68bb      	ldr	r3, [r7, #8]
 800b776:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b778:	68bb      	ldr	r3, [r7, #8]
 800b77a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b77c:	429a      	cmp	r2, r3
 800b77e:	d02c      	beq.n	800b7da <xTaskPriorityDisinherit+0x86>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b780:	68bb      	ldr	r3, [r7, #8]
 800b782:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b784:	2b00      	cmp	r3, #0
 800b786:	d128      	bne.n	800b7da <xTaskPriorityDisinherit+0x86>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b788:	68bb      	ldr	r3, [r7, #8]
 800b78a:	3304      	adds	r3, #4
 800b78c:	4618      	mov	r0, r3
 800b78e:	f7fe fd43 	bl	800a218 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b792:	68bb      	ldr	r3, [r7, #8]
 800b794:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b796:	68bb      	ldr	r3, [r7, #8]
 800b798:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b79a:	68bb      	ldr	r3, [r7, #8]
 800b79c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b79e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b7a2:	68bb      	ldr	r3, [r7, #8]
 800b7a4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b7a6:	68bb      	ldr	r3, [r7, #8]
 800b7a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7aa:	4b0e      	ldr	r3, [pc, #56]	@ (800b7e4 <xTaskPriorityDisinherit+0x90>)
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	429a      	cmp	r2, r3
 800b7b0:	d903      	bls.n	800b7ba <xTaskPriorityDisinherit+0x66>
 800b7b2:	68bb      	ldr	r3, [r7, #8]
 800b7b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7b6:	4a0b      	ldr	r2, [pc, #44]	@ (800b7e4 <xTaskPriorityDisinherit+0x90>)
 800b7b8:	6013      	str	r3, [r2, #0]
 800b7ba:	68bb      	ldr	r3, [r7, #8]
 800b7bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7be:	4613      	mov	r3, r2
 800b7c0:	009b      	lsls	r3, r3, #2
 800b7c2:	4413      	add	r3, r2
 800b7c4:	009b      	lsls	r3, r3, #2
 800b7c6:	4a08      	ldr	r2, [pc, #32]	@ (800b7e8 <xTaskPriorityDisinherit+0x94>)
 800b7c8:	441a      	add	r2, r3
 800b7ca:	68bb      	ldr	r3, [r7, #8]
 800b7cc:	3304      	adds	r3, #4
 800b7ce:	4619      	mov	r1, r3
 800b7d0:	4610      	mov	r0, r2
 800b7d2:	f7fe fcc4 	bl	800a15e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b7d6:	2301      	movs	r3, #1
 800b7d8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b7da:	68fb      	ldr	r3, [r7, #12]
	}
 800b7dc:	4618      	mov	r0, r3
 800b7de:	3710      	adds	r7, #16
 800b7e0:	46bd      	mov	sp, r7
 800b7e2:	bd80      	pop	{r7, pc}
 800b7e4:	240011f8 	.word	0x240011f8
 800b7e8:	24000d20 	.word	0x24000d20

0800b7ec <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b7ec:	b580      	push	{r7, lr}
 800b7ee:	b084      	sub	sp, #16
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
 800b7f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b7f6:	4b21      	ldr	r3, [pc, #132]	@ (800b87c <prvAddCurrentTaskToDelayedList+0x90>)
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b7fc:	4b20      	ldr	r3, [pc, #128]	@ (800b880 <prvAddCurrentTaskToDelayedList+0x94>)
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	3304      	adds	r3, #4
 800b802:	4618      	mov	r0, r3
 800b804:	f7fe fd08 	bl	800a218 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b80e:	d10a      	bne.n	800b826 <prvAddCurrentTaskToDelayedList+0x3a>
 800b810:	683b      	ldr	r3, [r7, #0]
 800b812:	2b00      	cmp	r3, #0
 800b814:	d007      	beq.n	800b826 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b816:	4b1a      	ldr	r3, [pc, #104]	@ (800b880 <prvAddCurrentTaskToDelayedList+0x94>)
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	3304      	adds	r3, #4
 800b81c:	4619      	mov	r1, r3
 800b81e:	4819      	ldr	r0, [pc, #100]	@ (800b884 <prvAddCurrentTaskToDelayedList+0x98>)
 800b820:	f7fe fc9d 	bl	800a15e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b824:	e026      	b.n	800b874 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b826:	68fa      	ldr	r2, [r7, #12]
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	4413      	add	r3, r2
 800b82c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b82e:	4b14      	ldr	r3, [pc, #80]	@ (800b880 <prvAddCurrentTaskToDelayedList+0x94>)
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	68ba      	ldr	r2, [r7, #8]
 800b834:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b836:	68ba      	ldr	r2, [r7, #8]
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	429a      	cmp	r2, r3
 800b83c:	d209      	bcs.n	800b852 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b83e:	4b12      	ldr	r3, [pc, #72]	@ (800b888 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b840:	681a      	ldr	r2, [r3, #0]
 800b842:	4b0f      	ldr	r3, [pc, #60]	@ (800b880 <prvAddCurrentTaskToDelayedList+0x94>)
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	3304      	adds	r3, #4
 800b848:	4619      	mov	r1, r3
 800b84a:	4610      	mov	r0, r2
 800b84c:	f7fe fcab 	bl	800a1a6 <vListInsert>
}
 800b850:	e010      	b.n	800b874 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b852:	4b0e      	ldr	r3, [pc, #56]	@ (800b88c <prvAddCurrentTaskToDelayedList+0xa0>)
 800b854:	681a      	ldr	r2, [r3, #0]
 800b856:	4b0a      	ldr	r3, [pc, #40]	@ (800b880 <prvAddCurrentTaskToDelayedList+0x94>)
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	3304      	adds	r3, #4
 800b85c:	4619      	mov	r1, r3
 800b85e:	4610      	mov	r0, r2
 800b860:	f7fe fca1 	bl	800a1a6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b864:	4b0a      	ldr	r3, [pc, #40]	@ (800b890 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	68ba      	ldr	r2, [r7, #8]
 800b86a:	429a      	cmp	r2, r3
 800b86c:	d202      	bcs.n	800b874 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b86e:	4a08      	ldr	r2, [pc, #32]	@ (800b890 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b870:	68bb      	ldr	r3, [r7, #8]
 800b872:	6013      	str	r3, [r2, #0]
}
 800b874:	bf00      	nop
 800b876:	3710      	adds	r7, #16
 800b878:	46bd      	mov	sp, r7
 800b87a:	bd80      	pop	{r7, pc}
 800b87c:	240011f4 	.word	0x240011f4
 800b880:	24000d1c 	.word	0x24000d1c
 800b884:	240011dc 	.word	0x240011dc
 800b888:	240011ac 	.word	0x240011ac
 800b88c:	240011a8 	.word	0x240011a8
 800b890:	24001210 	.word	0x24001210

0800b894 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b894:	b580      	push	{r7, lr}
 800b896:	b088      	sub	sp, #32
 800b898:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b89a:	2300      	movs	r3, #0
 800b89c:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b89e:	f000 faab 	bl	800bdf8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b8a2:	4b15      	ldr	r3, [pc, #84]	@ (800b8f8 <xTimerCreateTimerTask+0x64>)
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d020      	beq.n	800b8ec <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b8b2:	463a      	mov	r2, r7
 800b8b4:	1d39      	adds	r1, r7, #4
 800b8b6:	f107 0308 	add.w	r3, r7, #8
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	f7fe fc08 	bl	800a0d0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b8c0:	6839      	ldr	r1, [r7, #0]
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	68ba      	ldr	r2, [r7, #8]
 800b8c6:	9202      	str	r2, [sp, #8]
 800b8c8:	9301      	str	r3, [sp, #4]
 800b8ca:	2302      	movs	r3, #2
 800b8cc:	9300      	str	r3, [sp, #0]
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	460a      	mov	r2, r1
 800b8d2:	490a      	ldr	r1, [pc, #40]	@ (800b8fc <xTimerCreateTimerTask+0x68>)
 800b8d4:	480a      	ldr	r0, [pc, #40]	@ (800b900 <xTimerCreateTimerTask+0x6c>)
 800b8d6:	f7ff f96a 	bl	800abae <xTaskCreateStatic>
 800b8da:	4603      	mov	r3, r0
 800b8dc:	4a09      	ldr	r2, [pc, #36]	@ (800b904 <xTimerCreateTimerTask+0x70>)
 800b8de:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b8e0:	4b08      	ldr	r3, [pc, #32]	@ (800b904 <xTimerCreateTimerTask+0x70>)
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d001      	beq.n	800b8ec <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 800b8e8:	2301      	movs	r3, #1
 800b8ea:	60fb      	str	r3, [r7, #12]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
 800b8ec:	68fb      	ldr	r3, [r7, #12]
}
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	3710      	adds	r7, #16
 800b8f2:	46bd      	mov	sp, r7
 800b8f4:	bd80      	pop	{r7, pc}
 800b8f6:	bf00      	nop
 800b8f8:	2400124c 	.word	0x2400124c
 800b8fc:	08010ce4 	.word	0x08010ce4
 800b900:	0800ba09 	.word	0x0800ba09
 800b904:	24001250 	.word	0x24001250

0800b908 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b908:	b580      	push	{r7, lr}
 800b90a:	b08a      	sub	sp, #40	@ 0x28
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	60f8      	str	r0, [r7, #12]
 800b910:	60b9      	str	r1, [r7, #8]
 800b912:	607a      	str	r2, [r7, #4]
 800b914:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b916:	2300      	movs	r3, #0
 800b918:	627b      	str	r3, [r7, #36]	@ 0x24

	configASSERT( xTimer );

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b91a:	4b1a      	ldr	r3, [pc, #104]	@ (800b984 <xTimerGenericCommand+0x7c>)
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d02a      	beq.n	800b978 <xTimerGenericCommand+0x70>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b922:	68bb      	ldr	r3, [r7, #8]
 800b924:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b92e:	68bb      	ldr	r3, [r7, #8]
 800b930:	2b05      	cmp	r3, #5
 800b932:	dc18      	bgt.n	800b966 <xTimerGenericCommand+0x5e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b934:	f7ff fef0 	bl	800b718 <xTaskGetSchedulerState>
 800b938:	4603      	mov	r3, r0
 800b93a:	2b02      	cmp	r3, #2
 800b93c:	d109      	bne.n	800b952 <xTimerGenericCommand+0x4a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b93e:	4b11      	ldr	r3, [pc, #68]	@ (800b984 <xTimerGenericCommand+0x7c>)
 800b940:	6818      	ldr	r0, [r3, #0]
 800b942:	f107 0114 	add.w	r1, r7, #20
 800b946:	2300      	movs	r3, #0
 800b948:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b94a:	f7fe fd5b 	bl	800a404 <xQueueGenericSend>
 800b94e:	6278      	str	r0, [r7, #36]	@ 0x24
 800b950:	e012      	b.n	800b978 <xTimerGenericCommand+0x70>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b952:	4b0c      	ldr	r3, [pc, #48]	@ (800b984 <xTimerGenericCommand+0x7c>)
 800b954:	6818      	ldr	r0, [r3, #0]
 800b956:	f107 0114 	add.w	r1, r7, #20
 800b95a:	2300      	movs	r3, #0
 800b95c:	2200      	movs	r2, #0
 800b95e:	f7fe fd51 	bl	800a404 <xQueueGenericSend>
 800b962:	6278      	str	r0, [r7, #36]	@ 0x24
 800b964:	e008      	b.n	800b978 <xTimerGenericCommand+0x70>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b966:	4b07      	ldr	r3, [pc, #28]	@ (800b984 <xTimerGenericCommand+0x7c>)
 800b968:	6818      	ldr	r0, [r3, #0]
 800b96a:	f107 0114 	add.w	r1, r7, #20
 800b96e:	2300      	movs	r3, #0
 800b970:	683a      	ldr	r2, [r7, #0]
 800b972:	f7fe fe0d 	bl	800a590 <xQueueGenericSendFromISR>
 800b976:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b97a:	4618      	mov	r0, r3
 800b97c:	3728      	adds	r7, #40	@ 0x28
 800b97e:	46bd      	mov	sp, r7
 800b980:	bd80      	pop	{r7, pc}
 800b982:	bf00      	nop
 800b984:	2400124c 	.word	0x2400124c

0800b988 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b988:	b580      	push	{r7, lr}
 800b98a:	b086      	sub	sp, #24
 800b98c:	af02      	add	r7, sp, #8
 800b98e:	6078      	str	r0, [r7, #4]
 800b990:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b992:	4b1c      	ldr	r3, [pc, #112]	@ (800ba04 <prvProcessExpiredTimer+0x7c>)
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	68db      	ldr	r3, [r3, #12]
 800b998:	68db      	ldr	r3, [r3, #12]
 800b99a:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	3304      	adds	r3, #4
 800b9a0:	4618      	mov	r0, r3
 800b9a2:	f7fe fc39 	bl	800a218 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b9ac:	f003 0304 	and.w	r3, r3, #4
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d015      	beq.n	800b9e0 <prvProcessExpiredTimer+0x58>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	699a      	ldr	r2, [r3, #24]
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	18d1      	adds	r1, r2, r3
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	683a      	ldr	r2, [r7, #0]
 800b9c0:	68f8      	ldr	r0, [r7, #12]
 800b9c2:	f000 f8c7 	bl	800bb54 <prvInsertTimerInActiveList>
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d012      	beq.n	800b9f2 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	9300      	str	r3, [sp, #0]
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	687a      	ldr	r2, [r7, #4]
 800b9d4:	2100      	movs	r1, #0
 800b9d6:	68f8      	ldr	r0, [r7, #12]
 800b9d8:	f7ff ff96 	bl	800b908 <xTimerGenericCommand>
 800b9dc:	60b8      	str	r0, [r7, #8]
 800b9de:	e008      	b.n	800b9f2 <prvProcessExpiredTimer+0x6a>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b9e6:	f023 0301 	bic.w	r3, r3, #1
 800b9ea:	b2da      	uxtb	r2, r3
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	6a1b      	ldr	r3, [r3, #32]
 800b9f6:	68f8      	ldr	r0, [r7, #12]
 800b9f8:	4798      	blx	r3
}
 800b9fa:	bf00      	nop
 800b9fc:	3710      	adds	r7, #16
 800b9fe:	46bd      	mov	sp, r7
 800ba00:	bd80      	pop	{r7, pc}
 800ba02:	bf00      	nop
 800ba04:	24001244 	.word	0x24001244

0800ba08 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ba08:	b580      	push	{r7, lr}
 800ba0a:	b084      	sub	sp, #16
 800ba0c:	af00      	add	r7, sp, #0
 800ba0e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ba10:	f107 0308 	add.w	r3, r7, #8
 800ba14:	4618      	mov	r0, r3
 800ba16:	f000 f859 	bl	800bacc <prvGetNextExpireTime>
 800ba1a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ba1c:	68bb      	ldr	r3, [r7, #8]
 800ba1e:	4619      	mov	r1, r3
 800ba20:	68f8      	ldr	r0, [r7, #12]
 800ba22:	f000 f805 	bl	800ba30 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ba26:	f000 f8d7 	bl	800bbd8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ba2a:	bf00      	nop
 800ba2c:	e7f0      	b.n	800ba10 <prvTimerTask+0x8>
	...

0800ba30 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ba30:	b580      	push	{r7, lr}
 800ba32:	b084      	sub	sp, #16
 800ba34:	af00      	add	r7, sp, #0
 800ba36:	6078      	str	r0, [r7, #4]
 800ba38:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ba3a:	f7ff fb07 	bl	800b04c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ba3e:	f107 0308 	add.w	r3, r7, #8
 800ba42:	4618      	mov	r0, r3
 800ba44:	f000 f866 	bl	800bb14 <prvSampleTimeNow>
 800ba48:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ba4a:	68bb      	ldr	r3, [r7, #8]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d130      	bne.n	800bab2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d10a      	bne.n	800ba6c <prvProcessTimerOrBlockTask+0x3c>
 800ba56:	687a      	ldr	r2, [r7, #4]
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	429a      	cmp	r2, r3
 800ba5c:	d806      	bhi.n	800ba6c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ba5e:	f7ff fb03 	bl	800b068 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ba62:	68f9      	ldr	r1, [r7, #12]
 800ba64:	6878      	ldr	r0, [r7, #4]
 800ba66:	f7ff ff8f 	bl	800b988 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ba6a:	e024      	b.n	800bab6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ba6c:	683b      	ldr	r3, [r7, #0]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d008      	beq.n	800ba84 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ba72:	4b13      	ldr	r3, [pc, #76]	@ (800bac0 <prvProcessTimerOrBlockTask+0x90>)
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d101      	bne.n	800ba80 <prvProcessTimerOrBlockTask+0x50>
 800ba7c:	2301      	movs	r3, #1
 800ba7e:	e000      	b.n	800ba82 <prvProcessTimerOrBlockTask+0x52>
 800ba80:	2300      	movs	r3, #0
 800ba82:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ba84:	4b0f      	ldr	r3, [pc, #60]	@ (800bac4 <prvProcessTimerOrBlockTask+0x94>)
 800ba86:	6818      	ldr	r0, [r3, #0]
 800ba88:	687a      	ldr	r2, [r7, #4]
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	1ad3      	subs	r3, r2, r3
 800ba8e:	683a      	ldr	r2, [r7, #0]
 800ba90:	4619      	mov	r1, r3
 800ba92:	f7fe ffdb 	bl	800aa4c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ba96:	f7ff fae7 	bl	800b068 <xTaskResumeAll>
 800ba9a:	4603      	mov	r3, r0
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d10a      	bne.n	800bab6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800baa0:	4b09      	ldr	r3, [pc, #36]	@ (800bac8 <prvProcessTimerOrBlockTask+0x98>)
 800baa2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800baa6:	601a      	str	r2, [r3, #0]
 800baa8:	f3bf 8f4f 	dsb	sy
 800baac:	f3bf 8f6f 	isb	sy
}
 800bab0:	e001      	b.n	800bab6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bab2:	f7ff fad9 	bl	800b068 <xTaskResumeAll>
}
 800bab6:	bf00      	nop
 800bab8:	3710      	adds	r7, #16
 800baba:	46bd      	mov	sp, r7
 800babc:	bd80      	pop	{r7, pc}
 800babe:	bf00      	nop
 800bac0:	24001248 	.word	0x24001248
 800bac4:	2400124c 	.word	0x2400124c
 800bac8:	e000ed04 	.word	0xe000ed04

0800bacc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bacc:	b480      	push	{r7}
 800bace:	b085      	sub	sp, #20
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bad4:	4b0e      	ldr	r3, [pc, #56]	@ (800bb10 <prvGetNextExpireTime+0x44>)
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d101      	bne.n	800bae2 <prvGetNextExpireTime+0x16>
 800bade:	2201      	movs	r2, #1
 800bae0:	e000      	b.n	800bae4 <prvGetNextExpireTime+0x18>
 800bae2:	2200      	movs	r2, #0
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	2b00      	cmp	r3, #0
 800baee:	d105      	bne.n	800bafc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800baf0:	4b07      	ldr	r3, [pc, #28]	@ (800bb10 <prvGetNextExpireTime+0x44>)
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	68db      	ldr	r3, [r3, #12]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	60fb      	str	r3, [r7, #12]
 800bafa:	e001      	b.n	800bb00 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bafc:	2300      	movs	r3, #0
 800bafe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bb00:	68fb      	ldr	r3, [r7, #12]
}
 800bb02:	4618      	mov	r0, r3
 800bb04:	3714      	adds	r7, #20
 800bb06:	46bd      	mov	sp, r7
 800bb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0c:	4770      	bx	lr
 800bb0e:	bf00      	nop
 800bb10:	24001244 	.word	0x24001244

0800bb14 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b084      	sub	sp, #16
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bb1c:	f7ff fb32 	bl	800b184 <xTaskGetTickCount>
 800bb20:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bb22:	4b0b      	ldr	r3, [pc, #44]	@ (800bb50 <prvSampleTimeNow+0x3c>)
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	68fa      	ldr	r2, [r7, #12]
 800bb28:	429a      	cmp	r2, r3
 800bb2a:	d205      	bcs.n	800bb38 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bb2c:	f000 f90e 	bl	800bd4c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	2201      	movs	r2, #1
 800bb34:	601a      	str	r2, [r3, #0]
 800bb36:	e002      	b.n	800bb3e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	2200      	movs	r2, #0
 800bb3c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bb3e:	4a04      	ldr	r2, [pc, #16]	@ (800bb50 <prvSampleTimeNow+0x3c>)
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bb44:	68fb      	ldr	r3, [r7, #12]
}
 800bb46:	4618      	mov	r0, r3
 800bb48:	3710      	adds	r7, #16
 800bb4a:	46bd      	mov	sp, r7
 800bb4c:	bd80      	pop	{r7, pc}
 800bb4e:	bf00      	nop
 800bb50:	24001254 	.word	0x24001254

0800bb54 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bb54:	b580      	push	{r7, lr}
 800bb56:	b086      	sub	sp, #24
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	60f8      	str	r0, [r7, #12]
 800bb5c:	60b9      	str	r1, [r7, #8]
 800bb5e:	607a      	str	r2, [r7, #4]
 800bb60:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bb62:	2300      	movs	r3, #0
 800bb64:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	68ba      	ldr	r2, [r7, #8]
 800bb6a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	68fa      	ldr	r2, [r7, #12]
 800bb70:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bb72:	68ba      	ldr	r2, [r7, #8]
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	429a      	cmp	r2, r3
 800bb78:	d812      	bhi.n	800bba0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bb7a:	687a      	ldr	r2, [r7, #4]
 800bb7c:	683b      	ldr	r3, [r7, #0]
 800bb7e:	1ad2      	subs	r2, r2, r3
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	699b      	ldr	r3, [r3, #24]
 800bb84:	429a      	cmp	r2, r3
 800bb86:	d302      	bcc.n	800bb8e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bb88:	2301      	movs	r3, #1
 800bb8a:	617b      	str	r3, [r7, #20]
 800bb8c:	e01b      	b.n	800bbc6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bb8e:	4b10      	ldr	r3, [pc, #64]	@ (800bbd0 <prvInsertTimerInActiveList+0x7c>)
 800bb90:	681a      	ldr	r2, [r3, #0]
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	3304      	adds	r3, #4
 800bb96:	4619      	mov	r1, r3
 800bb98:	4610      	mov	r0, r2
 800bb9a:	f7fe fb04 	bl	800a1a6 <vListInsert>
 800bb9e:	e012      	b.n	800bbc6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bba0:	687a      	ldr	r2, [r7, #4]
 800bba2:	683b      	ldr	r3, [r7, #0]
 800bba4:	429a      	cmp	r2, r3
 800bba6:	d206      	bcs.n	800bbb6 <prvInsertTimerInActiveList+0x62>
 800bba8:	68ba      	ldr	r2, [r7, #8]
 800bbaa:	683b      	ldr	r3, [r7, #0]
 800bbac:	429a      	cmp	r2, r3
 800bbae:	d302      	bcc.n	800bbb6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bbb0:	2301      	movs	r3, #1
 800bbb2:	617b      	str	r3, [r7, #20]
 800bbb4:	e007      	b.n	800bbc6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bbb6:	4b07      	ldr	r3, [pc, #28]	@ (800bbd4 <prvInsertTimerInActiveList+0x80>)
 800bbb8:	681a      	ldr	r2, [r3, #0]
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	3304      	adds	r3, #4
 800bbbe:	4619      	mov	r1, r3
 800bbc0:	4610      	mov	r0, r2
 800bbc2:	f7fe faf0 	bl	800a1a6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800bbc6:	697b      	ldr	r3, [r7, #20]
}
 800bbc8:	4618      	mov	r0, r3
 800bbca:	3718      	adds	r7, #24
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	bd80      	pop	{r7, pc}
 800bbd0:	24001248 	.word	0x24001248
 800bbd4:	24001244 	.word	0x24001244

0800bbd8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800bbd8:	b580      	push	{r7, lr}
 800bbda:	b08c      	sub	sp, #48	@ 0x30
 800bbdc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bbde:	e0a2      	b.n	800bd26 <prvProcessReceivedCommands+0x14e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bbe0:	68bb      	ldr	r3, [r7, #8]
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	da0b      	bge.n	800bbfe <prvProcessReceivedCommands+0x26>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bbe6:	f107 0308 	add.w	r3, r7, #8
 800bbea:	3304      	adds	r3, #4
 800bbec:	627b      	str	r3, [r7, #36]	@ 0x24
				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bbee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbf4:	6850      	ldr	r0, [r2, #4]
 800bbf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbf8:	6892      	ldr	r2, [r2, #8]
 800bbfa:	4611      	mov	r1, r2
 800bbfc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bbfe:	68bb      	ldr	r3, [r7, #8]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	f2c0 8090 	blt.w	800bd26 <prvProcessReceivedCommands+0x14e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800bc06:	693b      	ldr	r3, [r7, #16]
 800bc08:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bc0a:	6a3b      	ldr	r3, [r7, #32]
 800bc0c:	695b      	ldr	r3, [r3, #20]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d004      	beq.n	800bc1c <prvProcessReceivedCommands+0x44>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bc12:	6a3b      	ldr	r3, [r7, #32]
 800bc14:	3304      	adds	r3, #4
 800bc16:	4618      	mov	r0, r3
 800bc18:	f7fe fafe 	bl	800a218 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bc1c:	1d3b      	adds	r3, r7, #4
 800bc1e:	4618      	mov	r0, r3
 800bc20:	f7ff ff78 	bl	800bb14 <prvSampleTimeNow>
 800bc24:	61f8      	str	r0, [r7, #28]

			switch( xMessage.xMessageID )
 800bc26:	68bb      	ldr	r3, [r7, #8]
 800bc28:	2b09      	cmp	r3, #9
 800bc2a:	d879      	bhi.n	800bd20 <prvProcessReceivedCommands+0x148>
 800bc2c:	a201      	add	r2, pc, #4	@ (adr r2, 800bc34 <prvProcessReceivedCommands+0x5c>)
 800bc2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc32:	bf00      	nop
 800bc34:	0800bc5d 	.word	0x0800bc5d
 800bc38:	0800bc5d 	.word	0x0800bc5d
 800bc3c:	0800bc5d 	.word	0x0800bc5d
 800bc40:	0800bcb7 	.word	0x0800bcb7
 800bc44:	0800bccb 	.word	0x0800bccb
 800bc48:	0800bcf7 	.word	0x0800bcf7
 800bc4c:	0800bc5d 	.word	0x0800bc5d
 800bc50:	0800bc5d 	.word	0x0800bc5d
 800bc54:	0800bcb7 	.word	0x0800bcb7
 800bc58:	0800bccb 	.word	0x0800bccb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bc5c:	6a3b      	ldr	r3, [r7, #32]
 800bc5e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bc62:	f043 0301 	orr.w	r3, r3, #1
 800bc66:	b2da      	uxtb	r2, r3
 800bc68:	6a3b      	ldr	r3, [r7, #32]
 800bc6a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800bc6e:	68fa      	ldr	r2, [r7, #12]
 800bc70:	6a3b      	ldr	r3, [r7, #32]
 800bc72:	699b      	ldr	r3, [r3, #24]
 800bc74:	18d1      	adds	r1, r2, r3
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	69fa      	ldr	r2, [r7, #28]
 800bc7a:	6a38      	ldr	r0, [r7, #32]
 800bc7c:	f7ff ff6a 	bl	800bb54 <prvInsertTimerInActiveList>
 800bc80:	4603      	mov	r3, r0
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d04e      	beq.n	800bd24 <prvProcessReceivedCommands+0x14c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bc86:	6a3b      	ldr	r3, [r7, #32]
 800bc88:	6a1b      	ldr	r3, [r3, #32]
 800bc8a:	6a38      	ldr	r0, [r7, #32]
 800bc8c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bc8e:	6a3b      	ldr	r3, [r7, #32]
 800bc90:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bc94:	f003 0304 	and.w	r3, r3, #4
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d043      	beq.n	800bd24 <prvProcessReceivedCommands+0x14c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bc9c:	68fa      	ldr	r2, [r7, #12]
 800bc9e:	6a3b      	ldr	r3, [r7, #32]
 800bca0:	699b      	ldr	r3, [r3, #24]
 800bca2:	441a      	add	r2, r3
 800bca4:	2300      	movs	r3, #0
 800bca6:	9300      	str	r3, [sp, #0]
 800bca8:	2300      	movs	r3, #0
 800bcaa:	2100      	movs	r1, #0
 800bcac:	6a38      	ldr	r0, [r7, #32]
 800bcae:	f7ff fe2b 	bl	800b908 <xTimerGenericCommand>
 800bcb2:	61b8      	str	r0, [r7, #24]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
 800bcb4:	e036      	b.n	800bd24 <prvProcessReceivedCommands+0x14c>

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bcb6:	6a3b      	ldr	r3, [r7, #32]
 800bcb8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bcbc:	f023 0301 	bic.w	r3, r3, #1
 800bcc0:	b2da      	uxtb	r2, r3
 800bcc2:	6a3b      	ldr	r3, [r7, #32]
 800bcc4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800bcc8:	e02d      	b.n	800bd26 <prvProcessReceivedCommands+0x14e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bcca:	6a3b      	ldr	r3, [r7, #32]
 800bccc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bcd0:	f043 0301 	orr.w	r3, r3, #1
 800bcd4:	b2da      	uxtb	r2, r3
 800bcd6:	6a3b      	ldr	r3, [r7, #32]
 800bcd8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bcdc:	68fa      	ldr	r2, [r7, #12]
 800bcde:	6a3b      	ldr	r3, [r7, #32]
 800bce0:	619a      	str	r2, [r3, #24]
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bce2:	6a3b      	ldr	r3, [r7, #32]
 800bce4:	699a      	ldr	r2, [r3, #24]
 800bce6:	69fb      	ldr	r3, [r7, #28]
 800bce8:	18d1      	adds	r1, r2, r3
 800bcea:	69fb      	ldr	r3, [r7, #28]
 800bcec:	69fa      	ldr	r2, [r7, #28]
 800bcee:	6a38      	ldr	r0, [r7, #32]
 800bcf0:	f7ff ff30 	bl	800bb54 <prvInsertTimerInActiveList>
					break;
 800bcf4:	e017      	b.n	800bd26 <prvProcessReceivedCommands+0x14e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800bcf6:	6a3b      	ldr	r3, [r7, #32]
 800bcf8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bcfc:	f003 0302 	and.w	r3, r3, #2
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d103      	bne.n	800bd0c <prvProcessReceivedCommands+0x134>
						{
							vPortFree( pxTimer );
 800bd04:	6a38      	ldr	r0, [r7, #32]
 800bd06:	f000 fab1 	bl	800c26c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bd0a:	e00c      	b.n	800bd26 <prvProcessReceivedCommands+0x14e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bd0c:	6a3b      	ldr	r3, [r7, #32]
 800bd0e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bd12:	f023 0301 	bic.w	r3, r3, #1
 800bd16:	b2da      	uxtb	r2, r3
 800bd18:	6a3b      	ldr	r3, [r7, #32]
 800bd1a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800bd1e:	e002      	b.n	800bd26 <prvProcessReceivedCommands+0x14e>

				default	:
					/* Don't expect to get here. */
					break;
 800bd20:	bf00      	nop
 800bd22:	e000      	b.n	800bd26 <prvProcessReceivedCommands+0x14e>
					break;
 800bd24:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bd26:	4b08      	ldr	r3, [pc, #32]	@ (800bd48 <prvProcessReceivedCommands+0x170>)
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	f107 0108 	add.w	r1, r7, #8
 800bd2e:	2200      	movs	r2, #0
 800bd30:	4618      	mov	r0, r3
 800bd32:	f7fe fca1 	bl	800a678 <xQueueReceive>
 800bd36:	4603      	mov	r3, r0
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	f47f af51 	bne.w	800bbe0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800bd3e:	bf00      	nop
 800bd40:	bf00      	nop
 800bd42:	3728      	adds	r7, #40	@ 0x28
 800bd44:	46bd      	mov	sp, r7
 800bd46:	bd80      	pop	{r7, pc}
 800bd48:	2400124c 	.word	0x2400124c

0800bd4c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bd4c:	b580      	push	{r7, lr}
 800bd4e:	b088      	sub	sp, #32
 800bd50:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bd52:	e03a      	b.n	800bdca <prvSwitchTimerLists+0x7e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bd54:	4b26      	ldr	r3, [pc, #152]	@ (800bdf0 <prvSwitchTimerLists+0xa4>)
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	68db      	ldr	r3, [r3, #12]
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd5e:	4b24      	ldr	r3, [pc, #144]	@ (800bdf0 <prvSwitchTimerLists+0xa4>)
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	68db      	ldr	r3, [r3, #12]
 800bd64:	68db      	ldr	r3, [r3, #12]
 800bd66:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	3304      	adds	r3, #4
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	f7fe fa53 	bl	800a218 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	6a1b      	ldr	r3, [r3, #32]
 800bd76:	68f8      	ldr	r0, [r7, #12]
 800bd78:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bd80:	f003 0304 	and.w	r3, r3, #4
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d020      	beq.n	800bdca <prvSwitchTimerLists+0x7e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	699b      	ldr	r3, [r3, #24]
 800bd8c:	693a      	ldr	r2, [r7, #16]
 800bd8e:	4413      	add	r3, r2
 800bd90:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bd92:	68ba      	ldr	r2, [r7, #8]
 800bd94:	693b      	ldr	r3, [r7, #16]
 800bd96:	429a      	cmp	r2, r3
 800bd98:	d90e      	bls.n	800bdb8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	68ba      	ldr	r2, [r7, #8]
 800bd9e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	68fa      	ldr	r2, [r7, #12]
 800bda4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bda6:	4b12      	ldr	r3, [pc, #72]	@ (800bdf0 <prvSwitchTimerLists+0xa4>)
 800bda8:	681a      	ldr	r2, [r3, #0]
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	3304      	adds	r3, #4
 800bdae:	4619      	mov	r1, r3
 800bdb0:	4610      	mov	r0, r2
 800bdb2:	f7fe f9f8 	bl	800a1a6 <vListInsert>
 800bdb6:	e008      	b.n	800bdca <prvSwitchTimerLists+0x7e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bdb8:	2300      	movs	r3, #0
 800bdba:	9300      	str	r3, [sp, #0]
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	693a      	ldr	r2, [r7, #16]
 800bdc0:	2100      	movs	r1, #0
 800bdc2:	68f8      	ldr	r0, [r7, #12]
 800bdc4:	f7ff fda0 	bl	800b908 <xTimerGenericCommand>
 800bdc8:	6078      	str	r0, [r7, #4]
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bdca:	4b09      	ldr	r3, [pc, #36]	@ (800bdf0 <prvSwitchTimerLists+0xa4>)
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d1bf      	bne.n	800bd54 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bdd4:	4b06      	ldr	r3, [pc, #24]	@ (800bdf0 <prvSwitchTimerLists+0xa4>)
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800bdda:	4b06      	ldr	r3, [pc, #24]	@ (800bdf4 <prvSwitchTimerLists+0xa8>)
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	4a04      	ldr	r2, [pc, #16]	@ (800bdf0 <prvSwitchTimerLists+0xa4>)
 800bde0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800bde2:	4a04      	ldr	r2, [pc, #16]	@ (800bdf4 <prvSwitchTimerLists+0xa8>)
 800bde4:	697b      	ldr	r3, [r7, #20]
 800bde6:	6013      	str	r3, [r2, #0]
}
 800bde8:	bf00      	nop
 800bdea:	3718      	adds	r7, #24
 800bdec:	46bd      	mov	sp, r7
 800bdee:	bd80      	pop	{r7, pc}
 800bdf0:	24001244 	.word	0x24001244
 800bdf4:	24001248 	.word	0x24001248

0800bdf8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bdf8:	b580      	push	{r7, lr}
 800bdfa:	b082      	sub	sp, #8
 800bdfc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bdfe:	f000 f8e1 	bl	800bfc4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800be02:	4b15      	ldr	r3, [pc, #84]	@ (800be58 <prvCheckForValidListAndQueue+0x60>)
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	2b00      	cmp	r3, #0
 800be08:	d120      	bne.n	800be4c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800be0a:	4814      	ldr	r0, [pc, #80]	@ (800be5c <prvCheckForValidListAndQueue+0x64>)
 800be0c:	f7fe f97a 	bl	800a104 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800be10:	4813      	ldr	r0, [pc, #76]	@ (800be60 <prvCheckForValidListAndQueue+0x68>)
 800be12:	f7fe f977 	bl	800a104 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800be16:	4b13      	ldr	r3, [pc, #76]	@ (800be64 <prvCheckForValidListAndQueue+0x6c>)
 800be18:	4a10      	ldr	r2, [pc, #64]	@ (800be5c <prvCheckForValidListAndQueue+0x64>)
 800be1a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800be1c:	4b12      	ldr	r3, [pc, #72]	@ (800be68 <prvCheckForValidListAndQueue+0x70>)
 800be1e:	4a10      	ldr	r2, [pc, #64]	@ (800be60 <prvCheckForValidListAndQueue+0x68>)
 800be20:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800be22:	2300      	movs	r3, #0
 800be24:	9300      	str	r3, [sp, #0]
 800be26:	4b11      	ldr	r3, [pc, #68]	@ (800be6c <prvCheckForValidListAndQueue+0x74>)
 800be28:	4a11      	ldr	r2, [pc, #68]	@ (800be70 <prvCheckForValidListAndQueue+0x78>)
 800be2a:	2110      	movs	r1, #16
 800be2c:	200a      	movs	r0, #10
 800be2e:	f7fe fa77 	bl	800a320 <xQueueGenericCreateStatic>
 800be32:	4603      	mov	r3, r0
 800be34:	4a08      	ldr	r2, [pc, #32]	@ (800be58 <prvCheckForValidListAndQueue+0x60>)
 800be36:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800be38:	4b07      	ldr	r3, [pc, #28]	@ (800be58 <prvCheckForValidListAndQueue+0x60>)
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d005      	beq.n	800be4c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800be40:	4b05      	ldr	r3, [pc, #20]	@ (800be58 <prvCheckForValidListAndQueue+0x60>)
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	490b      	ldr	r1, [pc, #44]	@ (800be74 <prvCheckForValidListAndQueue+0x7c>)
 800be46:	4618      	mov	r0, r3
 800be48:	f7fe fdd6 	bl	800a9f8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800be4c:	f000 f8d4 	bl	800bff8 <vPortExitCritical>
}
 800be50:	bf00      	nop
 800be52:	46bd      	mov	sp, r7
 800be54:	bd80      	pop	{r7, pc}
 800be56:	bf00      	nop
 800be58:	2400124c 	.word	0x2400124c
 800be5c:	2400121c 	.word	0x2400121c
 800be60:	24001230 	.word	0x24001230
 800be64:	24001244 	.word	0x24001244
 800be68:	24001248 	.word	0x24001248
 800be6c:	240012f8 	.word	0x240012f8
 800be70:	24001258 	.word	0x24001258
 800be74:	08010cec 	.word	0x08010cec

0800be78 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800be78:	b480      	push	{r7}
 800be7a:	b085      	sub	sp, #20
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	60f8      	str	r0, [r7, #12]
 800be80:	60b9      	str	r1, [r7, #8]
 800be82:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	3b04      	subs	r3, #4
 800be88:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800be90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	3b04      	subs	r3, #4
 800be96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800be98:	68bb      	ldr	r3, [r7, #8]
 800be9a:	f023 0201 	bic.w	r2, r3, #1
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	3b04      	subs	r3, #4
 800bea6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bea8:	4a0c      	ldr	r2, [pc, #48]	@ (800bedc <pxPortInitialiseStack+0x64>)
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	3b14      	subs	r3, #20
 800beb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800beb4:	687a      	ldr	r2, [r7, #4]
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	3b04      	subs	r3, #4
 800bebe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	f06f 0202 	mvn.w	r2, #2
 800bec6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	3b20      	subs	r3, #32
 800becc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bece:	68fb      	ldr	r3, [r7, #12]
}
 800bed0:	4618      	mov	r0, r3
 800bed2:	3714      	adds	r7, #20
 800bed4:	46bd      	mov	sp, r7
 800bed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beda:	4770      	bx	lr
 800bedc:	0800bee1 	.word	0x0800bee1

0800bee0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bee0:	b480      	push	{r7}
 800bee2:	b083      	sub	sp, #12
 800bee4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bee6:	2300      	movs	r3, #0
 800bee8:	603b      	str	r3, [r7, #0]
	__asm volatile
 800beea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beee:	f383 8811 	msr	BASEPRI, r3
 800bef2:	f3bf 8f6f 	isb	sy
 800bef6:	f3bf 8f4f 	dsb	sy
 800befa:	607b      	str	r3, [r7, #4]
}
 800befc:	bf00      	nop

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800befe:	bf00      	nop
 800bf00:	683b      	ldr	r3, [r7, #0]
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d0fc      	beq.n	800bf00 <prvTaskExitError+0x20>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bf06:	bf00      	nop
 800bf08:	bf00      	nop
 800bf0a:	370c      	adds	r7, #12
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf12:	4770      	bx	lr
	...

0800bf20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bf20:	4b07      	ldr	r3, [pc, #28]	@ (800bf40 <pxCurrentTCBConst2>)
 800bf22:	6819      	ldr	r1, [r3, #0]
 800bf24:	6808      	ldr	r0, [r1, #0]
 800bf26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf2a:	f380 8809 	msr	PSP, r0
 800bf2e:	f3bf 8f6f 	isb	sy
 800bf32:	f04f 0000 	mov.w	r0, #0
 800bf36:	f380 8811 	msr	BASEPRI, r0
 800bf3a:	4770      	bx	lr
 800bf3c:	f3af 8000 	nop.w

0800bf40 <pxCurrentTCBConst2>:
 800bf40:	24000d1c 	.word	0x24000d1c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bf44:	bf00      	nop
 800bf46:	bf00      	nop

0800bf48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bf48:	4808      	ldr	r0, [pc, #32]	@ (800bf6c <prvPortStartFirstTask+0x24>)
 800bf4a:	6800      	ldr	r0, [r0, #0]
 800bf4c:	6800      	ldr	r0, [r0, #0]
 800bf4e:	f380 8808 	msr	MSP, r0
 800bf52:	f04f 0000 	mov.w	r0, #0
 800bf56:	f380 8814 	msr	CONTROL, r0
 800bf5a:	b662      	cpsie	i
 800bf5c:	b661      	cpsie	f
 800bf5e:	f3bf 8f4f 	dsb	sy
 800bf62:	f3bf 8f6f 	isb	sy
 800bf66:	df00      	svc	0
 800bf68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bf6a:	bf00      	nop
 800bf6c:	e000ed08 	.word	0xe000ed08

0800bf70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bf70:	b580      	push	{r7, lr}
 800bf72:	af00      	add	r7, sp, #0
		*pucFirstUserPriorityRegister = ulOriginalPriority;
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bf74:	4b10      	ldr	r3, [pc, #64]	@ (800bfb8 <xPortStartScheduler+0x48>)
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	4a0f      	ldr	r2, [pc, #60]	@ (800bfb8 <xPortStartScheduler+0x48>)
 800bf7a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800bf7e:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bf80:	4b0d      	ldr	r3, [pc, #52]	@ (800bfb8 <xPortStartScheduler+0x48>)
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	4a0c      	ldr	r2, [pc, #48]	@ (800bfb8 <xPortStartScheduler+0x48>)
 800bf86:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800bf8a:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bf8c:	f000 f8a6 	bl	800c0dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bf90:	4b0a      	ldr	r3, [pc, #40]	@ (800bfbc <xPortStartScheduler+0x4c>)
 800bf92:	2200      	movs	r2, #0
 800bf94:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bf96:	f000 f8c5 	bl	800c124 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bf9a:	4b09      	ldr	r3, [pc, #36]	@ (800bfc0 <xPortStartScheduler+0x50>)
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	4a08      	ldr	r2, [pc, #32]	@ (800bfc0 <xPortStartScheduler+0x50>)
 800bfa0:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800bfa4:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bfa6:	f7ff ffcf 	bl	800bf48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bfaa:	f7ff f9a3 	bl	800b2f4 <vTaskSwitchContext>
	prvTaskExitError();
 800bfae:	f7ff ff97 	bl	800bee0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bfb2:	2300      	movs	r3, #0
}
 800bfb4:	4618      	mov	r0, r3
 800bfb6:	bd80      	pop	{r7, pc}
 800bfb8:	e000ed20 	.word	0xe000ed20
 800bfbc:	24000010 	.word	0x24000010
 800bfc0:	e000ef34 	.word	0xe000ef34

0800bfc4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bfc4:	b480      	push	{r7}
 800bfc6:	b083      	sub	sp, #12
 800bfc8:	af00      	add	r7, sp, #0
	__asm volatile
 800bfca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfce:	f383 8811 	msr	BASEPRI, r3
 800bfd2:	f3bf 8f6f 	isb	sy
 800bfd6:	f3bf 8f4f 	dsb	sy
 800bfda:	607b      	str	r3, [r7, #4]
}
 800bfdc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bfde:	4b05      	ldr	r3, [pc, #20]	@ (800bff4 <vPortEnterCritical+0x30>)
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	3301      	adds	r3, #1
 800bfe4:	4a03      	ldr	r2, [pc, #12]	@ (800bff4 <vPortEnterCritical+0x30>)
 800bfe6:	6013      	str	r3, [r2, #0]
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
 800bfe8:	bf00      	nop
 800bfea:	370c      	adds	r7, #12
 800bfec:	46bd      	mov	sp, r7
 800bfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff2:	4770      	bx	lr
 800bff4:	24000010 	.word	0x24000010

0800bff8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bff8:	b480      	push	{r7}
 800bffa:	b083      	sub	sp, #12
 800bffc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
	uxCriticalNesting--;
 800bffe:	4b0a      	ldr	r3, [pc, #40]	@ (800c028 <vPortExitCritical+0x30>)
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	3b01      	subs	r3, #1
 800c004:	4a08      	ldr	r2, [pc, #32]	@ (800c028 <vPortExitCritical+0x30>)
 800c006:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c008:	4b07      	ldr	r3, [pc, #28]	@ (800c028 <vPortExitCritical+0x30>)
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d105      	bne.n	800c01c <vPortExitCritical+0x24>
 800c010:	2300      	movs	r3, #0
 800c012:	607b      	str	r3, [r7, #4]
	__asm volatile
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	f383 8811 	msr	BASEPRI, r3
}
 800c01a:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c01c:	bf00      	nop
 800c01e:	370c      	adds	r7, #12
 800c020:	46bd      	mov	sp, r7
 800c022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c026:	4770      	bx	lr
 800c028:	24000010 	.word	0x24000010
 800c02c:	00000000 	.word	0x00000000

0800c030 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c030:	f3ef 8009 	mrs	r0, PSP
 800c034:	f3bf 8f6f 	isb	sy
 800c038:	4b15      	ldr	r3, [pc, #84]	@ (800c090 <pxCurrentTCBConst>)
 800c03a:	681a      	ldr	r2, [r3, #0]
 800c03c:	f01e 0f10 	tst.w	lr, #16
 800c040:	bf08      	it	eq
 800c042:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c046:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c04a:	6010      	str	r0, [r2, #0]
 800c04c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c050:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c054:	f380 8811 	msr	BASEPRI, r0
 800c058:	f3bf 8f4f 	dsb	sy
 800c05c:	f3bf 8f6f 	isb	sy
 800c060:	f7ff f948 	bl	800b2f4 <vTaskSwitchContext>
 800c064:	f04f 0000 	mov.w	r0, #0
 800c068:	f380 8811 	msr	BASEPRI, r0
 800c06c:	bc09      	pop	{r0, r3}
 800c06e:	6819      	ldr	r1, [r3, #0]
 800c070:	6808      	ldr	r0, [r1, #0]
 800c072:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c076:	f01e 0f10 	tst.w	lr, #16
 800c07a:	bf08      	it	eq
 800c07c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c080:	f380 8809 	msr	PSP, r0
 800c084:	f3bf 8f6f 	isb	sy
 800c088:	4770      	bx	lr
 800c08a:	bf00      	nop
 800c08c:	f3af 8000 	nop.w

0800c090 <pxCurrentTCBConst>:
 800c090:	24000d1c 	.word	0x24000d1c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c094:	bf00      	nop
 800c096:	bf00      	nop

0800c098 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c098:	b580      	push	{r7, lr}
 800c09a:	b082      	sub	sp, #8
 800c09c:	af00      	add	r7, sp, #0
	__asm volatile
 800c09e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0a2:	f383 8811 	msr	BASEPRI, r3
 800c0a6:	f3bf 8f6f 	isb	sy
 800c0aa:	f3bf 8f4f 	dsb	sy
 800c0ae:	607b      	str	r3, [r7, #4]
}
 800c0b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c0b2:	f7ff f877 	bl	800b1a4 <xTaskIncrementTick>
 800c0b6:	4603      	mov	r3, r0
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d003      	beq.n	800c0c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c0bc:	4b06      	ldr	r3, [pc, #24]	@ (800c0d8 <xPortSysTickHandler+0x40>)
 800c0be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c0c2:	601a      	str	r2, [r3, #0]
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c0c8:	683b      	ldr	r3, [r7, #0]
 800c0ca:	f383 8811 	msr	BASEPRI, r3
}
 800c0ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c0d0:	bf00      	nop
 800c0d2:	3708      	adds	r7, #8
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	bd80      	pop	{r7, pc}
 800c0d8:	e000ed04 	.word	0xe000ed04

0800c0dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c0dc:	b480      	push	{r7}
 800c0de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c0e0:	4b0b      	ldr	r3, [pc, #44]	@ (800c110 <vPortSetupTimerInterrupt+0x34>)
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c0e6:	4b0b      	ldr	r3, [pc, #44]	@ (800c114 <vPortSetupTimerInterrupt+0x38>)
 800c0e8:	2200      	movs	r2, #0
 800c0ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c0ec:	4b0a      	ldr	r3, [pc, #40]	@ (800c118 <vPortSetupTimerInterrupt+0x3c>)
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	4a0a      	ldr	r2, [pc, #40]	@ (800c11c <vPortSetupTimerInterrupt+0x40>)
 800c0f2:	fba2 2303 	umull	r2, r3, r2, r3
 800c0f6:	099b      	lsrs	r3, r3, #6
 800c0f8:	4a09      	ldr	r2, [pc, #36]	@ (800c120 <vPortSetupTimerInterrupt+0x44>)
 800c0fa:	3b01      	subs	r3, #1
 800c0fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c0fe:	4b04      	ldr	r3, [pc, #16]	@ (800c110 <vPortSetupTimerInterrupt+0x34>)
 800c100:	2207      	movs	r2, #7
 800c102:	601a      	str	r2, [r3, #0]
}
 800c104:	bf00      	nop
 800c106:	46bd      	mov	sp, r7
 800c108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c10c:	4770      	bx	lr
 800c10e:	bf00      	nop
 800c110:	e000e010 	.word	0xe000e010
 800c114:	e000e018 	.word	0xe000e018
 800c118:	24000000 	.word	0x24000000
 800c11c:	10624dd3 	.word	0x10624dd3
 800c120:	e000e014 	.word	0xe000e014

0800c124 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c124:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c134 <vPortEnableVFP+0x10>
 800c128:	6801      	ldr	r1, [r0, #0]
 800c12a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c12e:	6001      	str	r1, [r0, #0]
 800c130:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c132:	bf00      	nop
 800c134:	e000ed88 	.word	0xe000ed88

0800c138 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c138:	b580      	push	{r7, lr}
 800c13a:	b086      	sub	sp, #24
 800c13c:	af00      	add	r7, sp, #0
 800c13e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c140:	2300      	movs	r3, #0
 800c142:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800c144:	f7fe ff82 	bl	800b04c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c148:	4b42      	ldr	r3, [pc, #264]	@ (800c254 <pvPortMalloc+0x11c>)
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d101      	bne.n	800c154 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c150:	f000 f8cc 	bl	800c2ec <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c154:	4b40      	ldr	r3, [pc, #256]	@ (800c258 <pvPortMalloc+0x120>)
 800c156:	681a      	ldr	r2, [r3, #0]
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	4013      	ands	r3, r2
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d172      	bne.n	800c246 <pvPortMalloc+0x10e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	2b00      	cmp	r3, #0
 800c164:	d00d      	beq.n	800c182 <pvPortMalloc+0x4a>
			{
				xWantedSize += xHeapStructSize;
 800c166:	2208      	movs	r2, #8
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	4413      	add	r3, r2
 800c16c:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	f003 0307 	and.w	r3, r3, #7
 800c174:	2b00      	cmp	r3, #0
 800c176:	d004      	beq.n	800c182 <pvPortMalloc+0x4a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	f023 0307 	bic.w	r3, r3, #7
 800c17e:	3308      	adds	r3, #8
 800c180:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d05e      	beq.n	800c246 <pvPortMalloc+0x10e>
 800c188:	4b34      	ldr	r3, [pc, #208]	@ (800c25c <pvPortMalloc+0x124>)
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	687a      	ldr	r2, [r7, #4]
 800c18e:	429a      	cmp	r2, r3
 800c190:	d859      	bhi.n	800c246 <pvPortMalloc+0x10e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c192:	4b33      	ldr	r3, [pc, #204]	@ (800c260 <pvPortMalloc+0x128>)
 800c194:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800c196:	4b32      	ldr	r3, [pc, #200]	@ (800c260 <pvPortMalloc+0x128>)
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c19c:	e004      	b.n	800c1a8 <pvPortMalloc+0x70>
				{
					pxPreviousBlock = pxBlock;
 800c19e:	697b      	ldr	r3, [r7, #20]
 800c1a0:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c1a2:	697b      	ldr	r3, [r7, #20]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c1a8:	697b      	ldr	r3, [r7, #20]
 800c1aa:	685b      	ldr	r3, [r3, #4]
 800c1ac:	687a      	ldr	r2, [r7, #4]
 800c1ae:	429a      	cmp	r2, r3
 800c1b0:	d903      	bls.n	800c1ba <pvPortMalloc+0x82>
 800c1b2:	697b      	ldr	r3, [r7, #20]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d1f1      	bne.n	800c19e <pvPortMalloc+0x66>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c1ba:	4b26      	ldr	r3, [pc, #152]	@ (800c254 <pvPortMalloc+0x11c>)
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	697a      	ldr	r2, [r7, #20]
 800c1c0:	429a      	cmp	r2, r3
 800c1c2:	d040      	beq.n	800c246 <pvPortMalloc+0x10e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c1c4:	693b      	ldr	r3, [r7, #16]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	2208      	movs	r2, #8
 800c1ca:	4413      	add	r3, r2
 800c1cc:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c1ce:	697b      	ldr	r3, [r7, #20]
 800c1d0:	681a      	ldr	r2, [r3, #0]
 800c1d2:	693b      	ldr	r3, [r7, #16]
 800c1d4:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c1d6:	697b      	ldr	r3, [r7, #20]
 800c1d8:	685a      	ldr	r2, [r3, #4]
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	1ad2      	subs	r2, r2, r3
 800c1de:	2308      	movs	r3, #8
 800c1e0:	005b      	lsls	r3, r3, #1
 800c1e2:	429a      	cmp	r2, r3
 800c1e4:	d90f      	bls.n	800c206 <pvPortMalloc+0xce>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c1e6:	697a      	ldr	r2, [r7, #20]
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	4413      	add	r3, r2
 800c1ec:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c1ee:	697b      	ldr	r3, [r7, #20]
 800c1f0:	685a      	ldr	r2, [r3, #4]
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	1ad2      	subs	r2, r2, r3
 800c1f6:	68bb      	ldr	r3, [r7, #8]
 800c1f8:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c1fa:	697b      	ldr	r3, [r7, #20]
 800c1fc:	687a      	ldr	r2, [r7, #4]
 800c1fe:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c200:	68b8      	ldr	r0, [r7, #8]
 800c202:	f000 f8d5 	bl	800c3b0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c206:	4b15      	ldr	r3, [pc, #84]	@ (800c25c <pvPortMalloc+0x124>)
 800c208:	681a      	ldr	r2, [r3, #0]
 800c20a:	697b      	ldr	r3, [r7, #20]
 800c20c:	685b      	ldr	r3, [r3, #4]
 800c20e:	1ad3      	subs	r3, r2, r3
 800c210:	4a12      	ldr	r2, [pc, #72]	@ (800c25c <pvPortMalloc+0x124>)
 800c212:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c214:	4b11      	ldr	r3, [pc, #68]	@ (800c25c <pvPortMalloc+0x124>)
 800c216:	681a      	ldr	r2, [r3, #0]
 800c218:	4b12      	ldr	r3, [pc, #72]	@ (800c264 <pvPortMalloc+0x12c>)
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	429a      	cmp	r2, r3
 800c21e:	d203      	bcs.n	800c228 <pvPortMalloc+0xf0>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c220:	4b0e      	ldr	r3, [pc, #56]	@ (800c25c <pvPortMalloc+0x124>)
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	4a0f      	ldr	r2, [pc, #60]	@ (800c264 <pvPortMalloc+0x12c>)
 800c226:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c228:	697b      	ldr	r3, [r7, #20]
 800c22a:	685a      	ldr	r2, [r3, #4]
 800c22c:	4b0a      	ldr	r3, [pc, #40]	@ (800c258 <pvPortMalloc+0x120>)
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	431a      	orrs	r2, r3
 800c232:	697b      	ldr	r3, [r7, #20]
 800c234:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c236:	697b      	ldr	r3, [r7, #20]
 800c238:	2200      	movs	r2, #0
 800c23a:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c23c:	4b0a      	ldr	r3, [pc, #40]	@ (800c268 <pvPortMalloc+0x130>)
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	3301      	adds	r3, #1
 800c242:	4a09      	ldr	r2, [pc, #36]	@ (800c268 <pvPortMalloc+0x130>)
 800c244:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c246:	f7fe ff0f 	bl	800b068 <xTaskResumeAll>
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
 800c24a:	68fb      	ldr	r3, [r7, #12]
}
 800c24c:	4618      	mov	r0, r3
 800c24e:	3718      	adds	r7, #24
 800c250:	46bd      	mov	sp, r7
 800c252:	bd80      	pop	{r7, pc}
 800c254:	24004f54 	.word	0x24004f54
 800c258:	24004f68 	.word	0x24004f68
 800c25c:	24004f58 	.word	0x24004f58
 800c260:	24004f4c 	.word	0x24004f4c
 800c264:	24004f5c 	.word	0x24004f5c
 800c268:	24004f60 	.word	0x24004f60

0800c26c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c26c:	b580      	push	{r7, lr}
 800c26e:	b084      	sub	sp, #16
 800c270:	af00      	add	r7, sp, #0
 800c272:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d02c      	beq.n	800c2d8 <vPortFree+0x6c>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c27e:	2308      	movs	r3, #8
 800c280:	425b      	negs	r3, r3
 800c282:	68fa      	ldr	r2, [r7, #12]
 800c284:	4413      	add	r3, r2
 800c286:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
		configASSERT( pxLink->pxNextFreeBlock == NULL );

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c28c:	68bb      	ldr	r3, [r7, #8]
 800c28e:	685a      	ldr	r2, [r3, #4]
 800c290:	4b13      	ldr	r3, [pc, #76]	@ (800c2e0 <vPortFree+0x74>)
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	4013      	ands	r3, r2
 800c296:	2b00      	cmp	r3, #0
 800c298:	d01e      	beq.n	800c2d8 <vPortFree+0x6c>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c29a:	68bb      	ldr	r3, [r7, #8]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d11a      	bne.n	800c2d8 <vPortFree+0x6c>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c2a2:	68bb      	ldr	r3, [r7, #8]
 800c2a4:	685a      	ldr	r2, [r3, #4]
 800c2a6:	4b0e      	ldr	r3, [pc, #56]	@ (800c2e0 <vPortFree+0x74>)
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	43db      	mvns	r3, r3
 800c2ac:	401a      	ands	r2, r3
 800c2ae:	68bb      	ldr	r3, [r7, #8]
 800c2b0:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c2b2:	f7fe fecb 	bl	800b04c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c2b6:	68bb      	ldr	r3, [r7, #8]
 800c2b8:	685a      	ldr	r2, [r3, #4]
 800c2ba:	4b0a      	ldr	r3, [pc, #40]	@ (800c2e4 <vPortFree+0x78>)
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	4413      	add	r3, r2
 800c2c0:	4a08      	ldr	r2, [pc, #32]	@ (800c2e4 <vPortFree+0x78>)
 800c2c2:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c2c4:	68b8      	ldr	r0, [r7, #8]
 800c2c6:	f000 f873 	bl	800c3b0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c2ca:	4b07      	ldr	r3, [pc, #28]	@ (800c2e8 <vPortFree+0x7c>)
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	3301      	adds	r3, #1
 800c2d0:	4a05      	ldr	r2, [pc, #20]	@ (800c2e8 <vPortFree+0x7c>)
 800c2d2:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c2d4:	f7fe fec8 	bl	800b068 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c2d8:	bf00      	nop
 800c2da:	3710      	adds	r7, #16
 800c2dc:	46bd      	mov	sp, r7
 800c2de:	bd80      	pop	{r7, pc}
 800c2e0:	24004f68 	.word	0x24004f68
 800c2e4:	24004f58 	.word	0x24004f58
 800c2e8:	24004f64 	.word	0x24004f64

0800c2ec <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c2ec:	b480      	push	{r7}
 800c2ee:	b085      	sub	sp, #20
 800c2f0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c2f2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800c2f6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c2f8:	4b27      	ldr	r3, [pc, #156]	@ (800c398 <prvHeapInit+0xac>)
 800c2fa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	f003 0307 	and.w	r3, r3, #7
 800c302:	2b00      	cmp	r3, #0
 800c304:	d00c      	beq.n	800c320 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	3307      	adds	r3, #7
 800c30a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	f023 0307 	bic.w	r3, r3, #7
 800c312:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c314:	68ba      	ldr	r2, [r7, #8]
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	1ad3      	subs	r3, r2, r3
 800c31a:	4a1f      	ldr	r2, [pc, #124]	@ (800c398 <prvHeapInit+0xac>)
 800c31c:	4413      	add	r3, r2
 800c31e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c324:	4a1d      	ldr	r2, [pc, #116]	@ (800c39c <prvHeapInit+0xb0>)
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c32a:	4b1c      	ldr	r3, [pc, #112]	@ (800c39c <prvHeapInit+0xb0>)
 800c32c:	2200      	movs	r2, #0
 800c32e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	68ba      	ldr	r2, [r7, #8]
 800c334:	4413      	add	r3, r2
 800c336:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c338:	2208      	movs	r2, #8
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	1a9b      	subs	r3, r3, r2
 800c33e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	f023 0307 	bic.w	r3, r3, #7
 800c346:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	4a15      	ldr	r2, [pc, #84]	@ (800c3a0 <prvHeapInit+0xb4>)
 800c34c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c34e:	4b14      	ldr	r3, [pc, #80]	@ (800c3a0 <prvHeapInit+0xb4>)
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	2200      	movs	r2, #0
 800c354:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c356:	4b12      	ldr	r3, [pc, #72]	@ (800c3a0 <prvHeapInit+0xb4>)
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	2200      	movs	r2, #0
 800c35c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c362:	683b      	ldr	r3, [r7, #0]
 800c364:	68fa      	ldr	r2, [r7, #12]
 800c366:	1ad2      	subs	r2, r2, r3
 800c368:	683b      	ldr	r3, [r7, #0]
 800c36a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c36c:	4b0c      	ldr	r3, [pc, #48]	@ (800c3a0 <prvHeapInit+0xb4>)
 800c36e:	681a      	ldr	r2, [r3, #0]
 800c370:	683b      	ldr	r3, [r7, #0]
 800c372:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c374:	683b      	ldr	r3, [r7, #0]
 800c376:	685b      	ldr	r3, [r3, #4]
 800c378:	4a0a      	ldr	r2, [pc, #40]	@ (800c3a4 <prvHeapInit+0xb8>)
 800c37a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c37c:	683b      	ldr	r3, [r7, #0]
 800c37e:	685b      	ldr	r3, [r3, #4]
 800c380:	4a09      	ldr	r2, [pc, #36]	@ (800c3a8 <prvHeapInit+0xbc>)
 800c382:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c384:	4b09      	ldr	r3, [pc, #36]	@ (800c3ac <prvHeapInit+0xc0>)
 800c386:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c38a:	601a      	str	r2, [r3, #0]
}
 800c38c:	bf00      	nop
 800c38e:	3714      	adds	r7, #20
 800c390:	46bd      	mov	sp, r7
 800c392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c396:	4770      	bx	lr
 800c398:	2400134c 	.word	0x2400134c
 800c39c:	24004f4c 	.word	0x24004f4c
 800c3a0:	24004f54 	.word	0x24004f54
 800c3a4:	24004f5c 	.word	0x24004f5c
 800c3a8:	24004f58 	.word	0x24004f58
 800c3ac:	24004f68 	.word	0x24004f68

0800c3b0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c3b0:	b480      	push	{r7}
 800c3b2:	b085      	sub	sp, #20
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c3b8:	4b28      	ldr	r3, [pc, #160]	@ (800c45c <prvInsertBlockIntoFreeList+0xac>)
 800c3ba:	60fb      	str	r3, [r7, #12]
 800c3bc:	e002      	b.n	800c3c4 <prvInsertBlockIntoFreeList+0x14>
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	60fb      	str	r3, [r7, #12]
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	687a      	ldr	r2, [r7, #4]
 800c3ca:	429a      	cmp	r2, r3
 800c3cc:	d8f7      	bhi.n	800c3be <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	685b      	ldr	r3, [r3, #4]
 800c3d6:	68ba      	ldr	r2, [r7, #8]
 800c3d8:	4413      	add	r3, r2
 800c3da:	687a      	ldr	r2, [r7, #4]
 800c3dc:	429a      	cmp	r2, r3
 800c3de:	d108      	bne.n	800c3f2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	685a      	ldr	r2, [r3, #4]
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	685b      	ldr	r3, [r3, #4]
 800c3e8:	441a      	add	r2, r3
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	685b      	ldr	r3, [r3, #4]
 800c3fa:	68ba      	ldr	r2, [r7, #8]
 800c3fc:	441a      	add	r2, r3
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	429a      	cmp	r2, r3
 800c404:	d118      	bne.n	800c438 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	681a      	ldr	r2, [r3, #0]
 800c40a:	4b15      	ldr	r3, [pc, #84]	@ (800c460 <prvInsertBlockIntoFreeList+0xb0>)
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	429a      	cmp	r2, r3
 800c410:	d00d      	beq.n	800c42e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	685a      	ldr	r2, [r3, #4]
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	685b      	ldr	r3, [r3, #4]
 800c41c:	441a      	add	r2, r3
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	681a      	ldr	r2, [r3, #0]
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	601a      	str	r2, [r3, #0]
 800c42c:	e008      	b.n	800c440 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c42e:	4b0c      	ldr	r3, [pc, #48]	@ (800c460 <prvInsertBlockIntoFreeList+0xb0>)
 800c430:	681a      	ldr	r2, [r3, #0]
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	601a      	str	r2, [r3, #0]
 800c436:	e003      	b.n	800c440 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	681a      	ldr	r2, [r3, #0]
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c440:	68fa      	ldr	r2, [r7, #12]
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	429a      	cmp	r2, r3
 800c446:	d002      	beq.n	800c44e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	687a      	ldr	r2, [r7, #4]
 800c44c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c44e:	bf00      	nop
 800c450:	3714      	adds	r7, #20
 800c452:	46bd      	mov	sp, r7
 800c454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c458:	4770      	bx	lr
 800c45a:	bf00      	nop
 800c45c:	24004f4c 	.word	0x24004f4c
 800c460:	24004f54 	.word	0x24004f54

0800c464 <__cvt>:
 800c464:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c466:	ed2d 8b02 	vpush	{d8}
 800c46a:	eeb0 8b40 	vmov.f64	d8, d0
 800c46e:	b085      	sub	sp, #20
 800c470:	4617      	mov	r7, r2
 800c472:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800c474:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c476:	ee18 2a90 	vmov	r2, s17
 800c47a:	f025 0520 	bic.w	r5, r5, #32
 800c47e:	2a00      	cmp	r2, #0
 800c480:	bfb6      	itet	lt
 800c482:	222d      	movlt	r2, #45	@ 0x2d
 800c484:	2200      	movge	r2, #0
 800c486:	eeb1 8b40 	vneglt.f64	d8, d0
 800c48a:	2d46      	cmp	r5, #70	@ 0x46
 800c48c:	460c      	mov	r4, r1
 800c48e:	701a      	strb	r2, [r3, #0]
 800c490:	d004      	beq.n	800c49c <__cvt+0x38>
 800c492:	2d45      	cmp	r5, #69	@ 0x45
 800c494:	d100      	bne.n	800c498 <__cvt+0x34>
 800c496:	3401      	adds	r4, #1
 800c498:	2102      	movs	r1, #2
 800c49a:	e000      	b.n	800c49e <__cvt+0x3a>
 800c49c:	2103      	movs	r1, #3
 800c49e:	ab03      	add	r3, sp, #12
 800c4a0:	9301      	str	r3, [sp, #4]
 800c4a2:	ab02      	add	r3, sp, #8
 800c4a4:	9300      	str	r3, [sp, #0]
 800c4a6:	4622      	mov	r2, r4
 800c4a8:	4633      	mov	r3, r6
 800c4aa:	eeb0 0b48 	vmov.f64	d0, d8
 800c4ae:	f001 f8eb 	bl	800d688 <_dtoa_r>
 800c4b2:	2d47      	cmp	r5, #71	@ 0x47
 800c4b4:	d114      	bne.n	800c4e0 <__cvt+0x7c>
 800c4b6:	07fb      	lsls	r3, r7, #31
 800c4b8:	d50a      	bpl.n	800c4d0 <__cvt+0x6c>
 800c4ba:	1902      	adds	r2, r0, r4
 800c4bc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c4c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4c4:	bf08      	it	eq
 800c4c6:	9203      	streq	r2, [sp, #12]
 800c4c8:	2130      	movs	r1, #48	@ 0x30
 800c4ca:	9b03      	ldr	r3, [sp, #12]
 800c4cc:	4293      	cmp	r3, r2
 800c4ce:	d319      	bcc.n	800c504 <__cvt+0xa0>
 800c4d0:	9b03      	ldr	r3, [sp, #12]
 800c4d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c4d4:	1a1b      	subs	r3, r3, r0
 800c4d6:	6013      	str	r3, [r2, #0]
 800c4d8:	b005      	add	sp, #20
 800c4da:	ecbd 8b02 	vpop	{d8}
 800c4de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c4e0:	2d46      	cmp	r5, #70	@ 0x46
 800c4e2:	eb00 0204 	add.w	r2, r0, r4
 800c4e6:	d1e9      	bne.n	800c4bc <__cvt+0x58>
 800c4e8:	7803      	ldrb	r3, [r0, #0]
 800c4ea:	2b30      	cmp	r3, #48	@ 0x30
 800c4ec:	d107      	bne.n	800c4fe <__cvt+0x9a>
 800c4ee:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c4f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4f6:	bf1c      	itt	ne
 800c4f8:	f1c4 0401 	rsbne	r4, r4, #1
 800c4fc:	6034      	strne	r4, [r6, #0]
 800c4fe:	6833      	ldr	r3, [r6, #0]
 800c500:	441a      	add	r2, r3
 800c502:	e7db      	b.n	800c4bc <__cvt+0x58>
 800c504:	1c5c      	adds	r4, r3, #1
 800c506:	9403      	str	r4, [sp, #12]
 800c508:	7019      	strb	r1, [r3, #0]
 800c50a:	e7de      	b.n	800c4ca <__cvt+0x66>

0800c50c <__exponent>:
 800c50c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c50e:	2900      	cmp	r1, #0
 800c510:	bfba      	itte	lt
 800c512:	4249      	neglt	r1, r1
 800c514:	232d      	movlt	r3, #45	@ 0x2d
 800c516:	232b      	movge	r3, #43	@ 0x2b
 800c518:	2909      	cmp	r1, #9
 800c51a:	7002      	strb	r2, [r0, #0]
 800c51c:	7043      	strb	r3, [r0, #1]
 800c51e:	dd29      	ble.n	800c574 <__exponent+0x68>
 800c520:	f10d 0307 	add.w	r3, sp, #7
 800c524:	461d      	mov	r5, r3
 800c526:	270a      	movs	r7, #10
 800c528:	461a      	mov	r2, r3
 800c52a:	fbb1 f6f7 	udiv	r6, r1, r7
 800c52e:	fb07 1416 	mls	r4, r7, r6, r1
 800c532:	3430      	adds	r4, #48	@ 0x30
 800c534:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c538:	460c      	mov	r4, r1
 800c53a:	2c63      	cmp	r4, #99	@ 0x63
 800c53c:	f103 33ff 	add.w	r3, r3, #4294967295
 800c540:	4631      	mov	r1, r6
 800c542:	dcf1      	bgt.n	800c528 <__exponent+0x1c>
 800c544:	3130      	adds	r1, #48	@ 0x30
 800c546:	1e94      	subs	r4, r2, #2
 800c548:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c54c:	1c41      	adds	r1, r0, #1
 800c54e:	4623      	mov	r3, r4
 800c550:	42ab      	cmp	r3, r5
 800c552:	d30a      	bcc.n	800c56a <__exponent+0x5e>
 800c554:	f10d 0309 	add.w	r3, sp, #9
 800c558:	1a9b      	subs	r3, r3, r2
 800c55a:	42ac      	cmp	r4, r5
 800c55c:	bf88      	it	hi
 800c55e:	2300      	movhi	r3, #0
 800c560:	3302      	adds	r3, #2
 800c562:	4403      	add	r3, r0
 800c564:	1a18      	subs	r0, r3, r0
 800c566:	b003      	add	sp, #12
 800c568:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c56a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c56e:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c572:	e7ed      	b.n	800c550 <__exponent+0x44>
 800c574:	2330      	movs	r3, #48	@ 0x30
 800c576:	3130      	adds	r1, #48	@ 0x30
 800c578:	7083      	strb	r3, [r0, #2]
 800c57a:	70c1      	strb	r1, [r0, #3]
 800c57c:	1d03      	adds	r3, r0, #4
 800c57e:	e7f1      	b.n	800c564 <__exponent+0x58>

0800c580 <_printf_float>:
 800c580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c584:	b08d      	sub	sp, #52	@ 0x34
 800c586:	460c      	mov	r4, r1
 800c588:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c58c:	4616      	mov	r6, r2
 800c58e:	461f      	mov	r7, r3
 800c590:	4605      	mov	r5, r0
 800c592:	f000 ff07 	bl	800d3a4 <_localeconv_r>
 800c596:	f8d0 b000 	ldr.w	fp, [r0]
 800c59a:	4658      	mov	r0, fp
 800c59c:	f7f3 ff00 	bl	80003a0 <strlen>
 800c5a0:	2300      	movs	r3, #0
 800c5a2:	930a      	str	r3, [sp, #40]	@ 0x28
 800c5a4:	f8d8 3000 	ldr.w	r3, [r8]
 800c5a8:	f894 9018 	ldrb.w	r9, [r4, #24]
 800c5ac:	6822      	ldr	r2, [r4, #0]
 800c5ae:	9005      	str	r0, [sp, #20]
 800c5b0:	3307      	adds	r3, #7
 800c5b2:	f023 0307 	bic.w	r3, r3, #7
 800c5b6:	f103 0108 	add.w	r1, r3, #8
 800c5ba:	f8c8 1000 	str.w	r1, [r8]
 800c5be:	ed93 0b00 	vldr	d0, [r3]
 800c5c2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800c820 <_printf_float+0x2a0>
 800c5c6:	eeb0 7bc0 	vabs.f64	d7, d0
 800c5ca:	eeb4 7b46 	vcmp.f64	d7, d6
 800c5ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5d2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800c5d6:	dd24      	ble.n	800c622 <_printf_float+0xa2>
 800c5d8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800c5dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5e0:	d502      	bpl.n	800c5e8 <_printf_float+0x68>
 800c5e2:	232d      	movs	r3, #45	@ 0x2d
 800c5e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c5e8:	498f      	ldr	r1, [pc, #572]	@ (800c828 <_printf_float+0x2a8>)
 800c5ea:	4b90      	ldr	r3, [pc, #576]	@ (800c82c <_printf_float+0x2ac>)
 800c5ec:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800c5f0:	bf8c      	ite	hi
 800c5f2:	4688      	movhi	r8, r1
 800c5f4:	4698      	movls	r8, r3
 800c5f6:	f022 0204 	bic.w	r2, r2, #4
 800c5fa:	2303      	movs	r3, #3
 800c5fc:	6123      	str	r3, [r4, #16]
 800c5fe:	6022      	str	r2, [r4, #0]
 800c600:	f04f 0a00 	mov.w	sl, #0
 800c604:	9700      	str	r7, [sp, #0]
 800c606:	4633      	mov	r3, r6
 800c608:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c60a:	4621      	mov	r1, r4
 800c60c:	4628      	mov	r0, r5
 800c60e:	f000 f9d1 	bl	800c9b4 <_printf_common>
 800c612:	3001      	adds	r0, #1
 800c614:	f040 8089 	bne.w	800c72a <_printf_float+0x1aa>
 800c618:	f04f 30ff 	mov.w	r0, #4294967295
 800c61c:	b00d      	add	sp, #52	@ 0x34
 800c61e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c622:	eeb4 0b40 	vcmp.f64	d0, d0
 800c626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c62a:	d709      	bvc.n	800c640 <_printf_float+0xc0>
 800c62c:	ee10 3a90 	vmov	r3, s1
 800c630:	2b00      	cmp	r3, #0
 800c632:	bfbc      	itt	lt
 800c634:	232d      	movlt	r3, #45	@ 0x2d
 800c636:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c63a:	497d      	ldr	r1, [pc, #500]	@ (800c830 <_printf_float+0x2b0>)
 800c63c:	4b7d      	ldr	r3, [pc, #500]	@ (800c834 <_printf_float+0x2b4>)
 800c63e:	e7d5      	b.n	800c5ec <_printf_float+0x6c>
 800c640:	6863      	ldr	r3, [r4, #4]
 800c642:	1c59      	adds	r1, r3, #1
 800c644:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800c648:	d139      	bne.n	800c6be <_printf_float+0x13e>
 800c64a:	2306      	movs	r3, #6
 800c64c:	6063      	str	r3, [r4, #4]
 800c64e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800c652:	2300      	movs	r3, #0
 800c654:	6022      	str	r2, [r4, #0]
 800c656:	9303      	str	r3, [sp, #12]
 800c658:	ab0a      	add	r3, sp, #40	@ 0x28
 800c65a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800c65e:	ab09      	add	r3, sp, #36	@ 0x24
 800c660:	9300      	str	r3, [sp, #0]
 800c662:	6861      	ldr	r1, [r4, #4]
 800c664:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c668:	4628      	mov	r0, r5
 800c66a:	f7ff fefb 	bl	800c464 <__cvt>
 800c66e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c672:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c674:	4680      	mov	r8, r0
 800c676:	d129      	bne.n	800c6cc <_printf_float+0x14c>
 800c678:	1cc8      	adds	r0, r1, #3
 800c67a:	db02      	blt.n	800c682 <_printf_float+0x102>
 800c67c:	6863      	ldr	r3, [r4, #4]
 800c67e:	4299      	cmp	r1, r3
 800c680:	dd41      	ble.n	800c706 <_printf_float+0x186>
 800c682:	f1a9 0902 	sub.w	r9, r9, #2
 800c686:	fa5f f989 	uxtb.w	r9, r9
 800c68a:	3901      	subs	r1, #1
 800c68c:	464a      	mov	r2, r9
 800c68e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c692:	9109      	str	r1, [sp, #36]	@ 0x24
 800c694:	f7ff ff3a 	bl	800c50c <__exponent>
 800c698:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c69a:	1813      	adds	r3, r2, r0
 800c69c:	2a01      	cmp	r2, #1
 800c69e:	4682      	mov	sl, r0
 800c6a0:	6123      	str	r3, [r4, #16]
 800c6a2:	dc02      	bgt.n	800c6aa <_printf_float+0x12a>
 800c6a4:	6822      	ldr	r2, [r4, #0]
 800c6a6:	07d2      	lsls	r2, r2, #31
 800c6a8:	d501      	bpl.n	800c6ae <_printf_float+0x12e>
 800c6aa:	3301      	adds	r3, #1
 800c6ac:	6123      	str	r3, [r4, #16]
 800c6ae:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d0a6      	beq.n	800c604 <_printf_float+0x84>
 800c6b6:	232d      	movs	r3, #45	@ 0x2d
 800c6b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c6bc:	e7a2      	b.n	800c604 <_printf_float+0x84>
 800c6be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c6c2:	d1c4      	bne.n	800c64e <_printf_float+0xce>
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d1c2      	bne.n	800c64e <_printf_float+0xce>
 800c6c8:	2301      	movs	r3, #1
 800c6ca:	e7bf      	b.n	800c64c <_printf_float+0xcc>
 800c6cc:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800c6d0:	d9db      	bls.n	800c68a <_printf_float+0x10a>
 800c6d2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800c6d6:	d118      	bne.n	800c70a <_printf_float+0x18a>
 800c6d8:	2900      	cmp	r1, #0
 800c6da:	6863      	ldr	r3, [r4, #4]
 800c6dc:	dd0b      	ble.n	800c6f6 <_printf_float+0x176>
 800c6de:	6121      	str	r1, [r4, #16]
 800c6e0:	b913      	cbnz	r3, 800c6e8 <_printf_float+0x168>
 800c6e2:	6822      	ldr	r2, [r4, #0]
 800c6e4:	07d0      	lsls	r0, r2, #31
 800c6e6:	d502      	bpl.n	800c6ee <_printf_float+0x16e>
 800c6e8:	3301      	adds	r3, #1
 800c6ea:	440b      	add	r3, r1
 800c6ec:	6123      	str	r3, [r4, #16]
 800c6ee:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c6f0:	f04f 0a00 	mov.w	sl, #0
 800c6f4:	e7db      	b.n	800c6ae <_printf_float+0x12e>
 800c6f6:	b913      	cbnz	r3, 800c6fe <_printf_float+0x17e>
 800c6f8:	6822      	ldr	r2, [r4, #0]
 800c6fa:	07d2      	lsls	r2, r2, #31
 800c6fc:	d501      	bpl.n	800c702 <_printf_float+0x182>
 800c6fe:	3302      	adds	r3, #2
 800c700:	e7f4      	b.n	800c6ec <_printf_float+0x16c>
 800c702:	2301      	movs	r3, #1
 800c704:	e7f2      	b.n	800c6ec <_printf_float+0x16c>
 800c706:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800c70a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c70c:	4299      	cmp	r1, r3
 800c70e:	db05      	blt.n	800c71c <_printf_float+0x19c>
 800c710:	6823      	ldr	r3, [r4, #0]
 800c712:	6121      	str	r1, [r4, #16]
 800c714:	07d8      	lsls	r0, r3, #31
 800c716:	d5ea      	bpl.n	800c6ee <_printf_float+0x16e>
 800c718:	1c4b      	adds	r3, r1, #1
 800c71a:	e7e7      	b.n	800c6ec <_printf_float+0x16c>
 800c71c:	2900      	cmp	r1, #0
 800c71e:	bfd4      	ite	le
 800c720:	f1c1 0202 	rsble	r2, r1, #2
 800c724:	2201      	movgt	r2, #1
 800c726:	4413      	add	r3, r2
 800c728:	e7e0      	b.n	800c6ec <_printf_float+0x16c>
 800c72a:	6823      	ldr	r3, [r4, #0]
 800c72c:	055a      	lsls	r2, r3, #21
 800c72e:	d407      	bmi.n	800c740 <_printf_float+0x1c0>
 800c730:	6923      	ldr	r3, [r4, #16]
 800c732:	4642      	mov	r2, r8
 800c734:	4631      	mov	r1, r6
 800c736:	4628      	mov	r0, r5
 800c738:	47b8      	blx	r7
 800c73a:	3001      	adds	r0, #1
 800c73c:	d12a      	bne.n	800c794 <_printf_float+0x214>
 800c73e:	e76b      	b.n	800c618 <_printf_float+0x98>
 800c740:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800c744:	f240 80e0 	bls.w	800c908 <_printf_float+0x388>
 800c748:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800c74c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c754:	d133      	bne.n	800c7be <_printf_float+0x23e>
 800c756:	4a38      	ldr	r2, [pc, #224]	@ (800c838 <_printf_float+0x2b8>)
 800c758:	2301      	movs	r3, #1
 800c75a:	4631      	mov	r1, r6
 800c75c:	4628      	mov	r0, r5
 800c75e:	47b8      	blx	r7
 800c760:	3001      	adds	r0, #1
 800c762:	f43f af59 	beq.w	800c618 <_printf_float+0x98>
 800c766:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c76a:	4543      	cmp	r3, r8
 800c76c:	db02      	blt.n	800c774 <_printf_float+0x1f4>
 800c76e:	6823      	ldr	r3, [r4, #0]
 800c770:	07d8      	lsls	r0, r3, #31
 800c772:	d50f      	bpl.n	800c794 <_printf_float+0x214>
 800c774:	9b05      	ldr	r3, [sp, #20]
 800c776:	465a      	mov	r2, fp
 800c778:	4631      	mov	r1, r6
 800c77a:	4628      	mov	r0, r5
 800c77c:	47b8      	blx	r7
 800c77e:	3001      	adds	r0, #1
 800c780:	f43f af4a 	beq.w	800c618 <_printf_float+0x98>
 800c784:	f04f 0900 	mov.w	r9, #0
 800c788:	f108 38ff 	add.w	r8, r8, #4294967295
 800c78c:	f104 0a1a 	add.w	sl, r4, #26
 800c790:	45c8      	cmp	r8, r9
 800c792:	dc09      	bgt.n	800c7a8 <_printf_float+0x228>
 800c794:	6823      	ldr	r3, [r4, #0]
 800c796:	079b      	lsls	r3, r3, #30
 800c798:	f100 8107 	bmi.w	800c9aa <_printf_float+0x42a>
 800c79c:	68e0      	ldr	r0, [r4, #12]
 800c79e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c7a0:	4298      	cmp	r0, r3
 800c7a2:	bfb8      	it	lt
 800c7a4:	4618      	movlt	r0, r3
 800c7a6:	e739      	b.n	800c61c <_printf_float+0x9c>
 800c7a8:	2301      	movs	r3, #1
 800c7aa:	4652      	mov	r2, sl
 800c7ac:	4631      	mov	r1, r6
 800c7ae:	4628      	mov	r0, r5
 800c7b0:	47b8      	blx	r7
 800c7b2:	3001      	adds	r0, #1
 800c7b4:	f43f af30 	beq.w	800c618 <_printf_float+0x98>
 800c7b8:	f109 0901 	add.w	r9, r9, #1
 800c7bc:	e7e8      	b.n	800c790 <_printf_float+0x210>
 800c7be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	dc3b      	bgt.n	800c83c <_printf_float+0x2bc>
 800c7c4:	4a1c      	ldr	r2, [pc, #112]	@ (800c838 <_printf_float+0x2b8>)
 800c7c6:	2301      	movs	r3, #1
 800c7c8:	4631      	mov	r1, r6
 800c7ca:	4628      	mov	r0, r5
 800c7cc:	47b8      	blx	r7
 800c7ce:	3001      	adds	r0, #1
 800c7d0:	f43f af22 	beq.w	800c618 <_printf_float+0x98>
 800c7d4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c7d8:	ea59 0303 	orrs.w	r3, r9, r3
 800c7dc:	d102      	bne.n	800c7e4 <_printf_float+0x264>
 800c7de:	6823      	ldr	r3, [r4, #0]
 800c7e0:	07d9      	lsls	r1, r3, #31
 800c7e2:	d5d7      	bpl.n	800c794 <_printf_float+0x214>
 800c7e4:	9b05      	ldr	r3, [sp, #20]
 800c7e6:	465a      	mov	r2, fp
 800c7e8:	4631      	mov	r1, r6
 800c7ea:	4628      	mov	r0, r5
 800c7ec:	47b8      	blx	r7
 800c7ee:	3001      	adds	r0, #1
 800c7f0:	f43f af12 	beq.w	800c618 <_printf_float+0x98>
 800c7f4:	f04f 0a00 	mov.w	sl, #0
 800c7f8:	f104 0b1a 	add.w	fp, r4, #26
 800c7fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7fe:	425b      	negs	r3, r3
 800c800:	4553      	cmp	r3, sl
 800c802:	dc01      	bgt.n	800c808 <_printf_float+0x288>
 800c804:	464b      	mov	r3, r9
 800c806:	e794      	b.n	800c732 <_printf_float+0x1b2>
 800c808:	2301      	movs	r3, #1
 800c80a:	465a      	mov	r2, fp
 800c80c:	4631      	mov	r1, r6
 800c80e:	4628      	mov	r0, r5
 800c810:	47b8      	blx	r7
 800c812:	3001      	adds	r0, #1
 800c814:	f43f af00 	beq.w	800c618 <_printf_float+0x98>
 800c818:	f10a 0a01 	add.w	sl, sl, #1
 800c81c:	e7ee      	b.n	800c7fc <_printf_float+0x27c>
 800c81e:	bf00      	nop
 800c820:	ffffffff 	.word	0xffffffff
 800c824:	7fefffff 	.word	0x7fefffff
 800c828:	08010d6c 	.word	0x08010d6c
 800c82c:	08010d68 	.word	0x08010d68
 800c830:	08010d74 	.word	0x08010d74
 800c834:	08010d70 	.word	0x08010d70
 800c838:	08010d78 	.word	0x08010d78
 800c83c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c83e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c842:	4553      	cmp	r3, sl
 800c844:	bfa8      	it	ge
 800c846:	4653      	movge	r3, sl
 800c848:	2b00      	cmp	r3, #0
 800c84a:	4699      	mov	r9, r3
 800c84c:	dc37      	bgt.n	800c8be <_printf_float+0x33e>
 800c84e:	2300      	movs	r3, #0
 800c850:	9307      	str	r3, [sp, #28]
 800c852:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c856:	f104 021a 	add.w	r2, r4, #26
 800c85a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c85c:	9907      	ldr	r1, [sp, #28]
 800c85e:	9306      	str	r3, [sp, #24]
 800c860:	eba3 0309 	sub.w	r3, r3, r9
 800c864:	428b      	cmp	r3, r1
 800c866:	dc31      	bgt.n	800c8cc <_printf_float+0x34c>
 800c868:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c86a:	459a      	cmp	sl, r3
 800c86c:	dc3b      	bgt.n	800c8e6 <_printf_float+0x366>
 800c86e:	6823      	ldr	r3, [r4, #0]
 800c870:	07da      	lsls	r2, r3, #31
 800c872:	d438      	bmi.n	800c8e6 <_printf_float+0x366>
 800c874:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c876:	ebaa 0903 	sub.w	r9, sl, r3
 800c87a:	9b06      	ldr	r3, [sp, #24]
 800c87c:	ebaa 0303 	sub.w	r3, sl, r3
 800c880:	4599      	cmp	r9, r3
 800c882:	bfa8      	it	ge
 800c884:	4699      	movge	r9, r3
 800c886:	f1b9 0f00 	cmp.w	r9, #0
 800c88a:	dc34      	bgt.n	800c8f6 <_printf_float+0x376>
 800c88c:	f04f 0800 	mov.w	r8, #0
 800c890:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c894:	f104 0b1a 	add.w	fp, r4, #26
 800c898:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c89a:	ebaa 0303 	sub.w	r3, sl, r3
 800c89e:	eba3 0309 	sub.w	r3, r3, r9
 800c8a2:	4543      	cmp	r3, r8
 800c8a4:	f77f af76 	ble.w	800c794 <_printf_float+0x214>
 800c8a8:	2301      	movs	r3, #1
 800c8aa:	465a      	mov	r2, fp
 800c8ac:	4631      	mov	r1, r6
 800c8ae:	4628      	mov	r0, r5
 800c8b0:	47b8      	blx	r7
 800c8b2:	3001      	adds	r0, #1
 800c8b4:	f43f aeb0 	beq.w	800c618 <_printf_float+0x98>
 800c8b8:	f108 0801 	add.w	r8, r8, #1
 800c8bc:	e7ec      	b.n	800c898 <_printf_float+0x318>
 800c8be:	4642      	mov	r2, r8
 800c8c0:	4631      	mov	r1, r6
 800c8c2:	4628      	mov	r0, r5
 800c8c4:	47b8      	blx	r7
 800c8c6:	3001      	adds	r0, #1
 800c8c8:	d1c1      	bne.n	800c84e <_printf_float+0x2ce>
 800c8ca:	e6a5      	b.n	800c618 <_printf_float+0x98>
 800c8cc:	2301      	movs	r3, #1
 800c8ce:	4631      	mov	r1, r6
 800c8d0:	4628      	mov	r0, r5
 800c8d2:	9206      	str	r2, [sp, #24]
 800c8d4:	47b8      	blx	r7
 800c8d6:	3001      	adds	r0, #1
 800c8d8:	f43f ae9e 	beq.w	800c618 <_printf_float+0x98>
 800c8dc:	9b07      	ldr	r3, [sp, #28]
 800c8de:	9a06      	ldr	r2, [sp, #24]
 800c8e0:	3301      	adds	r3, #1
 800c8e2:	9307      	str	r3, [sp, #28]
 800c8e4:	e7b9      	b.n	800c85a <_printf_float+0x2da>
 800c8e6:	9b05      	ldr	r3, [sp, #20]
 800c8e8:	465a      	mov	r2, fp
 800c8ea:	4631      	mov	r1, r6
 800c8ec:	4628      	mov	r0, r5
 800c8ee:	47b8      	blx	r7
 800c8f0:	3001      	adds	r0, #1
 800c8f2:	d1bf      	bne.n	800c874 <_printf_float+0x2f4>
 800c8f4:	e690      	b.n	800c618 <_printf_float+0x98>
 800c8f6:	9a06      	ldr	r2, [sp, #24]
 800c8f8:	464b      	mov	r3, r9
 800c8fa:	4442      	add	r2, r8
 800c8fc:	4631      	mov	r1, r6
 800c8fe:	4628      	mov	r0, r5
 800c900:	47b8      	blx	r7
 800c902:	3001      	adds	r0, #1
 800c904:	d1c2      	bne.n	800c88c <_printf_float+0x30c>
 800c906:	e687      	b.n	800c618 <_printf_float+0x98>
 800c908:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800c90c:	f1b9 0f01 	cmp.w	r9, #1
 800c910:	dc01      	bgt.n	800c916 <_printf_float+0x396>
 800c912:	07db      	lsls	r3, r3, #31
 800c914:	d536      	bpl.n	800c984 <_printf_float+0x404>
 800c916:	2301      	movs	r3, #1
 800c918:	4642      	mov	r2, r8
 800c91a:	4631      	mov	r1, r6
 800c91c:	4628      	mov	r0, r5
 800c91e:	47b8      	blx	r7
 800c920:	3001      	adds	r0, #1
 800c922:	f43f ae79 	beq.w	800c618 <_printf_float+0x98>
 800c926:	9b05      	ldr	r3, [sp, #20]
 800c928:	465a      	mov	r2, fp
 800c92a:	4631      	mov	r1, r6
 800c92c:	4628      	mov	r0, r5
 800c92e:	47b8      	blx	r7
 800c930:	3001      	adds	r0, #1
 800c932:	f43f ae71 	beq.w	800c618 <_printf_float+0x98>
 800c936:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800c93a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c93e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c942:	f109 39ff 	add.w	r9, r9, #4294967295
 800c946:	d018      	beq.n	800c97a <_printf_float+0x3fa>
 800c948:	464b      	mov	r3, r9
 800c94a:	f108 0201 	add.w	r2, r8, #1
 800c94e:	4631      	mov	r1, r6
 800c950:	4628      	mov	r0, r5
 800c952:	47b8      	blx	r7
 800c954:	3001      	adds	r0, #1
 800c956:	d10c      	bne.n	800c972 <_printf_float+0x3f2>
 800c958:	e65e      	b.n	800c618 <_printf_float+0x98>
 800c95a:	2301      	movs	r3, #1
 800c95c:	465a      	mov	r2, fp
 800c95e:	4631      	mov	r1, r6
 800c960:	4628      	mov	r0, r5
 800c962:	47b8      	blx	r7
 800c964:	3001      	adds	r0, #1
 800c966:	f43f ae57 	beq.w	800c618 <_printf_float+0x98>
 800c96a:	f108 0801 	add.w	r8, r8, #1
 800c96e:	45c8      	cmp	r8, r9
 800c970:	dbf3      	blt.n	800c95a <_printf_float+0x3da>
 800c972:	4653      	mov	r3, sl
 800c974:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c978:	e6dc      	b.n	800c734 <_printf_float+0x1b4>
 800c97a:	f04f 0800 	mov.w	r8, #0
 800c97e:	f104 0b1a 	add.w	fp, r4, #26
 800c982:	e7f4      	b.n	800c96e <_printf_float+0x3ee>
 800c984:	2301      	movs	r3, #1
 800c986:	4642      	mov	r2, r8
 800c988:	e7e1      	b.n	800c94e <_printf_float+0x3ce>
 800c98a:	2301      	movs	r3, #1
 800c98c:	464a      	mov	r2, r9
 800c98e:	4631      	mov	r1, r6
 800c990:	4628      	mov	r0, r5
 800c992:	47b8      	blx	r7
 800c994:	3001      	adds	r0, #1
 800c996:	f43f ae3f 	beq.w	800c618 <_printf_float+0x98>
 800c99a:	f108 0801 	add.w	r8, r8, #1
 800c99e:	68e3      	ldr	r3, [r4, #12]
 800c9a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c9a2:	1a5b      	subs	r3, r3, r1
 800c9a4:	4543      	cmp	r3, r8
 800c9a6:	dcf0      	bgt.n	800c98a <_printf_float+0x40a>
 800c9a8:	e6f8      	b.n	800c79c <_printf_float+0x21c>
 800c9aa:	f04f 0800 	mov.w	r8, #0
 800c9ae:	f104 0919 	add.w	r9, r4, #25
 800c9b2:	e7f4      	b.n	800c99e <_printf_float+0x41e>

0800c9b4 <_printf_common>:
 800c9b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9b8:	4616      	mov	r6, r2
 800c9ba:	4698      	mov	r8, r3
 800c9bc:	688a      	ldr	r2, [r1, #8]
 800c9be:	690b      	ldr	r3, [r1, #16]
 800c9c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c9c4:	4293      	cmp	r3, r2
 800c9c6:	bfb8      	it	lt
 800c9c8:	4613      	movlt	r3, r2
 800c9ca:	6033      	str	r3, [r6, #0]
 800c9cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c9d0:	4607      	mov	r7, r0
 800c9d2:	460c      	mov	r4, r1
 800c9d4:	b10a      	cbz	r2, 800c9da <_printf_common+0x26>
 800c9d6:	3301      	adds	r3, #1
 800c9d8:	6033      	str	r3, [r6, #0]
 800c9da:	6823      	ldr	r3, [r4, #0]
 800c9dc:	0699      	lsls	r1, r3, #26
 800c9de:	bf42      	ittt	mi
 800c9e0:	6833      	ldrmi	r3, [r6, #0]
 800c9e2:	3302      	addmi	r3, #2
 800c9e4:	6033      	strmi	r3, [r6, #0]
 800c9e6:	6825      	ldr	r5, [r4, #0]
 800c9e8:	f015 0506 	ands.w	r5, r5, #6
 800c9ec:	d106      	bne.n	800c9fc <_printf_common+0x48>
 800c9ee:	f104 0a19 	add.w	sl, r4, #25
 800c9f2:	68e3      	ldr	r3, [r4, #12]
 800c9f4:	6832      	ldr	r2, [r6, #0]
 800c9f6:	1a9b      	subs	r3, r3, r2
 800c9f8:	42ab      	cmp	r3, r5
 800c9fa:	dc26      	bgt.n	800ca4a <_printf_common+0x96>
 800c9fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ca00:	6822      	ldr	r2, [r4, #0]
 800ca02:	3b00      	subs	r3, #0
 800ca04:	bf18      	it	ne
 800ca06:	2301      	movne	r3, #1
 800ca08:	0692      	lsls	r2, r2, #26
 800ca0a:	d42b      	bmi.n	800ca64 <_printf_common+0xb0>
 800ca0c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ca10:	4641      	mov	r1, r8
 800ca12:	4638      	mov	r0, r7
 800ca14:	47c8      	blx	r9
 800ca16:	3001      	adds	r0, #1
 800ca18:	d01e      	beq.n	800ca58 <_printf_common+0xa4>
 800ca1a:	6823      	ldr	r3, [r4, #0]
 800ca1c:	6922      	ldr	r2, [r4, #16]
 800ca1e:	f003 0306 	and.w	r3, r3, #6
 800ca22:	2b04      	cmp	r3, #4
 800ca24:	bf02      	ittt	eq
 800ca26:	68e5      	ldreq	r5, [r4, #12]
 800ca28:	6833      	ldreq	r3, [r6, #0]
 800ca2a:	1aed      	subeq	r5, r5, r3
 800ca2c:	68a3      	ldr	r3, [r4, #8]
 800ca2e:	bf0c      	ite	eq
 800ca30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ca34:	2500      	movne	r5, #0
 800ca36:	4293      	cmp	r3, r2
 800ca38:	bfc4      	itt	gt
 800ca3a:	1a9b      	subgt	r3, r3, r2
 800ca3c:	18ed      	addgt	r5, r5, r3
 800ca3e:	2600      	movs	r6, #0
 800ca40:	341a      	adds	r4, #26
 800ca42:	42b5      	cmp	r5, r6
 800ca44:	d11a      	bne.n	800ca7c <_printf_common+0xc8>
 800ca46:	2000      	movs	r0, #0
 800ca48:	e008      	b.n	800ca5c <_printf_common+0xa8>
 800ca4a:	2301      	movs	r3, #1
 800ca4c:	4652      	mov	r2, sl
 800ca4e:	4641      	mov	r1, r8
 800ca50:	4638      	mov	r0, r7
 800ca52:	47c8      	blx	r9
 800ca54:	3001      	adds	r0, #1
 800ca56:	d103      	bne.n	800ca60 <_printf_common+0xac>
 800ca58:	f04f 30ff 	mov.w	r0, #4294967295
 800ca5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca60:	3501      	adds	r5, #1
 800ca62:	e7c6      	b.n	800c9f2 <_printf_common+0x3e>
 800ca64:	18e1      	adds	r1, r4, r3
 800ca66:	1c5a      	adds	r2, r3, #1
 800ca68:	2030      	movs	r0, #48	@ 0x30
 800ca6a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ca6e:	4422      	add	r2, r4
 800ca70:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ca74:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ca78:	3302      	adds	r3, #2
 800ca7a:	e7c7      	b.n	800ca0c <_printf_common+0x58>
 800ca7c:	2301      	movs	r3, #1
 800ca7e:	4622      	mov	r2, r4
 800ca80:	4641      	mov	r1, r8
 800ca82:	4638      	mov	r0, r7
 800ca84:	47c8      	blx	r9
 800ca86:	3001      	adds	r0, #1
 800ca88:	d0e6      	beq.n	800ca58 <_printf_common+0xa4>
 800ca8a:	3601      	adds	r6, #1
 800ca8c:	e7d9      	b.n	800ca42 <_printf_common+0x8e>
	...

0800ca90 <_printf_i>:
 800ca90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ca94:	7e0f      	ldrb	r7, [r1, #24]
 800ca96:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ca98:	2f78      	cmp	r7, #120	@ 0x78
 800ca9a:	4691      	mov	r9, r2
 800ca9c:	4680      	mov	r8, r0
 800ca9e:	460c      	mov	r4, r1
 800caa0:	469a      	mov	sl, r3
 800caa2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800caa6:	d807      	bhi.n	800cab8 <_printf_i+0x28>
 800caa8:	2f62      	cmp	r7, #98	@ 0x62
 800caaa:	d80a      	bhi.n	800cac2 <_printf_i+0x32>
 800caac:	2f00      	cmp	r7, #0
 800caae:	f000 80d1 	beq.w	800cc54 <_printf_i+0x1c4>
 800cab2:	2f58      	cmp	r7, #88	@ 0x58
 800cab4:	f000 80b8 	beq.w	800cc28 <_printf_i+0x198>
 800cab8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cabc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cac0:	e03a      	b.n	800cb38 <_printf_i+0xa8>
 800cac2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cac6:	2b15      	cmp	r3, #21
 800cac8:	d8f6      	bhi.n	800cab8 <_printf_i+0x28>
 800caca:	a101      	add	r1, pc, #4	@ (adr r1, 800cad0 <_printf_i+0x40>)
 800cacc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cad0:	0800cb29 	.word	0x0800cb29
 800cad4:	0800cb3d 	.word	0x0800cb3d
 800cad8:	0800cab9 	.word	0x0800cab9
 800cadc:	0800cab9 	.word	0x0800cab9
 800cae0:	0800cab9 	.word	0x0800cab9
 800cae4:	0800cab9 	.word	0x0800cab9
 800cae8:	0800cb3d 	.word	0x0800cb3d
 800caec:	0800cab9 	.word	0x0800cab9
 800caf0:	0800cab9 	.word	0x0800cab9
 800caf4:	0800cab9 	.word	0x0800cab9
 800caf8:	0800cab9 	.word	0x0800cab9
 800cafc:	0800cc3b 	.word	0x0800cc3b
 800cb00:	0800cb67 	.word	0x0800cb67
 800cb04:	0800cbf5 	.word	0x0800cbf5
 800cb08:	0800cab9 	.word	0x0800cab9
 800cb0c:	0800cab9 	.word	0x0800cab9
 800cb10:	0800cc5d 	.word	0x0800cc5d
 800cb14:	0800cab9 	.word	0x0800cab9
 800cb18:	0800cb67 	.word	0x0800cb67
 800cb1c:	0800cab9 	.word	0x0800cab9
 800cb20:	0800cab9 	.word	0x0800cab9
 800cb24:	0800cbfd 	.word	0x0800cbfd
 800cb28:	6833      	ldr	r3, [r6, #0]
 800cb2a:	1d1a      	adds	r2, r3, #4
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	6032      	str	r2, [r6, #0]
 800cb30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cb34:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cb38:	2301      	movs	r3, #1
 800cb3a:	e09c      	b.n	800cc76 <_printf_i+0x1e6>
 800cb3c:	6833      	ldr	r3, [r6, #0]
 800cb3e:	6820      	ldr	r0, [r4, #0]
 800cb40:	1d19      	adds	r1, r3, #4
 800cb42:	6031      	str	r1, [r6, #0]
 800cb44:	0606      	lsls	r6, r0, #24
 800cb46:	d501      	bpl.n	800cb4c <_printf_i+0xbc>
 800cb48:	681d      	ldr	r5, [r3, #0]
 800cb4a:	e003      	b.n	800cb54 <_printf_i+0xc4>
 800cb4c:	0645      	lsls	r5, r0, #25
 800cb4e:	d5fb      	bpl.n	800cb48 <_printf_i+0xb8>
 800cb50:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cb54:	2d00      	cmp	r5, #0
 800cb56:	da03      	bge.n	800cb60 <_printf_i+0xd0>
 800cb58:	232d      	movs	r3, #45	@ 0x2d
 800cb5a:	426d      	negs	r5, r5
 800cb5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cb60:	4858      	ldr	r0, [pc, #352]	@ (800ccc4 <_printf_i+0x234>)
 800cb62:	230a      	movs	r3, #10
 800cb64:	e011      	b.n	800cb8a <_printf_i+0xfa>
 800cb66:	6821      	ldr	r1, [r4, #0]
 800cb68:	6833      	ldr	r3, [r6, #0]
 800cb6a:	0608      	lsls	r0, r1, #24
 800cb6c:	f853 5b04 	ldr.w	r5, [r3], #4
 800cb70:	d402      	bmi.n	800cb78 <_printf_i+0xe8>
 800cb72:	0649      	lsls	r1, r1, #25
 800cb74:	bf48      	it	mi
 800cb76:	b2ad      	uxthmi	r5, r5
 800cb78:	2f6f      	cmp	r7, #111	@ 0x6f
 800cb7a:	4852      	ldr	r0, [pc, #328]	@ (800ccc4 <_printf_i+0x234>)
 800cb7c:	6033      	str	r3, [r6, #0]
 800cb7e:	bf14      	ite	ne
 800cb80:	230a      	movne	r3, #10
 800cb82:	2308      	moveq	r3, #8
 800cb84:	2100      	movs	r1, #0
 800cb86:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cb8a:	6866      	ldr	r6, [r4, #4]
 800cb8c:	60a6      	str	r6, [r4, #8]
 800cb8e:	2e00      	cmp	r6, #0
 800cb90:	db05      	blt.n	800cb9e <_printf_i+0x10e>
 800cb92:	6821      	ldr	r1, [r4, #0]
 800cb94:	432e      	orrs	r6, r5
 800cb96:	f021 0104 	bic.w	r1, r1, #4
 800cb9a:	6021      	str	r1, [r4, #0]
 800cb9c:	d04b      	beq.n	800cc36 <_printf_i+0x1a6>
 800cb9e:	4616      	mov	r6, r2
 800cba0:	fbb5 f1f3 	udiv	r1, r5, r3
 800cba4:	fb03 5711 	mls	r7, r3, r1, r5
 800cba8:	5dc7      	ldrb	r7, [r0, r7]
 800cbaa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cbae:	462f      	mov	r7, r5
 800cbb0:	42bb      	cmp	r3, r7
 800cbb2:	460d      	mov	r5, r1
 800cbb4:	d9f4      	bls.n	800cba0 <_printf_i+0x110>
 800cbb6:	2b08      	cmp	r3, #8
 800cbb8:	d10b      	bne.n	800cbd2 <_printf_i+0x142>
 800cbba:	6823      	ldr	r3, [r4, #0]
 800cbbc:	07df      	lsls	r7, r3, #31
 800cbbe:	d508      	bpl.n	800cbd2 <_printf_i+0x142>
 800cbc0:	6923      	ldr	r3, [r4, #16]
 800cbc2:	6861      	ldr	r1, [r4, #4]
 800cbc4:	4299      	cmp	r1, r3
 800cbc6:	bfde      	ittt	le
 800cbc8:	2330      	movle	r3, #48	@ 0x30
 800cbca:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cbce:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cbd2:	1b92      	subs	r2, r2, r6
 800cbd4:	6122      	str	r2, [r4, #16]
 800cbd6:	f8cd a000 	str.w	sl, [sp]
 800cbda:	464b      	mov	r3, r9
 800cbdc:	aa03      	add	r2, sp, #12
 800cbde:	4621      	mov	r1, r4
 800cbe0:	4640      	mov	r0, r8
 800cbe2:	f7ff fee7 	bl	800c9b4 <_printf_common>
 800cbe6:	3001      	adds	r0, #1
 800cbe8:	d14a      	bne.n	800cc80 <_printf_i+0x1f0>
 800cbea:	f04f 30ff 	mov.w	r0, #4294967295
 800cbee:	b004      	add	sp, #16
 800cbf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbf4:	6823      	ldr	r3, [r4, #0]
 800cbf6:	f043 0320 	orr.w	r3, r3, #32
 800cbfa:	6023      	str	r3, [r4, #0]
 800cbfc:	4832      	ldr	r0, [pc, #200]	@ (800ccc8 <_printf_i+0x238>)
 800cbfe:	2778      	movs	r7, #120	@ 0x78
 800cc00:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cc04:	6823      	ldr	r3, [r4, #0]
 800cc06:	6831      	ldr	r1, [r6, #0]
 800cc08:	061f      	lsls	r7, r3, #24
 800cc0a:	f851 5b04 	ldr.w	r5, [r1], #4
 800cc0e:	d402      	bmi.n	800cc16 <_printf_i+0x186>
 800cc10:	065f      	lsls	r7, r3, #25
 800cc12:	bf48      	it	mi
 800cc14:	b2ad      	uxthmi	r5, r5
 800cc16:	6031      	str	r1, [r6, #0]
 800cc18:	07d9      	lsls	r1, r3, #31
 800cc1a:	bf44      	itt	mi
 800cc1c:	f043 0320 	orrmi.w	r3, r3, #32
 800cc20:	6023      	strmi	r3, [r4, #0]
 800cc22:	b11d      	cbz	r5, 800cc2c <_printf_i+0x19c>
 800cc24:	2310      	movs	r3, #16
 800cc26:	e7ad      	b.n	800cb84 <_printf_i+0xf4>
 800cc28:	4826      	ldr	r0, [pc, #152]	@ (800ccc4 <_printf_i+0x234>)
 800cc2a:	e7e9      	b.n	800cc00 <_printf_i+0x170>
 800cc2c:	6823      	ldr	r3, [r4, #0]
 800cc2e:	f023 0320 	bic.w	r3, r3, #32
 800cc32:	6023      	str	r3, [r4, #0]
 800cc34:	e7f6      	b.n	800cc24 <_printf_i+0x194>
 800cc36:	4616      	mov	r6, r2
 800cc38:	e7bd      	b.n	800cbb6 <_printf_i+0x126>
 800cc3a:	6833      	ldr	r3, [r6, #0]
 800cc3c:	6825      	ldr	r5, [r4, #0]
 800cc3e:	6961      	ldr	r1, [r4, #20]
 800cc40:	1d18      	adds	r0, r3, #4
 800cc42:	6030      	str	r0, [r6, #0]
 800cc44:	062e      	lsls	r6, r5, #24
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	d501      	bpl.n	800cc4e <_printf_i+0x1be>
 800cc4a:	6019      	str	r1, [r3, #0]
 800cc4c:	e002      	b.n	800cc54 <_printf_i+0x1c4>
 800cc4e:	0668      	lsls	r0, r5, #25
 800cc50:	d5fb      	bpl.n	800cc4a <_printf_i+0x1ba>
 800cc52:	8019      	strh	r1, [r3, #0]
 800cc54:	2300      	movs	r3, #0
 800cc56:	6123      	str	r3, [r4, #16]
 800cc58:	4616      	mov	r6, r2
 800cc5a:	e7bc      	b.n	800cbd6 <_printf_i+0x146>
 800cc5c:	6833      	ldr	r3, [r6, #0]
 800cc5e:	1d1a      	adds	r2, r3, #4
 800cc60:	6032      	str	r2, [r6, #0]
 800cc62:	681e      	ldr	r6, [r3, #0]
 800cc64:	6862      	ldr	r2, [r4, #4]
 800cc66:	2100      	movs	r1, #0
 800cc68:	4630      	mov	r0, r6
 800cc6a:	f7f3 fb49 	bl	8000300 <memchr>
 800cc6e:	b108      	cbz	r0, 800cc74 <_printf_i+0x1e4>
 800cc70:	1b80      	subs	r0, r0, r6
 800cc72:	6060      	str	r0, [r4, #4]
 800cc74:	6863      	ldr	r3, [r4, #4]
 800cc76:	6123      	str	r3, [r4, #16]
 800cc78:	2300      	movs	r3, #0
 800cc7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cc7e:	e7aa      	b.n	800cbd6 <_printf_i+0x146>
 800cc80:	6923      	ldr	r3, [r4, #16]
 800cc82:	4632      	mov	r2, r6
 800cc84:	4649      	mov	r1, r9
 800cc86:	4640      	mov	r0, r8
 800cc88:	47d0      	blx	sl
 800cc8a:	3001      	adds	r0, #1
 800cc8c:	d0ad      	beq.n	800cbea <_printf_i+0x15a>
 800cc8e:	6823      	ldr	r3, [r4, #0]
 800cc90:	079b      	lsls	r3, r3, #30
 800cc92:	d413      	bmi.n	800ccbc <_printf_i+0x22c>
 800cc94:	68e0      	ldr	r0, [r4, #12]
 800cc96:	9b03      	ldr	r3, [sp, #12]
 800cc98:	4298      	cmp	r0, r3
 800cc9a:	bfb8      	it	lt
 800cc9c:	4618      	movlt	r0, r3
 800cc9e:	e7a6      	b.n	800cbee <_printf_i+0x15e>
 800cca0:	2301      	movs	r3, #1
 800cca2:	4632      	mov	r2, r6
 800cca4:	4649      	mov	r1, r9
 800cca6:	4640      	mov	r0, r8
 800cca8:	47d0      	blx	sl
 800ccaa:	3001      	adds	r0, #1
 800ccac:	d09d      	beq.n	800cbea <_printf_i+0x15a>
 800ccae:	3501      	adds	r5, #1
 800ccb0:	68e3      	ldr	r3, [r4, #12]
 800ccb2:	9903      	ldr	r1, [sp, #12]
 800ccb4:	1a5b      	subs	r3, r3, r1
 800ccb6:	42ab      	cmp	r3, r5
 800ccb8:	dcf2      	bgt.n	800cca0 <_printf_i+0x210>
 800ccba:	e7eb      	b.n	800cc94 <_printf_i+0x204>
 800ccbc:	2500      	movs	r5, #0
 800ccbe:	f104 0619 	add.w	r6, r4, #25
 800ccc2:	e7f5      	b.n	800ccb0 <_printf_i+0x220>
 800ccc4:	08010d7a 	.word	0x08010d7a
 800ccc8:	08010d8b 	.word	0x08010d8b

0800cccc <_scanf_float>:
 800cccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccd0:	b087      	sub	sp, #28
 800ccd2:	4691      	mov	r9, r2
 800ccd4:	9303      	str	r3, [sp, #12]
 800ccd6:	688b      	ldr	r3, [r1, #8]
 800ccd8:	1e5a      	subs	r2, r3, #1
 800ccda:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800ccde:	bf81      	itttt	hi
 800cce0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800cce4:	eb03 0b05 	addhi.w	fp, r3, r5
 800cce8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800ccec:	608b      	strhi	r3, [r1, #8]
 800ccee:	680b      	ldr	r3, [r1, #0]
 800ccf0:	460a      	mov	r2, r1
 800ccf2:	f04f 0500 	mov.w	r5, #0
 800ccf6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800ccfa:	f842 3b1c 	str.w	r3, [r2], #28
 800ccfe:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800cd02:	4680      	mov	r8, r0
 800cd04:	460c      	mov	r4, r1
 800cd06:	bf98      	it	ls
 800cd08:	f04f 0b00 	movls.w	fp, #0
 800cd0c:	9201      	str	r2, [sp, #4]
 800cd0e:	4616      	mov	r6, r2
 800cd10:	46aa      	mov	sl, r5
 800cd12:	462f      	mov	r7, r5
 800cd14:	9502      	str	r5, [sp, #8]
 800cd16:	68a2      	ldr	r2, [r4, #8]
 800cd18:	b15a      	cbz	r2, 800cd32 <_scanf_float+0x66>
 800cd1a:	f8d9 3000 	ldr.w	r3, [r9]
 800cd1e:	781b      	ldrb	r3, [r3, #0]
 800cd20:	2b4e      	cmp	r3, #78	@ 0x4e
 800cd22:	d863      	bhi.n	800cdec <_scanf_float+0x120>
 800cd24:	2b40      	cmp	r3, #64	@ 0x40
 800cd26:	d83b      	bhi.n	800cda0 <_scanf_float+0xd4>
 800cd28:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800cd2c:	b2c8      	uxtb	r0, r1
 800cd2e:	280e      	cmp	r0, #14
 800cd30:	d939      	bls.n	800cda6 <_scanf_float+0xda>
 800cd32:	b11f      	cbz	r7, 800cd3c <_scanf_float+0x70>
 800cd34:	6823      	ldr	r3, [r4, #0]
 800cd36:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cd3a:	6023      	str	r3, [r4, #0]
 800cd3c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cd40:	f1ba 0f01 	cmp.w	sl, #1
 800cd44:	f200 8114 	bhi.w	800cf70 <_scanf_float+0x2a4>
 800cd48:	9b01      	ldr	r3, [sp, #4]
 800cd4a:	429e      	cmp	r6, r3
 800cd4c:	f200 8105 	bhi.w	800cf5a <_scanf_float+0x28e>
 800cd50:	2001      	movs	r0, #1
 800cd52:	b007      	add	sp, #28
 800cd54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd58:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800cd5c:	2a0d      	cmp	r2, #13
 800cd5e:	d8e8      	bhi.n	800cd32 <_scanf_float+0x66>
 800cd60:	a101      	add	r1, pc, #4	@ (adr r1, 800cd68 <_scanf_float+0x9c>)
 800cd62:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800cd66:	bf00      	nop
 800cd68:	0800ceb1 	.word	0x0800ceb1
 800cd6c:	0800cd33 	.word	0x0800cd33
 800cd70:	0800cd33 	.word	0x0800cd33
 800cd74:	0800cd33 	.word	0x0800cd33
 800cd78:	0800cf0d 	.word	0x0800cf0d
 800cd7c:	0800cee7 	.word	0x0800cee7
 800cd80:	0800cd33 	.word	0x0800cd33
 800cd84:	0800cd33 	.word	0x0800cd33
 800cd88:	0800cebf 	.word	0x0800cebf
 800cd8c:	0800cd33 	.word	0x0800cd33
 800cd90:	0800cd33 	.word	0x0800cd33
 800cd94:	0800cd33 	.word	0x0800cd33
 800cd98:	0800cd33 	.word	0x0800cd33
 800cd9c:	0800ce7b 	.word	0x0800ce7b
 800cda0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800cda4:	e7da      	b.n	800cd5c <_scanf_float+0x90>
 800cda6:	290e      	cmp	r1, #14
 800cda8:	d8c3      	bhi.n	800cd32 <_scanf_float+0x66>
 800cdaa:	a001      	add	r0, pc, #4	@ (adr r0, 800cdb0 <_scanf_float+0xe4>)
 800cdac:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800cdb0:	0800ce6b 	.word	0x0800ce6b
 800cdb4:	0800cd33 	.word	0x0800cd33
 800cdb8:	0800ce6b 	.word	0x0800ce6b
 800cdbc:	0800cefb 	.word	0x0800cefb
 800cdc0:	0800cd33 	.word	0x0800cd33
 800cdc4:	0800ce0d 	.word	0x0800ce0d
 800cdc8:	0800ce51 	.word	0x0800ce51
 800cdcc:	0800ce51 	.word	0x0800ce51
 800cdd0:	0800ce51 	.word	0x0800ce51
 800cdd4:	0800ce51 	.word	0x0800ce51
 800cdd8:	0800ce51 	.word	0x0800ce51
 800cddc:	0800ce51 	.word	0x0800ce51
 800cde0:	0800ce51 	.word	0x0800ce51
 800cde4:	0800ce51 	.word	0x0800ce51
 800cde8:	0800ce51 	.word	0x0800ce51
 800cdec:	2b6e      	cmp	r3, #110	@ 0x6e
 800cdee:	d809      	bhi.n	800ce04 <_scanf_float+0x138>
 800cdf0:	2b60      	cmp	r3, #96	@ 0x60
 800cdf2:	d8b1      	bhi.n	800cd58 <_scanf_float+0x8c>
 800cdf4:	2b54      	cmp	r3, #84	@ 0x54
 800cdf6:	d07b      	beq.n	800cef0 <_scanf_float+0x224>
 800cdf8:	2b59      	cmp	r3, #89	@ 0x59
 800cdfa:	d19a      	bne.n	800cd32 <_scanf_float+0x66>
 800cdfc:	2d07      	cmp	r5, #7
 800cdfe:	d198      	bne.n	800cd32 <_scanf_float+0x66>
 800ce00:	2508      	movs	r5, #8
 800ce02:	e02f      	b.n	800ce64 <_scanf_float+0x198>
 800ce04:	2b74      	cmp	r3, #116	@ 0x74
 800ce06:	d073      	beq.n	800cef0 <_scanf_float+0x224>
 800ce08:	2b79      	cmp	r3, #121	@ 0x79
 800ce0a:	e7f6      	b.n	800cdfa <_scanf_float+0x12e>
 800ce0c:	6821      	ldr	r1, [r4, #0]
 800ce0e:	05c8      	lsls	r0, r1, #23
 800ce10:	d51e      	bpl.n	800ce50 <_scanf_float+0x184>
 800ce12:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800ce16:	6021      	str	r1, [r4, #0]
 800ce18:	3701      	adds	r7, #1
 800ce1a:	f1bb 0f00 	cmp.w	fp, #0
 800ce1e:	d003      	beq.n	800ce28 <_scanf_float+0x15c>
 800ce20:	3201      	adds	r2, #1
 800ce22:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ce26:	60a2      	str	r2, [r4, #8]
 800ce28:	68a3      	ldr	r3, [r4, #8]
 800ce2a:	3b01      	subs	r3, #1
 800ce2c:	60a3      	str	r3, [r4, #8]
 800ce2e:	6923      	ldr	r3, [r4, #16]
 800ce30:	3301      	adds	r3, #1
 800ce32:	6123      	str	r3, [r4, #16]
 800ce34:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ce38:	3b01      	subs	r3, #1
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	f8c9 3004 	str.w	r3, [r9, #4]
 800ce40:	f340 8082 	ble.w	800cf48 <_scanf_float+0x27c>
 800ce44:	f8d9 3000 	ldr.w	r3, [r9]
 800ce48:	3301      	adds	r3, #1
 800ce4a:	f8c9 3000 	str.w	r3, [r9]
 800ce4e:	e762      	b.n	800cd16 <_scanf_float+0x4a>
 800ce50:	eb1a 0105 	adds.w	r1, sl, r5
 800ce54:	f47f af6d 	bne.w	800cd32 <_scanf_float+0x66>
 800ce58:	6822      	ldr	r2, [r4, #0]
 800ce5a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800ce5e:	6022      	str	r2, [r4, #0]
 800ce60:	460d      	mov	r5, r1
 800ce62:	468a      	mov	sl, r1
 800ce64:	f806 3b01 	strb.w	r3, [r6], #1
 800ce68:	e7de      	b.n	800ce28 <_scanf_float+0x15c>
 800ce6a:	6822      	ldr	r2, [r4, #0]
 800ce6c:	0610      	lsls	r0, r2, #24
 800ce6e:	f57f af60 	bpl.w	800cd32 <_scanf_float+0x66>
 800ce72:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ce76:	6022      	str	r2, [r4, #0]
 800ce78:	e7f4      	b.n	800ce64 <_scanf_float+0x198>
 800ce7a:	f1ba 0f00 	cmp.w	sl, #0
 800ce7e:	d10c      	bne.n	800ce9a <_scanf_float+0x1ce>
 800ce80:	b977      	cbnz	r7, 800cea0 <_scanf_float+0x1d4>
 800ce82:	6822      	ldr	r2, [r4, #0]
 800ce84:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ce88:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ce8c:	d108      	bne.n	800cea0 <_scanf_float+0x1d4>
 800ce8e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ce92:	6022      	str	r2, [r4, #0]
 800ce94:	f04f 0a01 	mov.w	sl, #1
 800ce98:	e7e4      	b.n	800ce64 <_scanf_float+0x198>
 800ce9a:	f1ba 0f02 	cmp.w	sl, #2
 800ce9e:	d050      	beq.n	800cf42 <_scanf_float+0x276>
 800cea0:	2d01      	cmp	r5, #1
 800cea2:	d002      	beq.n	800ceaa <_scanf_float+0x1de>
 800cea4:	2d04      	cmp	r5, #4
 800cea6:	f47f af44 	bne.w	800cd32 <_scanf_float+0x66>
 800ceaa:	3501      	adds	r5, #1
 800ceac:	b2ed      	uxtb	r5, r5
 800ceae:	e7d9      	b.n	800ce64 <_scanf_float+0x198>
 800ceb0:	f1ba 0f01 	cmp.w	sl, #1
 800ceb4:	f47f af3d 	bne.w	800cd32 <_scanf_float+0x66>
 800ceb8:	f04f 0a02 	mov.w	sl, #2
 800cebc:	e7d2      	b.n	800ce64 <_scanf_float+0x198>
 800cebe:	b975      	cbnz	r5, 800cede <_scanf_float+0x212>
 800cec0:	2f00      	cmp	r7, #0
 800cec2:	f47f af37 	bne.w	800cd34 <_scanf_float+0x68>
 800cec6:	6822      	ldr	r2, [r4, #0]
 800cec8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800cecc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ced0:	f040 80fc 	bne.w	800d0cc <_scanf_float+0x400>
 800ced4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ced8:	6022      	str	r2, [r4, #0]
 800ceda:	2501      	movs	r5, #1
 800cedc:	e7c2      	b.n	800ce64 <_scanf_float+0x198>
 800cede:	2d03      	cmp	r5, #3
 800cee0:	d0e3      	beq.n	800ceaa <_scanf_float+0x1de>
 800cee2:	2d05      	cmp	r5, #5
 800cee4:	e7df      	b.n	800cea6 <_scanf_float+0x1da>
 800cee6:	2d02      	cmp	r5, #2
 800cee8:	f47f af23 	bne.w	800cd32 <_scanf_float+0x66>
 800ceec:	2503      	movs	r5, #3
 800ceee:	e7b9      	b.n	800ce64 <_scanf_float+0x198>
 800cef0:	2d06      	cmp	r5, #6
 800cef2:	f47f af1e 	bne.w	800cd32 <_scanf_float+0x66>
 800cef6:	2507      	movs	r5, #7
 800cef8:	e7b4      	b.n	800ce64 <_scanf_float+0x198>
 800cefa:	6822      	ldr	r2, [r4, #0]
 800cefc:	0591      	lsls	r1, r2, #22
 800cefe:	f57f af18 	bpl.w	800cd32 <_scanf_float+0x66>
 800cf02:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800cf06:	6022      	str	r2, [r4, #0]
 800cf08:	9702      	str	r7, [sp, #8]
 800cf0a:	e7ab      	b.n	800ce64 <_scanf_float+0x198>
 800cf0c:	6822      	ldr	r2, [r4, #0]
 800cf0e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800cf12:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800cf16:	d005      	beq.n	800cf24 <_scanf_float+0x258>
 800cf18:	0550      	lsls	r0, r2, #21
 800cf1a:	f57f af0a 	bpl.w	800cd32 <_scanf_float+0x66>
 800cf1e:	2f00      	cmp	r7, #0
 800cf20:	f000 80d4 	beq.w	800d0cc <_scanf_float+0x400>
 800cf24:	0591      	lsls	r1, r2, #22
 800cf26:	bf58      	it	pl
 800cf28:	9902      	ldrpl	r1, [sp, #8]
 800cf2a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800cf2e:	bf58      	it	pl
 800cf30:	1a79      	subpl	r1, r7, r1
 800cf32:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800cf36:	bf58      	it	pl
 800cf38:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800cf3c:	6022      	str	r2, [r4, #0]
 800cf3e:	2700      	movs	r7, #0
 800cf40:	e790      	b.n	800ce64 <_scanf_float+0x198>
 800cf42:	f04f 0a03 	mov.w	sl, #3
 800cf46:	e78d      	b.n	800ce64 <_scanf_float+0x198>
 800cf48:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800cf4c:	4649      	mov	r1, r9
 800cf4e:	4640      	mov	r0, r8
 800cf50:	4798      	blx	r3
 800cf52:	2800      	cmp	r0, #0
 800cf54:	f43f aedf 	beq.w	800cd16 <_scanf_float+0x4a>
 800cf58:	e6eb      	b.n	800cd32 <_scanf_float+0x66>
 800cf5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cf5e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800cf62:	464a      	mov	r2, r9
 800cf64:	4640      	mov	r0, r8
 800cf66:	4798      	blx	r3
 800cf68:	6923      	ldr	r3, [r4, #16]
 800cf6a:	3b01      	subs	r3, #1
 800cf6c:	6123      	str	r3, [r4, #16]
 800cf6e:	e6eb      	b.n	800cd48 <_scanf_float+0x7c>
 800cf70:	1e6b      	subs	r3, r5, #1
 800cf72:	2b06      	cmp	r3, #6
 800cf74:	d824      	bhi.n	800cfc0 <_scanf_float+0x2f4>
 800cf76:	2d02      	cmp	r5, #2
 800cf78:	d836      	bhi.n	800cfe8 <_scanf_float+0x31c>
 800cf7a:	9b01      	ldr	r3, [sp, #4]
 800cf7c:	429e      	cmp	r6, r3
 800cf7e:	f67f aee7 	bls.w	800cd50 <_scanf_float+0x84>
 800cf82:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cf86:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800cf8a:	464a      	mov	r2, r9
 800cf8c:	4640      	mov	r0, r8
 800cf8e:	4798      	blx	r3
 800cf90:	6923      	ldr	r3, [r4, #16]
 800cf92:	3b01      	subs	r3, #1
 800cf94:	6123      	str	r3, [r4, #16]
 800cf96:	e7f0      	b.n	800cf7a <_scanf_float+0x2ae>
 800cf98:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cf9c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800cfa0:	464a      	mov	r2, r9
 800cfa2:	4640      	mov	r0, r8
 800cfa4:	4798      	blx	r3
 800cfa6:	6923      	ldr	r3, [r4, #16]
 800cfa8:	3b01      	subs	r3, #1
 800cfaa:	6123      	str	r3, [r4, #16]
 800cfac:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cfb0:	fa5f fa8a 	uxtb.w	sl, sl
 800cfb4:	f1ba 0f02 	cmp.w	sl, #2
 800cfb8:	d1ee      	bne.n	800cf98 <_scanf_float+0x2cc>
 800cfba:	3d03      	subs	r5, #3
 800cfbc:	b2ed      	uxtb	r5, r5
 800cfbe:	1b76      	subs	r6, r6, r5
 800cfc0:	6823      	ldr	r3, [r4, #0]
 800cfc2:	05da      	lsls	r2, r3, #23
 800cfc4:	d530      	bpl.n	800d028 <_scanf_float+0x35c>
 800cfc6:	055b      	lsls	r3, r3, #21
 800cfc8:	d511      	bpl.n	800cfee <_scanf_float+0x322>
 800cfca:	9b01      	ldr	r3, [sp, #4]
 800cfcc:	429e      	cmp	r6, r3
 800cfce:	f67f aebf 	bls.w	800cd50 <_scanf_float+0x84>
 800cfd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cfd6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800cfda:	464a      	mov	r2, r9
 800cfdc:	4640      	mov	r0, r8
 800cfde:	4798      	blx	r3
 800cfe0:	6923      	ldr	r3, [r4, #16]
 800cfe2:	3b01      	subs	r3, #1
 800cfe4:	6123      	str	r3, [r4, #16]
 800cfe6:	e7f0      	b.n	800cfca <_scanf_float+0x2fe>
 800cfe8:	46aa      	mov	sl, r5
 800cfea:	46b3      	mov	fp, r6
 800cfec:	e7de      	b.n	800cfac <_scanf_float+0x2e0>
 800cfee:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800cff2:	6923      	ldr	r3, [r4, #16]
 800cff4:	2965      	cmp	r1, #101	@ 0x65
 800cff6:	f103 33ff 	add.w	r3, r3, #4294967295
 800cffa:	f106 35ff 	add.w	r5, r6, #4294967295
 800cffe:	6123      	str	r3, [r4, #16]
 800d000:	d00c      	beq.n	800d01c <_scanf_float+0x350>
 800d002:	2945      	cmp	r1, #69	@ 0x45
 800d004:	d00a      	beq.n	800d01c <_scanf_float+0x350>
 800d006:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d00a:	464a      	mov	r2, r9
 800d00c:	4640      	mov	r0, r8
 800d00e:	4798      	blx	r3
 800d010:	6923      	ldr	r3, [r4, #16]
 800d012:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d016:	3b01      	subs	r3, #1
 800d018:	1eb5      	subs	r5, r6, #2
 800d01a:	6123      	str	r3, [r4, #16]
 800d01c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d020:	464a      	mov	r2, r9
 800d022:	4640      	mov	r0, r8
 800d024:	4798      	blx	r3
 800d026:	462e      	mov	r6, r5
 800d028:	6822      	ldr	r2, [r4, #0]
 800d02a:	f012 0210 	ands.w	r2, r2, #16
 800d02e:	d001      	beq.n	800d034 <_scanf_float+0x368>
 800d030:	2000      	movs	r0, #0
 800d032:	e68e      	b.n	800cd52 <_scanf_float+0x86>
 800d034:	7032      	strb	r2, [r6, #0]
 800d036:	6823      	ldr	r3, [r4, #0]
 800d038:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d03c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d040:	d123      	bne.n	800d08a <_scanf_float+0x3be>
 800d042:	9b02      	ldr	r3, [sp, #8]
 800d044:	429f      	cmp	r7, r3
 800d046:	d00a      	beq.n	800d05e <_scanf_float+0x392>
 800d048:	1bda      	subs	r2, r3, r7
 800d04a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800d04e:	429e      	cmp	r6, r3
 800d050:	bf28      	it	cs
 800d052:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800d056:	491e      	ldr	r1, [pc, #120]	@ (800d0d0 <_scanf_float+0x404>)
 800d058:	4630      	mov	r0, r6
 800d05a:	f000 f935 	bl	800d2c8 <siprintf>
 800d05e:	9901      	ldr	r1, [sp, #4]
 800d060:	2200      	movs	r2, #0
 800d062:	4640      	mov	r0, r8
 800d064:	f002 fbca 	bl	800f7fc <_strtod_r>
 800d068:	9b03      	ldr	r3, [sp, #12]
 800d06a:	6821      	ldr	r1, [r4, #0]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	f011 0f02 	tst.w	r1, #2
 800d072:	f103 0204 	add.w	r2, r3, #4
 800d076:	d015      	beq.n	800d0a4 <_scanf_float+0x3d8>
 800d078:	9903      	ldr	r1, [sp, #12]
 800d07a:	600a      	str	r2, [r1, #0]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	ed83 0b00 	vstr	d0, [r3]
 800d082:	68e3      	ldr	r3, [r4, #12]
 800d084:	3301      	adds	r3, #1
 800d086:	60e3      	str	r3, [r4, #12]
 800d088:	e7d2      	b.n	800d030 <_scanf_float+0x364>
 800d08a:	9b04      	ldr	r3, [sp, #16]
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d0e6      	beq.n	800d05e <_scanf_float+0x392>
 800d090:	9905      	ldr	r1, [sp, #20]
 800d092:	230a      	movs	r3, #10
 800d094:	3101      	adds	r1, #1
 800d096:	4640      	mov	r0, r8
 800d098:	f002 fc30 	bl	800f8fc <_strtol_r>
 800d09c:	9b04      	ldr	r3, [sp, #16]
 800d09e:	9e05      	ldr	r6, [sp, #20]
 800d0a0:	1ac2      	subs	r2, r0, r3
 800d0a2:	e7d2      	b.n	800d04a <_scanf_float+0x37e>
 800d0a4:	f011 0f04 	tst.w	r1, #4
 800d0a8:	9903      	ldr	r1, [sp, #12]
 800d0aa:	600a      	str	r2, [r1, #0]
 800d0ac:	d1e6      	bne.n	800d07c <_scanf_float+0x3b0>
 800d0ae:	eeb4 0b40 	vcmp.f64	d0, d0
 800d0b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0b6:	681d      	ldr	r5, [r3, #0]
 800d0b8:	d705      	bvc.n	800d0c6 <_scanf_float+0x3fa>
 800d0ba:	4806      	ldr	r0, [pc, #24]	@ (800d0d4 <_scanf_float+0x408>)
 800d0bc:	f000 fa56 	bl	800d56c <nanf>
 800d0c0:	ed85 0a00 	vstr	s0, [r5]
 800d0c4:	e7dd      	b.n	800d082 <_scanf_float+0x3b6>
 800d0c6:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800d0ca:	e7f9      	b.n	800d0c0 <_scanf_float+0x3f4>
 800d0cc:	2700      	movs	r7, #0
 800d0ce:	e635      	b.n	800cd3c <_scanf_float+0x70>
 800d0d0:	08010d9c 	.word	0x08010d9c
 800d0d4:	08010edd 	.word	0x08010edd

0800d0d8 <std>:
 800d0d8:	2300      	movs	r3, #0
 800d0da:	b510      	push	{r4, lr}
 800d0dc:	4604      	mov	r4, r0
 800d0de:	e9c0 3300 	strd	r3, r3, [r0]
 800d0e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d0e6:	6083      	str	r3, [r0, #8]
 800d0e8:	8181      	strh	r1, [r0, #12]
 800d0ea:	6643      	str	r3, [r0, #100]	@ 0x64
 800d0ec:	81c2      	strh	r2, [r0, #14]
 800d0ee:	6183      	str	r3, [r0, #24]
 800d0f0:	4619      	mov	r1, r3
 800d0f2:	2208      	movs	r2, #8
 800d0f4:	305c      	adds	r0, #92	@ 0x5c
 800d0f6:	f000 f94c 	bl	800d392 <memset>
 800d0fa:	4b0d      	ldr	r3, [pc, #52]	@ (800d130 <std+0x58>)
 800d0fc:	6263      	str	r3, [r4, #36]	@ 0x24
 800d0fe:	4b0d      	ldr	r3, [pc, #52]	@ (800d134 <std+0x5c>)
 800d100:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d102:	4b0d      	ldr	r3, [pc, #52]	@ (800d138 <std+0x60>)
 800d104:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d106:	4b0d      	ldr	r3, [pc, #52]	@ (800d13c <std+0x64>)
 800d108:	6323      	str	r3, [r4, #48]	@ 0x30
 800d10a:	4b0d      	ldr	r3, [pc, #52]	@ (800d140 <std+0x68>)
 800d10c:	6224      	str	r4, [r4, #32]
 800d10e:	429c      	cmp	r4, r3
 800d110:	d006      	beq.n	800d120 <std+0x48>
 800d112:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d116:	4294      	cmp	r4, r2
 800d118:	d002      	beq.n	800d120 <std+0x48>
 800d11a:	33d0      	adds	r3, #208	@ 0xd0
 800d11c:	429c      	cmp	r4, r3
 800d11e:	d105      	bne.n	800d12c <std+0x54>
 800d120:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d128:	f000 ba0e 	b.w	800d548 <__retarget_lock_init_recursive>
 800d12c:	bd10      	pop	{r4, pc}
 800d12e:	bf00      	nop
 800d130:	0800d30d 	.word	0x0800d30d
 800d134:	0800d32f 	.word	0x0800d32f
 800d138:	0800d367 	.word	0x0800d367
 800d13c:	0800d38b 	.word	0x0800d38b
 800d140:	24004f6c 	.word	0x24004f6c

0800d144 <stdio_exit_handler>:
 800d144:	4a02      	ldr	r2, [pc, #8]	@ (800d150 <stdio_exit_handler+0xc>)
 800d146:	4903      	ldr	r1, [pc, #12]	@ (800d154 <stdio_exit_handler+0x10>)
 800d148:	4803      	ldr	r0, [pc, #12]	@ (800d158 <stdio_exit_handler+0x14>)
 800d14a:	f000 b869 	b.w	800d220 <_fwalk_sglue>
 800d14e:	bf00      	nop
 800d150:	24000014 	.word	0x24000014
 800d154:	0800fcb9 	.word	0x0800fcb9
 800d158:	24000024 	.word	0x24000024

0800d15c <cleanup_stdio>:
 800d15c:	6841      	ldr	r1, [r0, #4]
 800d15e:	4b0c      	ldr	r3, [pc, #48]	@ (800d190 <cleanup_stdio+0x34>)
 800d160:	4299      	cmp	r1, r3
 800d162:	b510      	push	{r4, lr}
 800d164:	4604      	mov	r4, r0
 800d166:	d001      	beq.n	800d16c <cleanup_stdio+0x10>
 800d168:	f002 fda6 	bl	800fcb8 <_fflush_r>
 800d16c:	68a1      	ldr	r1, [r4, #8]
 800d16e:	4b09      	ldr	r3, [pc, #36]	@ (800d194 <cleanup_stdio+0x38>)
 800d170:	4299      	cmp	r1, r3
 800d172:	d002      	beq.n	800d17a <cleanup_stdio+0x1e>
 800d174:	4620      	mov	r0, r4
 800d176:	f002 fd9f 	bl	800fcb8 <_fflush_r>
 800d17a:	68e1      	ldr	r1, [r4, #12]
 800d17c:	4b06      	ldr	r3, [pc, #24]	@ (800d198 <cleanup_stdio+0x3c>)
 800d17e:	4299      	cmp	r1, r3
 800d180:	d004      	beq.n	800d18c <cleanup_stdio+0x30>
 800d182:	4620      	mov	r0, r4
 800d184:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d188:	f002 bd96 	b.w	800fcb8 <_fflush_r>
 800d18c:	bd10      	pop	{r4, pc}
 800d18e:	bf00      	nop
 800d190:	24004f6c 	.word	0x24004f6c
 800d194:	24004fd4 	.word	0x24004fd4
 800d198:	2400503c 	.word	0x2400503c

0800d19c <global_stdio_init.part.0>:
 800d19c:	b510      	push	{r4, lr}
 800d19e:	4b0b      	ldr	r3, [pc, #44]	@ (800d1cc <global_stdio_init.part.0+0x30>)
 800d1a0:	4c0b      	ldr	r4, [pc, #44]	@ (800d1d0 <global_stdio_init.part.0+0x34>)
 800d1a2:	4a0c      	ldr	r2, [pc, #48]	@ (800d1d4 <global_stdio_init.part.0+0x38>)
 800d1a4:	601a      	str	r2, [r3, #0]
 800d1a6:	4620      	mov	r0, r4
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	2104      	movs	r1, #4
 800d1ac:	f7ff ff94 	bl	800d0d8 <std>
 800d1b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d1b4:	2201      	movs	r2, #1
 800d1b6:	2109      	movs	r1, #9
 800d1b8:	f7ff ff8e 	bl	800d0d8 <std>
 800d1bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d1c0:	2202      	movs	r2, #2
 800d1c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d1c6:	2112      	movs	r1, #18
 800d1c8:	f7ff bf86 	b.w	800d0d8 <std>
 800d1cc:	240050a4 	.word	0x240050a4
 800d1d0:	24004f6c 	.word	0x24004f6c
 800d1d4:	0800d145 	.word	0x0800d145

0800d1d8 <__sfp_lock_acquire>:
 800d1d8:	4801      	ldr	r0, [pc, #4]	@ (800d1e0 <__sfp_lock_acquire+0x8>)
 800d1da:	f000 b9b6 	b.w	800d54a <__retarget_lock_acquire_recursive>
 800d1de:	bf00      	nop
 800d1e0:	240050ad 	.word	0x240050ad

0800d1e4 <__sfp_lock_release>:
 800d1e4:	4801      	ldr	r0, [pc, #4]	@ (800d1ec <__sfp_lock_release+0x8>)
 800d1e6:	f000 b9b1 	b.w	800d54c <__retarget_lock_release_recursive>
 800d1ea:	bf00      	nop
 800d1ec:	240050ad 	.word	0x240050ad

0800d1f0 <__sinit>:
 800d1f0:	b510      	push	{r4, lr}
 800d1f2:	4604      	mov	r4, r0
 800d1f4:	f7ff fff0 	bl	800d1d8 <__sfp_lock_acquire>
 800d1f8:	6a23      	ldr	r3, [r4, #32]
 800d1fa:	b11b      	cbz	r3, 800d204 <__sinit+0x14>
 800d1fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d200:	f7ff bff0 	b.w	800d1e4 <__sfp_lock_release>
 800d204:	4b04      	ldr	r3, [pc, #16]	@ (800d218 <__sinit+0x28>)
 800d206:	6223      	str	r3, [r4, #32]
 800d208:	4b04      	ldr	r3, [pc, #16]	@ (800d21c <__sinit+0x2c>)
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d1f5      	bne.n	800d1fc <__sinit+0xc>
 800d210:	f7ff ffc4 	bl	800d19c <global_stdio_init.part.0>
 800d214:	e7f2      	b.n	800d1fc <__sinit+0xc>
 800d216:	bf00      	nop
 800d218:	0800d15d 	.word	0x0800d15d
 800d21c:	240050a4 	.word	0x240050a4

0800d220 <_fwalk_sglue>:
 800d220:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d224:	4607      	mov	r7, r0
 800d226:	4688      	mov	r8, r1
 800d228:	4614      	mov	r4, r2
 800d22a:	2600      	movs	r6, #0
 800d22c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d230:	f1b9 0901 	subs.w	r9, r9, #1
 800d234:	d505      	bpl.n	800d242 <_fwalk_sglue+0x22>
 800d236:	6824      	ldr	r4, [r4, #0]
 800d238:	2c00      	cmp	r4, #0
 800d23a:	d1f7      	bne.n	800d22c <_fwalk_sglue+0xc>
 800d23c:	4630      	mov	r0, r6
 800d23e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d242:	89ab      	ldrh	r3, [r5, #12]
 800d244:	2b01      	cmp	r3, #1
 800d246:	d907      	bls.n	800d258 <_fwalk_sglue+0x38>
 800d248:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d24c:	3301      	adds	r3, #1
 800d24e:	d003      	beq.n	800d258 <_fwalk_sglue+0x38>
 800d250:	4629      	mov	r1, r5
 800d252:	4638      	mov	r0, r7
 800d254:	47c0      	blx	r8
 800d256:	4306      	orrs	r6, r0
 800d258:	3568      	adds	r5, #104	@ 0x68
 800d25a:	e7e9      	b.n	800d230 <_fwalk_sglue+0x10>

0800d25c <sniprintf>:
 800d25c:	b40c      	push	{r2, r3}
 800d25e:	b530      	push	{r4, r5, lr}
 800d260:	4b18      	ldr	r3, [pc, #96]	@ (800d2c4 <sniprintf+0x68>)
 800d262:	1e0c      	subs	r4, r1, #0
 800d264:	681d      	ldr	r5, [r3, #0]
 800d266:	b09d      	sub	sp, #116	@ 0x74
 800d268:	da08      	bge.n	800d27c <sniprintf+0x20>
 800d26a:	238b      	movs	r3, #139	@ 0x8b
 800d26c:	602b      	str	r3, [r5, #0]
 800d26e:	f04f 30ff 	mov.w	r0, #4294967295
 800d272:	b01d      	add	sp, #116	@ 0x74
 800d274:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d278:	b002      	add	sp, #8
 800d27a:	4770      	bx	lr
 800d27c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d280:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d284:	f04f 0300 	mov.w	r3, #0
 800d288:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d28a:	bf14      	ite	ne
 800d28c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d290:	4623      	moveq	r3, r4
 800d292:	9304      	str	r3, [sp, #16]
 800d294:	9307      	str	r3, [sp, #28]
 800d296:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d29a:	9002      	str	r0, [sp, #8]
 800d29c:	9006      	str	r0, [sp, #24]
 800d29e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d2a2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d2a4:	ab21      	add	r3, sp, #132	@ 0x84
 800d2a6:	a902      	add	r1, sp, #8
 800d2a8:	4628      	mov	r0, r5
 800d2aa:	9301      	str	r3, [sp, #4]
 800d2ac:	f002 fb84 	bl	800f9b8 <_svfiprintf_r>
 800d2b0:	1c43      	adds	r3, r0, #1
 800d2b2:	bfbc      	itt	lt
 800d2b4:	238b      	movlt	r3, #139	@ 0x8b
 800d2b6:	602b      	strlt	r3, [r5, #0]
 800d2b8:	2c00      	cmp	r4, #0
 800d2ba:	d0da      	beq.n	800d272 <sniprintf+0x16>
 800d2bc:	9b02      	ldr	r3, [sp, #8]
 800d2be:	2200      	movs	r2, #0
 800d2c0:	701a      	strb	r2, [r3, #0]
 800d2c2:	e7d6      	b.n	800d272 <sniprintf+0x16>
 800d2c4:	24000020 	.word	0x24000020

0800d2c8 <siprintf>:
 800d2c8:	b40e      	push	{r1, r2, r3}
 800d2ca:	b510      	push	{r4, lr}
 800d2cc:	b09d      	sub	sp, #116	@ 0x74
 800d2ce:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d2d0:	9002      	str	r0, [sp, #8]
 800d2d2:	9006      	str	r0, [sp, #24]
 800d2d4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d2d8:	480a      	ldr	r0, [pc, #40]	@ (800d304 <siprintf+0x3c>)
 800d2da:	9107      	str	r1, [sp, #28]
 800d2dc:	9104      	str	r1, [sp, #16]
 800d2de:	490a      	ldr	r1, [pc, #40]	@ (800d308 <siprintf+0x40>)
 800d2e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2e4:	9105      	str	r1, [sp, #20]
 800d2e6:	2400      	movs	r4, #0
 800d2e8:	a902      	add	r1, sp, #8
 800d2ea:	6800      	ldr	r0, [r0, #0]
 800d2ec:	9301      	str	r3, [sp, #4]
 800d2ee:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d2f0:	f002 fb62 	bl	800f9b8 <_svfiprintf_r>
 800d2f4:	9b02      	ldr	r3, [sp, #8]
 800d2f6:	701c      	strb	r4, [r3, #0]
 800d2f8:	b01d      	add	sp, #116	@ 0x74
 800d2fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d2fe:	b003      	add	sp, #12
 800d300:	4770      	bx	lr
 800d302:	bf00      	nop
 800d304:	24000020 	.word	0x24000020
 800d308:	ffff0208 	.word	0xffff0208

0800d30c <__sread>:
 800d30c:	b510      	push	{r4, lr}
 800d30e:	460c      	mov	r4, r1
 800d310:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d314:	f000 f8ca 	bl	800d4ac <_read_r>
 800d318:	2800      	cmp	r0, #0
 800d31a:	bfab      	itete	ge
 800d31c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d31e:	89a3      	ldrhlt	r3, [r4, #12]
 800d320:	181b      	addge	r3, r3, r0
 800d322:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d326:	bfac      	ite	ge
 800d328:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d32a:	81a3      	strhlt	r3, [r4, #12]
 800d32c:	bd10      	pop	{r4, pc}

0800d32e <__swrite>:
 800d32e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d332:	461f      	mov	r7, r3
 800d334:	898b      	ldrh	r3, [r1, #12]
 800d336:	05db      	lsls	r3, r3, #23
 800d338:	4605      	mov	r5, r0
 800d33a:	460c      	mov	r4, r1
 800d33c:	4616      	mov	r6, r2
 800d33e:	d505      	bpl.n	800d34c <__swrite+0x1e>
 800d340:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d344:	2302      	movs	r3, #2
 800d346:	2200      	movs	r2, #0
 800d348:	f000 f89e 	bl	800d488 <_lseek_r>
 800d34c:	89a3      	ldrh	r3, [r4, #12]
 800d34e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d352:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d356:	81a3      	strh	r3, [r4, #12]
 800d358:	4632      	mov	r2, r6
 800d35a:	463b      	mov	r3, r7
 800d35c:	4628      	mov	r0, r5
 800d35e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d362:	f000 b8b5 	b.w	800d4d0 <_write_r>

0800d366 <__sseek>:
 800d366:	b510      	push	{r4, lr}
 800d368:	460c      	mov	r4, r1
 800d36a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d36e:	f000 f88b 	bl	800d488 <_lseek_r>
 800d372:	1c43      	adds	r3, r0, #1
 800d374:	89a3      	ldrh	r3, [r4, #12]
 800d376:	bf15      	itete	ne
 800d378:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d37a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d37e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d382:	81a3      	strheq	r3, [r4, #12]
 800d384:	bf18      	it	ne
 800d386:	81a3      	strhne	r3, [r4, #12]
 800d388:	bd10      	pop	{r4, pc}

0800d38a <__sclose>:
 800d38a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d38e:	f000 b80d 	b.w	800d3ac <_close_r>

0800d392 <memset>:
 800d392:	4402      	add	r2, r0
 800d394:	4603      	mov	r3, r0
 800d396:	4293      	cmp	r3, r2
 800d398:	d100      	bne.n	800d39c <memset+0xa>
 800d39a:	4770      	bx	lr
 800d39c:	f803 1b01 	strb.w	r1, [r3], #1
 800d3a0:	e7f9      	b.n	800d396 <memset+0x4>
	...

0800d3a4 <_localeconv_r>:
 800d3a4:	4800      	ldr	r0, [pc, #0]	@ (800d3a8 <_localeconv_r+0x4>)
 800d3a6:	4770      	bx	lr
 800d3a8:	24000160 	.word	0x24000160

0800d3ac <_close_r>:
 800d3ac:	b538      	push	{r3, r4, r5, lr}
 800d3ae:	4d06      	ldr	r5, [pc, #24]	@ (800d3c8 <_close_r+0x1c>)
 800d3b0:	2300      	movs	r3, #0
 800d3b2:	4604      	mov	r4, r0
 800d3b4:	4608      	mov	r0, r1
 800d3b6:	602b      	str	r3, [r5, #0]
 800d3b8:	f7f4 fca0 	bl	8001cfc <_close>
 800d3bc:	1c43      	adds	r3, r0, #1
 800d3be:	d102      	bne.n	800d3c6 <_close_r+0x1a>
 800d3c0:	682b      	ldr	r3, [r5, #0]
 800d3c2:	b103      	cbz	r3, 800d3c6 <_close_r+0x1a>
 800d3c4:	6023      	str	r3, [r4, #0]
 800d3c6:	bd38      	pop	{r3, r4, r5, pc}
 800d3c8:	240050a8 	.word	0x240050a8

0800d3cc <_reclaim_reent>:
 800d3cc:	4b2d      	ldr	r3, [pc, #180]	@ (800d484 <_reclaim_reent+0xb8>)
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	4283      	cmp	r3, r0
 800d3d2:	b570      	push	{r4, r5, r6, lr}
 800d3d4:	4604      	mov	r4, r0
 800d3d6:	d053      	beq.n	800d480 <_reclaim_reent+0xb4>
 800d3d8:	69c3      	ldr	r3, [r0, #28]
 800d3da:	b31b      	cbz	r3, 800d424 <_reclaim_reent+0x58>
 800d3dc:	68db      	ldr	r3, [r3, #12]
 800d3de:	b163      	cbz	r3, 800d3fa <_reclaim_reent+0x2e>
 800d3e0:	2500      	movs	r5, #0
 800d3e2:	69e3      	ldr	r3, [r4, #28]
 800d3e4:	68db      	ldr	r3, [r3, #12]
 800d3e6:	5959      	ldr	r1, [r3, r5]
 800d3e8:	b9b1      	cbnz	r1, 800d418 <_reclaim_reent+0x4c>
 800d3ea:	3504      	adds	r5, #4
 800d3ec:	2d80      	cmp	r5, #128	@ 0x80
 800d3ee:	d1f8      	bne.n	800d3e2 <_reclaim_reent+0x16>
 800d3f0:	69e3      	ldr	r3, [r4, #28]
 800d3f2:	4620      	mov	r0, r4
 800d3f4:	68d9      	ldr	r1, [r3, #12]
 800d3f6:	f000 fea5 	bl	800e144 <_free_r>
 800d3fa:	69e3      	ldr	r3, [r4, #28]
 800d3fc:	6819      	ldr	r1, [r3, #0]
 800d3fe:	b111      	cbz	r1, 800d406 <_reclaim_reent+0x3a>
 800d400:	4620      	mov	r0, r4
 800d402:	f000 fe9f 	bl	800e144 <_free_r>
 800d406:	69e3      	ldr	r3, [r4, #28]
 800d408:	689d      	ldr	r5, [r3, #8]
 800d40a:	b15d      	cbz	r5, 800d424 <_reclaim_reent+0x58>
 800d40c:	4629      	mov	r1, r5
 800d40e:	4620      	mov	r0, r4
 800d410:	682d      	ldr	r5, [r5, #0]
 800d412:	f000 fe97 	bl	800e144 <_free_r>
 800d416:	e7f8      	b.n	800d40a <_reclaim_reent+0x3e>
 800d418:	680e      	ldr	r6, [r1, #0]
 800d41a:	4620      	mov	r0, r4
 800d41c:	f000 fe92 	bl	800e144 <_free_r>
 800d420:	4631      	mov	r1, r6
 800d422:	e7e1      	b.n	800d3e8 <_reclaim_reent+0x1c>
 800d424:	6961      	ldr	r1, [r4, #20]
 800d426:	b111      	cbz	r1, 800d42e <_reclaim_reent+0x62>
 800d428:	4620      	mov	r0, r4
 800d42a:	f000 fe8b 	bl	800e144 <_free_r>
 800d42e:	69e1      	ldr	r1, [r4, #28]
 800d430:	b111      	cbz	r1, 800d438 <_reclaim_reent+0x6c>
 800d432:	4620      	mov	r0, r4
 800d434:	f000 fe86 	bl	800e144 <_free_r>
 800d438:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d43a:	b111      	cbz	r1, 800d442 <_reclaim_reent+0x76>
 800d43c:	4620      	mov	r0, r4
 800d43e:	f000 fe81 	bl	800e144 <_free_r>
 800d442:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d444:	b111      	cbz	r1, 800d44c <_reclaim_reent+0x80>
 800d446:	4620      	mov	r0, r4
 800d448:	f000 fe7c 	bl	800e144 <_free_r>
 800d44c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800d44e:	b111      	cbz	r1, 800d456 <_reclaim_reent+0x8a>
 800d450:	4620      	mov	r0, r4
 800d452:	f000 fe77 	bl	800e144 <_free_r>
 800d456:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800d458:	b111      	cbz	r1, 800d460 <_reclaim_reent+0x94>
 800d45a:	4620      	mov	r0, r4
 800d45c:	f000 fe72 	bl	800e144 <_free_r>
 800d460:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800d462:	b111      	cbz	r1, 800d46a <_reclaim_reent+0x9e>
 800d464:	4620      	mov	r0, r4
 800d466:	f000 fe6d 	bl	800e144 <_free_r>
 800d46a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d46c:	b111      	cbz	r1, 800d474 <_reclaim_reent+0xa8>
 800d46e:	4620      	mov	r0, r4
 800d470:	f000 fe68 	bl	800e144 <_free_r>
 800d474:	6a23      	ldr	r3, [r4, #32]
 800d476:	b11b      	cbz	r3, 800d480 <_reclaim_reent+0xb4>
 800d478:	4620      	mov	r0, r4
 800d47a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d47e:	4718      	bx	r3
 800d480:	bd70      	pop	{r4, r5, r6, pc}
 800d482:	bf00      	nop
 800d484:	24000020 	.word	0x24000020

0800d488 <_lseek_r>:
 800d488:	b538      	push	{r3, r4, r5, lr}
 800d48a:	4d07      	ldr	r5, [pc, #28]	@ (800d4a8 <_lseek_r+0x20>)
 800d48c:	4604      	mov	r4, r0
 800d48e:	4608      	mov	r0, r1
 800d490:	4611      	mov	r1, r2
 800d492:	2200      	movs	r2, #0
 800d494:	602a      	str	r2, [r5, #0]
 800d496:	461a      	mov	r2, r3
 800d498:	f7f4 fc57 	bl	8001d4a <_lseek>
 800d49c:	1c43      	adds	r3, r0, #1
 800d49e:	d102      	bne.n	800d4a6 <_lseek_r+0x1e>
 800d4a0:	682b      	ldr	r3, [r5, #0]
 800d4a2:	b103      	cbz	r3, 800d4a6 <_lseek_r+0x1e>
 800d4a4:	6023      	str	r3, [r4, #0]
 800d4a6:	bd38      	pop	{r3, r4, r5, pc}
 800d4a8:	240050a8 	.word	0x240050a8

0800d4ac <_read_r>:
 800d4ac:	b538      	push	{r3, r4, r5, lr}
 800d4ae:	4d07      	ldr	r5, [pc, #28]	@ (800d4cc <_read_r+0x20>)
 800d4b0:	4604      	mov	r4, r0
 800d4b2:	4608      	mov	r0, r1
 800d4b4:	4611      	mov	r1, r2
 800d4b6:	2200      	movs	r2, #0
 800d4b8:	602a      	str	r2, [r5, #0]
 800d4ba:	461a      	mov	r2, r3
 800d4bc:	f7f4 fbe5 	bl	8001c8a <_read>
 800d4c0:	1c43      	adds	r3, r0, #1
 800d4c2:	d102      	bne.n	800d4ca <_read_r+0x1e>
 800d4c4:	682b      	ldr	r3, [r5, #0]
 800d4c6:	b103      	cbz	r3, 800d4ca <_read_r+0x1e>
 800d4c8:	6023      	str	r3, [r4, #0]
 800d4ca:	bd38      	pop	{r3, r4, r5, pc}
 800d4cc:	240050a8 	.word	0x240050a8

0800d4d0 <_write_r>:
 800d4d0:	b538      	push	{r3, r4, r5, lr}
 800d4d2:	4d07      	ldr	r5, [pc, #28]	@ (800d4f0 <_write_r+0x20>)
 800d4d4:	4604      	mov	r4, r0
 800d4d6:	4608      	mov	r0, r1
 800d4d8:	4611      	mov	r1, r2
 800d4da:	2200      	movs	r2, #0
 800d4dc:	602a      	str	r2, [r5, #0]
 800d4de:	461a      	mov	r2, r3
 800d4e0:	f7f4 fbf0 	bl	8001cc4 <_write>
 800d4e4:	1c43      	adds	r3, r0, #1
 800d4e6:	d102      	bne.n	800d4ee <_write_r+0x1e>
 800d4e8:	682b      	ldr	r3, [r5, #0]
 800d4ea:	b103      	cbz	r3, 800d4ee <_write_r+0x1e>
 800d4ec:	6023      	str	r3, [r4, #0]
 800d4ee:	bd38      	pop	{r3, r4, r5, pc}
 800d4f0:	240050a8 	.word	0x240050a8

0800d4f4 <__errno>:
 800d4f4:	4b01      	ldr	r3, [pc, #4]	@ (800d4fc <__errno+0x8>)
 800d4f6:	6818      	ldr	r0, [r3, #0]
 800d4f8:	4770      	bx	lr
 800d4fa:	bf00      	nop
 800d4fc:	24000020 	.word	0x24000020

0800d500 <__libc_init_array>:
 800d500:	b570      	push	{r4, r5, r6, lr}
 800d502:	4d0d      	ldr	r5, [pc, #52]	@ (800d538 <__libc_init_array+0x38>)
 800d504:	4c0d      	ldr	r4, [pc, #52]	@ (800d53c <__libc_init_array+0x3c>)
 800d506:	1b64      	subs	r4, r4, r5
 800d508:	10a4      	asrs	r4, r4, #2
 800d50a:	2600      	movs	r6, #0
 800d50c:	42a6      	cmp	r6, r4
 800d50e:	d109      	bne.n	800d524 <__libc_init_array+0x24>
 800d510:	4d0b      	ldr	r5, [pc, #44]	@ (800d540 <__libc_init_array+0x40>)
 800d512:	4c0c      	ldr	r4, [pc, #48]	@ (800d544 <__libc_init_array+0x44>)
 800d514:	f003 fab2 	bl	8010a7c <_init>
 800d518:	1b64      	subs	r4, r4, r5
 800d51a:	10a4      	asrs	r4, r4, #2
 800d51c:	2600      	movs	r6, #0
 800d51e:	42a6      	cmp	r6, r4
 800d520:	d105      	bne.n	800d52e <__libc_init_array+0x2e>
 800d522:	bd70      	pop	{r4, r5, r6, pc}
 800d524:	f855 3b04 	ldr.w	r3, [r5], #4
 800d528:	4798      	blx	r3
 800d52a:	3601      	adds	r6, #1
 800d52c:	e7ee      	b.n	800d50c <__libc_init_array+0xc>
 800d52e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d532:	4798      	blx	r3
 800d534:	3601      	adds	r6, #1
 800d536:	e7f2      	b.n	800d51e <__libc_init_array+0x1e>
 800d538:	0801119c 	.word	0x0801119c
 800d53c:	0801119c 	.word	0x0801119c
 800d540:	0801119c 	.word	0x0801119c
 800d544:	080111a0 	.word	0x080111a0

0800d548 <__retarget_lock_init_recursive>:
 800d548:	4770      	bx	lr

0800d54a <__retarget_lock_acquire_recursive>:
 800d54a:	4770      	bx	lr

0800d54c <__retarget_lock_release_recursive>:
 800d54c:	4770      	bx	lr

0800d54e <memcpy>:
 800d54e:	440a      	add	r2, r1
 800d550:	4291      	cmp	r1, r2
 800d552:	f100 33ff 	add.w	r3, r0, #4294967295
 800d556:	d100      	bne.n	800d55a <memcpy+0xc>
 800d558:	4770      	bx	lr
 800d55a:	b510      	push	{r4, lr}
 800d55c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d560:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d564:	4291      	cmp	r1, r2
 800d566:	d1f9      	bne.n	800d55c <memcpy+0xe>
 800d568:	bd10      	pop	{r4, pc}
	...

0800d56c <nanf>:
 800d56c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d574 <nanf+0x8>
 800d570:	4770      	bx	lr
 800d572:	bf00      	nop
 800d574:	7fc00000 	.word	0x7fc00000

0800d578 <quorem>:
 800d578:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d57c:	6903      	ldr	r3, [r0, #16]
 800d57e:	690c      	ldr	r4, [r1, #16]
 800d580:	42a3      	cmp	r3, r4
 800d582:	4607      	mov	r7, r0
 800d584:	db7e      	blt.n	800d684 <quorem+0x10c>
 800d586:	3c01      	subs	r4, #1
 800d588:	f101 0814 	add.w	r8, r1, #20
 800d58c:	00a3      	lsls	r3, r4, #2
 800d58e:	f100 0514 	add.w	r5, r0, #20
 800d592:	9300      	str	r3, [sp, #0]
 800d594:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d598:	9301      	str	r3, [sp, #4]
 800d59a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d59e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d5a2:	3301      	adds	r3, #1
 800d5a4:	429a      	cmp	r2, r3
 800d5a6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d5aa:	fbb2 f6f3 	udiv	r6, r2, r3
 800d5ae:	d32e      	bcc.n	800d60e <quorem+0x96>
 800d5b0:	f04f 0a00 	mov.w	sl, #0
 800d5b4:	46c4      	mov	ip, r8
 800d5b6:	46ae      	mov	lr, r5
 800d5b8:	46d3      	mov	fp, sl
 800d5ba:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d5be:	b298      	uxth	r0, r3
 800d5c0:	fb06 a000 	mla	r0, r6, r0, sl
 800d5c4:	0c02      	lsrs	r2, r0, #16
 800d5c6:	0c1b      	lsrs	r3, r3, #16
 800d5c8:	fb06 2303 	mla	r3, r6, r3, r2
 800d5cc:	f8de 2000 	ldr.w	r2, [lr]
 800d5d0:	b280      	uxth	r0, r0
 800d5d2:	b292      	uxth	r2, r2
 800d5d4:	1a12      	subs	r2, r2, r0
 800d5d6:	445a      	add	r2, fp
 800d5d8:	f8de 0000 	ldr.w	r0, [lr]
 800d5dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d5e0:	b29b      	uxth	r3, r3
 800d5e2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d5e6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d5ea:	b292      	uxth	r2, r2
 800d5ec:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d5f0:	45e1      	cmp	r9, ip
 800d5f2:	f84e 2b04 	str.w	r2, [lr], #4
 800d5f6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d5fa:	d2de      	bcs.n	800d5ba <quorem+0x42>
 800d5fc:	9b00      	ldr	r3, [sp, #0]
 800d5fe:	58eb      	ldr	r3, [r5, r3]
 800d600:	b92b      	cbnz	r3, 800d60e <quorem+0x96>
 800d602:	9b01      	ldr	r3, [sp, #4]
 800d604:	3b04      	subs	r3, #4
 800d606:	429d      	cmp	r5, r3
 800d608:	461a      	mov	r2, r3
 800d60a:	d32f      	bcc.n	800d66c <quorem+0xf4>
 800d60c:	613c      	str	r4, [r7, #16]
 800d60e:	4638      	mov	r0, r7
 800d610:	f001 f954 	bl	800e8bc <__mcmp>
 800d614:	2800      	cmp	r0, #0
 800d616:	db25      	blt.n	800d664 <quorem+0xec>
 800d618:	4629      	mov	r1, r5
 800d61a:	2000      	movs	r0, #0
 800d61c:	f858 2b04 	ldr.w	r2, [r8], #4
 800d620:	f8d1 c000 	ldr.w	ip, [r1]
 800d624:	fa1f fe82 	uxth.w	lr, r2
 800d628:	fa1f f38c 	uxth.w	r3, ip
 800d62c:	eba3 030e 	sub.w	r3, r3, lr
 800d630:	4403      	add	r3, r0
 800d632:	0c12      	lsrs	r2, r2, #16
 800d634:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d638:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d63c:	b29b      	uxth	r3, r3
 800d63e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d642:	45c1      	cmp	r9, r8
 800d644:	f841 3b04 	str.w	r3, [r1], #4
 800d648:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d64c:	d2e6      	bcs.n	800d61c <quorem+0xa4>
 800d64e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d652:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d656:	b922      	cbnz	r2, 800d662 <quorem+0xea>
 800d658:	3b04      	subs	r3, #4
 800d65a:	429d      	cmp	r5, r3
 800d65c:	461a      	mov	r2, r3
 800d65e:	d30b      	bcc.n	800d678 <quorem+0x100>
 800d660:	613c      	str	r4, [r7, #16]
 800d662:	3601      	adds	r6, #1
 800d664:	4630      	mov	r0, r6
 800d666:	b003      	add	sp, #12
 800d668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d66c:	6812      	ldr	r2, [r2, #0]
 800d66e:	3b04      	subs	r3, #4
 800d670:	2a00      	cmp	r2, #0
 800d672:	d1cb      	bne.n	800d60c <quorem+0x94>
 800d674:	3c01      	subs	r4, #1
 800d676:	e7c6      	b.n	800d606 <quorem+0x8e>
 800d678:	6812      	ldr	r2, [r2, #0]
 800d67a:	3b04      	subs	r3, #4
 800d67c:	2a00      	cmp	r2, #0
 800d67e:	d1ef      	bne.n	800d660 <quorem+0xe8>
 800d680:	3c01      	subs	r4, #1
 800d682:	e7ea      	b.n	800d65a <quorem+0xe2>
 800d684:	2000      	movs	r0, #0
 800d686:	e7ee      	b.n	800d666 <quorem+0xee>

0800d688 <_dtoa_r>:
 800d688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d68c:	ed2d 8b02 	vpush	{d8}
 800d690:	69c7      	ldr	r7, [r0, #28]
 800d692:	b091      	sub	sp, #68	@ 0x44
 800d694:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d698:	ec55 4b10 	vmov	r4, r5, d0
 800d69c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800d69e:	9107      	str	r1, [sp, #28]
 800d6a0:	4681      	mov	r9, r0
 800d6a2:	9209      	str	r2, [sp, #36]	@ 0x24
 800d6a4:	930d      	str	r3, [sp, #52]	@ 0x34
 800d6a6:	b97f      	cbnz	r7, 800d6c8 <_dtoa_r+0x40>
 800d6a8:	2010      	movs	r0, #16
 800d6aa:	f000 fd95 	bl	800e1d8 <malloc>
 800d6ae:	4602      	mov	r2, r0
 800d6b0:	f8c9 001c 	str.w	r0, [r9, #28]
 800d6b4:	b920      	cbnz	r0, 800d6c0 <_dtoa_r+0x38>
 800d6b6:	4ba0      	ldr	r3, [pc, #640]	@ (800d938 <_dtoa_r+0x2b0>)
 800d6b8:	21ef      	movs	r1, #239	@ 0xef
 800d6ba:	48a0      	ldr	r0, [pc, #640]	@ (800d93c <_dtoa_r+0x2b4>)
 800d6bc:	f002 fb68 	bl	800fd90 <__assert_func>
 800d6c0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d6c4:	6007      	str	r7, [r0, #0]
 800d6c6:	60c7      	str	r7, [r0, #12]
 800d6c8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d6cc:	6819      	ldr	r1, [r3, #0]
 800d6ce:	b159      	cbz	r1, 800d6e8 <_dtoa_r+0x60>
 800d6d0:	685a      	ldr	r2, [r3, #4]
 800d6d2:	604a      	str	r2, [r1, #4]
 800d6d4:	2301      	movs	r3, #1
 800d6d6:	4093      	lsls	r3, r2
 800d6d8:	608b      	str	r3, [r1, #8]
 800d6da:	4648      	mov	r0, r9
 800d6dc:	f000 fe72 	bl	800e3c4 <_Bfree>
 800d6e0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d6e4:	2200      	movs	r2, #0
 800d6e6:	601a      	str	r2, [r3, #0]
 800d6e8:	1e2b      	subs	r3, r5, #0
 800d6ea:	bfbb      	ittet	lt
 800d6ec:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d6f0:	9303      	strlt	r3, [sp, #12]
 800d6f2:	2300      	movge	r3, #0
 800d6f4:	2201      	movlt	r2, #1
 800d6f6:	bfac      	ite	ge
 800d6f8:	6033      	strge	r3, [r6, #0]
 800d6fa:	6032      	strlt	r2, [r6, #0]
 800d6fc:	4b90      	ldr	r3, [pc, #576]	@ (800d940 <_dtoa_r+0x2b8>)
 800d6fe:	9e03      	ldr	r6, [sp, #12]
 800d700:	43b3      	bics	r3, r6
 800d702:	d110      	bne.n	800d726 <_dtoa_r+0x9e>
 800d704:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d706:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d70a:	6013      	str	r3, [r2, #0]
 800d70c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800d710:	4323      	orrs	r3, r4
 800d712:	f000 84e6 	beq.w	800e0e2 <_dtoa_r+0xa5a>
 800d716:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d718:	4f8a      	ldr	r7, [pc, #552]	@ (800d944 <_dtoa_r+0x2bc>)
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	f000 84e8 	beq.w	800e0f0 <_dtoa_r+0xa68>
 800d720:	1cfb      	adds	r3, r7, #3
 800d722:	f000 bce3 	b.w	800e0ec <_dtoa_r+0xa64>
 800d726:	ed9d 8b02 	vldr	d8, [sp, #8]
 800d72a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d72e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d732:	d10a      	bne.n	800d74a <_dtoa_r+0xc2>
 800d734:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d736:	2301      	movs	r3, #1
 800d738:	6013      	str	r3, [r2, #0]
 800d73a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d73c:	b113      	cbz	r3, 800d744 <_dtoa_r+0xbc>
 800d73e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800d740:	4b81      	ldr	r3, [pc, #516]	@ (800d948 <_dtoa_r+0x2c0>)
 800d742:	6013      	str	r3, [r2, #0]
 800d744:	4f81      	ldr	r7, [pc, #516]	@ (800d94c <_dtoa_r+0x2c4>)
 800d746:	f000 bcd3 	b.w	800e0f0 <_dtoa_r+0xa68>
 800d74a:	aa0e      	add	r2, sp, #56	@ 0x38
 800d74c:	a90f      	add	r1, sp, #60	@ 0x3c
 800d74e:	4648      	mov	r0, r9
 800d750:	eeb0 0b48 	vmov.f64	d0, d8
 800d754:	f001 f9d2 	bl	800eafc <__d2b>
 800d758:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800d75c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d75e:	9001      	str	r0, [sp, #4]
 800d760:	2b00      	cmp	r3, #0
 800d762:	d045      	beq.n	800d7f0 <_dtoa_r+0x168>
 800d764:	eeb0 7b48 	vmov.f64	d7, d8
 800d768:	ee18 1a90 	vmov	r1, s17
 800d76c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800d770:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800d774:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800d778:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800d77c:	2500      	movs	r5, #0
 800d77e:	ee07 1a90 	vmov	s15, r1
 800d782:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800d786:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800d920 <_dtoa_r+0x298>
 800d78a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d78e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800d928 <_dtoa_r+0x2a0>
 800d792:	eea7 6b05 	vfma.f64	d6, d7, d5
 800d796:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800d930 <_dtoa_r+0x2a8>
 800d79a:	ee07 3a90 	vmov	s15, r3
 800d79e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800d7a2:	eeb0 7b46 	vmov.f64	d7, d6
 800d7a6:	eea4 7b05 	vfma.f64	d7, d4, d5
 800d7aa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800d7ae:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800d7b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7b6:	ee16 8a90 	vmov	r8, s13
 800d7ba:	d508      	bpl.n	800d7ce <_dtoa_r+0x146>
 800d7bc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800d7c0:	eeb4 6b47 	vcmp.f64	d6, d7
 800d7c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7c8:	bf18      	it	ne
 800d7ca:	f108 38ff 	addne.w	r8, r8, #4294967295
 800d7ce:	f1b8 0f16 	cmp.w	r8, #22
 800d7d2:	d82b      	bhi.n	800d82c <_dtoa_r+0x1a4>
 800d7d4:	495e      	ldr	r1, [pc, #376]	@ (800d950 <_dtoa_r+0x2c8>)
 800d7d6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800d7da:	ed91 7b00 	vldr	d7, [r1]
 800d7de:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d7e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7e6:	d501      	bpl.n	800d7ec <_dtoa_r+0x164>
 800d7e8:	f108 38ff 	add.w	r8, r8, #4294967295
 800d7ec:	2100      	movs	r1, #0
 800d7ee:	e01e      	b.n	800d82e <_dtoa_r+0x1a6>
 800d7f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d7f2:	4413      	add	r3, r2
 800d7f4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800d7f8:	2920      	cmp	r1, #32
 800d7fa:	bfc1      	itttt	gt
 800d7fc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800d800:	408e      	lslgt	r6, r1
 800d802:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800d806:	fa24 f101 	lsrgt.w	r1, r4, r1
 800d80a:	bfd6      	itet	le
 800d80c:	f1c1 0120 	rsble	r1, r1, #32
 800d810:	4331      	orrgt	r1, r6
 800d812:	fa04 f101 	lslle.w	r1, r4, r1
 800d816:	ee07 1a90 	vmov	s15, r1
 800d81a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800d81e:	3b01      	subs	r3, #1
 800d820:	ee17 1a90 	vmov	r1, s15
 800d824:	2501      	movs	r5, #1
 800d826:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800d82a:	e7a8      	b.n	800d77e <_dtoa_r+0xf6>
 800d82c:	2101      	movs	r1, #1
 800d82e:	1ad2      	subs	r2, r2, r3
 800d830:	1e53      	subs	r3, r2, #1
 800d832:	9306      	str	r3, [sp, #24]
 800d834:	bf45      	ittet	mi
 800d836:	f1c2 0301 	rsbmi	r3, r2, #1
 800d83a:	9304      	strmi	r3, [sp, #16]
 800d83c:	2300      	movpl	r3, #0
 800d83e:	2300      	movmi	r3, #0
 800d840:	bf4c      	ite	mi
 800d842:	9306      	strmi	r3, [sp, #24]
 800d844:	9304      	strpl	r3, [sp, #16]
 800d846:	f1b8 0f00 	cmp.w	r8, #0
 800d84a:	910c      	str	r1, [sp, #48]	@ 0x30
 800d84c:	db18      	blt.n	800d880 <_dtoa_r+0x1f8>
 800d84e:	9b06      	ldr	r3, [sp, #24]
 800d850:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800d854:	4443      	add	r3, r8
 800d856:	9306      	str	r3, [sp, #24]
 800d858:	2300      	movs	r3, #0
 800d85a:	9a07      	ldr	r2, [sp, #28]
 800d85c:	2a09      	cmp	r2, #9
 800d85e:	d845      	bhi.n	800d8ec <_dtoa_r+0x264>
 800d860:	2a05      	cmp	r2, #5
 800d862:	bfc4      	itt	gt
 800d864:	3a04      	subgt	r2, #4
 800d866:	9207      	strgt	r2, [sp, #28]
 800d868:	9a07      	ldr	r2, [sp, #28]
 800d86a:	f1a2 0202 	sub.w	r2, r2, #2
 800d86e:	bfcc      	ite	gt
 800d870:	2400      	movgt	r4, #0
 800d872:	2401      	movle	r4, #1
 800d874:	2a03      	cmp	r2, #3
 800d876:	d844      	bhi.n	800d902 <_dtoa_r+0x27a>
 800d878:	e8df f002 	tbb	[pc, r2]
 800d87c:	0b173634 	.word	0x0b173634
 800d880:	9b04      	ldr	r3, [sp, #16]
 800d882:	2200      	movs	r2, #0
 800d884:	eba3 0308 	sub.w	r3, r3, r8
 800d888:	9304      	str	r3, [sp, #16]
 800d88a:	920a      	str	r2, [sp, #40]	@ 0x28
 800d88c:	f1c8 0300 	rsb	r3, r8, #0
 800d890:	e7e3      	b.n	800d85a <_dtoa_r+0x1d2>
 800d892:	2201      	movs	r2, #1
 800d894:	9208      	str	r2, [sp, #32]
 800d896:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d898:	eb08 0b02 	add.w	fp, r8, r2
 800d89c:	f10b 0a01 	add.w	sl, fp, #1
 800d8a0:	4652      	mov	r2, sl
 800d8a2:	2a01      	cmp	r2, #1
 800d8a4:	bfb8      	it	lt
 800d8a6:	2201      	movlt	r2, #1
 800d8a8:	e006      	b.n	800d8b8 <_dtoa_r+0x230>
 800d8aa:	2201      	movs	r2, #1
 800d8ac:	9208      	str	r2, [sp, #32]
 800d8ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d8b0:	2a00      	cmp	r2, #0
 800d8b2:	dd29      	ble.n	800d908 <_dtoa_r+0x280>
 800d8b4:	4693      	mov	fp, r2
 800d8b6:	4692      	mov	sl, r2
 800d8b8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800d8bc:	2100      	movs	r1, #0
 800d8be:	2004      	movs	r0, #4
 800d8c0:	f100 0614 	add.w	r6, r0, #20
 800d8c4:	4296      	cmp	r6, r2
 800d8c6:	d926      	bls.n	800d916 <_dtoa_r+0x28e>
 800d8c8:	6079      	str	r1, [r7, #4]
 800d8ca:	4648      	mov	r0, r9
 800d8cc:	9305      	str	r3, [sp, #20]
 800d8ce:	f000 fd39 	bl	800e344 <_Balloc>
 800d8d2:	9b05      	ldr	r3, [sp, #20]
 800d8d4:	4607      	mov	r7, r0
 800d8d6:	2800      	cmp	r0, #0
 800d8d8:	d13e      	bne.n	800d958 <_dtoa_r+0x2d0>
 800d8da:	4b1e      	ldr	r3, [pc, #120]	@ (800d954 <_dtoa_r+0x2cc>)
 800d8dc:	4602      	mov	r2, r0
 800d8de:	f240 11af 	movw	r1, #431	@ 0x1af
 800d8e2:	e6ea      	b.n	800d6ba <_dtoa_r+0x32>
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	e7e1      	b.n	800d8ac <_dtoa_r+0x224>
 800d8e8:	2200      	movs	r2, #0
 800d8ea:	e7d3      	b.n	800d894 <_dtoa_r+0x20c>
 800d8ec:	2401      	movs	r4, #1
 800d8ee:	2200      	movs	r2, #0
 800d8f0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800d8f4:	f04f 3bff 	mov.w	fp, #4294967295
 800d8f8:	2100      	movs	r1, #0
 800d8fa:	46da      	mov	sl, fp
 800d8fc:	2212      	movs	r2, #18
 800d8fe:	9109      	str	r1, [sp, #36]	@ 0x24
 800d900:	e7da      	b.n	800d8b8 <_dtoa_r+0x230>
 800d902:	2201      	movs	r2, #1
 800d904:	9208      	str	r2, [sp, #32]
 800d906:	e7f5      	b.n	800d8f4 <_dtoa_r+0x26c>
 800d908:	f04f 0b01 	mov.w	fp, #1
 800d90c:	46da      	mov	sl, fp
 800d90e:	465a      	mov	r2, fp
 800d910:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800d914:	e7d0      	b.n	800d8b8 <_dtoa_r+0x230>
 800d916:	3101      	adds	r1, #1
 800d918:	0040      	lsls	r0, r0, #1
 800d91a:	e7d1      	b.n	800d8c0 <_dtoa_r+0x238>
 800d91c:	f3af 8000 	nop.w
 800d920:	636f4361 	.word	0x636f4361
 800d924:	3fd287a7 	.word	0x3fd287a7
 800d928:	8b60c8b3 	.word	0x8b60c8b3
 800d92c:	3fc68a28 	.word	0x3fc68a28
 800d930:	509f79fb 	.word	0x509f79fb
 800d934:	3fd34413 	.word	0x3fd34413
 800d938:	08010dae 	.word	0x08010dae
 800d93c:	08010dc5 	.word	0x08010dc5
 800d940:	7ff00000 	.word	0x7ff00000
 800d944:	08010daa 	.word	0x08010daa
 800d948:	08010d79 	.word	0x08010d79
 800d94c:	08010d78 	.word	0x08010d78
 800d950:	08010f78 	.word	0x08010f78
 800d954:	08010e1d 	.word	0x08010e1d
 800d958:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800d95c:	f1ba 0f0e 	cmp.w	sl, #14
 800d960:	6010      	str	r0, [r2, #0]
 800d962:	d86e      	bhi.n	800da42 <_dtoa_r+0x3ba>
 800d964:	2c00      	cmp	r4, #0
 800d966:	d06c      	beq.n	800da42 <_dtoa_r+0x3ba>
 800d968:	f1b8 0f00 	cmp.w	r8, #0
 800d96c:	f340 80b4 	ble.w	800dad8 <_dtoa_r+0x450>
 800d970:	4ac8      	ldr	r2, [pc, #800]	@ (800dc94 <_dtoa_r+0x60c>)
 800d972:	f008 010f 	and.w	r1, r8, #15
 800d976:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800d97a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800d97e:	ed92 7b00 	vldr	d7, [r2]
 800d982:	ea4f 1128 	mov.w	r1, r8, asr #4
 800d986:	f000 809b 	beq.w	800dac0 <_dtoa_r+0x438>
 800d98a:	4ac3      	ldr	r2, [pc, #780]	@ (800dc98 <_dtoa_r+0x610>)
 800d98c:	ed92 6b08 	vldr	d6, [r2, #32]
 800d990:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800d994:	ed8d 6b02 	vstr	d6, [sp, #8]
 800d998:	f001 010f 	and.w	r1, r1, #15
 800d99c:	2203      	movs	r2, #3
 800d99e:	48be      	ldr	r0, [pc, #760]	@ (800dc98 <_dtoa_r+0x610>)
 800d9a0:	2900      	cmp	r1, #0
 800d9a2:	f040 808f 	bne.w	800dac4 <_dtoa_r+0x43c>
 800d9a6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d9aa:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800d9ae:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d9b2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d9b4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d9b8:	2900      	cmp	r1, #0
 800d9ba:	f000 80b3 	beq.w	800db24 <_dtoa_r+0x49c>
 800d9be:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800d9c2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d9c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9ca:	f140 80ab 	bpl.w	800db24 <_dtoa_r+0x49c>
 800d9ce:	f1ba 0f00 	cmp.w	sl, #0
 800d9d2:	f000 80a7 	beq.w	800db24 <_dtoa_r+0x49c>
 800d9d6:	f1bb 0f00 	cmp.w	fp, #0
 800d9da:	dd30      	ble.n	800da3e <_dtoa_r+0x3b6>
 800d9dc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800d9e0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d9e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d9e8:	f108 31ff 	add.w	r1, r8, #4294967295
 800d9ec:	9105      	str	r1, [sp, #20]
 800d9ee:	3201      	adds	r2, #1
 800d9f0:	465c      	mov	r4, fp
 800d9f2:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d9f6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800d9fa:	ee07 2a90 	vmov	s15, r2
 800d9fe:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800da02:	eea7 5b06 	vfma.f64	d5, d7, d6
 800da06:	ee15 2a90 	vmov	r2, s11
 800da0a:	ec51 0b15 	vmov	r0, r1, d5
 800da0e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800da12:	2c00      	cmp	r4, #0
 800da14:	f040 808a 	bne.w	800db2c <_dtoa_r+0x4a4>
 800da18:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800da1c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800da20:	ec41 0b17 	vmov	d7, r0, r1
 800da24:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800da28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da2c:	f300 826a 	bgt.w	800df04 <_dtoa_r+0x87c>
 800da30:	eeb1 7b47 	vneg.f64	d7, d7
 800da34:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800da38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da3c:	d423      	bmi.n	800da86 <_dtoa_r+0x3fe>
 800da3e:	ed8d 8b02 	vstr	d8, [sp, #8]
 800da42:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800da44:	2a00      	cmp	r2, #0
 800da46:	f2c0 8129 	blt.w	800dc9c <_dtoa_r+0x614>
 800da4a:	f1b8 0f0e 	cmp.w	r8, #14
 800da4e:	f300 8125 	bgt.w	800dc9c <_dtoa_r+0x614>
 800da52:	4b90      	ldr	r3, [pc, #576]	@ (800dc94 <_dtoa_r+0x60c>)
 800da54:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800da58:	ed93 6b00 	vldr	d6, [r3]
 800da5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da5e:	2b00      	cmp	r3, #0
 800da60:	f280 80c8 	bge.w	800dbf4 <_dtoa_r+0x56c>
 800da64:	f1ba 0f00 	cmp.w	sl, #0
 800da68:	f300 80c4 	bgt.w	800dbf4 <_dtoa_r+0x56c>
 800da6c:	d10b      	bne.n	800da86 <_dtoa_r+0x3fe>
 800da6e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800da72:	ee26 6b07 	vmul.f64	d6, d6, d7
 800da76:	ed9d 7b02 	vldr	d7, [sp, #8]
 800da7a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800da7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da82:	f2c0 823c 	blt.w	800defe <_dtoa_r+0x876>
 800da86:	2400      	movs	r4, #0
 800da88:	4625      	mov	r5, r4
 800da8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da8c:	43db      	mvns	r3, r3
 800da8e:	9305      	str	r3, [sp, #20]
 800da90:	463e      	mov	r6, r7
 800da92:	f04f 0800 	mov.w	r8, #0
 800da96:	4621      	mov	r1, r4
 800da98:	4648      	mov	r0, r9
 800da9a:	f000 fc93 	bl	800e3c4 <_Bfree>
 800da9e:	2d00      	cmp	r5, #0
 800daa0:	f000 80a2 	beq.w	800dbe8 <_dtoa_r+0x560>
 800daa4:	f1b8 0f00 	cmp.w	r8, #0
 800daa8:	d005      	beq.n	800dab6 <_dtoa_r+0x42e>
 800daaa:	45a8      	cmp	r8, r5
 800daac:	d003      	beq.n	800dab6 <_dtoa_r+0x42e>
 800daae:	4641      	mov	r1, r8
 800dab0:	4648      	mov	r0, r9
 800dab2:	f000 fc87 	bl	800e3c4 <_Bfree>
 800dab6:	4629      	mov	r1, r5
 800dab8:	4648      	mov	r0, r9
 800daba:	f000 fc83 	bl	800e3c4 <_Bfree>
 800dabe:	e093      	b.n	800dbe8 <_dtoa_r+0x560>
 800dac0:	2202      	movs	r2, #2
 800dac2:	e76c      	b.n	800d99e <_dtoa_r+0x316>
 800dac4:	07cc      	lsls	r4, r1, #31
 800dac6:	d504      	bpl.n	800dad2 <_dtoa_r+0x44a>
 800dac8:	ed90 6b00 	vldr	d6, [r0]
 800dacc:	3201      	adds	r2, #1
 800dace:	ee27 7b06 	vmul.f64	d7, d7, d6
 800dad2:	1049      	asrs	r1, r1, #1
 800dad4:	3008      	adds	r0, #8
 800dad6:	e763      	b.n	800d9a0 <_dtoa_r+0x318>
 800dad8:	d022      	beq.n	800db20 <_dtoa_r+0x498>
 800dada:	f1c8 0100 	rsb	r1, r8, #0
 800dade:	4a6d      	ldr	r2, [pc, #436]	@ (800dc94 <_dtoa_r+0x60c>)
 800dae0:	f001 000f 	and.w	r0, r1, #15
 800dae4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800dae8:	ed92 7b00 	vldr	d7, [r2]
 800daec:	ee28 7b07 	vmul.f64	d7, d8, d7
 800daf0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800daf4:	4868      	ldr	r0, [pc, #416]	@ (800dc98 <_dtoa_r+0x610>)
 800daf6:	1109      	asrs	r1, r1, #4
 800daf8:	2400      	movs	r4, #0
 800dafa:	2202      	movs	r2, #2
 800dafc:	b929      	cbnz	r1, 800db0a <_dtoa_r+0x482>
 800dafe:	2c00      	cmp	r4, #0
 800db00:	f43f af57 	beq.w	800d9b2 <_dtoa_r+0x32a>
 800db04:	ed8d 7b02 	vstr	d7, [sp, #8]
 800db08:	e753      	b.n	800d9b2 <_dtoa_r+0x32a>
 800db0a:	07ce      	lsls	r6, r1, #31
 800db0c:	d505      	bpl.n	800db1a <_dtoa_r+0x492>
 800db0e:	ed90 6b00 	vldr	d6, [r0]
 800db12:	3201      	adds	r2, #1
 800db14:	2401      	movs	r4, #1
 800db16:	ee27 7b06 	vmul.f64	d7, d7, d6
 800db1a:	1049      	asrs	r1, r1, #1
 800db1c:	3008      	adds	r0, #8
 800db1e:	e7ed      	b.n	800dafc <_dtoa_r+0x474>
 800db20:	2202      	movs	r2, #2
 800db22:	e746      	b.n	800d9b2 <_dtoa_r+0x32a>
 800db24:	f8cd 8014 	str.w	r8, [sp, #20]
 800db28:	4654      	mov	r4, sl
 800db2a:	e762      	b.n	800d9f2 <_dtoa_r+0x36a>
 800db2c:	4a59      	ldr	r2, [pc, #356]	@ (800dc94 <_dtoa_r+0x60c>)
 800db2e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800db32:	ed12 4b02 	vldr	d4, [r2, #-8]
 800db36:	9a08      	ldr	r2, [sp, #32]
 800db38:	ec41 0b17 	vmov	d7, r0, r1
 800db3c:	443c      	add	r4, r7
 800db3e:	b34a      	cbz	r2, 800db94 <_dtoa_r+0x50c>
 800db40:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800db44:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800db48:	463e      	mov	r6, r7
 800db4a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800db4e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800db52:	ee35 7b47 	vsub.f64	d7, d5, d7
 800db56:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800db5a:	ee14 2a90 	vmov	r2, s9
 800db5e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800db62:	3230      	adds	r2, #48	@ 0x30
 800db64:	ee36 6b45 	vsub.f64	d6, d6, d5
 800db68:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800db6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db70:	f806 2b01 	strb.w	r2, [r6], #1
 800db74:	d438      	bmi.n	800dbe8 <_dtoa_r+0x560>
 800db76:	ee32 5b46 	vsub.f64	d5, d2, d6
 800db7a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800db7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db82:	d46e      	bmi.n	800dc62 <_dtoa_r+0x5da>
 800db84:	42a6      	cmp	r6, r4
 800db86:	f43f af5a 	beq.w	800da3e <_dtoa_r+0x3b6>
 800db8a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800db8e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800db92:	e7e0      	b.n	800db56 <_dtoa_r+0x4ce>
 800db94:	4621      	mov	r1, r4
 800db96:	463e      	mov	r6, r7
 800db98:	ee27 7b04 	vmul.f64	d7, d7, d4
 800db9c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800dba0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800dba4:	ee14 2a90 	vmov	r2, s9
 800dba8:	3230      	adds	r2, #48	@ 0x30
 800dbaa:	f806 2b01 	strb.w	r2, [r6], #1
 800dbae:	42a6      	cmp	r6, r4
 800dbb0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800dbb4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800dbb8:	d119      	bne.n	800dbee <_dtoa_r+0x566>
 800dbba:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800dbbe:	ee37 4b05 	vadd.f64	d4, d7, d5
 800dbc2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800dbc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbca:	dc4a      	bgt.n	800dc62 <_dtoa_r+0x5da>
 800dbcc:	ee35 5b47 	vsub.f64	d5, d5, d7
 800dbd0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800dbd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbd8:	f57f af31 	bpl.w	800da3e <_dtoa_r+0x3b6>
 800dbdc:	460e      	mov	r6, r1
 800dbde:	3901      	subs	r1, #1
 800dbe0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800dbe4:	2b30      	cmp	r3, #48	@ 0x30
 800dbe6:	d0f9      	beq.n	800dbdc <_dtoa_r+0x554>
 800dbe8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800dbec:	e027      	b.n	800dc3e <_dtoa_r+0x5b6>
 800dbee:	ee26 6b03 	vmul.f64	d6, d6, d3
 800dbf2:	e7d5      	b.n	800dba0 <_dtoa_r+0x518>
 800dbf4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dbf8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800dbfc:	463e      	mov	r6, r7
 800dbfe:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800dc02:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800dc06:	ee15 3a10 	vmov	r3, s10
 800dc0a:	3330      	adds	r3, #48	@ 0x30
 800dc0c:	f806 3b01 	strb.w	r3, [r6], #1
 800dc10:	1bf3      	subs	r3, r6, r7
 800dc12:	459a      	cmp	sl, r3
 800dc14:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800dc18:	eea3 7b46 	vfms.f64	d7, d3, d6
 800dc1c:	d132      	bne.n	800dc84 <_dtoa_r+0x5fc>
 800dc1e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800dc22:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800dc26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc2a:	dc18      	bgt.n	800dc5e <_dtoa_r+0x5d6>
 800dc2c:	eeb4 7b46 	vcmp.f64	d7, d6
 800dc30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc34:	d103      	bne.n	800dc3e <_dtoa_r+0x5b6>
 800dc36:	ee15 3a10 	vmov	r3, s10
 800dc3a:	07db      	lsls	r3, r3, #31
 800dc3c:	d40f      	bmi.n	800dc5e <_dtoa_r+0x5d6>
 800dc3e:	9901      	ldr	r1, [sp, #4]
 800dc40:	4648      	mov	r0, r9
 800dc42:	f000 fbbf 	bl	800e3c4 <_Bfree>
 800dc46:	2300      	movs	r3, #0
 800dc48:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dc4a:	7033      	strb	r3, [r6, #0]
 800dc4c:	f108 0301 	add.w	r3, r8, #1
 800dc50:	6013      	str	r3, [r2, #0]
 800dc52:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	f000 824b 	beq.w	800e0f0 <_dtoa_r+0xa68>
 800dc5a:	601e      	str	r6, [r3, #0]
 800dc5c:	e248      	b.n	800e0f0 <_dtoa_r+0xa68>
 800dc5e:	f8cd 8014 	str.w	r8, [sp, #20]
 800dc62:	4633      	mov	r3, r6
 800dc64:	461e      	mov	r6, r3
 800dc66:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dc6a:	2a39      	cmp	r2, #57	@ 0x39
 800dc6c:	d106      	bne.n	800dc7c <_dtoa_r+0x5f4>
 800dc6e:	429f      	cmp	r7, r3
 800dc70:	d1f8      	bne.n	800dc64 <_dtoa_r+0x5dc>
 800dc72:	9a05      	ldr	r2, [sp, #20]
 800dc74:	3201      	adds	r2, #1
 800dc76:	9205      	str	r2, [sp, #20]
 800dc78:	2230      	movs	r2, #48	@ 0x30
 800dc7a:	703a      	strb	r2, [r7, #0]
 800dc7c:	781a      	ldrb	r2, [r3, #0]
 800dc7e:	3201      	adds	r2, #1
 800dc80:	701a      	strb	r2, [r3, #0]
 800dc82:	e7b1      	b.n	800dbe8 <_dtoa_r+0x560>
 800dc84:	ee27 7b04 	vmul.f64	d7, d7, d4
 800dc88:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800dc8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc90:	d1b5      	bne.n	800dbfe <_dtoa_r+0x576>
 800dc92:	e7d4      	b.n	800dc3e <_dtoa_r+0x5b6>
 800dc94:	08010f78 	.word	0x08010f78
 800dc98:	08010f50 	.word	0x08010f50
 800dc9c:	9908      	ldr	r1, [sp, #32]
 800dc9e:	2900      	cmp	r1, #0
 800dca0:	f000 80e9 	beq.w	800de76 <_dtoa_r+0x7ee>
 800dca4:	9907      	ldr	r1, [sp, #28]
 800dca6:	2901      	cmp	r1, #1
 800dca8:	f300 80cb 	bgt.w	800de42 <_dtoa_r+0x7ba>
 800dcac:	2d00      	cmp	r5, #0
 800dcae:	f000 80c4 	beq.w	800de3a <_dtoa_r+0x7b2>
 800dcb2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800dcb6:	9e04      	ldr	r6, [sp, #16]
 800dcb8:	461c      	mov	r4, r3
 800dcba:	9305      	str	r3, [sp, #20]
 800dcbc:	9b04      	ldr	r3, [sp, #16]
 800dcbe:	4413      	add	r3, r2
 800dcc0:	9304      	str	r3, [sp, #16]
 800dcc2:	9b06      	ldr	r3, [sp, #24]
 800dcc4:	2101      	movs	r1, #1
 800dcc6:	4413      	add	r3, r2
 800dcc8:	4648      	mov	r0, r9
 800dcca:	9306      	str	r3, [sp, #24]
 800dccc:	f000 fc78 	bl	800e5c0 <__i2b>
 800dcd0:	9b05      	ldr	r3, [sp, #20]
 800dcd2:	4605      	mov	r5, r0
 800dcd4:	b166      	cbz	r6, 800dcf0 <_dtoa_r+0x668>
 800dcd6:	9a06      	ldr	r2, [sp, #24]
 800dcd8:	2a00      	cmp	r2, #0
 800dcda:	dd09      	ble.n	800dcf0 <_dtoa_r+0x668>
 800dcdc:	42b2      	cmp	r2, r6
 800dcde:	9904      	ldr	r1, [sp, #16]
 800dce0:	bfa8      	it	ge
 800dce2:	4632      	movge	r2, r6
 800dce4:	1a89      	subs	r1, r1, r2
 800dce6:	9104      	str	r1, [sp, #16]
 800dce8:	9906      	ldr	r1, [sp, #24]
 800dcea:	1ab6      	subs	r6, r6, r2
 800dcec:	1a8a      	subs	r2, r1, r2
 800dcee:	9206      	str	r2, [sp, #24]
 800dcf0:	b30b      	cbz	r3, 800dd36 <_dtoa_r+0x6ae>
 800dcf2:	9a08      	ldr	r2, [sp, #32]
 800dcf4:	2a00      	cmp	r2, #0
 800dcf6:	f000 80c5 	beq.w	800de84 <_dtoa_r+0x7fc>
 800dcfa:	2c00      	cmp	r4, #0
 800dcfc:	f000 80bf 	beq.w	800de7e <_dtoa_r+0x7f6>
 800dd00:	4629      	mov	r1, r5
 800dd02:	4622      	mov	r2, r4
 800dd04:	4648      	mov	r0, r9
 800dd06:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dd08:	f000 fd12 	bl	800e730 <__pow5mult>
 800dd0c:	9a01      	ldr	r2, [sp, #4]
 800dd0e:	4601      	mov	r1, r0
 800dd10:	4605      	mov	r5, r0
 800dd12:	4648      	mov	r0, r9
 800dd14:	f000 fc6a 	bl	800e5ec <__multiply>
 800dd18:	9901      	ldr	r1, [sp, #4]
 800dd1a:	9005      	str	r0, [sp, #20]
 800dd1c:	4648      	mov	r0, r9
 800dd1e:	f000 fb51 	bl	800e3c4 <_Bfree>
 800dd22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd24:	1b1b      	subs	r3, r3, r4
 800dd26:	f000 80b0 	beq.w	800de8a <_dtoa_r+0x802>
 800dd2a:	9905      	ldr	r1, [sp, #20]
 800dd2c:	461a      	mov	r2, r3
 800dd2e:	4648      	mov	r0, r9
 800dd30:	f000 fcfe 	bl	800e730 <__pow5mult>
 800dd34:	9001      	str	r0, [sp, #4]
 800dd36:	2101      	movs	r1, #1
 800dd38:	4648      	mov	r0, r9
 800dd3a:	f000 fc41 	bl	800e5c0 <__i2b>
 800dd3e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dd40:	4604      	mov	r4, r0
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	f000 81da 	beq.w	800e0fc <_dtoa_r+0xa74>
 800dd48:	461a      	mov	r2, r3
 800dd4a:	4601      	mov	r1, r0
 800dd4c:	4648      	mov	r0, r9
 800dd4e:	f000 fcef 	bl	800e730 <__pow5mult>
 800dd52:	9b07      	ldr	r3, [sp, #28]
 800dd54:	2b01      	cmp	r3, #1
 800dd56:	4604      	mov	r4, r0
 800dd58:	f300 80a0 	bgt.w	800de9c <_dtoa_r+0x814>
 800dd5c:	9b02      	ldr	r3, [sp, #8]
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	f040 8096 	bne.w	800de90 <_dtoa_r+0x808>
 800dd64:	9b03      	ldr	r3, [sp, #12]
 800dd66:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800dd6a:	2a00      	cmp	r2, #0
 800dd6c:	f040 8092 	bne.w	800de94 <_dtoa_r+0x80c>
 800dd70:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800dd74:	0d12      	lsrs	r2, r2, #20
 800dd76:	0512      	lsls	r2, r2, #20
 800dd78:	2a00      	cmp	r2, #0
 800dd7a:	f000 808d 	beq.w	800de98 <_dtoa_r+0x810>
 800dd7e:	9b04      	ldr	r3, [sp, #16]
 800dd80:	3301      	adds	r3, #1
 800dd82:	9304      	str	r3, [sp, #16]
 800dd84:	9b06      	ldr	r3, [sp, #24]
 800dd86:	3301      	adds	r3, #1
 800dd88:	9306      	str	r3, [sp, #24]
 800dd8a:	2301      	movs	r3, #1
 800dd8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dd8e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	f000 81b9 	beq.w	800e108 <_dtoa_r+0xa80>
 800dd96:	6922      	ldr	r2, [r4, #16]
 800dd98:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800dd9c:	6910      	ldr	r0, [r2, #16]
 800dd9e:	f000 fbc3 	bl	800e528 <__hi0bits>
 800dda2:	f1c0 0020 	rsb	r0, r0, #32
 800dda6:	9b06      	ldr	r3, [sp, #24]
 800dda8:	4418      	add	r0, r3
 800ddaa:	f010 001f 	ands.w	r0, r0, #31
 800ddae:	f000 8081 	beq.w	800deb4 <_dtoa_r+0x82c>
 800ddb2:	f1c0 0220 	rsb	r2, r0, #32
 800ddb6:	2a04      	cmp	r2, #4
 800ddb8:	dd73      	ble.n	800dea2 <_dtoa_r+0x81a>
 800ddba:	9b04      	ldr	r3, [sp, #16]
 800ddbc:	f1c0 001c 	rsb	r0, r0, #28
 800ddc0:	4403      	add	r3, r0
 800ddc2:	9304      	str	r3, [sp, #16]
 800ddc4:	9b06      	ldr	r3, [sp, #24]
 800ddc6:	4406      	add	r6, r0
 800ddc8:	4403      	add	r3, r0
 800ddca:	9306      	str	r3, [sp, #24]
 800ddcc:	9b04      	ldr	r3, [sp, #16]
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	dd05      	ble.n	800ddde <_dtoa_r+0x756>
 800ddd2:	9901      	ldr	r1, [sp, #4]
 800ddd4:	461a      	mov	r2, r3
 800ddd6:	4648      	mov	r0, r9
 800ddd8:	f000 fd04 	bl	800e7e4 <__lshift>
 800dddc:	9001      	str	r0, [sp, #4]
 800ddde:	9b06      	ldr	r3, [sp, #24]
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	dd05      	ble.n	800ddf0 <_dtoa_r+0x768>
 800dde4:	4621      	mov	r1, r4
 800dde6:	461a      	mov	r2, r3
 800dde8:	4648      	mov	r0, r9
 800ddea:	f000 fcfb 	bl	800e7e4 <__lshift>
 800ddee:	4604      	mov	r4, r0
 800ddf0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d060      	beq.n	800deb8 <_dtoa_r+0x830>
 800ddf6:	9801      	ldr	r0, [sp, #4]
 800ddf8:	4621      	mov	r1, r4
 800ddfa:	f000 fd5f 	bl	800e8bc <__mcmp>
 800ddfe:	2800      	cmp	r0, #0
 800de00:	da5a      	bge.n	800deb8 <_dtoa_r+0x830>
 800de02:	f108 33ff 	add.w	r3, r8, #4294967295
 800de06:	9305      	str	r3, [sp, #20]
 800de08:	9901      	ldr	r1, [sp, #4]
 800de0a:	2300      	movs	r3, #0
 800de0c:	220a      	movs	r2, #10
 800de0e:	4648      	mov	r0, r9
 800de10:	f000 fafa 	bl	800e408 <__multadd>
 800de14:	9b08      	ldr	r3, [sp, #32]
 800de16:	9001      	str	r0, [sp, #4]
 800de18:	2b00      	cmp	r3, #0
 800de1a:	f000 8177 	beq.w	800e10c <_dtoa_r+0xa84>
 800de1e:	4629      	mov	r1, r5
 800de20:	2300      	movs	r3, #0
 800de22:	220a      	movs	r2, #10
 800de24:	4648      	mov	r0, r9
 800de26:	f000 faef 	bl	800e408 <__multadd>
 800de2a:	f1bb 0f00 	cmp.w	fp, #0
 800de2e:	4605      	mov	r5, r0
 800de30:	dc6e      	bgt.n	800df10 <_dtoa_r+0x888>
 800de32:	9b07      	ldr	r3, [sp, #28]
 800de34:	2b02      	cmp	r3, #2
 800de36:	dc48      	bgt.n	800deca <_dtoa_r+0x842>
 800de38:	e06a      	b.n	800df10 <_dtoa_r+0x888>
 800de3a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800de3c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800de40:	e739      	b.n	800dcb6 <_dtoa_r+0x62e>
 800de42:	f10a 34ff 	add.w	r4, sl, #4294967295
 800de46:	42a3      	cmp	r3, r4
 800de48:	db07      	blt.n	800de5a <_dtoa_r+0x7d2>
 800de4a:	f1ba 0f00 	cmp.w	sl, #0
 800de4e:	eba3 0404 	sub.w	r4, r3, r4
 800de52:	db0b      	blt.n	800de6c <_dtoa_r+0x7e4>
 800de54:	9e04      	ldr	r6, [sp, #16]
 800de56:	4652      	mov	r2, sl
 800de58:	e72f      	b.n	800dcba <_dtoa_r+0x632>
 800de5a:	1ae2      	subs	r2, r4, r3
 800de5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800de5e:	9e04      	ldr	r6, [sp, #16]
 800de60:	4413      	add	r3, r2
 800de62:	930a      	str	r3, [sp, #40]	@ 0x28
 800de64:	4652      	mov	r2, sl
 800de66:	4623      	mov	r3, r4
 800de68:	2400      	movs	r4, #0
 800de6a:	e726      	b.n	800dcba <_dtoa_r+0x632>
 800de6c:	9a04      	ldr	r2, [sp, #16]
 800de6e:	eba2 060a 	sub.w	r6, r2, sl
 800de72:	2200      	movs	r2, #0
 800de74:	e721      	b.n	800dcba <_dtoa_r+0x632>
 800de76:	9e04      	ldr	r6, [sp, #16]
 800de78:	9d08      	ldr	r5, [sp, #32]
 800de7a:	461c      	mov	r4, r3
 800de7c:	e72a      	b.n	800dcd4 <_dtoa_r+0x64c>
 800de7e:	9a01      	ldr	r2, [sp, #4]
 800de80:	9205      	str	r2, [sp, #20]
 800de82:	e752      	b.n	800dd2a <_dtoa_r+0x6a2>
 800de84:	9901      	ldr	r1, [sp, #4]
 800de86:	461a      	mov	r2, r3
 800de88:	e751      	b.n	800dd2e <_dtoa_r+0x6a6>
 800de8a:	9b05      	ldr	r3, [sp, #20]
 800de8c:	9301      	str	r3, [sp, #4]
 800de8e:	e752      	b.n	800dd36 <_dtoa_r+0x6ae>
 800de90:	2300      	movs	r3, #0
 800de92:	e77b      	b.n	800dd8c <_dtoa_r+0x704>
 800de94:	9b02      	ldr	r3, [sp, #8]
 800de96:	e779      	b.n	800dd8c <_dtoa_r+0x704>
 800de98:	920b      	str	r2, [sp, #44]	@ 0x2c
 800de9a:	e778      	b.n	800dd8e <_dtoa_r+0x706>
 800de9c:	2300      	movs	r3, #0
 800de9e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dea0:	e779      	b.n	800dd96 <_dtoa_r+0x70e>
 800dea2:	d093      	beq.n	800ddcc <_dtoa_r+0x744>
 800dea4:	9b04      	ldr	r3, [sp, #16]
 800dea6:	321c      	adds	r2, #28
 800dea8:	4413      	add	r3, r2
 800deaa:	9304      	str	r3, [sp, #16]
 800deac:	9b06      	ldr	r3, [sp, #24]
 800deae:	4416      	add	r6, r2
 800deb0:	4413      	add	r3, r2
 800deb2:	e78a      	b.n	800ddca <_dtoa_r+0x742>
 800deb4:	4602      	mov	r2, r0
 800deb6:	e7f5      	b.n	800dea4 <_dtoa_r+0x81c>
 800deb8:	f1ba 0f00 	cmp.w	sl, #0
 800debc:	f8cd 8014 	str.w	r8, [sp, #20]
 800dec0:	46d3      	mov	fp, sl
 800dec2:	dc21      	bgt.n	800df08 <_dtoa_r+0x880>
 800dec4:	9b07      	ldr	r3, [sp, #28]
 800dec6:	2b02      	cmp	r3, #2
 800dec8:	dd1e      	ble.n	800df08 <_dtoa_r+0x880>
 800deca:	f1bb 0f00 	cmp.w	fp, #0
 800dece:	f47f addc 	bne.w	800da8a <_dtoa_r+0x402>
 800ded2:	4621      	mov	r1, r4
 800ded4:	465b      	mov	r3, fp
 800ded6:	2205      	movs	r2, #5
 800ded8:	4648      	mov	r0, r9
 800deda:	f000 fa95 	bl	800e408 <__multadd>
 800dede:	4601      	mov	r1, r0
 800dee0:	4604      	mov	r4, r0
 800dee2:	9801      	ldr	r0, [sp, #4]
 800dee4:	f000 fcea 	bl	800e8bc <__mcmp>
 800dee8:	2800      	cmp	r0, #0
 800deea:	f77f adce 	ble.w	800da8a <_dtoa_r+0x402>
 800deee:	463e      	mov	r6, r7
 800def0:	2331      	movs	r3, #49	@ 0x31
 800def2:	f806 3b01 	strb.w	r3, [r6], #1
 800def6:	9b05      	ldr	r3, [sp, #20]
 800def8:	3301      	adds	r3, #1
 800defa:	9305      	str	r3, [sp, #20]
 800defc:	e5c9      	b.n	800da92 <_dtoa_r+0x40a>
 800defe:	f8cd 8014 	str.w	r8, [sp, #20]
 800df02:	4654      	mov	r4, sl
 800df04:	4625      	mov	r5, r4
 800df06:	e7f2      	b.n	800deee <_dtoa_r+0x866>
 800df08:	9b08      	ldr	r3, [sp, #32]
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	f000 8102 	beq.w	800e114 <_dtoa_r+0xa8c>
 800df10:	2e00      	cmp	r6, #0
 800df12:	dd05      	ble.n	800df20 <_dtoa_r+0x898>
 800df14:	4629      	mov	r1, r5
 800df16:	4632      	mov	r2, r6
 800df18:	4648      	mov	r0, r9
 800df1a:	f000 fc63 	bl	800e7e4 <__lshift>
 800df1e:	4605      	mov	r5, r0
 800df20:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800df22:	2b00      	cmp	r3, #0
 800df24:	d058      	beq.n	800dfd8 <_dtoa_r+0x950>
 800df26:	6869      	ldr	r1, [r5, #4]
 800df28:	4648      	mov	r0, r9
 800df2a:	f000 fa0b 	bl	800e344 <_Balloc>
 800df2e:	4606      	mov	r6, r0
 800df30:	b928      	cbnz	r0, 800df3e <_dtoa_r+0x8b6>
 800df32:	4b82      	ldr	r3, [pc, #520]	@ (800e13c <_dtoa_r+0xab4>)
 800df34:	4602      	mov	r2, r0
 800df36:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800df3a:	f7ff bbbe 	b.w	800d6ba <_dtoa_r+0x32>
 800df3e:	692a      	ldr	r2, [r5, #16]
 800df40:	3202      	adds	r2, #2
 800df42:	0092      	lsls	r2, r2, #2
 800df44:	f105 010c 	add.w	r1, r5, #12
 800df48:	300c      	adds	r0, #12
 800df4a:	f7ff fb00 	bl	800d54e <memcpy>
 800df4e:	2201      	movs	r2, #1
 800df50:	4631      	mov	r1, r6
 800df52:	4648      	mov	r0, r9
 800df54:	f000 fc46 	bl	800e7e4 <__lshift>
 800df58:	1c7b      	adds	r3, r7, #1
 800df5a:	9304      	str	r3, [sp, #16]
 800df5c:	eb07 030b 	add.w	r3, r7, fp
 800df60:	9309      	str	r3, [sp, #36]	@ 0x24
 800df62:	9b02      	ldr	r3, [sp, #8]
 800df64:	f003 0301 	and.w	r3, r3, #1
 800df68:	46a8      	mov	r8, r5
 800df6a:	9308      	str	r3, [sp, #32]
 800df6c:	4605      	mov	r5, r0
 800df6e:	9b04      	ldr	r3, [sp, #16]
 800df70:	9801      	ldr	r0, [sp, #4]
 800df72:	4621      	mov	r1, r4
 800df74:	f103 3bff 	add.w	fp, r3, #4294967295
 800df78:	f7ff fafe 	bl	800d578 <quorem>
 800df7c:	4641      	mov	r1, r8
 800df7e:	9002      	str	r0, [sp, #8]
 800df80:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800df84:	9801      	ldr	r0, [sp, #4]
 800df86:	f000 fc99 	bl	800e8bc <__mcmp>
 800df8a:	462a      	mov	r2, r5
 800df8c:	9006      	str	r0, [sp, #24]
 800df8e:	4621      	mov	r1, r4
 800df90:	4648      	mov	r0, r9
 800df92:	f000 fcaf 	bl	800e8f4 <__mdiff>
 800df96:	68c2      	ldr	r2, [r0, #12]
 800df98:	4606      	mov	r6, r0
 800df9a:	b9fa      	cbnz	r2, 800dfdc <_dtoa_r+0x954>
 800df9c:	4601      	mov	r1, r0
 800df9e:	9801      	ldr	r0, [sp, #4]
 800dfa0:	f000 fc8c 	bl	800e8bc <__mcmp>
 800dfa4:	4602      	mov	r2, r0
 800dfa6:	4631      	mov	r1, r6
 800dfa8:	4648      	mov	r0, r9
 800dfaa:	920a      	str	r2, [sp, #40]	@ 0x28
 800dfac:	f000 fa0a 	bl	800e3c4 <_Bfree>
 800dfb0:	9b07      	ldr	r3, [sp, #28]
 800dfb2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dfb4:	9e04      	ldr	r6, [sp, #16]
 800dfb6:	ea42 0103 	orr.w	r1, r2, r3
 800dfba:	9b08      	ldr	r3, [sp, #32]
 800dfbc:	4319      	orrs	r1, r3
 800dfbe:	d10f      	bne.n	800dfe0 <_dtoa_r+0x958>
 800dfc0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800dfc4:	d028      	beq.n	800e018 <_dtoa_r+0x990>
 800dfc6:	9b06      	ldr	r3, [sp, #24]
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	dd02      	ble.n	800dfd2 <_dtoa_r+0x94a>
 800dfcc:	9b02      	ldr	r3, [sp, #8]
 800dfce:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800dfd2:	f88b a000 	strb.w	sl, [fp]
 800dfd6:	e55e      	b.n	800da96 <_dtoa_r+0x40e>
 800dfd8:	4628      	mov	r0, r5
 800dfda:	e7bd      	b.n	800df58 <_dtoa_r+0x8d0>
 800dfdc:	2201      	movs	r2, #1
 800dfde:	e7e2      	b.n	800dfa6 <_dtoa_r+0x91e>
 800dfe0:	9b06      	ldr	r3, [sp, #24]
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	db04      	blt.n	800dff0 <_dtoa_r+0x968>
 800dfe6:	9907      	ldr	r1, [sp, #28]
 800dfe8:	430b      	orrs	r3, r1
 800dfea:	9908      	ldr	r1, [sp, #32]
 800dfec:	430b      	orrs	r3, r1
 800dfee:	d120      	bne.n	800e032 <_dtoa_r+0x9aa>
 800dff0:	2a00      	cmp	r2, #0
 800dff2:	ddee      	ble.n	800dfd2 <_dtoa_r+0x94a>
 800dff4:	9901      	ldr	r1, [sp, #4]
 800dff6:	2201      	movs	r2, #1
 800dff8:	4648      	mov	r0, r9
 800dffa:	f000 fbf3 	bl	800e7e4 <__lshift>
 800dffe:	4621      	mov	r1, r4
 800e000:	9001      	str	r0, [sp, #4]
 800e002:	f000 fc5b 	bl	800e8bc <__mcmp>
 800e006:	2800      	cmp	r0, #0
 800e008:	dc03      	bgt.n	800e012 <_dtoa_r+0x98a>
 800e00a:	d1e2      	bne.n	800dfd2 <_dtoa_r+0x94a>
 800e00c:	f01a 0f01 	tst.w	sl, #1
 800e010:	d0df      	beq.n	800dfd2 <_dtoa_r+0x94a>
 800e012:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800e016:	d1d9      	bne.n	800dfcc <_dtoa_r+0x944>
 800e018:	2339      	movs	r3, #57	@ 0x39
 800e01a:	f88b 3000 	strb.w	r3, [fp]
 800e01e:	4633      	mov	r3, r6
 800e020:	461e      	mov	r6, r3
 800e022:	3b01      	subs	r3, #1
 800e024:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e028:	2a39      	cmp	r2, #57	@ 0x39
 800e02a:	d052      	beq.n	800e0d2 <_dtoa_r+0xa4a>
 800e02c:	3201      	adds	r2, #1
 800e02e:	701a      	strb	r2, [r3, #0]
 800e030:	e531      	b.n	800da96 <_dtoa_r+0x40e>
 800e032:	2a00      	cmp	r2, #0
 800e034:	dd07      	ble.n	800e046 <_dtoa_r+0x9be>
 800e036:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800e03a:	d0ed      	beq.n	800e018 <_dtoa_r+0x990>
 800e03c:	f10a 0301 	add.w	r3, sl, #1
 800e040:	f88b 3000 	strb.w	r3, [fp]
 800e044:	e527      	b.n	800da96 <_dtoa_r+0x40e>
 800e046:	9b04      	ldr	r3, [sp, #16]
 800e048:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e04a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800e04e:	4293      	cmp	r3, r2
 800e050:	d029      	beq.n	800e0a6 <_dtoa_r+0xa1e>
 800e052:	9901      	ldr	r1, [sp, #4]
 800e054:	2300      	movs	r3, #0
 800e056:	220a      	movs	r2, #10
 800e058:	4648      	mov	r0, r9
 800e05a:	f000 f9d5 	bl	800e408 <__multadd>
 800e05e:	45a8      	cmp	r8, r5
 800e060:	9001      	str	r0, [sp, #4]
 800e062:	f04f 0300 	mov.w	r3, #0
 800e066:	f04f 020a 	mov.w	r2, #10
 800e06a:	4641      	mov	r1, r8
 800e06c:	4648      	mov	r0, r9
 800e06e:	d107      	bne.n	800e080 <_dtoa_r+0x9f8>
 800e070:	f000 f9ca 	bl	800e408 <__multadd>
 800e074:	4680      	mov	r8, r0
 800e076:	4605      	mov	r5, r0
 800e078:	9b04      	ldr	r3, [sp, #16]
 800e07a:	3301      	adds	r3, #1
 800e07c:	9304      	str	r3, [sp, #16]
 800e07e:	e776      	b.n	800df6e <_dtoa_r+0x8e6>
 800e080:	f000 f9c2 	bl	800e408 <__multadd>
 800e084:	4629      	mov	r1, r5
 800e086:	4680      	mov	r8, r0
 800e088:	2300      	movs	r3, #0
 800e08a:	220a      	movs	r2, #10
 800e08c:	4648      	mov	r0, r9
 800e08e:	f000 f9bb 	bl	800e408 <__multadd>
 800e092:	4605      	mov	r5, r0
 800e094:	e7f0      	b.n	800e078 <_dtoa_r+0x9f0>
 800e096:	f1bb 0f00 	cmp.w	fp, #0
 800e09a:	bfcc      	ite	gt
 800e09c:	465e      	movgt	r6, fp
 800e09e:	2601      	movle	r6, #1
 800e0a0:	443e      	add	r6, r7
 800e0a2:	f04f 0800 	mov.w	r8, #0
 800e0a6:	9901      	ldr	r1, [sp, #4]
 800e0a8:	2201      	movs	r2, #1
 800e0aa:	4648      	mov	r0, r9
 800e0ac:	f000 fb9a 	bl	800e7e4 <__lshift>
 800e0b0:	4621      	mov	r1, r4
 800e0b2:	9001      	str	r0, [sp, #4]
 800e0b4:	f000 fc02 	bl	800e8bc <__mcmp>
 800e0b8:	2800      	cmp	r0, #0
 800e0ba:	dcb0      	bgt.n	800e01e <_dtoa_r+0x996>
 800e0bc:	d102      	bne.n	800e0c4 <_dtoa_r+0xa3c>
 800e0be:	f01a 0f01 	tst.w	sl, #1
 800e0c2:	d1ac      	bne.n	800e01e <_dtoa_r+0x996>
 800e0c4:	4633      	mov	r3, r6
 800e0c6:	461e      	mov	r6, r3
 800e0c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e0cc:	2a30      	cmp	r2, #48	@ 0x30
 800e0ce:	d0fa      	beq.n	800e0c6 <_dtoa_r+0xa3e>
 800e0d0:	e4e1      	b.n	800da96 <_dtoa_r+0x40e>
 800e0d2:	429f      	cmp	r7, r3
 800e0d4:	d1a4      	bne.n	800e020 <_dtoa_r+0x998>
 800e0d6:	9b05      	ldr	r3, [sp, #20]
 800e0d8:	3301      	adds	r3, #1
 800e0da:	9305      	str	r3, [sp, #20]
 800e0dc:	2331      	movs	r3, #49	@ 0x31
 800e0de:	703b      	strb	r3, [r7, #0]
 800e0e0:	e4d9      	b.n	800da96 <_dtoa_r+0x40e>
 800e0e2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e0e4:	4f16      	ldr	r7, [pc, #88]	@ (800e140 <_dtoa_r+0xab8>)
 800e0e6:	b11b      	cbz	r3, 800e0f0 <_dtoa_r+0xa68>
 800e0e8:	f107 0308 	add.w	r3, r7, #8
 800e0ec:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800e0ee:	6013      	str	r3, [r2, #0]
 800e0f0:	4638      	mov	r0, r7
 800e0f2:	b011      	add	sp, #68	@ 0x44
 800e0f4:	ecbd 8b02 	vpop	{d8}
 800e0f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0fc:	9b07      	ldr	r3, [sp, #28]
 800e0fe:	2b01      	cmp	r3, #1
 800e100:	f77f ae2c 	ble.w	800dd5c <_dtoa_r+0x6d4>
 800e104:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e106:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e108:	2001      	movs	r0, #1
 800e10a:	e64c      	b.n	800dda6 <_dtoa_r+0x71e>
 800e10c:	f1bb 0f00 	cmp.w	fp, #0
 800e110:	f77f aed8 	ble.w	800dec4 <_dtoa_r+0x83c>
 800e114:	463e      	mov	r6, r7
 800e116:	9801      	ldr	r0, [sp, #4]
 800e118:	4621      	mov	r1, r4
 800e11a:	f7ff fa2d 	bl	800d578 <quorem>
 800e11e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800e122:	f806 ab01 	strb.w	sl, [r6], #1
 800e126:	1bf2      	subs	r2, r6, r7
 800e128:	4593      	cmp	fp, r2
 800e12a:	ddb4      	ble.n	800e096 <_dtoa_r+0xa0e>
 800e12c:	9901      	ldr	r1, [sp, #4]
 800e12e:	2300      	movs	r3, #0
 800e130:	220a      	movs	r2, #10
 800e132:	4648      	mov	r0, r9
 800e134:	f000 f968 	bl	800e408 <__multadd>
 800e138:	9001      	str	r0, [sp, #4]
 800e13a:	e7ec      	b.n	800e116 <_dtoa_r+0xa8e>
 800e13c:	08010e1d 	.word	0x08010e1d
 800e140:	08010da1 	.word	0x08010da1

0800e144 <_free_r>:
 800e144:	b538      	push	{r3, r4, r5, lr}
 800e146:	4605      	mov	r5, r0
 800e148:	2900      	cmp	r1, #0
 800e14a:	d041      	beq.n	800e1d0 <_free_r+0x8c>
 800e14c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e150:	1f0c      	subs	r4, r1, #4
 800e152:	2b00      	cmp	r3, #0
 800e154:	bfb8      	it	lt
 800e156:	18e4      	addlt	r4, r4, r3
 800e158:	f000 f8e8 	bl	800e32c <__malloc_lock>
 800e15c:	4a1d      	ldr	r2, [pc, #116]	@ (800e1d4 <_free_r+0x90>)
 800e15e:	6813      	ldr	r3, [r2, #0]
 800e160:	b933      	cbnz	r3, 800e170 <_free_r+0x2c>
 800e162:	6063      	str	r3, [r4, #4]
 800e164:	6014      	str	r4, [r2, #0]
 800e166:	4628      	mov	r0, r5
 800e168:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e16c:	f000 b8e4 	b.w	800e338 <__malloc_unlock>
 800e170:	42a3      	cmp	r3, r4
 800e172:	d908      	bls.n	800e186 <_free_r+0x42>
 800e174:	6820      	ldr	r0, [r4, #0]
 800e176:	1821      	adds	r1, r4, r0
 800e178:	428b      	cmp	r3, r1
 800e17a:	bf01      	itttt	eq
 800e17c:	6819      	ldreq	r1, [r3, #0]
 800e17e:	685b      	ldreq	r3, [r3, #4]
 800e180:	1809      	addeq	r1, r1, r0
 800e182:	6021      	streq	r1, [r4, #0]
 800e184:	e7ed      	b.n	800e162 <_free_r+0x1e>
 800e186:	461a      	mov	r2, r3
 800e188:	685b      	ldr	r3, [r3, #4]
 800e18a:	b10b      	cbz	r3, 800e190 <_free_r+0x4c>
 800e18c:	42a3      	cmp	r3, r4
 800e18e:	d9fa      	bls.n	800e186 <_free_r+0x42>
 800e190:	6811      	ldr	r1, [r2, #0]
 800e192:	1850      	adds	r0, r2, r1
 800e194:	42a0      	cmp	r0, r4
 800e196:	d10b      	bne.n	800e1b0 <_free_r+0x6c>
 800e198:	6820      	ldr	r0, [r4, #0]
 800e19a:	4401      	add	r1, r0
 800e19c:	1850      	adds	r0, r2, r1
 800e19e:	4283      	cmp	r3, r0
 800e1a0:	6011      	str	r1, [r2, #0]
 800e1a2:	d1e0      	bne.n	800e166 <_free_r+0x22>
 800e1a4:	6818      	ldr	r0, [r3, #0]
 800e1a6:	685b      	ldr	r3, [r3, #4]
 800e1a8:	6053      	str	r3, [r2, #4]
 800e1aa:	4408      	add	r0, r1
 800e1ac:	6010      	str	r0, [r2, #0]
 800e1ae:	e7da      	b.n	800e166 <_free_r+0x22>
 800e1b0:	d902      	bls.n	800e1b8 <_free_r+0x74>
 800e1b2:	230c      	movs	r3, #12
 800e1b4:	602b      	str	r3, [r5, #0]
 800e1b6:	e7d6      	b.n	800e166 <_free_r+0x22>
 800e1b8:	6820      	ldr	r0, [r4, #0]
 800e1ba:	1821      	adds	r1, r4, r0
 800e1bc:	428b      	cmp	r3, r1
 800e1be:	bf04      	itt	eq
 800e1c0:	6819      	ldreq	r1, [r3, #0]
 800e1c2:	685b      	ldreq	r3, [r3, #4]
 800e1c4:	6063      	str	r3, [r4, #4]
 800e1c6:	bf04      	itt	eq
 800e1c8:	1809      	addeq	r1, r1, r0
 800e1ca:	6021      	streq	r1, [r4, #0]
 800e1cc:	6054      	str	r4, [r2, #4]
 800e1ce:	e7ca      	b.n	800e166 <_free_r+0x22>
 800e1d0:	bd38      	pop	{r3, r4, r5, pc}
 800e1d2:	bf00      	nop
 800e1d4:	240050b4 	.word	0x240050b4

0800e1d8 <malloc>:
 800e1d8:	4b02      	ldr	r3, [pc, #8]	@ (800e1e4 <malloc+0xc>)
 800e1da:	4601      	mov	r1, r0
 800e1dc:	6818      	ldr	r0, [r3, #0]
 800e1de:	f000 b825 	b.w	800e22c <_malloc_r>
 800e1e2:	bf00      	nop
 800e1e4:	24000020 	.word	0x24000020

0800e1e8 <sbrk_aligned>:
 800e1e8:	b570      	push	{r4, r5, r6, lr}
 800e1ea:	4e0f      	ldr	r6, [pc, #60]	@ (800e228 <sbrk_aligned+0x40>)
 800e1ec:	460c      	mov	r4, r1
 800e1ee:	6831      	ldr	r1, [r6, #0]
 800e1f0:	4605      	mov	r5, r0
 800e1f2:	b911      	cbnz	r1, 800e1fa <sbrk_aligned+0x12>
 800e1f4:	f001 fdb4 	bl	800fd60 <_sbrk_r>
 800e1f8:	6030      	str	r0, [r6, #0]
 800e1fa:	4621      	mov	r1, r4
 800e1fc:	4628      	mov	r0, r5
 800e1fe:	f001 fdaf 	bl	800fd60 <_sbrk_r>
 800e202:	1c43      	adds	r3, r0, #1
 800e204:	d103      	bne.n	800e20e <sbrk_aligned+0x26>
 800e206:	f04f 34ff 	mov.w	r4, #4294967295
 800e20a:	4620      	mov	r0, r4
 800e20c:	bd70      	pop	{r4, r5, r6, pc}
 800e20e:	1cc4      	adds	r4, r0, #3
 800e210:	f024 0403 	bic.w	r4, r4, #3
 800e214:	42a0      	cmp	r0, r4
 800e216:	d0f8      	beq.n	800e20a <sbrk_aligned+0x22>
 800e218:	1a21      	subs	r1, r4, r0
 800e21a:	4628      	mov	r0, r5
 800e21c:	f001 fda0 	bl	800fd60 <_sbrk_r>
 800e220:	3001      	adds	r0, #1
 800e222:	d1f2      	bne.n	800e20a <sbrk_aligned+0x22>
 800e224:	e7ef      	b.n	800e206 <sbrk_aligned+0x1e>
 800e226:	bf00      	nop
 800e228:	240050b0 	.word	0x240050b0

0800e22c <_malloc_r>:
 800e22c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e230:	1ccd      	adds	r5, r1, #3
 800e232:	f025 0503 	bic.w	r5, r5, #3
 800e236:	3508      	adds	r5, #8
 800e238:	2d0c      	cmp	r5, #12
 800e23a:	bf38      	it	cc
 800e23c:	250c      	movcc	r5, #12
 800e23e:	2d00      	cmp	r5, #0
 800e240:	4606      	mov	r6, r0
 800e242:	db01      	blt.n	800e248 <_malloc_r+0x1c>
 800e244:	42a9      	cmp	r1, r5
 800e246:	d904      	bls.n	800e252 <_malloc_r+0x26>
 800e248:	230c      	movs	r3, #12
 800e24a:	6033      	str	r3, [r6, #0]
 800e24c:	2000      	movs	r0, #0
 800e24e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e252:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e328 <_malloc_r+0xfc>
 800e256:	f000 f869 	bl	800e32c <__malloc_lock>
 800e25a:	f8d8 3000 	ldr.w	r3, [r8]
 800e25e:	461c      	mov	r4, r3
 800e260:	bb44      	cbnz	r4, 800e2b4 <_malloc_r+0x88>
 800e262:	4629      	mov	r1, r5
 800e264:	4630      	mov	r0, r6
 800e266:	f7ff ffbf 	bl	800e1e8 <sbrk_aligned>
 800e26a:	1c43      	adds	r3, r0, #1
 800e26c:	4604      	mov	r4, r0
 800e26e:	d158      	bne.n	800e322 <_malloc_r+0xf6>
 800e270:	f8d8 4000 	ldr.w	r4, [r8]
 800e274:	4627      	mov	r7, r4
 800e276:	2f00      	cmp	r7, #0
 800e278:	d143      	bne.n	800e302 <_malloc_r+0xd6>
 800e27a:	2c00      	cmp	r4, #0
 800e27c:	d04b      	beq.n	800e316 <_malloc_r+0xea>
 800e27e:	6823      	ldr	r3, [r4, #0]
 800e280:	4639      	mov	r1, r7
 800e282:	4630      	mov	r0, r6
 800e284:	eb04 0903 	add.w	r9, r4, r3
 800e288:	f001 fd6a 	bl	800fd60 <_sbrk_r>
 800e28c:	4581      	cmp	r9, r0
 800e28e:	d142      	bne.n	800e316 <_malloc_r+0xea>
 800e290:	6821      	ldr	r1, [r4, #0]
 800e292:	1a6d      	subs	r5, r5, r1
 800e294:	4629      	mov	r1, r5
 800e296:	4630      	mov	r0, r6
 800e298:	f7ff ffa6 	bl	800e1e8 <sbrk_aligned>
 800e29c:	3001      	adds	r0, #1
 800e29e:	d03a      	beq.n	800e316 <_malloc_r+0xea>
 800e2a0:	6823      	ldr	r3, [r4, #0]
 800e2a2:	442b      	add	r3, r5
 800e2a4:	6023      	str	r3, [r4, #0]
 800e2a6:	f8d8 3000 	ldr.w	r3, [r8]
 800e2aa:	685a      	ldr	r2, [r3, #4]
 800e2ac:	bb62      	cbnz	r2, 800e308 <_malloc_r+0xdc>
 800e2ae:	f8c8 7000 	str.w	r7, [r8]
 800e2b2:	e00f      	b.n	800e2d4 <_malloc_r+0xa8>
 800e2b4:	6822      	ldr	r2, [r4, #0]
 800e2b6:	1b52      	subs	r2, r2, r5
 800e2b8:	d420      	bmi.n	800e2fc <_malloc_r+0xd0>
 800e2ba:	2a0b      	cmp	r2, #11
 800e2bc:	d917      	bls.n	800e2ee <_malloc_r+0xc2>
 800e2be:	1961      	adds	r1, r4, r5
 800e2c0:	42a3      	cmp	r3, r4
 800e2c2:	6025      	str	r5, [r4, #0]
 800e2c4:	bf18      	it	ne
 800e2c6:	6059      	strne	r1, [r3, #4]
 800e2c8:	6863      	ldr	r3, [r4, #4]
 800e2ca:	bf08      	it	eq
 800e2cc:	f8c8 1000 	streq.w	r1, [r8]
 800e2d0:	5162      	str	r2, [r4, r5]
 800e2d2:	604b      	str	r3, [r1, #4]
 800e2d4:	4630      	mov	r0, r6
 800e2d6:	f000 f82f 	bl	800e338 <__malloc_unlock>
 800e2da:	f104 000b 	add.w	r0, r4, #11
 800e2de:	1d23      	adds	r3, r4, #4
 800e2e0:	f020 0007 	bic.w	r0, r0, #7
 800e2e4:	1ac2      	subs	r2, r0, r3
 800e2e6:	bf1c      	itt	ne
 800e2e8:	1a1b      	subne	r3, r3, r0
 800e2ea:	50a3      	strne	r3, [r4, r2]
 800e2ec:	e7af      	b.n	800e24e <_malloc_r+0x22>
 800e2ee:	6862      	ldr	r2, [r4, #4]
 800e2f0:	42a3      	cmp	r3, r4
 800e2f2:	bf0c      	ite	eq
 800e2f4:	f8c8 2000 	streq.w	r2, [r8]
 800e2f8:	605a      	strne	r2, [r3, #4]
 800e2fa:	e7eb      	b.n	800e2d4 <_malloc_r+0xa8>
 800e2fc:	4623      	mov	r3, r4
 800e2fe:	6864      	ldr	r4, [r4, #4]
 800e300:	e7ae      	b.n	800e260 <_malloc_r+0x34>
 800e302:	463c      	mov	r4, r7
 800e304:	687f      	ldr	r7, [r7, #4]
 800e306:	e7b6      	b.n	800e276 <_malloc_r+0x4a>
 800e308:	461a      	mov	r2, r3
 800e30a:	685b      	ldr	r3, [r3, #4]
 800e30c:	42a3      	cmp	r3, r4
 800e30e:	d1fb      	bne.n	800e308 <_malloc_r+0xdc>
 800e310:	2300      	movs	r3, #0
 800e312:	6053      	str	r3, [r2, #4]
 800e314:	e7de      	b.n	800e2d4 <_malloc_r+0xa8>
 800e316:	230c      	movs	r3, #12
 800e318:	6033      	str	r3, [r6, #0]
 800e31a:	4630      	mov	r0, r6
 800e31c:	f000 f80c 	bl	800e338 <__malloc_unlock>
 800e320:	e794      	b.n	800e24c <_malloc_r+0x20>
 800e322:	6005      	str	r5, [r0, #0]
 800e324:	e7d6      	b.n	800e2d4 <_malloc_r+0xa8>
 800e326:	bf00      	nop
 800e328:	240050b4 	.word	0x240050b4

0800e32c <__malloc_lock>:
 800e32c:	4801      	ldr	r0, [pc, #4]	@ (800e334 <__malloc_lock+0x8>)
 800e32e:	f7ff b90c 	b.w	800d54a <__retarget_lock_acquire_recursive>
 800e332:	bf00      	nop
 800e334:	240050ac 	.word	0x240050ac

0800e338 <__malloc_unlock>:
 800e338:	4801      	ldr	r0, [pc, #4]	@ (800e340 <__malloc_unlock+0x8>)
 800e33a:	f7ff b907 	b.w	800d54c <__retarget_lock_release_recursive>
 800e33e:	bf00      	nop
 800e340:	240050ac 	.word	0x240050ac

0800e344 <_Balloc>:
 800e344:	b570      	push	{r4, r5, r6, lr}
 800e346:	69c6      	ldr	r6, [r0, #28]
 800e348:	4604      	mov	r4, r0
 800e34a:	460d      	mov	r5, r1
 800e34c:	b976      	cbnz	r6, 800e36c <_Balloc+0x28>
 800e34e:	2010      	movs	r0, #16
 800e350:	f7ff ff42 	bl	800e1d8 <malloc>
 800e354:	4602      	mov	r2, r0
 800e356:	61e0      	str	r0, [r4, #28]
 800e358:	b920      	cbnz	r0, 800e364 <_Balloc+0x20>
 800e35a:	4b18      	ldr	r3, [pc, #96]	@ (800e3bc <_Balloc+0x78>)
 800e35c:	4818      	ldr	r0, [pc, #96]	@ (800e3c0 <_Balloc+0x7c>)
 800e35e:	216b      	movs	r1, #107	@ 0x6b
 800e360:	f001 fd16 	bl	800fd90 <__assert_func>
 800e364:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e368:	6006      	str	r6, [r0, #0]
 800e36a:	60c6      	str	r6, [r0, #12]
 800e36c:	69e6      	ldr	r6, [r4, #28]
 800e36e:	68f3      	ldr	r3, [r6, #12]
 800e370:	b183      	cbz	r3, 800e394 <_Balloc+0x50>
 800e372:	69e3      	ldr	r3, [r4, #28]
 800e374:	68db      	ldr	r3, [r3, #12]
 800e376:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e37a:	b9b8      	cbnz	r0, 800e3ac <_Balloc+0x68>
 800e37c:	2101      	movs	r1, #1
 800e37e:	fa01 f605 	lsl.w	r6, r1, r5
 800e382:	1d72      	adds	r2, r6, #5
 800e384:	0092      	lsls	r2, r2, #2
 800e386:	4620      	mov	r0, r4
 800e388:	f001 fd20 	bl	800fdcc <_calloc_r>
 800e38c:	b160      	cbz	r0, 800e3a8 <_Balloc+0x64>
 800e38e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e392:	e00e      	b.n	800e3b2 <_Balloc+0x6e>
 800e394:	2221      	movs	r2, #33	@ 0x21
 800e396:	2104      	movs	r1, #4
 800e398:	4620      	mov	r0, r4
 800e39a:	f001 fd17 	bl	800fdcc <_calloc_r>
 800e39e:	69e3      	ldr	r3, [r4, #28]
 800e3a0:	60f0      	str	r0, [r6, #12]
 800e3a2:	68db      	ldr	r3, [r3, #12]
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d1e4      	bne.n	800e372 <_Balloc+0x2e>
 800e3a8:	2000      	movs	r0, #0
 800e3aa:	bd70      	pop	{r4, r5, r6, pc}
 800e3ac:	6802      	ldr	r2, [r0, #0]
 800e3ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e3b2:	2300      	movs	r3, #0
 800e3b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e3b8:	e7f7      	b.n	800e3aa <_Balloc+0x66>
 800e3ba:	bf00      	nop
 800e3bc:	08010dae 	.word	0x08010dae
 800e3c0:	08010e2e 	.word	0x08010e2e

0800e3c4 <_Bfree>:
 800e3c4:	b570      	push	{r4, r5, r6, lr}
 800e3c6:	69c6      	ldr	r6, [r0, #28]
 800e3c8:	4605      	mov	r5, r0
 800e3ca:	460c      	mov	r4, r1
 800e3cc:	b976      	cbnz	r6, 800e3ec <_Bfree+0x28>
 800e3ce:	2010      	movs	r0, #16
 800e3d0:	f7ff ff02 	bl	800e1d8 <malloc>
 800e3d4:	4602      	mov	r2, r0
 800e3d6:	61e8      	str	r0, [r5, #28]
 800e3d8:	b920      	cbnz	r0, 800e3e4 <_Bfree+0x20>
 800e3da:	4b09      	ldr	r3, [pc, #36]	@ (800e400 <_Bfree+0x3c>)
 800e3dc:	4809      	ldr	r0, [pc, #36]	@ (800e404 <_Bfree+0x40>)
 800e3de:	218f      	movs	r1, #143	@ 0x8f
 800e3e0:	f001 fcd6 	bl	800fd90 <__assert_func>
 800e3e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e3e8:	6006      	str	r6, [r0, #0]
 800e3ea:	60c6      	str	r6, [r0, #12]
 800e3ec:	b13c      	cbz	r4, 800e3fe <_Bfree+0x3a>
 800e3ee:	69eb      	ldr	r3, [r5, #28]
 800e3f0:	6862      	ldr	r2, [r4, #4]
 800e3f2:	68db      	ldr	r3, [r3, #12]
 800e3f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e3f8:	6021      	str	r1, [r4, #0]
 800e3fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e3fe:	bd70      	pop	{r4, r5, r6, pc}
 800e400:	08010dae 	.word	0x08010dae
 800e404:	08010e2e 	.word	0x08010e2e

0800e408 <__multadd>:
 800e408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e40c:	690d      	ldr	r5, [r1, #16]
 800e40e:	4607      	mov	r7, r0
 800e410:	460c      	mov	r4, r1
 800e412:	461e      	mov	r6, r3
 800e414:	f101 0c14 	add.w	ip, r1, #20
 800e418:	2000      	movs	r0, #0
 800e41a:	f8dc 3000 	ldr.w	r3, [ip]
 800e41e:	b299      	uxth	r1, r3
 800e420:	fb02 6101 	mla	r1, r2, r1, r6
 800e424:	0c1e      	lsrs	r6, r3, #16
 800e426:	0c0b      	lsrs	r3, r1, #16
 800e428:	fb02 3306 	mla	r3, r2, r6, r3
 800e42c:	b289      	uxth	r1, r1
 800e42e:	3001      	adds	r0, #1
 800e430:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e434:	4285      	cmp	r5, r0
 800e436:	f84c 1b04 	str.w	r1, [ip], #4
 800e43a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e43e:	dcec      	bgt.n	800e41a <__multadd+0x12>
 800e440:	b30e      	cbz	r6, 800e486 <__multadd+0x7e>
 800e442:	68a3      	ldr	r3, [r4, #8]
 800e444:	42ab      	cmp	r3, r5
 800e446:	dc19      	bgt.n	800e47c <__multadd+0x74>
 800e448:	6861      	ldr	r1, [r4, #4]
 800e44a:	4638      	mov	r0, r7
 800e44c:	3101      	adds	r1, #1
 800e44e:	f7ff ff79 	bl	800e344 <_Balloc>
 800e452:	4680      	mov	r8, r0
 800e454:	b928      	cbnz	r0, 800e462 <__multadd+0x5a>
 800e456:	4602      	mov	r2, r0
 800e458:	4b0c      	ldr	r3, [pc, #48]	@ (800e48c <__multadd+0x84>)
 800e45a:	480d      	ldr	r0, [pc, #52]	@ (800e490 <__multadd+0x88>)
 800e45c:	21ba      	movs	r1, #186	@ 0xba
 800e45e:	f001 fc97 	bl	800fd90 <__assert_func>
 800e462:	6922      	ldr	r2, [r4, #16]
 800e464:	3202      	adds	r2, #2
 800e466:	f104 010c 	add.w	r1, r4, #12
 800e46a:	0092      	lsls	r2, r2, #2
 800e46c:	300c      	adds	r0, #12
 800e46e:	f7ff f86e 	bl	800d54e <memcpy>
 800e472:	4621      	mov	r1, r4
 800e474:	4638      	mov	r0, r7
 800e476:	f7ff ffa5 	bl	800e3c4 <_Bfree>
 800e47a:	4644      	mov	r4, r8
 800e47c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e480:	3501      	adds	r5, #1
 800e482:	615e      	str	r6, [r3, #20]
 800e484:	6125      	str	r5, [r4, #16]
 800e486:	4620      	mov	r0, r4
 800e488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e48c:	08010e1d 	.word	0x08010e1d
 800e490:	08010e2e 	.word	0x08010e2e

0800e494 <__s2b>:
 800e494:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e498:	460c      	mov	r4, r1
 800e49a:	4615      	mov	r5, r2
 800e49c:	461f      	mov	r7, r3
 800e49e:	2209      	movs	r2, #9
 800e4a0:	3308      	adds	r3, #8
 800e4a2:	4606      	mov	r6, r0
 800e4a4:	fb93 f3f2 	sdiv	r3, r3, r2
 800e4a8:	2100      	movs	r1, #0
 800e4aa:	2201      	movs	r2, #1
 800e4ac:	429a      	cmp	r2, r3
 800e4ae:	db09      	blt.n	800e4c4 <__s2b+0x30>
 800e4b0:	4630      	mov	r0, r6
 800e4b2:	f7ff ff47 	bl	800e344 <_Balloc>
 800e4b6:	b940      	cbnz	r0, 800e4ca <__s2b+0x36>
 800e4b8:	4602      	mov	r2, r0
 800e4ba:	4b19      	ldr	r3, [pc, #100]	@ (800e520 <__s2b+0x8c>)
 800e4bc:	4819      	ldr	r0, [pc, #100]	@ (800e524 <__s2b+0x90>)
 800e4be:	21d3      	movs	r1, #211	@ 0xd3
 800e4c0:	f001 fc66 	bl	800fd90 <__assert_func>
 800e4c4:	0052      	lsls	r2, r2, #1
 800e4c6:	3101      	adds	r1, #1
 800e4c8:	e7f0      	b.n	800e4ac <__s2b+0x18>
 800e4ca:	9b08      	ldr	r3, [sp, #32]
 800e4cc:	6143      	str	r3, [r0, #20]
 800e4ce:	2d09      	cmp	r5, #9
 800e4d0:	f04f 0301 	mov.w	r3, #1
 800e4d4:	6103      	str	r3, [r0, #16]
 800e4d6:	dd16      	ble.n	800e506 <__s2b+0x72>
 800e4d8:	f104 0909 	add.w	r9, r4, #9
 800e4dc:	46c8      	mov	r8, r9
 800e4de:	442c      	add	r4, r5
 800e4e0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e4e4:	4601      	mov	r1, r0
 800e4e6:	3b30      	subs	r3, #48	@ 0x30
 800e4e8:	220a      	movs	r2, #10
 800e4ea:	4630      	mov	r0, r6
 800e4ec:	f7ff ff8c 	bl	800e408 <__multadd>
 800e4f0:	45a0      	cmp	r8, r4
 800e4f2:	d1f5      	bne.n	800e4e0 <__s2b+0x4c>
 800e4f4:	f1a5 0408 	sub.w	r4, r5, #8
 800e4f8:	444c      	add	r4, r9
 800e4fa:	1b2d      	subs	r5, r5, r4
 800e4fc:	1963      	adds	r3, r4, r5
 800e4fe:	42bb      	cmp	r3, r7
 800e500:	db04      	blt.n	800e50c <__s2b+0x78>
 800e502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e506:	340a      	adds	r4, #10
 800e508:	2509      	movs	r5, #9
 800e50a:	e7f6      	b.n	800e4fa <__s2b+0x66>
 800e50c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e510:	4601      	mov	r1, r0
 800e512:	3b30      	subs	r3, #48	@ 0x30
 800e514:	220a      	movs	r2, #10
 800e516:	4630      	mov	r0, r6
 800e518:	f7ff ff76 	bl	800e408 <__multadd>
 800e51c:	e7ee      	b.n	800e4fc <__s2b+0x68>
 800e51e:	bf00      	nop
 800e520:	08010e1d 	.word	0x08010e1d
 800e524:	08010e2e 	.word	0x08010e2e

0800e528 <__hi0bits>:
 800e528:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e52c:	4603      	mov	r3, r0
 800e52e:	bf36      	itet	cc
 800e530:	0403      	lslcc	r3, r0, #16
 800e532:	2000      	movcs	r0, #0
 800e534:	2010      	movcc	r0, #16
 800e536:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e53a:	bf3c      	itt	cc
 800e53c:	021b      	lslcc	r3, r3, #8
 800e53e:	3008      	addcc	r0, #8
 800e540:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e544:	bf3c      	itt	cc
 800e546:	011b      	lslcc	r3, r3, #4
 800e548:	3004      	addcc	r0, #4
 800e54a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e54e:	bf3c      	itt	cc
 800e550:	009b      	lslcc	r3, r3, #2
 800e552:	3002      	addcc	r0, #2
 800e554:	2b00      	cmp	r3, #0
 800e556:	db05      	blt.n	800e564 <__hi0bits+0x3c>
 800e558:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e55c:	f100 0001 	add.w	r0, r0, #1
 800e560:	bf08      	it	eq
 800e562:	2020      	moveq	r0, #32
 800e564:	4770      	bx	lr

0800e566 <__lo0bits>:
 800e566:	6803      	ldr	r3, [r0, #0]
 800e568:	4602      	mov	r2, r0
 800e56a:	f013 0007 	ands.w	r0, r3, #7
 800e56e:	d00b      	beq.n	800e588 <__lo0bits+0x22>
 800e570:	07d9      	lsls	r1, r3, #31
 800e572:	d421      	bmi.n	800e5b8 <__lo0bits+0x52>
 800e574:	0798      	lsls	r0, r3, #30
 800e576:	bf49      	itett	mi
 800e578:	085b      	lsrmi	r3, r3, #1
 800e57a:	089b      	lsrpl	r3, r3, #2
 800e57c:	2001      	movmi	r0, #1
 800e57e:	6013      	strmi	r3, [r2, #0]
 800e580:	bf5c      	itt	pl
 800e582:	6013      	strpl	r3, [r2, #0]
 800e584:	2002      	movpl	r0, #2
 800e586:	4770      	bx	lr
 800e588:	b299      	uxth	r1, r3
 800e58a:	b909      	cbnz	r1, 800e590 <__lo0bits+0x2a>
 800e58c:	0c1b      	lsrs	r3, r3, #16
 800e58e:	2010      	movs	r0, #16
 800e590:	b2d9      	uxtb	r1, r3
 800e592:	b909      	cbnz	r1, 800e598 <__lo0bits+0x32>
 800e594:	3008      	adds	r0, #8
 800e596:	0a1b      	lsrs	r3, r3, #8
 800e598:	0719      	lsls	r1, r3, #28
 800e59a:	bf04      	itt	eq
 800e59c:	091b      	lsreq	r3, r3, #4
 800e59e:	3004      	addeq	r0, #4
 800e5a0:	0799      	lsls	r1, r3, #30
 800e5a2:	bf04      	itt	eq
 800e5a4:	089b      	lsreq	r3, r3, #2
 800e5a6:	3002      	addeq	r0, #2
 800e5a8:	07d9      	lsls	r1, r3, #31
 800e5aa:	d403      	bmi.n	800e5b4 <__lo0bits+0x4e>
 800e5ac:	085b      	lsrs	r3, r3, #1
 800e5ae:	f100 0001 	add.w	r0, r0, #1
 800e5b2:	d003      	beq.n	800e5bc <__lo0bits+0x56>
 800e5b4:	6013      	str	r3, [r2, #0]
 800e5b6:	4770      	bx	lr
 800e5b8:	2000      	movs	r0, #0
 800e5ba:	4770      	bx	lr
 800e5bc:	2020      	movs	r0, #32
 800e5be:	4770      	bx	lr

0800e5c0 <__i2b>:
 800e5c0:	b510      	push	{r4, lr}
 800e5c2:	460c      	mov	r4, r1
 800e5c4:	2101      	movs	r1, #1
 800e5c6:	f7ff febd 	bl	800e344 <_Balloc>
 800e5ca:	4602      	mov	r2, r0
 800e5cc:	b928      	cbnz	r0, 800e5da <__i2b+0x1a>
 800e5ce:	4b05      	ldr	r3, [pc, #20]	@ (800e5e4 <__i2b+0x24>)
 800e5d0:	4805      	ldr	r0, [pc, #20]	@ (800e5e8 <__i2b+0x28>)
 800e5d2:	f240 1145 	movw	r1, #325	@ 0x145
 800e5d6:	f001 fbdb 	bl	800fd90 <__assert_func>
 800e5da:	2301      	movs	r3, #1
 800e5dc:	6144      	str	r4, [r0, #20]
 800e5de:	6103      	str	r3, [r0, #16]
 800e5e0:	bd10      	pop	{r4, pc}
 800e5e2:	bf00      	nop
 800e5e4:	08010e1d 	.word	0x08010e1d
 800e5e8:	08010e2e 	.word	0x08010e2e

0800e5ec <__multiply>:
 800e5ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5f0:	4617      	mov	r7, r2
 800e5f2:	690a      	ldr	r2, [r1, #16]
 800e5f4:	693b      	ldr	r3, [r7, #16]
 800e5f6:	429a      	cmp	r2, r3
 800e5f8:	bfa8      	it	ge
 800e5fa:	463b      	movge	r3, r7
 800e5fc:	4689      	mov	r9, r1
 800e5fe:	bfa4      	itt	ge
 800e600:	460f      	movge	r7, r1
 800e602:	4699      	movge	r9, r3
 800e604:	693d      	ldr	r5, [r7, #16]
 800e606:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e60a:	68bb      	ldr	r3, [r7, #8]
 800e60c:	6879      	ldr	r1, [r7, #4]
 800e60e:	eb05 060a 	add.w	r6, r5, sl
 800e612:	42b3      	cmp	r3, r6
 800e614:	b085      	sub	sp, #20
 800e616:	bfb8      	it	lt
 800e618:	3101      	addlt	r1, #1
 800e61a:	f7ff fe93 	bl	800e344 <_Balloc>
 800e61e:	b930      	cbnz	r0, 800e62e <__multiply+0x42>
 800e620:	4602      	mov	r2, r0
 800e622:	4b41      	ldr	r3, [pc, #260]	@ (800e728 <__multiply+0x13c>)
 800e624:	4841      	ldr	r0, [pc, #260]	@ (800e72c <__multiply+0x140>)
 800e626:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e62a:	f001 fbb1 	bl	800fd90 <__assert_func>
 800e62e:	f100 0414 	add.w	r4, r0, #20
 800e632:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e636:	4623      	mov	r3, r4
 800e638:	2200      	movs	r2, #0
 800e63a:	4573      	cmp	r3, lr
 800e63c:	d320      	bcc.n	800e680 <__multiply+0x94>
 800e63e:	f107 0814 	add.w	r8, r7, #20
 800e642:	f109 0114 	add.w	r1, r9, #20
 800e646:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e64a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e64e:	9302      	str	r3, [sp, #8]
 800e650:	1beb      	subs	r3, r5, r7
 800e652:	3b15      	subs	r3, #21
 800e654:	f023 0303 	bic.w	r3, r3, #3
 800e658:	3304      	adds	r3, #4
 800e65a:	3715      	adds	r7, #21
 800e65c:	42bd      	cmp	r5, r7
 800e65e:	bf38      	it	cc
 800e660:	2304      	movcc	r3, #4
 800e662:	9301      	str	r3, [sp, #4]
 800e664:	9b02      	ldr	r3, [sp, #8]
 800e666:	9103      	str	r1, [sp, #12]
 800e668:	428b      	cmp	r3, r1
 800e66a:	d80c      	bhi.n	800e686 <__multiply+0x9a>
 800e66c:	2e00      	cmp	r6, #0
 800e66e:	dd03      	ble.n	800e678 <__multiply+0x8c>
 800e670:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e674:	2b00      	cmp	r3, #0
 800e676:	d055      	beq.n	800e724 <__multiply+0x138>
 800e678:	6106      	str	r6, [r0, #16]
 800e67a:	b005      	add	sp, #20
 800e67c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e680:	f843 2b04 	str.w	r2, [r3], #4
 800e684:	e7d9      	b.n	800e63a <__multiply+0x4e>
 800e686:	f8b1 a000 	ldrh.w	sl, [r1]
 800e68a:	f1ba 0f00 	cmp.w	sl, #0
 800e68e:	d01f      	beq.n	800e6d0 <__multiply+0xe4>
 800e690:	46c4      	mov	ip, r8
 800e692:	46a1      	mov	r9, r4
 800e694:	2700      	movs	r7, #0
 800e696:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e69a:	f8d9 3000 	ldr.w	r3, [r9]
 800e69e:	fa1f fb82 	uxth.w	fp, r2
 800e6a2:	b29b      	uxth	r3, r3
 800e6a4:	fb0a 330b 	mla	r3, sl, fp, r3
 800e6a8:	443b      	add	r3, r7
 800e6aa:	f8d9 7000 	ldr.w	r7, [r9]
 800e6ae:	0c12      	lsrs	r2, r2, #16
 800e6b0:	0c3f      	lsrs	r7, r7, #16
 800e6b2:	fb0a 7202 	mla	r2, sl, r2, r7
 800e6b6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e6ba:	b29b      	uxth	r3, r3
 800e6bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e6c0:	4565      	cmp	r5, ip
 800e6c2:	f849 3b04 	str.w	r3, [r9], #4
 800e6c6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e6ca:	d8e4      	bhi.n	800e696 <__multiply+0xaa>
 800e6cc:	9b01      	ldr	r3, [sp, #4]
 800e6ce:	50e7      	str	r7, [r4, r3]
 800e6d0:	9b03      	ldr	r3, [sp, #12]
 800e6d2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e6d6:	3104      	adds	r1, #4
 800e6d8:	f1b9 0f00 	cmp.w	r9, #0
 800e6dc:	d020      	beq.n	800e720 <__multiply+0x134>
 800e6de:	6823      	ldr	r3, [r4, #0]
 800e6e0:	4647      	mov	r7, r8
 800e6e2:	46a4      	mov	ip, r4
 800e6e4:	f04f 0a00 	mov.w	sl, #0
 800e6e8:	f8b7 b000 	ldrh.w	fp, [r7]
 800e6ec:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e6f0:	fb09 220b 	mla	r2, r9, fp, r2
 800e6f4:	4452      	add	r2, sl
 800e6f6:	b29b      	uxth	r3, r3
 800e6f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e6fc:	f84c 3b04 	str.w	r3, [ip], #4
 800e700:	f857 3b04 	ldr.w	r3, [r7], #4
 800e704:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e708:	f8bc 3000 	ldrh.w	r3, [ip]
 800e70c:	fb09 330a 	mla	r3, r9, sl, r3
 800e710:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e714:	42bd      	cmp	r5, r7
 800e716:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e71a:	d8e5      	bhi.n	800e6e8 <__multiply+0xfc>
 800e71c:	9a01      	ldr	r2, [sp, #4]
 800e71e:	50a3      	str	r3, [r4, r2]
 800e720:	3404      	adds	r4, #4
 800e722:	e79f      	b.n	800e664 <__multiply+0x78>
 800e724:	3e01      	subs	r6, #1
 800e726:	e7a1      	b.n	800e66c <__multiply+0x80>
 800e728:	08010e1d 	.word	0x08010e1d
 800e72c:	08010e2e 	.word	0x08010e2e

0800e730 <__pow5mult>:
 800e730:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e734:	4615      	mov	r5, r2
 800e736:	f012 0203 	ands.w	r2, r2, #3
 800e73a:	4607      	mov	r7, r0
 800e73c:	460e      	mov	r6, r1
 800e73e:	d007      	beq.n	800e750 <__pow5mult+0x20>
 800e740:	4c25      	ldr	r4, [pc, #148]	@ (800e7d8 <__pow5mult+0xa8>)
 800e742:	3a01      	subs	r2, #1
 800e744:	2300      	movs	r3, #0
 800e746:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e74a:	f7ff fe5d 	bl	800e408 <__multadd>
 800e74e:	4606      	mov	r6, r0
 800e750:	10ad      	asrs	r5, r5, #2
 800e752:	d03d      	beq.n	800e7d0 <__pow5mult+0xa0>
 800e754:	69fc      	ldr	r4, [r7, #28]
 800e756:	b97c      	cbnz	r4, 800e778 <__pow5mult+0x48>
 800e758:	2010      	movs	r0, #16
 800e75a:	f7ff fd3d 	bl	800e1d8 <malloc>
 800e75e:	4602      	mov	r2, r0
 800e760:	61f8      	str	r0, [r7, #28]
 800e762:	b928      	cbnz	r0, 800e770 <__pow5mult+0x40>
 800e764:	4b1d      	ldr	r3, [pc, #116]	@ (800e7dc <__pow5mult+0xac>)
 800e766:	481e      	ldr	r0, [pc, #120]	@ (800e7e0 <__pow5mult+0xb0>)
 800e768:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e76c:	f001 fb10 	bl	800fd90 <__assert_func>
 800e770:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e774:	6004      	str	r4, [r0, #0]
 800e776:	60c4      	str	r4, [r0, #12]
 800e778:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e77c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e780:	b94c      	cbnz	r4, 800e796 <__pow5mult+0x66>
 800e782:	f240 2171 	movw	r1, #625	@ 0x271
 800e786:	4638      	mov	r0, r7
 800e788:	f7ff ff1a 	bl	800e5c0 <__i2b>
 800e78c:	2300      	movs	r3, #0
 800e78e:	f8c8 0008 	str.w	r0, [r8, #8]
 800e792:	4604      	mov	r4, r0
 800e794:	6003      	str	r3, [r0, #0]
 800e796:	f04f 0900 	mov.w	r9, #0
 800e79a:	07eb      	lsls	r3, r5, #31
 800e79c:	d50a      	bpl.n	800e7b4 <__pow5mult+0x84>
 800e79e:	4631      	mov	r1, r6
 800e7a0:	4622      	mov	r2, r4
 800e7a2:	4638      	mov	r0, r7
 800e7a4:	f7ff ff22 	bl	800e5ec <__multiply>
 800e7a8:	4631      	mov	r1, r6
 800e7aa:	4680      	mov	r8, r0
 800e7ac:	4638      	mov	r0, r7
 800e7ae:	f7ff fe09 	bl	800e3c4 <_Bfree>
 800e7b2:	4646      	mov	r6, r8
 800e7b4:	106d      	asrs	r5, r5, #1
 800e7b6:	d00b      	beq.n	800e7d0 <__pow5mult+0xa0>
 800e7b8:	6820      	ldr	r0, [r4, #0]
 800e7ba:	b938      	cbnz	r0, 800e7cc <__pow5mult+0x9c>
 800e7bc:	4622      	mov	r2, r4
 800e7be:	4621      	mov	r1, r4
 800e7c0:	4638      	mov	r0, r7
 800e7c2:	f7ff ff13 	bl	800e5ec <__multiply>
 800e7c6:	6020      	str	r0, [r4, #0]
 800e7c8:	f8c0 9000 	str.w	r9, [r0]
 800e7cc:	4604      	mov	r4, r0
 800e7ce:	e7e4      	b.n	800e79a <__pow5mult+0x6a>
 800e7d0:	4630      	mov	r0, r6
 800e7d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e7d6:	bf00      	nop
 800e7d8:	08010f40 	.word	0x08010f40
 800e7dc:	08010dae 	.word	0x08010dae
 800e7e0:	08010e2e 	.word	0x08010e2e

0800e7e4 <__lshift>:
 800e7e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7e8:	460c      	mov	r4, r1
 800e7ea:	6849      	ldr	r1, [r1, #4]
 800e7ec:	6923      	ldr	r3, [r4, #16]
 800e7ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e7f2:	68a3      	ldr	r3, [r4, #8]
 800e7f4:	4607      	mov	r7, r0
 800e7f6:	4691      	mov	r9, r2
 800e7f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e7fc:	f108 0601 	add.w	r6, r8, #1
 800e800:	42b3      	cmp	r3, r6
 800e802:	db0b      	blt.n	800e81c <__lshift+0x38>
 800e804:	4638      	mov	r0, r7
 800e806:	f7ff fd9d 	bl	800e344 <_Balloc>
 800e80a:	4605      	mov	r5, r0
 800e80c:	b948      	cbnz	r0, 800e822 <__lshift+0x3e>
 800e80e:	4602      	mov	r2, r0
 800e810:	4b28      	ldr	r3, [pc, #160]	@ (800e8b4 <__lshift+0xd0>)
 800e812:	4829      	ldr	r0, [pc, #164]	@ (800e8b8 <__lshift+0xd4>)
 800e814:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e818:	f001 faba 	bl	800fd90 <__assert_func>
 800e81c:	3101      	adds	r1, #1
 800e81e:	005b      	lsls	r3, r3, #1
 800e820:	e7ee      	b.n	800e800 <__lshift+0x1c>
 800e822:	2300      	movs	r3, #0
 800e824:	f100 0114 	add.w	r1, r0, #20
 800e828:	f100 0210 	add.w	r2, r0, #16
 800e82c:	4618      	mov	r0, r3
 800e82e:	4553      	cmp	r3, sl
 800e830:	db33      	blt.n	800e89a <__lshift+0xb6>
 800e832:	6920      	ldr	r0, [r4, #16]
 800e834:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e838:	f104 0314 	add.w	r3, r4, #20
 800e83c:	f019 091f 	ands.w	r9, r9, #31
 800e840:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e844:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e848:	d02b      	beq.n	800e8a2 <__lshift+0xbe>
 800e84a:	f1c9 0e20 	rsb	lr, r9, #32
 800e84e:	468a      	mov	sl, r1
 800e850:	2200      	movs	r2, #0
 800e852:	6818      	ldr	r0, [r3, #0]
 800e854:	fa00 f009 	lsl.w	r0, r0, r9
 800e858:	4310      	orrs	r0, r2
 800e85a:	f84a 0b04 	str.w	r0, [sl], #4
 800e85e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e862:	459c      	cmp	ip, r3
 800e864:	fa22 f20e 	lsr.w	r2, r2, lr
 800e868:	d8f3      	bhi.n	800e852 <__lshift+0x6e>
 800e86a:	ebac 0304 	sub.w	r3, ip, r4
 800e86e:	3b15      	subs	r3, #21
 800e870:	f023 0303 	bic.w	r3, r3, #3
 800e874:	3304      	adds	r3, #4
 800e876:	f104 0015 	add.w	r0, r4, #21
 800e87a:	4560      	cmp	r0, ip
 800e87c:	bf88      	it	hi
 800e87e:	2304      	movhi	r3, #4
 800e880:	50ca      	str	r2, [r1, r3]
 800e882:	b10a      	cbz	r2, 800e888 <__lshift+0xa4>
 800e884:	f108 0602 	add.w	r6, r8, #2
 800e888:	3e01      	subs	r6, #1
 800e88a:	4638      	mov	r0, r7
 800e88c:	612e      	str	r6, [r5, #16]
 800e88e:	4621      	mov	r1, r4
 800e890:	f7ff fd98 	bl	800e3c4 <_Bfree>
 800e894:	4628      	mov	r0, r5
 800e896:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e89a:	f842 0f04 	str.w	r0, [r2, #4]!
 800e89e:	3301      	adds	r3, #1
 800e8a0:	e7c5      	b.n	800e82e <__lshift+0x4a>
 800e8a2:	3904      	subs	r1, #4
 800e8a4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e8a8:	f841 2f04 	str.w	r2, [r1, #4]!
 800e8ac:	459c      	cmp	ip, r3
 800e8ae:	d8f9      	bhi.n	800e8a4 <__lshift+0xc0>
 800e8b0:	e7ea      	b.n	800e888 <__lshift+0xa4>
 800e8b2:	bf00      	nop
 800e8b4:	08010e1d 	.word	0x08010e1d
 800e8b8:	08010e2e 	.word	0x08010e2e

0800e8bc <__mcmp>:
 800e8bc:	690a      	ldr	r2, [r1, #16]
 800e8be:	4603      	mov	r3, r0
 800e8c0:	6900      	ldr	r0, [r0, #16]
 800e8c2:	1a80      	subs	r0, r0, r2
 800e8c4:	b530      	push	{r4, r5, lr}
 800e8c6:	d10e      	bne.n	800e8e6 <__mcmp+0x2a>
 800e8c8:	3314      	adds	r3, #20
 800e8ca:	3114      	adds	r1, #20
 800e8cc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e8d0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e8d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e8d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e8dc:	4295      	cmp	r5, r2
 800e8de:	d003      	beq.n	800e8e8 <__mcmp+0x2c>
 800e8e0:	d205      	bcs.n	800e8ee <__mcmp+0x32>
 800e8e2:	f04f 30ff 	mov.w	r0, #4294967295
 800e8e6:	bd30      	pop	{r4, r5, pc}
 800e8e8:	42a3      	cmp	r3, r4
 800e8ea:	d3f3      	bcc.n	800e8d4 <__mcmp+0x18>
 800e8ec:	e7fb      	b.n	800e8e6 <__mcmp+0x2a>
 800e8ee:	2001      	movs	r0, #1
 800e8f0:	e7f9      	b.n	800e8e6 <__mcmp+0x2a>
	...

0800e8f4 <__mdiff>:
 800e8f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8f8:	4689      	mov	r9, r1
 800e8fa:	4606      	mov	r6, r0
 800e8fc:	4611      	mov	r1, r2
 800e8fe:	4648      	mov	r0, r9
 800e900:	4614      	mov	r4, r2
 800e902:	f7ff ffdb 	bl	800e8bc <__mcmp>
 800e906:	1e05      	subs	r5, r0, #0
 800e908:	d112      	bne.n	800e930 <__mdiff+0x3c>
 800e90a:	4629      	mov	r1, r5
 800e90c:	4630      	mov	r0, r6
 800e90e:	f7ff fd19 	bl	800e344 <_Balloc>
 800e912:	4602      	mov	r2, r0
 800e914:	b928      	cbnz	r0, 800e922 <__mdiff+0x2e>
 800e916:	4b3f      	ldr	r3, [pc, #252]	@ (800ea14 <__mdiff+0x120>)
 800e918:	f240 2137 	movw	r1, #567	@ 0x237
 800e91c:	483e      	ldr	r0, [pc, #248]	@ (800ea18 <__mdiff+0x124>)
 800e91e:	f001 fa37 	bl	800fd90 <__assert_func>
 800e922:	2301      	movs	r3, #1
 800e924:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e928:	4610      	mov	r0, r2
 800e92a:	b003      	add	sp, #12
 800e92c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e930:	bfbc      	itt	lt
 800e932:	464b      	movlt	r3, r9
 800e934:	46a1      	movlt	r9, r4
 800e936:	4630      	mov	r0, r6
 800e938:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e93c:	bfba      	itte	lt
 800e93e:	461c      	movlt	r4, r3
 800e940:	2501      	movlt	r5, #1
 800e942:	2500      	movge	r5, #0
 800e944:	f7ff fcfe 	bl	800e344 <_Balloc>
 800e948:	4602      	mov	r2, r0
 800e94a:	b918      	cbnz	r0, 800e954 <__mdiff+0x60>
 800e94c:	4b31      	ldr	r3, [pc, #196]	@ (800ea14 <__mdiff+0x120>)
 800e94e:	f240 2145 	movw	r1, #581	@ 0x245
 800e952:	e7e3      	b.n	800e91c <__mdiff+0x28>
 800e954:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e958:	6926      	ldr	r6, [r4, #16]
 800e95a:	60c5      	str	r5, [r0, #12]
 800e95c:	f109 0310 	add.w	r3, r9, #16
 800e960:	f109 0514 	add.w	r5, r9, #20
 800e964:	f104 0e14 	add.w	lr, r4, #20
 800e968:	f100 0b14 	add.w	fp, r0, #20
 800e96c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e970:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e974:	9301      	str	r3, [sp, #4]
 800e976:	46d9      	mov	r9, fp
 800e978:	f04f 0c00 	mov.w	ip, #0
 800e97c:	9b01      	ldr	r3, [sp, #4]
 800e97e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e982:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e986:	9301      	str	r3, [sp, #4]
 800e988:	fa1f f38a 	uxth.w	r3, sl
 800e98c:	4619      	mov	r1, r3
 800e98e:	b283      	uxth	r3, r0
 800e990:	1acb      	subs	r3, r1, r3
 800e992:	0c00      	lsrs	r0, r0, #16
 800e994:	4463      	add	r3, ip
 800e996:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e99a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e99e:	b29b      	uxth	r3, r3
 800e9a0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e9a4:	4576      	cmp	r6, lr
 800e9a6:	f849 3b04 	str.w	r3, [r9], #4
 800e9aa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e9ae:	d8e5      	bhi.n	800e97c <__mdiff+0x88>
 800e9b0:	1b33      	subs	r3, r6, r4
 800e9b2:	3b15      	subs	r3, #21
 800e9b4:	f023 0303 	bic.w	r3, r3, #3
 800e9b8:	3415      	adds	r4, #21
 800e9ba:	3304      	adds	r3, #4
 800e9bc:	42a6      	cmp	r6, r4
 800e9be:	bf38      	it	cc
 800e9c0:	2304      	movcc	r3, #4
 800e9c2:	441d      	add	r5, r3
 800e9c4:	445b      	add	r3, fp
 800e9c6:	461e      	mov	r6, r3
 800e9c8:	462c      	mov	r4, r5
 800e9ca:	4544      	cmp	r4, r8
 800e9cc:	d30e      	bcc.n	800e9ec <__mdiff+0xf8>
 800e9ce:	f108 0103 	add.w	r1, r8, #3
 800e9d2:	1b49      	subs	r1, r1, r5
 800e9d4:	f021 0103 	bic.w	r1, r1, #3
 800e9d8:	3d03      	subs	r5, #3
 800e9da:	45a8      	cmp	r8, r5
 800e9dc:	bf38      	it	cc
 800e9de:	2100      	movcc	r1, #0
 800e9e0:	440b      	add	r3, r1
 800e9e2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e9e6:	b191      	cbz	r1, 800ea0e <__mdiff+0x11a>
 800e9e8:	6117      	str	r7, [r2, #16]
 800e9ea:	e79d      	b.n	800e928 <__mdiff+0x34>
 800e9ec:	f854 1b04 	ldr.w	r1, [r4], #4
 800e9f0:	46e6      	mov	lr, ip
 800e9f2:	0c08      	lsrs	r0, r1, #16
 800e9f4:	fa1c fc81 	uxtah	ip, ip, r1
 800e9f8:	4471      	add	r1, lr
 800e9fa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e9fe:	b289      	uxth	r1, r1
 800ea00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ea04:	f846 1b04 	str.w	r1, [r6], #4
 800ea08:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ea0c:	e7dd      	b.n	800e9ca <__mdiff+0xd6>
 800ea0e:	3f01      	subs	r7, #1
 800ea10:	e7e7      	b.n	800e9e2 <__mdiff+0xee>
 800ea12:	bf00      	nop
 800ea14:	08010e1d 	.word	0x08010e1d
 800ea18:	08010e2e 	.word	0x08010e2e

0800ea1c <__ulp>:
 800ea1c:	b082      	sub	sp, #8
 800ea1e:	ed8d 0b00 	vstr	d0, [sp]
 800ea22:	9a01      	ldr	r2, [sp, #4]
 800ea24:	4b0f      	ldr	r3, [pc, #60]	@ (800ea64 <__ulp+0x48>)
 800ea26:	4013      	ands	r3, r2
 800ea28:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	dc08      	bgt.n	800ea42 <__ulp+0x26>
 800ea30:	425b      	negs	r3, r3
 800ea32:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ea36:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ea3a:	da04      	bge.n	800ea46 <__ulp+0x2a>
 800ea3c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ea40:	4113      	asrs	r3, r2
 800ea42:	2200      	movs	r2, #0
 800ea44:	e008      	b.n	800ea58 <__ulp+0x3c>
 800ea46:	f1a2 0314 	sub.w	r3, r2, #20
 800ea4a:	2b1e      	cmp	r3, #30
 800ea4c:	bfda      	itte	le
 800ea4e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ea52:	40da      	lsrle	r2, r3
 800ea54:	2201      	movgt	r2, #1
 800ea56:	2300      	movs	r3, #0
 800ea58:	4619      	mov	r1, r3
 800ea5a:	4610      	mov	r0, r2
 800ea5c:	ec41 0b10 	vmov	d0, r0, r1
 800ea60:	b002      	add	sp, #8
 800ea62:	4770      	bx	lr
 800ea64:	7ff00000 	.word	0x7ff00000

0800ea68 <__b2d>:
 800ea68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea6c:	6906      	ldr	r6, [r0, #16]
 800ea6e:	f100 0814 	add.w	r8, r0, #20
 800ea72:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ea76:	1f37      	subs	r7, r6, #4
 800ea78:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ea7c:	4610      	mov	r0, r2
 800ea7e:	f7ff fd53 	bl	800e528 <__hi0bits>
 800ea82:	f1c0 0320 	rsb	r3, r0, #32
 800ea86:	280a      	cmp	r0, #10
 800ea88:	600b      	str	r3, [r1, #0]
 800ea8a:	491b      	ldr	r1, [pc, #108]	@ (800eaf8 <__b2d+0x90>)
 800ea8c:	dc15      	bgt.n	800eaba <__b2d+0x52>
 800ea8e:	f1c0 0c0b 	rsb	ip, r0, #11
 800ea92:	fa22 f30c 	lsr.w	r3, r2, ip
 800ea96:	45b8      	cmp	r8, r7
 800ea98:	ea43 0501 	orr.w	r5, r3, r1
 800ea9c:	bf34      	ite	cc
 800ea9e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800eaa2:	2300      	movcs	r3, #0
 800eaa4:	3015      	adds	r0, #21
 800eaa6:	fa02 f000 	lsl.w	r0, r2, r0
 800eaaa:	fa23 f30c 	lsr.w	r3, r3, ip
 800eaae:	4303      	orrs	r3, r0
 800eab0:	461c      	mov	r4, r3
 800eab2:	ec45 4b10 	vmov	d0, r4, r5
 800eab6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eaba:	45b8      	cmp	r8, r7
 800eabc:	bf3a      	itte	cc
 800eabe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800eac2:	f1a6 0708 	subcc.w	r7, r6, #8
 800eac6:	2300      	movcs	r3, #0
 800eac8:	380b      	subs	r0, #11
 800eaca:	d012      	beq.n	800eaf2 <__b2d+0x8a>
 800eacc:	f1c0 0120 	rsb	r1, r0, #32
 800ead0:	fa23 f401 	lsr.w	r4, r3, r1
 800ead4:	4082      	lsls	r2, r0
 800ead6:	4322      	orrs	r2, r4
 800ead8:	4547      	cmp	r7, r8
 800eada:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800eade:	bf8c      	ite	hi
 800eae0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800eae4:	2200      	movls	r2, #0
 800eae6:	4083      	lsls	r3, r0
 800eae8:	40ca      	lsrs	r2, r1
 800eaea:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800eaee:	4313      	orrs	r3, r2
 800eaf0:	e7de      	b.n	800eab0 <__b2d+0x48>
 800eaf2:	ea42 0501 	orr.w	r5, r2, r1
 800eaf6:	e7db      	b.n	800eab0 <__b2d+0x48>
 800eaf8:	3ff00000 	.word	0x3ff00000

0800eafc <__d2b>:
 800eafc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800eb00:	460f      	mov	r7, r1
 800eb02:	2101      	movs	r1, #1
 800eb04:	ec59 8b10 	vmov	r8, r9, d0
 800eb08:	4616      	mov	r6, r2
 800eb0a:	f7ff fc1b 	bl	800e344 <_Balloc>
 800eb0e:	4604      	mov	r4, r0
 800eb10:	b930      	cbnz	r0, 800eb20 <__d2b+0x24>
 800eb12:	4602      	mov	r2, r0
 800eb14:	4b23      	ldr	r3, [pc, #140]	@ (800eba4 <__d2b+0xa8>)
 800eb16:	4824      	ldr	r0, [pc, #144]	@ (800eba8 <__d2b+0xac>)
 800eb18:	f240 310f 	movw	r1, #783	@ 0x30f
 800eb1c:	f001 f938 	bl	800fd90 <__assert_func>
 800eb20:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800eb24:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800eb28:	b10d      	cbz	r5, 800eb2e <__d2b+0x32>
 800eb2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800eb2e:	9301      	str	r3, [sp, #4]
 800eb30:	f1b8 0300 	subs.w	r3, r8, #0
 800eb34:	d023      	beq.n	800eb7e <__d2b+0x82>
 800eb36:	4668      	mov	r0, sp
 800eb38:	9300      	str	r3, [sp, #0]
 800eb3a:	f7ff fd14 	bl	800e566 <__lo0bits>
 800eb3e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800eb42:	b1d0      	cbz	r0, 800eb7a <__d2b+0x7e>
 800eb44:	f1c0 0320 	rsb	r3, r0, #32
 800eb48:	fa02 f303 	lsl.w	r3, r2, r3
 800eb4c:	430b      	orrs	r3, r1
 800eb4e:	40c2      	lsrs	r2, r0
 800eb50:	6163      	str	r3, [r4, #20]
 800eb52:	9201      	str	r2, [sp, #4]
 800eb54:	9b01      	ldr	r3, [sp, #4]
 800eb56:	61a3      	str	r3, [r4, #24]
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	bf0c      	ite	eq
 800eb5c:	2201      	moveq	r2, #1
 800eb5e:	2202      	movne	r2, #2
 800eb60:	6122      	str	r2, [r4, #16]
 800eb62:	b1a5      	cbz	r5, 800eb8e <__d2b+0x92>
 800eb64:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800eb68:	4405      	add	r5, r0
 800eb6a:	603d      	str	r5, [r7, #0]
 800eb6c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800eb70:	6030      	str	r0, [r6, #0]
 800eb72:	4620      	mov	r0, r4
 800eb74:	b003      	add	sp, #12
 800eb76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb7a:	6161      	str	r1, [r4, #20]
 800eb7c:	e7ea      	b.n	800eb54 <__d2b+0x58>
 800eb7e:	a801      	add	r0, sp, #4
 800eb80:	f7ff fcf1 	bl	800e566 <__lo0bits>
 800eb84:	9b01      	ldr	r3, [sp, #4]
 800eb86:	6163      	str	r3, [r4, #20]
 800eb88:	3020      	adds	r0, #32
 800eb8a:	2201      	movs	r2, #1
 800eb8c:	e7e8      	b.n	800eb60 <__d2b+0x64>
 800eb8e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800eb92:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800eb96:	6038      	str	r0, [r7, #0]
 800eb98:	6918      	ldr	r0, [r3, #16]
 800eb9a:	f7ff fcc5 	bl	800e528 <__hi0bits>
 800eb9e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800eba2:	e7e5      	b.n	800eb70 <__d2b+0x74>
 800eba4:	08010e1d 	.word	0x08010e1d
 800eba8:	08010e2e 	.word	0x08010e2e

0800ebac <__ratio>:
 800ebac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebb0:	4688      	mov	r8, r1
 800ebb2:	4669      	mov	r1, sp
 800ebb4:	4681      	mov	r9, r0
 800ebb6:	f7ff ff57 	bl	800ea68 <__b2d>
 800ebba:	a901      	add	r1, sp, #4
 800ebbc:	4640      	mov	r0, r8
 800ebbe:	ec55 4b10 	vmov	r4, r5, d0
 800ebc2:	f7ff ff51 	bl	800ea68 <__b2d>
 800ebc6:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800ebca:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800ebce:	1ad2      	subs	r2, r2, r3
 800ebd0:	e9dd 3100 	ldrd	r3, r1, [sp]
 800ebd4:	1a5b      	subs	r3, r3, r1
 800ebd6:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800ebda:	ec57 6b10 	vmov	r6, r7, d0
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	bfd6      	itet	le
 800ebe2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ebe6:	462a      	movgt	r2, r5
 800ebe8:	463a      	movle	r2, r7
 800ebea:	46ab      	mov	fp, r5
 800ebec:	46a2      	mov	sl, r4
 800ebee:	bfce      	itee	gt
 800ebf0:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800ebf4:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800ebf8:	ee00 3a90 	vmovle	s1, r3
 800ebfc:	ec4b ab17 	vmov	d7, sl, fp
 800ec00:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800ec04:	b003      	add	sp, #12
 800ec06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ec0a <__copybits>:
 800ec0a:	3901      	subs	r1, #1
 800ec0c:	b570      	push	{r4, r5, r6, lr}
 800ec0e:	1149      	asrs	r1, r1, #5
 800ec10:	6914      	ldr	r4, [r2, #16]
 800ec12:	3101      	adds	r1, #1
 800ec14:	f102 0314 	add.w	r3, r2, #20
 800ec18:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ec1c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ec20:	1f05      	subs	r5, r0, #4
 800ec22:	42a3      	cmp	r3, r4
 800ec24:	d30c      	bcc.n	800ec40 <__copybits+0x36>
 800ec26:	1aa3      	subs	r3, r4, r2
 800ec28:	3b11      	subs	r3, #17
 800ec2a:	f023 0303 	bic.w	r3, r3, #3
 800ec2e:	3211      	adds	r2, #17
 800ec30:	42a2      	cmp	r2, r4
 800ec32:	bf88      	it	hi
 800ec34:	2300      	movhi	r3, #0
 800ec36:	4418      	add	r0, r3
 800ec38:	2300      	movs	r3, #0
 800ec3a:	4288      	cmp	r0, r1
 800ec3c:	d305      	bcc.n	800ec4a <__copybits+0x40>
 800ec3e:	bd70      	pop	{r4, r5, r6, pc}
 800ec40:	f853 6b04 	ldr.w	r6, [r3], #4
 800ec44:	f845 6f04 	str.w	r6, [r5, #4]!
 800ec48:	e7eb      	b.n	800ec22 <__copybits+0x18>
 800ec4a:	f840 3b04 	str.w	r3, [r0], #4
 800ec4e:	e7f4      	b.n	800ec3a <__copybits+0x30>

0800ec50 <__any_on>:
 800ec50:	f100 0214 	add.w	r2, r0, #20
 800ec54:	6900      	ldr	r0, [r0, #16]
 800ec56:	114b      	asrs	r3, r1, #5
 800ec58:	4298      	cmp	r0, r3
 800ec5a:	b510      	push	{r4, lr}
 800ec5c:	db11      	blt.n	800ec82 <__any_on+0x32>
 800ec5e:	dd0a      	ble.n	800ec76 <__any_on+0x26>
 800ec60:	f011 011f 	ands.w	r1, r1, #31
 800ec64:	d007      	beq.n	800ec76 <__any_on+0x26>
 800ec66:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ec6a:	fa24 f001 	lsr.w	r0, r4, r1
 800ec6e:	fa00 f101 	lsl.w	r1, r0, r1
 800ec72:	428c      	cmp	r4, r1
 800ec74:	d10b      	bne.n	800ec8e <__any_on+0x3e>
 800ec76:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ec7a:	4293      	cmp	r3, r2
 800ec7c:	d803      	bhi.n	800ec86 <__any_on+0x36>
 800ec7e:	2000      	movs	r0, #0
 800ec80:	bd10      	pop	{r4, pc}
 800ec82:	4603      	mov	r3, r0
 800ec84:	e7f7      	b.n	800ec76 <__any_on+0x26>
 800ec86:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ec8a:	2900      	cmp	r1, #0
 800ec8c:	d0f5      	beq.n	800ec7a <__any_on+0x2a>
 800ec8e:	2001      	movs	r0, #1
 800ec90:	e7f6      	b.n	800ec80 <__any_on+0x30>

0800ec92 <sulp>:
 800ec92:	b570      	push	{r4, r5, r6, lr}
 800ec94:	4604      	mov	r4, r0
 800ec96:	460d      	mov	r5, r1
 800ec98:	4616      	mov	r6, r2
 800ec9a:	ec45 4b10 	vmov	d0, r4, r5
 800ec9e:	f7ff febd 	bl	800ea1c <__ulp>
 800eca2:	b17e      	cbz	r6, 800ecc4 <sulp+0x32>
 800eca4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800eca8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	dd09      	ble.n	800ecc4 <sulp+0x32>
 800ecb0:	051b      	lsls	r3, r3, #20
 800ecb2:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800ecb6:	2000      	movs	r0, #0
 800ecb8:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800ecbc:	ec41 0b17 	vmov	d7, r0, r1
 800ecc0:	ee20 0b07 	vmul.f64	d0, d0, d7
 800ecc4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ecc8 <_strtod_l>:
 800ecc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eccc:	ed2d 8b0a 	vpush	{d8-d12}
 800ecd0:	b097      	sub	sp, #92	@ 0x5c
 800ecd2:	4688      	mov	r8, r1
 800ecd4:	920e      	str	r2, [sp, #56]	@ 0x38
 800ecd6:	2200      	movs	r2, #0
 800ecd8:	9212      	str	r2, [sp, #72]	@ 0x48
 800ecda:	9005      	str	r0, [sp, #20]
 800ecdc:	f04f 0a00 	mov.w	sl, #0
 800ece0:	f04f 0b00 	mov.w	fp, #0
 800ece4:	460a      	mov	r2, r1
 800ece6:	9211      	str	r2, [sp, #68]	@ 0x44
 800ece8:	7811      	ldrb	r1, [r2, #0]
 800ecea:	292b      	cmp	r1, #43	@ 0x2b
 800ecec:	d04c      	beq.n	800ed88 <_strtod_l+0xc0>
 800ecee:	d839      	bhi.n	800ed64 <_strtod_l+0x9c>
 800ecf0:	290d      	cmp	r1, #13
 800ecf2:	d833      	bhi.n	800ed5c <_strtod_l+0x94>
 800ecf4:	2908      	cmp	r1, #8
 800ecf6:	d833      	bhi.n	800ed60 <_strtod_l+0x98>
 800ecf8:	2900      	cmp	r1, #0
 800ecfa:	d03c      	beq.n	800ed76 <_strtod_l+0xae>
 800ecfc:	2200      	movs	r2, #0
 800ecfe:	9208      	str	r2, [sp, #32]
 800ed00:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800ed02:	782a      	ldrb	r2, [r5, #0]
 800ed04:	2a30      	cmp	r2, #48	@ 0x30
 800ed06:	f040 80b7 	bne.w	800ee78 <_strtod_l+0x1b0>
 800ed0a:	786a      	ldrb	r2, [r5, #1]
 800ed0c:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ed10:	2a58      	cmp	r2, #88	@ 0x58
 800ed12:	d170      	bne.n	800edf6 <_strtod_l+0x12e>
 800ed14:	9302      	str	r3, [sp, #8]
 800ed16:	9b08      	ldr	r3, [sp, #32]
 800ed18:	9301      	str	r3, [sp, #4]
 800ed1a:	ab12      	add	r3, sp, #72	@ 0x48
 800ed1c:	9300      	str	r3, [sp, #0]
 800ed1e:	4a90      	ldr	r2, [pc, #576]	@ (800ef60 <_strtod_l+0x298>)
 800ed20:	9805      	ldr	r0, [sp, #20]
 800ed22:	ab13      	add	r3, sp, #76	@ 0x4c
 800ed24:	a911      	add	r1, sp, #68	@ 0x44
 800ed26:	f001 f8cd 	bl	800fec4 <__gethex>
 800ed2a:	f010 060f 	ands.w	r6, r0, #15
 800ed2e:	4604      	mov	r4, r0
 800ed30:	d005      	beq.n	800ed3e <_strtod_l+0x76>
 800ed32:	2e06      	cmp	r6, #6
 800ed34:	d12a      	bne.n	800ed8c <_strtod_l+0xc4>
 800ed36:	3501      	adds	r5, #1
 800ed38:	2300      	movs	r3, #0
 800ed3a:	9511      	str	r5, [sp, #68]	@ 0x44
 800ed3c:	9308      	str	r3, [sp, #32]
 800ed3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	f040 8537 	bne.w	800f7b4 <_strtod_l+0xaec>
 800ed46:	9b08      	ldr	r3, [sp, #32]
 800ed48:	ec4b ab10 	vmov	d0, sl, fp
 800ed4c:	b1cb      	cbz	r3, 800ed82 <_strtod_l+0xba>
 800ed4e:	eeb1 0b40 	vneg.f64	d0, d0
 800ed52:	b017      	add	sp, #92	@ 0x5c
 800ed54:	ecbd 8b0a 	vpop	{d8-d12}
 800ed58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed5c:	2920      	cmp	r1, #32
 800ed5e:	d1cd      	bne.n	800ecfc <_strtod_l+0x34>
 800ed60:	3201      	adds	r2, #1
 800ed62:	e7c0      	b.n	800ece6 <_strtod_l+0x1e>
 800ed64:	292d      	cmp	r1, #45	@ 0x2d
 800ed66:	d1c9      	bne.n	800ecfc <_strtod_l+0x34>
 800ed68:	2101      	movs	r1, #1
 800ed6a:	9108      	str	r1, [sp, #32]
 800ed6c:	1c51      	adds	r1, r2, #1
 800ed6e:	9111      	str	r1, [sp, #68]	@ 0x44
 800ed70:	7852      	ldrb	r2, [r2, #1]
 800ed72:	2a00      	cmp	r2, #0
 800ed74:	d1c4      	bne.n	800ed00 <_strtod_l+0x38>
 800ed76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ed78:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	f040 8517 	bne.w	800f7b0 <_strtod_l+0xae8>
 800ed82:	ec4b ab10 	vmov	d0, sl, fp
 800ed86:	e7e4      	b.n	800ed52 <_strtod_l+0x8a>
 800ed88:	2100      	movs	r1, #0
 800ed8a:	e7ee      	b.n	800ed6a <_strtod_l+0xa2>
 800ed8c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ed8e:	b13a      	cbz	r2, 800eda0 <_strtod_l+0xd8>
 800ed90:	2135      	movs	r1, #53	@ 0x35
 800ed92:	a814      	add	r0, sp, #80	@ 0x50
 800ed94:	f7ff ff39 	bl	800ec0a <__copybits>
 800ed98:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ed9a:	9805      	ldr	r0, [sp, #20]
 800ed9c:	f7ff fb12 	bl	800e3c4 <_Bfree>
 800eda0:	1e73      	subs	r3, r6, #1
 800eda2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800eda4:	2b04      	cmp	r3, #4
 800eda6:	d806      	bhi.n	800edb6 <_strtod_l+0xee>
 800eda8:	e8df f003 	tbb	[pc, r3]
 800edac:	201d0314 	.word	0x201d0314
 800edb0:	14          	.byte	0x14
 800edb1:	00          	.byte	0x00
 800edb2:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800edb6:	05e3      	lsls	r3, r4, #23
 800edb8:	bf48      	it	mi
 800edba:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800edbe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800edc2:	0d1b      	lsrs	r3, r3, #20
 800edc4:	051b      	lsls	r3, r3, #20
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d1b9      	bne.n	800ed3e <_strtod_l+0x76>
 800edca:	f7fe fb93 	bl	800d4f4 <__errno>
 800edce:	2322      	movs	r3, #34	@ 0x22
 800edd0:	6003      	str	r3, [r0, #0]
 800edd2:	e7b4      	b.n	800ed3e <_strtod_l+0x76>
 800edd4:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800edd8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800eddc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ede0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ede4:	e7e7      	b.n	800edb6 <_strtod_l+0xee>
 800ede6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800ef68 <_strtod_l+0x2a0>
 800edea:	e7e4      	b.n	800edb6 <_strtod_l+0xee>
 800edec:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800edf0:	f04f 3aff 	mov.w	sl, #4294967295
 800edf4:	e7df      	b.n	800edb6 <_strtod_l+0xee>
 800edf6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800edf8:	1c5a      	adds	r2, r3, #1
 800edfa:	9211      	str	r2, [sp, #68]	@ 0x44
 800edfc:	785b      	ldrb	r3, [r3, #1]
 800edfe:	2b30      	cmp	r3, #48	@ 0x30
 800ee00:	d0f9      	beq.n	800edf6 <_strtod_l+0x12e>
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	d09b      	beq.n	800ed3e <_strtod_l+0x76>
 800ee06:	2301      	movs	r3, #1
 800ee08:	9307      	str	r3, [sp, #28]
 800ee0a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ee0c:	930a      	str	r3, [sp, #40]	@ 0x28
 800ee0e:	2300      	movs	r3, #0
 800ee10:	9306      	str	r3, [sp, #24]
 800ee12:	4699      	mov	r9, r3
 800ee14:	461d      	mov	r5, r3
 800ee16:	220a      	movs	r2, #10
 800ee18:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800ee1a:	7804      	ldrb	r4, [r0, #0]
 800ee1c:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800ee20:	b2d9      	uxtb	r1, r3
 800ee22:	2909      	cmp	r1, #9
 800ee24:	d92a      	bls.n	800ee7c <_strtod_l+0x1b4>
 800ee26:	494f      	ldr	r1, [pc, #316]	@ (800ef64 <_strtod_l+0x29c>)
 800ee28:	2201      	movs	r2, #1
 800ee2a:	f000 ff87 	bl	800fd3c <strncmp>
 800ee2e:	b398      	cbz	r0, 800ee98 <_strtod_l+0x1d0>
 800ee30:	2000      	movs	r0, #0
 800ee32:	4622      	mov	r2, r4
 800ee34:	462b      	mov	r3, r5
 800ee36:	4607      	mov	r7, r0
 800ee38:	4601      	mov	r1, r0
 800ee3a:	2a65      	cmp	r2, #101	@ 0x65
 800ee3c:	d001      	beq.n	800ee42 <_strtod_l+0x17a>
 800ee3e:	2a45      	cmp	r2, #69	@ 0x45
 800ee40:	d118      	bne.n	800ee74 <_strtod_l+0x1ac>
 800ee42:	b91b      	cbnz	r3, 800ee4c <_strtod_l+0x184>
 800ee44:	9b07      	ldr	r3, [sp, #28]
 800ee46:	4303      	orrs	r3, r0
 800ee48:	d095      	beq.n	800ed76 <_strtod_l+0xae>
 800ee4a:	2300      	movs	r3, #0
 800ee4c:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800ee50:	f108 0201 	add.w	r2, r8, #1
 800ee54:	9211      	str	r2, [sp, #68]	@ 0x44
 800ee56:	f898 2001 	ldrb.w	r2, [r8, #1]
 800ee5a:	2a2b      	cmp	r2, #43	@ 0x2b
 800ee5c:	d074      	beq.n	800ef48 <_strtod_l+0x280>
 800ee5e:	2a2d      	cmp	r2, #45	@ 0x2d
 800ee60:	d07a      	beq.n	800ef58 <_strtod_l+0x290>
 800ee62:	f04f 0e00 	mov.w	lr, #0
 800ee66:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800ee6a:	2c09      	cmp	r4, #9
 800ee6c:	f240 8082 	bls.w	800ef74 <_strtod_l+0x2ac>
 800ee70:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800ee74:	2400      	movs	r4, #0
 800ee76:	e09d      	b.n	800efb4 <_strtod_l+0x2ec>
 800ee78:	2300      	movs	r3, #0
 800ee7a:	e7c5      	b.n	800ee08 <_strtod_l+0x140>
 800ee7c:	2d08      	cmp	r5, #8
 800ee7e:	bfc8      	it	gt
 800ee80:	9906      	ldrgt	r1, [sp, #24]
 800ee82:	f100 0001 	add.w	r0, r0, #1
 800ee86:	bfca      	itet	gt
 800ee88:	fb02 3301 	mlagt	r3, r2, r1, r3
 800ee8c:	fb02 3909 	mlale	r9, r2, r9, r3
 800ee90:	9306      	strgt	r3, [sp, #24]
 800ee92:	3501      	adds	r5, #1
 800ee94:	9011      	str	r0, [sp, #68]	@ 0x44
 800ee96:	e7bf      	b.n	800ee18 <_strtod_l+0x150>
 800ee98:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ee9a:	1c5a      	adds	r2, r3, #1
 800ee9c:	9211      	str	r2, [sp, #68]	@ 0x44
 800ee9e:	785a      	ldrb	r2, [r3, #1]
 800eea0:	b3bd      	cbz	r5, 800ef12 <_strtod_l+0x24a>
 800eea2:	4607      	mov	r7, r0
 800eea4:	462b      	mov	r3, r5
 800eea6:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800eeaa:	2909      	cmp	r1, #9
 800eeac:	d912      	bls.n	800eed4 <_strtod_l+0x20c>
 800eeae:	2101      	movs	r1, #1
 800eeb0:	e7c3      	b.n	800ee3a <_strtod_l+0x172>
 800eeb2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800eeb4:	1c5a      	adds	r2, r3, #1
 800eeb6:	9211      	str	r2, [sp, #68]	@ 0x44
 800eeb8:	785a      	ldrb	r2, [r3, #1]
 800eeba:	3001      	adds	r0, #1
 800eebc:	2a30      	cmp	r2, #48	@ 0x30
 800eebe:	d0f8      	beq.n	800eeb2 <_strtod_l+0x1ea>
 800eec0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800eec4:	2b08      	cmp	r3, #8
 800eec6:	f200 847a 	bhi.w	800f7be <_strtod_l+0xaf6>
 800eeca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800eecc:	930a      	str	r3, [sp, #40]	@ 0x28
 800eece:	4607      	mov	r7, r0
 800eed0:	2000      	movs	r0, #0
 800eed2:	4603      	mov	r3, r0
 800eed4:	3a30      	subs	r2, #48	@ 0x30
 800eed6:	f100 0101 	add.w	r1, r0, #1
 800eeda:	d014      	beq.n	800ef06 <_strtod_l+0x23e>
 800eedc:	440f      	add	r7, r1
 800eede:	469c      	mov	ip, r3
 800eee0:	f04f 0e0a 	mov.w	lr, #10
 800eee4:	f10c 0401 	add.w	r4, ip, #1
 800eee8:	1ae6      	subs	r6, r4, r3
 800eeea:	42b1      	cmp	r1, r6
 800eeec:	dc13      	bgt.n	800ef16 <_strtod_l+0x24e>
 800eeee:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800eef2:	1819      	adds	r1, r3, r0
 800eef4:	2908      	cmp	r1, #8
 800eef6:	f103 0301 	add.w	r3, r3, #1
 800eefa:	4403      	add	r3, r0
 800eefc:	dc19      	bgt.n	800ef32 <_strtod_l+0x26a>
 800eefe:	210a      	movs	r1, #10
 800ef00:	fb01 2909 	mla	r9, r1, r9, r2
 800ef04:	2100      	movs	r1, #0
 800ef06:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ef08:	1c50      	adds	r0, r2, #1
 800ef0a:	9011      	str	r0, [sp, #68]	@ 0x44
 800ef0c:	7852      	ldrb	r2, [r2, #1]
 800ef0e:	4608      	mov	r0, r1
 800ef10:	e7c9      	b.n	800eea6 <_strtod_l+0x1de>
 800ef12:	4628      	mov	r0, r5
 800ef14:	e7d2      	b.n	800eebc <_strtod_l+0x1f4>
 800ef16:	f1bc 0f08 	cmp.w	ip, #8
 800ef1a:	dc03      	bgt.n	800ef24 <_strtod_l+0x25c>
 800ef1c:	fb0e f909 	mul.w	r9, lr, r9
 800ef20:	46a4      	mov	ip, r4
 800ef22:	e7df      	b.n	800eee4 <_strtod_l+0x21c>
 800ef24:	2c10      	cmp	r4, #16
 800ef26:	bfde      	ittt	le
 800ef28:	9e06      	ldrle	r6, [sp, #24]
 800ef2a:	fb0e f606 	mulle.w	r6, lr, r6
 800ef2e:	9606      	strle	r6, [sp, #24]
 800ef30:	e7f6      	b.n	800ef20 <_strtod_l+0x258>
 800ef32:	290f      	cmp	r1, #15
 800ef34:	bfdf      	itttt	le
 800ef36:	9806      	ldrle	r0, [sp, #24]
 800ef38:	210a      	movle	r1, #10
 800ef3a:	fb01 2200 	mlale	r2, r1, r0, r2
 800ef3e:	9206      	strle	r2, [sp, #24]
 800ef40:	e7e0      	b.n	800ef04 <_strtod_l+0x23c>
 800ef42:	2700      	movs	r7, #0
 800ef44:	2101      	movs	r1, #1
 800ef46:	e77d      	b.n	800ee44 <_strtod_l+0x17c>
 800ef48:	f04f 0e00 	mov.w	lr, #0
 800ef4c:	f108 0202 	add.w	r2, r8, #2
 800ef50:	9211      	str	r2, [sp, #68]	@ 0x44
 800ef52:	f898 2002 	ldrb.w	r2, [r8, #2]
 800ef56:	e786      	b.n	800ee66 <_strtod_l+0x19e>
 800ef58:	f04f 0e01 	mov.w	lr, #1
 800ef5c:	e7f6      	b.n	800ef4c <_strtod_l+0x284>
 800ef5e:	bf00      	nop
 800ef60:	08011054 	.word	0x08011054
 800ef64:	08010e87 	.word	0x08010e87
 800ef68:	7ff00000 	.word	0x7ff00000
 800ef6c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ef6e:	1c54      	adds	r4, r2, #1
 800ef70:	9411      	str	r4, [sp, #68]	@ 0x44
 800ef72:	7852      	ldrb	r2, [r2, #1]
 800ef74:	2a30      	cmp	r2, #48	@ 0x30
 800ef76:	d0f9      	beq.n	800ef6c <_strtod_l+0x2a4>
 800ef78:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800ef7c:	2c08      	cmp	r4, #8
 800ef7e:	f63f af79 	bhi.w	800ee74 <_strtod_l+0x1ac>
 800ef82:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800ef86:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ef88:	9209      	str	r2, [sp, #36]	@ 0x24
 800ef8a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ef8c:	1c54      	adds	r4, r2, #1
 800ef8e:	9411      	str	r4, [sp, #68]	@ 0x44
 800ef90:	7852      	ldrb	r2, [r2, #1]
 800ef92:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800ef96:	2e09      	cmp	r6, #9
 800ef98:	d937      	bls.n	800f00a <_strtod_l+0x342>
 800ef9a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800ef9c:	1ba4      	subs	r4, r4, r6
 800ef9e:	2c08      	cmp	r4, #8
 800efa0:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800efa4:	dc02      	bgt.n	800efac <_strtod_l+0x2e4>
 800efa6:	4564      	cmp	r4, ip
 800efa8:	bfa8      	it	ge
 800efaa:	4664      	movge	r4, ip
 800efac:	f1be 0f00 	cmp.w	lr, #0
 800efb0:	d000      	beq.n	800efb4 <_strtod_l+0x2ec>
 800efb2:	4264      	negs	r4, r4
 800efb4:	2b00      	cmp	r3, #0
 800efb6:	d14d      	bne.n	800f054 <_strtod_l+0x38c>
 800efb8:	9b07      	ldr	r3, [sp, #28]
 800efba:	4318      	orrs	r0, r3
 800efbc:	f47f aebf 	bne.w	800ed3e <_strtod_l+0x76>
 800efc0:	2900      	cmp	r1, #0
 800efc2:	f47f aed8 	bne.w	800ed76 <_strtod_l+0xae>
 800efc6:	2a69      	cmp	r2, #105	@ 0x69
 800efc8:	d027      	beq.n	800f01a <_strtod_l+0x352>
 800efca:	dc24      	bgt.n	800f016 <_strtod_l+0x34e>
 800efcc:	2a49      	cmp	r2, #73	@ 0x49
 800efce:	d024      	beq.n	800f01a <_strtod_l+0x352>
 800efd0:	2a4e      	cmp	r2, #78	@ 0x4e
 800efd2:	f47f aed0 	bne.w	800ed76 <_strtod_l+0xae>
 800efd6:	4997      	ldr	r1, [pc, #604]	@ (800f234 <_strtod_l+0x56c>)
 800efd8:	a811      	add	r0, sp, #68	@ 0x44
 800efda:	f001 f995 	bl	8010308 <__match>
 800efde:	2800      	cmp	r0, #0
 800efe0:	f43f aec9 	beq.w	800ed76 <_strtod_l+0xae>
 800efe4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800efe6:	781b      	ldrb	r3, [r3, #0]
 800efe8:	2b28      	cmp	r3, #40	@ 0x28
 800efea:	d12d      	bne.n	800f048 <_strtod_l+0x380>
 800efec:	4992      	ldr	r1, [pc, #584]	@ (800f238 <_strtod_l+0x570>)
 800efee:	aa14      	add	r2, sp, #80	@ 0x50
 800eff0:	a811      	add	r0, sp, #68	@ 0x44
 800eff2:	f001 f99d 	bl	8010330 <__hexnan>
 800eff6:	2805      	cmp	r0, #5
 800eff8:	d126      	bne.n	800f048 <_strtod_l+0x380>
 800effa:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800effc:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800f000:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800f004:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800f008:	e699      	b.n	800ed3e <_strtod_l+0x76>
 800f00a:	240a      	movs	r4, #10
 800f00c:	fb04 2c0c 	mla	ip, r4, ip, r2
 800f010:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800f014:	e7b9      	b.n	800ef8a <_strtod_l+0x2c2>
 800f016:	2a6e      	cmp	r2, #110	@ 0x6e
 800f018:	e7db      	b.n	800efd2 <_strtod_l+0x30a>
 800f01a:	4988      	ldr	r1, [pc, #544]	@ (800f23c <_strtod_l+0x574>)
 800f01c:	a811      	add	r0, sp, #68	@ 0x44
 800f01e:	f001 f973 	bl	8010308 <__match>
 800f022:	2800      	cmp	r0, #0
 800f024:	f43f aea7 	beq.w	800ed76 <_strtod_l+0xae>
 800f028:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f02a:	4985      	ldr	r1, [pc, #532]	@ (800f240 <_strtod_l+0x578>)
 800f02c:	3b01      	subs	r3, #1
 800f02e:	a811      	add	r0, sp, #68	@ 0x44
 800f030:	9311      	str	r3, [sp, #68]	@ 0x44
 800f032:	f001 f969 	bl	8010308 <__match>
 800f036:	b910      	cbnz	r0, 800f03e <_strtod_l+0x376>
 800f038:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f03a:	3301      	adds	r3, #1
 800f03c:	9311      	str	r3, [sp, #68]	@ 0x44
 800f03e:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800f254 <_strtod_l+0x58c>
 800f042:	f04f 0a00 	mov.w	sl, #0
 800f046:	e67a      	b.n	800ed3e <_strtod_l+0x76>
 800f048:	487e      	ldr	r0, [pc, #504]	@ (800f244 <_strtod_l+0x57c>)
 800f04a:	f000 fe99 	bl	800fd80 <nan>
 800f04e:	ec5b ab10 	vmov	sl, fp, d0
 800f052:	e674      	b.n	800ed3e <_strtod_l+0x76>
 800f054:	ee07 9a90 	vmov	s15, r9
 800f058:	1be2      	subs	r2, r4, r7
 800f05a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800f05e:	2d00      	cmp	r5, #0
 800f060:	bf08      	it	eq
 800f062:	461d      	moveq	r5, r3
 800f064:	2b10      	cmp	r3, #16
 800f066:	9209      	str	r2, [sp, #36]	@ 0x24
 800f068:	461a      	mov	r2, r3
 800f06a:	bfa8      	it	ge
 800f06c:	2210      	movge	r2, #16
 800f06e:	2b09      	cmp	r3, #9
 800f070:	ec5b ab17 	vmov	sl, fp, d7
 800f074:	dc15      	bgt.n	800f0a2 <_strtod_l+0x3da>
 800f076:	1be1      	subs	r1, r4, r7
 800f078:	2900      	cmp	r1, #0
 800f07a:	f43f ae60 	beq.w	800ed3e <_strtod_l+0x76>
 800f07e:	eba4 0107 	sub.w	r1, r4, r7
 800f082:	dd72      	ble.n	800f16a <_strtod_l+0x4a2>
 800f084:	2916      	cmp	r1, #22
 800f086:	dc59      	bgt.n	800f13c <_strtod_l+0x474>
 800f088:	4b6f      	ldr	r3, [pc, #444]	@ (800f248 <_strtod_l+0x580>)
 800f08a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f08c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f090:	ed93 7b00 	vldr	d7, [r3]
 800f094:	ec4b ab16 	vmov	d6, sl, fp
 800f098:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f09c:	ec5b ab17 	vmov	sl, fp, d7
 800f0a0:	e64d      	b.n	800ed3e <_strtod_l+0x76>
 800f0a2:	4969      	ldr	r1, [pc, #420]	@ (800f248 <_strtod_l+0x580>)
 800f0a4:	eddd 6a06 	vldr	s13, [sp, #24]
 800f0a8:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800f0ac:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800f0b0:	2b0f      	cmp	r3, #15
 800f0b2:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800f0b6:	eea7 6b05 	vfma.f64	d6, d7, d5
 800f0ba:	ec5b ab16 	vmov	sl, fp, d6
 800f0be:	ddda      	ble.n	800f076 <_strtod_l+0x3ae>
 800f0c0:	1a9a      	subs	r2, r3, r2
 800f0c2:	1be1      	subs	r1, r4, r7
 800f0c4:	440a      	add	r2, r1
 800f0c6:	2a00      	cmp	r2, #0
 800f0c8:	f340 8094 	ble.w	800f1f4 <_strtod_l+0x52c>
 800f0cc:	f012 000f 	ands.w	r0, r2, #15
 800f0d0:	d00a      	beq.n	800f0e8 <_strtod_l+0x420>
 800f0d2:	495d      	ldr	r1, [pc, #372]	@ (800f248 <_strtod_l+0x580>)
 800f0d4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800f0d8:	ed91 7b00 	vldr	d7, [r1]
 800f0dc:	ec4b ab16 	vmov	d6, sl, fp
 800f0e0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f0e4:	ec5b ab17 	vmov	sl, fp, d7
 800f0e8:	f032 020f 	bics.w	r2, r2, #15
 800f0ec:	d073      	beq.n	800f1d6 <_strtod_l+0x50e>
 800f0ee:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800f0f2:	dd47      	ble.n	800f184 <_strtod_l+0x4bc>
 800f0f4:	2400      	movs	r4, #0
 800f0f6:	4625      	mov	r5, r4
 800f0f8:	9407      	str	r4, [sp, #28]
 800f0fa:	4626      	mov	r6, r4
 800f0fc:	9a05      	ldr	r2, [sp, #20]
 800f0fe:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800f254 <_strtod_l+0x58c>
 800f102:	2322      	movs	r3, #34	@ 0x22
 800f104:	6013      	str	r3, [r2, #0]
 800f106:	f04f 0a00 	mov.w	sl, #0
 800f10a:	9b07      	ldr	r3, [sp, #28]
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	f43f ae16 	beq.w	800ed3e <_strtod_l+0x76>
 800f112:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f114:	9805      	ldr	r0, [sp, #20]
 800f116:	f7ff f955 	bl	800e3c4 <_Bfree>
 800f11a:	9805      	ldr	r0, [sp, #20]
 800f11c:	4631      	mov	r1, r6
 800f11e:	f7ff f951 	bl	800e3c4 <_Bfree>
 800f122:	9805      	ldr	r0, [sp, #20]
 800f124:	4629      	mov	r1, r5
 800f126:	f7ff f94d 	bl	800e3c4 <_Bfree>
 800f12a:	9907      	ldr	r1, [sp, #28]
 800f12c:	9805      	ldr	r0, [sp, #20]
 800f12e:	f7ff f949 	bl	800e3c4 <_Bfree>
 800f132:	9805      	ldr	r0, [sp, #20]
 800f134:	4621      	mov	r1, r4
 800f136:	f7ff f945 	bl	800e3c4 <_Bfree>
 800f13a:	e600      	b.n	800ed3e <_strtod_l+0x76>
 800f13c:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800f140:	1be0      	subs	r0, r4, r7
 800f142:	4281      	cmp	r1, r0
 800f144:	dbbc      	blt.n	800f0c0 <_strtod_l+0x3f8>
 800f146:	4a40      	ldr	r2, [pc, #256]	@ (800f248 <_strtod_l+0x580>)
 800f148:	f1c3 030f 	rsb	r3, r3, #15
 800f14c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800f150:	ed91 7b00 	vldr	d7, [r1]
 800f154:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f156:	ec4b ab16 	vmov	d6, sl, fp
 800f15a:	1acb      	subs	r3, r1, r3
 800f15c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800f160:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f164:	ed92 6b00 	vldr	d6, [r2]
 800f168:	e796      	b.n	800f098 <_strtod_l+0x3d0>
 800f16a:	3116      	adds	r1, #22
 800f16c:	dba8      	blt.n	800f0c0 <_strtod_l+0x3f8>
 800f16e:	4b36      	ldr	r3, [pc, #216]	@ (800f248 <_strtod_l+0x580>)
 800f170:	1b3c      	subs	r4, r7, r4
 800f172:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800f176:	ed94 7b00 	vldr	d7, [r4]
 800f17a:	ec4b ab16 	vmov	d6, sl, fp
 800f17e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800f182:	e78b      	b.n	800f09c <_strtod_l+0x3d4>
 800f184:	2000      	movs	r0, #0
 800f186:	ec4b ab17 	vmov	d7, sl, fp
 800f18a:	4e30      	ldr	r6, [pc, #192]	@ (800f24c <_strtod_l+0x584>)
 800f18c:	1112      	asrs	r2, r2, #4
 800f18e:	4601      	mov	r1, r0
 800f190:	2a01      	cmp	r2, #1
 800f192:	dc23      	bgt.n	800f1dc <_strtod_l+0x514>
 800f194:	b108      	cbz	r0, 800f19a <_strtod_l+0x4d2>
 800f196:	ec5b ab17 	vmov	sl, fp, d7
 800f19a:	4a2c      	ldr	r2, [pc, #176]	@ (800f24c <_strtod_l+0x584>)
 800f19c:	482c      	ldr	r0, [pc, #176]	@ (800f250 <_strtod_l+0x588>)
 800f19e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800f1a2:	ed92 7b00 	vldr	d7, [r2]
 800f1a6:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800f1aa:	ec4b ab16 	vmov	d6, sl, fp
 800f1ae:	4a29      	ldr	r2, [pc, #164]	@ (800f254 <_strtod_l+0x58c>)
 800f1b0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f1b4:	ee17 1a90 	vmov	r1, s15
 800f1b8:	400a      	ands	r2, r1
 800f1ba:	4282      	cmp	r2, r0
 800f1bc:	ec5b ab17 	vmov	sl, fp, d7
 800f1c0:	d898      	bhi.n	800f0f4 <_strtod_l+0x42c>
 800f1c2:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800f1c6:	4282      	cmp	r2, r0
 800f1c8:	bf86      	itte	hi
 800f1ca:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800f258 <_strtod_l+0x590>
 800f1ce:	f04f 3aff 	movhi.w	sl, #4294967295
 800f1d2:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800f1d6:	2200      	movs	r2, #0
 800f1d8:	9206      	str	r2, [sp, #24]
 800f1da:	e076      	b.n	800f2ca <_strtod_l+0x602>
 800f1dc:	f012 0f01 	tst.w	r2, #1
 800f1e0:	d004      	beq.n	800f1ec <_strtod_l+0x524>
 800f1e2:	ed96 6b00 	vldr	d6, [r6]
 800f1e6:	2001      	movs	r0, #1
 800f1e8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f1ec:	3101      	adds	r1, #1
 800f1ee:	1052      	asrs	r2, r2, #1
 800f1f0:	3608      	adds	r6, #8
 800f1f2:	e7cd      	b.n	800f190 <_strtod_l+0x4c8>
 800f1f4:	d0ef      	beq.n	800f1d6 <_strtod_l+0x50e>
 800f1f6:	4252      	negs	r2, r2
 800f1f8:	f012 000f 	ands.w	r0, r2, #15
 800f1fc:	d00a      	beq.n	800f214 <_strtod_l+0x54c>
 800f1fe:	4912      	ldr	r1, [pc, #72]	@ (800f248 <_strtod_l+0x580>)
 800f200:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800f204:	ed91 7b00 	vldr	d7, [r1]
 800f208:	ec4b ab16 	vmov	d6, sl, fp
 800f20c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800f210:	ec5b ab17 	vmov	sl, fp, d7
 800f214:	1112      	asrs	r2, r2, #4
 800f216:	d0de      	beq.n	800f1d6 <_strtod_l+0x50e>
 800f218:	2a1f      	cmp	r2, #31
 800f21a:	dd1f      	ble.n	800f25c <_strtod_l+0x594>
 800f21c:	2400      	movs	r4, #0
 800f21e:	4625      	mov	r5, r4
 800f220:	9407      	str	r4, [sp, #28]
 800f222:	4626      	mov	r6, r4
 800f224:	9a05      	ldr	r2, [sp, #20]
 800f226:	2322      	movs	r3, #34	@ 0x22
 800f228:	f04f 0a00 	mov.w	sl, #0
 800f22c:	f04f 0b00 	mov.w	fp, #0
 800f230:	6013      	str	r3, [r2, #0]
 800f232:	e76a      	b.n	800f10a <_strtod_l+0x442>
 800f234:	08010d75 	.word	0x08010d75
 800f238:	08011040 	.word	0x08011040
 800f23c:	08010d6d 	.word	0x08010d6d
 800f240:	08010da4 	.word	0x08010da4
 800f244:	08010edd 	.word	0x08010edd
 800f248:	08010f78 	.word	0x08010f78
 800f24c:	08010f50 	.word	0x08010f50
 800f250:	7ca00000 	.word	0x7ca00000
 800f254:	7ff00000 	.word	0x7ff00000
 800f258:	7fefffff 	.word	0x7fefffff
 800f25c:	f012 0110 	ands.w	r1, r2, #16
 800f260:	bf18      	it	ne
 800f262:	216a      	movne	r1, #106	@ 0x6a
 800f264:	9106      	str	r1, [sp, #24]
 800f266:	ec4b ab17 	vmov	d7, sl, fp
 800f26a:	49af      	ldr	r1, [pc, #700]	@ (800f528 <_strtod_l+0x860>)
 800f26c:	2000      	movs	r0, #0
 800f26e:	07d6      	lsls	r6, r2, #31
 800f270:	d504      	bpl.n	800f27c <_strtod_l+0x5b4>
 800f272:	ed91 6b00 	vldr	d6, [r1]
 800f276:	2001      	movs	r0, #1
 800f278:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f27c:	1052      	asrs	r2, r2, #1
 800f27e:	f101 0108 	add.w	r1, r1, #8
 800f282:	d1f4      	bne.n	800f26e <_strtod_l+0x5a6>
 800f284:	b108      	cbz	r0, 800f28a <_strtod_l+0x5c2>
 800f286:	ec5b ab17 	vmov	sl, fp, d7
 800f28a:	9a06      	ldr	r2, [sp, #24]
 800f28c:	b1b2      	cbz	r2, 800f2bc <_strtod_l+0x5f4>
 800f28e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800f292:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800f296:	2a00      	cmp	r2, #0
 800f298:	4658      	mov	r0, fp
 800f29a:	dd0f      	ble.n	800f2bc <_strtod_l+0x5f4>
 800f29c:	2a1f      	cmp	r2, #31
 800f29e:	dd55      	ble.n	800f34c <_strtod_l+0x684>
 800f2a0:	2a34      	cmp	r2, #52	@ 0x34
 800f2a2:	bfde      	ittt	le
 800f2a4:	f04f 32ff 	movle.w	r2, #4294967295
 800f2a8:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800f2ac:	408a      	lslle	r2, r1
 800f2ae:	f04f 0a00 	mov.w	sl, #0
 800f2b2:	bfcc      	ite	gt
 800f2b4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800f2b8:	ea02 0b00 	andle.w	fp, r2, r0
 800f2bc:	ec4b ab17 	vmov	d7, sl, fp
 800f2c0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f2c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2c8:	d0a8      	beq.n	800f21c <_strtod_l+0x554>
 800f2ca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f2cc:	9805      	ldr	r0, [sp, #20]
 800f2ce:	f8cd 9000 	str.w	r9, [sp]
 800f2d2:	462a      	mov	r2, r5
 800f2d4:	f7ff f8de 	bl	800e494 <__s2b>
 800f2d8:	9007      	str	r0, [sp, #28]
 800f2da:	2800      	cmp	r0, #0
 800f2dc:	f43f af0a 	beq.w	800f0f4 <_strtod_l+0x42c>
 800f2e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f2e2:	1b3f      	subs	r7, r7, r4
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	bfb4      	ite	lt
 800f2e8:	463b      	movlt	r3, r7
 800f2ea:	2300      	movge	r3, #0
 800f2ec:	930a      	str	r3, [sp, #40]	@ 0x28
 800f2ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f2f0:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800f518 <_strtod_l+0x850>
 800f2f4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f2f8:	2400      	movs	r4, #0
 800f2fa:	930d      	str	r3, [sp, #52]	@ 0x34
 800f2fc:	4625      	mov	r5, r4
 800f2fe:	9b07      	ldr	r3, [sp, #28]
 800f300:	9805      	ldr	r0, [sp, #20]
 800f302:	6859      	ldr	r1, [r3, #4]
 800f304:	f7ff f81e 	bl	800e344 <_Balloc>
 800f308:	4606      	mov	r6, r0
 800f30a:	2800      	cmp	r0, #0
 800f30c:	f43f aef6 	beq.w	800f0fc <_strtod_l+0x434>
 800f310:	9b07      	ldr	r3, [sp, #28]
 800f312:	691a      	ldr	r2, [r3, #16]
 800f314:	ec4b ab19 	vmov	d9, sl, fp
 800f318:	3202      	adds	r2, #2
 800f31a:	f103 010c 	add.w	r1, r3, #12
 800f31e:	0092      	lsls	r2, r2, #2
 800f320:	300c      	adds	r0, #12
 800f322:	f7fe f914 	bl	800d54e <memcpy>
 800f326:	eeb0 0b49 	vmov.f64	d0, d9
 800f32a:	9805      	ldr	r0, [sp, #20]
 800f32c:	aa14      	add	r2, sp, #80	@ 0x50
 800f32e:	a913      	add	r1, sp, #76	@ 0x4c
 800f330:	f7ff fbe4 	bl	800eafc <__d2b>
 800f334:	9012      	str	r0, [sp, #72]	@ 0x48
 800f336:	2800      	cmp	r0, #0
 800f338:	f43f aee0 	beq.w	800f0fc <_strtod_l+0x434>
 800f33c:	9805      	ldr	r0, [sp, #20]
 800f33e:	2101      	movs	r1, #1
 800f340:	f7ff f93e 	bl	800e5c0 <__i2b>
 800f344:	4605      	mov	r5, r0
 800f346:	b940      	cbnz	r0, 800f35a <_strtod_l+0x692>
 800f348:	2500      	movs	r5, #0
 800f34a:	e6d7      	b.n	800f0fc <_strtod_l+0x434>
 800f34c:	f04f 31ff 	mov.w	r1, #4294967295
 800f350:	fa01 f202 	lsl.w	r2, r1, r2
 800f354:	ea02 0a0a 	and.w	sl, r2, sl
 800f358:	e7b0      	b.n	800f2bc <_strtod_l+0x5f4>
 800f35a:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800f35c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800f35e:	2f00      	cmp	r7, #0
 800f360:	bfab      	itete	ge
 800f362:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800f364:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800f366:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800f36a:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800f36e:	bfac      	ite	ge
 800f370:	eb07 0903 	addge.w	r9, r7, r3
 800f374:	eba3 0807 	sublt.w	r8, r3, r7
 800f378:	9b06      	ldr	r3, [sp, #24]
 800f37a:	1aff      	subs	r7, r7, r3
 800f37c:	4417      	add	r7, r2
 800f37e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800f382:	4a6a      	ldr	r2, [pc, #424]	@ (800f52c <_strtod_l+0x864>)
 800f384:	3f01      	subs	r7, #1
 800f386:	4297      	cmp	r7, r2
 800f388:	da51      	bge.n	800f42e <_strtod_l+0x766>
 800f38a:	1bd1      	subs	r1, r2, r7
 800f38c:	291f      	cmp	r1, #31
 800f38e:	eba3 0301 	sub.w	r3, r3, r1
 800f392:	f04f 0201 	mov.w	r2, #1
 800f396:	dc3e      	bgt.n	800f416 <_strtod_l+0x74e>
 800f398:	408a      	lsls	r2, r1
 800f39a:	920c      	str	r2, [sp, #48]	@ 0x30
 800f39c:	2200      	movs	r2, #0
 800f39e:	920b      	str	r2, [sp, #44]	@ 0x2c
 800f3a0:	eb09 0703 	add.w	r7, r9, r3
 800f3a4:	4498      	add	r8, r3
 800f3a6:	9b06      	ldr	r3, [sp, #24]
 800f3a8:	45b9      	cmp	r9, r7
 800f3aa:	4498      	add	r8, r3
 800f3ac:	464b      	mov	r3, r9
 800f3ae:	bfa8      	it	ge
 800f3b0:	463b      	movge	r3, r7
 800f3b2:	4543      	cmp	r3, r8
 800f3b4:	bfa8      	it	ge
 800f3b6:	4643      	movge	r3, r8
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	bfc2      	ittt	gt
 800f3bc:	1aff      	subgt	r7, r7, r3
 800f3be:	eba8 0803 	subgt.w	r8, r8, r3
 800f3c2:	eba9 0903 	subgt.w	r9, r9, r3
 800f3c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	dd16      	ble.n	800f3fa <_strtod_l+0x732>
 800f3cc:	4629      	mov	r1, r5
 800f3ce:	9805      	ldr	r0, [sp, #20]
 800f3d0:	461a      	mov	r2, r3
 800f3d2:	f7ff f9ad 	bl	800e730 <__pow5mult>
 800f3d6:	4605      	mov	r5, r0
 800f3d8:	2800      	cmp	r0, #0
 800f3da:	d0b5      	beq.n	800f348 <_strtod_l+0x680>
 800f3dc:	4601      	mov	r1, r0
 800f3de:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f3e0:	9805      	ldr	r0, [sp, #20]
 800f3e2:	f7ff f903 	bl	800e5ec <__multiply>
 800f3e6:	900f      	str	r0, [sp, #60]	@ 0x3c
 800f3e8:	2800      	cmp	r0, #0
 800f3ea:	f43f ae87 	beq.w	800f0fc <_strtod_l+0x434>
 800f3ee:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f3f0:	9805      	ldr	r0, [sp, #20]
 800f3f2:	f7fe ffe7 	bl	800e3c4 <_Bfree>
 800f3f6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f3f8:	9312      	str	r3, [sp, #72]	@ 0x48
 800f3fa:	2f00      	cmp	r7, #0
 800f3fc:	dc1b      	bgt.n	800f436 <_strtod_l+0x76e>
 800f3fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f400:	2b00      	cmp	r3, #0
 800f402:	dd21      	ble.n	800f448 <_strtod_l+0x780>
 800f404:	4631      	mov	r1, r6
 800f406:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f408:	9805      	ldr	r0, [sp, #20]
 800f40a:	f7ff f991 	bl	800e730 <__pow5mult>
 800f40e:	4606      	mov	r6, r0
 800f410:	b9d0      	cbnz	r0, 800f448 <_strtod_l+0x780>
 800f412:	2600      	movs	r6, #0
 800f414:	e672      	b.n	800f0fc <_strtod_l+0x434>
 800f416:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800f41a:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800f41e:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800f422:	37e2      	adds	r7, #226	@ 0xe2
 800f424:	fa02 f107 	lsl.w	r1, r2, r7
 800f428:	910b      	str	r1, [sp, #44]	@ 0x2c
 800f42a:	920c      	str	r2, [sp, #48]	@ 0x30
 800f42c:	e7b8      	b.n	800f3a0 <_strtod_l+0x6d8>
 800f42e:	2200      	movs	r2, #0
 800f430:	920b      	str	r2, [sp, #44]	@ 0x2c
 800f432:	2201      	movs	r2, #1
 800f434:	e7f9      	b.n	800f42a <_strtod_l+0x762>
 800f436:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f438:	9805      	ldr	r0, [sp, #20]
 800f43a:	463a      	mov	r2, r7
 800f43c:	f7ff f9d2 	bl	800e7e4 <__lshift>
 800f440:	9012      	str	r0, [sp, #72]	@ 0x48
 800f442:	2800      	cmp	r0, #0
 800f444:	d1db      	bne.n	800f3fe <_strtod_l+0x736>
 800f446:	e659      	b.n	800f0fc <_strtod_l+0x434>
 800f448:	f1b8 0f00 	cmp.w	r8, #0
 800f44c:	dd07      	ble.n	800f45e <_strtod_l+0x796>
 800f44e:	4631      	mov	r1, r6
 800f450:	9805      	ldr	r0, [sp, #20]
 800f452:	4642      	mov	r2, r8
 800f454:	f7ff f9c6 	bl	800e7e4 <__lshift>
 800f458:	4606      	mov	r6, r0
 800f45a:	2800      	cmp	r0, #0
 800f45c:	d0d9      	beq.n	800f412 <_strtod_l+0x74a>
 800f45e:	f1b9 0f00 	cmp.w	r9, #0
 800f462:	dd08      	ble.n	800f476 <_strtod_l+0x7ae>
 800f464:	4629      	mov	r1, r5
 800f466:	9805      	ldr	r0, [sp, #20]
 800f468:	464a      	mov	r2, r9
 800f46a:	f7ff f9bb 	bl	800e7e4 <__lshift>
 800f46e:	4605      	mov	r5, r0
 800f470:	2800      	cmp	r0, #0
 800f472:	f43f ae43 	beq.w	800f0fc <_strtod_l+0x434>
 800f476:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f478:	9805      	ldr	r0, [sp, #20]
 800f47a:	4632      	mov	r2, r6
 800f47c:	f7ff fa3a 	bl	800e8f4 <__mdiff>
 800f480:	4604      	mov	r4, r0
 800f482:	2800      	cmp	r0, #0
 800f484:	f43f ae3a 	beq.w	800f0fc <_strtod_l+0x434>
 800f488:	2300      	movs	r3, #0
 800f48a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800f48e:	60c3      	str	r3, [r0, #12]
 800f490:	4629      	mov	r1, r5
 800f492:	f7ff fa13 	bl	800e8bc <__mcmp>
 800f496:	2800      	cmp	r0, #0
 800f498:	da4c      	bge.n	800f534 <_strtod_l+0x86c>
 800f49a:	ea58 080a 	orrs.w	r8, r8, sl
 800f49e:	d172      	bne.n	800f586 <_strtod_l+0x8be>
 800f4a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f4a4:	2b00      	cmp	r3, #0
 800f4a6:	d16e      	bne.n	800f586 <_strtod_l+0x8be>
 800f4a8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f4ac:	0d1b      	lsrs	r3, r3, #20
 800f4ae:	051b      	lsls	r3, r3, #20
 800f4b0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f4b4:	d967      	bls.n	800f586 <_strtod_l+0x8be>
 800f4b6:	6963      	ldr	r3, [r4, #20]
 800f4b8:	b913      	cbnz	r3, 800f4c0 <_strtod_l+0x7f8>
 800f4ba:	6923      	ldr	r3, [r4, #16]
 800f4bc:	2b01      	cmp	r3, #1
 800f4be:	dd62      	ble.n	800f586 <_strtod_l+0x8be>
 800f4c0:	4621      	mov	r1, r4
 800f4c2:	2201      	movs	r2, #1
 800f4c4:	9805      	ldr	r0, [sp, #20]
 800f4c6:	f7ff f98d 	bl	800e7e4 <__lshift>
 800f4ca:	4629      	mov	r1, r5
 800f4cc:	4604      	mov	r4, r0
 800f4ce:	f7ff f9f5 	bl	800e8bc <__mcmp>
 800f4d2:	2800      	cmp	r0, #0
 800f4d4:	dd57      	ble.n	800f586 <_strtod_l+0x8be>
 800f4d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f4da:	9a06      	ldr	r2, [sp, #24]
 800f4dc:	0d1b      	lsrs	r3, r3, #20
 800f4de:	051b      	lsls	r3, r3, #20
 800f4e0:	2a00      	cmp	r2, #0
 800f4e2:	d06e      	beq.n	800f5c2 <_strtod_l+0x8fa>
 800f4e4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f4e8:	d86b      	bhi.n	800f5c2 <_strtod_l+0x8fa>
 800f4ea:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f4ee:	f67f ae99 	bls.w	800f224 <_strtod_l+0x55c>
 800f4f2:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800f520 <_strtod_l+0x858>
 800f4f6:	ec4b ab16 	vmov	d6, sl, fp
 800f4fa:	4b0d      	ldr	r3, [pc, #52]	@ (800f530 <_strtod_l+0x868>)
 800f4fc:	ee26 7b07 	vmul.f64	d7, d6, d7
 800f500:	ee17 2a90 	vmov	r2, s15
 800f504:	4013      	ands	r3, r2
 800f506:	ec5b ab17 	vmov	sl, fp, d7
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	f47f ae01 	bne.w	800f112 <_strtod_l+0x44a>
 800f510:	9a05      	ldr	r2, [sp, #20]
 800f512:	2322      	movs	r3, #34	@ 0x22
 800f514:	6013      	str	r3, [r2, #0]
 800f516:	e5fc      	b.n	800f112 <_strtod_l+0x44a>
 800f518:	ffc00000 	.word	0xffc00000
 800f51c:	41dfffff 	.word	0x41dfffff
 800f520:	00000000 	.word	0x00000000
 800f524:	39500000 	.word	0x39500000
 800f528:	08011068 	.word	0x08011068
 800f52c:	fffffc02 	.word	0xfffffc02
 800f530:	7ff00000 	.word	0x7ff00000
 800f534:	46d9      	mov	r9, fp
 800f536:	d15d      	bne.n	800f5f4 <_strtod_l+0x92c>
 800f538:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f53c:	f1b8 0f00 	cmp.w	r8, #0
 800f540:	d02a      	beq.n	800f598 <_strtod_l+0x8d0>
 800f542:	4aa9      	ldr	r2, [pc, #676]	@ (800f7e8 <_strtod_l+0xb20>)
 800f544:	4293      	cmp	r3, r2
 800f546:	d12a      	bne.n	800f59e <_strtod_l+0x8d6>
 800f548:	9b06      	ldr	r3, [sp, #24]
 800f54a:	4652      	mov	r2, sl
 800f54c:	b1fb      	cbz	r3, 800f58e <_strtod_l+0x8c6>
 800f54e:	4ba7      	ldr	r3, [pc, #668]	@ (800f7ec <_strtod_l+0xb24>)
 800f550:	ea0b 0303 	and.w	r3, fp, r3
 800f554:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800f558:	f04f 31ff 	mov.w	r1, #4294967295
 800f55c:	d81a      	bhi.n	800f594 <_strtod_l+0x8cc>
 800f55e:	0d1b      	lsrs	r3, r3, #20
 800f560:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f564:	fa01 f303 	lsl.w	r3, r1, r3
 800f568:	429a      	cmp	r2, r3
 800f56a:	d118      	bne.n	800f59e <_strtod_l+0x8d6>
 800f56c:	4ba0      	ldr	r3, [pc, #640]	@ (800f7f0 <_strtod_l+0xb28>)
 800f56e:	4599      	cmp	r9, r3
 800f570:	d102      	bne.n	800f578 <_strtod_l+0x8b0>
 800f572:	3201      	adds	r2, #1
 800f574:	f43f adc2 	beq.w	800f0fc <_strtod_l+0x434>
 800f578:	4b9c      	ldr	r3, [pc, #624]	@ (800f7ec <_strtod_l+0xb24>)
 800f57a:	ea09 0303 	and.w	r3, r9, r3
 800f57e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800f582:	f04f 0a00 	mov.w	sl, #0
 800f586:	9b06      	ldr	r3, [sp, #24]
 800f588:	2b00      	cmp	r3, #0
 800f58a:	d1b2      	bne.n	800f4f2 <_strtod_l+0x82a>
 800f58c:	e5c1      	b.n	800f112 <_strtod_l+0x44a>
 800f58e:	f04f 33ff 	mov.w	r3, #4294967295
 800f592:	e7e9      	b.n	800f568 <_strtod_l+0x8a0>
 800f594:	460b      	mov	r3, r1
 800f596:	e7e7      	b.n	800f568 <_strtod_l+0x8a0>
 800f598:	ea53 030a 	orrs.w	r3, r3, sl
 800f59c:	d09b      	beq.n	800f4d6 <_strtod_l+0x80e>
 800f59e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f5a0:	b1c3      	cbz	r3, 800f5d4 <_strtod_l+0x90c>
 800f5a2:	ea13 0f09 	tst.w	r3, r9
 800f5a6:	d0ee      	beq.n	800f586 <_strtod_l+0x8be>
 800f5a8:	9a06      	ldr	r2, [sp, #24]
 800f5aa:	4650      	mov	r0, sl
 800f5ac:	4659      	mov	r1, fp
 800f5ae:	f1b8 0f00 	cmp.w	r8, #0
 800f5b2:	d013      	beq.n	800f5dc <_strtod_l+0x914>
 800f5b4:	f7ff fb6d 	bl	800ec92 <sulp>
 800f5b8:	ee39 7b00 	vadd.f64	d7, d9, d0
 800f5bc:	ec5b ab17 	vmov	sl, fp, d7
 800f5c0:	e7e1      	b.n	800f586 <_strtod_l+0x8be>
 800f5c2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800f5c6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f5ca:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f5ce:	f04f 3aff 	mov.w	sl, #4294967295
 800f5d2:	e7d8      	b.n	800f586 <_strtod_l+0x8be>
 800f5d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f5d6:	ea13 0f0a 	tst.w	r3, sl
 800f5da:	e7e4      	b.n	800f5a6 <_strtod_l+0x8de>
 800f5dc:	f7ff fb59 	bl	800ec92 <sulp>
 800f5e0:	ee39 0b40 	vsub.f64	d0, d9, d0
 800f5e4:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800f5e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5ec:	ec5b ab10 	vmov	sl, fp, d0
 800f5f0:	d1c9      	bne.n	800f586 <_strtod_l+0x8be>
 800f5f2:	e617      	b.n	800f224 <_strtod_l+0x55c>
 800f5f4:	4629      	mov	r1, r5
 800f5f6:	4620      	mov	r0, r4
 800f5f8:	f7ff fad8 	bl	800ebac <__ratio>
 800f5fc:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800f600:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800f604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f608:	d85d      	bhi.n	800f6c6 <_strtod_l+0x9fe>
 800f60a:	f1b8 0f00 	cmp.w	r8, #0
 800f60e:	d164      	bne.n	800f6da <_strtod_l+0xa12>
 800f610:	f1ba 0f00 	cmp.w	sl, #0
 800f614:	d14b      	bne.n	800f6ae <_strtod_l+0x9e6>
 800f616:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f61a:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d160      	bne.n	800f6e4 <_strtod_l+0xa1c>
 800f622:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800f626:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800f62a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f62e:	d401      	bmi.n	800f634 <_strtod_l+0x96c>
 800f630:	ee20 8b08 	vmul.f64	d8, d0, d8
 800f634:	eeb1 ab48 	vneg.f64	d10, d8
 800f638:	486c      	ldr	r0, [pc, #432]	@ (800f7ec <_strtod_l+0xb24>)
 800f63a:	496e      	ldr	r1, [pc, #440]	@ (800f7f4 <_strtod_l+0xb2c>)
 800f63c:	ea09 0700 	and.w	r7, r9, r0
 800f640:	428f      	cmp	r7, r1
 800f642:	ec53 2b1a 	vmov	r2, r3, d10
 800f646:	d17d      	bne.n	800f744 <_strtod_l+0xa7c>
 800f648:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800f64c:	ec4b ab1c 	vmov	d12, sl, fp
 800f650:	eeb0 0b4c 	vmov.f64	d0, d12
 800f654:	f7ff f9e2 	bl	800ea1c <__ulp>
 800f658:	4864      	ldr	r0, [pc, #400]	@ (800f7ec <_strtod_l+0xb24>)
 800f65a:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800f65e:	ee1c 3a90 	vmov	r3, s25
 800f662:	4a65      	ldr	r2, [pc, #404]	@ (800f7f8 <_strtod_l+0xb30>)
 800f664:	ea03 0100 	and.w	r1, r3, r0
 800f668:	4291      	cmp	r1, r2
 800f66a:	ec5b ab1c 	vmov	sl, fp, d12
 800f66e:	d93c      	bls.n	800f6ea <_strtod_l+0xa22>
 800f670:	ee19 2a90 	vmov	r2, s19
 800f674:	4b5e      	ldr	r3, [pc, #376]	@ (800f7f0 <_strtod_l+0xb28>)
 800f676:	429a      	cmp	r2, r3
 800f678:	d104      	bne.n	800f684 <_strtod_l+0x9bc>
 800f67a:	ee19 3a10 	vmov	r3, s18
 800f67e:	3301      	adds	r3, #1
 800f680:	f43f ad3c 	beq.w	800f0fc <_strtod_l+0x434>
 800f684:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800f7f0 <_strtod_l+0xb28>
 800f688:	f04f 3aff 	mov.w	sl, #4294967295
 800f68c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f68e:	9805      	ldr	r0, [sp, #20]
 800f690:	f7fe fe98 	bl	800e3c4 <_Bfree>
 800f694:	9805      	ldr	r0, [sp, #20]
 800f696:	4631      	mov	r1, r6
 800f698:	f7fe fe94 	bl	800e3c4 <_Bfree>
 800f69c:	9805      	ldr	r0, [sp, #20]
 800f69e:	4629      	mov	r1, r5
 800f6a0:	f7fe fe90 	bl	800e3c4 <_Bfree>
 800f6a4:	9805      	ldr	r0, [sp, #20]
 800f6a6:	4621      	mov	r1, r4
 800f6a8:	f7fe fe8c 	bl	800e3c4 <_Bfree>
 800f6ac:	e627      	b.n	800f2fe <_strtod_l+0x636>
 800f6ae:	f1ba 0f01 	cmp.w	sl, #1
 800f6b2:	d103      	bne.n	800f6bc <_strtod_l+0x9f4>
 800f6b4:	f1bb 0f00 	cmp.w	fp, #0
 800f6b8:	f43f adb4 	beq.w	800f224 <_strtod_l+0x55c>
 800f6bc:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800f6c0:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800f6c4:	e7b8      	b.n	800f638 <_strtod_l+0x970>
 800f6c6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800f6ca:	ee20 8b08 	vmul.f64	d8, d0, d8
 800f6ce:	f1b8 0f00 	cmp.w	r8, #0
 800f6d2:	d0af      	beq.n	800f634 <_strtod_l+0x96c>
 800f6d4:	eeb0 ab48 	vmov.f64	d10, d8
 800f6d8:	e7ae      	b.n	800f638 <_strtod_l+0x970>
 800f6da:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800f6de:	eeb0 8b4a 	vmov.f64	d8, d10
 800f6e2:	e7a9      	b.n	800f638 <_strtod_l+0x970>
 800f6e4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800f6e8:	e7a6      	b.n	800f638 <_strtod_l+0x970>
 800f6ea:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800f6ee:	9b06      	ldr	r3, [sp, #24]
 800f6f0:	46d9      	mov	r9, fp
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	d1ca      	bne.n	800f68c <_strtod_l+0x9c4>
 800f6f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f6fa:	0d1b      	lsrs	r3, r3, #20
 800f6fc:	051b      	lsls	r3, r3, #20
 800f6fe:	429f      	cmp	r7, r3
 800f700:	d1c4      	bne.n	800f68c <_strtod_l+0x9c4>
 800f702:	ec51 0b18 	vmov	r0, r1, d8
 800f706:	f7f1 f827 	bl	8000758 <__aeabi_d2lz>
 800f70a:	f7f0 ffdf 	bl	80006cc <__aeabi_l2d>
 800f70e:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800f712:	ec41 0b17 	vmov	d7, r0, r1
 800f716:	ea49 090a 	orr.w	r9, r9, sl
 800f71a:	ea59 0908 	orrs.w	r9, r9, r8
 800f71e:	ee38 8b47 	vsub.f64	d8, d8, d7
 800f722:	d03c      	beq.n	800f79e <_strtod_l+0xad6>
 800f724:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800f7d0 <_strtod_l+0xb08>
 800f728:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800f72c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f730:	f53f acef 	bmi.w	800f112 <_strtod_l+0x44a>
 800f734:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800f7d8 <_strtod_l+0xb10>
 800f738:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800f73c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f740:	dda4      	ble.n	800f68c <_strtod_l+0x9c4>
 800f742:	e4e6      	b.n	800f112 <_strtod_l+0x44a>
 800f744:	9906      	ldr	r1, [sp, #24]
 800f746:	b1e1      	cbz	r1, 800f782 <_strtod_l+0xaba>
 800f748:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800f74c:	d819      	bhi.n	800f782 <_strtod_l+0xaba>
 800f74e:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800f752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f756:	d811      	bhi.n	800f77c <_strtod_l+0xab4>
 800f758:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800f75c:	ee18 3a10 	vmov	r3, s16
 800f760:	2b01      	cmp	r3, #1
 800f762:	bf38      	it	cc
 800f764:	2301      	movcc	r3, #1
 800f766:	ee08 3a10 	vmov	s16, r3
 800f76a:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800f76e:	f1b8 0f00 	cmp.w	r8, #0
 800f772:	d111      	bne.n	800f798 <_strtod_l+0xad0>
 800f774:	eeb1 7b48 	vneg.f64	d7, d8
 800f778:	ec53 2b17 	vmov	r2, r3, d7
 800f77c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800f780:	1bcb      	subs	r3, r1, r7
 800f782:	eeb0 0b49 	vmov.f64	d0, d9
 800f786:	ec43 2b1a 	vmov	d10, r2, r3
 800f78a:	f7ff f947 	bl	800ea1c <__ulp>
 800f78e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800f792:	ec5b ab19 	vmov	sl, fp, d9
 800f796:	e7aa      	b.n	800f6ee <_strtod_l+0xa26>
 800f798:	eeb0 7b48 	vmov.f64	d7, d8
 800f79c:	e7ec      	b.n	800f778 <_strtod_l+0xab0>
 800f79e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800f7e0 <_strtod_l+0xb18>
 800f7a2:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800f7a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7aa:	f57f af6f 	bpl.w	800f68c <_strtod_l+0x9c4>
 800f7ae:	e4b0      	b.n	800f112 <_strtod_l+0x44a>
 800f7b0:	2300      	movs	r3, #0
 800f7b2:	9308      	str	r3, [sp, #32]
 800f7b4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f7b6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f7b8:	6013      	str	r3, [r2, #0]
 800f7ba:	f7ff bac4 	b.w	800ed46 <_strtod_l+0x7e>
 800f7be:	2a65      	cmp	r2, #101	@ 0x65
 800f7c0:	f43f abbf 	beq.w	800ef42 <_strtod_l+0x27a>
 800f7c4:	2a45      	cmp	r2, #69	@ 0x45
 800f7c6:	f43f abbc 	beq.w	800ef42 <_strtod_l+0x27a>
 800f7ca:	2101      	movs	r1, #1
 800f7cc:	f7ff bbf4 	b.w	800efb8 <_strtod_l+0x2f0>
 800f7d0:	94a03595 	.word	0x94a03595
 800f7d4:	3fdfffff 	.word	0x3fdfffff
 800f7d8:	35afe535 	.word	0x35afe535
 800f7dc:	3fe00000 	.word	0x3fe00000
 800f7e0:	94a03595 	.word	0x94a03595
 800f7e4:	3fcfffff 	.word	0x3fcfffff
 800f7e8:	000fffff 	.word	0x000fffff
 800f7ec:	7ff00000 	.word	0x7ff00000
 800f7f0:	7fefffff 	.word	0x7fefffff
 800f7f4:	7fe00000 	.word	0x7fe00000
 800f7f8:	7c9fffff 	.word	0x7c9fffff

0800f7fc <_strtod_r>:
 800f7fc:	4b01      	ldr	r3, [pc, #4]	@ (800f804 <_strtod_r+0x8>)
 800f7fe:	f7ff ba63 	b.w	800ecc8 <_strtod_l>
 800f802:	bf00      	nop
 800f804:	24000070 	.word	0x24000070

0800f808 <_strtol_l.isra.0>:
 800f808:	2b24      	cmp	r3, #36	@ 0x24
 800f80a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f80e:	4686      	mov	lr, r0
 800f810:	4690      	mov	r8, r2
 800f812:	d801      	bhi.n	800f818 <_strtol_l.isra.0+0x10>
 800f814:	2b01      	cmp	r3, #1
 800f816:	d106      	bne.n	800f826 <_strtol_l.isra.0+0x1e>
 800f818:	f7fd fe6c 	bl	800d4f4 <__errno>
 800f81c:	2316      	movs	r3, #22
 800f81e:	6003      	str	r3, [r0, #0]
 800f820:	2000      	movs	r0, #0
 800f822:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f826:	4834      	ldr	r0, [pc, #208]	@ (800f8f8 <_strtol_l.isra.0+0xf0>)
 800f828:	460d      	mov	r5, r1
 800f82a:	462a      	mov	r2, r5
 800f82c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f830:	5d06      	ldrb	r6, [r0, r4]
 800f832:	f016 0608 	ands.w	r6, r6, #8
 800f836:	d1f8      	bne.n	800f82a <_strtol_l.isra.0+0x22>
 800f838:	2c2d      	cmp	r4, #45	@ 0x2d
 800f83a:	d110      	bne.n	800f85e <_strtol_l.isra.0+0x56>
 800f83c:	782c      	ldrb	r4, [r5, #0]
 800f83e:	2601      	movs	r6, #1
 800f840:	1c95      	adds	r5, r2, #2
 800f842:	f033 0210 	bics.w	r2, r3, #16
 800f846:	d115      	bne.n	800f874 <_strtol_l.isra.0+0x6c>
 800f848:	2c30      	cmp	r4, #48	@ 0x30
 800f84a:	d10d      	bne.n	800f868 <_strtol_l.isra.0+0x60>
 800f84c:	782a      	ldrb	r2, [r5, #0]
 800f84e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f852:	2a58      	cmp	r2, #88	@ 0x58
 800f854:	d108      	bne.n	800f868 <_strtol_l.isra.0+0x60>
 800f856:	786c      	ldrb	r4, [r5, #1]
 800f858:	3502      	adds	r5, #2
 800f85a:	2310      	movs	r3, #16
 800f85c:	e00a      	b.n	800f874 <_strtol_l.isra.0+0x6c>
 800f85e:	2c2b      	cmp	r4, #43	@ 0x2b
 800f860:	bf04      	itt	eq
 800f862:	782c      	ldrbeq	r4, [r5, #0]
 800f864:	1c95      	addeq	r5, r2, #2
 800f866:	e7ec      	b.n	800f842 <_strtol_l.isra.0+0x3a>
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d1f6      	bne.n	800f85a <_strtol_l.isra.0+0x52>
 800f86c:	2c30      	cmp	r4, #48	@ 0x30
 800f86e:	bf14      	ite	ne
 800f870:	230a      	movne	r3, #10
 800f872:	2308      	moveq	r3, #8
 800f874:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800f878:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f87c:	2200      	movs	r2, #0
 800f87e:	fbbc f9f3 	udiv	r9, ip, r3
 800f882:	4610      	mov	r0, r2
 800f884:	fb03 ca19 	mls	sl, r3, r9, ip
 800f888:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800f88c:	2f09      	cmp	r7, #9
 800f88e:	d80f      	bhi.n	800f8b0 <_strtol_l.isra.0+0xa8>
 800f890:	463c      	mov	r4, r7
 800f892:	42a3      	cmp	r3, r4
 800f894:	dd1b      	ble.n	800f8ce <_strtol_l.isra.0+0xc6>
 800f896:	1c57      	adds	r7, r2, #1
 800f898:	d007      	beq.n	800f8aa <_strtol_l.isra.0+0xa2>
 800f89a:	4581      	cmp	r9, r0
 800f89c:	d314      	bcc.n	800f8c8 <_strtol_l.isra.0+0xc0>
 800f89e:	d101      	bne.n	800f8a4 <_strtol_l.isra.0+0x9c>
 800f8a0:	45a2      	cmp	sl, r4
 800f8a2:	db11      	blt.n	800f8c8 <_strtol_l.isra.0+0xc0>
 800f8a4:	fb00 4003 	mla	r0, r0, r3, r4
 800f8a8:	2201      	movs	r2, #1
 800f8aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f8ae:	e7eb      	b.n	800f888 <_strtol_l.isra.0+0x80>
 800f8b0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800f8b4:	2f19      	cmp	r7, #25
 800f8b6:	d801      	bhi.n	800f8bc <_strtol_l.isra.0+0xb4>
 800f8b8:	3c37      	subs	r4, #55	@ 0x37
 800f8ba:	e7ea      	b.n	800f892 <_strtol_l.isra.0+0x8a>
 800f8bc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800f8c0:	2f19      	cmp	r7, #25
 800f8c2:	d804      	bhi.n	800f8ce <_strtol_l.isra.0+0xc6>
 800f8c4:	3c57      	subs	r4, #87	@ 0x57
 800f8c6:	e7e4      	b.n	800f892 <_strtol_l.isra.0+0x8a>
 800f8c8:	f04f 32ff 	mov.w	r2, #4294967295
 800f8cc:	e7ed      	b.n	800f8aa <_strtol_l.isra.0+0xa2>
 800f8ce:	1c53      	adds	r3, r2, #1
 800f8d0:	d108      	bne.n	800f8e4 <_strtol_l.isra.0+0xdc>
 800f8d2:	2322      	movs	r3, #34	@ 0x22
 800f8d4:	f8ce 3000 	str.w	r3, [lr]
 800f8d8:	4660      	mov	r0, ip
 800f8da:	f1b8 0f00 	cmp.w	r8, #0
 800f8de:	d0a0      	beq.n	800f822 <_strtol_l.isra.0+0x1a>
 800f8e0:	1e69      	subs	r1, r5, #1
 800f8e2:	e006      	b.n	800f8f2 <_strtol_l.isra.0+0xea>
 800f8e4:	b106      	cbz	r6, 800f8e8 <_strtol_l.isra.0+0xe0>
 800f8e6:	4240      	negs	r0, r0
 800f8e8:	f1b8 0f00 	cmp.w	r8, #0
 800f8ec:	d099      	beq.n	800f822 <_strtol_l.isra.0+0x1a>
 800f8ee:	2a00      	cmp	r2, #0
 800f8f0:	d1f6      	bne.n	800f8e0 <_strtol_l.isra.0+0xd8>
 800f8f2:	f8c8 1000 	str.w	r1, [r8]
 800f8f6:	e794      	b.n	800f822 <_strtol_l.isra.0+0x1a>
 800f8f8:	08011091 	.word	0x08011091

0800f8fc <_strtol_r>:
 800f8fc:	f7ff bf84 	b.w	800f808 <_strtol_l.isra.0>

0800f900 <__ssputs_r>:
 800f900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f904:	688e      	ldr	r6, [r1, #8]
 800f906:	461f      	mov	r7, r3
 800f908:	42be      	cmp	r6, r7
 800f90a:	680b      	ldr	r3, [r1, #0]
 800f90c:	4682      	mov	sl, r0
 800f90e:	460c      	mov	r4, r1
 800f910:	4690      	mov	r8, r2
 800f912:	d82d      	bhi.n	800f970 <__ssputs_r+0x70>
 800f914:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f918:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f91c:	d026      	beq.n	800f96c <__ssputs_r+0x6c>
 800f91e:	6965      	ldr	r5, [r4, #20]
 800f920:	6909      	ldr	r1, [r1, #16]
 800f922:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f926:	eba3 0901 	sub.w	r9, r3, r1
 800f92a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f92e:	1c7b      	adds	r3, r7, #1
 800f930:	444b      	add	r3, r9
 800f932:	106d      	asrs	r5, r5, #1
 800f934:	429d      	cmp	r5, r3
 800f936:	bf38      	it	cc
 800f938:	461d      	movcc	r5, r3
 800f93a:	0553      	lsls	r3, r2, #21
 800f93c:	d527      	bpl.n	800f98e <__ssputs_r+0x8e>
 800f93e:	4629      	mov	r1, r5
 800f940:	f7fe fc74 	bl	800e22c <_malloc_r>
 800f944:	4606      	mov	r6, r0
 800f946:	b360      	cbz	r0, 800f9a2 <__ssputs_r+0xa2>
 800f948:	6921      	ldr	r1, [r4, #16]
 800f94a:	464a      	mov	r2, r9
 800f94c:	f7fd fdff 	bl	800d54e <memcpy>
 800f950:	89a3      	ldrh	r3, [r4, #12]
 800f952:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f956:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f95a:	81a3      	strh	r3, [r4, #12]
 800f95c:	6126      	str	r6, [r4, #16]
 800f95e:	6165      	str	r5, [r4, #20]
 800f960:	444e      	add	r6, r9
 800f962:	eba5 0509 	sub.w	r5, r5, r9
 800f966:	6026      	str	r6, [r4, #0]
 800f968:	60a5      	str	r5, [r4, #8]
 800f96a:	463e      	mov	r6, r7
 800f96c:	42be      	cmp	r6, r7
 800f96e:	d900      	bls.n	800f972 <__ssputs_r+0x72>
 800f970:	463e      	mov	r6, r7
 800f972:	6820      	ldr	r0, [r4, #0]
 800f974:	4632      	mov	r2, r6
 800f976:	4641      	mov	r1, r8
 800f978:	f000 f9c6 	bl	800fd08 <memmove>
 800f97c:	68a3      	ldr	r3, [r4, #8]
 800f97e:	1b9b      	subs	r3, r3, r6
 800f980:	60a3      	str	r3, [r4, #8]
 800f982:	6823      	ldr	r3, [r4, #0]
 800f984:	4433      	add	r3, r6
 800f986:	6023      	str	r3, [r4, #0]
 800f988:	2000      	movs	r0, #0
 800f98a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f98e:	462a      	mov	r2, r5
 800f990:	f000 fd7b 	bl	801048a <_realloc_r>
 800f994:	4606      	mov	r6, r0
 800f996:	2800      	cmp	r0, #0
 800f998:	d1e0      	bne.n	800f95c <__ssputs_r+0x5c>
 800f99a:	6921      	ldr	r1, [r4, #16]
 800f99c:	4650      	mov	r0, sl
 800f99e:	f7fe fbd1 	bl	800e144 <_free_r>
 800f9a2:	230c      	movs	r3, #12
 800f9a4:	f8ca 3000 	str.w	r3, [sl]
 800f9a8:	89a3      	ldrh	r3, [r4, #12]
 800f9aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f9ae:	81a3      	strh	r3, [r4, #12]
 800f9b0:	f04f 30ff 	mov.w	r0, #4294967295
 800f9b4:	e7e9      	b.n	800f98a <__ssputs_r+0x8a>
	...

0800f9b8 <_svfiprintf_r>:
 800f9b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9bc:	4698      	mov	r8, r3
 800f9be:	898b      	ldrh	r3, [r1, #12]
 800f9c0:	061b      	lsls	r3, r3, #24
 800f9c2:	b09d      	sub	sp, #116	@ 0x74
 800f9c4:	4607      	mov	r7, r0
 800f9c6:	460d      	mov	r5, r1
 800f9c8:	4614      	mov	r4, r2
 800f9ca:	d510      	bpl.n	800f9ee <_svfiprintf_r+0x36>
 800f9cc:	690b      	ldr	r3, [r1, #16]
 800f9ce:	b973      	cbnz	r3, 800f9ee <_svfiprintf_r+0x36>
 800f9d0:	2140      	movs	r1, #64	@ 0x40
 800f9d2:	f7fe fc2b 	bl	800e22c <_malloc_r>
 800f9d6:	6028      	str	r0, [r5, #0]
 800f9d8:	6128      	str	r0, [r5, #16]
 800f9da:	b930      	cbnz	r0, 800f9ea <_svfiprintf_r+0x32>
 800f9dc:	230c      	movs	r3, #12
 800f9de:	603b      	str	r3, [r7, #0]
 800f9e0:	f04f 30ff 	mov.w	r0, #4294967295
 800f9e4:	b01d      	add	sp, #116	@ 0x74
 800f9e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9ea:	2340      	movs	r3, #64	@ 0x40
 800f9ec:	616b      	str	r3, [r5, #20]
 800f9ee:	2300      	movs	r3, #0
 800f9f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800f9f2:	2320      	movs	r3, #32
 800f9f4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f9f8:	f8cd 800c 	str.w	r8, [sp, #12]
 800f9fc:	2330      	movs	r3, #48	@ 0x30
 800f9fe:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800fb9c <_svfiprintf_r+0x1e4>
 800fa02:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fa06:	f04f 0901 	mov.w	r9, #1
 800fa0a:	4623      	mov	r3, r4
 800fa0c:	469a      	mov	sl, r3
 800fa0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fa12:	b10a      	cbz	r2, 800fa18 <_svfiprintf_r+0x60>
 800fa14:	2a25      	cmp	r2, #37	@ 0x25
 800fa16:	d1f9      	bne.n	800fa0c <_svfiprintf_r+0x54>
 800fa18:	ebba 0b04 	subs.w	fp, sl, r4
 800fa1c:	d00b      	beq.n	800fa36 <_svfiprintf_r+0x7e>
 800fa1e:	465b      	mov	r3, fp
 800fa20:	4622      	mov	r2, r4
 800fa22:	4629      	mov	r1, r5
 800fa24:	4638      	mov	r0, r7
 800fa26:	f7ff ff6b 	bl	800f900 <__ssputs_r>
 800fa2a:	3001      	adds	r0, #1
 800fa2c:	f000 80a7 	beq.w	800fb7e <_svfiprintf_r+0x1c6>
 800fa30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fa32:	445a      	add	r2, fp
 800fa34:	9209      	str	r2, [sp, #36]	@ 0x24
 800fa36:	f89a 3000 	ldrb.w	r3, [sl]
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	f000 809f 	beq.w	800fb7e <_svfiprintf_r+0x1c6>
 800fa40:	2300      	movs	r3, #0
 800fa42:	f04f 32ff 	mov.w	r2, #4294967295
 800fa46:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fa4a:	f10a 0a01 	add.w	sl, sl, #1
 800fa4e:	9304      	str	r3, [sp, #16]
 800fa50:	9307      	str	r3, [sp, #28]
 800fa52:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fa56:	931a      	str	r3, [sp, #104]	@ 0x68
 800fa58:	4654      	mov	r4, sl
 800fa5a:	2205      	movs	r2, #5
 800fa5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa60:	484e      	ldr	r0, [pc, #312]	@ (800fb9c <_svfiprintf_r+0x1e4>)
 800fa62:	f7f0 fc4d 	bl	8000300 <memchr>
 800fa66:	9a04      	ldr	r2, [sp, #16]
 800fa68:	b9d8      	cbnz	r0, 800faa2 <_svfiprintf_r+0xea>
 800fa6a:	06d0      	lsls	r0, r2, #27
 800fa6c:	bf44      	itt	mi
 800fa6e:	2320      	movmi	r3, #32
 800fa70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fa74:	0711      	lsls	r1, r2, #28
 800fa76:	bf44      	itt	mi
 800fa78:	232b      	movmi	r3, #43	@ 0x2b
 800fa7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fa7e:	f89a 3000 	ldrb.w	r3, [sl]
 800fa82:	2b2a      	cmp	r3, #42	@ 0x2a
 800fa84:	d015      	beq.n	800fab2 <_svfiprintf_r+0xfa>
 800fa86:	9a07      	ldr	r2, [sp, #28]
 800fa88:	4654      	mov	r4, sl
 800fa8a:	2000      	movs	r0, #0
 800fa8c:	f04f 0c0a 	mov.w	ip, #10
 800fa90:	4621      	mov	r1, r4
 800fa92:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fa96:	3b30      	subs	r3, #48	@ 0x30
 800fa98:	2b09      	cmp	r3, #9
 800fa9a:	d94b      	bls.n	800fb34 <_svfiprintf_r+0x17c>
 800fa9c:	b1b0      	cbz	r0, 800facc <_svfiprintf_r+0x114>
 800fa9e:	9207      	str	r2, [sp, #28]
 800faa0:	e014      	b.n	800facc <_svfiprintf_r+0x114>
 800faa2:	eba0 0308 	sub.w	r3, r0, r8
 800faa6:	fa09 f303 	lsl.w	r3, r9, r3
 800faaa:	4313      	orrs	r3, r2
 800faac:	9304      	str	r3, [sp, #16]
 800faae:	46a2      	mov	sl, r4
 800fab0:	e7d2      	b.n	800fa58 <_svfiprintf_r+0xa0>
 800fab2:	9b03      	ldr	r3, [sp, #12]
 800fab4:	1d19      	adds	r1, r3, #4
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	9103      	str	r1, [sp, #12]
 800faba:	2b00      	cmp	r3, #0
 800fabc:	bfbb      	ittet	lt
 800fabe:	425b      	neglt	r3, r3
 800fac0:	f042 0202 	orrlt.w	r2, r2, #2
 800fac4:	9307      	strge	r3, [sp, #28]
 800fac6:	9307      	strlt	r3, [sp, #28]
 800fac8:	bfb8      	it	lt
 800faca:	9204      	strlt	r2, [sp, #16]
 800facc:	7823      	ldrb	r3, [r4, #0]
 800face:	2b2e      	cmp	r3, #46	@ 0x2e
 800fad0:	d10a      	bne.n	800fae8 <_svfiprintf_r+0x130>
 800fad2:	7863      	ldrb	r3, [r4, #1]
 800fad4:	2b2a      	cmp	r3, #42	@ 0x2a
 800fad6:	d132      	bne.n	800fb3e <_svfiprintf_r+0x186>
 800fad8:	9b03      	ldr	r3, [sp, #12]
 800fada:	1d1a      	adds	r2, r3, #4
 800fadc:	681b      	ldr	r3, [r3, #0]
 800fade:	9203      	str	r2, [sp, #12]
 800fae0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fae4:	3402      	adds	r4, #2
 800fae6:	9305      	str	r3, [sp, #20]
 800fae8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800fbac <_svfiprintf_r+0x1f4>
 800faec:	7821      	ldrb	r1, [r4, #0]
 800faee:	2203      	movs	r2, #3
 800faf0:	4650      	mov	r0, sl
 800faf2:	f7f0 fc05 	bl	8000300 <memchr>
 800faf6:	b138      	cbz	r0, 800fb08 <_svfiprintf_r+0x150>
 800faf8:	9b04      	ldr	r3, [sp, #16]
 800fafa:	eba0 000a 	sub.w	r0, r0, sl
 800fafe:	2240      	movs	r2, #64	@ 0x40
 800fb00:	4082      	lsls	r2, r0
 800fb02:	4313      	orrs	r3, r2
 800fb04:	3401      	adds	r4, #1
 800fb06:	9304      	str	r3, [sp, #16]
 800fb08:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb0c:	4824      	ldr	r0, [pc, #144]	@ (800fba0 <_svfiprintf_r+0x1e8>)
 800fb0e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fb12:	2206      	movs	r2, #6
 800fb14:	f7f0 fbf4 	bl	8000300 <memchr>
 800fb18:	2800      	cmp	r0, #0
 800fb1a:	d036      	beq.n	800fb8a <_svfiprintf_r+0x1d2>
 800fb1c:	4b21      	ldr	r3, [pc, #132]	@ (800fba4 <_svfiprintf_r+0x1ec>)
 800fb1e:	bb1b      	cbnz	r3, 800fb68 <_svfiprintf_r+0x1b0>
 800fb20:	9b03      	ldr	r3, [sp, #12]
 800fb22:	3307      	adds	r3, #7
 800fb24:	f023 0307 	bic.w	r3, r3, #7
 800fb28:	3308      	adds	r3, #8
 800fb2a:	9303      	str	r3, [sp, #12]
 800fb2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb2e:	4433      	add	r3, r6
 800fb30:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb32:	e76a      	b.n	800fa0a <_svfiprintf_r+0x52>
 800fb34:	fb0c 3202 	mla	r2, ip, r2, r3
 800fb38:	460c      	mov	r4, r1
 800fb3a:	2001      	movs	r0, #1
 800fb3c:	e7a8      	b.n	800fa90 <_svfiprintf_r+0xd8>
 800fb3e:	2300      	movs	r3, #0
 800fb40:	3401      	adds	r4, #1
 800fb42:	9305      	str	r3, [sp, #20]
 800fb44:	4619      	mov	r1, r3
 800fb46:	f04f 0c0a 	mov.w	ip, #10
 800fb4a:	4620      	mov	r0, r4
 800fb4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fb50:	3a30      	subs	r2, #48	@ 0x30
 800fb52:	2a09      	cmp	r2, #9
 800fb54:	d903      	bls.n	800fb5e <_svfiprintf_r+0x1a6>
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	d0c6      	beq.n	800fae8 <_svfiprintf_r+0x130>
 800fb5a:	9105      	str	r1, [sp, #20]
 800fb5c:	e7c4      	b.n	800fae8 <_svfiprintf_r+0x130>
 800fb5e:	fb0c 2101 	mla	r1, ip, r1, r2
 800fb62:	4604      	mov	r4, r0
 800fb64:	2301      	movs	r3, #1
 800fb66:	e7f0      	b.n	800fb4a <_svfiprintf_r+0x192>
 800fb68:	ab03      	add	r3, sp, #12
 800fb6a:	9300      	str	r3, [sp, #0]
 800fb6c:	462a      	mov	r2, r5
 800fb6e:	4b0e      	ldr	r3, [pc, #56]	@ (800fba8 <_svfiprintf_r+0x1f0>)
 800fb70:	a904      	add	r1, sp, #16
 800fb72:	4638      	mov	r0, r7
 800fb74:	f7fc fd04 	bl	800c580 <_printf_float>
 800fb78:	1c42      	adds	r2, r0, #1
 800fb7a:	4606      	mov	r6, r0
 800fb7c:	d1d6      	bne.n	800fb2c <_svfiprintf_r+0x174>
 800fb7e:	89ab      	ldrh	r3, [r5, #12]
 800fb80:	065b      	lsls	r3, r3, #25
 800fb82:	f53f af2d 	bmi.w	800f9e0 <_svfiprintf_r+0x28>
 800fb86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fb88:	e72c      	b.n	800f9e4 <_svfiprintf_r+0x2c>
 800fb8a:	ab03      	add	r3, sp, #12
 800fb8c:	9300      	str	r3, [sp, #0]
 800fb8e:	462a      	mov	r2, r5
 800fb90:	4b05      	ldr	r3, [pc, #20]	@ (800fba8 <_svfiprintf_r+0x1f0>)
 800fb92:	a904      	add	r1, sp, #16
 800fb94:	4638      	mov	r0, r7
 800fb96:	f7fc ff7b 	bl	800ca90 <_printf_i>
 800fb9a:	e7ed      	b.n	800fb78 <_svfiprintf_r+0x1c0>
 800fb9c:	08010e89 	.word	0x08010e89
 800fba0:	08010e93 	.word	0x08010e93
 800fba4:	0800c581 	.word	0x0800c581
 800fba8:	0800f901 	.word	0x0800f901
 800fbac:	08010e8f 	.word	0x08010e8f

0800fbb0 <__sflush_r>:
 800fbb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fbb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbb8:	0716      	lsls	r6, r2, #28
 800fbba:	4605      	mov	r5, r0
 800fbbc:	460c      	mov	r4, r1
 800fbbe:	d454      	bmi.n	800fc6a <__sflush_r+0xba>
 800fbc0:	684b      	ldr	r3, [r1, #4]
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	dc02      	bgt.n	800fbcc <__sflush_r+0x1c>
 800fbc6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	dd48      	ble.n	800fc5e <__sflush_r+0xae>
 800fbcc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fbce:	2e00      	cmp	r6, #0
 800fbd0:	d045      	beq.n	800fc5e <__sflush_r+0xae>
 800fbd2:	2300      	movs	r3, #0
 800fbd4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800fbd8:	682f      	ldr	r7, [r5, #0]
 800fbda:	6a21      	ldr	r1, [r4, #32]
 800fbdc:	602b      	str	r3, [r5, #0]
 800fbde:	d030      	beq.n	800fc42 <__sflush_r+0x92>
 800fbe0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800fbe2:	89a3      	ldrh	r3, [r4, #12]
 800fbe4:	0759      	lsls	r1, r3, #29
 800fbe6:	d505      	bpl.n	800fbf4 <__sflush_r+0x44>
 800fbe8:	6863      	ldr	r3, [r4, #4]
 800fbea:	1ad2      	subs	r2, r2, r3
 800fbec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800fbee:	b10b      	cbz	r3, 800fbf4 <__sflush_r+0x44>
 800fbf0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800fbf2:	1ad2      	subs	r2, r2, r3
 800fbf4:	2300      	movs	r3, #0
 800fbf6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fbf8:	6a21      	ldr	r1, [r4, #32]
 800fbfa:	4628      	mov	r0, r5
 800fbfc:	47b0      	blx	r6
 800fbfe:	1c43      	adds	r3, r0, #1
 800fc00:	89a3      	ldrh	r3, [r4, #12]
 800fc02:	d106      	bne.n	800fc12 <__sflush_r+0x62>
 800fc04:	6829      	ldr	r1, [r5, #0]
 800fc06:	291d      	cmp	r1, #29
 800fc08:	d82b      	bhi.n	800fc62 <__sflush_r+0xb2>
 800fc0a:	4a2a      	ldr	r2, [pc, #168]	@ (800fcb4 <__sflush_r+0x104>)
 800fc0c:	40ca      	lsrs	r2, r1
 800fc0e:	07d6      	lsls	r6, r2, #31
 800fc10:	d527      	bpl.n	800fc62 <__sflush_r+0xb2>
 800fc12:	2200      	movs	r2, #0
 800fc14:	6062      	str	r2, [r4, #4]
 800fc16:	04d9      	lsls	r1, r3, #19
 800fc18:	6922      	ldr	r2, [r4, #16]
 800fc1a:	6022      	str	r2, [r4, #0]
 800fc1c:	d504      	bpl.n	800fc28 <__sflush_r+0x78>
 800fc1e:	1c42      	adds	r2, r0, #1
 800fc20:	d101      	bne.n	800fc26 <__sflush_r+0x76>
 800fc22:	682b      	ldr	r3, [r5, #0]
 800fc24:	b903      	cbnz	r3, 800fc28 <__sflush_r+0x78>
 800fc26:	6560      	str	r0, [r4, #84]	@ 0x54
 800fc28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fc2a:	602f      	str	r7, [r5, #0]
 800fc2c:	b1b9      	cbz	r1, 800fc5e <__sflush_r+0xae>
 800fc2e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fc32:	4299      	cmp	r1, r3
 800fc34:	d002      	beq.n	800fc3c <__sflush_r+0x8c>
 800fc36:	4628      	mov	r0, r5
 800fc38:	f7fe fa84 	bl	800e144 <_free_r>
 800fc3c:	2300      	movs	r3, #0
 800fc3e:	6363      	str	r3, [r4, #52]	@ 0x34
 800fc40:	e00d      	b.n	800fc5e <__sflush_r+0xae>
 800fc42:	2301      	movs	r3, #1
 800fc44:	4628      	mov	r0, r5
 800fc46:	47b0      	blx	r6
 800fc48:	4602      	mov	r2, r0
 800fc4a:	1c50      	adds	r0, r2, #1
 800fc4c:	d1c9      	bne.n	800fbe2 <__sflush_r+0x32>
 800fc4e:	682b      	ldr	r3, [r5, #0]
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d0c6      	beq.n	800fbe2 <__sflush_r+0x32>
 800fc54:	2b1d      	cmp	r3, #29
 800fc56:	d001      	beq.n	800fc5c <__sflush_r+0xac>
 800fc58:	2b16      	cmp	r3, #22
 800fc5a:	d11e      	bne.n	800fc9a <__sflush_r+0xea>
 800fc5c:	602f      	str	r7, [r5, #0]
 800fc5e:	2000      	movs	r0, #0
 800fc60:	e022      	b.n	800fca8 <__sflush_r+0xf8>
 800fc62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fc66:	b21b      	sxth	r3, r3
 800fc68:	e01b      	b.n	800fca2 <__sflush_r+0xf2>
 800fc6a:	690f      	ldr	r7, [r1, #16]
 800fc6c:	2f00      	cmp	r7, #0
 800fc6e:	d0f6      	beq.n	800fc5e <__sflush_r+0xae>
 800fc70:	0793      	lsls	r3, r2, #30
 800fc72:	680e      	ldr	r6, [r1, #0]
 800fc74:	bf08      	it	eq
 800fc76:	694b      	ldreq	r3, [r1, #20]
 800fc78:	600f      	str	r7, [r1, #0]
 800fc7a:	bf18      	it	ne
 800fc7c:	2300      	movne	r3, #0
 800fc7e:	eba6 0807 	sub.w	r8, r6, r7
 800fc82:	608b      	str	r3, [r1, #8]
 800fc84:	f1b8 0f00 	cmp.w	r8, #0
 800fc88:	dde9      	ble.n	800fc5e <__sflush_r+0xae>
 800fc8a:	6a21      	ldr	r1, [r4, #32]
 800fc8c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800fc8e:	4643      	mov	r3, r8
 800fc90:	463a      	mov	r2, r7
 800fc92:	4628      	mov	r0, r5
 800fc94:	47b0      	blx	r6
 800fc96:	2800      	cmp	r0, #0
 800fc98:	dc08      	bgt.n	800fcac <__sflush_r+0xfc>
 800fc9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fca2:	81a3      	strh	r3, [r4, #12]
 800fca4:	f04f 30ff 	mov.w	r0, #4294967295
 800fca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fcac:	4407      	add	r7, r0
 800fcae:	eba8 0800 	sub.w	r8, r8, r0
 800fcb2:	e7e7      	b.n	800fc84 <__sflush_r+0xd4>
 800fcb4:	20400001 	.word	0x20400001

0800fcb8 <_fflush_r>:
 800fcb8:	b538      	push	{r3, r4, r5, lr}
 800fcba:	690b      	ldr	r3, [r1, #16]
 800fcbc:	4605      	mov	r5, r0
 800fcbe:	460c      	mov	r4, r1
 800fcc0:	b913      	cbnz	r3, 800fcc8 <_fflush_r+0x10>
 800fcc2:	2500      	movs	r5, #0
 800fcc4:	4628      	mov	r0, r5
 800fcc6:	bd38      	pop	{r3, r4, r5, pc}
 800fcc8:	b118      	cbz	r0, 800fcd2 <_fflush_r+0x1a>
 800fcca:	6a03      	ldr	r3, [r0, #32]
 800fccc:	b90b      	cbnz	r3, 800fcd2 <_fflush_r+0x1a>
 800fcce:	f7fd fa8f 	bl	800d1f0 <__sinit>
 800fcd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d0f3      	beq.n	800fcc2 <_fflush_r+0xa>
 800fcda:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fcdc:	07d0      	lsls	r0, r2, #31
 800fcde:	d404      	bmi.n	800fcea <_fflush_r+0x32>
 800fce0:	0599      	lsls	r1, r3, #22
 800fce2:	d402      	bmi.n	800fcea <_fflush_r+0x32>
 800fce4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fce6:	f7fd fc30 	bl	800d54a <__retarget_lock_acquire_recursive>
 800fcea:	4628      	mov	r0, r5
 800fcec:	4621      	mov	r1, r4
 800fcee:	f7ff ff5f 	bl	800fbb0 <__sflush_r>
 800fcf2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fcf4:	07da      	lsls	r2, r3, #31
 800fcf6:	4605      	mov	r5, r0
 800fcf8:	d4e4      	bmi.n	800fcc4 <_fflush_r+0xc>
 800fcfa:	89a3      	ldrh	r3, [r4, #12]
 800fcfc:	059b      	lsls	r3, r3, #22
 800fcfe:	d4e1      	bmi.n	800fcc4 <_fflush_r+0xc>
 800fd00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fd02:	f7fd fc23 	bl	800d54c <__retarget_lock_release_recursive>
 800fd06:	e7dd      	b.n	800fcc4 <_fflush_r+0xc>

0800fd08 <memmove>:
 800fd08:	4288      	cmp	r0, r1
 800fd0a:	b510      	push	{r4, lr}
 800fd0c:	eb01 0402 	add.w	r4, r1, r2
 800fd10:	d902      	bls.n	800fd18 <memmove+0x10>
 800fd12:	4284      	cmp	r4, r0
 800fd14:	4623      	mov	r3, r4
 800fd16:	d807      	bhi.n	800fd28 <memmove+0x20>
 800fd18:	1e43      	subs	r3, r0, #1
 800fd1a:	42a1      	cmp	r1, r4
 800fd1c:	d008      	beq.n	800fd30 <memmove+0x28>
 800fd1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fd22:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fd26:	e7f8      	b.n	800fd1a <memmove+0x12>
 800fd28:	4402      	add	r2, r0
 800fd2a:	4601      	mov	r1, r0
 800fd2c:	428a      	cmp	r2, r1
 800fd2e:	d100      	bne.n	800fd32 <memmove+0x2a>
 800fd30:	bd10      	pop	{r4, pc}
 800fd32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fd36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fd3a:	e7f7      	b.n	800fd2c <memmove+0x24>

0800fd3c <strncmp>:
 800fd3c:	b510      	push	{r4, lr}
 800fd3e:	b16a      	cbz	r2, 800fd5c <strncmp+0x20>
 800fd40:	3901      	subs	r1, #1
 800fd42:	1884      	adds	r4, r0, r2
 800fd44:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fd48:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800fd4c:	429a      	cmp	r2, r3
 800fd4e:	d103      	bne.n	800fd58 <strncmp+0x1c>
 800fd50:	42a0      	cmp	r0, r4
 800fd52:	d001      	beq.n	800fd58 <strncmp+0x1c>
 800fd54:	2a00      	cmp	r2, #0
 800fd56:	d1f5      	bne.n	800fd44 <strncmp+0x8>
 800fd58:	1ad0      	subs	r0, r2, r3
 800fd5a:	bd10      	pop	{r4, pc}
 800fd5c:	4610      	mov	r0, r2
 800fd5e:	e7fc      	b.n	800fd5a <strncmp+0x1e>

0800fd60 <_sbrk_r>:
 800fd60:	b538      	push	{r3, r4, r5, lr}
 800fd62:	4d06      	ldr	r5, [pc, #24]	@ (800fd7c <_sbrk_r+0x1c>)
 800fd64:	2300      	movs	r3, #0
 800fd66:	4604      	mov	r4, r0
 800fd68:	4608      	mov	r0, r1
 800fd6a:	602b      	str	r3, [r5, #0]
 800fd6c:	f7f1 fffa 	bl	8001d64 <_sbrk>
 800fd70:	1c43      	adds	r3, r0, #1
 800fd72:	d102      	bne.n	800fd7a <_sbrk_r+0x1a>
 800fd74:	682b      	ldr	r3, [r5, #0]
 800fd76:	b103      	cbz	r3, 800fd7a <_sbrk_r+0x1a>
 800fd78:	6023      	str	r3, [r4, #0]
 800fd7a:	bd38      	pop	{r3, r4, r5, pc}
 800fd7c:	240050a8 	.word	0x240050a8

0800fd80 <nan>:
 800fd80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800fd88 <nan+0x8>
 800fd84:	4770      	bx	lr
 800fd86:	bf00      	nop
 800fd88:	00000000 	.word	0x00000000
 800fd8c:	7ff80000 	.word	0x7ff80000

0800fd90 <__assert_func>:
 800fd90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fd92:	4614      	mov	r4, r2
 800fd94:	461a      	mov	r2, r3
 800fd96:	4b09      	ldr	r3, [pc, #36]	@ (800fdbc <__assert_func+0x2c>)
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	4605      	mov	r5, r0
 800fd9c:	68d8      	ldr	r0, [r3, #12]
 800fd9e:	b14c      	cbz	r4, 800fdb4 <__assert_func+0x24>
 800fda0:	4b07      	ldr	r3, [pc, #28]	@ (800fdc0 <__assert_func+0x30>)
 800fda2:	9100      	str	r1, [sp, #0]
 800fda4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fda8:	4906      	ldr	r1, [pc, #24]	@ (800fdc4 <__assert_func+0x34>)
 800fdaa:	462b      	mov	r3, r5
 800fdac:	f000 fba8 	bl	8010500 <fiprintf>
 800fdb0:	f000 fbb8 	bl	8010524 <abort>
 800fdb4:	4b04      	ldr	r3, [pc, #16]	@ (800fdc8 <__assert_func+0x38>)
 800fdb6:	461c      	mov	r4, r3
 800fdb8:	e7f3      	b.n	800fda2 <__assert_func+0x12>
 800fdba:	bf00      	nop
 800fdbc:	24000020 	.word	0x24000020
 800fdc0:	08010ea2 	.word	0x08010ea2
 800fdc4:	08010eaf 	.word	0x08010eaf
 800fdc8:	08010edd 	.word	0x08010edd

0800fdcc <_calloc_r>:
 800fdcc:	b570      	push	{r4, r5, r6, lr}
 800fdce:	fba1 5402 	umull	r5, r4, r1, r2
 800fdd2:	b934      	cbnz	r4, 800fde2 <_calloc_r+0x16>
 800fdd4:	4629      	mov	r1, r5
 800fdd6:	f7fe fa29 	bl	800e22c <_malloc_r>
 800fdda:	4606      	mov	r6, r0
 800fddc:	b928      	cbnz	r0, 800fdea <_calloc_r+0x1e>
 800fdde:	4630      	mov	r0, r6
 800fde0:	bd70      	pop	{r4, r5, r6, pc}
 800fde2:	220c      	movs	r2, #12
 800fde4:	6002      	str	r2, [r0, #0]
 800fde6:	2600      	movs	r6, #0
 800fde8:	e7f9      	b.n	800fdde <_calloc_r+0x12>
 800fdea:	462a      	mov	r2, r5
 800fdec:	4621      	mov	r1, r4
 800fdee:	f7fd fad0 	bl	800d392 <memset>
 800fdf2:	e7f4      	b.n	800fdde <_calloc_r+0x12>

0800fdf4 <rshift>:
 800fdf4:	6903      	ldr	r3, [r0, #16]
 800fdf6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800fdfa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fdfe:	ea4f 1261 	mov.w	r2, r1, asr #5
 800fe02:	f100 0414 	add.w	r4, r0, #20
 800fe06:	dd45      	ble.n	800fe94 <rshift+0xa0>
 800fe08:	f011 011f 	ands.w	r1, r1, #31
 800fe0c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800fe10:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800fe14:	d10c      	bne.n	800fe30 <rshift+0x3c>
 800fe16:	f100 0710 	add.w	r7, r0, #16
 800fe1a:	4629      	mov	r1, r5
 800fe1c:	42b1      	cmp	r1, r6
 800fe1e:	d334      	bcc.n	800fe8a <rshift+0x96>
 800fe20:	1a9b      	subs	r3, r3, r2
 800fe22:	009b      	lsls	r3, r3, #2
 800fe24:	1eea      	subs	r2, r5, #3
 800fe26:	4296      	cmp	r6, r2
 800fe28:	bf38      	it	cc
 800fe2a:	2300      	movcc	r3, #0
 800fe2c:	4423      	add	r3, r4
 800fe2e:	e015      	b.n	800fe5c <rshift+0x68>
 800fe30:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800fe34:	f1c1 0820 	rsb	r8, r1, #32
 800fe38:	40cf      	lsrs	r7, r1
 800fe3a:	f105 0e04 	add.w	lr, r5, #4
 800fe3e:	46a1      	mov	r9, r4
 800fe40:	4576      	cmp	r6, lr
 800fe42:	46f4      	mov	ip, lr
 800fe44:	d815      	bhi.n	800fe72 <rshift+0x7e>
 800fe46:	1a9a      	subs	r2, r3, r2
 800fe48:	0092      	lsls	r2, r2, #2
 800fe4a:	3a04      	subs	r2, #4
 800fe4c:	3501      	adds	r5, #1
 800fe4e:	42ae      	cmp	r6, r5
 800fe50:	bf38      	it	cc
 800fe52:	2200      	movcc	r2, #0
 800fe54:	18a3      	adds	r3, r4, r2
 800fe56:	50a7      	str	r7, [r4, r2]
 800fe58:	b107      	cbz	r7, 800fe5c <rshift+0x68>
 800fe5a:	3304      	adds	r3, #4
 800fe5c:	1b1a      	subs	r2, r3, r4
 800fe5e:	42a3      	cmp	r3, r4
 800fe60:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800fe64:	bf08      	it	eq
 800fe66:	2300      	moveq	r3, #0
 800fe68:	6102      	str	r2, [r0, #16]
 800fe6a:	bf08      	it	eq
 800fe6c:	6143      	streq	r3, [r0, #20]
 800fe6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fe72:	f8dc c000 	ldr.w	ip, [ip]
 800fe76:	fa0c fc08 	lsl.w	ip, ip, r8
 800fe7a:	ea4c 0707 	orr.w	r7, ip, r7
 800fe7e:	f849 7b04 	str.w	r7, [r9], #4
 800fe82:	f85e 7b04 	ldr.w	r7, [lr], #4
 800fe86:	40cf      	lsrs	r7, r1
 800fe88:	e7da      	b.n	800fe40 <rshift+0x4c>
 800fe8a:	f851 cb04 	ldr.w	ip, [r1], #4
 800fe8e:	f847 cf04 	str.w	ip, [r7, #4]!
 800fe92:	e7c3      	b.n	800fe1c <rshift+0x28>
 800fe94:	4623      	mov	r3, r4
 800fe96:	e7e1      	b.n	800fe5c <rshift+0x68>

0800fe98 <__hexdig_fun>:
 800fe98:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800fe9c:	2b09      	cmp	r3, #9
 800fe9e:	d802      	bhi.n	800fea6 <__hexdig_fun+0xe>
 800fea0:	3820      	subs	r0, #32
 800fea2:	b2c0      	uxtb	r0, r0
 800fea4:	4770      	bx	lr
 800fea6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800feaa:	2b05      	cmp	r3, #5
 800feac:	d801      	bhi.n	800feb2 <__hexdig_fun+0x1a>
 800feae:	3847      	subs	r0, #71	@ 0x47
 800feb0:	e7f7      	b.n	800fea2 <__hexdig_fun+0xa>
 800feb2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800feb6:	2b05      	cmp	r3, #5
 800feb8:	d801      	bhi.n	800febe <__hexdig_fun+0x26>
 800feba:	3827      	subs	r0, #39	@ 0x27
 800febc:	e7f1      	b.n	800fea2 <__hexdig_fun+0xa>
 800febe:	2000      	movs	r0, #0
 800fec0:	4770      	bx	lr
	...

0800fec4 <__gethex>:
 800fec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fec8:	b085      	sub	sp, #20
 800feca:	468a      	mov	sl, r1
 800fecc:	9302      	str	r3, [sp, #8]
 800fece:	680b      	ldr	r3, [r1, #0]
 800fed0:	9001      	str	r0, [sp, #4]
 800fed2:	4690      	mov	r8, r2
 800fed4:	1c9c      	adds	r4, r3, #2
 800fed6:	46a1      	mov	r9, r4
 800fed8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800fedc:	2830      	cmp	r0, #48	@ 0x30
 800fede:	d0fa      	beq.n	800fed6 <__gethex+0x12>
 800fee0:	eba9 0303 	sub.w	r3, r9, r3
 800fee4:	f1a3 0b02 	sub.w	fp, r3, #2
 800fee8:	f7ff ffd6 	bl	800fe98 <__hexdig_fun>
 800feec:	4605      	mov	r5, r0
 800feee:	2800      	cmp	r0, #0
 800fef0:	d168      	bne.n	800ffc4 <__gethex+0x100>
 800fef2:	49a0      	ldr	r1, [pc, #640]	@ (8010174 <__gethex+0x2b0>)
 800fef4:	2201      	movs	r2, #1
 800fef6:	4648      	mov	r0, r9
 800fef8:	f7ff ff20 	bl	800fd3c <strncmp>
 800fefc:	4607      	mov	r7, r0
 800fefe:	2800      	cmp	r0, #0
 800ff00:	d167      	bne.n	800ffd2 <__gethex+0x10e>
 800ff02:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ff06:	4626      	mov	r6, r4
 800ff08:	f7ff ffc6 	bl	800fe98 <__hexdig_fun>
 800ff0c:	2800      	cmp	r0, #0
 800ff0e:	d062      	beq.n	800ffd6 <__gethex+0x112>
 800ff10:	4623      	mov	r3, r4
 800ff12:	7818      	ldrb	r0, [r3, #0]
 800ff14:	2830      	cmp	r0, #48	@ 0x30
 800ff16:	4699      	mov	r9, r3
 800ff18:	f103 0301 	add.w	r3, r3, #1
 800ff1c:	d0f9      	beq.n	800ff12 <__gethex+0x4e>
 800ff1e:	f7ff ffbb 	bl	800fe98 <__hexdig_fun>
 800ff22:	fab0 f580 	clz	r5, r0
 800ff26:	096d      	lsrs	r5, r5, #5
 800ff28:	f04f 0b01 	mov.w	fp, #1
 800ff2c:	464a      	mov	r2, r9
 800ff2e:	4616      	mov	r6, r2
 800ff30:	3201      	adds	r2, #1
 800ff32:	7830      	ldrb	r0, [r6, #0]
 800ff34:	f7ff ffb0 	bl	800fe98 <__hexdig_fun>
 800ff38:	2800      	cmp	r0, #0
 800ff3a:	d1f8      	bne.n	800ff2e <__gethex+0x6a>
 800ff3c:	498d      	ldr	r1, [pc, #564]	@ (8010174 <__gethex+0x2b0>)
 800ff3e:	2201      	movs	r2, #1
 800ff40:	4630      	mov	r0, r6
 800ff42:	f7ff fefb 	bl	800fd3c <strncmp>
 800ff46:	2800      	cmp	r0, #0
 800ff48:	d13f      	bne.n	800ffca <__gethex+0x106>
 800ff4a:	b944      	cbnz	r4, 800ff5e <__gethex+0x9a>
 800ff4c:	1c74      	adds	r4, r6, #1
 800ff4e:	4622      	mov	r2, r4
 800ff50:	4616      	mov	r6, r2
 800ff52:	3201      	adds	r2, #1
 800ff54:	7830      	ldrb	r0, [r6, #0]
 800ff56:	f7ff ff9f 	bl	800fe98 <__hexdig_fun>
 800ff5a:	2800      	cmp	r0, #0
 800ff5c:	d1f8      	bne.n	800ff50 <__gethex+0x8c>
 800ff5e:	1ba4      	subs	r4, r4, r6
 800ff60:	00a7      	lsls	r7, r4, #2
 800ff62:	7833      	ldrb	r3, [r6, #0]
 800ff64:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ff68:	2b50      	cmp	r3, #80	@ 0x50
 800ff6a:	d13e      	bne.n	800ffea <__gethex+0x126>
 800ff6c:	7873      	ldrb	r3, [r6, #1]
 800ff6e:	2b2b      	cmp	r3, #43	@ 0x2b
 800ff70:	d033      	beq.n	800ffda <__gethex+0x116>
 800ff72:	2b2d      	cmp	r3, #45	@ 0x2d
 800ff74:	d034      	beq.n	800ffe0 <__gethex+0x11c>
 800ff76:	1c71      	adds	r1, r6, #1
 800ff78:	2400      	movs	r4, #0
 800ff7a:	7808      	ldrb	r0, [r1, #0]
 800ff7c:	f7ff ff8c 	bl	800fe98 <__hexdig_fun>
 800ff80:	1e43      	subs	r3, r0, #1
 800ff82:	b2db      	uxtb	r3, r3
 800ff84:	2b18      	cmp	r3, #24
 800ff86:	d830      	bhi.n	800ffea <__gethex+0x126>
 800ff88:	f1a0 0210 	sub.w	r2, r0, #16
 800ff8c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ff90:	f7ff ff82 	bl	800fe98 <__hexdig_fun>
 800ff94:	f100 3cff 	add.w	ip, r0, #4294967295
 800ff98:	fa5f fc8c 	uxtb.w	ip, ip
 800ff9c:	f1bc 0f18 	cmp.w	ip, #24
 800ffa0:	f04f 030a 	mov.w	r3, #10
 800ffa4:	d91e      	bls.n	800ffe4 <__gethex+0x120>
 800ffa6:	b104      	cbz	r4, 800ffaa <__gethex+0xe6>
 800ffa8:	4252      	negs	r2, r2
 800ffaa:	4417      	add	r7, r2
 800ffac:	f8ca 1000 	str.w	r1, [sl]
 800ffb0:	b1ed      	cbz	r5, 800ffee <__gethex+0x12a>
 800ffb2:	f1bb 0f00 	cmp.w	fp, #0
 800ffb6:	bf0c      	ite	eq
 800ffb8:	2506      	moveq	r5, #6
 800ffba:	2500      	movne	r5, #0
 800ffbc:	4628      	mov	r0, r5
 800ffbe:	b005      	add	sp, #20
 800ffc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffc4:	2500      	movs	r5, #0
 800ffc6:	462c      	mov	r4, r5
 800ffc8:	e7b0      	b.n	800ff2c <__gethex+0x68>
 800ffca:	2c00      	cmp	r4, #0
 800ffcc:	d1c7      	bne.n	800ff5e <__gethex+0x9a>
 800ffce:	4627      	mov	r7, r4
 800ffd0:	e7c7      	b.n	800ff62 <__gethex+0x9e>
 800ffd2:	464e      	mov	r6, r9
 800ffd4:	462f      	mov	r7, r5
 800ffd6:	2501      	movs	r5, #1
 800ffd8:	e7c3      	b.n	800ff62 <__gethex+0x9e>
 800ffda:	2400      	movs	r4, #0
 800ffdc:	1cb1      	adds	r1, r6, #2
 800ffde:	e7cc      	b.n	800ff7a <__gethex+0xb6>
 800ffe0:	2401      	movs	r4, #1
 800ffe2:	e7fb      	b.n	800ffdc <__gethex+0x118>
 800ffe4:	fb03 0002 	mla	r0, r3, r2, r0
 800ffe8:	e7ce      	b.n	800ff88 <__gethex+0xc4>
 800ffea:	4631      	mov	r1, r6
 800ffec:	e7de      	b.n	800ffac <__gethex+0xe8>
 800ffee:	eba6 0309 	sub.w	r3, r6, r9
 800fff2:	3b01      	subs	r3, #1
 800fff4:	4629      	mov	r1, r5
 800fff6:	2b07      	cmp	r3, #7
 800fff8:	dc0a      	bgt.n	8010010 <__gethex+0x14c>
 800fffa:	9801      	ldr	r0, [sp, #4]
 800fffc:	f7fe f9a2 	bl	800e344 <_Balloc>
 8010000:	4604      	mov	r4, r0
 8010002:	b940      	cbnz	r0, 8010016 <__gethex+0x152>
 8010004:	4b5c      	ldr	r3, [pc, #368]	@ (8010178 <__gethex+0x2b4>)
 8010006:	4602      	mov	r2, r0
 8010008:	21e4      	movs	r1, #228	@ 0xe4
 801000a:	485c      	ldr	r0, [pc, #368]	@ (801017c <__gethex+0x2b8>)
 801000c:	f7ff fec0 	bl	800fd90 <__assert_func>
 8010010:	3101      	adds	r1, #1
 8010012:	105b      	asrs	r3, r3, #1
 8010014:	e7ef      	b.n	800fff6 <__gethex+0x132>
 8010016:	f100 0a14 	add.w	sl, r0, #20
 801001a:	2300      	movs	r3, #0
 801001c:	4655      	mov	r5, sl
 801001e:	469b      	mov	fp, r3
 8010020:	45b1      	cmp	r9, r6
 8010022:	d337      	bcc.n	8010094 <__gethex+0x1d0>
 8010024:	f845 bb04 	str.w	fp, [r5], #4
 8010028:	eba5 050a 	sub.w	r5, r5, sl
 801002c:	10ad      	asrs	r5, r5, #2
 801002e:	6125      	str	r5, [r4, #16]
 8010030:	4658      	mov	r0, fp
 8010032:	f7fe fa79 	bl	800e528 <__hi0bits>
 8010036:	016d      	lsls	r5, r5, #5
 8010038:	f8d8 6000 	ldr.w	r6, [r8]
 801003c:	1a2d      	subs	r5, r5, r0
 801003e:	42b5      	cmp	r5, r6
 8010040:	dd54      	ble.n	80100ec <__gethex+0x228>
 8010042:	1bad      	subs	r5, r5, r6
 8010044:	4629      	mov	r1, r5
 8010046:	4620      	mov	r0, r4
 8010048:	f7fe fe02 	bl	800ec50 <__any_on>
 801004c:	4681      	mov	r9, r0
 801004e:	b178      	cbz	r0, 8010070 <__gethex+0x1ac>
 8010050:	1e6b      	subs	r3, r5, #1
 8010052:	1159      	asrs	r1, r3, #5
 8010054:	f003 021f 	and.w	r2, r3, #31
 8010058:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801005c:	f04f 0901 	mov.w	r9, #1
 8010060:	fa09 f202 	lsl.w	r2, r9, r2
 8010064:	420a      	tst	r2, r1
 8010066:	d003      	beq.n	8010070 <__gethex+0x1ac>
 8010068:	454b      	cmp	r3, r9
 801006a:	dc36      	bgt.n	80100da <__gethex+0x216>
 801006c:	f04f 0902 	mov.w	r9, #2
 8010070:	4629      	mov	r1, r5
 8010072:	4620      	mov	r0, r4
 8010074:	f7ff febe 	bl	800fdf4 <rshift>
 8010078:	442f      	add	r7, r5
 801007a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801007e:	42bb      	cmp	r3, r7
 8010080:	da42      	bge.n	8010108 <__gethex+0x244>
 8010082:	9801      	ldr	r0, [sp, #4]
 8010084:	4621      	mov	r1, r4
 8010086:	f7fe f99d 	bl	800e3c4 <_Bfree>
 801008a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801008c:	2300      	movs	r3, #0
 801008e:	6013      	str	r3, [r2, #0]
 8010090:	25a3      	movs	r5, #163	@ 0xa3
 8010092:	e793      	b.n	800ffbc <__gethex+0xf8>
 8010094:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010098:	2a2e      	cmp	r2, #46	@ 0x2e
 801009a:	d012      	beq.n	80100c2 <__gethex+0x1fe>
 801009c:	2b20      	cmp	r3, #32
 801009e:	d104      	bne.n	80100aa <__gethex+0x1e6>
 80100a0:	f845 bb04 	str.w	fp, [r5], #4
 80100a4:	f04f 0b00 	mov.w	fp, #0
 80100a8:	465b      	mov	r3, fp
 80100aa:	7830      	ldrb	r0, [r6, #0]
 80100ac:	9303      	str	r3, [sp, #12]
 80100ae:	f7ff fef3 	bl	800fe98 <__hexdig_fun>
 80100b2:	9b03      	ldr	r3, [sp, #12]
 80100b4:	f000 000f 	and.w	r0, r0, #15
 80100b8:	4098      	lsls	r0, r3
 80100ba:	ea4b 0b00 	orr.w	fp, fp, r0
 80100be:	3304      	adds	r3, #4
 80100c0:	e7ae      	b.n	8010020 <__gethex+0x15c>
 80100c2:	45b1      	cmp	r9, r6
 80100c4:	d8ea      	bhi.n	801009c <__gethex+0x1d8>
 80100c6:	492b      	ldr	r1, [pc, #172]	@ (8010174 <__gethex+0x2b0>)
 80100c8:	9303      	str	r3, [sp, #12]
 80100ca:	2201      	movs	r2, #1
 80100cc:	4630      	mov	r0, r6
 80100ce:	f7ff fe35 	bl	800fd3c <strncmp>
 80100d2:	9b03      	ldr	r3, [sp, #12]
 80100d4:	2800      	cmp	r0, #0
 80100d6:	d1e1      	bne.n	801009c <__gethex+0x1d8>
 80100d8:	e7a2      	b.n	8010020 <__gethex+0x15c>
 80100da:	1ea9      	subs	r1, r5, #2
 80100dc:	4620      	mov	r0, r4
 80100de:	f7fe fdb7 	bl	800ec50 <__any_on>
 80100e2:	2800      	cmp	r0, #0
 80100e4:	d0c2      	beq.n	801006c <__gethex+0x1a8>
 80100e6:	f04f 0903 	mov.w	r9, #3
 80100ea:	e7c1      	b.n	8010070 <__gethex+0x1ac>
 80100ec:	da09      	bge.n	8010102 <__gethex+0x23e>
 80100ee:	1b75      	subs	r5, r6, r5
 80100f0:	4621      	mov	r1, r4
 80100f2:	9801      	ldr	r0, [sp, #4]
 80100f4:	462a      	mov	r2, r5
 80100f6:	f7fe fb75 	bl	800e7e4 <__lshift>
 80100fa:	1b7f      	subs	r7, r7, r5
 80100fc:	4604      	mov	r4, r0
 80100fe:	f100 0a14 	add.w	sl, r0, #20
 8010102:	f04f 0900 	mov.w	r9, #0
 8010106:	e7b8      	b.n	801007a <__gethex+0x1b6>
 8010108:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801010c:	42bd      	cmp	r5, r7
 801010e:	dd6f      	ble.n	80101f0 <__gethex+0x32c>
 8010110:	1bed      	subs	r5, r5, r7
 8010112:	42ae      	cmp	r6, r5
 8010114:	dc34      	bgt.n	8010180 <__gethex+0x2bc>
 8010116:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801011a:	2b02      	cmp	r3, #2
 801011c:	d022      	beq.n	8010164 <__gethex+0x2a0>
 801011e:	2b03      	cmp	r3, #3
 8010120:	d024      	beq.n	801016c <__gethex+0x2a8>
 8010122:	2b01      	cmp	r3, #1
 8010124:	d115      	bne.n	8010152 <__gethex+0x28e>
 8010126:	42ae      	cmp	r6, r5
 8010128:	d113      	bne.n	8010152 <__gethex+0x28e>
 801012a:	2e01      	cmp	r6, #1
 801012c:	d10b      	bne.n	8010146 <__gethex+0x282>
 801012e:	9a02      	ldr	r2, [sp, #8]
 8010130:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010134:	6013      	str	r3, [r2, #0]
 8010136:	2301      	movs	r3, #1
 8010138:	6123      	str	r3, [r4, #16]
 801013a:	f8ca 3000 	str.w	r3, [sl]
 801013e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010140:	2562      	movs	r5, #98	@ 0x62
 8010142:	601c      	str	r4, [r3, #0]
 8010144:	e73a      	b.n	800ffbc <__gethex+0xf8>
 8010146:	1e71      	subs	r1, r6, #1
 8010148:	4620      	mov	r0, r4
 801014a:	f7fe fd81 	bl	800ec50 <__any_on>
 801014e:	2800      	cmp	r0, #0
 8010150:	d1ed      	bne.n	801012e <__gethex+0x26a>
 8010152:	9801      	ldr	r0, [sp, #4]
 8010154:	4621      	mov	r1, r4
 8010156:	f7fe f935 	bl	800e3c4 <_Bfree>
 801015a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801015c:	2300      	movs	r3, #0
 801015e:	6013      	str	r3, [r2, #0]
 8010160:	2550      	movs	r5, #80	@ 0x50
 8010162:	e72b      	b.n	800ffbc <__gethex+0xf8>
 8010164:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010166:	2b00      	cmp	r3, #0
 8010168:	d1f3      	bne.n	8010152 <__gethex+0x28e>
 801016a:	e7e0      	b.n	801012e <__gethex+0x26a>
 801016c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801016e:	2b00      	cmp	r3, #0
 8010170:	d1dd      	bne.n	801012e <__gethex+0x26a>
 8010172:	e7ee      	b.n	8010152 <__gethex+0x28e>
 8010174:	08010e87 	.word	0x08010e87
 8010178:	08010e1d 	.word	0x08010e1d
 801017c:	08010ede 	.word	0x08010ede
 8010180:	1e6f      	subs	r7, r5, #1
 8010182:	f1b9 0f00 	cmp.w	r9, #0
 8010186:	d130      	bne.n	80101ea <__gethex+0x326>
 8010188:	b127      	cbz	r7, 8010194 <__gethex+0x2d0>
 801018a:	4639      	mov	r1, r7
 801018c:	4620      	mov	r0, r4
 801018e:	f7fe fd5f 	bl	800ec50 <__any_on>
 8010192:	4681      	mov	r9, r0
 8010194:	117a      	asrs	r2, r7, #5
 8010196:	2301      	movs	r3, #1
 8010198:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801019c:	f007 071f 	and.w	r7, r7, #31
 80101a0:	40bb      	lsls	r3, r7
 80101a2:	4213      	tst	r3, r2
 80101a4:	4629      	mov	r1, r5
 80101a6:	4620      	mov	r0, r4
 80101a8:	bf18      	it	ne
 80101aa:	f049 0902 	orrne.w	r9, r9, #2
 80101ae:	f7ff fe21 	bl	800fdf4 <rshift>
 80101b2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80101b6:	1b76      	subs	r6, r6, r5
 80101b8:	2502      	movs	r5, #2
 80101ba:	f1b9 0f00 	cmp.w	r9, #0
 80101be:	d047      	beq.n	8010250 <__gethex+0x38c>
 80101c0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80101c4:	2b02      	cmp	r3, #2
 80101c6:	d015      	beq.n	80101f4 <__gethex+0x330>
 80101c8:	2b03      	cmp	r3, #3
 80101ca:	d017      	beq.n	80101fc <__gethex+0x338>
 80101cc:	2b01      	cmp	r3, #1
 80101ce:	d109      	bne.n	80101e4 <__gethex+0x320>
 80101d0:	f019 0f02 	tst.w	r9, #2
 80101d4:	d006      	beq.n	80101e4 <__gethex+0x320>
 80101d6:	f8da 3000 	ldr.w	r3, [sl]
 80101da:	ea49 0903 	orr.w	r9, r9, r3
 80101de:	f019 0f01 	tst.w	r9, #1
 80101e2:	d10e      	bne.n	8010202 <__gethex+0x33e>
 80101e4:	f045 0510 	orr.w	r5, r5, #16
 80101e8:	e032      	b.n	8010250 <__gethex+0x38c>
 80101ea:	f04f 0901 	mov.w	r9, #1
 80101ee:	e7d1      	b.n	8010194 <__gethex+0x2d0>
 80101f0:	2501      	movs	r5, #1
 80101f2:	e7e2      	b.n	80101ba <__gethex+0x2f6>
 80101f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80101f6:	f1c3 0301 	rsb	r3, r3, #1
 80101fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80101fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d0f0      	beq.n	80101e4 <__gethex+0x320>
 8010202:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010206:	f104 0314 	add.w	r3, r4, #20
 801020a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801020e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010212:	f04f 0c00 	mov.w	ip, #0
 8010216:	4618      	mov	r0, r3
 8010218:	f853 2b04 	ldr.w	r2, [r3], #4
 801021c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010220:	d01b      	beq.n	801025a <__gethex+0x396>
 8010222:	3201      	adds	r2, #1
 8010224:	6002      	str	r2, [r0, #0]
 8010226:	2d02      	cmp	r5, #2
 8010228:	f104 0314 	add.w	r3, r4, #20
 801022c:	d13c      	bne.n	80102a8 <__gethex+0x3e4>
 801022e:	f8d8 2000 	ldr.w	r2, [r8]
 8010232:	3a01      	subs	r2, #1
 8010234:	42b2      	cmp	r2, r6
 8010236:	d109      	bne.n	801024c <__gethex+0x388>
 8010238:	1171      	asrs	r1, r6, #5
 801023a:	2201      	movs	r2, #1
 801023c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010240:	f006 061f 	and.w	r6, r6, #31
 8010244:	fa02 f606 	lsl.w	r6, r2, r6
 8010248:	421e      	tst	r6, r3
 801024a:	d13a      	bne.n	80102c2 <__gethex+0x3fe>
 801024c:	f045 0520 	orr.w	r5, r5, #32
 8010250:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010252:	601c      	str	r4, [r3, #0]
 8010254:	9b02      	ldr	r3, [sp, #8]
 8010256:	601f      	str	r7, [r3, #0]
 8010258:	e6b0      	b.n	800ffbc <__gethex+0xf8>
 801025a:	4299      	cmp	r1, r3
 801025c:	f843 cc04 	str.w	ip, [r3, #-4]
 8010260:	d8d9      	bhi.n	8010216 <__gethex+0x352>
 8010262:	68a3      	ldr	r3, [r4, #8]
 8010264:	459b      	cmp	fp, r3
 8010266:	db17      	blt.n	8010298 <__gethex+0x3d4>
 8010268:	6861      	ldr	r1, [r4, #4]
 801026a:	9801      	ldr	r0, [sp, #4]
 801026c:	3101      	adds	r1, #1
 801026e:	f7fe f869 	bl	800e344 <_Balloc>
 8010272:	4681      	mov	r9, r0
 8010274:	b918      	cbnz	r0, 801027e <__gethex+0x3ba>
 8010276:	4b1a      	ldr	r3, [pc, #104]	@ (80102e0 <__gethex+0x41c>)
 8010278:	4602      	mov	r2, r0
 801027a:	2184      	movs	r1, #132	@ 0x84
 801027c:	e6c5      	b.n	801000a <__gethex+0x146>
 801027e:	6922      	ldr	r2, [r4, #16]
 8010280:	3202      	adds	r2, #2
 8010282:	f104 010c 	add.w	r1, r4, #12
 8010286:	0092      	lsls	r2, r2, #2
 8010288:	300c      	adds	r0, #12
 801028a:	f7fd f960 	bl	800d54e <memcpy>
 801028e:	4621      	mov	r1, r4
 8010290:	9801      	ldr	r0, [sp, #4]
 8010292:	f7fe f897 	bl	800e3c4 <_Bfree>
 8010296:	464c      	mov	r4, r9
 8010298:	6923      	ldr	r3, [r4, #16]
 801029a:	1c5a      	adds	r2, r3, #1
 801029c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80102a0:	6122      	str	r2, [r4, #16]
 80102a2:	2201      	movs	r2, #1
 80102a4:	615a      	str	r2, [r3, #20]
 80102a6:	e7be      	b.n	8010226 <__gethex+0x362>
 80102a8:	6922      	ldr	r2, [r4, #16]
 80102aa:	455a      	cmp	r2, fp
 80102ac:	dd0b      	ble.n	80102c6 <__gethex+0x402>
 80102ae:	2101      	movs	r1, #1
 80102b0:	4620      	mov	r0, r4
 80102b2:	f7ff fd9f 	bl	800fdf4 <rshift>
 80102b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80102ba:	3701      	adds	r7, #1
 80102bc:	42bb      	cmp	r3, r7
 80102be:	f6ff aee0 	blt.w	8010082 <__gethex+0x1be>
 80102c2:	2501      	movs	r5, #1
 80102c4:	e7c2      	b.n	801024c <__gethex+0x388>
 80102c6:	f016 061f 	ands.w	r6, r6, #31
 80102ca:	d0fa      	beq.n	80102c2 <__gethex+0x3fe>
 80102cc:	4453      	add	r3, sl
 80102ce:	f1c6 0620 	rsb	r6, r6, #32
 80102d2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80102d6:	f7fe f927 	bl	800e528 <__hi0bits>
 80102da:	42b0      	cmp	r0, r6
 80102dc:	dbe7      	blt.n	80102ae <__gethex+0x3ea>
 80102de:	e7f0      	b.n	80102c2 <__gethex+0x3fe>
 80102e0:	08010e1d 	.word	0x08010e1d

080102e4 <L_shift>:
 80102e4:	f1c2 0208 	rsb	r2, r2, #8
 80102e8:	0092      	lsls	r2, r2, #2
 80102ea:	b570      	push	{r4, r5, r6, lr}
 80102ec:	f1c2 0620 	rsb	r6, r2, #32
 80102f0:	6843      	ldr	r3, [r0, #4]
 80102f2:	6804      	ldr	r4, [r0, #0]
 80102f4:	fa03 f506 	lsl.w	r5, r3, r6
 80102f8:	432c      	orrs	r4, r5
 80102fa:	40d3      	lsrs	r3, r2
 80102fc:	6004      	str	r4, [r0, #0]
 80102fe:	f840 3f04 	str.w	r3, [r0, #4]!
 8010302:	4288      	cmp	r0, r1
 8010304:	d3f4      	bcc.n	80102f0 <L_shift+0xc>
 8010306:	bd70      	pop	{r4, r5, r6, pc}

08010308 <__match>:
 8010308:	b530      	push	{r4, r5, lr}
 801030a:	6803      	ldr	r3, [r0, #0]
 801030c:	3301      	adds	r3, #1
 801030e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010312:	b914      	cbnz	r4, 801031a <__match+0x12>
 8010314:	6003      	str	r3, [r0, #0]
 8010316:	2001      	movs	r0, #1
 8010318:	bd30      	pop	{r4, r5, pc}
 801031a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801031e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8010322:	2d19      	cmp	r5, #25
 8010324:	bf98      	it	ls
 8010326:	3220      	addls	r2, #32
 8010328:	42a2      	cmp	r2, r4
 801032a:	d0f0      	beq.n	801030e <__match+0x6>
 801032c:	2000      	movs	r0, #0
 801032e:	e7f3      	b.n	8010318 <__match+0x10>

08010330 <__hexnan>:
 8010330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010334:	680b      	ldr	r3, [r1, #0]
 8010336:	6801      	ldr	r1, [r0, #0]
 8010338:	115e      	asrs	r6, r3, #5
 801033a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801033e:	f013 031f 	ands.w	r3, r3, #31
 8010342:	b087      	sub	sp, #28
 8010344:	bf18      	it	ne
 8010346:	3604      	addne	r6, #4
 8010348:	2500      	movs	r5, #0
 801034a:	1f37      	subs	r7, r6, #4
 801034c:	4682      	mov	sl, r0
 801034e:	4690      	mov	r8, r2
 8010350:	9301      	str	r3, [sp, #4]
 8010352:	f846 5c04 	str.w	r5, [r6, #-4]
 8010356:	46b9      	mov	r9, r7
 8010358:	463c      	mov	r4, r7
 801035a:	9502      	str	r5, [sp, #8]
 801035c:	46ab      	mov	fp, r5
 801035e:	784a      	ldrb	r2, [r1, #1]
 8010360:	1c4b      	adds	r3, r1, #1
 8010362:	9303      	str	r3, [sp, #12]
 8010364:	b342      	cbz	r2, 80103b8 <__hexnan+0x88>
 8010366:	4610      	mov	r0, r2
 8010368:	9105      	str	r1, [sp, #20]
 801036a:	9204      	str	r2, [sp, #16]
 801036c:	f7ff fd94 	bl	800fe98 <__hexdig_fun>
 8010370:	2800      	cmp	r0, #0
 8010372:	d151      	bne.n	8010418 <__hexnan+0xe8>
 8010374:	9a04      	ldr	r2, [sp, #16]
 8010376:	9905      	ldr	r1, [sp, #20]
 8010378:	2a20      	cmp	r2, #32
 801037a:	d818      	bhi.n	80103ae <__hexnan+0x7e>
 801037c:	9b02      	ldr	r3, [sp, #8]
 801037e:	459b      	cmp	fp, r3
 8010380:	dd13      	ble.n	80103aa <__hexnan+0x7a>
 8010382:	454c      	cmp	r4, r9
 8010384:	d206      	bcs.n	8010394 <__hexnan+0x64>
 8010386:	2d07      	cmp	r5, #7
 8010388:	dc04      	bgt.n	8010394 <__hexnan+0x64>
 801038a:	462a      	mov	r2, r5
 801038c:	4649      	mov	r1, r9
 801038e:	4620      	mov	r0, r4
 8010390:	f7ff ffa8 	bl	80102e4 <L_shift>
 8010394:	4544      	cmp	r4, r8
 8010396:	d952      	bls.n	801043e <__hexnan+0x10e>
 8010398:	2300      	movs	r3, #0
 801039a:	f1a4 0904 	sub.w	r9, r4, #4
 801039e:	f844 3c04 	str.w	r3, [r4, #-4]
 80103a2:	f8cd b008 	str.w	fp, [sp, #8]
 80103a6:	464c      	mov	r4, r9
 80103a8:	461d      	mov	r5, r3
 80103aa:	9903      	ldr	r1, [sp, #12]
 80103ac:	e7d7      	b.n	801035e <__hexnan+0x2e>
 80103ae:	2a29      	cmp	r2, #41	@ 0x29
 80103b0:	d157      	bne.n	8010462 <__hexnan+0x132>
 80103b2:	3102      	adds	r1, #2
 80103b4:	f8ca 1000 	str.w	r1, [sl]
 80103b8:	f1bb 0f00 	cmp.w	fp, #0
 80103bc:	d051      	beq.n	8010462 <__hexnan+0x132>
 80103be:	454c      	cmp	r4, r9
 80103c0:	d206      	bcs.n	80103d0 <__hexnan+0xa0>
 80103c2:	2d07      	cmp	r5, #7
 80103c4:	dc04      	bgt.n	80103d0 <__hexnan+0xa0>
 80103c6:	462a      	mov	r2, r5
 80103c8:	4649      	mov	r1, r9
 80103ca:	4620      	mov	r0, r4
 80103cc:	f7ff ff8a 	bl	80102e4 <L_shift>
 80103d0:	4544      	cmp	r4, r8
 80103d2:	d936      	bls.n	8010442 <__hexnan+0x112>
 80103d4:	f1a8 0204 	sub.w	r2, r8, #4
 80103d8:	4623      	mov	r3, r4
 80103da:	f853 1b04 	ldr.w	r1, [r3], #4
 80103de:	f842 1f04 	str.w	r1, [r2, #4]!
 80103e2:	429f      	cmp	r7, r3
 80103e4:	d2f9      	bcs.n	80103da <__hexnan+0xaa>
 80103e6:	1b3b      	subs	r3, r7, r4
 80103e8:	f023 0303 	bic.w	r3, r3, #3
 80103ec:	3304      	adds	r3, #4
 80103ee:	3401      	adds	r4, #1
 80103f0:	3e03      	subs	r6, #3
 80103f2:	42b4      	cmp	r4, r6
 80103f4:	bf88      	it	hi
 80103f6:	2304      	movhi	r3, #4
 80103f8:	4443      	add	r3, r8
 80103fa:	2200      	movs	r2, #0
 80103fc:	f843 2b04 	str.w	r2, [r3], #4
 8010400:	429f      	cmp	r7, r3
 8010402:	d2fb      	bcs.n	80103fc <__hexnan+0xcc>
 8010404:	683b      	ldr	r3, [r7, #0]
 8010406:	b91b      	cbnz	r3, 8010410 <__hexnan+0xe0>
 8010408:	4547      	cmp	r7, r8
 801040a:	d128      	bne.n	801045e <__hexnan+0x12e>
 801040c:	2301      	movs	r3, #1
 801040e:	603b      	str	r3, [r7, #0]
 8010410:	2005      	movs	r0, #5
 8010412:	b007      	add	sp, #28
 8010414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010418:	3501      	adds	r5, #1
 801041a:	2d08      	cmp	r5, #8
 801041c:	f10b 0b01 	add.w	fp, fp, #1
 8010420:	dd06      	ble.n	8010430 <__hexnan+0x100>
 8010422:	4544      	cmp	r4, r8
 8010424:	d9c1      	bls.n	80103aa <__hexnan+0x7a>
 8010426:	2300      	movs	r3, #0
 8010428:	f844 3c04 	str.w	r3, [r4, #-4]
 801042c:	2501      	movs	r5, #1
 801042e:	3c04      	subs	r4, #4
 8010430:	6822      	ldr	r2, [r4, #0]
 8010432:	f000 000f 	and.w	r0, r0, #15
 8010436:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801043a:	6020      	str	r0, [r4, #0]
 801043c:	e7b5      	b.n	80103aa <__hexnan+0x7a>
 801043e:	2508      	movs	r5, #8
 8010440:	e7b3      	b.n	80103aa <__hexnan+0x7a>
 8010442:	9b01      	ldr	r3, [sp, #4]
 8010444:	2b00      	cmp	r3, #0
 8010446:	d0dd      	beq.n	8010404 <__hexnan+0xd4>
 8010448:	f1c3 0320 	rsb	r3, r3, #32
 801044c:	f04f 32ff 	mov.w	r2, #4294967295
 8010450:	40da      	lsrs	r2, r3
 8010452:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010456:	4013      	ands	r3, r2
 8010458:	f846 3c04 	str.w	r3, [r6, #-4]
 801045c:	e7d2      	b.n	8010404 <__hexnan+0xd4>
 801045e:	3f04      	subs	r7, #4
 8010460:	e7d0      	b.n	8010404 <__hexnan+0xd4>
 8010462:	2004      	movs	r0, #4
 8010464:	e7d5      	b.n	8010412 <__hexnan+0xe2>

08010466 <__ascii_mbtowc>:
 8010466:	b082      	sub	sp, #8
 8010468:	b901      	cbnz	r1, 801046c <__ascii_mbtowc+0x6>
 801046a:	a901      	add	r1, sp, #4
 801046c:	b142      	cbz	r2, 8010480 <__ascii_mbtowc+0x1a>
 801046e:	b14b      	cbz	r3, 8010484 <__ascii_mbtowc+0x1e>
 8010470:	7813      	ldrb	r3, [r2, #0]
 8010472:	600b      	str	r3, [r1, #0]
 8010474:	7812      	ldrb	r2, [r2, #0]
 8010476:	1e10      	subs	r0, r2, #0
 8010478:	bf18      	it	ne
 801047a:	2001      	movne	r0, #1
 801047c:	b002      	add	sp, #8
 801047e:	4770      	bx	lr
 8010480:	4610      	mov	r0, r2
 8010482:	e7fb      	b.n	801047c <__ascii_mbtowc+0x16>
 8010484:	f06f 0001 	mvn.w	r0, #1
 8010488:	e7f8      	b.n	801047c <__ascii_mbtowc+0x16>

0801048a <_realloc_r>:
 801048a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801048e:	4607      	mov	r7, r0
 8010490:	4614      	mov	r4, r2
 8010492:	460d      	mov	r5, r1
 8010494:	b921      	cbnz	r1, 80104a0 <_realloc_r+0x16>
 8010496:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801049a:	4611      	mov	r1, r2
 801049c:	f7fd bec6 	b.w	800e22c <_malloc_r>
 80104a0:	b92a      	cbnz	r2, 80104ae <_realloc_r+0x24>
 80104a2:	f7fd fe4f 	bl	800e144 <_free_r>
 80104a6:	4625      	mov	r5, r4
 80104a8:	4628      	mov	r0, r5
 80104aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104ae:	f000 f840 	bl	8010532 <_malloc_usable_size_r>
 80104b2:	4284      	cmp	r4, r0
 80104b4:	4606      	mov	r6, r0
 80104b6:	d802      	bhi.n	80104be <_realloc_r+0x34>
 80104b8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80104bc:	d8f4      	bhi.n	80104a8 <_realloc_r+0x1e>
 80104be:	4621      	mov	r1, r4
 80104c0:	4638      	mov	r0, r7
 80104c2:	f7fd feb3 	bl	800e22c <_malloc_r>
 80104c6:	4680      	mov	r8, r0
 80104c8:	b908      	cbnz	r0, 80104ce <_realloc_r+0x44>
 80104ca:	4645      	mov	r5, r8
 80104cc:	e7ec      	b.n	80104a8 <_realloc_r+0x1e>
 80104ce:	42b4      	cmp	r4, r6
 80104d0:	4622      	mov	r2, r4
 80104d2:	4629      	mov	r1, r5
 80104d4:	bf28      	it	cs
 80104d6:	4632      	movcs	r2, r6
 80104d8:	f7fd f839 	bl	800d54e <memcpy>
 80104dc:	4629      	mov	r1, r5
 80104de:	4638      	mov	r0, r7
 80104e0:	f7fd fe30 	bl	800e144 <_free_r>
 80104e4:	e7f1      	b.n	80104ca <_realloc_r+0x40>

080104e6 <__ascii_wctomb>:
 80104e6:	4603      	mov	r3, r0
 80104e8:	4608      	mov	r0, r1
 80104ea:	b141      	cbz	r1, 80104fe <__ascii_wctomb+0x18>
 80104ec:	2aff      	cmp	r2, #255	@ 0xff
 80104ee:	d904      	bls.n	80104fa <__ascii_wctomb+0x14>
 80104f0:	228a      	movs	r2, #138	@ 0x8a
 80104f2:	601a      	str	r2, [r3, #0]
 80104f4:	f04f 30ff 	mov.w	r0, #4294967295
 80104f8:	4770      	bx	lr
 80104fa:	700a      	strb	r2, [r1, #0]
 80104fc:	2001      	movs	r0, #1
 80104fe:	4770      	bx	lr

08010500 <fiprintf>:
 8010500:	b40e      	push	{r1, r2, r3}
 8010502:	b503      	push	{r0, r1, lr}
 8010504:	4601      	mov	r1, r0
 8010506:	ab03      	add	r3, sp, #12
 8010508:	4805      	ldr	r0, [pc, #20]	@ (8010520 <fiprintf+0x20>)
 801050a:	f853 2b04 	ldr.w	r2, [r3], #4
 801050e:	6800      	ldr	r0, [r0, #0]
 8010510:	9301      	str	r3, [sp, #4]
 8010512:	f000 f83f 	bl	8010594 <_vfiprintf_r>
 8010516:	b002      	add	sp, #8
 8010518:	f85d eb04 	ldr.w	lr, [sp], #4
 801051c:	b003      	add	sp, #12
 801051e:	4770      	bx	lr
 8010520:	24000020 	.word	0x24000020

08010524 <abort>:
 8010524:	b508      	push	{r3, lr}
 8010526:	2006      	movs	r0, #6
 8010528:	f000 fa08 	bl	801093c <raise>
 801052c:	2001      	movs	r0, #1
 801052e:	f7f1 fba1 	bl	8001c74 <_exit>

08010532 <_malloc_usable_size_r>:
 8010532:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010536:	1f18      	subs	r0, r3, #4
 8010538:	2b00      	cmp	r3, #0
 801053a:	bfbc      	itt	lt
 801053c:	580b      	ldrlt	r3, [r1, r0]
 801053e:	18c0      	addlt	r0, r0, r3
 8010540:	4770      	bx	lr

08010542 <__sfputc_r>:
 8010542:	6893      	ldr	r3, [r2, #8]
 8010544:	3b01      	subs	r3, #1
 8010546:	2b00      	cmp	r3, #0
 8010548:	b410      	push	{r4}
 801054a:	6093      	str	r3, [r2, #8]
 801054c:	da08      	bge.n	8010560 <__sfputc_r+0x1e>
 801054e:	6994      	ldr	r4, [r2, #24]
 8010550:	42a3      	cmp	r3, r4
 8010552:	db01      	blt.n	8010558 <__sfputc_r+0x16>
 8010554:	290a      	cmp	r1, #10
 8010556:	d103      	bne.n	8010560 <__sfputc_r+0x1e>
 8010558:	f85d 4b04 	ldr.w	r4, [sp], #4
 801055c:	f000 b932 	b.w	80107c4 <__swbuf_r>
 8010560:	6813      	ldr	r3, [r2, #0]
 8010562:	1c58      	adds	r0, r3, #1
 8010564:	6010      	str	r0, [r2, #0]
 8010566:	7019      	strb	r1, [r3, #0]
 8010568:	4608      	mov	r0, r1
 801056a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801056e:	4770      	bx	lr

08010570 <__sfputs_r>:
 8010570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010572:	4606      	mov	r6, r0
 8010574:	460f      	mov	r7, r1
 8010576:	4614      	mov	r4, r2
 8010578:	18d5      	adds	r5, r2, r3
 801057a:	42ac      	cmp	r4, r5
 801057c:	d101      	bne.n	8010582 <__sfputs_r+0x12>
 801057e:	2000      	movs	r0, #0
 8010580:	e007      	b.n	8010592 <__sfputs_r+0x22>
 8010582:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010586:	463a      	mov	r2, r7
 8010588:	4630      	mov	r0, r6
 801058a:	f7ff ffda 	bl	8010542 <__sfputc_r>
 801058e:	1c43      	adds	r3, r0, #1
 8010590:	d1f3      	bne.n	801057a <__sfputs_r+0xa>
 8010592:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010594 <_vfiprintf_r>:
 8010594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010598:	460d      	mov	r5, r1
 801059a:	b09d      	sub	sp, #116	@ 0x74
 801059c:	4614      	mov	r4, r2
 801059e:	4698      	mov	r8, r3
 80105a0:	4606      	mov	r6, r0
 80105a2:	b118      	cbz	r0, 80105ac <_vfiprintf_r+0x18>
 80105a4:	6a03      	ldr	r3, [r0, #32]
 80105a6:	b90b      	cbnz	r3, 80105ac <_vfiprintf_r+0x18>
 80105a8:	f7fc fe22 	bl	800d1f0 <__sinit>
 80105ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80105ae:	07d9      	lsls	r1, r3, #31
 80105b0:	d405      	bmi.n	80105be <_vfiprintf_r+0x2a>
 80105b2:	89ab      	ldrh	r3, [r5, #12]
 80105b4:	059a      	lsls	r2, r3, #22
 80105b6:	d402      	bmi.n	80105be <_vfiprintf_r+0x2a>
 80105b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80105ba:	f7fc ffc6 	bl	800d54a <__retarget_lock_acquire_recursive>
 80105be:	89ab      	ldrh	r3, [r5, #12]
 80105c0:	071b      	lsls	r3, r3, #28
 80105c2:	d501      	bpl.n	80105c8 <_vfiprintf_r+0x34>
 80105c4:	692b      	ldr	r3, [r5, #16]
 80105c6:	b99b      	cbnz	r3, 80105f0 <_vfiprintf_r+0x5c>
 80105c8:	4629      	mov	r1, r5
 80105ca:	4630      	mov	r0, r6
 80105cc:	f000 f938 	bl	8010840 <__swsetup_r>
 80105d0:	b170      	cbz	r0, 80105f0 <_vfiprintf_r+0x5c>
 80105d2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80105d4:	07dc      	lsls	r4, r3, #31
 80105d6:	d504      	bpl.n	80105e2 <_vfiprintf_r+0x4e>
 80105d8:	f04f 30ff 	mov.w	r0, #4294967295
 80105dc:	b01d      	add	sp, #116	@ 0x74
 80105de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105e2:	89ab      	ldrh	r3, [r5, #12]
 80105e4:	0598      	lsls	r0, r3, #22
 80105e6:	d4f7      	bmi.n	80105d8 <_vfiprintf_r+0x44>
 80105e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80105ea:	f7fc ffaf 	bl	800d54c <__retarget_lock_release_recursive>
 80105ee:	e7f3      	b.n	80105d8 <_vfiprintf_r+0x44>
 80105f0:	2300      	movs	r3, #0
 80105f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80105f4:	2320      	movs	r3, #32
 80105f6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80105fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80105fe:	2330      	movs	r3, #48	@ 0x30
 8010600:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80107b0 <_vfiprintf_r+0x21c>
 8010604:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010608:	f04f 0901 	mov.w	r9, #1
 801060c:	4623      	mov	r3, r4
 801060e:	469a      	mov	sl, r3
 8010610:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010614:	b10a      	cbz	r2, 801061a <_vfiprintf_r+0x86>
 8010616:	2a25      	cmp	r2, #37	@ 0x25
 8010618:	d1f9      	bne.n	801060e <_vfiprintf_r+0x7a>
 801061a:	ebba 0b04 	subs.w	fp, sl, r4
 801061e:	d00b      	beq.n	8010638 <_vfiprintf_r+0xa4>
 8010620:	465b      	mov	r3, fp
 8010622:	4622      	mov	r2, r4
 8010624:	4629      	mov	r1, r5
 8010626:	4630      	mov	r0, r6
 8010628:	f7ff ffa2 	bl	8010570 <__sfputs_r>
 801062c:	3001      	adds	r0, #1
 801062e:	f000 80a7 	beq.w	8010780 <_vfiprintf_r+0x1ec>
 8010632:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010634:	445a      	add	r2, fp
 8010636:	9209      	str	r2, [sp, #36]	@ 0x24
 8010638:	f89a 3000 	ldrb.w	r3, [sl]
 801063c:	2b00      	cmp	r3, #0
 801063e:	f000 809f 	beq.w	8010780 <_vfiprintf_r+0x1ec>
 8010642:	2300      	movs	r3, #0
 8010644:	f04f 32ff 	mov.w	r2, #4294967295
 8010648:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801064c:	f10a 0a01 	add.w	sl, sl, #1
 8010650:	9304      	str	r3, [sp, #16]
 8010652:	9307      	str	r3, [sp, #28]
 8010654:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010658:	931a      	str	r3, [sp, #104]	@ 0x68
 801065a:	4654      	mov	r4, sl
 801065c:	2205      	movs	r2, #5
 801065e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010662:	4853      	ldr	r0, [pc, #332]	@ (80107b0 <_vfiprintf_r+0x21c>)
 8010664:	f7ef fe4c 	bl	8000300 <memchr>
 8010668:	9a04      	ldr	r2, [sp, #16]
 801066a:	b9d8      	cbnz	r0, 80106a4 <_vfiprintf_r+0x110>
 801066c:	06d1      	lsls	r1, r2, #27
 801066e:	bf44      	itt	mi
 8010670:	2320      	movmi	r3, #32
 8010672:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010676:	0713      	lsls	r3, r2, #28
 8010678:	bf44      	itt	mi
 801067a:	232b      	movmi	r3, #43	@ 0x2b
 801067c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010680:	f89a 3000 	ldrb.w	r3, [sl]
 8010684:	2b2a      	cmp	r3, #42	@ 0x2a
 8010686:	d015      	beq.n	80106b4 <_vfiprintf_r+0x120>
 8010688:	9a07      	ldr	r2, [sp, #28]
 801068a:	4654      	mov	r4, sl
 801068c:	2000      	movs	r0, #0
 801068e:	f04f 0c0a 	mov.w	ip, #10
 8010692:	4621      	mov	r1, r4
 8010694:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010698:	3b30      	subs	r3, #48	@ 0x30
 801069a:	2b09      	cmp	r3, #9
 801069c:	d94b      	bls.n	8010736 <_vfiprintf_r+0x1a2>
 801069e:	b1b0      	cbz	r0, 80106ce <_vfiprintf_r+0x13a>
 80106a0:	9207      	str	r2, [sp, #28]
 80106a2:	e014      	b.n	80106ce <_vfiprintf_r+0x13a>
 80106a4:	eba0 0308 	sub.w	r3, r0, r8
 80106a8:	fa09 f303 	lsl.w	r3, r9, r3
 80106ac:	4313      	orrs	r3, r2
 80106ae:	9304      	str	r3, [sp, #16]
 80106b0:	46a2      	mov	sl, r4
 80106b2:	e7d2      	b.n	801065a <_vfiprintf_r+0xc6>
 80106b4:	9b03      	ldr	r3, [sp, #12]
 80106b6:	1d19      	adds	r1, r3, #4
 80106b8:	681b      	ldr	r3, [r3, #0]
 80106ba:	9103      	str	r1, [sp, #12]
 80106bc:	2b00      	cmp	r3, #0
 80106be:	bfbb      	ittet	lt
 80106c0:	425b      	neglt	r3, r3
 80106c2:	f042 0202 	orrlt.w	r2, r2, #2
 80106c6:	9307      	strge	r3, [sp, #28]
 80106c8:	9307      	strlt	r3, [sp, #28]
 80106ca:	bfb8      	it	lt
 80106cc:	9204      	strlt	r2, [sp, #16]
 80106ce:	7823      	ldrb	r3, [r4, #0]
 80106d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80106d2:	d10a      	bne.n	80106ea <_vfiprintf_r+0x156>
 80106d4:	7863      	ldrb	r3, [r4, #1]
 80106d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80106d8:	d132      	bne.n	8010740 <_vfiprintf_r+0x1ac>
 80106da:	9b03      	ldr	r3, [sp, #12]
 80106dc:	1d1a      	adds	r2, r3, #4
 80106de:	681b      	ldr	r3, [r3, #0]
 80106e0:	9203      	str	r2, [sp, #12]
 80106e2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80106e6:	3402      	adds	r4, #2
 80106e8:	9305      	str	r3, [sp, #20]
 80106ea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80107c0 <_vfiprintf_r+0x22c>
 80106ee:	7821      	ldrb	r1, [r4, #0]
 80106f0:	2203      	movs	r2, #3
 80106f2:	4650      	mov	r0, sl
 80106f4:	f7ef fe04 	bl	8000300 <memchr>
 80106f8:	b138      	cbz	r0, 801070a <_vfiprintf_r+0x176>
 80106fa:	9b04      	ldr	r3, [sp, #16]
 80106fc:	eba0 000a 	sub.w	r0, r0, sl
 8010700:	2240      	movs	r2, #64	@ 0x40
 8010702:	4082      	lsls	r2, r0
 8010704:	4313      	orrs	r3, r2
 8010706:	3401      	adds	r4, #1
 8010708:	9304      	str	r3, [sp, #16]
 801070a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801070e:	4829      	ldr	r0, [pc, #164]	@ (80107b4 <_vfiprintf_r+0x220>)
 8010710:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010714:	2206      	movs	r2, #6
 8010716:	f7ef fdf3 	bl	8000300 <memchr>
 801071a:	2800      	cmp	r0, #0
 801071c:	d03f      	beq.n	801079e <_vfiprintf_r+0x20a>
 801071e:	4b26      	ldr	r3, [pc, #152]	@ (80107b8 <_vfiprintf_r+0x224>)
 8010720:	bb1b      	cbnz	r3, 801076a <_vfiprintf_r+0x1d6>
 8010722:	9b03      	ldr	r3, [sp, #12]
 8010724:	3307      	adds	r3, #7
 8010726:	f023 0307 	bic.w	r3, r3, #7
 801072a:	3308      	adds	r3, #8
 801072c:	9303      	str	r3, [sp, #12]
 801072e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010730:	443b      	add	r3, r7
 8010732:	9309      	str	r3, [sp, #36]	@ 0x24
 8010734:	e76a      	b.n	801060c <_vfiprintf_r+0x78>
 8010736:	fb0c 3202 	mla	r2, ip, r2, r3
 801073a:	460c      	mov	r4, r1
 801073c:	2001      	movs	r0, #1
 801073e:	e7a8      	b.n	8010692 <_vfiprintf_r+0xfe>
 8010740:	2300      	movs	r3, #0
 8010742:	3401      	adds	r4, #1
 8010744:	9305      	str	r3, [sp, #20]
 8010746:	4619      	mov	r1, r3
 8010748:	f04f 0c0a 	mov.w	ip, #10
 801074c:	4620      	mov	r0, r4
 801074e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010752:	3a30      	subs	r2, #48	@ 0x30
 8010754:	2a09      	cmp	r2, #9
 8010756:	d903      	bls.n	8010760 <_vfiprintf_r+0x1cc>
 8010758:	2b00      	cmp	r3, #0
 801075a:	d0c6      	beq.n	80106ea <_vfiprintf_r+0x156>
 801075c:	9105      	str	r1, [sp, #20]
 801075e:	e7c4      	b.n	80106ea <_vfiprintf_r+0x156>
 8010760:	fb0c 2101 	mla	r1, ip, r1, r2
 8010764:	4604      	mov	r4, r0
 8010766:	2301      	movs	r3, #1
 8010768:	e7f0      	b.n	801074c <_vfiprintf_r+0x1b8>
 801076a:	ab03      	add	r3, sp, #12
 801076c:	9300      	str	r3, [sp, #0]
 801076e:	462a      	mov	r2, r5
 8010770:	4b12      	ldr	r3, [pc, #72]	@ (80107bc <_vfiprintf_r+0x228>)
 8010772:	a904      	add	r1, sp, #16
 8010774:	4630      	mov	r0, r6
 8010776:	f7fb ff03 	bl	800c580 <_printf_float>
 801077a:	4607      	mov	r7, r0
 801077c:	1c78      	adds	r0, r7, #1
 801077e:	d1d6      	bne.n	801072e <_vfiprintf_r+0x19a>
 8010780:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010782:	07d9      	lsls	r1, r3, #31
 8010784:	d405      	bmi.n	8010792 <_vfiprintf_r+0x1fe>
 8010786:	89ab      	ldrh	r3, [r5, #12]
 8010788:	059a      	lsls	r2, r3, #22
 801078a:	d402      	bmi.n	8010792 <_vfiprintf_r+0x1fe>
 801078c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801078e:	f7fc fedd 	bl	800d54c <__retarget_lock_release_recursive>
 8010792:	89ab      	ldrh	r3, [r5, #12]
 8010794:	065b      	lsls	r3, r3, #25
 8010796:	f53f af1f 	bmi.w	80105d8 <_vfiprintf_r+0x44>
 801079a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801079c:	e71e      	b.n	80105dc <_vfiprintf_r+0x48>
 801079e:	ab03      	add	r3, sp, #12
 80107a0:	9300      	str	r3, [sp, #0]
 80107a2:	462a      	mov	r2, r5
 80107a4:	4b05      	ldr	r3, [pc, #20]	@ (80107bc <_vfiprintf_r+0x228>)
 80107a6:	a904      	add	r1, sp, #16
 80107a8:	4630      	mov	r0, r6
 80107aa:	f7fc f971 	bl	800ca90 <_printf_i>
 80107ae:	e7e4      	b.n	801077a <_vfiprintf_r+0x1e6>
 80107b0:	08010e89 	.word	0x08010e89
 80107b4:	08010e93 	.word	0x08010e93
 80107b8:	0800c581 	.word	0x0800c581
 80107bc:	08010571 	.word	0x08010571
 80107c0:	08010e8f 	.word	0x08010e8f

080107c4 <__swbuf_r>:
 80107c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107c6:	460e      	mov	r6, r1
 80107c8:	4614      	mov	r4, r2
 80107ca:	4605      	mov	r5, r0
 80107cc:	b118      	cbz	r0, 80107d6 <__swbuf_r+0x12>
 80107ce:	6a03      	ldr	r3, [r0, #32]
 80107d0:	b90b      	cbnz	r3, 80107d6 <__swbuf_r+0x12>
 80107d2:	f7fc fd0d 	bl	800d1f0 <__sinit>
 80107d6:	69a3      	ldr	r3, [r4, #24]
 80107d8:	60a3      	str	r3, [r4, #8]
 80107da:	89a3      	ldrh	r3, [r4, #12]
 80107dc:	071a      	lsls	r2, r3, #28
 80107de:	d501      	bpl.n	80107e4 <__swbuf_r+0x20>
 80107e0:	6923      	ldr	r3, [r4, #16]
 80107e2:	b943      	cbnz	r3, 80107f6 <__swbuf_r+0x32>
 80107e4:	4621      	mov	r1, r4
 80107e6:	4628      	mov	r0, r5
 80107e8:	f000 f82a 	bl	8010840 <__swsetup_r>
 80107ec:	b118      	cbz	r0, 80107f6 <__swbuf_r+0x32>
 80107ee:	f04f 37ff 	mov.w	r7, #4294967295
 80107f2:	4638      	mov	r0, r7
 80107f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80107f6:	6823      	ldr	r3, [r4, #0]
 80107f8:	6922      	ldr	r2, [r4, #16]
 80107fa:	1a98      	subs	r0, r3, r2
 80107fc:	6963      	ldr	r3, [r4, #20]
 80107fe:	b2f6      	uxtb	r6, r6
 8010800:	4283      	cmp	r3, r0
 8010802:	4637      	mov	r7, r6
 8010804:	dc05      	bgt.n	8010812 <__swbuf_r+0x4e>
 8010806:	4621      	mov	r1, r4
 8010808:	4628      	mov	r0, r5
 801080a:	f7ff fa55 	bl	800fcb8 <_fflush_r>
 801080e:	2800      	cmp	r0, #0
 8010810:	d1ed      	bne.n	80107ee <__swbuf_r+0x2a>
 8010812:	68a3      	ldr	r3, [r4, #8]
 8010814:	3b01      	subs	r3, #1
 8010816:	60a3      	str	r3, [r4, #8]
 8010818:	6823      	ldr	r3, [r4, #0]
 801081a:	1c5a      	adds	r2, r3, #1
 801081c:	6022      	str	r2, [r4, #0]
 801081e:	701e      	strb	r6, [r3, #0]
 8010820:	6962      	ldr	r2, [r4, #20]
 8010822:	1c43      	adds	r3, r0, #1
 8010824:	429a      	cmp	r2, r3
 8010826:	d004      	beq.n	8010832 <__swbuf_r+0x6e>
 8010828:	89a3      	ldrh	r3, [r4, #12]
 801082a:	07db      	lsls	r3, r3, #31
 801082c:	d5e1      	bpl.n	80107f2 <__swbuf_r+0x2e>
 801082e:	2e0a      	cmp	r6, #10
 8010830:	d1df      	bne.n	80107f2 <__swbuf_r+0x2e>
 8010832:	4621      	mov	r1, r4
 8010834:	4628      	mov	r0, r5
 8010836:	f7ff fa3f 	bl	800fcb8 <_fflush_r>
 801083a:	2800      	cmp	r0, #0
 801083c:	d0d9      	beq.n	80107f2 <__swbuf_r+0x2e>
 801083e:	e7d6      	b.n	80107ee <__swbuf_r+0x2a>

08010840 <__swsetup_r>:
 8010840:	b538      	push	{r3, r4, r5, lr}
 8010842:	4b29      	ldr	r3, [pc, #164]	@ (80108e8 <__swsetup_r+0xa8>)
 8010844:	4605      	mov	r5, r0
 8010846:	6818      	ldr	r0, [r3, #0]
 8010848:	460c      	mov	r4, r1
 801084a:	b118      	cbz	r0, 8010854 <__swsetup_r+0x14>
 801084c:	6a03      	ldr	r3, [r0, #32]
 801084e:	b90b      	cbnz	r3, 8010854 <__swsetup_r+0x14>
 8010850:	f7fc fcce 	bl	800d1f0 <__sinit>
 8010854:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010858:	0719      	lsls	r1, r3, #28
 801085a:	d422      	bmi.n	80108a2 <__swsetup_r+0x62>
 801085c:	06da      	lsls	r2, r3, #27
 801085e:	d407      	bmi.n	8010870 <__swsetup_r+0x30>
 8010860:	2209      	movs	r2, #9
 8010862:	602a      	str	r2, [r5, #0]
 8010864:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010868:	81a3      	strh	r3, [r4, #12]
 801086a:	f04f 30ff 	mov.w	r0, #4294967295
 801086e:	e033      	b.n	80108d8 <__swsetup_r+0x98>
 8010870:	0758      	lsls	r0, r3, #29
 8010872:	d512      	bpl.n	801089a <__swsetup_r+0x5a>
 8010874:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010876:	b141      	cbz	r1, 801088a <__swsetup_r+0x4a>
 8010878:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801087c:	4299      	cmp	r1, r3
 801087e:	d002      	beq.n	8010886 <__swsetup_r+0x46>
 8010880:	4628      	mov	r0, r5
 8010882:	f7fd fc5f 	bl	800e144 <_free_r>
 8010886:	2300      	movs	r3, #0
 8010888:	6363      	str	r3, [r4, #52]	@ 0x34
 801088a:	89a3      	ldrh	r3, [r4, #12]
 801088c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010890:	81a3      	strh	r3, [r4, #12]
 8010892:	2300      	movs	r3, #0
 8010894:	6063      	str	r3, [r4, #4]
 8010896:	6923      	ldr	r3, [r4, #16]
 8010898:	6023      	str	r3, [r4, #0]
 801089a:	89a3      	ldrh	r3, [r4, #12]
 801089c:	f043 0308 	orr.w	r3, r3, #8
 80108a0:	81a3      	strh	r3, [r4, #12]
 80108a2:	6923      	ldr	r3, [r4, #16]
 80108a4:	b94b      	cbnz	r3, 80108ba <__swsetup_r+0x7a>
 80108a6:	89a3      	ldrh	r3, [r4, #12]
 80108a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80108ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80108b0:	d003      	beq.n	80108ba <__swsetup_r+0x7a>
 80108b2:	4621      	mov	r1, r4
 80108b4:	4628      	mov	r0, r5
 80108b6:	f000 f883 	bl	80109c0 <__smakebuf_r>
 80108ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80108be:	f013 0201 	ands.w	r2, r3, #1
 80108c2:	d00a      	beq.n	80108da <__swsetup_r+0x9a>
 80108c4:	2200      	movs	r2, #0
 80108c6:	60a2      	str	r2, [r4, #8]
 80108c8:	6962      	ldr	r2, [r4, #20]
 80108ca:	4252      	negs	r2, r2
 80108cc:	61a2      	str	r2, [r4, #24]
 80108ce:	6922      	ldr	r2, [r4, #16]
 80108d0:	b942      	cbnz	r2, 80108e4 <__swsetup_r+0xa4>
 80108d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80108d6:	d1c5      	bne.n	8010864 <__swsetup_r+0x24>
 80108d8:	bd38      	pop	{r3, r4, r5, pc}
 80108da:	0799      	lsls	r1, r3, #30
 80108dc:	bf58      	it	pl
 80108de:	6962      	ldrpl	r2, [r4, #20]
 80108e0:	60a2      	str	r2, [r4, #8]
 80108e2:	e7f4      	b.n	80108ce <__swsetup_r+0x8e>
 80108e4:	2000      	movs	r0, #0
 80108e6:	e7f7      	b.n	80108d8 <__swsetup_r+0x98>
 80108e8:	24000020 	.word	0x24000020

080108ec <_raise_r>:
 80108ec:	291f      	cmp	r1, #31
 80108ee:	b538      	push	{r3, r4, r5, lr}
 80108f0:	4605      	mov	r5, r0
 80108f2:	460c      	mov	r4, r1
 80108f4:	d904      	bls.n	8010900 <_raise_r+0x14>
 80108f6:	2316      	movs	r3, #22
 80108f8:	6003      	str	r3, [r0, #0]
 80108fa:	f04f 30ff 	mov.w	r0, #4294967295
 80108fe:	bd38      	pop	{r3, r4, r5, pc}
 8010900:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010902:	b112      	cbz	r2, 801090a <_raise_r+0x1e>
 8010904:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010908:	b94b      	cbnz	r3, 801091e <_raise_r+0x32>
 801090a:	4628      	mov	r0, r5
 801090c:	f000 f830 	bl	8010970 <_getpid_r>
 8010910:	4622      	mov	r2, r4
 8010912:	4601      	mov	r1, r0
 8010914:	4628      	mov	r0, r5
 8010916:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801091a:	f000 b817 	b.w	801094c <_kill_r>
 801091e:	2b01      	cmp	r3, #1
 8010920:	d00a      	beq.n	8010938 <_raise_r+0x4c>
 8010922:	1c59      	adds	r1, r3, #1
 8010924:	d103      	bne.n	801092e <_raise_r+0x42>
 8010926:	2316      	movs	r3, #22
 8010928:	6003      	str	r3, [r0, #0]
 801092a:	2001      	movs	r0, #1
 801092c:	e7e7      	b.n	80108fe <_raise_r+0x12>
 801092e:	2100      	movs	r1, #0
 8010930:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010934:	4620      	mov	r0, r4
 8010936:	4798      	blx	r3
 8010938:	2000      	movs	r0, #0
 801093a:	e7e0      	b.n	80108fe <_raise_r+0x12>

0801093c <raise>:
 801093c:	4b02      	ldr	r3, [pc, #8]	@ (8010948 <raise+0xc>)
 801093e:	4601      	mov	r1, r0
 8010940:	6818      	ldr	r0, [r3, #0]
 8010942:	f7ff bfd3 	b.w	80108ec <_raise_r>
 8010946:	bf00      	nop
 8010948:	24000020 	.word	0x24000020

0801094c <_kill_r>:
 801094c:	b538      	push	{r3, r4, r5, lr}
 801094e:	4d07      	ldr	r5, [pc, #28]	@ (801096c <_kill_r+0x20>)
 8010950:	2300      	movs	r3, #0
 8010952:	4604      	mov	r4, r0
 8010954:	4608      	mov	r0, r1
 8010956:	4611      	mov	r1, r2
 8010958:	602b      	str	r3, [r5, #0]
 801095a:	f7f1 f97b 	bl	8001c54 <_kill>
 801095e:	1c43      	adds	r3, r0, #1
 8010960:	d102      	bne.n	8010968 <_kill_r+0x1c>
 8010962:	682b      	ldr	r3, [r5, #0]
 8010964:	b103      	cbz	r3, 8010968 <_kill_r+0x1c>
 8010966:	6023      	str	r3, [r4, #0]
 8010968:	bd38      	pop	{r3, r4, r5, pc}
 801096a:	bf00      	nop
 801096c:	240050a8 	.word	0x240050a8

08010970 <_getpid_r>:
 8010970:	f7f1 b968 	b.w	8001c44 <_getpid>

08010974 <__swhatbuf_r>:
 8010974:	b570      	push	{r4, r5, r6, lr}
 8010976:	460c      	mov	r4, r1
 8010978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801097c:	2900      	cmp	r1, #0
 801097e:	b096      	sub	sp, #88	@ 0x58
 8010980:	4615      	mov	r5, r2
 8010982:	461e      	mov	r6, r3
 8010984:	da0d      	bge.n	80109a2 <__swhatbuf_r+0x2e>
 8010986:	89a3      	ldrh	r3, [r4, #12]
 8010988:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801098c:	f04f 0100 	mov.w	r1, #0
 8010990:	bf14      	ite	ne
 8010992:	2340      	movne	r3, #64	@ 0x40
 8010994:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010998:	2000      	movs	r0, #0
 801099a:	6031      	str	r1, [r6, #0]
 801099c:	602b      	str	r3, [r5, #0]
 801099e:	b016      	add	sp, #88	@ 0x58
 80109a0:	bd70      	pop	{r4, r5, r6, pc}
 80109a2:	466a      	mov	r2, sp
 80109a4:	f000 f848 	bl	8010a38 <_fstat_r>
 80109a8:	2800      	cmp	r0, #0
 80109aa:	dbec      	blt.n	8010986 <__swhatbuf_r+0x12>
 80109ac:	9901      	ldr	r1, [sp, #4]
 80109ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80109b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80109b6:	4259      	negs	r1, r3
 80109b8:	4159      	adcs	r1, r3
 80109ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80109be:	e7eb      	b.n	8010998 <__swhatbuf_r+0x24>

080109c0 <__smakebuf_r>:
 80109c0:	898b      	ldrh	r3, [r1, #12]
 80109c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80109c4:	079d      	lsls	r5, r3, #30
 80109c6:	4606      	mov	r6, r0
 80109c8:	460c      	mov	r4, r1
 80109ca:	d507      	bpl.n	80109dc <__smakebuf_r+0x1c>
 80109cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80109d0:	6023      	str	r3, [r4, #0]
 80109d2:	6123      	str	r3, [r4, #16]
 80109d4:	2301      	movs	r3, #1
 80109d6:	6163      	str	r3, [r4, #20]
 80109d8:	b003      	add	sp, #12
 80109da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80109dc:	ab01      	add	r3, sp, #4
 80109de:	466a      	mov	r2, sp
 80109e0:	f7ff ffc8 	bl	8010974 <__swhatbuf_r>
 80109e4:	9f00      	ldr	r7, [sp, #0]
 80109e6:	4605      	mov	r5, r0
 80109e8:	4639      	mov	r1, r7
 80109ea:	4630      	mov	r0, r6
 80109ec:	f7fd fc1e 	bl	800e22c <_malloc_r>
 80109f0:	b948      	cbnz	r0, 8010a06 <__smakebuf_r+0x46>
 80109f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80109f6:	059a      	lsls	r2, r3, #22
 80109f8:	d4ee      	bmi.n	80109d8 <__smakebuf_r+0x18>
 80109fa:	f023 0303 	bic.w	r3, r3, #3
 80109fe:	f043 0302 	orr.w	r3, r3, #2
 8010a02:	81a3      	strh	r3, [r4, #12]
 8010a04:	e7e2      	b.n	80109cc <__smakebuf_r+0xc>
 8010a06:	89a3      	ldrh	r3, [r4, #12]
 8010a08:	6020      	str	r0, [r4, #0]
 8010a0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010a0e:	81a3      	strh	r3, [r4, #12]
 8010a10:	9b01      	ldr	r3, [sp, #4]
 8010a12:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010a16:	b15b      	cbz	r3, 8010a30 <__smakebuf_r+0x70>
 8010a18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010a1c:	4630      	mov	r0, r6
 8010a1e:	f000 f81d 	bl	8010a5c <_isatty_r>
 8010a22:	b128      	cbz	r0, 8010a30 <__smakebuf_r+0x70>
 8010a24:	89a3      	ldrh	r3, [r4, #12]
 8010a26:	f023 0303 	bic.w	r3, r3, #3
 8010a2a:	f043 0301 	orr.w	r3, r3, #1
 8010a2e:	81a3      	strh	r3, [r4, #12]
 8010a30:	89a3      	ldrh	r3, [r4, #12]
 8010a32:	431d      	orrs	r5, r3
 8010a34:	81a5      	strh	r5, [r4, #12]
 8010a36:	e7cf      	b.n	80109d8 <__smakebuf_r+0x18>

08010a38 <_fstat_r>:
 8010a38:	b538      	push	{r3, r4, r5, lr}
 8010a3a:	4d07      	ldr	r5, [pc, #28]	@ (8010a58 <_fstat_r+0x20>)
 8010a3c:	2300      	movs	r3, #0
 8010a3e:	4604      	mov	r4, r0
 8010a40:	4608      	mov	r0, r1
 8010a42:	4611      	mov	r1, r2
 8010a44:	602b      	str	r3, [r5, #0]
 8010a46:	f7f1 f965 	bl	8001d14 <_fstat>
 8010a4a:	1c43      	adds	r3, r0, #1
 8010a4c:	d102      	bne.n	8010a54 <_fstat_r+0x1c>
 8010a4e:	682b      	ldr	r3, [r5, #0]
 8010a50:	b103      	cbz	r3, 8010a54 <_fstat_r+0x1c>
 8010a52:	6023      	str	r3, [r4, #0]
 8010a54:	bd38      	pop	{r3, r4, r5, pc}
 8010a56:	bf00      	nop
 8010a58:	240050a8 	.word	0x240050a8

08010a5c <_isatty_r>:
 8010a5c:	b538      	push	{r3, r4, r5, lr}
 8010a5e:	4d06      	ldr	r5, [pc, #24]	@ (8010a78 <_isatty_r+0x1c>)
 8010a60:	2300      	movs	r3, #0
 8010a62:	4604      	mov	r4, r0
 8010a64:	4608      	mov	r0, r1
 8010a66:	602b      	str	r3, [r5, #0]
 8010a68:	f7f1 f964 	bl	8001d34 <_isatty>
 8010a6c:	1c43      	adds	r3, r0, #1
 8010a6e:	d102      	bne.n	8010a76 <_isatty_r+0x1a>
 8010a70:	682b      	ldr	r3, [r5, #0]
 8010a72:	b103      	cbz	r3, 8010a76 <_isatty_r+0x1a>
 8010a74:	6023      	str	r3, [r4, #0]
 8010a76:	bd38      	pop	{r3, r4, r5, pc}
 8010a78:	240050a8 	.word	0x240050a8

08010a7c <_init>:
 8010a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a7e:	bf00      	nop
 8010a80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010a82:	bc08      	pop	{r3}
 8010a84:	469e      	mov	lr, r3
 8010a86:	4770      	bx	lr

08010a88 <_fini>:
 8010a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a8a:	bf00      	nop
 8010a8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010a8e:	bc08      	pop	{r3}
 8010a90:	469e      	mov	lr, r3
 8010a92:	4770      	bx	lr
