Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a72e3c3731a54cbc9562f032f7dc352d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testgestione_behav xil_defaultlib.testgestione xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=9.12...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz [clk_wiz_0_clk_wiz_0_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0 [clk_wiz_0_default]
Compiling architecture behavioral of entity xil_defaultlib.vga [vga_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_wrapper_init [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_width [blk_mem_gen_1_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generic_cstr [blk_mem_gen_1_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top [blk_mem_gen_1_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1_synth [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1 [blk_mem_gen_1_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1 [blk_mem_gen_1_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper_init [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1_synth [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1 [blk_mem_gen_0_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.gestione [gestione_default]
Compiling architecture behavioral of entity xil_defaultlib.testgestione
Built simulation snapshot testgestione_behav
