# BASIC-RISC_SPM-CPU-
tHIS IS VERILOG DESCRIPTION OG BASIC RISC SPM MEACHINE 

### RTL VIEW OF RISC SPM CPU
![pic1](RISC_SPM.png)
![pic2](RISC_SPM_1.png)

### State diagram of cpu controller 
![pic3](STG.png)
