
keyboard_left_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f280  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e0  0801f340  0801f340  00020340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f920  0801f920  00021254  2**0
                  CONTENTS
  4 .ARM          00000000  0801f920  0801f920  00021254  2**0
                  CONTENTS
  5 .preinit_array 00000000  0801f920  0801f920  00021254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801f920  0801f920  00020920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801f924  0801f924  00020924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000254  20000000  0801f928  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001221c  20000254  0801fb7c  00021254  2**2
                  ALLOC
 10 ._user_heap_stack 00000900  20012470  0801fb7c  00021470  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00021254  2**0
                  CONTENTS, READONLY
 12 .debug_info   0008da52  00000000  00000000  00021282  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00015208  00000000  00000000  000aecd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000036f0  00000000  00000000  000c3ee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002606  00000000  00000000  000c75d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003fa5c  00000000  00000000  000c9bd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000946b7  00000000  00000000  00109632  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f3bcf  00000000  00000000  0019dce9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000041e7  00000000  00000000  002918b8  2**0
                  CONTENTS, READONLY
 20 .iar.rtmodel  0000033c  00000000  00000000  00295a9f  2**0
                  CONTENTS, READONLY
 21 .iar_vfe_header 00000024  00000000  00000000  00295ddc  2**2
                  CONTENTS, READONLY
 22 .debug_frame  0000a484  00000000  00000000  00295e00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000016a  00000000  00000000  002a0284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000254 	.word	0x20000254
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0801f328 	.word	0x0801f328

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000258 	.word	0x20000258
 8000104:	0801f328 	.word	0x0801f328
	...

08000110 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 8000110:	b672      	cpsid	i
@    ORRS    r1, r1, r2                              @ Set the CYCCNTENA bit
@    STR     r1, [r0]                                @ Enable the cycle count register
@
@    /* Setup Vector Table Offset Register.  */
@
    LDR     r0, =0xE000E000                         @ Build address of NVIC registers
 8000112:	4816      	ldr	r0, [pc, #88]	@ (800016c <__tx_DBGHandler+0x4>)
    LDR     r2, =0xD08                              @ Offset to vector base register
 8000114:	4a16      	ldr	r2, [pc, #88]	@ (8000170 <__tx_DBGHandler+0x8>)
    ADD     r0, r0, r2                              @ Build vector base register
 8000116:	4410      	add	r0, r2
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000118:	4916      	ldr	r1, [pc, #88]	@ (8000174 <__tx_DBGHandler+0xc>)
    STR     r1, [r0]                                @ Set vector table address
 800011a:	6001      	str	r1, [r0, #0]
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 800011c:	4816      	ldr	r0, [pc, #88]	@ (8000178 <__tx_DBGHandler+0x10>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800011e:	4915      	ldr	r1, [pc, #84]	@ (8000174 <__tx_DBGHandler+0xc>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 8000120:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 8000122:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    LDR     r0, =0xE000E000                         @ Build address of NVIC registers
 8000124:	4811      	ldr	r0, [pc, #68]	@ (800016c <__tx_DBGHandler+0x4>)
    LDR     r1, =SYSTICK_CYCLES
 8000126:	4915      	ldr	r1, [pc, #84]	@ (800017c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0x14]                         // Setup SysTick Reload Value
 8000128:	6141      	str	r1, [r0, #20]
    LDR     r1, =0x7                                // Build SysTick Control Enable Value
 800012a:	4915      	ldr	r1, [pc, #84]	@ (8000180 <__tx_DBGHandler+0x18>)
    STR     r1, [r0, #0x10]                         // Setup SysTick Control
 800012c:	6101      	str	r1, [r0, #16]

    /* Configure handler priorities.  */

    LDR     r1, =0x00000000                         // Rsrv, UsgF, BusF, MemM
 800012e:	4915      	ldr	r1, [pc, #84]	@ (8000184 <__tx_DBGHandler+0x1c>)
    LDR     r0, =0xE000E000                         // Build address of NVIC registers
 8000130:	480e      	ldr	r0, [pc, #56]	@ (800016c <__tx_DBGHandler+0x4>)
    LDR     r2, =0xD18                              //
 8000132:	4a15      	ldr	r2, [pc, #84]	@ (8000188 <__tx_DBGHandler+0x20>)
    ADD     r0, r0, r2                              //
 8000134:	4410      	add	r0, r2
    STR     r1, [r0]                                // Setup System Handlers 4-7 Priority Registers
 8000136:	6001      	str	r1, [r0, #0]
    LDR     r1, =0xFF000000                         // SVCl, Rsrv, Rsrv, Rsrv
 8000138:	4914      	ldr	r1, [pc, #80]	@ (800018c <__tx_DBGHandler+0x24>)
    LDR     r0, =0xE000E000                         // Build address of NVIC registers
 800013a:	480c      	ldr	r0, [pc, #48]	@ (800016c <__tx_DBGHandler+0x4>)
    LDR     r2, =0xD1C                              //
 800013c:	4a14      	ldr	r2, [pc, #80]	@ (8000190 <__tx_DBGHandler+0x28>)
    ADD     r0, r0, r2                              //
 800013e:	4410      	add	r0, r2
    STR     r1, [r0]                                // Setup System Handlers 8-11 Priority Registers
 8000140:	6001      	str	r1, [r0, #0]
                                                    // Note: SVC must be lowest priority, which is 0xFF
    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 8000142:	4914      	ldr	r1, [pc, #80]	@ (8000194 <__tx_DBGHandler+0x2c>)
    LDR     r0, =0xE000E000                         // Build address of NVIC registers
 8000144:	4809      	ldr	r0, [pc, #36]	@ (800016c <__tx_DBGHandler+0x4>)
    LDR     r2, =0xD20                              //
 8000146:	4a14      	ldr	r2, [pc, #80]	@ (8000198 <__tx_DBGHandler+0x30>)
    ADD     r0, r0, r2                              //
 8000148:	4410      	add	r0, r2
    STR     r1, [r0]                                // Setup System Handlers 12-15 Priority Registers
 800014a:	6001      	str	r1, [r0, #0]
                                                    // Note: PnSV must be lowest priority, which is 0xFF

    /* Return to caller.  */
    BX      lr
 800014c:	4770      	bx	lr

0800014e <__tx_BadHandler>:

/* Define shells for each of the unused vectors.  */
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 800014e:	e7fe      	b.n	800014e <__tx_BadHandler>

08000150 <__tx_HardfaultHandler>:

/* added to catch the hardfault */
    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000150:	e7fe      	b.n	8000150 <__tx_HardfaultHandler>

08000152 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
// VOID InterruptHandler (VOID)
// {
    PUSH    {r0, lr}
 8000152:	b501      	push	{r0, lr}
    /* Do interrupt handler work here */
    /* BL <your C Function>.... */
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0, r1}
 8000154:	bc03      	pop	{r0, r1}
    MOV     lr, r1
 8000156:	468e      	mov	lr, r1
    BX      lr
 8000158:	4770      	bx	lr

0800015a <SysTick_Handler>:
__tx_SysTickHandler:
    .thumb_func
SysTick_Handler:
// VOID SysTick_Handler (VOID)
// {
    PUSH    {r0, lr}
 800015a:	b501      	push	{r0, lr}
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_enter             // Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800015c:	f000 f8a8 	bl	80002b0 <_tx_timer_interrupt>
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0, r1}
 8000160:	bc03      	pop	{r0, r1}
    MOV     lr, r1
 8000162:	468e      	mov	lr, r1
    BX      lr
 8000164:	4770      	bx	lr

08000166 <__tx_NMIHandler>:

/* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000166:	e7fe      	b.n	8000166 <__tx_NMIHandler>

08000168 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000168:	e7fe      	b.n	8000168 <__tx_DBGHandler>
 800016a:	0000      	.short	0x0000
    LDR     r0, =0xE000E000                         @ Build address of NVIC registers
 800016c:	e000e000 	.word	0xe000e000
    LDR     r2, =0xD08                              @ Offset to vector base register
 8000170:	00000d08 	.word	0x00000d08
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000174:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000178:	20011558 	.word	0x20011558
    LDR     r1, =SYSTICK_CYCLES
 800017c:	0000f9ff 	.word	0x0000f9ff
    LDR     r1, =0x7                                // Build SysTick Control Enable Value
 8000180:	00000007 	.word	0x00000007
    LDR     r1, =0x00000000                         // Rsrv, UsgF, BusF, MemM
 8000184:	00000000 	.word	0x00000000
    LDR     r2, =0xD18                              //
 8000188:	00000d18 	.word	0x00000d18
    LDR     r1, =0xFF000000                         // SVCl, Rsrv, Rsrv, Rsrv
 800018c:	ff000000 	.word	0xff000000
    LDR     r2, =0xD1C                              //
 8000190:	00000d1c 	.word	0x00000d1c
    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 8000194:	40ff0000 	.word	0x40ff0000
    LDR     r2, =0xD20                              //
 8000198:	00000d20 	.word	0x00000d20
 800019c:	00000000 	.word	0x00000000

080001a0 <_tx_thread_schedule>:
@       from the first schedule request. Subsequent scheduling occurs
@       from the PendSV handling routines below. */
@
@    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */
@
    MOVS    r0, #0                                  @ Build value for TX_FALSE
 80001a0:	2000      	movs	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         @ Build address of preempt disable flag
 80001a2:	4a26      	ldr	r2, [pc, #152]	@ (800023c <__tx_ts_ready+0xc>)
    STR     r0, [r2, #0]                            @ Clear preempt disable flag
 80001a4:	6010      	str	r0, [r2, #0]
@
@    /* Enable interrupts */
@
    CPSIE   i
 80001a6:	b662      	cpsie	i
@
@    /* Enter the scheduler for the first time.  */
@
    LDR     r0, =#0x10000000                        @ Load PENDSVSET bit
 80001a8:	4825      	ldr	r0, [pc, #148]	@ (8000240 <__tx_ts_ready+0x10>)
    LDR     r1, =#0xE000ED04                        @ Load NVIC base
 80001aa:	4926      	ldr	r1, [pc, #152]	@ (8000244 <__tx_ts_ready+0x14>)
    STR     r0, [r1]                                @ Set PENDSVBIT in ICSR
 80001ac:	6008      	str	r0, [r1, #0]
    DSB                                             @ Complete all memory accesses
 80001ae:	f3bf 8f4f 	dsb	sy
    ISB                                             @ Flush pipeline
 80001b2:	f3bf 8f6f 	isb	sy

080001b6 <__tx_wait_here>:
@
@    /* Wait here for the PendSV to take place.  */
@
__tx_wait_here:
    B       __tx_wait_here                          @ Wait for the PendSV to happen
 80001b6:	e7fe      	b.n	80001b6 <__tx_wait_here>

080001b8 <PendSV_Handler>:
    BL  _tx_execution_thread_exit                   @ Call the thread exit function
    POP     {r0, r1}                                @ Recover LR
    MOV     lr, r1                                  @
    CPSIE   i                                       @ Enable interrupts
#endif
    LDR     r0, =_tx_thread_current_ptr             @ Build current thread pointer address
 80001b8:	4823      	ldr	r0, [pc, #140]	@ (8000248 <__tx_ts_ready+0x18>)
    LDR     r2, =_tx_thread_execute_ptr             @ Build execute thread pointer address
 80001ba:	4a24      	ldr	r2, [pc, #144]	@ (800024c <__tx_ts_ready+0x1c>)
    MOVS    r3, #0                                  @ Build NULL value
 80001bc:	2300      	movs	r3, #0
    LDR     r1, [r0]                                @ Pickup current thread pointer
 80001be:	6801      	ldr	r1, [r0, #0]
@
@    /* Determine if there is a current thread to finish preserving.  */
@
    CMP     r1,#0                                   @ If NULL, skip preservation
 80001c0:	2900      	cmp	r1, #0
    BEQ     __tx_ts_new                             @
 80001c2:	d015      	beq.n	80001f0 <__tx_ts_new>
@
@    /* Recover PSP and preserve current thread context.  */
@
    STR     r3, [r0]                                @ Set _tx_thread_current_ptr to NULL
 80001c4:	6003      	str	r3, [r0, #0]
    MRS     r3, PSP                                 @ Pickup PSP pointer (thread's stack pointer)
 80001c6:	f3ef 8309 	mrs	r3, PSP
    SUBS    r3, r3, #16                             @ Allocate stack space
 80001ca:	3b10      	subs	r3, #16
    STM     r3!, {r4-r7}                            @ Save its remaining registers (M3 Instruction: STMDB r12!, {r4-r11})
 80001cc:	c3f0      	stmia	r3!, {r4, r5, r6, r7}
    MOV     r4,r8                                   @
 80001ce:	4644      	mov	r4, r8
    MOV     r5,r9                                   @
 80001d0:	464d      	mov	r5, r9
    MOV     r6,r10                                  @
 80001d2:	4656      	mov	r6, sl
    MOV     r7,r11                                  @
 80001d4:	465f      	mov	r7, fp
    SUBS    r3, r3, #32                             @ Allocate stack space
 80001d6:	3b20      	subs	r3, #32
    STM     r3!,{r4-r7}                             @
 80001d8:	c3f0      	stmia	r3!, {r4, r5, r6, r7}
    SUBS    r3, r3, #20                             @ Allocate stack space
 80001da:	3b14      	subs	r3, #20
    MOV     r5, lr                                  @ Move LR into R4
 80001dc:	4675      	mov	r5, lr
    STR     r5, [r3]                                @ Save LR
 80001de:	601d      	str	r5, [r3, #0]
    STR     r3, [r1, #8]                            @ Save its stack pointer
 80001e0:	608b      	str	r3, [r1, #8]
@
@    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */
@
    LDR     r4, =_tx_timer_time_slice               @ Build address of time-slice variable
 80001e2:	4c1b      	ldr	r4, [pc, #108]	@ (8000250 <__tx_ts_ready+0x20>)
    LDR     r5, [r4]                                @ Pickup current time-slice
 80001e4:	6825      	ldr	r5, [r4, #0]
    CMP     r5, #0                                  @ If not active, skip processing
 80001e6:	2d00      	cmp	r5, #0
    BEQ     __tx_ts_new                             @
 80001e8:	d002      	beq.n	80001f0 <__tx_ts_new>
@
@    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */
@
    STR     r5, [r1, #24]                           @ Save current time-slice
 80001ea:	618d      	str	r5, [r1, #24]
@
@    /* Clear the global time-slice.  */
@
    MOVS    r5, #0                                  @ Build clear value
 80001ec:	2500      	movs	r5, #0
    STR     r5, [r4]                                @ Clear time-slice
 80001ee:	6025      	str	r5, [r4, #0]

080001f0 <__tx_ts_new>:
@
__tx_ts_new:
@
@    /* Now we are looking for a new thread to execute!  */
@
    CPSID   i                                       @ Disable interrupts
 80001f0:	b672      	cpsid	i
    LDR     r1, [r2]                                @ Is there another thread ready to execute?
 80001f2:	6811      	ldr	r1, [r2, #0]
    CMP     r1, #0                                  @
 80001f4:	2900      	cmp	r1, #0
    BEQ     __tx_ts_wait                            @ No, skip to the wait processing
 80001f6:	d014      	beq.n	8000222 <__tx_ts_wait>
@
@    /* Yes, another thread is ready for else, make the current thread the new thread.  */
@
    STR     r1, [r0]                                @ Setup the current thread pointer to the new thread
 80001f8:	6001      	str	r1, [r0, #0]
    CPSIE   i                                       @ Enable interrupts
 80001fa:	b662      	cpsie	i

080001fc <__tx_ts_restore>:
@
@    /* Increment the thread run count.  */
@
__tx_ts_restore:
    LDR     r7, [r1, #4]                            @ Pickup the current thread run count
 80001fc:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               @ Build address of time-slice variable
 80001fe:	4c14      	ldr	r4, [pc, #80]	@ (8000250 <__tx_ts_ready+0x20>)
    LDR     r5, [r1, #24]                           @ Pickup thread's current time-slice
 8000200:	698d      	ldr	r5, [r1, #24]
    ADDS    r7, r7, #1                              @ Increment the thread run count
 8000202:	3701      	adds	r7, #1
    STR     r7, [r1, #4]                            @ Store the new run count
 8000204:	604f      	str	r7, [r1, #4]
@
@    /* Setup global time-slice with thread's current time-slice.  */
@
    STR     r5, [r4]                                @ Setup global time-slice
 8000206:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                @ Recover r3
#endif
@
@    /* Restore the thread context and PSP.  */
@
    LDR     r3, [r1, #8]                            @ Pickup thread's stack pointer
 8000208:	688b      	ldr	r3, [r1, #8]
    LDR     r5, [r3]                                @ Recover saved LR
 800020a:	681d      	ldr	r5, [r3, #0]
    ADDS    r3, r3, #4                              @ Position past LR
 800020c:	3304      	adds	r3, #4
    MOV     lr, r5                                  @ Restore LR
 800020e:	46ae      	mov	lr, r5
    LDM     r3!,{r4-r7}                             @ Recover thread's registers (r4-r11)
 8000210:	cbf0      	ldmia	r3!, {r4, r5, r6, r7}
    MOV     r11,r7                                  @
 8000212:	46bb      	mov	fp, r7
    MOV     r10,r6                                  @
 8000214:	46b2      	mov	sl, r6
    MOV     r9,r5                                   @
 8000216:	46a9      	mov	r9, r5
    MOV     r8,r4                                   @
 8000218:	46a0      	mov	r8, r4
    LDM     r3!,{r4-r7}                             @
 800021a:	cbf0      	ldmia	r3!, {r4, r5, r6, r7}
    MSR     PSP, r3                                 @ Setup the thread's stack pointer
 800021c:	f383 8809 	msr	PSP, r3
@
@    /* Return to thread.  */
@
    BX      lr                                      @ Return to thread!
 8000220:	4770      	bx	lr

08000222 <__tx_ts_wait>:
@    /* The following is the idle wait processing... in this case, no threads are ready for execution and the
@       system will simply be idle until an interrupt occurs that makes a thread ready. Note that interrupts
@       are disabled to allow use of WFI for waiting for a thread to arrive.  */
@
__tx_ts_wait:
    CPSID   i                                       @ Disable interrupts
 8000222:	b672      	cpsid	i
    LDR     r1, [r2]                                @ Pickup the next thread to execute pointer
 8000224:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                @ Store it in the current pointer
 8000226:	6001      	str	r1, [r0, #0]
    CMP     r1, #0                                  @ If non-NULL, a new thread is ready!
 8000228:	2900      	cmp	r1, #0
    BNE     __tx_ts_ready                           @
 800022a:	d101      	bne.n	8000230 <__tx_ts_ready>
    PUSH    {r0-r3}
    BL      tx_low_power_exit                       @ Exit low power mode
    POP     {r0-r3}
#endif

    CPSIE   i                                       @ Enable interrupts
 800022c:	b662      	cpsie	i
    B       __tx_ts_wait                            @ Loop to continue waiting
 800022e:	e7f8      	b.n	8000222 <__tx_ts_wait>

08000230 <__tx_ts_ready>:
@
@    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
@       already in the handler!  */
@
__tx_ts_ready:
    LDR     r7, =0x08000000                         @ Build clear PendSV value
 8000230:	4f08      	ldr	r7, [pc, #32]	@ (8000254 <__tx_ts_ready+0x24>)
    LDR     r5, =0xE000ED04                         @ Build base NVIC address
 8000232:	4d04      	ldr	r5, [pc, #16]	@ (8000244 <__tx_ts_ready+0x14>)
    STR     r7, [r5]                                @ Clear any PendSV
 8000234:	602f      	str	r7, [r5, #0]
@
@    /* Re-enable interrupts and restore new thread.  */
@
    CPSIE   i                                       @ Enable interrupts
 8000236:	b662      	cpsie	i
    B       __tx_ts_restore                         @ Restore the thread
 8000238:	e7e0      	b.n	80001fc <__tx_ts_restore>
 800023a:	0000      	.short	0x0000
    LDR     r2, =_tx_thread_preempt_disable         @ Build address of preempt disable flag
 800023c:	200115f4 	.word	0x200115f4
    LDR     r0, =#0x10000000                        @ Load PENDSVSET bit
 8000240:	10000000 	.word	0x10000000
    LDR     r1, =#0xE000ED04                        @ Load NVIC base
 8000244:	e000ed04 	.word	0xe000ed04
    LDR     r0, =_tx_thread_current_ptr             @ Build current thread pointer address
 8000248:	2001155c 	.word	0x2001155c
    LDR     r2, =_tx_thread_execute_ptr             @ Build execute thread pointer address
 800024c:	20011560 	.word	0x20011560
    LDR     r4, =_tx_timer_time_slice               @ Build address of time-slice variable
 8000250:	20011b60 	.word	0x20011b60
    LDR     r7, =0x08000000                         @ Build clear PendSV value
 8000254:	08000000 	.word	0x08000000
	...

08000260 <_tx_thread_stack_build>:
@                       pc          Initial value for pc
@                       xPSR        Initial value for xPSR
@
@    Stack Bottom: (higher memory address)  */
@
    LDR     r2, [r0, #16]                           @ Pickup end of stack area
 8000260:	6902      	ldr	r2, [r0, #16]
    MOVS    r3, #0x7                                @
 8000262:	2307      	movs	r3, #7
    BICS    r2, r2, r3                              @ Align frame for 8-byte alignment
 8000264:	439a      	bics	r2, r3
    SUBS    r2, r2, #68                             @ Subtract frame size
 8000266:	3a44      	subs	r2, #68	@ 0x44
    LDR     r3, =0xFFFFFFFD                         @ Build initial LR value
 8000268:	4b0b      	ldr	r3, [pc, #44]	@ (8000298 <_tx_thread_stack_build+0x38>)
    STR     r3, [r2, #0]                            @ Save on the stack
 800026a:	6013      	str	r3, [r2, #0]
@
@    /* Actually build the stack frame.  */
@
    MOVS    r3, #0                                  @ Build initial register value
 800026c:	2300      	movs	r3, #0
    STR     r3, [r2, #4]                            @ Store initial r8
 800026e:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            @ Store initial r9
 8000270:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           @ Store initial r10
 8000272:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           @ Store initial r11
 8000274:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           @ Store initial r4
 8000276:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           @ Store initial r5
 8000278:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           @ Store initial r6
 800027a:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           @ Store initial r7
 800027c:	6213      	str	r3, [r2, #32]
@
@    /* Hardware stack follows.  */
@
    STR     r3, [r2, #36]                           @ Store initial r0
 800027e:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           @ Store initial r1
 8000280:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           @ Store initial r2
 8000282:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           @ Store initial r3
 8000284:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           @ Store initial r12
 8000286:	6353      	str	r3, [r2, #52]	@ 0x34
    LDR     r3, =0xFFFFFFFF                         @ Poison EXC_RETURN value
 8000288:	4b04      	ldr	r3, [pc, #16]	@ (800029c <_tx_thread_stack_build+0x3c>)
    STR     r3, [r2, #56]                           @ Store initial lr
 800028a:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           @ Store initial pc
 800028c:	63d1      	str	r1, [r2, #60]	@ 0x3c
    LDR     r3, =0x01000000                         @ Only T-bit need be set
 800028e:	4b04      	ldr	r3, [pc, #16]	@ (80002a0 <_tx_thread_stack_build+0x40>)
    STR     r3, [r2, #64]                           @ Store initial xPSR
 8000290:	6413      	str	r3, [r2, #64]	@ 0x40
@
@    /* Setup stack pointer.  */
@    thread_ptr -> tx_thread_stack_ptr =  r2;
@
    STR     r2, [r0, #8]                            @ Save stack pointer in thread's
 8000292:	6082      	str	r2, [r0, #8]
                                                    @   control block
    BX      lr                                      @ Return to caller
 8000294:	4770      	bx	lr
 8000296:	0000      	.short	0x0000
    LDR     r3, =0xFFFFFFFD                         @ Build initial LR value
 8000298:	fffffffd 	.word	0xfffffffd
    LDR     r3, =0xFFFFFFFF                         @ Poison EXC_RETURN value
 800029c:	ffffffff 	.word	0xffffffff
    LDR     r3, =0x01000000                         @ Only T-bit need be set
 80002a0:	01000000 	.word	0x01000000
	...

080002b0 <_tx_timer_interrupt>:
@       for use.  */
@
@    /* Increment the system clock.  */
@    _tx_timer_system_clock++;
@
    LDR     r1, =_tx_timer_system_clock             @ Pickup address of system clock
 80002b0:	4923      	ldr	r1, [pc, #140]	@ (8000340 <__tx_timer_nothing_expired+0x8>)
    LDR     r0, [r1, #0]                            @ Pickup system clock
 80002b2:	6808      	ldr	r0, [r1, #0]
    ADDS    r0, r0, #1                              @ Increment system clock
 80002b4:	3001      	adds	r0, #1
    STR     r0, [r1, #0]                            @ Store new system clock
 80002b6:	6008      	str	r0, [r1, #0]
@
@    /* Test for time-slice expiration.  */
@    if (_tx_timer_time_slice)
@    {
@
    LDR     r3, =_tx_timer_time_slice               @ Pickup address of time-slice
 80002b8:	4b22      	ldr	r3, [pc, #136]	@ (8000344 <__tx_timer_nothing_expired+0xc>)
    LDR     r2, [r3, #0]                            @ Pickup time-slice
 80002ba:	681a      	ldr	r2, [r3, #0]
    CMP     r2, #0                                  @ Is it non-active?
 80002bc:	2a00      	cmp	r2, #0
    BEQ     __tx_timer_no_time_slice                @ Yes, skip time-slice processing
 80002be:	d006      	beq.n	80002ce <__tx_timer_no_time_slice>
@
@       /* Decrement the time_slice.  */
@       _tx_timer_time_slice--;
@
    SUBS    r2, r2, #1                              @ Decrement the time-slice
 80002c0:	3a01      	subs	r2, #1
    STR     r2, [r3, #0]                            @ Store new time-slice value
 80002c2:	601a      	str	r2, [r3, #0]
@
@       /* Check for expiration.  */
@       if (__tx_timer_time_slice == 0)
@
    CMP     r2, #0                                  @ Has it expired?
 80002c4:	2a00      	cmp	r2, #0
    BNE     __tx_timer_no_time_slice                @ No, skip expiration processing
 80002c6:	d102      	bne.n	80002ce <__tx_timer_no_time_slice>
@
@       /* Set the time-slice expired flag.  */
@       _tx_timer_expired_time_slice =  TX_TRUE;
@
    LDR     r3, =_tx_timer_expired_time_slice       @ Pickup address of expired flag
 80002c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000348 <__tx_timer_nothing_expired+0x10>)
    MOVS    r0, #1                                  @ Build expired value
 80002ca:	2001      	movs	r0, #1
    STR     r0, [r3, #0]                            @ Set time-slice expiration flag
 80002cc:	6018      	str	r0, [r3, #0]

080002ce <__tx_timer_no_time_slice>:
@
@    /* Test for timer expiration.  */
@    if (*_tx_timer_current_ptr)
@    {
@
    LDR     r1, =_tx_timer_current_ptr              @ Pickup current timer pointer address
 80002ce:	491f      	ldr	r1, [pc, #124]	@ (800034c <__tx_timer_nothing_expired+0x14>)
    LDR     r0, [r1, #0]                            @ Pickup current timer
 80002d0:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            @ Pickup timer list entry
 80002d2:	6802      	ldr	r2, [r0, #0]
    CMP     r2, #0                                  @ Is there anything in the list?
 80002d4:	2a00      	cmp	r2, #0
    BEQ     __tx_timer_no_timer                     @ No, just increment the timer
 80002d6:	d003      	beq.n	80002e0 <__tx_timer_no_timer>
@
@        /* Set expiration flag.  */
@        _tx_timer_expired =  TX_TRUE;
@
    LDR     r3, =_tx_timer_expired                  @ Pickup expiration flag address
 80002d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000350 <__tx_timer_nothing_expired+0x18>)
    MOVS    r2, #1                                  @ Build expired value
 80002da:	2201      	movs	r2, #1
    STR     r2, [r3, #0]                            @ Set expired flag
 80002dc:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         @ Finished timer processing
 80002de:	e007      	b.n	80002f0 <__tx_timer_done>

080002e0 <__tx_timer_no_timer>:
__tx_timer_no_timer:
@
@        /* No timer expired, increment the timer pointer.  */
@        _tx_timer_current_ptr++;
@
    ADDS    r0, r0, #4                              @ Move to next timer
 80002e0:	3004      	adds	r0, #4
@
@        /* Check for wrap-around.  */
@        if (_tx_timer_current_ptr == _tx_timer_list_end)
@
    LDR     r3, =_tx_timer_list_end                 @ Pickup addr of timer list end
 80002e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000354 <__tx_timer_nothing_expired+0x1c>)
    LDR     r2, [r3, #0]                            @ Pickup list end
 80002e4:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  @ Are we at list end?
 80002e6:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    @ No, skip wrap-around logic
 80002e8:	d101      	bne.n	80002ee <__tx_timer_skip_wrap>
@
@            /* Wrap to beginning of list.  */
@            _tx_timer_current_ptr =  _tx_timer_list_start;
@
    LDR     r3, =_tx_timer_list_start               @ Pickup addr of timer list start
 80002ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000358 <__tx_timer_nothing_expired+0x20>)
    LDR     r0, [r3, #0]                            @ Set current pointer to list start
 80002ec:	6818      	ldr	r0, [r3, #0]

080002ee <__tx_timer_skip_wrap>:
@
__tx_timer_skip_wrap:
@
    STR     r0, [r1, #0]                            @ Store new current timer pointer
 80002ee:	6008      	str	r0, [r1, #0]

080002f0 <__tx_timer_done>:
@
@    /* See if anything has expired.  */
@    if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
@    {
@
    LDR     r3, =_tx_timer_expired_time_slice       @ Pickup addr of expired flag
 80002f0:	4b15      	ldr	r3, [pc, #84]	@ (8000348 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            @ Pickup time-slice expired flag
 80002f2:	681a      	ldr	r2, [r3, #0]
    CMP     r2, #0                                  @ Did a time-slice expire?
 80002f4:	2a00      	cmp	r2, #0
    BNE     __tx_something_expired                  @ If non-zero, time-slice expired
 80002f6:	d103      	bne.n	8000300 <__tx_something_expired>
    LDR     r1, =_tx_timer_expired                  @ Pickup addr of other expired flag
 80002f8:	4915      	ldr	r1, [pc, #84]	@ (8000350 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            @ Pickup timer expired flag
 80002fa:	6808      	ldr	r0, [r1, #0]
    CMP     r0, #0                                  @ Did a timer expire?
 80002fc:	2800      	cmp	r0, #0
    BEQ     __tx_timer_nothing_expired              @ No, nothing expired
 80002fe:	d01b      	beq.n	8000338 <__tx_timer_nothing_expired>

08000300 <__tx_something_expired>:
@
__tx_something_expired:
@
@
    PUSH    {r0, lr}                                @ Save the lr register on the stack
 8000300:	b501      	push	{r0, lr}
@
@    /* Did a timer expire?  */
@    if (_tx_timer_expired)
@    {
@
    LDR     r1, =_tx_timer_expired                  @ Pickup addr of expired flag
 8000302:	4913      	ldr	r1, [pc, #76]	@ (8000350 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            @ Pickup timer expired flag
 8000304:	6808      	ldr	r0, [r1, #0]
    CMP     r0, #0                                  @ Check for timer expiration
 8000306:	2800      	cmp	r0, #0
    BEQ     __tx_timer_dont_activate                @ If not set, skip timer activation
 8000308:	d001      	beq.n	800030e <__tx_timer_dont_activate>
@
@        /* Process timer expiration.  */
@        _tx_timer_expiration_process()@
@
    BL      _tx_timer_expiration_process            @ Call the timer expiration handling routine
 800030a:	f012 fffb 	bl	8013304 <_tx_timer_expiration_process>

0800030e <__tx_timer_dont_activate>:
@
@    /* Did time slice expire?  */
@    if (_tx_timer_expired_time_slice)
@    {
@
    LDR     r3, =_tx_timer_expired_time_slice       @ Pickup addr of time-slice expired
 800030e:	4b0e      	ldr	r3, [pc, #56]	@ (8000348 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            @ Pickup the actual flag
 8000310:	681a      	ldr	r2, [r3, #0]
    CMP     r2, #0                                  @ See if the flag is set
 8000312:	2a00      	cmp	r2, #0
    BEQ     __tx_timer_not_ts_expiration            @ No, skip time-slice processing
 8000314:	d00e      	beq.n	8000334 <__tx_timer_not_ts_expiration>
@
@        /* Time slice interrupted thread.  */
@        _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   @ Call time-slice processing
 8000316:	f012 ff51 	bl	80131bc <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         @ Build address of preempt disable flag
 800031a:	4810      	ldr	r0, [pc, #64]	@ (800035c <__tx_timer_nothing_expired+0x24>)
    LDR     r1, [r0]                                @ Is the preempt disable flag set?
 800031c:	6801      	ldr	r1, [r0, #0]
    CMP     r1, #0                                  @
 800031e:	2900      	cmp	r1, #0
    BNE     __tx_timer_skip_time_slice              @ Yes, skip the PendSV logic
 8000320:	d108      	bne.n	8000334 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             @ Build current thread pointer address
 8000322:	480f      	ldr	r0, [pc, #60]	@ (8000360 <__tx_timer_nothing_expired+0x28>)
    LDR     r1, [r0]                                @ Pickup the current thread pointer
 8000324:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             @ Build execute thread pointer address
 8000326:	4a0f      	ldr	r2, [pc, #60]	@ (8000364 <__tx_timer_nothing_expired+0x2c>)
    LDR     r3, [r2]                                @ Pickup the execute thread pointer
 8000328:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         @ Build address of control register
 800032a:	480f      	ldr	r0, [pc, #60]	@ (8000368 <__tx_timer_nothing_expired+0x30>)
    LDR     r2, =0x10000000                         @ Build value for PendSV bit
 800032c:	4a0f      	ldr	r2, [pc, #60]	@ (800036c <__tx_timer_nothing_expired+0x34>)
    CMP     r1, r3                                  @ Are they the same?
 800032e:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              @ If the same, there was no time-slice performed
 8000330:	d000      	beq.n	8000334 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                @ Not the same, issue the PendSV for preemption
 8000332:	6002      	str	r2, [r0, #0]

08000334 <__tx_timer_not_ts_expiration>:
@
@    }
@
__tx_timer_not_ts_expiration:
@
    POP   {r0, r1}                                  @ Recover lr register (r0 is just there for
 8000334:	bc03      	pop	{r0, r1}
    MOV   lr, r1                                    @   the 8-byte stack alignment
 8000336:	468e      	mov	lr, r1

08000338 <__tx_timer_nothing_expired>:
@
@    }
@
__tx_timer_nothing_expired:

    DSB                                             @ Complete all memory access
 8000338:	f3bf 8f4f 	dsb	sy
    BX      lr                                      @ Return to caller
 800033c:	4770      	bx	lr
 800033e:	0000      	.short	0x0000
    LDR     r1, =_tx_timer_system_clock             @ Pickup address of system clock
 8000340:	20011600 	.word	0x20011600
    LDR     r3, =_tx_timer_time_slice               @ Pickup address of time-slice
 8000344:	20011b60 	.word	0x20011b60
    LDR     r3, =_tx_timer_expired_time_slice       @ Pickup address of expired flag
 8000348:	20011604 	.word	0x20011604
    LDR     r1, =_tx_timer_current_ptr              @ Pickup current timer pointer address
 800034c:	20011690 	.word	0x20011690
    LDR     r3, =_tx_timer_expired                  @ Pickup expiration flag address
 8000350:	20011694 	.word	0x20011694
    LDR     r3, =_tx_timer_list_end                 @ Pickup addr of timer list end
 8000354:	2001168c 	.word	0x2001168c
    LDR     r3, =_tx_timer_list_start               @ Pickup addr of timer list start
 8000358:	20011688 	.word	0x20011688
    LDR     r0, =_tx_thread_preempt_disable         @ Build address of preempt disable flag
 800035c:	200115f4 	.word	0x200115f4
    LDR     r0, =_tx_thread_current_ptr             @ Build current thread pointer address
 8000360:	2001155c 	.word	0x2001155c
    LDR     r2, =_tx_thread_execute_ptr             @ Build execute thread pointer address
 8000364:	20011560 	.word	0x20011560
    LDR     r0, =0xE000ED04                         @ Build address of control register
 8000368:	e000ed04 	.word	0xe000ed04
    LDR     r2, =0x10000000                         @ Build value for PendSV bit
 800036c:	10000000 	.word	0x10000000

08000370 <USBPD_CAD_Init>:
 8000370:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 8000372:	b082      	sub	sp, #8
 8000374:	0015      	movs	r5, r2
 8000376:	001e      	movs	r6, r3
 8000378:	2400      	movs	r4, #0
 800037a:	4668      	mov	r0, sp
 800037c:	7a00      	ldrb	r0, [r0, #8]
 800037e:	2803      	cmp	r0, #3
 8000380:	d301      	bcc.n	8000386 <USBPD_CAD_Init+0x16>
 8000382:	2401      	movs	r4, #1
 8000384:	e01f      	b.n	80003c6 <USBPD_CAD_Init+0x56>
 8000386:	9100      	str	r1, [sp, #0]
 8000388:	2900      	cmp	r1, #0
 800038a:	d101      	bne.n	8000390 <USBPD_CAD_Init+0x20>
 800038c:	2402      	movs	r4, #2
 800038e:	e01a      	b.n	80003c6 <USBPD_CAD_Init+0x56>
 8000390:	200c      	movs	r0, #12
 8000392:	f01e fead 	bl	801f0f0 <malloc>
 8000396:	0007      	movs	r7, r0
 8000398:	d101      	bne.n	800039e <USBPD_CAD_Init+0x2e>
 800039a:	2403      	movs	r4, #3
 800039c:	e013      	b.n	80003c6 <USBPD_CAD_Init+0x56>
 800039e:	210c      	movs	r1, #12
 80003a0:	f01e ffb3 	bl	801f30a <__aeabi_memclr>
 80003a4:	603e      	str	r6, [r7, #0]
 80003a6:	723c      	strb	r4, [r7, #8]
 80003a8:	9800      	ldr	r0, [sp, #0]
 80003aa:	6078      	str	r0, [r7, #4]
 80003ac:	484a      	ldr	r0, [pc, #296]	@ (80004d8 <.text_6>)
 80003ae:	4669      	mov	r1, sp
 80003b0:	7a09      	ldrb	r1, [r1, #8]
 80003b2:	0089      	lsls	r1, r1, #2
 80003b4:	5047      	str	r7, [r0, r1]
 80003b6:	9800      	ldr	r0, [sp, #0]
 80003b8:	6843      	ldr	r3, [r0, #4]
 80003ba:	0032      	movs	r2, r6
 80003bc:	0029      	movs	r1, r5
 80003be:	4668      	mov	r0, sp
 80003c0:	7a00      	ldrb	r0, [r0, #8]
 80003c2:	f014 fad5 	bl	8014970 <CAD_Init>
 80003c6:	0020      	movs	r0, r4
 80003c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080003ca <USBPD_CAD_PortEnable>:
 80003ca:	2803      	cmp	r0, #3
 80003cc:	d203      	bcs.n	80003d6 <USBPD_CAD_PortEnable+0xc>
 80003ce:	4a42      	ldr	r2, [pc, #264]	@ (80004d8 <.text_6>)
 80003d0:	0080      	lsls	r0, r0, #2
 80003d2:	5810      	ldr	r0, [r2, r0]
 80003d4:	7201      	strb	r1, [r0, #8]
 80003d6:	4770      	bx	lr

080003d8 <USBPD_CAD_Process>:
 80003d8:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 80003da:	2400      	movs	r4, #0
 80003dc:	4669      	mov	r1, sp
 80003de:	700c      	strb	r4, [r1, #0]
 80003e0:	9401      	str	r4, [sp, #4]
 80003e2:	2500      	movs	r5, #0
 80003e4:	43ed      	mvns	r5, r5
 80003e6:	4f3d      	ldr	r7, [pc, #244]	@ (80004dc <.text_7>)
 80003e8:	483b      	ldr	r0, [pc, #236]	@ (80004d8 <.text_6>)
 80003ea:	00a1      	lsls	r1, r4, #2
 80003ec:	1846      	adds	r6, r0, r1
 80003ee:	6830      	ldr	r0, [r6, #0]
 80003f0:	2800      	cmp	r0, #0
 80003f2:	d06c      	beq.n	80004ce <USBPD_CAD_Process+0xf6>
 80003f4:	7a00      	ldrb	r0, [r0, #8]
 80003f6:	2801      	cmp	r0, #1
 80003f8:	d169      	bne.n	80004ce <USBPD_CAD_Process+0xf6>
 80003fa:	aa01      	add	r2, sp, #4
 80003fc:	4669      	mov	r1, sp
 80003fe:	b2e0      	uxtb	r0, r4
 8000400:	f014 fd24 	bl	8014e4c <CAD_StateMachine>
 8000404:	42a8      	cmp	r0, r5
 8000406:	d800      	bhi.n	800040a <USBPD_CAD_Process+0x32>
 8000408:	0005      	movs	r5, r0
 800040a:	4668      	mov	r0, sp
 800040c:	7800      	ldrb	r0, [r0, #0]
 800040e:	2801      	cmp	r0, #1
 8000410:	d004      	beq.n	800041c <USBPD_CAD_Process+0x44>
 8000412:	2802      	cmp	r0, #2
 8000414:	d012      	beq.n	800043c <USBPD_CAD_Process+0x64>
 8000416:	2804      	cmp	r0, #4
 8000418:	d010      	beq.n	800043c <USBPD_CAD_Process+0x64>
 800041a:	e040      	b.n	800049e <USBPD_CAD_Process+0xc6>
 800041c:	6830      	ldr	r0, [r6, #0]
 800041e:	6801      	ldr	r1, [r0, #0]
 8000420:	680a      	ldr	r2, [r1, #0]
 8000422:	4b2f      	ldr	r3, [pc, #188]	@ (80004e0 <.text_8>)
 8000424:	4013      	ands	r3, r2
 8000426:	600b      	str	r3, [r1, #0]
 8000428:	6801      	ldr	r1, [r0, #0]
 800042a:	680a      	ldr	r2, [r1, #0]
 800042c:	23c0      	movs	r3, #192	@ 0xc0
 800042e:	439a      	bics	r2, r3
 8000430:	600a      	str	r2, [r1, #0]
 8000432:	6800      	ldr	r0, [r0, #0]
 8000434:	6801      	ldr	r1, [r0, #0]
 8000436:	4039      	ands	r1, r7
 8000438:	6001      	str	r1, [r0, #0]
 800043a:	e034      	b.n	80004a6 <USBPD_CAD_Process+0xce>
 800043c:	6830      	ldr	r0, [r6, #0]
 800043e:	9901      	ldr	r1, [sp, #4]
 8000440:	2901      	cmp	r1, #1
 8000442:	6801      	ldr	r1, [r0, #0]
 8000444:	680a      	ldr	r2, [r1, #0]
 8000446:	d103      	bne.n	8000450 <USBPD_CAD_Process+0x78>
 8000448:	403a      	ands	r2, r7
 800044a:	2380      	movs	r3, #128	@ 0x80
 800044c:	01db      	lsls	r3, r3, #7
 800044e:	e002      	b.n	8000456 <USBPD_CAD_Process+0x7e>
 8000450:	403a      	ands	r2, r7
 8000452:	2380      	movs	r3, #128	@ 0x80
 8000454:	019b      	lsls	r3, r3, #6
 8000456:	4313      	orrs	r3, r2
 8000458:	600b      	str	r3, [r1, #0]
 800045a:	6801      	ldr	r1, [r0, #0]
 800045c:	680b      	ldr	r3, [r1, #0]
 800045e:	22c0      	movs	r2, #192	@ 0xc0
 8000460:	4393      	bics	r3, r2
 8000462:	469c      	mov	ip, r3
 8000464:	9a01      	ldr	r2, [sp, #4]
 8000466:	0193      	lsls	r3, r2, #6
 8000468:	22c0      	movs	r2, #192	@ 0xc0
 800046a:	401a      	ands	r2, r3
 800046c:	4663      	mov	r3, ip
 800046e:	431a      	orrs	r2, r3
 8000470:	600a      	str	r2, [r1, #0]
 8000472:	6801      	ldr	r1, [r0, #0]
 8000474:	680a      	ldr	r2, [r1, #0]
 8000476:	2380      	movs	r3, #128	@ 0x80
 8000478:	015b      	lsls	r3, r3, #5
 800047a:	4313      	orrs	r3, r2
 800047c:	600b      	str	r3, [r1, #0]
 800047e:	6800      	ldr	r0, [r0, #0]
 8000480:	6801      	ldr	r1, [r0, #0]
 8000482:	074a      	lsls	r2, r1, #29
 8000484:	0fd2      	lsrs	r2, r2, #31
 8000486:	d103      	bne.n	8000490 <USBPD_CAD_Process+0xb8>
 8000488:	2208      	movs	r2, #8
 800048a:	4391      	bics	r1, r2
 800048c:	6001      	str	r1, [r0, #0]
 800048e:	e002      	b.n	8000496 <USBPD_CAD_Process+0xbe>
 8000490:	2208      	movs	r2, #8
 8000492:	430a      	orrs	r2, r1
 8000494:	6002      	str	r2, [r0, #0]
 8000496:	2168      	movs	r1, #104	@ 0x68
 8000498:	b2e0      	uxtb	r0, r4
 800049a:	f000 f925 	bl	80006e8 <USBPD_PE_Notification>
 800049e:	4668      	mov	r0, sp
 80004a0:	7800      	ldrb	r0, [r0, #0]
 80004a2:	2800      	cmp	r0, #0
 80004a4:	d013      	beq.n	80004ce <USBPD_CAD_Process+0xf6>
 80004a6:	9a01      	ldr	r2, [sp, #4]
 80004a8:	4668      	mov	r0, sp
 80004aa:	7801      	ldrb	r1, [r0, #0]
 80004ac:	b2e0      	uxtb	r0, r4
 80004ae:	6833      	ldr	r3, [r6, #0]
 80004b0:	685b      	ldr	r3, [r3, #4]
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	4798      	blx	r3
 80004b6:	4668      	mov	r0, sp
 80004b8:	7800      	ldrb	r0, [r0, #0]
 80004ba:	2801      	cmp	r0, #1
 80004bc:	d003      	beq.n	80004c6 <USBPD_CAD_Process+0xee>
 80004be:	4668      	mov	r0, sp
 80004c0:	7800      	ldrb	r0, [r0, #0]
 80004c2:	2803      	cmp	r0, #3
 80004c4:	d103      	bne.n	80004ce <USBPD_CAD_Process+0xf6>
 80004c6:	2169      	movs	r1, #105	@ 0x69
 80004c8:	b2e0      	uxtb	r0, r4
 80004ca:	f000 f90d 	bl	80006e8 <USBPD_PE_Notification>
 80004ce:	1c64      	adds	r4, r4, #1
 80004d0:	2c03      	cmp	r4, #3
 80004d2:	d389      	bcc.n	80003e8 <USBPD_CAD_Process+0x10>
 80004d4:	0028      	movs	r0, r5
 80004d6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080004d8 <.text_6>:
 80004d8:	20000270 	.word	0x20000270

080004dc <.text_7>:
 80004dc:	ffff9fff 	.word	0xffff9fff

080004e0 <.text_8>:
 80004e0:	ffffefff 	.word	0xffffefff

080004e4 <USBPD_CAD_AssertRd>:
 80004e4:	b510      	push	{r4, lr}
 80004e6:	0004      	movs	r4, r0
 80004e8:	f016 fe26 	bl	8017138 <USBPDM1_DeAssertRp>
 80004ec:	0020      	movs	r0, r4
 80004ee:	f016 fe2d 	bl	801714c <USBPDM1_AssertRd>
 80004f2:	bd10      	pop	{r4, pc}

080004f4 <USBPD_CAD_AssertRp>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	0004      	movs	r4, r0
 80004f8:	f016 fece 	bl	8017298 <USBPDM1_DeAssertRd>
 80004fc:	0020      	movs	r0, r4
 80004fe:	f016 fd63 	bl	8016fc8 <USBPDM1_AssertRp>
 8000502:	bd10      	pop	{r4, pc}

08000504 <USBPD_CAD_EnterErrorRecovery>:
 8000504:	b580      	push	{r7, lr}
 8000506:	f014 fb3d 	bl	8014b84 <CAD_Enter_ErrorRecovery>
 800050a:	bd01      	pop	{r0, pc}

0800050c <USBPD_CAD_SRC_SetRpResistor>:
 800050c:	b510      	push	{r4, lr}
 800050e:	2404      	movs	r4, #4
 8000510:	f014 fb9e 	bl	8014c50 <CAD_Set_ResistorRp>
 8000514:	2800      	cmp	r0, #0
 8000516:	d100      	bne.n	800051a <USBPD_CAD_SRC_SetRpResistor+0xe>
 8000518:	2400      	movs	r4, #0
 800051a:	0020      	movs	r0, r4
 800051c:	bd10      	pop	{r4, pc}

0800051e <USBPD_CAD_SetRpResistor>:
 800051e:	b580      	push	{r7, lr}
 8000520:	f7ff fff4 	bl	800050c <USBPD_CAD_SRC_SetRpResistor>
 8000524:	bd02      	pop	{r1, pc}

08000526 <USBPD_CAD_GetMemoryConsumption>:
 8000526:	2024      	movs	r0, #36	@ 0x24
 8000528:	4770      	bx	lr
	...

0800052c <USBPD_PE_Init>:
 800052c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800052e:	000e      	movs	r6, r1
 8000530:	0017      	movs	r7, r2
 8000532:	001c      	movs	r4, r3
 8000534:	6871      	ldr	r1, [r6, #4]
 8000536:	070a      	lsls	r2, r1, #28
 8000538:	0fd2      	lsrs	r2, r2, #31
 800053a:	d002      	beq.n	8000542 <USBPD_PE_Init+0x16>
 800053c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800053e:	2900      	cmp	r1, #0
 8000540:	d002      	beq.n	8000548 <USBPD_PE_Init+0x1c>
 8000542:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8000544:	2900      	cmp	r1, #0
 8000546:	d101      	bne.n	800054c <USBPD_PE_Init+0x20>
 8000548:	241b      	movs	r4, #27
 800054a:	e04a      	b.n	80005e2 <USBPD_PE_Init+0xb6>
 800054c:	4669      	mov	r1, sp
 800054e:	7008      	strb	r0, [r1, #0]
 8000550:	4668      	mov	r0, sp
 8000552:	7800      	ldrb	r0, [r0, #0]
 8000554:	2803      	cmp	r0, #3
 8000556:	d301      	bcc.n	800055c <USBPD_PE_Init+0x30>
 8000558:	2417      	movs	r4, #23
 800055a:	e042      	b.n	80005e2 <USBPD_PE_Init+0xb6>
 800055c:	2096      	movs	r0, #150	@ 0x96
 800055e:	00c0      	lsls	r0, r0, #3
 8000560:	f01e fdc6 	bl	801f0f0 <malloc>
 8000564:	0005      	movs	r5, r0
 8000566:	d101      	bne.n	800056c <USBPD_PE_Init+0x40>
 8000568:	2416      	movs	r4, #22
 800056a:	e03a      	b.n	80005e2 <USBPD_PE_Init+0xb6>
 800056c:	2196      	movs	r1, #150	@ 0x96
 800056e:	00c9      	lsls	r1, r1, #3
 8000570:	f01e fecb 	bl	801f30a <__aeabi_memclr>
 8000574:	487a      	ldr	r0, [pc, #488]	@ (8000760 <.text_16>)
 8000576:	4669      	mov	r1, sp
 8000578:	7809      	ldrb	r1, [r1, #0]
 800057a:	0089      	lsls	r1, r1, #2
 800057c:	5045      	str	r5, [r0, r1]
 800057e:	602e      	str	r6, [r5, #0]
 8000580:	606f      	str	r7, [r5, #4]
 8000582:	4668      	mov	r0, sp
 8000584:	7800      	ldrb	r0, [r0, #0]
 8000586:	7428      	strb	r0, [r5, #16]
 8000588:	60ac      	str	r4, [r5, #8]
 800058a:	4876      	ldr	r0, [pc, #472]	@ (8000764 <.text_17>)
 800058c:	182b      	adds	r3, r5, r0
 800058e:	4876      	ldr	r0, [pc, #472]	@ (8000768 <.text_18>)
 8000590:	182a      	adds	r2, r5, r0
 8000592:	0031      	movs	r1, r6
 8000594:	4668      	mov	r0, sp
 8000596:	7800      	ldrb	r0, [r0, #0]
 8000598:	f005 f98c 	bl	80058b4 <USBPD_PRL_Init>
 800059c:	0004      	movs	r4, r0
 800059e:	d120      	bne.n	80005e2 <USBPD_PE_Init+0xb6>
 80005a0:	6868      	ldr	r0, [r5, #4]
 80005a2:	6801      	ldr	r1, [r0, #0]
 80005a4:	2703      	movs	r7, #3
 80005a6:	682a      	ldr	r2, [r5, #0]
 80005a8:	6852      	ldr	r2, [r2, #4]
 80005aa:	0753      	lsls	r3, r2, #29
 80005ac:	0fdb      	lsrs	r3, r3, #31
 80005ae:	d006      	beq.n	80005be <USBPD_PE_Init+0x92>
 80005b0:	2208      	movs	r2, #8
 80005b2:	430a      	orrs	r2, r1
 80005b4:	6002      	str	r2, [r0, #0]
 80005b6:	6873      	ldr	r3, [r6, #4]
 80005b8:	403b      	ands	r3, r7
 80005ba:	2201      	movs	r2, #1
 80005bc:	e005      	b.n	80005ca <USBPD_PE_Init+0x9e>
 80005be:	2208      	movs	r2, #8
 80005c0:	4391      	bics	r1, r2
 80005c2:	6001      	str	r1, [r0, #0]
 80005c4:	6873      	ldr	r3, [r6, #4]
 80005c6:	403b      	ands	r3, r7
 80005c8:	2200      	movs	r2, #0
 80005ca:	4611      	mov	r1, r2
 80005cc:	4668      	mov	r0, sp
 80005ce:	7800      	ldrb	r0, [r0, #0]
 80005d0:	f005 f9ab 	bl	800592a <USBPD_PRL_SetHeader>
 80005d4:	6870      	ldr	r0, [r6, #4]
 80005d6:	4007      	ands	r7, r0
 80005d8:	0039      	movs	r1, r7
 80005da:	4668      	mov	r0, sp
 80005dc:	7800      	ldrb	r0, [r0, #0]
 80005de:	f005 f9e2 	bl	80059a6 <USBPD_PRL_CBL_SetHeaderSpecification>
 80005e2:	0020      	movs	r0, r4
 80005e4:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

080005e6 <USBPD_PE_TimerCounter>:
 80005e6:	495e      	ldr	r1, [pc, #376]	@ (8000760 <.text_16>)
 80005e8:	0080      	lsls	r0, r0, #2
 80005ea:	5808      	ldr	r0, [r1, r0]
 80005ec:	49b4      	ldr	r1, [pc, #720]	@ (80008c0 <.text_20>)
 80005ee:	084a      	lsrs	r2, r1, #1
 80005f0:	8bc3      	ldrh	r3, [r0, #30]
 80005f2:	4213      	tst	r3, r2
 80005f4:	d002      	beq.n	80005fc <USBPD_PE_TimerCounter+0x16>
 80005f6:	8bc3      	ldrh	r3, [r0, #30]
 80005f8:	185b      	adds	r3, r3, r1
 80005fa:	83c3      	strh	r3, [r0, #30]
 80005fc:	8c03      	ldrh	r3, [r0, #32]
 80005fe:	4213      	tst	r3, r2
 8000600:	d002      	beq.n	8000608 <USBPD_PE_TimerCounter+0x22>
 8000602:	8c03      	ldrh	r3, [r0, #32]
 8000604:	185b      	adds	r3, r3, r1
 8000606:	8403      	strh	r3, [r0, #32]
 8000608:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 800060a:	4213      	tst	r3, r2
 800060c:	d002      	beq.n	8000614 <USBPD_PE_TimerCounter+0x2e>
 800060e:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 8000610:	185b      	adds	r3, r3, r1
 8000612:	84c3      	strh	r3, [r0, #38]	@ 0x26
 8000614:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8000616:	4213      	tst	r3, r2
 8000618:	d002      	beq.n	8000620 <USBPD_PE_TimerCounter+0x3a>
 800061a:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 800061c:	185b      	adds	r3, r3, r1
 800061e:	8443      	strh	r3, [r0, #34]	@ 0x22
 8000620:	8c83      	ldrh	r3, [r0, #36]	@ 0x24
 8000622:	4213      	tst	r3, r2
 8000624:	d002      	beq.n	800062c <USBPD_PE_TimerCounter+0x46>
 8000626:	8c82      	ldrh	r2, [r0, #36]	@ 0x24
 8000628:	1851      	adds	r1, r2, r1
 800062a:	8481      	strh	r1, [r0, #36]	@ 0x24
 800062c:	4770      	bx	lr

0800062e <USBPD_PE_TimerCounteUpdate>:
 800062e:	b570      	push	{r4, r5, r6, lr}
 8000630:	000e      	movs	r6, r1
 8000632:	494b      	ldr	r1, [pc, #300]	@ (8000760 <.text_16>)
 8000634:	0080      	lsls	r0, r0, #2
 8000636:	580c      	ldr	r4, [r1, r0]
 8000638:	2180      	movs	r1, #128	@ 0x80
 800063a:	0209      	lsls	r1, r1, #8
 800063c:	428e      	cmp	r6, r1
 800063e:	da28      	bge.n	8000692 <USBPD_PE_TimerCounteUpdate+0x64>
 8000640:	1e4d      	subs	r5, r1, #1
 8000642:	8be0      	ldrh	r0, [r4, #30]
 8000644:	4228      	tst	r0, r5
 8000646:	d004      	beq.n	8000652 <USBPD_PE_TimerCounteUpdate+0x24>
 8000648:	0031      	movs	r1, r6
 800064a:	8be0      	ldrh	r0, [r4, #30]
 800064c:	f000 ffcb 	bl	80015e6 <PE_UpdateTimer>
 8000650:	83e0      	strh	r0, [r4, #30]
 8000652:	8c20      	ldrh	r0, [r4, #32]
 8000654:	4228      	tst	r0, r5
 8000656:	d004      	beq.n	8000662 <USBPD_PE_TimerCounteUpdate+0x34>
 8000658:	0031      	movs	r1, r6
 800065a:	8c20      	ldrh	r0, [r4, #32]
 800065c:	f000 ffc3 	bl	80015e6 <PE_UpdateTimer>
 8000660:	8420      	strh	r0, [r4, #32]
 8000662:	8ce0      	ldrh	r0, [r4, #38]	@ 0x26
 8000664:	4228      	tst	r0, r5
 8000666:	d004      	beq.n	8000672 <USBPD_PE_TimerCounteUpdate+0x44>
 8000668:	0031      	movs	r1, r6
 800066a:	8ce0      	ldrh	r0, [r4, #38]	@ 0x26
 800066c:	f000 ffbb 	bl	80015e6 <PE_UpdateTimer>
 8000670:	84e0      	strh	r0, [r4, #38]	@ 0x26
 8000672:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8000674:	4228      	tst	r0, r5
 8000676:	d004      	beq.n	8000682 <USBPD_PE_TimerCounteUpdate+0x54>
 8000678:	0031      	movs	r1, r6
 800067a:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 800067c:	f000 ffb3 	bl	80015e6 <PE_UpdateTimer>
 8000680:	8460      	strh	r0, [r4, #34]	@ 0x22
 8000682:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 8000684:	4228      	tst	r0, r5
 8000686:	d004      	beq.n	8000692 <USBPD_PE_TimerCounteUpdate+0x64>
 8000688:	0031      	movs	r1, r6
 800068a:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 800068c:	f000 ffab 	bl	80015e6 <PE_UpdateTimer>
 8000690:	84a0      	strh	r0, [r4, #36]	@ 0x24
 8000692:	bd70      	pop	{r4, r5, r6, pc}

08000694 <USBPD_PE_IsCableConnected>:
 8000694:	b510      	push	{r4, lr}
 8000696:	4a32      	ldr	r2, [pc, #200]	@ (8000760 <.text_16>)
 8000698:	0080      	lsls	r0, r0, #2
 800069a:	5810      	ldr	r0, [r2, r0]
 800069c:	6842      	ldr	r2, [r0, #4]
 800069e:	6813      	ldr	r3, [r2, #0]
 80006a0:	4cb2      	ldr	r4, [pc, #712]	@ (800096c <.text_22>)
 80006a2:	401c      	ands	r4, r3
 80006a4:	0309      	lsls	r1, r1, #12
 80006a6:	2380      	movs	r3, #128	@ 0x80
 80006a8:	015b      	lsls	r3, r3, #5
 80006aa:	4019      	ands	r1, r3
 80006ac:	4321      	orrs	r1, r4
 80006ae:	6011      	str	r1, [r2, #0]
 80006b0:	2148      	movs	r1, #72	@ 0x48
 80006b2:	7441      	strb	r1, [r0, #17]
 80006b4:	bd10      	pop	{r4, pc}

080006b6 <USBPD_PE_StateMachine_Reset>:
 80006b6:	2148      	movs	r1, #72	@ 0x48
 80006b8:	4a29      	ldr	r2, [pc, #164]	@ (8000760 <.text_16>)
 80006ba:	0080      	lsls	r0, r0, #2
 80006bc:	5810      	ldr	r0, [r2, r0]
 80006be:	7441      	strb	r1, [r0, #17]
 80006c0:	4770      	bx	lr

080006c2 <USBPD_PE_StateMachine_Stop>:
 80006c2:	b580      	push	{r7, lr}
 80006c4:	f005 fc34 	bl	8005f30 <USBPD_PRL_Stop>
 80006c8:	bd01      	pop	{r0, pc}

080006ca <USBPD_PE_StateMachine_DRP>:
 80006ca:	b580      	push	{r7, lr}
 80006cc:	4924      	ldr	r1, [pc, #144]	@ (8000760 <.text_16>)
 80006ce:	0082      	lsls	r2, r0, #2
 80006d0:	5889      	ldr	r1, [r1, r2]
 80006d2:	6849      	ldr	r1, [r1, #4]
 80006d4:	6809      	ldr	r1, [r1, #0]
 80006d6:	074a      	lsls	r2, r1, #29
 80006d8:	0fd2      	lsrs	r2, r2, #31
 80006da:	d002      	beq.n	80006e2 <USBPD_PE_StateMachine_DRP+0x18>
 80006dc:	f002 fb8a 	bl	8002df4 <USBPD_PE_StateMachine_SRC>
 80006e0:	bd02      	pop	{r1, pc}
 80006e2:	f001 fcd5 	bl	8002090 <USBPD_PE_StateMachine_SNK>
 80006e6:	bd02      	pop	{r1, pc}

080006e8 <USBPD_PE_Notification>:
 80006e8:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 80006ea:	0004      	movs	r4, r0
 80006ec:	2803      	cmp	r0, #3
 80006ee:	d211      	bcs.n	8000714 <USBPD_PE_Notification+0x2c>
 80006f0:	000d      	movs	r5, r1
 80006f2:	2000      	movs	r0, #0
 80006f4:	9000      	str	r0, [sp, #0]
 80006f6:	2300      	movs	r3, #0
 80006f8:	002a      	movs	r2, r5
 80006fa:	0021      	movs	r1, r4
 80006fc:	2009      	movs	r0, #9
 80006fe:	4eb2      	ldr	r6, [pc, #712]	@ (80009c8 <.text_24>)
 8000700:	6836      	ldr	r6, [r6, #0]
 8000702:	47b0      	blx	r6
 8000704:	0029      	movs	r1, r5
 8000706:	0020      	movs	r0, r4
 8000708:	4ab0      	ldr	r2, [pc, #704]	@ (80009cc <.text_25>)
 800070a:	00a3      	lsls	r3, r4, #2
 800070c:	58d2      	ldr	r2, [r2, r3]
 800070e:	6892      	ldr	r2, [r2, #8]
 8000710:	68d2      	ldr	r2, [r2, #12]
 8000712:	4790      	blx	r2
 8000714:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

08000716 <USBPD_PE_InitVDM_Callback>:
 8000716:	4aad      	ldr	r2, [pc, #692]	@ (80009cc <.text_25>)
 8000718:	0080      	lsls	r0, r0, #2
 800071a:	5810      	ldr	r0, [r2, r0]
 800071c:	60c1      	str	r1, [r0, #12]
 800071e:	4770      	bx	lr

08000720 <USBPD_PE_Request_HardReset>:
 8000720:	b580      	push	{r7, lr}
 8000722:	49aa      	ldr	r1, [pc, #680]	@ (80009cc <.text_25>)
 8000724:	0082      	lsls	r2, r0, #2
 8000726:	5889      	ldr	r1, [r1, r2]
 8000728:	220f      	movs	r2, #15
 800072a:	2332      	movs	r3, #50	@ 0x32
 800072c:	54ca      	strb	r2, [r1, r3]
 800072e:	6889      	ldr	r1, [r1, #8]
 8000730:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000732:	4788      	blx	r1
 8000734:	2000      	movs	r0, #0
 8000736:	bd02      	pop	{r1, pc}

08000738 <USBPD_PE_Request_CableReset>:
 8000738:	b580      	push	{r7, lr}
 800073a:	4909      	ldr	r1, [pc, #36]	@ (8000760 <.text_16>)
 800073c:	0082      	lsls	r2, r0, #2
 800073e:	5889      	ldr	r1, [r1, r2]
 8000740:	684a      	ldr	r2, [r1, #4]
 8000742:	6812      	ldr	r2, [r2, #0]
 8000744:	4ba2      	ldr	r3, [pc, #648]	@ (80009d0 <.text_26>)
 8000746:	4013      	ands	r3, r2
 8000748:	4aa2      	ldr	r2, [pc, #648]	@ (80009d4 <.text_27>)
 800074a:	4293      	cmp	r3, r2
 800074c:	d105      	bne.n	800075a <USBPD_PE_Request_CableReset+0x22>
 800074e:	2299      	movs	r2, #153	@ 0x99
 8000750:	2332      	movs	r3, #50	@ 0x32
 8000752:	54ca      	strb	r2, [r1, r3]
 8000754:	6889      	ldr	r1, [r1, #8]
 8000756:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000758:	4788      	blx	r1
 800075a:	2010      	movs	r0, #16
 800075c:	bd02      	pop	{r1, pc}
	...

08000760 <.text_16>:
 8000760:	2000027c 	.word	0x2000027c

08000764 <.text_17>:
 8000764:	0000048e 	.word	0x0000048e

08000768 <.text_18>:
 8000768:	00000281 	.word	0x00000281

0800076c <USBPD_PE_Request_CtrlMessage>:
 800076c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800076e:	b096      	sub	sp, #88	@ 0x58
 8000770:	4896      	ldr	r0, [pc, #600]	@ (80009cc <.text_25>)
 8000772:	a916      	add	r1, sp, #88	@ 0x58
 8000774:	7809      	ldrb	r1, [r1, #0]
 8000776:	0089      	lsls	r1, r1, #2
 8000778:	5840      	ldr	r0, [r0, r1]
 800077a:	9001      	str	r0, [sp, #4]
 800077c:	2400      	movs	r4, #0
 800077e:	a802      	add	r0, sp, #8
 8000780:	4995      	ldr	r1, [pc, #596]	@ (80009d8 <.text_28>)
 8000782:	224c      	movs	r2, #76	@ 0x4c
 8000784:	f01e fdb6 	bl	801f2f4 <__aeabi_memcpy>
 8000788:	2303      	movs	r3, #3
 800078a:	9801      	ldr	r0, [sp, #4]
 800078c:	2132      	movs	r1, #50	@ 0x32
 800078e:	5c40      	ldrb	r0, [r0, r1]
 8000790:	2800      	cmp	r0, #0
 8000792:	d105      	bne.n	80007a0 <USBPD_PE_Request_CtrlMessage+0x34>
 8000794:	9801      	ldr	r0, [sp, #4]
 8000796:	6840      	ldr	r0, [r0, #4]
 8000798:	6800      	ldr	r0, [r0, #0]
 800079a:	04c1      	lsls	r1, r0, #19
 800079c:	0fc9      	lsrs	r1, r1, #31
 800079e:	d101      	bne.n	80007a4 <USBPD_PE_Request_CtrlMessage+0x38>
 80007a0:	2403      	movs	r4, #3
 80007a2:	e089      	b.n	80008b8 <USBPD_PE_Request_CtrlMessage+0x14c>
 80007a4:	9901      	ldr	r1, [sp, #4]
 80007a6:	6809      	ldr	r1, [r1, #0]
 80007a8:	684a      	ldr	r2, [r1, #4]
 80007aa:	0712      	lsls	r2, r2, #28
 80007ac:	0fd5      	lsrs	r5, r2, #31
 80007ae:	466a      	mov	r2, sp
 80007b0:	7055      	strb	r5, [r2, #1]
 80007b2:	2201      	movs	r2, #1
 80007b4:	0885      	lsrs	r5, r0, #2
 80007b6:	4015      	ands	r5, r2
 80007b8:	d103      	bne.n	80007c2 <USBPD_PE_Request_CtrlMessage+0x56>
 80007ba:	2502      	movs	r5, #2
 80007bc:	466f      	mov	r7, sp
 80007be:	703c      	strb	r4, [r7, #0]
 80007c0:	e003      	b.n	80007ca <USBPD_PE_Request_CtrlMessage+0x5e>
 80007c2:	2500      	movs	r5, #0
 80007c4:	2604      	movs	r6, #4
 80007c6:	466f      	mov	r7, sp
 80007c8:	703e      	strb	r6, [r7, #0]
 80007ca:	0546      	lsls	r6, r0, #21
 80007cc:	0f76      	lsrs	r6, r6, #29
 80007ce:	2e03      	cmp	r6, #3
 80007d0:	d101      	bne.n	80007d6 <USBPD_PE_Request_CtrlMessage+0x6a>
 80007d2:	2608      	movs	r6, #8
 80007d4:	e000      	b.n	80007d8 <USBPD_PE_Request_CtrlMessage+0x6c>
 80007d6:	2600      	movs	r6, #0
 80007d8:	4018      	ands	r0, r3
 80007da:	2802      	cmp	r0, #2
 80007dc:	d101      	bne.n	80007e2 <USBPD_PE_Request_CtrlMessage+0x76>
 80007de:	2040      	movs	r0, #64	@ 0x40
 80007e0:	e000      	b.n	80007e4 <USBPD_PE_Request_CtrlMessage+0x78>
 80007e2:	2000      	movs	r0, #0
 80007e4:	787f      	ldrb	r7, [r7, #1]
 80007e6:	433d      	orrs	r5, r7
 80007e8:	466f      	mov	r7, sp
 80007ea:	783f      	ldrb	r7, [r7, #0]
 80007ec:	432f      	orrs	r7, r5
 80007ee:	433e      	orrs	r6, r7
 80007f0:	4330      	orrs	r0, r6
 80007f2:	4003      	ands	r3, r0
 80007f4:	d002      	beq.n	80007fc <USBPD_PE_Request_CtrlMessage+0x90>
 80007f6:	0003      	movs	r3, r0
 80007f8:	2010      	movs	r0, #16
 80007fa:	4318      	orrs	r0, r3
 80007fc:	2505      	movs	r5, #5
 80007fe:	4228      	tst	r0, r5
 8000800:	d002      	beq.n	8000808 <USBPD_PE_Request_CtrlMessage+0x9c>
 8000802:	0003      	movs	r3, r0
 8000804:	2020      	movs	r0, #32
 8000806:	4318      	orrs	r0, r3
 8000808:	ab17      	add	r3, sp, #92	@ 0x5c
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	005e      	lsls	r6, r3, #1
 800080e:	18f3      	adds	r3, r6, r3
 8000810:	9300      	str	r3, [sp, #0]
 8000812:	ab02      	add	r3, sp, #8
 8000814:	9e00      	ldr	r6, [sp, #0]
 8000816:	5d9e      	ldrb	r6, [r3, r6]
 8000818:	4030      	ands	r0, r6
 800081a:	42b0      	cmp	r0, r6
 800081c:	d11f      	bne.n	800085e <USBPD_PE_Request_CtrlMessage+0xf2>
 800081e:	9e01      	ldr	r6, [sp, #4]
 8000820:	2733      	movs	r7, #51	@ 0x33
 8000822:	55f4      	strb	r4, [r6, r7]
 8000824:	9801      	ldr	r0, [sp, #4]
 8000826:	4eb2      	ldr	r6, [pc, #712]	@ (8000af0 <.text_30>)
 8000828:	1980      	adds	r0, r0, r6
 800082a:	ae17      	add	r6, sp, #92	@ 0x5c
 800082c:	7836      	ldrb	r6, [r6, #0]
 800082e:	2e05      	cmp	r6, #5
 8000830:	d031      	beq.n	8000896 <USBPD_PE_Request_CtrlMessage+0x12a>
 8000832:	2e0b      	cmp	r6, #11
 8000834:	d00e      	beq.n	8000854 <USBPD_PE_Request_CtrlMessage+0xe8>
 8000836:	2e0d      	cmp	r6, #13
 8000838:	d028      	beq.n	800088c <USBPD_PE_Request_CtrlMessage+0x120>
 800083a:	2e11      	cmp	r6, #17
 800083c:	d011      	beq.n	8000862 <USBPD_PE_Request_CtrlMessage+0xf6>
 800083e:	2e12      	cmp	r6, #18
 8000840:	d013      	beq.n	800086a <USBPD_PE_Request_CtrlMessage+0xfe>
 8000842:	2e14      	cmp	r6, #20
 8000844:	d013      	beq.n	800086e <USBPD_PE_Request_CtrlMessage+0x102>
 8000846:	2e15      	cmp	r6, #21
 8000848:	d017      	beq.n	800087a <USBPD_PE_Request_CtrlMessage+0x10e>
 800084a:	2e16      	cmp	r6, #22
 800084c:	d00b      	beq.n	8000866 <USBPD_PE_Request_CtrlMessage+0xfa>
 800084e:	2e18      	cmp	r6, #24
 8000850:	d01c      	beq.n	800088c <USBPD_PE_Request_CtrlMessage+0x120>
 8000852:	e021      	b.n	8000898 <USBPD_PE_Request_CtrlMessage+0x12c>
 8000854:	9901      	ldr	r1, [sp, #4]
 8000856:	6889      	ldr	r1, [r1, #8]
 8000858:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 800085a:	2900      	cmp	r1, #0
 800085c:	d11c      	bne.n	8000898 <USBPD_PE_Request_CtrlMessage+0x12c>
 800085e:	2402      	movs	r4, #2
 8000860:	e02a      	b.n	80008b8 <USBPD_PE_Request_CtrlMessage+0x14c>
 8000862:	2111      	movs	r1, #17
 8000864:	e010      	b.n	8000888 <USBPD_PE_Request_CtrlMessage+0x11c>
 8000866:	2116      	movs	r1, #22
 8000868:	e00e      	b.n	8000888 <USBPD_PE_Request_CtrlMessage+0x11c>
 800086a:	2112      	movs	r1, #18
 800086c:	e00c      	b.n	8000888 <USBPD_PE_Request_CtrlMessage+0x11c>
 800086e:	8909      	ldrh	r1, [r1, #8]
 8000870:	0889      	lsrs	r1, r1, #2
 8000872:	4211      	tst	r1, r2
 8000874:	d110      	bne.n	8000898 <USBPD_PE_Request_CtrlMessage+0x12c>
 8000876:	2410      	movs	r4, #16
 8000878:	e01e      	b.n	80008b8 <USBPD_PE_Request_CtrlMessage+0x14c>
 800087a:	8909      	ldrh	r1, [r1, #8]
 800087c:	09c9      	lsrs	r1, r1, #7
 800087e:	4211      	tst	r1, r2
 8000880:	d101      	bne.n	8000886 <USBPD_PE_Request_CtrlMessage+0x11a>
 8000882:	2010      	movs	r0, #16
 8000884:	e019      	b.n	80008ba <USBPD_PE_Request_CtrlMessage+0x14e>
 8000886:	2115      	movs	r1, #21
 8000888:	7001      	strb	r1, [r0, #0]
 800088a:	e005      	b.n	8000898 <USBPD_PE_Request_CtrlMessage+0x12c>
 800088c:	a918      	add	r1, sp, #96	@ 0x60
 800088e:	7809      	ldrb	r1, [r1, #0]
 8000890:	9a01      	ldr	r2, [sp, #4]
 8000892:	55d1      	strb	r1, [r2, r7]
 8000894:	e000      	b.n	8000898 <USBPD_PE_Request_CtrlMessage+0x12c>
 8000896:	7005      	strb	r5, [r0, #0]
 8000898:	9900      	ldr	r1, [sp, #0]
 800089a:	1859      	adds	r1, r3, r1
 800089c:	7849      	ldrb	r1, [r1, #1]
 800089e:	7041      	strb	r1, [r0, #1]
 80008a0:	9800      	ldr	r0, [sp, #0]
 80008a2:	1818      	adds	r0, r3, r0
 80008a4:	7880      	ldrb	r0, [r0, #2]
 80008a6:	9901      	ldr	r1, [sp, #4]
 80008a8:	2232      	movs	r2, #50	@ 0x32
 80008aa:	5488      	strb	r0, [r1, r2]
 80008ac:	a816      	add	r0, sp, #88	@ 0x58
 80008ae:	7800      	ldrb	r0, [r0, #0]
 80008b0:	9901      	ldr	r1, [sp, #4]
 80008b2:	6889      	ldr	r1, [r1, #8]
 80008b4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80008b6:	4788      	blx	r1
 80008b8:	0020      	movs	r0, r4
 80008ba:	b019      	add	sp, #100	@ 0x64
 80008bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080008c0 <.text_20>:
 80008c0:	0000ffff 	.word	0x0000ffff

080008c4 <USBPD_PE_Request_DataMessage>:
 80008c4:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	000b      	movs	r3, r1
 80008ca:	0017      	movs	r7, r2
 80008cc:	483f      	ldr	r0, [pc, #252]	@ (80009cc <.text_25>)
 80008ce:	4669      	mov	r1, sp
 80008d0:	7a09      	ldrb	r1, [r1, #8]
 80008d2:	0089      	lsls	r1, r1, #2
 80008d4:	5841      	ldr	r1, [r0, r1]
 80008d6:	2402      	movs	r4, #2
 80008d8:	2032      	movs	r0, #50	@ 0x32
 80008da:	5c08      	ldrb	r0, [r1, r0]
 80008dc:	2800      	cmp	r0, #0
 80008de:	d105      	bne.n	80008ec <USBPD_PE_Request_DataMessage+0x28>
 80008e0:	2001      	movs	r0, #1
 80008e2:	684a      	ldr	r2, [r1, #4]
 80008e4:	6812      	ldr	r2, [r2, #0]
 80008e6:	0b12      	lsrs	r2, r2, #12
 80008e8:	4002      	ands	r2, r0
 80008ea:	d101      	bne.n	80008f0 <USBPD_PE_Request_DataMessage+0x2c>
 80008ec:	2403      	movs	r4, #3
 80008ee:	e021      	b.n	8000934 <USBPD_PE_Request_DataMessage+0x70>
 80008f0:	466a      	mov	r2, sp
 80008f2:	7013      	strb	r3, [r2, #0]
 80008f4:	2200      	movs	r2, #0
 80008f6:	2533      	movs	r5, #51	@ 0x33
 80008f8:	554a      	strb	r2, [r1, r5]
 80008fa:	000b      	movs	r3, r1
 80008fc:	3332      	adds	r3, #50	@ 0x32
 80008fe:	4dc0      	ldr	r5, [pc, #768]	@ (8000c00 <.text_36>)
 8000900:	4ec0      	ldr	r6, [pc, #768]	@ (8000c04 <.text_37>)
 8000902:	9701      	str	r7, [sp, #4]
 8000904:	466f      	mov	r7, sp
 8000906:	783f      	ldrb	r7, [r7, #0]
 8000908:	2f01      	cmp	r7, #1
 800090a:	d004      	beq.n	8000916 <USBPD_PE_Request_DataMessage+0x52>
 800090c:	2f06      	cmp	r7, #6
 800090e:	d013      	beq.n	8000938 <USBPD_PE_Request_DataMessage+0x74>
 8000910:	2f07      	cmp	r7, #7
 8000912:	d01b      	beq.n	800094c <USBPD_PE_Request_DataMessage+0x88>
 8000914:	e027      	b.n	8000966 <USBPD_PE_Request_DataMessage+0xa2>
 8000916:	684d      	ldr	r5, [r1, #4]
 8000918:	682d      	ldr	r5, [r5, #0]
 800091a:	08ad      	lsrs	r5, r5, #2
 800091c:	4005      	ands	r5, r0
 800091e:	d009      	beq.n	8000934 <USBPD_PE_Request_DataMessage+0x70>
 8000920:	4cc1      	ldr	r4, [pc, #772]	@ (8000c28 <.text_39>)
 8000922:	5508      	strb	r0, [r1, r4]
 8000924:	2007      	movs	r0, #7
 8000926:	7018      	strb	r0, [r3, #0]
 8000928:	2400      	movs	r4, #0
 800092a:	4668      	mov	r0, sp
 800092c:	7a00      	ldrb	r0, [r0, #8]
 800092e:	6889      	ldr	r1, [r1, #8]
 8000930:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000932:	4788      	blx	r1
 8000934:	0020      	movs	r0, r4
 8000936:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000938:	6848      	ldr	r0, [r1, #4]
 800093a:	6800      	ldr	r0, [r0, #0]
 800093c:	4006      	ands	r6, r0
 800093e:	42ae      	cmp	r6, r5
 8000940:	d1f8      	bne.n	8000934 <USBPD_PE_Request_DataMessage+0x70>
 8000942:	9801      	ldr	r0, [sp, #4]
 8000944:	6800      	ldr	r0, [r0, #0]
 8000946:	6288      	str	r0, [r1, #40]	@ 0x28
 8000948:	202b      	movs	r0, #43	@ 0x2b
 800094a:	e7ec      	b.n	8000926 <USBPD_PE_Request_DataMessage+0x62>
 800094c:	6848      	ldr	r0, [r1, #4]
 800094e:	6800      	ldr	r0, [r0, #0]
 8000950:	4006      	ands	r6, r0
 8000952:	42ae      	cmp	r6, r5
 8000954:	d1ee      	bne.n	8000934 <USBPD_PE_Request_DataMessage+0x70>
 8000956:	9801      	ldr	r0, [sp, #4]
 8000958:	6800      	ldr	r0, [r0, #0]
 800095a:	6288      	str	r0, [r1, #40]	@ 0x28
 800095c:	205d      	movs	r0, #93	@ 0x5d
 800095e:	4cb2      	ldr	r4, [pc, #712]	@ (8000c28 <.text_39>)
 8000960:	5508      	strb	r0, [r1, r4]
 8000962:	2062      	movs	r0, #98	@ 0x62
 8000964:	e7df      	b.n	8000926 <USBPD_PE_Request_DataMessage+0x62>
 8000966:	2410      	movs	r4, #16
 8000968:	e7e4      	b.n	8000934 <USBPD_PE_Request_DataMessage+0x70>
	...

0800096c <.text_22>:
 800096c:	ffffefff 	.word	0xffffefff

08000970 <USBPD_PE_Send_Request>:
 8000970:	b570      	push	{r4, r5, r6, lr}
 8000972:	000b      	movs	r3, r1
 8000974:	4915      	ldr	r1, [pc, #84]	@ (80009cc <.text_25>)
 8000976:	0084      	lsls	r4, r0, #2
 8000978:	590d      	ldr	r5, [r1, r4]
 800097a:	2102      	movs	r1, #2
 800097c:	2432      	movs	r4, #50	@ 0x32
 800097e:	5d2c      	ldrb	r4, [r5, r4]
 8000980:	2c00      	cmp	r4, #0
 8000982:	d104      	bne.n	800098e <USBPD_PE_Send_Request+0x1e>
 8000984:	686c      	ldr	r4, [r5, #4]
 8000986:	6824      	ldr	r4, [r4, #0]
 8000988:	04e6      	lsls	r6, r4, #19
 800098a:	0ff6      	lsrs	r6, r6, #31
 800098c:	d101      	bne.n	8000992 <USBPD_PE_Send_Request+0x22>
 800098e:	2103      	movs	r1, #3
 8000990:	e017      	b.n	80009c2 <USBPD_PE_Send_Request+0x52>
 8000992:	4ea6      	ldr	r6, [pc, #664]	@ (8000c2c <.text_40>)
 8000994:	4026      	ands	r6, r4
 8000996:	24c0      	movs	r4, #192	@ 0xc0
 8000998:	00a4      	lsls	r4, r4, #2
 800099a:	42a6      	cmp	r6, r4
 800099c:	d111      	bne.n	80009c2 <USBPD_PE_Send_Request+0x52>
 800099e:	2145      	movs	r1, #69	@ 0x45
 80009a0:	2432      	movs	r4, #50	@ 0x32
 80009a2:	5529      	strb	r1, [r5, r4]
 80009a4:	61ab      	str	r3, [r5, #24]
 80009a6:	6969      	ldr	r1, [r5, #20]
 80009a8:	2318      	movs	r3, #24
 80009aa:	4399      	bics	r1, r3
 80009ac:	00d2      	lsls	r2, r2, #3
 80009ae:	4013      	ands	r3, r2
 80009b0:	430b      	orrs	r3, r1
 80009b2:	616b      	str	r3, [r5, #20]
 80009b4:	2400      	movs	r4, #0
 80009b6:	2233      	movs	r2, #51	@ 0x33
 80009b8:	54ac      	strb	r4, [r5, r2]
 80009ba:	68a9      	ldr	r1, [r5, #8]
 80009bc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80009be:	4788      	blx	r1
 80009c0:	2100      	movs	r1, #0
 80009c2:	0008      	movs	r0, r1
 80009c4:	bd70      	pop	{r4, r5, r6, pc}
	...

080009c8 <.text_24>:
 80009c8:	20000000 	.word	0x20000000

080009cc <.text_25>:
 80009cc:	2000027c 	.word	0x2000027c

080009d0 <.text_26>:
 80009d0:	00008708 	.word	0x00008708

080009d4 <.text_27>:
 80009d4:	00008308 	.word	0x00008308

080009d8 <.text_28>:
 80009d8:	0801f4d0 	.word	0x0801f4d0

080009dc <USBPD_PE_SendExtendedMessage>:
 80009dc:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 80009de:	b083      	sub	sp, #12
 80009e0:	001f      	movs	r7, r3
 80009e2:	2400      	movs	r4, #0
 80009e4:	2500      	movs	r5, #0
 80009e6:	48b5      	ldr	r0, [pc, #724]	@ (8000cbc <.text_43>)
 80009e8:	4669      	mov	r1, sp
 80009ea:	7b09      	ldrb	r1, [r1, #12]
 80009ec:	0089      	lsls	r1, r1, #2
 80009ee:	5846      	ldr	r6, [r0, r1]
 80009f0:	2003      	movs	r0, #3
 80009f2:	2132      	movs	r1, #50	@ 0x32
 80009f4:	5c71      	ldrb	r1, [r6, r1]
 80009f6:	2900      	cmp	r1, #0
 80009f8:	d107      	bne.n	8000a0a <USBPD_PE_SendExtendedMessage+0x2e>
 80009fa:	6871      	ldr	r1, [r6, #4]
 80009fc:	6809      	ldr	r1, [r1, #0]
 80009fe:	9100      	str	r1, [sp, #0]
 8000a00:	2101      	movs	r1, #1
 8000a02:	9b00      	ldr	r3, [sp, #0]
 8000a04:	0b1b      	lsrs	r3, r3, #12
 8000a06:	400b      	ands	r3, r1
 8000a08:	d101      	bne.n	8000a0e <USBPD_PE_SendExtendedMessage+0x32>
 8000a0a:	2503      	movs	r5, #3
 8000a0c:	e06c      	b.n	8000ae8 <USBPD_PE_SendExtendedMessage+0x10c>
 8000a0e:	9b00      	ldr	r3, [sp, #0]
 8000a10:	055b      	lsls	r3, r3, #21
 8000a12:	0f5b      	lsrs	r3, r3, #29
 8000a14:	2b03      	cmp	r3, #3
 8000a16:	d10b      	bne.n	8000a30 <USBPD_PE_SendExtendedMessage+0x54>
 8000a18:	9b00      	ldr	r3, [sp, #0]
 8000a1a:	4018      	ands	r0, r3
 8000a1c:	2801      	cmp	r0, #1
 8000a1e:	d801      	bhi.n	8000a24 <USBPD_PE_SendExtendedMessage+0x48>
 8000a20:	2501      	movs	r5, #1
 8000a22:	e061      	b.n	8000ae8 <USBPD_PE_SendExtendedMessage+0x10c>
 8000a24:	4668      	mov	r0, sp
 8000a26:	8d00      	ldrh	r0, [r0, #40]	@ 0x28
 8000a28:	21ff      	movs	r1, #255	@ 0xff
 8000a2a:	1d89      	adds	r1, r1, #6
 8000a2c:	4288      	cmp	r0, r1
 8000a2e:	d301      	bcc.n	8000a34 <USBPD_PE_SendExtendedMessage+0x58>
 8000a30:	2502      	movs	r5, #2
 8000a32:	e059      	b.n	8000ae8 <USBPD_PE_SendExtendedMessage+0x10c>
 8000a34:	4668      	mov	r0, sp
 8000a36:	7002      	strb	r2, [r0, #0]
 8000a38:	6970      	ldr	r0, [r6, #20]
 8000a3a:	2120      	movs	r1, #32
 8000a3c:	4388      	bics	r0, r1
 8000a3e:	6170      	str	r0, [r6, #20]
 8000a40:	2020      	movs	r0, #32
 8000a42:	4669      	mov	r1, sp
 8000a44:	7809      	ldrb	r1, [r1, #0]
 8000a46:	2903      	cmp	r1, #3
 8000a48:	d008      	beq.n	8000a5c <USBPD_PE_SendExtendedMessage+0x80>
 8000a4a:	2904      	cmp	r1, #4
 8000a4c:	d020      	beq.n	8000a90 <USBPD_PE_SendExtendedMessage+0xb4>
 8000a4e:	2906      	cmp	r1, #6
 8000a50:	d020      	beq.n	8000a94 <USBPD_PE_SendExtendedMessage+0xb8>
 8000a52:	2908      	cmp	r1, #8
 8000a54:	d020      	beq.n	8000a98 <USBPD_PE_SendExtendedMessage+0xbc>
 8000a56:	290a      	cmp	r1, #10
 8000a58:	d023      	beq.n	8000aa2 <USBPD_PE_SendExtendedMessage+0xc6>
 8000a5a:	e024      	b.n	8000aa6 <USBPD_PE_SendExtendedMessage+0xca>
 8000a5c:	210c      	movs	r1, #12
 8000a5e:	4aac      	ldr	r2, [pc, #688]	@ (8000d10 <.text_45>)
 8000a60:	18b2      	adds	r2, r6, r2
 8000a62:	7091      	strb	r1, [r2, #2]
 8000a64:	6971      	ldr	r1, [r6, #20]
 8000a66:	4308      	orrs	r0, r1
 8000a68:	6170      	str	r0, [r6, #20]
 8000a6a:	4668      	mov	r0, sp
 8000a6c:	8d00      	ldrh	r0, [r0, #40]	@ 0x28
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	d027      	beq.n	8000ac2 <USBPD_PE_SendExtendedMessage+0xe6>
 8000a72:	9401      	str	r4, [sp, #4]
 8000a74:	4668      	mov	r0, sp
 8000a76:	7b00      	ldrb	r0, [r0, #12]
 8000a78:	f000 fa98 	bl	8000fac <PE_Get_UnchunkedSupport>
 8000a7c:	2801      	cmp	r0, #1
 8000a7e:	d101      	bne.n	8000a84 <USBPD_PE_SendExtendedMessage+0xa8>
 8000a80:	2004      	movs	r0, #4
 8000a82:	9001      	str	r0, [sp, #4]
 8000a84:	9702      	str	r7, [sp, #8]
 8000a86:	9801      	ldr	r0, [sp, #4]
 8000a88:	4669      	mov	r1, sp
 8000a8a:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8000a8c:	4fa1      	ldr	r7, [pc, #644]	@ (8000d14 <.text_46>)
 8000a8e:	e012      	b.n	8000ab6 <USBPD_PE_SendExtendedMessage+0xda>
 8000a90:	210d      	movs	r1, #13
 8000a92:	e7e4      	b.n	8000a5e <USBPD_PE_SendExtendedMessage+0x82>
 8000a94:	210e      	movs	r1, #14
 8000a96:	e7e2      	b.n	8000a5e <USBPD_PE_SendExtendedMessage+0x82>
 8000a98:	205b      	movs	r0, #91	@ 0x5b
 8000a9a:	499d      	ldr	r1, [pc, #628]	@ (8000d10 <.text_45>)
 8000a9c:	1871      	adds	r1, r6, r1
 8000a9e:	7088      	strb	r0, [r1, #2]
 8000aa0:	e7e3      	b.n	8000a6a <USBPD_PE_SendExtendedMessage+0x8e>
 8000aa2:	205c      	movs	r0, #92	@ 0x5c
 8000aa4:	e7f9      	b.n	8000a9a <USBPD_PE_SendExtendedMessage+0xbe>
 8000aa6:	2510      	movs	r5, #16
 8000aa8:	e01e      	b.n	8000ae8 <USBPD_PE_SendExtendedMessage+0x10c>
 8000aaa:	9a02      	ldr	r2, [sp, #8]
 8000aac:	5d12      	ldrb	r2, [r2, r4]
 8000aae:	1823      	adds	r3, r4, r0
 8000ab0:	18f3      	adds	r3, r6, r3
 8000ab2:	55da      	strb	r2, [r3, r7]
 8000ab4:	1c64      	adds	r4, r4, #1
 8000ab6:	428c      	cmp	r4, r1
 8000ab8:	d3f7      	bcc.n	8000aaa <USBPD_PE_SendExtendedMessage+0xce>
 8000aba:	2092      	movs	r0, #146	@ 0x92
 8000abc:	00c0      	lsls	r0, r0, #3
 8000abe:	5231      	strh	r1, [r6, r0]
 8000ac0:	e002      	b.n	8000ac8 <USBPD_PE_SendExtendedMessage+0xec>
 8000ac2:	2092      	movs	r0, #146	@ 0x92
 8000ac4:	00c0      	lsls	r0, r0, #3
 8000ac6:	5234      	strh	r4, [r6, r0]
 8000ac8:	4668      	mov	r0, sp
 8000aca:	7c00      	ldrb	r0, [r0, #16]
 8000acc:	2133      	movs	r1, #51	@ 0x33
 8000ace:	5470      	strb	r0, [r6, r1]
 8000ad0:	4668      	mov	r0, sp
 8000ad2:	7800      	ldrb	r0, [r0, #0]
 8000ad4:	498e      	ldr	r1, [pc, #568]	@ (8000d10 <.text_45>)
 8000ad6:	5470      	strb	r0, [r6, r1]
 8000ad8:	2031      	movs	r0, #49	@ 0x31
 8000ada:	2132      	movs	r1, #50	@ 0x32
 8000adc:	5470      	strb	r0, [r6, r1]
 8000ade:	4668      	mov	r0, sp
 8000ae0:	7b00      	ldrb	r0, [r0, #12]
 8000ae2:	68b1      	ldr	r1, [r6, #8]
 8000ae4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000ae6:	4788      	blx	r1
 8000ae8:	0028      	movs	r0, r5
 8000aea:	b005      	add	sp, #20
 8000aec:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000af0 <.text_30>:
 8000af0:	0000025e 	.word	0x0000025e

08000af4 <PE_Send_RESET>:
 8000af4:	b538      	push	{r3, r4, r5, lr}
 8000af6:	0005      	movs	r5, r0
 8000af8:	000c      	movs	r4, r1
 8000afa:	2c05      	cmp	r4, #5
 8000afc:	d101      	bne.n	8000b02 <PE_Send_RESET+0xe>
 8000afe:	211f      	movs	r1, #31
 8000b00:	e000      	b.n	8000b04 <PE_Send_RESET+0x10>
 8000b02:	215e      	movs	r1, #94	@ 0x5e
 8000b04:	7c28      	ldrb	r0, [r5, #16]
 8000b06:	f7ff fdef 	bl	80006e8 <USBPD_PE_Notification>
 8000b0a:	0021      	movs	r1, r4
 8000b0c:	7c28      	ldrb	r0, [r5, #16]
 8000b0e:	f005 f9ab 	bl	8005e68 <USBPD_PRL_ResetRequestProcess>
 8000b12:	f3ef 8010 	mrs	r0, PRIMASK
 8000b16:	b672      	cpsid	i
 8000b18:	2100      	movs	r1, #0
 8000b1a:	223c      	movs	r2, #60	@ 0x3c
 8000b1c:	54a9      	strb	r1, [r5, r2]
 8000b1e:	f380 8810 	msr	PRIMASK, r0
 8000b22:	bd31      	pop	{r0, r4, r5, pc}

08000b24 <PE_Get_SpecRevision>:
 8000b24:	4965      	ldr	r1, [pc, #404]	@ (8000cbc <.text_43>)
 8000b26:	0080      	lsls	r0, r0, #2
 8000b28:	5808      	ldr	r0, [r1, r0]
 8000b2a:	6840      	ldr	r0, [r0, #4]
 8000b2c:	7800      	ldrb	r0, [r0, #0]
 8000b2e:	0780      	lsls	r0, r0, #30
 8000b30:	0f80      	lsrs	r0, r0, #30
 8000b32:	4770      	bx	lr

08000b34 <PE_ChangePowerRole>:
 8000b34:	b538      	push	{r3, r4, r5, lr}
 8000b36:	6842      	ldr	r2, [r0, #4]
 8000b38:	6813      	ldr	r3, [r2, #0]
 8000b3a:	2404      	movs	r4, #4
 8000b3c:	43a3      	bics	r3, r4
 8000b3e:	008c      	lsls	r4, r1, #2
 8000b40:	2504      	movs	r5, #4
 8000b42:	402c      	ands	r4, r5
 8000b44:	431c      	orrs	r4, r3
 8000b46:	6014      	str	r4, [r2, #0]
 8000b48:	7c00      	ldrb	r0, [r0, #16]
 8000b4a:	f004 ff0a 	bl	8005962 <USBPD_PRL_SetHeaderPowerRole>
 8000b4e:	bd31      	pop	{r0, r4, r5, pc}

08000b50 <PE_Get_RxEvent>:
 8000b50:	b530      	push	{r4, r5, lr}
 8000b52:	0001      	movs	r1, r0
 8000b54:	2014      	movs	r0, #20
 8000b56:	f3ef 8210 	mrs	r2, PRIMASK
 8000b5a:	b672      	cpsid	i
 8000b5c:	233c      	movs	r3, #60	@ 0x3c
 8000b5e:	5ccc      	ldrb	r4, [r1, r3]
 8000b60:	2c00      	cmp	r4, #0
 8000b62:	d029      	beq.n	8000bb8 <PE_Get_RxEvent+0x68>
 8000b64:	2393      	movs	r3, #147	@ 0x93
 8000b66:	009b      	lsls	r3, r3, #2
 8000b68:	18cb      	adds	r3, r1, r3
 8000b6a:	5d1d      	ldrb	r5, [r3, r4]
 8000b6c:	066d      	lsls	r5, r5, #25
 8000b6e:	d401      	bmi.n	8000b74 <PE_Get_RxEvent+0x24>
 8000b70:	2003      	movs	r0, #3
 8000b72:	e021      	b.n	8000bb8 <PE_Get_RxEvent+0x68>
 8000b74:	2584      	movs	r5, #132	@ 0x84
 8000b76:	006d      	lsls	r5, r5, #1
 8000b78:	436c      	muls	r4, r5
 8000b7a:	190c      	adds	r4, r1, r4
 8000b7c:	3ccb      	subs	r4, #203	@ 0xcb
 8000b7e:	638c      	str	r4, [r1, #56]	@ 0x38
 8000b80:	7825      	ldrb	r5, [r4, #0]
 8000b82:	7864      	ldrb	r4, [r4, #1]
 8000b84:	0224      	lsls	r4, r4, #8
 8000b86:	192c      	adds	r4, r5, r4
 8000b88:	868c      	strh	r4, [r1, #52]	@ 0x34
 8000b8a:	000c      	movs	r4, r1
 8000b8c:	3430      	adds	r4, #48	@ 0x30
 8000b8e:	253c      	movs	r5, #60	@ 0x3c
 8000b90:	5d49      	ldrb	r1, [r1, r5]
 8000b92:	5c59      	ldrb	r1, [r3, r1]
 8000b94:	06c9      	lsls	r1, r1, #27
 8000b96:	0ec9      	lsrs	r1, r1, #27
 8000b98:	2901      	cmp	r1, #1
 8000b9a:	d004      	beq.n	8000ba6 <PE_Get_RxEvent+0x56>
 8000b9c:	2902      	cmp	r1, #2
 8000b9e:	d005      	beq.n	8000bac <PE_Get_RxEvent+0x5c>
 8000ba0:	2904      	cmp	r1, #4
 8000ba2:	d006      	beq.n	8000bb2 <PE_Get_RxEvent+0x62>
 8000ba4:	e008      	b.n	8000bb8 <PE_Get_RxEvent+0x68>
 8000ba6:	2011      	movs	r0, #17
 8000ba8:	2100      	movs	r1, #0
 8000baa:	e004      	b.n	8000bb6 <PE_Get_RxEvent+0x66>
 8000bac:	2012      	movs	r0, #18
 8000bae:	2101      	movs	r1, #1
 8000bb0:	e001      	b.n	8000bb6 <PE_Get_RxEvent+0x66>
 8000bb2:	2013      	movs	r0, #19
 8000bb4:	2102      	movs	r1, #2
 8000bb6:	7021      	strb	r1, [r4, #0]
 8000bb8:	f382 8810 	msr	PRIMASK, r2
 8000bbc:	bd30      	pop	{r4, r5, pc}

08000bbe <PE_Clear_RxEvent>:
 8000bbe:	b510      	push	{r4, lr}
 8000bc0:	0001      	movs	r1, r0
 8000bc2:	f3ef 8010 	mrs	r0, PRIMASK
 8000bc6:	b672      	cpsid	i
 8000bc8:	223c      	movs	r2, #60	@ 0x3c
 8000bca:	5c8a      	ldrb	r2, [r1, r2]
 8000bcc:	2a00      	cmp	r2, #0
 8000bce:	d014      	beq.n	8000bfa <PE_Clear_RxEvent+0x3c>
 8000bd0:	1e53      	subs	r3, r2, #1
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	4acb      	ldr	r2, [pc, #812]	@ (8000f04 <.text_56>)
 8000bd6:	188c      	adds	r4, r1, r2
 8000bd8:	2200      	movs	r2, #0
 8000bda:	54e2      	strb	r2, [r4, r3]
 8000bdc:	1e5b      	subs	r3, r3, #1
 8000bde:	419b      	sbcs	r3, r3
 8000be0:	0fdb      	lsrs	r3, r3, #31
 8000be2:	5ce4      	ldrb	r4, [r4, r3]
 8000be4:	0664      	lsls	r4, r4, #25
 8000be6:	d506      	bpl.n	8000bf6 <PE_Clear_RxEvent+0x38>
 8000be8:	1c5b      	adds	r3, r3, #1
 8000bea:	223c      	movs	r2, #60	@ 0x3c
 8000bec:	548b      	strb	r3, [r1, r2]
 8000bee:	f380 8810 	msr	PRIMASK, r0
 8000bf2:	7c08      	ldrb	r0, [r1, #16]
 8000bf4:	e168      	b.n	8000ec8 <.text_54>
 8000bf6:	233c      	movs	r3, #60	@ 0x3c
 8000bf8:	54ca      	strb	r2, [r1, r3]
 8000bfa:	f380 8810 	msr	PRIMASK, r0
 8000bfe:	bd10      	pop	{r4, pc}

08000c00 <.text_36>:
 8000c00:	00000302 	.word	0x00000302

08000c04 <.text_37>:
 8000c04:	00000703 	.word	0x00000703

08000c08 <PE_PRL_Control_RxEvent>:
 8000c08:	492c      	ldr	r1, [pc, #176]	@ (8000cbc <.text_43>)
 8000c0a:	0080      	lsls	r0, r0, #2
 8000c0c:	580a      	ldr	r2, [r1, r0]
 8000c0e:	2000      	movs	r0, #0
 8000c10:	f3ef 8110 	mrs	r1, PRIMASK
 8000c14:	b672      	cpsid	i
 8000c16:	233c      	movs	r3, #60	@ 0x3c
 8000c18:	5cd2      	ldrb	r2, [r2, r3]
 8000c1a:	2a00      	cmp	r2, #0
 8000c1c:	d000      	beq.n	8000c20 <PE_PRL_Control_RxEvent+0x18>
 8000c1e:	2001      	movs	r0, #1
 8000c20:	f381 8810 	msr	PRIMASK, r1
 8000c24:	4770      	bx	lr
	...

08000c28 <.text_39>:
 8000c28:	0000025f 	.word	0x0000025f

08000c2c <.text_40>:
 8000c2c:	00000704 	.word	0x00000704

08000c30 <PE_Convert_SOPRxEvent>:
 8000c30:	2800      	cmp	r0, #0
 8000c32:	d003      	beq.n	8000c3c <PE_Convert_SOPRxEvent+0xc>
 8000c34:	2802      	cmp	r0, #2
 8000c36:	d005      	beq.n	8000c44 <PE_Convert_SOPRxEvent+0x14>
 8000c38:	d302      	bcc.n	8000c40 <PE_Convert_SOPRxEvent+0x10>
 8000c3a:	e005      	b.n	8000c48 <PE_Convert_SOPRxEvent+0x18>
 8000c3c:	2011      	movs	r0, #17
 8000c3e:	4770      	bx	lr
 8000c40:	2012      	movs	r0, #18
 8000c42:	4770      	bx	lr
 8000c44:	2013      	movs	r0, #19
 8000c46:	4770      	bx	lr
 8000c48:	2014      	movs	r0, #20
 8000c4a:	4770      	bx	lr

08000c4c <PE_Check_AMSConflict>:
 8000c4c:	b570      	push	{r4, r5, r6, lr}
 8000c4e:	0005      	movs	r5, r0
 8000c50:	2400      	movs	r4, #0
 8000c52:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8000c54:	49b7      	ldr	r1, [pc, #732]	@ (8000f34 <.text_58>)
 8000c56:	4001      	ands	r1, r0
 8000c58:	290d      	cmp	r1, #13
 8000c5a:	d101      	bne.n	8000c60 <PE_Check_AMSConflict+0x14>
 8000c5c:	2010      	movs	r0, #16
 8000c5e:	e01b      	b.n	8000c98 <PE_Check_AMSConflict+0x4c>
 8000c60:	2603      	movs	r6, #3
 8000c62:	200f      	movs	r0, #15
 8000c64:	7f29      	ldrb	r1, [r5, #28]
 8000c66:	2900      	cmp	r1, #0
 8000c68:	d011      	beq.n	8000c8e <PE_Check_AMSConflict+0x42>
 8000c6a:	1e49      	subs	r1, r1, #1
 8000c6c:	2901      	cmp	r1, #1
 8000c6e:	d912      	bls.n	8000c96 <PE_Check_AMSConflict+0x4a>
 8000c70:	1e89      	subs	r1, r1, #2
 8000c72:	d011      	beq.n	8000c98 <PE_Check_AMSConflict+0x4c>
 8000c74:	1e49      	subs	r1, r1, #1
 8000c76:	d01d      	beq.n	8000cb4 <PE_Check_AMSConflict+0x68>
 8000c78:	1e49      	subs	r1, r1, #1
 8000c7a:	2909      	cmp	r1, #9
 8000c7c:	d90b      	bls.n	8000c96 <PE_Check_AMSConflict+0x4a>
 8000c7e:	390b      	subs	r1, #11
 8000c80:	2901      	cmp	r1, #1
 8000c82:	d908      	bls.n	8000c96 <PE_Check_AMSConflict+0x4a>
 8000c84:	1e89      	subs	r1, r1, #2
 8000c86:	d004      	beq.n	8000c92 <PE_Check_AMSConflict+0x46>
 8000c88:	394d      	subs	r1, #77	@ 0x4d
 8000c8a:	d004      	beq.n	8000c96 <PE_Check_AMSConflict+0x4a>
 8000c8c:	e006      	b.n	8000c9c <PE_Check_AMSConflict+0x50>
 8000c8e:	746e      	strb	r6, [r5, #17]
 8000c90:	e011      	b.n	8000cb6 <PE_Check_AMSConflict+0x6a>
 8000c92:	7468      	strb	r0, [r5, #17]
 8000c94:	e00f      	b.n	8000cb6 <PE_Check_AMSConflict+0x6a>
 8000c96:	2011      	movs	r0, #17
 8000c98:	7468      	strb	r0, [r5, #17]
 8000c9a:	e00b      	b.n	8000cb4 <PE_Check_AMSConflict+0x68>
 8000c9c:	215c      	movs	r1, #92	@ 0x5c
 8000c9e:	7c28      	ldrb	r0, [r5, #16]
 8000ca0:	f7ff fd22 	bl	80006e8 <USBPD_PE_Notification>
 8000ca4:	746e      	strb	r6, [r5, #17]
 8000ca6:	6868      	ldr	r0, [r5, #4]
 8000ca8:	6800      	ldr	r0, [r0, #0]
 8000caa:	49c4      	ldr	r1, [pc, #784]	@ (8000fbc <.text_62>)
 8000cac:	4001      	ands	r1, r0
 8000cae:	0230      	lsls	r0, r6, #8
 8000cb0:	4281      	cmp	r1, r0
 8000cb2:	d000      	beq.n	8000cb6 <PE_Check_AMSConflict+0x6a>
 8000cb4:	2415      	movs	r4, #21
 8000cb6:	0020      	movs	r0, r4
 8000cb8:	bd70      	pop	{r4, r5, r6, pc}
	...

08000cbc <.text_43>:
 8000cbc:	2000027c 	.word	0x2000027c

08000cc0 <PE_PRL_ResetReceived>:
 8000cc0:	b538      	push	{r3, r4, r5, lr}
 8000cc2:	0004      	movs	r4, r0
 8000cc4:	48be      	ldr	r0, [pc, #760]	@ (8000fc0 <.text_63>)
 8000cc6:	00a2      	lsls	r2, r4, #2
 8000cc8:	5885      	ldr	r5, [r0, r2]
 8000cca:	2905      	cmp	r1, #5
 8000ccc:	d115      	bne.n	8000cfa <PE_PRL_ResetReceived+0x3a>
 8000cce:	6868      	ldr	r0, [r5, #4]
 8000cd0:	6801      	ldr	r1, [r0, #0]
 8000cd2:	2210      	movs	r2, #16
 8000cd4:	4391      	bics	r1, r2
 8000cd6:	6001      	str	r1, [r0, #0]
 8000cd8:	6968      	ldr	r0, [r5, #20]
 8000cda:	49ba      	ldr	r1, [pc, #744]	@ (8000fc4 <.text_64>)
 8000cdc:	4001      	ands	r1, r0
 8000cde:	0150      	lsls	r0, r2, #5
 8000ce0:	4308      	orrs	r0, r1
 8000ce2:	6168      	str	r0, [r5, #20]
 8000ce4:	2014      	movs	r0, #20
 8000ce6:	2132      	movs	r1, #50	@ 0x32
 8000ce8:	5468      	strb	r0, [r5, r1]
 8000cea:	2000      	movs	r0, #0
 8000cec:	213c      	movs	r1, #60	@ 0x3c
 8000cee:	5468      	strb	r0, [r5, r1]
 8000cf0:	211e      	movs	r1, #30
 8000cf2:	7c28      	ldrb	r0, [r5, #16]
 8000cf4:	f7ff fcf8 	bl	80006e8 <USBPD_PE_Notification>
 8000cf8:	e004      	b.n	8000d04 <PE_PRL_ResetReceived+0x44>
 8000cfa:	6968      	ldr	r0, [r5, #20]
 8000cfc:	2180      	movs	r1, #128	@ 0x80
 8000cfe:	02c9      	lsls	r1, r1, #11
 8000d00:	4301      	orrs	r1, r0
 8000d02:	6169      	str	r1, [r5, #20]
 8000d04:	0020      	movs	r0, r4
 8000d06:	68a9      	ldr	r1, [r5, #8]
 8000d08:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000d0a:	4788      	blx	r1
 8000d0c:	bd31      	pop	{r0, r4, r5, pc}
	...

08000d10 <.text_45>:
 8000d10:	0000025d 	.word	0x0000025d

08000d14 <.text_46>:
 8000d14:	00000385 	.word	0x00000385

08000d18 <PE_PRL_BistCompleted>:
 8000d18:	4770      	bx	lr

08000d1a <PE_Reset_HardReset>:
 8000d1a:	b538      	push	{r3, r4, r5, lr}
 8000d1c:	0004      	movs	r4, r0
 8000d1e:	2032      	movs	r0, #50	@ 0x32
 8000d20:	5c20      	ldrb	r0, [r4, r0]
 8000d22:	2800      	cmp	r0, #0
 8000d24:	d003      	beq.n	8000d2e <PE_Reset_HardReset+0x14>
 8000d26:	215b      	movs	r1, #91	@ 0x5b
 8000d28:	7c20      	ldrb	r0, [r4, #16]
 8000d2a:	f7ff fcdd 	bl	80006e8 <USBPD_PE_Notification>
 8000d2e:	0020      	movs	r0, r4
 8000d30:	f000 f82c 	bl	8000d8c <PE_Reset_ZI>
 8000d34:	2503      	movs	r5, #3
 8000d36:	6820      	ldr	r0, [r4, #0]
 8000d38:	6843      	ldr	r3, [r0, #4]
 8000d3a:	402b      	ands	r3, r5
 8000d3c:	7c20      	ldrb	r0, [r4, #16]
 8000d3e:	6861      	ldr	r1, [r4, #4]
 8000d40:	6809      	ldr	r1, [r1, #0]
 8000d42:	074a      	lsls	r2, r1, #29
 8000d44:	0fd2      	lsrs	r2, r2, #31
 8000d46:	d008      	beq.n	8000d5a <PE_Reset_HardReset+0x40>
 8000d48:	2101      	movs	r1, #1
 8000d4a:	f004 fdee 	bl	800592a <USBPD_PRL_SetHeader>
 8000d4e:	6860      	ldr	r0, [r4, #4]
 8000d50:	6801      	ldr	r1, [r0, #0]
 8000d52:	2208      	movs	r2, #8
 8000d54:	430a      	orrs	r2, r1
 8000d56:	6002      	str	r2, [r0, #0]
 8000d58:	e007      	b.n	8000d6a <PE_Reset_HardReset+0x50>
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	f004 fde5 	bl	800592a <USBPD_PRL_SetHeader>
 8000d60:	6860      	ldr	r0, [r4, #4]
 8000d62:	6801      	ldr	r1, [r0, #0]
 8000d64:	2208      	movs	r2, #8
 8000d66:	4391      	bics	r1, r2
 8000d68:	6001      	str	r1, [r0, #0]
 8000d6a:	6820      	ldr	r0, [r4, #0]
 8000d6c:	6840      	ldr	r0, [r0, #4]
 8000d6e:	4005      	ands	r5, r0
 8000d70:	6860      	ldr	r0, [r4, #4]
 8000d72:	6801      	ldr	r1, [r0, #0]
 8000d74:	2203      	movs	r2, #3
 8000d76:	4391      	bics	r1, r2
 8000d78:	430d      	orrs	r5, r1
 8000d7a:	6005      	str	r5, [r0, #0]
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	7c20      	ldrb	r0, [r4, #16]
 8000d80:	f004 fe44 	bl	8005a0c <USBPD_PRL_SOPCapability>
 8000d84:	7c20      	ldrb	r0, [r4, #16]
 8000d86:	f005 f8ad 	bl	8005ee4 <USBPD_PRL_Reset>
 8000d8a:	bd31      	pop	{r0, r4, r5, pc}

08000d8c <PE_Reset_ZI>:
 8000d8c:	b53e      	push	{r1, r2, r3, r4, r5, lr}
 8000d8e:	0004      	movs	r4, r0
 8000d90:	2000      	movs	r0, #0
 8000d92:	9001      	str	r0, [sp, #4]
 8000d94:	6860      	ldr	r0, [r4, #4]
 8000d96:	6801      	ldr	r1, [r0, #0]
 8000d98:	2210      	movs	r2, #16
 8000d9a:	4391      	bics	r1, r2
 8000d9c:	6001      	str	r1, [r0, #0]
 8000d9e:	2100      	movs	r1, #0
 8000da0:	0020      	movs	r0, r4
 8000da2:	f000 fc34 	bl	800160e <PE_SetPowerNegotiation>
 8000da6:	2193      	movs	r1, #147	@ 0x93
 8000da8:	0089      	lsls	r1, r1, #2
 8000daa:	0020      	movs	r0, r4
 8000dac:	3014      	adds	r0, #20
 8000dae:	f01e faac 	bl	801f30a <__aeabi_memclr>
 8000db2:	2304      	movs	r3, #4
 8000db4:	aa01      	add	r2, sp, #4
 8000db6:	2102      	movs	r1, #2
 8000db8:	7c20      	ldrb	r0, [r4, #16]
 8000dba:	68a5      	ldr	r5, [r4, #8]
 8000dbc:	69ad      	ldr	r5, [r5, #24]
 8000dbe:	47a8      	blx	r5
 8000dc0:	2080      	movs	r0, #128	@ 0x80
 8000dc2:	0440      	lsls	r0, r0, #17
 8000dc4:	9000      	str	r0, [sp, #0]
 8000dc6:	2304      	movs	r3, #4
 8000dc8:	466a      	mov	r2, sp
 8000dca:	2106      	movs	r1, #6
 8000dcc:	7c20      	ldrb	r0, [r4, #16]
 8000dce:	68a5      	ldr	r5, [r4, #8]
 8000dd0:	69ad      	ldr	r5, [r5, #24]
 8000dd2:	47a8      	blx	r5
 8000dd4:	2503      	movs	r5, #3
 8000dd6:	6820      	ldr	r0, [r4, #0]
 8000dd8:	6841      	ldr	r1, [r0, #4]
 8000dda:	4029      	ands	r1, r5
 8000ddc:	7c20      	ldrb	r0, [r4, #16]
 8000dde:	f004 fde2 	bl	80059a6 <USBPD_PRL_CBL_SetHeaderSpecification>
 8000de2:	6820      	ldr	r0, [r4, #0]
 8000de4:	6840      	ldr	r0, [r0, #4]
 8000de6:	4005      	ands	r5, r0
 8000de8:	6860      	ldr	r0, [r4, #4]
 8000dea:	6801      	ldr	r1, [r0, #0]
 8000dec:	4a76      	ldr	r2, [pc, #472]	@ (8000fc8 <.text_65>)
 8000dee:	400a      	ands	r2, r1
 8000df0:	06a9      	lsls	r1, r5, #26
 8000df2:	4311      	orrs	r1, r2
 8000df4:	6001      	str	r1, [r0, #0]
 8000df6:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08000df8 <PE_Reset_Counter>:
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	2103      	movs	r1, #3
 8000dfc:	2298      	movs	r2, #152	@ 0x98
 8000dfe:	0092      	lsls	r2, r2, #2
 8000e00:	1880      	adds	r0, r0, r2
 8000e02:	f01e fa82 	bl	801f30a <__aeabi_memclr>
 8000e06:	bd01      	pop	{r0, pc}

08000e08 <PE_Reset_StateMachine>:
 8000e08:	b538      	push	{r3, r4, r5, lr}
 8000e0a:	0004      	movs	r4, r0
 8000e0c:	2032      	movs	r0, #50	@ 0x32
 8000e0e:	5c20      	ldrb	r0, [r4, r0]
 8000e10:	2800      	cmp	r0, #0
 8000e12:	d003      	beq.n	8000e1c <PE_Reset_StateMachine+0x14>
 8000e14:	215b      	movs	r1, #91	@ 0x5b
 8000e16:	7c20      	ldrb	r0, [r4, #16]
 8000e18:	f7ff fc66 	bl	80006e8 <USBPD_PE_Notification>
 8000e1c:	0020      	movs	r0, r4
 8000e1e:	f7ff ffb5 	bl	8000d8c <PE_Reset_ZI>
 8000e22:	2101      	movs	r1, #1
 8000e24:	0020      	movs	r0, r4
 8000e26:	f000 fbf2 	bl	800160e <PE_SetPowerNegotiation>
 8000e2a:	7c20      	ldrb	r0, [r4, #16]
 8000e2c:	f005 f85a 	bl	8005ee4 <USBPD_PRL_Reset>
 8000e30:	6860      	ldr	r0, [r4, #4]
 8000e32:	6801      	ldr	r1, [r0, #0]
 8000e34:	2501      	movs	r5, #1
 8000e36:	08ca      	lsrs	r2, r1, #3
 8000e38:	402a      	ands	r2, r5
 8000e3a:	078b      	lsls	r3, r1, #30
 8000e3c:	0f9b      	lsrs	r3, r3, #30
 8000e3e:	7c20      	ldrb	r0, [r4, #16]
 8000e40:	0889      	lsrs	r1, r1, #2
 8000e42:	400d      	ands	r5, r1
 8000e44:	d004      	beq.n	8000e50 <PE_Reset_StateMachine+0x48>
 8000e46:	2101      	movs	r1, #1
 8000e48:	f004 fd6f 	bl	800592a <USBPD_PRL_SetHeader>
 8000e4c:	2002      	movs	r0, #2
 8000e4e:	e003      	b.n	8000e58 <PE_Reset_StateMachine+0x50>
 8000e50:	2100      	movs	r1, #0
 8000e52:	f004 fd6a 	bl	800592a <USBPD_PRL_SetHeader>
 8000e56:	203e      	movs	r0, #62	@ 0x3e
 8000e58:	7460      	strb	r0, [r4, #17]
 8000e5a:	bd31      	pop	{r0, r4, r5, pc}

08000e5c <PE_ExtRevisionInteroperability>:
 8000e5c:	b570      	push	{r4, r5, r6, lr}
 8000e5e:	000a      	movs	r2, r1
 8000e60:	4957      	ldr	r1, [pc, #348]	@ (8000fc0 <.text_63>)
 8000e62:	0083      	lsls	r3, r0, #2
 8000e64:	58cb      	ldr	r3, [r1, r3]
 8000e66:	685c      	ldr	r4, [r3, #4]
 8000e68:	6825      	ldr	r5, [r4, #0]
 8000e6a:	2103      	movs	r1, #3
 8000e6c:	2603      	movs	r6, #3
 8000e6e:	402e      	ands	r6, r5
 8000e70:	42b2      	cmp	r2, r6
 8000e72:	db00      	blt.n	8000e76 <PE_ExtRevisionInteroperability+0x1a>
 8000e74:	0032      	movs	r2, r6
 8000e76:	438d      	bics	r5, r1
 8000e78:	400a      	ands	r2, r1
 8000e7a:	432a      	orrs	r2, r5
 8000e7c:	6022      	str	r2, [r4, #0]
 8000e7e:	685a      	ldr	r2, [r3, #4]
 8000e80:	6814      	ldr	r4, [r2, #0]
 8000e82:	2503      	movs	r5, #3
 8000e84:	4025      	ands	r5, r4
 8000e86:	2d01      	cmp	r5, #1
 8000e88:	d101      	bne.n	8000e8e <PE_ExtRevisionInteroperability+0x32>
 8000e8a:	2500      	movs	r5, #0
 8000e8c:	e000      	b.n	8000e90 <PE_ExtRevisionInteroperability+0x34>
 8000e8e:	2520      	movs	r5, #32
 8000e90:	2620      	movs	r6, #32
 8000e92:	43b4      	bics	r4, r6
 8000e94:	4325      	orrs	r5, r4
 8000e96:	6015      	str	r5, [r2, #0]
 8000e98:	685a      	ldr	r2, [r3, #4]
 8000e9a:	6812      	ldr	r2, [r2, #0]
 8000e9c:	4011      	ands	r1, r2
 8000e9e:	f004 fd76 	bl	800598e <USBPD_PRL_SetHeaderSpecification>
 8000ea2:	bd70      	pop	{r4, r5, r6, pc}

08000ea4 <PE_PRL_FastRoleSwapReception>:
 8000ea4:	4946      	ldr	r1, [pc, #280]	@ (8000fc0 <.text_63>)
 8000ea6:	0082      	lsls	r2, r0, #2
 8000ea8:	5889      	ldr	r1, [r1, r2]
 8000eaa:	7f0a      	ldrb	r2, [r1, #28]
 8000eac:	2a09      	cmp	r2, #9
 8000eae:	d100      	bne.n	8000eb2 <PE_PRL_FastRoleSwapReception+0xe>
 8000eb0:	4770      	bx	lr
 8000eb2:	b510      	push	{r4, lr}
 8000eb4:	684a      	ldr	r2, [r1, #4]
 8000eb6:	6813      	ldr	r3, [r2, #0]
 8000eb8:	2410      	movs	r4, #16
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	6014      	str	r4, [r2, #0]
 8000ebe:	694a      	ldr	r2, [r1, #20]
 8000ec0:	2380      	movs	r3, #128	@ 0x80
 8000ec2:	029b      	lsls	r3, r3, #10
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	614b      	str	r3, [r1, #20]

08000ec8 <.text_54>:
 8000ec8:	6889      	ldr	r1, [r1, #8]
 8000eca:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000ecc:	4788      	blx	r1
 8000ece:	bd10      	pop	{r4, pc}

08000ed0 <PE_PRL_PostReceiveEvent>:
 8000ed0:	b530      	push	{r4, r5, lr}
 8000ed2:	4a3b      	ldr	r2, [pc, #236]	@ (8000fc0 <.text_63>)
 8000ed4:	0080      	lsls	r0, r0, #2
 8000ed6:	5813      	ldr	r3, [r2, r0]
 8000ed8:	2400      	movs	r4, #0
 8000eda:	2000      	movs	r0, #0
 8000edc:	191a      	adds	r2, r3, r4
 8000ede:	4d09      	ldr	r5, [pc, #36]	@ (8000f04 <.text_56>)
 8000ee0:	1952      	adds	r2, r2, r5
 8000ee2:	7815      	ldrb	r5, [r2, #0]
 8000ee4:	2d00      	cmp	r5, #0
 8000ee6:	d004      	beq.n	8000ef2 <PE_PRL_PostReceiveEvent+0x22>
 8000ee8:	1c64      	adds	r4, r4, #1
 8000eea:	b2e4      	uxtb	r4, r4
 8000eec:	2c01      	cmp	r4, #1
 8000eee:	d9f5      	bls.n	8000edc <PE_PRL_PostReceiveEvent+0xc>
 8000ef0:	bd30      	pop	{r4, r5, pc}
 8000ef2:	2020      	movs	r0, #32
 8000ef4:	7010      	strb	r0, [r2, #0]
 8000ef6:	2001      	movs	r0, #1
 8000ef8:	7813      	ldrb	r3, [r2, #0]
 8000efa:	2401      	movs	r4, #1
 8000efc:	408c      	lsls	r4, r1
 8000efe:	431c      	orrs	r4, r3
 8000f00:	7014      	strb	r4, [r2, #0]
 8000f02:	bd30      	pop	{r4, r5, pc}

08000f04 <.text_56>:
 8000f04:	0000024d 	.word	0x0000024d

08000f08 <PE_PRL_PostReceiveEventError>:
 8000f08:	b530      	push	{r4, r5, lr}
 8000f0a:	492d      	ldr	r1, [pc, #180]	@ (8000fc0 <.text_63>)
 8000f0c:	0080      	lsls	r0, r0, #2
 8000f0e:	5809      	ldr	r1, [r1, r0]
 8000f10:	2000      	movs	r0, #0
 8000f12:	2200      	movs	r2, #0
 8000f14:	b2d3      	uxtb	r3, r2
 8000f16:	18cb      	adds	r3, r1, r3
 8000f18:	4c2c      	ldr	r4, [pc, #176]	@ (8000fcc <.text_66>)
 8000f1a:	191b      	adds	r3, r3, r4
 8000f1c:	781c      	ldrb	r4, [r3, #0]
 8000f1e:	2560      	movs	r5, #96	@ 0x60
 8000f20:	4025      	ands	r5, r4
 8000f22:	2d20      	cmp	r5, #32
 8000f24:	d004      	beq.n	8000f30 <PE_PRL_PostReceiveEventError+0x28>
 8000f26:	1c52      	adds	r2, r2, #1
 8000f28:	b2d3      	uxtb	r3, r2
 8000f2a:	2b02      	cmp	r3, #2
 8000f2c:	d3f2      	bcc.n	8000f14 <PE_PRL_PostReceiveEventError+0xc>
 8000f2e:	bd30      	pop	{r4, r5, pc}
 8000f30:	7018      	strb	r0, [r3, #0]
 8000f32:	bd30      	pop	{r4, r5, pc}

08000f34 <.text_58>:
 8000f34:	0000f01f 	.word	0x0000f01f

08000f38 <PE_PRL_PostReceiveEventCopy>:
 8000f38:	b538      	push	{r3, r4, r5, lr}
 8000f3a:	4a21      	ldr	r2, [pc, #132]	@ (8000fc0 <.text_63>)
 8000f3c:	0080      	lsls	r0, r0, #2
 8000f3e:	5813      	ldr	r3, [r2, r0]
 8000f40:	2200      	movs	r2, #0
 8000f42:	b2d0      	uxtb	r0, r2
 8000f44:	181c      	adds	r4, r3, r0
 8000f46:	4d21      	ldr	r5, [pc, #132]	@ (8000fcc <.text_66>)
 8000f48:	5d64      	ldrb	r4, [r4, r5]
 8000f4a:	2560      	movs	r5, #96	@ 0x60
 8000f4c:	4025      	ands	r5, r4
 8000f4e:	2d20      	cmp	r5, #32
 8000f50:	d004      	beq.n	8000f5c <PE_PRL_PostReceiveEventCopy+0x24>
 8000f52:	1c52      	adds	r2, r2, #1
 8000f54:	b2d0      	uxtb	r0, r2
 8000f56:	2802      	cmp	r0, #2
 8000f58:	d3f3      	bcc.n	8000f42 <PE_PRL_PostReceiveEventCopy+0xa>
 8000f5a:	bd31      	pop	{r0, r4, r5, pc}
 8000f5c:	2284      	movs	r2, #132	@ 0x84
 8000f5e:	0052      	lsls	r2, r2, #1
 8000f60:	4350      	muls	r0, r2
 8000f62:	1818      	adds	r0, r3, r0
 8000f64:	303d      	adds	r0, #61	@ 0x3d
 8000f66:	f01e f9c5 	bl	801f2f4 <__aeabi_memcpy>
 8000f6a:	bd31      	pop	{r0, r4, r5, pc}

08000f6c <PE_PRL_PostReceiveEventComplete>:
 8000f6c:	b538      	push	{r3, r4, r5, lr}
 8000f6e:	4914      	ldr	r1, [pc, #80]	@ (8000fc0 <.text_63>)
 8000f70:	0082      	lsls	r2, r0, #2
 8000f72:	5889      	ldr	r1, [r1, r2]
 8000f74:	2300      	movs	r3, #0
 8000f76:	1c5a      	adds	r2, r3, #1
 8000f78:	18cb      	adds	r3, r1, r3
 8000f7a:	4c14      	ldr	r4, [pc, #80]	@ (8000fcc <.text_66>)
 8000f7c:	191b      	adds	r3, r3, r4
 8000f7e:	781c      	ldrb	r4, [r3, #0]
 8000f80:	2560      	movs	r5, #96	@ 0x60
 8000f82:	4025      	ands	r5, r4
 8000f84:	2d20      	cmp	r5, #32
 8000f86:	d003      	beq.n	8000f90 <PE_PRL_PostReceiveEventComplete+0x24>
 8000f88:	b2d3      	uxtb	r3, r2
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d3f3      	bcc.n	8000f76 <PE_PRL_PostReceiveEventComplete+0xa>
 8000f8e:	bd31      	pop	{r0, r4, r5, pc}
 8000f90:	781c      	ldrb	r4, [r3, #0]
 8000f92:	2540      	movs	r5, #64	@ 0x40
 8000f94:	4325      	orrs	r5, r4
 8000f96:	701d      	strb	r5, [r3, #0]
 8000f98:	233c      	movs	r3, #60	@ 0x3c
 8000f9a:	5ccb      	ldrb	r3, [r1, r3]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d101      	bne.n	8000fa4 <PE_PRL_PostReceiveEventComplete+0x38>
 8000fa0:	233c      	movs	r3, #60	@ 0x3c
 8000fa2:	54ca      	strb	r2, [r1, r3]
 8000fa4:	6889      	ldr	r1, [r1, #8]
 8000fa6:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000fa8:	4788      	blx	r1
 8000faa:	bd31      	pop	{r0, r4, r5, pc}

08000fac <PE_Get_UnchunkedSupport>:
 8000fac:	4904      	ldr	r1, [pc, #16]	@ (8000fc0 <.text_63>)
 8000fae:	0080      	lsls	r0, r0, #2
 8000fb0:	5808      	ldr	r0, [r1, r0]
 8000fb2:	6840      	ldr	r0, [r0, #4]
 8000fb4:	6800      	ldr	r0, [r0, #0]
 8000fb6:	0181      	lsls	r1, r0, #6
 8000fb8:	0fc8      	lsrs	r0, r1, #31
 8000fba:	4770      	bx	lr

08000fbc <.text_62>:
 8000fbc:	00000704 	.word	0x00000704

08000fc0 <.text_63>:
 8000fc0:	2000027c 	.word	0x2000027c

08000fc4 <.text_64>:
 8000fc4:	fffff9ff 	.word	0xfffff9ff

08000fc8 <.text_65>:
 8000fc8:	f3ffffff 	.word	0xf3ffffff

08000fcc <.text_66>:
 8000fcc:	0000024d 	.word	0x0000024d

08000fd0 <PE_SubStateMachine_Generic>:
 8000fd0:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 8000fd2:	b08d      	sub	sp, #52	@ 0x34
 8000fd4:	0004      	movs	r4, r0
 8000fd6:	2002      	movs	r0, #2
 8000fd8:	9004      	str	r0, [sp, #16]
 8000fda:	2500      	movs	r5, #0
 8000fdc:	9503      	str	r5, [sp, #12]
 8000fde:	2601      	movs	r6, #1
 8000fe0:	2714      	movs	r7, #20
 8000fe2:	7c61      	ldrb	r1, [r4, #17]
 8000fe4:	2901      	cmp	r1, #1
 8000fe6:	d100      	bne.n	8000fea <PE_SubStateMachine_Generic+0x1a>
 8000fe8:	e195      	b.n	8001316 <PE_SubStateMachine_Generic+0x346>
 8000fea:	2918      	cmp	r1, #24
 8000fec:	d03f      	beq.n	800106e <PE_SubStateMachine_Generic+0x9e>
 8000fee:	2919      	cmp	r1, #25
 8000ff0:	d050      	beq.n	8001094 <PE_SubStateMachine_Generic+0xc4>
 8000ff2:	291d      	cmp	r1, #29
 8000ff4:	d100      	bne.n	8000ff8 <PE_SubStateMachine_Generic+0x28>
 8000ff6:	e092      	b.n	800111e <PE_SubStateMachine_Generic+0x14e>
 8000ff8:	2927      	cmp	r1, #39	@ 0x27
 8000ffa:	d100      	bne.n	8000ffe <PE_SubStateMachine_Generic+0x2e>
 8000ffc:	e0b0      	b.n	8001160 <PE_SubStateMachine_Generic+0x190>
 8000ffe:	2928      	cmp	r1, #40	@ 0x28
 8001000:	d100      	bne.n	8001004 <PE_SubStateMachine_Generic+0x34>
 8001002:	e0b9      	b.n	8001178 <PE_SubStateMachine_Generic+0x1a8>
 8001004:	2929      	cmp	r1, #41	@ 0x29
 8001006:	d100      	bne.n	800100a <PE_SubStateMachine_Generic+0x3a>
 8001008:	e0c0      	b.n	800118c <PE_SubStateMachine_Generic+0x1bc>
 800100a:	292c      	cmp	r1, #44	@ 0x2c
 800100c:	d100      	bne.n	8001010 <PE_SubStateMachine_Generic+0x40>
 800100e:	e2bc      	b.n	800158a <PE_SubStateMachine_Generic+0x5ba>
 8001010:	2930      	cmp	r1, #48	@ 0x30
 8001012:	d100      	bne.n	8001016 <PE_SubStateMachine_Generic+0x46>
 8001014:	e1de      	b.n	80013d4 <PE_SubStateMachine_Generic+0x404>
 8001016:	293a      	cmp	r1, #58	@ 0x3a
 8001018:	d100      	bne.n	800101c <PE_SubStateMachine_Generic+0x4c>
 800101a:	e28c      	b.n	8001536 <PE_SubStateMachine_Generic+0x566>
 800101c:	293b      	cmp	r1, #59	@ 0x3b
 800101e:	d100      	bne.n	8001022 <PE_SubStateMachine_Generic+0x52>
 8001020:	e270      	b.n	8001504 <PE_SubStateMachine_Generic+0x534>
 8001022:	293c      	cmp	r1, #60	@ 0x3c
 8001024:	d100      	bne.n	8001028 <PE_SubStateMachine_Generic+0x58>
 8001026:	e247      	b.n	80014b8 <PE_SubStateMachine_Generic+0x4e8>
 8001028:	294b      	cmp	r1, #75	@ 0x4b
 800102a:	d100      	bne.n	800102e <PE_SubStateMachine_Generic+0x5e>
 800102c:	e114      	b.n	8001258 <PE_SubStateMachine_Generic+0x288>
 800102e:	2963      	cmp	r1, #99	@ 0x63
 8001030:	d100      	bne.n	8001034 <PE_SubStateMachine_Generic+0x64>
 8001032:	e178      	b.n	8001326 <PE_SubStateMachine_Generic+0x356>
 8001034:	2964      	cmp	r1, #100	@ 0x64
 8001036:	d100      	bne.n	800103a <PE_SubStateMachine_Generic+0x6a>
 8001038:	e1a0      	b.n	800137c <PE_SubStateMachine_Generic+0x3ac>
 800103a:	2967      	cmp	r1, #103	@ 0x67
 800103c:	d100      	bne.n	8001040 <PE_SubStateMachine_Generic+0x70>
 800103e:	e120      	b.n	8001282 <PE_SubStateMachine_Generic+0x2b2>
 8001040:	2968      	cmp	r1, #104	@ 0x68
 8001042:	d100      	bne.n	8001046 <PE_SubStateMachine_Generic+0x76>
 8001044:	e138      	b.n	80012b8 <PE_SubStateMachine_Generic+0x2e8>
 8001046:	2974      	cmp	r1, #116	@ 0x74
 8001048:	d100      	bne.n	800104c <PE_SubStateMachine_Generic+0x7c>
 800104a:	e1f3      	b.n	8001434 <PE_SubStateMachine_Generic+0x464>
 800104c:	2993      	cmp	r1, #147	@ 0x93
 800104e:	d100      	bne.n	8001052 <PE_SubStateMachine_Generic+0x82>
 8001050:	e0a6      	b.n	80011a0 <PE_SubStateMachine_Generic+0x1d0>
 8001052:	2994      	cmp	r1, #148	@ 0x94
 8001054:	d100      	bne.n	8001058 <PE_SubStateMachine_Generic+0x88>
 8001056:	e0a7      	b.n	80011a8 <PE_SubStateMachine_Generic+0x1d8>
 8001058:	2995      	cmp	r1, #149	@ 0x95
 800105a:	d100      	bne.n	800105e <PE_SubStateMachine_Generic+0x8e>
 800105c:	e0bd      	b.n	80011da <PE_SubStateMachine_Generic+0x20a>
 800105e:	2999      	cmp	r1, #153	@ 0x99
 8001060:	d000      	beq.n	8001064 <PE_SubStateMachine_Generic+0x94>
 8001062:	e297      	b.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 8001064:	2106      	movs	r1, #6
 8001066:	0020      	movs	r0, r4
 8001068:	f7ff fd44 	bl	8000af4 <PE_Send_RESET>
 800106c:	e220      	b.n	80014b0 <PE_SubStateMachine_Generic+0x4e0>
 800106e:	6861      	ldr	r1, [r4, #4]
 8001070:	6809      	ldr	r1, [r1, #0]
 8001072:	0889      	lsrs	r1, r1, #2
 8001074:	400e      	ands	r6, r1
 8001076:	d002      	beq.n	800107e <PE_SubStateMachine_Generic+0xae>
 8001078:	6960      	ldr	r0, [r4, #20]
 800107a:	0741      	lsls	r1, r0, #29
 800107c:	0fc8      	lsrs	r0, r1, #31
 800107e:	9000      	str	r0, [sp, #0]
 8001080:	2319      	movs	r3, #25
 8001082:	2208      	movs	r2, #8
 8001084:	2100      	movs	r1, #0
 8001086:	0020      	movs	r0, r4
 8001088:	f000 fb76 	bl	8001778 <PE_Send_CtrlMessage>
 800108c:	2800      	cmp	r0, #0
 800108e:	d156      	bne.n	800113e <PE_SubStateMachine_Generic+0x16e>
 8001090:	2007      	movs	r0, #7
 8001092:	e107      	b.n	80012a4 <PE_SubStateMachine_Generic+0x2d4>
 8001094:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001096:	7800      	ldrb	r0, [r0, #0]
 8001098:	2811      	cmp	r0, #17
 800109a:	d13c      	bne.n	8001116 <PE_SubStateMachine_Generic+0x146>
 800109c:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800109e:	0bc1      	lsrs	r1, r0, #15
 80010a0:	d11e      	bne.n	80010e0 <PE_SubStateMachine_Generic+0x110>
 80010a2:	0441      	lsls	r1, r0, #17
 80010a4:	0f49      	lsrs	r1, r1, #29
 80010a6:	d01b      	beq.n	80010e0 <PE_SubStateMachine_Generic+0x110>
 80010a8:	06c0      	lsls	r0, r0, #27
 80010aa:	0ec0      	lsrs	r0, r0, #27
 80010ac:	2804      	cmp	r0, #4
 80010ae:	d117      	bne.n	80010e0 <PE_SubStateMachine_Generic+0x110>
 80010b0:	008b      	lsls	r3, r1, #2
 80010b2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80010b4:	1c82      	adds	r2, r0, #2
 80010b6:	2105      	movs	r1, #5
 80010b8:	7c20      	ldrb	r0, [r4, #16]
 80010ba:	68a6      	ldr	r6, [r4, #8]
 80010bc:	69b6      	ldr	r6, [r6, #24]
 80010be:	47b0      	blx	r6
 80010c0:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80010c2:	7800      	ldrb	r0, [r0, #0]
 80010c4:	2814      	cmp	r0, #20
 80010c6:	d004      	beq.n	80010d2 <PE_SubStateMachine_Generic+0x102>
 80010c8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80010ca:	700f      	strb	r7, [r1, #0]
 80010cc:	0020      	movs	r0, r4
 80010ce:	f7ff fd76 	bl	8000bbe <PE_Clear_RxEvent>
 80010d2:	2003      	movs	r0, #3
 80010d4:	7460      	strb	r0, [r4, #17]
 80010d6:	9504      	str	r5, [sp, #16]
 80010d8:	2107      	movs	r1, #7
 80010da:	7c20      	ldrb	r0, [r4, #16]
 80010dc:	f7ff fb04 	bl	80006e8 <USBPD_PE_Notification>
 80010e0:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80010e2:	21f0      	movs	r1, #240	@ 0xf0
 80010e4:	0209      	lsls	r1, r1, #8
 80010e6:	4001      	ands	r1, r0
 80010e8:	d115      	bne.n	8001116 <PE_SubStateMachine_Generic+0x146>
 80010ea:	06c0      	lsls	r0, r0, #27
 80010ec:	0ec0      	lsrs	r0, r0, #27
 80010ee:	2804      	cmp	r0, #4
 80010f0:	d001      	beq.n	80010f6 <PE_SubStateMachine_Generic+0x126>
 80010f2:	2810      	cmp	r0, #16
 80010f4:	d10f      	bne.n	8001116 <PE_SubStateMachine_Generic+0x146>
 80010f6:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80010f8:	7800      	ldrb	r0, [r0, #0]
 80010fa:	2814      	cmp	r0, #20
 80010fc:	d004      	beq.n	8001108 <PE_SubStateMachine_Generic+0x138>
 80010fe:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001100:	7007      	strb	r7, [r0, #0]
 8001102:	0020      	movs	r0, r4
 8001104:	f7ff fd5b 	bl	8000bbe <PE_Clear_RxEvent>
 8001108:	2003      	movs	r0, #3
 800110a:	7460      	strb	r0, [r4, #17]
 800110c:	9504      	str	r5, [sp, #16]
 800110e:	2108      	movs	r1, #8
 8001110:	7c20      	ldrb	r0, [r4, #16]
 8001112:	f7ff fae9 	bl	80006e8 <USBPD_PE_Notification>
 8001116:	8be0      	ldrh	r0, [r4, #30]
 8001118:	2180      	movs	r1, #128	@ 0x80
 800111a:	0209      	lsls	r1, r1, #8
 800111c:	e099      	b.n	8001252 <PE_SubStateMachine_Generic+0x282>
 800111e:	9505      	str	r5, [sp, #20]
 8001120:	ab05      	add	r3, sp, #20
 8001122:	aa06      	add	r2, sp, #24
 8001124:	2101      	movs	r1, #1
 8001126:	7c20      	ldrb	r0, [r4, #16]
 8001128:	68a5      	ldr	r5, [r4, #8]
 800112a:	696d      	ldr	r5, [r5, #20]
 800112c:	47a8      	blx	r5
 800112e:	2104      	movs	r1, #4
 8001130:	9805      	ldr	r0, [sp, #20]
 8001132:	f000 fabf 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8001136:	2800      	cmp	r0, #0
 8001138:	d002      	beq.n	8001140 <PE_SubStateMachine_Generic+0x170>
 800113a:	2003      	movs	r0, #3
 800113c:	7460      	strb	r0, [r4, #17]
 800113e:	e22a      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 8001140:	9002      	str	r0, [sp, #8]
 8001142:	2003      	movs	r0, #3
 8001144:	9001      	str	r0, [sp, #4]
 8001146:	9805      	ldr	r0, [sp, #20]
 8001148:	0880      	lsrs	r0, r0, #2
 800114a:	9000      	str	r0, [sp, #0]
 800114c:	ab06      	add	r3, sp, #24
 800114e:	2204      	movs	r2, #4
 8001150:	2100      	movs	r1, #0
 8001152:	0020      	movs	r0, r4
 8001154:	f000 fb3b 	bl	80017ce <PE_Send_DataMessage>
 8001158:	2800      	cmp	r0, #0
 800115a:	d1f0      	bne.n	800113e <PE_SubStateMachine_Generic+0x16e>
 800115c:	210a      	movs	r1, #10
 800115e:	e165      	b.n	800142c <PE_SubStateMachine_Generic+0x45c>
 8001160:	2012      	movs	r0, #18
 8001162:	7720      	strb	r0, [r4, #28]
 8001164:	2105      	movs	r1, #5
 8001166:	7c20      	ldrb	r0, [r4, #16]
 8001168:	f004 feab 	bl	8005ec2 <USBDPD_PRL_BistCarrierEyeMode>
 800116c:	2028      	movs	r0, #40	@ 0x28
 800116e:	7460      	strb	r0, [r4, #17]
 8001170:	484f      	ldr	r0, [pc, #316]	@ (80012b0 <PE_SubStateMachine_Generic+0x2e0>)
 8001172:	83e0      	strh	r0, [r4, #30]
 8001174:	202d      	movs	r0, #45	@ 0x2d
 8001176:	e099      	b.n	80012ac <PE_SubStateMachine_Generic+0x2dc>
 8001178:	8be0      	ldrh	r0, [r4, #30]
 800117a:	03f1      	lsls	r1, r6, #15
 800117c:	4288      	cmp	r0, r1
 800117e:	d10e      	bne.n	800119e <PE_SubStateMachine_Generic+0x1ce>
 8001180:	2105      	movs	r1, #5
 8001182:	7c20      	ldrb	r0, [r4, #16]
 8001184:	f004 fea5 	bl	8005ed2 <USBDPD_PRL_BistCarrierEyeModeExit>
 8001188:	83e5      	strh	r5, [r4, #30]
 800118a:	e191      	b.n	80014b0 <PE_SubStateMachine_Generic+0x4e0>
 800118c:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800118e:	7800      	ldrb	r0, [r0, #0]
 8001190:	2814      	cmp	r0, #20
 8001192:	d004      	beq.n	800119e <PE_SubStateMachine_Generic+0x1ce>
 8001194:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001196:	7007      	strb	r7, [r0, #0]
 8001198:	0020      	movs	r0, r4
 800119a:	f7ff fd10 	bl	8000bbe <PE_Clear_RxEvent>
 800119e:	e1fa      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 80011a0:	0020      	movs	r0, r4
 80011a2:	f000 f9fb 	bl	800159c <PE_SubStateMachine_ReceiveDRS>
 80011a6:	e1f6      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 80011a8:	6861      	ldr	r1, [r4, #4]
 80011aa:	6809      	ldr	r1, [r1, #0]
 80011ac:	0889      	lsrs	r1, r1, #2
 80011ae:	400e      	ands	r6, r1
 80011b0:	d002      	beq.n	80011b8 <PE_SubStateMachine_Generic+0x1e8>
 80011b2:	6960      	ldr	r0, [r4, #20]
 80011b4:	0741      	lsls	r1, r0, #29
 80011b6:	0fc8      	lsrs	r0, r1, #31
 80011b8:	9000      	str	r0, [sp, #0]
 80011ba:	2395      	movs	r3, #149	@ 0x95
 80011bc:	2209      	movs	r2, #9
 80011be:	2100      	movs	r1, #0
 80011c0:	0020      	movs	r0, r4
 80011c2:	f000 fad9 	bl	8001778 <PE_Send_CtrlMessage>
 80011c6:	2800      	cmp	r0, #0
 80011c8:	d1ed      	bne.n	80011a6 <PE_SubStateMachine_Generic+0x1d6>
 80011ca:	2010      	movs	r0, #16
 80011cc:	7720      	strb	r0, [r4, #28]
 80011ce:	4839      	ldr	r0, [pc, #228]	@ (80012b4 <PE_SubStateMachine_Generic+0x2e4>)
 80011d0:	83e0      	strh	r0, [r4, #30]
 80011d2:	201b      	movs	r0, #27
 80011d4:	9004      	str	r0, [sp, #16]
 80011d6:	2122      	movs	r1, #34	@ 0x22
 80011d8:	e128      	b.n	800142c <PE_SubStateMachine_Generic+0x45c>
 80011da:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80011dc:	7800      	ldrb	r0, [r0, #0]
 80011de:	2814      	cmp	r0, #20
 80011e0:	d035      	beq.n	800124e <PE_SubStateMachine_Generic+0x27e>
 80011e2:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80011e4:	21f0      	movs	r1, #240	@ 0xf0
 80011e6:	0209      	lsls	r1, r1, #8
 80011e8:	4001      	ands	r1, r0
 80011ea:	d130      	bne.n	800124e <PE_SubStateMachine_Generic+0x27e>
 80011ec:	211f      	movs	r1, #31
 80011ee:	231f      	movs	r3, #31
 80011f0:	4003      	ands	r3, r0
 80011f2:	2b03      	cmp	r3, #3
 80011f4:	d006      	beq.n	8001204 <PE_SubStateMachine_Generic+0x234>
 80011f6:	2b04      	cmp	r3, #4
 80011f8:	d008      	beq.n	800120c <PE_SubStateMachine_Generic+0x23c>
 80011fa:	2b0c      	cmp	r3, #12
 80011fc:	d006      	beq.n	800120c <PE_SubStateMachine_Generic+0x23c>
 80011fe:	2b10      	cmp	r3, #16
 8001200:	d015      	beq.n	800122e <PE_SubStateMachine_Generic+0x25e>
 8001202:	e024      	b.n	800124e <PE_SubStateMachine_Generic+0x27e>
 8001204:	0020      	movs	r0, r4
 8001206:	f000 fa6d 	bl	80016e4 <PE_SwitchDataRole>
 800120a:	e008      	b.n	800121e <PE_SubStateMachine_Generic+0x24e>
 800120c:	4001      	ands	r1, r0
 800120e:	290c      	cmp	r1, #12
 8001210:	d101      	bne.n	8001216 <PE_SubStateMachine_Generic+0x246>
 8001212:	2126      	movs	r1, #38	@ 0x26
 8001214:	e000      	b.n	8001218 <PE_SubStateMachine_Generic+0x248>
 8001216:	2127      	movs	r1, #39	@ 0x27
 8001218:	7c20      	ldrb	r0, [r4, #16]
 800121a:	f7ff fa65 	bl	80006e8 <USBPD_PE_Notification>
 800121e:	2003      	movs	r0, #3
 8001220:	7460      	strb	r0, [r4, #17]
 8001222:	9504      	str	r5, [sp, #16]
 8001224:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001226:	7800      	ldrb	r0, [r0, #0]
 8001228:	2814      	cmp	r0, #20
 800122a:	d10b      	bne.n	8001244 <PE_SubStateMachine_Generic+0x274>
 800122c:	e00f      	b.n	800124e <PE_SubStateMachine_Generic+0x27e>
 800122e:	2128      	movs	r1, #40	@ 0x28
 8001230:	7c20      	ldrb	r0, [r4, #16]
 8001232:	f7ff fa59 	bl	80006e8 <USBPD_PE_Notification>
 8001236:	2003      	movs	r0, #3
 8001238:	7460      	strb	r0, [r4, #17]
 800123a:	9504      	str	r5, [sp, #16]
 800123c:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800123e:	7800      	ldrb	r0, [r0, #0]
 8001240:	2814      	cmp	r0, #20
 8001242:	d004      	beq.n	800124e <PE_SubStateMachine_Generic+0x27e>
 8001244:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001246:	7007      	strb	r7, [r0, #0]
 8001248:	0020      	movs	r0, r4
 800124a:	f7ff fcb8 	bl	8000bbe <PE_Clear_RxEvent>
 800124e:	8be0      	ldrh	r0, [r4, #30]
 8001250:	03f1      	lsls	r1, r6, #15
 8001252:	4288      	cmp	r0, r1
 8001254:	d12b      	bne.n	80012ae <PE_SubStateMachine_Generic+0x2de>
 8001256:	e12b      	b.n	80014b0 <PE_SubStateMachine_Generic+0x4e0>
 8001258:	ab03      	add	r3, sp, #12
 800125a:	aa05      	add	r2, sp, #20
 800125c:	2114      	movs	r1, #20
 800125e:	7c20      	ldrb	r0, [r4, #16]
 8001260:	68a5      	ldr	r5, [r4, #8]
 8001262:	696d      	ldr	r5, [r5, #20]
 8001264:	47a8      	blx	r5
 8001266:	9803      	ldr	r0, [sp, #12]
 8001268:	2800      	cmp	r0, #0
 800126a:	d100      	bne.n	800126e <PE_SubStateMachine_Generic+0x29e>
 800126c:	e192      	b.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 800126e:	2000      	movs	r0, #0
 8001270:	9002      	str	r0, [sp, #8]
 8001272:	2003      	movs	r0, #3
 8001274:	9001      	str	r0, [sp, #4]
 8001276:	9803      	ldr	r0, [sp, #12]
 8001278:	0880      	lsrs	r0, r0, #2
 800127a:	9000      	str	r0, [sp, #0]
 800127c:	ab05      	add	r3, sp, #20
 800127e:	220c      	movs	r2, #12
 8001280:	e154      	b.n	800152c <PE_SubStateMachine_Generic+0x55c>
 8001282:	6861      	ldr	r1, [r4, #4]
 8001284:	6809      	ldr	r1, [r1, #0]
 8001286:	0889      	lsrs	r1, r1, #2
 8001288:	4031      	ands	r1, r6
 800128a:	d000      	beq.n	800128e <PE_SubStateMachine_Generic+0x2be>
 800128c:	2001      	movs	r0, #1
 800128e:	9000      	str	r0, [sp, #0]
 8001290:	2368      	movs	r3, #104	@ 0x68
 8001292:	2218      	movs	r2, #24
 8001294:	2031      	movs	r0, #49	@ 0x31
 8001296:	5c21      	ldrb	r1, [r4, r0]
 8001298:	0020      	movs	r0, r4
 800129a:	f000 fa6d 	bl	8001778 <PE_Send_CtrlMessage>
 800129e:	2800      	cmp	r0, #0
 80012a0:	d105      	bne.n	80012ae <PE_SubStateMachine_Generic+0x2de>
 80012a2:	200f      	movs	r0, #15
 80012a4:	7720      	strb	r0, [r4, #28]
 80012a6:	4803      	ldr	r0, [pc, #12]	@ (80012b4 <PE_SubStateMachine_Generic+0x2e4>)
 80012a8:	83e0      	strh	r0, [r4, #30]
 80012aa:	201b      	movs	r0, #27
 80012ac:	9004      	str	r0, [sp, #16]
 80012ae:	e172      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 80012b0:	0000802d 	.word	0x0000802d
 80012b4:	0000801b 	.word	0x0000801b
 80012b8:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80012ba:	7800      	ldrb	r0, [r0, #0]
 80012bc:	2814      	cmp	r0, #20
 80012be:	d023      	beq.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012c0:	2030      	movs	r0, #48	@ 0x30
 80012c2:	5c20      	ldrb	r0, [r4, r0]
 80012c4:	2131      	movs	r1, #49	@ 0x31
 80012c6:	5c61      	ldrb	r1, [r4, r1]
 80012c8:	4288      	cmp	r0, r1
 80012ca:	d11d      	bne.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012cc:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80012ce:	0bc1      	lsrs	r1, r0, #15
 80012d0:	d11a      	bne.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012d2:	0b01      	lsrs	r1, r0, #12
 80012d4:	0749      	lsls	r1, r1, #29
 80012d6:	d017      	beq.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012d8:	06c0      	lsls	r0, r0, #27
 80012da:	0ec0      	lsrs	r0, r0, #27
 80012dc:	280c      	cmp	r0, #12
 80012de:	d113      	bne.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012e0:	2304      	movs	r3, #4
 80012e2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80012e4:	1c82      	adds	r2, r0, #2
 80012e6:	2114      	movs	r1, #20
 80012e8:	7c20      	ldrb	r0, [r4, #16]
 80012ea:	68a6      	ldr	r6, [r4, #8]
 80012ec:	69b6      	ldr	r6, [r6, #24]
 80012ee:	47b0      	blx	r6
 80012f0:	2003      	movs	r0, #3
 80012f2:	7460      	strb	r0, [r4, #17]
 80012f4:	9504      	str	r5, [sp, #16]
 80012f6:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80012f8:	7800      	ldrb	r0, [r0, #0]
 80012fa:	2814      	cmp	r0, #20
 80012fc:	d004      	beq.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012fe:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001300:	7007      	strb	r7, [r0, #0]
 8001302:	0020      	movs	r0, r4
 8001304:	f7ff fc5b 	bl	8000bbe <PE_Clear_RxEvent>
 8001308:	8be0      	ldrh	r0, [r4, #30]
 800130a:	2180      	movs	r1, #128	@ 0x80
 800130c:	0209      	lsls	r1, r1, #8
 800130e:	4288      	cmp	r0, r1
 8001310:	d108      	bne.n	8001324 <PE_SubStateMachine_Generic+0x354>
 8001312:	2011      	movs	r0, #17
 8001314:	e0cd      	b.n	80014b2 <PE_SubStateMachine_Generic+0x4e2>
 8001316:	9500      	str	r5, [sp, #0]
 8001318:	2303      	movs	r3, #3
 800131a:	2210      	movs	r2, #16
 800131c:	2100      	movs	r1, #0
 800131e:	0020      	movs	r0, r4
 8001320:	f000 fa2a 	bl	8001778 <PE_Send_CtrlMessage>
 8001324:	e137      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 8001326:	ab03      	add	r3, sp, #12
 8001328:	48c9      	ldr	r0, [pc, #804]	@ (8001650 <.text_73>)
 800132a:	1822      	adds	r2, r4, r0
 800132c:	2108      	movs	r1, #8
 800132e:	7c20      	ldrb	r0, [r4, #16]
 8001330:	68a7      	ldr	r7, [r4, #8]
 8001332:	697f      	ldr	r7, [r7, #20]
 8001334:	47b8      	blx	r7
 8001336:	2119      	movs	r1, #25
 8001338:	9803      	ldr	r0, [sp, #12]
 800133a:	f000 f9bb 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 800133e:	2800      	cmp	r0, #0
 8001340:	d129      	bne.n	8001396 <PE_SubStateMachine_Generic+0x3c6>
 8001342:	48c4      	ldr	r0, [pc, #784]	@ (8001654 <.text_74>)
 8001344:	1826      	adds	r6, r4, r0
 8001346:	7035      	strb	r5, [r6, #0]
 8001348:	7075      	strb	r5, [r6, #1]
 800134a:	7c20      	ldrb	r0, [r4, #16]
 800134c:	f7ff fe2e 	bl	8000fac <PE_Get_UnchunkedSupport>
 8001350:	2800      	cmp	r0, #0
 8001352:	d103      	bne.n	800135c <PE_SubStateMachine_Generic+0x38c>
 8001354:	7870      	ldrb	r0, [r6, #1]
 8001356:	2180      	movs	r1, #128	@ 0x80
 8001358:	4301      	orrs	r1, r0
 800135a:	7071      	strb	r1, [r6, #1]
 800135c:	9502      	str	r5, [sp, #8]
 800135e:	2003      	movs	r0, #3
 8001360:	9001      	str	r0, [sp, #4]
 8001362:	9803      	ldr	r0, [sp, #12]
 8001364:	1d00      	adds	r0, r0, #4
 8001366:	b280      	uxth	r0, r0
 8001368:	9000      	str	r0, [sp, #0]
 800136a:	48bb      	ldr	r0, [pc, #748]	@ (8001658 <.text_75>)
 800136c:	1823      	adds	r3, r4, r0
 800136e:	2201      	movs	r2, #1
 8001370:	2100      	movs	r1, #0
 8001372:	0020      	movs	r0, r4
 8001374:	f000 fb5e 	bl	8001a34 <PE_Send_ExtendedMessage>
 8001378:	2148      	movs	r1, #72	@ 0x48
 800137a:	e057      	b.n	800142c <PE_SubStateMachine_Generic+0x45c>
 800137c:	ab03      	add	r3, sp, #12
 800137e:	48b4      	ldr	r0, [pc, #720]	@ (8001650 <.text_73>)
 8001380:	1822      	adds	r2, r4, r0
 8001382:	2113      	movs	r1, #19
 8001384:	7c20      	ldrb	r0, [r4, #16]
 8001386:	68a7      	ldr	r7, [r4, #8]
 8001388:	697f      	ldr	r7, [r7, #20]
 800138a:	47b8      	blx	r7
 800138c:	2118      	movs	r1, #24
 800138e:	9803      	ldr	r0, [sp, #12]
 8001390:	f000 f990 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8001394:	2800      	cmp	r0, #0
 8001396:	d000      	beq.n	800139a <PE_SubStateMachine_Generic+0x3ca>
 8001398:	e0fc      	b.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 800139a:	48ae      	ldr	r0, [pc, #696]	@ (8001654 <.text_74>)
 800139c:	1826      	adds	r6, r4, r0
 800139e:	7035      	strb	r5, [r6, #0]
 80013a0:	7075      	strb	r5, [r6, #1]
 80013a2:	7c20      	ldrb	r0, [r4, #16]
 80013a4:	f7ff fe02 	bl	8000fac <PE_Get_UnchunkedSupport>
 80013a8:	2800      	cmp	r0, #0
 80013aa:	d103      	bne.n	80013b4 <PE_SubStateMachine_Generic+0x3e4>
 80013ac:	7870      	ldrb	r0, [r6, #1]
 80013ae:	2180      	movs	r1, #128	@ 0x80
 80013b0:	4301      	orrs	r1, r0
 80013b2:	7071      	strb	r1, [r6, #1]
 80013b4:	9502      	str	r5, [sp, #8]
 80013b6:	2003      	movs	r0, #3
 80013b8:	9001      	str	r0, [sp, #4]
 80013ba:	9803      	ldr	r0, [sp, #12]
 80013bc:	1d00      	adds	r0, r0, #4
 80013be:	b280      	uxth	r0, r0
 80013c0:	9000      	str	r0, [sp, #0]
 80013c2:	48a5      	ldr	r0, [pc, #660]	@ (8001658 <.text_75>)
 80013c4:	1823      	adds	r3, r4, r0
 80013c6:	220f      	movs	r2, #15
 80013c8:	2100      	movs	r1, #0
 80013ca:	0020      	movs	r0, r4
 80013cc:	f000 fb32 	bl	8001a34 <PE_Send_ExtendedMessage>
 80013d0:	2161      	movs	r1, #97	@ 0x61
 80013d2:	e02b      	b.n	800142c <PE_SubStateMachine_Generic+0x45c>
 80013d4:	ab03      	add	r3, sp, #12
 80013d6:	489e      	ldr	r0, [pc, #632]	@ (8001650 <.text_73>)
 80013d8:	1822      	adds	r2, r4, r0
 80013da:	2109      	movs	r1, #9
 80013dc:	7c20      	ldrb	r0, [r4, #16]
 80013de:	68a7      	ldr	r7, [r4, #8]
 80013e0:	697f      	ldr	r7, [r7, #20]
 80013e2:	47b8      	blx	r7
 80013e4:	2107      	movs	r1, #7
 80013e6:	9803      	ldr	r0, [sp, #12]
 80013e8:	f000 f964 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 80013ec:	2800      	cmp	r0, #0
 80013ee:	d170      	bne.n	80014d2 <PE_SubStateMachine_Generic+0x502>
 80013f0:	4998      	ldr	r1, [pc, #608]	@ (8001654 <.text_74>)
 80013f2:	5465      	strb	r5, [r4, r1]
 80013f4:	1860      	adds	r0, r4, r1
 80013f6:	7045      	strb	r5, [r0, #1]
 80013f8:	7c20      	ldrb	r0, [r4, #16]
 80013fa:	f7ff fdd7 	bl	8000fac <PE_Get_UnchunkedSupport>
 80013fe:	2800      	cmp	r0, #0
 8001400:	d105      	bne.n	800140e <PE_SubStateMachine_Generic+0x43e>
 8001402:	4894      	ldr	r0, [pc, #592]	@ (8001654 <.text_74>)
 8001404:	1820      	adds	r0, r4, r0
 8001406:	7841      	ldrb	r1, [r0, #1]
 8001408:	2280      	movs	r2, #128	@ 0x80
 800140a:	430a      	orrs	r2, r1
 800140c:	7042      	strb	r2, [r0, #1]
 800140e:	9502      	str	r5, [sp, #8]
 8001410:	2003      	movs	r0, #3
 8001412:	9001      	str	r0, [sp, #4]
 8001414:	9803      	ldr	r0, [sp, #12]
 8001416:	1d00      	adds	r0, r0, #4
 8001418:	b280      	uxth	r0, r0
 800141a:	9000      	str	r0, [sp, #0]
 800141c:	488e      	ldr	r0, [pc, #568]	@ (8001658 <.text_75>)
 800141e:	1823      	adds	r3, r4, r0
 8001420:	2202      	movs	r2, #2
 8001422:	2100      	movs	r1, #0
 8001424:	0020      	movs	r0, r4
 8001426:	f000 fb05 	bl	8001a34 <PE_Send_ExtendedMessage>
 800142a:	214f      	movs	r1, #79	@ 0x4f
 800142c:	7c20      	ldrb	r0, [r4, #16]
 800142e:	f7ff f95b 	bl	80006e8 <USBPD_PE_Notification>
 8001432:	e0b0      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 8001434:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001436:	7800      	ldrb	r0, [r0, #0]
 8001438:	2814      	cmp	r0, #20
 800143a:	d034      	beq.n	80014a6 <PE_SubStateMachine_Generic+0x4d6>
 800143c:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800143e:	0bc1      	lsrs	r1, r0, #15
 8001440:	d11a      	bne.n	8001478 <PE_SubStateMachine_Generic+0x4a8>
 8001442:	0b01      	lsrs	r1, r0, #12
 8001444:	0749      	lsls	r1, r1, #29
 8001446:	d017      	beq.n	8001478 <PE_SubStateMachine_Generic+0x4a8>
 8001448:	06c0      	lsls	r0, r0, #27
 800144a:	0ec0      	lsrs	r0, r0, #27
 800144c:	2805      	cmp	r0, #5
 800144e:	d113      	bne.n	8001478 <PE_SubStateMachine_Generic+0x4a8>
 8001450:	2304      	movs	r3, #4
 8001452:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001454:	1d02      	adds	r2, r0, #4
 8001456:	210f      	movs	r1, #15
 8001458:	7c20      	ldrb	r0, [r4, #16]
 800145a:	68a6      	ldr	r6, [r4, #8]
 800145c:	69b6      	ldr	r6, [r6, #24]
 800145e:	47b0      	blx	r6
 8001460:	2003      	movs	r0, #3
 8001462:	7460      	strb	r0, [r4, #17]
 8001464:	9504      	str	r5, [sp, #16]
 8001466:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001468:	7800      	ldrb	r0, [r0, #0]
 800146a:	2814      	cmp	r0, #20
 800146c:	d004      	beq.n	8001478 <PE_SubStateMachine_Generic+0x4a8>
 800146e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8001470:	700f      	strb	r7, [r1, #0]
 8001472:	0020      	movs	r0, r4
 8001474:	f7ff fba3 	bl	8000bbe <PE_Clear_RxEvent>
 8001478:	2034      	movs	r0, #52	@ 0x34
 800147a:	5c20      	ldrb	r0, [r4, r0]
 800147c:	06c0      	lsls	r0, r0, #27
 800147e:	0ec0      	lsrs	r0, r0, #27
 8001480:	2810      	cmp	r0, #16
 8001482:	d110      	bne.n	80014a6 <PE_SubStateMachine_Generic+0x4d6>
 8001484:	2159      	movs	r1, #89	@ 0x59
 8001486:	7c20      	ldrb	r0, [r4, #16]
 8001488:	f7ff f92e 	bl	80006e8 <USBPD_PE_Notification>
 800148c:	83e5      	strh	r5, [r4, #30]
 800148e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001490:	7800      	ldrb	r0, [r0, #0]
 8001492:	2814      	cmp	r0, #20
 8001494:	d004      	beq.n	80014a0 <PE_SubStateMachine_Generic+0x4d0>
 8001496:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001498:	7007      	strb	r7, [r0, #0]
 800149a:	0020      	movs	r0, r4
 800149c:	f7ff fb8f 	bl	8000bbe <PE_Clear_RxEvent>
 80014a0:	2003      	movs	r0, #3
 80014a2:	7460      	strb	r0, [r4, #17]
 80014a4:	9504      	str	r5, [sp, #16]
 80014a6:	8be0      	ldrh	r0, [r4, #30]
 80014a8:	2180      	movs	r1, #128	@ 0x80
 80014aa:	0209      	lsls	r1, r1, #8
 80014ac:	4288      	cmp	r0, r1
 80014ae:	d172      	bne.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 80014b0:	2003      	movs	r0, #3
 80014b2:	7460      	strb	r0, [r4, #17]
 80014b4:	9504      	str	r5, [sp, #16]
 80014b6:	e06e      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 80014b8:	ab03      	add	r3, sp, #12
 80014ba:	4865      	ldr	r0, [pc, #404]	@ (8001650 <.text_73>)
 80014bc:	1822      	adds	r2, r4, r0
 80014be:	210d      	movs	r1, #13
 80014c0:	7c20      	ldrb	r0, [r4, #16]
 80014c2:	68a7      	ldr	r7, [r4, #8]
 80014c4:	697f      	ldr	r7, [r7, #20]
 80014c6:	47b8      	blx	r7
 80014c8:	2104      	movs	r1, #4
 80014ca:	9803      	ldr	r0, [sp, #12]
 80014cc:	f000 f8f2 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 80014d0:	2800      	cmp	r0, #0
 80014d2:	d15f      	bne.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 80014d4:	485f      	ldr	r0, [pc, #380]	@ (8001654 <.text_74>)
 80014d6:	1826      	adds	r6, r4, r0
 80014d8:	7035      	strb	r5, [r6, #0]
 80014da:	7075      	strb	r5, [r6, #1]
 80014dc:	7c20      	ldrb	r0, [r4, #16]
 80014de:	f7ff fd65 	bl	8000fac <PE_Get_UnchunkedSupport>
 80014e2:	2800      	cmp	r0, #0
 80014e4:	d103      	bne.n	80014ee <PE_SubStateMachine_Generic+0x51e>
 80014e6:	7870      	ldrb	r0, [r6, #1]
 80014e8:	2180      	movs	r1, #128	@ 0x80
 80014ea:	4301      	orrs	r1, r0
 80014ec:	7071      	strb	r1, [r6, #1]
 80014ee:	9502      	str	r5, [sp, #8]
 80014f0:	2003      	movs	r0, #3
 80014f2:	9001      	str	r0, [sp, #4]
 80014f4:	9803      	ldr	r0, [sp, #12]
 80014f6:	1d00      	adds	r0, r0, #4
 80014f8:	b280      	uxth	r0, r0
 80014fa:	9000      	str	r0, [sp, #0]
 80014fc:	4856      	ldr	r0, [pc, #344]	@ (8001658 <.text_75>)
 80014fe:	1823      	adds	r3, r4, r0
 8001500:	2207      	movs	r2, #7
 8001502:	e03d      	b.n	8001580 <PE_SubStateMachine_Generic+0x5b0>
 8001504:	9505      	str	r5, [sp, #20]
 8001506:	ab03      	add	r3, sp, #12
 8001508:	aa05      	add	r2, sp, #20
 800150a:	210f      	movs	r1, #15
 800150c:	7c20      	ldrb	r0, [r4, #16]
 800150e:	68a5      	ldr	r5, [r4, #8]
 8001510:	696d      	ldr	r5, [r5, #20]
 8001512:	47a8      	blx	r5
 8001514:	2104      	movs	r1, #4
 8001516:	9803      	ldr	r0, [sp, #12]
 8001518:	f000 f8cc 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 800151c:	2800      	cmp	r0, #0
 800151e:	d139      	bne.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 8001520:	9002      	str	r0, [sp, #8]
 8001522:	2003      	movs	r0, #3
 8001524:	9001      	str	r0, [sp, #4]
 8001526:	9600      	str	r6, [sp, #0]
 8001528:	ab05      	add	r3, sp, #20
 800152a:	2205      	movs	r2, #5
 800152c:	2100      	movs	r1, #0
 800152e:	0020      	movs	r0, r4
 8001530:	f000 f94d 	bl	80017ce <PE_Send_DataMessage>
 8001534:	e02f      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 8001536:	ab03      	add	r3, sp, #12
 8001538:	4845      	ldr	r0, [pc, #276]	@ (8001650 <.text_73>)
 800153a:	1822      	adds	r2, r4, r0
 800153c:	2111      	movs	r1, #17
 800153e:	7c20      	ldrb	r0, [r4, #16]
 8001540:	68a7      	ldr	r7, [r4, #8]
 8001542:	697f      	ldr	r7, [r7, #20]
 8001544:	47b8      	blx	r7
 8001546:	2109      	movs	r1, #9
 8001548:	9803      	ldr	r0, [sp, #12]
 800154a:	f000 f8b3 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 800154e:	2800      	cmp	r0, #0
 8001550:	d120      	bne.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 8001552:	4840      	ldr	r0, [pc, #256]	@ (8001654 <.text_74>)
 8001554:	1826      	adds	r6, r4, r0
 8001556:	7035      	strb	r5, [r6, #0]
 8001558:	7075      	strb	r5, [r6, #1]
 800155a:	7c20      	ldrb	r0, [r4, #16]
 800155c:	f7ff fd26 	bl	8000fac <PE_Get_UnchunkedSupport>
 8001560:	2800      	cmp	r0, #0
 8001562:	d103      	bne.n	800156c <PE_SubStateMachine_Generic+0x59c>
 8001564:	7870      	ldrb	r0, [r6, #1]
 8001566:	2180      	movs	r1, #128	@ 0x80
 8001568:	4301      	orrs	r1, r0
 800156a:	7071      	strb	r1, [r6, #1]
 800156c:	9502      	str	r5, [sp, #8]
 800156e:	2003      	movs	r0, #3
 8001570:	9001      	str	r0, [sp, #4]
 8001572:	9803      	ldr	r0, [sp, #12]
 8001574:	1d00      	adds	r0, r0, #4
 8001576:	b280      	uxth	r0, r0
 8001578:	9000      	str	r0, [sp, #0]
 800157a:	4837      	ldr	r0, [pc, #220]	@ (8001658 <.text_75>)
 800157c:	1823      	adds	r3, r4, r0
 800157e:	2205      	movs	r2, #5
 8001580:	2100      	movs	r1, #0
 8001582:	0020      	movs	r0, r4
 8001584:	f000 fa56 	bl	8001a34 <PE_Send_ExtendedMessage>
 8001588:	e005      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 800158a:	2150      	movs	r1, #80	@ 0x50
 800158c:	7c20      	ldrb	r0, [r4, #16]
 800158e:	f7ff f8ab 	bl	80006e8 <USBPD_PE_Notification>
 8001592:	e78d      	b.n	80014b0 <PE_SubStateMachine_Generic+0x4e0>
 8001594:	7466      	strb	r6, [r4, #17]
 8001596:	9804      	ldr	r0, [sp, #16]
 8001598:	b00f      	add	sp, #60	@ 0x3c
 800159a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800159c <PE_SubStateMachine_ReceiveDRS>:
 800159c:	b538      	push	{r3, r4, r5, lr}
 800159e:	0004      	movs	r4, r0
 80015a0:	252a      	movs	r5, #42	@ 0x2a
 80015a2:	7c20      	ldrb	r0, [r4, #16]
 80015a4:	68a1      	ldr	r1, [r4, #8]
 80015a6:	6b89      	ldr	r1, [r1, #56]	@ 0x38
 80015a8:	4788      	blx	r1
 80015aa:	280a      	cmp	r0, #10
 80015ac:	d002      	beq.n	80015b4 <PE_SubStateMachine_ReceiveDRS+0x18>
 80015ae:	280c      	cmp	r0, #12
 80015b0:	d017      	beq.n	80015e2 <PE_SubStateMachine_ReceiveDRS+0x46>
 80015b2:	e00d      	b.n	80015d0 <PE_SubStateMachine_ReceiveDRS+0x34>
 80015b4:	2000      	movs	r0, #0
 80015b6:	9000      	str	r0, [sp, #0]
 80015b8:	2303      	movs	r3, #3
 80015ba:	2203      	movs	r2, #3
 80015bc:	2100      	movs	r1, #0
 80015be:	0020      	movs	r0, r4
 80015c0:	f000 f8da 	bl	8001778 <PE_Send_CtrlMessage>
 80015c4:	2800      	cmp	r0, #0
 80015c6:	d10d      	bne.n	80015e4 <PE_SubStateMachine_ReceiveDRS+0x48>
 80015c8:	0020      	movs	r0, r4
 80015ca:	f000 f88b 	bl	80016e4 <PE_SwitchDataRole>
 80015ce:	bd31      	pop	{r0, r4, r5, pc}
 80015d0:	6860      	ldr	r0, [r4, #4]
 80015d2:	7800      	ldrb	r0, [r0, #0]
 80015d4:	0780      	lsls	r0, r0, #30
 80015d6:	0f80      	lsrs	r0, r0, #30
 80015d8:	2802      	cmp	r0, #2
 80015da:	d102      	bne.n	80015e2 <PE_SubStateMachine_ReceiveDRS+0x46>
 80015dc:	2001      	movs	r0, #1
 80015de:	7460      	strb	r0, [r4, #17]
 80015e0:	bd31      	pop	{r0, r4, r5, pc}
 80015e2:	7465      	strb	r5, [r4, #17]
 80015e4:	bd31      	pop	{r0, r4, r5, pc}

080015e6 <PE_UpdateTimer>:
 80015e6:	b510      	push	{r4, lr}
 80015e8:	0002      	movs	r2, r0
 80015ea:	2080      	movs	r0, #128	@ 0x80
 80015ec:	0200      	lsls	r0, r0, #8
 80015ee:	0454      	lsls	r4, r2, #17
 80015f0:	0c64      	lsrs	r4, r4, #17
 80015f2:	42a1      	cmp	r1, r4
 80015f4:	da00      	bge.n	80015f8 <PE_UpdateTimer+0x12>
 80015f6:	1a50      	subs	r0, r2, r1
 80015f8:	b280      	uxth	r0, r0
 80015fa:	bd10      	pop	{r4, pc}

080015fc <PE_CallHardResetCallback>:
 80015fc:	6883      	ldr	r3, [r0, #8]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d100      	bne.n	8001606 <PE_CallHardResetCallback+0xa>
 8001604:	4770      	bx	lr
 8001606:	b580      	push	{r7, lr}
 8001608:	7c00      	ldrb	r0, [r0, #16]
 800160a:	4798      	blx	r3
 800160c:	bd01      	pop	{r0, pc}

0800160e <PE_SetPowerNegotiation>:
 800160e:	b510      	push	{r4, lr}
 8001610:	6842      	ldr	r2, [r0, #4]
 8001612:	6813      	ldr	r3, [r2, #0]
 8001614:	055c      	lsls	r4, r3, #21
 8001616:	0f64      	lsrs	r4, r4, #29
 8001618:	42a1      	cmp	r1, r4
 800161a:	d00b      	beq.n	8001634 <PE_SetPowerNegotiation+0x26>
 800161c:	4c2e      	ldr	r4, [pc, #184]	@ (80016d8 <.text_79>)
 800161e:	401c      	ands	r4, r3
 8001620:	0209      	lsls	r1, r1, #8
 8001622:	23e0      	movs	r3, #224	@ 0xe0
 8001624:	00db      	lsls	r3, r3, #3
 8001626:	400b      	ands	r3, r1
 8001628:	4323      	orrs	r3, r4
 800162a:	6013      	str	r3, [r2, #0]
 800162c:	215a      	movs	r1, #90	@ 0x5a
 800162e:	7c00      	ldrb	r0, [r0, #16]
 8001630:	f7ff f85a 	bl	80006e8 <USBPD_PE_Notification>
 8001634:	bd10      	pop	{r4, pc}

08001636 <USBPD_PE_ExecFastRoleSwapSignalling>:
 8001636:	b580      	push	{r7, lr}
 8001638:	4928      	ldr	r1, [pc, #160]	@ (80016dc <.text_80>)
 800163a:	0082      	lsls	r2, r0, #2
 800163c:	5889      	ldr	r1, [r1, r2]
 800163e:	694a      	ldr	r2, [r1, #20]
 8001640:	2380      	movs	r3, #128	@ 0x80
 8001642:	029b      	lsls	r3, r3, #10
 8001644:	4313      	orrs	r3, r2
 8001646:	614b      	str	r3, [r1, #20]
 8001648:	6889      	ldr	r1, [r1, #8]
 800164a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800164c:	4788      	blx	r1
 800164e:	bd01      	pop	{r0, pc}

08001650 <.text_73>:
 8001650:	00000267 	.word	0x00000267

08001654 <.text_74>:
 8001654:	00000265 	.word	0x00000265

08001658 <.text_75>:
 8001658:	00000263 	.word	0x00000263

0800165c <PE_CalculateMinTiming>:
 800165c:	0001      	movs	r1, r0
 800165e:	2000      	movs	r0, #0
 8001660:	43c0      	mvns	r0, r0
 8001662:	0c42      	lsrs	r2, r0, #17
 8001664:	8c8b      	ldrh	r3, [r1, #36]	@ 0x24
 8001666:	4213      	tst	r3, r2
 8001668:	d001      	beq.n	800166e <PE_CalculateMinTiming+0x12>
 800166a:	8c88      	ldrh	r0, [r1, #36]	@ 0x24
 800166c:	4010      	ands	r0, r2
 800166e:	8c4b      	ldrh	r3, [r1, #34]	@ 0x22
 8001670:	4213      	tst	r3, r2
 8001672:	d006      	beq.n	8001682 <PE_CalculateMinTiming+0x26>
 8001674:	8c4b      	ldrh	r3, [r1, #34]	@ 0x22
 8001676:	4013      	ands	r3, r2
 8001678:	4298      	cmp	r0, r3
 800167a:	d302      	bcc.n	8001682 <PE_CalculateMinTiming+0x26>
 800167c:	8c49      	ldrh	r1, [r1, #34]	@ 0x22
 800167e:	0010      	movs	r0, r2
 8001680:	4008      	ands	r0, r1
 8001682:	4770      	bx	lr

08001684 <PE_SetPowerNegociation>:
 8001684:	b538      	push	{r3, r4, r5, lr}
 8001686:	0005      	movs	r5, r0
 8001688:	000c      	movs	r4, r1
 800168a:	6868      	ldr	r0, [r5, #4]
 800168c:	6800      	ldr	r0, [r0, #0]
 800168e:	0540      	lsls	r0, r0, #21
 8001690:	0f40      	lsrs	r0, r0, #29
 8001692:	4284      	cmp	r4, r0
 8001694:	d003      	beq.n	800169e <PE_SetPowerNegociation+0x1a>
 8001696:	215a      	movs	r1, #90	@ 0x5a
 8001698:	7c28      	ldrb	r0, [r5, #16]
 800169a:	f7ff f825 	bl	80006e8 <USBPD_PE_Notification>
 800169e:	6868      	ldr	r0, [r5, #4]
 80016a0:	6801      	ldr	r1, [r0, #0]
 80016a2:	4a0d      	ldr	r2, [pc, #52]	@ (80016d8 <.text_79>)
 80016a4:	400a      	ands	r2, r1
 80016a6:	0221      	lsls	r1, r4, #8
 80016a8:	23e0      	movs	r3, #224	@ 0xe0
 80016aa:	00db      	lsls	r3, r3, #3
 80016ac:	400b      	ands	r3, r1
 80016ae:	4313      	orrs	r3, r2
 80016b0:	6003      	str	r3, [r0, #0]
 80016b2:	bd31      	pop	{r0, r4, r5, pc}

080016b4 <PE_CheckDataSizeFromGetDataInfo>:
 80016b4:	b51c      	push	{r2, r3, r4, lr}
 80016b6:	0002      	movs	r2, r0
 80016b8:	2000      	movs	r0, #0
 80016ba:	428a      	cmp	r2, r1
 80016bc:	d20a      	bcs.n	80016d4 <PE_CheckDataSizeFromGetDataInfo+0x20>
 80016be:	2018      	movs	r0, #24
 80016c0:	9000      	str	r0, [sp, #0]
 80016c2:	bf00      	nop
 80016c4:	a315      	add	r3, pc, #84	@ (adr r3, 800171c <.text_83>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	2100      	movs	r1, #0
 80016ca:	2006      	movs	r0, #6
 80016cc:	4c04      	ldr	r4, [pc, #16]	@ (80016e0 <.text_81>)
 80016ce:	6824      	ldr	r4, [r4, #0]
 80016d0:	47a0      	blx	r4
 80016d2:	2002      	movs	r0, #2
 80016d4:	bd16      	pop	{r1, r2, r4, pc}
	...

080016d8 <.text_79>:
 80016d8:	fffff8ff 	.word	0xfffff8ff

080016dc <.text_80>:
 80016dc:	2000027c 	.word	0x2000027c

080016e0 <.text_81>:
 80016e0:	20000000 	.word	0x20000000

080016e4 <PE_SwitchDataRole>:
 80016e4:	b510      	push	{r4, lr}
 80016e6:	0004      	movs	r4, r0
 80016e8:	6860      	ldr	r0, [r4, #4]
 80016ea:	6802      	ldr	r2, [r0, #0]
 80016ec:	2101      	movs	r1, #1
 80016ee:	08d3      	lsrs	r3, r2, #3
 80016f0:	400b      	ands	r3, r1
 80016f2:	d107      	bne.n	8001704 <PE_SwitchDataRole+0x20>
 80016f4:	2308      	movs	r3, #8
 80016f6:	4313      	orrs	r3, r2
 80016f8:	6003      	str	r3, [r0, #0]
 80016fa:	7c20      	ldrb	r0, [r4, #16]
 80016fc:	f004 f93b 	bl	8005976 <USBPD_PRL_SetHeaderDataRole>
 8001700:	2125      	movs	r1, #37	@ 0x25
 8001702:	e007      	b.n	8001714 <PE_SwitchDataRole+0x30>
 8001704:	2108      	movs	r1, #8
 8001706:	438a      	bics	r2, r1
 8001708:	6002      	str	r2, [r0, #0]
 800170a:	2100      	movs	r1, #0
 800170c:	7c20      	ldrb	r0, [r4, #16]
 800170e:	f004 f932 	bl	8005976 <USBPD_PRL_SetHeaderDataRole>
 8001712:	2124      	movs	r1, #36	@ 0x24
 8001714:	7c20      	ldrb	r0, [r4, #16]
 8001716:	f7fe ffe7 	bl	80006e8 <USBPD_PE_Notification>
 800171a:	bd10      	pop	{r4, pc}

0800171c <.text_83>:
 800171c:	61746144 	.word	0x61746144
 8001720:	7a695320 	.word	0x7a695320
 8001724:	73692065 	.word	0x73692065
 8001728:	746f6e20 	.word	0x746f6e20
 800172c:	726f6320 	.word	0x726f6320
 8001730:	74636572 	.word	0x74636572
 8001734:	00          	.byte	0x00
 8001735:	00          	.byte	0x00
	...

08001738 <USBPD_PE_SetTrace>:
 8001738:	0001      	movs	r1, r0
 800173a:	d100      	bne.n	800173e <USBPD_PE_SetTrace+0x6>
 800173c:	4805      	ldr	r0, [pc, #20]	@ (8001754 <.text_5>)
 800173e:	4906      	ldr	r1, [pc, #24]	@ (8001758 <.text_6>)
 8001740:	6008      	str	r0, [r1, #0]
 8001742:	4770      	bx	lr

08001744 <USBPD_PE_CheckLIB>:
 8001744:	0001      	movs	r1, r0
 8001746:	2000      	movs	r0, #0
 8001748:	4a04      	ldr	r2, [pc, #16]	@ (800175c <.text_7>)
 800174a:	4291      	cmp	r1, r2
 800174c:	d100      	bne.n	8001750 <USBPD_PE_CheckLIB+0xc>
 800174e:	2001      	movs	r0, #1
 8001750:	4770      	bx	lr
	...

08001754 <.text_5>:
 8001754:	08001777 	.word	0x08001777

08001758 <.text_6>:
 8001758:	20000000 	.word	0x20000000

0800175c <.text_7>:
 800175c:	30410000 	.word	0x30410000

08001760 <USBPD_PE_GetMemoryConsumption>:
 8001760:	b510      	push	{r4, lr}
 8001762:	f004 f8df 	bl	8005924 <USBPD_PRL_GetMemoryConsumption>
 8001766:	0004      	movs	r4, r0
 8001768:	f7fe fedd 	bl	8000526 <USBPD_CAD_GetMemoryConsumption>
 800176c:	1820      	adds	r0, r4, r0
 800176e:	21e1      	movs	r1, #225	@ 0xe1
 8001770:	0109      	lsls	r1, r1, #4
 8001772:	1840      	adds	r0, r0, r1
 8001774:	bd10      	pop	{r4, pc}

08001776 <PE_Trace_Empty>:
 8001776:	4770      	bx	lr

08001778 <PE_Send_CtrlMessage>:
 8001778:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 800177a:	2501      	movs	r5, #1
 800177c:	0004      	movs	r4, r0
 800177e:	000f      	movs	r7, r1
 8001780:	0016      	movs	r6, r2
 8001782:	6860      	ldr	r0, [r4, #4]
 8001784:	6800      	ldr	r0, [r0, #0]
 8001786:	0b00      	lsrs	r0, r0, #12
 8001788:	4028      	ands	r0, r5
 800178a:	d014      	beq.n	80017b6 <PE_Send_CtrlMessage+0x3e>
 800178c:	a808      	add	r0, sp, #32
 800178e:	7800      	ldrb	r0, [r0, #0]
 8001790:	9001      	str	r0, [sp, #4]
 8001792:	2002      	movs	r0, #2
 8001794:	9000      	str	r0, [sp, #0]
 8001796:	48a2      	ldr	r0, [pc, #648]	@ (8001a20 <.text_5>)
 8001798:	1823      	adds	r3, r4, r0
 800179a:	0032      	movs	r2, r6
 800179c:	0039      	movs	r1, r7
 800179e:	7c20      	ldrb	r0, [r4, #16]
 80017a0:	f004 f938 	bl	8005a14 <USBPD_PRL_SendMessage>
 80017a4:	2803      	cmp	r0, #3
 80017a6:	d0ec      	beq.n	8001782 <PE_Send_CtrlMessage+0xa>
 80017a8:	0039      	movs	r1, r7
 80017aa:	2810      	cmp	r0, #16
 80017ac:	d00e      	beq.n	80017cc <PE_Send_CtrlMessage+0x54>
 80017ae:	2e0d      	cmp	r6, #13
 80017b0:	d104      	bne.n	80017bc <PE_Send_CtrlMessage+0x44>
 80017b2:	2201      	movs	r2, #1
 80017b4:	e003      	b.n	80017be <PE_Send_CtrlMessage+0x46>
 80017b6:	7460      	strb	r0, [r4, #17]
 80017b8:	2010      	movs	r0, #16
 80017ba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80017bc:	2200      	movs	r2, #0
 80017be:	466b      	mov	r3, sp
 80017c0:	7a1b      	ldrb	r3, [r3, #8]
 80017c2:	9300      	str	r3, [sp, #0]
 80017c4:	0003      	movs	r3, r0
 80017c6:	0020      	movs	r0, r4
 80017c8:	f000 fc24 	bl	8002014 <PE_CheckSendMessageStatus>
 80017cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080017ce <PE_Send_DataMessage>:
 80017ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80017d0:	b082      	sub	sp, #8
 80017d2:	0004      	movs	r4, r0
 80017d4:	2000      	movs	r0, #0
 80017d6:	4e93      	ldr	r6, [pc, #588]	@ (8001a24 <.text_6>)
 80017d8:	e00c      	b.n	80017f4 <PE_Send_DataMessage+0x26>
 80017da:	2100      	movs	r1, #0
 80017dc:	0082      	lsls	r2, r0, #2
 80017de:	18a2      	adds	r2, r4, r2
 80017e0:	1855      	adds	r5, r2, r1
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	00cf      	lsls	r7, r1, #3
 80017e6:	40fa      	lsrs	r2, r7
 80017e8:	55aa      	strb	r2, [r5, r6]
 80017ea:	1c49      	adds	r1, r1, #1
 80017ec:	2904      	cmp	r1, #4
 80017ee:	d3f5      	bcc.n	80017dc <PE_Send_DataMessage+0xe>
 80017f0:	1d1b      	adds	r3, r3, #4
 80017f2:	1c40      	adds	r0, r0, #1
 80017f4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80017f6:	4288      	cmp	r0, r1
 80017f8:	d3ef      	bcc.n	80017da <PE_Send_DataMessage+0xc>
 80017fa:	6860      	ldr	r0, [r4, #4]
 80017fc:	6800      	ldr	r0, [r0, #0]
 80017fe:	04c1      	lsls	r1, r0, #19
 8001800:	0fc9      	lsrs	r1, r1, #31
 8001802:	d01f      	beq.n	8001844 <PE_Send_DataMessage+0x76>
 8001804:	a80c      	add	r0, sp, #48	@ 0x30
 8001806:	7800      	ldrb	r0, [r0, #0]
 8001808:	9001      	str	r0, [sp, #4]
 800180a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800180c:	0080      	lsls	r0, r0, #2
 800180e:	1c80      	adds	r0, r0, #2
 8001810:	b280      	uxth	r0, r0
 8001812:	9000      	str	r0, [sp, #0]
 8001814:	1eb0      	subs	r0, r6, #2
 8001816:	1823      	adds	r3, r4, r0
 8001818:	4668      	mov	r0, sp
 800181a:	7c02      	ldrb	r2, [r0, #16]
 800181c:	7b01      	ldrb	r1, [r0, #12]
 800181e:	7c20      	ldrb	r0, [r4, #16]
 8001820:	f004 f8f8 	bl	8005a14 <USBPD_PRL_SendMessage>
 8001824:	2803      	cmp	r0, #3
 8001826:	d0e8      	beq.n	80017fa <PE_Send_DataMessage+0x2c>
 8001828:	4669      	mov	r1, sp
 800182a:	7b09      	ldrb	r1, [r1, #12]
 800182c:	2810      	cmp	r0, #16
 800182e:	d007      	beq.n	8001840 <PE_Send_DataMessage+0x72>
 8001830:	aa0b      	add	r2, sp, #44	@ 0x2c
 8001832:	7812      	ldrb	r2, [r2, #0]
 8001834:	9200      	str	r2, [sp, #0]
 8001836:	0003      	movs	r3, r0
 8001838:	2200      	movs	r2, #0
 800183a:	0020      	movs	r0, r4
 800183c:	f000 fbea 	bl	8002014 <PE_CheckSendMessageStatus>
 8001840:	b005      	add	sp, #20
 8001842:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001844:	2010      	movs	r0, #16
 8001846:	e7fb      	b.n	8001840 <PE_Send_DataMessage+0x72>

08001848 <PE_Check_ExtendedMessage>:
 8001848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800184a:	0004      	movs	r4, r0
 800184c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800184e:	7881      	ldrb	r1, [r0, #2]
 8001850:	78c0      	ldrb	r0, [r0, #3]
 8001852:	0200      	lsls	r0, r0, #8
 8001854:	1808      	adds	r0, r1, r0
 8001856:	4974      	ldr	r1, [pc, #464]	@ (8001a28 <.text_7>)
 8001858:	1861      	adds	r1, r4, r1
 800185a:	8008      	strh	r0, [r1, #0]
 800185c:	2234      	movs	r2, #52	@ 0x34
 800185e:	5ca2      	ldrb	r2, [r4, r2]
 8001860:	06d2      	lsls	r2, r2, #27
 8001862:	0ed2      	lsrs	r2, r2, #27
 8001864:	708a      	strb	r2, [r1, #2]
 8001866:	2501      	movs	r5, #1
 8001868:	0403      	lsls	r3, r0, #16
 800186a:	0e9b      	lsrs	r3, r3, #26
 800186c:	2201      	movs	r2, #1
 800186e:	401a      	ands	r2, r3
 8001870:	0403      	lsls	r3, r0, #16
 8001872:	0edb      	lsrs	r3, r3, #27
 8001874:	071b      	lsls	r3, r3, #28
 8001876:	d003      	beq.n	8001880 <PE_Check_ExtendedMessage+0x38>
 8001878:	0013      	movs	r3, r2
 800187a:	d001      	beq.n	8001880 <PE_Check_ExtendedMessage+0x38>
 800187c:	2034      	movs	r0, #52	@ 0x34
 800187e:	e09e      	b.n	80019be <PE_Check_ExtendedMessage+0x176>
 8001880:	05c6      	lsls	r6, r0, #23
 8001882:	0df6      	lsrs	r6, r6, #23
 8001884:	2300      	movs	r3, #0
 8001886:	0407      	lsls	r7, r0, #16
 8001888:	0fff      	lsrs	r7, r7, #31
 800188a:	d10d      	bne.n	80018a8 <PE_Check_ExtendedMessage+0x60>
 800188c:	4867      	ldr	r0, [pc, #412]	@ (8001a2c <.text_8>)
 800188e:	5226      	strh	r6, [r4, r0]
 8001890:	4866      	ldr	r0, [pc, #408]	@ (8001a2c <.text_8>)
 8001892:	5a20      	ldrh	r0, [r4, r0]
 8001894:	4283      	cmp	r3, r0
 8001896:	d21b      	bcs.n	80018d0 <PE_Check_ExtendedMessage+0x88>
 8001898:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800189a:	1d00      	adds	r0, r0, #4
 800189c:	5cc0      	ldrb	r0, [r0, r3]
 800189e:	4a64      	ldr	r2, [pc, #400]	@ (8001a30 <.text_9>)
 80018a0:	18a2      	adds	r2, r4, r2
 80018a2:	54d0      	strb	r0, [r2, r3]
 80018a4:	1c5b      	adds	r3, r3, #1
 80018a6:	e7f3      	b.n	8001890 <PE_Check_ExtendedMessage+0x48>
 80018a8:	27f8      	movs	r7, #248	@ 0xf8
 80018aa:	01ff      	lsls	r7, r7, #7
 80018ac:	4007      	ands	r7, r0
 80018ae:	d106      	bne.n	80018be <PE_Check_ExtendedMessage+0x76>
 80018b0:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80018b2:	0440      	lsls	r0, r0, #17
 80018b4:	0f40      	lsrs	r0, r0, #29
 80018b6:	2807      	cmp	r0, #7
 80018b8:	d30a      	bcc.n	80018d0 <PE_Check_ExtendedMessage+0x88>
 80018ba:	2e1a      	cmp	r6, #26
 80018bc:	d908      	bls.n	80018d0 <PE_Check_ExtendedMessage+0x88>
 80018be:	2a00      	cmp	r2, #0
 80018c0:	d106      	bne.n	80018d0 <PE_Check_ExtendedMessage+0x88>
 80018c2:	485a      	ldr	r0, [pc, #360]	@ (8001a2c <.text_8>)
 80018c4:	5a20      	ldrh	r0, [r4, r0]
 80018c6:	42b0      	cmp	r0, r6
 80018c8:	d202      	bcs.n	80018d0 <PE_Check_ExtendedMessage+0x88>
 80018ca:	83e3      	strh	r3, [r4, #30]
 80018cc:	2037      	movs	r0, #55	@ 0x37
 80018ce:	e076      	b.n	80019be <PE_Check_ExtendedMessage+0x176>
 80018d0:	7889      	ldrb	r1, [r1, #2]
 80018d2:	2603      	movs	r6, #3
 80018d4:	7f22      	ldrb	r2, [r4, #28]
 80018d6:	2a00      	cmp	r2, #0
 80018d8:	d039      	beq.n	800194e <PE_Check_ExtendedMessage+0x106>
 80018da:	2901      	cmp	r1, #1
 80018dc:	d008      	beq.n	80018f0 <PE_Check_ExtendedMessage+0xa8>
 80018de:	2902      	cmp	r1, #2
 80018e0:	d01c      	beq.n	800191c <PE_Check_ExtendedMessage+0xd4>
 80018e2:	2905      	cmp	r1, #5
 80018e4:	d02a      	beq.n	800193c <PE_Check_ExtendedMessage+0xf4>
 80018e6:	2907      	cmp	r1, #7
 80018e8:	d023      	beq.n	8001932 <PE_Check_ExtendedMessage+0xea>
 80018ea:	290f      	cmp	r1, #15
 80018ec:	d00b      	beq.n	8001906 <PE_Check_ExtendedMessage+0xbe>
 80018ee:	e094      	b.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 80018f0:	2319      	movs	r3, #25
 80018f2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80018f4:	1d02      	adds	r2, r0, #4
 80018f6:	2108      	movs	r1, #8
 80018f8:	7c20      	ldrb	r0, [r4, #16]
 80018fa:	68a7      	ldr	r7, [r4, #8]
 80018fc:	69bf      	ldr	r7, [r7, #24]
 80018fe:	47b8      	blx	r7
 8001900:	7466      	strb	r6, [r4, #17]
 8001902:	2147      	movs	r1, #71	@ 0x47
 8001904:	e014      	b.n	8001930 <PE_Check_ExtendedMessage+0xe8>
 8001906:	2318      	movs	r3, #24
 8001908:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800190a:	1d02      	adds	r2, r0, #4
 800190c:	2113      	movs	r1, #19
 800190e:	7c20      	ldrb	r0, [r4, #16]
 8001910:	68a7      	ldr	r7, [r4, #8]
 8001912:	69bf      	ldr	r7, [r7, #24]
 8001914:	47b8      	blx	r7
 8001916:	7466      	strb	r6, [r4, #17]
 8001918:	2162      	movs	r1, #98	@ 0x62
 800191a:	e009      	b.n	8001930 <PE_Check_ExtendedMessage+0xe8>
 800191c:	2307      	movs	r3, #7
 800191e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001920:	1d02      	adds	r2, r0, #4
 8001922:	2109      	movs	r1, #9
 8001924:	7c20      	ldrb	r0, [r4, #16]
 8001926:	68a7      	ldr	r7, [r4, #8]
 8001928:	69bf      	ldr	r7, [r7, #24]
 800192a:	47b8      	blx	r7
 800192c:	7466      	strb	r6, [r4, #17]
 800192e:	214e      	movs	r1, #78	@ 0x4e
 8001930:	e2c7      	b.n	8001ec2 <.text_21>
 8001932:	231a      	movs	r3, #26
 8001934:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001936:	1d02      	adds	r2, r0, #4
 8001938:	210d      	movs	r1, #13
 800193a:	e003      	b.n	8001944 <PE_Check_ExtendedMessage+0xfc>
 800193c:	2309      	movs	r3, #9
 800193e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001940:	1d02      	adds	r2, r0, #4
 8001942:	2111      	movs	r1, #17
 8001944:	7c20      	ldrb	r0, [r4, #16]
 8001946:	68a7      	ldr	r7, [r4, #8]
 8001948:	69bf      	ldr	r7, [r7, #24]
 800194a:	47b8      	blx	r7
 800194c:	e063      	b.n	8001a16 <PE_Check_ExtendedMessage+0x1ce>
 800194e:	1ec8      	subs	r0, r1, #3
 8001950:	2808      	cmp	r0, #8
 8001952:	d862      	bhi.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 8001954:	a201      	add	r2, pc, #4	@ (adr r2, 800195c <PE_Check_ExtendedMessage+0x114>)
 8001956:	5c12      	ldrb	r2, [r2, r0]
 8001958:	4497      	add	pc, r2
 800195a:	bf00      	nop
 800195c:	46be280a 	.word	0x46be280a
 8001960:	669884be 	.word	0x669884be
 8001964:	006e      	.short	0x006e
 8001966:	6820      	ldr	r0, [r4, #0]
 8001968:	8900      	ldrh	r0, [r0, #8]
 800196a:	0b00      	lsrs	r0, r0, #12
 800196c:	4228      	tst	r0, r5
 800196e:	d054      	beq.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 8001970:	2301      	movs	r3, #1
 8001972:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001974:	1d02      	adds	r2, r0, #4
 8001976:	2110      	movs	r1, #16
 8001978:	7c20      	ldrb	r0, [r4, #16]
 800197a:	68a5      	ldr	r5, [r4, #8]
 800197c:	69ad      	ldr	r5, [r5, #24]
 800197e:	47a8      	blx	r5
 8001980:	203a      	movs	r0, #58	@ 0x3a
 8001982:	e01c      	b.n	80019be <PE_Check_ExtendedMessage+0x176>
 8001984:	6820      	ldr	r0, [r4, #0]
 8001986:	8900      	ldrh	r0, [r0, #8]
 8001988:	0b00      	lsrs	r0, r0, #12
 800198a:	4228      	tst	r0, r5
 800198c:	d045      	beq.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 800198e:	2301      	movs	r3, #1
 8001990:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001992:	1d02      	adds	r2, r0, #4
 8001994:	210e      	movs	r1, #14
 8001996:	7c20      	ldrb	r0, [r4, #16]
 8001998:	68a5      	ldr	r5, [r4, #8]
 800199a:	69ad      	ldr	r5, [r5, #24]
 800199c:	47a8      	blx	r5
 800199e:	203b      	movs	r0, #59	@ 0x3b
 80019a0:	e00d      	b.n	80019be <PE_Check_ExtendedMessage+0x176>
 80019a2:	6820      	ldr	r0, [r4, #0]
 80019a4:	8900      	ldrh	r0, [r0, #8]
 80019a6:	0980      	lsrs	r0, r0, #6
 80019a8:	4228      	tst	r0, r5
 80019aa:	d036      	beq.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 80019ac:	2302      	movs	r3, #2
 80019ae:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80019b0:	1d02      	adds	r2, r0, #4
 80019b2:	210c      	movs	r1, #12
 80019b4:	7c20      	ldrb	r0, [r4, #16]
 80019b6:	68a5      	ldr	r5, [r4, #8]
 80019b8:	69ad      	ldr	r5, [r5, #24]
 80019ba:	47a8      	blx	r5
 80019bc:	203c      	movs	r0, #60	@ 0x3c
 80019be:	7460      	strb	r0, [r4, #17]
 80019c0:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80019c2:	6820      	ldr	r0, [r4, #0]
 80019c4:	8900      	ldrh	r0, [r0, #8]
 80019c6:	0a80      	lsrs	r0, r0, #10
 80019c8:	e00d      	b.n	80019e6 <PE_Check_ExtendedMessage+0x19e>
 80019ca:	68a0      	ldr	r0, [r4, #8]
 80019cc:	6905      	ldr	r5, [r0, #16]
 80019ce:	2d00      	cmp	r5, #0
 80019d0:	d024      	beq.n	8001a1c <PE_Check_ExtendedMessage+0x1d4>
 80019d2:	4816      	ldr	r0, [pc, #88]	@ (8001a2c <.text_8>)
 80019d4:	5a23      	ldrh	r3, [r4, r0]
 80019d6:	4816      	ldr	r0, [pc, #88]	@ (8001a30 <.text_9>)
 80019d8:	1822      	adds	r2, r4, r0
 80019da:	7c20      	ldrb	r0, [r4, #16]
 80019dc:	47a8      	blx	r5
 80019de:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80019e0:	6820      	ldr	r0, [r4, #0]
 80019e2:	8900      	ldrh	r0, [r0, #8]
 80019e4:	0a40      	lsrs	r0, r0, #9
 80019e6:	4228      	tst	r0, r5
 80019e8:	d017      	beq.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 80019ea:	68a0      	ldr	r0, [r4, #8]
 80019ec:	6900      	ldr	r0, [r0, #16]
 80019ee:	2800      	cmp	r0, #0
 80019f0:	d109      	bne.n	8001a06 <PE_Check_ExtendedMessage+0x1be>
 80019f2:	e012      	b.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 80019f4:	6820      	ldr	r0, [r4, #0]
 80019f6:	8900      	ldrh	r0, [r0, #8]
 80019f8:	0a40      	lsrs	r0, r0, #9
 80019fa:	4228      	tst	r0, r5
 80019fc:	d00e      	beq.n	8001a1c <PE_Check_ExtendedMessage+0x1d4>
 80019fe:	68a0      	ldr	r0, [r4, #8]
 8001a00:	6900      	ldr	r0, [r0, #16]
 8001a02:	2800      	cmp	r0, #0
 8001a04:	d00a      	beq.n	8001a1c <PE_Check_ExtendedMessage+0x1d4>
 8001a06:	4809      	ldr	r0, [pc, #36]	@ (8001a2c <.text_8>)
 8001a08:	5a23      	ldrh	r3, [r4, r0]
 8001a0a:	4809      	ldr	r0, [pc, #36]	@ (8001a30 <.text_9>)
 8001a0c:	1822      	adds	r2, r4, r0
 8001a0e:	7c20      	ldrb	r0, [r4, #16]
 8001a10:	68a5      	ldr	r5, [r4, #8]
 8001a12:	692d      	ldr	r5, [r5, #16]
 8001a14:	47a8      	blx	r5
 8001a16:	7466      	strb	r6, [r4, #17]
 8001a18:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001a1a:	7465      	strb	r5, [r4, #17]
 8001a1c:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
	...

08001a20 <.text_5>:
 8001a20:	00000263 	.word	0x00000263

08001a24 <.text_6>:
 8001a24:	00000265 	.word	0x00000265

08001a28 <.text_7>:
 8001a28:	0000025a 	.word	0x0000025a

08001a2c <.text_8>:
 8001a2c:	0000048e 	.word	0x0000048e

08001a30 <.text_9>:
 8001a30:	00000281 	.word	0x00000281

08001a34 <PE_Send_ExtendedMessage>:
 8001a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8001a3a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001a3c:	0004      	movs	r4, r0
 8001a3e:	000d      	movs	r5, r1
 8001a40:	4668      	mov	r0, sp
 8001a42:	7202      	strb	r2, [r0, #8]
 8001a44:	9303      	str	r3, [sp, #12]
 8001a46:	6860      	ldr	r0, [r4, #4]
 8001a48:	6800      	ldr	r0, [r0, #0]
 8001a4a:	04c1      	lsls	r1, r0, #19
 8001a4c:	0fc9      	lsrs	r1, r1, #31
 8001a4e:	d019      	beq.n	8001a84 <PE_Send_ExtendedMessage+0x50>
 8001a50:	9601      	str	r6, [sp, #4]
 8001a52:	9700      	str	r7, [sp, #0]
 8001a54:	9b03      	ldr	r3, [sp, #12]
 8001a56:	4668      	mov	r0, sp
 8001a58:	7a00      	ldrb	r0, [r0, #8]
 8001a5a:	2280      	movs	r2, #128	@ 0x80
 8001a5c:	4302      	orrs	r2, r0
 8001a5e:	0029      	movs	r1, r5
 8001a60:	7c20      	ldrb	r0, [r4, #16]
 8001a62:	f003 ffd7 	bl	8005a14 <USBPD_PRL_SendMessage>
 8001a66:	2803      	cmp	r0, #3
 8001a68:	d0ed      	beq.n	8001a46 <PE_Send_ExtendedMessage+0x12>
 8001a6a:	0029      	movs	r1, r5
 8001a6c:	2810      	cmp	r0, #16
 8001a6e:	d007      	beq.n	8001a80 <PE_Send_ExtendedMessage+0x4c>
 8001a70:	aa0b      	add	r2, sp, #44	@ 0x2c
 8001a72:	7812      	ldrb	r2, [r2, #0]
 8001a74:	9200      	str	r2, [sp, #0]
 8001a76:	0003      	movs	r3, r0
 8001a78:	2200      	movs	r2, #0
 8001a7a:	0020      	movs	r0, r4
 8001a7c:	f000 faca 	bl	8002014 <PE_CheckSendMessageStatus>
 8001a80:	b005      	add	sp, #20
 8001a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a84:	2011      	movs	r0, #17
 8001a86:	7460      	strb	r0, [r4, #17]
 8001a88:	2010      	movs	r0, #16
 8001a8a:	e7f9      	b.n	8001a80 <PE_Send_ExtendedMessage+0x4c>

08001a8c <PE_SubStateMachine_ExtendedMessages>:
 8001a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a8e:	b085      	sub	sp, #20
 8001a90:	0004      	movs	r4, r0
 8001a92:	2702      	movs	r7, #2
 8001a94:	4889      	ldr	r0, [pc, #548]	@ (8001cbc <.text_12>)
 8001a96:	1820      	adds	r0, r4, r0
 8001a98:	9000      	str	r0, [sp, #0]
 8001a9a:	2039      	movs	r0, #57	@ 0x39
 8001a9c:	2180      	movs	r1, #128	@ 0x80
 8001a9e:	466a      	mov	r2, sp
 8001aa0:	7211      	strb	r1, [r2, #8]
 8001aa2:	4a87      	ldr	r2, [pc, #540]	@ (8001cc0 <.text_13>)
 8001aa4:	2500      	movs	r5, #0
 8001aa6:	2603      	movs	r6, #3
 8001aa8:	7c63      	ldrb	r3, [r4, #17]
 8001aaa:	2b31      	cmp	r3, #49	@ 0x31
 8001aac:	d010      	beq.n	8001ad0 <PE_SubStateMachine_ExtendedMessages+0x44>
 8001aae:	2b33      	cmp	r3, #51	@ 0x33
 8001ab0:	d075      	beq.n	8001b9e <PE_SubStateMachine_ExtendedMessages+0x112>
 8001ab2:	2b34      	cmp	r3, #52	@ 0x34
 8001ab4:	d07c      	beq.n	8001bb0 <PE_SubStateMachine_ExtendedMessages+0x124>
 8001ab6:	2b35      	cmp	r3, #53	@ 0x35
 8001ab8:	d100      	bne.n	8001abc <PE_SubStateMachine_ExtendedMessages+0x30>
 8001aba:	e0a8      	b.n	8001c0e <PE_SubStateMachine_ExtendedMessages+0x182>
 8001abc:	2b36      	cmp	r3, #54	@ 0x36
 8001abe:	d100      	bne.n	8001ac2 <PE_SubStateMachine_ExtendedMessages+0x36>
 8001ac0:	e0be      	b.n	8001c40 <PE_SubStateMachine_ExtendedMessages+0x1b4>
 8001ac2:	2b37      	cmp	r3, #55	@ 0x37
 8001ac4:	d100      	bne.n	8001ac8 <PE_SubStateMachine_ExtendedMessages+0x3c>
 8001ac6:	e0be      	b.n	8001c46 <PE_SubStateMachine_ExtendedMessages+0x1ba>
 8001ac8:	2b38      	cmp	r3, #56	@ 0x38
 8001aca:	d100      	bne.n	8001ace <PE_SubStateMachine_ExtendedMessages+0x42>
 8001acc:	e0ef      	b.n	8001cae <PE_SubStateMachine_ExtendedMessages+0x222>
 8001ace:	e0f2      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001ad0:	487c      	ldr	r0, [pc, #496]	@ (8001cc4 <.text_14>)
 8001ad2:	1820      	adds	r0, r4, r0
 8001ad4:	9004      	str	r0, [sp, #16]
 8001ad6:	4669      	mov	r1, sp
 8001ad8:	730d      	strb	r5, [r1, #12]
 8001ada:	497b      	ldr	r1, [pc, #492]	@ (8001cc8 <.text_15>)
 8001adc:	5265      	strh	r5, [r4, r1]
 8001ade:	7c20      	ldrb	r0, [r4, #16]
 8001ae0:	f7ff fa64 	bl	8000fac <PE_Get_UnchunkedSupport>
 8001ae4:	2801      	cmp	r0, #1
 8001ae6:	d107      	bne.n	8001af8 <PE_SubStateMachine_ExtendedMessages+0x6c>
 8001ae8:	4878      	ldr	r0, [pc, #480]	@ (8001ccc <.text_16>)
 8001aea:	1820      	adds	r0, r4, r0
 8001aec:	7005      	strb	r5, [r0, #0]
 8001aee:	7045      	strb	r5, [r0, #1]
 8001af0:	4877      	ldr	r0, [pc, #476]	@ (8001cd0 <.text_17>)
 8001af2:	1820      	adds	r0, r4, r0
 8001af4:	9004      	str	r0, [sp, #16]
 8001af6:	e028      	b.n	8001b4a <PE_SubStateMachine_ExtendedMessages+0xbe>
 8001af8:	4976      	ldr	r1, [pc, #472]	@ (8001cd4 <.text_18>)
 8001afa:	1861      	adds	r1, r4, r1
 8001afc:	72cd      	strb	r5, [r1, #11]
 8001afe:	4975      	ldr	r1, [pc, #468]	@ (8001cd4 <.text_18>)
 8001b00:	1861      	adds	r1, r4, r1
 8001b02:	730d      	strb	r5, [r1, #12]
 8001b04:	7c20      	ldrb	r0, [r4, #16]
 8001b06:	f7ff fa51 	bl	8000fac <PE_Get_UnchunkedSupport>
 8001b0a:	2800      	cmp	r0, #0
 8001b0c:	d106      	bne.n	8001b1c <PE_SubStateMachine_ExtendedMessages+0x90>
 8001b0e:	4871      	ldr	r0, [pc, #452]	@ (8001cd4 <.text_18>)
 8001b10:	1820      	adds	r0, r4, r0
 8001b12:	7b01      	ldrb	r1, [r0, #12]
 8001b14:	466a      	mov	r2, sp
 8001b16:	7a12      	ldrb	r2, [r2, #8]
 8001b18:	430a      	orrs	r2, r1
 8001b1a:	7302      	strb	r2, [r0, #12]
 8001b1c:	486a      	ldr	r0, [pc, #424]	@ (8001cc8 <.text_15>)
 8001b1e:	1820      	adds	r0, r4, r0
 8001b20:	8841      	ldrh	r1, [r0, #2]
 8001b22:	291b      	cmp	r1, #27
 8001b24:	d30e      	bcc.n	8001b44 <PE_SubStateMachine_ExtendedMessages+0xb8>
 8001b26:	486a      	ldr	r0, [pc, #424]	@ (8001cd0 <.text_17>)
 8001b28:	1820      	adds	r0, r4, r0
 8001b2a:	5d40      	ldrb	r0, [r0, r5]
 8001b2c:	9900      	ldr	r1, [sp, #0]
 8001b2e:	5548      	strb	r0, [r1, r5]
 8001b30:	1c6d      	adds	r5, r5, #1
 8001b32:	2d1a      	cmp	r5, #26
 8001b34:	d209      	bcs.n	8001b4a <PE_SubStateMachine_ExtendedMessages+0xbe>
 8001b36:	e7f6      	b.n	8001b26 <PE_SubStateMachine_ExtendedMessages+0x9a>
 8001b38:	4965      	ldr	r1, [pc, #404]	@ (8001cd0 <.text_17>)
 8001b3a:	1861      	adds	r1, r4, r1
 8001b3c:	5d49      	ldrb	r1, [r1, r5]
 8001b3e:	9a00      	ldr	r2, [sp, #0]
 8001b40:	5551      	strb	r1, [r2, r5]
 8001b42:	1c6d      	adds	r5, r5, #1
 8001b44:	8841      	ldrh	r1, [r0, #2]
 8001b46:	428d      	cmp	r5, r1
 8001b48:	d3f6      	bcc.n	8001b38 <PE_SubStateMachine_ExtendedMessages+0xac>
 8001b4a:	2001      	movs	r0, #1
 8001b4c:	6961      	ldr	r1, [r4, #20]
 8001b4e:	0949      	lsrs	r1, r1, #5
 8001b50:	4001      	ands	r1, r0
 8001b52:	d00a      	beq.n	8001b6a <PE_SubStateMachine_ExtendedMessages+0xde>
 8001b54:	6861      	ldr	r1, [r4, #4]
 8001b56:	6809      	ldr	r1, [r1, #0]
 8001b58:	0889      	lsrs	r1, r1, #2
 8001b5a:	4001      	ands	r1, r0
 8001b5c:	d002      	beq.n	8001b64 <PE_SubStateMachine_ExtendedMessages+0xd8>
 8001b5e:	4669      	mov	r1, sp
 8001b60:	7308      	strb	r0, [r1, #12]
 8001b62:	e001      	b.n	8001b68 <PE_SubStateMachine_ExtendedMessages+0xdc>
 8001b64:	4669      	mov	r1, sp
 8001b66:	730f      	strb	r7, [r1, #12]
 8001b68:	2633      	movs	r6, #51	@ 0x33
 8001b6a:	4668      	mov	r0, sp
 8001b6c:	7b00      	ldrb	r0, [r0, #12]
 8001b6e:	9002      	str	r0, [sp, #8]
 8001b70:	9601      	str	r6, [sp, #4]
 8001b72:	4855      	ldr	r0, [pc, #340]	@ (8001cc8 <.text_15>)
 8001b74:	1820      	adds	r0, r4, r0
 8001b76:	8840      	ldrh	r0, [r0, #2]
 8001b78:	1d00      	adds	r0, r0, #4
 8001b7a:	b280      	uxth	r0, r0
 8001b7c:	9000      	str	r0, [sp, #0]
 8001b7e:	9b04      	ldr	r3, [sp, #16]
 8001b80:	4854      	ldr	r0, [pc, #336]	@ (8001cd4 <.text_18>)
 8001b82:	1820      	adds	r0, r4, r0
 8001b84:	78c2      	ldrb	r2, [r0, #3]
 8001b86:	2033      	movs	r0, #51	@ 0x33
 8001b88:	5c21      	ldrb	r1, [r4, r0]
 8001b8a:	0020      	movs	r0, r4
 8001b8c:	f7ff ff52 	bl	8001a34 <PE_Send_ExtendedMessage>
 8001b90:	2800      	cmp	r0, #0
 8001b92:	d103      	bne.n	8001b9c <PE_SubStateMachine_ExtendedMessages+0x110>
 8001b94:	484f      	ldr	r0, [pc, #316]	@ (8001cd4 <.text_18>)
 8001b96:	1820      	adds	r0, r4, r0
 8001b98:	7940      	ldrb	r0, [r0, #5]
 8001b9a:	7720      	strb	r0, [r4, #28]
 8001b9c:	e08b      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001b9e:	83e2      	strh	r2, [r4, #30]
 8001ba0:	271b      	movs	r7, #27
 8001ba2:	494c      	ldr	r1, [pc, #304]	@ (8001cd4 <.text_18>)
 8001ba4:	1861      	adds	r1, r4, r1
 8001ba6:	78c9      	ldrb	r1, [r1, #3]
 8001ba8:	2904      	cmp	r1, #4
 8001baa:	d151      	bne.n	8001c50 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 8001bac:	2074      	movs	r0, #116	@ 0x74
 8001bae:	e04f      	b.n	8001c50 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 8001bb0:	4848      	ldr	r0, [pc, #288]	@ (8001cd4 <.text_18>)
 8001bb2:	5a20      	ldrh	r0, [r4, r0]
 8001bb4:	0440      	lsls	r0, r0, #17
 8001bb6:	0f02      	lsrs	r2, r0, #28
 8001bb8:	211a      	movs	r1, #26
 8001bba:	4351      	muls	r1, r2
 8001bbc:	4842      	ldr	r0, [pc, #264]	@ (8001cc8 <.text_15>)
 8001bbe:	1820      	adds	r0, r4, r0
 8001bc0:	8843      	ldrh	r3, [r0, #2]
 8001bc2:	4299      	cmp	r1, r3
 8001bc4:	da01      	bge.n	8001bca <PE_SubStateMachine_ExtendedMessages+0x13e>
 8001bc6:	2a0a      	cmp	r2, #10
 8001bc8:	d301      	bcc.n	8001bce <PE_SubStateMachine_ExtendedMessages+0x142>
 8001bca:	7466      	strb	r6, [r4, #17]
 8001bcc:	e01d      	b.n	8001c0a <PE_SubStateMachine_ExtendedMessages+0x17e>
 8001bce:	1a5a      	subs	r2, r3, r1
 8001bd0:	2a1a      	cmp	r2, #26
 8001bd2:	d202      	bcs.n	8001bda <PE_SubStateMachine_ExtendedMessages+0x14e>
 8001bd4:	1a5b      	subs	r3, r3, r1
 8001bd6:	b2db      	uxtb	r3, r3
 8001bd8:	e000      	b.n	8001bdc <PE_SubStateMachine_ExtendedMessages+0x150>
 8001bda:	231a      	movs	r3, #26
 8001bdc:	2200      	movs	r2, #0
 8001bde:	e006      	b.n	8001bee <PE_SubStateMachine_ExtendedMessages+0x162>
 8001be0:	4e3b      	ldr	r6, [pc, #236]	@ (8001cd0 <.text_17>)
 8001be2:	19a6      	adds	r6, r4, r6
 8001be4:	188f      	adds	r7, r1, r2
 8001be6:	5df6      	ldrb	r6, [r6, r7]
 8001be8:	9f00      	ldr	r7, [sp, #0]
 8001bea:	54be      	strb	r6, [r7, r2]
 8001bec:	1c52      	adds	r2, r2, #1
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d3f6      	bcc.n	8001be0 <PE_SubStateMachine_ExtendedMessages+0x154>
 8001bf2:	4934      	ldr	r1, [pc, #208]	@ (8001cc4 <.text_14>)
 8001bf4:	1863      	adds	r3, r4, r1
 8001bf6:	8842      	ldrh	r2, [r0, #2]
 8001bf8:	4836      	ldr	r0, [pc, #216]	@ (8001cd4 <.text_18>)
 8001bfa:	5a20      	ldrh	r0, [r4, r0]
 8001bfc:	0440      	lsls	r0, r0, #17
 8001bfe:	0f01      	lsrs	r1, r0, #28
 8001c00:	7c20      	ldrb	r0, [r4, #16]
 8001c02:	f004 fba8 	bl	8006356 <USBPD_PRL_PrepareExtendedTxChunkSending>
 8001c06:	2035      	movs	r0, #53	@ 0x35
 8001c08:	7460      	strb	r0, [r4, #17]
 8001c0a:	2700      	movs	r7, #0
 8001c0c:	e053      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001c0e:	6960      	ldr	r0, [r4, #20]
 8001c10:	0681      	lsls	r1, r0, #26
 8001c12:	0fc9      	lsrs	r1, r1, #31
 8001c14:	d001      	beq.n	8001c1a <PE_SubStateMachine_ExtendedMessages+0x18e>
 8001c16:	2036      	movs	r0, #54	@ 0x36
 8001c18:	e000      	b.n	8001c1c <PE_SubStateMachine_ExtendedMessages+0x190>
 8001c1a:	2003      	movs	r0, #3
 8001c1c:	492a      	ldr	r1, [pc, #168]	@ (8001cc8 <.text_15>)
 8001c1e:	1866      	adds	r6, r4, r1
 8001c20:	9502      	str	r5, [sp, #8]
 8001c22:	9001      	str	r0, [sp, #4]
 8001c24:	8870      	ldrh	r0, [r6, #2]
 8001c26:	9000      	str	r0, [sp, #0]
 8001c28:	4826      	ldr	r0, [pc, #152]	@ (8001cc4 <.text_14>)
 8001c2a:	1823      	adds	r3, r4, r0
 8001c2c:	3809      	subs	r0, #9
 8001c2e:	1820      	adds	r0, r4, r0
 8001c30:	78c2      	ldrb	r2, [r0, #3]
 8001c32:	2030      	movs	r0, #48	@ 0x30
 8001c34:	5c21      	ldrb	r1, [r4, r0]
 8001c36:	0020      	movs	r0, r4
 8001c38:	f7ff fefc 	bl	8001a34 <PE_Send_ExtendedMessage>
 8001c3c:	8035      	strh	r5, [r6, #0]
 8001c3e:	e03a      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001c40:	83e2      	strh	r2, [r4, #30]
 8001c42:	271b      	movs	r7, #27
 8001c44:	e004      	b.n	8001c50 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 8001c46:	8be0      	ldrh	r0, [r4, #30]
 8001c48:	020b      	lsls	r3, r1, #8
 8001c4a:	4298      	cmp	r0, r3
 8001c4c:	d102      	bne.n	8001c54 <PE_SubStateMachine_ExtendedMessages+0x1c8>
 8001c4e:	200f      	movs	r0, #15
 8001c50:	7460      	strb	r0, [r4, #17]
 8001c52:	e030      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001c54:	83e2      	strh	r2, [r4, #30]
 8001c56:	271b      	movs	r7, #27
 8001c58:	481a      	ldr	r0, [pc, #104]	@ (8001cc4 <.text_14>)
 8001c5a:	1825      	adds	r5, r4, r0
 8001c5c:	0029      	movs	r1, r5
 8001c5e:	7c20      	ldrb	r0, [r4, #16]
 8001c60:	f004 fba1 	bl	80063a6 <USBPD_PRL_PrepareChunkRequest>
 8001c64:	6860      	ldr	r0, [r4, #4]
 8001c66:	6800      	ldr	r0, [r0, #0]
 8001c68:	04c1      	lsls	r1, r0, #19
 8001c6a:	0fc9      	lsrs	r1, r1, #31
 8001c6c:	d012      	beq.n	8001c94 <PE_SubStateMachine_ExtendedMessages+0x208>
 8001c6e:	2000      	movs	r0, #0
 8001c70:	9001      	str	r0, [sp, #4]
 8001c72:	2006      	movs	r0, #6
 8001c74:	9000      	str	r0, [sp, #0]
 8001c76:	002b      	movs	r3, r5
 8001c78:	4816      	ldr	r0, [pc, #88]	@ (8001cd4 <.text_18>)
 8001c7a:	1820      	adds	r0, r4, r0
 8001c7c:	7880      	ldrb	r0, [r0, #2]
 8001c7e:	4669      	mov	r1, sp
 8001c80:	7a0a      	ldrb	r2, [r1, #8]
 8001c82:	4302      	orrs	r2, r0
 8001c84:	2030      	movs	r0, #48	@ 0x30
 8001c86:	5c21      	ldrb	r1, [r4, r0]
 8001c88:	7c20      	ldrb	r0, [r4, #16]
 8001c8a:	f003 fec3 	bl	8005a14 <USBPD_PRL_SendMessage>
 8001c8e:	2803      	cmp	r0, #3
 8001c90:	d0e8      	beq.n	8001c64 <PE_SubStateMachine_ExtendedMessages+0x1d8>
 8001c92:	e002      	b.n	8001c9a <PE_SubStateMachine_ExtendedMessages+0x20e>
 8001c94:	2011      	movs	r0, #17
 8001c96:	7460      	strb	r0, [r4, #17]
 8001c98:	2010      	movs	r0, #16
 8001c9a:	2139      	movs	r1, #57	@ 0x39
 8001c9c:	9100      	str	r1, [sp, #0]
 8001c9e:	0003      	movs	r3, r0
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	2030      	movs	r0, #48	@ 0x30
 8001ca4:	5c21      	ldrb	r1, [r4, r0]
 8001ca6:	0020      	movs	r0, r4
 8001ca8:	f000 f9b4 	bl	8002014 <PE_CheckSendMessageStatus>
 8001cac:	e003      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001cae:	7466      	strb	r6, [r4, #17]
 8001cb0:	2700      	movs	r7, #0
 8001cb2:	4805      	ldr	r0, [pc, #20]	@ (8001cc8 <.text_15>)
 8001cb4:	5225      	strh	r5, [r4, r0]
 8001cb6:	0038      	movs	r0, r7
 8001cb8:	b005      	add	sp, #20
 8001cba:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001cbc <.text_12>:
 8001cbc:	00000267 	.word	0x00000267

08001cc0 <.text_13>:
 8001cc0:	0000801b 	.word	0x0000801b

08001cc4 <.text_14>:
 8001cc4:	00000263 	.word	0x00000263

08001cc8 <.text_15>:
 8001cc8:	0000048e 	.word	0x0000048e

08001ccc <.text_16>:
 8001ccc:	00000387 	.word	0x00000387

08001cd0 <.text_17>:
 8001cd0:	00000385 	.word	0x00000385

08001cd4 <.text_18>:
 8001cd4:	0000025a 	.word	0x0000025a

08001cd8 <PE_ManageRXEvent>:
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	2130      	movs	r1, #48	@ 0x30
 8001cdc:	5c41      	ldrb	r1, [r0, r1]
 8001cde:	2231      	movs	r2, #49	@ 0x31
 8001ce0:	5481      	strb	r1, [r0, r2]
 8001ce2:	8e81      	ldrh	r1, [r0, #52]	@ 0x34
 8001ce4:	0bca      	lsrs	r2, r1, #15
 8001ce6:	d002      	beq.n	8001cee <PE_ManageRXEvent+0x16>
 8001ce8:	f7ff fdae 	bl	8001848 <PE_Check_ExtendedMessage>
 8001cec:	bd01      	pop	{r0, pc}
 8001cee:	22f0      	movs	r2, #240	@ 0xf0
 8001cf0:	0212      	lsls	r2, r2, #8
 8001cf2:	400a      	ands	r2, r1
 8001cf4:	d102      	bne.n	8001cfc <PE_ManageRXEvent+0x24>
 8001cf6:	f000 f805 	bl	8001d04 <PE_Check_ControlMessage>
 8001cfa:	bd01      	pop	{r0, pc}
 8001cfc:	f000 f8e5 	bl	8001eca <PE_Check_DataMessage>
 8001d00:	bd01      	pop	{r0, pc}
	...

08001d04 <PE_Check_ControlMessage>:
 8001d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d06:	0004      	movs	r4, r0
 8001d08:	272a      	movs	r7, #42	@ 0x2a
 8001d0a:	2603      	movs	r6, #3
 8001d0c:	2501      	movs	r5, #1
 8001d0e:	200b      	movs	r0, #11
 8001d10:	2134      	movs	r1, #52	@ 0x34
 8001d12:	5c61      	ldrb	r1, [r4, r1]
 8001d14:	06c9      	lsls	r1, r1, #27
 8001d16:	0ec9      	lsrs	r1, r1, #27
 8001d18:	1e49      	subs	r1, r1, #1
 8001d1a:	2917      	cmp	r1, #23
 8001d1c:	d900      	bls.n	8001d20 <PE_Check_ControlMessage+0x1c>
 8001d1e:	e0c7      	b.n	8001eb0 <PE_Check_ControlMessage+0x1ac>
 8001d20:	a201      	add	r2, pc, #4	@ (adr r2, 8001d28 <PE_Check_ControlMessage+0x24>)
 8001d22:	5c52      	ldrb	r2, [r2, r1]
 8001d24:	0052      	lsls	r2, r2, #1
 8001d26:	4497      	add	pc, r2
 8001d28:	c0c00bcb 	.word	0xc0c00bcb
 8001d2c:	5b22c020 	.word	0x5b22c020
 8001d30:	c0413449 	.word	0xc0413449
 8001d34:	bec3c319 	.word	0xbec3c319
 8001d38:	9fb7936f 	.word	0x9fb7936f
 8001d3c:	bac383b0 	.word	0xbac383b0
 8001d40:	6860      	ldr	r0, [r4, #4]
 8001d42:	6800      	ldr	r0, [r0, #0]
 8001d44:	0880      	lsrs	r0, r0, #2
 8001d46:	4005      	ands	r5, r0
 8001d48:	d000      	beq.n	8001d4c <PE_Check_ControlMessage+0x48>
 8001d4a:	e0b9      	b.n	8001ec0 <PE_Check_ControlMessage+0x1bc>
 8001d4c:	2002      	movs	r0, #2
 8001d4e:	7720      	strb	r0, [r4, #28]
 8001d50:	212b      	movs	r1, #43	@ 0x2b
 8001d52:	7c20      	ldrb	r0, [r4, #16]
 8001d54:	f7fe fcc8 	bl	80006e8 <USBPD_PE_Notification>
 8001d58:	2098      	movs	r0, #152	@ 0x98
 8001d5a:	e0a7      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001d5c:	7726      	strb	r6, [r4, #28]
 8001d5e:	2132      	movs	r1, #50	@ 0x32
 8001d60:	7c20      	ldrb	r0, [r4, #16]
 8001d62:	f7fe fcc1 	bl	80006e8 <USBPD_PE_Notification>
 8001d66:	2010      	movs	r0, #16
 8001d68:	e0a0      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001d6a:	2133      	movs	r1, #51	@ 0x33
 8001d6c:	e09c      	b.n	8001ea8 <PE_Check_ControlMessage+0x1a4>
 8001d6e:	2006      	movs	r0, #6
 8001d70:	7720      	strb	r0, [r4, #28]
 8001d72:	6860      	ldr	r0, [r4, #4]
 8001d74:	6800      	ldr	r0, [r0, #0]
 8001d76:	0881      	lsrs	r1, r0, #2
 8001d78:	4029      	ands	r1, r5
 8001d7a:	d104      	bne.n	8001d86 <PE_Check_ControlMessage+0x82>
 8001d7c:	6821      	ldr	r1, [r4, #0]
 8001d7e:	6849      	ldr	r1, [r1, #4]
 8001d80:	08c9      	lsrs	r1, r1, #3
 8001d82:	4029      	ands	r1, r5
 8001d84:	d039      	beq.n	8001dfa <PE_Check_ControlMessage+0xf6>
 8001d86:	210c      	movs	r1, #12
 8001d88:	7c20      	ldrb	r0, [r4, #16]
 8001d8a:	f7fe fcad 	bl	80006e8 <USBPD_PE_Notification>
 8001d8e:	204c      	movs	r0, #76	@ 0x4c
 8001d90:	e08c      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001d92:	6820      	ldr	r0, [r4, #0]
 8001d94:	6840      	ldr	r0, [r0, #4]
 8001d96:	08c0      	lsrs	r0, r0, #3
 8001d98:	4028      	ands	r0, r5
 8001d9a:	d00a      	beq.n	8001db2 <PE_Check_ControlMessage+0xae>
 8001d9c:	2008      	movs	r0, #8
 8001d9e:	7720      	strb	r0, [r4, #28]
 8001da0:	213c      	movs	r1, #60	@ 0x3c
 8001da2:	7c20      	ldrb	r0, [r4, #16]
 8001da4:	f7fe fca0 	bl	80006e8 <USBPD_PE_Notification>
 8001da8:	2022      	movs	r0, #34	@ 0x22
 8001daa:	e07f      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001dac:	68a0      	ldr	r0, [r4, #8]
 8001dae:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 8001db0:	2800      	cmp	r0, #0
 8001db2:	d07d      	beq.n	8001eb0 <PE_Check_ControlMessage+0x1ac>
 8001db4:	2011      	movs	r0, #17
 8001db6:	7720      	strb	r0, [r4, #28]
 8001db8:	209d      	movs	r0, #157	@ 0x9d
 8001dba:	e077      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001dbc:	2123      	movs	r1, #35	@ 0x23
 8001dbe:	7c20      	ldrb	r0, [r4, #16]
 8001dc0:	f7fe fc92 	bl	80006e8 <USBPD_PE_Notification>
 8001dc4:	6960      	ldr	r0, [r4, #20]
 8001dc6:	05c0      	lsls	r0, r0, #23
 8001dc8:	0f40      	lsrs	r0, r0, #29
 8001dca:	d001      	beq.n	8001dd0 <PE_Check_ControlMessage+0xcc>
 8001dcc:	200f      	movs	r0, #15
 8001dce:	e06d      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001dd0:	68a0      	ldr	r0, [r4, #8]
 8001dd2:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8001dd4:	2800      	cmp	r0, #0
 8001dd6:	d06b      	beq.n	8001eb0 <PE_Check_ControlMessage+0x1ac>
 8001dd8:	2010      	movs	r0, #16
 8001dda:	7720      	strb	r0, [r4, #28]
 8001ddc:	2093      	movs	r0, #147	@ 0x93
 8001dde:	e065      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001de0:	6860      	ldr	r0, [r4, #4]
 8001de2:	6800      	ldr	r0, [r0, #0]
 8001de4:	0541      	lsls	r1, r0, #21
 8001de6:	0f49      	lsrs	r1, r1, #29
 8001de8:	2903      	cmp	r1, #3
 8001dea:	d163      	bne.n	8001eb4 <PE_Check_ControlMessage+0x1b0>
 8001dec:	0881      	lsrs	r1, r0, #2
 8001dee:	4029      	ands	r1, r5
 8001df0:	d004      	beq.n	8001dfc <PE_Check_ControlMessage+0xf8>
 8001df2:	6821      	ldr	r1, [r4, #0]
 8001df4:	6849      	ldr	r1, [r1, #4]
 8001df6:	08c9      	lsrs	r1, r1, #3
 8001df8:	4029      	ands	r1, r5
 8001dfa:	d05b      	beq.n	8001eb4 <PE_Check_ControlMessage+0x1b0>
 8001dfc:	2007      	movs	r0, #7
 8001dfe:	7720      	strb	r0, [r4, #28]
 8001e00:	201d      	movs	r0, #29
 8001e02:	7460      	strb	r0, [r4, #17]
 8001e04:	2106      	movs	r1, #6
 8001e06:	e04f      	b.n	8001ea8 <PE_Check_ControlMessage+0x1a4>
 8001e08:	6820      	ldr	r0, [r4, #0]
 8001e0a:	8901      	ldrh	r1, [r0, #8]
 8001e0c:	08c9      	lsrs	r1, r1, #3
 8001e0e:	4229      	tst	r1, r5
 8001e10:	d053      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e12:	6861      	ldr	r1, [r4, #4]
 8001e14:	6809      	ldr	r1, [r1, #0]
 8001e16:	0889      	lsrs	r1, r1, #2
 8001e18:	4029      	ands	r1, r5
 8001e1a:	d103      	bne.n	8001e24 <PE_Check_ControlMessage+0x120>
 8001e1c:	6840      	ldr	r0, [r0, #4]
 8001e1e:	08c0      	lsrs	r0, r0, #3
 8001e20:	4028      	ands	r0, r5
 8001e22:	d04a      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e24:	200a      	movs	r0, #10
 8001e26:	7720      	strb	r0, [r4, #28]
 8001e28:	2063      	movs	r0, #99	@ 0x63
 8001e2a:	7460      	strb	r0, [r4, #17]
 8001e2c:	2146      	movs	r1, #70	@ 0x46
 8001e2e:	e03b      	b.n	8001ea8 <PE_Check_ControlMessage+0x1a4>
 8001e30:	6860      	ldr	r0, [r4, #4]
 8001e32:	6800      	ldr	r0, [r0, #0]
 8001e34:	0880      	lsrs	r0, r0, #2
 8001e36:	4028      	ands	r0, r5
 8001e38:	d004      	beq.n	8001e44 <PE_Check_ControlMessage+0x140>
 8001e3a:	6820      	ldr	r0, [r4, #0]
 8001e3c:	6840      	ldr	r0, [r0, #4]
 8001e3e:	08c0      	lsrs	r0, r0, #3
 8001e40:	4028      	ands	r0, r5
 8001e42:	d03a      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e44:	205f      	movs	r0, #95	@ 0x5f
 8001e46:	7720      	strb	r0, [r4, #28]
 8001e48:	2064      	movs	r0, #100	@ 0x64
 8001e4a:	7460      	strb	r0, [r4, #17]
 8001e4c:	2160      	movs	r1, #96	@ 0x60
 8001e4e:	e02b      	b.n	8001ea8 <PE_Check_ControlMessage+0x1a4>
 8001e50:	6821      	ldr	r1, [r4, #0]
 8001e52:	8909      	ldrh	r1, [r1, #8]
 8001e54:	0949      	lsrs	r1, r1, #5
 8001e56:	4229      	tst	r1, r5
 8001e58:	d02f      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e5a:	7720      	strb	r0, [r4, #28]
 8001e5c:	214d      	movs	r1, #77	@ 0x4d
 8001e5e:	7c20      	ldrb	r0, [r4, #16]
 8001e60:	f7fe fc42 	bl	80006e8 <USBPD_PE_Notification>
 8001e64:	2030      	movs	r0, #48	@ 0x30
 8001e66:	e021      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001e68:	6821      	ldr	r1, [r4, #0]
 8001e6a:	8909      	ldrh	r1, [r1, #8]
 8001e6c:	0889      	lsrs	r1, r1, #2
 8001e6e:	4229      	tst	r1, r5
 8001e70:	d023      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e72:	7720      	strb	r0, [r4, #28]
 8001e74:	2149      	movs	r1, #73	@ 0x49
 8001e76:	7c20      	ldrb	r0, [r4, #16]
 8001e78:	f7fe fc36 	bl	80006e8 <USBPD_PE_Notification>
 8001e7c:	6860      	ldr	r0, [r4, #4]
 8001e7e:	6800      	ldr	r0, [r0, #0]
 8001e80:	0880      	lsrs	r0, r0, #2
 8001e82:	4005      	ands	r5, r0
 8001e84:	d011      	beq.n	8001eaa <PE_Check_ControlMessage+0x1a6>
 8001e86:	202d      	movs	r0, #45	@ 0x2d
 8001e88:	e010      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001e8a:	6820      	ldr	r0, [r4, #0]
 8001e8c:	8900      	ldrh	r0, [r0, #8]
 8001e8e:	09c0      	lsrs	r0, r0, #7
 8001e90:	4228      	tst	r0, r5
 8001e92:	d012      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e94:	202f      	movs	r0, #47	@ 0x2f
 8001e96:	e009      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001e98:	2009      	movs	r0, #9
 8001e9a:	7720      	strb	r0, [r4, #28]
 8001e9c:	e00d      	b.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e9e:	200f      	movs	r0, #15
 8001ea0:	7720      	strb	r0, [r4, #28]
 8001ea2:	204b      	movs	r0, #75	@ 0x4b
 8001ea4:	e002      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001ea6:	2159      	movs	r1, #89	@ 0x59
 8001ea8:	e00b      	b.n	8001ec2 <.text_21>
 8001eaa:	2011      	movs	r0, #17
 8001eac:	7460      	strb	r0, [r4, #17]
 8001eae:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001eb0:	6860      	ldr	r0, [r4, #4]
 8001eb2:	6800      	ldr	r0, [r0, #0]
 8001eb4:	4006      	ands	r6, r0
 8001eb6:	2e02      	cmp	r6, #2
 8001eb8:	d101      	bne.n	8001ebe <PE_Check_ControlMessage+0x1ba>
 8001eba:	7465      	strb	r5, [r4, #17]
 8001ebc:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001ebe:	7467      	strb	r7, [r4, #17]
 8001ec0:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08001ec2 <.text_21>:
 8001ec2:	7c20      	ldrb	r0, [r4, #16]
 8001ec4:	f7fe fc10 	bl	80006e8 <USBPD_PE_Notification>
 8001ec8:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08001eca <PE_Check_DataMessage>:
 8001eca:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8001ecc:	0004      	movs	r4, r0
 8001ece:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8001ed0:	2501      	movs	r5, #1
 8001ed2:	2603      	movs	r6, #3
 8001ed4:	2700      	movs	r7, #0
 8001ed6:	06c1      	lsls	r1, r0, #27
 8001ed8:	0ec9      	lsrs	r1, r1, #27
 8001eda:	2901      	cmp	r1, #1
 8001edc:	d029      	beq.n	8001f32 <PE_Check_DataMessage+0x68>
 8001ede:	2902      	cmp	r1, #2
 8001ee0:	d00b      	beq.n	8001efa <PE_Check_DataMessage+0x30>
 8001ee2:	2903      	cmp	r1, #3
 8001ee4:	d03d      	beq.n	8001f62 <PE_Check_DataMessage+0x98>
 8001ee6:	2906      	cmp	r1, #6
 8001ee8:	d079      	beq.n	8001fde <PE_Check_DataMessage+0x114>
 8001eea:	2907      	cmp	r1, #7
 8001eec:	d100      	bne.n	8001ef0 <PE_Check_DataMessage+0x26>
 8001eee:	e085      	b.n	8001ffc <PE_Check_DataMessage+0x132>
 8001ef0:	290a      	cmp	r1, #10
 8001ef2:	d078      	beq.n	8001fe6 <PE_Check_DataMessage+0x11c>
 8001ef4:	290f      	cmp	r1, #15
 8001ef6:	d06e      	beq.n	8001fd6 <PE_Check_DataMessage+0x10c>
 8001ef8:	e089      	b.n	800200e <PE_Check_DataMessage+0x144>
 8001efa:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001efc:	7881      	ldrb	r1, [r0, #2]
 8001efe:	78c2      	ldrb	r2, [r0, #3]
 8001f00:	0212      	lsls	r2, r2, #8
 8001f02:	1889      	adds	r1, r1, r2
 8001f04:	7902      	ldrb	r2, [r0, #4]
 8001f06:	0412      	lsls	r2, r2, #16
 8001f08:	1889      	adds	r1, r1, r2
 8001f0a:	7940      	ldrb	r0, [r0, #5]
 8001f0c:	0600      	lsls	r0, r0, #24
 8001f0e:	1808      	adds	r0, r1, r0
 8001f10:	9000      	str	r0, [sp, #0]
 8001f12:	6860      	ldr	r0, [r4, #4]
 8001f14:	6800      	ldr	r0, [r0, #0]
 8001f16:	0880      	lsrs	r0, r0, #2
 8001f18:	4028      	ands	r0, r5
 8001f1a:	d07a      	beq.n	8002012 <PE_Check_DataMessage+0x148>
 8001f1c:	2304      	movs	r3, #4
 8001f1e:	466a      	mov	r2, sp
 8001f20:	2106      	movs	r1, #6
 8001f22:	7c20      	ldrb	r0, [r4, #16]
 8001f24:	68a6      	ldr	r6, [r4, #8]
 8001f26:	69b6      	ldr	r6, [r6, #24]
 8001f28:	47b0      	blx	r6
 8001f2a:	7725      	strb	r5, [r4, #28]
 8001f2c:	84a7      	strh	r7, [r4, #36]	@ 0x24
 8001f2e:	2009      	movs	r0, #9
 8001f30:	e06e      	b.n	8002010 <PE_Check_DataMessage+0x146>
 8001f32:	6861      	ldr	r1, [r4, #4]
 8001f34:	6809      	ldr	r1, [r1, #0]
 8001f36:	0889      	lsrs	r1, r1, #2
 8001f38:	400d      	ands	r5, r1
 8001f3a:	d16a      	bne.n	8002012 <PE_Check_DataMessage+0x148>
 8001f3c:	0980      	lsrs	r0, r0, #6
 8001f3e:	4006      	ands	r6, r0
 8001f40:	0031      	movs	r1, r6
 8001f42:	7c20      	ldrb	r0, [r4, #16]
 8001f44:	f7fe ff8a 	bl	8000e5c <PE_ExtRevisionInteroperability>
 8001f48:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8001f4a:	0440      	lsls	r0, r0, #17
 8001f4c:	0f40      	lsrs	r0, r0, #29
 8001f4e:	0083      	lsls	r3, r0, #2
 8001f50:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001f52:	1c82      	adds	r2, r0, #2
 8001f54:	2104      	movs	r1, #4
 8001f56:	7c20      	ldrb	r0, [r4, #16]
 8001f58:	68a5      	ldr	r5, [r4, #8]
 8001f5a:	69ad      	ldr	r5, [r5, #24]
 8001f5c:	47a8      	blx	r5
 8001f5e:	2044      	movs	r0, #68	@ 0x44
 8001f60:	e056      	b.n	8002010 <PE_Check_DataMessage+0x146>
 8001f62:	9701      	str	r7, [sp, #4]
 8001f64:	9700      	str	r7, [sp, #0]
 8001f66:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001f68:	7881      	ldrb	r1, [r0, #2]
 8001f6a:	78c2      	ldrb	r2, [r0, #3]
 8001f6c:	0212      	lsls	r2, r2, #8
 8001f6e:	1889      	adds	r1, r1, r2
 8001f70:	7902      	ldrb	r2, [r0, #4]
 8001f72:	0412      	lsls	r2, r2, #16
 8001f74:	1889      	adds	r1, r1, r2
 8001f76:	7940      	ldrb	r0, [r0, #5]
 8001f78:	0600      	lsls	r0, r0, #24
 8001f7a:	180d      	adds	r5, r1, r0
 8001f7c:	466b      	mov	r3, sp
 8001f7e:	aa01      	add	r2, sp, #4
 8001f80:	2103      	movs	r1, #3
 8001f82:	7c20      	ldrb	r0, [r4, #16]
 8001f84:	68a7      	ldr	r7, [r4, #8]
 8001f86:	697f      	ldr	r7, [r7, #20]
 8001f88:	47b8      	blx	r7
 8001f8a:	2104      	movs	r1, #4
 8001f8c:	9800      	ldr	r0, [sp, #0]
 8001f8e:	f7ff fb91 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8001f92:	2800      	cmp	r0, #0
 8001f94:	d11d      	bne.n	8001fd2 <PE_Check_DataMessage+0x108>
 8001f96:	6860      	ldr	r0, [r4, #4]
 8001f98:	6800      	ldr	r0, [r0, #0]
 8001f9a:	0540      	lsls	r0, r0, #21
 8001f9c:	0f40      	lsrs	r0, r0, #29
 8001f9e:	2803      	cmp	r0, #3
 8001fa0:	d117      	bne.n	8001fd2 <PE_Check_DataMessage+0x108>
 8001fa2:	9801      	ldr	r0, [sp, #4]
 8001fa4:	4938      	ldr	r1, [pc, #224]	@ (8002088 <.text_24>)
 8001fa6:	4288      	cmp	r0, r1
 8001fa8:	d113      	bne.n	8001fd2 <PE_Check_DataMessage+0x108>
 8001faa:	0f28      	lsrs	r0, r5, #28
 8001fac:	2805      	cmp	r0, #5
 8001fae:	d00e      	beq.n	8001fce <PE_Check_DataMessage+0x104>
 8001fb0:	2808      	cmp	r0, #8
 8001fb2:	d00a      	beq.n	8001fca <PE_Check_DataMessage+0x100>
 8001fb4:	2809      	cmp	r0, #9
 8001fb6:	d003      	beq.n	8001fc0 <PE_Check_DataMessage+0xf6>
 8001fb8:	280a      	cmp	r0, #10
 8001fba:	d12a      	bne.n	8002012 <PE_Check_DataMessage+0x148>
 8001fbc:	2166      	movs	r1, #102	@ 0x66
 8001fbe:	e000      	b.n	8001fc2 <PE_Check_DataMessage+0xf8>
 8001fc0:	2165      	movs	r1, #101	@ 0x65
 8001fc2:	7c20      	ldrb	r0, [r4, #16]
 8001fc4:	f7fe fb90 	bl	80006e8 <USBPD_PE_Notification>
 8001fc8:	e003      	b.n	8001fd2 <PE_Check_DataMessage+0x108>
 8001fca:	2029      	movs	r0, #41	@ 0x29
 8001fcc:	e020      	b.n	8002010 <PE_Check_DataMessage+0x146>
 8001fce:	2027      	movs	r0, #39	@ 0x27
 8001fd0:	e01e      	b.n	8002010 <PE_Check_DataMessage+0x146>
 8001fd2:	7466      	strb	r6, [r4, #17]
 8001fd4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001fd6:	0020      	movs	r0, r4
 8001fd8:	f003 fabe 	bl	8005558 <PE_Check_DataMessageVDM>
 8001fdc:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001fde:	6820      	ldr	r0, [r4, #0]
 8001fe0:	8900      	ldrh	r0, [r0, #8]
 8001fe2:	0900      	lsrs	r0, r0, #4
 8001fe4:	4228      	tst	r0, r5
 8001fe6:	d010      	beq.n	800200a <PE_Check_DataMessage+0x140>
 8001fe8:	2304      	movs	r3, #4
 8001fea:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001fec:	1c82      	adds	r2, r0, #2
 8001fee:	210b      	movs	r1, #11
 8001ff0:	7c20      	ldrb	r0, [r4, #16]
 8001ff2:	68a5      	ldr	r5, [r4, #8]
 8001ff4:	69ad      	ldr	r5, [r5, #24]
 8001ff6:	47a8      	blx	r5
 8001ff8:	202c      	movs	r0, #44	@ 0x2c
 8001ffa:	e009      	b.n	8002010 <PE_Check_DataMessage+0x146>
 8001ffc:	6820      	ldr	r0, [r4, #0]
 8001ffe:	8900      	ldrh	r0, [r0, #8]
 8002000:	0a00      	lsrs	r0, r0, #8
 8002002:	4228      	tst	r0, r5
 8002004:	d001      	beq.n	800200a <PE_Check_DataMessage+0x140>
 8002006:	203d      	movs	r0, #61	@ 0x3d
 8002008:	e002      	b.n	8002010 <PE_Check_DataMessage+0x146>
 800200a:	7465      	strb	r5, [r4, #17]
 800200c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800200e:	2011      	movs	r0, #17
 8002010:	7460      	strb	r0, [r4, #17]
 8002012:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

08002014 <PE_CheckSendMessageStatus>:
 8002014:	b510      	push	{r4, lr}
 8002016:	000c      	movs	r4, r1
 8002018:	2110      	movs	r1, #16
 800201a:	2b05      	cmp	r3, #5
 800201c:	d006      	beq.n	800202c <PE_CheckSendMessageStatus+0x18>
 800201e:	2b06      	cmp	r3, #6
 8002020:	d00e      	beq.n	8002040 <PE_CheckSendMessageStatus+0x2c>
 8002022:	2b07      	cmp	r3, #7
 8002024:	d011      	beq.n	800204a <PE_CheckSendMessageStatus+0x36>
 8002026:	2b09      	cmp	r3, #9
 8002028:	d008      	beq.n	800203c <PE_CheckSendMessageStatus+0x28>
 800202a:	e02a      	b.n	8002082 <PE_CheckSendMessageStatus+0x6e>
 800202c:	9902      	ldr	r1, [sp, #8]
 800202e:	7441      	strb	r1, [r0, #17]
 8002030:	6941      	ldr	r1, [r0, #20]
 8002032:	4a16      	ldr	r2, [pc, #88]	@ (800208c <.text_25>)
 8002034:	400a      	ands	r2, r1
 8002036:	6142      	str	r2, [r0, #20]
 8002038:	2100      	movs	r1, #0
 800203a:	e022      	b.n	8002082 <PE_CheckSendMessageStatus+0x6e>
 800203c:	2109      	movs	r1, #9
 800203e:	e020      	b.n	8002082 <PE_CheckSendMessageStatus+0x6e>
 8002040:	6942      	ldr	r2, [r0, #20]
 8002042:	024b      	lsls	r3, r1, #9
 8002044:	4313      	orrs	r3, r2
 8002046:	6143      	str	r3, [r0, #20]
 8002048:	e01b      	b.n	8002082 <PE_CheckSendMessageStatus+0x6e>
 800204a:	2c00      	cmp	r4, #0
 800204c:	d005      	beq.n	800205a <PE_CheckSendMessageStatus+0x46>
 800204e:	2a01      	cmp	r2, #1
 8002050:	d101      	bne.n	8002056 <PE_CheckSendMessageStatus+0x42>
 8002052:	2299      	movs	r2, #153	@ 0x99
 8002054:	e014      	b.n	8002080 <PE_CheckSendMessageStatus+0x6c>
 8002056:	2107      	movs	r1, #7
 8002058:	e013      	b.n	8002082 <PE_CheckSendMessageStatus+0x6e>
 800205a:	6844      	ldr	r4, [r0, #4]
 800205c:	6824      	ldr	r4, [r4, #0]
 800205e:	0a24      	lsrs	r4, r4, #8
 8002060:	4023      	ands	r3, r4
 8002062:	2b04      	cmp	r3, #4
 8002064:	d003      	beq.n	800206e <PE_CheckSendMessageStatus+0x5a>
 8002066:	2a01      	cmp	r2, #1
 8002068:	d109      	bne.n	800207e <PE_CheckSendMessageStatus+0x6a>
 800206a:	220f      	movs	r2, #15
 800206c:	e008      	b.n	8002080 <PE_CheckSendMessageStatus+0x6c>
 800206e:	2a00      	cmp	r2, #0
 8002070:	d1fb      	bne.n	800206a <PE_CheckSendMessageStatus+0x56>
 8002072:	6882      	ldr	r2, [r0, #8]
 8002074:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002076:	2a00      	cmp	r2, #0
 8002078:	d0f7      	beq.n	800206a <PE_CheckSendMessageStatus+0x56>
 800207a:	2292      	movs	r2, #146	@ 0x92
 800207c:	e000      	b.n	8002080 <PE_CheckSendMessageStatus+0x6c>
 800207e:	2211      	movs	r2, #17
 8002080:	7442      	strb	r2, [r0, #17]
 8002082:	0008      	movs	r0, r1
 8002084:	bd10      	pop	{r4, pc}
	...

08002088 <.text_24>:
 8002088:	00001388 	.word	0x00001388

0800208c <.text_25>:
 800208c:	ffffbfff 	.word	0xffffbfff

08002090 <USBPD_PE_StateMachine_SNK>:
 8002090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002092:	b08c      	sub	sp, #48	@ 0x30
 8002094:	0004      	movs	r4, r0
 8002096:	4828      	ldr	r0, [pc, #160]	@ (8002138 <USBPD_PE_StateMachine_SNK+0xa8>)
 8002098:	00a1      	lsls	r1, r4, #2
 800209a:	5845      	ldr	r5, [r0, r1]
 800209c:	7c68      	ldrb	r0, [r5, #17]
 800209e:	2848      	cmp	r0, #72	@ 0x48
 80020a0:	d133      	bne.n	800210a <USBPD_PE_StateMachine_SNK+0x7a>
 80020a2:	0028      	movs	r0, r5
 80020a4:	f7fe fe72 	bl	8000d8c <PE_Reset_ZI>
 80020a8:	0028      	movs	r0, r5
 80020aa:	f7fe fea5 	bl	8000df8 <PE_Reset_Counter>
 80020ae:	6828      	ldr	r0, [r5, #0]
 80020b0:	7900      	ldrb	r0, [r0, #4]
 80020b2:	0783      	lsls	r3, r0, #30
 80020b4:	0f9b      	lsrs	r3, r3, #30
 80020b6:	2200      	movs	r2, #0
 80020b8:	2100      	movs	r1, #0
 80020ba:	7c28      	ldrb	r0, [r5, #16]
 80020bc:	f003 fc35 	bl	800592a <USBPD_PRL_SetHeader>
 80020c0:	6868      	ldr	r0, [r5, #4]
 80020c2:	6801      	ldr	r1, [r0, #0]
 80020c4:	2208      	movs	r2, #8
 80020c6:	4391      	bics	r1, r2
 80020c8:	6001      	str	r1, [r0, #0]
 80020ca:	6868      	ldr	r0, [r5, #4]
 80020cc:	6801      	ldr	r1, [r0, #0]
 80020ce:	2203      	movs	r2, #3
 80020d0:	4391      	bics	r1, r2
 80020d2:	682a      	ldr	r2, [r5, #0]
 80020d4:	7912      	ldrb	r2, [r2, #4]
 80020d6:	0792      	lsls	r2, r2, #30
 80020d8:	0f92      	lsrs	r2, r2, #30
 80020da:	430a      	orrs	r2, r1
 80020dc:	6002      	str	r2, [r0, #0]
 80020de:	2101      	movs	r1, #1
 80020e0:	7c28      	ldrb	r0, [r5, #16]
 80020e2:	f003 fc93 	bl	8005a0c <USBPD_PRL_SOPCapability>
 80020e6:	7c28      	ldrb	r0, [r5, #16]
 80020e8:	f003 fefc 	bl	8005ee4 <USBPD_PRL_Reset>
 80020ec:	203e      	movs	r0, #62	@ 0x3e
 80020ee:	7468      	strb	r0, [r5, #17]
 80020f0:	7ca9      	ldrb	r1, [r5, #18]
 80020f2:	293e      	cmp	r1, #62	@ 0x3e
 80020f4:	d009      	beq.n	800210a <USBPD_PE_StateMachine_SNK+0x7a>
 80020f6:	74a8      	strb	r0, [r5, #18]
 80020f8:	2000      	movs	r0, #0
 80020fa:	9000      	str	r0, [sp, #0]
 80020fc:	2300      	movs	r3, #0
 80020fe:	223e      	movs	r2, #62	@ 0x3e
 8002100:	7c29      	ldrb	r1, [r5, #16]
 8002102:	2004      	movs	r0, #4
 8002104:	4eb1      	ldr	r6, [pc, #708]	@ (80023cc <__iar_annotation$$branch+0x4>)
 8002106:	6836      	ldr	r6, [r6, #0]
 8002108:	47b0      	blx	r6
 800210a:	6968      	ldr	r0, [r5, #20]
 800210c:	0341      	lsls	r1, r0, #13
 800210e:	0fc9      	lsrs	r1, r1, #31
 8002110:	d006      	beq.n	8002120 <USBPD_PE_StateMachine_SNK+0x90>
 8002112:	49af      	ldr	r1, [pc, #700]	@ (80023d0 <__iar_annotation$$branch+0x8>)
 8002114:	4001      	ands	r1, r0
 8002116:	6169      	str	r1, [r5, #20]
 8002118:	2164      	movs	r1, #100	@ 0x64
 800211a:	7c28      	ldrb	r0, [r5, #16]
 800211c:	f7fe fae4 	bl	80006e8 <USBPD_PE_Notification>
 8002120:	0028      	movs	r0, r5
 8002122:	f7fe fd15 	bl	8000b50 <PE_Get_RxEvent>
 8002126:	4669      	mov	r1, sp
 8002128:	7308      	strb	r0, [r1, #12]
 800212a:	4668      	mov	r0, sp
 800212c:	7b00      	ldrb	r0, [r0, #12]
 800212e:	2803      	cmp	r0, #3
 8002130:	d104      	bne.n	800213c <USBPD_PE_StateMachine_SNK+0xac>
 8002132:	2001      	movs	r0, #1
 8002134:	b00d      	add	sp, #52	@ 0x34
 8002136:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002138:	2000027c 	.word	0x2000027c
 800213c:	4668      	mov	r0, sp
 800213e:	7344      	strb	r4, [r0, #13]
 8002140:	2402      	movs	r4, #2
 8002142:	6868      	ldr	r0, [r5, #4]
 8002144:	6800      	ldr	r0, [r0, #0]
 8002146:	04c1      	lsls	r1, r0, #19
 8002148:	0fc9      	lsrs	r1, r1, #31
 800214a:	d100      	bne.n	800214e <USBPD_PE_StateMachine_SNK+0xbe>
 800214c:	e148      	b.n	80023e0 <__iar_annotation$$branch+0x18>
 800214e:	6968      	ldr	r0, [r5, #20]
 8002150:	0381      	lsls	r1, r0, #14
 8002152:	0fc9      	lsrs	r1, r1, #31
 8002154:	d014      	beq.n	8002180 <USBPD_PE_StateMachine_SNK+0xf0>
 8002156:	21a7      	movs	r1, #167	@ 0xa7
 8002158:	7469      	strb	r1, [r5, #17]
 800215a:	4a9e      	ldr	r2, [pc, #632]	@ (80023d4 <__iar_annotation$$branch+0xc>)
 800215c:	4002      	ands	r2, r0
 800215e:	616a      	str	r2, [r5, #20]
 8002160:	2000      	movs	r0, #0
 8002162:	2232      	movs	r2, #50	@ 0x32
 8002164:	54a8      	strb	r0, [r5, r2]
 8002166:	7ca8      	ldrb	r0, [r5, #18]
 8002168:	28a7      	cmp	r0, #167	@ 0xa7
 800216a:	d02b      	beq.n	80021c4 <USBPD_PE_StateMachine_SNK+0x134>
 800216c:	74a9      	strb	r1, [r5, #18]
 800216e:	2000      	movs	r0, #0
 8002170:	9000      	str	r0, [sp, #0]
 8002172:	2300      	movs	r3, #0
 8002174:	22a7      	movs	r2, #167	@ 0xa7
 8002176:	7c29      	ldrb	r1, [r5, #16]
 8002178:	2004      	movs	r0, #4
 800217a:	4e94      	ldr	r6, [pc, #592]	@ (80023cc <__iar_annotation$$branch+0x4>)
 800217c:	6836      	ldr	r6, [r6, #0]
 800217e:	47b0      	blx	r6
 8002180:	2032      	movs	r0, #50	@ 0x32
 8002182:	5c28      	ldrb	r0, [r5, r0]
 8002184:	280f      	cmp	r0, #15
 8002186:	d001      	beq.n	800218c <USBPD_PE_StateMachine_SNK+0xfc>
 8002188:	2814      	cmp	r0, #20
 800218a:	d11b      	bne.n	80021c4 <USBPD_PE_StateMachine_SNK+0x134>
 800218c:	4668      	mov	r0, sp
 800218e:	7b00      	ldrb	r0, [r0, #12]
 8002190:	2814      	cmp	r0, #20
 8002192:	d005      	beq.n	80021a0 <USBPD_PE_StateMachine_SNK+0x110>
 8002194:	2014      	movs	r0, #20
 8002196:	4669      	mov	r1, sp
 8002198:	7308      	strb	r0, [r1, #12]
 800219a:	0028      	movs	r0, r5
 800219c:	f7fe fd0f 	bl	8000bbe <PE_Clear_RxEvent>
 80021a0:	2032      	movs	r0, #50	@ 0x32
 80021a2:	5c2a      	ldrb	r2, [r5, r0]
 80021a4:	746a      	strb	r2, [r5, #17]
 80021a6:	2000      	movs	r0, #0
 80021a8:	2132      	movs	r1, #50	@ 0x32
 80021aa:	5468      	strb	r0, [r5, r1]
 80021ac:	7ca8      	ldrb	r0, [r5, #18]
 80021ae:	4290      	cmp	r0, r2
 80021b0:	d008      	beq.n	80021c4 <USBPD_PE_StateMachine_SNK+0x134>
 80021b2:	74aa      	strb	r2, [r5, #18]
 80021b4:	2000      	movs	r0, #0
 80021b6:	9000      	str	r0, [sp, #0]
 80021b8:	2300      	movs	r3, #0
 80021ba:	7c29      	ldrb	r1, [r5, #16]
 80021bc:	2004      	movs	r0, #4
 80021be:	4e83      	ldr	r6, [pc, #524]	@ (80023cc <__iar_annotation$$branch+0x4>)
 80021c0:	6836      	ldr	r6, [r6, #0]
 80021c2:	47b0      	blx	r6
 80021c4:	4668      	mov	r0, sp
 80021c6:	7b00      	ldrb	r0, [r0, #12]
 80021c8:	2811      	cmp	r0, #17
 80021ca:	d11f      	bne.n	800220c <USBPD_PE_StateMachine_SNK+0x17c>
 80021cc:	6868      	ldr	r0, [r5, #4]
 80021ce:	6800      	ldr	r0, [r0, #0]
 80021d0:	0701      	lsls	r1, r0, #28
 80021d2:	0fc9      	lsrs	r1, r1, #31
 80021d4:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80021d6:	0680      	lsls	r0, r0, #26
 80021d8:	0fc2      	lsrs	r2, r0, #31
 80021da:	4291      	cmp	r1, r2
 80021dc:	d116      	bne.n	800220c <USBPD_PE_StateMachine_SNK+0x17c>
 80021de:	2014      	movs	r0, #20
 80021e0:	4669      	mov	r1, sp
 80021e2:	7308      	strb	r0, [r1, #12]
 80021e4:	0028      	movs	r0, r5
 80021e6:	f7fe fcea 	bl	8000bbe <PE_Clear_RxEvent>
 80021ea:	2092      	movs	r0, #146	@ 0x92
 80021ec:	7468      	strb	r0, [r5, #17]
 80021ee:	7ca8      	ldrb	r0, [r5, #18]
 80021f0:	2892      	cmp	r0, #146	@ 0x92
 80021f2:	d100      	bne.n	80021f6 <USBPD_PE_StateMachine_SNK+0x166>
 80021f4:	e104      	b.n	8002400 <__iar_annotation$$branch+0x38>
 80021f6:	2092      	movs	r0, #146	@ 0x92
 80021f8:	74a8      	strb	r0, [r5, #18]
 80021fa:	2000      	movs	r0, #0
 80021fc:	9000      	str	r0, [sp, #0]
 80021fe:	2300      	movs	r3, #0
 8002200:	2292      	movs	r2, #146	@ 0x92
 8002202:	7c29      	ldrb	r1, [r5, #16]
 8002204:	2004      	movs	r0, #4
 8002206:	4e71      	ldr	r6, [pc, #452]	@ (80023cc <__iar_annotation$$branch+0x4>)
 8002208:	6836      	ldr	r6, [r6, #0]
 800220a:	47b0      	blx	r6
 800220c:	7c68      	ldrb	r0, [r5, #17]
 800220e:	4669      	mov	r1, sp
 8002210:	7008      	strb	r0, [r1, #0]
 8002212:	4f71      	ldr	r7, [pc, #452]	@ (80023d8 <__iar_annotation$$branch+0x10>)
 8002214:	20f0      	movs	r0, #240	@ 0xf0
 8002216:	0200      	lsls	r0, r0, #8
 8002218:	4e70      	ldr	r6, [pc, #448]	@ (80023dc <__iar_annotation$$branch+0x14>)
 800221a:	2104      	movs	r1, #4
 800221c:	466a      	mov	r2, sp
 800221e:	7812      	ldrb	r2, [r2, #0]
 8002220:	2a00      	cmp	r2, #0
 8002222:	d100      	bne.n	8002226 <USBPD_PE_StateMachine_SNK+0x196>
 8002224:	e0e0      	b.n	80023e8 <__iar_annotation$$branch+0x20>
 8002226:	1e52      	subs	r2, r2, #1
 8002228:	d040      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 800222a:	1e92      	subs	r2, r2, #2
 800222c:	2a01      	cmp	r2, #1
 800222e:	d800      	bhi.n	8002232 <USBPD_PE_StateMachine_SNK+0x1a2>
 8002230:	e323      	b.n	800287a <__iar_annotation$$branch+0x4b2>
 8002232:	1e92      	subs	r2, r2, #2
 8002234:	d100      	bne.n	8002238 <USBPD_PE_StateMachine_SNK+0x1a8>
 8002236:	e1fb      	b.n	8002630 <__iar_annotation$$branch+0x268>
 8002238:	3a0a      	subs	r2, #10
 800223a:	d100      	bne.n	800223e <USBPD_PE_StateMachine_SNK+0x1ae>
 800223c:	e1fd      	b.n	800263a <__iar_annotation$$branch+0x272>
 800223e:	1e52      	subs	r2, r2, #1
 8002240:	d100      	bne.n	8002244 <USBPD_PE_StateMachine_SNK+0x1b4>
 8002242:	e299      	b.n	8002778 <__iar_annotation$$branch+0x3b0>
 8002244:	1e52      	subs	r2, r2, #1
 8002246:	d100      	bne.n	800224a <USBPD_PE_StateMachine_SNK+0x1ba>
 8002248:	e2a3      	b.n	8002792 <__iar_annotation$$branch+0x3ca>
 800224a:	1ed2      	subs	r2, r2, #3
 800224c:	d100      	bne.n	8002250 <USBPD_PE_StateMachine_SNK+0x1c0>
 800224e:	e228      	b.n	80026a2 <__iar_annotation$$branch+0x2da>
 8002250:	1f12      	subs	r2, r2, #4
 8002252:	2a01      	cmp	r2, #1
 8002254:	d92a      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 8002256:	1e92      	subs	r2, r2, #2
 8002258:	d100      	bne.n	800225c <USBPD_PE_StateMachine_SNK+0x1cc>
 800225a:	e2d2      	b.n	8002802 <__iar_annotation$$branch+0x43a>
 800225c:	1ed2      	subs	r2, r2, #3
 800225e:	d025      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 8002260:	1e52      	subs	r2, r2, #1
 8002262:	d100      	bne.n	8002266 <USBPD_PE_StateMachine_SNK+0x1d6>
 8002264:	e3c3      	b.n	80029ee <__iar_annotation$$branch+0x626>
 8002266:	1f12      	subs	r2, r2, #4
 8002268:	d100      	bne.n	800226c <USBPD_PE_StateMachine_SNK+0x1dc>
 800226a:	e316      	b.n	800289a <__iar_annotation$$branch+0x4d2>
 800226c:	1f52      	subs	r2, r2, #5
 800226e:	2a02      	cmp	r2, #2
 8002270:	d91c      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 8002272:	1ed2      	subs	r2, r2, #3
 8002274:	d100      	bne.n	8002278 <USBPD_PE_StateMachine_SNK+0x1e8>
 8002276:	e2f7      	b.n	8002868 <__iar_annotation$$branch+0x4a0>
 8002278:	1e52      	subs	r2, r2, #1
 800227a:	d101      	bne.n	8002280 <__iar_annotation$$branch+0x4>

0800227c <__iar_annotation$$branch>:
 800227c:	f000 fc39 	bl	8002af2 <__iar_annotation$$branch+0x72a>
 8002280:	1e52      	subs	r2, r2, #1
 8002282:	d013      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 8002284:	1e92      	subs	r2, r2, #2
 8002286:	d101      	bne.n	800228c <__iar_annotation$$branch+0x4>

08002288 <__iar_annotation$$branch>:
 8002288:	f000 fc80 	bl	8002b8c <__iar_annotation$$branch+0x7c4>
 800228c:	1e52      	subs	r2, r2, #1
 800228e:	2a01      	cmp	r2, #1
 8002290:	d90c      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 8002292:	1e92      	subs	r2, r2, #2
 8002294:	d001      	beq.n	800229a <__iar_annotation$$branch+0x12>
 8002296:	1e92      	subs	r2, r2, #2
 8002298:	2a05      	cmp	r2, #5
 800229a:	d801      	bhi.n	80022a0 <__iar_annotation$$branch+0x4>

0800229c <__iar_annotation$$branch>:
 800229c:	f000 fcbc 	bl	8002c18 <__iar_annotation$$branch+0x850>
 80022a0:	1f92      	subs	r2, r2, #6
 80022a2:	d101      	bne.n	80022a8 <__iar_annotation$$branch+0x4>

080022a4 <__iar_annotation$$branch>:
 80022a4:	f000 fc86 	bl	8002bb4 <__iar_annotation$$branch+0x7ec>
 80022a8:	1e52      	subs	r2, r2, #1
 80022aa:	2a03      	cmp	r2, #3
 80022ac:	d801      	bhi.n	80022b2 <__iar_annotation$$branch+0x4>

080022ae <__iar_annotation$$branch>:
 80022ae:	f000 fcb7 	bl	8002c20 <__iar_annotation$$branch+0x858>
 80022b2:	1f12      	subs	r2, r2, #4
 80022b4:	d100      	bne.n	80022b8 <__iar_annotation$$branch+0xa>
 80022b6:	e0af      	b.n	8002418 <__iar_annotation$$branch+0x50>
 80022b8:	1e92      	subs	r2, r2, #2
 80022ba:	d100      	bne.n	80022be <__iar_annotation$$branch+0x10>
 80022bc:	e221      	b.n	8002702 <__iar_annotation$$branch+0x33a>
 80022be:	1ed2      	subs	r2, r2, #3
 80022c0:	d100      	bne.n	80022c4 <__iar_annotation$$branch+0x16>
 80022c2:	e0c1      	b.n	8002448 <__iar_annotation$$branch+0x80>
 80022c4:	1e52      	subs	r2, r2, #1
 80022c6:	d100      	bne.n	80022ca <__iar_annotation$$branch+0x1c>
 80022c8:	e100      	b.n	80024cc <__iar_annotation$$branch+0x104>
 80022ca:	1e52      	subs	r2, r2, #1
 80022cc:	d100      	bne.n	80022d0 <__iar_annotation$$branch+0x22>
 80022ce:	e10f      	b.n	80024f0 <__iar_annotation$$branch+0x128>
 80022d0:	1e52      	subs	r2, r2, #1
 80022d2:	d100      	bne.n	80022d6 <__iar_annotation$$branch+0x28>
 80022d4:	e128      	b.n	8002528 <__iar_annotation$$branch+0x160>
 80022d6:	1e52      	subs	r2, r2, #1
 80022d8:	d100      	bne.n	80022dc <__iar_annotation$$branch+0x2e>
 80022da:	e178      	b.n	80025ce <__iar_annotation$$branch+0x206>
 80022dc:	1e92      	subs	r2, r2, #2
 80022de:	d0a6      	beq.n	800222e <USBPD_PE_StateMachine_SNK+0x19e>
 80022e0:	1e92      	subs	r2, r2, #2
 80022e2:	d0e3      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 80022e4:	1e52      	subs	r2, r2, #1
 80022e6:	d101      	bne.n	80022ec <__iar_annotation$$branch+0x4>

080022e8 <__iar_annotation$$branch>:
 80022e8:	f000 fbe5 	bl	8002ab6 <__iar_annotation$$branch+0x6ee>
 80022ec:	1f12      	subs	r2, r2, #4
 80022ee:	d100      	bne.n	80022f2 <__iar_annotation$$branch+0xa>
 80022f0:	e26a      	b.n	80027c8 <__iar_annotation$$branch+0x400>
 80022f2:	1ed2      	subs	r2, r2, #3
 80022f4:	d100      	bne.n	80022f8 <__iar_annotation$$branch+0x10>
 80022f6:	e334      	b.n	8002962 <__iar_annotation$$branch+0x59a>
 80022f8:	1f52      	subs	r2, r2, #5
 80022fa:	d100      	bne.n	80022fe <__iar_annotation$$branch+0x16>
 80022fc:	e388      	b.n	8002a10 <__iar_annotation$$branch+0x648>
 80022fe:	1e52      	subs	r2, r2, #1
 8002300:	d100      	bne.n	8002304 <__iar_annotation$$branch+0x1c>
 8002302:	e2ff      	b.n	8002904 <__iar_annotation$$branch+0x53c>
 8002304:	3a09      	subs	r2, #9
 8002306:	2a02      	cmp	r2, #2
 8002308:	d9d0      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 800230a:	1ed2      	subs	r2, r2, #3
 800230c:	d101      	bne.n	8002312 <__iar_annotation$$branch+0x4>

0800230e <__iar_annotation$$branch>:
 800230e:	f000 fc01 	bl	8002b14 <__iar_annotation$$branch+0x74c>
 8002312:	1e52      	subs	r2, r2, #1
 8002314:	d101      	bne.n	800231a <__iar_annotation$$branch+0x4>

08002316 <__iar_annotation$$branch>:
 8002316:	f000 fc0f 	bl	8002b38 <__iar_annotation$$branch+0x770>
 800231a:	1e52      	subs	r2, r2, #1
 800231c:	2a01      	cmp	r2, #1
 800231e:	d9c5      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 8002320:	3a0d      	subs	r2, #13
 8002322:	d0c3      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 8002324:	3a12      	subs	r2, #18
 8002326:	d101      	bne.n	800232c <__iar_annotation$$branch+0x4>

08002328 <__iar_annotation$$branch>:
 8002328:	f000 fc92 	bl	8002c50 <__iar_annotation$$branch+0x888>
 800232c:	3a0c      	subs	r2, #12
 800232e:	d067      	beq.n	8002400 <__iar_annotation$$branch+0x38>
 8002330:	1e52      	subs	r2, r2, #1
 8002332:	2a02      	cmp	r2, #2
 8002334:	d9ba      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 8002336:	1f52      	subs	r2, r2, #5
 8002338:	d100      	bne.n	800233c <__iar_annotation$$branch+0x14>
 800233a:	e271      	b.n	8002820 <__iar_annotation$$branch+0x458>
 800233c:	1e52      	subs	r2, r2, #1
 800233e:	d0b5      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 8002340:	1e52      	subs	r2, r2, #1
 8002342:	d100      	bne.n	8002346 <__iar_annotation$$branch+0x1e>
 8002344:	e174      	b.n	8002630 <__iar_annotation$$branch+0x268>
 8002346:	1e52      	subs	r2, r2, #1
 8002348:	d100      	bne.n	800234c <__iar_annotation$$branch+0x24>
 800234a:	e1be      	b.n	80026ca <__iar_annotation$$branch+0x302>
 800234c:	1e52      	subs	r2, r2, #1
 800234e:	2a08      	cmp	r2, #8
 8002350:	d801      	bhi.n	8002356 <__iar_annotation$$branch+0x4>

08002352 <__iar_annotation$$branch>:
 8002352:	f000 fc6a 	bl	8002c2a <__iar_annotation$$branch+0x862>
 8002356:	3a0b      	subs	r2, #11
 8002358:	d101      	bne.n	800235e <__iar_annotation$$branch+0x4>

0800235a <__iar_annotation$$branch>:
 800235a:	f000 fc7f 	bl	8002c5c <__iar_annotation$$branch+0x894>
 800235e:	a903      	add	r1, sp, #12
 8002360:	0028      	movs	r0, r5
 8002362:	f002 f9e3 	bl	800472c <PE_StateMachine_VDM>
 8002366:	0004      	movs	r4, r0
 8002368:	7c6a      	ldrb	r2, [r5, #17]
 800236a:	7ca8      	ldrb	r0, [r5, #18]
 800236c:	4290      	cmp	r0, r2
 800236e:	d008      	beq.n	8002382 <__iar_annotation$$branch+0x28>
 8002370:	74aa      	strb	r2, [r5, #18]
 8002372:	2000      	movs	r0, #0
 8002374:	9000      	str	r0, [sp, #0]
 8002376:	2300      	movs	r3, #0
 8002378:	7c29      	ldrb	r1, [r5, #16]
 800237a:	2004      	movs	r0, #4
 800237c:	4e13      	ldr	r6, [pc, #76]	@ (80023cc <__iar_annotation$$branch+0x4>)
 800237e:	6836      	ldr	r6, [r6, #0]
 8002380:	47b0      	blx	r6
 8002382:	4e12      	ldr	r6, [pc, #72]	@ (80023cc <__iar_annotation$$branch+0x4>)
 8002384:	4668      	mov	r0, sp
 8002386:	7b00      	ldrb	r0, [r0, #12]
 8002388:	2814      	cmp	r0, #20
 800238a:	d101      	bne.n	8002390 <__iar_annotation$$branch+0x4>

0800238c <__iar_annotation$$branch>:
 800238c:	f000 fc73 	bl	8002c76 <__iar_annotation$$branch+0x8ae>
 8002390:	0028      	movs	r0, r5
 8002392:	f7fe fc5b 	bl	8000c4c <PE_Check_AMSConflict>
 8002396:	2815      	cmp	r0, #21
 8002398:	d109      	bne.n	80023ae <__iar_annotation$$branch+0x22>
 800239a:	4668      	mov	r0, sp
 800239c:	7b00      	ldrb	r0, [r0, #12]
 800239e:	2814      	cmp	r0, #20
 80023a0:	d005      	beq.n	80023ae <__iar_annotation$$branch+0x22>
 80023a2:	2014      	movs	r0, #20
 80023a4:	4669      	mov	r1, sp
 80023a6:	7308      	strb	r0, [r1, #12]
 80023a8:	0028      	movs	r0, r5
 80023aa:	f7fe fc08 	bl	8000bbe <PE_Clear_RxEvent>
 80023ae:	7c6a      	ldrb	r2, [r5, #17]
 80023b0:	7ca8      	ldrb	r0, [r5, #18]
 80023b2:	4290      	cmp	r0, r2
 80023b4:	d007      	beq.n	80023c6 <__iar_annotation$$branch+0x3a>
 80023b6:	74aa      	strb	r2, [r5, #18]
 80023b8:	2000      	movs	r0, #0
 80023ba:	9000      	str	r0, [sp, #0]
 80023bc:	2300      	movs	r3, #0
 80023be:	7c29      	ldrb	r1, [r5, #16]
 80023c0:	2004      	movs	r0, #4
 80023c2:	6834      	ldr	r4, [r6, #0]
 80023c4:	47a0      	blx	r4
 80023c6:	2400      	movs	r4, #0

080023c8 <__iar_annotation$$branch>:
 80023c8:	f000 fc74 	bl	8002cb4 <__iar_annotation$$branch+0x8ec>
 80023cc:	20000000 	.word	0x20000000
 80023d0:	fffbffff 	.word	0xfffbffff
 80023d4:	fffdffff 	.word	0xfffdffff
 80023d8:	000081f4 	.word	0x000081f4
 80023dc:	0000801b 	.word	0x0000801b
 80023e0:	2400      	movs	r4, #0
 80023e2:	43e4      	mvns	r4, r4
 80023e4:	0020      	movs	r0, r4
 80023e6:	e6a5      	b.n	8002134 <USBPD_PE_StateMachine_SNK+0xa4>
 80023e8:	6868      	ldr	r0, [r5, #4]
 80023ea:	6801      	ldr	r1, [r0, #0]
 80023ec:	2210      	movs	r2, #16
 80023ee:	4391      	bics	r1, r2
 80023f0:	6001      	str	r1, [r0, #0]
 80023f2:	215f      	movs	r1, #95	@ 0x5f
 80023f4:	7c28      	ldrb	r0, [r5, #16]
 80023f6:	f7fe f977 	bl	80006e8 <USBPD_PE_Notification>
 80023fa:	2400      	movs	r4, #0
 80023fc:	43e4      	mvns	r4, r4
 80023fe:	e7b3      	b.n	8002368 <__iar_annotation$$branch+0xe>
 8002400:	6868      	ldr	r0, [r5, #4]
 8002402:	6801      	ldr	r1, [r0, #0]
 8002404:	2210      	movs	r2, #16
 8002406:	4391      	bics	r1, r2
 8002408:	6001      	str	r1, [r0, #0]
 800240a:	68a8      	ldr	r0, [r5, #8]
 800240c:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 800240e:	2900      	cmp	r1, #0
 8002410:	d0f3      	beq.n	80023fa <__iar_annotation$$branch+0x32>
 8002412:	7c28      	ldrb	r0, [r5, #16]
 8002414:	4788      	blx	r1
 8002416:	e7f0      	b.n	80023fa <__iar_annotation$$branch+0x32>
 8002418:	6868      	ldr	r0, [r5, #4]
 800241a:	6801      	ldr	r1, [r0, #0]
 800241c:	2201      	movs	r2, #1
 800241e:	0b0b      	lsrs	r3, r1, #12
 8002420:	4013      	ands	r3, r2
 8002422:	d0a1      	beq.n	8002368 <__iar_annotation$$branch+0xe>
 8002424:	078b      	lsls	r3, r1, #30
 8002426:	0f9b      	lsrs	r3, r3, #30
 8002428:	2b01      	cmp	r3, #1
 800242a:	d101      	bne.n	8002430 <__iar_annotation$$branch+0x68>
 800242c:	2300      	movs	r3, #0
 800242e:	e000      	b.n	8002432 <__iar_annotation$$branch+0x6a>
 8002430:	2320      	movs	r3, #32
 8002432:	2420      	movs	r4, #32
 8002434:	43a1      	bics	r1, r4
 8002436:	430b      	orrs	r3, r1
 8002438:	6003      	str	r3, [r0, #0]
 800243a:	772a      	strb	r2, [r5, #28]
 800243c:	83ef      	strh	r7, [r5, #30]
 800243e:	24fa      	movs	r4, #250	@ 0xfa
 8002440:	0064      	lsls	r4, r4, #1
 8002442:	2043      	movs	r0, #67	@ 0x43
 8002444:	7468      	strb	r0, [r5, #17]
 8002446:	e78f      	b.n	8002368 <__iar_annotation$$branch+0xe>
 8002448:	4668      	mov	r0, sp
 800244a:	7b00      	ldrb	r0, [r0, #12]
 800244c:	2811      	cmp	r0, #17
 800244e:	d135      	bne.n	80024bc <__iar_annotation$$branch+0xf4>
 8002450:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002452:	0bc2      	lsrs	r2, r0, #15
 8002454:	d12c      	bne.n	80024b0 <__iar_annotation$$branch+0xe8>
 8002456:	2607      	movs	r6, #7
 8002458:	0b02      	lsrs	r2, r0, #12
 800245a:	4232      	tst	r2, r6
 800245c:	d028      	beq.n	80024b0 <__iar_annotation$$branch+0xe8>
 800245e:	06c2      	lsls	r2, r0, #27
 8002460:	0ed2      	lsrs	r2, r2, #27
 8002462:	2a01      	cmp	r2, #1
 8002464:	d124      	bne.n	80024b0 <__iar_annotation$$branch+0xe8>
 8002466:	2200      	movs	r2, #0
 8002468:	4bc1      	ldr	r3, [pc, #772]	@ (8002770 <__iar_annotation$$branch+0x3a8>)
 800246a:	18eb      	adds	r3, r5, r3
 800246c:	709a      	strb	r2, [r3, #2]
 800246e:	696a      	ldr	r2, [r5, #20]
 8002470:	4311      	orrs	r1, r2
 8002472:	6169      	str	r1, [r5, #20]
 8002474:	0600      	lsls	r0, r0, #24
 8002476:	0f81      	lsrs	r1, r0, #30
 8002478:	4668      	mov	r0, sp
 800247a:	7b40      	ldrb	r0, [r0, #13]
 800247c:	f7fe fcee 	bl	8000e5c <PE_ExtRevisionInteroperability>
 8002480:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002482:	0b00      	lsrs	r0, r0, #12
 8002484:	4006      	ands	r6, r0
 8002486:	00b3      	lsls	r3, r6, #2
 8002488:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 800248a:	1c82      	adds	r2, r0, #2
 800248c:	2104      	movs	r1, #4
 800248e:	7c28      	ldrb	r0, [r5, #16]
 8002490:	68ae      	ldr	r6, [r5, #8]
 8002492:	69b6      	ldr	r6, [r6, #24]
 8002494:	47b0      	blx	r6
 8002496:	2001      	movs	r0, #1
 8002498:	7728      	strb	r0, [r5, #28]
 800249a:	6868      	ldr	r0, [r5, #4]
 800249c:	6801      	ldr	r1, [r0, #0]
 800249e:	2210      	movs	r2, #16
 80024a0:	4391      	bics	r1, r2
 80024a2:	6001      	str	r1, [r0, #0]
 80024a4:	2044      	movs	r0, #68	@ 0x44
 80024a6:	7468      	strb	r0, [r5, #17]
 80024a8:	4668      	mov	r0, sp
 80024aa:	7b00      	ldrb	r0, [r0, #12]
 80024ac:	2814      	cmp	r0, #20
 80024ae:	d005      	beq.n	80024bc <__iar_annotation$$branch+0xf4>
 80024b0:	2014      	movs	r0, #20
 80024b2:	4669      	mov	r1, sp
 80024b4:	7308      	strb	r0, [r1, #12]
 80024b6:	0028      	movs	r0, r5
 80024b8:	f7fe fb81 	bl	8000bbe <PE_Clear_RxEvent>
 80024bc:	8be8      	ldrh	r0, [r5, #30]
 80024be:	03a1      	lsls	r1, r4, #14
 80024c0:	4288      	cmp	r0, r1
 80024c2:	d102      	bne.n	80024ca <__iar_annotation$$branch+0x102>
 80024c4:	200f      	movs	r0, #15
 80024c6:	7468      	strb	r0, [r5, #17]
 80024c8:	2400      	movs	r4, #0
 80024ca:	e74d      	b.n	8002368 <__iar_annotation$$branch+0xe>
 80024cc:	466a      	mov	r2, sp
 80024ce:	0029      	movs	r1, r5
 80024d0:	3118      	adds	r1, #24
 80024d2:	7c28      	ldrb	r0, [r5, #16]
 80024d4:	68ab      	ldr	r3, [r5, #8]
 80024d6:	6a1b      	ldr	r3, [r3, #32]
 80024d8:	4798      	blx	r3
 80024da:	6968      	ldr	r0, [r5, #20]
 80024dc:	2118      	movs	r1, #24
 80024de:	4388      	bics	r0, r1
 80024e0:	9900      	ldr	r1, [sp, #0]
 80024e2:	00c9      	lsls	r1, r1, #3
 80024e4:	2218      	movs	r2, #24
 80024e6:	400a      	ands	r2, r1
 80024e8:	4302      	orrs	r2, r0
 80024ea:	616a      	str	r2, [r5, #20]
 80024ec:	2045      	movs	r0, #69	@ 0x45
 80024ee:	e7ea      	b.n	80024c6 <__iar_annotation$$branch+0xfe>
 80024f0:	6968      	ldr	r0, [r5, #20]
 80024f2:	0401      	lsls	r1, r0, #16
 80024f4:	0fc9      	lsrs	r1, r1, #31
 80024f6:	d001      	beq.n	80024fc <__iar_annotation$$branch+0x134>
 80024f8:	2002      	movs	r0, #2
 80024fa:	e000      	b.n	80024fe <__iar_annotation$$branch+0x136>
 80024fc:	2000      	movs	r0, #0
 80024fe:	9002      	str	r0, [sp, #8]
 8002500:	2046      	movs	r0, #70	@ 0x46
 8002502:	9001      	str	r0, [sp, #4]
 8002504:	2001      	movs	r0, #1
 8002506:	9000      	str	r0, [sp, #0]
 8002508:	002b      	movs	r3, r5
 800250a:	3318      	adds	r3, #24
 800250c:	2202      	movs	r2, #2
 800250e:	2100      	movs	r1, #0
 8002510:	0028      	movs	r0, r5
 8002512:	f7ff f95c 	bl	80017ce <PE_Send_DataMessage>
 8002516:	2800      	cmp	r0, #0
 8002518:	d105      	bne.n	8002526 <__iar_annotation$$branch+0x15e>
 800251a:	6968      	ldr	r0, [r5, #20]
 800251c:	4995      	ldr	r1, [pc, #596]	@ (8002774 <__iar_annotation$$branch+0x3ac>)
 800251e:	4001      	ands	r1, r0
 8002520:	6169      	str	r1, [r5, #20]
 8002522:	83ee      	strh	r6, [r5, #30]
 8002524:	241b      	movs	r4, #27
 8002526:	e71f      	b.n	8002368 <__iar_annotation$$branch+0xe>
 8002528:	4669      	mov	r1, sp
 800252a:	7b09      	ldrb	r1, [r1, #12]
 800252c:	2911      	cmp	r1, #17
 800252e:	d148      	bne.n	80025c2 <__iar_annotation$$branch+0x1fa>
 8002530:	8ea9      	ldrh	r1, [r5, #52]	@ 0x34
 8002532:	4201      	tst	r1, r0
 8002534:	d145      	bne.n	80025c2 <__iar_annotation$$branch+0x1fa>
 8002536:	20fa      	movs	r0, #250	@ 0xfa
 8002538:	0040      	lsls	r0, r0, #1
 800253a:	261f      	movs	r6, #31
 800253c:	221f      	movs	r2, #31
 800253e:	400a      	ands	r2, r1
 8002540:	1e92      	subs	r2, r2, #2
 8002542:	2a01      	cmp	r2, #1
 8002544:	d917      	bls.n	8002576 <__iar_annotation$$branch+0x1ae>
 8002546:	1e92      	subs	r2, r2, #2
 8002548:	d001      	beq.n	800254e <__iar_annotation$$branch+0x186>
 800254a:	3a08      	subs	r2, #8
 800254c:	d125      	bne.n	800259a <__iar_annotation$$branch+0x1d2>
 800254e:	686a      	ldr	r2, [r5, #4]
 8002550:	6812      	ldr	r2, [r2, #0]
 8002552:	0552      	lsls	r2, r2, #21
 8002554:	0f52      	lsrs	r2, r2, #29
 8002556:	2a03      	cmp	r2, #3
 8002558:	d004      	beq.n	8002564 <__iar_annotation$$branch+0x19c>
 800255a:	2143      	movs	r1, #67	@ 0x43
 800255c:	7469      	strb	r1, [r5, #17]
 800255e:	83ef      	strh	r7, [r5, #30]
 8002560:	0004      	movs	r4, r0
 8002562:	e014      	b.n	800258e <__iar_annotation$$branch+0x1c6>
 8002564:	4031      	ands	r1, r6
 8002566:	290c      	cmp	r1, #12
 8002568:	d101      	bne.n	800256e <__iar_annotation$$branch+0x1a6>
 800256a:	2049      	movs	r0, #73	@ 0x49
 800256c:	e000      	b.n	8002570 <__iar_annotation$$branch+0x1a8>
 800256e:	2003      	movs	r0, #3
 8002570:	7468      	strb	r0, [r5, #17]
 8002572:	2400      	movs	r4, #0
 8002574:	e00b      	b.n	800258e <__iar_annotation$$branch+0x1c6>
 8002576:	83ef      	strh	r7, [r5, #30]
 8002578:	0004      	movs	r4, r0
 800257a:	2104      	movs	r1, #4
 800257c:	0028      	movs	r0, r5
 800257e:	f7ff f846 	bl	800160e <PE_SetPowerNegotiation>
 8002582:	2047      	movs	r0, #71	@ 0x47
 8002584:	7468      	strb	r0, [r5, #17]
 8002586:	4668      	mov	r0, sp
 8002588:	7b00      	ldrb	r0, [r0, #12]
 800258a:	2814      	cmp	r0, #20
 800258c:	d005      	beq.n	800259a <__iar_annotation$$branch+0x1d2>
 800258e:	2014      	movs	r0, #20
 8002590:	4669      	mov	r1, sp
 8002592:	7308      	strb	r0, [r1, #12]
 8002594:	0028      	movs	r0, r5
 8002596:	f7fe fb12 	bl	8000bbe <PE_Clear_RxEvent>
 800259a:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 800259c:	4006      	ands	r6, r0
 800259e:	2e02      	cmp	r6, #2
 80025a0:	d009      	beq.n	80025b6 <__iar_annotation$$branch+0x1ee>
 80025a2:	2e03      	cmp	r6, #3
 80025a4:	d009      	beq.n	80025ba <__iar_annotation$$branch+0x1f2>
 80025a6:	2e04      	cmp	r6, #4
 80025a8:	d003      	beq.n	80025b2 <__iar_annotation$$branch+0x1ea>
 80025aa:	2e0c      	cmp	r6, #12
 80025ac:	d109      	bne.n	80025c2 <__iar_annotation$$branch+0x1fa>
 80025ae:	2103      	movs	r1, #3
 80025b0:	e004      	b.n	80025bc <__iar_annotation$$branch+0x1f4>
 80025b2:	2102      	movs	r1, #2
 80025b4:	e002      	b.n	80025bc <__iar_annotation$$branch+0x1f4>
 80025b6:	2104      	movs	r1, #4
 80025b8:	e000      	b.n	80025bc <__iar_annotation$$branch+0x1f4>
 80025ba:	2101      	movs	r1, #1
 80025bc:	7c28      	ldrb	r0, [r5, #16]
 80025be:	f7fe f893 	bl	80006e8 <USBPD_PE_Notification>
 80025c2:	8be8      	ldrh	r0, [r5, #30]
 80025c4:	2180      	movs	r1, #128	@ 0x80
 80025c6:	0209      	lsls	r1, r1, #8
 80025c8:	4288      	cmp	r0, r1
 80025ca:	d1ac      	bne.n	8002526 <__iar_annotation$$branch+0x15e>
 80025cc:	e77a      	b.n	80024c4 <__iar_annotation$$branch+0xfc>
 80025ce:	4668      	mov	r0, sp
 80025d0:	7b00      	ldrb	r0, [r0, #12]
 80025d2:	2811      	cmp	r0, #17
 80025d4:	d1f5      	bne.n	80025c2 <__iar_annotation$$branch+0x1fa>
 80025d6:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80025d8:	499f      	ldr	r1, [pc, #636]	@ (8002858 <__iar_annotation$$branch+0x490>)
 80025da:	4001      	ands	r1, r0
 80025dc:	2906      	cmp	r1, #6
 80025de:	d1f0      	bne.n	80025c2 <__iar_annotation$$branch+0x1fa>
 80025e0:	2014      	movs	r0, #20
 80025e2:	4669      	mov	r1, sp
 80025e4:	7308      	strb	r0, [r1, #12]
 80025e6:	0028      	movs	r0, r5
 80025e8:	f7fe fae9 	bl	8000bbe <PE_Clear_RxEvent>
 80025ec:	2103      	movs	r1, #3
 80025ee:	0028      	movs	r0, r5
 80025f0:	f7ff f80d 	bl	800160e <PE_SetPowerNegotiation>
 80025f4:	2110      	movs	r1, #16
 80025f6:	7c28      	ldrb	r0, [r5, #16]
 80025f8:	f7fe f876 	bl	80006e8 <USBPD_PE_Notification>
 80025fc:	6868      	ldr	r0, [r5, #4]
 80025fe:	6800      	ldr	r0, [r0, #0]
 8002600:	0401      	lsls	r1, r0, #16
 8002602:	0fc9      	lsrs	r1, r1, #31
 8002604:	d002      	beq.n	800260c <__iar_annotation$$branch+0x244>
 8002606:	6828      	ldr	r0, [r5, #0]
 8002608:	6801      	ldr	r1, [r0, #0]
 800260a:	e000      	b.n	800260e <__iar_annotation$$branch+0x246>
 800260c:	2101      	movs	r1, #1
 800260e:	4668      	mov	r0, sp
 8002610:	7b40      	ldrb	r0, [r0, #13]
 8002612:	f003 f9fb 	bl	8005a0c <USBPD_PRL_SOPCapability>
 8002616:	2000      	movs	r0, #0
 8002618:	84a8      	strh	r0, [r5, #36]	@ 0x24
 800261a:	2003      	movs	r0, #3
 800261c:	6969      	ldr	r1, [r5, #20]
 800261e:	08c9      	lsrs	r1, r1, #3
 8002620:	4001      	ands	r1, r0
 8002622:	2903      	cmp	r1, #3
 8002624:	d101      	bne.n	800262a <__iar_annotation$$branch+0x262>
 8002626:	498d      	ldr	r1, [pc, #564]	@ (800285c <__iar_annotation$$branch+0x494>)
 8002628:	84a9      	strh	r1, [r5, #36]	@ 0x24
 800262a:	7468      	strb	r0, [r5, #17]
 800262c:	2400      	movs	r4, #0
 800262e:	e7c8      	b.n	80025c2 <__iar_annotation$$branch+0x1fa>
 8002630:	a903      	add	r1, sp, #12
 8002632:	0028      	movs	r0, r5
 8002634:	f001 fbac 	bl	8003d90 <PE_StateMachine_VDMCable>
 8002638:	e695      	b.n	8002366 <__iar_annotation$$branch+0xc>
 800263a:	2601      	movs	r6, #1
 800263c:	6868      	ldr	r0, [r5, #4]
 800263e:	6800      	ldr	r0, [r0, #0]
 8002640:	0bc0      	lsrs	r0, r0, #15
 8002642:	4030      	ands	r0, r6
 8002644:	d006      	beq.n	8002654 <__iar_annotation$$branch+0x28c>
 8002646:	68a8      	ldr	r0, [r5, #8]
 8002648:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 800264a:	2a00      	cmp	r2, #0
 800264c:	d002      	beq.n	8002654 <__iar_annotation$$branch+0x28c>
 800264e:	2100      	movs	r1, #0
 8002650:	7c28      	ldrb	r0, [r5, #16]
 8002652:	4790      	blx	r2
 8002654:	6868      	ldr	r0, [r5, #4]
 8002656:	6801      	ldr	r1, [r0, #0]
 8002658:	2210      	movs	r2, #16
 800265a:	4391      	bics	r1, r2
 800265c:	6001      	str	r1, [r0, #0]
 800265e:	2101      	movs	r1, #1
 8002660:	0028      	movs	r0, r5
 8002662:	f7fe ffd4 	bl	800160e <PE_SetPowerNegotiation>
 8002666:	4842      	ldr	r0, [pc, #264]	@ (8002770 <__iar_annotation$$branch+0x3a8>)
 8002668:	1829      	adds	r1, r5, r0
 800266a:	7888      	ldrb	r0, [r1, #2]
 800266c:	2803      	cmp	r0, #3
 800266e:	d309      	bcc.n	8002684 <__iar_annotation$$branch+0x2bc>
 8002670:	6968      	ldr	r0, [r5, #20]
 8002672:	0880      	lsrs	r0, r0, #2
 8002674:	4006      	ands	r6, r0
 8002676:	d003      	beq.n	8002680 <__iar_annotation$$branch+0x2b8>
 8002678:	68a8      	ldr	r0, [r5, #8]
 800267a:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 800267c:	2800      	cmp	r0, #0
 800267e:	d171      	bne.n	8002764 <__iar_annotation$$branch+0x39c>
 8002680:	2000      	movs	r0, #0
 8002682:	e6df      	b.n	8002444 <__iar_annotation$$branch+0x7c>
 8002684:	1c40      	adds	r0, r0, #1
 8002686:	7088      	strb	r0, [r1, #2]
 8002688:	2105      	movs	r1, #5
 800268a:	0028      	movs	r0, r5
 800268c:	f7fe fa32 	bl	8000af4 <PE_Send_RESET>
 8002690:	4873      	ldr	r0, [pc, #460]	@ (8002860 <__iar_annotation$$branch+0x498>)
 8002692:	83e8      	strh	r0, [r5, #30]
 8002694:	2201      	movs	r2, #1
 8002696:	2101      	movs	r1, #1
 8002698:	0028      	movs	r0, r5
 800269a:	f7fe ffaf 	bl	80015fc <PE_CallHardResetCallback>
 800269e:	209b      	movs	r0, #155	@ 0x9b
 80026a0:	e711      	b.n	80024c6 <__iar_annotation$$branch+0xfe>
 80026a2:	6868      	ldr	r0, [r5, #4]
 80026a4:	6800      	ldr	r0, [r0, #0]
 80026a6:	0401      	lsls	r1, r0, #16
 80026a8:	0fc9      	lsrs	r1, r1, #31
 80026aa:	d006      	beq.n	80026ba <__iar_annotation$$branch+0x2f2>
 80026ac:	68a8      	ldr	r0, [r5, #8]
 80026ae:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 80026b0:	2a00      	cmp	r2, #0
 80026b2:	d002      	beq.n	80026ba <__iar_annotation$$branch+0x2f2>
 80026b4:	2100      	movs	r1, #0
 80026b6:	7c28      	ldrb	r0, [r5, #16]
 80026b8:	4790      	blx	r2
 80026ba:	2200      	movs	r2, #0
 80026bc:	2101      	movs	r1, #1
 80026be:	0028      	movs	r0, r5
 80026c0:	f7fe ff9c 	bl	80015fc <PE_CallHardResetCallback>
 80026c4:	4866      	ldr	r0, [pc, #408]	@ (8002860 <__iar_annotation$$branch+0x498>)
 80026c6:	83e8      	strh	r0, [r5, #30]
 80026c8:	e7e9      	b.n	800269e <__iar_annotation$$branch+0x2d6>
 80026ca:	2100      	movs	r1, #0
 80026cc:	4668      	mov	r0, sp
 80026ce:	7b40      	ldrb	r0, [r0, #13]
 80026d0:	68aa      	ldr	r2, [r5, #8]
 80026d2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80026d4:	4790      	blx	r2
 80026d6:	2801      	cmp	r0, #1
 80026d8:	d10d      	bne.n	80026f6 <__iar_annotation$$branch+0x32e>
 80026da:	4862      	ldr	r0, [pc, #392]	@ (8002864 <__iar_annotation$$branch+0x49c>)
 80026dc:	83e8      	strh	r0, [r5, #30]
 80026de:	2169      	movs	r1, #105	@ 0x69
 80026e0:	4668      	mov	r0, sp
 80026e2:	7b40      	ldrb	r0, [r0, #13]
 80026e4:	f7fe f800 	bl	80006e8 <USBPD_PE_Notification>
 80026e8:	2040      	movs	r0, #64	@ 0x40
 80026ea:	7468      	strb	r0, [r5, #17]
 80026ec:	2400      	movs	r4, #0
 80026ee:	2113      	movs	r1, #19
 80026f0:	7c28      	ldrb	r0, [r5, #16]
 80026f2:	f7fd fff9 	bl	80006e8 <USBPD_PE_Notification>
 80026f6:	8be8      	ldrh	r0, [r5, #30]
 80026f8:	2180      	movs	r1, #128	@ 0x80
 80026fa:	0209      	lsls	r1, r1, #8
 80026fc:	4288      	cmp	r0, r1
 80026fe:	d135      	bne.n	800276c <__iar_annotation$$branch+0x3a4>
 8002700:	e01e      	b.n	8002740 <__iar_annotation$$branch+0x378>
 8002702:	2101      	movs	r1, #1
 8002704:	4668      	mov	r0, sp
 8002706:	7b40      	ldrb	r0, [r0, #13]
 8002708:	68aa      	ldr	r2, [r5, #8]
 800270a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800270c:	4790      	blx	r2
 800270e:	2801      	cmp	r0, #1
 8002710:	d111      	bne.n	8002736 <__iar_annotation$$branch+0x36e>
 8002712:	0028      	movs	r0, r5
 8002714:	f7fe fb01 	bl	8000d1a <PE_Reset_HardReset>
 8002718:	2205      	movs	r2, #5
 800271a:	2100      	movs	r1, #0
 800271c:	0028      	movs	r0, r5
 800271e:	f7fe ff6d 	bl	80015fc <PE_CallHardResetCallback>
 8002722:	2168      	movs	r1, #104	@ 0x68
 8002724:	4668      	mov	r0, sp
 8002726:	7b40      	ldrb	r0, [r0, #13]
 8002728:	f7fd ffde 	bl	80006e8 <USBPD_PE_Notification>
 800272c:	83ef      	strh	r7, [r5, #30]
 800272e:	24fa      	movs	r4, #250	@ 0xfa
 8002730:	0064      	lsls	r4, r4, #1
 8002732:	2043      	movs	r0, #67	@ 0x43
 8002734:	7468      	strb	r0, [r5, #17]
 8002736:	8be8      	ldrh	r0, [r5, #30]
 8002738:	2180      	movs	r1, #128	@ 0x80
 800273a:	0209      	lsls	r1, r1, #8
 800273c:	4288      	cmp	r0, r1
 800273e:	d115      	bne.n	800276c <__iar_annotation$$branch+0x3a4>
 8002740:	2206      	movs	r2, #6
 8002742:	2100      	movs	r1, #0
 8002744:	0028      	movs	r0, r5
 8002746:	f7fe ff59 	bl	80015fc <PE_CallHardResetCallback>
 800274a:	4809      	ldr	r0, [pc, #36]	@ (8002770 <__iar_annotation$$branch+0x3a8>)
 800274c:	1828      	adds	r0, r5, r0
 800274e:	7880      	ldrb	r0, [r0, #2]
 8002750:	2803      	cmp	r0, #3
 8002752:	d200      	bcs.n	8002756 <__iar_annotation$$branch+0x38e>
 8002754:	e6b6      	b.n	80024c4 <__iar_annotation$$branch+0xfc>
 8002756:	6968      	ldr	r0, [r5, #20]
 8002758:	0741      	lsls	r1, r0, #29
 800275a:	0fc9      	lsrs	r1, r1, #31
 800275c:	d004      	beq.n	8002768 <__iar_annotation$$branch+0x3a0>
 800275e:	68a8      	ldr	r0, [r5, #8]
 8002760:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8002762:	2800      	cmp	r0, #0
 8002764:	d000      	beq.n	8002768 <__iar_annotation$$branch+0x3a0>
 8002766:	e0fa      	b.n	800295e <__iar_annotation$$branch+0x596>
 8002768:	2400      	movs	r4, #0
 800276a:	746c      	strb	r4, [r5, #17]
 800276c:	e5fc      	b.n	8002368 <__iar_annotation$$branch+0xe>
 800276e:	bf00      	nop
 8002770:	0000025e 	.word	0x0000025e
 8002774:	ffff7fff 	.word	0xffff7fff
 8002778:	2000      	movs	r0, #0
 800277a:	9000      	str	r0, [sp, #0]
 800277c:	2303      	movs	r3, #3
 800277e:	2203      	movs	r2, #3
 8002780:	2100      	movs	r1, #0
 8002782:	0028      	movs	r0, r5
 8002784:	f7fe fff8 	bl	8001778 <PE_Send_CtrlMessage>
 8002788:	2800      	cmp	r0, #0
 800278a:	d1ef      	bne.n	800276c <__iar_annotation$$branch+0x3a4>
 800278c:	2001      	movs	r0, #1
 800278e:	7728      	strb	r0, [r5, #28]
 8002790:	e654      	b.n	800243c <__iar_annotation$$branch+0x74>
 8002792:	6868      	ldr	r0, [r5, #4]
 8002794:	6800      	ldr	r0, [r0, #0]
 8002796:	0540      	lsls	r0, r0, #21
 8002798:	0f40      	lsrs	r0, r0, #29
 800279a:	2804      	cmp	r0, #4
 800279c:	d100      	bne.n	80027a0 <__iar_annotation$$branch+0x3d8>
 800279e:	e691      	b.n	80024c4 <__iar_annotation$$branch+0xfc>
 80027a0:	2000      	movs	r0, #0
 80027a2:	9000      	str	r0, [sp, #0]
 80027a4:	2350      	movs	r3, #80	@ 0x50
 80027a6:	220d      	movs	r2, #13
 80027a8:	2031      	movs	r0, #49	@ 0x31
 80027aa:	5c29      	ldrb	r1, [r5, r0]
 80027ac:	0028      	movs	r0, r5
 80027ae:	f7fe ffe3 	bl	8001778 <PE_Send_CtrlMessage>
 80027b2:	2800      	cmp	r0, #0
 80027b4:	d107      	bne.n	80027c6 <__iar_annotation$$branch+0x3fe>
 80027b6:	2003      	movs	r0, #3
 80027b8:	7728      	strb	r0, [r5, #28]
 80027ba:	83ee      	strh	r6, [r5, #30]
 80027bc:	241b      	movs	r4, #27
 80027be:	2130      	movs	r1, #48	@ 0x30
 80027c0:	7c28      	ldrb	r0, [r5, #16]
 80027c2:	f7fd ff91 	bl	80006e8 <USBPD_PE_Notification>
 80027c6:	e5cf      	b.n	8002368 <__iar_annotation$$branch+0xe>
 80027c8:	4668      	mov	r0, sp
 80027ca:	7b00      	ldrb	r0, [r0, #12]
 80027cc:	2814      	cmp	r0, #20
 80027ce:	d017      	beq.n	8002800 <__iar_annotation$$branch+0x438>
 80027d0:	2030      	movs	r0, #48	@ 0x30
 80027d2:	5c28      	ldrb	r0, [r5, r0]
 80027d4:	2131      	movs	r1, #49	@ 0x31
 80027d6:	5c69      	ldrb	r1, [r5, r1]
 80027d8:	4288      	cmp	r0, r1
 80027da:	d111      	bne.n	8002800 <__iar_annotation$$branch+0x438>
 80027dc:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80027de:	491e      	ldr	r1, [pc, #120]	@ (8002858 <__iar_annotation$$branch+0x490>)
 80027e0:	4001      	ands	r1, r0
 80027e2:	2903      	cmp	r1, #3
 80027e4:	d10c      	bne.n	8002800 <__iar_annotation$$branch+0x438>
 80027e6:	2001      	movs	r0, #1
 80027e8:	7728      	strb	r0, [r5, #28]
 80027ea:	83ef      	strh	r7, [r5, #30]
 80027ec:	24fa      	movs	r4, #250	@ 0xfa
 80027ee:	0064      	lsls	r4, r4, #1
 80027f0:	2043      	movs	r0, #67	@ 0x43
 80027f2:	7468      	strb	r0, [r5, #17]
 80027f4:	2014      	movs	r0, #20
 80027f6:	4669      	mov	r1, sp
 80027f8:	7308      	strb	r0, [r1, #12]
 80027fa:	0028      	movs	r0, r5
 80027fc:	f7fe f9df 	bl	8000bbe <PE_Clear_RxEvent>
 8002800:	e6df      	b.n	80025c2 <__iar_annotation$$branch+0x1fa>
 8002802:	9400      	str	r4, [sp, #0]
 8002804:	2343      	movs	r3, #67	@ 0x43
 8002806:	2207      	movs	r2, #7
 8002808:	2100      	movs	r1, #0
 800280a:	0028      	movs	r0, r5
 800280c:	f7fe ffb4 	bl	8001778 <PE_Send_CtrlMessage>
 8002810:	2800      	cmp	r0, #0
 8002812:	d11f      	bne.n	8002854 <__iar_annotation$$branch+0x48c>
 8002814:	2006      	movs	r0, #6
 8002816:	7728      	strb	r0, [r5, #28]
 8002818:	83ee      	strh	r6, [r5, #30]
 800281a:	241b      	movs	r4, #27
 800281c:	210b      	movs	r1, #11
 800281e:	e7cf      	b.n	80027c0 <__iar_annotation$$branch+0x3f8>
 8002820:	4668      	mov	r0, sp
 8002822:	7b00      	ldrb	r0, [r0, #12]
 8002824:	2811      	cmp	r0, #17
 8002826:	d115      	bne.n	8002854 <__iar_annotation$$branch+0x48c>
 8002828:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 800282a:	490b      	ldr	r1, [pc, #44]	@ (8002858 <__iar_annotation$$branch+0x490>)
 800282c:	4001      	ands	r1, r0
 800282e:	2906      	cmp	r1, #6
 8002830:	d110      	bne.n	8002854 <__iar_annotation$$branch+0x48c>
 8002832:	212c      	movs	r1, #44	@ 0x2c
 8002834:	7c28      	ldrb	r0, [r5, #16]
 8002836:	f7fd ff57 	bl	80006e8 <USBPD_PE_Notification>
 800283a:	2003      	movs	r0, #3
 800283c:	7468      	strb	r0, [r5, #17]
 800283e:	2400      	movs	r4, #0
 8002840:	4668      	mov	r0, sp
 8002842:	7b00      	ldrb	r0, [r0, #12]
 8002844:	2814      	cmp	r0, #20
 8002846:	d005      	beq.n	8002854 <__iar_annotation$$branch+0x48c>
 8002848:	2014      	movs	r0, #20
 800284a:	4669      	mov	r1, sp
 800284c:	7308      	strb	r0, [r1, #12]
 800284e:	0028      	movs	r0, r5
 8002850:	f7fe f9b5 	bl	8000bbe <PE_Clear_RxEvent>
 8002854:	e588      	b.n	8002368 <__iar_annotation$$branch+0xe>
 8002856:	bf00      	nop
 8002858:	0000f01f 	.word	0x0000f01f
 800285c:	0000a328 	.word	0x0000a328
 8002860:	000083e8 	.word	0x000083e8
 8002864:	000088e3 	.word	0x000088e3
 8002868:	2000      	movs	r0, #0
 800286a:	9000      	str	r0, [sp, #0]
 800286c:	2303      	movs	r3, #3
 800286e:	2204      	movs	r2, #4
 8002870:	2100      	movs	r1, #0
 8002872:	0028      	movs	r0, r5
 8002874:	f7fe ff80 	bl	8001778 <PE_Send_CtrlMessage>
 8002878:	e576      	b.n	8002368 <__iar_annotation$$branch+0xe>
 800287a:	4668      	mov	r0, sp
 800287c:	7800      	ldrb	r0, [r0, #0]
 800287e:	2804      	cmp	r0, #4
 8002880:	d006      	beq.n	8002890 <__iar_annotation$$branch+0x4c8>
 8002882:	2000      	movs	r0, #0
 8002884:	7728      	strb	r0, [r5, #28]
 8002886:	7469      	strb	r1, [r5, #17]
 8002888:	2120      	movs	r1, #32
 800288a:	7c28      	ldrb	r0, [r5, #16]
 800288c:	f7fd ff2c 	bl	80006e8 <USBPD_PE_Notification>
 8002890:	a903      	add	r1, sp, #12
 8002892:	0028      	movs	r0, r5
 8002894:	f000 fa1a 	bl	8002ccc <PE_StateMachine_SNK_ReadyWait>
 8002898:	e565      	b.n	8002366 <__iar_annotation$$branch+0xc>
 800289a:	68a8      	ldr	r0, [r5, #8]
 800289c:	6881      	ldr	r1, [r0, #8]
 800289e:	2900      	cmp	r1, #0
 80028a0:	d02e      	beq.n	8002900 <__iar_annotation$$branch+0x538>
 80028a2:	4668      	mov	r0, sp
 80028a4:	7b40      	ldrb	r0, [r0, #13]
 80028a6:	4788      	blx	r1
 80028a8:	280a      	cmp	r0, #10
 80028aa:	d002      	beq.n	80028b2 <__iar_annotation$$branch+0x4ea>
 80028ac:	280d      	cmp	r0, #13
 80028ae:	d022      	beq.n	80028f6 <__iar_annotation$$branch+0x52e>
 80028b0:	e026      	b.n	8002900 <__iar_annotation$$branch+0x538>
 80028b2:	2201      	movs	r2, #1
 80028b4:	2100      	movs	r1, #0
 80028b6:	7c28      	ldrb	r0, [r5, #16]
 80028b8:	68ab      	ldr	r3, [r5, #8]
 80028ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028bc:	4798      	blx	r3
 80028be:	2000      	movs	r0, #0
 80028c0:	9000      	str	r0, [sp, #0]
 80028c2:	2359      	movs	r3, #89	@ 0x59
 80028c4:	2203      	movs	r2, #3
 80028c6:	2100      	movs	r1, #0
 80028c8:	0028      	movs	r0, r5
 80028ca:	f7fe ff55 	bl	8001778 <PE_Send_CtrlMessage>
 80028ce:	2800      	cmp	r0, #0
 80028d0:	d110      	bne.n	80028f4 <__iar_annotation$$branch+0x52c>
 80028d2:	2008      	movs	r0, #8
 80028d4:	7728      	strb	r0, [r5, #28]
 80028d6:	6868      	ldr	r0, [r5, #4]
 80028d8:	6801      	ldr	r1, [r0, #0]
 80028da:	2210      	movs	r2, #16
 80028dc:	430a      	orrs	r2, r1
 80028de:	6002      	str	r2, [r0, #0]
 80028e0:	2206      	movs	r2, #6
 80028e2:	2100      	movs	r1, #0
 80028e4:	7c28      	ldrb	r0, [r5, #16]
 80028e6:	68ab      	ldr	r3, [r5, #8]
 80028e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ea:	4798      	blx	r3
 80028ec:	48b0      	ldr	r0, [pc, #704]	@ (8002bb0 <__iar_annotation$$branch+0x7e8>)
 80028ee:	83e8      	strh	r0, [r5, #30]
 80028f0:	24e1      	movs	r4, #225	@ 0xe1
 80028f2:	00a4      	lsls	r4, r4, #2
 80028f4:	e538      	b.n	8002368 <__iar_annotation$$branch+0xe>
 80028f6:	2000      	movs	r0, #0
 80028f8:	9000      	str	r0, [sp, #0]
 80028fa:	2303      	movs	r3, #3
 80028fc:	220c      	movs	r2, #12
 80028fe:	e7b7      	b.n	8002870 <__iar_annotation$$branch+0x4a8>
 8002900:	202a      	movs	r0, #42	@ 0x2a
 8002902:	e5e0      	b.n	80024c6 <__iar_annotation$$branch+0xfe>
 8002904:	4668      	mov	r0, sp
 8002906:	7b00      	ldrb	r0, [r0, #12]
 8002908:	2811      	cmp	r0, #17
 800290a:	d119      	bne.n	8002940 <__iar_annotation$$branch+0x578>
 800290c:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 800290e:	49c1      	ldr	r1, [pc, #772]	@ (8002c14 <__iar_annotation$$branch+0x84c>)
 8002910:	4001      	ands	r1, r0
 8002912:	2906      	cmp	r1, #6
 8002914:	d114      	bne.n	8002940 <__iar_annotation$$branch+0x578>
 8002916:	7f28      	ldrb	r0, [r5, #28]
 8002918:	2809      	cmp	r0, #9
 800291a:	d005      	beq.n	8002928 <__iar_annotation$$branch+0x560>
 800291c:	2209      	movs	r2, #9
 800291e:	2100      	movs	r1, #0
 8002920:	7c28      	ldrb	r0, [r5, #16]
 8002922:	68ab      	ldr	r3, [r5, #8]
 8002924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002926:	4798      	blx	r3
 8002928:	2053      	movs	r0, #83	@ 0x53
 800292a:	7468      	strb	r0, [r5, #17]
 800292c:	4668      	mov	r0, sp
 800292e:	7b00      	ldrb	r0, [r0, #12]
 8002930:	2814      	cmp	r0, #20
 8002932:	d005      	beq.n	8002940 <__iar_annotation$$branch+0x578>
 8002934:	2014      	movs	r0, #20
 8002936:	4669      	mov	r1, sp
 8002938:	7308      	strb	r0, [r1, #12]
 800293a:	0028      	movs	r0, r5
 800293c:	f7fe f93f 	bl	8000bbe <PE_Clear_RxEvent>
 8002940:	8be8      	ldrh	r0, [r5, #30]
 8002942:	03a1      	lsls	r1, r4, #14
 8002944:	4288      	cmp	r0, r1
 8002946:	d1d5      	bne.n	80028f4 <__iar_annotation$$branch+0x52c>
 8002948:	220f      	movs	r2, #15
 800294a:	2100      	movs	r1, #0
 800294c:	7c28      	ldrb	r0, [r5, #16]
 800294e:	68ab      	ldr	r3, [r5, #8]
 8002950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002952:	4798      	blx	r3
 8002954:	68a8      	ldr	r0, [r5, #8]
 8002956:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8002958:	2800      	cmp	r0, #0
 800295a:	d100      	bne.n	800295e <__iar_annotation$$branch+0x596>
 800295c:	e5b2      	b.n	80024c4 <__iar_annotation$$branch+0xfc>
 800295e:	2092      	movs	r0, #146	@ 0x92
 8002960:	e5b1      	b.n	80024c6 <__iar_annotation$$branch+0xfe>
 8002962:	0028      	movs	r0, r5
 8002964:	f7fe fe53 	bl	800160e <PE_SetPowerNegotiation>
 8002968:	220a      	movs	r2, #10
 800296a:	2100      	movs	r1, #0
 800296c:	7c28      	ldrb	r0, [r5, #16]
 800296e:	68ab      	ldr	r3, [r5, #8]
 8002970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002972:	4798      	blx	r3
 8002974:	6868      	ldr	r0, [r5, #4]
 8002976:	7800      	ldrb	r0, [r0, #0]
 8002978:	0780      	lsls	r0, r0, #30
 800297a:	0f80      	lsrs	r0, r0, #30
 800297c:	2802      	cmp	r0, #2
 800297e:	d102      	bne.n	8002986 <__iar_annotation$$branch+0x5be>
 8002980:	7c28      	ldrb	r0, [r5, #16]
 8002982:	f003 f820 	bl	80059c6 <USBPD_PRL_SRCSetSinkNG>
 8002986:	2101      	movs	r1, #1
 8002988:	0028      	movs	r0, r5
 800298a:	f7fe f8d3 	bl	8000b34 <PE_ChangePowerRole>
 800298e:	7f28      	ldrb	r0, [r5, #28]
 8002990:	2809      	cmp	r0, #9
 8002992:	d005      	beq.n	80029a0 <__iar_annotation$$branch+0x5d8>
 8002994:	220b      	movs	r2, #11
 8002996:	2101      	movs	r1, #1
 8002998:	7c28      	ldrb	r0, [r5, #16]
 800299a:	68ab      	ldr	r3, [r5, #8]
 800299c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299e:	4798      	blx	r3
 80029a0:	2000      	movs	r0, #0
 80029a2:	9000      	str	r0, [sp, #0]
 80029a4:	235b      	movs	r3, #91	@ 0x5b
 80029a6:	2206      	movs	r2, #6
 80029a8:	2100      	movs	r1, #0
 80029aa:	0028      	movs	r0, r5
 80029ac:	f7fe fee4 	bl	8001778 <PE_Send_CtrlMessage>
 80029b0:	2800      	cmp	r0, #0
 80029b2:	d108      	bne.n	80029c6 <__iar_annotation$$branch+0x5fe>
 80029b4:	220c      	movs	r2, #12
 80029b6:	2100      	movs	r1, #0
 80029b8:	7c28      	ldrb	r0, [r5, #16]
 80029ba:	68ab      	ldr	r3, [r5, #8]
 80029bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029be:	4798      	blx	r3
 80029c0:	48c1      	ldr	r0, [pc, #772]	@ (8002cc8 <.text_3>)
 80029c2:	83e8      	strh	r0, [r5, #30]
 80029c4:	2414      	movs	r4, #20
 80029c6:	7c68      	ldrb	r0, [r5, #17]
 80029c8:	285b      	cmp	r0, #91	@ 0x5b
 80029ca:	d00f      	beq.n	80029ec <__iar_annotation$$branch+0x624>
 80029cc:	2100      	movs	r1, #0
 80029ce:	0028      	movs	r0, r5
 80029d0:	f7fe f8b0 	bl	8000b34 <PE_ChangePowerRole>
 80029d4:	2206      	movs	r2, #6
 80029d6:	2101      	movs	r1, #1
 80029d8:	7c28      	ldrb	r0, [r5, #16]
 80029da:	68ab      	ldr	r3, [r5, #8]
 80029dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029de:	4798      	blx	r3
 80029e0:	2207      	movs	r2, #7
 80029e2:	2100      	movs	r1, #0
 80029e4:	7c28      	ldrb	r0, [r5, #16]
 80029e6:	68ab      	ldr	r3, [r5, #8]
 80029e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ea:	4798      	blx	r3
 80029ec:	e4bc      	b.n	8002368 <__iar_annotation$$branch+0xe>
 80029ee:	9400      	str	r4, [sp, #0]
 80029f0:	2358      	movs	r3, #88	@ 0x58
 80029f2:	220a      	movs	r2, #10
 80029f4:	2100      	movs	r1, #0
 80029f6:	0028      	movs	r0, r5
 80029f8:	f7fe febe 	bl	8001778 <PE_Send_CtrlMessage>
 80029fc:	2800      	cmp	r0, #0
 80029fe:	d105      	bne.n	8002a0c <__iar_annotation$$branch+0x644>
 8002a00:	2008      	movs	r0, #8
 8002a02:	7728      	strb	r0, [r5, #28]
 8002a04:	83ee      	strh	r6, [r5, #30]
 8002a06:	241b      	movs	r4, #27
 8002a08:	2202      	movs	r2, #2
 8002a0a:	e7ea      	b.n	80029e2 <__iar_annotation$$branch+0x61a>
 8002a0c:	220f      	movs	r2, #15
 8002a0e:	e7e8      	b.n	80029e2 <__iar_annotation$$branch+0x61a>
 8002a10:	4669      	mov	r1, sp
 8002a12:	7b09      	ldrb	r1, [r1, #12]
 8002a14:	2911      	cmp	r1, #17
 8002a16:	d10c      	bne.n	8002a32 <__iar_annotation$$branch+0x66a>
 8002a18:	8ea9      	ldrh	r1, [r5, #52]	@ 0x34
 8002a1a:	4201      	tst	r1, r0
 8002a1c:	d109      	bne.n	8002a32 <__iar_annotation$$branch+0x66a>
 8002a1e:	06c8      	lsls	r0, r1, #27
 8002a20:	0ec0      	lsrs	r0, r0, #27
 8002a22:	2803      	cmp	r0, #3
 8002a24:	d006      	beq.n	8002a34 <__iar_annotation$$branch+0x66c>
 8002a26:	2804      	cmp	r0, #4
 8002a28:	d02d      	beq.n	8002a86 <__iar_annotation$$branch+0x6be>
 8002a2a:	280c      	cmp	r0, #12
 8002a2c:	d029      	beq.n	8002a82 <__iar_annotation$$branch+0x6ba>
 8002a2e:	2810      	cmp	r0, #16
 8002a30:	d032      	beq.n	8002a98 <__iar_annotation$$branch+0x6d0>
 8002a32:	e0a5      	b.n	8002b80 <__iar_annotation$$branch+0x7b8>
 8002a34:	6868      	ldr	r0, [r5, #4]
 8002a36:	6801      	ldr	r1, [r0, #0]
 8002a38:	2210      	movs	r2, #16
 8002a3a:	430a      	orrs	r2, r1
 8002a3c:	6002      	str	r2, [r0, #0]
 8002a3e:	485c      	ldr	r0, [pc, #368]	@ (8002bb0 <__iar_annotation$$branch+0x7e8>)
 8002a40:	83e8      	strh	r0, [r5, #30]
 8002a42:	24e1      	movs	r4, #225	@ 0xe1
 8002a44:	00a4      	lsls	r4, r4, #2
 8002a46:	7f28      	ldrb	r0, [r5, #28]
 8002a48:	2809      	cmp	r0, #9
 8002a4a:	d005      	beq.n	8002a58 <__iar_annotation$$branch+0x690>
 8002a4c:	2206      	movs	r2, #6
 8002a4e:	2100      	movs	r1, #0
 8002a50:	7c28      	ldrb	r0, [r5, #16]
 8002a52:	68ab      	ldr	r3, [r5, #8]
 8002a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a56:	4798      	blx	r3
 8002a58:	2104      	movs	r1, #4
 8002a5a:	0028      	movs	r0, r5
 8002a5c:	f7fe fdd7 	bl	800160e <PE_SetPowerNegotiation>
 8002a60:	213a      	movs	r1, #58	@ 0x3a
 8002a62:	7c28      	ldrb	r0, [r5, #16]
 8002a64:	f7fd fe40 	bl	80006e8 <USBPD_PE_Notification>
 8002a68:	4668      	mov	r0, sp
 8002a6a:	7b00      	ldrb	r0, [r0, #12]
 8002a6c:	2814      	cmp	r0, #20
 8002a6e:	d005      	beq.n	8002a7c <__iar_annotation$$branch+0x6b4>
 8002a70:	2014      	movs	r0, #20
 8002a72:	4669      	mov	r1, sp
 8002a74:	7308      	strb	r0, [r1, #12]
 8002a76:	0028      	movs	r0, r5
 8002a78:	f7fe f8a1 	bl	8000bbe <PE_Clear_RxEvent>
 8002a7c:	2059      	movs	r0, #89	@ 0x59
 8002a7e:	7468      	strb	r0, [r5, #17]
 8002a80:	e07e      	b.n	8002b80 <__iar_annotation$$branch+0x7b8>
 8002a82:	213b      	movs	r1, #59	@ 0x3b
 8002a84:	e000      	b.n	8002a88 <__iar_annotation$$branch+0x6c0>
 8002a86:	2116      	movs	r1, #22
 8002a88:	7c28      	ldrb	r0, [r5, #16]
 8002a8a:	f7fd fe2d 	bl	80006e8 <USBPD_PE_Notification>
 8002a8e:	4668      	mov	r0, sp
 8002a90:	7b00      	ldrb	r0, [r0, #12]
 8002a92:	2814      	cmp	r0, #20
 8002a94:	d108      	bne.n	8002aa8 <__iar_annotation$$branch+0x6e0>
 8002a96:	e070      	b.n	8002b7a <__iar_annotation$$branch+0x7b2>
 8002a98:	2117      	movs	r1, #23
 8002a9a:	7c28      	ldrb	r0, [r5, #16]
 8002a9c:	f7fd fe24 	bl	80006e8 <USBPD_PE_Notification>
 8002aa0:	4668      	mov	r0, sp
 8002aa2:	7b00      	ldrb	r0, [r0, #12]
 8002aa4:	2814      	cmp	r0, #20
 8002aa6:	d068      	beq.n	8002b7a <__iar_annotation$$branch+0x7b2>
 8002aa8:	2014      	movs	r0, #20
 8002aaa:	4669      	mov	r1, sp
 8002aac:	7308      	strb	r0, [r1, #12]
 8002aae:	0028      	movs	r0, r5
 8002ab0:	f7fe f885 	bl	8000bbe <PE_Clear_RxEvent>
 8002ab4:	e061      	b.n	8002b7a <__iar_annotation$$branch+0x7b2>
 8002ab6:	2000      	movs	r0, #0
 8002ab8:	9004      	str	r0, [sp, #16]
 8002aba:	ab04      	add	r3, sp, #16
 8002abc:	aa05      	add	r2, sp, #20
 8002abe:	2100      	movs	r1, #0
 8002ac0:	7c28      	ldrb	r0, [r5, #16]
 8002ac2:	68ae      	ldr	r6, [r5, #8]
 8002ac4:	6976      	ldr	r6, [r6, #20]
 8002ac6:	47b0      	blx	r6
 8002ac8:	2104      	movs	r1, #4
 8002aca:	9804      	ldr	r0, [sp, #16]
 8002acc:	f7fe fdf2 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8002ad0:	2800      	cmp	r0, #0
 8002ad2:	d001      	beq.n	8002ad8 <__iar_annotation$$branch+0x710>
 8002ad4:	2003      	movs	r0, #3
 8002ad6:	e4b5      	b.n	8002444 <__iar_annotation$$branch+0x7c>
 8002ad8:	9002      	str	r0, [sp, #8]
 8002ada:	2003      	movs	r0, #3
 8002adc:	9001      	str	r0, [sp, #4]
 8002ade:	9804      	ldr	r0, [sp, #16]
 8002ae0:	0880      	lsrs	r0, r0, #2
 8002ae2:	9000      	str	r0, [sp, #0]
 8002ae4:	ab05      	add	r3, sp, #20
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	2100      	movs	r1, #0
 8002aea:	0028      	movs	r0, r5
 8002aec:	f7fe fe6f 	bl	80017ce <PE_Send_DataMessage>
 8002af0:	e43a      	b.n	8002368 <__iar_annotation$$branch+0xe>
 8002af2:	2000      	movs	r0, #0
 8002af4:	9002      	str	r0, [sp, #8]
 8002af6:	2003      	movs	r0, #3
 8002af8:	9001      	str	r0, [sp, #4]
 8002afa:	2001      	movs	r0, #1
 8002afc:	9000      	str	r0, [sp, #0]
 8002afe:	002b      	movs	r3, r5
 8002b00:	332c      	adds	r3, #44	@ 0x2c
 8002b02:	2206      	movs	r2, #6
 8002b04:	2100      	movs	r1, #0
 8002b06:	0028      	movs	r0, r5
 8002b08:	f7fe fe61 	bl	80017ce <PE_Send_DataMessage>
 8002b0c:	2800      	cmp	r0, #0
 8002b0e:	d1ef      	bne.n	8002af0 <__iar_annotation$$branch+0x728>
 8002b10:	215d      	movs	r1, #93	@ 0x5d
 8002b12:	e655      	b.n	80027c0 <__iar_annotation$$branch+0x3f8>
 8002b14:	9400      	str	r4, [sp, #0]
 8002b16:	2366      	movs	r3, #102	@ 0x66
 8002b18:	2214      	movs	r2, #20
 8002b1a:	2100      	movs	r1, #0
 8002b1c:	0028      	movs	r0, r5
 8002b1e:	f7fe fe2b 	bl	8001778 <PE_Send_CtrlMessage>
 8002b22:	2800      	cmp	r0, #0
 8002b24:	d1e4      	bne.n	8002af0 <__iar_annotation$$branch+0x728>
 8002b26:	83ee      	strh	r6, [r5, #30]
 8002b28:	241b      	movs	r4, #27
 8002b2a:	214a      	movs	r1, #74	@ 0x4a
 8002b2c:	7c28      	ldrb	r0, [r5, #16]
 8002b2e:	f7fd fddb 	bl	80006e8 <USBPD_PE_Notification>
 8002b32:	200b      	movs	r0, #11
 8002b34:	7728      	strb	r0, [r5, #28]
 8002b36:	e7db      	b.n	8002af0 <__iar_annotation$$branch+0x728>
 8002b38:	4668      	mov	r0, sp
 8002b3a:	7b00      	ldrb	r0, [r0, #12]
 8002b3c:	2811      	cmp	r0, #17
 8002b3e:	d11f      	bne.n	8002b80 <__iar_annotation$$branch+0x7b8>
 8002b40:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002b42:	0bc1      	lsrs	r1, r0, #15
 8002b44:	d01c      	beq.n	8002b80 <__iar_annotation$$branch+0x7b8>
 8002b46:	06c0      	lsls	r0, r0, #27
 8002b48:	0ec0      	lsrs	r0, r0, #27
 8002b4a:	280c      	cmp	r0, #12
 8002b4c:	d118      	bne.n	8002b80 <__iar_annotation$$branch+0x7b8>
 8002b4e:	2304      	movs	r3, #4
 8002b50:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8002b52:	1d02      	adds	r2, r0, #4
 8002b54:	210a      	movs	r1, #10
 8002b56:	7c28      	ldrb	r0, [r5, #16]
 8002b58:	68ac      	ldr	r4, [r5, #8]
 8002b5a:	69a4      	ldr	r4, [r4, #24]
 8002b5c:	47a0      	blx	r4
 8002b5e:	4668      	mov	r0, sp
 8002b60:	7b00      	ldrb	r0, [r0, #12]
 8002b62:	2814      	cmp	r0, #20
 8002b64:	d005      	beq.n	8002b72 <__iar_annotation$$branch+0x7aa>
 8002b66:	2014      	movs	r0, #20
 8002b68:	4669      	mov	r1, sp
 8002b6a:	7308      	strb	r0, [r1, #12]
 8002b6c:	0028      	movs	r0, r5
 8002b6e:	f7fe f826 	bl	8000bbe <PE_Clear_RxEvent>
 8002b72:	214b      	movs	r1, #75	@ 0x4b
 8002b74:	7c28      	ldrb	r0, [r5, #16]
 8002b76:	f7fd fdb7 	bl	80006e8 <USBPD_PE_Notification>
 8002b7a:	2003      	movs	r0, #3
 8002b7c:	7468      	strb	r0, [r5, #17]
 8002b7e:	2400      	movs	r4, #0
 8002b80:	8be8      	ldrh	r0, [r5, #30]
 8002b82:	2180      	movs	r1, #128	@ 0x80
 8002b84:	0209      	lsls	r1, r1, #8
 8002b86:	4288      	cmp	r0, r1
 8002b88:	d1b2      	bne.n	8002af0 <__iar_annotation$$branch+0x728>
 8002b8a:	e041      	b.n	8002c10 <__iar_annotation$$branch+0x848>
 8002b8c:	4895      	ldr	r0, [pc, #596]	@ (8002de4 <.text_5>)
 8002b8e:	182f      	adds	r7, r5, r0
 8002b90:	9400      	str	r4, [sp, #0]
 8002b92:	2339      	movs	r3, #57	@ 0x39
 8002b94:	783a      	ldrb	r2, [r7, #0]
 8002b96:	2100      	movs	r1, #0
 8002b98:	0028      	movs	r0, r5
 8002b9a:	f7fe fded 	bl	8001778 <PE_Send_CtrlMessage>
 8002b9e:	2800      	cmp	r0, #0
 8002ba0:	d1a6      	bne.n	8002af0 <__iar_annotation$$branch+0x728>
 8002ba2:	7878      	ldrb	r0, [r7, #1]
 8002ba4:	7728      	strb	r0, [r5, #28]
 8002ba6:	2144      	movs	r1, #68	@ 0x44
 8002ba8:	7c28      	ldrb	r0, [r5, #16]
 8002baa:	f7fd fd9d 	bl	80006e8 <USBPD_PE_Notification>
 8002bae:	e4b8      	b.n	8002522 <__iar_annotation$$branch+0x15a>
 8002bb0:	00008384 	.word	0x00008384
 8002bb4:	4668      	mov	r0, sp
 8002bb6:	7b00      	ldrb	r0, [r0, #12]
 8002bb8:	2814      	cmp	r0, #20
 8002bba:	d024      	beq.n	8002c06 <__iar_annotation$$branch+0x83e>
 8002bbc:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002bbe:	0bc0      	lsrs	r0, r0, #15
 8002bc0:	d00e      	beq.n	8002be0 <__iar_annotation$$branch+0x818>
 8002bc2:	0028      	movs	r0, r5
 8002bc4:	f7fe fe40 	bl	8001848 <PE_Check_ExtendedMessage>
 8002bc8:	4668      	mov	r0, sp
 8002bca:	7b00      	ldrb	r0, [r0, #12]
 8002bcc:	2814      	cmp	r0, #20
 8002bce:	d005      	beq.n	8002bdc <__iar_annotation$$branch+0x814>
 8002bd0:	2014      	movs	r0, #20
 8002bd2:	4669      	mov	r1, sp
 8002bd4:	7308      	strb	r0, [r1, #12]
 8002bd6:	0028      	movs	r0, r5
 8002bd8:	f7fd fff1 	bl	8000bbe <PE_Clear_RxEvent>
 8002bdc:	2000      	movs	r0, #0
 8002bde:	83e8      	strh	r0, [r5, #30]
 8002be0:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002be2:	490c      	ldr	r1, [pc, #48]	@ (8002c14 <__iar_annotation$$branch+0x84c>)
 8002be4:	4001      	ands	r1, r0
 8002be6:	2910      	cmp	r1, #16
 8002be8:	d10d      	bne.n	8002c06 <__iar_annotation$$branch+0x83e>
 8002bea:	2003      	movs	r0, #3
 8002bec:	7468      	strb	r0, [r5, #17]
 8002bee:	2400      	movs	r4, #0
 8002bf0:	4668      	mov	r0, sp
 8002bf2:	7b00      	ldrb	r0, [r0, #12]
 8002bf4:	2814      	cmp	r0, #20
 8002bf6:	d005      	beq.n	8002c04 <__iar_annotation$$branch+0x83c>
 8002bf8:	2014      	movs	r0, #20
 8002bfa:	4669      	mov	r1, sp
 8002bfc:	7308      	strb	r0, [r1, #12]
 8002bfe:	0028      	movs	r0, r5
 8002c00:	f7fd ffdd 	bl	8000bbe <PE_Clear_RxEvent>
 8002c04:	83ec      	strh	r4, [r5, #30]
 8002c06:	8be8      	ldrh	r0, [r5, #30]
 8002c08:	2180      	movs	r1, #128	@ 0x80
 8002c0a:	0209      	lsls	r1, r1, #8
 8002c0c:	4288      	cmp	r0, r1
 8002c0e:	d11c      	bne.n	8002c4a <__iar_annotation$$branch+0x882>
 8002c10:	2003      	movs	r0, #3
 8002c12:	e458      	b.n	80024c6 <__iar_annotation$$branch+0xfe>
 8002c14:	0000f01f 	.word	0x0000f01f
 8002c18:	0028      	movs	r0, r5
 8002c1a:	f7fe ff37 	bl	8001a8c <PE_SubStateMachine_ExtendedMessages>
 8002c1e:	e63b      	b.n	8002898 <__iar_annotation$$branch+0x4d0>
 8002c20:	a903      	add	r1, sp, #12
 8002c22:	0028      	movs	r0, r5
 8002c24:	f7fe f9d4 	bl	8000fd0 <PE_SubStateMachine_Generic>
 8002c28:	e636      	b.n	8002898 <__iar_annotation$$branch+0x4d0>
 8002c2a:	a903      	add	r1, sp, #12
 8002c2c:	0028      	movs	r0, r5
 8002c2e:	f001 f9ef 	bl	8004010 <PE_SubStateMachine_VconnSwap>
 8002c32:	0004      	movs	r4, r0
 8002c34:	6868      	ldr	r0, [r5, #4]
 8002c36:	6800      	ldr	r0, [r0, #0]
 8002c38:	0401      	lsls	r1, r0, #16
 8002c3a:	0fc9      	lsrs	r1, r1, #31
 8002c3c:	d006      	beq.n	8002c4c <__iar_annotation$$branch+0x884>
 8002c3e:	6828      	ldr	r0, [r5, #0]
 8002c40:	6801      	ldr	r1, [r0, #0]
 8002c42:	4668      	mov	r0, sp
 8002c44:	7b40      	ldrb	r0, [r0, #13]
 8002c46:	f002 fee1 	bl	8005a0c <USBPD_PRL_SOPCapability>
 8002c4a:	e751      	b.n	8002af0 <__iar_annotation$$branch+0x728>
 8002c4c:	2101      	movs	r1, #1
 8002c4e:	e7f8      	b.n	8002c42 <__iar_annotation$$branch+0x87a>
 8002c50:	4668      	mov	r0, sp
 8002c52:	7b01      	ldrb	r1, [r0, #12]
 8002c54:	0028      	movs	r0, r5
 8002c56:	f002 fc3b 	bl	80054d0 <PE_StateMachine_UVDM>
 8002c5a:	e749      	b.n	8002af0 <__iar_annotation$$branch+0x728>
 8002c5c:	2000      	movs	r0, #0
 8002c5e:	9000      	str	r0, [sp, #0]
 8002c60:	2358      	movs	r3, #88	@ 0x58
 8002c62:	2213      	movs	r2, #19
 8002c64:	2100      	movs	r1, #0
 8002c66:	0028      	movs	r0, r5
 8002c68:	f7fe fd86 	bl	8001778 <PE_Send_CtrlMessage>
 8002c6c:	2800      	cmp	r0, #0
 8002c6e:	d1f4      	bne.n	8002c5a <__iar_annotation$$branch+0x892>
 8002c70:	2009      	movs	r0, #9
 8002c72:	7728      	strb	r0, [r5, #28]
 8002c74:	e455      	b.n	8002522 <__iar_annotation$$branch+0x15a>
 8002c76:	6968      	ldr	r0, [r5, #20]
 8002c78:	2701      	movs	r7, #1
 8002c7a:	0b41      	lsrs	r1, r0, #13
 8002c7c:	4039      	ands	r1, r7
 8002c7e:	d019      	beq.n	8002cb4 <__iar_annotation$$branch+0x8ec>
 8002c80:	0b80      	lsrs	r0, r0, #14
 8002c82:	4038      	ands	r0, r7
 8002c84:	d007      	beq.n	8002c96 <__iar_annotation$$branch+0x8ce>
 8002c86:	215b      	movs	r1, #91	@ 0x5b
 8002c88:	7c28      	ldrb	r0, [r5, #16]
 8002c8a:	f7fd fd2d 	bl	80006e8 <USBPD_PE_Notification>
 8002c8e:	6968      	ldr	r0, [r5, #20]
 8002c90:	4955      	ldr	r1, [pc, #340]	@ (8002de8 <.text_6>)
 8002c92:	4001      	ands	r1, r0
 8002c94:	6169      	str	r1, [r5, #20]
 8002c96:	2003      	movs	r0, #3
 8002c98:	7468      	strb	r0, [r5, #17]
 8002c9a:	7ca9      	ldrb	r1, [r5, #18]
 8002c9c:	2903      	cmp	r1, #3
 8002c9e:	d008      	beq.n	8002cb2 <__iar_annotation$$branch+0x8ea>
 8002ca0:	74a8      	strb	r0, [r5, #18]
 8002ca2:	2000      	movs	r0, #0
 8002ca4:	9000      	str	r0, [sp, #0]
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	2203      	movs	r2, #3
 8002caa:	7c29      	ldrb	r1, [r5, #16]
 8002cac:	2004      	movs	r0, #4
 8002cae:	6834      	ldr	r4, [r6, #0]
 8002cb0:	47a0      	blx	r4
 8002cb2:	2401      	movs	r4, #1
 8002cb4:	6968      	ldr	r0, [r5, #20]
 8002cb6:	494d      	ldr	r1, [pc, #308]	@ (8002dec <.text_7>)
 8002cb8:	4001      	ands	r1, r0
 8002cba:	6169      	str	r1, [r5, #20]
 8002cbc:	2c00      	cmp	r4, #0
 8002cbe:	d101      	bne.n	8002cc4 <__iar_annotation$$branch>

08002cc0 <__iar_annotation$$branch>:
 8002cc0:	f7ff fa3e 	bl	8002140 <USBPD_PE_StateMachine_SNK+0xb0>

08002cc4 <__iar_annotation$$branch>:
 8002cc4:	f7ff fb8e 	bl	80023e4 <__iar_annotation$$branch+0x1c>

08002cc8 <.text_3>:
 8002cc8:	00008014 	.word	0x00008014

08002ccc <PE_StateMachine_SNK_ReadyWait>:
 8002ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cce:	0004      	movs	r4, r0
 8002cd0:	000e      	movs	r6, r1
 8002cd2:	2702      	movs	r7, #2
 8002cd4:	7830      	ldrb	r0, [r6, #0]
 8002cd6:	2814      	cmp	r0, #20
 8002cd8:	d00b      	beq.n	8002cf2 <PE_StateMachine_SNK_ReadyWait+0x26>
 8002cda:	0020      	movs	r0, r4
 8002cdc:	f7fe fffc 	bl	8001cd8 <PE_ManageRXEvent>
 8002ce0:	7830      	ldrb	r0, [r6, #0]
 8002ce2:	2814      	cmp	r0, #20
 8002ce4:	d07b      	beq.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002ce6:	2014      	movs	r0, #20
 8002ce8:	7030      	strb	r0, [r6, #0]
 8002cea:	0020      	movs	r0, r4
 8002cec:	f7fd ff67 	bl	8000bbe <PE_Clear_RxEvent>
 8002cf0:	e075      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002cf2:	6961      	ldr	r1, [r4, #20]
 8002cf4:	0cc8      	lsrs	r0, r1, #19
 8002cf6:	03be      	lsls	r6, r7, #14
 8002cf8:	2700      	movs	r7, #0
 8002cfa:	2800      	cmp	r0, #0
 8002cfc:	d021      	beq.n	8002d42 <PE_StateMachine_SNK_ReadyWait+0x76>
 8002cfe:	8c21      	ldrh	r1, [r4, #32]
 8002d00:	42b1      	cmp	r1, r6
 8002d02:	d111      	bne.n	8002d28 <PE_StateMachine_SNK_ReadyWait+0x5c>
 8002d04:	200f      	movs	r0, #15
 8002d06:	7460      	strb	r0, [r4, #17]
 8002d08:	9700      	str	r7, [sp, #0]
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	2270      	movs	r2, #112	@ 0x70
 8002d0e:	7c21      	ldrb	r1, [r4, #16]
 8002d10:	2009      	movs	r0, #9
 8002d12:	4d37      	ldr	r5, [pc, #220]	@ (8002df0 <.text_8>)
 8002d14:	682d      	ldr	r5, [r5, #0]
 8002d16:	47a8      	blx	r5
 8002d18:	2098      	movs	r0, #152	@ 0x98
 8002d1a:	0080      	lsls	r0, r0, #2
 8002d1c:	5c20      	ldrb	r0, [r4, r0]
 8002d1e:	1c40      	adds	r0, r0, #1
 8002d20:	2198      	movs	r1, #152	@ 0x98
 8002d22:	0089      	lsls	r1, r1, #2
 8002d24:	5460      	strb	r0, [r4, r1]
 8002d26:	e05a      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002d28:	8ea1      	ldrh	r1, [r4, #52]	@ 0x34
 8002d2a:	0509      	lsls	r1, r1, #20
 8002d2c:	0f49      	lsrs	r1, r1, #29
 8002d2e:	180a      	adds	r2, r1, r0
 8002d30:	2333      	movs	r3, #51	@ 0x33
 8002d32:	435a      	muls	r2, r3
 8002d34:	4316      	orrs	r6, r2
 8002d36:	8426      	strh	r6, [r4, #32]
 8002d38:	180f      	adds	r7, r1, r0
 8002d3a:	2033      	movs	r0, #51	@ 0x33
 8002d3c:	4347      	muls	r7, r0
 8002d3e:	b2bf      	uxth	r7, r7
 8002d40:	e04d      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002d42:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 8002d44:	42b0      	cmp	r0, r6
 8002d46:	d104      	bne.n	8002d52 <PE_StateMachine_SNK_ReadyWait+0x86>
 8002d48:	2045      	movs	r0, #69	@ 0x45
 8002d4a:	7460      	strb	r0, [r4, #17]
 8002d4c:	430e      	orrs	r6, r1
 8002d4e:	6166      	str	r6, [r4, #20]
 8002d50:	e045      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002d52:	7c20      	ldrb	r0, [r4, #16]
 8002d54:	f7fd ff58 	bl	8000c08 <PE_PRL_Control_RxEvent>
 8002d58:	2800      	cmp	r0, #0
 8002d5a:	d128      	bne.n	8002dae <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002d5c:	2032      	movs	r0, #50	@ 0x32
 8002d5e:	5c20      	ldrb	r0, [r4, r0]
 8002d60:	2800      	cmp	r0, #0
 8002d62:	d024      	beq.n	8002dae <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002d64:	6860      	ldr	r0, [r4, #4]
 8002d66:	6800      	ldr	r0, [r0, #0]
 8002d68:	2103      	movs	r1, #3
 8002d6a:	2203      	movs	r2, #3
 8002d6c:	4002      	ands	r2, r0
 8002d6e:	2a01      	cmp	r2, #1
 8002d70:	d007      	beq.n	8002d82 <PE_StateMachine_SNK_ReadyWait+0xb6>
 8002d72:	4001      	ands	r1, r0
 8002d74:	2902      	cmp	r1, #2
 8002d76:	d11a      	bne.n	8002dae <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002d78:	7c20      	ldrb	r0, [r4, #16]
 8002d7a:	f002 fe3b 	bl	80059f4 <USBPD_PRL_IsResistor_SinkTxOK>
 8002d7e:	2801      	cmp	r0, #1
 8002d80:	d115      	bne.n	8002dae <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002d82:	2033      	movs	r0, #51	@ 0x33
 8002d84:	5c20      	ldrb	r0, [r4, r0]
 8002d86:	2131      	movs	r1, #49	@ 0x31
 8002d88:	5460      	strb	r0, [r4, r1]
 8002d8a:	2032      	movs	r0, #50	@ 0x32
 8002d8c:	5c20      	ldrb	r0, [r4, r0]
 8002d8e:	7460      	strb	r0, [r4, #17]
 8002d90:	2845      	cmp	r0, #69	@ 0x45
 8002d92:	d102      	bne.n	8002d9a <PE_StateMachine_SNK_ReadyWait+0xce>
 8002d94:	6960      	ldr	r0, [r4, #20]
 8002d96:	4306      	orrs	r6, r0
 8002d98:	6166      	str	r6, [r4, #20]
 8002d9a:	2132      	movs	r1, #50	@ 0x32
 8002d9c:	5467      	strb	r7, [r4, r1]
 8002d9e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8002da0:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8002da2:	6960      	ldr	r0, [r4, #20]
 8002da4:	2180      	movs	r1, #128	@ 0x80
 8002da6:	01c9      	lsls	r1, r1, #7
 8002da8:	4301      	orrs	r1, r0
 8002daa:	6161      	str	r1, [r4, #20]
 8002dac:	e017      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002dae:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8002db0:	42b0      	cmp	r0, r6
 8002db2:	d109      	bne.n	8002dc8 <PE_StateMachine_SNK_ReadyWait+0xfc>
 8002db4:	8467      	strh	r7, [r4, #34]	@ 0x22
 8002db6:	2098      	movs	r0, #152	@ 0x98
 8002db8:	0080      	lsls	r0, r0, #2
 8002dba:	1820      	adds	r0, r4, r0
 8002dbc:	7881      	ldrb	r1, [r0, #2]
 8002dbe:	1c49      	adds	r1, r1, #1
 8002dc0:	7081      	strb	r1, [r0, #2]
 8002dc2:	2005      	movs	r0, #5
 8002dc4:	7460      	strb	r0, [r4, #17]
 8002dc6:	e00a      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002dc8:	0020      	movs	r0, r4
 8002dca:	f7fe fc47 	bl	800165c <PE_CalculateMinTiming>
 8002dce:	2132      	movs	r1, #50	@ 0x32
 8002dd0:	5c61      	ldrb	r1, [r4, r1]
 8002dd2:	2900      	cmp	r1, #0
 8002dd4:	d002      	beq.n	8002ddc <PE_StateMachine_SNK_ReadyWait+0x110>
 8002dd6:	2802      	cmp	r0, #2
 8002dd8:	d300      	bcc.n	8002ddc <PE_StateMachine_SNK_ReadyWait+0x110>
 8002dda:	2002      	movs	r0, #2
 8002ddc:	0007      	movs	r7, r0
 8002dde:	0038      	movs	r0, r7
 8002de0:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
	...

08002de4 <.text_5>:
 8002de4:	0000025e 	.word	0x0000025e

08002de8 <.text_6>:
 8002de8:	ffffbfff 	.word	0xffffbfff

08002dec <.text_7>:
 8002dec:	ffffdfff 	.word	0xffffdfff

08002df0 <.text_8>:
 8002df0:	20000000 	.word	0x20000000

08002df4 <USBPD_PE_StateMachine_SRC>:
 8002df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002df6:	b086      	sub	sp, #24
 8002df8:	0005      	movs	r5, r0
 8002dfa:	4829      	ldr	r0, [pc, #164]	@ (8002ea0 <USBPD_PE_StateMachine_SRC+0xac>)
 8002dfc:	00a9      	lsls	r1, r5, #2
 8002dfe:	5844      	ldr	r4, [r0, r1]
 8002e00:	7c60      	ldrb	r0, [r4, #17]
 8002e02:	2848      	cmp	r0, #72	@ 0x48
 8002e04:	d134      	bne.n	8002e70 <USBPD_PE_StateMachine_SRC+0x7c>
 8002e06:	0020      	movs	r0, r4
 8002e08:	f7fd ffc0 	bl	8000d8c <PE_Reset_ZI>
 8002e0c:	0020      	movs	r0, r4
 8002e0e:	f7fd fff3 	bl	8000df8 <PE_Reset_Counter>
 8002e12:	6820      	ldr	r0, [r4, #0]
 8002e14:	7900      	ldrb	r0, [r0, #4]
 8002e16:	0783      	lsls	r3, r0, #30
 8002e18:	0f9b      	lsrs	r3, r3, #30
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	2101      	movs	r1, #1
 8002e1e:	7c20      	ldrb	r0, [r4, #16]
 8002e20:	f002 fd83 	bl	800592a <USBPD_PRL_SetHeader>
 8002e24:	6860      	ldr	r0, [r4, #4]
 8002e26:	6801      	ldr	r1, [r0, #0]
 8002e28:	2208      	movs	r2, #8
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	6002      	str	r2, [r0, #0]
 8002e2e:	6860      	ldr	r0, [r4, #4]
 8002e30:	6801      	ldr	r1, [r0, #0]
 8002e32:	2203      	movs	r2, #3
 8002e34:	4391      	bics	r1, r2
 8002e36:	6822      	ldr	r2, [r4, #0]
 8002e38:	7912      	ldrb	r2, [r2, #4]
 8002e3a:	0792      	lsls	r2, r2, #30
 8002e3c:	0f92      	lsrs	r2, r2, #30
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	6002      	str	r2, [r0, #0]
 8002e42:	2101      	movs	r1, #1
 8002e44:	7c20      	ldrb	r0, [r4, #16]
 8002e46:	f002 fde1 	bl	8005a0c <USBPD_PRL_SOPCapability>
 8002e4a:	7c20      	ldrb	r0, [r4, #16]
 8002e4c:	f003 f84a 	bl	8005ee4 <USBPD_PRL_Reset>
 8002e50:	2002      	movs	r0, #2
 8002e52:	7460      	strb	r0, [r4, #17]
 8002e54:	7ca0      	ldrb	r0, [r4, #18]
 8002e56:	2802      	cmp	r0, #2
 8002e58:	d00a      	beq.n	8002e70 <USBPD_PE_StateMachine_SRC+0x7c>
 8002e5a:	2002      	movs	r0, #2
 8002e5c:	74a0      	strb	r0, [r4, #18]
 8002e5e:	2000      	movs	r0, #0
 8002e60:	9000      	str	r0, [sp, #0]
 8002e62:	2300      	movs	r3, #0
 8002e64:	2202      	movs	r2, #2
 8002e66:	7c21      	ldrb	r1, [r4, #16]
 8002e68:	2004      	movs	r0, #4
 8002e6a:	4eca      	ldr	r6, [pc, #808]	@ (8003194 <__iar_annotation$$branch+0x6c>)
 8002e6c:	6836      	ldr	r6, [r6, #0]
 8002e6e:	47b0      	blx	r6
 8002e70:	6960      	ldr	r0, [r4, #20]
 8002e72:	0341      	lsls	r1, r0, #13
 8002e74:	0fc9      	lsrs	r1, r1, #31
 8002e76:	d006      	beq.n	8002e86 <USBPD_PE_StateMachine_SRC+0x92>
 8002e78:	49c7      	ldr	r1, [pc, #796]	@ (8003198 <__iar_annotation$$branch+0x70>)
 8002e7a:	4001      	ands	r1, r0
 8002e7c:	6161      	str	r1, [r4, #20]
 8002e7e:	2164      	movs	r1, #100	@ 0x64
 8002e80:	7c20      	ldrb	r0, [r4, #16]
 8002e82:	f7fd fc31 	bl	80006e8 <USBPD_PE_Notification>
 8002e86:	0020      	movs	r0, r4
 8002e88:	f7fd fe62 	bl	8000b50 <PE_Get_RxEvent>
 8002e8c:	4669      	mov	r1, sp
 8002e8e:	7308      	strb	r0, [r1, #12]
 8002e90:	4668      	mov	r0, sp
 8002e92:	7b00      	ldrb	r0, [r0, #12]
 8002e94:	2803      	cmp	r0, #3
 8002e96:	d105      	bne.n	8002ea4 <USBPD_PE_StateMachine_SRC+0xb0>
 8002e98:	2001      	movs	r0, #1
 8002e9a:	b007      	add	sp, #28
 8002e9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	2000027c 	.word	0x2000027c
 8002ea4:	4668      	mov	r0, sp
 8002ea6:	7345      	strb	r5, [r0, #13]
 8002ea8:	6860      	ldr	r0, [r4, #4]
 8002eaa:	6800      	ldr	r0, [r0, #0]
 8002eac:	04c1      	lsls	r1, r0, #19
 8002eae:	0fc9      	lsrs	r1, r1, #31
 8002eb0:	d100      	bne.n	8002eb4 <USBPD_PE_StateMachine_SRC+0xc0>
 8002eb2:	e13b      	b.n	800312c <__iar_annotation$$branch+0x4>
 8002eb4:	6960      	ldr	r0, [r4, #20]
 8002eb6:	0381      	lsls	r1, r0, #14
 8002eb8:	0fc9      	lsrs	r1, r1, #31
 8002eba:	d100      	bne.n	8002ebe <USBPD_PE_StateMachine_SRC+0xca>
 8002ebc:	e144      	b.n	8003148 <__iar_annotation$$branch+0x20>
 8002ebe:	4668      	mov	r0, sp
 8002ec0:	7b40      	ldrb	r0, [r0, #13]
 8002ec2:	f002 fd9b 	bl	80059fc <USBPD_PRL_FastRoleSwapSignalling>
 8002ec6:	20a6      	movs	r0, #166	@ 0xa6
 8002ec8:	7460      	strb	r0, [r4, #17]
 8002eca:	2109      	movs	r1, #9
 8002ecc:	7721      	strb	r1, [r4, #28]
 8002ece:	2100      	movs	r1, #0
 8002ed0:	2232      	movs	r2, #50	@ 0x32
 8002ed2:	54a1      	strb	r1, [r4, r2]
 8002ed4:	6961      	ldr	r1, [r4, #20]
 8002ed6:	4ab1      	ldr	r2, [pc, #708]	@ (800319c <__iar_annotation$$branch+0x74>)
 8002ed8:	400a      	ands	r2, r1
 8002eda:	6162      	str	r2, [r4, #20]
 8002edc:	49b0      	ldr	r1, [pc, #704]	@ (80031a0 <__iar_annotation$$branch+0x78>)
 8002ede:	84e1      	strh	r1, [r4, #38]	@ 0x26
 8002ee0:	7ca1      	ldrb	r1, [r4, #18]
 8002ee2:	29a6      	cmp	r1, #166	@ 0xa6
 8002ee4:	d000      	beq.n	8002ee8 <USBPD_PE_StateMachine_SRC+0xf4>
 8002ee6:	e125      	b.n	8003134 <__iar_annotation$$branch+0xc>
 8002ee8:	2502      	movs	r5, #2
 8002eea:	4668      	mov	r0, sp
 8002eec:	7b00      	ldrb	r0, [r0, #12]
 8002eee:	2811      	cmp	r0, #17
 8002ef0:	d11f      	bne.n	8002f32 <USBPD_PE_StateMachine_SRC+0x13e>
 8002ef2:	6860      	ldr	r0, [r4, #4]
 8002ef4:	6800      	ldr	r0, [r0, #0]
 8002ef6:	0701      	lsls	r1, r0, #28
 8002ef8:	0fc9      	lsrs	r1, r1, #31
 8002efa:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8002efc:	0680      	lsls	r0, r0, #26
 8002efe:	0fc2      	lsrs	r2, r0, #31
 8002f00:	4291      	cmp	r1, r2
 8002f02:	d116      	bne.n	8002f32 <USBPD_PE_StateMachine_SRC+0x13e>
 8002f04:	2014      	movs	r0, #20
 8002f06:	4669      	mov	r1, sp
 8002f08:	7308      	strb	r0, [r1, #12]
 8002f0a:	0020      	movs	r0, r4
 8002f0c:	f7fd fe57 	bl	8000bbe <PE_Clear_RxEvent>
 8002f10:	2092      	movs	r0, #146	@ 0x92
 8002f12:	7460      	strb	r0, [r4, #17]
 8002f14:	7ca0      	ldrb	r0, [r4, #18]
 8002f16:	2892      	cmp	r0, #146	@ 0x92
 8002f18:	d100      	bne.n	8002f1c <USBPD_PE_StateMachine_SRC+0x128>
 8002f1a:	e155      	b.n	80031c8 <__iar_annotation$$branch+0xa0>
 8002f1c:	2092      	movs	r0, #146	@ 0x92
 8002f1e:	74a0      	strb	r0, [r4, #18]
 8002f20:	2000      	movs	r0, #0
 8002f22:	9000      	str	r0, [sp, #0]
 8002f24:	2300      	movs	r3, #0
 8002f26:	2292      	movs	r2, #146	@ 0x92
 8002f28:	7c21      	ldrb	r1, [r4, #16]
 8002f2a:	2004      	movs	r0, #4
 8002f2c:	4e99      	ldr	r6, [pc, #612]	@ (8003194 <__iar_annotation$$branch+0x6c>)
 8002f2e:	6836      	ldr	r6, [r6, #0]
 8002f30:	47b0      	blx	r6
 8002f32:	7c60      	ldrb	r0, [r4, #17]
 8002f34:	499b      	ldr	r1, [pc, #620]	@ (80031a4 <__iar_annotation$$branch+0x7c>)
 8002f36:	1866      	adds	r6, r4, r1
 8002f38:	4f9b      	ldr	r7, [pc, #620]	@ (80031a8 <__iar_annotation$$branch+0x80>)
 8002f3a:	499c      	ldr	r1, [pc, #624]	@ (80031ac <__iar_annotation$$branch+0x84>)
 8002f3c:	0002      	movs	r2, r0
 8002f3e:	d100      	bne.n	8002f42 <USBPD_PE_StateMachine_SRC+0x14e>
 8002f40:	e136      	b.n	80031b0 <__iar_annotation$$branch+0x88>
 8002f42:	1e42      	subs	r2, r0, #1
 8002f44:	d067      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 8002f46:	1e52      	subs	r2, r2, #1
 8002f48:	d100      	bne.n	8002f4c <USBPD_PE_StateMachine_SRC+0x158>
 8002f4a:	e149      	b.n	80031e0 <__iar_annotation$$branch+0xb8>
 8002f4c:	1e52      	subs	r2, r2, #1
 8002f4e:	2a01      	cmp	r2, #1
 8002f50:	d801      	bhi.n	8002f56 <__iar_annotation$$branch+0x4>

08002f52 <__iar_annotation$$branch>:
 8002f52:	f000 fd90 	bl	8003a76 <__iar_annotation$$branch+0x94e>
 8002f56:	1e92      	subs	r2, r2, #2
 8002f58:	d100      	bne.n	8002f5c <__iar_annotation$$branch+0xa>
 8002f5a:	e189      	b.n	8003270 <__iar_annotation$$branch+0x148>
 8002f5c:	1e52      	subs	r2, r2, #1
 8002f5e:	d100      	bne.n	8002f62 <__iar_annotation$$branch+0x10>
 8002f60:	e18b      	b.n	800327a <__iar_annotation$$branch+0x152>
 8002f62:	1e52      	subs	r2, r2, #1
 8002f64:	d100      	bne.n	8002f68 <__iar_annotation$$branch+0x16>
 8002f66:	e190      	b.n	800328a <__iar_annotation$$branch+0x162>
 8002f68:	1e52      	subs	r2, r2, #1
 8002f6a:	d100      	bne.n	8002f6e <__iar_annotation$$branch+0x1c>
 8002f6c:	e1e1      	b.n	8003332 <__iar_annotation$$branch+0x20a>
 8002f6e:	1e52      	subs	r2, r2, #1
 8002f70:	d100      	bne.n	8002f74 <__iar_annotation$$branch+0x22>
 8002f72:	e223      	b.n	80033bc <__iar_annotation$$branch+0x294>
 8002f74:	1ed2      	subs	r2, r2, #3
 8002f76:	d100      	bne.n	8002f7a <__iar_annotation$$branch+0x28>
 8002f78:	e276      	b.n	8003468 <__iar_annotation$$branch+0x340>
 8002f7a:	1e52      	subs	r2, r2, #1
 8002f7c:	d100      	bne.n	8002f80 <__iar_annotation$$branch+0x2e>
 8002f7e:	e286      	b.n	800348e <__iar_annotation$$branch+0x366>
 8002f80:	1e52      	subs	r2, r2, #1
 8002f82:	d100      	bne.n	8002f86 <__iar_annotation$$branch+0x34>
 8002f84:	e11d      	b.n	80031c2 <__iar_annotation$$branch+0x9a>
 8002f86:	1e52      	subs	r2, r2, #1
 8002f88:	d100      	bne.n	8002f8c <__iar_annotation$$branch+0x3a>
 8002f8a:	e30d      	b.n	80035a8 <__iar_annotation$$branch+0x480>
 8002f8c:	1e52      	subs	r2, r2, #1
 8002f8e:	d100      	bne.n	8002f92 <__iar_annotation$$branch+0x40>
 8002f90:	e2c6      	b.n	8003520 <__iar_annotation$$branch+0x3f8>
 8002f92:	1e52      	subs	r2, r2, #1
 8002f94:	d100      	bne.n	8002f98 <__iar_annotation$$branch+0x46>
 8002f96:	e2cc      	b.n	8003532 <__iar_annotation$$branch+0x40a>
 8002f98:	1e52      	subs	r2, r2, #1
 8002f9a:	d100      	bne.n	8002f9e <__iar_annotation$$branch+0x4c>
 8002f9c:	e2d8      	b.n	8003550 <__iar_annotation$$branch+0x428>
 8002f9e:	1e52      	subs	r2, r2, #1
 8002fa0:	d100      	bne.n	8002fa4 <__iar_annotation$$branch+0x52>
 8002fa2:	e389      	b.n	80036b8 <__iar_annotation$$branch+0x590>
 8002fa4:	1e52      	subs	r2, r2, #1
 8002fa6:	d100      	bne.n	8002faa <__iar_annotation$$branch+0x58>
 8002fa8:	e32b      	b.n	8003602 <__iar_annotation$$branch+0x4da>
 8002faa:	1e52      	subs	r2, r2, #1
 8002fac:	d100      	bne.n	8002fb0 <__iar_annotation$$branch+0x5e>
 8002fae:	e332      	b.n	8003616 <__iar_annotation$$branch+0x4ee>
 8002fb0:	1e52      	subs	r2, r2, #1
 8002fb2:	d100      	bne.n	8002fb6 <__iar_annotation$$branch+0x64>
 8002fb4:	e1d5      	b.n	8003362 <__iar_annotation$$branch+0x23a>
 8002fb6:	1e52      	subs	r2, r2, #1
 8002fb8:	d100      	bne.n	8002fbc <__iar_annotation$$branch+0x6a>
 8002fba:	e34c      	b.n	8003656 <__iar_annotation$$branch+0x52e>
 8002fbc:	1e52      	subs	r2, r2, #1
 8002fbe:	2a01      	cmp	r2, #1
 8002fc0:	d929      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 8002fc2:	1e92      	subs	r2, r2, #2
 8002fc4:	d100      	bne.n	8002fc8 <__iar_annotation$$branch+0x76>
 8002fc6:	e3a3      	b.n	8003710 <__iar_annotation$$branch+0x5e8>
 8002fc8:	1e52      	subs	r2, r2, #1
 8002fca:	d100      	bne.n	8002fce <__iar_annotation$$branch+0x7c>
 8002fcc:	e3b0      	b.n	8003730 <__iar_annotation$$branch+0x608>
 8002fce:	1e92      	subs	r2, r2, #2
 8002fd0:	d021      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 8002fd2:	1e52      	subs	r2, r2, #1
 8002fd4:	d101      	bne.n	8002fda <__iar_annotation$$branch+0x4>

08002fd6 <__iar_annotation$$branch>:
 8002fd6:	f000 fc88 	bl	80038ea <__iar_annotation$$branch+0x7c2>
 8002fda:	1e52      	subs	r2, r2, #1
 8002fdc:	d101      	bne.n	8002fe2 <__iar_annotation$$branch+0x4>

08002fde <__iar_annotation$$branch>:
 8002fde:	f000 fc9a 	bl	8003916 <__iar_annotation$$branch+0x7ee>
 8002fe2:	1e52      	subs	r2, r2, #1
 8002fe4:	d101      	bne.n	8002fea <__iar_annotation$$branch+0x4>

08002fe6 <__iar_annotation$$branch>:
 8002fe6:	f000 fce6 	bl	80039b6 <__iar_annotation$$branch+0x88e>
 8002fea:	1e52      	subs	r2, r2, #1
 8002fec:	d101      	bne.n	8002ff2 <__iar_annotation$$branch+0x4>

08002fee <__iar_annotation$$branch>:
 8002fee:	f000 fd0f 	bl	8003a10 <__iar_annotation$$branch+0x8e8>
 8002ff2:	1e52      	subs	r2, r2, #1
 8002ff4:	d101      	bne.n	8002ffa <__iar_annotation$$branch+0x4>

08002ff6 <__iar_annotation$$branch>:
 8002ff6:	f000 fbe5 	bl	80037c4 <__iar_annotation$$branch+0x69c>
 8002ffa:	1e92      	subs	r2, r2, #2
 8002ffc:	d101      	bne.n	8003002 <__iar_annotation$$branch+0x4>

08002ffe <__iar_annotation$$branch>:
 8002ffe:	f000 fc0a 	bl	8003816 <__iar_annotation$$branch+0x6ee>
 8003002:	1e52      	subs	r2, r2, #1
 8003004:	d101      	bne.n	800300a <__iar_annotation$$branch+0x4>

08003006 <__iar_annotation$$branch>:
 8003006:	f000 fc2e 	bl	8003866 <__iar_annotation$$branch+0x73e>
 800300a:	1e52      	subs	r2, r2, #1
 800300c:	d101      	bne.n	8003012 <__iar_annotation$$branch+0x4>

0800300e <__iar_annotation$$branch>:
 800300e:	f000 fc49 	bl	80038a4 <__iar_annotation$$branch+0x77c>
 8003012:	1e52      	subs	r2, r2, #1
 8003014:	2a02      	cmp	r2, #2
 8003016:	d801      	bhi.n	800301c <__iar_annotation$$branch+0x4>

08003018 <__iar_annotation$$branch>:
 8003018:	f000 fe1b 	bl	8003c52 <__iar_annotation$$branch+0x106>
 800301c:	1ed2      	subs	r2, r2, #3
 800301e:	d101      	bne.n	8003024 <__iar_annotation$$branch+0x4>

08003020 <__iar_annotation$$branch>:
 8003020:	f000 fbf4 	bl	800380c <__iar_annotation$$branch+0x6e4>
 8003024:	1e52      	subs	r2, r2, #1
 8003026:	d101      	bne.n	800302c <__iar_annotation$$branch+0x4>

08003028 <__iar_annotation$$branch>:
 8003028:	f000 fd96 	bl	8003b58 <__iar_annotation$$branch+0xc>
 800302c:	1e52      	subs	r2, r2, #1
 800302e:	d0f2      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 8003030:	1e52      	subs	r2, r2, #1
 8003032:	d101      	bne.n	8003038 <__iar_annotation$$branch+0x4>

08003034 <__iar_annotation$$branch>:
 8003034:	f000 fda1 	bl	8003b7a <__iar_annotation$$branch+0x2e>
 8003038:	1e52      	subs	r2, r2, #1
 800303a:	d101      	bne.n	8003040 <__iar_annotation$$branch+0x4>

0800303c <__iar_annotation$$branch>:
 800303c:	f000 fdcf 	bl	8003bde <__iar_annotation$$branch+0x92>
 8003040:	1e52      	subs	r2, r2, #1
 8003042:	2a01      	cmp	r2, #1
 8003044:	d9e7      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 8003046:	1e92      	subs	r2, r2, #2
 8003048:	d001      	beq.n	800304e <__iar_annotation$$branch+0x12>
 800304a:	1e92      	subs	r2, r2, #2
 800304c:	2a05      	cmp	r2, #5
 800304e:	d801      	bhi.n	8003054 <__iar_annotation$$branch+0x4>

08003050 <__iar_annotation$$branch>:
 8003050:	f000 fdfb 	bl	8003c4a <__iar_annotation$$branch+0xfe>
 8003054:	1f92      	subs	r2, r2, #6
 8003056:	d101      	bne.n	800305c <__iar_annotation$$branch+0x4>

08003058 <__iar_annotation$$branch>:
 8003058:	f000 fdd2 	bl	8003c00 <__iar_annotation$$branch+0xb4>
 800305c:	1e52      	subs	r2, r2, #1
 800305e:	2a03      	cmp	r2, #3
 8003060:	d9d9      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 8003062:	3a11      	subs	r2, #17
 8003064:	d0d7      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 8003066:	1e52      	subs	r2, r2, #1
 8003068:	d100      	bne.n	800306c <__iar_annotation$$branch+0x14>
 800306a:	e150      	b.n	800330e <__iar_annotation$$branch+0x1e6>
 800306c:	3a0f      	subs	r2, #15
 800306e:	d101      	bne.n	8003074 <__iar_annotation$$branch+0x4>

08003070 <__iar_annotation$$branch>:
 8003070:	f000 fce9 	bl	8003a46 <__iar_annotation$$branch+0x91e>
 8003074:	1fd2      	subs	r2, r2, #7
 8003076:	2a01      	cmp	r2, #1
 8003078:	d9cd      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 800307a:	1f52      	subs	r2, r2, #5
 800307c:	2a01      	cmp	r2, #1
 800307e:	d9ca      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 8003080:	3a0d      	subs	r2, #13
 8003082:	d0c8      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 8003084:	3a12      	subs	r2, #18
 8003086:	d101      	bne.n	800308c <__iar_annotation$$branch+0x4>

08003088 <__iar_annotation$$branch>:
 8003088:	f000 fe18 	bl	8003cbc <__iar_annotation$$branch+0x62>
 800308c:	3a0c      	subs	r2, #12
 800308e:	d100      	bne.n	8003092 <__iar_annotation$$branch+0xa>
 8003090:	e09a      	b.n	80031c8 <__iar_annotation$$branch+0xa0>
 8003092:	1e52      	subs	r2, r2, #1
 8003094:	2a02      	cmp	r2, #2
 8003096:	d9be      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 8003098:	1ed2      	subs	r2, r2, #3
 800309a:	d100      	bne.n	800309e <__iar_annotation$$branch+0x16>
 800309c:	e213      	b.n	80034c6 <__iar_annotation$$branch+0x39e>
 800309e:	1e52      	subs	r2, r2, #1
 80030a0:	d100      	bne.n	80030a4 <__iar_annotation$$branch+0x1c>
 80030a2:	e229      	b.n	80034f8 <__iar_annotation$$branch+0x3d0>
 80030a4:	1e92      	subs	r2, r2, #2
 80030a6:	d0b6      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 80030a8:	1e52      	subs	r2, r2, #1
 80030aa:	d100      	bne.n	80030ae <__iar_annotation$$branch+0x26>
 80030ac:	e0e0      	b.n	8003270 <__iar_annotation$$branch+0x148>
 80030ae:	1e92      	subs	r2, r2, #2
 80030b0:	2a08      	cmp	r2, #8
 80030b2:	d801      	bhi.n	80030b8 <__iar_annotation$$branch+0x4>

080030b4 <__iar_annotation$$branch>:
 80030b4:	f000 fdd3 	bl	8003c5e <__iar_annotation$$branch+0x4>
 80030b8:	3a0a      	subs	r2, #10
 80030ba:	d101      	bne.n	80030c0 <__iar_annotation$$branch+0x4>

080030bc <__iar_annotation$$branch>:
 80030bc:	f000 fde2 	bl	8003c84 <__iar_annotation$$branch+0x2a>
 80030c0:	a903      	add	r1, sp, #12
 80030c2:	0020      	movs	r0, r4
 80030c4:	f001 fb32 	bl	800472c <PE_StateMachine_VDM>
 80030c8:	0005      	movs	r5, r0
 80030ca:	7c62      	ldrb	r2, [r4, #17]
 80030cc:	4e31      	ldr	r6, [pc, #196]	@ (8003194 <__iar_annotation$$branch+0x6c>)
 80030ce:	7ca0      	ldrb	r0, [r4, #18]
 80030d0:	4290      	cmp	r0, r2
 80030d2:	d007      	beq.n	80030e4 <__iar_annotation$$branch+0x28>
 80030d4:	74a2      	strb	r2, [r4, #18]
 80030d6:	2000      	movs	r0, #0
 80030d8:	9000      	str	r0, [sp, #0]
 80030da:	2300      	movs	r3, #0
 80030dc:	7c21      	ldrb	r1, [r4, #16]
 80030de:	2004      	movs	r0, #4
 80030e0:	6837      	ldr	r7, [r6, #0]
 80030e2:	47b8      	blx	r7
 80030e4:	4668      	mov	r0, sp
 80030e6:	7b00      	ldrb	r0, [r0, #12]
 80030e8:	2814      	cmp	r0, #20
 80030ea:	d101      	bne.n	80030f0 <__iar_annotation$$branch+0x4>

080030ec <__iar_annotation$$branch>:
 80030ec:	f000 fdec 	bl	8003cc8 <__iar_annotation$$branch+0x6e>
 80030f0:	0020      	movs	r0, r4
 80030f2:	f7fd fdab 	bl	8000c4c <PE_Check_AMSConflict>
 80030f6:	2815      	cmp	r0, #21
 80030f8:	d109      	bne.n	800310e <__iar_annotation$$branch+0x22>
 80030fa:	4668      	mov	r0, sp
 80030fc:	7b00      	ldrb	r0, [r0, #12]
 80030fe:	2814      	cmp	r0, #20
 8003100:	d005      	beq.n	800310e <__iar_annotation$$branch+0x22>
 8003102:	2014      	movs	r0, #20
 8003104:	4669      	mov	r1, sp
 8003106:	7308      	strb	r0, [r1, #12]
 8003108:	0020      	movs	r0, r4
 800310a:	f7fd fd58 	bl	8000bbe <PE_Clear_RxEvent>
 800310e:	7c62      	ldrb	r2, [r4, #17]
 8003110:	7ca0      	ldrb	r0, [r4, #18]
 8003112:	4290      	cmp	r0, r2
 8003114:	d007      	beq.n	8003126 <__iar_annotation$$branch+0x3a>
 8003116:	74a2      	strb	r2, [r4, #18]
 8003118:	2000      	movs	r0, #0
 800311a:	9000      	str	r0, [sp, #0]
 800311c:	2300      	movs	r3, #0
 800311e:	7c21      	ldrb	r1, [r4, #16]
 8003120:	2004      	movs	r0, #4
 8003122:	6835      	ldr	r5, [r6, #0]
 8003124:	47a8      	blx	r5
 8003126:	2500      	movs	r5, #0

08003128 <__iar_annotation$$branch>:
 8003128:	f000 fded 	bl	8003d06 <__iar_annotation$$branch+0xac>
 800312c:	2500      	movs	r5, #0
 800312e:	43ed      	mvns	r5, r5
 8003130:	0028      	movs	r0, r5
 8003132:	e6b2      	b.n	8002e9a <USBPD_PE_StateMachine_SRC+0xa6>
 8003134:	74a0      	strb	r0, [r4, #18]
 8003136:	2000      	movs	r0, #0
 8003138:	9000      	str	r0, [sp, #0]
 800313a:	2300      	movs	r3, #0
 800313c:	22a6      	movs	r2, #166	@ 0xa6
 800313e:	7c21      	ldrb	r1, [r4, #16]
 8003140:	2004      	movs	r0, #4
 8003142:	4d14      	ldr	r5, [pc, #80]	@ (8003194 <__iar_annotation$$branch+0x6c>)
 8003144:	682d      	ldr	r5, [r5, #0]
 8003146:	47a8      	blx	r5
 8003148:	2502      	movs	r5, #2
 800314a:	2032      	movs	r0, #50	@ 0x32
 800314c:	5c20      	ldrb	r0, [r4, r0]
 800314e:	280f      	cmp	r0, #15
 8003150:	d001      	beq.n	8003156 <__iar_annotation$$branch+0x2e>
 8003152:	2814      	cmp	r0, #20
 8003154:	d11c      	bne.n	8003190 <__iar_annotation$$branch+0x68>
 8003156:	4668      	mov	r0, sp
 8003158:	7b00      	ldrb	r0, [r0, #12]
 800315a:	2814      	cmp	r0, #20
 800315c:	d005      	beq.n	800316a <__iar_annotation$$branch+0x42>
 800315e:	2014      	movs	r0, #20
 8003160:	4669      	mov	r1, sp
 8003162:	7308      	strb	r0, [r1, #12]
 8003164:	0020      	movs	r0, r4
 8003166:	f7fd fd2a 	bl	8000bbe <PE_Clear_RxEvent>
 800316a:	2032      	movs	r0, #50	@ 0x32
 800316c:	5c22      	ldrb	r2, [r4, r0]
 800316e:	7462      	strb	r2, [r4, #17]
 8003170:	2000      	movs	r0, #0
 8003172:	2332      	movs	r3, #50	@ 0x32
 8003174:	54e0      	strb	r0, [r4, r3]
 8003176:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8003178:	7ca0      	ldrb	r0, [r4, #18]
 800317a:	4290      	cmp	r0, r2
 800317c:	d008      	beq.n	8003190 <__iar_annotation$$branch+0x68>
 800317e:	74a2      	strb	r2, [r4, #18]
 8003180:	2000      	movs	r0, #0
 8003182:	9000      	str	r0, [sp, #0]
 8003184:	2300      	movs	r3, #0
 8003186:	7c21      	ldrb	r1, [r4, #16]
 8003188:	2004      	movs	r0, #4
 800318a:	4e02      	ldr	r6, [pc, #8]	@ (8003194 <__iar_annotation$$branch+0x6c>)
 800318c:	6836      	ldr	r6, [r6, #0]
 800318e:	47b0      	blx	r6
 8003190:	e6ab      	b.n	8002eea <USBPD_PE_StateMachine_SRC+0xf6>
 8003192:	bf00      	nop
 8003194:	20000000 	.word	0x20000000
 8003198:	fffbffff 	.word	0xfffbffff
 800319c:	fffdffff 	.word	0xfffdffff
 80031a0:	00008011 	.word	0x00008011
 80031a4:	0000025e 	.word	0x0000025e
 80031a8:	0000801b 	.word	0x0000801b
 80031ac:	0000f01f 	.word	0x0000f01f
 80031b0:	6860      	ldr	r0, [r4, #4]
 80031b2:	6801      	ldr	r1, [r0, #0]
 80031b4:	2210      	movs	r2, #16
 80031b6:	4391      	bics	r1, r2
 80031b8:	6001      	str	r1, [r0, #0]
 80031ba:	215f      	movs	r1, #95	@ 0x5f
 80031bc:	7c20      	ldrb	r0, [r4, #16]
 80031be:	f7fd fa93 	bl	80006e8 <USBPD_PE_Notification>
 80031c2:	2500      	movs	r5, #0
 80031c4:	43ed      	mvns	r5, r5
 80031c6:	e780      	b.n	80030ca <__iar_annotation$$branch+0xe>
 80031c8:	6860      	ldr	r0, [r4, #4]
 80031ca:	6801      	ldr	r1, [r0, #0]
 80031cc:	2210      	movs	r2, #16
 80031ce:	4391      	bics	r1, r2
 80031d0:	6001      	str	r1, [r0, #0]
 80031d2:	68a0      	ldr	r0, [r4, #8]
 80031d4:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 80031d6:	2900      	cmp	r1, #0
 80031d8:	d0f3      	beq.n	80031c2 <__iar_annotation$$branch+0x9a>
 80031da:	7c20      	ldrb	r0, [r4, #16]
 80031dc:	4788      	blx	r1
 80031de:	e7f0      	b.n	80031c2 <__iar_annotation$$branch+0x9a>
 80031e0:	2701      	movs	r7, #1
 80031e2:	6860      	ldr	r0, [r4, #4]
 80031e4:	6800      	ldr	r0, [r0, #0]
 80031e6:	0bc0      	lsrs	r0, r0, #15
 80031e8:	4038      	ands	r0, r7
 80031ea:	d002      	beq.n	80031f2 <__iar_annotation$$branch+0xca>
 80031ec:	6820      	ldr	r0, [r4, #0]
 80031ee:	6801      	ldr	r1, [r0, #0]
 80031f0:	e000      	b.n	80031f4 <__iar_annotation$$branch+0xcc>
 80031f2:	2101      	movs	r1, #1
 80031f4:	4668      	mov	r0, sp
 80031f6:	7b40      	ldrb	r0, [r0, #13]
 80031f8:	f002 fc08 	bl	8005a0c <USBPD_PRL_SOPCapability>
 80031fc:	6860      	ldr	r0, [r4, #4]
 80031fe:	6801      	ldr	r1, [r0, #0]
 8003200:	0b0a      	lsrs	r2, r1, #12
 8003202:	403a      	ands	r2, r7
 8003204:	d02f      	beq.n	8003266 <__iar_annotation$$branch+0x13e>
 8003206:	078a      	lsls	r2, r1, #30
 8003208:	0f92      	lsrs	r2, r2, #30
 800320a:	2a01      	cmp	r2, #1
 800320c:	d101      	bne.n	8003212 <__iar_annotation$$branch+0xea>
 800320e:	2200      	movs	r2, #0
 8003210:	e000      	b.n	8003214 <__iar_annotation$$branch+0xec>
 8003212:	2220      	movs	r2, #32
 8003214:	2320      	movs	r3, #32
 8003216:	4399      	bics	r1, r3
 8003218:	430a      	orrs	r2, r1
 800321a:	6002      	str	r2, [r0, #0]
 800321c:	2000      	movs	r0, #0
 800321e:	70f0      	strb	r0, [r6, #3]
 8003220:	2101      	movs	r1, #1
 8003222:	0020      	movs	r0, r4
 8003224:	f7fe f9f3 	bl	800160e <PE_SetPowerNegotiation>
 8003228:	6860      	ldr	r0, [r4, #4]
 800322a:	6800      	ldr	r0, [r0, #0]
 800322c:	0901      	lsrs	r1, r0, #4
 800322e:	4039      	ands	r1, r7
 8003230:	d005      	beq.n	800323e <__iar_annotation$$branch+0x116>
 8003232:	48ae      	ldr	r0, [pc, #696]	@ (80034ec <__iar_annotation$$branch+0x3c4>)
 8003234:	83e0      	strh	r0, [r4, #30]
 8003236:	2514      	movs	r5, #20
 8003238:	2006      	movs	r0, #6
 800323a:	7460      	strb	r0, [r4, #17]
 800323c:	e745      	b.n	80030ca <__iar_annotation$$branch+0xe>
 800323e:	0bc0      	lsrs	r0, r0, #15
 8003240:	4007      	ands	r7, r0
 8003242:	d00a      	beq.n	800325a <__iar_annotation$$branch+0x132>
 8003244:	6820      	ldr	r0, [r4, #0]
 8003246:	7800      	ldrb	r0, [r0, #0]
 8003248:	0780      	lsls	r0, r0, #30
 800324a:	d400      	bmi.n	800324e <__iar_annotation$$branch+0x126>
 800324c:	e087      	b.n	800335e <__iar_annotation$$branch+0x236>
 800324e:	7930      	ldrb	r0, [r6, #4]
 8003250:	2814      	cmp	r0, #20
 8003252:	d300      	bcc.n	8003256 <__iar_annotation$$branch+0x12e>
 8003254:	e083      	b.n	800335e <__iar_annotation$$branch+0x236>
 8003256:	68e1      	ldr	r1, [r4, #12]
 8003258:	2900      	cmp	r1, #0
 800325a:	d100      	bne.n	800325e <__iar_annotation$$branch+0x136>
 800325c:	e07f      	b.n	800335e <__iar_annotation$$branch+0x236>
 800325e:	1c40      	adds	r0, r0, #1
 8003260:	7130      	strb	r0, [r6, #4]
 8003262:	2005      	movs	r0, #5
 8003264:	e7e9      	b.n	800323a <__iar_annotation$$branch+0x112>
 8003266:	2121      	movs	r1, #33	@ 0x21
 8003268:	7c20      	ldrb	r0, [r4, #16]
 800326a:	f7fd fa3d 	bl	80006e8 <USBPD_PE_Notification>
 800326e:	e04c      	b.n	800330a <__iar_annotation$$branch+0x1e2>
 8003270:	a903      	add	r1, sp, #12
 8003272:	0020      	movs	r0, r4
 8003274:	f000 fd8c 	bl	8003d90 <PE_StateMachine_VDMCable>
 8003278:	e726      	b.n	80030c8 <__iar_annotation$$branch+0xc>
 800327a:	8be0      	ldrh	r0, [r4, #30]
 800327c:	03a9      	lsls	r1, r5, #14
 800327e:	4288      	cmp	r0, r1
 8003280:	d102      	bne.n	8003288 <__iar_annotation$$branch+0x160>
 8003282:	2007      	movs	r0, #7
 8003284:	7460      	strb	r0, [r4, #17]
 8003286:	2500      	movs	r5, #0
 8003288:	e71f      	b.n	80030ca <__iar_annotation$$branch+0xe>
 800328a:	6960      	ldr	r0, [r4, #20]
 800328c:	0740      	lsls	r0, r0, #29
 800328e:	0fc1      	lsrs	r1, r0, #31
 8003290:	0020      	movs	r0, r4
 8003292:	f000 fd45 	bl	8003d20 <PE_Send_SRCCapabilities>
 8003296:	2805      	cmp	r0, #5
 8003298:	d002      	beq.n	80032a0 <__iar_annotation$$branch+0x178>
 800329a:	2809      	cmp	r0, #9
 800329c:	d0f4      	beq.n	8003288 <__iar_annotation$$branch+0x160>
 800329e:	e011      	b.n	80032c4 <__iar_annotation$$branch+0x19c>
 80032a0:	2001      	movs	r0, #1
 80032a2:	7720      	strb	r0, [r4, #28]
 80032a4:	6960      	ldr	r0, [r4, #20]
 80032a6:	2104      	movs	r1, #4
 80032a8:	4301      	orrs	r1, r0
 80032aa:	6161      	str	r1, [r4, #20]
 80032ac:	2000      	movs	r0, #0
 80032ae:	70f0      	strb	r0, [r6, #3]
 80032b0:	70b0      	strb	r0, [r6, #2]
 80032b2:	83e7      	strh	r7, [r4, #30]
 80032b4:	251b      	movs	r5, #27
 80032b6:	2016      	movs	r0, #22
 80032b8:	7460      	strb	r0, [r4, #17]
 80032ba:	210f      	movs	r1, #15
 80032bc:	7c20      	ldrb	r0, [r4, #16]
 80032be:	f7fd fa13 	bl	80006e8 <USBPD_PE_Notification>
 80032c2:	e702      	b.n	80030ca <__iar_annotation$$branch+0xe>
 80032c4:	6960      	ldr	r0, [r4, #20]
 80032c6:	0741      	lsls	r1, r0, #29
 80032c8:	0fc9      	lsrs	r1, r1, #31
 80032ca:	d10f      	bne.n	80032ec <__iar_annotation$$branch+0x1c4>
 80032cc:	78f0      	ldrb	r0, [r6, #3]
 80032ce:	2833      	cmp	r0, #51	@ 0x33
 80032d0:	d217      	bcs.n	8003302 <__iar_annotation$$branch+0x1da>
 80032d2:	4887      	ldr	r0, [pc, #540]	@ (80034f0 <__iar_annotation$$branch+0x3c8>)
 80032d4:	83e0      	strh	r0, [r4, #30]
 80032d6:	2596      	movs	r5, #150	@ 0x96
 80032d8:	2008      	movs	r0, #8
 80032da:	7460      	strb	r0, [r4, #17]
 80032dc:	4885      	ldr	r0, [pc, #532]	@ (80034f4 <__iar_annotation$$branch+0x3cc>)
 80032de:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 80032e0:	4201      	tst	r1, r0
 80032e2:	d002      	beq.n	80032ea <__iar_annotation$$branch+0x1c2>
 80032e4:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 80032e6:	0005      	movs	r5, r0
 80032e8:	400d      	ands	r5, r1
 80032ea:	e6ee      	b.n	80030ca <__iar_annotation$$branch+0xe>
 80032ec:	6860      	ldr	r0, [r4, #4]
 80032ee:	7800      	ldrb	r0, [r0, #0]
 80032f0:	0780      	lsls	r0, r0, #30
 80032f2:	0f80      	lsrs	r0, r0, #30
 80032f4:	2802      	cmp	r0, #2
 80032f6:	d102      	bne.n	80032fe <__iar_annotation$$branch+0x1d6>
 80032f8:	7c20      	ldrb	r0, [r4, #16]
 80032fa:	f002 fb68 	bl	80059ce <USBPD_PRL_SRCReleaseSinkNG>
 80032fe:	2011      	movs	r0, #17
 8003300:	e7c0      	b.n	8003284 <__iar_annotation$$branch+0x15c>
 8003302:	2121      	movs	r1, #33	@ 0x21
 8003304:	7c20      	ldrb	r0, [r4, #16]
 8003306:	f7fd f9ef 	bl	80006e8 <USBPD_PE_Notification>
 800330a:	2000      	movs	r0, #0
 800330c:	e795      	b.n	800323a <__iar_annotation$$branch+0x112>
 800330e:	2100      	movs	r1, #0
 8003310:	0020      	movs	r0, r4
 8003312:	f000 fd05 	bl	8003d20 <PE_Send_SRCCapabilities>
 8003316:	2805      	cmp	r0, #5
 8003318:	d107      	bne.n	800332a <__iar_annotation$$branch+0x202>
 800331a:	2104      	movs	r1, #4
 800331c:	0020      	movs	r0, r4
 800331e:	f7fe f976 	bl	800160e <PE_SetPowerNegotiation>
 8003322:	2001      	movs	r0, #1
 8003324:	7720      	strb	r0, [r4, #28]
 8003326:	83e7      	strh	r7, [r4, #30]
 8003328:	e7c5      	b.n	80032b6 <__iar_annotation$$branch+0x18e>
 800332a:	2000      	movs	r0, #0
 800332c:	7720      	strb	r0, [r4, #28]
 800332e:	2011      	movs	r0, #17
 8003330:	e783      	b.n	800323a <__iar_annotation$$branch+0x112>
 8003332:	03a8      	lsls	r0, r5, #14
 8003334:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 8003336:	4281      	cmp	r1, r0
 8003338:	d106      	bne.n	8003348 <__iar_annotation$$branch+0x220>
 800333a:	2100      	movs	r1, #0
 800333c:	8461      	strh	r1, [r4, #34]	@ 0x22
 800333e:	7931      	ldrb	r1, [r6, #4]
 8003340:	1c49      	adds	r1, r1, #1
 8003342:	7131      	strb	r1, [r6, #4]
 8003344:	2105      	movs	r1, #5
 8003346:	7461      	strb	r1, [r4, #17]
 8003348:	8be1      	ldrh	r1, [r4, #30]
 800334a:	4281      	cmp	r1, r0
 800334c:	d1cd      	bne.n	80032ea <__iar_annotation$$branch+0x1c2>
 800334e:	6820      	ldr	r0, [r4, #0]
 8003350:	6840      	ldr	r0, [r0, #4]
 8003352:	0601      	lsls	r1, r0, #24
 8003354:	0fc9      	lsrs	r1, r1, #31
 8003356:	d002      	beq.n	800335e <__iar_annotation$$branch+0x236>
 8003358:	78f0      	ldrb	r0, [r6, #3]
 800335a:	1c40      	adds	r0, r0, #1
 800335c:	70f0      	strb	r0, [r6, #3]
 800335e:	2007      	movs	r0, #7
 8003360:	e76b      	b.n	800323a <__iar_annotation$$branch+0x112>
 8003362:	4668      	mov	r0, sp
 8003364:	7b00      	ldrb	r0, [r0, #12]
 8003366:	2811      	cmp	r0, #17
 8003368:	d109      	bne.n	800337e <__iar_annotation$$branch+0x256>
 800336a:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800336c:	0bc1      	lsrs	r1, r0, #15
 800336e:	d106      	bne.n	800337e <__iar_annotation$$branch+0x256>
 8003370:	0b01      	lsrs	r1, r0, #12
 8003372:	0749      	lsls	r1, r1, #29
 8003374:	d100      	bne.n	8003378 <__iar_annotation$$branch+0x250>
 8003376:	e111      	b.n	800359c <__iar_annotation$$branch+0x474>
 8003378:	06c0      	lsls	r0, r0, #27
 800337a:	0ec0      	lsrs	r0, r0, #27
 800337c:	2802      	cmp	r0, #2
 800337e:	d000      	beq.n	8003382 <__iar_annotation$$branch+0x25a>
 8003380:	e10c      	b.n	800359c <__iar_annotation$$branch+0x474>
 8003382:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003384:	7881      	ldrb	r1, [r0, #2]
 8003386:	78c2      	ldrb	r2, [r0, #3]
 8003388:	0212      	lsls	r2, r2, #8
 800338a:	1889      	adds	r1, r1, r2
 800338c:	7902      	ldrb	r2, [r0, #4]
 800338e:	0412      	lsls	r2, r2, #16
 8003390:	1889      	adds	r1, r1, r2
 8003392:	7940      	ldrb	r0, [r0, #5]
 8003394:	0600      	lsls	r0, r0, #24
 8003396:	1808      	adds	r0, r1, r0
 8003398:	9000      	str	r0, [sp, #0]
 800339a:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800339c:	0600      	lsls	r0, r0, #24
 800339e:	0f81      	lsrs	r1, r0, #30
 80033a0:	7c20      	ldrb	r0, [r4, #16]
 80033a2:	f7fd fd5b 	bl	8000e5c <PE_ExtRevisionInteroperability>
 80033a6:	2304      	movs	r3, #4
 80033a8:	466a      	mov	r2, sp
 80033aa:	2106      	movs	r1, #6
 80033ac:	7c20      	ldrb	r0, [r4, #16]
 80033ae:	68a5      	ldr	r5, [r4, #8]
 80033b0:	69ad      	ldr	r5, [r5, #24]
 80033b2:	47a8      	blx	r5
 80033b4:	2009      	movs	r0, #9
 80033b6:	7460      	strb	r0, [r4, #17]
 80033b8:	2500      	movs	r5, #0
 80033ba:	e0e5      	b.n	8003588 <__iar_annotation$$branch+0x460>
 80033bc:	2702      	movs	r7, #2
 80033be:	2507      	movs	r5, #7
 80033c0:	a901      	add	r1, sp, #4
 80033c2:	7c20      	ldrb	r0, [r4, #16]
 80033c4:	68a2      	ldr	r2, [r4, #8]
 80033c6:	69d2      	ldr	r2, [r2, #28]
 80033c8:	4790      	blx	r2
 80033ca:	280a      	cmp	r0, #10
 80033cc:	d010      	beq.n	80033f0 <__iar_annotation$$branch+0x2c8>
 80033ce:	280b      	cmp	r0, #11
 80033d0:	d035      	beq.n	800343e <__iar_annotation$$branch+0x316>
 80033d2:	280d      	cmp	r0, #13
 80033d4:	6860      	ldr	r0, [r4, #4]
 80033d6:	6800      	ldr	r0, [r0, #0]
 80033d8:	d136      	bne.n	8003448 <__iar_annotation$$branch+0x320>
 80033da:	0a00      	lsrs	r0, r0, #8
 80033dc:	4005      	ands	r5, r0
 80033de:	2d03      	cmp	r5, #3
 80033e0:	d101      	bne.n	80033e6 <__iar_annotation$$branch+0x2be>
 80033e2:	2303      	movs	r3, #3
 80033e4:	e000      	b.n	80033e8 <__iar_annotation$$branch+0x2c0>
 80033e6:	230e      	movs	r3, #14
 80033e8:	2000      	movs	r0, #0
 80033ea:	9000      	str	r0, [sp, #0]
 80033ec:	220c      	movs	r2, #12
 80033ee:	e035      	b.n	800345c <__iar_annotation$$branch+0x334>
 80033f0:	48a9      	ldr	r0, [pc, #676]	@ (8003698 <__iar_annotation$$branch+0x570>)
 80033f2:	83e0      	strh	r0, [r4, #30]
 80033f4:	271e      	movs	r7, #30
 80033f6:	6860      	ldr	r0, [r4, #4]
 80033f8:	6800      	ldr	r0, [r0, #0]
 80033fa:	0a00      	lsrs	r0, r0, #8
 80033fc:	4005      	ands	r5, r0
 80033fe:	2d01      	cmp	r5, #1
 8003400:	d00b      	beq.n	800341a <__iar_annotation$$branch+0x2f2>
 8003402:	9801      	ldr	r0, [sp, #4]
 8003404:	2803      	cmp	r0, #3
 8003406:	d108      	bne.n	800341a <__iar_annotation$$branch+0x2f2>
 8003408:	6960      	ldr	r0, [r4, #20]
 800340a:	06c0      	lsls	r0, r0, #27
 800340c:	0f80      	lsrs	r0, r0, #30
 800340e:	2803      	cmp	r0, #3
 8003410:	d103      	bne.n	800341a <__iar_annotation$$branch+0x2f2>
 8003412:	2080      	movs	r0, #128	@ 0x80
 8003414:	0200      	lsls	r0, r0, #8
 8003416:	83e0      	strh	r0, [r4, #30]
 8003418:	2700      	movs	r7, #0
 800341a:	2000      	movs	r0, #0
 800341c:	9000      	str	r0, [sp, #0]
 800341e:	230c      	movs	r3, #12
 8003420:	2203      	movs	r2, #3
 8003422:	2100      	movs	r1, #0
 8003424:	0020      	movs	r0, r4
 8003426:	f7fe f9a7 	bl	8001778 <PE_Send_CtrlMessage>
 800342a:	6960      	ldr	r0, [r4, #20]
 800342c:	2118      	movs	r1, #24
 800342e:	4388      	bics	r0, r1
 8003430:	9901      	ldr	r1, [sp, #4]
 8003432:	00c9      	lsls	r1, r1, #3
 8003434:	2218      	movs	r2, #24
 8003436:	400a      	ands	r2, r1
 8003438:	4302      	orrs	r2, r0
 800343a:	6162      	str	r2, [r4, #20]
 800343c:	e012      	b.n	8003464 <__iar_annotation$$branch+0x33c>
 800343e:	2000      	movs	r0, #0
 8003440:	9000      	str	r0, [sp, #0]
 8003442:	230c      	movs	r3, #12
 8003444:	2202      	movs	r2, #2
 8003446:	e009      	b.n	800345c <__iar_annotation$$branch+0x334>
 8003448:	0a00      	lsrs	r0, r0, #8
 800344a:	4005      	ands	r5, r0
 800344c:	2d03      	cmp	r5, #3
 800344e:	d101      	bne.n	8003454 <__iar_annotation$$branch+0x32c>
 8003450:	2303      	movs	r3, #3
 8003452:	e000      	b.n	8003456 <__iar_annotation$$branch+0x32e>
 8003454:	230e      	movs	r3, #14
 8003456:	2000      	movs	r0, #0
 8003458:	9000      	str	r0, [sp, #0]
 800345a:	2204      	movs	r2, #4
 800345c:	2100      	movs	r1, #0
 800345e:	0020      	movs	r0, r4
 8003460:	f7fe f98a 	bl	8001778 <PE_Send_CtrlMessage>
 8003464:	003d      	movs	r5, r7
 8003466:	e630      	b.n	80030ca <__iar_annotation$$branch+0xe>
 8003468:	8be0      	ldrh	r0, [r4, #30]
 800346a:	03a9      	lsls	r1, r5, #14
 800346c:	4288      	cmp	r0, r1
 800346e:	d1fa      	bne.n	8003466 <__iar_annotation$$branch+0x33e>
 8003470:	2104      	movs	r1, #4
 8003472:	0020      	movs	r0, r4
 8003474:	f7fe f8cb 	bl	800160e <PE_SetPowerNegotiation>
 8003478:	68a0      	ldr	r0, [r4, #8]
 800347a:	6801      	ldr	r1, [r0, #0]
 800347c:	2900      	cmp	r1, #0
 800347e:	d0f2      	beq.n	8003466 <__iar_annotation$$branch+0x33e>
 8003480:	7c20      	ldrb	r0, [r4, #16]
 8003482:	4788      	blx	r1
 8003484:	2800      	cmp	r0, #0
 8003486:	d000      	beq.n	800348a <__iar_annotation$$branch+0x362>
 8003488:	e2db      	b.n	8003a42 <__iar_annotation$$branch+0x91a>
 800348a:	200d      	movs	r0, #13
 800348c:	e6d5      	b.n	800323a <__iar_annotation$$branch+0x112>
 800348e:	2000      	movs	r0, #0
 8003490:	9000      	str	r0, [sp, #0]
 8003492:	2303      	movs	r3, #3
 8003494:	2206      	movs	r2, #6
 8003496:	2100      	movs	r1, #0
 8003498:	0020      	movs	r0, r4
 800349a:	f7fe f96d 	bl	8001778 <PE_Send_CtrlMessage>
 800349e:	2800      	cmp	r0, #0
 80034a0:	d110      	bne.n	80034c4 <__iar_annotation$$branch+0x39c>
 80034a2:	2103      	movs	r1, #3
 80034a4:	0020      	movs	r0, r4
 80034a6:	f7fe f8b2 	bl	800160e <PE_SetPowerNegotiation>
 80034aa:	2110      	movs	r1, #16
 80034ac:	7c20      	ldrb	r0, [r4, #16]
 80034ae:	f7fd f91b 	bl	80006e8 <USBPD_PE_Notification>
 80034b2:	2000      	movs	r0, #0
 80034b4:	84a0      	strh	r0, [r4, #36]	@ 0x24
 80034b6:	6960      	ldr	r0, [r4, #20]
 80034b8:	06c0      	lsls	r0, r0, #27
 80034ba:	0f80      	lsrs	r0, r0, #30
 80034bc:	2803      	cmp	r0, #3
 80034be:	d101      	bne.n	80034c4 <__iar_annotation$$branch+0x39c>
 80034c0:	4876      	ldr	r0, [pc, #472]	@ (800369c <__iar_annotation$$branch+0x574>)
 80034c2:	84a0      	strh	r0, [r4, #36]	@ 0x24
 80034c4:	e601      	b.n	80030ca <__iar_annotation$$branch+0xe>
 80034c6:	2001      	movs	r0, #1
 80034c8:	9000      	str	r0, [sp, #0]
 80034ca:	2397      	movs	r3, #151	@ 0x97
 80034cc:	2202      	movs	r2, #2
 80034ce:	2100      	movs	r1, #0
 80034d0:	0020      	movs	r0, r4
 80034d2:	f7fe f951 	bl	8001778 <PE_Send_CtrlMessage>
 80034d6:	2800      	cmp	r0, #0
 80034d8:	d1f4      	bne.n	80034c4 <__iar_annotation$$branch+0x39c>
 80034da:	7725      	strb	r5, [r4, #28]
 80034dc:	2129      	movs	r1, #41	@ 0x29
 80034de:	7c20      	ldrb	r0, [r4, #16]
 80034e0:	f7fd f902 	bl	80006e8 <USBPD_PE_Notification>
 80034e4:	486e      	ldr	r0, [pc, #440]	@ (80036a0 <__iar_annotation$$branch+0x578>)
 80034e6:	83e0      	strh	r0, [r4, #30]
 80034e8:	4d6e      	ldr	r5, [pc, #440]	@ (80036a4 <__iar_annotation$$branch+0x57c>)
 80034ea:	e5ee      	b.n	80030ca <__iar_annotation$$branch+0xe>
 80034ec:	00008014 	.word	0x00008014
 80034f0:	00008096 	.word	0x00008096
 80034f4:	00007fff 	.word	0x00007fff
 80034f8:	8be0      	ldrh	r0, [r4, #30]
 80034fa:	03a9      	lsls	r1, r5, #14
 80034fc:	4288      	cmp	r0, r1
 80034fe:	d1f4      	bne.n	80034ea <__iar_annotation$$branch+0x3c2>
 8003500:	212a      	movs	r1, #42	@ 0x2a
 8003502:	7c20      	ldrb	r0, [r4, #16]
 8003504:	f7fd f8f0 	bl	80006e8 <USBPD_PE_Notification>
 8003508:	2000      	movs	r0, #0
 800350a:	9000      	str	r0, [sp, #0]
 800350c:	2303      	movs	r3, #3
 800350e:	2206      	movs	r2, #6
 8003510:	2100      	movs	r1, #0
 8003512:	0020      	movs	r0, r4
 8003514:	f7fe f930 	bl	8001778 <PE_Send_CtrlMessage>
 8003518:	2800      	cmp	r0, #0
 800351a:	d109      	bne.n	8003530 <__iar_annotation$$branch+0x408>
 800351c:	212e      	movs	r1, #46	@ 0x2e
 800351e:	e6cd      	b.n	80032bc <__iar_annotation$$branch+0x194>
 8003520:	2000      	movs	r0, #0
 8003522:	9000      	str	r0, [sp, #0]
 8003524:	2307      	movs	r3, #7
 8003526:	2203      	movs	r2, #3
 8003528:	2100      	movs	r1, #0
 800352a:	0020      	movs	r0, r4
 800352c:	f7fe f924 	bl	8001778 <PE_Send_CtrlMessage>
 8003530:	e5cb      	b.n	80030ca <__iar_annotation$$branch+0xe>
 8003532:	2000      	movs	r0, #0
 8003534:	9000      	str	r0, [sp, #0]
 8003536:	2312      	movs	r3, #18
 8003538:	220d      	movs	r2, #13
 800353a:	2031      	movs	r0, #49	@ 0x31
 800353c:	5c21      	ldrb	r1, [r4, r0]
 800353e:	0020      	movs	r0, r4
 8003540:	f7fe f91a 	bl	8001778 <PE_Send_CtrlMessage>
 8003544:	2800      	cmp	r0, #0
 8003546:	d1f3      	bne.n	8003530 <__iar_annotation$$branch+0x408>
 8003548:	83e7      	strh	r7, [r4, #30]
 800354a:	251b      	movs	r5, #27
 800354c:	2130      	movs	r1, #48	@ 0x30
 800354e:	e6b5      	b.n	80032bc <__iar_annotation$$branch+0x194>
 8003550:	4668      	mov	r0, sp
 8003552:	7b00      	ldrb	r0, [r0, #12]
 8003554:	2814      	cmp	r0, #20
 8003556:	d021      	beq.n	800359c <__iar_annotation$$branch+0x474>
 8003558:	2030      	movs	r0, #48	@ 0x30
 800355a:	5c20      	ldrb	r0, [r4, r0]
 800355c:	2231      	movs	r2, #49	@ 0x31
 800355e:	5ca2      	ldrb	r2, [r4, r2]
 8003560:	4290      	cmp	r0, r2
 8003562:	d11b      	bne.n	800359c <__iar_annotation$$branch+0x474>
 8003564:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003566:	4001      	ands	r1, r0
 8003568:	2903      	cmp	r1, #3
 800356a:	d117      	bne.n	800359c <__iar_annotation$$branch+0x474>
 800356c:	2131      	movs	r1, #49	@ 0x31
 800356e:	7c20      	ldrb	r0, [r4, #16]
 8003570:	f7fd f8ba 	bl	80006e8 <USBPD_PE_Notification>
 8003574:	2030      	movs	r0, #48	@ 0x30
 8003576:	5c20      	ldrb	r0, [r4, r0]
 8003578:	2800      	cmp	r0, #0
 800357a:	d102      	bne.n	8003582 <__iar_annotation$$branch+0x45a>
 800357c:	2007      	movs	r0, #7
 800357e:	7460      	strb	r0, [r4, #17]
 8003580:	e002      	b.n	8003588 <__iar_annotation$$branch+0x460>
 8003582:	2003      	movs	r0, #3
 8003584:	7460      	strb	r0, [r4, #17]
 8003586:	2500      	movs	r5, #0
 8003588:	4668      	mov	r0, sp
 800358a:	7b00      	ldrb	r0, [r0, #12]
 800358c:	2814      	cmp	r0, #20
 800358e:	d005      	beq.n	800359c <__iar_annotation$$branch+0x474>
 8003590:	2014      	movs	r0, #20
 8003592:	4669      	mov	r1, sp
 8003594:	7308      	strb	r0, [r1, #12]
 8003596:	0020      	movs	r0, r4
 8003598:	f7fd fb11 	bl	8000bbe <PE_Clear_RxEvent>
 800359c:	8be0      	ldrh	r0, [r4, #30]
 800359e:	2180      	movs	r1, #128	@ 0x80
 80035a0:	0209      	lsls	r1, r1, #8
 80035a2:	4288      	cmp	r0, r1
 80035a4:	d1c4      	bne.n	8003530 <__iar_annotation$$branch+0x408>
 80035a6:	e24c      	b.n	8003a42 <__iar_annotation$$branch+0x91a>
 80035a8:	6860      	ldr	r0, [r4, #4]
 80035aa:	7800      	ldrb	r0, [r0, #0]
 80035ac:	0780      	lsls	r0, r0, #30
 80035ae:	0f80      	lsrs	r0, r0, #30
 80035b0:	2802      	cmp	r0, #2
 80035b2:	d102      	bne.n	80035ba <__iar_annotation$$branch+0x492>
 80035b4:	7c20      	ldrb	r0, [r4, #16]
 80035b6:	f002 fa0a 	bl	80059ce <USBPD_PRL_SRCReleaseSinkNG>
 80035ba:	2105      	movs	r1, #5
 80035bc:	0020      	movs	r0, r4
 80035be:	f7fd fa99 	bl	8000af4 <PE_Send_RESET>
 80035c2:	6860      	ldr	r0, [r4, #4]
 80035c4:	6801      	ldr	r1, [r0, #0]
 80035c6:	2210      	movs	r2, #16
 80035c8:	4391      	bics	r1, r2
 80035ca:	6001      	str	r1, [r0, #0]
 80035cc:	78b0      	ldrb	r0, [r6, #2]
 80035ce:	1c40      	adds	r0, r0, #1
 80035d0:	70b0      	strb	r0, [r6, #2]
 80035d2:	6961      	ldr	r1, [r4, #20]
 80035d4:	4834      	ldr	r0, [pc, #208]	@ (80036a8 <__iar_annotation$$branch+0x580>)
 80035d6:	4008      	ands	r0, r1
 80035d8:	6160      	str	r0, [r4, #20]
 80035da:	2100      	movs	r1, #0
 80035dc:	2232      	movs	r2, #50	@ 0x32
 80035de:	54a1      	strb	r1, [r4, r2]
 80035e0:	4932      	ldr	r1, [pc, #200]	@ (80036ac <__iar_annotation$$branch+0x584>)
 80035e2:	4001      	ands	r1, r0
 80035e4:	6161      	str	r1, [r4, #20]
 80035e6:	2202      	movs	r2, #2
 80035e8:	2101      	movs	r1, #1
 80035ea:	0020      	movs	r0, r4
 80035ec:	f7fe f806 	bl	80015fc <PE_CallHardResetCallback>
 80035f0:	2169      	movs	r1, #105	@ 0x69
 80035f2:	4668      	mov	r0, sp
 80035f4:	7b40      	ldrb	r0, [r0, #13]
 80035f6:	f7fd f877 	bl	80006e8 <USBPD_PE_Notification>
 80035fa:	83e7      	strh	r7, [r4, #30]
 80035fc:	251b      	movs	r5, #27
 80035fe:	2015      	movs	r0, #21
 8003600:	e61b      	b.n	800323a <__iar_annotation$$branch+0x112>
 8003602:	6860      	ldr	r0, [r4, #4]
 8003604:	7800      	ldrb	r0, [r0, #0]
 8003606:	0780      	lsls	r0, r0, #30
 8003608:	0f80      	lsrs	r0, r0, #30
 800360a:	2802      	cmp	r0, #2
 800360c:	d1f0      	bne.n	80035f0 <__iar_annotation$$branch+0x4c8>
 800360e:	7c20      	ldrb	r0, [r4, #16]
 8003610:	f002 f9dd 	bl	80059ce <USBPD_PRL_SRCReleaseSinkNG>
 8003614:	e7ec      	b.n	80035f0 <__iar_annotation$$branch+0x4c8>
 8003616:	8be0      	ldrh	r0, [r4, #30]
 8003618:	03a9      	lsls	r1, r5, #14
 800361a:	4288      	cmp	r0, r1
 800361c:	d11a      	bne.n	8003654 <__iar_annotation$$branch+0x52c>
 800361e:	6960      	ldr	r0, [r4, #20]
 8003620:	78b1      	ldrb	r1, [r6, #2]
 8003622:	2903      	cmp	r1, #3
 8003624:	d303      	bcc.n	800362e <__iar_annotation$$branch+0x506>
 8003626:	0741      	lsls	r1, r0, #29
 8003628:	0fc9      	lsrs	r1, r1, #31
 800362a:	d130      	bne.n	800368e <__iar_annotation$$branch+0x566>
 800362c:	e66d      	b.n	800330a <__iar_annotation$$branch+0x1e2>
 800362e:	4920      	ldr	r1, [pc, #128]	@ (80036b0 <__iar_annotation$$branch+0x588>)
 8003630:	83e1      	strh	r1, [r4, #30]
 8003632:	2117      	movs	r1, #23
 8003634:	7461      	strb	r1, [r4, #17]
 8003636:	2500      	movs	r5, #0
 8003638:	0540      	lsls	r0, r0, #21
 800363a:	0f80      	lsrs	r0, r0, #30
 800363c:	1e42      	subs	r2, r0, #1
 800363e:	4192      	sbcs	r2, r2
 8003640:	0fd2      	lsrs	r2, r2, #31
 8003642:	2101      	movs	r1, #1
 8003644:	0020      	movs	r0, r4
 8003646:	f7fd ffd9 	bl	80015fc <PE_CallHardResetCallback>
 800364a:	2203      	movs	r2, #3
 800364c:	2101      	movs	r1, #1
 800364e:	0020      	movs	r0, r4
 8003650:	f7fd ffd4 	bl	80015fc <PE_CallHardResetCallback>
 8003654:	e539      	b.n	80030ca <__iar_annotation$$branch+0xe>
 8003656:	2100      	movs	r1, #0
 8003658:	4668      	mov	r0, sp
 800365a:	7b40      	ldrb	r0, [r0, #13]
 800365c:	68a2      	ldr	r2, [r4, #8]
 800365e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003660:	4790      	blx	r2
 8003662:	2801      	cmp	r0, #1
 8003664:	d105      	bne.n	8003672 <__iar_annotation$$branch+0x54a>
 8003666:	4813      	ldr	r0, [pc, #76]	@ (80036b4 <__iar_annotation$$branch+0x58c>)
 8003668:	83e0      	strh	r0, [r4, #30]
 800366a:	25c8      	movs	r5, #200	@ 0xc8
 800366c:	00ad      	lsls	r5, r5, #2
 800366e:	2013      	movs	r0, #19
 8003670:	7460      	strb	r0, [r4, #17]
 8003672:	8be0      	ldrh	r0, [r4, #30]
 8003674:	2180      	movs	r1, #128	@ 0x80
 8003676:	0209      	lsls	r1, r1, #8
 8003678:	4288      	cmp	r0, r1
 800367a:	d1eb      	bne.n	8003654 <__iar_annotation$$branch+0x52c>
 800367c:	2206      	movs	r2, #6
 800367e:	2101      	movs	r1, #1
 8003680:	0020      	movs	r0, r4
 8003682:	f7fd ffbb 	bl	80015fc <PE_CallHardResetCallback>
 8003686:	6960      	ldr	r0, [r4, #20]
 8003688:	0741      	lsls	r1, r0, #29
 800368a:	0fc9      	lsrs	r1, r1, #31
 800368c:	d003      	beq.n	8003696 <__iar_annotation$$branch+0x56e>
 800368e:	68a0      	ldr	r0, [r4, #8]
 8003690:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8003692:	2800      	cmp	r0, #0
 8003694:	d137      	bne.n	8003706 <__iar_annotation$$branch+0x5de>
 8003696:	e638      	b.n	800330a <__iar_annotation$$branch+0x1e2>
 8003698:	0000801e 	.word	0x0000801e
 800369c:	0000b6b0 	.word	0x0000b6b0
 80036a0:	00008226 	.word	0x00008226
 80036a4:	00000226 	.word	0x00000226
 80036a8:	fffff9ff 	.word	0xfffff9ff
 80036ac:	fffffe3f 	.word	0xfffffe3f
 80036b0:	0000828a 	.word	0x0000828a
 80036b4:	00008320 	.word	0x00008320
 80036b8:	8be0      	ldrh	r0, [r4, #30]
 80036ba:	03a9      	lsls	r1, r5, #14
 80036bc:	4288      	cmp	r0, r1
 80036be:	d126      	bne.n	800370e <__iar_annotation$$branch+0x5e6>
 80036c0:	2204      	movs	r2, #4
 80036c2:	2101      	movs	r1, #1
 80036c4:	0020      	movs	r0, r4
 80036c6:	f7fd ff99 	bl	80015fc <PE_CallHardResetCallback>
 80036ca:	2101      	movs	r1, #1
 80036cc:	4668      	mov	r0, sp
 80036ce:	7b40      	ldrb	r0, [r0, #13]
 80036d0:	68a2      	ldr	r2, [r4, #8]
 80036d2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80036d4:	4790      	blx	r2
 80036d6:	2801      	cmp	r0, #1
 80036d8:	d10d      	bne.n	80036f6 <__iar_annotation$$branch+0x5ce>
 80036da:	0020      	movs	r0, r4
 80036dc:	f7fd fb1d 	bl	8000d1a <PE_Reset_HardReset>
 80036e0:	2168      	movs	r1, #104	@ 0x68
 80036e2:	4668      	mov	r0, sp
 80036e4:	7b40      	ldrb	r0, [r0, #13]
 80036e6:	f7fc ffff 	bl	80006e8 <USBPD_PE_Notification>
 80036ea:	2205      	movs	r2, #5
 80036ec:	2101      	movs	r1, #1
 80036ee:	0020      	movs	r0, r4
 80036f0:	f7fd ff84 	bl	80015fc <PE_CallHardResetCallback>
 80036f4:	e633      	b.n	800335e <__iar_annotation$$branch+0x236>
 80036f6:	2206      	movs	r2, #6
 80036f8:	2101      	movs	r1, #1
 80036fa:	0020      	movs	r0, r4
 80036fc:	f7fd ff7e 	bl	80015fc <PE_CallHardResetCallback>
 8003700:	68a0      	ldr	r0, [r4, #8]
 8003702:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8003704:	2800      	cmp	r0, #0
 8003706:	d000      	beq.n	800370a <__iar_annotation$$branch+0x5e2>
 8003708:	e2d6      	b.n	8003cb8 <__iar_annotation$$branch+0x5e>
 800370a:	2500      	movs	r5, #0
 800370c:	7465      	strb	r5, [r4, #17]
 800370e:	e4dc      	b.n	80030ca <__iar_annotation$$branch+0xe>
 8003710:	2001      	movs	r0, #1
 8003712:	9000      	str	r0, [sp, #0]
 8003714:	231b      	movs	r3, #27
 8003716:	2207      	movs	r2, #7
 8003718:	2100      	movs	r1, #0
 800371a:	0020      	movs	r0, r4
 800371c:	f7fe f82c 	bl	8001778 <PE_Send_CtrlMessage>
 8003720:	2800      	cmp	r0, #0
 8003722:	d1f4      	bne.n	800370e <__iar_annotation$$branch+0x5e6>
 8003724:	2006      	movs	r0, #6
 8003726:	7720      	strb	r0, [r4, #28]
 8003728:	83e7      	strh	r7, [r4, #30]
 800372a:	251b      	movs	r5, #27
 800372c:	210b      	movs	r1, #11
 800372e:	e5c5      	b.n	80032bc <__iar_annotation$$branch+0x194>
 8003730:	4668      	mov	r0, sp
 8003732:	7b00      	ldrb	r0, [r0, #12]
 8003734:	2811      	cmp	r0, #17
 8003736:	d13e      	bne.n	80037b6 <__iar_annotation$$branch+0x68e>
 8003738:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800373a:	0bc1      	lsrs	r1, r0, #15
 800373c:	d11f      	bne.n	800377e <__iar_annotation$$branch+0x656>
 800373e:	0441      	lsls	r1, r0, #17
 8003740:	0f49      	lsrs	r1, r1, #29
 8003742:	d01c      	beq.n	800377e <__iar_annotation$$branch+0x656>
 8003744:	06c0      	lsls	r0, r0, #27
 8003746:	0ec0      	lsrs	r0, r0, #27
 8003748:	2801      	cmp	r0, #1
 800374a:	d118      	bne.n	800377e <__iar_annotation$$branch+0x656>
 800374c:	008b      	lsls	r3, r1, #2
 800374e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003750:	1c82      	adds	r2, r0, #2
 8003752:	2104      	movs	r1, #4
 8003754:	7c20      	ldrb	r0, [r4, #16]
 8003756:	68a5      	ldr	r5, [r4, #8]
 8003758:	69ad      	ldr	r5, [r5, #24]
 800375a:	47a8      	blx	r5
 800375c:	2003      	movs	r0, #3
 800375e:	7460      	strb	r0, [r4, #17]
 8003760:	2500      	movs	r5, #0
 8003762:	4668      	mov	r0, sp
 8003764:	7b00      	ldrb	r0, [r0, #12]
 8003766:	2814      	cmp	r0, #20
 8003768:	d005      	beq.n	8003776 <__iar_annotation$$branch+0x64e>
 800376a:	2014      	movs	r0, #20
 800376c:	4669      	mov	r1, sp
 800376e:	7308      	strb	r0, [r1, #12]
 8003770:	0020      	movs	r0, r4
 8003772:	f7fd fa24 	bl	8000bbe <PE_Clear_RxEvent>
 8003776:	210d      	movs	r1, #13
 8003778:	7c20      	ldrb	r0, [r4, #16]
 800377a:	f7fc ffb5 	bl	80006e8 <USBPD_PE_Notification>
 800377e:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003780:	21f0      	movs	r1, #240	@ 0xf0
 8003782:	0209      	lsls	r1, r1, #8
 8003784:	4001      	ands	r1, r0
 8003786:	d116      	bne.n	80037b6 <__iar_annotation$$branch+0x68e>
 8003788:	06c0      	lsls	r0, r0, #27
 800378a:	0ec0      	lsrs	r0, r0, #27
 800378c:	2804      	cmp	r0, #4
 800378e:	d001      	beq.n	8003794 <__iar_annotation$$branch+0x66c>
 8003790:	2810      	cmp	r0, #16
 8003792:	d110      	bne.n	80037b6 <__iar_annotation$$branch+0x68e>
 8003794:	2003      	movs	r0, #3
 8003796:	7460      	strb	r0, [r4, #17]
 8003798:	2500      	movs	r5, #0
 800379a:	4668      	mov	r0, sp
 800379c:	7b00      	ldrb	r0, [r0, #12]
 800379e:	2814      	cmp	r0, #20
 80037a0:	d005      	beq.n	80037ae <__iar_annotation$$branch+0x686>
 80037a2:	2014      	movs	r0, #20
 80037a4:	4669      	mov	r1, sp
 80037a6:	7308      	strb	r0, [r1, #12]
 80037a8:	0020      	movs	r0, r4
 80037aa:	f7fd fa08 	bl	8000bbe <PE_Clear_RxEvent>
 80037ae:	210e      	movs	r1, #14
 80037b0:	7c20      	ldrb	r0, [r4, #16]
 80037b2:	f7fc ff99 	bl	80006e8 <USBPD_PE_Notification>
 80037b6:	8be0      	ldrh	r0, [r4, #30]
 80037b8:	2180      	movs	r1, #128	@ 0x80
 80037ba:	0209      	lsls	r1, r1, #8
 80037bc:	4288      	cmp	r0, r1
 80037be:	d11f      	bne.n	8003800 <__iar_annotation$$branch+0x6d8>
 80037c0:	2003      	movs	r0, #3
 80037c2:	e55f      	b.n	8003284 <__iar_annotation$$branch+0x15c>
 80037c4:	68a0      	ldr	r0, [r4, #8]
 80037c6:	6881      	ldr	r1, [r0, #8]
 80037c8:	2900      	cmp	r1, #0
 80037ca:	d01f      	beq.n	800380c <__iar_annotation$$branch+0x6e4>
 80037cc:	7c20      	ldrb	r0, [r4, #16]
 80037ce:	4788      	blx	r1
 80037d0:	280a      	cmp	r0, #10
 80037d2:	d002      	beq.n	80037da <__iar_annotation$$branch+0x6b2>
 80037d4:	280d      	cmp	r0, #13
 80037d6:	d014      	beq.n	8003802 <__iar_annotation$$branch+0x6da>
 80037d8:	e018      	b.n	800380c <__iar_annotation$$branch+0x6e4>
 80037da:	1cf8      	adds	r0, r7, #3
 80037dc:	83e0      	strh	r0, [r4, #30]
 80037de:	251e      	movs	r5, #30
 80037e0:	2000      	movs	r0, #0
 80037e2:	9000      	str	r0, [sp, #0]
 80037e4:	2324      	movs	r3, #36	@ 0x24
 80037e6:	2203      	movs	r2, #3
 80037e8:	2100      	movs	r1, #0
 80037ea:	0020      	movs	r0, r4
 80037ec:	f7fd ffc4 	bl	8001778 <PE_Send_CtrlMessage>
 80037f0:	2800      	cmp	r0, #0
 80037f2:	d105      	bne.n	8003800 <__iar_annotation$$branch+0x6d8>
 80037f4:	2201      	movs	r2, #1
 80037f6:	2101      	movs	r1, #1
 80037f8:	7c20      	ldrb	r0, [r4, #16]
 80037fa:	68a3      	ldr	r3, [r4, #8]
 80037fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037fe:	4798      	blx	r3
 8003800:	e463      	b.n	80030ca <__iar_annotation$$branch+0xe>
 8003802:	2000      	movs	r0, #0
 8003804:	9000      	str	r0, [sp, #0]
 8003806:	2303      	movs	r3, #3
 8003808:	220c      	movs	r2, #12
 800380a:	e68d      	b.n	8003528 <__iar_annotation$$branch+0x400>
 800380c:	2000      	movs	r0, #0
 800380e:	9000      	str	r0, [sp, #0]
 8003810:	2303      	movs	r3, #3
 8003812:	2204      	movs	r2, #4
 8003814:	e688      	b.n	8003528 <__iar_annotation$$branch+0x400>
 8003816:	8be0      	ldrh	r0, [r4, #30]
 8003818:	03a9      	lsls	r1, r5, #14
 800381a:	4288      	cmp	r0, r1
 800381c:	d1f0      	bne.n	8003800 <__iar_annotation$$branch+0x6d8>
 800381e:	2104      	movs	r1, #4
 8003820:	0020      	movs	r0, r4
 8003822:	f7fd fef4 	bl	800160e <PE_SetPowerNegotiation>
 8003826:	6860      	ldr	r0, [r4, #4]
 8003828:	6801      	ldr	r1, [r0, #0]
 800382a:	2210      	movs	r2, #16
 800382c:	430a      	orrs	r2, r1
 800382e:	6002      	str	r2, [r0, #0]
 8003830:	2206      	movs	r2, #6
 8003832:	2101      	movs	r1, #1
 8003834:	7c20      	ldrb	r0, [r4, #16]
 8003836:	68a3      	ldr	r3, [r4, #8]
 8003838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383a:	4798      	blx	r3
 800383c:	2207      	movs	r2, #7
 800383e:	2101      	movs	r1, #1
 8003840:	7c20      	ldrb	r0, [r4, #16]
 8003842:	68a3      	ldr	r3, [r4, #8]
 8003844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003846:	4798      	blx	r3
 8003848:	2100      	movs	r1, #0
 800384a:	7c20      	ldrb	r0, [r4, #16]
 800384c:	f002 f889 	bl	8005962 <USBPD_PRL_SetHeaderPowerRole>
 8003850:	2000      	movs	r0, #0
 8003852:	9000      	str	r0, [sp, #0]
 8003854:	2325      	movs	r3, #37	@ 0x25
 8003856:	2206      	movs	r2, #6
 8003858:	2100      	movs	r1, #0
 800385a:	0020      	movs	r0, r4
 800385c:	f7fd ff8c 	bl	8001778 <PE_Send_CtrlMessage>
 8003860:	2800      	cmp	r0, #0
 8003862:	d1cd      	bne.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003864:	e0c9      	b.n	80039fa <__iar_annotation$$branch+0x8d2>
 8003866:	4668      	mov	r0, sp
 8003868:	7b00      	ldrb	r0, [r0, #12]
 800386a:	2811      	cmp	r0, #17
 800386c:	d10b      	bne.n	8003886 <__iar_annotation$$branch+0x75e>
 800386e:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003870:	4001      	ands	r1, r0
 8003872:	2906      	cmp	r1, #6
 8003874:	d107      	bne.n	8003886 <__iar_annotation$$branch+0x75e>
 8003876:	2014      	movs	r0, #20
 8003878:	4669      	mov	r1, sp
 800387a:	7308      	strb	r0, [r1, #12]
 800387c:	0020      	movs	r0, r4
 800387e:	f7fd f99e 	bl	8000bbe <PE_Clear_RxEvent>
 8003882:	2026      	movs	r0, #38	@ 0x26
 8003884:	7460      	strb	r0, [r4, #17]
 8003886:	8be0      	ldrh	r0, [r4, #30]
 8003888:	03a9      	lsls	r1, r5, #14
 800388a:	4288      	cmp	r0, r1
 800388c:	d1b8      	bne.n	8003800 <__iar_annotation$$branch+0x6d8>
 800388e:	68a3      	ldr	r3, [r4, #8]
 8003890:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8003892:	2800      	cmp	r0, #0
 8003894:	d000      	beq.n	8003898 <__iar_annotation$$branch+0x770>
 8003896:	e20f      	b.n	8003cb8 <__iar_annotation$$branch+0x5e>
 8003898:	220a      	movs	r2, #10
 800389a:	2101      	movs	r1, #1
 800389c:	7c20      	ldrb	r0, [r4, #16]
 800389e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a0:	4798      	blx	r3
 80038a2:	e0ce      	b.n	8003a42 <__iar_annotation$$branch+0x91a>
 80038a4:	2100      	movs	r1, #0
 80038a6:	0020      	movs	r0, r4
 80038a8:	f7fd f944 	bl	8000b34 <PE_ChangePowerRole>
 80038ac:	220d      	movs	r2, #13
 80038ae:	2100      	movs	r1, #0
 80038b0:	7c20      	ldrb	r0, [r4, #16]
 80038b2:	68a3      	ldr	r3, [r4, #8]
 80038b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b6:	4798      	blx	r3
 80038b8:	2114      	movs	r1, #20
 80038ba:	7c20      	ldrb	r0, [r4, #16]
 80038bc:	f7fc ff14 	bl	80006e8 <USBPD_PE_Notification>
 80038c0:	220e      	movs	r2, #14
 80038c2:	2100      	movs	r1, #0
 80038c4:	7c20      	ldrb	r0, [r4, #16]
 80038c6:	68a3      	ldr	r3, [r4, #8]
 80038c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ca:	4798      	blx	r3
 80038cc:	6860      	ldr	r0, [r4, #4]
 80038ce:	7800      	ldrb	r0, [r0, #0]
 80038d0:	0780      	lsls	r0, r0, #30
 80038d2:	0f80      	lsrs	r0, r0, #30
 80038d4:	2801      	cmp	r0, #1
 80038d6:	d104      	bne.n	80038e2 <__iar_annotation$$branch+0x7ba>
 80038d8:	2101      	movs	r1, #1
 80038da:	4668      	mov	r0, sp
 80038dc:	7b40      	ldrb	r0, [r0, #13]
 80038de:	f002 f895 	bl	8005a0c <USBPD_PRL_SOPCapability>
 80038e2:	0020      	movs	r0, r4
 80038e4:	f7fd fa90 	bl	8000e08 <PE_Reset_StateMachine>
 80038e8:	e4cd      	b.n	8003286 <__iar_annotation$$branch+0x15e>
 80038ea:	2001      	movs	r0, #1
 80038ec:	9000      	str	r0, [sp, #0]
 80038ee:	231f      	movs	r3, #31
 80038f0:	220a      	movs	r2, #10
 80038f2:	2100      	movs	r1, #0
 80038f4:	0020      	movs	r0, r4
 80038f6:	f7fd ff3f 	bl	8001778 <PE_Send_CtrlMessage>
 80038fa:	2800      	cmp	r0, #0
 80038fc:	d1c6      	bne.n	800388c <__iar_annotation$$branch+0x764>
 80038fe:	2008      	movs	r0, #8
 8003900:	7720      	strb	r0, [r4, #28]
 8003902:	83e7      	strh	r7, [r4, #30]
 8003904:	251b      	movs	r5, #27
 8003906:	2202      	movs	r2, #2
 8003908:	2101      	movs	r1, #1
 800390a:	7c20      	ldrb	r0, [r4, #16]
 800390c:	68a3      	ldr	r3, [r4, #8]
 800390e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003910:	4798      	blx	r3
 8003912:	2139      	movs	r1, #57	@ 0x39
 8003914:	e4d2      	b.n	80032bc <__iar_annotation$$branch+0x194>
 8003916:	4668      	mov	r0, sp
 8003918:	7b00      	ldrb	r0, [r0, #12]
 800391a:	2811      	cmp	r0, #17
 800391c:	d145      	bne.n	80039aa <__iar_annotation$$branch+0x882>
 800391e:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003920:	391f      	subs	r1, #31
 8003922:	4001      	ands	r1, r0
 8003924:	d141      	bne.n	80039aa <__iar_annotation$$branch+0x882>
 8003926:	06c0      	lsls	r0, r0, #27
 8003928:	0ec0      	lsrs	r0, r0, #27
 800392a:	2803      	cmp	r0, #3
 800392c:	d006      	beq.n	800393c <__iar_annotation$$branch+0x814>
 800392e:	2804      	cmp	r0, #4
 8003930:	d012      	beq.n	8003958 <__iar_annotation$$branch+0x830>
 8003932:	280c      	cmp	r0, #12
 8003934:	d008      	beq.n	8003948 <__iar_annotation$$branch+0x820>
 8003936:	2810      	cmp	r0, #16
 8003938:	d020      	beq.n	800397c <__iar_annotation$$branch+0x854>
 800393a:	e036      	b.n	80039aa <__iar_annotation$$branch+0x882>
 800393c:	213a      	movs	r1, #58	@ 0x3a
 800393e:	7c20      	ldrb	r0, [r4, #16]
 8003940:	f7fc fed2 	bl	80006e8 <USBPD_PE_Notification>
 8003944:	2020      	movs	r0, #32
 8003946:	e012      	b.n	800396e <__iar_annotation$$branch+0x846>
 8003948:	2205      	movs	r2, #5
 800394a:	2101      	movs	r1, #1
 800394c:	7c20      	ldrb	r0, [r4, #16]
 800394e:	68a3      	ldr	r3, [r4, #8]
 8003950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003952:	4798      	blx	r3
 8003954:	213b      	movs	r1, #59	@ 0x3b
 8003956:	e006      	b.n	8003966 <__iar_annotation$$branch+0x83e>
 8003958:	2204      	movs	r2, #4
 800395a:	2101      	movs	r1, #1
 800395c:	7c20      	ldrb	r0, [r4, #16]
 800395e:	68a3      	ldr	r3, [r4, #8]
 8003960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003962:	4798      	blx	r3
 8003964:	2116      	movs	r1, #22
 8003966:	7c20      	ldrb	r0, [r4, #16]
 8003968:	f7fc febe 	bl	80006e8 <USBPD_PE_Notification>
 800396c:	2003      	movs	r0, #3
 800396e:	7460      	strb	r0, [r4, #17]
 8003970:	2500      	movs	r5, #0
 8003972:	4668      	mov	r0, sp
 8003974:	7b00      	ldrb	r0, [r0, #12]
 8003976:	2814      	cmp	r0, #20
 8003978:	d111      	bne.n	800399e <__iar_annotation$$branch+0x876>
 800397a:	e016      	b.n	80039aa <__iar_annotation$$branch+0x882>
 800397c:	2204      	movs	r2, #4
 800397e:	2101      	movs	r1, #1
 8003980:	7c20      	ldrb	r0, [r4, #16]
 8003982:	68a3      	ldr	r3, [r4, #8]
 8003984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003986:	4798      	blx	r3
 8003988:	2117      	movs	r1, #23
 800398a:	7c20      	ldrb	r0, [r4, #16]
 800398c:	f7fc feac 	bl	80006e8 <USBPD_PE_Notification>
 8003990:	2003      	movs	r0, #3
 8003992:	7460      	strb	r0, [r4, #17]
 8003994:	2500      	movs	r5, #0
 8003996:	4668      	mov	r0, sp
 8003998:	7b00      	ldrb	r0, [r0, #12]
 800399a:	2814      	cmp	r0, #20
 800399c:	d005      	beq.n	80039aa <__iar_annotation$$branch+0x882>
 800399e:	2014      	movs	r0, #20
 80039a0:	4669      	mov	r1, sp
 80039a2:	7308      	strb	r0, [r1, #12]
 80039a4:	0020      	movs	r0, r4
 80039a6:	f7fd f90a 	bl	8000bbe <PE_Clear_RxEvent>
 80039aa:	8be0      	ldrh	r0, [r4, #30]
 80039ac:	2180      	movs	r1, #128	@ 0x80
 80039ae:	0209      	lsls	r1, r1, #8
 80039b0:	4288      	cmp	r0, r1
 80039b2:	d12c      	bne.n	8003a0e <__iar_annotation$$branch+0x8e6>
 80039b4:	e704      	b.n	80037c0 <__iar_annotation$$branch+0x698>
 80039b6:	6860      	ldr	r0, [r4, #4]
 80039b8:	6801      	ldr	r1, [r0, #0]
 80039ba:	2210      	movs	r2, #16
 80039bc:	430a      	orrs	r2, r1
 80039be:	6002      	str	r2, [r0, #0]
 80039c0:	7f20      	ldrb	r0, [r4, #28]
 80039c2:	2809      	cmp	r0, #9
 80039c4:	d005      	beq.n	80039d2 <__iar_annotation$$branch+0x8aa>
 80039c6:	2206      	movs	r2, #6
 80039c8:	2101      	movs	r1, #1
 80039ca:	7c20      	ldrb	r0, [r4, #16]
 80039cc:	68a3      	ldr	r3, [r4, #8]
 80039ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d0:	4798      	blx	r3
 80039d2:	2207      	movs	r2, #7
 80039d4:	2101      	movs	r1, #1
 80039d6:	7c20      	ldrb	r0, [r4, #16]
 80039d8:	68a3      	ldr	r3, [r4, #8]
 80039da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039dc:	4798      	blx	r3
 80039de:	2100      	movs	r1, #0
 80039e0:	7c20      	ldrb	r0, [r4, #16]
 80039e2:	f001 ffbe 	bl	8005962 <USBPD_PRL_SetHeaderPowerRole>
 80039e6:	2000      	movs	r0, #0
 80039e8:	9000      	str	r0, [sp, #0]
 80039ea:	2321      	movs	r3, #33	@ 0x21
 80039ec:	2206      	movs	r2, #6
 80039ee:	2100      	movs	r1, #0
 80039f0:	0020      	movs	r0, r4
 80039f2:	f7fd fec1 	bl	8001778 <PE_Send_CtrlMessage>
 80039f6:	2800      	cmp	r0, #0
 80039f8:	d109      	bne.n	8003a0e <__iar_annotation$$branch+0x8e6>
 80039fa:	2208      	movs	r2, #8
 80039fc:	2101      	movs	r1, #1
 80039fe:	7c20      	ldrb	r0, [r4, #16]
 8003a00:	68a3      	ldr	r3, [r4, #8]
 8003a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a04:	4798      	blx	r3
 8003a06:	48c5      	ldr	r0, [pc, #788]	@ (8003d1c <.text_3>)
 8003a08:	83e0      	strh	r0, [r4, #30]
 8003a0a:	25eb      	movs	r5, #235	@ 0xeb
 8003a0c:	006d      	lsls	r5, r5, #1
 8003a0e:	e6f7      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003a10:	4668      	mov	r0, sp
 8003a12:	7b00      	ldrb	r0, [r0, #12]
 8003a14:	2811      	cmp	r0, #17
 8003a16:	d10b      	bne.n	8003a30 <__iar_annotation$$branch+0x908>
 8003a18:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003a1a:	4001      	ands	r1, r0
 8003a1c:	2906      	cmp	r1, #6
 8003a1e:	d107      	bne.n	8003a30 <__iar_annotation$$branch+0x908>
 8003a20:	2026      	movs	r0, #38	@ 0x26
 8003a22:	7460      	strb	r0, [r4, #17]
 8003a24:	2014      	movs	r0, #20
 8003a26:	4669      	mov	r1, sp
 8003a28:	7308      	strb	r0, [r1, #12]
 8003a2a:	0020      	movs	r0, r4
 8003a2c:	f7fd f8c7 	bl	8000bbe <PE_Clear_RxEvent>
 8003a30:	8be0      	ldrh	r0, [r4, #30]
 8003a32:	03a9      	lsls	r1, r5, #14
 8003a34:	4288      	cmp	r0, r1
 8003a36:	d1ea      	bne.n	8003a0e <__iar_annotation$$branch+0x8e6>
 8003a38:	68a0      	ldr	r0, [r4, #8]
 8003a3a:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8003a3c:	2800      	cmp	r0, #0
 8003a3e:	d000      	beq.n	8003a42 <__iar_annotation$$branch+0x91a>
 8003a40:	e13a      	b.n	8003cb8 <__iar_annotation$$branch+0x5e>
 8003a42:	200f      	movs	r0, #15
 8003a44:	e6bd      	b.n	80037c2 <__iar_annotation$$branch+0x69a>
 8003a46:	8be0      	ldrh	r0, [r4, #30]
 8003a48:	03a9      	lsls	r1, r5, #14
 8003a4a:	4288      	cmp	r0, r1
 8003a4c:	d1df      	bne.n	8003a0e <__iar_annotation$$branch+0x8e6>
 8003a4e:	220e      	movs	r2, #14
 8003a50:	2101      	movs	r1, #1
 8003a52:	7c20      	ldrb	r0, [r4, #16]
 8003a54:	68a3      	ldr	r3, [r4, #8]
 8003a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a58:	4798      	blx	r3
 8003a5a:	6860      	ldr	r0, [r4, #4]
 8003a5c:	7800      	ldrb	r0, [r0, #0]
 8003a5e:	0780      	lsls	r0, r0, #30
 8003a60:	0f80      	lsrs	r0, r0, #30
 8003a62:	2802      	cmp	r0, #2
 8003a64:	d102      	bne.n	8003a6c <__iar_annotation$$branch+0x944>
 8003a66:	7c20      	ldrb	r0, [r4, #16]
 8003a68:	f001 ffb1 	bl	80059ce <USBPD_PRL_SRCReleaseSinkNG>
 8003a6c:	0020      	movs	r0, r4
 8003a6e:	f7fd f9cb 	bl	8000e08 <PE_Reset_StateMachine>
 8003a72:	2115      	movs	r1, #21
 8003a74:	e74e      	b.n	8003914 <__iar_annotation$$branch+0x7ec>
 8003a76:	2803      	cmp	r0, #3
 8003a78:	d110      	bne.n	8003a9c <__iar_annotation$$branch+0x974>
 8003a7a:	2000      	movs	r0, #0
 8003a7c:	7720      	strb	r0, [r4, #28]
 8003a7e:	6860      	ldr	r0, [r4, #4]
 8003a80:	7800      	ldrb	r0, [r0, #0]
 8003a82:	0780      	lsls	r0, r0, #30
 8003a84:	0f80      	lsrs	r0, r0, #30
 8003a86:	2802      	cmp	r0, #2
 8003a88:	d102      	bne.n	8003a90 <__iar_annotation$$branch+0x968>
 8003a8a:	7c20      	ldrb	r0, [r4, #16]
 8003a8c:	f001 ff9f 	bl	80059ce <USBPD_PRL_SRCReleaseSinkNG>
 8003a90:	2004      	movs	r0, #4
 8003a92:	7460      	strb	r0, [r4, #17]
 8003a94:	2167      	movs	r1, #103	@ 0x67
 8003a96:	7c20      	ldrb	r0, [r4, #16]
 8003a98:	f7fc fe26 	bl	80006e8 <USBPD_PE_Notification>
 8003a9c:	4668      	mov	r0, sp
 8003a9e:	7b00      	ldrb	r0, [r0, #12]
 8003aa0:	2814      	cmp	r0, #20
 8003aa2:	d00d      	beq.n	8003ac0 <__iar_annotation$$branch+0x998>
 8003aa4:	0020      	movs	r0, r4
 8003aa6:	f7fe f917 	bl	8001cd8 <PE_ManageRXEvent>
 8003aaa:	4668      	mov	r0, sp
 8003aac:	7b00      	ldrb	r0, [r0, #12]
 8003aae:	2814      	cmp	r0, #20
 8003ab0:	d005      	beq.n	8003abe <__iar_annotation$$branch+0x996>
 8003ab2:	2014      	movs	r0, #20
 8003ab4:	4669      	mov	r1, sp
 8003ab6:	7308      	strb	r0, [r1, #12]
 8003ab8:	0020      	movs	r0, r4
 8003aba:	f7fd f880 	bl	8000bbe <PE_Clear_RxEvent>
 8003abe:	e69f      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003ac0:	6960      	ldr	r0, [r4, #20]
 8003ac2:	0cc0      	lsrs	r0, r0, #19
 8003ac4:	03ad      	lsls	r5, r5, #14
 8003ac6:	2800      	cmp	r0, #0
 8003ac8:	d01e      	beq.n	8003b08 <__iar_annotation$$branch+0x9e0>
 8003aca:	8c21      	ldrh	r1, [r4, #32]
 8003acc:	42a9      	cmp	r1, r5
 8003ace:	d10e      	bne.n	8003aee <__iar_annotation$$branch+0x9c6>
 8003ad0:	200f      	movs	r0, #15
 8003ad2:	7460      	strb	r0, [r4, #17]
 8003ad4:	2000      	movs	r0, #0
 8003ad6:	9000      	str	r0, [sp, #0]
 8003ad8:	2300      	movs	r3, #0
 8003ada:	2270      	movs	r2, #112	@ 0x70
 8003adc:	7c21      	ldrb	r1, [r4, #16]
 8003ade:	2009      	movs	r0, #9
 8003ae0:	4da5      	ldr	r5, [pc, #660]	@ (8003d78 <.text_5>)
 8003ae2:	682d      	ldr	r5, [r5, #0]
 8003ae4:	47a8      	blx	r5
 8003ae6:	78b0      	ldrb	r0, [r6, #2]
 8003ae8:	1c40      	adds	r0, r0, #1
 8003aea:	70b0      	strb	r0, [r6, #2]
 8003aec:	e6fc      	b.n	80038e8 <__iar_annotation$$branch+0x7c0>
 8003aee:	8ea1      	ldrh	r1, [r4, #52]	@ 0x34
 8003af0:	0509      	lsls	r1, r1, #20
 8003af2:	0f49      	lsrs	r1, r1, #29
 8003af4:	180a      	adds	r2, r1, r0
 8003af6:	2333      	movs	r3, #51	@ 0x33
 8003af8:	435a      	muls	r2, r3
 8003afa:	4315      	orrs	r5, r2
 8003afc:	8425      	strh	r5, [r4, #32]
 8003afe:	180d      	adds	r5, r1, r0
 8003b00:	2033      	movs	r0, #51	@ 0x33
 8003b02:	4345      	muls	r5, r0
 8003b04:	b2ad      	uxth	r5, r5
 8003b06:	e67b      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003b08:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 8003b0a:	42a8      	cmp	r0, r5
 8003b0c:	d099      	beq.n	8003a42 <__iar_annotation$$branch+0x91a>
 8003b0e:	7c20      	ldrb	r0, [r4, #16]
 8003b10:	f7fd f87a 	bl	8000c08 <PE_PRL_Control_RxEvent>
 8003b14:	2800      	cmp	r0, #0
 8003b16:	d113      	bne.n	8003b40 <__iar_annotation$$branch+0xa18>
 8003b18:	2032      	movs	r0, #50	@ 0x32
 8003b1a:	5c20      	ldrb	r0, [r4, r0]
 8003b1c:	2800      	cmp	r0, #0
 8003b1e:	d00f      	beq.n	8003b40 <__iar_annotation$$branch+0xa18>
 8003b20:	2133      	movs	r1, #51	@ 0x33
 8003b22:	5c61      	ldrb	r1, [r4, r1]
 8003b24:	2231      	movs	r2, #49	@ 0x31
 8003b26:	54a1      	strb	r1, [r4, r2]
 8003b28:	7460      	strb	r0, [r4, #17]
 8003b2a:	2500      	movs	r5, #0
 8003b2c:	2132      	movs	r1, #50	@ 0x32
 8003b2e:	5465      	strb	r5, [r4, r1]
 8003b30:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8003b32:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8003b34:	6960      	ldr	r0, [r4, #20]
 8003b36:	2180      	movs	r1, #128	@ 0x80
 8003b38:	01c9      	lsls	r1, r1, #7
 8003b3a:	4301      	orrs	r1, r0
 8003b3c:	6161      	str	r1, [r4, #20]
 8003b3e:	e65f      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003b40:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8003b42:	42a8      	cmp	r0, r5
 8003b44:	d104      	bne.n	8003b50 <__iar_annotation$$branch+0x4>
 8003b46:	2500      	movs	r5, #0
 8003b48:	8465      	strh	r5, [r4, #34]	@ 0x22
 8003b4a:	7930      	ldrb	r0, [r6, #4]

08003b4c <__iar_annotation$$branch>:
 8003b4c:	f7ff fb87 	bl	800325e <__iar_annotation$$branch+0x136>
 8003b50:	0020      	movs	r0, r4
 8003b52:	f7fd fd83 	bl	800165c <PE_CalculateMinTiming>
 8003b56:	e080      	b.n	8003c5a <__iar_annotation$$branch>
 8003b58:	2000      	movs	r0, #0
 8003b5a:	9002      	str	r0, [sp, #8]
 8003b5c:	2003      	movs	r0, #3
 8003b5e:	9001      	str	r0, [sp, #4]
 8003b60:	2001      	movs	r0, #1
 8003b62:	9000      	str	r0, [sp, #0]
 8003b64:	0023      	movs	r3, r4
 8003b66:	332c      	adds	r3, #44	@ 0x2c
 8003b68:	2206      	movs	r2, #6
 8003b6a:	2100      	movs	r1, #0
 8003b6c:	0020      	movs	r0, r4
 8003b6e:	f7fd fe2e 	bl	80017ce <PE_Send_DataMessage>
 8003b72:	2800      	cmp	r0, #0
 8003b74:	d1e3      	bne.n	8003b3e <__iar_annotation$$branch+0xa16>
 8003b76:	215d      	movs	r1, #93	@ 0x5d
 8003b78:	e6cc      	b.n	8003914 <__iar_annotation$$branch+0x7ec>
 8003b7a:	2000      	movs	r0, #0
 8003b7c:	9004      	str	r0, [sp, #16]
 8003b7e:	ab04      	add	r3, sp, #16
 8003b80:	aa05      	add	r2, sp, #20
 8003b82:	210a      	movs	r1, #10
 8003b84:	4668      	mov	r0, sp
 8003b86:	7b40      	ldrb	r0, [r0, #13]
 8003b88:	68a7      	ldr	r7, [r4, #8]
 8003b8a:	697f      	ldr	r7, [r7, #20]
 8003b8c:	47b8      	blx	r7
 8003b8e:	2104      	movs	r1, #4
 8003b90:	9804      	ldr	r0, [sp, #16]
 8003b92:	f7fd fd8f 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8003b96:	2800      	cmp	r0, #0
 8003b98:	d11f      	bne.n	8003bda <__iar_annotation$$branch+0x8e>
 8003b9a:	71f0      	strb	r0, [r6, #7]
 8003b9c:	7230      	strb	r0, [r6, #8]
 8003b9e:	7c20      	ldrb	r0, [r4, #16]
 8003ba0:	f7fd fa04 	bl	8000fac <PE_Get_UnchunkedSupport>
 8003ba4:	2800      	cmp	r0, #0
 8003ba6:	d103      	bne.n	8003bb0 <__iar_annotation$$branch+0x64>
 8003ba8:	7a30      	ldrb	r0, [r6, #8]
 8003baa:	2180      	movs	r1, #128	@ 0x80
 8003bac:	4301      	orrs	r1, r0
 8003bae:	7231      	strb	r1, [r6, #8]
 8003bb0:	9a04      	ldr	r2, [sp, #16]
 8003bb2:	a905      	add	r1, sp, #20
 8003bb4:	4871      	ldr	r0, [pc, #452]	@ (8003d7c <.text_6>)
 8003bb6:	1820      	adds	r0, r4, r0
 8003bb8:	f01b fb9c 	bl	801f2f4 <__aeabi_memcpy>
 8003bbc:	2000      	movs	r0, #0
 8003bbe:	9002      	str	r0, [sp, #8]
 8003bc0:	2003      	movs	r0, #3
 8003bc2:	9001      	str	r0, [sp, #4]
 8003bc4:	2008      	movs	r0, #8
 8003bc6:	9000      	str	r0, [sp, #0]
 8003bc8:	486d      	ldr	r0, [pc, #436]	@ (8003d80 <.text_7>)
 8003bca:	1823      	adds	r3, r4, r0
 8003bcc:	220c      	movs	r2, #12
 8003bce:	2100      	movs	r1, #0
 8003bd0:	0020      	movs	r0, r4
 8003bd2:	f7fd ff2f 	bl	8001a34 <PE_Send_ExtendedMessage>
 8003bd6:	214c      	movs	r1, #76	@ 0x4c
 8003bd8:	e69c      	b.n	8003914 <__iar_annotation$$branch+0x7ec>
 8003bda:	2001      	movs	r0, #1
 8003bdc:	e510      	b.n	8003600 <__iar_annotation$$branch+0x4d8>
 8003bde:	2001      	movs	r0, #1
 8003be0:	9000      	str	r0, [sp, #0]
 8003be2:	2339      	movs	r3, #57	@ 0x39
 8003be4:	7832      	ldrb	r2, [r6, #0]
 8003be6:	2033      	movs	r0, #51	@ 0x33
 8003be8:	5c21      	ldrb	r1, [r4, r0]
 8003bea:	0020      	movs	r0, r4
 8003bec:	f7fd fdc4 	bl	8001778 <PE_Send_CtrlMessage>
 8003bf0:	2800      	cmp	r0, #0
 8003bf2:	d144      	bne.n	8003c7e <__iar_annotation$$branch+0x24>
 8003bf4:	7870      	ldrb	r0, [r6, #1]
 8003bf6:	7720      	strb	r0, [r4, #28]
 8003bf8:	83e7      	strh	r7, [r4, #30]
 8003bfa:	251b      	movs	r5, #27
 8003bfc:	2144      	movs	r1, #68	@ 0x44
 8003bfe:	e689      	b.n	8003914 <__iar_annotation$$branch+0x7ec>
 8003c00:	8be0      	ldrh	r0, [r4, #30]
 8003c02:	03a9      	lsls	r1, r5, #14
 8003c04:	4288      	cmp	r0, r1
 8003c06:	d104      	bne.n	8003c12 <__iar_annotation$$branch+0xc6>
 8003c08:	4668      	mov	r0, sp
 8003c0a:	7b00      	ldrb	r0, [r0, #12]
 8003c0c:	2814      	cmp	r0, #20
 8003c0e:	d100      	bne.n	8003c12 <__iar_annotation$$branch+0xc6>
 8003c10:	e5d6      	b.n	80037c0 <__iar_annotation$$branch+0x698>
 8003c12:	4668      	mov	r0, sp
 8003c14:	7b00      	ldrb	r0, [r0, #12]
 8003c16:	2814      	cmp	r0, #20
 8003c18:	d031      	beq.n	8003c7e <__iar_annotation$$branch+0x24>
 8003c1a:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003c1c:	0bc1      	lsrs	r1, r0, #15
 8003c1e:	d003      	beq.n	8003c28 <__iar_annotation$$branch+0xdc>
 8003c20:	0020      	movs	r0, r4
 8003c22:	f7fd fe11 	bl	8001848 <PE_Check_ExtendedMessage>
 8003c26:	e740      	b.n	8003aaa <__iar_annotation$$branch+0x982>
 8003c28:	06c0      	lsls	r0, r0, #27
 8003c2a:	0ec0      	lsrs	r0, r0, #27
 8003c2c:	2810      	cmp	r0, #16
 8003c2e:	d000      	beq.n	8003c32 <__iar_annotation$$branch+0xe6>
 8003c30:	e5c6      	b.n	80037c0 <__iar_annotation$$branch+0x698>
 8003c32:	2014      	movs	r0, #20
 8003c34:	4669      	mov	r1, sp
 8003c36:	7308      	strb	r0, [r1, #12]
 8003c38:	0020      	movs	r0, r4
 8003c3a:	f7fc ffc0 	bl	8000bbe <PE_Clear_RxEvent>
 8003c3e:	2500      	movs	r5, #0
 8003c40:	83e5      	strh	r5, [r4, #30]
 8003c42:	2003      	movs	r0, #3
 8003c44:	7460      	strb	r0, [r4, #17]
 8003c46:	2159      	movs	r1, #89	@ 0x59
 8003c48:	e664      	b.n	8003914 <__iar_annotation$$branch+0x7ec>
 8003c4a:	0020      	movs	r0, r4
 8003c4c:	f7fd ff1e 	bl	8001a8c <PE_SubStateMachine_ExtendedMessages>
 8003c50:	e003      	b.n	8003c5a <__iar_annotation$$branch>
 8003c52:	a903      	add	r1, sp, #12
 8003c54:	0020      	movs	r0, r4
 8003c56:	f7fd f9bb 	bl	8000fd0 <PE_SubStateMachine_Generic>

08003c5a <__iar_annotation$$branch>:
 8003c5a:	f7ff fa35 	bl	80030c8 <__iar_annotation$$branch+0xc>
 8003c5e:	a903      	add	r1, sp, #12
 8003c60:	0020      	movs	r0, r4
 8003c62:	f000 f9d5 	bl	8004010 <PE_SubStateMachine_VconnSwap>
 8003c66:	0005      	movs	r5, r0
 8003c68:	6860      	ldr	r0, [r4, #4]
 8003c6a:	6800      	ldr	r0, [r0, #0]
 8003c6c:	0401      	lsls	r1, r0, #16
 8003c6e:	0fc9      	lsrs	r1, r1, #31
 8003c70:	d006      	beq.n	8003c80 <__iar_annotation$$branch+0x26>
 8003c72:	6820      	ldr	r0, [r4, #0]
 8003c74:	6801      	ldr	r1, [r0, #0]
 8003c76:	4668      	mov	r0, sp
 8003c78:	7b40      	ldrb	r0, [r0, #13]
 8003c7a:	f001 fec7 	bl	8005a0c <USBPD_PRL_SOPCapability>
 8003c7e:	e5bf      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003c80:	2101      	movs	r1, #1
 8003c82:	e7f8      	b.n	8003c76 <__iar_annotation$$branch+0x1c>
 8003c84:	4668      	mov	r0, sp
 8003c86:	7b00      	ldrb	r0, [r0, #12]
 8003c88:	2811      	cmp	r0, #17
 8003c8a:	d111      	bne.n	8003cb0 <__iar_annotation$$branch+0x56>
 8003c8c:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003c8e:	4001      	ands	r1, r0
 8003c90:	2913      	cmp	r1, #19
 8003c92:	d10d      	bne.n	8003cb0 <__iar_annotation$$branch+0x56>
 8003c94:	2014      	movs	r0, #20
 8003c96:	4669      	mov	r1, sp
 8003c98:	7308      	strb	r0, [r1, #12]
 8003c9a:	0020      	movs	r0, r4
 8003c9c:	f7fc ff8f 	bl	8000bbe <PE_Clear_RxEvent>
 8003ca0:	2000      	movs	r0, #0
 8003ca2:	9000      	str	r0, [sp, #0]
 8003ca4:	2320      	movs	r3, #32
 8003ca6:	2203      	movs	r2, #3
 8003ca8:	2100      	movs	r1, #0
 8003caa:	0020      	movs	r0, r4
 8003cac:	f7fd fd64 	bl	8001778 <PE_Send_CtrlMessage>
 8003cb0:	8ce0      	ldrh	r0, [r4, #38]	@ 0x26
 8003cb2:	03a9      	lsls	r1, r5, #14
 8003cb4:	4288      	cmp	r0, r1
 8003cb6:	d106      	bne.n	8003cc6 <__iar_annotation$$branch+0x6c>
 8003cb8:	2092      	movs	r0, #146	@ 0x92
 8003cba:	e582      	b.n	80037c2 <__iar_annotation$$branch+0x69a>
 8003cbc:	4668      	mov	r0, sp
 8003cbe:	7b01      	ldrb	r1, [r0, #12]
 8003cc0:	0020      	movs	r0, r4
 8003cc2:	f001 fc05 	bl	80054d0 <PE_StateMachine_UVDM>
 8003cc6:	e59b      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003cc8:	6960      	ldr	r0, [r4, #20]
 8003cca:	2701      	movs	r7, #1
 8003ccc:	0b41      	lsrs	r1, r0, #13
 8003cce:	4039      	ands	r1, r7
 8003cd0:	d019      	beq.n	8003d06 <__iar_annotation$$branch+0xac>
 8003cd2:	0b80      	lsrs	r0, r0, #14
 8003cd4:	4038      	ands	r0, r7
 8003cd6:	d007      	beq.n	8003ce8 <__iar_annotation$$branch+0x8e>
 8003cd8:	215b      	movs	r1, #91	@ 0x5b
 8003cda:	7c20      	ldrb	r0, [r4, #16]
 8003cdc:	f7fc fd04 	bl	80006e8 <USBPD_PE_Notification>
 8003ce0:	6960      	ldr	r0, [r4, #20]
 8003ce2:	4928      	ldr	r1, [pc, #160]	@ (8003d84 <.text_8>)
 8003ce4:	4001      	ands	r1, r0
 8003ce6:	6161      	str	r1, [r4, #20]
 8003ce8:	2003      	movs	r0, #3
 8003cea:	7460      	strb	r0, [r4, #17]
 8003cec:	7ca1      	ldrb	r1, [r4, #18]
 8003cee:	2903      	cmp	r1, #3
 8003cf0:	d008      	beq.n	8003d04 <__iar_annotation$$branch+0xaa>
 8003cf2:	74a0      	strb	r0, [r4, #18]
 8003cf4:	2000      	movs	r0, #0
 8003cf6:	9000      	str	r0, [sp, #0]
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	2203      	movs	r2, #3
 8003cfc:	7c21      	ldrb	r1, [r4, #16]
 8003cfe:	2004      	movs	r0, #4
 8003d00:	6835      	ldr	r5, [r6, #0]
 8003d02:	47a8      	blx	r5
 8003d04:	2501      	movs	r5, #1
 8003d06:	6960      	ldr	r0, [r4, #20]
 8003d08:	491f      	ldr	r1, [pc, #124]	@ (8003d88 <.text_9>)
 8003d0a:	4001      	ands	r1, r0
 8003d0c:	6161      	str	r1, [r4, #20]
 8003d0e:	2d00      	cmp	r5, #0
 8003d10:	d101      	bne.n	8003d16 <__iar_annotation$$branch>

08003d12 <__iar_annotation$$branch>:
 8003d12:	f7ff f8c9 	bl	8002ea8 <USBPD_PE_StateMachine_SRC+0xb4>

08003d16 <__iar_annotation$$branch>:
 8003d16:	f7ff fa0b 	bl	8003130 <__iar_annotation$$branch+0x8>
	...

08003d1c <.text_3>:
 8003d1c:	000081d6 	.word	0x000081d6

08003d20 <PE_Send_SRCCapabilities>:
 8003d20:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003d22:	0004      	movs	r4, r0
 8003d24:	000d      	movs	r5, r1
 8003d26:	2000      	movs	r0, #0
 8003d28:	9002      	str	r0, [sp, #8]
 8003d2a:	ab02      	add	r3, sp, #8
 8003d2c:	4817      	ldr	r0, [pc, #92]	@ (8003d8c <.text_10>)
 8003d2e:	1822      	adds	r2, r4, r0
 8003d30:	2100      	movs	r1, #0
 8003d32:	7c20      	ldrb	r0, [r4, #16]
 8003d34:	68a6      	ldr	r6, [r4, #8]
 8003d36:	6976      	ldr	r6, [r6, #20]
 8003d38:	47b0      	blx	r6
 8003d3a:	9802      	ldr	r0, [sp, #8]
 8003d3c:	1c80      	adds	r0, r0, #2
 8003d3e:	9002      	str	r0, [sp, #8]
 8003d40:	2104      	movs	r1, #4
 8003d42:	9802      	ldr	r0, [sp, #8]
 8003d44:	f7fd fcb6 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8003d48:	2800      	cmp	r0, #0
 8003d4a:	d113      	bne.n	8003d74 <PE_Send_SRCCapabilities+0x54>
 8003d4c:	6860      	ldr	r0, [r4, #4]
 8003d4e:	6800      	ldr	r0, [r0, #0]
 8003d50:	04c1      	lsls	r1, r0, #19
 8003d52:	0fc9      	lsrs	r1, r1, #31
 8003d54:	d00e      	beq.n	8003d74 <PE_Send_SRCCapabilities+0x54>
 8003d56:	9501      	str	r5, [sp, #4]
 8003d58:	9802      	ldr	r0, [sp, #8]
 8003d5a:	b280      	uxth	r0, r0
 8003d5c:	9000      	str	r0, [sp, #0]
 8003d5e:	4808      	ldr	r0, [pc, #32]	@ (8003d80 <.text_7>)
 8003d60:	1823      	adds	r3, r4, r0
 8003d62:	2201      	movs	r2, #1
 8003d64:	2100      	movs	r1, #0
 8003d66:	7c20      	ldrb	r0, [r4, #16]
 8003d68:	f001 fe54 	bl	8005a14 <USBPD_PRL_SendMessage>
 8003d6c:	2803      	cmp	r0, #3
 8003d6e:	d0e7      	beq.n	8003d40 <PE_Send_SRCCapabilities+0x20>
 8003d70:	b004      	add	sp, #16
 8003d72:	bd70      	pop	{r4, r5, r6, pc}
 8003d74:	2010      	movs	r0, #16
 8003d76:	e7fb      	b.n	8003d70 <PE_Send_SRCCapabilities+0x50>

08003d78 <.text_5>:
 8003d78:	20000000 	.word	0x20000000

08003d7c <.text_6>:
 8003d7c:	00000267 	.word	0x00000267

08003d80 <.text_7>:
 8003d80:	00000263 	.word	0x00000263

08003d84 <.text_8>:
 8003d84:	ffffbfff 	.word	0xffffbfff

08003d88 <.text_9>:
 8003d88:	ffffdfff 	.word	0xffffdfff

08003d8c <.text_10>:
 8003d8c:	00000265 	.word	0x00000265

08003d90 <PE_StateMachine_VDMCable>:
 8003d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d92:	b08c      	sub	sp, #48	@ 0x30
 8003d94:	0004      	movs	r4, r0
 8003d96:	2502      	movs	r5, #2
 8003d98:	2607      	movs	r6, #7
 8003d9a:	7c60      	ldrb	r0, [r4, #17]
 8003d9c:	2805      	cmp	r0, #5
 8003d9e:	d002      	beq.n	8003da6 <PE_StateMachine_VDMCable+0x16>
 8003da0:	289a      	cmp	r0, #154	@ 0x9a
 8003da2:	d072      	beq.n	8003e8a <PE_StateMachine_VDMCable+0xfa>
 8003da4:	e127      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003da6:	6860      	ldr	r0, [r4, #4]
 8003da8:	7800      	ldrb	r0, [r0, #0]
 8003daa:	0781      	lsls	r1, r0, #30
 8003dac:	0f89      	lsrs	r1, r1, #30
 8003dae:	0020      	movs	r0, r4
 8003db0:	f000 fa5e 	bl	8004270 <PE_ExtRevisionInteroperability_Cable>
 8003db4:	2094      	movs	r0, #148	@ 0x94
 8003db6:	0080      	lsls	r0, r0, #2
 8003db8:	5821      	ldr	r1, [r4, r0]
 8003dba:	201f      	movs	r0, #31
 8003dbc:	4381      	bics	r1, r0
 8003dbe:	488f      	ldr	r0, [pc, #572]	@ (8003ffc <.text_3>)
 8003dc0:	4308      	orrs	r0, r1
 8003dc2:	2194      	movs	r1, #148	@ 0x94
 8003dc4:	0089      	lsls	r1, r1, #2
 8003dc6:	5060      	str	r0, [r4, r1]
 8003dc8:	6861      	ldr	r1, [r4, #4]
 8003dca:	9100      	str	r1, [sp, #0]
 8003dcc:	2101      	movs	r1, #1
 8003dce:	9a00      	ldr	r2, [sp, #0]
 8003dd0:	6812      	ldr	r2, [r2, #0]
 8003dd2:	0953      	lsrs	r3, r2, #5
 8003dd4:	400b      	ands	r3, r1
 8003dd6:	4a8a      	ldr	r2, [pc, #552]	@ (8004000 <.text_4>)
 8003dd8:	4002      	ands	r2, r0
 8003dda:	0358      	lsls	r0, r3, #13
 8003ddc:	4310      	orrs	r0, r2
 8003dde:	22ff      	movs	r2, #255	@ 0xff
 8003de0:	0612      	lsls	r2, r2, #24
 8003de2:	4302      	orrs	r2, r0
 8003de4:	2094      	movs	r0, #148	@ 0x94
 8003de6:	0080      	lsls	r0, r0, #2
 8003de8:	5022      	str	r2, [r4, r0]
 8003dea:	9800      	ldr	r0, [sp, #0]
 8003dec:	6800      	ldr	r0, [r0, #0]
 8003dee:	0880      	lsrs	r0, r0, #2
 8003df0:	4001      	ands	r1, r0
 8003df2:	d003      	beq.n	8003dfc <PE_StateMachine_VDMCable+0x6c>
 8003df4:	6960      	ldr	r0, [r4, #20]
 8003df6:	0741      	lsls	r1, r0, #29
 8003df8:	0fc8      	lsrs	r0, r1, #31
 8003dfa:	e000      	b.n	8003dfe <PE_StateMachine_VDMCable+0x6e>
 8003dfc:	2002      	movs	r0, #2
 8003dfe:	2194      	movs	r1, #148	@ 0x94
 8003e00:	0089      	lsls	r1, r1, #2
 8003e02:	1867      	adds	r7, r4, r1
 8003e04:	9002      	str	r0, [sp, #8]
 8003e06:	209a      	movs	r0, #154	@ 0x9a
 8003e08:	9001      	str	r0, [sp, #4]
 8003e0a:	2001      	movs	r0, #1
 8003e0c:	9000      	str	r0, [sp, #0]
 8003e0e:	003b      	movs	r3, r7
 8003e10:	220f      	movs	r2, #15
 8003e12:	2101      	movs	r1, #1
 8003e14:	0020      	movs	r0, r4
 8003e16:	f7fd fcda 	bl	80017ce <PE_Send_DataMessage>
 8003e1a:	2800      	cmp	r0, #0
 8003e1c:	d109      	bne.n	8003e32 <PE_StateMachine_VDMCable+0xa2>
 8003e1e:	6960      	ldr	r0, [r4, #20]
 8003e20:	03e9      	lsls	r1, r5, #15
 8003e22:	4301      	orrs	r1, r0
 8003e24:	6161      	str	r1, [r4, #20]
 8003e26:	2051      	movs	r0, #81	@ 0x51
 8003e28:	7720      	strb	r0, [r4, #28]
 8003e2a:	4876      	ldr	r0, [pc, #472]	@ (8004004 <.text_5>)
 8003e2c:	8460      	strh	r0, [r4, #34]	@ 0x22
 8003e2e:	251e      	movs	r5, #30
 8003e30:	e0e1      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003e32:	2809      	cmp	r0, #9
 8003e34:	d0fc      	beq.n	8003e30 <PE_StateMachine_VDMCable+0xa0>
 8003e36:	7cb8      	ldrb	r0, [r7, #18]
 8003e38:	2815      	cmp	r0, #21
 8003e3a:	d202      	bcs.n	8003e42 <PE_StateMachine_VDMCable+0xb2>
 8003e3c:	4872      	ldr	r0, [pc, #456]	@ (8004008 <.text_6>)
 8003e3e:	8460      	strh	r0, [r4, #34]	@ 0x22
 8003e40:	e00a      	b.n	8003e58 <PE_StateMachine_VDMCable+0xc8>
 8003e42:	68e0      	ldr	r0, [r4, #12]
 8003e44:	6940      	ldr	r0, [r0, #20]
 8003e46:	9000      	str	r0, [sp, #0]
 8003e48:	2800      	cmp	r0, #0
 8003e4a:	d005      	beq.n	8003e58 <PE_StateMachine_VDMCable+0xc8>
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	2205      	movs	r2, #5
 8003e50:	2101      	movs	r1, #1
 8003e52:	7c20      	ldrb	r0, [r4, #16]
 8003e54:	9f00      	ldr	r7, [sp, #0]
 8003e56:	47b8      	blx	r7
 8003e58:	6860      	ldr	r0, [r4, #4]
 8003e5a:	6800      	ldr	r0, [r0, #0]
 8003e5c:	0a00      	lsrs	r0, r0, #8
 8003e5e:	4030      	ands	r0, r6
 8003e60:	2803      	cmp	r0, #3
 8003e62:	d100      	bne.n	8003e66 <PE_StateMachine_VDMCable+0xd6>
 8003e64:	e0a4      	b.n	8003fb0 <PE_StateMachine_VDMCable+0x220>
 8003e66:	4869      	ldr	r0, [pc, #420]	@ (800400c <.text_7>)
 8003e68:	8be1      	ldrh	r1, [r4, #30]
 8003e6a:	4201      	tst	r1, r0
 8003e6c:	d00b      	beq.n	8003e86 <PE_StateMachine_VDMCable+0xf6>
 8003e6e:	2108      	movs	r1, #8
 8003e70:	7461      	strb	r1, [r4, #17]
 8003e72:	8be1      	ldrh	r1, [r4, #30]
 8003e74:	4001      	ands	r1, r0
 8003e76:	292d      	cmp	r1, #45	@ 0x2d
 8003e78:	d203      	bcs.n	8003e82 <PE_StateMachine_VDMCable+0xf2>
 8003e7a:	8be1      	ldrh	r1, [r4, #30]
 8003e7c:	0005      	movs	r5, r0
 8003e7e:	400d      	ands	r5, r1
 8003e80:	e0b9      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003e82:	252d      	movs	r5, #45	@ 0x2d
 8003e84:	e0b7      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003e86:	7466      	strb	r6, [r4, #17]
 8003e88:	e0b5      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003e8a:	9101      	str	r1, [sp, #4]
 8003e8c:	2001      	movs	r0, #1
 8003e8e:	f7fc fecf 	bl	8000c30 <PE_Convert_SOPRxEvent>
 8003e92:	4669      	mov	r1, sp
 8003e94:	7008      	strb	r0, [r1, #0]
 8003e96:	8ea1      	ldrh	r1, [r4, #52]	@ 0x34
 8003e98:	2700      	movs	r7, #0
 8003e9a:	221f      	movs	r2, #31
 8003e9c:	9801      	ldr	r0, [sp, #4]
 8003e9e:	7800      	ldrb	r0, [r0, #0]
 8003ea0:	466b      	mov	r3, sp
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	4298      	cmp	r0, r3
 8003ea6:	d14f      	bne.n	8003f48 <PE_StateMachine_VDMCable+0x1b8>
 8003ea8:	0bc8      	lsrs	r0, r1, #15
 8003eaa:	d14d      	bne.n	8003f48 <PE_StateMachine_VDMCable+0x1b8>
 8003eac:	0b08      	lsrs	r0, r1, #12
 8003eae:	4230      	tst	r0, r6
 8003eb0:	d04a      	beq.n	8003f48 <PE_StateMachine_VDMCable+0x1b8>
 8003eb2:	201f      	movs	r0, #31
 8003eb4:	4008      	ands	r0, r1
 8003eb6:	280f      	cmp	r0, #15
 8003eb8:	d146      	bne.n	8003f48 <PE_StateMachine_VDMCable+0x1b8>
 8003eba:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003ebc:	7880      	ldrb	r0, [r0, #2]
 8003ebe:	9000      	str	r0, [sp, #0]
 8003ec0:	4002      	ands	r2, r0
 8003ec2:	2a01      	cmp	r2, #1
 8003ec4:	d13b      	bne.n	8003f3e <PE_StateMachine_VDMCable+0x1ae>
 8003ec6:	0980      	lsrs	r0, r0, #6
 8003ec8:	d039      	beq.n	8003f3e <PE_StateMachine_VDMCable+0x1ae>
 8003eca:	0608      	lsls	r0, r1, #24
 8003ecc:	0f81      	lsrs	r1, r0, #30
 8003ece:	0020      	movs	r0, r4
 8003ed0:	f000 f9ce 	bl	8004270 <PE_ExtRevisionInteroperability_Cable>
 8003ed4:	68e0      	ldr	r0, [r4, #12]
 8003ed6:	6940      	ldr	r0, [r0, #20]
 8003ed8:	2800      	cmp	r0, #0
 8003eda:	d023      	beq.n	8003f24 <PE_StateMachine_VDMCable+0x194>
 8003edc:	9800      	ldr	r0, [sp, #0]
 8003ede:	0985      	lsrs	r5, r0, #6
 8003ee0:	07a8      	lsls	r0, r5, #30
 8003ee2:	0f80      	lsrs	r0, r0, #30
 8003ee4:	2801      	cmp	r0, #1
 8003ee6:	d11d      	bne.n	8003f24 <PE_StateMachine_VDMCable+0x194>
 8003ee8:	aa03      	add	r2, sp, #12
 8003eea:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003eec:	1d81      	adds	r1, r0, #6
 8003eee:	7c20      	ldrb	r0, [r4, #16]
 8003ef0:	f001 fb9a 	bl	8005628 <PE_SVDM_CheckIdentity>
 8003ef4:	2800      	cmp	r0, #0
 8003ef6:	d111      	bne.n	8003f1c <PE_StateMachine_VDMCable+0x18c>
 8003ef8:	ab03      	add	r3, sp, #12
 8003efa:	07aa      	lsls	r2, r5, #30
 8003efc:	0f92      	lsrs	r2, r2, #30
 8003efe:	2101      	movs	r1, #1
 8003f00:	7c20      	ldrb	r0, [r4, #16]
 8003f02:	68e5      	ldr	r5, [r4, #12]
 8003f04:	696d      	ldr	r5, [r5, #20]
 8003f06:	47a8      	blx	r5
 8003f08:	2152      	movs	r1, #82	@ 0x52
 8003f0a:	7c20      	ldrb	r0, [r4, #16]
 8003f0c:	f7fc fbec 	bl	80006e8 <USBPD_PE_Notification>
 8003f10:	2014      	movs	r0, #20
 8003f12:	2194      	movs	r1, #148	@ 0x94
 8003f14:	0089      	lsls	r1, r1, #2
 8003f16:	1861      	adds	r1, r4, r1
 8003f18:	7488      	strb	r0, [r1, #18]
 8003f1a:	e003      	b.n	8003f24 <PE_StateMachine_VDMCable+0x194>
 8003f1c:	211b      	movs	r1, #27
 8003f1e:	7c20      	ldrb	r0, [r4, #16]
 8003f20:	f7fc fbe2 	bl	80006e8 <USBPD_PE_Notification>
 8003f24:	8467      	strh	r7, [r4, #34]	@ 0x22
 8003f26:	6860      	ldr	r0, [r4, #4]
 8003f28:	6800      	ldr	r0, [r0, #0]
 8003f2a:	0a00      	lsrs	r0, r0, #8
 8003f2c:	4030      	ands	r0, r6
 8003f2e:	2803      	cmp	r0, #3
 8003f30:	d102      	bne.n	8003f38 <PE_StateMachine_VDMCable+0x1a8>
 8003f32:	7460      	strb	r0, [r4, #17]
 8003f34:	2500      	movs	r5, #0
 8003f36:	e002      	b.n	8003f3e <PE_StateMachine_VDMCable+0x1ae>
 8003f38:	7466      	strb	r6, [r4, #17]
 8003f3a:	2500      	movs	r5, #0
 8003f3c:	7727      	strb	r7, [r4, #28]
 8003f3e:	9801      	ldr	r0, [sp, #4]
 8003f40:	7800      	ldrb	r0, [r0, #0]
 8003f42:	2814      	cmp	r0, #20
 8003f44:	d119      	bne.n	8003f7a <PE_StateMachine_VDMCable+0x1ea>
 8003f46:	e056      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003f48:	2003      	movs	r0, #3
 8003f4a:	400a      	ands	r2, r1
 8003f4c:	2a10      	cmp	r2, #16
 8003f4e:	d11b      	bne.n	8003f88 <PE_StateMachine_VDMCable+0x1f8>
 8003f50:	8467      	strh	r7, [r4, #34]	@ 0x22
 8003f52:	6861      	ldr	r1, [r4, #4]
 8003f54:	6809      	ldr	r1, [r1, #0]
 8003f56:	0a09      	lsrs	r1, r1, #8
 8003f58:	4031      	ands	r1, r6
 8003f5a:	2903      	cmp	r1, #3
 8003f5c:	d102      	bne.n	8003f64 <PE_StateMachine_VDMCable+0x1d4>
 8003f5e:	7460      	strb	r0, [r4, #17]
 8003f60:	2500      	movs	r5, #0
 8003f62:	e002      	b.n	8003f6a <PE_StateMachine_VDMCable+0x1da>
 8003f64:	7466      	strb	r6, [r4, #17]
 8003f66:	2500      	movs	r5, #0
 8003f68:	7727      	strb	r7, [r4, #28]
 8003f6a:	2159      	movs	r1, #89	@ 0x59
 8003f6c:	7c20      	ldrb	r0, [r4, #16]
 8003f6e:	f7fc fbbb 	bl	80006e8 <USBPD_PE_Notification>
 8003f72:	9801      	ldr	r0, [sp, #4]
 8003f74:	7800      	ldrb	r0, [r0, #0]
 8003f76:	2814      	cmp	r0, #20
 8003f78:	d03d      	beq.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003f7a:	2014      	movs	r0, #20
 8003f7c:	9901      	ldr	r1, [sp, #4]
 8003f7e:	7008      	strb	r0, [r1, #0]
 8003f80:	0020      	movs	r0, r4
 8003f82:	f7fc fe1c 	bl	8000bbe <PE_Clear_RxEvent>
 8003f86:	e036      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003f88:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 8003f8a:	03aa      	lsls	r2, r5, #14
 8003f8c:	4291      	cmp	r1, r2
 8003f8e:	d132      	bne.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003f90:	8467      	strh	r7, [r4, #34]	@ 0x22
 8003f92:	6861      	ldr	r1, [r4, #4]
 8003f94:	680a      	ldr	r2, [r1, #0]
 8003f96:	0a13      	lsrs	r3, r2, #8
 8003f98:	4033      	ands	r3, r6
 8003f9a:	2b03      	cmp	r3, #3
 8003f9c:	d10c      	bne.n	8003fb8 <PE_StateMachine_VDMCable+0x228>
 8003f9e:	68e0      	ldr	r0, [r4, #12]
 8003fa0:	6945      	ldr	r5, [r0, #20]
 8003fa2:	2d00      	cmp	r5, #0
 8003fa4:	d004      	beq.n	8003fb0 <PE_StateMachine_VDMCable+0x220>
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	2204      	movs	r2, #4
 8003faa:	2101      	movs	r1, #1
 8003fac:	7c20      	ldrb	r0, [r4, #16]
 8003fae:	47a8      	blx	r5
 8003fb0:	2003      	movs	r0, #3
 8003fb2:	7460      	strb	r0, [r4, #17]
 8003fb4:	2500      	movs	r5, #0
 8003fb6:	e01e      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003fb8:	0e93      	lsrs	r3, r2, #26
 8003fba:	4018      	ands	r0, r3
 8003fbc:	2802      	cmp	r0, #2
 8003fbe:	d10e      	bne.n	8003fde <PE_StateMachine_VDMCable+0x24e>
 8003fc0:	48b7      	ldr	r0, [pc, #732]	@ (80042a0 <.text_10>)
 8003fc2:	4010      	ands	r0, r2
 8003fc4:	066a      	lsls	r2, r5, #25
 8003fc6:	4302      	orrs	r2, r0
 8003fc8:	600a      	str	r2, [r1, #0]
 8003fca:	2101      	movs	r1, #1
 8003fcc:	7c20      	ldrb	r0, [r4, #16]
 8003fce:	f001 fcea 	bl	80059a6 <USBPD_PRL_CBL_SetHeaderSpecification>
 8003fd2:	480d      	ldr	r0, [pc, #52]	@ (8004008 <.text_6>)
 8003fd4:	8460      	strh	r0, [r4, #34]	@ 0x22
 8003fd6:	252d      	movs	r5, #45	@ 0x2d
 8003fd8:	2008      	movs	r0, #8
 8003fda:	7460      	strb	r0, [r4, #17]
 8003fdc:	e00a      	b.n	8003ff4 <PE_StateMachine_VDMCable+0x264>
 8003fde:	68e0      	ldr	r0, [r4, #12]
 8003fe0:	6945      	ldr	r5, [r0, #20]
 8003fe2:	2d00      	cmp	r5, #0
 8003fe4:	d004      	beq.n	8003ff0 <PE_StateMachine_VDMCable+0x260>
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	2204      	movs	r2, #4
 8003fea:	2101      	movs	r1, #1
 8003fec:	7c20      	ldrb	r0, [r4, #16]
 8003fee:	47a8      	blx	r5
 8003ff0:	7466      	strb	r6, [r4, #17]
 8003ff2:	2500      	movs	r5, #0
 8003ff4:	7727      	strb	r7, [r4, #28]
 8003ff6:	0028      	movs	r0, r5
 8003ff8:	b00d      	add	sp, #52	@ 0x34
 8003ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003ffc <.text_3>:
 8003ffc:	00008001 	.word	0x00008001

08004000 <.text_4>:
 8004000:	0000983f 	.word	0x0000983f

08004004 <.text_5>:
 8004004:	0000801e 	.word	0x0000801e

08004008 <.text_6>:
 8004008:	0000802d 	.word	0x0000802d

0800400c <.text_7>:
 800400c:	00007fff 	.word	0x00007fff

08004010 <PE_SubStateMachine_VconnSwap>:
 8004010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004012:	0004      	movs	r4, r0
 8004014:	2502      	movs	r5, #2
 8004016:	2703      	movs	r7, #3
 8004018:	4ea2      	ldr	r6, [pc, #648]	@ (80042a4 <.text_11>)
 800401a:	2014      	movs	r0, #20
 800401c:	7c62      	ldrb	r2, [r4, #17]
 800401e:	2a9d      	cmp	r2, #157	@ 0x9d
 8004020:	d010      	beq.n	8004044 <PE_SubStateMachine_VconnSwap+0x34>
 8004022:	d30e      	bcc.n	8004042 <PE_SubStateMachine_VconnSwap+0x32>
 8004024:	2a9f      	cmp	r2, #159	@ 0x9f
 8004026:	d057      	beq.n	80040d8 <PE_SubStateMachine_VconnSwap+0xc8>
 8004028:	d33d      	bcc.n	80040a6 <PE_SubStateMachine_VconnSwap+0x96>
 800402a:	2aa1      	cmp	r2, #161	@ 0xa1
 800402c:	d100      	bne.n	8004030 <PE_SubStateMachine_VconnSwap+0x20>
 800402e:	e085      	b.n	800413c <PE_SubStateMachine_VconnSwap+0x12c>
 8004030:	d377      	bcc.n	8004122 <PE_SubStateMachine_VconnSwap+0x112>
 8004032:	2aa3      	cmp	r2, #163	@ 0xa3
 8004034:	d100      	bne.n	8004038 <PE_SubStateMachine_VconnSwap+0x28>
 8004036:	e0a3      	b.n	8004180 <PE_SubStateMachine_VconnSwap+0x170>
 8004038:	d200      	bcs.n	800403c <PE_SubStateMachine_VconnSwap+0x2c>
 800403a:	e08e      	b.n	800415a <PE_SubStateMachine_VconnSwap+0x14a>
 800403c:	2aa4      	cmp	r2, #164	@ 0xa4
 800403e:	d100      	bne.n	8004042 <PE_SubStateMachine_VconnSwap+0x32>
 8004040:	e106      	b.n	8004250 <PE_SubStateMachine_VconnSwap+0x240>
 8004042:	e113      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 8004044:	6860      	ldr	r0, [r4, #4]
 8004046:	6800      	ldr	r0, [r0, #0]
 8004048:	21b8      	movs	r1, #184	@ 0xb8
 800404a:	0149      	lsls	r1, r1, #5
 800404c:	4001      	ands	r1, r0
 800404e:	2098      	movs	r0, #152	@ 0x98
 8004050:	0140      	lsls	r0, r0, #5
 8004052:	4281      	cmp	r1, r0
 8004054:	d121      	bne.n	800409a <PE_SubStateMachine_VconnSwap+0x8a>
 8004056:	7c20      	ldrb	r0, [r4, #16]
 8004058:	68a1      	ldr	r1, [r4, #8]
 800405a:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 800405c:	4788      	blx	r1
 800405e:	280a      	cmp	r0, #10
 8004060:	d002      	beq.n	8004068 <PE_SubStateMachine_VconnSwap+0x58>
 8004062:	280d      	cmp	r0, #13
 8004064:	d007      	beq.n	8004076 <PE_SubStateMachine_VconnSwap+0x66>
 8004066:	e00f      	b.n	8004088 <PE_SubStateMachine_VconnSwap+0x78>
 8004068:	209e      	movs	r0, #158	@ 0x9e
 800406a:	7460      	strb	r0, [r4, #17]
 800406c:	6960      	ldr	r0, [r4, #20]
 800406e:	02e9      	lsls	r1, r5, #11
 8004070:	4301      	orrs	r1, r0
 8004072:	6161      	str	r1, [r4, #20]
 8004074:	e0fa      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 8004076:	2000      	movs	r0, #0
 8004078:	9000      	str	r0, [sp, #0]
 800407a:	2303      	movs	r3, #3
 800407c:	220c      	movs	r2, #12
 800407e:	2100      	movs	r1, #0
 8004080:	0020      	movs	r0, r4
 8004082:	f7fd fb79 	bl	8001778 <PE_Send_CtrlMessage>
 8004086:	e0f1      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 8004088:	2000      	movs	r0, #0
 800408a:	9000      	str	r0, [sp, #0]
 800408c:	2303      	movs	r3, #3
 800408e:	2204      	movs	r2, #4
 8004090:	2100      	movs	r1, #0
 8004092:	0020      	movs	r0, r4
 8004094:	f7fd fb70 	bl	8001778 <PE_Send_CtrlMessage>
 8004098:	e002      	b.n	80040a0 <PE_SubStateMachine_VconnSwap+0x90>
 800409a:	6960      	ldr	r0, [r4, #20]
 800409c:	4006      	ands	r6, r0
 800409e:	6166      	str	r6, [r4, #20]
 80040a0:	7467      	strb	r7, [r4, #17]
 80040a2:	2500      	movs	r5, #0
 80040a4:	e0e2      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 80040a6:	2000      	movs	r0, #0
 80040a8:	9000      	str	r0, [sp, #0]
 80040aa:	239e      	movs	r3, #158	@ 0x9e
 80040ac:	2203      	movs	r2, #3
 80040ae:	2100      	movs	r1, #0
 80040b0:	0020      	movs	r0, r4
 80040b2:	f7fd fb61 	bl	8001778 <PE_Send_CtrlMessage>
 80040b6:	2800      	cmp	r0, #0
 80040b8:	d1f4      	bne.n	80040a4 <PE_SubStateMachine_VconnSwap+0x94>
 80040ba:	6860      	ldr	r0, [r4, #4]
 80040bc:	6800      	ldr	r0, [r0, #0]
 80040be:	0401      	lsls	r1, r0, #16
 80040c0:	0fc9      	lsrs	r1, r1, #31
 80040c2:	d005      	beq.n	80040d0 <PE_SubStateMachine_VconnSwap+0xc0>
 80040c4:	209f      	movs	r0, #159	@ 0x9f
 80040c6:	7460      	strb	r0, [r4, #17]
 80040c8:	4877      	ldr	r0, [pc, #476]	@ (80042a8 <.text_12>)
 80040ca:	83e0      	strh	r0, [r4, #30]
 80040cc:	2596      	movs	r5, #150	@ 0x96
 80040ce:	e001      	b.n	80040d4 <PE_SubStateMachine_VconnSwap+0xc4>
 80040d0:	20a0      	movs	r0, #160	@ 0xa0
 80040d2:	7460      	strb	r0, [r4, #17]
 80040d4:	213f      	movs	r1, #63	@ 0x3f
 80040d6:	e0b7      	b.n	8004248 <PE_SubStateMachine_VconnSwap+0x238>
 80040d8:	8be2      	ldrh	r2, [r4, #30]
 80040da:	03ab      	lsls	r3, r5, #14
 80040dc:	429a      	cmp	r2, r3
 80040de:	d100      	bne.n	80040e2 <PE_SubStateMachine_VconnSwap+0xd2>
 80040e0:	e0ac      	b.n	800423c <PE_SubStateMachine_VconnSwap+0x22c>
 80040e2:	780a      	ldrb	r2, [r1, #0]
 80040e4:	2a11      	cmp	r2, #17
 80040e6:	d11b      	bne.n	8004120 <PE_SubStateMachine_VconnSwap+0x110>
 80040e8:	8ea2      	ldrh	r2, [r4, #52]	@ 0x34
 80040ea:	4b70      	ldr	r3, [pc, #448]	@ (80042ac <.text_13>)
 80040ec:	4013      	ands	r3, r2
 80040ee:	2b06      	cmp	r3, #6
 80040f0:	d116      	bne.n	8004120 <PE_SubStateMachine_VconnSwap+0x110>
 80040f2:	7008      	strb	r0, [r1, #0]
 80040f4:	0020      	movs	r0, r4
 80040f6:	f7fc fd62 	bl	8000bbe <PE_Clear_RxEvent>
 80040fa:	68a0      	ldr	r0, [r4, #8]
 80040fc:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 80040fe:	2a00      	cmp	r2, #0
 8004100:	d002      	beq.n	8004108 <PE_SubStateMachine_VconnSwap+0xf8>
 8004102:	2100      	movs	r1, #0
 8004104:	7c20      	ldrb	r0, [r4, #16]
 8004106:	4790      	blx	r2
 8004108:	6960      	ldr	r0, [r4, #20]
 800410a:	4006      	ands	r6, r0
 800410c:	6166      	str	r6, [r4, #20]
 800410e:	7467      	strb	r7, [r4, #17]
 8004110:	2500      	movs	r5, #0
 8004112:	2142      	movs	r1, #66	@ 0x42
 8004114:	7c20      	ldrb	r0, [r4, #16]
 8004116:	f7fc fae7 	bl	80006e8 <USBPD_PE_Notification>
 800411a:	8465      	strh	r5, [r4, #34]	@ 0x22
 800411c:	4964      	ldr	r1, [pc, #400]	@ (80042b0 <.text_14>)
 800411e:	5465      	strb	r5, [r4, r1]
 8004120:	e0a4      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 8004122:	68a0      	ldr	r0, [r4, #8]
 8004124:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8004126:	2a00      	cmp	r2, #0
 8004128:	d002      	beq.n	8004130 <PE_SubStateMachine_VconnSwap+0x120>
 800412a:	2101      	movs	r1, #1
 800412c:	7c20      	ldrb	r0, [r4, #16]
 800412e:	4790      	blx	r2
 8004130:	20a1      	movs	r0, #161	@ 0xa1
 8004132:	7460      	strb	r0, [r4, #17]
 8004134:	2000      	movs	r0, #0
 8004136:	495e      	ldr	r1, [pc, #376]	@ (80042b0 <.text_14>)
 8004138:	5460      	strb	r0, [r4, r1]
 800413a:	e097      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 800413c:	2000      	movs	r0, #0
 800413e:	9000      	str	r0, [sp, #0]
 8004140:	2303      	movs	r3, #3
 8004142:	2206      	movs	r2, #6
 8004144:	2100      	movs	r1, #0
 8004146:	0020      	movs	r0, r4
 8004148:	f7fd fb16 	bl	8001778 <PE_Send_CtrlMessage>
 800414c:	2800      	cmp	r0, #0
 800414e:	d1f4      	bne.n	800413a <PE_SubStateMachine_VconnSwap+0x12a>
 8004150:	6960      	ldr	r0, [r4, #20]
 8004152:	4006      	ands	r6, r0
 8004154:	6166      	str	r6, [r4, #20]
 8004156:	2142      	movs	r1, #66	@ 0x42
 8004158:	e076      	b.n	8004248 <PE_SubStateMachine_VconnSwap+0x238>
 800415a:	2000      	movs	r0, #0
 800415c:	9000      	str	r0, [sp, #0]
 800415e:	23a3      	movs	r3, #163	@ 0xa3
 8004160:	220b      	movs	r2, #11
 8004162:	2100      	movs	r1, #0
 8004164:	0020      	movs	r0, r4
 8004166:	f7fd fb07 	bl	8001778 <PE_Send_CtrlMessage>
 800416a:	2800      	cmp	r0, #0
 800416c:	d1e5      	bne.n	800413a <PE_SubStateMachine_VconnSwap+0x12a>
 800416e:	6960      	ldr	r0, [r4, #20]
 8004170:	02e9      	lsls	r1, r5, #11
 8004172:	4301      	orrs	r1, r0
 8004174:	6161      	str	r1, [r4, #20]
 8004176:	484f      	ldr	r0, [pc, #316]	@ (80042b4 <.text_15>)
 8004178:	83e0      	strh	r0, [r4, #30]
 800417a:	251b      	movs	r5, #27
 800417c:	213e      	movs	r1, #62	@ 0x3e
 800417e:	e063      	b.n	8004248 <PE_SubStateMachine_VconnSwap+0x238>
 8004180:	780a      	ldrb	r2, [r1, #0]
 8004182:	2a11      	cmp	r2, #17
 8004184:	d155      	bne.n	8004232 <PE_SubStateMachine_VconnSwap+0x222>
 8004186:	8ea2      	ldrh	r2, [r4, #52]	@ 0x34
 8004188:	23f0      	movs	r3, #240	@ 0xf0
 800418a:	021b      	lsls	r3, r3, #8
 800418c:	4013      	ands	r3, r2
 800418e:	d150      	bne.n	8004232 <PE_SubStateMachine_VconnSwap+0x222>
 8004190:	06d2      	lsls	r2, r2, #27
 8004192:	0ed2      	lsrs	r2, r2, #27
 8004194:	2a03      	cmp	r2, #3
 8004196:	d006      	beq.n	80041a6 <PE_SubStateMachine_VconnSwap+0x196>
 8004198:	2a04      	cmp	r2, #4
 800419a:	d024      	beq.n	80041e6 <PE_SubStateMachine_VconnSwap+0x1d6>
 800419c:	2a0c      	cmp	r2, #12
 800419e:	d014      	beq.n	80041ca <PE_SubStateMachine_VconnSwap+0x1ba>
 80041a0:	2a10      	cmp	r2, #16
 80041a2:	d02e      	beq.n	8004202 <PE_SubStateMachine_VconnSwap+0x1f2>
 80041a4:	e045      	b.n	8004232 <PE_SubStateMachine_VconnSwap+0x222>
 80041a6:	6862      	ldr	r2, [r4, #4]
 80041a8:	6812      	ldr	r2, [r2, #0]
 80041aa:	0413      	lsls	r3, r2, #16
 80041ac:	0fdb      	lsrs	r3, r3, #31
 80041ae:	d001      	beq.n	80041b4 <PE_SubStateMachine_VconnSwap+0x1a4>
 80041b0:	229f      	movs	r2, #159	@ 0x9f
 80041b2:	e000      	b.n	80041b6 <PE_SubStateMachine_VconnSwap+0x1a6>
 80041b4:	22a0      	movs	r2, #160	@ 0xa0
 80041b6:	7462      	strb	r2, [r4, #17]
 80041b8:	780a      	ldrb	r2, [r1, #0]
 80041ba:	2a14      	cmp	r2, #20
 80041bc:	d003      	beq.n	80041c6 <PE_SubStateMachine_VconnSwap+0x1b6>
 80041be:	7008      	strb	r0, [r1, #0]
 80041c0:	0020      	movs	r0, r4
 80041c2:	f7fc fcfc 	bl	8000bbe <PE_Clear_RxEvent>
 80041c6:	213f      	movs	r1, #63	@ 0x3f
 80041c8:	e030      	b.n	800422c <PE_SubStateMachine_VconnSwap+0x21c>
 80041ca:	6962      	ldr	r2, [r4, #20]
 80041cc:	4032      	ands	r2, r6
 80041ce:	6162      	str	r2, [r4, #20]
 80041d0:	7467      	strb	r7, [r4, #17]
 80041d2:	2500      	movs	r5, #0
 80041d4:	780a      	ldrb	r2, [r1, #0]
 80041d6:	2a14      	cmp	r2, #20
 80041d8:	d003      	beq.n	80041e2 <PE_SubStateMachine_VconnSwap+0x1d2>
 80041da:	7008      	strb	r0, [r1, #0]
 80041dc:	0020      	movs	r0, r4
 80041de:	f7fc fcee 	bl	8000bbe <PE_Clear_RxEvent>
 80041e2:	2140      	movs	r1, #64	@ 0x40
 80041e4:	e022      	b.n	800422c <PE_SubStateMachine_VconnSwap+0x21c>
 80041e6:	6962      	ldr	r2, [r4, #20]
 80041e8:	4032      	ands	r2, r6
 80041ea:	6162      	str	r2, [r4, #20]
 80041ec:	7467      	strb	r7, [r4, #17]
 80041ee:	2500      	movs	r5, #0
 80041f0:	780a      	ldrb	r2, [r1, #0]
 80041f2:	2a14      	cmp	r2, #20
 80041f4:	d003      	beq.n	80041fe <PE_SubStateMachine_VconnSwap+0x1ee>
 80041f6:	7008      	strb	r0, [r1, #0]
 80041f8:	0020      	movs	r0, r4
 80041fa:	f7fc fce0 	bl	8000bbe <PE_Clear_RxEvent>
 80041fe:	2141      	movs	r1, #65	@ 0x41
 8004200:	e014      	b.n	800422c <PE_SubStateMachine_VconnSwap+0x21c>
 8004202:	6862      	ldr	r2, [r4, #4]
 8004204:	6812      	ldr	r2, [r2, #0]
 8004206:	0413      	lsls	r3, r2, #16
 8004208:	0fdb      	lsrs	r3, r3, #31
 800420a:	d102      	bne.n	8004212 <PE_SubStateMachine_VconnSwap+0x202>
 800420c:	22a4      	movs	r2, #164	@ 0xa4
 800420e:	7462      	strb	r2, [r4, #17]
 8004210:	e004      	b.n	800421c <PE_SubStateMachine_VconnSwap+0x20c>
 8004212:	6962      	ldr	r2, [r4, #20]
 8004214:	4032      	ands	r2, r6
 8004216:	6162      	str	r2, [r4, #20]
 8004218:	7467      	strb	r7, [r4, #17]
 800421a:	2500      	movs	r5, #0
 800421c:	780a      	ldrb	r2, [r1, #0]
 800421e:	2a14      	cmp	r2, #20
 8004220:	d003      	beq.n	800422a <PE_SubStateMachine_VconnSwap+0x21a>
 8004222:	7008      	strb	r0, [r1, #0]
 8004224:	0020      	movs	r0, r4
 8004226:	f7fc fcca 	bl	8000bbe <PE_Clear_RxEvent>
 800422a:	2143      	movs	r1, #67	@ 0x43
 800422c:	7c20      	ldrb	r0, [r4, #16]
 800422e:	f7fc fa5b 	bl	80006e8 <USBPD_PE_Notification>
 8004232:	8be0      	ldrh	r0, [r4, #30]
 8004234:	2180      	movs	r1, #128	@ 0x80
 8004236:	0209      	lsls	r1, r1, #8
 8004238:	4288      	cmp	r0, r1
 800423a:	d117      	bne.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 800423c:	6960      	ldr	r0, [r4, #20]
 800423e:	4006      	ands	r6, r0
 8004240:	6166      	str	r6, [r4, #20]
 8004242:	7467      	strb	r7, [r4, #17]
 8004244:	2500      	movs	r5, #0
 8004246:	211c      	movs	r1, #28
 8004248:	7c20      	ldrb	r0, [r4, #16]
 800424a:	f7fc fa4d 	bl	80006e8 <USBPD_PE_Notification>
 800424e:	e00d      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 8004250:	68a0      	ldr	r0, [r4, #8]
 8004252:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8004254:	2a00      	cmp	r2, #0
 8004256:	d002      	beq.n	800425e <PE_SubStateMachine_VconnSwap+0x24e>
 8004258:	2101      	movs	r1, #1
 800425a:	7c20      	ldrb	r0, [r4, #16]
 800425c:	4790      	blx	r2
 800425e:	6960      	ldr	r0, [r4, #20]
 8004260:	4006      	ands	r6, r0
 8004262:	6166      	str	r6, [r4, #20]
 8004264:	7467      	strb	r7, [r4, #17]
 8004266:	2500      	movs	r5, #0
 8004268:	4813      	ldr	r0, [pc, #76]	@ (80042b8 <.text_16>)
 800426a:	8460      	strh	r0, [r4, #34]	@ 0x22
 800426c:	0028      	movs	r0, r5
 800426e:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004270 <PE_ExtRevisionInteroperability_Cable>:
 8004270:	b538      	push	{r3, r4, r5, lr}
 8004272:	000a      	movs	r2, r1
 8004274:	6843      	ldr	r3, [r0, #4]
 8004276:	681c      	ldr	r4, [r3, #0]
 8004278:	2103      	movs	r1, #3
 800427a:	2503      	movs	r5, #3
 800427c:	4025      	ands	r5, r4
 800427e:	42aa      	cmp	r2, r5
 8004280:	d300      	bcc.n	8004284 <PE_ExtRevisionInteroperability_Cable+0x14>
 8004282:	002a      	movs	r2, r5
 8004284:	4d06      	ldr	r5, [pc, #24]	@ (80042a0 <.text_10>)
 8004286:	4025      	ands	r5, r4
 8004288:	0694      	lsls	r4, r2, #26
 800428a:	068a      	lsls	r2, r1, #26
 800428c:	4022      	ands	r2, r4
 800428e:	432a      	orrs	r2, r5
 8004290:	601a      	str	r2, [r3, #0]
 8004292:	0e92      	lsrs	r2, r2, #26
 8004294:	4011      	ands	r1, r2
 8004296:	7c00      	ldrb	r0, [r0, #16]
 8004298:	f001 fb85 	bl	80059a6 <USBPD_PRL_CBL_SetHeaderSpecification>
 800429c:	bd31      	pop	{r0, r4, r5, pc}
	...

080042a0 <.text_10>:
 80042a0:	f3ffffff 	.word	0xf3ffffff

080042a4 <.text_11>:
 80042a4:	ffffefff 	.word	0xffffefff

080042a8 <.text_12>:
 80042a8:	00008096 	.word	0x00008096

080042ac <.text_13>:
 80042ac:	0000f01f 	.word	0x0000f01f

080042b0 <.text_14>:
 80042b0:	00000262 	.word	0x00000262

080042b4 <.text_15>:
 80042b4:	0000801b 	.word	0x0000801b

080042b8 <.text_16>:
 80042b8:	0000802d 	.word	0x0000802d

080042bc <USBPD_PE_SVDM_RequestIdentity>:
 80042bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042be:	000a      	movs	r2, r1
 80042c0:	49aa      	ldr	r1, [pc, #680]	@ (800456c <.text_8>)
 80042c2:	0083      	lsls	r3, r0, #2
 80042c4:	58cb      	ldr	r3, [r1, r3]
 80042c6:	2110      	movs	r1, #16
 80042c8:	2401      	movs	r4, #1
 80042ca:	681d      	ldr	r5, [r3, #0]
 80042cc:	686d      	ldr	r5, [r5, #4]
 80042ce:	0a6d      	lsrs	r5, r5, #9
 80042d0:	4025      	ands	r5, r4
 80042d2:	d004      	beq.n	80042de <USBPD_PE_SVDM_RequestIdentity+0x22>
 80042d4:	68dd      	ldr	r5, [r3, #12]
 80042d6:	2d00      	cmp	r5, #0
 80042d8:	d001      	beq.n	80042de <USBPD_PE_SVDM_RequestIdentity+0x22>
 80042da:	2a02      	cmp	r2, #2
 80042dc:	d101      	bne.n	80042e2 <USBPD_PE_SVDM_RequestIdentity+0x26>
 80042de:	2102      	movs	r1, #2
 80042e0:	e02d      	b.n	800433e <USBPD_PE_SVDM_RequestIdentity+0x82>
 80042e2:	2532      	movs	r5, #50	@ 0x32
 80042e4:	5d5d      	ldrb	r5, [r3, r5]
 80042e6:	2d00      	cmp	r5, #0
 80042e8:	d104      	bne.n	80042f4 <USBPD_PE_SVDM_RequestIdentity+0x38>
 80042ea:	685d      	ldr	r5, [r3, #4]
 80042ec:	682d      	ldr	r5, [r5, #0]
 80042ee:	0b2d      	lsrs	r5, r5, #12
 80042f0:	402c      	ands	r4, r5
 80042f2:	d101      	bne.n	80042f8 <USBPD_PE_SVDM_RequestIdentity+0x3c>
 80042f4:	2103      	movs	r1, #3
 80042f6:	e022      	b.n	800433e <USBPD_PE_SVDM_RequestIdentity+0x82>
 80042f8:	2433      	movs	r4, #51	@ 0x33
 80042fa:	551a      	strb	r2, [r3, r4]
 80042fc:	2507      	movs	r5, #7
 80042fe:	2a00      	cmp	r2, #0
 8004300:	d002      	beq.n	8004308 <USBPD_PE_SVDM_RequestIdentity+0x4c>
 8004302:	2a01      	cmp	r2, #1
 8004304:	d008      	beq.n	8004318 <USBPD_PE_SVDM_RequestIdentity+0x5c>
 8004306:	e01a      	b.n	800433e <USBPD_PE_SVDM_RequestIdentity+0x82>
 8004308:	685a      	ldr	r2, [r3, #4]
 800430a:	6812      	ldr	r2, [r2, #0]
 800430c:	0a12      	lsrs	r2, r2, #8
 800430e:	4015      	ands	r5, r2
 8004310:	2d03      	cmp	r5, #3
 8004312:	d114      	bne.n	800433e <USBPD_PE_SVDM_RequestIdentity+0x82>
 8004314:	217d      	movs	r1, #125	@ 0x7d
 8004316:	e00c      	b.n	8004332 <USBPD_PE_SVDM_RequestIdentity+0x76>
 8004318:	685a      	ldr	r2, [r3, #4]
 800431a:	6812      	ldr	r2, [r2, #0]
 800431c:	4eab      	ldr	r6, [pc, #684]	@ (80045cc <.text_10>)
 800431e:	4016      	ands	r6, r2
 8004320:	2782      	movs	r7, #130	@ 0x82
 8004322:	007f      	lsls	r7, r7, #1
 8004324:	42be      	cmp	r6, r7
 8004326:	d003      	beq.n	8004330 <USBPD_PE_SVDM_RequestIdentity+0x74>
 8004328:	0a12      	lsrs	r2, r2, #8
 800432a:	4015      	ands	r5, r2
 800432c:	2d03      	cmp	r5, #3
 800432e:	d106      	bne.n	800433e <USBPD_PE_SVDM_RequestIdentity+0x82>
 8004330:	2105      	movs	r1, #5
 8004332:	2232      	movs	r2, #50	@ 0x32
 8004334:	5499      	strb	r1, [r3, r2]
 8004336:	6899      	ldr	r1, [r3, #8]
 8004338:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800433a:	4788      	blx	r1
 800433c:	2100      	movs	r1, #0
 800433e:	0008      	movs	r0, r1
 8004340:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004342 <USBPD_PE_SVDM_RequestSVID>:
 8004342:	b570      	push	{r4, r5, r6, lr}
 8004344:	000a      	movs	r2, r1
 8004346:	4989      	ldr	r1, [pc, #548]	@ (800456c <.text_8>)
 8004348:	0083      	lsls	r3, r0, #2
 800434a:	58cb      	ldr	r3, [r1, r3]
 800434c:	2110      	movs	r1, #16
 800434e:	68dc      	ldr	r4, [r3, #12]
 8004350:	2c00      	cmp	r4, #0
 8004352:	d001      	beq.n	8004358 <USBPD_PE_SVDM_RequestSVID+0x16>
 8004354:	2a02      	cmp	r2, #2
 8004356:	d101      	bne.n	800435c <USBPD_PE_SVDM_RequestSVID+0x1a>
 8004358:	2102      	movs	r1, #2
 800435a:	e020      	b.n	800439e <USBPD_PE_SVDM_RequestSVID+0x5c>
 800435c:	2432      	movs	r4, #50	@ 0x32
 800435e:	5d1c      	ldrb	r4, [r3, r4]
 8004360:	2c00      	cmp	r4, #0
 8004362:	d105      	bne.n	8004370 <USBPD_PE_SVDM_RequestSVID+0x2e>
 8004364:	685c      	ldr	r4, [r3, #4]
 8004366:	6825      	ldr	r5, [r4, #0]
 8004368:	2401      	movs	r4, #1
 800436a:	0b2e      	lsrs	r6, r5, #12
 800436c:	4026      	ands	r6, r4
 800436e:	d101      	bne.n	8004374 <USBPD_PE_SVDM_RequestSVID+0x32>
 8004370:	2103      	movs	r1, #3
 8004372:	e014      	b.n	800439e <USBPD_PE_SVDM_RequestSVID+0x5c>
 8004374:	056d      	lsls	r5, r5, #21
 8004376:	0f6d      	lsrs	r5, r5, #29
 8004378:	2d03      	cmp	r5, #3
 800437a:	d110      	bne.n	800439e <USBPD_PE_SVDM_RequestSVID+0x5c>
 800437c:	2533      	movs	r5, #51	@ 0x33
 800437e:	555a      	strb	r2, [r3, r5]
 8004380:	257f      	movs	r5, #127	@ 0x7f
 8004382:	2632      	movs	r6, #50	@ 0x32
 8004384:	559d      	strb	r5, [r3, r6]
 8004386:	2a00      	cmp	r2, #0
 8004388:	d005      	beq.n	8004396 <USBPD_PE_SVDM_RequestSVID+0x54>
 800438a:	2a01      	cmp	r2, #1
 800438c:	d107      	bne.n	800439e <USBPD_PE_SVDM_RequestSVID+0x5c>
 800438e:	695a      	ldr	r2, [r3, #20]
 8004390:	0c12      	lsrs	r2, r2, #16
 8004392:	4014      	ands	r4, r2
 8004394:	d003      	beq.n	800439e <USBPD_PE_SVDM_RequestSVID+0x5c>
 8004396:	6899      	ldr	r1, [r3, #8]
 8004398:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800439a:	4788      	blx	r1
 800439c:	2100      	movs	r1, #0
 800439e:	0008      	movs	r0, r1
 80043a0:	bd70      	pop	{r4, r5, r6, pc}

080043a2 <USBPD_PE_SVDM_RequestMode>:
 80043a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043a4:	000b      	movs	r3, r1
 80043a6:	4971      	ldr	r1, [pc, #452]	@ (800456c <.text_8>)
 80043a8:	0084      	lsls	r4, r0, #2
 80043aa:	590c      	ldr	r4, [r1, r4]
 80043ac:	2110      	movs	r1, #16
 80043ae:	68e5      	ldr	r5, [r4, #12]
 80043b0:	2d00      	cmp	r5, #0
 80043b2:	d001      	beq.n	80043b8 <USBPD_PE_SVDM_RequestMode+0x16>
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d101      	bne.n	80043bc <USBPD_PE_SVDM_RequestMode+0x1a>
 80043b8:	2102      	movs	r1, #2
 80043ba:	e023      	b.n	8004404 <USBPD_PE_SVDM_RequestMode+0x62>
 80043bc:	2532      	movs	r5, #50	@ 0x32
 80043be:	5d65      	ldrb	r5, [r4, r5]
 80043c0:	2d00      	cmp	r5, #0
 80043c2:	d105      	bne.n	80043d0 <USBPD_PE_SVDM_RequestMode+0x2e>
 80043c4:	6865      	ldr	r5, [r4, #4]
 80043c6:	682e      	ldr	r6, [r5, #0]
 80043c8:	2501      	movs	r5, #1
 80043ca:	0b37      	lsrs	r7, r6, #12
 80043cc:	402f      	ands	r7, r5
 80043ce:	d101      	bne.n	80043d4 <USBPD_PE_SVDM_RequestMode+0x32>
 80043d0:	2103      	movs	r1, #3
 80043d2:	e017      	b.n	8004404 <USBPD_PE_SVDM_RequestMode+0x62>
 80043d4:	0576      	lsls	r6, r6, #21
 80043d6:	0f76      	lsrs	r6, r6, #29
 80043d8:	2e03      	cmp	r6, #3
 80043da:	d113      	bne.n	8004404 <USBPD_PE_SVDM_RequestMode+0x62>
 80043dc:	2633      	movs	r6, #51	@ 0x33
 80043de:	55a3      	strb	r3, [r4, r6]
 80043e0:	2681      	movs	r6, #129	@ 0x81
 80043e2:	2732      	movs	r7, #50	@ 0x32
 80043e4:	55e6      	strb	r6, [r4, r7]
 80043e6:	2696      	movs	r6, #150	@ 0x96
 80043e8:	00b6      	lsls	r6, r6, #2
 80043ea:	53a2      	strh	r2, [r4, r6]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d005      	beq.n	80043fc <USBPD_PE_SVDM_RequestMode+0x5a>
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d107      	bne.n	8004404 <USBPD_PE_SVDM_RequestMode+0x62>
 80043f4:	6962      	ldr	r2, [r4, #20]
 80043f6:	0c12      	lsrs	r2, r2, #16
 80043f8:	4015      	ands	r5, r2
 80043fa:	d003      	beq.n	8004404 <USBPD_PE_SVDM_RequestMode+0x62>
 80043fc:	68a1      	ldr	r1, [r4, #8]
 80043fe:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004400:	4788      	blx	r1
 8004402:	2100      	movs	r1, #0
 8004404:	0008      	movs	r0, r1
 8004406:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004408 <USBPD_PE_SVDM_RequestModeEnter>:
 8004408:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 800440a:	4858      	ldr	r0, [pc, #352]	@ (800456c <.text_8>)
 800440c:	466c      	mov	r4, sp
 800440e:	7824      	ldrb	r4, [r4, #0]
 8004410:	00a4      	lsls	r4, r4, #2
 8004412:	5904      	ldr	r4, [r0, r4]
 8004414:	2010      	movs	r0, #16
 8004416:	68e5      	ldr	r5, [r4, #12]
 8004418:	2d00      	cmp	r5, #0
 800441a:	d101      	bne.n	8004420 <USBPD_PE_SVDM_RequestModeEnter+0x18>
 800441c:	2002      	movs	r0, #2
 800441e:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 8004420:	2532      	movs	r5, #50	@ 0x32
 8004422:	5d65      	ldrb	r5, [r4, r5]
 8004424:	2d00      	cmp	r5, #0
 8004426:	d105      	bne.n	8004434 <USBPD_PE_SVDM_RequestModeEnter+0x2c>
 8004428:	6865      	ldr	r5, [r4, #4]
 800442a:	682e      	ldr	r6, [r5, #0]
 800442c:	2501      	movs	r5, #1
 800442e:	0b37      	lsrs	r7, r6, #12
 8004430:	402f      	ands	r7, r5
 8004432:	d101      	bne.n	8004438 <USBPD_PE_SVDM_RequestModeEnter+0x30>
 8004434:	2003      	movs	r0, #3
 8004436:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 8004438:	27e1      	movs	r7, #225	@ 0xe1
 800443a:	00ff      	lsls	r7, r7, #3
 800443c:	4037      	ands	r7, r6
 800443e:	26c2      	movs	r6, #194	@ 0xc2
 8004440:	00b6      	lsls	r6, r6, #2
 8004442:	42b7      	cmp	r7, r6
 8004444:	d11e      	bne.n	8004484 <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 8004446:	2633      	movs	r6, #51	@ 0x33
 8004448:	55a1      	strb	r1, [r4, r6]
 800444a:	2682      	movs	r6, #130	@ 0x82
 800444c:	2732      	movs	r7, #50	@ 0x32
 800444e:	55e6      	strb	r6, [r4, r7]
 8004450:	2696      	movs	r6, #150	@ 0x96
 8004452:	00b6      	lsls	r6, r6, #2
 8004454:	53a2      	strh	r2, [r4, r6]
 8004456:	6966      	ldr	r6, [r4, #20]
 8004458:	4aaf      	ldr	r2, [pc, #700]	@ (8004718 <.text_13>)
 800445a:	4032      	ands	r2, r6
 800445c:	019e      	lsls	r6, r3, #6
 800445e:	23e0      	movs	r3, #224	@ 0xe0
 8004460:	005b      	lsls	r3, r3, #1
 8004462:	4033      	ands	r3, r6
 8004464:	4313      	orrs	r3, r2
 8004466:	6163      	str	r3, [r4, #20]
 8004468:	2900      	cmp	r1, #0
 800446a:	d005      	beq.n	8004478 <USBPD_PE_SVDM_RequestModeEnter+0x70>
 800446c:	2902      	cmp	r1, #2
 800446e:	d000      	beq.n	8004472 <USBPD_PE_SVDM_RequestModeEnter+0x6a>
 8004470:	d208      	bcs.n	8004484 <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 8004472:	0c19      	lsrs	r1, r3, #16
 8004474:	400d      	ands	r5, r1
 8004476:	d005      	beq.n	8004484 <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 8004478:	4668      	mov	r0, sp
 800447a:	7800      	ldrb	r0, [r0, #0]
 800447c:	68a1      	ldr	r1, [r4, #8]
 800447e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004480:	4788      	blx	r1
 8004482:	2000      	movs	r0, #0
 8004484:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004486 <USBPD_PE_SVDM_RequestModeExit>:
 8004486:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 8004488:	4838      	ldr	r0, [pc, #224]	@ (800456c <.text_8>)
 800448a:	466c      	mov	r4, sp
 800448c:	7824      	ldrb	r4, [r4, #0]
 800448e:	00a4      	lsls	r4, r4, #2
 8004490:	5904      	ldr	r4, [r0, r4]
 8004492:	2010      	movs	r0, #16
 8004494:	68e5      	ldr	r5, [r4, #12]
 8004496:	2d00      	cmp	r5, #0
 8004498:	d101      	bne.n	800449e <USBPD_PE_SVDM_RequestModeExit+0x18>
 800449a:	2002      	movs	r0, #2
 800449c:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 800449e:	2532      	movs	r5, #50	@ 0x32
 80044a0:	5d65      	ldrb	r5, [r4, r5]
 80044a2:	2d00      	cmp	r5, #0
 80044a4:	d105      	bne.n	80044b2 <USBPD_PE_SVDM_RequestModeExit+0x2c>
 80044a6:	6865      	ldr	r5, [r4, #4]
 80044a8:	682e      	ldr	r6, [r5, #0]
 80044aa:	2501      	movs	r5, #1
 80044ac:	0b37      	lsrs	r7, r6, #12
 80044ae:	402f      	ands	r7, r5
 80044b0:	d101      	bne.n	80044b6 <USBPD_PE_SVDM_RequestModeExit+0x30>
 80044b2:	2003      	movs	r0, #3
 80044b4:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80044b6:	27e1      	movs	r7, #225	@ 0xe1
 80044b8:	00ff      	lsls	r7, r7, #3
 80044ba:	4037      	ands	r7, r6
 80044bc:	26c2      	movs	r6, #194	@ 0xc2
 80044be:	00b6      	lsls	r6, r6, #2
 80044c0:	42b7      	cmp	r7, r6
 80044c2:	d11e      	bne.n	8004502 <USBPD_PE_SVDM_RequestModeExit+0x7c>
 80044c4:	2633      	movs	r6, #51	@ 0x33
 80044c6:	55a1      	strb	r1, [r4, r6]
 80044c8:	2683      	movs	r6, #131	@ 0x83
 80044ca:	2732      	movs	r7, #50	@ 0x32
 80044cc:	55e6      	strb	r6, [r4, r7]
 80044ce:	2696      	movs	r6, #150	@ 0x96
 80044d0:	00b6      	lsls	r6, r6, #2
 80044d2:	53a2      	strh	r2, [r4, r6]
 80044d4:	6966      	ldr	r6, [r4, #20]
 80044d6:	4a90      	ldr	r2, [pc, #576]	@ (8004718 <.text_13>)
 80044d8:	4032      	ands	r2, r6
 80044da:	019e      	lsls	r6, r3, #6
 80044dc:	23e0      	movs	r3, #224	@ 0xe0
 80044de:	005b      	lsls	r3, r3, #1
 80044e0:	4033      	ands	r3, r6
 80044e2:	4313      	orrs	r3, r2
 80044e4:	6163      	str	r3, [r4, #20]
 80044e6:	2900      	cmp	r1, #0
 80044e8:	d005      	beq.n	80044f6 <USBPD_PE_SVDM_RequestModeExit+0x70>
 80044ea:	2902      	cmp	r1, #2
 80044ec:	d000      	beq.n	80044f0 <USBPD_PE_SVDM_RequestModeExit+0x6a>
 80044ee:	d208      	bcs.n	8004502 <USBPD_PE_SVDM_RequestModeExit+0x7c>
 80044f0:	0c19      	lsrs	r1, r3, #16
 80044f2:	400d      	ands	r5, r1
 80044f4:	d005      	beq.n	8004502 <USBPD_PE_SVDM_RequestModeExit+0x7c>
 80044f6:	4668      	mov	r0, sp
 80044f8:	7800      	ldrb	r0, [r0, #0]
 80044fa:	68a1      	ldr	r1, [r4, #8]
 80044fc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80044fe:	4788      	blx	r1
 8004500:	2000      	movs	r0, #0
 8004502:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004504 <USBPD_PE_SVDM_RequestSpecific>:
 8004504:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 8004506:	4819      	ldr	r0, [pc, #100]	@ (800456c <.text_8>)
 8004508:	466c      	mov	r4, sp
 800450a:	7824      	ldrb	r4, [r4, #0]
 800450c:	00a4      	lsls	r4, r4, #2
 800450e:	5904      	ldr	r4, [r0, r4]
 8004510:	2010      	movs	r0, #16
 8004512:	68e5      	ldr	r5, [r4, #12]
 8004514:	2d00      	cmp	r5, #0
 8004516:	d101      	bne.n	800451c <USBPD_PE_SVDM_RequestSpecific+0x18>
 8004518:	2002      	movs	r0, #2
 800451a:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 800451c:	2532      	movs	r5, #50	@ 0x32
 800451e:	5d65      	ldrb	r5, [r4, r5]
 8004520:	2d00      	cmp	r5, #0
 8004522:	d105      	bne.n	8004530 <USBPD_PE_SVDM_RequestSpecific+0x2c>
 8004524:	6865      	ldr	r5, [r4, #4]
 8004526:	682d      	ldr	r5, [r5, #0]
 8004528:	2601      	movs	r6, #1
 800452a:	0b2f      	lsrs	r7, r5, #12
 800452c:	4037      	ands	r7, r6
 800452e:	d101      	bne.n	8004534 <USBPD_PE_SVDM_RequestSpecific+0x30>
 8004530:	2003      	movs	r0, #3
 8004532:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 8004534:	6967      	ldr	r7, [r4, #20]
 8004536:	0c3f      	lsrs	r7, r7, #16
 8004538:	403e      	ands	r6, r7
 800453a:	d101      	bne.n	8004540 <USBPD_PE_SVDM_RequestSpecific+0x3c>
 800453c:	000e      	movs	r6, r1
 800453e:	d113      	bne.n	8004568 <USBPD_PE_SVDM_RequestSpecific+0x64>
 8004540:	056d      	lsls	r5, r5, #21
 8004542:	0f6d      	lsrs	r5, r5, #29
 8004544:	2d03      	cmp	r5, #3
 8004546:	d10f      	bne.n	8004568 <USBPD_PE_SVDM_RequestSpecific+0x64>
 8004548:	2033      	movs	r0, #51	@ 0x33
 800454a:	5421      	strb	r1, [r4, r0]
 800454c:	2085      	movs	r0, #133	@ 0x85
 800454e:	2132      	movs	r1, #50	@ 0x32
 8004550:	5460      	strb	r0, [r4, r1]
 8004552:	2095      	movs	r0, #149	@ 0x95
 8004554:	0080      	lsls	r0, r0, #2
 8004556:	1820      	adds	r0, r4, r0
 8004558:	6002      	str	r2, [r0, #0]
 800455a:	8083      	strh	r3, [r0, #4]
 800455c:	4668      	mov	r0, sp
 800455e:	7800      	ldrb	r0, [r0, #0]
 8004560:	68a1      	ldr	r1, [r4, #8]
 8004562:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004564:	4788      	blx	r1
 8004566:	2000      	movs	r0, #0
 8004568:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
	...

0800456c <.text_8>:
 800456c:	2000027c 	.word	0x2000027c

08004570 <USBPD_PE_SVDM_RequestAttention>:
 8004570:	b538      	push	{r3, r4, r5, lr}
 8004572:	000b      	movs	r3, r1
 8004574:	4969      	ldr	r1, [pc, #420]	@ (800471c <.text_14>)
 8004576:	0084      	lsls	r4, r0, #2
 8004578:	590d      	ldr	r5, [r1, r4]
 800457a:	2110      	movs	r1, #16
 800457c:	68ec      	ldr	r4, [r5, #12]
 800457e:	2c00      	cmp	r4, #0
 8004580:	d001      	beq.n	8004586 <USBPD_PE_SVDM_RequestAttention+0x16>
 8004582:	2b00      	cmp	r3, #0
 8004584:	d001      	beq.n	800458a <USBPD_PE_SVDM_RequestAttention+0x1a>
 8004586:	2102      	movs	r1, #2
 8004588:	e01e      	b.n	80045c8 <USBPD_PE_SVDM_RequestAttention+0x58>
 800458a:	2332      	movs	r3, #50	@ 0x32
 800458c:	5ceb      	ldrb	r3, [r5, r3]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d104      	bne.n	800459c <USBPD_PE_SVDM_RequestAttention+0x2c>
 8004592:	686b      	ldr	r3, [r5, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	04dc      	lsls	r4, r3, #19
 8004598:	0fe4      	lsrs	r4, r4, #31
 800459a:	d101      	bne.n	80045a0 <USBPD_PE_SVDM_RequestAttention+0x30>
 800459c:	2103      	movs	r1, #3
 800459e:	e013      	b.n	80045c8 <USBPD_PE_SVDM_RequestAttention+0x58>
 80045a0:	055b      	lsls	r3, r3, #21
 80045a2:	0f5b      	lsrs	r3, r3, #29
 80045a4:	2b03      	cmp	r3, #3
 80045a6:	d10f      	bne.n	80045c8 <USBPD_PE_SVDM_RequestAttention+0x58>
 80045a8:	2400      	movs	r4, #0
 80045aa:	2333      	movs	r3, #51	@ 0x33
 80045ac:	54ec      	strb	r4, [r5, r3]
 80045ae:	2184      	movs	r1, #132	@ 0x84
 80045b0:	2332      	movs	r3, #50	@ 0x32
 80045b2:	54e9      	strb	r1, [r5, r3]
 80045b4:	2195      	movs	r1, #149	@ 0x95
 80045b6:	0089      	lsls	r1, r1, #2
 80045b8:	1869      	adds	r1, r5, r1
 80045ba:	2306      	movs	r3, #6
 80045bc:	600b      	str	r3, [r1, #0]
 80045be:	808a      	strh	r2, [r1, #4]
 80045c0:	68a9      	ldr	r1, [r5, #8]
 80045c2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80045c4:	4788      	blx	r1
 80045c6:	2100      	movs	r1, #0
 80045c8:	0008      	movs	r0, r1
 80045ca:	bd32      	pop	{r1, r4, r5, pc}

080045cc <.text_10>:
 80045cc:	00000704 	.word	0x00000704

080045d0 <USBPD_PE_UVDM_RequestMessage>:
 80045d0:	b570      	push	{r4, r5, r6, lr}
 80045d2:	000a      	movs	r2, r1
 80045d4:	4951      	ldr	r1, [pc, #324]	@ (800471c <.text_14>)
 80045d6:	0083      	lsls	r3, r0, #2
 80045d8:	58cb      	ldr	r3, [r1, r3]
 80045da:	2110      	movs	r1, #16
 80045dc:	68dc      	ldr	r4, [r3, #12]
 80045de:	2c00      	cmp	r4, #0
 80045e0:	d101      	bne.n	80045e6 <USBPD_PE_UVDM_RequestMessage+0x16>
 80045e2:	2102      	movs	r1, #2
 80045e4:	e01d      	b.n	8004622 <USBPD_PE_UVDM_RequestMessage+0x52>
 80045e6:	2432      	movs	r4, #50	@ 0x32
 80045e8:	5d1c      	ldrb	r4, [r3, r4]
 80045ea:	2c00      	cmp	r4, #0
 80045ec:	d105      	bne.n	80045fa <USBPD_PE_UVDM_RequestMessage+0x2a>
 80045ee:	685c      	ldr	r4, [r3, #4]
 80045f0:	6824      	ldr	r4, [r4, #0]
 80045f2:	2501      	movs	r5, #1
 80045f4:	0b26      	lsrs	r6, r4, #12
 80045f6:	402e      	ands	r6, r5
 80045f8:	d101      	bne.n	80045fe <USBPD_PE_UVDM_RequestMessage+0x2e>
 80045fa:	2103      	movs	r1, #3
 80045fc:	e011      	b.n	8004622 <USBPD_PE_UVDM_RequestMessage+0x52>
 80045fe:	0be6      	lsrs	r6, r4, #15
 8004600:	4035      	ands	r5, r6
 8004602:	d101      	bne.n	8004608 <USBPD_PE_UVDM_RequestMessage+0x38>
 8004604:	0015      	movs	r5, r2
 8004606:	d10c      	bne.n	8004622 <USBPD_PE_UVDM_RequestMessage+0x52>
 8004608:	0564      	lsls	r4, r4, #21
 800460a:	0f64      	lsrs	r4, r4, #29
 800460c:	2c03      	cmp	r4, #3
 800460e:	d108      	bne.n	8004622 <USBPD_PE_UVDM_RequestMessage+0x52>
 8004610:	2133      	movs	r1, #51	@ 0x33
 8004612:	545a      	strb	r2, [r3, r1]
 8004614:	2186      	movs	r1, #134	@ 0x86
 8004616:	2232      	movs	r2, #50	@ 0x32
 8004618:	5499      	strb	r1, [r3, r2]
 800461a:	6899      	ldr	r1, [r3, #8]
 800461c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800461e:	4788      	blx	r1
 8004620:	2100      	movs	r1, #0
 8004622:	0008      	movs	r0, r1
 8004624:	bd70      	pop	{r4, r5, r6, pc}

08004626 <PE_Receive_SVDM>:
 8004626:	493e      	ldr	r1, [pc, #248]	@ (8004720 <.text_15>)
 8004628:	1842      	adds	r2, r0, r1
 800462a:	8e81      	ldrh	r1, [r0, #52]	@ 0x34
 800462c:	0449      	lsls	r1, r1, #17
 800462e:	0f49      	lsrs	r1, r1, #29
 8004630:	1e49      	subs	r1, r1, #1
 8004632:	7611      	strb	r1, [r2, #24]
 8004634:	2131      	movs	r1, #49	@ 0x31
 8004636:	5c41      	ldrb	r1, [r0, r1]
 8004638:	2900      	cmp	r1, #0
 800463a:	d000      	beq.n	800463e <PE_Receive_SVDM+0x18>
 800463c:	4770      	bx	lr
 800463e:	b570      	push	{r4, r5, r6, lr}
 8004640:	2300      	movs	r3, #0
 8004642:	e010      	b.n	8004666 <PE_Receive_SVDM+0x40>
 8004644:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8004646:	009c      	lsls	r4, r3, #2
 8004648:	1909      	adds	r1, r1, r4
 800464a:	798c      	ldrb	r4, [r1, #6]
 800464c:	79cd      	ldrb	r5, [r1, #7]
 800464e:	022d      	lsls	r5, r5, #8
 8004650:	1964      	adds	r4, r4, r5
 8004652:	7a0d      	ldrb	r5, [r1, #8]
 8004654:	042d      	lsls	r5, r5, #16
 8004656:	1964      	adds	r4, r4, r5
 8004658:	7a49      	ldrb	r1, [r1, #9]
 800465a:	0609      	lsls	r1, r1, #24
 800465c:	1861      	adds	r1, r4, r1
 800465e:	009c      	lsls	r4, r3, #2
 8004660:	5111      	str	r1, [r2, r4]
 8004662:	1c5b      	adds	r3, r3, #1
 8004664:	b2db      	uxtb	r3, r3
 8004666:	7e11      	ldrb	r1, [r2, #24]
 8004668:	428b      	cmp	r3, r1
 800466a:	dbeb      	blt.n	8004644 <PE_Receive_SVDM+0x1e>
 800466c:	0004      	movs	r4, r0
 800466e:	2503      	movs	r5, #3
 8004670:	4b2c      	ldr	r3, [pc, #176]	@ (8004724 <.text_16>)
 8004672:	482d      	ldr	r0, [pc, #180]	@ (8004728 <.text_17>)
 8004674:	2694      	movs	r6, #148	@ 0x94
 8004676:	00b6      	lsls	r6, r6, #2
 8004678:	5da6      	ldrb	r6, [r4, r6]
 800467a:	06f6      	lsls	r6, r6, #27
 800467c:	0ef6      	lsrs	r6, r6, #27
 800467e:	1e76      	subs	r6, r6, #1
 8004680:	d00d      	beq.n	800469e <PE_Receive_SVDM+0x78>
 8004682:	1e76      	subs	r6, r6, #1
 8004684:	d022      	beq.n	80046cc <PE_Receive_SVDM+0xa6>
 8004686:	1e76      	subs	r6, r6, #1
 8004688:	d025      	beq.n	80046d6 <PE_Receive_SVDM+0xb0>
 800468a:	1e76      	subs	r6, r6, #1
 800468c:	d028      	beq.n	80046e0 <PE_Receive_SVDM+0xba>
 800468e:	1e76      	subs	r6, r6, #1
 8004690:	d02b      	beq.n	80046ea <PE_Receive_SVDM+0xc4>
 8004692:	1e76      	subs	r6, r6, #1
 8004694:	d02e      	beq.n	80046f4 <PE_Receive_SVDM+0xce>
 8004696:	3e0a      	subs	r6, #10
 8004698:	2e0f      	cmp	r6, #15
 800469a:	d937      	bls.n	800470c <PE_Receive_SVDM+0xe6>
 800469c:	bd70      	pop	{r4, r5, r6, pc}
 800469e:	2150      	movs	r1, #80	@ 0x50
 80046a0:	7721      	strb	r1, [r4, #28]
 80046a2:	6861      	ldr	r1, [r4, #4]
 80046a4:	680a      	ldr	r2, [r1, #0]
 80046a6:	0693      	lsls	r3, r2, #26
 80046a8:	0fdb      	lsrs	r3, r3, #31
 80046aa:	2694      	movs	r6, #148	@ 0x94
 80046ac:	00b6      	lsls	r6, r6, #2
 80046ae:	59a6      	ldr	r6, [r4, r6]
 80046b0:	0b76      	lsrs	r6, r6, #13
 80046b2:	4035      	ands	r5, r6
 80046b4:	429d      	cmp	r5, r3
 80046b6:	da00      	bge.n	80046ba <PE_Receive_SVDM+0x94>
 80046b8:	002b      	movs	r3, r5
 80046ba:	2520      	movs	r5, #32
 80046bc:	43aa      	bics	r2, r5
 80046be:	015b      	lsls	r3, r3, #5
 80046c0:	402b      	ands	r3, r5
 80046c2:	4313      	orrs	r3, r2
 80046c4:	600b      	str	r3, [r1, #0]
 80046c6:	83e0      	strh	r0, [r4, #30]
 80046c8:	2075      	movs	r0, #117	@ 0x75
 80046ca:	e023      	b.n	8004714 <PE_Receive_SVDM+0xee>
 80046cc:	2152      	movs	r1, #82	@ 0x52
 80046ce:	7721      	strb	r1, [r4, #28]
 80046d0:	83e0      	strh	r0, [r4, #30]
 80046d2:	2076      	movs	r0, #118	@ 0x76
 80046d4:	e01e      	b.n	8004714 <PE_Receive_SVDM+0xee>
 80046d6:	2153      	movs	r1, #83	@ 0x53
 80046d8:	7721      	strb	r1, [r4, #28]
 80046da:	83e0      	strh	r0, [r4, #30]
 80046dc:	2078      	movs	r0, #120	@ 0x78
 80046de:	e019      	b.n	8004714 <PE_Receive_SVDM+0xee>
 80046e0:	2054      	movs	r0, #84	@ 0x54
 80046e2:	7720      	strb	r0, [r4, #28]
 80046e4:	83e3      	strh	r3, [r4, #30]
 80046e6:	2079      	movs	r0, #121	@ 0x79
 80046e8:	e014      	b.n	8004714 <PE_Receive_SVDM+0xee>
 80046ea:	2055      	movs	r0, #85	@ 0x55
 80046ec:	7720      	strb	r0, [r4, #28]
 80046ee:	83e3      	strh	r3, [r4, #30]
 80046f0:	207a      	movs	r0, #122	@ 0x7a
 80046f2:	e00f      	b.n	8004714 <PE_Receive_SVDM+0xee>
 80046f4:	68e0      	ldr	r0, [r4, #12]
 80046f6:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d005      	beq.n	8004708 <PE_Receive_SVDM+0xe2>
 80046fc:	2900      	cmp	r1, #0
 80046fe:	d000      	beq.n	8004702 <PE_Receive_SVDM+0xdc>
 8004700:	2101      	movs	r1, #1
 8004702:	6812      	ldr	r2, [r2, #0]
 8004704:	7c20      	ldrb	r0, [r4, #16]
 8004706:	4798      	blx	r3
 8004708:	7465      	strb	r5, [r4, #17]
 800470a:	bd70      	pop	{r4, r5, r6, pc}
 800470c:	215a      	movs	r1, #90	@ 0x5a
 800470e:	7721      	strb	r1, [r4, #28]
 8004710:	83e0      	strh	r0, [r4, #30]
 8004712:	207b      	movs	r0, #123	@ 0x7b
 8004714:	7460      	strb	r0, [r4, #17]
 8004716:	bd70      	pop	{r4, r5, r6, pc}

08004718 <.text_13>:
 8004718:	fffffe3f 	.word	0xfffffe3f

0800471c <.text_14>:
 800471c:	2000027c 	.word	0x2000027c

08004720 <.text_15>:
 8004720:	00000494 	.word	0x00000494

08004724 <.text_16>:
 8004724:	00008019 	.word	0x00008019

08004728 <.text_17>:
 8004728:	0000800f 	.word	0x0000800f

0800472c <PE_StateMachine_VDM>:
 800472c:	b5f2      	push	{r1, r4, r5, r6, r7, lr}
 800472e:	b09c      	sub	sp, #112	@ 0x70
 8004730:	0005      	movs	r5, r0
 8004732:	2002      	movs	r0, #2
 8004734:	9004      	str	r0, [sp, #16]
 8004736:	7c6a      	ldrb	r2, [r5, #17]
 8004738:	0010      	movs	r0, r2
 800473a:	3875      	subs	r0, #117	@ 0x75
 800473c:	2807      	cmp	r0, #7
 800473e:	d206      	bcs.n	800474e <__iar_annotation$$branch+0x4>
 8004740:	981c      	ldr	r0, [sp, #112]	@ 0x70
 8004742:	7800      	ldrb	r0, [r0, #0]
 8004744:	2814      	cmp	r0, #20
 8004746:	d002      	beq.n	800474e <__iar_annotation$$branch+0x4>
 8004748:	2002      	movs	r0, #2

0800474a <__iar_annotation$$branch>:
 800474a:	f000 febc 	bl	80054c6 <__iar_annotation$$branch+0xce4>
 800474e:	2094      	movs	r0, #148	@ 0x94
 8004750:	0080      	lsls	r0, r0, #2
 8004752:	182c      	adds	r4, r5, r0
 8004754:	210b      	movs	r1, #11
 8004756:	271e      	movs	r7, #30
 8004758:	201f      	movs	r0, #31
 800475a:	43c0      	mvns	r0, r0
 800475c:	26c0      	movs	r6, #192	@ 0xc0
 800475e:	43f6      	mvns	r6, r6
 8004760:	2a75      	cmp	r2, #117	@ 0x75
 8004762:	d041      	beq.n	80047e8 <__iar_annotation$$branch+0x6>
 8004764:	2a76      	cmp	r2, #118	@ 0x76
 8004766:	d100      	bne.n	800476a <__iar_annotation$$branch+0x20>
 8004768:	e0bb      	b.n	80048e2 <__iar_annotation$$branch+0x100>
 800476a:	2a77      	cmp	r2, #119	@ 0x77
 800476c:	d100      	bne.n	8004770 <__iar_annotation$$branch+0x26>
 800476e:	e144      	b.n	80049fa <__iar_annotation$$branch+0x218>
 8004770:	2a78      	cmp	r2, #120	@ 0x78
 8004772:	d100      	bne.n	8004776 <__iar_annotation$$branch+0x2c>
 8004774:	e1b4      	b.n	8004ae0 <__iar_annotation$$branch+0x2fe>
 8004776:	2a79      	cmp	r2, #121	@ 0x79
 8004778:	d100      	bne.n	800477c <__iar_annotation$$branch+0x32>
 800477a:	e216      	b.n	8004baa <__iar_annotation$$branch+0x3c8>
 800477c:	2a7a      	cmp	r2, #122	@ 0x7a
 800477e:	d100      	bne.n	8004782 <__iar_annotation$$branch+0x38>
 8004780:	e24b      	b.n	8004c1a <__iar_annotation$$branch+0x438>
 8004782:	2a7b      	cmp	r2, #123	@ 0x7b
 8004784:	d100      	bne.n	8004788 <__iar_annotation$$branch+0x3e>
 8004786:	e292      	b.n	8004cae <__iar_annotation$$branch+0x4cc>
 8004788:	2a7d      	cmp	r2, #125	@ 0x7d
 800478a:	d100      	bne.n	800478e <__iar_annotation$$branch+0x44>
 800478c:	e2e0      	b.n	8004d50 <__iar_annotation$$branch+0x56e>
 800478e:	2a7f      	cmp	r2, #127	@ 0x7f
 8004790:	d100      	bne.n	8004794 <__iar_annotation$$branch+0x4a>
 8004792:	e352      	b.n	8004e3a <__iar_annotation$$branch+0x658>
 8004794:	2a81      	cmp	r2, #129	@ 0x81
 8004796:	d100      	bne.n	800479a <__iar_annotation$$branch+0x50>
 8004798:	e3c2      	b.n	8004f20 <__iar_annotation$$branch+0x73e>
 800479a:	2a82      	cmp	r2, #130	@ 0x82
 800479c:	d101      	bne.n	80047a2 <__iar_annotation$$branch+0x4>

0800479e <__iar_annotation$$branch>:
 800479e:	f000 fc3b 	bl	8005018 <__iar_annotation$$branch+0x836>
 80047a2:	2a83      	cmp	r2, #131	@ 0x83
 80047a4:	d101      	bne.n	80047aa <__iar_annotation$$branch+0x4>

080047a6 <__iar_annotation$$branch>:
 80047a6:	f000 fcc9 	bl	800513c <__iar_annotation$$branch+0x95a>
 80047aa:	2a84      	cmp	r2, #132	@ 0x84
 80047ac:	d101      	bne.n	80047b2 <__iar_annotation$$branch+0x4>

080047ae <__iar_annotation$$branch>:
 80047ae:	f000 fe38 	bl	8005422 <__iar_annotation$$branch+0xc40>
 80047b2:	2a85      	cmp	r2, #133	@ 0x85
 80047b4:	d101      	bne.n	80047ba <__iar_annotation$$branch+0x4>

080047b6 <__iar_annotation$$branch>:
 80047b6:	f000 fd5d 	bl	8005274 <__iar_annotation$$branch+0xa92>
 80047ba:	2a87      	cmp	r2, #135	@ 0x87
 80047bc:	d100      	bne.n	80047c0 <__iar_annotation$$branch+0xa>
 80047be:	e2fc      	b.n	8004dba <__iar_annotation$$branch+0x5d8>
 80047c0:	2a89      	cmp	r2, #137	@ 0x89
 80047c2:	d100      	bne.n	80047c6 <__iar_annotation$$branch+0x10>
 80047c4:	e375      	b.n	8004eb2 <__iar_annotation$$branch+0x6d0>
 80047c6:	2a8b      	cmp	r2, #139	@ 0x8b
 80047c8:	d101      	bne.n	80047ce <__iar_annotation$$branch+0x4>

080047ca <__iar_annotation$$branch>:
 80047ca:	f000 fbe4 	bl	8004f96 <__iar_annotation$$branch+0x7b4>
 80047ce:	2a8c      	cmp	r2, #140	@ 0x8c
 80047d0:	d101      	bne.n	80047d6 <__iar_annotation$$branch+0x4>

080047d2 <__iar_annotation$$branch>:
 80047d2:	f000 fc63 	bl	800509c <__iar_annotation$$branch+0x8ba>
 80047d6:	2a8d      	cmp	r2, #141	@ 0x8d
 80047d8:	d101      	bne.n	80047de <__iar_annotation$$branch+0x4>

080047da <__iar_annotation$$branch>:
 80047da:	f000 fcf7 	bl	80051cc <__iar_annotation$$branch+0x9ea>
 80047de:	2a8f      	cmp	r2, #143	@ 0x8f
 80047e0:	d101      	bne.n	80047e6 <__iar_annotation$$branch+0x4>

080047e2 <__iar_annotation$$branch>:
 80047e2:	f000 fda5 	bl	8005330 <__iar_annotation$$branch+0xb4e>
 80047e6:	e2b2      	b.n	8004d4e <__iar_annotation$$branch+0x56c>
 80047e8:	2201      	movs	r2, #1
 80047ea:	9203      	str	r2, [sp, #12]
 80047ec:	03d3      	lsls	r3, r2, #15
 80047ee:	8bea      	ldrh	r2, [r5, #30]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d100      	bne.n	80047f6 <__iar_annotation$$branch+0x14>
 80047f4:	e262      	b.n	8004cbc <__iar_annotation$$branch+0x4da>
 80047f6:	2701      	movs	r7, #1
 80047f8:	6822      	ldr	r2, [r4, #0]
 80047fa:	4010      	ands	r0, r2
 80047fc:	4338      	orrs	r0, r7
 80047fe:	6020      	str	r0, [r4, #0]
 8004800:	4303      	orrs	r3, r0
 8004802:	6023      	str	r3, [r4, #0]
 8004804:	6868      	ldr	r0, [r5, #4]
 8004806:	6800      	ldr	r0, [r0, #0]
 8004808:	0942      	lsrs	r2, r0, #5
 800480a:	403a      	ands	r2, r7
 800480c:	48c9      	ldr	r0, [pc, #804]	@ (8004b34 <__iar_annotation$$branch+0x352>)
 800480e:	4018      	ands	r0, r3
 8004810:	0352      	lsls	r2, r2, #13
 8004812:	4302      	orrs	r2, r0
 8004814:	6022      	str	r2, [r4, #0]
 8004816:	6868      	ldr	r0, [r5, #4]
 8004818:	6800      	ldr	r0, [r0, #0]
 800481a:	4001      	ands	r1, r0
 800481c:	2909      	cmp	r1, #9
 800481e:	d051      	beq.n	80048c4 <__iar_annotation$$branch+0xe2>
 8004820:	68e8      	ldr	r0, [r5, #12]
 8004822:	2800      	cmp	r0, #0
 8004824:	d04e      	beq.n	80048c4 <__iar_annotation$$branch+0xe2>
 8004826:	6803      	ldr	r3, [r0, #0]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d04b      	beq.n	80048c4 <__iar_annotation$$branch+0xe2>
 800482c:	0c10      	lsrs	r0, r2, #16
 800482e:	21ff      	movs	r1, #255	@ 0xff
 8004830:	0209      	lsls	r1, r1, #8
 8004832:	4288      	cmp	r0, r1
 8004834:	d146      	bne.n	80048c4 <__iar_annotation$$branch+0xe2>
 8004836:	a90b      	add	r1, sp, #44	@ 0x2c
 8004838:	7c28      	ldrb	r0, [r5, #16]
 800483a:	4798      	blx	r3
 800483c:	2803      	cmp	r0, #3
 800483e:	d002      	beq.n	8004846 <__iar_annotation$$branch+0x64>
 8004840:	280f      	cmp	r0, #15
 8004842:	d005      	beq.n	8004850 <__iar_annotation$$branch+0x6e>
 8004844:	e03e      	b.n	80048c4 <__iar_annotation$$branch+0xe2>
 8004846:	6820      	ldr	r0, [r4, #0]
 8004848:	21c0      	movs	r1, #192	@ 0xc0
 800484a:	4301      	orrs	r1, r0
 800484c:	6021      	str	r1, [r4, #0]
 800484e:	e03e      	b.n	80048ce <__iar_annotation$$branch+0xec>
 8004850:	6820      	ldr	r0, [r4, #0]
 8004852:	4006      	ands	r6, r0
 8004854:	2040      	movs	r0, #64	@ 0x40
 8004856:	4330      	orrs	r0, r6
 8004858:	6020      	str	r0, [r4, #0]
 800485a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800485c:	9015      	str	r0, [sp, #84]	@ 0x54
 800485e:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8004860:	9016      	str	r0, [sp, #88]	@ 0x58
 8004862:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004864:	9017      	str	r0, [sp, #92]	@ 0x5c
 8004866:	2004      	movs	r0, #4
 8004868:	9003      	str	r0, [sp, #12]
 800486a:	a80b      	add	r0, sp, #44	@ 0x2c
 800486c:	2120      	movs	r1, #32
 800486e:	5c40      	ldrb	r0, [r0, r1]
 8004870:	0841      	lsrs	r1, r0, #1
 8004872:	4239      	tst	r1, r7
 8004874:	d003      	beq.n	800487e <__iar_annotation$$branch+0x9c>
 8004876:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004878:	9118      	str	r1, [sp, #96]	@ 0x60
 800487a:	2105      	movs	r1, #5
 800487c:	9103      	str	r1, [sp, #12]
 800487e:	08c2      	lsrs	r2, r0, #3
 8004880:	2101      	movs	r1, #1
 8004882:	4011      	ands	r1, r2
 8004884:	d008      	beq.n	8004898 <__iar_annotation$$branch+0xb6>
 8004886:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8004888:	aa14      	add	r2, sp, #80	@ 0x50
 800488a:	9b03      	ldr	r3, [sp, #12]
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	50d6      	str	r6, [r2, r3]
 8004890:	9a03      	ldr	r2, [sp, #12]
 8004892:	1c52      	adds	r2, r2, #1
 8004894:	b2d2      	uxtb	r2, r2
 8004896:	9203      	str	r2, [sp, #12]
 8004898:	0900      	lsrs	r0, r0, #4
 800489a:	4238      	tst	r0, r7
 800489c:	d017      	beq.n	80048ce <__iar_annotation$$branch+0xec>
 800489e:	2900      	cmp	r1, #0
 80048a0:	d007      	beq.n	80048b2 <__iar_annotation$$branch+0xd0>
 80048a2:	2000      	movs	r0, #0
 80048a4:	a914      	add	r1, sp, #80	@ 0x50
 80048a6:	9a03      	ldr	r2, [sp, #12]
 80048a8:	0092      	lsls	r2, r2, #2
 80048aa:	5088      	str	r0, [r1, r2]
 80048ac:	9803      	ldr	r0, [sp, #12]
 80048ae:	1c40      	adds	r0, r0, #1
 80048b0:	9003      	str	r0, [sp, #12]
 80048b2:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80048b4:	a914      	add	r1, sp, #80	@ 0x50
 80048b6:	9a03      	ldr	r2, [sp, #12]
 80048b8:	0092      	lsls	r2, r2, #2
 80048ba:	5088      	str	r0, [r1, r2]
 80048bc:	9803      	ldr	r0, [sp, #12]
 80048be:	1c40      	adds	r0, r0, #1
 80048c0:	9003      	str	r0, [sp, #12]
 80048c2:	e004      	b.n	80048ce <__iar_annotation$$branch+0xec>
 80048c4:	6820      	ldr	r0, [r4, #0]
 80048c6:	4006      	ands	r6, r0
 80048c8:	2080      	movs	r0, #128	@ 0x80
 80048ca:	4330      	orrs	r0, r6
 80048cc:	6020      	str	r0, [r4, #0]
 80048ce:	6820      	ldr	r0, [r4, #0]
 80048d0:	9014      	str	r0, [sp, #80]	@ 0x50
 80048d2:	2000      	movs	r0, #0
 80048d4:	9002      	str	r0, [sp, #8]
 80048d6:	2003      	movs	r0, #3
 80048d8:	9001      	str	r0, [sp, #4]
 80048da:	9803      	ldr	r0, [sp, #12]
 80048dc:	9000      	str	r0, [sp, #0]
 80048de:	ab14      	add	r3, sp, #80	@ 0x50
 80048e0:	e22f      	b.n	8004d42 <__iar_annotation$$branch+0x560>
 80048e2:	2201      	movs	r2, #1
 80048e4:	466b      	mov	r3, sp
 80048e6:	731a      	strb	r2, [r3, #12]
 80048e8:	03d2      	lsls	r2, r2, #15
 80048ea:	8beb      	ldrh	r3, [r5, #30]
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d100      	bne.n	80048f2 <__iar_annotation$$branch+0x110>
 80048f0:	e1e4      	b.n	8004cbc <__iar_annotation$$branch+0x4da>
 80048f2:	6823      	ldr	r3, [r4, #0]
 80048f4:	4018      	ands	r0, r3
 80048f6:	2302      	movs	r3, #2
 80048f8:	4303      	orrs	r3, r0
 80048fa:	6023      	str	r3, [r4, #0]
 80048fc:	431a      	orrs	r2, r3
 80048fe:	6022      	str	r2, [r4, #0]
 8004900:	6868      	ldr	r0, [r5, #4]
 8004902:	6803      	ldr	r3, [r0, #0]
 8004904:	0698      	lsls	r0, r3, #26
 8004906:	0fc0      	lsrs	r0, r0, #31
 8004908:	4b8a      	ldr	r3, [pc, #552]	@ (8004b34 <__iar_annotation$$branch+0x352>)
 800490a:	4013      	ands	r3, r2
 800490c:	0340      	lsls	r0, r0, #13
 800490e:	4318      	orrs	r0, r3
 8004910:	6020      	str	r0, [r4, #0]
 8004912:	686a      	ldr	r2, [r5, #4]
 8004914:	6812      	ldr	r2, [r2, #0]
 8004916:	4011      	ands	r1, r2
 8004918:	2909      	cmp	r1, #9
 800491a:	d05f      	beq.n	80049dc <__iar_annotation$$branch+0x1fa>
 800491c:	68e9      	ldr	r1, [r5, #12]
 800491e:	684b      	ldr	r3, [r1, #4]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d05b      	beq.n	80049dc <__iar_annotation$$branch+0x1fa>
 8004924:	0c00      	lsrs	r0, r0, #16
 8004926:	21ff      	movs	r1, #255	@ 0xff
 8004928:	0209      	lsls	r1, r1, #8
 800492a:	4288      	cmp	r0, r1
 800492c:	d156      	bne.n	80049dc <__iar_annotation$$branch+0x1fa>
 800492e:	4882      	ldr	r0, [pc, #520]	@ (8004b38 <__iar_annotation$$branch+0x356>)
 8004930:	182a      	adds	r2, r5, r0
 8004932:	a905      	add	r1, sp, #20
 8004934:	7c28      	ldrb	r0, [r5, #16]
 8004936:	4798      	blx	r3
 8004938:	2803      	cmp	r0, #3
 800493a:	d04b      	beq.n	80049d4 <__iar_annotation$$branch+0x1f2>
 800493c:	280f      	cmp	r0, #15
 800493e:	d14d      	bne.n	80049dc <__iar_annotation$$branch+0x1fa>
 8004940:	6820      	ldr	r0, [r4, #0]
 8004942:	4006      	ands	r6, r0
 8004944:	2040      	movs	r0, #64	@ 0x40
 8004946:	4330      	orrs	r0, r6
 8004948:	6020      	str	r0, [r4, #0]
 800494a:	211c      	movs	r1, #28
 800494c:	a806      	add	r0, sp, #24
 800494e:	f01a fcdc 	bl	801f30a <__aeabi_memclr>
 8004952:	2300      	movs	r3, #0
 8004954:	2200      	movs	r2, #0
 8004956:	a806      	add	r0, sp, #24
 8004958:	9000      	str	r0, [sp, #0]
 800495a:	e014      	b.n	8004986 <__iar_annotation$$branch+0x1a4>
 800495c:	005f      	lsls	r7, r3, #1
 800495e:	5bf6      	ldrh	r6, [r6, r7]
 8004960:	0436      	lsls	r6, r6, #16
 8004962:	430e      	orrs	r6, r1
 8004964:	6006      	str	r6, [r0, #0]
 8004966:	e00d      	b.n	8004984 <__iar_annotation$$branch+0x1a2>
 8004968:	1c52      	adds	r2, r2, #1
 800496a:	9800      	ldr	r0, [sp, #0]
 800496c:	1d00      	adds	r0, r0, #4
 800496e:	0859      	lsrs	r1, r3, #1
 8004970:	0089      	lsls	r1, r1, #2
 8004972:	1840      	adds	r0, r0, r1
 8004974:	07d9      	lsls	r1, r3, #31
 8004976:	6801      	ldr	r1, [r0, #0]
 8004978:	9e05      	ldr	r6, [sp, #20]
 800497a:	d5ef      	bpl.n	800495c <__iar_annotation$$branch+0x17a>
 800497c:	005f      	lsls	r7, r3, #1
 800497e:	5bf6      	ldrh	r6, [r6, r7]
 8004980:	4331      	orrs	r1, r6
 8004982:	6001      	str	r1, [r0, #0]
 8004984:	1c5b      	adds	r3, r3, #1
 8004986:	486d      	ldr	r0, [pc, #436]	@ (8004b3c <__iar_annotation$$branch+0x35a>)
 8004988:	1828      	adds	r0, r5, r0
 800498a:	7840      	ldrb	r0, [r0, #1]
 800498c:	4283      	cmp	r3, r0
 800498e:	d201      	bcs.n	8004994 <__iar_annotation$$branch+0x1b2>
 8004990:	2b0c      	cmp	r3, #12
 8004992:	d3e9      	bcc.n	8004968 <__iar_annotation$$branch+0x186>
 8004994:	1a80      	subs	r0, r0, r2
 8004996:	4969      	ldr	r1, [pc, #420]	@ (8004b3c <__iar_annotation$$branch+0x35a>)
 8004998:	1869      	adds	r1, r5, r1
 800499a:	7048      	strb	r0, [r1, #1]
 800499c:	b2d0      	uxtb	r0, r2
 800499e:	280c      	cmp	r0, #12
 80049a0:	d111      	bne.n	80049c6 <__iar_annotation$$branch+0x1e4>
 80049a2:	6820      	ldr	r0, [r4, #0]
 80049a4:	9006      	str	r0, [sp, #24]
 80049a6:	2000      	movs	r0, #0
 80049a8:	9002      	str	r0, [sp, #8]
 80049aa:	2077      	movs	r0, #119	@ 0x77
 80049ac:	9001      	str	r0, [sp, #4]
 80049ae:	2007      	movs	r0, #7
 80049b0:	9000      	str	r0, [sp, #0]
 80049b2:	ab06      	add	r3, sp, #24
 80049b4:	220f      	movs	r2, #15
 80049b6:	2031      	movs	r0, #49	@ 0x31
 80049b8:	5c29      	ldrb	r1, [r5, r0]
 80049ba:	0028      	movs	r0, r5
 80049bc:	f7fc ff07 	bl	80017ce <PE_Send_DataMessage>
 80049c0:	485f      	ldr	r0, [pc, #380]	@ (8004b40 <__iar_annotation$$branch+0x35e>)
 80049c2:	83e8      	strh	r0, [r5, #30]
 80049c4:	e1c3      	b.n	8004d4e <__iar_annotation$$branch+0x56c>
 80049c6:	0612      	lsls	r2, r2, #24
 80049c8:	0e50      	lsrs	r0, r2, #25
 80049ca:	1c80      	adds	r0, r0, #2
 80049cc:	4669      	mov	r1, sp
 80049ce:	7308      	strb	r0, [r1, #12]
 80049d0:	6820      	ldr	r0, [r4, #0]
 80049d2:	e008      	b.n	80049e6 <__iar_annotation$$branch+0x204>
 80049d4:	6821      	ldr	r1, [r4, #0]
 80049d6:	20c0      	movs	r0, #192	@ 0xc0
 80049d8:	4308      	orrs	r0, r1
 80049da:	e003      	b.n	80049e4 <__iar_annotation$$branch+0x202>
 80049dc:	6820      	ldr	r0, [r4, #0]
 80049de:	4006      	ands	r6, r0
 80049e0:	2080      	movs	r0, #128	@ 0x80
 80049e2:	4330      	orrs	r0, r6
 80049e4:	6020      	str	r0, [r4, #0]
 80049e6:	9006      	str	r0, [sp, #24]
 80049e8:	2000      	movs	r0, #0
 80049ea:	9002      	str	r0, [sp, #8]
 80049ec:	2003      	movs	r0, #3
 80049ee:	9001      	str	r0, [sp, #4]
 80049f0:	4668      	mov	r0, sp
 80049f2:	7b00      	ldrb	r0, [r0, #12]
 80049f4:	9000      	str	r0, [sp, #0]
 80049f6:	ab06      	add	r3, sp, #24
 80049f8:	e1a3      	b.n	8004d42 <__iar_annotation$$branch+0x560>
 80049fa:	2180      	movs	r1, #128	@ 0x80
 80049fc:	0209      	lsls	r1, r1, #8
 80049fe:	8bea      	ldrh	r2, [r5, #30]
 8004a00:	428a      	cmp	r2, r1
 8004a02:	d100      	bne.n	8004a06 <__iar_annotation$$branch+0x224>
 8004a04:	e15a      	b.n	8004cbc <__iar_annotation$$branch+0x4da>
 8004a06:	6822      	ldr	r2, [r4, #0]
 8004a08:	4010      	ands	r0, r2
 8004a0a:	2202      	movs	r2, #2
 8004a0c:	4302      	orrs	r2, r0
 8004a0e:	6022      	str	r2, [r4, #0]
 8004a10:	b292      	uxth	r2, r2
 8004a12:	20ff      	movs	r0, #255	@ 0xff
 8004a14:	0600      	lsls	r0, r0, #24
 8004a16:	4310      	orrs	r0, r2
 8004a18:	6020      	str	r0, [r4, #0]
 8004a1a:	4301      	orrs	r1, r0
 8004a1c:	6021      	str	r1, [r4, #0]
 8004a1e:	2701      	movs	r7, #1
 8004a20:	6868      	ldr	r0, [r5, #4]
 8004a22:	6800      	ldr	r0, [r0, #0]
 8004a24:	0940      	lsrs	r0, r0, #5
 8004a26:	4038      	ands	r0, r7
 8004a28:	4a42      	ldr	r2, [pc, #264]	@ (8004b34 <__iar_annotation$$branch+0x352>)
 8004a2a:	400a      	ands	r2, r1
 8004a2c:	0340      	lsls	r0, r0, #13
 8004a2e:	4310      	orrs	r0, r2
 8004a30:	6020      	str	r0, [r4, #0]
 8004a32:	4006      	ands	r6, r0
 8004a34:	2040      	movs	r0, #64	@ 0x40
 8004a36:	4330      	orrs	r0, r6
 8004a38:	6020      	str	r0, [r4, #0]
 8004a3a:	aa03      	add	r2, sp, #12
 8004a3c:	a905      	add	r1, sp, #20
 8004a3e:	7c28      	ldrb	r0, [r5, #16]
 8004a40:	68eb      	ldr	r3, [r5, #12]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	4798      	blx	r3
 8004a46:	211c      	movs	r1, #28
 8004a48:	a806      	add	r0, sp, #24
 8004a4a:	f01a fc5e 	bl	801f30a <__aeabi_memclr>
 8004a4e:	2100      	movs	r1, #0
 8004a50:	2200      	movs	r2, #0
 8004a52:	a806      	add	r0, sp, #24
 8004a54:	002c      	movs	r4, r5
 8004a56:	e016      	b.n	8004a86 <__iar_annotation$$branch+0x2a4>
 8004a58:	004d      	lsls	r5, r1, #1
 8004a5a:	5b75      	ldrh	r5, [r6, r5]
 8004a5c:	042d      	lsls	r5, r5, #16
 8004a5e:	4666      	mov	r6, ip
 8004a60:	4335      	orrs	r5, r6
 8004a62:	601d      	str	r5, [r3, #0]
 8004a64:	e00e      	b.n	8004a84 <__iar_annotation$$branch+0x2a2>
 8004a66:	1c52      	adds	r2, r2, #1
 8004a68:	1d03      	adds	r3, r0, #4
 8004a6a:	084d      	lsrs	r5, r1, #1
 8004a6c:	00ad      	lsls	r5, r5, #2
 8004a6e:	195b      	adds	r3, r3, r5
 8004a70:	4239      	tst	r1, r7
 8004a72:	681e      	ldr	r6, [r3, #0]
 8004a74:	46b4      	mov	ip, r6
 8004a76:	9e05      	ldr	r6, [sp, #20]
 8004a78:	d0ee      	beq.n	8004a58 <__iar_annotation$$branch+0x276>
 8004a7a:	004d      	lsls	r5, r1, #1
 8004a7c:	5b75      	ldrh	r5, [r6, r5]
 8004a7e:	4666      	mov	r6, ip
 8004a80:	432e      	orrs	r6, r5
 8004a82:	601e      	str	r6, [r3, #0]
 8004a84:	1c49      	adds	r1, r1, #1
 8004a86:	4b2d      	ldr	r3, [pc, #180]	@ (8004b3c <__iar_annotation$$branch+0x35a>)
 8004a88:	18e3      	adds	r3, r4, r3
 8004a8a:	785b      	ldrb	r3, [r3, #1]
 8004a8c:	4299      	cmp	r1, r3
 8004a8e:	d201      	bcs.n	8004a94 <__iar_annotation$$branch+0x2b2>
 8004a90:	290c      	cmp	r1, #12
 8004a92:	d3e8      	bcc.n	8004a66 <__iar_annotation$$branch+0x284>
 8004a94:	1a98      	subs	r0, r3, r2
 8004a96:	4929      	ldr	r1, [pc, #164]	@ (8004b3c <__iar_annotation$$branch+0x35a>)
 8004a98:	1861      	adds	r1, r4, r1
 8004a9a:	7048      	strb	r0, [r1, #1]
 8004a9c:	b2d0      	uxtb	r0, r2
 8004a9e:	280c      	cmp	r0, #12
 8004aa0:	d10f      	bne.n	8004ac2 <__iar_annotation$$branch+0x2e0>
 8004aa2:	2000      	movs	r0, #0
 8004aa4:	9002      	str	r0, [sp, #8]
 8004aa6:	2077      	movs	r0, #119	@ 0x77
 8004aa8:	9001      	str	r0, [sp, #4]
 8004aaa:	2007      	movs	r0, #7
 8004aac:	9000      	str	r0, [sp, #0]
 8004aae:	ab06      	add	r3, sp, #24
 8004ab0:	220f      	movs	r2, #15
 8004ab2:	2031      	movs	r0, #49	@ 0x31
 8004ab4:	5c21      	ldrb	r1, [r4, r0]
 8004ab6:	0020      	movs	r0, r4
 8004ab8:	f7fc fe89 	bl	80017ce <PE_Send_DataMessage>
 8004abc:	4820      	ldr	r0, [pc, #128]	@ (8004b40 <__iar_annotation$$branch+0x35e>)
 8004abe:	83e0      	strh	r0, [r4, #30]
 8004ac0:	e145      	b.n	8004d4e <__iar_annotation$$branch+0x56c>
 8004ac2:	2000      	movs	r0, #0
 8004ac4:	9002      	str	r0, [sp, #8]
 8004ac6:	2003      	movs	r0, #3
 8004ac8:	9001      	str	r0, [sp, #4]
 8004aca:	0610      	lsls	r0, r2, #24
 8004acc:	0e40      	lsrs	r0, r0, #25
 8004ace:	1c80      	adds	r0, r0, #2
 8004ad0:	b2c0      	uxtb	r0, r0
 8004ad2:	9000      	str	r0, [sp, #0]
 8004ad4:	ab06      	add	r3, sp, #24
 8004ad6:	220f      	movs	r2, #15
 8004ad8:	2031      	movs	r0, #49	@ 0x31
 8004ada:	5c21      	ldrb	r1, [r4, r0]
 8004adc:	0020      	movs	r0, r4
 8004ade:	e134      	b.n	8004d4a <__iar_annotation$$branch+0x568>
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	9206      	str	r2, [sp, #24]
 8004ae4:	03d2      	lsls	r2, r2, #15
 8004ae6:	8beb      	ldrh	r3, [r5, #30]
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d100      	bne.n	8004aee <__iar_annotation$$branch+0x30c>
 8004aec:	e3c1      	b.n	8005272 <__iar_annotation$$branch+0xa90>
 8004aee:	6823      	ldr	r3, [r4, #0]
 8004af0:	4018      	ands	r0, r3
 8004af2:	2303      	movs	r3, #3
 8004af4:	4303      	orrs	r3, r0
 8004af6:	6023      	str	r3, [r4, #0]
 8004af8:	431a      	orrs	r2, r3
 8004afa:	6022      	str	r2, [r4, #0]
 8004afc:	6868      	ldr	r0, [r5, #4]
 8004afe:	6803      	ldr	r3, [r0, #0]
 8004b00:	0698      	lsls	r0, r3, #26
 8004b02:	0fc0      	lsrs	r0, r0, #31
 8004b04:	4b0b      	ldr	r3, [pc, #44]	@ (8004b34 <__iar_annotation$$branch+0x352>)
 8004b06:	4013      	ands	r3, r2
 8004b08:	0340      	lsls	r0, r0, #13
 8004b0a:	4318      	orrs	r0, r3
 8004b0c:	6020      	str	r0, [r4, #0]
 8004b0e:	686a      	ldr	r2, [r5, #4]
 8004b10:	6812      	ldr	r2, [r2, #0]
 8004b12:	4011      	ands	r1, r2
 8004b14:	2909      	cmp	r1, #9
 8004b16:	d037      	beq.n	8004b88 <__iar_annotation$$branch+0x3a6>
 8004b18:	68e9      	ldr	r1, [r5, #12]
 8004b1a:	688f      	ldr	r7, [r1, #8]
 8004b1c:	2f00      	cmp	r7, #0
 8004b1e:	d033      	beq.n	8004b88 <__iar_annotation$$branch+0x3a6>
 8004b20:	ab03      	add	r3, sp, #12
 8004b22:	aa05      	add	r2, sp, #20
 8004b24:	0c01      	lsrs	r1, r0, #16
 8004b26:	7c28      	ldrb	r0, [r5, #16]
 8004b28:	47b8      	blx	r7
 8004b2a:	2803      	cmp	r0, #3
 8004b2c:	d00a      	beq.n	8004b44 <__iar_annotation$$branch+0x362>
 8004b2e:	280f      	cmp	r0, #15
 8004b30:	d00d      	beq.n	8004b4e <__iar_annotation$$branch+0x36c>
 8004b32:	e029      	b.n	8004b88 <__iar_annotation$$branch+0x3a6>
 8004b34:	ffff9fff 	.word	0xffff9fff
 8004b38:	000004ad 	.word	0x000004ad
 8004b3c:	000004ac 	.word	0x000004ac
 8004b40:	0000800f 	.word	0x0000800f
 8004b44:	6820      	ldr	r0, [r4, #0]
 8004b46:	21c0      	movs	r1, #192	@ 0xc0
 8004b48:	4301      	orrs	r1, r0
 8004b4a:	6021      	str	r1, [r4, #0]
 8004b4c:	e023      	b.n	8004b96 <__iar_annotation$$branch+0x3b4>
 8004b4e:	4668      	mov	r0, sp
 8004b50:	7b00      	ldrb	r0, [r0, #12]
 8004b52:	2800      	cmp	r0, #0
 8004b54:	d018      	beq.n	8004b88 <__iar_annotation$$branch+0x3a6>
 8004b56:	4668      	mov	r0, sp
 8004b58:	7b02      	ldrb	r2, [r0, #12]
 8004b5a:	2a07      	cmp	r2, #7
 8004b5c:	d214      	bcs.n	8004b88 <__iar_annotation$$branch+0x3a6>
 8004b5e:	6820      	ldr	r0, [r4, #0]
 8004b60:	4006      	ands	r6, r0
 8004b62:	2040      	movs	r0, #64	@ 0x40
 8004b64:	4330      	orrs	r0, r6
 8004b66:	6020      	str	r0, [r4, #0]
 8004b68:	2300      	movs	r3, #0
 8004b6a:	9806      	ldr	r0, [sp, #24]
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d211      	bcs.n	8004b94 <__iar_annotation$$branch+0x3b2>
 8004b70:	9905      	ldr	r1, [sp, #20]
 8004b72:	6809      	ldr	r1, [r1, #0]
 8004b74:	ae07      	add	r6, sp, #28
 8004b76:	1d36      	adds	r6, r6, #4
 8004b78:	009f      	lsls	r7, r3, #2
 8004b7a:	51f1      	str	r1, [r6, r7]
 8004b7c:	9905      	ldr	r1, [sp, #20]
 8004b7e:	1d09      	adds	r1, r1, #4
 8004b80:	9105      	str	r1, [sp, #20]
 8004b82:	1c40      	adds	r0, r0, #1
 8004b84:	1c5b      	adds	r3, r3, #1
 8004b86:	e7f1      	b.n	8004b6c <__iar_annotation$$branch+0x38a>
 8004b88:	6820      	ldr	r0, [r4, #0]
 8004b8a:	4006      	ands	r6, r0
 8004b8c:	2080      	movs	r0, #128	@ 0x80
 8004b8e:	4330      	orrs	r0, r6
 8004b90:	6020      	str	r0, [r4, #0]
 8004b92:	e000      	b.n	8004b96 <__iar_annotation$$branch+0x3b4>
 8004b94:	9006      	str	r0, [sp, #24]
 8004b96:	6820      	ldr	r0, [r4, #0]
 8004b98:	9007      	str	r0, [sp, #28]
 8004b9a:	2000      	movs	r0, #0
 8004b9c:	9002      	str	r0, [sp, #8]
 8004b9e:	2003      	movs	r0, #3
 8004ba0:	9001      	str	r0, [sp, #4]
 8004ba2:	9806      	ldr	r0, [sp, #24]
 8004ba4:	9000      	str	r0, [sp, #0]
 8004ba6:	ab07      	add	r3, sp, #28
 8004ba8:	e0cb      	b.n	8004d42 <__iar_annotation$$branch+0x560>
 8004baa:	2180      	movs	r1, #128	@ 0x80
 8004bac:	0209      	lsls	r1, r1, #8
 8004bae:	8bea      	ldrh	r2, [r5, #30]
 8004bb0:	428a      	cmp	r2, r1
 8004bb2:	d100      	bne.n	8004bb6 <__iar_annotation$$branch+0x3d4>
 8004bb4:	e35d      	b.n	8005272 <__iar_annotation$$branch+0xa90>
 8004bb6:	6822      	ldr	r2, [r4, #0]
 8004bb8:	4010      	ands	r0, r2
 8004bba:	2204      	movs	r2, #4
 8004bbc:	4302      	orrs	r2, r0
 8004bbe:	6022      	str	r2, [r4, #0]
 8004bc0:	4311      	orrs	r1, r2
 8004bc2:	6021      	str	r1, [r4, #0]
 8004bc4:	2001      	movs	r0, #1
 8004bc6:	686a      	ldr	r2, [r5, #4]
 8004bc8:	6812      	ldr	r2, [r2, #0]
 8004bca:	0952      	lsrs	r2, r2, #5
 8004bcc:	4002      	ands	r2, r0
 8004bce:	4ba6      	ldr	r3, [pc, #664]	@ (8004e68 <__iar_annotation$$branch+0x686>)
 8004bd0:	400b      	ands	r3, r1
 8004bd2:	0351      	lsls	r1, r2, #13
 8004bd4:	4319      	orrs	r1, r3
 8004bd6:	6021      	str	r1, [r4, #0]
 8004bd8:	686a      	ldr	r2, [r5, #4]
 8004bda:	6812      	ldr	r2, [r2, #0]
 8004bdc:	08d2      	lsrs	r2, r2, #3
 8004bde:	4010      	ands	r0, r2
 8004be0:	d152      	bne.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004be2:	68e8      	ldr	r0, [r5, #12]
 8004be4:	68c3      	ldr	r3, [r0, #12]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d04e      	beq.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004bea:	2707      	movs	r7, #7
 8004bec:	0a0a      	lsrs	r2, r1, #8
 8004bee:	403a      	ands	r2, r7
 8004bf0:	0c09      	lsrs	r1, r1, #16
 8004bf2:	7c28      	ldrb	r0, [r5, #16]
 8004bf4:	4798      	blx	r3
 8004bf6:	2803      	cmp	r0, #3
 8004bf8:	d041      	beq.n	8004c7e <__iar_annotation$$branch+0x49c>
 8004bfa:	280f      	cmp	r0, #15
 8004bfc:	d144      	bne.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004bfe:	6820      	ldr	r0, [r4, #0]
 8004c00:	4006      	ands	r6, r0
 8004c02:	2040      	movs	r0, #64	@ 0x40
 8004c04:	4330      	orrs	r0, r6
 8004c06:	6020      	str	r0, [r4, #0]
 8004c08:	0a00      	lsrs	r0, r0, #8
 8004c0a:	4007      	ands	r7, r0
 8004c0c:	6968      	ldr	r0, [r5, #20]
 8004c0e:	4940      	ldr	r1, [pc, #256]	@ (8004d10 <__iar_annotation$$branch+0x52e>)
 8004c10:	4001      	ands	r1, r0
 8004c12:	01b8      	lsls	r0, r7, #6
 8004c14:	4308      	orrs	r0, r1
 8004c16:	6168      	str	r0, [r5, #20]
 8004c18:	e03b      	b.n	8004c92 <__iar_annotation$$branch+0x4b0>
 8004c1a:	2180      	movs	r1, #128	@ 0x80
 8004c1c:	0209      	lsls	r1, r1, #8
 8004c1e:	8bea      	ldrh	r2, [r5, #30]
 8004c20:	428a      	cmp	r2, r1
 8004c22:	d04b      	beq.n	8004cbc <__iar_annotation$$branch+0x4da>
 8004c24:	6822      	ldr	r2, [r4, #0]
 8004c26:	4010      	ands	r0, r2
 8004c28:	2205      	movs	r2, #5
 8004c2a:	4302      	orrs	r2, r0
 8004c2c:	6022      	str	r2, [r4, #0]
 8004c2e:	4311      	orrs	r1, r2
 8004c30:	6021      	str	r1, [r4, #0]
 8004c32:	2001      	movs	r0, #1
 8004c34:	686a      	ldr	r2, [r5, #4]
 8004c36:	6812      	ldr	r2, [r2, #0]
 8004c38:	0952      	lsrs	r2, r2, #5
 8004c3a:	4002      	ands	r2, r0
 8004c3c:	4b8a      	ldr	r3, [pc, #552]	@ (8004e68 <__iar_annotation$$branch+0x686>)
 8004c3e:	400b      	ands	r3, r1
 8004c40:	0351      	lsls	r1, r2, #13
 8004c42:	4319      	orrs	r1, r3
 8004c44:	6021      	str	r1, [r4, #0]
 8004c46:	686a      	ldr	r2, [r5, #4]
 8004c48:	6812      	ldr	r2, [r2, #0]
 8004c4a:	08d2      	lsrs	r2, r2, #3
 8004c4c:	4010      	ands	r0, r2
 8004c4e:	d11b      	bne.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004c50:	68e8      	ldr	r0, [r5, #12]
 8004c52:	6903      	ldr	r3, [r0, #16]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d017      	beq.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004c58:	0548      	lsls	r0, r1, #21
 8004c5a:	0f42      	lsrs	r2, r0, #29
 8004c5c:	0c09      	lsrs	r1, r1, #16
 8004c5e:	7c28      	ldrb	r0, [r5, #16]
 8004c60:	4798      	blx	r3
 8004c62:	2803      	cmp	r0, #3
 8004c64:	d00b      	beq.n	8004c7e <__iar_annotation$$branch+0x49c>
 8004c66:	280f      	cmp	r0, #15
 8004c68:	d10e      	bne.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004c6a:	6820      	ldr	r0, [r4, #0]
 8004c6c:	4006      	ands	r6, r0
 8004c6e:	2040      	movs	r0, #64	@ 0x40
 8004c70:	4330      	orrs	r0, r6
 8004c72:	6020      	str	r0, [r4, #0]
 8004c74:	6968      	ldr	r0, [r5, #20]
 8004c76:	4926      	ldr	r1, [pc, #152]	@ (8004d10 <__iar_annotation$$branch+0x52e>)
 8004c78:	4001      	ands	r1, r0
 8004c7a:	6169      	str	r1, [r5, #20]
 8004c7c:	e009      	b.n	8004c92 <__iar_annotation$$branch+0x4b0>
 8004c7e:	6820      	ldr	r0, [r4, #0]
 8004c80:	21c0      	movs	r1, #192	@ 0xc0
 8004c82:	4301      	orrs	r1, r0
 8004c84:	6021      	str	r1, [r4, #0]
 8004c86:	e004      	b.n	8004c92 <__iar_annotation$$branch+0x4b0>
 8004c88:	6820      	ldr	r0, [r4, #0]
 8004c8a:	4006      	ands	r6, r0
 8004c8c:	2080      	movs	r0, #128	@ 0x80
 8004c8e:	4330      	orrs	r0, r6
 8004c90:	6020      	str	r0, [r4, #0]
 8004c92:	2000      	movs	r0, #0
 8004c94:	9002      	str	r0, [sp, #8]
 8004c96:	2003      	movs	r0, #3
 8004c98:	9001      	str	r0, [sp, #4]
 8004c9a:	2001      	movs	r0, #1
 8004c9c:	9000      	str	r0, [sp, #0]
 8004c9e:	0023      	movs	r3, r4
 8004ca0:	220f      	movs	r2, #15
 8004ca2:	2031      	movs	r0, #49	@ 0x31
 8004ca4:	5c29      	ldrb	r1, [r5, r0]
 8004ca6:	0028      	movs	r0, r5
 8004ca8:	f7fc fd91 	bl	80017ce <PE_Send_DataMessage>
 8004cac:	e04f      	b.n	8004d4e <__iar_annotation$$branch+0x56c>
 8004cae:	2001      	movs	r0, #1
 8004cb0:	4669      	mov	r1, sp
 8004cb2:	7308      	strb	r0, [r1, #12]
 8004cb4:	8be8      	ldrh	r0, [r5, #30]
 8004cb6:	2180      	movs	r1, #128	@ 0x80
 8004cb8:	0209      	lsls	r1, r1, #8
 8004cba:	4288      	cmp	r0, r1
 8004cbc:	d100      	bne.n	8004cc0 <__iar_annotation$$branch+0x4de>
 8004cbe:	e3ab      	b.n	8005418 <__iar_annotation$$branch+0xc36>
 8004cc0:	68e8      	ldr	r0, [r5, #12]
 8004cc2:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 8004cc4:	2f00      	cmp	r7, #0
 8004cc6:	d02a      	beq.n	8004d1e <__iar_annotation$$branch+0x53c>
 8004cc8:	4868      	ldr	r0, [pc, #416]	@ (8004e6c <__iar_annotation$$branch+0x68a>)
 8004cca:	182b      	adds	r3, r5, r0
 8004ccc:	3018      	adds	r0, #24
 8004cce:	182a      	adds	r2, r5, r0
 8004cd0:	7820      	ldrb	r0, [r4, #0]
 8004cd2:	06c1      	lsls	r1, r0, #27
 8004cd4:	0ec9      	lsrs	r1, r1, #27
 8004cd6:	7c28      	ldrb	r0, [r5, #16]
 8004cd8:	47b8      	blx	r7
 8004cda:	2803      	cmp	r0, #3
 8004cdc:	d01a      	beq.n	8004d14 <__iar_annotation$$branch+0x532>
 8004cde:	280f      	cmp	r0, #15
 8004ce0:	d11d      	bne.n	8004d1e <__iar_annotation$$branch+0x53c>
 8004ce2:	6820      	ldr	r0, [r4, #0]
 8004ce4:	4006      	ands	r6, r0
 8004ce6:	2040      	movs	r0, #64	@ 0x40
 8004ce8:	4330      	orrs	r0, r6
 8004cea:	6020      	str	r0, [r4, #0]
 8004cec:	2200      	movs	r2, #0
 8004cee:	4668      	mov	r0, sp
 8004cf0:	7b00      	ldrb	r0, [r0, #12]
 8004cf2:	495f      	ldr	r1, [pc, #380]	@ (8004e70 <__iar_annotation$$branch+0x68e>)
 8004cf4:	5c69      	ldrb	r1, [r5, r1]
 8004cf6:	428a      	cmp	r2, r1
 8004cf8:	d217      	bcs.n	8004d2a <__iar_annotation$$branch+0x548>
 8004cfa:	0091      	lsls	r1, r2, #2
 8004cfc:	4b5b      	ldr	r3, [pc, #364]	@ (8004e6c <__iar_annotation$$branch+0x68a>)
 8004cfe:	18eb      	adds	r3, r5, r3
 8004d00:	585b      	ldr	r3, [r3, r1]
 8004d02:	ae05      	add	r6, sp, #20
 8004d04:	1d36      	adds	r6, r6, #4
 8004d06:	5073      	str	r3, [r6, r1]
 8004d08:	1c40      	adds	r0, r0, #1
 8004d0a:	1c52      	adds	r2, r2, #1
 8004d0c:	e7f1      	b.n	8004cf2 <__iar_annotation$$branch+0x510>
 8004d0e:	bf00      	nop
 8004d10:	fffffe3f 	.word	0xfffffe3f
 8004d14:	6820      	ldr	r0, [r4, #0]
 8004d16:	21c0      	movs	r1, #192	@ 0xc0
 8004d18:	4301      	orrs	r1, r0
 8004d1a:	6021      	str	r1, [r4, #0]
 8004d1c:	e007      	b.n	8004d2e <__iar_annotation$$branch+0x54c>
 8004d1e:	6820      	ldr	r0, [r4, #0]
 8004d20:	4006      	ands	r6, r0
 8004d22:	2080      	movs	r0, #128	@ 0x80
 8004d24:	4330      	orrs	r0, r6
 8004d26:	6020      	str	r0, [r4, #0]
 8004d28:	e001      	b.n	8004d2e <__iar_annotation$$branch+0x54c>
 8004d2a:	4669      	mov	r1, sp
 8004d2c:	7308      	strb	r0, [r1, #12]
 8004d2e:	6820      	ldr	r0, [r4, #0]
 8004d30:	9005      	str	r0, [sp, #20]
 8004d32:	2000      	movs	r0, #0
 8004d34:	9002      	str	r0, [sp, #8]
 8004d36:	2003      	movs	r0, #3
 8004d38:	9001      	str	r0, [sp, #4]
 8004d3a:	4668      	mov	r0, sp
 8004d3c:	7b00      	ldrb	r0, [r0, #12]
 8004d3e:	9000      	str	r0, [sp, #0]
 8004d40:	ab05      	add	r3, sp, #20
 8004d42:	220f      	movs	r2, #15
 8004d44:	2031      	movs	r0, #49	@ 0x31
 8004d46:	5c29      	ldrb	r1, [r5, r0]
 8004d48:	0028      	movs	r0, r5
 8004d4a:	f7fc fd40 	bl	80017ce <PE_Send_DataMessage>
 8004d4e:	e3b9      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 8004d50:	2101      	movs	r1, #1
 8004d52:	6822      	ldr	r2, [r4, #0]
 8004d54:	4010      	ands	r0, r2
 8004d56:	4308      	orrs	r0, r1
 8004d58:	6020      	str	r0, [r4, #0]
 8004d5a:	03ca      	lsls	r2, r1, #15
 8004d5c:	4302      	orrs	r2, r0
 8004d5e:	6022      	str	r2, [r4, #0]
 8004d60:	6868      	ldr	r0, [r5, #4]
 8004d62:	6800      	ldr	r0, [r0, #0]
 8004d64:	0943      	lsrs	r3, r0, #5
 8004d66:	400b      	ands	r3, r1
 8004d68:	483f      	ldr	r0, [pc, #252]	@ (8004e68 <__iar_annotation$$branch+0x686>)
 8004d6a:	4010      	ands	r0, r2
 8004d6c:	035a      	lsls	r2, r3, #13
 8004d6e:	4302      	orrs	r2, r0
 8004d70:	6022      	str	r2, [r4, #0]
 8004d72:	48bf      	ldr	r0, [pc, #764]	@ (8005070 <__iar_annotation$$branch+0x88e>)
 8004d74:	4010      	ands	r0, r2
 8004d76:	6020      	str	r0, [r4, #0]
 8004d78:	4006      	ands	r6, r0
 8004d7a:	6026      	str	r6, [r4, #0]
 8004d7c:	b2b0      	uxth	r0, r6
 8004d7e:	22ff      	movs	r2, #255	@ 0xff
 8004d80:	0612      	lsls	r2, r2, #24
 8004d82:	4302      	orrs	r2, r0
 8004d84:	6022      	str	r2, [r4, #0]
 8004d86:	6868      	ldr	r0, [r5, #4]
 8004d88:	6800      	ldr	r0, [r0, #0]
 8004d8a:	0880      	lsrs	r0, r0, #2
 8004d8c:	4001      	ands	r1, r0
 8004d8e:	d003      	beq.n	8004d98 <__iar_annotation$$branch+0x5b6>
 8004d90:	6968      	ldr	r0, [r5, #20]
 8004d92:	0741      	lsls	r1, r0, #29
 8004d94:	0fc8      	lsrs	r0, r1, #31
 8004d96:	e000      	b.n	8004d9a <__iar_annotation$$branch+0x5b8>
 8004d98:	2002      	movs	r0, #2
 8004d9a:	9002      	str	r0, [sp, #8]
 8004d9c:	2087      	movs	r0, #135	@ 0x87
 8004d9e:	9001      	str	r0, [sp, #4]
 8004da0:	2001      	movs	r0, #1
 8004da2:	9000      	str	r0, [sp, #0]
 8004da4:	0023      	movs	r3, r4
 8004da6:	220f      	movs	r2, #15
 8004da8:	2031      	movs	r0, #49	@ 0x31
 8004daa:	5c29      	ldrb	r1, [r5, r0]
 8004dac:	0028      	movs	r0, r5
 8004dae:	f7fc fd0e 	bl	80017ce <PE_Send_DataMessage>
 8004db2:	2800      	cmp	r0, #0
 8004db4:	d1cb      	bne.n	8004d4e <__iar_annotation$$branch+0x56c>
 8004db6:	2050      	movs	r0, #80	@ 0x50
 8004db8:	e0e8      	b.n	8004f8c <__iar_annotation$$branch+0x7aa>
 8004dba:	2031      	movs	r0, #49	@ 0x31
 8004dbc:	5c28      	ldrb	r0, [r5, r0]
 8004dbe:	f7fb ff37 	bl	8000c30 <PE_Convert_SOPRxEvent>
 8004dc2:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004dc4:	7809      	ldrb	r1, [r1, #0]
 8004dc6:	4281      	cmp	r1, r0
 8004dc8:	d000      	beq.n	8004dcc <__iar_annotation$$branch+0x5ea>
 8004dca:	e245      	b.n	8005258 <__iar_annotation$$branch+0xa76>
 8004dcc:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004dce:	0bc2      	lsrs	r2, r0, #15
 8004dd0:	d176      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004dd2:	0b02      	lsrs	r2, r0, #12
 8004dd4:	0752      	lsls	r2, r2, #29
 8004dd6:	d012      	beq.n	8004dfe <__iar_annotation$$branch+0x61c>
 8004dd8:	06c0      	lsls	r0, r0, #27
 8004dda:	0ec0      	lsrs	r0, r0, #27
 8004ddc:	280f      	cmp	r0, #15
 8004dde:	d16f      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004de0:	2914      	cmp	r1, #20
 8004de2:	d005      	beq.n	8004df0 <__iar_annotation$$branch+0x60e>
 8004de4:	2014      	movs	r0, #20
 8004de6:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004de8:	7008      	strb	r0, [r1, #0]
 8004dea:	0028      	movs	r0, r5
 8004dec:	f7fb fee7 	bl	8000bbe <PE_Clear_RxEvent>
 8004df0:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004df2:	7881      	ldrb	r1, [r0, #2]
 8004df4:	06ca      	lsls	r2, r1, #27
 8004df6:	0ed2      	lsrs	r2, r2, #27
 8004df8:	2a01      	cmp	r2, #1
 8004dfa:	d161      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004dfc:	098c      	lsrs	r4, r1, #6
 8004dfe:	d100      	bne.n	8004e02 <__iar_annotation$$branch+0x620>
 8004e00:	e22a      	b.n	8005258 <__iar_annotation$$branch+0xa76>
 8004e02:	68e9      	ldr	r1, [r5, #12]
 8004e04:	6949      	ldr	r1, [r1, #20]
 8004e06:	2900      	cmp	r1, #0
 8004e08:	d100      	bne.n	8004e0c <__iar_annotation$$branch+0x62a>
 8004e0a:	e2e3      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8004e0c:	2103      	movs	r1, #3
 8004e0e:	4021      	ands	r1, r4
 8004e10:	2901      	cmp	r1, #1
 8004e12:	d000      	beq.n	8004e16 <__iar_annotation$$branch+0x634>
 8004e14:	e2de      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8004e16:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004e18:	1d81      	adds	r1, r0, #6
 8004e1a:	7c28      	ldrb	r0, [r5, #16]
 8004e1c:	f000 fc04 	bl	8005628 <PE_SVDM_CheckIdentity>
 8004e20:	2800      	cmp	r0, #0
 8004e22:	d108      	bne.n	8004e36 <__iar_annotation$$branch+0x654>
 8004e24:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004e26:	2201      	movs	r2, #1
 8004e28:	2100      	movs	r1, #0
 8004e2a:	7c28      	ldrb	r0, [r5, #16]
 8004e2c:	68ec      	ldr	r4, [r5, #12]
 8004e2e:	6964      	ldr	r4, [r4, #20]
 8004e30:	47a0      	blx	r4
 8004e32:	2151      	movs	r1, #81	@ 0x51
 8004e34:	e0ec      	b.n	8005010 <__iar_annotation$$branch+0x82e>
 8004e36:	211b      	movs	r1, #27
 8004e38:	e0ea      	b.n	8005010 <__iar_annotation$$branch+0x82e>
 8004e3a:	6821      	ldr	r1, [r4, #0]
 8004e3c:	400e      	ands	r6, r1
 8004e3e:	6026      	str	r6, [r4, #0]
 8004e40:	2102      	movs	r1, #2
 8004e42:	4030      	ands	r0, r6
 8004e44:	4308      	orrs	r0, r1
 8004e46:	6020      	str	r0, [r4, #0]
 8004e48:	b280      	uxth	r0, r0
 8004e4a:	22ff      	movs	r2, #255	@ 0xff
 8004e4c:	0612      	lsls	r2, r2, #24
 8004e4e:	4302      	orrs	r2, r0
 8004e50:	6022      	str	r2, [r4, #0]
 8004e52:	0388      	lsls	r0, r1, #14
 8004e54:	4310      	orrs	r0, r2
 8004e56:	6020      	str	r0, [r4, #0]
 8004e58:	2201      	movs	r2, #1
 8004e5a:	686b      	ldr	r3, [r5, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	095e      	lsrs	r6, r3, #5
 8004e60:	4016      	ands	r6, r2
 8004e62:	4b01      	ldr	r3, [pc, #4]	@ (8004e68 <__iar_annotation$$branch+0x686>)
 8004e64:	e006      	b.n	8004e74 <__iar_annotation$$branch+0x692>
 8004e66:	bf00      	nop
 8004e68:	ffff9fff 	.word	0xffff9fff
 8004e6c:	00000494 	.word	0x00000494
 8004e70:	000004ac 	.word	0x000004ac
 8004e74:	4003      	ands	r3, r0
 8004e76:	0370      	lsls	r0, r6, #13
 8004e78:	4318      	orrs	r0, r3
 8004e7a:	6020      	str	r0, [r4, #0]
 8004e7c:	4b7c      	ldr	r3, [pc, #496]	@ (8005070 <__iar_annotation$$branch+0x88e>)
 8004e7e:	4003      	ands	r3, r0
 8004e80:	6023      	str	r3, [r4, #0]
 8004e82:	6868      	ldr	r0, [r5, #4]
 8004e84:	6800      	ldr	r0, [r0, #0]
 8004e86:	0880      	lsrs	r0, r0, #2
 8004e88:	4002      	ands	r2, r0
 8004e8a:	d002      	beq.n	8004e92 <__iar_annotation$$branch+0x6b0>
 8004e8c:	6968      	ldr	r0, [r5, #20]
 8004e8e:	0740      	lsls	r0, r0, #29
 8004e90:	0fc1      	lsrs	r1, r0, #31
 8004e92:	9102      	str	r1, [sp, #8]
 8004e94:	2089      	movs	r0, #137	@ 0x89
 8004e96:	9001      	str	r0, [sp, #4]
 8004e98:	2001      	movs	r0, #1
 8004e9a:	9000      	str	r0, [sp, #0]
 8004e9c:	0023      	movs	r3, r4
 8004e9e:	220f      	movs	r2, #15
 8004ea0:	2031      	movs	r0, #49	@ 0x31
 8004ea2:	5c29      	ldrb	r1, [r5, r0]
 8004ea4:	0028      	movs	r0, r5
 8004ea6:	f7fc fc92 	bl	80017ce <PE_Send_DataMessage>
 8004eaa:	2800      	cmp	r0, #0
 8004eac:	d172      	bne.n	8004f94 <__iar_annotation$$branch+0x7b2>
 8004eae:	2052      	movs	r0, #82	@ 0x52
 8004eb0:	e06c      	b.n	8004f8c <__iar_annotation$$branch+0x7aa>
 8004eb2:	2031      	movs	r0, #49	@ 0x31
 8004eb4:	5c28      	ldrb	r0, [r5, r0]
 8004eb6:	f7fb febb 	bl	8000c30 <PE_Convert_SOPRxEvent>
 8004eba:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004ebc:	7809      	ldrb	r1, [r1, #0]
 8004ebe:	4281      	cmp	r1, r0
 8004ec0:	d000      	beq.n	8004ec4 <__iar_annotation$$branch+0x6e2>
 8004ec2:	e1c9      	b.n	8005258 <__iar_annotation$$branch+0xa76>
 8004ec4:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004ec6:	0bc2      	lsrs	r2, r0, #15
 8004ec8:	d1fa      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004eca:	0b02      	lsrs	r2, r0, #12
 8004ecc:	0752      	lsls	r2, r2, #29
 8004ece:	d06f      	beq.n	8004fb0 <__iar_annotation$$branch+0x7ce>
 8004ed0:	06c0      	lsls	r0, r0, #27
 8004ed2:	0ec0      	lsrs	r0, r0, #27
 8004ed4:	280f      	cmp	r0, #15
 8004ed6:	d1f3      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004ed8:	2914      	cmp	r1, #20
 8004eda:	d005      	beq.n	8004ee8 <__iar_annotation$$branch+0x706>
 8004edc:	2014      	movs	r0, #20
 8004ede:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004ee0:	7008      	strb	r0, [r1, #0]
 8004ee2:	0028      	movs	r0, r5
 8004ee4:	f7fb fe6b 	bl	8000bbe <PE_Clear_RxEvent>
 8004ee8:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004eea:	7881      	ldrb	r1, [r0, #2]
 8004eec:	06ca      	lsls	r2, r1, #27
 8004eee:	0ed2      	lsrs	r2, r2, #27
 8004ef0:	2a02      	cmp	r2, #2
 8004ef2:	d1e5      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004ef4:	060c      	lsls	r4, r1, #24
 8004ef6:	d05b      	beq.n	8004fb0 <__iar_annotation$$branch+0x7ce>
 8004ef8:	68e9      	ldr	r1, [r5, #12]
 8004efa:	6989      	ldr	r1, [r1, #24]
 8004efc:	2900      	cmp	r1, #0
 8004efe:	d100      	bne.n	8004f02 <__iar_annotation$$branch+0x720>
 8004f00:	e268      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8004f02:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004f04:	1d81      	adds	r1, r0, #6
 8004f06:	7c28      	ldrb	r0, [r5, #16]
 8004f08:	f000 fc55 	bl	80057b6 <PE_SVDM_CheckSVIDs>
 8004f0c:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004f0e:	0fa2      	lsrs	r2, r4, #30
 8004f10:	2031      	movs	r0, #49	@ 0x31
 8004f12:	5c29      	ldrb	r1, [r5, r0]
 8004f14:	7c28      	ldrb	r0, [r5, #16]
 8004f16:	68ec      	ldr	r4, [r5, #12]
 8004f18:	69a4      	ldr	r4, [r4, #24]
 8004f1a:	47a0      	blx	r4
 8004f1c:	2153      	movs	r1, #83	@ 0x53
 8004f1e:	e077      	b.n	8005010 <__iar_annotation$$branch+0x82e>
 8004f20:	6821      	ldr	r1, [r4, #0]
 8004f22:	400e      	ands	r6, r1
 8004f24:	6026      	str	r6, [r4, #0]
 8004f26:	4030      	ands	r0, r6
 8004f28:	2103      	movs	r1, #3
 8004f2a:	4301      	orrs	r1, r0
 8004f2c:	6021      	str	r1, [r4, #0]
 8004f2e:	8920      	ldrh	r0, [r4, #8]
 8004f30:	b28a      	uxth	r2, r1
 8004f32:	0401      	lsls	r1, r0, #16
 8004f34:	4311      	orrs	r1, r2
 8004f36:	6021      	str	r1, [r4, #0]
 8004f38:	2080      	movs	r0, #128	@ 0x80
 8004f3a:	0200      	lsls	r0, r0, #8
 8004f3c:	4308      	orrs	r0, r1
 8004f3e:	6020      	str	r0, [r4, #0]
 8004f40:	2101      	movs	r1, #1
 8004f42:	686a      	ldr	r2, [r5, #4]
 8004f44:	6812      	ldr	r2, [r2, #0]
 8004f46:	0952      	lsrs	r2, r2, #5
 8004f48:	400a      	ands	r2, r1
 8004f4a:	4b9e      	ldr	r3, [pc, #632]	@ (80051c4 <__iar_annotation$$branch+0x9e2>)
 8004f4c:	4003      	ands	r3, r0
 8004f4e:	0350      	lsls	r0, r2, #13
 8004f50:	4318      	orrs	r0, r3
 8004f52:	6020      	str	r0, [r4, #0]
 8004f54:	4a46      	ldr	r2, [pc, #280]	@ (8005070 <__iar_annotation$$branch+0x88e>)
 8004f56:	4002      	ands	r2, r0
 8004f58:	6022      	str	r2, [r4, #0]
 8004f5a:	6868      	ldr	r0, [r5, #4]
 8004f5c:	6800      	ldr	r0, [r0, #0]
 8004f5e:	0880      	lsrs	r0, r0, #2
 8004f60:	4001      	ands	r1, r0
 8004f62:	d003      	beq.n	8004f6c <__iar_annotation$$branch+0x78a>
 8004f64:	6968      	ldr	r0, [r5, #20]
 8004f66:	0741      	lsls	r1, r0, #29
 8004f68:	0fc8      	lsrs	r0, r1, #31
 8004f6a:	e000      	b.n	8004f6e <__iar_annotation$$branch+0x78c>
 8004f6c:	2002      	movs	r0, #2
 8004f6e:	9002      	str	r0, [sp, #8]
 8004f70:	208b      	movs	r0, #139	@ 0x8b
 8004f72:	9001      	str	r0, [sp, #4]
 8004f74:	2001      	movs	r0, #1
 8004f76:	9000      	str	r0, [sp, #0]
 8004f78:	0023      	movs	r3, r4
 8004f7a:	220f      	movs	r2, #15
 8004f7c:	2031      	movs	r0, #49	@ 0x31
 8004f7e:	5c29      	ldrb	r1, [r5, r0]
 8004f80:	0028      	movs	r0, r5
 8004f82:	f7fc fc24 	bl	80017ce <PE_Send_DataMessage>
 8004f86:	2800      	cmp	r0, #0
 8004f88:	d104      	bne.n	8004f94 <__iar_annotation$$branch+0x7b2>
 8004f8a:	2053      	movs	r0, #83	@ 0x53
 8004f8c:	7728      	strb	r0, [r5, #28]
 8004f8e:	488e      	ldr	r0, [pc, #568]	@ (80051c8 <__iar_annotation$$branch+0x9e6>)
 8004f90:	83e8      	strh	r0, [r5, #30]
 8004f92:	9704      	str	r7, [sp, #16]
 8004f94:	e296      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 8004f96:	2031      	movs	r0, #49	@ 0x31
 8004f98:	5c28      	ldrb	r0, [r5, r0]
 8004f9a:	f7fb fe49 	bl	8000c30 <PE_Convert_SOPRxEvent>
 8004f9e:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004fa0:	7809      	ldrb	r1, [r1, #0]
 8004fa2:	4281      	cmp	r1, r0
 8004fa4:	d18c      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004fa6:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004fa8:	0bc2      	lsrs	r2, r0, #15
 8004faa:	d189      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004fac:	0b02      	lsrs	r2, r0, #12
 8004fae:	0752      	lsls	r2, r2, #29
 8004fb0:	d100      	bne.n	8004fb4 <__iar_annotation$$branch+0x7d2>
 8004fb2:	e151      	b.n	8005258 <__iar_annotation$$branch+0xa76>
 8004fb4:	06c0      	lsls	r0, r0, #27
 8004fb6:	0ec0      	lsrs	r0, r0, #27
 8004fb8:	280f      	cmp	r0, #15
 8004fba:	d000      	beq.n	8004fbe <__iar_annotation$$branch+0x7dc>
 8004fbc:	e14c      	b.n	8005258 <__iar_annotation$$branch+0xa76>
 8004fbe:	2914      	cmp	r1, #20
 8004fc0:	d005      	beq.n	8004fce <__iar_annotation$$branch+0x7ec>
 8004fc2:	2014      	movs	r0, #20
 8004fc4:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004fc6:	7008      	strb	r0, [r1, #0]
 8004fc8:	0028      	movs	r0, r5
 8004fca:	f7fb fdf8 	bl	8000bbe <PE_Clear_RxEvent>
 8004fce:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004fd0:	7881      	ldrb	r1, [r0, #2]
 8004fd2:	06ca      	lsls	r2, r1, #27
 8004fd4:	0ed2      	lsrs	r2, r2, #27
 8004fd6:	2a03      	cmp	r2, #3
 8004fd8:	d1ef      	bne.n	8004fba <__iar_annotation$$branch+0x7d8>
 8004fda:	098e      	lsrs	r6, r1, #6
 8004fdc:	d0e8      	beq.n	8004fb0 <__iar_annotation$$branch+0x7ce>
 8004fde:	68e9      	ldr	r1, [r5, #12]
 8004fe0:	69c9      	ldr	r1, [r1, #28]
 8004fe2:	2900      	cmp	r1, #0
 8004fe4:	d017      	beq.n	8005016 <__iar_annotation$$branch+0x834>
 8004fe6:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004fe8:	1d82      	adds	r2, r0, #6
 8004fea:	6820      	ldr	r0, [r4, #0]
 8004fec:	0c01      	lsrs	r1, r0, #16
 8004fee:	7c28      	ldrb	r0, [r5, #16]
 8004ff0:	f000 fc22 	bl	8005838 <PE_SVDM_CheckModes>
 8004ff4:	2403      	movs	r4, #3
 8004ff6:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004ff8:	2203      	movs	r2, #3
 8004ffa:	4032      	ands	r2, r6
 8004ffc:	2031      	movs	r0, #49	@ 0x31
 8004ffe:	5c29      	ldrb	r1, [r5, r0]
 8005000:	7c28      	ldrb	r0, [r5, #16]
 8005002:	68ef      	ldr	r7, [r5, #12]
 8005004:	69ff      	ldr	r7, [r7, #28]
 8005006:	47b8      	blx	r7
 8005008:	4034      	ands	r4, r6
 800500a:	2c01      	cmp	r4, #1
 800500c:	d103      	bne.n	8005016 <__iar_annotation$$branch+0x834>
 800500e:	2154      	movs	r1, #84	@ 0x54
 8005010:	7c28      	ldrb	r0, [r5, #16]
 8005012:	f7fb fb69 	bl	80006e8 <USBPD_PE_Notification>
 8005016:	e1dd      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8005018:	6821      	ldr	r1, [r4, #0]
 800501a:	400e      	ands	r6, r1
 800501c:	6026      	str	r6, [r4, #0]
 800501e:	4030      	ands	r0, r6
 8005020:	2104      	movs	r1, #4
 8005022:	4301      	orrs	r1, r0
 8005024:	6021      	str	r1, [r4, #0]
 8005026:	8920      	ldrh	r0, [r4, #8]
 8005028:	b289      	uxth	r1, r1
 800502a:	0400      	lsls	r0, r0, #16
 800502c:	4308      	orrs	r0, r1
 800502e:	6020      	str	r0, [r4, #0]
 8005030:	2180      	movs	r1, #128	@ 0x80
 8005032:	0209      	lsls	r1, r1, #8
 8005034:	4301      	orrs	r1, r0
 8005036:	6021      	str	r1, [r4, #0]
 8005038:	2001      	movs	r0, #1
 800503a:	686a      	ldr	r2, [r5, #4]
 800503c:	6812      	ldr	r2, [r2, #0]
 800503e:	0952      	lsrs	r2, r2, #5
 8005040:	4002      	ands	r2, r0
 8005042:	4b60      	ldr	r3, [pc, #384]	@ (80051c4 <__iar_annotation$$branch+0x9e2>)
 8005044:	400b      	ands	r3, r1
 8005046:	0351      	lsls	r1, r2, #13
 8005048:	4319      	orrs	r1, r3
 800504a:	6021      	str	r1, [r4, #0]
 800504c:	696a      	ldr	r2, [r5, #20]
 800504e:	05d2      	lsls	r2, r2, #23
 8005050:	0f52      	lsrs	r2, r2, #29
 8005052:	4b07      	ldr	r3, [pc, #28]	@ (8005070 <__iar_annotation$$branch+0x88e>)
 8005054:	400b      	ands	r3, r1
 8005056:	0211      	lsls	r1, r2, #8
 8005058:	4319      	orrs	r1, r3
 800505a:	6021      	str	r1, [r4, #0]
 800505c:	6869      	ldr	r1, [r5, #4]
 800505e:	6809      	ldr	r1, [r1, #0]
 8005060:	0889      	lsrs	r1, r1, #2
 8005062:	4008      	ands	r0, r1
 8005064:	d006      	beq.n	8005074 <__iar_annotation$$branch+0x892>
 8005066:	6968      	ldr	r0, [r5, #20]
 8005068:	0741      	lsls	r1, r0, #29
 800506a:	0fc8      	lsrs	r0, r1, #31
 800506c:	e003      	b.n	8005076 <__iar_annotation$$branch+0x894>
 800506e:	bf00      	nop
 8005070:	fffff8ff 	.word	0xfffff8ff
 8005074:	2002      	movs	r0, #2
 8005076:	9002      	str	r0, [sp, #8]
 8005078:	208c      	movs	r0, #140	@ 0x8c
 800507a:	9001      	str	r0, [sp, #4]
 800507c:	2001      	movs	r0, #1
 800507e:	9000      	str	r0, [sp, #0]
 8005080:	0023      	movs	r3, r4
 8005082:	220f      	movs	r2, #15
 8005084:	2031      	movs	r0, #49	@ 0x31
 8005086:	5c29      	ldrb	r1, [r5, r0]
 8005088:	0028      	movs	r0, r5
 800508a:	f7fc fba0 	bl	80017ce <PE_Send_DataMessage>
 800508e:	2800      	cmp	r0, #0
 8005090:	d000      	beq.n	8005094 <__iar_annotation$$branch+0x8b2>
 8005092:	e217      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 8005094:	2054      	movs	r0, #84	@ 0x54
 8005096:	7728      	strb	r0, [r5, #28]
 8005098:	2134      	movs	r1, #52	@ 0x34
 800509a:	e08c      	b.n	80051b6 <__iar_annotation$$branch+0x9d4>
 800509c:	2634      	movs	r6, #52	@ 0x34
 800509e:	2031      	movs	r0, #49	@ 0x31
 80050a0:	5c28      	ldrb	r0, [r5, r0]
 80050a2:	f7fb fdc5 	bl	8000c30 <PE_Convert_SOPRxEvent>
 80050a6:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80050a8:	7809      	ldrb	r1, [r1, #0]
 80050aa:	4281      	cmp	r1, r0
 80050ac:	d144      	bne.n	8005138 <__iar_annotation$$branch+0x956>
 80050ae:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80050b0:	0bc2      	lsrs	r2, r0, #15
 80050b2:	d141      	bne.n	8005138 <__iar_annotation$$branch+0x956>
 80050b4:	2707      	movs	r7, #7
 80050b6:	0b02      	lsrs	r2, r0, #12
 80050b8:	423a      	tst	r2, r7
 80050ba:	d03d      	beq.n	8005138 <__iar_annotation$$branch+0x956>
 80050bc:	06c0      	lsls	r0, r0, #27
 80050be:	0ec0      	lsrs	r0, r0, #27
 80050c0:	280f      	cmp	r0, #15
 80050c2:	d139      	bne.n	8005138 <__iar_annotation$$branch+0x956>
 80050c4:	2914      	cmp	r1, #20
 80050c6:	d005      	beq.n	80050d4 <__iar_annotation$$branch+0x8f2>
 80050c8:	2014      	movs	r0, #20
 80050ca:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80050cc:	7008      	strb	r0, [r1, #0]
 80050ce:	0028      	movs	r0, r5
 80050d0:	f7fb fd75 	bl	8000bbe <PE_Clear_RxEvent>
 80050d4:	2000      	movs	r0, #0
 80050d6:	7728      	strb	r0, [r5, #28]
 80050d8:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 80050da:	7880      	ldrb	r0, [r0, #2]
 80050dc:	06c1      	lsls	r1, r0, #27
 80050de:	0ec9      	lsrs	r1, r1, #27
 80050e0:	2904      	cmp	r1, #4
 80050e2:	d129      	bne.n	8005138 <__iar_annotation$$branch+0x956>
 80050e4:	0980      	lsrs	r0, r0, #6
 80050e6:	d027      	beq.n	8005138 <__iar_annotation$$branch+0x956>
 80050e8:	9001      	str	r0, [sp, #4]
 80050ea:	488f      	ldr	r0, [pc, #572]	@ (8005328 <__iar_annotation$$branch+0xb46>)
 80050ec:	9901      	ldr	r1, [sp, #4]
 80050ee:	2901      	cmp	r1, #1
 80050f0:	d004      	beq.n	80050fc <__iar_annotation$$branch+0x91a>
 80050f2:	d30e      	bcc.n	8005112 <__iar_annotation$$branch+0x930>
 80050f4:	2903      	cmp	r1, #3
 80050f6:	d008      	beq.n	800510a <__iar_annotation$$branch+0x928>
 80050f8:	d302      	bcc.n	8005100 <__iar_annotation$$branch+0x91e>
 80050fa:	e00a      	b.n	8005112 <__iar_annotation$$branch+0x930>
 80050fc:	2635      	movs	r6, #53	@ 0x35
 80050fe:	e008      	b.n	8005112 <__iar_annotation$$branch+0x930>
 8005100:	6969      	ldr	r1, [r5, #20]
 8005102:	4008      	ands	r0, r1
 8005104:	6168      	str	r0, [r5, #20]
 8005106:	2636      	movs	r6, #54	@ 0x36
 8005108:	e003      	b.n	8005112 <__iar_annotation$$branch+0x930>
 800510a:	6969      	ldr	r1, [r5, #20]
 800510c:	4008      	ands	r0, r1
 800510e:	6168      	str	r0, [r5, #20]
 8005110:	2637      	movs	r6, #55	@ 0x37
 8005112:	0031      	movs	r1, r6
 8005114:	7c28      	ldrb	r0, [r5, #16]
 8005116:	f7fb fae7 	bl	80006e8 <USBPD_PE_Notification>
 800511a:	68e8      	ldr	r0, [r5, #12]
 800511c:	6a06      	ldr	r6, [r0, #32]
 800511e:	2e00      	cmp	r6, #0
 8005120:	d009      	beq.n	8005136 <__iar_annotation$$branch+0x954>
 8005122:	6820      	ldr	r0, [r4, #0]
 8005124:	0a01      	lsrs	r1, r0, #8
 8005126:	400f      	ands	r7, r1
 8005128:	9700      	str	r7, [sp, #0]
 800512a:	0c03      	lsrs	r3, r0, #16
 800512c:	9a01      	ldr	r2, [sp, #4]
 800512e:	2031      	movs	r0, #49	@ 0x31
 8005130:	5c29      	ldrb	r1, [r5, r0]
 8005132:	7c28      	ldrb	r0, [r5, #16]
 8005134:	47b0      	blx	r6
 8005136:	e14d      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8005138:	5da8      	ldrb	r0, [r5, r6]
 800513a:	e08f      	b.n	800525c <__iar_annotation$$branch+0xa7a>
 800513c:	6821      	ldr	r1, [r4, #0]
 800513e:	400e      	ands	r6, r1
 8005140:	6026      	str	r6, [r4, #0]
 8005142:	4030      	ands	r0, r6
 8005144:	2105      	movs	r1, #5
 8005146:	4301      	orrs	r1, r0
 8005148:	6021      	str	r1, [r4, #0]
 800514a:	8920      	ldrh	r0, [r4, #8]
 800514c:	b289      	uxth	r1, r1
 800514e:	0400      	lsls	r0, r0, #16
 8005150:	4308      	orrs	r0, r1
 8005152:	6020      	str	r0, [r4, #0]
 8005154:	2180      	movs	r1, #128	@ 0x80
 8005156:	0209      	lsls	r1, r1, #8
 8005158:	4301      	orrs	r1, r0
 800515a:	6021      	str	r1, [r4, #0]
 800515c:	2001      	movs	r0, #1
 800515e:	686a      	ldr	r2, [r5, #4]
 8005160:	6812      	ldr	r2, [r2, #0]
 8005162:	0952      	lsrs	r2, r2, #5
 8005164:	4002      	ands	r2, r0
 8005166:	4b17      	ldr	r3, [pc, #92]	@ (80051c4 <__iar_annotation$$branch+0x9e2>)
 8005168:	400b      	ands	r3, r1
 800516a:	0351      	lsls	r1, r2, #13
 800516c:	4319      	orrs	r1, r3
 800516e:	6021      	str	r1, [r4, #0]
 8005170:	696a      	ldr	r2, [r5, #20]
 8005172:	05d2      	lsls	r2, r2, #23
 8005174:	0f52      	lsrs	r2, r2, #29
 8005176:	4b6d      	ldr	r3, [pc, #436]	@ (800532c <__iar_annotation$$branch+0xb4a>)
 8005178:	400b      	ands	r3, r1
 800517a:	0211      	lsls	r1, r2, #8
 800517c:	4319      	orrs	r1, r3
 800517e:	6021      	str	r1, [r4, #0]
 8005180:	6869      	ldr	r1, [r5, #4]
 8005182:	6809      	ldr	r1, [r1, #0]
 8005184:	0889      	lsrs	r1, r1, #2
 8005186:	4008      	ands	r0, r1
 8005188:	d003      	beq.n	8005192 <__iar_annotation$$branch+0x9b0>
 800518a:	6968      	ldr	r0, [r5, #20]
 800518c:	0741      	lsls	r1, r0, #29
 800518e:	0fc8      	lsrs	r0, r1, #31
 8005190:	e000      	b.n	8005194 <__iar_annotation$$branch+0x9b2>
 8005192:	2002      	movs	r0, #2
 8005194:	9002      	str	r0, [sp, #8]
 8005196:	208d      	movs	r0, #141	@ 0x8d
 8005198:	9001      	str	r0, [sp, #4]
 800519a:	2001      	movs	r0, #1
 800519c:	9000      	str	r0, [sp, #0]
 800519e:	0023      	movs	r3, r4
 80051a0:	220f      	movs	r2, #15
 80051a2:	2031      	movs	r0, #49	@ 0x31
 80051a4:	5c29      	ldrb	r1, [r5, r0]
 80051a6:	0028      	movs	r0, r5
 80051a8:	f7fc fb11 	bl	80017ce <PE_Send_DataMessage>
 80051ac:	2800      	cmp	r0, #0
 80051ae:	d15e      	bne.n	800526e <__iar_annotation$$branch+0xa8c>
 80051b0:	2055      	movs	r0, #85	@ 0x55
 80051b2:	7728      	strb	r0, [r5, #28]
 80051b4:	2155      	movs	r1, #85	@ 0x55
 80051b6:	7c28      	ldrb	r0, [r5, #16]
 80051b8:	f7fb fa96 	bl	80006e8 <USBPD_PE_Notification>
 80051bc:	48c3      	ldr	r0, [pc, #780]	@ (80054cc <.text_19>)
 80051be:	83e8      	strh	r0, [r5, #30]
 80051c0:	2032      	movs	r0, #50	@ 0x32
 80051c2:	e12c      	b.n	800541e <__iar_annotation$$branch+0xc3c>
 80051c4:	ffff9fff 	.word	0xffff9fff
 80051c8:	0000801e 	.word	0x0000801e
 80051cc:	2031      	movs	r0, #49	@ 0x31
 80051ce:	5c28      	ldrb	r0, [r5, r0]
 80051d0:	f7fb fd2e 	bl	8000c30 <PE_Convert_SOPRxEvent>
 80051d4:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80051d6:	7809      	ldrb	r1, [r1, #0]
 80051d8:	4281      	cmp	r1, r0
 80051da:	d13d      	bne.n	8005258 <__iar_annotation$$branch+0xa76>
 80051dc:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80051de:	0bc2      	lsrs	r2, r0, #15
 80051e0:	d13a      	bne.n	8005258 <__iar_annotation$$branch+0xa76>
 80051e2:	2607      	movs	r6, #7
 80051e4:	0b02      	lsrs	r2, r0, #12
 80051e6:	4232      	tst	r2, r6
 80051e8:	d036      	beq.n	8005258 <__iar_annotation$$branch+0xa76>
 80051ea:	06c0      	lsls	r0, r0, #27
 80051ec:	0ec0      	lsrs	r0, r0, #27
 80051ee:	280f      	cmp	r0, #15
 80051f0:	d132      	bne.n	8005258 <__iar_annotation$$branch+0xa76>
 80051f2:	2914      	cmp	r1, #20
 80051f4:	d005      	beq.n	8005202 <__iar_annotation$$branch+0xa20>
 80051f6:	2014      	movs	r0, #20
 80051f8:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80051fa:	7008      	strb	r0, [r1, #0]
 80051fc:	0028      	movs	r0, r5
 80051fe:	f7fb fcde 	bl	8000bbe <PE_Clear_RxEvent>
 8005202:	2000      	movs	r0, #0
 8005204:	7728      	strb	r0, [r5, #28]
 8005206:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8005208:	7880      	ldrb	r0, [r0, #2]
 800520a:	06c1      	lsls	r1, r0, #27
 800520c:	0ec9      	lsrs	r1, r1, #27
 800520e:	2905      	cmp	r1, #5
 8005210:	d122      	bne.n	8005258 <__iar_annotation$$branch+0xa76>
 8005212:	0980      	lsrs	r0, r0, #6
 8005214:	d020      	beq.n	8005258 <__iar_annotation$$branch+0xa76>
 8005216:	9001      	str	r0, [sp, #4]
 8005218:	2801      	cmp	r0, #1
 800521a:	d004      	beq.n	8005226 <__iar_annotation$$branch+0xa44>
 800521c:	d309      	bcc.n	8005232 <__iar_annotation$$branch+0xa50>
 800521e:	2803      	cmp	r0, #3
 8005220:	d005      	beq.n	800522e <__iar_annotation$$branch+0xa4c>
 8005222:	d302      	bcc.n	800522a <__iar_annotation$$branch+0xa48>
 8005224:	e005      	b.n	8005232 <__iar_annotation$$branch+0xa50>
 8005226:	2156      	movs	r1, #86	@ 0x56
 8005228:	e004      	b.n	8005234 <__iar_annotation$$branch+0xa52>
 800522a:	2157      	movs	r1, #87	@ 0x57
 800522c:	e002      	b.n	8005234 <__iar_annotation$$branch+0xa52>
 800522e:	2158      	movs	r1, #88	@ 0x58
 8005230:	e000      	b.n	8005234 <__iar_annotation$$branch+0xa52>
 8005232:	2155      	movs	r1, #85	@ 0x55
 8005234:	7c28      	ldrb	r0, [r5, #16]
 8005236:	f7fb fa57 	bl	80006e8 <USBPD_PE_Notification>
 800523a:	68e8      	ldr	r0, [r5, #12]
 800523c:	6a47      	ldr	r7, [r0, #36]	@ 0x24
 800523e:	2f00      	cmp	r7, #0
 8005240:	d009      	beq.n	8005256 <__iar_annotation$$branch+0xa74>
 8005242:	6820      	ldr	r0, [r4, #0]
 8005244:	0a01      	lsrs	r1, r0, #8
 8005246:	400e      	ands	r6, r1
 8005248:	9600      	str	r6, [sp, #0]
 800524a:	0c03      	lsrs	r3, r0, #16
 800524c:	9a01      	ldr	r2, [sp, #4]
 800524e:	2031      	movs	r0, #49	@ 0x31
 8005250:	5c29      	ldrb	r1, [r5, r0]
 8005252:	7c28      	ldrb	r0, [r5, #16]
 8005254:	47b8      	blx	r7
 8005256:	e0bd      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8005258:	2034      	movs	r0, #52	@ 0x34
 800525a:	5c28      	ldrb	r0, [r5, r0]
 800525c:	06c0      	lsls	r0, r0, #27
 800525e:	0ec0      	lsrs	r0, r0, #27
 8005260:	2810      	cmp	r0, #16
 8005262:	d100      	bne.n	8005266 <__iar_annotation$$branch+0xa84>
 8005264:	e0bf      	b.n	80053e6 <__iar_annotation$$branch+0xc04>
 8005266:	8be8      	ldrh	r0, [r5, #30]
 8005268:	2180      	movs	r1, #128	@ 0x80
 800526a:	0209      	lsls	r1, r1, #8
 800526c:	4288      	cmp	r0, r1
 800526e:	d000      	beq.n	8005272 <__iar_annotation$$branch+0xa90>
 8005270:	e128      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 8005272:	e0d1      	b.n	8005418 <__iar_annotation$$branch+0xc36>
 8005274:	2100      	movs	r1, #0
 8005276:	466a      	mov	r2, sp
 8005278:	7311      	strb	r1, [r2, #12]
 800527a:	6821      	ldr	r1, [r4, #0]
 800527c:	400e      	ands	r6, r1
 800527e:	6026      	str	r6, [r4, #0]
 8005280:	6861      	ldr	r1, [r4, #4]
 8005282:	4030      	ands	r0, r6
 8005284:	06c9      	lsls	r1, r1, #27
 8005286:	0ec9      	lsrs	r1, r1, #27
 8005288:	4301      	orrs	r1, r0
 800528a:	6021      	str	r1, [r4, #0]
 800528c:	8920      	ldrh	r0, [r4, #8]
 800528e:	b28a      	uxth	r2, r1
 8005290:	0401      	lsls	r1, r0, #16
 8005292:	4311      	orrs	r1, r2
 8005294:	6021      	str	r1, [r4, #0]
 8005296:	2080      	movs	r0, #128	@ 0x80
 8005298:	0200      	lsls	r0, r0, #8
 800529a:	4308      	orrs	r0, r1
 800529c:	6020      	str	r0, [r4, #0]
 800529e:	2601      	movs	r6, #1
 80052a0:	6869      	ldr	r1, [r5, #4]
 80052a2:	6809      	ldr	r1, [r1, #0]
 80052a4:	0949      	lsrs	r1, r1, #5
 80052a6:	4031      	ands	r1, r6
 80052a8:	4aaa      	ldr	r2, [pc, #680]	@ (8005554 <.text_21>)
 80052aa:	4002      	ands	r2, r0
 80052ac:	0348      	lsls	r0, r1, #13
 80052ae:	4310      	orrs	r0, r2
 80052b0:	6020      	str	r0, [r4, #0]
 80052b2:	491e      	ldr	r1, [pc, #120]	@ (800532c <__iar_annotation$$branch+0xb4a>)
 80052b4:	4001      	ands	r1, r0
 80052b6:	0230      	lsls	r0, r6, #8
 80052b8:	4308      	orrs	r0, r1
 80052ba:	6020      	str	r0, [r4, #0]
 80052bc:	9005      	str	r0, [sp, #20]
 80052be:	68e8      	ldr	r0, [r5, #12]
 80052c0:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80052c2:	9001      	str	r0, [sp, #4]
 80052c4:	2800      	cmp	r0, #0
 80052c6:	d00b      	beq.n	80052e0 <__iar_annotation$$branch+0xafe>
 80052c8:	a805      	add	r0, sp, #20
 80052ca:	1d00      	adds	r0, r0, #4
 80052cc:	9000      	str	r0, [sp, #0]
 80052ce:	ab03      	add	r3, sp, #12
 80052d0:	7820      	ldrb	r0, [r4, #0]
 80052d2:	06c2      	lsls	r2, r0, #27
 80052d4:	0ed2      	lsrs	r2, r2, #27
 80052d6:	2031      	movs	r0, #49	@ 0x31
 80052d8:	5c29      	ldrb	r1, [r5, r0]
 80052da:	7c28      	ldrb	r0, [r5, #16]
 80052dc:	9c01      	ldr	r4, [sp, #4]
 80052de:	47a0      	blx	r4
 80052e0:	4668      	mov	r0, sp
 80052e2:	7b00      	ldrb	r0, [r0, #12]
 80052e4:	1c40      	adds	r0, r0, #1
 80052e6:	4669      	mov	r1, sp
 80052e8:	7308      	strb	r0, [r1, #12]
 80052ea:	6868      	ldr	r0, [r5, #4]
 80052ec:	6800      	ldr	r0, [r0, #0]
 80052ee:	0880      	lsrs	r0, r0, #2
 80052f0:	4006      	ands	r6, r0
 80052f2:	d003      	beq.n	80052fc <__iar_annotation$$branch+0xb1a>
 80052f4:	6968      	ldr	r0, [r5, #20]
 80052f6:	0741      	lsls	r1, r0, #29
 80052f8:	0fc8      	lsrs	r0, r1, #31
 80052fa:	e000      	b.n	80052fe <__iar_annotation$$branch+0xb1c>
 80052fc:	2002      	movs	r0, #2
 80052fe:	9002      	str	r0, [sp, #8]
 8005300:	208f      	movs	r0, #143	@ 0x8f
 8005302:	9001      	str	r0, [sp, #4]
 8005304:	4668      	mov	r0, sp
 8005306:	7b00      	ldrb	r0, [r0, #12]
 8005308:	9000      	str	r0, [sp, #0]
 800530a:	ab05      	add	r3, sp, #20
 800530c:	220f      	movs	r2, #15
 800530e:	2031      	movs	r0, #49	@ 0x31
 8005310:	5c29      	ldrb	r1, [r5, r0]
 8005312:	0028      	movs	r0, r5
 8005314:	f7fc fa5b 	bl	80017ce <PE_Send_DataMessage>
 8005318:	2800      	cmp	r0, #0
 800531a:	d104      	bne.n	8005326 <__iar_annotation$$branch+0xb44>
 800531c:	205a      	movs	r0, #90	@ 0x5a
 800531e:	7728      	strb	r0, [r5, #28]
 8005320:	48bf      	ldr	r0, [pc, #764]	@ (8005620 <.text_23>)
 8005322:	83e8      	strh	r0, [r5, #30]
 8005324:	9704      	str	r7, [sp, #16]
 8005326:	e0ca      	b.n	80054be <__iar_annotation$$branch+0xcdc>
 8005328:	fffffe3f 	.word	0xfffffe3f
 800532c:	fffff8ff 	.word	0xfffff8ff
 8005330:	2607      	movs	r6, #7
 8005332:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8005334:	0b00      	lsrs	r0, r0, #12
 8005336:	2107      	movs	r1, #7
 8005338:	4001      	ands	r1, r0
 800533a:	1e48      	subs	r0, r1, #1
 800533c:	4669      	mov	r1, sp
 800533e:	7108      	strb	r0, [r1, #4]
 8005340:	2031      	movs	r0, #49	@ 0x31
 8005342:	5c28      	ldrb	r0, [r5, r0]
 8005344:	f7fb fc74 	bl	8000c30 <PE_Convert_SOPRxEvent>
 8005348:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800534a:	7809      	ldrb	r1, [r1, #0]
 800534c:	4281      	cmp	r1, r0
 800534e:	d144      	bne.n	80053da <__iar_annotation$$branch+0xbf8>
 8005350:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8005352:	0bc2      	lsrs	r2, r0, #15
 8005354:	d141      	bne.n	80053da <__iar_annotation$$branch+0xbf8>
 8005356:	0b02      	lsrs	r2, r0, #12
 8005358:	4232      	tst	r2, r6
 800535a:	d03e      	beq.n	80053da <__iar_annotation$$branch+0xbf8>
 800535c:	06c0      	lsls	r0, r0, #27
 800535e:	0ec0      	lsrs	r0, r0, #27
 8005360:	280f      	cmp	r0, #15
 8005362:	d13a      	bne.n	80053da <__iar_annotation$$branch+0xbf8>
 8005364:	2914      	cmp	r1, #20
 8005366:	d005      	beq.n	8005374 <__iar_annotation$$branch+0xb92>
 8005368:	2014      	movs	r0, #20
 800536a:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800536c:	7008      	strb	r0, [r1, #0]
 800536e:	0028      	movs	r0, r5
 8005370:	f7fb fc25 	bl	8000bbe <PE_Clear_RxEvent>
 8005374:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8005376:	7880      	ldrb	r0, [r0, #2]
 8005378:	06c1      	lsls	r1, r0, #27
 800537a:	0ec9      	lsrs	r1, r1, #27
 800537c:	6862      	ldr	r2, [r4, #4]
 800537e:	4291      	cmp	r1, r2
 8005380:	d12b      	bne.n	80053da <__iar_annotation$$branch+0xbf8>
 8005382:	0981      	lsrs	r1, r0, #6
 8005384:	d029      	beq.n	80053da <__iar_annotation$$branch+0xbf8>
 8005386:	68e9      	ldr	r1, [r5, #12]
 8005388:	6b89      	ldr	r1, [r1, #56]	@ 0x38
 800538a:	2900      	cmp	r1, #0
 800538c:	d022      	beq.n	80053d4 <__iar_annotation$$branch+0xbf2>
 800538e:	2600      	movs	r6, #0
 8005390:	e011      	b.n	80053b6 <__iar_annotation$$branch+0xbd4>
 8005392:	6ba9      	ldr	r1, [r5, #56]	@ 0x38
 8005394:	00b2      	lsls	r2, r6, #2
 8005396:	188b      	adds	r3, r1, r2
 8005398:	799c      	ldrb	r4, [r3, #6]
 800539a:	79df      	ldrb	r7, [r3, #7]
 800539c:	023f      	lsls	r7, r7, #8
 800539e:	19e4      	adds	r4, r4, r7
 80053a0:	3108      	adds	r1, #8
 80053a2:	5c89      	ldrb	r1, [r1, r2]
 80053a4:	0409      	lsls	r1, r1, #16
 80053a6:	1861      	adds	r1, r4, r1
 80053a8:	7a5a      	ldrb	r2, [r3, #9]
 80053aa:	0612      	lsls	r2, r2, #24
 80053ac:	1889      	adds	r1, r1, r2
 80053ae:	aa05      	add	r2, sp, #20
 80053b0:	00b3      	lsls	r3, r6, #2
 80053b2:	50d1      	str	r1, [r2, r3]
 80053b4:	1c76      	adds	r6, r6, #1
 80053b6:	4669      	mov	r1, sp
 80053b8:	7909      	ldrb	r1, [r1, #4]
 80053ba:	428e      	cmp	r6, r1
 80053bc:	d3e9      	bcc.n	8005392 <__iar_annotation$$branch+0xbb0>
 80053be:	a905      	add	r1, sp, #20
 80053c0:	9100      	str	r1, [sp, #0]
 80053c2:	ab01      	add	r3, sp, #4
 80053c4:	06c2      	lsls	r2, r0, #27
 80053c6:	0ed2      	lsrs	r2, r2, #27
 80053c8:	2031      	movs	r0, #49	@ 0x31
 80053ca:	5c29      	ldrb	r1, [r5, r0]
 80053cc:	7c28      	ldrb	r0, [r5, #16]
 80053ce:	68ec      	ldr	r4, [r5, #12]
 80053d0:	6ba4      	ldr	r4, [r4, #56]	@ 0x38
 80053d2:	47a0      	blx	r4
 80053d4:	2000      	movs	r0, #0
 80053d6:	83e8      	strh	r0, [r5, #30]
 80053d8:	e01e      	b.n	8005418 <__iar_annotation$$branch+0xc36>
 80053da:	2034      	movs	r0, #52	@ 0x34
 80053dc:	5c28      	ldrb	r0, [r5, r0]
 80053de:	06c0      	lsls	r0, r0, #27
 80053e0:	0ec0      	lsrs	r0, r0, #27
 80053e2:	2810      	cmp	r0, #16
 80053e4:	d113      	bne.n	800540e <__iar_annotation$$branch+0xc2c>
 80053e6:	981c      	ldr	r0, [sp, #112]	@ 0x70
 80053e8:	7800      	ldrb	r0, [r0, #0]
 80053ea:	2814      	cmp	r0, #20
 80053ec:	d005      	beq.n	80053fa <__iar_annotation$$branch+0xc18>
 80053ee:	2014      	movs	r0, #20
 80053f0:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80053f2:	7008      	strb	r0, [r1, #0]
 80053f4:	0028      	movs	r0, r5
 80053f6:	f7fb fbe2 	bl	8000bbe <PE_Clear_RxEvent>
 80053fa:	2000      	movs	r0, #0
 80053fc:	83e8      	strh	r0, [r5, #30]
 80053fe:	2103      	movs	r1, #3
 8005400:	7469      	strb	r1, [r5, #17]
 8005402:	9004      	str	r0, [sp, #16]
 8005404:	2159      	movs	r1, #89	@ 0x59
 8005406:	7c28      	ldrb	r0, [r5, #16]
 8005408:	f7fb f96e 	bl	80006e8 <USBPD_PE_Notification>
 800540c:	e05a      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 800540e:	8be8      	ldrh	r0, [r5, #30]
 8005410:	2180      	movs	r1, #128	@ 0x80
 8005412:	0209      	lsls	r1, r1, #8
 8005414:	4288      	cmp	r0, r1
 8005416:	d155      	bne.n	80054c4 <__iar_annotation$$branch+0xce2>
 8005418:	2003      	movs	r0, #3
 800541a:	7468      	strb	r0, [r5, #17]
 800541c:	2000      	movs	r0, #0
 800541e:	9004      	str	r0, [sp, #16]
 8005420:	e050      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 8005422:	2100      	movs	r1, #0
 8005424:	466a      	mov	r2, sp
 8005426:	7311      	strb	r1, [r2, #12]
 8005428:	6821      	ldr	r1, [r4, #0]
 800542a:	400e      	ands	r6, r1
 800542c:	6026      	str	r6, [r4, #0]
 800542e:	6861      	ldr	r1, [r4, #4]
 8005430:	4030      	ands	r0, r6
 8005432:	06c9      	lsls	r1, r1, #27
 8005434:	0ec9      	lsrs	r1, r1, #27
 8005436:	4301      	orrs	r1, r0
 8005438:	6021      	str	r1, [r4, #0]
 800543a:	8920      	ldrh	r0, [r4, #8]
 800543c:	b28a      	uxth	r2, r1
 800543e:	0401      	lsls	r1, r0, #16
 8005440:	4311      	orrs	r1, r2
 8005442:	6021      	str	r1, [r4, #0]
 8005444:	2080      	movs	r0, #128	@ 0x80
 8005446:	0200      	lsls	r0, r0, #8
 8005448:	4308      	orrs	r0, r1
 800544a:	6020      	str	r0, [r4, #0]
 800544c:	2601      	movs	r6, #1
 800544e:	6869      	ldr	r1, [r5, #4]
 8005450:	6809      	ldr	r1, [r1, #0]
 8005452:	0949      	lsrs	r1, r1, #5
 8005454:	4031      	ands	r1, r6
 8005456:	4a3f      	ldr	r2, [pc, #252]	@ (8005554 <.text_21>)
 8005458:	4002      	ands	r2, r0
 800545a:	0348      	lsls	r0, r1, #13
 800545c:	4310      	orrs	r0, r2
 800545e:	6020      	str	r0, [r4, #0]
 8005460:	4970      	ldr	r1, [pc, #448]	@ (8005624 <.text_24>)
 8005462:	4001      	ands	r1, r0
 8005464:	0230      	lsls	r0, r6, #8
 8005466:	4308      	orrs	r0, r1
 8005468:	6020      	str	r0, [r4, #0]
 800546a:	9005      	str	r0, [sp, #20]
 800546c:	68e8      	ldr	r0, [r5, #12]
 800546e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8005470:	2b00      	cmp	r3, #0
 8005472:	d004      	beq.n	800547e <__iar_annotation$$branch+0xc9c>
 8005474:	a805      	add	r0, sp, #20
 8005476:	1d02      	adds	r2, r0, #4
 8005478:	a903      	add	r1, sp, #12
 800547a:	7c28      	ldrb	r0, [r5, #16]
 800547c:	4798      	blx	r3
 800547e:	4668      	mov	r0, sp
 8005480:	7b00      	ldrb	r0, [r0, #12]
 8005482:	1c40      	adds	r0, r0, #1
 8005484:	4669      	mov	r1, sp
 8005486:	7308      	strb	r0, [r1, #12]
 8005488:	6868      	ldr	r0, [r5, #4]
 800548a:	6800      	ldr	r0, [r0, #0]
 800548c:	0880      	lsrs	r0, r0, #2
 800548e:	4006      	ands	r6, r0
 8005490:	d003      	beq.n	800549a <__iar_annotation$$branch+0xcb8>
 8005492:	6968      	ldr	r0, [r5, #20]
 8005494:	0741      	lsls	r1, r0, #29
 8005496:	0fc8      	lsrs	r0, r1, #31
 8005498:	e000      	b.n	800549c <__iar_annotation$$branch+0xcba>
 800549a:	2002      	movs	r0, #2
 800549c:	9002      	str	r0, [sp, #8]
 800549e:	2003      	movs	r0, #3
 80054a0:	9001      	str	r0, [sp, #4]
 80054a2:	4668      	mov	r0, sp
 80054a4:	7b00      	ldrb	r0, [r0, #12]
 80054a6:	9000      	str	r0, [sp, #0]
 80054a8:	ab05      	add	r3, sp, #20
 80054aa:	220f      	movs	r2, #15
 80054ac:	2031      	movs	r0, #49	@ 0x31
 80054ae:	5c29      	ldrb	r1, [r5, r0]
 80054b0:	0028      	movs	r0, r5
 80054b2:	f7fc f98c 	bl	80017ce <PE_Send_DataMessage>
 80054b6:	2800      	cmp	r0, #0
 80054b8:	d101      	bne.n	80054be <__iar_annotation$$branch+0xcdc>
 80054ba:	205a      	movs	r0, #90	@ 0x5a
 80054bc:	7728      	strb	r0, [r5, #28]
 80054be:	2000      	movs	r0, #0
 80054c0:	2132      	movs	r1, #50	@ 0x32
 80054c2:	5468      	strb	r0, [r5, r1]
 80054c4:	9804      	ldr	r0, [sp, #16]
 80054c6:	b01d      	add	sp, #116	@ 0x74
 80054c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080054cc <.text_19>:
 80054cc:	00008032 	.word	0x00008032

080054d0 <PE_StateMachine_UVDM>:
 80054d0:	2914      	cmp	r1, #20
 80054d2:	d000      	beq.n	80054d6 <PE_StateMachine_UVDM+0x6>
 80054d4:	4770      	bx	lr
 80054d6:	b570      	push	{r4, r5, r6, lr}
 80054d8:	b08c      	sub	sp, #48	@ 0x30
 80054da:	0004      	movs	r4, r0
 80054dc:	68e0      	ldr	r0, [r4, #12]
 80054de:	2800      	cmp	r0, #0
 80054e0:	d035      	beq.n	800554e <PE_StateMachine_UVDM+0x7e>
 80054e2:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 80054e4:	2800      	cmp	r0, #0
 80054e6:	d032      	beq.n	800554e <PE_StateMachine_UVDM+0x7e>
 80054e8:	2500      	movs	r5, #0
 80054ea:	4669      	mov	r1, sp
 80054ec:	730d      	strb	r5, [r1, #12]
 80054ee:	a805      	add	r0, sp, #20
 80054f0:	1d03      	adds	r3, r0, #4
 80054f2:	aa03      	add	r2, sp, #12
 80054f4:	a904      	add	r1, sp, #16
 80054f6:	7c20      	ldrb	r0, [r4, #16]
 80054f8:	68e6      	ldr	r6, [r4, #12]
 80054fa:	6bf6      	ldr	r6, [r6, #60]	@ 0x3c
 80054fc:	47b0      	blx	r6
 80054fe:	9804      	ldr	r0, [sp, #16]
 8005500:	49cc      	ldr	r1, [pc, #816]	@ (8005834 <.text_27>)
 8005502:	4001      	ands	r1, r0
 8005504:	9104      	str	r1, [sp, #16]
 8005506:	4668      	mov	r0, sp
 8005508:	7b00      	ldrb	r0, [r0, #12]
 800550a:	1c40      	adds	r0, r0, #1
 800550c:	4669      	mov	r1, sp
 800550e:	7308      	strb	r0, [r1, #12]
 8005510:	9804      	ldr	r0, [sp, #16]
 8005512:	9005      	str	r0, [sp, #20]
 8005514:	6860      	ldr	r0, [r4, #4]
 8005516:	6800      	ldr	r0, [r0, #0]
 8005518:	0741      	lsls	r1, r0, #29
 800551a:	0fc9      	lsrs	r1, r1, #31
 800551c:	d003      	beq.n	8005526 <PE_StateMachine_UVDM+0x56>
 800551e:	6960      	ldr	r0, [r4, #20]
 8005520:	0741      	lsls	r1, r0, #29
 8005522:	0fc8      	lsrs	r0, r1, #31
 8005524:	e000      	b.n	8005528 <PE_StateMachine_UVDM+0x58>
 8005526:	2002      	movs	r0, #2
 8005528:	9002      	str	r0, [sp, #8]
 800552a:	2003      	movs	r0, #3
 800552c:	9001      	str	r0, [sp, #4]
 800552e:	4668      	mov	r0, sp
 8005530:	7b00      	ldrb	r0, [r0, #12]
 8005532:	9000      	str	r0, [sp, #0]
 8005534:	ab05      	add	r3, sp, #20
 8005536:	220f      	movs	r2, #15
 8005538:	2031      	movs	r0, #49	@ 0x31
 800553a:	5c21      	ldrb	r1, [r4, r0]
 800553c:	0020      	movs	r0, r4
 800553e:	f7fc f946 	bl	80017ce <PE_Send_DataMessage>
 8005542:	2800      	cmp	r0, #0
 8005544:	d101      	bne.n	800554a <PE_StateMachine_UVDM+0x7a>
 8005546:	2059      	movs	r0, #89	@ 0x59
 8005548:	7720      	strb	r0, [r4, #28]
 800554a:	2032      	movs	r0, #50	@ 0x32
 800554c:	5425      	strb	r5, [r4, r0]
 800554e:	b00c      	add	sp, #48	@ 0x30
 8005550:	bd70      	pop	{r4, r5, r6, pc}
	...

08005554 <.text_21>:
 8005554:	ffff9fff 	.word	0xffff9fff

08005558 <PE_Check_DataMessageVDM>:
 8005558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800555a:	2403      	movs	r4, #3
 800555c:	2501      	movs	r5, #1
 800555e:	6801      	ldr	r1, [r0, #0]
 8005560:	6849      	ldr	r1, [r1, #4]
 8005562:	0949      	lsrs	r1, r1, #5
 8005564:	4029      	ands	r1, r5
 8005566:	d01f      	beq.n	80055a8 <PE_Check_DataMessageVDM+0x50>
 8005568:	68c1      	ldr	r1, [r0, #12]
 800556a:	2900      	cmp	r1, #0
 800556c:	d01c      	beq.n	80055a8 <PE_Check_DataMessageVDM+0x50>
 800556e:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8005570:	788a      	ldrb	r2, [r1, #2]
 8005572:	78cb      	ldrb	r3, [r1, #3]
 8005574:	021b      	lsls	r3, r3, #8
 8005576:	18d2      	adds	r2, r2, r3
 8005578:	790b      	ldrb	r3, [r1, #4]
 800557a:	041b      	lsls	r3, r3, #16
 800557c:	18d2      	adds	r2, r2, r3
 800557e:	7949      	ldrb	r1, [r1, #5]
 8005580:	0609      	lsls	r1, r1, #24
 8005582:	1851      	adds	r1, r2, r1
 8005584:	9100      	str	r1, [sp, #0]
 8005586:	0bca      	lsrs	r2, r1, #15
 8005588:	402a      	ands	r2, r5
 800558a:	d014      	beq.n	80055b6 <PE_Check_DataMessageVDM+0x5e>
 800558c:	2394      	movs	r3, #148	@ 0x94
 800558e:	009b      	lsls	r3, r3, #2
 8005590:	50c1      	str	r1, [r0, r3]
 8005592:	0989      	lsrs	r1, r1, #6
 8005594:	4021      	ands	r1, r4
 8005596:	d107      	bne.n	80055a8 <PE_Check_DataMessageVDM+0x50>
 8005598:	6801      	ldr	r1, [r0, #0]
 800559a:	6849      	ldr	r1, [r1, #4]
 800559c:	0a09      	lsrs	r1, r1, #8
 800559e:	4029      	ands	r1, r5
 80055a0:	d002      	beq.n	80055a8 <PE_Check_DataMessageVDM+0x50>
 80055a2:	f7ff f840 	bl	8004626 <PE_Receive_SVDM>
 80055a6:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80055a8:	6841      	ldr	r1, [r0, #4]
 80055aa:	6809      	ldr	r1, [r1, #0]
 80055ac:	400c      	ands	r4, r1
 80055ae:	2c02      	cmp	r4, #2
 80055b0:	d134      	bne.n	800561c <PE_Check_DataMessageVDM+0xc4>
 80055b2:	7445      	strb	r5, [r0, #17]
 80055b4:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80055b6:	8e81      	ldrh	r1, [r0, #52]	@ 0x34
 80055b8:	0449      	lsls	r1, r1, #17
 80055ba:	0f49      	lsrs	r1, r1, #29
 80055bc:	1e49      	subs	r1, r1, #1
 80055be:	4ab1      	ldr	r2, [pc, #708]	@ (8005884 <.text_29>)
 80055c0:	5481      	strb	r1, [r0, r2]
 80055c2:	0006      	movs	r6, r0
 80055c4:	2000      	movs	r0, #0
 80055c6:	e00f      	b.n	80055e8 <PE_Check_DataMessageVDM+0x90>
 80055c8:	6bb1      	ldr	r1, [r6, #56]	@ 0x38
 80055ca:	0082      	lsls	r2, r0, #2
 80055cc:	1889      	adds	r1, r1, r2
 80055ce:	798a      	ldrb	r2, [r1, #6]
 80055d0:	79cf      	ldrb	r7, [r1, #7]
 80055d2:	023f      	lsls	r7, r7, #8
 80055d4:	19d2      	adds	r2, r2, r7
 80055d6:	7a0f      	ldrb	r7, [r1, #8]
 80055d8:	043f      	lsls	r7, r7, #16
 80055da:	19d2      	adds	r2, r2, r7
 80055dc:	7a49      	ldrb	r1, [r1, #9]
 80055de:	0609      	lsls	r1, r1, #24
 80055e0:	1851      	adds	r1, r2, r1
 80055e2:	0082      	lsls	r2, r0, #2
 80055e4:	5099      	str	r1, [r3, r2]
 80055e6:	1c40      	adds	r0, r0, #1
 80055e8:	49a7      	ldr	r1, [pc, #668]	@ (8005888 <.text_30>)
 80055ea:	1873      	adds	r3, r6, r1
 80055ec:	3118      	adds	r1, #24
 80055ee:	1872      	adds	r2, r6, r1
 80055f0:	7811      	ldrb	r1, [r2, #0]
 80055f2:	4288      	cmp	r0, r1
 80055f4:	d3e8      	bcc.n	80055c8 <PE_Check_DataMessageVDM+0x70>
 80055f6:	9900      	ldr	r1, [sp, #0]
 80055f8:	68f0      	ldr	r0, [r6, #12]
 80055fa:	2800      	cmp	r0, #0
 80055fc:	d008      	beq.n	8005610 <PE_Check_DataMessageVDM+0xb8>
 80055fe:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 8005600:	2f00      	cmp	r7, #0
 8005602:	d005      	beq.n	8005610 <PE_Check_DataMessageVDM+0xb8>
 8005604:	7c30      	ldrb	r0, [r6, #16]
 8005606:	47b8      	blx	r7
 8005608:	2800      	cmp	r0, #0
 800560a:	d101      	bne.n	8005610 <PE_Check_DataMessageVDM+0xb8>
 800560c:	7474      	strb	r4, [r6, #17]
 800560e:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8005610:	6870      	ldr	r0, [r6, #4]
 8005612:	6800      	ldr	r0, [r0, #0]
 8005614:	4004      	ands	r4, r0
 8005616:	2c02      	cmp	r4, #2
 8005618:	d100      	bne.n	800561c <PE_Check_DataMessageVDM+0xc4>
 800561a:	7475      	strb	r5, [r6, #17]
 800561c:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
	...

08005620 <.text_23>:
 8005620:	0000801e 	.word	0x0000801e

08005624 <.text_24>:
 8005624:	fffff8ff 	.word	0xfffff8ff

08005628 <PE_SVDM_CheckIdentity>:
 8005628:	b5fc      	push	{r2, r3, r4, r5, r6, r7, lr}
 800562a:	0003      	movs	r3, r0
 800562c:	2000      	movs	r0, #0
 800562e:	4c97      	ldr	r4, [pc, #604]	@ (800588c <.text_31>)
 8005630:	009b      	lsls	r3, r3, #2
 8005632:	58e3      	ldr	r3, [r4, r3]
 8005634:	9301      	str	r3, [sp, #4]
 8005636:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8005638:	045b      	lsls	r3, r3, #17
 800563a:	0f5b      	lsrs	r3, r3, #29
 800563c:	1e5c      	subs	r4, r3, #1
 800563e:	b2e3      	uxtb	r3, r4
 8005640:	2b03      	cmp	r3, #3
 8005642:	d200      	bcs.n	8005646 <PE_SVDM_CheckIdentity+0x1e>
 8005644:	e0b5      	b.n	80057b2 <PE_SVDM_CheckIdentity+0x18a>
 8005646:	000b      	movs	r3, r1
 8005648:	7819      	ldrb	r1, [r3, #0]
 800564a:	785d      	ldrb	r5, [r3, #1]
 800564c:	022d      	lsls	r5, r5, #8
 800564e:	1949      	adds	r1, r1, r5
 8005650:	789d      	ldrb	r5, [r3, #2]
 8005652:	042d      	lsls	r5, r5, #16
 8005654:	1949      	adds	r1, r1, r5
 8005656:	78dd      	ldrb	r5, [r3, #3]
 8005658:	062d      	lsls	r5, r5, #24
 800565a:	194d      	adds	r5, r1, r5
 800565c:	6015      	str	r5, [r2, #0]
 800565e:	7919      	ldrb	r1, [r3, #4]
 8005660:	795e      	ldrb	r6, [r3, #5]
 8005662:	0236      	lsls	r6, r6, #8
 8005664:	1989      	adds	r1, r1, r6
 8005666:	799e      	ldrb	r6, [r3, #6]
 8005668:	0436      	lsls	r6, r6, #16
 800566a:	1989      	adds	r1, r1, r6
 800566c:	79de      	ldrb	r6, [r3, #7]
 800566e:	0636      	lsls	r6, r6, #24
 8005670:	1989      	adds	r1, r1, r6
 8005672:	6051      	str	r1, [r2, #4]
 8005674:	2108      	movs	r1, #8
 8005676:	7a1e      	ldrb	r6, [r3, #8]
 8005678:	7a5f      	ldrb	r7, [r3, #9]
 800567a:	023f      	lsls	r7, r7, #8
 800567c:	19f6      	adds	r6, r6, r7
 800567e:	7a9f      	ldrb	r7, [r3, #10]
 8005680:	043f      	lsls	r7, r7, #16
 8005682:	19f6      	adds	r6, r6, r7
 8005684:	7adf      	ldrb	r7, [r3, #11]
 8005686:	063f      	lsls	r7, r7, #24
 8005688:	19f6      	adds	r6, r6, r7
 800568a:	6096      	str	r6, [r2, #8]
 800568c:	1ee4      	subs	r4, r4, #3
 800568e:	2620      	movs	r6, #32
 8005690:	5d97      	ldrb	r7, [r2, r6]
 8005692:	26e0      	movs	r6, #224	@ 0xe0
 8005694:	403e      	ands	r6, r7
 8005696:	466f      	mov	r7, sp
 8005698:	703e      	strb	r6, [r7, #0]
 800569a:	466e      	mov	r6, sp
 800569c:	7836      	ldrb	r6, [r6, #0]
 800569e:	2720      	movs	r7, #32
 80056a0:	55d6      	strb	r6, [r2, r7]
 80056a2:	0626      	lsls	r6, r4, #24
 80056a4:	d022      	beq.n	80056ec <PE_SVDM_CheckIdentity+0xc4>
 80056a6:	1e66      	subs	r6, r4, #1
 80056a8:	466f      	mov	r7, sp
 80056aa:	707e      	strb	r6, [r7, #1]
 80056ac:	00ae      	lsls	r6, r5, #2
 80056ae:	0f76      	lsrs	r6, r6, #29
 80056b0:	2e05      	cmp	r6, #5
 80056b2:	d827      	bhi.n	8005704 <PE_SVDM_CheckIdentity+0xdc>
 80056b4:	a701      	add	r7, pc, #4	@ (adr r7, 80056bc <PE_SVDM_CheckIdentity+0x94>)
 80056b6:	5dbf      	ldrb	r7, [r7, r6]
 80056b8:	44bf      	add	pc, r7
 80056ba:	bf00      	nop
 80056bc:	5a060632 	.word	0x5a060632
 80056c0:	a680      	.short	0xa680
 80056c2:	210c      	movs	r1, #12
 80056c4:	466c      	mov	r4, sp
 80056c6:	7824      	ldrb	r4, [r4, #0]
 80056c8:	2608      	movs	r6, #8
 80056ca:	4326      	orrs	r6, r4
 80056cc:	2420      	movs	r4, #32
 80056ce:	5516      	strb	r6, [r2, r4]
 80056d0:	7b1c      	ldrb	r4, [r3, #12]
 80056d2:	7b5e      	ldrb	r6, [r3, #13]
 80056d4:	0236      	lsls	r6, r6, #8
 80056d6:	19a4      	adds	r4, r4, r6
 80056d8:	7b9e      	ldrb	r6, [r3, #14]
 80056da:	0436      	lsls	r6, r6, #16
 80056dc:	19a4      	adds	r4, r4, r6
 80056de:	7bde      	ldrb	r6, [r3, #15]
 80056e0:	0636      	lsls	r6, r6, #24
 80056e2:	19a4      	adds	r4, r4, r6
 80056e4:	6194      	str	r4, [r2, #24]
 80056e6:	466c      	mov	r4, sp
 80056e8:	7864      	ldrb	r4, [r4, #1]
 80056ea:	0026      	movs	r6, r4
 80056ec:	d062      	beq.n	80057b4 <PE_SVDM_CheckIdentity+0x18c>
 80056ee:	9e01      	ldr	r6, [sp, #4]
 80056f0:	8eb6      	ldrh	r6, [r6, #52]	@ 0x34
 80056f2:	0636      	lsls	r6, r6, #24
 80056f4:	0fb6      	lsrs	r6, r6, #30
 80056f6:	2e02      	cmp	r6, #2
 80056f8:	d35c      	bcc.n	80057b4 <PE_SVDM_CheckIdentity+0x18c>
 80056fa:	01ad      	lsls	r5, r5, #6
 80056fc:	0f6d      	lsrs	r5, r5, #29
 80056fe:	d059      	beq.n	80057b4 <PE_SVDM_CheckIdentity+0x18c>
 8005700:	1e6d      	subs	r5, r5, #1
 8005702:	2d02      	cmp	r5, #2
 8005704:	d855      	bhi.n	80057b2 <PE_SVDM_CheckIdentity+0x18a>
 8005706:	2520      	movs	r5, #32
 8005708:	5d55      	ldrb	r5, [r2, r5]
 800570a:	08ef      	lsrs	r7, r5, #3
 800570c:	07ff      	lsls	r7, r7, #31
 800570e:	d53b      	bpl.n	8005788 <PE_SVDM_CheckIdentity+0x160>
 8005710:	3108      	adds	r1, #8
 8005712:	1e64      	subs	r4, r4, #1
 8005714:	e039      	b.n	800578a <PE_SVDM_CheckIdentity+0x162>
 8005716:	210c      	movs	r1, #12
 8005718:	466c      	mov	r4, sp
 800571a:	7824      	ldrb	r4, [r4, #0]
 800571c:	2601      	movs	r6, #1
 800571e:	4326      	orrs	r6, r4
 8005720:	2420      	movs	r4, #32
 8005722:	5516      	strb	r6, [r2, r4]
 8005724:	7b1c      	ldrb	r4, [r3, #12]
 8005726:	7b5e      	ldrb	r6, [r3, #13]
 8005728:	0236      	lsls	r6, r6, #8
 800572a:	19a4      	adds	r4, r4, r6
 800572c:	7b9e      	ldrb	r6, [r3, #14]
 800572e:	0436      	lsls	r6, r6, #16
 8005730:	19a4      	adds	r4, r4, r6
 8005732:	7bde      	ldrb	r6, [r3, #15]
 8005734:	0636      	lsls	r6, r6, #24
 8005736:	19a4      	adds	r4, r4, r6
 8005738:	60d4      	str	r4, [r2, #12]
 800573a:	e7d4      	b.n	80056e6 <PE_SVDM_CheckIdentity+0xbe>
 800573c:	210c      	movs	r1, #12
 800573e:	466c      	mov	r4, sp
 8005740:	7824      	ldrb	r4, [r4, #0]
 8005742:	2604      	movs	r6, #4
 8005744:	4326      	orrs	r6, r4
 8005746:	2420      	movs	r4, #32
 8005748:	5516      	strb	r6, [r2, r4]
 800574a:	7b1c      	ldrb	r4, [r3, #12]
 800574c:	7b5e      	ldrb	r6, [r3, #13]
 800574e:	0236      	lsls	r6, r6, #8
 8005750:	19a4      	adds	r4, r4, r6
 8005752:	7b9e      	ldrb	r6, [r3, #14]
 8005754:	0436      	lsls	r6, r6, #16
 8005756:	19a4      	adds	r4, r4, r6
 8005758:	7bde      	ldrb	r6, [r3, #15]
 800575a:	0636      	lsls	r6, r6, #24
 800575c:	19a4      	adds	r4, r4, r6
 800575e:	6154      	str	r4, [r2, #20]
 8005760:	e7c1      	b.n	80056e6 <PE_SVDM_CheckIdentity+0xbe>
 8005762:	210c      	movs	r1, #12
 8005764:	466c      	mov	r4, sp
 8005766:	7824      	ldrb	r4, [r4, #0]
 8005768:	2602      	movs	r6, #2
 800576a:	4326      	orrs	r6, r4
 800576c:	2420      	movs	r4, #32
 800576e:	5516      	strb	r6, [r2, r4]
 8005770:	7b1c      	ldrb	r4, [r3, #12]
 8005772:	7b5e      	ldrb	r6, [r3, #13]
 8005774:	0236      	lsls	r6, r6, #8
 8005776:	19a4      	adds	r4, r4, r6
 8005778:	7b9e      	ldrb	r6, [r3, #14]
 800577a:	0436      	lsls	r6, r6, #16
 800577c:	19a4      	adds	r4, r4, r6
 800577e:	7bde      	ldrb	r6, [r3, #15]
 8005780:	0636      	lsls	r6, r6, #24
 8005782:	19a4      	adds	r4, r4, r6
 8005784:	6114      	str	r4, [r2, #16]
 8005786:	e7ae      	b.n	80056e6 <PE_SVDM_CheckIdentity+0xbe>
 8005788:	1d09      	adds	r1, r1, #4
 800578a:	b2e4      	uxtb	r4, r4
 800578c:	2c01      	cmp	r4, #1
 800578e:	d110      	bne.n	80057b2 <PE_SVDM_CheckIdentity+0x18a>
 8005790:	2410      	movs	r4, #16
 8005792:	432c      	orrs	r4, r5
 8005794:	2520      	movs	r5, #32
 8005796:	5554      	strb	r4, [r2, r5]
 8005798:	1859      	adds	r1, r3, r1
 800579a:	780b      	ldrb	r3, [r1, #0]
 800579c:	784c      	ldrb	r4, [r1, #1]
 800579e:	0224      	lsls	r4, r4, #8
 80057a0:	191b      	adds	r3, r3, r4
 80057a2:	788c      	ldrb	r4, [r1, #2]
 80057a4:	0424      	lsls	r4, r4, #16
 80057a6:	191b      	adds	r3, r3, r4
 80057a8:	78c9      	ldrb	r1, [r1, #3]
 80057aa:	0609      	lsls	r1, r1, #24
 80057ac:	1859      	adds	r1, r3, r1
 80057ae:	61d1      	str	r1, [r2, #28]
 80057b0:	bdf6      	pop	{r1, r2, r4, r5, r6, r7, pc}
 80057b2:	2002      	movs	r0, #2
 80057b4:	bdf6      	pop	{r1, r2, r4, r5, r6, r7, pc}

080057b6 <PE_SVDM_CheckSVIDs>:
 80057b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057b8:	4b34      	ldr	r3, [pc, #208]	@ (800588c <.text_31>)
 80057ba:	0080      	lsls	r0, r0, #2
 80057bc:	5818      	ldr	r0, [r3, r0]
 80057be:	8e80      	ldrh	r0, [r0, #52]	@ 0x34
 80057c0:	0440      	lsls	r0, r0, #17
 80057c2:	0f40      	lsrs	r0, r0, #29
 80057c4:	1e46      	subs	r6, r0, #1
 80057c6:	b2f6      	uxtb	r6, r6
 80057c8:	2000      	movs	r0, #0
 80057ca:	2500      	movs	r5, #0
 80057cc:	7610      	strb	r0, [r2, #24]
 80057ce:	7650      	strb	r0, [r2, #25]
 80057d0:	000b      	movs	r3, r1
 80057d2:	0014      	movs	r4, r2
 80057d4:	0031      	movs	r1, r6
 80057d6:	5c1a      	ldrb	r2, [r3, r0]
 80057d8:	1c5e      	adds	r6, r3, #1
 80057da:	5c36      	ldrb	r6, [r6, r0]
 80057dc:	0236      	lsls	r6, r6, #8
 80057de:	1992      	adds	r2, r2, r6
 80057e0:	7e26      	ldrb	r6, [r4, #24]
 80057e2:	0076      	lsls	r6, r6, #1
 80057e4:	53a2      	strh	r2, [r4, r6]
 80057e6:	7e26      	ldrb	r6, [r4, #24]
 80057e8:	2201      	movs	r2, #1
 80057ea:	0077      	lsls	r7, r6, #1
 80057ec:	5be7      	ldrh	r7, [r4, r7]
 80057ee:	2f00      	cmp	r7, #0
 80057f0:	d002      	beq.n	80057f8 <PE_SVDM_CheckSVIDs+0x42>
 80057f2:	1c76      	adds	r6, r6, #1
 80057f4:	7626      	strb	r6, [r4, #24]
 80057f6:	e001      	b.n	80057fc <PE_SVDM_CheckSVIDs+0x46>
 80057f8:	2501      	movs	r5, #1
 80057fa:	7662      	strb	r2, [r4, #25]
 80057fc:	1c80      	adds	r0, r0, #2
 80057fe:	b2c0      	uxtb	r0, r0
 8005800:	5c1e      	ldrb	r6, [r3, r0]
 8005802:	1c5f      	adds	r7, r3, #1
 8005804:	5c3f      	ldrb	r7, [r7, r0]
 8005806:	023f      	lsls	r7, r7, #8
 8005808:	19f6      	adds	r6, r6, r7
 800580a:	7e27      	ldrb	r7, [r4, #24]
 800580c:	007f      	lsls	r7, r7, #1
 800580e:	53e6      	strh	r6, [r4, r7]
 8005810:	7e26      	ldrb	r6, [r4, #24]
 8005812:	0077      	lsls	r7, r6, #1
 8005814:	5be7      	ldrh	r7, [r4, r7]
 8005816:	2f00      	cmp	r7, #0
 8005818:	d002      	beq.n	8005820 <PE_SVDM_CheckSVIDs+0x6a>
 800581a:	1c76      	adds	r6, r6, #1
 800581c:	7626      	strb	r6, [r4, #24]
 800581e:	e001      	b.n	8005824 <PE_SVDM_CheckSVIDs+0x6e>
 8005820:	2501      	movs	r5, #1
 8005822:	7662      	strb	r2, [r4, #25]
 8005824:	1c80      	adds	r0, r0, #2
 8005826:	b2c0      	uxtb	r0, r0
 8005828:	008a      	lsls	r2, r1, #2
 800582a:	4290      	cmp	r0, r2
 800582c:	d201      	bcs.n	8005832 <PE_SVDM_CheckSVIDs+0x7c>
 800582e:	002a      	movs	r2, r5
 8005830:	d0d1      	beq.n	80057d6 <PE_SVDM_CheckSVIDs+0x20>
 8005832:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005834 <.text_27>:
 8005834:	ffff7fff 	.word	0xffff7fff

08005838 <PE_SVDM_CheckModes>:
 8005838:	b530      	push	{r4, r5, lr}
 800583a:	4c14      	ldr	r4, [pc, #80]	@ (800588c <.text_31>)
 800583c:	0080      	lsls	r0, r0, #2
 800583e:	5820      	ldr	r0, [r4, r0]
 8005840:	8e80      	ldrh	r0, [r0, #52]	@ 0x34
 8005842:	0440      	lsls	r0, r0, #17
 8005844:	0f40      	lsrs	r0, r0, #29
 8005846:	1e40      	subs	r0, r0, #1
 8005848:	b2c0      	uxtb	r0, r0
 800584a:	2400      	movs	r4, #0
 800584c:	8399      	strh	r1, [r3, #28]
 800584e:	601c      	str	r4, [r3, #0]
 8005850:	5d11      	ldrb	r1, [r2, r4]
 8005852:	1915      	adds	r5, r2, r4
 8005854:	786d      	ldrb	r5, [r5, #1]
 8005856:	022d      	lsls	r5, r5, #8
 8005858:	1949      	adds	r1, r1, r5
 800585a:	1915      	adds	r5, r2, r4
 800585c:	78ad      	ldrb	r5, [r5, #2]
 800585e:	042d      	lsls	r5, r5, #16
 8005860:	1949      	adds	r1, r1, r5
 8005862:	1915      	adds	r5, r2, r4
 8005864:	78ed      	ldrb	r5, [r5, #3]
 8005866:	062d      	lsls	r5, r5, #24
 8005868:	1949      	adds	r1, r1, r5
 800586a:	681d      	ldr	r5, [r3, #0]
 800586c:	00ad      	lsls	r5, r5, #2
 800586e:	195d      	adds	r5, r3, r5
 8005870:	6069      	str	r1, [r5, #4]
 8005872:	6819      	ldr	r1, [r3, #0]
 8005874:	1c49      	adds	r1, r1, #1
 8005876:	6019      	str	r1, [r3, #0]
 8005878:	1d24      	adds	r4, r4, #4
 800587a:	b2e4      	uxtb	r4, r4
 800587c:	0081      	lsls	r1, r0, #2
 800587e:	428c      	cmp	r4, r1
 8005880:	d3e6      	bcc.n	8005850 <PE_SVDM_CheckModes+0x18>
 8005882:	bd30      	pop	{r4, r5, pc}

08005884 <.text_29>:
 8005884:	000004ac 	.word	0x000004ac

08005888 <.text_30>:
 8005888:	00000494 	.word	0x00000494

0800588c <.text_31>:
 800588c:	2000027c 	.word	0x2000027c

08005890 <USBPD_PRL_TimerCounter>:
 8005890:	4954      	ldr	r1, [pc, #336]	@ (80059e4 <.text_15>)
 8005892:	0080      	lsls	r0, r0, #2
 8005894:	1808      	adds	r0, r1, r0
 8005896:	6801      	ldr	r1, [r0, #0]
 8005898:	790a      	ldrb	r2, [r1, #4]
 800589a:	2a00      	cmp	r2, #0
 800589c:	d002      	beq.n	80058a4 <USBPD_PRL_TimerCounter+0x14>
 800589e:	790a      	ldrb	r2, [r1, #4]
 80058a0:	1e52      	subs	r2, r2, #1
 80058a2:	710a      	strb	r2, [r1, #4]
 80058a4:	6800      	ldr	r0, [r0, #0]
 80058a6:	7841      	ldrb	r1, [r0, #1]
 80058a8:	2900      	cmp	r1, #0
 80058aa:	d001      	beq.n	80058b0 <USBPD_PRL_TimerCounter+0x20>
 80058ac:	1e49      	subs	r1, r1, #1
 80058ae:	7041      	strb	r1, [r0, #1]
 80058b0:	4770      	bx	lr
	...

080058b4 <USBPD_PRL_Init>:
 80058b4:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 80058b6:	b081      	sub	sp, #4
 80058b8:	0014      	movs	r4, r2
 80058ba:	001d      	movs	r5, r3
 80058bc:	2616      	movs	r6, #22
 80058be:	209c      	movs	r0, #156	@ 0x9c
 80058c0:	0040      	lsls	r0, r0, #1
 80058c2:	f019 fc15 	bl	801f0f0 <malloc>
 80058c6:	0007      	movs	r7, r0
 80058c8:	d01e      	beq.n	8005908 <USBPD_PRL_Init+0x54>
 80058ca:	9e02      	ldr	r6, [sp, #8]
 80058cc:	219c      	movs	r1, #156	@ 0x9c
 80058ce:	0049      	lsls	r1, r1, #1
 80058d0:	f019 fd1b 	bl	801f30a <__aeabi_memclr>
 80058d4:	220f      	movs	r2, #15
 80058d6:	2103      	movs	r1, #3
 80058d8:	1db8      	adds	r0, r7, #6
 80058da:	f019 fd0f 	bl	801f2fc <__aeabi_memset>
 80058de:	4841      	ldr	r0, [pc, #260]	@ (80059e4 <.text_15>)
 80058e0:	4669      	mov	r1, sp
 80058e2:	7909      	ldrb	r1, [r1, #4]
 80058e4:	0089      	lsls	r1, r1, #2
 80058e6:	5047      	str	r7, [r0, r1]
 80058e8:	62bc      	str	r4, [r7, #40]	@ 0x28
 80058ea:	62fd      	str	r5, [r7, #44]	@ 0x2c
 80058ec:	2001      	movs	r0, #1
 80058ee:	9000      	str	r0, [sp, #0]
 80058f0:	6870      	ldr	r0, [r6, #4]
 80058f2:	0743      	lsls	r3, r0, #29
 80058f4:	0fdb      	lsrs	r3, r3, #31
 80058f6:	003a      	movs	r2, r7
 80058f8:	3230      	adds	r2, #48	@ 0x30
 80058fa:	bf00      	nop
 80058fc:	a103      	add	r1, pc, #12	@ (adr r1, 800590c <USBPD_PRL_Init::PRL_PhyCallbacks>)
 80058fe:	4668      	mov	r0, sp
 8005900:	7900      	ldrb	r0, [r0, #4]
 8005902:	f010 fde7 	bl	80164d4 <USBPD_PHY_Init>
 8005906:	0006      	movs	r6, r0
 8005908:	0030      	movs	r0, r6
 800590a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0800590c <USBPD_PRL_Init::PRL_PhyCallbacks>:
 800590c:	5f45 0800 629d 0800 62f7 0800 6311 0800     E_...b...b...c..
 800591c:	6319 0800 5a05 0800                         .c...Z..

08005924 <USBPD_PRL_GetMemoryConsumption>:
 8005924:	20ea      	movs	r0, #234	@ 0xea
 8005926:	0080      	lsls	r0, r0, #2
 8005928:	4770      	bx	lr

0800592a <USBPD_PRL_SetHeader>:
 800592a:	b530      	push	{r4, r5, lr}
 800592c:	4c2d      	ldr	r4, [pc, #180]	@ (80059e4 <.text_15>)
 800592e:	0080      	lsls	r0, r0, #2
 8005930:	5820      	ldr	r0, [r4, r0]
 8005932:	8a44      	ldrh	r4, [r0, #18]
 8005934:	4d2c      	ldr	r5, [pc, #176]	@ (80059e8 <.text_16>)
 8005936:	4025      	ands	r5, r4
 8005938:	0209      	lsls	r1, r1, #8
 800593a:	2480      	movs	r4, #128	@ 0x80
 800593c:	0064      	lsls	r4, r4, #1
 800593e:	4021      	ands	r1, r4
 8005940:	4329      	orrs	r1, r5
 8005942:	8241      	strh	r1, [r0, #18]
 8005944:	4c29      	ldr	r4, [pc, #164]	@ (80059ec <.text_17>)
 8005946:	400c      	ands	r4, r1
 8005948:	0151      	lsls	r1, r2, #5
 800594a:	2220      	movs	r2, #32
 800594c:	4011      	ands	r1, r2
 800594e:	4321      	orrs	r1, r4
 8005950:	8241      	strh	r1, [r0, #18]
 8005952:	4a27      	ldr	r2, [pc, #156]	@ (80059f0 <.text_18>)
 8005954:	400a      	ands	r2, r1
 8005956:	0199      	lsls	r1, r3, #6
 8005958:	23c0      	movs	r3, #192	@ 0xc0
 800595a:	400b      	ands	r3, r1
 800595c:	4313      	orrs	r3, r2
 800595e:	8243      	strh	r3, [r0, #18]
 8005960:	bd30      	pop	{r4, r5, pc}

08005962 <USBPD_PRL_SetHeaderPowerRole>:
 8005962:	4a20      	ldr	r2, [pc, #128]	@ (80059e4 <.text_15>)
 8005964:	0080      	lsls	r0, r0, #2
 8005966:	5810      	ldr	r0, [r2, r0]
 8005968:	8a42      	ldrh	r2, [r0, #18]
 800596a:	4b1f      	ldr	r3, [pc, #124]	@ (80059e8 <.text_16>)
 800596c:	4013      	ands	r3, r2
 800596e:	0209      	lsls	r1, r1, #8
 8005970:	2280      	movs	r2, #128	@ 0x80
 8005972:	0052      	lsls	r2, r2, #1
 8005974:	e007      	b.n	8005986 <.text_10>

08005976 <USBPD_PRL_SetHeaderDataRole>:
 8005976:	4a1b      	ldr	r2, [pc, #108]	@ (80059e4 <.text_15>)
 8005978:	0080      	lsls	r0, r0, #2
 800597a:	5810      	ldr	r0, [r2, r0]
 800597c:	8a42      	ldrh	r2, [r0, #18]
 800597e:	4b1b      	ldr	r3, [pc, #108]	@ (80059ec <.text_17>)
 8005980:	4013      	ands	r3, r2
 8005982:	0149      	lsls	r1, r1, #5
 8005984:	2220      	movs	r2, #32

08005986 <.text_10>:
 8005986:	4011      	ands	r1, r2
 8005988:	4319      	orrs	r1, r3
 800598a:	8241      	strh	r1, [r0, #18]
 800598c:	4770      	bx	lr

0800598e <USBPD_PRL_SetHeaderSpecification>:
 800598e:	4a15      	ldr	r2, [pc, #84]	@ (80059e4 <.text_15>)
 8005990:	0080      	lsls	r0, r0, #2
 8005992:	5810      	ldr	r0, [r2, r0]
 8005994:	8a42      	ldrh	r2, [r0, #18]
 8005996:	4b16      	ldr	r3, [pc, #88]	@ (80059f0 <.text_18>)
 8005998:	4013      	ands	r3, r2
 800599a:	0189      	lsls	r1, r1, #6
 800599c:	22c0      	movs	r2, #192	@ 0xc0
 800599e:	400a      	ands	r2, r1
 80059a0:	431a      	orrs	r2, r3
 80059a2:	8242      	strh	r2, [r0, #18]
 80059a4:	4770      	bx	lr

080059a6 <USBPD_PRL_CBL_SetHeaderSpecification>:
 80059a6:	4a0f      	ldr	r2, [pc, #60]	@ (80059e4 <.text_15>)
 80059a8:	0080      	lsls	r0, r0, #2
 80059aa:	5810      	ldr	r0, [r2, r0]
 80059ac:	018a      	lsls	r2, r1, #6
 80059ae:	21c0      	movs	r1, #192	@ 0xc0
 80059b0:	4011      	ands	r1, r2
 80059b2:	4a0f      	ldr	r2, [pc, #60]	@ (80059f0 <.text_18>)
 80059b4:	8a83      	ldrh	r3, [r0, #20]
 80059b6:	4013      	ands	r3, r2
 80059b8:	430b      	orrs	r3, r1
 80059ba:	8283      	strh	r3, [r0, #20]
 80059bc:	8ac3      	ldrh	r3, [r0, #22]
 80059be:	401a      	ands	r2, r3
 80059c0:	4311      	orrs	r1, r2
 80059c2:	82c1      	strh	r1, [r0, #22]
 80059c4:	4770      	bx	lr

080059c6 <USBPD_PRL_SRCSetSinkNG>:
 80059c6:	b580      	push	{r7, lr}
 80059c8:	f010 fe79 	bl	80166be <USBPD_PHY_SetResistor_SinkTxNG>
 80059cc:	bd01      	pop	{r0, pc}

080059ce <USBPD_PRL_SRCReleaseSinkNG>:
 80059ce:	b510      	push	{r4, lr}
 80059d0:	0004      	movs	r4, r0
 80059d2:	f010 fe83 	bl	80166dc <USBPD_PHY_SetResistor_SinkTxOK>
 80059d6:	2000      	movs	r0, #0
 80059d8:	4902      	ldr	r1, [pc, #8]	@ (80059e4 <.text_15>)
 80059da:	00a2      	lsls	r2, r4, #2
 80059dc:	5889      	ldr	r1, [r1, r2]
 80059de:	7148      	strb	r0, [r1, #5]
 80059e0:	bd10      	pop	{r4, pc}
	...

080059e4 <.text_15>:
 80059e4:	20000288 	.word	0x20000288

080059e8 <.text_16>:
 80059e8:	0000feff 	.word	0x0000feff

080059ec <.text_17>:
 80059ec:	0000ffdf 	.word	0x0000ffdf

080059f0 <.text_18>:
 80059f0:	0000ff3f 	.word	0x0000ff3f

080059f4 <USBPD_PRL_IsResistor_SinkTxOK>:
 80059f4:	b580      	push	{r7, lr}
 80059f6:	f010 fe97 	bl	8016728 <USBPD_PHY_IsResistor_SinkTxOk>
 80059fa:	bd02      	pop	{r1, pc}

080059fc <USBPD_PRL_FastRoleSwapSignalling>:
 80059fc:	b580      	push	{r7, lr}
 80059fe:	f010 fea3 	bl	8016748 <USBPD_PHY_FastRoleSwapSignalling>
 8005a02:	bd01      	pop	{r0, pc}

08005a04 <PRL_FastRoleSwapReception>:
 8005a04:	b580      	push	{r7, lr}
 8005a06:	f7fb fa4d 	bl	8000ea4 <PE_PRL_FastRoleSwapReception>
 8005a0a:	bd01      	pop	{r0, pc}

08005a0c <USBPD_PRL_SOPCapability>:
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	f010 fe75 	bl	80166fc <USBPD_PHY_SOPSupported>
 8005a12:	bd01      	pop	{r0, pc}

08005a14 <USBPD_PRL_SendMessage>:
 8005a14:	b5f5      	push	{r0, r2, r4, r5, r6, r7, lr}
 8005a16:	b087      	sub	sp, #28
 8005a18:	2503      	movs	r5, #3
 8005a1a:	4668      	mov	r0, sp
 8005a1c:	7f00      	ldrb	r0, [r0, #28]
 8005a1e:	9005      	str	r0, [sp, #20]
 8005a20:	48ca      	ldr	r0, [pc, #808]	@ (8005d4c <USBPD_PRL_SendMessage+0x338>)
 8005a22:	9a05      	ldr	r2, [sp, #20]
 8005a24:	0092      	lsls	r2, r2, #2
 8005a26:	1880      	adds	r0, r0, r2
 8005a28:	9000      	str	r0, [sp, #0]
 8005a2a:	6800      	ldr	r0, [r0, #0]
 8005a2c:	0004      	movs	r4, r0
 8005a2e:	7962      	ldrb	r2, [r4, #5]
 8005a30:	2a00      	cmp	r2, #0
 8005a32:	d004      	beq.n	8005a3e <USBPD_PRL_SendMessage+0x2a>
 8005a34:	7a62      	ldrb	r2, [r4, #9]
 8005a36:	2a00      	cmp	r2, #0
 8005a38:	d101      	bne.n	8005a3e <USBPD_PRL_SendMessage+0x2a>
 8005a3a:	220f      	movs	r2, #15
 8005a3c:	7142      	strb	r2, [r0, #5]
 8005a3e:	466a      	mov	r2, sp
 8005a40:	7111      	strb	r1, [r2, #4]
 8005a42:	4669      	mov	r1, sp
 8005a44:	7909      	ldrb	r1, [r1, #4]
 8005a46:	9104      	str	r1, [sp, #16]
 8005a48:	1861      	adds	r1, r4, r1
 8005a4a:	9a05      	ldr	r2, [sp, #20]
 8005a4c:	0052      	lsls	r2, r2, #1
 8005a4e:	1c52      	adds	r2, r2, #1
 8005a50:	466e      	mov	r6, sp
 8005a52:	7172      	strb	r2, [r6, #5]
 8005a54:	9a04      	ldr	r2, [sp, #16]
 8005a56:	0052      	lsls	r2, r2, #1
 8005a58:	9203      	str	r2, [sp, #12]
 8005a5a:	2600      	movs	r6, #0
 8005a5c:	9302      	str	r3, [sp, #8]
 8005a5e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005a60:	7963      	ldrb	r3, [r4, #5]
 8005a62:	2b10      	cmp	r3, #16
 8005a64:	d900      	bls.n	8005a68 <USBPD_PRL_SendMessage+0x54>
 8005a66:	e1f6      	b.n	8005e56 <USBPD_PRL_SendMessage+0x442>
 8005a68:	a701      	add	r7, pc, #4	@ (adr r7, 8005a70 <USBPD_PRL_SendMessage+0x5c>)
 8005a6a:	005b      	lsls	r3, r3, #1
 8005a6c:	5aff      	ldrh	r7, [r7, r3]
 8005a6e:	44bf      	add	pc, r7
 8005a70:	00480020 	.word	0x00480020
 8005a74:	03e4005e 	.word	0x03e4005e
 8005a78:	00a8006a 	.word	0x00a8006a
 8005a7c:	015a0086 	.word	0x015a0086
 8005a80:	03e403e4 	.word	0x03e403e4
 8005a84:	030802de 	.word	0x030802de
 8005a88:	03560334 	.word	0x03560334
 8005a8c:	03de03e4 	.word	0x03de03e4
 8005a90:	03a6      	.short	0x03a6
 8005a92:	f3ef 8710 	mrs	r7, PRIMASK
 8005a96:	b672      	cpsid	i
 8005a98:	4668      	mov	r0, sp
 8005a9a:	7f00      	ldrb	r0, [r0, #28]
 8005a9c:	f7fb f8b4 	bl	8000c08 <PE_PRL_Control_RxEvent>
 8005aa0:	2800      	cmp	r0, #0
 8005aa2:	d105      	bne.n	8005ab0 <USBPD_PRL_SendMessage+0x9c>
 8005aa4:	7aa0      	ldrb	r0, [r4, #10]
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	d102      	bne.n	8005ab0 <USBPD_PRL_SendMessage+0x9c>
 8005aaa:	20ff      	movs	r0, #255	@ 0xff
 8005aac:	7260      	strb	r0, [r4, #9]
 8005aae:	e000      	b.n	8005ab2 <USBPD_PRL_SendMessage+0x9e>
 8005ab0:	7266      	strb	r6, [r4, #9]
 8005ab2:	f387 8810 	msr	PRIMASK, r7
 8005ab6:	2006      	movs	r0, #6
 8005ab8:	e1a0      	b.n	8005dfc <USBPD_PRL_SendMessage+0x3e8>
 8005aba:	4668      	mov	r0, sp
 8005abc:	7f00      	ldrb	r0, [r0, #28]
 8005abe:	f010 fdfe 	bl	80166be <USBPD_PHY_SetResistor_SinkTxNG>
 8005ac2:	2002      	movs	r0, #2
 8005ac4:	9900      	ldr	r1, [sp, #0]
 8005ac6:	6809      	ldr	r1, [r1, #0]
 8005ac8:	7148      	strb	r0, [r1, #5]
 8005aca:	2013      	movs	r0, #19
 8005acc:	7060      	strb	r0, [r4, #1]
 8005ace:	e1c4      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005ad0:	2a01      	cmp	r2, #1
 8005ad2:	d10f      	bne.n	8005af4 <USBPD_PRL_SendMessage+0xe0>
 8005ad4:	7861      	ldrb	r1, [r4, #1]
 8005ad6:	2900      	cmp	r1, #0
 8005ad8:	d10a      	bne.n	8005af0 <USBPD_PRL_SendMessage+0xdc>
 8005ada:	e01c      	b.n	8005b16 <USBPD_PRL_SendMessage+0x102>
 8005adc:	2a02      	cmp	r2, #2
 8005ade:	d109      	bne.n	8005af4 <USBPD_PRL_SendMessage+0xe0>
 8005ae0:	4668      	mov	r0, sp
 8005ae2:	7f00      	ldrb	r0, [r0, #28]
 8005ae4:	f010 fe20 	bl	8016728 <USBPD_PHY_IsResistor_SinkTxOk>
 8005ae8:	2801      	cmp	r0, #1
 8005aea:	d101      	bne.n	8005af0 <USBPD_PRL_SendMessage+0xdc>
 8005aec:	2005      	movs	r0, #5
 8005aee:	e185      	b.n	8005dfc <USBPD_PRL_SendMessage+0x3e8>
 8005af0:	2509      	movs	r5, #9
 8005af2:	e1b2      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005af4:	2106      	movs	r1, #6
 8005af6:	e154      	b.n	8005da2 <USBPD_PRL_SendMessage+0x38e>
 8005af8:	9903      	ldr	r1, [sp, #12]
 8005afa:	1861      	adds	r1, r4, r1
 8005afc:	8a49      	ldrh	r1, [r1, #18]
 8005afe:	0609      	lsls	r1, r1, #24
 8005b00:	0f89      	lsrs	r1, r1, #30
 8005b02:	2902      	cmp	r1, #2
 8005b04:	d107      	bne.n	8005b16 <USBPD_PRL_SendMessage+0x102>
 8005b06:	2a01      	cmp	r2, #1
 8005b08:	d101      	bne.n	8005b0e <USBPD_PRL_SendMessage+0xfa>
 8005b0a:	7142      	strb	r2, [r0, #5]
 8005b0c:	e1a5      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005b0e:	2a02      	cmp	r2, #2
 8005b10:	d101      	bne.n	8005b16 <USBPD_PRL_SendMessage+0x102>
 8005b12:	2104      	movs	r1, #4
 8005b14:	e145      	b.n	8005da2 <USBPD_PRL_SendMessage+0x38e>
 8005b16:	2105      	movs	r1, #5
 8005b18:	e143      	b.n	8005da2 <USBPD_PRL_SendMessage+0x38e>
 8005b1a:	9803      	ldr	r0, [sp, #12]
 8005b1c:	1820      	adds	r0, r4, r0
 8005b1e:	8a43      	ldrh	r3, [r0, #18]
 8005b20:	4acf      	ldr	r2, [pc, #828]	@ (8005e60 <.text_24>)
 8005b22:	401a      	ands	r2, r3
 8005b24:	ab08      	add	r3, sp, #32
 8005b26:	781b      	ldrb	r3, [r3, #0]
 8005b28:	06db      	lsls	r3, r3, #27
 8005b2a:	0edb      	lsrs	r3, r3, #27
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	8243      	strh	r3, [r0, #18]
 8005b30:	045a      	lsls	r2, r3, #17
 8005b32:	0c52      	lsrs	r2, r2, #17
 8005b34:	ab08      	add	r3, sp, #32
 8005b36:	781b      	ldrb	r3, [r3, #0]
 8005b38:	09db      	lsrs	r3, r3, #7
 8005b3a:	03db      	lsls	r3, r3, #15
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	8243      	strh	r3, [r0, #18]
 8005b40:	70a6      	strb	r6, [r4, #2]
 8005b42:	8a43      	ldrh	r3, [r0, #18]
 8005b44:	0bda      	lsrs	r2, r3, #15
 8005b46:	d023      	beq.n	8005b90 <USBPD_PRL_SendMessage+0x17c>
 8005b48:	9a02      	ldr	r2, [sp, #8]
 8005b4a:	7892      	ldrb	r2, [r2, #2]
 8005b4c:	9b02      	ldr	r3, [sp, #8]
 8005b4e:	78db      	ldrb	r3, [r3, #3]
 8005b50:	021b      	lsls	r3, r3, #8
 8005b52:	18d2      	adds	r2, r2, r3
 8005b54:	83a2      	strh	r2, [r4, #28]
 8005b56:	8ba2      	ldrh	r2, [r4, #28]
 8005b58:	0a93      	lsrs	r3, r2, #10
 8005b5a:	07db      	lsls	r3, r3, #31
 8005b5c:	d40f      	bmi.n	8005b7e <USBPD_PRL_SendMessage+0x16a>
 8005b5e:	0ad2      	lsrs	r2, r2, #11
 8005b60:	0712      	lsls	r2, r2, #28
 8005b62:	d122      	bne.n	8005baa <USBPD_PRL_SendMessage+0x196>
 8005b64:	466a      	mov	r2, sp
 8005b66:	8f12      	ldrh	r2, [r2, #56]	@ 0x38
 8005b68:	1f12      	subs	r2, r2, #4
 8005b6a:	8462      	strh	r2, [r4, #34]	@ 0x22
 8005b6c:	05d2      	lsls	r2, r2, #23
 8005b6e:	0dd2      	lsrs	r2, r2, #23
 8005b70:	8ba3      	ldrh	r3, [r4, #28]
 8005b72:	27fe      	movs	r7, #254	@ 0xfe
 8005b74:	023f      	lsls	r7, r7, #8
 8005b76:	401f      	ands	r7, r3
 8005b78:	433a      	orrs	r2, r7
 8005b7a:	83a2      	strh	r2, [r4, #28]
 8005b7c:	e015      	b.n	8005baa <USBPD_PRL_SendMessage+0x196>
 8005b7e:	8466      	strh	r6, [r4, #34]	@ 0x22
 8005b80:	8a42      	ldrh	r2, [r0, #18]
 8005b82:	4bb8      	ldr	r3, [pc, #736]	@ (8005e64 <.text_25>)
 8005b84:	4013      	ands	r3, r2
 8005b86:	2280      	movs	r2, #128	@ 0x80
 8005b88:	0152      	lsls	r2, r2, #5
 8005b8a:	431a      	orrs	r2, r3
 8005b8c:	8242      	strh	r2, [r0, #18]
 8005b8e:	e00c      	b.n	8005baa <USBPD_PRL_SendMessage+0x196>
 8005b90:	4ab4      	ldr	r2, [pc, #720]	@ (8005e64 <.text_25>)
 8005b92:	401a      	ands	r2, r3
 8005b94:	466b      	mov	r3, sp
 8005b96:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8005b98:	1e9b      	subs	r3, r3, #2
 8005b9a:	089b      	lsrs	r3, r3, #2
 8005b9c:	031b      	lsls	r3, r3, #12
 8005b9e:	27e0      	movs	r7, #224	@ 0xe0
 8005ba0:	01ff      	lsls	r7, r7, #7
 8005ba2:	401f      	ands	r7, r3
 8005ba4:	4317      	orrs	r7, r2
 8005ba6:	8247      	strh	r7, [r0, #18]
 8005ba8:	8466      	strh	r6, [r4, #34]	@ 0x22
 8005baa:	aa08      	add	r2, sp, #32
 8005bac:	7812      	ldrb	r2, [r2, #0]
 8005bae:	2a0d      	cmp	r2, #13
 8005bb0:	d10a      	bne.n	8005bc8 <USBPD_PRL_SendMessage+0x1b4>
 8005bb2:	8a40      	ldrh	r0, [r0, #18]
 8005bb4:	22f0      	movs	r2, #240	@ 0xf0
 8005bb6:	0212      	lsls	r2, r2, #8
 8005bb8:	4002      	ands	r2, r0
 8005bba:	d105      	bne.n	8005bc8 <USBPD_PRL_SendMessage+0x1b4>
 8005bbc:	72ce      	strb	r6, [r1, #11]
 8005bbe:	220f      	movs	r2, #15
 8005bc0:	2103      	movs	r1, #3
 8005bc2:	1da0      	adds	r0, r4, #6
 8005bc4:	f019 fb9a 	bl	801f2fc <__aeabi_memset>
 8005bc8:	2007      	movs	r0, #7
 8005bca:	e117      	b.n	8005dfc <USBPD_PRL_SendMessage+0x3e8>
 8005bcc:	4669      	mov	r1, sp
 8005bce:	8f0c      	ldrh	r4, [r1, #56]	@ 0x38
 8005bd0:	9903      	ldr	r1, [sp, #12]
 8005bd2:	1841      	adds	r1, r0, r1
 8005bd4:	4a5d      	ldr	r2, [pc, #372]	@ (8005d4c <USBPD_PRL_SendMessage+0x338>)
 8005bd6:	466b      	mov	r3, sp
 8005bd8:	7f1b      	ldrb	r3, [r3, #28]
 8005bda:	009b      	lsls	r3, r3, #2
 8005bdc:	58d2      	ldr	r2, [r2, r3]
 8005bde:	466b      	mov	r3, sp
 8005be0:	791b      	ldrb	r3, [r3, #4]
 8005be2:	005b      	lsls	r3, r3, #1
 8005be4:	18d2      	adds	r2, r2, r3
 8005be6:	8a52      	ldrh	r2, [r2, #18]
 8005be8:	0bd3      	lsrs	r3, r2, #15
 8005bea:	d074      	beq.n	8005cd6 <USBPD_PRL_SendMessage+0x2c2>
 8005bec:	8b83      	ldrh	r3, [r0, #28]
 8005bee:	0a9b      	lsrs	r3, r3, #10
 8005bf0:	07db      	lsls	r3, r3, #31
 8005bf2:	d465      	bmi.n	8005cc0 <USBPD_PRL_SendMessage+0x2ac>
 8005bf4:	4b55      	ldr	r3, [pc, #340]	@ (8005d4c <USBPD_PRL_SendMessage+0x338>)
 8005bf6:	466f      	mov	r7, sp
 8005bf8:	7f3f      	ldrb	r7, [r7, #28]
 8005bfa:	00bf      	lsls	r7, r7, #2
 8005bfc:	59db      	ldr	r3, [r3, r7]
 8005bfe:	8b9b      	ldrh	r3, [r3, #28]
 8005c00:	8c47      	ldrh	r7, [r0, #34]	@ 0x22
 8005c02:	2f1b      	cmp	r7, #27
 8005c04:	d30a      	bcc.n	8005c1c <USBPD_PRL_SendMessage+0x208>
 8005c06:	0bdf      	lsrs	r7, r3, #15
 8005c08:	d008      	beq.n	8005c1c <USBPD_PRL_SendMessage+0x208>
 8005c0a:	23e0      	movs	r3, #224	@ 0xe0
 8005c0c:	01db      	lsls	r3, r3, #7
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	824b      	strh	r3, [r1, #18]
 8005c12:	8c41      	ldrh	r1, [r0, #34]	@ 0x22
 8005c14:	391a      	subs	r1, #26
 8005c16:	8441      	strh	r1, [r0, #34]	@ 0x22
 8005c18:	241e      	movs	r4, #30
 8005c1a:	e051      	b.n	8005cc0 <USBPD_PRL_SendMessage+0x2ac>
 8005c1c:	0ada      	lsrs	r2, r3, #11
 8005c1e:	0712      	lsls	r2, r2, #28
 8005c20:	d107      	bne.n	8005c32 <USBPD_PRL_SendMessage+0x21e>
 8005c22:	22fe      	movs	r2, #254	@ 0xfe
 8005c24:	0212      	lsls	r2, r2, #8
 8005c26:	401a      	ands	r2, r3
 8005c28:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005c2a:	05db      	lsls	r3, r3, #23
 8005c2c:	0ddb      	lsrs	r3, r3, #23
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	8383      	strh	r3, [r0, #28]
 8005c32:	8a4b      	ldrh	r3, [r1, #18]
 8005c34:	4a8b      	ldr	r2, [pc, #556]	@ (8005e64 <.text_25>)
 8005c36:	401a      	ands	r2, r3
 8005c38:	824a      	strh	r2, [r1, #18]
 8005c3a:	8b83      	ldrh	r3, [r0, #28]
 8005c3c:	0bdb      	lsrs	r3, r3, #15
 8005c3e:	d03c      	beq.n	8005cba <USBPD_PRL_SendMessage+0x2a6>
 8005c40:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005c42:	1c9b      	adds	r3, r3, #2
 8005c44:	089b      	lsrs	r3, r3, #2
 8005c46:	031b      	lsls	r3, r3, #12
 8005c48:	24e0      	movs	r4, #224	@ 0xe0
 8005c4a:	01e4      	lsls	r4, r4, #7
 8005c4c:	401c      	ands	r4, r3
 8005c4e:	4314      	orrs	r4, r2
 8005c50:	824c      	strh	r4, [r1, #18]
 8005c52:	8c40      	ldrh	r0, [r0, #34]	@ 0x22
 8005c54:	1c80      	adds	r0, r0, #2
 8005c56:	0781      	lsls	r1, r0, #30
 8005c58:	0f89      	lsrs	r1, r1, #30
 8005c5a:	d025      	beq.n	8005ca8 <USBPD_PRL_SendMessage+0x294>
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	483b      	ldr	r0, [pc, #236]	@ (8005d4c <USBPD_PRL_SendMessage+0x338>)
 8005c60:	9b05      	ldr	r3, [sp, #20]
 8005c62:	009b      	lsls	r3, r3, #2
 8005c64:	18c0      	adds	r0, r0, r3
 8005c66:	9000      	str	r0, [sp, #0]
 8005c68:	9802      	ldr	r0, [sp, #8]
 8005c6a:	9102      	str	r1, [sp, #8]
 8005c6c:	e004      	b.n	8005c78 <USBPD_PRL_SendMessage+0x264>
 8005c6e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8005c70:	1859      	adds	r1, r3, r1
 8005c72:	1841      	adds	r1, r0, r1
 8005c74:	710e      	strb	r6, [r1, #4]
 8005c76:	1c52      	adds	r2, r2, #1
 8005c78:	9900      	ldr	r1, [sp, #0]
 8005c7a:	680b      	ldr	r3, [r1, #0]
 8005c7c:	b2d1      	uxtb	r1, r2
 8005c7e:	2404      	movs	r4, #4
 8005c80:	9f02      	ldr	r7, [sp, #8]
 8005c82:	1be4      	subs	r4, r4, r7
 8005c84:	42a1      	cmp	r1, r4
 8005c86:	d3f2      	bcc.n	8005c6e <USBPD_PRL_SendMessage+0x25a>
 8005c88:	9002      	str	r0, [sp, #8]
 8005c8a:	0018      	movs	r0, r3
 8005c8c:	3012      	adds	r0, #18
 8005c8e:	9903      	ldr	r1, [sp, #12]
 8005c90:	1840      	adds	r0, r0, r1
 8005c92:	8801      	ldrh	r1, [r0, #0]
 8005c94:	4a73      	ldr	r2, [pc, #460]	@ (8005e64 <.text_25>)
 8005c96:	400a      	ands	r2, r1
 8005c98:	0b09      	lsrs	r1, r1, #12
 8005c9a:	1c49      	adds	r1, r1, #1
 8005c9c:	0309      	lsls	r1, r1, #12
 8005c9e:	23e0      	movs	r3, #224	@ 0xe0
 8005ca0:	01db      	lsls	r3, r3, #7
 8005ca2:	400b      	ands	r3, r1
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	8003      	strh	r3, [r0, #0]
 8005ca8:	9800      	ldr	r0, [sp, #0]
 8005caa:	6800      	ldr	r0, [r0, #0]
 8005cac:	3012      	adds	r0, #18
 8005cae:	9903      	ldr	r1, [sp, #12]
 8005cb0:	5a40      	ldrh	r0, [r0, r1]
 8005cb2:	0440      	lsls	r0, r0, #17
 8005cb4:	0f40      	lsrs	r0, r0, #29
 8005cb6:	0084      	lsls	r4, r0, #2
 8005cb8:	1ca4      	adds	r4, r4, #2
 8005cba:	9800      	ldr	r0, [sp, #0]
 8005cbc:	6800      	ldr	r0, [r0, #0]
 8005cbe:	8446      	strh	r6, [r0, #34]	@ 0x22
 8005cc0:	9800      	ldr	r0, [sp, #0]
 8005cc2:	6800      	ldr	r0, [r0, #0]
 8005cc4:	8b80      	ldrh	r0, [r0, #28]
 8005cc6:	9902      	ldr	r1, [sp, #8]
 8005cc8:	7088      	strb	r0, [r1, #2]
 8005cca:	9800      	ldr	r0, [sp, #0]
 8005ccc:	6800      	ldr	r0, [r0, #0]
 8005cce:	8b80      	ldrh	r0, [r0, #28]
 8005cd0:	0a00      	lsrs	r0, r0, #8
 8005cd2:	9902      	ldr	r1, [sp, #8]
 8005cd4:	70c8      	strb	r0, [r1, #3]
 8005cd6:	9800      	ldr	r0, [sp, #0]
 8005cd8:	6802      	ldr	r2, [r0, #0]
 8005cda:	0010      	movs	r0, r2
 8005cdc:	3012      	adds	r0, #18
 8005cde:	9903      	ldr	r1, [sp, #12]
 8005ce0:	1840      	adds	r0, r0, r1
 8005ce2:	8803      	ldrh	r3, [r0, #0]
 8005ce4:	498c      	ldr	r1, [pc, #560]	@ (8005f18 <.text_30>)
 8005ce6:	4019      	ands	r1, r3
 8005ce8:	320b      	adds	r2, #11
 8005cea:	9b04      	ldr	r3, [sp, #16]
 8005cec:	5cd2      	ldrb	r2, [r2, r3]
 8005cee:	0253      	lsls	r3, r2, #9
 8005cf0:	22e0      	movs	r2, #224	@ 0xe0
 8005cf2:	0112      	lsls	r2, r2, #4
 8005cf4:	401a      	ands	r2, r3
 8005cf6:	430a      	orrs	r2, r1
 8005cf8:	8002      	strh	r2, [r0, #0]
 8005cfa:	9802      	ldr	r0, [sp, #8]
 8005cfc:	7002      	strb	r2, [r0, #0]
 8005cfe:	9800      	ldr	r0, [sp, #0]
 8005d00:	6800      	ldr	r0, [r0, #0]
 8005d02:	3012      	adds	r0, #18
 8005d04:	9903      	ldr	r1, [sp, #12]
 8005d06:	5a40      	ldrh	r0, [r0, r1]
 8005d08:	0a00      	lsrs	r0, r0, #8
 8005d0a:	9902      	ldr	r1, [sp, #8]
 8005d0c:	7048      	strb	r0, [r1, #1]
 8005d0e:	9800      	ldr	r0, [sp, #0]
 8005d10:	6800      	ldr	r0, [r0, #0]
 8005d12:	81c4      	strh	r4, [r0, #14]
 8005d14:	210a      	movs	r1, #10
 8005d16:	7141      	strb	r1, [r0, #5]
 8005d18:	2102      	movs	r1, #2
 8005d1a:	7401      	strb	r1, [r0, #16]
 8005d1c:	b2a0      	uxth	r0, r4
 8005d1e:	9000      	str	r0, [sp, #0]
 8005d20:	9b02      	ldr	r3, [sp, #8]
 8005d22:	4668      	mov	r0, sp
 8005d24:	7902      	ldrb	r2, [r0, #4]
 8005d26:	7f01      	ldrb	r1, [r0, #28]
 8005d28:	2002      	movs	r0, #2
 8005d2a:	4e7c      	ldr	r6, [pc, #496]	@ (8005f1c <.text_31>)
 8005d2c:	6836      	ldr	r6, [r6, #0]
 8005d2e:	47b0      	blx	r6
 8005d30:	497b      	ldr	r1, [pc, #492]	@ (8005f20 <.text_32>)
 8005d32:	4668      	mov	r0, sp
 8005d34:	7940      	ldrb	r0, [r0, #5]
 8005d36:	f012 f86f 	bl	8017e18 <USBPD_TIM_Start>
 8005d3a:	b2a3      	uxth	r3, r4
 8005d3c:	9a02      	ldr	r2, [sp, #8]
 8005d3e:	4668      	mov	r0, sp
 8005d40:	7901      	ldrb	r1, [r0, #4]
 8005d42:	7f00      	ldrb	r0, [r0, #28]
 8005d44:	f010 fc75 	bl	8016632 <USBPD_PHY_SendMessage>
 8005d48:	e087      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005d4a:	bf00      	nop
 8005d4c:	20000288 	.word	0x20000288
 8005d50:	f3ef 8410 	mrs	r4, PRIMASK
 8005d54:	b672      	cpsid	i
 8005d56:	9800      	ldr	r0, [sp, #0]
 8005d58:	6800      	ldr	r0, [r0, #0]
 8005d5a:	7940      	ldrb	r0, [r0, #5]
 8005d5c:	280a      	cmp	r0, #10
 8005d5e:	d109      	bne.n	8005d74 <USBPD_PRL_SendMessage+0x360>
 8005d60:	4668      	mov	r0, sp
 8005d62:	7940      	ldrb	r0, [r0, #5]
 8005d64:	f012 f8c6 	bl	8017ef4 <USBPD_TIM_IsExpired>
 8005d68:	2801      	cmp	r0, #1
 8005d6a:	d103      	bne.n	8005d74 <USBPD_PRL_SendMessage+0x360>
 8005d6c:	200d      	movs	r0, #13
 8005d6e:	9900      	ldr	r1, [sp, #0]
 8005d70:	6809      	ldr	r1, [r1, #0]
 8005d72:	7148      	strb	r0, [r1, #5]
 8005d74:	f384 8810 	msr	PRIMASK, r4
 8005d78:	e06f      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005d7a:	7aca      	ldrb	r2, [r1, #11]
 8005d7c:	8b67      	ldrh	r7, [r4, #26]
 8005d7e:	053f      	lsls	r7, r7, #20
 8005d80:	0f7f      	lsrs	r7, r7, #29
 8005d82:	42ba      	cmp	r2, r7
 8005d84:	d10c      	bne.n	8005da0 <USBPD_PRL_SendMessage+0x38c>
 8005d86:	7ea3      	ldrb	r3, [r4, #26]
 8005d88:	06db      	lsls	r3, r3, #27
 8005d8a:	0edb      	lsrs	r3, r3, #27
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d107      	bne.n	8005da0 <USBPD_PRL_SendMessage+0x38c>
 8005d90:	1c52      	adds	r2, r2, #1
 8005d92:	0750      	lsls	r0, r2, #29
 8005d94:	0f40      	lsrs	r0, r0, #29
 8005d96:	72c8      	strb	r0, [r1, #11]
 8005d98:	9800      	ldr	r0, [sp, #0]
 8005d9a:	6800      	ldr	r0, [r0, #0]
 8005d9c:	7146      	strb	r6, [r0, #5]
 8005d9e:	e011      	b.n	8005dc4 <USBPD_PRL_SendMessage+0x3b0>
 8005da0:	210d      	movs	r1, #13
 8005da2:	7141      	strb	r1, [r0, #5]
 8005da4:	e059      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005da6:	7ac8      	ldrb	r0, [r1, #11]
 8005da8:	1c40      	adds	r0, r0, #1
 8005daa:	0740      	lsls	r0, r0, #29
 8005dac:	0f40      	lsrs	r0, r0, #29
 8005dae:	72c8      	strb	r0, [r1, #11]
 8005db0:	9800      	ldr	r0, [sp, #0]
 8005db2:	6800      	ldr	r0, [r0, #0]
 8005db4:	7146      	strb	r6, [r0, #5]
 8005db6:	8ba1      	ldrh	r1, [r4, #28]
 8005db8:	485a      	ldr	r0, [pc, #360]	@ (8005f24 <.text_33>)
 8005dba:	4008      	ands	r0, r1
 8005dbc:	83a0      	strh	r0, [r4, #28]
 8005dbe:	495a      	ldr	r1, [pc, #360]	@ (8005f28 <.text_34>)
 8005dc0:	4001      	ands	r1, r0
 8005dc2:	83a1      	strh	r1, [r4, #28]
 8005dc4:	2505      	movs	r5, #5
 8005dc6:	e048      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005dc8:	78a0      	ldrb	r0, [r4, #2]
 8005dca:	1c40      	adds	r0, r0, #1
 8005dcc:	70a0      	strb	r0, [r4, #2]
 8005dce:	9a03      	ldr	r2, [sp, #12]
 8005dd0:	18a2      	adds	r2, r4, r2
 8005dd2:	8a52      	ldrh	r2, [r2, #18]
 8005dd4:	0613      	lsls	r3, r2, #24
 8005dd6:	0f9b      	lsrs	r3, r3, #30
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d101      	bne.n	8005de0 <USBPD_PRL_SendMessage+0x3cc>
 8005ddc:	2303      	movs	r3, #3
 8005dde:	e000      	b.n	8005de2 <USBPD_PRL_SendMessage+0x3ce>
 8005de0:	2302      	movs	r3, #2
 8005de2:	0bd2      	lsrs	r2, r2, #15
 8005de4:	d006      	beq.n	8005df4 <USBPD_PRL_SendMessage+0x3e0>
 8005de6:	8ba2      	ldrh	r2, [r4, #28]
 8005de8:	0bd4      	lsrs	r4, r2, #15
 8005dea:	d103      	bne.n	8005df4 <USBPD_PRL_SendMessage+0x3e0>
 8005dec:	05d2      	lsls	r2, r2, #23
 8005dee:	0dd2      	lsrs	r2, r2, #23
 8005df0:	2a1b      	cmp	r2, #27
 8005df2:	d207      	bcs.n	8005e04 <USBPD_PRL_SendMessage+0x3f0>
 8005df4:	b2c0      	uxtb	r0, r0
 8005df6:	4283      	cmp	r3, r0
 8005df8:	d304      	bcc.n	8005e04 <USBPD_PRL_SendMessage+0x3f0>
 8005dfa:	2010      	movs	r0, #16
 8005dfc:	9900      	ldr	r1, [sp, #0]
 8005dfe:	6809      	ldr	r1, [r1, #0]
 8005e00:	7148      	strb	r0, [r1, #5]
 8005e02:	e02a      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005e04:	9800      	ldr	r0, [sp, #0]
 8005e06:	6800      	ldr	r0, [r0, #0]
 8005e08:	7146      	strb	r6, [r0, #5]
 8005e0a:	2507      	movs	r5, #7
 8005e0c:	7ac8      	ldrb	r0, [r1, #11]
 8005e0e:	1c40      	adds	r0, r0, #1
 8005e10:	2207      	movs	r2, #7
 8005e12:	4002      	ands	r2, r0
 8005e14:	72ca      	strb	r2, [r1, #11]
 8005e16:	e020      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005e18:	210a      	movs	r1, #10
 8005e1a:	7141      	strb	r1, [r0, #5]
 8005e1c:	2002      	movs	r0, #2
 8005e1e:	7420      	strb	r0, [r4, #16]
 8005e20:	493f      	ldr	r1, [pc, #252]	@ (8005f20 <.text_32>)
 8005e22:	4668      	mov	r0, sp
 8005e24:	7940      	ldrb	r0, [r0, #5]
 8005e26:	f011 fff7 	bl	8017e18 <USBPD_TIM_Start>
 8005e2a:	89e3      	ldrh	r3, [r4, #14]
 8005e2c:	9a02      	ldr	r2, [sp, #8]
 8005e2e:	4668      	mov	r0, sp
 8005e30:	7901      	ldrb	r1, [r0, #4]
 8005e32:	7f00      	ldrb	r0, [r0, #28]
 8005e34:	f010 fbfd 	bl	8016632 <USBPD_PHY_SendMessage>
 8005e38:	4668      	mov	r0, sp
 8005e3a:	8f00      	ldrh	r0, [r0, #56]	@ 0x38
 8005e3c:	9000      	str	r0, [sp, #0]
 8005e3e:	9b02      	ldr	r3, [sp, #8]
 8005e40:	4668      	mov	r0, sp
 8005e42:	7902      	ldrb	r2, [r0, #4]
 8005e44:	7f01      	ldrb	r1, [r0, #28]
 8005e46:	2002      	movs	r0, #2
 8005e48:	4c34      	ldr	r4, [pc, #208]	@ (8005f1c <.text_31>)
 8005e4a:	6824      	ldr	r4, [r4, #0]
 8005e4c:	47a0      	blx	r4
 8005e4e:	e004      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005e50:	7146      	strb	r6, [r0, #5]
 8005e52:	2506      	movs	r5, #6
 8005e54:	e001      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005e56:	7146      	strb	r6, [r0, #5]
 8005e58:	2510      	movs	r5, #16
 8005e5a:	0028      	movs	r0, r5
 8005e5c:	b009      	add	sp, #36	@ 0x24
 8005e5e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005e60 <.text_24>:
 8005e60:	0000ffe0 	.word	0x0000ffe0

08005e64 <.text_25>:
 8005e64:	00008fff 	.word	0x00008fff

08005e68 <USBPD_PRL_ResetRequestProcess>:
 8005e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e6a:	0005      	movs	r5, r0
 8005e6c:	000e      	movs	r6, r1
 8005e6e:	482f      	ldr	r0, [pc, #188]	@ (8005f2c <.text_35>)
 8005e70:	00a9      	lsls	r1, r5, #2
 8005e72:	1840      	adds	r0, r0, r1
 8005e74:	9000      	str	r0, [sp, #0]
 8005e76:	6804      	ldr	r4, [r0, #0]
 8005e78:	2700      	movs	r7, #0
 8005e7a:	70e7      	strb	r7, [r4, #3]
 8005e7c:	72e7      	strb	r7, [r4, #11]
 8005e7e:	7327      	strb	r7, [r4, #12]
 8005e80:	7367      	strb	r7, [r4, #13]
 8005e82:	220f      	movs	r2, #15
 8005e84:	2103      	movs	r1, #3
 8005e86:	1da0      	adds	r0, r4, #6
 8005e88:	f019 fa38 	bl	801f2fc <__aeabi_memset>
 8005e8c:	9800      	ldr	r0, [sp, #0]
 8005e8e:	6800      	ldr	r0, [r0, #0]
 8005e90:	7147      	strb	r7, [r0, #5]
 8005e92:	9700      	str	r7, [sp, #0]
 8005e94:	2300      	movs	r3, #0
 8005e96:	0032      	movs	r2, r6
 8005e98:	0029      	movs	r1, r5
 8005e9a:	2002      	movs	r0, #2
 8005e9c:	4f1f      	ldr	r7, [pc, #124]	@ (8005f1c <.text_31>)
 8005e9e:	683f      	ldr	r7, [r7, #0]
 8005ea0:	47b8      	blx	r7
 8005ea2:	0028      	movs	r0, r5
 8005ea4:	f000 f849 	bl	8005f3a <PRL_DisableRX>
 8005ea8:	0031      	movs	r1, r6
 8005eaa:	0028      	movs	r0, r5
 8005eac:	f010 fbab 	bl	8016606 <USBPD_PHY_ResetRequest>
 8005eb0:	2005      	movs	r0, #5
 8005eb2:	7120      	strb	r0, [r4, #4]
 8005eb4:	78e0      	ldrb	r0, [r4, #3]
 8005eb6:	2801      	cmp	r0, #1
 8005eb8:	d002      	beq.n	8005ec0 <USBPD_PRL_ResetRequestProcess+0x58>
 8005eba:	7920      	ldrb	r0, [r4, #4]
 8005ebc:	2800      	cmp	r0, #0
 8005ebe:	d1f9      	bne.n	8005eb4 <USBPD_PRL_ResetRequestProcess+0x4c>
 8005ec0:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08005ec2 <USBDPD_PRL_BistCarrierEyeMode>:
 8005ec2:	b580      	push	{r7, lr}
 8005ec4:	2905      	cmp	r1, #5
 8005ec6:	d102      	bne.n	8005ece <USBDPD_PRL_BistCarrierEyeMode+0xc>
 8005ec8:	f010 fbd2 	bl	8016670 <USBPD_PHY_Send_BIST_Pattern>
 8005ecc:	bd02      	pop	{r1, pc}
 8005ece:	2010      	movs	r0, #16
 8005ed0:	bd02      	pop	{r1, pc}

08005ed2 <USBDPD_PRL_BistCarrierEyeModeExit>:
 8005ed2:	b580      	push	{r7, lr}
 8005ed4:	2905      	cmp	r1, #5
 8005ed6:	d103      	bne.n	8005ee0 <USBDPD_PRL_BistCarrierEyeModeExit+0xe>
 8005ed8:	2107      	movs	r1, #7
 8005eda:	f010 fbd9 	bl	8016690 <USBPD_PHY_ExitTransmit>
 8005ede:	bd02      	pop	{r1, pc}
 8005ee0:	2010      	movs	r0, #16
 8005ee2:	bd02      	pop	{r1, pc}

08005ee4 <USBPD_PRL_Reset>:
 8005ee4:	b570      	push	{r4, r5, r6, lr}
 8005ee6:	0004      	movs	r4, r0
 8005ee8:	4810      	ldr	r0, [pc, #64]	@ (8005f2c <.text_35>)
 8005eea:	00a1      	lsls	r1, r4, #2
 8005eec:	5845      	ldr	r5, [r0, r1]
 8005eee:	2600      	movs	r6, #0
 8005ef0:	716e      	strb	r6, [r5, #5]
 8005ef2:	702e      	strb	r6, [r5, #0]
 8005ef4:	712e      	strb	r6, [r5, #4]
 8005ef6:	72ee      	strb	r6, [r5, #11]
 8005ef8:	732e      	strb	r6, [r5, #12]
 8005efa:	736e      	strb	r6, [r5, #13]
 8005efc:	220f      	movs	r2, #15
 8005efe:	2103      	movs	r1, #3
 8005f00:	1da8      	adds	r0, r5, #6
 8005f02:	f019 f9fb 	bl	801f2fc <__aeabi_memset>
 8005f06:	2025      	movs	r0, #37	@ 0x25
 8005f08:	542e      	strb	r6, [r5, r0]
 8005f0a:	0020      	movs	r0, r4
 8005f0c:	f010 fb71 	bl	80165f2 <USBPD_PHY_Reset>
 8005f10:	0020      	movs	r0, r4
 8005f12:	f010 fc28 	bl	8016766 <USBPD_PHY_EnableRX>
 8005f16:	bd70      	pop	{r4, r5, r6, pc}

08005f18 <.text_30>:
 8005f18:	0000f1ff 	.word	0x0000f1ff

08005f1c <.text_31>:
 8005f1c:	20000000 	.word	0x20000000

08005f20 <.text_32>:
 8005f20:	00002710 	.word	0x00002710

08005f24 <.text_33>:
 8005f24:	000087ff 	.word	0x000087ff

08005f28 <.text_34>:
 8005f28:	0000fbff 	.word	0x0000fbff

08005f2c <.text_35>:
 8005f2c:	20000288 	.word	0x20000288

08005f30 <USBPD_PRL_Stop>:
 8005f30:	b580      	push	{r7, lr}
 8005f32:	f010 fc27 	bl	8016784 <USBPD_PHY_DisableRX>
 8005f36:	bd01      	pop	{r0, pc}

08005f38 <USBPD_PRL_DeInit>:
 8005f38:	4770      	bx	lr

08005f3a <PRL_DisableRX>:
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	f010 fc22 	bl	8016784 <USBPD_PHY_DisableRX>
 8005f40:	bd01      	pop	{r0, pc}
	...

08005f44 <PRL_Received>:
 8005f44:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 8005f46:	b089      	sub	sp, #36	@ 0x24
 8005f48:	a809      	add	r0, sp, #36	@ 0x24
 8005f4a:	7805      	ldrb	r5, [r0, #0]
 8005f4c:	48d0      	ldr	r0, [pc, #832]	@ (8006290 <PRL_Received+0x34c>)
 8005f4e:	00a9      	lsls	r1, r5, #2
 8005f50:	1846      	adds	r6, r0, r1
 8005f52:	6834      	ldr	r4, [r6, #0]
 8005f54:	4628      	mov	r0, r5
 8005f56:	f010 fb41 	bl	80165dc <USBPD_PHY_GetMinGOODCRCTimerValue>
 8005f5a:	a909      	add	r1, sp, #36	@ 0x24
 8005f5c:	7809      	ldrb	r1, [r1, #0]
 8005f5e:	0049      	lsls	r1, r1, #1
 8005f60:	466a      	mov	r2, sp
 8005f62:	7011      	strb	r1, [r2, #0]
 8005f64:	0001      	movs	r1, r0
 8005f66:	4668      	mov	r0, sp
 8005f68:	7800      	ldrb	r0, [r0, #0]
 8005f6a:	f011 ff55 	bl	8017e18 <USBPD_TIM_Start>
 8005f6e:	2030      	movs	r0, #48	@ 0x30
 8005f70:	5c20      	ldrb	r0, [r4, r0]
 8005f72:	2131      	movs	r1, #49	@ 0x31
 8005f74:	5c61      	ldrb	r1, [r4, r1]
 8005f76:	0209      	lsls	r1, r1, #8
 8005f78:	1840      	adds	r0, r0, r1
 8005f7a:	4669      	mov	r1, sp
 8005f7c:	8088      	strh	r0, [r1, #4]
 8005f7e:	4668      	mov	r0, sp
 8005f80:	8880      	ldrh	r0, [r0, #4]
 8005f82:	0440      	lsls	r0, r0, #17
 8005f84:	0f40      	lsrs	r0, r0, #29
 8005f86:	0080      	lsls	r0, r0, #2
 8005f88:	9005      	str	r0, [sp, #20]
 8005f8a:	1c80      	adds	r0, r0, #2
 8005f8c:	9007      	str	r0, [sp, #28]
 8005f8e:	48c1      	ldr	r0, [pc, #772]	@ (8006294 <.text_40>)
 8005f90:	8889      	ldrh	r1, [r1, #4]
 8005f92:	4001      	ands	r1, r0
 8005f94:	2901      	cmp	r1, #1
 8005f96:	d116      	bne.n	8005fc6 <PRL_Received+0x82>
 8005f98:	0068      	lsls	r0, r5, #1
 8005f9a:	1c40      	adds	r0, r0, #1
 8005f9c:	b2c0      	uxtb	r0, r0
 8005f9e:	f011 ffa9 	bl	8017ef4 <USBPD_TIM_IsExpired>
 8005fa2:	2801      	cmp	r0, #1
 8005fa4:	d04c      	beq.n	8006040 <PRL_Received+0xfc>
 8005fa6:	200b      	movs	r0, #11
 8005fa8:	6831      	ldr	r1, [r6, #0]
 8005faa:	7148      	strb	r0, [r1, #5]
 8005fac:	4668      	mov	r0, sp
 8005fae:	8880      	ldrh	r0, [r0, #4]
 8005fb0:	8360      	strh	r0, [r4, #26]
 8005fb2:	9807      	ldr	r0, [sp, #28]
 8005fb4:	9000      	str	r0, [sp, #0]
 8005fb6:	0023      	movs	r3, r4
 8005fb8:	3330      	adds	r3, #48	@ 0x30
 8005fba:	a80a      	add	r0, sp, #40	@ 0x28
 8005fbc:	7802      	ldrb	r2, [r0, #0]
 8005fbe:	a809      	add	r0, sp, #36	@ 0x24
 8005fc0:	7801      	ldrb	r1, [r0, #0]
 8005fc2:	2001      	movs	r0, #1
 8005fc4:	e15f      	b.n	8006286 <PRL_Received+0x342>
 8005fc6:	49b4      	ldr	r1, [pc, #720]	@ (8006298 <.text_41>)
 8005fc8:	880f      	ldrh	r7, [r1, #0]
 8005fca:	2601      	movs	r6, #1
 8005fcc:	72a6      	strb	r6, [r4, #10]
 8005fce:	a90a      	add	r1, sp, #40	@ 0x28
 8005fd0:	7809      	ldrb	r1, [r1, #0]
 8005fd2:	1861      	adds	r1, r4, r1
 8005fd4:	9104      	str	r1, [sp, #16]
 8005fd6:	2500      	movs	r5, #0
 8005fd8:	4669      	mov	r1, sp
 8005fda:	8889      	ldrh	r1, [r1, #4]
 8005fdc:	4008      	ands	r0, r1
 8005fde:	280d      	cmp	r0, #13
 8005fe0:	d106      	bne.n	8005ff0 <PRL_Received+0xac>
 8005fe2:	9904      	ldr	r1, [sp, #16]
 8005fe4:	72cd      	strb	r5, [r1, #11]
 8005fe6:	220f      	movs	r2, #15
 8005fe8:	2103      	movs	r1, #3
 8005fea:	1da0      	adds	r0, r4, #6
 8005fec:	f019 f986 	bl	801f2fc <__aeabi_memset>
 8005ff0:	a80a      	add	r0, sp, #40	@ 0x28
 8005ff2:	7800      	ldrb	r0, [r0, #0]
 8005ff4:	2800      	cmp	r0, #0
 8005ff6:	d10d      	bne.n	8006014 <PRL_Received+0xd0>
 8005ff8:	8a61      	ldrh	r1, [r4, #18]
 8005ffa:	094a      	lsrs	r2, r1, #5
 8005ffc:	2001      	movs	r0, #1
 8005ffe:	4010      	ands	r0, r2
 8006000:	0a0a      	lsrs	r2, r1, #8
 8006002:	2101      	movs	r1, #1
 8006004:	4011      	ands	r1, r2
 8006006:	4abf      	ldr	r2, [pc, #764]	@ (8006304 <.text_44>)
 8006008:	403a      	ands	r2, r7
 800600a:	0143      	lsls	r3, r0, #5
 800600c:	4313      	orrs	r3, r2
 800600e:	0208      	lsls	r0, r1, #8
 8006010:	4318      	orrs	r0, r3
 8006012:	e001      	b.n	8006018 <PRL_Received+0xd4>
 8006014:	48bc      	ldr	r0, [pc, #752]	@ (8006308 <.text_45>)
 8006016:	4038      	ands	r0, r7
 8006018:	49bc      	ldr	r1, [pc, #752]	@ (800630c <.text_46>)
 800601a:	4001      	ands	r1, r0
 800601c:	4668      	mov	r0, sp
 800601e:	8880      	ldrh	r0, [r0, #4]
 8006020:	22e0      	movs	r2, #224	@ 0xe0
 8006022:	0112      	lsls	r2, r2, #4
 8006024:	4002      	ands	r2, r0
 8006026:	430a      	orrs	r2, r1
 8006028:	2040      	movs	r0, #64	@ 0x40
 800602a:	4310      	orrs	r0, r2
 800602c:	7620      	strb	r0, [r4, #24]
 800602e:	0a00      	lsrs	r0, r0, #8
 8006030:	7660      	strb	r0, [r4, #25]
 8006032:	a80a      	add	r0, sp, #40	@ 0x28
 8006034:	7801      	ldrb	r1, [r0, #0]
 8006036:	a809      	add	r0, sp, #36	@ 0x24
 8006038:	7800      	ldrb	r0, [r0, #0]
 800603a:	f7fa ff49 	bl	8000ed0 <PE_PRL_PostReceiveEvent>
 800603e:	2800      	cmp	r0, #0
 8006040:	d100      	bne.n	8006044 <PRL_Received+0x100>
 8006042:	e123      	b.n	800628c <PRL_Received+0x348>
 8006044:	7426      	strb	r6, [r4, #16]
 8006046:	4668      	mov	r0, sp
 8006048:	7800      	ldrb	r0, [r0, #0]
 800604a:	f011 ff53 	bl	8017ef4 <USBPD_TIM_IsExpired>
 800604e:	2800      	cmp	r0, #0
 8006050:	d0f9      	beq.n	8006046 <PRL_Received+0x102>
 8006052:	2302      	movs	r3, #2
 8006054:	0022      	movs	r2, r4
 8006056:	3218      	adds	r2, #24
 8006058:	a80a      	add	r0, sp, #40	@ 0x28
 800605a:	7801      	ldrb	r1, [r0, #0]
 800605c:	a809      	add	r0, sp, #36	@ 0x24
 800605e:	7800      	ldrb	r0, [r0, #0]
 8006060:	f010 fae7 	bl	8016632 <USBPD_PHY_SendMessage>
 8006064:	9006      	str	r0, [sp, #24]
 8006066:	a80a      	add	r0, sp, #40	@ 0x28
 8006068:	7800      	ldrb	r0, [r0, #0]
 800606a:	7260      	strb	r0, [r4, #9]
 800606c:	0021      	movs	r1, r4
 800606e:	3130      	adds	r1, #48	@ 0x30
 8006070:	a809      	add	r0, sp, #36	@ 0x24
 8006072:	7800      	ldrb	r0, [r0, #0]
 8006074:	f7fa ff60 	bl	8000f38 <PE_PRL_PostReceiveEventCopy>
 8006078:	2033      	movs	r0, #51	@ 0x33
 800607a:	5c20      	ldrb	r0, [r4, r0]
 800607c:	2132      	movs	r1, #50	@ 0x32
 800607e:	5c61      	ldrb	r1, [r4, r1]
 8006080:	0203      	lsls	r3, r0, #8
 8006082:	18ca      	adds	r2, r1, r3
 8006084:	466b      	mov	r3, sp
 8006086:	80da      	strh	r2, [r3, #6]
 8006088:	466a      	mov	r2, sp
 800608a:	8892      	ldrh	r2, [r2, #4]
 800608c:	0452      	lsls	r2, r2, #17
 800608e:	0f52      	lsrs	r2, r2, #29
 8006090:	81da      	strh	r2, [r3, #14]
 8006092:	466a      	mov	r2, sp
 8006094:	88d2      	ldrh	r2, [r2, #6]
 8006096:	05d2      	lsls	r2, r2, #23
 8006098:	0dd2      	lsrs	r2, r2, #23
 800609a:	811a      	strh	r2, [r3, #8]
 800609c:	466a      	mov	r2, sp
 800609e:	88d2      	ldrh	r2, [r2, #6]
 80060a0:	0bd2      	lsrs	r2, r2, #15
 80060a2:	819a      	strh	r2, [r3, #12]
 80060a4:	466a      	mov	r2, sp
 80060a6:	8892      	ldrh	r2, [r2, #4]
 80060a8:	0bd2      	lsrs	r2, r2, #15
 80060aa:	815a      	strh	r2, [r3, #10]
 80060ac:	d007      	beq.n	80060be <PRL_Received+0x17a>
 80060ae:	466a      	mov	r2, sp
 80060b0:	8992      	ldrh	r2, [r2, #12]
 80060b2:	2a00      	cmp	r2, #0
 80060b4:	d103      	bne.n	80060be <PRL_Received+0x17a>
 80060b6:	4668      	mov	r0, sp
 80060b8:	8900      	ldrh	r0, [r0, #8]
 80060ba:	1d00      	adds	r0, r0, #4
 80060bc:	e01b      	b.n	80060f6 <PRL_Received+0x1b2>
 80060be:	7822      	ldrb	r2, [r4, #0]
 80060c0:	2a00      	cmp	r2, #0
 80060c2:	d117      	bne.n	80060f4 <PRL_Received+0x1b0>
 80060c4:	466a      	mov	r2, sp
 80060c6:	89d2      	ldrh	r2, [r2, #14]
 80060c8:	2a00      	cmp	r2, #0
 80060ca:	d013      	beq.n	80060f4 <PRL_Received+0x1b0>
 80060cc:	466a      	mov	r2, sp
 80060ce:	8892      	ldrh	r2, [r2, #4]
 80060d0:	06d2      	lsls	r2, r2, #27
 80060d2:	0ed2      	lsrs	r2, r2, #27
 80060d4:	2a03      	cmp	r2, #3
 80060d6:	d10d      	bne.n	80060f4 <PRL_Received+0x1b0>
 80060d8:	0200      	lsls	r0, r0, #8
 80060da:	1808      	adds	r0, r1, r0
 80060dc:	2134      	movs	r1, #52	@ 0x34
 80060de:	5c61      	ldrb	r1, [r4, r1]
 80060e0:	0409      	lsls	r1, r1, #16
 80060e2:	1840      	adds	r0, r0, r1
 80060e4:	2135      	movs	r1, #53	@ 0x35
 80060e6:	5c61      	ldrb	r1, [r4, r1]
 80060e8:	0609      	lsls	r1, r1, #24
 80060ea:	1840      	adds	r0, r0, r1
 80060ec:	0f00      	lsrs	r0, r0, #28
 80060ee:	2808      	cmp	r0, #8
 80060f0:	d100      	bne.n	80060f4 <PRL_Received+0x1b0>
 80060f2:	7026      	strb	r6, [r4, #0]
 80060f4:	9807      	ldr	r0, [sp, #28]
 80060f6:	9000      	str	r0, [sp, #0]
 80060f8:	0023      	movs	r3, r4
 80060fa:	3330      	adds	r3, #48	@ 0x30
 80060fc:	a80a      	add	r0, sp, #40	@ 0x28
 80060fe:	7802      	ldrb	r2, [r0, #0]
 8006100:	a809      	add	r0, sp, #36	@ 0x24
 8006102:	7801      	ldrb	r1, [r0, #0]
 8006104:	2001      	movs	r0, #1
 8006106:	4fc1      	ldr	r7, [pc, #772]	@ (800640c <.text_51>)
 8006108:	683f      	ldr	r7, [r7, #0]
 800610a:	47b8      	blx	r7
 800610c:	9806      	ldr	r0, [sp, #24]
 800610e:	2800      	cmp	r0, #0
 8006110:	d10b      	bne.n	800612a <PRL_Received+0x1e6>
 8006112:	2002      	movs	r0, #2
 8006114:	9000      	str	r0, [sp, #0]
 8006116:	0023      	movs	r3, r4
 8006118:	3318      	adds	r3, #24
 800611a:	a80a      	add	r0, sp, #40	@ 0x28
 800611c:	7802      	ldrb	r2, [r0, #0]
 800611e:	a809      	add	r0, sp, #36	@ 0x24
 8006120:	7801      	ldrb	r1, [r0, #0]
 8006122:	2002      	movs	r0, #2
 8006124:	4fb9      	ldr	r7, [pc, #740]	@ (800640c <.text_51>)
 8006126:	683f      	ldr	r7, [r7, #0]
 8006128:	47b8      	blx	r7
 800612a:	4668      	mov	r0, sp
 800612c:	8880      	ldrh	r0, [r0, #4]
 800612e:	0a40      	lsrs	r0, r0, #9
 8006130:	2107      	movs	r1, #7
 8006132:	9a04      	ldr	r2, [sp, #16]
 8006134:	7992      	ldrb	r2, [r2, #6]
 8006136:	2307      	movs	r3, #7
 8006138:	4003      	ands	r3, r0
 800613a:	429a      	cmp	r2, r3
 800613c:	d103      	bne.n	8006146 <PRL_Received+0x202>
 800613e:	9a06      	ldr	r2, [sp, #24]
 8006140:	2a00      	cmp	r2, #0
 8006142:	d100      	bne.n	8006146 <PRL_Received+0x202>
 8006144:	e08f      	b.n	8006266 <PRL_Received+0x322>
 8006146:	4001      	ands	r1, r0
 8006148:	9804      	ldr	r0, [sp, #16]
 800614a:	7181      	strb	r1, [r0, #6]
 800614c:	4668      	mov	r0, sp
 800614e:	8880      	ldrh	r0, [r0, #4]
 8006150:	8420      	strh	r0, [r4, #32]
 8006152:	4668      	mov	r0, sp
 8006154:	8940      	ldrh	r0, [r0, #10]
 8006156:	2800      	cmp	r0, #0
 8006158:	d043      	beq.n	80061e2 <PRL_Received+0x29e>
 800615a:	4668      	mov	r0, sp
 800615c:	8980      	ldrh	r0, [r0, #12]
 800615e:	2800      	cmp	r0, #0
 8006160:	d03f      	beq.n	80061e2 <PRL_Received+0x29e>
 8006162:	4668      	mov	r0, sp
 8006164:	88c0      	ldrh	r0, [r0, #6]
 8006166:	83e0      	strh	r0, [r4, #30]
 8006168:	4668      	mov	r0, sp
 800616a:	88c0      	ldrh	r0, [r0, #6]
 800616c:	0440      	lsls	r0, r0, #17
 800616e:	0f01      	lsrs	r1, r0, #28
 8006170:	201a      	movs	r0, #26
 8006172:	4348      	muls	r0, r1
 8006174:	9905      	ldr	r1, [sp, #20]
 8006176:	1e89      	subs	r1, r1, #2
 8006178:	466a      	mov	r2, sp
 800617a:	88d2      	ldrh	r2, [r2, #6]
 800617c:	23f8      	movs	r3, #248	@ 0xf8
 800617e:	01db      	lsls	r3, r3, #7
 8006180:	4013      	ands	r3, r2
 8006182:	d12f      	bne.n	80061e4 <PRL_Received+0x2a0>
 8006184:	466a      	mov	r2, sp
 8006186:	88d2      	ldrh	r2, [r2, #6]
 8006188:	05d2      	lsls	r2, r2, #23
 800618a:	0dd2      	lsrs	r2, r2, #23
 800618c:	466b      	mov	r3, sp
 800618e:	89db      	ldrh	r3, [r3, #14]
 8006190:	2b07      	cmp	r3, #7
 8006192:	d30a      	bcc.n	80061aa <PRL_Received+0x266>
 8006194:	2a1a      	cmp	r2, #26
 8006196:	d811      	bhi.n	80061bc <PRL_Received+0x278>
 8006198:	e007      	b.n	80061aa <PRL_Received+0x266>
 800619a:	0023      	movs	r3, r4
 800619c:	3334      	adds	r3, #52	@ 0x34
 800619e:	5d5b      	ldrb	r3, [r3, r5]
 80061a0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80061a2:	182f      	adds	r7, r5, r0
 80061a4:	55f3      	strb	r3, [r6, r7]
 80061a6:	1c6d      	adds	r5, r5, #1
 80061a8:	b2ad      	uxth	r5, r5
 80061aa:	428d      	cmp	r5, r1
 80061ac:	d3f5      	bcc.n	800619a <PRL_Received+0x256>
 80061ae:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80061b0:	4291      	cmp	r1, r2
 80061b2:	d301      	bcc.n	80061b8 <PRL_Received+0x274>
 80061b4:	4669      	mov	r1, sp
 80061b6:	8909      	ldrh	r1, [r1, #8]
 80061b8:	8001      	strh	r1, [r0, #0]
 80061ba:	e00c      	b.n	80061d6 <PRL_Received+0x292>
 80061bc:	2025      	movs	r0, #37	@ 0x25
 80061be:	5426      	strb	r6, [r4, r0]
 80061c0:	0020      	movs	r0, r4
 80061c2:	3034      	adds	r0, #52	@ 0x34
 80061c4:	5d40      	ldrb	r0, [r0, r5]
 80061c6:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80061c8:	5548      	strb	r0, [r1, r5]
 80061ca:	1c6d      	adds	r5, r5, #1
 80061cc:	2d1a      	cmp	r5, #26
 80061ce:	d3f7      	bcc.n	80061c0 <PRL_Received+0x27c>
 80061d0:	201a      	movs	r0, #26
 80061d2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80061d4:	8008      	strh	r0, [r1, #0]
 80061d6:	a80a      	add	r0, sp, #40	@ 0x28
 80061d8:	7801      	ldrb	r1, [r0, #0]
 80061da:	a809      	add	r0, sp, #36	@ 0x24
 80061dc:	7800      	ldrb	r0, [r0, #0]
 80061de:	f7fa fe77 	bl	8000ed0 <PE_PRL_PostReceiveEvent>
 80061e2:	e053      	b.n	800628c <PRL_Received+0x348>
 80061e4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80061e6:	8812      	ldrh	r2, [r2, #0]
 80061e8:	9b05      	ldr	r3, [sp, #20]
 80061ea:	18d3      	adds	r3, r2, r3
 80061ec:	1e9b      	subs	r3, r3, #2
 80061ee:	27ff      	movs	r7, #255	@ 0xff
 80061f0:	1dbf      	adds	r7, r7, #6
 80061f2:	321a      	adds	r2, #26
 80061f4:	42ba      	cmp	r2, r7
 80061f6:	d21b      	bcs.n	8006230 <PRL_Received+0x2ec>
 80061f8:	466a      	mov	r2, sp
 80061fa:	8912      	ldrh	r2, [r2, #8]
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d217      	bcs.n	8006230 <PRL_Received+0x2ec>
 8006200:	2225      	movs	r2, #37	@ 0x25
 8006202:	54a6      	strb	r6, [r4, r2]
 8006204:	e007      	b.n	8006216 <PRL_Received+0x2d2>
 8006206:	0022      	movs	r2, r4
 8006208:	3234      	adds	r2, #52	@ 0x34
 800620a:	5d52      	ldrb	r2, [r2, r5]
 800620c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800620e:	182e      	adds	r6, r5, r0
 8006210:	559a      	strb	r2, [r3, r6]
 8006212:	1c6d      	adds	r5, r5, #1
 8006214:	b2ad      	uxth	r5, r5
 8006216:	428d      	cmp	r5, r1
 8006218:	d3f5      	bcc.n	8006206 <PRL_Received+0x2c2>
 800621a:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800621c:	8801      	ldrh	r1, [r0, #0]
 800621e:	466a      	mov	r2, sp
 8006220:	8892      	ldrh	r2, [r2, #4]
 8006222:	0a92      	lsrs	r2, r2, #10
 8006224:	231c      	movs	r3, #28
 8006226:	4013      	ands	r3, r2
 8006228:	1e9a      	subs	r2, r3, #2
 800622a:	1889      	adds	r1, r1, r2
 800622c:	8001      	strh	r1, [r0, #0]
 800622e:	e02d      	b.n	800628c <PRL_Received+0x348>
 8006230:	42bb      	cmp	r3, r7
 8006232:	d215      	bcs.n	8006260 <PRL_Received+0x31c>
 8006234:	466a      	mov	r2, sp
 8006236:	8912      	ldrh	r2, [r2, #8]
 8006238:	4293      	cmp	r3, r2
 800623a:	d311      	bcc.n	8006260 <PRL_Received+0x31c>
 800623c:	2225      	movs	r2, #37	@ 0x25
 800623e:	54a6      	strb	r6, [r4, r2]
 8006240:	e007      	b.n	8006252 <PRL_Received+0x30e>
 8006242:	0022      	movs	r2, r4
 8006244:	3234      	adds	r2, #52	@ 0x34
 8006246:	5d52      	ldrb	r2, [r2, r5]
 8006248:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800624a:	182e      	adds	r6, r5, r0
 800624c:	559a      	strb	r2, [r3, r6]
 800624e:	1c6d      	adds	r5, r5, #1
 8006250:	b2ad      	uxth	r5, r5
 8006252:	428d      	cmp	r5, r1
 8006254:	d3f5      	bcc.n	8006242 <PRL_Received+0x2fe>
 8006256:	4668      	mov	r0, sp
 8006258:	8900      	ldrh	r0, [r0, #8]
 800625a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800625c:	8008      	strh	r0, [r1, #0]
 800625e:	e015      	b.n	800628c <PRL_Received+0x348>
 8006260:	2025      	movs	r0, #37	@ 0x25
 8006262:	5425      	strb	r5, [r4, r0]
 8006264:	e012      	b.n	800628c <PRL_Received+0x348>
 8006266:	20ff      	movs	r0, #255	@ 0xff
 8006268:	7260      	strb	r0, [r4, #9]
 800626a:	7425      	strb	r5, [r4, #16]
 800626c:	a809      	add	r0, sp, #36	@ 0x24
 800626e:	7800      	ldrb	r0, [r0, #0]
 8006270:	f7fa fe4a 	bl	8000f08 <PE_PRL_PostReceiveEventError>
 8006274:	72a5      	strb	r5, [r4, #10]
 8006276:	2017      	movs	r0, #23
 8006278:	9000      	str	r0, [sp, #0]
 800627a:	bf00      	nop
 800627c:	a367      	add	r3, pc, #412	@ (adr r3, 800641c <.text_55>)
 800627e:	2200      	movs	r2, #0
 8006280:	a809      	add	r0, sp, #36	@ 0x24
 8006282:	7801      	ldrb	r1, [r0, #0]
 8006284:	2006      	movs	r0, #6
 8006286:	4c61      	ldr	r4, [pc, #388]	@ (800640c <.text_51>)
 8006288:	6824      	ldr	r4, [r4, #0]
 800628a:	47a0      	blx	r4
 800628c:	b00b      	add	sp, #44	@ 0x2c
 800628e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006290:	20000288 	.word	0x20000288

08006294 <.text_40>:
 8006294:	0000f01f 	.word	0x0000f01f

08006298 <.text_41>:
 8006298:	0801f51c 	.word	0x0801f51c

0800629c <PRL_ResetIndicate>:
 800629c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800629e:	0004      	movs	r4, r0
 80062a0:	000d      	movs	r5, r1
 80062a2:	2d05      	cmp	r5, #5
 80062a4:	d119      	bne.n	80062da <PRL_ResetIndicate+0x3e>
 80062a6:	485a      	ldr	r0, [pc, #360]	@ (8006410 <.text_52>)
 80062a8:	00a1      	lsls	r1, r4, #2
 80062aa:	1840      	adds	r0, r0, r1
 80062ac:	9000      	str	r0, [sp, #0]
 80062ae:	6807      	ldr	r7, [r0, #0]
 80062b0:	2600      	movs	r6, #0
 80062b2:	2000      	movs	r0, #0
 80062b4:	b2c2      	uxtb	r2, r0
 80062b6:	18ba      	adds	r2, r7, r2
 80062b8:	72d6      	strb	r6, [r2, #11]
 80062ba:	1c40      	adds	r0, r0, #1
 80062bc:	b2c1      	uxtb	r1, r0
 80062be:	2903      	cmp	r1, #3
 80062c0:	d3f8      	bcc.n	80062b4 <PRL_ResetIndicate+0x18>
 80062c2:	220f      	movs	r2, #15
 80062c4:	2103      	movs	r1, #3
 80062c6:	1db8      	adds	r0, r7, #6
 80062c8:	f019 f818 	bl	801f2fc <__aeabi_memset>
 80062cc:	9900      	ldr	r1, [sp, #0]
 80062ce:	6809      	ldr	r1, [r1, #0]
 80062d0:	714e      	strb	r6, [r1, #5]
 80062d2:	703e      	strb	r6, [r7, #0]
 80062d4:	0020      	movs	r0, r4
 80062d6:	f7ff fe30 	bl	8005f3a <PRL_DisableRX>
 80062da:	2000      	movs	r0, #0
 80062dc:	9000      	str	r0, [sp, #0]
 80062de:	2300      	movs	r3, #0
 80062e0:	002a      	movs	r2, r5
 80062e2:	0021      	movs	r1, r4
 80062e4:	2001      	movs	r0, #1
 80062e6:	4e49      	ldr	r6, [pc, #292]	@ (800640c <.text_51>)
 80062e8:	6836      	ldr	r6, [r6, #0]
 80062ea:	47b0      	blx	r6
 80062ec:	0029      	movs	r1, r5
 80062ee:	0020      	movs	r0, r4
 80062f0:	f7fa fce6 	bl	8000cc0 <PE_PRL_ResetReceived>
 80062f4:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

080062f6 <PRL_ResetCompleted>:
 80062f6:	2101      	movs	r1, #1
 80062f8:	4a45      	ldr	r2, [pc, #276]	@ (8006410 <.text_52>)
 80062fa:	0080      	lsls	r0, r0, #2
 80062fc:	5810      	ldr	r0, [r2, r0]
 80062fe:	70c1      	strb	r1, [r0, #3]
 8006300:	4770      	bx	lr
	...

08006304 <.text_44>:
 8006304:	0000fedf 	.word	0x0000fedf

08006308 <.text_45>:
 8006308:	0000feff 	.word	0x0000feff

0800630c <.text_46>:
 800630c:	0000f13f 	.word	0x0000f13f

08006310 <PRL_BistCompleted>:
 8006310:	b580      	push	{r7, lr}
 8006312:	f7fa fd01 	bl	8000d18 <PE_PRL_BistCompleted>
 8006316:	bd01      	pop	{r0, pc}

08006318 <PRL_TxCompleted>:
 8006318:	b570      	push	{r4, r5, r6, lr}
 800631a:	0004      	movs	r4, r0
 800631c:	4a3c      	ldr	r2, [pc, #240]	@ (8006410 <.text_52>)
 800631e:	00a3      	lsls	r3, r4, #2
 8006320:	58d6      	ldr	r6, [r2, r3]
 8006322:	2500      	movs	r5, #0
 8006324:	7c32      	ldrb	r2, [r6, #16]
 8006326:	2a01      	cmp	r2, #1
 8006328:	d002      	beq.n	8006330 <PRL_TxCompleted+0x18>
 800632a:	2a02      	cmp	r2, #2
 800632c:	d009      	beq.n	8006342 <PRL_TxCompleted+0x2a>
 800632e:	e010      	b.n	8006352 <PRL_TxCompleted+0x3a>
 8006330:	2900      	cmp	r1, #0
 8006332:	d102      	bne.n	800633a <PRL_TxCompleted+0x22>
 8006334:	f7fa fe1a 	bl	8000f6c <PE_PRL_PostReceiveEventComplete>
 8006338:	e001      	b.n	800633e <PRL_TxCompleted+0x26>
 800633a:	f7fa fde5 	bl	8000f08 <PE_PRL_PostReceiveEventError>
 800633e:	72b5      	strb	r5, [r6, #10]
 8006340:	e007      	b.n	8006352 <PRL_TxCompleted+0x3a>
 8006342:	f010 f93d 	bl	80165c0 <USBPD_PHY_GetRetryTimerValue>
 8006346:	0001      	movs	r1, r0
 8006348:	0060      	lsls	r0, r4, #1
 800634a:	1c40      	adds	r0, r0, #1
 800634c:	b2c0      	uxtb	r0, r0
 800634e:	f011 fd63 	bl	8017e18 <USBPD_TIM_Start>
 8006352:	7435      	strb	r5, [r6, #16]
 8006354:	bd70      	pop	{r4, r5, r6, pc}

08006356 <USBPD_PRL_PrepareExtendedTxChunkSending>:
 8006356:	b570      	push	{r4, r5, r6, lr}
 8006358:	4c2d      	ldr	r4, [pc, #180]	@ (8006410 <.text_52>)
 800635a:	0080      	lsls	r0, r0, #2
 800635c:	5820      	ldr	r0, [r4, r0]
 800635e:	2480      	movs	r4, #128	@ 0x80
 8006360:	0224      	lsls	r4, r4, #8
 8006362:	8b85      	ldrh	r5, [r0, #28]
 8006364:	4e2b      	ldr	r6, [pc, #172]	@ (8006414 <.text_53>)
 8006366:	402e      	ands	r6, r5
 8006368:	02c9      	lsls	r1, r1, #11
 800636a:	4331      	orrs	r1, r6
 800636c:	25fe      	movs	r5, #254	@ 0xfe
 800636e:	022d      	lsls	r5, r5, #8
 8006370:	400d      	ands	r5, r1
 8006372:	05d1      	lsls	r1, r2, #23
 8006374:	0dc9      	lsrs	r1, r1, #23
 8006376:	4329      	orrs	r1, r5
 8006378:	4321      	orrs	r1, r4
 800637a:	8381      	strh	r1, [r0, #28]
 800637c:	8a41      	ldrh	r1, [r0, #18]
 800637e:	430c      	orrs	r4, r1
 8006380:	8244      	strh	r4, [r0, #18]
 8006382:	4a25      	ldr	r2, [pc, #148]	@ (8006418 <.text_54>)
 8006384:	4022      	ands	r2, r4
 8006386:	2120      	movs	r1, #32
 8006388:	5c41      	ldrb	r1, [r0, r1]
 800638a:	06c9      	lsls	r1, r1, #27
 800638c:	0ec9      	lsrs	r1, r1, #27
 800638e:	4311      	orrs	r1, r2
 8006390:	8241      	strh	r1, [r0, #18]
 8006392:	7019      	strb	r1, [r3, #0]
 8006394:	8a41      	ldrh	r1, [r0, #18]
 8006396:	0a09      	lsrs	r1, r1, #8
 8006398:	7059      	strb	r1, [r3, #1]
 800639a:	8b81      	ldrh	r1, [r0, #28]
 800639c:	7099      	strb	r1, [r3, #2]
 800639e:	8b80      	ldrh	r0, [r0, #28]
 80063a0:	0a00      	lsrs	r0, r0, #8
 80063a2:	70d8      	strb	r0, [r3, #3]
 80063a4:	bd70      	pop	{r4, r5, r6, pc}

080063a6 <USBPD_PRL_PrepareChunkRequest>:
 80063a6:	b510      	push	{r4, lr}
 80063a8:	4a19      	ldr	r2, [pc, #100]	@ (8006410 <.text_52>)
 80063aa:	0080      	lsls	r0, r0, #2
 80063ac:	5810      	ldr	r0, [r2, r0]
 80063ae:	8b83      	ldrh	r3, [r0, #28]
 80063b0:	2284      	movs	r2, #132	@ 0x84
 80063b2:	0212      	lsls	r2, r2, #8
 80063b4:	431a      	orrs	r2, r3
 80063b6:	8382      	strh	r2, [r0, #28]
 80063b8:	2386      	movs	r3, #134	@ 0x86
 80063ba:	021b      	lsls	r3, r3, #8
 80063bc:	4013      	ands	r3, r2
 80063be:	8bc2      	ldrh	r2, [r0, #30]
 80063c0:	0ad2      	lsrs	r2, r2, #11
 80063c2:	1c52      	adds	r2, r2, #1
 80063c4:	02d2      	lsls	r2, r2, #11
 80063c6:	24f0      	movs	r4, #240	@ 0xf0
 80063c8:	01e4      	lsls	r4, r4, #7
 80063ca:	4014      	ands	r4, r2
 80063cc:	431c      	orrs	r4, r3
 80063ce:	8384      	strh	r4, [r0, #28]
 80063d0:	8a43      	ldrh	r3, [r0, #18]
 80063d2:	2280      	movs	r2, #128	@ 0x80
 80063d4:	0212      	lsls	r2, r2, #8
 80063d6:	431a      	orrs	r2, r3
 80063d8:	0003      	movs	r3, r0
 80063da:	3312      	adds	r3, #18
 80063dc:	801a      	strh	r2, [r3, #0]
 80063de:	4c0e      	ldr	r4, [pc, #56]	@ (8006418 <.text_54>)
 80063e0:	4014      	ands	r4, r2
 80063e2:	2220      	movs	r2, #32
 80063e4:	5c82      	ldrb	r2, [r0, r2]
 80063e6:	06d2      	lsls	r2, r2, #27
 80063e8:	0ed2      	lsrs	r2, r2, #27
 80063ea:	4322      	orrs	r2, r4
 80063ec:	801a      	strh	r2, [r3, #0]
 80063ee:	2200      	movs	r2, #0
 80063f0:	7142      	strb	r2, [r0, #5]
 80063f2:	8a43      	ldrh	r3, [r0, #18]
 80063f4:	700b      	strb	r3, [r1, #0]
 80063f6:	8a43      	ldrh	r3, [r0, #18]
 80063f8:	0a1b      	lsrs	r3, r3, #8
 80063fa:	704b      	strb	r3, [r1, #1]
 80063fc:	8b83      	ldrh	r3, [r0, #28]
 80063fe:	708b      	strb	r3, [r1, #2]
 8006400:	8b80      	ldrh	r0, [r0, #28]
 8006402:	0a00      	lsrs	r0, r0, #8
 8006404:	70c8      	strb	r0, [r1, #3]
 8006406:	710a      	strb	r2, [r1, #4]
 8006408:	714a      	strb	r2, [r1, #5]
 800640a:	bd10      	pop	{r4, pc}

0800640c <.text_51>:
 800640c:	20000000 	.word	0x20000000

08006410 <.text_52>:
 8006410:	20000288 	.word	0x20000288

08006414 <.text_53>:
 8006414:	000083ff 	.word	0x000083ff

08006418 <.text_54>:
 8006418:	0000ffe0 	.word	0x0000ffe0

0800641c <.text_55>:
 800641c:	5f4c5250 	.word	0x5f4c5250
 8006420:	4e455645 	.word	0x4e455645
 8006424:	58525f54 	.word	0x58525f54
 8006428:	5349445f 	.word	0x5349445f
 800642c:	44524143 	.word	0x44524143
 8006430:	00004445 	.word	0x00004445

08006434 <strlen>:
 8006434:	2300      	movs	r3, #0
 8006436:	5cc2      	ldrb	r2, [r0, r3]
 8006438:	3301      	adds	r3, #1
 800643a:	2a00      	cmp	r2, #0
 800643c:	d1fb      	bne.n	8006436 <strlen+0x2>
 800643e:	1e58      	subs	r0, r3, #1
 8006440:	4770      	bx	lr
	...

08006444 <__udivsi3>:
 8006444:	2200      	movs	r2, #0
 8006446:	0843      	lsrs	r3, r0, #1
 8006448:	428b      	cmp	r3, r1
 800644a:	d374      	bcc.n	8006536 <__udivsi3+0xf2>
 800644c:	0903      	lsrs	r3, r0, #4
 800644e:	428b      	cmp	r3, r1
 8006450:	d35f      	bcc.n	8006512 <__udivsi3+0xce>
 8006452:	0a03      	lsrs	r3, r0, #8
 8006454:	428b      	cmp	r3, r1
 8006456:	d344      	bcc.n	80064e2 <__udivsi3+0x9e>
 8006458:	0b03      	lsrs	r3, r0, #12
 800645a:	428b      	cmp	r3, r1
 800645c:	d328      	bcc.n	80064b0 <__udivsi3+0x6c>
 800645e:	0c03      	lsrs	r3, r0, #16
 8006460:	428b      	cmp	r3, r1
 8006462:	d30d      	bcc.n	8006480 <__udivsi3+0x3c>
 8006464:	22ff      	movs	r2, #255	@ 0xff
 8006466:	0209      	lsls	r1, r1, #8
 8006468:	ba12      	rev	r2, r2
 800646a:	0c03      	lsrs	r3, r0, #16
 800646c:	428b      	cmp	r3, r1
 800646e:	d302      	bcc.n	8006476 <__udivsi3+0x32>
 8006470:	1212      	asrs	r2, r2, #8
 8006472:	0209      	lsls	r1, r1, #8
 8006474:	d065      	beq.n	8006542 <__udivsi3+0xfe>
 8006476:	0b03      	lsrs	r3, r0, #12
 8006478:	428b      	cmp	r3, r1
 800647a:	d319      	bcc.n	80064b0 <__udivsi3+0x6c>
 800647c:	e000      	b.n	8006480 <__udivsi3+0x3c>
 800647e:	0a09      	lsrs	r1, r1, #8
 8006480:	0bc3      	lsrs	r3, r0, #15
 8006482:	428b      	cmp	r3, r1
 8006484:	d301      	bcc.n	800648a <__udivsi3+0x46>
 8006486:	03cb      	lsls	r3, r1, #15
 8006488:	1ac0      	subs	r0, r0, r3
 800648a:	4152      	adcs	r2, r2
 800648c:	0b83      	lsrs	r3, r0, #14
 800648e:	428b      	cmp	r3, r1
 8006490:	d301      	bcc.n	8006496 <__udivsi3+0x52>
 8006492:	038b      	lsls	r3, r1, #14
 8006494:	1ac0      	subs	r0, r0, r3
 8006496:	4152      	adcs	r2, r2
 8006498:	0b43      	lsrs	r3, r0, #13
 800649a:	428b      	cmp	r3, r1
 800649c:	d301      	bcc.n	80064a2 <__udivsi3+0x5e>
 800649e:	034b      	lsls	r3, r1, #13
 80064a0:	1ac0      	subs	r0, r0, r3
 80064a2:	4152      	adcs	r2, r2
 80064a4:	0b03      	lsrs	r3, r0, #12
 80064a6:	428b      	cmp	r3, r1
 80064a8:	d301      	bcc.n	80064ae <__udivsi3+0x6a>
 80064aa:	030b      	lsls	r3, r1, #12
 80064ac:	1ac0      	subs	r0, r0, r3
 80064ae:	4152      	adcs	r2, r2
 80064b0:	0ac3      	lsrs	r3, r0, #11
 80064b2:	428b      	cmp	r3, r1
 80064b4:	d301      	bcc.n	80064ba <__udivsi3+0x76>
 80064b6:	02cb      	lsls	r3, r1, #11
 80064b8:	1ac0      	subs	r0, r0, r3
 80064ba:	4152      	adcs	r2, r2
 80064bc:	0a83      	lsrs	r3, r0, #10
 80064be:	428b      	cmp	r3, r1
 80064c0:	d301      	bcc.n	80064c6 <__udivsi3+0x82>
 80064c2:	028b      	lsls	r3, r1, #10
 80064c4:	1ac0      	subs	r0, r0, r3
 80064c6:	4152      	adcs	r2, r2
 80064c8:	0a43      	lsrs	r3, r0, #9
 80064ca:	428b      	cmp	r3, r1
 80064cc:	d301      	bcc.n	80064d2 <__udivsi3+0x8e>
 80064ce:	024b      	lsls	r3, r1, #9
 80064d0:	1ac0      	subs	r0, r0, r3
 80064d2:	4152      	adcs	r2, r2
 80064d4:	0a03      	lsrs	r3, r0, #8
 80064d6:	428b      	cmp	r3, r1
 80064d8:	d301      	bcc.n	80064de <__udivsi3+0x9a>
 80064da:	020b      	lsls	r3, r1, #8
 80064dc:	1ac0      	subs	r0, r0, r3
 80064de:	4152      	adcs	r2, r2
 80064e0:	d2cd      	bcs.n	800647e <__udivsi3+0x3a>
 80064e2:	09c3      	lsrs	r3, r0, #7
 80064e4:	428b      	cmp	r3, r1
 80064e6:	d301      	bcc.n	80064ec <__udivsi3+0xa8>
 80064e8:	01cb      	lsls	r3, r1, #7
 80064ea:	1ac0      	subs	r0, r0, r3
 80064ec:	4152      	adcs	r2, r2
 80064ee:	0983      	lsrs	r3, r0, #6
 80064f0:	428b      	cmp	r3, r1
 80064f2:	d301      	bcc.n	80064f8 <__udivsi3+0xb4>
 80064f4:	018b      	lsls	r3, r1, #6
 80064f6:	1ac0      	subs	r0, r0, r3
 80064f8:	4152      	adcs	r2, r2
 80064fa:	0943      	lsrs	r3, r0, #5
 80064fc:	428b      	cmp	r3, r1
 80064fe:	d301      	bcc.n	8006504 <__udivsi3+0xc0>
 8006500:	014b      	lsls	r3, r1, #5
 8006502:	1ac0      	subs	r0, r0, r3
 8006504:	4152      	adcs	r2, r2
 8006506:	0903      	lsrs	r3, r0, #4
 8006508:	428b      	cmp	r3, r1
 800650a:	d301      	bcc.n	8006510 <__udivsi3+0xcc>
 800650c:	010b      	lsls	r3, r1, #4
 800650e:	1ac0      	subs	r0, r0, r3
 8006510:	4152      	adcs	r2, r2
 8006512:	08c3      	lsrs	r3, r0, #3
 8006514:	428b      	cmp	r3, r1
 8006516:	d301      	bcc.n	800651c <__udivsi3+0xd8>
 8006518:	00cb      	lsls	r3, r1, #3
 800651a:	1ac0      	subs	r0, r0, r3
 800651c:	4152      	adcs	r2, r2
 800651e:	0883      	lsrs	r3, r0, #2
 8006520:	428b      	cmp	r3, r1
 8006522:	d301      	bcc.n	8006528 <__udivsi3+0xe4>
 8006524:	008b      	lsls	r3, r1, #2
 8006526:	1ac0      	subs	r0, r0, r3
 8006528:	4152      	adcs	r2, r2
 800652a:	0843      	lsrs	r3, r0, #1
 800652c:	428b      	cmp	r3, r1
 800652e:	d301      	bcc.n	8006534 <__udivsi3+0xf0>
 8006530:	004b      	lsls	r3, r1, #1
 8006532:	1ac0      	subs	r0, r0, r3
 8006534:	4152      	adcs	r2, r2
 8006536:	1a41      	subs	r1, r0, r1
 8006538:	d200      	bcs.n	800653c <__udivsi3+0xf8>
 800653a:	4601      	mov	r1, r0
 800653c:	4152      	adcs	r2, r2
 800653e:	4610      	mov	r0, r2
 8006540:	4770      	bx	lr
 8006542:	e7ff      	b.n	8006544 <__udivsi3+0x100>
 8006544:	b501      	push	{r0, lr}
 8006546:	2000      	movs	r0, #0
 8006548:	f000 f806 	bl	8006558 <__aeabi_idiv0>
 800654c:	bd02      	pop	{r1, pc}
 800654e:	46c0      	nop			@ (mov r8, r8)

08006550 <__aeabi_uidivmod>:
 8006550:	2900      	cmp	r1, #0
 8006552:	d0f7      	beq.n	8006544 <__udivsi3+0x100>
 8006554:	e776      	b.n	8006444 <__udivsi3>
 8006556:	4770      	bx	lr

08006558 <__aeabi_idiv0>:
 8006558:	4770      	bx	lr
 800655a:	46c0      	nop			@ (mov r8, r8)

0800655c <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 800655c:	b590      	push	{r4, r7, lr}
 800655e:	b087      	sub	sp, #28
 8006560:	af02      	add	r7, sp, #8
 8006562:	6078      	str	r0, [r7, #4]

  /* USER CODE END  tx_application_define */

  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8006564:	2380      	movs	r3, #128	@ 0x80
 8006566:	021b      	lsls	r3, r3, #8
 8006568:	4a11      	ldr	r2, [pc, #68]	@ (80065b0 <tx_application_define+0x54>)
 800656a:	4912      	ldr	r1, [pc, #72]	@ (80065b4 <tx_application_define+0x58>)
 800656c:	4812      	ldr	r0, [pc, #72]	@ (80065b8 <tx_application_define+0x5c>)
 800656e:	2434      	movs	r4, #52	@ 0x34
 8006570:	9400      	str	r4, [sp, #0]
 8006572:	f00d f98b 	bl	801388c <_txe_byte_pool_create>
 8006576:	1e03      	subs	r3, r0, #0
 8006578:	d105      	bne.n	8006586 <tx_application_define+0x2a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 800657a:	4b0f      	ldr	r3, [pc, #60]	@ (80065b8 <tx_application_define+0x5c>)
 800657c:	60fb      	str	r3, [r7, #12]

    if (App_ThreadX_Init(memory_ptr) != TX_SUCCESS)
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	0018      	movs	r0, r3
 8006582:	f001 f927 	bl	80077d4 <App_ThreadX_Init>

    /* USER CODE END  App_ThreadX_Init_Success */

  }

  if (tx_byte_pool_create(&ux_device_app_byte_pool, "Ux App memory pool", ux_device_byte_pool_buffer, UX_DEVICE_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8006586:	2380      	movs	r3, #128	@ 0x80
 8006588:	021b      	lsls	r3, r3, #8
 800658a:	4a0c      	ldr	r2, [pc, #48]	@ (80065bc <tx_application_define+0x60>)
 800658c:	490c      	ldr	r1, [pc, #48]	@ (80065c0 <tx_application_define+0x64>)
 800658e:	480d      	ldr	r0, [pc, #52]	@ (80065c4 <tx_application_define+0x68>)
 8006590:	2434      	movs	r4, #52	@ 0x34
 8006592:	9400      	str	r4, [sp, #0]
 8006594:	f00d f97a 	bl	801388c <_txe_byte_pool_create>
 8006598:	1e03      	subs	r3, r0, #0
 800659a:	d105      	bne.n	80065a8 <tx_application_define+0x4c>
  {
    /* USER CODE BEGIN UX_Device_Byte_Pool_Success */

    /* USER CODE END UX_Device_Byte_Pool_Success */

    memory_ptr = (VOID *)&ux_device_app_byte_pool;
 800659c:	4b09      	ldr	r3, [pc, #36]	@ (80065c4 <tx_application_define+0x68>)
 800659e:	60fb      	str	r3, [r7, #12]

    if (MX_USBX_Device_Init(memory_ptr) != UX_SUCCESS)
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	0018      	movs	r0, r3
 80065a4:	f017 fc77 	bl	801de96 <MX_USBX_Device_Init>

    /* USER CODE BEGIN MX_USBX_Device_Init_Success */

    /* USER CODE END MX_USBX_Device_Init_Success */
  }
}
 80065a8:	46c0      	nop			@ (mov r8, r8)
 80065aa:	46bd      	mov	sp, r7
 80065ac:	b005      	add	sp, #20
 80065ae:	bd90      	pop	{r4, r7, pc}
 80065b0:	20000294 	.word	0x20000294
 80065b4:	0801f340 	.word	0x0801f340
 80065b8:	20008294 	.word	0x20008294
 80065bc:	200082c8 	.word	0x200082c8
 80065c0:	0801f354 	.word	0x0801f354
 80065c4:	200102c8 	.word	0x200102c8

080065c8 <USB2533_Init>:

#include "USB2533.h"
#include "i2c.h"


USB2533_StatusTypeDef USB2533_Init(USB2533_HandleTypeDef *dev, I2C_HandleTypeDef *i2cHandle){
 80065c8:	b5b0      	push	{r4, r5, r7, lr}
 80065ca:	b084      	sub	sp, #16
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	6039      	str	r1, [r7, #0]

    USB2533_StatusTypeDef status = USB2533_OK;
 80065d2:	210f      	movs	r1, #15
 80065d4:	187b      	adds	r3, r7, r1
 80065d6:	2200      	movs	r2, #0
 80065d8:	701a      	strb	r2, [r3, #0]
//    uint8_t regData;

    dev->i2cHandle = i2cHandle;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	683a      	ldr	r2, [r7, #0]
 80065de:	601a      	str	r2, [r3, #0]

    dev->current_page = 1;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2201      	movs	r2, #1
 80065e4:	711a      	strb	r2, [r3, #4]


    /* TODO: config here */

    /* USB Attach. Exit SOC_CONFIG and Enter HUB_CONFIG Stage. */
    status = USB2533_WriteCommand(dev, USB2533_COMMAND_USB_ATTACH);
 80065e6:	000d      	movs	r5, r1
 80065e8:	187c      	adds	r4, r7, r1
 80065ea:	4a0b      	ldr	r2, [pc, #44]	@ (8006618 <USB2533_Init+0x50>)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	0011      	movs	r1, r2
 80065f0:	0018      	movs	r0, r3
 80065f2:	f000 f813 	bl	800661c <USB2533_WriteCommand>
 80065f6:	0003      	movs	r3, r0
 80065f8:	7023      	strb	r3, [r4, #0]
    if (status != USB2533_OK){
 80065fa:	197b      	adds	r3, r7, r5
 80065fc:	781b      	ldrb	r3, [r3, #0]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d002      	beq.n	8006608 <USB2533_Init+0x40>
    	return status;
 8006602:	197b      	adds	r3, r7, r5
 8006604:	781b      	ldrb	r3, [r3, #0]
 8006606:	e002      	b.n	800660e <USB2533_Init+0x46>
    }

    return status;
 8006608:	230f      	movs	r3, #15
 800660a:	18fb      	adds	r3, r7, r3
 800660c:	781b      	ldrb	r3, [r3, #0]
}
 800660e:	0018      	movs	r0, r3
 8006610:	46bd      	mov	sp, r7
 8006612:	b004      	add	sp, #16
 8006614:	bdb0      	pop	{r4, r5, r7, pc}
 8006616:	46c0      	nop			@ (mov r8, r8)
 8006618:	0000aa55 	.word	0x0000aa55

0800661c <USB2533_WriteCommand>:


//USB2533_StatusTypeDef USB2533_ReadRegister(USB2533_HandleTypeDef *dev, uint8_t reg, uint8_t *data);
//USB2533_StatusTypeDef USB2533_WriteRegister(USB2533_HandleTypeDef *dev, uint8_t reg, uint8_t *data);

USB2533_StatusTypeDef USB2533_WriteCommand(USB2533_HandleTypeDef *dev, uint16_t command){
 800661c:	b5b0      	push	{r4, r5, r7, lr}
 800661e:	b086      	sub	sp, #24
 8006620:	af02      	add	r7, sp, #8
 8006622:	6078      	str	r0, [r7, #4]
 8006624:	000a      	movs	r2, r1
 8006626:	1cbb      	adds	r3, r7, #2
 8006628:	801a      	strh	r2, [r3, #0]

    USB2533_StatusTypeDef status = USB2533_OK;
 800662a:	240f      	movs	r4, #15
 800662c:	193b      	adds	r3, r7, r4
 800662e:	2200      	movs	r2, #0
 8006630:	701a      	strb	r2, [r3, #0]
	uint8_t regData[3];

	regData[0] = command >> 8; 				   /* Command MSB */
 8006632:	1cbb      	adds	r3, r7, #2
 8006634:	881b      	ldrh	r3, [r3, #0]
 8006636:	0a1b      	lsrs	r3, r3, #8
 8006638:	b29b      	uxth	r3, r3
 800663a:	b2da      	uxtb	r2, r3
 800663c:	210c      	movs	r1, #12
 800663e:	187b      	adds	r3, r7, r1
 8006640:	701a      	strb	r2, [r3, #0]
	regData[1] = (uint8_t) (command & 0x00FF); /* Command LSB */
 8006642:	1cbb      	adds	r3, r7, #2
 8006644:	881b      	ldrh	r3, [r3, #0]
 8006646:	b2da      	uxtb	r2, r3
 8006648:	187b      	adds	r3, r7, r1
 800664a:	705a      	strb	r2, [r3, #1]
	regData[2] = 0x00; 						   /* Command complete */
 800664c:	187b      	adds	r3, r7, r1
 800664e:	2200      	movs	r2, #0
 8006650:	709a      	strb	r2, [r3, #2]

    status = HAL_I2C_Master_Transmit(dev->i2cHandle, USB2533_I2C_CONFIG_ADDR, regData, 3, 100);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6818      	ldr	r0, [r3, #0]
 8006656:	0025      	movs	r5, r4
 8006658:	193c      	adds	r4, r7, r4
 800665a:	187a      	adds	r2, r7, r1
 800665c:	2364      	movs	r3, #100	@ 0x64
 800665e:	9300      	str	r3, [sp, #0]
 8006660:	2303      	movs	r3, #3
 8006662:	215a      	movs	r1, #90	@ 0x5a
 8006664:	f002 fdfa 	bl	800925c <HAL_I2C_Master_Transmit>
 8006668:	0003      	movs	r3, r0
 800666a:	7023      	strb	r3, [r4, #0]

    return status;
 800666c:	197b      	adds	r3, r7, r5
 800666e:	781b      	ldrb	r3, [r3, #0]
}
 8006670:	0018      	movs	r0, r3
 8006672:	46bd      	mov	sp, r7
 8006674:	b004      	add	sp, #16
 8006676:	bdb0      	pop	{r4, r5, r7, pc}

08006678 <create_threads>:
/* Create queue pointers */
TX_QUEUE keyboard_queue_ptr;
TX_QUEUE mouse_queue_ptr;

/* Place this function under "USER CODE BEGIN App_ThreadX_Init" */
void create_threads(){
 8006678:	b590      	push	{r4, r7, lr}
 800667a:	b089      	sub	sp, #36	@ 0x24
 800667c:	af08      	add	r7, sp, #32
	tx_thread_create(&scan_keys_thread_ptr, SCAN_KEYS_THREAD_NAME, scan_keys_thread, 0x1234, scan_keys_thread_stack, SCAN_KEYS_THREAD_STACK_SIZE, SCAN_KEYS_THREAD_PRIORITY, SCAN_KEYS_THREAD_PRIORITY, 1, TX_AUTO_START);
 800667e:	4c0d      	ldr	r4, [pc, #52]	@ (80066b4 <create_threads+0x3c>)
 8006680:	4a0d      	ldr	r2, [pc, #52]	@ (80066b8 <create_threads+0x40>)
 8006682:	490e      	ldr	r1, [pc, #56]	@ (80066bc <create_threads+0x44>)
 8006684:	480e      	ldr	r0, [pc, #56]	@ (80066c0 <create_threads+0x48>)
 8006686:	23b0      	movs	r3, #176	@ 0xb0
 8006688:	9306      	str	r3, [sp, #24]
 800668a:	2301      	movs	r3, #1
 800668c:	9305      	str	r3, [sp, #20]
 800668e:	2301      	movs	r3, #1
 8006690:	9304      	str	r3, [sp, #16]
 8006692:	230f      	movs	r3, #15
 8006694:	9303      	str	r3, [sp, #12]
 8006696:	230f      	movs	r3, #15
 8006698:	9302      	str	r3, [sp, #8]
 800669a:	2380      	movs	r3, #128	@ 0x80
 800669c:	00db      	lsls	r3, r3, #3
 800669e:	9301      	str	r3, [sp, #4]
 80066a0:	4b08      	ldr	r3, [pc, #32]	@ (80066c4 <create_threads+0x4c>)
 80066a2:	9300      	str	r3, [sp, #0]
 80066a4:	0023      	movs	r3, r4
 80066a6:	f00d fe9f 	bl	80143e8 <_txe_thread_create>
}
 80066aa:	46c0      	nop			@ (mov r8, r8)
 80066ac:	46bd      	mov	sp, r7
 80066ae:	b001      	add	sp, #4
 80066b0:	bd90      	pop	{r4, r7, pc}
 80066b2:	46c0      	nop			@ (mov r8, r8)
 80066b4:	00001234 	.word	0x00001234
 80066b8:	08006d25 	.word	0x08006d25
 80066bc:	0801f368 	.word	0x0801f368
 80066c0:	200106fc 	.word	0x200106fc
 80066c4:	200102fc 	.word	0x200102fc

080066c8 <create_queues>:

void create_queues(){
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b082      	sub	sp, #8
 80066cc:	af02      	add	r7, sp, #8
	tx_queue_create(&keyboard_queue_ptr, KEYBOARD_QUEUE_NAME, 1, keyboard_queue_stack, 128);
 80066ce:	4b0b      	ldr	r3, [pc, #44]	@ (80066fc <create_queues+0x34>)
 80066d0:	490b      	ldr	r1, [pc, #44]	@ (8006700 <create_queues+0x38>)
 80066d2:	480c      	ldr	r0, [pc, #48]	@ (8006704 <create_queues+0x3c>)
 80066d4:	2238      	movs	r2, #56	@ 0x38
 80066d6:	9201      	str	r2, [sp, #4]
 80066d8:	2280      	movs	r2, #128	@ 0x80
 80066da:	9200      	str	r2, [sp, #0]
 80066dc:	2201      	movs	r2, #1
 80066de:	f00d fc03 	bl	8013ee8 <_txe_queue_create>
	tx_queue_create(&mouse_queue_ptr, MOUSE_QUEUE_NAME, 1, mouse_queue_stack, 128);
 80066e2:	4b09      	ldr	r3, [pc, #36]	@ (8006708 <create_queues+0x40>)
 80066e4:	4909      	ldr	r1, [pc, #36]	@ (800670c <create_queues+0x44>)
 80066e6:	480a      	ldr	r0, [pc, #40]	@ (8006710 <create_queues+0x48>)
 80066e8:	2238      	movs	r2, #56	@ 0x38
 80066ea:	9201      	str	r2, [sp, #4]
 80066ec:	2280      	movs	r2, #128	@ 0x80
 80066ee:	9200      	str	r2, [sp, #0]
 80066f0:	2201      	movs	r2, #1
 80066f2:	f00d fbf9 	bl	8013ee8 <_txe_queue_create>
}
 80066f6:	46c0      	nop			@ (mov r8, r8)
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}
 80066fc:	200107ac 	.word	0x200107ac
 8006700:	0801f374 	.word	0x0801f374
 8006704:	200108ac 	.word	0x200108ac
 8006708:	2001082c 	.word	0x2001082c
 800670c:	0801f384 	.word	0x0801f384
 8006710:	200108e4 	.word	0x200108e4

08006714 <USBD_HID_Keyboard_Activate>:
 *         This function is called when insertion of a HID Keyboard device.
 * @param  hid_instance: Pointer to the hid class instance.
 * @retval none
 */
VOID USBD_HID_Keyboard_Activate(VOID *hid_instance)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b082      	sub	sp, #8
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN USBD_HID_Keyboard_Activate */

	/* Save the HID keyboard instance */
	hid_keyboard = (UX_SLAVE_CLASS_HID*) hid_instance;
 800671c:	4b03      	ldr	r3, [pc, #12]	@ (800672c <USBD_HID_Keyboard_Activate+0x18>)
 800671e:	687a      	ldr	r2, [r7, #4]
 8006720:	601a      	str	r2, [r3, #0]

	/* USER CODE END USBD_HID_Keyboard_Activate */

	return;
 8006722:	46c0      	nop			@ (mov r8, r8)
}
 8006724:	46bd      	mov	sp, r7
 8006726:	b002      	add	sp, #8
 8006728:	bd80      	pop	{r7, pc}
 800672a:	46c0      	nop			@ (mov r8, r8)
 800672c:	2001091c 	.word	0x2001091c

08006730 <USBD_HID_Keyboard_Deactivate>:
 *         This function is called when extraction of a HID Keyboard device.
 * @param  hid_instance: Pointer to the hid class instance.
 * @retval none
 */
VOID USBD_HID_Keyboard_Deactivate(VOID *hid_instance)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b082      	sub	sp, #8
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN USBD_HID_Keyboard_Deactivate */
	UX_PARAMETER_NOT_USED(hid_instance);

	/* Reset the HID mouse instance */
	hid_keyboard = UX_NULL;
 8006738:	4b03      	ldr	r3, [pc, #12]	@ (8006748 <USBD_HID_Keyboard_Deactivate+0x18>)
 800673a:	2200      	movs	r2, #0
 800673c:	601a      	str	r2, [r3, #0]

	/* USER CODE END USBD_HID_Keyboard_Deactivate */

	return;
 800673e:	46c0      	nop			@ (mov r8, r8)
}
 8006740:	46bd      	mov	sp, r7
 8006742:	b002      	add	sp, #8
 8006744:	bd80      	pop	{r7, pc}
 8006746:	46c0      	nop			@ (mov r8, r8)
 8006748:	2001091c 	.word	0x2001091c

0800674c <USBD_HID_Keyboard_SetReport>:
 * @param  hid_event: Pointer to structure of the hid event.
 * @retval status
 */
UINT USBD_HID_Keyboard_SetReport(UX_SLAVE_CLASS_HID *hid_instance,
		UX_SLAVE_CLASS_HID_EVENT *hid_event)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b084      	sub	sp, #16
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
 8006754:	6039      	str	r1, [r7, #0]
	UINT status = UX_SUCCESS;
 8006756:	2300      	movs	r3, #0
 8006758:	60fb      	str	r3, [r7, #12]
	/* USER CODE BEGIN USBD_HID_Keyboard_SetReport */
	UX_PARAMETER_NOT_USED(hid_instance);
	UX_PARAMETER_NOT_USED(hid_event);
	/* USER CODE END USBD_HID_Keyboard_SetReport */

	return status;
 800675a:	68fb      	ldr	r3, [r7, #12]
}
 800675c:	0018      	movs	r0, r3
 800675e:	46bd      	mov	sp, r7
 8006760:	b004      	add	sp, #16
 8006762:	bd80      	pop	{r7, pc}

08006764 <USBD_HID_Keyboard_GetReport>:
 * @param  hid_event: Pointer to structure of the hid event.
 * @retval status
 */
UINT USBD_HID_Keyboard_GetReport(UX_SLAVE_CLASS_HID *hid_instance,
		UX_SLAVE_CLASS_HID_EVENT *hid_event)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b084      	sub	sp, #16
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
 800676c:	6039      	str	r1, [r7, #0]
	UINT status = UX_SUCCESS;
 800676e:	2300      	movs	r3, #0
 8006770:	60fb      	str	r3, [r7, #12]
	/* USER CODE BEGIN USBD_HID_Keyboard_GetReport */
	UX_PARAMETER_NOT_USED(hid_instance);
	UX_PARAMETER_NOT_USED(hid_event);
	/* USER CODE END USBD_HID_Keyboard_GetReport */

	return status;
 8006772:	68fb      	ldr	r3, [r7, #12]
}
 8006774:	0018      	movs	r0, r3
 8006776:	46bd      	mov	sp, r7
 8006778:	b004      	add	sp, #16
 800677a:	bd80      	pop	{r7, pc}

0800677c <hid_keyboard_thread>:
/**
 * @brief  Function implementing usbx_hid_keyboard_thread_entry.
 * @param  thread_input: not used
 * @retval none
 */
void hid_keyboard_thread(uint32_t thread_input){
 800677c:	b5b0      	push	{r4, r5, r7, lr}
 800677e:	b090      	sub	sp, #64	@ 0x40
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
	UX_SLAVE_DEVICE *device;
	UX_SLAVE_CLASS_HID_EVENT hid_event;

	uint8_t modifier = 0;
 8006784:	233f      	movs	r3, #63	@ 0x3f
 8006786:	18fb      	adds	r3, r7, r3
 8006788:	2200      	movs	r2, #0
 800678a:	701a      	strb	r2, [r3, #0]


	TX_PARAMETER_NOT_USED(thread_input);

	/* Get the pointer to the device */
	device = &_ux_system_slave -> ux_system_slave_device;
 800678c:	4b2a      	ldr	r3, [pc, #168]	@ (8006838 <hid_keyboard_thread+0xbc>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	3320      	adds	r3, #32
 8006792:	63bb      	str	r3, [r7, #56]	@ 0x38

	/* Reset the HID event structure */
	ux_utility_memory_set(&hid_event, 0, sizeof(UX_SLAVE_CLASS_HID_EVENT));
 8006794:	230c      	movs	r3, #12
 8006796:	18fb      	adds	r3, r7, r3
 8006798:	222c      	movs	r2, #44	@ 0x2c
 800679a:	2100      	movs	r1, #0
 800679c:	0018      	movs	r0, r3
 800679e:	f012 f839 	bl	8018814 <_ux_utility_memory_set>
	while (1)
	{
		/* Check if the device state already configured */


		if ((device->ux_slave_device_state == UX_DEVICE_CONFIGURED) && (hid_keyboard != UX_NULL))
 80067a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	2b03      	cmp	r3, #3
 80067a8:	d13f      	bne.n	800682a <hid_keyboard_thread+0xae>
 80067aa:	4b24      	ldr	r3, [pc, #144]	@ (800683c <hid_keyboard_thread+0xc0>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d03b      	beq.n	800682a <hid_keyboard_thread+0xae>
		{

			tx_queue_receive(&keyboard_queue_ptr, &key_event, TX_WAIT_FOREVER);
 80067b2:	2301      	movs	r3, #1
 80067b4:	425a      	negs	r2, r3
 80067b6:	2508      	movs	r5, #8
 80067b8:	1979      	adds	r1, r7, r5
 80067ba:	4b21      	ldr	r3, [pc, #132]	@ (8006840 <hid_keyboard_thread+0xc4>)
 80067bc:	0018      	movs	r0, r3
 80067be:	f00d fc43 	bl	8014048 <_txe_queue_receive>

			system_modifiers_get(&hid_event.ux_device_class_hid_event_buffer[0]);
 80067c2:	240c      	movs	r4, #12
 80067c4:	193b      	adds	r3, r7, r4
 80067c6:	3308      	adds	r3, #8
 80067c8:	0018      	movs	r0, r3
 80067ca:	f000 fd47 	bl	800725c <system_modifiers_get>

			if (key_event.state == KEY_PRESSED){
 80067ce:	0029      	movs	r1, r5
 80067d0:	187b      	adds	r3, r7, r1
 80067d2:	785b      	ldrb	r3, [r3, #1]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d111      	bne.n	80067fc <hid_keyboard_thread+0x80>

				hid_event.ux_device_class_hid_event_length = 8;
 80067d8:	193b      	adds	r3, r7, r4
 80067da:	2208      	movs	r2, #8
 80067dc:	629a      	str	r2, [r3, #40]	@ 0x28

//				/* This byte is a modifier byte */
//				hid_event.ux_device_class_hid_event_buffer[0] = modifier;

				/* This byte is reserved */
				hid_event.ux_device_class_hid_event_buffer[1] = 0;
 80067de:	193b      	adds	r3, r7, r4
 80067e0:	2200      	movs	r2, #0
 80067e2:	725a      	strb	r2, [r3, #9]

				/* Update key button byte */
				hid_event.ux_device_class_hid_event_buffer[2] = key_event.key;
 80067e4:	187b      	adds	r3, r7, r1
 80067e6:	781a      	ldrb	r2, [r3, #0]
 80067e8:	193b      	adds	r3, r7, r4
 80067ea:	729a      	strb	r2, [r3, #10]

				/* Send keyboard event */
				ux_device_class_hid_event_set(hid_keyboard, &hid_event);
 80067ec:	4b13      	ldr	r3, [pc, #76]	@ (800683c <hid_keyboard_thread+0xc0>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	193a      	adds	r2, r7, r4
 80067f2:	0011      	movs	r1, r2
 80067f4:	0018      	movs	r0, r3
 80067f6:	f012 fc5b 	bl	80190b0 <_ux_device_class_hid_event_set>
		{
 80067fa:	e01a      	b.n	8006832 <hid_keyboard_thread+0xb6>
			}


			else if (key_event.state == KEY_RELEASED){
 80067fc:	2308      	movs	r3, #8
 80067fe:	18fb      	adds	r3, r7, r3
 8006800:	785b      	ldrb	r3, [r3, #1]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d115      	bne.n	8006832 <hid_keyboard_thread+0xb6>

				hid_event.ux_device_class_hid_event_length = 8;
 8006806:	210c      	movs	r1, #12
 8006808:	187b      	adds	r3, r7, r1
 800680a:	2208      	movs	r2, #8
 800680c:	629a      	str	r2, [r3, #40]	@ 0x28

//				/* This byte is a modifier byte */
//				hid_event.ux_device_class_hid_event_buffer[0] = modifier;

				/* This byte is reserved */
				hid_event.ux_device_class_hid_event_buffer[1] = 0;
 800680e:	187b      	adds	r3, r7, r1
 8006810:	2200      	movs	r2, #0
 8006812:	725a      	strb	r2, [r3, #9]

				/* Update key button byte */
				hid_event.ux_device_class_hid_event_buffer[2] = 0;
 8006814:	187b      	adds	r3, r7, r1
 8006816:	2200      	movs	r2, #0
 8006818:	729a      	strb	r2, [r3, #10]

				/* Send keyboard event */
				ux_device_class_hid_event_set(hid_keyboard, &hid_event);
 800681a:	4b08      	ldr	r3, [pc, #32]	@ (800683c <hid_keyboard_thread+0xc0>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	187a      	adds	r2, r7, r1
 8006820:	0011      	movs	r1, r2
 8006822:	0018      	movs	r0, r3
 8006824:	f012 fc44 	bl	80190b0 <_ux_device_class_hid_event_set>
		{
 8006828:	e003      	b.n	8006832 <hid_keyboard_thread+0xb6>
		}

		else
		{
			/* Sleep thread for 10ms */
			tx_thread_sleep(MS_TO_TICK(10));
 800682a:	2001      	movs	r0, #1
 800682c:	f00c f86e 	bl	801290c <_tx_thread_sleep>
 8006830:	e7b7      	b.n	80067a2 <hid_keyboard_thread+0x26>
		{
 8006832:	46c0      	nop			@ (mov r8, r8)
		if ((device->ux_slave_device_state == UX_DEVICE_CONFIGURED) && (hid_keyboard != UX_NULL))
 8006834:	e7b5      	b.n	80067a2 <hid_keyboard_thread+0x26>
 8006836:	46c0      	nop			@ (mov r8, r8)
 8006838:	20011c18 	.word	0x20011c18
 800683c:	2001091c 	.word	0x2001091c
 8006840:	200108ac 	.word	0x200108ac

08006844 <USBD_HID_Mouse_Activate>:
  *         This function is called when insertion of a HID Mouse device.
  * @param  hid_instance: Pointer to the hid class instance.
  * @retval none
  */
VOID USBD_HID_Mouse_Activate(VOID *hid_instance)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b082      	sub	sp, #8
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_HID_Mouse_Activate */

  /* Save the HID mouse instance */
  hid_mouse = (UX_SLAVE_CLASS_HID*) hid_instance;
 800684c:	4b03      	ldr	r3, [pc, #12]	@ (800685c <USBD_HID_Mouse_Activate+0x18>)
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	601a      	str	r2, [r3, #0]

  /* USER CODE END USBD_HID_Mouse_Activate */

  return;
 8006852:	46c0      	nop			@ (mov r8, r8)
}
 8006854:	46bd      	mov	sp, r7
 8006856:	b002      	add	sp, #8
 8006858:	bd80      	pop	{r7, pc}
 800685a:	46c0      	nop			@ (mov r8, r8)
 800685c:	20010920 	.word	0x20010920

08006860 <USBD_HID_Mouse_Deactivate>:
  *         This function is called when extraction of a HID Mouse device.
  * @param  hid_instance: Pointer to the hid class instance.
  * @retval none
  */
VOID USBD_HID_Mouse_Deactivate(VOID *hid_instance)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b082      	sub	sp, #8
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_HID_Mouse_Deactivate */
  UX_PARAMETER_NOT_USED(hid_instance);

  /* Reset the HID mouse instance */
  hid_mouse = UX_NULL;
 8006868:	4b03      	ldr	r3, [pc, #12]	@ (8006878 <USBD_HID_Mouse_Deactivate+0x18>)
 800686a:	2200      	movs	r2, #0
 800686c:	601a      	str	r2, [r3, #0]

  /* USER CODE END USBD_HID_Mouse_Deactivate */

  return;
 800686e:	46c0      	nop			@ (mov r8, r8)
}
 8006870:	46bd      	mov	sp, r7
 8006872:	b002      	add	sp, #8
 8006874:	bd80      	pop	{r7, pc}
 8006876:	46c0      	nop			@ (mov r8, r8)
 8006878:	20010920 	.word	0x20010920

0800687c <USBD_HID_Mouse_SetReport>:
  * @param  hid_event: Pointer to structure of the hid event.
  * @retval status
  */
UINT USBD_HID_Mouse_SetReport(UX_SLAVE_CLASS_HID *hid_instance,
                              UX_SLAVE_CLASS_HID_EVENT *hid_event)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b084      	sub	sp, #16
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
 8006884:	6039      	str	r1, [r7, #0]
  UINT status = UX_SUCCESS;
 8006886:	2300      	movs	r3, #0
 8006888:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN USBD_HID_Mouse_SetReport */
  UX_PARAMETER_NOT_USED(hid_instance);
  UX_PARAMETER_NOT_USED(hid_event);
  /* USER CODE END USBD_HID_Mouse_SetReport */

  return status;
 800688a:	68fb      	ldr	r3, [r7, #12]
}
 800688c:	0018      	movs	r0, r3
 800688e:	46bd      	mov	sp, r7
 8006890:	b004      	add	sp, #16
 8006892:	bd80      	pop	{r7, pc}

08006894 <USBD_HID_Mouse_GetReport>:
  * @param  hid_event: Pointer to structure of the hid event.
  * @retval status
  */
UINT USBD_HID_Mouse_GetReport(UX_SLAVE_CLASS_HID *hid_instance,
                              UX_SLAVE_CLASS_HID_EVENT *hid_event)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b084      	sub	sp, #16
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
 800689c:	6039      	str	r1, [r7, #0]
  UINT status = UX_SUCCESS;
 800689e:	2300      	movs	r3, #0
 80068a0:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN USBD_HID_Mouse_GetReport */
  UX_PARAMETER_NOT_USED(hid_instance);
  UX_PARAMETER_NOT_USED(hid_event);
  /* USER CODE END USBD_HID_Mouse_GetReport */

  return status;
 80068a2:	68fb      	ldr	r3, [r7, #12]
}
 80068a4:	0018      	movs	r0, r3
 80068a6:	46bd      	mov	sp, r7
 80068a8:	b004      	add	sp, #16
 80068aa:	bd80      	pop	{r7, pc}

080068ac <hid_mouse_thread>:
  * @brief  Function implementing usbx_hid_mouse_thread_entry.
  * @param  thread_input: not used
  * @retval none
  */
void hid_mouse_thread(uint32_t thread_input)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b08e      	sub	sp, #56	@ 0x38
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
  UX_SLAVE_CLASS_HID_EVENT hid_event;

  TX_PARAMETER_NOT_USED(thread_input);

  /* Get the pointer to the device */
  device = &_ux_system_slave -> ux_system_slave_device;
 80068b4:	4b0d      	ldr	r3, [pc, #52]	@ (80068ec <hid_mouse_thread+0x40>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	3320      	adds	r3, #32
 80068ba:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Reset the HID event structure */
  ux_utility_memory_set(&hid_event, 0, sizeof(UX_SLAVE_CLASS_HID_EVENT));
 80068bc:	2308      	movs	r3, #8
 80068be:	18fb      	adds	r3, r7, r3
 80068c0:	222c      	movs	r2, #44	@ 0x2c
 80068c2:	2100      	movs	r1, #0
 80068c4:	0018      	movs	r0, r3
 80068c6:	f011 ffa5 	bl	8018814 <_ux_utility_memory_set>

  while (1)
  {
    /* Check if the device state already configured */
    if ((device->ux_slave_device_state == UX_DEVICE_CONFIGURED) && (hid_mouse != UX_NULL))
 80068ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	2b03      	cmp	r3, #3
 80068d0:	d107      	bne.n	80068e2 <hid_mouse_thread+0x36>
 80068d2:	4b07      	ldr	r3, [pc, #28]	@ (80068f0 <hid_mouse_thread+0x44>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d003      	beq.n	80068e2 <hid_mouse_thread+0x36>
    {
      /* Sleep for 10ms */
      tx_thread_sleep(MS_TO_TICK(10));
 80068da:	2001      	movs	r0, #1
 80068dc:	f00c f816 	bl	801290c <_tx_thread_sleep>
 80068e0:	e002      	b.n	80068e8 <hid_mouse_thread+0x3c>
//      JoyState = JOY_NONE;
    }
    else
    {
      /* Sleep thread for 10ms */
      tx_thread_sleep(MS_TO_TICK(10));
 80068e2:	2001      	movs	r0, #1
 80068e4:	f00c f812 	bl	801290c <_tx_thread_sleep>
    if ((device->ux_slave_device_state == UX_DEVICE_CONFIGURED) && (hid_mouse != UX_NULL))
 80068e8:	e7ef      	b.n	80068ca <hid_mouse_thread+0x1e>
 80068ea:	46c0      	nop			@ (mov r8, r8)
 80068ec:	20011c18 	.word	0x20011c18
 80068f0:	20010920 	.word	0x20010920

080068f4 <key_init>:
 */

#include <key.h>
#include <system_state.h>

void key_init(key_HandleTypeDef *key){
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b082      	sub	sp, #8
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]

	key->current_state = HAL_GPIO_ReadPin(key->port, key->pin);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	685a      	ldr	r2, [r3, #4]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	881b      	ldrh	r3, [r3, #0]
 8006904:	0019      	movs	r1, r3
 8006906:	0010      	movs	r0, r2
 8006908:	f002 fbc8 	bl	800909c <HAL_GPIO_ReadPin>
 800690c:	0003      	movs	r3, r0
 800690e:	001a      	movs	r2, r3
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	721a      	strb	r2, [r3, #8]
	key->previous_state = key->current_state;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	7a1a      	ldrb	r2, [r3, #8]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	725a      	strb	r2, [r3, #9]
	key->current_layer = 0;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2200      	movs	r2, #0
 8006920:	745a      	strb	r2, [r3, #17]
	key->press_timestamp = tx_time_get();
 8006922:	f00c fcd5 	bl	80132d0 <_tx_time_get>
 8006926:	0002      	movs	r2, r0
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	60da      	str	r2, [r3, #12]
	key->holding_mod_key = false;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2200      	movs	r2, #0
 8006930:	741a      	strb	r2, [r3, #16]
}
 8006932:	46c0      	nop			@ (mov r8, r8)
 8006934:	46bd      	mov	sp, r7
 8006936:	b002      	add	sp, #8
 8006938:	bd80      	pop	{r7, pc}

0800693a <key_poll>:

void key_poll(key_HandleTypeDef *key){
 800693a:	b590      	push	{r4, r7, lr}
 800693c:	b089      	sub	sp, #36	@ 0x24
 800693e:	af00      	add	r7, sp, #0
 8006940:	6078      	str	r0, [r7, #4]

	/* Get the current layer. No wait version used to reduce system mutex taking overhead. */
	system_layer_get_no_wait(&key->current_layer);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	3311      	adds	r3, #17
 8006946:	0018      	movs	r0, r3
 8006948:	f000 fcb4 	bl	80072b4 <system_layer_get_no_wait>

	/* Get the current pin state */
	if (HAL_GPIO_ReadPin(key->port, key->pin) == GPIO_PIN_RESET){
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	685a      	ldr	r2, [r3, #4]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	881b      	ldrh	r3, [r3, #0]
 8006954:	0019      	movs	r1, r3
 8006956:	0010      	movs	r0, r2
 8006958:	f002 fba0 	bl	800909c <HAL_GPIO_ReadPin>
 800695c:	1e03      	subs	r3, r0, #0
 800695e:	d103      	bne.n	8006968 <key_poll+0x2e>
		key->current_state = KEY_PRESSED;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2201      	movs	r2, #1
 8006964:	721a      	strb	r2, [r3, #8]
 8006966:	e002      	b.n	800696e <key_poll+0x34>
	}
	else {
		key->current_state = KEY_RELEASED;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2200      	movs	r2, #0
 800696c:	721a      	strb	r2, [r3, #8]
	}

	/* Determine action to be taken */

	/* Key pressed */
	if (key->current_state == KEY_PRESSED && key->previous_state == KEY_RELEASED){
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	7a1b      	ldrb	r3, [r3, #8]
 8006972:	2b01      	cmp	r3, #1
 8006974:	d000      	beq.n	8006978 <key_poll+0x3e>
 8006976:	e094      	b.n	8006aa2 <key_poll+0x168>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	7a5b      	ldrb	r3, [r3, #9]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d000      	beq.n	8006982 <key_poll+0x48>
 8006980:	e08f      	b.n	8006aa2 <key_poll+0x168>

		/* Mod key pressed, immediate action */
		if (key->layers[key->current_layer].mod_key && key->layers[key->current_layer].mod_delay == 0){
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	7c5b      	ldrb	r3, [r3, #17]
 8006986:	687a      	ldr	r2, [r7, #4]
 8006988:	3302      	adds	r3, #2
 800698a:	00db      	lsls	r3, r3, #3
 800698c:	18d3      	adds	r3, r2, r3
 800698e:	3305      	adds	r3, #5
 8006990:	781b      	ldrb	r3, [r3, #0]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d04e      	beq.n	8006a34 <key_poll+0xfa>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	7c5b      	ldrb	r3, [r3, #17]
 800699a:	687a      	ldr	r2, [r7, #4]
 800699c:	3302      	adds	r3, #2
 800699e:	00db      	lsls	r3, r3, #3
 80069a0:	18d3      	adds	r3, r2, r3
 80069a2:	3308      	adds	r3, #8
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d144      	bne.n	8006a34 <key_poll+0xfa>

			/* Execute mod key press */
			key->holding_mod_key = true;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2201      	movs	r2, #1
 80069ae:	741a      	strb	r2, [r3, #16]

			switch (key->layers[key->current_layer].mod_key) {
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	7c5b      	ldrb	r3, [r3, #17]
 80069b4:	687a      	ldr	r2, [r7, #4]
 80069b6:	3302      	adds	r3, #2
 80069b8:	00db      	lsls	r3, r3, #3
 80069ba:	18d3      	adds	r3, r2, r3
 80069bc:	3305      	adds	r3, #5
 80069be:	781b      	ldrb	r3, [r3, #0]
 80069c0:	2bf0      	cmp	r3, #240	@ 0xf0
 80069c2:	d002      	beq.n	80069ca <key_poll+0x90>
 80069c4:	2bf1      	cmp	r3, #241	@ 0xf1
 80069c6:	d00d      	beq.n	80069e4 <key_poll+0xaa>
 80069c8:	e019      	b.n	80069fe <key_poll+0xc4>

			case KEY_MOD_LAYER_CHANGE_MOMENTARY:
				system_layer_change(key->layers[key->current_layer].layer_change, true);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	7c5b      	ldrb	r3, [r3, #17]
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	3302      	adds	r3, #2
 80069d2:	00db      	lsls	r3, r3, #3
 80069d4:	18d3      	adds	r3, r2, r3
 80069d6:	3306      	adds	r3, #6
 80069d8:	781b      	ldrb	r3, [r3, #0]
 80069da:	2101      	movs	r1, #1
 80069dc:	0018      	movs	r0, r3
 80069de:	f000 fc55 	bl	800728c <system_layer_change>
				break;
 80069e2:	e026      	b.n	8006a32 <key_poll+0xf8>

			case KEY_MOD_LAYER_CHANGE_TOGGLE:
				system_layer_change(key->layers[key->current_layer].layer_change, false);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	7c5b      	ldrb	r3, [r3, #17]
 80069e8:	687a      	ldr	r2, [r7, #4]
 80069ea:	3302      	adds	r3, #2
 80069ec:	00db      	lsls	r3, r3, #3
 80069ee:	18d3      	adds	r3, r2, r3
 80069f0:	3306      	adds	r3, #6
 80069f2:	781b      	ldrb	r3, [r3, #0]
 80069f4:	2100      	movs	r1, #0
 80069f6:	0018      	movs	r0, r3
 80069f8:	f000 fc48 	bl	800728c <system_layer_change>
				/* TODO: This needs to invalidate the associated key hold and release */
				break;
 80069fc:	e019      	b.n	8006a32 <key_poll+0xf8>

			default:
				system_modifier_set(key->layers[key->current_layer].mod_key);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	7c5b      	ldrb	r3, [r3, #17]
 8006a02:	687a      	ldr	r2, [r7, #4]
 8006a04:	3302      	adds	r3, #2
 8006a06:	00db      	lsls	r3, r3, #3
 8006a08:	18d3      	adds	r3, r2, r3
 8006a0a:	3305      	adds	r3, #5
 8006a0c:	781b      	ldrb	r3, [r3, #0]
 8006a0e:	0018      	movs	r0, r3
 8006a10:	f000 fbd8 	bl	80071c4 <system_modifier_set>
				keyEvent_TypeDef event;
				event.key = KEY_NAME_NONE;
 8006a14:	211c      	movs	r1, #28
 8006a16:	187b      	adds	r3, r7, r1
 8006a18:	2200      	movs	r2, #0
 8006a1a:	701a      	strb	r2, [r3, #0]
				event.state = KEY_PRESSED;
 8006a1c:	187b      	adds	r3, r7, r1
 8006a1e:	2201      	movs	r2, #1
 8006a20:	705a      	strb	r2, [r3, #1]
				tx_queue_send(key->key_queue, &event, TX_NO_WAIT);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a26:	1879      	adds	r1, r7, r1
 8006a28:	2200      	movs	r2, #0
 8006a2a:	0018      	movs	r0, r3
 8006a2c:	f00d fb58 	bl	80140e0 <_txe_queue_send>
				break;
 8006a30:	46c0      	nop			@ (mov r8, r8)
			switch (key->layers[key->current_layer].mod_key) {
 8006a32:	e035      	b.n	8006aa0 <key_poll+0x166>
			}
		}


		/* Normal/mod key pressed, delayed action (probably a home row mod) */
		else if (key->layers[key->current_layer].mod_key && key->layers[key->current_layer].mod_delay > 0){
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	7c5b      	ldrb	r3, [r3, #17]
 8006a38:	687a      	ldr	r2, [r7, #4]
 8006a3a:	3302      	adds	r3, #2
 8006a3c:	00db      	lsls	r3, r3, #3
 8006a3e:	18d3      	adds	r3, r2, r3
 8006a40:	3305      	adds	r3, #5
 8006a42:	781b      	ldrb	r3, [r3, #0]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d012      	beq.n	8006a6e <key_poll+0x134>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	7c5b      	ldrb	r3, [r3, #17]
 8006a4c:	687a      	ldr	r2, [r7, #4]
 8006a4e:	3302      	adds	r3, #2
 8006a50:	00db      	lsls	r3, r3, #3
 8006a52:	18d3      	adds	r3, r2, r3
 8006a54:	3308      	adds	r3, #8
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d008      	beq.n	8006a6e <key_poll+0x134>
			key->holding_mod_key = false;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	741a      	strb	r2, [r3, #16]
			key->press_timestamp = tx_time_get();
 8006a62:	f00c fc35 	bl	80132d0 <_tx_time_get>
 8006a66:	0002      	movs	r2, r0
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	60da      	str	r2, [r3, #12]
 8006a6c:	e018      	b.n	8006aa0 <key_poll+0x166>
		}

		/* Normal key pressed */
		else {
			key->holding_mod_key = false;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2200      	movs	r2, #0
 8006a72:	741a      	strb	r2, [r3, #16]
			keyEvent_TypeDef event;
			event.key = key->layers[key->current_layer].key_name;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	7c5b      	ldrb	r3, [r3, #17]
 8006a78:	687a      	ldr	r2, [r7, #4]
 8006a7a:	3302      	adds	r3, #2
 8006a7c:	00db      	lsls	r3, r3, #3
 8006a7e:	18d3      	adds	r3, r2, r3
 8006a80:	3304      	adds	r3, #4
 8006a82:	781a      	ldrb	r2, [r3, #0]
 8006a84:	2118      	movs	r1, #24
 8006a86:	187b      	adds	r3, r7, r1
 8006a88:	701a      	strb	r2, [r3, #0]
			event.state = KEY_PRESSED;
 8006a8a:	187b      	adds	r3, r7, r1
 8006a8c:	2201      	movs	r2, #1
 8006a8e:	705a      	strb	r2, [r3, #1]
			tx_queue_send(key->key_queue, &event, TX_NO_WAIT);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a94:	1879      	adds	r1, r7, r1
 8006a96:	2200      	movs	r2, #0
 8006a98:	0018      	movs	r0, r3
 8006a9a:	f00d fb21 	bl	80140e0 <_txe_queue_send>
		if (key->layers[key->current_layer].mod_key && key->layers[key->current_layer].mod_delay == 0){
 8006a9e:	e0be      	b.n	8006c1e <key_poll+0x2e4>
 8006aa0:	e0bd      	b.n	8006c1e <key_poll+0x2e4>
		}
	}


	/* Key released */
	else if (key->current_state == KEY_RELEASED && key->previous_state == KEY_PRESSED){
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	7a1b      	ldrb	r3, [r3, #8]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d173      	bne.n	8006b92 <key_poll+0x258>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	7a5b      	ldrb	r3, [r3, #9]
 8006aae:	2b01      	cmp	r3, #1
 8006ab0:	d16f      	bne.n	8006b92 <key_poll+0x258>

		/* Mod key released */
		if (key->holding_mod_key){
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	7c1b      	ldrb	r3, [r3, #16]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d027      	beq.n	8006b0a <key_poll+0x1d0>

			if (key->layers[key->current_layer].mod_key == KEY_MOD_LAYER_CHANGE_MOMENTARY) {
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	7c5b      	ldrb	r3, [r3, #17]
 8006abe:	687a      	ldr	r2, [r7, #4]
 8006ac0:	3302      	adds	r3, #2
 8006ac2:	00db      	lsls	r3, r3, #3
 8006ac4:	18d3      	adds	r3, r2, r3
 8006ac6:	3305      	adds	r3, #5
 8006ac8:	781b      	ldrb	r3, [r3, #0]
 8006aca:	2bf0      	cmp	r3, #240	@ 0xf0
 8006acc:	d102      	bne.n	8006ad4 <key_poll+0x19a>
				system_layer_revert();
 8006ace:	f000 fbeb 	bl	80072a8 <system_layer_revert>
		if (key->holding_mod_key){
 8006ad2:	e0a4      	b.n	8006c1e <key_poll+0x2e4>
			}

			else {
				system_modifier_reset(key->layers[key->current_layer].mod_key);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	7c5b      	ldrb	r3, [r3, #17]
 8006ad8:	687a      	ldr	r2, [r7, #4]
 8006ada:	3302      	adds	r3, #2
 8006adc:	00db      	lsls	r3, r3, #3
 8006ade:	18d3      	adds	r3, r2, r3
 8006ae0:	3305      	adds	r3, #5
 8006ae2:	781b      	ldrb	r3, [r3, #0]
 8006ae4:	0018      	movs	r0, r3
 8006ae6:	f000 fb91 	bl	800720c <system_modifier_reset>
				keyEvent_TypeDef event;
				event.key = KEY_NAME_NONE;
 8006aea:	2114      	movs	r1, #20
 8006aec:	187b      	adds	r3, r7, r1
 8006aee:	2200      	movs	r2, #0
 8006af0:	701a      	strb	r2, [r3, #0]
				event.state = KEY_RELEASED;
 8006af2:	187b      	adds	r3, r7, r1
 8006af4:	2200      	movs	r2, #0
 8006af6:	705a      	strb	r2, [r3, #1]
				tx_queue_send(key->key_queue, &event, TX_WAIT_FOREVER);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006afc:	2201      	movs	r2, #1
 8006afe:	4252      	negs	r2, r2
 8006b00:	1879      	adds	r1, r7, r1
 8006b02:	0018      	movs	r0, r3
 8006b04:	f00d faec 	bl	80140e0 <_txe_queue_send>
		if (key->holding_mod_key){
 8006b08:	e089      	b.n	8006c1e <key_poll+0x2e4>
			}
		}

		/* Normal/mod key released before mod key triggered. Send press and release messages in quick succession */
		else if (key->layers[key->current_layer].mod_key){
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	7c5b      	ldrb	r3, [r3, #17]
 8006b0e:	687a      	ldr	r2, [r7, #4]
 8006b10:	3302      	adds	r3, #2
 8006b12:	00db      	lsls	r3, r3, #3
 8006b14:	18d3      	adds	r3, r2, r3
 8006b16:	3305      	adds	r3, #5
 8006b18:	781b      	ldrb	r3, [r3, #0]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d022      	beq.n	8006b64 <key_poll+0x22a>
			keyEvent_TypeDef event;
			event.key = key->layers[key->current_layer].key_name;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	7c5b      	ldrb	r3, [r3, #17]
 8006b22:	687a      	ldr	r2, [r7, #4]
 8006b24:	3302      	adds	r3, #2
 8006b26:	00db      	lsls	r3, r3, #3
 8006b28:	18d3      	adds	r3, r2, r3
 8006b2a:	3304      	adds	r3, #4
 8006b2c:	781a      	ldrb	r2, [r3, #0]
 8006b2e:	2110      	movs	r1, #16
 8006b30:	187b      	adds	r3, r7, r1
 8006b32:	701a      	strb	r2, [r3, #0]

			event.state = KEY_PRESSED;
 8006b34:	187b      	adds	r3, r7, r1
 8006b36:	2201      	movs	r2, #1
 8006b38:	705a      	strb	r2, [r3, #1]
			tx_queue_send(key->key_queue, &event, TX_NO_WAIT);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b3e:	000c      	movs	r4, r1
 8006b40:	1879      	adds	r1, r7, r1
 8006b42:	2200      	movs	r2, #0
 8006b44:	0018      	movs	r0, r3
 8006b46:	f00d facb 	bl	80140e0 <_txe_queue_send>

			event.state = KEY_RELEASED;
 8006b4a:	0021      	movs	r1, r4
 8006b4c:	187b      	adds	r3, r7, r1
 8006b4e:	2200      	movs	r2, #0
 8006b50:	705a      	strb	r2, [r3, #1]
			tx_queue_send(key->key_queue, &event, TX_WAIT_FOREVER);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b56:	2201      	movs	r2, #1
 8006b58:	4252      	negs	r2, r2
 8006b5a:	1879      	adds	r1, r7, r1
 8006b5c:	0018      	movs	r0, r3
 8006b5e:	f00d fabf 	bl	80140e0 <_txe_queue_send>
		if (key->holding_mod_key){
 8006b62:	e05c      	b.n	8006c1e <key_poll+0x2e4>
		}

		/* Normal key released */
		else {
			keyEvent_TypeDef event;
			event.key = key->layers[key->current_layer].key_name;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	7c5b      	ldrb	r3, [r3, #17]
 8006b68:	687a      	ldr	r2, [r7, #4]
 8006b6a:	3302      	adds	r3, #2
 8006b6c:	00db      	lsls	r3, r3, #3
 8006b6e:	18d3      	adds	r3, r2, r3
 8006b70:	3304      	adds	r3, #4
 8006b72:	781a      	ldrb	r2, [r3, #0]
 8006b74:	210c      	movs	r1, #12
 8006b76:	187b      	adds	r3, r7, r1
 8006b78:	701a      	strb	r2, [r3, #0]
			event.state = KEY_RELEASED;
 8006b7a:	187b      	adds	r3, r7, r1
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	705a      	strb	r2, [r3, #1]
			tx_queue_send(key->key_queue, &event, TX_WAIT_FOREVER);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b84:	2201      	movs	r2, #1
 8006b86:	4252      	negs	r2, r2
 8006b88:	1879      	adds	r1, r7, r1
 8006b8a:	0018      	movs	r0, r3
 8006b8c:	f00d faa8 	bl	80140e0 <_txe_queue_send>
		if (key->holding_mod_key){
 8006b90:	e045      	b.n	8006c1e <key_poll+0x2e4>
		}
	}


	/* Key held */
	else if (key->current_state == KEY_PRESSED && key->previous_state == KEY_PRESSED){
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	7a1b      	ldrb	r3, [r3, #8]
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	d141      	bne.n	8006c1e <key_poll+0x2e4>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	7a5b      	ldrb	r3, [r3, #9]
 8006b9e:	2b01      	cmp	r3, #1
 8006ba0:	d13d      	bne.n	8006c1e <key_poll+0x2e4>

		/* Delayed mod key reaches trigger time */
		if ((key->layers[key->current_layer].mod_key) && ((tx_time_get() - key->press_timestamp) > key->layers[key->current_layer].mod_delay) && (key->holding_mod_key == false)){
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	7c5b      	ldrb	r3, [r3, #17]
 8006ba6:	687a      	ldr	r2, [r7, #4]
 8006ba8:	3302      	adds	r3, #2
 8006baa:	00db      	lsls	r3, r3, #3
 8006bac:	18d3      	adds	r3, r2, r3
 8006bae:	3305      	adds	r3, #5
 8006bb0:	781b      	ldrb	r3, [r3, #0]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d033      	beq.n	8006c1e <key_poll+0x2e4>
 8006bb6:	f00c fb8b 	bl	80132d0 <_tx_time_get>
 8006bba:	0002      	movs	r2, r0
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	68db      	ldr	r3, [r3, #12]
 8006bc0:	1ad2      	subs	r2, r2, r3
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	7c5b      	ldrb	r3, [r3, #17]
 8006bc6:	6879      	ldr	r1, [r7, #4]
 8006bc8:	3302      	adds	r3, #2
 8006bca:	00db      	lsls	r3, r3, #3
 8006bcc:	18cb      	adds	r3, r1, r3
 8006bce:	3308      	adds	r3, #8
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d923      	bls.n	8006c1e <key_poll+0x2e4>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	7c1b      	ldrb	r3, [r3, #16]
 8006bda:	2201      	movs	r2, #1
 8006bdc:	4053      	eors	r3, r2
 8006bde:	b2db      	uxtb	r3, r3
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d01c      	beq.n	8006c1e <key_poll+0x2e4>
			key->holding_mod_key = true;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2201      	movs	r2, #1
 8006be8:	741a      	strb	r2, [r3, #16]
			system_modifier_set(key->layers[key->current_layer].mod_key);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	7c5b      	ldrb	r3, [r3, #17]
 8006bee:	687a      	ldr	r2, [r7, #4]
 8006bf0:	3302      	adds	r3, #2
 8006bf2:	00db      	lsls	r3, r3, #3
 8006bf4:	18d3      	adds	r3, r2, r3
 8006bf6:	3305      	adds	r3, #5
 8006bf8:	781b      	ldrb	r3, [r3, #0]
 8006bfa:	0018      	movs	r0, r3
 8006bfc:	f000 fae2 	bl	80071c4 <system_modifier_set>

			keyEvent_TypeDef event;
			event.key = KEY_NAME_NONE;
 8006c00:	2108      	movs	r1, #8
 8006c02:	187b      	adds	r3, r7, r1
 8006c04:	2200      	movs	r2, #0
 8006c06:	701a      	strb	r2, [r3, #0]
			event.state = KEY_PRESSED;
 8006c08:	187b      	adds	r3, r7, r1
 8006c0a:	2201      	movs	r2, #1
 8006c0c:	705a      	strb	r2, [r3, #1]
			tx_queue_send(key->key_queue, &event, TX_WAIT_FOREVER);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c12:	2201      	movs	r2, #1
 8006c14:	4252      	negs	r2, r2
 8006c16:	1879      	adds	r1, r7, r1
 8006c18:	0018      	movs	r0, r3
 8006c1a:	f00d fa61 	bl	80140e0 <_txe_queue_send>
		}
	}

	/* Update variables for next time */
	key->previous_state = key->current_state;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	7a1a      	ldrb	r2, [r3, #8]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	725a      	strb	r2, [r3, #9]
}
 8006c26:	46c0      	nop			@ (mov r8, r8)
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	b009      	add	sp, #36	@ 0x24
 8006c2c:	bd90      	pop	{r4, r7, pc}

08006c2e <USBD_STORAGE_Activate>:
  *         This function is called when insertion of a storage device.
  * @param  storage_instance: Pointer to the storage class instance.
  * @retval none
  */
VOID USBD_STORAGE_Activate(VOID *storage_instance)
{
 8006c2e:	b580      	push	{r7, lr}
 8006c30:	b082      	sub	sp, #8
 8006c32:	af00      	add	r7, sp, #0
 8006c34:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_STORAGE_Activate */
  UX_PARAMETER_NOT_USED(storage_instance);
  /* USER CODE END USBD_STORAGE_Activate */

  return;
 8006c36:	46c0      	nop			@ (mov r8, r8)
}
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	b002      	add	sp, #8
 8006c3c:	bd80      	pop	{r7, pc}

08006c3e <USBD_STORAGE_Deactivate>:
  *         This function is called when extraction of a storage device.
  * @param  storage_instance: Pointer to the storage class instance.
  * @retval none
  */
VOID USBD_STORAGE_Deactivate(VOID *storage_instance)
{
 8006c3e:	b580      	push	{r7, lr}
 8006c40:	b082      	sub	sp, #8
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_STORAGE_Activate */
  UX_PARAMETER_NOT_USED(storage_instance);
  /* USER CODE END USBD_STORAGE_Activate */

  return;
 8006c46:	46c0      	nop			@ (mov r8, r8)
}
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	b002      	add	sp, #8
 8006c4c:	bd80      	pop	{r7, pc}

08006c4e <USBD_STORAGE_Read>:
  *                       callback return value.
  * @retval status
  */
UINT USBD_STORAGE_Read(VOID *storage_instance, ULONG lun, UCHAR *data_pointer,
                       ULONG number_blocks, ULONG lba, ULONG *media_status)
{
 8006c4e:	b580      	push	{r7, lr}
 8006c50:	b086      	sub	sp, #24
 8006c52:	af00      	add	r7, sp, #0
 8006c54:	60f8      	str	r0, [r7, #12]
 8006c56:	60b9      	str	r1, [r7, #8]
 8006c58:	607a      	str	r2, [r7, #4]
 8006c5a:	603b      	str	r3, [r7, #0]
  UINT status = UX_SUCCESS;
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	617b      	str	r3, [r7, #20]
  /* USER CODE BEGIN USBD_STORAGE_Read */
  UX_PARAMETER_NOT_USED(storage_instance);
  UX_PARAMETER_NOT_USED(lun);
  UX_PARAMETER_NOT_USED(media_status);

  ULONG ReadFlags = 0U;
 8006c60:	2300      	movs	r3, #0
 8006c62:	613b      	str	r3, [r7, #16]

  /* USER CODE END USBD_STORAGE_Read */

  return status;
 8006c64:	697b      	ldr	r3, [r7, #20]
}
 8006c66:	0018      	movs	r0, r3
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	b006      	add	sp, #24
 8006c6c:	bd80      	pop	{r7, pc}

08006c6e <USBD_STORAGE_Write>:
  *                       callback return value.
  * @retval status
  */
UINT USBD_STORAGE_Write(VOID *storage_instance, ULONG lun, UCHAR *data_pointer,
                        ULONG number_blocks, ULONG lba, ULONG *media_status)
{
 8006c6e:	b580      	push	{r7, lr}
 8006c70:	b086      	sub	sp, #24
 8006c72:	af00      	add	r7, sp, #0
 8006c74:	60f8      	str	r0, [r7, #12]
 8006c76:	60b9      	str	r1, [r7, #8]
 8006c78:	607a      	str	r2, [r7, #4]
 8006c7a:	603b      	str	r3, [r7, #0]
  UINT status = UX_SUCCESS;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	617b      	str	r3, [r7, #20]
  /* USER CODE BEGIN USBD_STORAGE_Write */
  UX_PARAMETER_NOT_USED(storage_instance);
  UX_PARAMETER_NOT_USED(lun);
  UX_PARAMETER_NOT_USED(media_status);

  ULONG WriteFlags = 0U;
 8006c80:	2300      	movs	r3, #0
 8006c82:	613b      	str	r3, [r7, #16]



  return status;
 8006c84:	697b      	ldr	r3, [r7, #20]
}
 8006c86:	0018      	movs	r0, r3
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	b006      	add	sp, #24
 8006c8c:	bd80      	pop	{r7, pc}

08006c8e <USBD_STORAGE_Flush>:
  *                       callback return value.
  * @retval status
  */
UINT USBD_STORAGE_Flush(VOID *storage_instance, ULONG lun, ULONG number_blocks,
                        ULONG lba, ULONG *media_status)
{
 8006c8e:	b580      	push	{r7, lr}
 8006c90:	b086      	sub	sp, #24
 8006c92:	af00      	add	r7, sp, #0
 8006c94:	60f8      	str	r0, [r7, #12]
 8006c96:	60b9      	str	r1, [r7, #8]
 8006c98:	607a      	str	r2, [r7, #4]
 8006c9a:	603b      	str	r3, [r7, #0]
  UINT status = UX_SUCCESS;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	617b      	str	r3, [r7, #20]
  UX_PARAMETER_NOT_USED(number_blocks);
  UX_PARAMETER_NOT_USED(lba);
  UX_PARAMETER_NOT_USED(media_status);
  /* USER CODE END USBD_STORAGE_Flush */

  return status;
 8006ca0:	697b      	ldr	r3, [r7, #20]
}
 8006ca2:	0018      	movs	r0, r3
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	b006      	add	sp, #24
 8006ca8:	bd80      	pop	{r7, pc}

08006caa <USBD_STORAGE_Status>:
  *                       callback return value.
  * @retval status
  */
UINT USBD_STORAGE_Status(VOID *storage_instance, ULONG lun, ULONG media_id,
                         ULONG *media_status)
{
 8006caa:	b580      	push	{r7, lr}
 8006cac:	b086      	sub	sp, #24
 8006cae:	af00      	add	r7, sp, #0
 8006cb0:	60f8      	str	r0, [r7, #12]
 8006cb2:	60b9      	str	r1, [r7, #8]
 8006cb4:	607a      	str	r2, [r7, #4]
 8006cb6:	603b      	str	r3, [r7, #0]
  UINT status = UX_SUCCESS;
 8006cb8:	2300      	movs	r3, #0
 8006cba:	617b      	str	r3, [r7, #20]
  UX_PARAMETER_NOT_USED(lun);
  UX_PARAMETER_NOT_USED(media_id);
  UX_PARAMETER_NOT_USED(media_status);
  /* USER CODE END USBD_STORAGE_Status */

  return status;
 8006cbc:	697b      	ldr	r3, [r7, #20]
}
 8006cbe:	0018      	movs	r0, r3
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	b006      	add	sp, #24
 8006cc4:	bd80      	pop	{r7, pc}

08006cc6 <USBD_STORAGE_Notification>:
  * @retval status
  */
UINT USBD_STORAGE_Notification(VOID *storage_instance, ULONG lun, ULONG media_id,
                               ULONG notification_class, UCHAR **media_notification,
                               ULONG *media_notification_length)
{
 8006cc6:	b580      	push	{r7, lr}
 8006cc8:	b086      	sub	sp, #24
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	60f8      	str	r0, [r7, #12]
 8006cce:	60b9      	str	r1, [r7, #8]
 8006cd0:	607a      	str	r2, [r7, #4]
 8006cd2:	603b      	str	r3, [r7, #0]
  UINT status = UX_SUCCESS;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	617b      	str	r3, [r7, #20]
  UX_PARAMETER_NOT_USED(notification_class);
  UX_PARAMETER_NOT_USED(media_notification);
  UX_PARAMETER_NOT_USED(media_notification_length);
  /* USER CODE END USBD_STORAGE_Notification */

  return status;
 8006cd8:	697b      	ldr	r3, [r7, #20]
}
 8006cda:	0018      	movs	r0, r3
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	b006      	add	sp, #24
 8006ce0:	bd80      	pop	{r7, pc}

08006ce2 <USBD_STORAGE_GetMediaLastLba>:
  *         Get Media last LBA.
  * @param  none
  * @retval last lba
  */
ULONG USBD_STORAGE_GetMediaLastLba(VOID)
{
 8006ce2:	b580      	push	{r7, lr}
 8006ce4:	b082      	sub	sp, #8
 8006ce6:	af00      	add	r7, sp, #0
  ULONG LastLba = 0U;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	607b      	str	r3, [r7, #4]

  /* USER CODE BEGIN USBD_STORAGE_GetMediaLastLba */

  LastLba = (ULONG) 1; // TODO: get better value
 8006cec:	2301      	movs	r3, #1
 8006cee:	607b      	str	r3, [r7, #4]

  /* USER CODE END USBD_STORAGE_GetMediaLastLba */

  return LastLba;
 8006cf0:	687b      	ldr	r3, [r7, #4]
}
 8006cf2:	0018      	movs	r0, r3
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	b002      	add	sp, #8
 8006cf8:	bd80      	pop	{r7, pc}

08006cfa <USBD_STORAGE_GetMediaBlocklength>:
  *         Get Media block length.
  * @param  none.
  * @retval block length.
  */
ULONG USBD_STORAGE_GetMediaBlocklength(VOID)
{
 8006cfa:	b580      	push	{r7, lr}
 8006cfc:	b082      	sub	sp, #8
 8006cfe:	af00      	add	r7, sp, #0
  ULONG MediaBlockLen = 0U;
 8006d00:	2300      	movs	r3, #0
 8006d02:	607b      	str	r3, [r7, #4]

  /* USER CODE BEGIN USBD_STORAGE_GetMediaBlocklength */

  MediaBlockLen = (ULONG) 512; // TODO: get better value
 8006d04:	2380      	movs	r3, #128	@ 0x80
 8006d06:	009b      	lsls	r3, r3, #2
 8006d08:	607b      	str	r3, [r7, #4]

  /* USER CODE END USBD_STORAGE_GetMediaBlocklength */

  return MediaBlockLen;
 8006d0a:	687b      	ldr	r3, [r7, #4]
}
 8006d0c:	0018      	movs	r0, r3
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	b002      	add	sp, #8
 8006d12:	bd80      	pop	{r7, pc}

08006d14 <msc_thread>:




void msc_thread(uint32_t thread_input){
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b082      	sub	sp, #8
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]

}
 8006d1c:	46c0      	nop			@ (mov r8, r8)
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	b002      	add	sp, #8
 8006d22:	bd80      	pop	{r7, pc}

08006d24 <scan_keys_thread>:
#include <key.h>
#include "threads.h"

static key_HandleTypeDef keys[NUMBER_OF_KEYS];

void scan_keys_thread(uint32_t initial_input){
 8006d24:	b590      	push	{r4, r7, lr}
 8006d26:	b085      	sub	sp, #20
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]

	keys[0].pin = KEY_A1_Pin;
 8006d2c:	4bf5      	ldr	r3, [pc, #980]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006d2e:	2202      	movs	r2, #2
 8006d30:	801a      	strh	r2, [r3, #0]
	keys[0].port = KEY_A1_GPIO_Port;
 8006d32:	4bf4      	ldr	r3, [pc, #976]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006d34:	4af4      	ldr	r2, [pc, #976]	@ (8007108 <scan_keys_thread+0x3e4>)
 8006d36:	605a      	str	r2, [r3, #4]
	keys[0].layers[0].key_name = KEY_NAME_ESC;
 8006d38:	4bf2      	ldr	r3, [pc, #968]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006d3a:	2229      	movs	r2, #41	@ 0x29
 8006d3c:	751a      	strb	r2, [r3, #20]

	keys[1].pin = KEY_A2_Pin;
 8006d3e:	4bf1      	ldr	r3, [pc, #964]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006d40:	2280      	movs	r2, #128	@ 0x80
 8006d42:	00d2      	lsls	r2, r2, #3
 8006d44:	851a      	strh	r2, [r3, #40]	@ 0x28
	keys[1].port = KEY_A2_GPIO_Port;
 8006d46:	4bef      	ldr	r3, [pc, #956]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006d48:	4aef      	ldr	r2, [pc, #956]	@ (8007108 <scan_keys_thread+0x3e4>)
 8006d4a:	62da      	str	r2, [r3, #44]	@ 0x2c
	keys[1].layers[0].key_name = KEY_NAME_1;
 8006d4c:	4bed      	ldr	r3, [pc, #948]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006d4e:	223c      	movs	r2, #60	@ 0x3c
 8006d50:	211e      	movs	r1, #30
 8006d52:	5499      	strb	r1, [r3, r2]

	keys[2].pin = KEY_A3_Pin;
 8006d54:	4beb      	ldr	r3, [pc, #940]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006d56:	2250      	movs	r2, #80	@ 0x50
 8006d58:	2180      	movs	r1, #128	@ 0x80
 8006d5a:	0149      	lsls	r1, r1, #5
 8006d5c:	5299      	strh	r1, [r3, r2]
	keys[2].port = KEY_A3_GPIO_Port;
 8006d5e:	4be9      	ldr	r3, [pc, #932]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006d60:	4ae9      	ldr	r2, [pc, #932]	@ (8007108 <scan_keys_thread+0x3e4>)
 8006d62:	655a      	str	r2, [r3, #84]	@ 0x54
	keys[2].layers[0].key_name = KEY_NAME_2;
 8006d64:	4be7      	ldr	r3, [pc, #924]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006d66:	2264      	movs	r2, #100	@ 0x64
 8006d68:	211f      	movs	r1, #31
 8006d6a:	5499      	strb	r1, [r3, r2]

	keys[3].pin = KEY_A4_Pin;
 8006d6c:	4be5      	ldr	r3, [pc, #916]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006d6e:	2278      	movs	r2, #120	@ 0x78
 8006d70:	2140      	movs	r1, #64	@ 0x40
 8006d72:	5299      	strh	r1, [r3, r2]
	keys[3].port = KEY_A4_GPIO_Port;
 8006d74:	4be3      	ldr	r3, [pc, #908]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006d76:	4ae5      	ldr	r2, [pc, #916]	@ (800710c <scan_keys_thread+0x3e8>)
 8006d78:	67da      	str	r2, [r3, #124]	@ 0x7c
	keys[3].layers[0].key_name = KEY_NAME_3;
 8006d7a:	4be2      	ldr	r3, [pc, #904]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006d7c:	228c      	movs	r2, #140	@ 0x8c
 8006d7e:	2120      	movs	r1, #32
 8006d80:	5499      	strb	r1, [r3, r2]

	keys[4].pin = KEY_A5_Pin;
 8006d82:	4be0      	ldr	r3, [pc, #896]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006d84:	22a0      	movs	r2, #160	@ 0xa0
 8006d86:	2180      	movs	r1, #128	@ 0x80
 8006d88:	5299      	strh	r1, [r3, r2]
	keys[4].port = KEY_A5_GPIO_Port;
 8006d8a:	4bde      	ldr	r3, [pc, #888]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006d8c:	22a4      	movs	r2, #164	@ 0xa4
 8006d8e:	49df      	ldr	r1, [pc, #892]	@ (800710c <scan_keys_thread+0x3e8>)
 8006d90:	5099      	str	r1, [r3, r2]
	keys[4].layers[0].key_name = KEY_NAME_4;
 8006d92:	4bdc      	ldr	r3, [pc, #880]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006d94:	22b4      	movs	r2, #180	@ 0xb4
 8006d96:	2121      	movs	r1, #33	@ 0x21
 8006d98:	5499      	strb	r1, [r3, r2]

	keys[5].pin = KEY_A6_Pin;
 8006d9a:	4bda      	ldr	r3, [pc, #872]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006d9c:	22c8      	movs	r2, #200	@ 0xc8
 8006d9e:	2180      	movs	r1, #128	@ 0x80
 8006da0:	00c9      	lsls	r1, r1, #3
 8006da2:	5299      	strh	r1, [r3, r2]
	keys[5].port = KEY_A6_GPIO_Port;
 8006da4:	4bd7      	ldr	r3, [pc, #860]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006da6:	21cc      	movs	r1, #204	@ 0xcc
 8006da8:	22a0      	movs	r2, #160	@ 0xa0
 8006daa:	05d2      	lsls	r2, r2, #23
 8006dac:	505a      	str	r2, [r3, r1]
	keys[5].layers[0].key_name = KEY_NAME_5;
 8006dae:	4bd5      	ldr	r3, [pc, #852]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006db0:	22dc      	movs	r2, #220	@ 0xdc
 8006db2:	2122      	movs	r1, #34	@ 0x22
 8006db4:	5499      	strb	r1, [r3, r2]


	keys[6].pin = KEY_B1_Pin;
 8006db6:	4bd3      	ldr	r3, [pc, #844]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006db8:	22f0      	movs	r2, #240	@ 0xf0
 8006dba:	2120      	movs	r1, #32
 8006dbc:	5299      	strh	r1, [r3, r2]
	keys[6].port = KEY_B1_GPIO_Port;
 8006dbe:	4bd1      	ldr	r3, [pc, #836]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006dc0:	21f4      	movs	r1, #244	@ 0xf4
 8006dc2:	22a0      	movs	r2, #160	@ 0xa0
 8006dc4:	05d2      	lsls	r2, r2, #23
 8006dc6:	505a      	str	r2, [r3, r1]
	keys[6].layers[0].key_name = KEY_NAME_NONE;
 8006dc8:	4ace      	ldr	r2, [pc, #824]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006dca:	2382      	movs	r3, #130	@ 0x82
 8006dcc:	005b      	lsls	r3, r3, #1
 8006dce:	2100      	movs	r1, #0
 8006dd0:	54d1      	strb	r1, [r2, r3]

	keys[7].pin = KEY_B2_Pin;
 8006dd2:	4acc      	ldr	r2, [pc, #816]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006dd4:	238c      	movs	r3, #140	@ 0x8c
 8006dd6:	005b      	lsls	r3, r3, #1
 8006dd8:	2140      	movs	r1, #64	@ 0x40
 8006dda:	52d1      	strh	r1, [r2, r3]
	keys[7].port = KEY_B2_GPIO_Port;
 8006ddc:	4ac9      	ldr	r2, [pc, #804]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006dde:	238e      	movs	r3, #142	@ 0x8e
 8006de0:	005b      	lsls	r3, r3, #1
 8006de2:	21a0      	movs	r1, #160	@ 0xa0
 8006de4:	05c9      	lsls	r1, r1, #23
 8006de6:	50d1      	str	r1, [r2, r3]
	keys[7].layers[0].key_name = KEY_NAME_Q;
 8006de8:	4ac6      	ldr	r2, [pc, #792]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006dea:	2396      	movs	r3, #150	@ 0x96
 8006dec:	005b      	lsls	r3, r3, #1
 8006dee:	2114      	movs	r1, #20
 8006df0:	54d1      	strb	r1, [r2, r3]

	keys[8].pin = KEY_B3_Pin;
 8006df2:	4ac4      	ldr	r2, [pc, #784]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006df4:	23a0      	movs	r3, #160	@ 0xa0
 8006df6:	005b      	lsls	r3, r3, #1
 8006df8:	2180      	movs	r1, #128	@ 0x80
 8006dfa:	52d1      	strh	r1, [r2, r3]
	keys[8].port = KEY_B3_GPIO_Port;
 8006dfc:	4ac1      	ldr	r2, [pc, #772]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006dfe:	23a2      	movs	r3, #162	@ 0xa2
 8006e00:	005b      	lsls	r3, r3, #1
 8006e02:	21a0      	movs	r1, #160	@ 0xa0
 8006e04:	05c9      	lsls	r1, r1, #23
 8006e06:	50d1      	str	r1, [r2, r3]
	keys[8].layers[0].key_name = KEY_NAME_W;
 8006e08:	4abe      	ldr	r2, [pc, #760]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006e0a:	23aa      	movs	r3, #170	@ 0xaa
 8006e0c:	005b      	lsls	r3, r3, #1
 8006e0e:	211a      	movs	r1, #26
 8006e10:	54d1      	strb	r1, [r2, r3]

	keys[9].pin = KEY_B4_Pin;
 8006e12:	4abc      	ldr	r2, [pc, #752]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006e14:	23b4      	movs	r3, #180	@ 0xb4
 8006e16:	005b      	lsls	r3, r3, #1
 8006e18:	2101      	movs	r1, #1
 8006e1a:	52d1      	strh	r1, [r2, r3]
	keys[9].port = KEY_B4_GPIO_Port;
 8006e1c:	4ab9      	ldr	r2, [pc, #740]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006e1e:	23b6      	movs	r3, #182	@ 0xb6
 8006e20:	005b      	lsls	r3, r3, #1
 8006e22:	49b9      	ldr	r1, [pc, #740]	@ (8007108 <scan_keys_thread+0x3e4>)
 8006e24:	50d1      	str	r1, [r2, r3]
	keys[9].layers[0].key_name = KEY_NAME_E;
 8006e26:	4ab7      	ldr	r2, [pc, #732]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006e28:	23be      	movs	r3, #190	@ 0xbe
 8006e2a:	005b      	lsls	r3, r3, #1
 8006e2c:	2108      	movs	r1, #8
 8006e2e:	54d1      	strb	r1, [r2, r3]

	keys[10].pin = KEY_B5_Pin;
 8006e30:	4ab4      	ldr	r2, [pc, #720]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006e32:	23c8      	movs	r3, #200	@ 0xc8
 8006e34:	005b      	lsls	r3, r3, #1
 8006e36:	2180      	movs	r1, #128	@ 0x80
 8006e38:	0109      	lsls	r1, r1, #4
 8006e3a:	52d1      	strh	r1, [r2, r3]
	keys[10].port = KEY_B5_GPIO_Port;
 8006e3c:	4ab1      	ldr	r2, [pc, #708]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006e3e:	23ca      	movs	r3, #202	@ 0xca
 8006e40:	005b      	lsls	r3, r3, #1
 8006e42:	49b1      	ldr	r1, [pc, #708]	@ (8007108 <scan_keys_thread+0x3e4>)
 8006e44:	50d1      	str	r1, [r2, r3]
	keys[10].layers[0].key_name = KEY_NAME_R;
 8006e46:	4aaf      	ldr	r2, [pc, #700]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006e48:	23d2      	movs	r3, #210	@ 0xd2
 8006e4a:	005b      	lsls	r3, r3, #1
 8006e4c:	2115      	movs	r1, #21
 8006e4e:	54d1      	strb	r1, [r2, r3]

	keys[11].pin = KEY_B6_Pin;
 8006e50:	4aac      	ldr	r2, [pc, #688]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006e52:	23dc      	movs	r3, #220	@ 0xdc
 8006e54:	005b      	lsls	r3, r3, #1
 8006e56:	49ae      	ldr	r1, [pc, #696]	@ (8007110 <scan_keys_thread+0x3ec>)
 8006e58:	52d1      	strh	r1, [r2, r3]
	keys[11].port = KEY_B6_GPIO_Port;
 8006e5a:	4aaa      	ldr	r2, [pc, #680]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006e5c:	23de      	movs	r3, #222	@ 0xde
 8006e5e:	005b      	lsls	r3, r3, #1
 8006e60:	21a0      	movs	r1, #160	@ 0xa0
 8006e62:	05c9      	lsls	r1, r1, #23
 8006e64:	50d1      	str	r1, [r2, r3]
	keys[11].layers[0].key_name = KEY_NAME_T;
 8006e66:	4aa7      	ldr	r2, [pc, #668]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006e68:	23e6      	movs	r3, #230	@ 0xe6
 8006e6a:	005b      	lsls	r3, r3, #1
 8006e6c:	2117      	movs	r1, #23
 8006e6e:	54d1      	strb	r1, [r2, r3]


	keys[12].pin = KEY_A1_Pin;
 8006e70:	4aa4      	ldr	r2, [pc, #656]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006e72:	23f0      	movs	r3, #240	@ 0xf0
 8006e74:	005b      	lsls	r3, r3, #1
 8006e76:	2102      	movs	r1, #2
 8006e78:	52d1      	strh	r1, [r2, r3]
	keys[12].port = KEY_A1_GPIO_Port;
 8006e7a:	4aa2      	ldr	r2, [pc, #648]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006e7c:	23f2      	movs	r3, #242	@ 0xf2
 8006e7e:	005b      	lsls	r3, r3, #1
 8006e80:	49a1      	ldr	r1, [pc, #644]	@ (8007108 <scan_keys_thread+0x3e4>)
 8006e82:	50d1      	str	r1, [r2, r3]
	keys[12].layers[0].key_name = KEY_NAME_NONE;
 8006e84:	4a9f      	ldr	r2, [pc, #636]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006e86:	23fa      	movs	r3, #250	@ 0xfa
 8006e88:	005b      	lsls	r3, r3, #1
 8006e8a:	2100      	movs	r1, #0
 8006e8c:	54d1      	strb	r1, [r2, r3]

	keys[13].pin = KEY_C2_Pin;
 8006e8e:	4a9d      	ldr	r2, [pc, #628]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006e90:	2382      	movs	r3, #130	@ 0x82
 8006e92:	009b      	lsls	r3, r3, #2
 8006e94:	2102      	movs	r1, #2
 8006e96:	52d1      	strh	r1, [r2, r3]
	keys[13].port = KEY_C2_GPIO_Port;
 8006e98:	4a9a      	ldr	r2, [pc, #616]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006e9a:	2383      	movs	r3, #131	@ 0x83
 8006e9c:	009b      	lsls	r3, r3, #2
 8006e9e:	21a0      	movs	r1, #160	@ 0xa0
 8006ea0:	05c9      	lsls	r1, r1, #23
 8006ea2:	50d1      	str	r1, [r2, r3]
	keys[13].layers[0].key_name = KEY_NAME_A;
 8006ea4:	4a97      	ldr	r2, [pc, #604]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006ea6:	2387      	movs	r3, #135	@ 0x87
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	2104      	movs	r1, #4
 8006eac:	54d1      	strb	r1, [r2, r3]
	keys[13].layers[0].mod_key = KEY_MOD_LMETA;
 8006eae:	4b95      	ldr	r3, [pc, #596]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006eb0:	4a98      	ldr	r2, [pc, #608]	@ (8007114 <scan_keys_thread+0x3f0>)
 8006eb2:	2108      	movs	r1, #8
 8006eb4:	5499      	strb	r1, [r3, r2]
	keys[13].layers[0].mod_delay = HOME_ROW_MOD_DELAY;
 8006eb6:	4a93      	ldr	r2, [pc, #588]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006eb8:	2388      	movs	r3, #136	@ 0x88
 8006eba:	009b      	lsls	r3, r3, #2
 8006ebc:	21c8      	movs	r1, #200	@ 0xc8
 8006ebe:	50d1      	str	r1, [r2, r3]

	keys[14].pin = KEY_C3_Pin;
 8006ec0:	4a90      	ldr	r2, [pc, #576]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006ec2:	238c      	movs	r3, #140	@ 0x8c
 8006ec4:	009b      	lsls	r3, r3, #2
 8006ec6:	2104      	movs	r1, #4
 8006ec8:	52d1      	strh	r1, [r2, r3]
	keys[14].port = KEY_C3_GPIO_Port;
 8006eca:	4a8e      	ldr	r2, [pc, #568]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006ecc:	238d      	movs	r3, #141	@ 0x8d
 8006ece:	009b      	lsls	r3, r3, #2
 8006ed0:	21a0      	movs	r1, #160	@ 0xa0
 8006ed2:	05c9      	lsls	r1, r1, #23
 8006ed4:	50d1      	str	r1, [r2, r3]
	keys[14].layers[0].key_name = KEY_NAME_S;
 8006ed6:	4a8b      	ldr	r2, [pc, #556]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006ed8:	2391      	movs	r3, #145	@ 0x91
 8006eda:	009b      	lsls	r3, r3, #2
 8006edc:	2116      	movs	r1, #22
 8006ede:	54d1      	strb	r1, [r2, r3]
	keys[14].layers[0].mod_key = KEY_MOD_LALT;
 8006ee0:	4b88      	ldr	r3, [pc, #544]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006ee2:	4a8d      	ldr	r2, [pc, #564]	@ (8007118 <scan_keys_thread+0x3f4>)
 8006ee4:	2104      	movs	r1, #4
 8006ee6:	5499      	strb	r1, [r3, r2]
	keys[14].layers[0].mod_delay = HOME_ROW_MOD_DELAY;
 8006ee8:	4a86      	ldr	r2, [pc, #536]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006eea:	2392      	movs	r3, #146	@ 0x92
 8006eec:	009b      	lsls	r3, r3, #2
 8006eee:	21c8      	movs	r1, #200	@ 0xc8
 8006ef0:	50d1      	str	r1, [r2, r3]

	keys[15].pin = KEY_C4_Pin;
 8006ef2:	4a84      	ldr	r2, [pc, #528]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006ef4:	2396      	movs	r3, #150	@ 0x96
 8006ef6:	009b      	lsls	r3, r3, #2
 8006ef8:	2108      	movs	r1, #8
 8006efa:	52d1      	strh	r1, [r2, r3]
	keys[15].port = KEY_C4_GPIO_Port;
 8006efc:	4a81      	ldr	r2, [pc, #516]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006efe:	2397      	movs	r3, #151	@ 0x97
 8006f00:	009b      	lsls	r3, r3, #2
 8006f02:	21a0      	movs	r1, #160	@ 0xa0
 8006f04:	05c9      	lsls	r1, r1, #23
 8006f06:	50d1      	str	r1, [r2, r3]
	keys[15].layers[0].key_name = KEY_NAME_D;
 8006f08:	4a7e      	ldr	r2, [pc, #504]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006f0a:	239b      	movs	r3, #155	@ 0x9b
 8006f0c:	009b      	lsls	r3, r3, #2
 8006f0e:	2107      	movs	r1, #7
 8006f10:	54d1      	strb	r1, [r2, r3]
	keys[15].layers[0].mod_key = KEY_MOD_LSHIFT;
 8006f12:	4b7c      	ldr	r3, [pc, #496]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006f14:	4a81      	ldr	r2, [pc, #516]	@ (800711c <scan_keys_thread+0x3f8>)
 8006f16:	2102      	movs	r1, #2
 8006f18:	5499      	strb	r1, [r3, r2]
	keys[15].layers[0].mod_delay = HOME_ROW_MOD_DELAY;
 8006f1a:	4a7a      	ldr	r2, [pc, #488]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006f1c:	239c      	movs	r3, #156	@ 0x9c
 8006f1e:	009b      	lsls	r3, r3, #2
 8006f20:	21c8      	movs	r1, #200	@ 0xc8
 8006f22:	50d1      	str	r1, [r2, r3]

	keys[16].pin = KEY_C5_Pin;
 8006f24:	4a77      	ldr	r2, [pc, #476]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006f26:	23a0      	movs	r3, #160	@ 0xa0
 8006f28:	009b      	lsls	r3, r3, #2
 8006f2a:	2104      	movs	r1, #4
 8006f2c:	52d1      	strh	r1, [r2, r3]
	keys[16].port = KEY_C5_GPIO_Port;
 8006f2e:	4a75      	ldr	r2, [pc, #468]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006f30:	23a1      	movs	r3, #161	@ 0xa1
 8006f32:	009b      	lsls	r3, r3, #2
 8006f34:	4974      	ldr	r1, [pc, #464]	@ (8007108 <scan_keys_thread+0x3e4>)
 8006f36:	50d1      	str	r1, [r2, r3]
	keys[16].layers[0].key_name = KEY_NAME_F;
 8006f38:	4a72      	ldr	r2, [pc, #456]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006f3a:	23a5      	movs	r3, #165	@ 0xa5
 8006f3c:	009b      	lsls	r3, r3, #2
 8006f3e:	2109      	movs	r1, #9
 8006f40:	54d1      	strb	r1, [r2, r3]
	keys[16].layers[0].mod_key = KEY_MOD_LCTRL;
 8006f42:	4b70      	ldr	r3, [pc, #448]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006f44:	4a76      	ldr	r2, [pc, #472]	@ (8007120 <scan_keys_thread+0x3fc>)
 8006f46:	2101      	movs	r1, #1
 8006f48:	5499      	strb	r1, [r3, r2]
	keys[16].layers[0].mod_delay = HOME_ROW_MOD_DELAY;
 8006f4a:	4a6e      	ldr	r2, [pc, #440]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006f4c:	23a6      	movs	r3, #166	@ 0xa6
 8006f4e:	009b      	lsls	r3, r3, #2
 8006f50:	21c8      	movs	r1, #200	@ 0xc8
 8006f52:	50d1      	str	r1, [r2, r3]

	keys[17].pin = KEY_C6_Pin;
 8006f54:	4a6b      	ldr	r2, [pc, #428]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006f56:	23aa      	movs	r3, #170	@ 0xaa
 8006f58:	009b      	lsls	r3, r3, #2
 8006f5a:	2102      	movs	r1, #2
 8006f5c:	52d1      	strh	r1, [r2, r3]
	keys[17].port = KEY_C6_GPIO_Port;
 8006f5e:	4a69      	ldr	r2, [pc, #420]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006f60:	23ab      	movs	r3, #171	@ 0xab
 8006f62:	009b      	lsls	r3, r3, #2
 8006f64:	496f      	ldr	r1, [pc, #444]	@ (8007124 <scan_keys_thread+0x400>)
 8006f66:	50d1      	str	r1, [r2, r3]
	keys[17].layers[0].key_name = KEY_NAME_G;
 8006f68:	4a66      	ldr	r2, [pc, #408]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006f6a:	23af      	movs	r3, #175	@ 0xaf
 8006f6c:	009b      	lsls	r3, r3, #2
 8006f6e:	210a      	movs	r1, #10
 8006f70:	54d1      	strb	r1, [r2, r3]

	keys[18].pin = KEY_D1_Pin;
 8006f72:	4a64      	ldr	r2, [pc, #400]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006f74:	23b4      	movs	r3, #180	@ 0xb4
 8006f76:	009b      	lsls	r3, r3, #2
 8006f78:	2180      	movs	r1, #128	@ 0x80
 8006f7a:	01c9      	lsls	r1, r1, #7
 8006f7c:	52d1      	strh	r1, [r2, r3]
	keys[18].port = KEY_D1_GPIO_Port;
 8006f7e:	4a61      	ldr	r2, [pc, #388]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006f80:	23b5      	movs	r3, #181	@ 0xb5
 8006f82:	009b      	lsls	r3, r3, #2
 8006f84:	4961      	ldr	r1, [pc, #388]	@ (800710c <scan_keys_thread+0x3e8>)
 8006f86:	50d1      	str	r1, [r2, r3]
	keys[18].layers[0].key_name = KEY_NAME_NONE;
 8006f88:	4a5e      	ldr	r2, [pc, #376]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006f8a:	23b9      	movs	r3, #185	@ 0xb9
 8006f8c:	009b      	lsls	r3, r3, #2
 8006f8e:	2100      	movs	r1, #0
 8006f90:	54d1      	strb	r1, [r2, r3]

	keys[19].pin = KEY_D2_Pin;
 8006f92:	4a5c      	ldr	r2, [pc, #368]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006f94:	23be      	movs	r3, #190	@ 0xbe
 8006f96:	009b      	lsls	r3, r3, #2
 8006f98:	495d      	ldr	r1, [pc, #372]	@ (8007110 <scan_keys_thread+0x3ec>)
 8006f9a:	52d1      	strh	r1, [r2, r3]
	keys[19].port = KEY_D2_GPIO_Port;
 8006f9c:	4a59      	ldr	r2, [pc, #356]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006f9e:	23bf      	movs	r3, #191	@ 0xbf
 8006fa0:	009b      	lsls	r3, r3, #2
 8006fa2:	495a      	ldr	r1, [pc, #360]	@ (800710c <scan_keys_thread+0x3e8>)
 8006fa4:	50d1      	str	r1, [r2, r3]
	keys[19].layers[0].key_name = KEY_NAME_Z;
 8006fa6:	4a57      	ldr	r2, [pc, #348]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006fa8:	23c3      	movs	r3, #195	@ 0xc3
 8006faa:	009b      	lsls	r3, r3, #2
 8006fac:	211d      	movs	r1, #29
 8006fae:	54d1      	strb	r1, [r2, r3]

	keys[20].pin = KEY_D3_Pin;
 8006fb0:	4a54      	ldr	r2, [pc, #336]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006fb2:	23c8      	movs	r3, #200	@ 0xc8
 8006fb4:	009b      	lsls	r3, r3, #2
 8006fb6:	2101      	movs	r1, #1
 8006fb8:	52d1      	strh	r1, [r2, r3]
	keys[20].port = KEY_D3_GPIO_Port;
 8006fba:	4a52      	ldr	r2, [pc, #328]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006fbc:	23c9      	movs	r3, #201	@ 0xc9
 8006fbe:	009b      	lsls	r3, r3, #2
 8006fc0:	4959      	ldr	r1, [pc, #356]	@ (8007128 <scan_keys_thread+0x404>)
 8006fc2:	50d1      	str	r1, [r2, r3]
	keys[20].layers[0].key_name = KEY_NAME_X;
 8006fc4:	4a4f      	ldr	r2, [pc, #316]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006fc6:	23cd      	movs	r3, #205	@ 0xcd
 8006fc8:	009b      	lsls	r3, r3, #2
 8006fca:	211b      	movs	r1, #27
 8006fcc:	54d1      	strb	r1, [r2, r3]

	keys[21].pin = KEY_D4_Pin;
 8006fce:	4a4d      	ldr	r2, [pc, #308]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006fd0:	23d2      	movs	r3, #210	@ 0xd2
 8006fd2:	009b      	lsls	r3, r3, #2
 8006fd4:	2102      	movs	r1, #2
 8006fd6:	52d1      	strh	r1, [r2, r3]
	keys[21].port = KEY_D4_GPIO_Port;
 8006fd8:	4a4a      	ldr	r2, [pc, #296]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006fda:	23d3      	movs	r3, #211	@ 0xd3
 8006fdc:	009b      	lsls	r3, r3, #2
 8006fde:	4952      	ldr	r1, [pc, #328]	@ (8007128 <scan_keys_thread+0x404>)
 8006fe0:	50d1      	str	r1, [r2, r3]
	keys[21].layers[0].key_name = KEY_NAME_C;
 8006fe2:	4a48      	ldr	r2, [pc, #288]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006fe4:	23d7      	movs	r3, #215	@ 0xd7
 8006fe6:	009b      	lsls	r3, r3, #2
 8006fe8:	2106      	movs	r1, #6
 8006fea:	54d1      	strb	r1, [r2, r3]

	keys[22].pin = KEY_D5_Pin;
 8006fec:	4a45      	ldr	r2, [pc, #276]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006fee:	23dc      	movs	r3, #220	@ 0xdc
 8006ff0:	009b      	lsls	r3, r3, #2
 8006ff2:	2110      	movs	r1, #16
 8006ff4:	52d1      	strh	r1, [r2, r3]
	keys[22].port = KEY_D5_GPIO_Port;
 8006ff6:	4a43      	ldr	r2, [pc, #268]	@ (8007104 <scan_keys_thread+0x3e0>)
 8006ff8:	23dd      	movs	r3, #221	@ 0xdd
 8006ffa:	009b      	lsls	r3, r3, #2
 8006ffc:	21a0      	movs	r1, #160	@ 0xa0
 8006ffe:	05c9      	lsls	r1, r1, #23
 8007000:	50d1      	str	r1, [r2, r3]
	keys[22].layers[0].key_name = KEY_NAME_V;
 8007002:	4a40      	ldr	r2, [pc, #256]	@ (8007104 <scan_keys_thread+0x3e0>)
 8007004:	23e1      	movs	r3, #225	@ 0xe1
 8007006:	009b      	lsls	r3, r3, #2
 8007008:	2119      	movs	r1, #25
 800700a:	54d1      	strb	r1, [r2, r3]

	keys[23].pin = KEY_A6_Pin;
 800700c:	4a3d      	ldr	r2, [pc, #244]	@ (8007104 <scan_keys_thread+0x3e0>)
 800700e:	23e6      	movs	r3, #230	@ 0xe6
 8007010:	009b      	lsls	r3, r3, #2
 8007012:	2180      	movs	r1, #128	@ 0x80
 8007014:	00c9      	lsls	r1, r1, #3
 8007016:	52d1      	strh	r1, [r2, r3]
	keys[23].port = KEY_A6_GPIO_Port;
 8007018:	4a3a      	ldr	r2, [pc, #232]	@ (8007104 <scan_keys_thread+0x3e0>)
 800701a:	23e7      	movs	r3, #231	@ 0xe7
 800701c:	009b      	lsls	r3, r3, #2
 800701e:	21a0      	movs	r1, #160	@ 0xa0
 8007020:	05c9      	lsls	r1, r1, #23
 8007022:	50d1      	str	r1, [r2, r3]
	keys[23].layers[0].key_name = KEY_NAME_B;
 8007024:	4a37      	ldr	r2, [pc, #220]	@ (8007104 <scan_keys_thread+0x3e0>)
 8007026:	23eb      	movs	r3, #235	@ 0xeb
 8007028:	009b      	lsls	r3, r3, #2
 800702a:	2105      	movs	r1, #5
 800702c:	54d1      	strb	r1, [r2, r3]


	keys[24].pin = KEY_E1_Pin;
 800702e:	4a35      	ldr	r2, [pc, #212]	@ (8007104 <scan_keys_thread+0x3e0>)
 8007030:	23f0      	movs	r3, #240	@ 0xf0
 8007032:	009b      	lsls	r3, r3, #2
 8007034:	2180      	movs	r1, #128	@ 0x80
 8007036:	0189      	lsls	r1, r1, #6
 8007038:	52d1      	strh	r1, [r2, r3]
	keys[24].port = KEY_E1_GPIO_Port;
 800703a:	4a32      	ldr	r2, [pc, #200]	@ (8007104 <scan_keys_thread+0x3e0>)
 800703c:	23f1      	movs	r3, #241	@ 0xf1
 800703e:	009b      	lsls	r3, r3, #2
 8007040:	4932      	ldr	r1, [pc, #200]	@ (800710c <scan_keys_thread+0x3e8>)
 8007042:	50d1      	str	r1, [r2, r3]
	keys[24].layers[0].key_name = KEY_NAME_BACKSPACE;
 8007044:	4a2f      	ldr	r2, [pc, #188]	@ (8007104 <scan_keys_thread+0x3e0>)
 8007046:	23f5      	movs	r3, #245	@ 0xf5
 8007048:	009b      	lsls	r3, r3, #2
 800704a:	212a      	movs	r1, #42	@ 0x2a
 800704c:	54d1      	strb	r1, [r2, r3]
	keys[24].layers[1].key_name = KEY_NAME_BACKSPACE;
 800704e:	4a2d      	ldr	r2, [pc, #180]	@ (8007104 <scan_keys_thread+0x3e0>)
 8007050:	23f7      	movs	r3, #247	@ 0xf7
 8007052:	009b      	lsls	r3, r3, #2
 8007054:	212a      	movs	r1, #42	@ 0x2a
 8007056:	54d1      	strb	r1, [r2, r3]

	keys[25].pin = KEY_E2_Pin;
 8007058:	4a2a      	ldr	r2, [pc, #168]	@ (8007104 <scan_keys_thread+0x3e0>)
 800705a:	23fa      	movs	r3, #250	@ 0xfa
 800705c:	009b      	lsls	r3, r3, #2
 800705e:	2180      	movs	r1, #128	@ 0x80
 8007060:	0089      	lsls	r1, r1, #2
 8007062:	52d1      	strh	r1, [r2, r3]
	keys[25].port = KEY_E2_GPIO_Port;
 8007064:	4a27      	ldr	r2, [pc, #156]	@ (8007104 <scan_keys_thread+0x3e0>)
 8007066:	23fb      	movs	r3, #251	@ 0xfb
 8007068:	009b      	lsls	r3, r3, #2
 800706a:	4927      	ldr	r1, [pc, #156]	@ (8007108 <scan_keys_thread+0x3e4>)
 800706c:	50d1      	str	r1, [r2, r3]
	keys[25].layers[0].key_name = KEY_NAME_SPACE;
 800706e:	4a25      	ldr	r2, [pc, #148]	@ (8007104 <scan_keys_thread+0x3e0>)
 8007070:	23ff      	movs	r3, #255	@ 0xff
 8007072:	009b      	lsls	r3, r3, #2
 8007074:	212c      	movs	r1, #44	@ 0x2c
 8007076:	54d1      	strb	r1, [r2, r3]
	keys[25].layers[1].key_name = KEY_NAME_SPACE;
 8007078:	4b22      	ldr	r3, [pc, #136]	@ (8007104 <scan_keys_thread+0x3e0>)
 800707a:	4a2c      	ldr	r2, [pc, #176]	@ (800712c <scan_keys_thread+0x408>)
 800707c:	212c      	movs	r1, #44	@ 0x2c
 800707e:	5499      	strb	r1, [r3, r2]

	keys[26].pin = KEY_E3_Pin;
 8007080:	4a20      	ldr	r2, [pc, #128]	@ (8007104 <scan_keys_thread+0x3e0>)
 8007082:	2382      	movs	r3, #130	@ 0x82
 8007084:	00db      	lsls	r3, r3, #3
 8007086:	2180      	movs	r1, #128	@ 0x80
 8007088:	0049      	lsls	r1, r1, #1
 800708a:	52d1      	strh	r1, [r2, r3]
	keys[26].port = KEY_E3_GPIO_Port;
 800708c:	4b1d      	ldr	r3, [pc, #116]	@ (8007104 <scan_keys_thread+0x3e0>)
 800708e:	4a28      	ldr	r2, [pc, #160]	@ (8007130 <scan_keys_thread+0x40c>)
 8007090:	491d      	ldr	r1, [pc, #116]	@ (8007108 <scan_keys_thread+0x3e4>)
 8007092:	5099      	str	r1, [r3, r2]
	keys[26].layers[0].mod_key = KEY_MOD_LSHIFT;
 8007094:	4b1b      	ldr	r3, [pc, #108]	@ (8007104 <scan_keys_thread+0x3e0>)
 8007096:	4a27      	ldr	r2, [pc, #156]	@ (8007134 <scan_keys_thread+0x410>)
 8007098:	2102      	movs	r1, #2
 800709a:	5499      	strb	r1, [r3, r2]
	keys[26].layers[1].mod_key = KEY_MOD_LAYER_CHANGE_TOGGLE;
 800709c:	4b19      	ldr	r3, [pc, #100]	@ (8007104 <scan_keys_thread+0x3e0>)
 800709e:	4a26      	ldr	r2, [pc, #152]	@ (8007138 <scan_keys_thread+0x414>)
 80070a0:	21f1      	movs	r1, #241	@ 0xf1
 80070a2:	5499      	strb	r1, [r3, r2]
	keys[26].layers[1].layer_change = KEY_LAYER_0;
 80070a4:	4b17      	ldr	r3, [pc, #92]	@ (8007104 <scan_keys_thread+0x3e0>)
 80070a6:	4a25      	ldr	r2, [pc, #148]	@ (800713c <scan_keys_thread+0x418>)
 80070a8:	2100      	movs	r1, #0
 80070aa:	5499      	strb	r1, [r3, r2]


	for (uint8_t i = 0; i < NUMBER_OF_KEYS; i++){
 80070ac:	230f      	movs	r3, #15
 80070ae:	18fb      	adds	r3, r7, r3
 80070b0:	2200      	movs	r2, #0
 80070b2:	701a      	strb	r2, [r3, #0]
 80070b4:	e01c      	b.n	80070f0 <scan_keys_thread+0x3cc>
		keys[i].key_queue = &keyboard_queue_ptr;
 80070b6:	200f      	movs	r0, #15
 80070b8:	183b      	adds	r3, r7, r0
 80070ba:	781a      	ldrb	r2, [r3, #0]
 80070bc:	4911      	ldr	r1, [pc, #68]	@ (8007104 <scan_keys_thread+0x3e0>)
 80070be:	0013      	movs	r3, r2
 80070c0:	009b      	lsls	r3, r3, #2
 80070c2:	189b      	adds	r3, r3, r2
 80070c4:	00db      	lsls	r3, r3, #3
 80070c6:	18cb      	adds	r3, r1, r3
 80070c8:	3324      	adds	r3, #36	@ 0x24
 80070ca:	4a1d      	ldr	r2, [pc, #116]	@ (8007140 <scan_keys_thread+0x41c>)
 80070cc:	601a      	str	r2, [r3, #0]
		key_init(&keys[i]);
 80070ce:	0004      	movs	r4, r0
 80070d0:	183b      	adds	r3, r7, r0
 80070d2:	781a      	ldrb	r2, [r3, #0]
 80070d4:	0013      	movs	r3, r2
 80070d6:	009b      	lsls	r3, r3, #2
 80070d8:	189b      	adds	r3, r3, r2
 80070da:	00db      	lsls	r3, r3, #3
 80070dc:	4a09      	ldr	r2, [pc, #36]	@ (8007104 <scan_keys_thread+0x3e0>)
 80070de:	189b      	adds	r3, r3, r2
 80070e0:	0018      	movs	r0, r3
 80070e2:	f7ff fc07 	bl	80068f4 <key_init>
	for (uint8_t i = 0; i < NUMBER_OF_KEYS; i++){
 80070e6:	193b      	adds	r3, r7, r4
 80070e8:	781a      	ldrb	r2, [r3, #0]
 80070ea:	193b      	adds	r3, r7, r4
 80070ec:	3201      	adds	r2, #1
 80070ee:	701a      	strb	r2, [r3, #0]
 80070f0:	230f      	movs	r3, #15
 80070f2:	18fb      	adds	r3, r7, r3
 80070f4:	781b      	ldrb	r3, [r3, #0]
 80070f6:	2b1a      	cmp	r3, #26
 80070f8:	d9dd      	bls.n	80070b6 <scan_keys_thread+0x392>
	}


	while (1){

		for (uint8_t i = 0; i < NUMBER_OF_KEYS; i++){
 80070fa:	230e      	movs	r3, #14
 80070fc:	18fb      	adds	r3, r7, r3
 80070fe:	2200      	movs	r2, #0
 8007100:	701a      	strb	r2, [r3, #0]
 8007102:	e030      	b.n	8007166 <scan_keys_thread+0x442>
 8007104:	20010924 	.word	0x20010924
 8007108:	50000400 	.word	0x50000400
 800710c:	50000800 	.word	0x50000800
 8007110:	ffff8000 	.word	0xffff8000
 8007114:	0000021d 	.word	0x0000021d
 8007118:	00000245 	.word	0x00000245
 800711c:	0000026d 	.word	0x0000026d
 8007120:	00000295 	.word	0x00000295
 8007124:	50000c00 	.word	0x50000c00
 8007128:	50001400 	.word	0x50001400
 800712c:	00000404 	.word	0x00000404
 8007130:	00000414 	.word	0x00000414
 8007134:	00000425 	.word	0x00000425
 8007138:	0000042d 	.word	0x0000042d
 800713c:	0000042e 	.word	0x0000042e
 8007140:	200108ac 	.word	0x200108ac
			key_poll(&keys[i]);
 8007144:	240e      	movs	r4, #14
 8007146:	193b      	adds	r3, r7, r4
 8007148:	781a      	ldrb	r2, [r3, #0]
 800714a:	0013      	movs	r3, r2
 800714c:	009b      	lsls	r3, r3, #2
 800714e:	189b      	adds	r3, r3, r2
 8007150:	00db      	lsls	r3, r3, #3
 8007152:	4a09      	ldr	r2, [pc, #36]	@ (8007178 <scan_keys_thread+0x454>)
 8007154:	189b      	adds	r3, r3, r2
 8007156:	0018      	movs	r0, r3
 8007158:	f7ff fbef 	bl	800693a <key_poll>
		for (uint8_t i = 0; i < NUMBER_OF_KEYS; i++){
 800715c:	193b      	adds	r3, r7, r4
 800715e:	781a      	ldrb	r2, [r3, #0]
 8007160:	193b      	adds	r3, r7, r4
 8007162:	3201      	adds	r2, #1
 8007164:	701a      	strb	r2, [r3, #0]
 8007166:	230e      	movs	r3, #14
 8007168:	18fb      	adds	r3, r7, r3
 800716a:	781b      	ldrb	r3, [r3, #0]
 800716c:	2b1a      	cmp	r3, #26
 800716e:	d9e9      	bls.n	8007144 <scan_keys_thread+0x420>
		}


		tx_thread_sleep(10); // TODO: Remove sleep and do proper timing
 8007170:	200a      	movs	r0, #10
 8007172:	f00b fbcb 	bl	801290c <_tx_thread_sleep>
		for (uint8_t i = 0; i < NUMBER_OF_KEYS; i++){
 8007176:	e7c0      	b.n	80070fa <scan_keys_thread+0x3d6>
 8007178:	20010924 	.word	0x20010924

0800717c <system_init>:
} system_state;

static TX_MUTEX system_state_mutex;


systemState_StatusTypeDef system_init(void){
 800717c:	b580      	push	{r7, lr}
 800717e:	af00      	add	r7, sp, #0

    system_state.actual_layer = KEY_LAYER_0;
 8007180:	4b0d      	ldr	r3, [pc, #52]	@ (80071b8 <system_init+0x3c>)
 8007182:	2200      	movs	r2, #0
 8007184:	715a      	strb	r2, [r3, #5]
    system_state.momentary_layer = KEY_LAYER_0;
 8007186:	4b0c      	ldr	r3, [pc, #48]	@ (80071b8 <system_init+0x3c>)
 8007188:	2200      	movs	r2, #0
 800718a:	711a      	strb	r2, [r3, #4]
    system_state.hid_modifiers = KEY_MOD_NONE;
 800718c:	4b0a      	ldr	r3, [pc, #40]	@ (80071b8 <system_init+0x3c>)
 800718e:	2200      	movs	r2, #0
 8007190:	719a      	strb	r2, [r3, #6]

    system_state.mutex = &system_state_mutex;
 8007192:	4b09      	ldr	r3, [pc, #36]	@ (80071b8 <system_init+0x3c>)
 8007194:	4a09      	ldr	r2, [pc, #36]	@ (80071bc <system_init+0x40>)
 8007196:	601a      	str	r2, [r3, #0]
    if (tx_mutex_create(system_state.mutex, "System state mutex", TX_INHERIT) != TX_SUCCESS) {
 8007198:	4b07      	ldr	r3, [pc, #28]	@ (80071b8 <system_init+0x3c>)
 800719a:	6818      	ldr	r0, [r3, #0]
 800719c:	4908      	ldr	r1, [pc, #32]	@ (80071c0 <system_init+0x44>)
 800719e:	2334      	movs	r3, #52	@ 0x34
 80071a0:	2201      	movs	r2, #1
 80071a2:	f00c fd69 	bl	8013c78 <_txe_mutex_create>
 80071a6:	1e03      	subs	r3, r0, #0
 80071a8:	d001      	beq.n	80071ae <system_init+0x32>
    	return SYSTEM_MUTEX_ERROR;
 80071aa:	2304      	movs	r3, #4
 80071ac:	e000      	b.n	80071b0 <system_init+0x34>
    }

    return SYSTEM_OK;
 80071ae:	2300      	movs	r3, #0
}
 80071b0:	0018      	movs	r0, r3
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bd80      	pop	{r7, pc}
 80071b6:	46c0      	nop			@ (mov r8, r8)
 80071b8:	20010d5c 	.word	0x20010d5c
 80071bc:	20010d64 	.word	0x20010d64
 80071c0:	0801f390 	.word	0x0801f390

080071c4 <system_modifier_set>:



systemState_StatusTypeDef system_modifier_set(keyMod_TypeDef modifier){
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b082      	sub	sp, #8
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	0002      	movs	r2, r0
 80071cc:	1dfb      	adds	r3, r7, #7
 80071ce:	701a      	strb	r2, [r3, #0]
	if (modifier > 0x80){
 80071d0:	1dfb      	adds	r3, r7, #7
 80071d2:	781b      	ldrb	r3, [r3, #0]
 80071d4:	2b80      	cmp	r3, #128	@ 0x80
 80071d6:	d901      	bls.n	80071dc <system_modifier_set+0x18>
		return SYSTEM_ERROR;
 80071d8:	2301      	movs	r3, #1
 80071da:	e010      	b.n	80071fe <system_modifier_set+0x3a>
	}

	system_state_lock(TX_WAIT_FOREVER);
 80071dc:	2301      	movs	r3, #1
 80071de:	425b      	negs	r3, r3
 80071e0:	0018      	movs	r0, r3
 80071e2:	f000 f871 	bl	80072c8 <system_state_lock>

	system_state.hid_modifiers |= modifier;
 80071e6:	4b08      	ldr	r3, [pc, #32]	@ (8007208 <system_modifier_set+0x44>)
 80071e8:	799b      	ldrb	r3, [r3, #6]
 80071ea:	b2da      	uxtb	r2, r3
 80071ec:	1dfb      	adds	r3, r7, #7
 80071ee:	781b      	ldrb	r3, [r3, #0]
 80071f0:	4313      	orrs	r3, r2
 80071f2:	b2da      	uxtb	r2, r3
 80071f4:	4b04      	ldr	r3, [pc, #16]	@ (8007208 <system_modifier_set+0x44>)
 80071f6:	719a      	strb	r2, [r3, #6]

	system_state_unlock();
 80071f8:	f000 f888 	bl	800730c <system_state_unlock>

	return SYSTEM_OK;
 80071fc:	2300      	movs	r3, #0
}
 80071fe:	0018      	movs	r0, r3
 8007200:	46bd      	mov	sp, r7
 8007202:	b002      	add	sp, #8
 8007204:	bd80      	pop	{r7, pc}
 8007206:	46c0      	nop			@ (mov r8, r8)
 8007208:	20010d5c 	.word	0x20010d5c

0800720c <system_modifier_reset>:

systemState_StatusTypeDef system_modifier_reset(keyMod_TypeDef modifier){
 800720c:	b580      	push	{r7, lr}
 800720e:	b082      	sub	sp, #8
 8007210:	af00      	add	r7, sp, #0
 8007212:	0002      	movs	r2, r0
 8007214:	1dfb      	adds	r3, r7, #7
 8007216:	701a      	strb	r2, [r3, #0]
	if (modifier > 0x80){
 8007218:	1dfb      	adds	r3, r7, #7
 800721a:	781b      	ldrb	r3, [r3, #0]
 800721c:	2b80      	cmp	r3, #128	@ 0x80
 800721e:	d901      	bls.n	8007224 <system_modifier_reset+0x18>
		return SYSTEM_ERROR;
 8007220:	2301      	movs	r3, #1
 8007222:	e015      	b.n	8007250 <system_modifier_reset+0x44>
	}

	system_state_lock(TX_WAIT_FOREVER);
 8007224:	2301      	movs	r3, #1
 8007226:	425b      	negs	r3, r3
 8007228:	0018      	movs	r0, r3
 800722a:	f000 f84d 	bl	80072c8 <system_state_lock>

	system_state.hid_modifiers &= ~modifier;
 800722e:	4b0a      	ldr	r3, [pc, #40]	@ (8007258 <system_modifier_reset+0x4c>)
 8007230:	799b      	ldrb	r3, [r3, #6]
 8007232:	b2db      	uxtb	r3, r3
 8007234:	b25b      	sxtb	r3, r3
 8007236:	1dfa      	adds	r2, r7, #7
 8007238:	7812      	ldrb	r2, [r2, #0]
 800723a:	b252      	sxtb	r2, r2
 800723c:	43d2      	mvns	r2, r2
 800723e:	b252      	sxtb	r2, r2
 8007240:	4013      	ands	r3, r2
 8007242:	b25b      	sxtb	r3, r3
 8007244:	b2da      	uxtb	r2, r3
 8007246:	4b04      	ldr	r3, [pc, #16]	@ (8007258 <system_modifier_reset+0x4c>)
 8007248:	719a      	strb	r2, [r3, #6]

	system_state_unlock();
 800724a:	f000 f85f 	bl	800730c <system_state_unlock>

	return SYSTEM_OK;
 800724e:	2300      	movs	r3, #0
}
 8007250:	0018      	movs	r0, r3
 8007252:	46bd      	mov	sp, r7
 8007254:	b002      	add	sp, #8
 8007256:	bd80      	pop	{r7, pc}
 8007258:	20010d5c 	.word	0x20010d5c

0800725c <system_modifiers_get>:

systemState_StatusTypeDef system_modifiers_get(uint8_t *modifiers){
 800725c:	b580      	push	{r7, lr}
 800725e:	b082      	sub	sp, #8
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]

	system_state_lock(TX_WAIT_FOREVER);
 8007264:	2301      	movs	r3, #1
 8007266:	425b      	negs	r3, r3
 8007268:	0018      	movs	r0, r3
 800726a:	f000 f82d 	bl	80072c8 <system_state_lock>

	*modifiers = system_state.hid_modifiers;
 800726e:	4b06      	ldr	r3, [pc, #24]	@ (8007288 <system_modifiers_get+0x2c>)
 8007270:	799b      	ldrb	r3, [r3, #6]
 8007272:	b2da      	uxtb	r2, r3
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	701a      	strb	r2, [r3, #0]

	system_state_unlock();
 8007278:	f000 f848 	bl	800730c <system_state_unlock>

	return SYSTEM_OK;
 800727c:	2300      	movs	r3, #0
}
 800727e:	0018      	movs	r0, r3
 8007280:	46bd      	mov	sp, r7
 8007282:	b002      	add	sp, #8
 8007284:	bd80      	pop	{r7, pc}
 8007286:	46c0      	nop			@ (mov r8, r8)
 8007288:	20010d5c 	.word	0x20010d5c

0800728c <system_layer_change>:



systemState_StatusTypeDef system_layer_change(keyLayerChange_TypeDef layer_change, bool momentary){
 800728c:	b580      	push	{r7, lr}
 800728e:	b082      	sub	sp, #8
 8007290:	af00      	add	r7, sp, #0
 8007292:	0002      	movs	r2, r0
 8007294:	1dfb      	adds	r3, r7, #7
 8007296:	701a      	strb	r2, [r3, #0]
 8007298:	1dbb      	adds	r3, r7, #6
 800729a:	1c0a      	adds	r2, r1, #0
 800729c:	701a      	strb	r2, [r3, #0]

	return SYSTEM_OK;
 800729e:	2300      	movs	r3, #0
}
 80072a0:	0018      	movs	r0, r3
 80072a2:	46bd      	mov	sp, r7
 80072a4:	b002      	add	sp, #8
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <system_layer_revert>:

systemState_StatusTypeDef system_layer_revert(void){
 80072a8:	b580      	push	{r7, lr}
 80072aa:	af00      	add	r7, sp, #0

	return SYSTEM_OK;
 80072ac:	2300      	movs	r3, #0
}
 80072ae:	0018      	movs	r0, r3
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}

080072b4 <system_layer_get_no_wait>:
systemState_StatusTypeDef system_layer_get(uint8_t *layer){

	return SYSTEM_OK;
}

systemState_StatusTypeDef system_layer_get_no_wait(uint8_t *layer){
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b082      	sub	sp, #8
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]

	return SYSTEM_OK;
 80072bc:	2300      	movs	r3, #0
}
 80072be:	0018      	movs	r0, r3
 80072c0:	46bd      	mov	sp, r7
 80072c2:	b002      	add	sp, #8
 80072c4:	bd80      	pop	{r7, pc}
	...

080072c8 <system_state_lock>:





systemState_StatusTypeDef system_state_lock(uint32_t timeout){
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b082      	sub	sp, #8
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
	switch (tx_mutex_get(system_state.mutex, timeout)) {
 80072d0:	4b0d      	ldr	r3, [pc, #52]	@ (8007308 <system_state_lock+0x40>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	687a      	ldr	r2, [r7, #4]
 80072d6:	0011      	movs	r1, r2
 80072d8:	0018      	movs	r0, r3
 80072da:	f00c fd6b 	bl	8013db4 <_txe_mutex_get>
 80072de:	0003      	movs	r3, r0
 80072e0:	2b1c      	cmp	r3, #28
 80072e2:	d005      	beq.n	80072f0 <system_state_lock+0x28>
 80072e4:	d80a      	bhi.n	80072fc <system_state_lock+0x34>
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d006      	beq.n	80072f8 <system_state_lock+0x30>
 80072ea:	2b04      	cmp	r3, #4
 80072ec:	d002      	beq.n	80072f4 <system_state_lock+0x2c>
 80072ee:	e005      	b.n	80072fc <system_state_lock+0x34>

		case TX_MUTEX_ERROR:
			return SYSTEM_MUTEX_ERROR;
 80072f0:	2304      	movs	r3, #4
 80072f2:	e004      	b.n	80072fe <system_state_lock+0x36>

		case TX_WAIT_ERROR:
			return SYSTEM_TIMEOUT;
 80072f4:	2303      	movs	r3, #3
 80072f6:	e002      	b.n	80072fe <system_state_lock+0x36>

		case TX_SUCCESS:
			return SYSTEM_OK;
 80072f8:	2300      	movs	r3, #0
 80072fa:	e000      	b.n	80072fe <system_state_lock+0x36>

		default:
			return SYSTEM_ERROR;
 80072fc:	2301      	movs	r3, #1
	}
}
 80072fe:	0018      	movs	r0, r3
 8007300:	46bd      	mov	sp, r7
 8007302:	b002      	add	sp, #8
 8007304:	bd80      	pop	{r7, pc}
 8007306:	46c0      	nop			@ (mov r8, r8)
 8007308:	20010d5c 	.word	0x20010d5c

0800730c <system_state_unlock>:

systemState_StatusTypeDef system_state_unlock(){
 800730c:	b580      	push	{r7, lr}
 800730e:	af00      	add	r7, sp, #0
	switch (tx_mutex_put(system_state.mutex)) {
 8007310:	4b08      	ldr	r3, [pc, #32]	@ (8007334 <system_state_unlock+0x28>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	0018      	movs	r0, r3
 8007316:	f00c fdab 	bl	8013e70 <_txe_mutex_put>
 800731a:	1e03      	subs	r3, r0, #0
 800731c:	d003      	beq.n	8007326 <system_state_unlock+0x1a>
 800731e:	2b1c      	cmp	r3, #28
 8007320:	d103      	bne.n	800732a <system_state_unlock+0x1e>

		case TX_MUTEX_ERROR:
			return SYSTEM_MUTEX_ERROR;
 8007322:	2304      	movs	r3, #4
 8007324:	e002      	b.n	800732c <system_state_unlock+0x20>

		case TX_SUCCESS:
			return SYSTEM_OK;
 8007326:	2300      	movs	r3, #0
 8007328:	e000      	b.n	800732c <system_state_unlock+0x20>

		default:
			return SYSTEM_ERROR;
 800732a:	2301      	movs	r3, #1
	}
}
 800732c:	0018      	movs	r0, r3
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}
 8007332:	46c0      	nop			@ (mov r8, r8)
 8007334:	20010d5c 	.word	0x20010d5c

08007338 <usb_init>:
ULONG storage_interface_number;
ULONG storage_configuration_number;
UX_SLAVE_CLASS_STORAGE_PARAMETER storage_parameter;

UINT usb_init(VOID *memory_ptr)
{
 8007338:	b5f0      	push	{r4, r5, r6, r7, lr}
 800733a:	b097      	sub	sp, #92	@ 0x5c
 800733c:	af08      	add	r7, sp, #32
 800733e:	6078      	str	r0, [r7, #4]
	UINT ret = UX_SUCCESS;
 8007340:	2300      	movs	r3, #0
 8007342:	637b      	str	r3, [r7, #52]	@ 0x34
	TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	633b      	str	r3, [r7, #48]	@ 0x30
	UCHAR *pointer;

	(void)byte_pool;

	/* Allocate the stack for USBX Memory */
	if (tx_byte_allocate(byte_pool, (VOID **) &pointer, USBX_MEMORY_SIZE, TX_NO_WAIT) != TX_SUCCESS)
 8007348:	23ec      	movs	r3, #236	@ 0xec
 800734a:	019a      	lsls	r2, r3, #6
 800734c:	230c      	movs	r3, #12
 800734e:	18f9      	adds	r1, r7, r3
 8007350:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007352:	2300      	movs	r3, #0
 8007354:	f00c fa24 	bl	80137a0 <_txe_byte_allocate>
 8007358:	1e03      	subs	r3, r0, #0
 800735a:	d001      	beq.n	8007360 <usb_init+0x28>
	{
		/* USER CODE BEGIN USBX_ALLOCATE_STACK_ERORR */
		return TX_POOL_ERROR;
 800735c:	2302      	movs	r3, #2
 800735e:	e197      	b.n	8007690 <usb_init+0x358>
		/* USER CODE END USBX_ALLOCATE_STACK_ERORR */
	}

	/* Initialise USBX Memory */
	if (ux_system_initialize(pointer, USBX_MEMORY_SIZE, UX_NULL, 0) != UX_SUCCESS)
 8007360:	68f8      	ldr	r0, [r7, #12]
 8007362:	23ec      	movs	r3, #236	@ 0xec
 8007364:	0199      	lsls	r1, r3, #6
 8007366:	2300      	movs	r3, #0
 8007368:	2200      	movs	r2, #0
 800736a:	f010 fe1f 	bl	8017fac <_ux_system_initialize>
 800736e:	1e03      	subs	r3, r0, #0
 8007370:	d001      	beq.n	8007376 <usb_init+0x3e>
	{
		/* USER CODE BEGIN USBX_SYSTEM_INITIALIZE_ERORR */
		return UX_ERROR;
 8007372:	23ff      	movs	r3, #255	@ 0xff
 8007374:	e18c      	b.n	8007690 <usb_init+0x358>
		/* USER CODE END USBX_SYSTEM_INITIALIZE_ERORR */
	}

	/* Get Device Framework High Speed and get the length */
	device_framework_high_speed = USBD_Get_Device_Framework_Speed(USBD_HIGH_SPEED, &device_framework_hs_length);
 8007376:	231c      	movs	r3, #28
 8007378:	18fb      	adds	r3, r7, r3
 800737a:	0019      	movs	r1, r3
 800737c:	2001      	movs	r0, #1
 800737e:	f016 fd9b 	bl	801deb8 <USBD_Get_Device_Framework_Speed>
 8007382:	0003      	movs	r3, r0
 8007384:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Get Device Framework Full Speed and get the length */
	device_framework_full_speed = USBD_Get_Device_Framework_Speed(USBD_FULL_SPEED, &device_framework_fs_length);
 8007386:	2318      	movs	r3, #24
 8007388:	18fb      	adds	r3, r7, r3
 800738a:	0019      	movs	r1, r3
 800738c:	2000      	movs	r0, #0
 800738e:	f016 fd93 	bl	801deb8 <USBD_Get_Device_Framework_Speed>
 8007392:	0003      	movs	r3, r0
 8007394:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Get String Framework and get the length */
	string_framework = USBD_Get_String_Framework(&string_framework_length);
 8007396:	2314      	movs	r3, #20
 8007398:	18fb      	adds	r3, r7, r3
 800739a:	0018      	movs	r0, r3
 800739c:	f016 fdd6 	bl	801df4c <USBD_Get_String_Framework>
 80073a0:	0003      	movs	r3, r0
 80073a2:	627b      	str	r3, [r7, #36]	@ 0x24

	/* Get Language Id Framework and get the length */
	language_id_framework = USBD_Get_Language_Id_Framework(&language_id_framework_length);
 80073a4:	2310      	movs	r3, #16
 80073a6:	18fb      	adds	r3, r7, r3
 80073a8:	0018      	movs	r0, r3
 80073aa:	f016 fe71 	bl	801e090 <USBD_Get_Language_Id_Framework>
 80073ae:	0003      	movs	r3, r0
 80073b0:	623b      	str	r3, [r7, #32]

	/* Install the device portion of USBX */
	if (ux_device_stack_initialize(device_framework_high_speed,
 80073b2:	69f9      	ldr	r1, [r7, #28]
 80073b4:	69bd      	ldr	r5, [r7, #24]
 80073b6:	697b      	ldr	r3, [r7, #20]
 80073b8:	693a      	ldr	r2, [r7, #16]
 80073ba:	6abc      	ldr	r4, [r7, #40]	@ 0x28
 80073bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80073be:	2600      	movs	r6, #0
 80073c0:	9604      	str	r6, [sp, #16]
 80073c2:	9203      	str	r2, [sp, #12]
 80073c4:	6a3a      	ldr	r2, [r7, #32]
 80073c6:	9202      	str	r2, [sp, #8]
 80073c8:	9301      	str	r3, [sp, #4]
 80073ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073cc:	9300      	str	r3, [sp, #0]
 80073ce:	002b      	movs	r3, r5
 80073d0:	0022      	movs	r2, r4
 80073d2:	f015 fcbb 	bl	801cd4c <_ux_device_stack_initialize>
 80073d6:	1e03      	subs	r3, r0, #0
 80073d8:	d001      	beq.n	80073de <usb_init+0xa6>
			string_framework_length,
			language_id_framework,
			language_id_framework_length,
			UX_NULL) != UX_SUCCESS)
	{
		return UX_ERROR;
 80073da:	23ff      	movs	r3, #255	@ 0xff
 80073dc:	e158      	b.n	8007690 <usb_init+0x358>
	}

	/* Initialize the hid mouse class parameters for the device */
	hid_mouse_parameter.ux_slave_class_hid_instance_activate         = USBD_HID_Mouse_Activate;
 80073de:	4bae      	ldr	r3, [pc, #696]	@ (8007698 <usb_init+0x360>)
 80073e0:	4aae      	ldr	r2, [pc, #696]	@ (800769c <usb_init+0x364>)
 80073e2:	601a      	str	r2, [r3, #0]
	hid_mouse_parameter.ux_slave_class_hid_instance_deactivate       = USBD_HID_Mouse_Deactivate;
 80073e4:	4bac      	ldr	r3, [pc, #688]	@ (8007698 <usb_init+0x360>)
 80073e6:	4aae      	ldr	r2, [pc, #696]	@ (80076a0 <usb_init+0x368>)
 80073e8:	605a      	str	r2, [r3, #4]
	hid_mouse_parameter.ux_device_class_hid_parameter_report_address = USBD_HID_ReportDesc(INTERFACE_HID_MOUSE);
 80073ea:	2002      	movs	r0, #2
 80073ec:	f016 fedc 	bl	801e1a8 <USBD_HID_ReportDesc>
 80073f0:	0002      	movs	r2, r0
 80073f2:	4ba9      	ldr	r3, [pc, #676]	@ (8007698 <usb_init+0x360>)
 80073f4:	609a      	str	r2, [r3, #8]
	hid_mouse_parameter.ux_device_class_hid_parameter_report_length  = USBD_HID_ReportDesc_length(INTERFACE_HID_MOUSE);
 80073f6:	2002      	movs	r0, #2
 80073f8:	f016 fef4 	bl	801e1e4 <USBD_HID_ReportDesc_length>
 80073fc:	0003      	movs	r3, r0
 80073fe:	001a      	movs	r2, r3
 8007400:	4ba5      	ldr	r3, [pc, #660]	@ (8007698 <usb_init+0x360>)
 8007402:	611a      	str	r2, [r3, #16]
	hid_mouse_parameter.ux_device_class_hid_parameter_report_id      = UX_FALSE;
 8007404:	4ba4      	ldr	r3, [pc, #656]	@ (8007698 <usb_init+0x360>)
 8007406:	2200      	movs	r2, #0
 8007408:	60da      	str	r2, [r3, #12]
	hid_mouse_parameter.ux_device_class_hid_parameter_callback       = USBD_HID_Mouse_SetReport;
 800740a:	4ba3      	ldr	r3, [pc, #652]	@ (8007698 <usb_init+0x360>)
 800740c:	4aa5      	ldr	r2, [pc, #660]	@ (80076a4 <usb_init+0x36c>)
 800740e:	615a      	str	r2, [r3, #20]
	hid_mouse_parameter.ux_device_class_hid_parameter_get_callback   = USBD_HID_Mouse_GetReport;
 8007410:	4ba1      	ldr	r3, [pc, #644]	@ (8007698 <usb_init+0x360>)
 8007412:	4aa5      	ldr	r2, [pc, #660]	@ (80076a8 <usb_init+0x370>)
 8007414:	619a      	str	r2, [r3, #24]

	/* Get hid mouse configuration number */
	hid_mouse_configuration_number = USBD_Get_Configuration_Number(CLASS_TYPE_HID, INTERFACE_HID_MOUSE);
 8007416:	2102      	movs	r1, #2
 8007418:	2001      	movs	r0, #1
 800741a:	f016 feb1 	bl	801e180 <USBD_Get_Configuration_Number>
 800741e:	0003      	movs	r3, r0
 8007420:	001a      	movs	r2, r3
 8007422:	4ba2      	ldr	r3, [pc, #648]	@ (80076ac <usb_init+0x374>)
 8007424:	601a      	str	r2, [r3, #0]

	/* Find hid mouse interface number */
	hid_mouse_interface_number = USBD_Get_Interface_Number(CLASS_TYPE_HID, INTERFACE_HID_MOUSE);
 8007426:	2102      	movs	r1, #2
 8007428:	2001      	movs	r0, #1
 800742a:	f016 fe59 	bl	801e0e0 <USBD_Get_Interface_Number>
 800742e:	0003      	movs	r3, r0
 8007430:	001a      	movs	r2, r3
 8007432:	4b9f      	ldr	r3, [pc, #636]	@ (80076b0 <usb_init+0x378>)
 8007434:	601a      	str	r2, [r3, #0]

	/* Initialize the device hid Mouse class */
	if (ux_device_stack_class_register(_ux_system_slave_class_hid_name,
 8007436:	4b9d      	ldr	r3, [pc, #628]	@ (80076ac <usb_init+0x374>)
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	4b9d      	ldr	r3, [pc, #628]	@ (80076b0 <usb_init+0x378>)
 800743c:	681c      	ldr	r4, [r3, #0]
 800743e:	499d      	ldr	r1, [pc, #628]	@ (80076b4 <usb_init+0x37c>)
 8007440:	489d      	ldr	r0, [pc, #628]	@ (80076b8 <usb_init+0x380>)
 8007442:	4b95      	ldr	r3, [pc, #596]	@ (8007698 <usb_init+0x360>)
 8007444:	9300      	str	r3, [sp, #0]
 8007446:	0023      	movs	r3, r4
 8007448:	f014 fca0 	bl	801bd8c <_ux_device_stack_class_register>
 800744c:	1e03      	subs	r3, r0, #0
 800744e:	d001      	beq.n	8007454 <usb_init+0x11c>
			hid_mouse_configuration_number,
			hid_mouse_interface_number,
			&hid_mouse_parameter) != UX_SUCCESS)
	{
		/* USER CODE BEGIN USBX_DEVICE_HID_MOUSE_REGISTER_ERORR */
		return UX_ERROR;
 8007450:	23ff      	movs	r3, #255	@ 0xff
 8007452:	e11d      	b.n	8007690 <usb_init+0x358>
		/* USER CODE END USBX_DEVICE_HID_MOUSE_REGISTER_ERORR */
	}

	/* Initialize the hid keyboard class parameters for the device */
	hid_keyboard_parameter.ux_slave_class_hid_instance_activate         = USBD_HID_Keyboard_Activate;
 8007454:	4b99      	ldr	r3, [pc, #612]	@ (80076bc <usb_init+0x384>)
 8007456:	4a9a      	ldr	r2, [pc, #616]	@ (80076c0 <usb_init+0x388>)
 8007458:	601a      	str	r2, [r3, #0]
	hid_keyboard_parameter.ux_slave_class_hid_instance_deactivate       = USBD_HID_Keyboard_Deactivate;
 800745a:	4b98      	ldr	r3, [pc, #608]	@ (80076bc <usb_init+0x384>)
 800745c:	4a99      	ldr	r2, [pc, #612]	@ (80076c4 <usb_init+0x38c>)
 800745e:	605a      	str	r2, [r3, #4]
	hid_keyboard_parameter.ux_device_class_hid_parameter_report_address = USBD_HID_ReportDesc(INTERFACE_HID_KEYBOARD);
 8007460:	2001      	movs	r0, #1
 8007462:	f016 fea1 	bl	801e1a8 <USBD_HID_ReportDesc>
 8007466:	0002      	movs	r2, r0
 8007468:	4b94      	ldr	r3, [pc, #592]	@ (80076bc <usb_init+0x384>)
 800746a:	609a      	str	r2, [r3, #8]
	hid_keyboard_parameter.ux_device_class_hid_parameter_report_length  = USBD_HID_ReportDesc_length(INTERFACE_HID_KEYBOARD);
 800746c:	2001      	movs	r0, #1
 800746e:	f016 feb9 	bl	801e1e4 <USBD_HID_ReportDesc_length>
 8007472:	0003      	movs	r3, r0
 8007474:	001a      	movs	r2, r3
 8007476:	4b91      	ldr	r3, [pc, #580]	@ (80076bc <usb_init+0x384>)
 8007478:	611a      	str	r2, [r3, #16]
	hid_keyboard_parameter.ux_device_class_hid_parameter_report_id      = UX_FALSE;
 800747a:	4b90      	ldr	r3, [pc, #576]	@ (80076bc <usb_init+0x384>)
 800747c:	2200      	movs	r2, #0
 800747e:	60da      	str	r2, [r3, #12]
	hid_keyboard_parameter.ux_device_class_hid_parameter_callback       = USBD_HID_Keyboard_SetReport;
 8007480:	4b8e      	ldr	r3, [pc, #568]	@ (80076bc <usb_init+0x384>)
 8007482:	4a91      	ldr	r2, [pc, #580]	@ (80076c8 <usb_init+0x390>)
 8007484:	615a      	str	r2, [r3, #20]
	hid_keyboard_parameter.ux_device_class_hid_parameter_get_callback   = USBD_HID_Keyboard_GetReport;
 8007486:	4b8d      	ldr	r3, [pc, #564]	@ (80076bc <usb_init+0x384>)
 8007488:	4a90      	ldr	r2, [pc, #576]	@ (80076cc <usb_init+0x394>)
 800748a:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN HID_KEYBOARD_PARAMETER */

	/* USER CODE END HID_KEYBOARD_PARAMETER */

	/* Get hid keyboard configuration number */
	hid_keyboard_configuration_number = USBD_Get_Configuration_Number(CLASS_TYPE_HID, INTERFACE_HID_KEYBOARD);
 800748c:	2101      	movs	r1, #1
 800748e:	2001      	movs	r0, #1
 8007490:	f016 fe76 	bl	801e180 <USBD_Get_Configuration_Number>
 8007494:	0003      	movs	r3, r0
 8007496:	001a      	movs	r2, r3
 8007498:	4b8d      	ldr	r3, [pc, #564]	@ (80076d0 <usb_init+0x398>)
 800749a:	601a      	str	r2, [r3, #0]

	/* Find hid keyboard interface number */
	hid_keyboard_interface_number = USBD_Get_Interface_Number(CLASS_TYPE_HID, INTERFACE_HID_KEYBOARD);
 800749c:	2101      	movs	r1, #1
 800749e:	2001      	movs	r0, #1
 80074a0:	f016 fe1e 	bl	801e0e0 <USBD_Get_Interface_Number>
 80074a4:	0003      	movs	r3, r0
 80074a6:	001a      	movs	r2, r3
 80074a8:	4b8a      	ldr	r3, [pc, #552]	@ (80076d4 <usb_init+0x39c>)
 80074aa:	601a      	str	r2, [r3, #0]

	/* Initialize the device hid keyboard class */
	if (ux_device_stack_class_register(_ux_system_slave_class_hid_name,
 80074ac:	4b88      	ldr	r3, [pc, #544]	@ (80076d0 <usb_init+0x398>)
 80074ae:	681a      	ldr	r2, [r3, #0]
 80074b0:	4b88      	ldr	r3, [pc, #544]	@ (80076d4 <usb_init+0x39c>)
 80074b2:	681c      	ldr	r4, [r3, #0]
 80074b4:	497f      	ldr	r1, [pc, #508]	@ (80076b4 <usb_init+0x37c>)
 80074b6:	4880      	ldr	r0, [pc, #512]	@ (80076b8 <usb_init+0x380>)
 80074b8:	4b80      	ldr	r3, [pc, #512]	@ (80076bc <usb_init+0x384>)
 80074ba:	9300      	str	r3, [sp, #0]
 80074bc:	0023      	movs	r3, r4
 80074be:	f014 fc65 	bl	801bd8c <_ux_device_stack_class_register>
 80074c2:	1e03      	subs	r3, r0, #0
 80074c4:	d001      	beq.n	80074ca <usb_init+0x192>
			ux_device_class_hid_entry,
			hid_keyboard_configuration_number,
			hid_keyboard_interface_number,
			&hid_keyboard_parameter) != UX_SUCCESS)
	{
		return UX_ERROR;
 80074c6:	23ff      	movs	r3, #255	@ 0xff
 80074c8:	e0e2      	b.n	8007690 <usb_init+0x358>
	}

	/* Initialise the storage class parameters for the device */
	storage_parameter.ux_slave_class_storage_instance_activate   = USBD_STORAGE_Activate;
 80074ca:	4b83      	ldr	r3, [pc, #524]	@ (80076d8 <usb_init+0x3a0>)
 80074cc:	4a83      	ldr	r2, [pc, #524]	@ (80076dc <usb_init+0x3a4>)
 80074ce:	601a      	str	r2, [r3, #0]
	storage_parameter.ux_slave_class_storage_instance_deactivate = USBD_STORAGE_Deactivate;
 80074d0:	4b81      	ldr	r3, [pc, #516]	@ (80076d8 <usb_init+0x3a0>)
 80074d2:	4a83      	ldr	r2, [pc, #524]	@ (80076e0 <usb_init+0x3a8>)
 80074d4:	605a      	str	r2, [r3, #4]

	/* Store the number of LUN in this device storage instance */
	storage_parameter.ux_slave_class_storage_parameter_number_lun = STORAGE_NUMBER_LUN;
 80074d6:	4b80      	ldr	r3, [pc, #512]	@ (80076d8 <usb_init+0x3a0>)
 80074d8:	2201      	movs	r2, #1
 80074da:	609a      	str	r2, [r3, #8]

	/* Initialise the storage class parameters for reading/writing to the Flash Disk */
	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_last_lba = USBD_STORAGE_GetMediaLastLba();
 80074dc:	f7ff fc01 	bl	8006ce2 <USBD_STORAGE_GetMediaLastLba>
 80074e0:	0002      	movs	r2, r0
 80074e2:	4b7d      	ldr	r3, [pc, #500]	@ (80076d8 <usb_init+0x3a0>)
 80074e4:	60da      	str	r2, [r3, #12]

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_block_length = USBD_STORAGE_GetMediaBlocklength();
 80074e6:	f7ff fc08 	bl	8006cfa <USBD_STORAGE_GetMediaBlocklength>
 80074ea:	0002      	movs	r2, r0
 80074ec:	4b7a      	ldr	r3, [pc, #488]	@ (80076d8 <usb_init+0x3a0>)
 80074ee:	611a      	str	r2, [r3, #16]

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_type = 0;
 80074f0:	4b79      	ldr	r3, [pc, #484]	@ (80076d8 <usb_init+0x3a0>)
 80074f2:	2200      	movs	r2, #0
 80074f4:	615a      	str	r2, [r3, #20]

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_removable_flag = STORAGE_REMOVABLE_FLAG;
 80074f6:	4b78      	ldr	r3, [pc, #480]	@ (80076d8 <usb_init+0x3a0>)
 80074f8:	2280      	movs	r2, #128	@ 0x80
 80074fa:	619a      	str	r2, [r3, #24]

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_read_only_flag = STORAGE_READ_ONLY;
 80074fc:	4b76      	ldr	r3, [pc, #472]	@ (80076d8 <usb_init+0x3a0>)
 80074fe:	2200      	movs	r2, #0
 8007500:	61da      	str	r2, [r3, #28]

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_read = USBD_STORAGE_Read;
 8007502:	4b75      	ldr	r3, [pc, #468]	@ (80076d8 <usb_init+0x3a0>)
 8007504:	4a77      	ldr	r2, [pc, #476]	@ (80076e4 <usb_init+0x3ac>)
 8007506:	631a      	str	r2, [r3, #48]	@ 0x30

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_write = USBD_STORAGE_Write;
 8007508:	4b73      	ldr	r3, [pc, #460]	@ (80076d8 <usb_init+0x3a0>)
 800750a:	4a77      	ldr	r2, [pc, #476]	@ (80076e8 <usb_init+0x3b0>)
 800750c:	635a      	str	r2, [r3, #52]	@ 0x34

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_flush = USBD_STORAGE_Flush;
 800750e:	4b72      	ldr	r3, [pc, #456]	@ (80076d8 <usb_init+0x3a0>)
 8007510:	4a76      	ldr	r2, [pc, #472]	@ (80076ec <usb_init+0x3b4>)
 8007512:	639a      	str	r2, [r3, #56]	@ 0x38

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_status = USBD_STORAGE_Status;
 8007514:	4b70      	ldr	r3, [pc, #448]	@ (80076d8 <usb_init+0x3a0>)
 8007516:	4a76      	ldr	r2, [pc, #472]	@ (80076f0 <usb_init+0x3b8>)
 8007518:	63da      	str	r2, [r3, #60]	@ 0x3c

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_notification = USBD_STORAGE_Notification;
 800751a:	4b6f      	ldr	r3, [pc, #444]	@ (80076d8 <usb_init+0x3a0>)
 800751c:	4a75      	ldr	r2, [pc, #468]	@ (80076f4 <usb_init+0x3bc>)
 800751e:	641a      	str	r2, [r3, #64]	@ 0x40

	/* Get storage configuration number */
	storage_configuration_number = USBD_Get_Configuration_Number(CLASS_TYPE_MSC, 0);
 8007520:	2100      	movs	r1, #0
 8007522:	2003      	movs	r0, #3
 8007524:	f016 fe2c 	bl	801e180 <USBD_Get_Configuration_Number>
 8007528:	0003      	movs	r3, r0
 800752a:	001a      	movs	r2, r3
 800752c:	4b72      	ldr	r3, [pc, #456]	@ (80076f8 <usb_init+0x3c0>)
 800752e:	601a      	str	r2, [r3, #0]

	/* Find storage interface number */
	storage_interface_number = USBD_Get_Interface_Number(CLASS_TYPE_MSC, 0);
 8007530:	2100      	movs	r1, #0
 8007532:	2003      	movs	r0, #3
 8007534:	f016 fdd4 	bl	801e0e0 <USBD_Get_Interface_Number>
 8007538:	0003      	movs	r3, r0
 800753a:	001a      	movs	r2, r3
 800753c:	4b6f      	ldr	r3, [pc, #444]	@ (80076fc <usb_init+0x3c4>)
 800753e:	601a      	str	r2, [r3, #0]

	/* Initialise the device storage class */
	if (ux_device_stack_class_register(_ux_system_slave_class_storage_name,
 8007540:	4b6d      	ldr	r3, [pc, #436]	@ (80076f8 <usb_init+0x3c0>)
 8007542:	681a      	ldr	r2, [r3, #0]
 8007544:	4b6d      	ldr	r3, [pc, #436]	@ (80076fc <usb_init+0x3c4>)
 8007546:	681c      	ldr	r4, [r3, #0]
 8007548:	496d      	ldr	r1, [pc, #436]	@ (8007700 <usb_init+0x3c8>)
 800754a:	486e      	ldr	r0, [pc, #440]	@ (8007704 <usb_init+0x3cc>)
 800754c:	4b62      	ldr	r3, [pc, #392]	@ (80076d8 <usb_init+0x3a0>)
 800754e:	9300      	str	r3, [sp, #0]
 8007550:	0023      	movs	r3, r4
 8007552:	f014 fc1b 	bl	801bd8c <_ux_device_stack_class_register>
 8007556:	1e03      	subs	r3, r0, #0
 8007558:	d001      	beq.n	800755e <usb_init+0x226>
			ux_device_class_storage_entry,
			storage_configuration_number,
			storage_interface_number,
			&storage_parameter) != UX_SUCCESS)
	{
		return UX_ERROR;
 800755a:	23ff      	movs	r3, #255	@ 0xff
 800755c:	e098      	b.n	8007690 <usb_init+0x358>
	}

	/* Allocate the stack for device application main thread */
	if (tx_byte_allocate(byte_pool, (VOID **) &pointer, UX_THREAD_STACK_SIZE,
 800755e:	2380      	movs	r3, #128	@ 0x80
 8007560:	00da      	lsls	r2, r3, #3
 8007562:	230c      	movs	r3, #12
 8007564:	18f9      	adds	r1, r7, r3
 8007566:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007568:	2300      	movs	r3, #0
 800756a:	f00c f919 	bl	80137a0 <_txe_byte_allocate>
 800756e:	1e03      	subs	r3, r0, #0
 8007570:	d001      	beq.n	8007576 <usb_init+0x23e>
			TX_NO_WAIT) != TX_SUCCESS)
	{
		return TX_POOL_ERROR;
 8007572:	2302      	movs	r3, #2
 8007574:	e08c      	b.n	8007690 <usb_init+0x358>
	}

	/* Create the device application main thread */
	if (tx_thread_create(&usb_thread_ptr, USB_THREAD_NAME, usb_thread,
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	4c63      	ldr	r4, [pc, #396]	@ (8007708 <usb_init+0x3d0>)
 800757a:	4964      	ldr	r1, [pc, #400]	@ (800770c <usb_init+0x3d4>)
 800757c:	4864      	ldr	r0, [pc, #400]	@ (8007710 <usb_init+0x3d8>)
 800757e:	22b0      	movs	r2, #176	@ 0xb0
 8007580:	9206      	str	r2, [sp, #24]
 8007582:	2201      	movs	r2, #1
 8007584:	9205      	str	r2, [sp, #20]
 8007586:	2201      	movs	r2, #1
 8007588:	9204      	str	r2, [sp, #16]
 800758a:	220a      	movs	r2, #10
 800758c:	9203      	str	r2, [sp, #12]
 800758e:	220a      	movs	r2, #10
 8007590:	9202      	str	r2, [sp, #8]
 8007592:	2280      	movs	r2, #128	@ 0x80
 8007594:	00d2      	lsls	r2, r2, #3
 8007596:	9201      	str	r2, [sp, #4]
 8007598:	9300      	str	r3, [sp, #0]
 800759a:	2300      	movs	r3, #0
 800759c:	0022      	movs	r2, r4
 800759e:	f00c ff23 	bl	80143e8 <_txe_thread_create>
 80075a2:	1e03      	subs	r3, r0, #0
 80075a4:	d001      	beq.n	80075aa <usb_init+0x272>
			0, pointer, UX_THREAD_STACK_SIZE, USB_THREAD_PRIORITY,
			USB_THREAD_PRIORITY, 1,
			TX_AUTO_START) != TX_SUCCESS)
	{
		return TX_THREAD_ERROR;
 80075a6:	230e      	movs	r3, #14
 80075a8:	e072      	b.n	8007690 <usb_init+0x358>
	}

	/* Allocate the stack for usbx hid mouse thread */
	if (tx_byte_allocate(byte_pool, (VOID **) &pointer, USBX_HID_MOUSE_THREAD_STACK_SIZE, TX_NO_WAIT) != UX_SUCCESS)
 80075aa:	2380      	movs	r3, #128	@ 0x80
 80075ac:	00da      	lsls	r2, r3, #3
 80075ae:	230c      	movs	r3, #12
 80075b0:	18f9      	adds	r1, r7, r3
 80075b2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80075b4:	2300      	movs	r3, #0
 80075b6:	f00c f8f3 	bl	80137a0 <_txe_byte_allocate>
 80075ba:	1e03      	subs	r3, r0, #0
 80075bc:	d001      	beq.n	80075c2 <usb_init+0x28a>
	{
		return TX_POOL_ERROR;
 80075be:	2302      	movs	r3, #2
 80075c0:	e066      	b.n	8007690 <usb_init+0x358>
	}

	/* Create the usbx hid mouse thread */
	if (tx_thread_create(&hid_mouse_thread_ptr, USBX_HID_MOUSE_THREAD_NAME,
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	4c53      	ldr	r4, [pc, #332]	@ (8007714 <usb_init+0x3dc>)
 80075c6:	4954      	ldr	r1, [pc, #336]	@ (8007718 <usb_init+0x3e0>)
 80075c8:	4854      	ldr	r0, [pc, #336]	@ (800771c <usb_init+0x3e4>)
 80075ca:	22b0      	movs	r2, #176	@ 0xb0
 80075cc:	9206      	str	r2, [sp, #24]
 80075ce:	2201      	movs	r2, #1
 80075d0:	9205      	str	r2, [sp, #20]
 80075d2:	2201      	movs	r2, #1
 80075d4:	9204      	str	r2, [sp, #16]
 80075d6:	2214      	movs	r2, #20
 80075d8:	9203      	str	r2, [sp, #12]
 80075da:	2214      	movs	r2, #20
 80075dc:	9202      	str	r2, [sp, #8]
 80075de:	2280      	movs	r2, #128	@ 0x80
 80075e0:	00d2      	lsls	r2, r2, #3
 80075e2:	9201      	str	r2, [sp, #4]
 80075e4:	9300      	str	r3, [sp, #0]
 80075e6:	2300      	movs	r3, #0
 80075e8:	0022      	movs	r2, r4
 80075ea:	f00c fefd 	bl	80143e8 <_txe_thread_create>
 80075ee:	1e03      	subs	r3, r0, #0
 80075f0:	d001      	beq.n	80075f6 <usb_init+0x2be>
			hid_mouse_thread, 0, pointer, USBX_HID_MOUSE_THREAD_STACK_SIZE,
			USBX_HID_MOUSE_THREAD_PRIORITY, USBX_HID_MOUSE_THREAD_PRIORITY, 1, TX_AUTO_START) != UX_SUCCESS)
	{
		return TX_THREAD_ERROR;
 80075f2:	230e      	movs	r3, #14
 80075f4:	e04c      	b.n	8007690 <usb_init+0x358>
	}

	/* Allocate the stack for usbx hid keyboard thread */
	if (tx_byte_allocate(byte_pool, (VOID **) &pointer, USBX_HID_KEYBOARD_THREAD_STACK_SIZE, TX_NO_WAIT) != UX_SUCCESS)
 80075f6:	2380      	movs	r3, #128	@ 0x80
 80075f8:	00da      	lsls	r2, r3, #3
 80075fa:	230c      	movs	r3, #12
 80075fc:	18f9      	adds	r1, r7, r3
 80075fe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007600:	2300      	movs	r3, #0
 8007602:	f00c f8cd 	bl	80137a0 <_txe_byte_allocate>
 8007606:	1e03      	subs	r3, r0, #0
 8007608:	d001      	beq.n	800760e <usb_init+0x2d6>
	{
		return TX_POOL_ERROR;
 800760a:	2302      	movs	r3, #2
 800760c:	e040      	b.n	8007690 <usb_init+0x358>
	}

	/* Create the usbx hid keyboard thread */
	if (tx_thread_create(&hid_keyboard_thread_ptr, USBX_HID_KEYBOARD_THREAD_NAME,
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	4c43      	ldr	r4, [pc, #268]	@ (8007720 <usb_init+0x3e8>)
 8007612:	4944      	ldr	r1, [pc, #272]	@ (8007724 <usb_init+0x3ec>)
 8007614:	4844      	ldr	r0, [pc, #272]	@ (8007728 <usb_init+0x3f0>)
 8007616:	22b0      	movs	r2, #176	@ 0xb0
 8007618:	9206      	str	r2, [sp, #24]
 800761a:	2201      	movs	r2, #1
 800761c:	9205      	str	r2, [sp, #20]
 800761e:	2200      	movs	r2, #0
 8007620:	9204      	str	r2, [sp, #16]
 8007622:	2214      	movs	r2, #20
 8007624:	9203      	str	r2, [sp, #12]
 8007626:	2214      	movs	r2, #20
 8007628:	9202      	str	r2, [sp, #8]
 800762a:	2280      	movs	r2, #128	@ 0x80
 800762c:	00d2      	lsls	r2, r2, #3
 800762e:	9201      	str	r2, [sp, #4]
 8007630:	9300      	str	r3, [sp, #0]
 8007632:	2300      	movs	r3, #0
 8007634:	0022      	movs	r2, r4
 8007636:	f00c fed7 	bl	80143e8 <_txe_thread_create>
 800763a:	1e03      	subs	r3, r0, #0
 800763c:	d001      	beq.n	8007642 <usb_init+0x30a>
			hid_keyboard_thread, 0, pointer, USBX_HID_KEYBOARD_THREAD_STACK_SIZE,
			USBX_HID_KEYBOARD_THREAD_PRIORITY, USBX_HID_KEYBOARD_THREAD_PRIORITY, TX_NO_TIME_SLICE, TX_AUTO_START) != UX_SUCCESS)
	{
		return TX_THREAD_ERROR;
 800763e:	230e      	movs	r3, #14
 8007640:	e026      	b.n	8007690 <usb_init+0x358>
	}

	/* Allocate the stack for usbx msc thread */
	if (tx_byte_allocate(byte_pool, (VOID **) &pointer, USBX_MSC_THREAD_STACK_SIZE, TX_NO_WAIT) != UX_SUCCESS)
 8007642:	2380      	movs	r3, #128	@ 0x80
 8007644:	00da      	lsls	r2, r3, #3
 8007646:	230c      	movs	r3, #12
 8007648:	18f9      	adds	r1, r7, r3
 800764a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800764c:	2300      	movs	r3, #0
 800764e:	f00c f8a7 	bl	80137a0 <_txe_byte_allocate>
 8007652:	1e03      	subs	r3, r0, #0
 8007654:	d001      	beq.n	800765a <usb_init+0x322>
	{
		return TX_POOL_ERROR;
 8007656:	2302      	movs	r3, #2
 8007658:	e01a      	b.n	8007690 <usb_init+0x358>
	}

	/* Create the usbx msc thread */
	if (tx_thread_create(&msc_thread_ptr, USBX_MSC_THREAD_NAME,
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	4c33      	ldr	r4, [pc, #204]	@ (800772c <usb_init+0x3f4>)
 800765e:	4931      	ldr	r1, [pc, #196]	@ (8007724 <usb_init+0x3ec>)
 8007660:	4833      	ldr	r0, [pc, #204]	@ (8007730 <usb_init+0x3f8>)
 8007662:	22b0      	movs	r2, #176	@ 0xb0
 8007664:	9206      	str	r2, [sp, #24]
 8007666:	2201      	movs	r2, #1
 8007668:	9205      	str	r2, [sp, #20]
 800766a:	2200      	movs	r2, #0
 800766c:	9204      	str	r2, [sp, #16]
 800766e:	2214      	movs	r2, #20
 8007670:	9203      	str	r2, [sp, #12]
 8007672:	2214      	movs	r2, #20
 8007674:	9202      	str	r2, [sp, #8]
 8007676:	2280      	movs	r2, #128	@ 0x80
 8007678:	00d2      	lsls	r2, r2, #3
 800767a:	9201      	str	r2, [sp, #4]
 800767c:	9300      	str	r3, [sp, #0]
 800767e:	2300      	movs	r3, #0
 8007680:	0022      	movs	r2, r4
 8007682:	f00c feb1 	bl	80143e8 <_txe_thread_create>
 8007686:	1e03      	subs	r3, r0, #0
 8007688:	d001      	beq.n	800768e <usb_init+0x356>
			msc_thread, 0, pointer, USBX_MSC_THREAD_STACK_SIZE,
			USBX_MSC_THREAD_PRIORITY, USBX_MSC_THREAD_PRIORITY, TX_NO_TIME_SLICE, TX_AUTO_START) != UX_SUCCESS)
	{
		return TX_THREAD_ERROR;
 800768a:	230e      	movs	r3, #14
 800768c:	e000      	b.n	8007690 <usb_init+0x358>
	}

	return ret;
 800768e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007690:	0018      	movs	r0, r3
 8007692:	46bd      	mov	sp, r7
 8007694:	b00f      	add	sp, #60	@ 0x3c
 8007696:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007698:	20011060 	.word	0x20011060
 800769c:	08006845 	.word	0x08006845
 80076a0:	08006861 	.word	0x08006861
 80076a4:	0800687d 	.word	0x0800687d
 80076a8:	08006895 	.word	0x08006895
 80076ac:	2001105c 	.word	0x2001105c
 80076b0:	20011058 	.word	0x20011058
 80076b4:	08018f95 	.word	0x08018f95
 80076b8:	2000009c 	.word	0x2000009c
 80076bc:	20011084 	.word	0x20011084
 80076c0:	08006715 	.word	0x08006715
 80076c4:	08006731 	.word	0x08006731
 80076c8:	0800674d 	.word	0x0800674d
 80076cc:	08006765 	.word	0x08006765
 80076d0:	20011080 	.word	0x20011080
 80076d4:	2001107c 	.word	0x2001107c
 80076d8:	200110a8 	.word	0x200110a8
 80076dc:	08006c2f 	.word	0x08006c2f
 80076e0:	08006c3f 	.word	0x08006c3f
 80076e4:	08006c4f 	.word	0x08006c4f
 80076e8:	08006c6f 	.word	0x08006c6f
 80076ec:	08006c8f 	.word	0x08006c8f
 80076f0:	08006cab 	.word	0x08006cab
 80076f4:	08006cc7 	.word	0x08006cc7
 80076f8:	200110a4 	.word	0x200110a4
 80076fc:	200110a0 	.word	0x200110a0
 8007700:	080198b5 	.word	0x080198b5
 8007704:	20000084 	.word	0x20000084
 8007708:	08007735 	.word	0x08007735
 800770c:	0801f3a4 	.word	0x0801f3a4
 8007710:	20010d98 	.word	0x20010d98
 8007714:	080068ad 	.word	0x080068ad
 8007718:	0801f3b0 	.word	0x0801f3b0
 800771c:	20010e48 	.word	0x20010e48
 8007720:	0800677d 	.word	0x0800677d
 8007724:	0801f3c0 	.word	0x0801f3c0
 8007728:	20010ef8 	.word	0x20010ef8
 800772c:	08006d15 	.word	0x08006d15
 8007730:	20010fa8 	.word	0x20010fa8

08007734 <usb_thread>:

/* PFP */
void STM32_USB_Init(void);


void usb_thread(uint32_t thread_input){
 8007734:	b580      	push	{r7, lr}
 8007736:	b082      	sub	sp, #8
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]

	USB2533_Init(&usb2533, &hi2c2);
 800773c:	4a05      	ldr	r2, [pc, #20]	@ (8007754 <usb_thread+0x20>)
 800773e:	4b06      	ldr	r3, [pc, #24]	@ (8007758 <usb_thread+0x24>)
 8007740:	0011      	movs	r1, r2
 8007742:	0018      	movs	r0, r3
 8007744:	f7fe ff40 	bl	80065c8 <USB2533_Init>
	STM32_USB_Init();
 8007748:	f000 f808 	bl	800775c <STM32_USB_Init>

	while (1){
		tx_thread_sleep(100);
 800774c:	2064      	movs	r0, #100	@ 0x64
 800774e:	f00b f8dd 	bl	801290c <_tx_thread_sleep>
 8007752:	e7fb      	b.n	800774c <usb_thread+0x18>
 8007754:	20011104 	.word	0x20011104
 8007758:	200110fc 	.word	0x200110fc

0800775c <STM32_USB_Init>:

	}
}


void STM32_USB_Init(){
 800775c:	b580      	push	{r7, lr}
 800775e:	af00      	add	r7, sp, #0

	MX_USB_DRD_FS_PCD_Init();
 8007760:	f001 f900 	bl	8008964 <MX_USB_DRD_FS_PCD_Init>
	 * BTABLE uses the first 20 bytes of the PMA when the USB peripheral is configured
	 * for 3 end points (EP0, EP1, EP2). For more info, see RM0440 p1268.
	 */

	/* Configure control endpoints */
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, 0x00, PCD_SNG_BUF, 0x40);
 8007764:	4819      	ldr	r0, [pc, #100]	@ (80077cc <STM32_USB_Init+0x70>)
 8007766:	2340      	movs	r3, #64	@ 0x40
 8007768:	2200      	movs	r2, #0
 800776a:	2100      	movs	r1, #0
 800776c:	f003 ff10 	bl	800b590 <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, 0x80, PCD_SNG_BUF, 0x80);
 8007770:	4816      	ldr	r0, [pc, #88]	@ (80077cc <STM32_USB_Init+0x70>)
 8007772:	2380      	movs	r3, #128	@ 0x80
 8007774:	2200      	movs	r2, #0
 8007776:	2180      	movs	r1, #128	@ 0x80
 8007778:	f003 ff0a 	bl	800b590 <HAL_PCDEx_PMAConfig>

	/* Configure class endpoints */
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, USBD_MSC_EPOUT_ADDR, PCD_SNG_BUF, 0xC0);
 800777c:	4813      	ldr	r0, [pc, #76]	@ (80077cc <STM32_USB_Init+0x70>)
 800777e:	23c0      	movs	r3, #192	@ 0xc0
 8007780:	2200      	movs	r2, #0
 8007782:	2102      	movs	r1, #2
 8007784:	f003 ff04 	bl	800b590 <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, USBD_MSC_EPIN_ADDR, PCD_SNG_BUF, 0x100);
 8007788:	2380      	movs	r3, #128	@ 0x80
 800778a:	005b      	lsls	r3, r3, #1
 800778c:	480f      	ldr	r0, [pc, #60]	@ (80077cc <STM32_USB_Init+0x70>)
 800778e:	2200      	movs	r2, #0
 8007790:	2181      	movs	r1, #129	@ 0x81
 8007792:	f003 fefd 	bl	800b590 <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, USBD_HID_MOUSE_EPIN_ADDR, PCD_SNG_BUF, 0x140);
 8007796:	23a0      	movs	r3, #160	@ 0xa0
 8007798:	005b      	lsls	r3, r3, #1
 800779a:	480c      	ldr	r0, [pc, #48]	@ (80077cc <STM32_USB_Init+0x70>)
 800779c:	2200      	movs	r2, #0
 800779e:	2183      	movs	r1, #131	@ 0x83
 80077a0:	f003 fef6 	bl	800b590 <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, USBD_HID_KEYBOARD_EPIN_ADDR, PCD_SNG_BUF, 0x180);
 80077a4:	23c0      	movs	r3, #192	@ 0xc0
 80077a6:	005b      	lsls	r3, r3, #1
 80077a8:	4808      	ldr	r0, [pc, #32]	@ (80077cc <STM32_USB_Init+0x70>)
 80077aa:	2200      	movs	r2, #0
 80077ac:	2184      	movs	r1, #132	@ 0x84
 80077ae:	f003 feef 	bl	800b590 <HAL_PCDEx_PMAConfig>

	ux_dcd_stm32_initialize((ULONG)USB_DRD_FS, (ULONG)&hpcd_USB_DRD_FS);
 80077b2:	4b06      	ldr	r3, [pc, #24]	@ (80077cc <STM32_USB_Init+0x70>)
 80077b4:	4a06      	ldr	r2, [pc, #24]	@ (80077d0 <STM32_USB_Init+0x74>)
 80077b6:	0019      	movs	r1, r3
 80077b8:	0010      	movs	r0, r2
 80077ba:	f013 fe91 	bl	801b4e0 <_ux_dcd_stm32_initialize>

	HAL_PCD_Start(&hpcd_USB_DRD_FS);
 80077be:	4b03      	ldr	r3, [pc, #12]	@ (80077cc <STM32_USB_Init+0x70>)
 80077c0:	0018      	movs	r0, r3
 80077c2:	f002 faa3 	bl	8009d0c <HAL_PCD_Start>
}
 80077c6:	46c0      	nop			@ (mov r8, r8)
 80077c8:	46bd      	mov	sp, r7
 80077ca:	bd80      	pop	{r7, pc}
 80077cc:	20011240 	.word	0x20011240
 80077d0:	40005c00 	.word	0x40005c00

080077d4 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b084      	sub	sp, #16
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 80077dc:	2300      	movs	r3, #0
 80077de:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	60bb      	str	r3, [r7, #8]
  /* USER CODE BEGIN App_ThreadX_MEM_POOL */
  (void)byte_pool;
  /* USER CODE END App_ThreadX_MEM_POOL */

  /* USER CODE BEGIN App_ThreadX_Init */
create_queues();
 80077e4:	f7fe ff70 	bl	80066c8 <create_queues>
system_init();
 80077e8:	f7ff fcc8 	bl	800717c <system_init>
create_threads();
 80077ec:	f7fe ff44 	bl	8006678 <create_threads>
/* USER CODE END App_ThreadX_Init */

  return ret;
 80077f0:	68fb      	ldr	r3, [r7, #12]
}
 80077f2:	0018      	movs	r0, r3
 80077f4:	46bd      	mov	sp, r7
 80077f6:	b004      	add	sp, #16
 80077f8:	bd80      	pop	{r7, pc}

080077fa <MX_ThreadX_Init>:
  * @brief  MX_ThreadX_Init
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 80077fa:	b580      	push	{r7, lr}
 80077fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 80077fe:	f009 f93f 	bl	8010a80 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8007802:	46c0      	nop			@ (mov r8, r8)
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}

08007808 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b082      	sub	sp, #8
 800780c:	af00      	add	r7, sp, #0
 800780e:	0002      	movs	r2, r0
 8007810:	1dfb      	adds	r3, r7, #7
 8007812:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8007814:	1dfb      	adds	r3, r7, #7
 8007816:	781b      	ldrb	r3, [r3, #0]
 8007818:	2b7f      	cmp	r3, #127	@ 0x7f
 800781a:	d809      	bhi.n	8007830 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800781c:	1dfb      	adds	r3, r7, #7
 800781e:	781b      	ldrb	r3, [r3, #0]
 8007820:	001a      	movs	r2, r3
 8007822:	231f      	movs	r3, #31
 8007824:	401a      	ands	r2, r3
 8007826:	4b04      	ldr	r3, [pc, #16]	@ (8007838 <__NVIC_EnableIRQ+0x30>)
 8007828:	2101      	movs	r1, #1
 800782a:	4091      	lsls	r1, r2
 800782c:	000a      	movs	r2, r1
 800782e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8007830:	46c0      	nop			@ (mov r8, r8)
 8007832:	46bd      	mov	sp, r7
 8007834:	b002      	add	sp, #8
 8007836:	bd80      	pop	{r7, pc}
 8007838:	e000e100 	.word	0xe000e100

0800783c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800783c:	b590      	push	{r4, r7, lr}
 800783e:	b083      	sub	sp, #12
 8007840:	af00      	add	r7, sp, #0
 8007842:	0002      	movs	r2, r0
 8007844:	6039      	str	r1, [r7, #0]
 8007846:	1dfb      	adds	r3, r7, #7
 8007848:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800784a:	1dfb      	adds	r3, r7, #7
 800784c:	781b      	ldrb	r3, [r3, #0]
 800784e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007850:	d828      	bhi.n	80078a4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007852:	4a2f      	ldr	r2, [pc, #188]	@ (8007910 <__NVIC_SetPriority+0xd4>)
 8007854:	1dfb      	adds	r3, r7, #7
 8007856:	781b      	ldrb	r3, [r3, #0]
 8007858:	b25b      	sxtb	r3, r3
 800785a:	089b      	lsrs	r3, r3, #2
 800785c:	33c0      	adds	r3, #192	@ 0xc0
 800785e:	009b      	lsls	r3, r3, #2
 8007860:	589b      	ldr	r3, [r3, r2]
 8007862:	1dfa      	adds	r2, r7, #7
 8007864:	7812      	ldrb	r2, [r2, #0]
 8007866:	0011      	movs	r1, r2
 8007868:	2203      	movs	r2, #3
 800786a:	400a      	ands	r2, r1
 800786c:	00d2      	lsls	r2, r2, #3
 800786e:	21ff      	movs	r1, #255	@ 0xff
 8007870:	4091      	lsls	r1, r2
 8007872:	000a      	movs	r2, r1
 8007874:	43d2      	mvns	r2, r2
 8007876:	401a      	ands	r2, r3
 8007878:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	019b      	lsls	r3, r3, #6
 800787e:	22ff      	movs	r2, #255	@ 0xff
 8007880:	401a      	ands	r2, r3
 8007882:	1dfb      	adds	r3, r7, #7
 8007884:	781b      	ldrb	r3, [r3, #0]
 8007886:	0018      	movs	r0, r3
 8007888:	2303      	movs	r3, #3
 800788a:	4003      	ands	r3, r0
 800788c:	00db      	lsls	r3, r3, #3
 800788e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007890:	481f      	ldr	r0, [pc, #124]	@ (8007910 <__NVIC_SetPriority+0xd4>)
 8007892:	1dfb      	adds	r3, r7, #7
 8007894:	781b      	ldrb	r3, [r3, #0]
 8007896:	b25b      	sxtb	r3, r3
 8007898:	089b      	lsrs	r3, r3, #2
 800789a:	430a      	orrs	r2, r1
 800789c:	33c0      	adds	r3, #192	@ 0xc0
 800789e:	009b      	lsls	r3, r3, #2
 80078a0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80078a2:	e031      	b.n	8007908 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80078a4:	4a1b      	ldr	r2, [pc, #108]	@ (8007914 <__NVIC_SetPriority+0xd8>)
 80078a6:	1dfb      	adds	r3, r7, #7
 80078a8:	781b      	ldrb	r3, [r3, #0]
 80078aa:	0019      	movs	r1, r3
 80078ac:	230f      	movs	r3, #15
 80078ae:	400b      	ands	r3, r1
 80078b0:	3b08      	subs	r3, #8
 80078b2:	089b      	lsrs	r3, r3, #2
 80078b4:	3306      	adds	r3, #6
 80078b6:	009b      	lsls	r3, r3, #2
 80078b8:	18d3      	adds	r3, r2, r3
 80078ba:	3304      	adds	r3, #4
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	1dfa      	adds	r2, r7, #7
 80078c0:	7812      	ldrb	r2, [r2, #0]
 80078c2:	0011      	movs	r1, r2
 80078c4:	2203      	movs	r2, #3
 80078c6:	400a      	ands	r2, r1
 80078c8:	00d2      	lsls	r2, r2, #3
 80078ca:	21ff      	movs	r1, #255	@ 0xff
 80078cc:	4091      	lsls	r1, r2
 80078ce:	000a      	movs	r2, r1
 80078d0:	43d2      	mvns	r2, r2
 80078d2:	401a      	ands	r2, r3
 80078d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	019b      	lsls	r3, r3, #6
 80078da:	22ff      	movs	r2, #255	@ 0xff
 80078dc:	401a      	ands	r2, r3
 80078de:	1dfb      	adds	r3, r7, #7
 80078e0:	781b      	ldrb	r3, [r3, #0]
 80078e2:	0018      	movs	r0, r3
 80078e4:	2303      	movs	r3, #3
 80078e6:	4003      	ands	r3, r0
 80078e8:	00db      	lsls	r3, r3, #3
 80078ea:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80078ec:	4809      	ldr	r0, [pc, #36]	@ (8007914 <__NVIC_SetPriority+0xd8>)
 80078ee:	1dfb      	adds	r3, r7, #7
 80078f0:	781b      	ldrb	r3, [r3, #0]
 80078f2:	001c      	movs	r4, r3
 80078f4:	230f      	movs	r3, #15
 80078f6:	4023      	ands	r3, r4
 80078f8:	3b08      	subs	r3, #8
 80078fa:	089b      	lsrs	r3, r3, #2
 80078fc:	430a      	orrs	r2, r1
 80078fe:	3306      	adds	r3, #6
 8007900:	009b      	lsls	r3, r3, #2
 8007902:	18c3      	adds	r3, r0, r3
 8007904:	3304      	adds	r3, #4
 8007906:	601a      	str	r2, [r3, #0]
}
 8007908:	46c0      	nop			@ (mov r8, r8)
 800790a:	46bd      	mov	sp, r7
 800790c:	b003      	add	sp, #12
 800790e:	bd90      	pop	{r4, r7, pc}
 8007910:	e000e100 	.word	0xe000e100
 8007914:	e000ed00 	.word	0xe000ed00

08007918 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b082      	sub	sp, #8
 800791c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800791e:	4b13      	ldr	r3, [pc, #76]	@ (800796c <MX_DMA_Init+0x54>)
 8007920:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007922:	4b12      	ldr	r3, [pc, #72]	@ (800796c <MX_DMA_Init+0x54>)
 8007924:	2101      	movs	r1, #1
 8007926:	430a      	orrs	r2, r1
 8007928:	639a      	str	r2, [r3, #56]	@ 0x38
 800792a:	4b10      	ldr	r3, [pc, #64]	@ (800796c <MX_DMA_Init+0x54>)
 800792c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800792e:	2201      	movs	r2, #1
 8007930:	4013      	ands	r3, r2
 8007932:	607b      	str	r3, [r7, #4]
 8007934:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, 0);
 8007936:	2100      	movs	r1, #0
 8007938:	2009      	movs	r0, #9
 800793a:	f7ff ff7f 	bl	800783c <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800793e:	2009      	movs	r0, #9
 8007940:	f7ff ff62 	bl	8007808 <__NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0);
 8007944:	2100      	movs	r1, #0
 8007946:	200a      	movs	r0, #10
 8007948:	f7ff ff78 	bl	800783c <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800794c:	200a      	movs	r0, #10
 800794e:	f7ff ff5b 	bl	8007808 <__NVIC_EnableIRQ>
  /* DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn, 0, 0);
 8007952:	2200      	movs	r2, #0
 8007954:	2100      	movs	r1, #0
 8007956:	200b      	movs	r0, #11
 8007958:	f001 fa0e 	bl	8008d78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn);
 800795c:	200b      	movs	r0, #11
 800795e:	f001 fa20 	bl	8008da2 <HAL_NVIC_EnableIRQ>

}
 8007962:	46c0      	nop			@ (mov r8, r8)
 8007964:	46bd      	mov	sp, r7
 8007966:	b002      	add	sp, #8
 8007968:	bd80      	pop	{r7, pc}
 800796a:	46c0      	nop			@ (mov r8, r8)
 800796c:	40021000 	.word	0x40021000

08007970 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8007970:	b590      	push	{r4, r7, lr}
 8007972:	b08b      	sub	sp, #44	@ 0x2c
 8007974:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007976:	2414      	movs	r4, #20
 8007978:	193b      	adds	r3, r7, r4
 800797a:	0018      	movs	r0, r3
 800797c:	2314      	movs	r3, #20
 800797e:	001a      	movs	r2, r3
 8007980:	2100      	movs	r1, #0
 8007982:	f017 fc71 	bl	801f268 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007986:	4b5e      	ldr	r3, [pc, #376]	@ (8007b00 <MX_GPIO_Init+0x190>)
 8007988:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800798a:	4b5d      	ldr	r3, [pc, #372]	@ (8007b00 <MX_GPIO_Init+0x190>)
 800798c:	2104      	movs	r1, #4
 800798e:	430a      	orrs	r2, r1
 8007990:	635a      	str	r2, [r3, #52]	@ 0x34
 8007992:	4b5b      	ldr	r3, [pc, #364]	@ (8007b00 <MX_GPIO_Init+0x190>)
 8007994:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007996:	2204      	movs	r2, #4
 8007998:	4013      	ands	r3, r2
 800799a:	613b      	str	r3, [r7, #16]
 800799c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800799e:	4b58      	ldr	r3, [pc, #352]	@ (8007b00 <MX_GPIO_Init+0x190>)
 80079a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80079a2:	4b57      	ldr	r3, [pc, #348]	@ (8007b00 <MX_GPIO_Init+0x190>)
 80079a4:	2120      	movs	r1, #32
 80079a6:	430a      	orrs	r2, r1
 80079a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80079aa:	4b55      	ldr	r3, [pc, #340]	@ (8007b00 <MX_GPIO_Init+0x190>)
 80079ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079ae:	2220      	movs	r2, #32
 80079b0:	4013      	ands	r3, r2
 80079b2:	60fb      	str	r3, [r7, #12]
 80079b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80079b6:	4b52      	ldr	r3, [pc, #328]	@ (8007b00 <MX_GPIO_Init+0x190>)
 80079b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80079ba:	4b51      	ldr	r3, [pc, #324]	@ (8007b00 <MX_GPIO_Init+0x190>)
 80079bc:	2101      	movs	r1, #1
 80079be:	430a      	orrs	r2, r1
 80079c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80079c2:	4b4f      	ldr	r3, [pc, #316]	@ (8007b00 <MX_GPIO_Init+0x190>)
 80079c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079c6:	2201      	movs	r2, #1
 80079c8:	4013      	ands	r3, r2
 80079ca:	60bb      	str	r3, [r7, #8]
 80079cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80079ce:	4b4c      	ldr	r3, [pc, #304]	@ (8007b00 <MX_GPIO_Init+0x190>)
 80079d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80079d2:	4b4b      	ldr	r3, [pc, #300]	@ (8007b00 <MX_GPIO_Init+0x190>)
 80079d4:	2102      	movs	r1, #2
 80079d6:	430a      	orrs	r2, r1
 80079d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80079da:	4b49      	ldr	r3, [pc, #292]	@ (8007b00 <MX_GPIO_Init+0x190>)
 80079dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079de:	2202      	movs	r2, #2
 80079e0:	4013      	ands	r3, r2
 80079e2:	607b      	str	r3, [r7, #4]
 80079e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80079e6:	4b46      	ldr	r3, [pc, #280]	@ (8007b00 <MX_GPIO_Init+0x190>)
 80079e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80079ea:	4b45      	ldr	r3, [pc, #276]	@ (8007b00 <MX_GPIO_Init+0x190>)
 80079ec:	2108      	movs	r1, #8
 80079ee:	430a      	orrs	r2, r1
 80079f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80079f2:	4b43      	ldr	r3, [pc, #268]	@ (8007b00 <MX_GPIO_Init+0x190>)
 80079f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079f6:	2208      	movs	r2, #8
 80079f8:	4013      	ands	r3, r2
 80079fa:	603b      	str	r3, [r7, #0]
 80079fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STAT1_LED_GPIO_Port, STAT1_LED_Pin, GPIO_PIN_RESET);
 80079fe:	4b41      	ldr	r3, [pc, #260]	@ (8007b04 <MX_GPIO_Init+0x194>)
 8007a00:	2200      	movs	r2, #0
 8007a02:	2108      	movs	r1, #8
 8007a04:	0018      	movs	r0, r3
 8007a06:	f001 fb66 	bl	80090d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STAT2_LED_GPIO_Port, STAT2_LED_Pin, GPIO_PIN_RESET);
 8007a0a:	4b3f      	ldr	r3, [pc, #252]	@ (8007b08 <MX_GPIO_Init+0x198>)
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	2108      	movs	r1, #8
 8007a10:	0018      	movs	r0, r3
 8007a12:	f001 fb60 	bl	80090d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = KEY_E1_Pin|KEY_D1_Pin|KEY_D2_Pin|KEY_A4_Pin
 8007a16:	193b      	adds	r3, r7, r4
 8007a18:	4a3c      	ldr	r2, [pc, #240]	@ (8007b0c <MX_GPIO_Init+0x19c>)
 8007a1a:	601a      	str	r2, [r3, #0]
                          |KEY_A5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007a1c:	193b      	adds	r3, r7, r4
 8007a1e:	2200      	movs	r2, #0
 8007a20:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007a22:	193b      	adds	r3, r7, r4
 8007a24:	2201      	movs	r2, #1
 8007a26:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007a28:	193b      	adds	r3, r7, r4
 8007a2a:	4a39      	ldr	r2, [pc, #228]	@ (8007b10 <MX_GPIO_Init+0x1a0>)
 8007a2c:	0019      	movs	r1, r3
 8007a2e:	0010      	movs	r0, r2
 8007a30:	f001 f9c8 	bl	8008dc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = KEY_D3_Pin|KEY_D4_Pin;
 8007a34:	193b      	adds	r3, r7, r4
 8007a36:	2203      	movs	r2, #3
 8007a38:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007a3a:	193b      	adds	r3, r7, r4
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007a40:	193b      	adds	r3, r7, r4
 8007a42:	2201      	movs	r2, #1
 8007a44:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8007a46:	193b      	adds	r3, r7, r4
 8007a48:	4a32      	ldr	r2, [pc, #200]	@ (8007b14 <MX_GPIO_Init+0x1a4>)
 8007a4a:	0019      	movs	r1, r3
 8007a4c:	0010      	movs	r0, r2
 8007a4e:	f001 f9b9 	bl	8008dc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = KEY_C1_Pin|KEY_C2_Pin|KEY_C3_Pin|KEY_C4_Pin
 8007a52:	193b      	adds	r3, r7, r4
 8007a54:	4a30      	ldr	r2, [pc, #192]	@ (8007b18 <MX_GPIO_Init+0x1a8>)
 8007a56:	601a      	str	r2, [r3, #0]
                          |KEY_D5_Pin|KEY_B1_Pin|KEY_B2_Pin|KEY_B3_Pin
                          |KEY_D6_Pin|KEY_A6_Pin|KEY_B6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007a58:	193b      	adds	r3, r7, r4
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007a5e:	193b      	adds	r3, r7, r4
 8007a60:	2201      	movs	r2, #1
 8007a62:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007a64:	193a      	adds	r2, r7, r4
 8007a66:	23a0      	movs	r3, #160	@ 0xa0
 8007a68:	05db      	lsls	r3, r3, #23
 8007a6a:	0011      	movs	r1, r2
 8007a6c:	0018      	movs	r0, r3
 8007a6e:	f001 f9a9 	bl	8008dc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = KEY_B4_Pin|KEY_A1_Pin|KEY_C5_Pin|KEY_A2_Pin
 8007a72:	193b      	adds	r3, r7, r4
 8007a74:	4a29      	ldr	r2, [pc, #164]	@ (8007b1c <MX_GPIO_Init+0x1ac>)
 8007a76:	601a      	str	r2, [r3, #0]
                          |KEY_B5_Pin|KEY_A3_Pin|ENC_SW_Pin|KEY_E3_Pin
                          |KEY_E2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007a78:	193b      	adds	r3, r7, r4
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007a7e:	193b      	adds	r3, r7, r4
 8007a80:	2201      	movs	r2, #1
 8007a82:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007a84:	193b      	adds	r3, r7, r4
 8007a86:	4a20      	ldr	r2, [pc, #128]	@ (8007b08 <MX_GPIO_Init+0x198>)
 8007a88:	0019      	movs	r1, r3
 8007a8a:	0010      	movs	r0, r2
 8007a8c:	f001 f99a 	bl	8008dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_C6_Pin;
 8007a90:	193b      	adds	r3, r7, r4
 8007a92:	2202      	movs	r2, #2
 8007a94:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007a96:	193b      	adds	r3, r7, r4
 8007a98:	2200      	movs	r2, #0
 8007a9a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007a9c:	193b      	adds	r3, r7, r4
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(KEY_C6_GPIO_Port, &GPIO_InitStruct);
 8007aa2:	193b      	adds	r3, r7, r4
 8007aa4:	4a17      	ldr	r2, [pc, #92]	@ (8007b04 <MX_GPIO_Init+0x194>)
 8007aa6:	0019      	movs	r1, r3
 8007aa8:	0010      	movs	r0, r2
 8007aaa:	f001 f98b 	bl	8008dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STAT1_LED_Pin;
 8007aae:	193b      	adds	r3, r7, r4
 8007ab0:	2208      	movs	r2, #8
 8007ab2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007ab4:	193b      	adds	r3, r7, r4
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007aba:	193b      	adds	r3, r7, r4
 8007abc:	2200      	movs	r2, #0
 8007abe:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007ac0:	193b      	adds	r3, r7, r4
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(STAT1_LED_GPIO_Port, &GPIO_InitStruct);
 8007ac6:	193b      	adds	r3, r7, r4
 8007ac8:	4a0e      	ldr	r2, [pc, #56]	@ (8007b04 <MX_GPIO_Init+0x194>)
 8007aca:	0019      	movs	r1, r3
 8007acc:	0010      	movs	r0, r2
 8007ace:	f001 f979 	bl	8008dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STAT2_LED_Pin;
 8007ad2:	0021      	movs	r1, r4
 8007ad4:	187b      	adds	r3, r7, r1
 8007ad6:	2208      	movs	r2, #8
 8007ad8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007ada:	187b      	adds	r3, r7, r1
 8007adc:	2201      	movs	r2, #1
 8007ade:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ae0:	187b      	adds	r3, r7, r1
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007ae6:	187b      	adds	r3, r7, r1
 8007ae8:	2200      	movs	r2, #0
 8007aea:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(STAT2_LED_GPIO_Port, &GPIO_InitStruct);
 8007aec:	187b      	adds	r3, r7, r1
 8007aee:	4a06      	ldr	r2, [pc, #24]	@ (8007b08 <MX_GPIO_Init+0x198>)
 8007af0:	0019      	movs	r1, r3
 8007af2:	0010      	movs	r0, r2
 8007af4:	f001 f966 	bl	8008dc4 <HAL_GPIO_Init>

}
 8007af8:	46c0      	nop			@ (mov r8, r8)
 8007afa:	46bd      	mov	sp, r7
 8007afc:	b00b      	add	sp, #44	@ 0x2c
 8007afe:	bd90      	pop	{r4, r7, pc}
 8007b00:	40021000 	.word	0x40021000
 8007b04:	50000c00 	.word	0x50000c00
 8007b08:	50000400 	.word	0x50000400
 8007b0c:	0000e0c0 	.word	0x0000e0c0
 8007b10:	50000800 	.word	0x50000800
 8007b14:	50001400 	.word	0x50001400
 8007b18:	000086ff 	.word	0x000086ff
 8007b1c:	00001f47 	.word	0x00001f47

08007b20 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8007b24:	4b1b      	ldr	r3, [pc, #108]	@ (8007b94 <MX_I2C2_Init+0x74>)
 8007b26:	4a1c      	ldr	r2, [pc, #112]	@ (8007b98 <MX_I2C2_Init+0x78>)
 8007b28:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10707DBC;
 8007b2a:	4b1a      	ldr	r3, [pc, #104]	@ (8007b94 <MX_I2C2_Init+0x74>)
 8007b2c:	4a1b      	ldr	r2, [pc, #108]	@ (8007b9c <MX_I2C2_Init+0x7c>)
 8007b2e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8007b30:	4b18      	ldr	r3, [pc, #96]	@ (8007b94 <MX_I2C2_Init+0x74>)
 8007b32:	2200      	movs	r2, #0
 8007b34:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8007b36:	4b17      	ldr	r3, [pc, #92]	@ (8007b94 <MX_I2C2_Init+0x74>)
 8007b38:	2201      	movs	r2, #1
 8007b3a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8007b3c:	4b15      	ldr	r3, [pc, #84]	@ (8007b94 <MX_I2C2_Init+0x74>)
 8007b3e:	2200      	movs	r2, #0
 8007b40:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8007b42:	4b14      	ldr	r3, [pc, #80]	@ (8007b94 <MX_I2C2_Init+0x74>)
 8007b44:	2200      	movs	r2, #0
 8007b46:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8007b48:	4b12      	ldr	r3, [pc, #72]	@ (8007b94 <MX_I2C2_Init+0x74>)
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8007b4e:	4b11      	ldr	r3, [pc, #68]	@ (8007b94 <MX_I2C2_Init+0x74>)
 8007b50:	2200      	movs	r2, #0
 8007b52:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8007b54:	4b0f      	ldr	r3, [pc, #60]	@ (8007b94 <MX_I2C2_Init+0x74>)
 8007b56:	2200      	movs	r2, #0
 8007b58:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8007b5a:	4b0e      	ldr	r3, [pc, #56]	@ (8007b94 <MX_I2C2_Init+0x74>)
 8007b5c:	0018      	movs	r0, r3
 8007b5e:	f001 fad7 	bl	8009110 <HAL_I2C_Init>
 8007b62:	1e03      	subs	r3, r0, #0
 8007b64:	d001      	beq.n	8007b6a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8007b66:	f000 f93d 	bl	8007de4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8007b6a:	4b0a      	ldr	r3, [pc, #40]	@ (8007b94 <MX_I2C2_Init+0x74>)
 8007b6c:	2100      	movs	r1, #0
 8007b6e:	0018      	movs	r0, r3
 8007b70:	f001 fed4 	bl	800991c <HAL_I2CEx_ConfigAnalogFilter>
 8007b74:	1e03      	subs	r3, r0, #0
 8007b76:	d001      	beq.n	8007b7c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8007b78:	f000 f934 	bl	8007de4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8007b7c:	4b05      	ldr	r3, [pc, #20]	@ (8007b94 <MX_I2C2_Init+0x74>)
 8007b7e:	2100      	movs	r1, #0
 8007b80:	0018      	movs	r0, r3
 8007b82:	f001 ff17 	bl	80099b4 <HAL_I2CEx_ConfigDigitalFilter>
 8007b86:	1e03      	subs	r3, r0, #0
 8007b88:	d001      	beq.n	8007b8e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8007b8a:	f000 f92b 	bl	8007de4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8007b8e:	46c0      	nop			@ (mov r8, r8)
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd80      	pop	{r7, pc}
 8007b94:	20011104 	.word	0x20011104
 8007b98:	40005800 	.word	0x40005800
 8007b9c:	10707dbc 	.word	0x10707dbc

08007ba0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8007ba0:	b590      	push	{r4, r7, lr}
 8007ba2:	b09f      	sub	sp, #124	@ 0x7c
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ba8:	2364      	movs	r3, #100	@ 0x64
 8007baa:	18fb      	adds	r3, r7, r3
 8007bac:	0018      	movs	r0, r3
 8007bae:	2314      	movs	r3, #20
 8007bb0:	001a      	movs	r2, r3
 8007bb2:	2100      	movs	r1, #0
 8007bb4:	f017 fb58 	bl	801f268 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007bb8:	2414      	movs	r4, #20
 8007bba:	193b      	adds	r3, r7, r4
 8007bbc:	0018      	movs	r0, r3
 8007bbe:	2350      	movs	r3, #80	@ 0x50
 8007bc0:	001a      	movs	r2, r3
 8007bc2:	2100      	movs	r1, #0
 8007bc4:	f017 fb50 	bl	801f268 <memset>
  if(i2cHandle->Instance==I2C2)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	4a22      	ldr	r2, [pc, #136]	@ (8007c58 <HAL_I2C_MspInit+0xb8>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d13e      	bne.n	8007c50 <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8007bd2:	193b      	adds	r3, r7, r4
 8007bd4:	2240      	movs	r2, #64	@ 0x40
 8007bd6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8007bd8:	193b      	adds	r3, r7, r4
 8007bda:	2200      	movs	r2, #0
 8007bdc:	61da      	str	r2, [r3, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007bde:	193b      	adds	r3, r7, r4
 8007be0:	0018      	movs	r0, r3
 8007be2:	f004 fae1 	bl	800c1a8 <HAL_RCCEx_PeriphCLKConfig>
 8007be6:	1e03      	subs	r3, r0, #0
 8007be8:	d001      	beq.n	8007bee <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8007bea:	f000 f8fb 	bl	8007de4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007bee:	4b1b      	ldr	r3, [pc, #108]	@ (8007c5c <HAL_I2C_MspInit+0xbc>)
 8007bf0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007bf2:	4b1a      	ldr	r3, [pc, #104]	@ (8007c5c <HAL_I2C_MspInit+0xbc>)
 8007bf4:	2102      	movs	r1, #2
 8007bf6:	430a      	orrs	r2, r1
 8007bf8:	635a      	str	r2, [r3, #52]	@ 0x34
 8007bfa:	4b18      	ldr	r3, [pc, #96]	@ (8007c5c <HAL_I2C_MspInit+0xbc>)
 8007bfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bfe:	2202      	movs	r2, #2
 8007c00:	4013      	ands	r3, r2
 8007c02:	613b      	str	r3, [r7, #16]
 8007c04:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB13     ------> I2C2_SCL
    PB14     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8007c06:	2164      	movs	r1, #100	@ 0x64
 8007c08:	187b      	adds	r3, r7, r1
 8007c0a:	22c0      	movs	r2, #192	@ 0xc0
 8007c0c:	01d2      	lsls	r2, r2, #7
 8007c0e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007c10:	187b      	adds	r3, r7, r1
 8007c12:	2212      	movs	r2, #18
 8007c14:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c16:	187b      	adds	r3, r7, r1
 8007c18:	2200      	movs	r2, #0
 8007c1a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c1c:	187b      	adds	r3, r7, r1
 8007c1e:	2200      	movs	r2, #0
 8007c20:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 8007c22:	187b      	adds	r3, r7, r1
 8007c24:	2206      	movs	r2, #6
 8007c26:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007c28:	187b      	adds	r3, r7, r1
 8007c2a:	4a0d      	ldr	r2, [pc, #52]	@ (8007c60 <HAL_I2C_MspInit+0xc0>)
 8007c2c:	0019      	movs	r1, r3
 8007c2e:	0010      	movs	r0, r2
 8007c30:	f001 f8c8 	bl	8008dc4 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8007c34:	4b09      	ldr	r3, [pc, #36]	@ (8007c5c <HAL_I2C_MspInit+0xbc>)
 8007c36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007c38:	4b08      	ldr	r3, [pc, #32]	@ (8007c5c <HAL_I2C_MspInit+0xbc>)
 8007c3a:	2180      	movs	r1, #128	@ 0x80
 8007c3c:	03c9      	lsls	r1, r1, #15
 8007c3e:	430a      	orrs	r2, r1
 8007c40:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007c42:	4b06      	ldr	r3, [pc, #24]	@ (8007c5c <HAL_I2C_MspInit+0xbc>)
 8007c44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007c46:	2380      	movs	r3, #128	@ 0x80
 8007c48:	03db      	lsls	r3, r3, #15
 8007c4a:	4013      	ands	r3, r2
 8007c4c:	60fb      	str	r3, [r7, #12]
 8007c4e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8007c50:	46c0      	nop			@ (mov r8, r8)
 8007c52:	46bd      	mov	sp, r7
 8007c54:	b01f      	add	sp, #124	@ 0x7c
 8007c56:	bd90      	pop	{r4, r7, pc}
 8007c58:	40005800 	.word	0x40005800
 8007c5c:	40021000 	.word	0x40021000
 8007c60:	50000400 	.word	0x50000400

08007c64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007c68:	f000 ff3c 	bl	8008ae4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007c6c:	f000 f814 	bl	8007c98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007c70:	f7ff fe7e 	bl	8007970 <MX_GPIO_Init>
  MX_DMA_Init();
 8007c74:	f7ff fe50 	bl	8007918 <MX_DMA_Init>
  MX_I2C2_Init();
 8007c78:	f7ff ff52 	bl	8007b20 <MX_I2C2_Init>
  MX_TIM3_Init();
 8007c7c:	f000 f9dc 	bl	8008038 <MX_TIM3_Init>
  MX_TIM4_Init();
 8007c80:	f000 fa3e 	bl	8008100 <MX_TIM4_Init>
  MX_UCPD1_Init();
 8007c84:	f000 fd28 	bl	80086d8 <MX_UCPD1_Init>
  MX_UCPD2_Init();
 8007c88:	f000 fdcc 	bl	8008824 <MX_UCPD2_Init>
  /* Call PreOsInit function */
  USBPD_PreInitOs();
 8007c8c:	f015 fd16 	bl	801d6bc <USBPD_PreInitOs>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 8007c90:	f7ff fdb3 	bl	80077fa <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8007c94:	46c0      	nop			@ (mov r8, r8)
 8007c96:	e7fd      	b.n	8007c94 <main+0x30>

08007c98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007c98:	b590      	push	{r4, r7, lr}
 8007c9a:	b09b      	sub	sp, #108	@ 0x6c
 8007c9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007c9e:	242c      	movs	r4, #44	@ 0x2c
 8007ca0:	193b      	adds	r3, r7, r4
 8007ca2:	0018      	movs	r0, r3
 8007ca4:	233c      	movs	r3, #60	@ 0x3c
 8007ca6:	001a      	movs	r2, r3
 8007ca8:	2100      	movs	r1, #0
 8007caa:	f017 fadd 	bl	801f268 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007cae:	231c      	movs	r3, #28
 8007cb0:	18fb      	adds	r3, r7, r3
 8007cb2:	0018      	movs	r0, r3
 8007cb4:	2310      	movs	r3, #16
 8007cb6:	001a      	movs	r2, r3
 8007cb8:	2100      	movs	r1, #0
 8007cba:	f017 fad5 	bl	801f268 <memset>
  RCC_CRSInitTypeDef pInit = {0};
 8007cbe:	1d3b      	adds	r3, r7, #4
 8007cc0:	0018      	movs	r0, r3
 8007cc2:	2318      	movs	r3, #24
 8007cc4:	001a      	movs	r2, r3
 8007cc6:	2100      	movs	r1, #0
 8007cc8:	f017 face 	bl	801f268 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007ccc:	2380      	movs	r3, #128	@ 0x80
 8007cce:	009b      	lsls	r3, r3, #2
 8007cd0:	0018      	movs	r0, r3
 8007cd2:	f003 fce9 	bl	800b6a8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8007cd6:	193b      	adds	r3, r7, r4
 8007cd8:	2222      	movs	r2, #34	@ 0x22
 8007cda:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007cdc:	193b      	adds	r3, r7, r4
 8007cde:	2280      	movs	r2, #128	@ 0x80
 8007ce0:	0052      	lsls	r2, r2, #1
 8007ce2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8007ce4:	193b      	adds	r3, r7, r4
 8007ce6:	2280      	movs	r2, #128	@ 0x80
 8007ce8:	03d2      	lsls	r2, r2, #15
 8007cea:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8007cec:	0021      	movs	r1, r4
 8007cee:	187b      	adds	r3, r7, r1
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007cf4:	187b      	adds	r3, r7, r1
 8007cf6:	2240      	movs	r2, #64	@ 0x40
 8007cf8:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007cfa:	187b      	adds	r3, r7, r1
 8007cfc:	2202      	movs	r2, #2
 8007cfe:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8007d00:	187b      	adds	r3, r7, r1
 8007d02:	2202      	movs	r2, #2
 8007d04:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8007d06:	187b      	adds	r3, r7, r1
 8007d08:	2200      	movs	r2, #0
 8007d0a:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 8007d0c:	187b      	adds	r3, r7, r1
 8007d0e:	2208      	movs	r2, #8
 8007d10:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007d12:	187b      	adds	r3, r7, r1
 8007d14:	2280      	movs	r2, #128	@ 0x80
 8007d16:	0292      	lsls	r2, r2, #10
 8007d18:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8007d1a:	187b      	adds	r3, r7, r1
 8007d1c:	22c0      	movs	r2, #192	@ 0xc0
 8007d1e:	04d2      	lsls	r2, r2, #19
 8007d20:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8007d22:	187b      	adds	r3, r7, r1
 8007d24:	2280      	movs	r2, #128	@ 0x80
 8007d26:	0592      	lsls	r2, r2, #22
 8007d28:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007d2a:	187b      	adds	r3, r7, r1
 8007d2c:	0018      	movs	r0, r3
 8007d2e:	f003 fd07 	bl	800b740 <HAL_RCC_OscConfig>
 8007d32:	1e03      	subs	r3, r0, #0
 8007d34:	d001      	beq.n	8007d3a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8007d36:	f000 f855 	bl	8007de4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007d3a:	211c      	movs	r1, #28
 8007d3c:	187b      	adds	r3, r7, r1
 8007d3e:	2207      	movs	r2, #7
 8007d40:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007d42:	187b      	adds	r3, r7, r1
 8007d44:	2202      	movs	r2, #2
 8007d46:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007d48:	187b      	adds	r3, r7, r1
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007d4e:	187b      	adds	r3, r7, r1
 8007d50:	2200      	movs	r2, #0
 8007d52:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8007d54:	187b      	adds	r3, r7, r1
 8007d56:	2102      	movs	r1, #2
 8007d58:	0018      	movs	r0, r3
 8007d5a:	f004 f851 	bl	800be00 <HAL_RCC_ClockConfig>
 8007d5e:	1e03      	subs	r3, r0, #0
 8007d60:	d001      	beq.n	8007d66 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8007d62:	f000 f83f 	bl	8007de4 <Error_Handler>
  }

  /** Enable the SYSCFG APB clock
  */
  __HAL_RCC_CRS_CLK_ENABLE();
 8007d66:	4b14      	ldr	r3, [pc, #80]	@ (8007db8 <SystemClock_Config+0x120>)
 8007d68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d6a:	4b13      	ldr	r3, [pc, #76]	@ (8007db8 <SystemClock_Config+0x120>)
 8007d6c:	2180      	movs	r1, #128	@ 0x80
 8007d6e:	0249      	lsls	r1, r1, #9
 8007d70:	430a      	orrs	r2, r1
 8007d72:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007d74:	4b10      	ldr	r3, [pc, #64]	@ (8007db8 <SystemClock_Config+0x120>)
 8007d76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d78:	2380      	movs	r3, #128	@ 0x80
 8007d7a:	025b      	lsls	r3, r3, #9
 8007d7c:	4013      	ands	r3, r2
 8007d7e:	603b      	str	r3, [r7, #0]
 8007d80:	683b      	ldr	r3, [r7, #0]

  /** Configures CRS
  */
  pInit.Prescaler = RCC_CRS_SYNC_DIV1;
 8007d82:	1d3b      	adds	r3, r7, #4
 8007d84:	2200      	movs	r2, #0
 8007d86:	601a      	str	r2, [r3, #0]
  pInit.Source = RCC_CRS_SYNC_SOURCE_USB;
 8007d88:	1d3b      	adds	r3, r7, #4
 8007d8a:	2280      	movs	r2, #128	@ 0x80
 8007d8c:	0592      	lsls	r2, r2, #22
 8007d8e:	605a      	str	r2, [r3, #4]
  pInit.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 8007d90:	1d3b      	adds	r3, r7, #4
 8007d92:	2200      	movs	r2, #0
 8007d94:	609a      	str	r2, [r3, #8]
  pInit.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(48000000,1000);
 8007d96:	1d3b      	adds	r3, r7, #4
 8007d98:	4a08      	ldr	r2, [pc, #32]	@ (8007dbc <SystemClock_Config+0x124>)
 8007d9a:	60da      	str	r2, [r3, #12]
  pInit.ErrorLimitValue = 34;
 8007d9c:	1d3b      	adds	r3, r7, #4
 8007d9e:	2222      	movs	r2, #34	@ 0x22
 8007da0:	611a      	str	r2, [r3, #16]
  pInit.HSI48CalibrationValue = 32;
 8007da2:	1d3b      	adds	r3, r7, #4
 8007da4:	2220      	movs	r2, #32
 8007da6:	615a      	str	r2, [r3, #20]

  HAL_RCCEx_CRSConfig(&pInit);
 8007da8:	1d3b      	adds	r3, r7, #4
 8007daa:	0018      	movs	r0, r3
 8007dac:	f004 fc58 	bl	800c660 <HAL_RCCEx_CRSConfig>
}
 8007db0:	46c0      	nop			@ (mov r8, r8)
 8007db2:	46bd      	mov	sp, r7
 8007db4:	b01b      	add	sp, #108	@ 0x6c
 8007db6:	bd90      	pop	{r4, r7, pc}
 8007db8:	40021000 	.word	0x40021000
 8007dbc:	0000bb7f 	.word	0x0000bb7f

08007dc0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b082      	sub	sp, #8
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	4a04      	ldr	r2, [pc, #16]	@ (8007de0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d101      	bne.n	8007dd6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8007dd2:	f000 fea7 	bl	8008b24 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8007dd6:	46c0      	nop			@ (mov r8, r8)
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	b002      	add	sp, #8
 8007ddc:	bd80      	pop	{r7, pc}
 8007dde:	46c0      	nop			@ (mov r8, r8)
 8007de0:	40001000 	.word	0x40001000

08007de4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007de8:	b672      	cpsid	i
}
 8007dea:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8007dec:	46c0      	nop			@ (mov r8, r8)
 8007dee:	e7fd      	b.n	8007dec <Error_Handler+0x8>

08007df0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b082      	sub	sp, #8
 8007df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007df6:	4b15      	ldr	r3, [pc, #84]	@ (8007e4c <HAL_MspInit+0x5c>)
 8007df8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007dfa:	4b14      	ldr	r3, [pc, #80]	@ (8007e4c <HAL_MspInit+0x5c>)
 8007dfc:	2101      	movs	r1, #1
 8007dfe:	430a      	orrs	r2, r1
 8007e00:	641a      	str	r2, [r3, #64]	@ 0x40
 8007e02:	4b12      	ldr	r3, [pc, #72]	@ (8007e4c <HAL_MspInit+0x5c>)
 8007e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e06:	2201      	movs	r2, #1
 8007e08:	4013      	ands	r3, r2
 8007e0a:	607b      	str	r3, [r7, #4]
 8007e0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007e0e:	4b0f      	ldr	r3, [pc, #60]	@ (8007e4c <HAL_MspInit+0x5c>)
 8007e10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e12:	4b0e      	ldr	r3, [pc, #56]	@ (8007e4c <HAL_MspInit+0x5c>)
 8007e14:	2180      	movs	r1, #128	@ 0x80
 8007e16:	0549      	lsls	r1, r1, #21
 8007e18:	430a      	orrs	r2, r1
 8007e1a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8007e4c <HAL_MspInit+0x5c>)
 8007e1e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e20:	2380      	movs	r3, #128	@ 0x80
 8007e22:	055b      	lsls	r3, r3, #21
 8007e24:	4013      	ands	r3, r2
 8007e26:	603b      	str	r3, [r7, #0]
 8007e28:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE1);
 8007e2a:	2004      	movs	r0, #4
 8007e2c:	f000 feba 	bl	8008ba4 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 8007e30:	f000 fee0 	bl	8008bf4 <HAL_SYSCFG_EnableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8007e34:	2000      	movs	r0, #0
 8007e36:	f000 fec9 	bl	8008bcc <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8007e3a:	23c0      	movs	r3, #192	@ 0xc0
 8007e3c:	00db      	lsls	r3, r3, #3
 8007e3e:	0018      	movs	r0, r3
 8007e40:	f000 fefc 	bl	8008c3c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007e44:	46c0      	nop			@ (mov r8, r8)
 8007e46:	46bd      	mov	sp, r7
 8007e48:	b002      	add	sp, #8
 8007e4a:	bd80      	pop	{r7, pc}
 8007e4c:	40021000 	.word	0x40021000

08007e50 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007e50:	b5b0      	push	{r4, r5, r7, lr}
 8007e52:	b08c      	sub	sp, #48	@ 0x30
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8007e58:	232b      	movs	r3, #43	@ 0x2b
 8007e5a:	18fb      	adds	r3, r7, r3
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	701a      	strb	r2, [r3, #0]

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8007e60:	4b37      	ldr	r3, [pc, #220]	@ (8007f40 <HAL_InitTick+0xf0>)
 8007e62:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e64:	4b36      	ldr	r3, [pc, #216]	@ (8007f40 <HAL_InitTick+0xf0>)
 8007e66:	2110      	movs	r1, #16
 8007e68:	430a      	orrs	r2, r1
 8007e6a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007e6c:	4b34      	ldr	r3, [pc, #208]	@ (8007f40 <HAL_InitTick+0xf0>)
 8007e6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e70:	2210      	movs	r2, #16
 8007e72:	4013      	ands	r3, r2
 8007e74:	60bb      	str	r3, [r7, #8]
 8007e76:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8007e78:	230c      	movs	r3, #12
 8007e7a:	18fa      	adds	r2, r7, r3
 8007e7c:	2410      	movs	r4, #16
 8007e7e:	193b      	adds	r3, r7, r4
 8007e80:	0011      	movs	r1, r2
 8007e82:	0018      	movs	r0, r3
 8007e84:	f004 f966 	bl	800c154 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8007e88:	193b      	adds	r3, r7, r4
 8007e8a:	68db      	ldr	r3, [r3, #12]
 8007e8c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8007e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d104      	bne.n	8007e9e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8007e94:	f004 f948 	bl	800c128 <HAL_RCC_GetPCLK1Freq>
 8007e98:	0003      	movs	r3, r0
 8007e9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e9c:	e004      	b.n	8007ea8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8007e9e:	f004 f943 	bl	800c128 <HAL_RCC_GetPCLK1Freq>
 8007ea2:	0003      	movs	r3, r0
 8007ea4:	005b      	lsls	r3, r3, #1
 8007ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8007ea8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eaa:	4926      	ldr	r1, [pc, #152]	@ (8007f44 <HAL_InitTick+0xf4>)
 8007eac:	0018      	movs	r0, r3
 8007eae:	f7fe fac9 	bl	8006444 <__udivsi3>
 8007eb2:	0003      	movs	r3, r0
 8007eb4:	3b01      	subs	r3, #1
 8007eb6:	623b      	str	r3, [r7, #32]

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8007eb8:	4b23      	ldr	r3, [pc, #140]	@ (8007f48 <HAL_InitTick+0xf8>)
 8007eba:	4a24      	ldr	r2, [pc, #144]	@ (8007f4c <HAL_InitTick+0xfc>)
 8007ebc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8007ebe:	4b22      	ldr	r3, [pc, #136]	@ (8007f48 <HAL_InitTick+0xf8>)
 8007ec0:	4a23      	ldr	r2, [pc, #140]	@ (8007f50 <HAL_InitTick+0x100>)
 8007ec2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8007ec4:	4b20      	ldr	r3, [pc, #128]	@ (8007f48 <HAL_InitTick+0xf8>)
 8007ec6:	6a3a      	ldr	r2, [r7, #32]
 8007ec8:	605a      	str	r2, [r3, #4]
  htim6.Init.ClockDivision = 0;
 8007eca:	4b1f      	ldr	r3, [pc, #124]	@ (8007f48 <HAL_InitTick+0xf8>)
 8007ecc:	2200      	movs	r2, #0
 8007ece:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007ed0:	4b1d      	ldr	r3, [pc, #116]	@ (8007f48 <HAL_InitTick+0xf8>)
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007ed6:	4b1c      	ldr	r3, [pc, #112]	@ (8007f48 <HAL_InitTick+0xf8>)
 8007ed8:	2200      	movs	r2, #0
 8007eda:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8007edc:	252b      	movs	r5, #43	@ 0x2b
 8007ede:	197c      	adds	r4, r7, r5
 8007ee0:	4b19      	ldr	r3, [pc, #100]	@ (8007f48 <HAL_InitTick+0xf8>)
 8007ee2:	0018      	movs	r0, r3
 8007ee4:	f004 fc02 	bl	800c6ec <HAL_TIM_Base_Init>
 8007ee8:	0003      	movs	r3, r0
 8007eea:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8007eec:	197b      	adds	r3, r7, r5
 8007eee:	781b      	ldrb	r3, [r3, #0]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d11e      	bne.n	8007f32 <HAL_InitTick+0xe2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8007ef4:	197c      	adds	r4, r7, r5
 8007ef6:	4b14      	ldr	r3, [pc, #80]	@ (8007f48 <HAL_InitTick+0xf8>)
 8007ef8:	0018      	movs	r0, r3
 8007efa:	f004 fc57 	bl	800c7ac <HAL_TIM_Base_Start_IT>
 8007efe:	0003      	movs	r3, r0
 8007f00:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8007f02:	197b      	adds	r3, r7, r5
 8007f04:	781b      	ldrb	r3, [r3, #0]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d113      	bne.n	8007f32 <HAL_InitTick+0xe2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8007f0a:	2011      	movs	r0, #17
 8007f0c:	f000 ff49 	bl	8008da2 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2b03      	cmp	r3, #3
 8007f14:	d809      	bhi.n	8007f2a <HAL_InitTick+0xda>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, TickPriority, 0U);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	0019      	movs	r1, r3
 8007f1c:	2011      	movs	r0, #17
 8007f1e:	f000 ff2b 	bl	8008d78 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007f22:	4b0c      	ldr	r3, [pc, #48]	@ (8007f54 <HAL_InitTick+0x104>)
 8007f24:	687a      	ldr	r2, [r7, #4]
 8007f26:	601a      	str	r2, [r3, #0]
 8007f28:	e003      	b.n	8007f32 <HAL_InitTick+0xe2>
      }
      else
      {
        status = HAL_ERROR;
 8007f2a:	232b      	movs	r3, #43	@ 0x2b
 8007f2c:	18fb      	adds	r3, r7, r3
 8007f2e:	2201      	movs	r2, #1
 8007f30:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8007f32:	232b      	movs	r3, #43	@ 0x2b
 8007f34:	18fb      	adds	r3, r7, r3
 8007f36:	781b      	ldrb	r3, [r3, #0]
}
 8007f38:	0018      	movs	r0, r3
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	b00c      	add	sp, #48	@ 0x30
 8007f3e:	bdb0      	pop	{r4, r5, r7, pc}
 8007f40:	40021000 	.word	0x40021000
 8007f44:	000f4240 	.word	0x000f4240
 8007f48:	20011158 	.word	0x20011158
 8007f4c:	40001000 	.word	0x40001000
 8007f50:	000003e7 	.word	0x000003e7
 8007f54:	20000008 	.word	0x20000008

08007f58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007f5c:	46c0      	nop			@ (mov r8, r8)
 8007f5e:	e7fd      	b.n	8007f5c <NMI_Handler+0x4>

08007f60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007f64:	46c0      	nop			@ (mov r8, r8)
 8007f66:	e7fd      	b.n	8007f64 <HardFault_Handler+0x4>

08007f68 <USB_UCPD1_2_IRQHandler>:

/**
  * @brief This function handles USB, UCPD1 and UCPD2 global interrupts.
  */
void USB_UCPD1_2_IRQHandler(void)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_UCPD1_2_IRQn 0 */

  /* USER CODE END USB_UCPD1_2_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 8007f6c:	4b05      	ldr	r3, [pc, #20]	@ (8007f84 <USB_UCPD1_2_IRQHandler+0x1c>)
 8007f6e:	0018      	movs	r0, r3
 8007f70:	f001 ff16 	bl	8009da0 <HAL_PCD_IRQHandler>
  USBPD_PORT0_IRQHandler();
 8007f74:	f00e f881 	bl	801607a <USBPD_PORT0_IRQHandler>
  USBPD_PORT1_IRQHandler();
 8007f78:	f00e f887 	bl	801608a <USBPD_PORT1_IRQHandler>

  /* USER CODE BEGIN USB_UCPD1_2_IRQn 1 */

  /* USER CODE END USB_UCPD1_2_IRQn 1 */
}
 8007f7c:	46c0      	nop			@ (mov r8, r8)
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bd80      	pop	{r7, pc}
 8007f82:	46c0      	nop			@ (mov r8, r8)
 8007f84:	20011240 	.word	0x20011240

08007f88 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8007f8c:	46c0      	nop			@ (mov r8, r8)
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	bd80      	pop	{r7, pc}

08007f92 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8007f92:	b580      	push	{r7, lr}
 8007f94:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel2_3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8007f96:	46c0      	nop			@ (mov r8, r8)
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}

08007f9c <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMA1 Ch4 to Ch7, DMA2 Ch1 to Ch5 and DMAMUX1 Overrun Interrupts.
  */
void DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler(void)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 0 */

  /* USER CODE BEGIN DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 1 */
}
 8007fa0:	46c0      	nop			@ (mov r8, r8)
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}
	...

08007fa8 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8007fac:	4b03      	ldr	r3, [pc, #12]	@ (8007fbc <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8007fae:	0018      	movs	r0, r3
 8007fb0:	f004 fd5e 	bl	800ca70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8007fb4:	46c0      	nop			@ (mov r8, r8)
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bd80      	pop	{r7, pc}
 8007fba:	46c0      	nop			@ (mov r8, r8)
 8007fbc:	20011158 	.word	0x20011158

08007fc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b086      	sub	sp, #24
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007fc8:	4a14      	ldr	r2, [pc, #80]	@ (800801c <_sbrk+0x5c>)
 8007fca:	4b15      	ldr	r3, [pc, #84]	@ (8008020 <_sbrk+0x60>)
 8007fcc:	1ad3      	subs	r3, r2, r3
 8007fce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007fd4:	4b13      	ldr	r3, [pc, #76]	@ (8008024 <_sbrk+0x64>)
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d102      	bne.n	8007fe2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007fdc:	4b11      	ldr	r3, [pc, #68]	@ (8008024 <_sbrk+0x64>)
 8007fde:	4a12      	ldr	r2, [pc, #72]	@ (8008028 <_sbrk+0x68>)
 8007fe0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007fe2:	4b10      	ldr	r3, [pc, #64]	@ (8008024 <_sbrk+0x64>)
 8007fe4:	681a      	ldr	r2, [r3, #0]
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	18d3      	adds	r3, r2, r3
 8007fea:	693a      	ldr	r2, [r7, #16]
 8007fec:	429a      	cmp	r2, r3
 8007fee:	d207      	bcs.n	8008000 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007ff0:	f017 f954 	bl	801f29c <__errno>
 8007ff4:	0003      	movs	r3, r0
 8007ff6:	220c      	movs	r2, #12
 8007ff8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	425b      	negs	r3, r3
 8007ffe:	e009      	b.n	8008014 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008000:	4b08      	ldr	r3, [pc, #32]	@ (8008024 <_sbrk+0x64>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008006:	4b07      	ldr	r3, [pc, #28]	@ (8008024 <_sbrk+0x64>)
 8008008:	681a      	ldr	r2, [r3, #0]
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	18d2      	adds	r2, r2, r3
 800800e:	4b05      	ldr	r3, [pc, #20]	@ (8008024 <_sbrk+0x64>)
 8008010:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8008012:	68fb      	ldr	r3, [r7, #12]
}
 8008014:	0018      	movs	r0, r3
 8008016:	46bd      	mov	sp, r7
 8008018:	b006      	add	sp, #24
 800801a:	bd80      	pop	{r7, pc}
 800801c:	20024000 	.word	0x20024000
 8008020:	00000400 	.word	0x00000400
 8008024:	200111a4 	.word	0x200111a4
 8008028:	20012470 	.word	0x20012470

0800802c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008030:	46c0      	nop			@ (mov r8, r8)
 8008032:	46bd      	mov	sp, r7
 8008034:	bd80      	pop	{r7, pc}
	...

08008038 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8008038:	b590      	push	{r4, r7, lr}
 800803a:	b08d      	sub	sp, #52	@ 0x34
 800803c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800803e:	240c      	movs	r4, #12
 8008040:	193b      	adds	r3, r7, r4
 8008042:	0018      	movs	r0, r3
 8008044:	2324      	movs	r3, #36	@ 0x24
 8008046:	001a      	movs	r2, r3
 8008048:	2100      	movs	r1, #0
 800804a:	f017 f90d 	bl	801f268 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800804e:	003b      	movs	r3, r7
 8008050:	0018      	movs	r0, r3
 8008052:	230c      	movs	r3, #12
 8008054:	001a      	movs	r2, r3
 8008056:	2100      	movs	r1, #0
 8008058:	f017 f906 	bl	801f268 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800805c:	4b25      	ldr	r3, [pc, #148]	@ (80080f4 <MX_TIM3_Init+0xbc>)
 800805e:	4a26      	ldr	r2, [pc, #152]	@ (80080f8 <MX_TIM3_Init+0xc0>)
 8008060:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8008062:	4b24      	ldr	r3, [pc, #144]	@ (80080f4 <MX_TIM3_Init+0xbc>)
 8008064:	2200      	movs	r2, #0
 8008066:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008068:	4b22      	ldr	r3, [pc, #136]	@ (80080f4 <MX_TIM3_Init+0xbc>)
 800806a:	2200      	movs	r2, #0
 800806c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800806e:	4b21      	ldr	r3, [pc, #132]	@ (80080f4 <MX_TIM3_Init+0xbc>)
 8008070:	4a22      	ldr	r2, [pc, #136]	@ (80080fc <MX_TIM3_Init+0xc4>)
 8008072:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008074:	4b1f      	ldr	r3, [pc, #124]	@ (80080f4 <MX_TIM3_Init+0xbc>)
 8008076:	2200      	movs	r2, #0
 8008078:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800807a:	4b1e      	ldr	r3, [pc, #120]	@ (80080f4 <MX_TIM3_Init+0xbc>)
 800807c:	2200      	movs	r2, #0
 800807e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8008080:	0021      	movs	r1, r4
 8008082:	187b      	adds	r3, r7, r1
 8008084:	2203      	movs	r2, #3
 8008086:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8008088:	187b      	adds	r3, r7, r1
 800808a:	2200      	movs	r2, #0
 800808c:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800808e:	187b      	adds	r3, r7, r1
 8008090:	2201      	movs	r2, #1
 8008092:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8008094:	187b      	adds	r3, r7, r1
 8008096:	2200      	movs	r2, #0
 8008098:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 800809a:	187b      	adds	r3, r7, r1
 800809c:	2200      	movs	r2, #0
 800809e:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80080a0:	187b      	adds	r3, r7, r1
 80080a2:	2200      	movs	r2, #0
 80080a4:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80080a6:	187b      	adds	r3, r7, r1
 80080a8:	2201      	movs	r2, #1
 80080aa:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80080ac:	187b      	adds	r3, r7, r1
 80080ae:	2200      	movs	r2, #0
 80080b0:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 80080b2:	187b      	adds	r3, r7, r1
 80080b4:	2200      	movs	r2, #0
 80080b6:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80080b8:	187a      	adds	r2, r7, r1
 80080ba:	4b0e      	ldr	r3, [pc, #56]	@ (80080f4 <MX_TIM3_Init+0xbc>)
 80080bc:	0011      	movs	r1, r2
 80080be:	0018      	movs	r0, r3
 80080c0:	f004 fc2e 	bl	800c920 <HAL_TIM_Encoder_Init>
 80080c4:	1e03      	subs	r3, r0, #0
 80080c6:	d001      	beq.n	80080cc <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80080c8:	f7ff fe8c 	bl	8007de4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80080cc:	003b      	movs	r3, r7
 80080ce:	2200      	movs	r2, #0
 80080d0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80080d2:	003b      	movs	r3, r7
 80080d4:	2200      	movs	r2, #0
 80080d6:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80080d8:	003a      	movs	r2, r7
 80080da:	4b06      	ldr	r3, [pc, #24]	@ (80080f4 <MX_TIM3_Init+0xbc>)
 80080dc:	0011      	movs	r1, r2
 80080de:	0018      	movs	r0, r3
 80080e0:	f005 fa4a 	bl	800d578 <HAL_TIMEx_MasterConfigSynchronization>
 80080e4:	1e03      	subs	r3, r0, #0
 80080e6:	d001      	beq.n	80080ec <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 80080e8:	f7ff fe7c 	bl	8007de4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80080ec:	46c0      	nop			@ (mov r8, r8)
 80080ee:	46bd      	mov	sp, r7
 80080f0:	b00d      	add	sp, #52	@ 0x34
 80080f2:	bd90      	pop	{r4, r7, pc}
 80080f4:	200111a8 	.word	0x200111a8
 80080f8:	40000400 	.word	0x40000400
 80080fc:	0000ffff 	.word	0x0000ffff

08008100 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b08a      	sub	sp, #40	@ 0x28
 8008104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008106:	231c      	movs	r3, #28
 8008108:	18fb      	adds	r3, r7, r3
 800810a:	0018      	movs	r0, r3
 800810c:	230c      	movs	r3, #12
 800810e:	001a      	movs	r2, r3
 8008110:	2100      	movs	r1, #0
 8008112:	f017 f8a9 	bl	801f268 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008116:	003b      	movs	r3, r7
 8008118:	0018      	movs	r0, r3
 800811a:	231c      	movs	r3, #28
 800811c:	001a      	movs	r2, r3
 800811e:	2100      	movs	r1, #0
 8008120:	f017 f8a2 	bl	801f268 <memset>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8008124:	4b24      	ldr	r3, [pc, #144]	@ (80081b8 <MX_TIM4_Init+0xb8>)
 8008126:	4a25      	ldr	r2, [pc, #148]	@ (80081bc <MX_TIM4_Init+0xbc>)
 8008128:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800812a:	4b23      	ldr	r3, [pc, #140]	@ (80081b8 <MX_TIM4_Init+0xb8>)
 800812c:	2200      	movs	r2, #0
 800812e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008130:	4b21      	ldr	r3, [pc, #132]	@ (80081b8 <MX_TIM4_Init+0xb8>)
 8008132:	2200      	movs	r2, #0
 8008134:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8008136:	4b20      	ldr	r3, [pc, #128]	@ (80081b8 <MX_TIM4_Init+0xb8>)
 8008138:	4a21      	ldr	r2, [pc, #132]	@ (80081c0 <MX_TIM4_Init+0xc0>)
 800813a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800813c:	4b1e      	ldr	r3, [pc, #120]	@ (80081b8 <MX_TIM4_Init+0xb8>)
 800813e:	2200      	movs	r2, #0
 8008140:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008142:	4b1d      	ldr	r3, [pc, #116]	@ (80081b8 <MX_TIM4_Init+0xb8>)
 8008144:	2200      	movs	r2, #0
 8008146:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8008148:	4b1b      	ldr	r3, [pc, #108]	@ (80081b8 <MX_TIM4_Init+0xb8>)
 800814a:	0018      	movs	r0, r3
 800814c:	f004 fb90 	bl	800c870 <HAL_TIM_PWM_Init>
 8008150:	1e03      	subs	r3, r0, #0
 8008152:	d001      	beq.n	8008158 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8008154:	f7ff fe46 	bl	8007de4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008158:	211c      	movs	r1, #28
 800815a:	187b      	adds	r3, r7, r1
 800815c:	2200      	movs	r2, #0
 800815e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008160:	187b      	adds	r3, r7, r1
 8008162:	2200      	movs	r2, #0
 8008164:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8008166:	187a      	adds	r2, r7, r1
 8008168:	4b13      	ldr	r3, [pc, #76]	@ (80081b8 <MX_TIM4_Init+0xb8>)
 800816a:	0011      	movs	r1, r2
 800816c:	0018      	movs	r0, r3
 800816e:	f005 fa03 	bl	800d578 <HAL_TIMEx_MasterConfigSynchronization>
 8008172:	1e03      	subs	r3, r0, #0
 8008174:	d001      	beq.n	800817a <MX_TIM4_Init+0x7a>
  {
    Error_Handler();
 8008176:	f7ff fe35 	bl	8007de4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800817a:	003b      	movs	r3, r7
 800817c:	2260      	movs	r2, #96	@ 0x60
 800817e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8008180:	003b      	movs	r3, r7
 8008182:	2200      	movs	r2, #0
 8008184:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008186:	003b      	movs	r3, r7
 8008188:	2200      	movs	r2, #0
 800818a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800818c:	003b      	movs	r3, r7
 800818e:	2200      	movs	r2, #0
 8008190:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008192:	0039      	movs	r1, r7
 8008194:	4b08      	ldr	r3, [pc, #32]	@ (80081b8 <MX_TIM4_Init+0xb8>)
 8008196:	2204      	movs	r2, #4
 8008198:	0018      	movs	r0, r3
 800819a:	f004 fd71 	bl	800cc80 <HAL_TIM_PWM_ConfigChannel>
 800819e:	1e03      	subs	r3, r0, #0
 80081a0:	d001      	beq.n	80081a6 <MX_TIM4_Init+0xa6>
  {
    Error_Handler();
 80081a2:	f7ff fe1f 	bl	8007de4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80081a6:	4b04      	ldr	r3, [pc, #16]	@ (80081b8 <MX_TIM4_Init+0xb8>)
 80081a8:	0018      	movs	r0, r3
 80081aa:	f000 f873 	bl	8008294 <HAL_TIM_MspPostInit>

}
 80081ae:	46c0      	nop			@ (mov r8, r8)
 80081b0:	46bd      	mov	sp, r7
 80081b2:	b00a      	add	sp, #40	@ 0x28
 80081b4:	bd80      	pop	{r7, pc}
 80081b6:	46c0      	nop			@ (mov r8, r8)
 80081b8:	200111f4 	.word	0x200111f4
 80081bc:	40000800 	.word	0x40000800
 80081c0:	0000ffff 	.word	0x0000ffff

080081c4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80081c4:	b590      	push	{r4, r7, lr}
 80081c6:	b08b      	sub	sp, #44	@ 0x2c
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80081cc:	2414      	movs	r4, #20
 80081ce:	193b      	adds	r3, r7, r4
 80081d0:	0018      	movs	r0, r3
 80081d2:	2314      	movs	r3, #20
 80081d4:	001a      	movs	r2, r3
 80081d6:	2100      	movs	r1, #0
 80081d8:	f017 f846 	bl	801f268 <memset>
  if(tim_encoderHandle->Instance==TIM3)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a1a      	ldr	r2, [pc, #104]	@ (800824c <HAL_TIM_Encoder_MspInit+0x88>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d12d      	bne.n	8008242 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80081e6:	4b1a      	ldr	r3, [pc, #104]	@ (8008250 <HAL_TIM_Encoder_MspInit+0x8c>)
 80081e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80081ea:	4b19      	ldr	r3, [pc, #100]	@ (8008250 <HAL_TIM_Encoder_MspInit+0x8c>)
 80081ec:	2102      	movs	r1, #2
 80081ee:	430a      	orrs	r2, r1
 80081f0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80081f2:	4b17      	ldr	r3, [pc, #92]	@ (8008250 <HAL_TIM_Encoder_MspInit+0x8c>)
 80081f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081f6:	2202      	movs	r2, #2
 80081f8:	4013      	ands	r3, r2
 80081fa:	613b      	str	r3, [r7, #16]
 80081fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80081fe:	4b14      	ldr	r3, [pc, #80]	@ (8008250 <HAL_TIM_Encoder_MspInit+0x8c>)
 8008200:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008202:	4b13      	ldr	r3, [pc, #76]	@ (8008250 <HAL_TIM_Encoder_MspInit+0x8c>)
 8008204:	2102      	movs	r1, #2
 8008206:	430a      	orrs	r2, r1
 8008208:	635a      	str	r2, [r3, #52]	@ 0x34
 800820a:	4b11      	ldr	r3, [pc, #68]	@ (8008250 <HAL_TIM_Encoder_MspInit+0x8c>)
 800820c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800820e:	2202      	movs	r2, #2
 8008210:	4013      	ands	r3, r2
 8008212:	60fb      	str	r3, [r7, #12]
 8008214:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC_A_Pin|ENC_B_Pin;
 8008216:	0021      	movs	r1, r4
 8008218:	187b      	adds	r3, r7, r1
 800821a:	2230      	movs	r2, #48	@ 0x30
 800821c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800821e:	187b      	adds	r3, r7, r1
 8008220:	2202      	movs	r2, #2
 8008222:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008224:	187b      	adds	r3, r7, r1
 8008226:	2200      	movs	r2, #0
 8008228:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800822a:	187b      	adds	r3, r7, r1
 800822c:	2200      	movs	r2, #0
 800822e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8008230:	187b      	adds	r3, r7, r1
 8008232:	2201      	movs	r2, #1
 8008234:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008236:	187b      	adds	r3, r7, r1
 8008238:	4a06      	ldr	r2, [pc, #24]	@ (8008254 <HAL_TIM_Encoder_MspInit+0x90>)
 800823a:	0019      	movs	r1, r3
 800823c:	0010      	movs	r0, r2
 800823e:	f000 fdc1 	bl	8008dc4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8008242:	46c0      	nop			@ (mov r8, r8)
 8008244:	46bd      	mov	sp, r7
 8008246:	b00b      	add	sp, #44	@ 0x2c
 8008248:	bd90      	pop	{r4, r7, pc}
 800824a:	46c0      	nop			@ (mov r8, r8)
 800824c:	40000400 	.word	0x40000400
 8008250:	40021000 	.word	0x40021000
 8008254:	50000400 	.word	0x50000400

08008258 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b084      	sub	sp, #16
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4a09      	ldr	r2, [pc, #36]	@ (800828c <HAL_TIM_PWM_MspInit+0x34>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d10b      	bne.n	8008282 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800826a:	4b09      	ldr	r3, [pc, #36]	@ (8008290 <HAL_TIM_PWM_MspInit+0x38>)
 800826c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800826e:	4b08      	ldr	r3, [pc, #32]	@ (8008290 <HAL_TIM_PWM_MspInit+0x38>)
 8008270:	2104      	movs	r1, #4
 8008272:	430a      	orrs	r2, r1
 8008274:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008276:	4b06      	ldr	r3, [pc, #24]	@ (8008290 <HAL_TIM_PWM_MspInit+0x38>)
 8008278:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800827a:	2204      	movs	r2, #4
 800827c:	4013      	ands	r3, r2
 800827e:	60fb      	str	r3, [r7, #12]
 8008280:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8008282:	46c0      	nop			@ (mov r8, r8)
 8008284:	46bd      	mov	sp, r7
 8008286:	b004      	add	sp, #16
 8008288:	bd80      	pop	{r7, pc}
 800828a:	46c0      	nop			@ (mov r8, r8)
 800828c:	40000800 	.word	0x40000800
 8008290:	40021000 	.word	0x40021000

08008294 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8008294:	b590      	push	{r4, r7, lr}
 8008296:	b089      	sub	sp, #36	@ 0x24
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800829c:	240c      	movs	r4, #12
 800829e:	193b      	adds	r3, r7, r4
 80082a0:	0018      	movs	r0, r3
 80082a2:	2314      	movs	r3, #20
 80082a4:	001a      	movs	r2, r3
 80082a6:	2100      	movs	r1, #0
 80082a8:	f016 ffde 	bl	801f268 <memset>
  if(timHandle->Instance==TIM4)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a14      	ldr	r2, [pc, #80]	@ (8008304 <HAL_TIM_MspPostInit+0x70>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d121      	bne.n	80082fa <HAL_TIM_MspPostInit+0x66>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80082b6:	4b14      	ldr	r3, [pc, #80]	@ (8008308 <HAL_TIM_MspPostInit+0x74>)
 80082b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80082ba:	4b13      	ldr	r3, [pc, #76]	@ (8008308 <HAL_TIM_MspPostInit+0x74>)
 80082bc:	2102      	movs	r1, #2
 80082be:	430a      	orrs	r2, r1
 80082c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80082c2:	4b11      	ldr	r3, [pc, #68]	@ (8008308 <HAL_TIM_MspPostInit+0x74>)
 80082c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082c6:	2202      	movs	r2, #2
 80082c8:	4013      	ands	r3, r2
 80082ca:	60bb      	str	r3, [r7, #8]
 80082cc:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = NEOPIXEL_Pin;
 80082ce:	0021      	movs	r1, r4
 80082d0:	187b      	adds	r3, r7, r1
 80082d2:	2280      	movs	r2, #128	@ 0x80
 80082d4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80082d6:	187b      	adds	r3, r7, r1
 80082d8:	2202      	movs	r2, #2
 80082da:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80082dc:	187b      	adds	r3, r7, r1
 80082de:	2200      	movs	r2, #0
 80082e0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80082e2:	187b      	adds	r3, r7, r1
 80082e4:	2200      	movs	r2, #0
 80082e6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM4;
 80082e8:	187b      	adds	r3, r7, r1
 80082ea:	2209      	movs	r2, #9
 80082ec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(NEOPIXEL_GPIO_Port, &GPIO_InitStruct);
 80082ee:	187b      	adds	r3, r7, r1
 80082f0:	4a06      	ldr	r2, [pc, #24]	@ (800830c <HAL_TIM_MspPostInit+0x78>)
 80082f2:	0019      	movs	r1, r3
 80082f4:	0010      	movs	r0, r2
 80082f6:	f000 fd65 	bl	8008dc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80082fa:	46c0      	nop			@ (mov r8, r8)
 80082fc:	46bd      	mov	sp, r7
 80082fe:	b009      	add	sp, #36	@ 0x24
 8008300:	bd90      	pop	{r4, r7, pc}
 8008302:	46c0      	nop			@ (mov r8, r8)
 8008304:	40000800 	.word	0x40000800
 8008308:	40021000 	.word	0x40021000
 800830c:	50000400 	.word	0x50000400

08008310 <__NVIC_EnableIRQ>:
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b082      	sub	sp, #8
 8008314:	af00      	add	r7, sp, #0
 8008316:	0002      	movs	r2, r0
 8008318:	1dfb      	adds	r3, r7, #7
 800831a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800831c:	1dfb      	adds	r3, r7, #7
 800831e:	781b      	ldrb	r3, [r3, #0]
 8008320:	2b7f      	cmp	r3, #127	@ 0x7f
 8008322:	d809      	bhi.n	8008338 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008324:	1dfb      	adds	r3, r7, #7
 8008326:	781b      	ldrb	r3, [r3, #0]
 8008328:	001a      	movs	r2, r3
 800832a:	231f      	movs	r3, #31
 800832c:	401a      	ands	r2, r3
 800832e:	4b04      	ldr	r3, [pc, #16]	@ (8008340 <__NVIC_EnableIRQ+0x30>)
 8008330:	2101      	movs	r1, #1
 8008332:	4091      	lsls	r1, r2
 8008334:	000a      	movs	r2, r1
 8008336:	601a      	str	r2, [r3, #0]
}
 8008338:	46c0      	nop			@ (mov r8, r8)
 800833a:	46bd      	mov	sp, r7
 800833c:	b002      	add	sp, #8
 800833e:	bd80      	pop	{r7, pc}
 8008340:	e000e100 	.word	0xe000e100

08008344 <__NVIC_SetPriority>:
{
 8008344:	b590      	push	{r4, r7, lr}
 8008346:	b083      	sub	sp, #12
 8008348:	af00      	add	r7, sp, #0
 800834a:	0002      	movs	r2, r0
 800834c:	6039      	str	r1, [r7, #0]
 800834e:	1dfb      	adds	r3, r7, #7
 8008350:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8008352:	1dfb      	adds	r3, r7, #7
 8008354:	781b      	ldrb	r3, [r3, #0]
 8008356:	2b7f      	cmp	r3, #127	@ 0x7f
 8008358:	d828      	bhi.n	80083ac <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800835a:	4a2f      	ldr	r2, [pc, #188]	@ (8008418 <__NVIC_SetPriority+0xd4>)
 800835c:	1dfb      	adds	r3, r7, #7
 800835e:	781b      	ldrb	r3, [r3, #0]
 8008360:	b25b      	sxtb	r3, r3
 8008362:	089b      	lsrs	r3, r3, #2
 8008364:	33c0      	adds	r3, #192	@ 0xc0
 8008366:	009b      	lsls	r3, r3, #2
 8008368:	589b      	ldr	r3, [r3, r2]
 800836a:	1dfa      	adds	r2, r7, #7
 800836c:	7812      	ldrb	r2, [r2, #0]
 800836e:	0011      	movs	r1, r2
 8008370:	2203      	movs	r2, #3
 8008372:	400a      	ands	r2, r1
 8008374:	00d2      	lsls	r2, r2, #3
 8008376:	21ff      	movs	r1, #255	@ 0xff
 8008378:	4091      	lsls	r1, r2
 800837a:	000a      	movs	r2, r1
 800837c:	43d2      	mvns	r2, r2
 800837e:	401a      	ands	r2, r3
 8008380:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	019b      	lsls	r3, r3, #6
 8008386:	22ff      	movs	r2, #255	@ 0xff
 8008388:	401a      	ands	r2, r3
 800838a:	1dfb      	adds	r3, r7, #7
 800838c:	781b      	ldrb	r3, [r3, #0]
 800838e:	0018      	movs	r0, r3
 8008390:	2303      	movs	r3, #3
 8008392:	4003      	ands	r3, r0
 8008394:	00db      	lsls	r3, r3, #3
 8008396:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008398:	481f      	ldr	r0, [pc, #124]	@ (8008418 <__NVIC_SetPriority+0xd4>)
 800839a:	1dfb      	adds	r3, r7, #7
 800839c:	781b      	ldrb	r3, [r3, #0]
 800839e:	b25b      	sxtb	r3, r3
 80083a0:	089b      	lsrs	r3, r3, #2
 80083a2:	430a      	orrs	r2, r1
 80083a4:	33c0      	adds	r3, #192	@ 0xc0
 80083a6:	009b      	lsls	r3, r3, #2
 80083a8:	501a      	str	r2, [r3, r0]
}
 80083aa:	e031      	b.n	8008410 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80083ac:	4a1b      	ldr	r2, [pc, #108]	@ (800841c <__NVIC_SetPriority+0xd8>)
 80083ae:	1dfb      	adds	r3, r7, #7
 80083b0:	781b      	ldrb	r3, [r3, #0]
 80083b2:	0019      	movs	r1, r3
 80083b4:	230f      	movs	r3, #15
 80083b6:	400b      	ands	r3, r1
 80083b8:	3b08      	subs	r3, #8
 80083ba:	089b      	lsrs	r3, r3, #2
 80083bc:	3306      	adds	r3, #6
 80083be:	009b      	lsls	r3, r3, #2
 80083c0:	18d3      	adds	r3, r2, r3
 80083c2:	3304      	adds	r3, #4
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	1dfa      	adds	r2, r7, #7
 80083c8:	7812      	ldrb	r2, [r2, #0]
 80083ca:	0011      	movs	r1, r2
 80083cc:	2203      	movs	r2, #3
 80083ce:	400a      	ands	r2, r1
 80083d0:	00d2      	lsls	r2, r2, #3
 80083d2:	21ff      	movs	r1, #255	@ 0xff
 80083d4:	4091      	lsls	r1, r2
 80083d6:	000a      	movs	r2, r1
 80083d8:	43d2      	mvns	r2, r2
 80083da:	401a      	ands	r2, r3
 80083dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	019b      	lsls	r3, r3, #6
 80083e2:	22ff      	movs	r2, #255	@ 0xff
 80083e4:	401a      	ands	r2, r3
 80083e6:	1dfb      	adds	r3, r7, #7
 80083e8:	781b      	ldrb	r3, [r3, #0]
 80083ea:	0018      	movs	r0, r3
 80083ec:	2303      	movs	r3, #3
 80083ee:	4003      	ands	r3, r0
 80083f0:	00db      	lsls	r3, r3, #3
 80083f2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80083f4:	4809      	ldr	r0, [pc, #36]	@ (800841c <__NVIC_SetPriority+0xd8>)
 80083f6:	1dfb      	adds	r3, r7, #7
 80083f8:	781b      	ldrb	r3, [r3, #0]
 80083fa:	001c      	movs	r4, r3
 80083fc:	230f      	movs	r3, #15
 80083fe:	4023      	ands	r3, r4
 8008400:	3b08      	subs	r3, #8
 8008402:	089b      	lsrs	r3, r3, #2
 8008404:	430a      	orrs	r2, r1
 8008406:	3306      	adds	r3, #6
 8008408:	009b      	lsls	r3, r3, #2
 800840a:	18c3      	adds	r3, r0, r3
 800840c:	3304      	adds	r3, #4
 800840e:	601a      	str	r2, [r3, #0]
}
 8008410:	46c0      	nop			@ (mov r8, r8)
 8008412:	46bd      	mov	sp, r7
 8008414:	b003      	add	sp, #12
 8008416:	bd90      	pop	{r4, r7, pc}
 8008418:	e000e100 	.word	0xe000e100
 800841c:	e000ed00 	.word	0xe000ed00

08008420 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b086      	sub	sp, #24
 8008424:	af00      	add	r7, sp, #0
 8008426:	60f8      	str	r0, [r7, #12]
 8008428:	60b9      	str	r1, [r7, #8]
 800842a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8008430:	4a0c      	ldr	r2, [pc, #48]	@ (8008464 <LL_DMA_SetDataTransferDirection+0x44>)
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	18d3      	adds	r3, r2, r3
 8008436:	781b      	ldrb	r3, [r3, #0]
 8008438:	001a      	movs	r2, r3
 800843a:	697b      	ldr	r3, [r7, #20]
 800843c:	18d3      	adds	r3, r2, r3
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	4a09      	ldr	r2, [pc, #36]	@ (8008468 <LL_DMA_SetDataTransferDirection+0x48>)
 8008442:	4013      	ands	r3, r2
 8008444:	0019      	movs	r1, r3
 8008446:	4a07      	ldr	r2, [pc, #28]	@ (8008464 <LL_DMA_SetDataTransferDirection+0x44>)
 8008448:	68bb      	ldr	r3, [r7, #8]
 800844a:	18d3      	adds	r3, r2, r3
 800844c:	781b      	ldrb	r3, [r3, #0]
 800844e:	001a      	movs	r2, r3
 8008450:	697b      	ldr	r3, [r7, #20]
 8008452:	18d3      	adds	r3, r2, r3
 8008454:	687a      	ldr	r2, [r7, #4]
 8008456:	430a      	orrs	r2, r1
 8008458:	601a      	str	r2, [r3, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 800845a:	46c0      	nop			@ (mov r8, r8)
 800845c:	46bd      	mov	sp, r7
 800845e:	b006      	add	sp, #24
 8008460:	bd80      	pop	{r7, pc}
 8008462:	46c0      	nop			@ (mov r8, r8)
 8008464:	0801f580 	.word	0x0801f580
 8008468:	ffffbfef 	.word	0xffffbfef

0800846c <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 800846c:	b580      	push	{r7, lr}
 800846e:	b086      	sub	sp, #24
 8008470:	af00      	add	r7, sp, #0
 8008472:	60f8      	str	r0, [r7, #12]
 8008474:	60b9      	str	r1, [r7, #8]
 8008476:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 800847c:	4a0c      	ldr	r2, [pc, #48]	@ (80084b0 <LL_DMA_SetMode+0x44>)
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	18d3      	adds	r3, r2, r3
 8008482:	781b      	ldrb	r3, [r3, #0]
 8008484:	001a      	movs	r2, r3
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	18d3      	adds	r3, r2, r3
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	2220      	movs	r2, #32
 800848e:	4393      	bics	r3, r2
 8008490:	0019      	movs	r1, r3
 8008492:	4a07      	ldr	r2, [pc, #28]	@ (80084b0 <LL_DMA_SetMode+0x44>)
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	18d3      	adds	r3, r2, r3
 8008498:	781b      	ldrb	r3, [r3, #0]
 800849a:	001a      	movs	r2, r3
 800849c:	697b      	ldr	r3, [r7, #20]
 800849e:	18d3      	adds	r3, r2, r3
 80084a0:	687a      	ldr	r2, [r7, #4]
 80084a2:	430a      	orrs	r2, r1
 80084a4:	601a      	str	r2, [r3, #0]
             Mode);
}
 80084a6:	46c0      	nop			@ (mov r8, r8)
 80084a8:	46bd      	mov	sp, r7
 80084aa:	b006      	add	sp, #24
 80084ac:	bd80      	pop	{r7, pc}
 80084ae:	46c0      	nop			@ (mov r8, r8)
 80084b0:	0801f580 	.word	0x0801f580

080084b4 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b086      	sub	sp, #24
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	60f8      	str	r0, [r7, #12]
 80084bc:	60b9      	str	r1, [r7, #8]
 80084be:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 80084c4:	4a0c      	ldr	r2, [pc, #48]	@ (80084f8 <LL_DMA_SetPeriphIncMode+0x44>)
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	18d3      	adds	r3, r2, r3
 80084ca:	781b      	ldrb	r3, [r3, #0]
 80084cc:	001a      	movs	r2, r3
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	18d3      	adds	r3, r2, r3
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	2240      	movs	r2, #64	@ 0x40
 80084d6:	4393      	bics	r3, r2
 80084d8:	0019      	movs	r1, r3
 80084da:	4a07      	ldr	r2, [pc, #28]	@ (80084f8 <LL_DMA_SetPeriphIncMode+0x44>)
 80084dc:	68bb      	ldr	r3, [r7, #8]
 80084de:	18d3      	adds	r3, r2, r3
 80084e0:	781b      	ldrb	r3, [r3, #0]
 80084e2:	001a      	movs	r2, r3
 80084e4:	697b      	ldr	r3, [r7, #20]
 80084e6:	18d3      	adds	r3, r2, r3
 80084e8:	687a      	ldr	r2, [r7, #4]
 80084ea:	430a      	orrs	r2, r1
 80084ec:	601a      	str	r2, [r3, #0]
             PeriphOrM2MSrcIncMode);
}
 80084ee:	46c0      	nop			@ (mov r8, r8)
 80084f0:	46bd      	mov	sp, r7
 80084f2:	b006      	add	sp, #24
 80084f4:	bd80      	pop	{r7, pc}
 80084f6:	46c0      	nop			@ (mov r8, r8)
 80084f8:	0801f580 	.word	0x0801f580

080084fc <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b086      	sub	sp, #24
 8008500:	af00      	add	r7, sp, #0
 8008502:	60f8      	str	r0, [r7, #12]
 8008504:	60b9      	str	r1, [r7, #8]
 8008506:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 800850c:	4a0c      	ldr	r2, [pc, #48]	@ (8008540 <LL_DMA_SetMemoryIncMode+0x44>)
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	18d3      	adds	r3, r2, r3
 8008512:	781b      	ldrb	r3, [r3, #0]
 8008514:	001a      	movs	r2, r3
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	18d3      	adds	r3, r2, r3
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	2280      	movs	r2, #128	@ 0x80
 800851e:	4393      	bics	r3, r2
 8008520:	0019      	movs	r1, r3
 8008522:	4a07      	ldr	r2, [pc, #28]	@ (8008540 <LL_DMA_SetMemoryIncMode+0x44>)
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	18d3      	adds	r3, r2, r3
 8008528:	781b      	ldrb	r3, [r3, #0]
 800852a:	001a      	movs	r2, r3
 800852c:	697b      	ldr	r3, [r7, #20]
 800852e:	18d3      	adds	r3, r2, r3
 8008530:	687a      	ldr	r2, [r7, #4]
 8008532:	430a      	orrs	r2, r1
 8008534:	601a      	str	r2, [r3, #0]
             MemoryOrM2MDstIncMode);
}
 8008536:	46c0      	nop			@ (mov r8, r8)
 8008538:	46bd      	mov	sp, r7
 800853a:	b006      	add	sp, #24
 800853c:	bd80      	pop	{r7, pc}
 800853e:	46c0      	nop			@ (mov r8, r8)
 8008540:	0801f580 	.word	0x0801f580

08008544 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b086      	sub	sp, #24
 8008548:	af00      	add	r7, sp, #0
 800854a:	60f8      	str	r0, [r7, #12]
 800854c:	60b9      	str	r1, [r7, #8]
 800854e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 8008554:	4a0c      	ldr	r2, [pc, #48]	@ (8008588 <LL_DMA_SetPeriphSize+0x44>)
 8008556:	68bb      	ldr	r3, [r7, #8]
 8008558:	18d3      	adds	r3, r2, r3
 800855a:	781b      	ldrb	r3, [r3, #0]
 800855c:	001a      	movs	r2, r3
 800855e:	697b      	ldr	r3, [r7, #20]
 8008560:	18d3      	adds	r3, r2, r3
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	4a09      	ldr	r2, [pc, #36]	@ (800858c <LL_DMA_SetPeriphSize+0x48>)
 8008566:	4013      	ands	r3, r2
 8008568:	0019      	movs	r1, r3
 800856a:	4a07      	ldr	r2, [pc, #28]	@ (8008588 <LL_DMA_SetPeriphSize+0x44>)
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	18d3      	adds	r3, r2, r3
 8008570:	781b      	ldrb	r3, [r3, #0]
 8008572:	001a      	movs	r2, r3
 8008574:	697b      	ldr	r3, [r7, #20]
 8008576:	18d3      	adds	r3, r2, r3
 8008578:	687a      	ldr	r2, [r7, #4]
 800857a:	430a      	orrs	r2, r1
 800857c:	601a      	str	r2, [r3, #0]
             PeriphOrM2MSrcDataSize);
}
 800857e:	46c0      	nop			@ (mov r8, r8)
 8008580:	46bd      	mov	sp, r7
 8008582:	b006      	add	sp, #24
 8008584:	bd80      	pop	{r7, pc}
 8008586:	46c0      	nop			@ (mov r8, r8)
 8008588:	0801f580 	.word	0x0801f580
 800858c:	fffffcff 	.word	0xfffffcff

08008590 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b086      	sub	sp, #24
 8008594:	af00      	add	r7, sp, #0
 8008596:	60f8      	str	r0, [r7, #12]
 8008598:	60b9      	str	r1, [r7, #8]
 800859a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 80085a0:	4a0c      	ldr	r2, [pc, #48]	@ (80085d4 <LL_DMA_SetMemorySize+0x44>)
 80085a2:	68bb      	ldr	r3, [r7, #8]
 80085a4:	18d3      	adds	r3, r2, r3
 80085a6:	781b      	ldrb	r3, [r3, #0]
 80085a8:	001a      	movs	r2, r3
 80085aa:	697b      	ldr	r3, [r7, #20]
 80085ac:	18d3      	adds	r3, r2, r3
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4a09      	ldr	r2, [pc, #36]	@ (80085d8 <LL_DMA_SetMemorySize+0x48>)
 80085b2:	4013      	ands	r3, r2
 80085b4:	0019      	movs	r1, r3
 80085b6:	4a07      	ldr	r2, [pc, #28]	@ (80085d4 <LL_DMA_SetMemorySize+0x44>)
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	18d3      	adds	r3, r2, r3
 80085bc:	781b      	ldrb	r3, [r3, #0]
 80085be:	001a      	movs	r2, r3
 80085c0:	697b      	ldr	r3, [r7, #20]
 80085c2:	18d3      	adds	r3, r2, r3
 80085c4:	687a      	ldr	r2, [r7, #4]
 80085c6:	430a      	orrs	r2, r1
 80085c8:	601a      	str	r2, [r3, #0]
             MemoryOrM2MDstDataSize);
}
 80085ca:	46c0      	nop			@ (mov r8, r8)
 80085cc:	46bd      	mov	sp, r7
 80085ce:	b006      	add	sp, #24
 80085d0:	bd80      	pop	{r7, pc}
 80085d2:	46c0      	nop			@ (mov r8, r8)
 80085d4:	0801f580 	.word	0x0801f580
 80085d8:	fffff3ff 	.word	0xfffff3ff

080085dc <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b086      	sub	sp, #24
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	60f8      	str	r0, [r7, #12]
 80085e4:	60b9      	str	r1, [r7, #8]
 80085e6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 80085ec:	4a0c      	ldr	r2, [pc, #48]	@ (8008620 <LL_DMA_SetChannelPriorityLevel+0x44>)
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	18d3      	adds	r3, r2, r3
 80085f2:	781b      	ldrb	r3, [r3, #0]
 80085f4:	001a      	movs	r2, r3
 80085f6:	697b      	ldr	r3, [r7, #20]
 80085f8:	18d3      	adds	r3, r2, r3
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4a09      	ldr	r2, [pc, #36]	@ (8008624 <LL_DMA_SetChannelPriorityLevel+0x48>)
 80085fe:	4013      	ands	r3, r2
 8008600:	0019      	movs	r1, r3
 8008602:	4a07      	ldr	r2, [pc, #28]	@ (8008620 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	18d3      	adds	r3, r2, r3
 8008608:	781b      	ldrb	r3, [r3, #0]
 800860a:	001a      	movs	r2, r3
 800860c:	697b      	ldr	r3, [r7, #20]
 800860e:	18d3      	adds	r3, r2, r3
 8008610:	687a      	ldr	r2, [r7, #4]
 8008612:	430a      	orrs	r2, r1
 8008614:	601a      	str	r2, [r3, #0]
             Priority);
}
 8008616:	46c0      	nop			@ (mov r8, r8)
 8008618:	46bd      	mov	sp, r7
 800861a:	b006      	add	sp, #24
 800861c:	bd80      	pop	{r7, pc}
 800861e:	46c0      	nop			@ (mov r8, r8)
 8008620:	0801f580 	.word	0x0801f580
 8008624:	ffffcfff 	.word	0xffffcfff

08008628 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD2_RX
  *         @arg @ref LL_DMAMUX_REQ_UCPD2_TX
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Request)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b086      	sub	sp, #24
 800862c:	af00      	add	r7, sp, #0
 800862e:	60f8      	str	r0, [r7, #12]
 8008630:	60b9      	str	r1, [r7, #8]
 8008632:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	0a9b      	lsrs	r3, r3, #10
 8008638:	4a0f      	ldr	r2, [pc, #60]	@ (8008678 <LL_DMA_SetPeriphRequest+0x50>)
 800863a:	405a      	eors	r2, r3
 800863c:	0013      	movs	r3, r2
 800863e:	00db      	lsls	r3, r3, #3
 8008640:	1a9b      	subs	r3, r3, r2
 8008642:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8008644:	68ba      	ldr	r2, [r7, #8]
 8008646:	697b      	ldr	r3, [r7, #20]
 8008648:	18d3      	adds	r3, r2, r3
 800864a:	009b      	lsls	r3, r3, #2
 800864c:	4a0b      	ldr	r2, [pc, #44]	@ (800867c <LL_DMA_SetPeriphRequest+0x54>)
 800864e:	4694      	mov	ip, r2
 8008650:	4463      	add	r3, ip
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	227f      	movs	r2, #127	@ 0x7f
 8008656:	4393      	bics	r3, r2
 8008658:	0019      	movs	r1, r3
 800865a:	68ba      	ldr	r2, [r7, #8]
 800865c:	697b      	ldr	r3, [r7, #20]
 800865e:	18d3      	adds	r3, r2, r3
 8008660:	009b      	lsls	r3, r3, #2
 8008662:	4a06      	ldr	r2, [pc, #24]	@ (800867c <LL_DMA_SetPeriphRequest+0x54>)
 8008664:	4694      	mov	ip, r2
 8008666:	4463      	add	r3, ip
 8008668:	687a      	ldr	r2, [r7, #4]
 800866a:	430a      	orrs	r2, r1
 800866c:	601a      	str	r2, [r3, #0]
}
 800866e:	46c0      	nop			@ (mov r8, r8)
 8008670:	46bd      	mov	sp, r7
 8008672:	b006      	add	sp, #24
 8008674:	bd80      	pop	{r7, pc}
 8008676:	46c0      	nop			@ (mov r8, r8)
 8008678:	00100080 	.word	0x00100080
 800867c:	40020800 	.word	0x40020800

08008680 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b084      	sub	sp, #16
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 8008688:	4b07      	ldr	r3, [pc, #28]	@ (80086a8 <LL_APB1_GRP1_EnableClock+0x28>)
 800868a:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800868c:	4b06      	ldr	r3, [pc, #24]	@ (80086a8 <LL_APB1_GRP1_EnableClock+0x28>)
 800868e:	687a      	ldr	r2, [r7, #4]
 8008690:	430a      	orrs	r2, r1
 8008692:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8008694:	4b04      	ldr	r3, [pc, #16]	@ (80086a8 <LL_APB1_GRP1_EnableClock+0x28>)
 8008696:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008698:	687a      	ldr	r2, [r7, #4]
 800869a:	4013      	ands	r3, r2
 800869c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800869e:	68fb      	ldr	r3, [r7, #12]
}
 80086a0:	46c0      	nop			@ (mov r8, r8)
 80086a2:	46bd      	mov	sp, r7
 80086a4:	b004      	add	sp, #16
 80086a6:	bd80      	pop	{r7, pc}
 80086a8:	40021000 	.word	0x40021000

080086ac <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b084      	sub	sp, #16
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 80086b4:	4b07      	ldr	r3, [pc, #28]	@ (80086d4 <LL_IOP_GRP1_EnableClock+0x28>)
 80086b6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80086b8:	4b06      	ldr	r3, [pc, #24]	@ (80086d4 <LL_IOP_GRP1_EnableClock+0x28>)
 80086ba:	687a      	ldr	r2, [r7, #4]
 80086bc:	430a      	orrs	r2, r1
 80086be:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 80086c0:	4b04      	ldr	r3, [pc, #16]	@ (80086d4 <LL_IOP_GRP1_EnableClock+0x28>)
 80086c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086c4:	687a      	ldr	r2, [r7, #4]
 80086c6:	4013      	ands	r3, r2
 80086c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80086ca:	68fb      	ldr	r3, [r7, #12]
}
 80086cc:	46c0      	nop			@ (mov r8, r8)
 80086ce:	46bd      	mov	sp, r7
 80086d0:	b004      	add	sp, #16
 80086d2:	bd80      	pop	{r7, pc}
 80086d4:	40021000 	.word	0x40021000

080086d8 <MX_UCPD1_Init>:

/* USER CODE END 0 */

/* UCPD1 init function */
void MX_UCPD1_Init(void)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b086      	sub	sp, #24
 80086dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80086de:	003b      	movs	r3, r7
 80086e0:	0018      	movs	r0, r3
 80086e2:	2318      	movs	r3, #24
 80086e4:	001a      	movs	r2, r3
 80086e6:	2100      	movs	r1, #0
 80086e8:	f016 fdbe 	bl	801f268 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD1);
 80086ec:	2380      	movs	r3, #128	@ 0x80
 80086ee:	049b      	lsls	r3, r3, #18
 80086f0:	0018      	movs	r0, r3
 80086f2:	f7ff ffc5 	bl	8008680 <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 80086f6:	2002      	movs	r0, #2
 80086f8:	f7ff ffd8 	bl	80086ac <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 80086fc:	2001      	movs	r0, #1
 80086fe:	f7ff ffd5 	bl	80086ac <LL_IOP_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PB15   ------> UCPD1_CC2
  PA8   ------> UCPD1_CC1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8008702:	003b      	movs	r3, r7
 8008704:	2280      	movs	r2, #128	@ 0x80
 8008706:	0212      	lsls	r2, r2, #8
 8008708:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800870a:	003b      	movs	r3, r7
 800870c:	2203      	movs	r2, #3
 800870e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8008710:	003b      	movs	r3, r7
 8008712:	2200      	movs	r2, #0
 8008714:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008716:	003b      	movs	r3, r7
 8008718:	4a40      	ldr	r2, [pc, #256]	@ (800881c <MX_UCPD1_Init+0x144>)
 800871a:	0019      	movs	r1, r3
 800871c:	0010      	movs	r0, r2
 800871e:	f005 f97f 	bl	800da20 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8008722:	003b      	movs	r3, r7
 8008724:	2280      	movs	r2, #128	@ 0x80
 8008726:	0052      	lsls	r2, r2, #1
 8008728:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800872a:	003b      	movs	r3, r7
 800872c:	2203      	movs	r2, #3
 800872e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8008730:	003b      	movs	r3, r7
 8008732:	2200      	movs	r2, #0
 8008734:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008736:	003a      	movs	r2, r7
 8008738:	23a0      	movs	r3, #160	@ 0xa0
 800873a:	05db      	lsls	r3, r3, #23
 800873c:	0011      	movs	r1, r2
 800873e:	0018      	movs	r0, r3
 8008740:	f005 f96e 	bl	800da20 <LL_GPIO_Init>

  /* UCPD1 DMA Init */

  /* UCPD1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_UCPD1_RX);
 8008744:	4b36      	ldr	r3, [pc, #216]	@ (8008820 <MX_UCPD1_Init+0x148>)
 8008746:	223a      	movs	r2, #58	@ 0x3a
 8008748:	2100      	movs	r1, #0
 800874a:	0018      	movs	r0, r3
 800874c:	f7ff ff6c 	bl	8008628 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8008750:	4b33      	ldr	r3, [pc, #204]	@ (8008820 <MX_UCPD1_Init+0x148>)
 8008752:	2200      	movs	r2, #0
 8008754:	2100      	movs	r1, #0
 8008756:	0018      	movs	r0, r3
 8008758:	f7ff fe62 	bl	8008420 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 800875c:	4b30      	ldr	r3, [pc, #192]	@ (8008820 <MX_UCPD1_Init+0x148>)
 800875e:	2200      	movs	r2, #0
 8008760:	2100      	movs	r1, #0
 8008762:	0018      	movs	r0, r3
 8008764:	f7ff ff3a 	bl	80085dc <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 8008768:	4b2d      	ldr	r3, [pc, #180]	@ (8008820 <MX_UCPD1_Init+0x148>)
 800876a:	2200      	movs	r2, #0
 800876c:	2100      	movs	r1, #0
 800876e:	0018      	movs	r0, r3
 8008770:	f7ff fe7c 	bl	800846c <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 8008774:	4b2a      	ldr	r3, [pc, #168]	@ (8008820 <MX_UCPD1_Init+0x148>)
 8008776:	2200      	movs	r2, #0
 8008778:	2100      	movs	r1, #0
 800877a:	0018      	movs	r0, r3
 800877c:	f7ff fe9a 	bl	80084b4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 8008780:	4b27      	ldr	r3, [pc, #156]	@ (8008820 <MX_UCPD1_Init+0x148>)
 8008782:	2280      	movs	r2, #128	@ 0x80
 8008784:	2100      	movs	r1, #0
 8008786:	0018      	movs	r0, r3
 8008788:	f7ff feb8 	bl	80084fc <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 800878c:	4b24      	ldr	r3, [pc, #144]	@ (8008820 <MX_UCPD1_Init+0x148>)
 800878e:	2200      	movs	r2, #0
 8008790:	2100      	movs	r1, #0
 8008792:	0018      	movs	r0, r3
 8008794:	f7ff fed6 	bl	8008544 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 8008798:	4b21      	ldr	r3, [pc, #132]	@ (8008820 <MX_UCPD1_Init+0x148>)
 800879a:	2200      	movs	r2, #0
 800879c:	2100      	movs	r1, #0
 800879e:	0018      	movs	r0, r3
 80087a0:	f7ff fef6 	bl	8008590 <LL_DMA_SetMemorySize>

  /* UCPD1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMAMUX_REQ_UCPD1_TX);
 80087a4:	4b1e      	ldr	r3, [pc, #120]	@ (8008820 <MX_UCPD1_Init+0x148>)
 80087a6:	223b      	movs	r2, #59	@ 0x3b
 80087a8:	2101      	movs	r1, #1
 80087aa:	0018      	movs	r0, r3
 80087ac:	f7ff ff3c 	bl	8008628 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80087b0:	4b1b      	ldr	r3, [pc, #108]	@ (8008820 <MX_UCPD1_Init+0x148>)
 80087b2:	2210      	movs	r2, #16
 80087b4:	2101      	movs	r1, #1
 80087b6:	0018      	movs	r0, r3
 80087b8:	f7ff fe32 	bl	8008420 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 80087bc:	4b18      	ldr	r3, [pc, #96]	@ (8008820 <MX_UCPD1_Init+0x148>)
 80087be:	2200      	movs	r2, #0
 80087c0:	2101      	movs	r1, #1
 80087c2:	0018      	movs	r0, r3
 80087c4:	f7ff ff0a 	bl	80085dc <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 80087c8:	4b15      	ldr	r3, [pc, #84]	@ (8008820 <MX_UCPD1_Init+0x148>)
 80087ca:	2200      	movs	r2, #0
 80087cc:	2101      	movs	r1, #1
 80087ce:	0018      	movs	r0, r3
 80087d0:	f7ff fe4c 	bl	800846c <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 80087d4:	4b12      	ldr	r3, [pc, #72]	@ (8008820 <MX_UCPD1_Init+0x148>)
 80087d6:	2200      	movs	r2, #0
 80087d8:	2101      	movs	r1, #1
 80087da:	0018      	movs	r0, r3
 80087dc:	f7ff fe6a 	bl	80084b4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 80087e0:	4b0f      	ldr	r3, [pc, #60]	@ (8008820 <MX_UCPD1_Init+0x148>)
 80087e2:	2280      	movs	r2, #128	@ 0x80
 80087e4:	2101      	movs	r1, #1
 80087e6:	0018      	movs	r0, r3
 80087e8:	f7ff fe88 	bl	80084fc <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 80087ec:	4b0c      	ldr	r3, [pc, #48]	@ (8008820 <MX_UCPD1_Init+0x148>)
 80087ee:	2200      	movs	r2, #0
 80087f0:	2101      	movs	r1, #1
 80087f2:	0018      	movs	r0, r3
 80087f4:	f7ff fea6 	bl	8008544 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 80087f8:	4b09      	ldr	r3, [pc, #36]	@ (8008820 <MX_UCPD1_Init+0x148>)
 80087fa:	2200      	movs	r2, #0
 80087fc:	2101      	movs	r1, #1
 80087fe:	0018      	movs	r0, r3
 8008800:	f7ff fec6 	bl	8008590 <LL_DMA_SetMemorySize>

  /* UCPD1 interrupt Init */
  NVIC_SetPriority(USB_UCPD1_2_IRQn, 0);
 8008804:	2100      	movs	r1, #0
 8008806:	2008      	movs	r0, #8
 8008808:	f7ff fd9c 	bl	8008344 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 800880c:	2008      	movs	r0, #8
 800880e:	f7ff fd7f 	bl	8008310 <__NVIC_EnableIRQ>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 8008812:	46c0      	nop			@ (mov r8, r8)
 8008814:	46bd      	mov	sp, r7
 8008816:	b006      	add	sp, #24
 8008818:	bd80      	pop	{r7, pc}
 800881a:	46c0      	nop			@ (mov r8, r8)
 800881c:	50000400 	.word	0x50000400
 8008820:	40020000 	.word	0x40020000

08008824 <MX_UCPD2_Init>:
/* UCPD2 init function */
void MX_UCPD2_Init(void)
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b086      	sub	sp, #24
 8008828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD2_Init 0 */

  /* USER CODE END UCPD2_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800882a:	003b      	movs	r3, r7
 800882c:	0018      	movs	r0, r3
 800882e:	2318      	movs	r3, #24
 8008830:	001a      	movs	r2, r3
 8008832:	2100      	movs	r1, #0
 8008834:	f016 fd18 	bl	801f268 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD2);
 8008838:	2380      	movs	r3, #128	@ 0x80
 800883a:	04db      	lsls	r3, r3, #19
 800883c:	0018      	movs	r0, r3
 800883e:	f7ff ff1f 	bl	8008680 <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOD);
 8008842:	2008      	movs	r0, #8
 8008844:	f7ff ff32 	bl	80086ac <LL_IOP_GRP1_EnableClock>
  /**UCPD2 GPIO Configuration
  PD0   ------> UCPD2_CC1
  PD2   ------> UCPD2_CC2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8008848:	003b      	movs	r3, r7
 800884a:	2201      	movs	r2, #1
 800884c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800884e:	003b      	movs	r3, r7
 8008850:	2203      	movs	r2, #3
 8008852:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8008854:	003b      	movs	r3, r7
 8008856:	2200      	movs	r2, #0
 8008858:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800885a:	003b      	movs	r3, r7
 800885c:	4a3f      	ldr	r2, [pc, #252]	@ (800895c <MX_UCPD2_Init+0x138>)
 800885e:	0019      	movs	r1, r3
 8008860:	0010      	movs	r0, r2
 8008862:	f005 f8dd 	bl	800da20 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8008866:	003b      	movs	r3, r7
 8008868:	2204      	movs	r2, #4
 800886a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800886c:	003b      	movs	r3, r7
 800886e:	2203      	movs	r2, #3
 8008870:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8008872:	003b      	movs	r3, r7
 8008874:	2200      	movs	r2, #0
 8008876:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008878:	003b      	movs	r3, r7
 800887a:	4a38      	ldr	r2, [pc, #224]	@ (800895c <MX_UCPD2_Init+0x138>)
 800887c:	0019      	movs	r1, r3
 800887e:	0010      	movs	r0, r2
 8008880:	f005 f8ce 	bl	800da20 <LL_GPIO_Init>

  /* UCPD2 DMA Init */

  /* UCPD2_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_3, LL_DMAMUX_REQ_UCPD2_RX);
 8008884:	4b36      	ldr	r3, [pc, #216]	@ (8008960 <MX_UCPD2_Init+0x13c>)
 8008886:	223c      	movs	r2, #60	@ 0x3c
 8008888:	2102      	movs	r1, #2
 800888a:	0018      	movs	r0, r3
 800888c:	f7ff fecc 	bl	8008628 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_3, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8008890:	4b33      	ldr	r3, [pc, #204]	@ (8008960 <MX_UCPD2_Init+0x13c>)
 8008892:	2200      	movs	r2, #0
 8008894:	2102      	movs	r1, #2
 8008896:	0018      	movs	r0, r3
 8008898:	f7ff fdc2 	bl	8008420 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PRIORITY_LOW);
 800889c:	4b30      	ldr	r3, [pc, #192]	@ (8008960 <MX_UCPD2_Init+0x13c>)
 800889e:	2200      	movs	r2, #0
 80088a0:	2102      	movs	r1, #2
 80088a2:	0018      	movs	r0, r3
 80088a4:	f7ff fe9a 	bl	80085dc <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MODE_NORMAL);
 80088a8:	4b2d      	ldr	r3, [pc, #180]	@ (8008960 <MX_UCPD2_Init+0x13c>)
 80088aa:	2200      	movs	r2, #0
 80088ac:	2102      	movs	r1, #2
 80088ae:	0018      	movs	r0, r3
 80088b0:	f7ff fddc 	bl	800846c <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PERIPH_NOINCREMENT);
 80088b4:	4b2a      	ldr	r3, [pc, #168]	@ (8008960 <MX_UCPD2_Init+0x13c>)
 80088b6:	2200      	movs	r2, #0
 80088b8:	2102      	movs	r1, #2
 80088ba:	0018      	movs	r0, r3
 80088bc:	f7ff fdfa 	bl	80084b4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MEMORY_INCREMENT);
 80088c0:	4b27      	ldr	r3, [pc, #156]	@ (8008960 <MX_UCPD2_Init+0x13c>)
 80088c2:	2280      	movs	r2, #128	@ 0x80
 80088c4:	2102      	movs	r1, #2
 80088c6:	0018      	movs	r0, r3
 80088c8:	f7ff fe18 	bl	80084fc <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PDATAALIGN_BYTE);
 80088cc:	4b24      	ldr	r3, [pc, #144]	@ (8008960 <MX_UCPD2_Init+0x13c>)
 80088ce:	2200      	movs	r2, #0
 80088d0:	2102      	movs	r1, #2
 80088d2:	0018      	movs	r0, r3
 80088d4:	f7ff fe36 	bl	8008544 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MDATAALIGN_BYTE);
 80088d8:	4b21      	ldr	r3, [pc, #132]	@ (8008960 <MX_UCPD2_Init+0x13c>)
 80088da:	2200      	movs	r2, #0
 80088dc:	2102      	movs	r1, #2
 80088de:	0018      	movs	r0, r3
 80088e0:	f7ff fe56 	bl	8008590 <LL_DMA_SetMemorySize>

  /* UCPD2_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_4, LL_DMAMUX_REQ_UCPD2_TX);
 80088e4:	4b1e      	ldr	r3, [pc, #120]	@ (8008960 <MX_UCPD2_Init+0x13c>)
 80088e6:	223d      	movs	r2, #61	@ 0x3d
 80088e8:	2103      	movs	r1, #3
 80088ea:	0018      	movs	r0, r3
 80088ec:	f7ff fe9c 	bl	8008628 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_4, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80088f0:	4b1b      	ldr	r3, [pc, #108]	@ (8008960 <MX_UCPD2_Init+0x13c>)
 80088f2:	2210      	movs	r2, #16
 80088f4:	2103      	movs	r1, #3
 80088f6:	0018      	movs	r0, r3
 80088f8:	f7ff fd92 	bl	8008420 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PRIORITY_LOW);
 80088fc:	4b18      	ldr	r3, [pc, #96]	@ (8008960 <MX_UCPD2_Init+0x13c>)
 80088fe:	2200      	movs	r2, #0
 8008900:	2103      	movs	r1, #3
 8008902:	0018      	movs	r0, r3
 8008904:	f7ff fe6a 	bl	80085dc <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MODE_NORMAL);
 8008908:	4b15      	ldr	r3, [pc, #84]	@ (8008960 <MX_UCPD2_Init+0x13c>)
 800890a:	2200      	movs	r2, #0
 800890c:	2103      	movs	r1, #3
 800890e:	0018      	movs	r0, r3
 8008910:	f7ff fdac 	bl	800846c <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PERIPH_NOINCREMENT);
 8008914:	4b12      	ldr	r3, [pc, #72]	@ (8008960 <MX_UCPD2_Init+0x13c>)
 8008916:	2200      	movs	r2, #0
 8008918:	2103      	movs	r1, #3
 800891a:	0018      	movs	r0, r3
 800891c:	f7ff fdca 	bl	80084b4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MEMORY_INCREMENT);
 8008920:	4b0f      	ldr	r3, [pc, #60]	@ (8008960 <MX_UCPD2_Init+0x13c>)
 8008922:	2280      	movs	r2, #128	@ 0x80
 8008924:	2103      	movs	r1, #3
 8008926:	0018      	movs	r0, r3
 8008928:	f7ff fde8 	bl	80084fc <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PDATAALIGN_BYTE);
 800892c:	4b0c      	ldr	r3, [pc, #48]	@ (8008960 <MX_UCPD2_Init+0x13c>)
 800892e:	2200      	movs	r2, #0
 8008930:	2103      	movs	r1, #3
 8008932:	0018      	movs	r0, r3
 8008934:	f7ff fe06 	bl	8008544 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MDATAALIGN_BYTE);
 8008938:	4b09      	ldr	r3, [pc, #36]	@ (8008960 <MX_UCPD2_Init+0x13c>)
 800893a:	2200      	movs	r2, #0
 800893c:	2103      	movs	r1, #3
 800893e:	0018      	movs	r0, r3
 8008940:	f7ff fe26 	bl	8008590 <LL_DMA_SetMemorySize>

  /* UCPD2 interrupt Init */
  NVIC_SetPriority(USB_UCPD1_2_IRQn, 0);
 8008944:	2100      	movs	r1, #0
 8008946:	2008      	movs	r0, #8
 8008948:	f7ff fcfc 	bl	8008344 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 800894c:	2008      	movs	r0, #8
 800894e:	f7ff fcdf 	bl	8008310 <__NVIC_EnableIRQ>
  /* USER CODE END UCPD2_Init 1 */
  /* USER CODE BEGIN UCPD2_Init 2 */

  /* USER CODE END UCPD2_Init 2 */

}
 8008952:	46c0      	nop			@ (mov r8, r8)
 8008954:	46bd      	mov	sp, r7
 8008956:	b006      	add	sp, #24
 8008958:	bd80      	pop	{r7, pc}
 800895a:	46c0      	nop			@ (mov r8, r8)
 800895c:	50000c00 	.word	0x50000c00
 8008960:	40020000 	.word	0x40020000

08008964 <MX_USB_DRD_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_DRD_FS;

/* USB_DRD_FS init function */

void MX_USB_DRD_FS_PCD_Init(void)
{
 8008964:	b580      	push	{r7, lr}
 8008966:	af00      	add	r7, sp, #0
  /* USER CODE END USB_DRD_FS_Init 0 */

  /* USER CODE BEGIN USB_DRD_FS_Init 1 */

  /* USER CODE END USB_DRD_FS_Init 1 */
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8008968:	4b17      	ldr	r3, [pc, #92]	@ (80089c8 <MX_USB_DRD_FS_PCD_Init+0x64>)
 800896a:	4a18      	ldr	r2, [pc, #96]	@ (80089cc <MX_USB_DRD_FS_PCD_Init+0x68>)
 800896c:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 800896e:	4b16      	ldr	r3, [pc, #88]	@ (80089c8 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8008970:	2208      	movs	r2, #8
 8008972:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.Host_channels = 8;
 8008974:	4b14      	ldr	r3, [pc, #80]	@ (80089c8 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8008976:	2208      	movs	r2, #8
 8008978:	715a      	strb	r2, [r3, #5]
  hpcd_USB_DRD_FS.Init.speed = PCD_SPEED_FULL;
 800897a:	4b13      	ldr	r3, [pc, #76]	@ (80089c8 <MX_USB_DRD_FS_PCD_Init+0x64>)
 800897c:	2202      	movs	r2, #2
 800897e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008980:	4b11      	ldr	r3, [pc, #68]	@ (80089c8 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8008982:	2202      	movs	r2, #2
 8008984:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 8008986:	4b10      	ldr	r3, [pc, #64]	@ (80089c8 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8008988:	2200      	movs	r2, #0
 800898a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 800898c:	4b0e      	ldr	r3, [pc, #56]	@ (80089c8 <MX_USB_DRD_FS_PCD_Init+0x64>)
 800898e:	2200      	movs	r2, #0
 8008990:	72da      	strb	r2, [r3, #11]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 8008992:	4b0d      	ldr	r3, [pc, #52]	@ (80089c8 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8008994:	2200      	movs	r2, #0
 8008996:	731a      	strb	r2, [r3, #12]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 8008998:	4b0b      	ldr	r3, [pc, #44]	@ (80089c8 <MX_USB_DRD_FS_PCD_Init+0x64>)
 800899a:	2200      	movs	r2, #0
 800899c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 800899e:	4b0a      	ldr	r3, [pc, #40]	@ (80089c8 <MX_USB_DRD_FS_PCD_Init+0x64>)
 80089a0:	2200      	movs	r2, #0
 80089a2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 80089a4:	4b08      	ldr	r3, [pc, #32]	@ (80089c8 <MX_USB_DRD_FS_PCD_Init+0x64>)
 80089a6:	2200      	movs	r2, #0
 80089a8:	73da      	strb	r2, [r3, #15]
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 80089aa:	4b07      	ldr	r3, [pc, #28]	@ (80089c8 <MX_USB_DRD_FS_PCD_Init+0x64>)
 80089ac:	2200      	movs	r2, #0
 80089ae:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 80089b0:	4b05      	ldr	r3, [pc, #20]	@ (80089c8 <MX_USB_DRD_FS_PCD_Init+0x64>)
 80089b2:	0018      	movs	r0, r3
 80089b4:	f001 f8b0 	bl	8009b18 <HAL_PCD_Init>
 80089b8:	1e03      	subs	r3, r0, #0
 80089ba:	d001      	beq.n	80089c0 <MX_USB_DRD_FS_PCD_Init+0x5c>
  {
    Error_Handler();
 80089bc:	f7ff fa12 	bl	8007de4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DRD_FS_Init 2 */

  /* USER CODE END USB_DRD_FS_Init 2 */

}
 80089c0:	46c0      	nop			@ (mov r8, r8)
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd80      	pop	{r7, pc}
 80089c6:	46c0      	nop			@ (mov r8, r8)
 80089c8:	20011240 	.word	0x20011240
 80089cc:	40005c00 	.word	0x40005c00

080089d0 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80089d0:	b590      	push	{r4, r7, lr}
 80089d2:	b099      	sub	sp, #100	@ 0x64
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80089d8:	2410      	movs	r4, #16
 80089da:	193b      	adds	r3, r7, r4
 80089dc:	0018      	movs	r0, r3
 80089de:	2350      	movs	r3, #80	@ 0x50
 80089e0:	001a      	movs	r2, r3
 80089e2:	2100      	movs	r1, #0
 80089e4:	f016 fc40 	bl	801f268 <memset>
  if(pcdHandle->Instance==USB_DRD_FS)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	4a25      	ldr	r2, [pc, #148]	@ (8008a84 <HAL_PCD_MspInit+0xb4>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d143      	bne.n	8008a7a <HAL_PCD_MspInit+0xaa>

  /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80089f2:	193b      	adds	r3, r7, r4
 80089f4:	2280      	movs	r2, #128	@ 0x80
 80089f6:	0452      	lsls	r2, r2, #17
 80089f8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80089fa:	193b      	adds	r3, r7, r4
 80089fc:	2200      	movs	r2, #0
 80089fe:	649a      	str	r2, [r3, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008a00:	193b      	adds	r3, r7, r4
 8008a02:	0018      	movs	r0, r3
 8008a04:	f003 fbd0 	bl	800c1a8 <HAL_RCCEx_PeriphCLKConfig>
 8008a08:	1e03      	subs	r3, r0, #0
 8008a0a:	d001      	beq.n	8008a10 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8008a0c:	f7ff f9ea 	bl	8007de4 <Error_Handler>
    }

    /* USB_DRD_FS clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8008a10:	4b1d      	ldr	r3, [pc, #116]	@ (8008a88 <HAL_PCD_MspInit+0xb8>)
 8008a12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a14:	4b1c      	ldr	r3, [pc, #112]	@ (8008a88 <HAL_PCD_MspInit+0xb8>)
 8008a16:	2180      	movs	r1, #128	@ 0x80
 8008a18:	0189      	lsls	r1, r1, #6
 8008a1a:	430a      	orrs	r2, r1
 8008a1c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008a1e:	4b1a      	ldr	r3, [pc, #104]	@ (8008a88 <HAL_PCD_MspInit+0xb8>)
 8008a20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a22:	2380      	movs	r3, #128	@ 0x80
 8008a24:	019b      	lsls	r3, r3, #6
 8008a26:	4013      	ands	r3, r2
 8008a28:	60fb      	str	r3, [r7, #12]
 8008a2a:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008a2c:	4b16      	ldr	r3, [pc, #88]	@ (8008a88 <HAL_PCD_MspInit+0xb8>)
 8008a2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a30:	2380      	movs	r3, #128	@ 0x80
 8008a32:	055b      	lsls	r3, r3, #21
 8008a34:	4013      	ands	r3, r2
 8008a36:	d116      	bne.n	8008a66 <HAL_PCD_MspInit+0x96>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008a38:	4b13      	ldr	r3, [pc, #76]	@ (8008a88 <HAL_PCD_MspInit+0xb8>)
 8008a3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a3c:	4b12      	ldr	r3, [pc, #72]	@ (8008a88 <HAL_PCD_MspInit+0xb8>)
 8008a3e:	2180      	movs	r1, #128	@ 0x80
 8008a40:	0549      	lsls	r1, r1, #21
 8008a42:	430a      	orrs	r2, r1
 8008a44:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008a46:	4b10      	ldr	r3, [pc, #64]	@ (8008a88 <HAL_PCD_MspInit+0xb8>)
 8008a48:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a4a:	2380      	movs	r3, #128	@ 0x80
 8008a4c:	055b      	lsls	r3, r3, #21
 8008a4e:	4013      	ands	r3, r2
 8008a50:	60bb      	str	r3, [r7, #8]
 8008a52:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8008a54:	f002 fe1a 	bl	800b68c <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8008a58:	4b0b      	ldr	r3, [pc, #44]	@ (8008a88 <HAL_PCD_MspInit+0xb8>)
 8008a5a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8008a88 <HAL_PCD_MspInit+0xb8>)
 8008a5e:	490b      	ldr	r1, [pc, #44]	@ (8008a8c <HAL_PCD_MspInit+0xbc>)
 8008a60:	400a      	ands	r2, r1
 8008a62:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008a64:	e001      	b.n	8008a6a <HAL_PCD_MspInit+0x9a>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8008a66:	f002 fe11 	bl	800b68c <HAL_PWREx_EnableVddUSB>
    }

    /* USB_DRD_FS interrupt Init */
    HAL_NVIC_SetPriority(USB_UCPD1_2_IRQn, 0, 0);
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	2100      	movs	r1, #0
 8008a6e:	2008      	movs	r0, #8
 8008a70:	f000 f982 	bl	8008d78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 8008a74:	2008      	movs	r0, #8
 8008a76:	f000 f994 	bl	8008da2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */

  /* USER CODE END USB_DRD_FS_MspInit 1 */
  }
}
 8008a7a:	46c0      	nop			@ (mov r8, r8)
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	b019      	add	sp, #100	@ 0x64
 8008a80:	bd90      	pop	{r4, r7, pc}
 8008a82:	46c0      	nop			@ (mov r8, r8)
 8008a84:	40005c00 	.word	0x40005c00
 8008a88:	40021000 	.word	0x40021000
 8008a8c:	efffffff 	.word	0xefffffff

08008a90 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008a90:	480d      	ldr	r0, [pc, #52]	@ (8008ac8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008a92:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8008a94:	f7ff faca 	bl	800802c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008a98:	480c      	ldr	r0, [pc, #48]	@ (8008acc <LoopForever+0x6>)
  ldr r1, =_edata
 8008a9a:	490d      	ldr	r1, [pc, #52]	@ (8008ad0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008a9c:	4a0d      	ldr	r2, [pc, #52]	@ (8008ad4 <LoopForever+0xe>)
  movs r3, #0
 8008a9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008aa0:	e002      	b.n	8008aa8 <LoopCopyDataInit>

08008aa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008aa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008aa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008aa6:	3304      	adds	r3, #4

08008aa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008aa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008aaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008aac:	d3f9      	bcc.n	8008aa2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008aae:	4a0a      	ldr	r2, [pc, #40]	@ (8008ad8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8008ab0:	4c0a      	ldr	r4, [pc, #40]	@ (8008adc <LoopForever+0x16>)
  movs r3, #0
 8008ab2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008ab4:	e001      	b.n	8008aba <LoopFillZerobss>

08008ab6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008ab6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008ab8:	3204      	adds	r2, #4

08008aba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008aba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008abc:	d3fb      	bcc.n	8008ab6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8008abe:	f016 fbf3 	bl	801f2a8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8008ac2:	f7ff f8cf 	bl	8007c64 <main>

08008ac6 <LoopForever>:

LoopForever:
  b LoopForever
 8008ac6:	e7fe      	b.n	8008ac6 <LoopForever>
  ldr   r0, =_estack
 8008ac8:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8008acc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008ad0:	20000254 	.word	0x20000254
  ldr r2, =_sidata
 8008ad4:	0801f928 	.word	0x0801f928
  ldr r2, =_sbss
 8008ad8:	20000254 	.word	0x20000254
  ldr r4, =_ebss
 8008adc:	20012470 	.word	0x20012470

08008ae0 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008ae0:	e7fe      	b.n	8008ae0 <ADC1_COMP_IRQHandler>
	...

08008ae4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b082      	sub	sp, #8
 8008ae8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008aea:	1dfb      	adds	r3, r7, #7
 8008aec:	2200      	movs	r2, #0
 8008aee:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008af0:	4b0b      	ldr	r3, [pc, #44]	@ (8008b20 <HAL_Init+0x3c>)
 8008af2:	681a      	ldr	r2, [r3, #0]
 8008af4:	4b0a      	ldr	r3, [pc, #40]	@ (8008b20 <HAL_Init+0x3c>)
 8008af6:	2180      	movs	r1, #128	@ 0x80
 8008af8:	0049      	lsls	r1, r1, #1
 8008afa:	430a      	orrs	r2, r1
 8008afc:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008afe:	2003      	movs	r0, #3
 8008b00:	f7ff f9a6 	bl	8007e50 <HAL_InitTick>
 8008b04:	1e03      	subs	r3, r0, #0
 8008b06:	d003      	beq.n	8008b10 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8008b08:	1dfb      	adds	r3, r7, #7
 8008b0a:	2201      	movs	r2, #1
 8008b0c:	701a      	strb	r2, [r3, #0]
 8008b0e:	e001      	b.n	8008b14 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8008b10:	f7ff f96e 	bl	8007df0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008b14:	1dfb      	adds	r3, r7, #7
 8008b16:	781b      	ldrb	r3, [r3, #0]
}
 8008b18:	0018      	movs	r0, r3
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	b002      	add	sp, #8
 8008b1e:	bd80      	pop	{r7, pc}
 8008b20:	40022000 	.word	0x40022000

08008b24 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8008b28:	4b05      	ldr	r3, [pc, #20]	@ (8008b40 <HAL_IncTick+0x1c>)
 8008b2a:	781b      	ldrb	r3, [r3, #0]
 8008b2c:	001a      	movs	r2, r3
 8008b2e:	4b05      	ldr	r3, [pc, #20]	@ (8008b44 <HAL_IncTick+0x20>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	18d2      	adds	r2, r2, r3
 8008b34:	4b03      	ldr	r3, [pc, #12]	@ (8008b44 <HAL_IncTick+0x20>)
 8008b36:	601a      	str	r2, [r3, #0]
}
 8008b38:	46c0      	nop			@ (mov r8, r8)
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}
 8008b3e:	46c0      	nop			@ (mov r8, r8)
 8008b40:	2000000c 	.word	0x2000000c
 8008b44:	20011520 	.word	0x20011520

08008b48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	af00      	add	r7, sp, #0
  return uwTick;
 8008b4c:	4b02      	ldr	r3, [pc, #8]	@ (8008b58 <HAL_GetTick+0x10>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
}
 8008b50:	0018      	movs	r0, r3
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bd80      	pop	{r7, pc}
 8008b56:	46c0      	nop			@ (mov r8, r8)
 8008b58:	20011520 	.word	0x20011520

08008b5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008b5c:	b580      	push	{r7, lr}
 8008b5e:	b084      	sub	sp, #16
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008b64:	f7ff fff0 	bl	8008b48 <HAL_GetTick>
 8008b68:	0003      	movs	r3, r0
 8008b6a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	3301      	adds	r3, #1
 8008b74:	d005      	beq.n	8008b82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008b76:	4b0a      	ldr	r3, [pc, #40]	@ (8008ba0 <HAL_Delay+0x44>)
 8008b78:	781b      	ldrb	r3, [r3, #0]
 8008b7a:	001a      	movs	r2, r3
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	189b      	adds	r3, r3, r2
 8008b80:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008b82:	46c0      	nop			@ (mov r8, r8)
 8008b84:	f7ff ffe0 	bl	8008b48 <HAL_GetTick>
 8008b88:	0002      	movs	r2, r0
 8008b8a:	68bb      	ldr	r3, [r7, #8]
 8008b8c:	1ad3      	subs	r3, r2, r3
 8008b8e:	68fa      	ldr	r2, [r7, #12]
 8008b90:	429a      	cmp	r2, r3
 8008b92:	d8f7      	bhi.n	8008b84 <HAL_Delay+0x28>
  {
  }
}
 8008b94:	46c0      	nop			@ (mov r8, r8)
 8008b96:	46c0      	nop			@ (mov r8, r8)
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	b004      	add	sp, #16
 8008b9c:	bd80      	pop	{r7, pc}
 8008b9e:	46c0      	nop			@ (mov r8, r8)
 8008ba0:	2000000c 	.word	0x2000000c

08008ba4 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *         This parameter can be one of the following values:
  *         @arg @ref SYSCFG_VREFBUF_VoltageScale
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b082      	sub	sp, #8
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8008bac:	4b06      	ldr	r3, [pc, #24]	@ (8008bc8 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	2204      	movs	r2, #4
 8008bb2:	4393      	bics	r3, r2
 8008bb4:	0019      	movs	r1, r3
 8008bb6:	4b04      	ldr	r3, [pc, #16]	@ (8008bc8 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8008bb8:	687a      	ldr	r2, [r7, #4]
 8008bba:	430a      	orrs	r2, r1
 8008bbc:	601a      	str	r2, [r3, #0]
}
 8008bbe:	46c0      	nop			@ (mov r8, r8)
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	b002      	add	sp, #8
 8008bc4:	bd80      	pop	{r7, pc}
 8008bc6:	46c0      	nop			@ (mov r8, r8)
 8008bc8:	40010030 	.word	0x40010030

08008bcc <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *          This parameter can be one of the following values:
  *          @arg @ref SYSCFG_VREFBUF_HighImpedance
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b082      	sub	sp, #8
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8008bd4:	4b06      	ldr	r3, [pc, #24]	@ (8008bf0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	2202      	movs	r2, #2
 8008bda:	4393      	bics	r3, r2
 8008bdc:	0019      	movs	r1, r3
 8008bde:	4b04      	ldr	r3, [pc, #16]	@ (8008bf0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8008be0:	687a      	ldr	r2, [r7, #4]
 8008be2:	430a      	orrs	r2, r1
 8008be4:	601a      	str	r2, [r3, #0]
}
 8008be6:	46c0      	nop			@ (mov r8, r8)
 8008be8:	46bd      	mov	sp, r7
 8008bea:	b002      	add	sp, #8
 8008bec:	bd80      	pop	{r7, pc}
 8008bee:	46c0      	nop			@ (mov r8, r8)
 8008bf0:	40010030 	.word	0x40010030

08008bf4 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b082      	sub	sp, #8
 8008bf8:	af00      	add	r7, sp, #0
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8008bfa:	4b0f      	ldr	r3, [pc, #60]	@ (8008c38 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8008bfc:	681a      	ldr	r2, [r3, #0]
 8008bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8008c38 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8008c00:	2101      	movs	r1, #1
 8008c02:	430a      	orrs	r2, r1
 8008c04:	601a      	str	r2, [r3, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008c06:	f7ff ff9f 	bl	8008b48 <HAL_GetTick>
 8008c0a:	0003      	movs	r3, r0
 8008c0c:	607b      	str	r3, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8008c0e:	e008      	b.n	8008c22 <HAL_SYSCFG_EnableVREFBUF+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8008c10:	f7ff ff9a 	bl	8008b48 <HAL_GetTick>
 8008c14:	0002      	movs	r2, r0
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	1ad3      	subs	r3, r2, r3
 8008c1a:	2b0a      	cmp	r3, #10
 8008c1c:	d901      	bls.n	8008c22 <HAL_SYSCFG_EnableVREFBUF+0x2e>
    {
      return HAL_TIMEOUT;
 8008c1e:	2303      	movs	r3, #3
 8008c20:	e005      	b.n	8008c2e <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8008c22:	4b05      	ldr	r3, [pc, #20]	@ (8008c38 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	2208      	movs	r2, #8
 8008c28:	4013      	ands	r3, r2
 8008c2a:	d0f1      	beq.n	8008c10 <HAL_SYSCFG_EnableVREFBUF+0x1c>
    }
  }

  return HAL_OK;
 8008c2c:	2300      	movs	r3, #0
}
 8008c2e:	0018      	movs	r0, r3
 8008c30:	46bd      	mov	sp, r7
 8008c32:	b002      	add	sp, #8
 8008c34:	bd80      	pop	{r7, pc}
 8008c36:	46c0      	nop			@ (mov r8, r8)
 8008c38:	40010030 	.word	0x40010030

08008c3c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b082      	sub	sp, #8
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8008c44:	4b06      	ldr	r3, [pc, #24]	@ (8008c60 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	4a06      	ldr	r2, [pc, #24]	@ (8008c64 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8008c4a:	4013      	ands	r3, r2
 8008c4c:	0019      	movs	r1, r3
 8008c4e:	4b04      	ldr	r3, [pc, #16]	@ (8008c60 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8008c50:	687a      	ldr	r2, [r7, #4]
 8008c52:	430a      	orrs	r2, r1
 8008c54:	601a      	str	r2, [r3, #0]
}
 8008c56:	46c0      	nop			@ (mov r8, r8)
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	b002      	add	sp, #8
 8008c5c:	bd80      	pop	{r7, pc}
 8008c5e:	46c0      	nop			@ (mov r8, r8)
 8008c60:	40010000 	.word	0x40010000
 8008c64:	fffff9ff 	.word	0xfffff9ff

08008c68 <__NVIC_EnableIRQ>:
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b082      	sub	sp, #8
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	0002      	movs	r2, r0
 8008c70:	1dfb      	adds	r3, r7, #7
 8008c72:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8008c74:	1dfb      	adds	r3, r7, #7
 8008c76:	781b      	ldrb	r3, [r3, #0]
 8008c78:	2b7f      	cmp	r3, #127	@ 0x7f
 8008c7a:	d809      	bhi.n	8008c90 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008c7c:	1dfb      	adds	r3, r7, #7
 8008c7e:	781b      	ldrb	r3, [r3, #0]
 8008c80:	001a      	movs	r2, r3
 8008c82:	231f      	movs	r3, #31
 8008c84:	401a      	ands	r2, r3
 8008c86:	4b04      	ldr	r3, [pc, #16]	@ (8008c98 <__NVIC_EnableIRQ+0x30>)
 8008c88:	2101      	movs	r1, #1
 8008c8a:	4091      	lsls	r1, r2
 8008c8c:	000a      	movs	r2, r1
 8008c8e:	601a      	str	r2, [r3, #0]
}
 8008c90:	46c0      	nop			@ (mov r8, r8)
 8008c92:	46bd      	mov	sp, r7
 8008c94:	b002      	add	sp, #8
 8008c96:	bd80      	pop	{r7, pc}
 8008c98:	e000e100 	.word	0xe000e100

08008c9c <__NVIC_SetPriority>:
{
 8008c9c:	b590      	push	{r4, r7, lr}
 8008c9e:	b083      	sub	sp, #12
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	0002      	movs	r2, r0
 8008ca4:	6039      	str	r1, [r7, #0]
 8008ca6:	1dfb      	adds	r3, r7, #7
 8008ca8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8008caa:	1dfb      	adds	r3, r7, #7
 8008cac:	781b      	ldrb	r3, [r3, #0]
 8008cae:	2b7f      	cmp	r3, #127	@ 0x7f
 8008cb0:	d828      	bhi.n	8008d04 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008cb2:	4a2f      	ldr	r2, [pc, #188]	@ (8008d70 <__NVIC_SetPriority+0xd4>)
 8008cb4:	1dfb      	adds	r3, r7, #7
 8008cb6:	781b      	ldrb	r3, [r3, #0]
 8008cb8:	b25b      	sxtb	r3, r3
 8008cba:	089b      	lsrs	r3, r3, #2
 8008cbc:	33c0      	adds	r3, #192	@ 0xc0
 8008cbe:	009b      	lsls	r3, r3, #2
 8008cc0:	589b      	ldr	r3, [r3, r2]
 8008cc2:	1dfa      	adds	r2, r7, #7
 8008cc4:	7812      	ldrb	r2, [r2, #0]
 8008cc6:	0011      	movs	r1, r2
 8008cc8:	2203      	movs	r2, #3
 8008cca:	400a      	ands	r2, r1
 8008ccc:	00d2      	lsls	r2, r2, #3
 8008cce:	21ff      	movs	r1, #255	@ 0xff
 8008cd0:	4091      	lsls	r1, r2
 8008cd2:	000a      	movs	r2, r1
 8008cd4:	43d2      	mvns	r2, r2
 8008cd6:	401a      	ands	r2, r3
 8008cd8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	019b      	lsls	r3, r3, #6
 8008cde:	22ff      	movs	r2, #255	@ 0xff
 8008ce0:	401a      	ands	r2, r3
 8008ce2:	1dfb      	adds	r3, r7, #7
 8008ce4:	781b      	ldrb	r3, [r3, #0]
 8008ce6:	0018      	movs	r0, r3
 8008ce8:	2303      	movs	r3, #3
 8008cea:	4003      	ands	r3, r0
 8008cec:	00db      	lsls	r3, r3, #3
 8008cee:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008cf0:	481f      	ldr	r0, [pc, #124]	@ (8008d70 <__NVIC_SetPriority+0xd4>)
 8008cf2:	1dfb      	adds	r3, r7, #7
 8008cf4:	781b      	ldrb	r3, [r3, #0]
 8008cf6:	b25b      	sxtb	r3, r3
 8008cf8:	089b      	lsrs	r3, r3, #2
 8008cfa:	430a      	orrs	r2, r1
 8008cfc:	33c0      	adds	r3, #192	@ 0xc0
 8008cfe:	009b      	lsls	r3, r3, #2
 8008d00:	501a      	str	r2, [r3, r0]
}
 8008d02:	e031      	b.n	8008d68 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008d04:	4a1b      	ldr	r2, [pc, #108]	@ (8008d74 <__NVIC_SetPriority+0xd8>)
 8008d06:	1dfb      	adds	r3, r7, #7
 8008d08:	781b      	ldrb	r3, [r3, #0]
 8008d0a:	0019      	movs	r1, r3
 8008d0c:	230f      	movs	r3, #15
 8008d0e:	400b      	ands	r3, r1
 8008d10:	3b08      	subs	r3, #8
 8008d12:	089b      	lsrs	r3, r3, #2
 8008d14:	3306      	adds	r3, #6
 8008d16:	009b      	lsls	r3, r3, #2
 8008d18:	18d3      	adds	r3, r2, r3
 8008d1a:	3304      	adds	r3, #4
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	1dfa      	adds	r2, r7, #7
 8008d20:	7812      	ldrb	r2, [r2, #0]
 8008d22:	0011      	movs	r1, r2
 8008d24:	2203      	movs	r2, #3
 8008d26:	400a      	ands	r2, r1
 8008d28:	00d2      	lsls	r2, r2, #3
 8008d2a:	21ff      	movs	r1, #255	@ 0xff
 8008d2c:	4091      	lsls	r1, r2
 8008d2e:	000a      	movs	r2, r1
 8008d30:	43d2      	mvns	r2, r2
 8008d32:	401a      	ands	r2, r3
 8008d34:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	019b      	lsls	r3, r3, #6
 8008d3a:	22ff      	movs	r2, #255	@ 0xff
 8008d3c:	401a      	ands	r2, r3
 8008d3e:	1dfb      	adds	r3, r7, #7
 8008d40:	781b      	ldrb	r3, [r3, #0]
 8008d42:	0018      	movs	r0, r3
 8008d44:	2303      	movs	r3, #3
 8008d46:	4003      	ands	r3, r0
 8008d48:	00db      	lsls	r3, r3, #3
 8008d4a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008d4c:	4809      	ldr	r0, [pc, #36]	@ (8008d74 <__NVIC_SetPriority+0xd8>)
 8008d4e:	1dfb      	adds	r3, r7, #7
 8008d50:	781b      	ldrb	r3, [r3, #0]
 8008d52:	001c      	movs	r4, r3
 8008d54:	230f      	movs	r3, #15
 8008d56:	4023      	ands	r3, r4
 8008d58:	3b08      	subs	r3, #8
 8008d5a:	089b      	lsrs	r3, r3, #2
 8008d5c:	430a      	orrs	r2, r1
 8008d5e:	3306      	adds	r3, #6
 8008d60:	009b      	lsls	r3, r3, #2
 8008d62:	18c3      	adds	r3, r0, r3
 8008d64:	3304      	adds	r3, #4
 8008d66:	601a      	str	r2, [r3, #0]
}
 8008d68:	46c0      	nop			@ (mov r8, r8)
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	b003      	add	sp, #12
 8008d6e:	bd90      	pop	{r4, r7, pc}
 8008d70:	e000e100 	.word	0xe000e100
 8008d74:	e000ed00 	.word	0xe000ed00

08008d78 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b084      	sub	sp, #16
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	60b9      	str	r1, [r7, #8]
 8008d80:	607a      	str	r2, [r7, #4]
 8008d82:	210f      	movs	r1, #15
 8008d84:	187b      	adds	r3, r7, r1
 8008d86:	1c02      	adds	r2, r0, #0
 8008d88:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8008d8a:	68ba      	ldr	r2, [r7, #8]
 8008d8c:	187b      	adds	r3, r7, r1
 8008d8e:	781b      	ldrb	r3, [r3, #0]
 8008d90:	b25b      	sxtb	r3, r3
 8008d92:	0011      	movs	r1, r2
 8008d94:	0018      	movs	r0, r3
 8008d96:	f7ff ff81 	bl	8008c9c <__NVIC_SetPriority>
}
 8008d9a:	46c0      	nop			@ (mov r8, r8)
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	b004      	add	sp, #16
 8008da0:	bd80      	pop	{r7, pc}

08008da2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008da2:	b580      	push	{r7, lr}
 8008da4:	b082      	sub	sp, #8
 8008da6:	af00      	add	r7, sp, #0
 8008da8:	0002      	movs	r2, r0
 8008daa:	1dfb      	adds	r3, r7, #7
 8008dac:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008dae:	1dfb      	adds	r3, r7, #7
 8008db0:	781b      	ldrb	r3, [r3, #0]
 8008db2:	b25b      	sxtb	r3, r3
 8008db4:	0018      	movs	r0, r3
 8008db6:	f7ff ff57 	bl	8008c68 <__NVIC_EnableIRQ>
}
 8008dba:	46c0      	nop			@ (mov r8, r8)
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	b002      	add	sp, #8
 8008dc0:	bd80      	pop	{r7, pc}
	...

08008dc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b086      	sub	sp, #24
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
 8008dcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008dd2:	e14d      	b.n	8009070 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	2101      	movs	r1, #1
 8008dda:	697a      	ldr	r2, [r7, #20]
 8008ddc:	4091      	lsls	r1, r2
 8008dde:	000a      	movs	r2, r1
 8008de0:	4013      	ands	r3, r2
 8008de2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d100      	bne.n	8008dec <HAL_GPIO_Init+0x28>
 8008dea:	e13e      	b.n	800906a <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	685b      	ldr	r3, [r3, #4]
 8008df0:	2203      	movs	r2, #3
 8008df2:	4013      	ands	r3, r2
 8008df4:	2b01      	cmp	r3, #1
 8008df6:	d005      	beq.n	8008e04 <HAL_GPIO_Init+0x40>
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	685b      	ldr	r3, [r3, #4]
 8008dfc:	2203      	movs	r2, #3
 8008dfe:	4013      	ands	r3, r2
 8008e00:	2b02      	cmp	r3, #2
 8008e02:	d130      	bne.n	8008e66 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	689b      	ldr	r3, [r3, #8]
 8008e08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008e0a:	697b      	ldr	r3, [r7, #20]
 8008e0c:	005b      	lsls	r3, r3, #1
 8008e0e:	2203      	movs	r2, #3
 8008e10:	409a      	lsls	r2, r3
 8008e12:	0013      	movs	r3, r2
 8008e14:	43da      	mvns	r2, r3
 8008e16:	693b      	ldr	r3, [r7, #16]
 8008e18:	4013      	ands	r3, r2
 8008e1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	68da      	ldr	r2, [r3, #12]
 8008e20:	697b      	ldr	r3, [r7, #20]
 8008e22:	005b      	lsls	r3, r3, #1
 8008e24:	409a      	lsls	r2, r3
 8008e26:	0013      	movs	r3, r2
 8008e28:	693a      	ldr	r2, [r7, #16]
 8008e2a:	4313      	orrs	r3, r2
 8008e2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	693a      	ldr	r2, [r7, #16]
 8008e32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008e3a:	2201      	movs	r2, #1
 8008e3c:	697b      	ldr	r3, [r7, #20]
 8008e3e:	409a      	lsls	r2, r3
 8008e40:	0013      	movs	r3, r2
 8008e42:	43da      	mvns	r2, r3
 8008e44:	693b      	ldr	r3, [r7, #16]
 8008e46:	4013      	ands	r3, r2
 8008e48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	685b      	ldr	r3, [r3, #4]
 8008e4e:	091b      	lsrs	r3, r3, #4
 8008e50:	2201      	movs	r2, #1
 8008e52:	401a      	ands	r2, r3
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	409a      	lsls	r2, r3
 8008e58:	0013      	movs	r3, r2
 8008e5a:	693a      	ldr	r2, [r7, #16]
 8008e5c:	4313      	orrs	r3, r2
 8008e5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	693a      	ldr	r2, [r7, #16]
 8008e64:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	685b      	ldr	r3, [r3, #4]
 8008e6a:	2203      	movs	r2, #3
 8008e6c:	4013      	ands	r3, r2
 8008e6e:	2b03      	cmp	r3, #3
 8008e70:	d017      	beq.n	8008ea2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	68db      	ldr	r3, [r3, #12]
 8008e76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8008e78:	697b      	ldr	r3, [r7, #20]
 8008e7a:	005b      	lsls	r3, r3, #1
 8008e7c:	2203      	movs	r2, #3
 8008e7e:	409a      	lsls	r2, r3
 8008e80:	0013      	movs	r3, r2
 8008e82:	43da      	mvns	r2, r3
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	4013      	ands	r3, r2
 8008e88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8008e8a:	683b      	ldr	r3, [r7, #0]
 8008e8c:	689a      	ldr	r2, [r3, #8]
 8008e8e:	697b      	ldr	r3, [r7, #20]
 8008e90:	005b      	lsls	r3, r3, #1
 8008e92:	409a      	lsls	r2, r3
 8008e94:	0013      	movs	r3, r2
 8008e96:	693a      	ldr	r2, [r7, #16]
 8008e98:	4313      	orrs	r3, r2
 8008e9a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	693a      	ldr	r2, [r7, #16]
 8008ea0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	685b      	ldr	r3, [r3, #4]
 8008ea6:	2203      	movs	r2, #3
 8008ea8:	4013      	ands	r3, r2
 8008eaa:	2b02      	cmp	r3, #2
 8008eac:	d123      	bne.n	8008ef6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008eae:	697b      	ldr	r3, [r7, #20]
 8008eb0:	08da      	lsrs	r2, r3, #3
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	3208      	adds	r2, #8
 8008eb6:	0092      	lsls	r2, r2, #2
 8008eb8:	58d3      	ldr	r3, [r2, r3]
 8008eba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008ebc:	697b      	ldr	r3, [r7, #20]
 8008ebe:	2207      	movs	r2, #7
 8008ec0:	4013      	ands	r3, r2
 8008ec2:	009b      	lsls	r3, r3, #2
 8008ec4:	220f      	movs	r2, #15
 8008ec6:	409a      	lsls	r2, r3
 8008ec8:	0013      	movs	r3, r2
 8008eca:	43da      	mvns	r2, r3
 8008ecc:	693b      	ldr	r3, [r7, #16]
 8008ece:	4013      	ands	r3, r2
 8008ed0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	691a      	ldr	r2, [r3, #16]
 8008ed6:	697b      	ldr	r3, [r7, #20]
 8008ed8:	2107      	movs	r1, #7
 8008eda:	400b      	ands	r3, r1
 8008edc:	009b      	lsls	r3, r3, #2
 8008ede:	409a      	lsls	r2, r3
 8008ee0:	0013      	movs	r3, r2
 8008ee2:	693a      	ldr	r2, [r7, #16]
 8008ee4:	4313      	orrs	r3, r2
 8008ee6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008ee8:	697b      	ldr	r3, [r7, #20]
 8008eea:	08da      	lsrs	r2, r3, #3
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	3208      	adds	r2, #8
 8008ef0:	0092      	lsls	r2, r2, #2
 8008ef2:	6939      	ldr	r1, [r7, #16]
 8008ef4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	005b      	lsls	r3, r3, #1
 8008f00:	2203      	movs	r2, #3
 8008f02:	409a      	lsls	r2, r3
 8008f04:	0013      	movs	r3, r2
 8008f06:	43da      	mvns	r2, r3
 8008f08:	693b      	ldr	r3, [r7, #16]
 8008f0a:	4013      	ands	r3, r2
 8008f0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	685b      	ldr	r3, [r3, #4]
 8008f12:	2203      	movs	r2, #3
 8008f14:	401a      	ands	r2, r3
 8008f16:	697b      	ldr	r3, [r7, #20]
 8008f18:	005b      	lsls	r3, r3, #1
 8008f1a:	409a      	lsls	r2, r3
 8008f1c:	0013      	movs	r3, r2
 8008f1e:	693a      	ldr	r2, [r7, #16]
 8008f20:	4313      	orrs	r3, r2
 8008f22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	693a      	ldr	r2, [r7, #16]
 8008f28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	685a      	ldr	r2, [r3, #4]
 8008f2e:	23c0      	movs	r3, #192	@ 0xc0
 8008f30:	029b      	lsls	r3, r3, #10
 8008f32:	4013      	ands	r3, r2
 8008f34:	d100      	bne.n	8008f38 <HAL_GPIO_Init+0x174>
 8008f36:	e098      	b.n	800906a <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8008f38:	4a53      	ldr	r2, [pc, #332]	@ (8009088 <HAL_GPIO_Init+0x2c4>)
 8008f3a:	697b      	ldr	r3, [r7, #20]
 8008f3c:	089b      	lsrs	r3, r3, #2
 8008f3e:	3318      	adds	r3, #24
 8008f40:	009b      	lsls	r3, r3, #2
 8008f42:	589b      	ldr	r3, [r3, r2]
 8008f44:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	2203      	movs	r2, #3
 8008f4a:	4013      	ands	r3, r2
 8008f4c:	00db      	lsls	r3, r3, #3
 8008f4e:	220f      	movs	r2, #15
 8008f50:	409a      	lsls	r2, r3
 8008f52:	0013      	movs	r3, r2
 8008f54:	43da      	mvns	r2, r3
 8008f56:	693b      	ldr	r3, [r7, #16]
 8008f58:	4013      	ands	r3, r2
 8008f5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8008f5c:	687a      	ldr	r2, [r7, #4]
 8008f5e:	23a0      	movs	r3, #160	@ 0xa0
 8008f60:	05db      	lsls	r3, r3, #23
 8008f62:	429a      	cmp	r2, r3
 8008f64:	d019      	beq.n	8008f9a <HAL_GPIO_Init+0x1d6>
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	4a48      	ldr	r2, [pc, #288]	@ (800908c <HAL_GPIO_Init+0x2c8>)
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d013      	beq.n	8008f96 <HAL_GPIO_Init+0x1d2>
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	4a47      	ldr	r2, [pc, #284]	@ (8009090 <HAL_GPIO_Init+0x2cc>)
 8008f72:	4293      	cmp	r3, r2
 8008f74:	d00d      	beq.n	8008f92 <HAL_GPIO_Init+0x1ce>
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	4a46      	ldr	r2, [pc, #280]	@ (8009094 <HAL_GPIO_Init+0x2d0>)
 8008f7a:	4293      	cmp	r3, r2
 8008f7c:	d007      	beq.n	8008f8e <HAL_GPIO_Init+0x1ca>
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	4a45      	ldr	r2, [pc, #276]	@ (8009098 <HAL_GPIO_Init+0x2d4>)
 8008f82:	4293      	cmp	r3, r2
 8008f84:	d101      	bne.n	8008f8a <HAL_GPIO_Init+0x1c6>
 8008f86:	2304      	movs	r3, #4
 8008f88:	e008      	b.n	8008f9c <HAL_GPIO_Init+0x1d8>
 8008f8a:	2305      	movs	r3, #5
 8008f8c:	e006      	b.n	8008f9c <HAL_GPIO_Init+0x1d8>
 8008f8e:	2303      	movs	r3, #3
 8008f90:	e004      	b.n	8008f9c <HAL_GPIO_Init+0x1d8>
 8008f92:	2302      	movs	r3, #2
 8008f94:	e002      	b.n	8008f9c <HAL_GPIO_Init+0x1d8>
 8008f96:	2301      	movs	r3, #1
 8008f98:	e000      	b.n	8008f9c <HAL_GPIO_Init+0x1d8>
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	697a      	ldr	r2, [r7, #20]
 8008f9e:	2103      	movs	r1, #3
 8008fa0:	400a      	ands	r2, r1
 8008fa2:	00d2      	lsls	r2, r2, #3
 8008fa4:	4093      	lsls	r3, r2
 8008fa6:	693a      	ldr	r2, [r7, #16]
 8008fa8:	4313      	orrs	r3, r2
 8008faa:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8008fac:	4936      	ldr	r1, [pc, #216]	@ (8009088 <HAL_GPIO_Init+0x2c4>)
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	089b      	lsrs	r3, r3, #2
 8008fb2:	3318      	adds	r3, #24
 8008fb4:	009b      	lsls	r3, r3, #2
 8008fb6:	693a      	ldr	r2, [r7, #16]
 8008fb8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008fba:	4b33      	ldr	r3, [pc, #204]	@ (8009088 <HAL_GPIO_Init+0x2c4>)
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	43da      	mvns	r2, r3
 8008fc4:	693b      	ldr	r3, [r7, #16]
 8008fc6:	4013      	ands	r3, r2
 8008fc8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	685a      	ldr	r2, [r3, #4]
 8008fce:	2380      	movs	r3, #128	@ 0x80
 8008fd0:	035b      	lsls	r3, r3, #13
 8008fd2:	4013      	ands	r3, r2
 8008fd4:	d003      	beq.n	8008fde <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8008fd6:	693a      	ldr	r2, [r7, #16]
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	4313      	orrs	r3, r2
 8008fdc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008fde:	4b2a      	ldr	r3, [pc, #168]	@ (8009088 <HAL_GPIO_Init+0x2c4>)
 8008fe0:	693a      	ldr	r2, [r7, #16]
 8008fe2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8008fe4:	4b28      	ldr	r3, [pc, #160]	@ (8009088 <HAL_GPIO_Init+0x2c4>)
 8008fe6:	685b      	ldr	r3, [r3, #4]
 8008fe8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	43da      	mvns	r2, r3
 8008fee:	693b      	ldr	r3, [r7, #16]
 8008ff0:	4013      	ands	r3, r2
 8008ff2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	685a      	ldr	r2, [r3, #4]
 8008ff8:	2380      	movs	r3, #128	@ 0x80
 8008ffa:	039b      	lsls	r3, r3, #14
 8008ffc:	4013      	ands	r3, r2
 8008ffe:	d003      	beq.n	8009008 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8009000:	693a      	ldr	r2, [r7, #16]
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	4313      	orrs	r3, r2
 8009006:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8009008:	4b1f      	ldr	r3, [pc, #124]	@ (8009088 <HAL_GPIO_Init+0x2c4>)
 800900a:	693a      	ldr	r2, [r7, #16]
 800900c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800900e:	4a1e      	ldr	r2, [pc, #120]	@ (8009088 <HAL_GPIO_Init+0x2c4>)
 8009010:	2384      	movs	r3, #132	@ 0x84
 8009012:	58d3      	ldr	r3, [r2, r3]
 8009014:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	43da      	mvns	r2, r3
 800901a:	693b      	ldr	r3, [r7, #16]
 800901c:	4013      	ands	r3, r2
 800901e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	685a      	ldr	r2, [r3, #4]
 8009024:	2380      	movs	r3, #128	@ 0x80
 8009026:	029b      	lsls	r3, r3, #10
 8009028:	4013      	ands	r3, r2
 800902a:	d003      	beq.n	8009034 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800902c:	693a      	ldr	r2, [r7, #16]
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	4313      	orrs	r3, r2
 8009032:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8009034:	4914      	ldr	r1, [pc, #80]	@ (8009088 <HAL_GPIO_Init+0x2c4>)
 8009036:	2284      	movs	r2, #132	@ 0x84
 8009038:	693b      	ldr	r3, [r7, #16]
 800903a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800903c:	4a12      	ldr	r2, [pc, #72]	@ (8009088 <HAL_GPIO_Init+0x2c4>)
 800903e:	2380      	movs	r3, #128	@ 0x80
 8009040:	58d3      	ldr	r3, [r2, r3]
 8009042:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	43da      	mvns	r2, r3
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	4013      	ands	r3, r2
 800904c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	685a      	ldr	r2, [r3, #4]
 8009052:	2380      	movs	r3, #128	@ 0x80
 8009054:	025b      	lsls	r3, r3, #9
 8009056:	4013      	ands	r3, r2
 8009058:	d003      	beq.n	8009062 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800905a:	693a      	ldr	r2, [r7, #16]
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	4313      	orrs	r3, r2
 8009060:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8009062:	4909      	ldr	r1, [pc, #36]	@ (8009088 <HAL_GPIO_Init+0x2c4>)
 8009064:	2280      	movs	r2, #128	@ 0x80
 8009066:	693b      	ldr	r3, [r7, #16]
 8009068:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	3301      	adds	r3, #1
 800906e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	681a      	ldr	r2, [r3, #0]
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	40da      	lsrs	r2, r3
 8009078:	1e13      	subs	r3, r2, #0
 800907a:	d000      	beq.n	800907e <HAL_GPIO_Init+0x2ba>
 800907c:	e6aa      	b.n	8008dd4 <HAL_GPIO_Init+0x10>
  }
}
 800907e:	46c0      	nop			@ (mov r8, r8)
 8009080:	46c0      	nop			@ (mov r8, r8)
 8009082:	46bd      	mov	sp, r7
 8009084:	b006      	add	sp, #24
 8009086:	bd80      	pop	{r7, pc}
 8009088:	40021800 	.word	0x40021800
 800908c:	50000400 	.word	0x50000400
 8009090:	50000800 	.word	0x50000800
 8009094:	50000c00 	.word	0x50000c00
 8009098:	50001000 	.word	0x50001000

0800909c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800909c:	b580      	push	{r7, lr}
 800909e:	b084      	sub	sp, #16
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
 80090a4:	000a      	movs	r2, r1
 80090a6:	1cbb      	adds	r3, r7, #2
 80090a8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	691b      	ldr	r3, [r3, #16]
 80090ae:	1cba      	adds	r2, r7, #2
 80090b0:	8812      	ldrh	r2, [r2, #0]
 80090b2:	4013      	ands	r3, r2
 80090b4:	d004      	beq.n	80090c0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80090b6:	230f      	movs	r3, #15
 80090b8:	18fb      	adds	r3, r7, r3
 80090ba:	2201      	movs	r2, #1
 80090bc:	701a      	strb	r2, [r3, #0]
 80090be:	e003      	b.n	80090c8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80090c0:	230f      	movs	r3, #15
 80090c2:	18fb      	adds	r3, r7, r3
 80090c4:	2200      	movs	r2, #0
 80090c6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80090c8:	230f      	movs	r3, #15
 80090ca:	18fb      	adds	r3, r7, r3
 80090cc:	781b      	ldrb	r3, [r3, #0]
}
 80090ce:	0018      	movs	r0, r3
 80090d0:	46bd      	mov	sp, r7
 80090d2:	b004      	add	sp, #16
 80090d4:	bd80      	pop	{r7, pc}

080090d6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80090d6:	b580      	push	{r7, lr}
 80090d8:	b082      	sub	sp, #8
 80090da:	af00      	add	r7, sp, #0
 80090dc:	6078      	str	r0, [r7, #4]
 80090de:	0008      	movs	r0, r1
 80090e0:	0011      	movs	r1, r2
 80090e2:	1cbb      	adds	r3, r7, #2
 80090e4:	1c02      	adds	r2, r0, #0
 80090e6:	801a      	strh	r2, [r3, #0]
 80090e8:	1c7b      	adds	r3, r7, #1
 80090ea:	1c0a      	adds	r2, r1, #0
 80090ec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80090ee:	1c7b      	adds	r3, r7, #1
 80090f0:	781b      	ldrb	r3, [r3, #0]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d004      	beq.n	8009100 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80090f6:	1cbb      	adds	r3, r7, #2
 80090f8:	881a      	ldrh	r2, [r3, #0]
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80090fe:	e003      	b.n	8009108 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8009100:	1cbb      	adds	r3, r7, #2
 8009102:	881a      	ldrh	r2, [r3, #0]
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8009108:	46c0      	nop			@ (mov r8, r8)
 800910a:	46bd      	mov	sp, r7
 800910c:	b002      	add	sp, #8
 800910e:	bd80      	pop	{r7, pc}

08009110 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b082      	sub	sp, #8
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d101      	bne.n	8009122 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800911e:	2301      	movs	r3, #1
 8009120:	e08f      	b.n	8009242 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2241      	movs	r2, #65	@ 0x41
 8009126:	5c9b      	ldrb	r3, [r3, r2]
 8009128:	b2db      	uxtb	r3, r3
 800912a:	2b00      	cmp	r3, #0
 800912c:	d107      	bne.n	800913e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2240      	movs	r2, #64	@ 0x40
 8009132:	2100      	movs	r1, #0
 8009134:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	0018      	movs	r0, r3
 800913a:	f7fe fd31 	bl	8007ba0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2241      	movs	r2, #65	@ 0x41
 8009142:	2124      	movs	r1, #36	@ 0x24
 8009144:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	681a      	ldr	r2, [r3, #0]
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	2101      	movs	r1, #1
 8009152:	438a      	bics	r2, r1
 8009154:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	685a      	ldr	r2, [r3, #4]
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	493b      	ldr	r1, [pc, #236]	@ (800924c <HAL_I2C_Init+0x13c>)
 8009160:	400a      	ands	r2, r1
 8009162:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	689a      	ldr	r2, [r3, #8]
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	4938      	ldr	r1, [pc, #224]	@ (8009250 <HAL_I2C_Init+0x140>)
 8009170:	400a      	ands	r2, r1
 8009172:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	68db      	ldr	r3, [r3, #12]
 8009178:	2b01      	cmp	r3, #1
 800917a:	d108      	bne.n	800918e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	689a      	ldr	r2, [r3, #8]
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	2180      	movs	r1, #128	@ 0x80
 8009186:	0209      	lsls	r1, r1, #8
 8009188:	430a      	orrs	r2, r1
 800918a:	609a      	str	r2, [r3, #8]
 800918c:	e007      	b.n	800919e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	689a      	ldr	r2, [r3, #8]
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	2184      	movs	r1, #132	@ 0x84
 8009198:	0209      	lsls	r1, r1, #8
 800919a:	430a      	orrs	r2, r1
 800919c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	68db      	ldr	r3, [r3, #12]
 80091a2:	2b02      	cmp	r3, #2
 80091a4:	d109      	bne.n	80091ba <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	685a      	ldr	r2, [r3, #4]
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	2180      	movs	r1, #128	@ 0x80
 80091b2:	0109      	lsls	r1, r1, #4
 80091b4:	430a      	orrs	r2, r1
 80091b6:	605a      	str	r2, [r3, #4]
 80091b8:	e007      	b.n	80091ca <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	685a      	ldr	r2, [r3, #4]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	4923      	ldr	r1, [pc, #140]	@ (8009254 <HAL_I2C_Init+0x144>)
 80091c6:	400a      	ands	r2, r1
 80091c8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	685a      	ldr	r2, [r3, #4]
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	4920      	ldr	r1, [pc, #128]	@ (8009258 <HAL_I2C_Init+0x148>)
 80091d6:	430a      	orrs	r2, r1
 80091d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	68da      	ldr	r2, [r3, #12]
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	491a      	ldr	r1, [pc, #104]	@ (8009250 <HAL_I2C_Init+0x140>)
 80091e6:	400a      	ands	r2, r1
 80091e8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	691a      	ldr	r2, [r3, #16]
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	695b      	ldr	r3, [r3, #20]
 80091f2:	431a      	orrs	r2, r3
 80091f4:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	699b      	ldr	r3, [r3, #24]
 80091fa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	430a      	orrs	r2, r1
 8009202:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	69d9      	ldr	r1, [r3, #28]
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	6a1a      	ldr	r2, [r3, #32]
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	430a      	orrs	r2, r1
 8009212:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	681a      	ldr	r2, [r3, #0]
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	2101      	movs	r1, #1
 8009220:	430a      	orrs	r2, r1
 8009222:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	2200      	movs	r2, #0
 8009228:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2241      	movs	r2, #65	@ 0x41
 800922e:	2120      	movs	r1, #32
 8009230:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2200      	movs	r2, #0
 8009236:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2242      	movs	r2, #66	@ 0x42
 800923c:	2100      	movs	r1, #0
 800923e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009240:	2300      	movs	r3, #0
}
 8009242:	0018      	movs	r0, r3
 8009244:	46bd      	mov	sp, r7
 8009246:	b002      	add	sp, #8
 8009248:	bd80      	pop	{r7, pc}
 800924a:	46c0      	nop			@ (mov r8, r8)
 800924c:	f0ffffff 	.word	0xf0ffffff
 8009250:	ffff7fff 	.word	0xffff7fff
 8009254:	fffff7ff 	.word	0xfffff7ff
 8009258:	02008000 	.word	0x02008000

0800925c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800925c:	b590      	push	{r4, r7, lr}
 800925e:	b089      	sub	sp, #36	@ 0x24
 8009260:	af02      	add	r7, sp, #8
 8009262:	60f8      	str	r0, [r7, #12]
 8009264:	0008      	movs	r0, r1
 8009266:	607a      	str	r2, [r7, #4]
 8009268:	0019      	movs	r1, r3
 800926a:	230a      	movs	r3, #10
 800926c:	18fb      	adds	r3, r7, r3
 800926e:	1c02      	adds	r2, r0, #0
 8009270:	801a      	strh	r2, [r3, #0]
 8009272:	2308      	movs	r3, #8
 8009274:	18fb      	adds	r3, r7, r3
 8009276:	1c0a      	adds	r2, r1, #0
 8009278:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	2241      	movs	r2, #65	@ 0x41
 800927e:	5c9b      	ldrb	r3, [r3, r2]
 8009280:	b2db      	uxtb	r3, r3
 8009282:	2b20      	cmp	r3, #32
 8009284:	d000      	beq.n	8009288 <HAL_I2C_Master_Transmit+0x2c>
 8009286:	e10a      	b.n	800949e <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	2240      	movs	r2, #64	@ 0x40
 800928c:	5c9b      	ldrb	r3, [r3, r2]
 800928e:	2b01      	cmp	r3, #1
 8009290:	d101      	bne.n	8009296 <HAL_I2C_Master_Transmit+0x3a>
 8009292:	2302      	movs	r3, #2
 8009294:	e104      	b.n	80094a0 <HAL_I2C_Master_Transmit+0x244>
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	2240      	movs	r2, #64	@ 0x40
 800929a:	2101      	movs	r1, #1
 800929c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800929e:	f7ff fc53 	bl	8008b48 <HAL_GetTick>
 80092a2:	0003      	movs	r3, r0
 80092a4:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80092a6:	2380      	movs	r3, #128	@ 0x80
 80092a8:	0219      	lsls	r1, r3, #8
 80092aa:	68f8      	ldr	r0, [r7, #12]
 80092ac:	693b      	ldr	r3, [r7, #16]
 80092ae:	9300      	str	r3, [sp, #0]
 80092b0:	2319      	movs	r3, #25
 80092b2:	2201      	movs	r2, #1
 80092b4:	f000 f91e 	bl	80094f4 <I2C_WaitOnFlagUntilTimeout>
 80092b8:	1e03      	subs	r3, r0, #0
 80092ba:	d001      	beq.n	80092c0 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80092bc:	2301      	movs	r3, #1
 80092be:	e0ef      	b.n	80094a0 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	2241      	movs	r2, #65	@ 0x41
 80092c4:	2121      	movs	r1, #33	@ 0x21
 80092c6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	2242      	movs	r2, #66	@ 0x42
 80092cc:	2110      	movs	r1, #16
 80092ce:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	2200      	movs	r2, #0
 80092d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	687a      	ldr	r2, [r7, #4]
 80092da:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	2208      	movs	r2, #8
 80092e0:	18ba      	adds	r2, r7, r2
 80092e2:	8812      	ldrh	r2, [r2, #0]
 80092e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	2200      	movs	r2, #0
 80092ea:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092f0:	b29b      	uxth	r3, r3
 80092f2:	2bff      	cmp	r3, #255	@ 0xff
 80092f4:	d906      	bls.n	8009304 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	22ff      	movs	r2, #255	@ 0xff
 80092fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80092fc:	2380      	movs	r3, #128	@ 0x80
 80092fe:	045b      	lsls	r3, r3, #17
 8009300:	617b      	str	r3, [r7, #20]
 8009302:	e007      	b.n	8009314 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009308:	b29a      	uxth	r2, r3
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800930e:	2380      	movs	r3, #128	@ 0x80
 8009310:	049b      	lsls	r3, r3, #18
 8009312:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009318:	2b00      	cmp	r3, #0
 800931a:	d027      	beq.n	800936c <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009320:	781a      	ldrb	r2, [r3, #0]
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800932c:	1c5a      	adds	r2, r3, #1
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009336:	b29b      	uxth	r3, r3
 8009338:	3b01      	subs	r3, #1
 800933a:	b29a      	uxth	r2, r3
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009344:	3b01      	subs	r3, #1
 8009346:	b29a      	uxth	r2, r3
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009350:	b2db      	uxtb	r3, r3
 8009352:	3301      	adds	r3, #1
 8009354:	b2da      	uxtb	r2, r3
 8009356:	697c      	ldr	r4, [r7, #20]
 8009358:	230a      	movs	r3, #10
 800935a:	18fb      	adds	r3, r7, r3
 800935c:	8819      	ldrh	r1, [r3, #0]
 800935e:	68f8      	ldr	r0, [r7, #12]
 8009360:	4b51      	ldr	r3, [pc, #324]	@ (80094a8 <HAL_I2C_Master_Transmit+0x24c>)
 8009362:	9300      	str	r3, [sp, #0]
 8009364:	0023      	movs	r3, r4
 8009366:	f000 fa9f 	bl	80098a8 <I2C_TransferConfig>
 800936a:	e06f      	b.n	800944c <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009370:	b2da      	uxtb	r2, r3
 8009372:	697c      	ldr	r4, [r7, #20]
 8009374:	230a      	movs	r3, #10
 8009376:	18fb      	adds	r3, r7, r3
 8009378:	8819      	ldrh	r1, [r3, #0]
 800937a:	68f8      	ldr	r0, [r7, #12]
 800937c:	4b4a      	ldr	r3, [pc, #296]	@ (80094a8 <HAL_I2C_Master_Transmit+0x24c>)
 800937e:	9300      	str	r3, [sp, #0]
 8009380:	0023      	movs	r3, r4
 8009382:	f000 fa91 	bl	80098a8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8009386:	e061      	b.n	800944c <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009388:	693a      	ldr	r2, [r7, #16]
 800938a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	0018      	movs	r0, r3
 8009390:	f000 f908 	bl	80095a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8009394:	1e03      	subs	r3, r0, #0
 8009396:	d001      	beq.n	800939c <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8009398:	2301      	movs	r3, #1
 800939a:	e081      	b.n	80094a0 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093a0:	781a      	ldrb	r2, [r3, #0]
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093ac:	1c5a      	adds	r2, r3, #1
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093b6:	b29b      	uxth	r3, r3
 80093b8:	3b01      	subs	r3, #1
 80093ba:	b29a      	uxth	r2, r3
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80093c4:	3b01      	subs	r3, #1
 80093c6:	b29a      	uxth	r2, r3
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093d0:	b29b      	uxth	r3, r3
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d03a      	beq.n	800944c <HAL_I2C_Master_Transmit+0x1f0>
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d136      	bne.n	800944c <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80093de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80093e0:	68f8      	ldr	r0, [r7, #12]
 80093e2:	693b      	ldr	r3, [r7, #16]
 80093e4:	9300      	str	r3, [sp, #0]
 80093e6:	0013      	movs	r3, r2
 80093e8:	2200      	movs	r2, #0
 80093ea:	2180      	movs	r1, #128	@ 0x80
 80093ec:	f000 f882 	bl	80094f4 <I2C_WaitOnFlagUntilTimeout>
 80093f0:	1e03      	subs	r3, r0, #0
 80093f2:	d001      	beq.n	80093f8 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 80093f4:	2301      	movs	r3, #1
 80093f6:	e053      	b.n	80094a0 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093fc:	b29b      	uxth	r3, r3
 80093fe:	2bff      	cmp	r3, #255	@ 0xff
 8009400:	d911      	bls.n	8009426 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	22ff      	movs	r2, #255	@ 0xff
 8009406:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800940c:	b2da      	uxtb	r2, r3
 800940e:	2380      	movs	r3, #128	@ 0x80
 8009410:	045c      	lsls	r4, r3, #17
 8009412:	230a      	movs	r3, #10
 8009414:	18fb      	adds	r3, r7, r3
 8009416:	8819      	ldrh	r1, [r3, #0]
 8009418:	68f8      	ldr	r0, [r7, #12]
 800941a:	2300      	movs	r3, #0
 800941c:	9300      	str	r3, [sp, #0]
 800941e:	0023      	movs	r3, r4
 8009420:	f000 fa42 	bl	80098a8 <I2C_TransferConfig>
 8009424:	e012      	b.n	800944c <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800942a:	b29a      	uxth	r2, r3
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009434:	b2da      	uxtb	r2, r3
 8009436:	2380      	movs	r3, #128	@ 0x80
 8009438:	049c      	lsls	r4, r3, #18
 800943a:	230a      	movs	r3, #10
 800943c:	18fb      	adds	r3, r7, r3
 800943e:	8819      	ldrh	r1, [r3, #0]
 8009440:	68f8      	ldr	r0, [r7, #12]
 8009442:	2300      	movs	r3, #0
 8009444:	9300      	str	r3, [sp, #0]
 8009446:	0023      	movs	r3, r4
 8009448:	f000 fa2e 	bl	80098a8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009450:	b29b      	uxth	r3, r3
 8009452:	2b00      	cmp	r3, #0
 8009454:	d198      	bne.n	8009388 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009456:	693a      	ldr	r2, [r7, #16]
 8009458:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	0018      	movs	r0, r3
 800945e:	f000 f8e7 	bl	8009630 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009462:	1e03      	subs	r3, r0, #0
 8009464:	d001      	beq.n	800946a <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8009466:	2301      	movs	r3, #1
 8009468:	e01a      	b.n	80094a0 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	2220      	movs	r2, #32
 8009470:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	685a      	ldr	r2, [r3, #4]
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	490b      	ldr	r1, [pc, #44]	@ (80094ac <HAL_I2C_Master_Transmit+0x250>)
 800947e:	400a      	ands	r2, r1
 8009480:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	2241      	movs	r2, #65	@ 0x41
 8009486:	2120      	movs	r1, #32
 8009488:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	2242      	movs	r2, #66	@ 0x42
 800948e:	2100      	movs	r1, #0
 8009490:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2240      	movs	r2, #64	@ 0x40
 8009496:	2100      	movs	r1, #0
 8009498:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800949a:	2300      	movs	r3, #0
 800949c:	e000      	b.n	80094a0 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 800949e:	2302      	movs	r3, #2
  }
}
 80094a0:	0018      	movs	r0, r3
 80094a2:	46bd      	mov	sp, r7
 80094a4:	b007      	add	sp, #28
 80094a6:	bd90      	pop	{r4, r7, pc}
 80094a8:	80002000 	.word	0x80002000
 80094ac:	fe00e800 	.word	0xfe00e800

080094b0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b082      	sub	sp, #8
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	699b      	ldr	r3, [r3, #24]
 80094be:	2202      	movs	r2, #2
 80094c0:	4013      	ands	r3, r2
 80094c2:	2b02      	cmp	r3, #2
 80094c4:	d103      	bne.n	80094ce <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	2200      	movs	r2, #0
 80094cc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	699b      	ldr	r3, [r3, #24]
 80094d4:	2201      	movs	r2, #1
 80094d6:	4013      	ands	r3, r2
 80094d8:	2b01      	cmp	r3, #1
 80094da:	d007      	beq.n	80094ec <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	699a      	ldr	r2, [r3, #24]
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	2101      	movs	r1, #1
 80094e8:	430a      	orrs	r2, r1
 80094ea:	619a      	str	r2, [r3, #24]
  }
}
 80094ec:	46c0      	nop			@ (mov r8, r8)
 80094ee:	46bd      	mov	sp, r7
 80094f0:	b002      	add	sp, #8
 80094f2:	bd80      	pop	{r7, pc}

080094f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b084      	sub	sp, #16
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	60f8      	str	r0, [r7, #12]
 80094fc:	60b9      	str	r1, [r7, #8]
 80094fe:	603b      	str	r3, [r7, #0]
 8009500:	1dfb      	adds	r3, r7, #7
 8009502:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009504:	e03a      	b.n	800957c <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009506:	69ba      	ldr	r2, [r7, #24]
 8009508:	6839      	ldr	r1, [r7, #0]
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	0018      	movs	r0, r3
 800950e:	f000 f8d3 	bl	80096b8 <I2C_IsErrorOccurred>
 8009512:	1e03      	subs	r3, r0, #0
 8009514:	d001      	beq.n	800951a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009516:	2301      	movs	r3, #1
 8009518:	e040      	b.n	800959c <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800951a:	683b      	ldr	r3, [r7, #0]
 800951c:	3301      	adds	r3, #1
 800951e:	d02d      	beq.n	800957c <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009520:	f7ff fb12 	bl	8008b48 <HAL_GetTick>
 8009524:	0002      	movs	r2, r0
 8009526:	69bb      	ldr	r3, [r7, #24]
 8009528:	1ad3      	subs	r3, r2, r3
 800952a:	683a      	ldr	r2, [r7, #0]
 800952c:	429a      	cmp	r2, r3
 800952e:	d302      	bcc.n	8009536 <I2C_WaitOnFlagUntilTimeout+0x42>
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d122      	bne.n	800957c <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	699b      	ldr	r3, [r3, #24]
 800953c:	68ba      	ldr	r2, [r7, #8]
 800953e:	4013      	ands	r3, r2
 8009540:	68ba      	ldr	r2, [r7, #8]
 8009542:	1ad3      	subs	r3, r2, r3
 8009544:	425a      	negs	r2, r3
 8009546:	4153      	adcs	r3, r2
 8009548:	b2db      	uxtb	r3, r3
 800954a:	001a      	movs	r2, r3
 800954c:	1dfb      	adds	r3, r7, #7
 800954e:	781b      	ldrb	r3, [r3, #0]
 8009550:	429a      	cmp	r2, r3
 8009552:	d113      	bne.n	800957c <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009558:	2220      	movs	r2, #32
 800955a:	431a      	orrs	r2, r3
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	2241      	movs	r2, #65	@ 0x41
 8009564:	2120      	movs	r1, #32
 8009566:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	2242      	movs	r2, #66	@ 0x42
 800956c:	2100      	movs	r1, #0
 800956e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	2240      	movs	r2, #64	@ 0x40
 8009574:	2100      	movs	r1, #0
 8009576:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8009578:	2301      	movs	r3, #1
 800957a:	e00f      	b.n	800959c <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	699b      	ldr	r3, [r3, #24]
 8009582:	68ba      	ldr	r2, [r7, #8]
 8009584:	4013      	ands	r3, r2
 8009586:	68ba      	ldr	r2, [r7, #8]
 8009588:	1ad3      	subs	r3, r2, r3
 800958a:	425a      	negs	r2, r3
 800958c:	4153      	adcs	r3, r2
 800958e:	b2db      	uxtb	r3, r3
 8009590:	001a      	movs	r2, r3
 8009592:	1dfb      	adds	r3, r7, #7
 8009594:	781b      	ldrb	r3, [r3, #0]
 8009596:	429a      	cmp	r2, r3
 8009598:	d0b5      	beq.n	8009506 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800959a:	2300      	movs	r3, #0
}
 800959c:	0018      	movs	r0, r3
 800959e:	46bd      	mov	sp, r7
 80095a0:	b004      	add	sp, #16
 80095a2:	bd80      	pop	{r7, pc}

080095a4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b084      	sub	sp, #16
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	60f8      	str	r0, [r7, #12]
 80095ac:	60b9      	str	r1, [r7, #8]
 80095ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80095b0:	e032      	b.n	8009618 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80095b2:	687a      	ldr	r2, [r7, #4]
 80095b4:	68b9      	ldr	r1, [r7, #8]
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	0018      	movs	r0, r3
 80095ba:	f000 f87d 	bl	80096b8 <I2C_IsErrorOccurred>
 80095be:	1e03      	subs	r3, r0, #0
 80095c0:	d001      	beq.n	80095c6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80095c2:	2301      	movs	r3, #1
 80095c4:	e030      	b.n	8009628 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80095c6:	68bb      	ldr	r3, [r7, #8]
 80095c8:	3301      	adds	r3, #1
 80095ca:	d025      	beq.n	8009618 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80095cc:	f7ff fabc 	bl	8008b48 <HAL_GetTick>
 80095d0:	0002      	movs	r2, r0
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	1ad3      	subs	r3, r2, r3
 80095d6:	68ba      	ldr	r2, [r7, #8]
 80095d8:	429a      	cmp	r2, r3
 80095da:	d302      	bcc.n	80095e2 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d11a      	bne.n	8009618 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	699b      	ldr	r3, [r3, #24]
 80095e8:	2202      	movs	r2, #2
 80095ea:	4013      	ands	r3, r2
 80095ec:	2b02      	cmp	r3, #2
 80095ee:	d013      	beq.n	8009618 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095f4:	2220      	movs	r2, #32
 80095f6:	431a      	orrs	r2, r3
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	2241      	movs	r2, #65	@ 0x41
 8009600:	2120      	movs	r1, #32
 8009602:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	2242      	movs	r2, #66	@ 0x42
 8009608:	2100      	movs	r1, #0
 800960a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	2240      	movs	r2, #64	@ 0x40
 8009610:	2100      	movs	r1, #0
 8009612:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8009614:	2301      	movs	r3, #1
 8009616:	e007      	b.n	8009628 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	699b      	ldr	r3, [r3, #24]
 800961e:	2202      	movs	r2, #2
 8009620:	4013      	ands	r3, r2
 8009622:	2b02      	cmp	r3, #2
 8009624:	d1c5      	bne.n	80095b2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009626:	2300      	movs	r3, #0
}
 8009628:	0018      	movs	r0, r3
 800962a:	46bd      	mov	sp, r7
 800962c:	b004      	add	sp, #16
 800962e:	bd80      	pop	{r7, pc}

08009630 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b084      	sub	sp, #16
 8009634:	af00      	add	r7, sp, #0
 8009636:	60f8      	str	r0, [r7, #12]
 8009638:	60b9      	str	r1, [r7, #8]
 800963a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800963c:	e02f      	b.n	800969e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800963e:	687a      	ldr	r2, [r7, #4]
 8009640:	68b9      	ldr	r1, [r7, #8]
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	0018      	movs	r0, r3
 8009646:	f000 f837 	bl	80096b8 <I2C_IsErrorOccurred>
 800964a:	1e03      	subs	r3, r0, #0
 800964c:	d001      	beq.n	8009652 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800964e:	2301      	movs	r3, #1
 8009650:	e02d      	b.n	80096ae <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009652:	f7ff fa79 	bl	8008b48 <HAL_GetTick>
 8009656:	0002      	movs	r2, r0
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	1ad3      	subs	r3, r2, r3
 800965c:	68ba      	ldr	r2, [r7, #8]
 800965e:	429a      	cmp	r2, r3
 8009660:	d302      	bcc.n	8009668 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009662:	68bb      	ldr	r3, [r7, #8]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d11a      	bne.n	800969e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	699b      	ldr	r3, [r3, #24]
 800966e:	2220      	movs	r2, #32
 8009670:	4013      	ands	r3, r2
 8009672:	2b20      	cmp	r3, #32
 8009674:	d013      	beq.n	800969e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800967a:	2220      	movs	r2, #32
 800967c:	431a      	orrs	r2, r3
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	2241      	movs	r2, #65	@ 0x41
 8009686:	2120      	movs	r1, #32
 8009688:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	2242      	movs	r2, #66	@ 0x42
 800968e:	2100      	movs	r1, #0
 8009690:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	2240      	movs	r2, #64	@ 0x40
 8009696:	2100      	movs	r1, #0
 8009698:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800969a:	2301      	movs	r3, #1
 800969c:	e007      	b.n	80096ae <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	699b      	ldr	r3, [r3, #24]
 80096a4:	2220      	movs	r2, #32
 80096a6:	4013      	ands	r3, r2
 80096a8:	2b20      	cmp	r3, #32
 80096aa:	d1c8      	bne.n	800963e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80096ac:	2300      	movs	r3, #0
}
 80096ae:	0018      	movs	r0, r3
 80096b0:	46bd      	mov	sp, r7
 80096b2:	b004      	add	sp, #16
 80096b4:	bd80      	pop	{r7, pc}
	...

080096b8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b08a      	sub	sp, #40	@ 0x28
 80096bc:	af00      	add	r7, sp, #0
 80096be:	60f8      	str	r0, [r7, #12]
 80096c0:	60b9      	str	r1, [r7, #8]
 80096c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80096c4:	2327      	movs	r3, #39	@ 0x27
 80096c6:	18fb      	adds	r3, r7, r3
 80096c8:	2200      	movs	r2, #0
 80096ca:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	699b      	ldr	r3, [r3, #24]
 80096d2:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80096d4:	2300      	movs	r3, #0
 80096d6:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80096dc:	69bb      	ldr	r3, [r7, #24]
 80096de:	2210      	movs	r2, #16
 80096e0:	4013      	ands	r3, r2
 80096e2:	d100      	bne.n	80096e6 <I2C_IsErrorOccurred+0x2e>
 80096e4:	e079      	b.n	80097da <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	2210      	movs	r2, #16
 80096ec:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80096ee:	e057      	b.n	80097a0 <I2C_IsErrorOccurred+0xe8>
 80096f0:	2227      	movs	r2, #39	@ 0x27
 80096f2:	18bb      	adds	r3, r7, r2
 80096f4:	18ba      	adds	r2, r7, r2
 80096f6:	7812      	ldrb	r2, [r2, #0]
 80096f8:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	3301      	adds	r3, #1
 80096fe:	d04f      	beq.n	80097a0 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009700:	f7ff fa22 	bl	8008b48 <HAL_GetTick>
 8009704:	0002      	movs	r2, r0
 8009706:	69fb      	ldr	r3, [r7, #28]
 8009708:	1ad3      	subs	r3, r2, r3
 800970a:	68ba      	ldr	r2, [r7, #8]
 800970c:	429a      	cmp	r2, r3
 800970e:	d302      	bcc.n	8009716 <I2C_IsErrorOccurred+0x5e>
 8009710:	68bb      	ldr	r3, [r7, #8]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d144      	bne.n	80097a0 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	685a      	ldr	r2, [r3, #4]
 800971c:	2380      	movs	r3, #128	@ 0x80
 800971e:	01db      	lsls	r3, r3, #7
 8009720:	4013      	ands	r3, r2
 8009722:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009724:	2013      	movs	r0, #19
 8009726:	183b      	adds	r3, r7, r0
 8009728:	68fa      	ldr	r2, [r7, #12]
 800972a:	2142      	movs	r1, #66	@ 0x42
 800972c:	5c52      	ldrb	r2, [r2, r1]
 800972e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	699a      	ldr	r2, [r3, #24]
 8009736:	2380      	movs	r3, #128	@ 0x80
 8009738:	021b      	lsls	r3, r3, #8
 800973a:	401a      	ands	r2, r3
 800973c:	2380      	movs	r3, #128	@ 0x80
 800973e:	021b      	lsls	r3, r3, #8
 8009740:	429a      	cmp	r2, r3
 8009742:	d126      	bne.n	8009792 <I2C_IsErrorOccurred+0xda>
 8009744:	697a      	ldr	r2, [r7, #20]
 8009746:	2380      	movs	r3, #128	@ 0x80
 8009748:	01db      	lsls	r3, r3, #7
 800974a:	429a      	cmp	r2, r3
 800974c:	d021      	beq.n	8009792 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800974e:	183b      	adds	r3, r7, r0
 8009750:	781b      	ldrb	r3, [r3, #0]
 8009752:	2b20      	cmp	r3, #32
 8009754:	d01d      	beq.n	8009792 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	685a      	ldr	r2, [r3, #4]
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	2180      	movs	r1, #128	@ 0x80
 8009762:	01c9      	lsls	r1, r1, #7
 8009764:	430a      	orrs	r2, r1
 8009766:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009768:	f7ff f9ee 	bl	8008b48 <HAL_GetTick>
 800976c:	0003      	movs	r3, r0
 800976e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009770:	e00f      	b.n	8009792 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009772:	f7ff f9e9 	bl	8008b48 <HAL_GetTick>
 8009776:	0002      	movs	r2, r0
 8009778:	69fb      	ldr	r3, [r7, #28]
 800977a:	1ad3      	subs	r3, r2, r3
 800977c:	2b19      	cmp	r3, #25
 800977e:	d908      	bls.n	8009792 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009780:	6a3b      	ldr	r3, [r7, #32]
 8009782:	2220      	movs	r2, #32
 8009784:	4313      	orrs	r3, r2
 8009786:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009788:	2327      	movs	r3, #39	@ 0x27
 800978a:	18fb      	adds	r3, r7, r3
 800978c:	2201      	movs	r2, #1
 800978e:	701a      	strb	r2, [r3, #0]

              break;
 8009790:	e006      	b.n	80097a0 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	699b      	ldr	r3, [r3, #24]
 8009798:	2220      	movs	r2, #32
 800979a:	4013      	ands	r3, r2
 800979c:	2b20      	cmp	r3, #32
 800979e:	d1e8      	bne.n	8009772 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	699b      	ldr	r3, [r3, #24]
 80097a6:	2220      	movs	r2, #32
 80097a8:	4013      	ands	r3, r2
 80097aa:	2b20      	cmp	r3, #32
 80097ac:	d004      	beq.n	80097b8 <I2C_IsErrorOccurred+0x100>
 80097ae:	2327      	movs	r3, #39	@ 0x27
 80097b0:	18fb      	adds	r3, r7, r3
 80097b2:	781b      	ldrb	r3, [r3, #0]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d09b      	beq.n	80096f0 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80097b8:	2327      	movs	r3, #39	@ 0x27
 80097ba:	18fb      	adds	r3, r7, r3
 80097bc:	781b      	ldrb	r3, [r3, #0]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d103      	bne.n	80097ca <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	2220      	movs	r2, #32
 80097c8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80097ca:	6a3b      	ldr	r3, [r7, #32]
 80097cc:	2204      	movs	r2, #4
 80097ce:	4313      	orrs	r3, r2
 80097d0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80097d2:	2327      	movs	r3, #39	@ 0x27
 80097d4:	18fb      	adds	r3, r7, r3
 80097d6:	2201      	movs	r2, #1
 80097d8:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	699b      	ldr	r3, [r3, #24]
 80097e0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80097e2:	69ba      	ldr	r2, [r7, #24]
 80097e4:	2380      	movs	r3, #128	@ 0x80
 80097e6:	005b      	lsls	r3, r3, #1
 80097e8:	4013      	ands	r3, r2
 80097ea:	d00c      	beq.n	8009806 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80097ec:	6a3b      	ldr	r3, [r7, #32]
 80097ee:	2201      	movs	r2, #1
 80097f0:	4313      	orrs	r3, r2
 80097f2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	2280      	movs	r2, #128	@ 0x80
 80097fa:	0052      	lsls	r2, r2, #1
 80097fc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80097fe:	2327      	movs	r3, #39	@ 0x27
 8009800:	18fb      	adds	r3, r7, r3
 8009802:	2201      	movs	r2, #1
 8009804:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009806:	69ba      	ldr	r2, [r7, #24]
 8009808:	2380      	movs	r3, #128	@ 0x80
 800980a:	00db      	lsls	r3, r3, #3
 800980c:	4013      	ands	r3, r2
 800980e:	d00c      	beq.n	800982a <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009810:	6a3b      	ldr	r3, [r7, #32]
 8009812:	2208      	movs	r2, #8
 8009814:	4313      	orrs	r3, r2
 8009816:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	2280      	movs	r2, #128	@ 0x80
 800981e:	00d2      	lsls	r2, r2, #3
 8009820:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009822:	2327      	movs	r3, #39	@ 0x27
 8009824:	18fb      	adds	r3, r7, r3
 8009826:	2201      	movs	r2, #1
 8009828:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800982a:	69ba      	ldr	r2, [r7, #24]
 800982c:	2380      	movs	r3, #128	@ 0x80
 800982e:	009b      	lsls	r3, r3, #2
 8009830:	4013      	ands	r3, r2
 8009832:	d00c      	beq.n	800984e <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009834:	6a3b      	ldr	r3, [r7, #32]
 8009836:	2202      	movs	r2, #2
 8009838:	4313      	orrs	r3, r2
 800983a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	2280      	movs	r2, #128	@ 0x80
 8009842:	0092      	lsls	r2, r2, #2
 8009844:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009846:	2327      	movs	r3, #39	@ 0x27
 8009848:	18fb      	adds	r3, r7, r3
 800984a:	2201      	movs	r2, #1
 800984c:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800984e:	2327      	movs	r3, #39	@ 0x27
 8009850:	18fb      	adds	r3, r7, r3
 8009852:	781b      	ldrb	r3, [r3, #0]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d01d      	beq.n	8009894 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	0018      	movs	r0, r3
 800985c:	f7ff fe28 	bl	80094b0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	685a      	ldr	r2, [r3, #4]
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	490e      	ldr	r1, [pc, #56]	@ (80098a4 <I2C_IsErrorOccurred+0x1ec>)
 800986c:	400a      	ands	r2, r1
 800986e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009874:	6a3b      	ldr	r3, [r7, #32]
 8009876:	431a      	orrs	r2, r3
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	2241      	movs	r2, #65	@ 0x41
 8009880:	2120      	movs	r1, #32
 8009882:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	2242      	movs	r2, #66	@ 0x42
 8009888:	2100      	movs	r1, #0
 800988a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	2240      	movs	r2, #64	@ 0x40
 8009890:	2100      	movs	r1, #0
 8009892:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8009894:	2327      	movs	r3, #39	@ 0x27
 8009896:	18fb      	adds	r3, r7, r3
 8009898:	781b      	ldrb	r3, [r3, #0]
}
 800989a:	0018      	movs	r0, r3
 800989c:	46bd      	mov	sp, r7
 800989e:	b00a      	add	sp, #40	@ 0x28
 80098a0:	bd80      	pop	{r7, pc}
 80098a2:	46c0      	nop			@ (mov r8, r8)
 80098a4:	fe00e800 	.word	0xfe00e800

080098a8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80098a8:	b590      	push	{r4, r7, lr}
 80098aa:	b087      	sub	sp, #28
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	60f8      	str	r0, [r7, #12]
 80098b0:	0008      	movs	r0, r1
 80098b2:	0011      	movs	r1, r2
 80098b4:	607b      	str	r3, [r7, #4]
 80098b6:	240a      	movs	r4, #10
 80098b8:	193b      	adds	r3, r7, r4
 80098ba:	1c02      	adds	r2, r0, #0
 80098bc:	801a      	strh	r2, [r3, #0]
 80098be:	2009      	movs	r0, #9
 80098c0:	183b      	adds	r3, r7, r0
 80098c2:	1c0a      	adds	r2, r1, #0
 80098c4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80098c6:	193b      	adds	r3, r7, r4
 80098c8:	881b      	ldrh	r3, [r3, #0]
 80098ca:	059b      	lsls	r3, r3, #22
 80098cc:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80098ce:	183b      	adds	r3, r7, r0
 80098d0:	781b      	ldrb	r3, [r3, #0]
 80098d2:	0419      	lsls	r1, r3, #16
 80098d4:	23ff      	movs	r3, #255	@ 0xff
 80098d6:	041b      	lsls	r3, r3, #16
 80098d8:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80098da:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80098e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098e2:	4313      	orrs	r3, r2
 80098e4:	005b      	lsls	r3, r3, #1
 80098e6:	085b      	lsrs	r3, r3, #1
 80098e8:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	685b      	ldr	r3, [r3, #4]
 80098f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80098f2:	0d51      	lsrs	r1, r2, #21
 80098f4:	2280      	movs	r2, #128	@ 0x80
 80098f6:	00d2      	lsls	r2, r2, #3
 80098f8:	400a      	ands	r2, r1
 80098fa:	4907      	ldr	r1, [pc, #28]	@ (8009918 <I2C_TransferConfig+0x70>)
 80098fc:	430a      	orrs	r2, r1
 80098fe:	43d2      	mvns	r2, r2
 8009900:	401a      	ands	r2, r3
 8009902:	0011      	movs	r1, r2
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	697a      	ldr	r2, [r7, #20]
 800990a:	430a      	orrs	r2, r1
 800990c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800990e:	46c0      	nop			@ (mov r8, r8)
 8009910:	46bd      	mov	sp, r7
 8009912:	b007      	add	sp, #28
 8009914:	bd90      	pop	{r4, r7, pc}
 8009916:	46c0      	nop			@ (mov r8, r8)
 8009918:	03ff63ff 	.word	0x03ff63ff

0800991c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b082      	sub	sp, #8
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
 8009924:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	2241      	movs	r2, #65	@ 0x41
 800992a:	5c9b      	ldrb	r3, [r3, r2]
 800992c:	b2db      	uxtb	r3, r3
 800992e:	2b20      	cmp	r3, #32
 8009930:	d138      	bne.n	80099a4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	2240      	movs	r2, #64	@ 0x40
 8009936:	5c9b      	ldrb	r3, [r3, r2]
 8009938:	2b01      	cmp	r3, #1
 800993a:	d101      	bne.n	8009940 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800993c:	2302      	movs	r3, #2
 800993e:	e032      	b.n	80099a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2240      	movs	r2, #64	@ 0x40
 8009944:	2101      	movs	r1, #1
 8009946:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	2241      	movs	r2, #65	@ 0x41
 800994c:	2124      	movs	r1, #36	@ 0x24
 800994e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	681a      	ldr	r2, [r3, #0]
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	2101      	movs	r1, #1
 800995c:	438a      	bics	r2, r1
 800995e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	681a      	ldr	r2, [r3, #0]
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	4911      	ldr	r1, [pc, #68]	@ (80099b0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800996c:	400a      	ands	r2, r1
 800996e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	6819      	ldr	r1, [r3, #0]
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	683a      	ldr	r2, [r7, #0]
 800997c:	430a      	orrs	r2, r1
 800997e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	681a      	ldr	r2, [r3, #0]
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	2101      	movs	r1, #1
 800998c:	430a      	orrs	r2, r1
 800998e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2241      	movs	r2, #65	@ 0x41
 8009994:	2120      	movs	r1, #32
 8009996:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2240      	movs	r2, #64	@ 0x40
 800999c:	2100      	movs	r1, #0
 800999e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80099a0:	2300      	movs	r3, #0
 80099a2:	e000      	b.n	80099a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80099a4:	2302      	movs	r3, #2
  }
}
 80099a6:	0018      	movs	r0, r3
 80099a8:	46bd      	mov	sp, r7
 80099aa:	b002      	add	sp, #8
 80099ac:	bd80      	pop	{r7, pc}
 80099ae:	46c0      	nop			@ (mov r8, r8)
 80099b0:	ffffefff 	.word	0xffffefff

080099b4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b084      	sub	sp, #16
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
 80099bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2241      	movs	r2, #65	@ 0x41
 80099c2:	5c9b      	ldrb	r3, [r3, r2]
 80099c4:	b2db      	uxtb	r3, r3
 80099c6:	2b20      	cmp	r3, #32
 80099c8:	d139      	bne.n	8009a3e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	2240      	movs	r2, #64	@ 0x40
 80099ce:	5c9b      	ldrb	r3, [r3, r2]
 80099d0:	2b01      	cmp	r3, #1
 80099d2:	d101      	bne.n	80099d8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80099d4:	2302      	movs	r3, #2
 80099d6:	e033      	b.n	8009a40 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2240      	movs	r2, #64	@ 0x40
 80099dc:	2101      	movs	r1, #1
 80099de:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2241      	movs	r2, #65	@ 0x41
 80099e4:	2124      	movs	r1, #36	@ 0x24
 80099e6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	681a      	ldr	r2, [r3, #0]
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	2101      	movs	r1, #1
 80099f4:	438a      	bics	r2, r1
 80099f6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	4a11      	ldr	r2, [pc, #68]	@ (8009a48 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8009a04:	4013      	ands	r3, r2
 8009a06:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	021b      	lsls	r3, r3, #8
 8009a0c:	68fa      	ldr	r2, [r7, #12]
 8009a0e:	4313      	orrs	r3, r2
 8009a10:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	68fa      	ldr	r2, [r7, #12]
 8009a18:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	681a      	ldr	r2, [r3, #0]
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	2101      	movs	r1, #1
 8009a26:	430a      	orrs	r2, r1
 8009a28:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	2241      	movs	r2, #65	@ 0x41
 8009a2e:	2120      	movs	r1, #32
 8009a30:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2240      	movs	r2, #64	@ 0x40
 8009a36:	2100      	movs	r1, #0
 8009a38:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	e000      	b.n	8009a40 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009a3e:	2302      	movs	r3, #2
  }
}
 8009a40:	0018      	movs	r0, r3
 8009a42:	46bd      	mov	sp, r7
 8009a44:	b004      	add	sp, #16
 8009a46:	bd80      	pop	{r7, pc}
 8009a48:	fffff0ff 	.word	0xfffff0ff

08009a4c <PCD_GET_EP_RX_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b084      	sub	sp, #16
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
 8009a54:	000a      	movs	r2, r1
 8009a56:	1cbb      	adds	r3, r7, #2
 8009a58:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8009a5a:	230a      	movs	r3, #10
 8009a5c:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8009a5e:	e002      	b.n	8009a66 <PCD_GET_EP_RX_CNT+0x1a>
  {
    count--;
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	3b01      	subs	r3, #1
 8009a64:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d1f9      	bne.n	8009a60 <PCD_GET_EP_RX_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 8009a6c:	1cbb      	adds	r3, r7, #2
 8009a6e:	881b      	ldrh	r3, [r3, #0]
 8009a70:	00db      	lsls	r3, r3, #3
 8009a72:	4a06      	ldr	r2, [pc, #24]	@ (8009a8c <PCD_GET_EP_RX_CNT+0x40>)
 8009a74:	4694      	mov	ip, r2
 8009a76:	4463      	add	r3, ip
 8009a78:	685b      	ldr	r3, [r3, #4]
 8009a7a:	0c1b      	lsrs	r3, r3, #16
 8009a7c:	b29b      	uxth	r3, r3
 8009a7e:	059b      	lsls	r3, r3, #22
 8009a80:	0d9b      	lsrs	r3, r3, #22
 8009a82:	b29b      	uxth	r3, r3
}
 8009a84:	0018      	movs	r0, r3
 8009a86:	46bd      	mov	sp, r7
 8009a88:	b004      	add	sp, #16
 8009a8a:	bd80      	pop	{r7, pc}
 8009a8c:	40009800 	.word	0x40009800

08009a90 <PCD_GET_EP_DBUF0_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b084      	sub	sp, #16
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
 8009a98:	000a      	movs	r2, r1
 8009a9a:	1cbb      	adds	r3, r7, #2
 8009a9c:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8009a9e:	230a      	movs	r3, #10
 8009aa0:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8009aa2:	e002      	b.n	8009aaa <PCD_GET_EP_DBUF0_CNT+0x1a>
  {
    count--;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	3b01      	subs	r3, #1
 8009aa8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d1f9      	bne.n	8009aa4 <PCD_GET_EP_DBUF0_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 8009ab0:	1cbb      	adds	r3, r7, #2
 8009ab2:	881b      	ldrh	r3, [r3, #0]
 8009ab4:	00db      	lsls	r3, r3, #3
 8009ab6:	4a06      	ldr	r2, [pc, #24]	@ (8009ad0 <PCD_GET_EP_DBUF0_CNT+0x40>)
 8009ab8:	4694      	mov	ip, r2
 8009aba:	4463      	add	r3, ip
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	0c1b      	lsrs	r3, r3, #16
 8009ac0:	b29b      	uxth	r3, r3
 8009ac2:	059b      	lsls	r3, r3, #22
 8009ac4:	0d9b      	lsrs	r3, r3, #22
 8009ac6:	b29b      	uxth	r3, r3
}
 8009ac8:	0018      	movs	r0, r3
 8009aca:	46bd      	mov	sp, r7
 8009acc:	b004      	add	sp, #16
 8009ace:	bd80      	pop	{r7, pc}
 8009ad0:	40009800 	.word	0x40009800

08009ad4 <PCD_GET_EP_DBUF1_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b084      	sub	sp, #16
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
 8009adc:	000a      	movs	r2, r1
 8009ade:	1cbb      	adds	r3, r7, #2
 8009ae0:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8009ae2:	230a      	movs	r3, #10
 8009ae4:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8009ae6:	e002      	b.n	8009aee <PCD_GET_EP_DBUF1_CNT+0x1a>
  {
    count--;
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	3b01      	subs	r3, #1
 8009aec:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d1f9      	bne.n	8009ae8 <PCD_GET_EP_DBUF1_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum));
 8009af4:	1cbb      	adds	r3, r7, #2
 8009af6:	881b      	ldrh	r3, [r3, #0]
 8009af8:	00db      	lsls	r3, r3, #3
 8009afa:	4a06      	ldr	r2, [pc, #24]	@ (8009b14 <PCD_GET_EP_DBUF1_CNT+0x40>)
 8009afc:	4694      	mov	ip, r2
 8009afe:	4463      	add	r3, ip
 8009b00:	685b      	ldr	r3, [r3, #4]
 8009b02:	0c1b      	lsrs	r3, r3, #16
 8009b04:	b29b      	uxth	r3, r3
 8009b06:	059b      	lsls	r3, r3, #22
 8009b08:	0d9b      	lsrs	r3, r3, #22
 8009b0a:	b29b      	uxth	r3, r3
}
 8009b0c:	0018      	movs	r0, r3
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	b004      	add	sp, #16
 8009b12:	bd80      	pop	{r7, pc}
 8009b14:	40009800 	.word	0x40009800

08009b18 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009b18:	b590      	push	{r4, r7, lr}
 8009b1a:	b087      	sub	sp, #28
 8009b1c:	af02      	add	r7, sp, #8
 8009b1e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d101      	bne.n	8009b2a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009b26:	2301      	movs	r3, #1
 8009b28:	e0ea      	b.n	8009d00 <HAL_PCD_Init+0x1e8>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	4a76      	ldr	r2, [pc, #472]	@ (8009d08 <HAL_PCD_Init+0x1f0>)
 8009b2e:	5c9b      	ldrb	r3, [r3, r2]
 8009b30:	b2db      	uxtb	r3, r3
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d108      	bne.n	8009b48 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009b36:	687a      	ldr	r2, [r7, #4]
 8009b38:	23a5      	movs	r3, #165	@ 0xa5
 8009b3a:	009b      	lsls	r3, r3, #2
 8009b3c:	2100      	movs	r1, #0
 8009b3e:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	0018      	movs	r0, r3
 8009b44:	f7fe ff44 	bl	80089d0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	4a6f      	ldr	r2, [pc, #444]	@ (8009d08 <HAL_PCD_Init+0x1f0>)
 8009b4c:	2103      	movs	r1, #3
 8009b4e:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	0018      	movs	r0, r3
 8009b56:	f004 f847 	bl	800dbe8 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009b5a:	230f      	movs	r3, #15
 8009b5c:	18fb      	adds	r3, r7, r3
 8009b5e:	2200      	movs	r2, #0
 8009b60:	701a      	strb	r2, [r3, #0]
 8009b62:	e049      	b.n	8009bf8 <HAL_PCD_Init+0xe0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8009b64:	200f      	movs	r0, #15
 8009b66:	183b      	adds	r3, r7, r0
 8009b68:	781a      	ldrb	r2, [r3, #0]
 8009b6a:	6879      	ldr	r1, [r7, #4]
 8009b6c:	0013      	movs	r3, r2
 8009b6e:	009b      	lsls	r3, r3, #2
 8009b70:	189b      	adds	r3, r3, r2
 8009b72:	00db      	lsls	r3, r3, #3
 8009b74:	18cb      	adds	r3, r1, r3
 8009b76:	3315      	adds	r3, #21
 8009b78:	2201      	movs	r2, #1
 8009b7a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8009b7c:	183b      	adds	r3, r7, r0
 8009b7e:	781a      	ldrb	r2, [r3, #0]
 8009b80:	6879      	ldr	r1, [r7, #4]
 8009b82:	0013      	movs	r3, r2
 8009b84:	009b      	lsls	r3, r3, #2
 8009b86:	189b      	adds	r3, r3, r2
 8009b88:	00db      	lsls	r3, r3, #3
 8009b8a:	18cb      	adds	r3, r1, r3
 8009b8c:	3314      	adds	r3, #20
 8009b8e:	183a      	adds	r2, r7, r0
 8009b90:	7812      	ldrb	r2, [r2, #0]
 8009b92:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009b94:	183b      	adds	r3, r7, r0
 8009b96:	781a      	ldrb	r2, [r3, #0]
 8009b98:	6879      	ldr	r1, [r7, #4]
 8009b9a:	0013      	movs	r3, r2
 8009b9c:	009b      	lsls	r3, r3, #2
 8009b9e:	189b      	adds	r3, r3, r2
 8009ba0:	00db      	lsls	r3, r3, #3
 8009ba2:	18cb      	adds	r3, r1, r3
 8009ba4:	3317      	adds	r3, #23
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009baa:	183b      	adds	r3, r7, r0
 8009bac:	781a      	ldrb	r2, [r3, #0]
 8009bae:	6879      	ldr	r1, [r7, #4]
 8009bb0:	0013      	movs	r3, r2
 8009bb2:	009b      	lsls	r3, r3, #2
 8009bb4:	189b      	adds	r3, r3, r2
 8009bb6:	00db      	lsls	r3, r3, #3
 8009bb8:	18cb      	adds	r3, r1, r3
 8009bba:	3324      	adds	r3, #36	@ 0x24
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009bc0:	183b      	adds	r3, r7, r0
 8009bc2:	781a      	ldrb	r2, [r3, #0]
 8009bc4:	6879      	ldr	r1, [r7, #4]
 8009bc6:	0013      	movs	r3, r2
 8009bc8:	009b      	lsls	r3, r3, #2
 8009bca:	189b      	adds	r3, r3, r2
 8009bcc:	00db      	lsls	r3, r3, #3
 8009bce:	18cb      	adds	r3, r1, r3
 8009bd0:	3328      	adds	r3, #40	@ 0x28
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8009bd6:	183b      	adds	r3, r7, r0
 8009bd8:	781b      	ldrb	r3, [r3, #0]
 8009bda:	6879      	ldr	r1, [r7, #4]
 8009bdc:	1c5a      	adds	r2, r3, #1
 8009bde:	0013      	movs	r3, r2
 8009be0:	009b      	lsls	r3, r3, #2
 8009be2:	189b      	adds	r3, r3, r2
 8009be4:	00db      	lsls	r3, r3, #3
 8009be6:	18cb      	adds	r3, r1, r3
 8009be8:	3304      	adds	r3, #4
 8009bea:	2200      	movs	r2, #0
 8009bec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009bee:	183b      	adds	r3, r7, r0
 8009bf0:	781a      	ldrb	r2, [r3, #0]
 8009bf2:	183b      	adds	r3, r7, r0
 8009bf4:	3201      	adds	r2, #1
 8009bf6:	701a      	strb	r2, [r3, #0]
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	791b      	ldrb	r3, [r3, #4]
 8009bfc:	210f      	movs	r1, #15
 8009bfe:	187a      	adds	r2, r7, r1
 8009c00:	7812      	ldrb	r2, [r2, #0]
 8009c02:	429a      	cmp	r2, r3
 8009c04:	d3ae      	bcc.n	8009b64 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009c06:	187b      	adds	r3, r7, r1
 8009c08:	2200      	movs	r2, #0
 8009c0a:	701a      	strb	r2, [r3, #0]
 8009c0c:	e056      	b.n	8009cbc <HAL_PCD_Init+0x1a4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009c0e:	240f      	movs	r4, #15
 8009c10:	193b      	adds	r3, r7, r4
 8009c12:	781a      	ldrb	r2, [r3, #0]
 8009c14:	6878      	ldr	r0, [r7, #4]
 8009c16:	2356      	movs	r3, #86	@ 0x56
 8009c18:	33ff      	adds	r3, #255	@ 0xff
 8009c1a:	0019      	movs	r1, r3
 8009c1c:	0013      	movs	r3, r2
 8009c1e:	009b      	lsls	r3, r3, #2
 8009c20:	189b      	adds	r3, r3, r2
 8009c22:	00db      	lsls	r3, r3, #3
 8009c24:	18c3      	adds	r3, r0, r3
 8009c26:	185b      	adds	r3, r3, r1
 8009c28:	2200      	movs	r2, #0
 8009c2a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8009c2c:	193b      	adds	r3, r7, r4
 8009c2e:	781a      	ldrb	r2, [r3, #0]
 8009c30:	6878      	ldr	r0, [r7, #4]
 8009c32:	23aa      	movs	r3, #170	@ 0xaa
 8009c34:	0059      	lsls	r1, r3, #1
 8009c36:	0013      	movs	r3, r2
 8009c38:	009b      	lsls	r3, r3, #2
 8009c3a:	189b      	adds	r3, r3, r2
 8009c3c:	00db      	lsls	r3, r3, #3
 8009c3e:	18c3      	adds	r3, r0, r3
 8009c40:	185b      	adds	r3, r3, r1
 8009c42:	193a      	adds	r2, r7, r4
 8009c44:	7812      	ldrb	r2, [r2, #0]
 8009c46:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8009c48:	193b      	adds	r3, r7, r4
 8009c4a:	781a      	ldrb	r2, [r3, #0]
 8009c4c:	6878      	ldr	r0, [r7, #4]
 8009c4e:	2358      	movs	r3, #88	@ 0x58
 8009c50:	33ff      	adds	r3, #255	@ 0xff
 8009c52:	0019      	movs	r1, r3
 8009c54:	0013      	movs	r3, r2
 8009c56:	009b      	lsls	r3, r3, #2
 8009c58:	189b      	adds	r3, r3, r2
 8009c5a:	00db      	lsls	r3, r3, #3
 8009c5c:	18c3      	adds	r3, r0, r3
 8009c5e:	185b      	adds	r3, r3, r1
 8009c60:	2200      	movs	r2, #0
 8009c62:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009c64:	193b      	adds	r3, r7, r4
 8009c66:	781a      	ldrb	r2, [r3, #0]
 8009c68:	6878      	ldr	r0, [r7, #4]
 8009c6a:	23b2      	movs	r3, #178	@ 0xb2
 8009c6c:	0059      	lsls	r1, r3, #1
 8009c6e:	0013      	movs	r3, r2
 8009c70:	009b      	lsls	r3, r3, #2
 8009c72:	189b      	adds	r3, r3, r2
 8009c74:	00db      	lsls	r3, r3, #3
 8009c76:	18c3      	adds	r3, r0, r3
 8009c78:	185b      	adds	r3, r3, r1
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8009c7e:	193b      	adds	r3, r7, r4
 8009c80:	781a      	ldrb	r2, [r3, #0]
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	23b4      	movs	r3, #180	@ 0xb4
 8009c86:	0059      	lsls	r1, r3, #1
 8009c88:	0013      	movs	r3, r2
 8009c8a:	009b      	lsls	r3, r3, #2
 8009c8c:	189b      	adds	r3, r3, r2
 8009c8e:	00db      	lsls	r3, r3, #3
 8009c90:	18c3      	adds	r3, r0, r3
 8009c92:	185b      	adds	r3, r3, r1
 8009c94:	2200      	movs	r2, #0
 8009c96:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009c98:	193b      	adds	r3, r7, r4
 8009c9a:	781a      	ldrb	r2, [r3, #0]
 8009c9c:	6878      	ldr	r0, [r7, #4]
 8009c9e:	23b6      	movs	r3, #182	@ 0xb6
 8009ca0:	0059      	lsls	r1, r3, #1
 8009ca2:	0013      	movs	r3, r2
 8009ca4:	009b      	lsls	r3, r3, #2
 8009ca6:	189b      	adds	r3, r3, r2
 8009ca8:	00db      	lsls	r3, r3, #3
 8009caa:	18c3      	adds	r3, r0, r3
 8009cac:	185b      	adds	r3, r3, r1
 8009cae:	2200      	movs	r2, #0
 8009cb0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009cb2:	193b      	adds	r3, r7, r4
 8009cb4:	781a      	ldrb	r2, [r3, #0]
 8009cb6:	193b      	adds	r3, r7, r4
 8009cb8:	3201      	adds	r2, #1
 8009cba:	701a      	strb	r2, [r3, #0]
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	791b      	ldrb	r3, [r3, #4]
 8009cc0:	220f      	movs	r2, #15
 8009cc2:	18ba      	adds	r2, r7, r2
 8009cc4:	7812      	ldrb	r2, [r2, #0]
 8009cc6:	429a      	cmp	r2, r3
 8009cc8:	d3a1      	bcc.n	8009c0e <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6818      	ldr	r0, [r3, #0]
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	466a      	mov	r2, sp
 8009cd2:	7c19      	ldrb	r1, [r3, #16]
 8009cd4:	7011      	strb	r1, [r2, #0]
 8009cd6:	6859      	ldr	r1, [r3, #4]
 8009cd8:	689a      	ldr	r2, [r3, #8]
 8009cda:	68db      	ldr	r3, [r3, #12]
 8009cdc:	f003 ffbd 	bl	800dc5a <USB_DevInit>

  hpcd->USB_Address = 0U;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	4a07      	ldr	r2, [pc, #28]	@ (8009d08 <HAL_PCD_Init+0x1f0>)
 8009cea:	2101      	movs	r1, #1
 8009cec:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	7b1b      	ldrb	r3, [r3, #12]
 8009cf2:	2b01      	cmp	r3, #1
 8009cf4:	d103      	bne.n	8009cfe <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	0018      	movs	r0, r3
 8009cfa:	f001 fc99 	bl	800b630 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8009cfe:	2300      	movs	r3, #0
}
 8009d00:	0018      	movs	r0, r3
 8009d02:	46bd      	mov	sp, r7
 8009d04:	b005      	add	sp, #20
 8009d06:	bd90      	pop	{r4, r7, pc}
 8009d08:	00000295 	.word	0x00000295

08009d0c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b082      	sub	sp, #8
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8009d14:	687a      	ldr	r2, [r7, #4]
 8009d16:	23a5      	movs	r3, #165	@ 0xa5
 8009d18:	009b      	lsls	r3, r3, #2
 8009d1a:	5cd3      	ldrb	r3, [r2, r3]
 8009d1c:	2b01      	cmp	r3, #1
 8009d1e:	d101      	bne.n	8009d24 <HAL_PCD_Start+0x18>
 8009d20:	2302      	movs	r3, #2
 8009d22:	e014      	b.n	8009d4e <HAL_PCD_Start+0x42>
 8009d24:	687a      	ldr	r2, [r7, #4]
 8009d26:	23a5      	movs	r3, #165	@ 0xa5
 8009d28:	009b      	lsls	r3, r3, #2
 8009d2a:	2101      	movs	r1, #1
 8009d2c:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	0018      	movs	r0, r3
 8009d34:	f003 ff44 	bl	800dbc0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	0018      	movs	r0, r3
 8009d3e:	f005 fdda 	bl	800f8f6 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8009d42:	687a      	ldr	r2, [r7, #4]
 8009d44:	23a5      	movs	r3, #165	@ 0xa5
 8009d46:	009b      	lsls	r3, r3, #2
 8009d48:	2100      	movs	r1, #0
 8009d4a:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8009d4c:	2300      	movs	r3, #0
}
 8009d4e:	0018      	movs	r0, r3
 8009d50:	46bd      	mov	sp, r7
 8009d52:	b002      	add	sp, #8
 8009d54:	bd80      	pop	{r7, pc}

08009d56 <HAL_PCD_Stop>:
  * @brief  Stop the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{
 8009d56:	b580      	push	{r7, lr}
 8009d58:	b082      	sub	sp, #8
 8009d5a:	af00      	add	r7, sp, #0
 8009d5c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8009d5e:	687a      	ldr	r2, [r7, #4]
 8009d60:	23a5      	movs	r3, #165	@ 0xa5
 8009d62:	009b      	lsls	r3, r3, #2
 8009d64:	5cd3      	ldrb	r3, [r2, r3]
 8009d66:	2b01      	cmp	r3, #1
 8009d68:	d101      	bne.n	8009d6e <HAL_PCD_Stop+0x18>
 8009d6a:	2302      	movs	r3, #2
 8009d6c:	e014      	b.n	8009d98 <HAL_PCD_Stop+0x42>
 8009d6e:	687a      	ldr	r2, [r7, #4]
 8009d70:	23a5      	movs	r3, #165	@ 0xa5
 8009d72:	009b      	lsls	r3, r3, #2
 8009d74:	2101      	movs	r1, #1
 8009d76:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_DISABLE(hpcd);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	0018      	movs	r0, r3
 8009d7e:	f003 ff33 	bl	800dbe8 <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	0018      	movs	r0, r3
 8009d88:	f005 fdc6 	bl	800f918 <USB_DevDisconnect>
  __HAL_UNLOCK(hpcd);
 8009d8c:	687a      	ldr	r2, [r7, #4]
 8009d8e:	23a5      	movs	r3, #165	@ 0xa5
 8009d90:	009b      	lsls	r3, r3, #2
 8009d92:	2100      	movs	r1, #0
 8009d94:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8009d96:	2300      	movs	r3, #0
}
 8009d98:	0018      	movs	r0, r3
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	b002      	add	sp, #8
 8009d9e:	bd80      	pop	{r7, pc}

08009da0 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b084      	sub	sp, #16
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	0018      	movs	r0, r3
 8009dae:	f005 fdc5 	bl	800f93c <USB_ReadInterrupts>
 8009db2:	0003      	movs	r3, r0
 8009db4:	60fb      	str	r3, [r7, #12]

  /* check if this is an USB pending IT */
  if ((SYSCFG->IT_LINE_SR[8] & (0x1U << 2)) == 0U)
 8009db6:	4a7c      	ldr	r2, [pc, #496]	@ (8009fa8 <HAL_PCD_IRQHandler+0x208>)
 8009db8:	23a0      	movs	r3, #160	@ 0xa0
 8009dba:	58d3      	ldr	r3, [r2, r3]
 8009dbc:	2204      	movs	r2, #4
 8009dbe:	4013      	ands	r3, r2
 8009dc0:	d100      	bne.n	8009dc4 <HAL_PCD_IRQHandler+0x24>
 8009dc2:	e0ed      	b.n	8009fa0 <HAL_PCD_IRQHandler+0x200>
  {
    return;
  }

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8009dc4:	68fa      	ldr	r2, [r7, #12]
 8009dc6:	2380      	movs	r3, #128	@ 0x80
 8009dc8:	021b      	lsls	r3, r3, #8
 8009dca:	4013      	ands	r3, r2
 8009dcc:	d004      	beq.n	8009dd8 <HAL_PCD_IRQHandler+0x38>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	0018      	movs	r0, r3
 8009dd2:	f000 fbb9 	bl	800a548 <PCD_EP_ISR_Handler>

    return;
 8009dd6:	e0e4      	b.n	8009fa2 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8009dd8:	68fa      	ldr	r2, [r7, #12]
 8009dda:	2380      	movs	r3, #128	@ 0x80
 8009ddc:	00db      	lsls	r3, r3, #3
 8009dde:	4013      	ands	r3, r2
 8009de0:	d011      	beq.n	8009e06 <HAL_PCD_IRQHandler+0x66>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	496f      	ldr	r1, [pc, #444]	@ (8009fac <HAL_PCD_IRQHandler+0x20c>)
 8009dee:	400a      	ands	r2, r1
 8009df0:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	0018      	movs	r0, r3
 8009df6:	f011 f987 	bl	801b108 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2100      	movs	r1, #0
 8009dfe:	0018      	movs	r0, r3
 8009e00:	f000 f8fc 	bl	8009ffc <HAL_PCD_SetAddress>

    return;
 8009e04:	e0cd      	b.n	8009fa2 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8009e06:	68fa      	ldr	r2, [r7, #12]
 8009e08:	2380      	movs	r3, #128	@ 0x80
 8009e0a:	01db      	lsls	r3, r3, #7
 8009e0c:	4013      	ands	r3, r2
 8009e0e:	d008      	beq.n	8009e22 <HAL_PCD_IRQHandler+0x82>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	4965      	ldr	r1, [pc, #404]	@ (8009fb0 <HAL_PCD_IRQHandler+0x210>)
 8009e1c:	400a      	ands	r2, r1
 8009e1e:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8009e20:	e0bf      	b.n	8009fa2 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8009e22:	68fa      	ldr	r2, [r7, #12]
 8009e24:	2380      	movs	r3, #128	@ 0x80
 8009e26:	019b      	lsls	r3, r3, #6
 8009e28:	4013      	ands	r3, r2
 8009e2a:	d008      	beq.n	8009e3e <HAL_PCD_IRQHandler+0x9e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	495f      	ldr	r1, [pc, #380]	@ (8009fb4 <HAL_PCD_IRQHandler+0x214>)
 8009e38:	400a      	ands	r2, r1
 8009e3a:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8009e3c:	e0b1      	b.n	8009fa2 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8009e3e:	68fa      	ldr	r2, [r7, #12]
 8009e40:	2380      	movs	r3, #128	@ 0x80
 8009e42:	015b      	lsls	r3, r3, #5
 8009e44:	4013      	ands	r3, r2
 8009e46:	d02c      	beq.n	8009ea2 <HAL_PCD_IRQHandler+0x102>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	2104      	movs	r1, #4
 8009e54:	438a      	bics	r2, r1
 8009e56:	641a      	str	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	2108      	movs	r1, #8
 8009e64:	438a      	bics	r2, r1
 8009e66:	641a      	str	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8009e68:	687a      	ldr	r2, [r7, #4]
 8009e6a:	23b3      	movs	r3, #179	@ 0xb3
 8009e6c:	009b      	lsls	r3, r3, #2
 8009e6e:	5cd3      	ldrb	r3, [r2, r3]
 8009e70:	2b01      	cmp	r3, #1
 8009e72:	d109      	bne.n	8009e88 <HAL_PCD_IRQHandler+0xe8>
    {
      hpcd->LPM_State = LPM_L0;
 8009e74:	687a      	ldr	r2, [r7, #4]
 8009e76:	23b3      	movs	r3, #179	@ 0xb3
 8009e78:	009b      	lsls	r3, r3, #2
 8009e7a:	2100      	movs	r1, #0
 8009e7c:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	2100      	movs	r1, #0
 8009e82:	0018      	movs	r0, r3
 8009e84:	f001 fbf6 	bl	800b674 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	0018      	movs	r0, r3
 8009e8c:	f000 f8ae 	bl	8009fec <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	4947      	ldr	r1, [pc, #284]	@ (8009fb8 <HAL_PCD_IRQHandler+0x218>)
 8009e9c:	400a      	ands	r2, r1
 8009e9e:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8009ea0:	e07f      	b.n	8009fa2 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8009ea2:	68fa      	ldr	r2, [r7, #12]
 8009ea4:	2380      	movs	r3, #128	@ 0x80
 8009ea6:	011b      	lsls	r3, r3, #4
 8009ea8:	4013      	ands	r3, r2
 8009eaa:	d01c      	beq.n	8009ee6 <HAL_PCD_IRQHandler+0x146>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	2108      	movs	r1, #8
 8009eb8:	430a      	orrs	r2, r1
 8009eba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	493d      	ldr	r1, [pc, #244]	@ (8009fbc <HAL_PCD_IRQHandler+0x21c>)
 8009ec8:	400a      	ands	r2, r1
 8009eca:	645a      	str	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	2104      	movs	r1, #4
 8009ed8:	430a      	orrs	r2, r1
 8009eda:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	0018      	movs	r0, r3
 8009ee0:	f000 f87c 	bl	8009fdc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8009ee4:	e05d      	b.n	8009fa2 <HAL_PCD_IRQHandler+0x202>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	2280      	movs	r2, #128	@ 0x80
 8009eea:	4013      	ands	r3, r2
 8009eec:	d038      	beq.n	8009f60 <HAL_PCD_IRQHandler+0x1c0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	4931      	ldr	r1, [pc, #196]	@ (8009fc0 <HAL_PCD_IRQHandler+0x220>)
 8009efa:	400a      	ands	r2, r1
 8009efc:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8009efe:	687a      	ldr	r2, [r7, #4]
 8009f00:	23b3      	movs	r3, #179	@ 0xb3
 8009f02:	009b      	lsls	r3, r3, #2
 8009f04:	5cd3      	ldrb	r3, [r2, r3]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d125      	bne.n	8009f56 <HAL_PCD_IRQHandler+0x1b6>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	2104      	movs	r1, #4
 8009f16:	430a      	orrs	r2, r1
 8009f18:	641a      	str	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	2108      	movs	r1, #8
 8009f26:	430a      	orrs	r2, r1
 8009f28:	641a      	str	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8009f2a:	687a      	ldr	r2, [r7, #4]
 8009f2c:	23b3      	movs	r3, #179	@ 0xb3
 8009f2e:	009b      	lsls	r3, r3, #2
 8009f30:	2101      	movs	r1, #1
 8009f32:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f3a:	089b      	lsrs	r3, r3, #2
 8009f3c:	223c      	movs	r2, #60	@ 0x3c
 8009f3e:	4013      	ands	r3, r2
 8009f40:	0019      	movs	r1, r3
 8009f42:	687a      	ldr	r2, [r7, #4]
 8009f44:	23b4      	movs	r3, #180	@ 0xb4
 8009f46:	009b      	lsls	r3, r3, #2
 8009f48:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2101      	movs	r1, #1
 8009f4e:	0018      	movs	r0, r3
 8009f50:	f001 fb90 	bl	800b674 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8009f54:	e025      	b.n	8009fa2 <HAL_PCD_IRQHandler+0x202>
      HAL_PCD_SuspendCallback(hpcd);
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	0018      	movs	r0, r3
 8009f5a:	f000 f83f 	bl	8009fdc <HAL_PCD_SuspendCallback>
    return;
 8009f5e:	e020      	b.n	8009fa2 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8009f60:	68fa      	ldr	r2, [r7, #12]
 8009f62:	2380      	movs	r3, #128	@ 0x80
 8009f64:	009b      	lsls	r3, r3, #2
 8009f66:	4013      	ands	r3, r2
 8009f68:	d00c      	beq.n	8009f84 <HAL_PCD_IRQHandler+0x1e4>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	4913      	ldr	r1, [pc, #76]	@ (8009fc4 <HAL_PCD_IRQHandler+0x224>)
 8009f76:	400a      	ands	r2, r1
 8009f78:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	0018      	movs	r0, r3
 8009f7e:	f000 f825 	bl	8009fcc <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8009f82:	e00e      	b.n	8009fa2 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8009f84:	68fa      	ldr	r2, [r7, #12]
 8009f86:	2380      	movs	r3, #128	@ 0x80
 8009f88:	005b      	lsls	r3, r3, #1
 8009f8a:	4013      	ands	r3, r2
 8009f8c:	d009      	beq.n	8009fa2 <HAL_PCD_IRQHandler+0x202>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	490b      	ldr	r1, [pc, #44]	@ (8009fc8 <HAL_PCD_IRQHandler+0x228>)
 8009f9a:	400a      	ands	r2, r1
 8009f9c:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8009f9e:	e000      	b.n	8009fa2 <HAL_PCD_IRQHandler+0x202>
    return;
 8009fa0:	46c0      	nop			@ (mov r8, r8)
  }
}
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	b004      	add	sp, #16
 8009fa6:	bd80      	pop	{r7, pc}
 8009fa8:	40010000 	.word	0x40010000
 8009fac:	0000fbff 	.word	0x0000fbff
 8009fb0:	0000bfff 	.word	0x0000bfff
 8009fb4:	0000dfff 	.word	0x0000dfff
 8009fb8:	0000efff 	.word	0x0000efff
 8009fbc:	0000f7ff 	.word	0x0000f7ff
 8009fc0:	0000ff7f 	.word	0x0000ff7f
 8009fc4:	0000fdff 	.word	0x0000fdff
 8009fc8:	0000feff 	.word	0x0000feff

08009fcc <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b082      	sub	sp, #8
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8009fd4:	46c0      	nop			@ (mov r8, r8)
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	b002      	add	sp, #8
 8009fda:	bd80      	pop	{r7, pc}

08009fdc <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b082      	sub	sp, #8
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8009fe4:	46c0      	nop			@ (mov r8, r8)
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	b002      	add	sp, #8
 8009fea:	bd80      	pop	{r7, pc}

08009fec <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b082      	sub	sp, #8
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8009ff4:	46c0      	nop			@ (mov r8, r8)
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	b002      	add	sp, #8
 8009ffa:	bd80      	pop	{r7, pc}

08009ffc <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b082      	sub	sp, #8
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
 800a004:	000a      	movs	r2, r1
 800a006:	1cfb      	adds	r3, r7, #3
 800a008:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 800a00a:	687a      	ldr	r2, [r7, #4]
 800a00c:	23a5      	movs	r3, #165	@ 0xa5
 800a00e:	009b      	lsls	r3, r3, #2
 800a010:	5cd3      	ldrb	r3, [r2, r3]
 800a012:	2b01      	cmp	r3, #1
 800a014:	d101      	bne.n	800a01a <HAL_PCD_SetAddress+0x1e>
 800a016:	2302      	movs	r3, #2
 800a018:	e016      	b.n	800a048 <HAL_PCD_SetAddress+0x4c>
 800a01a:	687a      	ldr	r2, [r7, #4]
 800a01c:	23a5      	movs	r3, #165	@ 0xa5
 800a01e:	009b      	lsls	r3, r3, #2
 800a020:	2101      	movs	r1, #1
 800a022:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	1cfa      	adds	r2, r7, #3
 800a028:	7812      	ldrb	r2, [r2, #0]
 800a02a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681a      	ldr	r2, [r3, #0]
 800a030:	1cfb      	adds	r3, r7, #3
 800a032:	781b      	ldrb	r3, [r3, #0]
 800a034:	0019      	movs	r1, r3
 800a036:	0010      	movs	r0, r2
 800a038:	f005 fc4a 	bl	800f8d0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800a03c:	687a      	ldr	r2, [r7, #4]
 800a03e:	23a5      	movs	r3, #165	@ 0xa5
 800a040:	009b      	lsls	r3, r3, #2
 800a042:	2100      	movs	r1, #0
 800a044:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800a046:	2300      	movs	r3, #0
}
 800a048:	0018      	movs	r0, r3
 800a04a:	46bd      	mov	sp, r7
 800a04c:	b002      	add	sp, #8
 800a04e:	bd80      	pop	{r7, pc}

0800a050 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800a050:	b590      	push	{r4, r7, lr}
 800a052:	b085      	sub	sp, #20
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
 800a058:	000c      	movs	r4, r1
 800a05a:	0010      	movs	r0, r2
 800a05c:	0019      	movs	r1, r3
 800a05e:	1cfb      	adds	r3, r7, #3
 800a060:	1c22      	adds	r2, r4, #0
 800a062:	701a      	strb	r2, [r3, #0]
 800a064:	003b      	movs	r3, r7
 800a066:	1c02      	adds	r2, r0, #0
 800a068:	801a      	strh	r2, [r3, #0]
 800a06a:	1cbb      	adds	r3, r7, #2
 800a06c:	1c0a      	adds	r2, r1, #0
 800a06e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 800a070:	230b      	movs	r3, #11
 800a072:	18fb      	adds	r3, r7, r3
 800a074:	2200      	movs	r2, #0
 800a076:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a078:	1cfb      	adds	r3, r7, #3
 800a07a:	781b      	ldrb	r3, [r3, #0]
 800a07c:	b25b      	sxtb	r3, r3
 800a07e:	2b00      	cmp	r3, #0
 800a080:	da10      	bge.n	800a0a4 <HAL_PCD_EP_Open+0x54>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a082:	1cfb      	adds	r3, r7, #3
 800a084:	781b      	ldrb	r3, [r3, #0]
 800a086:	2207      	movs	r2, #7
 800a088:	401a      	ands	r2, r3
 800a08a:	0013      	movs	r3, r2
 800a08c:	009b      	lsls	r3, r3, #2
 800a08e:	189b      	adds	r3, r3, r2
 800a090:	00db      	lsls	r3, r3, #3
 800a092:	3310      	adds	r3, #16
 800a094:	687a      	ldr	r2, [r7, #4]
 800a096:	18d3      	adds	r3, r2, r3
 800a098:	3304      	adds	r3, #4
 800a09a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	2201      	movs	r2, #1
 800a0a0:	705a      	strb	r2, [r3, #1]
 800a0a2:	e010      	b.n	800a0c6 <HAL_PCD_EP_Open+0x76>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a0a4:	1cfb      	adds	r3, r7, #3
 800a0a6:	781b      	ldrb	r3, [r3, #0]
 800a0a8:	2207      	movs	r2, #7
 800a0aa:	401a      	ands	r2, r3
 800a0ac:	0013      	movs	r3, r2
 800a0ae:	009b      	lsls	r3, r3, #2
 800a0b0:	189b      	adds	r3, r3, r2
 800a0b2:	00db      	lsls	r3, r3, #3
 800a0b4:	3351      	adds	r3, #81	@ 0x51
 800a0b6:	33ff      	adds	r3, #255	@ 0xff
 800a0b8:	687a      	ldr	r2, [r7, #4]
 800a0ba:	18d3      	adds	r3, r2, r3
 800a0bc:	3304      	adds	r3, #4
 800a0be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800a0c6:	1cfb      	adds	r3, r7, #3
 800a0c8:	781b      	ldrb	r3, [r3, #0]
 800a0ca:	2207      	movs	r2, #7
 800a0cc:	4013      	ands	r3, r2
 800a0ce:	b2da      	uxtb	r2, r3
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800a0d4:	003b      	movs	r3, r7
 800a0d6:	881a      	ldrh	r2, [r3, #0]
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	1cba      	adds	r2, r7, #2
 800a0e0:	7812      	ldrb	r2, [r2, #0]
 800a0e2:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800a0e4:	1cbb      	adds	r3, r7, #2
 800a0e6:	781b      	ldrb	r3, [r3, #0]
 800a0e8:	2b02      	cmp	r3, #2
 800a0ea:	d102      	bne.n	800a0f2 <HAL_PCD_EP_Open+0xa2>
  {
    ep->data_pid_start = 0U;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800a0f2:	687a      	ldr	r2, [r7, #4]
 800a0f4:	23a5      	movs	r3, #165	@ 0xa5
 800a0f6:	009b      	lsls	r3, r3, #2
 800a0f8:	5cd3      	ldrb	r3, [r2, r3]
 800a0fa:	2b01      	cmp	r3, #1
 800a0fc:	d101      	bne.n	800a102 <HAL_PCD_EP_Open+0xb2>
 800a0fe:	2302      	movs	r3, #2
 800a100:	e013      	b.n	800a12a <HAL_PCD_EP_Open+0xda>
 800a102:	687a      	ldr	r2, [r7, #4]
 800a104:	23a5      	movs	r3, #165	@ 0xa5
 800a106:	009b      	lsls	r3, r3, #2
 800a108:	2101      	movs	r1, #1
 800a10a:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	68fa      	ldr	r2, [r7, #12]
 800a112:	0011      	movs	r1, r2
 800a114:	0018      	movs	r0, r3
 800a116:	f003 fddf 	bl	800dcd8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a11a:	687a      	ldr	r2, [r7, #4]
 800a11c:	23a5      	movs	r3, #165	@ 0xa5
 800a11e:	009b      	lsls	r3, r3, #2
 800a120:	2100      	movs	r1, #0
 800a122:	54d1      	strb	r1, [r2, r3]

  return ret;
 800a124:	230b      	movs	r3, #11
 800a126:	18fb      	adds	r3, r7, r3
 800a128:	781b      	ldrb	r3, [r3, #0]
}
 800a12a:	0018      	movs	r0, r3
 800a12c:	46bd      	mov	sp, r7
 800a12e:	b005      	add	sp, #20
 800a130:	bd90      	pop	{r4, r7, pc}

0800a132 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a132:	b580      	push	{r7, lr}
 800a134:	b084      	sub	sp, #16
 800a136:	af00      	add	r7, sp, #0
 800a138:	6078      	str	r0, [r7, #4]
 800a13a:	000a      	movs	r2, r1
 800a13c:	1cfb      	adds	r3, r7, #3
 800a13e:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a140:	1cfb      	adds	r3, r7, #3
 800a142:	781b      	ldrb	r3, [r3, #0]
 800a144:	b25b      	sxtb	r3, r3
 800a146:	2b00      	cmp	r3, #0
 800a148:	da10      	bge.n	800a16c <HAL_PCD_EP_Close+0x3a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a14a:	1cfb      	adds	r3, r7, #3
 800a14c:	781b      	ldrb	r3, [r3, #0]
 800a14e:	2207      	movs	r2, #7
 800a150:	401a      	ands	r2, r3
 800a152:	0013      	movs	r3, r2
 800a154:	009b      	lsls	r3, r3, #2
 800a156:	189b      	adds	r3, r3, r2
 800a158:	00db      	lsls	r3, r3, #3
 800a15a:	3310      	adds	r3, #16
 800a15c:	687a      	ldr	r2, [r7, #4]
 800a15e:	18d3      	adds	r3, r2, r3
 800a160:	3304      	adds	r3, #4
 800a162:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	2201      	movs	r2, #1
 800a168:	705a      	strb	r2, [r3, #1]
 800a16a:	e010      	b.n	800a18e <HAL_PCD_EP_Close+0x5c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a16c:	1cfb      	adds	r3, r7, #3
 800a16e:	781b      	ldrb	r3, [r3, #0]
 800a170:	2207      	movs	r2, #7
 800a172:	401a      	ands	r2, r3
 800a174:	0013      	movs	r3, r2
 800a176:	009b      	lsls	r3, r3, #2
 800a178:	189b      	adds	r3, r3, r2
 800a17a:	00db      	lsls	r3, r3, #3
 800a17c:	3351      	adds	r3, #81	@ 0x51
 800a17e:	33ff      	adds	r3, #255	@ 0xff
 800a180:	687a      	ldr	r2, [r7, #4]
 800a182:	18d3      	adds	r3, r2, r3
 800a184:	3304      	adds	r3, #4
 800a186:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	2200      	movs	r2, #0
 800a18c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800a18e:	1cfb      	adds	r3, r7, #3
 800a190:	781b      	ldrb	r3, [r3, #0]
 800a192:	2207      	movs	r2, #7
 800a194:	4013      	ands	r3, r2
 800a196:	b2da      	uxtb	r2, r3
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a19c:	687a      	ldr	r2, [r7, #4]
 800a19e:	23a5      	movs	r3, #165	@ 0xa5
 800a1a0:	009b      	lsls	r3, r3, #2
 800a1a2:	5cd3      	ldrb	r3, [r2, r3]
 800a1a4:	2b01      	cmp	r3, #1
 800a1a6:	d101      	bne.n	800a1ac <HAL_PCD_EP_Close+0x7a>
 800a1a8:	2302      	movs	r3, #2
 800a1aa:	e011      	b.n	800a1d0 <HAL_PCD_EP_Close+0x9e>
 800a1ac:	687a      	ldr	r2, [r7, #4]
 800a1ae:	23a5      	movs	r3, #165	@ 0xa5
 800a1b0:	009b      	lsls	r3, r3, #2
 800a1b2:	2101      	movs	r1, #1
 800a1b4:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	68fa      	ldr	r2, [r7, #12]
 800a1bc:	0011      	movs	r1, r2
 800a1be:	0018      	movs	r0, r3
 800a1c0:	f004 f8be 	bl	800e340 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a1c4:	687a      	ldr	r2, [r7, #4]
 800a1c6:	23a5      	movs	r3, #165	@ 0xa5
 800a1c8:	009b      	lsls	r3, r3, #2
 800a1ca:	2100      	movs	r1, #0
 800a1cc:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 800a1ce:	2300      	movs	r3, #0
}
 800a1d0:	0018      	movs	r0, r3
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	b004      	add	sp, #16
 800a1d6:	bd80      	pop	{r7, pc}

0800a1d8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b086      	sub	sp, #24
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	60f8      	str	r0, [r7, #12]
 800a1e0:	607a      	str	r2, [r7, #4]
 800a1e2:	603b      	str	r3, [r7, #0]
 800a1e4:	200b      	movs	r0, #11
 800a1e6:	183b      	adds	r3, r7, r0
 800a1e8:	1c0a      	adds	r2, r1, #0
 800a1ea:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a1ec:	0001      	movs	r1, r0
 800a1ee:	187b      	adds	r3, r7, r1
 800a1f0:	781b      	ldrb	r3, [r3, #0]
 800a1f2:	2207      	movs	r2, #7
 800a1f4:	401a      	ands	r2, r3
 800a1f6:	0013      	movs	r3, r2
 800a1f8:	009b      	lsls	r3, r3, #2
 800a1fa:	189b      	adds	r3, r3, r2
 800a1fc:	00db      	lsls	r3, r3, #3
 800a1fe:	3351      	adds	r3, #81	@ 0x51
 800a200:	33ff      	adds	r3, #255	@ 0xff
 800a202:	68fa      	ldr	r2, [r7, #12]
 800a204:	18d3      	adds	r3, r2, r3
 800a206:	3304      	adds	r3, #4
 800a208:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a20a:	697b      	ldr	r3, [r7, #20]
 800a20c:	687a      	ldr	r2, [r7, #4]
 800a20e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800a210:	697b      	ldr	r3, [r7, #20]
 800a212:	683a      	ldr	r2, [r7, #0]
 800a214:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800a216:	697b      	ldr	r3, [r7, #20]
 800a218:	2200      	movs	r2, #0
 800a21a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800a21c:	697b      	ldr	r3, [r7, #20]
 800a21e:	2200      	movs	r2, #0
 800a220:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a222:	187b      	adds	r3, r7, r1
 800a224:	781b      	ldrb	r3, [r3, #0]
 800a226:	2207      	movs	r2, #7
 800a228:	4013      	ands	r3, r2
 800a22a:	b2da      	uxtb	r2, r3
 800a22c:	697b      	ldr	r3, [r7, #20]
 800a22e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	697a      	ldr	r2, [r7, #20]
 800a236:	0011      	movs	r1, r2
 800a238:	0018      	movs	r0, r3
 800a23a:	f004 f9e7 	bl	800e60c <USB_EPStartXfer>

  return HAL_OK;
 800a23e:	2300      	movs	r3, #0
}
 800a240:	0018      	movs	r0, r3
 800a242:	46bd      	mov	sp, r7
 800a244:	b006      	add	sp, #24
 800a246:	bd80      	pop	{r7, pc}

0800a248 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b082      	sub	sp, #8
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
 800a250:	000a      	movs	r2, r1
 800a252:	1cfb      	adds	r3, r7, #3
 800a254:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800a256:	1cfb      	adds	r3, r7, #3
 800a258:	781b      	ldrb	r3, [r3, #0]
 800a25a:	2207      	movs	r2, #7
 800a25c:	401a      	ands	r2, r3
 800a25e:	6878      	ldr	r0, [r7, #4]
 800a260:	23b8      	movs	r3, #184	@ 0xb8
 800a262:	0059      	lsls	r1, r3, #1
 800a264:	0013      	movs	r3, r2
 800a266:	009b      	lsls	r3, r3, #2
 800a268:	189b      	adds	r3, r3, r2
 800a26a:	00db      	lsls	r3, r3, #3
 800a26c:	18c3      	adds	r3, r0, r3
 800a26e:	185b      	adds	r3, r3, r1
 800a270:	681b      	ldr	r3, [r3, #0]
}
 800a272:	0018      	movs	r0, r3
 800a274:	46bd      	mov	sp, r7
 800a276:	b002      	add	sp, #8
 800a278:	bd80      	pop	{r7, pc}

0800a27a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a27a:	b580      	push	{r7, lr}
 800a27c:	b086      	sub	sp, #24
 800a27e:	af00      	add	r7, sp, #0
 800a280:	60f8      	str	r0, [r7, #12]
 800a282:	607a      	str	r2, [r7, #4]
 800a284:	603b      	str	r3, [r7, #0]
 800a286:	200b      	movs	r0, #11
 800a288:	183b      	adds	r3, r7, r0
 800a28a:	1c0a      	adds	r2, r1, #0
 800a28c:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a28e:	183b      	adds	r3, r7, r0
 800a290:	781b      	ldrb	r3, [r3, #0]
 800a292:	2207      	movs	r2, #7
 800a294:	401a      	ands	r2, r3
 800a296:	0013      	movs	r3, r2
 800a298:	009b      	lsls	r3, r3, #2
 800a29a:	189b      	adds	r3, r3, r2
 800a29c:	00db      	lsls	r3, r3, #3
 800a29e:	3310      	adds	r3, #16
 800a2a0:	68fa      	ldr	r2, [r7, #12]
 800a2a2:	18d3      	adds	r3, r2, r3
 800a2a4:	3304      	adds	r3, #4
 800a2a6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a2a8:	697b      	ldr	r3, [r7, #20]
 800a2aa:	687a      	ldr	r2, [r7, #4]
 800a2ac:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800a2ae:	697b      	ldr	r3, [r7, #20]
 800a2b0:	683a      	ldr	r2, [r7, #0]
 800a2b2:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800a2b4:	697b      	ldr	r3, [r7, #20]
 800a2b6:	2224      	movs	r2, #36	@ 0x24
 800a2b8:	2101      	movs	r1, #1
 800a2ba:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 800a2bc:	697b      	ldr	r3, [r7, #20]
 800a2be:	683a      	ldr	r2, [r7, #0]
 800a2c0:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800a2c2:	697b      	ldr	r3, [r7, #20]
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800a2c8:	697b      	ldr	r3, [r7, #20]
 800a2ca:	2201      	movs	r2, #1
 800a2cc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a2ce:	183b      	adds	r3, r7, r0
 800a2d0:	781b      	ldrb	r3, [r3, #0]
 800a2d2:	2207      	movs	r2, #7
 800a2d4:	4013      	ands	r3, r2
 800a2d6:	b2da      	uxtb	r2, r3
 800a2d8:	697b      	ldr	r3, [r7, #20]
 800a2da:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	697a      	ldr	r2, [r7, #20]
 800a2e2:	0011      	movs	r1, r2
 800a2e4:	0018      	movs	r0, r3
 800a2e6:	f004 f991 	bl	800e60c <USB_EPStartXfer>

  return HAL_OK;
 800a2ea:	2300      	movs	r3, #0
}
 800a2ec:	0018      	movs	r0, r3
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	b006      	add	sp, #24
 800a2f2:	bd80      	pop	{r7, pc}

0800a2f4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b084      	sub	sp, #16
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
 800a2fc:	000a      	movs	r2, r1
 800a2fe:	1cfb      	adds	r3, r7, #3
 800a300:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800a302:	1cfb      	adds	r3, r7, #3
 800a304:	781b      	ldrb	r3, [r3, #0]
 800a306:	2207      	movs	r2, #7
 800a308:	4013      	ands	r3, r2
 800a30a:	687a      	ldr	r2, [r7, #4]
 800a30c:	7912      	ldrb	r2, [r2, #4]
 800a30e:	4293      	cmp	r3, r2
 800a310:	d901      	bls.n	800a316 <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 800a312:	2301      	movs	r3, #1
 800a314:	e048      	b.n	800a3a8 <HAL_PCD_EP_SetStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a316:	1cfb      	adds	r3, r7, #3
 800a318:	781b      	ldrb	r3, [r3, #0]
 800a31a:	b25b      	sxtb	r3, r3
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	da10      	bge.n	800a342 <HAL_PCD_EP_SetStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a320:	1cfb      	adds	r3, r7, #3
 800a322:	781b      	ldrb	r3, [r3, #0]
 800a324:	2207      	movs	r2, #7
 800a326:	401a      	ands	r2, r3
 800a328:	0013      	movs	r3, r2
 800a32a:	009b      	lsls	r3, r3, #2
 800a32c:	189b      	adds	r3, r3, r2
 800a32e:	00db      	lsls	r3, r3, #3
 800a330:	3310      	adds	r3, #16
 800a332:	687a      	ldr	r2, [r7, #4]
 800a334:	18d3      	adds	r3, r2, r3
 800a336:	3304      	adds	r3, #4
 800a338:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	2201      	movs	r2, #1
 800a33e:	705a      	strb	r2, [r3, #1]
 800a340:	e00e      	b.n	800a360 <HAL_PCD_EP_SetStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a342:	1cfb      	adds	r3, r7, #3
 800a344:	781a      	ldrb	r2, [r3, #0]
 800a346:	0013      	movs	r3, r2
 800a348:	009b      	lsls	r3, r3, #2
 800a34a:	189b      	adds	r3, r3, r2
 800a34c:	00db      	lsls	r3, r3, #3
 800a34e:	3351      	adds	r3, #81	@ 0x51
 800a350:	33ff      	adds	r3, #255	@ 0xff
 800a352:	687a      	ldr	r2, [r7, #4]
 800a354:	18d3      	adds	r3, r2, r3
 800a356:	3304      	adds	r3, #4
 800a358:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	2200      	movs	r2, #0
 800a35e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	2201      	movs	r2, #1
 800a364:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a366:	1cfb      	adds	r3, r7, #3
 800a368:	781b      	ldrb	r3, [r3, #0]
 800a36a:	2207      	movs	r2, #7
 800a36c:	4013      	ands	r3, r2
 800a36e:	b2da      	uxtb	r2, r3
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a374:	687a      	ldr	r2, [r7, #4]
 800a376:	23a5      	movs	r3, #165	@ 0xa5
 800a378:	009b      	lsls	r3, r3, #2
 800a37a:	5cd3      	ldrb	r3, [r2, r3]
 800a37c:	2b01      	cmp	r3, #1
 800a37e:	d101      	bne.n	800a384 <HAL_PCD_EP_SetStall+0x90>
 800a380:	2302      	movs	r3, #2
 800a382:	e011      	b.n	800a3a8 <HAL_PCD_EP_SetStall+0xb4>
 800a384:	687a      	ldr	r2, [r7, #4]
 800a386:	23a5      	movs	r3, #165	@ 0xa5
 800a388:	009b      	lsls	r3, r3, #2
 800a38a:	2101      	movs	r1, #1
 800a38c:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	68fa      	ldr	r2, [r7, #12]
 800a394:	0011      	movs	r1, r2
 800a396:	0018      	movs	r0, r3
 800a398:	f005 f94e 	bl	800f638 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800a39c:	687a      	ldr	r2, [r7, #4]
 800a39e:	23a5      	movs	r3, #165	@ 0xa5
 800a3a0:	009b      	lsls	r3, r3, #2
 800a3a2:	2100      	movs	r1, #0
 800a3a4:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800a3a6:	2300      	movs	r3, #0
}
 800a3a8:	0018      	movs	r0, r3
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	b004      	add	sp, #16
 800a3ae:	bd80      	pop	{r7, pc}

0800a3b0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b084      	sub	sp, #16
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
 800a3b8:	000a      	movs	r2, r1
 800a3ba:	1cfb      	adds	r3, r7, #3
 800a3bc:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a3be:	1cfb      	adds	r3, r7, #3
 800a3c0:	781b      	ldrb	r3, [r3, #0]
 800a3c2:	220f      	movs	r2, #15
 800a3c4:	4013      	ands	r3, r2
 800a3c6:	687a      	ldr	r2, [r7, #4]
 800a3c8:	7912      	ldrb	r2, [r2, #4]
 800a3ca:	4293      	cmp	r3, r2
 800a3cc:	d901      	bls.n	800a3d2 <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 800a3ce:	2301      	movs	r3, #1
 800a3d0:	e04a      	b.n	800a468 <HAL_PCD_EP_ClrStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a3d2:	1cfb      	adds	r3, r7, #3
 800a3d4:	781b      	ldrb	r3, [r3, #0]
 800a3d6:	b25b      	sxtb	r3, r3
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	da10      	bge.n	800a3fe <HAL_PCD_EP_ClrStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a3dc:	1cfb      	adds	r3, r7, #3
 800a3de:	781b      	ldrb	r3, [r3, #0]
 800a3e0:	2207      	movs	r2, #7
 800a3e2:	401a      	ands	r2, r3
 800a3e4:	0013      	movs	r3, r2
 800a3e6:	009b      	lsls	r3, r3, #2
 800a3e8:	189b      	adds	r3, r3, r2
 800a3ea:	00db      	lsls	r3, r3, #3
 800a3ec:	3310      	adds	r3, #16
 800a3ee:	687a      	ldr	r2, [r7, #4]
 800a3f0:	18d3      	adds	r3, r2, r3
 800a3f2:	3304      	adds	r3, #4
 800a3f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	2201      	movs	r2, #1
 800a3fa:	705a      	strb	r2, [r3, #1]
 800a3fc:	e010      	b.n	800a420 <HAL_PCD_EP_ClrStall+0x70>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a3fe:	1cfb      	adds	r3, r7, #3
 800a400:	781b      	ldrb	r3, [r3, #0]
 800a402:	2207      	movs	r2, #7
 800a404:	401a      	ands	r2, r3
 800a406:	0013      	movs	r3, r2
 800a408:	009b      	lsls	r3, r3, #2
 800a40a:	189b      	adds	r3, r3, r2
 800a40c:	00db      	lsls	r3, r3, #3
 800a40e:	3351      	adds	r3, #81	@ 0x51
 800a410:	33ff      	adds	r3, #255	@ 0xff
 800a412:	687a      	ldr	r2, [r7, #4]
 800a414:	18d3      	adds	r3, r2, r3
 800a416:	3304      	adds	r3, #4
 800a418:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	2200      	movs	r2, #0
 800a41e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	2200      	movs	r2, #0
 800a424:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a426:	1cfb      	adds	r3, r7, #3
 800a428:	781b      	ldrb	r3, [r3, #0]
 800a42a:	2207      	movs	r2, #7
 800a42c:	4013      	ands	r3, r2
 800a42e:	b2da      	uxtb	r2, r3
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a434:	687a      	ldr	r2, [r7, #4]
 800a436:	23a5      	movs	r3, #165	@ 0xa5
 800a438:	009b      	lsls	r3, r3, #2
 800a43a:	5cd3      	ldrb	r3, [r2, r3]
 800a43c:	2b01      	cmp	r3, #1
 800a43e:	d101      	bne.n	800a444 <HAL_PCD_EP_ClrStall+0x94>
 800a440:	2302      	movs	r3, #2
 800a442:	e011      	b.n	800a468 <HAL_PCD_EP_ClrStall+0xb8>
 800a444:	687a      	ldr	r2, [r7, #4]
 800a446:	23a5      	movs	r3, #165	@ 0xa5
 800a448:	009b      	lsls	r3, r3, #2
 800a44a:	2101      	movs	r1, #1
 800a44c:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	68fa      	ldr	r2, [r7, #12]
 800a454:	0011      	movs	r1, r2
 800a456:	0018      	movs	r0, r3
 800a458:	f005 f930 	bl	800f6bc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a45c:	687a      	ldr	r2, [r7, #4]
 800a45e:	23a5      	movs	r3, #165	@ 0xa5
 800a460:	009b      	lsls	r3, r3, #2
 800a462:	2100      	movs	r1, #0
 800a464:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800a466:	2300      	movs	r3, #0
}
 800a468:	0018      	movs	r0, r3
 800a46a:	46bd      	mov	sp, r7
 800a46c:	b004      	add	sp, #16
 800a46e:	bd80      	pop	{r7, pc}

0800a470 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a470:	b5b0      	push	{r4, r5, r7, lr}
 800a472:	b084      	sub	sp, #16
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
 800a478:	000a      	movs	r2, r1
 800a47a:	1cfb      	adds	r3, r7, #3
 800a47c:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800a47e:	1cfb      	adds	r3, r7, #3
 800a480:	781b      	ldrb	r3, [r3, #0]
 800a482:	b25b      	sxtb	r3, r3
 800a484:	2b00      	cmp	r3, #0
 800a486:	da0d      	bge.n	800a4a4 <HAL_PCD_EP_Abort+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a488:	1cfb      	adds	r3, r7, #3
 800a48a:	781b      	ldrb	r3, [r3, #0]
 800a48c:	2207      	movs	r2, #7
 800a48e:	401a      	ands	r2, r3
 800a490:	0013      	movs	r3, r2
 800a492:	009b      	lsls	r3, r3, #2
 800a494:	189b      	adds	r3, r3, r2
 800a496:	00db      	lsls	r3, r3, #3
 800a498:	3310      	adds	r3, #16
 800a49a:	687a      	ldr	r2, [r7, #4]
 800a49c:	18d3      	adds	r3, r2, r3
 800a49e:	3304      	adds	r3, #4
 800a4a0:	60fb      	str	r3, [r7, #12]
 800a4a2:	e00d      	b.n	800a4c0 <HAL_PCD_EP_Abort+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a4a4:	1cfb      	adds	r3, r7, #3
 800a4a6:	781b      	ldrb	r3, [r3, #0]
 800a4a8:	2207      	movs	r2, #7
 800a4aa:	401a      	ands	r2, r3
 800a4ac:	0013      	movs	r3, r2
 800a4ae:	009b      	lsls	r3, r3, #2
 800a4b0:	189b      	adds	r3, r3, r2
 800a4b2:	00db      	lsls	r3, r3, #3
 800a4b4:	3351      	adds	r3, #81	@ 0x51
 800a4b6:	33ff      	adds	r3, #255	@ 0xff
 800a4b8:	687a      	ldr	r2, [r7, #4]
 800a4ba:	18d3      	adds	r3, r2, r3
 800a4bc:	3304      	adds	r3, #4
 800a4be:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	250b      	movs	r5, #11
 800a4c6:	197c      	adds	r4, r7, r5
 800a4c8:	68fa      	ldr	r2, [r7, #12]
 800a4ca:	0011      	movs	r1, r2
 800a4cc:	0018      	movs	r0, r3
 800a4ce:	f005 f987 	bl	800f7e0 <USB_EPStopXfer>
 800a4d2:	0003      	movs	r3, r0
 800a4d4:	7023      	strb	r3, [r4, #0]

  return ret;
 800a4d6:	197b      	adds	r3, r7, r5
 800a4d8:	781b      	ldrb	r3, [r3, #0]
}
 800a4da:	0018      	movs	r0, r3
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	b004      	add	sp, #16
 800a4e0:	bdb0      	pop	{r4, r5, r7, pc}

0800a4e2 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a4e2:	b580      	push	{r7, lr}
 800a4e4:	b082      	sub	sp, #8
 800a4e6:	af00      	add	r7, sp, #0
 800a4e8:	6078      	str	r0, [r7, #4]
 800a4ea:	000a      	movs	r2, r1
 800a4ec:	1cfb      	adds	r3, r7, #3
 800a4ee:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 800a4f0:	687a      	ldr	r2, [r7, #4]
 800a4f2:	23a5      	movs	r3, #165	@ 0xa5
 800a4f4:	009b      	lsls	r3, r3, #2
 800a4f6:	5cd3      	ldrb	r3, [r2, r3]
 800a4f8:	2b01      	cmp	r3, #1
 800a4fa:	d101      	bne.n	800a500 <HAL_PCD_EP_Flush+0x1e>
 800a4fc:	2302      	movs	r3, #2
 800a4fe:	e01f      	b.n	800a540 <HAL_PCD_EP_Flush+0x5e>
 800a500:	687a      	ldr	r2, [r7, #4]
 800a502:	23a5      	movs	r3, #165	@ 0xa5
 800a504:	009b      	lsls	r3, r3, #2
 800a506:	2101      	movs	r1, #1
 800a508:	54d1      	strb	r1, [r2, r3]

  if ((ep_addr & 0x80U) == 0x80U)
 800a50a:	1cfb      	adds	r3, r7, #3
 800a50c:	781b      	ldrb	r3, [r3, #0]
 800a50e:	b25b      	sxtb	r3, r3
 800a510:	2b00      	cmp	r3, #0
 800a512:	da0a      	bge.n	800a52a <HAL_PCD_EP_Flush+0x48>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681a      	ldr	r2, [r3, #0]
 800a518:	1cfb      	adds	r3, r7, #3
 800a51a:	781b      	ldrb	r3, [r3, #0]
 800a51c:	2107      	movs	r1, #7
 800a51e:	400b      	ands	r3, r1
 800a520:	0019      	movs	r1, r3
 800a522:	0010      	movs	r0, r2
 800a524:	f003 fbc4 	bl	800dcb0 <USB_FlushTxFifo>
 800a528:	e004      	b.n	800a534 <HAL_PCD_EP_Flush+0x52>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	0018      	movs	r0, r3
 800a530:	f003 fbc8 	bl	800dcc4 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 800a534:	687a      	ldr	r2, [r7, #4]
 800a536:	23a5      	movs	r3, #165	@ 0xa5
 800a538:	009b      	lsls	r3, r3, #2
 800a53a:	2100      	movs	r1, #0
 800a53c:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800a53e:	2300      	movs	r3, #0
}
 800a540:	0018      	movs	r0, r3
 800a542:	46bd      	mov	sp, r7
 800a544:	b002      	add	sp, #8
 800a546:	bd80      	pop	{r7, pc}

0800a548 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800a548:	b5b0      	push	{r4, r5, r7, lr}
 800a54a:	b08e      	sub	sp, #56	@ 0x38
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800a550:	e355      	b.n	800abfe <PCD_EP_ISR_Handler+0x6b6>
  {
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a558:	2022      	movs	r0, #34	@ 0x22
 800a55a:	183b      	adds	r3, r7, r0
 800a55c:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_IDN);
 800a55e:	183b      	adds	r3, r7, r0
 800a560:	881b      	ldrh	r3, [r3, #0]
 800a562:	b2da      	uxtb	r2, r3
 800a564:	2421      	movs	r4, #33	@ 0x21
 800a566:	193b      	adds	r3, r7, r4
 800a568:	210f      	movs	r1, #15
 800a56a:	400a      	ands	r2, r1
 800a56c:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 800a56e:	193b      	adds	r3, r7, r4
 800a570:	781b      	ldrb	r3, [r3, #0]
 800a572:	2b00      	cmp	r3, #0
 800a574:	d000      	beq.n	800a578 <PCD_EP_ISR_Handler+0x30>
 800a576:	e12b      	b.n	800a7d0 <PCD_EP_ISR_Handler+0x288>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800a578:	183b      	adds	r3, r7, r0
 800a57a:	881b      	ldrh	r3, [r3, #0]
 800a57c:	2210      	movs	r2, #16
 800a57e:	4013      	ands	r3, r2
 800a580:	d140      	bne.n	800a604 <PCD_EP_ISR_Handler+0xbc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	4ac5      	ldr	r2, [pc, #788]	@ (800a8a0 <PCD_EP_ISR_Handler+0x358>)
 800a58a:	4013      	ands	r3, r2
 800a58c:	60bb      	str	r3, [r7, #8]
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	68ba      	ldr	r2, [r7, #8]
 800a594:	2180      	movs	r1, #128	@ 0x80
 800a596:	0209      	lsls	r1, r1, #8
 800a598:	430a      	orrs	r2, r1
 800a59a:	601a      	str	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	3314      	adds	r3, #20
 800a5a0:	637b      	str	r3, [r7, #52]	@ 0x34

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800a5a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5a4:	781b      	ldrb	r3, [r3, #0]
 800a5a6:	00db      	lsls	r3, r3, #3
 800a5a8:	4abe      	ldr	r2, [pc, #760]	@ (800a8a4 <PCD_EP_ISR_Handler+0x35c>)
 800a5aa:	4694      	mov	ip, r2
 800a5ac:	4463      	add	r3, ip
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	0c1b      	lsrs	r3, r3, #16
 800a5b2:	059b      	lsls	r3, r3, #22
 800a5b4:	0d9a      	lsrs	r2, r3, #22
 800a5b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5b8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800a5ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5bc:	695a      	ldr	r2, [r3, #20]
 800a5be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5c0:	69db      	ldr	r3, [r3, #28]
 800a5c2:	18d2      	adds	r2, r2, r3
 800a5c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5c6:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	2100      	movs	r1, #0
 800a5cc:	0018      	movs	r0, r3
 800a5ce:	f010 fc7b 	bl	801aec8 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	7c5b      	ldrb	r3, [r3, #17]
 800a5d6:	b2db      	uxtb	r3, r3
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d100      	bne.n	800a5de <PCD_EP_ISR_Handler+0x96>
 800a5dc:	e30f      	b.n	800abfe <PCD_EP_ISR_Handler+0x6b6>
 800a5de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5e0:	699b      	ldr	r3, [r3, #24]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d000      	beq.n	800a5e8 <PCD_EP_ISR_Handler+0xa0>
 800a5e6:	e30a      	b.n	800abfe <PCD_EP_ISR_Handler+0x6b6>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	7c5b      	ldrb	r3, [r3, #17]
 800a5ec:	b2db      	uxtb	r3, r3
 800a5ee:	2280      	movs	r2, #128	@ 0x80
 800a5f0:	4252      	negs	r2, r2
 800a5f2:	4313      	orrs	r3, r2
 800a5f4:	b2da      	uxtb	r2, r3
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	64da      	str	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	2200      	movs	r2, #0
 800a600:	745a      	strb	r2, [r3, #17]
 800a602:	e2fc      	b.n	800abfe <PCD_EP_ISR_Handler+0x6b6>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	3355      	adds	r3, #85	@ 0x55
 800a608:	33ff      	adds	r3, #255	@ 0xff
 800a60a:	637b      	str	r3, [r7, #52]	@ 0x34
        wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	681a      	ldr	r2, [r3, #0]
 800a612:	2132      	movs	r1, #50	@ 0x32
 800a614:	187b      	adds	r3, r7, r1
 800a616:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800a618:	187b      	adds	r3, r7, r1
 800a61a:	881a      	ldrh	r2, [r3, #0]
 800a61c:	2380      	movs	r3, #128	@ 0x80
 800a61e:	011b      	lsls	r3, r3, #4
 800a620:	4013      	ands	r3, r2
 800a622:	d029      	beq.n	800a678 <PCD_EP_ISR_Handler+0x130>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681a      	ldr	r2, [r3, #0]
 800a628:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a62a:	781b      	ldrb	r3, [r3, #0]
 800a62c:	0019      	movs	r1, r3
 800a62e:	0010      	movs	r0, r2
 800a630:	f7ff fa0c 	bl	8009a4c <PCD_GET_EP_RX_CNT>
 800a634:	0003      	movs	r3, r0
 800a636:	001a      	movs	r2, r3
 800a638:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a63a:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	6818      	ldr	r0, [r3, #0]
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	22a7      	movs	r2, #167	@ 0xa7
 800a644:	0092      	lsls	r2, r2, #2
 800a646:	1899      	adds	r1, r3, r2
 800a648:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a64a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800a64c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a64e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800a650:	b29b      	uxth	r3, r3
 800a652:	f005 f9f5 	bl	800fa40 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	4a92      	ldr	r2, [pc, #584]	@ (800a8a8 <PCD_EP_ISR_Handler+0x360>)
 800a65e:	4013      	ands	r3, r2
 800a660:	60fb      	str	r3, [r7, #12]
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	68fa      	ldr	r2, [r7, #12]
 800a668:	2180      	movs	r1, #128	@ 0x80
 800a66a:	430a      	orrs	r2, r1
 800a66c:	601a      	str	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	0018      	movs	r0, r3
 800a672:	f010 fba5 	bl	801adc0 <HAL_PCD_SetupStageCallback>
 800a676:	e2c2      	b.n	800abfe <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 800a678:	2332      	movs	r3, #50	@ 0x32
 800a67a:	18fb      	adds	r3, r7, r3
 800a67c:	2200      	movs	r2, #0
 800a67e:	5e9b      	ldrsh	r3, [r3, r2]
 800a680:	2b00      	cmp	r3, #0
 800a682:	db00      	blt.n	800a686 <PCD_EP_ISR_Handler+0x13e>
 800a684:	e2bb      	b.n	800abfe <PCD_EP_ISR_Handler+0x6b6>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	4a86      	ldr	r2, [pc, #536]	@ (800a8a8 <PCD_EP_ISR_Handler+0x360>)
 800a68e:	4013      	ands	r3, r2
 800a690:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a698:	2180      	movs	r1, #128	@ 0x80
 800a69a:	430a      	orrs	r2, r1
 800a69c:	601a      	str	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681a      	ldr	r2, [r3, #0]
 800a6a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6a4:	781b      	ldrb	r3, [r3, #0]
 800a6a6:	0019      	movs	r1, r3
 800a6a8:	0010      	movs	r0, r2
 800a6aa:	f7ff f9cf 	bl	8009a4c <PCD_GET_EP_RX_CNT>
 800a6ae:	0003      	movs	r3, r0
 800a6b0:	001a      	movs	r2, r3
 800a6b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6b4:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800a6b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6b8:	69db      	ldr	r3, [r3, #28]
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d01a      	beq.n	800a6f4 <PCD_EP_ISR_Handler+0x1ac>
 800a6be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6c0:	695b      	ldr	r3, [r3, #20]
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d016      	beq.n	800a6f4 <PCD_EP_ISR_Handler+0x1ac>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	6818      	ldr	r0, [r3, #0]
 800a6ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6cc:	6959      	ldr	r1, [r3, #20]
 800a6ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6d0:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800a6d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6d4:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800a6d6:	b29b      	uxth	r3, r3
 800a6d8:	f005 f9b2 	bl	800fa40 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800a6dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6de:	695a      	ldr	r2, [r3, #20]
 800a6e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6e2:	69db      	ldr	r3, [r3, #28]
 800a6e4:	18d2      	adds	r2, r2, r3
 800a6e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6e8:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	2100      	movs	r1, #0
 800a6ee:	0018      	movs	r0, r3
 800a6f0:	f010 fc80 	bl	801aff4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	681a      	ldr	r2, [r3, #0]
 800a6fa:	2132      	movs	r1, #50	@ 0x32
 800a6fc:	187b      	adds	r3, r7, r1
 800a6fe:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800a700:	187b      	adds	r3, r7, r1
 800a702:	881a      	ldrh	r2, [r3, #0]
 800a704:	2380      	movs	r3, #128	@ 0x80
 800a706:	011b      	lsls	r3, r3, #4
 800a708:	4013      	ands	r3, r2
 800a70a:	d000      	beq.n	800a70e <PCD_EP_ISR_Handler+0x1c6>
 800a70c:	e277      	b.n	800abfe <PCD_EP_ISR_Handler+0x6b6>
 800a70e:	187b      	adds	r3, r7, r1
 800a710:	881a      	ldrh	r2, [r3, #0]
 800a712:	23c0      	movs	r3, #192	@ 0xc0
 800a714:	019b      	lsls	r3, r3, #6
 800a716:	401a      	ands	r2, r3
 800a718:	23c0      	movs	r3, #192	@ 0xc0
 800a71a:	019b      	lsls	r3, r3, #6
 800a71c:	429a      	cmp	r2, r3
 800a71e:	d100      	bne.n	800a722 <PCD_EP_ISR_Handler+0x1da>
 800a720:	e26d      	b.n	800abfe <PCD_EP_ISR_Handler+0x6b6>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800a722:	4b60      	ldr	r3, [pc, #384]	@ (800a8a4 <PCD_EP_ISR_Handler+0x35c>)
 800a724:	685a      	ldr	r2, [r3, #4]
 800a726:	4b5f      	ldr	r3, [pc, #380]	@ (800a8a4 <PCD_EP_ISR_Handler+0x35c>)
 800a728:	0192      	lsls	r2, r2, #6
 800a72a:	0992      	lsrs	r2, r2, #6
 800a72c:	605a      	str	r2, [r3, #4]
 800a72e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a730:	691b      	ldr	r3, [r3, #16]
 800a732:	2b3e      	cmp	r3, #62	@ 0x3e
 800a734:	d916      	bls.n	800a764 <PCD_EP_ISR_Handler+0x21c>
 800a736:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a738:	691b      	ldr	r3, [r3, #16]
 800a73a:	095b      	lsrs	r3, r3, #5
 800a73c:	617b      	str	r3, [r7, #20]
 800a73e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a740:	691b      	ldr	r3, [r3, #16]
 800a742:	221f      	movs	r2, #31
 800a744:	4013      	ands	r3, r2
 800a746:	d102      	bne.n	800a74e <PCD_EP_ISR_Handler+0x206>
 800a748:	697b      	ldr	r3, [r7, #20]
 800a74a:	3b01      	subs	r3, #1
 800a74c:	617b      	str	r3, [r7, #20]
 800a74e:	4b55      	ldr	r3, [pc, #340]	@ (800a8a4 <PCD_EP_ISR_Handler+0x35c>)
 800a750:	685a      	ldr	r2, [r3, #4]
 800a752:	697b      	ldr	r3, [r7, #20]
 800a754:	069b      	lsls	r3, r3, #26
 800a756:	431a      	orrs	r2, r3
 800a758:	4b52      	ldr	r3, [pc, #328]	@ (800a8a4 <PCD_EP_ISR_Handler+0x35c>)
 800a75a:	2180      	movs	r1, #128	@ 0x80
 800a75c:	0609      	lsls	r1, r1, #24
 800a75e:	430a      	orrs	r2, r1
 800a760:	605a      	str	r2, [r3, #4]
 800a762:	e01e      	b.n	800a7a2 <PCD_EP_ISR_Handler+0x25a>
 800a764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a766:	691b      	ldr	r3, [r3, #16]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d107      	bne.n	800a77c <PCD_EP_ISR_Handler+0x234>
 800a76c:	4b4d      	ldr	r3, [pc, #308]	@ (800a8a4 <PCD_EP_ISR_Handler+0x35c>)
 800a76e:	685a      	ldr	r2, [r3, #4]
 800a770:	4b4c      	ldr	r3, [pc, #304]	@ (800a8a4 <PCD_EP_ISR_Handler+0x35c>)
 800a772:	2180      	movs	r1, #128	@ 0x80
 800a774:	0609      	lsls	r1, r1, #24
 800a776:	430a      	orrs	r2, r1
 800a778:	605a      	str	r2, [r3, #4]
 800a77a:	e012      	b.n	800a7a2 <PCD_EP_ISR_Handler+0x25a>
 800a77c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a77e:	691b      	ldr	r3, [r3, #16]
 800a780:	085b      	lsrs	r3, r3, #1
 800a782:	617b      	str	r3, [r7, #20]
 800a784:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a786:	691b      	ldr	r3, [r3, #16]
 800a788:	2201      	movs	r2, #1
 800a78a:	4013      	ands	r3, r2
 800a78c:	d002      	beq.n	800a794 <PCD_EP_ISR_Handler+0x24c>
 800a78e:	697b      	ldr	r3, [r7, #20]
 800a790:	3301      	adds	r3, #1
 800a792:	617b      	str	r3, [r7, #20]
 800a794:	4b43      	ldr	r3, [pc, #268]	@ (800a8a4 <PCD_EP_ISR_Handler+0x35c>)
 800a796:	6859      	ldr	r1, [r3, #4]
 800a798:	697b      	ldr	r3, [r7, #20]
 800a79a:	069a      	lsls	r2, r3, #26
 800a79c:	4b41      	ldr	r3, [pc, #260]	@ (800a8a4 <PCD_EP_ISR_Handler+0x35c>)
 800a79e:	430a      	orrs	r2, r1
 800a7a0:	605a      	str	r2, [r3, #4]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	4a40      	ldr	r2, [pc, #256]	@ (800a8ac <PCD_EP_ISR_Handler+0x364>)
 800a7aa:	4013      	ands	r3, r2
 800a7ac:	613b      	str	r3, [r7, #16]
 800a7ae:	693b      	ldr	r3, [r7, #16]
 800a7b0:	2280      	movs	r2, #128	@ 0x80
 800a7b2:	0152      	lsls	r2, r2, #5
 800a7b4:	4053      	eors	r3, r2
 800a7b6:	613b      	str	r3, [r7, #16]
 800a7b8:	693b      	ldr	r3, [r7, #16]
 800a7ba:	2280      	movs	r2, #128	@ 0x80
 800a7bc:	0192      	lsls	r2, r2, #6
 800a7be:	4053      	eors	r3, r2
 800a7c0:	613b      	str	r3, [r7, #16]
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	693a      	ldr	r2, [r7, #16]
 800a7c8:	4939      	ldr	r1, [pc, #228]	@ (800a8b0 <PCD_EP_ISR_Handler+0x368>)
 800a7ca:	430a      	orrs	r2, r1
 800a7cc:	601a      	str	r2, [r3, #0]
 800a7ce:	e216      	b.n	800abfe <PCD_EP_ISR_Handler+0x6b6>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	001a      	movs	r2, r3
 800a7d6:	2121      	movs	r1, #33	@ 0x21
 800a7d8:	187b      	adds	r3, r7, r1
 800a7da:	781b      	ldrb	r3, [r3, #0]
 800a7dc:	009b      	lsls	r3, r3, #2
 800a7de:	18d3      	adds	r3, r2, r3
 800a7e0:	681a      	ldr	r2, [r3, #0]
 800a7e2:	2032      	movs	r0, #50	@ 0x32
 800a7e4:	183b      	adds	r3, r7, r0
 800a7e6:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_VTRX) != 0U)
 800a7e8:	183b      	adds	r3, r7, r0
 800a7ea:	2200      	movs	r2, #0
 800a7ec:	5e9b      	ldrsh	r3, [r3, r2]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	db00      	blt.n	800a7f4 <PCD_EP_ISR_Handler+0x2ac>
 800a7f2:	e0e0      	b.n	800a9b6 <PCD_EP_ISR_Handler+0x46e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	001a      	movs	r2, r3
 800a7fa:	187b      	adds	r3, r7, r1
 800a7fc:	781b      	ldrb	r3, [r3, #0]
 800a7fe:	009b      	lsls	r3, r3, #2
 800a800:	18d3      	adds	r3, r2, r3
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	4a28      	ldr	r2, [pc, #160]	@ (800a8a8 <PCD_EP_ISR_Handler+0x360>)
 800a806:	4013      	ands	r3, r2
 800a808:	61fb      	str	r3, [r7, #28]
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	001a      	movs	r2, r3
 800a810:	0008      	movs	r0, r1
 800a812:	187b      	adds	r3, r7, r1
 800a814:	781b      	ldrb	r3, [r3, #0]
 800a816:	009b      	lsls	r3, r3, #2
 800a818:	18d3      	adds	r3, r2, r3
 800a81a:	69fa      	ldr	r2, [r7, #28]
 800a81c:	2180      	movs	r1, #128	@ 0x80
 800a81e:	430a      	orrs	r2, r1
 800a820:	601a      	str	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800a822:	183b      	adds	r3, r7, r0
 800a824:	781a      	ldrb	r2, [r3, #0]
 800a826:	0013      	movs	r3, r2
 800a828:	009b      	lsls	r3, r3, #2
 800a82a:	189b      	adds	r3, r3, r2
 800a82c:	00db      	lsls	r3, r3, #3
 800a82e:	3351      	adds	r3, #81	@ 0x51
 800a830:	33ff      	adds	r3, #255	@ 0xff
 800a832:	687a      	ldr	r2, [r7, #4]
 800a834:	18d3      	adds	r3, r2, r3
 800a836:	3304      	adds	r3, #4
 800a838:	637b      	str	r3, [r7, #52]	@ 0x34

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800a83a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a83c:	7b1b      	ldrb	r3, [r3, #12]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d11c      	bne.n	800a87c <PCD_EP_ISR_Handler+0x334>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681a      	ldr	r2, [r3, #0]
 800a846:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a848:	781b      	ldrb	r3, [r3, #0]
 800a84a:	2524      	movs	r5, #36	@ 0x24
 800a84c:	197c      	adds	r4, r7, r5
 800a84e:	0019      	movs	r1, r3
 800a850:	0010      	movs	r0, r2
 800a852:	f7ff f8fb 	bl	8009a4c <PCD_GET_EP_RX_CNT>
 800a856:	0003      	movs	r3, r0
 800a858:	8023      	strh	r3, [r4, #0]

          if (count != 0U)
 800a85a:	002c      	movs	r4, r5
 800a85c:	193b      	adds	r3, r7, r4
 800a85e:	881b      	ldrh	r3, [r3, #0]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d100      	bne.n	800a866 <PCD_EP_ISR_Handler+0x31e>
 800a864:	e07f      	b.n	800a966 <PCD_EP_ISR_Handler+0x41e>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	6818      	ldr	r0, [r3, #0]
 800a86a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a86c:	6959      	ldr	r1, [r3, #20]
 800a86e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a870:	88da      	ldrh	r2, [r3, #6]
 800a872:	193b      	adds	r3, r7, r4
 800a874:	881b      	ldrh	r3, [r3, #0]
 800a876:	f005 f8e3 	bl	800fa40 <USB_ReadPMA>
 800a87a:	e074      	b.n	800a966 <PCD_EP_ISR_Handler+0x41e>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800a87c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a87e:	78db      	ldrb	r3, [r3, #3]
 800a880:	2b02      	cmp	r3, #2
 800a882:	d117      	bne.n	800a8b4 <PCD_EP_ISR_Handler+0x36c>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800a884:	2324      	movs	r3, #36	@ 0x24
 800a886:	18fc      	adds	r4, r7, r3
 800a888:	2332      	movs	r3, #50	@ 0x32
 800a88a:	18fb      	adds	r3, r7, r3
 800a88c:	881a      	ldrh	r2, [r3, #0]
 800a88e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	0018      	movs	r0, r3
 800a894:	f000 f9c8 	bl	800ac28 <HAL_PCD_EP_DB_Receive>
 800a898:	0003      	movs	r3, r0
 800a89a:	8023      	strh	r3, [r4, #0]
 800a89c:	e063      	b.n	800a966 <PCD_EP_ISR_Handler+0x41e>
 800a89e:	46c0      	nop			@ (mov r8, r8)
 800a8a0:	07ff8f0f 	.word	0x07ff8f0f
 800a8a4:	40009800 	.word	0x40009800
 800a8a8:	07ff0f8f 	.word	0x07ff0f8f
 800a8ac:	07ffbf8f 	.word	0x07ffbf8f
 800a8b0:	00008080 	.word	0x00008080
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	001a      	movs	r2, r3
 800a8ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8bc:	781b      	ldrb	r3, [r3, #0]
 800a8be:	009b      	lsls	r3, r3, #2
 800a8c0:	18d3      	adds	r3, r2, r3
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	4ad4      	ldr	r2, [pc, #848]	@ (800ac18 <PCD_EP_ISR_Handler+0x6d0>)
 800a8c6:	4013      	ands	r3, r2
 800a8c8:	61bb      	str	r3, [r7, #24]
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	001a      	movs	r2, r3
 800a8d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8d2:	781b      	ldrb	r3, [r3, #0]
 800a8d4:	009b      	lsls	r3, r3, #2
 800a8d6:	18d3      	adds	r3, r2, r3
 800a8d8:	69ba      	ldr	r2, [r7, #24]
 800a8da:	49d0      	ldr	r1, [pc, #832]	@ (800ac1c <PCD_EP_ISR_Handler+0x6d4>)
 800a8dc:	430a      	orrs	r2, r1
 800a8de:	601a      	str	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	001a      	movs	r2, r3
 800a8e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8e8:	781b      	ldrb	r3, [r3, #0]
 800a8ea:	009b      	lsls	r3, r3, #2
 800a8ec:	18d3      	adds	r3, r2, r3
 800a8ee:	681a      	ldr	r2, [r3, #0]
 800a8f0:	2380      	movs	r3, #128	@ 0x80
 800a8f2:	01db      	lsls	r3, r3, #7
 800a8f4:	4013      	ands	r3, r2
 800a8f6:	d01b      	beq.n	800a930 <PCD_EP_ISR_Handler+0x3e8>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681a      	ldr	r2, [r3, #0]
 800a8fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8fe:	781b      	ldrb	r3, [r3, #0]
 800a900:	2524      	movs	r5, #36	@ 0x24
 800a902:	197c      	adds	r4, r7, r5
 800a904:	0019      	movs	r1, r3
 800a906:	0010      	movs	r0, r2
 800a908:	f7ff f8c2 	bl	8009a90 <PCD_GET_EP_DBUF0_CNT>
 800a90c:	0003      	movs	r3, r0
 800a90e:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 800a910:	002c      	movs	r4, r5
 800a912:	193b      	adds	r3, r7, r4
 800a914:	881b      	ldrh	r3, [r3, #0]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d025      	beq.n	800a966 <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	6818      	ldr	r0, [r3, #0]
 800a91e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a920:	6959      	ldr	r1, [r3, #20]
 800a922:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a924:	891a      	ldrh	r2, [r3, #8]
 800a926:	193b      	adds	r3, r7, r4
 800a928:	881b      	ldrh	r3, [r3, #0]
 800a92a:	f005 f889 	bl	800fa40 <USB_ReadPMA>
 800a92e:	e01a      	b.n	800a966 <PCD_EP_ISR_Handler+0x41e>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681a      	ldr	r2, [r3, #0]
 800a934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a936:	781b      	ldrb	r3, [r3, #0]
 800a938:	2524      	movs	r5, #36	@ 0x24
 800a93a:	197c      	adds	r4, r7, r5
 800a93c:	0019      	movs	r1, r3
 800a93e:	0010      	movs	r0, r2
 800a940:	f7ff f8c8 	bl	8009ad4 <PCD_GET_EP_DBUF1_CNT>
 800a944:	0003      	movs	r3, r0
 800a946:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 800a948:	002c      	movs	r4, r5
 800a94a:	193b      	adds	r3, r7, r4
 800a94c:	881b      	ldrh	r3, [r3, #0]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d009      	beq.n	800a966 <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	6818      	ldr	r0, [r3, #0]
 800a956:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a958:	6959      	ldr	r1, [r3, #20]
 800a95a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a95c:	895a      	ldrh	r2, [r3, #10]
 800a95e:	193b      	adds	r3, r7, r4
 800a960:	881b      	ldrh	r3, [r3, #0]
 800a962:	f005 f86d 	bl	800fa40 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800a966:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a968:	69da      	ldr	r2, [r3, #28]
 800a96a:	2124      	movs	r1, #36	@ 0x24
 800a96c:	187b      	adds	r3, r7, r1
 800a96e:	881b      	ldrh	r3, [r3, #0]
 800a970:	18d2      	adds	r2, r2, r3
 800a972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a974:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800a976:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a978:	695a      	ldr	r2, [r3, #20]
 800a97a:	187b      	adds	r3, r7, r1
 800a97c:	881b      	ldrh	r3, [r3, #0]
 800a97e:	18d2      	adds	r2, r2, r3
 800a980:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a982:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800a984:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a986:	699b      	ldr	r3, [r3, #24]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d005      	beq.n	800a998 <PCD_EP_ISR_Handler+0x450>
 800a98c:	187b      	adds	r3, r7, r1
 800a98e:	881a      	ldrh	r2, [r3, #0]
 800a990:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a992:	691b      	ldr	r3, [r3, #16]
 800a994:	429a      	cmp	r2, r3
 800a996:	d207      	bcs.n	800a9a8 <PCD_EP_ISR_Handler+0x460>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800a998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a99a:	781a      	ldrb	r2, [r3, #0]
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	0011      	movs	r1, r2
 800a9a0:	0018      	movs	r0, r3
 800a9a2:	f010 fb27 	bl	801aff4 <HAL_PCD_DataOutStageCallback>
 800a9a6:	e006      	b.n	800a9b6 <PCD_EP_ISR_Handler+0x46e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a9ae:	0011      	movs	r1, r2
 800a9b0:	0018      	movs	r0, r3
 800a9b2:	f003 fe2b 	bl	800e60c <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_VTTX) != 0U)
 800a9b6:	2032      	movs	r0, #50	@ 0x32
 800a9b8:	183b      	adds	r3, r7, r0
 800a9ba:	881b      	ldrh	r3, [r3, #0]
 800a9bc:	2280      	movs	r2, #128	@ 0x80
 800a9be:	4013      	ands	r3, r2
 800a9c0:	d100      	bne.n	800a9c4 <PCD_EP_ISR_Handler+0x47c>
 800a9c2:	e11c      	b.n	800abfe <PCD_EP_ISR_Handler+0x6b6>
      {
        ep = &hpcd->IN_ep[epindex];
 800a9c4:	2121      	movs	r1, #33	@ 0x21
 800a9c6:	187b      	adds	r3, r7, r1
 800a9c8:	781a      	ldrb	r2, [r3, #0]
 800a9ca:	0013      	movs	r3, r2
 800a9cc:	009b      	lsls	r3, r3, #2
 800a9ce:	189b      	adds	r3, r3, r2
 800a9d0:	00db      	lsls	r3, r3, #3
 800a9d2:	3310      	adds	r3, #16
 800a9d4:	687a      	ldr	r2, [r7, #4]
 800a9d6:	18d3      	adds	r3, r2, r3
 800a9d8:	3304      	adds	r3, #4
 800a9da:	637b      	str	r3, [r7, #52]	@ 0x34

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	001a      	movs	r2, r3
 800a9e2:	187b      	adds	r3, r7, r1
 800a9e4:	781b      	ldrb	r3, [r3, #0]
 800a9e6:	009b      	lsls	r3, r3, #2
 800a9e8:	18d3      	adds	r3, r2, r3
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	4a8c      	ldr	r2, [pc, #560]	@ (800ac20 <PCD_EP_ISR_Handler+0x6d8>)
 800a9ee:	4013      	ands	r3, r2
 800a9f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	001a      	movs	r2, r3
 800a9f8:	187b      	adds	r3, r7, r1
 800a9fa:	781b      	ldrb	r3, [r3, #0]
 800a9fc:	009b      	lsls	r3, r3, #2
 800a9fe:	18d3      	adds	r3, r2, r3
 800aa00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aa02:	2180      	movs	r1, #128	@ 0x80
 800aa04:	0209      	lsls	r1, r1, #8
 800aa06:	430a      	orrs	r2, r1
 800aa08:	601a      	str	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 800aa0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa0c:	78db      	ldrb	r3, [r3, #3]
 800aa0e:	2b01      	cmp	r3, #1
 800aa10:	d000      	beq.n	800aa14 <PCD_EP_ISR_Handler+0x4cc>
 800aa12:	e0a3      	b.n	800ab5c <PCD_EP_ISR_Handler+0x614>
        {
          ep->xfer_len = 0U;
 800aa14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa16:	2200      	movs	r2, #0
 800aa18:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800aa1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa1c:	7b1b      	ldrb	r3, [r3, #12]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d100      	bne.n	800aa24 <PCD_EP_ISR_Handler+0x4dc>
 800aa22:	e093      	b.n	800ab4c <PCD_EP_ISR_Handler+0x604>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800aa24:	183b      	adds	r3, r7, r0
 800aa26:	881b      	ldrh	r3, [r3, #0]
 800aa28:	2240      	movs	r2, #64	@ 0x40
 800aa2a:	4013      	ands	r3, r2
 800aa2c:	d047      	beq.n	800aabe <PCD_EP_ISR_Handler+0x576>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800aa2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa30:	785b      	ldrb	r3, [r3, #1]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d121      	bne.n	800aa7a <PCD_EP_ISR_Handler+0x532>
 800aa36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa38:	781b      	ldrb	r3, [r3, #0]
 800aa3a:	00db      	lsls	r3, r3, #3
 800aa3c:	4a79      	ldr	r2, [pc, #484]	@ (800ac24 <PCD_EP_ISR_Handler+0x6dc>)
 800aa3e:	4694      	mov	ip, r2
 800aa40:	4463      	add	r3, ip
 800aa42:	681a      	ldr	r2, [r3, #0]
 800aa44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa46:	781b      	ldrb	r3, [r3, #0]
 800aa48:	00db      	lsls	r3, r3, #3
 800aa4a:	4976      	ldr	r1, [pc, #472]	@ (800ac24 <PCD_EP_ISR_Handler+0x6dc>)
 800aa4c:	468c      	mov	ip, r1
 800aa4e:	4463      	add	r3, ip
 800aa50:	0192      	lsls	r2, r2, #6
 800aa52:	0992      	lsrs	r2, r2, #6
 800aa54:	601a      	str	r2, [r3, #0]
 800aa56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa58:	781b      	ldrb	r3, [r3, #0]
 800aa5a:	00db      	lsls	r3, r3, #3
 800aa5c:	4a71      	ldr	r2, [pc, #452]	@ (800ac24 <PCD_EP_ISR_Handler+0x6dc>)
 800aa5e:	4694      	mov	ip, r2
 800aa60:	4463      	add	r3, ip
 800aa62:	681a      	ldr	r2, [r3, #0]
 800aa64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa66:	781b      	ldrb	r3, [r3, #0]
 800aa68:	00db      	lsls	r3, r3, #3
 800aa6a:	496e      	ldr	r1, [pc, #440]	@ (800ac24 <PCD_EP_ISR_Handler+0x6dc>)
 800aa6c:	468c      	mov	ip, r1
 800aa6e:	4463      	add	r3, ip
 800aa70:	2180      	movs	r1, #128	@ 0x80
 800aa72:	0609      	lsls	r1, r1, #24
 800aa74:	430a      	orrs	r2, r1
 800aa76:	601a      	str	r2, [r3, #0]
 800aa78:	e068      	b.n	800ab4c <PCD_EP_ISR_Handler+0x604>
 800aa7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa7c:	785b      	ldrb	r3, [r3, #1]
 800aa7e:	2b01      	cmp	r3, #1
 800aa80:	d164      	bne.n	800ab4c <PCD_EP_ISR_Handler+0x604>
 800aa82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa84:	781b      	ldrb	r3, [r3, #0]
 800aa86:	00db      	lsls	r3, r3, #3
 800aa88:	4a66      	ldr	r2, [pc, #408]	@ (800ac24 <PCD_EP_ISR_Handler+0x6dc>)
 800aa8a:	4694      	mov	ip, r2
 800aa8c:	4463      	add	r3, ip
 800aa8e:	681a      	ldr	r2, [r3, #0]
 800aa90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa92:	781b      	ldrb	r3, [r3, #0]
 800aa94:	00db      	lsls	r3, r3, #3
 800aa96:	4963      	ldr	r1, [pc, #396]	@ (800ac24 <PCD_EP_ISR_Handler+0x6dc>)
 800aa98:	468c      	mov	ip, r1
 800aa9a:	4463      	add	r3, ip
 800aa9c:	0412      	lsls	r2, r2, #16
 800aa9e:	0c12      	lsrs	r2, r2, #16
 800aaa0:	601a      	str	r2, [r3, #0]
 800aaa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aaa4:	781b      	ldrb	r3, [r3, #0]
 800aaa6:	00db      	lsls	r3, r3, #3
 800aaa8:	4a5e      	ldr	r2, [pc, #376]	@ (800ac24 <PCD_EP_ISR_Handler+0x6dc>)
 800aaaa:	189a      	adds	r2, r3, r2
 800aaac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aaae:	781b      	ldrb	r3, [r3, #0]
 800aab0:	00db      	lsls	r3, r3, #3
 800aab2:	495c      	ldr	r1, [pc, #368]	@ (800ac24 <PCD_EP_ISR_Handler+0x6dc>)
 800aab4:	468c      	mov	ip, r1
 800aab6:	4463      	add	r3, ip
 800aab8:	6812      	ldr	r2, [r2, #0]
 800aaba:	601a      	str	r2, [r3, #0]
 800aabc:	e046      	b.n	800ab4c <PCD_EP_ISR_Handler+0x604>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800aabe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aac0:	785b      	ldrb	r3, [r3, #1]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d121      	bne.n	800ab0a <PCD_EP_ISR_Handler+0x5c2>
 800aac6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aac8:	781b      	ldrb	r3, [r3, #0]
 800aaca:	00db      	lsls	r3, r3, #3
 800aacc:	4a55      	ldr	r2, [pc, #340]	@ (800ac24 <PCD_EP_ISR_Handler+0x6dc>)
 800aace:	4694      	mov	ip, r2
 800aad0:	4463      	add	r3, ip
 800aad2:	685a      	ldr	r2, [r3, #4]
 800aad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aad6:	781b      	ldrb	r3, [r3, #0]
 800aad8:	00db      	lsls	r3, r3, #3
 800aada:	4952      	ldr	r1, [pc, #328]	@ (800ac24 <PCD_EP_ISR_Handler+0x6dc>)
 800aadc:	468c      	mov	ip, r1
 800aade:	4463      	add	r3, ip
 800aae0:	0192      	lsls	r2, r2, #6
 800aae2:	0992      	lsrs	r2, r2, #6
 800aae4:	605a      	str	r2, [r3, #4]
 800aae6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aae8:	781b      	ldrb	r3, [r3, #0]
 800aaea:	00db      	lsls	r3, r3, #3
 800aaec:	4a4d      	ldr	r2, [pc, #308]	@ (800ac24 <PCD_EP_ISR_Handler+0x6dc>)
 800aaee:	4694      	mov	ip, r2
 800aaf0:	4463      	add	r3, ip
 800aaf2:	685a      	ldr	r2, [r3, #4]
 800aaf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aaf6:	781b      	ldrb	r3, [r3, #0]
 800aaf8:	00db      	lsls	r3, r3, #3
 800aafa:	494a      	ldr	r1, [pc, #296]	@ (800ac24 <PCD_EP_ISR_Handler+0x6dc>)
 800aafc:	468c      	mov	ip, r1
 800aafe:	4463      	add	r3, ip
 800ab00:	2180      	movs	r1, #128	@ 0x80
 800ab02:	0609      	lsls	r1, r1, #24
 800ab04:	430a      	orrs	r2, r1
 800ab06:	605a      	str	r2, [r3, #4]
 800ab08:	e020      	b.n	800ab4c <PCD_EP_ISR_Handler+0x604>
 800ab0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab0c:	785b      	ldrb	r3, [r3, #1]
 800ab0e:	2b01      	cmp	r3, #1
 800ab10:	d11c      	bne.n	800ab4c <PCD_EP_ISR_Handler+0x604>
 800ab12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab14:	781b      	ldrb	r3, [r3, #0]
 800ab16:	00db      	lsls	r3, r3, #3
 800ab18:	4a42      	ldr	r2, [pc, #264]	@ (800ac24 <PCD_EP_ISR_Handler+0x6dc>)
 800ab1a:	4694      	mov	ip, r2
 800ab1c:	4463      	add	r3, ip
 800ab1e:	685a      	ldr	r2, [r3, #4]
 800ab20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab22:	781b      	ldrb	r3, [r3, #0]
 800ab24:	00db      	lsls	r3, r3, #3
 800ab26:	493f      	ldr	r1, [pc, #252]	@ (800ac24 <PCD_EP_ISR_Handler+0x6dc>)
 800ab28:	468c      	mov	ip, r1
 800ab2a:	4463      	add	r3, ip
 800ab2c:	0412      	lsls	r2, r2, #16
 800ab2e:	0c12      	lsrs	r2, r2, #16
 800ab30:	605a      	str	r2, [r3, #4]
 800ab32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab34:	781b      	ldrb	r3, [r3, #0]
 800ab36:	00db      	lsls	r3, r3, #3
 800ab38:	4a3a      	ldr	r2, [pc, #232]	@ (800ac24 <PCD_EP_ISR_Handler+0x6dc>)
 800ab3a:	189a      	adds	r2, r3, r2
 800ab3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab3e:	781b      	ldrb	r3, [r3, #0]
 800ab40:	00db      	lsls	r3, r3, #3
 800ab42:	4938      	ldr	r1, [pc, #224]	@ (800ac24 <PCD_EP_ISR_Handler+0x6dc>)
 800ab44:	468c      	mov	ip, r1
 800ab46:	4463      	add	r3, ip
 800ab48:	6852      	ldr	r2, [r2, #4]
 800ab4a:	605a      	str	r2, [r3, #4]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800ab4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab4e:	781a      	ldrb	r2, [r3, #0]
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	0011      	movs	r1, r2
 800ab54:	0018      	movs	r0, r3
 800ab56:	f010 f9b7 	bl	801aec8 <HAL_PCD_DataInStageCallback>
 800ab5a:	e050      	b.n	800abfe <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800ab5c:	2332      	movs	r3, #50	@ 0x32
 800ab5e:	18fb      	adds	r3, r7, r3
 800ab60:	881a      	ldrh	r2, [r3, #0]
 800ab62:	2380      	movs	r3, #128	@ 0x80
 800ab64:	005b      	lsls	r3, r3, #1
 800ab66:	4013      	ands	r3, r2
 800ab68:	d141      	bne.n	800abee <PCD_EP_ISR_Handler+0x6a6>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800ab6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab6c:	781b      	ldrb	r3, [r3, #0]
 800ab6e:	00db      	lsls	r3, r3, #3
 800ab70:	4a2c      	ldr	r2, [pc, #176]	@ (800ac24 <PCD_EP_ISR_Handler+0x6dc>)
 800ab72:	4694      	mov	ip, r2
 800ab74:	4463      	add	r3, ip
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	0c1b      	lsrs	r3, r3, #16
 800ab7a:	b29a      	uxth	r2, r3
 800ab7c:	2126      	movs	r1, #38	@ 0x26
 800ab7e:	187b      	adds	r3, r7, r1
 800ab80:	0592      	lsls	r2, r2, #22
 800ab82:	0d92      	lsrs	r2, r2, #22
 800ab84:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 800ab86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab88:	699a      	ldr	r2, [r3, #24]
 800ab8a:	187b      	adds	r3, r7, r1
 800ab8c:	881b      	ldrh	r3, [r3, #0]
 800ab8e:	429a      	cmp	r2, r3
 800ab90:	d907      	bls.n	800aba2 <PCD_EP_ISR_Handler+0x65a>
            {
              ep->xfer_len -= TxPctSize;
 800ab92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab94:	699a      	ldr	r2, [r3, #24]
 800ab96:	187b      	adds	r3, r7, r1
 800ab98:	881b      	ldrh	r3, [r3, #0]
 800ab9a:	1ad2      	subs	r2, r2, r3
 800ab9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab9e:	619a      	str	r2, [r3, #24]
 800aba0:	e002      	b.n	800aba8 <PCD_EP_ISR_Handler+0x660>
            }
            else
            {
              ep->xfer_len = 0U;
 800aba2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aba4:	2200      	movs	r2, #0
 800aba6:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800aba8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abaa:	699b      	ldr	r3, [r3, #24]
 800abac:	2b00      	cmp	r3, #0
 800abae:	d107      	bne.n	800abc0 <PCD_EP_ISR_Handler+0x678>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800abb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abb2:	781a      	ldrb	r2, [r3, #0]
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	0011      	movs	r1, r2
 800abb8:	0018      	movs	r0, r3
 800abba:	f010 f985 	bl	801aec8 <HAL_PCD_DataInStageCallback>
 800abbe:	e01e      	b.n	800abfe <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800abc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abc2:	695a      	ldr	r2, [r3, #20]
 800abc4:	2126      	movs	r1, #38	@ 0x26
 800abc6:	187b      	adds	r3, r7, r1
 800abc8:	881b      	ldrh	r3, [r3, #0]
 800abca:	18d2      	adds	r2, r2, r3
 800abcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abce:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800abd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abd2:	69da      	ldr	r2, [r3, #28]
 800abd4:	187b      	adds	r3, r7, r1
 800abd6:	881b      	ldrh	r3, [r3, #0]
 800abd8:	18d2      	adds	r2, r2, r3
 800abda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abdc:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800abe4:	0011      	movs	r1, r2
 800abe6:	0018      	movs	r0, r3
 800abe8:	f003 fd10 	bl	800e60c <USB_EPStartXfer>
 800abec:	e007      	b.n	800abfe <PCD_EP_ISR_Handler+0x6b6>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800abee:	2332      	movs	r3, #50	@ 0x32
 800abf0:	18fb      	adds	r3, r7, r3
 800abf2:	881a      	ldrh	r2, [r3, #0]
 800abf4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	0018      	movs	r0, r3
 800abfa:	f000 f8ff 	bl	800adfc <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ac04:	2380      	movs	r3, #128	@ 0x80
 800ac06:	021b      	lsls	r3, r3, #8
 800ac08:	4013      	ands	r3, r2
 800ac0a:	d000      	beq.n	800ac0e <PCD_EP_ISR_Handler+0x6c6>
 800ac0c:	e4a1      	b.n	800a552 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800ac0e:	2300      	movs	r3, #0
}
 800ac10:	0018      	movs	r0, r3
 800ac12:	46bd      	mov	sp, r7
 800ac14:	b00e      	add	sp, #56	@ 0x38
 800ac16:	bdb0      	pop	{r4, r5, r7, pc}
 800ac18:	07ff8f8f 	.word	0x07ff8f8f
 800ac1c:	000080c0 	.word	0x000080c0
 800ac20:	07ff8f0f 	.word	0x07ff8f0f
 800ac24:	40009800 	.word	0x40009800

0800ac28 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800ac28:	b5b0      	push	{r4, r5, r7, lr}
 800ac2a:	b08a      	sub	sp, #40	@ 0x28
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	60f8      	str	r0, [r7, #12]
 800ac30:	60b9      	str	r1, [r7, #8]
 800ac32:	1dbb      	adds	r3, r7, #6
 800ac34:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ac36:	1dbb      	adds	r3, r7, #6
 800ac38:	881a      	ldrh	r2, [r3, #0]
 800ac3a:	2380      	movs	r3, #128	@ 0x80
 800ac3c:	01db      	lsls	r3, r3, #7
 800ac3e:	4013      	ands	r3, r2
 800ac40:	d067      	beq.n	800ad12 <HAL_PCD_EP_DB_Receive+0xea>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	681a      	ldr	r2, [r3, #0]
 800ac46:	68bb      	ldr	r3, [r7, #8]
 800ac48:	781b      	ldrb	r3, [r3, #0]
 800ac4a:	251e      	movs	r5, #30
 800ac4c:	197c      	adds	r4, r7, r5
 800ac4e:	0019      	movs	r1, r3
 800ac50:	0010      	movs	r0, r2
 800ac52:	f7fe ff1d 	bl	8009a90 <PCD_GET_EP_DBUF0_CNT>
 800ac56:	0003      	movs	r3, r0
 800ac58:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 800ac5a:	68bb      	ldr	r3, [r7, #8]
 800ac5c:	699a      	ldr	r2, [r3, #24]
 800ac5e:	197b      	adds	r3, r7, r5
 800ac60:	881b      	ldrh	r3, [r3, #0]
 800ac62:	429a      	cmp	r2, r3
 800ac64:	d307      	bcc.n	800ac76 <HAL_PCD_EP_DB_Receive+0x4e>
    {
      ep->xfer_len -= count;
 800ac66:	68bb      	ldr	r3, [r7, #8]
 800ac68:	699a      	ldr	r2, [r3, #24]
 800ac6a:	197b      	adds	r3, r7, r5
 800ac6c:	881b      	ldrh	r3, [r3, #0]
 800ac6e:	1ad2      	subs	r2, r2, r3
 800ac70:	68bb      	ldr	r3, [r7, #8]
 800ac72:	619a      	str	r2, [r3, #24]
 800ac74:	e002      	b.n	800ac7c <HAL_PCD_EP_DB_Receive+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 800ac76:	68bb      	ldr	r3, [r7, #8]
 800ac78:	2200      	movs	r2, #0
 800ac7a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800ac7c:	68bb      	ldr	r3, [r7, #8]
 800ac7e:	699b      	ldr	r3, [r3, #24]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d11a      	bne.n	800acba <HAL_PCD_EP_DB_Receive+0x92>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	001a      	movs	r2, r3
 800ac8a:	68bb      	ldr	r3, [r7, #8]
 800ac8c:	781b      	ldrb	r3, [r3, #0]
 800ac8e:	009b      	lsls	r3, r3, #2
 800ac90:	18d3      	adds	r3, r2, r3
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	4a55      	ldr	r2, [pc, #340]	@ (800adec <HAL_PCD_EP_DB_Receive+0x1c4>)
 800ac96:	4013      	ands	r3, r2
 800ac98:	61bb      	str	r3, [r7, #24]
 800ac9a:	69bb      	ldr	r3, [r7, #24]
 800ac9c:	2280      	movs	r2, #128	@ 0x80
 800ac9e:	0192      	lsls	r2, r2, #6
 800aca0:	4053      	eors	r3, r2
 800aca2:	61bb      	str	r3, [r7, #24]
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	001a      	movs	r2, r3
 800acaa:	68bb      	ldr	r3, [r7, #8]
 800acac:	781b      	ldrb	r3, [r3, #0]
 800acae:	009b      	lsls	r3, r3, #2
 800acb0:	18d3      	adds	r3, r2, r3
 800acb2:	69ba      	ldr	r2, [r7, #24]
 800acb4:	494e      	ldr	r1, [pc, #312]	@ (800adf0 <HAL_PCD_EP_DB_Receive+0x1c8>)
 800acb6:	430a      	orrs	r2, r1
 800acb8:	601a      	str	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800acba:	1dbb      	adds	r3, r7, #6
 800acbc:	881b      	ldrh	r3, [r3, #0]
 800acbe:	2240      	movs	r2, #64	@ 0x40
 800acc0:	4013      	ands	r3, r2
 800acc2:	d015      	beq.n	800acf0 <HAL_PCD_EP_DB_Receive+0xc8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	001a      	movs	r2, r3
 800acca:	68bb      	ldr	r3, [r7, #8]
 800accc:	781b      	ldrb	r3, [r3, #0]
 800acce:	009b      	lsls	r3, r3, #2
 800acd0:	18d3      	adds	r3, r2, r3
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	4a47      	ldr	r2, [pc, #284]	@ (800adf4 <HAL_PCD_EP_DB_Receive+0x1cc>)
 800acd6:	4013      	ands	r3, r2
 800acd8:	617b      	str	r3, [r7, #20]
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	001a      	movs	r2, r3
 800ace0:	68bb      	ldr	r3, [r7, #8]
 800ace2:	781b      	ldrb	r3, [r3, #0]
 800ace4:	009b      	lsls	r3, r3, #2
 800ace6:	18d3      	adds	r3, r2, r3
 800ace8:	697a      	ldr	r2, [r7, #20]
 800acea:	4943      	ldr	r1, [pc, #268]	@ (800adf8 <HAL_PCD_EP_DB_Receive+0x1d0>)
 800acec:	430a      	orrs	r2, r1
 800acee:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 800acf0:	241e      	movs	r4, #30
 800acf2:	193b      	adds	r3, r7, r4
 800acf4:	881b      	ldrh	r3, [r3, #0]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d100      	bne.n	800acfc <HAL_PCD_EP_DB_Receive+0xd4>
 800acfa:	e070      	b.n	800adde <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	6818      	ldr	r0, [r3, #0]
 800ad00:	68bb      	ldr	r3, [r7, #8]
 800ad02:	6959      	ldr	r1, [r3, #20]
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	891a      	ldrh	r2, [r3, #8]
 800ad08:	193b      	adds	r3, r7, r4
 800ad0a:	881b      	ldrh	r3, [r3, #0]
 800ad0c:	f004 fe98 	bl	800fa40 <USB_ReadPMA>
 800ad10:	e065      	b.n	800adde <HAL_PCD_EP_DB_Receive+0x1b6>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	681a      	ldr	r2, [r3, #0]
 800ad16:	68bb      	ldr	r3, [r7, #8]
 800ad18:	781b      	ldrb	r3, [r3, #0]
 800ad1a:	251e      	movs	r5, #30
 800ad1c:	197c      	adds	r4, r7, r5
 800ad1e:	0019      	movs	r1, r3
 800ad20:	0010      	movs	r0, r2
 800ad22:	f7fe fed7 	bl	8009ad4 <PCD_GET_EP_DBUF1_CNT>
 800ad26:	0003      	movs	r3, r0
 800ad28:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 800ad2a:	68bb      	ldr	r3, [r7, #8]
 800ad2c:	699a      	ldr	r2, [r3, #24]
 800ad2e:	197b      	adds	r3, r7, r5
 800ad30:	881b      	ldrh	r3, [r3, #0]
 800ad32:	429a      	cmp	r2, r3
 800ad34:	d307      	bcc.n	800ad46 <HAL_PCD_EP_DB_Receive+0x11e>
    {
      ep->xfer_len -= count;
 800ad36:	68bb      	ldr	r3, [r7, #8]
 800ad38:	699a      	ldr	r2, [r3, #24]
 800ad3a:	197b      	adds	r3, r7, r5
 800ad3c:	881b      	ldrh	r3, [r3, #0]
 800ad3e:	1ad2      	subs	r2, r2, r3
 800ad40:	68bb      	ldr	r3, [r7, #8]
 800ad42:	619a      	str	r2, [r3, #24]
 800ad44:	e002      	b.n	800ad4c <HAL_PCD_EP_DB_Receive+0x124>
    }
    else
    {
      ep->xfer_len = 0U;
 800ad46:	68bb      	ldr	r3, [r7, #8]
 800ad48:	2200      	movs	r2, #0
 800ad4a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800ad4c:	68bb      	ldr	r3, [r7, #8]
 800ad4e:	699b      	ldr	r3, [r3, #24]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d11a      	bne.n	800ad8a <HAL_PCD_EP_DB_Receive+0x162>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	001a      	movs	r2, r3
 800ad5a:	68bb      	ldr	r3, [r7, #8]
 800ad5c:	781b      	ldrb	r3, [r3, #0]
 800ad5e:	009b      	lsls	r3, r3, #2
 800ad60:	18d3      	adds	r3, r2, r3
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	4a21      	ldr	r2, [pc, #132]	@ (800adec <HAL_PCD_EP_DB_Receive+0x1c4>)
 800ad66:	4013      	ands	r3, r2
 800ad68:	627b      	str	r3, [r7, #36]	@ 0x24
 800ad6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad6c:	2280      	movs	r2, #128	@ 0x80
 800ad6e:	0192      	lsls	r2, r2, #6
 800ad70:	4053      	eors	r3, r2
 800ad72:	627b      	str	r3, [r7, #36]	@ 0x24
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	001a      	movs	r2, r3
 800ad7a:	68bb      	ldr	r3, [r7, #8]
 800ad7c:	781b      	ldrb	r3, [r3, #0]
 800ad7e:	009b      	lsls	r3, r3, #2
 800ad80:	18d3      	adds	r3, r2, r3
 800ad82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad84:	491a      	ldr	r1, [pc, #104]	@ (800adf0 <HAL_PCD_EP_DB_Receive+0x1c8>)
 800ad86:	430a      	orrs	r2, r1
 800ad88:	601a      	str	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800ad8a:	1dbb      	adds	r3, r7, #6
 800ad8c:	881b      	ldrh	r3, [r3, #0]
 800ad8e:	2240      	movs	r2, #64	@ 0x40
 800ad90:	4013      	ands	r3, r2
 800ad92:	d115      	bne.n	800adc0 <HAL_PCD_EP_DB_Receive+0x198>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	001a      	movs	r2, r3
 800ad9a:	68bb      	ldr	r3, [r7, #8]
 800ad9c:	781b      	ldrb	r3, [r3, #0]
 800ad9e:	009b      	lsls	r3, r3, #2
 800ada0:	18d3      	adds	r3, r2, r3
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	4a13      	ldr	r2, [pc, #76]	@ (800adf4 <HAL_PCD_EP_DB_Receive+0x1cc>)
 800ada6:	4013      	ands	r3, r2
 800ada8:	623b      	str	r3, [r7, #32]
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	001a      	movs	r2, r3
 800adb0:	68bb      	ldr	r3, [r7, #8]
 800adb2:	781b      	ldrb	r3, [r3, #0]
 800adb4:	009b      	lsls	r3, r3, #2
 800adb6:	18d3      	adds	r3, r2, r3
 800adb8:	6a3a      	ldr	r2, [r7, #32]
 800adba:	490f      	ldr	r1, [pc, #60]	@ (800adf8 <HAL_PCD_EP_DB_Receive+0x1d0>)
 800adbc:	430a      	orrs	r2, r1
 800adbe:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 800adc0:	241e      	movs	r4, #30
 800adc2:	193b      	adds	r3, r7, r4
 800adc4:	881b      	ldrh	r3, [r3, #0]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d009      	beq.n	800adde <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	6818      	ldr	r0, [r3, #0]
 800adce:	68bb      	ldr	r3, [r7, #8]
 800add0:	6959      	ldr	r1, [r3, #20]
 800add2:	68bb      	ldr	r3, [r7, #8]
 800add4:	895a      	ldrh	r2, [r3, #10]
 800add6:	193b      	adds	r3, r7, r4
 800add8:	881b      	ldrh	r3, [r3, #0]
 800adda:	f004 fe31 	bl	800fa40 <USB_ReadPMA>
    }
  }

  return count;
 800adde:	231e      	movs	r3, #30
 800ade0:	18fb      	adds	r3, r7, r3
 800ade2:	881b      	ldrh	r3, [r3, #0]
}
 800ade4:	0018      	movs	r0, r3
 800ade6:	46bd      	mov	sp, r7
 800ade8:	b00a      	add	sp, #40	@ 0x28
 800adea:	bdb0      	pop	{r4, r5, r7, pc}
 800adec:	07ffbf8f 	.word	0x07ffbf8f
 800adf0:	00008080 	.word	0x00008080
 800adf4:	07ff8f8f 	.word	0x07ff8f8f
 800adf8:	000080c0 	.word	0x000080c0

0800adfc <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800adfc:	b5b0      	push	{r4, r5, r7, lr}
 800adfe:	b08e      	sub	sp, #56	@ 0x38
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	60f8      	str	r0, [r7, #12]
 800ae04:	60b9      	str	r1, [r7, #8]
 800ae06:	1dbb      	adds	r3, r7, #6
 800ae08:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800ae0a:	1dbb      	adds	r3, r7, #6
 800ae0c:	881b      	ldrh	r3, [r3, #0]
 800ae0e:	2240      	movs	r2, #64	@ 0x40
 800ae10:	4013      	ands	r3, r2
 800ae12:	d100      	bne.n	800ae16 <HAL_PCD_EP_DB_Transmit+0x1a>
 800ae14:	e1c3      	b.n	800b19e <HAL_PCD_EP_DB_Transmit+0x3a2>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	681a      	ldr	r2, [r3, #0]
 800ae1a:	68bb      	ldr	r3, [r7, #8]
 800ae1c:	781b      	ldrb	r3, [r3, #0]
 800ae1e:	251e      	movs	r5, #30
 800ae20:	197c      	adds	r4, r7, r5
 800ae22:	0019      	movs	r1, r3
 800ae24:	0010      	movs	r0, r2
 800ae26:	f7fe fe33 	bl	8009a90 <PCD_GET_EP_DBUF0_CNT>
 800ae2a:	0003      	movs	r3, r0
 800ae2c:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len > TxPctSize)
 800ae2e:	68bb      	ldr	r3, [r7, #8]
 800ae30:	699a      	ldr	r2, [r3, #24]
 800ae32:	197b      	adds	r3, r7, r5
 800ae34:	881b      	ldrh	r3, [r3, #0]
 800ae36:	429a      	cmp	r2, r3
 800ae38:	d907      	bls.n	800ae4a <HAL_PCD_EP_DB_Transmit+0x4e>
    {
      ep->xfer_len -= TxPctSize;
 800ae3a:	68bb      	ldr	r3, [r7, #8]
 800ae3c:	699a      	ldr	r2, [r3, #24]
 800ae3e:	197b      	adds	r3, r7, r5
 800ae40:	881b      	ldrh	r3, [r3, #0]
 800ae42:	1ad2      	subs	r2, r2, r3
 800ae44:	68bb      	ldr	r3, [r7, #8]
 800ae46:	619a      	str	r2, [r3, #24]
 800ae48:	e002      	b.n	800ae50 <HAL_PCD_EP_DB_Transmit+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 800ae4a:	68bb      	ldr	r3, [r7, #8]
 800ae4c:	2200      	movs	r2, #0
 800ae4e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800ae50:	68bb      	ldr	r3, [r7, #8]
 800ae52:	699b      	ldr	r3, [r3, #24]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d000      	beq.n	800ae5a <HAL_PCD_EP_DB_Transmit+0x5e>
 800ae58:	e0b2      	b.n	800afc0 <HAL_PCD_EP_DB_Transmit+0x1c4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ae5a:	68bb      	ldr	r3, [r7, #8]
 800ae5c:	785b      	ldrb	r3, [r3, #1]
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d121      	bne.n	800aea6 <HAL_PCD_EP_DB_Transmit+0xaa>
 800ae62:	68bb      	ldr	r3, [r7, #8]
 800ae64:	781b      	ldrb	r3, [r3, #0]
 800ae66:	00db      	lsls	r3, r3, #3
 800ae68:	4ada      	ldr	r2, [pc, #872]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800ae6a:	4694      	mov	ip, r2
 800ae6c:	4463      	add	r3, ip
 800ae6e:	681a      	ldr	r2, [r3, #0]
 800ae70:	68bb      	ldr	r3, [r7, #8]
 800ae72:	781b      	ldrb	r3, [r3, #0]
 800ae74:	00db      	lsls	r3, r3, #3
 800ae76:	49d7      	ldr	r1, [pc, #860]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800ae78:	468c      	mov	ip, r1
 800ae7a:	4463      	add	r3, ip
 800ae7c:	0192      	lsls	r2, r2, #6
 800ae7e:	0992      	lsrs	r2, r2, #6
 800ae80:	601a      	str	r2, [r3, #0]
 800ae82:	68bb      	ldr	r3, [r7, #8]
 800ae84:	781b      	ldrb	r3, [r3, #0]
 800ae86:	00db      	lsls	r3, r3, #3
 800ae88:	4ad2      	ldr	r2, [pc, #840]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800ae8a:	4694      	mov	ip, r2
 800ae8c:	4463      	add	r3, ip
 800ae8e:	681a      	ldr	r2, [r3, #0]
 800ae90:	68bb      	ldr	r3, [r7, #8]
 800ae92:	781b      	ldrb	r3, [r3, #0]
 800ae94:	00db      	lsls	r3, r3, #3
 800ae96:	49cf      	ldr	r1, [pc, #828]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800ae98:	468c      	mov	ip, r1
 800ae9a:	4463      	add	r3, ip
 800ae9c:	2180      	movs	r1, #128	@ 0x80
 800ae9e:	0609      	lsls	r1, r1, #24
 800aea0:	430a      	orrs	r2, r1
 800aea2:	601a      	str	r2, [r3, #0]
 800aea4:	e020      	b.n	800aee8 <HAL_PCD_EP_DB_Transmit+0xec>
 800aea6:	68bb      	ldr	r3, [r7, #8]
 800aea8:	785b      	ldrb	r3, [r3, #1]
 800aeaa:	2b01      	cmp	r3, #1
 800aeac:	d11c      	bne.n	800aee8 <HAL_PCD_EP_DB_Transmit+0xec>
 800aeae:	68bb      	ldr	r3, [r7, #8]
 800aeb0:	781b      	ldrb	r3, [r3, #0]
 800aeb2:	00db      	lsls	r3, r3, #3
 800aeb4:	4ac7      	ldr	r2, [pc, #796]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800aeb6:	4694      	mov	ip, r2
 800aeb8:	4463      	add	r3, ip
 800aeba:	681a      	ldr	r2, [r3, #0]
 800aebc:	68bb      	ldr	r3, [r7, #8]
 800aebe:	781b      	ldrb	r3, [r3, #0]
 800aec0:	00db      	lsls	r3, r3, #3
 800aec2:	49c4      	ldr	r1, [pc, #784]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800aec4:	468c      	mov	ip, r1
 800aec6:	4463      	add	r3, ip
 800aec8:	0412      	lsls	r2, r2, #16
 800aeca:	0c12      	lsrs	r2, r2, #16
 800aecc:	601a      	str	r2, [r3, #0]
 800aece:	68bb      	ldr	r3, [r7, #8]
 800aed0:	781b      	ldrb	r3, [r3, #0]
 800aed2:	00db      	lsls	r3, r3, #3
 800aed4:	4abf      	ldr	r2, [pc, #764]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800aed6:	189a      	adds	r2, r3, r2
 800aed8:	68bb      	ldr	r3, [r7, #8]
 800aeda:	781b      	ldrb	r3, [r3, #0]
 800aedc:	00db      	lsls	r3, r3, #3
 800aede:	49bd      	ldr	r1, [pc, #756]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800aee0:	468c      	mov	ip, r1
 800aee2:	4463      	add	r3, ip
 800aee4:	6812      	ldr	r2, [r2, #0]
 800aee6:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800aee8:	68bb      	ldr	r3, [r7, #8]
 800aeea:	785b      	ldrb	r3, [r3, #1]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d121      	bne.n	800af34 <HAL_PCD_EP_DB_Transmit+0x138>
 800aef0:	68bb      	ldr	r3, [r7, #8]
 800aef2:	781b      	ldrb	r3, [r3, #0]
 800aef4:	00db      	lsls	r3, r3, #3
 800aef6:	4ab7      	ldr	r2, [pc, #732]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800aef8:	4694      	mov	ip, r2
 800aefa:	4463      	add	r3, ip
 800aefc:	685a      	ldr	r2, [r3, #4]
 800aefe:	68bb      	ldr	r3, [r7, #8]
 800af00:	781b      	ldrb	r3, [r3, #0]
 800af02:	00db      	lsls	r3, r3, #3
 800af04:	49b3      	ldr	r1, [pc, #716]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800af06:	468c      	mov	ip, r1
 800af08:	4463      	add	r3, ip
 800af0a:	0192      	lsls	r2, r2, #6
 800af0c:	0992      	lsrs	r2, r2, #6
 800af0e:	605a      	str	r2, [r3, #4]
 800af10:	68bb      	ldr	r3, [r7, #8]
 800af12:	781b      	ldrb	r3, [r3, #0]
 800af14:	00db      	lsls	r3, r3, #3
 800af16:	4aaf      	ldr	r2, [pc, #700]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800af18:	4694      	mov	ip, r2
 800af1a:	4463      	add	r3, ip
 800af1c:	685a      	ldr	r2, [r3, #4]
 800af1e:	68bb      	ldr	r3, [r7, #8]
 800af20:	781b      	ldrb	r3, [r3, #0]
 800af22:	00db      	lsls	r3, r3, #3
 800af24:	49ab      	ldr	r1, [pc, #684]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800af26:	468c      	mov	ip, r1
 800af28:	4463      	add	r3, ip
 800af2a:	2180      	movs	r1, #128	@ 0x80
 800af2c:	0609      	lsls	r1, r1, #24
 800af2e:	430a      	orrs	r2, r1
 800af30:	605a      	str	r2, [r3, #4]
 800af32:	e020      	b.n	800af76 <HAL_PCD_EP_DB_Transmit+0x17a>
 800af34:	68bb      	ldr	r3, [r7, #8]
 800af36:	785b      	ldrb	r3, [r3, #1]
 800af38:	2b01      	cmp	r3, #1
 800af3a:	d11c      	bne.n	800af76 <HAL_PCD_EP_DB_Transmit+0x17a>
 800af3c:	68bb      	ldr	r3, [r7, #8]
 800af3e:	781b      	ldrb	r3, [r3, #0]
 800af40:	00db      	lsls	r3, r3, #3
 800af42:	4aa4      	ldr	r2, [pc, #656]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800af44:	4694      	mov	ip, r2
 800af46:	4463      	add	r3, ip
 800af48:	685a      	ldr	r2, [r3, #4]
 800af4a:	68bb      	ldr	r3, [r7, #8]
 800af4c:	781b      	ldrb	r3, [r3, #0]
 800af4e:	00db      	lsls	r3, r3, #3
 800af50:	49a0      	ldr	r1, [pc, #640]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800af52:	468c      	mov	ip, r1
 800af54:	4463      	add	r3, ip
 800af56:	0412      	lsls	r2, r2, #16
 800af58:	0c12      	lsrs	r2, r2, #16
 800af5a:	605a      	str	r2, [r3, #4]
 800af5c:	68bb      	ldr	r3, [r7, #8]
 800af5e:	781b      	ldrb	r3, [r3, #0]
 800af60:	00db      	lsls	r3, r3, #3
 800af62:	4a9c      	ldr	r2, [pc, #624]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800af64:	189a      	adds	r2, r3, r2
 800af66:	68bb      	ldr	r3, [r7, #8]
 800af68:	781b      	ldrb	r3, [r3, #0]
 800af6a:	00db      	lsls	r3, r3, #3
 800af6c:	4999      	ldr	r1, [pc, #612]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800af6e:	468c      	mov	ip, r1
 800af70:	4463      	add	r3, ip
 800af72:	6852      	ldr	r2, [r2, #4]
 800af74:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800af76:	68bb      	ldr	r3, [r7, #8]
 800af78:	781a      	ldrb	r2, [r3, #0]
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	0011      	movs	r1, r2
 800af7e:	0018      	movs	r0, r3
 800af80:	f00f ffa2 	bl	801aec8 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800af84:	1dbb      	adds	r3, r7, #6
 800af86:	881a      	ldrh	r2, [r3, #0]
 800af88:	2380      	movs	r3, #128	@ 0x80
 800af8a:	01db      	lsls	r3, r3, #7
 800af8c:	4013      	ands	r3, r2
 800af8e:	d100      	bne.n	800af92 <HAL_PCD_EP_DB_Transmit+0x196>
 800af90:	e2d5      	b.n	800b53e <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	001a      	movs	r2, r3
 800af98:	68bb      	ldr	r3, [r7, #8]
 800af9a:	781b      	ldrb	r3, [r3, #0]
 800af9c:	009b      	lsls	r3, r3, #2
 800af9e:	18d3      	adds	r3, r2, r3
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	4a8d      	ldr	r2, [pc, #564]	@ (800b1d8 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 800afa4:	4013      	ands	r3, r2
 800afa6:	637b      	str	r3, [r7, #52]	@ 0x34
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	001a      	movs	r2, r3
 800afae:	68bb      	ldr	r3, [r7, #8]
 800afb0:	781b      	ldrb	r3, [r3, #0]
 800afb2:	009b      	lsls	r3, r3, #2
 800afb4:	18d3      	adds	r3, r2, r3
 800afb6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800afb8:	4988      	ldr	r1, [pc, #544]	@ (800b1dc <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800afba:	430a      	orrs	r2, r1
 800afbc:	601a      	str	r2, [r3, #0]
 800afbe:	e2be      	b.n	800b53e <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800afc0:	1dbb      	adds	r3, r7, #6
 800afc2:	881a      	ldrh	r2, [r3, #0]
 800afc4:	2380      	movs	r3, #128	@ 0x80
 800afc6:	01db      	lsls	r3, r3, #7
 800afc8:	4013      	ands	r3, r2
 800afca:	d015      	beq.n	800aff8 <HAL_PCD_EP_DB_Transmit+0x1fc>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	001a      	movs	r2, r3
 800afd2:	68bb      	ldr	r3, [r7, #8]
 800afd4:	781b      	ldrb	r3, [r3, #0]
 800afd6:	009b      	lsls	r3, r3, #2
 800afd8:	18d3      	adds	r3, r2, r3
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	4a7e      	ldr	r2, [pc, #504]	@ (800b1d8 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 800afde:	4013      	ands	r3, r2
 800afe0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	001a      	movs	r2, r3
 800afe8:	68bb      	ldr	r3, [r7, #8]
 800afea:	781b      	ldrb	r3, [r3, #0]
 800afec:	009b      	lsls	r3, r3, #2
 800afee:	18d3      	adds	r3, r2, r3
 800aff0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aff2:	497a      	ldr	r1, [pc, #488]	@ (800b1dc <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800aff4:	430a      	orrs	r2, r1
 800aff6:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800aff8:	68bb      	ldr	r3, [r7, #8]
 800affa:	2224      	movs	r2, #36	@ 0x24
 800affc:	5c9b      	ldrb	r3, [r3, r2]
 800affe:	2b01      	cmp	r3, #1
 800b000:	d000      	beq.n	800b004 <HAL_PCD_EP_DB_Transmit+0x208>
 800b002:	e29c      	b.n	800b53e <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 800b004:	68bb      	ldr	r3, [r7, #8]
 800b006:	695a      	ldr	r2, [r3, #20]
 800b008:	211e      	movs	r1, #30
 800b00a:	187b      	adds	r3, r7, r1
 800b00c:	881b      	ldrh	r3, [r3, #0]
 800b00e:	18d2      	adds	r2, r2, r3
 800b010:	68bb      	ldr	r3, [r7, #8]
 800b012:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800b014:	68bb      	ldr	r3, [r7, #8]
 800b016:	69da      	ldr	r2, [r3, #28]
 800b018:	187b      	adds	r3, r7, r1
 800b01a:	881b      	ldrh	r3, [r3, #0]
 800b01c:	18d2      	adds	r2, r2, r3
 800b01e:	68bb      	ldr	r3, [r7, #8]
 800b020:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800b022:	68bb      	ldr	r3, [r7, #8]
 800b024:	6a1a      	ldr	r2, [r3, #32]
 800b026:	68bb      	ldr	r3, [r7, #8]
 800b028:	691b      	ldr	r3, [r3, #16]
 800b02a:	429a      	cmp	r2, r3
 800b02c:	d309      	bcc.n	800b042 <HAL_PCD_EP_DB_Transmit+0x246>
        {
          len = ep->maxpacket;
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	691b      	ldr	r3, [r3, #16]
 800b032:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 800b034:	68bb      	ldr	r3, [r7, #8]
 800b036:	6a1a      	ldr	r2, [r3, #32]
 800b038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b03a:	1ad2      	subs	r2, r2, r3
 800b03c:	68bb      	ldr	r3, [r7, #8]
 800b03e:	621a      	str	r2, [r3, #32]
 800b040:	e016      	b.n	800b070 <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else if (ep->xfer_len_db == 0U)
 800b042:	68bb      	ldr	r3, [r7, #8]
 800b044:	6a1b      	ldr	r3, [r3, #32]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d108      	bne.n	800b05c <HAL_PCD_EP_DB_Transmit+0x260>
        {
          len = TxPctSize;
 800b04a:	231e      	movs	r3, #30
 800b04c:	18fb      	adds	r3, r7, r3
 800b04e:	881b      	ldrh	r3, [r3, #0]
 800b050:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	2224      	movs	r2, #36	@ 0x24
 800b056:	2100      	movs	r1, #0
 800b058:	5499      	strb	r1, [r3, r2]
 800b05a:	e009      	b.n	800b070 <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800b05c:	68bb      	ldr	r3, [r7, #8]
 800b05e:	2224      	movs	r2, #36	@ 0x24
 800b060:	2100      	movs	r1, #0
 800b062:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 800b064:	68bb      	ldr	r3, [r7, #8]
 800b066:	6a1b      	ldr	r3, [r3, #32]
 800b068:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 800b06a:	68bb      	ldr	r3, [r7, #8]
 800b06c:	2200      	movs	r2, #0
 800b06e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800b070:	68bb      	ldr	r3, [r7, #8]
 800b072:	785b      	ldrb	r3, [r3, #1]
 800b074:	2b00      	cmp	r3, #0
 800b076:	d162      	bne.n	800b13e <HAL_PCD_EP_DB_Transmit+0x342>
 800b078:	68bb      	ldr	r3, [r7, #8]
 800b07a:	781b      	ldrb	r3, [r3, #0]
 800b07c:	00db      	lsls	r3, r3, #3
 800b07e:	4a55      	ldr	r2, [pc, #340]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b080:	4694      	mov	ip, r2
 800b082:	4463      	add	r3, ip
 800b084:	681a      	ldr	r2, [r3, #0]
 800b086:	68bb      	ldr	r3, [r7, #8]
 800b088:	781b      	ldrb	r3, [r3, #0]
 800b08a:	00db      	lsls	r3, r3, #3
 800b08c:	4951      	ldr	r1, [pc, #324]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b08e:	468c      	mov	ip, r1
 800b090:	4463      	add	r3, ip
 800b092:	0192      	lsls	r2, r2, #6
 800b094:	0992      	lsrs	r2, r2, #6
 800b096:	601a      	str	r2, [r3, #0]
 800b098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b09a:	2b3e      	cmp	r3, #62	@ 0x3e
 800b09c:	d91e      	bls.n	800b0dc <HAL_PCD_EP_DB_Transmit+0x2e0>
 800b09e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0a0:	095b      	lsrs	r3, r3, #5
 800b0a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b0a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0a6:	221f      	movs	r2, #31
 800b0a8:	4013      	ands	r3, r2
 800b0aa:	d102      	bne.n	800b0b2 <HAL_PCD_EP_DB_Transmit+0x2b6>
 800b0ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0ae:	3b01      	subs	r3, #1
 800b0b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b0b2:	68bb      	ldr	r3, [r7, #8]
 800b0b4:	781b      	ldrb	r3, [r3, #0]
 800b0b6:	00db      	lsls	r3, r3, #3
 800b0b8:	4a46      	ldr	r2, [pc, #280]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b0ba:	4694      	mov	ip, r2
 800b0bc:	4463      	add	r3, ip
 800b0be:	681a      	ldr	r2, [r3, #0]
 800b0c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0c2:	069b      	lsls	r3, r3, #26
 800b0c4:	431a      	orrs	r2, r3
 800b0c6:	68bb      	ldr	r3, [r7, #8]
 800b0c8:	781b      	ldrb	r3, [r3, #0]
 800b0ca:	00db      	lsls	r3, r3, #3
 800b0cc:	4941      	ldr	r1, [pc, #260]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b0ce:	468c      	mov	ip, r1
 800b0d0:	4463      	add	r3, ip
 800b0d2:	2180      	movs	r1, #128	@ 0x80
 800b0d4:	0609      	lsls	r1, r1, #24
 800b0d6:	430a      	orrs	r2, r1
 800b0d8:	601a      	str	r2, [r3, #0]
 800b0da:	e055      	b.n	800b188 <HAL_PCD_EP_DB_Transmit+0x38c>
 800b0dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d111      	bne.n	800b106 <HAL_PCD_EP_DB_Transmit+0x30a>
 800b0e2:	68bb      	ldr	r3, [r7, #8]
 800b0e4:	781b      	ldrb	r3, [r3, #0]
 800b0e6:	00db      	lsls	r3, r3, #3
 800b0e8:	4a3a      	ldr	r2, [pc, #232]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b0ea:	4694      	mov	ip, r2
 800b0ec:	4463      	add	r3, ip
 800b0ee:	681a      	ldr	r2, [r3, #0]
 800b0f0:	68bb      	ldr	r3, [r7, #8]
 800b0f2:	781b      	ldrb	r3, [r3, #0]
 800b0f4:	00db      	lsls	r3, r3, #3
 800b0f6:	4937      	ldr	r1, [pc, #220]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b0f8:	468c      	mov	ip, r1
 800b0fa:	4463      	add	r3, ip
 800b0fc:	2180      	movs	r1, #128	@ 0x80
 800b0fe:	0609      	lsls	r1, r1, #24
 800b100:	430a      	orrs	r2, r1
 800b102:	601a      	str	r2, [r3, #0]
 800b104:	e040      	b.n	800b188 <HAL_PCD_EP_DB_Transmit+0x38c>
 800b106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b108:	085b      	lsrs	r3, r3, #1
 800b10a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b10c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b10e:	2201      	movs	r2, #1
 800b110:	4013      	ands	r3, r2
 800b112:	d002      	beq.n	800b11a <HAL_PCD_EP_DB_Transmit+0x31e>
 800b114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b116:	3301      	adds	r3, #1
 800b118:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b11a:	68bb      	ldr	r3, [r7, #8]
 800b11c:	781b      	ldrb	r3, [r3, #0]
 800b11e:	00db      	lsls	r3, r3, #3
 800b120:	4a2c      	ldr	r2, [pc, #176]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b122:	4694      	mov	ip, r2
 800b124:	4463      	add	r3, ip
 800b126:	6819      	ldr	r1, [r3, #0]
 800b128:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b12a:	069a      	lsls	r2, r3, #26
 800b12c:	68bb      	ldr	r3, [r7, #8]
 800b12e:	781b      	ldrb	r3, [r3, #0]
 800b130:	00db      	lsls	r3, r3, #3
 800b132:	4828      	ldr	r0, [pc, #160]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b134:	4684      	mov	ip, r0
 800b136:	4463      	add	r3, ip
 800b138:	430a      	orrs	r2, r1
 800b13a:	601a      	str	r2, [r3, #0]
 800b13c:	e024      	b.n	800b188 <HAL_PCD_EP_DB_Transmit+0x38c>
 800b13e:	68bb      	ldr	r3, [r7, #8]
 800b140:	785b      	ldrb	r3, [r3, #1]
 800b142:	2b01      	cmp	r3, #1
 800b144:	d120      	bne.n	800b188 <HAL_PCD_EP_DB_Transmit+0x38c>
 800b146:	68bb      	ldr	r3, [r7, #8]
 800b148:	781b      	ldrb	r3, [r3, #0]
 800b14a:	00db      	lsls	r3, r3, #3
 800b14c:	4a21      	ldr	r2, [pc, #132]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b14e:	4694      	mov	ip, r2
 800b150:	4463      	add	r3, ip
 800b152:	681a      	ldr	r2, [r3, #0]
 800b154:	68bb      	ldr	r3, [r7, #8]
 800b156:	781b      	ldrb	r3, [r3, #0]
 800b158:	00db      	lsls	r3, r3, #3
 800b15a:	491e      	ldr	r1, [pc, #120]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b15c:	468c      	mov	ip, r1
 800b15e:	4463      	add	r3, ip
 800b160:	0412      	lsls	r2, r2, #16
 800b162:	0c12      	lsrs	r2, r2, #16
 800b164:	601a      	str	r2, [r3, #0]
 800b166:	68bb      	ldr	r3, [r7, #8]
 800b168:	781b      	ldrb	r3, [r3, #0]
 800b16a:	00db      	lsls	r3, r3, #3
 800b16c:	4a19      	ldr	r2, [pc, #100]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b16e:	4694      	mov	ip, r2
 800b170:	4463      	add	r3, ip
 800b172:	6819      	ldr	r1, [r3, #0]
 800b174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b176:	041a      	lsls	r2, r3, #16
 800b178:	68bb      	ldr	r3, [r7, #8]
 800b17a:	781b      	ldrb	r3, [r3, #0]
 800b17c:	00db      	lsls	r3, r3, #3
 800b17e:	4815      	ldr	r0, [pc, #84]	@ (800b1d4 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800b180:	4684      	mov	ip, r0
 800b182:	4463      	add	r3, ip
 800b184:	430a      	orrs	r2, r1
 800b186:	601a      	str	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	6818      	ldr	r0, [r3, #0]
 800b18c:	68bb      	ldr	r3, [r7, #8]
 800b18e:	6959      	ldr	r1, [r3, #20]
 800b190:	68bb      	ldr	r3, [r7, #8]
 800b192:	891a      	ldrh	r2, [r3, #8]
 800b194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b196:	b29b      	uxth	r3, r3
 800b198:	f004 fbdc 	bl	800f954 <USB_WritePMA>
 800b19c:	e1cf      	b.n	800b53e <HAL_PCD_EP_DB_Transmit+0x742>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	681a      	ldr	r2, [r3, #0]
 800b1a2:	68bb      	ldr	r3, [r7, #8]
 800b1a4:	781b      	ldrb	r3, [r3, #0]
 800b1a6:	251e      	movs	r5, #30
 800b1a8:	197c      	adds	r4, r7, r5
 800b1aa:	0019      	movs	r1, r3
 800b1ac:	0010      	movs	r0, r2
 800b1ae:	f7fe fc91 	bl	8009ad4 <PCD_GET_EP_DBUF1_CNT>
 800b1b2:	0003      	movs	r3, r0
 800b1b4:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= TxPctSize)
 800b1b6:	68bb      	ldr	r3, [r7, #8]
 800b1b8:	699a      	ldr	r2, [r3, #24]
 800b1ba:	197b      	adds	r3, r7, r5
 800b1bc:	881b      	ldrh	r3, [r3, #0]
 800b1be:	429a      	cmp	r2, r3
 800b1c0:	d30e      	bcc.n	800b1e0 <HAL_PCD_EP_DB_Transmit+0x3e4>
    {
      ep->xfer_len -= TxPctSize;
 800b1c2:	68bb      	ldr	r3, [r7, #8]
 800b1c4:	699a      	ldr	r2, [r3, #24]
 800b1c6:	197b      	adds	r3, r7, r5
 800b1c8:	881b      	ldrh	r3, [r3, #0]
 800b1ca:	1ad2      	subs	r2, r2, r3
 800b1cc:	68bb      	ldr	r3, [r7, #8]
 800b1ce:	619a      	str	r2, [r3, #24]
 800b1d0:	e009      	b.n	800b1e6 <HAL_PCD_EP_DB_Transmit+0x3ea>
 800b1d2:	46c0      	nop			@ (mov r8, r8)
 800b1d4:	40009800 	.word	0x40009800
 800b1d8:	07ff8f8f 	.word	0x07ff8f8f
 800b1dc:	0000c080 	.word	0x0000c080
    }
    else
    {
      ep->xfer_len = 0U;
 800b1e0:	68bb      	ldr	r3, [r7, #8]
 800b1e2:	2200      	movs	r2, #0
 800b1e4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800b1e6:	68bb      	ldr	r3, [r7, #8]
 800b1e8:	699b      	ldr	r3, [r3, #24]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d000      	beq.n	800b1f0 <HAL_PCD_EP_DB_Transmit+0x3f4>
 800b1ee:	e0b2      	b.n	800b356 <HAL_PCD_EP_DB_Transmit+0x55a>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b1f0:	68bb      	ldr	r3, [r7, #8]
 800b1f2:	785b      	ldrb	r3, [r3, #1]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d121      	bne.n	800b23c <HAL_PCD_EP_DB_Transmit+0x440>
 800b1f8:	68bb      	ldr	r3, [r7, #8]
 800b1fa:	781b      	ldrb	r3, [r3, #0]
 800b1fc:	00db      	lsls	r3, r3, #3
 800b1fe:	4ab5      	ldr	r2, [pc, #724]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b200:	4694      	mov	ip, r2
 800b202:	4463      	add	r3, ip
 800b204:	681a      	ldr	r2, [r3, #0]
 800b206:	68bb      	ldr	r3, [r7, #8]
 800b208:	781b      	ldrb	r3, [r3, #0]
 800b20a:	00db      	lsls	r3, r3, #3
 800b20c:	49b1      	ldr	r1, [pc, #708]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b20e:	468c      	mov	ip, r1
 800b210:	4463      	add	r3, ip
 800b212:	0192      	lsls	r2, r2, #6
 800b214:	0992      	lsrs	r2, r2, #6
 800b216:	601a      	str	r2, [r3, #0]
 800b218:	68bb      	ldr	r3, [r7, #8]
 800b21a:	781b      	ldrb	r3, [r3, #0]
 800b21c:	00db      	lsls	r3, r3, #3
 800b21e:	4aad      	ldr	r2, [pc, #692]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b220:	4694      	mov	ip, r2
 800b222:	4463      	add	r3, ip
 800b224:	681a      	ldr	r2, [r3, #0]
 800b226:	68bb      	ldr	r3, [r7, #8]
 800b228:	781b      	ldrb	r3, [r3, #0]
 800b22a:	00db      	lsls	r3, r3, #3
 800b22c:	49a9      	ldr	r1, [pc, #676]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b22e:	468c      	mov	ip, r1
 800b230:	4463      	add	r3, ip
 800b232:	2180      	movs	r1, #128	@ 0x80
 800b234:	0609      	lsls	r1, r1, #24
 800b236:	430a      	orrs	r2, r1
 800b238:	601a      	str	r2, [r3, #0]
 800b23a:	e020      	b.n	800b27e <HAL_PCD_EP_DB_Transmit+0x482>
 800b23c:	68bb      	ldr	r3, [r7, #8]
 800b23e:	785b      	ldrb	r3, [r3, #1]
 800b240:	2b01      	cmp	r3, #1
 800b242:	d11c      	bne.n	800b27e <HAL_PCD_EP_DB_Transmit+0x482>
 800b244:	68bb      	ldr	r3, [r7, #8]
 800b246:	781b      	ldrb	r3, [r3, #0]
 800b248:	00db      	lsls	r3, r3, #3
 800b24a:	4aa2      	ldr	r2, [pc, #648]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b24c:	4694      	mov	ip, r2
 800b24e:	4463      	add	r3, ip
 800b250:	681a      	ldr	r2, [r3, #0]
 800b252:	68bb      	ldr	r3, [r7, #8]
 800b254:	781b      	ldrb	r3, [r3, #0]
 800b256:	00db      	lsls	r3, r3, #3
 800b258:	499e      	ldr	r1, [pc, #632]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b25a:	468c      	mov	ip, r1
 800b25c:	4463      	add	r3, ip
 800b25e:	0412      	lsls	r2, r2, #16
 800b260:	0c12      	lsrs	r2, r2, #16
 800b262:	601a      	str	r2, [r3, #0]
 800b264:	68bb      	ldr	r3, [r7, #8]
 800b266:	781b      	ldrb	r3, [r3, #0]
 800b268:	00db      	lsls	r3, r3, #3
 800b26a:	4a9a      	ldr	r2, [pc, #616]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b26c:	189a      	adds	r2, r3, r2
 800b26e:	68bb      	ldr	r3, [r7, #8]
 800b270:	781b      	ldrb	r3, [r3, #0]
 800b272:	00db      	lsls	r3, r3, #3
 800b274:	4997      	ldr	r1, [pc, #604]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b276:	468c      	mov	ip, r1
 800b278:	4463      	add	r3, ip
 800b27a:	6812      	ldr	r2, [r2, #0]
 800b27c:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b27e:	68bb      	ldr	r3, [r7, #8]
 800b280:	785b      	ldrb	r3, [r3, #1]
 800b282:	2b00      	cmp	r3, #0
 800b284:	d121      	bne.n	800b2ca <HAL_PCD_EP_DB_Transmit+0x4ce>
 800b286:	68bb      	ldr	r3, [r7, #8]
 800b288:	781b      	ldrb	r3, [r3, #0]
 800b28a:	00db      	lsls	r3, r3, #3
 800b28c:	4a91      	ldr	r2, [pc, #580]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b28e:	4694      	mov	ip, r2
 800b290:	4463      	add	r3, ip
 800b292:	685a      	ldr	r2, [r3, #4]
 800b294:	68bb      	ldr	r3, [r7, #8]
 800b296:	781b      	ldrb	r3, [r3, #0]
 800b298:	00db      	lsls	r3, r3, #3
 800b29a:	498e      	ldr	r1, [pc, #568]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b29c:	468c      	mov	ip, r1
 800b29e:	4463      	add	r3, ip
 800b2a0:	0192      	lsls	r2, r2, #6
 800b2a2:	0992      	lsrs	r2, r2, #6
 800b2a4:	605a      	str	r2, [r3, #4]
 800b2a6:	68bb      	ldr	r3, [r7, #8]
 800b2a8:	781b      	ldrb	r3, [r3, #0]
 800b2aa:	00db      	lsls	r3, r3, #3
 800b2ac:	4a89      	ldr	r2, [pc, #548]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b2ae:	4694      	mov	ip, r2
 800b2b0:	4463      	add	r3, ip
 800b2b2:	685a      	ldr	r2, [r3, #4]
 800b2b4:	68bb      	ldr	r3, [r7, #8]
 800b2b6:	781b      	ldrb	r3, [r3, #0]
 800b2b8:	00db      	lsls	r3, r3, #3
 800b2ba:	4986      	ldr	r1, [pc, #536]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b2bc:	468c      	mov	ip, r1
 800b2be:	4463      	add	r3, ip
 800b2c0:	2180      	movs	r1, #128	@ 0x80
 800b2c2:	0609      	lsls	r1, r1, #24
 800b2c4:	430a      	orrs	r2, r1
 800b2c6:	605a      	str	r2, [r3, #4]
 800b2c8:	e020      	b.n	800b30c <HAL_PCD_EP_DB_Transmit+0x510>
 800b2ca:	68bb      	ldr	r3, [r7, #8]
 800b2cc:	785b      	ldrb	r3, [r3, #1]
 800b2ce:	2b01      	cmp	r3, #1
 800b2d0:	d11c      	bne.n	800b30c <HAL_PCD_EP_DB_Transmit+0x510>
 800b2d2:	68bb      	ldr	r3, [r7, #8]
 800b2d4:	781b      	ldrb	r3, [r3, #0]
 800b2d6:	00db      	lsls	r3, r3, #3
 800b2d8:	4a7e      	ldr	r2, [pc, #504]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b2da:	4694      	mov	ip, r2
 800b2dc:	4463      	add	r3, ip
 800b2de:	685a      	ldr	r2, [r3, #4]
 800b2e0:	68bb      	ldr	r3, [r7, #8]
 800b2e2:	781b      	ldrb	r3, [r3, #0]
 800b2e4:	00db      	lsls	r3, r3, #3
 800b2e6:	497b      	ldr	r1, [pc, #492]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b2e8:	468c      	mov	ip, r1
 800b2ea:	4463      	add	r3, ip
 800b2ec:	0412      	lsls	r2, r2, #16
 800b2ee:	0c12      	lsrs	r2, r2, #16
 800b2f0:	605a      	str	r2, [r3, #4]
 800b2f2:	68bb      	ldr	r3, [r7, #8]
 800b2f4:	781b      	ldrb	r3, [r3, #0]
 800b2f6:	00db      	lsls	r3, r3, #3
 800b2f8:	4a76      	ldr	r2, [pc, #472]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b2fa:	189a      	adds	r2, r3, r2
 800b2fc:	68bb      	ldr	r3, [r7, #8]
 800b2fe:	781b      	ldrb	r3, [r3, #0]
 800b300:	00db      	lsls	r3, r3, #3
 800b302:	4974      	ldr	r1, [pc, #464]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b304:	468c      	mov	ip, r1
 800b306:	4463      	add	r3, ip
 800b308:	6852      	ldr	r2, [r2, #4]
 800b30a:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800b30c:	68bb      	ldr	r3, [r7, #8]
 800b30e:	781a      	ldrb	r2, [r3, #0]
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	0011      	movs	r1, r2
 800b314:	0018      	movs	r0, r3
 800b316:	f00f fdd7 	bl	801aec8 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800b31a:	1dbb      	adds	r3, r7, #6
 800b31c:	881a      	ldrh	r2, [r3, #0]
 800b31e:	2380      	movs	r3, #128	@ 0x80
 800b320:	01db      	lsls	r3, r3, #7
 800b322:	4013      	ands	r3, r2
 800b324:	d000      	beq.n	800b328 <HAL_PCD_EP_DB_Transmit+0x52c>
 800b326:	e10a      	b.n	800b53e <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	001a      	movs	r2, r3
 800b32e:	68bb      	ldr	r3, [r7, #8]
 800b330:	781b      	ldrb	r3, [r3, #0]
 800b332:	009b      	lsls	r3, r3, #2
 800b334:	18d3      	adds	r3, r2, r3
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	4a67      	ldr	r2, [pc, #412]	@ (800b4d8 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 800b33a:	4013      	ands	r3, r2
 800b33c:	623b      	str	r3, [r7, #32]
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	001a      	movs	r2, r3
 800b344:	68bb      	ldr	r3, [r7, #8]
 800b346:	781b      	ldrb	r3, [r3, #0]
 800b348:	009b      	lsls	r3, r3, #2
 800b34a:	18d3      	adds	r3, r2, r3
 800b34c:	6a3a      	ldr	r2, [r7, #32]
 800b34e:	4963      	ldr	r1, [pc, #396]	@ (800b4dc <HAL_PCD_EP_DB_Transmit+0x6e0>)
 800b350:	430a      	orrs	r2, r1
 800b352:	601a      	str	r2, [r3, #0]
 800b354:	e0f3      	b.n	800b53e <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800b356:	1dbb      	adds	r3, r7, #6
 800b358:	881a      	ldrh	r2, [r3, #0]
 800b35a:	2380      	movs	r3, #128	@ 0x80
 800b35c:	01db      	lsls	r3, r3, #7
 800b35e:	4013      	ands	r3, r2
 800b360:	d115      	bne.n	800b38e <HAL_PCD_EP_DB_Transmit+0x592>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	001a      	movs	r2, r3
 800b368:	68bb      	ldr	r3, [r7, #8]
 800b36a:	781b      	ldrb	r3, [r3, #0]
 800b36c:	009b      	lsls	r3, r3, #2
 800b36e:	18d3      	adds	r3, r2, r3
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	4a59      	ldr	r2, [pc, #356]	@ (800b4d8 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 800b374:	4013      	ands	r3, r2
 800b376:	617b      	str	r3, [r7, #20]
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	001a      	movs	r2, r3
 800b37e:	68bb      	ldr	r3, [r7, #8]
 800b380:	781b      	ldrb	r3, [r3, #0]
 800b382:	009b      	lsls	r3, r3, #2
 800b384:	18d3      	adds	r3, r2, r3
 800b386:	697a      	ldr	r2, [r7, #20]
 800b388:	4954      	ldr	r1, [pc, #336]	@ (800b4dc <HAL_PCD_EP_DB_Transmit+0x6e0>)
 800b38a:	430a      	orrs	r2, r1
 800b38c:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800b38e:	68bb      	ldr	r3, [r7, #8]
 800b390:	2224      	movs	r2, #36	@ 0x24
 800b392:	5c9b      	ldrb	r3, [r3, r2]
 800b394:	2b01      	cmp	r3, #1
 800b396:	d000      	beq.n	800b39a <HAL_PCD_EP_DB_Transmit+0x59e>
 800b398:	e0d1      	b.n	800b53e <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 800b39a:	68bb      	ldr	r3, [r7, #8]
 800b39c:	695a      	ldr	r2, [r3, #20]
 800b39e:	211e      	movs	r1, #30
 800b3a0:	187b      	adds	r3, r7, r1
 800b3a2:	881b      	ldrh	r3, [r3, #0]
 800b3a4:	18d2      	adds	r2, r2, r3
 800b3a6:	68bb      	ldr	r3, [r7, #8]
 800b3a8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800b3aa:	68bb      	ldr	r3, [r7, #8]
 800b3ac:	69da      	ldr	r2, [r3, #28]
 800b3ae:	187b      	adds	r3, r7, r1
 800b3b0:	881b      	ldrh	r3, [r3, #0]
 800b3b2:	18d2      	adds	r2, r2, r3
 800b3b4:	68bb      	ldr	r3, [r7, #8]
 800b3b6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800b3b8:	68bb      	ldr	r3, [r7, #8]
 800b3ba:	6a1a      	ldr	r2, [r3, #32]
 800b3bc:	68bb      	ldr	r3, [r7, #8]
 800b3be:	691b      	ldr	r3, [r3, #16]
 800b3c0:	429a      	cmp	r2, r3
 800b3c2:	d309      	bcc.n	800b3d8 <HAL_PCD_EP_DB_Transmit+0x5dc>
        {
          len = ep->maxpacket;
 800b3c4:	68bb      	ldr	r3, [r7, #8]
 800b3c6:	691b      	ldr	r3, [r3, #16]
 800b3c8:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 800b3ca:	68bb      	ldr	r3, [r7, #8]
 800b3cc:	6a1a      	ldr	r2, [r3, #32]
 800b3ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3d0:	1ad2      	subs	r2, r2, r3
 800b3d2:	68bb      	ldr	r3, [r7, #8]
 800b3d4:	621a      	str	r2, [r3, #32]
 800b3d6:	e016      	b.n	800b406 <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else if (ep->xfer_len_db == 0U)
 800b3d8:	68bb      	ldr	r3, [r7, #8]
 800b3da:	6a1b      	ldr	r3, [r3, #32]
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d108      	bne.n	800b3f2 <HAL_PCD_EP_DB_Transmit+0x5f6>
        {
          len = TxPctSize;
 800b3e0:	231e      	movs	r3, #30
 800b3e2:	18fb      	adds	r3, r7, r3
 800b3e4:	881b      	ldrh	r3, [r3, #0]
 800b3e6:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 800b3e8:	68bb      	ldr	r3, [r7, #8]
 800b3ea:	2224      	movs	r2, #36	@ 0x24
 800b3ec:	2100      	movs	r1, #0
 800b3ee:	5499      	strb	r1, [r3, r2]
 800b3f0:	e009      	b.n	800b406 <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else
        {
          len = ep->xfer_len_db;
 800b3f2:	68bb      	ldr	r3, [r7, #8]
 800b3f4:	6a1b      	ldr	r3, [r3, #32]
 800b3f6:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 800b3f8:	68bb      	ldr	r3, [r7, #8]
 800b3fa:	2200      	movs	r2, #0
 800b3fc:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800b3fe:	68bb      	ldr	r3, [r7, #8]
 800b400:	2224      	movs	r2, #36	@ 0x24
 800b402:	2100      	movs	r1, #0
 800b404:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800b406:	68bb      	ldr	r3, [r7, #8]
 800b408:	785b      	ldrb	r3, [r3, #1]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d168      	bne.n	800b4e0 <HAL_PCD_EP_DB_Transmit+0x6e4>
 800b40e:	68bb      	ldr	r3, [r7, #8]
 800b410:	781b      	ldrb	r3, [r3, #0]
 800b412:	00db      	lsls	r3, r3, #3
 800b414:	4a2f      	ldr	r2, [pc, #188]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b416:	4694      	mov	ip, r2
 800b418:	4463      	add	r3, ip
 800b41a:	685a      	ldr	r2, [r3, #4]
 800b41c:	68bb      	ldr	r3, [r7, #8]
 800b41e:	781b      	ldrb	r3, [r3, #0]
 800b420:	00db      	lsls	r3, r3, #3
 800b422:	492c      	ldr	r1, [pc, #176]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b424:	468c      	mov	ip, r1
 800b426:	4463      	add	r3, ip
 800b428:	0192      	lsls	r2, r2, #6
 800b42a:	0992      	lsrs	r2, r2, #6
 800b42c:	605a      	str	r2, [r3, #4]
 800b42e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b430:	2b3e      	cmp	r3, #62	@ 0x3e
 800b432:	d91e      	bls.n	800b472 <HAL_PCD_EP_DB_Transmit+0x676>
 800b434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b436:	095b      	lsrs	r3, r3, #5
 800b438:	61bb      	str	r3, [r7, #24]
 800b43a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b43c:	221f      	movs	r2, #31
 800b43e:	4013      	ands	r3, r2
 800b440:	d102      	bne.n	800b448 <HAL_PCD_EP_DB_Transmit+0x64c>
 800b442:	69bb      	ldr	r3, [r7, #24]
 800b444:	3b01      	subs	r3, #1
 800b446:	61bb      	str	r3, [r7, #24]
 800b448:	68bb      	ldr	r3, [r7, #8]
 800b44a:	781b      	ldrb	r3, [r3, #0]
 800b44c:	00db      	lsls	r3, r3, #3
 800b44e:	4a21      	ldr	r2, [pc, #132]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b450:	4694      	mov	ip, r2
 800b452:	4463      	add	r3, ip
 800b454:	685a      	ldr	r2, [r3, #4]
 800b456:	69bb      	ldr	r3, [r7, #24]
 800b458:	069b      	lsls	r3, r3, #26
 800b45a:	431a      	orrs	r2, r3
 800b45c:	68bb      	ldr	r3, [r7, #8]
 800b45e:	781b      	ldrb	r3, [r3, #0]
 800b460:	00db      	lsls	r3, r3, #3
 800b462:	491c      	ldr	r1, [pc, #112]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b464:	468c      	mov	ip, r1
 800b466:	4463      	add	r3, ip
 800b468:	2180      	movs	r1, #128	@ 0x80
 800b46a:	0609      	lsls	r1, r1, #24
 800b46c:	430a      	orrs	r2, r1
 800b46e:	605a      	str	r2, [r3, #4]
 800b470:	e05b      	b.n	800b52a <HAL_PCD_EP_DB_Transmit+0x72e>
 800b472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b474:	2b00      	cmp	r3, #0
 800b476:	d111      	bne.n	800b49c <HAL_PCD_EP_DB_Transmit+0x6a0>
 800b478:	68bb      	ldr	r3, [r7, #8]
 800b47a:	781b      	ldrb	r3, [r3, #0]
 800b47c:	00db      	lsls	r3, r3, #3
 800b47e:	4a15      	ldr	r2, [pc, #84]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b480:	4694      	mov	ip, r2
 800b482:	4463      	add	r3, ip
 800b484:	685a      	ldr	r2, [r3, #4]
 800b486:	68bb      	ldr	r3, [r7, #8]
 800b488:	781b      	ldrb	r3, [r3, #0]
 800b48a:	00db      	lsls	r3, r3, #3
 800b48c:	4911      	ldr	r1, [pc, #68]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b48e:	468c      	mov	ip, r1
 800b490:	4463      	add	r3, ip
 800b492:	2180      	movs	r1, #128	@ 0x80
 800b494:	0609      	lsls	r1, r1, #24
 800b496:	430a      	orrs	r2, r1
 800b498:	605a      	str	r2, [r3, #4]
 800b49a:	e046      	b.n	800b52a <HAL_PCD_EP_DB_Transmit+0x72e>
 800b49c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b49e:	085b      	lsrs	r3, r3, #1
 800b4a0:	61bb      	str	r3, [r7, #24]
 800b4a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4a4:	2201      	movs	r2, #1
 800b4a6:	4013      	ands	r3, r2
 800b4a8:	d002      	beq.n	800b4b0 <HAL_PCD_EP_DB_Transmit+0x6b4>
 800b4aa:	69bb      	ldr	r3, [r7, #24]
 800b4ac:	3301      	adds	r3, #1
 800b4ae:	61bb      	str	r3, [r7, #24]
 800b4b0:	68bb      	ldr	r3, [r7, #8]
 800b4b2:	781b      	ldrb	r3, [r3, #0]
 800b4b4:	00db      	lsls	r3, r3, #3
 800b4b6:	4a07      	ldr	r2, [pc, #28]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b4b8:	4694      	mov	ip, r2
 800b4ba:	4463      	add	r3, ip
 800b4bc:	6859      	ldr	r1, [r3, #4]
 800b4be:	69bb      	ldr	r3, [r7, #24]
 800b4c0:	069a      	lsls	r2, r3, #26
 800b4c2:	68bb      	ldr	r3, [r7, #8]
 800b4c4:	781b      	ldrb	r3, [r3, #0]
 800b4c6:	00db      	lsls	r3, r3, #3
 800b4c8:	4802      	ldr	r0, [pc, #8]	@ (800b4d4 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800b4ca:	4684      	mov	ip, r0
 800b4cc:	4463      	add	r3, ip
 800b4ce:	430a      	orrs	r2, r1
 800b4d0:	605a      	str	r2, [r3, #4]
 800b4d2:	e02a      	b.n	800b52a <HAL_PCD_EP_DB_Transmit+0x72e>
 800b4d4:	40009800 	.word	0x40009800
 800b4d8:	07ff8f8f 	.word	0x07ff8f8f
 800b4dc:	0000c080 	.word	0x0000c080
 800b4e0:	68bb      	ldr	r3, [r7, #8]
 800b4e2:	785b      	ldrb	r3, [r3, #1]
 800b4e4:	2b01      	cmp	r3, #1
 800b4e6:	d120      	bne.n	800b52a <HAL_PCD_EP_DB_Transmit+0x72e>
 800b4e8:	68bb      	ldr	r3, [r7, #8]
 800b4ea:	781b      	ldrb	r3, [r3, #0]
 800b4ec:	00db      	lsls	r3, r3, #3
 800b4ee:	4a25      	ldr	r2, [pc, #148]	@ (800b584 <HAL_PCD_EP_DB_Transmit+0x788>)
 800b4f0:	4694      	mov	ip, r2
 800b4f2:	4463      	add	r3, ip
 800b4f4:	685a      	ldr	r2, [r3, #4]
 800b4f6:	68bb      	ldr	r3, [r7, #8]
 800b4f8:	781b      	ldrb	r3, [r3, #0]
 800b4fa:	00db      	lsls	r3, r3, #3
 800b4fc:	4921      	ldr	r1, [pc, #132]	@ (800b584 <HAL_PCD_EP_DB_Transmit+0x788>)
 800b4fe:	468c      	mov	ip, r1
 800b500:	4463      	add	r3, ip
 800b502:	0412      	lsls	r2, r2, #16
 800b504:	0c12      	lsrs	r2, r2, #16
 800b506:	605a      	str	r2, [r3, #4]
 800b508:	68bb      	ldr	r3, [r7, #8]
 800b50a:	781b      	ldrb	r3, [r3, #0]
 800b50c:	00db      	lsls	r3, r3, #3
 800b50e:	4a1d      	ldr	r2, [pc, #116]	@ (800b584 <HAL_PCD_EP_DB_Transmit+0x788>)
 800b510:	4694      	mov	ip, r2
 800b512:	4463      	add	r3, ip
 800b514:	6859      	ldr	r1, [r3, #4]
 800b516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b518:	041a      	lsls	r2, r3, #16
 800b51a:	68bb      	ldr	r3, [r7, #8]
 800b51c:	781b      	ldrb	r3, [r3, #0]
 800b51e:	00db      	lsls	r3, r3, #3
 800b520:	4818      	ldr	r0, [pc, #96]	@ (800b584 <HAL_PCD_EP_DB_Transmit+0x788>)
 800b522:	4684      	mov	ip, r0
 800b524:	4463      	add	r3, ip
 800b526:	430a      	orrs	r2, r1
 800b528:	605a      	str	r2, [r3, #4]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	6818      	ldr	r0, [r3, #0]
 800b52e:	68bb      	ldr	r3, [r7, #8]
 800b530:	6959      	ldr	r1, [r3, #20]
 800b532:	68bb      	ldr	r3, [r7, #8]
 800b534:	895a      	ldrh	r2, [r3, #10]
 800b536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b538:	b29b      	uxth	r3, r3
 800b53a:	f004 fa0b 	bl	800f954 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	001a      	movs	r2, r3
 800b544:	68bb      	ldr	r3, [r7, #8]
 800b546:	781b      	ldrb	r3, [r3, #0]
 800b548:	009b      	lsls	r3, r3, #2
 800b54a:	18d3      	adds	r3, r2, r3
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	4a0e      	ldr	r2, [pc, #56]	@ (800b588 <HAL_PCD_EP_DB_Transmit+0x78c>)
 800b550:	4013      	ands	r3, r2
 800b552:	633b      	str	r3, [r7, #48]	@ 0x30
 800b554:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b556:	2210      	movs	r2, #16
 800b558:	4053      	eors	r3, r2
 800b55a:	633b      	str	r3, [r7, #48]	@ 0x30
 800b55c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b55e:	2220      	movs	r2, #32
 800b560:	4053      	eors	r3, r2
 800b562:	633b      	str	r3, [r7, #48]	@ 0x30
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	001a      	movs	r2, r3
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	781b      	ldrb	r3, [r3, #0]
 800b56e:	009b      	lsls	r3, r3, #2
 800b570:	18d3      	adds	r3, r2, r3
 800b572:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b574:	4905      	ldr	r1, [pc, #20]	@ (800b58c <HAL_PCD_EP_DB_Transmit+0x790>)
 800b576:	430a      	orrs	r2, r1
 800b578:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800b57a:	2300      	movs	r3, #0
}
 800b57c:	0018      	movs	r0, r3
 800b57e:	46bd      	mov	sp, r7
 800b580:	b00e      	add	sp, #56	@ 0x38
 800b582:	bdb0      	pop	{r4, r5, r7, pc}
 800b584:	40009800 	.word	0x40009800
 800b588:	07ff8fbf 	.word	0x07ff8fbf
 800b58c:	00008080 	.word	0x00008080

0800b590 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800b590:	b590      	push	{r4, r7, lr}
 800b592:	b087      	sub	sp, #28
 800b594:	af00      	add	r7, sp, #0
 800b596:	60f8      	str	r0, [r7, #12]
 800b598:	0008      	movs	r0, r1
 800b59a:	0011      	movs	r1, r2
 800b59c:	607b      	str	r3, [r7, #4]
 800b59e:	240a      	movs	r4, #10
 800b5a0:	193b      	adds	r3, r7, r4
 800b5a2:	1c02      	adds	r2, r0, #0
 800b5a4:	801a      	strh	r2, [r3, #0]
 800b5a6:	2308      	movs	r3, #8
 800b5a8:	18fb      	adds	r3, r7, r3
 800b5aa:	1c0a      	adds	r2, r1, #0
 800b5ac:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800b5ae:	0021      	movs	r1, r4
 800b5b0:	187b      	adds	r3, r7, r1
 800b5b2:	881b      	ldrh	r3, [r3, #0]
 800b5b4:	2280      	movs	r2, #128	@ 0x80
 800b5b6:	4013      	ands	r3, r2
 800b5b8:	b29b      	uxth	r3, r3
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d00d      	beq.n	800b5da <HAL_PCDEx_PMAConfig+0x4a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b5be:	187b      	adds	r3, r7, r1
 800b5c0:	881b      	ldrh	r3, [r3, #0]
 800b5c2:	2207      	movs	r2, #7
 800b5c4:	401a      	ands	r2, r3
 800b5c6:	0013      	movs	r3, r2
 800b5c8:	009b      	lsls	r3, r3, #2
 800b5ca:	189b      	adds	r3, r3, r2
 800b5cc:	00db      	lsls	r3, r3, #3
 800b5ce:	3310      	adds	r3, #16
 800b5d0:	68fa      	ldr	r2, [r7, #12]
 800b5d2:	18d3      	adds	r3, r2, r3
 800b5d4:	3304      	adds	r3, #4
 800b5d6:	617b      	str	r3, [r7, #20]
 800b5d8:	e00c      	b.n	800b5f4 <HAL_PCDEx_PMAConfig+0x64>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800b5da:	230a      	movs	r3, #10
 800b5dc:	18fb      	adds	r3, r7, r3
 800b5de:	881a      	ldrh	r2, [r3, #0]
 800b5e0:	0013      	movs	r3, r2
 800b5e2:	009b      	lsls	r3, r3, #2
 800b5e4:	189b      	adds	r3, r3, r2
 800b5e6:	00db      	lsls	r3, r3, #3
 800b5e8:	3351      	adds	r3, #81	@ 0x51
 800b5ea:	33ff      	adds	r3, #255	@ 0xff
 800b5ec:	68fa      	ldr	r2, [r7, #12]
 800b5ee:	18d3      	adds	r3, r2, r3
 800b5f0:	3304      	adds	r3, #4
 800b5f2:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800b5f4:	2308      	movs	r3, #8
 800b5f6:	18fb      	adds	r3, r7, r3
 800b5f8:	881b      	ldrh	r3, [r3, #0]
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d107      	bne.n	800b60e <HAL_PCDEx_PMAConfig+0x7e>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800b5fe:	697b      	ldr	r3, [r7, #20]
 800b600:	2200      	movs	r2, #0
 800b602:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	b29a      	uxth	r2, r3
 800b608:	697b      	ldr	r3, [r7, #20]
 800b60a:	80da      	strh	r2, [r3, #6]
 800b60c:	e00b      	b.n	800b626 <HAL_PCDEx_PMAConfig+0x96>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800b60e:	697b      	ldr	r3, [r7, #20]
 800b610:	2201      	movs	r2, #1
 800b612:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	b29a      	uxth	r2, r3
 800b618:	697b      	ldr	r3, [r7, #20]
 800b61a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	0c1b      	lsrs	r3, r3, #16
 800b620:	b29a      	uxth	r2, r3
 800b622:	697b      	ldr	r3, [r7, #20]
 800b624:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b626:	2300      	movs	r3, #0
}
 800b628:	0018      	movs	r0, r3
 800b62a:	46bd      	mov	sp, r7
 800b62c:	b007      	add	sp, #28
 800b62e:	bd90      	pop	{r4, r7, pc}

0800b630 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800b630:	b580      	push	{r7, lr}
 800b632:	b084      	sub	sp, #16
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800b63e:	687a      	ldr	r2, [r7, #4]
 800b640:	23b5      	movs	r3, #181	@ 0xb5
 800b642:	009b      	lsls	r3, r3, #2
 800b644:	2101      	movs	r1, #1
 800b646:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 800b648:	687a      	ldr	r2, [r7, #4]
 800b64a:	23b3      	movs	r3, #179	@ 0xb3
 800b64c:	009b      	lsls	r3, r3, #2
 800b64e:	2100      	movs	r1, #0
 800b650:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b656:	2201      	movs	r2, #1
 800b658:	431a      	orrs	r2, r3
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b662:	2202      	movs	r2, #2
 800b664:	431a      	orrs	r2, r3
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800b66a:	2300      	movs	r3, #0
}
 800b66c:	0018      	movs	r0, r3
 800b66e:	46bd      	mov	sp, r7
 800b670:	b004      	add	sp, #16
 800b672:	bd80      	pop	{r7, pc}

0800b674 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800b674:	b580      	push	{r7, lr}
 800b676:	b082      	sub	sp, #8
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
 800b67c:	000a      	movs	r2, r1
 800b67e:	1cfb      	adds	r3, r7, #3
 800b680:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800b682:	46c0      	nop			@ (mov r8, r8)
 800b684:	46bd      	mov	sp, r7
 800b686:	b002      	add	sp, #8
 800b688:	bd80      	pop	{r7, pc}
	...

0800b68c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800b68c:	b580      	push	{r7, lr}
 800b68e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800b690:	4b04      	ldr	r3, [pc, #16]	@ (800b6a4 <HAL_PWREx_EnableVddUSB+0x18>)
 800b692:	685a      	ldr	r2, [r3, #4]
 800b694:	4b03      	ldr	r3, [pc, #12]	@ (800b6a4 <HAL_PWREx_EnableVddUSB+0x18>)
 800b696:	2180      	movs	r1, #128	@ 0x80
 800b698:	00c9      	lsls	r1, r1, #3
 800b69a:	430a      	orrs	r2, r1
 800b69c:	605a      	str	r2, [r3, #4]
}
 800b69e:	46c0      	nop			@ (mov r8, r8)
 800b6a0:	46bd      	mov	sp, r7
 800b6a2:	bd80      	pop	{r7, pc}
 800b6a4:	40007000 	.word	0x40007000

0800b6a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b084      	sub	sp, #16
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800b6b0:	4b19      	ldr	r3, [pc, #100]	@ (800b718 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	4a19      	ldr	r2, [pc, #100]	@ (800b71c <HAL_PWREx_ControlVoltageScaling+0x74>)
 800b6b6:	4013      	ands	r3, r2
 800b6b8:	0019      	movs	r1, r3
 800b6ba:	4b17      	ldr	r3, [pc, #92]	@ (800b718 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800b6bc:	687a      	ldr	r2, [r7, #4]
 800b6be:	430a      	orrs	r2, r1
 800b6c0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b6c2:	687a      	ldr	r2, [r7, #4]
 800b6c4:	2380      	movs	r3, #128	@ 0x80
 800b6c6:	009b      	lsls	r3, r3, #2
 800b6c8:	429a      	cmp	r2, r3
 800b6ca:	d11f      	bne.n	800b70c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800b6cc:	4b14      	ldr	r3, [pc, #80]	@ (800b720 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800b6ce:	681a      	ldr	r2, [r3, #0]
 800b6d0:	0013      	movs	r3, r2
 800b6d2:	005b      	lsls	r3, r3, #1
 800b6d4:	189b      	adds	r3, r3, r2
 800b6d6:	005b      	lsls	r3, r3, #1
 800b6d8:	4912      	ldr	r1, [pc, #72]	@ (800b724 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800b6da:	0018      	movs	r0, r3
 800b6dc:	f7fa feb2 	bl	8006444 <__udivsi3>
 800b6e0:	0003      	movs	r3, r0
 800b6e2:	3301      	adds	r3, #1
 800b6e4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b6e6:	e008      	b.n	800b6fa <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d003      	beq.n	800b6f6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	3b01      	subs	r3, #1
 800b6f2:	60fb      	str	r3, [r7, #12]
 800b6f4:	e001      	b.n	800b6fa <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800b6f6:	2303      	movs	r3, #3
 800b6f8:	e009      	b.n	800b70e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b6fa:	4b07      	ldr	r3, [pc, #28]	@ (800b718 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800b6fc:	695a      	ldr	r2, [r3, #20]
 800b6fe:	2380      	movs	r3, #128	@ 0x80
 800b700:	00db      	lsls	r3, r3, #3
 800b702:	401a      	ands	r2, r3
 800b704:	2380      	movs	r3, #128	@ 0x80
 800b706:	00db      	lsls	r3, r3, #3
 800b708:	429a      	cmp	r2, r3
 800b70a:	d0ed      	beq.n	800b6e8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800b70c:	2300      	movs	r3, #0
}
 800b70e:	0018      	movs	r0, r3
 800b710:	46bd      	mov	sp, r7
 800b712:	b004      	add	sp, #16
 800b714:	bd80      	pop	{r7, pc}
 800b716:	46c0      	nop			@ (mov r8, r8)
 800b718:	40007000 	.word	0x40007000
 800b71c:	fffff9ff 	.word	0xfffff9ff
 800b720:	20000004 	.word	0x20000004
 800b724:	000f4240 	.word	0x000f4240

0800b728 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800b728:	b580      	push	{r7, lr}
 800b72a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800b72c:	4b03      	ldr	r3, [pc, #12]	@ (800b73c <LL_RCC_GetAPB1Prescaler+0x14>)
 800b72e:	689a      	ldr	r2, [r3, #8]
 800b730:	23e0      	movs	r3, #224	@ 0xe0
 800b732:	01db      	lsls	r3, r3, #7
 800b734:	4013      	ands	r3, r2
}
 800b736:	0018      	movs	r0, r3
 800b738:	46bd      	mov	sp, r7
 800b73a:	bd80      	pop	{r7, pc}
 800b73c:	40021000 	.word	0x40021000

0800b740 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b740:	b580      	push	{r7, lr}
 800b742:	b088      	sub	sp, #32
 800b744:	af00      	add	r7, sp, #0
 800b746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d102      	bne.n	800b754 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800b74e:	2301      	movs	r3, #1
 800b750:	f000 fb50 	bl	800bdf4 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	2201      	movs	r2, #1
 800b75a:	4013      	ands	r3, r2
 800b75c:	d100      	bne.n	800b760 <HAL_RCC_OscConfig+0x20>
 800b75e:	e07c      	b.n	800b85a <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b760:	4bc3      	ldr	r3, [pc, #780]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b762:	689b      	ldr	r3, [r3, #8]
 800b764:	2238      	movs	r2, #56	@ 0x38
 800b766:	4013      	ands	r3, r2
 800b768:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b76a:	4bc1      	ldr	r3, [pc, #772]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b76c:	68db      	ldr	r3, [r3, #12]
 800b76e:	2203      	movs	r2, #3
 800b770:	4013      	ands	r3, r2
 800b772:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800b774:	69bb      	ldr	r3, [r7, #24]
 800b776:	2b10      	cmp	r3, #16
 800b778:	d102      	bne.n	800b780 <HAL_RCC_OscConfig+0x40>
 800b77a:	697b      	ldr	r3, [r7, #20]
 800b77c:	2b03      	cmp	r3, #3
 800b77e:	d002      	beq.n	800b786 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800b780:	69bb      	ldr	r3, [r7, #24]
 800b782:	2b08      	cmp	r3, #8
 800b784:	d10b      	bne.n	800b79e <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b786:	4bba      	ldr	r3, [pc, #744]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b788:	681a      	ldr	r2, [r3, #0]
 800b78a:	2380      	movs	r3, #128	@ 0x80
 800b78c:	029b      	lsls	r3, r3, #10
 800b78e:	4013      	ands	r3, r2
 800b790:	d062      	beq.n	800b858 <HAL_RCC_OscConfig+0x118>
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	685b      	ldr	r3, [r3, #4]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d15e      	bne.n	800b858 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 800b79a:	2301      	movs	r3, #1
 800b79c:	e32a      	b.n	800bdf4 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	685a      	ldr	r2, [r3, #4]
 800b7a2:	2380      	movs	r3, #128	@ 0x80
 800b7a4:	025b      	lsls	r3, r3, #9
 800b7a6:	429a      	cmp	r2, r3
 800b7a8:	d107      	bne.n	800b7ba <HAL_RCC_OscConfig+0x7a>
 800b7aa:	4bb1      	ldr	r3, [pc, #708]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b7ac:	681a      	ldr	r2, [r3, #0]
 800b7ae:	4bb0      	ldr	r3, [pc, #704]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b7b0:	2180      	movs	r1, #128	@ 0x80
 800b7b2:	0249      	lsls	r1, r1, #9
 800b7b4:	430a      	orrs	r2, r1
 800b7b6:	601a      	str	r2, [r3, #0]
 800b7b8:	e020      	b.n	800b7fc <HAL_RCC_OscConfig+0xbc>
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	685a      	ldr	r2, [r3, #4]
 800b7be:	23a0      	movs	r3, #160	@ 0xa0
 800b7c0:	02db      	lsls	r3, r3, #11
 800b7c2:	429a      	cmp	r2, r3
 800b7c4:	d10e      	bne.n	800b7e4 <HAL_RCC_OscConfig+0xa4>
 800b7c6:	4baa      	ldr	r3, [pc, #680]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b7c8:	681a      	ldr	r2, [r3, #0]
 800b7ca:	4ba9      	ldr	r3, [pc, #676]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b7cc:	2180      	movs	r1, #128	@ 0x80
 800b7ce:	02c9      	lsls	r1, r1, #11
 800b7d0:	430a      	orrs	r2, r1
 800b7d2:	601a      	str	r2, [r3, #0]
 800b7d4:	4ba6      	ldr	r3, [pc, #664]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b7d6:	681a      	ldr	r2, [r3, #0]
 800b7d8:	4ba5      	ldr	r3, [pc, #660]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b7da:	2180      	movs	r1, #128	@ 0x80
 800b7dc:	0249      	lsls	r1, r1, #9
 800b7de:	430a      	orrs	r2, r1
 800b7e0:	601a      	str	r2, [r3, #0]
 800b7e2:	e00b      	b.n	800b7fc <HAL_RCC_OscConfig+0xbc>
 800b7e4:	4ba2      	ldr	r3, [pc, #648]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b7e6:	681a      	ldr	r2, [r3, #0]
 800b7e8:	4ba1      	ldr	r3, [pc, #644]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b7ea:	49a2      	ldr	r1, [pc, #648]	@ (800ba74 <HAL_RCC_OscConfig+0x334>)
 800b7ec:	400a      	ands	r2, r1
 800b7ee:	601a      	str	r2, [r3, #0]
 800b7f0:	4b9f      	ldr	r3, [pc, #636]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b7f2:	681a      	ldr	r2, [r3, #0]
 800b7f4:	4b9e      	ldr	r3, [pc, #632]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b7f6:	49a0      	ldr	r1, [pc, #640]	@ (800ba78 <HAL_RCC_OscConfig+0x338>)
 800b7f8:	400a      	ands	r2, r1
 800b7fa:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	685b      	ldr	r3, [r3, #4]
 800b800:	2b00      	cmp	r3, #0
 800b802:	d014      	beq.n	800b82e <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b804:	f7fd f9a0 	bl	8008b48 <HAL_GetTick>
 800b808:	0003      	movs	r3, r0
 800b80a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b80c:	e008      	b.n	800b820 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b80e:	f7fd f99b 	bl	8008b48 <HAL_GetTick>
 800b812:	0002      	movs	r2, r0
 800b814:	693b      	ldr	r3, [r7, #16]
 800b816:	1ad3      	subs	r3, r2, r3
 800b818:	2b64      	cmp	r3, #100	@ 0x64
 800b81a:	d901      	bls.n	800b820 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 800b81c:	2303      	movs	r3, #3
 800b81e:	e2e9      	b.n	800bdf4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b820:	4b93      	ldr	r3, [pc, #588]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b822:	681a      	ldr	r2, [r3, #0]
 800b824:	2380      	movs	r3, #128	@ 0x80
 800b826:	029b      	lsls	r3, r3, #10
 800b828:	4013      	ands	r3, r2
 800b82a:	d0f0      	beq.n	800b80e <HAL_RCC_OscConfig+0xce>
 800b82c:	e015      	b.n	800b85a <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b82e:	f7fd f98b 	bl	8008b48 <HAL_GetTick>
 800b832:	0003      	movs	r3, r0
 800b834:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b836:	e008      	b.n	800b84a <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b838:	f7fd f986 	bl	8008b48 <HAL_GetTick>
 800b83c:	0002      	movs	r2, r0
 800b83e:	693b      	ldr	r3, [r7, #16]
 800b840:	1ad3      	subs	r3, r2, r3
 800b842:	2b64      	cmp	r3, #100	@ 0x64
 800b844:	d901      	bls.n	800b84a <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800b846:	2303      	movs	r3, #3
 800b848:	e2d4      	b.n	800bdf4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b84a:	4b89      	ldr	r3, [pc, #548]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b84c:	681a      	ldr	r2, [r3, #0]
 800b84e:	2380      	movs	r3, #128	@ 0x80
 800b850:	029b      	lsls	r3, r3, #10
 800b852:	4013      	ands	r3, r2
 800b854:	d1f0      	bne.n	800b838 <HAL_RCC_OscConfig+0xf8>
 800b856:	e000      	b.n	800b85a <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b858:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	2202      	movs	r2, #2
 800b860:	4013      	ands	r3, r2
 800b862:	d100      	bne.n	800b866 <HAL_RCC_OscConfig+0x126>
 800b864:	e099      	b.n	800b99a <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b866:	4b82      	ldr	r3, [pc, #520]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b868:	689b      	ldr	r3, [r3, #8]
 800b86a:	2238      	movs	r2, #56	@ 0x38
 800b86c:	4013      	ands	r3, r2
 800b86e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b870:	4b7f      	ldr	r3, [pc, #508]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b872:	68db      	ldr	r3, [r3, #12]
 800b874:	2203      	movs	r2, #3
 800b876:	4013      	ands	r3, r2
 800b878:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800b87a:	69bb      	ldr	r3, [r7, #24]
 800b87c:	2b10      	cmp	r3, #16
 800b87e:	d102      	bne.n	800b886 <HAL_RCC_OscConfig+0x146>
 800b880:	697b      	ldr	r3, [r7, #20]
 800b882:	2b02      	cmp	r3, #2
 800b884:	d002      	beq.n	800b88c <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800b886:	69bb      	ldr	r3, [r7, #24]
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d135      	bne.n	800b8f8 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b88c:	4b78      	ldr	r3, [pc, #480]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b88e:	681a      	ldr	r2, [r3, #0]
 800b890:	2380      	movs	r3, #128	@ 0x80
 800b892:	00db      	lsls	r3, r3, #3
 800b894:	4013      	ands	r3, r2
 800b896:	d005      	beq.n	800b8a4 <HAL_RCC_OscConfig+0x164>
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	68db      	ldr	r3, [r3, #12]
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d101      	bne.n	800b8a4 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 800b8a0:	2301      	movs	r3, #1
 800b8a2:	e2a7      	b.n	800bdf4 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b8a4:	4b72      	ldr	r3, [pc, #456]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b8a6:	685b      	ldr	r3, [r3, #4]
 800b8a8:	4a74      	ldr	r2, [pc, #464]	@ (800ba7c <HAL_RCC_OscConfig+0x33c>)
 800b8aa:	4013      	ands	r3, r2
 800b8ac:	0019      	movs	r1, r3
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	695b      	ldr	r3, [r3, #20]
 800b8b2:	021a      	lsls	r2, r3, #8
 800b8b4:	4b6e      	ldr	r3, [pc, #440]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b8b6:	430a      	orrs	r2, r1
 800b8b8:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800b8ba:	69bb      	ldr	r3, [r7, #24]
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d112      	bne.n	800b8e6 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800b8c0:	4b6b      	ldr	r3, [pc, #428]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	4a6e      	ldr	r2, [pc, #440]	@ (800ba80 <HAL_RCC_OscConfig+0x340>)
 800b8c6:	4013      	ands	r3, r2
 800b8c8:	0019      	movs	r1, r3
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	691a      	ldr	r2, [r3, #16]
 800b8ce:	4b68      	ldr	r3, [pc, #416]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b8d0:	430a      	orrs	r2, r1
 800b8d2:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800b8d4:	4b66      	ldr	r3, [pc, #408]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	0adb      	lsrs	r3, r3, #11
 800b8da:	2207      	movs	r2, #7
 800b8dc:	4013      	ands	r3, r2
 800b8de:	4a69      	ldr	r2, [pc, #420]	@ (800ba84 <HAL_RCC_OscConfig+0x344>)
 800b8e0:	40da      	lsrs	r2, r3
 800b8e2:	4b69      	ldr	r3, [pc, #420]	@ (800ba88 <HAL_RCC_OscConfig+0x348>)
 800b8e4:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800b8e6:	4b69      	ldr	r3, [pc, #420]	@ (800ba8c <HAL_RCC_OscConfig+0x34c>)
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	0018      	movs	r0, r3
 800b8ec:	f7fc fab0 	bl	8007e50 <HAL_InitTick>
 800b8f0:	1e03      	subs	r3, r0, #0
 800b8f2:	d051      	beq.n	800b998 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 800b8f4:	2301      	movs	r3, #1
 800b8f6:	e27d      	b.n	800bdf4 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	68db      	ldr	r3, [r3, #12]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d030      	beq.n	800b962 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800b900:	4b5b      	ldr	r3, [pc, #364]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	4a5e      	ldr	r2, [pc, #376]	@ (800ba80 <HAL_RCC_OscConfig+0x340>)
 800b906:	4013      	ands	r3, r2
 800b908:	0019      	movs	r1, r3
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	691a      	ldr	r2, [r3, #16]
 800b90e:	4b58      	ldr	r3, [pc, #352]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b910:	430a      	orrs	r2, r1
 800b912:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800b914:	4b56      	ldr	r3, [pc, #344]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b916:	681a      	ldr	r2, [r3, #0]
 800b918:	4b55      	ldr	r3, [pc, #340]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b91a:	2180      	movs	r1, #128	@ 0x80
 800b91c:	0049      	lsls	r1, r1, #1
 800b91e:	430a      	orrs	r2, r1
 800b920:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b922:	f7fd f911 	bl	8008b48 <HAL_GetTick>
 800b926:	0003      	movs	r3, r0
 800b928:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b92a:	e008      	b.n	800b93e <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b92c:	f7fd f90c 	bl	8008b48 <HAL_GetTick>
 800b930:	0002      	movs	r2, r0
 800b932:	693b      	ldr	r3, [r7, #16]
 800b934:	1ad3      	subs	r3, r2, r3
 800b936:	2b02      	cmp	r3, #2
 800b938:	d901      	bls.n	800b93e <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800b93a:	2303      	movs	r3, #3
 800b93c:	e25a      	b.n	800bdf4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b93e:	4b4c      	ldr	r3, [pc, #304]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b940:	681a      	ldr	r2, [r3, #0]
 800b942:	2380      	movs	r3, #128	@ 0x80
 800b944:	00db      	lsls	r3, r3, #3
 800b946:	4013      	ands	r3, r2
 800b948:	d0f0      	beq.n	800b92c <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b94a:	4b49      	ldr	r3, [pc, #292]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b94c:	685b      	ldr	r3, [r3, #4]
 800b94e:	4a4b      	ldr	r2, [pc, #300]	@ (800ba7c <HAL_RCC_OscConfig+0x33c>)
 800b950:	4013      	ands	r3, r2
 800b952:	0019      	movs	r1, r3
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	695b      	ldr	r3, [r3, #20]
 800b958:	021a      	lsls	r2, r3, #8
 800b95a:	4b45      	ldr	r3, [pc, #276]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b95c:	430a      	orrs	r2, r1
 800b95e:	605a      	str	r2, [r3, #4]
 800b960:	e01b      	b.n	800b99a <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800b962:	4b43      	ldr	r3, [pc, #268]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b964:	681a      	ldr	r2, [r3, #0]
 800b966:	4b42      	ldr	r3, [pc, #264]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b968:	4949      	ldr	r1, [pc, #292]	@ (800ba90 <HAL_RCC_OscConfig+0x350>)
 800b96a:	400a      	ands	r2, r1
 800b96c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b96e:	f7fd f8eb 	bl	8008b48 <HAL_GetTick>
 800b972:	0003      	movs	r3, r0
 800b974:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b976:	e008      	b.n	800b98a <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b978:	f7fd f8e6 	bl	8008b48 <HAL_GetTick>
 800b97c:	0002      	movs	r2, r0
 800b97e:	693b      	ldr	r3, [r7, #16]
 800b980:	1ad3      	subs	r3, r2, r3
 800b982:	2b02      	cmp	r3, #2
 800b984:	d901      	bls.n	800b98a <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800b986:	2303      	movs	r3, #3
 800b988:	e234      	b.n	800bdf4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b98a:	4b39      	ldr	r3, [pc, #228]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b98c:	681a      	ldr	r2, [r3, #0]
 800b98e:	2380      	movs	r3, #128	@ 0x80
 800b990:	00db      	lsls	r3, r3, #3
 800b992:	4013      	ands	r3, r2
 800b994:	d1f0      	bne.n	800b978 <HAL_RCC_OscConfig+0x238>
 800b996:	e000      	b.n	800b99a <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b998:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	2208      	movs	r2, #8
 800b9a0:	4013      	ands	r3, r2
 800b9a2:	d047      	beq.n	800ba34 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800b9a4:	4b32      	ldr	r3, [pc, #200]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b9a6:	689b      	ldr	r3, [r3, #8]
 800b9a8:	2238      	movs	r2, #56	@ 0x38
 800b9aa:	4013      	ands	r3, r2
 800b9ac:	2b18      	cmp	r3, #24
 800b9ae:	d10a      	bne.n	800b9c6 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800b9b0:	4b2f      	ldr	r3, [pc, #188]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b9b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b9b4:	2202      	movs	r2, #2
 800b9b6:	4013      	ands	r3, r2
 800b9b8:	d03c      	beq.n	800ba34 <HAL_RCC_OscConfig+0x2f4>
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	699b      	ldr	r3, [r3, #24]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d138      	bne.n	800ba34 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800b9c2:	2301      	movs	r3, #1
 800b9c4:	e216      	b.n	800bdf4 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	699b      	ldr	r3, [r3, #24]
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d019      	beq.n	800ba02 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800b9ce:	4b28      	ldr	r3, [pc, #160]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b9d0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800b9d2:	4b27      	ldr	r3, [pc, #156]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b9d4:	2101      	movs	r1, #1
 800b9d6:	430a      	orrs	r2, r1
 800b9d8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b9da:	f7fd f8b5 	bl	8008b48 <HAL_GetTick>
 800b9de:	0003      	movs	r3, r0
 800b9e0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b9e2:	e008      	b.n	800b9f6 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b9e4:	f7fd f8b0 	bl	8008b48 <HAL_GetTick>
 800b9e8:	0002      	movs	r2, r0
 800b9ea:	693b      	ldr	r3, [r7, #16]
 800b9ec:	1ad3      	subs	r3, r2, r3
 800b9ee:	2b02      	cmp	r3, #2
 800b9f0:	d901      	bls.n	800b9f6 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 800b9f2:	2303      	movs	r3, #3
 800b9f4:	e1fe      	b.n	800bdf4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b9f6:	4b1e      	ldr	r3, [pc, #120]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800b9f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b9fa:	2202      	movs	r2, #2
 800b9fc:	4013      	ands	r3, r2
 800b9fe:	d0f1      	beq.n	800b9e4 <HAL_RCC_OscConfig+0x2a4>
 800ba00:	e018      	b.n	800ba34 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800ba02:	4b1b      	ldr	r3, [pc, #108]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800ba04:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800ba06:	4b1a      	ldr	r3, [pc, #104]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800ba08:	2101      	movs	r1, #1
 800ba0a:	438a      	bics	r2, r1
 800ba0c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba0e:	f7fd f89b 	bl	8008b48 <HAL_GetTick>
 800ba12:	0003      	movs	r3, r0
 800ba14:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800ba16:	e008      	b.n	800ba2a <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ba18:	f7fd f896 	bl	8008b48 <HAL_GetTick>
 800ba1c:	0002      	movs	r2, r0
 800ba1e:	693b      	ldr	r3, [r7, #16]
 800ba20:	1ad3      	subs	r3, r2, r3
 800ba22:	2b02      	cmp	r3, #2
 800ba24:	d901      	bls.n	800ba2a <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800ba26:	2303      	movs	r3, #3
 800ba28:	e1e4      	b.n	800bdf4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800ba2a:	4b11      	ldr	r3, [pc, #68]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800ba2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ba2e:	2202      	movs	r2, #2
 800ba30:	4013      	ands	r3, r2
 800ba32:	d1f1      	bne.n	800ba18 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	2204      	movs	r2, #4
 800ba3a:	4013      	ands	r3, r2
 800ba3c:	d100      	bne.n	800ba40 <HAL_RCC_OscConfig+0x300>
 800ba3e:	e0c7      	b.n	800bbd0 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ba40:	231f      	movs	r3, #31
 800ba42:	18fb      	adds	r3, r7, r3
 800ba44:	2200      	movs	r2, #0
 800ba46:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800ba48:	4b09      	ldr	r3, [pc, #36]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800ba4a:	689b      	ldr	r3, [r3, #8]
 800ba4c:	2238      	movs	r2, #56	@ 0x38
 800ba4e:	4013      	ands	r3, r2
 800ba50:	2b20      	cmp	r3, #32
 800ba52:	d11f      	bne.n	800ba94 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800ba54:	4b06      	ldr	r3, [pc, #24]	@ (800ba70 <HAL_RCC_OscConfig+0x330>)
 800ba56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ba58:	2202      	movs	r2, #2
 800ba5a:	4013      	ands	r3, r2
 800ba5c:	d100      	bne.n	800ba60 <HAL_RCC_OscConfig+0x320>
 800ba5e:	e0b7      	b.n	800bbd0 <HAL_RCC_OscConfig+0x490>
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	689b      	ldr	r3, [r3, #8]
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d000      	beq.n	800ba6a <HAL_RCC_OscConfig+0x32a>
 800ba68:	e0b2      	b.n	800bbd0 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 800ba6a:	2301      	movs	r3, #1
 800ba6c:	e1c2      	b.n	800bdf4 <HAL_RCC_OscConfig+0x6b4>
 800ba6e:	46c0      	nop			@ (mov r8, r8)
 800ba70:	40021000 	.word	0x40021000
 800ba74:	fffeffff 	.word	0xfffeffff
 800ba78:	fffbffff 	.word	0xfffbffff
 800ba7c:	ffff80ff 	.word	0xffff80ff
 800ba80:	ffffc7ff 	.word	0xffffc7ff
 800ba84:	00f42400 	.word	0x00f42400
 800ba88:	20000004 	.word	0x20000004
 800ba8c:	20000008 	.word	0x20000008
 800ba90:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800ba94:	4bb5      	ldr	r3, [pc, #724]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800ba96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ba98:	2380      	movs	r3, #128	@ 0x80
 800ba9a:	055b      	lsls	r3, r3, #21
 800ba9c:	4013      	ands	r3, r2
 800ba9e:	d101      	bne.n	800baa4 <HAL_RCC_OscConfig+0x364>
 800baa0:	2301      	movs	r3, #1
 800baa2:	e000      	b.n	800baa6 <HAL_RCC_OscConfig+0x366>
 800baa4:	2300      	movs	r3, #0
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d011      	beq.n	800bace <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800baaa:	4bb0      	ldr	r3, [pc, #704]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800baac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800baae:	4baf      	ldr	r3, [pc, #700]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bab0:	2180      	movs	r1, #128	@ 0x80
 800bab2:	0549      	lsls	r1, r1, #21
 800bab4:	430a      	orrs	r2, r1
 800bab6:	63da      	str	r2, [r3, #60]	@ 0x3c
 800bab8:	4bac      	ldr	r3, [pc, #688]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800baba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800babc:	2380      	movs	r3, #128	@ 0x80
 800babe:	055b      	lsls	r3, r3, #21
 800bac0:	4013      	ands	r3, r2
 800bac2:	60fb      	str	r3, [r7, #12]
 800bac4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800bac6:	231f      	movs	r3, #31
 800bac8:	18fb      	adds	r3, r7, r3
 800baca:	2201      	movs	r2, #1
 800bacc:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bace:	4ba8      	ldr	r3, [pc, #672]	@ (800bd70 <HAL_RCC_OscConfig+0x630>)
 800bad0:	681a      	ldr	r2, [r3, #0]
 800bad2:	2380      	movs	r3, #128	@ 0x80
 800bad4:	005b      	lsls	r3, r3, #1
 800bad6:	4013      	ands	r3, r2
 800bad8:	d11a      	bne.n	800bb10 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bada:	4ba5      	ldr	r3, [pc, #660]	@ (800bd70 <HAL_RCC_OscConfig+0x630>)
 800badc:	681a      	ldr	r2, [r3, #0]
 800bade:	4ba4      	ldr	r3, [pc, #656]	@ (800bd70 <HAL_RCC_OscConfig+0x630>)
 800bae0:	2180      	movs	r1, #128	@ 0x80
 800bae2:	0049      	lsls	r1, r1, #1
 800bae4:	430a      	orrs	r2, r1
 800bae6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800bae8:	f7fd f82e 	bl	8008b48 <HAL_GetTick>
 800baec:	0003      	movs	r3, r0
 800baee:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800baf0:	e008      	b.n	800bb04 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800baf2:	f7fd f829 	bl	8008b48 <HAL_GetTick>
 800baf6:	0002      	movs	r2, r0
 800baf8:	693b      	ldr	r3, [r7, #16]
 800bafa:	1ad3      	subs	r3, r2, r3
 800bafc:	2b02      	cmp	r3, #2
 800bafe:	d901      	bls.n	800bb04 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 800bb00:	2303      	movs	r3, #3
 800bb02:	e177      	b.n	800bdf4 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bb04:	4b9a      	ldr	r3, [pc, #616]	@ (800bd70 <HAL_RCC_OscConfig+0x630>)
 800bb06:	681a      	ldr	r2, [r3, #0]
 800bb08:	2380      	movs	r3, #128	@ 0x80
 800bb0a:	005b      	lsls	r3, r3, #1
 800bb0c:	4013      	ands	r3, r2
 800bb0e:	d0f0      	beq.n	800baf2 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	689b      	ldr	r3, [r3, #8]
 800bb14:	2b01      	cmp	r3, #1
 800bb16:	d106      	bne.n	800bb26 <HAL_RCC_OscConfig+0x3e6>
 800bb18:	4b94      	ldr	r3, [pc, #592]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bb1a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bb1c:	4b93      	ldr	r3, [pc, #588]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bb1e:	2101      	movs	r1, #1
 800bb20:	430a      	orrs	r2, r1
 800bb22:	65da      	str	r2, [r3, #92]	@ 0x5c
 800bb24:	e01c      	b.n	800bb60 <HAL_RCC_OscConfig+0x420>
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	689b      	ldr	r3, [r3, #8]
 800bb2a:	2b05      	cmp	r3, #5
 800bb2c:	d10c      	bne.n	800bb48 <HAL_RCC_OscConfig+0x408>
 800bb2e:	4b8f      	ldr	r3, [pc, #572]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bb30:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bb32:	4b8e      	ldr	r3, [pc, #568]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bb34:	2104      	movs	r1, #4
 800bb36:	430a      	orrs	r2, r1
 800bb38:	65da      	str	r2, [r3, #92]	@ 0x5c
 800bb3a:	4b8c      	ldr	r3, [pc, #560]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bb3c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bb3e:	4b8b      	ldr	r3, [pc, #556]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bb40:	2101      	movs	r1, #1
 800bb42:	430a      	orrs	r2, r1
 800bb44:	65da      	str	r2, [r3, #92]	@ 0x5c
 800bb46:	e00b      	b.n	800bb60 <HAL_RCC_OscConfig+0x420>
 800bb48:	4b88      	ldr	r3, [pc, #544]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bb4a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bb4c:	4b87      	ldr	r3, [pc, #540]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bb4e:	2101      	movs	r1, #1
 800bb50:	438a      	bics	r2, r1
 800bb52:	65da      	str	r2, [r3, #92]	@ 0x5c
 800bb54:	4b85      	ldr	r3, [pc, #532]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bb56:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bb58:	4b84      	ldr	r3, [pc, #528]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bb5a:	2104      	movs	r1, #4
 800bb5c:	438a      	bics	r2, r1
 800bb5e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	689b      	ldr	r3, [r3, #8]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d014      	beq.n	800bb92 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb68:	f7fc ffee 	bl	8008b48 <HAL_GetTick>
 800bb6c:	0003      	movs	r3, r0
 800bb6e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bb70:	e009      	b.n	800bb86 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bb72:	f7fc ffe9 	bl	8008b48 <HAL_GetTick>
 800bb76:	0002      	movs	r2, r0
 800bb78:	693b      	ldr	r3, [r7, #16]
 800bb7a:	1ad3      	subs	r3, r2, r3
 800bb7c:	4a7d      	ldr	r2, [pc, #500]	@ (800bd74 <HAL_RCC_OscConfig+0x634>)
 800bb7e:	4293      	cmp	r3, r2
 800bb80:	d901      	bls.n	800bb86 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800bb82:	2303      	movs	r3, #3
 800bb84:	e136      	b.n	800bdf4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bb86:	4b79      	ldr	r3, [pc, #484]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bb88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bb8a:	2202      	movs	r2, #2
 800bb8c:	4013      	ands	r3, r2
 800bb8e:	d0f0      	beq.n	800bb72 <HAL_RCC_OscConfig+0x432>
 800bb90:	e013      	b.n	800bbba <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb92:	f7fc ffd9 	bl	8008b48 <HAL_GetTick>
 800bb96:	0003      	movs	r3, r0
 800bb98:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bb9a:	e009      	b.n	800bbb0 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bb9c:	f7fc ffd4 	bl	8008b48 <HAL_GetTick>
 800bba0:	0002      	movs	r2, r0
 800bba2:	693b      	ldr	r3, [r7, #16]
 800bba4:	1ad3      	subs	r3, r2, r3
 800bba6:	4a73      	ldr	r2, [pc, #460]	@ (800bd74 <HAL_RCC_OscConfig+0x634>)
 800bba8:	4293      	cmp	r3, r2
 800bbaa:	d901      	bls.n	800bbb0 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 800bbac:	2303      	movs	r3, #3
 800bbae:	e121      	b.n	800bdf4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bbb0:	4b6e      	ldr	r3, [pc, #440]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bbb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bbb4:	2202      	movs	r2, #2
 800bbb6:	4013      	ands	r3, r2
 800bbb8:	d1f0      	bne.n	800bb9c <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800bbba:	231f      	movs	r3, #31
 800bbbc:	18fb      	adds	r3, r7, r3
 800bbbe:	781b      	ldrb	r3, [r3, #0]
 800bbc0:	2b01      	cmp	r3, #1
 800bbc2:	d105      	bne.n	800bbd0 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800bbc4:	4b69      	ldr	r3, [pc, #420]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bbc6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bbc8:	4b68      	ldr	r3, [pc, #416]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bbca:	496b      	ldr	r1, [pc, #428]	@ (800bd78 <HAL_RCC_OscConfig+0x638>)
 800bbcc:	400a      	ands	r2, r1
 800bbce:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	2220      	movs	r2, #32
 800bbd6:	4013      	ands	r3, r2
 800bbd8:	d039      	beq.n	800bc4e <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	69db      	ldr	r3, [r3, #28]
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d01b      	beq.n	800bc1a <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800bbe2:	4b62      	ldr	r3, [pc, #392]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bbe4:	681a      	ldr	r2, [r3, #0]
 800bbe6:	4b61      	ldr	r3, [pc, #388]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bbe8:	2180      	movs	r1, #128	@ 0x80
 800bbea:	03c9      	lsls	r1, r1, #15
 800bbec:	430a      	orrs	r2, r1
 800bbee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bbf0:	f7fc ffaa 	bl	8008b48 <HAL_GetTick>
 800bbf4:	0003      	movs	r3, r0
 800bbf6:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800bbf8:	e008      	b.n	800bc0c <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bbfa:	f7fc ffa5 	bl	8008b48 <HAL_GetTick>
 800bbfe:	0002      	movs	r2, r0
 800bc00:	693b      	ldr	r3, [r7, #16]
 800bc02:	1ad3      	subs	r3, r2, r3
 800bc04:	2b02      	cmp	r3, #2
 800bc06:	d901      	bls.n	800bc0c <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 800bc08:	2303      	movs	r3, #3
 800bc0a:	e0f3      	b.n	800bdf4 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800bc0c:	4b57      	ldr	r3, [pc, #348]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bc0e:	681a      	ldr	r2, [r3, #0]
 800bc10:	2380      	movs	r3, #128	@ 0x80
 800bc12:	041b      	lsls	r3, r3, #16
 800bc14:	4013      	ands	r3, r2
 800bc16:	d0f0      	beq.n	800bbfa <HAL_RCC_OscConfig+0x4ba>
 800bc18:	e019      	b.n	800bc4e <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800bc1a:	4b54      	ldr	r3, [pc, #336]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bc1c:	681a      	ldr	r2, [r3, #0]
 800bc1e:	4b53      	ldr	r3, [pc, #332]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bc20:	4956      	ldr	r1, [pc, #344]	@ (800bd7c <HAL_RCC_OscConfig+0x63c>)
 800bc22:	400a      	ands	r2, r1
 800bc24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bc26:	f7fc ff8f 	bl	8008b48 <HAL_GetTick>
 800bc2a:	0003      	movs	r3, r0
 800bc2c:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800bc2e:	e008      	b.n	800bc42 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bc30:	f7fc ff8a 	bl	8008b48 <HAL_GetTick>
 800bc34:	0002      	movs	r2, r0
 800bc36:	693b      	ldr	r3, [r7, #16]
 800bc38:	1ad3      	subs	r3, r2, r3
 800bc3a:	2b02      	cmp	r3, #2
 800bc3c:	d901      	bls.n	800bc42 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 800bc3e:	2303      	movs	r3, #3
 800bc40:	e0d8      	b.n	800bdf4 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800bc42:	4b4a      	ldr	r3, [pc, #296]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bc44:	681a      	ldr	r2, [r3, #0]
 800bc46:	2380      	movs	r3, #128	@ 0x80
 800bc48:	041b      	lsls	r3, r3, #16
 800bc4a:	4013      	ands	r3, r2
 800bc4c:	d1f0      	bne.n	800bc30 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	6a1b      	ldr	r3, [r3, #32]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d100      	bne.n	800bc58 <HAL_RCC_OscConfig+0x518>
 800bc56:	e0cc      	b.n	800bdf2 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800bc58:	4b44      	ldr	r3, [pc, #272]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bc5a:	689b      	ldr	r3, [r3, #8]
 800bc5c:	2238      	movs	r2, #56	@ 0x38
 800bc5e:	4013      	ands	r3, r2
 800bc60:	2b10      	cmp	r3, #16
 800bc62:	d100      	bne.n	800bc66 <HAL_RCC_OscConfig+0x526>
 800bc64:	e07b      	b.n	800bd5e <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	6a1b      	ldr	r3, [r3, #32]
 800bc6a:	2b02      	cmp	r3, #2
 800bc6c:	d156      	bne.n	800bd1c <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bc6e:	4b3f      	ldr	r3, [pc, #252]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bc70:	681a      	ldr	r2, [r3, #0]
 800bc72:	4b3e      	ldr	r3, [pc, #248]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bc74:	4942      	ldr	r1, [pc, #264]	@ (800bd80 <HAL_RCC_OscConfig+0x640>)
 800bc76:	400a      	ands	r2, r1
 800bc78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bc7a:	f7fc ff65 	bl	8008b48 <HAL_GetTick>
 800bc7e:	0003      	movs	r3, r0
 800bc80:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bc82:	e008      	b.n	800bc96 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bc84:	f7fc ff60 	bl	8008b48 <HAL_GetTick>
 800bc88:	0002      	movs	r2, r0
 800bc8a:	693b      	ldr	r3, [r7, #16]
 800bc8c:	1ad3      	subs	r3, r2, r3
 800bc8e:	2b02      	cmp	r3, #2
 800bc90:	d901      	bls.n	800bc96 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 800bc92:	2303      	movs	r3, #3
 800bc94:	e0ae      	b.n	800bdf4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bc96:	4b35      	ldr	r3, [pc, #212]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bc98:	681a      	ldr	r2, [r3, #0]
 800bc9a:	2380      	movs	r3, #128	@ 0x80
 800bc9c:	049b      	lsls	r3, r3, #18
 800bc9e:	4013      	ands	r3, r2
 800bca0:	d1f0      	bne.n	800bc84 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bca2:	4b32      	ldr	r3, [pc, #200]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bca4:	68db      	ldr	r3, [r3, #12]
 800bca6:	4a37      	ldr	r2, [pc, #220]	@ (800bd84 <HAL_RCC_OscConfig+0x644>)
 800bca8:	4013      	ands	r3, r2
 800bcaa:	0019      	movs	r1, r3
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcb4:	431a      	orrs	r2, r3
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcba:	021b      	lsls	r3, r3, #8
 800bcbc:	431a      	orrs	r2, r3
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bcc2:	431a      	orrs	r2, r3
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bcc8:	431a      	orrs	r2, r3
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcce:	431a      	orrs	r2, r3
 800bcd0:	4b26      	ldr	r3, [pc, #152]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bcd2:	430a      	orrs	r2, r1
 800bcd4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800bcd6:	4b25      	ldr	r3, [pc, #148]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bcd8:	681a      	ldr	r2, [r3, #0]
 800bcda:	4b24      	ldr	r3, [pc, #144]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bcdc:	2180      	movs	r1, #128	@ 0x80
 800bcde:	0449      	lsls	r1, r1, #17
 800bce0:	430a      	orrs	r2, r1
 800bce2:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800bce4:	4b21      	ldr	r3, [pc, #132]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bce6:	68da      	ldr	r2, [r3, #12]
 800bce8:	4b20      	ldr	r3, [pc, #128]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bcea:	2180      	movs	r1, #128	@ 0x80
 800bcec:	0549      	lsls	r1, r1, #21
 800bcee:	430a      	orrs	r2, r1
 800bcf0:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bcf2:	f7fc ff29 	bl	8008b48 <HAL_GetTick>
 800bcf6:	0003      	movs	r3, r0
 800bcf8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bcfa:	e008      	b.n	800bd0e <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bcfc:	f7fc ff24 	bl	8008b48 <HAL_GetTick>
 800bd00:	0002      	movs	r2, r0
 800bd02:	693b      	ldr	r3, [r7, #16]
 800bd04:	1ad3      	subs	r3, r2, r3
 800bd06:	2b02      	cmp	r3, #2
 800bd08:	d901      	bls.n	800bd0e <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800bd0a:	2303      	movs	r3, #3
 800bd0c:	e072      	b.n	800bdf4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bd0e:	4b17      	ldr	r3, [pc, #92]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bd10:	681a      	ldr	r2, [r3, #0]
 800bd12:	2380      	movs	r3, #128	@ 0x80
 800bd14:	049b      	lsls	r3, r3, #18
 800bd16:	4013      	ands	r3, r2
 800bd18:	d0f0      	beq.n	800bcfc <HAL_RCC_OscConfig+0x5bc>
 800bd1a:	e06a      	b.n	800bdf2 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bd1c:	4b13      	ldr	r3, [pc, #76]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bd1e:	681a      	ldr	r2, [r3, #0]
 800bd20:	4b12      	ldr	r3, [pc, #72]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bd22:	4917      	ldr	r1, [pc, #92]	@ (800bd80 <HAL_RCC_OscConfig+0x640>)
 800bd24:	400a      	ands	r2, r1
 800bd26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd28:	f7fc ff0e 	bl	8008b48 <HAL_GetTick>
 800bd2c:	0003      	movs	r3, r0
 800bd2e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bd30:	e008      	b.n	800bd44 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bd32:	f7fc ff09 	bl	8008b48 <HAL_GetTick>
 800bd36:	0002      	movs	r2, r0
 800bd38:	693b      	ldr	r3, [r7, #16]
 800bd3a:	1ad3      	subs	r3, r2, r3
 800bd3c:	2b02      	cmp	r3, #2
 800bd3e:	d901      	bls.n	800bd44 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 800bd40:	2303      	movs	r3, #3
 800bd42:	e057      	b.n	800bdf4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bd44:	4b09      	ldr	r3, [pc, #36]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bd46:	681a      	ldr	r2, [r3, #0]
 800bd48:	2380      	movs	r3, #128	@ 0x80
 800bd4a:	049b      	lsls	r3, r3, #18
 800bd4c:	4013      	ands	r3, r2
 800bd4e:	d1f0      	bne.n	800bd32 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800bd50:	4b06      	ldr	r3, [pc, #24]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bd52:	68da      	ldr	r2, [r3, #12]
 800bd54:	4b05      	ldr	r3, [pc, #20]	@ (800bd6c <HAL_RCC_OscConfig+0x62c>)
 800bd56:	490c      	ldr	r1, [pc, #48]	@ (800bd88 <HAL_RCC_OscConfig+0x648>)
 800bd58:	400a      	ands	r2, r1
 800bd5a:	60da      	str	r2, [r3, #12]
 800bd5c:	e049      	b.n	800bdf2 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	6a1b      	ldr	r3, [r3, #32]
 800bd62:	2b01      	cmp	r3, #1
 800bd64:	d112      	bne.n	800bd8c <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800bd66:	2301      	movs	r3, #1
 800bd68:	e044      	b.n	800bdf4 <HAL_RCC_OscConfig+0x6b4>
 800bd6a:	46c0      	nop			@ (mov r8, r8)
 800bd6c:	40021000 	.word	0x40021000
 800bd70:	40007000 	.word	0x40007000
 800bd74:	00001388 	.word	0x00001388
 800bd78:	efffffff 	.word	0xefffffff
 800bd7c:	ffbfffff 	.word	0xffbfffff
 800bd80:	feffffff 	.word	0xfeffffff
 800bd84:	11c1808c 	.word	0x11c1808c
 800bd88:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800bd8c:	4b1b      	ldr	r3, [pc, #108]	@ (800bdfc <HAL_RCC_OscConfig+0x6bc>)
 800bd8e:	68db      	ldr	r3, [r3, #12]
 800bd90:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bd92:	697b      	ldr	r3, [r7, #20]
 800bd94:	2203      	movs	r2, #3
 800bd96:	401a      	ands	r2, r3
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd9c:	429a      	cmp	r2, r3
 800bd9e:	d126      	bne.n	800bdee <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800bda0:	697b      	ldr	r3, [r7, #20]
 800bda2:	2270      	movs	r2, #112	@ 0x70
 800bda4:	401a      	ands	r2, r3
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bdaa:	429a      	cmp	r2, r3
 800bdac:	d11f      	bne.n	800bdee <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800bdae:	697a      	ldr	r2, [r7, #20]
 800bdb0:	23fe      	movs	r3, #254	@ 0xfe
 800bdb2:	01db      	lsls	r3, r3, #7
 800bdb4:	401a      	ands	r2, r3
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdba:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800bdbc:	429a      	cmp	r2, r3
 800bdbe:	d116      	bne.n	800bdee <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800bdc0:	697a      	ldr	r2, [r7, #20]
 800bdc2:	23f8      	movs	r3, #248	@ 0xf8
 800bdc4:	039b      	lsls	r3, r3, #14
 800bdc6:	401a      	ands	r2, r3
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800bdcc:	429a      	cmp	r2, r3
 800bdce:	d10e      	bne.n	800bdee <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800bdd0:	697a      	ldr	r2, [r7, #20]
 800bdd2:	23e0      	movs	r3, #224	@ 0xe0
 800bdd4:	051b      	lsls	r3, r3, #20
 800bdd6:	401a      	ands	r2, r3
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800bddc:	429a      	cmp	r2, r3
 800bdde:	d106      	bne.n	800bdee <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800bde0:	697b      	ldr	r3, [r7, #20]
 800bde2:	0f5b      	lsrs	r3, r3, #29
 800bde4:	075a      	lsls	r2, r3, #29
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800bdea:	429a      	cmp	r2, r3
 800bdec:	d001      	beq.n	800bdf2 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 800bdee:	2301      	movs	r3, #1
 800bdf0:	e000      	b.n	800bdf4 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 800bdf2:	2300      	movs	r3, #0
}
 800bdf4:	0018      	movs	r0, r3
 800bdf6:	46bd      	mov	sp, r7
 800bdf8:	b008      	add	sp, #32
 800bdfa:	bd80      	pop	{r7, pc}
 800bdfc:	40021000 	.word	0x40021000

0800be00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800be00:	b580      	push	{r7, lr}
 800be02:	b084      	sub	sp, #16
 800be04:	af00      	add	r7, sp, #0
 800be06:	6078      	str	r0, [r7, #4]
 800be08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d101      	bne.n	800be14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800be10:	2301      	movs	r3, #1
 800be12:	e0e9      	b.n	800bfe8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800be14:	4b76      	ldr	r3, [pc, #472]	@ (800bff0 <HAL_RCC_ClockConfig+0x1f0>)
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	2207      	movs	r2, #7
 800be1a:	4013      	ands	r3, r2
 800be1c:	683a      	ldr	r2, [r7, #0]
 800be1e:	429a      	cmp	r2, r3
 800be20:	d91e      	bls.n	800be60 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800be22:	4b73      	ldr	r3, [pc, #460]	@ (800bff0 <HAL_RCC_ClockConfig+0x1f0>)
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	2207      	movs	r2, #7
 800be28:	4393      	bics	r3, r2
 800be2a:	0019      	movs	r1, r3
 800be2c:	4b70      	ldr	r3, [pc, #448]	@ (800bff0 <HAL_RCC_ClockConfig+0x1f0>)
 800be2e:	683a      	ldr	r2, [r7, #0]
 800be30:	430a      	orrs	r2, r1
 800be32:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800be34:	f7fc fe88 	bl	8008b48 <HAL_GetTick>
 800be38:	0003      	movs	r3, r0
 800be3a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800be3c:	e009      	b.n	800be52 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800be3e:	f7fc fe83 	bl	8008b48 <HAL_GetTick>
 800be42:	0002      	movs	r2, r0
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	1ad3      	subs	r3, r2, r3
 800be48:	4a6a      	ldr	r2, [pc, #424]	@ (800bff4 <HAL_RCC_ClockConfig+0x1f4>)
 800be4a:	4293      	cmp	r3, r2
 800be4c:	d901      	bls.n	800be52 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800be4e:	2303      	movs	r3, #3
 800be50:	e0ca      	b.n	800bfe8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800be52:	4b67      	ldr	r3, [pc, #412]	@ (800bff0 <HAL_RCC_ClockConfig+0x1f0>)
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	2207      	movs	r2, #7
 800be58:	4013      	ands	r3, r2
 800be5a:	683a      	ldr	r2, [r7, #0]
 800be5c:	429a      	cmp	r2, r3
 800be5e:	d1ee      	bne.n	800be3e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	2202      	movs	r2, #2
 800be66:	4013      	ands	r3, r2
 800be68:	d015      	beq.n	800be96 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	2204      	movs	r2, #4
 800be70:	4013      	ands	r3, r2
 800be72:	d006      	beq.n	800be82 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800be74:	4b60      	ldr	r3, [pc, #384]	@ (800bff8 <HAL_RCC_ClockConfig+0x1f8>)
 800be76:	689a      	ldr	r2, [r3, #8]
 800be78:	4b5f      	ldr	r3, [pc, #380]	@ (800bff8 <HAL_RCC_ClockConfig+0x1f8>)
 800be7a:	21e0      	movs	r1, #224	@ 0xe0
 800be7c:	01c9      	lsls	r1, r1, #7
 800be7e:	430a      	orrs	r2, r1
 800be80:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800be82:	4b5d      	ldr	r3, [pc, #372]	@ (800bff8 <HAL_RCC_ClockConfig+0x1f8>)
 800be84:	689b      	ldr	r3, [r3, #8]
 800be86:	4a5d      	ldr	r2, [pc, #372]	@ (800bffc <HAL_RCC_ClockConfig+0x1fc>)
 800be88:	4013      	ands	r3, r2
 800be8a:	0019      	movs	r1, r3
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	689a      	ldr	r2, [r3, #8]
 800be90:	4b59      	ldr	r3, [pc, #356]	@ (800bff8 <HAL_RCC_ClockConfig+0x1f8>)
 800be92:	430a      	orrs	r2, r1
 800be94:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	2201      	movs	r2, #1
 800be9c:	4013      	ands	r3, r2
 800be9e:	d057      	beq.n	800bf50 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	685b      	ldr	r3, [r3, #4]
 800bea4:	2b01      	cmp	r3, #1
 800bea6:	d107      	bne.n	800beb8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bea8:	4b53      	ldr	r3, [pc, #332]	@ (800bff8 <HAL_RCC_ClockConfig+0x1f8>)
 800beaa:	681a      	ldr	r2, [r3, #0]
 800beac:	2380      	movs	r3, #128	@ 0x80
 800beae:	029b      	lsls	r3, r3, #10
 800beb0:	4013      	ands	r3, r2
 800beb2:	d12b      	bne.n	800bf0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800beb4:	2301      	movs	r3, #1
 800beb6:	e097      	b.n	800bfe8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	685b      	ldr	r3, [r3, #4]
 800bebc:	2b02      	cmp	r3, #2
 800bebe:	d107      	bne.n	800bed0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bec0:	4b4d      	ldr	r3, [pc, #308]	@ (800bff8 <HAL_RCC_ClockConfig+0x1f8>)
 800bec2:	681a      	ldr	r2, [r3, #0]
 800bec4:	2380      	movs	r3, #128	@ 0x80
 800bec6:	049b      	lsls	r3, r3, #18
 800bec8:	4013      	ands	r3, r2
 800beca:	d11f      	bne.n	800bf0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800becc:	2301      	movs	r3, #1
 800bece:	e08b      	b.n	800bfe8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	685b      	ldr	r3, [r3, #4]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d107      	bne.n	800bee8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bed8:	4b47      	ldr	r3, [pc, #284]	@ (800bff8 <HAL_RCC_ClockConfig+0x1f8>)
 800beda:	681a      	ldr	r2, [r3, #0]
 800bedc:	2380      	movs	r3, #128	@ 0x80
 800bede:	00db      	lsls	r3, r3, #3
 800bee0:	4013      	ands	r3, r2
 800bee2:	d113      	bne.n	800bf0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800bee4:	2301      	movs	r3, #1
 800bee6:	e07f      	b.n	800bfe8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	685b      	ldr	r3, [r3, #4]
 800beec:	2b03      	cmp	r3, #3
 800beee:	d106      	bne.n	800befe <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bef0:	4b41      	ldr	r3, [pc, #260]	@ (800bff8 <HAL_RCC_ClockConfig+0x1f8>)
 800bef2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bef4:	2202      	movs	r2, #2
 800bef6:	4013      	ands	r3, r2
 800bef8:	d108      	bne.n	800bf0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800befa:	2301      	movs	r3, #1
 800befc:	e074      	b.n	800bfe8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800befe:	4b3e      	ldr	r3, [pc, #248]	@ (800bff8 <HAL_RCC_ClockConfig+0x1f8>)
 800bf00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bf02:	2202      	movs	r2, #2
 800bf04:	4013      	ands	r3, r2
 800bf06:	d101      	bne.n	800bf0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800bf08:	2301      	movs	r3, #1
 800bf0a:	e06d      	b.n	800bfe8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bf0c:	4b3a      	ldr	r3, [pc, #232]	@ (800bff8 <HAL_RCC_ClockConfig+0x1f8>)
 800bf0e:	689b      	ldr	r3, [r3, #8]
 800bf10:	2207      	movs	r2, #7
 800bf12:	4393      	bics	r3, r2
 800bf14:	0019      	movs	r1, r3
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	685a      	ldr	r2, [r3, #4]
 800bf1a:	4b37      	ldr	r3, [pc, #220]	@ (800bff8 <HAL_RCC_ClockConfig+0x1f8>)
 800bf1c:	430a      	orrs	r2, r1
 800bf1e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bf20:	f7fc fe12 	bl	8008b48 <HAL_GetTick>
 800bf24:	0003      	movs	r3, r0
 800bf26:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bf28:	e009      	b.n	800bf3e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bf2a:	f7fc fe0d 	bl	8008b48 <HAL_GetTick>
 800bf2e:	0002      	movs	r2, r0
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	1ad3      	subs	r3, r2, r3
 800bf34:	4a2f      	ldr	r2, [pc, #188]	@ (800bff4 <HAL_RCC_ClockConfig+0x1f4>)
 800bf36:	4293      	cmp	r3, r2
 800bf38:	d901      	bls.n	800bf3e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800bf3a:	2303      	movs	r3, #3
 800bf3c:	e054      	b.n	800bfe8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bf3e:	4b2e      	ldr	r3, [pc, #184]	@ (800bff8 <HAL_RCC_ClockConfig+0x1f8>)
 800bf40:	689b      	ldr	r3, [r3, #8]
 800bf42:	2238      	movs	r2, #56	@ 0x38
 800bf44:	401a      	ands	r2, r3
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	685b      	ldr	r3, [r3, #4]
 800bf4a:	00db      	lsls	r3, r3, #3
 800bf4c:	429a      	cmp	r2, r3
 800bf4e:	d1ec      	bne.n	800bf2a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800bf50:	4b27      	ldr	r3, [pc, #156]	@ (800bff0 <HAL_RCC_ClockConfig+0x1f0>)
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	2207      	movs	r2, #7
 800bf56:	4013      	ands	r3, r2
 800bf58:	683a      	ldr	r2, [r7, #0]
 800bf5a:	429a      	cmp	r2, r3
 800bf5c:	d21e      	bcs.n	800bf9c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bf5e:	4b24      	ldr	r3, [pc, #144]	@ (800bff0 <HAL_RCC_ClockConfig+0x1f0>)
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	2207      	movs	r2, #7
 800bf64:	4393      	bics	r3, r2
 800bf66:	0019      	movs	r1, r3
 800bf68:	4b21      	ldr	r3, [pc, #132]	@ (800bff0 <HAL_RCC_ClockConfig+0x1f0>)
 800bf6a:	683a      	ldr	r2, [r7, #0]
 800bf6c:	430a      	orrs	r2, r1
 800bf6e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800bf70:	f7fc fdea 	bl	8008b48 <HAL_GetTick>
 800bf74:	0003      	movs	r3, r0
 800bf76:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800bf78:	e009      	b.n	800bf8e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bf7a:	f7fc fde5 	bl	8008b48 <HAL_GetTick>
 800bf7e:	0002      	movs	r2, r0
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	1ad3      	subs	r3, r2, r3
 800bf84:	4a1b      	ldr	r2, [pc, #108]	@ (800bff4 <HAL_RCC_ClockConfig+0x1f4>)
 800bf86:	4293      	cmp	r3, r2
 800bf88:	d901      	bls.n	800bf8e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800bf8a:	2303      	movs	r3, #3
 800bf8c:	e02c      	b.n	800bfe8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800bf8e:	4b18      	ldr	r3, [pc, #96]	@ (800bff0 <HAL_RCC_ClockConfig+0x1f0>)
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	2207      	movs	r2, #7
 800bf94:	4013      	ands	r3, r2
 800bf96:	683a      	ldr	r2, [r7, #0]
 800bf98:	429a      	cmp	r2, r3
 800bf9a:	d1ee      	bne.n	800bf7a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	2204      	movs	r2, #4
 800bfa2:	4013      	ands	r3, r2
 800bfa4:	d009      	beq.n	800bfba <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800bfa6:	4b14      	ldr	r3, [pc, #80]	@ (800bff8 <HAL_RCC_ClockConfig+0x1f8>)
 800bfa8:	689b      	ldr	r3, [r3, #8]
 800bfaa:	4a15      	ldr	r2, [pc, #84]	@ (800c000 <HAL_RCC_ClockConfig+0x200>)
 800bfac:	4013      	ands	r3, r2
 800bfae:	0019      	movs	r1, r3
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	68da      	ldr	r2, [r3, #12]
 800bfb4:	4b10      	ldr	r3, [pc, #64]	@ (800bff8 <HAL_RCC_ClockConfig+0x1f8>)
 800bfb6:	430a      	orrs	r2, r1
 800bfb8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800bfba:	f000 f829 	bl	800c010 <HAL_RCC_GetSysClockFreq>
 800bfbe:	0001      	movs	r1, r0
 800bfc0:	4b0d      	ldr	r3, [pc, #52]	@ (800bff8 <HAL_RCC_ClockConfig+0x1f8>)
 800bfc2:	689b      	ldr	r3, [r3, #8]
 800bfc4:	0a1b      	lsrs	r3, r3, #8
 800bfc6:	220f      	movs	r2, #15
 800bfc8:	401a      	ands	r2, r3
 800bfca:	4b0e      	ldr	r3, [pc, #56]	@ (800c004 <HAL_RCC_ClockConfig+0x204>)
 800bfcc:	0092      	lsls	r2, r2, #2
 800bfce:	58d3      	ldr	r3, [r2, r3]
 800bfd0:	221f      	movs	r2, #31
 800bfd2:	4013      	ands	r3, r2
 800bfd4:	000a      	movs	r2, r1
 800bfd6:	40da      	lsrs	r2, r3
 800bfd8:	4b0b      	ldr	r3, [pc, #44]	@ (800c008 <HAL_RCC_ClockConfig+0x208>)
 800bfda:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800bfdc:	4b0b      	ldr	r3, [pc, #44]	@ (800c00c <HAL_RCC_ClockConfig+0x20c>)
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	0018      	movs	r0, r3
 800bfe2:	f7fb ff35 	bl	8007e50 <HAL_InitTick>
 800bfe6:	0003      	movs	r3, r0
}
 800bfe8:	0018      	movs	r0, r3
 800bfea:	46bd      	mov	sp, r7
 800bfec:	b004      	add	sp, #16
 800bfee:	bd80      	pop	{r7, pc}
 800bff0:	40022000 	.word	0x40022000
 800bff4:	00001388 	.word	0x00001388
 800bff8:	40021000 	.word	0x40021000
 800bffc:	fffff0ff 	.word	0xfffff0ff
 800c000:	ffff8fff 	.word	0xffff8fff
 800c004:	0801f520 	.word	0x0801f520
 800c008:	20000004 	.word	0x20000004
 800c00c:	20000008 	.word	0x20000008

0800c010 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c010:	b580      	push	{r7, lr}
 800c012:	b086      	sub	sp, #24
 800c014:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800c016:	4b3c      	ldr	r3, [pc, #240]	@ (800c108 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c018:	689b      	ldr	r3, [r3, #8]
 800c01a:	2238      	movs	r2, #56	@ 0x38
 800c01c:	4013      	ands	r3, r2
 800c01e:	d10f      	bne.n	800c040 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800c020:	4b39      	ldr	r3, [pc, #228]	@ (800c108 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	0adb      	lsrs	r3, r3, #11
 800c026:	2207      	movs	r2, #7
 800c028:	4013      	ands	r3, r2
 800c02a:	2201      	movs	r2, #1
 800c02c:	409a      	lsls	r2, r3
 800c02e:	0013      	movs	r3, r2
 800c030:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800c032:	6839      	ldr	r1, [r7, #0]
 800c034:	4835      	ldr	r0, [pc, #212]	@ (800c10c <HAL_RCC_GetSysClockFreq+0xfc>)
 800c036:	f7fa fa05 	bl	8006444 <__udivsi3>
 800c03a:	0003      	movs	r3, r0
 800c03c:	613b      	str	r3, [r7, #16]
 800c03e:	e05d      	b.n	800c0fc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800c040:	4b31      	ldr	r3, [pc, #196]	@ (800c108 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c042:	689b      	ldr	r3, [r3, #8]
 800c044:	2238      	movs	r2, #56	@ 0x38
 800c046:	4013      	ands	r3, r2
 800c048:	2b08      	cmp	r3, #8
 800c04a:	d102      	bne.n	800c052 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800c04c:	4b30      	ldr	r3, [pc, #192]	@ (800c110 <HAL_RCC_GetSysClockFreq+0x100>)
 800c04e:	613b      	str	r3, [r7, #16]
 800c050:	e054      	b.n	800c0fc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c052:	4b2d      	ldr	r3, [pc, #180]	@ (800c108 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c054:	689b      	ldr	r3, [r3, #8]
 800c056:	2238      	movs	r2, #56	@ 0x38
 800c058:	4013      	ands	r3, r2
 800c05a:	2b10      	cmp	r3, #16
 800c05c:	d138      	bne.n	800c0d0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800c05e:	4b2a      	ldr	r3, [pc, #168]	@ (800c108 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c060:	68db      	ldr	r3, [r3, #12]
 800c062:	2203      	movs	r2, #3
 800c064:	4013      	ands	r3, r2
 800c066:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c068:	4b27      	ldr	r3, [pc, #156]	@ (800c108 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c06a:	68db      	ldr	r3, [r3, #12]
 800c06c:	091b      	lsrs	r3, r3, #4
 800c06e:	2207      	movs	r2, #7
 800c070:	4013      	ands	r3, r2
 800c072:	3301      	adds	r3, #1
 800c074:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	2b03      	cmp	r3, #3
 800c07a:	d10d      	bne.n	800c098 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c07c:	68b9      	ldr	r1, [r7, #8]
 800c07e:	4824      	ldr	r0, [pc, #144]	@ (800c110 <HAL_RCC_GetSysClockFreq+0x100>)
 800c080:	f7fa f9e0 	bl	8006444 <__udivsi3>
 800c084:	0003      	movs	r3, r0
 800c086:	0019      	movs	r1, r3
 800c088:	4b1f      	ldr	r3, [pc, #124]	@ (800c108 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c08a:	68db      	ldr	r3, [r3, #12]
 800c08c:	0a1b      	lsrs	r3, r3, #8
 800c08e:	227f      	movs	r2, #127	@ 0x7f
 800c090:	4013      	ands	r3, r2
 800c092:	434b      	muls	r3, r1
 800c094:	617b      	str	r3, [r7, #20]
        break;
 800c096:	e00d      	b.n	800c0b4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800c098:	68b9      	ldr	r1, [r7, #8]
 800c09a:	481c      	ldr	r0, [pc, #112]	@ (800c10c <HAL_RCC_GetSysClockFreq+0xfc>)
 800c09c:	f7fa f9d2 	bl	8006444 <__udivsi3>
 800c0a0:	0003      	movs	r3, r0
 800c0a2:	0019      	movs	r1, r3
 800c0a4:	4b18      	ldr	r3, [pc, #96]	@ (800c108 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c0a6:	68db      	ldr	r3, [r3, #12]
 800c0a8:	0a1b      	lsrs	r3, r3, #8
 800c0aa:	227f      	movs	r2, #127	@ 0x7f
 800c0ac:	4013      	ands	r3, r2
 800c0ae:	434b      	muls	r3, r1
 800c0b0:	617b      	str	r3, [r7, #20]
        break;
 800c0b2:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800c0b4:	4b14      	ldr	r3, [pc, #80]	@ (800c108 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c0b6:	68db      	ldr	r3, [r3, #12]
 800c0b8:	0f5b      	lsrs	r3, r3, #29
 800c0ba:	2207      	movs	r2, #7
 800c0bc:	4013      	ands	r3, r2
 800c0be:	3301      	adds	r3, #1
 800c0c0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800c0c2:	6879      	ldr	r1, [r7, #4]
 800c0c4:	6978      	ldr	r0, [r7, #20]
 800c0c6:	f7fa f9bd 	bl	8006444 <__udivsi3>
 800c0ca:	0003      	movs	r3, r0
 800c0cc:	613b      	str	r3, [r7, #16]
 800c0ce:	e015      	b.n	800c0fc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800c0d0:	4b0d      	ldr	r3, [pc, #52]	@ (800c108 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c0d2:	689b      	ldr	r3, [r3, #8]
 800c0d4:	2238      	movs	r2, #56	@ 0x38
 800c0d6:	4013      	ands	r3, r2
 800c0d8:	2b20      	cmp	r3, #32
 800c0da:	d103      	bne.n	800c0e4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800c0dc:	2380      	movs	r3, #128	@ 0x80
 800c0de:	021b      	lsls	r3, r3, #8
 800c0e0:	613b      	str	r3, [r7, #16]
 800c0e2:	e00b      	b.n	800c0fc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800c0e4:	4b08      	ldr	r3, [pc, #32]	@ (800c108 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c0e6:	689b      	ldr	r3, [r3, #8]
 800c0e8:	2238      	movs	r2, #56	@ 0x38
 800c0ea:	4013      	ands	r3, r2
 800c0ec:	2b18      	cmp	r3, #24
 800c0ee:	d103      	bne.n	800c0f8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800c0f0:	23fa      	movs	r3, #250	@ 0xfa
 800c0f2:	01db      	lsls	r3, r3, #7
 800c0f4:	613b      	str	r3, [r7, #16]
 800c0f6:	e001      	b.n	800c0fc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800c0fc:	693b      	ldr	r3, [r7, #16]
}
 800c0fe:	0018      	movs	r0, r3
 800c100:	46bd      	mov	sp, r7
 800c102:	b006      	add	sp, #24
 800c104:	bd80      	pop	{r7, pc}
 800c106:	46c0      	nop			@ (mov r8, r8)
 800c108:	40021000 	.word	0x40021000
 800c10c:	00f42400 	.word	0x00f42400
 800c110:	007a1200 	.word	0x007a1200

0800c114 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c114:	b580      	push	{r7, lr}
 800c116:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c118:	4b02      	ldr	r3, [pc, #8]	@ (800c124 <HAL_RCC_GetHCLKFreq+0x10>)
 800c11a:	681b      	ldr	r3, [r3, #0]
}
 800c11c:	0018      	movs	r0, r3
 800c11e:	46bd      	mov	sp, r7
 800c120:	bd80      	pop	{r7, pc}
 800c122:	46c0      	nop			@ (mov r8, r8)
 800c124:	20000004 	.word	0x20000004

0800c128 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c128:	b5b0      	push	{r4, r5, r7, lr}
 800c12a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800c12c:	f7ff fff2 	bl	800c114 <HAL_RCC_GetHCLKFreq>
 800c130:	0004      	movs	r4, r0
 800c132:	f7ff faf9 	bl	800b728 <LL_RCC_GetAPB1Prescaler>
 800c136:	0003      	movs	r3, r0
 800c138:	0b1a      	lsrs	r2, r3, #12
 800c13a:	4b05      	ldr	r3, [pc, #20]	@ (800c150 <HAL_RCC_GetPCLK1Freq+0x28>)
 800c13c:	0092      	lsls	r2, r2, #2
 800c13e:	58d3      	ldr	r3, [r2, r3]
 800c140:	221f      	movs	r2, #31
 800c142:	4013      	ands	r3, r2
 800c144:	40dc      	lsrs	r4, r3
 800c146:	0023      	movs	r3, r4
}
 800c148:	0018      	movs	r0, r3
 800c14a:	46bd      	mov	sp, r7
 800c14c:	bdb0      	pop	{r4, r5, r7, pc}
 800c14e:	46c0      	nop			@ (mov r8, r8)
 800c150:	0801f560 	.word	0x0801f560

0800c154 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800c154:	b580      	push	{r7, lr}
 800c156:	b082      	sub	sp, #8
 800c158:	af00      	add	r7, sp, #0
 800c15a:	6078      	str	r0, [r7, #4]
 800c15c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	2207      	movs	r2, #7
 800c162:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800c164:	4b0e      	ldr	r3, [pc, #56]	@ (800c1a0 <HAL_RCC_GetClockConfig+0x4c>)
 800c166:	689b      	ldr	r3, [r3, #8]
 800c168:	2207      	movs	r2, #7
 800c16a:	401a      	ands	r2, r3
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800c170:	4b0b      	ldr	r3, [pc, #44]	@ (800c1a0 <HAL_RCC_GetClockConfig+0x4c>)
 800c172:	689a      	ldr	r2, [r3, #8]
 800c174:	23f0      	movs	r3, #240	@ 0xf0
 800c176:	011b      	lsls	r3, r3, #4
 800c178:	401a      	ands	r2, r3
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 800c17e:	4b08      	ldr	r3, [pc, #32]	@ (800c1a0 <HAL_RCC_GetClockConfig+0x4c>)
 800c180:	689a      	ldr	r2, [r3, #8]
 800c182:	23e0      	movs	r3, #224	@ 0xe0
 800c184:	01db      	lsls	r3, r3, #7
 800c186:	401a      	ands	r2, r3
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800c18c:	4b05      	ldr	r3, [pc, #20]	@ (800c1a4 <HAL_RCC_GetClockConfig+0x50>)
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	2207      	movs	r2, #7
 800c192:	401a      	ands	r2, r3
 800c194:	683b      	ldr	r3, [r7, #0]
 800c196:	601a      	str	r2, [r3, #0]
}
 800c198:	46c0      	nop			@ (mov r8, r8)
 800c19a:	46bd      	mov	sp, r7
 800c19c:	b002      	add	sp, #8
 800c19e:	bd80      	pop	{r7, pc}
 800c1a0:	40021000 	.word	0x40021000
 800c1a4:	40022000 	.word	0x40022000

0800c1a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c1a8:	b580      	push	{r7, lr}
 800c1aa:	b086      	sub	sp, #24
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800c1b0:	2313      	movs	r3, #19
 800c1b2:	18fb      	adds	r3, r7, r3
 800c1b4:	2200      	movs	r2, #0
 800c1b6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c1b8:	2312      	movs	r3, #18
 800c1ba:	18fb      	adds	r3, r7, r3
 800c1bc:	2200      	movs	r2, #0
 800c1be:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681a      	ldr	r2, [r3, #0]
 800c1c4:	2380      	movs	r3, #128	@ 0x80
 800c1c6:	029b      	lsls	r3, r3, #10
 800c1c8:	4013      	ands	r3, r2
 800c1ca:	d100      	bne.n	800c1ce <HAL_RCCEx_PeriphCLKConfig+0x26>
 800c1cc:	e0ad      	b.n	800c32a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c1ce:	2011      	movs	r0, #17
 800c1d0:	183b      	adds	r3, r7, r0
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c1d6:	4b47      	ldr	r3, [pc, #284]	@ (800c2f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c1d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c1da:	2380      	movs	r3, #128	@ 0x80
 800c1dc:	055b      	lsls	r3, r3, #21
 800c1de:	4013      	ands	r3, r2
 800c1e0:	d110      	bne.n	800c204 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c1e2:	4b44      	ldr	r3, [pc, #272]	@ (800c2f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c1e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c1e6:	4b43      	ldr	r3, [pc, #268]	@ (800c2f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c1e8:	2180      	movs	r1, #128	@ 0x80
 800c1ea:	0549      	lsls	r1, r1, #21
 800c1ec:	430a      	orrs	r2, r1
 800c1ee:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c1f0:	4b40      	ldr	r3, [pc, #256]	@ (800c2f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c1f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c1f4:	2380      	movs	r3, #128	@ 0x80
 800c1f6:	055b      	lsls	r3, r3, #21
 800c1f8:	4013      	ands	r3, r2
 800c1fa:	60bb      	str	r3, [r7, #8]
 800c1fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c1fe:	183b      	adds	r3, r7, r0
 800c200:	2201      	movs	r2, #1
 800c202:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c204:	4b3c      	ldr	r3, [pc, #240]	@ (800c2f8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800c206:	681a      	ldr	r2, [r3, #0]
 800c208:	4b3b      	ldr	r3, [pc, #236]	@ (800c2f8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800c20a:	2180      	movs	r1, #128	@ 0x80
 800c20c:	0049      	lsls	r1, r1, #1
 800c20e:	430a      	orrs	r2, r1
 800c210:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c212:	f7fc fc99 	bl	8008b48 <HAL_GetTick>
 800c216:	0003      	movs	r3, r0
 800c218:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c21a:	e00b      	b.n	800c234 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c21c:	f7fc fc94 	bl	8008b48 <HAL_GetTick>
 800c220:	0002      	movs	r2, r0
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	1ad3      	subs	r3, r2, r3
 800c226:	2b02      	cmp	r3, #2
 800c228:	d904      	bls.n	800c234 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800c22a:	2313      	movs	r3, #19
 800c22c:	18fb      	adds	r3, r7, r3
 800c22e:	2203      	movs	r2, #3
 800c230:	701a      	strb	r2, [r3, #0]
        break;
 800c232:	e005      	b.n	800c240 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c234:	4b30      	ldr	r3, [pc, #192]	@ (800c2f8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800c236:	681a      	ldr	r2, [r3, #0]
 800c238:	2380      	movs	r3, #128	@ 0x80
 800c23a:	005b      	lsls	r3, r3, #1
 800c23c:	4013      	ands	r3, r2
 800c23e:	d0ed      	beq.n	800c21c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800c240:	2313      	movs	r3, #19
 800c242:	18fb      	adds	r3, r7, r3
 800c244:	781b      	ldrb	r3, [r3, #0]
 800c246:	2b00      	cmp	r3, #0
 800c248:	d15e      	bne.n	800c308 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c24a:	4b2a      	ldr	r3, [pc, #168]	@ (800c2f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c24c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c24e:	23c0      	movs	r3, #192	@ 0xc0
 800c250:	009b      	lsls	r3, r3, #2
 800c252:	4013      	ands	r3, r2
 800c254:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c256:	697b      	ldr	r3, [r7, #20]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d019      	beq.n	800c290 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c260:	697a      	ldr	r2, [r7, #20]
 800c262:	429a      	cmp	r2, r3
 800c264:	d014      	beq.n	800c290 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c266:	4b23      	ldr	r3, [pc, #140]	@ (800c2f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c268:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c26a:	4a24      	ldr	r2, [pc, #144]	@ (800c2fc <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800c26c:	4013      	ands	r3, r2
 800c26e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c270:	4b20      	ldr	r3, [pc, #128]	@ (800c2f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c272:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c274:	4b1f      	ldr	r3, [pc, #124]	@ (800c2f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c276:	2180      	movs	r1, #128	@ 0x80
 800c278:	0249      	lsls	r1, r1, #9
 800c27a:	430a      	orrs	r2, r1
 800c27c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c27e:	4b1d      	ldr	r3, [pc, #116]	@ (800c2f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c280:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c282:	4b1c      	ldr	r3, [pc, #112]	@ (800c2f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c284:	491e      	ldr	r1, [pc, #120]	@ (800c300 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800c286:	400a      	ands	r2, r1
 800c288:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c28a:	4b1a      	ldr	r3, [pc, #104]	@ (800c2f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c28c:	697a      	ldr	r2, [r7, #20]
 800c28e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c290:	697b      	ldr	r3, [r7, #20]
 800c292:	2201      	movs	r2, #1
 800c294:	4013      	ands	r3, r2
 800c296:	d016      	beq.n	800c2c6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c298:	f7fc fc56 	bl	8008b48 <HAL_GetTick>
 800c29c:	0003      	movs	r3, r0
 800c29e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c2a0:	e00c      	b.n	800c2bc <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c2a2:	f7fc fc51 	bl	8008b48 <HAL_GetTick>
 800c2a6:	0002      	movs	r2, r0
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	1ad3      	subs	r3, r2, r3
 800c2ac:	4a15      	ldr	r2, [pc, #84]	@ (800c304 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800c2ae:	4293      	cmp	r3, r2
 800c2b0:	d904      	bls.n	800c2bc <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800c2b2:	2313      	movs	r3, #19
 800c2b4:	18fb      	adds	r3, r7, r3
 800c2b6:	2203      	movs	r2, #3
 800c2b8:	701a      	strb	r2, [r3, #0]
            break;
 800c2ba:	e004      	b.n	800c2c6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c2bc:	4b0d      	ldr	r3, [pc, #52]	@ (800c2f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c2be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c2c0:	2202      	movs	r2, #2
 800c2c2:	4013      	ands	r3, r2
 800c2c4:	d0ed      	beq.n	800c2a2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800c2c6:	2313      	movs	r3, #19
 800c2c8:	18fb      	adds	r3, r7, r3
 800c2ca:	781b      	ldrb	r3, [r3, #0]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d10a      	bne.n	800c2e6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c2d0:	4b08      	ldr	r3, [pc, #32]	@ (800c2f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c2d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c2d4:	4a09      	ldr	r2, [pc, #36]	@ (800c2fc <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800c2d6:	4013      	ands	r3, r2
 800c2d8:	0019      	movs	r1, r3
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c2de:	4b05      	ldr	r3, [pc, #20]	@ (800c2f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c2e0:	430a      	orrs	r2, r1
 800c2e2:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c2e4:	e016      	b.n	800c314 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c2e6:	2312      	movs	r3, #18
 800c2e8:	18fb      	adds	r3, r7, r3
 800c2ea:	2213      	movs	r2, #19
 800c2ec:	18ba      	adds	r2, r7, r2
 800c2ee:	7812      	ldrb	r2, [r2, #0]
 800c2f0:	701a      	strb	r2, [r3, #0]
 800c2f2:	e00f      	b.n	800c314 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800c2f4:	40021000 	.word	0x40021000
 800c2f8:	40007000 	.word	0x40007000
 800c2fc:	fffffcff 	.word	0xfffffcff
 800c300:	fffeffff 	.word	0xfffeffff
 800c304:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c308:	2312      	movs	r3, #18
 800c30a:	18fb      	adds	r3, r7, r3
 800c30c:	2213      	movs	r2, #19
 800c30e:	18ba      	adds	r2, r7, r2
 800c310:	7812      	ldrb	r2, [r2, #0]
 800c312:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800c314:	2311      	movs	r3, #17
 800c316:	18fb      	adds	r3, r7, r3
 800c318:	781b      	ldrb	r3, [r3, #0]
 800c31a:	2b01      	cmp	r3, #1
 800c31c:	d105      	bne.n	800c32a <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c31e:	4bc5      	ldr	r3, [pc, #788]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c320:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c322:	4bc4      	ldr	r3, [pc, #784]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c324:	49c4      	ldr	r1, [pc, #784]	@ (800c638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800c326:	400a      	ands	r2, r1
 800c328:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	2201      	movs	r2, #1
 800c330:	4013      	ands	r3, r2
 800c332:	d009      	beq.n	800c348 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c334:	4bbf      	ldr	r3, [pc, #764]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c338:	2203      	movs	r2, #3
 800c33a:	4393      	bics	r3, r2
 800c33c:	0019      	movs	r1, r3
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	685a      	ldr	r2, [r3, #4]
 800c342:	4bbc      	ldr	r3, [pc, #752]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c344:	430a      	orrs	r2, r1
 800c346:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	2202      	movs	r2, #2
 800c34e:	4013      	ands	r3, r2
 800c350:	d009      	beq.n	800c366 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c352:	4bb8      	ldr	r3, [pc, #736]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c354:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c356:	220c      	movs	r2, #12
 800c358:	4393      	bics	r3, r2
 800c35a:	0019      	movs	r1, r3
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	689a      	ldr	r2, [r3, #8]
 800c360:	4bb4      	ldr	r3, [pc, #720]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c362:	430a      	orrs	r2, r1
 800c364:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	2204      	movs	r2, #4
 800c36c:	4013      	ands	r3, r2
 800c36e:	d009      	beq.n	800c384 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c370:	4bb0      	ldr	r3, [pc, #704]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c372:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c374:	2230      	movs	r2, #48	@ 0x30
 800c376:	4393      	bics	r3, r2
 800c378:	0019      	movs	r1, r3
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	68da      	ldr	r2, [r3, #12]
 800c37e:	4bad      	ldr	r3, [pc, #692]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c380:	430a      	orrs	r2, r1
 800c382:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	2210      	movs	r2, #16
 800c38a:	4013      	ands	r3, r2
 800c38c:	d009      	beq.n	800c3a2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c38e:	4ba9      	ldr	r3, [pc, #676]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c390:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c392:	4aaa      	ldr	r2, [pc, #680]	@ (800c63c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c394:	4013      	ands	r3, r2
 800c396:	0019      	movs	r1, r3
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	691a      	ldr	r2, [r3, #16]
 800c39c:	4ba5      	ldr	r3, [pc, #660]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c39e:	430a      	orrs	r2, r1
 800c3a0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	681a      	ldr	r2, [r3, #0]
 800c3a6:	2380      	movs	r3, #128	@ 0x80
 800c3a8:	015b      	lsls	r3, r3, #5
 800c3aa:	4013      	ands	r3, r2
 800c3ac:	d009      	beq.n	800c3c2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800c3ae:	4ba1      	ldr	r3, [pc, #644]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c3b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c3b2:	4aa3      	ldr	r2, [pc, #652]	@ (800c640 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c3b4:	4013      	ands	r3, r2
 800c3b6:	0019      	movs	r1, r3
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	695a      	ldr	r2, [r3, #20]
 800c3bc:	4b9d      	ldr	r3, [pc, #628]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c3be:	430a      	orrs	r2, r1
 800c3c0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	681a      	ldr	r2, [r3, #0]
 800c3c6:	2380      	movs	r3, #128	@ 0x80
 800c3c8:	009b      	lsls	r3, r3, #2
 800c3ca:	4013      	ands	r3, r2
 800c3cc:	d009      	beq.n	800c3e2 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c3ce:	4b99      	ldr	r3, [pc, #612]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c3d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c3d2:	4a9c      	ldr	r2, [pc, #624]	@ (800c644 <HAL_RCCEx_PeriphCLKConfig+0x49c>)
 800c3d4:	4013      	ands	r3, r2
 800c3d6:	0019      	movs	r1, r3
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c3dc:	4b95      	ldr	r3, [pc, #596]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c3de:	430a      	orrs	r2, r1
 800c3e0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681a      	ldr	r2, [r3, #0]
 800c3e6:	2380      	movs	r3, #128	@ 0x80
 800c3e8:	00db      	lsls	r3, r3, #3
 800c3ea:	4013      	ands	r3, r2
 800c3ec:	d009      	beq.n	800c402 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c3ee:	4b91      	ldr	r3, [pc, #580]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c3f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c3f2:	4a95      	ldr	r2, [pc, #596]	@ (800c648 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800c3f4:	4013      	ands	r3, r2
 800c3f6:	0019      	movs	r1, r3
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c3fc:	4b8d      	ldr	r3, [pc, #564]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c3fe:	430a      	orrs	r2, r1
 800c400:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	2220      	movs	r2, #32
 800c408:	4013      	ands	r3, r2
 800c40a:	d009      	beq.n	800c420 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c40c:	4b89      	ldr	r3, [pc, #548]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c40e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c410:	4a8e      	ldr	r2, [pc, #568]	@ (800c64c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800c412:	4013      	ands	r3, r2
 800c414:	0019      	movs	r1, r3
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	699a      	ldr	r2, [r3, #24]
 800c41a:	4b86      	ldr	r3, [pc, #536]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c41c:	430a      	orrs	r2, r1
 800c41e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	2240      	movs	r2, #64	@ 0x40
 800c426:	4013      	ands	r3, r2
 800c428:	d009      	beq.n	800c43e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c42a:	4b82      	ldr	r3, [pc, #520]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c42c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c42e:	4a88      	ldr	r2, [pc, #544]	@ (800c650 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800c430:	4013      	ands	r3, r2
 800c432:	0019      	movs	r1, r3
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	69da      	ldr	r2, [r3, #28]
 800c438:	4b7e      	ldr	r3, [pc, #504]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c43a:	430a      	orrs	r2, r1
 800c43c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* (RCC_CCIPR_I2C2SEL */

#if defined(RNG)
  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	681a      	ldr	r2, [r3, #0]
 800c442:	2380      	movs	r3, #128	@ 0x80
 800c444:	02db      	lsls	r3, r3, #11
 800c446:	4013      	ands	r3, r2
 800c448:	d016      	beq.n	800c478 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c44a:	4b7a      	ldr	r3, [pc, #488]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c44c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c44e:	4a81      	ldr	r2, [pc, #516]	@ (800c654 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c450:	4013      	ands	r3, r2
 800c452:	0019      	movs	r1, r3
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c458:	4b76      	ldr	r3, [pc, #472]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c45a:	430a      	orrs	r2, r1
 800c45c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c462:	23c0      	movs	r3, #192	@ 0xc0
 800c464:	051b      	lsls	r3, r3, #20
 800c466:	429a      	cmp	r2, r3
 800c468:	d106      	bne.n	800c478 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800c46a:	4b72      	ldr	r3, [pc, #456]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c46c:	68da      	ldr	r2, [r3, #12]
 800c46e:	4b71      	ldr	r3, [pc, #452]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c470:	2180      	movs	r1, #128	@ 0x80
 800c472:	0449      	lsls	r1, r1, #17
 800c474:	430a      	orrs	r2, r1
 800c476:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681a      	ldr	r2, [r3, #0]
 800c47c:	2380      	movs	r3, #128	@ 0x80
 800c47e:	01db      	lsls	r3, r3, #7
 800c480:	4013      	ands	r3, r2
 800c482:	d015      	beq.n	800c4b0 <HAL_RCCEx_PeriphCLKConfig+0x308>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c484:	4b6b      	ldr	r3, [pc, #428]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c486:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c488:	009b      	lsls	r3, r3, #2
 800c48a:	0899      	lsrs	r1, r3, #2
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c490:	4b68      	ldr	r3, [pc, #416]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c492:	430a      	orrs	r2, r1
 800c494:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c49a:	2380      	movs	r3, #128	@ 0x80
 800c49c:	05db      	lsls	r3, r3, #23
 800c49e:	429a      	cmp	r2, r3
 800c4a0:	d106      	bne.n	800c4b0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800c4a2:	4b64      	ldr	r3, [pc, #400]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c4a4:	68da      	ldr	r2, [r3, #12]
 800c4a6:	4b63      	ldr	r3, [pc, #396]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c4a8:	2180      	movs	r1, #128	@ 0x80
 800c4aa:	0249      	lsls	r1, r1, #9
 800c4ac:	430a      	orrs	r2, r1
 800c4ae:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	681a      	ldr	r2, [r3, #0]
 800c4b4:	2380      	movs	r3, #128	@ 0x80
 800c4b6:	031b      	lsls	r3, r3, #12
 800c4b8:	4013      	ands	r3, r2
 800c4ba:	d009      	beq.n	800c4d0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c4bc:	4b5d      	ldr	r3, [pc, #372]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c4be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c4c0:	2240      	movs	r2, #64	@ 0x40
 800c4c2:	4393      	bics	r3, r2
 800c4c4:	0019      	movs	r1, r3
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c4ca:	4b5a      	ldr	r3, [pc, #360]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c4cc:	430a      	orrs	r2, r1
 800c4ce:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681a      	ldr	r2, [r3, #0]
 800c4d4:	2380      	movs	r3, #128	@ 0x80
 800c4d6:	039b      	lsls	r3, r3, #14
 800c4d8:	4013      	ands	r3, r2
 800c4da:	d016      	beq.n	800c50a <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800c4dc:	4b55      	ldr	r3, [pc, #340]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c4de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c4e0:	4a5d      	ldr	r2, [pc, #372]	@ (800c658 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 800c4e2:	4013      	ands	r3, r2
 800c4e4:	0019      	movs	r1, r3
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c4ea:	4b52      	ldr	r3, [pc, #328]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c4ec:	430a      	orrs	r2, r1
 800c4ee:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c4f4:	2380      	movs	r3, #128	@ 0x80
 800c4f6:	03db      	lsls	r3, r3, #15
 800c4f8:	429a      	cmp	r2, r3
 800c4fa:	d106      	bne.n	800c50a <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800c4fc:	4b4d      	ldr	r3, [pc, #308]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c4fe:	68da      	ldr	r2, [r3, #12]
 800c500:	4b4c      	ldr	r3, [pc, #304]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c502:	2180      	movs	r1, #128	@ 0x80
 800c504:	0449      	lsls	r1, r1, #17
 800c506:	430a      	orrs	r2, r1
 800c508:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681a      	ldr	r2, [r3, #0]
 800c50e:	2380      	movs	r3, #128	@ 0x80
 800c510:	03db      	lsls	r3, r3, #15
 800c512:	4013      	ands	r3, r2
 800c514:	d016      	beq.n	800c544 <HAL_RCCEx_PeriphCLKConfig+0x39c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800c516:	4b47      	ldr	r3, [pc, #284]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c518:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c51a:	4a50      	ldr	r2, [pc, #320]	@ (800c65c <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 800c51c:	4013      	ands	r3, r2
 800c51e:	0019      	movs	r1, r3
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c524:	4b43      	ldr	r3, [pc, #268]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c526:	430a      	orrs	r2, r1
 800c528:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c52e:	2380      	movs	r3, #128	@ 0x80
 800c530:	045b      	lsls	r3, r3, #17
 800c532:	429a      	cmp	r2, r3
 800c534:	d106      	bne.n	800c544 <HAL_RCCEx_PeriphCLKConfig+0x39c>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800c536:	4b3f      	ldr	r3, [pc, #252]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c538:	68da      	ldr	r2, [r3, #12]
 800c53a:	4b3e      	ldr	r3, [pc, #248]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c53c:	2180      	movs	r1, #128	@ 0x80
 800c53e:	0449      	lsls	r1, r1, #17
 800c540:	430a      	orrs	r2, r1
 800c542:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	681a      	ldr	r2, [r3, #0]
 800c548:	2380      	movs	r3, #128	@ 0x80
 800c54a:	011b      	lsls	r3, r3, #4
 800c54c:	4013      	ands	r3, r2
 800c54e:	d014      	beq.n	800c57a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800c550:	4b38      	ldr	r3, [pc, #224]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c552:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c554:	2203      	movs	r2, #3
 800c556:	4393      	bics	r3, r2
 800c558:	0019      	movs	r1, r3
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	6a1a      	ldr	r2, [r3, #32]
 800c55e:	4b35      	ldr	r3, [pc, #212]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c560:	430a      	orrs	r2, r1
 800c562:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	6a1b      	ldr	r3, [r3, #32]
 800c568:	2b01      	cmp	r3, #1
 800c56a:	d106      	bne.n	800c57a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800c56c:	4b31      	ldr	r3, [pc, #196]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c56e:	68da      	ldr	r2, [r3, #12]
 800c570:	4b30      	ldr	r3, [pc, #192]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c572:	2180      	movs	r1, #128	@ 0x80
 800c574:	0249      	lsls	r1, r1, #9
 800c576:	430a      	orrs	r2, r1
 800c578:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	681a      	ldr	r2, [r3, #0]
 800c57e:	2380      	movs	r3, #128	@ 0x80
 800c580:	019b      	lsls	r3, r3, #6
 800c582:	4013      	ands	r3, r2
 800c584:	d014      	beq.n	800c5b0 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800c586:	4b2b      	ldr	r3, [pc, #172]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c58a:	220c      	movs	r2, #12
 800c58c:	4393      	bics	r3, r2
 800c58e:	0019      	movs	r1, r3
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c594:	4b27      	ldr	r3, [pc, #156]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c596:	430a      	orrs	r2, r1
 800c598:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c59e:	2b04      	cmp	r3, #4
 800c5a0:	d106      	bne.n	800c5b0 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800c5a2:	4b24      	ldr	r3, [pc, #144]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c5a4:	68da      	ldr	r2, [r3, #12]
 800c5a6:	4b23      	ldr	r3, [pc, #140]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c5a8:	2180      	movs	r1, #128	@ 0x80
 800c5aa:	0249      	lsls	r1, r1, #9
 800c5ac:	430a      	orrs	r2, r1
 800c5ae:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681a      	ldr	r2, [r3, #0]
 800c5b4:	2380      	movs	r3, #128	@ 0x80
 800c5b6:	045b      	lsls	r3, r3, #17
 800c5b8:	4013      	ands	r3, r2
 800c5ba:	d016      	beq.n	800c5ea <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c5bc:	4b1d      	ldr	r3, [pc, #116]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c5be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c5c0:	4a22      	ldr	r2, [pc, #136]	@ (800c64c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800c5c2:	4013      	ands	r3, r2
 800c5c4:	0019      	movs	r1, r3
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c5ca:	4b1a      	ldr	r3, [pc, #104]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c5cc:	430a      	orrs	r2, r1
 800c5ce:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c5d4:	2380      	movs	r3, #128	@ 0x80
 800c5d6:	019b      	lsls	r3, r3, #6
 800c5d8:	429a      	cmp	r2, r3
 800c5da:	d106      	bne.n	800c5ea <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800c5dc:	4b15      	ldr	r3, [pc, #84]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c5de:	68da      	ldr	r2, [r3, #12]
 800c5e0:	4b14      	ldr	r3, [pc, #80]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c5e2:	2180      	movs	r1, #128	@ 0x80
 800c5e4:	0449      	lsls	r1, r1, #17
 800c5e6:	430a      	orrs	r2, r1
 800c5e8:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	681a      	ldr	r2, [r3, #0]
 800c5ee:	2380      	movs	r3, #128	@ 0x80
 800c5f0:	049b      	lsls	r3, r3, #18
 800c5f2:	4013      	ands	r3, r2
 800c5f4:	d016      	beq.n	800c624 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c5f6:	4b0f      	ldr	r3, [pc, #60]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c5f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c5fa:	4a11      	ldr	r2, [pc, #68]	@ (800c640 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c5fc:	4013      	ands	r3, r2
 800c5fe:	0019      	movs	r1, r3
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c604:	4b0b      	ldr	r3, [pc, #44]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c606:	430a      	orrs	r2, r1
 800c608:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c60e:	2380      	movs	r3, #128	@ 0x80
 800c610:	005b      	lsls	r3, r3, #1
 800c612:	429a      	cmp	r2, r3
 800c614:	d106      	bne.n	800c624 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800c616:	4b07      	ldr	r3, [pc, #28]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c618:	68da      	ldr	r2, [r3, #12]
 800c61a:	4b06      	ldr	r3, [pc, #24]	@ (800c634 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c61c:	2180      	movs	r1, #128	@ 0x80
 800c61e:	0449      	lsls	r1, r1, #17
 800c620:	430a      	orrs	r2, r1
 800c622:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800c624:	2312      	movs	r3, #18
 800c626:	18fb      	adds	r3, r7, r3
 800c628:	781b      	ldrb	r3, [r3, #0]
}
 800c62a:	0018      	movs	r0, r3
 800c62c:	46bd      	mov	sp, r7
 800c62e:	b006      	add	sp, #24
 800c630:	bd80      	pop	{r7, pc}
 800c632:	46c0      	nop			@ (mov r8, r8)
 800c634:	40021000 	.word	0x40021000
 800c638:	efffffff 	.word	0xefffffff
 800c63c:	fffff3ff 	.word	0xfffff3ff
 800c640:	fffffcff 	.word	0xfffffcff
 800c644:	fff3ffff 	.word	0xfff3ffff
 800c648:	ffcfffff 	.word	0xffcfffff
 800c64c:	ffffcfff 	.word	0xffffcfff
 800c650:	ffff3fff 	.word	0xffff3fff
 800c654:	f3ffffff 	.word	0xf3ffffff
 800c658:	ffbfffff 	.word	0xffbfffff
 800c65c:	feffffff 	.word	0xfeffffff

0800c660 <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
{
 800c660:	b580      	push	{r7, lr}
 800c662:	b084      	sub	sp, #16
 800c664:	af00      	add	r7, sp, #0
 800c666:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
 800c668:	4b1c      	ldr	r3, [pc, #112]	@ (800c6dc <HAL_RCCEx_CRSConfig+0x7c>)
 800c66a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c66c:	4b1b      	ldr	r3, [pc, #108]	@ (800c6dc <HAL_RCCEx_CRSConfig+0x7c>)
 800c66e:	2180      	movs	r1, #128	@ 0x80
 800c670:	0249      	lsls	r1, r1, #9
 800c672:	430a      	orrs	r2, r1
 800c674:	62da      	str	r2, [r3, #44]	@ 0x2c
  __HAL_RCC_CRS_RELEASE_RESET();
 800c676:	4b19      	ldr	r3, [pc, #100]	@ (800c6dc <HAL_RCCEx_CRSConfig+0x7c>)
 800c678:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c67a:	4b18      	ldr	r3, [pc, #96]	@ (800c6dc <HAL_RCCEx_CRSConfig+0x7c>)
 800c67c:	4918      	ldr	r1, [pc, #96]	@ (800c6e0 <HAL_RCCEx_CRSConfig+0x80>)
 800c67e:	400a      	ands	r2, r1
 800c680:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SYNCDIV[2:0] bits according to Prescaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	681a      	ldr	r2, [r3, #0]
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	685b      	ldr	r3, [r3, #4]
 800c68a:	431a      	orrs	r2, r3
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	689b      	ldr	r3, [r3, #8]
 800c690:	4313      	orrs	r3, r2
 800c692:	60fb      	str	r3, [r7, #12]
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	68db      	ldr	r3, [r3, #12]
 800c698:	68fa      	ldr	r2, [r7, #12]
 800c69a:	4313      	orrs	r3, r2
 800c69c:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	691b      	ldr	r3, [r3, #16]
 800c6a2:	041b      	lsls	r3, r3, #16
 800c6a4:	68fa      	ldr	r2, [r7, #12]
 800c6a6:	4313      	orrs	r3, r2
 800c6a8:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
 800c6aa:	4b0e      	ldr	r3, [pc, #56]	@ (800c6e4 <HAL_RCCEx_CRSConfig+0x84>)
 800c6ac:	68fa      	ldr	r2, [r7, #12]
 800c6ae:	605a      	str	r2, [r3, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[6:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 800c6b0:	4b0c      	ldr	r3, [pc, #48]	@ (800c6e4 <HAL_RCCEx_CRSConfig+0x84>)
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	4a0c      	ldr	r2, [pc, #48]	@ (800c6e8 <HAL_RCCEx_CRSConfig+0x88>)
 800c6b6:	4013      	ands	r3, r2
 800c6b8:	0019      	movs	r1, r3
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	695b      	ldr	r3, [r3, #20]
 800c6be:	021a      	lsls	r2, r3, #8
 800c6c0:	4b08      	ldr	r3, [pc, #32]	@ (800c6e4 <HAL_RCCEx_CRSConfig+0x84>)
 800c6c2:	430a      	orrs	r2, r1
 800c6c4:	601a      	str	r2, [r3, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 800c6c6:	4b07      	ldr	r3, [pc, #28]	@ (800c6e4 <HAL_RCCEx_CRSConfig+0x84>)
 800c6c8:	681a      	ldr	r2, [r3, #0]
 800c6ca:	4b06      	ldr	r3, [pc, #24]	@ (800c6e4 <HAL_RCCEx_CRSConfig+0x84>)
 800c6cc:	2160      	movs	r1, #96	@ 0x60
 800c6ce:	430a      	orrs	r2, r1
 800c6d0:	601a      	str	r2, [r3, #0]
}
 800c6d2:	46c0      	nop			@ (mov r8, r8)
 800c6d4:	46bd      	mov	sp, r7
 800c6d6:	b004      	add	sp, #16
 800c6d8:	bd80      	pop	{r7, pc}
 800c6da:	46c0      	nop			@ (mov r8, r8)
 800c6dc:	40021000 	.word	0x40021000
 800c6e0:	fffeffff 	.word	0xfffeffff
 800c6e4:	40006c00 	.word	0x40006c00
 800c6e8:	ffff80ff 	.word	0xffff80ff

0800c6ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c6ec:	b580      	push	{r7, lr}
 800c6ee:	b082      	sub	sp, #8
 800c6f0:	af00      	add	r7, sp, #0
 800c6f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d101      	bne.n	800c6fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c6fa:	2301      	movs	r3, #1
 800c6fc:	e04a      	b.n	800c794 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	223d      	movs	r2, #61	@ 0x3d
 800c702:	5c9b      	ldrb	r3, [r3, r2]
 800c704:	b2db      	uxtb	r3, r3
 800c706:	2b00      	cmp	r3, #0
 800c708:	d107      	bne.n	800c71a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	223c      	movs	r2, #60	@ 0x3c
 800c70e:	2100      	movs	r1, #0
 800c710:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	0018      	movs	r0, r3
 800c716:	f000 f841 	bl	800c79c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	223d      	movs	r2, #61	@ 0x3d
 800c71e:	2102      	movs	r1, #2
 800c720:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	681a      	ldr	r2, [r3, #0]
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	3304      	adds	r3, #4
 800c72a:	0019      	movs	r1, r3
 800c72c:	0010      	movs	r0, r2
 800c72e:	f000 fbc7 	bl	800cec0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	2248      	movs	r2, #72	@ 0x48
 800c736:	2101      	movs	r1, #1
 800c738:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	223e      	movs	r2, #62	@ 0x3e
 800c73e:	2101      	movs	r1, #1
 800c740:	5499      	strb	r1, [r3, r2]
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	223f      	movs	r2, #63	@ 0x3f
 800c746:	2101      	movs	r1, #1
 800c748:	5499      	strb	r1, [r3, r2]
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	2240      	movs	r2, #64	@ 0x40
 800c74e:	2101      	movs	r1, #1
 800c750:	5499      	strb	r1, [r3, r2]
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	2241      	movs	r2, #65	@ 0x41
 800c756:	2101      	movs	r1, #1
 800c758:	5499      	strb	r1, [r3, r2]
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	2242      	movs	r2, #66	@ 0x42
 800c75e:	2101      	movs	r1, #1
 800c760:	5499      	strb	r1, [r3, r2]
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	2243      	movs	r2, #67	@ 0x43
 800c766:	2101      	movs	r1, #1
 800c768:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	2244      	movs	r2, #68	@ 0x44
 800c76e:	2101      	movs	r1, #1
 800c770:	5499      	strb	r1, [r3, r2]
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	2245      	movs	r2, #69	@ 0x45
 800c776:	2101      	movs	r1, #1
 800c778:	5499      	strb	r1, [r3, r2]
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	2246      	movs	r2, #70	@ 0x46
 800c77e:	2101      	movs	r1, #1
 800c780:	5499      	strb	r1, [r3, r2]
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	2247      	movs	r2, #71	@ 0x47
 800c786:	2101      	movs	r1, #1
 800c788:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	223d      	movs	r2, #61	@ 0x3d
 800c78e:	2101      	movs	r1, #1
 800c790:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c792:	2300      	movs	r3, #0
}
 800c794:	0018      	movs	r0, r3
 800c796:	46bd      	mov	sp, r7
 800c798:	b002      	add	sp, #8
 800c79a:	bd80      	pop	{r7, pc}

0800c79c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800c79c:	b580      	push	{r7, lr}
 800c79e:	b082      	sub	sp, #8
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800c7a4:	46c0      	nop			@ (mov r8, r8)
 800c7a6:	46bd      	mov	sp, r7
 800c7a8:	b002      	add	sp, #8
 800c7aa:	bd80      	pop	{r7, pc}

0800c7ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c7ac:	b580      	push	{r7, lr}
 800c7ae:	b084      	sub	sp, #16
 800c7b0:	af00      	add	r7, sp, #0
 800c7b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	223d      	movs	r2, #61	@ 0x3d
 800c7b8:	5c9b      	ldrb	r3, [r3, r2]
 800c7ba:	b2db      	uxtb	r3, r3
 800c7bc:	2b01      	cmp	r3, #1
 800c7be:	d001      	beq.n	800c7c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c7c0:	2301      	movs	r3, #1
 800c7c2:	e047      	b.n	800c854 <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	223d      	movs	r2, #61	@ 0x3d
 800c7c8:	2102      	movs	r1, #2
 800c7ca:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	68da      	ldr	r2, [r3, #12]
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	2101      	movs	r1, #1
 800c7d8:	430a      	orrs	r2, r1
 800c7da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	4a1e      	ldr	r2, [pc, #120]	@ (800c85c <HAL_TIM_Base_Start_IT+0xb0>)
 800c7e2:	4293      	cmp	r3, r2
 800c7e4:	d014      	beq.n	800c810 <HAL_TIM_Base_Start_IT+0x64>
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	681a      	ldr	r2, [r3, #0]
 800c7ea:	2380      	movs	r3, #128	@ 0x80
 800c7ec:	05db      	lsls	r3, r3, #23
 800c7ee:	429a      	cmp	r2, r3
 800c7f0:	d00e      	beq.n	800c810 <HAL_TIM_Base_Start_IT+0x64>
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	4a1a      	ldr	r2, [pc, #104]	@ (800c860 <HAL_TIM_Base_Start_IT+0xb4>)
 800c7f8:	4293      	cmp	r3, r2
 800c7fa:	d009      	beq.n	800c810 <HAL_TIM_Base_Start_IT+0x64>
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	4a18      	ldr	r2, [pc, #96]	@ (800c864 <HAL_TIM_Base_Start_IT+0xb8>)
 800c802:	4293      	cmp	r3, r2
 800c804:	d004      	beq.n	800c810 <HAL_TIM_Base_Start_IT+0x64>
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	4a17      	ldr	r2, [pc, #92]	@ (800c868 <HAL_TIM_Base_Start_IT+0xbc>)
 800c80c:	4293      	cmp	r3, r2
 800c80e:	d116      	bne.n	800c83e <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	689b      	ldr	r3, [r3, #8]
 800c816:	4a15      	ldr	r2, [pc, #84]	@ (800c86c <HAL_TIM_Base_Start_IT+0xc0>)
 800c818:	4013      	ands	r3, r2
 800c81a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	2b06      	cmp	r3, #6
 800c820:	d016      	beq.n	800c850 <HAL_TIM_Base_Start_IT+0xa4>
 800c822:	68fa      	ldr	r2, [r7, #12]
 800c824:	2380      	movs	r3, #128	@ 0x80
 800c826:	025b      	lsls	r3, r3, #9
 800c828:	429a      	cmp	r2, r3
 800c82a:	d011      	beq.n	800c850 <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	681a      	ldr	r2, [r3, #0]
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	2101      	movs	r1, #1
 800c838:	430a      	orrs	r2, r1
 800c83a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c83c:	e008      	b.n	800c850 <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	681a      	ldr	r2, [r3, #0]
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	2101      	movs	r1, #1
 800c84a:	430a      	orrs	r2, r1
 800c84c:	601a      	str	r2, [r3, #0]
 800c84e:	e000      	b.n	800c852 <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c850:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800c852:	2300      	movs	r3, #0
}
 800c854:	0018      	movs	r0, r3
 800c856:	46bd      	mov	sp, r7
 800c858:	b004      	add	sp, #16
 800c85a:	bd80      	pop	{r7, pc}
 800c85c:	40012c00 	.word	0x40012c00
 800c860:	40000400 	.word	0x40000400
 800c864:	40000800 	.word	0x40000800
 800c868:	40014000 	.word	0x40014000
 800c86c:	00010007 	.word	0x00010007

0800c870 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c870:	b580      	push	{r7, lr}
 800c872:	b082      	sub	sp, #8
 800c874:	af00      	add	r7, sp, #0
 800c876:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d101      	bne.n	800c882 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c87e:	2301      	movs	r3, #1
 800c880:	e04a      	b.n	800c918 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	223d      	movs	r2, #61	@ 0x3d
 800c886:	5c9b      	ldrb	r3, [r3, r2]
 800c888:	b2db      	uxtb	r3, r3
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d107      	bne.n	800c89e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	223c      	movs	r2, #60	@ 0x3c
 800c892:	2100      	movs	r1, #0
 800c894:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	0018      	movs	r0, r3
 800c89a:	f7fb fcdd 	bl	8008258 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	223d      	movs	r2, #61	@ 0x3d
 800c8a2:	2102      	movs	r1, #2
 800c8a4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	681a      	ldr	r2, [r3, #0]
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	3304      	adds	r3, #4
 800c8ae:	0019      	movs	r1, r3
 800c8b0:	0010      	movs	r0, r2
 800c8b2:	f000 fb05 	bl	800cec0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	2248      	movs	r2, #72	@ 0x48
 800c8ba:	2101      	movs	r1, #1
 800c8bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	223e      	movs	r2, #62	@ 0x3e
 800c8c2:	2101      	movs	r1, #1
 800c8c4:	5499      	strb	r1, [r3, r2]
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	223f      	movs	r2, #63	@ 0x3f
 800c8ca:	2101      	movs	r1, #1
 800c8cc:	5499      	strb	r1, [r3, r2]
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	2240      	movs	r2, #64	@ 0x40
 800c8d2:	2101      	movs	r1, #1
 800c8d4:	5499      	strb	r1, [r3, r2]
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	2241      	movs	r2, #65	@ 0x41
 800c8da:	2101      	movs	r1, #1
 800c8dc:	5499      	strb	r1, [r3, r2]
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	2242      	movs	r2, #66	@ 0x42
 800c8e2:	2101      	movs	r1, #1
 800c8e4:	5499      	strb	r1, [r3, r2]
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	2243      	movs	r2, #67	@ 0x43
 800c8ea:	2101      	movs	r1, #1
 800c8ec:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	2244      	movs	r2, #68	@ 0x44
 800c8f2:	2101      	movs	r1, #1
 800c8f4:	5499      	strb	r1, [r3, r2]
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	2245      	movs	r2, #69	@ 0x45
 800c8fa:	2101      	movs	r1, #1
 800c8fc:	5499      	strb	r1, [r3, r2]
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	2246      	movs	r2, #70	@ 0x46
 800c902:	2101      	movs	r1, #1
 800c904:	5499      	strb	r1, [r3, r2]
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	2247      	movs	r2, #71	@ 0x47
 800c90a:	2101      	movs	r1, #1
 800c90c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	223d      	movs	r2, #61	@ 0x3d
 800c912:	2101      	movs	r1, #1
 800c914:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c916:	2300      	movs	r3, #0
}
 800c918:	0018      	movs	r0, r3
 800c91a:	46bd      	mov	sp, r7
 800c91c:	b002      	add	sp, #8
 800c91e:	bd80      	pop	{r7, pc}

0800c920 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800c920:	b580      	push	{r7, lr}
 800c922:	b086      	sub	sp, #24
 800c924:	af00      	add	r7, sp, #0
 800c926:	6078      	str	r0, [r7, #4]
 800c928:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d101      	bne.n	800c934 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800c930:	2301      	movs	r3, #1
 800c932:	e090      	b.n	800ca56 <HAL_TIM_Encoder_Init+0x136>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	223d      	movs	r2, #61	@ 0x3d
 800c938:	5c9b      	ldrb	r3, [r3, r2]
 800c93a:	b2db      	uxtb	r3, r3
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d107      	bne.n	800c950 <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	223c      	movs	r2, #60	@ 0x3c
 800c944:	2100      	movs	r1, #0
 800c946:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	0018      	movs	r0, r3
 800c94c:	f7fb fc3a 	bl	80081c4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	223d      	movs	r2, #61	@ 0x3d
 800c954:	2102      	movs	r1, #2
 800c956:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	689a      	ldr	r2, [r3, #8]
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	493f      	ldr	r1, [pc, #252]	@ (800ca60 <HAL_TIM_Encoder_Init+0x140>)
 800c964:	400a      	ands	r2, r1
 800c966:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	681a      	ldr	r2, [r3, #0]
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	3304      	adds	r3, #4
 800c970:	0019      	movs	r1, r3
 800c972:	0010      	movs	r0, r2
 800c974:	f000 faa4 	bl	800cec0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	689b      	ldr	r3, [r3, #8]
 800c97e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	699b      	ldr	r3, [r3, #24]
 800c986:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	6a1b      	ldr	r3, [r3, #32]
 800c98e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800c990:	683b      	ldr	r3, [r7, #0]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	697a      	ldr	r2, [r7, #20]
 800c996:	4313      	orrs	r3, r2
 800c998:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800c99a:	693b      	ldr	r3, [r7, #16]
 800c99c:	4a31      	ldr	r2, [pc, #196]	@ (800ca64 <HAL_TIM_Encoder_Init+0x144>)
 800c99e:	4013      	ands	r3, r2
 800c9a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c9a2:	683b      	ldr	r3, [r7, #0]
 800c9a4:	689a      	ldr	r2, [r3, #8]
 800c9a6:	683b      	ldr	r3, [r7, #0]
 800c9a8:	699b      	ldr	r3, [r3, #24]
 800c9aa:	021b      	lsls	r3, r3, #8
 800c9ac:	4313      	orrs	r3, r2
 800c9ae:	693a      	ldr	r2, [r7, #16]
 800c9b0:	4313      	orrs	r3, r2
 800c9b2:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800c9b4:	693b      	ldr	r3, [r7, #16]
 800c9b6:	4a2c      	ldr	r2, [pc, #176]	@ (800ca68 <HAL_TIM_Encoder_Init+0x148>)
 800c9b8:	4013      	ands	r3, r2
 800c9ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800c9bc:	693b      	ldr	r3, [r7, #16]
 800c9be:	4a2b      	ldr	r2, [pc, #172]	@ (800ca6c <HAL_TIM_Encoder_Init+0x14c>)
 800c9c0:	4013      	ands	r3, r2
 800c9c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800c9c4:	683b      	ldr	r3, [r7, #0]
 800c9c6:	68da      	ldr	r2, [r3, #12]
 800c9c8:	683b      	ldr	r3, [r7, #0]
 800c9ca:	69db      	ldr	r3, [r3, #28]
 800c9cc:	021b      	lsls	r3, r3, #8
 800c9ce:	4313      	orrs	r3, r2
 800c9d0:	693a      	ldr	r2, [r7, #16]
 800c9d2:	4313      	orrs	r3, r2
 800c9d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	691b      	ldr	r3, [r3, #16]
 800c9da:	011a      	lsls	r2, r3, #4
 800c9dc:	683b      	ldr	r3, [r7, #0]
 800c9de:	6a1b      	ldr	r3, [r3, #32]
 800c9e0:	031b      	lsls	r3, r3, #12
 800c9e2:	4313      	orrs	r3, r2
 800c9e4:	693a      	ldr	r2, [r7, #16]
 800c9e6:	4313      	orrs	r3, r2
 800c9e8:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	2222      	movs	r2, #34	@ 0x22
 800c9ee:	4393      	bics	r3, r2
 800c9f0:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	2288      	movs	r2, #136	@ 0x88
 800c9f6:	4393      	bics	r3, r2
 800c9f8:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c9fa:	683b      	ldr	r3, [r7, #0]
 800c9fc:	685a      	ldr	r2, [r3, #4]
 800c9fe:	683b      	ldr	r3, [r7, #0]
 800ca00:	695b      	ldr	r3, [r3, #20]
 800ca02:	011b      	lsls	r3, r3, #4
 800ca04:	4313      	orrs	r3, r2
 800ca06:	68fa      	ldr	r2, [r7, #12]
 800ca08:	4313      	orrs	r3, r2
 800ca0a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	697a      	ldr	r2, [r7, #20]
 800ca12:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	693a      	ldr	r2, [r7, #16]
 800ca1a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	68fa      	ldr	r2, [r7, #12]
 800ca22:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	2248      	movs	r2, #72	@ 0x48
 800ca28:	2101      	movs	r1, #1
 800ca2a:	5499      	strb	r1, [r3, r2]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	223e      	movs	r2, #62	@ 0x3e
 800ca30:	2101      	movs	r1, #1
 800ca32:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	223f      	movs	r2, #63	@ 0x3f
 800ca38:	2101      	movs	r1, #1
 800ca3a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	2244      	movs	r2, #68	@ 0x44
 800ca40:	2101      	movs	r1, #1
 800ca42:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	2245      	movs	r2, #69	@ 0x45
 800ca48:	2101      	movs	r1, #1
 800ca4a:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	223d      	movs	r2, #61	@ 0x3d
 800ca50:	2101      	movs	r1, #1
 800ca52:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ca54:	2300      	movs	r3, #0
}
 800ca56:	0018      	movs	r0, r3
 800ca58:	46bd      	mov	sp, r7
 800ca5a:	b006      	add	sp, #24
 800ca5c:	bd80      	pop	{r7, pc}
 800ca5e:	46c0      	nop			@ (mov r8, r8)
 800ca60:	fffebff8 	.word	0xfffebff8
 800ca64:	fffffcfc 	.word	0xfffffcfc
 800ca68:	fffff3f3 	.word	0xfffff3f3
 800ca6c:	ffff0f0f 	.word	0xffff0f0f

0800ca70 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ca70:	b580      	push	{r7, lr}
 800ca72:	b084      	sub	sp, #16
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	68db      	ldr	r3, [r3, #12]
 800ca7e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	691b      	ldr	r3, [r3, #16]
 800ca86:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ca88:	68bb      	ldr	r3, [r7, #8]
 800ca8a:	2202      	movs	r2, #2
 800ca8c:	4013      	ands	r3, r2
 800ca8e:	d021      	beq.n	800cad4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	2202      	movs	r2, #2
 800ca94:	4013      	ands	r3, r2
 800ca96:	d01d      	beq.n	800cad4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	2203      	movs	r2, #3
 800ca9e:	4252      	negs	r2, r2
 800caa0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	2201      	movs	r2, #1
 800caa6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	699b      	ldr	r3, [r3, #24]
 800caae:	2203      	movs	r2, #3
 800cab0:	4013      	ands	r3, r2
 800cab2:	d004      	beq.n	800cabe <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	0018      	movs	r0, r3
 800cab8:	f000 f9ea 	bl	800ce90 <HAL_TIM_IC_CaptureCallback>
 800cabc:	e007      	b.n	800cace <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	0018      	movs	r0, r3
 800cac2:	f000 f9dd 	bl	800ce80 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	0018      	movs	r0, r3
 800caca:	f000 f9e9 	bl	800cea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	2200      	movs	r2, #0
 800cad2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800cad4:	68bb      	ldr	r3, [r7, #8]
 800cad6:	2204      	movs	r2, #4
 800cad8:	4013      	ands	r3, r2
 800cada:	d022      	beq.n	800cb22 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	2204      	movs	r2, #4
 800cae0:	4013      	ands	r3, r2
 800cae2:	d01e      	beq.n	800cb22 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	2205      	movs	r2, #5
 800caea:	4252      	negs	r2, r2
 800caec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	2202      	movs	r2, #2
 800caf2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	699a      	ldr	r2, [r3, #24]
 800cafa:	23c0      	movs	r3, #192	@ 0xc0
 800cafc:	009b      	lsls	r3, r3, #2
 800cafe:	4013      	ands	r3, r2
 800cb00:	d004      	beq.n	800cb0c <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	0018      	movs	r0, r3
 800cb06:	f000 f9c3 	bl	800ce90 <HAL_TIM_IC_CaptureCallback>
 800cb0a:	e007      	b.n	800cb1c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	0018      	movs	r0, r3
 800cb10:	f000 f9b6 	bl	800ce80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	0018      	movs	r0, r3
 800cb18:	f000 f9c2 	bl	800cea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	2200      	movs	r2, #0
 800cb20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800cb22:	68bb      	ldr	r3, [r7, #8]
 800cb24:	2208      	movs	r2, #8
 800cb26:	4013      	ands	r3, r2
 800cb28:	d021      	beq.n	800cb6e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	2208      	movs	r2, #8
 800cb2e:	4013      	ands	r3, r2
 800cb30:	d01d      	beq.n	800cb6e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	2209      	movs	r2, #9
 800cb38:	4252      	negs	r2, r2
 800cb3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	2204      	movs	r2, #4
 800cb40:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	69db      	ldr	r3, [r3, #28]
 800cb48:	2203      	movs	r2, #3
 800cb4a:	4013      	ands	r3, r2
 800cb4c:	d004      	beq.n	800cb58 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	0018      	movs	r0, r3
 800cb52:	f000 f99d 	bl	800ce90 <HAL_TIM_IC_CaptureCallback>
 800cb56:	e007      	b.n	800cb68 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	0018      	movs	r0, r3
 800cb5c:	f000 f990 	bl	800ce80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	0018      	movs	r0, r3
 800cb64:	f000 f99c 	bl	800cea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	2200      	movs	r2, #0
 800cb6c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800cb6e:	68bb      	ldr	r3, [r7, #8]
 800cb70:	2210      	movs	r2, #16
 800cb72:	4013      	ands	r3, r2
 800cb74:	d022      	beq.n	800cbbc <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	2210      	movs	r2, #16
 800cb7a:	4013      	ands	r3, r2
 800cb7c:	d01e      	beq.n	800cbbc <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	2211      	movs	r2, #17
 800cb84:	4252      	negs	r2, r2
 800cb86:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	2208      	movs	r2, #8
 800cb8c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	69da      	ldr	r2, [r3, #28]
 800cb94:	23c0      	movs	r3, #192	@ 0xc0
 800cb96:	009b      	lsls	r3, r3, #2
 800cb98:	4013      	ands	r3, r2
 800cb9a:	d004      	beq.n	800cba6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	0018      	movs	r0, r3
 800cba0:	f000 f976 	bl	800ce90 <HAL_TIM_IC_CaptureCallback>
 800cba4:	e007      	b.n	800cbb6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	0018      	movs	r0, r3
 800cbaa:	f000 f969 	bl	800ce80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	0018      	movs	r0, r3
 800cbb2:	f000 f975 	bl	800cea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	2200      	movs	r2, #0
 800cbba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800cbbc:	68bb      	ldr	r3, [r7, #8]
 800cbbe:	2201      	movs	r2, #1
 800cbc0:	4013      	ands	r3, r2
 800cbc2:	d00c      	beq.n	800cbde <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	2201      	movs	r2, #1
 800cbc8:	4013      	ands	r3, r2
 800cbca:	d008      	beq.n	800cbde <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	2202      	movs	r2, #2
 800cbd2:	4252      	negs	r2, r2
 800cbd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	0018      	movs	r0, r3
 800cbda:	f7fb f8f1 	bl	8007dc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800cbde:	68bb      	ldr	r3, [r7, #8]
 800cbe0:	2280      	movs	r2, #128	@ 0x80
 800cbe2:	4013      	ands	r3, r2
 800cbe4:	d104      	bne.n	800cbf0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800cbe6:	68ba      	ldr	r2, [r7, #8]
 800cbe8:	2380      	movs	r3, #128	@ 0x80
 800cbea:	019b      	lsls	r3, r3, #6
 800cbec:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800cbee:	d00b      	beq.n	800cc08 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	2280      	movs	r2, #128	@ 0x80
 800cbf4:	4013      	ands	r3, r2
 800cbf6:	d007      	beq.n	800cc08 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	4a1e      	ldr	r2, [pc, #120]	@ (800cc78 <HAL_TIM_IRQHandler+0x208>)
 800cbfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	0018      	movs	r0, r3
 800cc04:	f000 fd36 	bl	800d674 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800cc08:	68ba      	ldr	r2, [r7, #8]
 800cc0a:	2380      	movs	r3, #128	@ 0x80
 800cc0c:	005b      	lsls	r3, r3, #1
 800cc0e:	4013      	ands	r3, r2
 800cc10:	d00b      	beq.n	800cc2a <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	2280      	movs	r2, #128	@ 0x80
 800cc16:	4013      	ands	r3, r2
 800cc18:	d007      	beq.n	800cc2a <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	4a17      	ldr	r2, [pc, #92]	@ (800cc7c <HAL_TIM_IRQHandler+0x20c>)
 800cc20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	0018      	movs	r0, r3
 800cc26:	f000 fd2d 	bl	800d684 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800cc2a:	68bb      	ldr	r3, [r7, #8]
 800cc2c:	2240      	movs	r2, #64	@ 0x40
 800cc2e:	4013      	ands	r3, r2
 800cc30:	d00c      	beq.n	800cc4c <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	2240      	movs	r2, #64	@ 0x40
 800cc36:	4013      	ands	r3, r2
 800cc38:	d008      	beq.n	800cc4c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	2241      	movs	r2, #65	@ 0x41
 800cc40:	4252      	negs	r2, r2
 800cc42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	0018      	movs	r0, r3
 800cc48:	f000 f932 	bl	800ceb0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800cc4c:	68bb      	ldr	r3, [r7, #8]
 800cc4e:	2220      	movs	r2, #32
 800cc50:	4013      	ands	r3, r2
 800cc52:	d00c      	beq.n	800cc6e <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	2220      	movs	r2, #32
 800cc58:	4013      	ands	r3, r2
 800cc5a:	d008      	beq.n	800cc6e <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	2221      	movs	r2, #33	@ 0x21
 800cc62:	4252      	negs	r2, r2
 800cc64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	0018      	movs	r0, r3
 800cc6a:	f000 fcfb 	bl	800d664 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800cc6e:	46c0      	nop			@ (mov r8, r8)
 800cc70:	46bd      	mov	sp, r7
 800cc72:	b004      	add	sp, #16
 800cc74:	bd80      	pop	{r7, pc}
 800cc76:	46c0      	nop			@ (mov r8, r8)
 800cc78:	ffffdf7f 	.word	0xffffdf7f
 800cc7c:	fffffeff 	.word	0xfffffeff

0800cc80 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b086      	sub	sp, #24
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	60f8      	str	r0, [r7, #12]
 800cc88:	60b9      	str	r1, [r7, #8]
 800cc8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cc8c:	2317      	movs	r3, #23
 800cc8e:	18fb      	adds	r3, r7, r3
 800cc90:	2200      	movs	r2, #0
 800cc92:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	223c      	movs	r2, #60	@ 0x3c
 800cc98:	5c9b      	ldrb	r3, [r3, r2]
 800cc9a:	2b01      	cmp	r3, #1
 800cc9c:	d101      	bne.n	800cca2 <HAL_TIM_PWM_ConfigChannel+0x22>
 800cc9e:	2302      	movs	r3, #2
 800cca0:	e0e5      	b.n	800ce6e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	223c      	movs	r2, #60	@ 0x3c
 800cca6:	2101      	movs	r1, #1
 800cca8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	2b14      	cmp	r3, #20
 800ccae:	d900      	bls.n	800ccb2 <HAL_TIM_PWM_ConfigChannel+0x32>
 800ccb0:	e0d1      	b.n	800ce56 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	009a      	lsls	r2, r3, #2
 800ccb6:	4b70      	ldr	r3, [pc, #448]	@ (800ce78 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800ccb8:	18d3      	adds	r3, r2, r3
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	68ba      	ldr	r2, [r7, #8]
 800ccc4:	0011      	movs	r1, r2
 800ccc6:	0018      	movs	r0, r3
 800ccc8:	f000 f992 	bl	800cff0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	699a      	ldr	r2, [r3, #24]
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	2108      	movs	r1, #8
 800ccd8:	430a      	orrs	r2, r1
 800ccda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ccdc:	68fb      	ldr	r3, [r7, #12]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	699a      	ldr	r2, [r3, #24]
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	2104      	movs	r1, #4
 800cce8:	438a      	bics	r2, r1
 800ccea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	6999      	ldr	r1, [r3, #24]
 800ccf2:	68bb      	ldr	r3, [r7, #8]
 800ccf4:	691a      	ldr	r2, [r3, #16]
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	430a      	orrs	r2, r1
 800ccfc:	619a      	str	r2, [r3, #24]
      break;
 800ccfe:	e0af      	b.n	800ce60 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	68ba      	ldr	r2, [r7, #8]
 800cd06:	0011      	movs	r1, r2
 800cd08:	0018      	movs	r0, r3
 800cd0a:	f000 f9fb 	bl	800d104 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	699a      	ldr	r2, [r3, #24]
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	2180      	movs	r1, #128	@ 0x80
 800cd1a:	0109      	lsls	r1, r1, #4
 800cd1c:	430a      	orrs	r2, r1
 800cd1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	699a      	ldr	r2, [r3, #24]
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	4954      	ldr	r1, [pc, #336]	@ (800ce7c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800cd2c:	400a      	ands	r2, r1
 800cd2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	6999      	ldr	r1, [r3, #24]
 800cd36:	68bb      	ldr	r3, [r7, #8]
 800cd38:	691b      	ldr	r3, [r3, #16]
 800cd3a:	021a      	lsls	r2, r3, #8
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	430a      	orrs	r2, r1
 800cd42:	619a      	str	r2, [r3, #24]
      break;
 800cd44:	e08c      	b.n	800ce60 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	68ba      	ldr	r2, [r7, #8]
 800cd4c:	0011      	movs	r1, r2
 800cd4e:	0018      	movs	r0, r3
 800cd50:	f000 fa5c 	bl	800d20c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	69da      	ldr	r2, [r3, #28]
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	2108      	movs	r1, #8
 800cd60:	430a      	orrs	r2, r1
 800cd62:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	69da      	ldr	r2, [r3, #28]
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	2104      	movs	r1, #4
 800cd70:	438a      	bics	r2, r1
 800cd72:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	69d9      	ldr	r1, [r3, #28]
 800cd7a:	68bb      	ldr	r3, [r7, #8]
 800cd7c:	691a      	ldr	r2, [r3, #16]
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	430a      	orrs	r2, r1
 800cd84:	61da      	str	r2, [r3, #28]
      break;
 800cd86:	e06b      	b.n	800ce60 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	68ba      	ldr	r2, [r7, #8]
 800cd8e:	0011      	movs	r1, r2
 800cd90:	0018      	movs	r0, r3
 800cd92:	f000 fac3 	bl	800d31c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	69da      	ldr	r2, [r3, #28]
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	2180      	movs	r1, #128	@ 0x80
 800cda2:	0109      	lsls	r1, r1, #4
 800cda4:	430a      	orrs	r2, r1
 800cda6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	69da      	ldr	r2, [r3, #28]
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	4932      	ldr	r1, [pc, #200]	@ (800ce7c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800cdb4:	400a      	ands	r2, r1
 800cdb6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	69d9      	ldr	r1, [r3, #28]
 800cdbe:	68bb      	ldr	r3, [r7, #8]
 800cdc0:	691b      	ldr	r3, [r3, #16]
 800cdc2:	021a      	lsls	r2, r3, #8
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	430a      	orrs	r2, r1
 800cdca:	61da      	str	r2, [r3, #28]
      break;
 800cdcc:	e048      	b.n	800ce60 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	68ba      	ldr	r2, [r7, #8]
 800cdd4:	0011      	movs	r1, r2
 800cdd6:	0018      	movs	r0, r3
 800cdd8:	f000 fb0a 	bl	800d3f0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	2108      	movs	r1, #8
 800cde8:	430a      	orrs	r2, r1
 800cdea:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	2104      	movs	r1, #4
 800cdf8:	438a      	bics	r2, r1
 800cdfa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800ce02:	68bb      	ldr	r3, [r7, #8]
 800ce04:	691a      	ldr	r2, [r3, #16]
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	430a      	orrs	r2, r1
 800ce0c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800ce0e:	e027      	b.n	800ce60 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	68ba      	ldr	r2, [r7, #8]
 800ce16:	0011      	movs	r1, r2
 800ce18:	0018      	movs	r0, r3
 800ce1a:	f000 fb49 	bl	800d4b0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	2180      	movs	r1, #128	@ 0x80
 800ce2a:	0109      	lsls	r1, r1, #4
 800ce2c:	430a      	orrs	r2, r1
 800ce2e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	4910      	ldr	r1, [pc, #64]	@ (800ce7c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800ce3c:	400a      	ands	r2, r1
 800ce3e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800ce46:	68bb      	ldr	r3, [r7, #8]
 800ce48:	691b      	ldr	r3, [r3, #16]
 800ce4a:	021a      	lsls	r2, r3, #8
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	430a      	orrs	r2, r1
 800ce52:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800ce54:	e004      	b.n	800ce60 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800ce56:	2317      	movs	r3, #23
 800ce58:	18fb      	adds	r3, r7, r3
 800ce5a:	2201      	movs	r2, #1
 800ce5c:	701a      	strb	r2, [r3, #0]
      break;
 800ce5e:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	223c      	movs	r2, #60	@ 0x3c
 800ce64:	2100      	movs	r1, #0
 800ce66:	5499      	strb	r1, [r3, r2]

  return status;
 800ce68:	2317      	movs	r3, #23
 800ce6a:	18fb      	adds	r3, r7, r3
 800ce6c:	781b      	ldrb	r3, [r3, #0]
}
 800ce6e:	0018      	movs	r0, r3
 800ce70:	46bd      	mov	sp, r7
 800ce72:	b006      	add	sp, #24
 800ce74:	bd80      	pop	{r7, pc}
 800ce76:	46c0      	nop			@ (mov r8, r8)
 800ce78:	0801f588 	.word	0x0801f588
 800ce7c:	fffffbff 	.word	0xfffffbff

0800ce80 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ce80:	b580      	push	{r7, lr}
 800ce82:	b082      	sub	sp, #8
 800ce84:	af00      	add	r7, sp, #0
 800ce86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ce88:	46c0      	nop			@ (mov r8, r8)
 800ce8a:	46bd      	mov	sp, r7
 800ce8c:	b002      	add	sp, #8
 800ce8e:	bd80      	pop	{r7, pc}

0800ce90 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ce90:	b580      	push	{r7, lr}
 800ce92:	b082      	sub	sp, #8
 800ce94:	af00      	add	r7, sp, #0
 800ce96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ce98:	46c0      	nop			@ (mov r8, r8)
 800ce9a:	46bd      	mov	sp, r7
 800ce9c:	b002      	add	sp, #8
 800ce9e:	bd80      	pop	{r7, pc}

0800cea0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800cea0:	b580      	push	{r7, lr}
 800cea2:	b082      	sub	sp, #8
 800cea4:	af00      	add	r7, sp, #0
 800cea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cea8:	46c0      	nop			@ (mov r8, r8)
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	b002      	add	sp, #8
 800ceae:	bd80      	pop	{r7, pc}

0800ceb0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ceb0:	b580      	push	{r7, lr}
 800ceb2:	b082      	sub	sp, #8
 800ceb4:	af00      	add	r7, sp, #0
 800ceb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ceb8:	46c0      	nop			@ (mov r8, r8)
 800ceba:	46bd      	mov	sp, r7
 800cebc:	b002      	add	sp, #8
 800cebe:	bd80      	pop	{r7, pc}

0800cec0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800cec0:	b580      	push	{r7, lr}
 800cec2:	b084      	sub	sp, #16
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]
 800cec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	4a3f      	ldr	r2, [pc, #252]	@ (800cfd0 <TIM_Base_SetConfig+0x110>)
 800ced4:	4293      	cmp	r3, r2
 800ced6:	d00c      	beq.n	800cef2 <TIM_Base_SetConfig+0x32>
 800ced8:	687a      	ldr	r2, [r7, #4]
 800ceda:	2380      	movs	r3, #128	@ 0x80
 800cedc:	05db      	lsls	r3, r3, #23
 800cede:	429a      	cmp	r2, r3
 800cee0:	d007      	beq.n	800cef2 <TIM_Base_SetConfig+0x32>
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	4a3b      	ldr	r2, [pc, #236]	@ (800cfd4 <TIM_Base_SetConfig+0x114>)
 800cee6:	4293      	cmp	r3, r2
 800cee8:	d003      	beq.n	800cef2 <TIM_Base_SetConfig+0x32>
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	4a3a      	ldr	r2, [pc, #232]	@ (800cfd8 <TIM_Base_SetConfig+0x118>)
 800ceee:	4293      	cmp	r3, r2
 800cef0:	d108      	bne.n	800cf04 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	2270      	movs	r2, #112	@ 0x70
 800cef6:	4393      	bics	r3, r2
 800cef8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cefa:	683b      	ldr	r3, [r7, #0]
 800cefc:	685b      	ldr	r3, [r3, #4]
 800cefe:	68fa      	ldr	r2, [r7, #12]
 800cf00:	4313      	orrs	r3, r2
 800cf02:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	4a32      	ldr	r2, [pc, #200]	@ (800cfd0 <TIM_Base_SetConfig+0x110>)
 800cf08:	4293      	cmp	r3, r2
 800cf0a:	d01c      	beq.n	800cf46 <TIM_Base_SetConfig+0x86>
 800cf0c:	687a      	ldr	r2, [r7, #4]
 800cf0e:	2380      	movs	r3, #128	@ 0x80
 800cf10:	05db      	lsls	r3, r3, #23
 800cf12:	429a      	cmp	r2, r3
 800cf14:	d017      	beq.n	800cf46 <TIM_Base_SetConfig+0x86>
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	4a2e      	ldr	r2, [pc, #184]	@ (800cfd4 <TIM_Base_SetConfig+0x114>)
 800cf1a:	4293      	cmp	r3, r2
 800cf1c:	d013      	beq.n	800cf46 <TIM_Base_SetConfig+0x86>
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	4a2d      	ldr	r2, [pc, #180]	@ (800cfd8 <TIM_Base_SetConfig+0x118>)
 800cf22:	4293      	cmp	r3, r2
 800cf24:	d00f      	beq.n	800cf46 <TIM_Base_SetConfig+0x86>
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	4a2c      	ldr	r2, [pc, #176]	@ (800cfdc <TIM_Base_SetConfig+0x11c>)
 800cf2a:	4293      	cmp	r3, r2
 800cf2c:	d00b      	beq.n	800cf46 <TIM_Base_SetConfig+0x86>
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	4a2b      	ldr	r2, [pc, #172]	@ (800cfe0 <TIM_Base_SetConfig+0x120>)
 800cf32:	4293      	cmp	r3, r2
 800cf34:	d007      	beq.n	800cf46 <TIM_Base_SetConfig+0x86>
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	4a2a      	ldr	r2, [pc, #168]	@ (800cfe4 <TIM_Base_SetConfig+0x124>)
 800cf3a:	4293      	cmp	r3, r2
 800cf3c:	d003      	beq.n	800cf46 <TIM_Base_SetConfig+0x86>
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	4a29      	ldr	r2, [pc, #164]	@ (800cfe8 <TIM_Base_SetConfig+0x128>)
 800cf42:	4293      	cmp	r3, r2
 800cf44:	d108      	bne.n	800cf58 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cf46:	68fb      	ldr	r3, [r7, #12]
 800cf48:	4a28      	ldr	r2, [pc, #160]	@ (800cfec <TIM_Base_SetConfig+0x12c>)
 800cf4a:	4013      	ands	r3, r2
 800cf4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cf4e:	683b      	ldr	r3, [r7, #0]
 800cf50:	68db      	ldr	r3, [r3, #12]
 800cf52:	68fa      	ldr	r2, [r7, #12]
 800cf54:	4313      	orrs	r3, r2
 800cf56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	2280      	movs	r2, #128	@ 0x80
 800cf5c:	4393      	bics	r3, r2
 800cf5e:	001a      	movs	r2, r3
 800cf60:	683b      	ldr	r3, [r7, #0]
 800cf62:	695b      	ldr	r3, [r3, #20]
 800cf64:	4313      	orrs	r3, r2
 800cf66:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	68fa      	ldr	r2, [r7, #12]
 800cf6c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cf6e:	683b      	ldr	r3, [r7, #0]
 800cf70:	689a      	ldr	r2, [r3, #8]
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cf76:	683b      	ldr	r3, [r7, #0]
 800cf78:	681a      	ldr	r2, [r3, #0]
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	4a13      	ldr	r2, [pc, #76]	@ (800cfd0 <TIM_Base_SetConfig+0x110>)
 800cf82:	4293      	cmp	r3, r2
 800cf84:	d00b      	beq.n	800cf9e <TIM_Base_SetConfig+0xde>
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	4a15      	ldr	r2, [pc, #84]	@ (800cfe0 <TIM_Base_SetConfig+0x120>)
 800cf8a:	4293      	cmp	r3, r2
 800cf8c:	d007      	beq.n	800cf9e <TIM_Base_SetConfig+0xde>
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	4a14      	ldr	r2, [pc, #80]	@ (800cfe4 <TIM_Base_SetConfig+0x124>)
 800cf92:	4293      	cmp	r3, r2
 800cf94:	d003      	beq.n	800cf9e <TIM_Base_SetConfig+0xde>
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	4a13      	ldr	r2, [pc, #76]	@ (800cfe8 <TIM_Base_SetConfig+0x128>)
 800cf9a:	4293      	cmp	r3, r2
 800cf9c:	d103      	bne.n	800cfa6 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cf9e:	683b      	ldr	r3, [r7, #0]
 800cfa0:	691a      	ldr	r2, [r3, #16]
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	2201      	movs	r2, #1
 800cfaa:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	691b      	ldr	r3, [r3, #16]
 800cfb0:	2201      	movs	r2, #1
 800cfb2:	4013      	ands	r3, r2
 800cfb4:	2b01      	cmp	r3, #1
 800cfb6:	d106      	bne.n	800cfc6 <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	691b      	ldr	r3, [r3, #16]
 800cfbc:	2201      	movs	r2, #1
 800cfbe:	4393      	bics	r3, r2
 800cfc0:	001a      	movs	r2, r3
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	611a      	str	r2, [r3, #16]
  }
}
 800cfc6:	46c0      	nop			@ (mov r8, r8)
 800cfc8:	46bd      	mov	sp, r7
 800cfca:	b004      	add	sp, #16
 800cfcc:	bd80      	pop	{r7, pc}
 800cfce:	46c0      	nop			@ (mov r8, r8)
 800cfd0:	40012c00 	.word	0x40012c00
 800cfd4:	40000400 	.word	0x40000400
 800cfd8:	40000800 	.word	0x40000800
 800cfdc:	40002000 	.word	0x40002000
 800cfe0:	40014000 	.word	0x40014000
 800cfe4:	40014400 	.word	0x40014400
 800cfe8:	40014800 	.word	0x40014800
 800cfec:	fffffcff 	.word	0xfffffcff

0800cff0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	b086      	sub	sp, #24
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	6078      	str	r0, [r7, #4]
 800cff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	6a1b      	ldr	r3, [r3, #32]
 800cffe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	6a1b      	ldr	r3, [r3, #32]
 800d004:	2201      	movs	r2, #1
 800d006:	4393      	bics	r3, r2
 800d008:	001a      	movs	r2, r3
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	685b      	ldr	r3, [r3, #4]
 800d012:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	699b      	ldr	r3, [r3, #24]
 800d018:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	4a32      	ldr	r2, [pc, #200]	@ (800d0e8 <TIM_OC1_SetConfig+0xf8>)
 800d01e:	4013      	ands	r3, r2
 800d020:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	2203      	movs	r2, #3
 800d026:	4393      	bics	r3, r2
 800d028:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d02a:	683b      	ldr	r3, [r7, #0]
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	68fa      	ldr	r2, [r7, #12]
 800d030:	4313      	orrs	r3, r2
 800d032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d034:	697b      	ldr	r3, [r7, #20]
 800d036:	2202      	movs	r2, #2
 800d038:	4393      	bics	r3, r2
 800d03a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d03c:	683b      	ldr	r3, [r7, #0]
 800d03e:	689b      	ldr	r3, [r3, #8]
 800d040:	697a      	ldr	r2, [r7, #20]
 800d042:	4313      	orrs	r3, r2
 800d044:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	4a28      	ldr	r2, [pc, #160]	@ (800d0ec <TIM_OC1_SetConfig+0xfc>)
 800d04a:	4293      	cmp	r3, r2
 800d04c:	d00b      	beq.n	800d066 <TIM_OC1_SetConfig+0x76>
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	4a27      	ldr	r2, [pc, #156]	@ (800d0f0 <TIM_OC1_SetConfig+0x100>)
 800d052:	4293      	cmp	r3, r2
 800d054:	d007      	beq.n	800d066 <TIM_OC1_SetConfig+0x76>
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	4a26      	ldr	r2, [pc, #152]	@ (800d0f4 <TIM_OC1_SetConfig+0x104>)
 800d05a:	4293      	cmp	r3, r2
 800d05c:	d003      	beq.n	800d066 <TIM_OC1_SetConfig+0x76>
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	4a25      	ldr	r2, [pc, #148]	@ (800d0f8 <TIM_OC1_SetConfig+0x108>)
 800d062:	4293      	cmp	r3, r2
 800d064:	d10c      	bne.n	800d080 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d066:	697b      	ldr	r3, [r7, #20]
 800d068:	2208      	movs	r2, #8
 800d06a:	4393      	bics	r3, r2
 800d06c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d06e:	683b      	ldr	r3, [r7, #0]
 800d070:	68db      	ldr	r3, [r3, #12]
 800d072:	697a      	ldr	r2, [r7, #20]
 800d074:	4313      	orrs	r3, r2
 800d076:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d078:	697b      	ldr	r3, [r7, #20]
 800d07a:	2204      	movs	r2, #4
 800d07c:	4393      	bics	r3, r2
 800d07e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	4a1a      	ldr	r2, [pc, #104]	@ (800d0ec <TIM_OC1_SetConfig+0xfc>)
 800d084:	4293      	cmp	r3, r2
 800d086:	d00b      	beq.n	800d0a0 <TIM_OC1_SetConfig+0xb0>
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	4a19      	ldr	r2, [pc, #100]	@ (800d0f0 <TIM_OC1_SetConfig+0x100>)
 800d08c:	4293      	cmp	r3, r2
 800d08e:	d007      	beq.n	800d0a0 <TIM_OC1_SetConfig+0xb0>
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	4a18      	ldr	r2, [pc, #96]	@ (800d0f4 <TIM_OC1_SetConfig+0x104>)
 800d094:	4293      	cmp	r3, r2
 800d096:	d003      	beq.n	800d0a0 <TIM_OC1_SetConfig+0xb0>
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	4a17      	ldr	r2, [pc, #92]	@ (800d0f8 <TIM_OC1_SetConfig+0x108>)
 800d09c:	4293      	cmp	r3, r2
 800d09e:	d111      	bne.n	800d0c4 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d0a0:	693b      	ldr	r3, [r7, #16]
 800d0a2:	4a16      	ldr	r2, [pc, #88]	@ (800d0fc <TIM_OC1_SetConfig+0x10c>)
 800d0a4:	4013      	ands	r3, r2
 800d0a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d0a8:	693b      	ldr	r3, [r7, #16]
 800d0aa:	4a15      	ldr	r2, [pc, #84]	@ (800d100 <TIM_OC1_SetConfig+0x110>)
 800d0ac:	4013      	ands	r3, r2
 800d0ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d0b0:	683b      	ldr	r3, [r7, #0]
 800d0b2:	695b      	ldr	r3, [r3, #20]
 800d0b4:	693a      	ldr	r2, [r7, #16]
 800d0b6:	4313      	orrs	r3, r2
 800d0b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d0ba:	683b      	ldr	r3, [r7, #0]
 800d0bc:	699b      	ldr	r3, [r3, #24]
 800d0be:	693a      	ldr	r2, [r7, #16]
 800d0c0:	4313      	orrs	r3, r2
 800d0c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	693a      	ldr	r2, [r7, #16]
 800d0c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	68fa      	ldr	r2, [r7, #12]
 800d0ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d0d0:	683b      	ldr	r3, [r7, #0]
 800d0d2:	685a      	ldr	r2, [r3, #4]
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	697a      	ldr	r2, [r7, #20]
 800d0dc:	621a      	str	r2, [r3, #32]
}
 800d0de:	46c0      	nop			@ (mov r8, r8)
 800d0e0:	46bd      	mov	sp, r7
 800d0e2:	b006      	add	sp, #24
 800d0e4:	bd80      	pop	{r7, pc}
 800d0e6:	46c0      	nop			@ (mov r8, r8)
 800d0e8:	fffeff8f 	.word	0xfffeff8f
 800d0ec:	40012c00 	.word	0x40012c00
 800d0f0:	40014000 	.word	0x40014000
 800d0f4:	40014400 	.word	0x40014400
 800d0f8:	40014800 	.word	0x40014800
 800d0fc:	fffffeff 	.word	0xfffffeff
 800d100:	fffffdff 	.word	0xfffffdff

0800d104 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d104:	b580      	push	{r7, lr}
 800d106:	b086      	sub	sp, #24
 800d108:	af00      	add	r7, sp, #0
 800d10a:	6078      	str	r0, [r7, #4]
 800d10c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	6a1b      	ldr	r3, [r3, #32]
 800d112:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	6a1b      	ldr	r3, [r3, #32]
 800d118:	2210      	movs	r2, #16
 800d11a:	4393      	bics	r3, r2
 800d11c:	001a      	movs	r2, r3
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	685b      	ldr	r3, [r3, #4]
 800d126:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	699b      	ldr	r3, [r3, #24]
 800d12c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	4a2e      	ldr	r2, [pc, #184]	@ (800d1ec <TIM_OC2_SetConfig+0xe8>)
 800d132:	4013      	ands	r3, r2
 800d134:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	4a2d      	ldr	r2, [pc, #180]	@ (800d1f0 <TIM_OC2_SetConfig+0xec>)
 800d13a:	4013      	ands	r3, r2
 800d13c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d13e:	683b      	ldr	r3, [r7, #0]
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	021b      	lsls	r3, r3, #8
 800d144:	68fa      	ldr	r2, [r7, #12]
 800d146:	4313      	orrs	r3, r2
 800d148:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d14a:	697b      	ldr	r3, [r7, #20]
 800d14c:	2220      	movs	r2, #32
 800d14e:	4393      	bics	r3, r2
 800d150:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d152:	683b      	ldr	r3, [r7, #0]
 800d154:	689b      	ldr	r3, [r3, #8]
 800d156:	011b      	lsls	r3, r3, #4
 800d158:	697a      	ldr	r2, [r7, #20]
 800d15a:	4313      	orrs	r3, r2
 800d15c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	4a24      	ldr	r2, [pc, #144]	@ (800d1f4 <TIM_OC2_SetConfig+0xf0>)
 800d162:	4293      	cmp	r3, r2
 800d164:	d10d      	bne.n	800d182 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d166:	697b      	ldr	r3, [r7, #20]
 800d168:	2280      	movs	r2, #128	@ 0x80
 800d16a:	4393      	bics	r3, r2
 800d16c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d16e:	683b      	ldr	r3, [r7, #0]
 800d170:	68db      	ldr	r3, [r3, #12]
 800d172:	011b      	lsls	r3, r3, #4
 800d174:	697a      	ldr	r2, [r7, #20]
 800d176:	4313      	orrs	r3, r2
 800d178:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d17a:	697b      	ldr	r3, [r7, #20]
 800d17c:	2240      	movs	r2, #64	@ 0x40
 800d17e:	4393      	bics	r3, r2
 800d180:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	4a1b      	ldr	r2, [pc, #108]	@ (800d1f4 <TIM_OC2_SetConfig+0xf0>)
 800d186:	4293      	cmp	r3, r2
 800d188:	d00b      	beq.n	800d1a2 <TIM_OC2_SetConfig+0x9e>
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	4a1a      	ldr	r2, [pc, #104]	@ (800d1f8 <TIM_OC2_SetConfig+0xf4>)
 800d18e:	4293      	cmp	r3, r2
 800d190:	d007      	beq.n	800d1a2 <TIM_OC2_SetConfig+0x9e>
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	4a19      	ldr	r2, [pc, #100]	@ (800d1fc <TIM_OC2_SetConfig+0xf8>)
 800d196:	4293      	cmp	r3, r2
 800d198:	d003      	beq.n	800d1a2 <TIM_OC2_SetConfig+0x9e>
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	4a18      	ldr	r2, [pc, #96]	@ (800d200 <TIM_OC2_SetConfig+0xfc>)
 800d19e:	4293      	cmp	r3, r2
 800d1a0:	d113      	bne.n	800d1ca <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d1a2:	693b      	ldr	r3, [r7, #16]
 800d1a4:	4a17      	ldr	r2, [pc, #92]	@ (800d204 <TIM_OC2_SetConfig+0x100>)
 800d1a6:	4013      	ands	r3, r2
 800d1a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d1aa:	693b      	ldr	r3, [r7, #16]
 800d1ac:	4a16      	ldr	r2, [pc, #88]	@ (800d208 <TIM_OC2_SetConfig+0x104>)
 800d1ae:	4013      	ands	r3, r2
 800d1b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d1b2:	683b      	ldr	r3, [r7, #0]
 800d1b4:	695b      	ldr	r3, [r3, #20]
 800d1b6:	009b      	lsls	r3, r3, #2
 800d1b8:	693a      	ldr	r2, [r7, #16]
 800d1ba:	4313      	orrs	r3, r2
 800d1bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d1be:	683b      	ldr	r3, [r7, #0]
 800d1c0:	699b      	ldr	r3, [r3, #24]
 800d1c2:	009b      	lsls	r3, r3, #2
 800d1c4:	693a      	ldr	r2, [r7, #16]
 800d1c6:	4313      	orrs	r3, r2
 800d1c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	693a      	ldr	r2, [r7, #16]
 800d1ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	68fa      	ldr	r2, [r7, #12]
 800d1d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d1d6:	683b      	ldr	r3, [r7, #0]
 800d1d8:	685a      	ldr	r2, [r3, #4]
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	697a      	ldr	r2, [r7, #20]
 800d1e2:	621a      	str	r2, [r3, #32]
}
 800d1e4:	46c0      	nop			@ (mov r8, r8)
 800d1e6:	46bd      	mov	sp, r7
 800d1e8:	b006      	add	sp, #24
 800d1ea:	bd80      	pop	{r7, pc}
 800d1ec:	feff8fff 	.word	0xfeff8fff
 800d1f0:	fffffcff 	.word	0xfffffcff
 800d1f4:	40012c00 	.word	0x40012c00
 800d1f8:	40014000 	.word	0x40014000
 800d1fc:	40014400 	.word	0x40014400
 800d200:	40014800 	.word	0x40014800
 800d204:	fffffbff 	.word	0xfffffbff
 800d208:	fffff7ff 	.word	0xfffff7ff

0800d20c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d20c:	b580      	push	{r7, lr}
 800d20e:	b086      	sub	sp, #24
 800d210:	af00      	add	r7, sp, #0
 800d212:	6078      	str	r0, [r7, #4]
 800d214:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	6a1b      	ldr	r3, [r3, #32]
 800d21a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	6a1b      	ldr	r3, [r3, #32]
 800d220:	4a33      	ldr	r2, [pc, #204]	@ (800d2f0 <TIM_OC3_SetConfig+0xe4>)
 800d222:	401a      	ands	r2, r3
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	685b      	ldr	r3, [r3, #4]
 800d22c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	69db      	ldr	r3, [r3, #28]
 800d232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	4a2f      	ldr	r2, [pc, #188]	@ (800d2f4 <TIM_OC3_SetConfig+0xe8>)
 800d238:	4013      	ands	r3, r2
 800d23a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	2203      	movs	r2, #3
 800d240:	4393      	bics	r3, r2
 800d242:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d244:	683b      	ldr	r3, [r7, #0]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	68fa      	ldr	r2, [r7, #12]
 800d24a:	4313      	orrs	r3, r2
 800d24c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d24e:	697b      	ldr	r3, [r7, #20]
 800d250:	4a29      	ldr	r2, [pc, #164]	@ (800d2f8 <TIM_OC3_SetConfig+0xec>)
 800d252:	4013      	ands	r3, r2
 800d254:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d256:	683b      	ldr	r3, [r7, #0]
 800d258:	689b      	ldr	r3, [r3, #8]
 800d25a:	021b      	lsls	r3, r3, #8
 800d25c:	697a      	ldr	r2, [r7, #20]
 800d25e:	4313      	orrs	r3, r2
 800d260:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	4a25      	ldr	r2, [pc, #148]	@ (800d2fc <TIM_OC3_SetConfig+0xf0>)
 800d266:	4293      	cmp	r3, r2
 800d268:	d10d      	bne.n	800d286 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d26a:	697b      	ldr	r3, [r7, #20]
 800d26c:	4a24      	ldr	r2, [pc, #144]	@ (800d300 <TIM_OC3_SetConfig+0xf4>)
 800d26e:	4013      	ands	r3, r2
 800d270:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d272:	683b      	ldr	r3, [r7, #0]
 800d274:	68db      	ldr	r3, [r3, #12]
 800d276:	021b      	lsls	r3, r3, #8
 800d278:	697a      	ldr	r2, [r7, #20]
 800d27a:	4313      	orrs	r3, r2
 800d27c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d27e:	697b      	ldr	r3, [r7, #20]
 800d280:	4a20      	ldr	r2, [pc, #128]	@ (800d304 <TIM_OC3_SetConfig+0xf8>)
 800d282:	4013      	ands	r3, r2
 800d284:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	4a1c      	ldr	r2, [pc, #112]	@ (800d2fc <TIM_OC3_SetConfig+0xf0>)
 800d28a:	4293      	cmp	r3, r2
 800d28c:	d00b      	beq.n	800d2a6 <TIM_OC3_SetConfig+0x9a>
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	4a1d      	ldr	r2, [pc, #116]	@ (800d308 <TIM_OC3_SetConfig+0xfc>)
 800d292:	4293      	cmp	r3, r2
 800d294:	d007      	beq.n	800d2a6 <TIM_OC3_SetConfig+0x9a>
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	4a1c      	ldr	r2, [pc, #112]	@ (800d30c <TIM_OC3_SetConfig+0x100>)
 800d29a:	4293      	cmp	r3, r2
 800d29c:	d003      	beq.n	800d2a6 <TIM_OC3_SetConfig+0x9a>
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	4a1b      	ldr	r2, [pc, #108]	@ (800d310 <TIM_OC3_SetConfig+0x104>)
 800d2a2:	4293      	cmp	r3, r2
 800d2a4:	d113      	bne.n	800d2ce <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d2a6:	693b      	ldr	r3, [r7, #16]
 800d2a8:	4a1a      	ldr	r2, [pc, #104]	@ (800d314 <TIM_OC3_SetConfig+0x108>)
 800d2aa:	4013      	ands	r3, r2
 800d2ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d2ae:	693b      	ldr	r3, [r7, #16]
 800d2b0:	4a19      	ldr	r2, [pc, #100]	@ (800d318 <TIM_OC3_SetConfig+0x10c>)
 800d2b2:	4013      	ands	r3, r2
 800d2b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d2b6:	683b      	ldr	r3, [r7, #0]
 800d2b8:	695b      	ldr	r3, [r3, #20]
 800d2ba:	011b      	lsls	r3, r3, #4
 800d2bc:	693a      	ldr	r2, [r7, #16]
 800d2be:	4313      	orrs	r3, r2
 800d2c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d2c2:	683b      	ldr	r3, [r7, #0]
 800d2c4:	699b      	ldr	r3, [r3, #24]
 800d2c6:	011b      	lsls	r3, r3, #4
 800d2c8:	693a      	ldr	r2, [r7, #16]
 800d2ca:	4313      	orrs	r3, r2
 800d2cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	693a      	ldr	r2, [r7, #16]
 800d2d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	68fa      	ldr	r2, [r7, #12]
 800d2d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d2da:	683b      	ldr	r3, [r7, #0]
 800d2dc:	685a      	ldr	r2, [r3, #4]
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	697a      	ldr	r2, [r7, #20]
 800d2e6:	621a      	str	r2, [r3, #32]
}
 800d2e8:	46c0      	nop			@ (mov r8, r8)
 800d2ea:	46bd      	mov	sp, r7
 800d2ec:	b006      	add	sp, #24
 800d2ee:	bd80      	pop	{r7, pc}
 800d2f0:	fffffeff 	.word	0xfffffeff
 800d2f4:	fffeff8f 	.word	0xfffeff8f
 800d2f8:	fffffdff 	.word	0xfffffdff
 800d2fc:	40012c00 	.word	0x40012c00
 800d300:	fffff7ff 	.word	0xfffff7ff
 800d304:	fffffbff 	.word	0xfffffbff
 800d308:	40014000 	.word	0x40014000
 800d30c:	40014400 	.word	0x40014400
 800d310:	40014800 	.word	0x40014800
 800d314:	ffffefff 	.word	0xffffefff
 800d318:	ffffdfff 	.word	0xffffdfff

0800d31c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d31c:	b580      	push	{r7, lr}
 800d31e:	b086      	sub	sp, #24
 800d320:	af00      	add	r7, sp, #0
 800d322:	6078      	str	r0, [r7, #4]
 800d324:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	6a1b      	ldr	r3, [r3, #32]
 800d32a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	6a1b      	ldr	r3, [r3, #32]
 800d330:	4a26      	ldr	r2, [pc, #152]	@ (800d3cc <TIM_OC4_SetConfig+0xb0>)
 800d332:	401a      	ands	r2, r3
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	685b      	ldr	r3, [r3, #4]
 800d33c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	69db      	ldr	r3, [r3, #28]
 800d342:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	4a22      	ldr	r2, [pc, #136]	@ (800d3d0 <TIM_OC4_SetConfig+0xb4>)
 800d348:	4013      	ands	r3, r2
 800d34a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	4a21      	ldr	r2, [pc, #132]	@ (800d3d4 <TIM_OC4_SetConfig+0xb8>)
 800d350:	4013      	ands	r3, r2
 800d352:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d354:	683b      	ldr	r3, [r7, #0]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	021b      	lsls	r3, r3, #8
 800d35a:	68fa      	ldr	r2, [r7, #12]
 800d35c:	4313      	orrs	r3, r2
 800d35e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d360:	693b      	ldr	r3, [r7, #16]
 800d362:	4a1d      	ldr	r2, [pc, #116]	@ (800d3d8 <TIM_OC4_SetConfig+0xbc>)
 800d364:	4013      	ands	r3, r2
 800d366:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d368:	683b      	ldr	r3, [r7, #0]
 800d36a:	689b      	ldr	r3, [r3, #8]
 800d36c:	031b      	lsls	r3, r3, #12
 800d36e:	693a      	ldr	r2, [r7, #16]
 800d370:	4313      	orrs	r3, r2
 800d372:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	4a19      	ldr	r2, [pc, #100]	@ (800d3dc <TIM_OC4_SetConfig+0xc0>)
 800d378:	4293      	cmp	r3, r2
 800d37a:	d00b      	beq.n	800d394 <TIM_OC4_SetConfig+0x78>
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	4a18      	ldr	r2, [pc, #96]	@ (800d3e0 <TIM_OC4_SetConfig+0xc4>)
 800d380:	4293      	cmp	r3, r2
 800d382:	d007      	beq.n	800d394 <TIM_OC4_SetConfig+0x78>
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	4a17      	ldr	r2, [pc, #92]	@ (800d3e4 <TIM_OC4_SetConfig+0xc8>)
 800d388:	4293      	cmp	r3, r2
 800d38a:	d003      	beq.n	800d394 <TIM_OC4_SetConfig+0x78>
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	4a16      	ldr	r2, [pc, #88]	@ (800d3e8 <TIM_OC4_SetConfig+0xcc>)
 800d390:	4293      	cmp	r3, r2
 800d392:	d109      	bne.n	800d3a8 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d394:	697b      	ldr	r3, [r7, #20]
 800d396:	4a15      	ldr	r2, [pc, #84]	@ (800d3ec <TIM_OC4_SetConfig+0xd0>)
 800d398:	4013      	ands	r3, r2
 800d39a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d39c:	683b      	ldr	r3, [r7, #0]
 800d39e:	695b      	ldr	r3, [r3, #20]
 800d3a0:	019b      	lsls	r3, r3, #6
 800d3a2:	697a      	ldr	r2, [r7, #20]
 800d3a4:	4313      	orrs	r3, r2
 800d3a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	697a      	ldr	r2, [r7, #20]
 800d3ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	68fa      	ldr	r2, [r7, #12]
 800d3b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d3b4:	683b      	ldr	r3, [r7, #0]
 800d3b6:	685a      	ldr	r2, [r3, #4]
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	693a      	ldr	r2, [r7, #16]
 800d3c0:	621a      	str	r2, [r3, #32]
}
 800d3c2:	46c0      	nop			@ (mov r8, r8)
 800d3c4:	46bd      	mov	sp, r7
 800d3c6:	b006      	add	sp, #24
 800d3c8:	bd80      	pop	{r7, pc}
 800d3ca:	46c0      	nop			@ (mov r8, r8)
 800d3cc:	ffffefff 	.word	0xffffefff
 800d3d0:	feff8fff 	.word	0xfeff8fff
 800d3d4:	fffffcff 	.word	0xfffffcff
 800d3d8:	ffffdfff 	.word	0xffffdfff
 800d3dc:	40012c00 	.word	0x40012c00
 800d3e0:	40014000 	.word	0x40014000
 800d3e4:	40014400 	.word	0x40014400
 800d3e8:	40014800 	.word	0x40014800
 800d3ec:	ffffbfff 	.word	0xffffbfff

0800d3f0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d3f0:	b580      	push	{r7, lr}
 800d3f2:	b086      	sub	sp, #24
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	6078      	str	r0, [r7, #4]
 800d3f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	6a1b      	ldr	r3, [r3, #32]
 800d3fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	6a1b      	ldr	r3, [r3, #32]
 800d404:	4a23      	ldr	r2, [pc, #140]	@ (800d494 <TIM_OC5_SetConfig+0xa4>)
 800d406:	401a      	ands	r2, r3
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	685b      	ldr	r3, [r3, #4]
 800d410:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	4a1f      	ldr	r2, [pc, #124]	@ (800d498 <TIM_OC5_SetConfig+0xa8>)
 800d41c:	4013      	ands	r3, r2
 800d41e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d420:	683b      	ldr	r3, [r7, #0]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	68fa      	ldr	r2, [r7, #12]
 800d426:	4313      	orrs	r3, r2
 800d428:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d42a:	693b      	ldr	r3, [r7, #16]
 800d42c:	4a1b      	ldr	r2, [pc, #108]	@ (800d49c <TIM_OC5_SetConfig+0xac>)
 800d42e:	4013      	ands	r3, r2
 800d430:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d432:	683b      	ldr	r3, [r7, #0]
 800d434:	689b      	ldr	r3, [r3, #8]
 800d436:	041b      	lsls	r3, r3, #16
 800d438:	693a      	ldr	r2, [r7, #16]
 800d43a:	4313      	orrs	r3, r2
 800d43c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	4a17      	ldr	r2, [pc, #92]	@ (800d4a0 <TIM_OC5_SetConfig+0xb0>)
 800d442:	4293      	cmp	r3, r2
 800d444:	d00b      	beq.n	800d45e <TIM_OC5_SetConfig+0x6e>
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	4a16      	ldr	r2, [pc, #88]	@ (800d4a4 <TIM_OC5_SetConfig+0xb4>)
 800d44a:	4293      	cmp	r3, r2
 800d44c:	d007      	beq.n	800d45e <TIM_OC5_SetConfig+0x6e>
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	4a15      	ldr	r2, [pc, #84]	@ (800d4a8 <TIM_OC5_SetConfig+0xb8>)
 800d452:	4293      	cmp	r3, r2
 800d454:	d003      	beq.n	800d45e <TIM_OC5_SetConfig+0x6e>
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	4a14      	ldr	r2, [pc, #80]	@ (800d4ac <TIM_OC5_SetConfig+0xbc>)
 800d45a:	4293      	cmp	r3, r2
 800d45c:	d109      	bne.n	800d472 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d45e:	697b      	ldr	r3, [r7, #20]
 800d460:	4a0c      	ldr	r2, [pc, #48]	@ (800d494 <TIM_OC5_SetConfig+0xa4>)
 800d462:	4013      	ands	r3, r2
 800d464:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d466:	683b      	ldr	r3, [r7, #0]
 800d468:	695b      	ldr	r3, [r3, #20]
 800d46a:	021b      	lsls	r3, r3, #8
 800d46c:	697a      	ldr	r2, [r7, #20]
 800d46e:	4313      	orrs	r3, r2
 800d470:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	697a      	ldr	r2, [r7, #20]
 800d476:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	68fa      	ldr	r2, [r7, #12]
 800d47c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	685a      	ldr	r2, [r3, #4]
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	693a      	ldr	r2, [r7, #16]
 800d48a:	621a      	str	r2, [r3, #32]
}
 800d48c:	46c0      	nop			@ (mov r8, r8)
 800d48e:	46bd      	mov	sp, r7
 800d490:	b006      	add	sp, #24
 800d492:	bd80      	pop	{r7, pc}
 800d494:	fffeffff 	.word	0xfffeffff
 800d498:	fffeff8f 	.word	0xfffeff8f
 800d49c:	fffdffff 	.word	0xfffdffff
 800d4a0:	40012c00 	.word	0x40012c00
 800d4a4:	40014000 	.word	0x40014000
 800d4a8:	40014400 	.word	0x40014400
 800d4ac:	40014800 	.word	0x40014800

0800d4b0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d4b0:	b580      	push	{r7, lr}
 800d4b2:	b086      	sub	sp, #24
 800d4b4:	af00      	add	r7, sp, #0
 800d4b6:	6078      	str	r0, [r7, #4]
 800d4b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	6a1b      	ldr	r3, [r3, #32]
 800d4be:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	6a1b      	ldr	r3, [r3, #32]
 800d4c4:	4a24      	ldr	r2, [pc, #144]	@ (800d558 <TIM_OC6_SetConfig+0xa8>)
 800d4c6:	401a      	ands	r2, r3
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	685b      	ldr	r3, [r3, #4]
 800d4d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d4d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	4a20      	ldr	r2, [pc, #128]	@ (800d55c <TIM_OC6_SetConfig+0xac>)
 800d4dc:	4013      	ands	r3, r2
 800d4de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d4e0:	683b      	ldr	r3, [r7, #0]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	021b      	lsls	r3, r3, #8
 800d4e6:	68fa      	ldr	r2, [r7, #12]
 800d4e8:	4313      	orrs	r3, r2
 800d4ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d4ec:	693b      	ldr	r3, [r7, #16]
 800d4ee:	4a1c      	ldr	r2, [pc, #112]	@ (800d560 <TIM_OC6_SetConfig+0xb0>)
 800d4f0:	4013      	ands	r3, r2
 800d4f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d4f4:	683b      	ldr	r3, [r7, #0]
 800d4f6:	689b      	ldr	r3, [r3, #8]
 800d4f8:	051b      	lsls	r3, r3, #20
 800d4fa:	693a      	ldr	r2, [r7, #16]
 800d4fc:	4313      	orrs	r3, r2
 800d4fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	4a18      	ldr	r2, [pc, #96]	@ (800d564 <TIM_OC6_SetConfig+0xb4>)
 800d504:	4293      	cmp	r3, r2
 800d506:	d00b      	beq.n	800d520 <TIM_OC6_SetConfig+0x70>
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	4a17      	ldr	r2, [pc, #92]	@ (800d568 <TIM_OC6_SetConfig+0xb8>)
 800d50c:	4293      	cmp	r3, r2
 800d50e:	d007      	beq.n	800d520 <TIM_OC6_SetConfig+0x70>
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	4a16      	ldr	r2, [pc, #88]	@ (800d56c <TIM_OC6_SetConfig+0xbc>)
 800d514:	4293      	cmp	r3, r2
 800d516:	d003      	beq.n	800d520 <TIM_OC6_SetConfig+0x70>
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	4a15      	ldr	r2, [pc, #84]	@ (800d570 <TIM_OC6_SetConfig+0xc0>)
 800d51c:	4293      	cmp	r3, r2
 800d51e:	d109      	bne.n	800d534 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d520:	697b      	ldr	r3, [r7, #20]
 800d522:	4a14      	ldr	r2, [pc, #80]	@ (800d574 <TIM_OC6_SetConfig+0xc4>)
 800d524:	4013      	ands	r3, r2
 800d526:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d528:	683b      	ldr	r3, [r7, #0]
 800d52a:	695b      	ldr	r3, [r3, #20]
 800d52c:	029b      	lsls	r3, r3, #10
 800d52e:	697a      	ldr	r2, [r7, #20]
 800d530:	4313      	orrs	r3, r2
 800d532:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	697a      	ldr	r2, [r7, #20]
 800d538:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	68fa      	ldr	r2, [r7, #12]
 800d53e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d540:	683b      	ldr	r3, [r7, #0]
 800d542:	685a      	ldr	r2, [r3, #4]
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	693a      	ldr	r2, [r7, #16]
 800d54c:	621a      	str	r2, [r3, #32]
}
 800d54e:	46c0      	nop			@ (mov r8, r8)
 800d550:	46bd      	mov	sp, r7
 800d552:	b006      	add	sp, #24
 800d554:	bd80      	pop	{r7, pc}
 800d556:	46c0      	nop			@ (mov r8, r8)
 800d558:	ffefffff 	.word	0xffefffff
 800d55c:	feff8fff 	.word	0xfeff8fff
 800d560:	ffdfffff 	.word	0xffdfffff
 800d564:	40012c00 	.word	0x40012c00
 800d568:	40014000 	.word	0x40014000
 800d56c:	40014400 	.word	0x40014400
 800d570:	40014800 	.word	0x40014800
 800d574:	fffbffff 	.word	0xfffbffff

0800d578 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d578:	b580      	push	{r7, lr}
 800d57a:	b084      	sub	sp, #16
 800d57c:	af00      	add	r7, sp, #0
 800d57e:	6078      	str	r0, [r7, #4]
 800d580:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	223c      	movs	r2, #60	@ 0x3c
 800d586:	5c9b      	ldrb	r3, [r3, r2]
 800d588:	2b01      	cmp	r3, #1
 800d58a:	d101      	bne.n	800d590 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d58c:	2302      	movs	r3, #2
 800d58e:	e05a      	b.n	800d646 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	223c      	movs	r2, #60	@ 0x3c
 800d594:	2101      	movs	r1, #1
 800d596:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	223d      	movs	r2, #61	@ 0x3d
 800d59c:	2102      	movs	r1, #2
 800d59e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	685b      	ldr	r3, [r3, #4]
 800d5a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	689b      	ldr	r3, [r3, #8]
 800d5ae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	4a26      	ldr	r2, [pc, #152]	@ (800d650 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800d5b6:	4293      	cmp	r3, r2
 800d5b8:	d108      	bne.n	800d5cc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	4a25      	ldr	r2, [pc, #148]	@ (800d654 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800d5be:	4013      	ands	r3, r2
 800d5c0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d5c2:	683b      	ldr	r3, [r7, #0]
 800d5c4:	685b      	ldr	r3, [r3, #4]
 800d5c6:	68fa      	ldr	r2, [r7, #12]
 800d5c8:	4313      	orrs	r3, r2
 800d5ca:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	2270      	movs	r2, #112	@ 0x70
 800d5d0:	4393      	bics	r3, r2
 800d5d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d5d4:	683b      	ldr	r3, [r7, #0]
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	68fa      	ldr	r2, [r7, #12]
 800d5da:	4313      	orrs	r3, r2
 800d5dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	68fa      	ldr	r2, [r7, #12]
 800d5e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	4a19      	ldr	r2, [pc, #100]	@ (800d650 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800d5ec:	4293      	cmp	r3, r2
 800d5ee:	d014      	beq.n	800d61a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	681a      	ldr	r2, [r3, #0]
 800d5f4:	2380      	movs	r3, #128	@ 0x80
 800d5f6:	05db      	lsls	r3, r3, #23
 800d5f8:	429a      	cmp	r2, r3
 800d5fa:	d00e      	beq.n	800d61a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	4a15      	ldr	r2, [pc, #84]	@ (800d658 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800d602:	4293      	cmp	r3, r2
 800d604:	d009      	beq.n	800d61a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	4a14      	ldr	r2, [pc, #80]	@ (800d65c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800d60c:	4293      	cmp	r3, r2
 800d60e:	d004      	beq.n	800d61a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	4a12      	ldr	r2, [pc, #72]	@ (800d660 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800d616:	4293      	cmp	r3, r2
 800d618:	d10c      	bne.n	800d634 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d61a:	68bb      	ldr	r3, [r7, #8]
 800d61c:	2280      	movs	r2, #128	@ 0x80
 800d61e:	4393      	bics	r3, r2
 800d620:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d622:	683b      	ldr	r3, [r7, #0]
 800d624:	689b      	ldr	r3, [r3, #8]
 800d626:	68ba      	ldr	r2, [r7, #8]
 800d628:	4313      	orrs	r3, r2
 800d62a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	68ba      	ldr	r2, [r7, #8]
 800d632:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	223d      	movs	r2, #61	@ 0x3d
 800d638:	2101      	movs	r1, #1
 800d63a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	223c      	movs	r2, #60	@ 0x3c
 800d640:	2100      	movs	r1, #0
 800d642:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d644:	2300      	movs	r3, #0
}
 800d646:	0018      	movs	r0, r3
 800d648:	46bd      	mov	sp, r7
 800d64a:	b004      	add	sp, #16
 800d64c:	bd80      	pop	{r7, pc}
 800d64e:	46c0      	nop			@ (mov r8, r8)
 800d650:	40012c00 	.word	0x40012c00
 800d654:	ff0fffff 	.word	0xff0fffff
 800d658:	40000400 	.word	0x40000400
 800d65c:	40000800 	.word	0x40000800
 800d660:	40014000 	.word	0x40014000

0800d664 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d664:	b580      	push	{r7, lr}
 800d666:	b082      	sub	sp, #8
 800d668:	af00      	add	r7, sp, #0
 800d66a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d66c:	46c0      	nop			@ (mov r8, r8)
 800d66e:	46bd      	mov	sp, r7
 800d670:	b002      	add	sp, #8
 800d672:	bd80      	pop	{r7, pc}

0800d674 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d674:	b580      	push	{r7, lr}
 800d676:	b082      	sub	sp, #8
 800d678:	af00      	add	r7, sp, #0
 800d67a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d67c:	46c0      	nop			@ (mov r8, r8)
 800d67e:	46bd      	mov	sp, r7
 800d680:	b002      	add	sp, #8
 800d682:	bd80      	pop	{r7, pc}

0800d684 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d684:	b580      	push	{r7, lr}
 800d686:	b082      	sub	sp, #8
 800d688:	af00      	add	r7, sp, #0
 800d68a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d68c:	46c0      	nop			@ (mov r8, r8)
 800d68e:	46bd      	mov	sp, r7
 800d690:	b002      	add	sp, #8
 800d692:	bd80      	pop	{r7, pc}

0800d694 <LL_DMA_ConfigTransfer>:
{
 800d694:	b580      	push	{r7, lr}
 800d696:	b086      	sub	sp, #24
 800d698:	af00      	add	r7, sp, #0
 800d69a:	60f8      	str	r0, [r7, #12]
 800d69c:	60b9      	str	r1, [r7, #8]
 800d69e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 800d6a4:	4a0c      	ldr	r2, [pc, #48]	@ (800d6d8 <LL_DMA_ConfigTransfer+0x44>)
 800d6a6:	68bb      	ldr	r3, [r7, #8]
 800d6a8:	18d3      	adds	r3, r2, r3
 800d6aa:	781b      	ldrb	r3, [r3, #0]
 800d6ac:	001a      	movs	r2, r3
 800d6ae:	697b      	ldr	r3, [r7, #20]
 800d6b0:	18d3      	adds	r3, r2, r3
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	4a09      	ldr	r2, [pc, #36]	@ (800d6dc <LL_DMA_ConfigTransfer+0x48>)
 800d6b6:	4013      	ands	r3, r2
 800d6b8:	0019      	movs	r1, r3
 800d6ba:	4a07      	ldr	r2, [pc, #28]	@ (800d6d8 <LL_DMA_ConfigTransfer+0x44>)
 800d6bc:	68bb      	ldr	r3, [r7, #8]
 800d6be:	18d3      	adds	r3, r2, r3
 800d6c0:	781b      	ldrb	r3, [r3, #0]
 800d6c2:	001a      	movs	r2, r3
 800d6c4:	697b      	ldr	r3, [r7, #20]
 800d6c6:	18d3      	adds	r3, r2, r3
 800d6c8:	687a      	ldr	r2, [r7, #4]
 800d6ca:	430a      	orrs	r2, r1
 800d6cc:	601a      	str	r2, [r3, #0]
}
 800d6ce:	46c0      	nop			@ (mov r8, r8)
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	b006      	add	sp, #24
 800d6d4:	bd80      	pop	{r7, pc}
 800d6d6:	46c0      	nop			@ (mov r8, r8)
 800d6d8:	0801f5dc 	.word	0x0801f5dc
 800d6dc:	ffff800f 	.word	0xffff800f

0800d6e0 <LL_DMA_SetDataLength>:
{
 800d6e0:	b580      	push	{r7, lr}
 800d6e2:	b086      	sub	sp, #24
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	60f8      	str	r0, [r7, #12]
 800d6e8:	60b9      	str	r1, [r7, #8]
 800d6ea:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 800d6f0:	4a0b      	ldr	r2, [pc, #44]	@ (800d720 <LL_DMA_SetDataLength+0x40>)
 800d6f2:	68bb      	ldr	r3, [r7, #8]
 800d6f4:	18d3      	adds	r3, r2, r3
 800d6f6:	781b      	ldrb	r3, [r3, #0]
 800d6f8:	001a      	movs	r2, r3
 800d6fa:	697b      	ldr	r3, [r7, #20]
 800d6fc:	18d3      	adds	r3, r2, r3
 800d6fe:	685b      	ldr	r3, [r3, #4]
 800d700:	0c1b      	lsrs	r3, r3, #16
 800d702:	0419      	lsls	r1, r3, #16
 800d704:	4a06      	ldr	r2, [pc, #24]	@ (800d720 <LL_DMA_SetDataLength+0x40>)
 800d706:	68bb      	ldr	r3, [r7, #8]
 800d708:	18d3      	adds	r3, r2, r3
 800d70a:	781b      	ldrb	r3, [r3, #0]
 800d70c:	001a      	movs	r2, r3
 800d70e:	697b      	ldr	r3, [r7, #20]
 800d710:	18d3      	adds	r3, r2, r3
 800d712:	687a      	ldr	r2, [r7, #4]
 800d714:	430a      	orrs	r2, r1
 800d716:	605a      	str	r2, [r3, #4]
}
 800d718:	46c0      	nop			@ (mov r8, r8)
 800d71a:	46bd      	mov	sp, r7
 800d71c:	b006      	add	sp, #24
 800d71e:	bd80      	pop	{r7, pc}
 800d720:	0801f5dc 	.word	0x0801f5dc

0800d724 <LL_DMA_SetMemoryAddress>:
{
 800d724:	b580      	push	{r7, lr}
 800d726:	b086      	sub	sp, #24
 800d728:	af00      	add	r7, sp, #0
 800d72a:	60f8      	str	r0, [r7, #12]
 800d72c:	60b9      	str	r1, [r7, #8]
 800d72e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 800d734:	4a06      	ldr	r2, [pc, #24]	@ (800d750 <LL_DMA_SetMemoryAddress+0x2c>)
 800d736:	68bb      	ldr	r3, [r7, #8]
 800d738:	18d3      	adds	r3, r2, r3
 800d73a:	781b      	ldrb	r3, [r3, #0]
 800d73c:	001a      	movs	r2, r3
 800d73e:	697b      	ldr	r3, [r7, #20]
 800d740:	18d3      	adds	r3, r2, r3
 800d742:	687a      	ldr	r2, [r7, #4]
 800d744:	60da      	str	r2, [r3, #12]
}
 800d746:	46c0      	nop			@ (mov r8, r8)
 800d748:	46bd      	mov	sp, r7
 800d74a:	b006      	add	sp, #24
 800d74c:	bd80      	pop	{r7, pc}
 800d74e:	46c0      	nop			@ (mov r8, r8)
 800d750:	0801f5dc 	.word	0x0801f5dc

0800d754 <LL_DMA_SetPeriphAddress>:
{
 800d754:	b580      	push	{r7, lr}
 800d756:	b086      	sub	sp, #24
 800d758:	af00      	add	r7, sp, #0
 800d75a:	60f8      	str	r0, [r7, #12]
 800d75c:	60b9      	str	r1, [r7, #8]
 800d75e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 800d764:	4a06      	ldr	r2, [pc, #24]	@ (800d780 <LL_DMA_SetPeriphAddress+0x2c>)
 800d766:	68bb      	ldr	r3, [r7, #8]
 800d768:	18d3      	adds	r3, r2, r3
 800d76a:	781b      	ldrb	r3, [r3, #0]
 800d76c:	001a      	movs	r2, r3
 800d76e:	697b      	ldr	r3, [r7, #20]
 800d770:	18d3      	adds	r3, r2, r3
 800d772:	687a      	ldr	r2, [r7, #4]
 800d774:	609a      	str	r2, [r3, #8]
}
 800d776:	46c0      	nop			@ (mov r8, r8)
 800d778:	46bd      	mov	sp, r7
 800d77a:	b006      	add	sp, #24
 800d77c:	bd80      	pop	{r7, pc}
 800d77e:	46c0      	nop			@ (mov r8, r8)
 800d780:	0801f5dc 	.word	0x0801f5dc

0800d784 <LL_DMA_SetPeriphRequest>:
{
 800d784:	b580      	push	{r7, lr}
 800d786:	b086      	sub	sp, #24
 800d788:	af00      	add	r7, sp, #0
 800d78a:	60f8      	str	r0, [r7, #12]
 800d78c:	60b9      	str	r1, [r7, #8]
 800d78e:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
 800d790:	68fb      	ldr	r3, [r7, #12]
 800d792:	0a9b      	lsrs	r3, r3, #10
 800d794:	4a0f      	ldr	r2, [pc, #60]	@ (800d7d4 <LL_DMA_SetPeriphRequest+0x50>)
 800d796:	405a      	eors	r2, r3
 800d798:	0013      	movs	r3, r2
 800d79a:	00db      	lsls	r3, r3, #3
 800d79c:	1a9b      	subs	r3, r3, r2
 800d79e:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 800d7a0:	68ba      	ldr	r2, [r7, #8]
 800d7a2:	697b      	ldr	r3, [r7, #20]
 800d7a4:	18d3      	adds	r3, r2, r3
 800d7a6:	009b      	lsls	r3, r3, #2
 800d7a8:	4a0b      	ldr	r2, [pc, #44]	@ (800d7d8 <LL_DMA_SetPeriphRequest+0x54>)
 800d7aa:	4694      	mov	ip, r2
 800d7ac:	4463      	add	r3, ip
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	227f      	movs	r2, #127	@ 0x7f
 800d7b2:	4393      	bics	r3, r2
 800d7b4:	0019      	movs	r1, r3
 800d7b6:	68ba      	ldr	r2, [r7, #8]
 800d7b8:	697b      	ldr	r3, [r7, #20]
 800d7ba:	18d3      	adds	r3, r2, r3
 800d7bc:	009b      	lsls	r3, r3, #2
 800d7be:	4a06      	ldr	r2, [pc, #24]	@ (800d7d8 <LL_DMA_SetPeriphRequest+0x54>)
 800d7c0:	4694      	mov	ip, r2
 800d7c2:	4463      	add	r3, ip
 800d7c4:	687a      	ldr	r2, [r7, #4]
 800d7c6:	430a      	orrs	r2, r1
 800d7c8:	601a      	str	r2, [r3, #0]
}
 800d7ca:	46c0      	nop			@ (mov r8, r8)
 800d7cc:	46bd      	mov	sp, r7
 800d7ce:	b006      	add	sp, #24
 800d7d0:	bd80      	pop	{r7, pc}
 800d7d2:	46c0      	nop			@ (mov r8, r8)
 800d7d4:	00100080 	.word	0x00100080
 800d7d8:	40020800 	.word	0x40020800

0800d7dc <LL_DMA_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DMA registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
{
 800d7dc:	b580      	push	{r7, lr}
 800d7de:	b084      	sub	sp, #16
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	60f8      	str	r0, [r7, #12]
 800d7e4:	60b9      	str	r1, [r7, #8]
 800d7e6:	607a      	str	r2, [r7, #4]
   * - MemoryOrM2MDstIncMode:  DMA_CCR_MINC bit
   * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits
   * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits
   * - Priority:               DMA_CCR_PL[1:0] bits
   */
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	689a      	ldr	r2, [r3, #8]
                        DMA_InitStruct->Mode                   | \
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	68db      	ldr	r3, [r3, #12]
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800d7f0:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	691b      	ldr	r3, [r3, #16]
                        DMA_InitStruct->Mode                   | \
 800d7f6:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	695b      	ldr	r3, [r3, #20]
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800d7fc:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	699b      	ldr	r3, [r3, #24]
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 800d802:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstDataSize | \
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	69db      	ldr	r3, [r3, #28]
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800d808:	431a      	orrs	r2, r3
                        DMA_InitStruct->Priority);
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800d80e:	431a      	orrs	r2, r3
 800d810:	68b9      	ldr	r1, [r7, #8]
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	0018      	movs	r0, r3
 800d816:	f7ff ff3d 	bl	800d694 <LL_DMA_ConfigTransfer>

  /*-------------------------- DMAx CMAR Configuration -------------------------
   * Configure the memory or destination base address with parameter :
   * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits
   */
  LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	685a      	ldr	r2, [r3, #4]
 800d81e:	68b9      	ldr	r1, [r7, #8]
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	0018      	movs	r0, r3
 800d824:	f7ff ff7e 	bl	800d724 <LL_DMA_SetMemoryAddress>

  /*-------------------------- DMAx CPAR Configuration -------------------------
   * Configure the peripheral or source base address with parameter :
   * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits
   */
  LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	681a      	ldr	r2, [r3, #0]
 800d82c:	68b9      	ldr	r1, [r7, #8]
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	0018      	movs	r0, r3
 800d832:	f7ff ff8f 	bl	800d754 <LL_DMA_SetPeriphAddress>

  /*--------------------------- DMAx CNDTR Configuration -----------------------
   * Configure the peripheral base address with parameter :
   * - NbData: DMA_CNDTR_NDT[15:0] bits
   */
  LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData);
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	6a1a      	ldr	r2, [r3, #32]
 800d83a:	68b9      	ldr	r1, [r7, #8]
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	0018      	movs	r0, r3
 800d840:	f7ff ff4e 	bl	800d6e0 <LL_DMA_SetDataLength>

  /*--------------------------- DMAMUXx CCR Configuration ----------------------
   * Configure the DMA request for DMA Channels on DMAMUX Channel x with parameter :
   * - PeriphRequest: DMA_CxCR[7:0] bits
   */
  LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->PeriphRequest);
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d848:	68b9      	ldr	r1, [r7, #8]
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	0018      	movs	r0, r3
 800d84e:	f7ff ff99 	bl	800d784 <LL_DMA_SetPeriphRequest>

  return SUCCESS;
 800d852:	2300      	movs	r3, #0
}
 800d854:	0018      	movs	r0, r3
 800d856:	46bd      	mov	sp, r7
 800d858:	b004      	add	sp, #16
 800d85a:	bd80      	pop	{r7, pc}

0800d85c <LL_DMA_StructInit>:
  * @brief  Set each @ref LL_DMA_InitTypeDef field to default value.
  * @param  DMA_InitStruct Pointer to a @ref LL_DMA_InitTypeDef structure.
  * @retval None
  */
void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)
{
 800d85c:	b580      	push	{r7, lr}
 800d85e:	b082      	sub	sp, #8
 800d860:	af00      	add	r7, sp, #0
 800d862:	6078      	str	r0, [r7, #4]
  /* Set DMA_InitStruct fields to default values */
  DMA_InitStruct->PeriphOrM2MSrcAddress  = 0x00000000U;
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	2200      	movs	r2, #0
 800d868:	601a      	str	r2, [r3, #0]
  DMA_InitStruct->MemoryOrM2MDstAddress  = 0x00000000U;
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	2200      	movs	r2, #0
 800d86e:	605a      	str	r2, [r3, #4]
  DMA_InitStruct->Direction              = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	2200      	movs	r2, #0
 800d874:	609a      	str	r2, [r3, #8]
  DMA_InitStruct->Mode                   = LL_DMA_MODE_NORMAL;
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	2200      	movs	r2, #0
 800d87a:	60da      	str	r2, [r3, #12]
  DMA_InitStruct->PeriphOrM2MSrcIncMode  = LL_DMA_PERIPH_NOINCREMENT;
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	2200      	movs	r2, #0
 800d880:	611a      	str	r2, [r3, #16]
  DMA_InitStruct->MemoryOrM2MDstIncMode  = LL_DMA_MEMORY_NOINCREMENT;
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	2200      	movs	r2, #0
 800d886:	615a      	str	r2, [r3, #20]
  DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	2200      	movs	r2, #0
 800d88c:	619a      	str	r2, [r3, #24]
  DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	2200      	movs	r2, #0
 800d892:	61da      	str	r2, [r3, #28]
  DMA_InitStruct->NbData                 = 0x00000000U;
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	2200      	movs	r2, #0
 800d898:	621a      	str	r2, [r3, #32]
  DMA_InitStruct->PeriphRequest          = LL_DMAMUX_REQ_MEM2MEM;
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	2200      	movs	r2, #0
 800d89e:	625a      	str	r2, [r3, #36]	@ 0x24
  DMA_InitStruct->Priority               = LL_DMA_PRIORITY_LOW;
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	2200      	movs	r2, #0
 800d8a4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800d8a6:	46c0      	nop			@ (mov r8, r8)
 800d8a8:	46bd      	mov	sp, r7
 800d8aa:	b002      	add	sp, #8
 800d8ac:	bd80      	pop	{r7, pc}

0800d8ae <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800d8ae:	b580      	push	{r7, lr}
 800d8b0:	b084      	sub	sp, #16
 800d8b2:	af00      	add	r7, sp, #0
 800d8b4:	60f8      	str	r0, [r7, #12]
 800d8b6:	60b9      	str	r1, [r7, #8]
 800d8b8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	6819      	ldr	r1, [r3, #0]
 800d8be:	68bb      	ldr	r3, [r7, #8]
 800d8c0:	435b      	muls	r3, r3
 800d8c2:	001a      	movs	r2, r3
 800d8c4:	0013      	movs	r3, r2
 800d8c6:	005b      	lsls	r3, r3, #1
 800d8c8:	189b      	adds	r3, r3, r2
 800d8ca:	43db      	mvns	r3, r3
 800d8cc:	400b      	ands	r3, r1
 800d8ce:	001a      	movs	r2, r3
 800d8d0:	68bb      	ldr	r3, [r7, #8]
 800d8d2:	435b      	muls	r3, r3
 800d8d4:	6879      	ldr	r1, [r7, #4]
 800d8d6:	434b      	muls	r3, r1
 800d8d8:	431a      	orrs	r2, r3
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	601a      	str	r2, [r3, #0]
}
 800d8de:	46c0      	nop			@ (mov r8, r8)
 800d8e0:	46bd      	mov	sp, r7
 800d8e2:	b004      	add	sp, #16
 800d8e4:	bd80      	pop	{r7, pc}

0800d8e6 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 800d8e6:	b580      	push	{r7, lr}
 800d8e8:	b084      	sub	sp, #16
 800d8ea:	af00      	add	r7, sp, #0
 800d8ec:	60f8      	str	r0, [r7, #12]
 800d8ee:	60b9      	str	r1, [r7, #8]
 800d8f0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	685b      	ldr	r3, [r3, #4]
 800d8f6:	68ba      	ldr	r2, [r7, #8]
 800d8f8:	43d2      	mvns	r2, r2
 800d8fa:	401a      	ands	r2, r3
 800d8fc:	68bb      	ldr	r3, [r7, #8]
 800d8fe:	6879      	ldr	r1, [r7, #4]
 800d900:	434b      	muls	r3, r1
 800d902:	431a      	orrs	r2, r3
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	605a      	str	r2, [r3, #4]
}
 800d908:	46c0      	nop			@ (mov r8, r8)
 800d90a:	46bd      	mov	sp, r7
 800d90c:	b004      	add	sp, #16
 800d90e:	bd80      	pop	{r7, pc}

0800d910 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 800d910:	b580      	push	{r7, lr}
 800d912:	b084      	sub	sp, #16
 800d914:	af00      	add	r7, sp, #0
 800d916:	60f8      	str	r0, [r7, #12]
 800d918:	60b9      	str	r1, [r7, #8]
 800d91a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	6899      	ldr	r1, [r3, #8]
 800d920:	68bb      	ldr	r3, [r7, #8]
 800d922:	435b      	muls	r3, r3
 800d924:	001a      	movs	r2, r3
 800d926:	0013      	movs	r3, r2
 800d928:	005b      	lsls	r3, r3, #1
 800d92a:	189b      	adds	r3, r3, r2
 800d92c:	43db      	mvns	r3, r3
 800d92e:	400b      	ands	r3, r1
 800d930:	001a      	movs	r2, r3
 800d932:	68bb      	ldr	r3, [r7, #8]
 800d934:	435b      	muls	r3, r3
 800d936:	6879      	ldr	r1, [r7, #4]
 800d938:	434b      	muls	r3, r1
 800d93a:	431a      	orrs	r2, r3
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	609a      	str	r2, [r3, #8]
}
 800d940:	46c0      	nop			@ (mov r8, r8)
 800d942:	46bd      	mov	sp, r7
 800d944:	b004      	add	sp, #16
 800d946:	bd80      	pop	{r7, pc}

0800d948 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800d948:	b580      	push	{r7, lr}
 800d94a:	b084      	sub	sp, #16
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	60f8      	str	r0, [r7, #12]
 800d950:	60b9      	str	r1, [r7, #8]
 800d952:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800d954:	68fb      	ldr	r3, [r7, #12]
 800d956:	68d9      	ldr	r1, [r3, #12]
 800d958:	68bb      	ldr	r3, [r7, #8]
 800d95a:	435b      	muls	r3, r3
 800d95c:	001a      	movs	r2, r3
 800d95e:	0013      	movs	r3, r2
 800d960:	005b      	lsls	r3, r3, #1
 800d962:	189b      	adds	r3, r3, r2
 800d964:	43db      	mvns	r3, r3
 800d966:	400b      	ands	r3, r1
 800d968:	001a      	movs	r2, r3
 800d96a:	68bb      	ldr	r3, [r7, #8]
 800d96c:	435b      	muls	r3, r3
 800d96e:	6879      	ldr	r1, [r7, #4]
 800d970:	434b      	muls	r3, r1
 800d972:	431a      	orrs	r2, r3
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	60da      	str	r2, [r3, #12]
}
 800d978:	46c0      	nop			@ (mov r8, r8)
 800d97a:	46bd      	mov	sp, r7
 800d97c:	b004      	add	sp, #16
 800d97e:	bd80      	pop	{r7, pc}

0800d980 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800d980:	b580      	push	{r7, lr}
 800d982:	b084      	sub	sp, #16
 800d984:	af00      	add	r7, sp, #0
 800d986:	60f8      	str	r0, [r7, #12]
 800d988:	60b9      	str	r1, [r7, #8]
 800d98a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	6a19      	ldr	r1, [r3, #32]
 800d990:	68bb      	ldr	r3, [r7, #8]
 800d992:	435b      	muls	r3, r3
 800d994:	68ba      	ldr	r2, [r7, #8]
 800d996:	4353      	muls	r3, r2
 800d998:	68ba      	ldr	r2, [r7, #8]
 800d99a:	435a      	muls	r2, r3
 800d99c:	0013      	movs	r3, r2
 800d99e:	011b      	lsls	r3, r3, #4
 800d9a0:	1a9b      	subs	r3, r3, r2
 800d9a2:	43db      	mvns	r3, r3
 800d9a4:	400b      	ands	r3, r1
 800d9a6:	001a      	movs	r2, r3
 800d9a8:	68bb      	ldr	r3, [r7, #8]
 800d9aa:	435b      	muls	r3, r3
 800d9ac:	68b9      	ldr	r1, [r7, #8]
 800d9ae:	434b      	muls	r3, r1
 800d9b0:	68b9      	ldr	r1, [r7, #8]
 800d9b2:	434b      	muls	r3, r1
 800d9b4:	6879      	ldr	r1, [r7, #4]
 800d9b6:	434b      	muls	r3, r1
 800d9b8:	431a      	orrs	r2, r3
 800d9ba:	68fb      	ldr	r3, [r7, #12]
 800d9bc:	621a      	str	r2, [r3, #32]
             ((((Pin * Pin) * Pin) * Pin) * Alternate));
}
 800d9be:	46c0      	nop			@ (mov r8, r8)
 800d9c0:	46bd      	mov	sp, r7
 800d9c2:	b004      	add	sp, #16
 800d9c4:	bd80      	pop	{r7, pc}

0800d9c6 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800d9c6:	b580      	push	{r7, lr}
 800d9c8:	b084      	sub	sp, #16
 800d9ca:	af00      	add	r7, sp, #0
 800d9cc:	60f8      	str	r0, [r7, #12]
 800d9ce:	60b9      	str	r1, [r7, #8]
 800d9d0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800d9d6:	68bb      	ldr	r3, [r7, #8]
 800d9d8:	0a1b      	lsrs	r3, r3, #8
 800d9da:	68ba      	ldr	r2, [r7, #8]
 800d9dc:	0a12      	lsrs	r2, r2, #8
 800d9de:	4353      	muls	r3, r2
 800d9e0:	68ba      	ldr	r2, [r7, #8]
 800d9e2:	0a12      	lsrs	r2, r2, #8
 800d9e4:	4353      	muls	r3, r2
 800d9e6:	68ba      	ldr	r2, [r7, #8]
 800d9e8:	0a12      	lsrs	r2, r2, #8
 800d9ea:	435a      	muls	r2, r3
 800d9ec:	0013      	movs	r3, r2
 800d9ee:	011b      	lsls	r3, r3, #4
 800d9f0:	1a9b      	subs	r3, r3, r2
 800d9f2:	43db      	mvns	r3, r3
 800d9f4:	400b      	ands	r3, r1
 800d9f6:	001a      	movs	r2, r3
 800d9f8:	68bb      	ldr	r3, [r7, #8]
 800d9fa:	0a1b      	lsrs	r3, r3, #8
 800d9fc:	68b9      	ldr	r1, [r7, #8]
 800d9fe:	0a09      	lsrs	r1, r1, #8
 800da00:	434b      	muls	r3, r1
 800da02:	68b9      	ldr	r1, [r7, #8]
 800da04:	0a09      	lsrs	r1, r1, #8
 800da06:	434b      	muls	r3, r1
 800da08:	68b9      	ldr	r1, [r7, #8]
 800da0a:	0a09      	lsrs	r1, r1, #8
 800da0c:	434b      	muls	r3, r1
 800da0e:	6879      	ldr	r1, [r7, #4]
 800da10:	434b      	muls	r3, r1
 800da12:	431a      	orrs	r2, r3
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	625a      	str	r2, [r3, #36]	@ 0x24
             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
}
 800da18:	46c0      	nop			@ (mov r8, r8)
 800da1a:	46bd      	mov	sp, r7
 800da1c:	b004      	add	sp, #16
 800da1e:	bd80      	pop	{r7, pc}

0800da20 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800da20:	b580      	push	{r7, lr}
 800da22:	b084      	sub	sp, #16
 800da24:	af00      	add	r7, sp, #0
 800da26:	6078      	str	r0, [r7, #4]
 800da28:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 800da2a:	2300      	movs	r3, #0
 800da2c:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800da2e:	e047      	b.n	800dac0 <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800da30:	683b      	ldr	r3, [r7, #0]
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	2101      	movs	r1, #1
 800da36:	68fa      	ldr	r2, [r7, #12]
 800da38:	4091      	lsls	r1, r2
 800da3a:	000a      	movs	r2, r1
 800da3c:	4013      	ands	r3, r2
 800da3e:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 800da40:	68bb      	ldr	r3, [r7, #8]
 800da42:	2b00      	cmp	r3, #0
 800da44:	d039      	beq.n	800daba <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800da46:	683b      	ldr	r3, [r7, #0]
 800da48:	685b      	ldr	r3, [r3, #4]
 800da4a:	2b01      	cmp	r3, #1
 800da4c:	d003      	beq.n	800da56 <LL_GPIO_Init+0x36>
 800da4e:	683b      	ldr	r3, [r7, #0]
 800da50:	685b      	ldr	r3, [r3, #4]
 800da52:	2b02      	cmp	r3, #2
 800da54:	d10d      	bne.n	800da72 <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800da56:	683b      	ldr	r3, [r7, #0]
 800da58:	689a      	ldr	r2, [r3, #8]
 800da5a:	68b9      	ldr	r1, [r7, #8]
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	0018      	movs	r0, r3
 800da60:	f7ff ff56 	bl	800d910 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800da64:	683b      	ldr	r3, [r7, #0]
 800da66:	68da      	ldr	r2, [r3, #12]
 800da68:	68b9      	ldr	r1, [r7, #8]
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	0018      	movs	r0, r3
 800da6e:	f7ff ff3a 	bl	800d8e6 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800da72:	683b      	ldr	r3, [r7, #0]
 800da74:	691a      	ldr	r2, [r3, #16]
 800da76:	68b9      	ldr	r1, [r7, #8]
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	0018      	movs	r0, r3
 800da7c:	f7ff ff64 	bl	800d948 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800da80:	683b      	ldr	r3, [r7, #0]
 800da82:	685b      	ldr	r3, [r3, #4]
 800da84:	2b02      	cmp	r3, #2
 800da86:	d111      	bne.n	800daac <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800da88:	68bb      	ldr	r3, [r7, #8]
 800da8a:	2bff      	cmp	r3, #255	@ 0xff
 800da8c:	d807      	bhi.n	800da9e <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800da8e:	683b      	ldr	r3, [r7, #0]
 800da90:	695a      	ldr	r2, [r3, #20]
 800da92:	68b9      	ldr	r1, [r7, #8]
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	0018      	movs	r0, r3
 800da98:	f7ff ff72 	bl	800d980 <LL_GPIO_SetAFPin_0_7>
 800da9c:	e006      	b.n	800daac <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800da9e:	683b      	ldr	r3, [r7, #0]
 800daa0:	695a      	ldr	r2, [r3, #20]
 800daa2:	68b9      	ldr	r1, [r7, #8]
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	0018      	movs	r0, r3
 800daa8:	f7ff ff8d 	bl	800d9c6 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800daac:	683b      	ldr	r3, [r7, #0]
 800daae:	685a      	ldr	r2, [r3, #4]
 800dab0:	68b9      	ldr	r1, [r7, #8]
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	0018      	movs	r0, r3
 800dab6:	f7ff fefa 	bl	800d8ae <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	3301      	adds	r3, #1
 800dabe:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800dac0:	683b      	ldr	r3, [r7, #0]
 800dac2:	681a      	ldr	r2, [r3, #0]
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	40da      	lsrs	r2, r3
 800dac8:	1e13      	subs	r3, r2, #0
 800daca:	d1b1      	bne.n	800da30 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 800dacc:	2300      	movs	r3, #0
}
 800dace:	0018      	movs	r0, r3
 800dad0:	46bd      	mov	sp, r7
 800dad2:	b004      	add	sp, #16
 800dad4:	bd80      	pop	{r7, pc}

0800dad6 <LL_UCPD_Disable>:
  * @rmtoll CFG1          UCPDEN           LL_UCPD_Disable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_Disable(UCPD_TypeDef *UCPDx)
{
 800dad6:	b580      	push	{r7, lr}
 800dad8:	b082      	sub	sp, #8
 800dada:	af00      	add	r7, sp, #0
 800dadc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	005b      	lsls	r3, r3, #1
 800dae4:	085a      	lsrs	r2, r3, #1
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	601a      	str	r2, [r3, #0]
}
 800daea:	46c0      	nop			@ (mov r8, r8)
 800daec:	46bd      	mov	sp, r7
 800daee:	b002      	add	sp, #8
 800daf0:	bd80      	pop	{r7, pc}
	...

0800daf4 <LL_APB1_GRP1_EnableClock>:
{
 800daf4:	b580      	push	{r7, lr}
 800daf6:	b084      	sub	sp, #16
 800daf8:	af00      	add	r7, sp, #0
 800dafa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR1, Periphs);
 800dafc:	4b07      	ldr	r3, [pc, #28]	@ (800db1c <LL_APB1_GRP1_EnableClock+0x28>)
 800dafe:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800db00:	4b06      	ldr	r3, [pc, #24]	@ (800db1c <LL_APB1_GRP1_EnableClock+0x28>)
 800db02:	687a      	ldr	r2, [r7, #4]
 800db04:	430a      	orrs	r2, r1
 800db06:	63da      	str	r2, [r3, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 800db08:	4b04      	ldr	r3, [pc, #16]	@ (800db1c <LL_APB1_GRP1_EnableClock+0x28>)
 800db0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800db0c:	687a      	ldr	r2, [r7, #4]
 800db0e:	4013      	ands	r3, r2
 800db10:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800db12:	68fb      	ldr	r3, [r7, #12]
}
 800db14:	46c0      	nop			@ (mov r8, r8)
 800db16:	46bd      	mov	sp, r7
 800db18:	b004      	add	sp, #16
 800db1a:	bd80      	pop	{r7, pc}
 800db1c:	40021000 	.word	0x40021000

0800db20 <LL_UCPD_Init>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure that contains
  *         the configuration information for the UCPD peripheral.
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_UCPD_Init(UCPD_TypeDef *UCPDx, LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 800db20:	b580      	push	{r7, lr}
 800db22:	b082      	sub	sp, #8
 800db24:	af00      	add	r7, sp, #0
 800db26:	6078      	str	r0, [r7, #4]
 800db28:	6039      	str	r1, [r7, #0]
  /* Check the ucpd Instance UCPDx*/
  assert_param(IS_UCPD_ALL_INSTANCE(UCPDx));

  if (UCPD1 == UCPDx)
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	4a16      	ldr	r2, [pc, #88]	@ (800db88 <LL_UCPD_Init+0x68>)
 800db2e:	4293      	cmp	r3, r2
 800db30:	d104      	bne.n	800db3c <LL_UCPD_Init+0x1c>
  {
    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD1);
 800db32:	2380      	movs	r3, #128	@ 0x80
 800db34:	049b      	lsls	r3, r3, #18
 800db36:	0018      	movs	r0, r3
 800db38:	f7ff ffdc 	bl	800daf4 <LL_APB1_GRP1_EnableClock>
  }

  if (UCPD2 == UCPDx)
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	4a13      	ldr	r2, [pc, #76]	@ (800db8c <LL_UCPD_Init+0x6c>)
 800db40:	4293      	cmp	r3, r2
 800db42:	d104      	bne.n	800db4e <LL_UCPD_Init+0x2e>
  {
    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD2);
 800db44:	2380      	movs	r3, #128	@ 0x80
 800db46:	04db      	lsls	r3, r3, #19
 800db48:	0018      	movs	r0, r3
 800db4a:	f7ff ffd3 	bl	800daf4 <LL_APB1_GRP1_EnableClock>
  }

  LL_UCPD_Disable(UCPDx);
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	0018      	movs	r0, r3
 800db52:	f7ff ffc0 	bl	800dad6 <LL_UCPD_Disable>

  /*---------------------------- UCPDx CFG1 Configuration ------------------------*/
  MODIFY_REG(UCPDx->CFG1,
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	4a0d      	ldr	r2, [pc, #52]	@ (800db90 <LL_UCPD_Init+0x70>)
 800db5c:	401a      	ands	r2, r3
 800db5e:	683b      	ldr	r3, [r7, #0]
 800db60:	6819      	ldr	r1, [r3, #0]
 800db62:	683b      	ldr	r3, [r7, #0]
 800db64:	685b      	ldr	r3, [r3, #4]
 800db66:	02db      	lsls	r3, r3, #11
 800db68:	4319      	orrs	r1, r3
 800db6a:	683b      	ldr	r3, [r7, #0]
 800db6c:	689b      	ldr	r3, [r3, #8]
 800db6e:	019b      	lsls	r3, r3, #6
 800db70:	4319      	orrs	r1, r3
 800db72:	683b      	ldr	r3, [r7, #0]
 800db74:	68db      	ldr	r3, [r3, #12]
 800db76:	430b      	orrs	r3, r1
 800db78:	431a      	orrs	r2, r3
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	601a      	str	r2, [r3, #0]
             UCPD_CFG1_PSC_UCPDCLK | UCPD_CFG1_TRANSWIN | UCPD_CFG1_IFRGAP | UCPD_CFG1_HBITCLKDIV,
             UCPD_InitStruct->psc_ucpdclk | (UCPD_InitStruct->transwin  << UCPD_CFG1_TRANSWIN_Pos) |
             (UCPD_InitStruct->IfrGap << UCPD_CFG1_IFRGAP_Pos) | UCPD_InitStruct->HbitClockDiv);

  return SUCCESS;
 800db7e:	2300      	movs	r3, #0
}
 800db80:	0018      	movs	r0, r3
 800db82:	46bd      	mov	sp, r7
 800db84:	b002      	add	sp, #8
 800db86:	bd80      	pop	{r7, pc}
 800db88:	4000a000 	.word	0x4000a000
 800db8c:	4000a400 	.word	0x4000a400
 800db90:	fff10000 	.word	0xfff10000

0800db94 <LL_UCPD_StructInit>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure
  *         whose fields will be set to default values.
  * @retval None
  */
void LL_UCPD_StructInit(LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 800db94:	b580      	push	{r7, lr}
 800db96:	b082      	sub	sp, #8
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
  /* Set UCPD_InitStruct fields to default values */
  UCPD_InitStruct->psc_ucpdclk  = LL_UCPD_PSC_DIV2;
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	2280      	movs	r2, #128	@ 0x80
 800dba0:	0292      	lsls	r2, r2, #10
 800dba2:	601a      	str	r2, [r3, #0]
  UCPD_InitStruct->transwin     = 0x7;   /* Divide by 8                     */
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	2207      	movs	r2, #7
 800dba8:	605a      	str	r2, [r3, #4]
  UCPD_InitStruct->IfrGap       = 0x10;  /* Divide by 17                    */
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	2210      	movs	r2, #16
 800dbae:	609a      	str	r2, [r3, #8]
  UCPD_InitStruct->HbitClockDiv = 0x0D;  /* Divide by 14 to produce HBITCLK */
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	220d      	movs	r2, #13
 800dbb4:	60da      	str	r2, [r3, #12]
}
 800dbb6:	46c0      	nop			@ (mov r8, r8)
 800dbb8:	46bd      	mov	sp, r7
 800dbba:	b002      	add	sp, #8
 800dbbc:	bd80      	pop	{r7, pc}
	...

0800dbc0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 800dbc0:	b580      	push	{r7, lr}
 800dbc2:	b084      	sub	sp, #16
 800dbc4:	af00      	add	r7, sp, #0
 800dbc6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	2200      	movs	r2, #0
 800dbcc:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800dbce:	4b05      	ldr	r3, [pc, #20]	@ (800dbe4 <USB_EnableGlobalInt+0x24>)
 800dbd0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = winterruptmask;
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	68fa      	ldr	r2, [r7, #12]
 800dbd6:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800dbd8:	2300      	movs	r3, #0
}
 800dbda:	0018      	movs	r0, r3
 800dbdc:	46bd      	mov	sp, r7
 800dbde:	b004      	add	sp, #16
 800dbe0:	bd80      	pop	{r7, pc}
 800dbe2:	46c0      	nop			@ (mov r8, r8)
 800dbe4:	0000bf80 	.word	0x0000bf80

0800dbe8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 800dbe8:	b580      	push	{r7, lr}
 800dbea:	b084      	sub	sp, #16
 800dbec:	af00      	add	r7, sp, #0
 800dbee:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800dbf0:	4b06      	ldr	r3, [pc, #24]	@ (800dc0c <USB_DisableGlobalInt+0x24>)
 800dbf2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dbf8:	68fa      	ldr	r2, [r7, #12]
 800dbfa:	43d2      	mvns	r2, r2
 800dbfc:	401a      	ands	r2, r3
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800dc02:	2300      	movs	r3, #0
}
 800dc04:	0018      	movs	r0, r3
 800dc06:	46bd      	mov	sp, r7
 800dc08:	b004      	add	sp, #16
 800dc0a:	bd80      	pop	{r7, pc}
 800dc0c:	0000bf80 	.word	0x0000bf80

0800dc10 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 800dc10:	b580      	push	{r7, lr}
 800dc12:	b082      	sub	sp, #8
 800dc14:	af00      	add	r7, sp, #0
 800dc16:	6078      	str	r0, [r7, #4]
 800dc18:	000a      	movs	r2, r1
 800dc1a:	1cfb      	adds	r3, r7, #3
 800dc1c:	701a      	strb	r2, [r3, #0]
  if (mode == USB_DEVICE_MODE)
 800dc1e:	1cfb      	adds	r3, r7, #3
 800dc20:	781b      	ldrb	r3, [r3, #0]
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d106      	bne.n	800dc34 <USB_SetCurrentMode+0x24>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc2a:	005b      	lsls	r3, r3, #1
 800dc2c:	085a      	lsrs	r2, r3, #1
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	641a      	str	r2, [r3, #64]	@ 0x40
 800dc32:	e00d      	b.n	800dc50 <USB_SetCurrentMode+0x40>
  }
  else if (mode == USB_HOST_MODE)
 800dc34:	1cfb      	adds	r3, r7, #3
 800dc36:	781b      	ldrb	r3, [r3, #0]
 800dc38:	2b01      	cmp	r3, #1
 800dc3a:	d107      	bne.n	800dc4c <USB_SetCurrentMode+0x3c>
  {
    USBx->CNTR |= USB_CNTR_HOST;
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc40:	2280      	movs	r2, #128	@ 0x80
 800dc42:	0612      	lsls	r2, r2, #24
 800dc44:	431a      	orrs	r2, r3
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	641a      	str	r2, [r3, #64]	@ 0x40
 800dc4a:	e001      	b.n	800dc50 <USB_SetCurrentMode+0x40>
  }
  else
  {
    return HAL_ERROR;
 800dc4c:	2301      	movs	r3, #1
 800dc4e:	e000      	b.n	800dc52 <USB_SetCurrentMode+0x42>
  }

  return HAL_OK;
 800dc50:	2300      	movs	r3, #0
}
 800dc52:	0018      	movs	r0, r3
 800dc54:	46bd      	mov	sp, r7
 800dc56:	b002      	add	sp, #8
 800dc58:	bd80      	pop	{r7, pc}

0800dc5a <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 800dc5a:	b084      	sub	sp, #16
 800dc5c:	b5b0      	push	{r4, r5, r7, lr}
 800dc5e:	b084      	sub	sp, #16
 800dc60:	af00      	add	r7, sp, #0
 800dc62:	6078      	str	r0, [r7, #4]
 800dc64:	2004      	movs	r0, #4
 800dc66:	2420      	movs	r4, #32
 800dc68:	1900      	adds	r0, r0, r4
 800dc6a:	19c0      	adds	r0, r0, r7
 800dc6c:	6001      	str	r1, [r0, #0]
 800dc6e:	6042      	str	r2, [r0, #4]
 800dc70:	6083      	str	r3, [r0, #8]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	2201      	movs	r2, #1
 800dc76:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc7c:	2201      	movs	r2, #1
 800dc7e:	4393      	bics	r3, r2
 800dc80:	001a      	movs	r2, r3
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 800dc86:	250f      	movs	r5, #15
 800dc88:	197c      	adds	r4, r7, r5
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	2100      	movs	r1, #0
 800dc8e:	0018      	movs	r0, r3
 800dc90:	f7ff ffbe 	bl	800dc10 <USB_SetCurrentMode>
 800dc94:	0003      	movs	r3, r0
 800dc96:	7023      	strb	r3, [r4, #0]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	2200      	movs	r2, #0
 800dc9c:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 800dc9e:	197b      	adds	r3, r7, r5
 800dca0:	781b      	ldrb	r3, [r3, #0]
}
 800dca2:	0018      	movs	r0, r3
 800dca4:	46bd      	mov	sp, r7
 800dca6:	b004      	add	sp, #16
 800dca8:	bcb0      	pop	{r4, r5, r7}
 800dcaa:	bc08      	pop	{r3}
 800dcac:	b004      	add	sp, #16
 800dcae:	4718      	bx	r3

0800dcb0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_DRD_TypeDef const *USBx, uint32_t num)
{
 800dcb0:	b580      	push	{r7, lr}
 800dcb2:	b082      	sub	sp, #8
 800dcb4:	af00      	add	r7, sp, #0
 800dcb6:	6078      	str	r0, [r7, #4]
 800dcb8:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800dcba:	2300      	movs	r3, #0
}
 800dcbc:	0018      	movs	r0, r3
 800dcbe:	46bd      	mov	sp, r7
 800dcc0:	b002      	add	sp, #8
 800dcc2:	bd80      	pop	{r7, pc}

0800dcc4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_DRD_TypeDef const *USBx)
{
 800dcc4:	b580      	push	{r7, lr}
 800dcc6:	b082      	sub	sp, #8
 800dcc8:	af00      	add	r7, sp, #0
 800dcca:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800dccc:	2300      	movs	r3, #0
}
 800dcce:	0018      	movs	r0, r3
 800dcd0:	46bd      	mov	sp, r7
 800dcd2:	b002      	add	sp, #8
 800dcd4:	bd80      	pop	{r7, pc}
	...

0800dcd8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800dcd8:	b580      	push	{r7, lr}
 800dcda:	b09e      	sub	sp, #120	@ 0x78
 800dcdc:	af00      	add	r7, sp, #0
 800dcde:	6078      	str	r0, [r7, #4]
 800dce0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800dce2:	2377      	movs	r3, #119	@ 0x77
 800dce4:	18fb      	adds	r3, r7, r3
 800dce6:	2200      	movs	r2, #0
 800dce8:	701a      	strb	r2, [r3, #0]
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800dcea:	687a      	ldr	r2, [r7, #4]
 800dcec:	683b      	ldr	r3, [r7, #0]
 800dcee:	781b      	ldrb	r3, [r3, #0]
 800dcf0:	009b      	lsls	r3, r3, #2
 800dcf2:	18d3      	adds	r3, r2, r3
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	4adc      	ldr	r2, [pc, #880]	@ (800e068 <USB_ActivateEndpoint+0x390>)
 800dcf8:	4013      	ands	r3, r2
 800dcfa:	673b      	str	r3, [r7, #112]	@ 0x70

  /* initialize Endpoint */
  switch (ep->type)
 800dcfc:	683b      	ldr	r3, [r7, #0]
 800dcfe:	78db      	ldrb	r3, [r3, #3]
 800dd00:	2b03      	cmp	r3, #3
 800dd02:	d00e      	beq.n	800dd22 <USB_ActivateEndpoint+0x4a>
 800dd04:	dc19      	bgt.n	800dd3a <USB_ActivateEndpoint+0x62>
 800dd06:	2b02      	cmp	r3, #2
 800dd08:	d01c      	beq.n	800dd44 <USB_ActivateEndpoint+0x6c>
 800dd0a:	dc16      	bgt.n	800dd3a <USB_ActivateEndpoint+0x62>
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d002      	beq.n	800dd16 <USB_ActivateEndpoint+0x3e>
 800dd10:	2b01      	cmp	r3, #1
 800dd12:	d00c      	beq.n	800dd2e <USB_ActivateEndpoint+0x56>
 800dd14:	e011      	b.n	800dd3a <USB_ActivateEndpoint+0x62>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800dd16:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dd18:	2280      	movs	r2, #128	@ 0x80
 800dd1a:	0092      	lsls	r2, r2, #2
 800dd1c:	4313      	orrs	r3, r2
 800dd1e:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 800dd20:	e011      	b.n	800dd46 <USB_ActivateEndpoint+0x6e>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800dd22:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dd24:	22c0      	movs	r2, #192	@ 0xc0
 800dd26:	00d2      	lsls	r2, r2, #3
 800dd28:	4313      	orrs	r3, r2
 800dd2a:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 800dd2c:	e00b      	b.n	800dd46 <USB_ActivateEndpoint+0x6e>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800dd2e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dd30:	2280      	movs	r2, #128	@ 0x80
 800dd32:	00d2      	lsls	r2, r2, #3
 800dd34:	4313      	orrs	r3, r2
 800dd36:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 800dd38:	e005      	b.n	800dd46 <USB_ActivateEndpoint+0x6e>

    default:
      ret = HAL_ERROR;
 800dd3a:	2377      	movs	r3, #119	@ 0x77
 800dd3c:	18fb      	adds	r3, r7, r3
 800dd3e:	2201      	movs	r2, #1
 800dd40:	701a      	strb	r2, [r3, #0]
      break;
 800dd42:	e000      	b.n	800dd46 <USB_ActivateEndpoint+0x6e>
      break;
 800dd44:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 800dd46:	687a      	ldr	r2, [r7, #4]
 800dd48:	683b      	ldr	r3, [r7, #0]
 800dd4a:	781b      	ldrb	r3, [r3, #0]
 800dd4c:	009b      	lsls	r3, r3, #2
 800dd4e:	18d3      	adds	r3, r2, r3
 800dd50:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800dd52:	49c6      	ldr	r1, [pc, #792]	@ (800e06c <USB_ActivateEndpoint+0x394>)
 800dd54:	430a      	orrs	r2, r1
 800dd56:	601a      	str	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800dd58:	687a      	ldr	r2, [r7, #4]
 800dd5a:	683b      	ldr	r3, [r7, #0]
 800dd5c:	781b      	ldrb	r3, [r3, #0]
 800dd5e:	009b      	lsls	r3, r3, #2
 800dd60:	18d3      	adds	r3, r2, r3
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	4ac2      	ldr	r2, [pc, #776]	@ (800e070 <USB_ActivateEndpoint+0x398>)
 800dd66:	4013      	ands	r3, r2
 800dd68:	683a      	ldr	r2, [r7, #0]
 800dd6a:	7812      	ldrb	r2, [r2, #0]
 800dd6c:	4313      	orrs	r3, r2
 800dd6e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dd70:	687a      	ldr	r2, [r7, #4]
 800dd72:	683b      	ldr	r3, [r7, #0]
 800dd74:	781b      	ldrb	r3, [r3, #0]
 800dd76:	009b      	lsls	r3, r3, #2
 800dd78:	18d3      	adds	r3, r2, r3
 800dd7a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800dd7c:	49bb      	ldr	r1, [pc, #748]	@ (800e06c <USB_ActivateEndpoint+0x394>)
 800dd7e:	430a      	orrs	r2, r1
 800dd80:	601a      	str	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 800dd82:	683b      	ldr	r3, [r7, #0]
 800dd84:	7b1b      	ldrb	r3, [r3, #12]
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d000      	beq.n	800dd8c <USB_ActivateEndpoint+0xb4>
 800dd8a:	e155      	b.n	800e038 <USB_ActivateEndpoint+0x360>
  {
    if (ep->is_in != 0U)
 800dd8c:	683b      	ldr	r3, [r7, #0]
 800dd8e:	785b      	ldrb	r3, [r3, #1]
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d06e      	beq.n	800de72 <USB_ActivateEndpoint+0x19a>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800dd94:	683b      	ldr	r3, [r7, #0]
 800dd96:	781b      	ldrb	r3, [r3, #0]
 800dd98:	00db      	lsls	r3, r3, #3
 800dd9a:	4ab6      	ldr	r2, [pc, #728]	@ (800e074 <USB_ActivateEndpoint+0x39c>)
 800dd9c:	4694      	mov	ip, r2
 800dd9e:	4463      	add	r3, ip
 800dda0:	681a      	ldr	r2, [r3, #0]
 800dda2:	683b      	ldr	r3, [r7, #0]
 800dda4:	781b      	ldrb	r3, [r3, #0]
 800dda6:	00db      	lsls	r3, r3, #3
 800dda8:	49b2      	ldr	r1, [pc, #712]	@ (800e074 <USB_ActivateEndpoint+0x39c>)
 800ddaa:	468c      	mov	ip, r1
 800ddac:	4463      	add	r3, ip
 800ddae:	0c12      	lsrs	r2, r2, #16
 800ddb0:	0412      	lsls	r2, r2, #16
 800ddb2:	601a      	str	r2, [r3, #0]
 800ddb4:	683b      	ldr	r3, [r7, #0]
 800ddb6:	781b      	ldrb	r3, [r3, #0]
 800ddb8:	00db      	lsls	r3, r3, #3
 800ddba:	4aae      	ldr	r2, [pc, #696]	@ (800e074 <USB_ActivateEndpoint+0x39c>)
 800ddbc:	4694      	mov	ip, r2
 800ddbe:	4463      	add	r3, ip
 800ddc0:	6819      	ldr	r1, [r3, #0]
 800ddc2:	683b      	ldr	r3, [r7, #0]
 800ddc4:	88db      	ldrh	r3, [r3, #6]
 800ddc6:	089b      	lsrs	r3, r3, #2
 800ddc8:	b29b      	uxth	r3, r3
 800ddca:	009a      	lsls	r2, r3, #2
 800ddcc:	683b      	ldr	r3, [r7, #0]
 800ddce:	781b      	ldrb	r3, [r3, #0]
 800ddd0:	00db      	lsls	r3, r3, #3
 800ddd2:	48a8      	ldr	r0, [pc, #672]	@ (800e074 <USB_ActivateEndpoint+0x39c>)
 800ddd4:	4684      	mov	ip, r0
 800ddd6:	4463      	add	r3, ip
 800ddd8:	430a      	orrs	r2, r1
 800ddda:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dddc:	687a      	ldr	r2, [r7, #4]
 800ddde:	683b      	ldr	r3, [r7, #0]
 800dde0:	781b      	ldrb	r3, [r3, #0]
 800dde2:	009b      	lsls	r3, r3, #2
 800dde4:	18d3      	adds	r3, r2, r3
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	61bb      	str	r3, [r7, #24]
 800ddea:	69bb      	ldr	r3, [r7, #24]
 800ddec:	2240      	movs	r2, #64	@ 0x40
 800ddee:	4013      	ands	r3, r2
 800ddf0:	d011      	beq.n	800de16 <USB_ActivateEndpoint+0x13e>
 800ddf2:	687a      	ldr	r2, [r7, #4]
 800ddf4:	683b      	ldr	r3, [r7, #0]
 800ddf6:	781b      	ldrb	r3, [r3, #0]
 800ddf8:	009b      	lsls	r3, r3, #2
 800ddfa:	18d3      	adds	r3, r2, r3
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	4a9c      	ldr	r2, [pc, #624]	@ (800e070 <USB_ActivateEndpoint+0x398>)
 800de00:	4013      	ands	r3, r2
 800de02:	617b      	str	r3, [r7, #20]
 800de04:	687a      	ldr	r2, [r7, #4]
 800de06:	683b      	ldr	r3, [r7, #0]
 800de08:	781b      	ldrb	r3, [r3, #0]
 800de0a:	009b      	lsls	r3, r3, #2
 800de0c:	18d3      	adds	r3, r2, r3
 800de0e:	697a      	ldr	r2, [r7, #20]
 800de10:	4999      	ldr	r1, [pc, #612]	@ (800e078 <USB_ActivateEndpoint+0x3a0>)
 800de12:	430a      	orrs	r2, r1
 800de14:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800de16:	683b      	ldr	r3, [r7, #0]
 800de18:	78db      	ldrb	r3, [r3, #3]
 800de1a:	2b01      	cmp	r3, #1
 800de1c:	d016      	beq.n	800de4c <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800de1e:	687a      	ldr	r2, [r7, #4]
 800de20:	683b      	ldr	r3, [r7, #0]
 800de22:	781b      	ldrb	r3, [r3, #0]
 800de24:	009b      	lsls	r3, r3, #2
 800de26:	18d3      	adds	r3, r2, r3
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	4a94      	ldr	r2, [pc, #592]	@ (800e07c <USB_ActivateEndpoint+0x3a4>)
 800de2c:	4013      	ands	r3, r2
 800de2e:	60fb      	str	r3, [r7, #12]
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	2220      	movs	r2, #32
 800de34:	4053      	eors	r3, r2
 800de36:	60fb      	str	r3, [r7, #12]
 800de38:	687a      	ldr	r2, [r7, #4]
 800de3a:	683b      	ldr	r3, [r7, #0]
 800de3c:	781b      	ldrb	r3, [r3, #0]
 800de3e:	009b      	lsls	r3, r3, #2
 800de40:	18d3      	adds	r3, r2, r3
 800de42:	68fa      	ldr	r2, [r7, #12]
 800de44:	4989      	ldr	r1, [pc, #548]	@ (800e06c <USB_ActivateEndpoint+0x394>)
 800de46:	430a      	orrs	r2, r1
 800de48:	601a      	str	r2, [r3, #0]
 800de4a:	e261      	b.n	800e310 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800de4c:	687a      	ldr	r2, [r7, #4]
 800de4e:	683b      	ldr	r3, [r7, #0]
 800de50:	781b      	ldrb	r3, [r3, #0]
 800de52:	009b      	lsls	r3, r3, #2
 800de54:	18d3      	adds	r3, r2, r3
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	4a88      	ldr	r2, [pc, #544]	@ (800e07c <USB_ActivateEndpoint+0x3a4>)
 800de5a:	4013      	ands	r3, r2
 800de5c:	613b      	str	r3, [r7, #16]
 800de5e:	687a      	ldr	r2, [r7, #4]
 800de60:	683b      	ldr	r3, [r7, #0]
 800de62:	781b      	ldrb	r3, [r3, #0]
 800de64:	009b      	lsls	r3, r3, #2
 800de66:	18d3      	adds	r3, r2, r3
 800de68:	693a      	ldr	r2, [r7, #16]
 800de6a:	4980      	ldr	r1, [pc, #512]	@ (800e06c <USB_ActivateEndpoint+0x394>)
 800de6c:	430a      	orrs	r2, r1
 800de6e:	601a      	str	r2, [r3, #0]
 800de70:	e24e      	b.n	800e310 <USB_ActivateEndpoint+0x638>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800de72:	683b      	ldr	r3, [r7, #0]
 800de74:	781b      	ldrb	r3, [r3, #0]
 800de76:	00db      	lsls	r3, r3, #3
 800de78:	4a7e      	ldr	r2, [pc, #504]	@ (800e074 <USB_ActivateEndpoint+0x39c>)
 800de7a:	4694      	mov	ip, r2
 800de7c:	4463      	add	r3, ip
 800de7e:	685a      	ldr	r2, [r3, #4]
 800de80:	683b      	ldr	r3, [r7, #0]
 800de82:	781b      	ldrb	r3, [r3, #0]
 800de84:	00db      	lsls	r3, r3, #3
 800de86:	497b      	ldr	r1, [pc, #492]	@ (800e074 <USB_ActivateEndpoint+0x39c>)
 800de88:	468c      	mov	ip, r1
 800de8a:	4463      	add	r3, ip
 800de8c:	0c12      	lsrs	r2, r2, #16
 800de8e:	0412      	lsls	r2, r2, #16
 800de90:	605a      	str	r2, [r3, #4]
 800de92:	683b      	ldr	r3, [r7, #0]
 800de94:	781b      	ldrb	r3, [r3, #0]
 800de96:	00db      	lsls	r3, r3, #3
 800de98:	4a76      	ldr	r2, [pc, #472]	@ (800e074 <USB_ActivateEndpoint+0x39c>)
 800de9a:	4694      	mov	ip, r2
 800de9c:	4463      	add	r3, ip
 800de9e:	6859      	ldr	r1, [r3, #4]
 800dea0:	683b      	ldr	r3, [r7, #0]
 800dea2:	88db      	ldrh	r3, [r3, #6]
 800dea4:	089b      	lsrs	r3, r3, #2
 800dea6:	b29b      	uxth	r3, r3
 800dea8:	009a      	lsls	r2, r3, #2
 800deaa:	683b      	ldr	r3, [r7, #0]
 800deac:	781b      	ldrb	r3, [r3, #0]
 800deae:	00db      	lsls	r3, r3, #3
 800deb0:	4870      	ldr	r0, [pc, #448]	@ (800e074 <USB_ActivateEndpoint+0x39c>)
 800deb2:	4684      	mov	ip, r0
 800deb4:	4463      	add	r3, ip
 800deb6:	430a      	orrs	r2, r1
 800deb8:	605a      	str	r2, [r3, #4]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800deba:	683b      	ldr	r3, [r7, #0]
 800debc:	781b      	ldrb	r3, [r3, #0]
 800debe:	00db      	lsls	r3, r3, #3
 800dec0:	4a6c      	ldr	r2, [pc, #432]	@ (800e074 <USB_ActivateEndpoint+0x39c>)
 800dec2:	4694      	mov	ip, r2
 800dec4:	4463      	add	r3, ip
 800dec6:	685a      	ldr	r2, [r3, #4]
 800dec8:	683b      	ldr	r3, [r7, #0]
 800deca:	781b      	ldrb	r3, [r3, #0]
 800decc:	00db      	lsls	r3, r3, #3
 800dece:	4969      	ldr	r1, [pc, #420]	@ (800e074 <USB_ActivateEndpoint+0x39c>)
 800ded0:	468c      	mov	ip, r1
 800ded2:	4463      	add	r3, ip
 800ded4:	0192      	lsls	r2, r2, #6
 800ded6:	0992      	lsrs	r2, r2, #6
 800ded8:	605a      	str	r2, [r3, #4]
 800deda:	683b      	ldr	r3, [r7, #0]
 800dedc:	691b      	ldr	r3, [r3, #16]
 800dede:	2b3e      	cmp	r3, #62	@ 0x3e
 800dee0:	d920      	bls.n	800df24 <USB_ActivateEndpoint+0x24c>
 800dee2:	683b      	ldr	r3, [r7, #0]
 800dee4:	691b      	ldr	r3, [r3, #16]
 800dee6:	095b      	lsrs	r3, r3, #5
 800dee8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800deea:	683b      	ldr	r3, [r7, #0]
 800deec:	691b      	ldr	r3, [r3, #16]
 800deee:	221f      	movs	r2, #31
 800def0:	4013      	ands	r3, r2
 800def2:	d102      	bne.n	800defa <USB_ActivateEndpoint+0x222>
 800def4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800def6:	3b01      	subs	r3, #1
 800def8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800defa:	683b      	ldr	r3, [r7, #0]
 800defc:	781b      	ldrb	r3, [r3, #0]
 800defe:	00db      	lsls	r3, r3, #3
 800df00:	4a5c      	ldr	r2, [pc, #368]	@ (800e074 <USB_ActivateEndpoint+0x39c>)
 800df02:	4694      	mov	ip, r2
 800df04:	4463      	add	r3, ip
 800df06:	685a      	ldr	r2, [r3, #4]
 800df08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800df0a:	069b      	lsls	r3, r3, #26
 800df0c:	431a      	orrs	r2, r3
 800df0e:	683b      	ldr	r3, [r7, #0]
 800df10:	781b      	ldrb	r3, [r3, #0]
 800df12:	00db      	lsls	r3, r3, #3
 800df14:	4957      	ldr	r1, [pc, #348]	@ (800e074 <USB_ActivateEndpoint+0x39c>)
 800df16:	468c      	mov	ip, r1
 800df18:	4463      	add	r3, ip
 800df1a:	2180      	movs	r1, #128	@ 0x80
 800df1c:	0609      	lsls	r1, r1, #24
 800df1e:	430a      	orrs	r2, r1
 800df20:	605a      	str	r2, [r3, #4]
 800df22:	e032      	b.n	800df8a <USB_ActivateEndpoint+0x2b2>
 800df24:	683b      	ldr	r3, [r7, #0]
 800df26:	691b      	ldr	r3, [r3, #16]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d111      	bne.n	800df50 <USB_ActivateEndpoint+0x278>
 800df2c:	683b      	ldr	r3, [r7, #0]
 800df2e:	781b      	ldrb	r3, [r3, #0]
 800df30:	00db      	lsls	r3, r3, #3
 800df32:	4a50      	ldr	r2, [pc, #320]	@ (800e074 <USB_ActivateEndpoint+0x39c>)
 800df34:	4694      	mov	ip, r2
 800df36:	4463      	add	r3, ip
 800df38:	685a      	ldr	r2, [r3, #4]
 800df3a:	683b      	ldr	r3, [r7, #0]
 800df3c:	781b      	ldrb	r3, [r3, #0]
 800df3e:	00db      	lsls	r3, r3, #3
 800df40:	494c      	ldr	r1, [pc, #304]	@ (800e074 <USB_ActivateEndpoint+0x39c>)
 800df42:	468c      	mov	ip, r1
 800df44:	4463      	add	r3, ip
 800df46:	2180      	movs	r1, #128	@ 0x80
 800df48:	0609      	lsls	r1, r1, #24
 800df4a:	430a      	orrs	r2, r1
 800df4c:	605a      	str	r2, [r3, #4]
 800df4e:	e01c      	b.n	800df8a <USB_ActivateEndpoint+0x2b2>
 800df50:	683b      	ldr	r3, [r7, #0]
 800df52:	691b      	ldr	r3, [r3, #16]
 800df54:	085b      	lsrs	r3, r3, #1
 800df56:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800df58:	683b      	ldr	r3, [r7, #0]
 800df5a:	691b      	ldr	r3, [r3, #16]
 800df5c:	2201      	movs	r2, #1
 800df5e:	4013      	ands	r3, r2
 800df60:	d002      	beq.n	800df68 <USB_ActivateEndpoint+0x290>
 800df62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800df64:	3301      	adds	r3, #1
 800df66:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800df68:	683b      	ldr	r3, [r7, #0]
 800df6a:	781b      	ldrb	r3, [r3, #0]
 800df6c:	00db      	lsls	r3, r3, #3
 800df6e:	4a41      	ldr	r2, [pc, #260]	@ (800e074 <USB_ActivateEndpoint+0x39c>)
 800df70:	4694      	mov	ip, r2
 800df72:	4463      	add	r3, ip
 800df74:	6859      	ldr	r1, [r3, #4]
 800df76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800df78:	069a      	lsls	r2, r3, #26
 800df7a:	683b      	ldr	r3, [r7, #0]
 800df7c:	781b      	ldrb	r3, [r3, #0]
 800df7e:	00db      	lsls	r3, r3, #3
 800df80:	483c      	ldr	r0, [pc, #240]	@ (800e074 <USB_ActivateEndpoint+0x39c>)
 800df82:	4684      	mov	ip, r0
 800df84:	4463      	add	r3, ip
 800df86:	430a      	orrs	r2, r1
 800df88:	605a      	str	r2, [r3, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800df8a:	687a      	ldr	r2, [r7, #4]
 800df8c:	683b      	ldr	r3, [r7, #0]
 800df8e:	781b      	ldrb	r3, [r3, #0]
 800df90:	009b      	lsls	r3, r3, #2
 800df92:	18d3      	adds	r3, r2, r3
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	62bb      	str	r3, [r7, #40]	@ 0x28
 800df98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800df9a:	2380      	movs	r3, #128	@ 0x80
 800df9c:	01db      	lsls	r3, r3, #7
 800df9e:	4013      	ands	r3, r2
 800dfa0:	d011      	beq.n	800dfc6 <USB_ActivateEndpoint+0x2ee>
 800dfa2:	687a      	ldr	r2, [r7, #4]
 800dfa4:	683b      	ldr	r3, [r7, #0]
 800dfa6:	781b      	ldrb	r3, [r3, #0]
 800dfa8:	009b      	lsls	r3, r3, #2
 800dfaa:	18d3      	adds	r3, r2, r3
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	4a30      	ldr	r2, [pc, #192]	@ (800e070 <USB_ActivateEndpoint+0x398>)
 800dfb0:	4013      	ands	r3, r2
 800dfb2:	627b      	str	r3, [r7, #36]	@ 0x24
 800dfb4:	687a      	ldr	r2, [r7, #4]
 800dfb6:	683b      	ldr	r3, [r7, #0]
 800dfb8:	781b      	ldrb	r3, [r3, #0]
 800dfba:	009b      	lsls	r3, r3, #2
 800dfbc:	18d3      	adds	r3, r2, r3
 800dfbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dfc0:	492f      	ldr	r1, [pc, #188]	@ (800e080 <USB_ActivateEndpoint+0x3a8>)
 800dfc2:	430a      	orrs	r2, r1
 800dfc4:	601a      	str	r2, [r3, #0]

      if (ep->num == 0U)
 800dfc6:	683b      	ldr	r3, [r7, #0]
 800dfc8:	781b      	ldrb	r3, [r3, #0]
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d11c      	bne.n	800e008 <USB_ActivateEndpoint+0x330>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800dfce:	687a      	ldr	r2, [r7, #4]
 800dfd0:	683b      	ldr	r3, [r7, #0]
 800dfd2:	781b      	ldrb	r3, [r3, #0]
 800dfd4:	009b      	lsls	r3, r3, #2
 800dfd6:	18d3      	adds	r3, r2, r3
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	4a2a      	ldr	r2, [pc, #168]	@ (800e084 <USB_ActivateEndpoint+0x3ac>)
 800dfdc:	4013      	ands	r3, r2
 800dfde:	61fb      	str	r3, [r7, #28]
 800dfe0:	69fb      	ldr	r3, [r7, #28]
 800dfe2:	2280      	movs	r2, #128	@ 0x80
 800dfe4:	0152      	lsls	r2, r2, #5
 800dfe6:	4053      	eors	r3, r2
 800dfe8:	61fb      	str	r3, [r7, #28]
 800dfea:	69fb      	ldr	r3, [r7, #28]
 800dfec:	2280      	movs	r2, #128	@ 0x80
 800dfee:	0192      	lsls	r2, r2, #6
 800dff0:	4053      	eors	r3, r2
 800dff2:	61fb      	str	r3, [r7, #28]
 800dff4:	687a      	ldr	r2, [r7, #4]
 800dff6:	683b      	ldr	r3, [r7, #0]
 800dff8:	781b      	ldrb	r3, [r3, #0]
 800dffa:	009b      	lsls	r3, r3, #2
 800dffc:	18d3      	adds	r3, r2, r3
 800dffe:	69fa      	ldr	r2, [r7, #28]
 800e000:	491a      	ldr	r1, [pc, #104]	@ (800e06c <USB_ActivateEndpoint+0x394>)
 800e002:	430a      	orrs	r2, r1
 800e004:	601a      	str	r2, [r3, #0]
 800e006:	e183      	b.n	800e310 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800e008:	687a      	ldr	r2, [r7, #4]
 800e00a:	683b      	ldr	r3, [r7, #0]
 800e00c:	781b      	ldrb	r3, [r3, #0]
 800e00e:	009b      	lsls	r3, r3, #2
 800e010:	18d3      	adds	r3, r2, r3
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	4a1b      	ldr	r2, [pc, #108]	@ (800e084 <USB_ActivateEndpoint+0x3ac>)
 800e016:	4013      	ands	r3, r2
 800e018:	623b      	str	r3, [r7, #32]
 800e01a:	6a3b      	ldr	r3, [r7, #32]
 800e01c:	2280      	movs	r2, #128	@ 0x80
 800e01e:	0192      	lsls	r2, r2, #6
 800e020:	4053      	eors	r3, r2
 800e022:	623b      	str	r3, [r7, #32]
 800e024:	687a      	ldr	r2, [r7, #4]
 800e026:	683b      	ldr	r3, [r7, #0]
 800e028:	781b      	ldrb	r3, [r3, #0]
 800e02a:	009b      	lsls	r3, r3, #2
 800e02c:	18d3      	adds	r3, r2, r3
 800e02e:	6a3a      	ldr	r2, [r7, #32]
 800e030:	490e      	ldr	r1, [pc, #56]	@ (800e06c <USB_ActivateEndpoint+0x394>)
 800e032:	430a      	orrs	r2, r1
 800e034:	601a      	str	r2, [r3, #0]
 800e036:	e16b      	b.n	800e310 <USB_ActivateEndpoint+0x638>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800e038:	683b      	ldr	r3, [r7, #0]
 800e03a:	78db      	ldrb	r3, [r3, #3]
 800e03c:	2b02      	cmp	r3, #2
 800e03e:	d125      	bne.n	800e08c <USB_ActivateEndpoint+0x3b4>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800e040:	687a      	ldr	r2, [r7, #4]
 800e042:	683b      	ldr	r3, [r7, #0]
 800e044:	781b      	ldrb	r3, [r3, #0]
 800e046:	009b      	lsls	r3, r3, #2
 800e048:	18d3      	adds	r3, r2, r3
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	4a08      	ldr	r2, [pc, #32]	@ (800e070 <USB_ActivateEndpoint+0x398>)
 800e04e:	4013      	ands	r3, r2
 800e050:	663b      	str	r3, [r7, #96]	@ 0x60
 800e052:	687a      	ldr	r2, [r7, #4]
 800e054:	683b      	ldr	r3, [r7, #0]
 800e056:	781b      	ldrb	r3, [r3, #0]
 800e058:	009b      	lsls	r3, r3, #2
 800e05a:	18d3      	adds	r3, r2, r3
 800e05c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e05e:	490a      	ldr	r1, [pc, #40]	@ (800e088 <USB_ActivateEndpoint+0x3b0>)
 800e060:	430a      	orrs	r2, r1
 800e062:	601a      	str	r2, [r3, #0]
 800e064:	e024      	b.n	800e0b0 <USB_ActivateEndpoint+0x3d8>
 800e066:	46c0      	nop			@ (mov r8, r8)
 800e068:	07ff898f 	.word	0x07ff898f
 800e06c:	00008080 	.word	0x00008080
 800e070:	07ff8f8f 	.word	0x07ff8f8f
 800e074:	40009800 	.word	0x40009800
 800e078:	000080c0 	.word	0x000080c0
 800e07c:	07ff8fbf 	.word	0x07ff8fbf
 800e080:	0000c080 	.word	0x0000c080
 800e084:	07ffbf8f 	.word	0x07ffbf8f
 800e088:	00008180 	.word	0x00008180
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800e08c:	687a      	ldr	r2, [r7, #4]
 800e08e:	683b      	ldr	r3, [r7, #0]
 800e090:	781b      	ldrb	r3, [r3, #0]
 800e092:	009b      	lsls	r3, r3, #2
 800e094:	18d3      	adds	r3, r2, r3
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	4aa1      	ldr	r2, [pc, #644]	@ (800e320 <USB_ActivateEndpoint+0x648>)
 800e09a:	4013      	ands	r3, r2
 800e09c:	667b      	str	r3, [r7, #100]	@ 0x64
 800e09e:	687a      	ldr	r2, [r7, #4]
 800e0a0:	683b      	ldr	r3, [r7, #0]
 800e0a2:	781b      	ldrb	r3, [r3, #0]
 800e0a4:	009b      	lsls	r3, r3, #2
 800e0a6:	18d3      	adds	r3, r2, r3
 800e0a8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e0aa:	499e      	ldr	r1, [pc, #632]	@ (800e324 <USB_ActivateEndpoint+0x64c>)
 800e0ac:	430a      	orrs	r2, r1
 800e0ae:	601a      	str	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800e0b0:	683b      	ldr	r3, [r7, #0]
 800e0b2:	781b      	ldrb	r3, [r3, #0]
 800e0b4:	00db      	lsls	r3, r3, #3
 800e0b6:	4a9c      	ldr	r2, [pc, #624]	@ (800e328 <USB_ActivateEndpoint+0x650>)
 800e0b8:	4694      	mov	ip, r2
 800e0ba:	4463      	add	r3, ip
 800e0bc:	681a      	ldr	r2, [r3, #0]
 800e0be:	683b      	ldr	r3, [r7, #0]
 800e0c0:	781b      	ldrb	r3, [r3, #0]
 800e0c2:	00db      	lsls	r3, r3, #3
 800e0c4:	4998      	ldr	r1, [pc, #608]	@ (800e328 <USB_ActivateEndpoint+0x650>)
 800e0c6:	468c      	mov	ip, r1
 800e0c8:	4463      	add	r3, ip
 800e0ca:	0c12      	lsrs	r2, r2, #16
 800e0cc:	0412      	lsls	r2, r2, #16
 800e0ce:	601a      	str	r2, [r3, #0]
 800e0d0:	683b      	ldr	r3, [r7, #0]
 800e0d2:	781b      	ldrb	r3, [r3, #0]
 800e0d4:	00db      	lsls	r3, r3, #3
 800e0d6:	4a94      	ldr	r2, [pc, #592]	@ (800e328 <USB_ActivateEndpoint+0x650>)
 800e0d8:	4694      	mov	ip, r2
 800e0da:	4463      	add	r3, ip
 800e0dc:	6819      	ldr	r1, [r3, #0]
 800e0de:	683b      	ldr	r3, [r7, #0]
 800e0e0:	891b      	ldrh	r3, [r3, #8]
 800e0e2:	089b      	lsrs	r3, r3, #2
 800e0e4:	b29b      	uxth	r3, r3
 800e0e6:	009a      	lsls	r2, r3, #2
 800e0e8:	683b      	ldr	r3, [r7, #0]
 800e0ea:	781b      	ldrb	r3, [r3, #0]
 800e0ec:	00db      	lsls	r3, r3, #3
 800e0ee:	488e      	ldr	r0, [pc, #568]	@ (800e328 <USB_ActivateEndpoint+0x650>)
 800e0f0:	4684      	mov	ip, r0
 800e0f2:	4463      	add	r3, ip
 800e0f4:	430a      	orrs	r2, r1
 800e0f6:	601a      	str	r2, [r3, #0]
 800e0f8:	683b      	ldr	r3, [r7, #0]
 800e0fa:	781b      	ldrb	r3, [r3, #0]
 800e0fc:	00db      	lsls	r3, r3, #3
 800e0fe:	4a8a      	ldr	r2, [pc, #552]	@ (800e328 <USB_ActivateEndpoint+0x650>)
 800e100:	4694      	mov	ip, r2
 800e102:	4463      	add	r3, ip
 800e104:	685a      	ldr	r2, [r3, #4]
 800e106:	683b      	ldr	r3, [r7, #0]
 800e108:	781b      	ldrb	r3, [r3, #0]
 800e10a:	00db      	lsls	r3, r3, #3
 800e10c:	4986      	ldr	r1, [pc, #536]	@ (800e328 <USB_ActivateEndpoint+0x650>)
 800e10e:	468c      	mov	ip, r1
 800e110:	4463      	add	r3, ip
 800e112:	0c12      	lsrs	r2, r2, #16
 800e114:	0412      	lsls	r2, r2, #16
 800e116:	605a      	str	r2, [r3, #4]
 800e118:	683b      	ldr	r3, [r7, #0]
 800e11a:	781b      	ldrb	r3, [r3, #0]
 800e11c:	00db      	lsls	r3, r3, #3
 800e11e:	4a82      	ldr	r2, [pc, #520]	@ (800e328 <USB_ActivateEndpoint+0x650>)
 800e120:	4694      	mov	ip, r2
 800e122:	4463      	add	r3, ip
 800e124:	6859      	ldr	r1, [r3, #4]
 800e126:	683b      	ldr	r3, [r7, #0]
 800e128:	895b      	ldrh	r3, [r3, #10]
 800e12a:	089b      	lsrs	r3, r3, #2
 800e12c:	b29b      	uxth	r3, r3
 800e12e:	009a      	lsls	r2, r3, #2
 800e130:	683b      	ldr	r3, [r7, #0]
 800e132:	781b      	ldrb	r3, [r3, #0]
 800e134:	00db      	lsls	r3, r3, #3
 800e136:	487c      	ldr	r0, [pc, #496]	@ (800e328 <USB_ActivateEndpoint+0x650>)
 800e138:	4684      	mov	ip, r0
 800e13a:	4463      	add	r3, ip
 800e13c:	430a      	orrs	r2, r1
 800e13e:	605a      	str	r2, [r3, #4]

    if (ep->is_in == 0U)
 800e140:	683b      	ldr	r3, [r7, #0]
 800e142:	785b      	ldrb	r3, [r3, #1]
 800e144:	2b00      	cmp	r3, #0
 800e146:	d169      	bne.n	800e21c <USB_ActivateEndpoint+0x544>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e148:	687a      	ldr	r2, [r7, #4]
 800e14a:	683b      	ldr	r3, [r7, #0]
 800e14c:	781b      	ldrb	r3, [r3, #0]
 800e14e:	009b      	lsls	r3, r3, #2
 800e150:	18d3      	adds	r3, r2, r3
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	643b      	str	r3, [r7, #64]	@ 0x40
 800e156:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e158:	2380      	movs	r3, #128	@ 0x80
 800e15a:	01db      	lsls	r3, r3, #7
 800e15c:	4013      	ands	r3, r2
 800e15e:	d011      	beq.n	800e184 <USB_ActivateEndpoint+0x4ac>
 800e160:	687a      	ldr	r2, [r7, #4]
 800e162:	683b      	ldr	r3, [r7, #0]
 800e164:	781b      	ldrb	r3, [r3, #0]
 800e166:	009b      	lsls	r3, r3, #2
 800e168:	18d3      	adds	r3, r2, r3
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	4a6f      	ldr	r2, [pc, #444]	@ (800e32c <USB_ActivateEndpoint+0x654>)
 800e16e:	4013      	ands	r3, r2
 800e170:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e172:	687a      	ldr	r2, [r7, #4]
 800e174:	683b      	ldr	r3, [r7, #0]
 800e176:	781b      	ldrb	r3, [r3, #0]
 800e178:	009b      	lsls	r3, r3, #2
 800e17a:	18d3      	adds	r3, r2, r3
 800e17c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e17e:	496c      	ldr	r1, [pc, #432]	@ (800e330 <USB_ActivateEndpoint+0x658>)
 800e180:	430a      	orrs	r2, r1
 800e182:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e184:	687a      	ldr	r2, [r7, #4]
 800e186:	683b      	ldr	r3, [r7, #0]
 800e188:	781b      	ldrb	r3, [r3, #0]
 800e18a:	009b      	lsls	r3, r3, #2
 800e18c:	18d3      	adds	r3, r2, r3
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e194:	2240      	movs	r2, #64	@ 0x40
 800e196:	4013      	ands	r3, r2
 800e198:	d011      	beq.n	800e1be <USB_ActivateEndpoint+0x4e6>
 800e19a:	687a      	ldr	r2, [r7, #4]
 800e19c:	683b      	ldr	r3, [r7, #0]
 800e19e:	781b      	ldrb	r3, [r3, #0]
 800e1a0:	009b      	lsls	r3, r3, #2
 800e1a2:	18d3      	adds	r3, r2, r3
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	4a61      	ldr	r2, [pc, #388]	@ (800e32c <USB_ActivateEndpoint+0x654>)
 800e1a8:	4013      	ands	r3, r2
 800e1aa:	637b      	str	r3, [r7, #52]	@ 0x34
 800e1ac:	687a      	ldr	r2, [r7, #4]
 800e1ae:	683b      	ldr	r3, [r7, #0]
 800e1b0:	781b      	ldrb	r3, [r3, #0]
 800e1b2:	009b      	lsls	r3, r3, #2
 800e1b4:	18d3      	adds	r3, r2, r3
 800e1b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e1b8:	495e      	ldr	r1, [pc, #376]	@ (800e334 <USB_ActivateEndpoint+0x65c>)
 800e1ba:	430a      	orrs	r2, r1
 800e1bc:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e1be:	687a      	ldr	r2, [r7, #4]
 800e1c0:	683b      	ldr	r3, [r7, #0]
 800e1c2:	781b      	ldrb	r3, [r3, #0]
 800e1c4:	009b      	lsls	r3, r3, #2
 800e1c6:	18d3      	adds	r3, r2, r3
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	4a5b      	ldr	r2, [pc, #364]	@ (800e338 <USB_ActivateEndpoint+0x660>)
 800e1cc:	4013      	ands	r3, r2
 800e1ce:	633b      	str	r3, [r7, #48]	@ 0x30
 800e1d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1d2:	2280      	movs	r2, #128	@ 0x80
 800e1d4:	0152      	lsls	r2, r2, #5
 800e1d6:	4053      	eors	r3, r2
 800e1d8:	633b      	str	r3, [r7, #48]	@ 0x30
 800e1da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1dc:	2280      	movs	r2, #128	@ 0x80
 800e1de:	0192      	lsls	r2, r2, #6
 800e1e0:	4053      	eors	r3, r2
 800e1e2:	633b      	str	r3, [r7, #48]	@ 0x30
 800e1e4:	687a      	ldr	r2, [r7, #4]
 800e1e6:	683b      	ldr	r3, [r7, #0]
 800e1e8:	781b      	ldrb	r3, [r3, #0]
 800e1ea:	009b      	lsls	r3, r3, #2
 800e1ec:	18d3      	adds	r3, r2, r3
 800e1ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e1f0:	494c      	ldr	r1, [pc, #304]	@ (800e324 <USB_ActivateEndpoint+0x64c>)
 800e1f2:	430a      	orrs	r2, r1
 800e1f4:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e1f6:	687a      	ldr	r2, [r7, #4]
 800e1f8:	683b      	ldr	r3, [r7, #0]
 800e1fa:	781b      	ldrb	r3, [r3, #0]
 800e1fc:	009b      	lsls	r3, r3, #2
 800e1fe:	18d3      	adds	r3, r2, r3
 800e200:	681b      	ldr	r3, [r3, #0]
 800e202:	4a4e      	ldr	r2, [pc, #312]	@ (800e33c <USB_ActivateEndpoint+0x664>)
 800e204:	4013      	ands	r3, r2
 800e206:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e208:	687a      	ldr	r2, [r7, #4]
 800e20a:	683b      	ldr	r3, [r7, #0]
 800e20c:	781b      	ldrb	r3, [r3, #0]
 800e20e:	009b      	lsls	r3, r3, #2
 800e210:	18d3      	adds	r3, r2, r3
 800e212:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e214:	4943      	ldr	r1, [pc, #268]	@ (800e324 <USB_ActivateEndpoint+0x64c>)
 800e216:	430a      	orrs	r2, r1
 800e218:	601a      	str	r2, [r3, #0]
 800e21a:	e079      	b.n	800e310 <USB_ActivateEndpoint+0x638>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e21c:	687a      	ldr	r2, [r7, #4]
 800e21e:	683b      	ldr	r3, [r7, #0]
 800e220:	781b      	ldrb	r3, [r3, #0]
 800e222:	009b      	lsls	r3, r3, #2
 800e224:	18d3      	adds	r3, r2, r3
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e22a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e22c:	2380      	movs	r3, #128	@ 0x80
 800e22e:	01db      	lsls	r3, r3, #7
 800e230:	4013      	ands	r3, r2
 800e232:	d011      	beq.n	800e258 <USB_ActivateEndpoint+0x580>
 800e234:	687a      	ldr	r2, [r7, #4]
 800e236:	683b      	ldr	r3, [r7, #0]
 800e238:	781b      	ldrb	r3, [r3, #0]
 800e23a:	009b      	lsls	r3, r3, #2
 800e23c:	18d3      	adds	r3, r2, r3
 800e23e:	681b      	ldr	r3, [r3, #0]
 800e240:	4a3a      	ldr	r2, [pc, #232]	@ (800e32c <USB_ActivateEndpoint+0x654>)
 800e242:	4013      	ands	r3, r2
 800e244:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e246:	687a      	ldr	r2, [r7, #4]
 800e248:	683b      	ldr	r3, [r7, #0]
 800e24a:	781b      	ldrb	r3, [r3, #0]
 800e24c:	009b      	lsls	r3, r3, #2
 800e24e:	18d3      	adds	r3, r2, r3
 800e250:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e252:	4937      	ldr	r1, [pc, #220]	@ (800e330 <USB_ActivateEndpoint+0x658>)
 800e254:	430a      	orrs	r2, r1
 800e256:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e258:	687a      	ldr	r2, [r7, #4]
 800e25a:	683b      	ldr	r3, [r7, #0]
 800e25c:	781b      	ldrb	r3, [r3, #0]
 800e25e:	009b      	lsls	r3, r3, #2
 800e260:	18d3      	adds	r3, r2, r3
 800e262:	681b      	ldr	r3, [r3, #0]
 800e264:	657b      	str	r3, [r7, #84]	@ 0x54
 800e266:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e268:	2240      	movs	r2, #64	@ 0x40
 800e26a:	4013      	ands	r3, r2
 800e26c:	d011      	beq.n	800e292 <USB_ActivateEndpoint+0x5ba>
 800e26e:	687a      	ldr	r2, [r7, #4]
 800e270:	683b      	ldr	r3, [r7, #0]
 800e272:	781b      	ldrb	r3, [r3, #0]
 800e274:	009b      	lsls	r3, r3, #2
 800e276:	18d3      	adds	r3, r2, r3
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	4a2c      	ldr	r2, [pc, #176]	@ (800e32c <USB_ActivateEndpoint+0x654>)
 800e27c:	4013      	ands	r3, r2
 800e27e:	653b      	str	r3, [r7, #80]	@ 0x50
 800e280:	687a      	ldr	r2, [r7, #4]
 800e282:	683b      	ldr	r3, [r7, #0]
 800e284:	781b      	ldrb	r3, [r3, #0]
 800e286:	009b      	lsls	r3, r3, #2
 800e288:	18d3      	adds	r3, r2, r3
 800e28a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e28c:	4929      	ldr	r1, [pc, #164]	@ (800e334 <USB_ActivateEndpoint+0x65c>)
 800e28e:	430a      	orrs	r2, r1
 800e290:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e292:	683b      	ldr	r3, [r7, #0]
 800e294:	78db      	ldrb	r3, [r3, #3]
 800e296:	2b01      	cmp	r3, #1
 800e298:	d016      	beq.n	800e2c8 <USB_ActivateEndpoint+0x5f0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e29a:	687a      	ldr	r2, [r7, #4]
 800e29c:	683b      	ldr	r3, [r7, #0]
 800e29e:	781b      	ldrb	r3, [r3, #0]
 800e2a0:	009b      	lsls	r3, r3, #2
 800e2a2:	18d3      	adds	r3, r2, r3
 800e2a4:	681b      	ldr	r3, [r3, #0]
 800e2a6:	4a25      	ldr	r2, [pc, #148]	@ (800e33c <USB_ActivateEndpoint+0x664>)
 800e2a8:	4013      	ands	r3, r2
 800e2aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e2ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e2ae:	2220      	movs	r2, #32
 800e2b0:	4053      	eors	r3, r2
 800e2b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e2b4:	687a      	ldr	r2, [r7, #4]
 800e2b6:	683b      	ldr	r3, [r7, #0]
 800e2b8:	781b      	ldrb	r3, [r3, #0]
 800e2ba:	009b      	lsls	r3, r3, #2
 800e2bc:	18d3      	adds	r3, r2, r3
 800e2be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e2c0:	4918      	ldr	r1, [pc, #96]	@ (800e324 <USB_ActivateEndpoint+0x64c>)
 800e2c2:	430a      	orrs	r2, r1
 800e2c4:	601a      	str	r2, [r3, #0]
 800e2c6:	e011      	b.n	800e2ec <USB_ActivateEndpoint+0x614>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e2c8:	687a      	ldr	r2, [r7, #4]
 800e2ca:	683b      	ldr	r3, [r7, #0]
 800e2cc:	781b      	ldrb	r3, [r3, #0]
 800e2ce:	009b      	lsls	r3, r3, #2
 800e2d0:	18d3      	adds	r3, r2, r3
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	4a19      	ldr	r2, [pc, #100]	@ (800e33c <USB_ActivateEndpoint+0x664>)
 800e2d6:	4013      	ands	r3, r2
 800e2d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e2da:	687a      	ldr	r2, [r7, #4]
 800e2dc:	683b      	ldr	r3, [r7, #0]
 800e2de:	781b      	ldrb	r3, [r3, #0]
 800e2e0:	009b      	lsls	r3, r3, #2
 800e2e2:	18d3      	adds	r3, r2, r3
 800e2e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e2e6:	490f      	ldr	r1, [pc, #60]	@ (800e324 <USB_ActivateEndpoint+0x64c>)
 800e2e8:	430a      	orrs	r2, r1
 800e2ea:	601a      	str	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e2ec:	687a      	ldr	r2, [r7, #4]
 800e2ee:	683b      	ldr	r3, [r7, #0]
 800e2f0:	781b      	ldrb	r3, [r3, #0]
 800e2f2:	009b      	lsls	r3, r3, #2
 800e2f4:	18d3      	adds	r3, r2, r3
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	4a0f      	ldr	r2, [pc, #60]	@ (800e338 <USB_ActivateEndpoint+0x660>)
 800e2fa:	4013      	ands	r3, r2
 800e2fc:	647b      	str	r3, [r7, #68]	@ 0x44
 800e2fe:	687a      	ldr	r2, [r7, #4]
 800e300:	683b      	ldr	r3, [r7, #0]
 800e302:	781b      	ldrb	r3, [r3, #0]
 800e304:	009b      	lsls	r3, r3, #2
 800e306:	18d3      	adds	r3, r2, r3
 800e308:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e30a:	4906      	ldr	r1, [pc, #24]	@ (800e324 <USB_ActivateEndpoint+0x64c>)
 800e30c:	430a      	orrs	r2, r1
 800e30e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800e310:	2377      	movs	r3, #119	@ 0x77
 800e312:	18fb      	adds	r3, r7, r3
 800e314:	781b      	ldrb	r3, [r3, #0]
}
 800e316:	0018      	movs	r0, r3
 800e318:	46bd      	mov	sp, r7
 800e31a:	b01e      	add	sp, #120	@ 0x78
 800e31c:	bd80      	pop	{r7, pc}
 800e31e:	46c0      	nop			@ (mov r8, r8)
 800e320:	07ff8e8f 	.word	0x07ff8e8f
 800e324:	00008080 	.word	0x00008080
 800e328:	40009800 	.word	0x40009800
 800e32c:	07ff8f8f 	.word	0x07ff8f8f
 800e330:	0000c080 	.word	0x0000c080
 800e334:	000080c0 	.word	0x000080c0
 800e338:	07ffbf8f 	.word	0x07ffbf8f
 800e33c:	07ff8fbf 	.word	0x07ff8fbf

0800e340 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800e340:	b580      	push	{r7, lr}
 800e342:	b096      	sub	sp, #88	@ 0x58
 800e344:	af00      	add	r7, sp, #0
 800e346:	6078      	str	r0, [r7, #4]
 800e348:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800e34a:	683b      	ldr	r3, [r7, #0]
 800e34c:	7b1b      	ldrb	r3, [r3, #12]
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d164      	bne.n	800e41c <USB_DeactivateEndpoint+0xdc>
  {
    if (ep->is_in != 0U)
 800e352:	683b      	ldr	r3, [r7, #0]
 800e354:	785b      	ldrb	r3, [r3, #1]
 800e356:	2b00      	cmp	r3, #0
 800e358:	d02f      	beq.n	800e3ba <USB_DeactivateEndpoint+0x7a>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e35a:	687a      	ldr	r2, [r7, #4]
 800e35c:	683b      	ldr	r3, [r7, #0]
 800e35e:	781b      	ldrb	r3, [r3, #0]
 800e360:	009b      	lsls	r3, r3, #2
 800e362:	18d3      	adds	r3, r2, r3
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	613b      	str	r3, [r7, #16]
 800e368:	693b      	ldr	r3, [r7, #16]
 800e36a:	2240      	movs	r2, #64	@ 0x40
 800e36c:	4013      	ands	r3, r2
 800e36e:	d011      	beq.n	800e394 <USB_DeactivateEndpoint+0x54>
 800e370:	687a      	ldr	r2, [r7, #4]
 800e372:	683b      	ldr	r3, [r7, #0]
 800e374:	781b      	ldrb	r3, [r3, #0]
 800e376:	009b      	lsls	r3, r3, #2
 800e378:	18d3      	adds	r3, r2, r3
 800e37a:	681b      	ldr	r3, [r3, #0]
 800e37c:	4a9d      	ldr	r2, [pc, #628]	@ (800e5f4 <USB_DeactivateEndpoint+0x2b4>)
 800e37e:	4013      	ands	r3, r2
 800e380:	60fb      	str	r3, [r7, #12]
 800e382:	687a      	ldr	r2, [r7, #4]
 800e384:	683b      	ldr	r3, [r7, #0]
 800e386:	781b      	ldrb	r3, [r3, #0]
 800e388:	009b      	lsls	r3, r3, #2
 800e38a:	18d3      	adds	r3, r2, r3
 800e38c:	68fa      	ldr	r2, [r7, #12]
 800e38e:	499a      	ldr	r1, [pc, #616]	@ (800e5f8 <USB_DeactivateEndpoint+0x2b8>)
 800e390:	430a      	orrs	r2, r1
 800e392:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e394:	687a      	ldr	r2, [r7, #4]
 800e396:	683b      	ldr	r3, [r7, #0]
 800e398:	781b      	ldrb	r3, [r3, #0]
 800e39a:	009b      	lsls	r3, r3, #2
 800e39c:	18d3      	adds	r3, r2, r3
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	4a96      	ldr	r2, [pc, #600]	@ (800e5fc <USB_DeactivateEndpoint+0x2bc>)
 800e3a2:	4013      	ands	r3, r2
 800e3a4:	60bb      	str	r3, [r7, #8]
 800e3a6:	687a      	ldr	r2, [r7, #4]
 800e3a8:	683b      	ldr	r3, [r7, #0]
 800e3aa:	781b      	ldrb	r3, [r3, #0]
 800e3ac:	009b      	lsls	r3, r3, #2
 800e3ae:	18d3      	adds	r3, r2, r3
 800e3b0:	68ba      	ldr	r2, [r7, #8]
 800e3b2:	4993      	ldr	r1, [pc, #588]	@ (800e600 <USB_DeactivateEndpoint+0x2c0>)
 800e3b4:	430a      	orrs	r2, r1
 800e3b6:	601a      	str	r2, [r3, #0]
 800e3b8:	e117      	b.n	800e5ea <USB_DeactivateEndpoint+0x2aa>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e3ba:	687a      	ldr	r2, [r7, #4]
 800e3bc:	683b      	ldr	r3, [r7, #0]
 800e3be:	781b      	ldrb	r3, [r3, #0]
 800e3c0:	009b      	lsls	r3, r3, #2
 800e3c2:	18d3      	adds	r3, r2, r3
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	61fb      	str	r3, [r7, #28]
 800e3c8:	69fa      	ldr	r2, [r7, #28]
 800e3ca:	2380      	movs	r3, #128	@ 0x80
 800e3cc:	01db      	lsls	r3, r3, #7
 800e3ce:	4013      	ands	r3, r2
 800e3d0:	d011      	beq.n	800e3f6 <USB_DeactivateEndpoint+0xb6>
 800e3d2:	687a      	ldr	r2, [r7, #4]
 800e3d4:	683b      	ldr	r3, [r7, #0]
 800e3d6:	781b      	ldrb	r3, [r3, #0]
 800e3d8:	009b      	lsls	r3, r3, #2
 800e3da:	18d3      	adds	r3, r2, r3
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	4a85      	ldr	r2, [pc, #532]	@ (800e5f4 <USB_DeactivateEndpoint+0x2b4>)
 800e3e0:	4013      	ands	r3, r2
 800e3e2:	61bb      	str	r3, [r7, #24]
 800e3e4:	687a      	ldr	r2, [r7, #4]
 800e3e6:	683b      	ldr	r3, [r7, #0]
 800e3e8:	781b      	ldrb	r3, [r3, #0]
 800e3ea:	009b      	lsls	r3, r3, #2
 800e3ec:	18d3      	adds	r3, r2, r3
 800e3ee:	69ba      	ldr	r2, [r7, #24]
 800e3f0:	4984      	ldr	r1, [pc, #528]	@ (800e604 <USB_DeactivateEndpoint+0x2c4>)
 800e3f2:	430a      	orrs	r2, r1
 800e3f4:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e3f6:	687a      	ldr	r2, [r7, #4]
 800e3f8:	683b      	ldr	r3, [r7, #0]
 800e3fa:	781b      	ldrb	r3, [r3, #0]
 800e3fc:	009b      	lsls	r3, r3, #2
 800e3fe:	18d3      	adds	r3, r2, r3
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	4a81      	ldr	r2, [pc, #516]	@ (800e608 <USB_DeactivateEndpoint+0x2c8>)
 800e404:	4013      	ands	r3, r2
 800e406:	617b      	str	r3, [r7, #20]
 800e408:	687a      	ldr	r2, [r7, #4]
 800e40a:	683b      	ldr	r3, [r7, #0]
 800e40c:	781b      	ldrb	r3, [r3, #0]
 800e40e:	009b      	lsls	r3, r3, #2
 800e410:	18d3      	adds	r3, r2, r3
 800e412:	697a      	ldr	r2, [r7, #20]
 800e414:	497a      	ldr	r1, [pc, #488]	@ (800e600 <USB_DeactivateEndpoint+0x2c0>)
 800e416:	430a      	orrs	r2, r1
 800e418:	601a      	str	r2, [r3, #0]
 800e41a:	e0e6      	b.n	800e5ea <USB_DeactivateEndpoint+0x2aa>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800e41c:	683b      	ldr	r3, [r7, #0]
 800e41e:	785b      	ldrb	r3, [r3, #1]
 800e420:	2b00      	cmp	r3, #0
 800e422:	d171      	bne.n	800e508 <USB_DeactivateEndpoint+0x1c8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e424:	687a      	ldr	r2, [r7, #4]
 800e426:	683b      	ldr	r3, [r7, #0]
 800e428:	781b      	ldrb	r3, [r3, #0]
 800e42a:	009b      	lsls	r3, r3, #2
 800e42c:	18d3      	adds	r3, r2, r3
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e432:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e434:	2380      	movs	r3, #128	@ 0x80
 800e436:	01db      	lsls	r3, r3, #7
 800e438:	4013      	ands	r3, r2
 800e43a:	d011      	beq.n	800e460 <USB_DeactivateEndpoint+0x120>
 800e43c:	687a      	ldr	r2, [r7, #4]
 800e43e:	683b      	ldr	r3, [r7, #0]
 800e440:	781b      	ldrb	r3, [r3, #0]
 800e442:	009b      	lsls	r3, r3, #2
 800e444:	18d3      	adds	r3, r2, r3
 800e446:	681b      	ldr	r3, [r3, #0]
 800e448:	4a6a      	ldr	r2, [pc, #424]	@ (800e5f4 <USB_DeactivateEndpoint+0x2b4>)
 800e44a:	4013      	ands	r3, r2
 800e44c:	637b      	str	r3, [r7, #52]	@ 0x34
 800e44e:	687a      	ldr	r2, [r7, #4]
 800e450:	683b      	ldr	r3, [r7, #0]
 800e452:	781b      	ldrb	r3, [r3, #0]
 800e454:	009b      	lsls	r3, r3, #2
 800e456:	18d3      	adds	r3, r2, r3
 800e458:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e45a:	496a      	ldr	r1, [pc, #424]	@ (800e604 <USB_DeactivateEndpoint+0x2c4>)
 800e45c:	430a      	orrs	r2, r1
 800e45e:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e460:	687a      	ldr	r2, [r7, #4]
 800e462:	683b      	ldr	r3, [r7, #0]
 800e464:	781b      	ldrb	r3, [r3, #0]
 800e466:	009b      	lsls	r3, r3, #2
 800e468:	18d3      	adds	r3, r2, r3
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	633b      	str	r3, [r7, #48]	@ 0x30
 800e46e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e470:	2240      	movs	r2, #64	@ 0x40
 800e472:	4013      	ands	r3, r2
 800e474:	d011      	beq.n	800e49a <USB_DeactivateEndpoint+0x15a>
 800e476:	687a      	ldr	r2, [r7, #4]
 800e478:	683b      	ldr	r3, [r7, #0]
 800e47a:	781b      	ldrb	r3, [r3, #0]
 800e47c:	009b      	lsls	r3, r3, #2
 800e47e:	18d3      	adds	r3, r2, r3
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	4a5c      	ldr	r2, [pc, #368]	@ (800e5f4 <USB_DeactivateEndpoint+0x2b4>)
 800e484:	4013      	ands	r3, r2
 800e486:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e488:	687a      	ldr	r2, [r7, #4]
 800e48a:	683b      	ldr	r3, [r7, #0]
 800e48c:	781b      	ldrb	r3, [r3, #0]
 800e48e:	009b      	lsls	r3, r3, #2
 800e490:	18d3      	adds	r3, r2, r3
 800e492:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e494:	4958      	ldr	r1, [pc, #352]	@ (800e5f8 <USB_DeactivateEndpoint+0x2b8>)
 800e496:	430a      	orrs	r2, r1
 800e498:	601a      	str	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800e49a:	687a      	ldr	r2, [r7, #4]
 800e49c:	683b      	ldr	r3, [r7, #0]
 800e49e:	781b      	ldrb	r3, [r3, #0]
 800e4a0:	009b      	lsls	r3, r3, #2
 800e4a2:	18d3      	adds	r3, r2, r3
 800e4a4:	681b      	ldr	r3, [r3, #0]
 800e4a6:	4a53      	ldr	r2, [pc, #332]	@ (800e5f4 <USB_DeactivateEndpoint+0x2b4>)
 800e4a8:	4013      	ands	r3, r2
 800e4aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e4ac:	687a      	ldr	r2, [r7, #4]
 800e4ae:	683b      	ldr	r3, [r7, #0]
 800e4b0:	781b      	ldrb	r3, [r3, #0]
 800e4b2:	009b      	lsls	r3, r3, #2
 800e4b4:	18d3      	adds	r3, r2, r3
 800e4b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e4b8:	494f      	ldr	r1, [pc, #316]	@ (800e5f8 <USB_DeactivateEndpoint+0x2b8>)
 800e4ba:	430a      	orrs	r2, r1
 800e4bc:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e4be:	687a      	ldr	r2, [r7, #4]
 800e4c0:	683b      	ldr	r3, [r7, #0]
 800e4c2:	781b      	ldrb	r3, [r3, #0]
 800e4c4:	009b      	lsls	r3, r3, #2
 800e4c6:	18d3      	adds	r3, r2, r3
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	4a4f      	ldr	r2, [pc, #316]	@ (800e608 <USB_DeactivateEndpoint+0x2c8>)
 800e4cc:	4013      	ands	r3, r2
 800e4ce:	627b      	str	r3, [r7, #36]	@ 0x24
 800e4d0:	687a      	ldr	r2, [r7, #4]
 800e4d2:	683b      	ldr	r3, [r7, #0]
 800e4d4:	781b      	ldrb	r3, [r3, #0]
 800e4d6:	009b      	lsls	r3, r3, #2
 800e4d8:	18d3      	adds	r3, r2, r3
 800e4da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e4dc:	4948      	ldr	r1, [pc, #288]	@ (800e600 <USB_DeactivateEndpoint+0x2c0>)
 800e4de:	430a      	orrs	r2, r1
 800e4e0:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e4e2:	687a      	ldr	r2, [r7, #4]
 800e4e4:	683b      	ldr	r3, [r7, #0]
 800e4e6:	781b      	ldrb	r3, [r3, #0]
 800e4e8:	009b      	lsls	r3, r3, #2
 800e4ea:	18d3      	adds	r3, r2, r3
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	4a43      	ldr	r2, [pc, #268]	@ (800e5fc <USB_DeactivateEndpoint+0x2bc>)
 800e4f0:	4013      	ands	r3, r2
 800e4f2:	623b      	str	r3, [r7, #32]
 800e4f4:	687a      	ldr	r2, [r7, #4]
 800e4f6:	683b      	ldr	r3, [r7, #0]
 800e4f8:	781b      	ldrb	r3, [r3, #0]
 800e4fa:	009b      	lsls	r3, r3, #2
 800e4fc:	18d3      	adds	r3, r2, r3
 800e4fe:	6a3a      	ldr	r2, [r7, #32]
 800e500:	493f      	ldr	r1, [pc, #252]	@ (800e600 <USB_DeactivateEndpoint+0x2c0>)
 800e502:	430a      	orrs	r2, r1
 800e504:	601a      	str	r2, [r3, #0]
 800e506:	e070      	b.n	800e5ea <USB_DeactivateEndpoint+0x2aa>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e508:	687a      	ldr	r2, [r7, #4]
 800e50a:	683b      	ldr	r3, [r7, #0]
 800e50c:	781b      	ldrb	r3, [r3, #0]
 800e50e:	009b      	lsls	r3, r3, #2
 800e510:	18d3      	adds	r3, r2, r3
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	657b      	str	r3, [r7, #84]	@ 0x54
 800e516:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e518:	2380      	movs	r3, #128	@ 0x80
 800e51a:	01db      	lsls	r3, r3, #7
 800e51c:	4013      	ands	r3, r2
 800e51e:	d011      	beq.n	800e544 <USB_DeactivateEndpoint+0x204>
 800e520:	687a      	ldr	r2, [r7, #4]
 800e522:	683b      	ldr	r3, [r7, #0]
 800e524:	781b      	ldrb	r3, [r3, #0]
 800e526:	009b      	lsls	r3, r3, #2
 800e528:	18d3      	adds	r3, r2, r3
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	4a31      	ldr	r2, [pc, #196]	@ (800e5f4 <USB_DeactivateEndpoint+0x2b4>)
 800e52e:	4013      	ands	r3, r2
 800e530:	653b      	str	r3, [r7, #80]	@ 0x50
 800e532:	687a      	ldr	r2, [r7, #4]
 800e534:	683b      	ldr	r3, [r7, #0]
 800e536:	781b      	ldrb	r3, [r3, #0]
 800e538:	009b      	lsls	r3, r3, #2
 800e53a:	18d3      	adds	r3, r2, r3
 800e53c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e53e:	4931      	ldr	r1, [pc, #196]	@ (800e604 <USB_DeactivateEndpoint+0x2c4>)
 800e540:	430a      	orrs	r2, r1
 800e542:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e544:	687a      	ldr	r2, [r7, #4]
 800e546:	683b      	ldr	r3, [r7, #0]
 800e548:	781b      	ldrb	r3, [r3, #0]
 800e54a:	009b      	lsls	r3, r3, #2
 800e54c:	18d3      	adds	r3, r2, r3
 800e54e:	681b      	ldr	r3, [r3, #0]
 800e550:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e552:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e554:	2240      	movs	r2, #64	@ 0x40
 800e556:	4013      	ands	r3, r2
 800e558:	d011      	beq.n	800e57e <USB_DeactivateEndpoint+0x23e>
 800e55a:	687a      	ldr	r2, [r7, #4]
 800e55c:	683b      	ldr	r3, [r7, #0]
 800e55e:	781b      	ldrb	r3, [r3, #0]
 800e560:	009b      	lsls	r3, r3, #2
 800e562:	18d3      	adds	r3, r2, r3
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	4a23      	ldr	r2, [pc, #140]	@ (800e5f4 <USB_DeactivateEndpoint+0x2b4>)
 800e568:	4013      	ands	r3, r2
 800e56a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e56c:	687a      	ldr	r2, [r7, #4]
 800e56e:	683b      	ldr	r3, [r7, #0]
 800e570:	781b      	ldrb	r3, [r3, #0]
 800e572:	009b      	lsls	r3, r3, #2
 800e574:	18d3      	adds	r3, r2, r3
 800e576:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e578:	491f      	ldr	r1, [pc, #124]	@ (800e5f8 <USB_DeactivateEndpoint+0x2b8>)
 800e57a:	430a      	orrs	r2, r1
 800e57c:	601a      	str	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800e57e:	687a      	ldr	r2, [r7, #4]
 800e580:	683b      	ldr	r3, [r7, #0]
 800e582:	781b      	ldrb	r3, [r3, #0]
 800e584:	009b      	lsls	r3, r3, #2
 800e586:	18d3      	adds	r3, r2, r3
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	4a1a      	ldr	r2, [pc, #104]	@ (800e5f4 <USB_DeactivateEndpoint+0x2b4>)
 800e58c:	4013      	ands	r3, r2
 800e58e:	647b      	str	r3, [r7, #68]	@ 0x44
 800e590:	687a      	ldr	r2, [r7, #4]
 800e592:	683b      	ldr	r3, [r7, #0]
 800e594:	781b      	ldrb	r3, [r3, #0]
 800e596:	009b      	lsls	r3, r3, #2
 800e598:	18d3      	adds	r3, r2, r3
 800e59a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e59c:	4919      	ldr	r1, [pc, #100]	@ (800e604 <USB_DeactivateEndpoint+0x2c4>)
 800e59e:	430a      	orrs	r2, r1
 800e5a0:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e5a2:	687a      	ldr	r2, [r7, #4]
 800e5a4:	683b      	ldr	r3, [r7, #0]
 800e5a6:	781b      	ldrb	r3, [r3, #0]
 800e5a8:	009b      	lsls	r3, r3, #2
 800e5aa:	18d3      	adds	r3, r2, r3
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	4a13      	ldr	r2, [pc, #76]	@ (800e5fc <USB_DeactivateEndpoint+0x2bc>)
 800e5b0:	4013      	ands	r3, r2
 800e5b2:	643b      	str	r3, [r7, #64]	@ 0x40
 800e5b4:	687a      	ldr	r2, [r7, #4]
 800e5b6:	683b      	ldr	r3, [r7, #0]
 800e5b8:	781b      	ldrb	r3, [r3, #0]
 800e5ba:	009b      	lsls	r3, r3, #2
 800e5bc:	18d3      	adds	r3, r2, r3
 800e5be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e5c0:	490f      	ldr	r1, [pc, #60]	@ (800e600 <USB_DeactivateEndpoint+0x2c0>)
 800e5c2:	430a      	orrs	r2, r1
 800e5c4:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e5c6:	687a      	ldr	r2, [r7, #4]
 800e5c8:	683b      	ldr	r3, [r7, #0]
 800e5ca:	781b      	ldrb	r3, [r3, #0]
 800e5cc:	009b      	lsls	r3, r3, #2
 800e5ce:	18d3      	adds	r3, r2, r3
 800e5d0:	681b      	ldr	r3, [r3, #0]
 800e5d2:	4a0d      	ldr	r2, [pc, #52]	@ (800e608 <USB_DeactivateEndpoint+0x2c8>)
 800e5d4:	4013      	ands	r3, r2
 800e5d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e5d8:	687a      	ldr	r2, [r7, #4]
 800e5da:	683b      	ldr	r3, [r7, #0]
 800e5dc:	781b      	ldrb	r3, [r3, #0]
 800e5de:	009b      	lsls	r3, r3, #2
 800e5e0:	18d3      	adds	r3, r2, r3
 800e5e2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e5e4:	4906      	ldr	r1, [pc, #24]	@ (800e600 <USB_DeactivateEndpoint+0x2c0>)
 800e5e6:	430a      	orrs	r2, r1
 800e5e8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800e5ea:	2300      	movs	r3, #0
}
 800e5ec:	0018      	movs	r0, r3
 800e5ee:	46bd      	mov	sp, r7
 800e5f0:	b016      	add	sp, #88	@ 0x58
 800e5f2:	bd80      	pop	{r7, pc}
 800e5f4:	07ff8f8f 	.word	0x07ff8f8f
 800e5f8:	000080c0 	.word	0x000080c0
 800e5fc:	07ff8fbf 	.word	0x07ff8fbf
 800e600:	00008080 	.word	0x00008080
 800e604:	0000c080 	.word	0x0000c080
 800e608:	07ffbf8f 	.word	0x07ffbf8f

0800e60c <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800e60c:	b590      	push	{r4, r7, lr}
 800e60e:	b097      	sub	sp, #92	@ 0x5c
 800e610:	af00      	add	r7, sp, #0
 800e612:	6078      	str	r0, [r7, #4]
 800e614:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e616:	683b      	ldr	r3, [r7, #0]
 800e618:	785b      	ldrb	r3, [r3, #1]
 800e61a:	2b01      	cmp	r3, #1
 800e61c:	d001      	beq.n	800e622 <USB_EPStartXfer+0x16>
 800e61e:	f000 fcbf 	bl	800efa0 <USB_EPStartXfer+0x994>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800e622:	683b      	ldr	r3, [r7, #0]
 800e624:	699a      	ldr	r2, [r3, #24]
 800e626:	683b      	ldr	r3, [r7, #0]
 800e628:	691b      	ldr	r3, [r3, #16]
 800e62a:	429a      	cmp	r2, r3
 800e62c:	d903      	bls.n	800e636 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800e62e:	683b      	ldr	r3, [r7, #0]
 800e630:	691b      	ldr	r3, [r3, #16]
 800e632:	657b      	str	r3, [r7, #84]	@ 0x54
 800e634:	e002      	b.n	800e63c <USB_EPStartXfer+0x30>
    }
    else
    {
      len = ep->xfer_len;
 800e636:	683b      	ldr	r3, [r7, #0]
 800e638:	699b      	ldr	r3, [r3, #24]
 800e63a:	657b      	str	r3, [r7, #84]	@ 0x54
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800e63c:	683b      	ldr	r3, [r7, #0]
 800e63e:	7b1b      	ldrb	r3, [r3, #12]
 800e640:	2b00      	cmp	r3, #0
 800e642:	d12b      	bne.n	800e69c <USB_EPStartXfer+0x90>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800e644:	683b      	ldr	r3, [r7, #0]
 800e646:	6959      	ldr	r1, [r3, #20]
 800e648:	683b      	ldr	r3, [r7, #0]
 800e64a:	88da      	ldrh	r2, [r3, #6]
 800e64c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e64e:	b29b      	uxth	r3, r3
 800e650:	6878      	ldr	r0, [r7, #4]
 800e652:	f001 f97f 	bl	800f954 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800e656:	683b      	ldr	r3, [r7, #0]
 800e658:	781b      	ldrb	r3, [r3, #0]
 800e65a:	00db      	lsls	r3, r3, #3
 800e65c:	4ace      	ldr	r2, [pc, #824]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e65e:	4694      	mov	ip, r2
 800e660:	4463      	add	r3, ip
 800e662:	681a      	ldr	r2, [r3, #0]
 800e664:	683b      	ldr	r3, [r7, #0]
 800e666:	781b      	ldrb	r3, [r3, #0]
 800e668:	00db      	lsls	r3, r3, #3
 800e66a:	49cb      	ldr	r1, [pc, #812]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e66c:	468c      	mov	ip, r1
 800e66e:	4463      	add	r3, ip
 800e670:	0412      	lsls	r2, r2, #16
 800e672:	0c12      	lsrs	r2, r2, #16
 800e674:	601a      	str	r2, [r3, #0]
 800e676:	683b      	ldr	r3, [r7, #0]
 800e678:	781b      	ldrb	r3, [r3, #0]
 800e67a:	00db      	lsls	r3, r3, #3
 800e67c:	4ac6      	ldr	r2, [pc, #792]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e67e:	4694      	mov	ip, r2
 800e680:	4463      	add	r3, ip
 800e682:	6819      	ldr	r1, [r3, #0]
 800e684:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e686:	041a      	lsls	r2, r3, #16
 800e688:	683b      	ldr	r3, [r7, #0]
 800e68a:	781b      	ldrb	r3, [r3, #0]
 800e68c:	00db      	lsls	r3, r3, #3
 800e68e:	48c2      	ldr	r0, [pc, #776]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e690:	4684      	mov	ip, r0
 800e692:	4463      	add	r3, ip
 800e694:	430a      	orrs	r2, r1
 800e696:	601a      	str	r2, [r3, #0]
 800e698:	f000 fc67 	bl	800ef6a <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800e69c:	683b      	ldr	r3, [r7, #0]
 800e69e:	78db      	ldrb	r3, [r3, #3]
 800e6a0:	2b02      	cmp	r3, #2
 800e6a2:	d000      	beq.n	800e6a6 <USB_EPStartXfer+0x9a>
 800e6a4:	e31a      	b.n	800ecdc <USB_EPStartXfer+0x6d0>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800e6a6:	683b      	ldr	r3, [r7, #0]
 800e6a8:	6a1a      	ldr	r2, [r3, #32]
 800e6aa:	683b      	ldr	r3, [r7, #0]
 800e6ac:	691b      	ldr	r3, [r3, #16]
 800e6ae:	429a      	cmp	r2, r3
 800e6b0:	d800      	bhi.n	800e6b4 <USB_EPStartXfer+0xa8>
 800e6b2:	e2c7      	b.n	800ec44 <USB_EPStartXfer+0x638>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800e6b4:	687a      	ldr	r2, [r7, #4]
 800e6b6:	683b      	ldr	r3, [r7, #0]
 800e6b8:	781b      	ldrb	r3, [r3, #0]
 800e6ba:	009b      	lsls	r3, r3, #2
 800e6bc:	18d3      	adds	r3, r2, r3
 800e6be:	681b      	ldr	r3, [r3, #0]
 800e6c0:	4ab6      	ldr	r2, [pc, #728]	@ (800e99c <USB_EPStartXfer+0x390>)
 800e6c2:	4013      	ands	r3, r2
 800e6c4:	613b      	str	r3, [r7, #16]
 800e6c6:	687a      	ldr	r2, [r7, #4]
 800e6c8:	683b      	ldr	r3, [r7, #0]
 800e6ca:	781b      	ldrb	r3, [r3, #0]
 800e6cc:	009b      	lsls	r3, r3, #2
 800e6ce:	18d3      	adds	r3, r2, r3
 800e6d0:	693a      	ldr	r2, [r7, #16]
 800e6d2:	49b3      	ldr	r1, [pc, #716]	@ (800e9a0 <USB_EPStartXfer+0x394>)
 800e6d4:	430a      	orrs	r2, r1
 800e6d6:	601a      	str	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800e6d8:	683b      	ldr	r3, [r7, #0]
 800e6da:	6a1a      	ldr	r2, [r3, #32]
 800e6dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e6de:	1ad2      	subs	r2, r2, r3
 800e6e0:	683b      	ldr	r3, [r7, #0]
 800e6e2:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800e6e4:	687a      	ldr	r2, [r7, #4]
 800e6e6:	683b      	ldr	r3, [r7, #0]
 800e6e8:	781b      	ldrb	r3, [r3, #0]
 800e6ea:	009b      	lsls	r3, r3, #2
 800e6ec:	18d3      	adds	r3, r2, r3
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	2240      	movs	r2, #64	@ 0x40
 800e6f2:	4013      	ands	r3, r2
 800e6f4:	d100      	bne.n	800e6f8 <USB_EPStartXfer+0xec>
 800e6f6:	e155      	b.n	800e9a4 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e6f8:	683b      	ldr	r3, [r7, #0]
 800e6fa:	785b      	ldrb	r3, [r3, #1]
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d162      	bne.n	800e7c6 <USB_EPStartXfer+0x1ba>
 800e700:	683b      	ldr	r3, [r7, #0]
 800e702:	781b      	ldrb	r3, [r3, #0]
 800e704:	00db      	lsls	r3, r3, #3
 800e706:	4aa4      	ldr	r2, [pc, #656]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e708:	4694      	mov	ip, r2
 800e70a:	4463      	add	r3, ip
 800e70c:	685a      	ldr	r2, [r3, #4]
 800e70e:	683b      	ldr	r3, [r7, #0]
 800e710:	781b      	ldrb	r3, [r3, #0]
 800e712:	00db      	lsls	r3, r3, #3
 800e714:	49a0      	ldr	r1, [pc, #640]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e716:	468c      	mov	ip, r1
 800e718:	4463      	add	r3, ip
 800e71a:	0192      	lsls	r2, r2, #6
 800e71c:	0992      	lsrs	r2, r2, #6
 800e71e:	605a      	str	r2, [r3, #4]
 800e720:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e722:	2b3e      	cmp	r3, #62	@ 0x3e
 800e724:	d91e      	bls.n	800e764 <USB_EPStartXfer+0x158>
 800e726:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e728:	095b      	lsrs	r3, r3, #5
 800e72a:	653b      	str	r3, [r7, #80]	@ 0x50
 800e72c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e72e:	221f      	movs	r2, #31
 800e730:	4013      	ands	r3, r2
 800e732:	d102      	bne.n	800e73a <USB_EPStartXfer+0x12e>
 800e734:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e736:	3b01      	subs	r3, #1
 800e738:	653b      	str	r3, [r7, #80]	@ 0x50
 800e73a:	683b      	ldr	r3, [r7, #0]
 800e73c:	781b      	ldrb	r3, [r3, #0]
 800e73e:	00db      	lsls	r3, r3, #3
 800e740:	4a95      	ldr	r2, [pc, #596]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e742:	4694      	mov	ip, r2
 800e744:	4463      	add	r3, ip
 800e746:	685a      	ldr	r2, [r3, #4]
 800e748:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e74a:	069b      	lsls	r3, r3, #26
 800e74c:	431a      	orrs	r2, r3
 800e74e:	683b      	ldr	r3, [r7, #0]
 800e750:	781b      	ldrb	r3, [r3, #0]
 800e752:	00db      	lsls	r3, r3, #3
 800e754:	4990      	ldr	r1, [pc, #576]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e756:	468c      	mov	ip, r1
 800e758:	4463      	add	r3, ip
 800e75a:	2180      	movs	r1, #128	@ 0x80
 800e75c:	0609      	lsls	r1, r1, #24
 800e75e:	430a      	orrs	r2, r1
 800e760:	605a      	str	r2, [r3, #4]
 800e762:	e055      	b.n	800e810 <USB_EPStartXfer+0x204>
 800e764:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e766:	2b00      	cmp	r3, #0
 800e768:	d111      	bne.n	800e78e <USB_EPStartXfer+0x182>
 800e76a:	683b      	ldr	r3, [r7, #0]
 800e76c:	781b      	ldrb	r3, [r3, #0]
 800e76e:	00db      	lsls	r3, r3, #3
 800e770:	4a89      	ldr	r2, [pc, #548]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e772:	4694      	mov	ip, r2
 800e774:	4463      	add	r3, ip
 800e776:	685a      	ldr	r2, [r3, #4]
 800e778:	683b      	ldr	r3, [r7, #0]
 800e77a:	781b      	ldrb	r3, [r3, #0]
 800e77c:	00db      	lsls	r3, r3, #3
 800e77e:	4986      	ldr	r1, [pc, #536]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e780:	468c      	mov	ip, r1
 800e782:	4463      	add	r3, ip
 800e784:	2180      	movs	r1, #128	@ 0x80
 800e786:	0609      	lsls	r1, r1, #24
 800e788:	430a      	orrs	r2, r1
 800e78a:	605a      	str	r2, [r3, #4]
 800e78c:	e040      	b.n	800e810 <USB_EPStartXfer+0x204>
 800e78e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e790:	085b      	lsrs	r3, r3, #1
 800e792:	653b      	str	r3, [r7, #80]	@ 0x50
 800e794:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e796:	2201      	movs	r2, #1
 800e798:	4013      	ands	r3, r2
 800e79a:	d002      	beq.n	800e7a2 <USB_EPStartXfer+0x196>
 800e79c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e79e:	3301      	adds	r3, #1
 800e7a0:	653b      	str	r3, [r7, #80]	@ 0x50
 800e7a2:	683b      	ldr	r3, [r7, #0]
 800e7a4:	781b      	ldrb	r3, [r3, #0]
 800e7a6:	00db      	lsls	r3, r3, #3
 800e7a8:	4a7b      	ldr	r2, [pc, #492]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e7aa:	4694      	mov	ip, r2
 800e7ac:	4463      	add	r3, ip
 800e7ae:	6859      	ldr	r1, [r3, #4]
 800e7b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e7b2:	069a      	lsls	r2, r3, #26
 800e7b4:	683b      	ldr	r3, [r7, #0]
 800e7b6:	781b      	ldrb	r3, [r3, #0]
 800e7b8:	00db      	lsls	r3, r3, #3
 800e7ba:	4877      	ldr	r0, [pc, #476]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e7bc:	4684      	mov	ip, r0
 800e7be:	4463      	add	r3, ip
 800e7c0:	430a      	orrs	r2, r1
 800e7c2:	605a      	str	r2, [r3, #4]
 800e7c4:	e024      	b.n	800e810 <USB_EPStartXfer+0x204>
 800e7c6:	683b      	ldr	r3, [r7, #0]
 800e7c8:	785b      	ldrb	r3, [r3, #1]
 800e7ca:	2b01      	cmp	r3, #1
 800e7cc:	d120      	bne.n	800e810 <USB_EPStartXfer+0x204>
 800e7ce:	683b      	ldr	r3, [r7, #0]
 800e7d0:	781b      	ldrb	r3, [r3, #0]
 800e7d2:	00db      	lsls	r3, r3, #3
 800e7d4:	4a70      	ldr	r2, [pc, #448]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e7d6:	4694      	mov	ip, r2
 800e7d8:	4463      	add	r3, ip
 800e7da:	685a      	ldr	r2, [r3, #4]
 800e7dc:	683b      	ldr	r3, [r7, #0]
 800e7de:	781b      	ldrb	r3, [r3, #0]
 800e7e0:	00db      	lsls	r3, r3, #3
 800e7e2:	496d      	ldr	r1, [pc, #436]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e7e4:	468c      	mov	ip, r1
 800e7e6:	4463      	add	r3, ip
 800e7e8:	0412      	lsls	r2, r2, #16
 800e7ea:	0c12      	lsrs	r2, r2, #16
 800e7ec:	605a      	str	r2, [r3, #4]
 800e7ee:	683b      	ldr	r3, [r7, #0]
 800e7f0:	781b      	ldrb	r3, [r3, #0]
 800e7f2:	00db      	lsls	r3, r3, #3
 800e7f4:	4a68      	ldr	r2, [pc, #416]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e7f6:	4694      	mov	ip, r2
 800e7f8:	4463      	add	r3, ip
 800e7fa:	6859      	ldr	r1, [r3, #4]
 800e7fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e7fe:	041a      	lsls	r2, r3, #16
 800e800:	683b      	ldr	r3, [r7, #0]
 800e802:	781b      	ldrb	r3, [r3, #0]
 800e804:	00db      	lsls	r3, r3, #3
 800e806:	4864      	ldr	r0, [pc, #400]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e808:	4684      	mov	ip, r0
 800e80a:	4463      	add	r3, ip
 800e80c:	430a      	orrs	r2, r1
 800e80e:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 800e810:	201a      	movs	r0, #26
 800e812:	183b      	adds	r3, r7, r0
 800e814:	683a      	ldr	r2, [r7, #0]
 800e816:	8952      	ldrh	r2, [r2, #10]
 800e818:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e81a:	683b      	ldr	r3, [r7, #0]
 800e81c:	6959      	ldr	r1, [r3, #20]
 800e81e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e820:	b29c      	uxth	r4, r3
 800e822:	183b      	adds	r3, r7, r0
 800e824:	881a      	ldrh	r2, [r3, #0]
 800e826:	6878      	ldr	r0, [r7, #4]
 800e828:	0023      	movs	r3, r4
 800e82a:	f001 f893 	bl	800f954 <USB_WritePMA>
            ep->xfer_buff += len;
 800e82e:	683b      	ldr	r3, [r7, #0]
 800e830:	695a      	ldr	r2, [r3, #20]
 800e832:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e834:	18d2      	adds	r2, r2, r3
 800e836:	683b      	ldr	r3, [r7, #0]
 800e838:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800e83a:	683b      	ldr	r3, [r7, #0]
 800e83c:	6a1a      	ldr	r2, [r3, #32]
 800e83e:	683b      	ldr	r3, [r7, #0]
 800e840:	691b      	ldr	r3, [r3, #16]
 800e842:	429a      	cmp	r2, r3
 800e844:	d906      	bls.n	800e854 <USB_EPStartXfer+0x248>
            {
              ep->xfer_len_db -= len;
 800e846:	683b      	ldr	r3, [r7, #0]
 800e848:	6a1a      	ldr	r2, [r3, #32]
 800e84a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e84c:	1ad2      	subs	r2, r2, r3
 800e84e:	683b      	ldr	r3, [r7, #0]
 800e850:	621a      	str	r2, [r3, #32]
 800e852:	e005      	b.n	800e860 <USB_EPStartXfer+0x254>
            }
            else
            {
              len = ep->xfer_len_db;
 800e854:	683b      	ldr	r3, [r7, #0]
 800e856:	6a1b      	ldr	r3, [r3, #32]
 800e858:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 800e85a:	683b      	ldr	r3, [r7, #0]
 800e85c:	2200      	movs	r2, #0
 800e85e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e860:	683b      	ldr	r3, [r7, #0]
 800e862:	785b      	ldrb	r3, [r3, #1]
 800e864:	2b00      	cmp	r3, #0
 800e866:	d162      	bne.n	800e92e <USB_EPStartXfer+0x322>
 800e868:	683b      	ldr	r3, [r7, #0]
 800e86a:	781b      	ldrb	r3, [r3, #0]
 800e86c:	00db      	lsls	r3, r3, #3
 800e86e:	4a4a      	ldr	r2, [pc, #296]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e870:	4694      	mov	ip, r2
 800e872:	4463      	add	r3, ip
 800e874:	681a      	ldr	r2, [r3, #0]
 800e876:	683b      	ldr	r3, [r7, #0]
 800e878:	781b      	ldrb	r3, [r3, #0]
 800e87a:	00db      	lsls	r3, r3, #3
 800e87c:	4946      	ldr	r1, [pc, #280]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e87e:	468c      	mov	ip, r1
 800e880:	4463      	add	r3, ip
 800e882:	0192      	lsls	r2, r2, #6
 800e884:	0992      	lsrs	r2, r2, #6
 800e886:	601a      	str	r2, [r3, #0]
 800e888:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e88a:	2b3e      	cmp	r3, #62	@ 0x3e
 800e88c:	d91e      	bls.n	800e8cc <USB_EPStartXfer+0x2c0>
 800e88e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e890:	095b      	lsrs	r3, r3, #5
 800e892:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e894:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e896:	221f      	movs	r2, #31
 800e898:	4013      	ands	r3, r2
 800e89a:	d102      	bne.n	800e8a2 <USB_EPStartXfer+0x296>
 800e89c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e89e:	3b01      	subs	r3, #1
 800e8a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e8a2:	683b      	ldr	r3, [r7, #0]
 800e8a4:	781b      	ldrb	r3, [r3, #0]
 800e8a6:	00db      	lsls	r3, r3, #3
 800e8a8:	4a3b      	ldr	r2, [pc, #236]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e8aa:	4694      	mov	ip, r2
 800e8ac:	4463      	add	r3, ip
 800e8ae:	681a      	ldr	r2, [r3, #0]
 800e8b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e8b2:	069b      	lsls	r3, r3, #26
 800e8b4:	431a      	orrs	r2, r3
 800e8b6:	683b      	ldr	r3, [r7, #0]
 800e8b8:	781b      	ldrb	r3, [r3, #0]
 800e8ba:	00db      	lsls	r3, r3, #3
 800e8bc:	4936      	ldr	r1, [pc, #216]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e8be:	468c      	mov	ip, r1
 800e8c0:	4463      	add	r3, ip
 800e8c2:	2180      	movs	r1, #128	@ 0x80
 800e8c4:	0609      	lsls	r1, r1, #24
 800e8c6:	430a      	orrs	r2, r1
 800e8c8:	601a      	str	r2, [r3, #0]
 800e8ca:	e055      	b.n	800e978 <USB_EPStartXfer+0x36c>
 800e8cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d111      	bne.n	800e8f6 <USB_EPStartXfer+0x2ea>
 800e8d2:	683b      	ldr	r3, [r7, #0]
 800e8d4:	781b      	ldrb	r3, [r3, #0]
 800e8d6:	00db      	lsls	r3, r3, #3
 800e8d8:	4a2f      	ldr	r2, [pc, #188]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e8da:	4694      	mov	ip, r2
 800e8dc:	4463      	add	r3, ip
 800e8de:	681a      	ldr	r2, [r3, #0]
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	781b      	ldrb	r3, [r3, #0]
 800e8e4:	00db      	lsls	r3, r3, #3
 800e8e6:	492c      	ldr	r1, [pc, #176]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e8e8:	468c      	mov	ip, r1
 800e8ea:	4463      	add	r3, ip
 800e8ec:	2180      	movs	r1, #128	@ 0x80
 800e8ee:	0609      	lsls	r1, r1, #24
 800e8f0:	430a      	orrs	r2, r1
 800e8f2:	601a      	str	r2, [r3, #0]
 800e8f4:	e040      	b.n	800e978 <USB_EPStartXfer+0x36c>
 800e8f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e8f8:	085b      	lsrs	r3, r3, #1
 800e8fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e8fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e8fe:	2201      	movs	r2, #1
 800e900:	4013      	ands	r3, r2
 800e902:	d002      	beq.n	800e90a <USB_EPStartXfer+0x2fe>
 800e904:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e906:	3301      	adds	r3, #1
 800e908:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e90a:	683b      	ldr	r3, [r7, #0]
 800e90c:	781b      	ldrb	r3, [r3, #0]
 800e90e:	00db      	lsls	r3, r3, #3
 800e910:	4a21      	ldr	r2, [pc, #132]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e912:	4694      	mov	ip, r2
 800e914:	4463      	add	r3, ip
 800e916:	6819      	ldr	r1, [r3, #0]
 800e918:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e91a:	069a      	lsls	r2, r3, #26
 800e91c:	683b      	ldr	r3, [r7, #0]
 800e91e:	781b      	ldrb	r3, [r3, #0]
 800e920:	00db      	lsls	r3, r3, #3
 800e922:	481d      	ldr	r0, [pc, #116]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e924:	4684      	mov	ip, r0
 800e926:	4463      	add	r3, ip
 800e928:	430a      	orrs	r2, r1
 800e92a:	601a      	str	r2, [r3, #0]
 800e92c:	e024      	b.n	800e978 <USB_EPStartXfer+0x36c>
 800e92e:	683b      	ldr	r3, [r7, #0]
 800e930:	785b      	ldrb	r3, [r3, #1]
 800e932:	2b01      	cmp	r3, #1
 800e934:	d120      	bne.n	800e978 <USB_EPStartXfer+0x36c>
 800e936:	683b      	ldr	r3, [r7, #0]
 800e938:	781b      	ldrb	r3, [r3, #0]
 800e93a:	00db      	lsls	r3, r3, #3
 800e93c:	4a16      	ldr	r2, [pc, #88]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e93e:	4694      	mov	ip, r2
 800e940:	4463      	add	r3, ip
 800e942:	681a      	ldr	r2, [r3, #0]
 800e944:	683b      	ldr	r3, [r7, #0]
 800e946:	781b      	ldrb	r3, [r3, #0]
 800e948:	00db      	lsls	r3, r3, #3
 800e94a:	4913      	ldr	r1, [pc, #76]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e94c:	468c      	mov	ip, r1
 800e94e:	4463      	add	r3, ip
 800e950:	0412      	lsls	r2, r2, #16
 800e952:	0c12      	lsrs	r2, r2, #16
 800e954:	601a      	str	r2, [r3, #0]
 800e956:	683b      	ldr	r3, [r7, #0]
 800e958:	781b      	ldrb	r3, [r3, #0]
 800e95a:	00db      	lsls	r3, r3, #3
 800e95c:	4a0e      	ldr	r2, [pc, #56]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e95e:	4694      	mov	ip, r2
 800e960:	4463      	add	r3, ip
 800e962:	6819      	ldr	r1, [r3, #0]
 800e964:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e966:	041a      	lsls	r2, r3, #16
 800e968:	683b      	ldr	r3, [r7, #0]
 800e96a:	781b      	ldrb	r3, [r3, #0]
 800e96c:	00db      	lsls	r3, r3, #3
 800e96e:	480a      	ldr	r0, [pc, #40]	@ (800e998 <USB_EPStartXfer+0x38c>)
 800e970:	4684      	mov	ip, r0
 800e972:	4463      	add	r3, ip
 800e974:	430a      	orrs	r2, r1
 800e976:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800e978:	201a      	movs	r0, #26
 800e97a:	183b      	adds	r3, r7, r0
 800e97c:	683a      	ldr	r2, [r7, #0]
 800e97e:	8912      	ldrh	r2, [r2, #8]
 800e980:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e982:	683b      	ldr	r3, [r7, #0]
 800e984:	6959      	ldr	r1, [r3, #20]
 800e986:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e988:	b29c      	uxth	r4, r3
 800e98a:	183b      	adds	r3, r7, r0
 800e98c:	881a      	ldrh	r2, [r3, #0]
 800e98e:	6878      	ldr	r0, [r7, #4]
 800e990:	0023      	movs	r3, r4
 800e992:	f000 ffdf 	bl	800f954 <USB_WritePMA>
 800e996:	e2e8      	b.n	800ef6a <USB_EPStartXfer+0x95e>
 800e998:	40009800 	.word	0x40009800
 800e99c:	07ff8f8f 	.word	0x07ff8f8f
 800e9a0:	00008180 	.word	0x00008180
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e9a4:	683b      	ldr	r3, [r7, #0]
 800e9a6:	785b      	ldrb	r3, [r3, #1]
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d162      	bne.n	800ea72 <USB_EPStartXfer+0x466>
 800e9ac:	683b      	ldr	r3, [r7, #0]
 800e9ae:	781b      	ldrb	r3, [r3, #0]
 800e9b0:	00db      	lsls	r3, r3, #3
 800e9b2:	4ac7      	ldr	r2, [pc, #796]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800e9b4:	4694      	mov	ip, r2
 800e9b6:	4463      	add	r3, ip
 800e9b8:	681a      	ldr	r2, [r3, #0]
 800e9ba:	683b      	ldr	r3, [r7, #0]
 800e9bc:	781b      	ldrb	r3, [r3, #0]
 800e9be:	00db      	lsls	r3, r3, #3
 800e9c0:	49c3      	ldr	r1, [pc, #780]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800e9c2:	468c      	mov	ip, r1
 800e9c4:	4463      	add	r3, ip
 800e9c6:	0192      	lsls	r2, r2, #6
 800e9c8:	0992      	lsrs	r2, r2, #6
 800e9ca:	601a      	str	r2, [r3, #0]
 800e9cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e9ce:	2b3e      	cmp	r3, #62	@ 0x3e
 800e9d0:	d91e      	bls.n	800ea10 <USB_EPStartXfer+0x404>
 800e9d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e9d4:	095b      	lsrs	r3, r3, #5
 800e9d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e9d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e9da:	221f      	movs	r2, #31
 800e9dc:	4013      	ands	r3, r2
 800e9de:	d102      	bne.n	800e9e6 <USB_EPStartXfer+0x3da>
 800e9e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e9e2:	3b01      	subs	r3, #1
 800e9e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e9e6:	683b      	ldr	r3, [r7, #0]
 800e9e8:	781b      	ldrb	r3, [r3, #0]
 800e9ea:	00db      	lsls	r3, r3, #3
 800e9ec:	4ab8      	ldr	r2, [pc, #736]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800e9ee:	4694      	mov	ip, r2
 800e9f0:	4463      	add	r3, ip
 800e9f2:	681a      	ldr	r2, [r3, #0]
 800e9f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e9f6:	069b      	lsls	r3, r3, #26
 800e9f8:	431a      	orrs	r2, r3
 800e9fa:	683b      	ldr	r3, [r7, #0]
 800e9fc:	781b      	ldrb	r3, [r3, #0]
 800e9fe:	00db      	lsls	r3, r3, #3
 800ea00:	49b3      	ldr	r1, [pc, #716]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800ea02:	468c      	mov	ip, r1
 800ea04:	4463      	add	r3, ip
 800ea06:	2180      	movs	r1, #128	@ 0x80
 800ea08:	0609      	lsls	r1, r1, #24
 800ea0a:	430a      	orrs	r2, r1
 800ea0c:	601a      	str	r2, [r3, #0]
 800ea0e:	e055      	b.n	800eabc <USB_EPStartXfer+0x4b0>
 800ea10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	d111      	bne.n	800ea3a <USB_EPStartXfer+0x42e>
 800ea16:	683b      	ldr	r3, [r7, #0]
 800ea18:	781b      	ldrb	r3, [r3, #0]
 800ea1a:	00db      	lsls	r3, r3, #3
 800ea1c:	4aac      	ldr	r2, [pc, #688]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800ea1e:	4694      	mov	ip, r2
 800ea20:	4463      	add	r3, ip
 800ea22:	681a      	ldr	r2, [r3, #0]
 800ea24:	683b      	ldr	r3, [r7, #0]
 800ea26:	781b      	ldrb	r3, [r3, #0]
 800ea28:	00db      	lsls	r3, r3, #3
 800ea2a:	49a9      	ldr	r1, [pc, #676]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800ea2c:	468c      	mov	ip, r1
 800ea2e:	4463      	add	r3, ip
 800ea30:	2180      	movs	r1, #128	@ 0x80
 800ea32:	0609      	lsls	r1, r1, #24
 800ea34:	430a      	orrs	r2, r1
 800ea36:	601a      	str	r2, [r3, #0]
 800ea38:	e040      	b.n	800eabc <USB_EPStartXfer+0x4b0>
 800ea3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea3c:	085b      	lsrs	r3, r3, #1
 800ea3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ea40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea42:	2201      	movs	r2, #1
 800ea44:	4013      	ands	r3, r2
 800ea46:	d002      	beq.n	800ea4e <USB_EPStartXfer+0x442>
 800ea48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ea4a:	3301      	adds	r3, #1
 800ea4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ea4e:	683b      	ldr	r3, [r7, #0]
 800ea50:	781b      	ldrb	r3, [r3, #0]
 800ea52:	00db      	lsls	r3, r3, #3
 800ea54:	4a9e      	ldr	r2, [pc, #632]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800ea56:	4694      	mov	ip, r2
 800ea58:	4463      	add	r3, ip
 800ea5a:	6819      	ldr	r1, [r3, #0]
 800ea5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ea5e:	069a      	lsls	r2, r3, #26
 800ea60:	683b      	ldr	r3, [r7, #0]
 800ea62:	781b      	ldrb	r3, [r3, #0]
 800ea64:	00db      	lsls	r3, r3, #3
 800ea66:	489a      	ldr	r0, [pc, #616]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800ea68:	4684      	mov	ip, r0
 800ea6a:	4463      	add	r3, ip
 800ea6c:	430a      	orrs	r2, r1
 800ea6e:	601a      	str	r2, [r3, #0]
 800ea70:	e024      	b.n	800eabc <USB_EPStartXfer+0x4b0>
 800ea72:	683b      	ldr	r3, [r7, #0]
 800ea74:	785b      	ldrb	r3, [r3, #1]
 800ea76:	2b01      	cmp	r3, #1
 800ea78:	d120      	bne.n	800eabc <USB_EPStartXfer+0x4b0>
 800ea7a:	683b      	ldr	r3, [r7, #0]
 800ea7c:	781b      	ldrb	r3, [r3, #0]
 800ea7e:	00db      	lsls	r3, r3, #3
 800ea80:	4a93      	ldr	r2, [pc, #588]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800ea82:	4694      	mov	ip, r2
 800ea84:	4463      	add	r3, ip
 800ea86:	681a      	ldr	r2, [r3, #0]
 800ea88:	683b      	ldr	r3, [r7, #0]
 800ea8a:	781b      	ldrb	r3, [r3, #0]
 800ea8c:	00db      	lsls	r3, r3, #3
 800ea8e:	4990      	ldr	r1, [pc, #576]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800ea90:	468c      	mov	ip, r1
 800ea92:	4463      	add	r3, ip
 800ea94:	0412      	lsls	r2, r2, #16
 800ea96:	0c12      	lsrs	r2, r2, #16
 800ea98:	601a      	str	r2, [r3, #0]
 800ea9a:	683b      	ldr	r3, [r7, #0]
 800ea9c:	781b      	ldrb	r3, [r3, #0]
 800ea9e:	00db      	lsls	r3, r3, #3
 800eaa0:	4a8b      	ldr	r2, [pc, #556]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800eaa2:	4694      	mov	ip, r2
 800eaa4:	4463      	add	r3, ip
 800eaa6:	6819      	ldr	r1, [r3, #0]
 800eaa8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eaaa:	041a      	lsls	r2, r3, #16
 800eaac:	683b      	ldr	r3, [r7, #0]
 800eaae:	781b      	ldrb	r3, [r3, #0]
 800eab0:	00db      	lsls	r3, r3, #3
 800eab2:	4887      	ldr	r0, [pc, #540]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800eab4:	4684      	mov	ip, r0
 800eab6:	4463      	add	r3, ip
 800eab8:	430a      	orrs	r2, r1
 800eaba:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800eabc:	201a      	movs	r0, #26
 800eabe:	183b      	adds	r3, r7, r0
 800eac0:	683a      	ldr	r2, [r7, #0]
 800eac2:	8912      	ldrh	r2, [r2, #8]
 800eac4:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800eac6:	683b      	ldr	r3, [r7, #0]
 800eac8:	6959      	ldr	r1, [r3, #20]
 800eaca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eacc:	b29c      	uxth	r4, r3
 800eace:	183b      	adds	r3, r7, r0
 800ead0:	881a      	ldrh	r2, [r3, #0]
 800ead2:	6878      	ldr	r0, [r7, #4]
 800ead4:	0023      	movs	r3, r4
 800ead6:	f000 ff3d 	bl	800f954 <USB_WritePMA>
            ep->xfer_buff += len;
 800eada:	683b      	ldr	r3, [r7, #0]
 800eadc:	695a      	ldr	r2, [r3, #20]
 800eade:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eae0:	18d2      	adds	r2, r2, r3
 800eae2:	683b      	ldr	r3, [r7, #0]
 800eae4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800eae6:	683b      	ldr	r3, [r7, #0]
 800eae8:	6a1a      	ldr	r2, [r3, #32]
 800eaea:	683b      	ldr	r3, [r7, #0]
 800eaec:	691b      	ldr	r3, [r3, #16]
 800eaee:	429a      	cmp	r2, r3
 800eaf0:	d906      	bls.n	800eb00 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800eaf2:	683b      	ldr	r3, [r7, #0]
 800eaf4:	6a1a      	ldr	r2, [r3, #32]
 800eaf6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eaf8:	1ad2      	subs	r2, r2, r3
 800eafa:	683b      	ldr	r3, [r7, #0]
 800eafc:	621a      	str	r2, [r3, #32]
 800eafe:	e005      	b.n	800eb0c <USB_EPStartXfer+0x500>
            }
            else
            {
              len = ep->xfer_len_db;
 800eb00:	683b      	ldr	r3, [r7, #0]
 800eb02:	6a1b      	ldr	r3, [r3, #32]
 800eb04:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 800eb06:	683b      	ldr	r3, [r7, #0]
 800eb08:	2200      	movs	r2, #0
 800eb0a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800eb0c:	683b      	ldr	r3, [r7, #0]
 800eb0e:	785b      	ldrb	r3, [r3, #1]
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d162      	bne.n	800ebda <USB_EPStartXfer+0x5ce>
 800eb14:	683b      	ldr	r3, [r7, #0]
 800eb16:	781b      	ldrb	r3, [r3, #0]
 800eb18:	00db      	lsls	r3, r3, #3
 800eb1a:	4a6d      	ldr	r2, [pc, #436]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800eb1c:	4694      	mov	ip, r2
 800eb1e:	4463      	add	r3, ip
 800eb20:	685a      	ldr	r2, [r3, #4]
 800eb22:	683b      	ldr	r3, [r7, #0]
 800eb24:	781b      	ldrb	r3, [r3, #0]
 800eb26:	00db      	lsls	r3, r3, #3
 800eb28:	4969      	ldr	r1, [pc, #420]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800eb2a:	468c      	mov	ip, r1
 800eb2c:	4463      	add	r3, ip
 800eb2e:	0192      	lsls	r2, r2, #6
 800eb30:	0992      	lsrs	r2, r2, #6
 800eb32:	605a      	str	r2, [r3, #4]
 800eb34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eb36:	2b3e      	cmp	r3, #62	@ 0x3e
 800eb38:	d91e      	bls.n	800eb78 <USB_EPStartXfer+0x56c>
 800eb3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eb3c:	095b      	lsrs	r3, r3, #5
 800eb3e:	647b      	str	r3, [r7, #68]	@ 0x44
 800eb40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eb42:	221f      	movs	r2, #31
 800eb44:	4013      	ands	r3, r2
 800eb46:	d102      	bne.n	800eb4e <USB_EPStartXfer+0x542>
 800eb48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800eb4a:	3b01      	subs	r3, #1
 800eb4c:	647b      	str	r3, [r7, #68]	@ 0x44
 800eb4e:	683b      	ldr	r3, [r7, #0]
 800eb50:	781b      	ldrb	r3, [r3, #0]
 800eb52:	00db      	lsls	r3, r3, #3
 800eb54:	4a5e      	ldr	r2, [pc, #376]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800eb56:	4694      	mov	ip, r2
 800eb58:	4463      	add	r3, ip
 800eb5a:	685a      	ldr	r2, [r3, #4]
 800eb5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800eb5e:	069b      	lsls	r3, r3, #26
 800eb60:	431a      	orrs	r2, r3
 800eb62:	683b      	ldr	r3, [r7, #0]
 800eb64:	781b      	ldrb	r3, [r3, #0]
 800eb66:	00db      	lsls	r3, r3, #3
 800eb68:	4959      	ldr	r1, [pc, #356]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800eb6a:	468c      	mov	ip, r1
 800eb6c:	4463      	add	r3, ip
 800eb6e:	2180      	movs	r1, #128	@ 0x80
 800eb70:	0609      	lsls	r1, r1, #24
 800eb72:	430a      	orrs	r2, r1
 800eb74:	605a      	str	r2, [r3, #4]
 800eb76:	e055      	b.n	800ec24 <USB_EPStartXfer+0x618>
 800eb78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d111      	bne.n	800eba2 <USB_EPStartXfer+0x596>
 800eb7e:	683b      	ldr	r3, [r7, #0]
 800eb80:	781b      	ldrb	r3, [r3, #0]
 800eb82:	00db      	lsls	r3, r3, #3
 800eb84:	4a52      	ldr	r2, [pc, #328]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800eb86:	4694      	mov	ip, r2
 800eb88:	4463      	add	r3, ip
 800eb8a:	685a      	ldr	r2, [r3, #4]
 800eb8c:	683b      	ldr	r3, [r7, #0]
 800eb8e:	781b      	ldrb	r3, [r3, #0]
 800eb90:	00db      	lsls	r3, r3, #3
 800eb92:	494f      	ldr	r1, [pc, #316]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800eb94:	468c      	mov	ip, r1
 800eb96:	4463      	add	r3, ip
 800eb98:	2180      	movs	r1, #128	@ 0x80
 800eb9a:	0609      	lsls	r1, r1, #24
 800eb9c:	430a      	orrs	r2, r1
 800eb9e:	605a      	str	r2, [r3, #4]
 800eba0:	e040      	b.n	800ec24 <USB_EPStartXfer+0x618>
 800eba2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eba4:	085b      	lsrs	r3, r3, #1
 800eba6:	647b      	str	r3, [r7, #68]	@ 0x44
 800eba8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ebaa:	2201      	movs	r2, #1
 800ebac:	4013      	ands	r3, r2
 800ebae:	d002      	beq.n	800ebb6 <USB_EPStartXfer+0x5aa>
 800ebb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ebb2:	3301      	adds	r3, #1
 800ebb4:	647b      	str	r3, [r7, #68]	@ 0x44
 800ebb6:	683b      	ldr	r3, [r7, #0]
 800ebb8:	781b      	ldrb	r3, [r3, #0]
 800ebba:	00db      	lsls	r3, r3, #3
 800ebbc:	4a44      	ldr	r2, [pc, #272]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800ebbe:	4694      	mov	ip, r2
 800ebc0:	4463      	add	r3, ip
 800ebc2:	6859      	ldr	r1, [r3, #4]
 800ebc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ebc6:	069a      	lsls	r2, r3, #26
 800ebc8:	683b      	ldr	r3, [r7, #0]
 800ebca:	781b      	ldrb	r3, [r3, #0]
 800ebcc:	00db      	lsls	r3, r3, #3
 800ebce:	4840      	ldr	r0, [pc, #256]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800ebd0:	4684      	mov	ip, r0
 800ebd2:	4463      	add	r3, ip
 800ebd4:	430a      	orrs	r2, r1
 800ebd6:	605a      	str	r2, [r3, #4]
 800ebd8:	e024      	b.n	800ec24 <USB_EPStartXfer+0x618>
 800ebda:	683b      	ldr	r3, [r7, #0]
 800ebdc:	785b      	ldrb	r3, [r3, #1]
 800ebde:	2b01      	cmp	r3, #1
 800ebe0:	d120      	bne.n	800ec24 <USB_EPStartXfer+0x618>
 800ebe2:	683b      	ldr	r3, [r7, #0]
 800ebe4:	781b      	ldrb	r3, [r3, #0]
 800ebe6:	00db      	lsls	r3, r3, #3
 800ebe8:	4a39      	ldr	r2, [pc, #228]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800ebea:	4694      	mov	ip, r2
 800ebec:	4463      	add	r3, ip
 800ebee:	685a      	ldr	r2, [r3, #4]
 800ebf0:	683b      	ldr	r3, [r7, #0]
 800ebf2:	781b      	ldrb	r3, [r3, #0]
 800ebf4:	00db      	lsls	r3, r3, #3
 800ebf6:	4936      	ldr	r1, [pc, #216]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800ebf8:	468c      	mov	ip, r1
 800ebfa:	4463      	add	r3, ip
 800ebfc:	0412      	lsls	r2, r2, #16
 800ebfe:	0c12      	lsrs	r2, r2, #16
 800ec00:	605a      	str	r2, [r3, #4]
 800ec02:	683b      	ldr	r3, [r7, #0]
 800ec04:	781b      	ldrb	r3, [r3, #0]
 800ec06:	00db      	lsls	r3, r3, #3
 800ec08:	4a31      	ldr	r2, [pc, #196]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800ec0a:	4694      	mov	ip, r2
 800ec0c:	4463      	add	r3, ip
 800ec0e:	6859      	ldr	r1, [r3, #4]
 800ec10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ec12:	041a      	lsls	r2, r3, #16
 800ec14:	683b      	ldr	r3, [r7, #0]
 800ec16:	781b      	ldrb	r3, [r3, #0]
 800ec18:	00db      	lsls	r3, r3, #3
 800ec1a:	482d      	ldr	r0, [pc, #180]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800ec1c:	4684      	mov	ip, r0
 800ec1e:	4463      	add	r3, ip
 800ec20:	430a      	orrs	r2, r1
 800ec22:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 800ec24:	201a      	movs	r0, #26
 800ec26:	183b      	adds	r3, r7, r0
 800ec28:	683a      	ldr	r2, [r7, #0]
 800ec2a:	8952      	ldrh	r2, [r2, #10]
 800ec2c:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ec2e:	683b      	ldr	r3, [r7, #0]
 800ec30:	6959      	ldr	r1, [r3, #20]
 800ec32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ec34:	b29c      	uxth	r4, r3
 800ec36:	183b      	adds	r3, r7, r0
 800ec38:	881a      	ldrh	r2, [r3, #0]
 800ec3a:	6878      	ldr	r0, [r7, #4]
 800ec3c:	0023      	movs	r3, r4
 800ec3e:	f000 fe89 	bl	800f954 <USB_WritePMA>
 800ec42:	e192      	b.n	800ef6a <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800ec44:	683b      	ldr	r3, [r7, #0]
 800ec46:	6a1b      	ldr	r3, [r3, #32]
 800ec48:	657b      	str	r3, [r7, #84]	@ 0x54

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800ec4a:	687a      	ldr	r2, [r7, #4]
 800ec4c:	683b      	ldr	r3, [r7, #0]
 800ec4e:	781b      	ldrb	r3, [r3, #0]
 800ec50:	009b      	lsls	r3, r3, #2
 800ec52:	18d3      	adds	r3, r2, r3
 800ec54:	681b      	ldr	r3, [r3, #0]
 800ec56:	4a1f      	ldr	r2, [pc, #124]	@ (800ecd4 <USB_EPStartXfer+0x6c8>)
 800ec58:	4013      	ands	r3, r2
 800ec5a:	617b      	str	r3, [r7, #20]
 800ec5c:	687a      	ldr	r2, [r7, #4]
 800ec5e:	683b      	ldr	r3, [r7, #0]
 800ec60:	781b      	ldrb	r3, [r3, #0]
 800ec62:	009b      	lsls	r3, r3, #2
 800ec64:	18d3      	adds	r3, r2, r3
 800ec66:	697a      	ldr	r2, [r7, #20]
 800ec68:	491b      	ldr	r1, [pc, #108]	@ (800ecd8 <USB_EPStartXfer+0x6cc>)
 800ec6a:	430a      	orrs	r2, r1
 800ec6c:	601a      	str	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800ec6e:	683b      	ldr	r3, [r7, #0]
 800ec70:	781b      	ldrb	r3, [r3, #0]
 800ec72:	00db      	lsls	r3, r3, #3
 800ec74:	4a16      	ldr	r2, [pc, #88]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800ec76:	4694      	mov	ip, r2
 800ec78:	4463      	add	r3, ip
 800ec7a:	681a      	ldr	r2, [r3, #0]
 800ec7c:	683b      	ldr	r3, [r7, #0]
 800ec7e:	781b      	ldrb	r3, [r3, #0]
 800ec80:	00db      	lsls	r3, r3, #3
 800ec82:	4913      	ldr	r1, [pc, #76]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800ec84:	468c      	mov	ip, r1
 800ec86:	4463      	add	r3, ip
 800ec88:	0412      	lsls	r2, r2, #16
 800ec8a:	0c12      	lsrs	r2, r2, #16
 800ec8c:	601a      	str	r2, [r3, #0]
 800ec8e:	683b      	ldr	r3, [r7, #0]
 800ec90:	781b      	ldrb	r3, [r3, #0]
 800ec92:	00db      	lsls	r3, r3, #3
 800ec94:	4a0e      	ldr	r2, [pc, #56]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800ec96:	4694      	mov	ip, r2
 800ec98:	4463      	add	r3, ip
 800ec9a:	6819      	ldr	r1, [r3, #0]
 800ec9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ec9e:	041a      	lsls	r2, r3, #16
 800eca0:	683b      	ldr	r3, [r7, #0]
 800eca2:	781b      	ldrb	r3, [r3, #0]
 800eca4:	00db      	lsls	r3, r3, #3
 800eca6:	480a      	ldr	r0, [pc, #40]	@ (800ecd0 <USB_EPStartXfer+0x6c4>)
 800eca8:	4684      	mov	ip, r0
 800ecaa:	4463      	add	r3, ip
 800ecac:	430a      	orrs	r2, r1
 800ecae:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800ecb0:	201a      	movs	r0, #26
 800ecb2:	183b      	adds	r3, r7, r0
 800ecb4:	683a      	ldr	r2, [r7, #0]
 800ecb6:	8912      	ldrh	r2, [r2, #8]
 800ecb8:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ecba:	683b      	ldr	r3, [r7, #0]
 800ecbc:	6959      	ldr	r1, [r3, #20]
 800ecbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ecc0:	b29c      	uxth	r4, r3
 800ecc2:	183b      	adds	r3, r7, r0
 800ecc4:	881a      	ldrh	r2, [r3, #0]
 800ecc6:	6878      	ldr	r0, [r7, #4]
 800ecc8:	0023      	movs	r3, r4
 800ecca:	f000 fe43 	bl	800f954 <USB_WritePMA>
 800ecce:	e14c      	b.n	800ef6a <USB_EPStartXfer+0x95e>
 800ecd0:	40009800 	.word	0x40009800
 800ecd4:	07ff8e8f 	.word	0x07ff8e8f
 800ecd8:	00008080 	.word	0x00008080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800ecdc:	683b      	ldr	r3, [r7, #0]
 800ecde:	6a1a      	ldr	r2, [r3, #32]
 800ece0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ece2:	1ad2      	subs	r2, r2, r3
 800ece4:	683b      	ldr	r3, [r7, #0]
 800ece6:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ece8:	687a      	ldr	r2, [r7, #4]
 800ecea:	683b      	ldr	r3, [r7, #0]
 800ecec:	781b      	ldrb	r3, [r3, #0]
 800ecee:	009b      	lsls	r3, r3, #2
 800ecf0:	18d3      	adds	r3, r2, r3
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	2240      	movs	r2, #64	@ 0x40
 800ecf6:	4013      	ands	r3, r2
 800ecf8:	d100      	bne.n	800ecfc <USB_EPStartXfer+0x6f0>
 800ecfa:	e09b      	b.n	800ee34 <USB_EPStartXfer+0x828>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ecfc:	683b      	ldr	r3, [r7, #0]
 800ecfe:	785b      	ldrb	r3, [r3, #1]
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d162      	bne.n	800edca <USB_EPStartXfer+0x7be>
 800ed04:	683b      	ldr	r3, [r7, #0]
 800ed06:	781b      	ldrb	r3, [r3, #0]
 800ed08:	00db      	lsls	r3, r3, #3
 800ed0a:	4ad6      	ldr	r2, [pc, #856]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800ed0c:	4694      	mov	ip, r2
 800ed0e:	4463      	add	r3, ip
 800ed10:	685a      	ldr	r2, [r3, #4]
 800ed12:	683b      	ldr	r3, [r7, #0]
 800ed14:	781b      	ldrb	r3, [r3, #0]
 800ed16:	00db      	lsls	r3, r3, #3
 800ed18:	49d2      	ldr	r1, [pc, #840]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800ed1a:	468c      	mov	ip, r1
 800ed1c:	4463      	add	r3, ip
 800ed1e:	0192      	lsls	r2, r2, #6
 800ed20:	0992      	lsrs	r2, r2, #6
 800ed22:	605a      	str	r2, [r3, #4]
 800ed24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ed26:	2b3e      	cmp	r3, #62	@ 0x3e
 800ed28:	d91e      	bls.n	800ed68 <USB_EPStartXfer+0x75c>
 800ed2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ed2c:	095b      	lsrs	r3, r3, #5
 800ed2e:	643b      	str	r3, [r7, #64]	@ 0x40
 800ed30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ed32:	221f      	movs	r2, #31
 800ed34:	4013      	ands	r3, r2
 800ed36:	d102      	bne.n	800ed3e <USB_EPStartXfer+0x732>
 800ed38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ed3a:	3b01      	subs	r3, #1
 800ed3c:	643b      	str	r3, [r7, #64]	@ 0x40
 800ed3e:	683b      	ldr	r3, [r7, #0]
 800ed40:	781b      	ldrb	r3, [r3, #0]
 800ed42:	00db      	lsls	r3, r3, #3
 800ed44:	4ac7      	ldr	r2, [pc, #796]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800ed46:	4694      	mov	ip, r2
 800ed48:	4463      	add	r3, ip
 800ed4a:	685a      	ldr	r2, [r3, #4]
 800ed4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ed4e:	069b      	lsls	r3, r3, #26
 800ed50:	431a      	orrs	r2, r3
 800ed52:	683b      	ldr	r3, [r7, #0]
 800ed54:	781b      	ldrb	r3, [r3, #0]
 800ed56:	00db      	lsls	r3, r3, #3
 800ed58:	49c2      	ldr	r1, [pc, #776]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800ed5a:	468c      	mov	ip, r1
 800ed5c:	4463      	add	r3, ip
 800ed5e:	2180      	movs	r1, #128	@ 0x80
 800ed60:	0609      	lsls	r1, r1, #24
 800ed62:	430a      	orrs	r2, r1
 800ed64:	605a      	str	r2, [r3, #4]
 800ed66:	e055      	b.n	800ee14 <USB_EPStartXfer+0x808>
 800ed68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d111      	bne.n	800ed92 <USB_EPStartXfer+0x786>
 800ed6e:	683b      	ldr	r3, [r7, #0]
 800ed70:	781b      	ldrb	r3, [r3, #0]
 800ed72:	00db      	lsls	r3, r3, #3
 800ed74:	4abb      	ldr	r2, [pc, #748]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800ed76:	4694      	mov	ip, r2
 800ed78:	4463      	add	r3, ip
 800ed7a:	685a      	ldr	r2, [r3, #4]
 800ed7c:	683b      	ldr	r3, [r7, #0]
 800ed7e:	781b      	ldrb	r3, [r3, #0]
 800ed80:	00db      	lsls	r3, r3, #3
 800ed82:	49b8      	ldr	r1, [pc, #736]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800ed84:	468c      	mov	ip, r1
 800ed86:	4463      	add	r3, ip
 800ed88:	2180      	movs	r1, #128	@ 0x80
 800ed8a:	0609      	lsls	r1, r1, #24
 800ed8c:	430a      	orrs	r2, r1
 800ed8e:	605a      	str	r2, [r3, #4]
 800ed90:	e040      	b.n	800ee14 <USB_EPStartXfer+0x808>
 800ed92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ed94:	085b      	lsrs	r3, r3, #1
 800ed96:	643b      	str	r3, [r7, #64]	@ 0x40
 800ed98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ed9a:	2201      	movs	r2, #1
 800ed9c:	4013      	ands	r3, r2
 800ed9e:	d002      	beq.n	800eda6 <USB_EPStartXfer+0x79a>
 800eda0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800eda2:	3301      	adds	r3, #1
 800eda4:	643b      	str	r3, [r7, #64]	@ 0x40
 800eda6:	683b      	ldr	r3, [r7, #0]
 800eda8:	781b      	ldrb	r3, [r3, #0]
 800edaa:	00db      	lsls	r3, r3, #3
 800edac:	4aad      	ldr	r2, [pc, #692]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800edae:	4694      	mov	ip, r2
 800edb0:	4463      	add	r3, ip
 800edb2:	6859      	ldr	r1, [r3, #4]
 800edb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800edb6:	069a      	lsls	r2, r3, #26
 800edb8:	683b      	ldr	r3, [r7, #0]
 800edba:	781b      	ldrb	r3, [r3, #0]
 800edbc:	00db      	lsls	r3, r3, #3
 800edbe:	48a9      	ldr	r0, [pc, #676]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800edc0:	4684      	mov	ip, r0
 800edc2:	4463      	add	r3, ip
 800edc4:	430a      	orrs	r2, r1
 800edc6:	605a      	str	r2, [r3, #4]
 800edc8:	e024      	b.n	800ee14 <USB_EPStartXfer+0x808>
 800edca:	683b      	ldr	r3, [r7, #0]
 800edcc:	785b      	ldrb	r3, [r3, #1]
 800edce:	2b01      	cmp	r3, #1
 800edd0:	d120      	bne.n	800ee14 <USB_EPStartXfer+0x808>
 800edd2:	683b      	ldr	r3, [r7, #0]
 800edd4:	781b      	ldrb	r3, [r3, #0]
 800edd6:	00db      	lsls	r3, r3, #3
 800edd8:	4aa2      	ldr	r2, [pc, #648]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800edda:	4694      	mov	ip, r2
 800eddc:	4463      	add	r3, ip
 800edde:	685a      	ldr	r2, [r3, #4]
 800ede0:	683b      	ldr	r3, [r7, #0]
 800ede2:	781b      	ldrb	r3, [r3, #0]
 800ede4:	00db      	lsls	r3, r3, #3
 800ede6:	499f      	ldr	r1, [pc, #636]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800ede8:	468c      	mov	ip, r1
 800edea:	4463      	add	r3, ip
 800edec:	0412      	lsls	r2, r2, #16
 800edee:	0c12      	lsrs	r2, r2, #16
 800edf0:	605a      	str	r2, [r3, #4]
 800edf2:	683b      	ldr	r3, [r7, #0]
 800edf4:	781b      	ldrb	r3, [r3, #0]
 800edf6:	00db      	lsls	r3, r3, #3
 800edf8:	4a9a      	ldr	r2, [pc, #616]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800edfa:	4694      	mov	ip, r2
 800edfc:	4463      	add	r3, ip
 800edfe:	6859      	ldr	r1, [r3, #4]
 800ee00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee02:	041a      	lsls	r2, r3, #16
 800ee04:	683b      	ldr	r3, [r7, #0]
 800ee06:	781b      	ldrb	r3, [r3, #0]
 800ee08:	00db      	lsls	r3, r3, #3
 800ee0a:	4896      	ldr	r0, [pc, #600]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800ee0c:	4684      	mov	ip, r0
 800ee0e:	4463      	add	r3, ip
 800ee10:	430a      	orrs	r2, r1
 800ee12:	605a      	str	r2, [r3, #4]
          pmabuffer = ep->pmaaddr1;
 800ee14:	201a      	movs	r0, #26
 800ee16:	183b      	adds	r3, r7, r0
 800ee18:	683a      	ldr	r2, [r7, #0]
 800ee1a:	8952      	ldrh	r2, [r2, #10]
 800ee1c:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ee1e:	683b      	ldr	r3, [r7, #0]
 800ee20:	6959      	ldr	r1, [r3, #20]
 800ee22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee24:	b29c      	uxth	r4, r3
 800ee26:	183b      	adds	r3, r7, r0
 800ee28:	881a      	ldrh	r2, [r3, #0]
 800ee2a:	6878      	ldr	r0, [r7, #4]
 800ee2c:	0023      	movs	r3, r4
 800ee2e:	f000 fd91 	bl	800f954 <USB_WritePMA>
 800ee32:	e09a      	b.n	800ef6a <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ee34:	683b      	ldr	r3, [r7, #0]
 800ee36:	785b      	ldrb	r3, [r3, #1]
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d162      	bne.n	800ef02 <USB_EPStartXfer+0x8f6>
 800ee3c:	683b      	ldr	r3, [r7, #0]
 800ee3e:	781b      	ldrb	r3, [r3, #0]
 800ee40:	00db      	lsls	r3, r3, #3
 800ee42:	4a88      	ldr	r2, [pc, #544]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800ee44:	4694      	mov	ip, r2
 800ee46:	4463      	add	r3, ip
 800ee48:	681a      	ldr	r2, [r3, #0]
 800ee4a:	683b      	ldr	r3, [r7, #0]
 800ee4c:	781b      	ldrb	r3, [r3, #0]
 800ee4e:	00db      	lsls	r3, r3, #3
 800ee50:	4984      	ldr	r1, [pc, #528]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800ee52:	468c      	mov	ip, r1
 800ee54:	4463      	add	r3, ip
 800ee56:	0192      	lsls	r2, r2, #6
 800ee58:	0992      	lsrs	r2, r2, #6
 800ee5a:	601a      	str	r2, [r3, #0]
 800ee5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee5e:	2b3e      	cmp	r3, #62	@ 0x3e
 800ee60:	d91e      	bls.n	800eea0 <USB_EPStartXfer+0x894>
 800ee62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee64:	095b      	lsrs	r3, r3, #5
 800ee66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ee68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee6a:	221f      	movs	r2, #31
 800ee6c:	4013      	ands	r3, r2
 800ee6e:	d102      	bne.n	800ee76 <USB_EPStartXfer+0x86a>
 800ee70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee72:	3b01      	subs	r3, #1
 800ee74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ee76:	683b      	ldr	r3, [r7, #0]
 800ee78:	781b      	ldrb	r3, [r3, #0]
 800ee7a:	00db      	lsls	r3, r3, #3
 800ee7c:	4a79      	ldr	r2, [pc, #484]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800ee7e:	4694      	mov	ip, r2
 800ee80:	4463      	add	r3, ip
 800ee82:	681a      	ldr	r2, [r3, #0]
 800ee84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee86:	069b      	lsls	r3, r3, #26
 800ee88:	431a      	orrs	r2, r3
 800ee8a:	683b      	ldr	r3, [r7, #0]
 800ee8c:	781b      	ldrb	r3, [r3, #0]
 800ee8e:	00db      	lsls	r3, r3, #3
 800ee90:	4974      	ldr	r1, [pc, #464]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800ee92:	468c      	mov	ip, r1
 800ee94:	4463      	add	r3, ip
 800ee96:	2180      	movs	r1, #128	@ 0x80
 800ee98:	0609      	lsls	r1, r1, #24
 800ee9a:	430a      	orrs	r2, r1
 800ee9c:	601a      	str	r2, [r3, #0]
 800ee9e:	e055      	b.n	800ef4c <USB_EPStartXfer+0x940>
 800eea0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	d111      	bne.n	800eeca <USB_EPStartXfer+0x8be>
 800eea6:	683b      	ldr	r3, [r7, #0]
 800eea8:	781b      	ldrb	r3, [r3, #0]
 800eeaa:	00db      	lsls	r3, r3, #3
 800eeac:	4a6d      	ldr	r2, [pc, #436]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800eeae:	4694      	mov	ip, r2
 800eeb0:	4463      	add	r3, ip
 800eeb2:	681a      	ldr	r2, [r3, #0]
 800eeb4:	683b      	ldr	r3, [r7, #0]
 800eeb6:	781b      	ldrb	r3, [r3, #0]
 800eeb8:	00db      	lsls	r3, r3, #3
 800eeba:	496a      	ldr	r1, [pc, #424]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800eebc:	468c      	mov	ip, r1
 800eebe:	4463      	add	r3, ip
 800eec0:	2180      	movs	r1, #128	@ 0x80
 800eec2:	0609      	lsls	r1, r1, #24
 800eec4:	430a      	orrs	r2, r1
 800eec6:	601a      	str	r2, [r3, #0]
 800eec8:	e040      	b.n	800ef4c <USB_EPStartXfer+0x940>
 800eeca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eecc:	085b      	lsrs	r3, r3, #1
 800eece:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800eed0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eed2:	2201      	movs	r2, #1
 800eed4:	4013      	ands	r3, r2
 800eed6:	d002      	beq.n	800eede <USB_EPStartXfer+0x8d2>
 800eed8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eeda:	3301      	adds	r3, #1
 800eedc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800eede:	683b      	ldr	r3, [r7, #0]
 800eee0:	781b      	ldrb	r3, [r3, #0]
 800eee2:	00db      	lsls	r3, r3, #3
 800eee4:	4a5f      	ldr	r2, [pc, #380]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800eee6:	4694      	mov	ip, r2
 800eee8:	4463      	add	r3, ip
 800eeea:	6819      	ldr	r1, [r3, #0]
 800eeec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eeee:	069a      	lsls	r2, r3, #26
 800eef0:	683b      	ldr	r3, [r7, #0]
 800eef2:	781b      	ldrb	r3, [r3, #0]
 800eef4:	00db      	lsls	r3, r3, #3
 800eef6:	485b      	ldr	r0, [pc, #364]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800eef8:	4684      	mov	ip, r0
 800eefa:	4463      	add	r3, ip
 800eefc:	430a      	orrs	r2, r1
 800eefe:	601a      	str	r2, [r3, #0]
 800ef00:	e024      	b.n	800ef4c <USB_EPStartXfer+0x940>
 800ef02:	683b      	ldr	r3, [r7, #0]
 800ef04:	785b      	ldrb	r3, [r3, #1]
 800ef06:	2b01      	cmp	r3, #1
 800ef08:	d120      	bne.n	800ef4c <USB_EPStartXfer+0x940>
 800ef0a:	683b      	ldr	r3, [r7, #0]
 800ef0c:	781b      	ldrb	r3, [r3, #0]
 800ef0e:	00db      	lsls	r3, r3, #3
 800ef10:	4a54      	ldr	r2, [pc, #336]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800ef12:	4694      	mov	ip, r2
 800ef14:	4463      	add	r3, ip
 800ef16:	681a      	ldr	r2, [r3, #0]
 800ef18:	683b      	ldr	r3, [r7, #0]
 800ef1a:	781b      	ldrb	r3, [r3, #0]
 800ef1c:	00db      	lsls	r3, r3, #3
 800ef1e:	4951      	ldr	r1, [pc, #324]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800ef20:	468c      	mov	ip, r1
 800ef22:	4463      	add	r3, ip
 800ef24:	0412      	lsls	r2, r2, #16
 800ef26:	0c12      	lsrs	r2, r2, #16
 800ef28:	601a      	str	r2, [r3, #0]
 800ef2a:	683b      	ldr	r3, [r7, #0]
 800ef2c:	781b      	ldrb	r3, [r3, #0]
 800ef2e:	00db      	lsls	r3, r3, #3
 800ef30:	4a4c      	ldr	r2, [pc, #304]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800ef32:	4694      	mov	ip, r2
 800ef34:	4463      	add	r3, ip
 800ef36:	6819      	ldr	r1, [r3, #0]
 800ef38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef3a:	041a      	lsls	r2, r3, #16
 800ef3c:	683b      	ldr	r3, [r7, #0]
 800ef3e:	781b      	ldrb	r3, [r3, #0]
 800ef40:	00db      	lsls	r3, r3, #3
 800ef42:	4848      	ldr	r0, [pc, #288]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800ef44:	4684      	mov	ip, r0
 800ef46:	4463      	add	r3, ip
 800ef48:	430a      	orrs	r2, r1
 800ef4a:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800ef4c:	201a      	movs	r0, #26
 800ef4e:	183b      	adds	r3, r7, r0
 800ef50:	683a      	ldr	r2, [r7, #0]
 800ef52:	8912      	ldrh	r2, [r2, #8]
 800ef54:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ef56:	683b      	ldr	r3, [r7, #0]
 800ef58:	6959      	ldr	r1, [r3, #20]
 800ef5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef5c:	b29c      	uxth	r4, r3
 800ef5e:	183b      	adds	r3, r7, r0
 800ef60:	881a      	ldrh	r2, [r3, #0]
 800ef62:	6878      	ldr	r0, [r7, #4]
 800ef64:	0023      	movs	r3, r4
 800ef66:	f000 fcf5 	bl	800f954 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800ef6a:	687a      	ldr	r2, [r7, #4]
 800ef6c:	683b      	ldr	r3, [r7, #0]
 800ef6e:	781b      	ldrb	r3, [r3, #0]
 800ef70:	009b      	lsls	r3, r3, #2
 800ef72:	18d3      	adds	r3, r2, r3
 800ef74:	681b      	ldr	r3, [r3, #0]
 800ef76:	4a3c      	ldr	r2, [pc, #240]	@ (800f068 <USB_EPStartXfer+0xa5c>)
 800ef78:	4013      	ands	r3, r2
 800ef7a:	60fb      	str	r3, [r7, #12]
 800ef7c:	68fb      	ldr	r3, [r7, #12]
 800ef7e:	2210      	movs	r2, #16
 800ef80:	4053      	eors	r3, r2
 800ef82:	60fb      	str	r3, [r7, #12]
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	2220      	movs	r2, #32
 800ef88:	4053      	eors	r3, r2
 800ef8a:	60fb      	str	r3, [r7, #12]
 800ef8c:	687a      	ldr	r2, [r7, #4]
 800ef8e:	683b      	ldr	r3, [r7, #0]
 800ef90:	781b      	ldrb	r3, [r3, #0]
 800ef92:	009b      	lsls	r3, r3, #2
 800ef94:	18d3      	adds	r3, r2, r3
 800ef96:	68fa      	ldr	r2, [r7, #12]
 800ef98:	4934      	ldr	r1, [pc, #208]	@ (800f06c <USB_EPStartXfer+0xa60>)
 800ef9a:	430a      	orrs	r2, r1
 800ef9c:	601a      	str	r2, [r3, #0]
 800ef9e:	e340      	b.n	800f622 <USB_EPStartXfer+0x1016>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800efa0:	683b      	ldr	r3, [r7, #0]
 800efa2:	7b1b      	ldrb	r3, [r3, #12]
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d000      	beq.n	800efaa <USB_EPStartXfer+0x99e>
 800efa8:	e07e      	b.n	800f0a8 <USB_EPStartXfer+0xa9c>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800efaa:	683b      	ldr	r3, [r7, #0]
 800efac:	699a      	ldr	r2, [r3, #24]
 800efae:	683b      	ldr	r3, [r7, #0]
 800efb0:	691b      	ldr	r3, [r3, #16]
 800efb2:	429a      	cmp	r2, r3
 800efb4:	d909      	bls.n	800efca <USB_EPStartXfer+0x9be>
      {
        len = ep->maxpacket;
 800efb6:	683b      	ldr	r3, [r7, #0]
 800efb8:	691b      	ldr	r3, [r3, #16]
 800efba:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len -= len;
 800efbc:	683b      	ldr	r3, [r7, #0]
 800efbe:	699a      	ldr	r2, [r3, #24]
 800efc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800efc2:	1ad2      	subs	r2, r2, r3
 800efc4:	683b      	ldr	r3, [r7, #0]
 800efc6:	619a      	str	r2, [r3, #24]
 800efc8:	e005      	b.n	800efd6 <USB_EPStartXfer+0x9ca>
      }
      else
      {
        len = ep->xfer_len;
 800efca:	683b      	ldr	r3, [r7, #0]
 800efcc:	699b      	ldr	r3, [r3, #24]
 800efce:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len = 0U;
 800efd0:	683b      	ldr	r3, [r7, #0]
 800efd2:	2200      	movs	r2, #0
 800efd4:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800efd6:	683b      	ldr	r3, [r7, #0]
 800efd8:	781b      	ldrb	r3, [r3, #0]
 800efda:	00db      	lsls	r3, r3, #3
 800efdc:	4a21      	ldr	r2, [pc, #132]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800efde:	4694      	mov	ip, r2
 800efe0:	4463      	add	r3, ip
 800efe2:	685a      	ldr	r2, [r3, #4]
 800efe4:	683b      	ldr	r3, [r7, #0]
 800efe6:	781b      	ldrb	r3, [r3, #0]
 800efe8:	00db      	lsls	r3, r3, #3
 800efea:	491e      	ldr	r1, [pc, #120]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800efec:	468c      	mov	ip, r1
 800efee:	4463      	add	r3, ip
 800eff0:	0192      	lsls	r2, r2, #6
 800eff2:	0992      	lsrs	r2, r2, #6
 800eff4:	605a      	str	r2, [r3, #4]
 800eff6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eff8:	2b3e      	cmp	r3, #62	@ 0x3e
 800effa:	d91e      	bls.n	800f03a <USB_EPStartXfer+0xa2e>
 800effc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800effe:	095b      	lsrs	r3, r3, #5
 800f000:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f002:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f004:	221f      	movs	r2, #31
 800f006:	4013      	ands	r3, r2
 800f008:	d102      	bne.n	800f010 <USB_EPStartXfer+0xa04>
 800f00a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f00c:	3b01      	subs	r3, #1
 800f00e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f010:	683b      	ldr	r3, [r7, #0]
 800f012:	781b      	ldrb	r3, [r3, #0]
 800f014:	00db      	lsls	r3, r3, #3
 800f016:	4a13      	ldr	r2, [pc, #76]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800f018:	4694      	mov	ip, r2
 800f01a:	4463      	add	r3, ip
 800f01c:	685a      	ldr	r2, [r3, #4]
 800f01e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f020:	069b      	lsls	r3, r3, #26
 800f022:	431a      	orrs	r2, r3
 800f024:	683b      	ldr	r3, [r7, #0]
 800f026:	781b      	ldrb	r3, [r3, #0]
 800f028:	00db      	lsls	r3, r3, #3
 800f02a:	490e      	ldr	r1, [pc, #56]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800f02c:	468c      	mov	ip, r1
 800f02e:	4463      	add	r3, ip
 800f030:	2180      	movs	r1, #128	@ 0x80
 800f032:	0609      	lsls	r1, r1, #24
 800f034:	430a      	orrs	r2, r1
 800f036:	605a      	str	r2, [r3, #4]
 800f038:	e2d7      	b.n	800f5ea <USB_EPStartXfer+0xfde>
 800f03a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d117      	bne.n	800f070 <USB_EPStartXfer+0xa64>
 800f040:	683b      	ldr	r3, [r7, #0]
 800f042:	781b      	ldrb	r3, [r3, #0]
 800f044:	00db      	lsls	r3, r3, #3
 800f046:	4a07      	ldr	r2, [pc, #28]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800f048:	4694      	mov	ip, r2
 800f04a:	4463      	add	r3, ip
 800f04c:	685a      	ldr	r2, [r3, #4]
 800f04e:	683b      	ldr	r3, [r7, #0]
 800f050:	781b      	ldrb	r3, [r3, #0]
 800f052:	00db      	lsls	r3, r3, #3
 800f054:	4903      	ldr	r1, [pc, #12]	@ (800f064 <USB_EPStartXfer+0xa58>)
 800f056:	468c      	mov	ip, r1
 800f058:	4463      	add	r3, ip
 800f05a:	2180      	movs	r1, #128	@ 0x80
 800f05c:	0609      	lsls	r1, r1, #24
 800f05e:	430a      	orrs	r2, r1
 800f060:	605a      	str	r2, [r3, #4]
 800f062:	e2c2      	b.n	800f5ea <USB_EPStartXfer+0xfde>
 800f064:	40009800 	.word	0x40009800
 800f068:	07ff8fbf 	.word	0x07ff8fbf
 800f06c:	00008080 	.word	0x00008080
 800f070:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f072:	085b      	lsrs	r3, r3, #1
 800f074:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f076:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f078:	2201      	movs	r2, #1
 800f07a:	4013      	ands	r3, r2
 800f07c:	d002      	beq.n	800f084 <USB_EPStartXfer+0xa78>
 800f07e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f080:	3301      	adds	r3, #1
 800f082:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f084:	683b      	ldr	r3, [r7, #0]
 800f086:	781b      	ldrb	r3, [r3, #0]
 800f088:	00db      	lsls	r3, r3, #3
 800f08a:	4ac4      	ldr	r2, [pc, #784]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f08c:	4694      	mov	ip, r2
 800f08e:	4463      	add	r3, ip
 800f090:	6859      	ldr	r1, [r3, #4]
 800f092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f094:	069a      	lsls	r2, r3, #26
 800f096:	683b      	ldr	r3, [r7, #0]
 800f098:	781b      	ldrb	r3, [r3, #0]
 800f09a:	00db      	lsls	r3, r3, #3
 800f09c:	48bf      	ldr	r0, [pc, #764]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f09e:	4684      	mov	ip, r0
 800f0a0:	4463      	add	r3, ip
 800f0a2:	430a      	orrs	r2, r1
 800f0a4:	605a      	str	r2, [r3, #4]
 800f0a6:	e2a0      	b.n	800f5ea <USB_EPStartXfer+0xfde>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800f0a8:	683b      	ldr	r3, [r7, #0]
 800f0aa:	78db      	ldrb	r3, [r3, #3]
 800f0ac:	2b02      	cmp	r3, #2
 800f0ae:	d000      	beq.n	800f0b2 <USB_EPStartXfer+0xaa6>
 800f0b0:	e15f      	b.n	800f372 <USB_EPStartXfer+0xd66>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800f0b2:	683b      	ldr	r3, [r7, #0]
 800f0b4:	785b      	ldrb	r3, [r3, #1]
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d168      	bne.n	800f18c <USB_EPStartXfer+0xb80>
 800f0ba:	683b      	ldr	r3, [r7, #0]
 800f0bc:	781b      	ldrb	r3, [r3, #0]
 800f0be:	00db      	lsls	r3, r3, #3
 800f0c0:	4ab6      	ldr	r2, [pc, #728]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f0c2:	4694      	mov	ip, r2
 800f0c4:	4463      	add	r3, ip
 800f0c6:	681a      	ldr	r2, [r3, #0]
 800f0c8:	683b      	ldr	r3, [r7, #0]
 800f0ca:	781b      	ldrb	r3, [r3, #0]
 800f0cc:	00db      	lsls	r3, r3, #3
 800f0ce:	49b3      	ldr	r1, [pc, #716]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f0d0:	468c      	mov	ip, r1
 800f0d2:	4463      	add	r3, ip
 800f0d4:	0192      	lsls	r2, r2, #6
 800f0d6:	0992      	lsrs	r2, r2, #6
 800f0d8:	601a      	str	r2, [r3, #0]
 800f0da:	683b      	ldr	r3, [r7, #0]
 800f0dc:	691b      	ldr	r3, [r3, #16]
 800f0de:	2b3e      	cmp	r3, #62	@ 0x3e
 800f0e0:	d920      	bls.n	800f124 <USB_EPStartXfer+0xb18>
 800f0e2:	683b      	ldr	r3, [r7, #0]
 800f0e4:	691b      	ldr	r3, [r3, #16]
 800f0e6:	095b      	lsrs	r3, r3, #5
 800f0e8:	637b      	str	r3, [r7, #52]	@ 0x34
 800f0ea:	683b      	ldr	r3, [r7, #0]
 800f0ec:	691b      	ldr	r3, [r3, #16]
 800f0ee:	221f      	movs	r2, #31
 800f0f0:	4013      	ands	r3, r2
 800f0f2:	d102      	bne.n	800f0fa <USB_EPStartXfer+0xaee>
 800f0f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f0f6:	3b01      	subs	r3, #1
 800f0f8:	637b      	str	r3, [r7, #52]	@ 0x34
 800f0fa:	683b      	ldr	r3, [r7, #0]
 800f0fc:	781b      	ldrb	r3, [r3, #0]
 800f0fe:	00db      	lsls	r3, r3, #3
 800f100:	4aa6      	ldr	r2, [pc, #664]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f102:	4694      	mov	ip, r2
 800f104:	4463      	add	r3, ip
 800f106:	681a      	ldr	r2, [r3, #0]
 800f108:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f10a:	069b      	lsls	r3, r3, #26
 800f10c:	431a      	orrs	r2, r3
 800f10e:	683b      	ldr	r3, [r7, #0]
 800f110:	781b      	ldrb	r3, [r3, #0]
 800f112:	00db      	lsls	r3, r3, #3
 800f114:	49a1      	ldr	r1, [pc, #644]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f116:	468c      	mov	ip, r1
 800f118:	4463      	add	r3, ip
 800f11a:	2180      	movs	r1, #128	@ 0x80
 800f11c:	0609      	lsls	r1, r1, #24
 800f11e:	430a      	orrs	r2, r1
 800f120:	601a      	str	r2, [r3, #0]
 800f122:	e059      	b.n	800f1d8 <USB_EPStartXfer+0xbcc>
 800f124:	683b      	ldr	r3, [r7, #0]
 800f126:	691b      	ldr	r3, [r3, #16]
 800f128:	2b00      	cmp	r3, #0
 800f12a:	d111      	bne.n	800f150 <USB_EPStartXfer+0xb44>
 800f12c:	683b      	ldr	r3, [r7, #0]
 800f12e:	781b      	ldrb	r3, [r3, #0]
 800f130:	00db      	lsls	r3, r3, #3
 800f132:	4a9a      	ldr	r2, [pc, #616]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f134:	4694      	mov	ip, r2
 800f136:	4463      	add	r3, ip
 800f138:	681a      	ldr	r2, [r3, #0]
 800f13a:	683b      	ldr	r3, [r7, #0]
 800f13c:	781b      	ldrb	r3, [r3, #0]
 800f13e:	00db      	lsls	r3, r3, #3
 800f140:	4996      	ldr	r1, [pc, #600]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f142:	468c      	mov	ip, r1
 800f144:	4463      	add	r3, ip
 800f146:	2180      	movs	r1, #128	@ 0x80
 800f148:	0609      	lsls	r1, r1, #24
 800f14a:	430a      	orrs	r2, r1
 800f14c:	601a      	str	r2, [r3, #0]
 800f14e:	e043      	b.n	800f1d8 <USB_EPStartXfer+0xbcc>
 800f150:	683b      	ldr	r3, [r7, #0]
 800f152:	691b      	ldr	r3, [r3, #16]
 800f154:	085b      	lsrs	r3, r3, #1
 800f156:	637b      	str	r3, [r7, #52]	@ 0x34
 800f158:	683b      	ldr	r3, [r7, #0]
 800f15a:	691b      	ldr	r3, [r3, #16]
 800f15c:	2201      	movs	r2, #1
 800f15e:	4013      	ands	r3, r2
 800f160:	d002      	beq.n	800f168 <USB_EPStartXfer+0xb5c>
 800f162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f164:	3301      	adds	r3, #1
 800f166:	637b      	str	r3, [r7, #52]	@ 0x34
 800f168:	683b      	ldr	r3, [r7, #0]
 800f16a:	781b      	ldrb	r3, [r3, #0]
 800f16c:	00db      	lsls	r3, r3, #3
 800f16e:	4a8b      	ldr	r2, [pc, #556]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f170:	4694      	mov	ip, r2
 800f172:	4463      	add	r3, ip
 800f174:	6819      	ldr	r1, [r3, #0]
 800f176:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f178:	069a      	lsls	r2, r3, #26
 800f17a:	683b      	ldr	r3, [r7, #0]
 800f17c:	781b      	ldrb	r3, [r3, #0]
 800f17e:	00db      	lsls	r3, r3, #3
 800f180:	4886      	ldr	r0, [pc, #536]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f182:	4684      	mov	ip, r0
 800f184:	4463      	add	r3, ip
 800f186:	430a      	orrs	r2, r1
 800f188:	601a      	str	r2, [r3, #0]
 800f18a:	e025      	b.n	800f1d8 <USB_EPStartXfer+0xbcc>
 800f18c:	683b      	ldr	r3, [r7, #0]
 800f18e:	785b      	ldrb	r3, [r3, #1]
 800f190:	2b01      	cmp	r3, #1
 800f192:	d121      	bne.n	800f1d8 <USB_EPStartXfer+0xbcc>
 800f194:	683b      	ldr	r3, [r7, #0]
 800f196:	781b      	ldrb	r3, [r3, #0]
 800f198:	00db      	lsls	r3, r3, #3
 800f19a:	4a80      	ldr	r2, [pc, #512]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f19c:	4694      	mov	ip, r2
 800f19e:	4463      	add	r3, ip
 800f1a0:	681a      	ldr	r2, [r3, #0]
 800f1a2:	683b      	ldr	r3, [r7, #0]
 800f1a4:	781b      	ldrb	r3, [r3, #0]
 800f1a6:	00db      	lsls	r3, r3, #3
 800f1a8:	497c      	ldr	r1, [pc, #496]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f1aa:	468c      	mov	ip, r1
 800f1ac:	4463      	add	r3, ip
 800f1ae:	0412      	lsls	r2, r2, #16
 800f1b0:	0c12      	lsrs	r2, r2, #16
 800f1b2:	601a      	str	r2, [r3, #0]
 800f1b4:	683b      	ldr	r3, [r7, #0]
 800f1b6:	781b      	ldrb	r3, [r3, #0]
 800f1b8:	00db      	lsls	r3, r3, #3
 800f1ba:	4a78      	ldr	r2, [pc, #480]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f1bc:	4694      	mov	ip, r2
 800f1be:	4463      	add	r3, ip
 800f1c0:	6819      	ldr	r1, [r3, #0]
 800f1c2:	683b      	ldr	r3, [r7, #0]
 800f1c4:	691b      	ldr	r3, [r3, #16]
 800f1c6:	041a      	lsls	r2, r3, #16
 800f1c8:	683b      	ldr	r3, [r7, #0]
 800f1ca:	781b      	ldrb	r3, [r3, #0]
 800f1cc:	00db      	lsls	r3, r3, #3
 800f1ce:	4873      	ldr	r0, [pc, #460]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f1d0:	4684      	mov	ip, r0
 800f1d2:	4463      	add	r3, ip
 800f1d4:	430a      	orrs	r2, r1
 800f1d6:	601a      	str	r2, [r3, #0]
 800f1d8:	683b      	ldr	r3, [r7, #0]
 800f1da:	785b      	ldrb	r3, [r3, #1]
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d168      	bne.n	800f2b2 <USB_EPStartXfer+0xca6>
 800f1e0:	683b      	ldr	r3, [r7, #0]
 800f1e2:	781b      	ldrb	r3, [r3, #0]
 800f1e4:	00db      	lsls	r3, r3, #3
 800f1e6:	4a6d      	ldr	r2, [pc, #436]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f1e8:	4694      	mov	ip, r2
 800f1ea:	4463      	add	r3, ip
 800f1ec:	685a      	ldr	r2, [r3, #4]
 800f1ee:	683b      	ldr	r3, [r7, #0]
 800f1f0:	781b      	ldrb	r3, [r3, #0]
 800f1f2:	00db      	lsls	r3, r3, #3
 800f1f4:	4969      	ldr	r1, [pc, #420]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f1f6:	468c      	mov	ip, r1
 800f1f8:	4463      	add	r3, ip
 800f1fa:	0192      	lsls	r2, r2, #6
 800f1fc:	0992      	lsrs	r2, r2, #6
 800f1fe:	605a      	str	r2, [r3, #4]
 800f200:	683b      	ldr	r3, [r7, #0]
 800f202:	691b      	ldr	r3, [r3, #16]
 800f204:	2b3e      	cmp	r3, #62	@ 0x3e
 800f206:	d920      	bls.n	800f24a <USB_EPStartXfer+0xc3e>
 800f208:	683b      	ldr	r3, [r7, #0]
 800f20a:	691b      	ldr	r3, [r3, #16]
 800f20c:	095b      	lsrs	r3, r3, #5
 800f20e:	633b      	str	r3, [r7, #48]	@ 0x30
 800f210:	683b      	ldr	r3, [r7, #0]
 800f212:	691b      	ldr	r3, [r3, #16]
 800f214:	221f      	movs	r2, #31
 800f216:	4013      	ands	r3, r2
 800f218:	d102      	bne.n	800f220 <USB_EPStartXfer+0xc14>
 800f21a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f21c:	3b01      	subs	r3, #1
 800f21e:	633b      	str	r3, [r7, #48]	@ 0x30
 800f220:	683b      	ldr	r3, [r7, #0]
 800f222:	781b      	ldrb	r3, [r3, #0]
 800f224:	00db      	lsls	r3, r3, #3
 800f226:	4a5d      	ldr	r2, [pc, #372]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f228:	4694      	mov	ip, r2
 800f22a:	4463      	add	r3, ip
 800f22c:	685a      	ldr	r2, [r3, #4]
 800f22e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f230:	069b      	lsls	r3, r3, #26
 800f232:	431a      	orrs	r2, r3
 800f234:	683b      	ldr	r3, [r7, #0]
 800f236:	781b      	ldrb	r3, [r3, #0]
 800f238:	00db      	lsls	r3, r3, #3
 800f23a:	4958      	ldr	r1, [pc, #352]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f23c:	468c      	mov	ip, r1
 800f23e:	4463      	add	r3, ip
 800f240:	2180      	movs	r1, #128	@ 0x80
 800f242:	0609      	lsls	r1, r1, #24
 800f244:	430a      	orrs	r2, r1
 800f246:	605a      	str	r2, [r3, #4]
 800f248:	e059      	b.n	800f2fe <USB_EPStartXfer+0xcf2>
 800f24a:	683b      	ldr	r3, [r7, #0]
 800f24c:	691b      	ldr	r3, [r3, #16]
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d111      	bne.n	800f276 <USB_EPStartXfer+0xc6a>
 800f252:	683b      	ldr	r3, [r7, #0]
 800f254:	781b      	ldrb	r3, [r3, #0]
 800f256:	00db      	lsls	r3, r3, #3
 800f258:	4a50      	ldr	r2, [pc, #320]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f25a:	4694      	mov	ip, r2
 800f25c:	4463      	add	r3, ip
 800f25e:	685a      	ldr	r2, [r3, #4]
 800f260:	683b      	ldr	r3, [r7, #0]
 800f262:	781b      	ldrb	r3, [r3, #0]
 800f264:	00db      	lsls	r3, r3, #3
 800f266:	494d      	ldr	r1, [pc, #308]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f268:	468c      	mov	ip, r1
 800f26a:	4463      	add	r3, ip
 800f26c:	2180      	movs	r1, #128	@ 0x80
 800f26e:	0609      	lsls	r1, r1, #24
 800f270:	430a      	orrs	r2, r1
 800f272:	605a      	str	r2, [r3, #4]
 800f274:	e043      	b.n	800f2fe <USB_EPStartXfer+0xcf2>
 800f276:	683b      	ldr	r3, [r7, #0]
 800f278:	691b      	ldr	r3, [r3, #16]
 800f27a:	085b      	lsrs	r3, r3, #1
 800f27c:	633b      	str	r3, [r7, #48]	@ 0x30
 800f27e:	683b      	ldr	r3, [r7, #0]
 800f280:	691b      	ldr	r3, [r3, #16]
 800f282:	2201      	movs	r2, #1
 800f284:	4013      	ands	r3, r2
 800f286:	d002      	beq.n	800f28e <USB_EPStartXfer+0xc82>
 800f288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f28a:	3301      	adds	r3, #1
 800f28c:	633b      	str	r3, [r7, #48]	@ 0x30
 800f28e:	683b      	ldr	r3, [r7, #0]
 800f290:	781b      	ldrb	r3, [r3, #0]
 800f292:	00db      	lsls	r3, r3, #3
 800f294:	4a41      	ldr	r2, [pc, #260]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f296:	4694      	mov	ip, r2
 800f298:	4463      	add	r3, ip
 800f29a:	6859      	ldr	r1, [r3, #4]
 800f29c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f29e:	069a      	lsls	r2, r3, #26
 800f2a0:	683b      	ldr	r3, [r7, #0]
 800f2a2:	781b      	ldrb	r3, [r3, #0]
 800f2a4:	00db      	lsls	r3, r3, #3
 800f2a6:	483d      	ldr	r0, [pc, #244]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f2a8:	4684      	mov	ip, r0
 800f2aa:	4463      	add	r3, ip
 800f2ac:	430a      	orrs	r2, r1
 800f2ae:	605a      	str	r2, [r3, #4]
 800f2b0:	e025      	b.n	800f2fe <USB_EPStartXfer+0xcf2>
 800f2b2:	683b      	ldr	r3, [r7, #0]
 800f2b4:	785b      	ldrb	r3, [r3, #1]
 800f2b6:	2b01      	cmp	r3, #1
 800f2b8:	d121      	bne.n	800f2fe <USB_EPStartXfer+0xcf2>
 800f2ba:	683b      	ldr	r3, [r7, #0]
 800f2bc:	781b      	ldrb	r3, [r3, #0]
 800f2be:	00db      	lsls	r3, r3, #3
 800f2c0:	4a36      	ldr	r2, [pc, #216]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f2c2:	4694      	mov	ip, r2
 800f2c4:	4463      	add	r3, ip
 800f2c6:	685a      	ldr	r2, [r3, #4]
 800f2c8:	683b      	ldr	r3, [r7, #0]
 800f2ca:	781b      	ldrb	r3, [r3, #0]
 800f2cc:	00db      	lsls	r3, r3, #3
 800f2ce:	4933      	ldr	r1, [pc, #204]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f2d0:	468c      	mov	ip, r1
 800f2d2:	4463      	add	r3, ip
 800f2d4:	0412      	lsls	r2, r2, #16
 800f2d6:	0c12      	lsrs	r2, r2, #16
 800f2d8:	605a      	str	r2, [r3, #4]
 800f2da:	683b      	ldr	r3, [r7, #0]
 800f2dc:	781b      	ldrb	r3, [r3, #0]
 800f2de:	00db      	lsls	r3, r3, #3
 800f2e0:	4a2e      	ldr	r2, [pc, #184]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f2e2:	4694      	mov	ip, r2
 800f2e4:	4463      	add	r3, ip
 800f2e6:	6859      	ldr	r1, [r3, #4]
 800f2e8:	683b      	ldr	r3, [r7, #0]
 800f2ea:	691b      	ldr	r3, [r3, #16]
 800f2ec:	041a      	lsls	r2, r3, #16
 800f2ee:	683b      	ldr	r3, [r7, #0]
 800f2f0:	781b      	ldrb	r3, [r3, #0]
 800f2f2:	00db      	lsls	r3, r3, #3
 800f2f4:	4829      	ldr	r0, [pc, #164]	@ (800f39c <USB_EPStartXfer+0xd90>)
 800f2f6:	4684      	mov	ip, r0
 800f2f8:	4463      	add	r3, ip
 800f2fa:	430a      	orrs	r2, r1
 800f2fc:	605a      	str	r2, [r3, #4]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800f2fe:	683b      	ldr	r3, [r7, #0]
 800f300:	69db      	ldr	r3, [r3, #28]
 800f302:	2b00      	cmp	r3, #0
 800f304:	d100      	bne.n	800f308 <USB_EPStartXfer+0xcfc>
 800f306:	e170      	b.n	800f5ea <USB_EPStartXfer+0xfde>
        {
          /* update last value to check if there is blocking state */
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 800f308:	687a      	ldr	r2, [r7, #4]
 800f30a:	683b      	ldr	r3, [r7, #0]
 800f30c:	781b      	ldrb	r3, [r3, #0]
 800f30e:	009b      	lsls	r3, r3, #2
 800f310:	18d3      	adds	r3, r2, r3
 800f312:	681a      	ldr	r2, [r3, #0]
 800f314:	2126      	movs	r1, #38	@ 0x26
 800f316:	187b      	adds	r3, r7, r1
 800f318:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800f31a:	187b      	adds	r3, r7, r1
 800f31c:	881a      	ldrh	r2, [r3, #0]
 800f31e:	2380      	movs	r3, #128	@ 0x80
 800f320:	01db      	lsls	r3, r3, #7
 800f322:	4013      	ands	r3, r2
 800f324:	d004      	beq.n	800f330 <USB_EPStartXfer+0xd24>
 800f326:	187b      	adds	r3, r7, r1
 800f328:	881b      	ldrh	r3, [r3, #0]
 800f32a:	2240      	movs	r2, #64	@ 0x40
 800f32c:	4013      	ands	r3, r2
 800f32e:	d10d      	bne.n	800f34c <USB_EPStartXfer+0xd40>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800f330:	2126      	movs	r1, #38	@ 0x26
 800f332:	187b      	adds	r3, r7, r1
 800f334:	881a      	ldrh	r2, [r3, #0]
 800f336:	2380      	movs	r3, #128	@ 0x80
 800f338:	01db      	lsls	r3, r3, #7
 800f33a:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800f33c:	d000      	beq.n	800f340 <USB_EPStartXfer+0xd34>
 800f33e:	e154      	b.n	800f5ea <USB_EPStartXfer+0xfde>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800f340:	187b      	adds	r3, r7, r1
 800f342:	881b      	ldrh	r3, [r3, #0]
 800f344:	2240      	movs	r2, #64	@ 0x40
 800f346:	4013      	ands	r3, r2
 800f348:	d000      	beq.n	800f34c <USB_EPStartXfer+0xd40>
 800f34a:	e14e      	b.n	800f5ea <USB_EPStartXfer+0xfde>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800f34c:	687a      	ldr	r2, [r7, #4]
 800f34e:	683b      	ldr	r3, [r7, #0]
 800f350:	781b      	ldrb	r3, [r3, #0]
 800f352:	009b      	lsls	r3, r3, #2
 800f354:	18d3      	adds	r3, r2, r3
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	4a11      	ldr	r2, [pc, #68]	@ (800f3a0 <USB_EPStartXfer+0xd94>)
 800f35a:	4013      	ands	r3, r2
 800f35c:	623b      	str	r3, [r7, #32]
 800f35e:	687a      	ldr	r2, [r7, #4]
 800f360:	683b      	ldr	r3, [r7, #0]
 800f362:	781b      	ldrb	r3, [r3, #0]
 800f364:	009b      	lsls	r3, r3, #2
 800f366:	18d3      	adds	r3, r2, r3
 800f368:	6a3a      	ldr	r2, [r7, #32]
 800f36a:	490e      	ldr	r1, [pc, #56]	@ (800f3a4 <USB_EPStartXfer+0xd98>)
 800f36c:	430a      	orrs	r2, r1
 800f36e:	601a      	str	r2, [r3, #0]
 800f370:	e13b      	b.n	800f5ea <USB_EPStartXfer+0xfde>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800f372:	683b      	ldr	r3, [r7, #0]
 800f374:	78db      	ldrb	r3, [r3, #3]
 800f376:	2b01      	cmp	r3, #1
 800f378:	d000      	beq.n	800f37c <USB_EPStartXfer+0xd70>
 800f37a:	e134      	b.n	800f5e6 <USB_EPStartXfer+0xfda>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800f37c:	683b      	ldr	r3, [r7, #0]
 800f37e:	699a      	ldr	r2, [r3, #24]
 800f380:	683b      	ldr	r3, [r7, #0]
 800f382:	691b      	ldr	r3, [r3, #16]
 800f384:	429a      	cmp	r2, r3
 800f386:	d90f      	bls.n	800f3a8 <USB_EPStartXfer+0xd9c>
        {
          len = ep->maxpacket;
 800f388:	683b      	ldr	r3, [r7, #0]
 800f38a:	691b      	ldr	r3, [r3, #16]
 800f38c:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len -= len;
 800f38e:	683b      	ldr	r3, [r7, #0]
 800f390:	699a      	ldr	r2, [r3, #24]
 800f392:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f394:	1ad2      	subs	r2, r2, r3
 800f396:	683b      	ldr	r3, [r7, #0]
 800f398:	619a      	str	r2, [r3, #24]
 800f39a:	e00b      	b.n	800f3b4 <USB_EPStartXfer+0xda8>
 800f39c:	40009800 	.word	0x40009800
 800f3a0:	07ff8f8f 	.word	0x07ff8f8f
 800f3a4:	000080c0 	.word	0x000080c0
        }
        else
        {
          len = ep->xfer_len;
 800f3a8:	683b      	ldr	r3, [r7, #0]
 800f3aa:	699b      	ldr	r3, [r3, #24]
 800f3ac:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len = 0U;
 800f3ae:	683b      	ldr	r3, [r7, #0]
 800f3b0:	2200      	movs	r2, #0
 800f3b2:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800f3b4:	683b      	ldr	r3, [r7, #0]
 800f3b6:	785b      	ldrb	r3, [r3, #1]
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d162      	bne.n	800f482 <USB_EPStartXfer+0xe76>
 800f3bc:	683b      	ldr	r3, [r7, #0]
 800f3be:	781b      	ldrb	r3, [r3, #0]
 800f3c0:	00db      	lsls	r3, r3, #3
 800f3c2:	4a9a      	ldr	r2, [pc, #616]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f3c4:	4694      	mov	ip, r2
 800f3c6:	4463      	add	r3, ip
 800f3c8:	681a      	ldr	r2, [r3, #0]
 800f3ca:	683b      	ldr	r3, [r7, #0]
 800f3cc:	781b      	ldrb	r3, [r3, #0]
 800f3ce:	00db      	lsls	r3, r3, #3
 800f3d0:	4996      	ldr	r1, [pc, #600]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f3d2:	468c      	mov	ip, r1
 800f3d4:	4463      	add	r3, ip
 800f3d6:	0192      	lsls	r2, r2, #6
 800f3d8:	0992      	lsrs	r2, r2, #6
 800f3da:	601a      	str	r2, [r3, #0]
 800f3dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f3de:	2b3e      	cmp	r3, #62	@ 0x3e
 800f3e0:	d91e      	bls.n	800f420 <USB_EPStartXfer+0xe14>
 800f3e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f3e4:	095b      	lsrs	r3, r3, #5
 800f3e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f3e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f3ea:	221f      	movs	r2, #31
 800f3ec:	4013      	ands	r3, r2
 800f3ee:	d102      	bne.n	800f3f6 <USB_EPStartXfer+0xdea>
 800f3f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3f2:	3b01      	subs	r3, #1
 800f3f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f3f6:	683b      	ldr	r3, [r7, #0]
 800f3f8:	781b      	ldrb	r3, [r3, #0]
 800f3fa:	00db      	lsls	r3, r3, #3
 800f3fc:	4a8b      	ldr	r2, [pc, #556]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f3fe:	4694      	mov	ip, r2
 800f400:	4463      	add	r3, ip
 800f402:	681a      	ldr	r2, [r3, #0]
 800f404:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f406:	069b      	lsls	r3, r3, #26
 800f408:	431a      	orrs	r2, r3
 800f40a:	683b      	ldr	r3, [r7, #0]
 800f40c:	781b      	ldrb	r3, [r3, #0]
 800f40e:	00db      	lsls	r3, r3, #3
 800f410:	4986      	ldr	r1, [pc, #536]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f412:	468c      	mov	ip, r1
 800f414:	4463      	add	r3, ip
 800f416:	2180      	movs	r1, #128	@ 0x80
 800f418:	0609      	lsls	r1, r1, #24
 800f41a:	430a      	orrs	r2, r1
 800f41c:	601a      	str	r2, [r3, #0]
 800f41e:	e055      	b.n	800f4cc <USB_EPStartXfer+0xec0>
 800f420:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f422:	2b00      	cmp	r3, #0
 800f424:	d111      	bne.n	800f44a <USB_EPStartXfer+0xe3e>
 800f426:	683b      	ldr	r3, [r7, #0]
 800f428:	781b      	ldrb	r3, [r3, #0]
 800f42a:	00db      	lsls	r3, r3, #3
 800f42c:	4a7f      	ldr	r2, [pc, #508]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f42e:	4694      	mov	ip, r2
 800f430:	4463      	add	r3, ip
 800f432:	681a      	ldr	r2, [r3, #0]
 800f434:	683b      	ldr	r3, [r7, #0]
 800f436:	781b      	ldrb	r3, [r3, #0]
 800f438:	00db      	lsls	r3, r3, #3
 800f43a:	497c      	ldr	r1, [pc, #496]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f43c:	468c      	mov	ip, r1
 800f43e:	4463      	add	r3, ip
 800f440:	2180      	movs	r1, #128	@ 0x80
 800f442:	0609      	lsls	r1, r1, #24
 800f444:	430a      	orrs	r2, r1
 800f446:	601a      	str	r2, [r3, #0]
 800f448:	e040      	b.n	800f4cc <USB_EPStartXfer+0xec0>
 800f44a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f44c:	085b      	lsrs	r3, r3, #1
 800f44e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f450:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f452:	2201      	movs	r2, #1
 800f454:	4013      	ands	r3, r2
 800f456:	d002      	beq.n	800f45e <USB_EPStartXfer+0xe52>
 800f458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f45a:	3301      	adds	r3, #1
 800f45c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f45e:	683b      	ldr	r3, [r7, #0]
 800f460:	781b      	ldrb	r3, [r3, #0]
 800f462:	00db      	lsls	r3, r3, #3
 800f464:	4a71      	ldr	r2, [pc, #452]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f466:	4694      	mov	ip, r2
 800f468:	4463      	add	r3, ip
 800f46a:	6819      	ldr	r1, [r3, #0]
 800f46c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f46e:	069a      	lsls	r2, r3, #26
 800f470:	683b      	ldr	r3, [r7, #0]
 800f472:	781b      	ldrb	r3, [r3, #0]
 800f474:	00db      	lsls	r3, r3, #3
 800f476:	486d      	ldr	r0, [pc, #436]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f478:	4684      	mov	ip, r0
 800f47a:	4463      	add	r3, ip
 800f47c:	430a      	orrs	r2, r1
 800f47e:	601a      	str	r2, [r3, #0]
 800f480:	e024      	b.n	800f4cc <USB_EPStartXfer+0xec0>
 800f482:	683b      	ldr	r3, [r7, #0]
 800f484:	785b      	ldrb	r3, [r3, #1]
 800f486:	2b01      	cmp	r3, #1
 800f488:	d120      	bne.n	800f4cc <USB_EPStartXfer+0xec0>
 800f48a:	683b      	ldr	r3, [r7, #0]
 800f48c:	781b      	ldrb	r3, [r3, #0]
 800f48e:	00db      	lsls	r3, r3, #3
 800f490:	4a66      	ldr	r2, [pc, #408]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f492:	4694      	mov	ip, r2
 800f494:	4463      	add	r3, ip
 800f496:	681a      	ldr	r2, [r3, #0]
 800f498:	683b      	ldr	r3, [r7, #0]
 800f49a:	781b      	ldrb	r3, [r3, #0]
 800f49c:	00db      	lsls	r3, r3, #3
 800f49e:	4963      	ldr	r1, [pc, #396]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f4a0:	468c      	mov	ip, r1
 800f4a2:	4463      	add	r3, ip
 800f4a4:	0412      	lsls	r2, r2, #16
 800f4a6:	0c12      	lsrs	r2, r2, #16
 800f4a8:	601a      	str	r2, [r3, #0]
 800f4aa:	683b      	ldr	r3, [r7, #0]
 800f4ac:	781b      	ldrb	r3, [r3, #0]
 800f4ae:	00db      	lsls	r3, r3, #3
 800f4b0:	4a5e      	ldr	r2, [pc, #376]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f4b2:	4694      	mov	ip, r2
 800f4b4:	4463      	add	r3, ip
 800f4b6:	6819      	ldr	r1, [r3, #0]
 800f4b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f4ba:	041a      	lsls	r2, r3, #16
 800f4bc:	683b      	ldr	r3, [r7, #0]
 800f4be:	781b      	ldrb	r3, [r3, #0]
 800f4c0:	00db      	lsls	r3, r3, #3
 800f4c2:	485a      	ldr	r0, [pc, #360]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f4c4:	4684      	mov	ip, r0
 800f4c6:	4463      	add	r3, ip
 800f4c8:	430a      	orrs	r2, r1
 800f4ca:	601a      	str	r2, [r3, #0]
 800f4cc:	683b      	ldr	r3, [r7, #0]
 800f4ce:	785b      	ldrb	r3, [r3, #1]
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	d162      	bne.n	800f59a <USB_EPStartXfer+0xf8e>
 800f4d4:	683b      	ldr	r3, [r7, #0]
 800f4d6:	781b      	ldrb	r3, [r3, #0]
 800f4d8:	00db      	lsls	r3, r3, #3
 800f4da:	4a54      	ldr	r2, [pc, #336]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f4dc:	4694      	mov	ip, r2
 800f4de:	4463      	add	r3, ip
 800f4e0:	685a      	ldr	r2, [r3, #4]
 800f4e2:	683b      	ldr	r3, [r7, #0]
 800f4e4:	781b      	ldrb	r3, [r3, #0]
 800f4e6:	00db      	lsls	r3, r3, #3
 800f4e8:	4950      	ldr	r1, [pc, #320]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f4ea:	468c      	mov	ip, r1
 800f4ec:	4463      	add	r3, ip
 800f4ee:	0192      	lsls	r2, r2, #6
 800f4f0:	0992      	lsrs	r2, r2, #6
 800f4f2:	605a      	str	r2, [r3, #4]
 800f4f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f4f6:	2b3e      	cmp	r3, #62	@ 0x3e
 800f4f8:	d91e      	bls.n	800f538 <USB_EPStartXfer+0xf2c>
 800f4fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f4fc:	095b      	lsrs	r3, r3, #5
 800f4fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f500:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f502:	221f      	movs	r2, #31
 800f504:	4013      	ands	r3, r2
 800f506:	d102      	bne.n	800f50e <USB_EPStartXfer+0xf02>
 800f508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f50a:	3b01      	subs	r3, #1
 800f50c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f50e:	683b      	ldr	r3, [r7, #0]
 800f510:	781b      	ldrb	r3, [r3, #0]
 800f512:	00db      	lsls	r3, r3, #3
 800f514:	4a45      	ldr	r2, [pc, #276]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f516:	4694      	mov	ip, r2
 800f518:	4463      	add	r3, ip
 800f51a:	685a      	ldr	r2, [r3, #4]
 800f51c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f51e:	069b      	lsls	r3, r3, #26
 800f520:	431a      	orrs	r2, r3
 800f522:	683b      	ldr	r3, [r7, #0]
 800f524:	781b      	ldrb	r3, [r3, #0]
 800f526:	00db      	lsls	r3, r3, #3
 800f528:	4940      	ldr	r1, [pc, #256]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f52a:	468c      	mov	ip, r1
 800f52c:	4463      	add	r3, ip
 800f52e:	2180      	movs	r1, #128	@ 0x80
 800f530:	0609      	lsls	r1, r1, #24
 800f532:	430a      	orrs	r2, r1
 800f534:	605a      	str	r2, [r3, #4]
 800f536:	e058      	b.n	800f5ea <USB_EPStartXfer+0xfde>
 800f538:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f53a:	2b00      	cmp	r3, #0
 800f53c:	d111      	bne.n	800f562 <USB_EPStartXfer+0xf56>
 800f53e:	683b      	ldr	r3, [r7, #0]
 800f540:	781b      	ldrb	r3, [r3, #0]
 800f542:	00db      	lsls	r3, r3, #3
 800f544:	4a39      	ldr	r2, [pc, #228]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f546:	4694      	mov	ip, r2
 800f548:	4463      	add	r3, ip
 800f54a:	685a      	ldr	r2, [r3, #4]
 800f54c:	683b      	ldr	r3, [r7, #0]
 800f54e:	781b      	ldrb	r3, [r3, #0]
 800f550:	00db      	lsls	r3, r3, #3
 800f552:	4936      	ldr	r1, [pc, #216]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f554:	468c      	mov	ip, r1
 800f556:	4463      	add	r3, ip
 800f558:	2180      	movs	r1, #128	@ 0x80
 800f55a:	0609      	lsls	r1, r1, #24
 800f55c:	430a      	orrs	r2, r1
 800f55e:	605a      	str	r2, [r3, #4]
 800f560:	e043      	b.n	800f5ea <USB_EPStartXfer+0xfde>
 800f562:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f564:	085b      	lsrs	r3, r3, #1
 800f566:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f568:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f56a:	2201      	movs	r2, #1
 800f56c:	4013      	ands	r3, r2
 800f56e:	d002      	beq.n	800f576 <USB_EPStartXfer+0xf6a>
 800f570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f572:	3301      	adds	r3, #1
 800f574:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f576:	683b      	ldr	r3, [r7, #0]
 800f578:	781b      	ldrb	r3, [r3, #0]
 800f57a:	00db      	lsls	r3, r3, #3
 800f57c:	4a2b      	ldr	r2, [pc, #172]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f57e:	4694      	mov	ip, r2
 800f580:	4463      	add	r3, ip
 800f582:	6859      	ldr	r1, [r3, #4]
 800f584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f586:	069a      	lsls	r2, r3, #26
 800f588:	683b      	ldr	r3, [r7, #0]
 800f58a:	781b      	ldrb	r3, [r3, #0]
 800f58c:	00db      	lsls	r3, r3, #3
 800f58e:	4827      	ldr	r0, [pc, #156]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f590:	4684      	mov	ip, r0
 800f592:	4463      	add	r3, ip
 800f594:	430a      	orrs	r2, r1
 800f596:	605a      	str	r2, [r3, #4]
 800f598:	e027      	b.n	800f5ea <USB_EPStartXfer+0xfde>
 800f59a:	683b      	ldr	r3, [r7, #0]
 800f59c:	785b      	ldrb	r3, [r3, #1]
 800f59e:	2b01      	cmp	r3, #1
 800f5a0:	d123      	bne.n	800f5ea <USB_EPStartXfer+0xfde>
 800f5a2:	683b      	ldr	r3, [r7, #0]
 800f5a4:	781b      	ldrb	r3, [r3, #0]
 800f5a6:	00db      	lsls	r3, r3, #3
 800f5a8:	4a20      	ldr	r2, [pc, #128]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f5aa:	4694      	mov	ip, r2
 800f5ac:	4463      	add	r3, ip
 800f5ae:	685a      	ldr	r2, [r3, #4]
 800f5b0:	683b      	ldr	r3, [r7, #0]
 800f5b2:	781b      	ldrb	r3, [r3, #0]
 800f5b4:	00db      	lsls	r3, r3, #3
 800f5b6:	491d      	ldr	r1, [pc, #116]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f5b8:	468c      	mov	ip, r1
 800f5ba:	4463      	add	r3, ip
 800f5bc:	0412      	lsls	r2, r2, #16
 800f5be:	0c12      	lsrs	r2, r2, #16
 800f5c0:	605a      	str	r2, [r3, #4]
 800f5c2:	683b      	ldr	r3, [r7, #0]
 800f5c4:	781b      	ldrb	r3, [r3, #0]
 800f5c6:	00db      	lsls	r3, r3, #3
 800f5c8:	4a18      	ldr	r2, [pc, #96]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f5ca:	4694      	mov	ip, r2
 800f5cc:	4463      	add	r3, ip
 800f5ce:	6859      	ldr	r1, [r3, #4]
 800f5d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f5d2:	041a      	lsls	r2, r3, #16
 800f5d4:	683b      	ldr	r3, [r7, #0]
 800f5d6:	781b      	ldrb	r3, [r3, #0]
 800f5d8:	00db      	lsls	r3, r3, #3
 800f5da:	4814      	ldr	r0, [pc, #80]	@ (800f62c <USB_EPStartXfer+0x1020>)
 800f5dc:	4684      	mov	ip, r0
 800f5de:	4463      	add	r3, ip
 800f5e0:	430a      	orrs	r2, r1
 800f5e2:	605a      	str	r2, [r3, #4]
 800f5e4:	e001      	b.n	800f5ea <USB_EPStartXfer+0xfde>
      }
      else
      {
        return HAL_ERROR;
 800f5e6:	2301      	movs	r3, #1
 800f5e8:	e01c      	b.n	800f624 <USB_EPStartXfer+0x1018>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f5ea:	687a      	ldr	r2, [r7, #4]
 800f5ec:	683b      	ldr	r3, [r7, #0]
 800f5ee:	781b      	ldrb	r3, [r3, #0]
 800f5f0:	009b      	lsls	r3, r3, #2
 800f5f2:	18d3      	adds	r3, r2, r3
 800f5f4:	681b      	ldr	r3, [r3, #0]
 800f5f6:	4a0e      	ldr	r2, [pc, #56]	@ (800f630 <USB_EPStartXfer+0x1024>)
 800f5f8:	4013      	ands	r3, r2
 800f5fa:	61fb      	str	r3, [r7, #28]
 800f5fc:	69fb      	ldr	r3, [r7, #28]
 800f5fe:	2280      	movs	r2, #128	@ 0x80
 800f600:	0152      	lsls	r2, r2, #5
 800f602:	4053      	eors	r3, r2
 800f604:	61fb      	str	r3, [r7, #28]
 800f606:	69fb      	ldr	r3, [r7, #28]
 800f608:	2280      	movs	r2, #128	@ 0x80
 800f60a:	0192      	lsls	r2, r2, #6
 800f60c:	4053      	eors	r3, r2
 800f60e:	61fb      	str	r3, [r7, #28]
 800f610:	687a      	ldr	r2, [r7, #4]
 800f612:	683b      	ldr	r3, [r7, #0]
 800f614:	781b      	ldrb	r3, [r3, #0]
 800f616:	009b      	lsls	r3, r3, #2
 800f618:	18d3      	adds	r3, r2, r3
 800f61a:	69fa      	ldr	r2, [r7, #28]
 800f61c:	4905      	ldr	r1, [pc, #20]	@ (800f634 <USB_EPStartXfer+0x1028>)
 800f61e:	430a      	orrs	r2, r1
 800f620:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800f622:	2300      	movs	r3, #0
}
 800f624:	0018      	movs	r0, r3
 800f626:	46bd      	mov	sp, r7
 800f628:	b017      	add	sp, #92	@ 0x5c
 800f62a:	bd90      	pop	{r4, r7, pc}
 800f62c:	40009800 	.word	0x40009800
 800f630:	07ffbf8f 	.word	0x07ffbf8f
 800f634:	00008080 	.word	0x00008080

0800f638 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800f638:	b580      	push	{r7, lr}
 800f63a:	b084      	sub	sp, #16
 800f63c:	af00      	add	r7, sp, #0
 800f63e:	6078      	str	r0, [r7, #4]
 800f640:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800f642:	683b      	ldr	r3, [r7, #0]
 800f644:	785b      	ldrb	r3, [r3, #1]
 800f646:	2b00      	cmp	r3, #0
 800f648:	d016      	beq.n	800f678 <USB_EPSetStall+0x40>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800f64a:	687a      	ldr	r2, [r7, #4]
 800f64c:	683b      	ldr	r3, [r7, #0]
 800f64e:	781b      	ldrb	r3, [r3, #0]
 800f650:	009b      	lsls	r3, r3, #2
 800f652:	18d3      	adds	r3, r2, r3
 800f654:	681b      	ldr	r3, [r3, #0]
 800f656:	4a16      	ldr	r2, [pc, #88]	@ (800f6b0 <USB_EPSetStall+0x78>)
 800f658:	4013      	ands	r3, r2
 800f65a:	60bb      	str	r3, [r7, #8]
 800f65c:	68bb      	ldr	r3, [r7, #8]
 800f65e:	2210      	movs	r2, #16
 800f660:	4053      	eors	r3, r2
 800f662:	60bb      	str	r3, [r7, #8]
 800f664:	687a      	ldr	r2, [r7, #4]
 800f666:	683b      	ldr	r3, [r7, #0]
 800f668:	781b      	ldrb	r3, [r3, #0]
 800f66a:	009b      	lsls	r3, r3, #2
 800f66c:	18d3      	adds	r3, r2, r3
 800f66e:	68ba      	ldr	r2, [r7, #8]
 800f670:	4910      	ldr	r1, [pc, #64]	@ (800f6b4 <USB_EPSetStall+0x7c>)
 800f672:	430a      	orrs	r2, r1
 800f674:	601a      	str	r2, [r3, #0]
 800f676:	e016      	b.n	800f6a6 <USB_EPSetStall+0x6e>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800f678:	687a      	ldr	r2, [r7, #4]
 800f67a:	683b      	ldr	r3, [r7, #0]
 800f67c:	781b      	ldrb	r3, [r3, #0]
 800f67e:	009b      	lsls	r3, r3, #2
 800f680:	18d3      	adds	r3, r2, r3
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	4a0c      	ldr	r2, [pc, #48]	@ (800f6b8 <USB_EPSetStall+0x80>)
 800f686:	4013      	ands	r3, r2
 800f688:	60fb      	str	r3, [r7, #12]
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	2280      	movs	r2, #128	@ 0x80
 800f68e:	0152      	lsls	r2, r2, #5
 800f690:	4053      	eors	r3, r2
 800f692:	60fb      	str	r3, [r7, #12]
 800f694:	687a      	ldr	r2, [r7, #4]
 800f696:	683b      	ldr	r3, [r7, #0]
 800f698:	781b      	ldrb	r3, [r3, #0]
 800f69a:	009b      	lsls	r3, r3, #2
 800f69c:	18d3      	adds	r3, r2, r3
 800f69e:	68fa      	ldr	r2, [r7, #12]
 800f6a0:	4904      	ldr	r1, [pc, #16]	@ (800f6b4 <USB_EPSetStall+0x7c>)
 800f6a2:	430a      	orrs	r2, r1
 800f6a4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800f6a6:	2300      	movs	r3, #0
}
 800f6a8:	0018      	movs	r0, r3
 800f6aa:	46bd      	mov	sp, r7
 800f6ac:	b004      	add	sp, #16
 800f6ae:	bd80      	pop	{r7, pc}
 800f6b0:	07ff8fbf 	.word	0x07ff8fbf
 800f6b4:	00008080 	.word	0x00008080
 800f6b8:	07ffbf8f 	.word	0x07ffbf8f

0800f6bc <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800f6bc:	b580      	push	{r7, lr}
 800f6be:	b088      	sub	sp, #32
 800f6c0:	af00      	add	r7, sp, #0
 800f6c2:	6078      	str	r0, [r7, #4]
 800f6c4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800f6c6:	683b      	ldr	r3, [r7, #0]
 800f6c8:	7b1b      	ldrb	r3, [r3, #12]
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	d000      	beq.n	800f6d0 <USB_EPClearStall+0x14>
 800f6ce:	e075      	b.n	800f7bc <USB_EPClearStall+0x100>
  {
    if (ep->is_in != 0U)
 800f6d0:	683b      	ldr	r3, [r7, #0]
 800f6d2:	785b      	ldrb	r3, [r3, #1]
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d037      	beq.n	800f748 <USB_EPClearStall+0x8c>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f6d8:	687a      	ldr	r2, [r7, #4]
 800f6da:	683b      	ldr	r3, [r7, #0]
 800f6dc:	781b      	ldrb	r3, [r3, #0]
 800f6de:	009b      	lsls	r3, r3, #2
 800f6e0:	18d3      	adds	r3, r2, r3
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	613b      	str	r3, [r7, #16]
 800f6e6:	693b      	ldr	r3, [r7, #16]
 800f6e8:	2240      	movs	r2, #64	@ 0x40
 800f6ea:	4013      	ands	r3, r2
 800f6ec:	d011      	beq.n	800f712 <USB_EPClearStall+0x56>
 800f6ee:	687a      	ldr	r2, [r7, #4]
 800f6f0:	683b      	ldr	r3, [r7, #0]
 800f6f2:	781b      	ldrb	r3, [r3, #0]
 800f6f4:	009b      	lsls	r3, r3, #2
 800f6f6:	18d3      	adds	r3, r2, r3
 800f6f8:	681b      	ldr	r3, [r3, #0]
 800f6fa:	4a33      	ldr	r2, [pc, #204]	@ (800f7c8 <USB_EPClearStall+0x10c>)
 800f6fc:	4013      	ands	r3, r2
 800f6fe:	60fb      	str	r3, [r7, #12]
 800f700:	687a      	ldr	r2, [r7, #4]
 800f702:	683b      	ldr	r3, [r7, #0]
 800f704:	781b      	ldrb	r3, [r3, #0]
 800f706:	009b      	lsls	r3, r3, #2
 800f708:	18d3      	adds	r3, r2, r3
 800f70a:	68fa      	ldr	r2, [r7, #12]
 800f70c:	492f      	ldr	r1, [pc, #188]	@ (800f7cc <USB_EPClearStall+0x110>)
 800f70e:	430a      	orrs	r2, r1
 800f710:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800f712:	683b      	ldr	r3, [r7, #0]
 800f714:	78db      	ldrb	r3, [r3, #3]
 800f716:	2b01      	cmp	r3, #1
 800f718:	d050      	beq.n	800f7bc <USB_EPClearStall+0x100>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800f71a:	687a      	ldr	r2, [r7, #4]
 800f71c:	683b      	ldr	r3, [r7, #0]
 800f71e:	781b      	ldrb	r3, [r3, #0]
 800f720:	009b      	lsls	r3, r3, #2
 800f722:	18d3      	adds	r3, r2, r3
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	4a2a      	ldr	r2, [pc, #168]	@ (800f7d0 <USB_EPClearStall+0x114>)
 800f728:	4013      	ands	r3, r2
 800f72a:	60bb      	str	r3, [r7, #8]
 800f72c:	68bb      	ldr	r3, [r7, #8]
 800f72e:	2220      	movs	r2, #32
 800f730:	4053      	eors	r3, r2
 800f732:	60bb      	str	r3, [r7, #8]
 800f734:	687a      	ldr	r2, [r7, #4]
 800f736:	683b      	ldr	r3, [r7, #0]
 800f738:	781b      	ldrb	r3, [r3, #0]
 800f73a:	009b      	lsls	r3, r3, #2
 800f73c:	18d3      	adds	r3, r2, r3
 800f73e:	68ba      	ldr	r2, [r7, #8]
 800f740:	4924      	ldr	r1, [pc, #144]	@ (800f7d4 <USB_EPClearStall+0x118>)
 800f742:	430a      	orrs	r2, r1
 800f744:	601a      	str	r2, [r3, #0]
 800f746:	e039      	b.n	800f7bc <USB_EPClearStall+0x100>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f748:	687a      	ldr	r2, [r7, #4]
 800f74a:	683b      	ldr	r3, [r7, #0]
 800f74c:	781b      	ldrb	r3, [r3, #0]
 800f74e:	009b      	lsls	r3, r3, #2
 800f750:	18d3      	adds	r3, r2, r3
 800f752:	681b      	ldr	r3, [r3, #0]
 800f754:	61fb      	str	r3, [r7, #28]
 800f756:	69fa      	ldr	r2, [r7, #28]
 800f758:	2380      	movs	r3, #128	@ 0x80
 800f75a:	01db      	lsls	r3, r3, #7
 800f75c:	4013      	ands	r3, r2
 800f75e:	d011      	beq.n	800f784 <USB_EPClearStall+0xc8>
 800f760:	687a      	ldr	r2, [r7, #4]
 800f762:	683b      	ldr	r3, [r7, #0]
 800f764:	781b      	ldrb	r3, [r3, #0]
 800f766:	009b      	lsls	r3, r3, #2
 800f768:	18d3      	adds	r3, r2, r3
 800f76a:	681b      	ldr	r3, [r3, #0]
 800f76c:	4a16      	ldr	r2, [pc, #88]	@ (800f7c8 <USB_EPClearStall+0x10c>)
 800f76e:	4013      	ands	r3, r2
 800f770:	61bb      	str	r3, [r7, #24]
 800f772:	687a      	ldr	r2, [r7, #4]
 800f774:	683b      	ldr	r3, [r7, #0]
 800f776:	781b      	ldrb	r3, [r3, #0]
 800f778:	009b      	lsls	r3, r3, #2
 800f77a:	18d3      	adds	r3, r2, r3
 800f77c:	69ba      	ldr	r2, [r7, #24]
 800f77e:	4916      	ldr	r1, [pc, #88]	@ (800f7d8 <USB_EPClearStall+0x11c>)
 800f780:	430a      	orrs	r2, r1
 800f782:	601a      	str	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f784:	687a      	ldr	r2, [r7, #4]
 800f786:	683b      	ldr	r3, [r7, #0]
 800f788:	781b      	ldrb	r3, [r3, #0]
 800f78a:	009b      	lsls	r3, r3, #2
 800f78c:	18d3      	adds	r3, r2, r3
 800f78e:	681b      	ldr	r3, [r3, #0]
 800f790:	4a12      	ldr	r2, [pc, #72]	@ (800f7dc <USB_EPClearStall+0x120>)
 800f792:	4013      	ands	r3, r2
 800f794:	617b      	str	r3, [r7, #20]
 800f796:	697b      	ldr	r3, [r7, #20]
 800f798:	2280      	movs	r2, #128	@ 0x80
 800f79a:	0152      	lsls	r2, r2, #5
 800f79c:	4053      	eors	r3, r2
 800f79e:	617b      	str	r3, [r7, #20]
 800f7a0:	697b      	ldr	r3, [r7, #20]
 800f7a2:	2280      	movs	r2, #128	@ 0x80
 800f7a4:	0192      	lsls	r2, r2, #6
 800f7a6:	4053      	eors	r3, r2
 800f7a8:	617b      	str	r3, [r7, #20]
 800f7aa:	687a      	ldr	r2, [r7, #4]
 800f7ac:	683b      	ldr	r3, [r7, #0]
 800f7ae:	781b      	ldrb	r3, [r3, #0]
 800f7b0:	009b      	lsls	r3, r3, #2
 800f7b2:	18d3      	adds	r3, r2, r3
 800f7b4:	697a      	ldr	r2, [r7, #20]
 800f7b6:	4907      	ldr	r1, [pc, #28]	@ (800f7d4 <USB_EPClearStall+0x118>)
 800f7b8:	430a      	orrs	r2, r1
 800f7ba:	601a      	str	r2, [r3, #0]
    }
  }

  return HAL_OK;
 800f7bc:	2300      	movs	r3, #0
}
 800f7be:	0018      	movs	r0, r3
 800f7c0:	46bd      	mov	sp, r7
 800f7c2:	b008      	add	sp, #32
 800f7c4:	bd80      	pop	{r7, pc}
 800f7c6:	46c0      	nop			@ (mov r8, r8)
 800f7c8:	07ff8f8f 	.word	0x07ff8f8f
 800f7cc:	000080c0 	.word	0x000080c0
 800f7d0:	07ff8fbf 	.word	0x07ff8fbf
 800f7d4:	00008080 	.word	0x00008080
 800f7d8:	0000c080 	.word	0x0000c080
 800f7dc:	07ffbf8f 	.word	0x07ffbf8f

0800f7e0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800f7e0:	b580      	push	{r7, lr}
 800f7e2:	b086      	sub	sp, #24
 800f7e4:	af00      	add	r7, sp, #0
 800f7e6:	6078      	str	r0, [r7, #4]
 800f7e8:	6039      	str	r1, [r7, #0]
  /* IN endpoint */
  if (ep->is_in == 1U)
 800f7ea:	683b      	ldr	r3, [r7, #0]
 800f7ec:	785b      	ldrb	r3, [r3, #1]
 800f7ee:	2b01      	cmp	r3, #1
 800f7f0:	d131      	bne.n	800f856 <USB_EPStopXfer+0x76>
  {
    if (ep->doublebuffer == 0U)
 800f7f2:	683b      	ldr	r3, [r7, #0]
 800f7f4:	7b1b      	ldrb	r3, [r3, #12]
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d15f      	bne.n	800f8ba <USB_EPStopXfer+0xda>
    {
      if (ep->type != EP_TYPE_ISOC)
 800f7fa:	683b      	ldr	r3, [r7, #0]
 800f7fc:	78db      	ldrb	r3, [r3, #3]
 800f7fe:	2b01      	cmp	r3, #1
 800f800:	d016      	beq.n	800f830 <USB_EPStopXfer+0x50>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800f802:	687a      	ldr	r2, [r7, #4]
 800f804:	683b      	ldr	r3, [r7, #0]
 800f806:	781b      	ldrb	r3, [r3, #0]
 800f808:	009b      	lsls	r3, r3, #2
 800f80a:	18d3      	adds	r3, r2, r3
 800f80c:	681b      	ldr	r3, [r3, #0]
 800f80e:	4a2d      	ldr	r2, [pc, #180]	@ (800f8c4 <USB_EPStopXfer+0xe4>)
 800f810:	4013      	ands	r3, r2
 800f812:	60bb      	str	r3, [r7, #8]
 800f814:	68bb      	ldr	r3, [r7, #8]
 800f816:	2220      	movs	r2, #32
 800f818:	4053      	eors	r3, r2
 800f81a:	60bb      	str	r3, [r7, #8]
 800f81c:	687a      	ldr	r2, [r7, #4]
 800f81e:	683b      	ldr	r3, [r7, #0]
 800f820:	781b      	ldrb	r3, [r3, #0]
 800f822:	009b      	lsls	r3, r3, #2
 800f824:	18d3      	adds	r3, r2, r3
 800f826:	68ba      	ldr	r2, [r7, #8]
 800f828:	4927      	ldr	r1, [pc, #156]	@ (800f8c8 <USB_EPStopXfer+0xe8>)
 800f82a:	430a      	orrs	r2, r1
 800f82c:	601a      	str	r2, [r3, #0]
 800f82e:	e044      	b.n	800f8ba <USB_EPStopXfer+0xda>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f830:	687a      	ldr	r2, [r7, #4]
 800f832:	683b      	ldr	r3, [r7, #0]
 800f834:	781b      	ldrb	r3, [r3, #0]
 800f836:	009b      	lsls	r3, r3, #2
 800f838:	18d3      	adds	r3, r2, r3
 800f83a:	681b      	ldr	r3, [r3, #0]
 800f83c:	4a21      	ldr	r2, [pc, #132]	@ (800f8c4 <USB_EPStopXfer+0xe4>)
 800f83e:	4013      	ands	r3, r2
 800f840:	60fb      	str	r3, [r7, #12]
 800f842:	687a      	ldr	r2, [r7, #4]
 800f844:	683b      	ldr	r3, [r7, #0]
 800f846:	781b      	ldrb	r3, [r3, #0]
 800f848:	009b      	lsls	r3, r3, #2
 800f84a:	18d3      	adds	r3, r2, r3
 800f84c:	68fa      	ldr	r2, [r7, #12]
 800f84e:	491e      	ldr	r1, [pc, #120]	@ (800f8c8 <USB_EPStopXfer+0xe8>)
 800f850:	430a      	orrs	r2, r1
 800f852:	601a      	str	r2, [r3, #0]
 800f854:	e031      	b.n	800f8ba <USB_EPStopXfer+0xda>
      }
    }
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800f856:	683b      	ldr	r3, [r7, #0]
 800f858:	7b1b      	ldrb	r3, [r3, #12]
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d12d      	bne.n	800f8ba <USB_EPStopXfer+0xda>
    {
      if (ep->type != EP_TYPE_ISOC)
 800f85e:	683b      	ldr	r3, [r7, #0]
 800f860:	78db      	ldrb	r3, [r3, #3]
 800f862:	2b01      	cmp	r3, #1
 800f864:	d017      	beq.n	800f896 <USB_EPStopXfer+0xb6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800f866:	687a      	ldr	r2, [r7, #4]
 800f868:	683b      	ldr	r3, [r7, #0]
 800f86a:	781b      	ldrb	r3, [r3, #0]
 800f86c:	009b      	lsls	r3, r3, #2
 800f86e:	18d3      	adds	r3, r2, r3
 800f870:	681b      	ldr	r3, [r3, #0]
 800f872:	4a16      	ldr	r2, [pc, #88]	@ (800f8cc <USB_EPStopXfer+0xec>)
 800f874:	4013      	ands	r3, r2
 800f876:	613b      	str	r3, [r7, #16]
 800f878:	693b      	ldr	r3, [r7, #16]
 800f87a:	2280      	movs	r2, #128	@ 0x80
 800f87c:	0192      	lsls	r2, r2, #6
 800f87e:	4053      	eors	r3, r2
 800f880:	613b      	str	r3, [r7, #16]
 800f882:	687a      	ldr	r2, [r7, #4]
 800f884:	683b      	ldr	r3, [r7, #0]
 800f886:	781b      	ldrb	r3, [r3, #0]
 800f888:	009b      	lsls	r3, r3, #2
 800f88a:	18d3      	adds	r3, r2, r3
 800f88c:	693a      	ldr	r2, [r7, #16]
 800f88e:	490e      	ldr	r1, [pc, #56]	@ (800f8c8 <USB_EPStopXfer+0xe8>)
 800f890:	430a      	orrs	r2, r1
 800f892:	601a      	str	r2, [r3, #0]
 800f894:	e011      	b.n	800f8ba <USB_EPStopXfer+0xda>
      }
      else
      {
        /* Configure RX Endpoint to disabled state */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f896:	687a      	ldr	r2, [r7, #4]
 800f898:	683b      	ldr	r3, [r7, #0]
 800f89a:	781b      	ldrb	r3, [r3, #0]
 800f89c:	009b      	lsls	r3, r3, #2
 800f89e:	18d3      	adds	r3, r2, r3
 800f8a0:	681b      	ldr	r3, [r3, #0]
 800f8a2:	4a0a      	ldr	r2, [pc, #40]	@ (800f8cc <USB_EPStopXfer+0xec>)
 800f8a4:	4013      	ands	r3, r2
 800f8a6:	617b      	str	r3, [r7, #20]
 800f8a8:	687a      	ldr	r2, [r7, #4]
 800f8aa:	683b      	ldr	r3, [r7, #0]
 800f8ac:	781b      	ldrb	r3, [r3, #0]
 800f8ae:	009b      	lsls	r3, r3, #2
 800f8b0:	18d3      	adds	r3, r2, r3
 800f8b2:	697a      	ldr	r2, [r7, #20]
 800f8b4:	4904      	ldr	r1, [pc, #16]	@ (800f8c8 <USB_EPStopXfer+0xe8>)
 800f8b6:	430a      	orrs	r2, r1
 800f8b8:	601a      	str	r2, [r3, #0]
      }
    }
  }

  return HAL_OK;
 800f8ba:	2300      	movs	r3, #0
}
 800f8bc:	0018      	movs	r0, r3
 800f8be:	46bd      	mov	sp, r7
 800f8c0:	b006      	add	sp, #24
 800f8c2:	bd80      	pop	{r7, pc}
 800f8c4:	07ff8fbf 	.word	0x07ff8fbf
 800f8c8:	00008080 	.word	0x00008080
 800f8cc:	07ffbf8f 	.word	0x07ffbf8f

0800f8d0 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
 800f8d0:	b580      	push	{r7, lr}
 800f8d2:	b082      	sub	sp, #8
 800f8d4:	af00      	add	r7, sp, #0
 800f8d6:	6078      	str	r0, [r7, #4]
 800f8d8:	000a      	movs	r2, r1
 800f8da:	1cfb      	adds	r3, r7, #3
 800f8dc:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 800f8de:	1cfb      	adds	r3, r7, #3
 800f8e0:	781b      	ldrb	r3, [r3, #0]
 800f8e2:	2b00      	cmp	r3, #0
 800f8e4:	d102      	bne.n	800f8ec <USB_SetDevAddress+0x1c>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	2280      	movs	r2, #128	@ 0x80
 800f8ea:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800f8ec:	2300      	movs	r3, #0
}
 800f8ee:	0018      	movs	r0, r3
 800f8f0:	46bd      	mov	sp, r7
 800f8f2:	b002      	add	sp, #8
 800f8f4:	bd80      	pop	{r7, pc}

0800f8f6 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 800f8f6:	b580      	push	{r7, lr}
 800f8f8:	b082      	sub	sp, #8
 800f8fa:	af00      	add	r7, sp, #0
 800f8fc:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f902:	2280      	movs	r2, #128	@ 0x80
 800f904:	0212      	lsls	r2, r2, #8
 800f906:	431a      	orrs	r2, r3
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800f90c:	2300      	movs	r3, #0
}
 800f90e:	0018      	movs	r0, r3
 800f910:	46bd      	mov	sp, r7
 800f912:	b002      	add	sp, #8
 800f914:	bd80      	pop	{r7, pc}
	...

0800f918 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_DRD_TypeDef *USBx)
{
 800f918:	b580      	push	{r7, lr}
 800f91a:	b082      	sub	sp, #8
 800f91c:	af00      	add	r7, sp, #0
 800f91e:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= ~(USB_BCDR_DPPU);
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f924:	4a04      	ldr	r2, [pc, #16]	@ (800f938 <USB_DevDisconnect+0x20>)
 800f926:	401a      	ands	r2, r3
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800f92c:	2300      	movs	r3, #0
}
 800f92e:	0018      	movs	r0, r3
 800f930:	46bd      	mov	sp, r7
 800f932:	b002      	add	sp, #8
 800f934:	bd80      	pop	{r7, pc}
 800f936:	46c0      	nop			@ (mov r8, r8)
 800f938:	ffff7fff 	.word	0xffff7fff

0800f93c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
 800f93c:	b580      	push	{r7, lr}
 800f93e:	b084      	sub	sp, #16
 800f940:	af00      	add	r7, sp, #0
 800f942:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f948:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800f94a:	68fb      	ldr	r3, [r7, #12]
}
 800f94c:	0018      	movs	r0, r3
 800f94e:	46bd      	mov	sp, r7
 800f950:	b004      	add	sp, #16
 800f952:	bd80      	pop	{r7, pc}

0800f954 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800f954:	b580      	push	{r7, lr}
 800f956:	b08a      	sub	sp, #40	@ 0x28
 800f958:	af00      	add	r7, sp, #0
 800f95a:	60f8      	str	r0, [r7, #12]
 800f95c:	60b9      	str	r1, [r7, #8]
 800f95e:	0019      	movs	r1, r3
 800f960:	1dbb      	adds	r3, r7, #6
 800f962:	801a      	strh	r2, [r3, #0]
 800f964:	1d3b      	adds	r3, r7, #4
 800f966:	1c0a      	adds	r2, r1, #0
 800f968:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t WrVal;
  uint32_t count;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800f96a:	1d3b      	adds	r3, r7, #4
 800f96c:	881b      	ldrh	r3, [r3, #0]
 800f96e:	3303      	adds	r3, #3
 800f970:	089b      	lsrs	r3, r3, #2
 800f972:	61bb      	str	r3, [r7, #24]
  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 800f974:	2016      	movs	r0, #22
 800f976:	183b      	adds	r3, r7, r0
 800f978:	1d3a      	adds	r2, r7, #4
 800f97a:	8812      	ldrh	r2, [r2, #0]
 800f97c:	2103      	movs	r1, #3
 800f97e:	400a      	ands	r2, r1
 800f980:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 800f982:	68bb      	ldr	r3, [r7, #8]
 800f984:	613b      	str	r3, [r7, #16]

  /* Check if there is a remaining byte */
  if (remaining_bytes != 0U)
 800f986:	183b      	adds	r3, r7, r0
 800f988:	881b      	ldrh	r3, [r3, #0]
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	d002      	beq.n	800f994 <USB_WritePMA+0x40>
  {
    NbWords--;
 800f98e:	69bb      	ldr	r3, [r7, #24]
 800f990:	3b01      	subs	r3, #1
 800f992:	61bb      	str	r3, [r7, #24]
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 800f994:	1dbb      	adds	r3, r7, #6
 800f996:	881b      	ldrh	r3, [r3, #0]
 800f998:	4a28      	ldr	r2, [pc, #160]	@ (800fa3c <USB_WritePMA+0xe8>)
 800f99a:	4694      	mov	ip, r2
 800f99c:	4463      	add	r3, ip
 800f99e:	61fb      	str	r3, [r7, #28]

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 800f9a0:	69bb      	ldr	r3, [r7, #24]
 800f9a2:	623b      	str	r3, [r7, #32]
 800f9a4:	e01f      	b.n	800f9e6 <USB_WritePMA+0x92>
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 800f9a6:	693b      	ldr	r3, [r7, #16]
 800f9a8:	781a      	ldrb	r2, [r3, #0]
 800f9aa:	7859      	ldrb	r1, [r3, #1]
 800f9ac:	0209      	lsls	r1, r1, #8
 800f9ae:	430a      	orrs	r2, r1
 800f9b0:	7899      	ldrb	r1, [r3, #2]
 800f9b2:	0409      	lsls	r1, r1, #16
 800f9b4:	430a      	orrs	r2, r1
 800f9b6:	78db      	ldrb	r3, [r3, #3]
 800f9b8:	061b      	lsls	r3, r3, #24
 800f9ba:	4313      	orrs	r3, r2
 800f9bc:	001a      	movs	r2, r3
 800f9be:	69fb      	ldr	r3, [r7, #28]
 800f9c0:	601a      	str	r2, [r3, #0]
    pdwVal++;
 800f9c2:	69fb      	ldr	r3, [r7, #28]
 800f9c4:	3304      	adds	r3, #4
 800f9c6:	61fb      	str	r3, [r7, #28]
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
 800f9c8:	693b      	ldr	r3, [r7, #16]
 800f9ca:	3301      	adds	r3, #1
 800f9cc:	613b      	str	r3, [r7, #16]
    pBuf++;
 800f9ce:	693b      	ldr	r3, [r7, #16]
 800f9d0:	3301      	adds	r3, #1
 800f9d2:	613b      	str	r3, [r7, #16]
    pBuf++;
 800f9d4:	693b      	ldr	r3, [r7, #16]
 800f9d6:	3301      	adds	r3, #1
 800f9d8:	613b      	str	r3, [r7, #16]
    pBuf++;
 800f9da:	693b      	ldr	r3, [r7, #16]
 800f9dc:	3301      	adds	r3, #1
 800f9de:	613b      	str	r3, [r7, #16]
  for (count = NbWords; count != 0U; count--)
 800f9e0:	6a3b      	ldr	r3, [r7, #32]
 800f9e2:	3b01      	subs	r3, #1
 800f9e4:	623b      	str	r3, [r7, #32]
 800f9e6:	6a3b      	ldr	r3, [r7, #32]
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d1dc      	bne.n	800f9a6 <USB_WritePMA+0x52>
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 800f9ec:	2316      	movs	r3, #22
 800f9ee:	18fb      	adds	r3, r7, r3
 800f9f0:	881b      	ldrh	r3, [r3, #0]
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d01e      	beq.n	800fa34 <USB_WritePMA+0xe0>
  {
    WrVal = 0U;
 800f9f6:	2300      	movs	r3, #0
 800f9f8:	627b      	str	r3, [r7, #36]	@ 0x24

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 800f9fa:	693b      	ldr	r3, [r7, #16]
 800f9fc:	781b      	ldrb	r3, [r3, #0]
 800f9fe:	001a      	movs	r2, r3
 800fa00:	6a3b      	ldr	r3, [r7, #32]
 800fa02:	00db      	lsls	r3, r3, #3
 800fa04:	409a      	lsls	r2, r3
 800fa06:	0013      	movs	r3, r2
 800fa08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fa0a:	4313      	orrs	r3, r2
 800fa0c:	627b      	str	r3, [r7, #36]	@ 0x24
      count++;
 800fa0e:	6a3b      	ldr	r3, [r7, #32]
 800fa10:	3301      	adds	r3, #1
 800fa12:	623b      	str	r3, [r7, #32]
      pBuf++;
 800fa14:	693b      	ldr	r3, [r7, #16]
 800fa16:	3301      	adds	r3, #1
 800fa18:	613b      	str	r3, [r7, #16]
      remaining_bytes--;
 800fa1a:	2116      	movs	r1, #22
 800fa1c:	187b      	adds	r3, r7, r1
 800fa1e:	881a      	ldrh	r2, [r3, #0]
 800fa20:	187b      	adds	r3, r7, r1
 800fa22:	3a01      	subs	r2, #1
 800fa24:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 800fa26:	187b      	adds	r3, r7, r1
 800fa28:	881b      	ldrh	r3, [r3, #0]
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d1e5      	bne.n	800f9fa <USB_WritePMA+0xa6>

    *pdwVal = WrVal;
 800fa2e:	69fb      	ldr	r3, [r7, #28]
 800fa30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fa32:	601a      	str	r2, [r3, #0]
  }
}
 800fa34:	46c0      	nop			@ (mov r8, r8)
 800fa36:	46bd      	mov	sp, r7
 800fa38:	b00a      	add	sp, #40	@ 0x28
 800fa3a:	bd80      	pop	{r7, pc}
 800fa3c:	40009800 	.word	0x40009800

0800fa40 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800fa40:	b590      	push	{r4, r7, lr}
 800fa42:	b08b      	sub	sp, #44	@ 0x2c
 800fa44:	af00      	add	r7, sp, #0
 800fa46:	60f8      	str	r0, [r7, #12]
 800fa48:	60b9      	str	r1, [r7, #8]
 800fa4a:	0019      	movs	r1, r3
 800fa4c:	1dbb      	adds	r3, r7, #6
 800fa4e:	801a      	strh	r2, [r3, #0]
 800fa50:	1d3b      	adds	r3, r7, #4
 800fa52:	1c0a      	adds	r2, r1, #0
 800fa54:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t count;
  uint32_t RdVal;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800fa56:	1d3b      	adds	r3, r7, #4
 800fa58:	881b      	ldrh	r3, [r3, #0]
 800fa5a:	3303      	adds	r3, #3
 800fa5c:	089b      	lsrs	r3, r3, #2
 800fa5e:	61fb      	str	r3, [r7, #28]
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 800fa60:	201a      	movs	r0, #26
 800fa62:	183b      	adds	r3, r7, r0
 800fa64:	1d3a      	adds	r2, r7, #4
 800fa66:	8812      	ldrh	r2, [r2, #0]
 800fa68:	2103      	movs	r1, #3
 800fa6a:	400a      	ands	r2, r1
 800fa6c:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 800fa6e:	68bb      	ldr	r3, [r7, #8]
 800fa70:	617b      	str	r3, [r7, #20]

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 800fa72:	1dbb      	adds	r3, r7, #6
 800fa74:	881b      	ldrh	r3, [r3, #0]
 800fa76:	4a39      	ldr	r2, [pc, #228]	@ (800fb5c <USB_ReadPMA+0x11c>)
 800fa78:	4694      	mov	ip, r2
 800fa7a:	4463      	add	r3, ip
 800fa7c:	623b      	str	r3, [r7, #32]

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 800fa7e:	183b      	adds	r3, r7, r0
 800fa80:	881b      	ldrh	r3, [r3, #0]
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d002      	beq.n	800fa8c <USB_ReadPMA+0x4c>
  {
    NbWords--;
 800fa86:	69fb      	ldr	r3, [r7, #28]
 800fa88:	3b01      	subs	r3, #1
 800fa8a:	61fb      	str	r3, [r7, #28]
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 800fa8c:	69fb      	ldr	r3, [r7, #28]
 800fa8e:	627b      	str	r3, [r7, #36]	@ 0x24
 800fa90:	e03c      	b.n	800fb0c <USB_ReadPMA+0xcc>
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 800fa92:	6a3b      	ldr	r3, [r7, #32]
 800fa94:	681a      	ldr	r2, [r3, #0]
 800fa96:	697b      	ldr	r3, [r7, #20]
 800fa98:	21ff      	movs	r1, #255	@ 0xff
 800fa9a:	4011      	ands	r1, r2
 800fa9c:	000c      	movs	r4, r1
 800fa9e:	7819      	ldrb	r1, [r3, #0]
 800faa0:	2000      	movs	r0, #0
 800faa2:	4001      	ands	r1, r0
 800faa4:	1c08      	adds	r0, r1, #0
 800faa6:	1c21      	adds	r1, r4, #0
 800faa8:	4301      	orrs	r1, r0
 800faaa:	7019      	strb	r1, [r3, #0]
 800faac:	0a11      	lsrs	r1, r2, #8
 800faae:	20ff      	movs	r0, #255	@ 0xff
 800fab0:	4001      	ands	r1, r0
 800fab2:	000c      	movs	r4, r1
 800fab4:	7859      	ldrb	r1, [r3, #1]
 800fab6:	2000      	movs	r0, #0
 800fab8:	4001      	ands	r1, r0
 800faba:	1c08      	adds	r0, r1, #0
 800fabc:	1c21      	adds	r1, r4, #0
 800fabe:	4301      	orrs	r1, r0
 800fac0:	7059      	strb	r1, [r3, #1]
 800fac2:	0c11      	lsrs	r1, r2, #16
 800fac4:	20ff      	movs	r0, #255	@ 0xff
 800fac6:	4001      	ands	r1, r0
 800fac8:	000c      	movs	r4, r1
 800faca:	7899      	ldrb	r1, [r3, #2]
 800facc:	2000      	movs	r0, #0
 800face:	4001      	ands	r1, r0
 800fad0:	1c08      	adds	r0, r1, #0
 800fad2:	1c21      	adds	r1, r4, #0
 800fad4:	4301      	orrs	r1, r0
 800fad6:	7099      	strb	r1, [r3, #2]
 800fad8:	0e10      	lsrs	r0, r2, #24
 800fada:	78da      	ldrb	r2, [r3, #3]
 800fadc:	2100      	movs	r1, #0
 800fade:	400a      	ands	r2, r1
 800fae0:	1c11      	adds	r1, r2, #0
 800fae2:	1c02      	adds	r2, r0, #0
 800fae4:	430a      	orrs	r2, r1
 800fae6:	70da      	strb	r2, [r3, #3]

    pdwVal++;
 800fae8:	6a3b      	ldr	r3, [r7, #32]
 800faea:	3304      	adds	r3, #4
 800faec:	623b      	str	r3, [r7, #32]
    pBuf++;
 800faee:	697b      	ldr	r3, [r7, #20]
 800faf0:	3301      	adds	r3, #1
 800faf2:	617b      	str	r3, [r7, #20]
    pBuf++;
 800faf4:	697b      	ldr	r3, [r7, #20]
 800faf6:	3301      	adds	r3, #1
 800faf8:	617b      	str	r3, [r7, #20]
    pBuf++;
 800fafa:	697b      	ldr	r3, [r7, #20]
 800fafc:	3301      	adds	r3, #1
 800fafe:	617b      	str	r3, [r7, #20]
    pBuf++;
 800fb00:	697b      	ldr	r3, [r7, #20]
 800fb02:	3301      	adds	r3, #1
 800fb04:	617b      	str	r3, [r7, #20]
  for (count = NbWords; count != 0U; count--)
 800fb06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb08:	3b01      	subs	r3, #1
 800fb0a:	627b      	str	r3, [r7, #36]	@ 0x24
 800fb0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d1bf      	bne.n	800fa92 <USB_ReadPMA+0x52>
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 800fb12:	231a      	movs	r3, #26
 800fb14:	18fb      	adds	r3, r7, r3
 800fb16:	881b      	ldrh	r3, [r3, #0]
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	d01b      	beq.n	800fb54 <USB_ReadPMA+0x114>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 800fb1c:	6a3b      	ldr	r3, [r7, #32]
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	613b      	str	r3, [r7, #16]

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 800fb22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb24:	b2db      	uxtb	r3, r3
 800fb26:	00db      	lsls	r3, r3, #3
 800fb28:	693a      	ldr	r2, [r7, #16]
 800fb2a:	40da      	lsrs	r2, r3
 800fb2c:	0013      	movs	r3, r2
 800fb2e:	b2da      	uxtb	r2, r3
 800fb30:	697b      	ldr	r3, [r7, #20]
 800fb32:	701a      	strb	r2, [r3, #0]
      count++;
 800fb34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb36:	3301      	adds	r3, #1
 800fb38:	627b      	str	r3, [r7, #36]	@ 0x24
      pBuf++;
 800fb3a:	697b      	ldr	r3, [r7, #20]
 800fb3c:	3301      	adds	r3, #1
 800fb3e:	617b      	str	r3, [r7, #20]
      remaining_bytes--;
 800fb40:	211a      	movs	r1, #26
 800fb42:	187b      	adds	r3, r7, r1
 800fb44:	881a      	ldrh	r2, [r3, #0]
 800fb46:	187b      	adds	r3, r7, r1
 800fb48:	3a01      	subs	r2, #1
 800fb4a:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 800fb4c:	187b      	adds	r3, r7, r1
 800fb4e:	881b      	ldrh	r3, [r3, #0]
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d1e6      	bne.n	800fb22 <USB_ReadPMA+0xe2>
  }
}
 800fb54:	46c0      	nop			@ (mov r8, r8)
 800fb56:	46bd      	mov	sp, r7
 800fb58:	b00b      	add	sp, #44	@ 0x2c
 800fb5a:	bd90      	pop	{r4, r7, pc}
 800fb5c:	40009800 	.word	0x40009800

0800fb60 <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 800fb60:	b580      	push	{r7, lr}
 800fb62:	b094      	sub	sp, #80	@ 0x50
 800fb64:	af00      	add	r7, sp, #0
 800fb66:	60f8      	str	r0, [r7, #12]
 800fb68:	60b9      	str	r1, [r7, #8]
 800fb6a:	607a      	str	r2, [r7, #4]
 800fb6c:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	3303      	adds	r3, #3
 800fb72:	2203      	movs	r2, #3
 800fb74:	4393      	bics	r3, r2
 800fb76:	607b      	str	r3, [r7, #4]
__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{

unsigned int  primask_value;

    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800fb78:	f3ef 8310 	mrs	r3, PRIMASK
 800fb7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" CPSID i" : : : "memory" );
 800fb7e:	b672      	cpsid	i
    return(primask_value);
 800fb80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Disable interrupts.  */
    TX_DISABLE
 800fb82:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800fb84:	4b56      	ldr	r3, [pc, #344]	@ (800fce0 <_tx_byte_allocate+0x180>)
 800fb86:	681b      	ldr	r3, [r3, #0]
 800fb88:	643b      	str	r3, [r7, #64]	@ 0x40
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 800fb8a:	2300      	movs	r3, #0
 800fb8c:	647b      	str	r3, [r7, #68]	@ 0x44
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800fb8e:	68fb      	ldr	r3, [r7, #12]
 800fb90:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fb92:	621a      	str	r2, [r3, #32]
 800fb94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fb96:	627b      	str	r3, [r7, #36]	@ 0x24
}

__attribute__( ( always_inline ) ) static inline void __restore_interrupts(unsigned int primask_value)
{

    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800fb98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb9a:	f383 8810 	msr	PRIMASK, r3
}
 800fb9e:	46c0      	nop			@ (mov r8, r8)
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 800fba0:	687a      	ldr	r2, [r7, #4]
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	0011      	movs	r1, r2
 800fba6:	0018      	movs	r0, r3
 800fba8:	f000 f9c0 	bl	800ff2c <_tx_byte_pool_search>
 800fbac:	0003      	movs	r3, r0
 800fbae:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800fbb0:	f3ef 8310 	mrs	r3, PRIMASK
 800fbb4:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" CPSID i" : : : "memory" );
 800fbb6:	b672      	cpsid	i
    return(primask_value);
 800fbb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 800fbba:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 800fbbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d002      	beq.n	800fbc8 <_tx_byte_allocate+0x68>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 800fbc2:	2301      	movs	r3, #1
 800fbc4:	647b      	str	r3, [r7, #68]	@ 0x44
 800fbc6:	e006      	b.n	800fbd6 <_tx_byte_allocate+0x76>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 800fbc8:	68fb      	ldr	r3, [r7, #12]
 800fbca:	6a1b      	ldr	r3, [r3, #32]
 800fbcc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fbce:	429a      	cmp	r2, r3
 800fbd0:	d101      	bne.n	800fbd6 <_tx_byte_allocate+0x76>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 800fbd2:	2301      	movs	r3, #1
 800fbd4:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }

    } while (finished == TX_FALSE);
 800fbd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d0d8      	beq.n	800fb8e <_tx_byte_allocate+0x2e>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 800fbdc:	68bb      	ldr	r3, [r7, #8]
 800fbde:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800fbe0:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 800fbe2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fbe4:	2b00      	cmp	r3, #0
 800fbe6:	d008      	beq.n	800fbfa <_tx_byte_allocate+0x9a>
 800fbe8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fbea:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800fbec:	6a3b      	ldr	r3, [r7, #32]
 800fbee:	f383 8810 	msr	PRIMASK, r3
}
 800fbf2:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 800fbf4:	2300      	movs	r3, #0
 800fbf6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fbf8:	e06d      	b.n	800fcd6 <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 800fbfa:	683b      	ldr	r3, [r7, #0]
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d062      	beq.n	800fcc6 <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 800fc00:	4b38      	ldr	r3, [pc, #224]	@ (800fce4 <_tx_byte_allocate+0x184>)
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d007      	beq.n	800fc18 <_tx_byte_allocate+0xb8>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 800fc08:	2310      	movs	r3, #16
 800fc0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fc0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fc0e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800fc10:	69fb      	ldr	r3, [r7, #28]
 800fc12:	f383 8810 	msr	PRIMASK, r3
}
 800fc16:	e05e      	b.n	800fcd6 <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 800fc18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc1a:	4a33      	ldr	r2, [pc, #204]	@ (800fce8 <_tx_byte_allocate+0x188>)
 800fc1c:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 800fc1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc20:	68fa      	ldr	r2, [r7, #12]
 800fc22:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 800fc24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc26:	68ba      	ldr	r2, [r7, #8]
 800fc28:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 800fc2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc2c:	687a      	ldr	r2, [r7, #4]
 800fc2e:	679a      	str	r2, [r3, #120]	@ 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 800fc30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc32:	22ac      	movs	r2, #172	@ 0xac
 800fc34:	589b      	ldr	r3, [r3, r2]
 800fc36:	1c5a      	adds	r2, r3, #1
 800fc38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc3a:	21ac      	movs	r1, #172	@ 0xac
 800fc3c:	505a      	str	r2, [r3, r1]
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800fc3e:	68fb      	ldr	r3, [r7, #12]
 800fc40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc42:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 800fc44:	68fb      	ldr	r3, [r7, #12]
 800fc46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc48:	1c5a      	adds	r2, r3, #1
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 800fc4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d109      	bne.n	800fc68 <_tx_byte_allocate+0x108>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 800fc54:	68fb      	ldr	r3, [r7, #12]
 800fc56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fc58:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800fc5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fc5e:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800fc60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc62:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fc64:	675a      	str	r2, [r3, #116]	@ 0x74
 800fc66:	e011      	b.n	800fc8c <_tx_byte_allocate+0x12c>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 800fc68:	68fb      	ldr	r3, [r7, #12]
 800fc6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc6c:	637b      	str	r3, [r7, #52]	@ 0x34
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 800fc6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fc72:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800fc74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fc78:	633b      	str	r3, [r7, #48]	@ 0x30
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800fc7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fc7e:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800fc80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc82:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fc84:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800fc86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc88:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fc8a:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 800fc8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc8e:	2209      	movs	r2, #9
 800fc90:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800fc92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc94:	2201      	movs	r2, #1
 800fc96:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800fc98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc9a:	683a      	ldr	r2, [r7, #0]
 800fc9c:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800fc9e:	4b11      	ldr	r3, [pc, #68]	@ (800fce4 <_tx_byte_allocate+0x184>)
 800fca0:	681b      	ldr	r3, [r3, #0]
 800fca2:	1c5a      	adds	r2, r3, #1
 800fca4:	4b0f      	ldr	r3, [pc, #60]	@ (800fce4 <_tx_byte_allocate+0x184>)
 800fca6:	601a      	str	r2, [r3, #0]
 800fca8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fcaa:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800fcac:	69bb      	ldr	r3, [r7, #24]
 800fcae:	f383 8810 	msr	PRIMASK, r3
}
 800fcb2:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800fcb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fcb6:	0018      	movs	r0, r3
 800fcb8:	f003 f84c 	bl	8012d54 <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 800fcbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fcbe:	2284      	movs	r2, #132	@ 0x84
 800fcc0:	589b      	ldr	r3, [r3, r2]
 800fcc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fcc4:	e007      	b.n	800fcd6 <_tx_byte_allocate+0x176>
 800fcc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fcc8:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800fcca:	697b      	ldr	r3, [r7, #20]
 800fccc:	f383 8810 	msr	PRIMASK, r3
}
 800fcd0:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 800fcd2:	2310      	movs	r3, #16
 800fcd4:	64bb      	str	r3, [r7, #72]	@ 0x48
        }
    }

    /* Return completion status.  */
    return(status);
 800fcd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800fcd8:	0018      	movs	r0, r3
 800fcda:	46bd      	mov	sp, r7
 800fcdc:	b014      	add	sp, #80	@ 0x50
 800fcde:	bd80      	pop	{r7, pc}
 800fce0:	2001155c 	.word	0x2001155c
 800fce4:	200115f4 	.word	0x200115f4
 800fce8:	0800fced 	.word	0x0800fced

0800fcec <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 800fcec:	b580      	push	{r7, lr}
 800fcee:	b08c      	sub	sp, #48	@ 0x30
 800fcf0:	af00      	add	r7, sp, #0
 800fcf2:	6078      	str	r0, [r7, #4]
 800fcf4:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800fcf6:	f3ef 8310 	mrs	r3, PRIMASK
 800fcfa:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 800fcfc:	b672      	cpsid	i
    return(primask_value);
 800fcfe:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 800fd00:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800fd06:	4b32      	ldr	r3, [pc, #200]	@ (800fdd0 <_tx_byte_pool_cleanup+0xe4>)
 800fd08:	429a      	cmp	r2, r3
 800fd0a:	d157      	bne.n	800fdbc <_tx_byte_pool_cleanup+0xd0>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	22ac      	movs	r2, #172	@ 0xac
 800fd10:	589b      	ldr	r3, [r3, r2]
 800fd12:	683a      	ldr	r2, [r7, #0]
 800fd14:	429a      	cmp	r2, r3
 800fd16:	d151      	bne.n	800fdbc <_tx_byte_pool_cleanup+0xd0>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fd1c:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 800fd1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	d04b      	beq.n	800fdbc <_tx_byte_pool_cleanup+0xd0>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 800fd24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	4a2a      	ldr	r2, [pc, #168]	@ (800fdd4 <_tx_byte_pool_cleanup+0xe8>)
 800fd2a:	4293      	cmp	r3, r2
 800fd2c:	d146      	bne.n	800fdbc <_tx_byte_pool_cleanup+0xd0>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800fd2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd32:	2b00      	cmp	r3, #0
 800fd34:	d042      	beq.n	800fdbc <_tx_byte_pool_cleanup+0xd0>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	2200      	movs	r2, #0
 800fd3a:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 800fd3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd40:	1e5a      	subs	r2, r3, #1
 800fd42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd44:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800fd46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd4a:	627b      	str	r3, [r7, #36]	@ 0x24

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800fd4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	d103      	bne.n	800fd5a <_tx_byte_pool_cleanup+0x6e>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 800fd52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd54:	2200      	movs	r2, #0
 800fd56:	625a      	str	r2, [r3, #36]	@ 0x24
 800fd58:	e013      	b.n	800fd82 <_tx_byte_pool_cleanup+0x96>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fd5e:	623b      	str	r3, [r7, #32]
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fd64:	61fb      	str	r3, [r7, #28]
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800fd66:	6a3b      	ldr	r3, [r7, #32]
 800fd68:	69fa      	ldr	r2, [r7, #28]
 800fd6a:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800fd6c:	69fb      	ldr	r3, [r7, #28]
 800fd6e:	6a3a      	ldr	r2, [r7, #32]
 800fd70:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 800fd72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd76:	687a      	ldr	r2, [r7, #4]
 800fd78:	429a      	cmp	r2, r3
 800fd7a:	d102      	bne.n	800fd82 <_tx_byte_pool_cleanup+0x96>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 800fd7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd7e:	6a3a      	ldr	r2, [r7, #32]
 800fd80:	625a      	str	r2, [r3, #36]	@ 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fd86:	2b09      	cmp	r3, #9
 800fd88:	d118      	bne.n	800fdbc <_tx_byte_pool_cleanup+0xd0>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	2284      	movs	r2, #132	@ 0x84
 800fd8e:	2110      	movs	r1, #16
 800fd90:	5099      	str	r1, [r3, r2]
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800fd92:	4b11      	ldr	r3, [pc, #68]	@ (800fdd8 <_tx_byte_pool_cleanup+0xec>)
 800fd94:	681b      	ldr	r3, [r3, #0]
 800fd96:	1c5a      	adds	r2, r3, #1
 800fd98:	4b0f      	ldr	r3, [pc, #60]	@ (800fdd8 <_tx_byte_pool_cleanup+0xec>)
 800fd9a:	601a      	str	r2, [r3, #0]
 800fd9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd9e:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800fda0:	693b      	ldr	r3, [r7, #16]
 800fda2:	f383 8810 	msr	PRIMASK, r3
}
 800fda6:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	0018      	movs	r0, r3
 800fdac:	f002 fed2 	bl	8012b54 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800fdb0:	f3ef 8310 	mrs	r3, PRIMASK
 800fdb4:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 800fdb6:	b672      	cpsid	i
    return(primask_value);
 800fdb8:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800fdba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fdbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fdbe:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800fdc0:	68fb      	ldr	r3, [r7, #12]
 800fdc2:	f383 8810 	msr	PRIMASK, r3
}
 800fdc6:	46c0      	nop			@ (mov r8, r8)
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800fdc8:	46c0      	nop			@ (mov r8, r8)
 800fdca:	46bd      	mov	sp, r7
 800fdcc:	b00c      	add	sp, #48	@ 0x30
 800fdce:	bd80      	pop	{r7, pc}
 800fdd0:	0800fced 	.word	0x0800fced
 800fdd4:	42595445 	.word	0x42595445
 800fdd8:	200115f4 	.word	0x200115f4

0800fddc <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 800fddc:	b580      	push	{r7, lr}
 800fdde:	b092      	sub	sp, #72	@ 0x48
 800fde0:	af00      	add	r7, sp, #0
 800fde2:	60f8      	str	r0, [r7, #12]
 800fde4:	60b9      	str	r1, [r7, #8]
 800fde6:	607a      	str	r2, [r7, #4]
 800fde8:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 800fdea:	68fb      	ldr	r3, [r7, #12]
 800fdec:	647b      	str	r3, [r7, #68]	@ 0x44
 800fdee:	233f      	movs	r3, #63	@ 0x3f
 800fdf0:	18fb      	adds	r3, r7, r3
 800fdf2:	2200      	movs	r2, #0
 800fdf4:	701a      	strb	r2, [r3, #0]
 800fdf6:	2334      	movs	r3, #52	@ 0x34
 800fdf8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fdfa:	2300      	movs	r3, #0
 800fdfc:	643b      	str	r3, [r7, #64]	@ 0x40
 800fdfe:	e009      	b.n	800fe14 <_tx_byte_pool_create+0x38>
 800fe00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fe02:	1c5a      	adds	r2, r3, #1
 800fe04:	647a      	str	r2, [r7, #68]	@ 0x44
 800fe06:	223f      	movs	r2, #63	@ 0x3f
 800fe08:	18ba      	adds	r2, r7, r2
 800fe0a:	7812      	ldrb	r2, [r2, #0]
 800fe0c:	701a      	strb	r2, [r3, #0]
 800fe0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fe10:	3301      	adds	r3, #1
 800fe12:	643b      	str	r3, [r7, #64]	@ 0x40
 800fe14:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fe16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe18:	429a      	cmp	r2, r3
 800fe1a:	d3f1      	bcc.n	800fe00 <_tx_byte_pool_create+0x24>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800fe1c:	683b      	ldr	r3, [r7, #0]
 800fe1e:	2203      	movs	r2, #3
 800fe20:	4393      	bics	r3, r2
 800fe22:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 800fe24:	68fb      	ldr	r3, [r7, #12]
 800fe26:	68ba      	ldr	r2, [r7, #8]
 800fe28:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800fe2a:	68fb      	ldr	r3, [r7, #12]
 800fe2c:	687a      	ldr	r2, [r7, #4]
 800fe2e:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 800fe30:	68fb      	ldr	r3, [r7, #12]
 800fe32:	683a      	ldr	r2, [r7, #0]
 800fe34:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800fe36:	68fb      	ldr	r3, [r7, #12]
 800fe38:	687a      	ldr	r2, [r7, #4]
 800fe3a:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800fe3c:	68fb      	ldr	r3, [r7, #12]
 800fe3e:	687a      	ldr	r2, [r7, #4]
 800fe40:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 800fe42:	683b      	ldr	r3, [r7, #0]
 800fe44:	3b08      	subs	r3, #8
 800fe46:	001a      	movs	r2, r3
 800fe48:	68fb      	ldr	r3, [r7, #12]
 800fe4a:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 800fe4c:	68fb      	ldr	r3, [r7, #12]
 800fe4e:	2202      	movs	r2, #2
 800fe50:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 800fe56:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fe58:	683b      	ldr	r3, [r7, #0]
 800fe5a:	18d3      	adds	r3, r2, r3
 800fe5c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 800fe5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe60:	3b04      	subs	r3, #4
 800fe62:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800fe64:	68fb      	ldr	r3, [r7, #12]
 800fe66:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800fe68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 800fe6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fe70:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 800fe72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe74:	3b04      	subs	r3, #4
 800fe76:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800fe78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800fe7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe7e:	687a      	ldr	r2, [r7, #4]
 800fe80:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 800fe86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 800fe8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe8c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fe8e:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 800fe94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe96:	3304      	adds	r3, #4
 800fe98:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 800fe9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 800fe9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fea0:	4a1e      	ldr	r2, [pc, #120]	@ (800ff1c <_tx_byte_pool_create+0x140>)
 800fea2:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 800fea4:	68fb      	ldr	r3, [r7, #12]
 800fea6:	2200      	movs	r2, #0
 800fea8:	621a      	str	r2, [r3, #32]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800feaa:	f3ef 8310 	mrs	r3, PRIMASK
 800feae:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 800feb0:	b672      	cpsid	i
    return(primask_value);
 800feb2:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 800feb4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	4a19      	ldr	r2, [pc, #100]	@ (800ff20 <_tx_byte_pool_create+0x144>)
 800feba:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 800febc:	4b19      	ldr	r3, [pc, #100]	@ (800ff24 <_tx_byte_pool_create+0x148>)
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	d109      	bne.n	800fed8 <_tx_byte_pool_create+0xfc>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 800fec4:	4b18      	ldr	r3, [pc, #96]	@ (800ff28 <_tx_byte_pool_create+0x14c>)
 800fec6:	68fa      	ldr	r2, [r7, #12]
 800fec8:	601a      	str	r2, [r3, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 800feca:	68fb      	ldr	r3, [r7, #12]
 800fecc:	68fa      	ldr	r2, [r7, #12]
 800fece:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 800fed0:	68fb      	ldr	r3, [r7, #12]
 800fed2:	68fa      	ldr	r2, [r7, #12]
 800fed4:	631a      	str	r2, [r3, #48]	@ 0x30
 800fed6:	e011      	b.n	800fefc <_tx_byte_pool_create+0x120>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 800fed8:	4b13      	ldr	r3, [pc, #76]	@ (800ff28 <_tx_byte_pool_create+0x14c>)
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 800fede:	6a3b      	ldr	r3, [r7, #32]
 800fee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fee2:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 800fee4:	6a3b      	ldr	r3, [r7, #32]
 800fee6:	68fa      	ldr	r2, [r7, #12]
 800fee8:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 800feea:	69fb      	ldr	r3, [r7, #28]
 800feec:	68fa      	ldr	r2, [r7, #12]
 800feee:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 800fef0:	68fb      	ldr	r3, [r7, #12]
 800fef2:	69fa      	ldr	r2, [r7, #28]
 800fef4:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 800fef6:	68fb      	ldr	r3, [r7, #12]
 800fef8:	6a3a      	ldr	r2, [r7, #32]
 800fefa:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 800fefc:	4b09      	ldr	r3, [pc, #36]	@ (800ff24 <_tx_byte_pool_create+0x148>)
 800fefe:	681b      	ldr	r3, [r3, #0]
 800ff00:	1c5a      	adds	r2, r3, #1
 800ff02:	4b08      	ldr	r3, [pc, #32]	@ (800ff24 <_tx_byte_pool_create+0x148>)
 800ff04:	601a      	str	r2, [r3, #0]
 800ff06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff08:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800ff0a:	697b      	ldr	r3, [r7, #20]
 800ff0c:	f383 8810 	msr	PRIMASK, r3
}
 800ff10:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800ff12:	2300      	movs	r3, #0
}
 800ff14:	0018      	movs	r0, r3
 800ff16:	46bd      	mov	sp, r7
 800ff18:	b012      	add	sp, #72	@ 0x48
 800ff1a:	bd80      	pop	{r7, pc}
 800ff1c:	ffffeeee 	.word	0xffffeeee
 800ff20:	42595445 	.word	0x42595445
 800ff24:	20011550 	.word	0x20011550
 800ff28:	2001154c 	.word	0x2001154c

0800ff2c <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 800ff2c:	b580      	push	{r7, lr}
 800ff2e:	b094      	sub	sp, #80	@ 0x50
 800ff30:	af00      	add	r7, sp, #0
 800ff32:	6078      	str	r0, [r7, #4]
 800ff34:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 800ff36:	2300      	movs	r3, #0
 800ff38:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800ff3a:	f3ef 8310 	mrs	r3, PRIMASK
 800ff3e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 800ff40:	b672      	cpsid	i
    return(primask_value);
 800ff42:	69fb      	ldr	r3, [r7, #28]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 800ff44:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	689a      	ldr	r2, [r3, #8]
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	68db      	ldr	r3, [r3, #12]
 800ff4e:	3b02      	subs	r3, #2
 800ff50:	00db      	lsls	r3, r3, #3
 800ff52:	18d3      	adds	r3, r2, r3
 800ff54:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (memory_size >= total_theoretical_available)
 800ff56:	683a      	ldr	r2, [r7, #0]
 800ff58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff5a:	429a      	cmp	r2, r3
 800ff5c:	d308      	bcc.n	800ff70 <_tx_byte_pool_search+0x44>
 800ff5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ff60:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800ff62:	69bb      	ldr	r3, [r7, #24]
 800ff64:	f383 8810 	msr	PRIMASK, r3
}
 800ff68:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 800ff6a:	2300      	movs	r3, #0
 800ff6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ff6e:	e0db      	b.n	8010128 <_tx_byte_pool_search+0x1fc>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800ff70:	4b70      	ldr	r3, [pc, #448]	@ (8010134 <_tx_byte_pool_search+0x208>)
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ff7a:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	695b      	ldr	r3, [r3, #20]
 800ff80:	64bb      	str	r3, [r7, #72]	@ 0x48
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	68db      	ldr	r3, [r3, #12]
 800ff86:	3301      	adds	r3, #1
 800ff88:	643b      	str	r3, [r7, #64]	@ 0x40
        available_bytes =  ((ULONG) 0);
 800ff8a:	2300      	movs	r3, #0
 800ff8c:	647b      	str	r3, [r7, #68]	@ 0x44
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 800ff8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ff90:	3304      	adds	r3, #4
 800ff92:	633b      	str	r3, [r7, #48]	@ 0x30
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800ff94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff96:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 800ff98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	4a66      	ldr	r2, [pc, #408]	@ (8010138 <_tx_byte_pool_search+0x20c>)
 800ff9e:	4293      	cmp	r3, r2
 800ffa0:	d143      	bne.n	801002a <_tx_byte_pool_search+0xfe>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 800ffa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d104      	bne.n	800ffb2 <_tx_byte_pool_search+0x86>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ffac:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 800ffae:	2301      	movs	r3, #1
 800ffb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800ffb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ffb4:	62bb      	str	r3, [r7, #40]	@ 0x28
                next_ptr =             *this_block_link_ptr;
 800ffb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	627b      	str	r3, [r7, #36]	@ 0x24

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 800ffbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ffbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ffc0:	1ad3      	subs	r3, r2, r3
 800ffc2:	647b      	str	r3, [r7, #68]	@ 0x44
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 800ffc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ffc6:	3b08      	subs	r3, #8
 800ffc8:	647b      	str	r3, [r7, #68]	@ 0x44

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 800ffca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ffcc:	683b      	ldr	r3, [r7, #0]
 800ffce:	429a      	cmp	r2, r3
 800ffd0:	d255      	bcs.n	801007e <_tx_byte_pool_search+0x152>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 800ffd2:	2300      	movs	r3, #0
 800ffd4:	647b      	str	r3, [r7, #68]	@ 0x44

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 800ffd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffd8:	3304      	adds	r3, #4
 800ffda:	633b      	str	r3, [r7, #48]	@ 0x30
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800ffdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffde:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 800ffe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ffe2:	681b      	ldr	r3, [r3, #0]
 800ffe4:	4a54      	ldr	r2, [pc, #336]	@ (8010138 <_tx_byte_pool_search+0x20c>)
 800ffe6:	4293      	cmp	r3, r2
 800ffe8:	d113      	bne.n	8010012 <_tx_byte_pool_search+0xe6>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800ffea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffec:	623b      	str	r3, [r7, #32]
                        *this_block_link_ptr =  *next_block_link_ptr;
 800ffee:	6a3b      	ldr	r3, [r7, #32]
 800fff0:	681a      	ldr	r2, [r3, #0]
 800fff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fff4:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	68db      	ldr	r3, [r3, #12]
 800fffa:	1e5a      	subs	r2, r3, #1
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	695b      	ldr	r3, [r3, #20]
 8010004:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010006:	429a      	cmp	r2, r3
 8010008:	d114      	bne.n	8010034 <_tx_byte_pool_search+0x108>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801000e:	615a      	str	r2, [r3, #20]
 8010010:	e010      	b.n	8010034 <_tx_byte_pool_search+0x108>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8010012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010014:	623b      	str	r3, [r7, #32]
                        current_ptr =  *next_block_link_ptr;
 8010016:	6a3b      	ldr	r3, [r7, #32]
 8010018:	681b      	ldr	r3, [r3, #0]
 801001a:	64bb      	str	r3, [r7, #72]	@ 0x48

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 801001c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801001e:	2b00      	cmp	r3, #0
 8010020:	d008      	beq.n	8010034 <_tx_byte_pool_search+0x108>
                        {
                            examine_blocks--;
 8010022:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010024:	3b01      	subs	r3, #1
 8010026:	643b      	str	r3, [r7, #64]	@ 0x40
 8010028:	e004      	b.n	8010034 <_tx_byte_pool_search+0x108>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801002a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801002c:	62bb      	str	r3, [r7, #40]	@ 0x28
                current_ptr =  *this_block_link_ptr;
 801002e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010030:	681b      	ldr	r3, [r3, #0]
 8010032:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 8010034:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010036:	2b00      	cmp	r3, #0
 8010038:	d002      	beq.n	8010040 <_tx_byte_pool_search+0x114>
            {

                examine_blocks--;
 801003a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801003c:	3b01      	subs	r3, #1
 801003e:	643b      	str	r3, [r7, #64]	@ 0x40
 8010040:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010042:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010044:	693b      	ldr	r3, [r7, #16]
 8010046:	f383 8810 	msr	PRIMASK, r3
}
 801004a:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801004c:	f3ef 8310 	mrs	r3, PRIMASK
 8010050:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010052:	b672      	cpsid	i
    return(primask_value);
 8010054:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 8010056:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	6a1b      	ldr	r3, [r3, #32]
 801005c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801005e:	429a      	cmp	r2, r3
 8010060:	d009      	beq.n	8010076 <_tx_byte_pool_search+0x14a>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	695b      	ldr	r3, [r3, #20]
 8010066:	64bb      	str	r3, [r7, #72]	@ 0x48
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	68db      	ldr	r3, [r3, #12]
 801006c:	3301      	adds	r3, #1
 801006e:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010074:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 8010076:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010078:	2b00      	cmp	r3, #0
 801007a:	d188      	bne.n	800ff8e <_tx_byte_pool_search+0x62>
 801007c:	e000      	b.n	8010080 <_tx_byte_pool_search+0x154>
                    break;
 801007e:	46c0      	nop			@ (mov r8, r8)

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 8010080:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010082:	2b00      	cmp	r3, #0
 8010084:	d048      	beq.n	8010118 <_tx_byte_pool_search+0x1ec>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 8010086:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010088:	683b      	ldr	r3, [r7, #0]
 801008a:	1ad3      	subs	r3, r2, r3
 801008c:	2b13      	cmp	r3, #19
 801008e:	d91e      	bls.n	80100ce <_tx_byte_pool_search+0x1a2>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8010090:	683b      	ldr	r3, [r7, #0]
 8010092:	3308      	adds	r3, #8
 8010094:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010096:	18d3      	adds	r3, r2, r3
 8010098:	627b      	str	r3, [r7, #36]	@ 0x24

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 801009a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801009c:	623b      	str	r3, [r7, #32]
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801009e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80100a0:	62bb      	str	r3, [r7, #40]	@ 0x28
                *next_block_link_ptr =  *this_block_link_ptr;
 80100a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100a4:	681a      	ldr	r2, [r3, #0]
 80100a6:	6a3b      	ldr	r3, [r7, #32]
 80100a8:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 80100aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100ac:	3304      	adds	r3, #4
 80100ae:	633b      	str	r3, [r7, #48]	@ 0x30
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 80100b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 80100b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80100b6:	4a20      	ldr	r2, [pc, #128]	@ (8010138 <_tx_byte_pool_search+0x20c>)
 80100b8:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	68db      	ldr	r3, [r3, #12]
 80100be:	1c5a      	adds	r2, r3, #1
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 80100c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80100c8:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 80100ca:	683b      	ldr	r3, [r7, #0]
 80100cc:	647b      	str	r3, [r7, #68]	@ 0x44
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 80100ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80100d0:	3304      	adds	r3, #4
 80100d2:	633b      	str	r3, [r7, #48]	@ 0x30
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 80100d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100d6:	62bb      	str	r3, [r7, #40]	@ 0x28
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 80100d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100da:	687a      	ldr	r2, [r7, #4]
 80100dc:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	689a      	ldr	r2, [r3, #8]
 80100e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80100e4:	1ad3      	subs	r3, r2, r3
 80100e6:	3b08      	subs	r3, #8
 80100e8:	001a      	movs	r2, r3
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	695b      	ldr	r3, [r3, #20]
 80100f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80100f4:	429a      	cmp	r2, r3
 80100f6:	d105      	bne.n	8010104 <_tx_byte_pool_search+0x1d8>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 80100f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80100fa:	62bb      	str	r3, [r7, #40]	@ 0x28
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 80100fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100fe:	681a      	ldr	r2, [r3, #0]
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	615a      	str	r2, [r3, #20]
 8010104:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010106:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010108:	68fb      	ldr	r3, [r7, #12]
 801010a:	f383 8810 	msr	PRIMASK, r3
}
 801010e:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8010110:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010112:	3308      	adds	r3, #8
 8010114:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010116:	e007      	b.n	8010128 <_tx_byte_pool_search+0x1fc>
 8010118:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801011a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801011c:	68bb      	ldr	r3, [r7, #8]
 801011e:	f383 8810 	msr	PRIMASK, r3
}
 8010122:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 8010124:	2300      	movs	r3, #0
 8010126:	64bb      	str	r3, [r7, #72]	@ 0x48
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 8010128:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 801012a:	0018      	movs	r0, r3
 801012c:	46bd      	mov	sp, r7
 801012e:	b014      	add	sp, #80	@ 0x50
 8010130:	bd80      	pop	{r7, pc}
 8010132:	46c0      	nop			@ (mov r8, r8)
 8010134:	2001155c 	.word	0x2001155c
 8010138:	ffffeeee 	.word	0xffffeeee

0801013c <_tx_event_flags_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_event_flags_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 801013c:	b580      	push	{r7, lr}
 801013e:	b08c      	sub	sp, #48	@ 0x30
 8010140:	af00      	add	r7, sp, #0
 8010142:	6078      	str	r0, [r7, #4]
 8010144:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010146:	f3ef 8310 	mrs	r3, PRIMASK
 801014a:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801014c:	b672      	cpsid	i
    return(primask_value);
 801014e:	697b      	ldr	r3, [r7, #20]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the event flags group.  */
    TX_DISABLE
 8010150:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_event_flags_cleanup))
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8010156:	4b37      	ldr	r3, [pc, #220]	@ (8010234 <_tx_event_flags_cleanup+0xf8>)
 8010158:	429a      	cmp	r2, r3
 801015a:	d161      	bne.n	8010220 <_tx_event_flags_cleanup+0xe4>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	22ac      	movs	r2, #172	@ 0xac
 8010160:	589b      	ldr	r3, [r3, r2]
 8010162:	683a      	ldr	r2, [r7, #0]
 8010164:	429a      	cmp	r2, r3
 8010166:	d15b      	bne.n	8010220 <_tx_event_flags_cleanup+0xe4>
        {

            /* Setup pointer to event flags control block.  */
            group_ptr =  TX_VOID_TO_EVENT_FLAGS_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801016c:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Check for a NULL event flags control block pointer.  */
            if (group_ptr != TX_NULL)
 801016e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010170:	2b00      	cmp	r3, #0
 8010172:	d055      	beq.n	8010220 <_tx_event_flags_cleanup+0xe4>
            {

                /* Is the group pointer ID valid?  */
                if (group_ptr -> tx_event_flags_group_id == TX_EVENT_FLAGS_ID)
 8010174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	4a2f      	ldr	r2, [pc, #188]	@ (8010238 <_tx_event_flags_cleanup+0xfc>)
 801017a:	4293      	cmp	r3, r2
 801017c:	d150      	bne.n	8010220 <_tx_event_flags_cleanup+0xe4>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 801017e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010180:	695b      	ldr	r3, [r3, #20]
 8010182:	2b00      	cmp	r3, #0
 8010184:	d04c      	beq.n	8010220 <_tx_event_flags_cleanup+0xe4>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	2200      	movs	r2, #0
 801018a:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Pickup the suspended count.  */
                        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 801018c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801018e:	695b      	ldr	r3, [r3, #20]
 8010190:	627b      	str	r3, [r7, #36]	@ 0x24

                        /* Pickup the suspension head.  */
                        suspension_head =  group_ptr -> tx_event_flags_group_suspension_list;
 8010192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010194:	691b      	ldr	r3, [r3, #16]
 8010196:	623b      	str	r3, [r7, #32]

                        /* Determine if the cleanup is being done while a set operation was interrupted.  If the
                           suspended count is non-zero and the suspension head is NULL, the list is being processed
                           and cannot be touched from here. The suspension list removal will instead take place
                           inside the event flag set code.  */
                        if (suspension_head != TX_NULL)
 8010198:	6a3b      	ldr	r3, [r7, #32]
 801019a:	2b00      	cmp	r3, #0
 801019c:	d020      	beq.n	80101e0 <_tx_event_flags_cleanup+0xa4>
                        {

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the local suspension count.  */
                            suspended_count--;
 801019e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101a0:	3b01      	subs	r3, #1
 80101a2:	627b      	str	r3, [r7, #36]	@ 0x24

                            /* Store the updated suspended count.  */
                            group_ptr -> tx_event_flags_group_suspended_count =  suspended_count;
 80101a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80101a8:	615a      	str	r2, [r3, #20]

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 80101aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d103      	bne.n	80101b8 <_tx_event_flags_cleanup+0x7c>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 80101b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101b2:	2200      	movs	r2, #0
 80101b4:	611a      	str	r2, [r3, #16]
 80101b6:	e016      	b.n	80101e6 <_tx_event_flags_cleanup+0xaa>
                            {

                                /* At least one more thread is on the same suspension list.  */

                                /* Update the links of the adjacent threads.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80101bc:	61fb      	str	r3, [r7, #28]
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80101c2:	61bb      	str	r3, [r7, #24]
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 80101c4:	69fb      	ldr	r3, [r7, #28]
 80101c6:	69ba      	ldr	r2, [r7, #24]
 80101c8:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 80101ca:	69bb      	ldr	r3, [r7, #24]
 80101cc:	69fa      	ldr	r2, [r7, #28]
 80101ce:	671a      	str	r2, [r3, #112]	@ 0x70

                                /* Determine if we need to update the head pointer.  */
                                if (suspension_head == thread_ptr)
 80101d0:	6a3a      	ldr	r2, [r7, #32]
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	429a      	cmp	r2, r3
 80101d6:	d106      	bne.n	80101e6 <_tx_event_flags_cleanup+0xaa>
                                {

                                    /* Update the list head pointer.  */
                                    group_ptr -> tx_event_flags_group_suspension_list =  next_thread;
 80101d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101da:	69fa      	ldr	r2, [r7, #28]
 80101dc:	611a      	str	r2, [r3, #16]
 80101de:	e002      	b.n	80101e6 <_tx_event_flags_cleanup+0xaa>
                        }
                        else
                        {

                            /* In this case, the search pointer in an interrupted event flag set must be reset.  */
                            group_ptr -> tx_event_flags_group_reset_search =  TX_TRUE;
 80101e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101e2:	2201      	movs	r2, #1
 80101e4:	60da      	str	r2, [r3, #12]
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_EVENT_FLAG)
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80101ea:	2b07      	cmp	r3, #7
 80101ec:	d118      	bne.n	8010220 <_tx_event_flags_cleanup+0xe4>
                            /* Increment the number of timeouts on this event flags group.  */
                            group_ptr -> tx_event_flags_group____performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_EVENTS;
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	2284      	movs	r2, #132	@ 0x84
 80101f2:	2107      	movs	r1, #7
 80101f4:	5099      	str	r1, [r3, r2]
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                           /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 80101f6:	4b11      	ldr	r3, [pc, #68]	@ (801023c <_tx_event_flags_cleanup+0x100>)
 80101f8:	681b      	ldr	r3, [r3, #0]
 80101fa:	1c5a      	adds	r2, r3, #1
 80101fc:	4b0f      	ldr	r3, [pc, #60]	@ (801023c <_tx_event_flags_cleanup+0x100>)
 80101fe:	601a      	str	r2, [r3, #0]
 8010200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010202:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	f383 8810 	msr	PRIMASK, r3
}
 801020a:	46c0      	nop			@ (mov r8, r8)
                            TX_RESTORE

                            /* Resume the thread!  Check for preemption even though we are executing
                               from the system timer thread right now which normally executes at the
                               highest priority.  */
                            _tx_thread_system_resume(thread_ptr);
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	0018      	movs	r0, r3
 8010210:	f002 fca0 	bl	8012b54 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010214:	f3ef 8310 	mrs	r3, PRIMASK
 8010218:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801021a:	b672      	cpsid	i
    return(primask_value);
 801021c:	693b      	ldr	r3, [r7, #16]

                            /* Disable interrupts.  */
                            TX_DISABLE
 801021e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010222:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010224:	68bb      	ldr	r3, [r7, #8]
 8010226:	f383 8810 	msr	PRIMASK, r3
}
 801022a:	46c0      	nop			@ (mov r8, r8)
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 801022c:	46c0      	nop			@ (mov r8, r8)
 801022e:	46bd      	mov	sp, r7
 8010230:	b00c      	add	sp, #48	@ 0x30
 8010232:	bd80      	pop	{r7, pc}
 8010234:	0801013d 	.word	0x0801013d
 8010238:	4456444e 	.word	0x4456444e
 801023c:	200115f4 	.word	0x200115f4

08010240 <_tx_event_flags_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr)
{
 8010240:	b580      	push	{r7, lr}
 8010242:	b08c      	sub	sp, #48	@ 0x30
 8010244:	af00      	add	r7, sp, #0
 8010246:	6078      	str	r0, [r7, #4]
 8010248:	6039      	str	r1, [r7, #0]
TX_EVENT_FLAGS_GROUP    *next_group;
TX_EVENT_FLAGS_GROUP    *previous_group;


    /* Initialize event flags control block to all zeros.  */
    TX_MEMSET(group_ptr, 0, (sizeof(TX_EVENT_FLAGS_GROUP)));
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801024e:	2327      	movs	r3, #39	@ 0x27
 8010250:	18fb      	adds	r3, r7, r3
 8010252:	2200      	movs	r2, #0
 8010254:	701a      	strb	r2, [r3, #0]
 8010256:	2324      	movs	r3, #36	@ 0x24
 8010258:	623b      	str	r3, [r7, #32]
 801025a:	2300      	movs	r3, #0
 801025c:	62bb      	str	r3, [r7, #40]	@ 0x28
 801025e:	e009      	b.n	8010274 <_tx_event_flags_create+0x34>
 8010260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010262:	1c5a      	adds	r2, r3, #1
 8010264:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010266:	2227      	movs	r2, #39	@ 0x27
 8010268:	18ba      	adds	r2, r7, r2
 801026a:	7812      	ldrb	r2, [r2, #0]
 801026c:	701a      	strb	r2, [r3, #0]
 801026e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010270:	3301      	adds	r3, #1
 8010272:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010274:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010276:	6a3b      	ldr	r3, [r7, #32]
 8010278:	429a      	cmp	r2, r3
 801027a:	d3f1      	bcc.n	8010260 <_tx_event_flags_create+0x20>

    /* Setup the basic event flags group fields.  */
    group_ptr -> tx_event_flags_group_name =             name_ptr;
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	683a      	ldr	r2, [r7, #0]
 8010280:	605a      	str	r2, [r3, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010282:	f3ef 8310 	mrs	r3, PRIMASK
 8010286:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010288:	b672      	cpsid	i
    return(primask_value);
 801028a:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts to put the event flags group on the created list.  */
    TX_DISABLE
 801028c:	61fb      	str	r3, [r7, #28]

    /* Setup the event flags ID to make it valid.  */
    group_ptr -> tx_event_flags_group_id =  TX_EVENT_FLAGS_ID;
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	4a18      	ldr	r2, [pc, #96]	@ (80102f4 <_tx_event_flags_create+0xb4>)
 8010292:	601a      	str	r2, [r3, #0]

    /* Place the group on the list of created event flag groups.  First,
       check for an empty list.  */
    if (_tx_event_flags_created_count == TX_EMPTY)
 8010294:	4b18      	ldr	r3, [pc, #96]	@ (80102f8 <_tx_event_flags_create+0xb8>)
 8010296:	681b      	ldr	r3, [r3, #0]
 8010298:	2b00      	cmp	r3, #0
 801029a:	d109      	bne.n	80102b0 <_tx_event_flags_create+0x70>
    {

        /* The created event flags list is empty.  Add event flag group to empty list.  */
        _tx_event_flags_created_ptr =                         group_ptr;
 801029c:	4b17      	ldr	r3, [pc, #92]	@ (80102fc <_tx_event_flags_create+0xbc>)
 801029e:	687a      	ldr	r2, [r7, #4]
 80102a0:	601a      	str	r2, [r3, #0]
        group_ptr -> tx_event_flags_group_created_next =      group_ptr;
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	687a      	ldr	r2, [r7, #4]
 80102a6:	619a      	str	r2, [r3, #24]
        group_ptr -> tx_event_flags_group_created_previous =  group_ptr;
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	687a      	ldr	r2, [r7, #4]
 80102ac:	61da      	str	r2, [r3, #28]
 80102ae:	e011      	b.n	80102d4 <_tx_event_flags_create+0x94>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_group =      _tx_event_flags_created_ptr;
 80102b0:	4b12      	ldr	r3, [pc, #72]	@ (80102fc <_tx_event_flags_create+0xbc>)
 80102b2:	681b      	ldr	r3, [r3, #0]
 80102b4:	61bb      	str	r3, [r7, #24]
        previous_group =  next_group -> tx_event_flags_group_created_previous;
 80102b6:	69bb      	ldr	r3, [r7, #24]
 80102b8:	69db      	ldr	r3, [r3, #28]
 80102ba:	617b      	str	r3, [r7, #20]

        /* Place the new event flag group in the list.  */
        next_group -> tx_event_flags_group_created_previous =  group_ptr;
 80102bc:	69bb      	ldr	r3, [r7, #24]
 80102be:	687a      	ldr	r2, [r7, #4]
 80102c0:	61da      	str	r2, [r3, #28]
        previous_group -> tx_event_flags_group_created_next =  group_ptr;
 80102c2:	697b      	ldr	r3, [r7, #20]
 80102c4:	687a      	ldr	r2, [r7, #4]
 80102c6:	619a      	str	r2, [r3, #24]

        /* Setup this group's created links.  */
        group_ptr -> tx_event_flags_group_created_previous =  previous_group;
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	697a      	ldr	r2, [r7, #20]
 80102cc:	61da      	str	r2, [r3, #28]
        group_ptr -> tx_event_flags_group_created_next =      next_group;
 80102ce:	687b      	ldr	r3, [r7, #4]
 80102d0:	69ba      	ldr	r2, [r7, #24]
 80102d2:	619a      	str	r2, [r3, #24]
    }

    /* Increment the number of created event flag groups.  */
    _tx_event_flags_created_count++;
 80102d4:	4b08      	ldr	r3, [pc, #32]	@ (80102f8 <_tx_event_flags_create+0xb8>)
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	1c5a      	adds	r2, r3, #1
 80102da:	4b07      	ldr	r3, [pc, #28]	@ (80102f8 <_tx_event_flags_create+0xb8>)
 80102dc:	601a      	str	r2, [r3, #0]
 80102de:	69fb      	ldr	r3, [r7, #28]
 80102e0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80102e2:	68fb      	ldr	r3, [r7, #12]
 80102e4:	f383 8810 	msr	PRIMASK, r3
}
 80102e8:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 80102ea:	2300      	movs	r3, #0
}
 80102ec:	0018      	movs	r0, r3
 80102ee:	46bd      	mov	sp, r7
 80102f0:	b00c      	add	sp, #48	@ 0x30
 80102f2:	bd80      	pop	{r7, pc}
 80102f4:	4456444e 	.word	0x4456444e
 80102f8:	20011538 	.word	0x20011538
 80102fc:	20011534 	.word	0x20011534

08010300 <_tx_event_flags_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_delete(TX_EVENT_FLAGS_GROUP *group_ptr)
{
 8010300:	b580      	push	{r7, lr}
 8010302:	b08e      	sub	sp, #56	@ 0x38
 8010304:	af00      	add	r7, sp, #0
 8010306:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010308:	f3ef 8310 	mrs	r3, PRIMASK
 801030c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801030e:	b672      	cpsid	i
    return(primask_value);
 8010310:	69fb      	ldr	r3, [r7, #28]
TX_EVENT_FLAGS_GROUP    *next_group;
TX_EVENT_FLAGS_GROUP    *previous_group;


    /* Disable interrupts to remove the group from the created list.  */
    TX_DISABLE
 8010312:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Log this kernel call.  */
    TX_EL_EVENT_FLAGS_DELETE_INSERT

    /* Clear the event flag group ID to make it invalid.  */
    group_ptr -> tx_event_flags_group_id =  TX_CLEAR_ID;
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	2200      	movs	r2, #0
 8010318:	601a      	str	r2, [r3, #0]

    /* Decrement the number of created event flag groups.  */
    _tx_event_flags_created_count--;
 801031a:	4b3c      	ldr	r3, [pc, #240]	@ (801040c <_tx_event_flags_delete+0x10c>)
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	1e5a      	subs	r2, r3, #1
 8010320:	4b3a      	ldr	r3, [pc, #232]	@ (801040c <_tx_event_flags_delete+0x10c>)
 8010322:	601a      	str	r2, [r3, #0]

    /* See if this group is the only one on the list.  */
    if (_tx_event_flags_created_count == TX_EMPTY)
 8010324:	4b39      	ldr	r3, [pc, #228]	@ (801040c <_tx_event_flags_delete+0x10c>)
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	2b00      	cmp	r3, #0
 801032a:	d103      	bne.n	8010334 <_tx_event_flags_delete+0x34>
    {

        /* Only created event flag group, just set the created list to NULL.  */
        _tx_event_flags_created_ptr =  TX_NULL;
 801032c:	4b38      	ldr	r3, [pc, #224]	@ (8010410 <_tx_event_flags_delete+0x110>)
 801032e:	2200      	movs	r2, #0
 8010330:	601a      	str	r2, [r3, #0]
 8010332:	e013      	b.n	801035c <_tx_event_flags_delete+0x5c>
    }
    else
    {

        /* Link-up the neighbors.  */
        next_group =                                           group_ptr -> tx_event_flags_group_created_next;
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	699b      	ldr	r3, [r3, #24]
 8010338:	62bb      	str	r3, [r7, #40]	@ 0x28
        previous_group =                                       group_ptr -> tx_event_flags_group_created_previous;
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	69db      	ldr	r3, [r3, #28]
 801033e:	627b      	str	r3, [r7, #36]	@ 0x24
        next_group -> tx_event_flags_group_created_previous =  previous_group;
 8010340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010342:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010344:	61da      	str	r2, [r3, #28]
        previous_group -> tx_event_flags_group_created_next =  next_group;
 8010346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010348:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801034a:	619a      	str	r2, [r3, #24]

        /* See if we have to update the created list head pointer.  */
        if (_tx_event_flags_created_ptr == group_ptr)
 801034c:	4b30      	ldr	r3, [pc, #192]	@ (8010410 <_tx_event_flags_delete+0x110>)
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	687a      	ldr	r2, [r7, #4]
 8010352:	429a      	cmp	r2, r3
 8010354:	d102      	bne.n	801035c <_tx_event_flags_delete+0x5c>
        {

            /* Yes, move the head pointer to the next link. */
            _tx_event_flags_created_ptr =  next_group;
 8010356:	4b2e      	ldr	r3, [pc, #184]	@ (8010410 <_tx_event_flags_delete+0x110>)
 8010358:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801035a:	601a      	str	r2, [r3, #0]
        }
    }

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 801035c:	4b2d      	ldr	r3, [pc, #180]	@ (8010414 <_tx_event_flags_delete+0x114>)
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	1c5a      	adds	r2, r3, #1
 8010362:	4b2c      	ldr	r3, [pc, #176]	@ (8010414 <_tx_event_flags_delete+0x114>)
 8010364:	601a      	str	r2, [r3, #0]

    /* Pickup the suspension information.  */
    thread_ptr =                                         group_ptr -> tx_event_flags_group_suspension_list;
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	691b      	ldr	r3, [r3, #16]
 801036a:	637b      	str	r3, [r7, #52]	@ 0x34
    group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	2200      	movs	r2, #0
 8010370:	611a      	str	r2, [r3, #16]
    suspended_count =                                    group_ptr -> tx_event_flags_group_suspended_count;
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	695b      	ldr	r3, [r3, #20]
 8010376:	633b      	str	r3, [r7, #48]	@ 0x30
    group_ptr -> tx_event_flags_group_suspended_count =  TX_NO_SUSPENSIONS;
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	2200      	movs	r2, #0
 801037c:	615a      	str	r2, [r3, #20]
 801037e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010380:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010382:	69bb      	ldr	r3, [r7, #24]
 8010384:	f383 8810 	msr	PRIMASK, r3
}
 8010388:	46c0      	nop			@ (mov r8, r8)
    /* Restore interrupts.  */
    TX_RESTORE

    /* Walk through the event flag suspension list to resume any and all threads
       suspended on this group.  */
    while (suspended_count != TX_NO_SUSPENSIONS)
 801038a:	e023      	b.n	80103d4 <_tx_event_flags_delete+0xd4>
    {

        /* Decrement the number of suspended threads.  */
        suspended_count--;
 801038c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801038e:	3b01      	subs	r3, #1
 8010390:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010392:	f3ef 8310 	mrs	r3, PRIMASK
 8010396:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010398:	b672      	cpsid	i
    return(primask_value);
 801039a:	693b      	ldr	r3, [r7, #16]

        /* Lockout interrupts.  */
        TX_DISABLE
 801039c:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Clear the cleanup pointer, this prevents the timeout from doing
           anything.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 801039e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80103a0:	2200      	movs	r2, #0
 80103a2:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Set the return status in the thread to TX_DELETED.  */
        thread_ptr -> tx_thread_suspend_status =  TX_DELETED;
 80103a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80103a6:	2284      	movs	r2, #132	@ 0x84
 80103a8:	2101      	movs	r1, #1
 80103aa:	5099      	str	r1, [r3, r2]

        /* Move the thread pointer ahead.  */
        next_thread =  thread_ptr -> tx_thread_suspended_next;
 80103ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80103ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80103b0:	623b      	str	r3, [r7, #32]
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption again.  */
        _tx_thread_preempt_disable++;
 80103b2:	4b18      	ldr	r3, [pc, #96]	@ (8010414 <_tx_event_flags_delete+0x114>)
 80103b4:	681b      	ldr	r3, [r3, #0]
 80103b6:	1c5a      	adds	r2, r3, #1
 80103b8:	4b16      	ldr	r3, [pc, #88]	@ (8010414 <_tx_event_flags_delete+0x114>)
 80103ba:	601a      	str	r2, [r3, #0]
 80103bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103be:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80103c0:	697b      	ldr	r3, [r7, #20]
 80103c2:	f383 8810 	msr	PRIMASK, r3
}
 80103c6:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 80103c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80103ca:	0018      	movs	r0, r3
 80103cc:	f002 fbc2 	bl	8012b54 <_tx_thread_system_resume>
#endif

        /* Move to next thread.  */
        thread_ptr =  next_thread;
 80103d0:	6a3b      	ldr	r3, [r7, #32]
 80103d2:	637b      	str	r3, [r7, #52]	@ 0x34
    while (suspended_count != TX_NO_SUSPENSIONS)
 80103d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	d1d8      	bne.n	801038c <_tx_event_flags_delete+0x8c>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80103da:	f3ef 8310 	mrs	r3, PRIMASK
 80103de:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80103e0:	b672      	cpsid	i
    return(primask_value);
 80103e2:	68bb      	ldr	r3, [r7, #8]

    /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h.  */
    TX_EVENT_FLAGS_GROUP_DELETE_PORT_COMPLETION(group_ptr)

    /* Disable interrupts.  */
    TX_DISABLE
 80103e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Release previous preempt disable.  */
    _tx_thread_preempt_disable--;
 80103e6:	4b0b      	ldr	r3, [pc, #44]	@ (8010414 <_tx_event_flags_delete+0x114>)
 80103e8:	681b      	ldr	r3, [r3, #0]
 80103ea:	1e5a      	subs	r2, r3, #1
 80103ec:	4b09      	ldr	r3, [pc, #36]	@ (8010414 <_tx_event_flags_delete+0x114>)
 80103ee:	601a      	str	r2, [r3, #0]
 80103f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103f2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80103f4:	68fb      	ldr	r3, [r7, #12]
 80103f6:	f383 8810 	msr	PRIMASK, r3
}
 80103fa:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 80103fc:	f002 fb72 	bl	8012ae4 <_tx_thread_system_preempt_check>

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8010400:	2300      	movs	r3, #0
}
 8010402:	0018      	movs	r0, r3
 8010404:	46bd      	mov	sp, r7
 8010406:	b00e      	add	sp, #56	@ 0x38
 8010408:	bd80      	pop	{r7, pc}
 801040a:	46c0      	nop			@ (mov r8, r8)
 801040c:	20011538 	.word	0x20011538
 8010410:	20011534 	.word	0x20011534
 8010414:	200115f4 	.word	0x200115f4

08010418 <_tx_event_flags_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags,
                    UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option)
{
 8010418:	b580      	push	{r7, lr}
 801041a:	b094      	sub	sp, #80	@ 0x50
 801041c:	af00      	add	r7, sp, #0
 801041e:	60f8      	str	r0, [r7, #12]
 8010420:	60b9      	str	r1, [r7, #8]
 8010422:	607a      	str	r2, [r7, #4]
 8010424:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010426:	f3ef 8310 	mrs	r3, PRIMASK
 801042a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801042c:	b672      	cpsid	i
    return(primask_value);
 801042e:	69fb      	ldr	r3, [r7, #28]
UINT            interrupted_set_request;
#endif


    /* Disable interrupts to examine the event flags group.  */
    TX_DISABLE
 8010430:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Log this kernel call.  */
    TX_EL_EVENT_FLAGS_GET_INSERT

    /* Pickup current flags.  */
    current_flags =  group_ptr -> tx_event_flags_group_current;
 8010432:	68fb      	ldr	r3, [r7, #12]
 8010434:	689b      	ldr	r3, [r3, #8]
 8010436:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Apply the event flag option mask.  */
    and_request =  (get_option & TX_AND);
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	2202      	movs	r2, #2
 801043c:	4013      	ands	r3, r2
 801043e:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

#else

    /* Pickup delayed clear flags.  */
    delayed_clear_flags =  group_ptr -> tx_event_flags_group_delayed_clear;
 8010440:	68fb      	ldr	r3, [r7, #12]
 8010442:	6a1b      	ldr	r3, [r3, #32]
 8010444:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if there are any delayed clear operations pending.  */
    if (delayed_clear_flags != ((ULONG) 0))
 8010446:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010448:	2b00      	cmp	r3, #0
 801044a:	d004      	beq.n	8010456 <_tx_event_flags_get+0x3e>
    {

        /* Yes, apply them to the current flags.  */
        current_flags =  current_flags & (~delayed_clear_flags);
 801044c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801044e:	43da      	mvns	r2, r3
 8010450:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010452:	4013      	ands	r3, r2
 8010454:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    /* Check for AND condition. All flags must be present to satisfy request.  */
    if (and_request == TX_AND)
 8010456:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010458:	2b02      	cmp	r3, #2
 801045a:	d10a      	bne.n	8010472 <_tx_event_flags_get+0x5a>
    {

        /* AND request is present.  */

        /* Calculate the flags present.  */
        flags_satisfied =  (current_flags & requested_flags);
 801045c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801045e:	68ba      	ldr	r2, [r7, #8]
 8010460:	4013      	ands	r3, r2
 8010462:	643b      	str	r3, [r7, #64]	@ 0x40

        /* Determine if they satisfy the AND request.  */
        if (flags_satisfied != requested_flags)
 8010464:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010466:	68bb      	ldr	r3, [r7, #8]
 8010468:	429a      	cmp	r2, r3
 801046a:	d006      	beq.n	801047a <_tx_event_flags_get+0x62>
        {

            /* No, not all the requested flags are present. Clear the flags present variable.  */
            flags_satisfied =  ((ULONG) 0);
 801046c:	2300      	movs	r3, #0
 801046e:	643b      	str	r3, [r7, #64]	@ 0x40
 8010470:	e003      	b.n	801047a <_tx_event_flags_get+0x62>
    else
    {

        /* OR request is present. Simply AND together the requested flags and the current flags
           to see if any are present.  */
        flags_satisfied =  (current_flags & requested_flags);
 8010472:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010474:	68ba      	ldr	r2, [r7, #8]
 8010476:	4013      	ands	r3, r2
 8010478:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    /* Determine if the request is satisfied.  */
    if (flags_satisfied != ((ULONG) 0))
 801047a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801047c:	2b00      	cmp	r3, #0
 801047e:	d029      	beq.n	80104d4 <_tx_event_flags_get+0xbc>
    {

        /* Yes, this request can be handled immediately.  */

        /* Return the actual event flags that satisfied the request.  */
        *actual_flags_ptr =  current_flags;
 8010480:	683b      	ldr	r3, [r7, #0]
 8010482:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010484:	601a      	str	r2, [r3, #0]

        /* Pickup the clear bit.  */
        clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	2201      	movs	r2, #1
 801048a:	4013      	ands	r3, r2
 801048c:	623b      	str	r3, [r7, #32]

        /* Determine whether or not clearing needs to take place.  */
        if (clear_request == TX_TRUE)
 801048e:	6a3b      	ldr	r3, [r7, #32]
 8010490:	2b01      	cmp	r3, #1
 8010492:	d11c      	bne.n	80104ce <_tx_event_flags_get+0xb6>
        {

            /* Set interrupted set request flag to false.  */
            interrupted_set_request =  TX_FALSE;
 8010494:	2300      	movs	r3, #0
 8010496:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Determine if the suspension list is being processed by an interrupted
               set request.  */
            if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 8010498:	68fb      	ldr	r3, [r7, #12]
 801049a:	695b      	ldr	r3, [r3, #20]
 801049c:	2b00      	cmp	r3, #0
 801049e:	d005      	beq.n	80104ac <_tx_event_flags_get+0x94>
            {

                if (group_ptr -> tx_event_flags_group_suspension_list == TX_NULL)
 80104a0:	68fb      	ldr	r3, [r7, #12]
 80104a2:	691b      	ldr	r3, [r3, #16]
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d101      	bne.n	80104ac <_tx_event_flags_get+0x94>
                {

                    /* Set the interrupted set request flag.  */
                    interrupted_set_request =  TX_TRUE;
 80104a8:	2301      	movs	r3, #1
 80104aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
                }
            }

            /* Was a set request interrupted?  */
            if (interrupted_set_request == TX_TRUE)
 80104ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80104ae:	2b01      	cmp	r3, #1
 80104b0:	d106      	bne.n	80104c0 <_tx_event_flags_get+0xa8>
                /* A previous set operation is was interrupted, we need to defer the
                   event clearing until the set operation is complete.  */

                /* Remember the events to clear.  */
                group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear | requested_flags;
 80104b2:	68fb      	ldr	r3, [r7, #12]
 80104b4:	6a1a      	ldr	r2, [r3, #32]
 80104b6:	68bb      	ldr	r3, [r7, #8]
 80104b8:	431a      	orrs	r2, r3
                group_ptr -> tx_event_flags_group_delayed_clear =
 80104ba:	68fb      	ldr	r3, [r7, #12]
 80104bc:	621a      	str	r2, [r3, #32]
 80104be:	e006      	b.n	80104ce <_tx_event_flags_get+0xb6>
            else
            {

                /* Yes, clear the flags that satisfied this request.  */
                group_ptr -> tx_event_flags_group_current =
                                        group_ptr -> tx_event_flags_group_current & ~requested_flags;
 80104c0:	68fb      	ldr	r3, [r7, #12]
 80104c2:	689b      	ldr	r3, [r3, #8]
 80104c4:	68ba      	ldr	r2, [r7, #8]
 80104c6:	43d2      	mvns	r2, r2
 80104c8:	401a      	ands	r2, r3
                group_ptr -> tx_event_flags_group_current =
 80104ca:	68fb      	ldr	r3, [r7, #12]
 80104cc:	609a      	str	r2, [r3, #8]
            }
        }

        /* Set status to success.  */
        status =  TX_SUCCESS;
 80104ce:	2300      	movs	r3, #0
 80104d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80104d2:	e06f      	b.n	80105b4 <_tx_event_flags_get+0x19c>
#endif
    else
    {

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 80104d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80104d6:	2b00      	cmp	r3, #0
 80104d8:	d06a      	beq.n	80105b0 <_tx_event_flags_get+0x198>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 80104da:	4b3c      	ldr	r3, [pc, #240]	@ (80105cc <_tx_event_flags_get+0x1b4>)
 80104dc:	681b      	ldr	r3, [r3, #0]
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d002      	beq.n	80104e8 <_tx_event_flags_get+0xd0>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point, return error completion.  */
                status =  TX_NO_EVENTS;
 80104e2:	2307      	movs	r3, #7
 80104e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80104e6:	e065      	b.n	80105b4 <_tx_event_flags_get+0x19c>
                /* Increment the number of event flags suspensions on this semaphore.  */
                group_ptr -> tx_event_flags_group___performance_suspension_count++;
#endif

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(thread_ptr)
 80104e8:	4b39      	ldr	r3, [pc, #228]	@ (80105d0 <_tx_event_flags_get+0x1b8>)
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	633b      	str	r3, [r7, #48]	@ 0x30

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_event_flags_cleanup);
 80104ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104f0:	4a38      	ldr	r2, [pc, #224]	@ (80105d4 <_tx_event_flags_get+0x1bc>)
 80104f2:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Remember which event flags we are looking for.  */
                thread_ptr -> tx_thread_suspend_info =  requested_flags;
 80104f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104f6:	68ba      	ldr	r2, [r7, #8]
 80104f8:	679a      	str	r2, [r3, #120]	@ 0x78

                /* Save the get option as well.  */
                thread_ptr -> tx_thread_suspend_option =  get_option;
 80104fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104fc:	2180      	movs	r1, #128	@ 0x80
 80104fe:	687a      	ldr	r2, [r7, #4]
 8010500:	505a      	str	r2, [r3, r1]

                /* Save the destination for the current events.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) actual_flags_ptr;
 8010502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010504:	683a      	ldr	r2, [r7, #0]
 8010506:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Setup cleanup information, i.e. this event flags group control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) group_ptr;
 8010508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801050a:	68fa      	ldr	r2, [r7, #12]
 801050c:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 801050e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010510:	22ac      	movs	r2, #172	@ 0xac
 8010512:	589b      	ldr	r3, [r3, r2]
 8010514:	1c5a      	adds	r2, r3, #1
 8010516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010518:	21ac      	movs	r1, #172	@ 0xac
 801051a:	505a      	str	r2, [r3, r1]
#endif

                /* Pickup the suspended count.  */
                suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	695b      	ldr	r3, [r3, #20]
 8010520:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 8010522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010524:	2b00      	cmp	r3, #0
 8010526:	d109      	bne.n	801053c <_tx_event_flags_get+0x124>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    group_ptr -> tx_event_flags_group_suspension_list =   thread_ptr;
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801052c:	611a      	str	r2, [r3, #16]
                    thread_ptr -> tx_thread_suspended_next =              thread_ptr;
 801052e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010530:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010532:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =          thread_ptr;
 8010534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010536:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010538:	675a      	str	r2, [r3, #116]	@ 0x74
 801053a:	e011      	b.n	8010560 <_tx_event_flags_get+0x148>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   group_ptr -> tx_event_flags_group_suspension_list;
 801053c:	68fb      	ldr	r3, [r7, #12]
 801053e:	691b      	ldr	r3, [r3, #16]
 8010540:	62bb      	str	r3, [r7, #40]	@ 0x28
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 8010542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010544:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010546:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8010548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801054a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801054c:	627b      	str	r3, [r7, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 801054e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010550:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010552:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8010554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010556:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010558:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 801055a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801055c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801055e:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the number of threads suspended.  */
                group_ptr -> tx_event_flags_group_suspended_count++;
 8010560:	68fb      	ldr	r3, [r7, #12]
 8010562:	695b      	ldr	r3, [r3, #20]
 8010564:	1c5a      	adds	r2, r3, #1
 8010566:	68fb      	ldr	r3, [r7, #12]
 8010568:	615a      	str	r2, [r3, #20]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_EVENT_FLAG;
 801056a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801056c:	2207      	movs	r2, #7
 801056e:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8010570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010572:	2201      	movs	r2, #1
 8010574:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8010576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010578:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801057a:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 801057c:	4b13      	ldr	r3, [pc, #76]	@ (80105cc <_tx_event_flags_get+0x1b4>)
 801057e:	681b      	ldr	r3, [r3, #0]
 8010580:	1c5a      	adds	r2, r3, #1
 8010582:	4b12      	ldr	r3, [pc, #72]	@ (80105cc <_tx_event_flags_get+0x1b4>)
 8010584:	601a      	str	r2, [r3, #0]
 8010586:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010588:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801058a:	697b      	ldr	r3, [r7, #20]
 801058c:	f383 8810 	msr	PRIMASK, r3
}
 8010590:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8010592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010594:	0018      	movs	r0, r3
 8010596:	f002 fbdd 	bl	8012d54 <_tx_thread_system_suspend>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801059a:	f3ef 8310 	mrs	r3, PRIMASK
 801059e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80105a0:	b672      	cpsid	i
    return(primask_value);
 80105a2:	69bb      	ldr	r3, [r7, #24]

                /* Disable interrupts.  */
                TX_DISABLE
 80105a4:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 80105a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105a8:	2284      	movs	r2, #132	@ 0x84
 80105aa:	589b      	ldr	r3, [r3, r2]
 80105ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80105ae:	e001      	b.n	80105b4 <_tx_event_flags_get+0x19c>
        }
        else
        {

            /* Immediate return, return error completion.  */
            status =  TX_NO_EVENTS;
 80105b0:	2307      	movs	r3, #7
 80105b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80105b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80105b6:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80105b8:	693b      	ldr	r3, [r7, #16]
 80105ba:	f383 8810 	msr	PRIMASK, r3
}
 80105be:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(status);
 80105c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80105c2:	0018      	movs	r0, r3
 80105c4:	46bd      	mov	sp, r7
 80105c6:	b014      	add	sp, #80	@ 0x50
 80105c8:	bd80      	pop	{r7, pc}
 80105ca:	46c0      	nop			@ (mov r8, r8)
 80105cc:	200115f4 	.word	0x200115f4
 80105d0:	2001155c 	.word	0x2001155c
 80105d4:	0801013d 	.word	0x0801013d

080105d8 <_tx_event_flags_set>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, UINT set_option)
{
 80105d8:	b590      	push	{r4, r7, lr}
 80105da:	b0a3      	sub	sp, #140	@ 0x8c
 80105dc:	af00      	add	r7, sp, #0
 80105de:	60f8      	str	r0, [r7, #12]
 80105e0:	60b9      	str	r1, [r7, #8]
 80105e2:	607a      	str	r2, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80105e4:	f3ef 8310 	mrs	r3, PRIMASK
 80105e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" CPSID i" : : : "memory" );
 80105ea:	b672      	cpsid	i
    return(primask_value);
 80105ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
VOID            (*events_set_notify)(struct TX_EVENT_FLAGS_GROUP_STRUCT *notify_group_ptr);
#endif


    /* Disable interrupts to remove the semaphore from the created list.  */
    TX_DISABLE
 80105ee:	2284      	movs	r2, #132	@ 0x84
 80105f0:	18ba      	adds	r2, r7, r2
 80105f2:	6013      	str	r3, [r2, #0]

    /* Log this kernel call.  */
    TX_EL_EVENT_FLAGS_SET_INSERT

    /* Determine how to set this group's event flags.  */
    if ((set_option & TX_EVENT_FLAGS_AND_MASK) == TX_AND)
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	2202      	movs	r2, #2
 80105f8:	4013      	ands	r3, r2
 80105fa:	d024      	beq.n	8010646 <_tx_event_flags_set+0x6e>
    {

#ifndef TX_NOT_INTERRUPTABLE

        /* Set interrupted set request flag to false.  */
        interrupted_set_request =  TX_FALSE;
 80105fc:	2300      	movs	r3, #0
 80105fe:	663b      	str	r3, [r7, #96]	@ 0x60

        /* Determine if the suspension list is being processed by an interrupted
           set request.  */
        if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 8010600:	68fb      	ldr	r3, [r7, #12]
 8010602:	695b      	ldr	r3, [r3, #20]
 8010604:	2b00      	cmp	r3, #0
 8010606:	d005      	beq.n	8010614 <_tx_event_flags_set+0x3c>
        {

            if (group_ptr -> tx_event_flags_group_suspension_list == TX_NULL)
 8010608:	68fb      	ldr	r3, [r7, #12]
 801060a:	691b      	ldr	r3, [r3, #16]
 801060c:	2b00      	cmp	r3, #0
 801060e:	d101      	bne.n	8010614 <_tx_event_flags_set+0x3c>
            {

                /* Set the interrupted set request flag.  */
                interrupted_set_request =  TX_TRUE;
 8010610:	2301      	movs	r3, #1
 8010612:	663b      	str	r3, [r7, #96]	@ 0x60
            }
        }

        /* Was a set request interrupted?  */
        if (interrupted_set_request == TX_TRUE)
 8010614:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010616:	2b01      	cmp	r3, #1
 8010618:	d107      	bne.n	801062a <_tx_event_flags_set+0x52>
            /* A previous set operation was interrupted, we need to defer the
               event clearing until the set operation is complete.  */

            /* Remember the events to clear.  */
            group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear | ~flags_to_set;
 801061a:	68fb      	ldr	r3, [r7, #12]
 801061c:	6a1a      	ldr	r2, [r3, #32]
 801061e:	68bb      	ldr	r3, [r7, #8]
 8010620:	43db      	mvns	r3, r3
 8010622:	431a      	orrs	r2, r3
            group_ptr -> tx_event_flags_group_delayed_clear =
 8010624:	68fb      	ldr	r3, [r7, #12]
 8010626:	621a      	str	r2, [r3, #32]
 8010628:	e005      	b.n	8010636 <_tx_event_flags_set+0x5e>

            /* Previous set operation was not interrupted, simply clear the
               specified flags by "ANDing" the flags into the current events
               of the group.  */
            group_ptr -> tx_event_flags_group_current =
                group_ptr -> tx_event_flags_group_current & flags_to_set;
 801062a:	68fb      	ldr	r3, [r7, #12]
 801062c:	689b      	ldr	r3, [r3, #8]
 801062e:	68ba      	ldr	r2, [r7, #8]
 8010630:	401a      	ands	r2, r3
            group_ptr -> tx_event_flags_group_current =
 8010632:	68fb      	ldr	r3, [r7, #12]
 8010634:	609a      	str	r2, [r3, #8]
 8010636:	2384      	movs	r3, #132	@ 0x84
 8010638:	18fb      	adds	r3, r7, r3
 801063a:	681b      	ldr	r3, [r3, #0]
 801063c:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801063e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010640:	f383 8810 	msr	PRIMASK, r3
}
 8010644:	e1ce      	b.n	80109e4 <_tx_event_flags_set+0x40c>
        events_set_notify =  group_ptr -> tx_event_flags_group_set_notify;
#endif

        /* "OR" the flags into the current events of the group.  */
        group_ptr -> tx_event_flags_group_current =
            group_ptr -> tx_event_flags_group_current | flags_to_set;
 8010646:	68fb      	ldr	r3, [r7, #12]
 8010648:	689a      	ldr	r2, [r3, #8]
 801064a:	68bb      	ldr	r3, [r7, #8]
 801064c:	431a      	orrs	r2, r3
        group_ptr -> tx_event_flags_group_current =
 801064e:	68fb      	ldr	r3, [r7, #12]
 8010650:	609a      	str	r2, [r3, #8]

#ifndef TX_NOT_INTERRUPTABLE

        /* Determine if there are any delayed flags to clear.  */
        if (group_ptr -> tx_event_flags_group_delayed_clear != ((ULONG) 0))
 8010652:	68fb      	ldr	r3, [r7, #12]
 8010654:	6a1b      	ldr	r3, [r3, #32]
 8010656:	2b00      	cmp	r3, #0
 8010658:	d006      	beq.n	8010668 <_tx_event_flags_set+0x90>
        {

            /* Yes, we need to neutralize the delayed clearing as well.  */
            group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear & ~flags_to_set;
 801065a:	68fb      	ldr	r3, [r7, #12]
 801065c:	6a1b      	ldr	r3, [r3, #32]
 801065e:	68ba      	ldr	r2, [r7, #8]
 8010660:	43d2      	mvns	r2, r2
 8010662:	401a      	ands	r2, r3
            group_ptr -> tx_event_flags_group_delayed_clear =
 8010664:	68fb      	ldr	r3, [r7, #12]
 8010666:	621a      	str	r2, [r3, #32]
        }
#endif

        /* Clear the preempt check flag.  */
        preempt_check =  TX_FALSE;
 8010668:	2300      	movs	r3, #0
 801066a:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Pickup the thread suspended count.  */
        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 801066c:	68fb      	ldr	r3, [r7, #12]
 801066e:	695b      	ldr	r3, [r3, #20]
 8010670:	673b      	str	r3, [r7, #112]	@ 0x70

        /* Determine if there are any threads suspended on the event flag group.  */
        if (group_ptr -> tx_event_flags_group_suspension_list != TX_NULL)
 8010672:	68fb      	ldr	r3, [r7, #12]
 8010674:	691b      	ldr	r3, [r3, #16]
 8010676:	2b00      	cmp	r3, #0
 8010678:	d100      	bne.n	801067c <_tx_event_flags_set+0xa4>
 801067a:	e19f      	b.n	80109bc <_tx_event_flags_set+0x3e4>
        {

            /* Determine if there is just a single thread waiting on the event
               flag group.  */
            if (suspended_count == ((UINT) 1))
 801067c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801067e:	2b01      	cmp	r3, #1
 8010680:	d16c      	bne.n	801075c <_tx_event_flags_set+0x184>

                /* Single thread waiting for event flags.  Bypass the multiple thread
                   logic.  */

                /* Setup thread pointer.  */
                thread_ptr =  group_ptr -> tx_event_flags_group_suspension_list;
 8010682:	68fb      	ldr	r3, [r7, #12]
 8010684:	691b      	ldr	r3, [r3, #16]
 8010686:	2280      	movs	r2, #128	@ 0x80
 8010688:	18b9      	adds	r1, r7, r2
 801068a:	600b      	str	r3, [r1, #0]

                /* Pickup the current event flags.  */
                current_event_flags =  group_ptr -> tx_event_flags_group_current;
 801068c:	68fb      	ldr	r3, [r7, #12]
 801068e:	689b      	ldr	r3, [r3, #8]
 8010690:	66fb      	str	r3, [r7, #108]	@ 0x6c

                /* Pickup the suspend information.  */
                requested_flags =  thread_ptr -> tx_thread_suspend_info;
 8010692:	18bb      	adds	r3, r7, r2
 8010694:	681b      	ldr	r3, [r3, #0]
 8010696:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010698:	65bb      	str	r3, [r7, #88]	@ 0x58

                /* Pickup the suspend option.  */
                get_option =  thread_ptr -> tx_thread_suspend_option;
 801069a:	18bb      	adds	r3, r7, r2
 801069c:	681b      	ldr	r3, [r3, #0]
 801069e:	2280      	movs	r2, #128	@ 0x80
 80106a0:	589b      	ldr	r3, [r3, r2]
 80106a2:	657b      	str	r3, [r7, #84]	@ 0x54

                /* Isolate the AND selection.  */
                and_request =  (get_option & TX_AND);
 80106a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80106a6:	2202      	movs	r2, #2
 80106a8:	4013      	ands	r3, r2
 80106aa:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Check for AND condition. All flags must be present to satisfy request.  */
                if (and_request == TX_AND)
 80106ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80106ae:	2b02      	cmp	r3, #2
 80106b0:	d10a      	bne.n	80106c8 <_tx_event_flags_set+0xf0>
                {

                    /* AND request is present.  */

                    /* Calculate the flags present.  */
                    flags_satisfied =  (current_event_flags & requested_flags);
 80106b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80106b4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80106b6:	4013      	ands	r3, r2
 80106b8:	66bb      	str	r3, [r7, #104]	@ 0x68

                    /* Determine if they satisfy the AND request.  */
                    if (flags_satisfied != requested_flags)
 80106ba:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80106bc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80106be:	429a      	cmp	r2, r3
 80106c0:	d006      	beq.n	80106d0 <_tx_event_flags_set+0xf8>
                    {

                        /* No, not all the requested flags are present. Clear the flags present variable.  */
                        flags_satisfied =  ((ULONG) 0);
 80106c2:	2300      	movs	r3, #0
 80106c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80106c6:	e003      	b.n	80106d0 <_tx_event_flags_set+0xf8>
                }
                else
                {

                    /* OR request is present. Simply or the requested flags and the current flags.  */
                    flags_satisfied =  (current_event_flags & requested_flags);
 80106c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80106ca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80106cc:	4013      	ands	r3, r2
 80106ce:	66bb      	str	r3, [r7, #104]	@ 0x68
                }

                /* Determine if the request is satisfied.  */
                if (flags_satisfied != ((ULONG) 0))
 80106d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80106d2:	2b00      	cmp	r3, #0
 80106d4:	d100      	bne.n	80106d8 <_tx_event_flags_set+0x100>
 80106d6:	e178      	b.n	80109ca <_tx_event_flags_set+0x3f2>

                    /* Yes, resume the thread and apply any event flag
                       clearing.  */

                    /* Set the preempt check flag.  */
                    preempt_check =  TX_TRUE;
 80106d8:	2301      	movs	r3, #1
 80106da:	667b      	str	r3, [r7, #100]	@ 0x64

                    /* Return the actual event flags that satisfied the request.  */
                    suspend_info_ptr =   TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 80106dc:	2380      	movs	r3, #128	@ 0x80
 80106de:	18fb      	adds	r3, r7, r3
 80106e0:	681b      	ldr	r3, [r3, #0]
 80106e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80106e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
                    *suspend_info_ptr =  current_event_flags;
 80106e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80106e8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80106ea:	601a      	str	r2, [r3, #0]

                    /* Pickup the clear bit.  */
                    clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 80106ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80106ee:	2201      	movs	r2, #1
 80106f0:	4013      	ands	r3, r2
 80106f2:	64bb      	str	r3, [r7, #72]	@ 0x48

                    /* Determine whether or not clearing needs to take place.  */
                    if (clear_request == TX_TRUE)
 80106f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80106f6:	2b01      	cmp	r3, #1
 80106f8:	d106      	bne.n	8010708 <_tx_event_flags_set+0x130>
                    {

                        /* Yes, clear the flags that satisfied this request.  */
                        group_ptr -> tx_event_flags_group_current =  group_ptr -> tx_event_flags_group_current & (~requested_flags);
 80106fa:	68fb      	ldr	r3, [r7, #12]
 80106fc:	689b      	ldr	r3, [r3, #8]
 80106fe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010700:	43d2      	mvns	r2, r2
 8010702:	401a      	ands	r2, r3
 8010704:	68fb      	ldr	r3, [r7, #12]
 8010706:	609a      	str	r2, [r3, #8]
                    }

                    /* Clear the suspension information in the event flag group.  */
                    group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 8010708:	68fb      	ldr	r3, [r7, #12]
 801070a:	2200      	movs	r2, #0
 801070c:	611a      	str	r2, [r3, #16]
                    group_ptr -> tx_event_flags_group_suspended_count =  TX_NO_SUSPENSIONS;
 801070e:	68fb      	ldr	r3, [r7, #12]
 8010710:	2200      	movs	r2, #0
 8010712:	615a      	str	r2, [r3, #20]

                    /* Clear cleanup routine to avoid timeout.  */
                    thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8010714:	2080      	movs	r0, #128	@ 0x80
 8010716:	183b      	adds	r3, r7, r0
 8010718:	681b      	ldr	r3, [r3, #0]
 801071a:	2200      	movs	r2, #0
 801071c:	669a      	str	r2, [r3, #104]	@ 0x68

                    /* Put return status into the thread control block.  */
                    thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 801071e:	183b      	adds	r3, r7, r0
 8010720:	681b      	ldr	r3, [r3, #0]
 8010722:	2284      	movs	r2, #132	@ 0x84
 8010724:	2100      	movs	r1, #0
 8010726:	5099      	str	r1, [r3, r2]
                    /* Resume the thread!  */
                    _tx_thread_system_ni_resume(thread_ptr);
#else

                    /* Temporarily disable preemption.  */
                    _tx_thread_preempt_disable++;
 8010728:	4bb1      	ldr	r3, [pc, #708]	@ (80109f0 <_tx_event_flags_set+0x418>)
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	1c5a      	adds	r2, r3, #1
 801072e:	4bb0      	ldr	r3, [pc, #704]	@ (80109f0 <_tx_event_flags_set+0x418>)
 8010730:	601a      	str	r2, [r3, #0]
 8010732:	2484      	movs	r4, #132	@ 0x84
 8010734:	193b      	adds	r3, r7, r4
 8010736:	681b      	ldr	r3, [r3, #0]
 8010738:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801073a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801073c:	f383 8810 	msr	PRIMASK, r3
}
 8010740:	46c0      	nop			@ (mov r8, r8)

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Resume thread.  */
                    _tx_thread_system_resume(thread_ptr);
 8010742:	183b      	adds	r3, r7, r0
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	0018      	movs	r0, r3
 8010748:	f002 fa04 	bl	8012b54 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801074c:	f3ef 8310 	mrs	r3, PRIMASK
 8010750:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010752:	b672      	cpsid	i
    return(primask_value);
 8010754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

                    /* Disable interrupts to remove the semaphore from the created list.  */
                    TX_DISABLE
 8010756:	193a      	adds	r2, r7, r4
 8010758:	6013      	str	r3, [r2, #0]
 801075a:	e136      	b.n	80109ca <_tx_event_flags_set+0x3f2>

                /* Otherwise, the event flag requests of multiple threads must be
                   examined.  */

                /* Setup thread pointer, keep a local copy of the head pointer.  */
                suspended_list =  group_ptr -> tx_event_flags_group_suspension_list;
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	691b      	ldr	r3, [r3, #16]
 8010760:	677b      	str	r3, [r7, #116]	@ 0x74
                thread_ptr =      suspended_list;
 8010762:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010764:	2280      	movs	r2, #128	@ 0x80
 8010766:	18ba      	adds	r2, r7, r2
 8010768:	6013      	str	r3, [r2, #0]

                /* Clear the suspended list head pointer to thwart manipulation of
                   the list in ISR's while we are processing here.  */
                group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 801076a:	68fb      	ldr	r3, [r7, #12]
 801076c:	2200      	movs	r2, #0
 801076e:	611a      	str	r2, [r3, #16]

                /* Setup the satisfied thread pointers.  */
                satisfied_list =  TX_NULL;
 8010770:	2300      	movs	r3, #0
 8010772:	67fb      	str	r3, [r7, #124]	@ 0x7c
                last_satisfied =  TX_NULL;
 8010774:	2300      	movs	r3, #0
 8010776:	67bb      	str	r3, [r7, #120]	@ 0x78

                /* Pickup the current event flags.  */
                current_event_flags =  group_ptr -> tx_event_flags_group_current;
 8010778:	68fb      	ldr	r3, [r7, #12]
 801077a:	689b      	ldr	r3, [r3, #8]
 801077c:	66fb      	str	r3, [r7, #108]	@ 0x6c

                /* Disable preemption while we process the suspended list.  */
                _tx_thread_preempt_disable++;
 801077e:	4b9c      	ldr	r3, [pc, #624]	@ (80109f0 <_tx_event_flags_set+0x418>)
 8010780:	681b      	ldr	r3, [r3, #0]
 8010782:	1c5a      	adds	r2, r3, #1
 8010784:	4b9a      	ldr	r3, [pc, #616]	@ (80109f0 <_tx_event_flags_set+0x418>)
 8010786:	601a      	str	r2, [r3, #0]
 8010788:	2284      	movs	r2, #132	@ 0x84
 801078a:	18bb      	adds	r3, r7, r2
 801078c:	681b      	ldr	r3, [r3, #0]
 801078e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010792:	f383 8810 	msr	PRIMASK, r3
}
 8010796:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010798:	f3ef 8310 	mrs	r3, PRIMASK
 801079c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" CPSID i" : : : "memory" );
 801079e:	b672      	cpsid	i
    return(primask_value);
 80107a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

                    /* Restore interrupts temporarily.  */
                    TX_RESTORE

                    /* Disable interrupts again.  */
                    TX_DISABLE
 80107a2:	18ba      	adds	r2, r7, r2
 80107a4:	6013      	str	r3, [r2, #0]
#endif

                    /* Determine if we need to reset the search.  */
                    if (group_ptr -> tx_event_flags_group_reset_search != TX_FALSE)
 80107a6:	68fb      	ldr	r3, [r7, #12]
 80107a8:	68db      	ldr	r3, [r3, #12]
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	d00e      	beq.n	80107cc <_tx_event_flags_set+0x1f4>
                    {

                        /* Clear the reset search flag.  */
                        group_ptr -> tx_event_flags_group_reset_search =  TX_FALSE;
 80107ae:	68fb      	ldr	r3, [r7, #12]
 80107b0:	2200      	movs	r2, #0
 80107b2:	60da      	str	r2, [r3, #12]

                        /* Move the thread pointer to the beginning of the search list.  */
                        thread_ptr =  suspended_list;
 80107b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80107b6:	2280      	movs	r2, #128	@ 0x80
 80107b8:	18ba      	adds	r2, r7, r2
 80107ba:	6013      	str	r3, [r2, #0]

                        /* Reset the suspended count.  */
                        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 80107bc:	68fb      	ldr	r3, [r7, #12]
 80107be:	695b      	ldr	r3, [r3, #20]
 80107c0:	673b      	str	r3, [r7, #112]	@ 0x70

                        /* Update the current events with any new ones that might
                           have been set in a nested set events call from an ISR.  */
                        current_event_flags =  current_event_flags | group_ptr -> tx_event_flags_group_current;
 80107c2:	68fb      	ldr	r3, [r7, #12]
 80107c4:	689b      	ldr	r3, [r3, #8]
 80107c6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80107c8:	4313      	orrs	r3, r2
 80107ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    }

                    /* Save next thread pointer.  */
                    next_thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 80107cc:	2280      	movs	r2, #128	@ 0x80
 80107ce:	18bb      	adds	r3, r7, r2
 80107d0:	681b      	ldr	r3, [r3, #0]
 80107d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80107d4:	65fb      	str	r3, [r7, #92]	@ 0x5c

                    /* Pickup the suspend information.  */
                    requested_flags =  thread_ptr -> tx_thread_suspend_info;
 80107d6:	18bb      	adds	r3, r7, r2
 80107d8:	681b      	ldr	r3, [r3, #0]
 80107da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80107dc:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Pickup this thread's suspension get option.  */
                    get_option =  thread_ptr -> tx_thread_suspend_option;
 80107de:	18bb      	adds	r3, r7, r2
 80107e0:	681b      	ldr	r3, [r3, #0]
 80107e2:	2280      	movs	r2, #128	@ 0x80
 80107e4:	589b      	ldr	r3, [r3, r2]
 80107e6:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Isolate the AND selection.  */
                    and_request =  (get_option & TX_AND);
 80107e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80107ea:	2202      	movs	r2, #2
 80107ec:	4013      	ands	r3, r2
 80107ee:	653b      	str	r3, [r7, #80]	@ 0x50

                    /* Check for AND condition. All flags must be present to satisfy request.  */
                    if (and_request == TX_AND)
 80107f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80107f2:	2b02      	cmp	r3, #2
 80107f4:	d10a      	bne.n	801080c <_tx_event_flags_set+0x234>
                    {

                        /* AND request is present.  */

                        /* Calculate the flags present.  */
                        flags_satisfied =  (current_event_flags & requested_flags);
 80107f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80107fa:	4013      	ands	r3, r2
 80107fc:	66bb      	str	r3, [r7, #104]	@ 0x68

                        /* Determine if they satisfy the AND request.  */
                        if (flags_satisfied != requested_flags)
 80107fe:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8010800:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010802:	429a      	cmp	r2, r3
 8010804:	d006      	beq.n	8010814 <_tx_event_flags_set+0x23c>
                        {

                            /* No, not all the requested flags are present. Clear the flags present variable.  */
                            flags_satisfied =  ((ULONG) 0);
 8010806:	2300      	movs	r3, #0
 8010808:	66bb      	str	r3, [r7, #104]	@ 0x68
 801080a:	e003      	b.n	8010814 <_tx_event_flags_set+0x23c>
                    }
                    else
                    {

                        /* OR request is present. Simply or the requested flags and the current flags.  */
                        flags_satisfied =  (current_event_flags & requested_flags);
 801080c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801080e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010810:	4013      	ands	r3, r2
 8010812:	66bb      	str	r3, [r7, #104]	@ 0x68
                    }

                    /* Check to see if the thread had a timeout or wait abort during the event search processing.
                       If so, just set the flags satisfied to ensure the processing here removes the thread from
                       the suspension list.  */
                    if (thread_ptr -> tx_thread_state != TX_EVENT_FLAG)
 8010814:	2380      	movs	r3, #128	@ 0x80
 8010816:	18fb      	adds	r3, r7, r3
 8010818:	681b      	ldr	r3, [r3, #0]
 801081a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801081c:	2b07      	cmp	r3, #7
 801081e:	d001      	beq.n	8010824 <_tx_event_flags_set+0x24c>
                    {

                       /* Simply set the satisfied flags to 1 in order to remove the thread from the suspension list.  */
                        flags_satisfied =  ((ULONG) 1);
 8010820:	2301      	movs	r3, #1
 8010822:	66bb      	str	r3, [r7, #104]	@ 0x68
                    }

                    /* Determine if the request is satisfied.  */
                    if (flags_satisfied != ((ULONG) 0))
 8010824:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010826:	2b00      	cmp	r3, #0
 8010828:	d069      	beq.n	80108fe <_tx_event_flags_set+0x326>
                    {

                        /* Yes, this request can be handled now.  */

                        /* Set the preempt check flag.  */
                        preempt_check =  TX_TRUE;
 801082a:	2301      	movs	r3, #1
 801082c:	667b      	str	r3, [r7, #100]	@ 0x64

                        /* Determine if the thread is still suspended on the event flag group. If not, a wait
                           abort must have been done from an ISR.  */
                        if (thread_ptr -> tx_thread_state == TX_EVENT_FLAG)
 801082e:	2280      	movs	r2, #128	@ 0x80
 8010830:	18bb      	adds	r3, r7, r2
 8010832:	681b      	ldr	r3, [r3, #0]
 8010834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010836:	2b07      	cmp	r3, #7
 8010838:	d11e      	bne.n	8010878 <_tx_event_flags_set+0x2a0>
                        {

                            /* Return the actual event flags that satisfied the request.  */
                            suspend_info_ptr =   TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 801083a:	18bb      	adds	r3, r7, r2
 801083c:	681b      	ldr	r3, [r3, #0]
 801083e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010840:	64fb      	str	r3, [r7, #76]	@ 0x4c
                            *suspend_info_ptr =  current_event_flags;
 8010842:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010844:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010846:	601a      	str	r2, [r3, #0]

                            /* Pickup the clear bit.  */
                            clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 8010848:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801084a:	2201      	movs	r2, #1
 801084c:	4013      	ands	r3, r2
 801084e:	64bb      	str	r3, [r7, #72]	@ 0x48

                            /* Determine whether or not clearing needs to take place.  */
                            if (clear_request == TX_TRUE)
 8010850:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010852:	2b01      	cmp	r3, #1
 8010854:	d106      	bne.n	8010864 <_tx_event_flags_set+0x28c>
                            {

                                /* Yes, clear the flags that satisfied this request.  */
                                group_ptr -> tx_event_flags_group_current =  group_ptr -> tx_event_flags_group_current & ~requested_flags;
 8010856:	68fb      	ldr	r3, [r7, #12]
 8010858:	689b      	ldr	r3, [r3, #8]
 801085a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801085c:	43d2      	mvns	r2, r2
 801085e:	401a      	ands	r2, r3
 8010860:	68fb      	ldr	r3, [r7, #12]
 8010862:	609a      	str	r2, [r3, #8]
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8010864:	2180      	movs	r1, #128	@ 0x80
 8010866:	187b      	adds	r3, r7, r1
 8010868:	681b      	ldr	r3, [r3, #0]
 801086a:	2200      	movs	r2, #0
 801086c:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 801086e:	187b      	adds	r3, r7, r1
 8010870:	681b      	ldr	r3, [r3, #0]
 8010872:	2284      	movs	r2, #132	@ 0x84
 8010874:	2100      	movs	r1, #0
 8010876:	5099      	str	r1, [r3, r2]

                        /* We need to remove the thread from the suspension list and place it in the
                           expired list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (thread_ptr == thread_ptr -> tx_thread_suspended_next)
 8010878:	2280      	movs	r2, #128	@ 0x80
 801087a:	18bb      	adds	r3, r7, r2
 801087c:	681b      	ldr	r3, [r3, #0]
 801087e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010880:	18ba      	adds	r2, r7, r2
 8010882:	6812      	ldr	r2, [r2, #0]
 8010884:	429a      	cmp	r2, r3
 8010886:	d102      	bne.n	801088e <_tx_event_flags_set+0x2b6>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            suspended_list =  TX_NULL;
 8010888:	2300      	movs	r3, #0
 801088a:	677b      	str	r3, [r7, #116]	@ 0x74
 801088c:	e017      	b.n	80108be <_tx_event_flags_set+0x2e6>
                        {

                            /* At least one more thread is on the same expiration list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 801088e:	2180      	movs	r1, #128	@ 0x80
 8010890:	187b      	adds	r3, r7, r1
 8010892:	681b      	ldr	r3, [r3, #0]
 8010894:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010896:	647b      	str	r3, [r7, #68]	@ 0x44
                            previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 8010898:	187b      	adds	r3, r7, r1
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801089e:	643b      	str	r3, [r7, #64]	@ 0x40
                            next_thread -> tx_thread_suspended_previous =  previous_thread;
 80108a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80108a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80108a4:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =  next_thread;
 80108a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80108a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80108aa:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Update the list head pointer, if removing the head of the
                               list.  */
                            if (suspended_list == thread_ptr)
 80108ac:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80108ae:	187b      	adds	r3, r7, r1
 80108b0:	681b      	ldr	r3, [r3, #0]
 80108b2:	429a      	cmp	r2, r3
 80108b4:	d103      	bne.n	80108be <_tx_event_flags_set+0x2e6>
                            {

                                /* Yes, head pointer needs to be updated.  */
                                suspended_list =  thread_ptr -> tx_thread_suspended_next;
 80108b6:	187b      	adds	r3, r7, r1
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80108bc:	677b      	str	r3, [r7, #116]	@ 0x74
                            }
                        }

                        /* Decrement the suspension count.  */
                        group_ptr -> tx_event_flags_group_suspended_count--;
 80108be:	68fb      	ldr	r3, [r7, #12]
 80108c0:	695b      	ldr	r3, [r3, #20]
 80108c2:	1e5a      	subs	r2, r3, #1
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	615a      	str	r2, [r3, #20]

                        /* Place this thread on the expired list.  */
                        if (satisfied_list == TX_NULL)
 80108c8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d10b      	bne.n	80108e6 <_tx_event_flags_set+0x30e>
                        {

                            /* First thread on the satisfied list.  */
                            satisfied_list =  thread_ptr;
 80108ce:	2280      	movs	r2, #128	@ 0x80
 80108d0:	18bb      	adds	r3, r7, r2
 80108d2:	681b      	ldr	r3, [r3, #0]
 80108d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
                            last_satisfied =  thread_ptr;
 80108d6:	18bb      	adds	r3, r7, r2
 80108d8:	681b      	ldr	r3, [r3, #0]
 80108da:	67bb      	str	r3, [r7, #120]	@ 0x78

                            /* Setup initial next pointer.  */
                            thread_ptr -> tx_thread_suspended_next =  TX_NULL;
 80108dc:	18bb      	adds	r3, r7, r2
 80108de:	681b      	ldr	r3, [r3, #0]
 80108e0:	2200      	movs	r2, #0
 80108e2:	671a      	str	r2, [r3, #112]	@ 0x70
 80108e4:	e00b      	b.n	80108fe <_tx_event_flags_set+0x326>
                        {

                            /* Not the first thread on the satisfied list.  */

                            /* Link it up at the end.  */
                            last_satisfied -> tx_thread_suspended_next =  thread_ptr;
 80108e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80108e8:	2180      	movs	r1, #128	@ 0x80
 80108ea:	187a      	adds	r2, r7, r1
 80108ec:	6812      	ldr	r2, [r2, #0]
 80108ee:	671a      	str	r2, [r3, #112]	@ 0x70
                            thread_ptr -> tx_thread_suspended_next =      TX_NULL;
 80108f0:	187b      	adds	r3, r7, r1
 80108f2:	681b      	ldr	r3, [r3, #0]
 80108f4:	2200      	movs	r2, #0
 80108f6:	671a      	str	r2, [r3, #112]	@ 0x70
                            last_satisfied =                              thread_ptr;
 80108f8:	187b      	adds	r3, r7, r1
 80108fa:	681b      	ldr	r3, [r3, #0]
 80108fc:	67bb      	str	r3, [r7, #120]	@ 0x78
                        }
                    }

                    /* Copy next thread pointer to working thread ptr.  */
                    thread_ptr =  next_thread_ptr;
 80108fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010900:	2280      	movs	r2, #128	@ 0x80
 8010902:	18ba      	adds	r2, r7, r2
 8010904:	6013      	str	r3, [r2, #0]

                    /* Decrement the suspension count.  */
                    suspended_count--;
 8010906:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010908:	3b01      	subs	r3, #1
 801090a:	673b      	str	r3, [r7, #112]	@ 0x70

                } while (suspended_count != TX_NO_SUSPENSIONS);
 801090c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801090e:	2b00      	cmp	r3, #0
 8010910:	d000      	beq.n	8010914 <_tx_event_flags_set+0x33c>
 8010912:	e739      	b.n	8010788 <_tx_event_flags_set+0x1b0>

                /* Setup the group's suspension list head again.  */
                group_ptr -> tx_event_flags_group_suspension_list =  suspended_list;
 8010914:	68fb      	ldr	r3, [r7, #12]
 8010916:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8010918:	611a      	str	r2, [r3, #16]

#ifndef TX_NOT_INTERRUPTABLE

                /* Determine if there is any delayed event clearing to perform.  */
                if (group_ptr -> tx_event_flags_group_delayed_clear != ((ULONG) 0))
 801091a:	68fb      	ldr	r3, [r7, #12]
 801091c:	6a1b      	ldr	r3, [r3, #32]
 801091e:	2b00      	cmp	r3, #0
 8010920:	d00a      	beq.n	8010938 <_tx_event_flags_set+0x360>
                {

                    /* Perform the delayed event clearing.  */
                    group_ptr -> tx_event_flags_group_current =
                        group_ptr -> tx_event_flags_group_current & ~(group_ptr -> tx_event_flags_group_delayed_clear);
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	689a      	ldr	r2, [r3, #8]
 8010926:	68fb      	ldr	r3, [r7, #12]
 8010928:	6a1b      	ldr	r3, [r3, #32]
 801092a:	43db      	mvns	r3, r3
 801092c:	401a      	ands	r2, r3
                    group_ptr -> tx_event_flags_group_current =
 801092e:	68fb      	ldr	r3, [r7, #12]
 8010930:	609a      	str	r2, [r3, #8]

                    /* Clear the delayed event flag clear value.  */
                    group_ptr -> tx_event_flags_group_delayed_clear =  ((ULONG) 0);
 8010932:	68fb      	ldr	r3, [r7, #12]
 8010934:	2200      	movs	r2, #0
 8010936:	621a      	str	r2, [r3, #32]
 8010938:	2384      	movs	r3, #132	@ 0x84
 801093a:	18fb      	adds	r3, r7, r3
 801093c:	681b      	ldr	r3, [r3, #0]
 801093e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010942:	f383 8810 	msr	PRIMASK, r3
}
 8010946:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Walk through the satisfied list, setup initial thread pointer. */
                thread_ptr =  satisfied_list;
 8010948:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801094a:	2280      	movs	r2, #128	@ 0x80
 801094c:	18ba      	adds	r2, r7, r2
 801094e:	6013      	str	r3, [r2, #0]
                while(thread_ptr != TX_NULL)
 8010950:	e021      	b.n	8010996 <_tx_event_flags_set+0x3be>
                {

                    /* Get next pointer first.  */
                    next_thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 8010952:	2180      	movs	r1, #128	@ 0x80
 8010954:	187b      	adds	r3, r7, r1
 8010956:	681b      	ldr	r3, [r3, #0]
 8010958:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801095a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801095c:	f3ef 8310 	mrs	r3, PRIMASK
 8010960:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010962:	b672      	cpsid	i
    return(primask_value);
 8010964:	69fb      	ldr	r3, [r7, #28]

                    /* Disable interrupts.  */
                    TX_DISABLE
 8010966:	2084      	movs	r0, #132	@ 0x84
 8010968:	183a      	adds	r2, r7, r0
 801096a:	6013      	str	r3, [r2, #0]
                    /* Restore interrupts.  */
                    TX_RESTORE
#else

                    /* Disable preemption again.  */
                    _tx_thread_preempt_disable++;
 801096c:	4b20      	ldr	r3, [pc, #128]	@ (80109f0 <_tx_event_flags_set+0x418>)
 801096e:	681b      	ldr	r3, [r3, #0]
 8010970:	1c5a      	adds	r2, r3, #1
 8010972:	4b1f      	ldr	r3, [pc, #124]	@ (80109f0 <_tx_event_flags_set+0x418>)
 8010974:	601a      	str	r2, [r3, #0]
 8010976:	183b      	adds	r3, r7, r0
 8010978:	681b      	ldr	r3, [r3, #0]
 801097a:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801097c:	6a3b      	ldr	r3, [r7, #32]
 801097e:	f383 8810 	msr	PRIMASK, r3
}
 8010982:	46c0      	nop			@ (mov r8, r8)

                    /* Restore interrupt posture.  */
                    TX_RESTORE

                    /* Resume the thread.  */
                    _tx_thread_system_resume(thread_ptr);
 8010984:	000c      	movs	r4, r1
 8010986:	187b      	adds	r3, r7, r1
 8010988:	681b      	ldr	r3, [r3, #0]
 801098a:	0018      	movs	r0, r3
 801098c:	f002 f8e2 	bl	8012b54 <_tx_thread_system_resume>
#endif

                    /* Move next thread to current.  */
                    thread_ptr =  next_thread_ptr;
 8010990:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010992:	193a      	adds	r2, r7, r4
 8010994:	6013      	str	r3, [r2, #0]
                while(thread_ptr != TX_NULL)
 8010996:	2380      	movs	r3, #128	@ 0x80
 8010998:	18fb      	adds	r3, r7, r3
 801099a:	681b      	ldr	r3, [r3, #0]
 801099c:	2b00      	cmp	r3, #0
 801099e:	d1d8      	bne.n	8010952 <_tx_event_flags_set+0x37a>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80109a0:	f3ef 8310 	mrs	r3, PRIMASK
 80109a4:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80109a6:	b672      	cpsid	i
    return(primask_value);
 80109a8:	69bb      	ldr	r3, [r7, #24]
                }

                /* Disable interrupts.  */
                TX_DISABLE
 80109aa:	2284      	movs	r2, #132	@ 0x84
 80109ac:	18ba      	adds	r2, r7, r2
 80109ae:	6013      	str	r3, [r2, #0]

                /* Release thread preemption disable.  */
                _tx_thread_preempt_disable--;
 80109b0:	4b0f      	ldr	r3, [pc, #60]	@ (80109f0 <_tx_event_flags_set+0x418>)
 80109b2:	681b      	ldr	r3, [r3, #0]
 80109b4:	1e5a      	subs	r2, r3, #1
 80109b6:	4b0e      	ldr	r3, [pc, #56]	@ (80109f0 <_tx_event_flags_set+0x418>)
 80109b8:	601a      	str	r2, [r3, #0]
 80109ba:	e006      	b.n	80109ca <_tx_event_flags_set+0x3f2>
        }
        else
        {

            /* Determine if we need to set the reset search field.  */
            if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 80109bc:	68fb      	ldr	r3, [r7, #12]
 80109be:	695b      	ldr	r3, [r3, #20]
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d002      	beq.n	80109ca <_tx_event_flags_set+0x3f2>
            {

                /* We interrupted a search of an event flag group suspension
                   list.  Make sure we reset the search.  */
                group_ptr -> tx_event_flags_group_reset_search =  TX_TRUE;
 80109c4:	68fb      	ldr	r3, [r7, #12]
 80109c6:	2201      	movs	r2, #1
 80109c8:	60da      	str	r2, [r3, #12]
 80109ca:	2384      	movs	r3, #132	@ 0x84
 80109cc:	18fb      	adds	r3, r7, r3
 80109ce:	681b      	ldr	r3, [r3, #0]
 80109d0:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80109d2:	697b      	ldr	r3, [r7, #20]
 80109d4:	f383 8810 	msr	PRIMASK, r3
}
 80109d8:	46c0      	nop			@ (mov r8, r8)
            (events_set_notify)(group_ptr);
        }
#endif

        /* Determine if a check for preemption is necessary.  */
        if (preempt_check == TX_TRUE)
 80109da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80109dc:	2b01      	cmp	r3, #1
 80109de:	d101      	bne.n	80109e4 <_tx_event_flags_set+0x40c>
        {

            /* Yes, one or more threads were resumed, check for preemption.  */
            _tx_thread_system_preempt_check();
 80109e0:	f002 f880 	bl	8012ae4 <_tx_thread_system_preempt_check>
        }
    }

    /* Return completion status.  */
    return(TX_SUCCESS);
 80109e4:	2300      	movs	r3, #0
}
 80109e6:	0018      	movs	r0, r3
 80109e8:	46bd      	mov	sp, r7
 80109ea:	b023      	add	sp, #140	@ 0x8c
 80109ec:	bd90      	pop	{r4, r7, pc}
 80109ee:	46c0      	nop			@ (mov r8, r8)
 80109f0:	200115f4 	.word	0x200115f4

080109f4 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 80109f4:	b580      	push	{r7, lr}
 80109f6:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 80109f8:	f001 fe20 	bl	801263c <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 80109fc:	f002 fca2 	bl	8013344 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 8010a00:	4b13      	ldr	r3, [pc, #76]	@ (8010a50 <_tx_initialize_high_level+0x5c>)
 8010a02:	2200      	movs	r2, #0
 8010a04:	601a      	str	r2, [r3, #0]
 8010a06:	4b13      	ldr	r3, [pc, #76]	@ (8010a54 <_tx_initialize_high_level+0x60>)
 8010a08:	2200      	movs	r2, #0
 8010a0a:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 8010a0c:	4b12      	ldr	r3, [pc, #72]	@ (8010a58 <_tx_initialize_high_level+0x64>)
 8010a0e:	2200      	movs	r2, #0
 8010a10:	601a      	str	r2, [r3, #0]
 8010a12:	4b12      	ldr	r3, [pc, #72]	@ (8010a5c <_tx_initialize_high_level+0x68>)
 8010a14:	2200      	movs	r2, #0
 8010a16:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 8010a18:	4b11      	ldr	r3, [pc, #68]	@ (8010a60 <_tx_initialize_high_level+0x6c>)
 8010a1a:	2200      	movs	r2, #0
 8010a1c:	601a      	str	r2, [r3, #0]
 8010a1e:	4b11      	ldr	r3, [pc, #68]	@ (8010a64 <_tx_initialize_high_level+0x70>)
 8010a20:	2200      	movs	r2, #0
 8010a22:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 8010a24:	4b10      	ldr	r3, [pc, #64]	@ (8010a68 <_tx_initialize_high_level+0x74>)
 8010a26:	2200      	movs	r2, #0
 8010a28:	601a      	str	r2, [r3, #0]
 8010a2a:	4b10      	ldr	r3, [pc, #64]	@ (8010a6c <_tx_initialize_high_level+0x78>)
 8010a2c:	2200      	movs	r2, #0
 8010a2e:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 8010a30:	4b0f      	ldr	r3, [pc, #60]	@ (8010a70 <_tx_initialize_high_level+0x7c>)
 8010a32:	2200      	movs	r2, #0
 8010a34:	601a      	str	r2, [r3, #0]
 8010a36:	4b0f      	ldr	r3, [pc, #60]	@ (8010a74 <_tx_initialize_high_level+0x80>)
 8010a38:	2200      	movs	r2, #0
 8010a3a:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 8010a3c:	4b0e      	ldr	r3, [pc, #56]	@ (8010a78 <_tx_initialize_high_level+0x84>)
 8010a3e:	2200      	movs	r2, #0
 8010a40:	601a      	str	r2, [r3, #0]
 8010a42:	4b0e      	ldr	r3, [pc, #56]	@ (8010a7c <_tx_initialize_high_level+0x88>)
 8010a44:	2200      	movs	r2, #0
 8010a46:	601a      	str	r2, [r3, #0]
#endif
}
 8010a48:	46c0      	nop			@ (mov r8, r8)
 8010a4a:	46bd      	mov	sp, r7
 8010a4c:	bd80      	pop	{r7, pc}
 8010a4e:	46c0      	nop			@ (mov r8, r8)
 8010a50:	20011524 	.word	0x20011524
 8010a54:	20011528 	.word	0x20011528
 8010a58:	2001152c 	.word	0x2001152c
 8010a5c:	20011530 	.word	0x20011530
 8010a60:	20011534 	.word	0x20011534
 8010a64:	20011538 	.word	0x20011538
 8010a68:	20011544 	.word	0x20011544
 8010a6c:	20011548 	.word	0x20011548
 8010a70:	2001154c 	.word	0x2001154c
 8010a74:	20011550 	.word	0x20011550
 8010a78:	2001153c 	.word	0x2001153c
 8010a7c:	20011540 	.word	0x20011540

08010a80 <_tx_initialize_kernel_enter>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 8010a80:	b580      	push	{r7, lr}
 8010a82:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 8010a84:	4b10      	ldr	r3, [pc, #64]	@ (8010ac8 <_tx_initialize_kernel_enter+0x48>)
 8010a86:	681b      	ldr	r3, [r3, #0]
 8010a88:	4a10      	ldr	r2, [pc, #64]	@ (8010acc <_tx_initialize_kernel_enter+0x4c>)
 8010a8a:	4293      	cmp	r3, r2
 8010a8c:	d00b      	beq.n	8010aa6 <_tx_initialize_kernel_enter+0x26>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8010a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8010ac8 <_tx_initialize_kernel_enter+0x48>)
 8010a90:	4a0f      	ldr	r2, [pc, #60]	@ (8010ad0 <_tx_initialize_kernel_enter+0x50>)
 8010a92:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 8010a94:	f7ef fb3c 	bl	8000110 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 8010a98:	f7ff ffac 	bl	80109f4 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 8010a9c:	4b0d      	ldr	r3, [pc, #52]	@ (8010ad4 <_tx_initialize_kernel_enter+0x54>)
 8010a9e:	681b      	ldr	r3, [r3, #0]
 8010aa0:	1c5a      	adds	r2, r3, #1
 8010aa2:	4b0c      	ldr	r3, [pc, #48]	@ (8010ad4 <_tx_initialize_kernel_enter+0x54>)
 8010aa4:	601a      	str	r2, [r3, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8010aa6:	4b08      	ldr	r3, [pc, #32]	@ (8010ac8 <_tx_initialize_kernel_enter+0x48>)
 8010aa8:	4a09      	ldr	r2, [pc, #36]	@ (8010ad0 <_tx_initialize_kernel_enter+0x50>)
 8010aaa:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 8010aac:	4b0a      	ldr	r3, [pc, #40]	@ (8010ad8 <_tx_initialize_kernel_enter+0x58>)
 8010aae:	681b      	ldr	r3, [r3, #0]
 8010ab0:	0018      	movs	r0, r3
 8010ab2:	f7f5 fd53 	bl	800655c <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 8010ab6:	4b04      	ldr	r3, [pc, #16]	@ (8010ac8 <_tx_initialize_kernel_enter+0x48>)
 8010ab8:	2200      	movs	r2, #0
 8010aba:	601a      	str	r2, [r3, #0]

    /* Call any port specific pre-scheduler processing.  */
    TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 8010abc:	f7ef fb70 	bl	80001a0 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8010ac0:	46c0      	nop			@ (mov r8, r8)
 8010ac2:	46bd      	mov	sp, r7
 8010ac4:	bd80      	pop	{r7, pc}
 8010ac6:	46c0      	nop			@ (mov r8, r8)
 8010ac8:	20000010 	.word	0x20000010
 8010acc:	f0f0f0f1 	.word	0xf0f0f0f1
 8010ad0:	f0f0f0f0 	.word	0xf0f0f0f0
 8010ad4:	200115f4 	.word	0x200115f4
 8010ad8:	20011554 	.word	0x20011554

08010adc <_tx_mutex_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 8010adc:	b580      	push	{r7, lr}
 8010ade:	b08c      	sub	sp, #48	@ 0x30
 8010ae0:	af00      	add	r7, sp, #0
 8010ae2:	6078      	str	r0, [r7, #4]
 8010ae4:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010ae6:	f3ef 8310 	mrs	r3, PRIMASK
 8010aea:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010aec:	b672      	cpsid	i
    return(primask_value);
 8010aee:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the mutex.  */
    TX_DISABLE
 8010af0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_mutex_cleanup))
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8010af6:	4b32      	ldr	r3, [pc, #200]	@ (8010bc0 <_tx_mutex_cleanup+0xe4>)
 8010af8:	429a      	cmp	r2, r3
 8010afa:	d157      	bne.n	8010bac <_tx_mutex_cleanup+0xd0>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	22ac      	movs	r2, #172	@ 0xac
 8010b00:	589b      	ldr	r3, [r3, r2]
 8010b02:	683a      	ldr	r2, [r7, #0]
 8010b04:	429a      	cmp	r2, r3
 8010b06:	d151      	bne.n	8010bac <_tx_mutex_cleanup+0xd0>
        {

            /* Setup pointer to mutex control block.  */
            mutex_ptr =  TX_VOID_TO_MUTEX_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010b0c:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Check for NULL mutex pointer.  */
            if (mutex_ptr != TX_NULL)
 8010b0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d04b      	beq.n	8010bac <_tx_mutex_cleanup+0xd0>
            {

                /* Determine if the mutex ID is valid.  */
                if (mutex_ptr -> tx_mutex_id == TX_MUTEX_ID)
 8010b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b16:	681b      	ldr	r3, [r3, #0]
 8010b18:	4a2a      	ldr	r2, [pc, #168]	@ (8010bc4 <_tx_mutex_cleanup+0xe8>)
 8010b1a:	4293      	cmp	r3, r2
 8010b1c:	d146      	bne.n	8010bac <_tx_mutex_cleanup+0xd0>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 8010b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b20:	69db      	ldr	r3, [r3, #28]
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d042      	beq.n	8010bac <_tx_mutex_cleanup+0xd0>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	2200      	movs	r2, #0
 8010b2a:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        mutex_ptr -> tx_mutex_suspended_count--;
 8010b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b2e:	69db      	ldr	r3, [r3, #28]
 8010b30:	1e5a      	subs	r2, r3, #1
 8010b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b34:	61da      	str	r2, [r3, #28]

                        /* Pickup the suspended count.  */
                        suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8010b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b38:	69db      	ldr	r3, [r3, #28]
 8010b3a:	627b      	str	r3, [r7, #36]	@ 0x24

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8010b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d103      	bne.n	8010b4a <_tx_mutex_cleanup+0x6e>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 8010b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b44:	2200      	movs	r2, #0
 8010b46:	619a      	str	r2, [r3, #24]
 8010b48:	e013      	b.n	8010b72 <_tx_mutex_cleanup+0x96>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010b4e:	623b      	str	r3, [r7, #32]
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010b54:	61fb      	str	r3, [r7, #28]
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8010b56:	6a3b      	ldr	r3, [r7, #32]
 8010b58:	69fa      	ldr	r2, [r7, #28]
 8010b5a:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8010b5c:	69fb      	ldr	r3, [r7, #28]
 8010b5e:	6a3a      	ldr	r2, [r7, #32]
 8010b60:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (mutex_ptr -> tx_mutex_suspension_list == thread_ptr)
 8010b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b64:	699b      	ldr	r3, [r3, #24]
 8010b66:	687a      	ldr	r2, [r7, #4]
 8010b68:	429a      	cmp	r2, r3
 8010b6a:	d102      	bne.n	8010b72 <_tx_mutex_cleanup+0x96>
                            {

                                /* Update the list head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =         next_thread;
 8010b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b6e:	6a3a      	ldr	r2, [r7, #32]
 8010b70:	619a      	str	r2, [r3, #24]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_MUTEX_SUSP)
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010b76:	2b0d      	cmp	r3, #13
 8010b78:	d118      	bne.n	8010bac <_tx_mutex_cleanup+0xd0>
                            /* Increment the number of timeouts on this semaphore.  */
                            mutex_ptr -> tx_mutex_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NOT_AVAILABLE;
 8010b7a:	687b      	ldr	r3, [r7, #4]
 8010b7c:	2284      	movs	r2, #132	@ 0x84
 8010b7e:	211d      	movs	r1, #29
 8010b80:	5099      	str	r1, [r3, r2]
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8010b82:	4b11      	ldr	r3, [pc, #68]	@ (8010bc8 <_tx_mutex_cleanup+0xec>)
 8010b84:	681b      	ldr	r3, [r3, #0]
 8010b86:	1c5a      	adds	r2, r3, #1
 8010b88:	4b0f      	ldr	r3, [pc, #60]	@ (8010bc8 <_tx_mutex_cleanup+0xec>)
 8010b8a:	601a      	str	r2, [r3, #0]
 8010b8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b8e:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010b90:	693b      	ldr	r3, [r7, #16]
 8010b92:	f383 8810 	msr	PRIMASK, r3
}
 8010b96:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	0018      	movs	r0, r3
 8010b9c:	f001 ffda 	bl	8012b54 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010ba0:	f3ef 8310 	mrs	r3, PRIMASK
 8010ba4:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010ba6:	b672      	cpsid	i
    return(primask_value);
 8010ba8:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8010baa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010bac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bae:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010bb0:	68fb      	ldr	r3, [r7, #12]
 8010bb2:	f383 8810 	msr	PRIMASK, r3
}
 8010bb6:	46c0      	nop			@ (mov r8, r8)
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8010bb8:	46c0      	nop			@ (mov r8, r8)
 8010bba:	46bd      	mov	sp, r7
 8010bbc:	b00c      	add	sp, #48	@ 0x30
 8010bbe:	bd80      	pop	{r7, pc}
 8010bc0:	08010add 	.word	0x08010add
 8010bc4:	4d555445 	.word	0x4d555445
 8010bc8:	200115f4 	.word	0x200115f4

08010bcc <_tx_mutex_thread_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_thread_release(TX_THREAD  *thread_ptr)
{
 8010bcc:	b580      	push	{r7, lr}
 8010bce:	b088      	sub	sp, #32
 8010bd0:	af00      	add	r7, sp, #0
 8010bd2:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010bd4:	f3ef 8310 	mrs	r3, PRIMASK
 8010bd8:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010bda:	b672      	cpsid	i
    return(primask_value);
 8010bdc:	697b      	ldr	r3, [r7, #20]
UINT        status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 8010bde:	61fb      	str	r3, [r7, #28]

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8010be0:	4b1a      	ldr	r3, [pc, #104]	@ (8010c4c <_tx_mutex_thread_release+0x80>)
 8010be2:	681b      	ldr	r3, [r3, #0]
 8010be4:	1c5a      	adds	r2, r3, #1
 8010be6:	4b19      	ldr	r3, [pc, #100]	@ (8010c4c <_tx_mutex_thread_release+0x80>)
 8010be8:	601a      	str	r2, [r3, #0]
    /* Loop to look at all the mutexes.  */
    do
    {

        /* Pickup the mutex head pointer.  */
        mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 8010bea:	687b      	ldr	r3, [r7, #4]
 8010bec:	22a4      	movs	r2, #164	@ 0xa4
 8010bee:	589b      	ldr	r3, [r3, r2]
 8010bf0:	61bb      	str	r3, [r7, #24]

        /* Determine if there is a mutex.  */
        if (mutex_ptr != TX_NULL)
 8010bf2:	69bb      	ldr	r3, [r7, #24]
 8010bf4:	2b00      	cmp	r3, #0
 8010bf6:	d016      	beq.n	8010c26 <_tx_mutex_thread_release+0x5a>
        {

            /* Yes, set the ownership count to 1.  */
            mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 8010bf8:	69bb      	ldr	r3, [r7, #24]
 8010bfa:	2201      	movs	r2, #1
 8010bfc:	609a      	str	r2, [r3, #8]
 8010bfe:	69fb      	ldr	r3, [r7, #28]
 8010c00:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010c02:	68fb      	ldr	r3, [r7, #12]
 8010c04:	f383 8810 	msr	PRIMASK, r3
}
 8010c08:	46c0      	nop			@ (mov r8, r8)
            do
            {
                status =  _tx_mutex_put(mutex_ptr);
            } while (status != TX_SUCCESS);
#else
            _tx_mutex_put(mutex_ptr);
 8010c0a:	69bb      	ldr	r3, [r7, #24]
 8010c0c:	0018      	movs	r0, r3
 8010c0e:	f000 fafb 	bl	8011208 <_tx_mutex_put>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010c12:	f3ef 8310 	mrs	r3, PRIMASK
 8010c16:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010c18:	b672      	cpsid	i
    return(primask_value);
 8010c1a:	693b      	ldr	r3, [r7, #16]
#endif

            /* Disable interrupts.  */
            TX_DISABLE
 8010c1c:	61fb      	str	r3, [r7, #28]

            /* Move to the next mutex.  */
            mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	22a4      	movs	r2, #164	@ 0xa4
 8010c22:	589b      	ldr	r3, [r3, r2]
 8010c24:	61bb      	str	r3, [r7, #24]
        }
    } while (mutex_ptr != TX_NULL);
 8010c26:	69bb      	ldr	r3, [r7, #24]
 8010c28:	2b00      	cmp	r3, #0
 8010c2a:	d1de      	bne.n	8010bea <_tx_mutex_thread_release+0x1e>

    /* Restore preemption.  */
    _tx_thread_preempt_disable--;
 8010c2c:	4b07      	ldr	r3, [pc, #28]	@ (8010c4c <_tx_mutex_thread_release+0x80>)
 8010c2e:	681b      	ldr	r3, [r3, #0]
 8010c30:	1e5a      	subs	r2, r3, #1
 8010c32:	4b06      	ldr	r3, [pc, #24]	@ (8010c4c <_tx_mutex_thread_release+0x80>)
 8010c34:	601a      	str	r2, [r3, #0]
 8010c36:	69fb      	ldr	r3, [r7, #28]
 8010c38:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010c3a:	68bb      	ldr	r3, [r7, #8]
 8010c3c:	f383 8810 	msr	PRIMASK, r3
}
 8010c40:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE
}
 8010c42:	46c0      	nop			@ (mov r8, r8)
 8010c44:	46bd      	mov	sp, r7
 8010c46:	b008      	add	sp, #32
 8010c48:	bd80      	pop	{r7, pc}
 8010c4a:	46c0      	nop			@ (mov r8, r8)
 8010c4c:	200115f4 	.word	0x200115f4

08010c50 <_tx_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit)
{
 8010c50:	b580      	push	{r7, lr}
 8010c52:	b08e      	sub	sp, #56	@ 0x38
 8010c54:	af00      	add	r7, sp, #0
 8010c56:	60f8      	str	r0, [r7, #12]
 8010c58:	60b9      	str	r1, [r7, #8]
 8010c5a:	607a      	str	r2, [r7, #4]
TX_MUTEX        *next_mutex;
TX_MUTEX        *previous_mutex;


    /* Initialize mutex control block to all zeros.  */
    TX_MEMSET(mutex_ptr, 0, (sizeof(TX_MUTEX)));
 8010c5c:	68fb      	ldr	r3, [r7, #12]
 8010c5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8010c60:	232f      	movs	r3, #47	@ 0x2f
 8010c62:	18fb      	adds	r3, r7, r3
 8010c64:	2200      	movs	r2, #0
 8010c66:	701a      	strb	r2, [r3, #0]
 8010c68:	2334      	movs	r3, #52	@ 0x34
 8010c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010c6c:	2300      	movs	r3, #0
 8010c6e:	633b      	str	r3, [r7, #48]	@ 0x30
 8010c70:	e009      	b.n	8010c86 <_tx_mutex_create+0x36>
 8010c72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c74:	1c5a      	adds	r2, r3, #1
 8010c76:	637a      	str	r2, [r7, #52]	@ 0x34
 8010c78:	222f      	movs	r2, #47	@ 0x2f
 8010c7a:	18ba      	adds	r2, r7, r2
 8010c7c:	7812      	ldrb	r2, [r2, #0]
 8010c7e:	701a      	strb	r2, [r3, #0]
 8010c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c82:	3301      	adds	r3, #1
 8010c84:	633b      	str	r3, [r7, #48]	@ 0x30
 8010c86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c8a:	429a      	cmp	r2, r3
 8010c8c:	d3f1      	bcc.n	8010c72 <_tx_mutex_create+0x22>

    /* Setup the basic mutex fields.  */
    mutex_ptr -> tx_mutex_name =             name_ptr;
 8010c8e:	68fb      	ldr	r3, [r7, #12]
 8010c90:	68ba      	ldr	r2, [r7, #8]
 8010c92:	605a      	str	r2, [r3, #4]
    mutex_ptr -> tx_mutex_inherit =          inherit;
 8010c94:	68fb      	ldr	r3, [r7, #12]
 8010c96:	687a      	ldr	r2, [r7, #4]
 8010c98:	611a      	str	r2, [r3, #16]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010c9a:	f3ef 8310 	mrs	r3, PRIMASK
 8010c9e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010ca0:	b672      	cpsid	i
    return(primask_value);
 8010ca2:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts to place the mutex on the created list.  */
    TX_DISABLE
 8010ca4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the mutex ID to make it valid.  */
    mutex_ptr -> tx_mutex_id =  TX_MUTEX_ID;
 8010ca6:	68fb      	ldr	r3, [r7, #12]
 8010ca8:	4a1a      	ldr	r2, [pc, #104]	@ (8010d14 <_tx_mutex_create+0xc4>)
 8010caa:	601a      	str	r2, [r3, #0]

    /* Setup the thread mutex release function pointer.  */
    _tx_thread_mutex_release =  &(_tx_mutex_thread_release);
 8010cac:	4b1a      	ldr	r3, [pc, #104]	@ (8010d18 <_tx_mutex_create+0xc8>)
 8010cae:	4a1b      	ldr	r2, [pc, #108]	@ (8010d1c <_tx_mutex_create+0xcc>)
 8010cb0:	601a      	str	r2, [r3, #0]

    /* Place the mutex on the list of created mutexes.  First,
       check for an empty list.  */
    if (_tx_mutex_created_count == TX_EMPTY)
 8010cb2:	4b1b      	ldr	r3, [pc, #108]	@ (8010d20 <_tx_mutex_create+0xd0>)
 8010cb4:	681b      	ldr	r3, [r3, #0]
 8010cb6:	2b00      	cmp	r3, #0
 8010cb8:	d109      	bne.n	8010cce <_tx_mutex_create+0x7e>
    {

        /* The created mutex list is empty.  Add mutex to empty list.  */
        _tx_mutex_created_ptr =                   mutex_ptr;
 8010cba:	4b1a      	ldr	r3, [pc, #104]	@ (8010d24 <_tx_mutex_create+0xd4>)
 8010cbc:	68fa      	ldr	r2, [r7, #12]
 8010cbe:	601a      	str	r2, [r3, #0]
        mutex_ptr -> tx_mutex_created_next =      mutex_ptr;
 8010cc0:	68fb      	ldr	r3, [r7, #12]
 8010cc2:	68fa      	ldr	r2, [r7, #12]
 8010cc4:	621a      	str	r2, [r3, #32]
        mutex_ptr -> tx_mutex_created_previous =  mutex_ptr;
 8010cc6:	68fb      	ldr	r3, [r7, #12]
 8010cc8:	68fa      	ldr	r2, [r7, #12]
 8010cca:	625a      	str	r2, [r3, #36]	@ 0x24
 8010ccc:	e011      	b.n	8010cf2 <_tx_mutex_create+0xa2>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_mutex =      _tx_mutex_created_ptr;
 8010cce:	4b15      	ldr	r3, [pc, #84]	@ (8010d24 <_tx_mutex_create+0xd4>)
 8010cd0:	681b      	ldr	r3, [r3, #0]
 8010cd2:	623b      	str	r3, [r7, #32]
        previous_mutex =  next_mutex -> tx_mutex_created_previous;
 8010cd4:	6a3b      	ldr	r3, [r7, #32]
 8010cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010cd8:	61fb      	str	r3, [r7, #28]

        /* Place the new mutex in the list.  */
        next_mutex -> tx_mutex_created_previous =  mutex_ptr;
 8010cda:	6a3b      	ldr	r3, [r7, #32]
 8010cdc:	68fa      	ldr	r2, [r7, #12]
 8010cde:	625a      	str	r2, [r3, #36]	@ 0x24
        previous_mutex -> tx_mutex_created_next =  mutex_ptr;
 8010ce0:	69fb      	ldr	r3, [r7, #28]
 8010ce2:	68fa      	ldr	r2, [r7, #12]
 8010ce4:	621a      	str	r2, [r3, #32]

        /* Setup this mutex's next and previous created links.  */
        mutex_ptr -> tx_mutex_created_previous =  previous_mutex;
 8010ce6:	68fb      	ldr	r3, [r7, #12]
 8010ce8:	69fa      	ldr	r2, [r7, #28]
 8010cea:	625a      	str	r2, [r3, #36]	@ 0x24
        mutex_ptr -> tx_mutex_created_next =      next_mutex;
 8010cec:	68fb      	ldr	r3, [r7, #12]
 8010cee:	6a3a      	ldr	r2, [r7, #32]
 8010cf0:	621a      	str	r2, [r3, #32]
    }

    /* Increment the ownership count.  */
    _tx_mutex_created_count++;
 8010cf2:	4b0b      	ldr	r3, [pc, #44]	@ (8010d20 <_tx_mutex_create+0xd0>)
 8010cf4:	681b      	ldr	r3, [r3, #0]
 8010cf6:	1c5a      	adds	r2, r3, #1
 8010cf8:	4b09      	ldr	r3, [pc, #36]	@ (8010d20 <_tx_mutex_create+0xd0>)
 8010cfa:	601a      	str	r2, [r3, #0]
 8010cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cfe:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010d00:	697b      	ldr	r3, [r7, #20]
 8010d02:	f383 8810 	msr	PRIMASK, r3
}
 8010d06:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8010d08:	2300      	movs	r3, #0
}
 8010d0a:	0018      	movs	r0, r3
 8010d0c:	46bd      	mov	sp, r7
 8010d0e:	b00e      	add	sp, #56	@ 0x38
 8010d10:	bd80      	pop	{r7, pc}
 8010d12:	46c0      	nop			@ (mov r8, r8)
 8010d14:	4d555445 	.word	0x4d555445
 8010d18:	200115f8 	.word	0x200115f8
 8010d1c:	08010bcd 	.word	0x08010bcd
 8010d20:	20011540 	.word	0x20011540
 8010d24:	2001153c 	.word	0x2001153c

08010d28 <_tx_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 8010d28:	b580      	push	{r7, lr}
 8010d2a:	b090      	sub	sp, #64	@ 0x40
 8010d2c:	af00      	add	r7, sp, #0
 8010d2e:	6078      	str	r0, [r7, #4]
 8010d30:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010d32:	f3ef 8310 	mrs	r3, PRIMASK
 8010d36:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010d38:	b672      	cpsid	i
    return(primask_value);
 8010d3a:	69fb      	ldr	r3, [r7, #28]
TX_THREAD       *previous_thread;
UINT            status;


    /* Disable interrupts to get an instance from the mutex.  */
    TX_DISABLE
 8010d3c:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Log this kernel call.  */
    TX_EL_MUTEX_GET_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8010d3e:	4b7b      	ldr	r3, [pc, #492]	@ (8010f2c <_tx_mutex_get+0x204>)
 8010d40:	681b      	ldr	r3, [r3, #0]
 8010d42:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if this mutex is available.  */
    if (mutex_ptr -> tx_mutex_ownership_count == ((UINT) 0))
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	689b      	ldr	r3, [r3, #8]
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	d144      	bne.n	8010dd6 <_tx_mutex_get+0xae>
    {

        /* Set the ownership count to 1.  */
        mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 8010d4c:	687b      	ldr	r3, [r7, #4]
 8010d4e:	2201      	movs	r2, #1
 8010d50:	609a      	str	r2, [r3, #8]

        /* Remember that the calling thread owns the mutex.  */
        mutex_ptr -> tx_mutex_owner =  thread_ptr;
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010d56:	60da      	str	r2, [r3, #12]

        /* Determine if the thread pointer is valid.  */
        if (thread_ptr != TX_NULL)
 8010d58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	d032      	beq.n	8010dc4 <_tx_mutex_get+0x9c>
        {

            /* Determine if priority inheritance is required.  */
            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	691b      	ldr	r3, [r3, #16]
 8010d62:	2b01      	cmp	r3, #1
 8010d64:	d106      	bne.n	8010d74 <_tx_mutex_get+0x4c>
            {

                /* Remember the current priority of thread.  */
                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 8010d66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	615a      	str	r2, [r3, #20]

                /* Setup the highest priority waiting thread.  */
                mutex_ptr -> tx_mutex_highest_priority_waiting =  ((UINT) TX_MAX_PRIORITIES);
 8010d6e:	687b      	ldr	r3, [r7, #4]
 8010d70:	2220      	movs	r2, #32
 8010d72:	629a      	str	r2, [r3, #40]	@ 0x28
            }

            /* Pickup next mutex pointer, which is the head of the list.  */
            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 8010d74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d76:	22a4      	movs	r2, #164	@ 0xa4
 8010d78:	589b      	ldr	r3, [r3, r2]
 8010d7a:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
            if (next_mutex != TX_NULL)
 8010d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d7e:	2b00      	cmp	r3, #0
 8010d80:	d00f      	beq.n	8010da2 <_tx_mutex_get+0x7a>
            {

                /* Non-empty list. Link up the mutex.  */

                /* Pickup the next and previous mutex pointer.  */
                previous_mutex =  next_mutex -> tx_mutex_owned_previous;
 8010d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010d86:	623b      	str	r3, [r7, #32]

                /* Place the owned mutex in the list.  */
                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 8010d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d8a:	687a      	ldr	r2, [r7, #4]
 8010d8c:	631a      	str	r2, [r3, #48]	@ 0x30
                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 8010d8e:	6a3b      	ldr	r3, [r7, #32]
 8010d90:	687a      	ldr	r2, [r7, #4]
 8010d92:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Setup this mutex's next and previous created links.  */
                mutex_ptr -> tx_mutex_owned_previous =  previous_mutex;
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	6a3a      	ldr	r2, [r7, #32]
 8010d98:	631a      	str	r2, [r3, #48]	@ 0x30
                mutex_ptr -> tx_mutex_owned_next =      next_mutex;
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010d9e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8010da0:	e009      	b.n	8010db6 <_tx_mutex_get+0x8e>
            }
            else
            {

                /* The owned mutex list is empty.  Add mutex to empty list.  */
                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 8010da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010da4:	21a4      	movs	r1, #164	@ 0xa4
 8010da6:	687a      	ldr	r2, [r7, #4]
 8010da8:	505a      	str	r2, [r3, r1]
                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	687a      	ldr	r2, [r7, #4]
 8010dae:	62da      	str	r2, [r3, #44]	@ 0x2c
                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	687a      	ldr	r2, [r7, #4]
 8010db4:	631a      	str	r2, [r3, #48]	@ 0x30
            }

            /* Increment the number of mutexes owned counter.  */
            thread_ptr -> tx_thread_owned_mutex_count++;
 8010db6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010db8:	22a0      	movs	r2, #160	@ 0xa0
 8010dba:	589b      	ldr	r3, [r3, r2]
 8010dbc:	1c5a      	adds	r2, r3, #1
 8010dbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010dc0:	21a0      	movs	r1, #160	@ 0xa0
 8010dc2:	505a      	str	r2, [r3, r1]
 8010dc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dc6:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010dc8:	69bb      	ldr	r3, [r7, #24]
 8010dca:	f383 8810 	msr	PRIMASK, r3
}
 8010dce:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 8010dd0:	2300      	movs	r3, #0
 8010dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010dd4:	e0a4      	b.n	8010f20 <_tx_mutex_get+0x1f8>
    }

    /* Otherwise, see if the owning thread is trying to obtain the same mutex.  */
    else if (mutex_ptr -> tx_mutex_owner == thread_ptr)
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	68db      	ldr	r3, [r3, #12]
 8010dda:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010ddc:	429a      	cmp	r2, r3
 8010dde:	d10d      	bne.n	8010dfc <_tx_mutex_get+0xd4>
    {

        /* The owning thread is requesting the mutex again, just
           increment the ownership count.  */
        mutex_ptr -> tx_mutex_ownership_count++;
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	689b      	ldr	r3, [r3, #8]
 8010de4:	1c5a      	adds	r2, r3, #1
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	609a      	str	r2, [r3, #8]
 8010dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dec:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010dee:	697b      	ldr	r3, [r7, #20]
 8010df0:	f383 8810 	msr	PRIMASK, r3
}
 8010df4:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 8010df6:	2300      	movs	r3, #0
 8010df8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010dfa:	e091      	b.n	8010f20 <_tx_mutex_get+0x1f8>
    }
    else
    {

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 8010dfc:	683b      	ldr	r3, [r7, #0]
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	d100      	bne.n	8010e04 <_tx_mutex_get+0xdc>
 8010e02:	e085      	b.n	8010f10 <_tx_mutex_get+0x1e8>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 8010e04:	4b4a      	ldr	r3, [pc, #296]	@ (8010f30 <_tx_mutex_get+0x208>)
 8010e06:	681b      	ldr	r3, [r3, #0]
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d008      	beq.n	8010e1e <_tx_mutex_get+0xf6>
 8010e0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e0e:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010e10:	693b      	ldr	r3, [r7, #16]
 8010e12:	f383 8810 	msr	PRIMASK, r3
}
 8010e16:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NOT_AVAILABLE;
 8010e18:	231d      	movs	r3, #29
 8010e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010e1c:	e080      	b.n	8010f20 <_tx_mutex_get+0x1f8>
            {

                /* Prepare for suspension of this thread.  */

                /* Pickup the mutex owner.  */
                mutex_owner =  mutex_ptr -> tx_mutex_owner;
 8010e1e:	687b      	ldr	r3, [r7, #4]
 8010e20:	68db      	ldr	r3, [r3, #12]
 8010e22:	633b      	str	r3, [r7, #48]	@ 0x30
#endif
                }
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_mutex_cleanup);
 8010e24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e26:	4a43      	ldr	r2, [pc, #268]	@ (8010f34 <_tx_mutex_get+0x20c>)
 8010e28:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this mutex control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) mutex_ptr;
 8010e2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e2c:	687a      	ldr	r2, [r7, #4]
 8010e2e:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 8010e30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e32:	22ac      	movs	r2, #172	@ 0xac
 8010e34:	589b      	ldr	r3, [r3, r2]
 8010e36:	1c5a      	adds	r2, r3, #1
 8010e38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e3a:	21ac      	movs	r1, #172	@ 0xac
 8010e3c:	505a      	str	r2, [r3, r1]
#endif

                /* Setup suspension list.  */
                if (mutex_ptr -> tx_mutex_suspended_count == TX_NO_SUSPENSIONS)
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	69db      	ldr	r3, [r3, #28]
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	d109      	bne.n	8010e5a <_tx_mutex_get+0x132>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    mutex_ptr -> tx_mutex_suspension_list =         thread_ptr;
 8010e46:	687b      	ldr	r3, [r7, #4]
 8010e48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010e4a:	619a      	str	r2, [r3, #24]
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8010e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e4e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010e50:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8010e52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e54:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010e56:	675a      	str	r2, [r3, #116]	@ 0x74
 8010e58:	e011      	b.n	8010e7e <_tx_mutex_get+0x156>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   mutex_ptr -> tx_mutex_suspension_list;
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	699b      	ldr	r3, [r3, #24]
 8010e5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 8010e60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010e64:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8010e66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8010e6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e6e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010e70:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8010e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010e76:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8010e78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e7a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010e7c:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the suspension count.  */
                mutex_ptr -> tx_mutex_suspended_count++;
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	69db      	ldr	r3, [r3, #28]
 8010e82:	1c5a      	adds	r2, r3, #1
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	61da      	str	r2, [r3, #28]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_MUTEX_SUSP;
 8010e88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e8a:	220d      	movs	r2, #13
 8010e8c:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8010e8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e90:	2201      	movs	r2, #1
 8010e92:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8010e94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e96:	683a      	ldr	r2, [r7, #0]
 8010e98:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8010e9a:	4b25      	ldr	r3, [pc, #148]	@ (8010f30 <_tx_mutex_get+0x208>)
 8010e9c:	681b      	ldr	r3, [r3, #0]
 8010e9e:	1c5a      	adds	r2, r3, #1
 8010ea0:	4b23      	ldr	r3, [pc, #140]	@ (8010f30 <_tx_mutex_get+0x208>)
 8010ea2:	601a      	str	r2, [r3, #0]
 8010ea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ea6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010ea8:	68fb      	ldr	r3, [r7, #12]
 8010eaa:	f383 8810 	msr	PRIMASK, r3
}
 8010eae:	46c0      	nop			@ (mov r8, r8)
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if we need to raise the priority of the thread
                   owning the mutex.  */
                if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	691b      	ldr	r3, [r3, #16]
 8010eb4:	2b01      	cmp	r3, #1
 8010eb6:	d122      	bne.n	8010efe <_tx_mutex_get+0x1d6>
                {

                    /* Determine if this is the highest priority to raise for this mutex.  */
                    if (mutex_ptr -> tx_mutex_highest_priority_waiting > thread_ptr -> tx_thread_priority)
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8010ebc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010ec0:	429a      	cmp	r2, r3
 8010ec2:	d903      	bls.n	8010ecc <_tx_mutex_get+0x1a4>
                    {

                        /* Remember this priority.  */
                        mutex_ptr -> tx_mutex_highest_priority_waiting =  thread_ptr -> tx_thread_priority;
 8010ec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ec6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	629a      	str	r2, [r3, #40]	@ 0x28
                    }

                    /* Determine if we have to update inherit priority level of the mutex owner.  */
                    if (thread_ptr -> tx_thread_priority < mutex_owner -> tx_thread_inherit_priority)
 8010ecc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ece:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ed2:	219c      	movs	r1, #156	@ 0x9c
 8010ed4:	585b      	ldr	r3, [r3, r1]
 8010ed6:	429a      	cmp	r2, r3
 8010ed8:	d204      	bcs.n	8010ee4 <_tx_mutex_get+0x1bc>
                    {

                        /* Remember the new priority inheritance priority.  */
                        mutex_owner -> tx_thread_inherit_priority =  thread_ptr -> tx_thread_priority;
 8010eda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010edc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ee0:	219c      	movs	r1, #156	@ 0x9c
 8010ee2:	505a      	str	r2, [r3, r1]
                    }

                    /* Priority inheritance is requested, check to see if the thread that owns the mutex is lower priority.  */
                    if (mutex_owner -> tx_thread_priority > thread_ptr -> tx_thread_priority)
 8010ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ee6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010ee8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010eec:	429a      	cmp	r2, r3
 8010eee:	d906      	bls.n	8010efe <_tx_mutex_get+0x1d6>
                    {

                        /* Yes, raise the suspended, owning thread's priority to that
                           of the current thread.  */
                        _tx_mutex_priority_change(mutex_owner, thread_ptr -> tx_thread_priority);
 8010ef0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ef2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ef6:	0011      	movs	r1, r2
 8010ef8:	0018      	movs	r0, r3
 8010efa:	f000 f8cb 	bl	8011094 <_tx_mutex_priority_change>
#endif
                    }
                }

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8010efe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f00:	0018      	movs	r0, r3
 8010f02:	f001 ff27 	bl	8012d54 <_tx_thread_system_suspend>
#endif
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8010f06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f08:	2284      	movs	r2, #132	@ 0x84
 8010f0a:	589b      	ldr	r3, [r3, r2]
 8010f0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f0e:	e007      	b.n	8010f20 <_tx_mutex_get+0x1f8>
 8010f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f12:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010f14:	68bb      	ldr	r3, [r7, #8]
 8010f16:	f383 8810 	msr	PRIMASK, r3
}
 8010f1a:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NOT_AVAILABLE;
 8010f1c:	231d      	movs	r3, #29
 8010f1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
    }

    /* Return completion status.  */
    return(status);
 8010f20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8010f22:	0018      	movs	r0, r3
 8010f24:	46bd      	mov	sp, r7
 8010f26:	b010      	add	sp, #64	@ 0x40
 8010f28:	bd80      	pop	{r7, pc}
 8010f2a:	46c0      	nop			@ (mov r8, r8)
 8010f2c:	2001155c 	.word	0x2001155c
 8010f30:	200115f4 	.word	0x200115f4
 8010f34:	08010add 	.word	0x08010add

08010f38 <_tx_mutex_prioritize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_prioritize(TX_MUTEX *mutex_ptr)
{
 8010f38:	b580      	push	{r7, lr}
 8010f3a:	b090      	sub	sp, #64	@ 0x40
 8010f3c:	af00      	add	r7, sp, #0
 8010f3e:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010f40:	f3ef 8310 	mrs	r3, PRIMASK
 8010f44:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010f46:	b672      	cpsid	i
    return(primask_value);
 8010f48:	69fb      	ldr	r3, [r7, #28]
UINT            status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 8010f4a:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_MUTEX_PRIORITIZE_INSERT

    /* Pickup the suspended count.  */
    suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	69db      	ldr	r3, [r3, #28]
 8010f50:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if there are fewer than 2 suspended threads.  */
    if (suspended_count < ((UINT) 2))
 8010f52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f54:	2b01      	cmp	r3, #1
 8010f56:	d805      	bhi.n	8010f64 <_tx_mutex_prioritize+0x2c>
 8010f58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f5a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010f5c:	69bb      	ldr	r3, [r7, #24]
 8010f5e:	f383 8810 	msr	PRIMASK, r3
}
 8010f62:	e090      	b.n	8011086 <_tx_mutex_prioritize+0x14e>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if there how many threads are suspended on this mutex.  */
    else if (suspended_count == ((UINT) 2))
 8010f64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f66:	2b02      	cmp	r3, #2
 8010f68:	d114      	bne.n	8010f94 <_tx_mutex_prioritize+0x5c>
    {

        /* Pickup the head pointer and the next pointer.  */
        head_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	699b      	ldr	r3, [r3, #24]
 8010f6e:	633b      	str	r3, [r7, #48]	@ 0x30
        next_thread =  head_ptr -> tx_thread_suspended_next;
 8010f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010f74:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Determine if the next suspended thread has a higher priority.  */
        if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority))
 8010f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f7e:	429a      	cmp	r2, r3
 8010f80:	d202      	bcs.n	8010f88 <_tx_mutex_prioritize+0x50>
        {

            /* Yes, move the list head to the next thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  next_thread;
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010f86:	619a      	str	r2, [r3, #24]
 8010f88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f8a:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010f8c:	697b      	ldr	r3, [r7, #20]
 8010f8e:	f383 8810 	msr	PRIMASK, r3
}
 8010f92:	e078      	b.n	8011086 <_tx_mutex_prioritize+0x14e>
    }
    else
    {

        /* Remember the suspension count and head pointer.  */
        head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	699b      	ldr	r3, [r3, #24]
 8010f98:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Default the highest priority thread to the thread at the front of the list.  */
        priority_thread_ptr =  head_ptr;
 8010f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f9c:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Setup search pointer.  */
        thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 8010f9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010fa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010fa2:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 8010fa4:	4b3a      	ldr	r3, [pc, #232]	@ (8011090 <_tx_mutex_prioritize+0x158>)
 8010fa6:	681b      	ldr	r3, [r3, #0]
 8010fa8:	1c5a      	adds	r2, r3, #1
 8010faa:	4b39      	ldr	r3, [pc, #228]	@ (8011090 <_tx_mutex_prioritize+0x158>)
 8010fac:	601a      	str	r2, [r3, #0]

        /* Set the list changed flag to false.  */
        list_changed =  TX_FALSE;
 8010fae:	2300      	movs	r3, #0
 8010fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* Search through the list to find the highest priority thread.  */
        do
        {

            /* Is the current thread higher priority?  */
            if (thread_ptr -> tx_thread_priority < priority_thread_ptr -> tx_thread_priority)
 8010fb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010fb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010fba:	429a      	cmp	r2, r3
 8010fbc:	d201      	bcs.n	8010fc2 <_tx_mutex_prioritize+0x8a>
            {

                /* Yes, remember that this thread is the highest priority.  */
                priority_thread_ptr =  thread_ptr;
 8010fbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8010fc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010fc4:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010fc6:	68fb      	ldr	r3, [r7, #12]
 8010fc8:	f383 8810 	msr	PRIMASK, r3
}
 8010fcc:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010fce:	f3ef 8310 	mrs	r3, PRIMASK
 8010fd2:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010fd4:	b672      	cpsid	i
    return(primask_value);
 8010fd6:	693b      	ldr	r3, [r7, #16]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 8010fd8:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Determine if any changes to the list have occurred while
               interrupts were enabled.  */

            /* Is the list head the same?  */
            if (head_ptr != mutex_ptr -> tx_mutex_suspension_list)
 8010fda:	687b      	ldr	r3, [r7, #4]
 8010fdc:	699b      	ldr	r3, [r3, #24]
 8010fde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010fe0:	429a      	cmp	r2, r3
 8010fe2:	d002      	beq.n	8010fea <_tx_mutex_prioritize+0xb2>
            {

                /* The list head has changed, set the list changed flag.  */
                list_changed =  TX_TRUE;
 8010fe4:	2301      	movs	r3, #1
 8010fe6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010fe8:	e006      	b.n	8010ff8 <_tx_mutex_prioritize+0xc0>
            }
            else
            {

                /* Is the suspended count the same?  */
                if (suspended_count != mutex_ptr -> tx_mutex_suspended_count)
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	69db      	ldr	r3, [r3, #28]
 8010fee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010ff0:	429a      	cmp	r2, r3
 8010ff2:	d001      	beq.n	8010ff8 <_tx_mutex_prioritize+0xc0>
                {

                    /* The list head has changed, set the list changed flag.  */
                    list_changed =  TX_TRUE;
 8010ff4:	2301      	movs	r3, #1
 8010ff6:	62bb      	str	r3, [r7, #40]	@ 0x28
                }
            }

            /* Determine if the list has changed.  */
            if (list_changed == TX_FALSE)
 8010ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	d103      	bne.n	8011006 <_tx_mutex_prioritize+0xce>
            {

                /* Move the thread pointer to the next thread.  */
                thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 8010ffe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011000:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011002:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011004:	e00c      	b.n	8011020 <_tx_mutex_prioritize+0xe8>
            }
            else
            {

                /* Remember the suspension count and head pointer.  */
                head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	699b      	ldr	r3, [r3, #24]
 801100a:	633b      	str	r3, [r7, #48]	@ 0x30
                suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	69db      	ldr	r3, [r3, #28]
 8011010:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Default the highest priority thread to the thread at the front of the list.  */
                priority_thread_ptr =  head_ptr;
 8011012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011014:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Setup search pointer.  */
                thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 8011016:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801101a:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Reset the list changed flag.  */
                list_changed =  TX_FALSE;
 801101c:	2300      	movs	r3, #0
 801101e:	62bb      	str	r3, [r7, #40]	@ 0x28
            }

        } while (thread_ptr != head_ptr);
 8011020:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011024:	429a      	cmp	r2, r3
 8011026:	d1c4      	bne.n	8010fb2 <_tx_mutex_prioritize+0x7a>

        /* Release preemption.  */
        _tx_thread_preempt_disable--;
 8011028:	4b19      	ldr	r3, [pc, #100]	@ (8011090 <_tx_mutex_prioritize+0x158>)
 801102a:	681b      	ldr	r3, [r3, #0]
 801102c:	1e5a      	subs	r2, r3, #1
 801102e:	4b18      	ldr	r3, [pc, #96]	@ (8011090 <_tx_mutex_prioritize+0x158>)
 8011030:	601a      	str	r2, [r3, #0]

        /* Now determine if the highest priority thread is at the front
           of the list.  */
        if (priority_thread_ptr != head_ptr)
 8011032:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011036:	429a      	cmp	r2, r3
 8011038:	d01d      	beq.n	8011076 <_tx_mutex_prioritize+0x13e>
            /* No, we need to move the highest priority suspended thread to the
               front of the list.  */

            /* First, remove the highest priority thread by updating the
               adjacent suspended threads.  */
            next_thread =                                  priority_thread_ptr -> tx_thread_suspended_next;
 801103a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801103c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801103e:	627b      	str	r3, [r7, #36]	@ 0x24
            previous_thread =                              priority_thread_ptr -> tx_thread_suspended_previous;
 8011040:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011042:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011044:	623b      	str	r3, [r7, #32]
            next_thread -> tx_thread_suspended_previous =  previous_thread;
 8011046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011048:	6a3a      	ldr	r2, [r7, #32]
 801104a:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =  next_thread;
 801104c:	6a3b      	ldr	r3, [r7, #32]
 801104e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011050:	671a      	str	r2, [r3, #112]	@ 0x70

            /* Now, link the highest priority thread at the front of the list.  */
            previous_thread =                                      head_ptr -> tx_thread_suspended_previous;
 8011052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011054:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011056:	623b      	str	r3, [r7, #32]
            priority_thread_ptr -> tx_thread_suspended_next =      head_ptr;
 8011058:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801105a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801105c:	671a      	str	r2, [r3, #112]	@ 0x70
            priority_thread_ptr -> tx_thread_suspended_previous =  previous_thread;
 801105e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011060:	6a3a      	ldr	r2, [r7, #32]
 8011062:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =          priority_thread_ptr;
 8011064:	6a3b      	ldr	r3, [r7, #32]
 8011066:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011068:	671a      	str	r2, [r3, #112]	@ 0x70
            head_ptr -> tx_thread_suspended_previous =             priority_thread_ptr;
 801106a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801106c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801106e:	675a      	str	r2, [r3, #116]	@ 0x74

            /* Move the list head pointer to the highest priority suspended thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  priority_thread_ptr;
 8011070:	687b      	ldr	r3, [r7, #4]
 8011072:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011074:	619a      	str	r2, [r3, #24]
 8011076:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011078:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801107a:	68bb      	ldr	r3, [r7, #8]
 801107c:	f383 8810 	msr	PRIMASK, r3
}
 8011080:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8011082:	f001 fd2f 	bl	8012ae4 <_tx_thread_system_preempt_check>
    /* Return completion status.  */
    return(status);
#else

    /* Return successful completion.  */
    return(TX_SUCCESS);
 8011086:	2300      	movs	r3, #0
#endif
}
 8011088:	0018      	movs	r0, r3
 801108a:	46bd      	mov	sp, r7
 801108c:	b010      	add	sp, #64	@ 0x40
 801108e:	bd80      	pop	{r7, pc}
 8011090:	200115f4 	.word	0x200115f4

08011094 <_tx_mutex_priority_change>:
/*                                            priority rather than next,  */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_priority_change(TX_THREAD *thread_ptr, UINT new_priority)
{
 8011094:	b580      	push	{r7, lr}
 8011096:	b08e      	sub	sp, #56	@ 0x38
 8011098:	af00      	add	r7, sp, #0
 801109a:	6078      	str	r0, [r7, #4]
 801109c:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801109e:	f3ef 8310 	mrs	r3, PRIMASK
 80110a2:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 80110a4:	b672      	cpsid	i
    return(primask_value);
 80110a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24


#ifndef TX_NOT_INTERRUPTABLE

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 80110a8:	637b      	str	r3, [r7, #52]	@ 0x34
#endif

    /* Determine if this thread is currently ready.  */
    if (thread_ptr -> tx_thread_state != TX_READY)
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d017      	beq.n	80110e2 <_tx_mutex_priority_change+0x4e>
    {

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	683a      	ldr	r2, [r7, #0]
 80110b6:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 80110b8:	687b      	ldr	r3, [r7, #4]
 80110ba:	2298      	movs	r2, #152	@ 0x98
 80110bc:	589b      	ldr	r3, [r3, r2]
 80110be:	683a      	ldr	r2, [r7, #0]
 80110c0:	429a      	cmp	r2, r3
 80110c2:	d905      	bls.n	80110d0 <_tx_mutex_priority_change+0x3c>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	2298      	movs	r2, #152	@ 0x98
 80110c8:	589a      	ldr	r2, [r3, r2]
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80110ce:	e002      	b.n	80110d6 <_tx_mutex_priority_change+0x42>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	683a      	ldr	r2, [r7, #0]
 80110d4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80110d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110d8:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80110da:	6a3b      	ldr	r3, [r7, #32]
 80110dc:	f383 8810 	msr	PRIMASK, r3
}
 80110e0:	e087      	b.n	80111f2 <_tx_mutex_priority_change+0x15e>
    }
    else
    {

        /* Pickup the next thread to execute.  */
        execute_ptr =  _tx_thread_execute_ptr;
 80110e2:	4b46      	ldr	r3, [pc, #280]	@ (80111fc <_tx_mutex_priority_change+0x168>)
 80110e4:	681b      	ldr	r3, [r3, #0]
 80110e6:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Save the original priority.  */
        original_priority =  thread_ptr -> tx_thread_priority;
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80110ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
#else

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 2);
 80110ee:	4b44      	ldr	r3, [pc, #272]	@ (8011200 <_tx_mutex_priority_change+0x16c>)
 80110f0:	681b      	ldr	r3, [r3, #0]
 80110f2:	1c9a      	adds	r2, r3, #2
 80110f4:	4b42      	ldr	r3, [pc, #264]	@ (8011200 <_tx_mutex_priority_change+0x16c>)
 80110f6:	601a      	str	r2, [r3, #0]

        /* Set the state to priority change.  */
        thread_ptr -> tx_thread_state =    TX_PRIORITY_CHANGE;
 80110f8:	687b      	ldr	r3, [r7, #4]
 80110fa:	220e      	movs	r2, #14
 80110fc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the suspending flag. */
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80110fe:	687b      	ldr	r3, [r7, #4]
 8011100:	2201      	movs	r2, #1
 8011102:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Setup the timeout period.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	2200      	movs	r2, #0
 8011108:	64da      	str	r2, [r3, #76]	@ 0x4c
 801110a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801110c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801110e:	69bb      	ldr	r3, [r7, #24]
 8011110:	f383 8810 	msr	PRIMASK, r3
}
 8011114:	46c0      	nop			@ (mov r8, r8)
        /* Restore interrupts.  */
        TX_RESTORE

        /* The thread is ready and must first be removed from the list.  Call the
           system suspend function to accomplish this.  */
        _tx_thread_system_suspend(thread_ptr);
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	0018      	movs	r0, r3
 801111a:	f001 fe1b 	bl	8012d54 <_tx_thread_system_suspend>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801111e:	f3ef 8310 	mrs	r3, PRIMASK
 8011122:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011124:	b672      	cpsid	i
    return(primask_value);
 8011126:	69fb      	ldr	r3, [r7, #28]

        /* Disable interrupts.  */
        TX_DISABLE
 8011128:	637b      	str	r3, [r7, #52]	@ 0x34

        /* At this point, the preempt disable flag is still set, so we still have
           protection against all preemption.  */

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	683a      	ldr	r2, [r7, #0]
 801112e:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 8011130:	687b      	ldr	r3, [r7, #4]
 8011132:	2298      	movs	r2, #152	@ 0x98
 8011134:	589b      	ldr	r3, [r3, r2]
 8011136:	683a      	ldr	r2, [r7, #0]
 8011138:	429a      	cmp	r2, r3
 801113a:	d905      	bls.n	8011148 <_tx_mutex_priority_change+0xb4>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	2298      	movs	r2, #152	@ 0x98
 8011140:	589a      	ldr	r2, [r3, r2]
 8011142:	687b      	ldr	r3, [r7, #4]
 8011144:	63da      	str	r2, [r3, #60]	@ 0x3c
 8011146:	e002      	b.n	801114e <_tx_mutex_priority_change+0xba>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	683a      	ldr	r2, [r7, #0]
 801114c:	63da      	str	r2, [r3, #60]	@ 0x3c
 801114e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011150:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011152:	693b      	ldr	r3, [r7, #16]
 8011154:	f383 8810 	msr	PRIMASK, r3
}
 8011158:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread with the new priority.  */
        _tx_thread_system_resume(thread_ptr);
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	0018      	movs	r0, r3
 801115e:	f001 fcf9 	bl	8012b54 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011162:	f3ef 8310 	mrs	r3, PRIMASK
 8011166:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011168:	b672      	cpsid	i
    return(primask_value);
 801116a:	697b      	ldr	r3, [r7, #20]
        TX_MUTEX_PRIORITY_CHANGE_EXTENSION

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 801116c:	637b      	str	r3, [r7, #52]	@ 0x34
#endif

        /* Pickup the next thread to execute.  */
        next_execute_ptr =  _tx_thread_execute_ptr;
 801116e:	4b23      	ldr	r3, [pc, #140]	@ (80111fc <_tx_mutex_priority_change+0x168>)
 8011170:	681b      	ldr	r3, [r3, #0]
 8011172:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Determine if this thread is not the next thread to execute.  */
        if (thread_ptr != next_execute_ptr)
 8011174:	687a      	ldr	r2, [r7, #4]
 8011176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011178:	429a      	cmp	r2, r3
 801117a:	d034      	beq.n	80111e6 <_tx_mutex_priority_change+0x152>
        {

            /* Make sure the thread is still ready.  */
            if (thread_ptr -> tx_thread_state == TX_READY)
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011180:	2b00      	cmp	r3, #0
 8011182:	d130      	bne.n	80111e6 <_tx_mutex_priority_change+0x152>
            {

                /* Now check and see if this thread has an equal or higher priority.  */
                if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority)
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801118a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801118c:	429a      	cmp	r2, r3
 801118e:	d811      	bhi.n	80111b4 <_tx_mutex_priority_change+0x120>
                {

                    /* Now determine if this thread was the previously executing thread.  */
                    if (thread_ptr == execute_ptr)
 8011190:	687a      	ldr	r2, [r7, #4]
 8011192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011194:	429a      	cmp	r2, r3
 8011196:	d126      	bne.n	80111e6 <_tx_mutex_priority_change+0x152>

                        /* Yes, this thread was previously executing before we temporarily suspended and resumed
                           it in order to change the priority. A lower or same priority thread cannot be the next thread
                           to execute in this case since this thread really didn't suspend.  Simply reset the execute
                           pointer to this thread.  */
                        _tx_thread_execute_ptr =  thread_ptr;
 8011198:	4b18      	ldr	r3, [pc, #96]	@ (80111fc <_tx_mutex_priority_change+0x168>)
 801119a:	687a      	ldr	r2, [r7, #4]
 801119c:	601a      	str	r2, [r3, #0]

                        /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                        if (original_priority < new_priority)
 801119e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80111a0:	683b      	ldr	r3, [r7, #0]
 80111a2:	429a      	cmp	r2, r3
 80111a4:	d21f      	bcs.n	80111e6 <_tx_mutex_priority_change+0x152>
                        {

                            /* Ensure that this thread is placed at the front of the priority list.  */
                            _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 80111a6:	687b      	ldr	r3, [r7, #4]
 80111a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80111aa:	4b16      	ldr	r3, [pc, #88]	@ (8011204 <_tx_mutex_priority_change+0x170>)
 80111ac:	0092      	lsls	r2, r2, #2
 80111ae:	6879      	ldr	r1, [r7, #4]
 80111b0:	50d1      	str	r1, [r2, r3]
 80111b2:	e018      	b.n	80111e6 <_tx_mutex_priority_change+0x152>
                }
                else
                {

                    /* Now determine if this thread's preemption-threshold needs to be enforced.  */
                    if (thread_ptr -> tx_thread_preempt_threshold < thread_ptr -> tx_thread_priority)
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80111bc:	429a      	cmp	r2, r3
 80111be:	d212      	bcs.n	80111e6 <_tx_mutex_priority_change+0x152>
                    {

                        /* Yes, preemption-threshold is in force for this thread. */

                        /* Compare the next thread to execute thread's priority against the thread's preemption-threshold.  */
                        if (thread_ptr -> tx_thread_preempt_threshold <= next_execute_ptr -> tx_thread_priority)
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80111c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80111c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80111c8:	429a      	cmp	r2, r3
 80111ca:	d80c      	bhi.n	80111e6 <_tx_mutex_priority_change+0x152>
                        {

                            /* We must swap execute pointers to enforce the preemption-threshold of a thread coming out of
                               priority inheritance.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 80111cc:	4b0b      	ldr	r3, [pc, #44]	@ (80111fc <_tx_mutex_priority_change+0x168>)
 80111ce:	687a      	ldr	r2, [r7, #4]
 80111d0:	601a      	str	r2, [r3, #0]

                            /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                            if (original_priority < new_priority)
 80111d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80111d4:	683b      	ldr	r3, [r7, #0]
 80111d6:	429a      	cmp	r2, r3
 80111d8:	d205      	bcs.n	80111e6 <_tx_mutex_priority_change+0x152>
                            {

                                /* Ensure that this thread is placed at the front of the priority list.  */
                                _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80111de:	4b09      	ldr	r3, [pc, #36]	@ (8011204 <_tx_mutex_priority_change+0x170>)
 80111e0:	0092      	lsls	r2, r2, #2
 80111e2:	6879      	ldr	r1, [r7, #4]
 80111e4:	50d1      	str	r1, [r2, r3]
 80111e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111e8:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80111ea:	68fb      	ldr	r3, [r7, #12]
 80111ec:	f383 8810 	msr	PRIMASK, r3
}
 80111f0:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 80111f2:	46c0      	nop			@ (mov r8, r8)
 80111f4:	46bd      	mov	sp, r7
 80111f6:	b00e      	add	sp, #56	@ 0x38
 80111f8:	bd80      	pop	{r7, pc}
 80111fa:	46c0      	nop			@ (mov r8, r8)
 80111fc:	20011560 	.word	0x20011560
 8011200:	200115f4 	.word	0x200115f4
 8011204:	20011574 	.word	0x20011574

08011208 <_tx_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_put(TX_MUTEX *mutex_ptr)
{
 8011208:	b580      	push	{r7, lr}
 801120a:	b0a0      	sub	sp, #128	@ 0x80
 801120c:	af00      	add	r7, sp, #0
 801120e:	6078      	str	r0, [r7, #4]
TX_THREAD       *suspended_thread;
UINT            inheritance_priority;


    /* Setup status to indicate the processing is not complete.  */
    status =  TX_NOT_DONE;
 8011210:	2320      	movs	r3, #32
 8011212:	673b      	str	r3, [r7, #112]	@ 0x70
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011214:	f3ef 8310 	mrs	r3, PRIMASK
 8011218:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" CPSID i" : : : "memory" );
 801121a:	b672      	cpsid	i
    return(primask_value);
 801121c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44

    /* Disable interrupts to put an instance back to the mutex.  */
    TX_DISABLE
 801121e:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* Log this kernel call.  */
    TX_EL_MUTEX_PUT_INSERT

    /* Determine if this mutex is owned.  */
    if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 8011220:	687b      	ldr	r3, [r7, #4]
 8011222:	689b      	ldr	r3, [r3, #8]
 8011224:	2b00      	cmp	r3, #0
 8011226:	d100      	bne.n	801122a <_tx_mutex_put+0x22>
 8011228:	e1c5      	b.n	80115b6 <_tx_mutex_put+0x3ae>
    {

        /* Pickup the owning thread pointer.  */
        thread_ptr =  mutex_ptr -> tx_mutex_owner;
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	68db      	ldr	r3, [r3, #12]
 801122e:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8011230:	4bb4      	ldr	r3, [pc, #720]	@ (8011504 <_tx_mutex_put+0x2fc>)
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	663b      	str	r3, [r7, #96]	@ 0x60

        /* Check to see if the mutex is owned by the calling thread.  */
        if (mutex_ptr -> tx_mutex_owner != current_thread)
 8011236:	687b      	ldr	r3, [r7, #4]
 8011238:	68db      	ldr	r3, [r3, #12]
 801123a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801123c:	429a      	cmp	r2, r3
 801123e:	d00b      	beq.n	8011258 <_tx_mutex_put+0x50>
        {

            /* Determine if the preempt disable flag is set, indicating that
               the caller is not the application but from ThreadX. In such
               cases, the thread mutex owner does not need to match.  */
            if (_tx_thread_preempt_disable == ((UINT) 0))
 8011240:	4bb1      	ldr	r3, [pc, #708]	@ (8011508 <_tx_mutex_put+0x300>)
 8011242:	681b      	ldr	r3, [r3, #0]
 8011244:	2b00      	cmp	r3, #0
 8011246:	d107      	bne.n	8011258 <_tx_mutex_put+0x50>
 8011248:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801124a:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801124c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801124e:	f383 8810 	msr	PRIMASK, r3
}
 8011252:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Caller does not own the mutex.  */
                status =  TX_NOT_OWNED;
 8011254:	231e      	movs	r3, #30
 8011256:	673b      	str	r3, [r7, #112]	@ 0x70
            }
        }

        /* Determine if we should continue.  */
        if (status == TX_NOT_DONE)
 8011258:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801125a:	2b20      	cmp	r3, #32
 801125c:	d000      	beq.n	8011260 <_tx_mutex_put+0x58>
 801125e:	e1b2      	b.n	80115c6 <_tx_mutex_put+0x3be>
        {

            /* Decrement the mutex ownership count.  */
            mutex_ptr -> tx_mutex_ownership_count--;
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	689b      	ldr	r3, [r3, #8]
 8011264:	1e5a      	subs	r2, r3, #1
 8011266:	687b      	ldr	r3, [r7, #4]
 8011268:	609a      	str	r2, [r3, #8]

            /* Determine if the mutex is still owned by the current thread.  */
            if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	689b      	ldr	r3, [r3, #8]
 801126e:	2b00      	cmp	r3, #0
 8011270:	d008      	beq.n	8011284 <_tx_mutex_put+0x7c>
 8011272:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011274:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011276:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011278:	f383 8810 	msr	PRIMASK, r3
}
 801127c:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Mutex is still owned, just return successful status.  */
                status =  TX_SUCCESS;
 801127e:	2300      	movs	r3, #0
 8011280:	673b      	str	r3, [r7, #112]	@ 0x70
 8011282:	e1a0      	b.n	80115c6 <_tx_mutex_put+0x3be>
            }
            else
            {

                /* Check for a NULL thread pointer, which can only happen during initialization.   */
                if (thread_ptr == TX_NULL)
 8011284:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011286:	2b00      	cmp	r3, #0
 8011288:	d108      	bne.n	801129c <_tx_mutex_put+0x94>
 801128a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801128c:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801128e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011290:	f383 8810 	msr	PRIMASK, r3
}
 8011294:	46c0      	nop			@ (mov r8, r8)

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Mutex is now available, return successful status.  */
                    status =  TX_SUCCESS;
 8011296:	2300      	movs	r3, #0
 8011298:	673b      	str	r3, [r7, #112]	@ 0x70
 801129a:	e194      	b.n	80115c6 <_tx_mutex_put+0x3be>
                    /* The mutex is now available.   */

                    /* Remove this mutex from the owned mutex list.  */

                    /* Decrement the ownership count.  */
                    thread_ptr -> tx_thread_owned_mutex_count--;
 801129c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801129e:	22a0      	movs	r2, #160	@ 0xa0
 80112a0:	589b      	ldr	r3, [r3, r2]
 80112a2:	1e5a      	subs	r2, r3, #1
 80112a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80112a6:	21a0      	movs	r1, #160	@ 0xa0
 80112a8:	505a      	str	r2, [r3, r1]

                    /* Determine if this mutex was the only one on the list.  */
                    if (thread_ptr -> tx_thread_owned_mutex_count == ((UINT) 0))
 80112aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80112ac:	22a0      	movs	r2, #160	@ 0xa0
 80112ae:	589b      	ldr	r3, [r3, r2]
 80112b0:	2b00      	cmp	r3, #0
 80112b2:	d104      	bne.n	80112be <_tx_mutex_put+0xb6>
                    {

                        /* Yes, the list is empty.  Simply set the head pointer to NULL.  */
                        thread_ptr -> tx_thread_owned_mutex_list =  TX_NULL;
 80112b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80112b6:	22a4      	movs	r2, #164	@ 0xa4
 80112b8:	2100      	movs	r1, #0
 80112ba:	5099      	str	r1, [r3, r2]
 80112bc:	e015      	b.n	80112ea <_tx_mutex_put+0xe2>
                    {

                        /* No, there are more mutexes on the list.  */

                        /* Link-up the neighbors.  */
                        next_mutex =                             mutex_ptr -> tx_mutex_owned_next;
 80112be:	687b      	ldr	r3, [r7, #4]
 80112c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
                        previous_mutex =                         mutex_ptr -> tx_mutex_owned_previous;
 80112c4:	687b      	ldr	r3, [r7, #4]
 80112c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80112c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
                        next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 80112ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80112cc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80112ce:	631a      	str	r2, [r3, #48]	@ 0x30
                        previous_mutex -> tx_mutex_owned_next =  next_mutex;
 80112d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80112d2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80112d4:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* See if we have to update the created list head pointer.  */
                        if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
 80112d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80112d8:	22a4      	movs	r2, #164	@ 0xa4
 80112da:	589b      	ldr	r3, [r3, r2]
 80112dc:	687a      	ldr	r2, [r7, #4]
 80112de:	429a      	cmp	r2, r3
 80112e0:	d103      	bne.n	80112ea <_tx_mutex_put+0xe2>
                        {

                            /* Yes, move the head pointer to the next link. */
                            thread_ptr -> tx_thread_owned_mutex_list =  next_mutex;
 80112e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80112e4:	21a4      	movs	r1, #164	@ 0xa4
 80112e6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80112e8:	505a      	str	r2, [r3, r1]
                        }
                    }

                    /* Determine if the simple, non-suspension, non-priority inheritance case is present.  */
                    if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	699b      	ldr	r3, [r3, #24]
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d10e      	bne.n	8011310 <_tx_mutex_put+0x108>
                    {

                        /* Is this a priority inheritance mutex?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_FALSE)
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	691b      	ldr	r3, [r3, #16]
 80112f6:	2b00      	cmp	r3, #0
 80112f8:	d10a      	bne.n	8011310 <_tx_mutex_put+0x108>
                        {

                            /* Yes, we are done - set the mutex owner to NULL.   */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 80112fa:	687b      	ldr	r3, [r7, #4]
 80112fc:	2200      	movs	r2, #0
 80112fe:	60da      	str	r2, [r3, #12]
 8011300:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011302:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011306:	f383 8810 	msr	PRIMASK, r3
}
 801130a:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Mutex is now available, return successful status.  */
                            status =  TX_SUCCESS;
 801130c:	2300      	movs	r3, #0
 801130e:	673b      	str	r3, [r7, #112]	@ 0x70
                        }
                    }

                    /* Determine if the processing is complete.  */
                    if (status == TX_NOT_DONE)
 8011310:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011312:	2b20      	cmp	r3, #32
 8011314:	d000      	beq.n	8011318 <_tx_mutex_put+0x110>
 8011316:	e156      	b.n	80115c6 <_tx_mutex_put+0x3be>
                    {

                        /* Initialize original owner and thread priority.  */
                        old_owner =      TX_NULL;
 8011318:	2300      	movs	r3, #0
 801131a:	67bb      	str	r3, [r7, #120]	@ 0x78
                        old_priority =   thread_ptr -> tx_thread_user_priority;
 801131c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801131e:	2294      	movs	r2, #148	@ 0x94
 8011320:	589b      	ldr	r3, [r3, r2]
 8011322:	677b      	str	r3, [r7, #116]	@ 0x74

                        /* Does this mutex support priority inheritance?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	691b      	ldr	r3, [r3, #16]
 8011328:	2b01      	cmp	r3, #1
 801132a:	d140      	bne.n	80113ae <_tx_mutex_put+0x1a6>
                        {

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 801132c:	4b76      	ldr	r3, [pc, #472]	@ (8011508 <_tx_mutex_put+0x300>)
 801132e:	681b      	ldr	r3, [r3, #0]
 8011330:	1c5a      	adds	r2, r3, #1
 8011332:	4b75      	ldr	r3, [pc, #468]	@ (8011508 <_tx_mutex_put+0x300>)
 8011334:	601a      	str	r2, [r3, #0]
 8011336:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011338:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801133a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801133c:	f383 8810 	msr	PRIMASK, r3
}
 8011340:	46c0      	nop			@ (mov r8, r8)
                            /* Restore interrupts.  */
                            TX_RESTORE
#endif

                            /* Default the inheritance priority to disabled.  */
                            inheritance_priority =  ((UINT) TX_MAX_PRIORITIES);
 8011342:	2320      	movs	r3, #32
 8011344:	66bb      	str	r3, [r7, #104]	@ 0x68

                            /* Search the owned mutexes for this thread to determine the highest priority for this
                               former mutex owner to return to.  */
                            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 8011346:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011348:	22a4      	movs	r2, #164	@ 0xa4
 801134a:	589b      	ldr	r3, [r3, r2]
 801134c:	66fb      	str	r3, [r7, #108]	@ 0x6c
                            while (next_mutex != TX_NULL)
 801134e:	e016      	b.n	801137e <_tx_mutex_put+0x176>
                            {

                                /* Does this mutex support priority inheritance?  */
                                if (next_mutex -> tx_mutex_inherit == TX_TRUE)
 8011350:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011352:	691b      	ldr	r3, [r3, #16]
 8011354:	2b01      	cmp	r3, #1
 8011356:	d107      	bne.n	8011368 <_tx_mutex_put+0x160>
                                {

                                    /* Determine if highest priority field of the mutex is higher than the priority to
                                       restore.  */
                                    if (next_mutex -> tx_mutex_highest_priority_waiting < inheritance_priority)
 8011358:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801135a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801135c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801135e:	429a      	cmp	r2, r3
 8011360:	d902      	bls.n	8011368 <_tx_mutex_put+0x160>
                                    {

                                        /* Use this priority to return releasing thread to.  */
                                        inheritance_priority =   next_mutex -> tx_mutex_highest_priority_waiting;
 8011362:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011366:	66bb      	str	r3, [r7, #104]	@ 0x68
                                    }
                                }

                                /* Move mutex pointer to the next mutex in the list.  */
                                next_mutex =  next_mutex -> tx_mutex_owned_next;
 8011368:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801136a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801136c:	66fb      	str	r3, [r7, #108]	@ 0x6c

                                /* Are we at the end of the list?  */
                                if (next_mutex == thread_ptr -> tx_thread_owned_mutex_list)
 801136e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011370:	22a4      	movs	r2, #164	@ 0xa4
 8011372:	589b      	ldr	r3, [r3, r2]
 8011374:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8011376:	429a      	cmp	r2, r3
 8011378:	d101      	bne.n	801137e <_tx_mutex_put+0x176>
                                {

                                    /* Yes, set the next mutex to NULL.  */
                                    next_mutex =  TX_NULL;
 801137a:	2300      	movs	r3, #0
 801137c:	66fb      	str	r3, [r7, #108]	@ 0x6c
                            while (next_mutex != TX_NULL)
 801137e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011380:	2b00      	cmp	r3, #0
 8011382:	d1e5      	bne.n	8011350 <_tx_mutex_put+0x148>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011384:	f3ef 8310 	mrs	r3, PRIMASK
 8011388:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" CPSID i" : : : "memory" );
 801138a:	b672      	cpsid	i
    return(primask_value);
 801138c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts.  */
                            TX_DISABLE
 801138e:	67fb      	str	r3, [r7, #124]	@ 0x7c

                            /* Undo the temporarily preemption disable.  */
                            _tx_thread_preempt_disable--;
 8011390:	4b5d      	ldr	r3, [pc, #372]	@ (8011508 <_tx_mutex_put+0x300>)
 8011392:	681b      	ldr	r3, [r3, #0]
 8011394:	1e5a      	subs	r2, r3, #1
 8011396:	4b5c      	ldr	r3, [pc, #368]	@ (8011508 <_tx_mutex_put+0x300>)
 8011398:	601a      	str	r2, [r3, #0]
#endif

                            /* Set the inherit priority to that of the highest priority thread waiting on the mutex.  */
                            thread_ptr -> tx_thread_inherit_priority =  inheritance_priority;
 801139a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801139c:	219c      	movs	r1, #156	@ 0x9c
 801139e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80113a0:	505a      	str	r2, [r3, r1]

                            /* Determine if the inheritance priority is less than the default old priority.  */
                            if (inheritance_priority < old_priority)
 80113a2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80113a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80113a6:	429a      	cmp	r2, r3
 80113a8:	d201      	bcs.n	80113ae <_tx_mutex_put+0x1a6>
                            {

                                /* Yes, update the old priority.  */
                                old_priority =  inheritance_priority;
 80113aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80113ac:	677b      	str	r3, [r7, #116]	@ 0x74
                            }
                        }

                        /* Determine if priority inheritance is in effect and there are one or more
                           threads suspended on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 80113ae:	687b      	ldr	r3, [r7, #4]
 80113b0:	69db      	ldr	r3, [r3, #28]
 80113b2:	2b01      	cmp	r3, #1
 80113b4:	d91d      	bls.n	80113f2 <_tx_mutex_put+0x1ea>
                        {

                            /* Is priority inheritance in effect?  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 80113b6:	687b      	ldr	r3, [r7, #4]
 80113b8:	691b      	ldr	r3, [r3, #16]
 80113ba:	2b01      	cmp	r3, #1
 80113bc:	d119      	bne.n	80113f2 <_tx_mutex_put+0x1ea>
                                   at the front of the suspension list.  */

#ifndef TX_NOT_INTERRUPTABLE

                                /* Temporarily disable preemption.  */
                                _tx_thread_preempt_disable++;
 80113be:	4b52      	ldr	r3, [pc, #328]	@ (8011508 <_tx_mutex_put+0x300>)
 80113c0:	681b      	ldr	r3, [r3, #0]
 80113c2:	1c5a      	adds	r2, r3, #1
 80113c4:	4b50      	ldr	r3, [pc, #320]	@ (8011508 <_tx_mutex_put+0x300>)
 80113c6:	601a      	str	r2, [r3, #0]
 80113c8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80113ca:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80113cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113ce:	f383 8810 	msr	PRIMASK, r3
}
 80113d2:	46c0      	nop			@ (mov r8, r8)
                                do
                                {
                                    status =  _tx_mutex_prioritize(mutex_ptr);
                                } while (status != TX_SUCCESS);
#else
                                _tx_mutex_prioritize(mutex_ptr);
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	0018      	movs	r0, r3
 80113d8:	f7ff fdae 	bl	8010f38 <_tx_mutex_prioritize>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80113dc:	f3ef 8310 	mrs	r3, PRIMASK
 80113e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" CPSID i" : : : "memory" );
 80113e2:	b672      	cpsid	i
    return(primask_value);
 80113e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
                                TX_MUTEX_PUT_EXTENSION_1

#ifndef TX_NOT_INTERRUPTABLE

                                /* Disable interrupts.  */
                                TX_DISABLE
 80113e6:	67fb      	str	r3, [r7, #124]	@ 0x7c

                                /* Back off the preemption disable.  */
                                _tx_thread_preempt_disable--;
 80113e8:	4b47      	ldr	r3, [pc, #284]	@ (8011508 <_tx_mutex_put+0x300>)
 80113ea:	681b      	ldr	r3, [r3, #0]
 80113ec:	1e5a      	subs	r2, r3, #1
 80113ee:	4b46      	ldr	r3, [pc, #280]	@ (8011508 <_tx_mutex_put+0x300>)
 80113f0:	601a      	str	r2, [r3, #0]
#endif
                            }
                        }

                        /* Now determine if there are any threads still waiting on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	699b      	ldr	r3, [r3, #24]
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	d133      	bne.n	8011462 <_tx_mutex_put+0x25a>
                            /* No, there are no longer any threads waiting on the mutex.  */

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 80113fa:	4b43      	ldr	r3, [pc, #268]	@ (8011508 <_tx_mutex_put+0x300>)
 80113fc:	681b      	ldr	r3, [r3, #0]
 80113fe:	1c5a      	adds	r2, r3, #1
 8011400:	4b41      	ldr	r3, [pc, #260]	@ (8011508 <_tx_mutex_put+0x300>)
 8011402:	601a      	str	r2, [r3, #0]
 8011404:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011406:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011408:	6a3b      	ldr	r3, [r7, #32]
 801140a:	f383 8810 	msr	PRIMASK, r3
}
 801140e:	46c0      	nop			@ (mov r8, r8)
                            /* Mutex is not owned, but it is possible that a thread that
                               caused a priority inheritance to occur is no longer waiting
                               on the mutex.  */

                            /* Setup the highest priority waiting thread.  */
                            mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	2220      	movs	r2, #32
 8011414:	629a      	str	r2, [r3, #40]	@ 0x28

                            /* Determine if we need to restore priority.  */
                            if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority)
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	68db      	ldr	r3, [r3, #12]
 801141a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801141c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 801141e:	429a      	cmp	r2, r3
 8011420:	d006      	beq.n	8011430 <_tx_mutex_put+0x228>
                            {

                                /* Yes, restore the priority of thread.  */
                                _tx_mutex_priority_change(mutex_ptr -> tx_mutex_owner, old_priority);
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	68db      	ldr	r3, [r3, #12]
 8011426:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8011428:	0011      	movs	r1, r2
 801142a:	0018      	movs	r0, r3
 801142c:	f7ff fe32 	bl	8011094 <_tx_mutex_priority_change>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011430:	f3ef 8310 	mrs	r3, PRIMASK
 8011434:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011436:	b672      	cpsid	i
    return(primask_value);
 8011438:	69bb      	ldr	r3, [r7, #24]
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts again.  */
                            TX_DISABLE
 801143a:	67fb      	str	r3, [r7, #124]	@ 0x7c

                            /* Back off the preemption disable.  */
                            _tx_thread_preempt_disable--;
 801143c:	4b32      	ldr	r3, [pc, #200]	@ (8011508 <_tx_mutex_put+0x300>)
 801143e:	681b      	ldr	r3, [r3, #0]
 8011440:	1e5a      	subs	r2, r3, #1
 8011442:	4b31      	ldr	r3, [pc, #196]	@ (8011508 <_tx_mutex_put+0x300>)
 8011444:	601a      	str	r2, [r3, #0]
#endif

                            /* Set the mutex owner to NULL.  */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	2200      	movs	r2, #0
 801144a:	60da      	str	r2, [r3, #12]
 801144c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801144e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011450:	69fb      	ldr	r3, [r7, #28]
 8011452:	f383 8810 	msr	PRIMASK, r3
}
 8011456:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Check for preemption.  */
                            _tx_thread_system_preempt_check();
 8011458:	f001 fb44 	bl	8012ae4 <_tx_thread_system_preempt_check>

                            /* Set status to success.  */
                            status =  TX_SUCCESS;
 801145c:	2300      	movs	r3, #0
 801145e:	673b      	str	r3, [r7, #112]	@ 0x70
 8011460:	e0b1      	b.n	80115c6 <_tx_mutex_put+0x3be>
                        }
                        else
                        {

                            /* Pickup the thread at the front of the suspension list.  */
                            thread_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	699b      	ldr	r3, [r3, #24]
 8011466:	667b      	str	r3, [r7, #100]	@ 0x64

                            /* Save the previous ownership information, if inheritance is
                               in effect.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8011468:	687b      	ldr	r3, [r7, #4]
 801146a:	691b      	ldr	r3, [r3, #16]
 801146c:	2b01      	cmp	r3, #1
 801146e:	d109      	bne.n	8011484 <_tx_mutex_put+0x27c>
                            {

                                /* Remember the old mutex owner.  */
                                old_owner =  mutex_ptr -> tx_mutex_owner;
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	68db      	ldr	r3, [r3, #12]
 8011474:	67bb      	str	r3, [r7, #120]	@ 0x78

                                /* Setup owner thread priority information.  */
                                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 8011476:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011478:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	615a      	str	r2, [r3, #20]

                                /* Setup the highest priority waiting thread.  */
                                mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 801147e:	687b      	ldr	r3, [r7, #4]
 8011480:	2220      	movs	r2, #32
 8011482:	629a      	str	r2, [r3, #40]	@ 0x28
                            }

                            /* Determine how many mutexes are owned by this thread.  */
                            owned_count =  thread_ptr -> tx_thread_owned_mutex_count;
 8011484:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011486:	22a0      	movs	r2, #160	@ 0xa0
 8011488:	589b      	ldr	r3, [r3, r2]
 801148a:	65bb      	str	r3, [r7, #88]	@ 0x58

                            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
                            if (owned_count == ((UINT) 0))
 801148c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801148e:	2b00      	cmp	r3, #0
 8011490:	d10a      	bne.n	80114a8 <_tx_mutex_put+0x2a0>
                            {

                                /* The owned mutex list is empty.  Add mutex to empty list.  */
                                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 8011492:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011494:	21a4      	movs	r1, #164	@ 0xa4
 8011496:	687a      	ldr	r2, [r7, #4]
 8011498:	505a      	str	r2, [r3, r1]
                                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	687a      	ldr	r2, [r7, #4]
 801149e:	62da      	str	r2, [r3, #44]	@ 0x2c
                                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	687a      	ldr	r2, [r7, #4]
 80114a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80114a6:	e012      	b.n	80114ce <_tx_mutex_put+0x2c6>
                            {

                                /* Non-empty list. Link up the mutex.  */

                                /* Pickup tail pointer.  */
                                next_mutex =                            thread_ptr -> tx_thread_owned_mutex_list;
 80114a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80114aa:	22a4      	movs	r2, #164	@ 0xa4
 80114ac:	589b      	ldr	r3, [r3, r2]
 80114ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
                                previous_mutex =                        next_mutex -> tx_mutex_owned_previous;
 80114b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80114b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80114b4:	65fb      	str	r3, [r7, #92]	@ 0x5c

                                /* Place the owned mutex in the list.  */
                                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 80114b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80114b8:	687a      	ldr	r2, [r7, #4]
 80114ba:	631a      	str	r2, [r3, #48]	@ 0x30
                                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 80114bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80114be:	687a      	ldr	r2, [r7, #4]
 80114c0:	62da      	str	r2, [r3, #44]	@ 0x2c

                                /* Setup this mutex's next and previous created links.  */
                                mutex_ptr -> tx_mutex_owned_previous =   previous_mutex;
 80114c2:	687b      	ldr	r3, [r7, #4]
 80114c4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80114c6:	631a      	str	r2, [r3, #48]	@ 0x30
                                mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80114cc:	62da      	str	r2, [r3, #44]	@ 0x2c
                            }

                            /* Increment the number of mutexes owned counter.  */
                            thread_ptr -> tx_thread_owned_mutex_count =  owned_count + ((UINT) 1);
 80114ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80114d0:	1c5a      	adds	r2, r3, #1
 80114d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80114d4:	21a0      	movs	r1, #160	@ 0xa0
 80114d6:	505a      	str	r2, [r3, r1]

                            /* Mark the Mutex as owned and fill in the corresponding information.  */
                            mutex_ptr -> tx_mutex_ownership_count =  (UINT) 1;
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	2201      	movs	r2, #1
 80114dc:	609a      	str	r2, [r3, #8]
                            mutex_ptr -> tx_mutex_owner =            thread_ptr;
 80114de:	687b      	ldr	r3, [r7, #4]
 80114e0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80114e2:	60da      	str	r2, [r3, #12]

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the suspension count.  */
                            mutex_ptr -> tx_mutex_suspended_count--;
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	69db      	ldr	r3, [r3, #28]
 80114e8:	1e5a      	subs	r2, r3, #1
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	61da      	str	r2, [r3, #28]

                            /* Pickup the suspended count.  */
                            suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 80114ee:	687b      	ldr	r3, [r7, #4]
 80114f0:	69db      	ldr	r3, [r3, #28]
 80114f2:	657b      	str	r3, [r7, #84]	@ 0x54

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 80114f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	d108      	bne.n	801150c <_tx_mutex_put+0x304>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 80114fa:	687b      	ldr	r3, [r7, #4]
 80114fc:	2200      	movs	r2, #0
 80114fe:	619a      	str	r2, [r3, #24]
 8011500:	e013      	b.n	801152a <_tx_mutex_put+0x322>
 8011502:	46c0      	nop			@ (mov r8, r8)
 8011504:	2001155c 	.word	0x2001155c
 8011508:	200115f4 	.word	0x200115f4
                            {

                                /* At least one more thread is on the same expiration list.  */

                                /* Update the list head pointer.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 801150c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801150e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011510:	653b      	str	r3, [r7, #80]	@ 0x50
                                mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011516:	619a      	str	r2, [r3, #24]

                                /* Update the links of the adjacent threads.  */
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 8011518:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801151a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801151c:	64fb      	str	r3, [r7, #76]	@ 0x4c
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 801151e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011520:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011522:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 8011524:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011526:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011528:	671a      	str	r2, [r3, #112]	@ 0x70
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 801152a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801152c:	2200      	movs	r2, #0
 801152e:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8011530:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011532:	2284      	movs	r2, #132	@ 0x84
 8011534:	2100      	movs	r1, #0
 8011536:	5099      	str	r1, [r3, r2]
                            /* Restore interrupts.  */
                            TX_RESTORE
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8011538:	4b25      	ldr	r3, [pc, #148]	@ (80115d0 <_tx_mutex_put+0x3c8>)
 801153a:	681b      	ldr	r3, [r3, #0]
 801153c:	1c5a      	adds	r2, r3, #1
 801153e:	4b24      	ldr	r3, [pc, #144]	@ (80115d0 <_tx_mutex_put+0x3c8>)
 8011540:	601a      	str	r2, [r3, #0]
 8011542:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011544:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011546:	697b      	ldr	r3, [r7, #20]
 8011548:	f383 8810 	msr	PRIMASK, r3
}
 801154c:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Determine if priority inheritance is enabled for this mutex.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	691b      	ldr	r3, [r3, #16]
 8011552:	2b01      	cmp	r3, #1
 8011554:	d128      	bne.n	80115a8 <_tx_mutex_put+0x3a0>
                            {

                                /* Yes, priority inheritance is requested.  */

                                /* Determine if there are any more threads still suspended on the mutex.  */
                                if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	69db      	ldr	r3, [r3, #28]
 801155a:	2b00      	cmp	r3, #0
 801155c:	d019      	beq.n	8011592 <_tx_mutex_put+0x38a>
                                    do
                                    {
                                        status =  _tx_mutex_prioritize(mutex_ptr);
                                    } while (status != TX_SUCCESS);
#else
                                    _tx_mutex_prioritize(mutex_ptr);
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	0018      	movs	r0, r3
 8011562:	f7ff fce9 	bl	8010f38 <_tx_mutex_prioritize>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011566:	f3ef 8310 	mrs	r3, PRIMASK
 801156a:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801156c:	b672      	cpsid	i
    return(primask_value);
 801156e:	693b      	ldr	r3, [r7, #16]

                                    /* Optional processing extension.  */
                                    TX_MUTEX_PUT_EXTENSION_2

                                    /* Disable interrupts.  */
                                    TX_DISABLE
 8011570:	67fb      	str	r3, [r7, #124]	@ 0x7c

                                    /* Determine if there still are threads suspended for this mutex.  */
                                    suspended_thread =  mutex_ptr -> tx_mutex_suspension_list;
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	699b      	ldr	r3, [r3, #24]
 8011576:	64bb      	str	r3, [r7, #72]	@ 0x48
                                    if (suspended_thread != TX_NULL)
 8011578:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801157a:	2b00      	cmp	r3, #0
 801157c:	d003      	beq.n	8011586 <_tx_mutex_put+0x37e>
                                    {

                                        /* Setup the highest priority thread waiting on this mutex.  */
                                        mutex_ptr -> tx_mutex_highest_priority_waiting =  suspended_thread -> tx_thread_priority;
 801157e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011580:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	629a      	str	r2, [r3, #40]	@ 0x28
 8011586:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011588:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801158a:	68fb      	ldr	r3, [r7, #12]
 801158c:	f383 8810 	msr	PRIMASK, r3
}
 8011590:	46c0      	nop			@ (mov r8, r8)

                                /* Restore previous priority needs to be restored after priority
                                   inheritance.  */

                                /* Is the priority different?  */
                                if (old_owner -> tx_thread_priority != old_priority)
 8011592:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011596:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8011598:	429a      	cmp	r2, r3
 801159a:	d005      	beq.n	80115a8 <_tx_mutex_put+0x3a0>
                                {

                                    /* Restore the priority of thread.  */
                                    _tx_mutex_priority_change(old_owner, old_priority);
 801159c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 801159e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80115a0:	0011      	movs	r1, r2
 80115a2:	0018      	movs	r0, r3
 80115a4:	f7ff fd76 	bl	8011094 <_tx_mutex_priority_change>
                                }
                            }

                            /* Resume thread.  */
                            _tx_thread_system_resume(thread_ptr);
 80115a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80115aa:	0018      	movs	r0, r3
 80115ac:	f001 fad2 	bl	8012b54 <_tx_thread_system_resume>
#endif

                            /* Return a successful status.  */
                            status =  TX_SUCCESS;
 80115b0:	2300      	movs	r3, #0
 80115b2:	673b      	str	r3, [r7, #112]	@ 0x70
 80115b4:	e007      	b.n	80115c6 <_tx_mutex_put+0x3be>
 80115b6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80115b8:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80115ba:	68bb      	ldr	r3, [r7, #8]
 80115bc:	f383 8810 	msr	PRIMASK, r3
}
 80115c0:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Caller does not own the mutex.  */
        status =  TX_NOT_OWNED;
 80115c2:	231e      	movs	r3, #30
 80115c4:	673b      	str	r3, [r7, #112]	@ 0x70
    }

    /* Return the completion status.  */
    return(status);
 80115c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
}
 80115c8:	0018      	movs	r0, r3
 80115ca:	46bd      	mov	sp, r7
 80115cc:	b020      	add	sp, #128	@ 0x80
 80115ce:	bd80      	pop	{r7, pc}
 80115d0:	200115f4 	.word	0x200115f4

080115d4 <_tx_queue_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_queue_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 80115d4:	b580      	push	{r7, lr}
 80115d6:	b08c      	sub	sp, #48	@ 0x30
 80115d8:	af00      	add	r7, sp, #0
 80115da:	6078      	str	r0, [r7, #4]
 80115dc:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80115de:	f3ef 8310 	mrs	r3, PRIMASK
 80115e2:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80115e4:	b672      	cpsid	i
    return(primask_value);
 80115e6:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the queue.  */
    TX_DISABLE
 80115e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_queue_cleanup))
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80115ee:	4b37      	ldr	r3, [pc, #220]	@ (80116cc <_tx_queue_cleanup+0xf8>)
 80115f0:	429a      	cmp	r2, r3
 80115f2:	d160      	bne.n	80116b6 <_tx_queue_cleanup+0xe2>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 80115f4:	687b      	ldr	r3, [r7, #4]
 80115f6:	22ac      	movs	r2, #172	@ 0xac
 80115f8:	589b      	ldr	r3, [r3, r2]
 80115fa:	683a      	ldr	r2, [r7, #0]
 80115fc:	429a      	cmp	r2, r3
 80115fe:	d15a      	bne.n	80116b6 <_tx_queue_cleanup+0xe2>
        {

            /* Setup pointer to queue control block.  */
            queue_ptr =  TX_VOID_TO_QUEUE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011604:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Check for NULL queue pointer.  */
            if (queue_ptr != TX_NULL)
 8011606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011608:	2b00      	cmp	r3, #0
 801160a:	d054      	beq.n	80116b6 <_tx_queue_cleanup+0xe2>
            {

                /* Is the queue ID valid?  */
                if (queue_ptr -> tx_queue_id == TX_QUEUE_ID)
 801160c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801160e:	681b      	ldr	r3, [r3, #0]
 8011610:	4a2f      	ldr	r2, [pc, #188]	@ (80116d0 <_tx_queue_cleanup+0xfc>)
 8011612:	4293      	cmp	r3, r2
 8011614:	d14f      	bne.n	80116b6 <_tx_queue_cleanup+0xe2>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (queue_ptr -> tx_queue_suspended_count != TX_NO_SUSPENSIONS)
 8011616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801161a:	2b00      	cmp	r3, #0
 801161c:	d04b      	beq.n	80116b6 <_tx_queue_cleanup+0xe2>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 801161e:	687b      	ldr	r3, [r7, #4]
 8011620:	2200      	movs	r2, #0
 8011622:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        queue_ptr -> tx_queue_suspended_count--;
 8011624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011628:	1e5a      	subs	r2, r3, #1
 801162a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801162c:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* Pickup the suspended count.  */
                        suspended_count =  queue_ptr -> tx_queue_suspended_count;
 801162e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011632:	627b      	str	r3, [r7, #36]	@ 0x24

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8011634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011636:	2b00      	cmp	r3, #0
 8011638:	d103      	bne.n	8011642 <_tx_queue_cleanup+0x6e>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 801163a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801163c:	2200      	movs	r2, #0
 801163e:	629a      	str	r2, [r3, #40]	@ 0x28
 8011640:	e013      	b.n	801166a <_tx_queue_cleanup+0x96>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011646:	623b      	str	r3, [r7, #32]
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801164c:	61fb      	str	r3, [r7, #28]
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 801164e:	6a3b      	ldr	r3, [r7, #32]
 8011650:	69fa      	ldr	r2, [r7, #28]
 8011652:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8011654:	69fb      	ldr	r3, [r7, #28]
 8011656:	6a3a      	ldr	r2, [r7, #32]
 8011658:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (queue_ptr -> tx_queue_suspension_list == thread_ptr)
 801165a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801165c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801165e:	687a      	ldr	r2, [r7, #4]
 8011660:	429a      	cmp	r2, r3
 8011662:	d102      	bne.n	801166a <_tx_queue_cleanup+0x96>
                            {

                                /* Update the list head pointer.  */
                                queue_ptr -> tx_queue_suspension_list =         next_thread;
 8011664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011666:	6a3a      	ldr	r2, [r7, #32]
 8011668:	629a      	str	r2, [r3, #40]	@ 0x28
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_QUEUE_SUSP)
 801166a:	687b      	ldr	r3, [r7, #4]
 801166c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801166e:	2b05      	cmp	r3, #5
 8011670:	d121      	bne.n	80116b6 <_tx_queue_cleanup+0xe2>
                            /* Increment the number of timeouts on this queue.  */
                            queue_ptr -> tx_queue_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 8011672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011674:	691b      	ldr	r3, [r3, #16]
 8011676:	2b00      	cmp	r3, #0
 8011678:	d004      	beq.n	8011684 <_tx_queue_cleanup+0xb0>
                            {

                                /* Queue full timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_FULL;
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	2284      	movs	r2, #132	@ 0x84
 801167e:	210b      	movs	r1, #11
 8011680:	5099      	str	r1, [r3, r2]
 8011682:	e003      	b.n	801168c <_tx_queue_cleanup+0xb8>
                            }
                            else
                            {

                                /* Queue empty timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_EMPTY;
 8011684:	687b      	ldr	r3, [r7, #4]
 8011686:	2284      	movs	r2, #132	@ 0x84
 8011688:	210a      	movs	r1, #10
 801168a:	5099      	str	r1, [r3, r2]
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 801168c:	4b11      	ldr	r3, [pc, #68]	@ (80116d4 <_tx_queue_cleanup+0x100>)
 801168e:	681b      	ldr	r3, [r3, #0]
 8011690:	1c5a      	adds	r2, r3, #1
 8011692:	4b10      	ldr	r3, [pc, #64]	@ (80116d4 <_tx_queue_cleanup+0x100>)
 8011694:	601a      	str	r2, [r3, #0]
 8011696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011698:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801169a:	693b      	ldr	r3, [r7, #16]
 801169c:	f383 8810 	msr	PRIMASK, r3
}
 80116a0:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 80116a2:	687b      	ldr	r3, [r7, #4]
 80116a4:	0018      	movs	r0, r3
 80116a6:	f001 fa55 	bl	8012b54 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80116aa:	f3ef 8310 	mrs	r3, PRIMASK
 80116ae:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80116b0:	b672      	cpsid	i
    return(primask_value);
 80116b2:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 80116b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80116b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116b8:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80116ba:	68fb      	ldr	r3, [r7, #12]
 80116bc:	f383 8810 	msr	PRIMASK, r3
}
 80116c0:	46c0      	nop			@ (mov r8, r8)
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 80116c2:	46c0      	nop			@ (mov r8, r8)
 80116c4:	46bd      	mov	sp, r7
 80116c6:	b00c      	add	sp, #48	@ 0x30
 80116c8:	bd80      	pop	{r7, pc}
 80116ca:	46c0      	nop			@ (mov r8, r8)
 80116cc:	080115d5 	.word	0x080115d5
 80116d0:	51554555 	.word	0x51554555
 80116d4:	200115f4 	.word	0x200115f4

080116d8 <_tx_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size)
{
 80116d8:	b580      	push	{r7, lr}
 80116da:	b090      	sub	sp, #64	@ 0x40
 80116dc:	af00      	add	r7, sp, #0
 80116de:	60f8      	str	r0, [r7, #12]
 80116e0:	60b9      	str	r1, [r7, #8]
 80116e2:	607a      	str	r2, [r7, #4]
 80116e4:	603b      	str	r3, [r7, #0]
TX_QUEUE        *next_queue;
TX_QUEUE        *previous_queue;


    /* Initialize queue control block to all zeros.  */
    TX_MEMSET(queue_ptr, 0, (sizeof(TX_QUEUE)));
 80116e6:	68fb      	ldr	r3, [r7, #12]
 80116e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80116ea:	2337      	movs	r3, #55	@ 0x37
 80116ec:	18fb      	adds	r3, r7, r3
 80116ee:	2200      	movs	r2, #0
 80116f0:	701a      	strb	r2, [r3, #0]
 80116f2:	2338      	movs	r3, #56	@ 0x38
 80116f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80116f6:	2300      	movs	r3, #0
 80116f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80116fa:	e009      	b.n	8011710 <_tx_queue_create+0x38>
 80116fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80116fe:	1c5a      	adds	r2, r3, #1
 8011700:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8011702:	2237      	movs	r2, #55	@ 0x37
 8011704:	18ba      	adds	r2, r7, r2
 8011706:	7812      	ldrb	r2, [r2, #0]
 8011708:	701a      	strb	r2, [r3, #0]
 801170a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801170c:	3301      	adds	r3, #1
 801170e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011710:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011714:	429a      	cmp	r2, r3
 8011716:	d3f1      	bcc.n	80116fc <_tx_queue_create+0x24>

    /* Setup the basic queue fields.  */
    queue_ptr -> tx_queue_name =             name_ptr;
 8011718:	68fb      	ldr	r3, [r7, #12]
 801171a:	68ba      	ldr	r2, [r7, #8]
 801171c:	605a      	str	r2, [r3, #4]

    /* Save the message size in the control block.  */
    queue_ptr -> tx_queue_message_size =  message_size;
 801171e:	68fb      	ldr	r3, [r7, #12]
 8011720:	687a      	ldr	r2, [r7, #4]
 8011722:	609a      	str	r2, [r3, #8]

    /* Determine how many messages will fit in the queue area and the number
       of ULONGs used.  */
    capacity =    (UINT) (queue_size / ((ULONG) (((ULONG) message_size) * (sizeof(ULONG)))));
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	009b      	lsls	r3, r3, #2
 8011728:	0019      	movs	r1, r3
 801172a:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 801172c:	f7f4 fe8a 	bl	8006444 <__udivsi3>
 8011730:	0003      	movs	r3, r0
 8011732:	62fb      	str	r3, [r7, #44]	@ 0x2c
    used_words =  capacity * message_size;
 8011734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011736:	687a      	ldr	r2, [r7, #4]
 8011738:	4353      	muls	r3, r2
 801173a:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Save the starting address and calculate the ending address of
       the queue.  Note that the ending address is really one past the
       end!  */
    queue_ptr -> tx_queue_start =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 801173c:	68fb      	ldr	r3, [r7, #12]
 801173e:	683a      	ldr	r2, [r7, #0]
 8011740:	619a      	str	r2, [r3, #24]
    queue_ptr -> tx_queue_end =    TX_ULONG_POINTER_ADD(queue_ptr -> tx_queue_start, used_words);
 8011742:	68fb      	ldr	r3, [r7, #12]
 8011744:	699a      	ldr	r2, [r3, #24]
 8011746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011748:	009b      	lsls	r3, r3, #2
 801174a:	18d2      	adds	r2, r2, r3
 801174c:	68fb      	ldr	r3, [r7, #12]
 801174e:	61da      	str	r2, [r3, #28]

    /* Set the read and write pointers to the beginning of the queue
       area.  */
    queue_ptr -> tx_queue_read =   TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 8011750:	68fb      	ldr	r3, [r7, #12]
 8011752:	683a      	ldr	r2, [r7, #0]
 8011754:	621a      	str	r2, [r3, #32]
    queue_ptr -> tx_queue_write =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 8011756:	68fb      	ldr	r3, [r7, #12]
 8011758:	683a      	ldr	r2, [r7, #0]
 801175a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Setup the number of enqueued messages and the number of message
       slots available in the queue.  */
    queue_ptr -> tx_queue_available_storage =  (UINT) capacity;
 801175c:	68fb      	ldr	r3, [r7, #12]
 801175e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011760:	615a      	str	r2, [r3, #20]
    queue_ptr -> tx_queue_capacity =           (UINT) capacity;
 8011762:	68fb      	ldr	r3, [r7, #12]
 8011764:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011766:	60da      	str	r2, [r3, #12]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011768:	f3ef 8310 	mrs	r3, PRIMASK
 801176c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801176e:	b672      	cpsid	i
    return(primask_value);
 8011770:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts to put the queue on the created list.  */
    TX_DISABLE
 8011772:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the queue ID to make it valid.  */
    queue_ptr -> tx_queue_id =  TX_QUEUE_ID;
 8011774:	68fb      	ldr	r3, [r7, #12]
 8011776:	4a19      	ldr	r2, [pc, #100]	@ (80117dc <_tx_queue_create+0x104>)
 8011778:	601a      	str	r2, [r3, #0]

    /* Place the queue on the list of created queues.  First,
       check for an empty list.  */
    if (_tx_queue_created_count == TX_EMPTY)
 801177a:	4b19      	ldr	r3, [pc, #100]	@ (80117e0 <_tx_queue_create+0x108>)
 801177c:	681b      	ldr	r3, [r3, #0]
 801177e:	2b00      	cmp	r3, #0
 8011780:	d109      	bne.n	8011796 <_tx_queue_create+0xbe>
    {

        /* The created queue list is empty.  Add queue to empty list.  */
        _tx_queue_created_ptr =                   queue_ptr;
 8011782:	4b18      	ldr	r3, [pc, #96]	@ (80117e4 <_tx_queue_create+0x10c>)
 8011784:	68fa      	ldr	r2, [r7, #12]
 8011786:	601a      	str	r2, [r3, #0]
        queue_ptr -> tx_queue_created_next =      queue_ptr;
 8011788:	68fb      	ldr	r3, [r7, #12]
 801178a:	68fa      	ldr	r2, [r7, #12]
 801178c:	631a      	str	r2, [r3, #48]	@ 0x30
        queue_ptr -> tx_queue_created_previous =  queue_ptr;
 801178e:	68fb      	ldr	r3, [r7, #12]
 8011790:	68fa      	ldr	r2, [r7, #12]
 8011792:	635a      	str	r2, [r3, #52]	@ 0x34
 8011794:	e011      	b.n	80117ba <_tx_queue_create+0xe2>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_queue =      _tx_queue_created_ptr;
 8011796:	4b13      	ldr	r3, [pc, #76]	@ (80117e4 <_tx_queue_create+0x10c>)
 8011798:	681b      	ldr	r3, [r3, #0]
 801179a:	623b      	str	r3, [r7, #32]
        previous_queue =  next_queue -> tx_queue_created_previous;
 801179c:	6a3b      	ldr	r3, [r7, #32]
 801179e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80117a0:	61fb      	str	r3, [r7, #28]

        /* Place the new queue in the list.  */
        next_queue -> tx_queue_created_previous =  queue_ptr;
 80117a2:	6a3b      	ldr	r3, [r7, #32]
 80117a4:	68fa      	ldr	r2, [r7, #12]
 80117a6:	635a      	str	r2, [r3, #52]	@ 0x34
        previous_queue -> tx_queue_created_next =  queue_ptr;
 80117a8:	69fb      	ldr	r3, [r7, #28]
 80117aa:	68fa      	ldr	r2, [r7, #12]
 80117ac:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Setup this queues's created links.  */
        queue_ptr -> tx_queue_created_previous =  previous_queue;
 80117ae:	68fb      	ldr	r3, [r7, #12]
 80117b0:	69fa      	ldr	r2, [r7, #28]
 80117b2:	635a      	str	r2, [r3, #52]	@ 0x34
        queue_ptr -> tx_queue_created_next =      next_queue;
 80117b4:	68fb      	ldr	r3, [r7, #12]
 80117b6:	6a3a      	ldr	r2, [r7, #32]
 80117b8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Increment the created queue count.  */
    _tx_queue_created_count++;
 80117ba:	4b09      	ldr	r3, [pc, #36]	@ (80117e0 <_tx_queue_create+0x108>)
 80117bc:	681b      	ldr	r3, [r3, #0]
 80117be:	1c5a      	adds	r2, r3, #1
 80117c0:	4b07      	ldr	r3, [pc, #28]	@ (80117e0 <_tx_queue_create+0x108>)
 80117c2:	601a      	str	r2, [r3, #0]
 80117c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117c6:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80117c8:	697b      	ldr	r3, [r7, #20]
 80117ca:	f383 8810 	msr	PRIMASK, r3
}
 80117ce:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 80117d0:	2300      	movs	r3, #0
}
 80117d2:	0018      	movs	r0, r3
 80117d4:	46bd      	mov	sp, r7
 80117d6:	b010      	add	sp, #64	@ 0x40
 80117d8:	bd80      	pop	{r7, pc}
 80117da:	46c0      	nop			@ (mov r8, r8)
 80117dc:	51554555 	.word	0x51554555
 80117e0:	20011530 	.word	0x20011530
 80117e4:	2001152c 	.word	0x2001152c

080117e8 <_tx_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 80117e8:	b580      	push	{r7, lr}
 80117ea:	b094      	sub	sp, #80	@ 0x50
 80117ec:	af00      	add	r7, sp, #0
 80117ee:	60f8      	str	r0, [r7, #12]
 80117f0:	60b9      	str	r1, [r7, #8]
 80117f2:	607a      	str	r2, [r7, #4]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 80117f4:	2300      	movs	r3, #0
 80117f6:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80117f8:	f3ef 8310 	mrs	r3, PRIMASK
 80117fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" CPSID i" : : : "memory" );
 80117fe:	b672      	cpsid	i
    return(primask_value);
 8011800:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    /* Disable interrupts to receive message from queue.  */
    TX_DISABLE
 8011802:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_QUEUE_RECEIVE_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 8011804:	68fb      	ldr	r3, [r7, #12]
 8011806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011808:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Determine if there is anything in the queue.  */
    if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 801180a:	68fb      	ldr	r3, [r7, #12]
 801180c:	691b      	ldr	r3, [r3, #16]
 801180e:	2b00      	cmp	r3, #0
 8011810:	d100      	bne.n	8011814 <_tx_queue_receive+0x2c>
 8011812:	e137      	b.n	8011a84 <_tx_queue_receive+0x29c>
    {

        /* Determine if there are any suspensions.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 8011814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011816:	2b00      	cmp	r3, #0
 8011818:	d13c      	bne.n	8011894 <_tx_queue_receive+0xac>
        {

            /* There is a message waiting in the queue and there are no suspensi.  */

            /* Setup source and destination pointers.  */
            source =       queue_ptr -> tx_queue_read;
 801181a:	68fb      	ldr	r3, [r7, #12]
 801181c:	6a1b      	ldr	r3, [r3, #32]
 801181e:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 8011820:	68bb      	ldr	r3, [r7, #8]
 8011822:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 8011824:	68fb      	ldr	r3, [r7, #12]
 8011826:	689b      	ldr	r3, [r3, #8]
 8011828:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 801182a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801182c:	1d13      	adds	r3, r2, #4
 801182e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011830:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011832:	1d19      	adds	r1, r3, #4
 8011834:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011836:	6812      	ldr	r2, [r2, #0]
 8011838:	601a      	str	r2, [r3, #0]
 801183a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801183c:	2b01      	cmp	r3, #1
 801183e:	d90e      	bls.n	801185e <_tx_queue_receive+0x76>
 8011840:	e007      	b.n	8011852 <_tx_queue_receive+0x6a>
 8011842:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011844:	1d13      	adds	r3, r2, #4
 8011846:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011848:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801184a:	1d19      	adds	r1, r3, #4
 801184c:	64b9      	str	r1, [r7, #72]	@ 0x48
 801184e:	6812      	ldr	r2, [r2, #0]
 8011850:	601a      	str	r2, [r3, #0]
 8011852:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011854:	3b01      	subs	r3, #1
 8011856:	647b      	str	r3, [r7, #68]	@ 0x44
 8011858:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801185a:	2b00      	cmp	r3, #0
 801185c:	d1f1      	bne.n	8011842 <_tx_queue_receive+0x5a>

            /* Determine if we are at the end.  */
            if (source == queue_ptr -> tx_queue_end)
 801185e:	68fb      	ldr	r3, [r7, #12]
 8011860:	69db      	ldr	r3, [r3, #28]
 8011862:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011864:	429a      	cmp	r2, r3
 8011866:	d102      	bne.n	801186e <_tx_queue_receive+0x86>
            {

                /* Yes, wrap around to the beginning.  */
                source =  queue_ptr -> tx_queue_start;
 8011868:	68fb      	ldr	r3, [r7, #12]
 801186a:	699b      	ldr	r3, [r3, #24]
 801186c:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }

            /* Setup the queue read pointer.   */
            queue_ptr -> tx_queue_read =  source;
 801186e:	68fb      	ldr	r3, [r7, #12]
 8011870:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011872:	621a      	str	r2, [r3, #32]

            /* Increase the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage++;
 8011874:	68fb      	ldr	r3, [r7, #12]
 8011876:	695b      	ldr	r3, [r3, #20]
 8011878:	1c5a      	adds	r2, r3, #1
 801187a:	68fb      	ldr	r3, [r7, #12]
 801187c:	615a      	str	r2, [r3, #20]

            /* Decrease the enqueued count.  */
            queue_ptr -> tx_queue_enqueued--;
 801187e:	68fb      	ldr	r3, [r7, #12]
 8011880:	691b      	ldr	r3, [r3, #16]
 8011882:	1e5a      	subs	r2, r3, #1
 8011884:	68fb      	ldr	r3, [r7, #12]
 8011886:	611a      	str	r2, [r3, #16]
 8011888:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801188a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801188c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801188e:	f383 8810 	msr	PRIMASK, r3
}
 8011892:	e166      	b.n	8011b62 <_tx_queue_receive+0x37a>
        {

            /* At this point we know the queue is full.  */

            /* Pickup thread suspension list head pointer.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 8011894:	68fb      	ldr	r3, [r7, #12]
 8011896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011898:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Now determine if there is a queue front suspension active.   */

            /* Is the front suspension flag set?  */
            if (thread_ptr -> tx_thread_suspend_option == TX_TRUE)
 801189a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801189c:	2280      	movs	r2, #128	@ 0x80
 801189e:	589b      	ldr	r3, [r3, r2]
 80118a0:	2b01      	cmp	r3, #1
 80118a2:	d154      	bne.n	801194e <_tx_queue_receive+0x166>
                /* Yes, a queue front suspension is present.  */

                /* Return the message associated with this suspension.  */

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 80118a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80118a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 80118aa:	68bb      	ldr	r3, [r7, #8]
 80118ac:	64bb      	str	r3, [r7, #72]	@ 0x48
                size =         queue_ptr -> tx_queue_message_size;
 80118ae:	68fb      	ldr	r3, [r7, #12]
 80118b0:	689b      	ldr	r3, [r3, #8]
 80118b2:	647b      	str	r3, [r7, #68]	@ 0x44

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 80118b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80118b6:	1d13      	adds	r3, r2, #4
 80118b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80118ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80118bc:	1d19      	adds	r1, r3, #4
 80118be:	64b9      	str	r1, [r7, #72]	@ 0x48
 80118c0:	6812      	ldr	r2, [r2, #0]
 80118c2:	601a      	str	r2, [r3, #0]
 80118c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80118c6:	2b01      	cmp	r3, #1
 80118c8:	d90e      	bls.n	80118e8 <_tx_queue_receive+0x100>
 80118ca:	e007      	b.n	80118dc <_tx_queue_receive+0xf4>
 80118cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80118ce:	1d13      	adds	r3, r2, #4
 80118d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80118d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80118d4:	1d19      	adds	r1, r3, #4
 80118d6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80118d8:	6812      	ldr	r2, [r2, #0]
 80118da:	601a      	str	r2, [r3, #0]
 80118dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80118de:	3b01      	subs	r3, #1
 80118e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80118e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80118e4:	2b00      	cmp	r3, #0
 80118e6:	d1f1      	bne.n	80118cc <_tx_queue_receive+0xe4>

                /* Message is now in the caller's destination. See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 80118e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118ea:	3b01      	subs	r3, #1
 80118ec:	63bb      	str	r3, [r7, #56]	@ 0x38
                if (suspended_count == TX_NO_SUSPENSIONS)
 80118ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118f0:	2b00      	cmp	r3, #0
 80118f2:	d103      	bne.n	80118fc <_tx_queue_receive+0x114>
                {

                    /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 80118f4:	68fb      	ldr	r3, [r7, #12]
 80118f6:	2200      	movs	r2, #0
 80118f8:	629a      	str	r2, [r3, #40]	@ 0x28
 80118fa:	e00e      	b.n	801191a <_tx_queue_receive+0x132>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 80118fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011900:	633b      	str	r3, [r7, #48]	@ 0x30
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 8011902:	68fb      	ldr	r3, [r7, #12]
 8011904:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011906:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 8011908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801190a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801190c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    next_thread -> tx_thread_suspended_previous =  previous_thread;
 801190e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011910:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011912:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =  next_thread;
 8011914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011916:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011918:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 801191a:	68fb      	ldr	r3, [r7, #12]
 801191c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801191e:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8011920:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011922:	2200      	movs	r2, #0
 8011924:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8011926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011928:	2284      	movs	r2, #132	@ 0x84
 801192a:	2100      	movs	r1, #0
 801192c:	5099      	str	r1, [r3, r2]
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 801192e:	4b8f      	ldr	r3, [pc, #572]	@ (8011b6c <_tx_queue_receive+0x384>)
 8011930:	681b      	ldr	r3, [r3, #0]
 8011932:	1c5a      	adds	r2, r3, #1
 8011934:	4b8d      	ldr	r3, [pc, #564]	@ (8011b6c <_tx_queue_receive+0x384>)
 8011936:	601a      	str	r2, [r3, #0]
 8011938:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801193a:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801193c:	6a3b      	ldr	r3, [r7, #32]
 801193e:	f383 8810 	msr	PRIMASK, r3
}
 8011942:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 8011944:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011946:	0018      	movs	r0, r3
 8011948:	f001 f904 	bl	8012b54 <_tx_thread_system_resume>
 801194c:	e109      	b.n	8011b62 <_tx_queue_receive+0x37a>
                /* At this point, we know that the queue is full and there
                   are one or more threads suspended trying to send another
                   message to this queue.  */

                /* Setup source and destination pointers.  */
                source =       queue_ptr -> tx_queue_read;
 801194e:	68fb      	ldr	r3, [r7, #12]
 8011950:	6a1b      	ldr	r3, [r3, #32]
 8011952:	64fb      	str	r3, [r7, #76]	@ 0x4c
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 8011954:	68bb      	ldr	r3, [r7, #8]
 8011956:	64bb      	str	r3, [r7, #72]	@ 0x48
                size =         queue_ptr -> tx_queue_message_size;
 8011958:	68fb      	ldr	r3, [r7, #12]
 801195a:	689b      	ldr	r3, [r3, #8]
 801195c:	647b      	str	r3, [r7, #68]	@ 0x44

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 801195e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011960:	1d13      	adds	r3, r2, #4
 8011962:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011964:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011966:	1d19      	adds	r1, r3, #4
 8011968:	64b9      	str	r1, [r7, #72]	@ 0x48
 801196a:	6812      	ldr	r2, [r2, #0]
 801196c:	601a      	str	r2, [r3, #0]
 801196e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011970:	2b01      	cmp	r3, #1
 8011972:	d90e      	bls.n	8011992 <_tx_queue_receive+0x1aa>
 8011974:	e007      	b.n	8011986 <_tx_queue_receive+0x19e>
 8011976:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011978:	1d13      	adds	r3, r2, #4
 801197a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801197c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801197e:	1d19      	adds	r1, r3, #4
 8011980:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011982:	6812      	ldr	r2, [r2, #0]
 8011984:	601a      	str	r2, [r3, #0]
 8011986:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011988:	3b01      	subs	r3, #1
 801198a:	647b      	str	r3, [r7, #68]	@ 0x44
 801198c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801198e:	2b00      	cmp	r3, #0
 8011990:	d1f1      	bne.n	8011976 <_tx_queue_receive+0x18e>

                /* Determine if we are at the end.  */
                if (source == queue_ptr -> tx_queue_end)
 8011992:	68fb      	ldr	r3, [r7, #12]
 8011994:	69db      	ldr	r3, [r3, #28]
 8011996:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011998:	429a      	cmp	r2, r3
 801199a:	d102      	bne.n	80119a2 <_tx_queue_receive+0x1ba>
                {

                    /* Yes, wrap around to the beginning.  */
                    source =  queue_ptr -> tx_queue_start;
 801199c:	68fb      	ldr	r3, [r7, #12]
 801199e:	699b      	ldr	r3, [r3, #24]
 80119a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
                }

                /* Setup the queue read pointer.   */
                queue_ptr -> tx_queue_read =  source;
 80119a2:	68fb      	ldr	r3, [r7, #12]
 80119a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80119a6:	621a      	str	r2, [r3, #32]

                /* Disable preemption.  */
                _tx_thread_preempt_disable++;
 80119a8:	4b70      	ldr	r3, [pc, #448]	@ (8011b6c <_tx_queue_receive+0x384>)
 80119aa:	681b      	ldr	r3, [r3, #0]
 80119ac:	1c5a      	adds	r2, r3, #1
 80119ae:	4b6f      	ldr	r3, [pc, #444]	@ (8011b6c <_tx_queue_receive+0x384>)
 80119b0:	601a      	str	r2, [r3, #0]
                /* Disable interrupts again.  */
                TX_DISABLE
#endif

                /* Decrement the preemption disable variable.  */
                _tx_thread_preempt_disable--;
 80119b2:	4b6e      	ldr	r3, [pc, #440]	@ (8011b6c <_tx_queue_receive+0x384>)
 80119b4:	681b      	ldr	r3, [r3, #0]
 80119b6:	1e5a      	subs	r2, r3, #1
 80119b8:	4b6c      	ldr	r3, [pc, #432]	@ (8011b6c <_tx_queue_receive+0x384>)
 80119ba:	601a      	str	r2, [r3, #0]

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 80119bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80119be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80119c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
                destination =  queue_ptr -> tx_queue_write;
 80119c2:	68fb      	ldr	r3, [r7, #12]
 80119c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80119c6:	64bb      	str	r3, [r7, #72]	@ 0x48
                size =         queue_ptr -> tx_queue_message_size;
 80119c8:	68fb      	ldr	r3, [r7, #12]
 80119ca:	689b      	ldr	r3, [r3, #8]
 80119cc:	647b      	str	r3, [r7, #68]	@ 0x44

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 80119ce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80119d0:	1d13      	adds	r3, r2, #4
 80119d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80119d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80119d6:	1d19      	adds	r1, r3, #4
 80119d8:	64b9      	str	r1, [r7, #72]	@ 0x48
 80119da:	6812      	ldr	r2, [r2, #0]
 80119dc:	601a      	str	r2, [r3, #0]
 80119de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80119e0:	2b01      	cmp	r3, #1
 80119e2:	d90e      	bls.n	8011a02 <_tx_queue_receive+0x21a>
 80119e4:	e007      	b.n	80119f6 <_tx_queue_receive+0x20e>
 80119e6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80119e8:	1d13      	adds	r3, r2, #4
 80119ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80119ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80119ee:	1d19      	adds	r1, r3, #4
 80119f0:	64b9      	str	r1, [r7, #72]	@ 0x48
 80119f2:	6812      	ldr	r2, [r2, #0]
 80119f4:	601a      	str	r2, [r3, #0]
 80119f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80119f8:	3b01      	subs	r3, #1
 80119fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80119fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	d1f1      	bne.n	80119e6 <_tx_queue_receive+0x1fe>

                /* Determine if we are at the end.  */
                if (destination == queue_ptr -> tx_queue_end)
 8011a02:	68fb      	ldr	r3, [r7, #12]
 8011a04:	69db      	ldr	r3, [r3, #28]
 8011a06:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011a08:	429a      	cmp	r2, r3
 8011a0a:	d102      	bne.n	8011a12 <_tx_queue_receive+0x22a>
                {

                    /* Yes, wrap around to the beginning.  */
                    destination =  queue_ptr -> tx_queue_start;
 8011a0c:	68fb      	ldr	r3, [r7, #12]
 8011a0e:	699b      	ldr	r3, [r3, #24]
 8011a10:	64bb      	str	r3, [r7, #72]	@ 0x48
                }

                /* Adjust the write pointer.  */
                queue_ptr -> tx_queue_write =  destination;
 8011a12:	68fb      	ldr	r3, [r7, #12]
 8011a14:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011a16:	625a      	str	r2, [r3, #36]	@ 0x24

                /* Pickup thread pointer.  */
                thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 8011a18:	68fb      	ldr	r3, [r7, #12]
 8011a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011a1c:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Message is now in the queue.  See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 8011a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a20:	3b01      	subs	r3, #1
 8011a22:	63bb      	str	r3, [r7, #56]	@ 0x38
                if (suspended_count == TX_NO_SUSPENSIONS)
 8011a24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a26:	2b00      	cmp	r3, #0
 8011a28:	d103      	bne.n	8011a32 <_tx_queue_receive+0x24a>
                {

                  /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 8011a2a:	68fb      	ldr	r3, [r7, #12]
 8011a2c:	2200      	movs	r2, #0
 8011a2e:	629a      	str	r2, [r3, #40]	@ 0x28
 8011a30:	e00e      	b.n	8011a50 <_tx_queue_receive+0x268>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 8011a32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011a36:	633b      	str	r3, [r7, #48]	@ 0x30
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 8011a38:	68fb      	ldr	r3, [r7, #12]
 8011a3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011a3c:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8011a3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    next_thread -> tx_thread_suspended_previous =   previous_thread;
 8011a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011a48:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   next_thread;
 8011a4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011a4e:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 8011a50:	68fb      	ldr	r3, [r7, #12]
 8011a52:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011a54:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8011a56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a58:	2200      	movs	r2, #0
 8011a5a:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8011a5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a5e:	2284      	movs	r2, #132	@ 0x84
 8011a60:	2100      	movs	r1, #0
 8011a62:	5099      	str	r1, [r3, r2]
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8011a64:	4b41      	ldr	r3, [pc, #260]	@ (8011b6c <_tx_queue_receive+0x384>)
 8011a66:	681b      	ldr	r3, [r3, #0]
 8011a68:	1c5a      	adds	r2, r3, #1
 8011a6a:	4b40      	ldr	r3, [pc, #256]	@ (8011b6c <_tx_queue_receive+0x384>)
 8011a6c:	601a      	str	r2, [r3, #0]
 8011a6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011a70:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011a72:	69fb      	ldr	r3, [r7, #28]
 8011a74:	f383 8810 	msr	PRIMASK, r3
}
 8011a78:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 8011a7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a7c:	0018      	movs	r0, r3
 8011a7e:	f001 f869 	bl	8012b54 <_tx_thread_system_resume>
 8011a82:	e06e      	b.n	8011b62 <_tx_queue_receive+0x37a>
            }
        }
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 8011a84:	687b      	ldr	r3, [r7, #4]
 8011a86:	2b00      	cmp	r3, #0
 8011a88:	d063      	beq.n	8011b52 <_tx_queue_receive+0x36a>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8011a8a:	4b38      	ldr	r3, [pc, #224]	@ (8011b6c <_tx_queue_receive+0x384>)
 8011a8c:	681b      	ldr	r3, [r3, #0]
 8011a8e:	2b00      	cmp	r3, #0
 8011a90:	d008      	beq.n	8011aa4 <_tx_queue_receive+0x2bc>
 8011a92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011a94:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011a96:	69bb      	ldr	r3, [r7, #24]
 8011a98:	f383 8810 	msr	PRIMASK, r3
}
 8011a9c:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_EMPTY;
 8011a9e:	230a      	movs	r3, #10
 8011aa0:	643b      	str	r3, [r7, #64]	@ 0x40
 8011aa2:	e05e      	b.n	8011b62 <_tx_queue_receive+0x37a>
            /* Increment the number of empty suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_empty_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8011aa4:	4b32      	ldr	r3, [pc, #200]	@ (8011b70 <_tx_queue_receive+0x388>)
 8011aa6:	681b      	ldr	r3, [r3, #0]
 8011aa8:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 8011aaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011aac:	4a31      	ldr	r2, [pc, #196]	@ (8011b74 <_tx_queue_receive+0x38c>)
 8011aae:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 8011ab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ab2:	68fa      	ldr	r2, [r7, #12]
 8011ab4:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) destination_ptr;
 8011ab6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ab8:	68ba      	ldr	r2, [r7, #8]
 8011aba:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 8011abc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011abe:	2280      	movs	r2, #128	@ 0x80
 8011ac0:	2100      	movs	r1, #0
 8011ac2:	5099      	str	r1, [r3, r2]

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 8011ac4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ac6:	22ac      	movs	r2, #172	@ 0xac
 8011ac8:	589b      	ldr	r3, [r3, r2]
 8011aca:	1c5a      	adds	r2, r3, #1
 8011acc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ace:	21ac      	movs	r1, #172	@ 0xac
 8011ad0:	505a      	str	r2, [r3, r1]
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 8011ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ad4:	2b00      	cmp	r3, #0
 8011ad6:	d109      	bne.n	8011aec <_tx_queue_receive+0x304>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 8011ad8:	68fb      	ldr	r3, [r7, #12]
 8011ada:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011adc:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8011ade:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ae0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011ae2:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8011ae4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ae6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011ae8:	675a      	str	r2, [r3, #116]	@ 0x74
 8011aea:	e011      	b.n	8011b10 <_tx_queue_receive+0x328>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 8011aec:	68fb      	ldr	r3, [r7, #12]
 8011aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011af0:	633b      	str	r3, [r7, #48]	@ 0x30
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 8011af2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011af4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011af6:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8011af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011afa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8011afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011b02:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8011b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b06:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011b08:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8011b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b0c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011b0e:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 8011b10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b12:	1c5a      	adds	r2, r3, #1
 8011b14:	68fb      	ldr	r3, [r7, #12]
 8011b16:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 8011b18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b1a:	2205      	movs	r2, #5
 8011b1c:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8011b1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b20:	2201      	movs	r2, #1
 8011b22:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8011b24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b26:	687a      	ldr	r2, [r7, #4]
 8011b28:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8011b2a:	4b10      	ldr	r3, [pc, #64]	@ (8011b6c <_tx_queue_receive+0x384>)
 8011b2c:	681b      	ldr	r3, [r3, #0]
 8011b2e:	1c5a      	adds	r2, r3, #1
 8011b30:	4b0e      	ldr	r3, [pc, #56]	@ (8011b6c <_tx_queue_receive+0x384>)
 8011b32:	601a      	str	r2, [r3, #0]
 8011b34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011b36:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011b38:	697b      	ldr	r3, [r7, #20]
 8011b3a:	f383 8810 	msr	PRIMASK, r3
}
 8011b3e:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8011b40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b42:	0018      	movs	r0, r3
 8011b44:	f001 f906 	bl	8012d54 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8011b48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b4a:	2284      	movs	r2, #132	@ 0x84
 8011b4c:	589b      	ldr	r3, [r3, r2]
 8011b4e:	643b      	str	r3, [r7, #64]	@ 0x40
 8011b50:	e007      	b.n	8011b62 <_tx_queue_receive+0x37a>
 8011b52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011b54:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011b56:	693b      	ldr	r3, [r7, #16]
 8011b58:	f383 8810 	msr	PRIMASK, r3
}
 8011b5c:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_QUEUE_EMPTY;
 8011b5e:	230a      	movs	r3, #10
 8011b60:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    /* Return completion status.  */
    return(status);
 8011b62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8011b64:	0018      	movs	r0, r3
 8011b66:	46bd      	mov	sp, r7
 8011b68:	b014      	add	sp, #80	@ 0x50
 8011b6a:	bd80      	pop	{r7, pc}
 8011b6c:	200115f4 	.word	0x200115f4
 8011b70:	2001155c 	.word	0x2001155c
 8011b74:	080115d5 	.word	0x080115d5

08011b78 <_tx_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 8011b78:	b580      	push	{r7, lr}
 8011b7a:	b094      	sub	sp, #80	@ 0x50
 8011b7c:	af00      	add	r7, sp, #0
 8011b7e:	60f8      	str	r0, [r7, #12]
 8011b80:	60b9      	str	r1, [r7, #8]
 8011b82:	607a      	str	r2, [r7, #4]
VOID            (*queue_send_notify)(struct TX_QUEUE_STRUCT *notify_queue_ptr);
#endif


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 8011b84:	2300      	movs	r3, #0
 8011b86:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011b88:	f3ef 8310 	mrs	r3, PRIMASK
 8011b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011b8e:	b672      	cpsid	i
    return(primask_value);
 8011b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    /* Disable interrupts to place message in the queue.  */
    TX_DISABLE
 8011b92:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_QUEUE_SEND_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 8011b94:	68fb      	ldr	r3, [r7, #12]
 8011b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b98:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Determine if there is room in the queue.  */
    if (queue_ptr -> tx_queue_available_storage != TX_NO_MESSAGES)
 8011b9a:	68fb      	ldr	r3, [r7, #12]
 8011b9c:	695b      	ldr	r3, [r3, #20]
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d100      	bne.n	8011ba4 <_tx_queue_send+0x2c>
 8011ba2:	e09b      	b.n	8011cdc <_tx_queue_send+0x164>
    {

        /* There is room for the message in the queue.  */

        /* Determine if there are suspended on this queue.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 8011ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	d13c      	bne.n	8011c24 <_tx_queue_send+0xac>
        {

            /* No suspended threads, simply place the message in the queue.  */

            /* Reduce the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage--;
 8011baa:	68fb      	ldr	r3, [r7, #12]
 8011bac:	695b      	ldr	r3, [r3, #20]
 8011bae:	1e5a      	subs	r2, r3, #1
 8011bb0:	68fb      	ldr	r3, [r7, #12]
 8011bb2:	615a      	str	r2, [r3, #20]

            /* Increase the enqueued count.  */
            queue_ptr -> tx_queue_enqueued++;
 8011bb4:	68fb      	ldr	r3, [r7, #12]
 8011bb6:	691b      	ldr	r3, [r3, #16]
 8011bb8:	1c5a      	adds	r2, r3, #1
 8011bba:	68fb      	ldr	r3, [r7, #12]
 8011bbc:	611a      	str	r2, [r3, #16]

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 8011bbe:	68bb      	ldr	r3, [r7, #8]
 8011bc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  queue_ptr -> tx_queue_write;
 8011bc2:	68fb      	ldr	r3, [r7, #12]
 8011bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011bc6:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 8011bc8:	68fb      	ldr	r3, [r7, #12]
 8011bca:	689b      	ldr	r3, [r3, #8]
 8011bcc:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8011bce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011bd0:	1d13      	adds	r3, r2, #4
 8011bd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011bd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011bd6:	1d19      	adds	r1, r3, #4
 8011bd8:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011bda:	6812      	ldr	r2, [r2, #0]
 8011bdc:	601a      	str	r2, [r3, #0]
 8011bde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011be0:	2b01      	cmp	r3, #1
 8011be2:	d90e      	bls.n	8011c02 <_tx_queue_send+0x8a>
 8011be4:	e007      	b.n	8011bf6 <_tx_queue_send+0x7e>
 8011be6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011be8:	1d13      	adds	r3, r2, #4
 8011bea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011bec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011bee:	1d19      	adds	r1, r3, #4
 8011bf0:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011bf2:	6812      	ldr	r2, [r2, #0]
 8011bf4:	601a      	str	r2, [r3, #0]
 8011bf6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011bf8:	3b01      	subs	r3, #1
 8011bfa:	647b      	str	r3, [r7, #68]	@ 0x44
 8011bfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011bfe:	2b00      	cmp	r3, #0
 8011c00:	d1f1      	bne.n	8011be6 <_tx_queue_send+0x6e>

            /* Determine if we are at the end.  */
            if (destination == queue_ptr -> tx_queue_end)
 8011c02:	68fb      	ldr	r3, [r7, #12]
 8011c04:	69db      	ldr	r3, [r3, #28]
 8011c06:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011c08:	429a      	cmp	r2, r3
 8011c0a:	d102      	bne.n	8011c12 <_tx_queue_send+0x9a>
            {

                /* Yes, wrap around to the beginning.  */
                destination =  queue_ptr -> tx_queue_start;
 8011c0c:	68fb      	ldr	r3, [r7, #12]
 8011c0e:	699b      	ldr	r3, [r3, #24]
 8011c10:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Adjust the write pointer.  */
            queue_ptr -> tx_queue_write =  destination;
 8011c12:	68fb      	ldr	r3, [r7, #12]
 8011c14:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011c16:	625a      	str	r2, [r3, #36]	@ 0x24
 8011c18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011c1a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c1e:	f383 8810 	msr	PRIMASK, r3
}
 8011c22:	e0ca      	b.n	8011dba <_tx_queue_send+0x242>
            /* There is a thread suspended on an empty queue. Simply
               copy the message to the suspended thread's destination
               pointer.  */

            /* Pickup the head of the suspension list.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 8011c24:	68fb      	ldr	r3, [r7, #12]
 8011c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011c28:	637b      	str	r3, [r7, #52]	@ 0x34

            /* See if this is the only suspended thread on the list.  */
            suspended_count--;
 8011c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c2c:	3b01      	subs	r3, #1
 8011c2e:	63bb      	str	r3, [r7, #56]	@ 0x38
            if (suspended_count == TX_NO_SUSPENSIONS)
 8011c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c32:	2b00      	cmp	r3, #0
 8011c34:	d103      	bne.n	8011c3e <_tx_queue_send+0xc6>
            {

                /* Yes, the only suspended thread.  */

                /* Update the head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 8011c36:	68fb      	ldr	r3, [r7, #12]
 8011c38:	2200      	movs	r2, #0
 8011c3a:	629a      	str	r2, [r3, #40]	@ 0x28
 8011c3c:	e012      	b.n	8011c64 <_tx_queue_send+0xec>
            {

                /* At least one more thread is on the same expiration list.  */

                /* Update the list head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 8011c3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c40:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8011c42:	68fb      	ldr	r3, [r7, #12]
 8011c44:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                next_thread =                            thread_ptr -> tx_thread_suspended_next;
 8011c46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011c4a:	633b      	str	r3, [r7, #48]	@ 0x30
                queue_ptr -> tx_queue_suspension_list =  next_thread;
 8011c4c:	68fb      	ldr	r3, [r7, #12]
 8011c4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011c50:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8011c52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
                next_thread -> tx_thread_suspended_previous =   previous_thread;
 8011c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011c5c:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   next_thread;
 8011c5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011c62:	671a      	str	r2, [r3, #112]	@ 0x70
            }

            /* Decrement the suspension count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count;
 8011c64:	68fb      	ldr	r3, [r7, #12]
 8011c66:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011c68:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Prepare for resumption of the thread.  */

            /* Clear cleanup routine to avoid timeout.  */
            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8011c6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c6c:	2200      	movs	r2, #0
 8011c6e:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 8011c70:	68bb      	ldr	r3, [r7, #8]
 8011c72:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 8011c74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c76:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011c78:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 8011c7a:	68fb      	ldr	r3, [r7, #12]
 8011c7c:	689b      	ldr	r3, [r3, #8]
 8011c7e:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8011c80:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011c82:	1d13      	adds	r3, r2, #4
 8011c84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011c86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011c88:	1d19      	adds	r1, r3, #4
 8011c8a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011c8c:	6812      	ldr	r2, [r2, #0]
 8011c8e:	601a      	str	r2, [r3, #0]
 8011c90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011c92:	2b01      	cmp	r3, #1
 8011c94:	d90e      	bls.n	8011cb4 <_tx_queue_send+0x13c>
 8011c96:	e007      	b.n	8011ca8 <_tx_queue_send+0x130>
 8011c98:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011c9a:	1d13      	adds	r3, r2, #4
 8011c9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011c9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011ca0:	1d19      	adds	r1, r3, #4
 8011ca2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011ca4:	6812      	ldr	r2, [r2, #0]
 8011ca6:	601a      	str	r2, [r3, #0]
 8011ca8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011caa:	3b01      	subs	r3, #1
 8011cac:	647b      	str	r3, [r7, #68]	@ 0x44
 8011cae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011cb0:	2b00      	cmp	r3, #0
 8011cb2:	d1f1      	bne.n	8011c98 <_tx_queue_send+0x120>

            /* Put return status into the thread control block.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8011cb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cb6:	2284      	movs	r2, #132	@ 0x84
 8011cb8:	2100      	movs	r1, #0
 8011cba:	5099      	str	r1, [r3, r2]
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8011cbc:	4b41      	ldr	r3, [pc, #260]	@ (8011dc4 <_tx_queue_send+0x24c>)
 8011cbe:	681b      	ldr	r3, [r3, #0]
 8011cc0:	1c5a      	adds	r2, r3, #1
 8011cc2:	4b40      	ldr	r3, [pc, #256]	@ (8011dc4 <_tx_queue_send+0x24c>)
 8011cc4:	601a      	str	r2, [r3, #0]
 8011cc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011cc8:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011cca:	6a3b      	ldr	r3, [r7, #32]
 8011ccc:	f383 8810 	msr	PRIMASK, r3
}
 8011cd0:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Resume thread.  */
            _tx_thread_system_resume(thread_ptr);
 8011cd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cd4:	0018      	movs	r0, r3
 8011cd6:	f000 ff3d 	bl	8012b54 <_tx_thread_system_resume>
 8011cda:	e06e      	b.n	8011dba <_tx_queue_send+0x242>
#endif
        }
    }

    /* At this point, the queue is full. Determine if suspension is requested.  */
    else if (wait_option != TX_NO_WAIT)
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	d063      	beq.n	8011daa <_tx_queue_send+0x232>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8011ce2:	4b38      	ldr	r3, [pc, #224]	@ (8011dc4 <_tx_queue_send+0x24c>)
 8011ce4:	681b      	ldr	r3, [r3, #0]
 8011ce6:	2b00      	cmp	r3, #0
 8011ce8:	d008      	beq.n	8011cfc <_tx_queue_send+0x184>
 8011cea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011cec:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011cee:	69fb      	ldr	r3, [r7, #28]
 8011cf0:	f383 8810 	msr	PRIMASK, r3
}
 8011cf4:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_FULL;
 8011cf6:	230b      	movs	r3, #11
 8011cf8:	643b      	str	r3, [r7, #64]	@ 0x40
 8011cfa:	e05e      	b.n	8011dba <_tx_queue_send+0x242>
            /* Increment the number of full suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_full_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8011cfc:	4b32      	ldr	r3, [pc, #200]	@ (8011dc8 <_tx_queue_send+0x250>)
 8011cfe:	681b      	ldr	r3, [r3, #0]
 8011d00:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 8011d02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d04:	4a31      	ldr	r2, [pc, #196]	@ (8011dcc <_tx_queue_send+0x254>)
 8011d06:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 8011d08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d0a:	68fa      	ldr	r2, [r7, #12]
 8011d0c:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) source_ptr;
 8011d0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d10:	68ba      	ldr	r2, [r7, #8]
 8011d12:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 8011d14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d16:	2280      	movs	r2, #128	@ 0x80
 8011d18:	2100      	movs	r1, #0
 8011d1a:	5099      	str	r1, [r3, r2]

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 8011d1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d1e:	22ac      	movs	r2, #172	@ 0xac
 8011d20:	589b      	ldr	r3, [r3, r2]
 8011d22:	1c5a      	adds	r2, r3, #1
 8011d24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d26:	21ac      	movs	r1, #172	@ 0xac
 8011d28:	505a      	str	r2, [r3, r1]
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 8011d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d109      	bne.n	8011d44 <_tx_queue_send+0x1cc>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 8011d30:	68fb      	ldr	r3, [r7, #12]
 8011d32:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011d34:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8011d36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d38:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011d3a:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8011d3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d3e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011d40:	675a      	str	r2, [r3, #116]	@ 0x74
 8011d42:	e011      	b.n	8011d68 <_tx_queue_send+0x1f0>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 8011d44:	68fb      	ldr	r3, [r7, #12]
 8011d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011d48:	633b      	str	r3, [r7, #48]	@ 0x30
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 8011d4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011d4e:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8011d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011d54:	62fb      	str	r3, [r7, #44]	@ 0x2c
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8011d56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011d5a:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8011d5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d5e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011d60:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8011d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d64:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011d66:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 8011d68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d6a:	1c5a      	adds	r2, r3, #1
 8011d6c:	68fb      	ldr	r3, [r7, #12]
 8011d6e:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 8011d70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d72:	2205      	movs	r2, #5
 8011d74:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8011d76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d78:	2201      	movs	r2, #1
 8011d7a:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8011d7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d7e:	687a      	ldr	r2, [r7, #4]
 8011d80:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8011d82:	4b10      	ldr	r3, [pc, #64]	@ (8011dc4 <_tx_queue_send+0x24c>)
 8011d84:	681b      	ldr	r3, [r3, #0]
 8011d86:	1c5a      	adds	r2, r3, #1
 8011d88:	4b0e      	ldr	r3, [pc, #56]	@ (8011dc4 <_tx_queue_send+0x24c>)
 8011d8a:	601a      	str	r2, [r3, #0]
 8011d8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011d8e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011d90:	69bb      	ldr	r3, [r7, #24]
 8011d92:	f383 8810 	msr	PRIMASK, r3
}
 8011d96:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8011d98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d9a:	0018      	movs	r0, r3
 8011d9c:	f000 ffda 	bl	8012d54 <_tx_thread_system_suspend>
                }
            }
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8011da0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011da2:	2284      	movs	r2, #132	@ 0x84
 8011da4:	589b      	ldr	r3, [r3, r2]
 8011da6:	643b      	str	r3, [r7, #64]	@ 0x40
 8011da8:	e007      	b.n	8011dba <_tx_queue_send+0x242>
 8011daa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011dac:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011dae:	697b      	ldr	r3, [r7, #20]
 8011db0:	f383 8810 	msr	PRIMASK, r3
}
 8011db4:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return error completion.  */
        status =  TX_QUEUE_FULL;
 8011db6:	230b      	movs	r3, #11
 8011db8:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    /* Return completion status.  */
    return(status);
 8011dba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8011dbc:	0018      	movs	r0, r3
 8011dbe:	46bd      	mov	sp, r7
 8011dc0:	b014      	add	sp, #80	@ 0x50
 8011dc2:	bd80      	pop	{r7, pc}
 8011dc4:	200115f4 	.word	0x200115f4
 8011dc8:	2001155c 	.word	0x2001155c
 8011dcc:	080115d5 	.word	0x080115d5

08011dd0 <_tx_semaphore_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_semaphore_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 8011dd0:	b580      	push	{r7, lr}
 8011dd2:	b08c      	sub	sp, #48	@ 0x30
 8011dd4:	af00      	add	r7, sp, #0
 8011dd6:	6078      	str	r0, [r7, #4]
 8011dd8:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011dda:	f3ef 8310 	mrs	r3, PRIMASK
 8011dde:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011de0:	b672      	cpsid	i
    return(primask_value);
 8011de2:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the semaphore.  */
    TX_DISABLE
 8011de4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_semaphore_cleanup))
 8011de6:	687b      	ldr	r3, [r7, #4]
 8011de8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8011dea:	4b32      	ldr	r3, [pc, #200]	@ (8011eb4 <_tx_semaphore_cleanup+0xe4>)
 8011dec:	429a      	cmp	r2, r3
 8011dee:	d157      	bne.n	8011ea0 <_tx_semaphore_cleanup+0xd0>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	22ac      	movs	r2, #172	@ 0xac
 8011df4:	589b      	ldr	r3, [r3, r2]
 8011df6:	683a      	ldr	r2, [r7, #0]
 8011df8:	429a      	cmp	r2, r3
 8011dfa:	d151      	bne.n	8011ea0 <_tx_semaphore_cleanup+0xd0>
        {

            /* Setup pointer to semaphore control block.  */
            semaphore_ptr =  TX_VOID_TO_SEMAPHORE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011e00:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Check for a NULL semaphore pointer.  */
            if (semaphore_ptr != TX_NULL)
 8011e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e04:	2b00      	cmp	r3, #0
 8011e06:	d04b      	beq.n	8011ea0 <_tx_semaphore_cleanup+0xd0>
            {

                /* Check for a valid semaphore ID.  */
                if (semaphore_ptr -> tx_semaphore_id == TX_SEMAPHORE_ID)
 8011e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e0a:	681b      	ldr	r3, [r3, #0]
 8011e0c:	4a2a      	ldr	r2, [pc, #168]	@ (8011eb8 <_tx_semaphore_cleanup+0xe8>)
 8011e0e:	4293      	cmp	r3, r2
 8011e10:	d146      	bne.n	8011ea0 <_tx_semaphore_cleanup+0xd0>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (semaphore_ptr -> tx_semaphore_suspended_count != TX_NO_SUSPENSIONS)
 8011e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e14:	691b      	ldr	r3, [r3, #16]
 8011e16:	2b00      	cmp	r3, #0
 8011e18:	d042      	beq.n	8011ea0 <_tx_semaphore_cleanup+0xd0>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8011e1a:	687b      	ldr	r3, [r7, #4]
 8011e1c:	2200      	movs	r2, #0
 8011e1e:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        semaphore_ptr -> tx_semaphore_suspended_count--;
 8011e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e22:	691b      	ldr	r3, [r3, #16]
 8011e24:	1e5a      	subs	r2, r3, #1
 8011e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e28:	611a      	str	r2, [r3, #16]

                        /* Pickup the suspended count.  */
                        suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 8011e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e2c:	691b      	ldr	r3, [r3, #16]
 8011e2e:	627b      	str	r3, [r7, #36]	@ 0x24

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8011e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e32:	2b00      	cmp	r3, #0
 8011e34:	d103      	bne.n	8011e3e <_tx_semaphore_cleanup+0x6e>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 8011e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e38:	2200      	movs	r2, #0
 8011e3a:	60da      	str	r2, [r3, #12]
 8011e3c:	e013      	b.n	8011e66 <_tx_semaphore_cleanup+0x96>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 8011e3e:	687b      	ldr	r3, [r7, #4]
 8011e40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011e42:	623b      	str	r3, [r7, #32]
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011e48:	61fb      	str	r3, [r7, #28]
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8011e4a:	6a3b      	ldr	r3, [r7, #32]
 8011e4c:	69fa      	ldr	r2, [r7, #28]
 8011e4e:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8011e50:	69fb      	ldr	r3, [r7, #28]
 8011e52:	6a3a      	ldr	r2, [r7, #32]
 8011e54:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (semaphore_ptr -> tx_semaphore_suspension_list == thread_ptr)
 8011e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e58:	68db      	ldr	r3, [r3, #12]
 8011e5a:	687a      	ldr	r2, [r7, #4]
 8011e5c:	429a      	cmp	r2, r3
 8011e5e:	d102      	bne.n	8011e66 <_tx_semaphore_cleanup+0x96>
                            {

                                /* Update the list head pointer.  */
                                semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 8011e60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e62:	6a3a      	ldr	r2, [r7, #32]
 8011e64:	60da      	str	r2, [r3, #12]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_SEMAPHORE_SUSP)
 8011e66:	687b      	ldr	r3, [r7, #4]
 8011e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011e6a:	2b06      	cmp	r3, #6
 8011e6c:	d118      	bne.n	8011ea0 <_tx_semaphore_cleanup+0xd0>
                            /* Increment the number of timeouts on this semaphore.  */
                            semaphore_ptr -> tx_semaphore_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_INSTANCE;
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	2284      	movs	r2, #132	@ 0x84
 8011e72:	210d      	movs	r1, #13
 8011e74:	5099      	str	r1, [r3, r2]
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8011e76:	4b11      	ldr	r3, [pc, #68]	@ (8011ebc <_tx_semaphore_cleanup+0xec>)
 8011e78:	681b      	ldr	r3, [r3, #0]
 8011e7a:	1c5a      	adds	r2, r3, #1
 8011e7c:	4b0f      	ldr	r3, [pc, #60]	@ (8011ebc <_tx_semaphore_cleanup+0xec>)
 8011e7e:	601a      	str	r2, [r3, #0]
 8011e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011e82:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011e84:	693b      	ldr	r3, [r7, #16]
 8011e86:	f383 8810 	msr	PRIMASK, r3
}
 8011e8a:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	0018      	movs	r0, r3
 8011e90:	f000 fe60 	bl	8012b54 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011e94:	f3ef 8310 	mrs	r3, PRIMASK
 8011e98:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011e9a:	b672      	cpsid	i
    return(primask_value);
 8011e9c:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8011e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ea2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011ea4:	68fb      	ldr	r3, [r7, #12]
 8011ea6:	f383 8810 	msr	PRIMASK, r3
}
 8011eaa:	46c0      	nop			@ (mov r8, r8)
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8011eac:	46c0      	nop			@ (mov r8, r8)
 8011eae:	46bd      	mov	sp, r7
 8011eb0:	b00c      	add	sp, #48	@ 0x30
 8011eb2:	bd80      	pop	{r7, pc}
 8011eb4:	08011dd1 	.word	0x08011dd1
 8011eb8:	53454d41 	.word	0x53454d41
 8011ebc:	200115f4 	.word	0x200115f4

08011ec0 <_tx_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count)
{
 8011ec0:	b580      	push	{r7, lr}
 8011ec2:	b08e      	sub	sp, #56	@ 0x38
 8011ec4:	af00      	add	r7, sp, #0
 8011ec6:	60f8      	str	r0, [r7, #12]
 8011ec8:	60b9      	str	r1, [r7, #8]
 8011eca:	607a      	str	r2, [r7, #4]
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Initialize semaphore control block to all zeros.  */
    TX_MEMSET(semaphore_ptr, 0, (sizeof(TX_SEMAPHORE)));
 8011ecc:	68fb      	ldr	r3, [r7, #12]
 8011ece:	637b      	str	r3, [r7, #52]	@ 0x34
 8011ed0:	232f      	movs	r3, #47	@ 0x2f
 8011ed2:	18fb      	adds	r3, r7, r3
 8011ed4:	2200      	movs	r2, #0
 8011ed6:	701a      	strb	r2, [r3, #0]
 8011ed8:	231c      	movs	r3, #28
 8011eda:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011edc:	2300      	movs	r3, #0
 8011ede:	633b      	str	r3, [r7, #48]	@ 0x30
 8011ee0:	e009      	b.n	8011ef6 <_tx_semaphore_create+0x36>
 8011ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ee4:	1c5a      	adds	r2, r3, #1
 8011ee6:	637a      	str	r2, [r7, #52]	@ 0x34
 8011ee8:	222f      	movs	r2, #47	@ 0x2f
 8011eea:	18ba      	adds	r2, r7, r2
 8011eec:	7812      	ldrb	r2, [r2, #0]
 8011eee:	701a      	strb	r2, [r3, #0]
 8011ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ef2:	3301      	adds	r3, #1
 8011ef4:	633b      	str	r3, [r7, #48]	@ 0x30
 8011ef6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011efa:	429a      	cmp	r2, r3
 8011efc:	d3f1      	bcc.n	8011ee2 <_tx_semaphore_create+0x22>

    /* Setup the basic semaphore fields.  */
    semaphore_ptr -> tx_semaphore_name =             name_ptr;
 8011efe:	68fb      	ldr	r3, [r7, #12]
 8011f00:	68ba      	ldr	r2, [r7, #8]
 8011f02:	605a      	str	r2, [r3, #4]
    semaphore_ptr -> tx_semaphore_count =            initial_count;
 8011f04:	68fb      	ldr	r3, [r7, #12]
 8011f06:	687a      	ldr	r2, [r7, #4]
 8011f08:	609a      	str	r2, [r3, #8]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011f0a:	f3ef 8310 	mrs	r3, PRIMASK
 8011f0e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011f10:	b672      	cpsid	i
    return(primask_value);
 8011f12:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts to place the semaphore on the created list.  */
    TX_DISABLE
 8011f14:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the semaphore ID to make it valid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_SEMAPHORE_ID;
 8011f16:	68fb      	ldr	r3, [r7, #12]
 8011f18:	4a18      	ldr	r2, [pc, #96]	@ (8011f7c <_tx_semaphore_create+0xbc>)
 8011f1a:	601a      	str	r2, [r3, #0]

    /* Place the semaphore on the list of created semaphores.  First,
       check for an empty list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 8011f1c:	4b18      	ldr	r3, [pc, #96]	@ (8011f80 <_tx_semaphore_create+0xc0>)
 8011f1e:	681b      	ldr	r3, [r3, #0]
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d109      	bne.n	8011f38 <_tx_semaphore_create+0x78>
    {

        /* The created semaphore list is empty.  Add semaphore to empty list.  */
        _tx_semaphore_created_ptr =                       semaphore_ptr;
 8011f24:	4b17      	ldr	r3, [pc, #92]	@ (8011f84 <_tx_semaphore_create+0xc4>)
 8011f26:	68fa      	ldr	r2, [r7, #12]
 8011f28:	601a      	str	r2, [r3, #0]
        semaphore_ptr -> tx_semaphore_created_next =      semaphore_ptr;
 8011f2a:	68fb      	ldr	r3, [r7, #12]
 8011f2c:	68fa      	ldr	r2, [r7, #12]
 8011f2e:	615a      	str	r2, [r3, #20]
        semaphore_ptr -> tx_semaphore_created_previous =  semaphore_ptr;
 8011f30:	68fb      	ldr	r3, [r7, #12]
 8011f32:	68fa      	ldr	r2, [r7, #12]
 8011f34:	619a      	str	r2, [r3, #24]
 8011f36:	e011      	b.n	8011f5c <_tx_semaphore_create+0x9c>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_semaphore =      _tx_semaphore_created_ptr;
 8011f38:	4b12      	ldr	r3, [pc, #72]	@ (8011f84 <_tx_semaphore_create+0xc4>)
 8011f3a:	681b      	ldr	r3, [r3, #0]
 8011f3c:	623b      	str	r3, [r7, #32]
        previous_semaphore =  next_semaphore -> tx_semaphore_created_previous;
 8011f3e:	6a3b      	ldr	r3, [r7, #32]
 8011f40:	699b      	ldr	r3, [r3, #24]
 8011f42:	61fb      	str	r3, [r7, #28]

        /* Place the new semaphore in the list.  */
        next_semaphore -> tx_semaphore_created_previous =  semaphore_ptr;
 8011f44:	6a3b      	ldr	r3, [r7, #32]
 8011f46:	68fa      	ldr	r2, [r7, #12]
 8011f48:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  semaphore_ptr;
 8011f4a:	69fb      	ldr	r3, [r7, #28]
 8011f4c:	68fa      	ldr	r2, [r7, #12]
 8011f4e:	615a      	str	r2, [r3, #20]

        /* Setup this semaphore's next and previous created links.  */
        semaphore_ptr -> tx_semaphore_created_previous =  previous_semaphore;
 8011f50:	68fb      	ldr	r3, [r7, #12]
 8011f52:	69fa      	ldr	r2, [r7, #28]
 8011f54:	619a      	str	r2, [r3, #24]
        semaphore_ptr -> tx_semaphore_created_next =      next_semaphore;
 8011f56:	68fb      	ldr	r3, [r7, #12]
 8011f58:	6a3a      	ldr	r2, [r7, #32]
 8011f5a:	615a      	str	r2, [r3, #20]
    }

    /* Increment the created count.  */
    _tx_semaphore_created_count++;
 8011f5c:	4b08      	ldr	r3, [pc, #32]	@ (8011f80 <_tx_semaphore_create+0xc0>)
 8011f5e:	681b      	ldr	r3, [r3, #0]
 8011f60:	1c5a      	adds	r2, r3, #1
 8011f62:	4b07      	ldr	r3, [pc, #28]	@ (8011f80 <_tx_semaphore_create+0xc0>)
 8011f64:	601a      	str	r2, [r3, #0]
 8011f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f68:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011f6a:	697b      	ldr	r3, [r7, #20]
 8011f6c:	f383 8810 	msr	PRIMASK, r3
}
 8011f70:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8011f72:	2300      	movs	r3, #0
}
 8011f74:	0018      	movs	r0, r3
 8011f76:	46bd      	mov	sp, r7
 8011f78:	b00e      	add	sp, #56	@ 0x38
 8011f7a:	bd80      	pop	{r7, pc}
 8011f7c:	53454d41 	.word	0x53454d41
 8011f80:	20011528 	.word	0x20011528
 8011f84:	20011524 	.word	0x20011524

08011f88 <_tx_semaphore_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_delete(TX_SEMAPHORE *semaphore_ptr)
{
 8011f88:	b580      	push	{r7, lr}
 8011f8a:	b08e      	sub	sp, #56	@ 0x38
 8011f8c:	af00      	add	r7, sp, #0
 8011f8e:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011f90:	f3ef 8310 	mrs	r3, PRIMASK
 8011f94:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011f96:	b672      	cpsid	i
    return(primask_value);
 8011f98:	69fb      	ldr	r3, [r7, #28]
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Disable interrupts to remove the semaphore from the created list.  */
    TX_DISABLE
 8011f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_DELETE_INSERT

    /* Clear the semaphore ID to make it invalid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_CLEAR_ID;
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	2200      	movs	r2, #0
 8011fa0:	601a      	str	r2, [r3, #0]

    /* Decrement the number of semaphores.  */
    _tx_semaphore_created_count--;
 8011fa2:	4b3c      	ldr	r3, [pc, #240]	@ (8012094 <_tx_semaphore_delete+0x10c>)
 8011fa4:	681b      	ldr	r3, [r3, #0]
 8011fa6:	1e5a      	subs	r2, r3, #1
 8011fa8:	4b3a      	ldr	r3, [pc, #232]	@ (8012094 <_tx_semaphore_delete+0x10c>)
 8011faa:	601a      	str	r2, [r3, #0]

    /* See if the semaphore is the only one on the list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 8011fac:	4b39      	ldr	r3, [pc, #228]	@ (8012094 <_tx_semaphore_delete+0x10c>)
 8011fae:	681b      	ldr	r3, [r3, #0]
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	d103      	bne.n	8011fbc <_tx_semaphore_delete+0x34>
    {

        /* Only created semaphore, just set the created list to NULL.  */
        _tx_semaphore_created_ptr =  TX_NULL;
 8011fb4:	4b38      	ldr	r3, [pc, #224]	@ (8012098 <_tx_semaphore_delete+0x110>)
 8011fb6:	2200      	movs	r2, #0
 8011fb8:	601a      	str	r2, [r3, #0]
 8011fba:	e013      	b.n	8011fe4 <_tx_semaphore_delete+0x5c>
    }
    else
    {

        /* Link-up the neighbors.  */
        next_semaphore =                                   semaphore_ptr -> tx_semaphore_created_next;
 8011fbc:	687b      	ldr	r3, [r7, #4]
 8011fbe:	695b      	ldr	r3, [r3, #20]
 8011fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
        previous_semaphore =                               semaphore_ptr -> tx_semaphore_created_previous;
 8011fc2:	687b      	ldr	r3, [r7, #4]
 8011fc4:	699b      	ldr	r3, [r3, #24]
 8011fc6:	627b      	str	r3, [r7, #36]	@ 0x24
        next_semaphore -> tx_semaphore_created_previous =  previous_semaphore;
 8011fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011fca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011fcc:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  next_semaphore;
 8011fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fd0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011fd2:	615a      	str	r2, [r3, #20]

        /* See if we have to update the created list head pointer.  */
        if (_tx_semaphore_created_ptr == semaphore_ptr)
 8011fd4:	4b30      	ldr	r3, [pc, #192]	@ (8012098 <_tx_semaphore_delete+0x110>)
 8011fd6:	681b      	ldr	r3, [r3, #0]
 8011fd8:	687a      	ldr	r2, [r7, #4]
 8011fda:	429a      	cmp	r2, r3
 8011fdc:	d102      	bne.n	8011fe4 <_tx_semaphore_delete+0x5c>
        {

            /* Yes, move the head pointer to the next link. */
            _tx_semaphore_created_ptr =  next_semaphore;
 8011fde:	4b2e      	ldr	r3, [pc, #184]	@ (8012098 <_tx_semaphore_delete+0x110>)
 8011fe0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011fe2:	601a      	str	r2, [r3, #0]
        }
    }

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8011fe4:	4b2d      	ldr	r3, [pc, #180]	@ (801209c <_tx_semaphore_delete+0x114>)
 8011fe6:	681b      	ldr	r3, [r3, #0]
 8011fe8:	1c5a      	adds	r2, r3, #1
 8011fea:	4b2c      	ldr	r3, [pc, #176]	@ (801209c <_tx_semaphore_delete+0x114>)
 8011fec:	601a      	str	r2, [r3, #0]

    /* Pickup the suspension information.  */
    thread_ptr =                                     semaphore_ptr -> tx_semaphore_suspension_list;
 8011fee:	687b      	ldr	r3, [r7, #4]
 8011ff0:	68db      	ldr	r3, [r3, #12]
 8011ff2:	637b      	str	r3, [r7, #52]	@ 0x34
    semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	2200      	movs	r2, #0
 8011ff8:	60da      	str	r2, [r3, #12]
    suspended_count =                                semaphore_ptr -> tx_semaphore_suspended_count;
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	691b      	ldr	r3, [r3, #16]
 8011ffe:	633b      	str	r3, [r7, #48]	@ 0x30
    semaphore_ptr -> tx_semaphore_suspended_count =  TX_NO_SUSPENSIONS;
 8012000:	687b      	ldr	r3, [r7, #4]
 8012002:	2200      	movs	r2, #0
 8012004:	611a      	str	r2, [r3, #16]
 8012006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012008:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801200a:	69bb      	ldr	r3, [r7, #24]
 801200c:	f383 8810 	msr	PRIMASK, r3
}
 8012010:	46c0      	nop			@ (mov r8, r8)
    /* Restore interrupts.  */
    TX_RESTORE

    /* Walk through the semaphore list to resume any and all threads suspended
       on this semaphore.  */
    while (suspended_count != TX_NO_SUSPENSIONS)
 8012012:	e023      	b.n	801205c <_tx_semaphore_delete+0xd4>
    {

        /* Decrement the suspension count.  */
        suspended_count--;
 8012014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012016:	3b01      	subs	r3, #1
 8012018:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801201a:	f3ef 8310 	mrs	r3, PRIMASK
 801201e:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012020:	b672      	cpsid	i
    return(primask_value);
 8012022:	693b      	ldr	r3, [r7, #16]

        /* Lockout interrupts.  */
        TX_DISABLE
 8012024:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Clear the cleanup pointer, this prevents the timeout from doing
           anything.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8012026:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012028:	2200      	movs	r2, #0
 801202a:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Set the return status in the thread to TX_DELETED.  */
        thread_ptr -> tx_thread_suspend_status =  TX_DELETED;
 801202c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801202e:	2284      	movs	r2, #132	@ 0x84
 8012030:	2101      	movs	r1, #1
 8012032:	5099      	str	r1, [r3, r2]

        /* Move the thread pointer ahead.  */
        next_thread =  thread_ptr -> tx_thread_suspended_next;
 8012034:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012036:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012038:	623b      	str	r3, [r7, #32]
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption again.  */
        _tx_thread_preempt_disable++;
 801203a:	4b18      	ldr	r3, [pc, #96]	@ (801209c <_tx_semaphore_delete+0x114>)
 801203c:	681b      	ldr	r3, [r3, #0]
 801203e:	1c5a      	adds	r2, r3, #1
 8012040:	4b16      	ldr	r3, [pc, #88]	@ (801209c <_tx_semaphore_delete+0x114>)
 8012042:	601a      	str	r2, [r3, #0]
 8012044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012046:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012048:	697b      	ldr	r3, [r7, #20]
 801204a:	f383 8810 	msr	PRIMASK, r3
}
 801204e:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 8012050:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012052:	0018      	movs	r0, r3
 8012054:	f000 fd7e 	bl	8012b54 <_tx_thread_system_resume>
#endif

        /* Move to next thread.  */
        thread_ptr =  next_thread;
 8012058:	6a3b      	ldr	r3, [r7, #32]
 801205a:	637b      	str	r3, [r7, #52]	@ 0x34
    while (suspended_count != TX_NO_SUSPENSIONS)
 801205c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801205e:	2b00      	cmp	r3, #0
 8012060:	d1d8      	bne.n	8012014 <_tx_semaphore_delete+0x8c>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012062:	f3ef 8310 	mrs	r3, PRIMASK
 8012066:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012068:	b672      	cpsid	i
    return(primask_value);
 801206a:	68bb      	ldr	r3, [r7, #8]

    /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h.  */
    TX_SEMAPHORE_DELETE_PORT_COMPLETION(semaphore_ptr)

    /* Disable interrupts.  */
    TX_DISABLE
 801206c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Release previous preempt disable.  */
    _tx_thread_preempt_disable--;
 801206e:	4b0b      	ldr	r3, [pc, #44]	@ (801209c <_tx_semaphore_delete+0x114>)
 8012070:	681b      	ldr	r3, [r3, #0]
 8012072:	1e5a      	subs	r2, r3, #1
 8012074:	4b09      	ldr	r3, [pc, #36]	@ (801209c <_tx_semaphore_delete+0x114>)
 8012076:	601a      	str	r2, [r3, #0]
 8012078:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801207a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801207c:	68fb      	ldr	r3, [r7, #12]
 801207e:	f383 8810 	msr	PRIMASK, r3
}
 8012082:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 8012084:	f000 fd2e 	bl	8012ae4 <_tx_thread_system_preempt_check>

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8012088:	2300      	movs	r3, #0
}
 801208a:	0018      	movs	r0, r3
 801208c:	46bd      	mov	sp, r7
 801208e:	b00e      	add	sp, #56	@ 0x38
 8012090:	bd80      	pop	{r7, pc}
 8012092:	46c0      	nop			@ (mov r8, r8)
 8012094:	20011528 	.word	0x20011528
 8012098:	20011524 	.word	0x20011524
 801209c:	200115f4 	.word	0x200115f4

080120a0 <_tx_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 80120a0:	b580      	push	{r7, lr}
 80120a2:	b08c      	sub	sp, #48	@ 0x30
 80120a4:	af00      	add	r7, sp, #0
 80120a6:	6078      	str	r0, [r7, #4]
 80120a8:	6039      	str	r1, [r7, #0]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 80120aa:	2300      	movs	r3, #0
 80120ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80120ae:	f3ef 8310 	mrs	r3, PRIMASK
 80120b2:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80120b4:	b672      	cpsid	i
    return(primask_value);
 80120b6:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts to get an instance from the semaphore.  */
    TX_DISABLE
 80120b8:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_GET_INSERT

    /* Determine if there is an instance of the semaphore.  */
    if (semaphore_ptr -> tx_semaphore_count != ((ULONG) 0))
 80120ba:	687b      	ldr	r3, [r7, #4]
 80120bc:	689b      	ldr	r3, [r3, #8]
 80120be:	2b00      	cmp	r3, #0
 80120c0:	d00a      	beq.n	80120d8 <_tx_semaphore_get+0x38>
    {

        /* Decrement the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count--;
 80120c2:	687b      	ldr	r3, [r7, #4]
 80120c4:	689b      	ldr	r3, [r3, #8]
 80120c6:	1e5a      	subs	r2, r3, #1
 80120c8:	687b      	ldr	r3, [r7, #4]
 80120ca:	609a      	str	r2, [r3, #8]
 80120cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120ce:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80120d0:	697b      	ldr	r3, [r7, #20]
 80120d2:	f383 8810 	msr	PRIMASK, r3
}
 80120d6:	e069      	b.n	80121ac <_tx_semaphore_get+0x10c>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 80120d8:	683b      	ldr	r3, [r7, #0]
 80120da:	2b00      	cmp	r3, #0
 80120dc:	d05e      	beq.n	801219c <_tx_semaphore_get+0xfc>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 80120de:	4b36      	ldr	r3, [pc, #216]	@ (80121b8 <_tx_semaphore_get+0x118>)
 80120e0:	681b      	ldr	r3, [r3, #0]
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	d008      	beq.n	80120f8 <_tx_semaphore_get+0x58>
 80120e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120e8:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80120ea:	693b      	ldr	r3, [r7, #16]
 80120ec:	f383 8810 	msr	PRIMASK, r3
}
 80120f0:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_NO_INSTANCE;
 80120f2:	230d      	movs	r3, #13
 80120f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80120f6:	e059      	b.n	80121ac <_tx_semaphore_get+0x10c>
            /* Increment the number of suspensions on this semaphore.  */
            semaphore_ptr -> tx_semaphore_performance_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 80120f8:	4b30      	ldr	r3, [pc, #192]	@ (80121bc <_tx_semaphore_get+0x11c>)
 80120fa:	681b      	ldr	r3, [r3, #0]
 80120fc:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_semaphore_cleanup);
 80120fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012100:	4a2f      	ldr	r2, [pc, #188]	@ (80121c0 <_tx_semaphore_get+0x120>)
 8012102:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this semaphore control
               block.  */
            thread_ptr -> tx_thread_suspend_control_block =  (VOID *) semaphore_ptr;
 8012104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012106:	687a      	ldr	r2, [r7, #4]
 8012108:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 801210a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801210c:	22ac      	movs	r2, #172	@ 0xac
 801210e:	589b      	ldr	r3, [r3, r2]
 8012110:	1c5a      	adds	r2, r3, #1
 8012112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012114:	21ac      	movs	r1, #172	@ 0xac
 8012116:	505a      	str	r2, [r3, r1]
#endif

            /* Setup suspension list.  */
            if (semaphore_ptr -> tx_semaphore_suspended_count == TX_NO_SUSPENSIONS)
 8012118:	687b      	ldr	r3, [r7, #4]
 801211a:	691b      	ldr	r3, [r3, #16]
 801211c:	2b00      	cmp	r3, #0
 801211e:	d109      	bne.n	8012134 <_tx_semaphore_get+0x94>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                semaphore_ptr -> tx_semaphore_suspension_list =         thread_ptr;
 8012120:	687b      	ldr	r3, [r7, #4]
 8012122:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012124:	60da      	str	r2, [r3, #12]
                thread_ptr -> tx_thread_suspended_next =                thread_ptr;
 8012126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012128:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801212a:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =            thread_ptr;
 801212c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801212e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012130:	675a      	str	r2, [r3, #116]	@ 0x74
 8012132:	e011      	b.n	8012158 <_tx_semaphore_get+0xb8>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   semaphore_ptr -> tx_semaphore_suspension_list;
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	68db      	ldr	r3, [r3, #12]
 8012138:	623b      	str	r3, [r7, #32]
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 801213a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801213c:	6a3a      	ldr	r2, [r7, #32]
 801213e:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8012140:	6a3b      	ldr	r3, [r7, #32]
 8012142:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012144:	61fb      	str	r3, [r7, #28]
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8012146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012148:	69fa      	ldr	r2, [r7, #28]
 801214a:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 801214c:	69fb      	ldr	r3, [r7, #28]
 801214e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012150:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8012152:	6a3b      	ldr	r3, [r7, #32]
 8012154:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012156:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the number of suspensions.  */
            semaphore_ptr -> tx_semaphore_suspended_count++;
 8012158:	687b      	ldr	r3, [r7, #4]
 801215a:	691b      	ldr	r3, [r3, #16]
 801215c:	1c5a      	adds	r2, r3, #1
 801215e:	687b      	ldr	r3, [r7, #4]
 8012160:	611a      	str	r2, [r3, #16]

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SEMAPHORE_SUSP;
 8012162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012164:	2206      	movs	r2, #6
 8012166:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8012168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801216a:	2201      	movs	r2, #1
 801216c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 801216e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012170:	683a      	ldr	r2, [r7, #0]
 8012172:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8012174:	4b10      	ldr	r3, [pc, #64]	@ (80121b8 <_tx_semaphore_get+0x118>)
 8012176:	681b      	ldr	r3, [r3, #0]
 8012178:	1c5a      	adds	r2, r3, #1
 801217a:	4b0f      	ldr	r3, [pc, #60]	@ (80121b8 <_tx_semaphore_get+0x118>)
 801217c:	601a      	str	r2, [r3, #0]
 801217e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012180:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012182:	68fb      	ldr	r3, [r7, #12]
 8012184:	f383 8810 	msr	PRIMASK, r3
}
 8012188:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 801218a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801218c:	0018      	movs	r0, r3
 801218e:	f000 fde1 	bl	8012d54 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8012192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012194:	2284      	movs	r2, #132	@ 0x84
 8012196:	589b      	ldr	r3, [r3, r2]
 8012198:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801219a:	e007      	b.n	80121ac <_tx_semaphore_get+0x10c>
 801219c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801219e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80121a0:	68bb      	ldr	r3, [r7, #8]
 80121a2:	f383 8810 	msr	PRIMASK, r3
}
 80121a6:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_NO_INSTANCE;
 80121a8:	230d      	movs	r3, #13
 80121aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* Return completion status.  */
    return(status);
 80121ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80121ae:	0018      	movs	r0, r3
 80121b0:	46bd      	mov	sp, r7
 80121b2:	b00c      	add	sp, #48	@ 0x30
 80121b4:	bd80      	pop	{r7, pc}
 80121b6:	46c0      	nop			@ (mov r8, r8)
 80121b8:	200115f4 	.word	0x200115f4
 80121bc:	2001155c 	.word	0x2001155c
 80121c0:	08011dd1 	.word	0x08011dd1

080121c4 <_tx_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 80121c4:	b580      	push	{r7, lr}
 80121c6:	b08a      	sub	sp, #40	@ 0x28
 80121c8:	af00      	add	r7, sp, #0
 80121ca:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80121cc:	f3ef 8310 	mrs	r3, PRIMASK
 80121d0:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80121d2:	b672      	cpsid	i
    return(primask_value);
 80121d4:	693b      	ldr	r3, [r7, #16]
TX_THREAD       *next_thread;
TX_THREAD       *previous_thread;


    /* Disable interrupts to put an instance back to the semaphore.  */
    TX_DISABLE
 80121d6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_PUT_INSERT

    /* Pickup the number of suspended threads.  */
    suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	691b      	ldr	r3, [r3, #16]
 80121dc:	623b      	str	r3, [r7, #32]

    /* Determine if there are any threads suspended on the semaphore.  */
    if (suspended_count == TX_NO_SUSPENSIONS)
 80121de:	6a3b      	ldr	r3, [r7, #32]
 80121e0:	2b00      	cmp	r3, #0
 80121e2:	d10a      	bne.n	80121fa <_tx_semaphore_put+0x36>
    {

        /* Increment the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count++;
 80121e4:	687b      	ldr	r3, [r7, #4]
 80121e6:	689b      	ldr	r3, [r3, #8]
 80121e8:	1c5a      	adds	r2, r3, #1
 80121ea:	687b      	ldr	r3, [r7, #4]
 80121ec:	609a      	str	r2, [r3, #8]
 80121ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121f0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80121f2:	68fb      	ldr	r3, [r7, #12]
 80121f4:	f383 8810 	msr	PRIMASK, r3
}
 80121f8:	e034      	b.n	8012264 <_tx_semaphore_put+0xa0>
    {

        /* A thread is suspended on this semaphore.  */

        /* Pickup the pointer to the first suspended thread.  */
        thread_ptr =  semaphore_ptr -> tx_semaphore_suspension_list;
 80121fa:	687b      	ldr	r3, [r7, #4]
 80121fc:	68db      	ldr	r3, [r3, #12]
 80121fe:	61fb      	str	r3, [r7, #28]

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        suspended_count--;
 8012200:	6a3b      	ldr	r3, [r7, #32]
 8012202:	3b01      	subs	r3, #1
 8012204:	623b      	str	r3, [r7, #32]
        if (suspended_count == TX_NO_SUSPENSIONS)
 8012206:	6a3b      	ldr	r3, [r7, #32]
 8012208:	2b00      	cmp	r3, #0
 801220a:	d103      	bne.n	8012214 <_tx_semaphore_put+0x50>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	2200      	movs	r2, #0
 8012210:	60da      	str	r2, [r3, #12]
 8012212:	e00e      	b.n	8012232 <_tx_semaphore_put+0x6e>
        {

            /* At least one more thread is on the same expiration list.  */

            /* Update the list head pointer.  */
            next_thread =                                     thread_ptr -> tx_thread_suspended_next;
 8012214:	69fb      	ldr	r3, [r7, #28]
 8012216:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012218:	61bb      	str	r3, [r7, #24]
            semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 801221a:	687b      	ldr	r3, [r7, #4]
 801221c:	69ba      	ldr	r2, [r7, #24]
 801221e:	60da      	str	r2, [r3, #12]

            /* Update the links of the adjacent threads.  */
            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8012220:	69fb      	ldr	r3, [r7, #28]
 8012222:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012224:	617b      	str	r3, [r7, #20]
            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8012226:	69bb      	ldr	r3, [r7, #24]
 8012228:	697a      	ldr	r2, [r7, #20]
 801222a:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =   next_thread;
 801222c:	697b      	ldr	r3, [r7, #20]
 801222e:	69ba      	ldr	r2, [r7, #24]
 8012230:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Decrement the suspension count.  */
        semaphore_ptr -> tx_semaphore_suspended_count =  suspended_count;
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	6a3a      	ldr	r2, [r7, #32]
 8012236:	611a      	str	r2, [r3, #16]

        /* Prepare for resumption of the first thread.  */

        /* Clear cleanup routine to avoid timeout.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8012238:	69fb      	ldr	r3, [r7, #28]
 801223a:	2200      	movs	r2, #0
 801223c:	669a      	str	r2, [r3, #104]	@ 0x68
        /* Pickup the application notify function.  */
        semaphore_put_notify =  semaphore_ptr -> tx_semaphore_put_notify;
#endif

        /* Put return status into the thread control block.  */
        thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 801223e:	69fb      	ldr	r3, [r7, #28]
 8012240:	2284      	movs	r2, #132	@ 0x84
 8012242:	2100      	movs	r1, #0
 8012244:	5099      	str	r1, [r3, r2]
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 8012246:	4b0a      	ldr	r3, [pc, #40]	@ (8012270 <_tx_semaphore_put+0xac>)
 8012248:	681b      	ldr	r3, [r3, #0]
 801224a:	1c5a      	adds	r2, r3, #1
 801224c:	4b08      	ldr	r3, [pc, #32]	@ (8012270 <_tx_semaphore_put+0xac>)
 801224e:	601a      	str	r2, [r3, #0]
 8012250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012252:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012254:	68bb      	ldr	r3, [r7, #8]
 8012256:	f383 8810 	msr	PRIMASK, r3
}
 801225a:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume thread.  */
        _tx_thread_system_resume(thread_ptr);
 801225c:	69fb      	ldr	r3, [r7, #28]
 801225e:	0018      	movs	r0, r3
 8012260:	f000 fc78 	bl	8012b54 <_tx_thread_system_resume>
        }
#endif
    }

    /* Return successful completion.  */
    return(TX_SUCCESS);
 8012264:	2300      	movs	r3, #0
}
 8012266:	0018      	movs	r0, r3
 8012268:	46bd      	mov	sp, r7
 801226a:	b00a      	add	sp, #40	@ 0x28
 801226c:	bd80      	pop	{r7, pc}
 801226e:	46c0      	nop			@ (mov r8, r8)
 8012270:	200115f4 	.word	0x200115f4

08012274 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 8012274:	b580      	push	{r7, lr}
 8012276:	b098      	sub	sp, #96	@ 0x60
 8012278:	af00      	add	r7, sp, #0
 801227a:	60f8      	str	r0, [r7, #12]
 801227c:	60b9      	str	r1, [r7, #8]
 801227e:	607a      	str	r2, [r7, #4]
 8012280:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 8012282:	2300      	movs	r3, #0
 8012284:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 8012286:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012288:	657b      	str	r3, [r7, #84]	@ 0x54
 801228a:	2347      	movs	r3, #71	@ 0x47
 801228c:	18fb      	adds	r3, r7, r3
 801228e:	22ef      	movs	r2, #239	@ 0xef
 8012290:	701a      	strb	r2, [r3, #0]
 8012292:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012294:	643b      	str	r3, [r7, #64]	@ 0x40
 8012296:	2300      	movs	r3, #0
 8012298:	653b      	str	r3, [r7, #80]	@ 0x50
 801229a:	e009      	b.n	80122b0 <_tx_thread_create+0x3c>
 801229c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801229e:	1c5a      	adds	r2, r3, #1
 80122a0:	657a      	str	r2, [r7, #84]	@ 0x54
 80122a2:	2247      	movs	r2, #71	@ 0x47
 80122a4:	18ba      	adds	r2, r7, r2
 80122a6:	7812      	ldrb	r2, [r2, #0]
 80122a8:	701a      	strb	r2, [r3, #0]
 80122aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80122ac:	3301      	adds	r3, #1
 80122ae:	653b      	str	r3, [r7, #80]	@ 0x50
 80122b0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80122b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80122b4:	429a      	cmp	r2, r3
 80122b6:	d3f1      	bcc.n	801229c <_tx_thread_create+0x28>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 80122b8:	68fb      	ldr	r3, [r7, #12]
 80122ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80122bc:	233f      	movs	r3, #63	@ 0x3f
 80122be:	18fb      	adds	r3, r7, r3
 80122c0:	2200      	movs	r2, #0
 80122c2:	701a      	strb	r2, [r3, #0]
 80122c4:	23b0      	movs	r3, #176	@ 0xb0
 80122c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80122c8:	2300      	movs	r3, #0
 80122ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80122cc:	e009      	b.n	80122e2 <_tx_thread_create+0x6e>
 80122ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80122d0:	1c5a      	adds	r2, r3, #1
 80122d2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80122d4:	223f      	movs	r2, #63	@ 0x3f
 80122d6:	18ba      	adds	r2, r7, r2
 80122d8:	7812      	ldrb	r2, [r2, #0]
 80122da:	701a      	strb	r2, [r3, #0]
 80122dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80122de:	3301      	adds	r3, #1
 80122e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80122e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80122e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80122e6:	429a      	cmp	r2, r3
 80122e8:	d3f1      	bcc.n	80122ce <_tx_thread_create+0x5a>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 80122ea:	68fb      	ldr	r3, [r7, #12]
 80122ec:	68ba      	ldr	r2, [r7, #8]
 80122ee:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 80122f0:	68fb      	ldr	r3, [r7, #12]
 80122f2:	687a      	ldr	r2, [r7, #4]
 80122f4:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 80122f6:	68fb      	ldr	r3, [r7, #12]
 80122f8:	683a      	ldr	r2, [r7, #0]
 80122fa:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 80122fc:	68fb      	ldr	r3, [r7, #12]
 80122fe:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012300:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 8012302:	68fb      	ldr	r3, [r7, #12]
 8012304:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8012306:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 8012308:	68fb      	ldr	r3, [r7, #12]
 801230a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 801230c:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 801230e:	68fb      	ldr	r3, [r7, #12]
 8012310:	2194      	movs	r1, #148	@ 0x94
 8012312:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8012314:	505a      	str	r2, [r3, r1]
    thread_ptr -> tx_thread_time_slice =        time_slice;
 8012316:	68fb      	ldr	r3, [r7, #12]
 8012318:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801231a:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 801231c:	68fb      	ldr	r3, [r7, #12]
 801231e:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8012320:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 8012322:	68fb      	ldr	r3, [r7, #12]
 8012324:	229c      	movs	r2, #156	@ 0x9c
 8012326:	2120      	movs	r1, #32
 8012328:	5099      	str	r1, [r3, r2]

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 801232a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801232c:	637b      	str	r3, [r7, #52]	@ 0x34
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 801232e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012330:	3b01      	subs	r3, #1
 8012332:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012334:	18d3      	adds	r3, r2, r3
 8012336:	637b      	str	r3, [r7, #52]	@ 0x34
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 8012338:	68fb      	ldr	r3, [r7, #12]
 801233a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801233c:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 801233e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8012340:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012342:	429a      	cmp	r2, r3
 8012344:	d007      	beq.n	8012356 <_tx_thread_create+0xe2>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 8012346:	68fb      	ldr	r3, [r7, #12]
 8012348:	2200      	movs	r2, #0
 801234a:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 801234c:	68fb      	ldr	r3, [r7, #12]
 801234e:	2298      	movs	r2, #152	@ 0x98
 8012350:	2100      	movs	r1, #0
 8012352:	5099      	str	r1, [r3, r2]
 8012354:	e006      	b.n	8012364 <_tx_thread_create+0xf0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 8012356:	68fb      	ldr	r3, [r7, #12]
 8012358:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 801235a:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 801235c:	68fb      	ldr	r3, [r7, #12]
 801235e:	2198      	movs	r1, #152	@ 0x98
 8012360:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8012362:	505a      	str	r2, [r3, r1]
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8012364:	68fb      	ldr	r3, [r7, #12]
 8012366:	2203      	movs	r2, #3
 8012368:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 801236a:	68fb      	ldr	r3, [r7, #12]
 801236c:	4a48      	ldr	r2, [pc, #288]	@ (8012490 <_tx_thread_create+0x21c>)
 801236e:	655a      	str	r2, [r3, #84]	@ 0x54
 8012370:	68fa      	ldr	r2, [r7, #12]
 8012372:	68fb      	ldr	r3, [r7, #12]
 8012374:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8012376:	4a47      	ldr	r2, [pc, #284]	@ (8012494 <_tx_thread_create+0x220>)
 8012378:	68fb      	ldr	r3, [r7, #12]
 801237a:	0011      	movs	r1, r2
 801237c:	0018      	movs	r0, r3
 801237e:	f7ed ff6f 	bl	8000260 <_tx_thread_stack_build>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012382:	f3ef 8310 	mrs	r3, PRIMASK
 8012386:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012388:	b672      	cpsid	i
    return(primask_value);
 801238a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 801238c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 801238e:	68fb      	ldr	r3, [r7, #12]
 8012390:	4a41      	ldr	r2, [pc, #260]	@ (8012498 <_tx_thread_create+0x224>)
 8012392:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 8012394:	4b41      	ldr	r3, [pc, #260]	@ (801249c <_tx_thread_create+0x228>)
 8012396:	681b      	ldr	r3, [r3, #0]
 8012398:	2b00      	cmp	r3, #0
 801239a:	d10b      	bne.n	80123b4 <_tx_thread_create+0x140>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 801239c:	4b40      	ldr	r3, [pc, #256]	@ (80124a0 <_tx_thread_create+0x22c>)
 801239e:	68fa      	ldr	r2, [r7, #12]
 80123a0:	601a      	str	r2, [r3, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 80123a2:	68fb      	ldr	r3, [r7, #12]
 80123a4:	2188      	movs	r1, #136	@ 0x88
 80123a6:	68fa      	ldr	r2, [r7, #12]
 80123a8:	505a      	str	r2, [r3, r1]
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 80123aa:	68fb      	ldr	r3, [r7, #12]
 80123ac:	218c      	movs	r1, #140	@ 0x8c
 80123ae:	68fa      	ldr	r2, [r7, #12]
 80123b0:	505a      	str	r2, [r3, r1]
 80123b2:	e016      	b.n	80123e2 <_tx_thread_create+0x16e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 80123b4:	4b3a      	ldr	r3, [pc, #232]	@ (80124a0 <_tx_thread_create+0x22c>)
 80123b6:	681b      	ldr	r3, [r3, #0]
 80123b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        previous_thread =  next_thread -> tx_thread_created_previous;
 80123ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123bc:	228c      	movs	r2, #140	@ 0x8c
 80123be:	589b      	ldr	r3, [r3, r2]
 80123c0:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 80123c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123c4:	218c      	movs	r1, #140	@ 0x8c
 80123c6:	68fa      	ldr	r2, [r7, #12]
 80123c8:	505a      	str	r2, [r3, r1]
        previous_thread -> tx_thread_created_next =  thread_ptr;
 80123ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123cc:	2188      	movs	r1, #136	@ 0x88
 80123ce:	68fa      	ldr	r2, [r7, #12]
 80123d0:	505a      	str	r2, [r3, r1]

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 80123d2:	68fb      	ldr	r3, [r7, #12]
 80123d4:	218c      	movs	r1, #140	@ 0x8c
 80123d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80123d8:	505a      	str	r2, [r3, r1]
        thread_ptr -> tx_thread_created_next =      next_thread;
 80123da:	68fb      	ldr	r3, [r7, #12]
 80123dc:	2188      	movs	r1, #136	@ 0x88
 80123de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80123e0:	505a      	str	r2, [r3, r1]
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 80123e2:	4b2e      	ldr	r3, [pc, #184]	@ (801249c <_tx_thread_create+0x228>)
 80123e4:	681b      	ldr	r3, [r3, #0]
 80123e6:	1c5a      	adds	r2, r3, #1
 80123e8:	4b2c      	ldr	r3, [pc, #176]	@ (801249c <_tx_thread_create+0x228>)
 80123ea:	601a      	str	r2, [r3, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 80123ec:	4b2d      	ldr	r3, [pc, #180]	@ (80124a4 <_tx_thread_create+0x230>)
 80123ee:	681b      	ldr	r3, [r3, #0]
 80123f0:	1c5a      	adds	r2, r3, #1
 80123f2:	4b2c      	ldr	r3, [pc, #176]	@ (80124a4 <_tx_thread_create+0x230>)
 80123f4:	601a      	str	r2, [r3, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 80123f6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80123f8:	2b01      	cmp	r3, #1
 80123fa:	d12a      	bne.n	8012452 <_tx_thread_create+0x1de>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80123fc:	f3ef 8305 	mrs	r3, IPSR
 8012400:	623b      	str	r3, [r7, #32]
    return(ipsr_value);
 8012402:	6a3a      	ldr	r2, [r7, #32]
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8012404:	4b28      	ldr	r3, [pc, #160]	@ (80124a8 <_tx_thread_create+0x234>)
 8012406:	681b      	ldr	r3, [r3, #0]
 8012408:	4313      	orrs	r3, r2
 801240a:	4a28      	ldr	r2, [pc, #160]	@ (80124ac <_tx_thread_create+0x238>)
 801240c:	4293      	cmp	r3, r2
 801240e:	d90d      	bls.n	801242c <_tx_thread_create+0x1b8>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8012410:	4b27      	ldr	r3, [pc, #156]	@ (80124b0 <_tx_thread_create+0x23c>)
 8012412:	681b      	ldr	r3, [r3, #0]
 8012414:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 8012416:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012418:	2b00      	cmp	r3, #0
 801241a:	d009      	beq.n	8012430 <_tx_thread_create+0x1bc>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 801241c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801241e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012420:	65bb      	str	r3, [r7, #88]	@ 0x58

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8012422:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012424:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012426:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012428:	63da      	str	r2, [r3, #60]	@ 0x3c
 801242a:	e001      	b.n	8012430 <_tx_thread_create+0x1bc>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 801242c:	2300      	movs	r3, #0
 801242e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012432:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012434:	69fb      	ldr	r3, [r7, #28]
 8012436:	f383 8810 	msr	PRIMASK, r3
}
 801243a:	46c0      	nop			@ (mov r8, r8)

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 801243c:	68fb      	ldr	r3, [r7, #12]
 801243e:	0018      	movs	r0, r3
 8012440:	f000 fb88 	bl	8012b54 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8012444:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012446:	2b00      	cmp	r3, #0
 8012448:	d01c      	beq.n	8012484 <_tx_thread_create+0x210>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 801244a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801244c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801244e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8012450:	e018      	b.n	8012484 <_tx_thread_create+0x210>
 8012452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012454:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012456:	693b      	ldr	r3, [r7, #16]
 8012458:	f383 8810 	msr	PRIMASK, r3
}
 801245c:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801245e:	f3ef 8310 	mrs	r3, PRIMASK
 8012462:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012464:	b672      	cpsid	i
    return(primask_value);
 8012466:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 8012468:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 801246a:	4b0e      	ldr	r3, [pc, #56]	@ (80124a4 <_tx_thread_create+0x230>)
 801246c:	681b      	ldr	r3, [r3, #0]
 801246e:	1e5a      	subs	r2, r3, #1
 8012470:	4b0c      	ldr	r3, [pc, #48]	@ (80124a4 <_tx_thread_create+0x230>)
 8012472:	601a      	str	r2, [r3, #0]
 8012474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012476:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012478:	69bb      	ldr	r3, [r7, #24]
 801247a:	f383 8810 	msr	PRIMASK, r3
}
 801247e:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8012480:	f000 fb30 	bl	8012ae4 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 8012484:	2300      	movs	r3, #0
}
 8012486:	0018      	movs	r0, r3
 8012488:	46bd      	mov	sp, r7
 801248a:	b018      	add	sp, #96	@ 0x60
 801248c:	bd80      	pop	{r7, pc}
 801248e:	46c0      	nop			@ (mov r8, r8)
 8012490:	08013259 	.word	0x08013259
 8012494:	08012891 	.word	0x08012891
 8012498:	54485244 	.word	0x54485244
 801249c:	20011568 	.word	0x20011568
 80124a0:	20011564 	.word	0x20011564
 80124a4:	200115f4 	.word	0x200115f4
 80124a8:	20000010 	.word	0x20000010
 80124ac:	f0f0f0ef 	.word	0xf0f0f0ef
 80124b0:	20011560 	.word	0x20011560

080124b4 <_tx_thread_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_delete(TX_THREAD *thread_ptr)
{
 80124b4:	b580      	push	{r7, lr}
 80124b6:	b08a      	sub	sp, #40	@ 0x28
 80124b8:	af00      	add	r7, sp, #0
 80124ba:	6078      	str	r0, [r7, #4]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80124bc:	2300      	movs	r3, #0
 80124be:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80124c0:	f3ef 8310 	mrs	r3, PRIMASK
 80124c4:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80124c6:	b672      	cpsid	i
    return(primask_value);
 80124c8:	697b      	ldr	r3, [r7, #20]

    /* Lockout interrupts while the thread is being deleted.  */
    TX_DISABLE
 80124ca:	623b      	str	r3, [r7, #32]

    /* Check for proper status of this thread to delete.  */
    if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80124d0:	2b01      	cmp	r3, #1
 80124d2:	d00b      	beq.n	80124ec <_tx_thread_delete+0x38>
    {

        /* Now check for terminated state.  */
        if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 80124d4:	687b      	ldr	r3, [r7, #4]
 80124d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80124d8:	2b02      	cmp	r3, #2
 80124da:	d007      	beq.n	80124ec <_tx_thread_delete+0x38>
 80124dc:	6a3b      	ldr	r3, [r7, #32]
 80124de:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80124e0:	693b      	ldr	r3, [r7, #16]
 80124e2:	f383 8810 	msr	PRIMASK, r3
}
 80124e6:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Thread not completed or terminated - return an error!  */
            status =  TX_DELETE_ERROR;
 80124e8:	2311      	movs	r3, #17
 80124ea:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }

    /* Determine if the delete operation is okay.  */
    if (status == TX_SUCCESS)
 80124ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124ee:	2b00      	cmp	r3, #0
 80124f0:	d12d      	bne.n	801254e <_tx_thread_delete+0x9a>

        /* Unregister thread in the thread array structure.  */
        TX_EL_THREAD_UNREGISTER(thread_ptr)

        /* Clear the thread ID to make it invalid.  */
        thread_ptr -> tx_thread_id =  TX_CLEAR_ID;
 80124f2:	687b      	ldr	r3, [r7, #4]
 80124f4:	2200      	movs	r2, #0
 80124f6:	601a      	str	r2, [r3, #0]

        /* Decrement the number of created threads.  */
        _tx_thread_created_count--;
 80124f8:	4b17      	ldr	r3, [pc, #92]	@ (8012558 <_tx_thread_delete+0xa4>)
 80124fa:	681b      	ldr	r3, [r3, #0]
 80124fc:	1e5a      	subs	r2, r3, #1
 80124fe:	4b16      	ldr	r3, [pc, #88]	@ (8012558 <_tx_thread_delete+0xa4>)
 8012500:	601a      	str	r2, [r3, #0]

        /* See if the thread is the only one on the list.  */
        if (_tx_thread_created_count == TX_EMPTY)
 8012502:	4b15      	ldr	r3, [pc, #84]	@ (8012558 <_tx_thread_delete+0xa4>)
 8012504:	681b      	ldr	r3, [r3, #0]
 8012506:	2b00      	cmp	r3, #0
 8012508:	d103      	bne.n	8012512 <_tx_thread_delete+0x5e>
        {

            /* Only created thread, just set the created list to NULL.  */
            _tx_thread_created_ptr =  TX_NULL;
 801250a:	4b14      	ldr	r3, [pc, #80]	@ (801255c <_tx_thread_delete+0xa8>)
 801250c:	2200      	movs	r2, #0
 801250e:	601a      	str	r2, [r3, #0]
 8012510:	e017      	b.n	8012542 <_tx_thread_delete+0x8e>
        }
        else
        {

            /* Otherwise, not the only created thread, link-up the neighbors.  */
            next_thread =                                thread_ptr -> tx_thread_created_next;
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	2288      	movs	r2, #136	@ 0x88
 8012516:	589b      	ldr	r3, [r3, r2]
 8012518:	61fb      	str	r3, [r7, #28]
            previous_thread =                            thread_ptr -> tx_thread_created_previous;
 801251a:	687b      	ldr	r3, [r7, #4]
 801251c:	228c      	movs	r2, #140	@ 0x8c
 801251e:	589b      	ldr	r3, [r3, r2]
 8012520:	61bb      	str	r3, [r7, #24]
            next_thread -> tx_thread_created_previous =  previous_thread;
 8012522:	69fb      	ldr	r3, [r7, #28]
 8012524:	218c      	movs	r1, #140	@ 0x8c
 8012526:	69ba      	ldr	r2, [r7, #24]
 8012528:	505a      	str	r2, [r3, r1]
            previous_thread -> tx_thread_created_next =  next_thread;
 801252a:	69bb      	ldr	r3, [r7, #24]
 801252c:	2188      	movs	r1, #136	@ 0x88
 801252e:	69fa      	ldr	r2, [r7, #28]
 8012530:	505a      	str	r2, [r3, r1]

            /* See if we have to update the created list head pointer.  */
            if (_tx_thread_created_ptr == thread_ptr)
 8012532:	4b0a      	ldr	r3, [pc, #40]	@ (801255c <_tx_thread_delete+0xa8>)
 8012534:	681b      	ldr	r3, [r3, #0]
 8012536:	687a      	ldr	r2, [r7, #4]
 8012538:	429a      	cmp	r2, r3
 801253a:	d102      	bne.n	8012542 <_tx_thread_delete+0x8e>
            {

                /* Yes, move the head pointer to the next link. */
                _tx_thread_created_ptr =  next_thread;
 801253c:	4b07      	ldr	r3, [pc, #28]	@ (801255c <_tx_thread_delete+0xa8>)
 801253e:	69fa      	ldr	r2, [r7, #28]
 8012540:	601a      	str	r2, [r3, #0]
 8012542:	6a3b      	ldr	r3, [r7, #32]
 8012544:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012546:	68fb      	ldr	r3, [r7, #12]
 8012548:	f383 8810 	msr	PRIMASK, r3
}
 801254c:	46c0      	nop			@ (mov r8, r8)
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Return completion status.  */
    return(status);
 801254e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8012550:	0018      	movs	r0, r3
 8012552:	46bd      	mov	sp, r7
 8012554:	b00a      	add	sp, #40	@ 0x28
 8012556:	bd80      	pop	{r7, pc}
 8012558:	20011568 	.word	0x20011568
 801255c:	20011564 	.word	0x20011564

08012560 <_tx_thread_identify>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
TX_THREAD  *_tx_thread_identify(VOID)
{
 8012560:	b580      	push	{r7, lr}
 8012562:	b084      	sub	sp, #16
 8012564:	af00      	add	r7, sp, #0
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012566:	f3ef 8310 	mrs	r3, PRIMASK
 801256a:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801256c:	b672      	cpsid	i
    return(primask_value);
 801256e:	683b      	ldr	r3, [r7, #0]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 8012570:	60fb      	str	r3, [r7, #12]

   /* Log this kernel call.  */
    TX_EL_THREAD_IDENTIFY_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8012572:	4b07      	ldr	r3, [pc, #28]	@ (8012590 <_tx_thread_identify+0x30>)
 8012574:	681b      	ldr	r3, [r3, #0]
 8012576:	60bb      	str	r3, [r7, #8]
 8012578:	68fb      	ldr	r3, [r7, #12]
 801257a:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801257c:	687b      	ldr	r3, [r7, #4]
 801257e:	f383 8810 	msr	PRIMASK, r3
}
 8012582:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the current thread pointer.  */
    return(thread_ptr);
 8012584:	68bb      	ldr	r3, [r7, #8]
}
 8012586:	0018      	movs	r0, r3
 8012588:	46bd      	mov	sp, r7
 801258a:	b004      	add	sp, #16
 801258c:	bd80      	pop	{r7, pc}
 801258e:	46c0      	nop			@ (mov r8, r8)
 8012590:	2001155c 	.word	0x2001155c

08012594 <_tx_thread_info_get>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count,
                UINT *priority, UINT *preemption_threshold, ULONG *time_slice,
                TX_THREAD **next_thread, TX_THREAD **next_suspended_thread)
{
 8012594:	b580      	push	{r7, lr}
 8012596:	b088      	sub	sp, #32
 8012598:	af00      	add	r7, sp, #0
 801259a:	60f8      	str	r0, [r7, #12]
 801259c:	60b9      	str	r1, [r7, #8]
 801259e:	607a      	str	r2, [r7, #4]
 80125a0:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80125a2:	f3ef 8310 	mrs	r3, PRIMASK
 80125a6:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80125a8:	b672      	cpsid	i
    return(primask_value);
 80125aa:	69bb      	ldr	r3, [r7, #24]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts.  */
    TX_DISABLE
 80125ac:	61fb      	str	r3, [r7, #28]

    /* Retrieve all the pertinent information and return it in the supplied
       destinations.  */

    /* Retrieve the name of the thread.  */
    if (name != TX_NULL)
 80125ae:	68bb      	ldr	r3, [r7, #8]
 80125b0:	2b00      	cmp	r3, #0
 80125b2:	d003      	beq.n	80125bc <_tx_thread_info_get+0x28>
    {

        *name =  thread_ptr -> tx_thread_name;
 80125b4:	68fb      	ldr	r3, [r7, #12]
 80125b6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80125b8:	68bb      	ldr	r3, [r7, #8]
 80125ba:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's current state.  */
    if (state != TX_NULL)
 80125bc:	687b      	ldr	r3, [r7, #4]
 80125be:	2b00      	cmp	r3, #0
 80125c0:	d003      	beq.n	80125ca <_tx_thread_info_get+0x36>
    {

        *state =  thread_ptr -> tx_thread_state;
 80125c2:	68fb      	ldr	r3, [r7, #12]
 80125c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the number of times the thread has been scheduled.  */
    if (run_count != TX_NULL)
 80125ca:	683b      	ldr	r3, [r7, #0]
 80125cc:	2b00      	cmp	r3, #0
 80125ce:	d003      	beq.n	80125d8 <_tx_thread_info_get+0x44>
    {

        *run_count =  thread_ptr -> tx_thread_run_count;
 80125d0:	68fb      	ldr	r3, [r7, #12]
 80125d2:	685a      	ldr	r2, [r3, #4]
 80125d4:	683b      	ldr	r3, [r7, #0]
 80125d6:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's priority.  */
    if (priority != TX_NULL)
 80125d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125da:	2b00      	cmp	r3, #0
 80125dc:	d004      	beq.n	80125e8 <_tx_thread_info_get+0x54>
    {

        *priority =  thread_ptr -> tx_thread_user_priority;
 80125de:	68fb      	ldr	r3, [r7, #12]
 80125e0:	2294      	movs	r2, #148	@ 0x94
 80125e2:	589a      	ldr	r2, [r3, r2]
 80125e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125e6:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's preemption-threshold.  */
    if (preemption_threshold != TX_NULL)
 80125e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125ea:	2b00      	cmp	r3, #0
 80125ec:	d004      	beq.n	80125f8 <_tx_thread_info_get+0x64>
    {

        *preemption_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 80125ee:	68fb      	ldr	r3, [r7, #12]
 80125f0:	2298      	movs	r2, #152	@ 0x98
 80125f2:	589a      	ldr	r2, [r3, r2]
 80125f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125f6:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's current time-slice.  */
    if (time_slice != TX_NULL)
 80125f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125fa:	2b00      	cmp	r3, #0
 80125fc:	d003      	beq.n	8012606 <_tx_thread_info_get+0x72>
    {

        *time_slice =  thread_ptr -> tx_thread_time_slice;
 80125fe:	68fb      	ldr	r3, [r7, #12]
 8012600:	699a      	ldr	r2, [r3, #24]
 8012602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012604:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the next created thread.  */
    if (next_thread != TX_NULL)
 8012606:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012608:	2b00      	cmp	r3, #0
 801260a:	d004      	beq.n	8012616 <_tx_thread_info_get+0x82>
    {

        *next_thread =  thread_ptr -> tx_thread_created_next;
 801260c:	68fb      	ldr	r3, [r7, #12]
 801260e:	2288      	movs	r2, #136	@ 0x88
 8012610:	589a      	ldr	r2, [r3, r2]
 8012612:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012614:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the next thread suspended.  */
    if (next_suspended_thread != TX_NULL)
 8012616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012618:	2b00      	cmp	r3, #0
 801261a:	d003      	beq.n	8012624 <_tx_thread_info_get+0x90>
    {

        *next_suspended_thread =  thread_ptr -> tx_thread_suspended_next;
 801261c:	68fb      	ldr	r3, [r7, #12]
 801261e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8012620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012622:	601a      	str	r2, [r3, #0]
 8012624:	69fb      	ldr	r3, [r7, #28]
 8012626:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012628:	697b      	ldr	r3, [r7, #20]
 801262a:	f383 8810 	msr	PRIMASK, r3
}
 801262e:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(TX_SUCCESS);
 8012630:	2300      	movs	r3, #0
}
 8012632:	0018      	movs	r0, r3
 8012634:	46bd      	mov	sp, r7
 8012636:	b008      	add	sp, #32
 8012638:	bd80      	pop	{r7, pc}
	...

0801263c <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 801263c:	b580      	push	{r7, lr}
 801263e:	b088      	sub	sp, #32
 8012640:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 8012642:	4b28      	ldr	r3, [pc, #160]	@ (80126e4 <_tx_thread_initialize+0xa8>)
 8012644:	2200      	movs	r2, #0
 8012646:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 8012648:	4b27      	ldr	r3, [pc, #156]	@ (80126e8 <_tx_thread_initialize+0xac>)
 801264a:	2200      	movs	r2, #0
 801264c:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 801264e:	4b27      	ldr	r3, [pc, #156]	@ (80126ec <_tx_thread_initialize+0xb0>)
 8012650:	61fb      	str	r3, [r7, #28]
 8012652:	230f      	movs	r3, #15
 8012654:	18fb      	adds	r3, r7, r3
 8012656:	2200      	movs	r2, #0
 8012658:	701a      	strb	r2, [r3, #0]
 801265a:	2304      	movs	r3, #4
 801265c:	60bb      	str	r3, [r7, #8]
 801265e:	2300      	movs	r3, #0
 8012660:	61bb      	str	r3, [r7, #24]
 8012662:	e009      	b.n	8012678 <_tx_thread_initialize+0x3c>
 8012664:	69fb      	ldr	r3, [r7, #28]
 8012666:	1c5a      	adds	r2, r3, #1
 8012668:	61fa      	str	r2, [r7, #28]
 801266a:	220f      	movs	r2, #15
 801266c:	18ba      	adds	r2, r7, r2
 801266e:	7812      	ldrb	r2, [r2, #0]
 8012670:	701a      	strb	r2, [r3, #0]
 8012672:	69bb      	ldr	r3, [r7, #24]
 8012674:	3301      	adds	r3, #1
 8012676:	61bb      	str	r3, [r7, #24]
 8012678:	69ba      	ldr	r2, [r7, #24]
 801267a:	68bb      	ldr	r3, [r7, #8]
 801267c:	429a      	cmp	r2, r3
 801267e:	d3f1      	bcc.n	8012664 <_tx_thread_initialize+0x28>
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8012680:	4b1b      	ldr	r3, [pc, #108]	@ (80126f0 <_tx_thread_initialize+0xb4>)
 8012682:	2220      	movs	r2, #32
 8012684:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 8012686:	4b1b      	ldr	r3, [pc, #108]	@ (80126f4 <_tx_thread_initialize+0xb8>)
 8012688:	617b      	str	r3, [r7, #20]
 801268a:	1dfb      	adds	r3, r7, #7
 801268c:	2200      	movs	r2, #0
 801268e:	701a      	strb	r2, [r3, #0]
 8012690:	2380      	movs	r3, #128	@ 0x80
 8012692:	603b      	str	r3, [r7, #0]
 8012694:	2300      	movs	r3, #0
 8012696:	613b      	str	r3, [r7, #16]
 8012698:	e008      	b.n	80126ac <_tx_thread_initialize+0x70>
 801269a:	697b      	ldr	r3, [r7, #20]
 801269c:	1c5a      	adds	r2, r3, #1
 801269e:	617a      	str	r2, [r7, #20]
 80126a0:	1dfa      	adds	r2, r7, #7
 80126a2:	7812      	ldrb	r2, [r2, #0]
 80126a4:	701a      	strb	r2, [r3, #0]
 80126a6:	693b      	ldr	r3, [r7, #16]
 80126a8:	3301      	adds	r3, #1
 80126aa:	613b      	str	r3, [r7, #16]
 80126ac:	693a      	ldr	r2, [r7, #16]
 80126ae:	683b      	ldr	r3, [r7, #0]
 80126b0:	429a      	cmp	r2, r3
 80126b2:	d3f2      	bcc.n	801269a <_tx_thread_initialize+0x5e>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 80126b4:	4b10      	ldr	r3, [pc, #64]	@ (80126f8 <_tx_thread_initialize+0xbc>)
 80126b6:	2200      	movs	r2, #0
 80126b8:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 80126ba:	4b10      	ldr	r3, [pc, #64]	@ (80126fc <_tx_thread_initialize+0xc0>)
 80126bc:	2200      	movs	r2, #0
 80126be:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 80126c0:	4b0f      	ldr	r3, [pc, #60]	@ (8012700 <_tx_thread_initialize+0xc4>)
 80126c2:	2200      	movs	r2, #0
 80126c4:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 80126c6:	4b0f      	ldr	r3, [pc, #60]	@ (8012704 <_tx_thread_initialize+0xc8>)
 80126c8:	2200      	movs	r2, #0
 80126ca:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 80126cc:	4b0e      	ldr	r3, [pc, #56]	@ (8012708 <_tx_thread_initialize+0xcc>)
 80126ce:	681b      	ldr	r3, [r3, #0]
 80126d0:	2285      	movs	r2, #133	@ 0x85
 80126d2:	0452      	lsls	r2, r2, #17
 80126d4:	431a      	orrs	r2, r3
    _tx_build_options =  _tx_build_options 
 80126d6:	4b0c      	ldr	r3, [pc, #48]	@ (8012708 <_tx_thread_initialize+0xcc>)
 80126d8:	601a      	str	r2, [r3, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 80126da:	46c0      	nop			@ (mov r8, r8)
 80126dc:	46bd      	mov	sp, r7
 80126de:	b008      	add	sp, #32
 80126e0:	bd80      	pop	{r7, pc}
 80126e2:	46c0      	nop			@ (mov r8, r8)
 80126e4:	2001155c 	.word	0x2001155c
 80126e8:	20011560 	.word	0x20011560
 80126ec:	2001156c 	.word	0x2001156c
 80126f0:	20011570 	.word	0x20011570
 80126f4:	20011574 	.word	0x20011574
 80126f8:	20011564 	.word	0x20011564
 80126fc:	20011568 	.word	0x20011568
 8012700:	200115f4 	.word	0x200115f4
 8012704:	200115f8 	.word	0x200115f8
 8012708:	200115fc 	.word	0x200115fc

0801270c <_tx_thread_relinquish>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_relinquish(VOID)
{
 801270c:	b580      	push	{r7, lr}
 801270e:	b08a      	sub	sp, #40	@ 0x28
 8012710:	af00      	add	r7, sp, #0
UINT            priority;
TX_THREAD       *thread_ptr;


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8012712:	4b29      	ldr	r3, [pc, #164]	@ (80127b8 <_tx_thread_relinquish+0xac>)
 8012714:	681b      	ldr	r3, [r3, #0]
 8012716:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012718:	f3ef 8310 	mrs	r3, PRIMASK
 801271c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801271e:	b672      	cpsid	i
    return(primask_value);
 8012720:	69bb      	ldr	r3, [r7, #24]
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Disable interrupts.  */
    TX_DISABLE
 8012722:	623b      	str	r3, [r7, #32]

#ifndef TX_NO_TIMER

    /* Reset time slice for current thread.  */
    _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8012724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012726:	69da      	ldr	r2, [r3, #28]
 8012728:	4b24      	ldr	r3, [pc, #144]	@ (80127bc <_tx_thread_relinquish+0xb0>)
 801272a:	601a      	str	r2, [r3, #0]
#endif

    /* Pickup the thread's priority.  */
    priority =  thread_ptr -> tx_thread_priority;
 801272c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801272e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012730:	61fb      	str	r3, [r7, #28]

    /* Determine if there is another thread at the same priority.  */
    if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8012732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012734:	6a1b      	ldr	r3, [r3, #32]
 8012736:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012738:	429a      	cmp	r2, r3
 801273a:	d009      	beq.n	8012750 <_tx_thread_relinquish+0x44>
    {

        /* Yes, there is another thread at this priority, make it the highest at
           this priority level.  */
        _tx_thread_priority_list[priority] =  thread_ptr -> tx_thread_ready_next;
 801273c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801273e:	6a19      	ldr	r1, [r3, #32]
 8012740:	4b1f      	ldr	r3, [pc, #124]	@ (80127c0 <_tx_thread_relinquish+0xb4>)
 8012742:	69fa      	ldr	r2, [r7, #28]
 8012744:	0092      	lsls	r2, r2, #2
 8012746:	50d1      	str	r1, [r2, r3]

        /* Mark the new thread as the one to execute.  */
        _tx_thread_execute_ptr = thread_ptr -> tx_thread_ready_next;
 8012748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801274a:	6a1a      	ldr	r2, [r3, #32]
 801274c:	4b1d      	ldr	r3, [pc, #116]	@ (80127c4 <_tx_thread_relinquish+0xb8>)
 801274e:	601a      	str	r2, [r3, #0]
    }

    /* Determine if there is a higher-priority thread ready.  */
    if (_tx_thread_highest_priority < priority)
 8012750:	4b1d      	ldr	r3, [pc, #116]	@ (80127c8 <_tx_thread_relinquish+0xbc>)
 8012752:	681b      	ldr	r3, [r3, #0]
 8012754:	69fa      	ldr	r2, [r7, #28]
 8012756:	429a      	cmp	r2, r3
 8012758:	d906      	bls.n	8012768 <_tx_thread_relinquish+0x5c>
    {

        /* Yes, there is a higher priority thread ready to execute.  Make
           it visible to the thread scheduler.  */
        _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 801275a:	4b1b      	ldr	r3, [pc, #108]	@ (80127c8 <_tx_thread_relinquish+0xbc>)
 801275c:	681a      	ldr	r2, [r3, #0]
 801275e:	4b18      	ldr	r3, [pc, #96]	@ (80127c0 <_tx_thread_relinquish+0xb4>)
 8012760:	0092      	lsls	r2, r2, #2
 8012762:	58d2      	ldr	r2, [r2, r3]
 8012764:	4b17      	ldr	r3, [pc, #92]	@ (80127c4 <_tx_thread_relinquish+0xb8>)
 8012766:	601a      	str	r2, [r3, #0]
 8012768:	6a3b      	ldr	r3, [r7, #32]
 801276a:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801276c:	697b      	ldr	r3, [r7, #20]
 801276e:	f383 8810 	msr	PRIMASK, r3
}
 8012772:	46c0      	nop			@ (mov r8, r8)

    /* Restore previous interrupt posture.  */
    TX_RESTORE

    /* Determine if this thread needs to return to the system.  */
    if (_tx_thread_execute_ptr != thread_ptr)
 8012774:	4b13      	ldr	r3, [pc, #76]	@ (80127c4 <_tx_thread_relinquish+0xb8>)
 8012776:	681b      	ldr	r3, [r3, #0]
 8012778:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801277a:	429a      	cmp	r2, r3
 801277c:	d017      	beq.n	80127ae <_tx_thread_relinquish+0xa2>

__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 801277e:	4b13      	ldr	r3, [pc, #76]	@ (80127cc <_tx_thread_relinquish+0xc0>)
 8012780:	2280      	movs	r2, #128	@ 0x80
 8012782:	0552      	lsls	r2, r2, #21
 8012784:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012786:	f3ef 8305 	mrs	r3, IPSR
 801278a:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 801278c:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 801278e:	2b00      	cmp	r3, #0
 8012790:	d10c      	bne.n	80127ac <_tx_thread_relinquish+0xa0>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012792:	f3ef 8310 	mrs	r3, PRIMASK
 8012796:	60fb      	str	r3, [r7, #12]
    return(primask_value);
 8012798:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_primask_value();
 801279a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" CPSIE  i": : : "memory" );
 801279c:	b662      	cpsie	i
}
 801279e:	46c0      	nop			@ (mov r8, r8)
 80127a0:	68bb      	ldr	r3, [r7, #8]
 80127a2:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	f383 8810 	msr	PRIMASK, r3
}
 80127aa:	46c0      	nop			@ (mov r8, r8)
        __enable_interrupts();
        __restore_interrupts(interrupt_save);
    }   
}
 80127ac:	46c0      	nop			@ (mov r8, r8)

        /* Transfer control to the system so the scheduler can execute
           the next thread.  */
        _tx_thread_system_return();
    }
}
 80127ae:	46c0      	nop			@ (mov r8, r8)
 80127b0:	46bd      	mov	sp, r7
 80127b2:	b00a      	add	sp, #40	@ 0x28
 80127b4:	bd80      	pop	{r7, pc}
 80127b6:	46c0      	nop			@ (mov r8, r8)
 80127b8:	2001155c 	.word	0x2001155c
 80127bc:	20011b60 	.word	0x20011b60
 80127c0:	20011574 	.word	0x20011574
 80127c4:	20011560 	.word	0x20011560
 80127c8:	20011570 	.word	0x20011570
 80127cc:	e000ed04 	.word	0xe000ed04

080127d0 <_tx_thread_resume>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_resume(TX_THREAD *thread_ptr)
{
 80127d0:	b580      	push	{r7, lr}
 80127d2:	b08a      	sub	sp, #40	@ 0x28
 80127d4:	af00      	add	r7, sp, #0
 80127d6:	6078      	str	r0, [r7, #4]

TX_INTERRUPT_SAVE_AREA

UINT        status;
TX_THREAD   *saved_thread_ptr;
UINT        saved_threshold =  ((UINT) 0);
 80127d8:	2300      	movs	r3, #0
 80127da:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80127dc:	f3ef 8310 	mrs	r3, PRIMASK
 80127e0:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80127e2:	b672      	cpsid	i
    return(primask_value);
 80127e4:	697b      	ldr	r3, [r7, #20]
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 80127e6:	61bb      	str	r3, [r7, #24]
    /* Log this kernel call.  */
    TX_EL_THREAD_RESUME_INSERT

    /* Determine if the thread is suspended or in the process of suspending.
       If so, call the thread resume processing.  */
    if (thread_ptr -> tx_thread_state == TX_SUSPENDED)
 80127e8:	687b      	ldr	r3, [r7, #4]
 80127ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80127ec:	2b03      	cmp	r3, #3
 80127ee:	d130      	bne.n	8012852 <_tx_thread_resume+0x82>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80127f0:	f3ef 8305 	mrs	r3, IPSR
 80127f4:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 80127f6:	693a      	ldr	r2, [r7, #16]
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 80127f8:	4b21      	ldr	r3, [pc, #132]	@ (8012880 <_tx_thread_resume+0xb0>)
 80127fa:	681b      	ldr	r3, [r3, #0]
 80127fc:	4313      	orrs	r3, r2
 80127fe:	4a21      	ldr	r2, [pc, #132]	@ (8012884 <_tx_thread_resume+0xb4>)
 8012800:	4293      	cmp	r3, r2
 8012802:	d90d      	bls.n	8012820 <_tx_thread_resume+0x50>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8012804:	4b20      	ldr	r3, [pc, #128]	@ (8012888 <_tx_thread_resume+0xb8>)
 8012806:	681b      	ldr	r3, [r3, #0]
 8012808:	623b      	str	r3, [r7, #32]

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 801280a:	6a3b      	ldr	r3, [r7, #32]
 801280c:	2b00      	cmp	r3, #0
 801280e:	d009      	beq.n	8012824 <_tx_thread_resume+0x54>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8012810:	6a3b      	ldr	r3, [r7, #32]
 8012812:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012814:	61fb      	str	r3, [r7, #28]

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8012816:	6a3b      	ldr	r3, [r7, #32]
 8012818:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801281a:	6a3b      	ldr	r3, [r7, #32]
 801281c:	63da      	str	r2, [r3, #60]	@ 0x3c
 801281e:	e001      	b.n	8012824 <_tx_thread_resume+0x54>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8012820:	2300      	movs	r3, #0
 8012822:	623b      	str	r3, [r7, #32]
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 8012824:	4b19      	ldr	r3, [pc, #100]	@ (801288c <_tx_thread_resume+0xbc>)
 8012826:	681b      	ldr	r3, [r3, #0]
 8012828:	1c5a      	adds	r2, r3, #1
 801282a:	4b18      	ldr	r3, [pc, #96]	@ (801288c <_tx_thread_resume+0xbc>)
 801282c:	601a      	str	r2, [r3, #0]
 801282e:	69bb      	ldr	r3, [r7, #24]
 8012830:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012832:	68fb      	ldr	r3, [r7, #12]
 8012834:	f383 8810 	msr	PRIMASK, r3
}
 8012838:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Call the actual resume service to resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	0018      	movs	r0, r3
 801283e:	f000 f989 	bl	8012b54 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8012842:	6a3b      	ldr	r3, [r7, #32]
 8012844:	2b00      	cmp	r3, #0
 8012846:	d002      	beq.n	801284e <_tx_thread_resume+0x7e>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 8012848:	6a3b      	ldr	r3, [r7, #32]
 801284a:	69fa      	ldr	r2, [r7, #28]
 801284c:	63da      	str	r2, [r3, #60]	@ 0x3c
        /* Setup successful return status.  */
        status =  TX_SUCCESS;
#else

        /* Return successful completion.  */
        return(TX_SUCCESS);
 801284e:	2300      	movs	r3, #0
 8012850:	e012      	b.n	8012878 <_tx_thread_resume+0xa8>

        /* Setup successful return status.  */
        status =  TX_SUCCESS;
#endif
    }
    else if (thread_ptr -> tx_thread_delayed_suspend == TX_TRUE)
 8012852:	687b      	ldr	r3, [r7, #4]
 8012854:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012856:	2b01      	cmp	r3, #1
 8012858:	d105      	bne.n	8012866 <_tx_thread_resume+0x96>
    {

        /* Clear the delayed suspension.  */
        thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 801285a:	687b      	ldr	r3, [r7, #4]
 801285c:	2200      	movs	r2, #0
 801285e:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Setup delayed suspend lifted return status.  */
        status =  TX_SUSPEND_LIFTED;
 8012860:	2319      	movs	r3, #25
 8012862:	627b      	str	r3, [r7, #36]	@ 0x24
 8012864:	e001      	b.n	801286a <_tx_thread_resume+0x9a>
    }
    else
    {

        /* Setup invalid resume return status.  */
        status =  TX_RESUME_ERROR;
 8012866:	2312      	movs	r3, #18
 8012868:	627b      	str	r3, [r7, #36]	@ 0x24
 801286a:	69bb      	ldr	r3, [r7, #24]
 801286c:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801286e:	68bb      	ldr	r3, [r7, #8]
 8012870:	f383 8810 	msr	PRIMASK, r3
}
 8012874:	46c0      	nop			@ (mov r8, r8)
        }
    }
#endif

    /* Return completion status. */
    return(status);
 8012876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8012878:	0018      	movs	r0, r3
 801287a:	46bd      	mov	sp, r7
 801287c:	b00a      	add	sp, #40	@ 0x28
 801287e:	bd80      	pop	{r7, pc}
 8012880:	20000010 	.word	0x20000010
 8012884:	f0f0f0ef 	.word	0xf0f0f0ef
 8012888:	20011560 	.word	0x20011560
 801288c:	200115f4 	.word	0x200115f4

08012890 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 8012890:	b580      	push	{r7, lr}
 8012892:	b084      	sub	sp, #16
 8012894:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8012896:	4b1a      	ldr	r3, [pc, #104]	@ (8012900 <_tx_thread_shell_entry+0x70>)
 8012898:	681b      	ldr	r3, [r3, #0]
 801289a:	60fb      	str	r3, [r7, #12]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 801289c:	68fb      	ldr	r3, [r7, #12]
 801289e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80128a0:	68fb      	ldr	r3, [r7, #12]
 80128a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80128a4:	0018      	movs	r0, r3
 80128a6:	4790      	blx	r2

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 80128a8:	4b16      	ldr	r3, [pc, #88]	@ (8012904 <_tx_thread_shell_entry+0x74>)
 80128aa:	681b      	ldr	r3, [r3, #0]
 80128ac:	2b00      	cmp	r3, #0
 80128ae:	d004      	beq.n	80128ba <_tx_thread_shell_entry+0x2a>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 80128b0:	4b14      	ldr	r3, [pc, #80]	@ (8012904 <_tx_thread_shell_entry+0x74>)
 80128b2:	681b      	ldr	r3, [r3, #0]
 80128b4:	68fa      	ldr	r2, [r7, #12]
 80128b6:	0010      	movs	r0, r2
 80128b8:	4798      	blx	r3
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80128ba:	f3ef 8310 	mrs	r3, PRIMASK
 80128be:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80128c0:	b672      	cpsid	i
    return(primask_value);
 80128c2:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 80128c4:	60bb      	str	r3, [r7, #8]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 80128c6:	68fb      	ldr	r3, [r7, #12]
 80128c8:	2201      	movs	r2, #1
 80128ca:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80128cc:	68fb      	ldr	r3, [r7, #12]
 80128ce:	2201      	movs	r2, #1
 80128d0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 80128d2:	68fb      	ldr	r3, [r7, #12]
 80128d4:	2200      	movs	r2, #0
 80128d6:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 80128d8:	4b0b      	ldr	r3, [pc, #44]	@ (8012908 <_tx_thread_shell_entry+0x78>)
 80128da:	681b      	ldr	r3, [r3, #0]
 80128dc:	1c5a      	adds	r2, r3, #1
 80128de:	4b0a      	ldr	r3, [pc, #40]	@ (8012908 <_tx_thread_shell_entry+0x78>)
 80128e0:	601a      	str	r2, [r3, #0]
 80128e2:	68bb      	ldr	r3, [r7, #8]
 80128e4:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	f383 8810 	msr	PRIMASK, r3
}
 80128ec:	46c0      	nop			@ (mov r8, r8)
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 80128ee:	68fb      	ldr	r3, [r7, #12]
 80128f0:	0018      	movs	r0, r3
 80128f2:	f000 fa2f 	bl	8012d54 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 80128f6:	46c0      	nop			@ (mov r8, r8)
 80128f8:	46bd      	mov	sp, r7
 80128fa:	b004      	add	sp, #16
 80128fc:	bd80      	pop	{r7, pc}
 80128fe:	46c0      	nop			@ (mov r8, r8)
 8012900:	2001155c 	.word	0x2001155c
 8012904:	200115f8 	.word	0x200115f8
 8012908:	200115f4 	.word	0x200115f4

0801290c <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 801290c:	b580      	push	{r7, lr}
 801290e:	b08e      	sub	sp, #56	@ 0x38
 8012910:	af00      	add	r7, sp, #0
 8012912:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012914:	f3ef 8310 	mrs	r3, PRIMASK
 8012918:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" CPSID i" : : : "memory" );
 801291a:	b672      	cpsid	i
    return(primask_value);
 801291c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 801291e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8012920:	4b35      	ldr	r3, [pc, #212]	@ (80129f8 <_tx_thread_sleep+0xec>)
 8012922:	681b      	ldr	r3, [r3, #0]
 8012924:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 8012926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012928:	2b00      	cmp	r3, #0
 801292a:	d108      	bne.n	801293e <_tx_thread_sleep+0x32>
 801292c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801292e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012932:	f383 8810 	msr	PRIMASK, r3
}
 8012936:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8012938:	2313      	movs	r3, #19
 801293a:	637b      	str	r3, [r7, #52]	@ 0x34
 801293c:	e056      	b.n	80129ec <_tx_thread_sleep+0xe0>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801293e:	f3ef 8305 	mrs	r3, IPSR
 8012942:	623b      	str	r3, [r7, #32]
    return(ipsr_value);
 8012944:	6a3a      	ldr	r2, [r7, #32]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8012946:	4b2d      	ldr	r3, [pc, #180]	@ (80129fc <_tx_thread_sleep+0xf0>)
 8012948:	681b      	ldr	r3, [r3, #0]
 801294a:	4313      	orrs	r3, r2
 801294c:	d008      	beq.n	8012960 <_tx_thread_sleep+0x54>
 801294e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012950:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012952:	69fb      	ldr	r3, [r7, #28]
 8012954:	f383 8810 	msr	PRIMASK, r3
}
 8012958:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 801295a:	2313      	movs	r3, #19
 801295c:	637b      	str	r3, [r7, #52]	@ 0x34
 801295e:	e045      	b.n	80129ec <_tx_thread_sleep+0xe0>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 8012960:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012962:	4b27      	ldr	r3, [pc, #156]	@ (8012a00 <_tx_thread_sleep+0xf4>)
 8012964:	429a      	cmp	r2, r3
 8012966:	d108      	bne.n	801297a <_tx_thread_sleep+0x6e>
 8012968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801296a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801296c:	69bb      	ldr	r3, [r7, #24]
 801296e:	f383 8810 	msr	PRIMASK, r3
}
 8012972:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8012974:	2313      	movs	r3, #19
 8012976:	637b      	str	r3, [r7, #52]	@ 0x34
 8012978:	e038      	b.n	80129ec <_tx_thread_sleep+0xe0>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 801297a:	687b      	ldr	r3, [r7, #4]
 801297c:	2b00      	cmp	r3, #0
 801297e:	d108      	bne.n	8012992 <_tx_thread_sleep+0x86>
 8012980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012982:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012984:	697b      	ldr	r3, [r7, #20]
 8012986:	f383 8810 	msr	PRIMASK, r3
}
 801298a:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 801298c:	2300      	movs	r3, #0
 801298e:	637b      	str	r3, [r7, #52]	@ 0x34
 8012990:	e02c      	b.n	80129ec <_tx_thread_sleep+0xe0>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8012992:	4b1c      	ldr	r3, [pc, #112]	@ (8012a04 <_tx_thread_sleep+0xf8>)
 8012994:	681b      	ldr	r3, [r3, #0]
 8012996:	2b00      	cmp	r3, #0
 8012998:	d008      	beq.n	80129ac <_tx_thread_sleep+0xa0>
 801299a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801299c:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801299e:	693b      	ldr	r3, [r7, #16]
 80129a0:	f383 8810 	msr	PRIMASK, r3
}
 80129a4:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 80129a6:	2313      	movs	r3, #19
 80129a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80129aa:	e01f      	b.n	80129ec <_tx_thread_sleep+0xe0>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 80129ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129ae:	2204      	movs	r2, #4
 80129b0:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80129b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129b4:	2201      	movs	r2, #1
 80129b6:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 80129b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129ba:	2284      	movs	r2, #132	@ 0x84
 80129bc:	2100      	movs	r1, #0
 80129be:	5099      	str	r1, [r3, r2]

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 80129c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129c2:	687a      	ldr	r2, [r7, #4]
 80129c4:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 80129c6:	4b0f      	ldr	r3, [pc, #60]	@ (8012a04 <_tx_thread_sleep+0xf8>)
 80129c8:	681b      	ldr	r3, [r3, #0]
 80129ca:	1c5a      	adds	r2, r3, #1
 80129cc:	4b0d      	ldr	r3, [pc, #52]	@ (8012a04 <_tx_thread_sleep+0xf8>)
 80129ce:	601a      	str	r2, [r3, #0]
 80129d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129d2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80129d4:	68fb      	ldr	r3, [r7, #12]
 80129d6:	f383 8810 	msr	PRIMASK, r3
}
 80129da:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 80129dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129de:	0018      	movs	r0, r3
 80129e0:	f000 f9b8 	bl	8012d54 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 80129e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129e6:	2284      	movs	r2, #132	@ 0x84
 80129e8:	589b      	ldr	r3, [r3, r2]
 80129ea:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 80129ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80129ee:	0018      	movs	r0, r3
 80129f0:	46bd      	mov	sp, r7
 80129f2:	b00e      	add	sp, #56	@ 0x38
 80129f4:	bd80      	pop	{r7, pc}
 80129f6:	46c0      	nop			@ (mov r8, r8)
 80129f8:	2001155c 	.word	0x2001155c
 80129fc:	20000010 	.word	0x20000010
 8012a00:	200116a4 	.word	0x200116a4
 8012a04:	200115f4 	.word	0x200115f4

08012a08 <_tx_thread_suspend>:
/*                                            a MISRA compliance issue,   */
/*                                            resulting in version 6.1.1  */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_suspend(TX_THREAD *thread_ptr)
{
 8012a08:	b580      	push	{r7, lr}
 8012a0a:	b08a      	sub	sp, #40	@ 0x28
 8012a0c:	af00      	add	r7, sp, #0
 8012a0e:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012a10:	f3ef 8310 	mrs	r3, PRIMASK
 8012a14:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012a16:	b672      	cpsid	i
    return(primask_value);
 8012a18:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_INLINE_THREAD_RESUME_SUSPEND

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8012a1a:	623b      	str	r3, [r7, #32]

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8012a1c:	4b2e      	ldr	r3, [pc, #184]	@ (8012ad8 <_tx_thread_suspend+0xd0>)
 8012a1e:	681b      	ldr	r3, [r3, #0]
 8012a20:	61fb      	str	r3, [r7, #28]

    /* Log this kernel call.  */
    TX_EL_THREAD_SUSPEND_INSERT

    /* Check the specified thread's current status.  */
    if (thread_ptr -> tx_thread_state == TX_READY)
 8012a22:	687b      	ldr	r3, [r7, #4]
 8012a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012a26:	2b00      	cmp	r3, #0
 8012a28:	d130      	bne.n	8012a8c <_tx_thread_suspend+0x84>
    {

        /* Initialize status to success.  */
        status =  TX_SUCCESS;
 8012a2a:	2300      	movs	r3, #0
 8012a2c:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012a2e:	f3ef 8305 	mrs	r3, IPSR
 8012a32:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8012a34:	697a      	ldr	r2, [r7, #20]

        /* Determine if we are in a thread context.  */
        if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0))
 8012a36:	4b29      	ldr	r3, [pc, #164]	@ (8012adc <_tx_thread_suspend+0xd4>)
 8012a38:	681b      	ldr	r3, [r3, #0]
 8012a3a:	4313      	orrs	r3, r2
 8012a3c:	d109      	bne.n	8012a52 <_tx_thread_suspend+0x4a>
        {

            /* Yes, we are in a thread context.  */

            /* Determine if the current thread is also the suspending thread.  */
            if (current_thread == thread_ptr)
 8012a3e:	69fa      	ldr	r2, [r7, #28]
 8012a40:	687b      	ldr	r3, [r7, #4]
 8012a42:	429a      	cmp	r2, r3
 8012a44:	d105      	bne.n	8012a52 <_tx_thread_suspend+0x4a>
            {

                /* Now determine if the preempt disable flag is non-zero.  */
                if (_tx_thread_preempt_disable != ((UINT) 0))
 8012a46:	4b26      	ldr	r3, [pc, #152]	@ (8012ae0 <_tx_thread_suspend+0xd8>)
 8012a48:	681b      	ldr	r3, [r3, #0]
 8012a4a:	2b00      	cmp	r3, #0
 8012a4c:	d001      	beq.n	8012a52 <_tx_thread_suspend+0x4a>
                {

                    /* Current thread cannot suspend when the preempt disable flag is non-zero,
                       return an error.  */
                    status =  TX_SUSPEND_ERROR;
 8012a4e:	2314      	movs	r3, #20
 8012a50:	627b      	str	r3, [r7, #36]	@ 0x24
                }
            }
        }

        /* Determine if the status is still successful.  */
        if (status == TX_SUCCESS)
 8012a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a54:	2b00      	cmp	r3, #0
 8012a56:	d133      	bne.n	8012ac0 <_tx_thread_suspend+0xb8>
        {

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SUSPENDED;
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	2203      	movs	r2, #3
 8012a5c:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8012a5e:	687b      	ldr	r3, [r7, #4]
 8012a60:	2201      	movs	r2, #1
 8012a62:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup for no timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	2200      	movs	r2, #0
 8012a68:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8012a6a:	4b1d      	ldr	r3, [pc, #116]	@ (8012ae0 <_tx_thread_suspend+0xd8>)
 8012a6c:	681b      	ldr	r3, [r3, #0]
 8012a6e:	1c5a      	adds	r2, r3, #1
 8012a70:	4b1b      	ldr	r3, [pc, #108]	@ (8012ae0 <_tx_thread_suspend+0xd8>)
 8012a72:	601a      	str	r2, [r3, #0]
 8012a74:	6a3b      	ldr	r3, [r7, #32]
 8012a76:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012a78:	693b      	ldr	r3, [r7, #16]
 8012a7a:	f383 8810 	msr	PRIMASK, r3
}
 8012a7e:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	0018      	movs	r0, r3
 8012a84:	f000 f966 	bl	8012d54 <_tx_thread_system_suspend>
            /* Return success.  */
            status =  TX_SUCCESS;
#else

            /* If MISRA is not enabled, return directly.  */
            return(TX_SUCCESS);
 8012a88:	2300      	movs	r3, #0
 8012a8a:	e020      	b.n	8012ace <_tx_thread_suspend+0xc6>
#endif
        }
    }
    else if (thread_ptr -> tx_thread_state == TX_TERMINATED)
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012a90:	2b02      	cmp	r3, #2
 8012a92:	d102      	bne.n	8012a9a <_tx_thread_suspend+0x92>
    {

        /* Thread is terminated.  */
        status =  TX_SUSPEND_ERROR;
 8012a94:	2314      	movs	r3, #20
 8012a96:	627b      	str	r3, [r7, #36]	@ 0x24
 8012a98:	e012      	b.n	8012ac0 <_tx_thread_suspend+0xb8>
    }
    else if (thread_ptr -> tx_thread_state == TX_COMPLETED)
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012a9e:	2b01      	cmp	r3, #1
 8012aa0:	d102      	bne.n	8012aa8 <_tx_thread_suspend+0xa0>
    {

        /* Thread is completed.  */
        status =  TX_SUSPEND_ERROR;
 8012aa2:	2314      	movs	r3, #20
 8012aa4:	627b      	str	r3, [r7, #36]	@ 0x24
 8012aa6:	e00b      	b.n	8012ac0 <_tx_thread_suspend+0xb8>
    }
    else if (thread_ptr -> tx_thread_state == TX_SUSPENDED)
 8012aa8:	687b      	ldr	r3, [r7, #4]
 8012aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012aac:	2b03      	cmp	r3, #3
 8012aae:	d102      	bne.n	8012ab6 <_tx_thread_suspend+0xae>
    {

        /* Already suspended, just set status to success.  */
        status =  TX_SUCCESS;
 8012ab0:	2300      	movs	r3, #0
 8012ab2:	627b      	str	r3, [r7, #36]	@ 0x24
 8012ab4:	e004      	b.n	8012ac0 <_tx_thread_suspend+0xb8>
    }
    else
    {

        /* Just set the delayed suspension flag.  */
        thread_ptr -> tx_thread_delayed_suspend =  TX_TRUE;
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	2201      	movs	r2, #1
 8012aba:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set status to success.  */
        status =  TX_SUCCESS;
 8012abc:	2300      	movs	r3, #0
 8012abe:	627b      	str	r3, [r7, #36]	@ 0x24
 8012ac0:	6a3b      	ldr	r3, [r7, #32]
 8012ac2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012ac4:	68fb      	ldr	r3, [r7, #12]
 8012ac6:	f383 8810 	msr	PRIMASK, r3
}
 8012aca:	46c0      	nop			@ (mov r8, r8)
    /* Restore interrupts.  */
    TX_RESTORE

    /* Always return success, since this function does not perform error
       checking.  */
    return(status);
 8012acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    TX_RESTORE

    /* Return completion status.  */
    return(status);
#endif
}
 8012ace:	0018      	movs	r0, r3
 8012ad0:	46bd      	mov	sp, r7
 8012ad2:	b00a      	add	sp, #40	@ 0x28
 8012ad4:	bd80      	pop	{r7, pc}
 8012ad6:	46c0      	nop			@ (mov r8, r8)
 8012ad8:	2001155c 	.word	0x2001155c
 8012adc:	20000010 	.word	0x20000010
 8012ae0:	200115f4 	.word	0x200115f4

08012ae4 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 8012ae4:	b580      	push	{r7, lr}
 8012ae6:	b088      	sub	sp, #32
 8012ae8:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8012aea:	4b16      	ldr	r3, [pc, #88]	@ (8012b44 <_tx_thread_system_preempt_check+0x60>)
 8012aec:	681b      	ldr	r3, [r3, #0]
 8012aee:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 8012af0:	69fb      	ldr	r3, [r7, #28]
 8012af2:	2b00      	cmp	r3, #0
 8012af4:	d121      	bne.n	8012b3a <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8012af6:	4b14      	ldr	r3, [pc, #80]	@ (8012b48 <_tx_thread_system_preempt_check+0x64>)
 8012af8:	681b      	ldr	r3, [r3, #0]
 8012afa:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 8012afc:	4b13      	ldr	r3, [pc, #76]	@ (8012b4c <_tx_thread_system_preempt_check+0x68>)
 8012afe:	681b      	ldr	r3, [r3, #0]
 8012b00:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 8012b02:	69ba      	ldr	r2, [r7, #24]
 8012b04:	697b      	ldr	r3, [r7, #20]
 8012b06:	429a      	cmp	r2, r3
 8012b08:	d017      	beq.n	8012b3a <_tx_thread_system_preempt_check+0x56>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8012b0a:	4b11      	ldr	r3, [pc, #68]	@ (8012b50 <_tx_thread_system_preempt_check+0x6c>)
 8012b0c:	2280      	movs	r2, #128	@ 0x80
 8012b0e:	0552      	lsls	r2, r2, #21
 8012b10:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012b12:	f3ef 8305 	mrs	r3, IPSR
 8012b16:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8012b18:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 8012b1a:	2b00      	cmp	r3, #0
 8012b1c:	d10c      	bne.n	8012b38 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012b1e:	f3ef 8310 	mrs	r3, PRIMASK
 8012b22:	60fb      	str	r3, [r7, #12]
    return(primask_value);
 8012b24:	68fb      	ldr	r3, [r7, #12]
        interrupt_save = __get_primask_value();
 8012b26:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" CPSIE  i": : : "memory" );
 8012b28:	b662      	cpsie	i
}
 8012b2a:	46c0      	nop			@ (mov r8, r8)
 8012b2c:	68bb      	ldr	r3, [r7, #8]
 8012b2e:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012b30:	687b      	ldr	r3, [r7, #4]
 8012b32:	f383 8810 	msr	PRIMASK, r3
}
 8012b36:	46c0      	nop			@ (mov r8, r8)
}
 8012b38:	46c0      	nop			@ (mov r8, r8)

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 8012b3a:	46c0      	nop			@ (mov r8, r8)
 8012b3c:	46bd      	mov	sp, r7
 8012b3e:	b008      	add	sp, #32
 8012b40:	bd80      	pop	{r7, pc}
 8012b42:	46c0      	nop			@ (mov r8, r8)
 8012b44:	200115f4 	.word	0x200115f4
 8012b48:	2001155c 	.word	0x2001155c
 8012b4c:	20011560 	.word	0x20011560
 8012b50:	e000ed04 	.word	0xe000ed04

08012b54 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8012b54:	b580      	push	{r7, lr}
 8012b56:	b096      	sub	sp, #88	@ 0x58
 8012b58:	af00      	add	r7, sp, #0
 8012b5a:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012b5c:	f3ef 8310 	mrs	r3, PRIMASK
 8012b60:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012b62:	b672      	cpsid	i
    return(primask_value);
 8012b64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8012b66:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012b6c:	2b00      	cmp	r3, #0
 8012b6e:	d005      	beq.n	8012b7c <_tx_thread_system_resume+0x28>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	334c      	adds	r3, #76	@ 0x4c
 8012b74:	0018      	movs	r0, r3
 8012b76:	f000 fce5 	bl	8013544 <_tx_timer_system_deactivate>
 8012b7a:	e002      	b.n	8012b82 <_tx_thread_system_resume+0x2e>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8012b7c:	687b      	ldr	r3, [r7, #4]
 8012b7e:	2200      	movs	r2, #0
 8012b80:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8012b82:	4b6d      	ldr	r3, [pc, #436]	@ (8012d38 <_tx_thread_system_resume+0x1e4>)
 8012b84:	681b      	ldr	r3, [r3, #0]
 8012b86:	1e5a      	subs	r2, r3, #1
 8012b88:	4b6b      	ldr	r3, [pc, #428]	@ (8012d38 <_tx_thread_system_resume+0x1e4>)
 8012b8a:	601a      	str	r2, [r3, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012b90:	2b00      	cmp	r3, #0
 8012b92:	d000      	beq.n	8012b96 <_tx_thread_system_resume+0x42>
 8012b94:	e084      	b.n	8012ca0 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 8012b96:	687b      	ldr	r3, [r7, #4]
 8012b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012b9a:	2b00      	cmp	r3, #0
 8012b9c:	d100      	bne.n	8012ba0 <_tx_thread_system_resume+0x4c>
 8012b9e:	e098      	b.n	8012cd2 <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	d000      	beq.n	8012baa <_tx_thread_system_resume+0x56>
 8012ba8:	e073      	b.n	8012c92 <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 8012baa:	687b      	ldr	r3, [r7, #4]
 8012bac:	2200      	movs	r2, #0
 8012bae:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 8012bb0:	687b      	ldr	r3, [r7, #4]
 8012bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012bb4:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 8012bb6:	4b61      	ldr	r3, [pc, #388]	@ (8012d3c <_tx_thread_system_resume+0x1e8>)
 8012bb8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012bba:	0092      	lsls	r2, r2, #2
 8012bbc:	58d3      	ldr	r3, [r2, r3]
 8012bbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 8012bc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012bc2:	2b00      	cmp	r3, #0
 8012bc4:	d155      	bne.n	8012c72 <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 8012bc6:	4b5d      	ldr	r3, [pc, #372]	@ (8012d3c <_tx_thread_system_resume+0x1e8>)
 8012bc8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012bca:	0092      	lsls	r2, r2, #2
 8012bcc:	6879      	ldr	r1, [r7, #4]
 8012bce:	50d1      	str	r1, [r2, r3]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 8012bd0:	687b      	ldr	r3, [r7, #4]
 8012bd2:	687a      	ldr	r2, [r7, #4]
 8012bd4:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 8012bd6:	687b      	ldr	r3, [r7, #4]
 8012bd8:	687a      	ldr	r2, [r7, #4]
 8012bda:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 8012bdc:	2201      	movs	r2, #1
 8012bde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012be0:	409a      	lsls	r2, r3
 8012be2:	0013      	movs	r3, r2
 8012be4:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 8012be6:	4b56      	ldr	r3, [pc, #344]	@ (8012d40 <_tx_thread_system_resume+0x1ec>)
 8012be8:	681a      	ldr	r2, [r3, #0]
 8012bea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012bec:	431a      	orrs	r2, r3
 8012bee:	4b54      	ldr	r3, [pc, #336]	@ (8012d40 <_tx_thread_system_resume+0x1ec>)
 8012bf0:	601a      	str	r2, [r3, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 8012bf2:	4b54      	ldr	r3, [pc, #336]	@ (8012d44 <_tx_thread_system_resume+0x1f0>)
 8012bf4:	681b      	ldr	r3, [r3, #0]
 8012bf6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012bf8:	429a      	cmp	r2, r3
 8012bfa:	d26a      	bcs.n	8012cd2 <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 8012bfc:	4b51      	ldr	r3, [pc, #324]	@ (8012d44 <_tx_thread_system_resume+0x1f0>)
 8012bfe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012c00:	601a      	str	r2, [r3, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 8012c02:	4b51      	ldr	r3, [pc, #324]	@ (8012d48 <_tx_thread_system_resume+0x1f4>)
 8012c04:	681b      	ldr	r3, [r3, #0]
 8012c06:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 8012c08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012c0a:	2b00      	cmp	r3, #0
 8012c0c:	d103      	bne.n	8012c16 <_tx_thread_system_resume+0xc2>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 8012c0e:	4b4e      	ldr	r3, [pc, #312]	@ (8012d48 <_tx_thread_system_resume+0x1f4>)
 8012c10:	687a      	ldr	r2, [r7, #4]
 8012c12:	601a      	str	r2, [r3, #0]
 8012c14:	e05d      	b.n	8012cd2 <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 8012c16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012c18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012c1a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012c1c:	429a      	cmp	r2, r3
 8012c1e:	d258      	bcs.n	8012cd2 <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 8012c20:	4b49      	ldr	r3, [pc, #292]	@ (8012d48 <_tx_thread_system_resume+0x1f4>)
 8012c22:	687a      	ldr	r2, [r7, #4]
 8012c24:	601a      	str	r2, [r3, #0]
 8012c26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012c28:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c2c:	f383 8810 	msr	PRIMASK, r3
}
 8012c30:	46c0      	nop			@ (mov r8, r8)
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8012c32:	4b41      	ldr	r3, [pc, #260]	@ (8012d38 <_tx_thread_system_resume+0x1e4>)
 8012c34:	681b      	ldr	r3, [r3, #0]
 8012c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 8012c38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012c3a:	2b00      	cmp	r3, #0
 8012c3c:	d000      	beq.n	8012c40 <_tx_thread_system_resume+0xec>
 8012c3e:	e074      	b.n	8012d2a <_tx_thread_system_resume+0x1d6>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8012c40:	4b42      	ldr	r3, [pc, #264]	@ (8012d4c <_tx_thread_system_resume+0x1f8>)
 8012c42:	2280      	movs	r2, #128	@ 0x80
 8012c44:	0552      	lsls	r2, r2, #21
 8012c46:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012c48:	f3ef 8305 	mrs	r3, IPSR
 8012c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 8012c4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (__get_ipsr_value() == 0)
 8012c50:	2b00      	cmp	r3, #0
 8012c52:	d10c      	bne.n	8012c6e <_tx_thread_system_resume+0x11a>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012c54:	f3ef 8310 	mrs	r3, PRIMASK
 8012c58:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(primask_value);
 8012c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_primask_value();
 8012c5c:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSIE  i": : : "memory" );
 8012c5e:	b662      	cpsie	i
}
 8012c60:	46c0      	nop			@ (mov r8, r8)
 8012c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c64:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012c66:	6a3b      	ldr	r3, [r7, #32]
 8012c68:	f383 8810 	msr	PRIMASK, r3
}
 8012c6c:	46c0      	nop			@ (mov r8, r8)
}
 8012c6e:	46c0      	nop			@ (mov r8, r8)
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 8012c70:	e05b      	b.n	8012d2a <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 8012c72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c76:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 8012c78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012c7a:	687a      	ldr	r2, [r7, #4]
 8012c7c:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 8012c7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012c80:	687a      	ldr	r2, [r7, #4]
 8012c82:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012c88:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 8012c8a:	687b      	ldr	r3, [r7, #4]
 8012c8c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8012c8e:	621a      	str	r2, [r3, #32]
 8012c90:	e01f      	b.n	8012cd2 <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8012c92:	687b      	ldr	r3, [r7, #4]
 8012c94:	2200      	movs	r2, #0
 8012c96:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	2203      	movs	r2, #3
 8012c9c:	631a      	str	r2, [r3, #48]	@ 0x30
 8012c9e:	e018      	b.n	8012cd2 <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 8012ca0:	687b      	ldr	r3, [r7, #4]
 8012ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012ca4:	2b01      	cmp	r3, #1
 8012ca6:	d014      	beq.n	8012cd2 <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 8012ca8:	687b      	ldr	r3, [r7, #4]
 8012caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012cac:	2b02      	cmp	r3, #2
 8012cae:	d010      	beq.n	8012cd2 <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012cb4:	2b00      	cmp	r3, #0
 8012cb6:	d106      	bne.n	8012cc6 <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 8012cb8:	687b      	ldr	r3, [r7, #4]
 8012cba:	2200      	movs	r2, #0
 8012cbc:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 8012cbe:	687b      	ldr	r3, [r7, #4]
 8012cc0:	2200      	movs	r2, #0
 8012cc2:	631a      	str	r2, [r3, #48]	@ 0x30
 8012cc4:	e005      	b.n	8012cd2 <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8012cc6:	687b      	ldr	r3, [r7, #4]
 8012cc8:	2200      	movs	r2, #0
 8012cca:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8012ccc:	687b      	ldr	r3, [r7, #4]
 8012cce:	2203      	movs	r2, #3
 8012cd0:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8012cd2:	4b1f      	ldr	r3, [pc, #124]	@ (8012d50 <_tx_thread_system_resume+0x1fc>)
 8012cd4:	681b      	ldr	r3, [r3, #0]
 8012cd6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012cd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012cda:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012cdc:	69fb      	ldr	r3, [r7, #28]
 8012cde:	f383 8810 	msr	PRIMASK, r3
}
 8012ce2:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8012ce4:	4b18      	ldr	r3, [pc, #96]	@ (8012d48 <_tx_thread_system_resume+0x1f4>)
 8012ce6:	681b      	ldr	r3, [r3, #0]
 8012ce8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012cea:	429a      	cmp	r2, r3
 8012cec:	d020      	beq.n	8012d30 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8012cee:	4b12      	ldr	r3, [pc, #72]	@ (8012d38 <_tx_thread_system_resume+0x1e4>)
 8012cf0:	681b      	ldr	r3, [r3, #0]
 8012cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 8012cf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012cf6:	2b00      	cmp	r3, #0
 8012cf8:	d11a      	bne.n	8012d30 <_tx_thread_system_resume+0x1dc>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8012cfa:	4b14      	ldr	r3, [pc, #80]	@ (8012d4c <_tx_thread_system_resume+0x1f8>)
 8012cfc:	2280      	movs	r2, #128	@ 0x80
 8012cfe:	0552      	lsls	r2, r2, #21
 8012d00:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012d02:	f3ef 8305 	mrs	r3, IPSR
 8012d06:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8012d08:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 8012d0a:	2b00      	cmp	r3, #0
 8012d0c:	d10f      	bne.n	8012d2e <_tx_thread_system_resume+0x1da>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012d0e:	f3ef 8310 	mrs	r3, PRIMASK
 8012d12:	617b      	str	r3, [r7, #20]
    return(primask_value);
 8012d14:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_primask_value();
 8012d16:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSIE  i": : : "memory" );
 8012d18:	b662      	cpsie	i
}
 8012d1a:	46c0      	nop			@ (mov r8, r8)
 8012d1c:	693b      	ldr	r3, [r7, #16]
 8012d1e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012d20:	68fb      	ldr	r3, [r7, #12]
 8012d22:	f383 8810 	msr	PRIMASK, r3
}
 8012d26:	46c0      	nop			@ (mov r8, r8)
}
 8012d28:	e001      	b.n	8012d2e <_tx_thread_system_resume+0x1da>
                                return;
 8012d2a:	46c0      	nop			@ (mov r8, r8)
 8012d2c:	e000      	b.n	8012d30 <_tx_thread_system_resume+0x1dc>
 8012d2e:	46c0      	nop			@ (mov r8, r8)

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 8012d30:	46bd      	mov	sp, r7
 8012d32:	b016      	add	sp, #88	@ 0x58
 8012d34:	bd80      	pop	{r7, pc}
 8012d36:	46c0      	nop			@ (mov r8, r8)
 8012d38:	200115f4 	.word	0x200115f4
 8012d3c:	20011574 	.word	0x20011574
 8012d40:	2001156c 	.word	0x2001156c
 8012d44:	20011570 	.word	0x20011570
 8012d48:	20011560 	.word	0x20011560
 8012d4c:	e000ed04 	.word	0xe000ed04
 8012d50:	2001155c 	.word	0x2001155c

08012d54 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8012d54:	b580      	push	{r7, lr}
 8012d56:	b09c      	sub	sp, #112	@ 0x70
 8012d58:	af00      	add	r7, sp, #0
 8012d5a:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8012d5c:	4bb9      	ldr	r3, [pc, #740]	@ (8013044 <_tx_thread_system_suspend+0x2f0>)
 8012d5e:	681b      	ldr	r3, [r3, #0]
 8012d60:	667b      	str	r3, [r7, #100]	@ 0x64
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012d62:	f3ef 8310 	mrs	r3, PRIMASK
 8012d66:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012d68:	b672      	cpsid	i
    return(primask_value);
 8012d6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8012d6c:	663b      	str	r3, [r7, #96]	@ 0x60

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 8012d6e:	687a      	ldr	r2, [r7, #4]
 8012d70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012d72:	429a      	cmp	r2, r3
 8012d74:	d111      	bne.n	8012d9a <_tx_thread_system_suspend+0x46>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012d7a:	65fb      	str	r3, [r7, #92]	@ 0x5c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 8012d7c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	d007      	beq.n	8012d92 <_tx_thread_system_suspend+0x3e>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 8012d82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012d84:	3301      	adds	r3, #1
 8012d86:	d004      	beq.n	8012d92 <_tx_thread_system_suspend+0x3e>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 8012d88:	687b      	ldr	r3, [r7, #4]
 8012d8a:	334c      	adds	r3, #76	@ 0x4c
 8012d8c:	0018      	movs	r0, r3
 8012d8e:	f000 fb7b 	bl	8013488 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8012d92:	687b      	ldr	r3, [r7, #4]
 8012d94:	69da      	ldr	r2, [r3, #28]
 8012d96:	4bac      	ldr	r3, [pc, #688]	@ (8013048 <_tx_thread_system_suspend+0x2f4>)
 8012d98:	601a      	str	r2, [r3, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8012d9a:	4bac      	ldr	r3, [pc, #688]	@ (801304c <_tx_thread_system_suspend+0x2f8>)
 8012d9c:	681b      	ldr	r3, [r3, #0]
 8012d9e:	1e5a      	subs	r2, r3, #1
 8012da0:	4baa      	ldr	r3, [pc, #680]	@ (801304c <_tx_thread_system_suspend+0x2f8>)
 8012da2:	601a      	str	r2, [r3, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 8012da4:	687b      	ldr	r3, [r7, #4]
 8012da6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012da8:	2b01      	cmp	r3, #1
 8012daa:	d000      	beq.n	8012dae <_tx_thread_system_suspend+0x5a>
 8012dac:	e118      	b.n	8012fe0 <_tx_thread_system_suspend+0x28c>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	2200      	movs	r2, #0
 8012db2:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012db8:	65bb      	str	r3, [r7, #88]	@ 0x58

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 8012dba:	687b      	ldr	r3, [r7, #4]
 8012dbc:	6a1b      	ldr	r3, [r3, #32]
 8012dbe:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 8012dc0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	429a      	cmp	r2, r3
 8012dc6:	d016      	beq.n	8012df6 <_tx_thread_system_suspend+0xa2>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 8012dc8:	687b      	ldr	r3, [r7, #4]
 8012dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012dcc:	64bb      	str	r3, [r7, #72]	@ 0x48

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 8012dce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012dd0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012dd2:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 8012dd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012dd6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8012dd8:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 8012dda:	4b9d      	ldr	r3, [pc, #628]	@ (8013050 <_tx_thread_system_suspend+0x2fc>)
 8012ddc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8012dde:	0092      	lsls	r2, r2, #2
 8012de0:	58d3      	ldr	r3, [r2, r3]
 8012de2:	687a      	ldr	r2, [r7, #4]
 8012de4:	429a      	cmp	r2, r3
 8012de6:	d000      	beq.n	8012dea <_tx_thread_system_suspend+0x96>
 8012de8:	e0c9      	b.n	8012f7e <_tx_thread_system_suspend+0x22a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 8012dea:	4b99      	ldr	r3, [pc, #612]	@ (8013050 <_tx_thread_system_suspend+0x2fc>)
 8012dec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8012dee:	0092      	lsls	r2, r2, #2
 8012df0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8012df2:	50d1      	str	r1, [r2, r3]
 8012df4:	e0c3      	b.n	8012f7e <_tx_thread_system_suspend+0x22a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 8012df6:	4b96      	ldr	r3, [pc, #600]	@ (8013050 <_tx_thread_system_suspend+0x2fc>)
 8012df8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8012dfa:	0092      	lsls	r2, r2, #2
 8012dfc:	2100      	movs	r1, #0
 8012dfe:	50d1      	str	r1, [r2, r3]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 8012e00:	2201      	movs	r2, #1
 8012e02:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012e04:	409a      	lsls	r2, r3
 8012e06:	0013      	movs	r3, r2
 8012e08:	66bb      	str	r3, [r7, #104]	@ 0x68
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 8012e0a:	4b92      	ldr	r3, [pc, #584]	@ (8013054 <_tx_thread_system_suspend+0x300>)
 8012e0c:	681b      	ldr	r3, [r3, #0]
 8012e0e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012e10:	43d2      	mvns	r2, r2
 8012e12:	401a      	ands	r2, r3
 8012e14:	4b8f      	ldr	r3, [pc, #572]	@ (8013054 <_tx_thread_system_suspend+0x300>)
 8012e16:	601a      	str	r2, [r3, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 8012e18:	2300      	movs	r3, #0
 8012e1a:	653b      	str	r3, [r7, #80]	@ 0x50
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 8012e1c:	4b8d      	ldr	r3, [pc, #564]	@ (8013054 <_tx_thread_system_suspend+0x300>)
 8012e1e:	681b      	ldr	r3, [r3, #0]
 8012e20:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 8012e22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012e24:	2b00      	cmp	r3, #0
 8012e26:	d12b      	bne.n	8012e80 <_tx_thread_system_suspend+0x12c>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8012e28:	4b8b      	ldr	r3, [pc, #556]	@ (8013058 <_tx_thread_system_suspend+0x304>)
 8012e2a:	2220      	movs	r2, #32
 8012e2c:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 8012e2e:	4b8b      	ldr	r3, [pc, #556]	@ (801305c <_tx_thread_system_suspend+0x308>)
 8012e30:	2200      	movs	r2, #0
 8012e32:	601a      	str	r2, [r3, #0]
 8012e34:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012e36:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012e38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012e3a:	f383 8810 	msr	PRIMASK, r3
}
 8012e3e:	46c0      	nop			@ (mov r8, r8)
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8012e40:	4b82      	ldr	r3, [pc, #520]	@ (801304c <_tx_thread_system_suspend+0x2f8>)
 8012e42:	681b      	ldr	r3, [r3, #0]
 8012e44:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (combined_flags == ((ULONG) 0))
 8012e46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012e48:	2b00      	cmp	r3, #0
 8012e4a:	d000      	beq.n	8012e4e <_tx_thread_system_suspend+0xfa>
 8012e4c:	e0f2      	b.n	8013034 <_tx_thread_system_suspend+0x2e0>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8012e4e:	4b84      	ldr	r3, [pc, #528]	@ (8013060 <_tx_thread_system_suspend+0x30c>)
 8012e50:	2280      	movs	r2, #128	@ 0x80
 8012e52:	0552      	lsls	r2, r2, #21
 8012e54:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012e56:	f3ef 8305 	mrs	r3, IPSR
 8012e5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(ipsr_value);
 8012e5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    if (__get_ipsr_value() == 0)
 8012e5e:	2b00      	cmp	r3, #0
 8012e60:	d10c      	bne.n	8012e7c <_tx_thread_system_suspend+0x128>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012e62:	f3ef 8310 	mrs	r3, PRIMASK
 8012e66:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(primask_value);
 8012e68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        interrupt_save = __get_primask_value();
 8012e6a:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile (" CPSIE  i": : : "memory" );
 8012e6c:	b662      	cpsie	i
}
 8012e6e:	46c0      	nop			@ (mov r8, r8)
 8012e70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012e72:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e76:	f383 8810 	msr	PRIMASK, r3
}
 8012e7a:	46c0      	nop			@ (mov r8, r8)
}
 8012e7c:	46c0      	nop			@ (mov r8, r8)
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 8012e7e:	e0d9      	b.n	8013034 <_tx_thread_system_suspend+0x2e0>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8012e80:	2300      	movs	r3, #0
 8012e82:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012e84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012e86:	425a      	negs	r2, r3
 8012e88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012e8a:	4013      	ands	r3, r2
 8012e8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012e8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012e90:	2b0f      	cmp	r3, #15
 8012e92:	d80e      	bhi.n	8012eb2 <_tx_thread_system_suspend+0x15e>
 8012e94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012e96:	2b03      	cmp	r3, #3
 8012e98:	d905      	bls.n	8012ea6 <_tx_thread_system_suspend+0x152>
 8012e9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012e9c:	089b      	lsrs	r3, r3, #2
 8012e9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012ea0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012ea2:	3302      	adds	r3, #2
 8012ea4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012ea6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012ea8:	085b      	lsrs	r3, r3, #1
 8012eaa:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012eac:	18d3      	adds	r3, r2, r3
 8012eae:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012eb0:	e060      	b.n	8012f74 <_tx_thread_system_suspend+0x220>
 8012eb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012eb4:	2bff      	cmp	r3, #255	@ 0xff
 8012eb6:	d814      	bhi.n	8012ee2 <_tx_thread_system_suspend+0x18e>
 8012eb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012eba:	091b      	lsrs	r3, r3, #4
 8012ebc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012ebe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012ec0:	3304      	adds	r3, #4
 8012ec2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012ec4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012ec6:	2b03      	cmp	r3, #3
 8012ec8:	d905      	bls.n	8012ed6 <_tx_thread_system_suspend+0x182>
 8012eca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012ecc:	089b      	lsrs	r3, r3, #2
 8012ece:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012ed0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012ed2:	3302      	adds	r3, #2
 8012ed4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012ed6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012ed8:	085b      	lsrs	r3, r3, #1
 8012eda:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012edc:	18d3      	adds	r3, r2, r3
 8012ede:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012ee0:	e048      	b.n	8012f74 <_tx_thread_system_suspend+0x220>
 8012ee2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8012ee4:	2380      	movs	r3, #128	@ 0x80
 8012ee6:	025b      	lsls	r3, r3, #9
 8012ee8:	429a      	cmp	r2, r3
 8012eea:	d21d      	bcs.n	8012f28 <_tx_thread_system_suspend+0x1d4>
 8012eec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012eee:	0a1b      	lsrs	r3, r3, #8
 8012ef0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012ef2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012ef4:	3308      	adds	r3, #8
 8012ef6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012ef8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012efa:	2b0f      	cmp	r3, #15
 8012efc:	d905      	bls.n	8012f0a <_tx_thread_system_suspend+0x1b6>
 8012efe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012f00:	091b      	lsrs	r3, r3, #4
 8012f02:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012f04:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012f06:	3304      	adds	r3, #4
 8012f08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012f0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012f0c:	2b03      	cmp	r3, #3
 8012f0e:	d905      	bls.n	8012f1c <_tx_thread_system_suspend+0x1c8>
 8012f10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012f12:	089b      	lsrs	r3, r3, #2
 8012f14:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012f16:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012f18:	3302      	adds	r3, #2
 8012f1a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012f1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012f1e:	085b      	lsrs	r3, r3, #1
 8012f20:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012f22:	18d3      	adds	r3, r2, r3
 8012f24:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012f26:	e025      	b.n	8012f74 <_tx_thread_system_suspend+0x220>
 8012f28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012f2a:	0c1b      	lsrs	r3, r3, #16
 8012f2c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012f2e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012f30:	3310      	adds	r3, #16
 8012f32:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012f34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012f36:	2bff      	cmp	r3, #255	@ 0xff
 8012f38:	d905      	bls.n	8012f46 <_tx_thread_system_suspend+0x1f2>
 8012f3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012f3c:	0a1b      	lsrs	r3, r3, #8
 8012f3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012f40:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012f42:	3308      	adds	r3, #8
 8012f44:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012f46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012f48:	2b0f      	cmp	r3, #15
 8012f4a:	d905      	bls.n	8012f58 <_tx_thread_system_suspend+0x204>
 8012f4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012f4e:	091b      	lsrs	r3, r3, #4
 8012f50:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012f52:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012f54:	3304      	adds	r3, #4
 8012f56:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012f58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012f5a:	2b03      	cmp	r3, #3
 8012f5c:	d905      	bls.n	8012f6a <_tx_thread_system_suspend+0x216>
 8012f5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012f60:	089b      	lsrs	r3, r3, #2
 8012f62:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012f64:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012f66:	3302      	adds	r3, #2
 8012f68:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012f6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012f6c:	085b      	lsrs	r3, r3, #1
 8012f6e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012f70:	18d3      	adds	r3, r2, r3
 8012f72:	66bb      	str	r3, [r7, #104]	@ 0x68

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 8012f74:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012f76:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012f78:	18d2      	adds	r2, r2, r3
 8012f7a:	4b37      	ldr	r3, [pc, #220]	@ (8013058 <_tx_thread_system_suspend+0x304>)
 8012f7c:	601a      	str	r2, [r3, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 8012f7e:	4b37      	ldr	r3, [pc, #220]	@ (801305c <_tx_thread_system_suspend+0x308>)
 8012f80:	681b      	ldr	r3, [r3, #0]
 8012f82:	687a      	ldr	r2, [r7, #4]
 8012f84:	429a      	cmp	r2, r3
 8012f86:	d12b      	bne.n	8012fe0 <_tx_thread_system_suspend+0x28c>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8012f88:	4b33      	ldr	r3, [pc, #204]	@ (8013058 <_tx_thread_system_suspend+0x304>)
 8012f8a:	681a      	ldr	r2, [r3, #0]
 8012f8c:	4b30      	ldr	r3, [pc, #192]	@ (8013050 <_tx_thread_system_suspend+0x2fc>)
 8012f8e:	0092      	lsls	r2, r2, #2
 8012f90:	58d2      	ldr	r2, [r2, r3]
 8012f92:	4b32      	ldr	r3, [pc, #200]	@ (801305c <_tx_thread_system_suspend+0x308>)
 8012f94:	601a      	str	r2, [r3, #0]
 8012f96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012f98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f9c:	f383 8810 	msr	PRIMASK, r3
}
 8012fa0:	46c0      	nop			@ (mov r8, r8)
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8012fa2:	4b2a      	ldr	r3, [pc, #168]	@ (801304c <_tx_thread_system_suspend+0x2f8>)
 8012fa4:	681b      	ldr	r3, [r3, #0]
 8012fa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
            if (combined_flags == ((ULONG) 0))
 8012fa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	d144      	bne.n	8013038 <_tx_thread_system_suspend+0x2e4>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8012fae:	4b2c      	ldr	r3, [pc, #176]	@ (8013060 <_tx_thread_system_suspend+0x30c>)
 8012fb0:	2280      	movs	r2, #128	@ 0x80
 8012fb2:	0552      	lsls	r2, r2, #21
 8012fb4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012fb6:	f3ef 8305 	mrs	r3, IPSR
 8012fba:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 8012fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (__get_ipsr_value() == 0)
 8012fbe:	2b00      	cmp	r3, #0
 8012fc0:	d10c      	bne.n	8012fdc <_tx_thread_system_suspend+0x288>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012fc2:	f3ef 8310 	mrs	r3, PRIMASK
 8012fc6:	627b      	str	r3, [r7, #36]	@ 0x24
    return(primask_value);
 8012fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_primask_value();
 8012fca:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" CPSIE  i": : : "memory" );
 8012fcc:	b662      	cpsie	i
}
 8012fce:	46c0      	nop			@ (mov r8, r8)
 8012fd0:	6a3b      	ldr	r3, [r7, #32]
 8012fd2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012fd4:	69fb      	ldr	r3, [r7, #28]
 8012fd6:	f383 8810 	msr	PRIMASK, r3
}
 8012fda:	46c0      	nop			@ (mov r8, r8)
}
 8012fdc:	46c0      	nop			@ (mov r8, r8)
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 8012fde:	e02b      	b.n	8013038 <_tx_thread_system_suspend+0x2e4>
 8012fe0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012fe2:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012fe4:	69bb      	ldr	r3, [r7, #24]
 8012fe6:	f383 8810 	msr	PRIMASK, r3
}
 8012fea:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8012fec:	4b1b      	ldr	r3, [pc, #108]	@ (801305c <_tx_thread_system_suspend+0x308>)
 8012fee:	681b      	ldr	r3, [r3, #0]
 8012ff0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8012ff2:	429a      	cmp	r2, r3
 8012ff4:	d022      	beq.n	801303c <_tx_thread_system_suspend+0x2e8>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8012ff6:	4b15      	ldr	r3, [pc, #84]	@ (801304c <_tx_thread_system_suspend+0x2f8>)
 8012ff8:	681b      	ldr	r3, [r3, #0]
 8012ffa:	64fb      	str	r3, [r7, #76]	@ 0x4c
        if (combined_flags == ((ULONG) 0))
 8012ffc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012ffe:	2b00      	cmp	r3, #0
 8013000:	d11c      	bne.n	801303c <_tx_thread_system_suspend+0x2e8>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8013002:	4b17      	ldr	r3, [pc, #92]	@ (8013060 <_tx_thread_system_suspend+0x30c>)
 8013004:	2280      	movs	r2, #128	@ 0x80
 8013006:	0552      	lsls	r2, r2, #21
 8013008:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801300a:	f3ef 8305 	mrs	r3, IPSR
 801300e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013010:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 8013012:	2b00      	cmp	r3, #0
 8013014:	d10c      	bne.n	8013030 <_tx_thread_system_suspend+0x2dc>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013016:	f3ef 8310 	mrs	r3, PRIMASK
 801301a:	613b      	str	r3, [r7, #16]
    return(primask_value);
 801301c:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_primask_value();
 801301e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" CPSIE  i": : : "memory" );
 8013020:	b662      	cpsie	i
}
 8013022:	46c0      	nop			@ (mov r8, r8)
 8013024:	68fb      	ldr	r3, [r7, #12]
 8013026:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013028:	68bb      	ldr	r3, [r7, #8]
 801302a:	f383 8810 	msr	PRIMASK, r3
}
 801302e:	46c0      	nop			@ (mov r8, r8)
}
 8013030:	46c0      	nop			@ (mov r8, r8)
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 8013032:	e003      	b.n	801303c <_tx_thread_system_suspend+0x2e8>
                return;
 8013034:	46c0      	nop			@ (mov r8, r8)
 8013036:	e002      	b.n	801303e <_tx_thread_system_suspend+0x2ea>
            return;
 8013038:	46c0      	nop			@ (mov r8, r8)
 801303a:	e000      	b.n	801303e <_tx_thread_system_suspend+0x2ea>
    return;
 801303c:	46c0      	nop			@ (mov r8, r8)
}
 801303e:	46bd      	mov	sp, r7
 8013040:	b01c      	add	sp, #112	@ 0x70
 8013042:	bd80      	pop	{r7, pc}
 8013044:	2001155c 	.word	0x2001155c
 8013048:	20011b60 	.word	0x20011b60
 801304c:	200115f4 	.word	0x200115f4
 8013050:	20011574 	.word	0x20011574
 8013054:	2001156c 	.word	0x2001156c
 8013058:	20011570 	.word	0x20011570
 801305c:	20011560 	.word	0x20011560
 8013060:	e000ed04 	.word	0xe000ed04

08013064 <_tx_thread_terminate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_terminate(TX_THREAD *thread_ptr)
{
 8013064:	b580      	push	{r7, lr}
 8013066:	b092      	sub	sp, #72	@ 0x48
 8013068:	af00      	add	r7, sp, #0
 801306a:	6078      	str	r0, [r7, #4]
UINT        status;
ULONG       suspension_sequence;


    /* Default to successful completion.  */
    status =  TX_SUCCESS;
 801306c:	2300      	movs	r3, #0
 801306e:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013070:	f3ef 8310 	mrs	r3, PRIMASK
 8013074:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013076:	b672      	cpsid	i
    return(primask_value);
 8013078:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

    /* Lockout interrupts while the thread is being terminated.  */
    TX_DISABLE
 801307a:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Deactivate thread timer, if active.  */
    _tx_timer_system_deactivate(&thread_ptr -> tx_thread_timer);
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	334c      	adds	r3, #76	@ 0x4c
 8013080:	0018      	movs	r0, r3
 8013082:	f000 fa5f 	bl	8013544 <_tx_timer_system_deactivate>

    /* Log this kernel call.  */
    TX_EL_THREAD_TERMINATE_INSERT

    /* Is the thread already terminated?  */
    if (thread_ptr -> tx_thread_state == TX_TERMINATED)
 8013086:	687b      	ldr	r3, [r7, #4]
 8013088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801308a:	2b02      	cmp	r3, #2
 801308c:	d108      	bne.n	80130a0 <_tx_thread_terminate+0x3c>
 801308e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013090:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013094:	f383 8810 	msr	PRIMASK, r3
}
 8013098:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success since thread is already terminated.  */
        status =  TX_SUCCESS;
 801309a:	2300      	movs	r3, #0
 801309c:	643b      	str	r3, [r7, #64]	@ 0x40
 801309e:	e082      	b.n	80131a6 <_tx_thread_terminate+0x142>
    }

    /* Check the specified thread's current status.  */
    else if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 80130a0:	687b      	ldr	r3, [r7, #4]
 80130a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80130a4:	2b01      	cmp	r3, #1
 80130a6:	d100      	bne.n	80130aa <_tx_thread_terminate+0x46>
 80130a8:	e077      	b.n	801319a <_tx_thread_terminate+0x136>
    {

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 80130aa:	4b42      	ldr	r3, [pc, #264]	@ (80131b4 <_tx_thread_terminate+0x150>)
 80130ac:	681b      	ldr	r3, [r3, #0]
 80130ae:	1c5a      	adds	r2, r3, #1
 80130b0:	4b40      	ldr	r3, [pc, #256]	@ (80131b4 <_tx_thread_terminate+0x150>)
 80130b2:	601a      	str	r2, [r3, #0]
        /* Pickup the entry/exit application callback routine.  */
        entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

        /* Check to see if the thread is currently ready.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80130b8:	2b00      	cmp	r3, #0
 80130ba:	d11e      	bne.n	80130fa <_tx_thread_terminate+0x96>
        {

            /* Set the state to terminated.  */
            thread_ptr -> tx_thread_state =  TX_TERMINATED;
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	2202      	movs	r2, #2
 80130c0:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Call actual non-interruptable thread suspension routine.  */
            _tx_thread_system_ni_suspend(thread_ptr, ((ULONG) 0));
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80130c2:	687b      	ldr	r3, [r7, #4]
 80130c4:	2201      	movs	r2, #1
 80130c6:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup for no timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	2200      	movs	r2, #0
 80130cc:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Disable preemption.  */
            _tx_thread_preempt_disable++;
 80130ce:	4b39      	ldr	r3, [pc, #228]	@ (80131b4 <_tx_thread_terminate+0x150>)
 80130d0:	681b      	ldr	r3, [r3, #0]
 80130d2:	1c5a      	adds	r2, r3, #1
 80130d4:	4b37      	ldr	r3, [pc, #220]	@ (80131b4 <_tx_thread_terminate+0x150>)
 80130d6:	601a      	str	r2, [r3, #0]
 80130d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80130da:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80130dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80130de:	f383 8810 	msr	PRIMASK, r3
}
 80130e2:	46c0      	nop			@ (mov r8, r8)
                (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
            }
#endif

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 80130e4:	687b      	ldr	r3, [r7, #4]
 80130e6:	0018      	movs	r0, r3
 80130e8:	f7ff fe34 	bl	8012d54 <_tx_thread_system_suspend>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80130ec:	f3ef 8310 	mrs	r3, PRIMASK
 80130f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" CPSID i" : : : "memory" );
 80130f2:	b672      	cpsid	i
    return(primask_value);
 80130f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

            /* Disable interrupts.  */
            TX_DISABLE
 80130f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80130f8:	e02f      	b.n	801315a <_tx_thread_terminate+0xf6>
        }
        else
        {

            /* Change the state to terminated.  */
            thread_ptr -> tx_thread_state =    TX_TERMINATED;
 80130fa:	687b      	ldr	r3, [r7, #4]
 80130fc:	2202      	movs	r2, #2
 80130fe:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Thread state change.  */
            TX_THREAD_STATE_CHANGE(thread_ptr, TX_TERMINATED)

            /* Set the suspending flag.  This prevents the thread from being
               resumed before the cleanup routine is executed.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	2201      	movs	r2, #1
 8013104:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Pickup the cleanup routine address.  */
            suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 8013106:	687b      	ldr	r3, [r7, #4]
 8013108:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801310a:	63fb      	str	r3, [r7, #60]	@ 0x3c

#ifndef TX_NOT_INTERRUPTABLE

            /* Pickup the suspension sequence number that is used later to verify that the
               cleanup is still necessary.  */
            suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 801310c:	687b      	ldr	r3, [r7, #4]
 801310e:	22ac      	movs	r2, #172	@ 0xac
 8013110:	589b      	ldr	r3, [r3, r2]
 8013112:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013114:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013116:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801311a:	f383 8810 	msr	PRIMASK, r3
}
 801311e:	46c0      	nop			@ (mov r8, r8)
            /* Restore interrupts.  */
            TX_RESTORE
#endif

            /* Call any cleanup routines.  */
            if (suspend_cleanup != TX_NULL)
 8013120:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013122:	2b00      	cmp	r3, #0
 8013124:	d004      	beq.n	8013130 <_tx_thread_terminate+0xcc>
            {

                /* Yes, there is a function to call.  */
                (suspend_cleanup)(thread_ptr, suspension_sequence);
 8013126:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8013128:	687a      	ldr	r2, [r7, #4]
 801312a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801312c:	0010      	movs	r0, r2
 801312e:	4798      	blx	r3
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013130:	f3ef 8310 	mrs	r3, PRIMASK
 8013134:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013136:	b672      	cpsid	i
    return(primask_value);
 8013138:	69bb      	ldr	r3, [r7, #24]
            }

#ifndef TX_NOT_INTERRUPTABLE

            /* Disable interrupts.  */
            TX_DISABLE
 801313a:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

            /* Clear the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_FALSE;
 801313c:	687b      	ldr	r3, [r7, #4]
 801313e:	2200      	movs	r2, #0
 8013140:	639a      	str	r2, [r3, #56]	@ 0x38
 8013142:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013144:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013146:	69fb      	ldr	r3, [r7, #28]
 8013148:	f383 8810 	msr	PRIMASK, r3
}
 801314c:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801314e:	f3ef 8310 	mrs	r3, PRIMASK
 8013152:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013154:	b672      	cpsid	i
    return(primask_value);
 8013156:	6a3b      	ldr	r3, [r7, #32]
#endif

#ifndef TX_NOT_INTERRUPTABLE

            /* Disable interrupts.  */
            TX_DISABLE
 8013158:	647b      	str	r3, [r7, #68]	@ 0x44
 801315a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801315c:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801315e:	697b      	ldr	r3, [r7, #20]
 8013160:	f383 8810 	msr	PRIMASK, r3
}
 8013164:	46c0      	nop			@ (mov r8, r8)
        /* Restore interrupts.  */
        TX_RESTORE
#endif

        /* Determine if the application is using mutexes.  */
        if (_tx_thread_mutex_release != TX_NULL)
 8013166:	4b14      	ldr	r3, [pc, #80]	@ (80131b8 <_tx_thread_terminate+0x154>)
 8013168:	681b      	ldr	r3, [r3, #0]
 801316a:	2b00      	cmp	r3, #0
 801316c:	d004      	beq.n	8013178 <_tx_thread_terminate+0x114>
        {

            /* Yes, call the mutex release function via a function pointer that
               is setup during initialization.  */
            (_tx_thread_mutex_release)(thread_ptr);
 801316e:	4b12      	ldr	r3, [pc, #72]	@ (80131b8 <_tx_thread_terminate+0x154>)
 8013170:	681b      	ldr	r3, [r3, #0]
 8013172:	687a      	ldr	r2, [r7, #4]
 8013174:	0010      	movs	r0, r2
 8013176:	4798      	blx	r3
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013178:	f3ef 8310 	mrs	r3, PRIMASK
 801317c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801317e:	b672      	cpsid	i
    return(primask_value);
 8013180:	68fb      	ldr	r3, [r7, #12]
        }

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 8013182:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

        /* Enable preemption.  */
        _tx_thread_preempt_disable--;
 8013184:	4b0b      	ldr	r3, [pc, #44]	@ (80131b4 <_tx_thread_terminate+0x150>)
 8013186:	681b      	ldr	r3, [r3, #0]
 8013188:	1e5a      	subs	r2, r3, #1
 801318a:	4b0a      	ldr	r3, [pc, #40]	@ (80131b4 <_tx_thread_terminate+0x150>)
 801318c:	601a      	str	r2, [r3, #0]
 801318e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013190:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013192:	693b      	ldr	r3, [r7, #16]
 8013194:	f383 8810 	msr	PRIMASK, r3
}
 8013198:	e005      	b.n	80131a6 <_tx_thread_terminate+0x142>
 801319a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801319c:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801319e:	68bb      	ldr	r3, [r7, #8]
 80131a0:	f383 8810 	msr	PRIMASK, r3
}
 80131a4:	46c0      	nop			@ (mov r8, r8)
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 80131a6:	f7ff fc9d 	bl	8012ae4 <_tx_thread_system_preempt_check>

    /* Return completion status.  */
    return(status);
 80131aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 80131ac:	0018      	movs	r0, r3
 80131ae:	46bd      	mov	sp, r7
 80131b0:	b012      	add	sp, #72	@ 0x48
 80131b2:	bd80      	pop	{r7, pc}
 80131b4:	200115f4 	.word	0x200115f4
 80131b8:	200115f8 	.word	0x200115f8

080131bc <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 80131bc:	b580      	push	{r7, lr}
 80131be:	b084      	sub	sp, #16
 80131c0:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80131c2:	4b1f      	ldr	r3, [pc, #124]	@ (8013240 <_tx_thread_time_slice+0x84>)
 80131c4:	681b      	ldr	r3, [r3, #0]
 80131c6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80131c8:	f3ef 8310 	mrs	r3, PRIMASK
 80131cc:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80131ce:	b672      	cpsid	i
    return(primask_value);
 80131d0:	687b      	ldr	r3, [r7, #4]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 80131d2:	60bb      	str	r3, [r7, #8]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 80131d4:	4b1b      	ldr	r3, [pc, #108]	@ (8013244 <_tx_thread_time_slice+0x88>)
 80131d6:	2200      	movs	r2, #0
 80131d8:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 80131da:	68fb      	ldr	r3, [r7, #12]
 80131dc:	2b00      	cmp	r3, #0
 80131de:	d024      	beq.n	801322a <_tx_thread_time_slice+0x6e>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 80131e0:	68fb      	ldr	r3, [r7, #12]
 80131e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80131e4:	2b00      	cmp	r3, #0
 80131e6:	d120      	bne.n	801322a <_tx_thread_time_slice+0x6e>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 80131e8:	68fb      	ldr	r3, [r7, #12]
 80131ea:	69da      	ldr	r2, [r3, #28]
 80131ec:	68fb      	ldr	r3, [r7, #12]
 80131ee:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 80131f0:	68fb      	ldr	r3, [r7, #12]
 80131f2:	699a      	ldr	r2, [r3, #24]
 80131f4:	4b14      	ldr	r3, [pc, #80]	@ (8013248 <_tx_thread_time_slice+0x8c>)
 80131f6:	601a      	str	r2, [r3, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 80131f8:	68fb      	ldr	r3, [r7, #12]
 80131fa:	6a1b      	ldr	r3, [r3, #32]
 80131fc:	68fa      	ldr	r2, [r7, #12]
 80131fe:	429a      	cmp	r2, r3
 8013200:	d013      	beq.n	801322a <_tx_thread_time_slice+0x6e>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 8013202:	68fb      	ldr	r3, [r7, #12]
 8013204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013206:	68fb      	ldr	r3, [r7, #12]
 8013208:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801320a:	429a      	cmp	r2, r3
 801320c:	d10d      	bne.n	801322a <_tx_thread_time_slice+0x6e>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 801320e:	68fb      	ldr	r3, [r7, #12]
 8013210:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013212:	68fb      	ldr	r3, [r7, #12]
 8013214:	6a19      	ldr	r1, [r3, #32]
 8013216:	4b0d      	ldr	r3, [pc, #52]	@ (801324c <_tx_thread_time_slice+0x90>)
 8013218:	0092      	lsls	r2, r2, #2
 801321a:	50d1      	str	r1, [r2, r3]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 801321c:	4b0c      	ldr	r3, [pc, #48]	@ (8013250 <_tx_thread_time_slice+0x94>)
 801321e:	681a      	ldr	r2, [r3, #0]
 8013220:	4b0a      	ldr	r3, [pc, #40]	@ (801324c <_tx_thread_time_slice+0x90>)
 8013222:	0092      	lsls	r2, r2, #2
 8013224:	58d2      	ldr	r2, [r2, r3]
 8013226:	4b0b      	ldr	r3, [pc, #44]	@ (8013254 <_tx_thread_time_slice+0x98>)
 8013228:	601a      	str	r2, [r3, #0]
 801322a:	68bb      	ldr	r3, [r7, #8]
 801322c:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801322e:	683b      	ldr	r3, [r7, #0]
 8013230:	f383 8810 	msr	PRIMASK, r3
}
 8013234:	46c0      	nop			@ (mov r8, r8)

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 8013236:	46c0      	nop			@ (mov r8, r8)
 8013238:	46bd      	mov	sp, r7
 801323a:	b004      	add	sp, #16
 801323c:	bd80      	pop	{r7, pc}
 801323e:	46c0      	nop			@ (mov r8, r8)
 8013240:	2001155c 	.word	0x2001155c
 8013244:	20011604 	.word	0x20011604
 8013248:	20011b60 	.word	0x20011b60
 801324c:	20011574 	.word	0x20011574
 8013250:	20011570 	.word	0x20011570
 8013254:	20011560 	.word	0x20011560

08013258 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 8013258:	b580      	push	{r7, lr}
 801325a:	b08a      	sub	sp, #40	@ 0x28
 801325c:	af00      	add	r7, sp, #0
 801325e:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 8013260:	687b      	ldr	r3, [r7, #4]
 8013262:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013264:	f3ef 8310 	mrs	r3, PRIMASK
 8013268:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801326a:	b672      	cpsid	i
    return(primask_value);
 801326c:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts.  */
    TX_DISABLE
 801326e:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 8013270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013274:	2b04      	cmp	r3, #4
 8013276:	d10f      	bne.n	8013298 <_tx_thread_timeout+0x40>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 8013278:	4b14      	ldr	r3, [pc, #80]	@ (80132cc <_tx_thread_timeout+0x74>)
 801327a:	681b      	ldr	r3, [r3, #0]
 801327c:	1c5a      	adds	r2, r3, #1
 801327e:	4b13      	ldr	r3, [pc, #76]	@ (80132cc <_tx_thread_timeout+0x74>)
 8013280:	601a      	str	r2, [r3, #0]
 8013282:	6a3b      	ldr	r3, [r7, #32]
 8013284:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013286:	693b      	ldr	r3, [r7, #16]
 8013288:	f383 8810 	msr	PRIMASK, r3
}
 801328c:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 801328e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013290:	0018      	movs	r0, r3
 8013292:	f7ff fc5f 	bl	8012b54 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8013296:	e014      	b.n	80132c2 <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 8013298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801329a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801329c:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 801329e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132a0:	22ac      	movs	r2, #172	@ 0xac
 80132a2:	589b      	ldr	r3, [r3, r2]
 80132a4:	61bb      	str	r3, [r7, #24]
 80132a6:	6a3b      	ldr	r3, [r7, #32]
 80132a8:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80132aa:	68fb      	ldr	r3, [r7, #12]
 80132ac:	f383 8810 	msr	PRIMASK, r3
}
 80132b0:	46c0      	nop			@ (mov r8, r8)
        if (suspend_cleanup != TX_NULL)
 80132b2:	69fb      	ldr	r3, [r7, #28]
 80132b4:	2b00      	cmp	r3, #0
 80132b6:	d004      	beq.n	80132c2 <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 80132b8:	69b9      	ldr	r1, [r7, #24]
 80132ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80132bc:	69fb      	ldr	r3, [r7, #28]
 80132be:	0010      	movs	r0, r2
 80132c0:	4798      	blx	r3
}
 80132c2:	46c0      	nop			@ (mov r8, r8)
 80132c4:	46bd      	mov	sp, r7
 80132c6:	b00a      	add	sp, #40	@ 0x28
 80132c8:	bd80      	pop	{r7, pc}
 80132ca:	46c0      	nop			@ (mov r8, r8)
 80132cc:	200115f4 	.word	0x200115f4

080132d0 <_tx_time_get>:
/*  12-31-2020     Andres Mlinar            Modified comment(s),          */
/*                                            resulting in version 6.1.3  */
/*                                                                        */
/**************************************************************************/
ULONG  _tx_time_get(VOID)
{
 80132d0:	b580      	push	{r7, lr}
 80132d2:	b084      	sub	sp, #16
 80132d4:	af00      	add	r7, sp, #0
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80132d6:	f3ef 8310 	mrs	r3, PRIMASK
 80132da:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80132dc:	b672      	cpsid	i
    return(primask_value);
 80132de:	683b      	ldr	r3, [r7, #0]
#endif
ULONG   temp_time;


    /* Disable interrupts.  */
    TX_DISABLE
 80132e0:	60fb      	str	r3, [r7, #12]

    /* Pickup the system clock time.  */
    temp_time =  _tx_timer_system_clock;
 80132e2:	4b07      	ldr	r3, [pc, #28]	@ (8013300 <_tx_time_get+0x30>)
 80132e4:	681b      	ldr	r3, [r3, #0]
 80132e6:	60bb      	str	r3, [r7, #8]
 80132e8:	68fb      	ldr	r3, [r7, #12]
 80132ea:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80132ec:	687b      	ldr	r3, [r7, #4]
 80132ee:	f383 8810 	msr	PRIMASK, r3
}
 80132f2:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the time.  */
    return(temp_time);
 80132f4:	68bb      	ldr	r3, [r7, #8]
}
 80132f6:	0018      	movs	r0, r3
 80132f8:	46bd      	mov	sp, r7
 80132fa:	b004      	add	sp, #16
 80132fc:	bd80      	pop	{r7, pc}
 80132fe:	46c0      	nop			@ (mov r8, r8)
 8013300:	20011600 	.word	0x20011600

08013304 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 8013304:	b580      	push	{r7, lr}
 8013306:	b084      	sub	sp, #16
 8013308:	af00      	add	r7, sp, #0
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801330a:	f3ef 8310 	mrs	r3, PRIMASK
 801330e:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013310:	b672      	cpsid	i
    return(primask_value);
 8013312:	687b      	ldr	r3, [r7, #4]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 8013314:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 8013316:	4b09      	ldr	r3, [pc, #36]	@ (801333c <_tx_timer_expiration_process+0x38>)
 8013318:	681b      	ldr	r3, [r3, #0]
 801331a:	1c5a      	adds	r2, r3, #1
 801331c:	4b07      	ldr	r3, [pc, #28]	@ (801333c <_tx_timer_expiration_process+0x38>)
 801331e:	601a      	str	r2, [r3, #0]
 8013320:	68fb      	ldr	r3, [r7, #12]
 8013322:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013324:	68bb      	ldr	r3, [r7, #8]
 8013326:	f383 8810 	msr	PRIMASK, r3
}
 801332a:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 801332c:	4b04      	ldr	r3, [pc, #16]	@ (8013340 <_tx_timer_expiration_process+0x3c>)
 801332e:	0018      	movs	r0, r3
 8013330:	f7ff fc10 	bl	8012b54 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8013334:	46c0      	nop			@ (mov r8, r8)
 8013336:	46bd      	mov	sp, r7
 8013338:	b004      	add	sp, #16
 801333a:	bd80      	pop	{r7, pc}
 801333c:	200115f4 	.word	0x200115f4
 8013340:	200116a4 	.word	0x200116a4

08013344 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 8013344:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013346:	46ce      	mov	lr, r9
 8013348:	4647      	mov	r7, r8
 801334a:	b580      	push	{r7, lr}
 801334c:	b08d      	sub	sp, #52	@ 0x34
 801334e:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 8013350:	4b39      	ldr	r3, [pc, #228]	@ (8013438 <_tx_timer_initialize+0xf4>)
 8013352:	2200      	movs	r2, #0
 8013354:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 8013356:	4b39      	ldr	r3, [pc, #228]	@ (801343c <_tx_timer_initialize+0xf8>)
 8013358:	2200      	movs	r2, #0
 801335a:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 801335c:	4b38      	ldr	r3, [pc, #224]	@ (8013440 <_tx_timer_initialize+0xfc>)
 801335e:	2200      	movs	r2, #0
 8013360:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 8013362:	4b38      	ldr	r3, [pc, #224]	@ (8013444 <_tx_timer_initialize+0x100>)
 8013364:	2200      	movs	r2, #0
 8013366:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 8013368:	4b37      	ldr	r3, [pc, #220]	@ (8013448 <_tx_timer_initialize+0x104>)
 801336a:	2200      	movs	r2, #0
 801336c:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 801336e:	4b37      	ldr	r3, [pc, #220]	@ (801344c <_tx_timer_initialize+0x108>)
 8013370:	617b      	str	r3, [r7, #20]
 8013372:	230f      	movs	r3, #15
 8013374:	18fb      	adds	r3, r7, r3
 8013376:	2200      	movs	r2, #0
 8013378:	701a      	strb	r2, [r3, #0]
 801337a:	2380      	movs	r3, #128	@ 0x80
 801337c:	60bb      	str	r3, [r7, #8]
 801337e:	2300      	movs	r3, #0
 8013380:	613b      	str	r3, [r7, #16]
 8013382:	e009      	b.n	8013398 <_tx_timer_initialize+0x54>
 8013384:	697b      	ldr	r3, [r7, #20]
 8013386:	1c5a      	adds	r2, r3, #1
 8013388:	617a      	str	r2, [r7, #20]
 801338a:	220f      	movs	r2, #15
 801338c:	18ba      	adds	r2, r7, r2
 801338e:	7812      	ldrb	r2, [r2, #0]
 8013390:	701a      	strb	r2, [r3, #0]
 8013392:	693b      	ldr	r3, [r7, #16]
 8013394:	3301      	adds	r3, #1
 8013396:	613b      	str	r3, [r7, #16]
 8013398:	693a      	ldr	r2, [r7, #16]
 801339a:	68bb      	ldr	r3, [r7, #8]
 801339c:	429a      	cmp	r2, r3
 801339e:	d3f1      	bcc.n	8013384 <_tx_timer_initialize+0x40>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 80133a0:	4b2b      	ldr	r3, [pc, #172]	@ (8013450 <_tx_timer_initialize+0x10c>)
 80133a2:	4a2a      	ldr	r2, [pc, #168]	@ (801344c <_tx_timer_initialize+0x108>)
 80133a4:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 80133a6:	4b2b      	ldr	r3, [pc, #172]	@ (8013454 <_tx_timer_initialize+0x110>)
 80133a8:	4a28      	ldr	r2, [pc, #160]	@ (801344c <_tx_timer_initialize+0x108>)
 80133aa:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 80133ac:	4b2a      	ldr	r3, [pc, #168]	@ (8013458 <_tx_timer_initialize+0x114>)
 80133ae:	4a2b      	ldr	r2, [pc, #172]	@ (801345c <_tx_timer_initialize+0x118>)
 80133b0:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 80133b2:	4b29      	ldr	r3, [pc, #164]	@ (8013458 <_tx_timer_initialize+0x114>)
 80133b4:	681b      	ldr	r3, [r3, #0]
 80133b6:	1d1a      	adds	r2, r3, #4
 80133b8:	4b27      	ldr	r3, [pc, #156]	@ (8013458 <_tx_timer_initialize+0x114>)
 80133ba:	601a      	str	r2, [r3, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 80133bc:	4b28      	ldr	r3, [pc, #160]	@ (8013460 <_tx_timer_initialize+0x11c>)
 80133be:	4a29      	ldr	r2, [pc, #164]	@ (8013464 <_tx_timer_initialize+0x120>)
 80133c0:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 80133c2:	4b29      	ldr	r3, [pc, #164]	@ (8013468 <_tx_timer_initialize+0x124>)
 80133c4:	2280      	movs	r2, #128	@ 0x80
 80133c6:	00d2      	lsls	r2, r2, #3
 80133c8:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 80133ca:	4b28      	ldr	r3, [pc, #160]	@ (801346c <_tx_timer_initialize+0x128>)
 80133cc:	2200      	movs	r2, #0
 80133ce:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 80133d0:	4b23      	ldr	r3, [pc, #140]	@ (8013460 <_tx_timer_initialize+0x11c>)
 80133d2:	681a      	ldr	r2, [r3, #0]
 80133d4:	4b24      	ldr	r3, [pc, #144]	@ (8013468 <_tx_timer_initialize+0x124>)
 80133d6:	6819      	ldr	r1, [r3, #0]
 80133d8:	4b24      	ldr	r3, [pc, #144]	@ (801346c <_tx_timer_initialize+0x128>)
 80133da:	6818      	ldr	r0, [r3, #0]
 80133dc:	4b23      	ldr	r3, [pc, #140]	@ (801346c <_tx_timer_initialize+0x128>)
 80133de:	681b      	ldr	r3, [r3, #0]
 80133e0:	4699      	mov	r9, r3
 80133e2:	4c23      	ldr	r4, [pc, #140]	@ (8013470 <_tx_timer_initialize+0x12c>)
 80133e4:	46a0      	mov	r8, r4
 80133e6:	4e23      	ldr	r6, [pc, #140]	@ (8013474 <_tx_timer_initialize+0x130>)
 80133e8:	4d23      	ldr	r5, [pc, #140]	@ (8013478 <_tx_timer_initialize+0x134>)
 80133ea:	4c24      	ldr	r4, [pc, #144]	@ (801347c <_tx_timer_initialize+0x138>)
 80133ec:	2300      	movs	r3, #0
 80133ee:	469c      	mov	ip, r3
 80133f0:	4663      	mov	r3, ip
 80133f2:	9305      	str	r3, [sp, #20]
 80133f4:	2300      	movs	r3, #0
 80133f6:	469c      	mov	ip, r3
 80133f8:	4663      	mov	r3, ip
 80133fa:	9304      	str	r3, [sp, #16]
 80133fc:	464b      	mov	r3, r9
 80133fe:	9303      	str	r3, [sp, #12]
 8013400:	9002      	str	r0, [sp, #8]
 8013402:	9101      	str	r1, [sp, #4]
 8013404:	9200      	str	r2, [sp, #0]
 8013406:	4643      	mov	r3, r8
 8013408:	0032      	movs	r2, r6
 801340a:	0029      	movs	r1, r5
 801340c:	0020      	movs	r0, r4
 801340e:	f7fe ff31 	bl	8012274 <_tx_thread_create>
 8013412:	0003      	movs	r3, r0
 8013414:	607b      	str	r3, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 8013416:	687b      	ldr	r3, [r7, #4]
 8013418:	2b00      	cmp	r3, #0
 801341a:	d1d9      	bne.n	80133d0 <_tx_timer_initialize+0x8c>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 801341c:	4b18      	ldr	r3, [pc, #96]	@ (8013480 <_tx_timer_initialize+0x13c>)
 801341e:	2200      	movs	r2, #0
 8013420:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 8013422:	4b18      	ldr	r3, [pc, #96]	@ (8013484 <_tx_timer_initialize+0x140>)
 8013424:	2200      	movs	r2, #0
 8013426:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 8013428:	46c0      	nop			@ (mov r8, r8)
 801342a:	46bd      	mov	sp, r7
 801342c:	b007      	add	sp, #28
 801342e:	bcc0      	pop	{r6, r7}
 8013430:	46b9      	mov	r9, r7
 8013432:	46b0      	mov	r8, r6
 8013434:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013436:	46c0      	nop			@ (mov r8, r8)
 8013438:	20011600 	.word	0x20011600
 801343c:	20011b60 	.word	0x20011b60
 8013440:	20011604 	.word	0x20011604
 8013444:	20011694 	.word	0x20011694
 8013448:	200116a0 	.word	0x200116a0
 801344c:	20011608 	.word	0x20011608
 8013450:	20011688 	.word	0x20011688
 8013454:	20011690 	.word	0x20011690
 8013458:	2001168c 	.word	0x2001168c
 801345c:	20011684 	.word	0x20011684
 8013460:	20011754 	.word	0x20011754
 8013464:	20011760 	.word	0x20011760
 8013468:	20011758 	.word	0x20011758
 801346c:	2001175c 	.word	0x2001175c
 8013470:	4154494d 	.word	0x4154494d
 8013474:	080135b1 	.word	0x080135b1
 8013478:	0801f3d0 	.word	0x0801f3d0
 801347c:	200116a4 	.word	0x200116a4
 8013480:	20011698 	.word	0x20011698
 8013484:	2001169c 	.word	0x2001169c

08013488 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 8013488:	b580      	push	{r7, lr}
 801348a:	b088      	sub	sp, #32
 801348c:	af00      	add	r7, sp, #0
 801348e:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 8013490:	687b      	ldr	r3, [r7, #4]
 8013492:	681b      	ldr	r3, [r3, #0]
 8013494:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 8013496:	697b      	ldr	r3, [r7, #20]
 8013498:	2b00      	cmp	r3, #0
 801349a:	d049      	beq.n	8013530 <_tx_timer_system_activate+0xa8>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 801349c:	697b      	ldr	r3, [r7, #20]
 801349e:	3301      	adds	r3, #1
 80134a0:	d046      	beq.n	8013530 <_tx_timer_system_activate+0xa8>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 80134a2:	687b      	ldr	r3, [r7, #4]
 80134a4:	699b      	ldr	r3, [r3, #24]
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	d142      	bne.n	8013530 <_tx_timer_system_activate+0xa8>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 80134aa:	697b      	ldr	r3, [r7, #20]
 80134ac:	2b20      	cmp	r3, #32
 80134ae:	d902      	bls.n	80134b6 <_tx_timer_system_activate+0x2e>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 80134b0:	231f      	movs	r3, #31
 80134b2:	61bb      	str	r3, [r7, #24]
 80134b4:	e002      	b.n	80134bc <_tx_timer_system_activate+0x34>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 80134b6:	697b      	ldr	r3, [r7, #20]
 80134b8:	3b01      	subs	r3, #1
 80134ba:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 80134bc:	4b1e      	ldr	r3, [pc, #120]	@ (8013538 <_tx_timer_system_activate+0xb0>)
 80134be:	681a      	ldr	r2, [r3, #0]
 80134c0:	69bb      	ldr	r3, [r7, #24]
 80134c2:	009b      	lsls	r3, r3, #2
 80134c4:	18d3      	adds	r3, r2, r3
 80134c6:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 80134c8:	4b1c      	ldr	r3, [pc, #112]	@ (801353c <_tx_timer_system_activate+0xb4>)
 80134ca:	681b      	ldr	r3, [r3, #0]
 80134cc:	69fa      	ldr	r2, [r7, #28]
 80134ce:	429a      	cmp	r2, r3
 80134d0:	d30b      	bcc.n	80134ea <_tx_timer_system_activate+0x62>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 80134d2:	4b1a      	ldr	r3, [pc, #104]	@ (801353c <_tx_timer_system_activate+0xb4>)
 80134d4:	681b      	ldr	r3, [r3, #0]
 80134d6:	69fa      	ldr	r2, [r7, #28]
 80134d8:	1ad3      	subs	r3, r2, r3
 80134da:	109b      	asrs	r3, r3, #2
 80134dc:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 80134de:	4b18      	ldr	r3, [pc, #96]	@ (8013540 <_tx_timer_system_activate+0xb8>)
 80134e0:	681a      	ldr	r2, [r3, #0]
 80134e2:	693b      	ldr	r3, [r7, #16]
 80134e4:	009b      	lsls	r3, r3, #2
 80134e6:	18d3      	adds	r3, r2, r3
 80134e8:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 80134ea:	69fb      	ldr	r3, [r7, #28]
 80134ec:	681b      	ldr	r3, [r3, #0]
 80134ee:	2b00      	cmp	r3, #0
 80134f0:	d109      	bne.n	8013506 <_tx_timer_system_activate+0x7e>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 80134f2:	687b      	ldr	r3, [r7, #4]
 80134f4:	687a      	ldr	r2, [r7, #4]
 80134f6:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	687a      	ldr	r2, [r7, #4]
 80134fc:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 80134fe:	69fb      	ldr	r3, [r7, #28]
 8013500:	687a      	ldr	r2, [r7, #4]
 8013502:	601a      	str	r2, [r3, #0]
 8013504:	e011      	b.n	801352a <_tx_timer_system_activate+0xa2>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 8013506:	69fb      	ldr	r3, [r7, #28]
 8013508:	681b      	ldr	r3, [r3, #0]
 801350a:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 801350c:	68fb      	ldr	r3, [r7, #12]
 801350e:	695b      	ldr	r3, [r3, #20]
 8013510:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8013512:	68bb      	ldr	r3, [r7, #8]
 8013514:	687a      	ldr	r2, [r7, #4]
 8013516:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 8013518:	68fb      	ldr	r3, [r7, #12]
 801351a:	687a      	ldr	r2, [r7, #4]
 801351c:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 801351e:	687b      	ldr	r3, [r7, #4]
 8013520:	68fa      	ldr	r2, [r7, #12]
 8013522:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 8013524:	687b      	ldr	r3, [r7, #4]
 8013526:	68ba      	ldr	r2, [r7, #8]
 8013528:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 801352a:	687b      	ldr	r3, [r7, #4]
 801352c:	69fa      	ldr	r2, [r7, #28]
 801352e:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 8013530:	46c0      	nop			@ (mov r8, r8)
 8013532:	46bd      	mov	sp, r7
 8013534:	b008      	add	sp, #32
 8013536:	bd80      	pop	{r7, pc}
 8013538:	20011690 	.word	0x20011690
 801353c:	2001168c 	.word	0x2001168c
 8013540:	20011688 	.word	0x20011688

08013544 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 8013544:	b580      	push	{r7, lr}
 8013546:	b086      	sub	sp, #24
 8013548:	af00      	add	r7, sp, #0
 801354a:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 801354c:	687b      	ldr	r3, [r7, #4]
 801354e:	699b      	ldr	r3, [r3, #24]
 8013550:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 8013552:	697b      	ldr	r3, [r7, #20]
 8013554:	2b00      	cmp	r3, #0
 8013556:	d026      	beq.n	80135a6 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 8013558:	687b      	ldr	r3, [r7, #4]
 801355a:	691b      	ldr	r3, [r3, #16]
 801355c:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 801355e:	687a      	ldr	r2, [r7, #4]
 8013560:	693b      	ldr	r3, [r7, #16]
 8013562:	429a      	cmp	r2, r3
 8013564:	d108      	bne.n	8013578 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8013566:	697b      	ldr	r3, [r7, #20]
 8013568:	681b      	ldr	r3, [r3, #0]
 801356a:	687a      	ldr	r2, [r7, #4]
 801356c:	429a      	cmp	r2, r3
 801356e:	d117      	bne.n	80135a0 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 8013570:	697b      	ldr	r3, [r7, #20]
 8013572:	2200      	movs	r2, #0
 8013574:	601a      	str	r2, [r3, #0]
 8013576:	e013      	b.n	80135a0 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 8013578:	687b      	ldr	r3, [r7, #4]
 801357a:	695b      	ldr	r3, [r3, #20]
 801357c:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 801357e:	693b      	ldr	r3, [r7, #16]
 8013580:	68fa      	ldr	r2, [r7, #12]
 8013582:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 8013584:	68fb      	ldr	r3, [r7, #12]
 8013586:	693a      	ldr	r2, [r7, #16]
 8013588:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 801358a:	697b      	ldr	r3, [r7, #20]
 801358c:	681b      	ldr	r3, [r3, #0]
 801358e:	687a      	ldr	r2, [r7, #4]
 8013590:	429a      	cmp	r2, r3
 8013592:	d105      	bne.n	80135a0 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 8013594:	693b      	ldr	r3, [r7, #16]
 8013596:	697a      	ldr	r2, [r7, #20]
 8013598:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 801359a:	697b      	ldr	r3, [r7, #20]
 801359c:	693a      	ldr	r2, [r7, #16]
 801359e:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 80135a0:	687b      	ldr	r3, [r7, #4]
 80135a2:	2200      	movs	r2, #0
 80135a4:	619a      	str	r2, [r3, #24]
    }
}
 80135a6:	46c0      	nop			@ (mov r8, r8)
 80135a8:	46bd      	mov	sp, r7
 80135aa:	b006      	add	sp, #24
 80135ac:	bd80      	pop	{r7, pc}
	...

080135b0 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 80135b0:	b580      	push	{r7, lr}
 80135b2:	b094      	sub	sp, #80	@ 0x50
 80135b4:	af00      	add	r7, sp, #0
 80135b6:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 80135b8:	2300      	movs	r3, #0
 80135ba:	647b      	str	r3, [r7, #68]	@ 0x44
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 80135bc:	687b      	ldr	r3, [r7, #4]
 80135be:	4a70      	ldr	r2, [pc, #448]	@ (8013780 <_tx_timer_thread_entry+0x1d0>)
 80135c0:	4293      	cmp	r3, r2
 80135c2:	d000      	beq.n	80135c6 <_tx_timer_thread_entry+0x16>
 80135c4:	e0d8      	b.n	8013778 <_tx_timer_thread_entry+0x1c8>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80135c6:	f3ef 8310 	mrs	r3, PRIMASK
 80135ca:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" CPSID i" : : : "memory" );
 80135cc:	b672      	cpsid	i
    return(primask_value);
 80135ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 80135d0:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 80135d2:	4b6c      	ldr	r3, [pc, #432]	@ (8013784 <_tx_timer_thread_entry+0x1d4>)
 80135d4:	681b      	ldr	r3, [r3, #0]
 80135d6:	681b      	ldr	r3, [r3, #0]
 80135d8:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 80135da:	68fb      	ldr	r3, [r7, #12]
 80135dc:	2b00      	cmp	r3, #0
 80135de:	d003      	beq.n	80135e8 <_tx_timer_thread_entry+0x38>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 80135e0:	68fb      	ldr	r3, [r7, #12]
 80135e2:	220c      	movs	r2, #12
 80135e4:	18ba      	adds	r2, r7, r2
 80135e6:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 80135e8:	4b66      	ldr	r3, [pc, #408]	@ (8013784 <_tx_timer_thread_entry+0x1d4>)
 80135ea:	681b      	ldr	r3, [r3, #0]
 80135ec:	2200      	movs	r2, #0
 80135ee:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 80135f0:	4b64      	ldr	r3, [pc, #400]	@ (8013784 <_tx_timer_thread_entry+0x1d4>)
 80135f2:	681b      	ldr	r3, [r3, #0]
 80135f4:	1d1a      	adds	r2, r3, #4
 80135f6:	4b63      	ldr	r3, [pc, #396]	@ (8013784 <_tx_timer_thread_entry+0x1d4>)
 80135f8:	601a      	str	r2, [r3, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 80135fa:	4b62      	ldr	r3, [pc, #392]	@ (8013784 <_tx_timer_thread_entry+0x1d4>)
 80135fc:	681a      	ldr	r2, [r3, #0]
 80135fe:	4b62      	ldr	r3, [pc, #392]	@ (8013788 <_tx_timer_thread_entry+0x1d8>)
 8013600:	681b      	ldr	r3, [r3, #0]
 8013602:	429a      	cmp	r2, r3
 8013604:	d103      	bne.n	801360e <_tx_timer_thread_entry+0x5e>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 8013606:	4b61      	ldr	r3, [pc, #388]	@ (801378c <_tx_timer_thread_entry+0x1dc>)
 8013608:	681a      	ldr	r2, [r3, #0]
 801360a:	4b5e      	ldr	r3, [pc, #376]	@ (8013784 <_tx_timer_thread_entry+0x1d4>)
 801360c:	601a      	str	r2, [r3, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 801360e:	4b60      	ldr	r3, [pc, #384]	@ (8013790 <_tx_timer_thread_entry+0x1e0>)
 8013610:	2200      	movs	r2, #0
 8013612:	601a      	str	r2, [r3, #0]
 8013614:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013616:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801361a:	f383 8810 	msr	PRIMASK, r3
}
 801361e:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013620:	f3ef 8310 	mrs	r3, PRIMASK
 8013624:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013626:	b672      	cpsid	i
    return(primask_value);
 8013628:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 801362a:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 801362c:	e07d      	b.n	801372a <_tx_timer_thread_entry+0x17a>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 801362e:	68fb      	ldr	r3, [r7, #12]
 8013630:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 8013632:	68fb      	ldr	r3, [r7, #12]
 8013634:	691b      	ldr	r3, [r3, #16]
 8013636:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 8013638:	2300      	movs	r3, #0
 801363a:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 801363c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801363e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013640:	429a      	cmp	r2, r3
 8013642:	d102      	bne.n	801364a <_tx_timer_thread_entry+0x9a>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 8013644:	2300      	movs	r3, #0
 8013646:	60fb      	str	r3, [r7, #12]
 8013648:	e00e      	b.n	8013668 <_tx_timer_thread_entry+0xb8>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 801364a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801364c:	695b      	ldr	r3, [r3, #20]
 801364e:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8013650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013652:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013654:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 8013656:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013658:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801365a:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 801365c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801365e:	220c      	movs	r2, #12
 8013660:	18ba      	adds	r2, r7, r2
 8013662:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 8013664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013666:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 8013668:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801366a:	681b      	ldr	r3, [r3, #0]
 801366c:	2b20      	cmp	r3, #32
 801366e:	d911      	bls.n	8013694 <_tx_timer_thread_entry+0xe4>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 8013670:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013672:	681b      	ldr	r3, [r3, #0]
 8013674:	3b20      	subs	r3, #32
 8013676:	001a      	movs	r2, r3
                    current_timer -> tx_timer_internal_remaining_ticks =
 8013678:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801367a:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 801367c:	2300      	movs	r3, #0
 801367e:	64bb      	str	r3, [r7, #72]	@ 0x48

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8013680:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013682:	2208      	movs	r2, #8
 8013684:	18ba      	adds	r2, r7, r2
 8013686:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 8013688:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801368a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801368c:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 801368e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013690:	60bb      	str	r3, [r7, #8]
 8013692:	e01a      	b.n	80136ca <_tx_timer_thread_entry+0x11a>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 8013694:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013696:	689b      	ldr	r3, [r3, #8]
 8013698:	64bb      	str	r3, [r7, #72]	@ 0x48
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 801369a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801369c:	68db      	ldr	r3, [r3, #12]
 801369e:	647b      	str	r3, [r7, #68]	@ 0x44

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 80136a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80136a2:	685a      	ldr	r2, [r3, #4]
 80136a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80136a6:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 80136a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80136aa:	681b      	ldr	r3, [r3, #0]
 80136ac:	2b00      	cmp	r3, #0
 80136ae:	d009      	beq.n	80136c4 <_tx_timer_thread_entry+0x114>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 80136b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80136b2:	2208      	movs	r2, #8
 80136b4:	18ba      	adds	r2, r7, r2
 80136b6:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 80136b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80136ba:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80136bc:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 80136be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80136c0:	60bb      	str	r3, [r7, #8]
 80136c2:	e002      	b.n	80136ca <_tx_timer_thread_entry+0x11a>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 80136c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80136c6:	2200      	movs	r2, #0
 80136c8:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 80136ca:	4b32      	ldr	r3, [pc, #200]	@ (8013794 <_tx_timer_thread_entry+0x1e4>)
 80136cc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80136ce:	601a      	str	r2, [r3, #0]
 80136d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80136d2:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80136d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80136d6:	f383 8810 	msr	PRIMASK, r3
}
 80136da:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 80136dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80136de:	2b00      	cmp	r3, #0
 80136e0:	d003      	beq.n	80136ea <_tx_timer_thread_entry+0x13a>
                {

                    (timeout_function) (timeout_param);
 80136e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80136e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80136e6:	0010      	movs	r0, r2
 80136e8:	4798      	blx	r3
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80136ea:	f3ef 8310 	mrs	r3, PRIMASK
 80136ee:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80136f0:	b672      	cpsid	i
    return(primask_value);
 80136f2:	6a3b      	ldr	r3, [r7, #32]
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 80136f4:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 80136f6:	4b27      	ldr	r3, [pc, #156]	@ (8013794 <_tx_timer_thread_entry+0x1e4>)
 80136f8:	2200      	movs	r2, #0
 80136fa:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 80136fc:	68bb      	ldr	r3, [r7, #8]
 80136fe:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013700:	429a      	cmp	r2, r3
 8013702:	d106      	bne.n	8013712 <_tx_timer_thread_entry+0x162>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 8013704:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013706:	2200      	movs	r2, #0
 8013708:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 801370a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801370c:	0018      	movs	r0, r3
 801370e:	f7ff febb 	bl	8013488 <_tx_timer_system_activate>
 8013712:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013714:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013716:	69bb      	ldr	r3, [r7, #24]
 8013718:	f383 8810 	msr	PRIMASK, r3
}
 801371c:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801371e:	f3ef 8310 	mrs	r3, PRIMASK
 8013722:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013724:	b672      	cpsid	i
    return(primask_value);
 8013726:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 8013728:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (expired_timers != TX_NULL)
 801372a:	68fb      	ldr	r3, [r7, #12]
 801372c:	2b00      	cmp	r3, #0
 801372e:	d000      	beq.n	8013732 <_tx_timer_thread_entry+0x182>
 8013730:	e77d      	b.n	801362e <_tx_timer_thread_entry+0x7e>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 8013732:	4b17      	ldr	r3, [pc, #92]	@ (8013790 <_tx_timer_thread_entry+0x1e0>)
 8013734:	681b      	ldr	r3, [r3, #0]
 8013736:	2b00      	cmp	r3, #0
 8013738:	d117      	bne.n	801376a <_tx_timer_thread_entry+0x1ba>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 801373a:	4b17      	ldr	r3, [pc, #92]	@ (8013798 <_tx_timer_thread_entry+0x1e8>)
 801373c:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 801373e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013740:	2203      	movs	r2, #3
 8013742:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8013744:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013746:	2201      	movs	r2, #1
 8013748:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 801374a:	4b14      	ldr	r3, [pc, #80]	@ (801379c <_tx_timer_thread_entry+0x1ec>)
 801374c:	681b      	ldr	r3, [r3, #0]
 801374e:	1c5a      	adds	r2, r3, #1
 8013750:	4b12      	ldr	r3, [pc, #72]	@ (801379c <_tx_timer_thread_entry+0x1ec>)
 8013752:	601a      	str	r2, [r3, #0]
 8013754:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013756:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013758:	697b      	ldr	r3, [r7, #20]
 801375a:	f383 8810 	msr	PRIMASK, r3
}
 801375e:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8013760:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013762:	0018      	movs	r0, r3
 8013764:	f7ff faf6 	bl	8012d54 <_tx_thread_system_suspend>
 8013768:	e72d      	b.n	80135c6 <_tx_timer_thread_entry+0x16>
 801376a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801376c:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801376e:	693b      	ldr	r3, [r7, #16]
 8013770:	f383 8810 	msr	PRIMASK, r3
}
 8013774:	46c0      	nop			@ (mov r8, r8)
            TX_DISABLE
 8013776:	e726      	b.n	80135c6 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 8013778:	46c0      	nop			@ (mov r8, r8)
 801377a:	46bd      	mov	sp, r7
 801377c:	b014      	add	sp, #80	@ 0x50
 801377e:	bd80      	pop	{r7, pc}
 8013780:	4154494d 	.word	0x4154494d
 8013784:	20011690 	.word	0x20011690
 8013788:	2001168c 	.word	0x2001168c
 801378c:	20011688 	.word	0x20011688
 8013790:	20011694 	.word	0x20011694
 8013794:	200116a0 	.word	0x200116a0
 8013798:	200116a4 	.word	0x200116a4
 801379c:	200115f4 	.word	0x200115f4

080137a0 <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 80137a0:	b580      	push	{r7, lr}
 80137a2:	b08a      	sub	sp, #40	@ 0x28
 80137a4:	af00      	add	r7, sp, #0
 80137a6:	60f8      	str	r0, [r7, #12]
 80137a8:	60b9      	str	r1, [r7, #8]
 80137aa:	607a      	str	r2, [r7, #4]
 80137ac:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80137ae:	2300      	movs	r3, #0
 80137b0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 80137b2:	68fb      	ldr	r3, [r7, #12]
 80137b4:	2b00      	cmp	r3, #0
 80137b6:	d102      	bne.n	80137be <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80137b8:	2302      	movs	r3, #2
 80137ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80137bc:	e028      	b.n	8013810 <_txe_byte_allocate+0x70>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 80137be:	68fb      	ldr	r3, [r7, #12]
 80137c0:	681b      	ldr	r3, [r3, #0]
 80137c2:	4a2d      	ldr	r2, [pc, #180]	@ (8013878 <_txe_byte_allocate+0xd8>)
 80137c4:	4293      	cmp	r3, r2
 80137c6:	d002      	beq.n	80137ce <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80137c8:	2302      	movs	r3, #2
 80137ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80137cc:	e020      	b.n	8013810 <_txe_byte_allocate+0x70>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 80137ce:	68bb      	ldr	r3, [r7, #8]
 80137d0:	2b00      	cmp	r3, #0
 80137d2:	d102      	bne.n	80137da <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 80137d4:	2303      	movs	r3, #3
 80137d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80137d8:	e01a      	b.n	8013810 <_txe_byte_allocate+0x70>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 80137da:	687b      	ldr	r3, [r7, #4]
 80137dc:	2b00      	cmp	r3, #0
 80137de:	d102      	bne.n	80137e6 <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 80137e0:	2305      	movs	r3, #5
 80137e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80137e4:	e014      	b.n	8013810 <_txe_byte_allocate+0x70>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 80137e6:	68fb      	ldr	r3, [r7, #12]
 80137e8:	69db      	ldr	r3, [r3, #28]
 80137ea:	687a      	ldr	r2, [r7, #4]
 80137ec:	429a      	cmp	r2, r3
 80137ee:	d902      	bls.n	80137f6 <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 80137f0:	2305      	movs	r3, #5
 80137f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80137f4:	e00c      	b.n	8013810 <_txe_byte_allocate+0x70>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 80137f6:	683b      	ldr	r3, [r7, #0]
 80137f8:	2b00      	cmp	r3, #0
 80137fa:	d009      	beq.n	8013810 <_txe_byte_allocate+0x70>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80137fc:	f3ef 8305 	mrs	r3, IPSR
 8013800:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8013802:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013804:	4b1d      	ldr	r3, [pc, #116]	@ (801387c <_txe_byte_allocate+0xdc>)
 8013806:	681b      	ldr	r3, [r3, #0]
 8013808:	4313      	orrs	r3, r2
 801380a:	d001      	beq.n	8013810 <_txe_byte_allocate+0x70>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 801380c:	2304      	movs	r3, #4
 801380e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 8013810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013812:	2b00      	cmp	r3, #0
 8013814:	d108      	bne.n	8013828 <_txe_byte_allocate+0x88>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8013816:	4b1a      	ldr	r3, [pc, #104]	@ (8013880 <_txe_byte_allocate+0xe0>)
 8013818:	681b      	ldr	r3, [r3, #0]
 801381a:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 801381c:	6a3a      	ldr	r2, [r7, #32]
 801381e:	4b19      	ldr	r3, [pc, #100]	@ (8013884 <_txe_byte_allocate+0xe4>)
 8013820:	429a      	cmp	r2, r3
 8013822:	d101      	bne.n	8013828 <_txe_byte_allocate+0x88>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 8013824:	2313      	movs	r3, #19
 8013826:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 8013828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801382a:	2b00      	cmp	r3, #0
 801382c:	d113      	bne.n	8013856 <_txe_byte_allocate+0xb6>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801382e:	f3ef 8305 	mrs	r3, IPSR
 8013832:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8013834:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013836:	4b11      	ldr	r3, [pc, #68]	@ (801387c <_txe_byte_allocate+0xdc>)
 8013838:	681b      	ldr	r3, [r3, #0]
 801383a:	4313      	orrs	r3, r2
 801383c:	d00b      	beq.n	8013856 <_txe_byte_allocate+0xb6>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801383e:	f3ef 8305 	mrs	r3, IPSR
 8013842:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013844:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8013846:	4b0d      	ldr	r3, [pc, #52]	@ (801387c <_txe_byte_allocate+0xdc>)
 8013848:	681b      	ldr	r3, [r3, #0]
 801384a:	4313      	orrs	r3, r2
 801384c:	4a0e      	ldr	r2, [pc, #56]	@ (8013888 <_txe_byte_allocate+0xe8>)
 801384e:	4293      	cmp	r3, r2
 8013850:	d801      	bhi.n	8013856 <_txe_byte_allocate+0xb6>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013852:	2313      	movs	r3, #19
 8013854:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013858:	2b00      	cmp	r3, #0
 801385a:	d107      	bne.n	801386c <_txe_byte_allocate+0xcc>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 801385c:	683b      	ldr	r3, [r7, #0]
 801385e:	687a      	ldr	r2, [r7, #4]
 8013860:	68b9      	ldr	r1, [r7, #8]
 8013862:	68f8      	ldr	r0, [r7, #12]
 8013864:	f7fc f97c 	bl	800fb60 <_tx_byte_allocate>
 8013868:	0003      	movs	r3, r0
 801386a:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Return completion status.  */
    return(status);
 801386c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801386e:	0018      	movs	r0, r3
 8013870:	46bd      	mov	sp, r7
 8013872:	b00a      	add	sp, #40	@ 0x28
 8013874:	bd80      	pop	{r7, pc}
 8013876:	46c0      	nop			@ (mov r8, r8)
 8013878:	42595445 	.word	0x42595445
 801387c:	20000010 	.word	0x20000010
 8013880:	2001155c 	.word	0x2001155c
 8013884:	200116a4 	.word	0x200116a4
 8013888:	f0f0f0ef 	.word	0xf0f0f0ef

0801388c <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 801388c:	b580      	push	{r7, lr}
 801388e:	b090      	sub	sp, #64	@ 0x40
 8013890:	af00      	add	r7, sp, #0
 8013892:	60f8      	str	r0, [r7, #12]
 8013894:	60b9      	str	r1, [r7, #8]
 8013896:	607a      	str	r2, [r7, #4]
 8013898:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 801389a:	2300      	movs	r3, #0
 801389c:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 801389e:	68fb      	ldr	r3, [r7, #12]
 80138a0:	2b00      	cmp	r3, #0
 80138a2:	d102      	bne.n	80138aa <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80138a4:	2302      	movs	r3, #2
 80138a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80138a8:	e070      	b.n	801398c <_txe_byte_pool_create+0x100>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 80138aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80138ac:	2b34      	cmp	r3, #52	@ 0x34
 80138ae:	d002      	beq.n	80138b6 <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80138b0:	2302      	movs	r3, #2
 80138b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80138b4:	e06a      	b.n	801398c <_txe_byte_pool_create+0x100>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80138b6:	f3ef 8310 	mrs	r3, PRIMASK
 80138ba:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 80138bc:	b672      	cpsid	i
    return(primask_value);
 80138be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 80138c0:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 80138c2:	4b3a      	ldr	r3, [pc, #232]	@ (80139ac <_txe_byte_pool_create+0x120>)
 80138c4:	681b      	ldr	r3, [r3, #0]
 80138c6:	1c5a      	adds	r2, r3, #1
 80138c8:	4b38      	ldr	r3, [pc, #224]	@ (80139ac <_txe_byte_pool_create+0x120>)
 80138ca:	601a      	str	r2, [r3, #0]
 80138cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80138ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80138d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138d2:	f383 8810 	msr	PRIMASK, r3
}
 80138d6:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 80138d8:	4b35      	ldr	r3, [pc, #212]	@ (80139b0 <_txe_byte_pool_create+0x124>)
 80138da:	681b      	ldr	r3, [r3, #0]
 80138dc:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 80138de:	2300      	movs	r3, #0
 80138e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80138e2:	e009      	b.n	80138f8 <_txe_byte_pool_create+0x6c>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 80138e4:	68fa      	ldr	r2, [r7, #12]
 80138e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80138e8:	429a      	cmp	r2, r3
 80138ea:	d00b      	beq.n	8013904 <_txe_byte_pool_create+0x78>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 80138ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80138ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80138f0:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 80138f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138f4:	3301      	adds	r3, #1
 80138f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80138f8:	4b2e      	ldr	r3, [pc, #184]	@ (80139b4 <_txe_byte_pool_create+0x128>)
 80138fa:	681b      	ldr	r3, [r3, #0]
 80138fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80138fe:	429a      	cmp	r2, r3
 8013900:	d3f0      	bcc.n	80138e4 <_txe_byte_pool_create+0x58>
 8013902:	e000      	b.n	8013906 <_txe_byte_pool_create+0x7a>
                break;
 8013904:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013906:	f3ef 8310 	mrs	r3, PRIMASK
 801390a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801390c:	b672      	cpsid	i
    return(primask_value);
 801390e:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8013910:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8013912:	4b26      	ldr	r3, [pc, #152]	@ (80139ac <_txe_byte_pool_create+0x120>)
 8013914:	681b      	ldr	r3, [r3, #0]
 8013916:	1e5a      	subs	r2, r3, #1
 8013918:	4b24      	ldr	r3, [pc, #144]	@ (80139ac <_txe_byte_pool_create+0x120>)
 801391a:	601a      	str	r2, [r3, #0]
 801391c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801391e:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013920:	6a3b      	ldr	r3, [r7, #32]
 8013922:	f383 8810 	msr	PRIMASK, r3
}
 8013926:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8013928:	f7ff f8dc 	bl	8012ae4 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 801392c:	68fa      	ldr	r2, [r7, #12]
 801392e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013930:	429a      	cmp	r2, r3
 8013932:	d102      	bne.n	801393a <_txe_byte_pool_create+0xae>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 8013934:	2302      	movs	r3, #2
 8013936:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013938:	e028      	b.n	801398c <_txe_byte_pool_create+0x100>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 801393a:	687b      	ldr	r3, [r7, #4]
 801393c:	2b00      	cmp	r3, #0
 801393e:	d102      	bne.n	8013946 <_txe_byte_pool_create+0xba>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 8013940:	2303      	movs	r3, #3
 8013942:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013944:	e022      	b.n	801398c <_txe_byte_pool_create+0x100>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 8013946:	683b      	ldr	r3, [r7, #0]
 8013948:	2b63      	cmp	r3, #99	@ 0x63
 801394a:	d802      	bhi.n	8013952 <_txe_byte_pool_create+0xc6>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 801394c:	2305      	movs	r3, #5
 801394e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013950:	e01c      	b.n	801398c <_txe_byte_pool_create+0x100>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8013952:	4b19      	ldr	r3, [pc, #100]	@ (80139b8 <_txe_byte_pool_create+0x12c>)
 8013954:	681b      	ldr	r3, [r3, #0]
 8013956:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8013958:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801395a:	4b18      	ldr	r3, [pc, #96]	@ (80139bc <_txe_byte_pool_create+0x130>)
 801395c:	429a      	cmp	r2, r3
 801395e:	d101      	bne.n	8013964 <_txe_byte_pool_create+0xd8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013960:	2313      	movs	r3, #19
 8013962:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013964:	f3ef 8305 	mrs	r3, IPSR
 8013968:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 801396a:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 801396c:	4b14      	ldr	r3, [pc, #80]	@ (80139c0 <_txe_byte_pool_create+0x134>)
 801396e:	681b      	ldr	r3, [r3, #0]
 8013970:	4313      	orrs	r3, r2
 8013972:	d00b      	beq.n	801398c <_txe_byte_pool_create+0x100>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013974:	f3ef 8305 	mrs	r3, IPSR
 8013978:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 801397a:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 801397c:	4b10      	ldr	r3, [pc, #64]	@ (80139c0 <_txe_byte_pool_create+0x134>)
 801397e:	681b      	ldr	r3, [r3, #0]
 8013980:	4313      	orrs	r3, r2
 8013982:	4a10      	ldr	r2, [pc, #64]	@ (80139c4 <_txe_byte_pool_create+0x138>)
 8013984:	4293      	cmp	r3, r2
 8013986:	d801      	bhi.n	801398c <_txe_byte_pool_create+0x100>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8013988:	2313      	movs	r3, #19
 801398a:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 801398c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801398e:	2b00      	cmp	r3, #0
 8013990:	d107      	bne.n	80139a2 <_txe_byte_pool_create+0x116>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 8013992:	683b      	ldr	r3, [r7, #0]
 8013994:	687a      	ldr	r2, [r7, #4]
 8013996:	68b9      	ldr	r1, [r7, #8]
 8013998:	68f8      	ldr	r0, [r7, #12]
 801399a:	f7fc fa1f 	bl	800fddc <_tx_byte_pool_create>
 801399e:	0003      	movs	r3, r0
 80139a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Return completion status.  */
    return(status);
 80139a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80139a4:	0018      	movs	r0, r3
 80139a6:	46bd      	mov	sp, r7
 80139a8:	b010      	add	sp, #64	@ 0x40
 80139aa:	bd80      	pop	{r7, pc}
 80139ac:	200115f4 	.word	0x200115f4
 80139b0:	2001154c 	.word	0x2001154c
 80139b4:	20011550 	.word	0x20011550
 80139b8:	2001155c 	.word	0x2001155c
 80139bc:	200116a4 	.word	0x200116a4
 80139c0:	20000010 	.word	0x20000010
 80139c4:	f0f0f0ef 	.word	0xf0f0f0ef

080139c8 <_txe_event_flags_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr, UINT event_control_block_size)
{
 80139c8:	b580      	push	{r7, lr}
 80139ca:	b090      	sub	sp, #64	@ 0x40
 80139cc:	af00      	add	r7, sp, #0
 80139ce:	60f8      	str	r0, [r7, #12]
 80139d0:	60b9      	str	r1, [r7, #8]
 80139d2:	607a      	str	r2, [r7, #4]
TX_THREAD                   *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80139d4:	2300      	movs	r3, #0
 80139d6:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check for an invalid event flags group pointer.  */
    if (group_ptr == TX_NULL)
 80139d8:	68fb      	ldr	r3, [r7, #12]
 80139da:	2b00      	cmp	r3, #0
 80139dc:	d102      	bne.n	80139e4 <_txe_event_flags_create+0x1c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 80139de:	2306      	movs	r3, #6
 80139e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80139e2:	e064      	b.n	8013aae <_txe_event_flags_create+0xe6>
    }

    /* Now check for proper control block size.  */
    else if (event_control_block_size != (sizeof(TX_EVENT_FLAGS_GROUP)))
 80139e4:	687b      	ldr	r3, [r7, #4]
 80139e6:	2b24      	cmp	r3, #36	@ 0x24
 80139e8:	d002      	beq.n	80139f0 <_txe_event_flags_create+0x28>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 80139ea:	2306      	movs	r3, #6
 80139ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80139ee:	e05e      	b.n	8013aae <_txe_event_flags_create+0xe6>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80139f0:	f3ef 8310 	mrs	r3, PRIMASK
 80139f4:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 80139f6:	b672      	cpsid	i
    return(primask_value);
 80139f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 80139fa:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 80139fc:	4b34      	ldr	r3, [pc, #208]	@ (8013ad0 <_txe_event_flags_create+0x108>)
 80139fe:	681b      	ldr	r3, [r3, #0]
 8013a00:	1c5a      	adds	r2, r3, #1
 8013a02:	4b33      	ldr	r3, [pc, #204]	@ (8013ad0 <_txe_event_flags_create+0x108>)
 8013a04:	601a      	str	r2, [r3, #0]
 8013a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a08:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013a0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013a0c:	f383 8810 	msr	PRIMASK, r3
}
 8013a10:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_group =   _tx_event_flags_created_ptr;
 8013a12:	4b30      	ldr	r3, [pc, #192]	@ (8013ad4 <_txe_event_flags_create+0x10c>)
 8013a14:	681b      	ldr	r3, [r3, #0]
 8013a16:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_event_flags_created_count; i++)
 8013a18:	2300      	movs	r3, #0
 8013a1a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013a1c:	e009      	b.n	8013a32 <_txe_event_flags_create+0x6a>
        {

            /* Determine if this group matches the event flags group in the list.  */
            if (group_ptr == next_group)
 8013a1e:	68fa      	ldr	r2, [r7, #12]
 8013a20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a22:	429a      	cmp	r2, r3
 8013a24:	d00b      	beq.n	8013a3e <_txe_event_flags_create+0x76>
            }
            else
            {

                /* Move to the next group.  */
                next_group =  next_group -> tx_event_flags_group_created_next;
 8013a26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a28:	699b      	ldr	r3, [r3, #24]
 8013a2a:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_event_flags_created_count; i++)
 8013a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a2e:	3301      	adds	r3, #1
 8013a30:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013a32:	4b29      	ldr	r3, [pc, #164]	@ (8013ad8 <_txe_event_flags_create+0x110>)
 8013a34:	681b      	ldr	r3, [r3, #0]
 8013a36:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013a38:	429a      	cmp	r2, r3
 8013a3a:	d3f0      	bcc.n	8013a1e <_txe_event_flags_create+0x56>
 8013a3c:	e000      	b.n	8013a40 <_txe_event_flags_create+0x78>
                break;
 8013a3e:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013a40:	f3ef 8310 	mrs	r3, PRIMASK
 8013a44:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013a46:	b672      	cpsid	i
    return(primask_value);
 8013a48:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8013a4a:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8013a4c:	4b20      	ldr	r3, [pc, #128]	@ (8013ad0 <_txe_event_flags_create+0x108>)
 8013a4e:	681b      	ldr	r3, [r3, #0]
 8013a50:	1e5a      	subs	r2, r3, #1
 8013a52:	4b1f      	ldr	r3, [pc, #124]	@ (8013ad0 <_txe_event_flags_create+0x108>)
 8013a54:	601a      	str	r2, [r3, #0]
 8013a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a58:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013a5a:	6a3b      	ldr	r3, [r7, #32]
 8013a5c:	f383 8810 	msr	PRIMASK, r3
}
 8013a60:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8013a62:	f7ff f83f 	bl	8012ae4 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate event flag group.  */
        if (group_ptr == next_group)
 8013a66:	68fa      	ldr	r2, [r7, #12]
 8013a68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a6a:	429a      	cmp	r2, r3
 8013a6c:	d102      	bne.n	8013a74 <_txe_event_flags_create+0xac>
        {

            /* Group is already created, return appropriate error code.  */
            status =  TX_GROUP_ERROR;
 8013a6e:	2306      	movs	r3, #6
 8013a70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013a72:	e01c      	b.n	8013aae <_txe_event_flags_create+0xe6>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8013a74:	4b19      	ldr	r3, [pc, #100]	@ (8013adc <_txe_event_flags_create+0x114>)
 8013a76:	681b      	ldr	r3, [r3, #0]
 8013a78:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8013a7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013a7c:	4b18      	ldr	r3, [pc, #96]	@ (8013ae0 <_txe_event_flags_create+0x118>)
 8013a7e:	429a      	cmp	r2, r3
 8013a80:	d101      	bne.n	8013a86 <_txe_event_flags_create+0xbe>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013a82:	2313      	movs	r3, #19
 8013a84:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013a86:	f3ef 8305 	mrs	r3, IPSR
 8013a8a:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8013a8c:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013a8e:	4b15      	ldr	r3, [pc, #84]	@ (8013ae4 <_txe_event_flags_create+0x11c>)
 8013a90:	681b      	ldr	r3, [r3, #0]
 8013a92:	4313      	orrs	r3, r2
 8013a94:	d00b      	beq.n	8013aae <_txe_event_flags_create+0xe6>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013a96:	f3ef 8305 	mrs	r3, IPSR
 8013a9a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013a9c:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8013a9e:	4b11      	ldr	r3, [pc, #68]	@ (8013ae4 <_txe_event_flags_create+0x11c>)
 8013aa0:	681b      	ldr	r3, [r3, #0]
 8013aa2:	4313      	orrs	r3, r2
 8013aa4:	4a10      	ldr	r2, [pc, #64]	@ (8013ae8 <_txe_event_flags_create+0x120>)
 8013aa6:	4293      	cmp	r3, r2
 8013aa8:	d801      	bhi.n	8013aae <_txe_event_flags_create+0xe6>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8013aaa:	2313      	movs	r3, #19
 8013aac:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013aae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	d107      	bne.n	8013ac4 <_txe_event_flags_create+0xfc>
    {

        /* Call actual event flags create function.  */
        status =  _tx_event_flags_create(group_ptr, name_ptr);
 8013ab4:	68ba      	ldr	r2, [r7, #8]
 8013ab6:	68fb      	ldr	r3, [r7, #12]
 8013ab8:	0011      	movs	r1, r2
 8013aba:	0018      	movs	r0, r3
 8013abc:	f7fc fbc0 	bl	8010240 <_tx_event_flags_create>
 8013ac0:	0003      	movs	r3, r0
 8013ac2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Return completion status.  */
    return(status);
 8013ac4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8013ac6:	0018      	movs	r0, r3
 8013ac8:	46bd      	mov	sp, r7
 8013aca:	b010      	add	sp, #64	@ 0x40
 8013acc:	bd80      	pop	{r7, pc}
 8013ace:	46c0      	nop			@ (mov r8, r8)
 8013ad0:	200115f4 	.word	0x200115f4
 8013ad4:	20011534 	.word	0x20011534
 8013ad8:	20011538 	.word	0x20011538
 8013adc:	2001155c 	.word	0x2001155c
 8013ae0:	200116a4 	.word	0x200116a4
 8013ae4:	20000010 	.word	0x20000010
 8013ae8:	f0f0f0ef 	.word	0xf0f0f0ef

08013aec <_txe_event_flags_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_delete(TX_EVENT_FLAGS_GROUP *group_ptr)
{
 8013aec:	b580      	push	{r7, lr}
 8013aee:	b086      	sub	sp, #24
 8013af0:	af00      	add	r7, sp, #0
 8013af2:	6078      	str	r0, [r7, #4]


#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013af4:	2300      	movs	r3, #0
 8013af6:	617b      	str	r3, [r7, #20]
#endif

    /* Check for an invalid event flag group pointer.  */
    if (group_ptr == TX_NULL)
 8013af8:	687b      	ldr	r3, [r7, #4]
 8013afa:	2b00      	cmp	r3, #0
 8013afc:	d102      	bne.n	8013b04 <_txe_event_flags_delete+0x18>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 8013afe:	2306      	movs	r3, #6
 8013b00:	617b      	str	r3, [r7, #20]
 8013b02:	e024      	b.n	8013b4e <_txe_event_flags_delete+0x62>
    }

    /* Now check for invalid event flag group ID.  */
    else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID)
 8013b04:	687b      	ldr	r3, [r7, #4]
 8013b06:	681b      	ldr	r3, [r3, #0]
 8013b08:	4a13      	ldr	r2, [pc, #76]	@ (8013b58 <_txe_event_flags_delete+0x6c>)
 8013b0a:	4293      	cmp	r3, r2
 8013b0c:	d002      	beq.n	8013b14 <_txe_event_flags_delete+0x28>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 8013b0e:	2306      	movs	r3, #6
 8013b10:	617b      	str	r3, [r7, #20]
 8013b12:	e01c      	b.n	8013b4e <_txe_event_flags_delete+0x62>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013b14:	f3ef 8305 	mrs	r3, IPSR
 8013b18:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8013b1a:	68fa      	ldr	r2, [r7, #12]
    }

    /* Check for invalid caller of this function.  */

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013b1c:	4b0f      	ldr	r3, [pc, #60]	@ (8013b5c <_txe_event_flags_delete+0x70>)
 8013b1e:	681b      	ldr	r3, [r3, #0]
 8013b20:	4313      	orrs	r3, r2
 8013b22:	d002      	beq.n	8013b2a <_txe_event_flags_delete+0x3e>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 8013b24:	2313      	movs	r3, #19
 8013b26:	617b      	str	r3, [r7, #20]
 8013b28:	e011      	b.n	8013b4e <_txe_event_flags_delete+0x62>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8013b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8013b60 <_txe_event_flags_delete+0x74>)
 8013b2c:	681b      	ldr	r3, [r3, #0]
 8013b2e:	613b      	str	r3, [r7, #16]

        /* Is the caller the system timer thread?  */
        if (thread_ptr == &_tx_timer_thread)
 8013b30:	693a      	ldr	r2, [r7, #16]
 8013b32:	4b0c      	ldr	r3, [pc, #48]	@ (8013b64 <_txe_event_flags_delete+0x78>)
 8013b34:	429a      	cmp	r2, r3
 8013b36:	d101      	bne.n	8013b3c <_txe_event_flags_delete+0x50>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 8013b38:	2313      	movs	r3, #19
 8013b3a:	617b      	str	r3, [r7, #20]
        }

        /* Determine if everything is okay.  */
        if (status == TX_SUCCESS)
 8013b3c:	697b      	ldr	r3, [r7, #20]
 8013b3e:	2b00      	cmp	r3, #0
 8013b40:	d105      	bne.n	8013b4e <_txe_event_flags_delete+0x62>
        {
#endif

            /* Call actual event flag group delete function.  */
            status =  _tx_event_flags_delete(group_ptr);
 8013b42:	687b      	ldr	r3, [r7, #4]
 8013b44:	0018      	movs	r0, r3
 8013b46:	f7fc fbdb 	bl	8010300 <_tx_event_flags_delete>
 8013b4a:	0003      	movs	r3, r0
 8013b4c:	617b      	str	r3, [r7, #20]
        }
#endif
    }

    /* Return completion status.  */
    return(status);
 8013b4e:	697b      	ldr	r3, [r7, #20]
}
 8013b50:	0018      	movs	r0, r3
 8013b52:	46bd      	mov	sp, r7
 8013b54:	b006      	add	sp, #24
 8013b56:	bd80      	pop	{r7, pc}
 8013b58:	4456444e 	.word	0x4456444e
 8013b5c:	20000010 	.word	0x20000010
 8013b60:	2001155c 	.word	0x2001155c
 8013b64:	200116a4 	.word	0x200116a4

08013b68 <_txe_event_flags_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags,
                    UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option)
{
 8013b68:	b590      	push	{r4, r7, lr}
 8013b6a:	b08b      	sub	sp, #44	@ 0x2c
 8013b6c:	af02      	add	r7, sp, #8
 8013b6e:	60f8      	str	r0, [r7, #12]
 8013b70:	60b9      	str	r1, [r7, #8]
 8013b72:	607a      	str	r2, [r7, #4]
 8013b74:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013b76:	2300      	movs	r3, #0
 8013b78:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid event flag group pointer.  */
    if (group_ptr == TX_NULL)
 8013b7a:	68fb      	ldr	r3, [r7, #12]
 8013b7c:	2b00      	cmp	r3, #0
 8013b7e:	d102      	bne.n	8013b86 <_txe_event_flags_get+0x1e>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 8013b80:	2306      	movs	r3, #6
 8013b82:	61fb      	str	r3, [r7, #28]
 8013b84:	e024      	b.n	8013bd0 <_txe_event_flags_get+0x68>
    }

    /* Now check for invalid event group ID.  */
    else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID)
 8013b86:	68fb      	ldr	r3, [r7, #12]
 8013b88:	681b      	ldr	r3, [r3, #0]
 8013b8a:	4a1f      	ldr	r2, [pc, #124]	@ (8013c08 <_txe_event_flags_get+0xa0>)
 8013b8c:	4293      	cmp	r3, r2
 8013b8e:	d002      	beq.n	8013b96 <_txe_event_flags_get+0x2e>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 8013b90:	2306      	movs	r3, #6
 8013b92:	61fb      	str	r3, [r7, #28]
 8013b94:	e01c      	b.n	8013bd0 <_txe_event_flags_get+0x68>
    }

    /* Check for an invalid destination for actual flags.  */
    else if (actual_flags_ptr == TX_NULL)
 8013b96:	683b      	ldr	r3, [r7, #0]
 8013b98:	2b00      	cmp	r3, #0
 8013b9a:	d102      	bne.n	8013ba2 <_txe_event_flags_get+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 8013b9c:	2303      	movs	r3, #3
 8013b9e:	61fb      	str	r3, [r7, #28]
 8013ba0:	e016      	b.n	8013bd0 <_txe_event_flags_get+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8013ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013ba4:	2b00      	cmp	r3, #0
 8013ba6:	d013      	beq.n	8013bd0 <_txe_event_flags_get+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013ba8:	f3ef 8305 	mrs	r3, IPSR
 8013bac:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013bae:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013bb0:	4b16      	ldr	r3, [pc, #88]	@ (8013c0c <_txe_event_flags_get+0xa4>)
 8013bb2:	681b      	ldr	r3, [r3, #0]
 8013bb4:	4313      	orrs	r3, r2
 8013bb6:	d002      	beq.n	8013bbe <_txe_event_flags_get+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8013bb8:	2304      	movs	r3, #4
 8013bba:	61fb      	str	r3, [r7, #28]
 8013bbc:	e008      	b.n	8013bd0 <_txe_event_flags_get+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 8013bbe:	4b14      	ldr	r3, [pc, #80]	@ (8013c10 <_txe_event_flags_get+0xa8>)
 8013bc0:	681b      	ldr	r3, [r3, #0]
 8013bc2:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 8013bc4:	69ba      	ldr	r2, [r7, #24]
 8013bc6:	4b13      	ldr	r3, [pc, #76]	@ (8013c14 <_txe_event_flags_get+0xac>)
 8013bc8:	429a      	cmp	r2, r3
 8013bca:	d101      	bne.n	8013bd0 <_txe_event_flags_get+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 8013bcc:	2304      	movs	r3, #4
 8013bce:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 8013bd0:	69fb      	ldr	r3, [r7, #28]
 8013bd2:	2b00      	cmp	r3, #0
 8013bd4:	d104      	bne.n	8013be0 <_txe_event_flags_get+0x78>
    {

        /* Check for invalid get option.  */
        if (get_option > TX_AND_CLEAR)
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	2b03      	cmp	r3, #3
 8013bda:	d901      	bls.n	8013be0 <_txe_event_flags_get+0x78>
        {

            /* Invalid get events option, return appropriate error.  */
            status =  TX_OPTION_ERROR;
 8013bdc:	2308      	movs	r3, #8
 8013bde:	61fb      	str	r3, [r7, #28]
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013be0:	69fb      	ldr	r3, [r7, #28]
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d10a      	bne.n	8013bfc <_txe_event_flags_get+0x94>
    {

        /* Call actual event flags get function.  */
        status =  _tx_event_flags_get(group_ptr, requested_flags, get_option, actual_flags_ptr, wait_option);
 8013be6:	683c      	ldr	r4, [r7, #0]
 8013be8:	687a      	ldr	r2, [r7, #4]
 8013bea:	68b9      	ldr	r1, [r7, #8]
 8013bec:	68f8      	ldr	r0, [r7, #12]
 8013bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013bf0:	9300      	str	r3, [sp, #0]
 8013bf2:	0023      	movs	r3, r4
 8013bf4:	f7fc fc10 	bl	8010418 <_tx_event_flags_get>
 8013bf8:	0003      	movs	r3, r0
 8013bfa:	61fb      	str	r3, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 8013bfc:	69fb      	ldr	r3, [r7, #28]
}
 8013bfe:	0018      	movs	r0, r3
 8013c00:	46bd      	mov	sp, r7
 8013c02:	b009      	add	sp, #36	@ 0x24
 8013c04:	bd90      	pop	{r4, r7, pc}
 8013c06:	46c0      	nop			@ (mov r8, r8)
 8013c08:	4456444e 	.word	0x4456444e
 8013c0c:	20000010 	.word	0x20000010
 8013c10:	2001155c 	.word	0x2001155c
 8013c14:	200116a4 	.word	0x200116a4

08013c18 <_txe_event_flags_set>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, UINT set_option)
{
 8013c18:	b580      	push	{r7, lr}
 8013c1a:	b086      	sub	sp, #24
 8013c1c:	af00      	add	r7, sp, #0
 8013c1e:	60f8      	str	r0, [r7, #12]
 8013c20:	60b9      	str	r1, [r7, #8]
 8013c22:	607a      	str	r2, [r7, #4]

UINT        status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013c24:	2300      	movs	r3, #0
 8013c26:	617b      	str	r3, [r7, #20]

    /* Check for an invalid event flag group pointer.  */
    if (group_ptr == TX_NULL)
 8013c28:	68fb      	ldr	r3, [r7, #12]
 8013c2a:	2b00      	cmp	r3, #0
 8013c2c:	d102      	bne.n	8013c34 <_txe_event_flags_set+0x1c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 8013c2e:	2306      	movs	r3, #6
 8013c30:	617b      	str	r3, [r7, #20]
 8013c32:	e00f      	b.n	8013c54 <_txe_event_flags_set+0x3c>
    }

    /* Now check for invalid event flag group ID.  */
    else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID)
 8013c34:	68fb      	ldr	r3, [r7, #12]
 8013c36:	681b      	ldr	r3, [r3, #0]
 8013c38:	4a0e      	ldr	r2, [pc, #56]	@ (8013c74 <_txe_event_flags_set+0x5c>)
 8013c3a:	4293      	cmp	r3, r2
 8013c3c:	d002      	beq.n	8013c44 <_txe_event_flags_set+0x2c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 8013c3e:	2306      	movs	r3, #6
 8013c40:	617b      	str	r3, [r7, #20]
 8013c42:	e007      	b.n	8013c54 <_txe_event_flags_set+0x3c>
    }
    else
    {

        /* Check for invalid set option.  */
        if (set_option != TX_AND)
 8013c44:	687b      	ldr	r3, [r7, #4]
 8013c46:	2b02      	cmp	r3, #2
 8013c48:	d004      	beq.n	8013c54 <_txe_event_flags_set+0x3c>
        {

            if (set_option != TX_OR)
 8013c4a:	687b      	ldr	r3, [r7, #4]
 8013c4c:	2b00      	cmp	r3, #0
 8013c4e:	d001      	beq.n	8013c54 <_txe_event_flags_set+0x3c>
            {

                /* Invalid set events option, return appropriate error.  */
                status =  TX_OPTION_ERROR;
 8013c50:	2308      	movs	r3, #8
 8013c52:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013c54:	697b      	ldr	r3, [r7, #20]
 8013c56:	2b00      	cmp	r3, #0
 8013c58:	d107      	bne.n	8013c6a <_txe_event_flags_set+0x52>
    {

        /* Call actual event flags set function.  */
        status =  _tx_event_flags_set(group_ptr, flags_to_set, set_option);
 8013c5a:	687a      	ldr	r2, [r7, #4]
 8013c5c:	68b9      	ldr	r1, [r7, #8]
 8013c5e:	68fb      	ldr	r3, [r7, #12]
 8013c60:	0018      	movs	r0, r3
 8013c62:	f7fc fcb9 	bl	80105d8 <_tx_event_flags_set>
 8013c66:	0003      	movs	r3, r0
 8013c68:	617b      	str	r3, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 8013c6a:	697b      	ldr	r3, [r7, #20]
}
 8013c6c:	0018      	movs	r0, r3
 8013c6e:	46bd      	mov	sp, r7
 8013c70:	b006      	add	sp, #24
 8013c72:	bd80      	pop	{r7, pc}
 8013c74:	4456444e 	.word	0x4456444e

08013c78 <_txe_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit, UINT mutex_control_block_size)
{
 8013c78:	b580      	push	{r7, lr}
 8013c7a:	b090      	sub	sp, #64	@ 0x40
 8013c7c:	af00      	add	r7, sp, #0
 8013c7e:	60f8      	str	r0, [r7, #12]
 8013c80:	60b9      	str	r1, [r7, #8]
 8013c82:	607a      	str	r2, [r7, #4]
 8013c84:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013c86:	2300      	movs	r3, #0
 8013c88:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 8013c8a:	68fb      	ldr	r3, [r7, #12]
 8013c8c:	2b00      	cmp	r3, #0
 8013c8e:	d102      	bne.n	8013c96 <_txe_mutex_create+0x1e>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8013c90:	231c      	movs	r3, #28
 8013c92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013c94:	e04f      	b.n	8013d36 <_txe_mutex_create+0xbe>
    }

    /* Now check to make sure the control block is the correct size.  */
    else if (mutex_control_block_size != (sizeof(TX_MUTEX)))
 8013c96:	683b      	ldr	r3, [r7, #0]
 8013c98:	2b34      	cmp	r3, #52	@ 0x34
 8013c9a:	d002      	beq.n	8013ca2 <_txe_mutex_create+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8013c9c:	231c      	movs	r3, #28
 8013c9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013ca0:	e049      	b.n	8013d36 <_txe_mutex_create+0xbe>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013ca2:	f3ef 8310 	mrs	r3, PRIMASK
 8013ca6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013ca8:	b672      	cpsid	i
    return(primask_value);
 8013caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8013cac:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8013cae:	4b3a      	ldr	r3, [pc, #232]	@ (8013d98 <_txe_mutex_create+0x120>)
 8013cb0:	681b      	ldr	r3, [r3, #0]
 8013cb2:	1c5a      	adds	r2, r3, #1
 8013cb4:	4b38      	ldr	r3, [pc, #224]	@ (8013d98 <_txe_mutex_create+0x120>)
 8013cb6:	601a      	str	r2, [r3, #0]
 8013cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013cba:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013cbe:	f383 8810 	msr	PRIMASK, r3
}
 8013cc2:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_mutex =   _tx_mutex_created_ptr;
 8013cc4:	4b35      	ldr	r3, [pc, #212]	@ (8013d9c <_txe_mutex_create+0x124>)
 8013cc6:	681b      	ldr	r3, [r3, #0]
 8013cc8:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 8013cca:	2300      	movs	r3, #0
 8013ccc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013cce:	e009      	b.n	8013ce4 <_txe_mutex_create+0x6c>
        {

            /* Determine if this mutex matches the mutex in the list.  */
            if (mutex_ptr == next_mutex)
 8013cd0:	68fa      	ldr	r2, [r7, #12]
 8013cd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013cd4:	429a      	cmp	r2, r3
 8013cd6:	d00b      	beq.n	8013cf0 <_txe_mutex_create+0x78>
            }
            else
            {

                /* Move to the next mutex.  */
                next_mutex =  next_mutex -> tx_mutex_created_next;
 8013cd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013cda:	6a1b      	ldr	r3, [r3, #32]
 8013cdc:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 8013cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ce0:	3301      	adds	r3, #1
 8013ce2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013ce4:	4b2e      	ldr	r3, [pc, #184]	@ (8013da0 <_txe_mutex_create+0x128>)
 8013ce6:	681b      	ldr	r3, [r3, #0]
 8013ce8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013cea:	429a      	cmp	r2, r3
 8013cec:	d3f0      	bcc.n	8013cd0 <_txe_mutex_create+0x58>
 8013cee:	e000      	b.n	8013cf2 <_txe_mutex_create+0x7a>
                break;
 8013cf0:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013cf2:	f3ef 8310 	mrs	r3, PRIMASK
 8013cf6:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013cf8:	b672      	cpsid	i
    return(primask_value);
 8013cfa:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8013cfc:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8013cfe:	4b26      	ldr	r3, [pc, #152]	@ (8013d98 <_txe_mutex_create+0x120>)
 8013d00:	681b      	ldr	r3, [r3, #0]
 8013d02:	1e5a      	subs	r2, r3, #1
 8013d04:	4b24      	ldr	r3, [pc, #144]	@ (8013d98 <_txe_mutex_create+0x120>)
 8013d06:	601a      	str	r2, [r3, #0]
 8013d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013d0a:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013d0c:	6a3b      	ldr	r3, [r7, #32]
 8013d0e:	f383 8810 	msr	PRIMASK, r3
}
 8013d12:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8013d14:	f7fe fee6 	bl	8012ae4 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate mutex.  */
        if (mutex_ptr == next_mutex)
 8013d18:	68fa      	ldr	r2, [r7, #12]
 8013d1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d1c:	429a      	cmp	r2, r3
 8013d1e:	d102      	bne.n	8013d26 <_txe_mutex_create+0xae>
        {

            /* Mutex is already created, return appropriate error code.  */
            status =  TX_MUTEX_ERROR;
 8013d20:	231c      	movs	r3, #28
 8013d22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013d24:	e007      	b.n	8013d36 <_txe_mutex_create+0xbe>
        }
        else
        {

            /* Check for a valid inherit option.  */
            if (inherit != TX_INHERIT)
 8013d26:	687b      	ldr	r3, [r7, #4]
 8013d28:	2b01      	cmp	r3, #1
 8013d2a:	d004      	beq.n	8013d36 <_txe_mutex_create+0xbe>
            {

                if (inherit != TX_NO_INHERIT)
 8013d2c:	687b      	ldr	r3, [r7, #4]
 8013d2e:	2b00      	cmp	r3, #0
 8013d30:	d001      	beq.n	8013d36 <_txe_mutex_create+0xbe>
                {

                    /* Inherit option is illegal.  */
                    status =  TX_INHERIT_ERROR;
 8013d32:	231f      	movs	r3, #31
 8013d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013d36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013d38:	2b00      	cmp	r3, #0
 8013d3a:	d11c      	bne.n	8013d76 <_txe_mutex_create+0xfe>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8013d3c:	4b19      	ldr	r3, [pc, #100]	@ (8013da4 <_txe_mutex_create+0x12c>)
 8013d3e:	681b      	ldr	r3, [r3, #0]
 8013d40:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 8013d42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013d44:	4b18      	ldr	r3, [pc, #96]	@ (8013da8 <_txe_mutex_create+0x130>)
 8013d46:	429a      	cmp	r2, r3
 8013d48:	d101      	bne.n	8013d4e <_txe_mutex_create+0xd6>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 8013d4a:	2313      	movs	r3, #19
 8013d4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013d4e:	f3ef 8305 	mrs	r3, IPSR
 8013d52:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8013d54:	69ba      	ldr	r2, [r7, #24]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013d56:	4b15      	ldr	r3, [pc, #84]	@ (8013dac <_txe_mutex_create+0x134>)
 8013d58:	681b      	ldr	r3, [r3, #0]
 8013d5a:	4313      	orrs	r3, r2
 8013d5c:	d00b      	beq.n	8013d76 <_txe_mutex_create+0xfe>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013d5e:	f3ef 8305 	mrs	r3, IPSR
 8013d62:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013d64:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8013d66:	4b11      	ldr	r3, [pc, #68]	@ (8013dac <_txe_mutex_create+0x134>)
 8013d68:	681b      	ldr	r3, [r3, #0]
 8013d6a:	4313      	orrs	r3, r2
 8013d6c:	4a10      	ldr	r2, [pc, #64]	@ (8013db0 <_txe_mutex_create+0x138>)
 8013d6e:	4293      	cmp	r3, r2
 8013d70:	d801      	bhi.n	8013d76 <_txe_mutex_create+0xfe>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013d72:	2313      	movs	r3, #19
 8013d74:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013d76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013d78:	2b00      	cmp	r3, #0
 8013d7a:	d107      	bne.n	8013d8c <_txe_mutex_create+0x114>
    {

        /* Call actual mutex create function.  */
        status =  _tx_mutex_create(mutex_ptr, name_ptr, inherit);
 8013d7c:	687a      	ldr	r2, [r7, #4]
 8013d7e:	68b9      	ldr	r1, [r7, #8]
 8013d80:	68fb      	ldr	r3, [r7, #12]
 8013d82:	0018      	movs	r0, r3
 8013d84:	f7fc ff64 	bl	8010c50 <_tx_mutex_create>
 8013d88:	0003      	movs	r3, r0
 8013d8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Return completion status.  */
    return(status);
 8013d8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8013d8e:	0018      	movs	r0, r3
 8013d90:	46bd      	mov	sp, r7
 8013d92:	b010      	add	sp, #64	@ 0x40
 8013d94:	bd80      	pop	{r7, pc}
 8013d96:	46c0      	nop			@ (mov r8, r8)
 8013d98:	200115f4 	.word	0x200115f4
 8013d9c:	2001153c 	.word	0x2001153c
 8013da0:	20011540 	.word	0x20011540
 8013da4:	2001155c 	.word	0x2001155c
 8013da8:	200116a4 	.word	0x200116a4
 8013dac:	20000010 	.word	0x20000010
 8013db0:	f0f0f0ef 	.word	0xf0f0f0ef

08013db4 <_txe_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 8013db4:	b580      	push	{r7, lr}
 8013db6:	b088      	sub	sp, #32
 8013db8:	af00      	add	r7, sp, #0
 8013dba:	6078      	str	r0, [r7, #4]
 8013dbc:	6039      	str	r1, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013dbe:	2300      	movs	r3, #0
 8013dc0:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 8013dc2:	687b      	ldr	r3, [r7, #4]
 8013dc4:	2b00      	cmp	r3, #0
 8013dc6:	d102      	bne.n	8013dce <_txe_mutex_get+0x1a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8013dc8:	231c      	movs	r3, #28
 8013dca:	61fb      	str	r3, [r7, #28]
 8013dcc:	e01e      	b.n	8013e0c <_txe_mutex_get+0x58>
    }

    /* Now check for a valid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 8013dce:	687b      	ldr	r3, [r7, #4]
 8013dd0:	681b      	ldr	r3, [r3, #0]
 8013dd2:	4a22      	ldr	r2, [pc, #136]	@ (8013e5c <_txe_mutex_get+0xa8>)
 8013dd4:	4293      	cmp	r3, r2
 8013dd6:	d002      	beq.n	8013dde <_txe_mutex_get+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8013dd8:	231c      	movs	r3, #28
 8013dda:	61fb      	str	r3, [r7, #28]
 8013ddc:	e016      	b.n	8013e0c <_txe_mutex_get+0x58>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8013dde:	683b      	ldr	r3, [r7, #0]
 8013de0:	2b00      	cmp	r3, #0
 8013de2:	d013      	beq.n	8013e0c <_txe_mutex_get+0x58>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013de4:	f3ef 8305 	mrs	r3, IPSR
 8013de8:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013dea:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013dec:	4b1c      	ldr	r3, [pc, #112]	@ (8013e60 <_txe_mutex_get+0xac>)
 8013dee:	681b      	ldr	r3, [r3, #0]
 8013df0:	4313      	orrs	r3, r2
 8013df2:	d002      	beq.n	8013dfa <_txe_mutex_get+0x46>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8013df4:	2304      	movs	r3, #4
 8013df6:	61fb      	str	r3, [r7, #28]
 8013df8:	e008      	b.n	8013e0c <_txe_mutex_get+0x58>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 8013dfa:	4b1a      	ldr	r3, [pc, #104]	@ (8013e64 <_txe_mutex_get+0xb0>)
 8013dfc:	681b      	ldr	r3, [r3, #0]
 8013dfe:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 8013e00:	69ba      	ldr	r2, [r7, #24]
 8013e02:	4b19      	ldr	r3, [pc, #100]	@ (8013e68 <_txe_mutex_get+0xb4>)
 8013e04:	429a      	cmp	r2, r3
 8013e06:	d101      	bne.n	8013e0c <_txe_mutex_get+0x58>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 8013e08:	2304      	movs	r3, #4
 8013e0a:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013e0c:	69fb      	ldr	r3, [r7, #28]
 8013e0e:	2b00      	cmp	r3, #0
 8013e10:	d113      	bne.n	8013e3a <_txe_mutex_get+0x86>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013e12:	f3ef 8305 	mrs	r3, IPSR
 8013e16:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8013e18:	693a      	ldr	r2, [r7, #16]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013e1a:	4b11      	ldr	r3, [pc, #68]	@ (8013e60 <_txe_mutex_get+0xac>)
 8013e1c:	681b      	ldr	r3, [r3, #0]
 8013e1e:	4313      	orrs	r3, r2
 8013e20:	d00b      	beq.n	8013e3a <_txe_mutex_get+0x86>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013e22:	f3ef 8305 	mrs	r3, IPSR
 8013e26:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8013e28:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8013e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8013e60 <_txe_mutex_get+0xac>)
 8013e2c:	681b      	ldr	r3, [r3, #0]
 8013e2e:	4313      	orrs	r3, r2
 8013e30:	4a0e      	ldr	r2, [pc, #56]	@ (8013e6c <_txe_mutex_get+0xb8>)
 8013e32:	4293      	cmp	r3, r2
 8013e34:	d801      	bhi.n	8013e3a <_txe_mutex_get+0x86>
            {

                /* Yes, invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013e36:	2313      	movs	r3, #19
 8013e38:	61fb      	str	r3, [r7, #28]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013e3a:	69fb      	ldr	r3, [r7, #28]
 8013e3c:	2b00      	cmp	r3, #0
 8013e3e:	d107      	bne.n	8013e50 <_txe_mutex_get+0x9c>
    {

        /* Call actual get mutex function.  */
        status =  _tx_mutex_get(mutex_ptr, wait_option);
 8013e40:	683a      	ldr	r2, [r7, #0]
 8013e42:	687b      	ldr	r3, [r7, #4]
 8013e44:	0011      	movs	r1, r2
 8013e46:	0018      	movs	r0, r3
 8013e48:	f7fc ff6e 	bl	8010d28 <_tx_mutex_get>
 8013e4c:	0003      	movs	r3, r0
 8013e4e:	61fb      	str	r3, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 8013e50:	69fb      	ldr	r3, [r7, #28]
}
 8013e52:	0018      	movs	r0, r3
 8013e54:	46bd      	mov	sp, r7
 8013e56:	b008      	add	sp, #32
 8013e58:	bd80      	pop	{r7, pc}
 8013e5a:	46c0      	nop			@ (mov r8, r8)
 8013e5c:	4d555445 	.word	0x4d555445
 8013e60:	20000010 	.word	0x20000010
 8013e64:	2001155c 	.word	0x2001155c
 8013e68:	200116a4 	.word	0x200116a4
 8013e6c:	f0f0f0ef 	.word	0xf0f0f0ef

08013e70 <_txe_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_put(TX_MUTEX *mutex_ptr)
{
 8013e70:	b580      	push	{r7, lr}
 8013e72:	b086      	sub	sp, #24
 8013e74:	af00      	add	r7, sp, #0
 8013e76:	6078      	str	r0, [r7, #4]

UINT            status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013e78:	2300      	movs	r3, #0
 8013e7a:	617b      	str	r3, [r7, #20]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 8013e7c:	687b      	ldr	r3, [r7, #4]
 8013e7e:	2b00      	cmp	r3, #0
 8013e80:	d102      	bne.n	8013e88 <_txe_mutex_put+0x18>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8013e82:	231c      	movs	r3, #28
 8013e84:	617b      	str	r3, [r7, #20]
 8013e86:	e01b      	b.n	8013ec0 <_txe_mutex_put+0x50>
    }

    /* Now check for invalid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 8013e88:	687b      	ldr	r3, [r7, #4]
 8013e8a:	681b      	ldr	r3, [r3, #0]
 8013e8c:	4a13      	ldr	r2, [pc, #76]	@ (8013edc <_txe_mutex_put+0x6c>)
 8013e8e:	4293      	cmp	r3, r2
 8013e90:	d002      	beq.n	8013e98 <_txe_mutex_put+0x28>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8013e92:	231c      	movs	r3, #28
 8013e94:	617b      	str	r3, [r7, #20]
 8013e96:	e013      	b.n	8013ec0 <_txe_mutex_put+0x50>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013e98:	f3ef 8305 	mrs	r3, IPSR
 8013e9c:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8013e9e:	693a      	ldr	r2, [r7, #16]
    }
    else
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013ea0:	4b0f      	ldr	r3, [pc, #60]	@ (8013ee0 <_txe_mutex_put+0x70>)
 8013ea2:	681b      	ldr	r3, [r3, #0]
 8013ea4:	4313      	orrs	r3, r2
 8013ea6:	d00b      	beq.n	8013ec0 <_txe_mutex_put+0x50>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013ea8:	f3ef 8305 	mrs	r3, IPSR
 8013eac:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8013eae:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8013eb0:	4b0b      	ldr	r3, [pc, #44]	@ (8013ee0 <_txe_mutex_put+0x70>)
 8013eb2:	681b      	ldr	r3, [r3, #0]
 8013eb4:	4313      	orrs	r3, r2
 8013eb6:	4a0b      	ldr	r2, [pc, #44]	@ (8013ee4 <_txe_mutex_put+0x74>)
 8013eb8:	4293      	cmp	r3, r2
 8013eba:	d801      	bhi.n	8013ec0 <_txe_mutex_put+0x50>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013ebc:	2313      	movs	r3, #19
 8013ebe:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013ec0:	697b      	ldr	r3, [r7, #20]
 8013ec2:	2b00      	cmp	r3, #0
 8013ec4:	d105      	bne.n	8013ed2 <_txe_mutex_put+0x62>
    {

        /* Call actual put mutex function.  */
        status =  _tx_mutex_put(mutex_ptr);
 8013ec6:	687b      	ldr	r3, [r7, #4]
 8013ec8:	0018      	movs	r0, r3
 8013eca:	f7fd f99d 	bl	8011208 <_tx_mutex_put>
 8013ece:	0003      	movs	r3, r0
 8013ed0:	617b      	str	r3, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 8013ed2:	697b      	ldr	r3, [r7, #20]
}
 8013ed4:	0018      	movs	r0, r3
 8013ed6:	46bd      	mov	sp, r7
 8013ed8:	b006      	add	sp, #24
 8013eda:	bd80      	pop	{r7, pc}
 8013edc:	4d555445 	.word	0x4d555445
 8013ee0:	20000010 	.word	0x20000010
 8013ee4:	f0f0f0ef 	.word	0xf0f0f0ef

08013ee8 <_txe_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size, UINT queue_control_block_size)
{
 8013ee8:	b590      	push	{r4, r7, lr}
 8013eea:	b093      	sub	sp, #76	@ 0x4c
 8013eec:	af02      	add	r7, sp, #8
 8013eee:	60f8      	str	r0, [r7, #12]
 8013ef0:	60b9      	str	r1, [r7, #8]
 8013ef2:	607a      	str	r2, [r7, #4]
 8013ef4:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013ef6:	2300      	movs	r3, #0
 8013ef8:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 8013efa:	68fb      	ldr	r3, [r7, #12]
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d102      	bne.n	8013f06 <_txe_queue_create+0x1e>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8013f00:	2309      	movs	r3, #9
 8013f02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013f04:	e07e      	b.n	8014004 <_txe_queue_create+0x11c>
    }

    /* Now check for a valid control block size.  */
    else if (queue_control_block_size != (sizeof(TX_QUEUE)))
 8013f06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013f08:	2b38      	cmp	r3, #56	@ 0x38
 8013f0a:	d002      	beq.n	8013f12 <_txe_queue_create+0x2a>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8013f0c:	2309      	movs	r3, #9
 8013f0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013f10:	e078      	b.n	8014004 <_txe_queue_create+0x11c>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013f12:	f3ef 8310 	mrs	r3, PRIMASK
 8013f16:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013f18:	b672      	cpsid	i
    return(primask_value);
 8013f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8013f1c:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8013f1e:	4b43      	ldr	r3, [pc, #268]	@ (801402c <_txe_queue_create+0x144>)
 8013f20:	681b      	ldr	r3, [r3, #0]
 8013f22:	1c5a      	adds	r2, r3, #1
 8013f24:	4b41      	ldr	r3, [pc, #260]	@ (801402c <_txe_queue_create+0x144>)
 8013f26:	601a      	str	r2, [r3, #0]
 8013f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013f2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013f2e:	f383 8810 	msr	PRIMASK, r3
}
 8013f32:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_queue =   _tx_queue_created_ptr;
 8013f34:	4b3e      	ldr	r3, [pc, #248]	@ (8014030 <_txe_queue_create+0x148>)
 8013f36:	681b      	ldr	r3, [r3, #0]
 8013f38:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 8013f3a:	2300      	movs	r3, #0
 8013f3c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013f3e:	e009      	b.n	8013f54 <_txe_queue_create+0x6c>
        {

            /* Determine if this queue matches the queue in the list.  */
            if (queue_ptr == next_queue)
 8013f40:	68fa      	ldr	r2, [r7, #12]
 8013f42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013f44:	429a      	cmp	r2, r3
 8013f46:	d00b      	beq.n	8013f60 <_txe_queue_create+0x78>
            }
            else
            {

                /* Move to the next queue.  */
                next_queue =  next_queue -> tx_queue_created_next;
 8013f48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013f4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013f4c:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 8013f4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013f50:	3301      	adds	r3, #1
 8013f52:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013f54:	4b37      	ldr	r3, [pc, #220]	@ (8014034 <_txe_queue_create+0x14c>)
 8013f56:	681b      	ldr	r3, [r3, #0]
 8013f58:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013f5a:	429a      	cmp	r2, r3
 8013f5c:	d3f0      	bcc.n	8013f40 <_txe_queue_create+0x58>
 8013f5e:	e000      	b.n	8013f62 <_txe_queue_create+0x7a>
                break;
 8013f60:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013f62:	f3ef 8310 	mrs	r3, PRIMASK
 8013f66:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013f68:	b672      	cpsid	i
    return(primask_value);
 8013f6a:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8013f6c:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8013f6e:	4b2f      	ldr	r3, [pc, #188]	@ (801402c <_txe_queue_create+0x144>)
 8013f70:	681b      	ldr	r3, [r3, #0]
 8013f72:	1e5a      	subs	r2, r3, #1
 8013f74:	4b2d      	ldr	r3, [pc, #180]	@ (801402c <_txe_queue_create+0x144>)
 8013f76:	601a      	str	r2, [r3, #0]
 8013f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013f7a:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013f7c:	6a3b      	ldr	r3, [r7, #32]
 8013f7e:	f383 8810 	msr	PRIMASK, r3
}
 8013f82:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8013f84:	f7fe fdae 	bl	8012ae4 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate queue.  */
        if (queue_ptr == next_queue)
 8013f88:	68fa      	ldr	r2, [r7, #12]
 8013f8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013f8c:	429a      	cmp	r2, r3
 8013f8e:	d102      	bne.n	8013f96 <_txe_queue_create+0xae>
        {

            /* Queue is already created, return appropriate error code.  */
            status =  TX_QUEUE_ERROR;
 8013f90:	2309      	movs	r3, #9
 8013f92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013f94:	e036      	b.n	8014004 <_txe_queue_create+0x11c>
        }

        /* Check the starting address of the queue.  */
        else if (queue_start == TX_NULL)
 8013f96:	683b      	ldr	r3, [r7, #0]
 8013f98:	2b00      	cmp	r3, #0
 8013f9a:	d102      	bne.n	8013fa2 <_txe_queue_create+0xba>
        {

            /* Invalid starting address of queue.  */
            status =  TX_PTR_ERROR;
 8013f9c:	2303      	movs	r3, #3
 8013f9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013fa0:	e030      	b.n	8014004 <_txe_queue_create+0x11c>
        }

        /* Check for an invalid message size - less than 1.  */
        else if (message_size < TX_1_ULONG)
 8013fa2:	687b      	ldr	r3, [r7, #4]
 8013fa4:	2b00      	cmp	r3, #0
 8013fa6:	d102      	bne.n	8013fae <_txe_queue_create+0xc6>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 8013fa8:	2305      	movs	r3, #5
 8013faa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013fac:	e02a      	b.n	8014004 <_txe_queue_create+0x11c>
        }

        /* Check for an invalid message size - greater than 16.  */
        else if (message_size > TX_16_ULONG)
 8013fae:	687b      	ldr	r3, [r7, #4]
 8013fb0:	2b10      	cmp	r3, #16
 8013fb2:	d902      	bls.n	8013fba <_txe_queue_create+0xd2>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 8013fb4:	2305      	movs	r3, #5
 8013fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013fb8:	e024      	b.n	8014004 <_txe_queue_create+0x11c>
        }

        /* Check on the queue size.  */
        else if ((queue_size/(sizeof(ULONG))) < message_size)
 8013fba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013fbc:	089b      	lsrs	r3, r3, #2
 8013fbe:	687a      	ldr	r2, [r7, #4]
 8013fc0:	429a      	cmp	r2, r3
 8013fc2:	d902      	bls.n	8013fca <_txe_queue_create+0xe2>
        {

            /* Invalid queue size specified.  */
            status =  TX_SIZE_ERROR;
 8013fc4:	2305      	movs	r3, #5
 8013fc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013fc8:	e01c      	b.n	8014004 <_txe_queue_create+0x11c>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8013fca:	4b1b      	ldr	r3, [pc, #108]	@ (8014038 <_txe_queue_create+0x150>)
 8013fcc:	681b      	ldr	r3, [r3, #0]
 8013fce:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8013fd0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013fd2:	4b1a      	ldr	r3, [pc, #104]	@ (801403c <_txe_queue_create+0x154>)
 8013fd4:	429a      	cmp	r2, r3
 8013fd6:	d101      	bne.n	8013fdc <_txe_queue_create+0xf4>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013fd8:	2313      	movs	r3, #19
 8013fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013fdc:	f3ef 8305 	mrs	r3, IPSR
 8013fe0:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8013fe2:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013fe4:	4b16      	ldr	r3, [pc, #88]	@ (8014040 <_txe_queue_create+0x158>)
 8013fe6:	681b      	ldr	r3, [r3, #0]
 8013fe8:	4313      	orrs	r3, r2
 8013fea:	d00b      	beq.n	8014004 <_txe_queue_create+0x11c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013fec:	f3ef 8305 	mrs	r3, IPSR
 8013ff0:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013ff2:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8013ff4:	4b12      	ldr	r3, [pc, #72]	@ (8014040 <_txe_queue_create+0x158>)
 8013ff6:	681b      	ldr	r3, [r3, #0]
 8013ff8:	4313      	orrs	r3, r2
 8013ffa:	4a12      	ldr	r2, [pc, #72]	@ (8014044 <_txe_queue_create+0x15c>)
 8013ffc:	4293      	cmp	r3, r2
 8013ffe:	d801      	bhi.n	8014004 <_txe_queue_create+0x11c>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8014000:	2313      	movs	r3, #19
 8014002:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014004:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014006:	2b00      	cmp	r3, #0
 8014008:	d10a      	bne.n	8014020 <_txe_queue_create+0x138>
    {

        /* Call actual queue create function.  */
        status =  _tx_queue_create(queue_ptr, name_ptr, message_size, queue_start, queue_size);
 801400a:	683c      	ldr	r4, [r7, #0]
 801400c:	687a      	ldr	r2, [r7, #4]
 801400e:	68b9      	ldr	r1, [r7, #8]
 8014010:	68f8      	ldr	r0, [r7, #12]
 8014012:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014014:	9300      	str	r3, [sp, #0]
 8014016:	0023      	movs	r3, r4
 8014018:	f7fd fb5e 	bl	80116d8 <_tx_queue_create>
 801401c:	0003      	movs	r3, r0
 801401e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Return completion status.  */
    return(status);
 8014020:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8014022:	0018      	movs	r0, r3
 8014024:	46bd      	mov	sp, r7
 8014026:	b011      	add	sp, #68	@ 0x44
 8014028:	bd90      	pop	{r4, r7, pc}
 801402a:	46c0      	nop			@ (mov r8, r8)
 801402c:	200115f4 	.word	0x200115f4
 8014030:	2001152c 	.word	0x2001152c
 8014034:	20011530 	.word	0x20011530
 8014038:	2001155c 	.word	0x2001155c
 801403c:	200116a4 	.word	0x200116a4
 8014040:	20000010 	.word	0x20000010
 8014044:	f0f0f0ef 	.word	0xf0f0f0ef

08014048 <_txe_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 8014048:	b580      	push	{r7, lr}
 801404a:	b088      	sub	sp, #32
 801404c:	af00      	add	r7, sp, #0
 801404e:	60f8      	str	r0, [r7, #12]
 8014050:	60b9      	str	r1, [r7, #8]
 8014052:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8014054:	2300      	movs	r3, #0
 8014056:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 8014058:	68fb      	ldr	r3, [r7, #12]
 801405a:	2b00      	cmp	r3, #0
 801405c:	d102      	bne.n	8014064 <_txe_queue_receive+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 801405e:	2309      	movs	r3, #9
 8014060:	61fb      	str	r3, [r7, #28]
 8014062:	e024      	b.n	80140ae <_txe_queue_receive+0x66>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 8014064:	68fb      	ldr	r3, [r7, #12]
 8014066:	681b      	ldr	r3, [r3, #0]
 8014068:	4a19      	ldr	r2, [pc, #100]	@ (80140d0 <_txe_queue_receive+0x88>)
 801406a:	4293      	cmp	r3, r2
 801406c:	d002      	beq.n	8014074 <_txe_queue_receive+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 801406e:	2309      	movs	r3, #9
 8014070:	61fb      	str	r3, [r7, #28]
 8014072:	e01c      	b.n	80140ae <_txe_queue_receive+0x66>
    }

    /* Check for an invalid destination for message.  */
    else if (destination_ptr == TX_NULL)
 8014074:	68bb      	ldr	r3, [r7, #8]
 8014076:	2b00      	cmp	r3, #0
 8014078:	d102      	bne.n	8014080 <_txe_queue_receive+0x38>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 801407a:	2303      	movs	r3, #3
 801407c:	61fb      	str	r3, [r7, #28]
 801407e:	e016      	b.n	80140ae <_txe_queue_receive+0x66>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8014080:	687b      	ldr	r3, [r7, #4]
 8014082:	2b00      	cmp	r3, #0
 8014084:	d013      	beq.n	80140ae <_txe_queue_receive+0x66>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014086:	f3ef 8305 	mrs	r3, IPSR
 801408a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 801408c:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 801408e:	4b11      	ldr	r3, [pc, #68]	@ (80140d4 <_txe_queue_receive+0x8c>)
 8014090:	681b      	ldr	r3, [r3, #0]
 8014092:	4313      	orrs	r3, r2
 8014094:	d002      	beq.n	801409c <_txe_queue_receive+0x54>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8014096:	2304      	movs	r3, #4
 8014098:	61fb      	str	r3, [r7, #28]
 801409a:	e008      	b.n	80140ae <_txe_queue_receive+0x66>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 801409c:	4b0e      	ldr	r3, [pc, #56]	@ (80140d8 <_txe_queue_receive+0x90>)
 801409e:	681b      	ldr	r3, [r3, #0]
 80140a0:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 80140a2:	69ba      	ldr	r2, [r7, #24]
 80140a4:	4b0d      	ldr	r3, [pc, #52]	@ (80140dc <_txe_queue_receive+0x94>)
 80140a6:	429a      	cmp	r2, r3
 80140a8:	d101      	bne.n	80140ae <_txe_queue_receive+0x66>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 80140aa:	2304      	movs	r3, #4
 80140ac:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80140ae:	69fb      	ldr	r3, [r7, #28]
 80140b0:	2b00      	cmp	r3, #0
 80140b2:	d107      	bne.n	80140c4 <_txe_queue_receive+0x7c>
    {

        /* Call actual queue receive function.  */
        status =  _tx_queue_receive(queue_ptr, destination_ptr, wait_option);
 80140b4:	687a      	ldr	r2, [r7, #4]
 80140b6:	68b9      	ldr	r1, [r7, #8]
 80140b8:	68fb      	ldr	r3, [r7, #12]
 80140ba:	0018      	movs	r0, r3
 80140bc:	f7fd fb94 	bl	80117e8 <_tx_queue_receive>
 80140c0:	0003      	movs	r3, r0
 80140c2:	61fb      	str	r3, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 80140c4:	69fb      	ldr	r3, [r7, #28]
}
 80140c6:	0018      	movs	r0, r3
 80140c8:	46bd      	mov	sp, r7
 80140ca:	b008      	add	sp, #32
 80140cc:	bd80      	pop	{r7, pc}
 80140ce:	46c0      	nop			@ (mov r8, r8)
 80140d0:	51554555 	.word	0x51554555
 80140d4:	20000010 	.word	0x20000010
 80140d8:	2001155c 	.word	0x2001155c
 80140dc:	200116a4 	.word	0x200116a4

080140e0 <_txe_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 80140e0:	b580      	push	{r7, lr}
 80140e2:	b088      	sub	sp, #32
 80140e4:	af00      	add	r7, sp, #0
 80140e6:	60f8      	str	r0, [r7, #12]
 80140e8:	60b9      	str	r1, [r7, #8]
 80140ea:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80140ec:	2300      	movs	r3, #0
 80140ee:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 80140f0:	68fb      	ldr	r3, [r7, #12]
 80140f2:	2b00      	cmp	r3, #0
 80140f4:	d102      	bne.n	80140fc <_txe_queue_send+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 80140f6:	2309      	movs	r3, #9
 80140f8:	61fb      	str	r3, [r7, #28]
 80140fa:	e024      	b.n	8014146 <_txe_queue_send+0x66>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 80140fc:	68fb      	ldr	r3, [r7, #12]
 80140fe:	681b      	ldr	r3, [r3, #0]
 8014100:	4a19      	ldr	r2, [pc, #100]	@ (8014168 <_txe_queue_send+0x88>)
 8014102:	4293      	cmp	r3, r2
 8014104:	d002      	beq.n	801410c <_txe_queue_send+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8014106:	2309      	movs	r3, #9
 8014108:	61fb      	str	r3, [r7, #28]
 801410a:	e01c      	b.n	8014146 <_txe_queue_send+0x66>
    }

    /* Check for an invalid source for message.  */
    else if (source_ptr == TX_NULL)
 801410c:	68bb      	ldr	r3, [r7, #8]
 801410e:	2b00      	cmp	r3, #0
 8014110:	d102      	bne.n	8014118 <_txe_queue_send+0x38>
    {

        /* Null source pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 8014112:	2303      	movs	r3, #3
 8014114:	61fb      	str	r3, [r7, #28]
 8014116:	e016      	b.n	8014146 <_txe_queue_send+0x66>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8014118:	687b      	ldr	r3, [r7, #4]
 801411a:	2b00      	cmp	r3, #0
 801411c:	d013      	beq.n	8014146 <_txe_queue_send+0x66>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801411e:	f3ef 8305 	mrs	r3, IPSR
 8014122:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8014124:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014126:	4b11      	ldr	r3, [pc, #68]	@ (801416c <_txe_queue_send+0x8c>)
 8014128:	681b      	ldr	r3, [r3, #0]
 801412a:	4313      	orrs	r3, r2
 801412c:	d002      	beq.n	8014134 <_txe_queue_send+0x54>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 801412e:	2304      	movs	r3, #4
 8014130:	61fb      	str	r3, [r7, #28]
 8014132:	e008      	b.n	8014146 <_txe_queue_send+0x66>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 8014134:	4b0e      	ldr	r3, [pc, #56]	@ (8014170 <_txe_queue_send+0x90>)
 8014136:	681b      	ldr	r3, [r3, #0]
 8014138:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 801413a:	69ba      	ldr	r2, [r7, #24]
 801413c:	4b0d      	ldr	r3, [pc, #52]	@ (8014174 <_txe_queue_send+0x94>)
 801413e:	429a      	cmp	r2, r3
 8014140:	d101      	bne.n	8014146 <_txe_queue_send+0x66>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 8014142:	2304      	movs	r3, #4
 8014144:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014146:	69fb      	ldr	r3, [r7, #28]
 8014148:	2b00      	cmp	r3, #0
 801414a:	d107      	bne.n	801415c <_txe_queue_send+0x7c>
    {

        /* Call actual queue send function.  */
        status =  _tx_queue_send(queue_ptr, source_ptr, wait_option);
 801414c:	687a      	ldr	r2, [r7, #4]
 801414e:	68b9      	ldr	r1, [r7, #8]
 8014150:	68fb      	ldr	r3, [r7, #12]
 8014152:	0018      	movs	r0, r3
 8014154:	f7fd fd10 	bl	8011b78 <_tx_queue_send>
 8014158:	0003      	movs	r3, r0
 801415a:	61fb      	str	r3, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 801415c:	69fb      	ldr	r3, [r7, #28]
}
 801415e:	0018      	movs	r0, r3
 8014160:	46bd      	mov	sp, r7
 8014162:	b008      	add	sp, #32
 8014164:	bd80      	pop	{r7, pc}
 8014166:	46c0      	nop			@ (mov r8, r8)
 8014168:	51554555 	.word	0x51554555
 801416c:	20000010 	.word	0x20000010
 8014170:	2001155c 	.word	0x2001155c
 8014174:	200116a4 	.word	0x200116a4

08014178 <_txe_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count, UINT semaphore_control_block_size)
{
 8014178:	b580      	push	{r7, lr}
 801417a:	b090      	sub	sp, #64	@ 0x40
 801417c:	af00      	add	r7, sp, #0
 801417e:	60f8      	str	r0, [r7, #12]
 8014180:	60b9      	str	r1, [r7, #8]
 8014182:	607a      	str	r2, [r7, #4]
 8014184:	603b      	str	r3, [r7, #0]
TX_THREAD           *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8014186:	2300      	movs	r3, #0
 8014188:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 801418a:	68fb      	ldr	r3, [r7, #12]
 801418c:	2b00      	cmp	r3, #0
 801418e:	d102      	bne.n	8014196 <_txe_semaphore_create+0x1e>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8014190:	230c      	movs	r3, #12
 8014192:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014194:	e050      	b.n	8014238 <_txe_semaphore_create+0xc0>
    }

    /* Now check for a valid semaphore ID.  */
    else if (semaphore_control_block_size != (sizeof(TX_SEMAPHORE)))
 8014196:	683b      	ldr	r3, [r7, #0]
 8014198:	2b1c      	cmp	r3, #28
 801419a:	d002      	beq.n	80141a2 <_txe_semaphore_create+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 801419c:	230c      	movs	r3, #12
 801419e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80141a0:	e04a      	b.n	8014238 <_txe_semaphore_create+0xc0>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80141a2:	f3ef 8310 	mrs	r3, PRIMASK
 80141a6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 80141a8:	b672      	cpsid	i
    return(primask_value);
 80141aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 80141ac:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 80141ae:	4b36      	ldr	r3, [pc, #216]	@ (8014288 <_txe_semaphore_create+0x110>)
 80141b0:	681b      	ldr	r3, [r3, #0]
 80141b2:	1c5a      	adds	r2, r3, #1
 80141b4:	4b34      	ldr	r3, [pc, #208]	@ (8014288 <_txe_semaphore_create+0x110>)
 80141b6:	601a      	str	r2, [r3, #0]
 80141b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80141bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141be:	f383 8810 	msr	PRIMASK, r3
}
 80141c2:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_semaphore =  _tx_semaphore_created_ptr;
 80141c4:	4b31      	ldr	r3, [pc, #196]	@ (801428c <_txe_semaphore_create+0x114>)
 80141c6:	681b      	ldr	r3, [r3, #0]
 80141c8:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 80141ca:	2300      	movs	r3, #0
 80141cc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80141ce:	e009      	b.n	80141e4 <_txe_semaphore_create+0x6c>
        {

            /* Determine if this semaphore matches the current semaphore in the list.  */
            if (semaphore_ptr == next_semaphore)
 80141d0:	68fa      	ldr	r2, [r7, #12]
 80141d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80141d4:	429a      	cmp	r2, r3
 80141d6:	d00b      	beq.n	80141f0 <_txe_semaphore_create+0x78>
            }
            else
            {

                /* Move to next semaphore.  */
                next_semaphore =  next_semaphore -> tx_semaphore_created_next;
 80141d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80141da:	695b      	ldr	r3, [r3, #20]
 80141dc:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 80141de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80141e0:	3301      	adds	r3, #1
 80141e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80141e4:	4b2a      	ldr	r3, [pc, #168]	@ (8014290 <_txe_semaphore_create+0x118>)
 80141e6:	681b      	ldr	r3, [r3, #0]
 80141e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80141ea:	429a      	cmp	r2, r3
 80141ec:	d3f0      	bcc.n	80141d0 <_txe_semaphore_create+0x58>
 80141ee:	e000      	b.n	80141f2 <_txe_semaphore_create+0x7a>
                break;
 80141f0:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80141f2:	f3ef 8310 	mrs	r3, PRIMASK
 80141f6:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80141f8:	b672      	cpsid	i
    return(primask_value);
 80141fa:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 80141fc:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 80141fe:	4b22      	ldr	r3, [pc, #136]	@ (8014288 <_txe_semaphore_create+0x110>)
 8014200:	681b      	ldr	r3, [r3, #0]
 8014202:	1e5a      	subs	r2, r3, #1
 8014204:	4b20      	ldr	r3, [pc, #128]	@ (8014288 <_txe_semaphore_create+0x110>)
 8014206:	601a      	str	r2, [r3, #0]
 8014208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801420a:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801420c:	6a3b      	ldr	r3, [r7, #32]
 801420e:	f383 8810 	msr	PRIMASK, r3
}
 8014212:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8014214:	f7fe fc66 	bl	8012ae4 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate semaphore.  */
        if (semaphore_ptr == next_semaphore)
 8014218:	68fa      	ldr	r2, [r7, #12]
 801421a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801421c:	429a      	cmp	r2, r3
 801421e:	d102      	bne.n	8014226 <_txe_semaphore_create+0xae>
        {

            /* Semaphore is already created, return appropriate error code.  */
            status =  TX_SEMAPHORE_ERROR;
 8014220:	230c      	movs	r3, #12
 8014222:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014224:	e008      	b.n	8014238 <_txe_semaphore_create+0xc0>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8014226:	4b1b      	ldr	r3, [pc, #108]	@ (8014294 <_txe_semaphore_create+0x11c>)
 8014228:	681b      	ldr	r3, [r3, #0]
 801422a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 801422c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801422e:	4b1a      	ldr	r3, [pc, #104]	@ (8014298 <_txe_semaphore_create+0x120>)
 8014230:	429a      	cmp	r2, r3
 8014232:	d101      	bne.n	8014238 <_txe_semaphore_create+0xc0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8014234:	2313      	movs	r3, #19
 8014236:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014238:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801423a:	2b00      	cmp	r3, #0
 801423c:	d113      	bne.n	8014266 <_txe_semaphore_create+0xee>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801423e:	f3ef 8305 	mrs	r3, IPSR
 8014242:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8014244:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014246:	4b15      	ldr	r3, [pc, #84]	@ (801429c <_txe_semaphore_create+0x124>)
 8014248:	681b      	ldr	r3, [r3, #0]
 801424a:	4313      	orrs	r3, r2
 801424c:	d00b      	beq.n	8014266 <_txe_semaphore_create+0xee>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801424e:	f3ef 8305 	mrs	r3, IPSR
 8014252:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8014254:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8014256:	4b11      	ldr	r3, [pc, #68]	@ (801429c <_txe_semaphore_create+0x124>)
 8014258:	681b      	ldr	r3, [r3, #0]
 801425a:	4313      	orrs	r3, r2
 801425c:	4a10      	ldr	r2, [pc, #64]	@ (80142a0 <_txe_semaphore_create+0x128>)
 801425e:	4293      	cmp	r3, r2
 8014260:	d801      	bhi.n	8014266 <_txe_semaphore_create+0xee>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8014262:	2313      	movs	r3, #19
 8014264:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014266:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014268:	2b00      	cmp	r3, #0
 801426a:	d107      	bne.n	801427c <_txe_semaphore_create+0x104>
    {

        /* Call actual semaphore create function.  */
        status =  _tx_semaphore_create(semaphore_ptr, name_ptr, initial_count);
 801426c:	687a      	ldr	r2, [r7, #4]
 801426e:	68b9      	ldr	r1, [r7, #8]
 8014270:	68fb      	ldr	r3, [r7, #12]
 8014272:	0018      	movs	r0, r3
 8014274:	f7fd fe24 	bl	8011ec0 <_tx_semaphore_create>
 8014278:	0003      	movs	r3, r0
 801427a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Return completion status.  */
    return(status);
 801427c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 801427e:	0018      	movs	r0, r3
 8014280:	46bd      	mov	sp, r7
 8014282:	b010      	add	sp, #64	@ 0x40
 8014284:	bd80      	pop	{r7, pc}
 8014286:	46c0      	nop			@ (mov r8, r8)
 8014288:	200115f4 	.word	0x200115f4
 801428c:	20011524 	.word	0x20011524
 8014290:	20011528 	.word	0x20011528
 8014294:	2001155c 	.word	0x2001155c
 8014298:	200116a4 	.word	0x200116a4
 801429c:	20000010 	.word	0x20000010
 80142a0:	f0f0f0ef 	.word	0xf0f0f0ef

080142a4 <_txe_semaphore_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_delete(TX_SEMAPHORE *semaphore_ptr)
{
 80142a4:	b580      	push	{r7, lr}
 80142a6:	b086      	sub	sp, #24
 80142a8:	af00      	add	r7, sp, #0
 80142aa:	6078      	str	r0, [r7, #4]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80142ac:	2300      	movs	r3, #0
 80142ae:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 80142b0:	687b      	ldr	r3, [r7, #4]
 80142b2:	2b00      	cmp	r3, #0
 80142b4:	d102      	bne.n	80142bc <_txe_semaphore_delete+0x18>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 80142b6:	230c      	movs	r3, #12
 80142b8:	617b      	str	r3, [r7, #20]
 80142ba:	e01b      	b.n	80142f4 <_txe_semaphore_delete+0x50>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 80142bc:	687b      	ldr	r3, [r7, #4]
 80142be:	681b      	ldr	r3, [r3, #0]
 80142c0:	4a13      	ldr	r2, [pc, #76]	@ (8014310 <_txe_semaphore_delete+0x6c>)
 80142c2:	4293      	cmp	r3, r2
 80142c4:	d002      	beq.n	80142cc <_txe_semaphore_delete+0x28>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 80142c6:	230c      	movs	r3, #12
 80142c8:	617b      	str	r3, [r7, #20]
 80142ca:	e013      	b.n	80142f4 <_txe_semaphore_delete+0x50>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80142cc:	f3ef 8305 	mrs	r3, IPSR
 80142d0:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 80142d2:	68fa      	ldr	r2, [r7, #12]
    {

        /* Check for invalid caller of this function.  */

        /* Is the caller an ISR or Initialization?  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80142d4:	4b0f      	ldr	r3, [pc, #60]	@ (8014314 <_txe_semaphore_delete+0x70>)
 80142d6:	681b      	ldr	r3, [r3, #0]
 80142d8:	4313      	orrs	r3, r2
 80142da:	d002      	beq.n	80142e2 <_txe_semaphore_delete+0x3e>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 80142dc:	2313      	movs	r3, #19
 80142de:	617b      	str	r3, [r7, #20]
 80142e0:	e008      	b.n	80142f4 <_txe_semaphore_delete+0x50>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 80142e2:	4b0d      	ldr	r3, [pc, #52]	@ (8014318 <_txe_semaphore_delete+0x74>)
 80142e4:	681b      	ldr	r3, [r3, #0]
 80142e6:	613b      	str	r3, [r7, #16]

            /* Is the caller the system timer thread?  */
            if (thread_ptr == &_tx_timer_thread)
 80142e8:	693a      	ldr	r2, [r7, #16]
 80142ea:	4b0c      	ldr	r3, [pc, #48]	@ (801431c <_txe_semaphore_delete+0x78>)
 80142ec:	429a      	cmp	r2, r3
 80142ee:	d101      	bne.n	80142f4 <_txe_semaphore_delete+0x50>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 80142f0:	2313      	movs	r3, #19
 80142f2:	617b      	str	r3, [r7, #20]
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80142f4:	697b      	ldr	r3, [r7, #20]
 80142f6:	2b00      	cmp	r3, #0
 80142f8:	d105      	bne.n	8014306 <_txe_semaphore_delete+0x62>
    {

        /* Call actual semaphore delete function.  */
        status =  _tx_semaphore_delete(semaphore_ptr);
 80142fa:	687b      	ldr	r3, [r7, #4]
 80142fc:	0018      	movs	r0, r3
 80142fe:	f7fd fe43 	bl	8011f88 <_tx_semaphore_delete>
 8014302:	0003      	movs	r3, r0
 8014304:	617b      	str	r3, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 8014306:	697b      	ldr	r3, [r7, #20]
}
 8014308:	0018      	movs	r0, r3
 801430a:	46bd      	mov	sp, r7
 801430c:	b006      	add	sp, #24
 801430e:	bd80      	pop	{r7, pc}
 8014310:	53454d41 	.word	0x53454d41
 8014314:	20000010 	.word	0x20000010
 8014318:	2001155c 	.word	0x2001155c
 801431c:	200116a4 	.word	0x200116a4

08014320 <_txe_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 8014320:	b580      	push	{r7, lr}
 8014322:	b086      	sub	sp, #24
 8014324:	af00      	add	r7, sp, #0
 8014326:	6078      	str	r0, [r7, #4]
 8014328:	6039      	str	r1, [r7, #0]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 801432a:	2300      	movs	r3, #0
 801432c:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 801432e:	687b      	ldr	r3, [r7, #4]
 8014330:	2b00      	cmp	r3, #0
 8014332:	d102      	bne.n	801433a <_txe_semaphore_get+0x1a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8014334:	230c      	movs	r3, #12
 8014336:	617b      	str	r3, [r7, #20]
 8014338:	e01e      	b.n	8014378 <_txe_semaphore_get+0x58>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 801433a:	687b      	ldr	r3, [r7, #4]
 801433c:	681b      	ldr	r3, [r3, #0]
 801433e:	4a16      	ldr	r2, [pc, #88]	@ (8014398 <_txe_semaphore_get+0x78>)
 8014340:	4293      	cmp	r3, r2
 8014342:	d002      	beq.n	801434a <_txe_semaphore_get+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8014344:	230c      	movs	r3, #12
 8014346:	617b      	str	r3, [r7, #20]
 8014348:	e016      	b.n	8014378 <_txe_semaphore_get+0x58>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 801434a:	683b      	ldr	r3, [r7, #0]
 801434c:	2b00      	cmp	r3, #0
 801434e:	d013      	beq.n	8014378 <_txe_semaphore_get+0x58>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014350:	f3ef 8305 	mrs	r3, IPSR
 8014354:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8014356:	68fa      	ldr	r2, [r7, #12]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014358:	4b10      	ldr	r3, [pc, #64]	@ (801439c <_txe_semaphore_get+0x7c>)
 801435a:	681b      	ldr	r3, [r3, #0]
 801435c:	4313      	orrs	r3, r2
 801435e:	d002      	beq.n	8014366 <_txe_semaphore_get+0x46>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8014360:	2304      	movs	r3, #4
 8014362:	617b      	str	r3, [r7, #20]
 8014364:	e008      	b.n	8014378 <_txe_semaphore_get+0x58>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 8014366:	4b0e      	ldr	r3, [pc, #56]	@ (80143a0 <_txe_semaphore_get+0x80>)
 8014368:	681b      	ldr	r3, [r3, #0]
 801436a:	613b      	str	r3, [r7, #16]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 801436c:	693a      	ldr	r2, [r7, #16]
 801436e:	4b0d      	ldr	r3, [pc, #52]	@ (80143a4 <_txe_semaphore_get+0x84>)
 8014370:	429a      	cmp	r2, r3
 8014372:	d101      	bne.n	8014378 <_txe_semaphore_get+0x58>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 8014374:	2304      	movs	r3, #4
 8014376:	617b      	str	r3, [r7, #20]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014378:	697b      	ldr	r3, [r7, #20]
 801437a:	2b00      	cmp	r3, #0
 801437c:	d107      	bne.n	801438e <_txe_semaphore_get+0x6e>
    {

        /* Call actual get semaphore function.  */
        status =  _tx_semaphore_get(semaphore_ptr, wait_option);
 801437e:	683a      	ldr	r2, [r7, #0]
 8014380:	687b      	ldr	r3, [r7, #4]
 8014382:	0011      	movs	r1, r2
 8014384:	0018      	movs	r0, r3
 8014386:	f7fd fe8b 	bl	80120a0 <_tx_semaphore_get>
 801438a:	0003      	movs	r3, r0
 801438c:	617b      	str	r3, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 801438e:	697b      	ldr	r3, [r7, #20]
}
 8014390:	0018      	movs	r0, r3
 8014392:	46bd      	mov	sp, r7
 8014394:	b006      	add	sp, #24
 8014396:	bd80      	pop	{r7, pc}
 8014398:	53454d41 	.word	0x53454d41
 801439c:	20000010 	.word	0x20000010
 80143a0:	2001155c 	.word	0x2001155c
 80143a4:	200116a4 	.word	0x200116a4

080143a8 <_txe_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 80143a8:	b580      	push	{r7, lr}
 80143aa:	b084      	sub	sp, #16
 80143ac:	af00      	add	r7, sp, #0
 80143ae:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 80143b0:	687b      	ldr	r3, [r7, #4]
 80143b2:	2b00      	cmp	r3, #0
 80143b4:	d102      	bne.n	80143bc <_txe_semaphore_put+0x14>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 80143b6:	230c      	movs	r3, #12
 80143b8:	60fb      	str	r3, [r7, #12]
 80143ba:	e00d      	b.n	80143d8 <_txe_semaphore_put+0x30>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 80143bc:	687b      	ldr	r3, [r7, #4]
 80143be:	681b      	ldr	r3, [r3, #0]
 80143c0:	4a08      	ldr	r2, [pc, #32]	@ (80143e4 <_txe_semaphore_put+0x3c>)
 80143c2:	4293      	cmp	r3, r2
 80143c4:	d002      	beq.n	80143cc <_txe_semaphore_put+0x24>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 80143c6:	230c      	movs	r3, #12
 80143c8:	60fb      	str	r3, [r7, #12]
 80143ca:	e005      	b.n	80143d8 <_txe_semaphore_put+0x30>
    }
    else
    {

        /* Call actual put semaphore function.  */
        status =  _tx_semaphore_put(semaphore_ptr);
 80143cc:	687b      	ldr	r3, [r7, #4]
 80143ce:	0018      	movs	r0, r3
 80143d0:	f7fd fef8 	bl	80121c4 <_tx_semaphore_put>
 80143d4:	0003      	movs	r3, r0
 80143d6:	60fb      	str	r3, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 80143d8:	68fb      	ldr	r3, [r7, #12]
}
 80143da:	0018      	movs	r0, r3
 80143dc:	46bd      	mov	sp, r7
 80143de:	b004      	add	sp, #16
 80143e0:	bd80      	pop	{r7, pc}
 80143e2:	46c0      	nop			@ (mov r8, r8)
 80143e4:	53454d41 	.word	0x53454d41

080143e8 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 80143e8:	b590      	push	{r4, r7, lr}
 80143ea:	b099      	sub	sp, #100	@ 0x64
 80143ec:	af06      	add	r7, sp, #24
 80143ee:	60f8      	str	r0, [r7, #12]
 80143f0:	60b9      	str	r1, [r7, #8]
 80143f2:	607a      	str	r2, [r7, #4]
 80143f4:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80143f6:	2300      	movs	r3, #0
 80143f8:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 80143fa:	68fb      	ldr	r3, [r7, #12]
 80143fc:	2b00      	cmp	r3, #0
 80143fe:	d102      	bne.n	8014406 <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8014400:	230e      	movs	r3, #14
 8014402:	647b      	str	r3, [r7, #68]	@ 0x44
 8014404:	e0b6      	b.n	8014574 <_txe_thread_create+0x18c>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 8014406:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8014408:	2bb0      	cmp	r3, #176	@ 0xb0
 801440a:	d002      	beq.n	8014412 <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 801440c:	230e      	movs	r3, #14
 801440e:	647b      	str	r3, [r7, #68]	@ 0x44
 8014410:	e0b0      	b.n	8014574 <_txe_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8014412:	f3ef 8310 	mrs	r3, PRIMASK
 8014416:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8014418:	b672      	cpsid	i
    return(primask_value);
 801441a:	6a3b      	ldr	r3, [r7, #32]
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 801441c:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 801441e:	4b64      	ldr	r3, [pc, #400]	@ (80145b0 <_txe_thread_create+0x1c8>)
 8014420:	681b      	ldr	r3, [r3, #0]
 8014422:	1c5a      	adds	r2, r3, #1
 8014424:	4b62      	ldr	r3, [pc, #392]	@ (80145b0 <_txe_thread_create+0x1c8>)
 8014426:	601a      	str	r2, [r3, #0]
 8014428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801442a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801442c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801442e:	f383 8810 	msr	PRIMASK, r3
}
 8014432:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 8014434:	2300      	movs	r3, #0
 8014436:	643b      	str	r3, [r7, #64]	@ 0x40
        next_thread =  _tx_thread_created_ptr;
 8014438:	4b5e      	ldr	r3, [pc, #376]	@ (80145b4 <_txe_thread_create+0x1cc>)
 801443a:	681b      	ldr	r3, [r3, #0]
 801443c:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 801443e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8014440:	633b      	str	r3, [r7, #48]	@ 0x30
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 8014442:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014444:	3b01      	subs	r3, #1
 8014446:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014448:	18d3      	adds	r3, r2, r3
 801444a:	633b      	str	r3, [r7, #48]	@ 0x30
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 801444c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801444e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8014450:	2300      	movs	r3, #0
 8014452:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014454:	e02b      	b.n	80144ae <_txe_thread_create+0xc6>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 8014456:	68fa      	ldr	r2, [r7, #12]
 8014458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801445a:	429a      	cmp	r2, r3
 801445c:	d101      	bne.n	8014462 <_txe_thread_create+0x7a>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 801445e:	2301      	movs	r3, #1
 8014460:	643b      	str	r3, [r7, #64]	@ 0x40
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 8014462:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014464:	2b01      	cmp	r3, #1
 8014466:	d028      	beq.n	80144ba <_txe_thread_create+0xd2>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 8014468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801446a:	68db      	ldr	r3, [r3, #12]
 801446c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801446e:	429a      	cmp	r2, r3
 8014470:	d308      	bcc.n	8014484 <_txe_thread_create+0x9c>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 8014472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014474:	691b      	ldr	r3, [r3, #16]
 8014476:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8014478:	429a      	cmp	r2, r3
 801447a:	d203      	bcs.n	8014484 <_txe_thread_create+0x9c>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 801447c:	2300      	movs	r3, #0
 801447e:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8014480:	2301      	movs	r3, #1
 8014482:	643b      	str	r3, [r7, #64]	@ 0x40
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 8014484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014486:	68db      	ldr	r3, [r3, #12]
 8014488:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801448a:	429a      	cmp	r2, r3
 801448c:	d308      	bcc.n	80144a0 <_txe_thread_create+0xb8>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 801448e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014490:	691b      	ldr	r3, [r3, #16]
 8014492:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014494:	429a      	cmp	r2, r3
 8014496:	d203      	bcs.n	80144a0 <_txe_thread_create+0xb8>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8014498:	2300      	movs	r3, #0
 801449a:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 801449c:	2301      	movs	r3, #1
 801449e:	643b      	str	r3, [r7, #64]	@ 0x40
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 80144a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144a2:	2288      	movs	r2, #136	@ 0x88
 80144a4:	589b      	ldr	r3, [r3, r2]
 80144a6:	63bb      	str	r3, [r7, #56]	@ 0x38
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 80144a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80144aa:	3301      	adds	r3, #1
 80144ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80144ae:	4b42      	ldr	r3, [pc, #264]	@ (80145b8 <_txe_thread_create+0x1d0>)
 80144b0:	681b      	ldr	r3, [r3, #0]
 80144b2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80144b4:	429a      	cmp	r2, r3
 80144b6:	d3ce      	bcc.n	8014456 <_txe_thread_create+0x6e>
 80144b8:	e000      	b.n	80144bc <_txe_thread_create+0xd4>
                break;
 80144ba:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80144bc:	f3ef 8310 	mrs	r3, PRIMASK
 80144c0:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80144c2:	b672      	cpsid	i
    return(primask_value);
 80144c4:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 80144c6:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 80144c8:	4b39      	ldr	r3, [pc, #228]	@ (80145b0 <_txe_thread_create+0x1c8>)
 80144ca:	681b      	ldr	r3, [r3, #0]
 80144cc:	1e5a      	subs	r2, r3, #1
 80144ce:	4b38      	ldr	r3, [pc, #224]	@ (80145b0 <_txe_thread_create+0x1c8>)
 80144d0:	601a      	str	r2, [r3, #0]
 80144d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80144d4:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80144d6:	69fb      	ldr	r3, [r7, #28]
 80144d8:	f383 8810 	msr	PRIMASK, r3
}
 80144dc:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80144de:	f7fe fb01 	bl	8012ae4 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 80144e2:	68fa      	ldr	r2, [r7, #12]
 80144e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144e6:	429a      	cmp	r2, r3
 80144e8:	d102      	bne.n	80144f0 <_txe_thread_create+0x108>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 80144ea:	230e      	movs	r3, #14
 80144ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80144ee:	e041      	b.n	8014574 <_txe_thread_create+0x18c>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 80144f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80144f2:	2b00      	cmp	r3, #0
 80144f4:	d102      	bne.n	80144fc <_txe_thread_create+0x114>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 80144f6:	2303      	movs	r3, #3
 80144f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80144fa:	e03b      	b.n	8014574 <_txe_thread_create+0x18c>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 80144fc:	687b      	ldr	r3, [r7, #4]
 80144fe:	2b00      	cmp	r3, #0
 8014500:	d102      	bne.n	8014508 <_txe_thread_create+0x120>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8014502:	2303      	movs	r3, #3
 8014504:	647b      	str	r3, [r7, #68]	@ 0x44
 8014506:	e035      	b.n	8014574 <_txe_thread_create+0x18c>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 8014508:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801450a:	2bc7      	cmp	r3, #199	@ 0xc7
 801450c:	d802      	bhi.n	8014514 <_txe_thread_create+0x12c>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 801450e:	2305      	movs	r3, #5
 8014510:	647b      	str	r3, [r7, #68]	@ 0x44
 8014512:	e02f      	b.n	8014574 <_txe_thread_create+0x18c>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 8014514:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014516:	2b1f      	cmp	r3, #31
 8014518:	d902      	bls.n	8014520 <_txe_thread_create+0x138>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 801451a:	230f      	movs	r3, #15
 801451c:	647b      	str	r3, [r7, #68]	@ 0x44
 801451e:	e029      	b.n	8014574 <_txe_thread_create+0x18c>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 8014520:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8014522:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014524:	429a      	cmp	r2, r3
 8014526:	d902      	bls.n	801452e <_txe_thread_create+0x146>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 8014528:	2318      	movs	r3, #24
 801452a:	647b      	str	r3, [r7, #68]	@ 0x44
 801452c:	e022      	b.n	8014574 <_txe_thread_create+0x18c>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 801452e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014530:	2b01      	cmp	r3, #1
 8014532:	d902      	bls.n	801453a <_txe_thread_create+0x152>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 8014534:	2310      	movs	r3, #16
 8014536:	647b      	str	r3, [r7, #68]	@ 0x44
 8014538:	e01c      	b.n	8014574 <_txe_thread_create+0x18c>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 801453a:	4b20      	ldr	r3, [pc, #128]	@ (80145bc <_txe_thread_create+0x1d4>)
 801453c:	681b      	ldr	r3, [r3, #0]
 801453e:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 8014540:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014542:	4b1f      	ldr	r3, [pc, #124]	@ (80145c0 <_txe_thread_create+0x1d8>)
 8014544:	429a      	cmp	r2, r3
 8014546:	d101      	bne.n	801454c <_txe_thread_create+0x164>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8014548:	2313      	movs	r3, #19
 801454a:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801454c:	f3ef 8305 	mrs	r3, IPSR
 8014550:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8014552:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014554:	4b1b      	ldr	r3, [pc, #108]	@ (80145c4 <_txe_thread_create+0x1dc>)
 8014556:	681b      	ldr	r3, [r3, #0]
 8014558:	4313      	orrs	r3, r2
 801455a:	d00b      	beq.n	8014574 <_txe_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801455c:	f3ef 8305 	mrs	r3, IPSR
 8014560:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8014562:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8014564:	4b17      	ldr	r3, [pc, #92]	@ (80145c4 <_txe_thread_create+0x1dc>)
 8014566:	681b      	ldr	r3, [r3, #0]
 8014568:	4313      	orrs	r3, r2
 801456a:	4a17      	ldr	r2, [pc, #92]	@ (80145c8 <_txe_thread_create+0x1e0>)
 801456c:	4293      	cmp	r3, r2
 801456e:	d801      	bhi.n	8014574 <_txe_thread_create+0x18c>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8014570:	2313      	movs	r3, #19
 8014572:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014574:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014576:	2b00      	cmp	r3, #0
 8014578:	d114      	bne.n	80145a4 <_txe_thread_create+0x1bc>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 801457a:	683c      	ldr	r4, [r7, #0]
 801457c:	687a      	ldr	r2, [r7, #4]
 801457e:	68b9      	ldr	r1, [r7, #8]
 8014580:	68f8      	ldr	r0, [r7, #12]
 8014582:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014584:	9305      	str	r3, [sp, #20]
 8014586:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8014588:	9304      	str	r3, [sp, #16]
 801458a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801458c:	9303      	str	r3, [sp, #12]
 801458e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014590:	9302      	str	r3, [sp, #8]
 8014592:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014594:	9301      	str	r3, [sp, #4]
 8014596:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8014598:	9300      	str	r3, [sp, #0]
 801459a:	0023      	movs	r3, r4
 801459c:	f7fd fe6a 	bl	8012274 <_tx_thread_create>
 80145a0:	0003      	movs	r3, r0
 80145a2:	647b      	str	r3, [r7, #68]	@ 0x44
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 80145a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 80145a6:	0018      	movs	r0, r3
 80145a8:	46bd      	mov	sp, r7
 80145aa:	b013      	add	sp, #76	@ 0x4c
 80145ac:	bd90      	pop	{r4, r7, pc}
 80145ae:	46c0      	nop			@ (mov r8, r8)
 80145b0:	200115f4 	.word	0x200115f4
 80145b4:	20011564 	.word	0x20011564
 80145b8:	20011568 	.word	0x20011568
 80145bc:	2001155c 	.word	0x2001155c
 80145c0:	200116a4 	.word	0x200116a4
 80145c4:	20000010 	.word	0x20000010
 80145c8:	f0f0f0ef 	.word	0xf0f0f0ef

080145cc <_txe_thread_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_delete(TX_THREAD *thread_ptr)
{
 80145cc:	b580      	push	{r7, lr}
 80145ce:	b084      	sub	sp, #16
 80145d0:	af00      	add	r7, sp, #0
 80145d2:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80145d4:	f3ef 8305 	mrs	r3, IPSR
 80145d8:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 80145da:	68ba      	ldr	r2, [r7, #8]

UINT        status;


    /* Check for invalid caller of this function.  */
    if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80145dc:	4b0f      	ldr	r3, [pc, #60]	@ (801461c <_txe_thread_delete+0x50>)
 80145de:	681b      	ldr	r3, [r3, #0]
 80145e0:	4313      	orrs	r3, r2
 80145e2:	d002      	beq.n	80145ea <_txe_thread_delete+0x1e>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 80145e4:	2313      	movs	r3, #19
 80145e6:	60fb      	str	r3, [r7, #12]
 80145e8:	e013      	b.n	8014612 <_txe_thread_delete+0x46>
    }

    /* Check for an invalid thread pointer.  */
    else if (thread_ptr == TX_NULL)
 80145ea:	687b      	ldr	r3, [r7, #4]
 80145ec:	2b00      	cmp	r3, #0
 80145ee:	d102      	bne.n	80145f6 <_txe_thread_delete+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 80145f0:	230e      	movs	r3, #14
 80145f2:	60fb      	str	r3, [r7, #12]
 80145f4:	e00d      	b.n	8014612 <_txe_thread_delete+0x46>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 80145f6:	687b      	ldr	r3, [r7, #4]
 80145f8:	681b      	ldr	r3, [r3, #0]
 80145fa:	4a09      	ldr	r2, [pc, #36]	@ (8014620 <_txe_thread_delete+0x54>)
 80145fc:	4293      	cmp	r3, r2
 80145fe:	d002      	beq.n	8014606 <_txe_thread_delete+0x3a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8014600:	230e      	movs	r3, #14
 8014602:	60fb      	str	r3, [r7, #12]
 8014604:	e005      	b.n	8014612 <_txe_thread_delete+0x46>
    }
    else
    {

        /* Call actual thread delete function.  */
        status =  _tx_thread_delete(thread_ptr);
 8014606:	687b      	ldr	r3, [r7, #4]
 8014608:	0018      	movs	r0, r3
 801460a:	f7fd ff53 	bl	80124b4 <_tx_thread_delete>
 801460e:	0003      	movs	r3, r0
 8014610:	60fb      	str	r3, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 8014612:	68fb      	ldr	r3, [r7, #12]
}
 8014614:	0018      	movs	r0, r3
 8014616:	46bd      	mov	sp, r7
 8014618:	b004      	add	sp, #16
 801461a:	bd80      	pop	{r7, pc}
 801461c:	20000010 	.word	0x20000010
 8014620:	54485244 	.word	0x54485244

08014624 <_txe_thread_info_get>:
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count,
                UINT *priority, UINT *preemption_threshold, ULONG *time_slice,
                TX_THREAD **next_thread, TX_THREAD **next_suspended_thread)
{
 8014624:	b590      	push	{r4, r7, lr}
 8014626:	b08d      	sub	sp, #52	@ 0x34
 8014628:	af06      	add	r7, sp, #24
 801462a:	60f8      	str	r0, [r7, #12]
 801462c:	60b9      	str	r1, [r7, #8]
 801462e:	607a      	str	r2, [r7, #4]
 8014630:	603b      	str	r3, [r7, #0]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8014632:	68fb      	ldr	r3, [r7, #12]
 8014634:	2b00      	cmp	r3, #0
 8014636:	d102      	bne.n	801463e <_txe_thread_info_get+0x1a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8014638:	230e      	movs	r3, #14
 801463a:	617b      	str	r3, [r7, #20]
 801463c:	e01a      	b.n	8014674 <_txe_thread_info_get+0x50>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 801463e:	68fb      	ldr	r3, [r7, #12]
 8014640:	681b      	ldr	r3, [r3, #0]
 8014642:	4a0f      	ldr	r2, [pc, #60]	@ (8014680 <_txe_thread_info_get+0x5c>)
 8014644:	4293      	cmp	r3, r2
 8014646:	d002      	beq.n	801464e <_txe_thread_info_get+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8014648:	230e      	movs	r3, #14
 801464a:	617b      	str	r3, [r7, #20]
 801464c:	e012      	b.n	8014674 <_txe_thread_info_get+0x50>
    }
    else
    {

        /* Call the actual thread information get service.  */
        status =  _tx_thread_info_get(thread_ptr, name, state, run_count, priority, preemption_threshold,
 801464e:	683c      	ldr	r4, [r7, #0]
 8014650:	687a      	ldr	r2, [r7, #4]
 8014652:	68b9      	ldr	r1, [r7, #8]
 8014654:	68f8      	ldr	r0, [r7, #12]
 8014656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014658:	9304      	str	r3, [sp, #16]
 801465a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801465c:	9303      	str	r3, [sp, #12]
 801465e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014660:	9302      	str	r3, [sp, #8]
 8014662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014664:	9301      	str	r3, [sp, #4]
 8014666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014668:	9300      	str	r3, [sp, #0]
 801466a:	0023      	movs	r3, r4
 801466c:	f7fd ff92 	bl	8012594 <_tx_thread_info_get>
 8014670:	0003      	movs	r3, r0
 8014672:	617b      	str	r3, [r7, #20]
                            time_slice, next_thread, next_suspended_thread);
    }

    /* Return completion status.  */
    return(status);
 8014674:	697b      	ldr	r3, [r7, #20]
}
 8014676:	0018      	movs	r0, r3
 8014678:	46bd      	mov	sp, r7
 801467a:	b007      	add	sp, #28
 801467c:	bd90      	pop	{r4, r7, pc}
 801467e:	46c0      	nop			@ (mov r8, r8)
 8014680:	54485244 	.word	0x54485244

08014684 <_txe_thread_relinquish>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _txe_thread_relinquish(VOID)
{
 8014684:	b580      	push	{r7, lr}
 8014686:	b082      	sub	sp, #8
 8014688:	af00      	add	r7, sp, #0

TX_THREAD   *current_thread;


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 801468a:	4b0a      	ldr	r3, [pc, #40]	@ (80146b4 <_txe_thread_relinquish+0x30>)
 801468c:	681b      	ldr	r3, [r3, #0]
 801468e:	607b      	str	r3, [r7, #4]

    /* Make sure a thread is executing.  */
    if (current_thread != TX_NULL)
 8014690:	687b      	ldr	r3, [r7, #4]
 8014692:	2b00      	cmp	r3, #0
 8014694:	d009      	beq.n	80146aa <_txe_thread_relinquish+0x26>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014696:	f3ef 8305 	mrs	r3, IPSR
 801469a:	603b      	str	r3, [r7, #0]
    return(ipsr_value);
 801469c:	683a      	ldr	r2, [r7, #0]
    {

        /* Now make sure the call is not from an ISR or Initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0))
 801469e:	4b06      	ldr	r3, [pc, #24]	@ (80146b8 <_txe_thread_relinquish+0x34>)
 80146a0:	681b      	ldr	r3, [r3, #0]
 80146a2:	4313      	orrs	r3, r2
 80146a4:	d101      	bne.n	80146aa <_txe_thread_relinquish+0x26>
        {

            /* Okay to call the real relinquish function.  */
            _tx_thread_relinquish();
 80146a6:	f7fe f831 	bl	801270c <_tx_thread_relinquish>
        }
    }
}
 80146aa:	46c0      	nop			@ (mov r8, r8)
 80146ac:	46bd      	mov	sp, r7
 80146ae:	b002      	add	sp, #8
 80146b0:	bd80      	pop	{r7, pc}
 80146b2:	46c0      	nop			@ (mov r8, r8)
 80146b4:	2001155c 	.word	0x2001155c
 80146b8:	20000010 	.word	0x20000010

080146bc <_txe_thread_resume>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_resume(TX_THREAD *thread_ptr)
{
 80146bc:	b580      	push	{r7, lr}
 80146be:	b084      	sub	sp, #16
 80146c0:	af00      	add	r7, sp, #0
 80146c2:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 80146c4:	687b      	ldr	r3, [r7, #4]
 80146c6:	2b00      	cmp	r3, #0
 80146c8:	d102      	bne.n	80146d0 <_txe_thread_resume+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 80146ca:	230e      	movs	r3, #14
 80146cc:	60fb      	str	r3, [r7, #12]
 80146ce:	e00d      	b.n	80146ec <_txe_thread_resume+0x30>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 80146d0:	687b      	ldr	r3, [r7, #4]
 80146d2:	681b      	ldr	r3, [r3, #0]
 80146d4:	4a08      	ldr	r2, [pc, #32]	@ (80146f8 <_txe_thread_resume+0x3c>)
 80146d6:	4293      	cmp	r3, r2
 80146d8:	d002      	beq.n	80146e0 <_txe_thread_resume+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 80146da:	230e      	movs	r3, #14
 80146dc:	60fb      	str	r3, [r7, #12]
 80146de:	e005      	b.n	80146ec <_txe_thread_resume+0x30>
    }
    else
    {

        /* Call actual thread resume function.  */
        status =  _tx_thread_resume(thread_ptr);
 80146e0:	687b      	ldr	r3, [r7, #4]
 80146e2:	0018      	movs	r0, r3
 80146e4:	f7fe f874 	bl	80127d0 <_tx_thread_resume>
 80146e8:	0003      	movs	r3, r0
 80146ea:	60fb      	str	r3, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 80146ec:	68fb      	ldr	r3, [r7, #12]
}
 80146ee:	0018      	movs	r0, r3
 80146f0:	46bd      	mov	sp, r7
 80146f2:	b004      	add	sp, #16
 80146f4:	bd80      	pop	{r7, pc}
 80146f6:	46c0      	nop			@ (mov r8, r8)
 80146f8:	54485244 	.word	0x54485244

080146fc <_txe_thread_suspend>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_suspend(TX_THREAD *thread_ptr)
{
 80146fc:	b580      	push	{r7, lr}
 80146fe:	b084      	sub	sp, #16
 8014700:	af00      	add	r7, sp, #0
 8014702:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8014704:	687b      	ldr	r3, [r7, #4]
 8014706:	2b00      	cmp	r3, #0
 8014708:	d102      	bne.n	8014710 <_txe_thread_suspend+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 801470a:	230e      	movs	r3, #14
 801470c:	60fb      	str	r3, [r7, #12]
 801470e:	e00d      	b.n	801472c <_txe_thread_suspend+0x30>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 8014710:	687b      	ldr	r3, [r7, #4]
 8014712:	681b      	ldr	r3, [r3, #0]
 8014714:	4a08      	ldr	r2, [pc, #32]	@ (8014738 <_txe_thread_suspend+0x3c>)
 8014716:	4293      	cmp	r3, r2
 8014718:	d002      	beq.n	8014720 <_txe_thread_suspend+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 801471a:	230e      	movs	r3, #14
 801471c:	60fb      	str	r3, [r7, #12]
 801471e:	e005      	b.n	801472c <_txe_thread_suspend+0x30>
    }
    else
    {

        /* Call actual thread suspend function.  */
        status =  _tx_thread_suspend(thread_ptr);
 8014720:	687b      	ldr	r3, [r7, #4]
 8014722:	0018      	movs	r0, r3
 8014724:	f7fe f970 	bl	8012a08 <_tx_thread_suspend>
 8014728:	0003      	movs	r3, r0
 801472a:	60fb      	str	r3, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 801472c:	68fb      	ldr	r3, [r7, #12]
}
 801472e:	0018      	movs	r0, r3
 8014730:	46bd      	mov	sp, r7
 8014732:	b004      	add	sp, #16
 8014734:	bd80      	pop	{r7, pc}
 8014736:	46c0      	nop			@ (mov r8, r8)
 8014738:	54485244 	.word	0x54485244

0801473c <_txe_thread_terminate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_terminate(TX_THREAD *thread_ptr)
{
 801473c:	b580      	push	{r7, lr}
 801473e:	b084      	sub	sp, #16
 8014740:	af00      	add	r7, sp, #0
 8014742:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8014744:	687b      	ldr	r3, [r7, #4]
 8014746:	2b00      	cmp	r3, #0
 8014748:	d102      	bne.n	8014750 <_txe_thread_terminate+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 801474a:	230e      	movs	r3, #14
 801474c:	60fb      	str	r3, [r7, #12]
 801474e:	e018      	b.n	8014782 <_txe_thread_terminate+0x46>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 8014750:	687b      	ldr	r3, [r7, #4]
 8014752:	681b      	ldr	r3, [r3, #0]
 8014754:	4a0d      	ldr	r2, [pc, #52]	@ (801478c <_txe_thread_terminate+0x50>)
 8014756:	4293      	cmp	r3, r2
 8014758:	d002      	beq.n	8014760 <_txe_thread_terminate+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 801475a:	230e      	movs	r3, #14
 801475c:	60fb      	str	r3, [r7, #12]
 801475e:	e010      	b.n	8014782 <_txe_thread_terminate+0x46>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014760:	f3ef 8305 	mrs	r3, IPSR
 8014764:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 8014766:	68ba      	ldr	r2, [r7, #8]
    }

    /* Check for invalid caller of this function.  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014768:	4b09      	ldr	r3, [pc, #36]	@ (8014790 <_txe_thread_terminate+0x54>)
 801476a:	681b      	ldr	r3, [r3, #0]
 801476c:	4313      	orrs	r3, r2
 801476e:	d002      	beq.n	8014776 <_txe_thread_terminate+0x3a>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 8014770:	2313      	movs	r3, #19
 8014772:	60fb      	str	r3, [r7, #12]
 8014774:	e005      	b.n	8014782 <_txe_thread_terminate+0x46>
    }
    else
    {

        /* Call actual thread terminate function.  */
        status =  _tx_thread_terminate(thread_ptr);
 8014776:	687b      	ldr	r3, [r7, #4]
 8014778:	0018      	movs	r0, r3
 801477a:	f7fe fc73 	bl	8013064 <_tx_thread_terminate>
 801477e:	0003      	movs	r3, r0
 8014780:	60fb      	str	r3, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 8014782:	68fb      	ldr	r3, [r7, #12]
}
 8014784:	0018      	movs	r0, r3
 8014786:	46bd      	mov	sp, r7
 8014788:	b004      	add	sp, #16
 801478a:	bd80      	pop	{r7, pc}
 801478c:	54485244 	.word	0x54485244
 8014790:	20000010 	.word	0x20000010

08014794 <__NVIC_EnableIRQ>:
{
 8014794:	b580      	push	{r7, lr}
 8014796:	b082      	sub	sp, #8
 8014798:	af00      	add	r7, sp, #0
 801479a:	0002      	movs	r2, r0
 801479c:	1dfb      	adds	r3, r7, #7
 801479e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80147a0:	1dfb      	adds	r3, r7, #7
 80147a2:	781b      	ldrb	r3, [r3, #0]
 80147a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80147a6:	d809      	bhi.n	80147bc <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80147a8:	1dfb      	adds	r3, r7, #7
 80147aa:	781b      	ldrb	r3, [r3, #0]
 80147ac:	001a      	movs	r2, r3
 80147ae:	231f      	movs	r3, #31
 80147b0:	401a      	ands	r2, r3
 80147b2:	4b04      	ldr	r3, [pc, #16]	@ (80147c4 <__NVIC_EnableIRQ+0x30>)
 80147b4:	2101      	movs	r1, #1
 80147b6:	4091      	lsls	r1, r2
 80147b8:	000a      	movs	r2, r1
 80147ba:	601a      	str	r2, [r3, #0]
}
 80147bc:	46c0      	nop			@ (mov r8, r8)
 80147be:	46bd      	mov	sp, r7
 80147c0:	b002      	add	sp, #8
 80147c2:	bd80      	pop	{r7, pc}
 80147c4:	e000e100 	.word	0xe000e100

080147c8 <__NVIC_SetPriority>:
{
 80147c8:	b590      	push	{r4, r7, lr}
 80147ca:	b083      	sub	sp, #12
 80147cc:	af00      	add	r7, sp, #0
 80147ce:	0002      	movs	r2, r0
 80147d0:	6039      	str	r1, [r7, #0]
 80147d2:	1dfb      	adds	r3, r7, #7
 80147d4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80147d6:	1dfb      	adds	r3, r7, #7
 80147d8:	781b      	ldrb	r3, [r3, #0]
 80147da:	2b7f      	cmp	r3, #127	@ 0x7f
 80147dc:	d828      	bhi.n	8014830 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80147de:	4a2f      	ldr	r2, [pc, #188]	@ (801489c <__NVIC_SetPriority+0xd4>)
 80147e0:	1dfb      	adds	r3, r7, #7
 80147e2:	781b      	ldrb	r3, [r3, #0]
 80147e4:	b25b      	sxtb	r3, r3
 80147e6:	089b      	lsrs	r3, r3, #2
 80147e8:	33c0      	adds	r3, #192	@ 0xc0
 80147ea:	009b      	lsls	r3, r3, #2
 80147ec:	589b      	ldr	r3, [r3, r2]
 80147ee:	1dfa      	adds	r2, r7, #7
 80147f0:	7812      	ldrb	r2, [r2, #0]
 80147f2:	0011      	movs	r1, r2
 80147f4:	2203      	movs	r2, #3
 80147f6:	400a      	ands	r2, r1
 80147f8:	00d2      	lsls	r2, r2, #3
 80147fa:	21ff      	movs	r1, #255	@ 0xff
 80147fc:	4091      	lsls	r1, r2
 80147fe:	000a      	movs	r2, r1
 8014800:	43d2      	mvns	r2, r2
 8014802:	401a      	ands	r2, r3
 8014804:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8014806:	683b      	ldr	r3, [r7, #0]
 8014808:	019b      	lsls	r3, r3, #6
 801480a:	22ff      	movs	r2, #255	@ 0xff
 801480c:	401a      	ands	r2, r3
 801480e:	1dfb      	adds	r3, r7, #7
 8014810:	781b      	ldrb	r3, [r3, #0]
 8014812:	0018      	movs	r0, r3
 8014814:	2303      	movs	r3, #3
 8014816:	4003      	ands	r3, r0
 8014818:	00db      	lsls	r3, r3, #3
 801481a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801481c:	481f      	ldr	r0, [pc, #124]	@ (801489c <__NVIC_SetPriority+0xd4>)
 801481e:	1dfb      	adds	r3, r7, #7
 8014820:	781b      	ldrb	r3, [r3, #0]
 8014822:	b25b      	sxtb	r3, r3
 8014824:	089b      	lsrs	r3, r3, #2
 8014826:	430a      	orrs	r2, r1
 8014828:	33c0      	adds	r3, #192	@ 0xc0
 801482a:	009b      	lsls	r3, r3, #2
 801482c:	501a      	str	r2, [r3, r0]
}
 801482e:	e031      	b.n	8014894 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8014830:	4a1b      	ldr	r2, [pc, #108]	@ (80148a0 <__NVIC_SetPriority+0xd8>)
 8014832:	1dfb      	adds	r3, r7, #7
 8014834:	781b      	ldrb	r3, [r3, #0]
 8014836:	0019      	movs	r1, r3
 8014838:	230f      	movs	r3, #15
 801483a:	400b      	ands	r3, r1
 801483c:	3b08      	subs	r3, #8
 801483e:	089b      	lsrs	r3, r3, #2
 8014840:	3306      	adds	r3, #6
 8014842:	009b      	lsls	r3, r3, #2
 8014844:	18d3      	adds	r3, r2, r3
 8014846:	3304      	adds	r3, #4
 8014848:	681b      	ldr	r3, [r3, #0]
 801484a:	1dfa      	adds	r2, r7, #7
 801484c:	7812      	ldrb	r2, [r2, #0]
 801484e:	0011      	movs	r1, r2
 8014850:	2203      	movs	r2, #3
 8014852:	400a      	ands	r2, r1
 8014854:	00d2      	lsls	r2, r2, #3
 8014856:	21ff      	movs	r1, #255	@ 0xff
 8014858:	4091      	lsls	r1, r2
 801485a:	000a      	movs	r2, r1
 801485c:	43d2      	mvns	r2, r2
 801485e:	401a      	ands	r2, r3
 8014860:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8014862:	683b      	ldr	r3, [r7, #0]
 8014864:	019b      	lsls	r3, r3, #6
 8014866:	22ff      	movs	r2, #255	@ 0xff
 8014868:	401a      	ands	r2, r3
 801486a:	1dfb      	adds	r3, r7, #7
 801486c:	781b      	ldrb	r3, [r3, #0]
 801486e:	0018      	movs	r0, r3
 8014870:	2303      	movs	r3, #3
 8014872:	4003      	ands	r3, r0
 8014874:	00db      	lsls	r3, r3, #3
 8014876:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8014878:	4809      	ldr	r0, [pc, #36]	@ (80148a0 <__NVIC_SetPriority+0xd8>)
 801487a:	1dfb      	adds	r3, r7, #7
 801487c:	781b      	ldrb	r3, [r3, #0]
 801487e:	001c      	movs	r4, r3
 8014880:	230f      	movs	r3, #15
 8014882:	4023      	ands	r3, r4
 8014884:	3b08      	subs	r3, #8
 8014886:	089b      	lsrs	r3, r3, #2
 8014888:	430a      	orrs	r2, r1
 801488a:	3306      	adds	r3, #6
 801488c:	009b      	lsls	r3, r3, #2
 801488e:	18c3      	adds	r3, r0, r3
 8014890:	3304      	adds	r3, #4
 8014892:	601a      	str	r2, [r3, #0]
}
 8014894:	46c0      	nop			@ (mov r8, r8)
 8014896:	46bd      	mov	sp, r7
 8014898:	b003      	add	sp, #12
 801489a:	bd90      	pop	{r4, r7, pc}
 801489c:	e000e100 	.word	0xe000e100
 80148a0:	e000ed00 	.word	0xe000ed00

080148a4 <LL_UCPD_Enable>:
{
 80148a4:	b580      	push	{r7, lr}
 80148a6:	b082      	sub	sp, #8
 80148a8:	af00      	add	r7, sp, #0
 80148aa:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 80148ac:	687b      	ldr	r3, [r7, #4]
 80148ae:	681b      	ldr	r3, [r3, #0]
 80148b0:	2280      	movs	r2, #128	@ 0x80
 80148b2:	0612      	lsls	r2, r2, #24
 80148b4:	431a      	orrs	r2, r3
 80148b6:	687b      	ldr	r3, [r7, #4]
 80148b8:	601a      	str	r2, [r3, #0]
}
 80148ba:	46c0      	nop			@ (mov r8, r8)
 80148bc:	46bd      	mov	sp, r7
 80148be:	b002      	add	sp, #8
 80148c0:	bd80      	pop	{r7, pc}
	...

080148c4 <LL_UCPD_SetRxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT1
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetRxOrderSet(UCPD_TypeDef *UCPDx, uint32_t OrderSet)
{
 80148c4:	b580      	push	{r7, lr}
 80148c6:	b082      	sub	sp, #8
 80148c8:	af00      	add	r7, sp, #0
 80148ca:	6078      	str	r0, [r7, #4]
 80148cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_RXORDSETEN, OrderSet);
 80148ce:	687b      	ldr	r3, [r7, #4]
 80148d0:	681b      	ldr	r3, [r3, #0]
 80148d2:	4a05      	ldr	r2, [pc, #20]	@ (80148e8 <LL_UCPD_SetRxOrderSet+0x24>)
 80148d4:	401a      	ands	r2, r3
 80148d6:	683b      	ldr	r3, [r7, #0]
 80148d8:	431a      	orrs	r2, r3
 80148da:	687b      	ldr	r3, [r7, #4]
 80148dc:	601a      	str	r2, [r3, #0]
}
 80148de:	46c0      	nop			@ (mov r8, r8)
 80148e0:	46bd      	mov	sp, r7
 80148e2:	b002      	add	sp, #8
 80148e4:	bd80      	pop	{r7, pc}
 80148e6:	46c0      	nop			@ (mov r8, r8)
 80148e8:	e00fffff 	.word	0xe00fffff

080148ec <LL_UCPD_SetccEnable>:
  *         @arg @ref LL_UCPD_CCENABLE_CC2
  *         @arg @ref LL_UCPD_CCENABLE_CC1CC2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetccEnable(UCPD_TypeDef *UCPDx, uint32_t CCEnable)
{
 80148ec:	b580      	push	{r7, lr}
 80148ee:	b082      	sub	sp, #8
 80148f0:	af00      	add	r7, sp, #0
 80148f2:	6078      	str	r0, [r7, #4]
 80148f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 80148f6:	687b      	ldr	r3, [r7, #4]
 80148f8:	68db      	ldr	r3, [r3, #12]
 80148fa:	4a05      	ldr	r2, [pc, #20]	@ (8014910 <LL_UCPD_SetccEnable+0x24>)
 80148fc:	401a      	ands	r2, r3
 80148fe:	683b      	ldr	r3, [r7, #0]
 8014900:	431a      	orrs	r2, r3
 8014902:	687b      	ldr	r3, [r7, #4]
 8014904:	60da      	str	r2, [r3, #12]
}
 8014906:	46c0      	nop			@ (mov r8, r8)
 8014908:	46bd      	mov	sp, r7
 801490a:	b002      	add	sp, #8
 801490c:	bd80      	pop	{r7, pc}
 801490e:	46c0      	nop			@ (mov r8, r8)
 8014910:	fffff3ff 	.word	0xfffff3ff

08014914 <LL_UCPD_RxDisable>:
  * @rmtoll CR        PHYRXEN          LL_UCPD_RxDisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDisable(UCPD_TypeDef *UCPDx)
{
 8014914:	b580      	push	{r7, lr}
 8014916:	b082      	sub	sp, #8
 8014918:	af00      	add	r7, sp, #0
 801491a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 801491c:	687b      	ldr	r3, [r7, #4]
 801491e:	68db      	ldr	r3, [r3, #12]
 8014920:	2220      	movs	r2, #32
 8014922:	4393      	bics	r3, r2
 8014924:	001a      	movs	r2, r3
 8014926:	687b      	ldr	r3, [r7, #4]
 8014928:	60da      	str	r2, [r3, #12]
}
 801492a:	46c0      	nop			@ (mov r8, r8)
 801492c:	46bd      	mov	sp, r7
 801492e:	b002      	add	sp, #8
 8014930:	bd80      	pop	{r7, pc}

08014932 <LL_UCPD_EnableIT_TypeCEventCC2>:
  * @rmtoll IMR          TYPECEVT2IE        LL_UCPD_EnableIT_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 8014932:	b580      	push	{r7, lr}
 8014934:	b082      	sub	sp, #8
 8014936:	af00      	add	r7, sp, #0
 8014938:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT2IE);
 801493a:	687b      	ldr	r3, [r7, #4]
 801493c:	691b      	ldr	r3, [r3, #16]
 801493e:	2280      	movs	r2, #128	@ 0x80
 8014940:	0212      	lsls	r2, r2, #8
 8014942:	431a      	orrs	r2, r3
 8014944:	687b      	ldr	r3, [r7, #4]
 8014946:	611a      	str	r2, [r3, #16]
}
 8014948:	46c0      	nop			@ (mov r8, r8)
 801494a:	46bd      	mov	sp, r7
 801494c:	b002      	add	sp, #8
 801494e:	bd80      	pop	{r7, pc}

08014950 <LL_UCPD_EnableIT_TypeCEventCC1>:
  * @rmtoll IMR          TYPECEVT1IE        LL_UCPD_EnableIT_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 8014950:	b580      	push	{r7, lr}
 8014952:	b082      	sub	sp, #8
 8014954:	af00      	add	r7, sp, #0
 8014956:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT1IE);
 8014958:	687b      	ldr	r3, [r7, #4]
 801495a:	691b      	ldr	r3, [r3, #16]
 801495c:	2280      	movs	r2, #128	@ 0x80
 801495e:	01d2      	lsls	r2, r2, #7
 8014960:	431a      	orrs	r2, r3
 8014962:	687b      	ldr	r3, [r7, #4]
 8014964:	611a      	str	r2, [r3, #16]
}
 8014966:	46c0      	nop			@ (mov r8, r8)
 8014968:	46bd      	mov	sp, r7
 801496a:	b002      	add	sp, #8
 801496c:	bd80      	pop	{r7, pc}
	...

08014970 <CAD_Init>:
  * @param  pParams       Pointer on PD params based on @ref USBPD_ParamsTypeDef
  * @param  WakeUp        Wake-up callback function used for waking up CAD
  * @retval None
  */
void CAD_Init(uint8_t PortNum, USBPD_SettingsTypeDef *pSettings, USBPD_ParamsTypeDef *pParams,  void (*WakeUp)(void))
{
 8014970:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014972:	b08b      	sub	sp, #44	@ 0x2c
 8014974:	af00      	add	r7, sp, #0
 8014976:	60b9      	str	r1, [r7, #8]
 8014978:	607a      	str	r2, [r7, #4]
 801497a:	603b      	str	r3, [r7, #0]
 801497c:	240f      	movs	r4, #15
 801497e:	193b      	adds	r3, r7, r4
 8014980:	1c02      	adds	r2, r0, #0
 8014982:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8014984:	193b      	adds	r3, r7, r4
 8014986:	781b      	ldrb	r3, [r3, #0]
 8014988:	011a      	lsls	r2, r3, #4
 801498a:	4b7b      	ldr	r3, [pc, #492]	@ (8014b78 <CAD_Init+0x208>)
 801498c:	18d3      	adds	r3, r2, r3
 801498e:	627b      	str	r3, [r7, #36]	@ 0x24
  LL_UCPD_InitTypeDef settings;

  Ports[PortNum].params = pParams;
 8014990:	193b      	adds	r3, r7, r4
 8014992:	781a      	ldrb	r2, [r3, #0]
 8014994:	4979      	ldr	r1, [pc, #484]	@ (8014b7c <CAD_Init+0x20c>)
 8014996:	0013      	movs	r3, r2
 8014998:	011b      	lsls	r3, r3, #4
 801499a:	1a9b      	subs	r3, r3, r2
 801499c:	009b      	lsls	r3, r3, #2
 801499e:	18cb      	adds	r3, r1, r3
 80149a0:	3310      	adds	r3, #16
 80149a2:	687a      	ldr	r2, [r7, #4]
 80149a4:	601a      	str	r2, [r3, #0]
  Ports[PortNum].settings = pSettings;
 80149a6:	193b      	adds	r3, r7, r4
 80149a8:	781a      	ldrb	r2, [r3, #0]
 80149aa:	4974      	ldr	r1, [pc, #464]	@ (8014b7c <CAD_Init+0x20c>)
 80149ac:	0013      	movs	r3, r2
 80149ae:	011b      	lsls	r3, r3, #4
 80149b0:	1a9b      	subs	r3, r3, r2
 80149b2:	009b      	lsls	r3, r3, #2
 80149b4:	18cb      	adds	r3, r1, r3
 80149b6:	330c      	adds	r3, #12
 80149b8:	68ba      	ldr	r2, [r7, #8]
 80149ba:	601a      	str	r2, [r3, #0]
  Ports[PortNum].params->RpResistor = Ports[PortNum].settings->CAD_DefaultResistor;
 80149bc:	193b      	adds	r3, r7, r4
 80149be:	781a      	ldrb	r2, [r3, #0]
 80149c0:	496e      	ldr	r1, [pc, #440]	@ (8014b7c <CAD_Init+0x20c>)
 80149c2:	0013      	movs	r3, r2
 80149c4:	011b      	lsls	r3, r3, #4
 80149c6:	1a9b      	subs	r3, r3, r2
 80149c8:	009b      	lsls	r3, r3, #2
 80149ca:	18cb      	adds	r3, r1, r3
 80149cc:	330c      	adds	r3, #12
 80149ce:	6819      	ldr	r1, [r3, #0]
 80149d0:	193b      	adds	r3, r7, r4
 80149d2:	781a      	ldrb	r2, [r3, #0]
 80149d4:	4869      	ldr	r0, [pc, #420]	@ (8014b7c <CAD_Init+0x20c>)
 80149d6:	0013      	movs	r3, r2
 80149d8:	011b      	lsls	r3, r3, #4
 80149da:	1a9b      	subs	r3, r3, r2
 80149dc:	009b      	lsls	r3, r3, #2
 80149de:	18c3      	adds	r3, r0, r3
 80149e0:	3310      	adds	r3, #16
 80149e2:	681b      	ldr	r3, [r3, #0]
 80149e4:	794a      	ldrb	r2, [r1, #5]
 80149e6:	0612      	lsls	r2, r2, #24
 80149e8:	0f92      	lsrs	r2, r2, #30
 80149ea:	b2d2      	uxtb	r2, r2
 80149ec:	2103      	movs	r1, #3
 80149ee:	400a      	ands	r2, r1
 80149f0:	0010      	movs	r0, r2
 80149f2:	789a      	ldrb	r2, [r3, #2]
 80149f4:	2103      	movs	r1, #3
 80149f6:	438a      	bics	r2, r1
 80149f8:	1c11      	adds	r1, r2, #0
 80149fa:	1c02      	adds	r2, r0, #0
 80149fc:	430a      	orrs	r2, r1
 80149fe:	709a      	strb	r2, [r3, #2]
  Ports[PortNum].params->SNKExposedRP_AtAttach = vRd_Undefined;
 8014a00:	193b      	adds	r3, r7, r4
 8014a02:	781a      	ldrb	r2, [r3, #0]
 8014a04:	495d      	ldr	r1, [pc, #372]	@ (8014b7c <CAD_Init+0x20c>)
 8014a06:	0013      	movs	r3, r2
 8014a08:	011b      	lsls	r3, r3, #4
 8014a0a:	1a9b      	subs	r3, r3, r2
 8014a0c:	009b      	lsls	r3, r3, #2
 8014a0e:	18cb      	adds	r3, r1, r3
 8014a10:	3310      	adds	r3, #16
 8014a12:	681b      	ldr	r3, [r3, #0]
 8014a14:	789a      	ldrb	r2, [r3, #2]
 8014a16:	210c      	movs	r1, #12
 8014a18:	438a      	bics	r2, r1
 8014a1a:	709a      	strb	r2, [r3, #2]

  memset(_handle, 0, sizeof(CAD_HW_HandleTypeDef));
 8014a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a1e:	2210      	movs	r2, #16
 8014a20:	2100      	movs	r1, #0
 8014a22:	0018      	movs	r0, r3
 8014a24:	f00a fc20 	bl	801f268 <memset>

  Ports[PortNum].USBPD_CAD_WakeUp = WakeUp;
 8014a28:	193b      	adds	r3, r7, r4
 8014a2a:	781a      	ldrb	r2, [r3, #0]
 8014a2c:	4953      	ldr	r1, [pc, #332]	@ (8014b7c <CAD_Init+0x20c>)
 8014a2e:	0013      	movs	r3, r2
 8014a30:	011b      	lsls	r3, r3, #4
 8014a32:	1a9b      	subs	r3, r3, r2
 8014a34:	009b      	lsls	r3, r3, #2
 8014a36:	18cb      	adds	r3, r1, r3
 8014a38:	332c      	adds	r3, #44	@ 0x2c
 8014a3a:	683a      	ldr	r2, [r7, #0]
 8014a3c:	601a      	str	r2, [r3, #0]

  /* Initialize the USBPD_IP */
  Ports[PortNum].husbpd = USBPD_HW_GetUSPDInstance(PortNum);
 8014a3e:	0025      	movs	r5, r4
 8014a40:	193b      	adds	r3, r7, r4
 8014a42:	781c      	ldrb	r4, [r3, #0]
 8014a44:	197b      	adds	r3, r7, r5
 8014a46:	781b      	ldrb	r3, [r3, #0]
 8014a48:	0018      	movs	r0, r3
 8014a4a:	f001 f963 	bl	8015d14 <USBPD_HW_GetUSPDInstance>
 8014a4e:	0001      	movs	r1, r0
 8014a50:	4a4a      	ldr	r2, [pc, #296]	@ (8014b7c <CAD_Init+0x20c>)
 8014a52:	0023      	movs	r3, r4
 8014a54:	011b      	lsls	r3, r3, #4
 8014a56:	1b1b      	subs	r3, r3, r4
 8014a58:	009b      	lsls	r3, r3, #2
 8014a5a:	5099      	str	r1, [r3, r2]

  /* Initialize usbpd */
  LL_UCPD_StructInit(&settings);
 8014a5c:	2614      	movs	r6, #20
 8014a5e:	19bb      	adds	r3, r7, r6
 8014a60:	0018      	movs	r0, r3
 8014a62:	f7f9 f897 	bl	800db94 <LL_UCPD_StructInit>
  (void)LL_UCPD_Init(Ports[PortNum].husbpd, &settings);
 8014a66:	002c      	movs	r4, r5
 8014a68:	193b      	adds	r3, r7, r4
 8014a6a:	781a      	ldrb	r2, [r3, #0]
 8014a6c:	4943      	ldr	r1, [pc, #268]	@ (8014b7c <CAD_Init+0x20c>)
 8014a6e:	0013      	movs	r3, r2
 8014a70:	011b      	lsls	r3, r3, #4
 8014a72:	1a9b      	subs	r3, r3, r2
 8014a74:	009b      	lsls	r3, r3, #2
 8014a76:	585b      	ldr	r3, [r3, r1]
 8014a78:	19ba      	adds	r2, r7, r6
 8014a7a:	0011      	movs	r1, r2
 8014a7c:	0018      	movs	r0, r3
 8014a7e:	f7f9 f84f 	bl	800db20 <LL_UCPD_Init>
  LL_UCPD_SetRxOrderSet(Ports[PortNum].husbpd,
 8014a82:	193b      	adds	r3, r7, r4
 8014a84:	781a      	ldrb	r2, [r3, #0]
 8014a86:	493d      	ldr	r1, [pc, #244]	@ (8014b7c <CAD_Init+0x20c>)
 8014a88:	0013      	movs	r3, r2
 8014a8a:	011b      	lsls	r3, r3, #4
 8014a8c:	1a9b      	subs	r3, r3, r2
 8014a8e:	009b      	lsls	r3, r3, #2
 8014a90:	585b      	ldr	r3, [r3, r1]
 8014a92:	22f8      	movs	r2, #248	@ 0xf8
 8014a94:	0452      	lsls	r2, r2, #17
 8014a96:	0011      	movs	r1, r2
 8014a98:	0018      	movs	r0, r3
 8014a9a:	f7ff ff13 	bl	80148c4 <LL_UCPD_SetRxOrderSet>
                        LL_UCPD_ORDERSET_SOP | LL_UCPD_ORDERSET_SOP1 | LL_UCPD_ORDERSET_SOP2 |
                        LL_UCPD_ORDERSET_CABLERST | LL_UCPD_ORDERSET_HARDRST);
  /* Controls whether pull-ups and pull-downs controls related to ANAMODE and ANASUBMODE
     should be applied to CC1 and CC2 analog PHYs */
  /* Should be done when UCPDEN is 1 */
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8014a9e:	193b      	adds	r3, r7, r4
 8014aa0:	781a      	ldrb	r2, [r3, #0]
 8014aa2:	4936      	ldr	r1, [pc, #216]	@ (8014b7c <CAD_Init+0x20c>)
 8014aa4:	0013      	movs	r3, r2
 8014aa6:	011b      	lsls	r3, r3, #4
 8014aa8:	1a9b      	subs	r3, r3, r2
 8014aaa:	009b      	lsls	r3, r3, #2
 8014aac:	585b      	ldr	r3, [r3, r1]
 8014aae:	22c0      	movs	r2, #192	@ 0xc0
 8014ab0:	0112      	lsls	r2, r2, #4
 8014ab2:	0011      	movs	r1, r2
 8014ab4:	0018      	movs	r0, r3
 8014ab6:	f7ff ff19 	bl	80148ec <LL_UCPD_SetccEnable>
  LL_UCPD_WakeUpEnable(Ports[PortNum].husbpd);
#endif /* _LOW_POWER */


  /* Init power */
  BSP_USBPD_PWR_Init(PortNum);
 8014aba:	193b      	adds	r3, r7, r4
 8014abc:	781b      	ldrb	r3, [r3, #0]
 8014abe:	0018      	movs	r0, r3
 8014ac0:	f009 f99d 	bl	801ddfe <BSP_USBPD_PWR_Init>
#ifdef USBPD_PWR_CAPTIVE_CABLE_ENABLED
  BSP_USBPD_PWR_CaptiveCablePreConfig(PortNum);
#endif /* USBPD_PWR_CAPTIVE_CABLE_ENABLED */

  /* Enable USBPD IP */
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 8014ac4:	193b      	adds	r3, r7, r4
 8014ac6:	781a      	ldrb	r2, [r3, #0]
 8014ac8:	492c      	ldr	r1, [pc, #176]	@ (8014b7c <CAD_Init+0x20c>)
 8014aca:	0013      	movs	r3, r2
 8014acc:	011b      	lsls	r3, r3, #4
 8014ace:	1a9b      	subs	r3, r3, r2
 8014ad0:	009b      	lsls	r3, r3, #2
 8014ad2:	585b      	ldr	r3, [r3, r1]
 8014ad4:	0018      	movs	r0, r3
 8014ad6:	f7ff fee5 	bl	80148a4 <LL_UCPD_Enable>

#if defined(_SRC) || defined(_DRP)
  /* Initialize usbpd interrupt */
  if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 8014ada:	0020      	movs	r0, r4
 8014adc:	193b      	adds	r3, r7, r4
 8014ade:	781a      	ldrb	r2, [r3, #0]
 8014ae0:	4926      	ldr	r1, [pc, #152]	@ (8014b7c <CAD_Init+0x20c>)
 8014ae2:	0013      	movs	r3, r2
 8014ae4:	011b      	lsls	r3, r3, #4
 8014ae6:	1a9b      	subs	r3, r3, r2
 8014ae8:	009b      	lsls	r3, r3, #2
 8014aea:	18cb      	adds	r3, r1, r3
 8014aec:	3310      	adds	r3, #16
 8014aee:	681b      	ldr	r3, [r3, #0]
 8014af0:	781b      	ldrb	r3, [r3, #0]
 8014af2:	2204      	movs	r2, #4
 8014af4:	4013      	ands	r3, r2
 8014af6:	b2db      	uxtb	r3, r3
 8014af8:	2b00      	cmp	r3, #0
 8014afa:	d005      	beq.n	8014b08 <CAD_Init+0x198>
  {
    USBPDM1_AssertRp(PortNum);
 8014afc:	183b      	adds	r3, r7, r0
 8014afe:	781b      	ldrb	r3, [r3, #0]
 8014b00:	0018      	movs	r0, r3
 8014b02:	f002 fa61 	bl	8016fc8 <USBPDM1_AssertRp>
 8014b06:	e005      	b.n	8014b14 <CAD_Init+0x1a4>
#if defined(_DRP)
  else
#endif /* _DRP */
#if defined(_SNK) || defined(_DRP)
  {
    USBPDM1_AssertRd(PortNum);
 8014b08:	230f      	movs	r3, #15
 8014b0a:	18fb      	adds	r3, r7, r3
 8014b0c:	781b      	ldrb	r3, [r3, #0]
 8014b0e:	0018      	movs	r0, r3
 8014b10:	f002 fb1c 	bl	801714c <USBPDM1_AssertRd>
#endif /* USBPD_PWR_CAPTIVE_CABLE_ENABLED */

  /* Set the state machine according the SW configuration */
#if !defined(USBPDCORE_LIB_NO_PD)
#if defined(_DRP)
  if (Ports[PortNum].settings->CAD_RoleToggle == USBPD_TRUE)
 8014b14:	200f      	movs	r0, #15
 8014b16:	183b      	adds	r3, r7, r0
 8014b18:	781a      	ldrb	r2, [r3, #0]
 8014b1a:	4918      	ldr	r1, [pc, #96]	@ (8014b7c <CAD_Init+0x20c>)
 8014b1c:	0013      	movs	r3, r2
 8014b1e:	011b      	lsls	r3, r3, #4
 8014b20:	1a9b      	subs	r3, r3, r2
 8014b22:	009b      	lsls	r3, r3, #2
 8014b24:	18cb      	adds	r3, r1, r3
 8014b26:	330c      	adds	r3, #12
 8014b28:	681b      	ldr	r3, [r3, #0]
 8014b2a:	795b      	ldrb	r3, [r3, #5]
 8014b2c:	2220      	movs	r2, #32
 8014b2e:	4013      	ands	r3, r2
 8014b30:	b2db      	uxtb	r3, r3
 8014b32:	2b00      	cmp	r3, #0
 8014b34:	d01b      	beq.n	8014b6e <CAD_Init+0x1fe>
  {
    _handle->CAD_PtrStateMachine = CAD_StateMachine_DRP;
 8014b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b38:	4a11      	ldr	r2, [pc, #68]	@ (8014b80 <CAD_Init+0x210>)
 8014b3a:	60da      	str	r2, [r3, #12]
    _handle->CAD_Accessory_SRC = Ports[PortNum].settings->CAD_AccesorySupport;
 8014b3c:	183b      	adds	r3, r7, r0
 8014b3e:	781a      	ldrb	r2, [r3, #0]
 8014b40:	490e      	ldr	r1, [pc, #56]	@ (8014b7c <CAD_Init+0x20c>)
 8014b42:	0013      	movs	r3, r2
 8014b44:	011b      	lsls	r3, r3, #4
 8014b46:	1a9b      	subs	r3, r3, r2
 8014b48:	009b      	lsls	r3, r3, #2
 8014b4a:	18cb      	adds	r3, r1, r3
 8014b4c:	330c      	adds	r3, #12
 8014b4e:	681b      	ldr	r3, [r3, #0]
 8014b50:	795b      	ldrb	r3, [r3, #5]
 8014b52:	06db      	lsls	r3, r3, #27
 8014b54:	0fdb      	lsrs	r3, r3, #31
 8014b56:	b2da      	uxtb	r2, r3
 8014b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b5a:	2101      	movs	r1, #1
 8014b5c:	400a      	ands	r2, r1
 8014b5e:	0190      	lsls	r0, r2, #6
 8014b60:	785a      	ldrb	r2, [r3, #1]
 8014b62:	2140      	movs	r1, #64	@ 0x40
 8014b64:	438a      	bics	r2, r1
 8014b66:	1c11      	adds	r1, r2, #0
 8014b68:	1c02      	adds	r2, r0, #0
 8014b6a:	430a      	orrs	r2, r1
 8014b6c:	705a      	strb	r2, [r3, #1]
    _handle->CAD_VPD_SNK = Ports[PortNum].settings->CAD_VPDSupport;
#endif /* USBPDCORE_VPD */
#endif /* _SNK */
  }
#endif  /* USBPDCORE_LIB_NO_PD */
}
 8014b6e:	46c0      	nop			@ (mov r8, r8)
 8014b70:	46bd      	mov	sp, r7
 8014b72:	b00b      	add	sp, #44	@ 0x2c
 8014b74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014b76:	46c0      	nop			@ (mov r8, r8)
 8014b78:	20011b64 	.word	0x20011b64
 8014b7c:	20011b98 	.word	0x20011b98
 8014b80:	08014c79 	.word	0x08014c79

08014b84 <CAD_Enter_ErrorRecovery>:
  * @brief  function to force CAD state machine into error recovery state
  * @param  PortNum Index of current used port
  * @retval None
  */
void CAD_Enter_ErrorRecovery(uint8_t PortNum)
{
 8014b84:	b580      	push	{r7, lr}
 8014b86:	b082      	sub	sp, #8
 8014b88:	af00      	add	r7, sp, #0
 8014b8a:	0002      	movs	r2, r0
 8014b8c:	1dfb      	adds	r3, r7, #7
 8014b8e:	701a      	strb	r2, [r3, #0]
  /* remove the ucpd resistor */
  USBPDM1_EnterErrorRecovery(PortNum);
 8014b90:	1dfb      	adds	r3, r7, #7
 8014b92:	781b      	ldrb	r3, [r3, #0]
 8014b94:	0018      	movs	r0, r3
 8014b96:	f002 fb89 	bl	80172ac <USBPDM1_EnterErrorRecovery>
  /* set the error recovery flag to allow the stack to switch into errorRecovery Flag */
  CAD_HW_Handles[PortNum].CAD_ErrorRecoveryflag = USBPD_TRUE;
 8014b9a:	1dfb      	adds	r3, r7, #7
 8014b9c:	781a      	ldrb	r2, [r3, #0]
 8014b9e:	4b0b      	ldr	r3, [pc, #44]	@ (8014bcc <CAD_Enter_ErrorRecovery+0x48>)
 8014ba0:	0112      	lsls	r2, r2, #4
 8014ba2:	5cd1      	ldrb	r1, [r2, r3]
 8014ba4:	2080      	movs	r0, #128	@ 0x80
 8014ba6:	4240      	negs	r0, r0
 8014ba8:	4301      	orrs	r1, r0
 8014baa:	54d1      	strb	r1, [r2, r3]
  Ports[PortNum].USBPD_CAD_WakeUp();
 8014bac:	1dfb      	adds	r3, r7, #7
 8014bae:	781a      	ldrb	r2, [r3, #0]
 8014bb0:	4907      	ldr	r1, [pc, #28]	@ (8014bd0 <CAD_Enter_ErrorRecovery+0x4c>)
 8014bb2:	0013      	movs	r3, r2
 8014bb4:	011b      	lsls	r3, r3, #4
 8014bb6:	1a9b      	subs	r3, r3, r2
 8014bb8:	009b      	lsls	r3, r3, #2
 8014bba:	18cb      	adds	r3, r1, r3
 8014bbc:	332c      	adds	r3, #44	@ 0x2c
 8014bbe:	681b      	ldr	r3, [r3, #0]
 8014bc0:	4798      	blx	r3
}
 8014bc2:	46c0      	nop			@ (mov r8, r8)
 8014bc4:	46bd      	mov	sp, r7
 8014bc6:	b002      	add	sp, #8
 8014bc8:	bd80      	pop	{r7, pc}
 8014bca:	46c0      	nop			@ (mov r8, r8)
 8014bcc:	20011b64 	.word	0x20011b64
 8014bd0:	20011b98 	.word	0x20011b98

08014bd4 <CAD_SRC_Set_ResistorRp>:
  * @param  PortNum Index of current used port
  * @param  RpValue RP value to set in devices based on @ref CAD_RP_Source_Current_Adv_Typedef
  * @retval 0 success else error
  */
uint32_t CAD_SRC_Set_ResistorRp(uint8_t PortNum, CAD_RP_Source_Current_Adv_Typedef RpValue)
{
 8014bd4:	b580      	push	{r7, lr}
 8014bd6:	b082      	sub	sp, #8
 8014bd8:	af00      	add	r7, sp, #0
 8014bda:	0002      	movs	r2, r0
 8014bdc:	6039      	str	r1, [r7, #0]
 8014bde:	1dfb      	adds	r3, r7, #7
 8014be0:	701a      	strb	r2, [r3, #0]
  /* update the information about the default resistor value presented in detach mode */
  Ports[PortNum].params->RpResistor = RpValue;
 8014be2:	1dfb      	adds	r3, r7, #7
 8014be4:	781a      	ldrb	r2, [r3, #0]
 8014be6:	4918      	ldr	r1, [pc, #96]	@ (8014c48 <CAD_SRC_Set_ResistorRp+0x74>)
 8014be8:	0013      	movs	r3, r2
 8014bea:	011b      	lsls	r3, r3, #4
 8014bec:	1a9b      	subs	r3, r3, r2
 8014bee:	009b      	lsls	r3, r3, #2
 8014bf0:	18cb      	adds	r3, r1, r3
 8014bf2:	3310      	adds	r3, #16
 8014bf4:	681b      	ldr	r3, [r3, #0]
 8014bf6:	683a      	ldr	r2, [r7, #0]
 8014bf8:	1c11      	adds	r1, r2, #0
 8014bfa:	2203      	movs	r2, #3
 8014bfc:	400a      	ands	r2, r1
 8014bfe:	b2d2      	uxtb	r2, r2
 8014c00:	2103      	movs	r1, #3
 8014c02:	400a      	ands	r2, r1
 8014c04:	0010      	movs	r0, r2
 8014c06:	789a      	ldrb	r2, [r3, #2]
 8014c08:	2103      	movs	r1, #3
 8014c0a:	438a      	bics	r2, r1
 8014c0c:	1c11      	adds	r1, r2, #0
 8014c0e:	1c02      	adds	r2, r0, #0
 8014c10:	430a      	orrs	r2, r1
 8014c12:	709a      	strb	r2, [r3, #2]

  /* inform state machine about a resistor update */
  CAD_HW_Handles[PortNum].CAD_ResistorUpdateflag = USBPD_TRUE;
 8014c14:	1dfb      	adds	r3, r7, #7
 8014c16:	781b      	ldrb	r3, [r3, #0]
 8014c18:	4a0c      	ldr	r2, [pc, #48]	@ (8014c4c <CAD_SRC_Set_ResistorRp+0x78>)
 8014c1a:	011b      	lsls	r3, r3, #4
 8014c1c:	18d3      	adds	r3, r2, r3
 8014c1e:	785a      	ldrb	r2, [r3, #1]
 8014c20:	2101      	movs	r1, #1
 8014c22:	430a      	orrs	r2, r1
 8014c24:	705a      	strb	r2, [r3, #1]
  Ports[PortNum].USBPD_CAD_WakeUp();
 8014c26:	1dfb      	adds	r3, r7, #7
 8014c28:	781a      	ldrb	r2, [r3, #0]
 8014c2a:	4907      	ldr	r1, [pc, #28]	@ (8014c48 <CAD_SRC_Set_ResistorRp+0x74>)
 8014c2c:	0013      	movs	r3, r2
 8014c2e:	011b      	lsls	r3, r3, #4
 8014c30:	1a9b      	subs	r3, r3, r2
 8014c32:	009b      	lsls	r3, r3, #2
 8014c34:	18cb      	adds	r3, r1, r3
 8014c36:	332c      	adds	r3, #44	@ 0x2c
 8014c38:	681b      	ldr	r3, [r3, #0]
 8014c3a:	4798      	blx	r3
  return 0;
 8014c3c:	2300      	movs	r3, #0
}
 8014c3e:	0018      	movs	r0, r3
 8014c40:	46bd      	mov	sp, r7
 8014c42:	b002      	add	sp, #8
 8014c44:	bd80      	pop	{r7, pc}
 8014c46:	46c0      	nop			@ (mov r8, r8)
 8014c48:	20011b98 	.word	0x20011b98
 8014c4c:	20011b64 	.word	0x20011b64

08014c50 <CAD_Set_ResistorRp>:

/* Keep for legacy */
uint32_t CAD_Set_ResistorRp(uint8_t PortNum, CAD_RP_Source_Current_Adv_Typedef RpValue)
{
 8014c50:	b580      	push	{r7, lr}
 8014c52:	b082      	sub	sp, #8
 8014c54:	af00      	add	r7, sp, #0
 8014c56:	0002      	movs	r2, r0
 8014c58:	6039      	str	r1, [r7, #0]
 8014c5a:	1dfb      	adds	r3, r7, #7
 8014c5c:	701a      	strb	r2, [r3, #0]
  return CAD_SRC_Set_ResistorRp(PortNum, RpValue);
 8014c5e:	683a      	ldr	r2, [r7, #0]
 8014c60:	1dfb      	adds	r3, r7, #7
 8014c62:	781b      	ldrb	r3, [r3, #0]
 8014c64:	0011      	movs	r1, r2
 8014c66:	0018      	movs	r0, r3
 8014c68:	f7ff ffb4 	bl	8014bd4 <CAD_SRC_Set_ResistorRp>
 8014c6c:	0003      	movs	r3, r0
}
 8014c6e:	0018      	movs	r0, r3
 8014c70:	46bd      	mov	sp, r7
 8014c72:	b002      	add	sp, #8
 8014c74:	bd80      	pop	{r7, pc}
	...

08014c78 <CAD_StateMachine_DRP>:
#endif /* _SRC */

#if defined(_DRP)
/* function to handle DRP */
uint32_t CAD_StateMachine_DRP(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 8014c78:	b590      	push	{r4, r7, lr}
 8014c7a:	b087      	sub	sp, #28
 8014c7c:	af00      	add	r7, sp, #0
 8014c7e:	60b9      	str	r1, [r7, #8]
 8014c80:	607a      	str	r2, [r7, #4]
 8014c82:	210f      	movs	r1, #15
 8014c84:	187b      	adds	r3, r7, r1
 8014c86:	1c02      	adds	r2, r0, #0
 8014c88:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8014c8a:	187b      	adds	r3, r7, r1
 8014c8c:	781b      	ldrb	r3, [r3, #0]
 8014c8e:	011a      	lsls	r2, r3, #4
 8014c90:	4b6b      	ldr	r3, [pc, #428]	@ (8014e40 <CAD_StateMachine_DRP+0x1c8>)
 8014c92:	18d3      	adds	r3, r2, r3
 8014c94:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8014c96:	2302      	movs	r3, #2
 8014c98:	617b      	str	r3, [r7, #20]

  /*Check CAD STATE*/
  switch (_handle->cstate)
 8014c9a:	693b      	ldr	r3, [r7, #16]
 8014c9c:	785b      	ldrb	r3, [r3, #1]
 8014c9e:	069b      	lsls	r3, r3, #26
 8014ca0:	0edb      	lsrs	r3, r3, #27
 8014ca2:	b2db      	uxtb	r3, r3
 8014ca4:	2b0b      	cmp	r3, #11
 8014ca6:	d900      	bls.n	8014caa <CAD_StateMachine_DRP+0x32>
 8014ca8:	e0c4      	b.n	8014e34 <CAD_StateMachine_DRP+0x1bc>
 8014caa:	009a      	lsls	r2, r3, #2
 8014cac:	4b65      	ldr	r3, [pc, #404]	@ (8014e44 <CAD_StateMachine_DRP+0x1cc>)
 8014cae:	18d3      	adds	r3, r2, r3
 8014cb0:	681b      	ldr	r3, [r3, #0]
 8014cb2:	469f      	mov	pc, r3
#if defined(_VCONN_SUPPORT)
      /* DeInitialize Vconn management */
      (void)BSP_USBPD_PWR_VCONNDeInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */
      /* DeInitialise VBUS power */
      (void)BSP_USBPD_PWR_VBUSDeInit(PortNum);
 8014cb4:	230f      	movs	r3, #15
 8014cb6:	18fb      	adds	r3, r7, r3
 8014cb8:	781b      	ldrb	r3, [r3, #0]
 8014cba:	0018      	movs	r0, r3
 8014cbc:	f009 f8c1 	bl	801de42 <BSP_USBPD_PWR_VBUSDeInit>
      _timing = 0;
 8014cc0:	2300      	movs	r3, #0
 8014cc2:	617b      	str	r3, [r7, #20]
      _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 8014cc4:	693b      	ldr	r3, [r7, #16]
 8014cc6:	785a      	ldrb	r2, [r3, #1]
 8014cc8:	213e      	movs	r1, #62	@ 0x3e
 8014cca:	438a      	bics	r2, r1
 8014ccc:	1c11      	adds	r1, r2, #0
 8014cce:	2212      	movs	r2, #18
 8014cd0:	430a      	orrs	r2, r1
 8014cd2:	705a      	strb	r2, [r3, #1]
      break;
 8014cd4:	e0af      	b.n	8014e36 <CAD_StateMachine_DRP+0x1be>
    }

    case USBPD_CAD_STATE_SWITCH_TO_SRC:
    case USBPD_CAD_STATE_SWITCH_TO_SNK:
    {
      LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8014cd6:	240f      	movs	r4, #15
 8014cd8:	193b      	adds	r3, r7, r4
 8014cda:	781a      	ldrb	r2, [r3, #0]
 8014cdc:	495a      	ldr	r1, [pc, #360]	@ (8014e48 <CAD_StateMachine_DRP+0x1d0>)
 8014cde:	0013      	movs	r3, r2
 8014ce0:	011b      	lsls	r3, r3, #4
 8014ce2:	1a9b      	subs	r3, r3, r2
 8014ce4:	009b      	lsls	r3, r3, #2
 8014ce6:	585b      	ldr	r3, [r3, r1]
 8014ce8:	0018      	movs	r0, r3
 8014cea:	f7ff fe13 	bl	8014914 <LL_UCPD_RxDisable>
      if (USBPD_CAD_STATE_SWITCH_TO_SRC == _handle->cstate)
 8014cee:	693b      	ldr	r3, [r7, #16]
 8014cf0:	785b      	ldrb	r3, [r3, #1]
 8014cf2:	223e      	movs	r2, #62	@ 0x3e
 8014cf4:	4013      	ands	r3, r2
 8014cf6:	b2db      	uxtb	r3, r3
 8014cf8:	2b10      	cmp	r3, #16
 8014cfa:	d12d      	bne.n	8014d58 <CAD_StateMachine_DRP+0xe0>
      {
        USBPDM1_AssertRp(PortNum);
 8014cfc:	193b      	adds	r3, r7, r4
 8014cfe:	781b      	ldrb	r3, [r3, #0]
 8014d00:	0018      	movs	r0, r3
 8014d02:	f002 f961 	bl	8016fc8 <USBPDM1_AssertRp>
        Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SRC;
 8014d06:	0020      	movs	r0, r4
 8014d08:	183b      	adds	r3, r7, r0
 8014d0a:	781a      	ldrb	r2, [r3, #0]
 8014d0c:	494e      	ldr	r1, [pc, #312]	@ (8014e48 <CAD_StateMachine_DRP+0x1d0>)
 8014d0e:	0013      	movs	r3, r2
 8014d10:	011b      	lsls	r3, r3, #4
 8014d12:	1a9b      	subs	r3, r3, r2
 8014d14:	009b      	lsls	r3, r3, #2
 8014d16:	18cb      	adds	r3, r1, r3
 8014d18:	3310      	adds	r3, #16
 8014d1a:	681b      	ldr	r3, [r3, #0]
 8014d1c:	781a      	ldrb	r2, [r3, #0]
 8014d1e:	2104      	movs	r1, #4
 8014d20:	430a      	orrs	r2, r1
 8014d22:	701a      	strb	r2, [r3, #0]
        Ports[PortNum].params->PE_DataRole = USBPD_PORTDATAROLE_DFP;
 8014d24:	183b      	adds	r3, r7, r0
 8014d26:	781a      	ldrb	r2, [r3, #0]
 8014d28:	4947      	ldr	r1, [pc, #284]	@ (8014e48 <CAD_StateMachine_DRP+0x1d0>)
 8014d2a:	0013      	movs	r3, r2
 8014d2c:	011b      	lsls	r3, r3, #4
 8014d2e:	1a9b      	subs	r3, r3, r2
 8014d30:	009b      	lsls	r3, r3, #2
 8014d32:	18cb      	adds	r3, r1, r3
 8014d34:	3310      	adds	r3, #16
 8014d36:	681b      	ldr	r3, [r3, #0]
 8014d38:	781a      	ldrb	r2, [r3, #0]
 8014d3a:	2108      	movs	r1, #8
 8014d3c:	430a      	orrs	r2, r1
 8014d3e:	701a      	strb	r2, [r3, #0]
        _timing = Ports[PortNum].settings->CAD_SRCToggleTime;
 8014d40:	183b      	adds	r3, r7, r0
 8014d42:	781a      	ldrb	r2, [r3, #0]
 8014d44:	4940      	ldr	r1, [pc, #256]	@ (8014e48 <CAD_StateMachine_DRP+0x1d0>)
 8014d46:	0013      	movs	r3, r2
 8014d48:	011b      	lsls	r3, r3, #4
 8014d4a:	1a9b      	subs	r3, r3, r2
 8014d4c:	009b      	lsls	r3, r3, #2
 8014d4e:	18cb      	adds	r3, r1, r3
 8014d50:	330c      	adds	r3, #12
 8014d52:	681b      	ldr	r3, [r3, #0]
 8014d54:	79db      	ldrb	r3, [r3, #7]
 8014d56:	617b      	str	r3, [r7, #20]
      }
      if (USBPD_CAD_STATE_SWITCH_TO_SNK == _handle->cstate)
 8014d58:	693b      	ldr	r3, [r7, #16]
 8014d5a:	785b      	ldrb	r3, [r3, #1]
 8014d5c:	223e      	movs	r2, #62	@ 0x3e
 8014d5e:	4013      	ands	r3, r2
 8014d60:	b2db      	uxtb	r3, r3
 8014d62:	2b12      	cmp	r3, #18
 8014d64:	d12e      	bne.n	8014dc4 <CAD_StateMachine_DRP+0x14c>
      {
        USBPDM1_AssertRd(PortNum);
 8014d66:	240f      	movs	r4, #15
 8014d68:	193b      	adds	r3, r7, r4
 8014d6a:	781b      	ldrb	r3, [r3, #0]
 8014d6c:	0018      	movs	r0, r3
 8014d6e:	f002 f9ed 	bl	801714c <USBPDM1_AssertRd>
        Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SNK;
 8014d72:	0020      	movs	r0, r4
 8014d74:	183b      	adds	r3, r7, r0
 8014d76:	781a      	ldrb	r2, [r3, #0]
 8014d78:	4933      	ldr	r1, [pc, #204]	@ (8014e48 <CAD_StateMachine_DRP+0x1d0>)
 8014d7a:	0013      	movs	r3, r2
 8014d7c:	011b      	lsls	r3, r3, #4
 8014d7e:	1a9b      	subs	r3, r3, r2
 8014d80:	009b      	lsls	r3, r3, #2
 8014d82:	18cb      	adds	r3, r1, r3
 8014d84:	3310      	adds	r3, #16
 8014d86:	681b      	ldr	r3, [r3, #0]
 8014d88:	781a      	ldrb	r2, [r3, #0]
 8014d8a:	2104      	movs	r1, #4
 8014d8c:	438a      	bics	r2, r1
 8014d8e:	701a      	strb	r2, [r3, #0]
        Ports[PortNum].params->PE_DataRole = USBPD_PORTDATAROLE_UFP;
 8014d90:	183b      	adds	r3, r7, r0
 8014d92:	781a      	ldrb	r2, [r3, #0]
 8014d94:	492c      	ldr	r1, [pc, #176]	@ (8014e48 <CAD_StateMachine_DRP+0x1d0>)
 8014d96:	0013      	movs	r3, r2
 8014d98:	011b      	lsls	r3, r3, #4
 8014d9a:	1a9b      	subs	r3, r3, r2
 8014d9c:	009b      	lsls	r3, r3, #2
 8014d9e:	18cb      	adds	r3, r1, r3
 8014da0:	3310      	adds	r3, #16
 8014da2:	681b      	ldr	r3, [r3, #0]
 8014da4:	781a      	ldrb	r2, [r3, #0]
 8014da6:	2108      	movs	r1, #8
 8014da8:	438a      	bics	r2, r1
 8014daa:	701a      	strb	r2, [r3, #0]
        _timing = Ports[PortNum].settings->CAD_SNKToggleTime;
 8014dac:	183b      	adds	r3, r7, r0
 8014dae:	781a      	ldrb	r2, [r3, #0]
 8014db0:	4925      	ldr	r1, [pc, #148]	@ (8014e48 <CAD_StateMachine_DRP+0x1d0>)
 8014db2:	0013      	movs	r3, r2
 8014db4:	011b      	lsls	r3, r3, #4
 8014db6:	1a9b      	subs	r3, r3, r2
 8014db8:	009b      	lsls	r3, r3, #2
 8014dba:	18cb      	adds	r3, r1, r3
 8014dbc:	330c      	adds	r3, #12
 8014dbe:	681b      	ldr	r3, [r3, #0]
 8014dc0:	799b      	ldrb	r3, [r3, #6]
 8014dc2:	617b      	str	r3, [r7, #20]
      }
      _handle->CAD_tToggle_start = HAL_GetTick();
 8014dc4:	f7f3 fec0 	bl	8008b48 <HAL_GetTick>
 8014dc8:	0002      	movs	r2, r0
 8014dca:	693b      	ldr	r3, [r7, #16]
 8014dcc:	605a      	str	r2, [r3, #4]
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 8014dce:	693b      	ldr	r3, [r7, #16]
 8014dd0:	785a      	ldrb	r2, [r3, #1]
 8014dd2:	213e      	movs	r1, #62	@ 0x3e
 8014dd4:	438a      	bics	r2, r1
 8014dd6:	1c11      	adds	r1, r2, #0
 8014dd8:	2202      	movs	r2, #2
 8014dda:	430a      	orrs	r2, r1
 8014ddc:	705a      	strb	r2, [r3, #1]
    }
    break;
 8014dde:	e02a      	b.n	8014e36 <CAD_StateMachine_DRP+0x1be>

    case USBPD_CAD_STATE_DETACHED:
      _timing = ManageStateDetached_DRP(PortNum);
 8014de0:	230f      	movs	r3, #15
 8014de2:	18fb      	adds	r3, r7, r3
 8014de4:	781b      	ldrb	r3, [r3, #0]
 8014de6:	0018      	movs	r0, r3
 8014de8:	f000 fb06 	bl	80153f8 <ManageStateDetached_DRP>
 8014dec:	0003      	movs	r3, r0
 8014dee:	617b      	str	r3, [r7, #20]
      break;
 8014df0:	e021      	b.n	8014e36 <CAD_StateMachine_DRP+0x1be>

    /*CAD STATE ATTACHED WAIT*/
    case USBPD_CAD_STATE_ATTACHED_WAIT:
      _timing = ManageStateAttachedWait_DRP(PortNum, pEvent, pCCXX);
 8014df2:	687a      	ldr	r2, [r7, #4]
 8014df4:	68b9      	ldr	r1, [r7, #8]
 8014df6:	230f      	movs	r3, #15
 8014df8:	18fb      	adds	r3, r7, r3
 8014dfa:	781b      	ldrb	r3, [r3, #0]
 8014dfc:	0018      	movs	r0, r3
 8014dfe:	f000 fd93 	bl	8015928 <ManageStateAttachedWait_DRP>
 8014e02:	0003      	movs	r3, r0
 8014e04:	617b      	str	r3, [r7, #20]
      break;
 8014e06:	e016      	b.n	8014e36 <CAD_StateMachine_DRP+0x1be>
    }
#endif /* _ACCESSORY_SRC */

    /* CAD ELECTRONIC CABLE ATTACHED */
    case USBPD_CAD_STATE_EMC :
      _timing = ManageStateEMC(PortNum, pEvent, pCCXX);
 8014e08:	687a      	ldr	r2, [r7, #4]
 8014e0a:	68b9      	ldr	r1, [r7, #8]
 8014e0c:	230f      	movs	r3, #15
 8014e0e:	18fb      	adds	r3, r7, r3
 8014e10:	781b      	ldrb	r3, [r3, #0]
 8014e12:	0018      	movs	r0, r3
 8014e14:	f000 fcbc 	bl	8015790 <ManageStateEMC>
 8014e18:	0003      	movs	r3, r0
 8014e1a:	617b      	str	r3, [r7, #20]
      break;
 8014e1c:	e00b      	b.n	8014e36 <CAD_StateMachine_DRP+0x1be>

    /*CAD electronic cable with Sink ATTACHED*/
    case USBPD_CAD_STATE_ATTEMC:
    case USBPD_CAD_STATE_ATTACHED:
      _timing = ManageStateAttached_DRP(PortNum, pEvent, pCCXX);
 8014e1e:	687a      	ldr	r2, [r7, #4]
 8014e20:	68b9      	ldr	r1, [r7, #8]
 8014e22:	230f      	movs	r3, #15
 8014e24:	18fb      	adds	r3, r7, r3
 8014e26:	781b      	ldrb	r3, [r3, #0]
 8014e28:	0018      	movs	r0, r3
 8014e2a:	f000 fd2f 	bl	801588c <ManageStateAttached_DRP>
 8014e2e:	0003      	movs	r3, r0
 8014e30:	617b      	str	r3, [r7, #20]
      break;
 8014e32:	e000      	b.n	8014e36 <CAD_StateMachine_DRP+0x1be>

    default :
      break;
 8014e34:	46c0      	nop			@ (mov r8, r8)
  }

  return _timing;
 8014e36:	697b      	ldr	r3, [r7, #20]
}
 8014e38:	0018      	movs	r0, r3
 8014e3a:	46bd      	mov	sp, r7
 8014e3c:	b007      	add	sp, #28
 8014e3e:	bd90      	pop	{r4, r7, pc}
 8014e40:	20011b64 	.word	0x20011b64
 8014e44:	0801f5e4 	.word	0x0801f5e4
 8014e48:	20011b98 	.word	0x20011b98

08014e4c <CAD_StateMachine>:
#endif /* _DRP */

#if !defined(USBPDCORE_LIB_NO_PD)
uint32_t CAD_StateMachine(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 8014e4c:	b590      	push	{r4, r7, lr}
 8014e4e:	b087      	sub	sp, #28
 8014e50:	af00      	add	r7, sp, #0
 8014e52:	60b9      	str	r1, [r7, #8]
 8014e54:	607a      	str	r2, [r7, #4]
 8014e56:	210f      	movs	r1, #15
 8014e58:	187b      	adds	r3, r7, r1
 8014e5a:	1c02      	adds	r2, r0, #0
 8014e5c:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8014e5e:	187b      	adds	r3, r7, r1
 8014e60:	781b      	ldrb	r3, [r3, #0]
 8014e62:	011a      	lsls	r2, r3, #4
 8014e64:	4b72      	ldr	r3, [pc, #456]	@ (8015030 <CAD_StateMachine+0x1e4>)
 8014e66:	18d3      	adds	r3, r2, r3
 8014e68:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8014e6a:	2302      	movs	r3, #2
 8014e6c:	617b      	str	r3, [r7, #20]

  /* set by default event to none */
  *pEvent = USBPD_CAD_EVENT_NONE;
 8014e6e:	68bb      	ldr	r3, [r7, #8]
 8014e70:	2200      	movs	r2, #0
 8014e72:	701a      	strb	r2, [r3, #0]

  if (USBPD_TRUE == Ports[PortNum].params->PE_SwapOngoing)
 8014e74:	187b      	adds	r3, r7, r1
 8014e76:	781a      	ldrb	r2, [r3, #0]
 8014e78:	496e      	ldr	r1, [pc, #440]	@ (8015034 <CAD_StateMachine+0x1e8>)
 8014e7a:	0013      	movs	r3, r2
 8014e7c:	011b      	lsls	r3, r3, #4
 8014e7e:	1a9b      	subs	r3, r3, r2
 8014e80:	009b      	lsls	r3, r3, #2
 8014e82:	18cb      	adds	r3, r1, r3
 8014e84:	3310      	adds	r3, #16
 8014e86:	681b      	ldr	r3, [r3, #0]
 8014e88:	781b      	ldrb	r3, [r3, #0]
 8014e8a:	2210      	movs	r2, #16
 8014e8c:	4013      	ands	r3, r2
 8014e8e:	b2db      	uxtb	r3, r3
 8014e90:	2b00      	cmp	r3, #0
 8014e92:	d001      	beq.n	8014e98 <CAD_StateMachine+0x4c>
  {
    return _timing;
 8014e94:	697b      	ldr	r3, [r7, #20]
 8014e96:	e0c6      	b.n	8015026 <CAD_StateMachine+0x1da>
  }

  if (_handle->CAD_ErrorRecoveryflag == USBPD_TRUE)
 8014e98:	693b      	ldr	r3, [r7, #16]
 8014e9a:	781b      	ldrb	r3, [r3, #0]
 8014e9c:	227f      	movs	r2, #127	@ 0x7f
 8014e9e:	4393      	bics	r3, r2
 8014ea0:	b2db      	uxtb	r3, r3
 8014ea2:	2b00      	cmp	r3, #0
 8014ea4:	d00c      	beq.n	8014ec0 <CAD_StateMachine+0x74>
  {
    /* Force the state error recovery */
    _handle->CAD_ErrorRecoveryflag = USBPD_FALSE;
 8014ea6:	693b      	ldr	r3, [r7, #16]
 8014ea8:	781a      	ldrb	r2, [r3, #0]
 8014eaa:	217f      	movs	r1, #127	@ 0x7f
 8014eac:	400a      	ands	r2, r1
 8014eae:	701a      	strb	r2, [r3, #0]
    _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY;
 8014eb0:	693b      	ldr	r3, [r7, #16]
 8014eb2:	785a      	ldrb	r2, [r3, #1]
 8014eb4:	213e      	movs	r1, #62	@ 0x3e
 8014eb6:	438a      	bics	r2, r1
 8014eb8:	1c11      	adds	r1, r2, #0
 8014eba:	2218      	movs	r2, #24
 8014ebc:	430a      	orrs	r2, r1
 8014ebe:	705a      	strb	r2, [r3, #1]
#if defined(_TRACE)
    USBPD_TRACE_Add(USBPD_TRACE_CAD_LOW, PortNum, (uint8_t)_handle->cstate, NULL, 0);
#endif /* _TRACE */
  }

  switch (_handle->cstate)
 8014ec0:	693b      	ldr	r3, [r7, #16]
 8014ec2:	785b      	ldrb	r3, [r3, #1]
 8014ec4:	069b      	lsls	r3, r3, #26
 8014ec6:	0edb      	lsrs	r3, r3, #27
 8014ec8:	b2db      	uxtb	r3, r3
 8014eca:	2b0d      	cmp	r3, #13
 8014ecc:	d06a      	beq.n	8014fa4 <CAD_StateMachine+0x158>
 8014ece:	dd00      	ble.n	8014ed2 <CAD_StateMachine+0x86>
 8014ed0:	e09b      	b.n	801500a <CAD_StateMachine+0x1be>
 8014ed2:	2b00      	cmp	r3, #0
 8014ed4:	d002      	beq.n	8014edc <CAD_StateMachine+0x90>
 8014ed6:	2b0c      	cmp	r3, #12
 8014ed8:	d038      	beq.n	8014f4c <CAD_StateMachine+0x100>
 8014eda:	e096      	b.n	801500a <CAD_StateMachine+0x1be>
  {
    case USBPD_CAD_STATE_RESET:
    {
#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
      LL_UCPD_EnableIT_TypeCEventCC2(Ports[PortNum].husbpd);
 8014edc:	240f      	movs	r4, #15
 8014ede:	193b      	adds	r3, r7, r4
 8014ee0:	781a      	ldrb	r2, [r3, #0]
 8014ee2:	4954      	ldr	r1, [pc, #336]	@ (8015034 <CAD_StateMachine+0x1e8>)
 8014ee4:	0013      	movs	r3, r2
 8014ee6:	011b      	lsls	r3, r3, #4
 8014ee8:	1a9b      	subs	r3, r3, r2
 8014eea:	009b      	lsls	r3, r3, #2
 8014eec:	585b      	ldr	r3, [r3, r1]
 8014eee:	0018      	movs	r0, r3
 8014ef0:	f7ff fd1f 	bl	8014932 <LL_UCPD_EnableIT_TypeCEventCC2>
      LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
 8014ef4:	193b      	adds	r3, r7, r4
 8014ef6:	781a      	ldrb	r2, [r3, #0]
 8014ef8:	494e      	ldr	r1, [pc, #312]	@ (8015034 <CAD_StateMachine+0x1e8>)
 8014efa:	0013      	movs	r3, r2
 8014efc:	011b      	lsls	r3, r3, #4
 8014efe:	1a9b      	subs	r3, r3, r2
 8014f00:	009b      	lsls	r3, r3, #2
 8014f02:	585b      	ldr	r3, [r3, r1]
 8014f04:	0018      	movs	r0, r3
 8014f06:	f7ff fd23 	bl	8014950 <LL_UCPD_EnableIT_TypeCEventCC1>
        LL_UCPD_EnableIT_TypeCEventCC2(Ports[PortNum].husbpd);
        LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
      }
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

      if (0 == PortNum)
 8014f0a:	193b      	adds	r3, r7, r4
 8014f0c:	781b      	ldrb	r3, [r3, #0]
 8014f0e:	2b00      	cmp	r3, #0
 8014f10:	d107      	bne.n	8014f22 <CAD_StateMachine+0xd6>
      {
        UCPD_INSTANCE0_ENABLEIRQ;
 8014f12:	2102      	movs	r1, #2
 8014f14:	2008      	movs	r0, #8
 8014f16:	f7ff fc57 	bl	80147c8 <__NVIC_SetPriority>
 8014f1a:	2008      	movs	r0, #8
 8014f1c:	f7ff fc3a 	bl	8014794 <__NVIC_EnableIRQ>
 8014f20:	e006      	b.n	8014f30 <CAD_StateMachine+0xe4>
      }
#if USBPD_PORT_COUNT > 1
      else
      {
        UCPD_INSTANCE1_ENABLEIRQ;
 8014f22:	2102      	movs	r1, #2
 8014f24:	2008      	movs	r0, #8
 8014f26:	f7ff fc4f 	bl	80147c8 <__NVIC_SetPriority>
 8014f2a:	2008      	movs	r0, #8
 8014f2c:	f7ff fc32 	bl	8014794 <__NVIC_EnableIRQ>
      }
#endif /* USBPD_PORT_COUNT > 1 */
#if defined(_DRP) || defined(_ACCESSORY_SNK)
      _handle->CAD_tToggle_start = HAL_GetTick();
 8014f30:	f7f3 fe0a 	bl	8008b48 <HAL_GetTick>
 8014f34:	0002      	movs	r2, r0
 8014f36:	693b      	ldr	r3, [r7, #16]
 8014f38:	605a      	str	r2, [r3, #4]
#endif /* _DRP || _ACCESSORY_SNK */
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 8014f3a:	693b      	ldr	r3, [r7, #16]
 8014f3c:	785a      	ldrb	r2, [r3, #1]
 8014f3e:	213e      	movs	r1, #62	@ 0x3e
 8014f40:	438a      	bics	r2, r1
 8014f42:	1c11      	adds	r1, r2, #0
 8014f44:	2202      	movs	r2, #2
 8014f46:	430a      	orrs	r2, r1
 8014f48:	705a      	strb	r2, [r3, #1]
      break;
 8014f4a:	e06b      	b.n	8015024 <CAD_StateMachine+0x1d8>

    case USBPD_CAD_STATE_ERRORRECOVERY :
    {
      /* Remove the resistor */
      /* Enter recovery = Switch to SRC with no resistor */
      USBPDM1_EnterErrorRecovery(PortNum);
 8014f4c:	240f      	movs	r4, #15
 8014f4e:	193b      	adds	r3, r7, r4
 8014f50:	781b      	ldrb	r3, [r3, #0]
 8014f52:	0018      	movs	r0, r3
 8014f54:	f002 f9aa 	bl	80172ac <USBPDM1_EnterErrorRecovery>

      /* forward detach event to DPM */
      Ports[PortNum].CCx = CCNONE;
 8014f58:	193b      	adds	r3, r7, r4
 8014f5a:	781a      	ldrb	r2, [r3, #0]
 8014f5c:	4935      	ldr	r1, [pc, #212]	@ (8015034 <CAD_StateMachine+0x1e8>)
 8014f5e:	0013      	movs	r3, r2
 8014f60:	011b      	lsls	r3, r3, #4
 8014f62:	1a9b      	subs	r3, r3, r2
 8014f64:	009b      	lsls	r3, r3, #2
 8014f66:	18cb      	adds	r3, r1, r3
 8014f68:	3334      	adds	r3, #52	@ 0x34
 8014f6a:	2200      	movs	r2, #0
 8014f6c:	601a      	str	r2, [r3, #0]
      *pCCXX = CCNONE;
 8014f6e:	687b      	ldr	r3, [r7, #4]
 8014f70:	2200      	movs	r2, #0
 8014f72:	601a      	str	r2, [r3, #0]
      _handle->cc = CCNONE;
 8014f74:	693b      	ldr	r3, [r7, #16]
 8014f76:	781a      	ldrb	r2, [r3, #0]
 8014f78:	2103      	movs	r1, #3
 8014f7a:	438a      	bics	r2, r1
 8014f7c:	701a      	strb	r2, [r3, #0]
      *pEvent = USBPD_CAD_EVENT_DETACHED;
 8014f7e:	68bb      	ldr	r3, [r7, #8]
 8014f80:	2201      	movs	r2, #1
 8014f82:	701a      	strb	r2, [r3, #0]

      /* start tErrorRecovery timeout */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 8014f84:	f7f3 fde0 	bl	8008b48 <HAL_GetTick>
 8014f88:	0002      	movs	r2, r0
 8014f8a:	693b      	ldr	r3, [r7, #16]
 8014f8c:	609a      	str	r2, [r3, #8]
      _timing = CAD_TERROR_RECOVERY_TIME;
 8014f8e:	231a      	movs	r3, #26
 8014f90:	617b      	str	r3, [r7, #20]
      _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY_EXIT;
 8014f92:	693b      	ldr	r3, [r7, #16]
 8014f94:	785a      	ldrb	r2, [r3, #1]
 8014f96:	213e      	movs	r1, #62	@ 0x3e
 8014f98:	438a      	bics	r2, r1
 8014f9a:	1c11      	adds	r1, r2, #0
 8014f9c:	221a      	movs	r2, #26
 8014f9e:	430a      	orrs	r2, r1
 8014fa0:	705a      	strb	r2, [r3, #1]
      break;
 8014fa2:	e03f      	b.n	8015024 <CAD_StateMachine+0x1d8>
    }

    case USBPD_CAD_STATE_ERRORRECOVERY_EXIT :
    {
      if ((HAL_GetTick() - _handle->CAD_tDebounce_start) >  CAD_TERROR_RECOVERY_TIME)
 8014fa4:	f7f3 fdd0 	bl	8008b48 <HAL_GetTick>
 8014fa8:	0002      	movs	r2, r0
 8014faa:	693b      	ldr	r3, [r7, #16]
 8014fac:	689b      	ldr	r3, [r3, #8]
 8014fae:	1ad3      	subs	r3, r2, r3
 8014fb0:	2b1a      	cmp	r3, #26
 8014fb2:	d936      	bls.n	8015022 <CAD_StateMachine+0x1d6>
        port source  to src
        port snk     to snk
        port drp     to src   */

#if defined(_SRC) || defined(_DRP)
        if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 8014fb4:	200f      	movs	r0, #15
 8014fb6:	183b      	adds	r3, r7, r0
 8014fb8:	781a      	ldrb	r2, [r3, #0]
 8014fba:	491e      	ldr	r1, [pc, #120]	@ (8015034 <CAD_StateMachine+0x1e8>)
 8014fbc:	0013      	movs	r3, r2
 8014fbe:	011b      	lsls	r3, r3, #4
 8014fc0:	1a9b      	subs	r3, r3, r2
 8014fc2:	009b      	lsls	r3, r3, #2
 8014fc4:	18cb      	adds	r3, r1, r3
 8014fc6:	3310      	adds	r3, #16
 8014fc8:	681b      	ldr	r3, [r3, #0]
 8014fca:	781b      	ldrb	r3, [r3, #0]
 8014fcc:	2204      	movs	r2, #4
 8014fce:	4013      	ands	r3, r2
 8014fd0:	b2db      	uxtb	r3, r3
 8014fd2:	2b00      	cmp	r3, #0
 8014fd4:	d005      	beq.n	8014fe2 <CAD_StateMachine+0x196>
        {
          USBPDM1_AssertRp(PortNum);
 8014fd6:	183b      	adds	r3, r7, r0
 8014fd8:	781b      	ldrb	r3, [r3, #0]
 8014fda:	0018      	movs	r0, r3
 8014fdc:	f001 fff4 	bl	8016fc8 <USBPDM1_AssertRp>
 8014fe0:	e005      	b.n	8014fee <CAD_StateMachine+0x1a2>
#if defined(_DRP)
        else
#endif /* _DRP */
#if defined(_SNK) || defined(_DRP)
        {
          USBPDM1_AssertRd(PortNum);
 8014fe2:	230f      	movs	r3, #15
 8014fe4:	18fb      	adds	r3, r7, r3
 8014fe6:	781b      	ldrb	r3, [r3, #0]
 8014fe8:	0018      	movs	r0, r3
 8014fea:	f002 f8af 	bl	801714c <USBPDM1_AssertRd>
        }
#endif /* _SNK || _DRP */
        /* switch to state detach */
#if defined(_DRP) || defined(_ACCESSORY_SNK)
        _handle->CAD_tToggle_start = HAL_GetTick();
 8014fee:	f7f3 fdab 	bl	8008b48 <HAL_GetTick>
 8014ff2:	0002      	movs	r2, r0
 8014ff4:	693b      	ldr	r3, [r7, #16]
 8014ff6:	605a      	str	r2, [r3, #4]
#endif /* _DRP || _ACCESSORY_SNK */
        _handle->cstate = USBPD_CAD_STATE_DETACHED;
 8014ff8:	693b      	ldr	r3, [r7, #16]
 8014ffa:	785a      	ldrb	r2, [r3, #1]
 8014ffc:	213e      	movs	r1, #62	@ 0x3e
 8014ffe:	438a      	bics	r2, r1
 8015000:	1c11      	adds	r1, r2, #0
 8015002:	2202      	movs	r2, #2
 8015004:	430a      	orrs	r2, r1
 8015006:	705a      	strb	r2, [r3, #1]
      }
      break;
 8015008:	e00b      	b.n	8015022 <CAD_StateMachine+0x1d6>
    }

    default:
    {
      /* call the state machine corresponding to the port SNK or SRC or DRP */
      _timing = _handle->CAD_PtrStateMachine(PortNum, pEvent, pCCXX);
 801500a:	693b      	ldr	r3, [r7, #16]
 801500c:	68db      	ldr	r3, [r3, #12]
 801500e:	687c      	ldr	r4, [r7, #4]
 8015010:	68b9      	ldr	r1, [r7, #8]
 8015012:	220f      	movs	r2, #15
 8015014:	18ba      	adds	r2, r7, r2
 8015016:	7810      	ldrb	r0, [r2, #0]
 8015018:	0022      	movs	r2, r4
 801501a:	4798      	blx	r3
 801501c:	0003      	movs	r3, r0
 801501e:	617b      	str	r3, [r7, #20]
      break;
 8015020:	e000      	b.n	8015024 <CAD_StateMachine+0x1d8>
      break;
 8015022:	46c0      	nop			@ (mov r8, r8)
    }
#endif /* CAD_DEBUG_TRACE */
  }
#endif /* _TRACE */

  return _timing;
 8015024:	697b      	ldr	r3, [r7, #20]
}
 8015026:	0018      	movs	r0, r3
 8015028:	46bd      	mov	sp, r7
 801502a:	b007      	add	sp, #28
 801502c:	bd90      	pop	{r4, r7, pc}
 801502e:	46c0      	nop			@ (mov r8, r8)
 8015030:	20011b64 	.word	0x20011b64
 8015034:	20011b98 	.word	0x20011b98

08015038 <CAD_Check_HW_SNK>:
  * @param  PortNum                     port
  * @retval none
  */
#if defined(_DRP) || defined(_SNK)
void CAD_Check_HW_SNK(uint8_t PortNum)
{
 8015038:	b580      	push	{r7, lr}
 801503a:	b086      	sub	sp, #24
 801503c:	af00      	add	r7, sp, #0
 801503e:	0002      	movs	r2, r0
 8015040:	1dfb      	adds	r3, r7, #7
 8015042:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8015044:	1dfb      	adds	r3, r7, #7
 8015046:	781b      	ldrb	r3, [r3, #0]
 8015048:	011a      	lsls	r2, r3, #4
 801504a:	4b45      	ldr	r3, [pc, #276]	@ (8015160 <CAD_Check_HW_SNK+0x128>)
 801504c:	18d3      	adds	r3, r2, r3
 801504e:	617b      	str	r3, [r7, #20]
  CC2_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2;

  /* Disable the C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#else
  CC1_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1;
 8015050:	1dfb      	adds	r3, r7, #7
 8015052:	781a      	ldrb	r2, [r3, #0]
 8015054:	4943      	ldr	r1, [pc, #268]	@ (8015164 <CAD_Check_HW_SNK+0x12c>)
 8015056:	0013      	movs	r3, r2
 8015058:	011b      	lsls	r3, r3, #4
 801505a:	1a9b      	subs	r3, r3, r2
 801505c:	009b      	lsls	r3, r3, #2
 801505e:	585b      	ldr	r3, [r3, r1]
 8015060:	695a      	ldr	r2, [r3, #20]
 8015062:	23c0      	movs	r3, #192	@ 0xc0
 8015064:	029b      	lsls	r3, r3, #10
 8015066:	4013      	ands	r3, r2
 8015068:	613b      	str	r3, [r7, #16]
  CC2_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2;
 801506a:	1dfb      	adds	r3, r7, #7
 801506c:	781a      	ldrb	r2, [r3, #0]
 801506e:	493d      	ldr	r1, [pc, #244]	@ (8015164 <CAD_Check_HW_SNK+0x12c>)
 8015070:	0013      	movs	r3, r2
 8015072:	011b      	lsls	r3, r3, #4
 8015074:	1a9b      	subs	r3, r3, r2
 8015076:	009b      	lsls	r3, r3, #2
 8015078:	585b      	ldr	r3, [r3, r1]
 801507a:	695a      	ldr	r2, [r3, #20]
 801507c:	23c0      	movs	r3, #192	@ 0xc0
 801507e:	031b      	lsls	r3, r3, #12
 8015080:	4013      	ands	r3, r2
 8015082:	60fb      	str	r3, [r7, #12]
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  _handle->cc  = CCNONE;
 8015084:	697b      	ldr	r3, [r7, #20]
 8015086:	781a      	ldrb	r2, [r3, #0]
 8015088:	2103      	movs	r1, #3
 801508a:	438a      	bics	r2, r1
 801508c:	701a      	strb	r2, [r3, #0]
  _handle->CurrentHWcondition     = HW_Detachment;
 801508e:	697b      	ldr	r3, [r7, #20]
 8015090:	781a      	ldrb	r2, [r3, #0]
 8015092:	211c      	movs	r1, #28
 8015094:	438a      	bics	r2, r1
 8015096:	701a      	strb	r2, [r3, #0]

  if ((CC1_value != LL_UCPD_SNK_CC1_VOPEN) && (CC2_value == LL_UCPD_SNK_CC2_VOPEN))
 8015098:	693b      	ldr	r3, [r7, #16]
 801509a:	2b00      	cmp	r3, #0
 801509c:	d02c      	beq.n	80150f8 <CAD_Check_HW_SNK+0xc0>
 801509e:	68fb      	ldr	r3, [r7, #12]
 80150a0:	2b00      	cmp	r3, #0
 80150a2:	d129      	bne.n	80150f8 <CAD_Check_HW_SNK+0xc0>
  {
    _handle->CurrentHWcondition = HW_Attachment;
 80150a4:	697b      	ldr	r3, [r7, #20]
 80150a6:	781a      	ldrb	r2, [r3, #0]
 80150a8:	211c      	movs	r1, #28
 80150aa:	438a      	bics	r2, r1
 80150ac:	1c11      	adds	r1, r2, #0
 80150ae:	2204      	movs	r2, #4
 80150b0:	430a      	orrs	r2, r1
 80150b2:	701a      	strb	r2, [r3, #0]
    _handle->cc = CC1;
 80150b4:	697b      	ldr	r3, [r7, #20]
 80150b6:	781a      	ldrb	r2, [r3, #0]
 80150b8:	2103      	movs	r1, #3
 80150ba:	438a      	bics	r2, r1
 80150bc:	1c11      	adds	r1, r2, #0
 80150be:	2201      	movs	r2, #1
 80150c0:	430a      	orrs	r2, r1
 80150c2:	701a      	strb	r2, [r3, #0]
    Ports[PortNum].params->SNKExposedRP_AtAttach = CC1_value >> UCPD_SR_TYPEC_VSTATE_CC1_Pos;
 80150c4:	693b      	ldr	r3, [r7, #16]
 80150c6:	0c18      	lsrs	r0, r3, #16
 80150c8:	1dfb      	adds	r3, r7, #7
 80150ca:	781a      	ldrb	r2, [r3, #0]
 80150cc:	4925      	ldr	r1, [pc, #148]	@ (8015164 <CAD_Check_HW_SNK+0x12c>)
 80150ce:	0013      	movs	r3, r2
 80150d0:	011b      	lsls	r3, r3, #4
 80150d2:	1a9b      	subs	r3, r3, r2
 80150d4:	009b      	lsls	r3, r3, #2
 80150d6:	18cb      	adds	r3, r1, r3
 80150d8:	3310      	adds	r3, #16
 80150da:	681b      	ldr	r3, [r3, #0]
 80150dc:	1c01      	adds	r1, r0, #0
 80150de:	2203      	movs	r2, #3
 80150e0:	400a      	ands	r2, r1
 80150e2:	b2d2      	uxtb	r2, r2
 80150e4:	2103      	movs	r1, #3
 80150e6:	400a      	ands	r2, r1
 80150e8:	0090      	lsls	r0, r2, #2
 80150ea:	789a      	ldrb	r2, [r3, #2]
 80150ec:	210c      	movs	r1, #12
 80150ee:	438a      	bics	r2, r1
 80150f0:	1c11      	adds	r1, r2, #0
 80150f2:	1c02      	adds	r2, r0, #0
 80150f4:	430a      	orrs	r2, r1
 80150f6:	709a      	strb	r2, [r3, #2]
  }

  if ((CC1_value == LL_UCPD_SNK_CC1_VOPEN) && (CC2_value != LL_UCPD_SNK_CC2_VOPEN))
 80150f8:	693b      	ldr	r3, [r7, #16]
 80150fa:	2b00      	cmp	r3, #0
 80150fc:	d12c      	bne.n	8015158 <CAD_Check_HW_SNK+0x120>
 80150fe:	68fb      	ldr	r3, [r7, #12]
 8015100:	2b00      	cmp	r3, #0
 8015102:	d029      	beq.n	8015158 <CAD_Check_HW_SNK+0x120>
  {
    _handle->CurrentHWcondition = HW_Attachment;
 8015104:	697b      	ldr	r3, [r7, #20]
 8015106:	781a      	ldrb	r2, [r3, #0]
 8015108:	211c      	movs	r1, #28
 801510a:	438a      	bics	r2, r1
 801510c:	1c11      	adds	r1, r2, #0
 801510e:	2204      	movs	r2, #4
 8015110:	430a      	orrs	r2, r1
 8015112:	701a      	strb	r2, [r3, #0]
    _handle->cc = CC2;
 8015114:	697b      	ldr	r3, [r7, #20]
 8015116:	781a      	ldrb	r2, [r3, #0]
 8015118:	2103      	movs	r1, #3
 801511a:	438a      	bics	r2, r1
 801511c:	1c11      	adds	r1, r2, #0
 801511e:	2202      	movs	r2, #2
 8015120:	430a      	orrs	r2, r1
 8015122:	701a      	strb	r2, [r3, #0]
    Ports[PortNum].params->SNKExposedRP_AtAttach = CC2_value >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;;
 8015124:	68fb      	ldr	r3, [r7, #12]
 8015126:	0c98      	lsrs	r0, r3, #18
 8015128:	1dfb      	adds	r3, r7, #7
 801512a:	781a      	ldrb	r2, [r3, #0]
 801512c:	490d      	ldr	r1, [pc, #52]	@ (8015164 <CAD_Check_HW_SNK+0x12c>)
 801512e:	0013      	movs	r3, r2
 8015130:	011b      	lsls	r3, r3, #4
 8015132:	1a9b      	subs	r3, r3, r2
 8015134:	009b      	lsls	r3, r3, #2
 8015136:	18cb      	adds	r3, r1, r3
 8015138:	3310      	adds	r3, #16
 801513a:	681b      	ldr	r3, [r3, #0]
 801513c:	1c01      	adds	r1, r0, #0
 801513e:	2203      	movs	r2, #3
 8015140:	400a      	ands	r2, r1
 8015142:	b2d2      	uxtb	r2, r2
 8015144:	2103      	movs	r1, #3
 8015146:	400a      	ands	r2, r1
 8015148:	0090      	lsls	r0, r2, #2
 801514a:	789a      	ldrb	r2, [r3, #2]
 801514c:	210c      	movs	r1, #12
 801514e:	438a      	bics	r2, r1
 8015150:	1c11      	adds	r1, r2, #0
 8015152:	1c02      	adds	r2, r0, #0
 8015154:	430a      	orrs	r2, r1
 8015156:	709a      	strb	r2, [r3, #2]
  }
}
 8015158:	46c0      	nop			@ (mov r8, r8)
 801515a:	46bd      	mov	sp, r7
 801515c:	b006      	add	sp, #24
 801515e:	bd80      	pop	{r7, pc}
 8015160:	20011b64 	.word	0x20011b64
 8015164:	20011b98 	.word	0x20011b98

08015168 <CAD_Check_HW_SRC>:
#endif /* _DRP || _SNK */

#if defined(_DRP) || defined(_SRC)
void CAD_Check_HW_SRC(uint8_t PortNum)
{
 8015168:	b5b0      	push	{r4, r5, r7, lr}
 801516a:	b094      	sub	sp, #80	@ 0x50
 801516c:	af00      	add	r7, sp, #0
 801516e:	0002      	movs	r2, r0
 8015170:	1dfb      	adds	r3, r7, #7
 8015172:	701a      	strb	r2, [r3, #0]
#if !defined(_RTOS)
  uint32_t CC1_value_temp;
  uint32_t CC2_value_temp;
#endif /* !_RTOS */
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8015174:	1dfb      	adds	r3, r7, #7
 8015176:	781b      	ldrb	r3, [r3, #0]
 8015178:	011a      	lsls	r2, r3, #4
 801517a:	4b45      	ldr	r3, [pc, #276]	@ (8015290 <CAD_Check_HW_SRC+0x128>)
 801517c:	18d3      	adds	r3, r2, r3
 801517e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  -----------------------------------------------------------------------------
  | 1: Sink   |                   |             |xx vRa|vRdUSB| vRd1.5 |vRd3.0|
  -----------------------------------------------------------------------------
  */

  CC1_value = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) >> UCPD_SR_TYPEC_VSTATE_CC1_Pos;
 8015180:	1dfb      	adds	r3, r7, #7
 8015182:	781a      	ldrb	r2, [r3, #0]
 8015184:	4943      	ldr	r1, [pc, #268]	@ (8015294 <CAD_Check_HW_SRC+0x12c>)
 8015186:	0013      	movs	r3, r2
 8015188:	011b      	lsls	r3, r3, #4
 801518a:	1a9b      	subs	r3, r3, r2
 801518c:	009b      	lsls	r3, r3, #2
 801518e:	585b      	ldr	r3, [r3, r1]
 8015190:	695b      	ldr	r3, [r3, #20]
 8015192:	0c1b      	lsrs	r3, r3, #16
 8015194:	2203      	movs	r2, #3
 8015196:	4013      	ands	r3, r2
 8015198:	64bb      	str	r3, [r7, #72]	@ 0x48
  CC2_value = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;
 801519a:	1dfb      	adds	r3, r7, #7
 801519c:	781a      	ldrb	r2, [r3, #0]
 801519e:	493d      	ldr	r1, [pc, #244]	@ (8015294 <CAD_Check_HW_SRC+0x12c>)
 80151a0:	0013      	movs	r3, r2
 80151a2:	011b      	lsls	r3, r3, #4
 80151a4:	1a9b      	subs	r3, r3, r2
 80151a6:	009b      	lsls	r3, r3, #2
 80151a8:	585b      	ldr	r3, [r3, r1]
 80151aa:	695b      	ldr	r3, [r3, #20]
 80151ac:	0c9b      	lsrs	r3, r3, #18
 80151ae:	2203      	movs	r2, #3
 80151b0:	4013      	ands	r3, r2
 80151b2:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(_RTOS)
  /* Workaround linked to issue with Ellisys test TD.PC.E5
  - it seems that in NRTOS version, we detect a glitch during DRP transition SNK to SRC */
  CC1_value_temp = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) >> UCPD_SR_TYPEC_VSTATE_CC1_Pos;
 80151b4:	1dfb      	adds	r3, r7, #7
 80151b6:	781a      	ldrb	r2, [r3, #0]
 80151b8:	4936      	ldr	r1, [pc, #216]	@ (8015294 <CAD_Check_HW_SRC+0x12c>)
 80151ba:	0013      	movs	r3, r2
 80151bc:	011b      	lsls	r3, r3, #4
 80151be:	1a9b      	subs	r3, r3, r2
 80151c0:	009b      	lsls	r3, r3, #2
 80151c2:	585b      	ldr	r3, [r3, r1]
 80151c4:	695b      	ldr	r3, [r3, #20]
 80151c6:	0c1b      	lsrs	r3, r3, #16
 80151c8:	2203      	movs	r2, #3
 80151ca:	4013      	ands	r3, r2
 80151cc:	643b      	str	r3, [r7, #64]	@ 0x40
  CC2_value_temp = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;
 80151ce:	1dfb      	adds	r3, r7, #7
 80151d0:	781a      	ldrb	r2, [r3, #0]
 80151d2:	4930      	ldr	r1, [pc, #192]	@ (8015294 <CAD_Check_HW_SRC+0x12c>)
 80151d4:	0013      	movs	r3, r2
 80151d6:	011b      	lsls	r3, r3, #4
 80151d8:	1a9b      	subs	r3, r3, r2
 80151da:	009b      	lsls	r3, r3, #2
 80151dc:	585b      	ldr	r3, [r3, r1]
 80151de:	695b      	ldr	r3, [r3, #20]
 80151e0:	0c9b      	lsrs	r3, r3, #18
 80151e2:	2203      	movs	r2, #3
 80151e4:	4013      	ands	r3, r2
 80151e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((CC1_value_temp != CC1_value) || (CC2_value_temp != CC2_value))
 80151e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80151ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80151ec:	429a      	cmp	r2, r3
 80151ee:	d14b      	bne.n	8015288 <CAD_Check_HW_SRC+0x120>
 80151f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80151f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80151f4:	429a      	cmp	r2, r3
 80151f6:	d147      	bne.n	8015288 <CAD_Check_HW_SRC+0x120>
  {
    return;
  }
#endif /* !_RTOS */

  const CCxPin_TypeDef table_cc[] =
 80151f8:	2518      	movs	r5, #24
 80151fa:	197b      	adds	r3, r7, r5
 80151fc:	4a26      	ldr	r2, [pc, #152]	@ (8015298 <CAD_Check_HW_SRC+0x130>)
 80151fe:	ca13      	ldmia	r2!, {r0, r1, r4}
 8015200:	c313      	stmia	r3!, {r0, r1, r4}
 8015202:	ca13      	ldmia	r2!, {r0, r1, r4}
 8015204:	c313      	stmia	r3!, {r0, r1, r4}
 8015206:	ca13      	ldmia	r2!, {r0, r1, r4}
 8015208:	c313      	stmia	r3!, {r0, r1, r4}
    CCNONE,  CC2,       CC2,
    CC1,     CCNONE,   CC1,
    CC1,     CC2,       CCNONE
  };

  const CAD_HW_Condition_TypeDef table_CurrentHWcondition[] =
 801520a:	240c      	movs	r4, #12
 801520c:	193b      	adds	r3, r7, r4
 801520e:	4a23      	ldr	r2, [pc, #140]	@ (801529c <CAD_Check_HW_SRC+0x134>)
 8015210:	ca03      	ldmia	r2!, {r0, r1}
 8015212:	c303      	stmia	r3!, {r0, r1}
 8015214:	7812      	ldrb	r2, [r2, #0]
 8015216:	701a      	strb	r2, [r3, #0]
    HW_AudioAdapter_Attachment,  HW_PwrCable_Sink_Attachment, HW_PwrCable_NoSink_Attachment,
    HW_PwrCable_Sink_Attachment,         HW_Debug_Attachment,                 HW_Attachment,
    HW_PwrCable_NoSink_Attachment,             HW_Attachment,                 HW_Detachment
  };

  if (CC1_value * 3 + CC2_value < 9)
 8015218:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801521a:	0013      	movs	r3, r2
 801521c:	005b      	lsls	r3, r3, #1
 801521e:	189a      	adds	r2, r3, r2
 8015220:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015222:	18d3      	adds	r3, r2, r3
 8015224:	2b08      	cmp	r3, #8
 8015226:	d830      	bhi.n	801528a <CAD_Check_HW_SRC+0x122>
  {
    _handle->cc  = table_cc[CC1_value * 3 + CC2_value];
 8015228:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801522a:	0013      	movs	r3, r2
 801522c:	005b      	lsls	r3, r3, #1
 801522e:	189a      	adds	r2, r3, r2
 8015230:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015232:	18d2      	adds	r2, r2, r3
 8015234:	197b      	adds	r3, r7, r5
 8015236:	0092      	lsls	r2, r2, #2
 8015238:	58d3      	ldr	r3, [r2, r3]
 801523a:	1c1a      	adds	r2, r3, #0
 801523c:	2303      	movs	r3, #3
 801523e:	4013      	ands	r3, r2
 8015240:	b2da      	uxtb	r2, r3
 8015242:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015244:	2103      	movs	r1, #3
 8015246:	400a      	ands	r2, r1
 8015248:	0010      	movs	r0, r2
 801524a:	781a      	ldrb	r2, [r3, #0]
 801524c:	2103      	movs	r1, #3
 801524e:	438a      	bics	r2, r1
 8015250:	1c11      	adds	r1, r2, #0
 8015252:	1c02      	adds	r2, r0, #0
 8015254:	430a      	orrs	r2, r1
 8015256:	701a      	strb	r2, [r3, #0]
    _handle->CurrentHWcondition     = table_CurrentHWcondition[CC1_value * 3 + CC2_value];
 8015258:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801525a:	0013      	movs	r3, r2
 801525c:	005b      	lsls	r3, r3, #1
 801525e:	189a      	adds	r2, r3, r2
 8015260:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015262:	18d3      	adds	r3, r2, r3
 8015264:	193a      	adds	r2, r7, r4
 8015266:	5cd3      	ldrb	r3, [r2, r3]
 8015268:	1c1a      	adds	r2, r3, #0
 801526a:	2307      	movs	r3, #7
 801526c:	4013      	ands	r3, r2
 801526e:	b2da      	uxtb	r2, r3
 8015270:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015272:	2107      	movs	r1, #7
 8015274:	400a      	ands	r2, r1
 8015276:	0090      	lsls	r0, r2, #2
 8015278:	781a      	ldrb	r2, [r3, #0]
 801527a:	211c      	movs	r1, #28
 801527c:	438a      	bics	r2, r1
 801527e:	1c11      	adds	r1, r2, #0
 8015280:	1c02      	adds	r2, r0, #0
 8015282:	430a      	orrs	r2, r1
 8015284:	701a      	strb	r2, [r3, #0]
 8015286:	e000      	b.n	801528a <CAD_Check_HW_SRC+0x122>
    return;
 8015288:	46c0      	nop			@ (mov r8, r8)
  }
}
 801528a:	46bd      	mov	sp, r7
 801528c:	b014      	add	sp, #80	@ 0x50
 801528e:	bdb0      	pop	{r4, r5, r7, pc}
 8015290:	20011b64 	.word	0x20011b64
 8015294:	20011b98 	.word	0x20011b98
 8015298:	0801f3e4 	.word	0x0801f3e4
 801529c:	0801f408 	.word	0x0801f408

080152a0 <ManageStateDetached_SNK>:
#endif /* _DRP || _SRC */

#if defined(_DRP) || defined(_SNK)
static uint32_t ManageStateDetached_SNK(uint8_t PortNum)
{
 80152a0:	b580      	push	{r7, lr}
 80152a2:	b084      	sub	sp, #16
 80152a4:	af00      	add	r7, sp, #0
 80152a6:	0002      	movs	r2, r0
 80152a8:	1dfb      	adds	r3, r7, #7
 80152aa:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 80152ac:	1dfb      	adds	r3, r7, #7
 80152ae:	781b      	ldrb	r3, [r3, #0]
 80152b0:	011a      	lsls	r2, r3, #4
 80152b2:	4b22      	ldr	r3, [pc, #136]	@ (801533c <ManageStateDetached_SNK+0x9c>)
 80152b4:	18d3      	adds	r3, r2, r3
 80152b6:	60bb      	str	r3, [r7, #8]
  uint32_t _timing = CAD_DEFAULT_TIME;
 80152b8:	2302      	movs	r3, #2
 80152ba:	60fb      	str	r3, [r7, #12]

  CAD_Check_HW_SNK(PortNum);
 80152bc:	1dfb      	adds	r3, r7, #7
 80152be:	781b      	ldrb	r3, [r3, #0]
 80152c0:	0018      	movs	r0, r3
 80152c2:	f7ff feb9 	bl	8015038 <CAD_Check_HW_SNK>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  if (_handle->CurrentHWcondition == HW_Detachment)
 80152c6:	68bb      	ldr	r3, [r7, #8]
 80152c8:	781b      	ldrb	r3, [r3, #0]
 80152ca:	221c      	movs	r2, #28
 80152cc:	4013      	ands	r3, r2
 80152ce:	b2db      	uxtb	r3, r3
 80152d0:	2b00      	cmp	r3, #0
 80152d2:	d103      	bne.n	80152dc <ManageStateDetached_SNK+0x3c>
    /* value returned by a SRC or a SINK */
    _timing = CAD_DETACH_POLLING; /* 100ms in the sink cases */
#elif defined(USBPDM1_VCC_FEATURE_ENABLED)
    _timing = CAD_DEFAULT_TIME;
#else
    _timing = CAD_INFINITE_TIME;
 80152d4:	2301      	movs	r3, #1
 80152d6:	425b      	negs	r3, r3
 80152d8:	60fb      	str	r3, [r7, #12]
 80152da:	e029      	b.n	8015330 <ManageStateDetached_SNK+0x90>
#endif /* _ACCESSORY_SNK */
  }
  else
  {
    /* Get the time of this event */
    _handle->CAD_tDebounce_start = HAL_GetTick();
 80152dc:	f7f3 fc34 	bl	8008b48 <HAL_GetTick>
 80152e0:	0002      	movs	r2, r0
 80152e2:	68bb      	ldr	r3, [r7, #8]
 80152e4:	609a      	str	r2, [r3, #8]
    _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 80152e6:	68bb      	ldr	r3, [r7, #8]
 80152e8:	785a      	ldrb	r2, [r3, #1]
 80152ea:	213e      	movs	r1, #62	@ 0x3e
 80152ec:	438a      	bics	r2, r1
 80152ee:	1c11      	adds	r1, r2, #0
 80152f0:	2204      	movs	r2, #4
 80152f2:	430a      	orrs	r2, r1
 80152f4:	705a      	strb	r2, [r3, #1]

    /* Temporary patch for test TD.PD 4.5.2 + rework for Patch TP.PD.C.E5 */
    HAL_Delay(1);
 80152f6:	2001      	movs	r0, #1
 80152f8:	f7f3 fc30 	bl	8008b5c <HAL_Delay>
    CAD_Check_HW_SNK(PortNum);
 80152fc:	1dfb      	adds	r3, r7, #7
 80152fe:	781b      	ldrb	r3, [r3, #0]
 8015300:	0018      	movs	r0, r3
 8015302:	f7ff fe99 	bl	8015038 <CAD_Check_HW_SNK>

    if (_handle->CurrentHWcondition == HW_Detachment)
 8015306:	68bb      	ldr	r3, [r7, #8]
 8015308:	781b      	ldrb	r3, [r3, #0]
 801530a:	221c      	movs	r2, #28
 801530c:	4013      	ands	r3, r2
 801530e:	b2db      	uxtb	r3, r3
 8015310:	2b00      	cmp	r3, #0
 8015312:	d108      	bne.n	8015326 <ManageStateDetached_SNK+0x86>
    {
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 8015314:	68bb      	ldr	r3, [r7, #8]
 8015316:	785a      	ldrb	r2, [r3, #1]
 8015318:	213e      	movs	r1, #62	@ 0x3e
 801531a:	438a      	bics	r2, r1
 801531c:	1c11      	adds	r1, r2, #0
 801531e:	2202      	movs	r2, #2
 8015320:	430a      	orrs	r2, r1
 8015322:	705a      	strb	r2, [r3, #1]
 8015324:	e004      	b.n	8015330 <ManageStateDetached_SNK+0x90>
    }
    else
    {
      BSP_USBPD_PWR_VBUSInit(PortNum);
 8015326:	1dfb      	adds	r3, r7, #7
 8015328:	781b      	ldrb	r3, [r3, #0]
 801532a:	0018      	movs	r0, r3
 801532c:	f008 fd78 	bl	801de20 <BSP_USBPD_PWR_VBUSInit>
    }
  }
  return _timing;
 8015330:	68fb      	ldr	r3, [r7, #12]
}
 8015332:	0018      	movs	r0, r3
 8015334:	46bd      	mov	sp, r7
 8015336:	b004      	add	sp, #16
 8015338:	bd80      	pop	{r7, pc}
 801533a:	46c0      	nop			@ (mov r8, r8)
 801533c:	20011b64 	.word	0x20011b64

08015340 <ManageStateDetached_SRC>:
#endif /* _DRP || _SNK */

#if defined(_SRC) || defined(_DRP)
static uint32_t ManageStateDetached_SRC(uint8_t PortNum)
{
 8015340:	b580      	push	{r7, lr}
 8015342:	b084      	sub	sp, #16
 8015344:	af00      	add	r7, sp, #0
 8015346:	0002      	movs	r2, r0
 8015348:	1dfb      	adds	r3, r7, #7
 801534a:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 801534c:	1dfb      	adds	r3, r7, #7
 801534e:	781b      	ldrb	r3, [r3, #0]
 8015350:	011a      	lsls	r2, r3, #4
 8015352:	4b28      	ldr	r3, [pc, #160]	@ (80153f4 <ManageStateDetached_SRC+0xb4>)
 8015354:	18d3      	adds	r3, r2, r3
 8015356:	60bb      	str	r3, [r7, #8]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8015358:	2302      	movs	r3, #2
 801535a:	60fb      	str	r3, [r7, #12]

  if (_handle->CAD_ResistorUpdateflag == USBPD_TRUE)
 801535c:	68bb      	ldr	r3, [r7, #8]
 801535e:	785b      	ldrb	r3, [r3, #1]
 8015360:	2201      	movs	r2, #1
 8015362:	4013      	ands	r3, r2
 8015364:	b2db      	uxtb	r3, r3
 8015366:	2b00      	cmp	r3, #0
 8015368:	d00c      	beq.n	8015384 <ManageStateDetached_SRC+0x44>
  {
    /* update the resistor value */
    USBPDM1_AssertRp(PortNum);
 801536a:	1dfb      	adds	r3, r7, #7
 801536c:	781b      	ldrb	r3, [r3, #0]
 801536e:	0018      	movs	r0, r3
 8015370:	f001 fe2a 	bl	8016fc8 <USBPDM1_AssertRp>
    _handle->CAD_ResistorUpdateflag = USBPD_FALSE;
 8015374:	68bb      	ldr	r3, [r7, #8]
 8015376:	785a      	ldrb	r2, [r3, #1]
 8015378:	2101      	movs	r1, #1
 801537a:	438a      	bics	r2, r1
 801537c:	705a      	strb	r2, [r3, #1]

    /* let time to internal state machine update */
    HAL_Delay(1);
 801537e:	2001      	movs	r0, #1
 8015380:	f7f3 fbec 	bl	8008b5c <HAL_Delay>
  }

  CAD_Check_HW_SRC(PortNum);
 8015384:	1dfb      	adds	r3, r7, #7
 8015386:	781b      	ldrb	r3, [r3, #0]
 8015388:	0018      	movs	r0, r3
 801538a:	f7ff feed 	bl	8015168 <CAD_Check_HW_SRC>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  if (_handle->CurrentHWcondition == HW_Detachment)
 801538e:	68bb      	ldr	r3, [r7, #8]
 8015390:	781b      	ldrb	r3, [r3, #0]
 8015392:	221c      	movs	r2, #28
 8015394:	4013      	ands	r3, r2
 8015396:	b2db      	uxtb	r3, r3
 8015398:	2b00      	cmp	r3, #0
 801539a:	d103      	bne.n	80153a4 <ManageStateDetached_SRC+0x64>
  {
#ifdef _LOW_POWER
    /* value returned for a SRC */
    _timing = CAD_DETACH_POLLING;
#else
    _timing = CAD_INFINITE_TIME;
 801539c:	2301      	movs	r3, #1
 801539e:	425b      	negs	r3, r3
 80153a0:	60fb      	str	r3, [r7, #12]
 80153a2:	e021      	b.n	80153e8 <ManageStateDetached_SRC+0xa8>
#endif /* _LOW_POWER */
  }
  else
  {
    if (_handle->CurrentHWcondition == HW_PwrCable_NoSink_Attachment)
 80153a4:	68bb      	ldr	r3, [r7, #8]
 80153a6:	781b      	ldrb	r3, [r3, #0]
 80153a8:	221c      	movs	r2, #28
 80153aa:	4013      	ands	r3, r2
 80153ac:	b2db      	uxtb	r3, r3
 80153ae:	2b08      	cmp	r3, #8
 80153b0:	d108      	bne.n	80153c4 <ManageStateDetached_SRC+0x84>
    {
      _handle->cstate = USBPD_CAD_STATE_EMC;
 80153b2:	68bb      	ldr	r3, [r7, #8]
 80153b4:	785a      	ldrb	r2, [r3, #1]
 80153b6:	213e      	movs	r1, #62	@ 0x3e
 80153b8:	438a      	bics	r2, r1
 80153ba:	1c11      	adds	r1, r2, #0
 80153bc:	2208      	movs	r2, #8
 80153be:	430a      	orrs	r2, r1
 80153c0:	705a      	strb	r2, [r3, #1]
 80153c2:	e011      	b.n	80153e8 <ManageStateDetached_SRC+0xa8>
    }
    else
    {
      /* Get the time of this event */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 80153c4:	f7f3 fbc0 	bl	8008b48 <HAL_GetTick>
 80153c8:	0002      	movs	r2, r0
 80153ca:	68bb      	ldr	r3, [r7, #8]
 80153cc:	609a      	str	r2, [r3, #8]
      _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 80153ce:	68bb      	ldr	r3, [r7, #8]
 80153d0:	785a      	ldrb	r2, [r3, #1]
 80153d2:	213e      	movs	r1, #62	@ 0x3e
 80153d4:	438a      	bics	r2, r1
 80153d6:	1c11      	adds	r1, r2, #0
 80153d8:	2204      	movs	r2, #4
 80153da:	430a      	orrs	r2, r1
 80153dc:	705a      	strb	r2, [r3, #1]

      BSP_USBPD_PWR_VBUSInit(PortNum);
 80153de:	1dfb      	adds	r3, r7, #7
 80153e0:	781b      	ldrb	r3, [r3, #0]
 80153e2:	0018      	movs	r0, r3
 80153e4:	f008 fd1c 	bl	801de20 <BSP_USBPD_PWR_VBUSInit>
    }
  }
  return _timing;
 80153e8:	68fb      	ldr	r3, [r7, #12]
}
 80153ea:	0018      	movs	r0, r3
 80153ec:	46bd      	mov	sp, r7
 80153ee:	b004      	add	sp, #16
 80153f0:	bd80      	pop	{r7, pc}
 80153f2:	46c0      	nop			@ (mov r8, r8)
 80153f4:	20011b64 	.word	0x20011b64

080153f8 <ManageStateDetached_DRP>:
#endif /* _SRC || _DRP */

#if defined(_DRP)
static uint32_t ManageStateDetached_DRP(uint8_t PortNum)
{
 80153f8:	b580      	push	{r7, lr}
 80153fa:	b084      	sub	sp, #16
 80153fc:	af00      	add	r7, sp, #0
 80153fe:	0002      	movs	r2, r0
 8015400:	1dfb      	adds	r3, r7, #7
 8015402:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8015404:	1dfb      	adds	r3, r7, #7
 8015406:	781b      	ldrb	r3, [r3, #0]
 8015408:	011a      	lsls	r2, r3, #4
 801540a:	4b68      	ldr	r3, [pc, #416]	@ (80155ac <ManageStateDetached_DRP+0x1b4>)
 801540c:	18d3      	adds	r3, r2, r3
 801540e:	60bb      	str	r3, [r7, #8]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8015410:	2302      	movs	r3, #2
 8015412:	60fb      	str	r3, [r7, #12]

  if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 8015414:	1dfb      	adds	r3, r7, #7
 8015416:	781a      	ldrb	r2, [r3, #0]
 8015418:	4965      	ldr	r1, [pc, #404]	@ (80155b0 <ManageStateDetached_DRP+0x1b8>)
 801541a:	0013      	movs	r3, r2
 801541c:	011b      	lsls	r3, r3, #4
 801541e:	1a9b      	subs	r3, r3, r2
 8015420:	009b      	lsls	r3, r3, #2
 8015422:	18cb      	adds	r3, r1, r3
 8015424:	3310      	adds	r3, #16
 8015426:	681b      	ldr	r3, [r3, #0]
 8015428:	781b      	ldrb	r3, [r3, #0]
 801542a:	2204      	movs	r2, #4
 801542c:	4013      	ands	r3, r2
 801542e:	b2db      	uxtb	r3, r3
 8015430:	2b00      	cmp	r3, #0
 8015432:	d005      	beq.n	8015440 <ManageStateDetached_DRP+0x48>
  {
    ManageStateDetached_SRC(PortNum);
 8015434:	1dfb      	adds	r3, r7, #7
 8015436:	781b      	ldrb	r3, [r3, #0]
 8015438:	0018      	movs	r0, r3
 801543a:	f7ff ff81 	bl	8015340 <ManageStateDetached_SRC>
 801543e:	e004      	b.n	801544a <ManageStateDetached_DRP+0x52>
  }
  else
  {
    ManageStateDetached_SNK(PortNum);
 8015440:	1dfb      	adds	r3, r7, #7
 8015442:	781b      	ldrb	r3, [r3, #0]
 8015444:	0018      	movs	r0, r3
 8015446:	f7ff ff2b 	bl	80152a0 <ManageStateDetached_SNK>
  }

  /* Manage the toggle */
  if (_handle->CurrentHWcondition == HW_Detachment)
 801544a:	68bb      	ldr	r3, [r7, #8]
 801544c:	781b      	ldrb	r3, [r3, #0]
 801544e:	221c      	movs	r2, #28
 8015450:	4013      	ands	r3, r2
 8015452:	b2db      	uxtb	r3, r3
 8015454:	2b00      	cmp	r3, #0
 8015456:	d000      	beq.n	801545a <ManageStateDetached_DRP+0x62>
 8015458:	e0a3      	b.n	80155a2 <ManageStateDetached_DRP+0x1aa>
  {
    switch (Ports[PortNum].params->PE_PowerRole)
 801545a:	1dfb      	adds	r3, r7, #7
 801545c:	781a      	ldrb	r2, [r3, #0]
 801545e:	4954      	ldr	r1, [pc, #336]	@ (80155b0 <ManageStateDetached_DRP+0x1b8>)
 8015460:	0013      	movs	r3, r2
 8015462:	011b      	lsls	r3, r3, #4
 8015464:	1a9b      	subs	r3, r3, r2
 8015466:	009b      	lsls	r3, r3, #2
 8015468:	18cb      	adds	r3, r1, r3
 801546a:	3310      	adds	r3, #16
 801546c:	681b      	ldr	r3, [r3, #0]
 801546e:	781b      	ldrb	r3, [r3, #0]
 8015470:	075b      	lsls	r3, r3, #29
 8015472:	0fdb      	lsrs	r3, r3, #31
 8015474:	b2db      	uxtb	r3, r3
 8015476:	2b00      	cmp	r3, #0
 8015478:	d048      	beq.n	801550c <ManageStateDetached_DRP+0x114>
 801547a:	2b01      	cmp	r3, #1
 801547c:	d000      	beq.n	8015480 <ManageStateDetached_DRP+0x88>
 801547e:	e08b      	b.n	8015598 <ManageStateDetached_DRP+0x1a0>
    {
      case USBPD_PORTPOWERROLE_SRC :
        if ((HAL_GetTick() - _handle->CAD_tToggle_start) > Ports[PortNum].settings->CAD_SRCToggleTime)
 8015480:	f7f3 fb62 	bl	8008b48 <HAL_GetTick>
 8015484:	0002      	movs	r2, r0
 8015486:	68bb      	ldr	r3, [r7, #8]
 8015488:	685b      	ldr	r3, [r3, #4]
 801548a:	1ad1      	subs	r1, r2, r3
 801548c:	1dfb      	adds	r3, r7, #7
 801548e:	781a      	ldrb	r2, [r3, #0]
 8015490:	4847      	ldr	r0, [pc, #284]	@ (80155b0 <ManageStateDetached_DRP+0x1b8>)
 8015492:	0013      	movs	r3, r2
 8015494:	011b      	lsls	r3, r3, #4
 8015496:	1a9b      	subs	r3, r3, r2
 8015498:	009b      	lsls	r3, r3, #2
 801549a:	18c3      	adds	r3, r0, r3
 801549c:	330c      	adds	r3, #12
 801549e:	681b      	ldr	r3, [r3, #0]
 80154a0:	79db      	ldrb	r3, [r3, #7]
 80154a2:	4299      	cmp	r1, r3
 80154a4:	d97a      	bls.n	801559c <ManageStateDetached_DRP+0x1a4>
        {
          _handle->CAD_tToggle_start = HAL_GetTick();
 80154a6:	f7f3 fb4f 	bl	8008b48 <HAL_GetTick>
 80154aa:	0002      	movs	r2, r0
 80154ac:	68bb      	ldr	r3, [r7, #8]
 80154ae:	605a      	str	r2, [r3, #4]
          Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SNK;
 80154b0:	1dfb      	adds	r3, r7, #7
 80154b2:	781a      	ldrb	r2, [r3, #0]
 80154b4:	493e      	ldr	r1, [pc, #248]	@ (80155b0 <ManageStateDetached_DRP+0x1b8>)
 80154b6:	0013      	movs	r3, r2
 80154b8:	011b      	lsls	r3, r3, #4
 80154ba:	1a9b      	subs	r3, r3, r2
 80154bc:	009b      	lsls	r3, r3, #2
 80154be:	18cb      	adds	r3, r1, r3
 80154c0:	3310      	adds	r3, #16
 80154c2:	681b      	ldr	r3, [r3, #0]
 80154c4:	781a      	ldrb	r2, [r3, #0]
 80154c6:	2104      	movs	r1, #4
 80154c8:	438a      	bics	r2, r1
 80154ca:	701a      	strb	r2, [r3, #0]
          Ports[PortNum].params->PE_DataRole = USBPD_PORTDATAROLE_UFP;
 80154cc:	1dfb      	adds	r3, r7, #7
 80154ce:	781a      	ldrb	r2, [r3, #0]
 80154d0:	4937      	ldr	r1, [pc, #220]	@ (80155b0 <ManageStateDetached_DRP+0x1b8>)
 80154d2:	0013      	movs	r3, r2
 80154d4:	011b      	lsls	r3, r3, #4
 80154d6:	1a9b      	subs	r3, r3, r2
 80154d8:	009b      	lsls	r3, r3, #2
 80154da:	18cb      	adds	r3, r1, r3
 80154dc:	3310      	adds	r3, #16
 80154de:	681b      	ldr	r3, [r3, #0]
 80154e0:	781a      	ldrb	r2, [r3, #0]
 80154e2:	2108      	movs	r1, #8
 80154e4:	438a      	bics	r2, r1
 80154e6:	701a      	strb	r2, [r3, #0]
          _timing = Ports[PortNum].settings->CAD_SNKToggleTime;
 80154e8:	1dfb      	adds	r3, r7, #7
 80154ea:	781a      	ldrb	r2, [r3, #0]
 80154ec:	4930      	ldr	r1, [pc, #192]	@ (80155b0 <ManageStateDetached_DRP+0x1b8>)
 80154ee:	0013      	movs	r3, r2
 80154f0:	011b      	lsls	r3, r3, #4
 80154f2:	1a9b      	subs	r3, r3, r2
 80154f4:	009b      	lsls	r3, r3, #2
 80154f6:	18cb      	adds	r3, r1, r3
 80154f8:	330c      	adds	r3, #12
 80154fa:	681b      	ldr	r3, [r3, #0]
 80154fc:	799b      	ldrb	r3, [r3, #6]
 80154fe:	60fb      	str	r3, [r7, #12]
          USBPDM1_AssertRd(PortNum);
 8015500:	1dfb      	adds	r3, r7, #7
 8015502:	781b      	ldrb	r3, [r3, #0]
 8015504:	0018      	movs	r0, r3
 8015506:	f001 fe21 	bl	801714c <USBPDM1_AssertRd>
        }
        break;
 801550a:	e047      	b.n	801559c <ManageStateDetached_DRP+0x1a4>
      case USBPD_PORTPOWERROLE_SNK :
        if ((HAL_GetTick() - _handle->CAD_tToggle_start) > Ports[PortNum].settings->CAD_SNKToggleTime)
 801550c:	f7f3 fb1c 	bl	8008b48 <HAL_GetTick>
 8015510:	0002      	movs	r2, r0
 8015512:	68bb      	ldr	r3, [r7, #8]
 8015514:	685b      	ldr	r3, [r3, #4]
 8015516:	1ad1      	subs	r1, r2, r3
 8015518:	1dfb      	adds	r3, r7, #7
 801551a:	781a      	ldrb	r2, [r3, #0]
 801551c:	4824      	ldr	r0, [pc, #144]	@ (80155b0 <ManageStateDetached_DRP+0x1b8>)
 801551e:	0013      	movs	r3, r2
 8015520:	011b      	lsls	r3, r3, #4
 8015522:	1a9b      	subs	r3, r3, r2
 8015524:	009b      	lsls	r3, r3, #2
 8015526:	18c3      	adds	r3, r0, r3
 8015528:	330c      	adds	r3, #12
 801552a:	681b      	ldr	r3, [r3, #0]
 801552c:	799b      	ldrb	r3, [r3, #6]
 801552e:	4299      	cmp	r1, r3
 8015530:	d936      	bls.n	80155a0 <ManageStateDetached_DRP+0x1a8>
        {
          _handle->CAD_tToggle_start = HAL_GetTick();
 8015532:	f7f3 fb09 	bl	8008b48 <HAL_GetTick>
 8015536:	0002      	movs	r2, r0
 8015538:	68bb      	ldr	r3, [r7, #8]
 801553a:	605a      	str	r2, [r3, #4]
          Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SRC;
 801553c:	1dfb      	adds	r3, r7, #7
 801553e:	781a      	ldrb	r2, [r3, #0]
 8015540:	491b      	ldr	r1, [pc, #108]	@ (80155b0 <ManageStateDetached_DRP+0x1b8>)
 8015542:	0013      	movs	r3, r2
 8015544:	011b      	lsls	r3, r3, #4
 8015546:	1a9b      	subs	r3, r3, r2
 8015548:	009b      	lsls	r3, r3, #2
 801554a:	18cb      	adds	r3, r1, r3
 801554c:	3310      	adds	r3, #16
 801554e:	681b      	ldr	r3, [r3, #0]
 8015550:	781a      	ldrb	r2, [r3, #0]
 8015552:	2104      	movs	r1, #4
 8015554:	430a      	orrs	r2, r1
 8015556:	701a      	strb	r2, [r3, #0]
          Ports[PortNum].params->PE_DataRole = USBPD_PORTDATAROLE_DFP;
 8015558:	1dfb      	adds	r3, r7, #7
 801555a:	781a      	ldrb	r2, [r3, #0]
 801555c:	4914      	ldr	r1, [pc, #80]	@ (80155b0 <ManageStateDetached_DRP+0x1b8>)
 801555e:	0013      	movs	r3, r2
 8015560:	011b      	lsls	r3, r3, #4
 8015562:	1a9b      	subs	r3, r3, r2
 8015564:	009b      	lsls	r3, r3, #2
 8015566:	18cb      	adds	r3, r1, r3
 8015568:	3310      	adds	r3, #16
 801556a:	681b      	ldr	r3, [r3, #0]
 801556c:	781a      	ldrb	r2, [r3, #0]
 801556e:	2108      	movs	r1, #8
 8015570:	430a      	orrs	r2, r1
 8015572:	701a      	strb	r2, [r3, #0]
          _timing = Ports[PortNum].settings->CAD_SRCToggleTime;
 8015574:	1dfb      	adds	r3, r7, #7
 8015576:	781a      	ldrb	r2, [r3, #0]
 8015578:	490d      	ldr	r1, [pc, #52]	@ (80155b0 <ManageStateDetached_DRP+0x1b8>)
 801557a:	0013      	movs	r3, r2
 801557c:	011b      	lsls	r3, r3, #4
 801557e:	1a9b      	subs	r3, r3, r2
 8015580:	009b      	lsls	r3, r3, #2
 8015582:	18cb      	adds	r3, r1, r3
 8015584:	330c      	adds	r3, #12
 8015586:	681b      	ldr	r3, [r3, #0]
 8015588:	79db      	ldrb	r3, [r3, #7]
 801558a:	60fb      	str	r3, [r7, #12]
          USBPDM1_AssertRp(PortNum);
 801558c:	1dfb      	adds	r3, r7, #7
 801558e:	781b      	ldrb	r3, [r3, #0]
 8015590:	0018      	movs	r0, r3
 8015592:	f001 fd19 	bl	8016fc8 <USBPDM1_AssertRp>
        }
        break;
 8015596:	e003      	b.n	80155a0 <ManageStateDetached_DRP+0x1a8>
      default:
        break;
 8015598:	46c0      	nop			@ (mov r8, r8)
 801559a:	e002      	b.n	80155a2 <ManageStateDetached_DRP+0x1aa>
        break;
 801559c:	46c0      	nop			@ (mov r8, r8)
 801559e:	e000      	b.n	80155a2 <ManageStateDetached_DRP+0x1aa>
        break;
 80155a0:	46c0      	nop			@ (mov r8, r8)
    }
  }

  return _timing;
 80155a2:	68fb      	ldr	r3, [r7, #12]
}
 80155a4:	0018      	movs	r0, r3
 80155a6:	46bd      	mov	sp, r7
 80155a8:	b004      	add	sp, #16
 80155aa:	bd80      	pop	{r7, pc}
 80155ac:	20011b64 	.word	0x20011b64
 80155b0:	20011b98 	.word	0x20011b98

080155b4 <ManageStateAttachedWait_SRC>:
#endif /* _DRP */

#if defined(_DRP) || defined(_SRC)
static uint32_t ManageStateAttachedWait_SRC(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 80155b4:	b590      	push	{r4, r7, lr}
 80155b6:	b089      	sub	sp, #36	@ 0x24
 80155b8:	af00      	add	r7, sp, #0
 80155ba:	60b9      	str	r1, [r7, #8]
 80155bc:	607a      	str	r2, [r7, #4]
 80155be:	240f      	movs	r4, #15
 80155c0:	193b      	adds	r3, r7, r4
 80155c2:	1c02      	adds	r2, r0, #0
 80155c4:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 80155c6:	193b      	adds	r3, r7, r4
 80155c8:	781b      	ldrb	r3, [r3, #0]
 80155ca:	011a      	lsls	r2, r3, #4
 80155cc:	4b6f      	ldr	r3, [pc, #444]	@ (801578c <ManageStateAttachedWait_SRC+0x1d8>)
 80155ce:	18d3      	adds	r3, r2, r3
 80155d0:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = 2;
 80155d2:	2302      	movs	r3, #2
 80155d4:	61fb      	str	r3, [r7, #28]

  /* Evaluate elapsed time in Attach_Wait state */
  uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 80155d6:	f7f3 fab7 	bl	8008b48 <HAL_GetTick>
 80155da:	0002      	movs	r2, r0
 80155dc:	69bb      	ldr	r3, [r7, #24]
 80155de:	689b      	ldr	r3, [r3, #8]
 80155e0:	1ad3      	subs	r3, r2, r3
 80155e2:	617b      	str	r3, [r7, #20]
  CAD_Check_HW_SRC(PortNum);
 80155e4:	193b      	adds	r3, r7, r4
 80155e6:	781b      	ldrb	r3, [r3, #0]
 80155e8:	0018      	movs	r0, r3
 80155ea:	f7ff fdbd 	bl	8015168 <CAD_Check_HW_SRC>

  if ((_handle->CurrentHWcondition != HW_Detachment) && (_handle->CurrentHWcondition != HW_PwrCable_NoSink_Attachment))
 80155ee:	69bb      	ldr	r3, [r7, #24]
 80155f0:	781b      	ldrb	r3, [r3, #0]
 80155f2:	221c      	movs	r2, #28
 80155f4:	4013      	ands	r3, r2
 80155f6:	b2db      	uxtb	r3, r3
 80155f8:	2b00      	cmp	r3, #0
 80155fa:	d100      	bne.n	80155fe <ManageStateAttachedWait_SRC+0x4a>
 80155fc:	e094      	b.n	8015728 <ManageStateAttachedWait_SRC+0x174>
 80155fe:	69bb      	ldr	r3, [r7, #24]
 8015600:	781b      	ldrb	r3, [r3, #0]
 8015602:	221c      	movs	r2, #28
 8015604:	4013      	ands	r3, r2
 8015606:	b2db      	uxtb	r3, r3
 8015608:	2b08      	cmp	r3, #8
 801560a:	d100      	bne.n	801560e <ManageStateAttachedWait_SRC+0x5a>
 801560c:	e08c      	b.n	8015728 <ManageStateAttachedWait_SRC+0x174>
  {
    if (USBPD_FALSE == USBPD_PWR_IF_GetVBUSStatus(PortNum, USBPD_PWR_BELOWVSAFE0V))
 801560e:	193b      	adds	r3, r7, r4
 8015610:	781b      	ldrb	r3, [r3, #0]
 8015612:	2100      	movs	r1, #0
 8015614:	0018      	movs	r0, r3
 8015616:	f008 fa6b 	bl	801daf0 <USBPD_PWR_IF_GetVBUSStatus>
 801561a:	1e03      	subs	r3, r0, #0
 801561c:	d106      	bne.n	801562c <ManageStateAttachedWait_SRC+0x78>
    {
      /* reset the timing because VBUS threshold not yet reach */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 801561e:	f7f3 fa93 	bl	8008b48 <HAL_GetTick>
 8015622:	0002      	movs	r2, r0
 8015624:	69bb      	ldr	r3, [r7, #24]
 8015626:	609a      	str	r2, [r3, #8]
      return CAD_TCCDEBOUCE_THRESHOLD;
 8015628:	2378      	movs	r3, #120	@ 0x78
 801562a:	e0ab      	b.n	8015784 <ManageStateAttachedWait_SRC+0x1d0>
    }

    /* Check tCCDebounce */
    if (CAD_tDebounce > CAD_TCCDEBOUCE_THRESHOLD)
 801562c:	697b      	ldr	r3, [r7, #20]
 801562e:	2b78      	cmp	r3, #120	@ 0x78
 8015630:	d800      	bhi.n	8015634 <ManageStateAttachedWait_SRC+0x80>
 8015632:	e073      	b.n	801571c <ManageStateAttachedWait_SRC+0x168>
    {
      switch (_handle->CurrentHWcondition)
 8015634:	69bb      	ldr	r3, [r7, #24]
 8015636:	781b      	ldrb	r3, [r3, #0]
 8015638:	06db      	lsls	r3, r3, #27
 801563a:	0f5b      	lsrs	r3, r3, #29
 801563c:	b2db      	uxtb	r3, r3
 801563e:	2b03      	cmp	r3, #3
 8015640:	d026      	beq.n	8015690 <ManageStateAttachedWait_SRC+0xdc>
 8015642:	dc58      	bgt.n	80156f6 <ManageStateAttachedWait_SRC+0x142>
 8015644:	2b01      	cmp	r3, #1
 8015646:	d002      	beq.n	801564e <ManageStateAttachedWait_SRC+0x9a>
 8015648:	2b02      	cmp	r3, #2
 801564a:	d03a      	beq.n	80156c2 <ManageStateAttachedWait_SRC+0x10e>
 801564c:	e053      	b.n	80156f6 <ManageStateAttachedWait_SRC+0x142>
      {
        case HW_Attachment:
          HW_SignalAttachement(PortNum, _handle->cc);
 801564e:	69bb      	ldr	r3, [r7, #24]
 8015650:	781b      	ldrb	r3, [r3, #0]
 8015652:	079b      	lsls	r3, r3, #30
 8015654:	0f9b      	lsrs	r3, r3, #30
 8015656:	b2db      	uxtb	r3, r3
 8015658:	001a      	movs	r2, r3
 801565a:	230f      	movs	r3, #15
 801565c:	18fb      	adds	r3, r7, r3
 801565e:	781b      	ldrb	r3, [r3, #0]
 8015660:	0011      	movs	r1, r2
 8015662:	0018      	movs	r0, r3
 8015664:	f001 fec4 	bl	80173f0 <HW_SignalAttachement>
          _handle->cstate = USBPD_CAD_STATE_ATTACHED;
 8015668:	69bb      	ldr	r3, [r7, #24]
 801566a:	785a      	ldrb	r2, [r3, #1]
 801566c:	213e      	movs	r1, #62	@ 0x3e
 801566e:	438a      	bics	r2, r1
 8015670:	1c11      	adds	r1, r2, #0
 8015672:	2206      	movs	r2, #6
 8015674:	430a      	orrs	r2, r1
 8015676:	705a      	strb	r2, [r3, #1]
          *pEvent = USBPD_CAD_EVENT_ATTACHED;
 8015678:	68bb      	ldr	r3, [r7, #8]
 801567a:	2202      	movs	r2, #2
 801567c:	701a      	strb	r2, [r3, #0]
          *pCCXX = _handle->cc;
 801567e:	69bb      	ldr	r3, [r7, #24]
 8015680:	781b      	ldrb	r3, [r3, #0]
 8015682:	079b      	lsls	r3, r3, #30
 8015684:	0f9b      	lsrs	r3, r3, #30
 8015686:	b2db      	uxtb	r3, r3
 8015688:	001a      	movs	r2, r3
 801568a:	687b      	ldr	r3, [r7, #4]
 801568c:	601a      	str	r2, [r3, #0]
          break;
 801568e:	e03b      	b.n	8015708 <ManageStateAttachedWait_SRC+0x154>

        case HW_PwrCable_Sink_Attachment:
          HW_SignalAttachement(PortNum, _handle->cc);
 8015690:	69bb      	ldr	r3, [r7, #24]
 8015692:	781b      	ldrb	r3, [r3, #0]
 8015694:	079b      	lsls	r3, r3, #30
 8015696:	0f9b      	lsrs	r3, r3, #30
 8015698:	b2db      	uxtb	r3, r3
 801569a:	001a      	movs	r2, r3
 801569c:	230f      	movs	r3, #15
 801569e:	18fb      	adds	r3, r7, r3
 80156a0:	781b      	ldrb	r3, [r3, #0]
 80156a2:	0011      	movs	r1, r2
 80156a4:	0018      	movs	r0, r3
 80156a6:	f001 fea3 	bl	80173f0 <HW_SignalAttachement>
          _handle->cstate = USBPD_CAD_STATE_ATTEMC;
 80156aa:	69bb      	ldr	r3, [r7, #24]
 80156ac:	785a      	ldrb	r2, [r3, #1]
 80156ae:	213e      	movs	r1, #62	@ 0x3e
 80156b0:	438a      	bics	r2, r1
 80156b2:	1c11      	adds	r1, r2, #0
 80156b4:	220a      	movs	r2, #10
 80156b6:	430a      	orrs	r2, r1
 80156b8:	705a      	strb	r2, [r3, #1]
          *pEvent = USBPD_CAD_EVENT_ATTEMC;
 80156ba:	68bb      	ldr	r3, [r7, #8]
 80156bc:	2204      	movs	r2, #4
 80156be:	701a      	strb	r2, [r3, #0]
          break;
 80156c0:	e022      	b.n	8015708 <ManageStateAttachedWait_SRC+0x154>

        case HW_PwrCable_NoSink_Attachment:
          BSP_USBPD_PWR_VBUSDeInit(PortNum);
 80156c2:	230f      	movs	r3, #15
 80156c4:	18fb      	adds	r3, r7, r3
 80156c6:	781b      	ldrb	r3, [r3, #0]
 80156c8:	0018      	movs	r0, r3
 80156ca:	f008 fbba 	bl	801de42 <BSP_USBPD_PWR_VBUSDeInit>
          _handle->cstate = USBPD_CAD_STATE_EMC;
 80156ce:	69bb      	ldr	r3, [r7, #24]
 80156d0:	785a      	ldrb	r2, [r3, #1]
 80156d2:	213e      	movs	r1, #62	@ 0x3e
 80156d4:	438a      	bics	r2, r1
 80156d6:	1c11      	adds	r1, r2, #0
 80156d8:	2208      	movs	r2, #8
 80156da:	430a      	orrs	r2, r1
 80156dc:	705a      	strb	r2, [r3, #1]
          *pEvent = USBPD_CAD_EVENT_EMC;
 80156de:	68bb      	ldr	r3, [r7, #8]
 80156e0:	2203      	movs	r2, #3
 80156e2:	701a      	strb	r2, [r3, #0]
          *pCCXX = _handle->cc;
 80156e4:	69bb      	ldr	r3, [r7, #24]
 80156e6:	781b      	ldrb	r3, [r3, #0]
 80156e8:	079b      	lsls	r3, r3, #30
 80156ea:	0f9b      	lsrs	r3, r3, #30
 80156ec:	b2db      	uxtb	r3, r3
 80156ee:	001a      	movs	r2, r3
 80156f0:	687b      	ldr	r3, [r7, #4]
 80156f2:	601a      	str	r2, [r3, #0]
          break;
 80156f4:	e008      	b.n	8015708 <ManageStateAttachedWait_SRC+0x154>
#endif /* _ACCESSORY_SRC */

        case HW_Detachment:
        default:
#if !defined(_ACCESSORY_SRC)
          _handle->cstate             = USBPD_CAD_STATE_DETACH_SRC;
 80156f6:	69bb      	ldr	r3, [r7, #24]
 80156f8:	785a      	ldrb	r2, [r3, #1]
 80156fa:	213e      	movs	r1, #62	@ 0x3e
 80156fc:	438a      	bics	r2, r1
 80156fe:	1c11      	adds	r1, r2, #0
 8015700:	2216      	movs	r2, #22
 8015702:	430a      	orrs	r2, r1
 8015704:	705a      	strb	r2, [r3, #1]
#endif /* _ACCESSORY_SRC */
          break;
 8015706:	46c0      	nop			@ (mov r8, r8)
      } /* end of switch */
      *pCCXX = _handle->cc;
 8015708:	69bb      	ldr	r3, [r7, #24]
 801570a:	781b      	ldrb	r3, [r3, #0]
 801570c:	079b      	lsls	r3, r3, #30
 801570e:	0f9b      	lsrs	r3, r3, #30
 8015710:	b2db      	uxtb	r3, r3
 8015712:	001a      	movs	r2, r3
 8015714:	687b      	ldr	r3, [r7, #4]
 8015716:	601a      	str	r2, [r3, #0]
      _timing = 2;
 8015718:	2302      	movs	r3, #2
 801571a:	61fb      	str	r3, [r7, #28]
    }
    /* reset the flag for CAD_tDebounce */
    _handle->CAD_tDebounce_flag = USBPD_FALSE;
 801571c:	69bb      	ldr	r3, [r7, #24]
 801571e:	781a      	ldrb	r2, [r3, #0]
 8015720:	2120      	movs	r1, #32
 8015722:	438a      	bics	r2, r1
 8015724:	701a      	strb	r2, [r3, #0]
 8015726:	e02c      	b.n	8015782 <ManageStateAttachedWait_SRC+0x1ce>
  }
  else /* CAD_HW_Condition[PortNum] = HW_Detachment */
  {
    /* start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 8015728:	69bb      	ldr	r3, [r7, #24]
 801572a:	781b      	ldrb	r3, [r3, #0]
 801572c:	2220      	movs	r2, #32
 801572e:	4013      	ands	r3, r2
 8015730:	b2db      	uxtb	r3, r3
 8015732:	2b00      	cmp	r3, #0
 8015734:	d10c      	bne.n	8015750 <ManageStateAttachedWait_SRC+0x19c>
    {
      _handle->CAD_tDebounce_start  = HAL_GetTick();
 8015736:	f7f3 fa07 	bl	8008b48 <HAL_GetTick>
 801573a:	0002      	movs	r2, r0
 801573c:	69bb      	ldr	r3, [r7, #24]
 801573e:	609a      	str	r2, [r3, #8]
      _handle->CAD_tDebounce_flag   = USBPD_TRUE;
 8015740:	69bb      	ldr	r3, [r7, #24]
 8015742:	781a      	ldrb	r2, [r3, #0]
 8015744:	2120      	movs	r1, #32
 8015746:	430a      	orrs	r2, r1
 8015748:	701a      	strb	r2, [r3, #0]
      _timing                       = CAD_TSRCDISCONNECT_THRESHOLD;
 801574a:	2302      	movs	r3, #2
 801574c:	61fb      	str	r3, [r7, #28]
 801574e:	e018      	b.n	8015782 <ManageStateAttachedWait_SRC+0x1ce>
    }
    else /* CAD_tDebounce already running */
    {
      /* evaluate CAD_tDebounce */
      CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 8015750:	f7f3 f9fa 	bl	8008b48 <HAL_GetTick>
 8015754:	0002      	movs	r2, r0
 8015756:	69bb      	ldr	r3, [r7, #24]
 8015758:	689b      	ldr	r3, [r3, #8]
 801575a:	1ad3      	subs	r3, r2, r3
 801575c:	617b      	str	r3, [r7, #20]
      if (CAD_tDebounce > CAD_TSRCDISCONNECT_THRESHOLD)
 801575e:	697b      	ldr	r3, [r7, #20]
 8015760:	2b02      	cmp	r3, #2
 8015762:	d90e      	bls.n	8015782 <ManageStateAttachedWait_SRC+0x1ce>
      {
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 8015764:	69bb      	ldr	r3, [r7, #24]
 8015766:	781a      	ldrb	r2, [r3, #0]
 8015768:	2120      	movs	r1, #32
 801576a:	438a      	bics	r2, r1
 801576c:	701a      	strb	r2, [r3, #0]
        _handle->cstate             = USBPD_CAD_STATE_DETACH_SRC;
 801576e:	69bb      	ldr	r3, [r7, #24]
 8015770:	785a      	ldrb	r2, [r3, #1]
 8015772:	213e      	movs	r1, #62	@ 0x3e
 8015774:	438a      	bics	r2, r1
 8015776:	1c11      	adds	r1, r2, #0
 8015778:	2216      	movs	r2, #22
 801577a:	430a      	orrs	r2, r1
 801577c:	705a      	strb	r2, [r3, #1]
        _timing = 0;
 801577e:	2300      	movs	r3, #0
 8015780:	61fb      	str	r3, [r7, #28]
      }
    }
  }
  return _timing;
 8015782:	69fb      	ldr	r3, [r7, #28]
}
 8015784:	0018      	movs	r0, r3
 8015786:	46bd      	mov	sp, r7
 8015788:	b009      	add	sp, #36	@ 0x24
 801578a:	bd90      	pop	{r4, r7, pc}
 801578c:	20011b64 	.word	0x20011b64

08015790 <ManageStateEMC>:
#endif /* _DRP || _SRC || (_ACCESSORY && _SNK) */

#if defined(_DRP) || defined(_SRC)
static uint32_t ManageStateEMC(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 8015790:	b590      	push	{r4, r7, lr}
 8015792:	b087      	sub	sp, #28
 8015794:	af00      	add	r7, sp, #0
 8015796:	60b9      	str	r1, [r7, #8]
 8015798:	607a      	str	r2, [r7, #4]
 801579a:	210f      	movs	r1, #15
 801579c:	187b      	adds	r3, r7, r1
 801579e:	1c02      	adds	r2, r0, #0
 80157a0:	701a      	strb	r2, [r3, #0]
  uint32_t _timing = CAD_INFINITE_TIME;
 80157a2:	2301      	movs	r3, #1
 80157a4:	425b      	negs	r3, r3
 80157a6:	617b      	str	r3, [r7, #20]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 80157a8:	187b      	adds	r3, r7, r1
 80157aa:	781b      	ldrb	r3, [r3, #0]
 80157ac:	011a      	lsls	r2, r3, #4
 80157ae:	4b35      	ldr	r3, [pc, #212]	@ (8015884 <ManageStateEMC+0xf4>)
 80157b0:	18d3      	adds	r3, r2, r3
 80157b2:	613b      	str	r3, [r7, #16]

  CAD_Check_HW_SRC(PortNum);
 80157b4:	187b      	adds	r3, r7, r1
 80157b6:	781b      	ldrb	r3, [r3, #0]
 80157b8:	0018      	movs	r0, r3
 80157ba:	f7ff fcd5 	bl	8015168 <CAD_Check_HW_SRC>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  switch (_handle->CurrentHWcondition)
 80157be:	693b      	ldr	r3, [r7, #16]
 80157c0:	781b      	ldrb	r3, [r3, #0]
 80157c2:	06db      	lsls	r3, r3, #27
 80157c4:	0f5b      	lsrs	r3, r3, #29
 80157c6:	b2db      	uxtb	r3, r3
 80157c8:	2b03      	cmp	r3, #3
 80157ca:	d010      	beq.n	80157ee <ManageStateEMC+0x5e>
 80157cc:	dc26      	bgt.n	801581c <ManageStateEMC+0x8c>
 80157ce:	2b00      	cmp	r3, #0
 80157d0:	d002      	beq.n	80157d8 <ManageStateEMC+0x48>
 80157d2:	2b01      	cmp	r3, #1
 80157d4:	d00b      	beq.n	80157ee <ManageStateEMC+0x5e>
 80157d6:	e021      	b.n	801581c <ManageStateEMC+0x8c>
  {
    case HW_Detachment :
      _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 80157d8:	693b      	ldr	r3, [r7, #16]
 80157da:	785a      	ldrb	r2, [r3, #1]
 80157dc:	213e      	movs	r1, #62	@ 0x3e
 80157de:	438a      	bics	r2, r1
 80157e0:	1c11      	adds	r1, r2, #0
 80157e2:	2212      	movs	r2, #18
 80157e4:	430a      	orrs	r2, r1
 80157e6:	705a      	strb	r2, [r3, #1]
      _timing = 1;
 80157e8:	2301      	movs	r3, #1
 80157ea:	617b      	str	r3, [r7, #20]
      break;
 80157ec:	e045      	b.n	801587a <ManageStateEMC+0xea>
    case HW_PwrCable_Sink_Attachment:
    case HW_Attachment :
      _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 80157ee:	693b      	ldr	r3, [r7, #16]
 80157f0:	785a      	ldrb	r2, [r3, #1]
 80157f2:	213e      	movs	r1, #62	@ 0x3e
 80157f4:	438a      	bics	r2, r1
 80157f6:	1c11      	adds	r1, r2, #0
 80157f8:	2204      	movs	r2, #4
 80157fa:	430a      	orrs	r2, r1
 80157fc:	705a      	strb	r2, [r3, #1]
      _handle->CAD_tDebounce_start = HAL_GetTick() - 5u;  /* this is only to check cable presence */
 80157fe:	f7f3 f9a3 	bl	8008b48 <HAL_GetTick>
 8015802:	0003      	movs	r3, r0
 8015804:	1f5a      	subs	r2, r3, #5
 8015806:	693b      	ldr	r3, [r7, #16]
 8015808:	609a      	str	r2, [r3, #8]
      BSP_USBPD_PWR_VBUSInit(PortNum);
 801580a:	230f      	movs	r3, #15
 801580c:	18fb      	adds	r3, r7, r3
 801580e:	781b      	ldrb	r3, [r3, #0]
 8015810:	0018      	movs	r0, r3
 8015812:	f008 fb05 	bl	801de20 <BSP_USBPD_PWR_VBUSInit>
      _timing = 2;
 8015816:	2302      	movs	r3, #2
 8015818:	617b      	str	r3, [r7, #20]
      break;
 801581a:	e02e      	b.n	801587a <ManageStateEMC+0xea>
    case HW_PwrCable_NoSink_Attachment:
    default :
      /* nothing to do still the same status */
#if defined(_DRP)
      if (USBPD_TRUE == Ports[PortNum].settings->CAD_RoleToggle)
 801581c:	240f      	movs	r4, #15
 801581e:	193b      	adds	r3, r7, r4
 8015820:	781a      	ldrb	r2, [r3, #0]
 8015822:	4919      	ldr	r1, [pc, #100]	@ (8015888 <ManageStateEMC+0xf8>)
 8015824:	0013      	movs	r3, r2
 8015826:	011b      	lsls	r3, r3, #4
 8015828:	1a9b      	subs	r3, r3, r2
 801582a:	009b      	lsls	r3, r3, #2
 801582c:	18cb      	adds	r3, r1, r3
 801582e:	330c      	adds	r3, #12
 8015830:	681b      	ldr	r3, [r3, #0]
 8015832:	795b      	ldrb	r3, [r3, #5]
 8015834:	2220      	movs	r2, #32
 8015836:	4013      	ands	r3, r2
 8015838:	b2db      	uxtb	r3, r3
 801583a:	2b00      	cmp	r3, #0
 801583c:	d01c      	beq.n	8015878 <ManageStateEMC+0xe8>
      {
        if ((HAL_GetTick() - _handle->CAD_tToggle_start) > Ports[PortNum].settings->CAD_SRCToggleTime)
 801583e:	f7f3 f983 	bl	8008b48 <HAL_GetTick>
 8015842:	0002      	movs	r2, r0
 8015844:	693b      	ldr	r3, [r7, #16]
 8015846:	685b      	ldr	r3, [r3, #4]
 8015848:	1ad1      	subs	r1, r2, r3
 801584a:	193b      	adds	r3, r7, r4
 801584c:	781a      	ldrb	r2, [r3, #0]
 801584e:	480e      	ldr	r0, [pc, #56]	@ (8015888 <ManageStateEMC+0xf8>)
 8015850:	0013      	movs	r3, r2
 8015852:	011b      	lsls	r3, r3, #4
 8015854:	1a9b      	subs	r3, r3, r2
 8015856:	009b      	lsls	r3, r3, #2
 8015858:	18c3      	adds	r3, r0, r3
 801585a:	330c      	adds	r3, #12
 801585c:	681b      	ldr	r3, [r3, #0]
 801585e:	79db      	ldrb	r3, [r3, #7]
 8015860:	4299      	cmp	r1, r3
 8015862:	d907      	bls.n	8015874 <ManageStateEMC+0xe4>
        {
          _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 8015864:	693b      	ldr	r3, [r7, #16]
 8015866:	785a      	ldrb	r2, [r3, #1]
 8015868:	213e      	movs	r1, #62	@ 0x3e
 801586a:	438a      	bics	r2, r1
 801586c:	1c11      	adds	r1, r2, #0
 801586e:	2212      	movs	r2, #18
 8015870:	430a      	orrs	r2, r1
 8015872:	705a      	strb	r2, [r3, #1]
        }
        _timing = 0;
 8015874:	2300      	movs	r3, #0
 8015876:	617b      	str	r3, [r7, #20]
      }
#else
      _timing = 2;
#endif /* _DRP */
      break;
 8015878:	46c0      	nop			@ (mov r8, r8)
  }
  return _timing;
 801587a:	697b      	ldr	r3, [r7, #20]
}
 801587c:	0018      	movs	r0, r3
 801587e:	46bd      	mov	sp, r7
 8015880:	b007      	add	sp, #28
 8015882:	bd90      	pop	{r4, r7, pc}
 8015884:	20011b64 	.word	0x20011b64
 8015888:	20011b98 	.word	0x20011b98

0801588c <ManageStateAttached_DRP>:
#endif /* _DRP || _SRC */

#if defined(_DRP)
static uint32_t ManageStateAttached_DRP(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 801588c:	b580      	push	{r7, lr}
 801588e:	b086      	sub	sp, #24
 8015890:	af00      	add	r7, sp, #0
 8015892:	60b9      	str	r1, [r7, #8]
 8015894:	607a      	str	r2, [r7, #4]
 8015896:	210f      	movs	r1, #15
 8015898:	187b      	adds	r3, r7, r1
 801589a:	1c02      	adds	r2, r0, #0
 801589c:	701a      	strb	r2, [r3, #0]
  if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 801589e:	0008      	movs	r0, r1
 80158a0:	187b      	adds	r3, r7, r1
 80158a2:	781a      	ldrb	r2, [r3, #0]
 80158a4:	491e      	ldr	r1, [pc, #120]	@ (8015920 <ManageStateAttached_DRP+0x94>)
 80158a6:	0013      	movs	r3, r2
 80158a8:	011b      	lsls	r3, r3, #4
 80158aa:	1a9b      	subs	r3, r3, r2
 80158ac:	009b      	lsls	r3, r3, #2
 80158ae:	18cb      	adds	r3, r1, r3
 80158b0:	3310      	adds	r3, #16
 80158b2:	681b      	ldr	r3, [r3, #0]
 80158b4:	781b      	ldrb	r3, [r3, #0]
 80158b6:	2204      	movs	r2, #4
 80158b8:	4013      	ands	r3, r2
 80158ba:	b2db      	uxtb	r3, r3
 80158bc:	2b00      	cmp	r3, #0
 80158be:	d008      	beq.n	80158d2 <ManageStateAttached_DRP+0x46>
  {
    return ManageStateAttached_SRC(PortNum, pEvent, pCCXX);
 80158c0:	687a      	ldr	r2, [r7, #4]
 80158c2:	68b9      	ldr	r1, [r7, #8]
 80158c4:	183b      	adds	r3, r7, r0
 80158c6:	781b      	ldrb	r3, [r3, #0]
 80158c8:	0018      	movs	r0, r3
 80158ca:	f000 f85f 	bl	801598c <ManageStateAttached_SRC>
 80158ce:	0003      	movs	r3, r0
 80158d0:	e021      	b.n	8015916 <ManageStateAttached_DRP+0x8a>
  }
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 80158d2:	200f      	movs	r0, #15
 80158d4:	183b      	adds	r3, r7, r0
 80158d6:	781b      	ldrb	r3, [r3, #0]
 80158d8:	011a      	lsls	r2, r3, #4
 80158da:	4b12      	ldr	r3, [pc, #72]	@ (8015924 <ManageStateAttached_DRP+0x98>)
 80158dc:	18d3      	adds	r3, r2, r3
 80158de:	613b      	str	r3, [r7, #16]
  uint32_t _timing = ManageStateAttached_SNK(PortNum, pEvent, pCCXX);
 80158e0:	687a      	ldr	r2, [r7, #4]
 80158e2:	68b9      	ldr	r1, [r7, #8]
 80158e4:	183b      	adds	r3, r7, r0
 80158e6:	781b      	ldrb	r3, [r3, #0]
 80158e8:	0018      	movs	r0, r3
 80158ea:	f000 f98d 	bl	8015c08 <ManageStateAttached_SNK>
 80158ee:	0003      	movs	r3, r0
 80158f0:	617b      	str	r3, [r7, #20]

  /* Toggle management */
  if (_handle->CurrentHWcondition == HW_Detachment)
 80158f2:	693b      	ldr	r3, [r7, #16]
 80158f4:	781b      	ldrb	r3, [r3, #0]
 80158f6:	221c      	movs	r2, #28
 80158f8:	4013      	ands	r3, r2
 80158fa:	b2db      	uxtb	r3, r3
 80158fc:	2b00      	cmp	r3, #0
 80158fe:	d109      	bne.n	8015914 <ManageStateAttached_DRP+0x88>
  {
    _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SRC;
 8015900:	693b      	ldr	r3, [r7, #16]
 8015902:	785a      	ldrb	r2, [r3, #1]
 8015904:	213e      	movs	r1, #62	@ 0x3e
 8015906:	438a      	bics	r2, r1
 8015908:	1c11      	adds	r1, r2, #0
 801590a:	2210      	movs	r2, #16
 801590c:	430a      	orrs	r2, r1
 801590e:	705a      	strb	r2, [r3, #1]
    _timing = 0;
 8015910:	2300      	movs	r3, #0
 8015912:	617b      	str	r3, [r7, #20]
  }
  return _timing;
 8015914:	697b      	ldr	r3, [r7, #20]
}
 8015916:	0018      	movs	r0, r3
 8015918:	46bd      	mov	sp, r7
 801591a:	b006      	add	sp, #24
 801591c:	bd80      	pop	{r7, pc}
 801591e:	46c0      	nop			@ (mov r8, r8)
 8015920:	20011b98 	.word	0x20011b98
 8015924:	20011b64 	.word	0x20011b64

08015928 <ManageStateAttachedWait_DRP>:
#endif /* _DRP */

#if defined(_DRP) || (defined(_ACCESSORY) && defined(_SNK))
static uint32_t ManageStateAttachedWait_DRP(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 8015928:	b580      	push	{r7, lr}
 801592a:	b084      	sub	sp, #16
 801592c:	af00      	add	r7, sp, #0
 801592e:	60b9      	str	r1, [r7, #8]
 8015930:	607a      	str	r2, [r7, #4]
 8015932:	210f      	movs	r1, #15
 8015934:	187b      	adds	r3, r7, r1
 8015936:	1c02      	adds	r2, r0, #0
 8015938:	701a      	strb	r2, [r3, #0]
  if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 801593a:	0008      	movs	r0, r1
 801593c:	187b      	adds	r3, r7, r1
 801593e:	781a      	ldrb	r2, [r3, #0]
 8015940:	4911      	ldr	r1, [pc, #68]	@ (8015988 <ManageStateAttachedWait_DRP+0x60>)
 8015942:	0013      	movs	r3, r2
 8015944:	011b      	lsls	r3, r3, #4
 8015946:	1a9b      	subs	r3, r3, r2
 8015948:	009b      	lsls	r3, r3, #2
 801594a:	18cb      	adds	r3, r1, r3
 801594c:	3310      	adds	r3, #16
 801594e:	681b      	ldr	r3, [r3, #0]
 8015950:	781b      	ldrb	r3, [r3, #0]
 8015952:	2204      	movs	r2, #4
 8015954:	4013      	ands	r3, r2
 8015956:	b2db      	uxtb	r3, r3
 8015958:	2b00      	cmp	r3, #0
 801595a:	d008      	beq.n	801596e <ManageStateAttachedWait_DRP+0x46>
  {
    return ManageStateAttachedWait_SRC(PortNum, pEvent, pCCXX);
 801595c:	687a      	ldr	r2, [r7, #4]
 801595e:	68b9      	ldr	r1, [r7, #8]
 8015960:	183b      	adds	r3, r7, r0
 8015962:	781b      	ldrb	r3, [r3, #0]
 8015964:	0018      	movs	r0, r3
 8015966:	f7ff fe25 	bl	80155b4 <ManageStateAttachedWait_SRC>
 801596a:	0003      	movs	r3, r0
 801596c:	e008      	b.n	8015980 <ManageStateAttachedWait_DRP+0x58>
  }
  return ManageStateAttachedWait_SNK(PortNum, pEvent, pCCXX);
 801596e:	687a      	ldr	r2, [r7, #4]
 8015970:	68b9      	ldr	r1, [r7, #8]
 8015972:	230f      	movs	r3, #15
 8015974:	18fb      	adds	r3, r7, r3
 8015976:	781b      	ldrb	r3, [r3, #0]
 8015978:	0018      	movs	r0, r3
 801597a:	f000 f8b9 	bl	8015af0 <ManageStateAttachedWait_SNK>
 801597e:	0003      	movs	r3, r0
}
 8015980:	0018      	movs	r0, r3
 8015982:	46bd      	mov	sp, r7
 8015984:	b004      	add	sp, #16
 8015986:	bd80      	pop	{r7, pc}
 8015988:	20011b98 	.word	0x20011b98

0801598c <ManageStateAttached_SRC>:
#endif /* _DRP || (_ACCESSORY && _SNK) */

#if defined(_SRC) || defined(_DRP)
static uint32_t ManageStateAttached_SRC(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 801598c:	b590      	push	{r4, r7, lr}
 801598e:	b08b      	sub	sp, #44	@ 0x2c
 8015990:	af00      	add	r7, sp, #0
 8015992:	60b9      	str	r1, [r7, #8]
 8015994:	607a      	str	r2, [r7, #4]
 8015996:	210f      	movs	r1, #15
 8015998:	187b      	adds	r3, r7, r1
 801599a:	1c02      	adds	r2, r0, #0
 801599c:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 801599e:	0008      	movs	r0, r1
 80159a0:	183b      	adds	r3, r7, r0
 80159a2:	781b      	ldrb	r3, [r3, #0]
 80159a4:	011a      	lsls	r2, r3, #4
 80159a6:	4b50      	ldr	r3, [pc, #320]	@ (8015ae8 <ManageStateAttached_SRC+0x15c>)
 80159a8:	18d3      	adds	r3, r2, r3
 80159aa:	623b      	str	r3, [r7, #32]
  uint32_t _timing = CAD_DEFAULT_TIME;
 80159ac:	2302      	movs	r3, #2
 80159ae:	627b      	str	r3, [r7, #36]	@ 0x24

  uint32_t ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) :
 80159b0:	183b      	adds	r3, r7, r0
 80159b2:	781a      	ldrb	r2, [r3, #0]
 80159b4:	494d      	ldr	r1, [pc, #308]	@ (8015aec <ManageStateAttached_SRC+0x160>)
 80159b6:	0013      	movs	r3, r2
 80159b8:	011b      	lsls	r3, r3, #4
 80159ba:	1a9b      	subs	r3, r3, r2
 80159bc:	009b      	lsls	r3, r3, #2
 80159be:	18cb      	adds	r3, r1, r3
 80159c0:	3334      	adds	r3, #52	@ 0x34
 80159c2:	681b      	ldr	r3, [r3, #0]
 80159c4:	2b01      	cmp	r3, #1
 80159c6:	d10c      	bne.n	80159e2 <ManageStateAttached_SRC+0x56>
 80159c8:	183b      	adds	r3, r7, r0
 80159ca:	781a      	ldrb	r2, [r3, #0]
 80159cc:	4947      	ldr	r1, [pc, #284]	@ (8015aec <ManageStateAttached_SRC+0x160>)
 80159ce:	0013      	movs	r3, r2
 80159d0:	011b      	lsls	r3, r3, #4
 80159d2:	1a9b      	subs	r3, r3, r2
 80159d4:	009b      	lsls	r3, r3, #2
 80159d6:	585b      	ldr	r3, [r3, r1]
 80159d8:	695a      	ldr	r2, [r3, #20]
 80159da:	23c0      	movs	r3, #192	@ 0xc0
 80159dc:	029b      	lsls	r3, r3, #10
 80159de:	4013      	ands	r3, r2
 80159e0:	e00c      	b.n	80159fc <ManageStateAttached_SRC+0x70>
                  (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 80159e2:	230f      	movs	r3, #15
 80159e4:	18fb      	adds	r3, r7, r3
 80159e6:	781a      	ldrb	r2, [r3, #0]
 80159e8:	4940      	ldr	r1, [pc, #256]	@ (8015aec <ManageStateAttached_SRC+0x160>)
 80159ea:	0013      	movs	r3, r2
 80159ec:	011b      	lsls	r3, r3, #4
 80159ee:	1a9b      	subs	r3, r3, r2
 80159f0:	009b      	lsls	r3, r3, #2
 80159f2:	585b      	ldr	r3, [r3, r1]
 80159f4:	695a      	ldr	r2, [r3, #20]
  uint32_t ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) :
 80159f6:	23c0      	movs	r3, #192	@ 0xc0
 80159f8:	031b      	lsls	r3, r3, #12
 80159fa:	4013      	ands	r3, r2
 80159fc:	61fb      	str	r3, [r7, #28]
  uint32_t comp = (Ports[PortNum].CCx == CC1) ? LL_UCPD_SRC_CC1_VRD : LL_UCPD_SRC_CC2_VRD;
 80159fe:	230f      	movs	r3, #15
 8015a00:	18fb      	adds	r3, r7, r3
 8015a02:	781a      	ldrb	r2, [r3, #0]
 8015a04:	4939      	ldr	r1, [pc, #228]	@ (8015aec <ManageStateAttached_SRC+0x160>)
 8015a06:	0013      	movs	r3, r2
 8015a08:	011b      	lsls	r3, r3, #4
 8015a0a:	1a9b      	subs	r3, r3, r2
 8015a0c:	009b      	lsls	r3, r3, #2
 8015a0e:	18cb      	adds	r3, r1, r3
 8015a10:	3334      	adds	r3, #52	@ 0x34
 8015a12:	681b      	ldr	r3, [r3, #0]
 8015a14:	2b01      	cmp	r3, #1
 8015a16:	d102      	bne.n	8015a1e <ManageStateAttached_SRC+0x92>
 8015a18:	2380      	movs	r3, #128	@ 0x80
 8015a1a:	025b      	lsls	r3, r3, #9
 8015a1c:	e001      	b.n	8015a22 <ManageStateAttached_SRC+0x96>
 8015a1e:	2380      	movs	r3, #128	@ 0x80
 8015a20:	02db      	lsls	r3, r3, #11
 8015a22:	61bb      	str	r3, [r7, #24]

  /* Check if CC lines is opened or switch to debug accessory */
  if (comp != ccx)
 8015a24:	69ba      	ldr	r2, [r7, #24]
 8015a26:	69fb      	ldr	r3, [r7, #28]
 8015a28:	429a      	cmp	r2, r3
 8015a2a:	d04f      	beq.n	8015acc <ManageStateAttached_SRC+0x140>
  {
    /* start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 8015a2c:	6a3b      	ldr	r3, [r7, #32]
 8015a2e:	781b      	ldrb	r3, [r3, #0]
 8015a30:	2220      	movs	r2, #32
 8015a32:	4013      	ands	r3, r2
 8015a34:	b2db      	uxtb	r3, r3
 8015a36:	2b00      	cmp	r3, #0
 8015a38:	d10c      	bne.n	8015a54 <ManageStateAttached_SRC+0xc8>
    {
      _handle->CAD_tDebounce_flag   = USBPD_TRUE;
 8015a3a:	6a3b      	ldr	r3, [r7, #32]
 8015a3c:	781a      	ldrb	r2, [r3, #0]
 8015a3e:	2120      	movs	r1, #32
 8015a40:	430a      	orrs	r2, r1
 8015a42:	701a      	strb	r2, [r3, #0]
      _handle->CAD_tDebounce_start  = HAL_GetTick();
 8015a44:	f7f3 f880 	bl	8008b48 <HAL_GetTick>
 8015a48:	0002      	movs	r2, r0
 8015a4a:	6a3b      	ldr	r3, [r7, #32]
 8015a4c:	609a      	str	r2, [r3, #8]
      _timing                       = CAD_TSRCDISCONNECT_THRESHOLD;
 8015a4e:	2302      	movs	r3, #2
 8015a50:	627b      	str	r3, [r7, #36]	@ 0x24
 8015a52:	e043      	b.n	8015adc <ManageStateAttached_SRC+0x150>
    }
    else /* CAD_tDebounce already running */
    {
      /* evaluate CAD_tDebounce */
      uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 8015a54:	f7f3 f878 	bl	8008b48 <HAL_GetTick>
 8015a58:	0002      	movs	r2, r0
 8015a5a:	6a3b      	ldr	r3, [r7, #32]
 8015a5c:	689b      	ldr	r3, [r3, #8]
 8015a5e:	1ad3      	subs	r3, r2, r3
 8015a60:	617b      	str	r3, [r7, #20]
      if (CAD_tDebounce > CAD_TSRCDISCONNECT_THRESHOLD)
 8015a62:	697b      	ldr	r3, [r7, #20]
 8015a64:	2b02      	cmp	r3, #2
 8015a66:	d939      	bls.n	8015adc <ManageStateAttached_SRC+0x150>
      {
        HW_SignalDetachment(PortNum);
 8015a68:	240f      	movs	r4, #15
 8015a6a:	193b      	adds	r3, r7, r4
 8015a6c:	781b      	ldrb	r3, [r3, #0]
 8015a6e:	0018      	movs	r0, r3
 8015a70:	f001 fe20 	bl	80176b4 <HW_SignalDetachment>
#ifdef _DRP
        if (USBPD_TRUE == Ports[PortNum].settings->CAD_RoleToggle)
 8015a74:	0020      	movs	r0, r4
 8015a76:	183b      	adds	r3, r7, r0
 8015a78:	781a      	ldrb	r2, [r3, #0]
 8015a7a:	491c      	ldr	r1, [pc, #112]	@ (8015aec <ManageStateAttached_SRC+0x160>)
 8015a7c:	0013      	movs	r3, r2
 8015a7e:	011b      	lsls	r3, r3, #4
 8015a80:	1a9b      	subs	r3, r3, r2
 8015a82:	009b      	lsls	r3, r3, #2
 8015a84:	18cb      	adds	r3, r1, r3
 8015a86:	330c      	adds	r3, #12
 8015a88:	681b      	ldr	r3, [r3, #0]
 8015a8a:	795b      	ldrb	r3, [r3, #5]
 8015a8c:	2220      	movs	r2, #32
 8015a8e:	4013      	ands	r3, r2
 8015a90:	b2db      	uxtb	r3, r3
 8015a92:	2b00      	cmp	r3, #0
 8015a94:	d004      	beq.n	8015aa0 <ManageStateAttached_SRC+0x114>
        {
          USBPDM1_AssertRd(PortNum);
 8015a96:	183b      	adds	r3, r7, r0
 8015a98:	781b      	ldrb	r3, [r3, #0]
 8015a9a:	0018      	movs	r0, r3
 8015a9c:	f001 fb56 	bl	801714c <USBPDM1_AssertRd>
        }
#endif /* _DRP */
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 8015aa0:	6a3b      	ldr	r3, [r7, #32]
 8015aa2:	781a      	ldrb	r2, [r3, #0]
 8015aa4:	2120      	movs	r1, #32
 8015aa6:	438a      	bics	r2, r1
 8015aa8:	701a      	strb	r2, [r3, #0]
        /* move inside state DETACH to avoid wrong VCONN level*/
        _handle->cstate             = USBPD_CAD_STATE_DETACH_SRC;
 8015aaa:	6a3b      	ldr	r3, [r7, #32]
 8015aac:	785a      	ldrb	r2, [r3, #1]
 8015aae:	213e      	movs	r1, #62	@ 0x3e
 8015ab0:	438a      	bics	r2, r1
 8015ab2:	1c11      	adds	r1, r2, #0
 8015ab4:	2216      	movs	r2, #22
 8015ab6:	430a      	orrs	r2, r1
 8015ab8:	705a      	strb	r2, [r3, #1]
        *pEvent                     = USBPD_CAD_EVENT_DETACHED;
 8015aba:	68bb      	ldr	r3, [r7, #8]
 8015abc:	2201      	movs	r2, #1
 8015abe:	701a      	strb	r2, [r3, #0]
        *pCCXX                      = CCNONE;
 8015ac0:	687b      	ldr	r3, [r7, #4]
 8015ac2:	2200      	movs	r2, #0
 8015ac4:	601a      	str	r2, [r3, #0]
        _timing                     = 0;
 8015ac6:	2300      	movs	r3, #0
 8015ac8:	627b      	str	r3, [r7, #36]	@ 0x24
 8015aca:	e007      	b.n	8015adc <ManageStateAttached_SRC+0x150>
    }
  }
  else
  {
    /* Reset tPDDebounce flag*/
    _handle->CAD_tDebounce_flag   = USBPD_FALSE;
 8015acc:	6a3b      	ldr	r3, [r7, #32]
 8015ace:	781a      	ldrb	r2, [r3, #0]
 8015ad0:	2120      	movs	r1, #32
 8015ad2:	438a      	bics	r2, r1
 8015ad4:	701a      	strb	r2, [r3, #0]
    _timing = CAD_INFINITE_TIME;
 8015ad6:	2301      	movs	r3, #1
 8015ad8:	425b      	negs	r3, r3
 8015ada:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  return _timing;
 8015adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8015ade:	0018      	movs	r0, r3
 8015ae0:	46bd      	mov	sp, r7
 8015ae2:	b00b      	add	sp, #44	@ 0x2c
 8015ae4:	bd90      	pop	{r4, r7, pc}
 8015ae6:	46c0      	nop			@ (mov r8, r8)
 8015ae8:	20011b64 	.word	0x20011b64
 8015aec:	20011b98 	.word	0x20011b98

08015af0 <ManageStateAttachedWait_SNK>:
#endif /* _SRC || _DRP */

#if defined(_SNK) || defined(_DRP)
static uint32_t ManageStateAttachedWait_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 8015af0:	b590      	push	{r4, r7, lr}
 8015af2:	b089      	sub	sp, #36	@ 0x24
 8015af4:	af00      	add	r7, sp, #0
 8015af6:	60b9      	str	r1, [r7, #8]
 8015af8:	607a      	str	r2, [r7, #4]
 8015afa:	240f      	movs	r4, #15
 8015afc:	193b      	adds	r3, r7, r4
 8015afe:	1c02      	adds	r2, r0, #0
 8015b00:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8015b02:	193b      	adds	r3, r7, r4
 8015b04:	781b      	ldrb	r3, [r3, #0]
 8015b06:	011a      	lsls	r2, r3, #4
 8015b08:	4b3e      	ldr	r3, [pc, #248]	@ (8015c04 <ManageStateAttachedWait_SNK+0x114>)
 8015b0a:	18d3      	adds	r3, r2, r3
 8015b0c:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8015b0e:	2302      	movs	r3, #2
 8015b10:	61fb      	str	r3, [r7, #28]

  uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 8015b12:	f7f3 f819 	bl	8008b48 <HAL_GetTick>
 8015b16:	0002      	movs	r2, r0
 8015b18:	69bb      	ldr	r3, [r7, #24]
 8015b1a:	689b      	ldr	r3, [r3, #8]
 8015b1c:	1ad3      	subs	r3, r2, r3
 8015b1e:	617b      	str	r3, [r7, #20]
  CAD_Check_HW_SNK(PortNum);
 8015b20:	193b      	adds	r3, r7, r4
 8015b22:	781b      	ldrb	r3, [r3, #0]
 8015b24:	0018      	movs	r0, r3
 8015b26:	f7ff fa87 	bl	8015038 <CAD_Check_HW_SNK>
  if (_handle->CurrentHWcondition == HW_Attachment)
 8015b2a:	69bb      	ldr	r3, [r7, #24]
 8015b2c:	781b      	ldrb	r3, [r3, #0]
 8015b2e:	221c      	movs	r2, #28
 8015b30:	4013      	ands	r3, r2
 8015b32:	b2db      	uxtb	r3, r3
 8015b34:	2b04      	cmp	r3, #4
 8015b36:	d130      	bne.n	8015b9a <ManageStateAttachedWait_SNK+0xaa>
  {
    if (CAD_tDebounce > CAD_TCCDEBOUCE_THRESHOLD)
 8015b38:	697b      	ldr	r3, [r7, #20]
 8015b3a:	2b78      	cmp	r3, #120	@ 0x78
 8015b3c:	d927      	bls.n	8015b8e <ManageStateAttachedWait_SNK+0x9e>
    {
      if (USBPD_TRUE == USBPD_PWR_IF_GetVBUSStatus(PortNum, USBPD_PWR_VSAFE5V)) /* Check if Vbus is on */
 8015b3e:	193b      	adds	r3, r7, r4
 8015b40:	781b      	ldrb	r3, [r3, #0]
 8015b42:	2101      	movs	r1, #1
 8015b44:	0018      	movs	r0, r3
 8015b46:	f007 ffd3 	bl	801daf0 <USBPD_PWR_IF_GetVBUSStatus>
 8015b4a:	0003      	movs	r3, r0
 8015b4c:	2b01      	cmp	r3, #1
 8015b4e:	d11e      	bne.n	8015b8e <ManageStateAttachedWait_SNK+0x9e>
      {
        HW_SignalAttachement(PortNum, _handle->cc);
 8015b50:	69bb      	ldr	r3, [r7, #24]
 8015b52:	781b      	ldrb	r3, [r3, #0]
 8015b54:	079b      	lsls	r3, r3, #30
 8015b56:	0f9b      	lsrs	r3, r3, #30
 8015b58:	b2db      	uxtb	r3, r3
 8015b5a:	001a      	movs	r2, r3
 8015b5c:	193b      	adds	r3, r7, r4
 8015b5e:	781b      	ldrb	r3, [r3, #0]
 8015b60:	0011      	movs	r1, r2
 8015b62:	0018      	movs	r0, r3
 8015b64:	f001 fc44 	bl	80173f0 <HW_SignalAttachement>
        _handle->cstate = USBPD_CAD_STATE_ATTACHED;
 8015b68:	69bb      	ldr	r3, [r7, #24]
 8015b6a:	785a      	ldrb	r2, [r3, #1]
 8015b6c:	213e      	movs	r1, #62	@ 0x3e
 8015b6e:	438a      	bics	r2, r1
 8015b70:	1c11      	adds	r1, r2, #0
 8015b72:	2206      	movs	r2, #6
 8015b74:	430a      	orrs	r2, r1
 8015b76:	705a      	strb	r2, [r3, #1]
        *pEvent = USBPD_CAD_EVENT_ATTACHED;
 8015b78:	68bb      	ldr	r3, [r7, #8]
 8015b7a:	2202      	movs	r2, #2
 8015b7c:	701a      	strb	r2, [r3, #0]
        *pCCXX = _handle->cc;
 8015b7e:	69bb      	ldr	r3, [r7, #24]
 8015b80:	781b      	ldrb	r3, [r3, #0]
 8015b82:	079b      	lsls	r3, r3, #30
 8015b84:	0f9b      	lsrs	r3, r3, #30
 8015b86:	b2db      	uxtb	r3, r3
 8015b88:	001a      	movs	r2, r3
 8015b8a:	687b      	ldr	r3, [r7, #4]
 8015b8c:	601a      	str	r2, [r3, #0]
      }
    }
    _handle->CAD_tDebounce_flag = USBPD_FALSE;
 8015b8e:	69bb      	ldr	r3, [r7, #24]
 8015b90:	781a      	ldrb	r2, [r3, #0]
 8015b92:	2120      	movs	r1, #32
 8015b94:	438a      	bics	r2, r1
 8015b96:	701a      	strb	r2, [r3, #0]
 8015b98:	e02e      	b.n	8015bf8 <ManageStateAttachedWait_SNK+0x108>
  }
  else
  {
    /* start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 8015b9a:	69bb      	ldr	r3, [r7, #24]
 8015b9c:	781b      	ldrb	r3, [r3, #0]
 8015b9e:	2220      	movs	r2, #32
 8015ba0:	4013      	ands	r3, r2
 8015ba2:	b2db      	uxtb	r3, r3
 8015ba4:	2b00      	cmp	r3, #0
 8015ba6:	d10c      	bne.n	8015bc2 <ManageStateAttachedWait_SNK+0xd2>
    {
      _handle->CAD_tDebounce_start = HAL_GetTick();
 8015ba8:	f7f2 ffce 	bl	8008b48 <HAL_GetTick>
 8015bac:	0002      	movs	r2, r0
 8015bae:	69bb      	ldr	r3, [r7, #24]
 8015bb0:	609a      	str	r2, [r3, #8]
      _handle->CAD_tDebounce_flag = USBPD_TRUE;
 8015bb2:	69bb      	ldr	r3, [r7, #24]
 8015bb4:	781a      	ldrb	r2, [r3, #0]
 8015bb6:	2120      	movs	r1, #32
 8015bb8:	430a      	orrs	r2, r1
 8015bba:	701a      	strb	r2, [r3, #0]
      _timing = CAD_TPDDEBOUCE_THRESHOLD;
 8015bbc:	230c      	movs	r3, #12
 8015bbe:	61fb      	str	r3, [r7, #28]
 8015bc0:	e01a      	b.n	8015bf8 <ManageStateAttachedWait_SNK+0x108>
    }
    else /* CAD_tDebounce already running */
    {
      /* evaluate CAD_tDebounce */
      if ((HAL_GetTick() - _handle->CAD_tDebounce_start > CAD_TPDDEBOUCE_THRESHOLD))
 8015bc2:	f7f2 ffc1 	bl	8008b48 <HAL_GetTick>
 8015bc6:	0002      	movs	r2, r0
 8015bc8:	69bb      	ldr	r3, [r7, #24]
 8015bca:	689b      	ldr	r3, [r3, #8]
 8015bcc:	1ad3      	subs	r3, r2, r3
 8015bce:	2b0c      	cmp	r3, #12
 8015bd0:	d912      	bls.n	8015bf8 <ManageStateAttachedWait_SNK+0x108>
      {
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 8015bd2:	69bb      	ldr	r3, [r7, #24]
 8015bd4:	781a      	ldrb	r2, [r3, #0]
 8015bd6:	2120      	movs	r1, #32
 8015bd8:	438a      	bics	r2, r1
 8015bda:	701a      	strb	r2, [r3, #0]
        _handle->cstate             = USBPD_CAD_STATE_DETACHED;
 8015bdc:	69bb      	ldr	r3, [r7, #24]
 8015bde:	785a      	ldrb	r2, [r3, #1]
 8015be0:	213e      	movs	r1, #62	@ 0x3e
 8015be2:	438a      	bics	r2, r1
 8015be4:	1c11      	adds	r1, r2, #0
 8015be6:	2202      	movs	r2, #2
 8015be8:	430a      	orrs	r2, r1
 8015bea:	705a      	strb	r2, [r3, #1]
        BSP_USBPD_PWR_VBUSDeInit(PortNum);
 8015bec:	230f      	movs	r3, #15
 8015bee:	18fb      	adds	r3, r7, r3
 8015bf0:	781b      	ldrb	r3, [r3, #0]
 8015bf2:	0018      	movs	r0, r3
 8015bf4:	f008 f925 	bl	801de42 <BSP_USBPD_PWR_VBUSDeInit>
        }
#endif /* _ACCESSORY_SNK */
      }
    }
  }
  return _timing;
 8015bf8:	69fb      	ldr	r3, [r7, #28]
}
 8015bfa:	0018      	movs	r0, r3
 8015bfc:	46bd      	mov	sp, r7
 8015bfe:	b009      	add	sp, #36	@ 0x24
 8015c00:	bd90      	pop	{r4, r7, pc}
 8015c02:	46c0      	nop			@ (mov r8, r8)
 8015c04:	20011b64 	.word	0x20011b64

08015c08 <ManageStateAttached_SNK>:

static uint32_t ManageStateAttached_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 8015c08:	b590      	push	{r4, r7, lr}
 8015c0a:	b089      	sub	sp, #36	@ 0x24
 8015c0c:	af00      	add	r7, sp, #0
 8015c0e:	60b9      	str	r1, [r7, #8]
 8015c10:	607a      	str	r2, [r7, #4]
 8015c12:	210f      	movs	r1, #15
 8015c14:	187b      	adds	r3, r7, r1
 8015c16:	1c02      	adds	r2, r0, #0
 8015c18:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8015c1a:	0008      	movs	r0, r1
 8015c1c:	183b      	adds	r3, r7, r0
 8015c1e:	781b      	ldrb	r3, [r3, #0]
 8015c20:	011a      	lsls	r2, r3, #4
 8015c22:	4b2f      	ldr	r3, [pc, #188]	@ (8015ce0 <ManageStateAttached_SNK+0xd8>)
 8015c24:	18d3      	adds	r3, r2, r3
 8015c26:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8015c28:	2302      	movs	r3, #2
 8015c2a:	61fb      	str	r3, [r7, #28]

  uint32_t ccx;
  uint32_t comp = (Ports[PortNum].CCx == CC1) ? LL_UCPD_SNK_CC1_VOPEN : LL_UCPD_SNK_CC2_VOPEN;
 8015c2c:	2300      	movs	r3, #0
 8015c2e:	617b      	str	r3, [r7, #20]
  {
    __DSB();
  };
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 8015c30:	183b      	adds	r3, r7, r0
 8015c32:	781a      	ldrb	r2, [r3, #0]
 8015c34:	492b      	ldr	r1, [pc, #172]	@ (8015ce4 <ManageStateAttached_SNK+0xdc>)
 8015c36:	0013      	movs	r3, r2
 8015c38:	011b      	lsls	r3, r3, #4
 8015c3a:	1a9b      	subs	r3, r3, r2
 8015c3c:	009b      	lsls	r3, r3, #2
 8015c3e:	18cb      	adds	r3, r1, r3
 8015c40:	3334      	adds	r3, #52	@ 0x34
 8015c42:	681b      	ldr	r3, [r3, #0]
         : (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 8015c44:	2b01      	cmp	r3, #1
 8015c46:	d10c      	bne.n	8015c62 <ManageStateAttached_SNK+0x5a>
  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 8015c48:	183b      	adds	r3, r7, r0
 8015c4a:	781a      	ldrb	r2, [r3, #0]
 8015c4c:	4925      	ldr	r1, [pc, #148]	@ (8015ce4 <ManageStateAttached_SNK+0xdc>)
 8015c4e:	0013      	movs	r3, r2
 8015c50:	011b      	lsls	r3, r3, #4
 8015c52:	1a9b      	subs	r3, r3, r2
 8015c54:	009b      	lsls	r3, r3, #2
 8015c56:	585b      	ldr	r3, [r3, r1]
 8015c58:	695a      	ldr	r2, [r3, #20]
         : (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 8015c5a:	23c0      	movs	r3, #192	@ 0xc0
 8015c5c:	029b      	lsls	r3, r3, #10
 8015c5e:	4013      	ands	r3, r2
 8015c60:	e00c      	b.n	8015c7c <ManageStateAttached_SNK+0x74>
 8015c62:	230f      	movs	r3, #15
 8015c64:	18fb      	adds	r3, r7, r3
 8015c66:	781a      	ldrb	r2, [r3, #0]
 8015c68:	491e      	ldr	r1, [pc, #120]	@ (8015ce4 <ManageStateAttached_SNK+0xdc>)
 8015c6a:	0013      	movs	r3, r2
 8015c6c:	011b      	lsls	r3, r3, #4
 8015c6e:	1a9b      	subs	r3, r3, r2
 8015c70:	009b      	lsls	r3, r3, #2
 8015c72:	585b      	ldr	r3, [r3, r1]
 8015c74:	695a      	ldr	r2, [r3, #20]
 8015c76:	23c0      	movs	r3, #192	@ 0xc0
 8015c78:	031b      	lsls	r3, r3, #12
 8015c7a:	4013      	ands	r3, r2
  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 8015c7c:	613b      	str	r3, [r7, #16]
  if ((USBPD_TRUE == USBPD_PWR_IF_GetVBUSStatus(PortNum,
 8015c7e:	240f      	movs	r4, #15
 8015c80:	193b      	adds	r3, r7, r4
 8015c82:	781b      	ldrb	r3, [r3, #0]
 8015c84:	2102      	movs	r1, #2
 8015c86:	0018      	movs	r0, r3
 8015c88:	f007 ff32 	bl	801daf0 <USBPD_PWR_IF_GetVBUSStatus>
 8015c8c:	0003      	movs	r3, r0
 8015c8e:	2b01      	cmp	r3, #1
 8015c90:	d11e      	bne.n	8015cd0 <ManageStateAttached_SNK+0xc8>
                                                USBPD_PWR_SNKDETACH)) /* Check if Vbus is below disconnect threshold */
      &&
 8015c92:	697a      	ldr	r2, [r7, #20]
 8015c94:	693b      	ldr	r3, [r7, #16]
 8015c96:	429a      	cmp	r2, r3
 8015c98:	d11a      	bne.n	8015cd0 <ManageStateAttached_SNK+0xc8>
      (comp == ccx)                                                   /* Confirm that there is no RP */
     )
  {
    HW_SignalDetachment(PortNum);
 8015c9a:	193b      	adds	r3, r7, r4
 8015c9c:	781b      	ldrb	r3, [r3, #0]
 8015c9e:	0018      	movs	r0, r3
 8015ca0:	f001 fd08 	bl	80176b4 <HW_SignalDetachment>
    /* Restart the toggle time */
    _handle->CurrentHWcondition = HW_Detachment;
 8015ca4:	69bb      	ldr	r3, [r7, #24]
 8015ca6:	781a      	ldrb	r2, [r3, #0]
 8015ca8:	211c      	movs	r1, #28
 8015caa:	438a      	bics	r2, r1
 8015cac:	701a      	strb	r2, [r3, #0]
    _handle->cstate             = USBPD_CAD_STATE_DETACHED;
 8015cae:	69bb      	ldr	r3, [r7, #24]
 8015cb0:	785a      	ldrb	r2, [r3, #1]
 8015cb2:	213e      	movs	r1, #62	@ 0x3e
 8015cb4:	438a      	bics	r2, r1
 8015cb6:	1c11      	adds	r1, r2, #0
 8015cb8:	2202      	movs	r2, #2
 8015cba:	430a      	orrs	r2, r1
 8015cbc:	705a      	strb	r2, [r3, #1]
    if (USBPD_TRUE ==  _handle->CAD_Accessory_SNK)
    {
      _handle->CAD_tToggle_start = HAL_GetTick();
    }
#endif /* _ACCESSORY_SNK */
    *pEvent = USBPD_CAD_EVENT_DETACHED;
 8015cbe:	68bb      	ldr	r3, [r7, #8]
 8015cc0:	2201      	movs	r2, #1
 8015cc2:	701a      	strb	r2, [r3, #0]
    *pCCXX = CCNONE;
 8015cc4:	687b      	ldr	r3, [r7, #4]
 8015cc6:	2200      	movs	r2, #0
 8015cc8:	601a      	str	r2, [r3, #0]
    _timing = 0;
 8015cca:	2300      	movs	r3, #0
 8015ccc:	61fb      	str	r3, [r7, #28]
 8015cce:	e001      	b.n	8015cd4 <ManageStateAttached_SNK+0xcc>
  }
  else
  {
    _timing = CAD_VBUS_POLLING_TIME;
 8015cd0:	230a      	movs	r3, #10
 8015cd2:	61fb      	str	r3, [r7, #28]
#if defined(_LOW_POWER) || defined(USBPDM1_VCC_FEATURE_ENABLED)
  /* Disable type C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  return _timing;
 8015cd4:	69fb      	ldr	r3, [r7, #28]
}
 8015cd6:	0018      	movs	r0, r3
 8015cd8:	46bd      	mov	sp, r7
 8015cda:	b009      	add	sp, #36	@ 0x24
 8015cdc:	bd90      	pop	{r4, r7, pc}
 8015cde:	46c0      	nop			@ (mov r8, r8)
 8015ce0:	20011b64 	.word	0x20011b64
 8015ce4:	20011b98 	.word	0x20011b98

08015ce8 <LL_AHB1_GRP1_EnableClock>:
{
 8015ce8:	b580      	push	{r7, lr}
 8015cea:	b084      	sub	sp, #16
 8015cec:	af00      	add	r7, sp, #0
 8015cee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8015cf0:	4b07      	ldr	r3, [pc, #28]	@ (8015d10 <LL_AHB1_GRP1_EnableClock+0x28>)
 8015cf2:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8015cf4:	4b06      	ldr	r3, [pc, #24]	@ (8015d10 <LL_AHB1_GRP1_EnableClock+0x28>)
 8015cf6:	687a      	ldr	r2, [r7, #4]
 8015cf8:	430a      	orrs	r2, r1
 8015cfa:	639a      	str	r2, [r3, #56]	@ 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8015cfc:	4b04      	ldr	r3, [pc, #16]	@ (8015d10 <LL_AHB1_GRP1_EnableClock+0x28>)
 8015cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015d00:	687a      	ldr	r2, [r7, #4]
 8015d02:	4013      	ands	r3, r2
 8015d04:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8015d06:	68fb      	ldr	r3, [r7, #12]
}
 8015d08:	46c0      	nop			@ (mov r8, r8)
 8015d0a:	46bd      	mov	sp, r7
 8015d0c:	b004      	add	sp, #16
 8015d0e:	bd80      	pop	{r7, pc}
 8015d10:	40021000 	.word	0x40021000

08015d14 <USBPD_HW_GetUSPDInstance>:
/* Variable containing ADC conversions results */
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

UCPD_TypeDef *USBPD_HW_GetUSPDInstance(uint8_t PortNum)
{
 8015d14:	b580      	push	{r7, lr}
 8015d16:	b082      	sub	sp, #8
 8015d18:	af00      	add	r7, sp, #0
 8015d1a:	0002      	movs	r2, r0
 8015d1c:	1dfb      	adds	r3, r7, #7
 8015d1e:	701a      	strb	r2, [r3, #0]
#if defined(UCPD_INSTANCE0) && defined(UCPD_INSTANCE1)
  return PortNum == 0u ? UCPD_INSTANCE0 : UCPD_INSTANCE1;
 8015d20:	1dfb      	adds	r3, r7, #7
 8015d22:	781b      	ldrb	r3, [r3, #0]
 8015d24:	2b00      	cmp	r3, #0
 8015d26:	d101      	bne.n	8015d2c <USBPD_HW_GetUSPDInstance+0x18>
 8015d28:	4b03      	ldr	r3, [pc, #12]	@ (8015d38 <USBPD_HW_GetUSPDInstance+0x24>)
 8015d2a:	e000      	b.n	8015d2e <USBPD_HW_GetUSPDInstance+0x1a>
 8015d2c:	4b03      	ldr	r3, [pc, #12]	@ (8015d3c <USBPD_HW_GetUSPDInstance+0x28>)
#else
  return UCPD_INSTANCE0;
#endif /* UCPD_INSTANCE0 && UCPD_INSTANCE1 */
}
 8015d2e:	0018      	movs	r0, r3
 8015d30:	46bd      	mov	sp, r7
 8015d32:	b002      	add	sp, #8
 8015d34:	bd80      	pop	{r7, pc}
 8015d36:	46c0      	nop			@ (mov r8, r8)
 8015d38:	4000a000 	.word	0x4000a000
 8015d3c:	4000a400 	.word	0x4000a400

08015d40 <USBPD_HW_Init_DMARxInstance>:

DMA_Channel_TypeDef *USBPD_HW_Init_DMARxInstance(uint8_t PortNum)
{
 8015d40:	b590      	push	{r4, r7, lr}
 8015d42:	b08f      	sub	sp, #60	@ 0x3c
 8015d44:	af00      	add	r7, sp, #0
 8015d46:	0002      	movs	r2, r0
 8015d48:	1dfb      	adds	r3, r7, #7
 8015d4a:	701a      	strb	r2, [r3, #0]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 8015d4c:	240c      	movs	r4, #12
 8015d4e:	193b      	adds	r3, r7, r4
 8015d50:	0018      	movs	r0, r3
 8015d52:	f7f7 fd83 	bl	800d85c <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 8015d56:	0021      	movs	r1, r4
 8015d58:	187b      	adds	r3, r7, r1
 8015d5a:	2200      	movs	r2, #0
 8015d5c:	609a      	str	r2, [r3, #8]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 8015d5e:	187b      	adds	r3, r7, r1
 8015d60:	2200      	movs	r2, #0
 8015d62:	60da      	str	r2, [r3, #12]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 8015d64:	187b      	adds	r3, r7, r1
 8015d66:	2200      	movs	r2, #0
 8015d68:	611a      	str	r2, [r3, #16]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 8015d6a:	187b      	adds	r3, r7, r1
 8015d6c:	2280      	movs	r2, #128	@ 0x80
 8015d6e:	615a      	str	r2, [r3, #20]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 8015d70:	187b      	adds	r3, r7, r1
 8015d72:	2200      	movs	r2, #0
 8015d74:	619a      	str	r2, [r3, #24]
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 8015d76:	187b      	adds	r3, r7, r1
 8015d78:	2200      	movs	r2, #0
 8015d7a:	61da      	str	r2, [r3, #28]
  DMA_InitStruct.NbData = 0;
 8015d7c:	187b      	adds	r3, r7, r1
 8015d7e:	2200      	movs	r2, #0
 8015d80:	621a      	str	r2, [r3, #32]
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 8015d82:	187b      	adds	r3, r7, r1
 8015d84:	2200      	movs	r2, #0
 8015d86:	605a      	str	r2, [r3, #4]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 8015d88:	187b      	adds	r3, r7, r1
 8015d8a:	2200      	movs	r2, #0
 8015d8c:	601a      	str	r2, [r3, #0]
  DMA_InitStruct.Priority = LL_DMA_PRIORITY_HIGH;
 8015d8e:	187b      	adds	r3, r7, r1
 8015d90:	2280      	movs	r2, #128	@ 0x80
 8015d92:	0192      	lsls	r2, r2, #6
 8015d94:	629a      	str	r2, [r3, #40]	@ 0x28

  switch (PortNum)
 8015d96:	1dfb      	adds	r3, r7, #7
 8015d98:	781b      	ldrb	r3, [r3, #0]
 8015d9a:	2b00      	cmp	r3, #0
 8015d9c:	d002      	beq.n	8015da4 <USBPD_HW_Init_DMARxInstance+0x64>
 8015d9e:	2b01      	cmp	r3, #1
 8015da0:	d00e      	beq.n	8015dc0 <USBPD_HW_Init_DMARxInstance+0x80>

      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_RX, UCPDDMA_INSTANCE1_LL_CHANNEL_RX, &DMA_InitStruct);
      break;
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 8015da2:	e01b      	b.n	8015ddc <USBPD_HW_Init_DMARxInstance+0x9c>
      UCPDDMA_INSTANCE0_CLOCKENABLE_RX;
 8015da4:	2001      	movs	r0, #1
 8015da6:	f7ff ff9f 	bl	8015ce8 <LL_AHB1_GRP1_EnableClock>
      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_RX;
 8015daa:	210c      	movs	r1, #12
 8015dac:	187b      	adds	r3, r7, r1
 8015dae:	223a      	movs	r2, #58	@ 0x3a
 8015db0:	625a      	str	r2, [r3, #36]	@ 0x24
      (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_RX, UCPDDMA_INSTANCE0_LL_CHANNEL_RX, &DMA_InitStruct);
 8015db2:	187b      	adds	r3, r7, r1
 8015db4:	480f      	ldr	r0, [pc, #60]	@ (8015df4 <USBPD_HW_Init_DMARxInstance+0xb4>)
 8015db6:	001a      	movs	r2, r3
 8015db8:	2100      	movs	r1, #0
 8015dba:	f7f7 fd0f 	bl	800d7dc <LL_DMA_Init>
      break;
 8015dbe:	e00d      	b.n	8015ddc <USBPD_HW_Init_DMARxInstance+0x9c>
      UCPDDMA_INSTANCE1_CLOCKENABLE_RX;
 8015dc0:	2001      	movs	r0, #1
 8015dc2:	f7ff ff91 	bl	8015ce8 <LL_AHB1_GRP1_EnableClock>
      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE1_REQUEST_RX;
 8015dc6:	210c      	movs	r1, #12
 8015dc8:	187b      	adds	r3, r7, r1
 8015dca:	223c      	movs	r2, #60	@ 0x3c
 8015dcc:	625a      	str	r2, [r3, #36]	@ 0x24
      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_RX, UCPDDMA_INSTANCE1_LL_CHANNEL_RX, &DMA_InitStruct);
 8015dce:	187b      	adds	r3, r7, r1
 8015dd0:	4808      	ldr	r0, [pc, #32]	@ (8015df4 <USBPD_HW_Init_DMARxInstance+0xb4>)
 8015dd2:	001a      	movs	r2, r3
 8015dd4:	2102      	movs	r1, #2
 8015dd6:	f7f7 fd01 	bl	800d7dc <LL_DMA_Init>
      break;
 8015dda:	46c0      	nop			@ (mov r8, r8)
  }

#if defined(UCPD_INSTANCE1)
  return (PortNum == 0u) ? UCPDDMA_INSTANCE0_CHANNEL_RX : UCPDDMA_INSTANCE1_CHANNEL_RX;
 8015ddc:	1dfb      	adds	r3, r7, #7
 8015dde:	781b      	ldrb	r3, [r3, #0]
 8015de0:	2b00      	cmp	r3, #0
 8015de2:	d101      	bne.n	8015de8 <USBPD_HW_Init_DMARxInstance+0xa8>
 8015de4:	4b04      	ldr	r3, [pc, #16]	@ (8015df8 <USBPD_HW_Init_DMARxInstance+0xb8>)
 8015de6:	e000      	b.n	8015dea <USBPD_HW_Init_DMARxInstance+0xaa>
 8015de8:	4b04      	ldr	r3, [pc, #16]	@ (8015dfc <USBPD_HW_Init_DMARxInstance+0xbc>)
#else
  return UCPDDMA_INSTANCE0_CHANNEL_RX;
#endif /* UCPD_INSTANCE1 */
}
 8015dea:	0018      	movs	r0, r3
 8015dec:	46bd      	mov	sp, r7
 8015dee:	b00f      	add	sp, #60	@ 0x3c
 8015df0:	bd90      	pop	{r4, r7, pc}
 8015df2:	46c0      	nop			@ (mov r8, r8)
 8015df4:	40020000 	.word	0x40020000
 8015df8:	40020008 	.word	0x40020008
 8015dfc:	40020030 	.word	0x40020030

08015e00 <USBPD_HW_DeInit_DMARxInstance>:

void USBPD_HW_DeInit_DMARxInstance(uint8_t PortNum)
{
 8015e00:	b580      	push	{r7, lr}
 8015e02:	b082      	sub	sp, #8
 8015e04:	af00      	add	r7, sp, #0
 8015e06:	0002      	movs	r2, r0
 8015e08:	1dfb      	adds	r3, r7, #7
 8015e0a:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
}
 8015e0c:	46c0      	nop			@ (mov r8, r8)
 8015e0e:	46bd      	mov	sp, r7
 8015e10:	b002      	add	sp, #8
 8015e12:	bd80      	pop	{r7, pc}

08015e14 <USBPD_HW_Init_DMATxInstance>:

DMA_Channel_TypeDef *USBPD_HW_Init_DMATxInstance(uint8_t PortNum)
{
 8015e14:	b590      	push	{r4, r7, lr}
 8015e16:	b08f      	sub	sp, #60	@ 0x3c
 8015e18:	af00      	add	r7, sp, #0
 8015e1a:	0002      	movs	r2, r0
 8015e1c:	1dfb      	adds	r3, r7, #7
 8015e1e:	701a      	strb	r2, [r3, #0]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 8015e20:	240c      	movs	r4, #12
 8015e22:	193b      	adds	r3, r7, r4
 8015e24:	0018      	movs	r0, r3
 8015e26:	f7f7 fd19 	bl	800d85c <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_MEMORY_TO_PERIPH;
 8015e2a:	0021      	movs	r1, r4
 8015e2c:	187b      	adds	r3, r7, r1
 8015e2e:	2210      	movs	r2, #16
 8015e30:	609a      	str	r2, [r3, #8]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 8015e32:	187b      	adds	r3, r7, r1
 8015e34:	2200      	movs	r2, #0
 8015e36:	60da      	str	r2, [r3, #12]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 8015e38:	187b      	adds	r3, r7, r1
 8015e3a:	2200      	movs	r2, #0
 8015e3c:	611a      	str	r2, [r3, #16]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 8015e3e:	187b      	adds	r3, r7, r1
 8015e40:	2280      	movs	r2, #128	@ 0x80
 8015e42:	615a      	str	r2, [r3, #20]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 8015e44:	187b      	adds	r3, r7, r1
 8015e46:	2200      	movs	r2, #0
 8015e48:	619a      	str	r2, [r3, #24]
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 8015e4a:	187b      	adds	r3, r7, r1
 8015e4c:	2200      	movs	r2, #0
 8015e4e:	61da      	str	r2, [r3, #28]
  DMA_InitStruct.NbData = 0;
 8015e50:	187b      	adds	r3, r7, r1
 8015e52:	2200      	movs	r2, #0
 8015e54:	621a      	str	r2, [r3, #32]
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 8015e56:	187b      	adds	r3, r7, r1
 8015e58:	2200      	movs	r2, #0
 8015e5a:	605a      	str	r2, [r3, #4]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 8015e5c:	187b      	adds	r3, r7, r1
 8015e5e:	2200      	movs	r2, #0
 8015e60:	601a      	str	r2, [r3, #0]

  switch (PortNum)
 8015e62:	1dfb      	adds	r3, r7, #7
 8015e64:	781b      	ldrb	r3, [r3, #0]
 8015e66:	2b00      	cmp	r3, #0
 8015e68:	d002      	beq.n	8015e70 <USBPD_HW_Init_DMATxInstance+0x5c>
 8015e6a:	2b01      	cmp	r3, #1
 8015e6c:	d012      	beq.n	8015e94 <USBPD_HW_Init_DMATxInstance+0x80>
      DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_TX, UCPDDMA_INSTANCE1_LL_CHANNEL_TX, &DMA_InitStruct);
      break;
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 8015e6e:	e023      	b.n	8015eb8 <USBPD_HW_Init_DMATxInstance+0xa4>
      UCPDDMA_INSTANCE0_CLOCKENABLE_TX;
 8015e70:	2001      	movs	r0, #1
 8015e72:	f7ff ff39 	bl	8015ce8 <LL_AHB1_GRP1_EnableClock>
      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_TX;
 8015e76:	210c      	movs	r1, #12
 8015e78:	187b      	adds	r3, r7, r1
 8015e7a:	223b      	movs	r2, #59	@ 0x3b
 8015e7c:	625a      	str	r2, [r3, #36]	@ 0x24
      DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
 8015e7e:	187b      	adds	r3, r7, r1
 8015e80:	2280      	movs	r2, #128	@ 0x80
 8015e82:	0152      	lsls	r2, r2, #5
 8015e84:	629a      	str	r2, [r3, #40]	@ 0x28
      (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_TX, UCPDDMA_INSTANCE0_LL_CHANNEL_TX, &DMA_InitStruct);
 8015e86:	187b      	adds	r3, r7, r1
 8015e88:	4811      	ldr	r0, [pc, #68]	@ (8015ed0 <USBPD_HW_Init_DMATxInstance+0xbc>)
 8015e8a:	001a      	movs	r2, r3
 8015e8c:	2101      	movs	r1, #1
 8015e8e:	f7f7 fca5 	bl	800d7dc <LL_DMA_Init>
      break;
 8015e92:	e011      	b.n	8015eb8 <USBPD_HW_Init_DMATxInstance+0xa4>
      UCPDDMA_INSTANCE1_CLOCKENABLE_TX;
 8015e94:	2001      	movs	r0, #1
 8015e96:	f7ff ff27 	bl	8015ce8 <LL_AHB1_GRP1_EnableClock>
      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE1_REQUEST_TX;
 8015e9a:	210c      	movs	r1, #12
 8015e9c:	187b      	adds	r3, r7, r1
 8015e9e:	223d      	movs	r2, #61	@ 0x3d
 8015ea0:	625a      	str	r2, [r3, #36]	@ 0x24
      DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
 8015ea2:	187b      	adds	r3, r7, r1
 8015ea4:	2280      	movs	r2, #128	@ 0x80
 8015ea6:	0152      	lsls	r2, r2, #5
 8015ea8:	629a      	str	r2, [r3, #40]	@ 0x28
      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_TX, UCPDDMA_INSTANCE1_LL_CHANNEL_TX, &DMA_InitStruct);
 8015eaa:	187b      	adds	r3, r7, r1
 8015eac:	4808      	ldr	r0, [pc, #32]	@ (8015ed0 <USBPD_HW_Init_DMATxInstance+0xbc>)
 8015eae:	001a      	movs	r2, r3
 8015eb0:	2103      	movs	r1, #3
 8015eb2:	f7f7 fc93 	bl	800d7dc <LL_DMA_Init>
      break;
 8015eb6:	46c0      	nop			@ (mov r8, r8)
  }

#if defined(UCPD_INSTANCE1)
  return (PortNum == 0u) ? UCPDDMA_INSTANCE0_CHANNEL_TX : UCPDDMA_INSTANCE1_CHANNEL_TX;
 8015eb8:	1dfb      	adds	r3, r7, #7
 8015eba:	781b      	ldrb	r3, [r3, #0]
 8015ebc:	2b00      	cmp	r3, #0
 8015ebe:	d101      	bne.n	8015ec4 <USBPD_HW_Init_DMATxInstance+0xb0>
 8015ec0:	4b04      	ldr	r3, [pc, #16]	@ (8015ed4 <USBPD_HW_Init_DMATxInstance+0xc0>)
 8015ec2:	e000      	b.n	8015ec6 <USBPD_HW_Init_DMATxInstance+0xb2>
 8015ec4:	4b04      	ldr	r3, [pc, #16]	@ (8015ed8 <USBPD_HW_Init_DMATxInstance+0xc4>)
#else
  return UCPDDMA_INSTANCE0_CHANNEL_TX;
#endif /* UCPD_INSTANCE1 */
}
 8015ec6:	0018      	movs	r0, r3
 8015ec8:	46bd      	mov	sp, r7
 8015eca:	b00f      	add	sp, #60	@ 0x3c
 8015ecc:	bd90      	pop	{r4, r7, pc}
 8015ece:	46c0      	nop			@ (mov r8, r8)
 8015ed0:	40020000 	.word	0x40020000
 8015ed4:	4002001c 	.word	0x4002001c
 8015ed8:	40020044 	.word	0x40020044

08015edc <USBPD_HW_DeInit_DMATxInstance>:

void USBPD_HW_DeInit_DMATxInstance(uint8_t PortNum)
{
 8015edc:	b580      	push	{r7, lr}
 8015ede:	b082      	sub	sp, #8
 8015ee0:	af00      	add	r7, sp, #0
 8015ee2:	0002      	movs	r2, r0
 8015ee4:	1dfb      	adds	r3, r7, #7
 8015ee6:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
}
 8015ee8:	46c0      	nop			@ (mov r8, r8)
 8015eea:	46bd      	mov	sp, r7
 8015eec:	b002      	add	sp, #8
 8015eee:	bd80      	pop	{r7, pc}

08015ef0 <USBPD_HW_SetFRSSignalling>:
  (void)PortNum;
  return LL_UCPD_RESISTOR_3_0A;
}

void USBPD_HW_SetFRSSignalling(uint8_t PortNum, uint8_t cc)
{
 8015ef0:	b580      	push	{r7, lr}
 8015ef2:	b082      	sub	sp, #8
 8015ef4:	af00      	add	r7, sp, #0
 8015ef6:	0002      	movs	r2, r0
 8015ef8:	1dfb      	adds	r3, r7, #7
 8015efa:	701a      	strb	r2, [r3, #0]
 8015efc:	1dbb      	adds	r3, r7, #6
 8015efe:	1c0a      	adds	r2, r1, #0
 8015f00:	701a      	strb	r2, [r3, #0]
  switch (PortNum)
 8015f02:	1dfb      	adds	r3, r7, #7
 8015f04:	781b      	ldrb	r3, [r3, #0]
 8015f06:	2b00      	cmp	r3, #0
 8015f08:	d002      	beq.n	8015f10 <USBPD_HW_SetFRSSignalling+0x20>
 8015f0a:	2b01      	cmp	r3, #1
 8015f0c:	d002      	beq.n	8015f14 <USBPD_HW_SetFRSSignalling+0x24>
      }
      break;
    }
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 8015f0e:	e002      	b.n	8015f16 <USBPD_HW_SetFRSSignalling+0x26>
      break;
 8015f10:	46c0      	nop			@ (mov r8, r8)
 8015f12:	e000      	b.n	8015f16 <USBPD_HW_SetFRSSignalling+0x26>
      break;
 8015f14:	46c0      	nop			@ (mov r8, r8)
  }
}
 8015f16:	46c0      	nop			@ (mov r8, r8)
 8015f18:	46bd      	mov	sp, r7
 8015f1a:	b002      	add	sp, #8
 8015f1c:	bd80      	pop	{r7, pc}

08015f1e <LL_UCPD_ClearFlag_TypeCEventCC2>:
  * @rmtoll IIMR          TYPECEVT2IE        LL_UCPD_ClearFlag_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 8015f1e:	b580      	push	{r7, lr}
 8015f20:	b082      	sub	sp, #8
 8015f22:	af00      	add	r7, sp, #0
 8015f24:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT2CF);
 8015f26:	687b      	ldr	r3, [r7, #4]
 8015f28:	699b      	ldr	r3, [r3, #24]
 8015f2a:	2280      	movs	r2, #128	@ 0x80
 8015f2c:	0212      	lsls	r2, r2, #8
 8015f2e:	431a      	orrs	r2, r3
 8015f30:	687b      	ldr	r3, [r7, #4]
 8015f32:	619a      	str	r2, [r3, #24]
}
 8015f34:	46c0      	nop			@ (mov r8, r8)
 8015f36:	46bd      	mov	sp, r7
 8015f38:	b002      	add	sp, #8
 8015f3a:	bd80      	pop	{r7, pc}

08015f3c <LL_UCPD_ClearFlag_TypeCEventCC1>:
  * @rmtoll IIMR          TYPECEVT1IE        LL_UCPD_ClearFlag_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 8015f3c:	b580      	push	{r7, lr}
 8015f3e:	b082      	sub	sp, #8
 8015f40:	af00      	add	r7, sp, #0
 8015f42:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT1CF);
 8015f44:	687b      	ldr	r3, [r7, #4]
 8015f46:	699b      	ldr	r3, [r3, #24]
 8015f48:	2280      	movs	r2, #128	@ 0x80
 8015f4a:	01d2      	lsls	r2, r2, #7
 8015f4c:	431a      	orrs	r2, r3
 8015f4e:	687b      	ldr	r3, [r7, #4]
 8015f50:	619a      	str	r2, [r3, #24]
}
 8015f52:	46c0      	nop			@ (mov r8, r8)
 8015f54:	46bd      	mov	sp, r7
 8015f56:	b002      	add	sp, #8
 8015f58:	bd80      	pop	{r7, pc}

08015f5a <LL_UCPD_ClearFlag_RxMsgEnd>:
  * @rmtoll ICR          RXMSGENDIE         LL_UCPD_ClearFlag_RxMsgEnd
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxMsgEnd(UCPD_TypeDef *UCPDx)
{
 8015f5a:	b580      	push	{r7, lr}
 8015f5c:	b082      	sub	sp, #8
 8015f5e:	af00      	add	r7, sp, #0
 8015f60:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXMSGENDCF);
 8015f62:	687b      	ldr	r3, [r7, #4]
 8015f64:	699b      	ldr	r3, [r3, #24]
 8015f66:	2280      	movs	r2, #128	@ 0x80
 8015f68:	0152      	lsls	r2, r2, #5
 8015f6a:	431a      	orrs	r2, r3
 8015f6c:	687b      	ldr	r3, [r7, #4]
 8015f6e:	619a      	str	r2, [r3, #24]
}
 8015f70:	46c0      	nop			@ (mov r8, r8)
 8015f72:	46bd      	mov	sp, r7
 8015f74:	b002      	add	sp, #8
 8015f76:	bd80      	pop	{r7, pc}

08015f78 <LL_UCPD_ClearFlag_RxOvr>:
  * @rmtoll ICR          RXOVRIE         LL_UCPD_ClearFlag_RxOvr
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOvr(UCPD_TypeDef *UCPDx)
{
 8015f78:	b580      	push	{r7, lr}
 8015f7a:	b082      	sub	sp, #8
 8015f7c:	af00      	add	r7, sp, #0
 8015f7e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXOVRCF);
 8015f80:	687b      	ldr	r3, [r7, #4]
 8015f82:	699b      	ldr	r3, [r3, #24]
 8015f84:	2280      	movs	r2, #128	@ 0x80
 8015f86:	0112      	lsls	r2, r2, #4
 8015f88:	431a      	orrs	r2, r3
 8015f8a:	687b      	ldr	r3, [r7, #4]
 8015f8c:	619a      	str	r2, [r3, #24]
}
 8015f8e:	46c0      	nop			@ (mov r8, r8)
 8015f90:	46bd      	mov	sp, r7
 8015f92:	b002      	add	sp, #8
 8015f94:	bd80      	pop	{r7, pc}

08015f96 <LL_UCPD_ClearFlag_RxHRST>:
  * @rmtoll ICR          RXHRSTDETIE         LL_UCPD_ClearFlag_RxHRST
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxHRST(UCPD_TypeDef *UCPDx)
{
 8015f96:	b580      	push	{r7, lr}
 8015f98:	b082      	sub	sp, #8
 8015f9a:	af00      	add	r7, sp, #0
 8015f9c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXHRSTDETCF);
 8015f9e:	687b      	ldr	r3, [r7, #4]
 8015fa0:	699b      	ldr	r3, [r3, #24]
 8015fa2:	2280      	movs	r2, #128	@ 0x80
 8015fa4:	00d2      	lsls	r2, r2, #3
 8015fa6:	431a      	orrs	r2, r3
 8015fa8:	687b      	ldr	r3, [r7, #4]
 8015faa:	619a      	str	r2, [r3, #24]
}
 8015fac:	46c0      	nop			@ (mov r8, r8)
 8015fae:	46bd      	mov	sp, r7
 8015fb0:	b002      	add	sp, #8
 8015fb2:	bd80      	pop	{r7, pc}

08015fb4 <LL_UCPD_ClearFlag_RxOrderSet>:
  * @rmtoll ICR          RXORDDETIE         LL_UCPD_ClearFlag_RxOrderSet
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOrderSet(UCPD_TypeDef *UCPDx)
{
 8015fb4:	b580      	push	{r7, lr}
 8015fb6:	b082      	sub	sp, #8
 8015fb8:	af00      	add	r7, sp, #0
 8015fba:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXORDDETCF);
 8015fbc:	687b      	ldr	r3, [r7, #4]
 8015fbe:	699b      	ldr	r3, [r3, #24]
 8015fc0:	2280      	movs	r2, #128	@ 0x80
 8015fc2:	0092      	lsls	r2, r2, #2
 8015fc4:	431a      	orrs	r2, r3
 8015fc6:	687b      	ldr	r3, [r7, #4]
 8015fc8:	619a      	str	r2, [r3, #24]
}
 8015fca:	46c0      	nop			@ (mov r8, r8)
 8015fcc:	46bd      	mov	sp, r7
 8015fce:	b002      	add	sp, #8
 8015fd0:	bd80      	pop	{r7, pc}

08015fd2 <LL_UCPD_ClearFlag_TxUND>:
  * @rmtoll ICR          TXUNDIE         LL_UCPD_ClearFlag_TxUND
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxUND(UCPD_TypeDef *UCPDx)
{
 8015fd2:	b580      	push	{r7, lr}
 8015fd4:	b082      	sub	sp, #8
 8015fd6:	af00      	add	r7, sp, #0
 8015fd8:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXUNDCF);
 8015fda:	687b      	ldr	r3, [r7, #4]
 8015fdc:	699b      	ldr	r3, [r3, #24]
 8015fde:	2240      	movs	r2, #64	@ 0x40
 8015fe0:	431a      	orrs	r2, r3
 8015fe2:	687b      	ldr	r3, [r7, #4]
 8015fe4:	619a      	str	r2, [r3, #24]
}
 8015fe6:	46c0      	nop			@ (mov r8, r8)
 8015fe8:	46bd      	mov	sp, r7
 8015fea:	b002      	add	sp, #8
 8015fec:	bd80      	pop	{r7, pc}

08015fee <LL_UCPD_ClearFlag_TxHRSTSENT>:
  * @rmtoll ICR          HRSTSENTIE         LL_UCPD_ClearFlag_TxHRSTSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTSENT(UCPD_TypeDef *UCPDx)
{
 8015fee:	b580      	push	{r7, lr}
 8015ff0:	b082      	sub	sp, #8
 8015ff2:	af00      	add	r7, sp, #0
 8015ff4:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTSENTCF);
 8015ff6:	687b      	ldr	r3, [r7, #4]
 8015ff8:	699b      	ldr	r3, [r3, #24]
 8015ffa:	2220      	movs	r2, #32
 8015ffc:	431a      	orrs	r2, r3
 8015ffe:	687b      	ldr	r3, [r7, #4]
 8016000:	619a      	str	r2, [r3, #24]
}
 8016002:	46c0      	nop			@ (mov r8, r8)
 8016004:	46bd      	mov	sp, r7
 8016006:	b002      	add	sp, #8
 8016008:	bd80      	pop	{r7, pc}

0801600a <LL_UCPD_ClearFlag_TxHRSTDISC>:
  * @rmtoll ICR          HRSTDISCIE         LL_UCPD_ClearFlag_TxHRSTDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTDISC(UCPD_TypeDef *UCPDx)
{
 801600a:	b580      	push	{r7, lr}
 801600c:	b082      	sub	sp, #8
 801600e:	af00      	add	r7, sp, #0
 8016010:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTDISCCF);
 8016012:	687b      	ldr	r3, [r7, #4]
 8016014:	699b      	ldr	r3, [r3, #24]
 8016016:	2210      	movs	r2, #16
 8016018:	431a      	orrs	r2, r3
 801601a:	687b      	ldr	r3, [r7, #4]
 801601c:	619a      	str	r2, [r3, #24]
}
 801601e:	46c0      	nop			@ (mov r8, r8)
 8016020:	46bd      	mov	sp, r7
 8016022:	b002      	add	sp, #8
 8016024:	bd80      	pop	{r7, pc}

08016026 <LL_UCPD_ClearFlag_TxMSGABT>:
  * @rmtoll ICR          TXMSGABTIE         LL_UCPD_ClearFlag_TxMSGABT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGABT(UCPD_TypeDef *UCPDx)
{
 8016026:	b580      	push	{r7, lr}
 8016028:	b082      	sub	sp, #8
 801602a:	af00      	add	r7, sp, #0
 801602c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGABTCF);
 801602e:	687b      	ldr	r3, [r7, #4]
 8016030:	699b      	ldr	r3, [r3, #24]
 8016032:	2208      	movs	r2, #8
 8016034:	431a      	orrs	r2, r3
 8016036:	687b      	ldr	r3, [r7, #4]
 8016038:	619a      	str	r2, [r3, #24]
}
 801603a:	46c0      	nop			@ (mov r8, r8)
 801603c:	46bd      	mov	sp, r7
 801603e:	b002      	add	sp, #8
 8016040:	bd80      	pop	{r7, pc}

08016042 <LL_UCPD_ClearFlag_TxMSGSENT>:
  * @rmtoll ICR          TXMSGSENTIE         LL_UCPD_ClearFlag_TxMSGSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGSENT(UCPD_TypeDef *UCPDx)
{
 8016042:	b580      	push	{r7, lr}
 8016044:	b082      	sub	sp, #8
 8016046:	af00      	add	r7, sp, #0
 8016048:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGSENTCF);
 801604a:	687b      	ldr	r3, [r7, #4]
 801604c:	699b      	ldr	r3, [r3, #24]
 801604e:	2204      	movs	r2, #4
 8016050:	431a      	orrs	r2, r3
 8016052:	687b      	ldr	r3, [r7, #4]
 8016054:	619a      	str	r2, [r3, #24]
}
 8016056:	46c0      	nop			@ (mov r8, r8)
 8016058:	46bd      	mov	sp, r7
 801605a:	b002      	add	sp, #8
 801605c:	bd80      	pop	{r7, pc}

0801605e <LL_UCPD_ClearFlag_TxMSGDISC>:
  * @rmtoll ICR          TXMSGDISCIE         LL_UCPD_ClearFlag_TxMSGDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGDISC(UCPD_TypeDef *UCPDx)
{
 801605e:	b580      	push	{r7, lr}
 8016060:	b082      	sub	sp, #8
 8016062:	af00      	add	r7, sp, #0
 8016064:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGDISCCF);
 8016066:	687b      	ldr	r3, [r7, #4]
 8016068:	699b      	ldr	r3, [r3, #24]
 801606a:	2202      	movs	r2, #2
 801606c:	431a      	orrs	r2, r3
 801606e:	687b      	ldr	r3, [r7, #4]
 8016070:	619a      	str	r2, [r3, #24]
}
 8016072:	46c0      	nop			@ (mov r8, r8)
 8016074:	46bd      	mov	sp, r7
 8016076:	b002      	add	sp, #8
 8016078:	bd80      	pop	{r7, pc}

0801607a <USBPD_PORT0_IRQHandler>:
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
void PORTx_IRQHandler(uint8_t PortNum);

void USBPD_PORT0_IRQHandler(void)
{
 801607a:	b580      	push	{r7, lr}
 801607c:	af00      	add	r7, sp, #0
  PORTx_IRQHandler(USBPD_PORT_0);
 801607e:	2000      	movs	r0, #0
 8016080:	f000 f80c 	bl	801609c <PORTx_IRQHandler>
}
 8016084:	46c0      	nop			@ (mov r8, r8)
 8016086:	46bd      	mov	sp, r7
 8016088:	bd80      	pop	{r7, pc}

0801608a <USBPD_PORT1_IRQHandler>:

void USBPD_PORT1_IRQHandler(void)
{
 801608a:	b580      	push	{r7, lr}
 801608c:	af00      	add	r7, sp, #0
  PORTx_IRQHandler(USBPD_PORT_1);
 801608e:	2001      	movs	r0, #1
 8016090:	f000 f804 	bl	801609c <PORTx_IRQHandler>
}
 8016094:	46c0      	nop			@ (mov r8, r8)
 8016096:	46bd      	mov	sp, r7
 8016098:	bd80      	pop	{r7, pc}
	...

0801609c <PORTx_IRQHandler>:

void PORTx_IRQHandler(uint8_t PortNum)
{
 801609c:	b580      	push	{r7, lr}
 801609e:	b084      	sub	sp, #16
 80160a0:	af00      	add	r7, sp, #0
 80160a2:	0002      	movs	r2, r0
 80160a4:	1dfb      	adds	r3, r7, #7
 80160a6:	701a      	strb	r2, [r3, #0]
  UCPD_TypeDef *hucpd = Ports[PortNum].husbpd;
 80160a8:	1dfb      	adds	r3, r7, #7
 80160aa:	781a      	ldrb	r2, [r3, #0]
 80160ac:	49a6      	ldr	r1, [pc, #664]	@ (8016348 <PORTx_IRQHandler+0x2ac>)
 80160ae:	0013      	movs	r3, r2
 80160b0:	011b      	lsls	r3, r3, #4
 80160b2:	1a9b      	subs	r3, r3, r2
 80160b4:	009b      	lsls	r3, r3, #2
 80160b6:	585b      	ldr	r3, [r3, r1]
 80160b8:	60fb      	str	r3, [r7, #12]
  uint32_t _interrupt = LL_UCPD_ReadReg(hucpd, SR);
 80160ba:	68fb      	ldr	r3, [r7, #12]
 80160bc:	695b      	ldr	r3, [r3, #20]
 80160be:	60bb      	str	r3, [r7, #8]
  static uint8_t ovrflag[2] = {0, 0};

  if ((hucpd->IMR & _interrupt) != 0u)
 80160c0:	68fb      	ldr	r3, [r7, #12]
 80160c2:	691b      	ldr	r3, [r3, #16]
 80160c4:	68ba      	ldr	r2, [r7, #8]
 80160c6:	4013      	ands	r3, r2
 80160c8:	d100      	bne.n	80160cc <PORTx_IRQHandler+0x30>
 80160ca:	e1fc      	b.n	80164c6 <PORTx_IRQHandler+0x42a>
  {
    /* TXIS no need to enable it all the transfer are done by DMA */
    if (UCPD_SR_TXMSGDISC == (_interrupt & UCPD_SR_TXMSGDISC))
 80160cc:	68bb      	ldr	r3, [r7, #8]
 80160ce:	2202      	movs	r2, #2
 80160d0:	4013      	ands	r3, r2
 80160d2:	d03c      	beq.n	801614e <PORTx_IRQHandler+0xb2>
    {
      /* Message has been discarded */
      LL_UCPD_ClearFlag_TxMSGDISC(hucpd);
 80160d4:	68fb      	ldr	r3, [r7, #12]
 80160d6:	0018      	movs	r0, r3
 80160d8:	f7ff ffc1 	bl	801605e <LL_UCPD_ClearFlag_TxMSGDISC>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 80160dc:	1dfb      	adds	r3, r7, #7
 80160de:	781a      	ldrb	r2, [r3, #0]
 80160e0:	4999      	ldr	r1, [pc, #612]	@ (8016348 <PORTx_IRQHandler+0x2ac>)
 80160e2:	0013      	movs	r3, r2
 80160e4:	011b      	lsls	r3, r3, #4
 80160e6:	1a9b      	subs	r3, r3, r2
 80160e8:	009b      	lsls	r3, r3, #2
 80160ea:	18cb      	adds	r3, r1, r3
 80160ec:	3304      	adds	r3, #4
 80160ee:	681b      	ldr	r3, [r3, #0]
 80160f0:	6819      	ldr	r1, [r3, #0]
 80160f2:	1dfb      	adds	r3, r7, #7
 80160f4:	781a      	ldrb	r2, [r3, #0]
 80160f6:	4894      	ldr	r0, [pc, #592]	@ (8016348 <PORTx_IRQHandler+0x2ac>)
 80160f8:	0013      	movs	r3, r2
 80160fa:	011b      	lsls	r3, r3, #4
 80160fc:	1a9b      	subs	r3, r3, r2
 80160fe:	009b      	lsls	r3, r3, #2
 8016100:	18c3      	adds	r3, r0, r3
 8016102:	3304      	adds	r3, #4
 8016104:	681b      	ldr	r3, [r3, #0]
 8016106:	2201      	movs	r2, #1
 8016108:	4391      	bics	r1, r2
 801610a:	000a      	movs	r2, r1
 801610c:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 801610e:	46c0      	nop			@ (mov r8, r8)
 8016110:	1dfb      	adds	r3, r7, #7
 8016112:	781a      	ldrb	r2, [r3, #0]
 8016114:	498c      	ldr	r1, [pc, #560]	@ (8016348 <PORTx_IRQHandler+0x2ac>)
 8016116:	0013      	movs	r3, r2
 8016118:	011b      	lsls	r3, r3, #4
 801611a:	1a9b      	subs	r3, r3, r2
 801611c:	009b      	lsls	r3, r3, #2
 801611e:	18cb      	adds	r3, r1, r3
 8016120:	3304      	adds	r3, #4
 8016122:	681b      	ldr	r3, [r3, #0]
 8016124:	681b      	ldr	r3, [r3, #0]
 8016126:	2201      	movs	r2, #1
 8016128:	4013      	ands	r3, r2
 801612a:	2b01      	cmp	r3, #1
 801612c:	d0f0      	beq.n	8016110 <PORTx_IRQHandler+0x74>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 1);
 801612e:	1dfb      	adds	r3, r7, #7
 8016130:	781a      	ldrb	r2, [r3, #0]
 8016132:	4985      	ldr	r1, [pc, #532]	@ (8016348 <PORTx_IRQHandler+0x2ac>)
 8016134:	0013      	movs	r3, r2
 8016136:	011b      	lsls	r3, r3, #4
 8016138:	1a9b      	subs	r3, r3, r2
 801613a:	009b      	lsls	r3, r3, #2
 801613c:	18cb      	adds	r3, r1, r3
 801613e:	3314      	adds	r3, #20
 8016140:	681b      	ldr	r3, [r3, #0]
 8016142:	1dfa      	adds	r2, r7, #7
 8016144:	7812      	ldrb	r2, [r2, #0]
 8016146:	2101      	movs	r1, #1
 8016148:	0010      	movs	r0, r2
 801614a:	4798      	blx	r3
      return;
 801614c:	e1bb      	b.n	80164c6 <PORTx_IRQHandler+0x42a>
    }

    if (UCPD_SR_TXMSGSENT == (_interrupt & UCPD_SR_TXMSGSENT))
 801614e:	68bb      	ldr	r3, [r7, #8]
 8016150:	2204      	movs	r2, #4
 8016152:	4013      	ands	r3, r2
 8016154:	d03c      	beq.n	80161d0 <PORTx_IRQHandler+0x134>
    {
      /* Message has been fully transferred */
      LL_UCPD_ClearFlag_TxMSGSENT(hucpd);
 8016156:	68fb      	ldr	r3, [r7, #12]
 8016158:	0018      	movs	r0, r3
 801615a:	f7ff ff72 	bl	8016042 <LL_UCPD_ClearFlag_TxMSGSENT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 801615e:	1dfb      	adds	r3, r7, #7
 8016160:	781a      	ldrb	r2, [r3, #0]
 8016162:	4979      	ldr	r1, [pc, #484]	@ (8016348 <PORTx_IRQHandler+0x2ac>)
 8016164:	0013      	movs	r3, r2
 8016166:	011b      	lsls	r3, r3, #4
 8016168:	1a9b      	subs	r3, r3, r2
 801616a:	009b      	lsls	r3, r3, #2
 801616c:	18cb      	adds	r3, r1, r3
 801616e:	3304      	adds	r3, #4
 8016170:	681b      	ldr	r3, [r3, #0]
 8016172:	6819      	ldr	r1, [r3, #0]
 8016174:	1dfb      	adds	r3, r7, #7
 8016176:	781a      	ldrb	r2, [r3, #0]
 8016178:	4873      	ldr	r0, [pc, #460]	@ (8016348 <PORTx_IRQHandler+0x2ac>)
 801617a:	0013      	movs	r3, r2
 801617c:	011b      	lsls	r3, r3, #4
 801617e:	1a9b      	subs	r3, r3, r2
 8016180:	009b      	lsls	r3, r3, #2
 8016182:	18c3      	adds	r3, r0, r3
 8016184:	3304      	adds	r3, #4
 8016186:	681b      	ldr	r3, [r3, #0]
 8016188:	2201      	movs	r2, #1
 801618a:	4391      	bics	r1, r2
 801618c:	000a      	movs	r2, r1
 801618e:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 8016190:	46c0      	nop			@ (mov r8, r8)
 8016192:	1dfb      	adds	r3, r7, #7
 8016194:	781a      	ldrb	r2, [r3, #0]
 8016196:	496c      	ldr	r1, [pc, #432]	@ (8016348 <PORTx_IRQHandler+0x2ac>)
 8016198:	0013      	movs	r3, r2
 801619a:	011b      	lsls	r3, r3, #4
 801619c:	1a9b      	subs	r3, r3, r2
 801619e:	009b      	lsls	r3, r3, #2
 80161a0:	18cb      	adds	r3, r1, r3
 80161a2:	3304      	adds	r3, #4
 80161a4:	681b      	ldr	r3, [r3, #0]
 80161a6:	681b      	ldr	r3, [r3, #0]
 80161a8:	2201      	movs	r2, #1
 80161aa:	4013      	ands	r3, r2
 80161ac:	2b01      	cmp	r3, #1
 80161ae:	d0f0      	beq.n	8016192 <PORTx_IRQHandler+0xf6>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 0);
 80161b0:	1dfb      	adds	r3, r7, #7
 80161b2:	781a      	ldrb	r2, [r3, #0]
 80161b4:	4964      	ldr	r1, [pc, #400]	@ (8016348 <PORTx_IRQHandler+0x2ac>)
 80161b6:	0013      	movs	r3, r2
 80161b8:	011b      	lsls	r3, r3, #4
 80161ba:	1a9b      	subs	r3, r3, r2
 80161bc:	009b      	lsls	r3, r3, #2
 80161be:	18cb      	adds	r3, r1, r3
 80161c0:	3314      	adds	r3, #20
 80161c2:	681b      	ldr	r3, [r3, #0]
 80161c4:	1dfa      	adds	r2, r7, #7
 80161c6:	7812      	ldrb	r2, [r2, #0]
 80161c8:	2100      	movs	r1, #0
 80161ca:	0010      	movs	r0, r2
 80161cc:	4798      	blx	r3

#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */
      return;
 80161ce:	e17a      	b.n	80164c6 <PORTx_IRQHandler+0x42a>
    }

    if (UCPD_SR_TXMSGABT == (_interrupt & UCPD_SR_TXMSGABT))
 80161d0:	68bb      	ldr	r3, [r7, #8]
 80161d2:	2208      	movs	r2, #8
 80161d4:	4013      	ands	r3, r2
 80161d6:	d03c      	beq.n	8016252 <PORTx_IRQHandler+0x1b6>
    {
      LL_UCPD_ClearFlag_TxMSGABT(hucpd);
 80161d8:	68fb      	ldr	r3, [r7, #12]
 80161da:	0018      	movs	r0, r3
 80161dc:	f7ff ff23 	bl	8016026 <LL_UCPD_ClearFlag_TxMSGABT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 80161e0:	1dfb      	adds	r3, r7, #7
 80161e2:	781a      	ldrb	r2, [r3, #0]
 80161e4:	4958      	ldr	r1, [pc, #352]	@ (8016348 <PORTx_IRQHandler+0x2ac>)
 80161e6:	0013      	movs	r3, r2
 80161e8:	011b      	lsls	r3, r3, #4
 80161ea:	1a9b      	subs	r3, r3, r2
 80161ec:	009b      	lsls	r3, r3, #2
 80161ee:	18cb      	adds	r3, r1, r3
 80161f0:	3304      	adds	r3, #4
 80161f2:	681b      	ldr	r3, [r3, #0]
 80161f4:	6819      	ldr	r1, [r3, #0]
 80161f6:	1dfb      	adds	r3, r7, #7
 80161f8:	781a      	ldrb	r2, [r3, #0]
 80161fa:	4853      	ldr	r0, [pc, #332]	@ (8016348 <PORTx_IRQHandler+0x2ac>)
 80161fc:	0013      	movs	r3, r2
 80161fe:	011b      	lsls	r3, r3, #4
 8016200:	1a9b      	subs	r3, r3, r2
 8016202:	009b      	lsls	r3, r3, #2
 8016204:	18c3      	adds	r3, r0, r3
 8016206:	3304      	adds	r3, #4
 8016208:	681b      	ldr	r3, [r3, #0]
 801620a:	2201      	movs	r2, #1
 801620c:	4391      	bics	r1, r2
 801620e:	000a      	movs	r2, r1
 8016210:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 8016212:	46c0      	nop			@ (mov r8, r8)
 8016214:	1dfb      	adds	r3, r7, #7
 8016216:	781a      	ldrb	r2, [r3, #0]
 8016218:	494b      	ldr	r1, [pc, #300]	@ (8016348 <PORTx_IRQHandler+0x2ac>)
 801621a:	0013      	movs	r3, r2
 801621c:	011b      	lsls	r3, r3, #4
 801621e:	1a9b      	subs	r3, r3, r2
 8016220:	009b      	lsls	r3, r3, #2
 8016222:	18cb      	adds	r3, r1, r3
 8016224:	3304      	adds	r3, #4
 8016226:	681b      	ldr	r3, [r3, #0]
 8016228:	681b      	ldr	r3, [r3, #0]
 801622a:	2201      	movs	r2, #1
 801622c:	4013      	ands	r3, r2
 801622e:	2b01      	cmp	r3, #1
 8016230:	d0f0      	beq.n	8016214 <PORTx_IRQHandler+0x178>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 2);
 8016232:	1dfb      	adds	r3, r7, #7
 8016234:	781a      	ldrb	r2, [r3, #0]
 8016236:	4944      	ldr	r1, [pc, #272]	@ (8016348 <PORTx_IRQHandler+0x2ac>)
 8016238:	0013      	movs	r3, r2
 801623a:	011b      	lsls	r3, r3, #4
 801623c:	1a9b      	subs	r3, r3, r2
 801623e:	009b      	lsls	r3, r3, #2
 8016240:	18cb      	adds	r3, r1, r3
 8016242:	3314      	adds	r3, #20
 8016244:	681b      	ldr	r3, [r3, #0]
 8016246:	1dfa      	adds	r2, r7, #7
 8016248:	7812      	ldrb	r2, [r2, #0]
 801624a:	2102      	movs	r1, #2
 801624c:	0010      	movs	r0, r2
 801624e:	4798      	blx	r3
      return;
 8016250:	e139      	b.n	80164c6 <PORTx_IRQHandler+0x42a>
    }

    /* HRSTDISC : hard reset sending has been discarded */
    if (UCPD_SR_HRSTDISC == (_interrupt & UCPD_SR_HRSTDISC))
 8016252:	68bb      	ldr	r3, [r7, #8]
 8016254:	2210      	movs	r2, #16
 8016256:	4013      	ands	r3, r2
 8016258:	d004      	beq.n	8016264 <PORTx_IRQHandler+0x1c8>
    {
      LL_UCPD_ClearFlag_TxHRSTDISC(hucpd);
 801625a:	68fb      	ldr	r3, [r7, #12]
 801625c:	0018      	movs	r0, r3
 801625e:	f7ff fed4 	bl	801600a <LL_UCPD_ClearFlag_TxHRSTDISC>
      return;
 8016262:	e130      	b.n	80164c6 <PORTx_IRQHandler+0x42a>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_HRSTSENT == (_interrupt & UCPD_SR_HRSTSENT))
 8016264:	68bb      	ldr	r3, [r7, #8]
 8016266:	2220      	movs	r2, #32
 8016268:	4013      	ands	r3, r2
 801626a:	d013      	beq.n	8016294 <PORTx_IRQHandler+0x1f8>
    {
      /* Answer not expected by the stack */
      LL_UCPD_ClearFlag_TxHRSTSENT(hucpd);
 801626c:	68fb      	ldr	r3, [r7, #12]
 801626e:	0018      	movs	r0, r3
 8016270:	f7ff febd 	bl	8015fee <LL_UCPD_ClearFlag_TxHRSTSENT>
      Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted(PortNum, USBPD_SOPTYPE_HARD_RESET);
 8016274:	1dfb      	adds	r3, r7, #7
 8016276:	781a      	ldrb	r2, [r3, #0]
 8016278:	4933      	ldr	r1, [pc, #204]	@ (8016348 <PORTx_IRQHandler+0x2ac>)
 801627a:	0013      	movs	r3, r2
 801627c:	011b      	lsls	r3, r3, #4
 801627e:	1a9b      	subs	r3, r3, r2
 8016280:	009b      	lsls	r3, r3, #2
 8016282:	18cb      	adds	r3, r1, r3
 8016284:	3324      	adds	r3, #36	@ 0x24
 8016286:	681b      	ldr	r3, [r3, #0]
 8016288:	1dfa      	adds	r2, r7, #7
 801628a:	7812      	ldrb	r2, [r2, #0]
 801628c:	2105      	movs	r1, #5
 801628e:	0010      	movs	r0, r2
 8016290:	4798      	blx	r3
      return;
 8016292:	e118      	b.n	80164c6 <PORTx_IRQHandler+0x42a>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_TXUND == (_interrupt & UCPD_SR_TXUND))
 8016294:	68bb      	ldr	r3, [r7, #8]
 8016296:	2240      	movs	r2, #64	@ 0x40
 8016298:	4013      	ands	r3, r2
 801629a:	d004      	beq.n	80162a6 <PORTx_IRQHandler+0x20a>
    {
      /* Nothing to do.
         The port partner checks the message integrity with CRC, so PRL will repeat the sending.
         Can be used for debugging purpose */
      LL_UCPD_ClearFlag_TxUND(hucpd);
 801629c:	68fb      	ldr	r3, [r7, #12]
 801629e:	0018      	movs	r0, r3
 80162a0:	f7ff fe97 	bl	8015fd2 <LL_UCPD_ClearFlag_TxUND>
      return;
 80162a4:	e10f      	b.n	80164c6 <PORTx_IRQHandler+0x42a>
    }

    /* RXNE : not needed the stack only perform transfer by DMA */
    /* RXORDDET: not needed so stack will not enabled this interrupt */
    if (UCPD_SR_RXORDDET == (_interrupt & UCPD_SR_RXORDDET))
 80162a6:	68ba      	ldr	r2, [r7, #8]
 80162a8:	2380      	movs	r3, #128	@ 0x80
 80162aa:	009b      	lsls	r3, r3, #2
 80162ac:	4013      	ands	r3, r2
 80162ae:	d023      	beq.n	80162f8 <PORTx_IRQHandler+0x25c>
    {
      if (LL_UCPD_RXORDSET_CABLE_RESET == hucpd->RX_ORDSET)
 80162b0:	68fb      	ldr	r3, [r7, #12]
 80162b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80162b4:	2b05      	cmp	r3, #5
 80162b6:	d10e      	bne.n	80162d6 <PORTx_IRQHandler+0x23a>
      {
        /* Cable reset detected */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 80162b8:	1dfb      	adds	r3, r7, #7
 80162ba:	781a      	ldrb	r2, [r3, #0]
 80162bc:	4922      	ldr	r1, [pc, #136]	@ (8016348 <PORTx_IRQHandler+0x2ac>)
 80162be:	0013      	movs	r3, r2
 80162c0:	011b      	lsls	r3, r3, #4
 80162c2:	1a9b      	subs	r3, r3, r2
 80162c4:	009b      	lsls	r3, r3, #2
 80162c6:	18cb      	adds	r3, r1, r3
 80162c8:	331c      	adds	r3, #28
 80162ca:	681b      	ldr	r3, [r3, #0]
 80162cc:	1dfa      	adds	r2, r7, #7
 80162ce:	7812      	ldrb	r2, [r2, #0]
 80162d0:	2106      	movs	r1, #6
 80162d2:	0010      	movs	r0, r2
 80162d4:	4798      	blx	r3
      }
      LL_UCPD_ClearFlag_RxOrderSet(hucpd);
 80162d6:	68fb      	ldr	r3, [r7, #12]
 80162d8:	0018      	movs	r0, r3
 80162da:	f7ff fe6b 	bl	8015fb4 <LL_UCPD_ClearFlag_RxOrderSet>
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */

      /* Forbid message sending */
      Ports[PortNum].RXStatus = USBPD_TRUE;
 80162de:	1dfb      	adds	r3, r7, #7
 80162e0:	781a      	ldrb	r2, [r3, #0]
 80162e2:	4919      	ldr	r1, [pc, #100]	@ (8016348 <PORTx_IRQHandler+0x2ac>)
 80162e4:	2038      	movs	r0, #56	@ 0x38
 80162e6:	0013      	movs	r3, r2
 80162e8:	011b      	lsls	r3, r3, #4
 80162ea:	1a9b      	subs	r3, r3, r2
 80162ec:	009b      	lsls	r3, r3, #2
 80162ee:	18cb      	adds	r3, r1, r3
 80162f0:	181b      	adds	r3, r3, r0
 80162f2:	2201      	movs	r2, #1
 80162f4:	701a      	strb	r2, [r3, #0]
      return;
 80162f6:	e0e6      	b.n	80164c6 <PORTx_IRQHandler+0x42a>
    }

    /* Check RXHRSTDET */
    if (UCPD_SR_RXHRSTDET == (_interrupt & UCPD_SR_RXHRSTDET))
 80162f8:	68ba      	ldr	r2, [r7, #8]
 80162fa:	2380      	movs	r3, #128	@ 0x80
 80162fc:	00db      	lsls	r3, r3, #3
 80162fe:	4013      	ands	r3, r2
 8016300:	d013      	beq.n	801632a <PORTx_IRQHandler+0x28e>
    {
      Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_HARD_RESET);
 8016302:	1dfb      	adds	r3, r7, #7
 8016304:	781a      	ldrb	r2, [r3, #0]
 8016306:	4910      	ldr	r1, [pc, #64]	@ (8016348 <PORTx_IRQHandler+0x2ac>)
 8016308:	0013      	movs	r3, r2
 801630a:	011b      	lsls	r3, r3, #4
 801630c:	1a9b      	subs	r3, r3, r2
 801630e:	009b      	lsls	r3, r3, #2
 8016310:	18cb      	adds	r3, r1, r3
 8016312:	331c      	adds	r3, #28
 8016314:	681b      	ldr	r3, [r3, #0]
 8016316:	1dfa      	adds	r2, r7, #7
 8016318:	7812      	ldrb	r2, [r2, #0]
 801631a:	2105      	movs	r1, #5
 801631c:	0010      	movs	r0, r2
 801631e:	4798      	blx	r3
      LL_UCPD_ClearFlag_RxHRST(hucpd);
 8016320:	68fb      	ldr	r3, [r7, #12]
 8016322:	0018      	movs	r0, r3
 8016324:	f7ff fe37 	bl	8015f96 <LL_UCPD_ClearFlag_RxHRST>
      return;
 8016328:	e0cd      	b.n	80164c6 <PORTx_IRQHandler+0x42a>
    }

    /* Check RXOVR */
    if (UCPD_SR_RXOVR == (_interrupt & UCPD_SR_RXOVR))
 801632a:	68ba      	ldr	r2, [r7, #8]
 801632c:	2380      	movs	r3, #128	@ 0x80
 801632e:	011b      	lsls	r3, r3, #4
 8016330:	4013      	ands	r3, r2
 8016332:	d00d      	beq.n	8016350 <PORTx_IRQHandler+0x2b4>
    {
      /* Nothing to do, the message will be discarded and port Partner will try sending again. */
      ovrflag[PortNum] = 1;
 8016334:	1dfb      	adds	r3, r7, #7
 8016336:	781b      	ldrb	r3, [r3, #0]
 8016338:	4a04      	ldr	r2, [pc, #16]	@ (801634c <PORTx_IRQHandler+0x2b0>)
 801633a:	2101      	movs	r1, #1
 801633c:	54d1      	strb	r1, [r2, r3]
      LL_UCPD_ClearFlag_RxOvr(hucpd);
 801633e:	68fb      	ldr	r3, [r7, #12]
 8016340:	0018      	movs	r0, r3
 8016342:	f7ff fe19 	bl	8015f78 <LL_UCPD_ClearFlag_RxOvr>
      return;
 8016346:	e0be      	b.n	80164c6 <PORTx_IRQHandler+0x42a>
 8016348:	20011b98 	.word	0x20011b98
 801634c:	20011b84 	.word	0x20011b84
    }

    /* Check RXMSGEND an Rx message has been received */
    if (UCPD_SR_RXMSGEND == (_interrupt & UCPD_SR_RXMSGEND))
 8016350:	68ba      	ldr	r2, [r7, #8]
 8016352:	2380      	movs	r3, #128	@ 0x80
 8016354:	015b      	lsls	r3, r3, #5
 8016356:	4013      	ands	r3, r2
 8016358:	d100      	bne.n	801635c <PORTx_IRQHandler+0x2c0>
 801635a:	e096      	b.n	801648a <PORTx_IRQHandler+0x3ee>
    {
      Ports[PortNum].RXStatus = USBPD_FALSE;
 801635c:	1dfb      	adds	r3, r7, #7
 801635e:	781a      	ldrb	r2, [r3, #0]
 8016360:	495a      	ldr	r1, [pc, #360]	@ (80164cc <PORTx_IRQHandler+0x430>)
 8016362:	2038      	movs	r0, #56	@ 0x38
 8016364:	0013      	movs	r3, r2
 8016366:	011b      	lsls	r3, r3, #4
 8016368:	1a9b      	subs	r3, r3, r2
 801636a:	009b      	lsls	r3, r3, #2
 801636c:	18cb      	adds	r3, r1, r3
 801636e:	181b      	adds	r3, r3, r0
 8016370:	2200      	movs	r2, #0
 8016372:	701a      	strb	r2, [r3, #0]

      /* For DMA mode, add a check to ensure the number of data received matches
         the number of data received by UCPD */
      LL_UCPD_ClearFlag_RxMsgEnd(hucpd);
 8016374:	68fb      	ldr	r3, [r7, #12]
 8016376:	0018      	movs	r0, r3
 8016378:	f7ff fdef 	bl	8015f5a <LL_UCPD_ClearFlag_RxMsgEnd>

      /* Disable DMA */
      CLEAR_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 801637c:	1dfb      	adds	r3, r7, #7
 801637e:	781a      	ldrb	r2, [r3, #0]
 8016380:	4952      	ldr	r1, [pc, #328]	@ (80164cc <PORTx_IRQHandler+0x430>)
 8016382:	0013      	movs	r3, r2
 8016384:	011b      	lsls	r3, r3, #4
 8016386:	1a9b      	subs	r3, r3, r2
 8016388:	009b      	lsls	r3, r3, #2
 801638a:	18cb      	adds	r3, r1, r3
 801638c:	3308      	adds	r3, #8
 801638e:	681b      	ldr	r3, [r3, #0]
 8016390:	6819      	ldr	r1, [r3, #0]
 8016392:	1dfb      	adds	r3, r7, #7
 8016394:	781a      	ldrb	r2, [r3, #0]
 8016396:	484d      	ldr	r0, [pc, #308]	@ (80164cc <PORTx_IRQHandler+0x430>)
 8016398:	0013      	movs	r3, r2
 801639a:	011b      	lsls	r3, r3, #4
 801639c:	1a9b      	subs	r3, r3, r2
 801639e:	009b      	lsls	r3, r3, #2
 80163a0:	18c3      	adds	r3, r0, r3
 80163a2:	3308      	adds	r3, #8
 80163a4:	681b      	ldr	r3, [r3, #0]
 80163a6:	2201      	movs	r2, #1
 80163a8:	4391      	bics	r1, r2
 80163aa:	000a      	movs	r2, r1
 80163ac:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmarx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 80163ae:	46c0      	nop			@ (mov r8, r8)
 80163b0:	1dfb      	adds	r3, r7, #7
 80163b2:	781a      	ldrb	r2, [r3, #0]
 80163b4:	4945      	ldr	r1, [pc, #276]	@ (80164cc <PORTx_IRQHandler+0x430>)
 80163b6:	0013      	movs	r3, r2
 80163b8:	011b      	lsls	r3, r3, #4
 80163ba:	1a9b      	subs	r3, r3, r2
 80163bc:	009b      	lsls	r3, r3, #2
 80163be:	18cb      	adds	r3, r1, r3
 80163c0:	3308      	adds	r3, #8
 80163c2:	681b      	ldr	r3, [r3, #0]
 80163c4:	681b      	ldr	r3, [r3, #0]
 80163c6:	2201      	movs	r2, #1
 80163c8:	4013      	ands	r3, r2
 80163ca:	2b01      	cmp	r3, #1
 80163cc:	d0f0      	beq.n	80163b0 <PORTx_IRQHandler+0x314>

      /* Ready for next transaction */
      WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 80163ce:	1dfb      	adds	r3, r7, #7
 80163d0:	781a      	ldrb	r2, [r3, #0]
 80163d2:	493e      	ldr	r1, [pc, #248]	@ (80164cc <PORTx_IRQHandler+0x430>)
 80163d4:	0013      	movs	r3, r2
 80163d6:	011b      	lsls	r3, r3, #4
 80163d8:	1a9b      	subs	r3, r3, r2
 80163da:	009b      	lsls	r3, r3, #2
 80163dc:	18cb      	adds	r3, r1, r3
 80163de:	3330      	adds	r3, #48	@ 0x30
 80163e0:	6818      	ldr	r0, [r3, #0]
 80163e2:	1dfb      	adds	r3, r7, #7
 80163e4:	781a      	ldrb	r2, [r3, #0]
 80163e6:	4939      	ldr	r1, [pc, #228]	@ (80164cc <PORTx_IRQHandler+0x430>)
 80163e8:	0013      	movs	r3, r2
 80163ea:	011b      	lsls	r3, r3, #4
 80163ec:	1a9b      	subs	r3, r3, r2
 80163ee:	009b      	lsls	r3, r3, #2
 80163f0:	18cb      	adds	r3, r1, r3
 80163f2:	3308      	adds	r3, #8
 80163f4:	681b      	ldr	r3, [r3, #0]
 80163f6:	0002      	movs	r2, r0
 80163f8:	60da      	str	r2, [r3, #12]
      WRITE_REG(Ports[PortNum].hdmarx->CNDTR, SIZE_MAX_PD_TRANSACTION_UNCHUNK);
 80163fa:	1dfb      	adds	r3, r7, #7
 80163fc:	781a      	ldrb	r2, [r3, #0]
 80163fe:	4933      	ldr	r1, [pc, #204]	@ (80164cc <PORTx_IRQHandler+0x430>)
 8016400:	0013      	movs	r3, r2
 8016402:	011b      	lsls	r3, r3, #4
 8016404:	1a9b      	subs	r3, r3, r2
 8016406:	009b      	lsls	r3, r3, #2
 8016408:	18cb      	adds	r3, r1, r3
 801640a:	3308      	adds	r3, #8
 801640c:	681b      	ldr	r3, [r3, #0]
 801640e:	2284      	movs	r2, #132	@ 0x84
 8016410:	0052      	lsls	r2, r2, #1
 8016412:	605a      	str	r2, [r3, #4]

      /* Enable the DMA */
      SET_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 8016414:	1dfb      	adds	r3, r7, #7
 8016416:	781a      	ldrb	r2, [r3, #0]
 8016418:	492c      	ldr	r1, [pc, #176]	@ (80164cc <PORTx_IRQHandler+0x430>)
 801641a:	0013      	movs	r3, r2
 801641c:	011b      	lsls	r3, r3, #4
 801641e:	1a9b      	subs	r3, r3, r2
 8016420:	009b      	lsls	r3, r3, #2
 8016422:	18cb      	adds	r3, r1, r3
 8016424:	3308      	adds	r3, #8
 8016426:	681b      	ldr	r3, [r3, #0]
 8016428:	6819      	ldr	r1, [r3, #0]
 801642a:	1dfb      	adds	r3, r7, #7
 801642c:	781a      	ldrb	r2, [r3, #0]
 801642e:	4827      	ldr	r0, [pc, #156]	@ (80164cc <PORTx_IRQHandler+0x430>)
 8016430:	0013      	movs	r3, r2
 8016432:	011b      	lsls	r3, r3, #4
 8016434:	1a9b      	subs	r3, r3, r2
 8016436:	009b      	lsls	r3, r3, #2
 8016438:	18c3      	adds	r3, r0, r3
 801643a:	3308      	adds	r3, #8
 801643c:	681b      	ldr	r3, [r3, #0]
 801643e:	2201      	movs	r2, #1
 8016440:	430a      	orrs	r2, r1
 8016442:	601a      	str	r2, [r3, #0]
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */

      if (((_interrupt & UCPD_SR_RXERR) == 0u) && (ovrflag[PortNum] == 0u))
 8016444:	68ba      	ldr	r2, [r7, #8]
 8016446:	2380      	movs	r3, #128	@ 0x80
 8016448:	019b      	lsls	r3, r3, #6
 801644a:	4013      	ands	r3, r2
 801644c:	d117      	bne.n	801647e <PORTx_IRQHandler+0x3e2>
 801644e:	1dfb      	adds	r3, r7, #7
 8016450:	781b      	ldrb	r3, [r3, #0]
 8016452:	4a1f      	ldr	r2, [pc, #124]	@ (80164d0 <PORTx_IRQHandler+0x434>)
 8016454:	5cd3      	ldrb	r3, [r2, r3]
 8016456:	2b00      	cmp	r3, #0
 8016458:	d111      	bne.n	801647e <PORTx_IRQHandler+0x3e2>
      {
        /* Rx message has been received without error */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed(PortNum, hucpd->RX_ORDSET & UCPD_RX_ORDSET_RXORDSET);
 801645a:	1dfb      	adds	r3, r7, #7
 801645c:	781a      	ldrb	r2, [r3, #0]
 801645e:	491b      	ldr	r1, [pc, #108]	@ (80164cc <PORTx_IRQHandler+0x430>)
 8016460:	0013      	movs	r3, r2
 8016462:	011b      	lsls	r3, r3, #4
 8016464:	1a9b      	subs	r3, r3, r2
 8016466:	009b      	lsls	r3, r3, #2
 8016468:	18cb      	adds	r3, r1, r3
 801646a:	3320      	adds	r3, #32
 801646c:	681a      	ldr	r2, [r3, #0]
 801646e:	68fb      	ldr	r3, [r7, #12]
 8016470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016472:	2107      	movs	r1, #7
 8016474:	4019      	ands	r1, r3
 8016476:	1dfb      	adds	r3, r7, #7
 8016478:	781b      	ldrb	r3, [r3, #0]
 801647a:	0018      	movs	r0, r3
 801647c:	4790      	blx	r2
      }
      ovrflag[PortNum] = 0;
 801647e:	1dfb      	adds	r3, r7, #7
 8016480:	781b      	ldrb	r3, [r3, #0]
 8016482:	4a13      	ldr	r2, [pc, #76]	@ (80164d0 <PORTx_IRQHandler+0x434>)
 8016484:	2100      	movs	r1, #0
 8016486:	54d1      	strb	r1, [r2, r3]
      return;
 8016488:	e01d      	b.n	80164c6 <PORTx_IRQHandler+0x42a>
    }

    /* Check TYPECEVT1IE/TYPECEVT1IE || check TYPECEVT2IE/TYPECEVT2IE */
    if ((UCPD_SR_TYPECEVT1 == (_interrupt & UCPD_SR_TYPECEVT1))
 801648a:	68ba      	ldr	r2, [r7, #8]
 801648c:	2380      	movs	r3, #128	@ 0x80
 801648e:	01db      	lsls	r3, r3, #7
 8016490:	4013      	ands	r3, r2
 8016492:	d104      	bne.n	801649e <PORTx_IRQHandler+0x402>
        || (UCPD_SR_TYPECEVT2 == (_interrupt & UCPD_SR_TYPECEVT2)))
 8016494:	68ba      	ldr	r2, [r7, #8]
 8016496:	2380      	movs	r3, #128	@ 0x80
 8016498:	021b      	lsls	r3, r3, #8
 801649a:	4013      	ands	r3, r2
 801649c:	d013      	beq.n	80164c6 <PORTx_IRQHandler+0x42a>
    {
      /* Clear both interrupt */
      LL_UCPD_ClearFlag_TypeCEventCC1(hucpd);
 801649e:	68fb      	ldr	r3, [r7, #12]
 80164a0:	0018      	movs	r0, r3
 80164a2:	f7ff fd4b 	bl	8015f3c <LL_UCPD_ClearFlag_TypeCEventCC1>
      LL_UCPD_ClearFlag_TypeCEventCC2(hucpd);
 80164a6:	68fb      	ldr	r3, [r7, #12]
 80164a8:	0018      	movs	r0, r3
 80164aa:	f7ff fd38 	bl	8015f1e <LL_UCPD_ClearFlag_TypeCEventCC2>
      Ports[PortNum].USBPD_CAD_WakeUp();
 80164ae:	1dfb      	adds	r3, r7, #7
 80164b0:	781a      	ldrb	r2, [r3, #0]
 80164b2:	4906      	ldr	r1, [pc, #24]	@ (80164cc <PORTx_IRQHandler+0x430>)
 80164b4:	0013      	movs	r3, r2
 80164b6:	011b      	lsls	r3, r3, #4
 80164b8:	1a9b      	subs	r3, r3, r2
 80164ba:	009b      	lsls	r3, r3, #2
 80164bc:	18cb      	adds	r3, r1, r3
 80164be:	332c      	adds	r3, #44	@ 0x2c
 80164c0:	681b      	ldr	r3, [r3, #0]
 80164c2:	4798      	blx	r3
      /* Wakeup CAD to check the detection event */
      return;
 80164c4:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
#endif /* _FRS */
  }
}
 80164c6:	46bd      	mov	sp, r7
 80164c8:	b004      	add	sp, #16
 80164ca:	bd80      	pop	{r7, pc}
 80164cc:	20011b98 	.word	0x20011b98
 80164d0:	20011b84 	.word	0x20011b84

080164d4 <USBPD_PHY_Init>:
  * @param  SupportedSOP  bit field of the supported SOP
  * @retval status        @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Init(uint8_t PortNum, const USBPD_PHY_Callbacks *pCallbacks, uint8_t *pRxBuffer,
                                   USBPD_PortPowerRole_TypeDef PowerRole, uint32_t SupportedSOP)
{
 80164d4:	b590      	push	{r4, r7, lr}
 80164d6:	b085      	sub	sp, #20
 80164d8:	af00      	add	r7, sp, #0
 80164da:	60b9      	str	r1, [r7, #8]
 80164dc:	607a      	str	r2, [r7, #4]
 80164de:	603b      	str	r3, [r7, #0]
 80164e0:	240f      	movs	r4, #15
 80164e2:	193b      	adds	r3, r7, r4
 80164e4:	1c02      	adds	r2, r0, #0
 80164e6:	701a      	strb	r2, [r3, #0]
  (void)PowerRole;

  /* set all callbacks */
  Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted            = pCallbacks->USBPD_PHY_TxCompleted;
 80164e8:	193b      	adds	r3, r7, r4
 80164ea:	781a      	ldrb	r2, [r3, #0]
 80164ec:	68bb      	ldr	r3, [r7, #8]
 80164ee:	6919      	ldr	r1, [r3, #16]
 80164f0:	4830      	ldr	r0, [pc, #192]	@ (80165b4 <USBPD_PHY_Init+0xe0>)
 80164f2:	0013      	movs	r3, r2
 80164f4:	011b      	lsls	r3, r3, #4
 80164f6:	1a9b      	subs	r3, r3, r2
 80164f8:	009b      	lsls	r3, r3, #2
 80164fa:	18c3      	adds	r3, r0, r3
 80164fc:	3314      	adds	r3, #20
 80164fe:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_BistCompleted          = pCallbacks->USBPD_PHY_BistCompleted;
 8016500:	193b      	adds	r3, r7, r4
 8016502:	781a      	ldrb	r2, [r3, #0]
 8016504:	68bb      	ldr	r3, [r7, #8]
 8016506:	68d9      	ldr	r1, [r3, #12]
 8016508:	482a      	ldr	r0, [pc, #168]	@ (80165b4 <USBPD_PHY_Init+0xe0>)
 801650a:	0013      	movs	r3, r2
 801650c:	011b      	lsls	r3, r3, #4
 801650e:	1a9b      	subs	r3, r3, r2
 8016510:	009b      	lsls	r3, r3, #2
 8016512:	18c3      	adds	r3, r0, r3
 8016514:	3318      	adds	r3, #24
 8016516:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication     = pCallbacks->USBPD_PHY_ResetIndication;
 8016518:	193b      	adds	r3, r7, r4
 801651a:	781a      	ldrb	r2, [r3, #0]
 801651c:	68bb      	ldr	r3, [r7, #8]
 801651e:	6859      	ldr	r1, [r3, #4]
 8016520:	4824      	ldr	r0, [pc, #144]	@ (80165b4 <USBPD_PHY_Init+0xe0>)
 8016522:	0013      	movs	r3, r2
 8016524:	011b      	lsls	r3, r3, #4
 8016526:	1a9b      	subs	r3, r3, r2
 8016528:	009b      	lsls	r3, r3, #2
 801652a:	18c3      	adds	r3, r0, r3
 801652c:	331c      	adds	r3, #28
 801652e:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed           = PHY_Rx_Completed;
 8016530:	193b      	adds	r3, r7, r4
 8016532:	781a      	ldrb	r2, [r3, #0]
 8016534:	491f      	ldr	r1, [pc, #124]	@ (80165b4 <USBPD_PHY_Init+0xe0>)
 8016536:	0013      	movs	r3, r2
 8016538:	011b      	lsls	r3, r3, #4
 801653a:	1a9b      	subs	r3, r3, r2
 801653c:	009b      	lsls	r3, r3, #2
 801653e:	18cb      	adds	r3, r1, r3
 8016540:	3320      	adds	r3, #32
 8016542:	4a1d      	ldr	r2, [pc, #116]	@ (80165b8 <USBPD_PHY_Init+0xe4>)
 8016544:	601a      	str	r2, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted  = pCallbacks->USBPD_PHY_ResetCompleted;
 8016546:	193b      	adds	r3, r7, r4
 8016548:	781a      	ldrb	r2, [r3, #0]
 801654a:	68bb      	ldr	r3, [r7, #8]
 801654c:	6899      	ldr	r1, [r3, #8]
 801654e:	4819      	ldr	r0, [pc, #100]	@ (80165b4 <USBPD_PHY_Init+0xe0>)
 8016550:	0013      	movs	r3, r2
 8016552:	011b      	lsls	r3, r3, #4
 8016554:	1a9b      	subs	r3, r3, r2
 8016556:	009b      	lsls	r3, r3, #2
 8016558:	18c3      	adds	r3, r0, r3
 801655a:	3324      	adds	r3, #36	@ 0x24
 801655c:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_FRSReception        = pCallbacks->USBPD_PHY_FastRoleSwapReception;
 801655e:	193b      	adds	r3, r7, r4
 8016560:	781a      	ldrb	r2, [r3, #0]
 8016562:	68bb      	ldr	r3, [r7, #8]
 8016564:	6959      	ldr	r1, [r3, #20]
 8016566:	4813      	ldr	r0, [pc, #76]	@ (80165b4 <USBPD_PHY_Init+0xe0>)
 8016568:	0013      	movs	r3, r2
 801656a:	011b      	lsls	r3, r3, #4
 801656c:	1a9b      	subs	r3, r3, r2
 801656e:	009b      	lsls	r3, r3, #2
 8016570:	18c3      	adds	r3, r0, r3
 8016572:	3328      	adds	r3, #40	@ 0x28
 8016574:	6019      	str	r1, [r3, #0]
  /* Initialize the hardware for the port */
  Ports[PortNum].ptr_RxBuff = pRxBuffer;
 8016576:	193b      	adds	r3, r7, r4
 8016578:	781a      	ldrb	r2, [r3, #0]
 801657a:	490e      	ldr	r1, [pc, #56]	@ (80165b4 <USBPD_PHY_Init+0xe0>)
 801657c:	0013      	movs	r3, r2
 801657e:	011b      	lsls	r3, r3, #4
 8016580:	1a9b      	subs	r3, r3, r2
 8016582:	009b      	lsls	r3, r3, #2
 8016584:	18cb      	adds	r3, r1, r3
 8016586:	3330      	adds	r3, #48	@ 0x30
 8016588:	687a      	ldr	r2, [r7, #4]
 801658a:	601a      	str	r2, [r3, #0]

  /* Initialize port related functionalities inside this layer */
  PHY_Ports[PortNum].SupportedSOP = SupportedSOP;
 801658c:	193b      	adds	r3, r7, r4
 801658e:	781b      	ldrb	r3, [r3, #0]
 8016590:	4a0a      	ldr	r2, [pc, #40]	@ (80165bc <USBPD_PHY_Init+0xe8>)
 8016592:	00db      	lsls	r3, r3, #3
 8016594:	18d3      	adds	r3, r2, r3
 8016596:	3304      	adds	r3, #4
 8016598:	6a3a      	ldr	r2, [r7, #32]
 801659a:	601a      	str	r2, [r3, #0]
  PHY_Ports[PortNum].USBPD_PHY_MessageReceived = pCallbacks->USBPD_PHY_MessageReceived;
 801659c:	193b      	adds	r3, r7, r4
 801659e:	781a      	ldrb	r2, [r3, #0]
 80165a0:	68bb      	ldr	r3, [r7, #8]
 80165a2:	6819      	ldr	r1, [r3, #0]
 80165a4:	4b05      	ldr	r3, [pc, #20]	@ (80165bc <USBPD_PHY_Init+0xe8>)
 80165a6:	00d2      	lsls	r2, r2, #3
 80165a8:	50d1      	str	r1, [r2, r3]

  return USBPD_OK;
 80165aa:	2300      	movs	r3, #0
}
 80165ac:	0018      	movs	r0, r3
 80165ae:	46bd      	mov	sp, r7
 80165b0:	b005      	add	sp, #20
 80165b2:	bd90      	pop	{r4, r7, pc}
 80165b4:	20011b98 	.word	0x20011b98
 80165b8:	080167a5 	.word	0x080167a5
 80165bc:	20011b88 	.word	0x20011b88

080165c0 <USBPD_PHY_GetRetryTimerValue>:
  * @note   time used to determine when the protocol layer must re-send a message not acknowledged by a goodCRC
  * @param  PortNum    Number of the port.
  * @retval retry counter value in us.
  */
uint16_t USBPD_PHY_GetRetryTimerValue(uint8_t PortNum)
{
 80165c0:	b580      	push	{r7, lr}
 80165c2:	b082      	sub	sp, #8
 80165c4:	af00      	add	r7, sp, #0
 80165c6:	0002      	movs	r2, r0
 80165c8:	1dfb      	adds	r3, r7, #7
 80165ca:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
  return 905u;
 80165cc:	4b02      	ldr	r3, [pc, #8]	@ (80165d8 <USBPD_PHY_GetRetryTimerValue+0x18>)
}
 80165ce:	0018      	movs	r0, r3
 80165d0:	46bd      	mov	sp, r7
 80165d2:	b002      	add	sp, #8
 80165d4:	bd80      	pop	{r7, pc}
 80165d6:	46c0      	nop			@ (mov r8, r8)
 80165d8:	00000389 	.word	0x00000389

080165dc <USBPD_PHY_GetMinGOODCRCTimerValue>:
  * @note   time used to guarantee the min time of 26us between two PD message.
  * @param  PortNum    Number of the port.
  * @retval value in us.
  */
uint16_t USBPD_PHY_GetMinGOODCRCTimerValue(uint8_t PortNum)
{
 80165dc:	b580      	push	{r7, lr}
 80165de:	b082      	sub	sp, #8
 80165e0:	af00      	add	r7, sp, #0
 80165e2:	0002      	movs	r2, r0
 80165e4:	1dfb      	adds	r3, r7, #7
 80165e6:	701a      	strb	r2, [r3, #0]
  return 30u;
 80165e8:	231e      	movs	r3, #30
}
 80165ea:	0018      	movs	r0, r3
 80165ec:	46bd      	mov	sp, r7
 80165ee:	b002      	add	sp, #8
 80165f0:	bd80      	pop	{r7, pc}

080165f2 <USBPD_PHY_Reset>:
  * @brief  Reset the PHY of a specified port.
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_Reset(uint8_t PortNum)
{
 80165f2:	b580      	push	{r7, lr}
 80165f4:	b082      	sub	sp, #8
 80165f6:	af00      	add	r7, sp, #0
 80165f8:	0002      	movs	r2, r0
 80165fa:	1dfb      	adds	r3, r7, #7
 80165fc:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
  /* reset PHY layer   */
  /* reset HW_IF layer */
}
 80165fe:	46c0      	nop			@ (mov r8, r8)
 8016600:	46bd      	mov	sp, r7
 8016602:	b002      	add	sp, #8
 8016604:	bd80      	pop	{r7, pc}

08016606 <USBPD_PHY_ResetRequest>:
  * @param  PortNum Number of the port
  * @param  Type    Type of reset (hard or cable reset) @ref USBPD_SOPTYPE_HARD_RESET or @ref USBPD_SOPTYPE_CABLE_RESET
  * @retval status  @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_ResetRequest(uint8_t PortNum, USBPD_SOPType_TypeDef Type)
{
 8016606:	b580      	push	{r7, lr}
 8016608:	b082      	sub	sp, #8
 801660a:	af00      	add	r7, sp, #0
 801660c:	0002      	movs	r2, r0
 801660e:	1dfb      	adds	r3, r7, #7
 8016610:	701a      	strb	r2, [r3, #0]
 8016612:	1dbb      	adds	r3, r7, #6
 8016614:	1c0a      	adds	r2, r1, #0
 8016616:	701a      	strb	r2, [r3, #0]
  /* Send the requested reset */
  return USBPD_PHY_SendMessage(PortNum, Type, NULL, 0);
 8016618:	1dbb      	adds	r3, r7, #6
 801661a:	7819      	ldrb	r1, [r3, #0]
 801661c:	1dfb      	adds	r3, r7, #7
 801661e:	7818      	ldrb	r0, [r3, #0]
 8016620:	2300      	movs	r3, #0
 8016622:	2200      	movs	r2, #0
 8016624:	f000 f805 	bl	8016632 <USBPD_PHY_SendMessage>
 8016628:	0003      	movs	r3, r0
}
 801662a:	0018      	movs	r0, r3
 801662c:	46bd      	mov	sp, r7
 801662e:	b002      	add	sp, #8
 8016630:	bd80      	pop	{r7, pc}

08016632 <USBPD_PHY_SendMessage>:
  * @param  pBuffer   Pointer to the buffer to be transmitted
  * @param  Size      Size of the buffer (bytes)
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_SendMessage(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint16_t Size)
{
 8016632:	b590      	push	{r4, r7, lr}
 8016634:	b083      	sub	sp, #12
 8016636:	af00      	add	r7, sp, #0
 8016638:	0004      	movs	r4, r0
 801663a:	0008      	movs	r0, r1
 801663c:	603a      	str	r2, [r7, #0]
 801663e:	0019      	movs	r1, r3
 8016640:	1dfb      	adds	r3, r7, #7
 8016642:	1c22      	adds	r2, r4, #0
 8016644:	701a      	strb	r2, [r3, #0]
 8016646:	1dbb      	adds	r3, r7, #6
 8016648:	1c02      	adds	r2, r0, #0
 801664a:	701a      	strb	r2, [r3, #0]
 801664c:	1d3b      	adds	r3, r7, #4
 801664e:	1c0a      	adds	r2, r1, #0
 8016650:	801a      	strh	r2, [r3, #0]
  /* Trace to track message */
  return USBPD_HW_IF_SendBuffer(PortNum, Type, pBuffer,  Size);
 8016652:	1d3b      	adds	r3, r7, #4
 8016654:	881c      	ldrh	r4, [r3, #0]
 8016656:	683a      	ldr	r2, [r7, #0]
 8016658:	1dbb      	adds	r3, r7, #6
 801665a:	7819      	ldrb	r1, [r3, #0]
 801665c:	1dfb      	adds	r3, r7, #7
 801665e:	7818      	ldrb	r0, [r3, #0]
 8016660:	0023      	movs	r3, r4
 8016662:	f000 fb2f 	bl	8016cc4 <USBPD_HW_IF_SendBuffer>
 8016666:	0003      	movs	r3, r0
}
 8016668:	0018      	movs	r0, r3
 801666a:	46bd      	mov	sp, r7
 801666c:	b003      	add	sp, #12
 801666e:	bd90      	pop	{r4, r7, pc}

08016670 <USBPD_PHY_Send_BIST_Pattern>:
  * @brief  Send BIST pattern.
  * @param  PortNum   Number of the port
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Send_BIST_Pattern(uint8_t PortNum)
{
 8016670:	b580      	push	{r7, lr}
 8016672:	b082      	sub	sp, #8
 8016674:	af00      	add	r7, sp, #0
 8016676:	0002      	movs	r2, r0
 8016678:	1dfb      	adds	r3, r7, #7
 801667a:	701a      	strb	r2, [r3, #0]
  /* Call the low-level function (HW_IF) to accomplish the BIST Carrier Mode Transmission */
  USBPD_HW_IF_Send_BIST_Pattern(PortNum);
 801667c:	1dfb      	adds	r3, r7, #7
 801667e:	781b      	ldrb	r3, [r3, #0]
 8016680:	0018      	movs	r0, r3
 8016682:	f000 fc7d 	bl	8016f80 <USBPD_HW_IF_Send_BIST_Pattern>
  return USBPD_OK;
 8016686:	2300      	movs	r3, #0
}
 8016688:	0018      	movs	r0, r3
 801668a:	46bd      	mov	sp, r7
 801668c:	b002      	add	sp, #8
 801668e:	bd80      	pop	{r7, pc}

08016690 <USBPD_PHY_ExitTransmit>:
  * @param  PortNum port number value
  * @param  mode    SOP BIST MODE 2
  * @retval USBPD   status
  */
USBPD_StatusTypeDef USBPD_PHY_ExitTransmit(uint8_t PortNum, USBPD_SOPType_TypeDef mode)
{
 8016690:	b580      	push	{r7, lr}
 8016692:	b082      	sub	sp, #8
 8016694:	af00      	add	r7, sp, #0
 8016696:	0002      	movs	r2, r0
 8016698:	1dfb      	adds	r3, r7, #7
 801669a:	701a      	strb	r2, [r3, #0]
 801669c:	1dbb      	adds	r3, r7, #6
 801669e:	1c0a      	adds	r2, r1, #0
 80166a0:	701a      	strb	r2, [r3, #0]
  if (USBPD_SOPTYPE_BIST_MODE_2 == mode)
 80166a2:	1dbb      	adds	r3, r7, #6
 80166a4:	781b      	ldrb	r3, [r3, #0]
 80166a6:	2b07      	cmp	r3, #7
 80166a8:	d104      	bne.n	80166b4 <USBPD_PHY_ExitTransmit+0x24>
  {
    USBPD_HW_IF_StopBISTMode2(PortNum);
 80166aa:	1dfb      	adds	r3, r7, #7
 80166ac:	781b      	ldrb	r3, [r3, #0]
 80166ae:	0018      	movs	r0, r3
 80166b0:	f000 fad0 	bl	8016c54 <USBPD_HW_IF_StopBISTMode2>
  }
  return USBPD_OK;
 80166b4:	2300      	movs	r3, #0
}
 80166b6:	0018      	movs	r0, r3
 80166b8:	46bd      	mov	sp, r7
 80166ba:	b002      	add	sp, #8
 80166bc:	bd80      	pop	{r7, pc}

080166be <USBPD_PHY_SetResistor_SinkTxNG>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port
  * @retval None
  */
void USBPD_PHY_SetResistor_SinkTxNG(uint8_t PortNum)
{
 80166be:	b580      	push	{r7, lr}
 80166c0:	b082      	sub	sp, #8
 80166c2:	af00      	add	r7, sp, #0
 80166c4:	0002      	movs	r2, r0
 80166c6:	1dfb      	adds	r3, r7, #7
 80166c8:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_SetResistor_SinkTxNG(PortNum);
 80166ca:	1dfb      	adds	r3, r7, #7
 80166cc:	781b      	ldrb	r3, [r3, #0]
 80166ce:	0018      	movs	r0, r3
 80166d0:	f001 f87e 	bl	80177d0 <USBPD_HW_IF_SetResistor_SinkTxNG>
}
 80166d4:	46c0      	nop			@ (mov r8, r8)
 80166d6:	46bd      	mov	sp, r7
 80166d8:	b002      	add	sp, #8
 80166da:	bd80      	pop	{r7, pc}

080166dc <USBPD_PHY_SetResistor_SinkTxOK>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port.
  * @retval none.
  */
void USBPD_PHY_SetResistor_SinkTxOK(uint8_t PortNum)
{
 80166dc:	b580      	push	{r7, lr}
 80166de:	b082      	sub	sp, #8
 80166e0:	af00      	add	r7, sp, #0
 80166e2:	0002      	movs	r2, r0
 80166e4:	1dfb      	adds	r3, r7, #7
 80166e6:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_SetResistor_SinkTxOK(PortNum);
 80166e8:	1dfb      	adds	r3, r7, #7
 80166ea:	781b      	ldrb	r3, [r3, #0]
 80166ec:	0018      	movs	r0, r3
 80166ee:	f001 f889 	bl	8017804 <USBPD_HW_IF_SetResistor_SinkTxOK>
}
 80166f2:	46c0      	nop			@ (mov r8, r8)
 80166f4:	46bd      	mov	sp, r7
 80166f6:	b002      	add	sp, #8
 80166f8:	bd80      	pop	{r7, pc}
	...

080166fc <USBPD_PHY_SOPSupported>:
  * @param  PortNum  Number of the port.
  * @param  SOPSupported  List of the supported SOP
  * @retval None.
  */
void USBPD_PHY_SOPSupported(uint8_t PortNum, uint32_t SOPSupported)
{
 80166fc:	b580      	push	{r7, lr}
 80166fe:	b082      	sub	sp, #8
 8016700:	af00      	add	r7, sp, #0
 8016702:	0002      	movs	r2, r0
 8016704:	6039      	str	r1, [r7, #0]
 8016706:	1dfb      	adds	r3, r7, #7
 8016708:	701a      	strb	r2, [r3, #0]
  PHY_Ports[PortNum].SupportedSOP = SOPSupported;
 801670a:	1dfb      	adds	r3, r7, #7
 801670c:	781b      	ldrb	r3, [r3, #0]
 801670e:	4a05      	ldr	r2, [pc, #20]	@ (8016724 <USBPD_PHY_SOPSupported+0x28>)
 8016710:	00db      	lsls	r3, r3, #3
 8016712:	18d3      	adds	r3, r2, r3
 8016714:	3304      	adds	r3, #4
 8016716:	683a      	ldr	r2, [r7, #0]
 8016718:	601a      	str	r2, [r3, #0]
}
 801671a:	46c0      	nop			@ (mov r8, r8)
 801671c:	46bd      	mov	sp, r7
 801671e:	b002      	add	sp, #8
 8016720:	bd80      	pop	{r7, pc}
 8016722:	46c0      	nop			@ (mov r8, r8)
 8016724:	20011b88 	.word	0x20011b88

08016728 <USBPD_PHY_IsResistor_SinkTxOk>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port.
  * @retval USBPD_TRUE or USBPD_FALSE
  */
uint8_t USBPD_PHY_IsResistor_SinkTxOk(uint8_t PortNum)
{
 8016728:	b580      	push	{r7, lr}
 801672a:	b082      	sub	sp, #8
 801672c:	af00      	add	r7, sp, #0
 801672e:	0002      	movs	r2, r0
 8016730:	1dfb      	adds	r3, r7, #7
 8016732:	701a      	strb	r2, [r3, #0]
  return USBPD_HW_IF_IsResistor_SinkTxOk(PortNum);
 8016734:	1dfb      	adds	r3, r7, #7
 8016736:	781b      	ldrb	r3, [r3, #0]
 8016738:	0018      	movs	r0, r3
 801673a:	f001 f87d 	bl	8017838 <USBPD_HW_IF_IsResistor_SinkTxOk>
 801673e:	0003      	movs	r3, r0
}
 8016740:	0018      	movs	r0, r3
 8016742:	46bd      	mov	sp, r7
 8016744:	b002      	add	sp, #8
 8016746:	bd80      	pop	{r7, pc}

08016748 <USBPD_PHY_FastRoleSwapSignalling>:
  * @brief  function to generate an FRS signalling
  * @param  PortNum  Number of the port.
  * @retval None.
  */
void USBPD_PHY_FastRoleSwapSignalling(uint8_t PortNum)
{
 8016748:	b580      	push	{r7, lr}
 801674a:	b082      	sub	sp, #8
 801674c:	af00      	add	r7, sp, #0
 801674e:	0002      	movs	r2, r0
 8016750:	1dfb      	adds	r3, r7, #7
 8016752:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_FastRoleSwapSignalling(PortNum);
 8016754:	1dfb      	adds	r3, r7, #7
 8016756:	781b      	ldrb	r3, [r3, #0]
 8016758:	0018      	movs	r0, r3
 801675a:	f001 f8b1 	bl	80178c0 <USBPD_HW_IF_FastRoleSwapSignalling>
}
 801675e:	46c0      	nop			@ (mov r8, r8)
 8016760:	46bd      	mov	sp, r7
 8016762:	b002      	add	sp, #8
 8016764:	bd80      	pop	{r7, pc}

08016766 <USBPD_PHY_EnableRX>:
  * @brief  function used to enable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_EnableRX(uint8_t PortNum)
{
 8016766:	b580      	push	{r7, lr}
 8016768:	b082      	sub	sp, #8
 801676a:	af00      	add	r7, sp, #0
 801676c:	0002      	movs	r2, r0
 801676e:	1dfb      	adds	r3, r7, #7
 8016770:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_EnableRX(PortNum);
 8016772:	1dfb      	adds	r3, r7, #7
 8016774:	781b      	ldrb	r3, [r3, #0]
 8016776:	0018      	movs	r0, r3
 8016778:	f000 fe0a 	bl	8017390 <USBPD_HW_IF_EnableRX>
}
 801677c:	46c0      	nop			@ (mov r8, r8)
 801677e:	46bd      	mov	sp, r7
 8016780:	b002      	add	sp, #8
 8016782:	bd80      	pop	{r7, pc}

08016784 <USBPD_PHY_DisableRX>:
  * @brief  function used to disable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_DisableRX(uint8_t PortNum)
{
 8016784:	b580      	push	{r7, lr}
 8016786:	b082      	sub	sp, #8
 8016788:	af00      	add	r7, sp, #0
 801678a:	0002      	movs	r2, r0
 801678c:	1dfb      	adds	r3, r7, #7
 801678e:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_DisableRX(PortNum);
 8016790:	1dfb      	adds	r3, r7, #7
 8016792:	781b      	ldrb	r3, [r3, #0]
 8016794:	0018      	movs	r0, r3
 8016796:	f000 fe13 	bl	80173c0 <USBPD_HW_IF_DisableRX>
}
 801679a:	46c0      	nop			@ (mov r8, r8)
 801679c:	46bd      	mov	sp, r7
 801679e:	b002      	add	sp, #8
 80167a0:	bd80      	pop	{r7, pc}
	...

080167a4 <PHY_Rx_Completed>:
  * @param  PortNum   Number of the port.
  * @param  MsgType   SOP Message Type
  * @retval None.
  */
void PHY_Rx_Completed(uint8_t PortNum, uint32_t MsgType)
{
 80167a4:	b590      	push	{r4, r7, lr}
 80167a6:	b085      	sub	sp, #20
 80167a8:	af00      	add	r7, sp, #0
 80167aa:	0002      	movs	r2, r0
 80167ac:	6039      	str	r1, [r7, #0]
 80167ae:	1dfb      	adds	r3, r7, #7
 80167b0:	701a      	strb	r2, [r3, #0]
  const USBPD_SOPType_TypeDef tab_sop_value[] =
 80167b2:	2008      	movs	r0, #8
 80167b4:	183b      	adds	r3, r7, r0
 80167b6:	4a2e      	ldr	r2, [pc, #184]	@ (8016870 <PHY_Rx_Completed+0xcc>)
 80167b8:	6811      	ldr	r1, [r2, #0]
 80167ba:	6019      	str	r1, [r3, #0]
 80167bc:	8892      	ldrh	r2, [r2, #4]
 80167be:	809a      	strh	r2, [r3, #4]
    USBPD_SOPTYPE_SOP, USBPD_SOPTYPE_SOP1, USBPD_SOPTYPE_SOP2,
    USBPD_SOPTYPE_SOP1_DEBUG, USBPD_SOPTYPE_SOP2_DEBUG, USBPD_SOPTYPE_CABLE_RESET
  };
  USBPD_SOPType_TypeDef _msgtype;

  _msgtype = tab_sop_value[MsgType];
 80167c0:	240f      	movs	r4, #15
 80167c2:	193b      	adds	r3, r7, r4
 80167c4:	1839      	adds	r1, r7, r0
 80167c6:	683a      	ldr	r2, [r7, #0]
 80167c8:	188a      	adds	r2, r1, r2
 80167ca:	7812      	ldrb	r2, [r2, #0]
 80167cc:	701a      	strb	r2, [r3, #0]

  /* check if the message must be forwarded to usbpd stack */
  switch (_msgtype)
 80167ce:	193b      	adds	r3, r7, r4
 80167d0:	781b      	ldrb	r3, [r3, #0]
 80167d2:	2b04      	cmp	r3, #4
 80167d4:	dc02      	bgt.n	80167dc <PHY_Rx_Completed+0x38>
 80167d6:	2b00      	cmp	r3, #0
 80167d8:	da1d      	bge.n	8016816 <PHY_Rx_Completed+0x72>
                        2u + (header_rx.b.NumberOfDataObjects * 4u));
      }
#endif /* DEBUG_NOTFWD */
      break;
    default :
      break;
 80167da:	e040      	b.n	801685e <PHY_Rx_Completed+0xba>
  switch (_msgtype)
 80167dc:	2b06      	cmp	r3, #6
 80167de:	d13e      	bne.n	801685e <PHY_Rx_Completed+0xba>
      if (0x1Eu == (PHY_Ports[PortNum].SupportedSOP & 0x1Eu))
 80167e0:	1dfb      	adds	r3, r7, #7
 80167e2:	781b      	ldrb	r3, [r3, #0]
 80167e4:	4a23      	ldr	r2, [pc, #140]	@ (8016874 <PHY_Rx_Completed+0xd0>)
 80167e6:	00db      	lsls	r3, r3, #3
 80167e8:	18d3      	adds	r3, r2, r3
 80167ea:	3304      	adds	r3, #4
 80167ec:	681b      	ldr	r3, [r3, #0]
 80167ee:	221e      	movs	r2, #30
 80167f0:	4013      	ands	r3, r2
 80167f2:	2b1e      	cmp	r3, #30
 80167f4:	d135      	bne.n	8016862 <PHY_Rx_Completed+0xbe>
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 80167f6:	1dfb      	adds	r3, r7, #7
 80167f8:	781a      	ldrb	r2, [r3, #0]
 80167fa:	491f      	ldr	r1, [pc, #124]	@ (8016878 <PHY_Rx_Completed+0xd4>)
 80167fc:	0013      	movs	r3, r2
 80167fe:	011b      	lsls	r3, r3, #4
 8016800:	1a9b      	subs	r3, r3, r2
 8016802:	009b      	lsls	r3, r3, #2
 8016804:	18cb      	adds	r3, r1, r3
 8016806:	331c      	adds	r3, #28
 8016808:	681b      	ldr	r3, [r3, #0]
 801680a:	1dfa      	adds	r2, r7, #7
 801680c:	7812      	ldrb	r2, [r2, #0]
 801680e:	2106      	movs	r1, #6
 8016810:	0010      	movs	r0, r2
 8016812:	4798      	blx	r3
      break;
 8016814:	e025      	b.n	8016862 <PHY_Rx_Completed+0xbe>
      if (!((uint8_t)(0x1u << _msgtype) != (PHY_Ports[PortNum].SupportedSOP & (uint8_t)(0x1u << _msgtype))))
 8016816:	240f      	movs	r4, #15
 8016818:	193b      	adds	r3, r7, r4
 801681a:	781b      	ldrb	r3, [r3, #0]
 801681c:	2201      	movs	r2, #1
 801681e:	409a      	lsls	r2, r3
 8016820:	0013      	movs	r3, r2
 8016822:	b2db      	uxtb	r3, r3
 8016824:	0018      	movs	r0, r3
 8016826:	1dfb      	adds	r3, r7, #7
 8016828:	781b      	ldrb	r3, [r3, #0]
 801682a:	4a12      	ldr	r2, [pc, #72]	@ (8016874 <PHY_Rx_Completed+0xd0>)
 801682c:	00db      	lsls	r3, r3, #3
 801682e:	18d3      	adds	r3, r2, r3
 8016830:	3304      	adds	r3, #4
 8016832:	681b      	ldr	r3, [r3, #0]
 8016834:	193a      	adds	r2, r7, r4
 8016836:	7812      	ldrb	r2, [r2, #0]
 8016838:	2101      	movs	r1, #1
 801683a:	4091      	lsls	r1, r2
 801683c:	000a      	movs	r2, r1
 801683e:	b2d2      	uxtb	r2, r2
 8016840:	4013      	ands	r3, r2
 8016842:	4298      	cmp	r0, r3
 8016844:	d10f      	bne.n	8016866 <PHY_Rx_Completed+0xc2>
        PHY_Ports[PortNum].USBPD_PHY_MessageReceived(PortNum, _msgtype);
 8016846:	1dfb      	adds	r3, r7, #7
 8016848:	781a      	ldrb	r2, [r3, #0]
 801684a:	4b0a      	ldr	r3, [pc, #40]	@ (8016874 <PHY_Rx_Completed+0xd0>)
 801684c:	00d2      	lsls	r2, r2, #3
 801684e:	58d3      	ldr	r3, [r2, r3]
 8016850:	193a      	adds	r2, r7, r4
 8016852:	7811      	ldrb	r1, [r2, #0]
 8016854:	1dfa      	adds	r2, r7, #7
 8016856:	7812      	ldrb	r2, [r2, #0]
 8016858:	0010      	movs	r0, r2
 801685a:	4798      	blx	r3
      break;
 801685c:	e003      	b.n	8016866 <PHY_Rx_Completed+0xc2>
      break;
 801685e:	46c0      	nop			@ (mov r8, r8)
 8016860:	e002      	b.n	8016868 <PHY_Rx_Completed+0xc4>
      break;
 8016862:	46c0      	nop			@ (mov r8, r8)
 8016864:	e000      	b.n	8016868 <PHY_Rx_Completed+0xc4>
      break;
 8016866:	46c0      	nop			@ (mov r8, r8)
  }
}
 8016868:	46c0      	nop			@ (mov r8, r8)
 801686a:	46bd      	mov	sp, r7
 801686c:	b005      	add	sp, #20
 801686e:	bd90      	pop	{r4, r7, pc}
 8016870:	0801f414 	.word	0x0801f414
 8016874:	20011b88 	.word	0x20011b88
 8016878:	20011b98 	.word	0x20011b98

0801687c <LL_AHB1_GRP1_EnableClock>:
{
 801687c:	b580      	push	{r7, lr}
 801687e:	b084      	sub	sp, #16
 8016880:	af00      	add	r7, sp, #0
 8016882:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8016884:	4b07      	ldr	r3, [pc, #28]	@ (80168a4 <LL_AHB1_GRP1_EnableClock+0x28>)
 8016886:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8016888:	4b06      	ldr	r3, [pc, #24]	@ (80168a4 <LL_AHB1_GRP1_EnableClock+0x28>)
 801688a:	687a      	ldr	r2, [r7, #4]
 801688c:	430a      	orrs	r2, r1
 801688e:	639a      	str	r2, [r3, #56]	@ 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8016890:	4b04      	ldr	r3, [pc, #16]	@ (80168a4 <LL_AHB1_GRP1_EnableClock+0x28>)
 8016892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016894:	687a      	ldr	r2, [r7, #4]
 8016896:	4013      	ands	r3, r2
 8016898:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 801689a:	68fb      	ldr	r3, [r7, #12]
}
 801689c:	46c0      	nop			@ (mov r8, r8)
 801689e:	46bd      	mov	sp, r7
 80168a0:	b004      	add	sp, #16
 80168a2:	bd80      	pop	{r7, pc}
 80168a4:	40021000 	.word	0x40021000

080168a8 <LL_APB1_GRP1_EnableClock>:
{
 80168a8:	b580      	push	{r7, lr}
 80168aa:	b084      	sub	sp, #16
 80168ac:	af00      	add	r7, sp, #0
 80168ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR1, Periphs);
 80168b0:	4b07      	ldr	r3, [pc, #28]	@ (80168d0 <LL_APB1_GRP1_EnableClock+0x28>)
 80168b2:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80168b4:	4b06      	ldr	r3, [pc, #24]	@ (80168d0 <LL_APB1_GRP1_EnableClock+0x28>)
 80168b6:	687a      	ldr	r2, [r7, #4]
 80168b8:	430a      	orrs	r2, r1
 80168ba:	63da      	str	r2, [r3, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 80168bc:	4b04      	ldr	r3, [pc, #16]	@ (80168d0 <LL_APB1_GRP1_EnableClock+0x28>)
 80168be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80168c0:	687a      	ldr	r2, [r7, #4]
 80168c2:	4013      	ands	r3, r2
 80168c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80168c6:	68fb      	ldr	r3, [r7, #12]
}
 80168c8:	46c0      	nop			@ (mov r8, r8)
 80168ca:	46bd      	mov	sp, r7
 80168cc:	b004      	add	sp, #16
 80168ce:	bd80      	pop	{r7, pc}
 80168d0:	40021000 	.word	0x40021000

080168d4 <LL_APB2_GRP1_EnableClock>:
{
 80168d4:	b580      	push	{r7, lr}
 80168d6:	b084      	sub	sp, #16
 80168d8:	af00      	add	r7, sp, #0
 80168da:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR2, Periphs);
 80168dc:	4b07      	ldr	r3, [pc, #28]	@ (80168fc <LL_APB2_GRP1_EnableClock+0x28>)
 80168de:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80168e0:	4b06      	ldr	r3, [pc, #24]	@ (80168fc <LL_APB2_GRP1_EnableClock+0x28>)
 80168e2:	687a      	ldr	r2, [r7, #4]
 80168e4:	430a      	orrs	r2, r1
 80168e6:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 80168e8:	4b04      	ldr	r3, [pc, #16]	@ (80168fc <LL_APB2_GRP1_EnableClock+0x28>)
 80168ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80168ec:	687a      	ldr	r2, [r7, #4]
 80168ee:	4013      	ands	r3, r2
 80168f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80168f2:	68fb      	ldr	r3, [r7, #12]
}
 80168f4:	46c0      	nop			@ (mov r8, r8)
 80168f6:	46bd      	mov	sp, r7
 80168f8:	b004      	add	sp, #16
 80168fa:	bd80      	pop	{r7, pc}
 80168fc:	40021000 	.word	0x40021000

08016900 <LL_UCPD_Enable>:
{
 8016900:	b580      	push	{r7, lr}
 8016902:	b082      	sub	sp, #8
 8016904:	af00      	add	r7, sp, #0
 8016906:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 8016908:	687b      	ldr	r3, [r7, #4]
 801690a:	681b      	ldr	r3, [r3, #0]
 801690c:	2280      	movs	r2, #128	@ 0x80
 801690e:	0612      	lsls	r2, r2, #24
 8016910:	431a      	orrs	r2, r3
 8016912:	687b      	ldr	r3, [r7, #4]
 8016914:	601a      	str	r2, [r3, #0]
}
 8016916:	46c0      	nop			@ (mov r8, r8)
 8016918:	46bd      	mov	sp, r7
 801691a:	b002      	add	sp, #8
 801691c:	bd80      	pop	{r7, pc}

0801691e <LL_UCPD_Disable>:
{
 801691e:	b580      	push	{r7, lr}
 8016920:	b082      	sub	sp, #8
 8016922:	af00      	add	r7, sp, #0
 8016924:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 8016926:	687b      	ldr	r3, [r7, #4]
 8016928:	681b      	ldr	r3, [r3, #0]
 801692a:	005b      	lsls	r3, r3, #1
 801692c:	085a      	lsrs	r2, r3, #1
 801692e:	687b      	ldr	r3, [r7, #4]
 8016930:	601a      	str	r2, [r3, #0]
}
 8016932:	46c0      	nop			@ (mov r8, r8)
 8016934:	46bd      	mov	sp, r7
 8016936:	b002      	add	sp, #8
 8016938:	bd80      	pop	{r7, pc}
	...

0801693c <LL_UCPD_TypeCDetectionCC2Enable>:
{
 801693c:	b580      	push	{r7, lr}
 801693e:	b082      	sub	sp, #8
 8016940:	af00      	add	r7, sp, #0
 8016942:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 8016944:	687b      	ldr	r3, [r7, #4]
 8016946:	68db      	ldr	r3, [r3, #12]
 8016948:	4a03      	ldr	r2, [pc, #12]	@ (8016958 <LL_UCPD_TypeCDetectionCC2Enable+0x1c>)
 801694a:	401a      	ands	r2, r3
 801694c:	687b      	ldr	r3, [r7, #4]
 801694e:	60da      	str	r2, [r3, #12]
}
 8016950:	46c0      	nop			@ (mov r8, r8)
 8016952:	46bd      	mov	sp, r7
 8016954:	b002      	add	sp, #8
 8016956:	bd80      	pop	{r7, pc}
 8016958:	ffdfffff 	.word	0xffdfffff

0801695c <LL_UCPD_TypeCDetectionCC2Disable>:
{
 801695c:	b580      	push	{r7, lr}
 801695e:	b082      	sub	sp, #8
 8016960:	af00      	add	r7, sp, #0
 8016962:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 8016964:	687b      	ldr	r3, [r7, #4]
 8016966:	68db      	ldr	r3, [r3, #12]
 8016968:	2280      	movs	r2, #128	@ 0x80
 801696a:	0392      	lsls	r2, r2, #14
 801696c:	431a      	orrs	r2, r3
 801696e:	687b      	ldr	r3, [r7, #4]
 8016970:	60da      	str	r2, [r3, #12]
}
 8016972:	46c0      	nop			@ (mov r8, r8)
 8016974:	46bd      	mov	sp, r7
 8016976:	b002      	add	sp, #8
 8016978:	bd80      	pop	{r7, pc}
	...

0801697c <LL_UCPD_TypeCDetectionCC1Enable>:
{
 801697c:	b580      	push	{r7, lr}
 801697e:	b082      	sub	sp, #8
 8016980:	af00      	add	r7, sp, #0
 8016982:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 8016984:	687b      	ldr	r3, [r7, #4]
 8016986:	68db      	ldr	r3, [r3, #12]
 8016988:	4a03      	ldr	r2, [pc, #12]	@ (8016998 <LL_UCPD_TypeCDetectionCC1Enable+0x1c>)
 801698a:	401a      	ands	r2, r3
 801698c:	687b      	ldr	r3, [r7, #4]
 801698e:	60da      	str	r2, [r3, #12]
}
 8016990:	46c0      	nop			@ (mov r8, r8)
 8016992:	46bd      	mov	sp, r7
 8016994:	b002      	add	sp, #8
 8016996:	bd80      	pop	{r7, pc}
 8016998:	ffefffff 	.word	0xffefffff

0801699c <LL_UCPD_TypeCDetectionCC1Disable>:
{
 801699c:	b580      	push	{r7, lr}
 801699e:	b082      	sub	sp, #8
 80169a0:	af00      	add	r7, sp, #0
 80169a2:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 80169a4:	687b      	ldr	r3, [r7, #4]
 80169a6:	68db      	ldr	r3, [r3, #12]
 80169a8:	2280      	movs	r2, #128	@ 0x80
 80169aa:	0352      	lsls	r2, r2, #13
 80169ac:	431a      	orrs	r2, r3
 80169ae:	687b      	ldr	r3, [r7, #4]
 80169b0:	60da      	str	r2, [r3, #12]
}
 80169b2:	46c0      	nop			@ (mov r8, r8)
 80169b4:	46bd      	mov	sp, r7
 80169b6:	b002      	add	sp, #8
 80169b8:	bd80      	pop	{r7, pc}

080169ba <LL_UCPD_SignalFRSTX>:
{
 80169ba:	b580      	push	{r7, lr}
 80169bc:	b082      	sub	sp, #8
 80169be:	af00      	add	r7, sp, #0
 80169c0:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_FRSTX);
 80169c2:	687b      	ldr	r3, [r7, #4]
 80169c4:	68db      	ldr	r3, [r3, #12]
 80169c6:	2280      	movs	r2, #128	@ 0x80
 80169c8:	0292      	lsls	r2, r2, #10
 80169ca:	431a      	orrs	r2, r3
 80169cc:	687b      	ldr	r3, [r7, #4]
 80169ce:	60da      	str	r2, [r3, #12]
}
 80169d0:	46c0      	nop			@ (mov r8, r8)
 80169d2:	46bd      	mov	sp, r7
 80169d4:	b002      	add	sp, #8
 80169d6:	bd80      	pop	{r7, pc}

080169d8 <LL_UCPD_FRSDetectionEnable>:
{
 80169d8:	b580      	push	{r7, lr}
 80169da:	b082      	sub	sp, #8
 80169dc:	af00      	add	r7, sp, #0
 80169de:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 80169e0:	687b      	ldr	r3, [r7, #4]
 80169e2:	68db      	ldr	r3, [r3, #12]
 80169e4:	2280      	movs	r2, #128	@ 0x80
 80169e6:	0252      	lsls	r2, r2, #9
 80169e8:	431a      	orrs	r2, r3
 80169ea:	687b      	ldr	r3, [r7, #4]
 80169ec:	60da      	str	r2, [r3, #12]
}
 80169ee:	46c0      	nop			@ (mov r8, r8)
 80169f0:	46bd      	mov	sp, r7
 80169f2:	b002      	add	sp, #8
 80169f4:	bd80      	pop	{r7, pc}
	...

080169f8 <LL_UCPD_FRSDetectionDisable>:
{
 80169f8:	b580      	push	{r7, lr}
 80169fa:	b082      	sub	sp, #8
 80169fc:	af00      	add	r7, sp, #0
 80169fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 8016a00:	687b      	ldr	r3, [r7, #4]
 8016a02:	68db      	ldr	r3, [r3, #12]
 8016a04:	4a03      	ldr	r2, [pc, #12]	@ (8016a14 <LL_UCPD_FRSDetectionDisable+0x1c>)
 8016a06:	401a      	ands	r2, r3
 8016a08:	687b      	ldr	r3, [r7, #4]
 8016a0a:	60da      	str	r2, [r3, #12]
}
 8016a0c:	46c0      	nop			@ (mov r8, r8)
 8016a0e:	46bd      	mov	sp, r7
 8016a10:	b002      	add	sp, #8
 8016a12:	bd80      	pop	{r7, pc}
 8016a14:	fffeffff 	.word	0xfffeffff

08016a18 <LL_UCPD_SetccEnable>:
{
 8016a18:	b580      	push	{r7, lr}
 8016a1a:	b082      	sub	sp, #8
 8016a1c:	af00      	add	r7, sp, #0
 8016a1e:	6078      	str	r0, [r7, #4]
 8016a20:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 8016a22:	687b      	ldr	r3, [r7, #4]
 8016a24:	68db      	ldr	r3, [r3, #12]
 8016a26:	4a05      	ldr	r2, [pc, #20]	@ (8016a3c <LL_UCPD_SetccEnable+0x24>)
 8016a28:	401a      	ands	r2, r3
 8016a2a:	683b      	ldr	r3, [r7, #0]
 8016a2c:	431a      	orrs	r2, r3
 8016a2e:	687b      	ldr	r3, [r7, #4]
 8016a30:	60da      	str	r2, [r3, #12]
}
 8016a32:	46c0      	nop			@ (mov r8, r8)
 8016a34:	46bd      	mov	sp, r7
 8016a36:	b002      	add	sp, #8
 8016a38:	bd80      	pop	{r7, pc}
 8016a3a:	46c0      	nop			@ (mov r8, r8)
 8016a3c:	fffff3ff 	.word	0xfffff3ff

08016a40 <LL_UCPD_SetSNKRole>:
{
 8016a40:	b580      	push	{r7, lr}
 8016a42:	b082      	sub	sp, #8
 8016a44:	af00      	add	r7, sp, #0
 8016a46:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 8016a48:	687b      	ldr	r3, [r7, #4]
 8016a4a:	68db      	ldr	r3, [r3, #12]
 8016a4c:	2280      	movs	r2, #128	@ 0x80
 8016a4e:	0092      	lsls	r2, r2, #2
 8016a50:	431a      	orrs	r2, r3
 8016a52:	687b      	ldr	r3, [r7, #4]
 8016a54:	60da      	str	r2, [r3, #12]
}
 8016a56:	46c0      	nop			@ (mov r8, r8)
 8016a58:	46bd      	mov	sp, r7
 8016a5a:	b002      	add	sp, #8
 8016a5c:	bd80      	pop	{r7, pc}
	...

08016a60 <LL_UCPD_SetSRCRole>:
{
 8016a60:	b580      	push	{r7, lr}
 8016a62:	b082      	sub	sp, #8
 8016a64:	af00      	add	r7, sp, #0
 8016a66:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 8016a68:	687b      	ldr	r3, [r7, #4]
 8016a6a:	68db      	ldr	r3, [r3, #12]
 8016a6c:	4a03      	ldr	r2, [pc, #12]	@ (8016a7c <LL_UCPD_SetSRCRole+0x1c>)
 8016a6e:	401a      	ands	r2, r3
 8016a70:	687b      	ldr	r3, [r7, #4]
 8016a72:	60da      	str	r2, [r3, #12]
}
 8016a74:	46c0      	nop			@ (mov r8, r8)
 8016a76:	46bd      	mov	sp, r7
 8016a78:	b002      	add	sp, #8
 8016a7a:	bd80      	pop	{r7, pc}
 8016a7c:	fffffdff 	.word	0xfffffdff

08016a80 <LL_UCPD_SetRpResistor>:
{
 8016a80:	b580      	push	{r7, lr}
 8016a82:	b082      	sub	sp, #8
 8016a84:	af00      	add	r7, sp, #0
 8016a86:	6078      	str	r0, [r7, #4]
 8016a88:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_ANASUBMODE,  Resistor);
 8016a8a:	687b      	ldr	r3, [r7, #4]
 8016a8c:	68db      	ldr	r3, [r3, #12]
 8016a8e:	4a05      	ldr	r2, [pc, #20]	@ (8016aa4 <LL_UCPD_SetRpResistor+0x24>)
 8016a90:	401a      	ands	r2, r3
 8016a92:	683b      	ldr	r3, [r7, #0]
 8016a94:	431a      	orrs	r2, r3
 8016a96:	687b      	ldr	r3, [r7, #4]
 8016a98:	60da      	str	r2, [r3, #12]
}
 8016a9a:	46c0      	nop			@ (mov r8, r8)
 8016a9c:	46bd      	mov	sp, r7
 8016a9e:	b002      	add	sp, #8
 8016aa0:	bd80      	pop	{r7, pc}
 8016aa2:	46c0      	nop			@ (mov r8, r8)
 8016aa4:	fffffe7f 	.word	0xfffffe7f

08016aa8 <LL_UCPD_SetCCPin>:
{
 8016aa8:	b580      	push	{r7, lr}
 8016aaa:	b082      	sub	sp, #8
 8016aac:	af00      	add	r7, sp, #0
 8016aae:	6078      	str	r0, [r7, #4]
 8016ab0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_PHYCCSEL,  CCPin);
 8016ab2:	687b      	ldr	r3, [r7, #4]
 8016ab4:	68db      	ldr	r3, [r3, #12]
 8016ab6:	2240      	movs	r2, #64	@ 0x40
 8016ab8:	4393      	bics	r3, r2
 8016aba:	001a      	movs	r2, r3
 8016abc:	683b      	ldr	r3, [r7, #0]
 8016abe:	431a      	orrs	r2, r3
 8016ac0:	687b      	ldr	r3, [r7, #4]
 8016ac2:	60da      	str	r2, [r3, #12]
}
 8016ac4:	46c0      	nop			@ (mov r8, r8)
 8016ac6:	46bd      	mov	sp, r7
 8016ac8:	b002      	add	sp, #8
 8016aca:	bd80      	pop	{r7, pc}

08016acc <LL_UCPD_RxEnable>:
{
 8016acc:	b580      	push	{r7, lr}
 8016ace:	b082      	sub	sp, #8
 8016ad0:	af00      	add	r7, sp, #0
 8016ad2:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 8016ad4:	687b      	ldr	r3, [r7, #4]
 8016ad6:	68db      	ldr	r3, [r3, #12]
 8016ad8:	2220      	movs	r2, #32
 8016ada:	431a      	orrs	r2, r3
 8016adc:	687b      	ldr	r3, [r7, #4]
 8016ade:	60da      	str	r2, [r3, #12]
}
 8016ae0:	46c0      	nop			@ (mov r8, r8)
 8016ae2:	46bd      	mov	sp, r7
 8016ae4:	b002      	add	sp, #8
 8016ae6:	bd80      	pop	{r7, pc}

08016ae8 <LL_UCPD_RxDisable>:
{
 8016ae8:	b580      	push	{r7, lr}
 8016aea:	b082      	sub	sp, #8
 8016aec:	af00      	add	r7, sp, #0
 8016aee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 8016af0:	687b      	ldr	r3, [r7, #4]
 8016af2:	68db      	ldr	r3, [r3, #12]
 8016af4:	2220      	movs	r2, #32
 8016af6:	4393      	bics	r3, r2
 8016af8:	001a      	movs	r2, r3
 8016afa:	687b      	ldr	r3, [r7, #4]
 8016afc:	60da      	str	r2, [r3, #12]
}
 8016afe:	46c0      	nop			@ (mov r8, r8)
 8016b00:	46bd      	mov	sp, r7
 8016b02:	b002      	add	sp, #8
 8016b04:	bd80      	pop	{r7, pc}

08016b06 <LL_UCPD_SetRxMode>:
{
 8016b06:	b580      	push	{r7, lr}
 8016b08:	b082      	sub	sp, #8
 8016b0a:	af00      	add	r7, sp, #0
 8016b0c:	6078      	str	r0, [r7, #4]
 8016b0e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_RXMODE, RxMode);
 8016b10:	687b      	ldr	r3, [r7, #4]
 8016b12:	68db      	ldr	r3, [r3, #12]
 8016b14:	2210      	movs	r2, #16
 8016b16:	4393      	bics	r3, r2
 8016b18:	001a      	movs	r2, r3
 8016b1a:	683b      	ldr	r3, [r7, #0]
 8016b1c:	431a      	orrs	r2, r3
 8016b1e:	687b      	ldr	r3, [r7, #4]
 8016b20:	60da      	str	r2, [r3, #12]
}
 8016b22:	46c0      	nop			@ (mov r8, r8)
 8016b24:	46bd      	mov	sp, r7
 8016b26:	b002      	add	sp, #8
 8016b28:	bd80      	pop	{r7, pc}

08016b2a <LL_UCPD_SendHardReset>:
{
 8016b2a:	b580      	push	{r7, lr}
 8016b2c:	b082      	sub	sp, #8
 8016b2e:	af00      	add	r7, sp, #0
 8016b30:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXHRST);
 8016b32:	687b      	ldr	r3, [r7, #4]
 8016b34:	68db      	ldr	r3, [r3, #12]
 8016b36:	2208      	movs	r2, #8
 8016b38:	431a      	orrs	r2, r3
 8016b3a:	687b      	ldr	r3, [r7, #4]
 8016b3c:	60da      	str	r2, [r3, #12]
}
 8016b3e:	46c0      	nop			@ (mov r8, r8)
 8016b40:	46bd      	mov	sp, r7
 8016b42:	b002      	add	sp, #8
 8016b44:	bd80      	pop	{r7, pc}

08016b46 <LL_UCPD_SendMessage>:
{
 8016b46:	b580      	push	{r7, lr}
 8016b48:	b082      	sub	sp, #8
 8016b4a:	af00      	add	r7, sp, #0
 8016b4c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXSEND);
 8016b4e:	687b      	ldr	r3, [r7, #4]
 8016b50:	68db      	ldr	r3, [r3, #12]
 8016b52:	2204      	movs	r2, #4
 8016b54:	431a      	orrs	r2, r3
 8016b56:	687b      	ldr	r3, [r7, #4]
 8016b58:	60da      	str	r2, [r3, #12]
}
 8016b5a:	46c0      	nop			@ (mov r8, r8)
 8016b5c:	46bd      	mov	sp, r7
 8016b5e:	b002      	add	sp, #8
 8016b60:	bd80      	pop	{r7, pc}

08016b62 <LL_UCPD_SetTxMode>:
{
 8016b62:	b580      	push	{r7, lr}
 8016b64:	b082      	sub	sp, #8
 8016b66:	af00      	add	r7, sp, #0
 8016b68:	6078      	str	r0, [r7, #4]
 8016b6a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_TXMODE, TxMode);
 8016b6c:	687b      	ldr	r3, [r7, #4]
 8016b6e:	68db      	ldr	r3, [r3, #12]
 8016b70:	2203      	movs	r2, #3
 8016b72:	4393      	bics	r3, r2
 8016b74:	001a      	movs	r2, r3
 8016b76:	683b      	ldr	r3, [r7, #0]
 8016b78:	431a      	orrs	r2, r3
 8016b7a:	687b      	ldr	r3, [r7, #4]
 8016b7c:	60da      	str	r2, [r3, #12]
}
 8016b7e:	46c0      	nop			@ (mov r8, r8)
 8016b80:	46bd      	mov	sp, r7
 8016b82:	b002      	add	sp, #8
 8016b84:	bd80      	pop	{r7, pc}

08016b86 <LL_UCPD_RxDMAEnable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMAEnable(UCPD_TypeDef *UCPDx)
{
 8016b86:	b580      	push	{r7, lr}
 8016b88:	b082      	sub	sp, #8
 8016b8a:	af00      	add	r7, sp, #0
 8016b8c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 8016b8e:	687b      	ldr	r3, [r7, #4]
 8016b90:	681b      	ldr	r3, [r3, #0]
 8016b92:	2280      	movs	r2, #128	@ 0x80
 8016b94:	05d2      	lsls	r2, r2, #23
 8016b96:	431a      	orrs	r2, r3
 8016b98:	687b      	ldr	r3, [r7, #4]
 8016b9a:	601a      	str	r2, [r3, #0]
}
 8016b9c:	46c0      	nop			@ (mov r8, r8)
 8016b9e:	46bd      	mov	sp, r7
 8016ba0:	b002      	add	sp, #8
 8016ba2:	bd80      	pop	{r7, pc}

08016ba4 <LL_UCPD_RxDMADisable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMADisable(UCPD_TypeDef *UCPDx)
{
 8016ba4:	b580      	push	{r7, lr}
 8016ba6:	b082      	sub	sp, #8
 8016ba8:	af00      	add	r7, sp, #0
 8016baa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 8016bac:	687b      	ldr	r3, [r7, #4]
 8016bae:	681b      	ldr	r3, [r3, #0]
 8016bb0:	4a03      	ldr	r2, [pc, #12]	@ (8016bc0 <LL_UCPD_RxDMADisable+0x1c>)
 8016bb2:	401a      	ands	r2, r3
 8016bb4:	687b      	ldr	r3, [r7, #4]
 8016bb6:	601a      	str	r2, [r3, #0]
}
 8016bb8:	46c0      	nop			@ (mov r8, r8)
 8016bba:	46bd      	mov	sp, r7
 8016bbc:	b002      	add	sp, #8
 8016bbe:	bd80      	pop	{r7, pc}
 8016bc0:	bfffffff 	.word	0xbfffffff

08016bc4 <LL_UCPD_TxDMAEnable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMAEnable(UCPD_TypeDef *UCPDx)
{
 8016bc4:	b580      	push	{r7, lr}
 8016bc6:	b082      	sub	sp, #8
 8016bc8:	af00      	add	r7, sp, #0
 8016bca:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 8016bcc:	687b      	ldr	r3, [r7, #4]
 8016bce:	681b      	ldr	r3, [r3, #0]
 8016bd0:	2280      	movs	r2, #128	@ 0x80
 8016bd2:	0592      	lsls	r2, r2, #22
 8016bd4:	431a      	orrs	r2, r3
 8016bd6:	687b      	ldr	r3, [r7, #4]
 8016bd8:	601a      	str	r2, [r3, #0]
}
 8016bda:	46c0      	nop			@ (mov r8, r8)
 8016bdc:	46bd      	mov	sp, r7
 8016bde:	b002      	add	sp, #8
 8016be0:	bd80      	pop	{r7, pc}
	...

08016be4 <LL_UCPD_TxDMADisable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMADisable(UCPD_TypeDef *UCPDx)
{
 8016be4:	b580      	push	{r7, lr}
 8016be6:	b082      	sub	sp, #8
 8016be8:	af00      	add	r7, sp, #0
 8016bea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 8016bec:	687b      	ldr	r3, [r7, #4]
 8016bee:	681b      	ldr	r3, [r3, #0]
 8016bf0:	4a03      	ldr	r2, [pc, #12]	@ (8016c00 <LL_UCPD_TxDMADisable+0x1c>)
 8016bf2:	401a      	ands	r2, r3
 8016bf4:	687b      	ldr	r3, [r7, #4]
 8016bf6:	601a      	str	r2, [r3, #0]
}
 8016bf8:	46c0      	nop			@ (mov r8, r8)
 8016bfa:	46bd      	mov	sp, r7
 8016bfc:	b002      	add	sp, #8
 8016bfe:	bd80      	pop	{r7, pc}
 8016c00:	dfffffff 	.word	0xdfffffff

08016c04 <LL_UCPD_WriteTxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP1_DEBUG
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP2_DEBUG
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_WriteTxOrderSet(UCPD_TypeDef *UCPDx, uint32_t TxOrderSet)
{
 8016c04:	b580      	push	{r7, lr}
 8016c06:	b082      	sub	sp, #8
 8016c08:	af00      	add	r7, sp, #0
 8016c0a:	6078      	str	r0, [r7, #4]
 8016c0c:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_ORDSET, TxOrderSet);
 8016c0e:	687b      	ldr	r3, [r7, #4]
 8016c10:	683a      	ldr	r2, [r7, #0]
 8016c12:	61da      	str	r2, [r3, #28]
}
 8016c14:	46c0      	nop			@ (mov r8, r8)
 8016c16:	46bd      	mov	sp, r7
 8016c18:	b002      	add	sp, #8
 8016c1a:	bd80      	pop	{r7, pc}

08016c1c <LL_UCPD_WriteTxPaySize>:
  * @param  UCPDx UCPD Instance
  * @param  TxPaySize
  * @retval None.
  */
__STATIC_INLINE void LL_UCPD_WriteTxPaySize(UCPD_TypeDef *UCPDx, uint32_t TxPaySize)
{
 8016c1c:	b580      	push	{r7, lr}
 8016c1e:	b082      	sub	sp, #8
 8016c20:	af00      	add	r7, sp, #0
 8016c22:	6078      	str	r0, [r7, #4]
 8016c24:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_PAYSZ, TxPaySize);
 8016c26:	687b      	ldr	r3, [r7, #4]
 8016c28:	683a      	ldr	r2, [r7, #0]
 8016c2a:	621a      	str	r2, [r3, #32]
}
 8016c2c:	46c0      	nop			@ (mov r8, r8)
 8016c2e:	46bd      	mov	sp, r7
 8016c30:	b002      	add	sp, #8
 8016c32:	bd80      	pop	{r7, pc}

08016c34 <USBPD_HW_IF_GlobalHwInit>:

/* Private functions ---------------------------------------------------------*/


void USBPD_HW_IF_GlobalHwInit(void)
{
 8016c34:	b580      	push	{r7, lr}
 8016c36:	af00      	add	r7, sp, #0
  /* PWR register access (for disabling dead battery feature) */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8016c38:	2380      	movs	r3, #128	@ 0x80
 8016c3a:	055b      	lsls	r3, r3, #21
 8016c3c:	0018      	movs	r0, r3
 8016c3e:	f7ff fe33 	bl	80168a8 <LL_APB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_CRC);
 8016c42:	2380      	movs	r3, #128	@ 0x80
 8016c44:	015b      	lsls	r3, r3, #5
 8016c46:	0018      	movs	r0, r3
 8016c48:	f7ff fe18 	bl	801687c <LL_AHB1_GRP1_EnableClock>
}
 8016c4c:	46c0      	nop			@ (mov r8, r8)
 8016c4e:	46bd      	mov	sp, r7
 8016c50:	bd80      	pop	{r7, pc}
	...

08016c54 <USBPD_HW_IF_StopBISTMode2>:

#if !defined(USBPDCORE_LIB_NO_PD)
void USBPD_HW_IF_StopBISTMode2(uint8_t PortNum)
{
 8016c54:	b580      	push	{r7, lr}
 8016c56:	b084      	sub	sp, #16
 8016c58:	af00      	add	r7, sp, #0
 8016c5a:	0002      	movs	r2, r0
 8016c5c:	1dfb      	adds	r3, r7, #7
 8016c5e:	701a      	strb	r2, [r3, #0]
  uint32_t  _cr = READ_REG(Ports[PortNum].husbpd->CR) & ~(UCPD_CR_TXMODE | UCPD_CR_TXSEND);
 8016c60:	1dfb      	adds	r3, r7, #7
 8016c62:	781a      	ldrb	r2, [r3, #0]
 8016c64:	4916      	ldr	r1, [pc, #88]	@ (8016cc0 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 8016c66:	0013      	movs	r3, r2
 8016c68:	011b      	lsls	r3, r3, #4
 8016c6a:	1a9b      	subs	r3, r3, r2
 8016c6c:	009b      	lsls	r3, r3, #2
 8016c6e:	585b      	ldr	r3, [r3, r1]
 8016c70:	68db      	ldr	r3, [r3, #12]
 8016c72:	2207      	movs	r2, #7
 8016c74:	4393      	bics	r3, r2
 8016c76:	60fb      	str	r3, [r7, #12]

  LL_UCPD_Disable(Ports[PortNum].husbpd);
 8016c78:	1dfb      	adds	r3, r7, #7
 8016c7a:	781a      	ldrb	r2, [r3, #0]
 8016c7c:	4910      	ldr	r1, [pc, #64]	@ (8016cc0 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 8016c7e:	0013      	movs	r3, r2
 8016c80:	011b      	lsls	r3, r3, #4
 8016c82:	1a9b      	subs	r3, r3, r2
 8016c84:	009b      	lsls	r3, r3, #2
 8016c86:	585b      	ldr	r3, [r3, r1]
 8016c88:	0018      	movs	r0, r3
 8016c8a:	f7ff fe48 	bl	801691e <LL_UCPD_Disable>
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 8016c8e:	1dfb      	adds	r3, r7, #7
 8016c90:	781a      	ldrb	r2, [r3, #0]
 8016c92:	490b      	ldr	r1, [pc, #44]	@ (8016cc0 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 8016c94:	0013      	movs	r3, r2
 8016c96:	011b      	lsls	r3, r3, #4
 8016c98:	1a9b      	subs	r3, r3, r2
 8016c9a:	009b      	lsls	r3, r3, #2
 8016c9c:	585b      	ldr	r3, [r3, r1]
 8016c9e:	0018      	movs	r0, r3
 8016ca0:	f7ff fe2e 	bl	8016900 <LL_UCPD_Enable>

  Ports[PortNum].husbpd->CR = _cr;
 8016ca4:	1dfb      	adds	r3, r7, #7
 8016ca6:	781a      	ldrb	r2, [r3, #0]
 8016ca8:	4905      	ldr	r1, [pc, #20]	@ (8016cc0 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 8016caa:	0013      	movs	r3, r2
 8016cac:	011b      	lsls	r3, r3, #4
 8016cae:	1a9b      	subs	r3, r3, r2
 8016cb0:	009b      	lsls	r3, r3, #2
 8016cb2:	585b      	ldr	r3, [r3, r1]
 8016cb4:	68fa      	ldr	r2, [r7, #12]
 8016cb6:	60da      	str	r2, [r3, #12]
}
 8016cb8:	46c0      	nop			@ (mov r8, r8)
 8016cba:	46bd      	mov	sp, r7
 8016cbc:	b004      	add	sp, #16
 8016cbe:	bd80      	pop	{r7, pc}
 8016cc0:	20011b98 	.word	0x20011b98

08016cc4 <USBPD_HW_IF_SendBuffer>:

USBPD_StatusTypeDef USBPD_HW_IF_SendBuffer(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint32_t Size)
{
 8016cc4:	b590      	push	{r4, r7, lr}
 8016cc6:	b08b      	sub	sp, #44	@ 0x2c
 8016cc8:	af00      	add	r7, sp, #0
 8016cca:	60ba      	str	r2, [r7, #8]
 8016ccc:	607b      	str	r3, [r7, #4]
 8016cce:	240f      	movs	r4, #15
 8016cd0:	193b      	adds	r3, r7, r4
 8016cd2:	1c02      	adds	r2, r0, #0
 8016cd4:	701a      	strb	r2, [r3, #0]
 8016cd6:	200e      	movs	r0, #14
 8016cd8:	183b      	adds	r3, r7, r0
 8016cda:	1c0a      	adds	r2, r1, #0
 8016cdc:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_OK;
 8016cde:	2327      	movs	r3, #39	@ 0x27
 8016ce0:	18fb      	adds	r3, r7, r3
 8016ce2:	2200      	movs	r2, #0
 8016ce4:	701a      	strb	r2, [r3, #0]

  if (USBPD_SOPTYPE_HARD_RESET == Type)
 8016ce6:	183b      	adds	r3, r7, r0
 8016ce8:	781b      	ldrb	r3, [r3, #0]
 8016cea:	2b05      	cmp	r3, #5
 8016cec:	d10b      	bne.n	8016d06 <USBPD_HW_IF_SendBuffer+0x42>
  {
    LL_UCPD_SendHardReset(Ports[PortNum].husbpd);
 8016cee:	193b      	adds	r3, r7, r4
 8016cf0:	781a      	ldrb	r2, [r3, #0]
 8016cf2:	499e      	ldr	r1, [pc, #632]	@ (8016f6c <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016cf4:	0013      	movs	r3, r2
 8016cf6:	011b      	lsls	r3, r3, #4
 8016cf8:	1a9b      	subs	r3, r3, r2
 8016cfa:	009b      	lsls	r3, r3, #2
 8016cfc:	585b      	ldr	r3, [r3, r1]
 8016cfe:	0018      	movs	r0, r3
 8016d00:	f7ff ff13 	bl	8016b2a <LL_UCPD_SendHardReset>
 8016d04:	e12a      	b.n	8016f5c <USBPD_HW_IF_SendBuffer+0x298>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016d06:	f3ef 8310 	mrs	r3, PRIMASK
 8016d0a:	61fb      	str	r3, [r7, #28]
  return(result);
 8016d0c:	69fb      	ldr	r3, [r7, #28]
  }
  else
  {
    PHY_ENTER_CRITICAL_SECTION()
 8016d0e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8016d10:	b672      	cpsid	i
}
 8016d12:	46c0      	nop			@ (mov r8, r8)

    /* If RX is ongoing or if a DMA transfer is active then discard the buffer sending */
    if ((Ports[PortNum].RXStatus == USBPD_TRUE) || ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN))
 8016d14:	240f      	movs	r4, #15
 8016d16:	193b      	adds	r3, r7, r4
 8016d18:	781a      	ldrb	r2, [r3, #0]
 8016d1a:	4994      	ldr	r1, [pc, #592]	@ (8016f6c <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016d1c:	2038      	movs	r0, #56	@ 0x38
 8016d1e:	0013      	movs	r3, r2
 8016d20:	011b      	lsls	r3, r3, #4
 8016d22:	1a9b      	subs	r3, r3, r2
 8016d24:	009b      	lsls	r3, r3, #2
 8016d26:	18cb      	adds	r3, r1, r3
 8016d28:	181b      	adds	r3, r3, r0
 8016d2a:	781b      	ldrb	r3, [r3, #0]
 8016d2c:	b2db      	uxtb	r3, r3
 8016d2e:	2b01      	cmp	r3, #1
 8016d30:	d00e      	beq.n	8016d50 <USBPD_HW_IF_SendBuffer+0x8c>
 8016d32:	193b      	adds	r3, r7, r4
 8016d34:	781a      	ldrb	r2, [r3, #0]
 8016d36:	498d      	ldr	r1, [pc, #564]	@ (8016f6c <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016d38:	0013      	movs	r3, r2
 8016d3a:	011b      	lsls	r3, r3, #4
 8016d3c:	1a9b      	subs	r3, r3, r2
 8016d3e:	009b      	lsls	r3, r3, #2
 8016d40:	18cb      	adds	r3, r1, r3
 8016d42:	3304      	adds	r3, #4
 8016d44:	681b      	ldr	r3, [r3, #0]
 8016d46:	681b      	ldr	r3, [r3, #0]
 8016d48:	2201      	movs	r2, #1
 8016d4a:	4013      	ands	r3, r2
 8016d4c:	2b01      	cmp	r3, #1
 8016d4e:	d10a      	bne.n	8016d66 <USBPD_HW_IF_SendBuffer+0xa2>
 8016d50:	6a3b      	ldr	r3, [r7, #32]
 8016d52:	61bb      	str	r3, [r7, #24]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016d54:	69bb      	ldr	r3, [r7, #24]
 8016d56:	f383 8810 	msr	PRIMASK, r3
}
 8016d5a:	46c0      	nop			@ (mov r8, r8)
    {
      PHY_LEAVE_CRITICAL_SECTION()
      _status = USBPD_ERROR;
 8016d5c:	2327      	movs	r3, #39	@ 0x27
 8016d5e:	18fb      	adds	r3, r7, r3
 8016d60:	2202      	movs	r2, #2
 8016d62:	701a      	strb	r2, [r3, #0]
 8016d64:	e0fa      	b.n	8016f5c <USBPD_HW_IF_SendBuffer+0x298>
 8016d66:	6a3b      	ldr	r3, [r7, #32]
 8016d68:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016d6a:	697b      	ldr	r3, [r7, #20]
 8016d6c:	f383 8810 	msr	PRIMASK, r3
}
 8016d70:	46c0      	nop			@ (mov r8, r8)
    }
    else
    {
      PHY_LEAVE_CRITICAL_SECTION()

      switch (Type)
 8016d72:	230e      	movs	r3, #14
 8016d74:	18fb      	adds	r3, r7, r3
 8016d76:	781b      	ldrb	r3, [r3, #0]
 8016d78:	2b07      	cmp	r3, #7
 8016d7a:	d871      	bhi.n	8016e60 <USBPD_HW_IF_SendBuffer+0x19c>
 8016d7c:	009a      	lsls	r2, r3, #2
 8016d7e:	4b7c      	ldr	r3, [pc, #496]	@ (8016f70 <USBPD_HW_IF_SendBuffer+0x2ac>)
 8016d80:	18d3      	adds	r3, r2, r3
 8016d82:	681b      	ldr	r3, [r3, #0]
 8016d84:	469f      	mov	pc, r3
      {
        case USBPD_SOPTYPE_SOP :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP);
 8016d86:	240f      	movs	r4, #15
 8016d88:	193b      	adds	r3, r7, r4
 8016d8a:	781a      	ldrb	r2, [r3, #0]
 8016d8c:	4977      	ldr	r1, [pc, #476]	@ (8016f6c <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016d8e:	0013      	movs	r3, r2
 8016d90:	011b      	lsls	r3, r3, #4
 8016d92:	1a9b      	subs	r3, r3, r2
 8016d94:	009b      	lsls	r3, r3, #2
 8016d96:	585b      	ldr	r3, [r3, r1]
 8016d98:	4a76      	ldr	r2, [pc, #472]	@ (8016f74 <USBPD_HW_IF_SendBuffer+0x2b0>)
 8016d9a:	0011      	movs	r1, r2
 8016d9c:	0018      	movs	r0, r3
 8016d9e:	f7ff ff31 	bl	8016c04 <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 8016da2:	193b      	adds	r3, r7, r4
 8016da4:	781a      	ldrb	r2, [r3, #0]
 8016da6:	4971      	ldr	r1, [pc, #452]	@ (8016f6c <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016da8:	0013      	movs	r3, r2
 8016daa:	011b      	lsls	r3, r3, #4
 8016dac:	1a9b      	subs	r3, r3, r2
 8016dae:	009b      	lsls	r3, r3, #2
 8016db0:	585b      	ldr	r3, [r3, r1]
 8016db2:	2100      	movs	r1, #0
 8016db4:	0018      	movs	r0, r3
 8016db6:	f7ff fed4 	bl	8016b62 <LL_UCPD_SetTxMode>
          break;
 8016dba:	e056      	b.n	8016e6a <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_SOP1 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP1);
 8016dbc:	240f      	movs	r4, #15
 8016dbe:	193b      	adds	r3, r7, r4
 8016dc0:	781a      	ldrb	r2, [r3, #0]
 8016dc2:	496a      	ldr	r1, [pc, #424]	@ (8016f6c <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016dc4:	0013      	movs	r3, r2
 8016dc6:	011b      	lsls	r3, r3, #4
 8016dc8:	1a9b      	subs	r3, r3, r2
 8016dca:	009b      	lsls	r3, r3, #2
 8016dcc:	585b      	ldr	r3, [r3, r1]
 8016dce:	4a6a      	ldr	r2, [pc, #424]	@ (8016f78 <USBPD_HW_IF_SendBuffer+0x2b4>)
 8016dd0:	0011      	movs	r1, r2
 8016dd2:	0018      	movs	r0, r3
 8016dd4:	f7ff ff16 	bl	8016c04 <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 8016dd8:	193b      	adds	r3, r7, r4
 8016dda:	781a      	ldrb	r2, [r3, #0]
 8016ddc:	4963      	ldr	r1, [pc, #396]	@ (8016f6c <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016dde:	0013      	movs	r3, r2
 8016de0:	011b      	lsls	r3, r3, #4
 8016de2:	1a9b      	subs	r3, r3, r2
 8016de4:	009b      	lsls	r3, r3, #2
 8016de6:	585b      	ldr	r3, [r3, r1]
 8016de8:	2100      	movs	r1, #0
 8016dea:	0018      	movs	r0, r3
 8016dec:	f7ff feb9 	bl	8016b62 <LL_UCPD_SetTxMode>
          break;
 8016df0:	e03b      	b.n	8016e6a <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_SOP2 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP2);
 8016df2:	240f      	movs	r4, #15
 8016df4:	193b      	adds	r3, r7, r4
 8016df6:	781a      	ldrb	r2, [r3, #0]
 8016df8:	495c      	ldr	r1, [pc, #368]	@ (8016f6c <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016dfa:	0013      	movs	r3, r2
 8016dfc:	011b      	lsls	r3, r3, #4
 8016dfe:	1a9b      	subs	r3, r3, r2
 8016e00:	009b      	lsls	r3, r3, #2
 8016e02:	585b      	ldr	r3, [r3, r1]
 8016e04:	4a5d      	ldr	r2, [pc, #372]	@ (8016f7c <USBPD_HW_IF_SendBuffer+0x2b8>)
 8016e06:	0011      	movs	r1, r2
 8016e08:	0018      	movs	r0, r3
 8016e0a:	f7ff fefb 	bl	8016c04 <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 8016e0e:	193b      	adds	r3, r7, r4
 8016e10:	781a      	ldrb	r2, [r3, #0]
 8016e12:	4956      	ldr	r1, [pc, #344]	@ (8016f6c <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016e14:	0013      	movs	r3, r2
 8016e16:	011b      	lsls	r3, r3, #4
 8016e18:	1a9b      	subs	r3, r3, r2
 8016e1a:	009b      	lsls	r3, r3, #2
 8016e1c:	585b      	ldr	r3, [r3, r1]
 8016e1e:	2100      	movs	r1, #0
 8016e20:	0018      	movs	r0, r3
 8016e22:	f7ff fe9e 	bl	8016b62 <LL_UCPD_SetTxMode>
          break;
 8016e26:	e020      	b.n	8016e6a <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_CABLE_RESET :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_CABLE_RESET);
 8016e28:	230f      	movs	r3, #15
 8016e2a:	18fb      	adds	r3, r7, r3
 8016e2c:	781a      	ldrb	r2, [r3, #0]
 8016e2e:	494f      	ldr	r1, [pc, #316]	@ (8016f6c <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016e30:	0013      	movs	r3, r2
 8016e32:	011b      	lsls	r3, r3, #4
 8016e34:	1a9b      	subs	r3, r3, r2
 8016e36:	009b      	lsls	r3, r3, #2
 8016e38:	585b      	ldr	r3, [r3, r1]
 8016e3a:	2101      	movs	r1, #1
 8016e3c:	0018      	movs	r0, r3
 8016e3e:	f7ff fe90 	bl	8016b62 <LL_UCPD_SetTxMode>
          break;
 8016e42:	e012      	b.n	8016e6a <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_BIST_MODE_2 :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 8016e44:	230f      	movs	r3, #15
 8016e46:	18fb      	adds	r3, r7, r3
 8016e48:	781a      	ldrb	r2, [r3, #0]
 8016e4a:	4948      	ldr	r1, [pc, #288]	@ (8016f6c <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016e4c:	0013      	movs	r3, r2
 8016e4e:	011b      	lsls	r3, r3, #4
 8016e50:	1a9b      	subs	r3, r3, r2
 8016e52:	009b      	lsls	r3, r3, #2
 8016e54:	585b      	ldr	r3, [r3, r1]
 8016e56:	2102      	movs	r1, #2
 8016e58:	0018      	movs	r0, r3
 8016e5a:	f7ff fe82 	bl	8016b62 <LL_UCPD_SetTxMode>
          break;
 8016e5e:	e004      	b.n	8016e6a <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        default :
          _status = USBPD_ERROR;
 8016e60:	2327      	movs	r3, #39	@ 0x27
 8016e62:	18fb      	adds	r3, r7, r3
 8016e64:	2202      	movs	r2, #2
 8016e66:	701a      	strb	r2, [r3, #0]
          break;
 8016e68:	46c0      	nop			@ (mov r8, r8)
      }

      if (USBPD_OK == _status)
 8016e6a:	2327      	movs	r3, #39	@ 0x27
 8016e6c:	18fb      	adds	r3, r7, r3
 8016e6e:	781b      	ldrb	r3, [r3, #0]
 8016e70:	2b00      	cmp	r3, #0
 8016e72:	d173      	bne.n	8016f5c <USBPD_HW_IF_SendBuffer+0x298>
      {
#if defined(_LOW_POWER)
        UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */
        CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8016e74:	200f      	movs	r0, #15
 8016e76:	183b      	adds	r3, r7, r0
 8016e78:	781a      	ldrb	r2, [r3, #0]
 8016e7a:	493c      	ldr	r1, [pc, #240]	@ (8016f6c <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016e7c:	0013      	movs	r3, r2
 8016e7e:	011b      	lsls	r3, r3, #4
 8016e80:	1a9b      	subs	r3, r3, r2
 8016e82:	009b      	lsls	r3, r3, #2
 8016e84:	18cb      	adds	r3, r1, r3
 8016e86:	3304      	adds	r3, #4
 8016e88:	681b      	ldr	r3, [r3, #0]
 8016e8a:	6819      	ldr	r1, [r3, #0]
 8016e8c:	183b      	adds	r3, r7, r0
 8016e8e:	781a      	ldrb	r2, [r3, #0]
 8016e90:	4836      	ldr	r0, [pc, #216]	@ (8016f6c <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016e92:	0013      	movs	r3, r2
 8016e94:	011b      	lsls	r3, r3, #4
 8016e96:	1a9b      	subs	r3, r3, r2
 8016e98:	009b      	lsls	r3, r3, #2
 8016e9a:	18c3      	adds	r3, r0, r3
 8016e9c:	3304      	adds	r3, #4
 8016e9e:	681b      	ldr	r3, [r3, #0]
 8016ea0:	2201      	movs	r2, #1
 8016ea2:	4391      	bics	r1, r2
 8016ea4:	000a      	movs	r2, r1
 8016ea6:	601a      	str	r2, [r3, #0]
        while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 8016ea8:	46c0      	nop			@ (mov r8, r8)
 8016eaa:	200f      	movs	r0, #15
 8016eac:	183b      	adds	r3, r7, r0
 8016eae:	781a      	ldrb	r2, [r3, #0]
 8016eb0:	492e      	ldr	r1, [pc, #184]	@ (8016f6c <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016eb2:	0013      	movs	r3, r2
 8016eb4:	011b      	lsls	r3, r3, #4
 8016eb6:	1a9b      	subs	r3, r3, r2
 8016eb8:	009b      	lsls	r3, r3, #2
 8016eba:	18cb      	adds	r3, r1, r3
 8016ebc:	3304      	adds	r3, #4
 8016ebe:	681b      	ldr	r3, [r3, #0]
 8016ec0:	681b      	ldr	r3, [r3, #0]
 8016ec2:	2201      	movs	r2, #1
 8016ec4:	4013      	ands	r3, r2
 8016ec6:	2b01      	cmp	r3, #1
 8016ec8:	d0ef      	beq.n	8016eaa <USBPD_HW_IF_SendBuffer+0x1e6>

        WRITE_REG(Ports[PortNum].hdmatx->CMAR, (uint32_t)pBuffer);
 8016eca:	0004      	movs	r4, r0
 8016ecc:	193b      	adds	r3, r7, r4
 8016ece:	781a      	ldrb	r2, [r3, #0]
 8016ed0:	4926      	ldr	r1, [pc, #152]	@ (8016f6c <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016ed2:	0013      	movs	r3, r2
 8016ed4:	011b      	lsls	r3, r3, #4
 8016ed6:	1a9b      	subs	r3, r3, r2
 8016ed8:	009b      	lsls	r3, r3, #2
 8016eda:	18cb      	adds	r3, r1, r3
 8016edc:	3304      	adds	r3, #4
 8016ede:	681b      	ldr	r3, [r3, #0]
 8016ee0:	68ba      	ldr	r2, [r7, #8]
 8016ee2:	60da      	str	r2, [r3, #12]
        WRITE_REG(Ports[PortNum].hdmatx->CNDTR, Size);
 8016ee4:	193b      	adds	r3, r7, r4
 8016ee6:	781a      	ldrb	r2, [r3, #0]
 8016ee8:	4920      	ldr	r1, [pc, #128]	@ (8016f6c <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016eea:	0013      	movs	r3, r2
 8016eec:	011b      	lsls	r3, r3, #4
 8016eee:	1a9b      	subs	r3, r3, r2
 8016ef0:	009b      	lsls	r3, r3, #2
 8016ef2:	18cb      	adds	r3, r1, r3
 8016ef4:	3304      	adds	r3, #4
 8016ef6:	681b      	ldr	r3, [r3, #0]
 8016ef8:	687a      	ldr	r2, [r7, #4]
 8016efa:	605a      	str	r2, [r3, #4]
        SET_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8016efc:	193b      	adds	r3, r7, r4
 8016efe:	781a      	ldrb	r2, [r3, #0]
 8016f00:	491a      	ldr	r1, [pc, #104]	@ (8016f6c <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016f02:	0013      	movs	r3, r2
 8016f04:	011b      	lsls	r3, r3, #4
 8016f06:	1a9b      	subs	r3, r3, r2
 8016f08:	009b      	lsls	r3, r3, #2
 8016f0a:	18cb      	adds	r3, r1, r3
 8016f0c:	3304      	adds	r3, #4
 8016f0e:	681b      	ldr	r3, [r3, #0]
 8016f10:	6819      	ldr	r1, [r3, #0]
 8016f12:	193b      	adds	r3, r7, r4
 8016f14:	781a      	ldrb	r2, [r3, #0]
 8016f16:	4815      	ldr	r0, [pc, #84]	@ (8016f6c <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016f18:	0013      	movs	r3, r2
 8016f1a:	011b      	lsls	r3, r3, #4
 8016f1c:	1a9b      	subs	r3, r3, r2
 8016f1e:	009b      	lsls	r3, r3, #2
 8016f20:	18c3      	adds	r3, r0, r3
 8016f22:	3304      	adds	r3, #4
 8016f24:	681b      	ldr	r3, [r3, #0]
 8016f26:	2201      	movs	r2, #1
 8016f28:	430a      	orrs	r2, r1
 8016f2a:	601a      	str	r2, [r3, #0]

        LL_UCPD_WriteTxPaySize(Ports[PortNum].husbpd, Size);
 8016f2c:	193b      	adds	r3, r7, r4
 8016f2e:	781a      	ldrb	r2, [r3, #0]
 8016f30:	490e      	ldr	r1, [pc, #56]	@ (8016f6c <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016f32:	0013      	movs	r3, r2
 8016f34:	011b      	lsls	r3, r3, #4
 8016f36:	1a9b      	subs	r3, r3, r2
 8016f38:	009b      	lsls	r3, r3, #2
 8016f3a:	585b      	ldr	r3, [r3, r1]
 8016f3c:	687a      	ldr	r2, [r7, #4]
 8016f3e:	0011      	movs	r1, r2
 8016f40:	0018      	movs	r0, r3
 8016f42:	f7ff fe6b 	bl	8016c1c <LL_UCPD_WriteTxPaySize>
        LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 8016f46:	193b      	adds	r3, r7, r4
 8016f48:	781a      	ldrb	r2, [r3, #0]
 8016f4a:	4908      	ldr	r1, [pc, #32]	@ (8016f6c <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016f4c:	0013      	movs	r3, r2
 8016f4e:	011b      	lsls	r3, r3, #4
 8016f50:	1a9b      	subs	r3, r3, r2
 8016f52:	009b      	lsls	r3, r3, #2
 8016f54:	585b      	ldr	r3, [r3, r1]
 8016f56:	0018      	movs	r0, r3
 8016f58:	f7ff fdf5 	bl	8016b46 <LL_UCPD_SendMessage>
      }
    }
  }
  return _status;
 8016f5c:	2327      	movs	r3, #39	@ 0x27
 8016f5e:	18fb      	adds	r3, r7, r3
 8016f60:	781b      	ldrb	r3, [r3, #0]
}
 8016f62:	0018      	movs	r0, r3
 8016f64:	46bd      	mov	sp, r7
 8016f66:	b00b      	add	sp, #44	@ 0x2c
 8016f68:	bd90      	pop	{r4, r7, pc}
 8016f6a:	46c0      	nop			@ (mov r8, r8)
 8016f6c:	20011b98 	.word	0x20011b98
 8016f70:	0801f614 	.word	0x0801f614
 8016f74:	0008e318 	.word	0x0008e318
 8016f78:	00031b18 	.word	0x00031b18
 8016f7c:	000360d8 	.word	0x000360d8

08016f80 <USBPD_HW_IF_Send_BIST_Pattern>:

void USBPD_HW_IF_Send_BIST_Pattern(uint8_t PortNum)
{
 8016f80:	b580      	push	{r7, lr}
 8016f82:	b082      	sub	sp, #8
 8016f84:	af00      	add	r7, sp, #0
 8016f86:	0002      	movs	r2, r0
 8016f88:	1dfb      	adds	r3, r7, #7
 8016f8a:	701a      	strb	r2, [r3, #0]
  LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 8016f8c:	1dfb      	adds	r3, r7, #7
 8016f8e:	781a      	ldrb	r2, [r3, #0]
 8016f90:	490c      	ldr	r1, [pc, #48]	@ (8016fc4 <USBPD_HW_IF_Send_BIST_Pattern+0x44>)
 8016f92:	0013      	movs	r3, r2
 8016f94:	011b      	lsls	r3, r3, #4
 8016f96:	1a9b      	subs	r3, r3, r2
 8016f98:	009b      	lsls	r3, r3, #2
 8016f9a:	585b      	ldr	r3, [r3, r1]
 8016f9c:	2102      	movs	r1, #2
 8016f9e:	0018      	movs	r0, r3
 8016fa0:	f7ff fddf 	bl	8016b62 <LL_UCPD_SetTxMode>
  LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 8016fa4:	1dfb      	adds	r3, r7, #7
 8016fa6:	781a      	ldrb	r2, [r3, #0]
 8016fa8:	4906      	ldr	r1, [pc, #24]	@ (8016fc4 <USBPD_HW_IF_Send_BIST_Pattern+0x44>)
 8016faa:	0013      	movs	r3, r2
 8016fac:	011b      	lsls	r3, r3, #4
 8016fae:	1a9b      	subs	r3, r3, r2
 8016fb0:	009b      	lsls	r3, r3, #2
 8016fb2:	585b      	ldr	r3, [r3, r1]
 8016fb4:	0018      	movs	r0, r3
 8016fb6:	f7ff fdc6 	bl	8016b46 <LL_UCPD_SendMessage>
}
 8016fba:	46c0      	nop			@ (mov r8, r8)
 8016fbc:	46bd      	mov	sp, r7
 8016fbe:	b002      	add	sp, #8
 8016fc0:	bd80      	pop	{r7, pc}
 8016fc2:	46c0      	nop			@ (mov r8, r8)
 8016fc4:	20011b98 	.word	0x20011b98

08016fc8 <USBPDM1_AssertRp>:
#endif /* !USBPDCORE_LIB_NO_PD */

void USBPDM1_AssertRp(uint8_t PortNum)
{
 8016fc8:	b580      	push	{r7, lr}
 8016fca:	b082      	sub	sp, #8
 8016fcc:	af00      	add	r7, sp, #0
 8016fce:	0002      	movs	r2, r0
 8016fd0:	1dfb      	adds	r3, r7, #7
 8016fd2:	701a      	strb	r2, [r3, #0]
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8016fd4:	2001      	movs	r0, #1
 8016fd6:	f7ff fc7d 	bl	80168d4 <LL_APB2_GRP1_EnableClock>
  switch (Ports[PortNum].params->RpResistor)
 8016fda:	1dfb      	adds	r3, r7, #7
 8016fdc:	781a      	ldrb	r2, [r3, #0]
 8016fde:	4953      	ldr	r1, [pc, #332]	@ (801712c <USBPDM1_AssertRp+0x164>)
 8016fe0:	0013      	movs	r3, r2
 8016fe2:	011b      	lsls	r3, r3, #4
 8016fe4:	1a9b      	subs	r3, r3, r2
 8016fe6:	009b      	lsls	r3, r3, #2
 8016fe8:	18cb      	adds	r3, r1, r3
 8016fea:	3310      	adds	r3, #16
 8016fec:	681b      	ldr	r3, [r3, #0]
 8016fee:	789b      	ldrb	r3, [r3, #2]
 8016ff0:	079b      	lsls	r3, r3, #30
 8016ff2:	0f9b      	lsrs	r3, r3, #30
 8016ff4:	b2db      	uxtb	r3, r3
 8016ff6:	2b02      	cmp	r3, #2
 8016ff8:	d021      	beq.n	801703e <USBPDM1_AssertRp+0x76>
 8016ffa:	dc2f      	bgt.n	801705c <USBPDM1_AssertRp+0x94>
 8016ffc:	2b00      	cmp	r3, #0
 8016ffe:	d002      	beq.n	8017006 <USBPDM1_AssertRp+0x3e>
 8017000:	2b01      	cmp	r3, #1
 8017002:	d00d      	beq.n	8017020 <USBPDM1_AssertRp+0x58>
      break;
    case vRp_3_0A:
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
      break;
    default:
      break;
 8017004:	e02a      	b.n	801705c <USBPDM1_AssertRp+0x94>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_DEFAULT);
 8017006:	1dfb      	adds	r3, r7, #7
 8017008:	781a      	ldrb	r2, [r3, #0]
 801700a:	4948      	ldr	r1, [pc, #288]	@ (801712c <USBPDM1_AssertRp+0x164>)
 801700c:	0013      	movs	r3, r2
 801700e:	011b      	lsls	r3, r3, #4
 8017010:	1a9b      	subs	r3, r3, r2
 8017012:	009b      	lsls	r3, r3, #2
 8017014:	585b      	ldr	r3, [r3, r1]
 8017016:	2180      	movs	r1, #128	@ 0x80
 8017018:	0018      	movs	r0, r3
 801701a:	f7ff fd31 	bl	8016a80 <LL_UCPD_SetRpResistor>
      break;
 801701e:	e01e      	b.n	801705e <USBPDM1_AssertRp+0x96>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_1_5A);
 8017020:	1dfb      	adds	r3, r7, #7
 8017022:	781a      	ldrb	r2, [r3, #0]
 8017024:	4941      	ldr	r1, [pc, #260]	@ (801712c <USBPDM1_AssertRp+0x164>)
 8017026:	0013      	movs	r3, r2
 8017028:	011b      	lsls	r3, r3, #4
 801702a:	1a9b      	subs	r3, r3, r2
 801702c:	009b      	lsls	r3, r3, #2
 801702e:	585b      	ldr	r3, [r3, r1]
 8017030:	2280      	movs	r2, #128	@ 0x80
 8017032:	0052      	lsls	r2, r2, #1
 8017034:	0011      	movs	r1, r2
 8017036:	0018      	movs	r0, r3
 8017038:	f7ff fd22 	bl	8016a80 <LL_UCPD_SetRpResistor>
      break;
 801703c:	e00f      	b.n	801705e <USBPDM1_AssertRp+0x96>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
 801703e:	1dfb      	adds	r3, r7, #7
 8017040:	781a      	ldrb	r2, [r3, #0]
 8017042:	493a      	ldr	r1, [pc, #232]	@ (801712c <USBPDM1_AssertRp+0x164>)
 8017044:	0013      	movs	r3, r2
 8017046:	011b      	lsls	r3, r3, #4
 8017048:	1a9b      	subs	r3, r3, r2
 801704a:	009b      	lsls	r3, r3, #2
 801704c:	585b      	ldr	r3, [r3, r1]
 801704e:	22c0      	movs	r2, #192	@ 0xc0
 8017050:	0052      	lsls	r2, r2, #1
 8017052:	0011      	movs	r1, r2
 8017054:	0018      	movs	r0, r3
 8017056:	f7ff fd13 	bl	8016a80 <LL_UCPD_SetRpResistor>
      break;
 801705a:	e000      	b.n	801705e <USBPDM1_AssertRp+0x96>
      break;
 801705c:	46c0      	nop			@ (mov r8, r8)
  }
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 801705e:	1dfb      	adds	r3, r7, #7
 8017060:	781a      	ldrb	r2, [r3, #0]
 8017062:	4932      	ldr	r1, [pc, #200]	@ (801712c <USBPDM1_AssertRp+0x164>)
 8017064:	0013      	movs	r3, r2
 8017066:	011b      	lsls	r3, r3, #4
 8017068:	1a9b      	subs	r3, r3, r2
 801706a:	009b      	lsls	r3, r3, #2
 801706c:	585b      	ldr	r3, [r3, r1]
 801706e:	2100      	movs	r1, #0
 8017070:	0018      	movs	r0, r3
 8017072:	f7ff fcd1 	bl	8016a18 <LL_UCPD_SetccEnable>
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 8017076:	1dfb      	adds	r3, r7, #7
 8017078:	781a      	ldrb	r2, [r3, #0]
 801707a:	492c      	ldr	r1, [pc, #176]	@ (801712c <USBPDM1_AssertRp+0x164>)
 801707c:	0013      	movs	r3, r2
 801707e:	011b      	lsls	r3, r3, #4
 8017080:	1a9b      	subs	r3, r3, r2
 8017082:	009b      	lsls	r3, r3, #2
 8017084:	585b      	ldr	r3, [r3, r1]
 8017086:	0018      	movs	r0, r3
 8017088:	f7ff fcea 	bl	8016a60 <LL_UCPD_SetSRCRole>
  if (CCNONE == Ports[PortNum].CCx)
 801708c:	1dfb      	adds	r3, r7, #7
 801708e:	781a      	ldrb	r2, [r3, #0]
 8017090:	4926      	ldr	r1, [pc, #152]	@ (801712c <USBPDM1_AssertRp+0x164>)
 8017092:	0013      	movs	r3, r2
 8017094:	011b      	lsls	r3, r3, #4
 8017096:	1a9b      	subs	r3, r3, r2
 8017098:	009b      	lsls	r3, r3, #2
 801709a:	18cb      	adds	r3, r1, r3
 801709c:	3334      	adds	r3, #52	@ 0x34
 801709e:	681b      	ldr	r3, [r3, #0]
 80170a0:	2b00      	cmp	r3, #0
 80170a2:	d10e      	bne.n	80170c2 <USBPDM1_AssertRp+0xfa>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 80170a4:	1dfb      	adds	r3, r7, #7
 80170a6:	781a      	ldrb	r2, [r3, #0]
 80170a8:	4920      	ldr	r1, [pc, #128]	@ (801712c <USBPDM1_AssertRp+0x164>)
 80170aa:	0013      	movs	r3, r2
 80170ac:	011b      	lsls	r3, r3, #4
 80170ae:	1a9b      	subs	r3, r3, r2
 80170b0:	009b      	lsls	r3, r3, #2
 80170b2:	585b      	ldr	r3, [r3, r1]
 80170b4:	22c0      	movs	r2, #192	@ 0xc0
 80170b6:	0112      	lsls	r2, r2, #4
 80170b8:	0011      	movs	r1, r2
 80170ba:	0018      	movs	r0, r3
 80170bc:	f7ff fcac 	bl	8016a18 <LL_UCPD_SetccEnable>
 80170c0:	e01b      	b.n	80170fa <USBPDM1_AssertRp+0x132>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 80170c2:	1dfb      	adds	r3, r7, #7
 80170c4:	781a      	ldrb	r2, [r3, #0]
 80170c6:	4919      	ldr	r1, [pc, #100]	@ (801712c <USBPDM1_AssertRp+0x164>)
 80170c8:	0013      	movs	r3, r2
 80170ca:	011b      	lsls	r3, r3, #4
 80170cc:	1a9b      	subs	r3, r3, r2
 80170ce:	009b      	lsls	r3, r3, #2
 80170d0:	5858      	ldr	r0, [r3, r1]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 80170d2:	1dfb      	adds	r3, r7, #7
 80170d4:	781a      	ldrb	r2, [r3, #0]
 80170d6:	4915      	ldr	r1, [pc, #84]	@ (801712c <USBPDM1_AssertRp+0x164>)
 80170d8:	0013      	movs	r3, r2
 80170da:	011b      	lsls	r3, r3, #4
 80170dc:	1a9b      	subs	r3, r3, r2
 80170de:	009b      	lsls	r3, r3, #2
 80170e0:	18cb      	adds	r3, r1, r3
 80170e2:	3334      	adds	r3, #52	@ 0x34
 80170e4:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 80170e6:	2b01      	cmp	r3, #1
 80170e8:	d102      	bne.n	80170f0 <USBPDM1_AssertRp+0x128>
 80170ea:	2380      	movs	r3, #128	@ 0x80
 80170ec:	00db      	lsls	r3, r3, #3
 80170ee:	e001      	b.n	80170f4 <USBPDM1_AssertRp+0x12c>
 80170f0:	2380      	movs	r3, #128	@ 0x80
 80170f2:	011b      	lsls	r3, r3, #4
 80170f4:	0019      	movs	r1, r3
 80170f6:	f7ff fc8f 	bl	8016a18 <LL_UCPD_SetccEnable>
  }
  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 80170fa:	4b0d      	ldr	r3, [pc, #52]	@ (8017130 <USBPDM1_AssertRp+0x168>)
 80170fc:	6819      	ldr	r1, [r3, #0]
 80170fe:	1dfb      	adds	r3, r7, #7
 8017100:	781a      	ldrb	r2, [r3, #0]
 8017102:	480a      	ldr	r0, [pc, #40]	@ (801712c <USBPDM1_AssertRp+0x164>)
 8017104:	0013      	movs	r3, r2
 8017106:	011b      	lsls	r3, r3, #4
 8017108:	1a9b      	subs	r3, r3, r2
 801710a:	009b      	lsls	r3, r3, #2
 801710c:	581b      	ldr	r3, [r3, r0]
 801710e:	4a09      	ldr	r2, [pc, #36]	@ (8017134 <USBPDM1_AssertRp+0x16c>)
 8017110:	4293      	cmp	r3, r2
 8017112:	d102      	bne.n	801711a <USBPDM1_AssertRp+0x152>
 8017114:	2380      	movs	r3, #128	@ 0x80
 8017116:	009b      	lsls	r3, r3, #2
 8017118:	e001      	b.n	801711e <USBPDM1_AssertRp+0x156>
 801711a:	2380      	movs	r3, #128	@ 0x80
 801711c:	00db      	lsls	r3, r3, #3
 801711e:	4a04      	ldr	r2, [pc, #16]	@ (8017130 <USBPDM1_AssertRp+0x168>)
 8017120:	430b      	orrs	r3, r1
 8017122:	6013      	str	r3, [r2, #0]

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SOURCE);
#endif /* TCPP0203_SUPPORT */
}
 8017124:	46c0      	nop			@ (mov r8, r8)
 8017126:	46bd      	mov	sp, r7
 8017128:	b002      	add	sp, #8
 801712a:	bd80      	pop	{r7, pc}
 801712c:	20011b98 	.word	0x20011b98
 8017130:	40010000 	.word	0x40010000
 8017134:	4000a000 	.word	0x4000a000

08017138 <USBPDM1_DeAssertRp>:

void USBPDM1_DeAssertRp(uint8_t PortNum)
{
 8017138:	b580      	push	{r7, lr}
 801713a:	b082      	sub	sp, #8
 801713c:	af00      	add	r7, sp, #0
 801713e:	0002      	movs	r2, r0
 8017140:	1dfb      	adds	r3, r7, #7
 8017142:	701a      	strb	r2, [r3, #0]
  /* not needed on STM32G0xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 8017144:	46c0      	nop			@ (mov r8, r8)
 8017146:	46bd      	mov	sp, r7
 8017148:	b002      	add	sp, #8
 801714a:	bd80      	pop	{r7, pc}

0801714c <USBPDM1_AssertRd>:

void USBPDM1_AssertRd(uint8_t PortNum)
{
 801714c:	b580      	push	{r7, lr}
 801714e:	b082      	sub	sp, #8
 8017150:	af00      	add	r7, sp, #0
 8017152:	0002      	movs	r2, r0
 8017154:	1dfb      	adds	r3, r7, #7
 8017156:	701a      	strb	r2, [r3, #0]
  LL_UCPD_TypeCDetectionCC2Disable(Ports[PortNum].husbpd);
 8017158:	1dfb      	adds	r3, r7, #7
 801715a:	781a      	ldrb	r2, [r3, #0]
 801715c:	494b      	ldr	r1, [pc, #300]	@ (801728c <USBPDM1_AssertRd+0x140>)
 801715e:	0013      	movs	r3, r2
 8017160:	011b      	lsls	r3, r3, #4
 8017162:	1a9b      	subs	r3, r3, r2
 8017164:	009b      	lsls	r3, r3, #2
 8017166:	585b      	ldr	r3, [r3, r1]
 8017168:	0018      	movs	r0, r3
 801716a:	f7ff fbf7 	bl	801695c <LL_UCPD_TypeCDetectionCC2Disable>
  LL_UCPD_TypeCDetectionCC1Disable(Ports[PortNum].husbpd);
 801716e:	1dfb      	adds	r3, r7, #7
 8017170:	781a      	ldrb	r2, [r3, #0]
 8017172:	4946      	ldr	r1, [pc, #280]	@ (801728c <USBPDM1_AssertRd+0x140>)
 8017174:	0013      	movs	r3, r2
 8017176:	011b      	lsls	r3, r3, #4
 8017178:	1a9b      	subs	r3, r3, r2
 801717a:	009b      	lsls	r3, r3, #2
 801717c:	585b      	ldr	r3, [r3, r1]
 801717e:	0018      	movs	r0, r3
 8017180:	f7ff fc0c 	bl	801699c <LL_UCPD_TypeCDetectionCC1Disable>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8017184:	2001      	movs	r0, #1
 8017186:	f7ff fba5 	bl	80168d4 <LL_APB2_GRP1_EnableClock>
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 801718a:	1dfb      	adds	r3, r7, #7
 801718c:	781a      	ldrb	r2, [r3, #0]
 801718e:	493f      	ldr	r1, [pc, #252]	@ (801728c <USBPDM1_AssertRd+0x140>)
 8017190:	0013      	movs	r3, r2
 8017192:	011b      	lsls	r3, r3, #4
 8017194:	1a9b      	subs	r3, r3, r2
 8017196:	009b      	lsls	r3, r3, #2
 8017198:	585b      	ldr	r3, [r3, r1]
 801719a:	2100      	movs	r1, #0
 801719c:	0018      	movs	r0, r3
 801719e:	f7ff fc3b 	bl	8016a18 <LL_UCPD_SetccEnable>
  LL_UCPD_SetSNKRole(Ports[PortNum].husbpd);
 80171a2:	1dfb      	adds	r3, r7, #7
 80171a4:	781a      	ldrb	r2, [r3, #0]
 80171a6:	4939      	ldr	r1, [pc, #228]	@ (801728c <USBPDM1_AssertRd+0x140>)
 80171a8:	0013      	movs	r3, r2
 80171aa:	011b      	lsls	r3, r3, #4
 80171ac:	1a9b      	subs	r3, r3, r2
 80171ae:	009b      	lsls	r3, r3, #2
 80171b0:	585b      	ldr	r3, [r3, r1]
 80171b2:	0018      	movs	r0, r3
 80171b4:	f7ff fc44 	bl	8016a40 <LL_UCPD_SetSNKRole>
  if (CCNONE == Ports[PortNum].CCx)
 80171b8:	1dfb      	adds	r3, r7, #7
 80171ba:	781a      	ldrb	r2, [r3, #0]
 80171bc:	4933      	ldr	r1, [pc, #204]	@ (801728c <USBPDM1_AssertRd+0x140>)
 80171be:	0013      	movs	r3, r2
 80171c0:	011b      	lsls	r3, r3, #4
 80171c2:	1a9b      	subs	r3, r3, r2
 80171c4:	009b      	lsls	r3, r3, #2
 80171c6:	18cb      	adds	r3, r1, r3
 80171c8:	3334      	adds	r3, #52	@ 0x34
 80171ca:	681b      	ldr	r3, [r3, #0]
 80171cc:	2b00      	cmp	r3, #0
 80171ce:	d10e      	bne.n	80171ee <USBPDM1_AssertRd+0xa2>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 80171d0:	1dfb      	adds	r3, r7, #7
 80171d2:	781a      	ldrb	r2, [r3, #0]
 80171d4:	492d      	ldr	r1, [pc, #180]	@ (801728c <USBPDM1_AssertRd+0x140>)
 80171d6:	0013      	movs	r3, r2
 80171d8:	011b      	lsls	r3, r3, #4
 80171da:	1a9b      	subs	r3, r3, r2
 80171dc:	009b      	lsls	r3, r3, #2
 80171de:	585b      	ldr	r3, [r3, r1]
 80171e0:	22c0      	movs	r2, #192	@ 0xc0
 80171e2:	0112      	lsls	r2, r2, #4
 80171e4:	0011      	movs	r1, r2
 80171e6:	0018      	movs	r0, r3
 80171e8:	f7ff fc16 	bl	8016a18 <LL_UCPD_SetccEnable>
 80171ec:	e01b      	b.n	8017226 <USBPDM1_AssertRd+0xda>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 80171ee:	1dfb      	adds	r3, r7, #7
 80171f0:	781a      	ldrb	r2, [r3, #0]
 80171f2:	4926      	ldr	r1, [pc, #152]	@ (801728c <USBPDM1_AssertRd+0x140>)
 80171f4:	0013      	movs	r3, r2
 80171f6:	011b      	lsls	r3, r3, #4
 80171f8:	1a9b      	subs	r3, r3, r2
 80171fa:	009b      	lsls	r3, r3, #2
 80171fc:	5858      	ldr	r0, [r3, r1]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 80171fe:	1dfb      	adds	r3, r7, #7
 8017200:	781a      	ldrb	r2, [r3, #0]
 8017202:	4922      	ldr	r1, [pc, #136]	@ (801728c <USBPDM1_AssertRd+0x140>)
 8017204:	0013      	movs	r3, r2
 8017206:	011b      	lsls	r3, r3, #4
 8017208:	1a9b      	subs	r3, r3, r2
 801720a:	009b      	lsls	r3, r3, #2
 801720c:	18cb      	adds	r3, r1, r3
 801720e:	3334      	adds	r3, #52	@ 0x34
 8017210:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8017212:	2b01      	cmp	r3, #1
 8017214:	d102      	bne.n	801721c <USBPDM1_AssertRd+0xd0>
 8017216:	2380      	movs	r3, #128	@ 0x80
 8017218:	00db      	lsls	r3, r3, #3
 801721a:	e001      	b.n	8017220 <USBPDM1_AssertRd+0xd4>
 801721c:	2380      	movs	r3, #128	@ 0x80
 801721e:	011b      	lsls	r3, r3, #4
 8017220:	0019      	movs	r1, r3
 8017222:	f7ff fbf9 	bl	8016a18 <LL_UCPD_SetccEnable>
  }

  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 8017226:	4b1a      	ldr	r3, [pc, #104]	@ (8017290 <USBPDM1_AssertRd+0x144>)
 8017228:	6819      	ldr	r1, [r3, #0]
 801722a:	1dfb      	adds	r3, r7, #7
 801722c:	781a      	ldrb	r2, [r3, #0]
 801722e:	4817      	ldr	r0, [pc, #92]	@ (801728c <USBPDM1_AssertRd+0x140>)
 8017230:	0013      	movs	r3, r2
 8017232:	011b      	lsls	r3, r3, #4
 8017234:	1a9b      	subs	r3, r3, r2
 8017236:	009b      	lsls	r3, r3, #2
 8017238:	581b      	ldr	r3, [r3, r0]
 801723a:	4a16      	ldr	r2, [pc, #88]	@ (8017294 <USBPDM1_AssertRd+0x148>)
 801723c:	4293      	cmp	r3, r2
 801723e:	d102      	bne.n	8017246 <USBPDM1_AssertRd+0xfa>
 8017240:	2380      	movs	r3, #128	@ 0x80
 8017242:	009b      	lsls	r3, r3, #2
 8017244:	e001      	b.n	801724a <USBPDM1_AssertRd+0xfe>
 8017246:	2380      	movs	r3, #128	@ 0x80
 8017248:	00db      	lsls	r3, r3, #3
 801724a:	4a11      	ldr	r2, [pc, #68]	@ (8017290 <USBPDM1_AssertRd+0x144>)
 801724c:	430b      	orrs	r3, r1
 801724e:	6013      	str	r3, [r2, #0]
  HAL_Delay(1);
 8017250:	2001      	movs	r0, #1
 8017252:	f7f1 fc83 	bl	8008b5c <HAL_Delay>

#ifndef _LOW_POWER
  LL_UCPD_TypeCDetectionCC2Enable(Ports[PortNum].husbpd);
 8017256:	1dfb      	adds	r3, r7, #7
 8017258:	781a      	ldrb	r2, [r3, #0]
 801725a:	490c      	ldr	r1, [pc, #48]	@ (801728c <USBPDM1_AssertRd+0x140>)
 801725c:	0013      	movs	r3, r2
 801725e:	011b      	lsls	r3, r3, #4
 8017260:	1a9b      	subs	r3, r3, r2
 8017262:	009b      	lsls	r3, r3, #2
 8017264:	585b      	ldr	r3, [r3, r1]
 8017266:	0018      	movs	r0, r3
 8017268:	f7ff fb68 	bl	801693c <LL_UCPD_TypeCDetectionCC2Enable>
  LL_UCPD_TypeCDetectionCC1Enable(Ports[PortNum].husbpd);
 801726c:	1dfb      	adds	r3, r7, #7
 801726e:	781a      	ldrb	r2, [r3, #0]
 8017270:	4906      	ldr	r1, [pc, #24]	@ (801728c <USBPDM1_AssertRd+0x140>)
 8017272:	0013      	movs	r3, r2
 8017274:	011b      	lsls	r3, r3, #4
 8017276:	1a9b      	subs	r3, r3, r2
 8017278:	009b      	lsls	r3, r3, #2
 801727a:	585b      	ldr	r3, [r3, r1]
 801727c:	0018      	movs	r0, r3
 801727e:	f7ff fb7d 	bl	801697c <LL_UCPD_TypeCDetectionCC1Enable>
#endif /* _LOW_POWER */

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SINK);
#endif /* TCPP0203_SUPPORT */
}
 8017282:	46c0      	nop			@ (mov r8, r8)
 8017284:	46bd      	mov	sp, r7
 8017286:	b002      	add	sp, #8
 8017288:	bd80      	pop	{r7, pc}
 801728a:	46c0      	nop			@ (mov r8, r8)
 801728c:	20011b98 	.word	0x20011b98
 8017290:	40010000 	.word	0x40010000
 8017294:	4000a000 	.word	0x4000a000

08017298 <USBPDM1_DeAssertRd>:

void USBPDM1_DeAssertRd(uint8_t PortNum)
{
 8017298:	b580      	push	{r7, lr}
 801729a:	b082      	sub	sp, #8
 801729c:	af00      	add	r7, sp, #0
 801729e:	0002      	movs	r2, r0
 80172a0:	1dfb      	adds	r3, r7, #7
 80172a2:	701a      	strb	r2, [r3, #0]
  /* not needed on STM32G0xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 80172a4:	46c0      	nop			@ (mov r8, r8)
 80172a6:	46bd      	mov	sp, r7
 80172a8:	b002      	add	sp, #8
 80172aa:	bd80      	pop	{r7, pc}

080172ac <USBPDM1_EnterErrorRecovery>:

void USBPDM1_EnterErrorRecovery(uint8_t PortNum)
{
 80172ac:	b580      	push	{r7, lr}
 80172ae:	b082      	sub	sp, #8
 80172b0:	af00      	add	r7, sp, #0
 80172b2:	0002      	movs	r2, r0
 80172b4:	1dfb      	adds	r3, r7, #7
 80172b6:	701a      	strb	r2, [r3, #0]
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80172b8:	2001      	movs	r0, #1
 80172ba:	f7ff fb0b 	bl	80168d4 <LL_APB2_GRP1_EnableClock>
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 80172be:	1dfb      	adds	r3, r7, #7
 80172c0:	781a      	ldrb	r2, [r3, #0]
 80172c2:	4930      	ldr	r1, [pc, #192]	@ (8017384 <USBPDM1_EnterErrorRecovery+0xd8>)
 80172c4:	0013      	movs	r3, r2
 80172c6:	011b      	lsls	r3, r3, #4
 80172c8:	1a9b      	subs	r3, r3, r2
 80172ca:	009b      	lsls	r3, r3, #2
 80172cc:	585b      	ldr	r3, [r3, r1]
 80172ce:	0018      	movs	r0, r3
 80172d0:	f7ff fbc6 	bl	8016a60 <LL_UCPD_SetSRCRole>
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_NONE);
 80172d4:	1dfb      	adds	r3, r7, #7
 80172d6:	781a      	ldrb	r2, [r3, #0]
 80172d8:	492a      	ldr	r1, [pc, #168]	@ (8017384 <USBPDM1_EnterErrorRecovery+0xd8>)
 80172da:	0013      	movs	r3, r2
 80172dc:	011b      	lsls	r3, r3, #4
 80172de:	1a9b      	subs	r3, r3, r2
 80172e0:	009b      	lsls	r3, r3, #2
 80172e2:	585b      	ldr	r3, [r3, r1]
 80172e4:	2100      	movs	r1, #0
 80172e6:	0018      	movs	r0, r3
 80172e8:	f7ff fbca 	bl	8016a80 <LL_UCPD_SetRpResistor>
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 80172ec:	1dfb      	adds	r3, r7, #7
 80172ee:	781a      	ldrb	r2, [r3, #0]
 80172f0:	4924      	ldr	r1, [pc, #144]	@ (8017384 <USBPDM1_EnterErrorRecovery+0xd8>)
 80172f2:	0013      	movs	r3, r2
 80172f4:	011b      	lsls	r3, r3, #4
 80172f6:	1a9b      	subs	r3, r3, r2
 80172f8:	009b      	lsls	r3, r3, #2
 80172fa:	585b      	ldr	r3, [r3, r1]
 80172fc:	2100      	movs	r1, #0
 80172fe:	0018      	movs	r0, r3
 8017300:	f7ff fb8a 	bl	8016a18 <LL_UCPD_SetccEnable>
  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 8017304:	4b20      	ldr	r3, [pc, #128]	@ (8017388 <USBPDM1_EnterErrorRecovery+0xdc>)
 8017306:	6819      	ldr	r1, [r3, #0]
 8017308:	1dfb      	adds	r3, r7, #7
 801730a:	781a      	ldrb	r2, [r3, #0]
 801730c:	481d      	ldr	r0, [pc, #116]	@ (8017384 <USBPDM1_EnterErrorRecovery+0xd8>)
 801730e:	0013      	movs	r3, r2
 8017310:	011b      	lsls	r3, r3, #4
 8017312:	1a9b      	subs	r3, r3, r2
 8017314:	009b      	lsls	r3, r3, #2
 8017316:	581b      	ldr	r3, [r3, r0]
 8017318:	4a1c      	ldr	r2, [pc, #112]	@ (801738c <USBPDM1_EnterErrorRecovery+0xe0>)
 801731a:	4293      	cmp	r3, r2
 801731c:	d102      	bne.n	8017324 <USBPDM1_EnterErrorRecovery+0x78>
 801731e:	2380      	movs	r3, #128	@ 0x80
 8017320:	009b      	lsls	r3, r3, #2
 8017322:	e001      	b.n	8017328 <USBPDM1_EnterErrorRecovery+0x7c>
 8017324:	2380      	movs	r3, #128	@ 0x80
 8017326:	00db      	lsls	r3, r3, #3
 8017328:	4a17      	ldr	r2, [pc, #92]	@ (8017388 <USBPDM1_EnterErrorRecovery+0xdc>)
 801732a:	430b      	orrs	r3, r1
 801732c:	6013      	str	r3, [r2, #0]
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 801732e:	1dfb      	adds	r3, r7, #7
 8017330:	781a      	ldrb	r2, [r3, #0]
 8017332:	4914      	ldr	r1, [pc, #80]	@ (8017384 <USBPDM1_EnterErrorRecovery+0xd8>)
 8017334:	0013      	movs	r3, r2
 8017336:	011b      	lsls	r3, r3, #4
 8017338:	1a9b      	subs	r3, r3, r2
 801733a:	009b      	lsls	r3, r3, #2
 801733c:	585b      	ldr	r3, [r3, r1]
 801733e:	0018      	movs	r0, r3
 8017340:	f7ff fbd2 	bl	8016ae8 <LL_UCPD_RxDisable>

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 8017344:	1dfb      	adds	r3, r7, #7
 8017346:	781a      	ldrb	r2, [r3, #0]
 8017348:	490e      	ldr	r1, [pc, #56]	@ (8017384 <USBPDM1_EnterErrorRecovery+0xd8>)
 801734a:	0013      	movs	r3, r2
 801734c:	011b      	lsls	r3, r3, #4
 801734e:	1a9b      	subs	r3, r3, r2
 8017350:	009b      	lsls	r3, r3, #2
 8017352:	18cb      	adds	r3, r1, r3
 8017354:	330c      	adds	r3, #12
 8017356:	681b      	ldr	r3, [r3, #0]
 8017358:	7a1b      	ldrb	r3, [r3, #8]
 801735a:	2202      	movs	r2, #2
 801735c:	4013      	ands	r3, r2
 801735e:	b2db      	uxtb	r3, r3
 8017360:	2b00      	cmp	r3, #0
 8017362:	d00a      	beq.n	801737a <USBPDM1_EnterErrorRecovery+0xce>
  {
    /* Set GPIO to disallow the FRSTX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 8017364:	1dfb      	adds	r3, r7, #7
 8017366:	781a      	ldrb	r2, [r3, #0]
 8017368:	4906      	ldr	r1, [pc, #24]	@ (8017384 <USBPDM1_EnterErrorRecovery+0xd8>)
 801736a:	0013      	movs	r3, r2
 801736c:	011b      	lsls	r3, r3, #4
 801736e:	1a9b      	subs	r3, r3, r2
 8017370:	009b      	lsls	r3, r3, #2
 8017372:	585b      	ldr	r3, [r3, r1]
 8017374:	0018      	movs	r0, r3
 8017376:	f7ff fb3f 	bl	80169f8 <LL_UCPD_FRSDetectionDisable>
  }
#endif /* USBPD_REV30_SUPPORT */
}
 801737a:	46c0      	nop			@ (mov r8, r8)
 801737c:	46bd      	mov	sp, r7
 801737e:	b002      	add	sp, #8
 8017380:	bd80      	pop	{r7, pc}
 8017382:	46c0      	nop			@ (mov r8, r8)
 8017384:	20011b98 	.word	0x20011b98
 8017388:	40010000 	.word	0x40010000
 801738c:	4000a000 	.word	0x4000a000

08017390 <USBPD_HW_IF_EnableRX>:
             UCPD_IMR_RXORDDETIE | UCPD_IMR_RXHRSTDETIE | UCPD_IMR_RXOVRIE | UCPD_IMR_RXMSGENDIE);
  LL_UCPD_RxDMAEnable(Ports[PortNum].husbpd);
}

void USBPD_HW_IF_EnableRX(uint8_t PortNum)
{
 8017390:	b580      	push	{r7, lr}
 8017392:	b082      	sub	sp, #8
 8017394:	af00      	add	r7, sp, #0
 8017396:	0002      	movs	r2, r0
 8017398:	1dfb      	adds	r3, r7, #7
 801739a:	701a      	strb	r2, [r3, #0]
  LL_UCPD_RxEnable(Ports[PortNum].husbpd);
 801739c:	1dfb      	adds	r3, r7, #7
 801739e:	781a      	ldrb	r2, [r3, #0]
 80173a0:	4906      	ldr	r1, [pc, #24]	@ (80173bc <USBPD_HW_IF_EnableRX+0x2c>)
 80173a2:	0013      	movs	r3, r2
 80173a4:	011b      	lsls	r3, r3, #4
 80173a6:	1a9b      	subs	r3, r3, r2
 80173a8:	009b      	lsls	r3, r3, #2
 80173aa:	585b      	ldr	r3, [r3, r1]
 80173ac:	0018      	movs	r0, r3
 80173ae:	f7ff fb8d 	bl	8016acc <LL_UCPD_RxEnable>
}
 80173b2:	46c0      	nop			@ (mov r8, r8)
 80173b4:	46bd      	mov	sp, r7
 80173b6:	b002      	add	sp, #8
 80173b8:	bd80      	pop	{r7, pc}
 80173ba:	46c0      	nop			@ (mov r8, r8)
 80173bc:	20011b98 	.word	0x20011b98

080173c0 <USBPD_HW_IF_DisableRX>:

void USBPD_HW_IF_DisableRX(uint8_t PortNum)
{
 80173c0:	b580      	push	{r7, lr}
 80173c2:	b082      	sub	sp, #8
 80173c4:	af00      	add	r7, sp, #0
 80173c6:	0002      	movs	r2, r0
 80173c8:	1dfb      	adds	r3, r7, #7
 80173ca:	701a      	strb	r2, [r3, #0]
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 80173cc:	1dfb      	adds	r3, r7, #7
 80173ce:	781a      	ldrb	r2, [r3, #0]
 80173d0:	4906      	ldr	r1, [pc, #24]	@ (80173ec <USBPD_HW_IF_DisableRX+0x2c>)
 80173d2:	0013      	movs	r3, r2
 80173d4:	011b      	lsls	r3, r3, #4
 80173d6:	1a9b      	subs	r3, r3, r2
 80173d8:	009b      	lsls	r3, r3, #2
 80173da:	585b      	ldr	r3, [r3, r1]
 80173dc:	0018      	movs	r0, r3
 80173de:	f7ff fb83 	bl	8016ae8 <LL_UCPD_RxDisable>
}
 80173e2:	46c0      	nop			@ (mov r8, r8)
 80173e4:	46bd      	mov	sp, r7
 80173e6:	b002      	add	sp, #8
 80173e8:	bd80      	pop	{r7, pc}
 80173ea:	46c0      	nop			@ (mov r8, r8)
 80173ec:	20011b98 	.word	0x20011b98

080173f0 <HW_SignalAttachement>:

void HW_SignalAttachement(uint8_t PortNum, CCxPin_TypeDef cc)
{
 80173f0:	b590      	push	{r4, r7, lr}
 80173f2:	b085      	sub	sp, #20
 80173f4:	af00      	add	r7, sp, #0
 80173f6:	0002      	movs	r2, r0
 80173f8:	6039      	str	r1, [r7, #0]
 80173fa:	1dfb      	adds	r3, r7, #7
 80173fc:	701a      	strb	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  uint32_t _temp;

  /* Init timer to detect the reception of goodCRC */
  USBPD_TIM_Init();
 80173fe:	f000 fc51 	bl	8017ca4 <USBPD_TIM_Init>

  /* Prepare ucpd to handle PD message
            RX message start listen
            TX prepare the DMA to be transfer ready
            Detection listen only the line corresponding CC=Rd for SRC/SNK */
  Ports[PortNum].hdmatx = USBPD_HW_Init_DMATxInstance(PortNum);
 8017402:	1dfb      	adds	r3, r7, #7
 8017404:	781c      	ldrb	r4, [r3, #0]
 8017406:	1dfb      	adds	r3, r7, #7
 8017408:	781b      	ldrb	r3, [r3, #0]
 801740a:	0018      	movs	r0, r3
 801740c:	f7fe fd02 	bl	8015e14 <USBPD_HW_Init_DMATxInstance>
 8017410:	0001      	movs	r1, r0
 8017412:	4aa6      	ldr	r2, [pc, #664]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 8017414:	0023      	movs	r3, r4
 8017416:	011b      	lsls	r3, r3, #4
 8017418:	1b1b      	subs	r3, r3, r4
 801741a:	009b      	lsls	r3, r3, #2
 801741c:	18d3      	adds	r3, r2, r3
 801741e:	3304      	adds	r3, #4
 8017420:	6019      	str	r1, [r3, #0]
  Ports[PortNum].hdmarx = USBPD_HW_Init_DMARxInstance(PortNum);
 8017422:	1dfb      	adds	r3, r7, #7
 8017424:	781c      	ldrb	r4, [r3, #0]
 8017426:	1dfb      	adds	r3, r7, #7
 8017428:	781b      	ldrb	r3, [r3, #0]
 801742a:	0018      	movs	r0, r3
 801742c:	f7fe fc88 	bl	8015d40 <USBPD_HW_Init_DMARxInstance>
 8017430:	0001      	movs	r1, r0
 8017432:	4a9e      	ldr	r2, [pc, #632]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 8017434:	0023      	movs	r3, r4
 8017436:	011b      	lsls	r3, r3, #4
 8017438:	1b1b      	subs	r3, r3, r4
 801743a:	009b      	lsls	r3, r3, #2
 801743c:	18d3      	adds	r3, r2, r3
 801743e:	3308      	adds	r3, #8
 8017440:	6019      	str	r1, [r3, #0]

  /* Set the RX dma to allow reception */
  _temp = (uint32_t)&Ports[PortNum].husbpd->RXDR;
 8017442:	1dfb      	adds	r3, r7, #7
 8017444:	781a      	ldrb	r2, [r3, #0]
 8017446:	4999      	ldr	r1, [pc, #612]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 8017448:	0013      	movs	r3, r2
 801744a:	011b      	lsls	r3, r3, #4
 801744c:	1a9b      	subs	r3, r3, r2
 801744e:	009b      	lsls	r3, r3, #2
 8017450:	585b      	ldr	r3, [r3, r1]
 8017452:	3330      	adds	r3, #48	@ 0x30
 8017454:	60fb      	str	r3, [r7, #12]
  WRITE_REG(Ports[PortNum].hdmarx->CPAR, _temp);
 8017456:	1dfb      	adds	r3, r7, #7
 8017458:	781a      	ldrb	r2, [r3, #0]
 801745a:	4994      	ldr	r1, [pc, #592]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 801745c:	0013      	movs	r3, r2
 801745e:	011b      	lsls	r3, r3, #4
 8017460:	1a9b      	subs	r3, r3, r2
 8017462:	009b      	lsls	r3, r3, #2
 8017464:	18cb      	adds	r3, r1, r3
 8017466:	3308      	adds	r3, #8
 8017468:	681b      	ldr	r3, [r3, #0]
 801746a:	68fa      	ldr	r2, [r7, #12]
 801746c:	609a      	str	r2, [r3, #8]
  WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 801746e:	1dfb      	adds	r3, r7, #7
 8017470:	781a      	ldrb	r2, [r3, #0]
 8017472:	498e      	ldr	r1, [pc, #568]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 8017474:	0013      	movs	r3, r2
 8017476:	011b      	lsls	r3, r3, #4
 8017478:	1a9b      	subs	r3, r3, r2
 801747a:	009b      	lsls	r3, r3, #2
 801747c:	18cb      	adds	r3, r1, r3
 801747e:	3330      	adds	r3, #48	@ 0x30
 8017480:	6818      	ldr	r0, [r3, #0]
 8017482:	1dfb      	adds	r3, r7, #7
 8017484:	781a      	ldrb	r2, [r3, #0]
 8017486:	4989      	ldr	r1, [pc, #548]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 8017488:	0013      	movs	r3, r2
 801748a:	011b      	lsls	r3, r3, #4
 801748c:	1a9b      	subs	r3, r3, r2
 801748e:	009b      	lsls	r3, r3, #2
 8017490:	18cb      	adds	r3, r1, r3
 8017492:	3308      	adds	r3, #8
 8017494:	681b      	ldr	r3, [r3, #0]
 8017496:	0002      	movs	r2, r0
 8017498:	60da      	str	r2, [r3, #12]
  Ports[PortNum].hdmarx->CNDTR = SIZE_MAX_PD_TRANSACTION_UNCHUNK;
 801749a:	1dfb      	adds	r3, r7, #7
 801749c:	781a      	ldrb	r2, [r3, #0]
 801749e:	4983      	ldr	r1, [pc, #524]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 80174a0:	0013      	movs	r3, r2
 80174a2:	011b      	lsls	r3, r3, #4
 80174a4:	1a9b      	subs	r3, r3, r2
 80174a6:	009b      	lsls	r3, r3, #2
 80174a8:	18cb      	adds	r3, r1, r3
 80174aa:	3308      	adds	r3, #8
 80174ac:	681b      	ldr	r3, [r3, #0]
 80174ae:	2284      	movs	r2, #132	@ 0x84
 80174b0:	0052      	lsls	r2, r2, #1
 80174b2:	605a      	str	r2, [r3, #4]
  Ports[PortNum].hdmarx->CCR |= DMA_CCR_EN;
 80174b4:	1dfb      	adds	r3, r7, #7
 80174b6:	781a      	ldrb	r2, [r3, #0]
 80174b8:	497c      	ldr	r1, [pc, #496]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 80174ba:	0013      	movs	r3, r2
 80174bc:	011b      	lsls	r3, r3, #4
 80174be:	1a9b      	subs	r3, r3, r2
 80174c0:	009b      	lsls	r3, r3, #2
 80174c2:	18cb      	adds	r3, r1, r3
 80174c4:	3308      	adds	r3, #8
 80174c6:	681b      	ldr	r3, [r3, #0]
 80174c8:	6819      	ldr	r1, [r3, #0]
 80174ca:	1dfb      	adds	r3, r7, #7
 80174cc:	781a      	ldrb	r2, [r3, #0]
 80174ce:	4877      	ldr	r0, [pc, #476]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 80174d0:	0013      	movs	r3, r2
 80174d2:	011b      	lsls	r3, r3, #4
 80174d4:	1a9b      	subs	r3, r3, r2
 80174d6:	009b      	lsls	r3, r3, #2
 80174d8:	18c3      	adds	r3, r0, r3
 80174da:	3308      	adds	r3, #8
 80174dc:	681b      	ldr	r3, [r3, #0]
 80174de:	2201      	movs	r2, #1
 80174e0:	430a      	orrs	r2, r1
 80174e2:	601a      	str	r2, [r3, #0]

  /* Set the TX dma only UCPD address */
  _temp = (uint32_t)&Ports[PortNum].husbpd->TXDR;
 80174e4:	1dfb      	adds	r3, r7, #7
 80174e6:	781a      	ldrb	r2, [r3, #0]
 80174e8:	4970      	ldr	r1, [pc, #448]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 80174ea:	0013      	movs	r3, r2
 80174ec:	011b      	lsls	r3, r3, #4
 80174ee:	1a9b      	subs	r3, r3, r2
 80174f0:	009b      	lsls	r3, r3, #2
 80174f2:	585b      	ldr	r3, [r3, r1]
 80174f4:	3324      	adds	r3, #36	@ 0x24
 80174f6:	60fb      	str	r3, [r7, #12]
  Ports[PortNum].hdmatx->CPAR = _temp;
 80174f8:	1dfb      	adds	r3, r7, #7
 80174fa:	781a      	ldrb	r2, [r3, #0]
 80174fc:	496b      	ldr	r1, [pc, #428]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 80174fe:	0013      	movs	r3, r2
 8017500:	011b      	lsls	r3, r3, #4
 8017502:	1a9b      	subs	r3, r3, r2
 8017504:	009b      	lsls	r3, r3, #2
 8017506:	18cb      	adds	r3, r1, r3
 8017508:	3304      	adds	r3, #4
 801750a:	681b      	ldr	r3, [r3, #0]
 801750c:	68fa      	ldr	r2, [r7, #12]
 801750e:	609a      	str	r2, [r3, #8]
  /* disabled non Rd line set CC line enable */
#define INTERRUPT_MASK  UCPD_IMR_TXMSGDISCIE | UCPD_IMR_TXMSGSENTIE | UCPD_IMR_HRSTDISCIE  | UCPD_IMR_HRSTSENTIE |  \
  UCPD_IMR_TXMSGABTIE  | UCPD_IMR_TXUNDIE     | UCPD_IMR_RXORDDETIE  | UCPD_IMR_RXHRSTDETIE | \
  UCPD_IMR_RXOVRIE     | UCPD_IMR_RXMSGENDIE

  MODIFY_REG(Ports[PortNum].husbpd->IMR, INTERRUPT_MASK, INTERRUPT_MASK);
 8017510:	1dfb      	adds	r3, r7, #7
 8017512:	781a      	ldrb	r2, [r3, #0]
 8017514:	4965      	ldr	r1, [pc, #404]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 8017516:	0013      	movs	r3, r2
 8017518:	011b      	lsls	r3, r3, #4
 801751a:	1a9b      	subs	r3, r3, r2
 801751c:	009b      	lsls	r3, r3, #2
 801751e:	585b      	ldr	r3, [r3, r1]
 8017520:	6919      	ldr	r1, [r3, #16]
 8017522:	1dfb      	adds	r3, r7, #7
 8017524:	781a      	ldrb	r2, [r3, #0]
 8017526:	4861      	ldr	r0, [pc, #388]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 8017528:	0013      	movs	r3, r2
 801752a:	011b      	lsls	r3, r3, #4
 801752c:	1a9b      	subs	r3, r3, r2
 801752e:	009b      	lsls	r3, r3, #2
 8017530:	581b      	ldr	r3, [r3, r0]
 8017532:	4a5f      	ldr	r2, [pc, #380]	@ (80176b0 <HW_SignalAttachement+0x2c0>)
 8017534:	430a      	orrs	r2, r1
 8017536:	611a      	str	r2, [r3, #16]
#endif /* !USBPDCORE_LIB_NO_PD */

  /* Handle CC enable */
  Ports[PortNum].CCx = cc;
 8017538:	1dfb      	adds	r3, r7, #7
 801753a:	781a      	ldrb	r2, [r3, #0]
 801753c:	495b      	ldr	r1, [pc, #364]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 801753e:	0013      	movs	r3, r2
 8017540:	011b      	lsls	r3, r3, #4
 8017542:	1a9b      	subs	r3, r3, r2
 8017544:	009b      	lsls	r3, r3, #2
 8017546:	18cb      	adds	r3, r1, r3
 8017548:	3334      	adds	r3, #52	@ 0x34
 801754a:	683a      	ldr	r2, [r7, #0]
 801754c:	601a      	str	r2, [r3, #0]

#if !defined(USBPDCORE_LIB_NO_PD)
  /* Set CC pin for PD message */
  LL_UCPD_SetCCPin(Ports[PortNum].husbpd, (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCPIN_CC1 : LL_UCPD_CCPIN_CC2);
 801754e:	1dfb      	adds	r3, r7, #7
 8017550:	781a      	ldrb	r2, [r3, #0]
 8017552:	4956      	ldr	r1, [pc, #344]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 8017554:	0013      	movs	r3, r2
 8017556:	011b      	lsls	r3, r3, #4
 8017558:	1a9b      	subs	r3, r3, r2
 801755a:	009b      	lsls	r3, r3, #2
 801755c:	5858      	ldr	r0, [r3, r1]
 801755e:	1dfb      	adds	r3, r7, #7
 8017560:	781a      	ldrb	r2, [r3, #0]
 8017562:	4952      	ldr	r1, [pc, #328]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 8017564:	0013      	movs	r3, r2
 8017566:	011b      	lsls	r3, r3, #4
 8017568:	1a9b      	subs	r3, r3, r2
 801756a:	009b      	lsls	r3, r3, #2
 801756c:	18cb      	adds	r3, r1, r3
 801756e:	3334      	adds	r3, #52	@ 0x34
 8017570:	681b      	ldr	r3, [r3, #0]
 8017572:	2b01      	cmp	r3, #1
 8017574:	d101      	bne.n	801757a <HW_SignalAttachement+0x18a>
 8017576:	2300      	movs	r3, #0
 8017578:	e000      	b.n	801757c <HW_SignalAttachement+0x18c>
 801757a:	2340      	movs	r3, #64	@ 0x40
 801757c:	0019      	movs	r1, r3
 801757e:	f7ff fa93 	bl	8016aa8 <LL_UCPD_SetCCPin>
  /* Initialize Vconn management */
  (void)BSP_USBPD_PWR_VCONNInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 8017582:	1dfb      	adds	r3, r7, #7
 8017584:	781a      	ldrb	r2, [r3, #0]
 8017586:	4949      	ldr	r1, [pc, #292]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 8017588:	0013      	movs	r3, r2
 801758a:	011b      	lsls	r3, r3, #4
 801758c:	1a9b      	subs	r3, r3, r2
 801758e:	009b      	lsls	r3, r3, #2
 8017590:	18cb      	adds	r3, r1, r3
 8017592:	330c      	adds	r3, #12
 8017594:	681b      	ldr	r3, [r3, #0]
 8017596:	7a1b      	ldrb	r3, [r3, #8]
 8017598:	2202      	movs	r2, #2
 801759a:	4013      	ands	r3, r2
 801759c:	b2db      	uxtb	r3, r3
 801759e:	2b00      	cmp	r3, #0
 80175a0:	d034      	beq.n	801760c <HW_SignalAttachement+0x21c>
  {
    /* Set GPIO to allow the FRSTX handling */
    USBPD_HW_SetFRSSignalling(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
 80175a2:	1dfb      	adds	r3, r7, #7
 80175a4:	781a      	ldrb	r2, [r3, #0]
 80175a6:	4941      	ldr	r1, [pc, #260]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 80175a8:	0013      	movs	r3, r2
 80175aa:	011b      	lsls	r3, r3, #4
 80175ac:	1a9b      	subs	r3, r3, r2
 80175ae:	009b      	lsls	r3, r3, #2
 80175b0:	18cb      	adds	r3, r1, r3
 80175b2:	3334      	adds	r3, #52	@ 0x34
 80175b4:	681b      	ldr	r3, [r3, #0]
 80175b6:	2b01      	cmp	r3, #1
 80175b8:	d101      	bne.n	80175be <HW_SignalAttachement+0x1ce>
 80175ba:	2301      	movs	r3, #1
 80175bc:	e000      	b.n	80175c0 <HW_SignalAttachement+0x1d0>
 80175be:	2302      	movs	r3, #2
 80175c0:	1dfa      	adds	r2, r7, #7
 80175c2:	7812      	ldrb	r2, [r2, #0]
 80175c4:	0019      	movs	r1, r3
 80175c6:	0010      	movs	r0, r2
 80175c8:	f7fe fc92 	bl	8015ef0 <USBPD_HW_SetFRSSignalling>
    LL_UCPD_FRSDetectionEnable(Ports[PortNum].husbpd);
 80175cc:	1dfb      	adds	r3, r7, #7
 80175ce:	781a      	ldrb	r2, [r3, #0]
 80175d0:	4936      	ldr	r1, [pc, #216]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 80175d2:	0013      	movs	r3, r2
 80175d4:	011b      	lsls	r3, r3, #4
 80175d6:	1a9b      	subs	r3, r3, r2
 80175d8:	009b      	lsls	r3, r3, #2
 80175da:	585b      	ldr	r3, [r3, r1]
 80175dc:	0018      	movs	r0, r3
 80175de:	f7ff f9fb 	bl	80169d8 <LL_UCPD_FRSDetectionEnable>
    Ports[PortNum].husbpd->IMR |= UCPD_IMR_FRSEVTIE;
 80175e2:	1dfb      	adds	r3, r7, #7
 80175e4:	781a      	ldrb	r2, [r3, #0]
 80175e6:	4931      	ldr	r1, [pc, #196]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 80175e8:	0013      	movs	r3, r2
 80175ea:	011b      	lsls	r3, r3, #4
 80175ec:	1a9b      	subs	r3, r3, r2
 80175ee:	009b      	lsls	r3, r3, #2
 80175f0:	585b      	ldr	r3, [r3, r1]
 80175f2:	6919      	ldr	r1, [r3, #16]
 80175f4:	1dfb      	adds	r3, r7, #7
 80175f6:	781a      	ldrb	r2, [r3, #0]
 80175f8:	482c      	ldr	r0, [pc, #176]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 80175fa:	0013      	movs	r3, r2
 80175fc:	011b      	lsls	r3, r3, #4
 80175fe:	1a9b      	subs	r3, r3, r2
 8017600:	009b      	lsls	r3, r3, #2
 8017602:	581b      	ldr	r3, [r3, r0]
 8017604:	2280      	movs	r2, #128	@ 0x80
 8017606:	0352      	lsls	r2, r2, #13
 8017608:	430a      	orrs	r2, r1
 801760a:	611a      	str	r2, [r3, #16]
  }
#endif /* USBPD_REV30_SUPPORT */

  /* Disable the Resistor on Vconn PIN */
  if (Ports[PortNum].CCx == CC1)
 801760c:	1dfb      	adds	r3, r7, #7
 801760e:	781a      	ldrb	r2, [r3, #0]
 8017610:	4926      	ldr	r1, [pc, #152]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 8017612:	0013      	movs	r3, r2
 8017614:	011b      	lsls	r3, r3, #4
 8017616:	1a9b      	subs	r3, r3, r2
 8017618:	009b      	lsls	r3, r3, #2
 801761a:	18cb      	adds	r3, r1, r3
 801761c:	3334      	adds	r3, #52	@ 0x34
 801761e:	681b      	ldr	r3, [r3, #0]
 8017620:	2b01      	cmp	r3, #1
 8017622:	d10e      	bne.n	8017642 <HW_SignalAttachement+0x252>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1);
 8017624:	1dfb      	adds	r3, r7, #7
 8017626:	781a      	ldrb	r2, [r3, #0]
 8017628:	4920      	ldr	r1, [pc, #128]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 801762a:	0013      	movs	r3, r2
 801762c:	011b      	lsls	r3, r3, #4
 801762e:	1a9b      	subs	r3, r3, r2
 8017630:	009b      	lsls	r3, r3, #2
 8017632:	585b      	ldr	r3, [r3, r1]
 8017634:	2280      	movs	r2, #128	@ 0x80
 8017636:	00d2      	lsls	r2, r2, #3
 8017638:	0011      	movs	r1, r2
 801763a:	0018      	movs	r0, r3
 801763c:	f7ff f9ec 	bl	8016a18 <LL_UCPD_SetccEnable>
 8017640:	e00d      	b.n	801765e <HW_SignalAttachement+0x26e>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC2);
 8017642:	1dfb      	adds	r3, r7, #7
 8017644:	781a      	ldrb	r2, [r3, #0]
 8017646:	4919      	ldr	r1, [pc, #100]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 8017648:	0013      	movs	r3, r2
 801764a:	011b      	lsls	r3, r3, #4
 801764c:	1a9b      	subs	r3, r3, r2
 801764e:	009b      	lsls	r3, r3, #2
 8017650:	585b      	ldr	r3, [r3, r1]
 8017652:	2280      	movs	r2, #128	@ 0x80
 8017654:	0112      	lsls	r2, r2, #4
 8017656:	0011      	movs	r1, r2
 8017658:	0018      	movs	r0, r3
 801765a:	f7ff f9dd 	bl	8016a18 <LL_UCPD_SetccEnable>
  }

  /* Prepare the rx processing */
  LL_UCPD_SetRxMode(Ports[PortNum].husbpd, LL_UCPD_RXMODE_NORMAL);
 801765e:	1dfb      	adds	r3, r7, #7
 8017660:	781a      	ldrb	r2, [r3, #0]
 8017662:	4912      	ldr	r1, [pc, #72]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 8017664:	0013      	movs	r3, r2
 8017666:	011b      	lsls	r3, r3, #4
 8017668:	1a9b      	subs	r3, r3, r2
 801766a:	009b      	lsls	r3, r3, #2
 801766c:	585b      	ldr	r3, [r3, r1]
 801766e:	2100      	movs	r1, #0
 8017670:	0018      	movs	r0, r3
 8017672:	f7ff fa48 	bl	8016b06 <LL_UCPD_SetRxMode>
  LL_UCPD_RxDMAEnable(Ports[PortNum].husbpd);
 8017676:	1dfb      	adds	r3, r7, #7
 8017678:	781a      	ldrb	r2, [r3, #0]
 801767a:	490c      	ldr	r1, [pc, #48]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 801767c:	0013      	movs	r3, r2
 801767e:	011b      	lsls	r3, r3, #4
 8017680:	1a9b      	subs	r3, r3, r2
 8017682:	009b      	lsls	r3, r3, #2
 8017684:	585b      	ldr	r3, [r3, r1]
 8017686:	0018      	movs	r0, r3
 8017688:	f7ff fa7d 	bl	8016b86 <LL_UCPD_RxDMAEnable>
  LL_UCPD_TxDMAEnable(Ports[PortNum].husbpd);
 801768c:	1dfb      	adds	r3, r7, #7
 801768e:	781a      	ldrb	r2, [r3, #0]
 8017690:	4906      	ldr	r1, [pc, #24]	@ (80176ac <HW_SignalAttachement+0x2bc>)
 8017692:	0013      	movs	r3, r2
 8017694:	011b      	lsls	r3, r3, #4
 8017696:	1a9b      	subs	r3, r3, r2
 8017698:	009b      	lsls	r3, r3, #2
 801769a:	585b      	ldr	r3, [r3, r1]
 801769c:	0018      	movs	r0, r3
 801769e:	f7ff fa91 	bl	8016bc4 <LL_UCPD_TxDMAEnable>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 80176a2:	46c0      	nop			@ (mov r8, r8)
 80176a4:	46bd      	mov	sp, r7
 80176a6:	b005      	add	sp, #20
 80176a8:	bd90      	pop	{r4, r7, pc}
 80176aa:	46c0      	nop			@ (mov r8, r8)
 80176ac:	20011b98 	.word	0x20011b98
 80176b0:	00001e7e 	.word	0x00001e7e

080176b4 <HW_SignalDetachment>:


void HW_SignalDetachment(uint8_t PortNum)
{
 80176b4:	b580      	push	{r7, lr}
 80176b6:	b082      	sub	sp, #8
 80176b8:	af00      	add	r7, sp, #0
 80176ba:	0002      	movs	r2, r0
 80176bc:	1dfb      	adds	r3, r7, #7
 80176be:	701a      	strb	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* stop DMA RX/TX */
  LL_UCPD_RxDMADisable(Ports[PortNum].husbpd);
 80176c0:	1dfb      	adds	r3, r7, #7
 80176c2:	781a      	ldrb	r2, [r3, #0]
 80176c4:	4941      	ldr	r1, [pc, #260]	@ (80177cc <HW_SignalDetachment+0x118>)
 80176c6:	0013      	movs	r3, r2
 80176c8:	011b      	lsls	r3, r3, #4
 80176ca:	1a9b      	subs	r3, r3, r2
 80176cc:	009b      	lsls	r3, r3, #2
 80176ce:	585b      	ldr	r3, [r3, r1]
 80176d0:	0018      	movs	r0, r3
 80176d2:	f7ff fa67 	bl	8016ba4 <LL_UCPD_RxDMADisable>
  LL_UCPD_TxDMADisable(Ports[PortNum].husbpd);
 80176d6:	1dfb      	adds	r3, r7, #7
 80176d8:	781a      	ldrb	r2, [r3, #0]
 80176da:	493c      	ldr	r1, [pc, #240]	@ (80177cc <HW_SignalDetachment+0x118>)
 80176dc:	0013      	movs	r3, r2
 80176de:	011b      	lsls	r3, r3, #4
 80176e0:	1a9b      	subs	r3, r3, r2
 80176e2:	009b      	lsls	r3, r3, #2
 80176e4:	585b      	ldr	r3, [r3, r1]
 80176e6:	0018      	movs	r0, r3
 80176e8:	f7ff fa7c 	bl	8016be4 <LL_UCPD_TxDMADisable>
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 80176ec:	1dfb      	adds	r3, r7, #7
 80176ee:	781a      	ldrb	r2, [r3, #0]
 80176f0:	4936      	ldr	r1, [pc, #216]	@ (80177cc <HW_SignalDetachment+0x118>)
 80176f2:	0013      	movs	r3, r2
 80176f4:	011b      	lsls	r3, r3, #4
 80176f6:	1a9b      	subs	r3, r3, r2
 80176f8:	009b      	lsls	r3, r3, #2
 80176fa:	585b      	ldr	r3, [r3, r1]
 80176fc:	0018      	movs	r0, r3
 80176fe:	f7ff f9f3 	bl	8016ae8 <LL_UCPD_RxDisable>

#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
  /* Enable only detection interrupt */
  WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
 8017702:	1dfb      	adds	r3, r7, #7
 8017704:	781a      	ldrb	r2, [r3, #0]
 8017706:	4931      	ldr	r1, [pc, #196]	@ (80177cc <HW_SignalDetachment+0x118>)
 8017708:	0013      	movs	r3, r2
 801770a:	011b      	lsls	r3, r3, #4
 801770c:	1a9b      	subs	r3, r3, r2
 801770e:	009b      	lsls	r3, r3, #2
 8017710:	585b      	ldr	r3, [r3, r1]
 8017712:	22c0      	movs	r2, #192	@ 0xc0
 8017714:	0212      	lsls	r2, r2, #8
 8017716:	611a      	str	r2, [r3, #16]
    /* Enable detection interrupt */
    WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
  }
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

  USBPD_HW_DeInit_DMATxInstance(PortNum);
 8017718:	1dfb      	adds	r3, r7, #7
 801771a:	781b      	ldrb	r3, [r3, #0]
 801771c:	0018      	movs	r0, r3
 801771e:	f7fe fbdd 	bl	8015edc <USBPD_HW_DeInit_DMATxInstance>
  USBPD_HW_DeInit_DMARxInstance(PortNum);
 8017722:	1dfb      	adds	r3, r7, #7
 8017724:	781b      	ldrb	r3, [r3, #0]
 8017726:	0018      	movs	r0, r3
 8017728:	f7fe fb6a 	bl	8015e00 <USBPD_HW_DeInit_DMARxInstance>

  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 801772c:	1dfb      	adds	r3, r7, #7
 801772e:	781a      	ldrb	r2, [r3, #0]
 8017730:	4926      	ldr	r1, [pc, #152]	@ (80177cc <HW_SignalDetachment+0x118>)
 8017732:	0013      	movs	r3, r2
 8017734:	011b      	lsls	r3, r3, #4
 8017736:	1a9b      	subs	r3, r3, r2
 8017738:	009b      	lsls	r3, r3, #2
 801773a:	585b      	ldr	r3, [r3, r1]
 801773c:	22c0      	movs	r2, #192	@ 0xc0
 801773e:	0112      	lsls	r2, r2, #4
 8017740:	0011      	movs	r1, r2
 8017742:	0018      	movs	r0, r3
 8017744:	f7ff f968 	bl	8016a18 <LL_UCPD_SetccEnable>

  if (USBPD_PORTPOWERROLE_SNK == Ports[PortNum].params->PE_PowerRole)
 8017748:	1dfb      	adds	r3, r7, #7
 801774a:	781a      	ldrb	r2, [r3, #0]
 801774c:	491f      	ldr	r1, [pc, #124]	@ (80177cc <HW_SignalDetachment+0x118>)
 801774e:	0013      	movs	r3, r2
 8017750:	011b      	lsls	r3, r3, #4
 8017752:	1a9b      	subs	r3, r3, r2
 8017754:	009b      	lsls	r3, r3, #2
 8017756:	18cb      	adds	r3, r1, r3
 8017758:	3310      	adds	r3, #16
 801775a:	681b      	ldr	r3, [r3, #0]
 801775c:	781b      	ldrb	r3, [r3, #0]
 801775e:	2204      	movs	r2, #4
 8017760:	4013      	ands	r3, r2
 8017762:	b2db      	uxtb	r3, r3
 8017764:	2b00      	cmp	r3, #0
 8017766:	d104      	bne.n	8017772 <HW_SignalDetachment+0xbe>
#if defined(_VCONN_SUPPORT)
    /* DeInitialize Vconn management */
    (void)BSP_USBPD_PWR_VCONNDeInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */
    /* DeInitialise VBUS power */
    (void)BSP_USBPD_PWR_VBUSDeInit(PortNum);
 8017768:	1dfb      	adds	r3, r7, #7
 801776a:	781b      	ldrb	r3, [r3, #0]
 801776c:	0018      	movs	r0, r3
 801776e:	f006 fb68 	bl	801de42 <BSP_USBPD_PWR_VBUSDeInit>
  }

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 8017772:	1dfb      	adds	r3, r7, #7
 8017774:	781a      	ldrb	r2, [r3, #0]
 8017776:	4915      	ldr	r1, [pc, #84]	@ (80177cc <HW_SignalDetachment+0x118>)
 8017778:	0013      	movs	r3, r2
 801777a:	011b      	lsls	r3, r3, #4
 801777c:	1a9b      	subs	r3, r3, r2
 801777e:	009b      	lsls	r3, r3, #2
 8017780:	18cb      	adds	r3, r1, r3
 8017782:	330c      	adds	r3, #12
 8017784:	681b      	ldr	r3, [r3, #0]
 8017786:	7a1b      	ldrb	r3, [r3, #8]
 8017788:	2202      	movs	r2, #2
 801778a:	4013      	ands	r3, r2
 801778c:	b2db      	uxtb	r3, r3
 801778e:	2b00      	cmp	r3, #0
 8017790:	d00a      	beq.n	80177a8 <HW_SignalDetachment+0xf4>
  {
    /* Set GPIO to disallow the FRSTX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 8017792:	1dfb      	adds	r3, r7, #7
 8017794:	781a      	ldrb	r2, [r3, #0]
 8017796:	490d      	ldr	r1, [pc, #52]	@ (80177cc <HW_SignalDetachment+0x118>)
 8017798:	0013      	movs	r3, r2
 801779a:	011b      	lsls	r3, r3, #4
 801779c:	1a9b      	subs	r3, r3, r2
 801779e:	009b      	lsls	r3, r3, #2
 80177a0:	585b      	ldr	r3, [r3, r1]
 80177a2:	0018      	movs	r0, r3
 80177a4:	f7ff f928 	bl	80169f8 <LL_UCPD_FRSDetectionDisable>
  }
#endif /* USBPD_REV30_SUPPORT */

#endif /* !USBPDCORE_LIB_NO_PD */
  Ports[PortNum].CCx = CCNONE;
 80177a8:	1dfb      	adds	r3, r7, #7
 80177aa:	781a      	ldrb	r2, [r3, #0]
 80177ac:	4907      	ldr	r1, [pc, #28]	@ (80177cc <HW_SignalDetachment+0x118>)
 80177ae:	0013      	movs	r3, r2
 80177b0:	011b      	lsls	r3, r3, #4
 80177b2:	1a9b      	subs	r3, r3, r2
 80177b4:	009b      	lsls	r3, r3, #2
 80177b6:	18cb      	adds	r3, r1, r3
 80177b8:	3334      	adds	r3, #52	@ 0x34
 80177ba:	2200      	movs	r2, #0
 80177bc:	601a      	str	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* DeInit timer to detect the reception of goodCRC */
  USBPD_TIM_DeInit();
 80177be:	f000 fb11 	bl	8017de4 <USBPD_TIM_DeInit>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 80177c2:	46c0      	nop			@ (mov r8, r8)
 80177c4:	46bd      	mov	sp, r7
 80177c6:	b002      	add	sp, #8
 80177c8:	bd80      	pop	{r7, pc}
 80177ca:	46c0      	nop			@ (mov r8, r8)
 80177cc:	20011b98 	.word	0x20011b98

080177d0 <USBPD_HW_IF_SetResistor_SinkTxNG>:

void USBPD_HW_IF_SetResistor_SinkTxNG(uint8_t PortNum)
{
 80177d0:	b580      	push	{r7, lr}
 80177d2:	b082      	sub	sp, #8
 80177d4:	af00      	add	r7, sp, #0
 80177d6:	0002      	movs	r2, r0
 80177d8:	1dfb      	adds	r3, r7, #7
 80177da:	701a      	strb	r2, [r3, #0]
  /* set the resistor SinkTxNG 1.5A5V */
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_1_5A);
 80177dc:	1dfb      	adds	r3, r7, #7
 80177de:	781a      	ldrb	r2, [r3, #0]
 80177e0:	4907      	ldr	r1, [pc, #28]	@ (8017800 <USBPD_HW_IF_SetResistor_SinkTxNG+0x30>)
 80177e2:	0013      	movs	r3, r2
 80177e4:	011b      	lsls	r3, r3, #4
 80177e6:	1a9b      	subs	r3, r3, r2
 80177e8:	009b      	lsls	r3, r3, #2
 80177ea:	585b      	ldr	r3, [r3, r1]
 80177ec:	2280      	movs	r2, #128	@ 0x80
 80177ee:	0052      	lsls	r2, r2, #1
 80177f0:	0011      	movs	r1, r2
 80177f2:	0018      	movs	r0, r3
 80177f4:	f7ff f944 	bl	8016a80 <LL_UCPD_SetRpResistor>
}
 80177f8:	46c0      	nop			@ (mov r8, r8)
 80177fa:	46bd      	mov	sp, r7
 80177fc:	b002      	add	sp, #8
 80177fe:	bd80      	pop	{r7, pc}
 8017800:	20011b98 	.word	0x20011b98

08017804 <USBPD_HW_IF_SetResistor_SinkTxOK>:

void USBPD_HW_IF_SetResistor_SinkTxOK(uint8_t PortNum)
{
 8017804:	b580      	push	{r7, lr}
 8017806:	b082      	sub	sp, #8
 8017808:	af00      	add	r7, sp, #0
 801780a:	0002      	movs	r2, r0
 801780c:	1dfb      	adds	r3, r7, #7
 801780e:	701a      	strb	r2, [r3, #0]
  /* set the resistor SinkTxNG 3.0A5V */
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
 8017810:	1dfb      	adds	r3, r7, #7
 8017812:	781a      	ldrb	r2, [r3, #0]
 8017814:	4907      	ldr	r1, [pc, #28]	@ (8017834 <USBPD_HW_IF_SetResistor_SinkTxOK+0x30>)
 8017816:	0013      	movs	r3, r2
 8017818:	011b      	lsls	r3, r3, #4
 801781a:	1a9b      	subs	r3, r3, r2
 801781c:	009b      	lsls	r3, r3, #2
 801781e:	585b      	ldr	r3, [r3, r1]
 8017820:	22c0      	movs	r2, #192	@ 0xc0
 8017822:	0052      	lsls	r2, r2, #1
 8017824:	0011      	movs	r1, r2
 8017826:	0018      	movs	r0, r3
 8017828:	f7ff f92a 	bl	8016a80 <LL_UCPD_SetRpResistor>
}
 801782c:	46c0      	nop			@ (mov r8, r8)
 801782e:	46bd      	mov	sp, r7
 8017830:	b002      	add	sp, #8
 8017832:	bd80      	pop	{r7, pc}
 8017834:	20011b98 	.word	0x20011b98

08017838 <USBPD_HW_IF_IsResistor_SinkTxOk>:

uint8_t USBPD_HW_IF_IsResistor_SinkTxOk(uint8_t PortNum)
{
 8017838:	b580      	push	{r7, lr}
 801783a:	b082      	sub	sp, #8
 801783c:	af00      	add	r7, sp, #0
 801783e:	0002      	movs	r2, r0
 8017840:	1dfb      	adds	r3, r7, #7
 8017842:	701a      	strb	r2, [r3, #0]

  /* Disable type C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, (UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS));
#endif /* _LOW_POWER */

  switch (Ports[PortNum].CCx)
 8017844:	1dfb      	adds	r3, r7, #7
 8017846:	781a      	ldrb	r2, [r3, #0]
 8017848:	491c      	ldr	r1, [pc, #112]	@ (80178bc <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 801784a:	0013      	movs	r3, r2
 801784c:	011b      	lsls	r3, r3, #4
 801784e:	1a9b      	subs	r3, r3, r2
 8017850:	009b      	lsls	r3, r3, #2
 8017852:	18cb      	adds	r3, r1, r3
 8017854:	3334      	adds	r3, #52	@ 0x34
 8017856:	681b      	ldr	r3, [r3, #0]
 8017858:	2b01      	cmp	r3, #1
 801785a:	d002      	beq.n	8017862 <USBPD_HW_IF_IsResistor_SinkTxOk+0x2a>
 801785c:	2b02      	cmp	r3, #2
 801785e:	d012      	beq.n	8017886 <USBPD_HW_IF_IsResistor_SinkTxOk+0x4e>
      {
        return USBPD_TRUE;
      }
      break;
    default:
      break;
 8017860:	e026      	b.n	80178b0 <USBPD_HW_IF_IsResistor_SinkTxOk+0x78>
      if ((Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) == LL_UCPD_SNK_CC1_VRP30A)
 8017862:	1dfb      	adds	r3, r7, #7
 8017864:	781a      	ldrb	r2, [r3, #0]
 8017866:	4915      	ldr	r1, [pc, #84]	@ (80178bc <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 8017868:	0013      	movs	r3, r2
 801786a:	011b      	lsls	r3, r3, #4
 801786c:	1a9b      	subs	r3, r3, r2
 801786e:	009b      	lsls	r3, r3, #2
 8017870:	585b      	ldr	r3, [r3, r1]
 8017872:	695a      	ldr	r2, [r3, #20]
 8017874:	23c0      	movs	r3, #192	@ 0xc0
 8017876:	029b      	lsls	r3, r3, #10
 8017878:	401a      	ands	r2, r3
 801787a:	23c0      	movs	r3, #192	@ 0xc0
 801787c:	029b      	lsls	r3, r3, #10
 801787e:	429a      	cmp	r2, r3
 8017880:	d113      	bne.n	80178aa <USBPD_HW_IF_IsResistor_SinkTxOk+0x72>
        return USBPD_TRUE;
 8017882:	2301      	movs	r3, #1
 8017884:	e015      	b.n	80178b2 <USBPD_HW_IF_IsResistor_SinkTxOk+0x7a>
      if ((Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) == LL_UCPD_SNK_CC2_VRP30A)
 8017886:	1dfb      	adds	r3, r7, #7
 8017888:	781a      	ldrb	r2, [r3, #0]
 801788a:	490c      	ldr	r1, [pc, #48]	@ (80178bc <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 801788c:	0013      	movs	r3, r2
 801788e:	011b      	lsls	r3, r3, #4
 8017890:	1a9b      	subs	r3, r3, r2
 8017892:	009b      	lsls	r3, r3, #2
 8017894:	585b      	ldr	r3, [r3, r1]
 8017896:	695a      	ldr	r2, [r3, #20]
 8017898:	23c0      	movs	r3, #192	@ 0xc0
 801789a:	031b      	lsls	r3, r3, #12
 801789c:	401a      	ands	r2, r3
 801789e:	23c0      	movs	r3, #192	@ 0xc0
 80178a0:	031b      	lsls	r3, r3, #12
 80178a2:	429a      	cmp	r2, r3
 80178a4:	d103      	bne.n	80178ae <USBPD_HW_IF_IsResistor_SinkTxOk+0x76>
        return USBPD_TRUE;
 80178a6:	2301      	movs	r3, #1
 80178a8:	e003      	b.n	80178b2 <USBPD_HW_IF_IsResistor_SinkTxOk+0x7a>
      break;
 80178aa:	46c0      	nop			@ (mov r8, r8)
 80178ac:	e000      	b.n	80178b0 <USBPD_HW_IF_IsResistor_SinkTxOk+0x78>
      break;
 80178ae:	46c0      	nop			@ (mov r8, r8)
  }

  return USBPD_FALSE;
 80178b0:	2300      	movs	r3, #0
}
 80178b2:	0018      	movs	r0, r3
 80178b4:	46bd      	mov	sp, r7
 80178b6:	b002      	add	sp, #8
 80178b8:	bd80      	pop	{r7, pc}
 80178ba:	46c0      	nop			@ (mov r8, r8)
 80178bc:	20011b98 	.word	0x20011b98

080178c0 <USBPD_HW_IF_FastRoleSwapSignalling>:

void USBPD_HW_IF_FastRoleSwapSignalling(uint8_t PortNum)
{
 80178c0:	b580      	push	{r7, lr}
 80178c2:	b082      	sub	sp, #8
 80178c4:	af00      	add	r7, sp, #0
 80178c6:	0002      	movs	r2, r0
 80178c8:	1dfb      	adds	r3, r7, #7
 80178ca:	701a      	strb	r2, [r3, #0]
  LL_UCPD_SignalFRSTX(Ports[PortNum].husbpd);
 80178cc:	1dfb      	adds	r3, r7, #7
 80178ce:	781a      	ldrb	r2, [r3, #0]
 80178d0:	4906      	ldr	r1, [pc, #24]	@ (80178ec <USBPD_HW_IF_FastRoleSwapSignalling+0x2c>)
 80178d2:	0013      	movs	r3, r2
 80178d4:	011b      	lsls	r3, r3, #4
 80178d6:	1a9b      	subs	r3, r3, r2
 80178d8:	009b      	lsls	r3, r3, #2
 80178da:	585b      	ldr	r3, [r3, r1]
 80178dc:	0018      	movs	r0, r3
 80178de:	f7ff f86c 	bl	80169ba <LL_UCPD_SignalFRSTX>
}
 80178e2:	46c0      	nop			@ (mov r8, r8)
 80178e4:	46bd      	mov	sp, r7
 80178e6:	b002      	add	sp, #8
 80178e8:	bd80      	pop	{r7, pc}
 80178ea:	46c0      	nop			@ (mov r8, r8)
 80178ec:	20011b98 	.word	0x20011b98

080178f0 <HW_IF_PWR_GetVoltage>:
  UNUSED(voltage);
  return USBPD_OK;
}

uint16_t HW_IF_PWR_GetVoltage(uint8_t PortNum)
{
 80178f0:	b580      	push	{r7, lr}
 80178f2:	b084      	sub	sp, #16
 80178f4:	af00      	add	r7, sp, #0
 80178f6:	0002      	movs	r2, r0
 80178f8:	1dfb      	adds	r3, r7, #7
 80178fa:	701a      	strb	r2, [r3, #0]
  uint32_t _voltage;
  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 80178fc:	1dfb      	adds	r3, r7, #7
 80178fe:	781b      	ldrb	r3, [r3, #0]
 8017900:	220c      	movs	r2, #12
 8017902:	18ba      	adds	r2, r7, r2
 8017904:	0011      	movs	r1, r2
 8017906:	0018      	movs	r0, r3
 8017908:	f006 faad 	bl	801de66 <BSP_USBPD_PWR_VBUSGetVoltage>
  return (uint16_t)_voltage;
 801790c:	68fb      	ldr	r3, [r7, #12]
 801790e:	b29b      	uxth	r3, r3
}
 8017910:	0018      	movs	r0, r3
 8017912:	46bd      	mov	sp, r7
 8017914:	b004      	add	sp, #16
 8017916:	bd80      	pop	{r7, pc}

08017918 <LL_APB2_GRP1_EnableClock>:
{
 8017918:	b580      	push	{r7, lr}
 801791a:	b084      	sub	sp, #16
 801791c:	af00      	add	r7, sp, #0
 801791e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR2, Periphs);
 8017920:	4b07      	ldr	r3, [pc, #28]	@ (8017940 <LL_APB2_GRP1_EnableClock+0x28>)
 8017922:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8017924:	4b06      	ldr	r3, [pc, #24]	@ (8017940 <LL_APB2_GRP1_EnableClock+0x28>)
 8017926:	687a      	ldr	r2, [r7, #4]
 8017928:	430a      	orrs	r2, r1
 801792a:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 801792c:	4b04      	ldr	r3, [pc, #16]	@ (8017940 <LL_APB2_GRP1_EnableClock+0x28>)
 801792e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017930:	687a      	ldr	r2, [r7, #4]
 8017932:	4013      	ands	r3, r2
 8017934:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8017936:	68fb      	ldr	r3, [r7, #12]
}
 8017938:	46c0      	nop			@ (mov r8, r8)
 801793a:	46bd      	mov	sp, r7
 801793c:	b004      	add	sp, #16
 801793e:	bd80      	pop	{r7, pc}
 8017940:	40021000 	.word	0x40021000

08017944 <LL_APB2_GRP1_DisableClock>:
{
 8017944:	b580      	push	{r7, lr}
 8017946:	b082      	sub	sp, #8
 8017948:	af00      	add	r7, sp, #0
 801794a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APBENR2, Periphs);
 801794c:	4b05      	ldr	r3, [pc, #20]	@ (8017964 <LL_APB2_GRP1_DisableClock+0x20>)
 801794e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8017950:	687b      	ldr	r3, [r7, #4]
 8017952:	43d9      	mvns	r1, r3
 8017954:	4b03      	ldr	r3, [pc, #12]	@ (8017964 <LL_APB2_GRP1_DisableClock+0x20>)
 8017956:	400a      	ands	r2, r1
 8017958:	641a      	str	r2, [r3, #64]	@ 0x40
}
 801795a:	46c0      	nop			@ (mov r8, r8)
 801795c:	46bd      	mov	sp, r7
 801795e:	b002      	add	sp, #8
 8017960:	bd80      	pop	{r7, pc}
 8017962:	46c0      	nop			@ (mov r8, r8)
 8017964:	40021000 	.word	0x40021000

08017968 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8017968:	b580      	push	{r7, lr}
 801796a:	b082      	sub	sp, #8
 801796c:	af00      	add	r7, sp, #0
 801796e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8017970:	687b      	ldr	r3, [r7, #4]
 8017972:	681b      	ldr	r3, [r3, #0]
 8017974:	2201      	movs	r2, #1
 8017976:	431a      	orrs	r2, r3
 8017978:	687b      	ldr	r3, [r7, #4]
 801797a:	601a      	str	r2, [r3, #0]
}
 801797c:	46c0      	nop			@ (mov r8, r8)
 801797e:	46bd      	mov	sp, r7
 8017980:	b002      	add	sp, #8
 8017982:	bd80      	pop	{r7, pc}

08017984 <LL_TIM_SetCounterMode>:
  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
{
 8017984:	b580      	push	{r7, lr}
 8017986:	b082      	sub	sp, #8
 8017988:	af00      	add	r7, sp, #0
 801798a:	6078      	str	r0, [r7, #4]
 801798c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
 801798e:	687b      	ldr	r3, [r7, #4]
 8017990:	681b      	ldr	r3, [r3, #0]
 8017992:	2270      	movs	r2, #112	@ 0x70
 8017994:	4393      	bics	r3, r2
 8017996:	001a      	movs	r2, r3
 8017998:	683b      	ldr	r3, [r7, #0]
 801799a:	431a      	orrs	r2, r3
 801799c:	687b      	ldr	r3, [r7, #4]
 801799e:	601a      	str	r2, [r3, #0]
}
 80179a0:	46c0      	nop			@ (mov r8, r8)
 80179a2:	46bd      	mov	sp, r7
 80179a4:	b002      	add	sp, #8
 80179a6:	bd80      	pop	{r7, pc}

080179a8 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 80179a8:	b580      	push	{r7, lr}
 80179aa:	b082      	sub	sp, #8
 80179ac:	af00      	add	r7, sp, #0
 80179ae:	6078      	str	r0, [r7, #4]
 80179b0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80179b2:	687b      	ldr	r3, [r7, #4]
 80179b4:	683a      	ldr	r2, [r7, #0]
 80179b6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80179b8:	46c0      	nop			@ (mov r8, r8)
 80179ba:	46bd      	mov	sp, r7
 80179bc:	b002      	add	sp, #8
 80179be:	bd80      	pop	{r7, pc}

080179c0 <LL_TIM_GetPrescaler>:
  * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
  * @param  TIMx Timer instance
  * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
  */
__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(const TIM_TypeDef *TIMx)
{
 80179c0:	b580      	push	{r7, lr}
 80179c2:	b082      	sub	sp, #8
 80179c4:	af00      	add	r7, sp, #0
 80179c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->PSC));
 80179c8:	687b      	ldr	r3, [r7, #4]
 80179ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 80179cc:	0018      	movs	r0, r3
 80179ce:	46bd      	mov	sp, r7
 80179d0:	b002      	add	sp, #8
 80179d2:	bd80      	pop	{r7, pc}

080179d4 <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 80179d4:	b580      	push	{r7, lr}
 80179d6:	b082      	sub	sp, #8
 80179d8:	af00      	add	r7, sp, #0
 80179da:	6078      	str	r0, [r7, #4]
 80179dc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80179de:	687b      	ldr	r3, [r7, #4]
 80179e0:	683a      	ldr	r2, [r7, #0]
 80179e2:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80179e4:	46c0      	nop			@ (mov r8, r8)
 80179e6:	46bd      	mov	sp, r7
 80179e8:	b002      	add	sp, #8
 80179ea:	bd80      	pop	{r7, pc}

080179ec <LL_TIM_OC_SetMode>:
  *         @arg @ref LL_TIM_OCMODE_ASYMMETRIC_PWM1
  *         @arg @ref LL_TIM_OCMODE_ASYMMETRIC_PWM2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
{
 80179ec:	b580      	push	{r7, lr}
 80179ee:	b086      	sub	sp, #24
 80179f0:	af00      	add	r7, sp, #0
 80179f2:	60f8      	str	r0, [r7, #12]
 80179f4:	60b9      	str	r1, [r7, #8]
 80179f6:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80179f8:	68bb      	ldr	r3, [r7, #8]
 80179fa:	2b01      	cmp	r3, #1
 80179fc:	d02c      	beq.n	8017a58 <LL_TIM_OC_SetMode+0x6c>
 80179fe:	68bb      	ldr	r3, [r7, #8]
 8017a00:	2b04      	cmp	r3, #4
 8017a02:	d027      	beq.n	8017a54 <LL_TIM_OC_SetMode+0x68>
 8017a04:	68bb      	ldr	r3, [r7, #8]
 8017a06:	2b10      	cmp	r3, #16
 8017a08:	d022      	beq.n	8017a50 <LL_TIM_OC_SetMode+0x64>
 8017a0a:	68bb      	ldr	r3, [r7, #8]
 8017a0c:	2b40      	cmp	r3, #64	@ 0x40
 8017a0e:	d01d      	beq.n	8017a4c <LL_TIM_OC_SetMode+0x60>
 8017a10:	68ba      	ldr	r2, [r7, #8]
 8017a12:	2380      	movs	r3, #128	@ 0x80
 8017a14:	005b      	lsls	r3, r3, #1
 8017a16:	429a      	cmp	r2, r3
 8017a18:	d016      	beq.n	8017a48 <LL_TIM_OC_SetMode+0x5c>
 8017a1a:	68ba      	ldr	r2, [r7, #8]
 8017a1c:	2380      	movs	r3, #128	@ 0x80
 8017a1e:	00db      	lsls	r3, r3, #3
 8017a20:	429a      	cmp	r2, r3
 8017a22:	d00f      	beq.n	8017a44 <LL_TIM_OC_SetMode+0x58>
 8017a24:	68ba      	ldr	r2, [r7, #8]
 8017a26:	2380      	movs	r3, #128	@ 0x80
 8017a28:	015b      	lsls	r3, r3, #5
 8017a2a:	429a      	cmp	r2, r3
 8017a2c:	d008      	beq.n	8017a40 <LL_TIM_OC_SetMode+0x54>
 8017a2e:	68ba      	ldr	r2, [r7, #8]
 8017a30:	2380      	movs	r3, #128	@ 0x80
 8017a32:	025b      	lsls	r3, r3, #9
 8017a34:	429a      	cmp	r2, r3
 8017a36:	d101      	bne.n	8017a3c <LL_TIM_OC_SetMode+0x50>
 8017a38:	2307      	movs	r3, #7
 8017a3a:	e00e      	b.n	8017a5a <LL_TIM_OC_SetMode+0x6e>
 8017a3c:	2308      	movs	r3, #8
 8017a3e:	e00c      	b.n	8017a5a <LL_TIM_OC_SetMode+0x6e>
 8017a40:	2306      	movs	r3, #6
 8017a42:	e00a      	b.n	8017a5a <LL_TIM_OC_SetMode+0x6e>
 8017a44:	2305      	movs	r3, #5
 8017a46:	e008      	b.n	8017a5a <LL_TIM_OC_SetMode+0x6e>
 8017a48:	2304      	movs	r3, #4
 8017a4a:	e006      	b.n	8017a5a <LL_TIM_OC_SetMode+0x6e>
 8017a4c:	2303      	movs	r3, #3
 8017a4e:	e004      	b.n	8017a5a <LL_TIM_OC_SetMode+0x6e>
 8017a50:	2302      	movs	r3, #2
 8017a52:	e002      	b.n	8017a5a <LL_TIM_OC_SetMode+0x6e>
 8017a54:	2301      	movs	r3, #1
 8017a56:	e000      	b.n	8017a5a <LL_TIM_OC_SetMode+0x6e>
 8017a58:	2300      	movs	r3, #0
 8017a5a:	2017      	movs	r0, #23
 8017a5c:	183a      	adds	r2, r7, r0
 8017a5e:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8017a60:	68fb      	ldr	r3, [r7, #12]
 8017a62:	3318      	adds	r3, #24
 8017a64:	0019      	movs	r1, r3
 8017a66:	183b      	adds	r3, r7, r0
 8017a68:	781b      	ldrb	r3, [r3, #0]
 8017a6a:	4a0e      	ldr	r2, [pc, #56]	@ (8017aa4 <LL_TIM_OC_SetMode+0xb8>)
 8017a6c:	5cd3      	ldrb	r3, [r2, r3]
 8017a6e:	18cb      	adds	r3, r1, r3
 8017a70:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8017a72:	693b      	ldr	r3, [r7, #16]
 8017a74:	681b      	ldr	r3, [r3, #0]
 8017a76:	183a      	adds	r2, r7, r0
 8017a78:	7812      	ldrb	r2, [r2, #0]
 8017a7a:	490b      	ldr	r1, [pc, #44]	@ (8017aa8 <LL_TIM_OC_SetMode+0xbc>)
 8017a7c:	5c8a      	ldrb	r2, [r1, r2]
 8017a7e:	0011      	movs	r1, r2
 8017a80:	4a0a      	ldr	r2, [pc, #40]	@ (8017aac <LL_TIM_OC_SetMode+0xc0>)
 8017a82:	408a      	lsls	r2, r1
 8017a84:	43d2      	mvns	r2, r2
 8017a86:	401a      	ands	r2, r3
 8017a88:	183b      	adds	r3, r7, r0
 8017a8a:	781b      	ldrb	r3, [r3, #0]
 8017a8c:	4906      	ldr	r1, [pc, #24]	@ (8017aa8 <LL_TIM_OC_SetMode+0xbc>)
 8017a8e:	5ccb      	ldrb	r3, [r1, r3]
 8017a90:	0019      	movs	r1, r3
 8017a92:	687b      	ldr	r3, [r7, #4]
 8017a94:	408b      	lsls	r3, r1
 8017a96:	431a      	orrs	r2, r3
 8017a98:	693b      	ldr	r3, [r7, #16]
 8017a9a:	601a      	str	r2, [r3, #0]
}
 8017a9c:	46c0      	nop			@ (mov r8, r8)
 8017a9e:	46bd      	mov	sp, r7
 8017aa0:	b006      	add	sp, #24
 8017aa2:	bd80      	pop	{r7, pc}
 8017aa4:	0801f634 	.word	0x0801f634
 8017aa8:	0801f640 	.word	0x0801f640
 8017aac:	00010073 	.word	0x00010073

08017ab0 <LL_TIM_OC_SetPolarity>:
  *         @arg @ref LL_TIM_OCPOLARITY_HIGH
  *         @arg @ref LL_TIM_OCPOLARITY_LOW
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
{
 8017ab0:	b580      	push	{r7, lr}
 8017ab2:	b086      	sub	sp, #24
 8017ab4:	af00      	add	r7, sp, #0
 8017ab6:	60f8      	str	r0, [r7, #12]
 8017ab8:	60b9      	str	r1, [r7, #8]
 8017aba:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8017abc:	68bb      	ldr	r3, [r7, #8]
 8017abe:	2b01      	cmp	r3, #1
 8017ac0:	d02c      	beq.n	8017b1c <LL_TIM_OC_SetPolarity+0x6c>
 8017ac2:	68bb      	ldr	r3, [r7, #8]
 8017ac4:	2b04      	cmp	r3, #4
 8017ac6:	d027      	beq.n	8017b18 <LL_TIM_OC_SetPolarity+0x68>
 8017ac8:	68bb      	ldr	r3, [r7, #8]
 8017aca:	2b10      	cmp	r3, #16
 8017acc:	d022      	beq.n	8017b14 <LL_TIM_OC_SetPolarity+0x64>
 8017ace:	68bb      	ldr	r3, [r7, #8]
 8017ad0:	2b40      	cmp	r3, #64	@ 0x40
 8017ad2:	d01d      	beq.n	8017b10 <LL_TIM_OC_SetPolarity+0x60>
 8017ad4:	68ba      	ldr	r2, [r7, #8]
 8017ad6:	2380      	movs	r3, #128	@ 0x80
 8017ad8:	005b      	lsls	r3, r3, #1
 8017ada:	429a      	cmp	r2, r3
 8017adc:	d016      	beq.n	8017b0c <LL_TIM_OC_SetPolarity+0x5c>
 8017ade:	68ba      	ldr	r2, [r7, #8]
 8017ae0:	2380      	movs	r3, #128	@ 0x80
 8017ae2:	00db      	lsls	r3, r3, #3
 8017ae4:	429a      	cmp	r2, r3
 8017ae6:	d00f      	beq.n	8017b08 <LL_TIM_OC_SetPolarity+0x58>
 8017ae8:	68ba      	ldr	r2, [r7, #8]
 8017aea:	2380      	movs	r3, #128	@ 0x80
 8017aec:	015b      	lsls	r3, r3, #5
 8017aee:	429a      	cmp	r2, r3
 8017af0:	d008      	beq.n	8017b04 <LL_TIM_OC_SetPolarity+0x54>
 8017af2:	68ba      	ldr	r2, [r7, #8]
 8017af4:	2380      	movs	r3, #128	@ 0x80
 8017af6:	025b      	lsls	r3, r3, #9
 8017af8:	429a      	cmp	r2, r3
 8017afa:	d101      	bne.n	8017b00 <LL_TIM_OC_SetPolarity+0x50>
 8017afc:	2307      	movs	r3, #7
 8017afe:	e00e      	b.n	8017b1e <LL_TIM_OC_SetPolarity+0x6e>
 8017b00:	2308      	movs	r3, #8
 8017b02:	e00c      	b.n	8017b1e <LL_TIM_OC_SetPolarity+0x6e>
 8017b04:	2306      	movs	r3, #6
 8017b06:	e00a      	b.n	8017b1e <LL_TIM_OC_SetPolarity+0x6e>
 8017b08:	2305      	movs	r3, #5
 8017b0a:	e008      	b.n	8017b1e <LL_TIM_OC_SetPolarity+0x6e>
 8017b0c:	2304      	movs	r3, #4
 8017b0e:	e006      	b.n	8017b1e <LL_TIM_OC_SetPolarity+0x6e>
 8017b10:	2303      	movs	r3, #3
 8017b12:	e004      	b.n	8017b1e <LL_TIM_OC_SetPolarity+0x6e>
 8017b14:	2302      	movs	r3, #2
 8017b16:	e002      	b.n	8017b1e <LL_TIM_OC_SetPolarity+0x6e>
 8017b18:	2301      	movs	r3, #1
 8017b1a:	e000      	b.n	8017b1e <LL_TIM_OC_SetPolarity+0x6e>
 8017b1c:	2300      	movs	r3, #0
 8017b1e:	2017      	movs	r0, #23
 8017b20:	183a      	adds	r2, r7, r0
 8017b22:	7013      	strb	r3, [r2, #0]
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 8017b24:	68fb      	ldr	r3, [r7, #12]
 8017b26:	6a1b      	ldr	r3, [r3, #32]
 8017b28:	183a      	adds	r2, r7, r0
 8017b2a:	7812      	ldrb	r2, [r2, #0]
 8017b2c:	490a      	ldr	r1, [pc, #40]	@ (8017b58 <LL_TIM_OC_SetPolarity+0xa8>)
 8017b2e:	5c8a      	ldrb	r2, [r1, r2]
 8017b30:	0011      	movs	r1, r2
 8017b32:	2202      	movs	r2, #2
 8017b34:	408a      	lsls	r2, r1
 8017b36:	43d2      	mvns	r2, r2
 8017b38:	401a      	ands	r2, r3
 8017b3a:	183b      	adds	r3, r7, r0
 8017b3c:	781b      	ldrb	r3, [r3, #0]
 8017b3e:	4906      	ldr	r1, [pc, #24]	@ (8017b58 <LL_TIM_OC_SetPolarity+0xa8>)
 8017b40:	5ccb      	ldrb	r3, [r1, r3]
 8017b42:	0019      	movs	r1, r3
 8017b44:	687b      	ldr	r3, [r7, #4]
 8017b46:	408b      	lsls	r3, r1
 8017b48:	431a      	orrs	r2, r3
 8017b4a:	68fb      	ldr	r3, [r7, #12]
 8017b4c:	621a      	str	r2, [r3, #32]
}
 8017b4e:	46c0      	nop			@ (mov r8, r8)
 8017b50:	46bd      	mov	sp, r7
 8017b52:	b006      	add	sp, #24
 8017b54:	bd80      	pop	{r7, pc}
 8017b56:	46c0      	nop			@ (mov r8, r8)
 8017b58:	0801f64c 	.word	0x0801f64c

08017b5c <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8017b5c:	b580      	push	{r7, lr}
 8017b5e:	b082      	sub	sp, #8
 8017b60:	af00      	add	r7, sp, #0
 8017b62:	6078      	str	r0, [r7, #4]
 8017b64:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8017b66:	687b      	ldr	r3, [r7, #4]
 8017b68:	683a      	ldr	r2, [r7, #0]
 8017b6a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8017b6c:	46c0      	nop			@ (mov r8, r8)
 8017b6e:	46bd      	mov	sp, r7
 8017b70:	b002      	add	sp, #8
 8017b72:	bd80      	pop	{r7, pc}

08017b74 <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8017b74:	b580      	push	{r7, lr}
 8017b76:	b082      	sub	sp, #8
 8017b78:	af00      	add	r7, sp, #0
 8017b7a:	6078      	str	r0, [r7, #4]
 8017b7c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8017b7e:	687b      	ldr	r3, [r7, #4]
 8017b80:	683a      	ldr	r2, [r7, #0]
 8017b82:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8017b84:	46c0      	nop			@ (mov r8, r8)
 8017b86:	46bd      	mov	sp, r7
 8017b88:	b002      	add	sp, #8
 8017b8a:	bd80      	pop	{r7, pc}

08017b8c <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8017b8c:	b580      	push	{r7, lr}
 8017b8e:	b082      	sub	sp, #8
 8017b90:	af00      	add	r7, sp, #0
 8017b92:	6078      	str	r0, [r7, #4]
 8017b94:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8017b96:	687b      	ldr	r3, [r7, #4]
 8017b98:	683a      	ldr	r2, [r7, #0]
 8017b9a:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8017b9c:	46c0      	nop			@ (mov r8, r8)
 8017b9e:	46bd      	mov	sp, r7
 8017ba0:	b002      	add	sp, #8
 8017ba2:	bd80      	pop	{r7, pc}

08017ba4 <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8017ba4:	b580      	push	{r7, lr}
 8017ba6:	b082      	sub	sp, #8
 8017ba8:	af00      	add	r7, sp, #0
 8017baa:	6078      	str	r0, [r7, #4]
 8017bac:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8017bae:	687b      	ldr	r3, [r7, #4]
 8017bb0:	683a      	ldr	r2, [r7, #0]
 8017bb2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8017bb4:	46c0      	nop			@ (mov r8, r8)
 8017bb6:	46bd      	mov	sp, r7
 8017bb8:	b002      	add	sp, #8
 8017bba:	bd80      	pop	{r7, pc}

08017bbc <LL_TIM_ClearFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
{
 8017bbc:	b580      	push	{r7, lr}
 8017bbe:	b082      	sub	sp, #8
 8017bc0:	af00      	add	r7, sp, #0
 8017bc2:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8017bc4:	687b      	ldr	r3, [r7, #4]
 8017bc6:	2203      	movs	r2, #3
 8017bc8:	4252      	negs	r2, r2
 8017bca:	611a      	str	r2, [r3, #16]
}
 8017bcc:	46c0      	nop			@ (mov r8, r8)
 8017bce:	46bd      	mov	sp, r7
 8017bd0:	b002      	add	sp, #8
 8017bd2:	bd80      	pop	{r7, pc}

08017bd4 <LL_TIM_IsActiveFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(const TIM_TypeDef *TIMx)
{
 8017bd4:	b580      	push	{r7, lr}
 8017bd6:	b082      	sub	sp, #8
 8017bd8:	af00      	add	r7, sp, #0
 8017bda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8017bdc:	687b      	ldr	r3, [r7, #4]
 8017bde:	691b      	ldr	r3, [r3, #16]
 8017be0:	2202      	movs	r2, #2
 8017be2:	4013      	ands	r3, r2
 8017be4:	2b02      	cmp	r3, #2
 8017be6:	d101      	bne.n	8017bec <LL_TIM_IsActiveFlag_CC1+0x18>
 8017be8:	2301      	movs	r3, #1
 8017bea:	e000      	b.n	8017bee <LL_TIM_IsActiveFlag_CC1+0x1a>
 8017bec:	2300      	movs	r3, #0
}
 8017bee:	0018      	movs	r0, r3
 8017bf0:	46bd      	mov	sp, r7
 8017bf2:	b002      	add	sp, #8
 8017bf4:	bd80      	pop	{r7, pc}

08017bf6 <LL_TIM_ClearFlag_CC2>:
  * @rmtoll SR           CC2IF         LL_TIM_ClearFlag_CC2
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)
{
 8017bf6:	b580      	push	{r7, lr}
 8017bf8:	b082      	sub	sp, #8
 8017bfa:	af00      	add	r7, sp, #0
 8017bfc:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
 8017bfe:	687b      	ldr	r3, [r7, #4]
 8017c00:	2205      	movs	r2, #5
 8017c02:	4252      	negs	r2, r2
 8017c04:	611a      	str	r2, [r3, #16]
}
 8017c06:	46c0      	nop			@ (mov r8, r8)
 8017c08:	46bd      	mov	sp, r7
 8017c0a:	b002      	add	sp, #8
 8017c0c:	bd80      	pop	{r7, pc}

08017c0e <LL_TIM_IsActiveFlag_CC2>:
  * @rmtoll SR           CC2IF         LL_TIM_IsActiveFlag_CC2
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(const TIM_TypeDef *TIMx)
{
 8017c0e:	b580      	push	{r7, lr}
 8017c10:	b082      	sub	sp, #8
 8017c12:	af00      	add	r7, sp, #0
 8017c14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
 8017c16:	687b      	ldr	r3, [r7, #4]
 8017c18:	691b      	ldr	r3, [r3, #16]
 8017c1a:	2204      	movs	r2, #4
 8017c1c:	4013      	ands	r3, r2
 8017c1e:	2b04      	cmp	r3, #4
 8017c20:	d101      	bne.n	8017c26 <LL_TIM_IsActiveFlag_CC2+0x18>
 8017c22:	2301      	movs	r3, #1
 8017c24:	e000      	b.n	8017c28 <LL_TIM_IsActiveFlag_CC2+0x1a>
 8017c26:	2300      	movs	r3, #0
}
 8017c28:	0018      	movs	r0, r3
 8017c2a:	46bd      	mov	sp, r7
 8017c2c:	b002      	add	sp, #8
 8017c2e:	bd80      	pop	{r7, pc}

08017c30 <LL_TIM_ClearFlag_CC3>:
  * @rmtoll SR           CC3IF         LL_TIM_ClearFlag_CC3
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)
{
 8017c30:	b580      	push	{r7, lr}
 8017c32:	b082      	sub	sp, #8
 8017c34:	af00      	add	r7, sp, #0
 8017c36:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
 8017c38:	687b      	ldr	r3, [r7, #4]
 8017c3a:	2209      	movs	r2, #9
 8017c3c:	4252      	negs	r2, r2
 8017c3e:	611a      	str	r2, [r3, #16]
}
 8017c40:	46c0      	nop			@ (mov r8, r8)
 8017c42:	46bd      	mov	sp, r7
 8017c44:	b002      	add	sp, #8
 8017c46:	bd80      	pop	{r7, pc}

08017c48 <LL_TIM_IsActiveFlag_CC3>:
  * @rmtoll SR           CC3IF         LL_TIM_IsActiveFlag_CC3
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(const TIM_TypeDef *TIMx)
{
 8017c48:	b580      	push	{r7, lr}
 8017c4a:	b082      	sub	sp, #8
 8017c4c:	af00      	add	r7, sp, #0
 8017c4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
 8017c50:	687b      	ldr	r3, [r7, #4]
 8017c52:	691b      	ldr	r3, [r3, #16]
 8017c54:	2208      	movs	r2, #8
 8017c56:	4013      	ands	r3, r2
 8017c58:	2b08      	cmp	r3, #8
 8017c5a:	d101      	bne.n	8017c60 <LL_TIM_IsActiveFlag_CC3+0x18>
 8017c5c:	2301      	movs	r3, #1
 8017c5e:	e000      	b.n	8017c62 <LL_TIM_IsActiveFlag_CC3+0x1a>
 8017c60:	2300      	movs	r3, #0
}
 8017c62:	0018      	movs	r0, r3
 8017c64:	46bd      	mov	sp, r7
 8017c66:	b002      	add	sp, #8
 8017c68:	bd80      	pop	{r7, pc}

08017c6a <LL_TIM_ClearFlag_CC4>:
  * @rmtoll SR           CC4IF         LL_TIM_ClearFlag_CC4
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)
{
 8017c6a:	b580      	push	{r7, lr}
 8017c6c:	b082      	sub	sp, #8
 8017c6e:	af00      	add	r7, sp, #0
 8017c70:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
 8017c72:	687b      	ldr	r3, [r7, #4]
 8017c74:	2211      	movs	r2, #17
 8017c76:	4252      	negs	r2, r2
 8017c78:	611a      	str	r2, [r3, #16]
}
 8017c7a:	46c0      	nop			@ (mov r8, r8)
 8017c7c:	46bd      	mov	sp, r7
 8017c7e:	b002      	add	sp, #8
 8017c80:	bd80      	pop	{r7, pc}

08017c82 <LL_TIM_IsActiveFlag_CC4>:
  * @rmtoll SR           CC4IF         LL_TIM_IsActiveFlag_CC4
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(const TIM_TypeDef *TIMx)
{
 8017c82:	b580      	push	{r7, lr}
 8017c84:	b082      	sub	sp, #8
 8017c86:	af00      	add	r7, sp, #0
 8017c88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
 8017c8a:	687b      	ldr	r3, [r7, #4]
 8017c8c:	691b      	ldr	r3, [r3, #16]
 8017c8e:	2210      	movs	r2, #16
 8017c90:	4013      	ands	r3, r2
 8017c92:	2b10      	cmp	r3, #16
 8017c94:	d101      	bne.n	8017c9a <LL_TIM_IsActiveFlag_CC4+0x18>
 8017c96:	2301      	movs	r3, #1
 8017c98:	e000      	b.n	8017c9c <LL_TIM_IsActiveFlag_CC4+0x1a>
 8017c9a:	2300      	movs	r3, #0
}
 8017c9c:	0018      	movs	r0, r3
 8017c9e:	46bd      	mov	sp, r7
 8017ca0:	b002      	add	sp, #8
 8017ca2:	bd80      	pop	{r7, pc}

08017ca4 <USBPD_TIM_Init>:
/**
  * @brief  Initialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_Init(void)
{
 8017ca4:	b5b0      	push	{r4, r5, r7, lr}
 8017ca6:	af00      	add	r7, sp, #0
  if (0 == timer_initcounter)
 8017ca8:	4b48      	ldr	r3, [pc, #288]	@ (8017dcc <USBPD_TIM_Init+0x128>)
 8017caa:	781b      	ldrb	r3, [r3, #0]
 8017cac:	b25b      	sxtb	r3, r3
 8017cae:	2b00      	cmp	r3, #0
 8017cb0:	d000      	beq.n	8017cb4 <USBPD_TIM_Init+0x10>
 8017cb2:	e07e      	b.n	8017db2 <USBPD_TIM_Init+0x10e>
  {
    TIMX_CLK_ENABLE;
 8017cb4:	2380      	movs	r3, #128	@ 0x80
 8017cb6:	011b      	lsls	r3, r3, #4
 8017cb8:	0018      	movs	r0, r3
 8017cba:	f7ff fe2d 	bl	8017918 <LL_APB2_GRP1_EnableClock>
    /***************************/
    /* Time base configuration */
    /***************************/
    /* Counter mode: select up-counting mode */
    LL_TIM_SetCounterMode(TIMX, LL_TIM_COUNTERMODE_UP);
 8017cbe:	4b44      	ldr	r3, [pc, #272]	@ (8017dd0 <USBPD_TIM_Init+0x12c>)
 8017cc0:	2100      	movs	r1, #0
 8017cc2:	0018      	movs	r0, r3
 8017cc4:	f7ff fe5e 	bl	8017984 <LL_TIM_SetCounterMode>

    /* Set the pre-scaler value to have TIMx counter clock equal to 1 MHz */
    LL_TIM_SetPrescaler(TIMX, __LL_TIM_CALC_PSC(SystemCoreClock, 1000000u));
 8017cc8:	4b42      	ldr	r3, [pc, #264]	@ (8017dd4 <USBPD_TIM_Init+0x130>)
 8017cca:	681b      	ldr	r3, [r3, #0]
 8017ccc:	4a42      	ldr	r2, [pc, #264]	@ (8017dd8 <USBPD_TIM_Init+0x134>)
 8017cce:	4293      	cmp	r3, r2
 8017cd0:	d90b      	bls.n	8017cea <USBPD_TIM_Init+0x46>
 8017cd2:	4b40      	ldr	r3, [pc, #256]	@ (8017dd4 <USBPD_TIM_Init+0x130>)
 8017cd4:	681b      	ldr	r3, [r3, #0]
 8017cd6:	4a41      	ldr	r2, [pc, #260]	@ (8017ddc <USBPD_TIM_Init+0x138>)
 8017cd8:	4694      	mov	ip, r2
 8017cda:	4463      	add	r3, ip
 8017cdc:	4940      	ldr	r1, [pc, #256]	@ (8017de0 <USBPD_TIM_Init+0x13c>)
 8017cde:	0018      	movs	r0, r3
 8017ce0:	f7ee fbb0 	bl	8006444 <__udivsi3>
 8017ce4:	0003      	movs	r3, r0
 8017ce6:	3b01      	subs	r3, #1
 8017ce8:	e000      	b.n	8017cec <USBPD_TIM_Init+0x48>
 8017cea:	2300      	movs	r3, #0
 8017cec:	4a38      	ldr	r2, [pc, #224]	@ (8017dd0 <USBPD_TIM_Init+0x12c>)
 8017cee:	0019      	movs	r1, r3
 8017cf0:	0010      	movs	r0, r2
 8017cf2:	f7ff fe59 	bl	80179a8 <LL_TIM_SetPrescaler>

    /* Set the auto-reload value to have a counter frequency of 100Hz */
    LL_TIM_SetAutoReload(TIMX, __LL_TIM_CALC_ARR(SystemCoreClock, LL_TIM_GetPrescaler(TIMX), 100u));
 8017cf6:	4b37      	ldr	r3, [pc, #220]	@ (8017dd4 <USBPD_TIM_Init+0x130>)
 8017cf8:	681c      	ldr	r4, [r3, #0]
 8017cfa:	4b35      	ldr	r3, [pc, #212]	@ (8017dd0 <USBPD_TIM_Init+0x12c>)
 8017cfc:	0018      	movs	r0, r3
 8017cfe:	f7ff fe5f 	bl	80179c0 <LL_TIM_GetPrescaler>
 8017d02:	0003      	movs	r3, r0
 8017d04:	3301      	adds	r3, #1
 8017d06:	0019      	movs	r1, r3
 8017d08:	0020      	movs	r0, r4
 8017d0a:	f7ee fb9b 	bl	8006444 <__udivsi3>
 8017d0e:	0003      	movs	r3, r0
 8017d10:	2b63      	cmp	r3, #99	@ 0x63
 8017d12:	d910      	bls.n	8017d36 <USBPD_TIM_Init+0x92>
 8017d14:	4b2f      	ldr	r3, [pc, #188]	@ (8017dd4 <USBPD_TIM_Init+0x130>)
 8017d16:	681c      	ldr	r4, [r3, #0]
 8017d18:	4b2d      	ldr	r3, [pc, #180]	@ (8017dd0 <USBPD_TIM_Init+0x12c>)
 8017d1a:	0018      	movs	r0, r3
 8017d1c:	f7ff fe50 	bl	80179c0 <LL_TIM_GetPrescaler>
 8017d20:	0003      	movs	r3, r0
 8017d22:	3301      	adds	r3, #1
 8017d24:	2264      	movs	r2, #100	@ 0x64
 8017d26:	4353      	muls	r3, r2
 8017d28:	0019      	movs	r1, r3
 8017d2a:	0020      	movs	r0, r4
 8017d2c:	f7ee fb8a 	bl	8006444 <__udivsi3>
 8017d30:	0003      	movs	r3, r0
 8017d32:	3b01      	subs	r3, #1
 8017d34:	e000      	b.n	8017d38 <USBPD_TIM_Init+0x94>
 8017d36:	2300      	movs	r3, #0
 8017d38:	4a25      	ldr	r2, [pc, #148]	@ (8017dd0 <USBPD_TIM_Init+0x12c>)
 8017d3a:	0019      	movs	r1, r3
 8017d3c:	0010      	movs	r0, r2
 8017d3e:	f7ff fe49 	bl	80179d4 <LL_TIM_SetAutoReload>

    /*********************************/
    /* Output waveform configuration */
    /*********************************/
    /* Set output compare mode: TOGGLE */
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCMODE_TOGGLE);
 8017d42:	4b23      	ldr	r3, [pc, #140]	@ (8017dd0 <USBPD_TIM_Init+0x12c>)
 8017d44:	2230      	movs	r2, #48	@ 0x30
 8017d46:	2101      	movs	r1, #1
 8017d48:	0018      	movs	r0, r3
 8017d4a:	f7ff fe4f 	bl	80179ec <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCMODE_TOGGLE);
 8017d4e:	4b20      	ldr	r3, [pc, #128]	@ (8017dd0 <USBPD_TIM_Init+0x12c>)
 8017d50:	2230      	movs	r2, #48	@ 0x30
 8017d52:	2110      	movs	r1, #16
 8017d54:	0018      	movs	r0, r3
 8017d56:	f7ff fe49 	bl	80179ec <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCMODE_TOGGLE);
 8017d5a:	2380      	movs	r3, #128	@ 0x80
 8017d5c:	005b      	lsls	r3, r3, #1
 8017d5e:	481c      	ldr	r0, [pc, #112]	@ (8017dd0 <USBPD_TIM_Init+0x12c>)
 8017d60:	2230      	movs	r2, #48	@ 0x30
 8017d62:	0019      	movs	r1, r3
 8017d64:	f7ff fe42 	bl	80179ec <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCMODE_TOGGLE);
 8017d68:	2380      	movs	r3, #128	@ 0x80
 8017d6a:	015b      	lsls	r3, r3, #5
 8017d6c:	4818      	ldr	r0, [pc, #96]	@ (8017dd0 <USBPD_TIM_Init+0x12c>)
 8017d6e:	2230      	movs	r2, #48	@ 0x30
 8017d70:	0019      	movs	r1, r3
 8017d72:	f7ff fe3b 	bl	80179ec <LL_TIM_OC_SetMode>

    /* Set output channel polarity: OC is active high */
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCPOLARITY_HIGH);
 8017d76:	4b16      	ldr	r3, [pc, #88]	@ (8017dd0 <USBPD_TIM_Init+0x12c>)
 8017d78:	2200      	movs	r2, #0
 8017d7a:	2101      	movs	r1, #1
 8017d7c:	0018      	movs	r0, r3
 8017d7e:	f7ff fe97 	bl	8017ab0 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCPOLARITY_HIGH);
 8017d82:	4b13      	ldr	r3, [pc, #76]	@ (8017dd0 <USBPD_TIM_Init+0x12c>)
 8017d84:	2200      	movs	r2, #0
 8017d86:	2110      	movs	r1, #16
 8017d88:	0018      	movs	r0, r3
 8017d8a:	f7ff fe91 	bl	8017ab0 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCPOLARITY_HIGH);
 8017d8e:	2380      	movs	r3, #128	@ 0x80
 8017d90:	005b      	lsls	r3, r3, #1
 8017d92:	480f      	ldr	r0, [pc, #60]	@ (8017dd0 <USBPD_TIM_Init+0x12c>)
 8017d94:	2200      	movs	r2, #0
 8017d96:	0019      	movs	r1, r3
 8017d98:	f7ff fe8a 	bl	8017ab0 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCPOLARITY_HIGH);
 8017d9c:	2380      	movs	r3, #128	@ 0x80
 8017d9e:	015b      	lsls	r3, r3, #5
 8017da0:	480b      	ldr	r0, [pc, #44]	@ (8017dd0 <USBPD_TIM_Init+0x12c>)
 8017da2:	2200      	movs	r2, #0
 8017da4:	0019      	movs	r1, r3
 8017da6:	f7ff fe83 	bl	8017ab0 <LL_TIM_OC_SetPolarity>

    /* Enable counter */
    LL_TIM_EnableCounter(TIMX);
 8017daa:	4b09      	ldr	r3, [pc, #36]	@ (8017dd0 <USBPD_TIM_Init+0x12c>)
 8017dac:	0018      	movs	r0, r3
 8017dae:	f7ff fddb 	bl	8017968 <LL_TIM_EnableCounter>
  }

  /* Enable the timer counter */
  timer_initcounter++;
 8017db2:	4b06      	ldr	r3, [pc, #24]	@ (8017dcc <USBPD_TIM_Init+0x128>)
 8017db4:	781b      	ldrb	r3, [r3, #0]
 8017db6:	b25b      	sxtb	r3, r3
 8017db8:	b2db      	uxtb	r3, r3
 8017dba:	3301      	adds	r3, #1
 8017dbc:	b2db      	uxtb	r3, r3
 8017dbe:	b25a      	sxtb	r2, r3
 8017dc0:	4b02      	ldr	r3, [pc, #8]	@ (8017dcc <USBPD_TIM_Init+0x128>)
 8017dc2:	701a      	strb	r2, [r3, #0]
}
 8017dc4:	46c0      	nop			@ (mov r8, r8)
 8017dc6:	46bd      	mov	sp, r7
 8017dc8:	bdb0      	pop	{r4, r5, r7, pc}
 8017dca:	46c0      	nop			@ (mov r8, r8)
 8017dcc:	20011c10 	.word	0x20011c10
 8017dd0:	40012c00 	.word	0x40012c00
 8017dd4:	20000004 	.word	0x20000004
 8017dd8:	000f423f 	.word	0x000f423f
 8017ddc:	0007a120 	.word	0x0007a120
 8017de0:	000f4240 	.word	0x000f4240

08017de4 <USBPD_TIM_DeInit>:
/**
  * @brief  UnInitialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_DeInit(void)
{
 8017de4:	b580      	push	{r7, lr}
 8017de6:	af00      	add	r7, sp, #0
  timer_initcounter--;
 8017de8:	4b0a      	ldr	r3, [pc, #40]	@ (8017e14 <USBPD_TIM_DeInit+0x30>)
 8017dea:	781b      	ldrb	r3, [r3, #0]
 8017dec:	b25b      	sxtb	r3, r3
 8017dee:	b2db      	uxtb	r3, r3
 8017df0:	3b01      	subs	r3, #1
 8017df2:	b2db      	uxtb	r3, r3
 8017df4:	b25a      	sxtb	r2, r3
 8017df6:	4b07      	ldr	r3, [pc, #28]	@ (8017e14 <USBPD_TIM_DeInit+0x30>)
 8017df8:	701a      	strb	r2, [r3, #0]
  if (0 == timer_initcounter)
 8017dfa:	4b06      	ldr	r3, [pc, #24]	@ (8017e14 <USBPD_TIM_DeInit+0x30>)
 8017dfc:	781b      	ldrb	r3, [r3, #0]
 8017dfe:	b25b      	sxtb	r3, r3
 8017e00:	2b00      	cmp	r3, #0
 8017e02:	d104      	bne.n	8017e0e <USBPD_TIM_DeInit+0x2a>
  {
    TIMX_CLK_DISABLE;
 8017e04:	2380      	movs	r3, #128	@ 0x80
 8017e06:	011b      	lsls	r3, r3, #4
 8017e08:	0018      	movs	r0, r3
 8017e0a:	f7ff fd9b 	bl	8017944 <LL_APB2_GRP1_DisableClock>
  }
}
 8017e0e:	46c0      	nop			@ (mov r8, r8)
 8017e10:	46bd      	mov	sp, r7
 8017e12:	bd80      	pop	{r7, pc}
 8017e14:	20011c10 	.word	0x20011c10

08017e18 <USBPD_TIM_Start>:
  * @param  timer id @TIM_identifier
  * @param  time in us
  * @retval None
  */
void USBPD_TIM_Start(TIM_identifier Id, uint32_t TimeUs)
{
 8017e18:	b580      	push	{r7, lr}
 8017e1a:	b082      	sub	sp, #8
 8017e1c:	af00      	add	r7, sp, #0
 8017e1e:	0002      	movs	r2, r0
 8017e20:	6039      	str	r1, [r7, #0]
 8017e22:	1dfb      	adds	r3, r7, #7
 8017e24:	701a      	strb	r2, [r3, #0]
  /* Positionne l'evenement pour sa detection */
  switch (Id)
 8017e26:	1dfb      	adds	r3, r7, #7
 8017e28:	781b      	ldrb	r3, [r3, #0]
 8017e2a:	2b03      	cmp	r3, #3
 8017e2c:	d044      	beq.n	8017eb8 <USBPD_TIM_Start+0xa0>
 8017e2e:	dc57      	bgt.n	8017ee0 <USBPD_TIM_Start+0xc8>
 8017e30:	2b02      	cmp	r3, #2
 8017e32:	d02d      	beq.n	8017e90 <USBPD_TIM_Start+0x78>
 8017e34:	dc54      	bgt.n	8017ee0 <USBPD_TIM_Start+0xc8>
 8017e36:	2b00      	cmp	r3, #0
 8017e38:	d002      	beq.n	8017e40 <USBPD_TIM_Start+0x28>
 8017e3a:	2b01      	cmp	r3, #1
 8017e3c:	d014      	beq.n	8017e68 <USBPD_TIM_Start+0x50>
      break;
    case TIM_PORT1_RETRY:
      TIMX_CHANNEL4_SETEVENT;
      break;
    default:
      break;
 8017e3e:	e04f      	b.n	8017ee0 <USBPD_TIM_Start+0xc8>
      TIMX_CHANNEL1_SETEVENT;
 8017e40:	4b2a      	ldr	r3, [pc, #168]	@ (8017eec <USBPD_TIM_Start+0xd4>)
 8017e42:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017e44:	683b      	ldr	r3, [r7, #0]
 8017e46:	18d3      	adds	r3, r2, r3
 8017e48:	4929      	ldr	r1, [pc, #164]	@ (8017ef0 <USBPD_TIM_Start+0xd8>)
 8017e4a:	0018      	movs	r0, r3
 8017e4c:	f7ee fb80 	bl	8006550 <__aeabi_uidivmod>
 8017e50:	000b      	movs	r3, r1
 8017e52:	001a      	movs	r2, r3
 8017e54:	4b25      	ldr	r3, [pc, #148]	@ (8017eec <USBPD_TIM_Start+0xd4>)
 8017e56:	0011      	movs	r1, r2
 8017e58:	0018      	movs	r0, r3
 8017e5a:	f7ff fe7f 	bl	8017b5c <LL_TIM_OC_SetCompareCH1>
 8017e5e:	4b23      	ldr	r3, [pc, #140]	@ (8017eec <USBPD_TIM_Start+0xd4>)
 8017e60:	0018      	movs	r0, r3
 8017e62:	f7ff feab 	bl	8017bbc <LL_TIM_ClearFlag_CC1>
      break;
 8017e66:	e03c      	b.n	8017ee2 <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL2_SETEVENT;
 8017e68:	4b20      	ldr	r3, [pc, #128]	@ (8017eec <USBPD_TIM_Start+0xd4>)
 8017e6a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017e6c:	683b      	ldr	r3, [r7, #0]
 8017e6e:	18d3      	adds	r3, r2, r3
 8017e70:	491f      	ldr	r1, [pc, #124]	@ (8017ef0 <USBPD_TIM_Start+0xd8>)
 8017e72:	0018      	movs	r0, r3
 8017e74:	f7ee fb6c 	bl	8006550 <__aeabi_uidivmod>
 8017e78:	000b      	movs	r3, r1
 8017e7a:	001a      	movs	r2, r3
 8017e7c:	4b1b      	ldr	r3, [pc, #108]	@ (8017eec <USBPD_TIM_Start+0xd4>)
 8017e7e:	0011      	movs	r1, r2
 8017e80:	0018      	movs	r0, r3
 8017e82:	f7ff fe77 	bl	8017b74 <LL_TIM_OC_SetCompareCH2>
 8017e86:	4b19      	ldr	r3, [pc, #100]	@ (8017eec <USBPD_TIM_Start+0xd4>)
 8017e88:	0018      	movs	r0, r3
 8017e8a:	f7ff feb4 	bl	8017bf6 <LL_TIM_ClearFlag_CC2>
      break;
 8017e8e:	e028      	b.n	8017ee2 <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL3_SETEVENT;
 8017e90:	4b16      	ldr	r3, [pc, #88]	@ (8017eec <USBPD_TIM_Start+0xd4>)
 8017e92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017e94:	683b      	ldr	r3, [r7, #0]
 8017e96:	18d3      	adds	r3, r2, r3
 8017e98:	4915      	ldr	r1, [pc, #84]	@ (8017ef0 <USBPD_TIM_Start+0xd8>)
 8017e9a:	0018      	movs	r0, r3
 8017e9c:	f7ee fb58 	bl	8006550 <__aeabi_uidivmod>
 8017ea0:	000b      	movs	r3, r1
 8017ea2:	001a      	movs	r2, r3
 8017ea4:	4b11      	ldr	r3, [pc, #68]	@ (8017eec <USBPD_TIM_Start+0xd4>)
 8017ea6:	0011      	movs	r1, r2
 8017ea8:	0018      	movs	r0, r3
 8017eaa:	f7ff fe6f 	bl	8017b8c <LL_TIM_OC_SetCompareCH3>
 8017eae:	4b0f      	ldr	r3, [pc, #60]	@ (8017eec <USBPD_TIM_Start+0xd4>)
 8017eb0:	0018      	movs	r0, r3
 8017eb2:	f7ff febd 	bl	8017c30 <LL_TIM_ClearFlag_CC3>
      break;
 8017eb6:	e014      	b.n	8017ee2 <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL4_SETEVENT;
 8017eb8:	4b0c      	ldr	r3, [pc, #48]	@ (8017eec <USBPD_TIM_Start+0xd4>)
 8017eba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017ebc:	683b      	ldr	r3, [r7, #0]
 8017ebe:	18d3      	adds	r3, r2, r3
 8017ec0:	490b      	ldr	r1, [pc, #44]	@ (8017ef0 <USBPD_TIM_Start+0xd8>)
 8017ec2:	0018      	movs	r0, r3
 8017ec4:	f7ee fb44 	bl	8006550 <__aeabi_uidivmod>
 8017ec8:	000b      	movs	r3, r1
 8017eca:	001a      	movs	r2, r3
 8017ecc:	4b07      	ldr	r3, [pc, #28]	@ (8017eec <USBPD_TIM_Start+0xd4>)
 8017ece:	0011      	movs	r1, r2
 8017ed0:	0018      	movs	r0, r3
 8017ed2:	f7ff fe67 	bl	8017ba4 <LL_TIM_OC_SetCompareCH4>
 8017ed6:	4b05      	ldr	r3, [pc, #20]	@ (8017eec <USBPD_TIM_Start+0xd4>)
 8017ed8:	0018      	movs	r0, r3
 8017eda:	f7ff fec6 	bl	8017c6a <LL_TIM_ClearFlag_CC4>
      break;
 8017ede:	e000      	b.n	8017ee2 <USBPD_TIM_Start+0xca>
      break;
 8017ee0:	46c0      	nop			@ (mov r8, r8)
  }
}
 8017ee2:	46c0      	nop			@ (mov r8, r8)
 8017ee4:	46bd      	mov	sp, r7
 8017ee6:	b002      	add	sp, #8
 8017ee8:	bd80      	pop	{r7, pc}
 8017eea:	46c0      	nop			@ (mov r8, r8)
 8017eec:	40012c00 	.word	0x40012c00
 8017ef0:	00002710 	.word	0x00002710

08017ef4 <USBPD_TIM_IsExpired>:
  * @brief  check timer expiration
  * @param  timer id @TIM_identifier
  * @retval None
  */
uint32_t USBPD_TIM_IsExpired(TIM_identifier Id)
{
 8017ef4:	b580      	push	{r7, lr}
 8017ef6:	b084      	sub	sp, #16
 8017ef8:	af00      	add	r7, sp, #0
 8017efa:	0002      	movs	r2, r0
 8017efc:	1dfb      	adds	r3, r7, #7
 8017efe:	701a      	strb	r2, [r3, #0]
  uint32_t _expired = 1u;
 8017f00:	2301      	movs	r3, #1
 8017f02:	60fb      	str	r3, [r7, #12]
  switch (Id)
 8017f04:	1dfb      	adds	r3, r7, #7
 8017f06:	781b      	ldrb	r3, [r3, #0]
 8017f08:	2b03      	cmp	r3, #3
 8017f0a:	d01d      	beq.n	8017f48 <USBPD_TIM_IsExpired+0x54>
 8017f0c:	dc23      	bgt.n	8017f56 <USBPD_TIM_IsExpired+0x62>
 8017f0e:	2b02      	cmp	r3, #2
 8017f10:	d013      	beq.n	8017f3a <USBPD_TIM_IsExpired+0x46>
 8017f12:	dc20      	bgt.n	8017f56 <USBPD_TIM_IsExpired+0x62>
 8017f14:	2b00      	cmp	r3, #0
 8017f16:	d002      	beq.n	8017f1e <USBPD_TIM_IsExpired+0x2a>
 8017f18:	2b01      	cmp	r3, #1
 8017f1a:	d007      	beq.n	8017f2c <USBPD_TIM_IsExpired+0x38>
      break;
    case TIM_PORT1_RETRY:
      _expired = TIMX_CHANNEL4_GETFLAG(TIMX);
      break;
    default:
      break;
 8017f1c:	e01b      	b.n	8017f56 <USBPD_TIM_IsExpired+0x62>
      _expired = TIMX_CHANNEL1_GETFLAG(TIMX);
 8017f1e:	4b11      	ldr	r3, [pc, #68]	@ (8017f64 <USBPD_TIM_IsExpired+0x70>)
 8017f20:	0018      	movs	r0, r3
 8017f22:	f7ff fe57 	bl	8017bd4 <LL_TIM_IsActiveFlag_CC1>
 8017f26:	0003      	movs	r3, r0
 8017f28:	60fb      	str	r3, [r7, #12]
      break;
 8017f2a:	e015      	b.n	8017f58 <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL2_GETFLAG(TIMX);
 8017f2c:	4b0d      	ldr	r3, [pc, #52]	@ (8017f64 <USBPD_TIM_IsExpired+0x70>)
 8017f2e:	0018      	movs	r0, r3
 8017f30:	f7ff fe6d 	bl	8017c0e <LL_TIM_IsActiveFlag_CC2>
 8017f34:	0003      	movs	r3, r0
 8017f36:	60fb      	str	r3, [r7, #12]
      break;
 8017f38:	e00e      	b.n	8017f58 <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL3_GETFLAG(TIMX);
 8017f3a:	4b0a      	ldr	r3, [pc, #40]	@ (8017f64 <USBPD_TIM_IsExpired+0x70>)
 8017f3c:	0018      	movs	r0, r3
 8017f3e:	f7ff fe83 	bl	8017c48 <LL_TIM_IsActiveFlag_CC3>
 8017f42:	0003      	movs	r3, r0
 8017f44:	60fb      	str	r3, [r7, #12]
      break;
 8017f46:	e007      	b.n	8017f58 <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL4_GETFLAG(TIMX);
 8017f48:	4b06      	ldr	r3, [pc, #24]	@ (8017f64 <USBPD_TIM_IsExpired+0x70>)
 8017f4a:	0018      	movs	r0, r3
 8017f4c:	f7ff fe99 	bl	8017c82 <LL_TIM_IsActiveFlag_CC4>
 8017f50:	0003      	movs	r3, r0
 8017f52:	60fb      	str	r3, [r7, #12]
      break;
 8017f54:	e000      	b.n	8017f58 <USBPD_TIM_IsExpired+0x64>
      break;
 8017f56:	46c0      	nop			@ (mov r8, r8)
  }
  return _expired;
 8017f58:	68fb      	ldr	r3, [r7, #12]
}
 8017f5a:	0018      	movs	r0, r3
 8017f5c:	46bd      	mov	sp, r7
 8017f5e:	b004      	add	sp, #16
 8017f60:	bd80      	pop	{r7, pc}
 8017f62:	46c0      	nop			@ (mov r8, r8)
 8017f64:	40012c00 	.word	0x40012c00

08017f68 <_ux_system_error_handler>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID   _ux_system_error_handler(UINT system_level, UINT system_context, UINT error_code)
{
 8017f68:	b580      	push	{r7, lr}
 8017f6a:	b084      	sub	sp, #16
 8017f6c:	af00      	add	r7, sp, #0
 8017f6e:	60f8      	str	r0, [r7, #12]
 8017f70:	60b9      	str	r1, [r7, #8]
 8017f72:	607a      	str	r2, [r7, #4]

    /* Save the last system error code.  */
    _ux_system -> ux_system_last_error =  error_code;
 8017f74:	4b0c      	ldr	r3, [pc, #48]	@ (8017fa8 <_ux_system_error_handler+0x40>)
 8017f76:	681b      	ldr	r3, [r3, #0]
 8017f78:	687a      	ldr	r2, [r7, #4]
 8017f7a:	651a      	str	r2, [r3, #80]	@ 0x50
 
    /* Increment the total number of system errors.  */
    _ux_system -> ux_system_error_count++;
 8017f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8017fa8 <_ux_system_error_handler+0x40>)
 8017f7e:	681b      	ldr	r3, [r3, #0]
 8017f80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8017f82:	3201      	adds	r2, #1
 8017f84:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Is there an application call back function to call ? */
    if (_ux_system -> ux_system_error_callback_function != UX_NULL)
 8017f86:	4b08      	ldr	r3, [pc, #32]	@ (8017fa8 <_ux_system_error_handler+0x40>)
 8017f88:	681b      	ldr	r3, [r3, #0]
 8017f8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017f8c:	2b00      	cmp	r3, #0
 8017f8e:	d006      	beq.n	8017f9e <_ux_system_error_handler+0x36>
    {    

        /* The callback function is defined, call it.  */
        _ux_system -> ux_system_error_callback_function(system_level, system_context, error_code);
 8017f90:	4b05      	ldr	r3, [pc, #20]	@ (8017fa8 <_ux_system_error_handler+0x40>)
 8017f92:	681b      	ldr	r3, [r3, #0]
 8017f94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017f96:	687a      	ldr	r2, [r7, #4]
 8017f98:	68b9      	ldr	r1, [r7, #8]
 8017f9a:	68f8      	ldr	r0, [r7, #12]
 8017f9c:	4798      	blx	r3
    }
}
 8017f9e:	46c0      	nop			@ (mov r8, r8)
 8017fa0:	46bd      	mov	sp, r7
 8017fa2:	b004      	add	sp, #16
 8017fa4:	bd80      	pop	{r7, pc}
 8017fa6:	46c0      	nop			@ (mov r8, r8)
 8017fa8:	20011c14 	.word	0x20011c14

08017fac <_ux_system_initialize>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_system_initialize(VOID *regular_memory_pool_start, ULONG regular_memory_size, 
                            VOID *cache_safe_memory_pool_start, ULONG cache_safe_memory_size)
{
 8017fac:	b580      	push	{r7, lr}
 8017fae:	b08a      	sub	sp, #40	@ 0x28
 8017fb0:	af00      	add	r7, sp, #0
 8017fb2:	60f8      	str	r0, [r7, #12]
 8017fb4:	60b9      	str	r1, [r7, #8]
 8017fb6:	607a      	str	r2, [r7, #4]
 8017fb8:	603b      	str	r3, [r7, #0]
UINT                status;
#endif


    /* Reset memory block */
    _ux_utility_memory_set(regular_memory_pool_start, 0, regular_memory_size); /* Use case of memset is verified. */
 8017fba:	68ba      	ldr	r2, [r7, #8]
 8017fbc:	68fb      	ldr	r3, [r7, #12]
 8017fbe:	2100      	movs	r1, #0
 8017fc0:	0018      	movs	r0, r3
 8017fc2:	f000 fc27 	bl	8018814 <_ux_utility_memory_set>

    /* Set the _ux_system structure at the start of our regular memory */
    _ux_system =  (UX_SYSTEM *) regular_memory_pool_start;
 8017fc6:	4b50      	ldr	r3, [pc, #320]	@ (8018108 <_ux_system_initialize+0x15c>)
 8017fc8:	68fa      	ldr	r2, [r7, #12]
 8017fca:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset = sizeof(UX_SYSTEM);
 8017fcc:	235c      	movs	r3, #92	@ 0x5c
 8017fce:	627b      	str	r3, [r7, #36]	@ 0x24
#endif 

#ifndef UX_HOST_SIDE_ONLY

    /* Set the _ux_system_slave structure.  */
    _ux_system_slave =  (UX_SYSTEM_SLAVE *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8017fd0:	68fa      	ldr	r2, [r7, #12]
 8017fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017fd4:	18d2      	adds	r2, r2, r3
 8017fd6:	4b4d      	ldr	r3, [pc, #308]	@ (801810c <_ux_system_initialize+0x160>)
 8017fd8:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_SLAVE);
 8017fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017fdc:	33d1      	adds	r3, #209	@ 0xd1
 8017fde:	33ff      	adds	r3, #255	@ 0xff
 8017fe0:	627b      	str	r3, [r7, #36]	@ 0x24
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_OTG);
#endif 


    /* Set the cache safe memory for the dynamic pool */
    _ux_system -> ux_system_regular_memory_pool_start =  (UX_MEMORY_BLOCK *) (((UCHAR *) regular_memory_pool_start) 
 8017fe2:	4b49      	ldr	r3, [pc, #292]	@ (8018108 <_ux_system_initialize+0x15c>)
 8017fe4:	681b      	ldr	r3, [r3, #0]
 8017fe6:	68f9      	ldr	r1, [r7, #12]
 8017fe8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017fea:	188a      	adds	r2, r1, r2
 8017fec:	601a      	str	r2, [r3, #0]
                                                            + memory_pool_offset);

    /* Make sure the regular memory pool is aligned properly */
    int_memory_pool_start =   (ALIGN_TYPE) _ux_system -> ux_system_regular_memory_pool_start;
 8017fee:	4b46      	ldr	r3, [pc, #280]	@ (8018108 <_ux_system_initialize+0x15c>)
 8017ff0:	681b      	ldr	r3, [r3, #0]
 8017ff2:	681b      	ldr	r3, [r3, #0]
 8017ff4:	623b      	str	r3, [r7, #32]
    int_memory_pool_start +=  UX_ALIGN_MIN;
 8017ff6:	6a3b      	ldr	r3, [r7, #32]
 8017ff8:	330f      	adds	r3, #15
 8017ffa:	623b      	str	r3, [r7, #32]
    int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 8017ffc:	6a3b      	ldr	r3, [r7, #32]
 8017ffe:	220f      	movs	r2, #15
 8018000:	4393      	bics	r3, r2
 8018002:	623b      	str	r3, [r7, #32]
    
    /* Set the end of the regular memory pool.  */
    regular_memory_pool_end =  (void *) (((UCHAR *) regular_memory_pool_start) + regular_memory_size);
 8018004:	68fa      	ldr	r2, [r7, #12]
 8018006:	68bb      	ldr	r3, [r7, #8]
 8018008:	18d3      	adds	r3, r2, r3
 801800a:	61fb      	str	r3, [r7, #28]

    /* Check if we have memory available.  */
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 801800c:	69fb      	ldr	r3, [r7, #28]
 801800e:	6a3a      	ldr	r2, [r7, #32]
 8018010:	429a      	cmp	r2, r3
 8018012:	d301      	bcc.n	8018018 <_ux_system_initialize+0x6c>
    {

        /* No memory available.  */
        return(UX_MEMORY_INSUFFICIENT);
 8018014:	2312      	movs	r3, #18
 8018016:	e073      	b.n	8018100 <_ux_system_initialize+0x154>
    }

    /* Now, we have a project structure allocated, save the regular memory allocation details */
    _ux_system -> ux_system_regular_memory_pool_size =     (ULONG) (((ALIGN_TYPE) regular_memory_pool_end) - int_memory_pool_start);
 8018018:	69f9      	ldr	r1, [r7, #28]
 801801a:	4b3b      	ldr	r3, [pc, #236]	@ (8018108 <_ux_system_initialize+0x15c>)
 801801c:	681b      	ldr	r3, [r3, #0]
 801801e:	6a3a      	ldr	r2, [r7, #32]
 8018020:	1a8a      	subs	r2, r1, r2
 8018022:	605a      	str	r2, [r3, #4]
    _ux_system -> ux_system_regular_memory_pool_free =     _ux_system -> ux_system_regular_memory_pool_size;
 8018024:	4b38      	ldr	r3, [pc, #224]	@ (8018108 <_ux_system_initialize+0x15c>)
 8018026:	681a      	ldr	r2, [r3, #0]
 8018028:	4b37      	ldr	r3, [pc, #220]	@ (8018108 <_ux_system_initialize+0x15c>)
 801802a:	681b      	ldr	r3, [r3, #0]
 801802c:	6852      	ldr	r2, [r2, #4]
 801802e:	609a      	str	r2, [r3, #8]
    _ux_system -> ux_system_regular_memory_pool_start =    (UX_MEMORY_BLOCK *) int_memory_pool_start;
 8018030:	4b35      	ldr	r3, [pc, #212]	@ (8018108 <_ux_system_initialize+0x15c>)
 8018032:	681b      	ldr	r3, [r3, #0]
 8018034:	6a3a      	ldr	r2, [r7, #32]
 8018036:	601a      	str	r2, [r3, #0]

    /* Build the first free memory block */
    memory_block =                             _ux_system -> ux_system_regular_memory_pool_start;
 8018038:	4b33      	ldr	r3, [pc, #204]	@ (8018108 <_ux_system_initialize+0x15c>)
 801803a:	681b      	ldr	r3, [r3, #0]
 801803c:	681b      	ldr	r3, [r3, #0]
 801803e:	61bb      	str	r3, [r7, #24]
    memory_block -> ux_memory_block_size =     _ux_system -> ux_system_regular_memory_pool_size - (ULONG)sizeof(UX_MEMORY_BLOCK);
 8018040:	4b31      	ldr	r3, [pc, #196]	@ (8018108 <_ux_system_initialize+0x15c>)
 8018042:	681b      	ldr	r3, [r3, #0]
 8018044:	685b      	ldr	r3, [r3, #4]
 8018046:	3b10      	subs	r3, #16
 8018048:	001a      	movs	r2, r3
 801804a:	69bb      	ldr	r3, [r7, #24]
 801804c:	601a      	str	r2, [r3, #0]
    memory_block -> ux_memory_block_status =   UX_MEMORY_UNUSED;
 801804e:	69bb      	ldr	r3, [r7, #24]
 8018050:	2200      	movs	r2, #0
 8018052:	605a      	str	r2, [r3, #4]

    /* Check the definition of the cache safe pool. If the application or controller do not require any cache safe memory,
       define the cached safe memory region as the regular memory region.  */
    if (cache_safe_memory_pool_start == UX_NULL)
 8018054:	687b      	ldr	r3, [r7, #4]
 8018056:	2b00      	cmp	r3, #0
 8018058:	d112      	bne.n	8018080 <_ux_system_initialize+0xd4>
    {

        /* Cache safe memory is the same as regular memory.  */
        _ux_system -> ux_system_cache_safe_memory_pool_size =  _ux_system -> ux_system_regular_memory_pool_size;
 801805a:	4b2b      	ldr	r3, [pc, #172]	@ (8018108 <_ux_system_initialize+0x15c>)
 801805c:	681a      	ldr	r2, [r3, #0]
 801805e:	4b2a      	ldr	r3, [pc, #168]	@ (8018108 <_ux_system_initialize+0x15c>)
 8018060:	681b      	ldr	r3, [r3, #0]
 8018062:	6852      	ldr	r2, [r2, #4]
 8018064:	611a      	str	r2, [r3, #16]
        _ux_system -> ux_system_cache_safe_memory_pool_free =  _ux_system -> ux_system_regular_memory_pool_free;
 8018066:	4b28      	ldr	r3, [pc, #160]	@ (8018108 <_ux_system_initialize+0x15c>)
 8018068:	681a      	ldr	r2, [r3, #0]
 801806a:	4b27      	ldr	r3, [pc, #156]	@ (8018108 <_ux_system_initialize+0x15c>)
 801806c:	681b      	ldr	r3, [r3, #0]
 801806e:	6892      	ldr	r2, [r2, #8]
 8018070:	615a      	str	r2, [r3, #20]
        _ux_system -> ux_system_cache_safe_memory_pool_start = _ux_system -> ux_system_regular_memory_pool_start;
 8018072:	4b25      	ldr	r3, [pc, #148]	@ (8018108 <_ux_system_initialize+0x15c>)
 8018074:	681a      	ldr	r2, [r3, #0]
 8018076:	4b24      	ldr	r3, [pc, #144]	@ (8018108 <_ux_system_initialize+0x15c>)
 8018078:	681b      	ldr	r3, [r3, #0]
 801807a:	6812      	ldr	r2, [r2, #0]
 801807c:	60da      	str	r2, [r3, #12]
 801807e:	e02f      	b.n	80180e0 <_ux_system_initialize+0x134>
    }
    else
    {
    
        /* Make sure the cache safe memory pool is aligned properly */
        int_memory_pool_start =   (ALIGN_TYPE) cache_safe_memory_pool_start;
 8018080:	687b      	ldr	r3, [r7, #4]
 8018082:	623b      	str	r3, [r7, #32]
        int_memory_pool_start +=  UX_ALIGN_MIN;
 8018084:	6a3b      	ldr	r3, [r7, #32]
 8018086:	330f      	adds	r3, #15
 8018088:	623b      	str	r3, [r7, #32]
        int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 801808a:	6a3b      	ldr	r3, [r7, #32]
 801808c:	220f      	movs	r2, #15
 801808e:	4393      	bics	r3, r2
 8018090:	623b      	str	r3, [r7, #32]
    
        /* Save the cache safe memory allocation details */
        _ux_system -> ux_system_cache_safe_memory_pool_size =     cache_safe_memory_size - UX_ALIGN_MIN;
 8018092:	4b1d      	ldr	r3, [pc, #116]	@ (8018108 <_ux_system_initialize+0x15c>)
 8018094:	681b      	ldr	r3, [r3, #0]
 8018096:	683a      	ldr	r2, [r7, #0]
 8018098:	3a0f      	subs	r2, #15
 801809a:	611a      	str	r2, [r3, #16]
        _ux_system -> ux_system_cache_safe_memory_pool_free =     _ux_system -> ux_system_cache_safe_memory_pool_size;
 801809c:	4b1a      	ldr	r3, [pc, #104]	@ (8018108 <_ux_system_initialize+0x15c>)
 801809e:	681a      	ldr	r2, [r3, #0]
 80180a0:	4b19      	ldr	r3, [pc, #100]	@ (8018108 <_ux_system_initialize+0x15c>)
 80180a2:	681b      	ldr	r3, [r3, #0]
 80180a4:	6912      	ldr	r2, [r2, #16]
 80180a6:	615a      	str	r2, [r3, #20]
        _ux_system -> ux_system_cache_safe_memory_pool_start =    (UX_MEMORY_BLOCK *) int_memory_pool_start;
 80180a8:	4b17      	ldr	r3, [pc, #92]	@ (8018108 <_ux_system_initialize+0x15c>)
 80180aa:	681b      	ldr	r3, [r3, #0]
 80180ac:	6a3a      	ldr	r2, [r7, #32]
 80180ae:	60da      	str	r2, [r3, #12]
    
        /* Reset this memory block */
        _ux_utility_memory_set(_ux_system -> ux_system_cache_safe_memory_pool_start, 0, _ux_system -> ux_system_cache_safe_memory_pool_size); /* Use case of memset is verified. */
 80180b0:	4b15      	ldr	r3, [pc, #84]	@ (8018108 <_ux_system_initialize+0x15c>)
 80180b2:	681b      	ldr	r3, [r3, #0]
 80180b4:	68d8      	ldr	r0, [r3, #12]
 80180b6:	4b14      	ldr	r3, [pc, #80]	@ (8018108 <_ux_system_initialize+0x15c>)
 80180b8:	681b      	ldr	r3, [r3, #0]
 80180ba:	691b      	ldr	r3, [r3, #16]
 80180bc:	001a      	movs	r2, r3
 80180be:	2100      	movs	r1, #0
 80180c0:	f000 fba8 	bl	8018814 <_ux_utility_memory_set>
    
        /* Build the first free memory block */
        memory_block =                             _ux_system -> ux_system_cache_safe_memory_pool_start;
 80180c4:	4b10      	ldr	r3, [pc, #64]	@ (8018108 <_ux_system_initialize+0x15c>)
 80180c6:	681b      	ldr	r3, [r3, #0]
 80180c8:	68db      	ldr	r3, [r3, #12]
 80180ca:	61bb      	str	r3, [r7, #24]
        memory_block -> ux_memory_block_size =     _ux_system -> ux_system_cache_safe_memory_pool_size - (ULONG)sizeof(UX_MEMORY_BLOCK);
 80180cc:	4b0e      	ldr	r3, [pc, #56]	@ (8018108 <_ux_system_initialize+0x15c>)
 80180ce:	681b      	ldr	r3, [r3, #0]
 80180d0:	691b      	ldr	r3, [r3, #16]
 80180d2:	3b10      	subs	r3, #16
 80180d4:	001a      	movs	r2, r3
 80180d6:	69bb      	ldr	r3, [r7, #24]
 80180d8:	601a      	str	r2, [r3, #0]
        memory_block -> ux_memory_block_status =   UX_MEMORY_UNUSED;
 80180da:	69bb      	ldr	r3, [r7, #24]
 80180dc:	2200      	movs	r2, #0
 80180de:	605a      	str	r2, [r3, #4]
#endif

#if !defined(UX_STANDALONE)

    /* Create the Mutex object used by USBX to control critical sections.  */
    status =  _ux_system_mutex_create(&_ux_system -> ux_system_mutex, "ux_system_mutex");
 80180e0:	4b09      	ldr	r3, [pc, #36]	@ (8018108 <_ux_system_initialize+0x15c>)
 80180e2:	681b      	ldr	r3, [r3, #0]
 80180e4:	331c      	adds	r3, #28
 80180e6:	4a0a      	ldr	r2, [pc, #40]	@ (8018110 <_ux_system_initialize+0x164>)
 80180e8:	0011      	movs	r1, r2
 80180ea:	0018      	movs	r0, r3
 80180ec:	f000 fbae 	bl	801884c <_ux_utility_mutex_create>
 80180f0:	0003      	movs	r3, r0
 80180f2:	617b      	str	r3, [r7, #20]
    if(status != UX_SUCCESS)
 80180f4:	697b      	ldr	r3, [r7, #20]
 80180f6:	2b00      	cmp	r3, #0
 80180f8:	d001      	beq.n	80180fe <_ux_system_initialize+0x152>
        return(UX_MUTEX_ERROR);
 80180fa:	2317      	movs	r3, #23
 80180fc:	e000      	b.n	8018100 <_ux_system_initialize+0x154>
#endif

    return(UX_SUCCESS);
 80180fe:	2300      	movs	r3, #0
}
 8018100:	0018      	movs	r0, r3
 8018102:	46bd      	mov	sp, r7
 8018104:	b00a      	add	sp, #40	@ 0x28
 8018106:	bd80      	pop	{r7, pc}
 8018108:	20011c14 	.word	0x20011c14
 801810c:	20011c18 	.word	0x20011c18
 8018110:	0801f41c 	.word	0x0801f41c

08018114 <_ux_utility_delay_ms>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_delay_ms(ULONG ms_wait)
{
 8018114:	b580      	push	{r7, lr}
 8018116:	b084      	sub	sp, #16
 8018118:	af00      	add	r7, sp, #0
 801811a:	6078      	str	r0, [r7, #4]
    while(_ux_utility_time_elapsed(ticks, _ux_utility_time_get()) <
            UX_MS_TO_TICK_NON_ZERO(ms_wait));
#else

    /* translate ms into ticks. */
    ticks = (ULONG)(ms_wait * UX_PERIODIC_RATE) / 1000;
 801811c:	687b      	ldr	r3, [r7, #4]
 801811e:	2264      	movs	r2, #100	@ 0x64
 8018120:	4353      	muls	r3, r2
 8018122:	22fa      	movs	r2, #250	@ 0xfa
 8018124:	0091      	lsls	r1, r2, #2
 8018126:	0018      	movs	r0, r3
 8018128:	f7ee f98c 	bl	8006444 <__udivsi3>
 801812c:	0003      	movs	r3, r0
 801812e:	60fb      	str	r3, [r7, #12]
    
    /* For safety add 1 to ticks.  */
    ticks++;
 8018130:	68fb      	ldr	r3, [r7, #12]
 8018132:	3301      	adds	r3, #1
 8018134:	60fb      	str	r3, [r7, #12]

    /* Call ThreadX sleep function.  */
    tx_thread_sleep(ticks);
 8018136:	68fb      	ldr	r3, [r7, #12]
 8018138:	0018      	movs	r0, r3
 801813a:	f7fa fbe7 	bl	801290c <_tx_thread_sleep>
#endif

    /* Return completion status.  */
    return;
 801813e:	46c0      	nop			@ (mov r8, r8)
}
 8018140:	46bd      	mov	sp, r7
 8018142:	b004      	add	sp, #16
 8018144:	bd80      	pop	{r7, pc}

08018146 <_ux_utility_descriptor_parse>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_descriptor_parse(UCHAR * raw_descriptor, UCHAR * descriptor_structure,
                        UINT descriptor_entries, UCHAR * descriptor)
{
 8018146:	b580      	push	{r7, lr}
 8018148:	b084      	sub	sp, #16
 801814a:	af00      	add	r7, sp, #0
 801814c:	60f8      	str	r0, [r7, #12]
 801814e:	60b9      	str	r1, [r7, #8]
 8018150:	607a      	str	r2, [r7, #4]
 8018152:	603b      	str	r3, [r7, #0]

    /* Loop on all the entries in this descriptor.  */
    while(descriptor_entries--)
 8018154:	e028      	b.n	80181a8 <_ux_utility_descriptor_parse+0x62>
    {

        /* Get the length of that component.  */
        switch(*descriptor_structure++)
 8018156:	68bb      	ldr	r3, [r7, #8]
 8018158:	1c5a      	adds	r2, r3, #1
 801815a:	60ba      	str	r2, [r7, #8]
 801815c:	781b      	ldrb	r3, [r3, #0]
 801815e:	2b02      	cmp	r3, #2
 8018160:	d00c      	beq.n	801817c <_ux_utility_descriptor_parse+0x36>
 8018162:	2b04      	cmp	r3, #4
 8018164:	d115      	bne.n	8018192 <_ux_utility_descriptor_parse+0x4c>

        /* Check the size then build the component from the source and
           insert it into the target descriptor.  */
        case 4:

            *((ULONG *) descriptor) =  _ux_utility_long_get(raw_descriptor);
 8018166:	68fb      	ldr	r3, [r7, #12]
 8018168:	0018      	movs	r0, r3
 801816a:	f000 f87d 	bl	8018268 <_ux_utility_long_get>
 801816e:	0002      	movs	r2, r0
 8018170:	683b      	ldr	r3, [r7, #0]
 8018172:	601a      	str	r2, [r3, #0]
            raw_descriptor +=  4;
 8018174:	68fb      	ldr	r3, [r7, #12]
 8018176:	3304      	adds	r3, #4
 8018178:	60fb      	str	r3, [r7, #12]
            break;                   
 801817a:	e012      	b.n	80181a2 <_ux_utility_descriptor_parse+0x5c>

        case 2:

            *((ULONG *) descriptor) = (ULONG) _ux_utility_short_get(raw_descriptor);
 801817c:	68fb      	ldr	r3, [r7, #12]
 801817e:	0018      	movs	r0, r3
 8018180:	f000 fc1d 	bl	80189be <_ux_utility_short_get>
 8018184:	0002      	movs	r2, r0
 8018186:	683b      	ldr	r3, [r7, #0]
 8018188:	601a      	str	r2, [r3, #0]
            raw_descriptor += 2;
 801818a:	68fb      	ldr	r3, [r7, #12]
 801818c:	3302      	adds	r3, #2
 801818e:	60fb      	str	r3, [r7, #12]
            break;                   
 8018190:	e007      	b.n	80181a2 <_ux_utility_descriptor_parse+0x5c>

        default:

            *((ULONG *) descriptor) =  (ULONG) *raw_descriptor;
 8018192:	68fb      	ldr	r3, [r7, #12]
 8018194:	781b      	ldrb	r3, [r3, #0]
 8018196:	001a      	movs	r2, r3
 8018198:	683b      	ldr	r3, [r7, #0]
 801819a:	601a      	str	r2, [r3, #0]
            raw_descriptor++;
 801819c:	68fb      	ldr	r3, [r7, #12]
 801819e:	3301      	adds	r3, #1
 80181a0:	60fb      	str	r3, [r7, #12]
        }

        /* Add the size of the component to the destination.  */
        descriptor +=  4;
 80181a2:	683b      	ldr	r3, [r7, #0]
 80181a4:	3304      	adds	r3, #4
 80181a6:	603b      	str	r3, [r7, #0]
    while(descriptor_entries--)
 80181a8:	687b      	ldr	r3, [r7, #4]
 80181aa:	1e5a      	subs	r2, r3, #1
 80181ac:	607a      	str	r2, [r7, #4]
 80181ae:	2b00      	cmp	r3, #0
 80181b0:	d1d1      	bne.n	8018156 <_ux_utility_descriptor_parse+0x10>
    }

    /* Return to caller.  */
    return;
 80181b2:	46c0      	nop			@ (mov r8, r8)
}
 80181b4:	46bd      	mov	sp, r7
 80181b6:	b004      	add	sp, #16
 80181b8:	bd80      	pop	{r7, pc}

080181ba <_ux_utility_event_flags_create>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_event_flags_create(UX_EVENT_FLAGS_GROUP*group_ptr, CHAR *name)
{
 80181ba:	b580      	push	{r7, lr}
 80181bc:	b084      	sub	sp, #16
 80181be:	af00      	add	r7, sp, #0
 80181c0:	6078      	str	r0, [r7, #4]
 80181c2:	6039      	str	r1, [r7, #0]

UINT    status;

    /* Call ThreadX to create the event flags.  */
    status =  tx_event_flags_create(group_ptr, name);
 80181c4:	6839      	ldr	r1, [r7, #0]
 80181c6:	687b      	ldr	r3, [r7, #4]
 80181c8:	2224      	movs	r2, #36	@ 0x24
 80181ca:	0018      	movs	r0, r3
 80181cc:	f7fb fbfc 	bl	80139c8 <_txe_event_flags_create>
 80181d0:	0003      	movs	r3, r0
 80181d2:	60fb      	str	r3, [r7, #12]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 80181d4:	68fb      	ldr	r3, [r7, #12]
 80181d6:	2b00      	cmp	r3, #0
 80181d8:	d004      	beq.n	80181e4 <_ux_utility_event_flags_create+0x2a>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_EVENT_ERROR);
 80181da:	2218      	movs	r2, #24
 80181dc:	2108      	movs	r1, #8
 80181de:	2002      	movs	r0, #2
 80181e0:	f7ff fec2 	bl	8017f68 <_ux_system_error_handler>
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_EVENT_ERROR, group_ptr, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }
    /* Return completion status.  */
    return(status);
 80181e4:	68fb      	ldr	r3, [r7, #12]
}
 80181e6:	0018      	movs	r0, r3
 80181e8:	46bd      	mov	sp, r7
 80181ea:	b004      	add	sp, #16
 80181ec:	bd80      	pop	{r7, pc}

080181ee <_ux_utility_event_flags_delete>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_event_flags_delete(UX_EVENT_FLAGS_GROUP*group_ptr)            
{
 80181ee:	b580      	push	{r7, lr}
 80181f0:	b084      	sub	sp, #16
 80181f2:	af00      	add	r7, sp, #0
 80181f4:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Call ThreadX to delete the event flags.  */
    status =  tx_event_flags_delete(group_ptr);
 80181f6:	687b      	ldr	r3, [r7, #4]
 80181f8:	0018      	movs	r0, r3
 80181fa:	f7fb fc77 	bl	8013aec <_txe_event_flags_delete>
 80181fe:	0003      	movs	r3, r0
 8018200:	60fb      	str	r3, [r7, #12]

    /* Return completion status.  */
    return(status);
 8018202:	68fb      	ldr	r3, [r7, #12]
}
 8018204:	0018      	movs	r0, r3
 8018206:	46bd      	mov	sp, r7
 8018208:	b004      	add	sp, #16
 801820a:	bd80      	pop	{r7, pc}

0801820c <_ux_utility_event_flags_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_event_flags_get(UX_EVENT_FLAGS_GROUP*group_ptr, ULONG requested_flags, 
                                        UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option)
{
 801820c:	b590      	push	{r4, r7, lr}
 801820e:	b089      	sub	sp, #36	@ 0x24
 8018210:	af02      	add	r7, sp, #8
 8018212:	60f8      	str	r0, [r7, #12]
 8018214:	60b9      	str	r1, [r7, #8]
 8018216:	607a      	str	r2, [r7, #4]
 8018218:	603b      	str	r3, [r7, #0]

UINT    status;
ULONG   local_actual_flags_ptr;

    /* Call ThreadX to get the event flags.  */
    status =  tx_event_flags_get(group_ptr, requested_flags, get_option, &local_actual_flags_ptr, wait_option);
 801821a:	2310      	movs	r3, #16
 801821c:	18fc      	adds	r4, r7, r3
 801821e:	687a      	ldr	r2, [r7, #4]
 8018220:	68b9      	ldr	r1, [r7, #8]
 8018222:	68f8      	ldr	r0, [r7, #12]
 8018224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018226:	9300      	str	r3, [sp, #0]
 8018228:	0023      	movs	r3, r4
 801822a:	f7fb fc9d 	bl	8013b68 <_txe_event_flags_get>
 801822e:	0003      	movs	r3, r0
 8018230:	617b      	str	r3, [r7, #20]

    /* Update the actual flags.  */
    *actual_flags_ptr = local_actual_flags_ptr;
 8018232:	693a      	ldr	r2, [r7, #16]
 8018234:	683b      	ldr	r3, [r7, #0]
 8018236:	601a      	str	r2, [r3, #0]
    
    /* Return completion status.  */
    return(status);
 8018238:	697b      	ldr	r3, [r7, #20]
}
 801823a:	0018      	movs	r0, r3
 801823c:	46bd      	mov	sp, r7
 801823e:	b007      	add	sp, #28
 8018240:	bd90      	pop	{r4, r7, pc}

08018242 <_ux_utility_event_flags_set>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_event_flags_set(UX_EVENT_FLAGS_GROUP*group_ptr, ULONG flags_to_set,
                                  UINT set_option)
{
 8018242:	b580      	push	{r7, lr}
 8018244:	b086      	sub	sp, #24
 8018246:	af00      	add	r7, sp, #0
 8018248:	60f8      	str	r0, [r7, #12]
 801824a:	60b9      	str	r1, [r7, #8]
 801824c:	607a      	str	r2, [r7, #4]

UINT    status;

    /* Call ThreadX to set the event flags.  */
    status =  tx_event_flags_set(group_ptr, flags_to_set, set_option);
 801824e:	687a      	ldr	r2, [r7, #4]
 8018250:	68b9      	ldr	r1, [r7, #8]
 8018252:	68fb      	ldr	r3, [r7, #12]
 8018254:	0018      	movs	r0, r3
 8018256:	f7fb fcdf 	bl	8013c18 <_txe_event_flags_set>
 801825a:	0003      	movs	r3, r0
 801825c:	617b      	str	r3, [r7, #20]

    /* Return completion status.  */
    return(status);
 801825e:	697b      	ldr	r3, [r7, #20]
}
 8018260:	0018      	movs	r0, r3
 8018262:	46bd      	mov	sp, r7
 8018264:	b006      	add	sp, #24
 8018266:	bd80      	pop	{r7, pc}

08018268 <_ux_utility_long_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_long_get(UCHAR * address)
{
 8018268:	b580      	push	{r7, lr}
 801826a:	b084      	sub	sp, #16
 801826c:	af00      	add	r7, sp, #0
 801826e:	6078      	str	r0, [r7, #4]
ULONG    value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =   (ULONG) *address++;
 8018270:	687b      	ldr	r3, [r7, #4]
 8018272:	1c5a      	adds	r2, r3, #1
 8018274:	607a      	str	r2, [r7, #4]
 8018276:	781b      	ldrb	r3, [r3, #0]
 8018278:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 8;
 801827a:	687b      	ldr	r3, [r7, #4]
 801827c:	1c5a      	adds	r2, r3, #1
 801827e:	607a      	str	r2, [r7, #4]
 8018280:	781b      	ldrb	r3, [r3, #0]
 8018282:	021b      	lsls	r3, r3, #8
 8018284:	68fa      	ldr	r2, [r7, #12]
 8018286:	4313      	orrs	r3, r2
 8018288:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 16;
 801828a:	687b      	ldr	r3, [r7, #4]
 801828c:	1c5a      	adds	r2, r3, #1
 801828e:	607a      	str	r2, [r7, #4]
 8018290:	781b      	ldrb	r3, [r3, #0]
 8018292:	041b      	lsls	r3, r3, #16
 8018294:	68fa      	ldr	r2, [r7, #12]
 8018296:	4313      	orrs	r3, r2
 8018298:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address << 24;
 801829a:	687b      	ldr	r3, [r7, #4]
 801829c:	781b      	ldrb	r3, [r3, #0]
 801829e:	061b      	lsls	r3, r3, #24
 80182a0:	68fa      	ldr	r2, [r7, #12]
 80182a2:	4313      	orrs	r3, r2
 80182a4:	60fb      	str	r3, [r7, #12]

    /* Return 32-bit value.  */
    return(value);
 80182a6:	68fb      	ldr	r3, [r7, #12]
}
 80182a8:	0018      	movs	r0, r3
 80182aa:	46bd      	mov	sp, r7
 80182ac:	b004      	add	sp, #16
 80182ae:	bd80      	pop	{r7, pc}

080182b0 <_ux_utility_long_get_big_endian>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_long_get_big_endian(UCHAR * address)
{
 80182b0:	b580      	push	{r7, lr}
 80182b2:	b084      	sub	sp, #16
 80182b4:	af00      	add	r7, sp, #0
 80182b6:	6078      	str	r0, [r7, #4]

ULONG  value;


    /* We read a byte at a time from the address.  */
    value =  (ULONG) ((*address++) << 24);
 80182b8:	687b      	ldr	r3, [r7, #4]
 80182ba:	1c5a      	adds	r2, r3, #1
 80182bc:	607a      	str	r2, [r7, #4]
 80182be:	781b      	ldrb	r3, [r3, #0]
 80182c0:	061b      	lsls	r3, r3, #24
 80182c2:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG) ((*address++) << 16);
 80182c4:	687b      	ldr	r3, [r7, #4]
 80182c6:	1c5a      	adds	r2, r3, #1
 80182c8:	607a      	str	r2, [r7, #4]
 80182ca:	781b      	ldrb	r3, [r3, #0]
 80182cc:	041b      	lsls	r3, r3, #16
 80182ce:	68fa      	ldr	r2, [r7, #12]
 80182d0:	4313      	orrs	r3, r2
 80182d2:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG) ((*address++) << 8);
 80182d4:	687b      	ldr	r3, [r7, #4]
 80182d6:	1c5a      	adds	r2, r3, #1
 80182d8:	607a      	str	r2, [r7, #4]
 80182da:	781b      	ldrb	r3, [r3, #0]
 80182dc:	021b      	lsls	r3, r3, #8
 80182de:	68fa      	ldr	r2, [r7, #12]
 80182e0:	4313      	orrs	r3, r2
 80182e2:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG) *address;
 80182e4:	687b      	ldr	r3, [r7, #4]
 80182e6:	781b      	ldrb	r3, [r3, #0]
 80182e8:	001a      	movs	r2, r3
 80182ea:	68fb      	ldr	r3, [r7, #12]
 80182ec:	4313      	orrs	r3, r2
 80182ee:	60fb      	str	r3, [r7, #12]

    /* Return 32-bit value.  */
    return(value);
 80182f0:	68fb      	ldr	r3, [r7, #12]
}
 80182f2:	0018      	movs	r0, r3
 80182f4:	46bd      	mov	sp, r7
 80182f6:	b004      	add	sp, #16
 80182f8:	bd80      	pop	{r7, pc}

080182fa <_ux_utility_long_put>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_long_put(UCHAR * address, ULONG value)
{
 80182fa:	b580      	push	{r7, lr}
 80182fc:	b082      	sub	sp, #8
 80182fe:	af00      	add	r7, sp, #0
 8018300:	6078      	str	r0, [r7, #4]
 8018302:	6039      	str	r1, [r7, #0]

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address.  */
    *address++ =  (UCHAR) (value & 0xff);
 8018304:	687b      	ldr	r3, [r7, #4]
 8018306:	1c5a      	adds	r2, r3, #1
 8018308:	607a      	str	r2, [r7, #4]
 801830a:	683a      	ldr	r2, [r7, #0]
 801830c:	b2d2      	uxtb	r2, r2
 801830e:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) ((value >> 8) & 0xff);
 8018310:	683b      	ldr	r3, [r7, #0]
 8018312:	0a19      	lsrs	r1, r3, #8
 8018314:	687b      	ldr	r3, [r7, #4]
 8018316:	1c5a      	adds	r2, r3, #1
 8018318:	607a      	str	r2, [r7, #4]
 801831a:	b2ca      	uxtb	r2, r1
 801831c:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) ((value >> 16) & 0xff);
 801831e:	683b      	ldr	r3, [r7, #0]
 8018320:	0c19      	lsrs	r1, r3, #16
 8018322:	687b      	ldr	r3, [r7, #4]
 8018324:	1c5a      	adds	r2, r3, #1
 8018326:	607a      	str	r2, [r7, #4]
 8018328:	b2ca      	uxtb	r2, r1
 801832a:	701a      	strb	r2, [r3, #0]
    *address =    (UCHAR) ((value >> 24) & 0xff);
 801832c:	683b      	ldr	r3, [r7, #0]
 801832e:	0e1b      	lsrs	r3, r3, #24
 8018330:	b2da      	uxtb	r2, r3
 8018332:	687b      	ldr	r3, [r7, #4]
 8018334:	701a      	strb	r2, [r3, #0]

    /* Return to caller.  */
    return;
 8018336:	46c0      	nop			@ (mov r8, r8)
}
 8018338:	46bd      	mov	sp, r7
 801833a:	b002      	add	sp, #8
 801833c:	bd80      	pop	{r7, pc}

0801833e <_ux_utility_long_put_big_endian>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_long_put_big_endian(UCHAR * address, ULONG value)
{
 801833e:	b580      	push	{r7, lr}
 8018340:	b084      	sub	sp, #16
 8018342:	af00      	add	r7, sp, #0
 8018344:	6078      	str	r0, [r7, #4]
 8018346:	6039      	str	r1, [r7, #0]

ULONG   low_word_value;
ULONG   high_word_value;

    /* First we swap the value words.  */
    low_word_value =  value >> 16;
 8018348:	683b      	ldr	r3, [r7, #0]
 801834a:	0c1b      	lsrs	r3, r3, #16
 801834c:	60fb      	str	r3, [r7, #12]
    high_word_value =  value << 16;
 801834e:	683b      	ldr	r3, [r7, #0]
 8018350:	041b      	lsls	r3, r3, #16
 8018352:	60bb      	str	r3, [r7, #8]
    value =  high_word_value | low_word_value;
 8018354:	68ba      	ldr	r2, [r7, #8]
 8018356:	68fb      	ldr	r3, [r7, #12]
 8018358:	4313      	orrs	r3, r2
 801835a:	603b      	str	r3, [r7, #0]

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address.  */
    *address++ =  (UCHAR) ((value >> 8) & 0xff);
 801835c:	683b      	ldr	r3, [r7, #0]
 801835e:	0a19      	lsrs	r1, r3, #8
 8018360:	687b      	ldr	r3, [r7, #4]
 8018362:	1c5a      	adds	r2, r3, #1
 8018364:	607a      	str	r2, [r7, #4]
 8018366:	b2ca      	uxtb	r2, r1
 8018368:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) (value & 0xff);
 801836a:	687b      	ldr	r3, [r7, #4]
 801836c:	1c5a      	adds	r2, r3, #1
 801836e:	607a      	str	r2, [r7, #4]
 8018370:	683a      	ldr	r2, [r7, #0]
 8018372:	b2d2      	uxtb	r2, r2
 8018374:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) ((value >> 24 ) & 0xff);
 8018376:	683b      	ldr	r3, [r7, #0]
 8018378:	0e19      	lsrs	r1, r3, #24
 801837a:	687b      	ldr	r3, [r7, #4]
 801837c:	1c5a      	adds	r2, r3, #1
 801837e:	607a      	str	r2, [r7, #4]
 8018380:	b2ca      	uxtb	r2, r1
 8018382:	701a      	strb	r2, [r3, #0]
    *address   =  (UCHAR) ((value >> 16) & 0xff);
 8018384:	683b      	ldr	r3, [r7, #0]
 8018386:	0c1b      	lsrs	r3, r3, #16
 8018388:	b2da      	uxtb	r2, r3
 801838a:	687b      	ldr	r3, [r7, #4]
 801838c:	701a      	strb	r2, [r3, #0]

    /* Return to caller.  */
    return;
 801838e:	46c0      	nop			@ (mov r8, r8)
}
 8018390:	46bd      	mov	sp, r7
 8018392:	b004      	add	sp, #16
 8018394:	bd80      	pop	{r7, pc}
	...

08018398 <_ux_utility_memory_allocate>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  *_ux_utility_memory_allocate(ULONG memory_alignment, ULONG memory_cache_flag,
                                   ULONG memory_size_requested)
{
 8018398:	b580      	push	{r7, lr}
 801839a:	b08c      	sub	sp, #48	@ 0x30
 801839c:	af00      	add	r7, sp, #0
 801839e:	60f8      	str	r0, [r7, #12]
 80183a0:	60b9      	str	r1, [r7, #8]
 80183a2:	607a      	str	r2, [r7, #4]
UCHAR               *memory_buffer;
ALIGN_TYPE          int_memory_buffer;


    /* Get the mutex as this is a critical section.  */
    _ux_system_mutex_on(&_ux_system -> ux_system_mutex);
 80183a4:	4b7f      	ldr	r3, [pc, #508]	@ (80185a4 <_ux_utility_memory_allocate+0x20c>)
 80183a6:	681b      	ldr	r3, [r3, #0]
 80183a8:	331c      	adds	r3, #28
 80183aa:	0018      	movs	r0, r3
 80183ac:	f000 fa75 	bl	801889a <_ux_utility_mutex_on>
    }

#else

    /* Check if safe alignment requested, in this case switch to UX_NO_ALIGN.  */
    if (memory_alignment == UX_SAFE_ALIGN)
 80183b0:	68fb      	ldr	r3, [r7, #12]
 80183b2:	3301      	adds	r3, #1
 80183b4:	d101      	bne.n	80183ba <_ux_utility_memory_allocate+0x22>
        memory_alignment = UX_NO_ALIGN;
 80183b6:	2300      	movs	r3, #0
 80183b8:	60fb      	str	r3, [r7, #12]
    
#endif

    /* Ensure the alignment meats the minimum.  */
    if (memory_alignment < UX_ALIGN_MIN)
 80183ba:	68fb      	ldr	r3, [r7, #12]
 80183bc:	2b0e      	cmp	r3, #14
 80183be:	d801      	bhi.n	80183c4 <_ux_utility_memory_allocate+0x2c>
        memory_alignment =  UX_ALIGN_MIN;
 80183c0:	230f      	movs	r3, #15
 80183c2:	60fb      	str	r3, [r7, #12]

    /* Adjust the memory alignment since our macros are one minus the desired alignment.
       Also determine the amount of extra memory we need for the alignment, which is one
       minus the actual alignment.  */
    memory_for_alignment =  memory_alignment;
 80183c4:	68fb      	ldr	r3, [r7, #12]
 80183c6:	627b      	str	r3, [r7, #36]	@ 0x24
    memory_alignment++;
 80183c8:	68fb      	ldr	r3, [r7, #12]
 80183ca:	3301      	adds	r3, #1
 80183cc:	60fb      	str	r3, [r7, #12]
       now is that the memory block might not be a size that is a multiple of 16, so we need
       to add the amount of memory required such that the memory buffer after the block has 
       the correct alignment. For example, if the memory block has a size of 24, then we need
       to make sure it is placed on an 8-byte alignment that is after a 16-byte alignment so
       that the memory right after the memory block is 16-byte aligned (8 + 24 = 32).  */
    memory_size_requested =  (memory_size_requested +    UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN);
 80183ce:	687b      	ldr	r3, [r7, #4]
 80183d0:	330f      	adds	r3, #15
 80183d2:	220f      	movs	r2, #15
 80183d4:	4393      	bics	r3, r2
 80183d6:	607b      	str	r3, [r7, #4]
    /* Try to find the best block for this memory by requesting the maximum amount of
       memory we'll need which is calculated as follows: the amount memory requested by
       the caller plus the maximum amount of memory wasted due to alignment plus 2 memory
       blocks structs - one for the new memory block we'll create for the user block and one
       that we might create if there is extra memory after doing the alignment.  */
    memory_block =  _ux_utility_memory_free_block_best_get(memory_cache_flag, memory_size_requested + memory_for_alignment + (ULONG)sizeof(UX_MEMORY_BLOCK));
 80183d8:	687a      	ldr	r2, [r7, #4]
 80183da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80183dc:	18d3      	adds	r3, r2, r3
 80183de:	3310      	adds	r3, #16
 80183e0:	001a      	movs	r2, r3
 80183e2:	68bb      	ldr	r3, [r7, #8]
 80183e4:	0011      	movs	r1, r2
 80183e6:	0018      	movs	r0, r3
 80183e8:	f000 f9d4 	bl	8018794 <_ux_utility_memory_free_block_best_get>
 80183ec:	0003      	movs	r3, r0
 80183ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* If the block returned is NULL, there is no free memory in the pool
       for that size. */
    if (memory_block == UX_NULL)
 80183f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80183f2:	2b00      	cmp	r3, #0
 80183f4:	d10c      	bne.n	8018410 <_ux_utility_memory_allocate+0x78>
    {

        /* Release the protection.  */
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 80183f6:	4b6b      	ldr	r3, [pc, #428]	@ (80185a4 <_ux_utility_memory_allocate+0x20c>)
 80183f8:	681b      	ldr	r3, [r3, #0]
 80183fa:	331c      	adds	r3, #28
 80183fc:	0018      	movs	r0, r3
 80183fe:	f000 fa40 	bl	8018882 <_ux_utility_mutex_off>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, memory_size_requested, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_INSUFFICIENT);
 8018402:	2212      	movs	r2, #18
 8018404:	2108      	movs	r1, #8
 8018406:	2002      	movs	r0, #2
 8018408:	f7ff fdae 	bl	8017f68 <_ux_system_error_handler>

        /* Return NULL to indicate no block was found.  */
        return(UX_NULL);
 801840c:	2300      	movs	r3, #0
 801840e:	e0c5      	b.n	801859c <_ux_utility_memory_allocate+0x204>
    }

    /* Get the memory buffer for this block.  */
    int_memory_buffer = (ALIGN_TYPE) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK));
 8018410:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018412:	3310      	adds	r3, #16
 8018414:	623b      	str	r3, [r7, #32]

    /* Are we already aligned?  */
    if ((int_memory_buffer & (memory_alignment - 1)) == 0)
 8018416:	68fb      	ldr	r3, [r7, #12]
 8018418:	3b01      	subs	r3, #1
 801841a:	6a3a      	ldr	r2, [r7, #32]
 801841c:	4013      	ands	r3, r2
 801841e:	d127      	bne.n	8018470 <_ux_utility_memory_allocate+0xd8>
    {

        /* Setup the new memory block.  */
        new_memory_block =  (UX_MEMORY_BLOCK *) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK) + memory_size_requested);
 8018420:	687b      	ldr	r3, [r7, #4]
 8018422:	3310      	adds	r3, #16
 8018424:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018426:	18d3      	adds	r3, r2, r3
 8018428:	61fb      	str	r3, [r7, #28]
        new_memory_block -> ux_memory_block_next =  memory_block -> ux_memory_block_next;
 801842a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801842c:	689a      	ldr	r2, [r3, #8]
 801842e:	69fb      	ldr	r3, [r7, #28]
 8018430:	609a      	str	r2, [r3, #8]
        new_memory_block -> ux_memory_block_previous =  memory_block;
 8018432:	69fb      	ldr	r3, [r7, #28]
 8018434:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018436:	60da      	str	r2, [r3, #12]
        new_memory_block -> ux_memory_block_size =  memory_block -> ux_memory_block_size - memory_size_requested - (ULONG)sizeof(UX_MEMORY_BLOCK);
 8018438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801843a:	681a      	ldr	r2, [r3, #0]
 801843c:	687b      	ldr	r3, [r7, #4]
 801843e:	1ad3      	subs	r3, r2, r3
 8018440:	3b10      	subs	r3, #16
 8018442:	001a      	movs	r2, r3
 8018444:	69fb      	ldr	r3, [r7, #28]
 8018446:	601a      	str	r2, [r3, #0]
        new_memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 8018448:	69fb      	ldr	r3, [r7, #28]
 801844a:	2200      	movs	r2, #0
 801844c:	605a      	str	r2, [r3, #4]

        /* Update the current memory block.  */
        memory_block -> ux_memory_block_size =  memory_size_requested;
 801844e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018450:	687a      	ldr	r2, [r7, #4]
 8018452:	601a      	str	r2, [r3, #0]
        memory_block -> ux_memory_block_next =  new_memory_block;
 8018454:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018456:	69fa      	ldr	r2, [r7, #28]
 8018458:	609a      	str	r2, [r3, #8]
        memory_block -> ux_memory_block_status =  UX_MEMORY_USED | memory_cache_flag;
 801845a:	68bb      	ldr	r3, [r7, #8]
 801845c:	2280      	movs	r2, #128	@ 0x80
 801845e:	0612      	lsls	r2, r2, #24
 8018460:	431a      	orrs	r2, r3
 8018462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018464:	605a      	str	r2, [r3, #4]

        /* Declare how much memory we removed from the pool.  */
        memory_removed_from_pool =  memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 8018466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018468:	681b      	ldr	r3, [r3, #0]
 801846a:	3310      	adds	r3, #16
 801846c:	62bb      	str	r3, [r7, #40]	@ 0x28
 801846e:	e05f      	b.n	8018530 <_ux_utility_memory_allocate+0x198>
    {

        /* Align the buffer. The first thing we do is increment by the size of a
           memory block because we have to make sure we have enough memory for at
           least that.  */
        int_memory_buffer +=  (ULONG)sizeof(UX_MEMORY_BLOCK);
 8018470:	6a3b      	ldr	r3, [r7, #32]
 8018472:	3310      	adds	r3, #16
 8018474:	623b      	str	r3, [r7, #32]
        int_memory_buffer +=  memory_alignment - 1;
 8018476:	68fa      	ldr	r2, [r7, #12]
 8018478:	6a3b      	ldr	r3, [r7, #32]
 801847a:	18d3      	adds	r3, r2, r3
 801847c:	3b01      	subs	r3, #1
 801847e:	623b      	str	r3, [r7, #32]
        int_memory_buffer &=  ~(((ALIGN_TYPE) memory_alignment) - 1);
 8018480:	68fb      	ldr	r3, [r7, #12]
 8018482:	425a      	negs	r2, r3
 8018484:	6a3b      	ldr	r3, [r7, #32]
 8018486:	4013      	ands	r3, r2
 8018488:	623b      	str	r3, [r7, #32]

        /* Setup the new memory block. Note that its size is updated again later.  */
        new_memory_block =  (UX_MEMORY_BLOCK *) (int_memory_buffer - (ULONG)sizeof(UX_MEMORY_BLOCK));
 801848a:	6a3b      	ldr	r3, [r7, #32]
 801848c:	3b10      	subs	r3, #16
 801848e:	61fb      	str	r3, [r7, #28]
        new_memory_block -> ux_memory_block_previous =  memory_block;
 8018490:	69fb      	ldr	r3, [r7, #28]
 8018492:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018494:	60da      	str	r2, [r3, #12]
        new_memory_block -> ux_memory_block_next =  memory_block -> ux_memory_block_next;
 8018496:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018498:	689a      	ldr	r2, [r3, #8]
 801849a:	69fb      	ldr	r3, [r7, #28]
 801849c:	609a      	str	r2, [r3, #8]
        new_memory_block -> ux_memory_block_size =  memory_block -> ux_memory_block_size;
 801849e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80184a0:	681a      	ldr	r2, [r3, #0]
 80184a2:	69fb      	ldr	r3, [r7, #28]
 80184a4:	601a      	str	r2, [r3, #0]
        new_memory_block -> ux_memory_block_status =  UX_MEMORY_USED | memory_cache_flag;
 80184a6:	68bb      	ldr	r3, [r7, #8]
 80184a8:	2280      	movs	r2, #128	@ 0x80
 80184aa:	0612      	lsls	r2, r2, #24
 80184ac:	431a      	orrs	r2, r3
 80184ae:	69fb      	ldr	r3, [r7, #28]
 80184b0:	605a      	str	r2, [r3, #4]

        /* Update the current memory block.  */
        int_memory_buffer =  (ALIGN_TYPE) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK));
 80184b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80184b4:	3310      	adds	r3, #16
 80184b6:	623b      	str	r3, [r7, #32]
        memory_block -> ux_memory_block_next =  new_memory_block;
 80184b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80184ba:	69fa      	ldr	r2, [r7, #28]
 80184bc:	609a      	str	r2, [r3, #8]
        memory_block -> ux_memory_block_size =  (ULONG) ((ALIGN_TYPE) new_memory_block - int_memory_buffer);
 80184be:	69fa      	ldr	r2, [r7, #28]
 80184c0:	6a3b      	ldr	r3, [r7, #32]
 80184c2:	1ad2      	subs	r2, r2, r3
 80184c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80184c6:	601a      	str	r2, [r3, #0]

        /* Update the new memory block's size.  */
        new_memory_block -> ux_memory_block_size -=  (memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK));
 80184c8:	69fb      	ldr	r3, [r7, #28]
 80184ca:	681a      	ldr	r2, [r3, #0]
 80184cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80184ce:	681b      	ldr	r3, [r3, #0]
 80184d0:	1ad3      	subs	r3, r2, r3
 80184d2:	3b10      	subs	r3, #16
 80184d4:	001a      	movs	r2, r3
 80184d6:	69fb      	ldr	r3, [r7, #28]
 80184d8:	601a      	str	r2, [r3, #0]

        /* Calculate how much memory is leftover in the new memory block after doing
           the alignment.  */
        leftover =  new_memory_block -> ux_memory_block_size - memory_size_requested;
 80184da:	69fb      	ldr	r3, [r7, #28]
 80184dc:	681a      	ldr	r2, [r3, #0]
 80184de:	687b      	ldr	r3, [r7, #4]
 80184e0:	1ad3      	subs	r3, r2, r3
 80184e2:	61bb      	str	r3, [r7, #24]

        /* Can we fit another block after the new block? */
        if (leftover > sizeof(UX_MEMORY_BLOCK))
 80184e4:	69bb      	ldr	r3, [r7, #24]
 80184e6:	2b10      	cmp	r3, #16
 80184e8:	d91c      	bls.n	8018524 <_ux_utility_memory_allocate+0x18c>
        {

            /* Setup the leftover memory block.  */
            leftover_memory_block = (UX_MEMORY_BLOCK *) ((ALIGN_TYPE) new_memory_block + sizeof(UX_MEMORY_BLOCK) + memory_size_requested);
 80184ea:	69fa      	ldr	r2, [r7, #28]
 80184ec:	687b      	ldr	r3, [r7, #4]
 80184ee:	18d3      	adds	r3, r2, r3
 80184f0:	3310      	adds	r3, #16
 80184f2:	617b      	str	r3, [r7, #20]
            leftover_memory_block -> ux_memory_block_next =  new_memory_block -> ux_memory_block_next;
 80184f4:	69fb      	ldr	r3, [r7, #28]
 80184f6:	689a      	ldr	r2, [r3, #8]
 80184f8:	697b      	ldr	r3, [r7, #20]
 80184fa:	609a      	str	r2, [r3, #8]
            leftover_memory_block -> ux_memory_block_previous =  new_memory_block;
 80184fc:	697b      	ldr	r3, [r7, #20]
 80184fe:	69fa      	ldr	r2, [r7, #28]
 8018500:	60da      	str	r2, [r3, #12]
            leftover_memory_block -> ux_memory_block_size =  leftover - (ULONG)sizeof(UX_MEMORY_BLOCK);
 8018502:	69bb      	ldr	r3, [r7, #24]
 8018504:	3b10      	subs	r3, #16
 8018506:	001a      	movs	r2, r3
 8018508:	697b      	ldr	r3, [r7, #20]
 801850a:	601a      	str	r2, [r3, #0]
            leftover_memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 801850c:	697b      	ldr	r3, [r7, #20]
 801850e:	2200      	movs	r2, #0
 8018510:	605a      	str	r2, [r3, #4]

            new_memory_block -> ux_memory_block_next =  leftover_memory_block;
 8018512:	69fb      	ldr	r3, [r7, #28]
 8018514:	697a      	ldr	r2, [r7, #20]
 8018516:	609a      	str	r2, [r3, #8]
            new_memory_block -> ux_memory_block_size -=  leftover;
 8018518:	69fb      	ldr	r3, [r7, #28]
 801851a:	681a      	ldr	r2, [r3, #0]
 801851c:	69bb      	ldr	r3, [r7, #24]
 801851e:	1ad2      	subs	r2, r2, r3
 8018520:	69fb      	ldr	r3, [r7, #28]
 8018522:	601a      	str	r2, [r3, #0]
        }

        /* Declare how much memory we removed from the pool.  */
        memory_removed_from_pool =  new_memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 8018524:	69fb      	ldr	r3, [r7, #28]
 8018526:	681b      	ldr	r3, [r3, #0]
 8018528:	3310      	adds	r3, #16
 801852a:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* The new memory block is the one we give to the user.  */
        memory_block =  new_memory_block;
 801852c:	69fb      	ldr	r3, [r7, #28]
 801852e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* The memory to be returned is after the block header.  */
    memory_buffer =  ((UCHAR *) memory_block) + sizeof(UX_MEMORY_BLOCK);
 8018530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018532:	3310      	adds	r3, #16
 8018534:	613b      	str	r3, [r7, #16]

    /* Clear the memory block.  */
    _ux_utility_memory_set(memory_buffer, 0, memory_size_requested); /* Use case of memset is verified. */
 8018536:	687a      	ldr	r2, [r7, #4]
 8018538:	693b      	ldr	r3, [r7, #16]
 801853a:	2100      	movs	r1, #0
 801853c:	0018      	movs	r0, r3
 801853e:	f000 f969 	bl	8018814 <_ux_utility_memory_set>

    /* Update the memory free in the pool.  */
    if (_ux_system -> ux_system_cache_safe_memory_pool_start == _ux_system -> ux_system_regular_memory_pool_start)
 8018542:	4b18      	ldr	r3, [pc, #96]	@ (80185a4 <_ux_utility_memory_allocate+0x20c>)
 8018544:	681b      	ldr	r3, [r3, #0]
 8018546:	68da      	ldr	r2, [r3, #12]
 8018548:	4b16      	ldr	r3, [pc, #88]	@ (80185a4 <_ux_utility_memory_allocate+0x20c>)
 801854a:	681b      	ldr	r3, [r3, #0]
 801854c:	681b      	ldr	r3, [r3, #0]
 801854e:	429a      	cmp	r2, r3
 8018550:	d108      	bne.n	8018564 <_ux_utility_memory_allocate+0x1cc>
    {

        /* There is only one memory pool.  */
        _ux_system -> ux_system_regular_memory_pool_free -= memory_removed_from_pool;
 8018552:	4b14      	ldr	r3, [pc, #80]	@ (80185a4 <_ux_utility_memory_allocate+0x20c>)
 8018554:	681b      	ldr	r3, [r3, #0]
 8018556:	6899      	ldr	r1, [r3, #8]
 8018558:	4b12      	ldr	r3, [pc, #72]	@ (80185a4 <_ux_utility_memory_allocate+0x20c>)
 801855a:	681b      	ldr	r3, [r3, #0]
 801855c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801855e:	1a8a      	subs	r2, r1, r2
 8018560:	609a      	str	r2, [r3, #8]
 8018562:	e014      	b.n	801858e <_ux_utility_memory_allocate+0x1f6>
    }
    else
    {

       switch (memory_cache_flag)
 8018564:	68bb      	ldr	r3, [r7, #8]
 8018566:	2b01      	cmp	r3, #1
 8018568:	d108      	bne.n	801857c <_ux_utility_memory_allocate+0x1e4>
       {

            case UX_CACHE_SAFE_MEMORY:
                /* Update the amount of free memory in the cache safe memory pool.  */
                _ux_system -> ux_system_cache_safe_memory_pool_free -= memory_removed_from_pool;
 801856a:	4b0e      	ldr	r3, [pc, #56]	@ (80185a4 <_ux_utility_memory_allocate+0x20c>)
 801856c:	681b      	ldr	r3, [r3, #0]
 801856e:	6959      	ldr	r1, [r3, #20]
 8018570:	4b0c      	ldr	r3, [pc, #48]	@ (80185a4 <_ux_utility_memory_allocate+0x20c>)
 8018572:	681b      	ldr	r3, [r3, #0]
 8018574:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8018576:	1a8a      	subs	r2, r1, r2
 8018578:	615a      	str	r2, [r3, #20]

            break;
 801857a:	e008      	b.n	801858e <_ux_utility_memory_allocate+0x1f6>

            default:
                /* Update the amount of free memory in the regular memory pool.  */
                _ux_system -> ux_system_regular_memory_pool_free -= memory_removed_from_pool;
 801857c:	4b09      	ldr	r3, [pc, #36]	@ (80185a4 <_ux_utility_memory_allocate+0x20c>)
 801857e:	681b      	ldr	r3, [r3, #0]
 8018580:	6899      	ldr	r1, [r3, #8]
 8018582:	4b08      	ldr	r3, [pc, #32]	@ (80185a4 <_ux_utility_memory_allocate+0x20c>)
 8018584:	681b      	ldr	r3, [r3, #0]
 8018586:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8018588:	1a8a      	subs	r2, r1, r2
 801858a:	609a      	str	r2, [r3, #8]
            break;
 801858c:	46c0      	nop			@ (mov r8, r8)
        _ux_system -> ux_system_cache_safe_memory_pool_min_free = _ux_system -> ux_system_cache_safe_memory_pool_free;

#endif

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 801858e:	4b05      	ldr	r3, [pc, #20]	@ (80185a4 <_ux_utility_memory_allocate+0x20c>)
 8018590:	681b      	ldr	r3, [r3, #0]
 8018592:	331c      	adds	r3, #28
 8018594:	0018      	movs	r0, r3
 8018596:	f000 f974 	bl	8018882 <_ux_utility_mutex_off>

    /* The memory block pointer contains a memory area properly
       aligned.  */
    return(memory_buffer);
 801859a:	693b      	ldr	r3, [r7, #16]
}                                
 801859c:	0018      	movs	r0, r3
 801859e:	46bd      	mov	sp, r7
 80185a0:	b00c      	add	sp, #48	@ 0x30
 80185a2:	bd80      	pop	{r7, pc}
 80185a4:	20011c14 	.word	0x20011c14

080185a8 <_ux_utility_memory_allocate_mulc_safe>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID* _ux_utility_memory_allocate_mulc_safe(ULONG align,ULONG cache,ULONG size_mul_v,ULONG size_mul_c)
{
 80185a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80185aa:	b085      	sub	sp, #20
 80185ac:	af00      	add	r7, sp, #0
 80185ae:	60f8      	str	r0, [r7, #12]
 80185b0:	60b9      	str	r1, [r7, #8]
 80185b2:	607a      	str	r2, [r7, #4]
 80185b4:	603b      	str	r3, [r7, #0]
    return UX_UTILITY_MEMORY_ALLOCATE_MULC_SAFE(align, cache, size_mul_v, size_mul_c);
 80185b6:	683b      	ldr	r3, [r7, #0]
 80185b8:	2b00      	cmp	r3, #0
 80185ba:	d024      	beq.n	8018606 <_ux_utility_memory_allocate_mulc_safe+0x5e>
 80185bc:	2000      	movs	r0, #0
 80185be:	687b      	ldr	r3, [r7, #4]
 80185c0:	0c19      	lsrs	r1, r3, #16
 80185c2:	687b      	ldr	r3, [r7, #4]
 80185c4:	1c1e      	adds	r6, r3, #0
 80185c6:	683b      	ldr	r3, [r7, #0]
 80185c8:	0c1b      	lsrs	r3, r3, #16
 80185ca:	683a      	ldr	r2, [r7, #0]
 80185cc:	1c15      	adds	r5, r2, #0
 80185ce:	b28a      	uxth	r2, r1
 80185d0:	2a00      	cmp	r2, #0
 80185d2:	d105      	bne.n	80185e0 <_ux_utility_memory_allocate_mulc_safe+0x38>
 80185d4:	b29a      	uxth	r2, r3
 80185d6:	2a00      	cmp	r2, #0
 80185d8:	d013      	beq.n	8018602 <_ux_utility_memory_allocate_mulc_safe+0x5a>
 80185da:	1c19      	adds	r1, r3, #0
 80185dc:	1c34      	adds	r4, r6, #0
 80185de:	e003      	b.n	80185e8 <_ux_utility_memory_allocate_mulc_safe+0x40>
 80185e0:	b29b      	uxth	r3, r3
 80185e2:	2b00      	cmp	r3, #0
 80185e4:	d10c      	bne.n	8018600 <_ux_utility_memory_allocate_mulc_safe+0x58>
 80185e6:	1c2c      	adds	r4, r5, #0
 80185e8:	b2b3      	uxth	r3, r6
 80185ea:	b2aa      	uxth	r2, r5
 80185ec:	435a      	muls	r2, r3
 80185ee:	b2a3      	uxth	r3, r4
 80185f0:	b289      	uxth	r1, r1
 80185f2:	434b      	muls	r3, r1
 80185f4:	0c12      	lsrs	r2, r2, #16
 80185f6:	189b      	adds	r3, r3, r2
 80185f8:	141b      	asrs	r3, r3, #16
 80185fa:	b29b      	uxth	r3, r3
 80185fc:	2b00      	cmp	r3, #0
 80185fe:	d000      	beq.n	8018602 <_ux_utility_memory_allocate_mulc_safe+0x5a>
 8018600:	2001      	movs	r0, #1
 8018602:	1e03      	subs	r3, r0, #0
 8018604:	d109      	bne.n	801861a <_ux_utility_memory_allocate_mulc_safe+0x72>
 8018606:	687b      	ldr	r3, [r7, #4]
 8018608:	683a      	ldr	r2, [r7, #0]
 801860a:	435a      	muls	r2, r3
 801860c:	68b9      	ldr	r1, [r7, #8]
 801860e:	68fb      	ldr	r3, [r7, #12]
 8018610:	0018      	movs	r0, r3
 8018612:	f7ff fec1 	bl	8018398 <_ux_utility_memory_allocate>
 8018616:	0003      	movs	r3, r0
 8018618:	e000      	b.n	801861c <_ux_utility_memory_allocate_mulc_safe+0x74>
 801861a:	2300      	movs	r3, #0
}
 801861c:	0018      	movs	r0, r3
 801861e:	46bd      	mov	sp, r7
 8018620:	b005      	add	sp, #20
 8018622:	bdf0      	pop	{r4, r5, r6, r7, pc}

08018624 <_ux_utility_memory_copy>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_copy(VOID *memory_destination, VOID *memory_source, ULONG length)
{
 8018624:	b580      	push	{r7, lr}
 8018626:	b086      	sub	sp, #24
 8018628:	af00      	add	r7, sp, #0
 801862a:	60f8      	str	r0, [r7, #12]
 801862c:	60b9      	str	r1, [r7, #8]
 801862e:	607a      	str	r2, [r7, #4]

UCHAR *   source;
UCHAR *   destination;

    /* Setup byte oriented source and destination pointers.  */
    source =  (UCHAR *) memory_source;
 8018630:	68bb      	ldr	r3, [r7, #8]
 8018632:	617b      	str	r3, [r7, #20]
    destination =  (UCHAR *) memory_destination;
 8018634:	68fb      	ldr	r3, [r7, #12]
 8018636:	613b      	str	r3, [r7, #16]

    /* Loop to perform the copy.  */
    while(length--)
 8018638:	e007      	b.n	801864a <_ux_utility_memory_copy+0x26>
    {

        /* Copy one byte.  */
        *destination++ =  *source++;
 801863a:	697a      	ldr	r2, [r7, #20]
 801863c:	1c53      	adds	r3, r2, #1
 801863e:	617b      	str	r3, [r7, #20]
 8018640:	693b      	ldr	r3, [r7, #16]
 8018642:	1c59      	adds	r1, r3, #1
 8018644:	6139      	str	r1, [r7, #16]
 8018646:	7812      	ldrb	r2, [r2, #0]
 8018648:	701a      	strb	r2, [r3, #0]
    while(length--)
 801864a:	687b      	ldr	r3, [r7, #4]
 801864c:	1e5a      	subs	r2, r3, #1
 801864e:	607a      	str	r2, [r7, #4]
 8018650:	2b00      	cmp	r3, #0
 8018652:	d1f2      	bne.n	801863a <_ux_utility_memory_copy+0x16>
    }

    /* Return to caller.  */
    return; 
 8018654:	46c0      	nop			@ (mov r8, r8)
}
 8018656:	46bd      	mov	sp, r7
 8018658:	b006      	add	sp, #24
 801865a:	bd80      	pop	{r7, pc}

0801865c <_ux_utility_memory_free>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_free(VOID *memory)
{
 801865c:	b580      	push	{r7, lr}
 801865e:	b086      	sub	sp, #24
 8018660:	af00      	add	r7, sp, #0
 8018662:	6078      	str	r0, [r7, #4]
UCHAR               *regular_start, *regular_end;
UCHAR               *cache_safe_start, *cache_safe_end;
#endif

    /* Get the mutex as this is a critical section.  */
    _ux_system_mutex_on(&_ux_system -> ux_system_mutex);
 8018664:	4b49      	ldr	r3, [pc, #292]	@ (801878c <_ux_utility_memory_free+0x130>)
 8018666:	681b      	ldr	r3, [r3, #0]
 8018668:	331c      	adds	r3, #28
 801866a:	0018      	movs	r0, r3
 801866c:	f000 f915 	bl	801889a <_ux_utility_mutex_on>
    }
#endif

    /* The memory block for this memory pointer is located right before the
       memory.  */
    memory_block =  (UX_MEMORY_BLOCK *) (((UCHAR *) memory) - sizeof(UX_MEMORY_BLOCK));
 8018670:	687b      	ldr	r3, [r7, #4]
 8018672:	3b10      	subs	r3, #16
 8018674:	617b      	str	r3, [r7, #20]
    
    /* Keep track of the memory returned to the pool.  */
    memory_size_returned = memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 8018676:	697b      	ldr	r3, [r7, #20]
 8018678:	681b      	ldr	r3, [r3, #0]
 801867a:	3310      	adds	r3, #16
 801867c:	60fb      	str	r3, [r7, #12]

    /* Check this memory block to see if it valid.  */
    if (memory_block -> ux_memory_block_status != (UX_MEMORY_USED | UX_REGULAR_MEMORY) &&
 801867e:	697b      	ldr	r3, [r7, #20]
 8018680:	685a      	ldr	r2, [r3, #4]
 8018682:	2380      	movs	r3, #128	@ 0x80
 8018684:	061b      	lsls	r3, r3, #24
 8018686:	429a      	cmp	r2, r3
 8018688:	d010      	beq.n	80186ac <_ux_utility_memory_free+0x50>
        memory_block -> ux_memory_block_status != (UX_MEMORY_USED | UX_CACHE_SAFE_MEMORY))
 801868a:	697b      	ldr	r3, [r7, #20]
 801868c:	685b      	ldr	r3, [r3, #4]
    if (memory_block -> ux_memory_block_status != (UX_MEMORY_USED | UX_REGULAR_MEMORY) &&
 801868e:	4a40      	ldr	r2, [pc, #256]	@ (8018790 <_ux_utility_memory_free+0x134>)
 8018690:	4293      	cmp	r3, r2
 8018692:	d00b      	beq.n	80186ac <_ux_utility_memory_free+0x50>
    {

        /* Not valid. Release the protection.  */
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 8018694:	4b3d      	ldr	r3, [pc, #244]	@ (801878c <_ux_utility_memory_free+0x130>)
 8018696:	681b      	ldr	r3, [r3, #0]
 8018698:	331c      	adds	r3, #28
 801869a:	0018      	movs	r0, r3
 801869c:	f000 f8f1 	bl	8018882 <_ux_utility_mutex_off>

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);
 80186a0:	2219      	movs	r2, #25
 80186a2:	2108      	movs	r1, #8
 80186a4:	2002      	movs	r0, #2
 80186a6:	f7ff fc5f 	bl	8017f68 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_CORRUPTED, memory, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Return to caller.  */
        return;
 80186aa:	e06c      	b.n	8018786 <_ux_utility_memory_free+0x12a>
        _ux_system -> ux_system_cache_safe_memory_pool_alloc_total -= memory_block -> ux_memory_block_size;
    }
#endif

    /* We mark this memory block as being unused.  */
    memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 80186ac:	697b      	ldr	r3, [r7, #20]
 80186ae:	2200      	movs	r2, #0
 80186b0:	605a      	str	r2, [r3, #4]
    
    /* Now we must concatenate as many free blocks as possible,
       that include the blocks before and the blocks after the current
       block.  Scan memory backwards.  */

     while (memory_block -> ux_memory_block_previous !=UX_NULL)
 80186b2:	e007      	b.n	80186c4 <_ux_utility_memory_free+0x68>
     {

        /* Check if the block is free.  */            
        if (memory_block -> ux_memory_block_previous -> ux_memory_block_status == UX_MEMORY_UNUSED)
 80186b4:	697b      	ldr	r3, [r7, #20]
 80186b6:	68db      	ldr	r3, [r3, #12]
 80186b8:	685b      	ldr	r3, [r3, #4]
 80186ba:	2b00      	cmp	r3, #0
 80186bc:	d107      	bne.n	80186ce <_ux_utility_memory_free+0x72>

            /* The memory block before is free. This will be our starting point to 
               concatenate memory.  */
            memory_block =  memory_block -> ux_memory_block_previous;
 80186be:	697b      	ldr	r3, [r7, #20]
 80186c0:	68db      	ldr	r3, [r3, #12]
 80186c2:	617b      	str	r3, [r7, #20]
     while (memory_block -> ux_memory_block_previous !=UX_NULL)
 80186c4:	697b      	ldr	r3, [r7, #20]
 80186c6:	68db      	ldr	r3, [r3, #12]
 80186c8:	2b00      	cmp	r3, #0
 80186ca:	d1f3      	bne.n	80186b4 <_ux_utility_memory_free+0x58>
 80186cc:	e000      	b.n	80186d0 <_ux_utility_memory_free+0x74>

        else

            /* The previous memory block is not free.  */
            break;
 80186ce:	46c0      	nop			@ (mov r8, r8)
    }

    /* The pointer to the memory block is now our first free block. We use this 
       starting address to concatenate all the contiguous memory block.  */
    next_block =  memory_block -> ux_memory_block_next;
 80186d0:	697b      	ldr	r3, [r7, #20]
 80186d2:	689b      	ldr	r3, [r3, #8]
 80186d4:	613b      	str	r3, [r7, #16]
    while (next_block != UX_NULL)
 80186d6:	e01a      	b.n	801870e <_ux_utility_memory_free+0xb2>
    {

        /* Determine if the memory block is used.  */
        if (next_block -> ux_memory_block_status != UX_MEMORY_UNUSED)
 80186d8:	693b      	ldr	r3, [r7, #16]
 80186da:	685b      	ldr	r3, [r3, #4]
 80186dc:	2b00      	cmp	r3, #0
 80186de:	d006      	beq.n	80186ee <_ux_utility_memory_free+0x92>
        {

            /* Yes, move to next block.  */
            memory_block -> ux_memory_block_next =  next_block;
 80186e0:	697b      	ldr	r3, [r7, #20]
 80186e2:	693a      	ldr	r2, [r7, #16]
 80186e4:	609a      	str	r2, [r3, #8]
            next_block -> ux_memory_block_previous =  memory_block;
 80186e6:	693b      	ldr	r3, [r7, #16]
 80186e8:	697a      	ldr	r2, [r7, #20]
 80186ea:	60da      	str	r2, [r3, #12]
            break;
 80186ec:	e012      	b.n	8018714 <_ux_utility_memory_free+0xb8>
        }

        memory_block -> ux_memory_block_next =  next_block -> ux_memory_block_next;
 80186ee:	693b      	ldr	r3, [r7, #16]
 80186f0:	689a      	ldr	r2, [r3, #8]
 80186f2:	697b      	ldr	r3, [r7, #20]
 80186f4:	609a      	str	r2, [r3, #8]
        memory_block -> ux_memory_block_size +=  next_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 80186f6:	697b      	ldr	r3, [r7, #20]
 80186f8:	681a      	ldr	r2, [r3, #0]
 80186fa:	693b      	ldr	r3, [r7, #16]
 80186fc:	681b      	ldr	r3, [r3, #0]
 80186fe:	18d3      	adds	r3, r2, r3
 8018700:	3310      	adds	r3, #16
 8018702:	001a      	movs	r2, r3
 8018704:	697b      	ldr	r3, [r7, #20]
 8018706:	601a      	str	r2, [r3, #0]
        next_block =  next_block -> ux_memory_block_next;                       
 8018708:	693b      	ldr	r3, [r7, #16]
 801870a:	689b      	ldr	r3, [r3, #8]
 801870c:	613b      	str	r3, [r7, #16]
    while (next_block != UX_NULL)
 801870e:	693b      	ldr	r3, [r7, #16]
 8018710:	2b00      	cmp	r3, #0
 8018712:	d1e1      	bne.n	80186d8 <_ux_utility_memory_free+0x7c>
    }

    /* Update the memory free in the appropriate pool.  We need to know if this 
       block is in regular memory or cache safe memory.  */
    if(_ux_system -> ux_system_cache_safe_memory_pool_start == _ux_system -> ux_system_regular_memory_pool_start)
 8018714:	4b1d      	ldr	r3, [pc, #116]	@ (801878c <_ux_utility_memory_free+0x130>)
 8018716:	681b      	ldr	r3, [r3, #0]
 8018718:	68da      	ldr	r2, [r3, #12]
 801871a:	4b1c      	ldr	r3, [pc, #112]	@ (801878c <_ux_utility_memory_free+0x130>)
 801871c:	681b      	ldr	r3, [r3, #0]
 801871e:	681b      	ldr	r3, [r3, #0]
 8018720:	429a      	cmp	r2, r3
 8018722:	d108      	bne.n	8018736 <_ux_utility_memory_free+0xda>
    {

        /* There is only one regular memory pool.  */
        _ux_system -> ux_system_regular_memory_pool_free += memory_size_returned;
 8018724:	4b19      	ldr	r3, [pc, #100]	@ (801878c <_ux_utility_memory_free+0x130>)
 8018726:	681b      	ldr	r3, [r3, #0]
 8018728:	6899      	ldr	r1, [r3, #8]
 801872a:	4b18      	ldr	r3, [pc, #96]	@ (801878c <_ux_utility_memory_free+0x130>)
 801872c:	681b      	ldr	r3, [r3, #0]
 801872e:	68fa      	ldr	r2, [r7, #12]
 8018730:	188a      	adds	r2, r1, r2
 8018732:	609a      	str	r2, [r3, #8]
 8018734:	e020      	b.n	8018778 <_ux_utility_memory_free+0x11c>
    }
    else
    {

        /* Which pool is this memory in ?  */
        memory_address = (UCHAR *) _ux_system -> ux_system_regular_memory_pool_start;
 8018736:	4b15      	ldr	r3, [pc, #84]	@ (801878c <_ux_utility_memory_free+0x130>)
 8018738:	681b      	ldr	r3, [r3, #0]
 801873a:	681b      	ldr	r3, [r3, #0]
 801873c:	60bb      	str	r3, [r7, #8]
        
        /* If the memory address is in this range, we are in the regular memory pool.  */
        if ((UCHAR *) memory_block >= memory_address && (UCHAR *) memory_block < (memory_address + _ux_system -> ux_system_regular_memory_pool_size))
 801873e:	697a      	ldr	r2, [r7, #20]
 8018740:	68bb      	ldr	r3, [r7, #8]
 8018742:	429a      	cmp	r2, r3
 8018744:	d310      	bcc.n	8018768 <_ux_utility_memory_free+0x10c>
 8018746:	4b11      	ldr	r3, [pc, #68]	@ (801878c <_ux_utility_memory_free+0x130>)
 8018748:	681b      	ldr	r3, [r3, #0]
 801874a:	685b      	ldr	r3, [r3, #4]
 801874c:	68ba      	ldr	r2, [r7, #8]
 801874e:	18d3      	adds	r3, r2, r3
 8018750:	697a      	ldr	r2, [r7, #20]
 8018752:	429a      	cmp	r2, r3
 8018754:	d208      	bcs.n	8018768 <_ux_utility_memory_free+0x10c>

            /* Update the regular memory pool.  */
            _ux_system -> ux_system_regular_memory_pool_free += memory_size_returned;
 8018756:	4b0d      	ldr	r3, [pc, #52]	@ (801878c <_ux_utility_memory_free+0x130>)
 8018758:	681b      	ldr	r3, [r3, #0]
 801875a:	6899      	ldr	r1, [r3, #8]
 801875c:	4b0b      	ldr	r3, [pc, #44]	@ (801878c <_ux_utility_memory_free+0x130>)
 801875e:	681b      	ldr	r3, [r3, #0]
 8018760:	68fa      	ldr	r2, [r7, #12]
 8018762:	188a      	adds	r2, r1, r2
 8018764:	609a      	str	r2, [r3, #8]
 8018766:	e007      	b.n	8018778 <_ux_utility_memory_free+0x11c>

        else
        
            /* Update the cache safe memory pool.  */
            _ux_system -> ux_system_cache_safe_memory_pool_free += memory_size_returned;
 8018768:	4b08      	ldr	r3, [pc, #32]	@ (801878c <_ux_utility_memory_free+0x130>)
 801876a:	681b      	ldr	r3, [r3, #0]
 801876c:	6959      	ldr	r1, [r3, #20]
 801876e:	4b07      	ldr	r3, [pc, #28]	@ (801878c <_ux_utility_memory_free+0x130>)
 8018770:	681b      	ldr	r3, [r3, #0]
 8018772:	68fa      	ldr	r2, [r7, #12]
 8018774:	188a      	adds	r2, r1, r2
 8018776:	615a      	str	r2, [r3, #20]
        
    }

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 8018778:	4b04      	ldr	r3, [pc, #16]	@ (801878c <_ux_utility_memory_free+0x130>)
 801877a:	681b      	ldr	r3, [r3, #0]
 801877c:	331c      	adds	r3, #28
 801877e:	0018      	movs	r0, r3
 8018780:	f000 f87f 	bl	8018882 <_ux_utility_mutex_off>

    /* Return to caller.  */
    return;
 8018784:	46c0      	nop			@ (mov r8, r8)
}
 8018786:	46bd      	mov	sp, r7
 8018788:	b006      	add	sp, #24
 801878a:	bd80      	pop	{r7, pc}
 801878c:	20011c14 	.word	0x20011c14
 8018790:	80000001 	.word	0x80000001

08018794 <_ux_utility_memory_free_block_best_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UX_MEMORY_BLOCK  *_ux_utility_memory_free_block_best_get(ULONG memory_cache_flag, 
                                                        ULONG memory_size_requested)
{
 8018794:	b580      	push	{r7, lr}
 8018796:	b084      	sub	sp, #16
 8018798:	af00      	add	r7, sp, #0
 801879a:	6078      	str	r0, [r7, #4]
 801879c:	6039      	str	r1, [r7, #0]
UX_MEMORY_BLOCK     *memory_block;
UX_MEMORY_BLOCK     *best_memory_block;
    

    /* Reset the free memory block.  */
    best_memory_block =  UX_NULL;
 801879e:	2300      	movs	r3, #0
 80187a0:	60bb      	str	r3, [r7, #8]
    
    /* Check the type of memory we need.  */
    switch (memory_cache_flag)
 80187a2:	687b      	ldr	r3, [r7, #4]
 80187a4:	2b00      	cmp	r3, #0
 80187a6:	d003      	beq.n	80187b0 <_ux_utility_memory_free_block_best_get+0x1c>
 80187a8:	687b      	ldr	r3, [r7, #4]
 80187aa:	2b01      	cmp	r3, #1
 80187ac:	d005      	beq.n	80187ba <_ux_utility_memory_free_block_best_get+0x26>
 80187ae:	e009      	b.n	80187c4 <_ux_utility_memory_free_block_best_get+0x30>
    {

        case UX_REGULAR_MEMORY            :

            /* Start at the beginning of the regular memory pool.  */
            memory_block =  _ux_system -> ux_system_regular_memory_pool_start;
 80187b0:	4b17      	ldr	r3, [pc, #92]	@ (8018810 <_ux_utility_memory_free_block_best_get+0x7c>)
 80187b2:	681b      	ldr	r3, [r3, #0]
 80187b4:	681b      	ldr	r3, [r3, #0]
 80187b6:	60fb      	str	r3, [r7, #12]
            break;
 80187b8:	e006      	b.n	80187c8 <_ux_utility_memory_free_block_best_get+0x34>
            
        case UX_CACHE_SAFE_MEMORY       :

            /* Start at the beginning of the cache safe memory pool.  */
            memory_block =  _ux_system -> ux_system_cache_safe_memory_pool_start;
 80187ba:	4b15      	ldr	r3, [pc, #84]	@ (8018810 <_ux_utility_memory_free_block_best_get+0x7c>)
 80187bc:	681b      	ldr	r3, [r3, #0]
 80187be:	68db      	ldr	r3, [r3, #12]
 80187c0:	60fb      	str	r3, [r7, #12]
            break;
 80187c2:	e001      	b.n	80187c8 <_ux_utility_memory_free_block_best_get+0x34>
        
        default                            :
        
            /* Wrong memory type.  */
            return(UX_NULL);
 80187c4:	2300      	movs	r3, #0
 80187c6:	e01e      	b.n	8018806 <_ux_utility_memory_free_block_best_get+0x72>

    }

    /* Loop on all memory blocks from the beginning.  */
    while (memory_block != UX_NULL)
 80187c8:	e019      	b.n	80187fe <_ux_utility_memory_free_block_best_get+0x6a>
    {

        /* Check the memory block status.  */
        if (memory_block -> ux_memory_block_status == UX_MEMORY_UNUSED)
 80187ca:	68fb      	ldr	r3, [r7, #12]
 80187cc:	685b      	ldr	r3, [r3, #4]
 80187ce:	2b00      	cmp	r3, #0
 80187d0:	d112      	bne.n	80187f8 <_ux_utility_memory_free_block_best_get+0x64>
        {

            /* Check the size of this free block and see if it will 
               fit the memory requirement.  */
            if (memory_block -> ux_memory_block_size > memory_size_requested)
 80187d2:	68fb      	ldr	r3, [r7, #12]
 80187d4:	681b      	ldr	r3, [r3, #0]
 80187d6:	683a      	ldr	r2, [r7, #0]
 80187d8:	429a      	cmp	r2, r3
 80187da:	d20d      	bcs.n	80187f8 <_ux_utility_memory_free_block_best_get+0x64>
            {
                
                /* This memory block will do. Now see if it is the best.
                   The best memory block is the one whose memory is closest
                   to the memory requested.  */
                if (best_memory_block == UX_NULL)
 80187dc:	68bb      	ldr	r3, [r7, #8]
 80187de:	2b00      	cmp	r3, #0
 80187e0:	d102      	bne.n	80187e8 <_ux_utility_memory_free_block_best_get+0x54>

                    /* Initialize the best block with the first free one.  */
                    best_memory_block =  memory_block;
 80187e2:	68fb      	ldr	r3, [r7, #12]
 80187e4:	60bb      	str	r3, [r7, #8]
 80187e6:	e007      	b.n	80187f8 <_ux_utility_memory_free_block_best_get+0x64>
                else
                {

                    if (memory_block -> ux_memory_block_size < best_memory_block -> ux_memory_block_size)
 80187e8:	68fb      	ldr	r3, [r7, #12]
 80187ea:	681a      	ldr	r2, [r3, #0]
 80187ec:	68bb      	ldr	r3, [r7, #8]
 80187ee:	681b      	ldr	r3, [r3, #0]
 80187f0:	429a      	cmp	r2, r3
 80187f2:	d201      	bcs.n	80187f8 <_ux_utility_memory_free_block_best_get+0x64>

                        /* We have discovered a better fit block.  */
                        best_memory_block =  memory_block;
 80187f4:	68fb      	ldr	r3, [r7, #12]
 80187f6:	60bb      	str	r3, [r7, #8]
                }                    
            }
        }

        /* Search the next free block until the end.  */            
        memory_block =  memory_block -> ux_memory_block_next;
 80187f8:	68fb      	ldr	r3, [r7, #12]
 80187fa:	689b      	ldr	r3, [r3, #8]
 80187fc:	60fb      	str	r3, [r7, #12]
    while (memory_block != UX_NULL)
 80187fe:	68fb      	ldr	r3, [r7, #12]
 8018800:	2b00      	cmp	r3, #0
 8018802:	d1e2      	bne.n	80187ca <_ux_utility_memory_free_block_best_get+0x36>
    }

    /* If no free memory block was found, the return value will be NULL.  */
    return(best_memory_block);        
 8018804:	68bb      	ldr	r3, [r7, #8]
}                                
 8018806:	0018      	movs	r0, r3
 8018808:	46bd      	mov	sp, r7
 801880a:	b004      	add	sp, #16
 801880c:	bd80      	pop	{r7, pc}
 801880e:	46c0      	nop			@ (mov r8, r8)
 8018810:	20011c14 	.word	0x20011c14

08018814 <_ux_utility_memory_set>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_set(VOID *destination, UCHAR value, ULONG length)
{
 8018814:	b580      	push	{r7, lr}
 8018816:	b086      	sub	sp, #24
 8018818:	af00      	add	r7, sp, #0
 801881a:	60f8      	str	r0, [r7, #12]
 801881c:	607a      	str	r2, [r7, #4]
 801881e:	230b      	movs	r3, #11
 8018820:	18fb      	adds	r3, r7, r3
 8018822:	1c0a      	adds	r2, r1, #0
 8018824:	701a      	strb	r2, [r3, #0]

UCHAR *    work_ptr;


    /* Setup the working pointer */
    work_ptr =  (UCHAR *) destination;
 8018826:	68fb      	ldr	r3, [r7, #12]
 8018828:	617b      	str	r3, [r7, #20]

    /* Loop to set the memory.  */
    while(length--)
 801882a:	e006      	b.n	801883a <_ux_utility_memory_set+0x26>
    {

        /* Set a byte.  */
        *work_ptr++ =  value;
 801882c:	697b      	ldr	r3, [r7, #20]
 801882e:	1c5a      	adds	r2, r3, #1
 8018830:	617a      	str	r2, [r7, #20]
 8018832:	220b      	movs	r2, #11
 8018834:	18ba      	adds	r2, r7, r2
 8018836:	7812      	ldrb	r2, [r2, #0]
 8018838:	701a      	strb	r2, [r3, #0]
    while(length--)
 801883a:	687b      	ldr	r3, [r7, #4]
 801883c:	1e5a      	subs	r2, r3, #1
 801883e:	607a      	str	r2, [r7, #4]
 8018840:	2b00      	cmp	r3, #0
 8018842:	d1f3      	bne.n	801882c <_ux_utility_memory_set+0x18>
    }

    /* Return to caller.  */
    return; 
 8018844:	46c0      	nop			@ (mov r8, r8)
}
 8018846:	46bd      	mov	sp, r7
 8018848:	b006      	add	sp, #24
 801884a:	bd80      	pop	{r7, pc}

0801884c <_ux_utility_mutex_create>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_mutex_create(UX_MUTEX *mutex, CHAR *mutex_name)
{
 801884c:	b580      	push	{r7, lr}
 801884e:	b084      	sub	sp, #16
 8018850:	af00      	add	r7, sp, #0
 8018852:	6078      	str	r0, [r7, #4]
 8018854:	6039      	str	r1, [r7, #0]

UINT    status;


    /* Call ThreadX to create the Mutex object.  */
    status =  tx_mutex_create(mutex, (CHAR *) mutex_name, TX_NO_INHERIT);   
 8018856:	6839      	ldr	r1, [r7, #0]
 8018858:	6878      	ldr	r0, [r7, #4]
 801885a:	2334      	movs	r3, #52	@ 0x34
 801885c:	2200      	movs	r2, #0
 801885e:	f7fb fa0b 	bl	8013c78 <_txe_mutex_create>
 8018862:	0003      	movs	r3, r0
 8018864:	60fb      	str	r3, [r7, #12]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 8018866:	68fb      	ldr	r3, [r7, #12]
 8018868:	2b00      	cmp	r3, #0
 801886a:	d005      	beq.n	8018878 <_ux_utility_mutex_create+0x2c>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 801886c:	68fb      	ldr	r3, [r7, #12]
 801886e:	001a      	movs	r2, r3
 8018870:	2108      	movs	r1, #8
 8018872:	2002      	movs	r0, #2
 8018874:	f7ff fb78 	bl	8017f68 <_ux_system_error_handler>
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MUTEX_ERROR, mutex, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }
    /* Return completion status.  */
    return(status);
 8018878:	68fb      	ldr	r3, [r7, #12]
}
 801887a:	0018      	movs	r0, r3
 801887c:	46bd      	mov	sp, r7
 801887e:	b004      	add	sp, #16
 8018880:	bd80      	pop	{r7, pc}

08018882 <_ux_utility_mutex_off>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_mutex_off(UX_MUTEX *mutex)
{
 8018882:	b580      	push	{r7, lr}
 8018884:	b082      	sub	sp, #8
 8018886:	af00      	add	r7, sp, #0
 8018888:	6078      	str	r0, [r7, #4]

    /* Call ThreadX to release protection.  */
    tx_mutex_put(mutex);
 801888a:	687b      	ldr	r3, [r7, #4]
 801888c:	0018      	movs	r0, r3
 801888e:	f7fb faef 	bl	8013e70 <_txe_mutex_put>

    /* Return to caller.  */
    return;
 8018892:	46c0      	nop			@ (mov r8, r8)
}
 8018894:	46bd      	mov	sp, r7
 8018896:	b002      	add	sp, #8
 8018898:	bd80      	pop	{r7, pc}

0801889a <_ux_utility_mutex_on>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_mutex_on(UX_MUTEX *mutex)
{
 801889a:	b580      	push	{r7, lr}
 801889c:	b084      	sub	sp, #16
 801889e:	af00      	add	r7, sp, #0
 80188a0:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Call ThreadX to get system mutex.  */
    status =  tx_mutex_get(mutex, TX_WAIT_FOREVER);
 80188a2:	2301      	movs	r3, #1
 80188a4:	425a      	negs	r2, r3
 80188a6:	687b      	ldr	r3, [r7, #4]
 80188a8:	0011      	movs	r1, r2
 80188aa:	0018      	movs	r0, r3
 80188ac:	f7fb fa82 	bl	8013db4 <_txe_mutex_get>
 80188b0:	0003      	movs	r3, r0
 80188b2:	60fb      	str	r3, [r7, #12]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 80188b4:	68fb      	ldr	r3, [r7, #12]
 80188b6:	2b00      	cmp	r3, #0
 80188b8:	d006      	beq.n	80188c8 <_ux_utility_mutex_on+0x2e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 80188ba:	68fb      	ldr	r3, [r7, #12]
 80188bc:	001a      	movs	r2, r3
 80188be:	2108      	movs	r1, #8
 80188c0:	2002      	movs	r0, #2
 80188c2:	f7ff fb51 	bl	8017f68 <_ux_system_error_handler>
    }

    /* Return to caller.  */
    return;
 80188c6:	46c0      	nop			@ (mov r8, r8)
 80188c8:	46c0      	nop			@ (mov r8, r8)
}
 80188ca:	46bd      	mov	sp, r7
 80188cc:	b004      	add	sp, #16
 80188ce:	bd80      	pop	{r7, pc}

080188d0 <_ux_utility_semaphore_create>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_create(UX_SEMAPHORE *semaphore, CHAR *semaphore_name, UINT initial_count)
{
 80188d0:	b580      	push	{r7, lr}
 80188d2:	b086      	sub	sp, #24
 80188d4:	af00      	add	r7, sp, #0
 80188d6:	60f8      	str	r0, [r7, #12]
 80188d8:	60b9      	str	r1, [r7, #8]
 80188da:	607a      	str	r2, [r7, #4]

UINT    status;

    /* Call ThreadX to create the semaphore.  */
    status =  tx_semaphore_create(semaphore, (CHAR *) semaphore_name, initial_count);
 80188dc:	687a      	ldr	r2, [r7, #4]
 80188de:	68b9      	ldr	r1, [r7, #8]
 80188e0:	68f8      	ldr	r0, [r7, #12]
 80188e2:	231c      	movs	r3, #28
 80188e4:	f7fb fc48 	bl	8014178 <_txe_semaphore_create>
 80188e8:	0003      	movs	r3, r0
 80188ea:	617b      	str	r3, [r7, #20]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 80188ec:	697b      	ldr	r3, [r7, #20]
 80188ee:	2b00      	cmp	r3, #0
 80188f0:	d005      	beq.n	80188fe <_ux_utility_semaphore_create+0x2e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 80188f2:	697b      	ldr	r3, [r7, #20]
 80188f4:	001a      	movs	r2, r3
 80188f6:	2108      	movs	r1, #8
 80188f8:	2002      	movs	r0, #2
 80188fa:	f7ff fb35 	bl	8017f68 <_ux_system_error_handler>
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_SEMAPHORE_ERROR, semaphore, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }

    /* Return completion status.  */
    return(status);
 80188fe:	697b      	ldr	r3, [r7, #20]
}
 8018900:	0018      	movs	r0, r3
 8018902:	46bd      	mov	sp, r7
 8018904:	b006      	add	sp, #24
 8018906:	bd80      	pop	{r7, pc}

08018908 <_ux_utility_semaphore_delete>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_delete(UX_SEMAPHORE *semaphore)
{
 8018908:	b580      	push	{r7, lr}
 801890a:	b084      	sub	sp, #16
 801890c:	af00      	add	r7, sp, #0
 801890e:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Call ThreadX Semaphore delete function.  */
    status =  tx_semaphore_delete(semaphore);
 8018910:	687b      	ldr	r3, [r7, #4]
 8018912:	0018      	movs	r0, r3
 8018914:	f7fb fcc6 	bl	80142a4 <_txe_semaphore_delete>
 8018918:	0003      	movs	r3, r0
 801891a:	60fb      	str	r3, [r7, #12]

    /* Return completion status.  */
    return(status);
 801891c:	68fb      	ldr	r3, [r7, #12]
}
 801891e:	0018      	movs	r0, r3
 8018920:	46bd      	mov	sp, r7
 8018922:	b004      	add	sp, #16
 8018924:	bd80      	pop	{r7, pc}
	...

08018928 <_ux_utility_semaphore_get>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_get(UX_SEMAPHORE *semaphore, ULONG semaphore_signal)
{
 8018928:	b590      	push	{r4, r7, lr}
 801892a:	b093      	sub	sp, #76	@ 0x4c
 801892c:	af06      	add	r7, sp, #24
 801892e:	6078      	str	r0, [r7, #4]
 8018930:	6039      	str	r1, [r7, #0]
ULONG       time_slice;
UX_THREAD   *next_thread;
UX_THREAD   *suspended_thread;

    /* Call TX to know my own tread.  */
    my_thread = tx_thread_identify();
 8018932:	f7f9 fe15 	bl	8012560 <_tx_thread_identify>
 8018936:	0003      	movs	r3, r0
 8018938:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Retrieve information about the previously created thread "my_thread." */
    tx_thread_info_get(my_thread, &name, &state, &run_count,
 801893a:	231c      	movs	r3, #28
 801893c:	18fc      	adds	r4, r7, r3
 801893e:	2320      	movs	r3, #32
 8018940:	18fa      	adds	r2, r7, r3
 8018942:	2324      	movs	r3, #36	@ 0x24
 8018944:	18f9      	adds	r1, r7, r3
 8018946:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8018948:	2308      	movs	r3, #8
 801894a:	18fb      	adds	r3, r7, r3
 801894c:	9304      	str	r3, [sp, #16]
 801894e:	230c      	movs	r3, #12
 8018950:	18fb      	adds	r3, r7, r3
 8018952:	9303      	str	r3, [sp, #12]
 8018954:	2310      	movs	r3, #16
 8018956:	18fb      	adds	r3, r7, r3
 8018958:	9302      	str	r3, [sp, #8]
 801895a:	2314      	movs	r3, #20
 801895c:	18fb      	adds	r3, r7, r3
 801895e:	9301      	str	r3, [sp, #4]
 8018960:	2318      	movs	r3, #24
 8018962:	18fb      	adds	r3, r7, r3
 8018964:	9300      	str	r3, [sp, #0]
 8018966:	0023      	movs	r3, r4
 8018968:	f7fb fe5c 	bl	8014624 <_txe_thread_info_get>
                       &priority, &preemption_threshold,
                       &time_slice, &next_thread,&suspended_thread);

    /* Is this the lowest priority thread in the system trying to use TX services ? */
    if (priority > _ux_system -> ux_system_thread_lowest_priority)
 801896c:	4b0b      	ldr	r3, [pc, #44]	@ (801899c <_ux_utility_semaphore_get+0x74>)
 801896e:	681b      	ldr	r3, [r3, #0]
 8018970:	699a      	ldr	r2, [r3, #24]
 8018972:	69bb      	ldr	r3, [r7, #24]
 8018974:	429a      	cmp	r2, r3
 8018976:	d203      	bcs.n	8018980 <_ux_utility_semaphore_get+0x58>
    {

        /* We need to remember this thread priority.  */
        _ux_system -> ux_system_thread_lowest_priority = priority;
 8018978:	4b08      	ldr	r3, [pc, #32]	@ (801899c <_ux_utility_semaphore_get+0x74>)
 801897a:	681b      	ldr	r3, [r3, #0]
 801897c:	69ba      	ldr	r2, [r7, #24]
 801897e:	619a      	str	r2, [r3, #24]
        
    }

    /* Get ThreadX semaphore instance.  */
    status =  tx_semaphore_get(semaphore, semaphore_signal);
 8018980:	683a      	ldr	r2, [r7, #0]
 8018982:	687b      	ldr	r3, [r7, #4]
 8018984:	0011      	movs	r1, r2
 8018986:	0018      	movs	r0, r3
 8018988:	f7fb fcca 	bl	8014320 <_txe_semaphore_get>
 801898c:	0003      	movs	r3, r0
 801898e:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Return completion status.  */
    return(status);
 8018990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8018992:	0018      	movs	r0, r3
 8018994:	46bd      	mov	sp, r7
 8018996:	b00d      	add	sp, #52	@ 0x34
 8018998:	bd90      	pop	{r4, r7, pc}
 801899a:	46c0      	nop			@ (mov r8, r8)
 801899c:	20011c14 	.word	0x20011c14

080189a0 <_ux_utility_semaphore_put>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_put(UX_SEMAPHORE *semaphore)
{
 80189a0:	b580      	push	{r7, lr}
 80189a2:	b084      	sub	sp, #16
 80189a4:	af00      	add	r7, sp, #0
 80189a6:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Put a ThreadX semaphore.  */
    status =  tx_semaphore_put(semaphore);
 80189a8:	687b      	ldr	r3, [r7, #4]
 80189aa:	0018      	movs	r0, r3
 80189ac:	f7fb fcfc 	bl	80143a8 <_txe_semaphore_put>
 80189b0:	0003      	movs	r3, r0
 80189b2:	60fb      	str	r3, [r7, #12]

    /* Return completion status.  */
    return(status);
 80189b4:	68fb      	ldr	r3, [r7, #12]
}
 80189b6:	0018      	movs	r0, r3
 80189b8:	46bd      	mov	sp, r7
 80189ba:	b004      	add	sp, #16
 80189bc:	bd80      	pop	{r7, pc}

080189be <_ux_utility_short_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_short_get(UCHAR * address)
{
 80189be:	b580      	push	{r7, lr}
 80189c0:	b084      	sub	sp, #16
 80189c2:	af00      	add	r7, sp, #0
 80189c4:	6078      	str	r0, [r7, #4]
USHORT   value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =  (USHORT) *address++;
 80189c6:	687b      	ldr	r3, [r7, #4]
 80189c8:	1c5a      	adds	r2, r3, #1
 80189ca:	607a      	str	r2, [r7, #4]
 80189cc:	781a      	ldrb	r2, [r3, #0]
 80189ce:	200e      	movs	r0, #14
 80189d0:	183b      	adds	r3, r7, r0
 80189d2:	801a      	strh	r2, [r3, #0]
    value |=  (USHORT)(*address << 8);
 80189d4:	687b      	ldr	r3, [r7, #4]
 80189d6:	781b      	ldrb	r3, [r3, #0]
 80189d8:	021b      	lsls	r3, r3, #8
 80189da:	b299      	uxth	r1, r3
 80189dc:	183b      	adds	r3, r7, r0
 80189de:	183a      	adds	r2, r7, r0
 80189e0:	8812      	ldrh	r2, [r2, #0]
 80189e2:	430a      	orrs	r2, r1
 80189e4:	801a      	strh	r2, [r3, #0]

    /* Return to caller.  */
    return((ULONG) value);
 80189e6:	183b      	adds	r3, r7, r0
 80189e8:	881b      	ldrh	r3, [r3, #0]
}
 80189ea:	0018      	movs	r0, r3
 80189ec:	46bd      	mov	sp, r7
 80189ee:	b004      	add	sp, #16
 80189f0:	bd80      	pop	{r7, pc}

080189f2 <_ux_utility_short_get_big_endian>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG   _ux_utility_short_get_big_endian(UCHAR * address)
{
 80189f2:	b580      	push	{r7, lr}
 80189f4:	b084      	sub	sp, #16
 80189f6:	af00      	add	r7, sp, #0
 80189f8:	6078      	str	r0, [r7, #4]

USHORT  value;

    /* We read a byte at a time from the address.  */
    value =  (USHORT)((*address++) << 8);
 80189fa:	687b      	ldr	r3, [r7, #4]
 80189fc:	1c5a      	adds	r2, r3, #1
 80189fe:	607a      	str	r2, [r7, #4]
 8018a00:	781b      	ldrb	r3, [r3, #0]
 8018a02:	001a      	movs	r2, r3
 8018a04:	200e      	movs	r0, #14
 8018a06:	183b      	adds	r3, r7, r0
 8018a08:	0212      	lsls	r2, r2, #8
 8018a0a:	801a      	strh	r2, [r3, #0]
    value =  (USHORT)(value | *address);
 8018a0c:	687b      	ldr	r3, [r7, #4]
 8018a0e:	781b      	ldrb	r3, [r3, #0]
 8018a10:	0019      	movs	r1, r3
 8018a12:	183b      	adds	r3, r7, r0
 8018a14:	183a      	adds	r2, r7, r0
 8018a16:	8812      	ldrh	r2, [r2, #0]
 8018a18:	430a      	orrs	r2, r1
 8018a1a:	801a      	strh	r2, [r3, #0]

    /* Return 16-bit value.  */
    return((ULONG) value);
 8018a1c:	183b      	adds	r3, r7, r0
 8018a1e:	881b      	ldrh	r3, [r3, #0]
}
 8018a20:	0018      	movs	r0, r3
 8018a22:	46bd      	mov	sp, r7
 8018a24:	b004      	add	sp, #16
 8018a26:	bd80      	pop	{r7, pc}

08018a28 <_ux_utility_short_put_big_endian>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_short_put_big_endian(UCHAR * address, USHORT value)
{
 8018a28:	b580      	push	{r7, lr}
 8018a2a:	b084      	sub	sp, #16
 8018a2c:	af00      	add	r7, sp, #0
 8018a2e:	6078      	str	r0, [r7, #4]
 8018a30:	000a      	movs	r2, r1
 8018a32:	1cbb      	adds	r3, r7, #2
 8018a34:	801a      	strh	r2, [r3, #0]
USHORT  low_byte_value;
USHORT  high_byte_value;

    
    /* First we swap the value bytes. */
    low_byte_value =  value >> 8;
 8018a36:	200e      	movs	r0, #14
 8018a38:	183b      	adds	r3, r7, r0
 8018a3a:	1cba      	adds	r2, r7, #2
 8018a3c:	8812      	ldrh	r2, [r2, #0]
 8018a3e:	0a12      	lsrs	r2, r2, #8
 8018a40:	801a      	strh	r2, [r3, #0]
    high_byte_value =  (USHORT)(value<< 8);
 8018a42:	210c      	movs	r1, #12
 8018a44:	187b      	adds	r3, r7, r1
 8018a46:	1cba      	adds	r2, r7, #2
 8018a48:	8812      	ldrh	r2, [r2, #0]
 8018a4a:	0212      	lsls	r2, r2, #8
 8018a4c:	801a      	strh	r2, [r3, #0]
    value =  high_byte_value | low_byte_value;
 8018a4e:	1cbb      	adds	r3, r7, #2
 8018a50:	1879      	adds	r1, r7, r1
 8018a52:	183a      	adds	r2, r7, r0
 8018a54:	8809      	ldrh	r1, [r1, #0]
 8018a56:	8812      	ldrh	r2, [r2, #0]
 8018a58:	430a      	orrs	r2, r1
 8018a5a:	801a      	strh	r2, [r3, #0]

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address.  */
    *address++ =  (UCHAR) (value & 0xff);
 8018a5c:	687b      	ldr	r3, [r7, #4]
 8018a5e:	1c5a      	adds	r2, r3, #1
 8018a60:	607a      	str	r2, [r7, #4]
 8018a62:	1cba      	adds	r2, r7, #2
 8018a64:	8812      	ldrh	r2, [r2, #0]
 8018a66:	b2d2      	uxtb	r2, r2
 8018a68:	701a      	strb	r2, [r3, #0]
    *address=     (UCHAR) ((value >> 8) & 0xff);
 8018a6a:	1cbb      	adds	r3, r7, #2
 8018a6c:	881b      	ldrh	r3, [r3, #0]
 8018a6e:	0a1b      	lsrs	r3, r3, #8
 8018a70:	b29b      	uxth	r3, r3
 8018a72:	b2da      	uxtb	r2, r3
 8018a74:	687b      	ldr	r3, [r7, #4]
 8018a76:	701a      	strb	r2, [r3, #0]

    /* Return to caller. */
    return;
 8018a78:	46c0      	nop			@ (mov r8, r8)
}
 8018a7a:	46bd      	mov	sp, r7
 8018a7c:	b004      	add	sp, #16
 8018a7e:	bd80      	pop	{r7, pc}

08018a80 <_ux_utility_string_length_check>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_string_length_check(UCHAR *string, UINT *string_length_ptr, UINT max_string_length)
{
 8018a80:	b580      	push	{r7, lr}
 8018a82:	b086      	sub	sp, #24
 8018a84:	af00      	add	r7, sp, #0
 8018a86:	60f8      	str	r0, [r7, #12]
 8018a88:	60b9      	str	r1, [r7, #8]
 8018a8a:	607a      	str	r2, [r7, #4]

UINT    string_length;


    if (string == UX_NULL)
 8018a8c:	68fb      	ldr	r3, [r7, #12]
 8018a8e:	2b00      	cmp	r3, #0
 8018a90:	d101      	bne.n	8018a96 <_ux_utility_string_length_check+0x16>
        return(UX_ERROR);
 8018a92:	23ff      	movs	r3, #255	@ 0xff
 8018a94:	e01d      	b.n	8018ad2 <_ux_utility_string_length_check+0x52>

    string_length = 0;
 8018a96:	2300      	movs	r3, #0
 8018a98:	617b      	str	r3, [r7, #20]

    while (1)
    {

        if (string[string_length] == '\0')
 8018a9a:	68fa      	ldr	r2, [r7, #12]
 8018a9c:	697b      	ldr	r3, [r7, #20]
 8018a9e:	18d3      	adds	r3, r2, r3
 8018aa0:	781b      	ldrb	r3, [r3, #0]
 8018aa2:	2b00      	cmp	r3, #0
 8018aa4:	d00d      	beq.n	8018ac2 <_ux_utility_string_length_check+0x42>
            break;

        string_length++;
 8018aa6:	697b      	ldr	r3, [r7, #20]
 8018aa8:	3301      	adds	r3, #1
 8018aaa:	617b      	str	r3, [r7, #20]
        if (string_length > max_string_length)
 8018aac:	697a      	ldr	r2, [r7, #20]
 8018aae:	687b      	ldr	r3, [r7, #4]
 8018ab0:	429a      	cmp	r2, r3
 8018ab2:	d9f2      	bls.n	8018a9a <_ux_utility_string_length_check+0x1a>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_ERROR);
 8018ab4:	22ff      	movs	r2, #255	@ 0xff
 8018ab6:	2108      	movs	r1, #8
 8018ab8:	2002      	movs	r0, #2
 8018aba:	f7ff fa55 	bl	8017f68 <_ux_system_error_handler>

            return(UX_ERROR);
 8018abe:	23ff      	movs	r3, #255	@ 0xff
 8018ac0:	e007      	b.n	8018ad2 <_ux_utility_string_length_check+0x52>
            break;
 8018ac2:	46c0      	nop			@ (mov r8, r8)
        }
    }

    if (string_length_ptr)
 8018ac4:	68bb      	ldr	r3, [r7, #8]
 8018ac6:	2b00      	cmp	r3, #0
 8018ac8:	d002      	beq.n	8018ad0 <_ux_utility_string_length_check+0x50>
        *string_length_ptr = string_length;
 8018aca:	68bb      	ldr	r3, [r7, #8]
 8018acc:	697a      	ldr	r2, [r7, #20]
 8018ace:	601a      	str	r2, [r3, #0]

    return(UX_SUCCESS); 
 8018ad0:	2300      	movs	r3, #0
}
 8018ad2:	0018      	movs	r0, r3
 8018ad4:	46bd      	mov	sp, r7
 8018ad6:	b006      	add	sp, #24
 8018ad8:	bd80      	pop	{r7, pc}

08018ada <_ux_utility_thread_create>:
UINT  _ux_utility_thread_create(UX_THREAD *thread_ptr, CHAR *name, 
                VOID (*entry_function)(ULONG), ULONG entry_input,
                VOID *stack_start, ULONG stack_size, 
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start)
{
 8018ada:	b590      	push	{r4, r7, lr}
 8018adc:	b08f      	sub	sp, #60	@ 0x3c
 8018ade:	af08      	add	r7, sp, #32
 8018ae0:	60f8      	str	r0, [r7, #12]
 8018ae2:	60b9      	str	r1, [r7, #8]
 8018ae4:	607a      	str	r2, [r7, #4]
 8018ae6:	603b      	str	r3, [r7, #0]

UINT    status;


    /* Call ThreadX to create USBX thread.  */
    status =  tx_thread_create(thread_ptr,name,entry_function,entry_input,
 8018ae8:	683c      	ldr	r4, [r7, #0]
 8018aea:	687a      	ldr	r2, [r7, #4]
 8018aec:	68b9      	ldr	r1, [r7, #8]
 8018aee:	68f8      	ldr	r0, [r7, #12]
 8018af0:	23b0      	movs	r3, #176	@ 0xb0
 8018af2:	9306      	str	r3, [sp, #24]
 8018af4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018af6:	9305      	str	r3, [sp, #20]
 8018af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018afa:	9304      	str	r3, [sp, #16]
 8018afc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018afe:	9303      	str	r3, [sp, #12]
 8018b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018b02:	9302      	str	r3, [sp, #8]
 8018b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018b06:	9301      	str	r3, [sp, #4]
 8018b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018b0a:	9300      	str	r3, [sp, #0]
 8018b0c:	0023      	movs	r3, r4
 8018b0e:	f7fb fc6b 	bl	80143e8 <_txe_thread_create>
 8018b12:	0003      	movs	r3, r0
 8018b14:	617b      	str	r3, [r7, #20]
                    stack_start,stack_size, priority,preempt_threshold,time_slice,auto_start);

    /* Check for status.  */
    if (status != UX_SUCCESS)
 8018b16:	697b      	ldr	r3, [r7, #20]
 8018b18:	2b00      	cmp	r3, #0
 8018b1a:	d005      	beq.n	8018b28 <_ux_utility_thread_create+0x4e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 8018b1c:	697b      	ldr	r3, [r7, #20]
 8018b1e:	001a      	movs	r2, r3
 8018b20:	2108      	movs	r1, #8
 8018b22:	2002      	movs	r0, #2
 8018b24:	f7ff fa20 	bl	8017f68 <_ux_system_error_handler>
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_THREAD_ERROR, thread_ptr, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }
    /* Return completion status.  */
    return(status);
 8018b28:	697b      	ldr	r3, [r7, #20]
}
 8018b2a:	0018      	movs	r0, r3
 8018b2c:	46bd      	mov	sp, r7
 8018b2e:	b007      	add	sp, #28
 8018b30:	bd90      	pop	{r4, r7, pc}

08018b32 <_ux_utility_thread_delete>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_thread_delete(UX_THREAD *thread_ptr)
{
 8018b32:	b580      	push	{r7, lr}
 8018b34:	b084      	sub	sp, #16
 8018b36:	af00      	add	r7, sp, #0
 8018b38:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Call ThreadX to terminate the USBX thread.  */
    tx_thread_terminate(thread_ptr);
 8018b3a:	687b      	ldr	r3, [r7, #4]
 8018b3c:	0018      	movs	r0, r3
 8018b3e:	f7fb fdfd 	bl	801473c <_txe_thread_terminate>

    /* Call ThreadX to delete the USBX thread.  */
    status =  tx_thread_delete(thread_ptr);
 8018b42:	687b      	ldr	r3, [r7, #4]
 8018b44:	0018      	movs	r0, r3
 8018b46:	f7fb fd41 	bl	80145cc <_txe_thread_delete>
 8018b4a:	0003      	movs	r3, r0
 8018b4c:	60fb      	str	r3, [r7, #12]

    /* Return completion status.  */
    return(status);
 8018b4e:	68fb      	ldr	r3, [r7, #12]
}
 8018b50:	0018      	movs	r0, r3
 8018b52:	46bd      	mov	sp, r7
 8018b54:	b004      	add	sp, #16
 8018b56:	bd80      	pop	{r7, pc}

08018b58 <_ux_utility_thread_relinquish>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_thread_relinquish(VOID)
{
 8018b58:	b580      	push	{r7, lr}
 8018b5a:	af00      	add	r7, sp, #0

    /* Call ThreadX to relinquish a USBX thread.  */
    tx_thread_relinquish();
 8018b5c:	f7fb fd92 	bl	8014684 <_txe_thread_relinquish>

}
 8018b60:	46c0      	nop			@ (mov r8, r8)
 8018b62:	46bd      	mov	sp, r7
 8018b64:	bd80      	pop	{r7, pc}

08018b66 <_ux_utility_thread_resume>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_thread_resume(UX_THREAD *thread_ptr)
{
 8018b66:	b580      	push	{r7, lr}
 8018b68:	b084      	sub	sp, #16
 8018b6a:	af00      	add	r7, sp, #0
 8018b6c:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Call ThreadX to resume USBX thread.  */
    status =  tx_thread_resume(thread_ptr);
 8018b6e:	687b      	ldr	r3, [r7, #4]
 8018b70:	0018      	movs	r0, r3
 8018b72:	f7fb fda3 	bl	80146bc <_txe_thread_resume>
 8018b76:	0003      	movs	r3, r0
 8018b78:	60fb      	str	r3, [r7, #12]

    /* Return completion status.  */
    return(status);
 8018b7a:	68fb      	ldr	r3, [r7, #12]
}
 8018b7c:	0018      	movs	r0, r3
 8018b7e:	46bd      	mov	sp, r7
 8018b80:	b004      	add	sp, #16
 8018b82:	bd80      	pop	{r7, pc}

08018b84 <_ux_utility_thread_suspend>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_thread_suspend(UX_THREAD *thread_ptr)
{
 8018b84:	b580      	push	{r7, lr}
 8018b86:	b084      	sub	sp, #16
 8018b88:	af00      	add	r7, sp, #0
 8018b8a:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Call ThreadX to suspend USBX thread.  */
    status =  tx_thread_suspend(thread_ptr);
 8018b8c:	687b      	ldr	r3, [r7, #4]
 8018b8e:	0018      	movs	r0, r3
 8018b90:	f7fb fdb4 	bl	80146fc <_txe_thread_suspend>
 8018b94:	0003      	movs	r3, r0
 8018b96:	60fb      	str	r3, [r7, #12]

    /* Return completion status.  */
    return(status);
 8018b98:	68fb      	ldr	r3, [r7, #12]
}
 8018b9a:	0018      	movs	r0, r3
 8018b9c:	46bd      	mov	sp, r7
 8018b9e:	b004      	add	sp, #16
 8018ba0:	bd80      	pop	{r7, pc}

08018ba2 <_ux_device_class_hid_activate>:
/*                                            added packet size assert,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_activate(UX_SLAVE_CLASS_COMMAND *command)
{
 8018ba2:	b580      	push	{r7, lr}
 8018ba4:	b088      	sub	sp, #32
 8018ba6:	af00      	add	r7, sp, #0
 8018ba8:	6078      	str	r0, [r7, #4]

UX_SLAVE_INTERFACE                      *interface;
UX_SLAVE_CLASS_HID                      *hid;
UX_SLAVE_CLASS                          *class_inst;
UX_SLAVE_ENDPOINT                       *endpoint_interrupt;
UX_SLAVE_ENDPOINT                       *endpoint_in = UX_NULL;
 8018baa:	2300      	movs	r3, #0
 8018bac:	61bb      	str	r3, [r7, #24]
#if defined(UX_DEVICE_CLASS_HID_INTERRUPT_OUT_SUPPORT)
UX_SLAVE_ENDPOINT                       *endpoint_out = UX_NULL;
#endif

    /* Get the class container.  */
    class_inst =  command -> ux_slave_class_command_class_ptr;
 8018bae:	687b      	ldr	r3, [r7, #4]
 8018bb0:	6a1b      	ldr	r3, [r3, #32]
 8018bb2:	617b      	str	r3, [r7, #20]

    /* Get the class instance in the container.  */
    hid =  (UX_SLAVE_CLASS_HID *) class_inst -> ux_slave_class_instance;
 8018bb4:	697b      	ldr	r3, [r7, #20]
 8018bb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8018bb8:	613b      	str	r3, [r7, #16]

    /* Get the interface that owns this instance.  */
    interface =  (UX_SLAVE_INTERFACE  *) command -> ux_slave_class_command_interface;
 8018bba:	687b      	ldr	r3, [r7, #4]
 8018bbc:	689b      	ldr	r3, [r3, #8]
 8018bbe:	60fb      	str	r3, [r7, #12]

    /* Store the class instance into the interface.  */
    interface -> ux_slave_interface_class_instance =  (VOID *)hid;
 8018bc0:	68fb      	ldr	r3, [r7, #12]
 8018bc2:	693a      	ldr	r2, [r7, #16]
 8018bc4:	609a      	str	r2, [r3, #8]

    /* Now the opposite, store the interface in the class instance.  */
    hid -> ux_slave_class_hid_interface =  interface;
 8018bc6:	693b      	ldr	r3, [r7, #16]
 8018bc8:	68fa      	ldr	r2, [r7, #12]
 8018bca:	601a      	str	r2, [r3, #0]

    /* Locate the endpoints.  */
    endpoint_interrupt =  interface -> ux_slave_interface_first_endpoint;
 8018bcc:	68fb      	ldr	r3, [r7, #12]
 8018bce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018bd0:	61fb      	str	r3, [r7, #28]

    /* Check if interrupt IN endpoint exists.  */
    while (endpoint_interrupt != UX_NULL)
 8018bd2:	e010      	b.n	8018bf6 <_ux_device_class_hid_activate+0x54>
    {
        if ((endpoint_interrupt -> ux_slave_endpoint_descriptor.bmAttributes &
 8018bd4:	69fb      	ldr	r3, [r7, #28]
 8018bd6:	699b      	ldr	r3, [r3, #24]
 8018bd8:	2203      	movs	r2, #3
 8018bda:	4013      	ands	r3, r2
 8018bdc:	2b03      	cmp	r3, #3
 8018bde:	d107      	bne.n	8018bf0 <_ux_device_class_hid_activate+0x4e>
             UX_MASK_ENDPOINT_TYPE) == UX_INTERRUPT_ENDPOINT)
        {
            if ((endpoint_interrupt -> ux_slave_endpoint_descriptor.bEndpointAddress &
 8018be0:	69fb      	ldr	r3, [r7, #28]
 8018be2:	695b      	ldr	r3, [r3, #20]
 8018be4:	2280      	movs	r2, #128	@ 0x80
 8018be6:	4013      	ands	r3, r2
 8018be8:	d002      	beq.n	8018bf0 <_ux_device_class_hid_activate+0x4e>
                 UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN)
            {

                /* It's interrupt IN endpoint we need.  */
                endpoint_in = endpoint_interrupt;
 8018bea:	69fb      	ldr	r3, [r7, #28]
 8018bec:	61bb      	str	r3, [r7, #24]
#if defined(UX_DEVICE_CLASS_HID_INTERRUPT_OUT_SUPPORT)
                if (endpoint_out != UX_NULL)
#endif
                    break;
 8018bee:	e005      	b.n	8018bfc <_ux_device_class_hid_activate+0x5a>
            }
#endif
        }

        /* Try next endpoint.  */
        endpoint_interrupt =  endpoint_interrupt -> ux_slave_endpoint_next_endpoint;
 8018bf0:	69fb      	ldr	r3, [r7, #28]
 8018bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018bf4:	61fb      	str	r3, [r7, #28]
    while (endpoint_interrupt != UX_NULL)
 8018bf6:	69fb      	ldr	r3, [r7, #28]
 8018bf8:	2b00      	cmp	r3, #0
 8018bfa:	d1eb      	bne.n	8018bd4 <_ux_device_class_hid_activate+0x32>
    }

    /* Check if we found right endpoint.  */
    if (endpoint_in == UX_NULL)
 8018bfc:	69bb      	ldr	r3, [r7, #24]
 8018bfe:	2b00      	cmp	r3, #0
 8018c00:	d101      	bne.n	8018c06 <_ux_device_class_hid_activate+0x64>
        return (UX_ERROR);
 8018c02:	23ff      	movs	r3, #255	@ 0xff
 8018c04:	e014      	b.n	8018c30 <_ux_device_class_hid_activate+0x8e>
    UX_ASSERT(UX_DEVICE_CLASS_HID_EVENT_BUFFER_LENGTH >=
              endpoint_in -> ux_slave_endpoint_transfer_request.
                            ux_slave_transfer_request_transfer_length);

    /* Default HID protocol is report protocol.  */
    hid -> ux_device_class_hid_protocol = UX_DEVICE_CLASS_HID_PROTOCOL_REPORT;
 8018c06:	693b      	ldr	r3, [r7, #16]
 8018c08:	2201      	movs	r2, #1
 8018c0a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Save the endpoints in the hid instance.  */
    hid -> ux_device_class_hid_interrupt_endpoint         = endpoint_in;
 8018c0c:	693b      	ldr	r3, [r7, #16]
 8018c0e:	69ba      	ldr	r2, [r7, #24]
 8018c10:	605a      	str	r2, [r3, #4]
#endif

#if !defined(UX_DEVICE_STANDALONE)

    /* Resume thread.  */
    _ux_device_thread_resume(&class_inst -> ux_slave_class_thread);
 8018c12:	697b      	ldr	r3, [r7, #20]
 8018c14:	3350      	adds	r3, #80	@ 0x50
 8018c16:	0018      	movs	r0, r3
 8018c18:	f7ff ffa5 	bl	8018b66 <_ux_utility_thread_resume>
    hid -> ux_device_class_hid_event_state = UX_STATE_RESET;
#endif


    /* If there is a activate function call it.  */
    if (hid -> ux_slave_class_hid_instance_activate != UX_NULL)
 8018c1c:	693b      	ldr	r3, [r7, #16]
 8018c1e:	695b      	ldr	r3, [r3, #20]
 8018c20:	2b00      	cmp	r3, #0
 8018c22:	d004      	beq.n	8018c2e <_ux_device_class_hid_activate+0x8c>
    {

        /* Invoke the application.  */
        hid -> ux_slave_class_hid_instance_activate(hid);
 8018c24:	693b      	ldr	r3, [r7, #16]
 8018c26:	695b      	ldr	r3, [r3, #20]
 8018c28:	693a      	ldr	r2, [r7, #16]
 8018c2a:	0010      	movs	r0, r2
 8018c2c:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_INTERFACE, hid, 0, 0, 0)

    /* Return completion status.  */
    return(UX_SUCCESS);
 8018c2e:	2300      	movs	r3, #0
}
 8018c30:	0018      	movs	r0, r3
 8018c32:	46bd      	mov	sp, r7
 8018c34:	b008      	add	sp, #32
 8018c36:	bd80      	pop	{r7, pc}

08018c38 <_ux_device_class_hid_control_request>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_control_request(UX_SLAVE_CLASS_COMMAND *command)
{
 8018c38:	b580      	push	{r7, lr}
 8018c3a:	b08c      	sub	sp, #48	@ 0x30
 8018c3c:	af00      	add	r7, sp, #0
 8018c3e:	6078      	str	r0, [r7, #4]
ULONG                       descriptor_type;
UCHAR                       duration;
UX_SLAVE_CLASS_HID          *hid;

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8018c40:	4b5a      	ldr	r3, [pc, #360]	@ (8018dac <_ux_device_class_hid_control_request+0x174>)
 8018c42:	681b      	ldr	r3, [r3, #0]
 8018c44:	3320      	adds	r3, #32
 8018c46:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Get the pointer to the transfer request associated with the control endpoint.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 8018c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018c4a:	336c      	adds	r3, #108	@ 0x6c
 8018c4c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Extract all necessary fields of the request.  */
    request =  *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 8018c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018c50:	2255      	movs	r2, #85	@ 0x55
 8018c52:	5c9b      	ldrb	r3, [r3, r2]
 8018c54:	627b      	str	r3, [r7, #36]	@ 0x24
    request_value  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 8018c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018c58:	3354      	adds	r3, #84	@ 0x54
 8018c5a:	3302      	adds	r3, #2
 8018c5c:	0018      	movs	r0, r3
 8018c5e:	f7ff feae 	bl	80189be <_ux_utility_short_get>
 8018c62:	0003      	movs	r3, r0
 8018c64:	623b      	str	r3, [r7, #32]
    request_index  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX);
 8018c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018c68:	3354      	adds	r3, #84	@ 0x54
 8018c6a:	3304      	adds	r3, #4
 8018c6c:	0018      	movs	r0, r3
 8018c6e:	f7ff fea6 	bl	80189be <_ux_utility_short_get>
 8018c72:	0003      	movs	r3, r0
 8018c74:	61fb      	str	r3, [r7, #28]
    request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 8018c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018c78:	3354      	adds	r3, #84	@ 0x54
 8018c7a:	3306      	adds	r3, #6
 8018c7c:	0018      	movs	r0, r3
 8018c7e:	f7ff fe9e 	bl	80189be <_ux_utility_short_get>
 8018c82:	0003      	movs	r3, r0
 8018c84:	61bb      	str	r3, [r7, #24]

    /* Duration - upper byte of wValue.  */
    duration       =   *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE + 1);
 8018c86:	2317      	movs	r3, #23
 8018c88:	18fb      	adds	r3, r7, r3
 8018c8a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8018c8c:	2157      	movs	r1, #87	@ 0x57
 8018c8e:	5c52      	ldrb	r2, [r2, r1]
 8018c90:	701a      	strb	r2, [r3, #0]
    
     /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 8018c92:	687b      	ldr	r3, [r7, #4]
 8018c94:	6a1b      	ldr	r3, [r3, #32]
 8018c96:	613b      	str	r3, [r7, #16]
    
    /* Get the storage instance from this class container.  */
    hid =  (UX_SLAVE_CLASS_HID *) class -> ux_slave_class_instance;
 8018c98:	693b      	ldr	r3, [r7, #16]
 8018c9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8018c9c:	60fb      	str	r3, [r7, #12]

    /* Here we proceed only the standard request we know of at the device level.  */
    switch (request)
 8018c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018ca0:	2b0b      	cmp	r3, #11
 8018ca2:	d900      	bls.n	8018ca6 <_ux_device_class_hid_control_request+0x6e>
 8018ca4:	e079      	b.n	8018d9a <_ux_device_class_hid_control_request+0x162>
 8018ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018ca8:	009a      	lsls	r2, r3, #2
 8018caa:	4b41      	ldr	r3, [pc, #260]	@ (8018db0 <_ux_device_class_hid_control_request+0x178>)
 8018cac:	18d3      	adds	r3, r2, r3
 8018cae:	681b      	ldr	r3, [r3, #0]
 8018cb0:	469f      	mov	pc, r3
    {

        case UX_DEVICE_CLASS_HID_COMMAND_GET_REPORT:

            /* Send the requested report to the host.  */
            _ux_device_class_hid_report_get(hid, request_value, request_index, request_length);
 8018cb2:	69bb      	ldr	r3, [r7, #24]
 8018cb4:	69fa      	ldr	r2, [r7, #28]
 8018cb6:	6a39      	ldr	r1, [r7, #32]
 8018cb8:	68f8      	ldr	r0, [r7, #12]
 8018cba:	f000 fbc1 	bl	8019440 <_ux_device_class_hid_report_get>
            break;
 8018cbe:	e06f      	b.n	8018da0 <_ux_device_class_hid_control_request+0x168>

        case UX_DEVICE_CLASS_HID_COMMAND_SET_REPORT:

            /* Extract the descriptor type.  */
            descriptor_type =  (request_value & 0xff00) >> 8;
 8018cc0:	6a3b      	ldr	r3, [r7, #32]
 8018cc2:	0a1b      	lsrs	r3, r3, #8
 8018cc4:	22ff      	movs	r2, #255	@ 0xff
 8018cc6:	4013      	ands	r3, r2
 8018cc8:	60bb      	str	r3, [r7, #8]

            /* Get the requested report from the host.  */
            _ux_device_class_hid_report_set(hid, descriptor_type, request_index, request_length);
 8018cca:	69bb      	ldr	r3, [r7, #24]
 8018ccc:	69fa      	ldr	r2, [r7, #28]
 8018cce:	68b9      	ldr	r1, [r7, #8]
 8018cd0:	68f8      	ldr	r0, [r7, #12]
 8018cd2:	f000 fc4b 	bl	801956c <_ux_device_class_hid_report_set>
            break;
 8018cd6:	e063      	b.n	8018da0 <_ux_device_class_hid_control_request+0x168>

        case UX_GET_DESCRIPTOR:

            /* Send the requested descriptor to the host.  */
            _ux_device_class_hid_descriptor_send(hid, request_value, request_index, request_length);
 8018cd8:	69bb      	ldr	r3, [r7, #24]
 8018cda:	69fa      	ldr	r2, [r7, #28]
 8018cdc:	6a39      	ldr	r1, [r7, #32]
 8018cde:	68f8      	ldr	r0, [r7, #12]
 8018ce0:	f000 f886 	bl	8018df0 <_ux_device_class_hid_descriptor_send>
            break;            
 8018ce4:	e05c      	b.n	8018da0 <_ux_device_class_hid_control_request+0x168>
        case UX_DEVICE_CLASS_HID_COMMAND_GET_IDLE:
        case UX_DEVICE_CLASS_HID_COMMAND_SET_IDLE:

            /* Ignore Report ID for now.  */

            if (request == UX_DEVICE_CLASS_HID_COMMAND_GET_IDLE)
 8018ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018ce8:	2b02      	cmp	r3, #2
 8018cea:	d10c      	bne.n	8018d06 <_ux_device_class_hid_control_request+0xce>
            {

                /* Send the idle rate.  */
                *transfer_request -> ux_slave_transfer_request_data_pointer = (UCHAR)hid -> ux_device_class_hid_event_idle_rate;
 8018cec:	68fb      	ldr	r3, [r7, #12]
 8018cee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8018cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018cf2:	68db      	ldr	r3, [r3, #12]
 8018cf4:	b2d2      	uxtb	r2, r2
 8018cf6:	701a      	strb	r2, [r3, #0]
                _ux_device_stack_transfer_request(transfer_request, 1, request_length);
 8018cf8:	69ba      	ldr	r2, [r7, #24]
 8018cfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018cfc:	2101      	movs	r1, #1
 8018cfe:	0018      	movs	r0, r3
 8018d00:	f004 fc56 	bl	801d5b0 <_ux_device_stack_transfer_request>
                        _ux_utility_event_flags_set(&hid -> ux_device_class_hid_event_flags_group, UX_DEVICE_CLASS_HID_NEW_IDLE_RATE, UX_OR);
#endif
                    }
                }
            }
            break;
 8018d04:	e04b      	b.n	8018d9e <_ux_device_class_hid_control_request+0x166>
                if ((UCHAR)hid -> ux_device_class_hid_event_idle_rate != duration)
 8018d06:	68fb      	ldr	r3, [r7, #12]
 8018d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8018d0a:	b2db      	uxtb	r3, r3
 8018d0c:	2117      	movs	r1, #23
 8018d0e:	187a      	adds	r2, r7, r1
 8018d10:	7812      	ldrb	r2, [r2, #0]
 8018d12:	429a      	cmp	r2, r3
 8018d14:	d043      	beq.n	8018d9e <_ux_device_class_hid_control_request+0x166>
                    hid -> ux_device_class_hid_event_idle_rate = duration;
 8018d16:	187b      	adds	r3, r7, r1
 8018d18:	781a      	ldrb	r2, [r3, #0]
 8018d1a:	68fb      	ldr	r3, [r7, #12]
 8018d1c:	64da      	str	r2, [r3, #76]	@ 0x4c
                    if (duration == 0)
 8018d1e:	187b      	adds	r3, r7, r1
 8018d20:	781b      	ldrb	r3, [r3, #0]
 8018d22:	2b00      	cmp	r3, #0
 8018d24:	d104      	bne.n	8018d30 <_ux_device_class_hid_control_request+0xf8>
                        hid -> ux_device_class_hid_event_wait_timeout = UX_WAIT_FOREVER;
 8018d26:	68fb      	ldr	r3, [r7, #12]
 8018d28:	2201      	movs	r2, #1
 8018d2a:	4252      	negs	r2, r2
 8018d2c:	651a      	str	r2, [r3, #80]	@ 0x50
            break;
 8018d2e:	e036      	b.n	8018d9e <_ux_device_class_hid_control_request+0x166>
                        hid -> ux_device_class_hid_event_wait_timeout = (ULONG)UX_MS_TO_TICK((ULONG)duration << 2u);
 8018d30:	2317      	movs	r3, #23
 8018d32:	18fb      	adds	r3, r7, r3
 8018d34:	781a      	ldrb	r2, [r3, #0]
 8018d36:	0013      	movs	r3, r2
 8018d38:	009b      	lsls	r3, r3, #2
 8018d3a:	189b      	adds	r3, r3, r2
 8018d3c:	009a      	lsls	r2, r3, #2
 8018d3e:	189b      	adds	r3, r3, r2
 8018d40:	011b      	lsls	r3, r3, #4
 8018d42:	001a      	movs	r2, r3
 8018d44:	23fa      	movs	r3, #250	@ 0xfa
 8018d46:	0099      	lsls	r1, r3, #2
 8018d48:	0010      	movs	r0, r2
 8018d4a:	f7ed fb7b 	bl	8006444 <__udivsi3>
 8018d4e:	0003      	movs	r3, r0
 8018d50:	001a      	movs	r2, r3
 8018d52:	68fb      	ldr	r3, [r7, #12]
 8018d54:	651a      	str	r2, [r3, #80]	@ 0x50
                        if (hid -> ux_device_class_hid_event_wait_timeout == 0)
 8018d56:	68fb      	ldr	r3, [r7, #12]
 8018d58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018d5a:	2b00      	cmp	r3, #0
 8018d5c:	d104      	bne.n	8018d68 <_ux_device_class_hid_control_request+0x130>
                            hid -> ux_device_class_hid_event_wait_timeout ++;
 8018d5e:	68fb      	ldr	r3, [r7, #12]
 8018d60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018d62:	1c5a      	adds	r2, r3, #1
 8018d64:	68fb      	ldr	r3, [r7, #12]
 8018d66:	651a      	str	r2, [r3, #80]	@ 0x50
                        _ux_utility_event_flags_set(&hid -> ux_device_class_hid_event_flags_group, UX_DEVICE_CLASS_HID_NEW_IDLE_RATE, UX_OR);
 8018d68:	68fb      	ldr	r3, [r7, #12]
 8018d6a:	3328      	adds	r3, #40	@ 0x28
 8018d6c:	2200      	movs	r2, #0
 8018d6e:	2102      	movs	r1, #2
 8018d70:	0018      	movs	r0, r3
 8018d72:	f7ff fa66 	bl	8018242 <_ux_utility_event_flags_set>
            break;
 8018d76:	e012      	b.n	8018d9e <_ux_device_class_hid_control_request+0x166>

        case UX_DEVICE_CLASS_HID_COMMAND_GET_PROTOCOL:

            /* Send the protocol.  */
            *transfer_request -> ux_slave_transfer_request_data_pointer = (UCHAR)hid -> ux_device_class_hid_protocol;
 8018d78:	68fb      	ldr	r3, [r7, #12]
 8018d7a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d7e:	68db      	ldr	r3, [r3, #12]
 8018d80:	b2d2      	uxtb	r2, r2
 8018d82:	701a      	strb	r2, [r3, #0]
            _ux_device_stack_transfer_request(transfer_request, 1, request_length);
 8018d84:	69ba      	ldr	r2, [r7, #24]
 8018d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d88:	2101      	movs	r1, #1
 8018d8a:	0018      	movs	r0, r3
 8018d8c:	f004 fc10 	bl	801d5b0 <_ux_device_stack_transfer_request>
            break;
 8018d90:	e006      	b.n	8018da0 <_ux_device_class_hid_control_request+0x168>

        case UX_DEVICE_CLASS_HID_COMMAND_SET_PROTOCOL:

            /* Accept the protocol.  */
            hid -> ux_device_class_hid_protocol = request_value;
 8018d92:	68fb      	ldr	r3, [r7, #12]
 8018d94:	6a3a      	ldr	r2, [r7, #32]
 8018d96:	655a      	str	r2, [r3, #84]	@ 0x54
            break;
 8018d98:	e002      	b.n	8018da0 <_ux_device_class_hid_control_request+0x168>

        default:

            /* Unknown function. It's not handled.  */
            return(UX_ERROR);
 8018d9a:	23ff      	movs	r3, #255	@ 0xff
 8018d9c:	e001      	b.n	8018da2 <_ux_device_class_hid_control_request+0x16a>
            break;
 8018d9e:	46c0      	nop			@ (mov r8, r8)
    }

    /* It's handled.  */
    return(UX_SUCCESS);
 8018da0:	2300      	movs	r3, #0
}
 8018da2:	0018      	movs	r0, r3
 8018da4:	46bd      	mov	sp, r7
 8018da6:	b00c      	add	sp, #48	@ 0x30
 8018da8:	bd80      	pop	{r7, pc}
 8018daa:	46c0      	nop			@ (mov r8, r8)
 8018dac:	20011c18 	.word	0x20011c18
 8018db0:	0801f658 	.word	0x0801f658

08018db4 <_ux_device_class_hid_deactivate>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_deactivate(UX_SLAVE_CLASS_COMMAND *command)
{
 8018db4:	b580      	push	{r7, lr}
 8018db6:	b084      	sub	sp, #16
 8018db8:	af00      	add	r7, sp, #0
 8018dba:	6078      	str	r0, [r7, #4]
                                          
UX_SLAVE_CLASS_HID         *hid;
UX_SLAVE_CLASS             *class;

    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 8018dbc:	687b      	ldr	r3, [r7, #4]
 8018dbe:	6a1b      	ldr	r3, [r3, #32]
 8018dc0:	60fb      	str	r3, [r7, #12]

    /* Get the class instance in the container.  */
    hid = (UX_SLAVE_CLASS_HID *) class -> ux_slave_class_instance;
 8018dc2:	68fb      	ldr	r3, [r7, #12]
 8018dc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8018dc6:	60bb      	str	r3, [r7, #8]

    /* Terminate the transactions pending on the endpoints.  */
    _ux_device_stack_transfer_all_request_abort(hid -> ux_device_class_hid_interrupt_endpoint, UX_TRANSFER_BUS_RESET);
 8018dc8:	68bb      	ldr	r3, [r7, #8]
 8018dca:	685b      	ldr	r3, [r3, #4]
 8018dcc:	2126      	movs	r1, #38	@ 0x26
 8018dce:	0018      	movs	r0, r3
 8018dd0:	f004 fbda 	bl	801d588 <_ux_device_stack_transfer_all_request_abort>

    /* If there is a deactivate function call it.  */
    if (hid -> ux_slave_class_hid_instance_deactivate != UX_NULL)
 8018dd4:	68bb      	ldr	r3, [r7, #8]
 8018dd6:	699b      	ldr	r3, [r3, #24]
 8018dd8:	2b00      	cmp	r3, #0
 8018dda:	d004      	beq.n	8018de6 <_ux_device_class_hid_deactivate+0x32>
    {
        /* Invoke the application.  */
        hid -> ux_slave_class_hid_instance_deactivate(hid);
 8018ddc:	68bb      	ldr	r3, [r7, #8]
 8018dde:	699b      	ldr	r3, [r3, #24]
 8018de0:	68ba      	ldr	r2, [r7, #8]
 8018de2:	0010      	movs	r0, r2
 8018de4:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(hid);

    /* Return completion status.  */
    return(UX_SUCCESS);
 8018de6:	2300      	movs	r3, #0
}
 8018de8:	0018      	movs	r0, r3
 8018dea:	46bd      	mov	sp, r7
 8018dec:	b004      	add	sp, #16
 8018dee:	bd80      	pop	{r7, pc}

08018df0 <_ux_device_class_hid_descriptor_send>:
/*                                            resulting in version 6.1.8  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_descriptor_send(UX_SLAVE_CLASS_HID *hid, ULONG descriptor_type, 
                                            ULONG request_index, ULONG host_length)
{
 8018df0:	b580      	push	{r7, lr}
 8018df2:	b08e      	sub	sp, #56	@ 0x38
 8018df4:	af00      	add	r7, sp, #0
 8018df6:	60f8      	str	r0, [r7, #12]
 8018df8:	60b9      	str	r1, [r7, #8]
 8018dfa:	607a      	str	r2, [r7, #4]
 8018dfc:	603b      	str	r3, [r7, #0]
UX_SLAVE_TRANSFER               *transfer_request;
UX_SLAVE_ENDPOINT               *endpoint;
UCHAR *                         device_framework;
UCHAR *                         device_framework_end;
ULONG                           descriptor_length;
UINT                            status =  UX_ERROR;
 8018dfe:	23ff      	movs	r3, #255	@ 0xff
 8018e00:	633b      	str	r3, [r7, #48]	@ 0x30
ULONG                           length;
UCHAR                           interface_number = 0xFF;
 8018e02:	232b      	movs	r3, #43	@ 0x2b
 8018e04:	18fb      	adds	r3, r7, r3
 8018e06:	22ff      	movs	r2, #255	@ 0xff
 8018e08:	701a      	strb	r2, [r3, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_HID_DESCRIPTOR_SEND, hid, descriptor_type, request_index, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8018e0a:	4b61      	ldr	r3, [pc, #388]	@ (8018f90 <_ux_device_class_hid_descriptor_send+0x1a0>)
 8018e0c:	681b      	ldr	r3, [r3, #0]
 8018e0e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8018e10:	4b5f      	ldr	r3, [pc, #380]	@ (8018f90 <_ux_device_class_hid_descriptor_send+0x1a0>)
 8018e12:	681b      	ldr	r3, [r3, #0]
 8018e14:	3320      	adds	r3, #32
 8018e16:	623b      	str	r3, [r7, #32]
    
    /* Get the control endpoint associated with the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 8018e18:	6a3b      	ldr	r3, [r7, #32]
 8018e1a:	333c      	adds	r3, #60	@ 0x3c
 8018e1c:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8018e1e:	69fb      	ldr	r3, [r7, #28]
 8018e20:	3330      	adds	r3, #48	@ 0x30
 8018e22:	61bb      	str	r3, [r7, #24]

    /* Set the direction to OUT.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8018e24:	69bb      	ldr	r3, [r7, #24]
 8018e26:	2203      	movs	r2, #3
 8018e28:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Shift the descriptor type in the low byte field.  */
    descriptor_type =  (UCHAR) ((descriptor_type >> 8) & 0xff);
 8018e2a:	68bb      	ldr	r3, [r7, #8]
 8018e2c:	0a1b      	lsrs	r3, r3, #8
 8018e2e:	b2db      	uxtb	r3, r3
 8018e30:	60bb      	str	r3, [r7, #8]

    /* What type of descriptor do we need to return?  */
    switch (descriptor_type)
 8018e32:	68bb      	ldr	r3, [r7, #8]
 8018e34:	2b21      	cmp	r3, #33	@ 0x21
 8018e36:	d003      	beq.n	8018e40 <_ux_device_class_hid_descriptor_send+0x50>
 8018e38:	68bb      	ldr	r3, [r7, #8]
 8018e3a:	2b22      	cmp	r3, #34	@ 0x22
 8018e3c:	d069      	beq.n	8018f12 <_ux_device_class_hid_descriptor_send+0x122>
 8018e3e:	e098      	b.n	8018f72 <_ux_device_class_hid_descriptor_send+0x182>
    {

    case UX_DEVICE_CLASS_HID_DESCRIPTOR_HID:
    
        /* We should have a HID descriptor as part of the config descriptor.  */
        device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 8018e40:	4b53      	ldr	r3, [pc, #332]	@ (8018f90 <_ux_device_class_hid_descriptor_send+0x1a0>)
 8018e42:	681a      	ldr	r2, [r3, #0]
 8018e44:	2394      	movs	r3, #148	@ 0x94
 8018e46:	005b      	lsls	r3, r3, #1
 8018e48:	58d3      	ldr	r3, [r2, r3]
 8018e4a:	637b      	str	r3, [r7, #52]	@ 0x34
        device_framework_end = device_framework + _ux_system_slave -> ux_system_slave_device_framework_length;
 8018e4c:	4b50      	ldr	r3, [pc, #320]	@ (8018f90 <_ux_device_class_hid_descriptor_send+0x1a0>)
 8018e4e:	681a      	ldr	r2, [r3, #0]
 8018e50:	2396      	movs	r3, #150	@ 0x96
 8018e52:	005b      	lsls	r3, r3, #1
 8018e54:	58d3      	ldr	r3, [r2, r3]
 8018e56:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8018e58:	18d3      	adds	r3, r2, r3
 8018e5a:	613b      	str	r3, [r7, #16]

        /* Parse the device framework and locate the HID descriptor.  
           There is only one HID descriptor.  */
        while (device_framework < device_framework_end)
 8018e5c:	e048      	b.n	8018ef0 <_ux_device_class_hid_descriptor_send+0x100>
        {

            /* Get the type of the current descriptor.  */
            descriptor_type =  *(device_framework + 1);
 8018e5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018e60:	3301      	adds	r3, #1
 8018e62:	781b      	ldrb	r3, [r3, #0]
 8018e64:	60bb      	str	r3, [r7, #8]

            /* And its length.  */
            descriptor_length =  (ULONG) *device_framework;
 8018e66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018e68:	781b      	ldrb	r3, [r3, #0]
 8018e6a:	617b      	str	r3, [r7, #20]

            /* Save interface number for later check.  */
            if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 8018e6c:	68bb      	ldr	r3, [r7, #8]
 8018e6e:	2b04      	cmp	r3, #4
 8018e70:	d104      	bne.n	8018e7c <_ux_device_class_hid_descriptor_send+0x8c>
                interface_number = *(device_framework + 2);
 8018e72:	232b      	movs	r3, #43	@ 0x2b
 8018e74:	18fb      	adds	r3, r7, r3
 8018e76:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8018e78:	7892      	ldrb	r2, [r2, #2]
 8018e7a:	701a      	strb	r2, [r3, #0]

            /* Check if this is a HID report descriptor.  */
            if ((descriptor_type == UX_DEVICE_CLASS_HID_DESCRIPTOR_HID) &&
 8018e7c:	68bb      	ldr	r3, [r7, #8]
 8018e7e:	2b21      	cmp	r3, #33	@ 0x21
 8018e80:	d132      	bne.n	8018ee8 <_ux_device_class_hid_descriptor_send+0xf8>
                (interface_number == (UCHAR)request_index))
 8018e82:	687b      	ldr	r3, [r7, #4]
 8018e84:	b2db      	uxtb	r3, r3
            if ((descriptor_type == UX_DEVICE_CLASS_HID_DESCRIPTOR_HID) &&
 8018e86:	222b      	movs	r2, #43	@ 0x2b
 8018e88:	18ba      	adds	r2, r7, r2
 8018e8a:	7812      	ldrb	r2, [r2, #0]
 8018e8c:	429a      	cmp	r2, r3
 8018e8e:	d12b      	bne.n	8018ee8 <_ux_device_class_hid_descriptor_send+0xf8>
            {

                /* Ensure the host does not demand a length beyond our descriptor (Windows does that)
                   and do not return more than what is allowed.  */
                if (descriptor_length < host_length)
 8018e90:	697a      	ldr	r2, [r7, #20]
 8018e92:	683b      	ldr	r3, [r7, #0]
 8018e94:	429a      	cmp	r2, r3
 8018e96:	d202      	bcs.n	8018e9e <_ux_device_class_hid_descriptor_send+0xae>
                    length =  descriptor_length;
 8018e98:	697b      	ldr	r3, [r7, #20]
 8018e9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018e9c:	e001      	b.n	8018ea2 <_ux_device_class_hid_descriptor_send+0xb2>
                else                            
                    length =  host_length;                
 8018e9e:	683b      	ldr	r3, [r7, #0]
 8018ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Check buffer length, since descriptor length may exceed buffer...  */
                if (length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8018ea2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018ea4:	2380      	movs	r3, #128	@ 0x80
 8018ea6:	005b      	lsls	r3, r3, #1
 8018ea8:	429a      	cmp	r2, r3
 8018eaa:	d90d      	bls.n	8018ec8 <_ux_device_class_hid_descriptor_send+0xd8>
                {

                    /* Error trap. */
                    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_MEMORY_INSUFFICIENT);
 8018eac:	2212      	movs	r2, #18
 8018eae:	2107      	movs	r1, #7
 8018eb0:	2002      	movs	r0, #2
 8018eb2:	f7ff f859 	bl	8017f68 <_ux_system_error_handler>

                    /* If trace is enabled, insert this event into the trace buffer.  */
                    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, hid, 0, 0, UX_TRACE_ERRORS, 0, 0)

                    /* Stall the endpoint.  */
                    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8018eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018eb8:	699b      	ldr	r3, [r3, #24]
 8018eba:	69fa      	ldr	r2, [r7, #28]
 8018ebc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8018ebe:	2114      	movs	r1, #20
 8018ec0:	4798      	blx	r3
 8018ec2:	0003      	movs	r3, r0
 8018ec4:	633b      	str	r3, [r7, #48]	@ 0x30
                    break;
 8018ec6:	e017      	b.n	8018ef8 <_ux_device_class_hid_descriptor_send+0x108>
                }

                /* Copy the device descriptor into the transfer request memory.  */
                _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 8018ec8:	69bb      	ldr	r3, [r7, #24]
 8018eca:	68db      	ldr	r3, [r3, #12]
 8018ecc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018ece:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8018ed0:	0018      	movs	r0, r3
 8018ed2:	f7ff fba7 	bl	8018624 <_ux_utility_memory_copy>
                                            device_framework, length); /* Use case of memcpy is verified. */

                /* We can return the configuration descriptor.  */
                status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8018ed6:	683a      	ldr	r2, [r7, #0]
 8018ed8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8018eda:	69bb      	ldr	r3, [r7, #24]
 8018edc:	0018      	movs	r0, r3
 8018ede:	f004 fb67 	bl	801d5b0 <_ux_device_stack_transfer_request>
 8018ee2:	0003      	movs	r3, r0
 8018ee4:	633b      	str	r3, [r7, #48]	@ 0x30
                break;
 8018ee6:	e007      	b.n	8018ef8 <_ux_device_class_hid_descriptor_send+0x108>
                
            }

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 8018ee8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8018eea:	697b      	ldr	r3, [r7, #20]
 8018eec:	18d3      	adds	r3, r2, r3
 8018eee:	637b      	str	r3, [r7, #52]	@ 0x34
        while (device_framework < device_framework_end)
 8018ef0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8018ef2:	693b      	ldr	r3, [r7, #16]
 8018ef4:	429a      	cmp	r2, r3
 8018ef6:	d3b2      	bcc.n	8018e5e <_ux_device_class_hid_descriptor_send+0x6e>
        }

        /* Stall the endpoint if not found or corrupt.  */
        if (device_framework >= device_framework_end)
 8018ef8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8018efa:	693b      	ldr	r3, [r7, #16]
 8018efc:	429a      	cmp	r2, r3
 8018efe:	d340      	bcc.n	8018f82 <_ux_device_class_hid_descriptor_send+0x192>
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8018f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018f02:	699b      	ldr	r3, [r3, #24]
 8018f04:	69fa      	ldr	r2, [r7, #28]
 8018f06:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8018f08:	2114      	movs	r1, #20
 8018f0a:	4798      	blx	r3
 8018f0c:	0003      	movs	r3, r0
 8018f0e:	633b      	str	r3, [r7, #48]	@ 0x30

        break;
 8018f10:	e037      	b.n	8018f82 <_ux_device_class_hid_descriptor_send+0x192>

    case UX_DEVICE_CLASS_HID_DESCRIPTOR_REPORT:
        
        /* Get the length of entire configuration descriptor.  */
        descriptor_length =  hid -> ux_device_class_hid_report_length;
 8018f12:	68fb      	ldr	r3, [r7, #12]
 8018f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018f16:	617b      	str	r3, [r7, #20]

        /* Ensure the host does not demand a length beyond our descriptor (Windows does that)
           and do not return more than what is allowed.  */
        if (descriptor_length < host_length)
 8018f18:	697a      	ldr	r2, [r7, #20]
 8018f1a:	683b      	ldr	r3, [r7, #0]
 8018f1c:	429a      	cmp	r2, r3
 8018f1e:	d202      	bcs.n	8018f26 <_ux_device_class_hid_descriptor_send+0x136>
            length =  descriptor_length;
 8018f20:	697b      	ldr	r3, [r7, #20]
 8018f22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018f24:	e001      	b.n	8018f2a <_ux_device_class_hid_descriptor_send+0x13a>
        else                            
            length =  host_length;                
 8018f26:	683b      	ldr	r3, [r7, #0]
 8018f28:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Check buffer length, since total descriptors length may exceed buffer...  */
        if (length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8018f2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018f2c:	2380      	movs	r3, #128	@ 0x80
 8018f2e:	005b      	lsls	r3, r3, #1
 8018f30:	429a      	cmp	r2, r3
 8018f32:	d90d      	bls.n	8018f50 <_ux_device_class_hid_descriptor_send+0x160>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_MEMORY_INSUFFICIENT);
 8018f34:	2212      	movs	r2, #18
 8018f36:	2107      	movs	r1, #7
 8018f38:	2002      	movs	r0, #2
 8018f3a:	f7ff f815 	bl	8017f68 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, hid, 0, 0, UX_TRACE_ERRORS, 0, 0)

            /* Stall the endpoint.  */
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8018f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018f40:	699b      	ldr	r3, [r3, #24]
 8018f42:	69fa      	ldr	r2, [r7, #28]
 8018f44:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8018f46:	2114      	movs	r1, #20
 8018f48:	4798      	blx	r3
 8018f4a:	0003      	movs	r3, r0
 8018f4c:	633b      	str	r3, [r7, #48]	@ 0x30
            break;
 8018f4e:	e019      	b.n	8018f84 <_ux_device_class_hid_descriptor_send+0x194>
        }

        /* Copy the device descriptor into the transfer request memory.  */
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 8018f50:	69bb      	ldr	r3, [r7, #24]
 8018f52:	68d8      	ldr	r0, [r3, #12]
                                    hid -> ux_device_class_hid_report_address, length); /* Use case of memcpy is verified. */
 8018f54:	68fb      	ldr	r3, [r7, #12]
 8018f56:	69db      	ldr	r3, [r3, #28]
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 8018f58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018f5a:	0019      	movs	r1, r3
 8018f5c:	f7ff fb62 	bl	8018624 <_ux_utility_memory_copy>

        /* We can return the report descriptor.  */
        status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8018f60:	683a      	ldr	r2, [r7, #0]
 8018f62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8018f64:	69bb      	ldr	r3, [r7, #24]
 8018f66:	0018      	movs	r0, r3
 8018f68:	f004 fb22 	bl	801d5b0 <_ux_device_stack_transfer_request>
 8018f6c:	0003      	movs	r3, r0
 8018f6e:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 8018f70:	e008      	b.n	8018f84 <_ux_device_class_hid_descriptor_send+0x194>
        /* Not treated for now.  Fall through and Stall endpoint.  */
        
    default:

        /* Stall the endpoint.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8018f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018f74:	699b      	ldr	r3, [r3, #24]
 8018f76:	69fa      	ldr	r2, [r7, #28]
 8018f78:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8018f7a:	2114      	movs	r1, #20
 8018f7c:	4798      	blx	r3
        return(UX_ERROR);
 8018f7e:	23ff      	movs	r3, #255	@ 0xff
 8018f80:	e001      	b.n	8018f86 <_ux_device_class_hid_descriptor_send+0x196>
        break;
 8018f82:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return the status to the caller.  */
    return(status);
 8018f84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8018f86:	0018      	movs	r0, r3
 8018f88:	46bd      	mov	sp, r7
 8018f8a:	b00e      	add	sp, #56	@ 0x38
 8018f8c:	bd80      	pop	{r7, pc}
 8018f8e:	46c0      	nop			@ (mov r8, r8)
 8018f90:	20011c18 	.word	0x20011c18

08018f94 <_ux_device_class_hid_entry>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_entry(UX_SLAVE_CLASS_COMMAND *command)
{
 8018f94:	b580      	push	{r7, lr}
 8018f96:	b084      	sub	sp, #16
 8018f98:	af00      	add	r7, sp, #0
 8018f9a:	6078      	str	r0, [r7, #4]
UINT        status;


    /* The command request will tell us we need to do here, either a enumeration
       query, an activation or a deactivation.  */
    switch (command -> ux_slave_class_command_request)
 8018f9c:	687b      	ldr	r3, [r7, #4]
 8018f9e:	681b      	ldr	r3, [r3, #0]
 8018fa0:	2b07      	cmp	r3, #7
 8018fa2:	d834      	bhi.n	801900e <_ux_device_class_hid_entry+0x7a>
 8018fa4:	009a      	lsls	r2, r3, #2
 8018fa6:	4b1c      	ldr	r3, [pc, #112]	@ (8019018 <_ux_device_class_hid_entry+0x84>)
 8018fa8:	18d3      	adds	r3, r2, r3
 8018faa:	681b      	ldr	r3, [r3, #0]
 8018fac:	469f      	mov	pc, r3
    {

    case UX_SLAVE_CLASS_COMMAND_INITIALIZE:

        /* Call the init function of the HID class.  */
        status =  _ux_device_class_hid_initialize(command);
 8018fae:	687b      	ldr	r3, [r7, #4]
 8018fb0:	0018      	movs	r0, r3
 8018fb2:	f000 f8e7 	bl	8019184 <_ux_device_class_hid_initialize>
 8018fb6:	0003      	movs	r3, r0
 8018fb8:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 8018fba:	68fb      	ldr	r3, [r7, #12]
 8018fbc:	e028      	b.n	8019010 <_ux_device_class_hid_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_UNINITIALIZE:

        /* Call the init function of the HID class.  */
        status =  _ux_device_class_hid_uninitialize(command);
 8018fbe:	687b      	ldr	r3, [r7, #4]
 8018fc0:	0018      	movs	r0, r3
 8018fc2:	f000 fb27 	bl	8019614 <_ux_device_class_hid_uninitialize>
 8018fc6:	0003      	movs	r3, r0
 8018fc8:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 8018fca:	68fb      	ldr	r3, [r7, #12]
 8018fcc:	e020      	b.n	8019010 <_ux_device_class_hid_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_QUERY:

        /* Check the CLASS definition in the interface descriptor. */
        if (command -> ux_slave_class_command_class == UX_DEVICE_CLASS_HID_CLASS)
 8018fce:	687b      	ldr	r3, [r7, #4]
 8018fd0:	695b      	ldr	r3, [r3, #20]
 8018fd2:	2b03      	cmp	r3, #3
 8018fd4:	d101      	bne.n	8018fda <_ux_device_class_hid_entry+0x46>
            return(UX_SUCCESS);
 8018fd6:	2300      	movs	r3, #0
 8018fd8:	e01a      	b.n	8019010 <_ux_device_class_hid_entry+0x7c>
        else
            return(UX_NO_CLASS_MATCH);
 8018fda:	2357      	movs	r3, #87	@ 0x57
 8018fdc:	e018      	b.n	8019010 <_ux_device_class_hid_entry+0x7c>
    case UX_SLAVE_CLASS_COMMAND_ACTIVATE:

        /* The activate command is used when the host has sent a SET_CONFIGURATION command
           and this interface has to be mounted. Both Bulk endpoints have to be mounted
           and the hid thread needs to be activated.  */
        status =  _ux_device_class_hid_activate(command);
 8018fde:	687b      	ldr	r3, [r7, #4]
 8018fe0:	0018      	movs	r0, r3
 8018fe2:	f7ff fdde 	bl	8018ba2 <_ux_device_class_hid_activate>
 8018fe6:	0003      	movs	r3, r0
 8018fe8:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 8018fea:	68fb      	ldr	r3, [r7, #12]
 8018fec:	e010      	b.n	8019010 <_ux_device_class_hid_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_DEACTIVATE:

        /* The deactivate command is used when the device has been extracted.
           The device endpoints have to be dismounted and the hid thread canceled.  */
        status =  _ux_device_class_hid_deactivate(command);
 8018fee:	687b      	ldr	r3, [r7, #4]
 8018ff0:	0018      	movs	r0, r3
 8018ff2:	f7ff fedf 	bl	8018db4 <_ux_device_class_hid_deactivate>
 8018ff6:	0003      	movs	r3, r0
 8018ff8:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 8018ffa:	68fb      	ldr	r3, [r7, #12]
 8018ffc:	e008      	b.n	8019010 <_ux_device_class_hid_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_REQUEST:

        /* The request command is used when the host sends a command on the control endpoint.  */
        status = _ux_device_class_hid_control_request(command);
 8018ffe:	687b      	ldr	r3, [r7, #4]
 8019000:	0018      	movs	r0, r3
 8019002:	f7ff fe19 	bl	8018c38 <_ux_device_class_hid_control_request>
 8019006:	0003      	movs	r3, r0
 8019008:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 801900a:	68fb      	ldr	r3, [r7, #12]
 801900c:	e000      	b.n	8019010 <_ux_device_class_hid_entry+0x7c>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Return an error.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 801900e:	2354      	movs	r3, #84	@ 0x54
    }   
}
 8019010:	0018      	movs	r0, r3
 8019012:	46bd      	mov	sp, r7
 8019014:	b004      	add	sp, #16
 8019016:	bd80      	pop	{r7, pc}
 8019018:	0801f688 	.word	0x0801f688

0801901c <_ux_device_class_hid_event_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_event_get(UX_SLAVE_CLASS_HID *hid, 
                                      UX_SLAVE_CLASS_HID_EVENT *hid_event)
{
 801901c:	b580      	push	{r7, lr}
 801901e:	b084      	sub	sp, #16
 8019020:	af00      	add	r7, sp, #0
 8019022:	6078      	str	r0, [r7, #4]
 8019024:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_HID_EVENT_GET, hid, hid_event, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Get the pointer to the device.  */                   
    device =  &_ux_system_slave -> ux_system_slave_device;
 8019026:	4b21      	ldr	r3, [pc, #132]	@ (80190ac <_ux_device_class_hid_event_get+0x90>)
 8019028:	681b      	ldr	r3, [r3, #0]
 801902a:	3320      	adds	r3, #32
 801902c:	60fb      	str	r3, [r7, #12]
    
    /* Check the device state.  */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 801902e:	68fb      	ldr	r3, [r7, #12]
 8019030:	681b      	ldr	r3, [r3, #0]
 8019032:	2b03      	cmp	r3, #3
 8019034:	d001      	beq.n	801903a <_ux_device_class_hid_event_get+0x1e>
        return(UX_DEVICE_HANDLE_UNKNOWN);
 8019036:	2350      	movs	r3, #80	@ 0x50
 8019038:	e033      	b.n	80190a2 <_ux_device_class_hid_event_get+0x86>

    /* Check if the head and the tail of the event array is the same.  */
    if (hid -> ux_device_class_hid_event_array_head == 
 801903a:	687b      	ldr	r3, [r7, #4]
 801903c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
        hid -> ux_device_class_hid_event_array_tail)
 801903e:	687b      	ldr	r3, [r7, #4]
 8019040:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
    if (hid -> ux_device_class_hid_event_array_head == 
 8019042:	429a      	cmp	r2, r3
 8019044:	d101      	bne.n	801904a <_ux_device_class_hid_event_get+0x2e>

        /* No event to report.  */
        return(UX_ERROR);        
 8019046:	23ff      	movs	r3, #255	@ 0xff
 8019048:	e02b      	b.n	80190a2 <_ux_device_class_hid_event_get+0x86>

    /* There is an event to report, get the current pointer to the event.  */
    current_hid_event =  hid -> ux_device_class_hid_event_array_tail;
 801904a:	687b      	ldr	r3, [r7, #4]
 801904c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801904e:	60bb      	str	r3, [r7, #8]

    /* Keep the event data length inside buffer area.  */
    if (current_hid_event -> ux_device_class_hid_event_length > UX_DEVICE_CLASS_HID_EVENT_BUFFER_LENGTH)
 8019050:	68bb      	ldr	r3, [r7, #8]
 8019052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019054:	2b20      	cmp	r3, #32
 8019056:	d902      	bls.n	801905e <_ux_device_class_hid_event_get+0x42>
        current_hid_event -> ux_device_class_hid_event_length = UX_DEVICE_CLASS_HID_EVENT_BUFFER_LENGTH;
 8019058:	68bb      	ldr	r3, [r7, #8]
 801905a:	2220      	movs	r2, #32
 801905c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* fill in the event structure from the user.  */
    hid_event -> ux_device_class_hid_event_length =  current_hid_event -> ux_device_class_hid_event_length;
 801905e:	68bb      	ldr	r3, [r7, #8]
 8019060:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8019062:	683b      	ldr	r3, [r7, #0]
 8019064:	629a      	str	r2, [r3, #40]	@ 0x28
    _ux_utility_memory_copy(hid_event -> ux_device_class_hid_event_buffer, current_hid_event -> ux_device_class_hid_event_buffer,
 8019066:	683b      	ldr	r3, [r7, #0]
 8019068:	3308      	adds	r3, #8
 801906a:	0018      	movs	r0, r3
 801906c:	68bb      	ldr	r3, [r7, #8]
 801906e:	3308      	adds	r3, #8
 8019070:	0019      	movs	r1, r3
 8019072:	68bb      	ldr	r3, [r7, #8]
 8019074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019076:	001a      	movs	r2, r3
 8019078:	f7ff fad4 	bl	8018624 <_ux_utility_memory_copy>
                                current_hid_event -> ux_device_class_hid_event_length); /* Use case of memcpy is verified. */

    /* Adjust the tail pointer.  Check if we are at the end.  */
    if ((current_hid_event + 1) == hid -> ux_device_class_hid_event_array_end)
 801907c:	68bb      	ldr	r3, [r7, #8]
 801907e:	332c      	adds	r3, #44	@ 0x2c
 8019080:	001a      	movs	r2, r3
 8019082:	687b      	ldr	r3, [r7, #4]
 8019084:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019086:	429a      	cmp	r2, r3
 8019088:	d104      	bne.n	8019094 <_ux_device_class_hid_event_get+0x78>

        /* We are at the end, go back to the beginning.  */
        hid -> ux_device_class_hid_event_array_tail =  hid -> ux_device_class_hid_event_array;
 801908a:	687b      	ldr	r3, [r7, #4]
 801908c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801908e:	687b      	ldr	r3, [r7, #4]
 8019090:	661a      	str	r2, [r3, #96]	@ 0x60
 8019092:	e005      	b.n	80190a0 <_ux_device_class_hid_event_get+0x84>
        
    else        
        /* We are not at the end, increment the tail position.  */
        hid -> ux_device_class_hid_event_array_tail++;
 8019094:	687b      	ldr	r3, [r7, #4]
 8019096:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8019098:	332c      	adds	r3, #44	@ 0x2c
 801909a:	001a      	movs	r2, r3
 801909c:	687b      	ldr	r3, [r7, #4]
 801909e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return event status to the user.  */
    return(UX_SUCCESS);
 80190a0:	2300      	movs	r3, #0
}
 80190a2:	0018      	movs	r0, r3
 80190a4:	46bd      	mov	sp, r7
 80190a6:	b004      	add	sp, #16
 80190a8:	bd80      	pop	{r7, pc}
 80190aa:	46c0      	nop			@ (mov r8, r8)
 80190ac:	20011c18 	.word	0x20011c18

080190b0 <_ux_device_class_hid_event_set>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_event_set(UX_SLAVE_CLASS_HID *hid, 
                                      UX_SLAVE_CLASS_HID_EVENT *hid_event)
{
 80190b0:	b580      	push	{r7, lr}
 80190b2:	b084      	sub	sp, #16
 80190b4:	af00      	add	r7, sp, #0
 80190b6:	6078      	str	r0, [r7, #4]
 80190b8:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_HID_EVENT_SET, hid, hid_event, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Current position of the head.  */
    current_hid_event =  hid -> ux_device_class_hid_event_array_head;
 80190ba:	687b      	ldr	r3, [r7, #4]
 80190bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80190be:	60bb      	str	r3, [r7, #8]
    
    /* If the pointer is NULL, the round robin buffer has not been activated.  */
    if (current_hid_event == UX_NULL)
 80190c0:	68bb      	ldr	r3, [r7, #8]
 80190c2:	2b00      	cmp	r3, #0
 80190c4:	d101      	bne.n	80190ca <_ux_device_class_hid_event_set+0x1a>
        return (UX_ERROR);
 80190c6:	23ff      	movs	r3, #255	@ 0xff
 80190c8:	e057      	b.n	801917a <_ux_device_class_hid_event_set+0xca>
    
    /* Calculate the next position.  */
    if ((current_hid_event + 1) == hid -> ux_device_class_hid_event_array_end)
 80190ca:	68bb      	ldr	r3, [r7, #8]
 80190cc:	332c      	adds	r3, #44	@ 0x2c
 80190ce:	001a      	movs	r2, r3
 80190d0:	687b      	ldr	r3, [r7, #4]
 80190d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80190d4:	429a      	cmp	r2, r3
 80190d6:	d103      	bne.n	80190e0 <_ux_device_class_hid_event_set+0x30>

        /* We are at the end, go back to the beginning.  */
        next_hid_event =  hid -> ux_device_class_hid_event_array;
 80190d8:	687b      	ldr	r3, [r7, #4]
 80190da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80190dc:	60fb      	str	r3, [r7, #12]
 80190de:	e002      	b.n	80190e6 <_ux_device_class_hid_event_set+0x36>
        
    else        

        /* We are not at the end, increment the head position.  */
        next_hid_event = current_hid_event + 1;
 80190e0:	68bb      	ldr	r3, [r7, #8]
 80190e2:	332c      	adds	r3, #44	@ 0x2c
 80190e4:	60fb      	str	r3, [r7, #12]
    

    /* Any place left for this event ? */
    if (next_hid_event == hid -> ux_device_class_hid_event_array_tail)
 80190e6:	687b      	ldr	r3, [r7, #4]
 80190e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80190ea:	68fa      	ldr	r2, [r7, #12]
 80190ec:	429a      	cmp	r2, r3
 80190ee:	d101      	bne.n	80190f4 <_ux_device_class_hid_event_set+0x44>
        return (UX_ERROR);
 80190f0:	23ff      	movs	r3, #255	@ 0xff
 80190f2:	e042      	b.n	801917a <_ux_device_class_hid_event_set+0xca>

    /* There is an event to report, get the current pointer to the event.  */
    current_hid_event =  hid -> ux_device_class_hid_event_array_head;
 80190f4:	687b      	ldr	r3, [r7, #4]
 80190f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80190f8:	60bb      	str	r3, [r7, #8]

    /* Update the head.  */
    hid -> ux_device_class_hid_event_array_head = next_hid_event;
 80190fa:	687b      	ldr	r3, [r7, #4]
 80190fc:	68fa      	ldr	r2, [r7, #12]
 80190fe:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Check if this event has a report ID.  */
    if (hid -> ux_device_class_hid_report_id == UX_TRUE)
 8019100:	687b      	ldr	r3, [r7, #4]
 8019102:	6a1b      	ldr	r3, [r3, #32]
 8019104:	2b01      	cmp	r3, #1
 8019106:	d121      	bne.n	801914c <_ux_device_class_hid_event_set+0x9c>
    {

        /* Yes, there's a report ID. Check to see if our event buffer can also
           fit the extra byte.  */
        if (hid_event -> ux_device_class_hid_event_length + 1 > UX_DEVICE_CLASS_HID_EVENT_BUFFER_LENGTH)
 8019108:	683b      	ldr	r3, [r7, #0]
 801910a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801910c:	3301      	adds	r3, #1
 801910e:	2b20      	cmp	r3, #32
 8019110:	d906      	bls.n	8019120 <_ux_device_class_hid_event_set+0x70>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_MEMORY_INSUFFICIENT);
 8019112:	2212      	movs	r2, #18
 8019114:	2107      	movs	r1, #7
 8019116:	2002      	movs	r0, #2
 8019118:	f7fe ff26 	bl	8017f68 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

            /* Return overflow error.  */
            return(UX_MEMORY_INSUFFICIENT);
 801911c:	2312      	movs	r3, #18
 801911e:	e02c      	b.n	801917a <_ux_device_class_hid_event_set+0xca>
        }

        /* Store the report ID.  */
        *current_hid_event -> ux_device_class_hid_event_buffer =  (UCHAR)(hid_event -> ux_device_class_hid_event_report_id);  
 8019120:	683b      	ldr	r3, [r7, #0]
 8019122:	681b      	ldr	r3, [r3, #0]
 8019124:	b2da      	uxtb	r2, r3
 8019126:	68bb      	ldr	r3, [r7, #8]
 8019128:	721a      	strb	r2, [r3, #8]
                
        /* Store the data itself.  */
        _ux_utility_memory_copy(current_hid_event -> ux_device_class_hid_event_buffer + 1, hid_event -> ux_device_class_hid_event_buffer,
 801912a:	68bb      	ldr	r3, [r7, #8]
 801912c:	3308      	adds	r3, #8
 801912e:	1c58      	adds	r0, r3, #1
 8019130:	683b      	ldr	r3, [r7, #0]
 8019132:	3308      	adds	r3, #8
 8019134:	0019      	movs	r1, r3
 8019136:	683b      	ldr	r3, [r7, #0]
 8019138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801913a:	001a      	movs	r2, r3
 801913c:	f7ff fa72 	bl	8018624 <_ux_utility_memory_copy>
                                hid_event -> ux_device_class_hid_event_length); /* Use case of memcpy is verified. */
    
        /* fill in the event structure from the user.  */
        current_hid_event -> ux_device_class_hid_event_length =  hid_event -> ux_device_class_hid_event_length + 1;    
 8019140:	683b      	ldr	r3, [r7, #0]
 8019142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019144:	1c5a      	adds	r2, r3, #1
 8019146:	68bb      	ldr	r3, [r7, #8]
 8019148:	629a      	str	r2, [r3, #40]	@ 0x28
 801914a:	e00e      	b.n	801916a <_ux_device_class_hid_event_set+0xba>
    }
    else
    {
    
        /* No report ID to consider.  */
        _ux_utility_memory_copy(current_hid_event -> ux_device_class_hid_event_buffer, hid_event -> ux_device_class_hid_event_buffer,
 801914c:	68bb      	ldr	r3, [r7, #8]
 801914e:	3308      	adds	r3, #8
 8019150:	0018      	movs	r0, r3
 8019152:	683b      	ldr	r3, [r7, #0]
 8019154:	3308      	adds	r3, #8
 8019156:	0019      	movs	r1, r3
 8019158:	683b      	ldr	r3, [r7, #0]
 801915a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801915c:	001a      	movs	r2, r3
 801915e:	f7ff fa61 	bl	8018624 <_ux_utility_memory_copy>
                                hid_event -> ux_device_class_hid_event_length); /* Use case of memcpy is verified. */

        /* fill in the event structure from the user.  */
        current_hid_event -> ux_device_class_hid_event_length = hid_event -> ux_device_class_hid_event_length;    
 8019162:	683b      	ldr	r3, [r7, #0]
 8019164:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8019166:	68bb      	ldr	r3, [r7, #8]
 8019168:	629a      	str	r2, [r3, #40]	@ 0x28
        hid -> ux_device_class_hid_event_state != UX_STATE_EXIT)
        hid -> ux_device_class_hid_event_state = UX_STATE_RESET;
#else

    /* Set an event to wake up the interrupt thread.  */
    _ux_device_event_flags_set(&hid -> ux_device_class_hid_event_flags_group, UX_DEVICE_CLASS_HID_NEW_EVENT, UX_OR);                
 801916a:	687b      	ldr	r3, [r7, #4]
 801916c:	3328      	adds	r3, #40	@ 0x28
 801916e:	2200      	movs	r2, #0
 8019170:	2101      	movs	r1, #1
 8019172:	0018      	movs	r0, r3
 8019174:	f7ff f865 	bl	8018242 <_ux_utility_event_flags_set>
#endif

    /* Return event status to the user.  */
    return(UX_SUCCESS);
 8019178:	2300      	movs	r3, #0
}
 801917a:	0018      	movs	r0, r3
 801917c:	46bd      	mov	sp, r7
 801917e:	b004      	add	sp, #16
 8019180:	bd80      	pop	{r7, pc}
	...

08019184 <_ux_device_class_hid_initialize>:
/*                                            added interrupt OUT support,*/
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_initialize(UX_SLAVE_CLASS_COMMAND *command)
{
 8019184:	b5b0      	push	{r4, r5, r7, lr}
 8019186:	b08c      	sub	sp, #48	@ 0x30
 8019188:	af06      	add	r7, sp, #24
 801918a:	6078      	str	r0, [r7, #4]
                                          
UX_SLAVE_CLASS_HID                      *hid;
UX_SLAVE_CLASS_HID_PARAMETER            *hid_parameter;
UX_SLAVE_CLASS                          *class;
UINT                                    status = UX_SUCCESS;
 801918c:	2300      	movs	r3, #0
 801918e:	617b      	str	r3, [r7, #20]


    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 8019190:	687b      	ldr	r3, [r7, #4]
 8019192:	6a1b      	ldr	r3, [r3, #32]
 8019194:	613b      	str	r3, [r7, #16]

    /* Create an instance of the device hid class.  */
    hid =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS_HID));
 8019196:	2268      	movs	r2, #104	@ 0x68
 8019198:	2100      	movs	r1, #0
 801919a:	2000      	movs	r0, #0
 801919c:	f7ff f8fc 	bl	8018398 <_ux_utility_memory_allocate>
 80191a0:	0003      	movs	r3, r0
 80191a2:	60fb      	str	r3, [r7, #12]

    /* Check for successful allocation.  */
    if (hid == UX_NULL)
 80191a4:	68fb      	ldr	r3, [r7, #12]
 80191a6:	2b00      	cmp	r3, #0
 80191a8:	d101      	bne.n	80191ae <_ux_device_class_hid_initialize+0x2a>
        return(UX_MEMORY_INSUFFICIENT);
 80191aa:	2312      	movs	r3, #18
 80191ac:	e0ac      	b.n	8019308 <_ux_device_class_hid_initialize+0x184>

    /* Save the address of the HID instance inside the HID container.  */
    class -> ux_slave_class_instance = (VOID *) hid;
 80191ae:	693b      	ldr	r3, [r7, #16]
 80191b0:	68fa      	ldr	r2, [r7, #12]
 80191b2:	649a      	str	r2, [r3, #72]	@ 0x48

#if !defined(UX_DEVICE_STANDALONE)

    /* Allocate some memory for the thread stack. */
    class -> ux_slave_class_thread_stack =  
            _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, UX_DEVICE_CLASS_HID_THREAD_STACK_SIZE);
 80191b4:	2380      	movs	r3, #128	@ 0x80
 80191b6:	00db      	lsls	r3, r3, #3
 80191b8:	001a      	movs	r2, r3
 80191ba:	2100      	movs	r1, #0
 80191bc:	2000      	movs	r0, #0
 80191be:	f7ff f8eb 	bl	8018398 <_ux_utility_memory_allocate>
 80191c2:	0001      	movs	r1, r0
    class -> ux_slave_class_thread_stack =  
 80191c4:	693a      	ldr	r2, [r7, #16]
 80191c6:	2380      	movs	r3, #128	@ 0x80
 80191c8:	005b      	lsls	r3, r3, #1
 80191ca:	50d1      	str	r1, [r2, r3]
    
    /* Check for successful allocation.  */
    if (class -> ux_slave_class_thread_stack == UX_NULL)
 80191cc:	693a      	ldr	r2, [r7, #16]
 80191ce:	2380      	movs	r3, #128	@ 0x80
 80191d0:	005b      	lsls	r3, r3, #1
 80191d2:	58d3      	ldr	r3, [r2, r3]
 80191d4:	2b00      	cmp	r3, #0
 80191d6:	d101      	bne.n	80191dc <_ux_device_class_hid_initialize+0x58>
        status = UX_MEMORY_INSUFFICIENT;
 80191d8:	2312      	movs	r3, #18
 80191da:	617b      	str	r3, [r7, #20]

    /* This instance needs to be running in a different thread. So start
       a new thread. We pass a pointer to the class to the new thread.  This thread
       does not start until we have a instance of the class. */
    if (status == UX_SUCCESS)
 80191dc:	697b      	ldr	r3, [r7, #20]
 80191de:	2b00      	cmp	r3, #0
 80191e0:	d11b      	bne.n	801921a <_ux_device_class_hid_initialize+0x96>
        status =  _ux_device_thread_create(&class -> ux_slave_class_thread, "ux_slave_hid_thread", 
 80191e2:	693b      	ldr	r3, [r7, #16]
 80191e4:	3350      	adds	r3, #80	@ 0x50
 80191e6:	0018      	movs	r0, r3
 80191e8:	693d      	ldr	r5, [r7, #16]
 80191ea:	693a      	ldr	r2, [r7, #16]
 80191ec:	2380      	movs	r3, #128	@ 0x80
 80191ee:	005b      	lsls	r3, r3, #1
 80191f0:	58d3      	ldr	r3, [r2, r3]
 80191f2:	4c47      	ldr	r4, [pc, #284]	@ (8019310 <_ux_device_class_hid_initialize+0x18c>)
 80191f4:	4947      	ldr	r1, [pc, #284]	@ (8019314 <_ux_device_class_hid_initialize+0x190>)
 80191f6:	2200      	movs	r2, #0
 80191f8:	9205      	str	r2, [sp, #20]
 80191fa:	2200      	movs	r2, #0
 80191fc:	9204      	str	r2, [sp, #16]
 80191fe:	2214      	movs	r2, #20
 8019200:	9203      	str	r2, [sp, #12]
 8019202:	2214      	movs	r2, #20
 8019204:	9202      	str	r2, [sp, #8]
 8019206:	2280      	movs	r2, #128	@ 0x80
 8019208:	00d2      	lsls	r2, r2, #3
 801920a:	9201      	str	r2, [sp, #4]
 801920c:	9300      	str	r3, [sp, #0]
 801920e:	002b      	movs	r3, r5
 8019210:	0022      	movs	r2, r4
 8019212:	f7ff fc62 	bl	8018ada <_ux_utility_thread_create>
 8019216:	0003      	movs	r3, r0
 8019218:	617b      	str	r3, [r7, #20]
    /* Set task function.  */
    class -> ux_slave_class_task_function = _ux_device_class_hid_tasks_run;
#endif

    /* Check the creation of this thread.  */
    if (status == UX_SUCCESS)
 801921a:	697b      	ldr	r3, [r7, #20]
 801921c:	2b00      	cmp	r3, #0
 801921e:	d15c      	bne.n	80192da <_ux_device_class_hid_initialize+0x156>
#if !defined(UX_DEVICE_STANDALONE)
        UX_THREAD_EXTENSION_PTR_SET(&(class -> ux_slave_class_thread), class)
#endif

        /* Get the pointer to the application parameters for the hid class.  */
        hid_parameter =  command -> ux_slave_class_command_parameter;
 8019220:	687b      	ldr	r3, [r7, #4]
 8019222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019224:	60bb      	str	r3, [r7, #8]

        /* Store all the application parameter information about the report.  */
        hid -> ux_device_class_hid_report_address             = hid_parameter -> ux_device_class_hid_parameter_report_address;
 8019226:	68bb      	ldr	r3, [r7, #8]
 8019228:	689a      	ldr	r2, [r3, #8]
 801922a:	68fb      	ldr	r3, [r7, #12]
 801922c:	61da      	str	r2, [r3, #28]
        hid -> ux_device_class_hid_report_length              = hid_parameter -> ux_device_class_hid_parameter_report_length;
 801922e:	68bb      	ldr	r3, [r7, #8]
 8019230:	691a      	ldr	r2, [r3, #16]
 8019232:	68fb      	ldr	r3, [r7, #12]
 8019234:	625a      	str	r2, [r3, #36]	@ 0x24
        hid -> ux_device_class_hid_report_id                  = hid_parameter -> ux_device_class_hid_parameter_report_id;
 8019236:	68bb      	ldr	r3, [r7, #8]
 8019238:	68da      	ldr	r2, [r3, #12]
 801923a:	68fb      	ldr	r3, [r7, #12]
 801923c:	621a      	str	r2, [r3, #32]

        /* Store the callback function.  */
        hid -> ux_device_class_hid_callback                   = hid_parameter -> ux_device_class_hid_parameter_callback;
 801923e:	68bb      	ldr	r3, [r7, #8]
 8019240:	695a      	ldr	r2, [r3, #20]
 8019242:	68fb      	ldr	r3, [r7, #12]
 8019244:	60da      	str	r2, [r3, #12]
        hid -> ux_device_class_hid_get_callback               = hid_parameter -> ux_device_class_hid_parameter_get_callback;
 8019246:	68bb      	ldr	r3, [r7, #8]
 8019248:	699a      	ldr	r2, [r3, #24]
 801924a:	68fb      	ldr	r3, [r7, #12]
 801924c:	611a      	str	r2, [r3, #16]

        /* Create the event array.  */
        hid -> ux_device_class_hid_event_array =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS_HID_EVENT), UX_DEVICE_CLASS_HID_MAX_EVENTS_QUEUE);
 801924e:	2310      	movs	r3, #16
 8019250:	222c      	movs	r2, #44	@ 0x2c
 8019252:	2100      	movs	r1, #0
 8019254:	2000      	movs	r0, #0
 8019256:	f7ff f9a7 	bl	80185a8 <_ux_utility_memory_allocate_mulc_safe>
 801925a:	0002      	movs	r2, r0
 801925c:	68fb      	ldr	r3, [r7, #12]
 801925e:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Check for successful allocation.  */
        if (hid -> ux_device_class_hid_event_array != UX_NULL)
 8019260:	68fb      	ldr	r3, [r7, #12]
 8019262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019264:	2b00      	cmp	r3, #0
 8019266:	d030      	beq.n	80192ca <_ux_device_class_hid_initialize+0x146>
        {

            /* Initialize the head and tail of the notification round robin buffers. 
               At first, the head and tail are pointing to the beginning of the array.  */
            hid -> ux_device_class_hid_event_array_head =  hid -> ux_device_class_hid_event_array;
 8019268:	68fb      	ldr	r3, [r7, #12]
 801926a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801926c:	68fb      	ldr	r3, [r7, #12]
 801926e:	65da      	str	r2, [r3, #92]	@ 0x5c
            hid -> ux_device_class_hid_event_array_tail =  hid -> ux_device_class_hid_event_array;
 8019270:	68fb      	ldr	r3, [r7, #12]
 8019272:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8019274:	68fb      	ldr	r3, [r7, #12]
 8019276:	661a      	str	r2, [r3, #96]	@ 0x60
            hid -> ux_device_class_hid_event_array_end  =  hid -> ux_device_class_hid_event_array + UX_DEVICE_CLASS_HID_MAX_EVENTS_QUEUE;
 8019278:	68fb      	ldr	r3, [r7, #12]
 801927a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801927c:	22b0      	movs	r2, #176	@ 0xb0
 801927e:	0092      	lsls	r2, r2, #2
 8019280:	189a      	adds	r2, r3, r2
 8019282:	68fb      	ldr	r3, [r7, #12]
 8019284:	665a      	str	r2, [r3, #100]	@ 0x64

            /* Store the start and stop signals if needed by the application.  */
            hid -> ux_slave_class_hid_instance_activate = hid_parameter -> ux_slave_class_hid_instance_activate;
 8019286:	68bb      	ldr	r3, [r7, #8]
 8019288:	681a      	ldr	r2, [r3, #0]
 801928a:	68fb      	ldr	r3, [r7, #12]
 801928c:	615a      	str	r2, [r3, #20]
            hid -> ux_slave_class_hid_instance_deactivate = hid_parameter -> ux_slave_class_hid_instance_deactivate;
 801928e:	68bb      	ldr	r3, [r7, #8]
 8019290:	685a      	ldr	r2, [r3, #4]
 8019292:	68fb      	ldr	r3, [r7, #12]
 8019294:	619a      	str	r2, [r3, #24]

            /* By default no event wait timeout.  */
            hid -> ux_device_class_hid_event_wait_timeout = UX_WAIT_FOREVER;
 8019296:	68fb      	ldr	r3, [r7, #12]
 8019298:	2201      	movs	r2, #1
 801929a:	4252      	negs	r2, r2
 801929c:	651a      	str	r2, [r3, #80]	@ 0x50

            return(UX_SUCCESS);
#else

            /* Create a event flag group for the hid class to synchronize with the event interrupt thread.  */
            status =  _ux_utility_event_flags_create(&hid -> ux_device_class_hid_event_flags_group, "ux_device_class_hid_event_flag");
 801929e:	68fb      	ldr	r3, [r7, #12]
 80192a0:	3328      	adds	r3, #40	@ 0x28
 80192a2:	4a1d      	ldr	r2, [pc, #116]	@ (8019318 <_ux_device_class_hid_initialize+0x194>)
 80192a4:	0011      	movs	r1, r2
 80192a6:	0018      	movs	r0, r3
 80192a8:	f7fe ff87 	bl	80181ba <_ux_utility_event_flags_create>
 80192ac:	0003      	movs	r3, r0
 80192ae:	617b      	str	r3, [r7, #20]

            /* Check status.  */
            if (status == UX_SUCCESS)
 80192b0:	697b      	ldr	r3, [r7, #20]
 80192b2:	2b00      	cmp	r3, #0
 80192b4:	d101      	bne.n	80192ba <_ux_device_class_hid_initialize+0x136>

                /* There is error, delete event flags.  */
                _ux_utility_event_flags_delete(&hid -> ux_device_class_hid_event_flags_group);
#endif
#else
                return(status);
 80192b6:	697b      	ldr	r3, [r7, #20]
 80192b8:	e026      	b.n	8019308 <_ux_device_class_hid_initialize+0x184>

            }
            else

                /* It's event error. */
                status =  UX_EVENT_ERROR;
 80192ba:	2318      	movs	r3, #24
 80192bc:	617b      	str	r3, [r7, #20]

            /* Free allocated event array memory.  */
            _ux_utility_memory_free(hid -> ux_device_class_hid_event_array);
 80192be:	68fb      	ldr	r3, [r7, #12]
 80192c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80192c2:	0018      	movs	r0, r3
 80192c4:	f7ff f9ca 	bl	801865c <_ux_utility_memory_free>
 80192c8:	e001      	b.n	80192ce <_ux_device_class_hid_initialize+0x14a>
#endif
        }
        else
            status =  UX_MEMORY_INSUFFICIENT;
 80192ca:	2312      	movs	r3, #18
 80192cc:	617b      	str	r3, [r7, #20]

#if !defined(UX_DEVICE_STANDALONE)

        /* Delete thread.  */
        _ux_device_thread_delete(&class -> ux_slave_class_thread);
 80192ce:	693b      	ldr	r3, [r7, #16]
 80192d0:	3350      	adds	r3, #80	@ 0x50
 80192d2:	0018      	movs	r0, r3
 80192d4:	f7ff fc2d 	bl	8018b32 <_ux_utility_thread_delete>
 80192d8:	e001      	b.n	80192de <_ux_device_class_hid_initialize+0x15a>
#endif
    }
    else
        status = (UX_THREAD_ERROR);
 80192da:	2316      	movs	r3, #22
 80192dc:	617b      	str	r3, [r7, #20]

#if !defined(UX_DEVICE_STANDALONE)

    /* Free stack. */
    if (class -> ux_slave_class_thread_stack)
 80192de:	693a      	ldr	r2, [r7, #16]
 80192e0:	2380      	movs	r3, #128	@ 0x80
 80192e2:	005b      	lsls	r3, r3, #1
 80192e4:	58d3      	ldr	r3, [r2, r3]
 80192e6:	2b00      	cmp	r3, #0
 80192e8:	d006      	beq.n	80192f8 <_ux_device_class_hid_initialize+0x174>
        _ux_utility_memory_free(class -> ux_slave_class_thread_stack);
 80192ea:	693a      	ldr	r2, [r7, #16]
 80192ec:	2380      	movs	r3, #128	@ 0x80
 80192ee:	005b      	lsls	r3, r3, #1
 80192f0:	58d3      	ldr	r3, [r2, r3]
 80192f2:	0018      	movs	r0, r3
 80192f4:	f7ff f9b2 	bl	801865c <_ux_utility_memory_free>
#endif

    /* Unmount instance. */
    class -> ux_slave_class_instance =  UX_NULL;
 80192f8:	693b      	ldr	r3, [r7, #16]
 80192fa:	2200      	movs	r2, #0
 80192fc:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Free HID instance. */
    _ux_utility_memory_free(hid);
 80192fe:	68fb      	ldr	r3, [r7, #12]
 8019300:	0018      	movs	r0, r3
 8019302:	f7ff f9ab 	bl	801865c <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 8019306:	697b      	ldr	r3, [r7, #20]
}
 8019308:	0018      	movs	r0, r3
 801930a:	46bd      	mov	sp, r7
 801930c:	b006      	add	sp, #24
 801930e:	bdb0      	pop	{r4, r5, r7, pc}
 8019310:	0801931d 	.word	0x0801931d
 8019314:	0801f42c 	.word	0x0801f42c
 8019318:	0801f440 	.word	0x0801f440

0801931c <_ux_device_class_hid_interrupt_thread>:
/*                                            off for standalone compile, */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_device_class_hid_interrupt_thread(ULONG hid_class)
{
 801931c:	b590      	push	{r4, r7, lr}
 801931e:	b097      	sub	sp, #92	@ 0x5c
 8019320:	af02      	add	r7, sp, #8
 8019322:	6078      	str	r0, [r7, #4]
UCHAR                       *buffer;
ULONG                       actual_flags;


    /* Cast properly the hid instance.  */
    UX_THREAD_EXTENSION_PTR_GET(class, UX_SLAVE_CLASS, hid_class)
 8019324:	687b      	ldr	r3, [r7, #4]
 8019326:	64fb      	str	r3, [r7, #76]	@ 0x4c
    
    /* Get the hid instance from this class container.  */
    hid =  (UX_SLAVE_CLASS_HID *) class -> ux_slave_class_instance;
 8019328:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801932a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801932c:	64bb      	str	r3, [r7, #72]	@ 0x48
    
    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801932e:	4b43      	ldr	r3, [pc, #268]	@ (801943c <_ux_device_class_hid_interrupt_thread+0x120>)
 8019330:	681b      	ldr	r3, [r3, #0]
 8019332:	3320      	adds	r3, #32
 8019334:	647b      	str	r3, [r7, #68]	@ 0x44
    /* This thread runs forever but can be suspended or resumed.  */
    while(1)
    {

        /* All HID events are on the interrupt endpoint IN, from the host.  */
        transfer_request_in =  &hid -> ux_device_class_hid_interrupt_endpoint -> ux_slave_endpoint_transfer_request;
 8019336:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019338:	685b      	ldr	r3, [r3, #4]
 801933a:	3330      	adds	r3, #48	@ 0x30
 801933c:	643b      	str	r3, [r7, #64]	@ 0x40

        /* As long as the device is in the CONFIGURED state.  */
        while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801933e:	e070      	b.n	8019422 <_ux_device_class_hid_interrupt_thread+0x106>
        { 

            /* Wait until we have a event sent by the application
               or a change in the idle state to send last or empty report.  */
            status =  _ux_utility_event_flags_get(&hid -> ux_device_class_hid_event_flags_group,
 8019340:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019342:	3328      	adds	r3, #40	@ 0x28
 8019344:	0018      	movs	r0, r3
 8019346:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019348:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801934a:	2208      	movs	r2, #8
 801934c:	18ba      	adds	r2, r7, r2
 801934e:	9300      	str	r3, [sp, #0]
 8019350:	0013      	movs	r3, r2
 8019352:	2201      	movs	r2, #1
 8019354:	2103      	movs	r1, #3
 8019356:	f7fe ff59 	bl	801820c <_ux_utility_event_flags_get>
 801935a:	0003      	movs	r3, r0
 801935c:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                                    UX_DEVICE_CLASS_HID_EVENTS_MASK, UX_OR_CLEAR, &actual_flags,
                                                    hid -> ux_device_class_hid_event_wait_timeout);

            /* If there is no event, check if we have timeout defined.  */
            if (status == UX_NO_EVENTS)
 801935e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019360:	2b07      	cmp	r3, #7
 8019362:	d126      	bne.n	80193b2 <_ux_device_class_hid_interrupt_thread+0x96>
            {

                /* There is no event exists on timeout, insert last.  */

                /* Check if no request been ready.  */
                if (transfer_request_in -> ux_slave_transfer_request_requested_length == 0)
 8019364:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8019366:	695b      	ldr	r3, [r3, #20]
 8019368:	2b00      	cmp	r3, #0
 801936a:	d10b      	bne.n	8019384 <_ux_device_class_hid_interrupt_thread+0x68>
                {

                    /* Assume the request use whole interrupt transfer payload.  */
                    transfer_request_in -> ux_slave_transfer_request_requested_length =
                            transfer_request_in -> ux_slave_transfer_request_transfer_length;
 801936c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801936e:	6a1a      	ldr	r2, [r3, #32]
                    transfer_request_in -> ux_slave_transfer_request_requested_length =
 8019370:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8019372:	615a      	str	r2, [r3, #20]

                    /* Set the data to zeros.  */
                    _ux_utility_memory_set(
                        transfer_request_in -> ux_slave_transfer_request_data_pointer, 0,
 8019374:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8019376:	68d8      	ldr	r0, [r3, #12]
                    _ux_utility_memory_set(
 8019378:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801937a:	695b      	ldr	r3, [r3, #20]
 801937c:	001a      	movs	r2, r3
 801937e:	2100      	movs	r1, #0
 8019380:	f7ff fa48 	bl	8018814 <_ux_utility_memory_set>
                        transfer_request_in -> ux_slave_transfer_request_requested_length); /* Use case of memset is verified. */
                }

                /* Send the request to the device controller.  */
                status =  _ux_device_stack_transfer_request(transfer_request_in, 
 8019384:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8019386:	6959      	ldr	r1, [r3, #20]
 8019388:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801938a:	695a      	ldr	r2, [r3, #20]
 801938c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801938e:	0018      	movs	r0, r3
 8019390:	f004 f90e 	bl	801d5b0 <_ux_device_stack_transfer_request>
 8019394:	0003      	movs	r3, r0
 8019396:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                transfer_request_in -> ux_slave_transfer_request_requested_length,
                                transfer_request_in -> ux_slave_transfer_request_requested_length);

                /* Check error code. We don't want to invoke the error callback
                   if the device was disconnected, since that's expected.  */
                if (status != UX_SUCCESS && status != UX_TRANSFER_BUS_RESET)
 8019398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801939a:	2b00      	cmp	r3, #0
 801939c:	d040      	beq.n	8019420 <_ux_device_class_hid_interrupt_thread+0x104>
 801939e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80193a0:	2b26      	cmp	r3, #38	@ 0x26
 80193a2:	d03d      	beq.n	8019420 <_ux_device_class_hid_interrupt_thread+0x104>

                    /* Error trap. */
                    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, status);
 80193a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80193a6:	001a      	movs	r2, r3
 80193a8:	2107      	movs	r1, #7
 80193aa:	2002      	movs	r0, #2
 80193ac:	f7fe fddc 	bl	8017f68 <_ux_system_error_handler>

                /* Next: check events.  */
                continue;
 80193b0:	e036      	b.n	8019420 <_ux_device_class_hid_interrupt_thread+0x104>
            }

            /* Check the completion code. */
            if (status != UX_SUCCESS)
 80193b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80193b4:	2b00      	cmp	r3, #0
 80193b6:	d029      	beq.n	801940c <_ux_device_class_hid_interrupt_thread+0xf0>
            {

                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, status);
 80193b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80193ba:	001a      	movs	r2, r3
 80193bc:	2107      	movs	r1, #7
 80193be:	2002      	movs	r0, #2
 80193c0:	f7fe fdd2 	bl	8017f68 <_ux_system_error_handler>

                /* Do not proceed.  */
                return;
 80193c4:	e037      	b.n	8019436 <_ux_device_class_hid_interrupt_thread+0x11a>
            /* Check if we have an event to report.  */
            while (_ux_device_class_hid_event_get(hid, &hid_event) == UX_SUCCESS)
            {

                /* Prepare the event data payload from the hid event structure.  Get a pointer to the buffer area.  */
                buffer =  transfer_request_in -> ux_slave_transfer_request_data_pointer;
 80193c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80193c8:	68db      	ldr	r3, [r3, #12]
 80193ca:	63bb      	str	r3, [r7, #56]	@ 0x38
            
                /* Copy the event buffer into the target buffer.  */
                _ux_utility_memory_copy(buffer, hid_event.ux_device_class_hid_event_buffer, hid_event.ux_device_class_hid_event_length); /* Use case of memcpy is verified. */
 80193cc:	240c      	movs	r4, #12
 80193ce:	193b      	adds	r3, r7, r4
 80193d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80193d2:	193b      	adds	r3, r7, r4
 80193d4:	3308      	adds	r3, #8
 80193d6:	0019      	movs	r1, r3
 80193d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80193da:	0018      	movs	r0, r3
 80193dc:	f7ff f922 	bl	8018624 <_ux_utility_memory_copy>
            
                /* Send the request to the device controller.  */
                status =  _ux_device_stack_transfer_request(transfer_request_in, hid_event.ux_device_class_hid_event_length, 
 80193e0:	193b      	adds	r3, r7, r4
 80193e2:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80193e4:	193b      	adds	r3, r7, r4
 80193e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80193e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80193ea:	0018      	movs	r0, r3
 80193ec:	f004 f8e0 	bl	801d5b0 <_ux_device_stack_transfer_request>
 80193f0:	0003      	movs	r3, r0
 80193f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                                                hid_event.ux_device_class_hid_event_length);
                
                /* Check error code. We don't want to invoke the error callback
                   if the device was disconnected, since that's expected.  */
                if (status != UX_SUCCESS && status != UX_TRANSFER_BUS_RESET)
 80193f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80193f6:	2b00      	cmp	r3, #0
 80193f8:	d008      	beq.n	801940c <_ux_device_class_hid_interrupt_thread+0xf0>
 80193fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80193fc:	2b26      	cmp	r3, #38	@ 0x26
 80193fe:	d005      	beq.n	801940c <_ux_device_class_hid_interrupt_thread+0xf0>

                    /* Error trap. */
                    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, status);
 8019400:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019402:	001a      	movs	r2, r3
 8019404:	2107      	movs	r1, #7
 8019406:	2002      	movs	r0, #2
 8019408:	f7fe fdae 	bl	8017f68 <_ux_system_error_handler>
            while (_ux_device_class_hid_event_get(hid, &hid_event) == UX_SUCCESS)
 801940c:	230c      	movs	r3, #12
 801940e:	18fa      	adds	r2, r7, r3
 8019410:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019412:	0011      	movs	r1, r2
 8019414:	0018      	movs	r0, r3
 8019416:	f7ff fe01 	bl	801901c <_ux_device_class_hid_event_get>
 801941a:	1e03      	subs	r3, r0, #0
 801941c:	d0d3      	beq.n	80193c6 <_ux_device_class_hid_interrupt_thread+0xaa>
 801941e:	e000      	b.n	8019422 <_ux_device_class_hid_interrupt_thread+0x106>
                continue;
 8019420:	46c0      	nop			@ (mov r8, r8)
        while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 8019422:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8019424:	681b      	ldr	r3, [r3, #0]
 8019426:	2b03      	cmp	r3, #3
 8019428:	d08a      	beq.n	8019340 <_ux_device_class_hid_interrupt_thread+0x24>
            }                
        }
             
        /* We need to suspend ourselves. We will be resumed by the device enumeration module.  */
        _ux_device_thread_suspend(&class -> ux_slave_class_thread);
 801942a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801942c:	3350      	adds	r3, #80	@ 0x50
 801942e:	0018      	movs	r0, r3
 8019430:	f7ff fba8 	bl	8018b84 <_ux_utility_thread_suspend>
        transfer_request_in =  &hid -> ux_device_class_hid_interrupt_endpoint -> ux_slave_endpoint_transfer_request;
 8019434:	e77f      	b.n	8019336 <_ux_device_class_hid_interrupt_thread+0x1a>
    }
}
 8019436:	46bd      	mov	sp, r7
 8019438:	b015      	add	sp, #84	@ 0x54
 801943a:	bd90      	pop	{r4, r7, pc}
 801943c:	20011c18 	.word	0x20011c18

08019440 <_ux_device_class_hid_report_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_report_get(UX_SLAVE_CLASS_HID *hid, ULONG descriptor_type, 
                                            ULONG request_index, ULONG host_length)
{
 8019440:	b590      	push	{r4, r7, lr}
 8019442:	b097      	sub	sp, #92	@ 0x5c
 8019444:	af00      	add	r7, sp, #0
 8019446:	60f8      	str	r0, [r7, #12]
 8019448:	60b9      	str	r1, [r7, #8]
 801944a:	607a      	str	r2, [r7, #4]
 801944c:	603b      	str	r3, [r7, #0]
UCHAR                           report_id;
UCHAR                           report_type;
UX_SLAVE_CLASS_HID_EVENT        hid_event;
ULONG                           hid_event_length;
UCHAR                           *buffer;
UINT                            status =  UX_ERROR;
 801944e:	23ff      	movs	r3, #255	@ 0xff
 8019450:	653b      	str	r3, [r7, #80]	@ 0x50

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_HID_REPORT_GET, hid, descriptor_type, request_index, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8019452:	4b45      	ldr	r3, [pc, #276]	@ (8019568 <_ux_device_class_hid_report_get+0x128>)
 8019454:	681b      	ldr	r3, [r3, #0]
 8019456:	3320      	adds	r3, #32
 8019458:	64fb      	str	r3, [r7, #76]	@ 0x4c
    
    /* Get the control endpoint associated with the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801945a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801945c:	333c      	adds	r3, #60	@ 0x3c
 801945e:	64bb      	str	r3, [r7, #72]	@ 0x48

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8019460:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019462:	3330      	adds	r3, #48	@ 0x30
 8019464:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Get report ID (wValue.lower) and report type (wValue.higher).  */
    report_id   = *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE + 0);
 8019466:	2443      	movs	r4, #67	@ 0x43
 8019468:	193b      	adds	r3, r7, r4
 801946a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801946c:	2156      	movs	r1, #86	@ 0x56
 801946e:	5c52      	ldrb	r2, [r2, r1]
 8019470:	701a      	strb	r2, [r3, #0]
    report_type = *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE + 1);
 8019472:	2042      	movs	r0, #66	@ 0x42
 8019474:	183b      	adds	r3, r7, r0
 8019476:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8019478:	2157      	movs	r1, #87	@ 0x57
 801947a:	5c52      	ldrb	r2, [r2, r1]
 801947c:	701a      	strb	r2, [r3, #0]

    /* Set the direction to OUT.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801947e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8019480:	2203      	movs	r2, #3
 8019482:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Prepare the event data payload from the hid event structure.  Get a pointer to the buffer area.  */
    buffer =  transfer_request -> ux_slave_transfer_request_data_pointer;
 8019484:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8019486:	68db      	ldr	r3, [r3, #12]
 8019488:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Initialize event fields.  */
    hid_event.ux_device_class_hid_event_report_id   = report_id;
 801948a:	193b      	adds	r3, r7, r4
 801948c:	781a      	ldrb	r2, [r3, #0]
 801948e:	2110      	movs	r1, #16
 8019490:	187b      	adds	r3, r7, r1
 8019492:	601a      	str	r2, [r3, #0]
    hid_event.ux_device_class_hid_event_report_type = report_type;
 8019494:	183b      	adds	r3, r7, r0
 8019496:	781a      	ldrb	r2, [r3, #0]
 8019498:	187b      	adds	r3, r7, r1
 801949a:	605a      	str	r2, [r3, #4]
    hid_event.ux_device_class_hid_event_length      = UX_DEVICE_CLASS_HID_EVENT_BUFFER_LENGTH;
 801949c:	187b      	adds	r3, r7, r1
 801949e:	2220      	movs	r2, #32
 80194a0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* If it's input report without ID try to get it from event queue head.  */
    if (report_type == UX_DEVICE_CLASS_HID_REPORT_TYPE_INPUT &&
 80194a2:	183b      	adds	r3, r7, r0
 80194a4:	781b      	ldrb	r3, [r3, #0]
 80194a6:	2b01      	cmp	r3, #1
 80194a8:	d10c      	bne.n	80194c4 <_ux_device_class_hid_report_get+0x84>
        hid -> ux_device_class_hid_report_id != UX_TRUE)
 80194aa:	68fb      	ldr	r3, [r7, #12]
 80194ac:	6a1b      	ldr	r3, [r3, #32]
    if (report_type == UX_DEVICE_CLASS_HID_REPORT_TYPE_INPUT &&
 80194ae:	2b01      	cmp	r3, #1
 80194b0:	d008      	beq.n	80194c4 <_ux_device_class_hid_report_get+0x84>

        /* Check if we have an event to report.  */
        status = _ux_device_class_hid_event_get(hid, &hid_event);
 80194b2:	187a      	adds	r2, r7, r1
 80194b4:	68fb      	ldr	r3, [r7, #12]
 80194b6:	0011      	movs	r1, r2
 80194b8:	0018      	movs	r0, r3
 80194ba:	f7ff fdaf 	bl	801901c <_ux_device_class_hid_event_get>
 80194be:	0003      	movs	r3, r0
 80194c0:	653b      	str	r3, [r7, #80]	@ 0x50
 80194c2:	e00c      	b.n	80194de <_ux_device_class_hid_report_get+0x9e>
    /* Try to get event from application callback.  */
    else
    {
        
        /* Let application fill event.  */
        if (hid -> ux_device_class_hid_get_callback != UX_NULL)
 80194c4:	68fb      	ldr	r3, [r7, #12]
 80194c6:	691b      	ldr	r3, [r3, #16]
 80194c8:	2b00      	cmp	r3, #0
 80194ca:	d008      	beq.n	80194de <_ux_device_class_hid_report_get+0x9e>
            status = hid -> ux_device_class_hid_get_callback(hid, &hid_event);
 80194cc:	68fb      	ldr	r3, [r7, #12]
 80194ce:	691b      	ldr	r3, [r3, #16]
 80194d0:	2210      	movs	r2, #16
 80194d2:	18b9      	adds	r1, r7, r2
 80194d4:	68fa      	ldr	r2, [r7, #12]
 80194d6:	0010      	movs	r0, r2
 80194d8:	4798      	blx	r3
 80194da:	0003      	movs	r3, r0
 80194dc:	653b      	str	r3, [r7, #80]	@ 0x50
    }

    if (status == UX_SUCCESS)
 80194de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80194e0:	2b00      	cmp	r3, #0
 80194e2:	d124      	bne.n	801952e <_ux_device_class_hid_report_get+0xee>
    {

        /* Get the length to send back to the host.  */
        if (host_length < hid_event.ux_device_class_hid_event_length)
 80194e4:	2310      	movs	r3, #16
 80194e6:	18fb      	adds	r3, r7, r3
 80194e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80194ea:	683a      	ldr	r2, [r7, #0]
 80194ec:	429a      	cmp	r2, r3
 80194ee:	d202      	bcs.n	80194f6 <_ux_device_class_hid_report_get+0xb6>
            hid_event_length =  host_length;
 80194f0:	683b      	ldr	r3, [r7, #0]
 80194f2:	657b      	str	r3, [r7, #84]	@ 0x54
 80194f4:	e003      	b.n	80194fe <_ux_device_class_hid_report_get+0xbe>
        else
            hid_event_length =  hid_event.ux_device_class_hid_event_length;
 80194f6:	2310      	movs	r3, #16
 80194f8:	18fb      	adds	r3, r7, r3
 80194fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80194fc:	657b      	str	r3, [r7, #84]	@ 0x54
        if (hid_event_length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 80194fe:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8019500:	2380      	movs	r3, #128	@ 0x80
 8019502:	005b      	lsls	r3, r3, #1
 8019504:	429a      	cmp	r2, r3
 8019506:	d902      	bls.n	801950e <_ux_device_class_hid_report_get+0xce>
            hid_event_length = UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH;
 8019508:	2380      	movs	r3, #128	@ 0x80
 801950a:	005b      	lsls	r3, r3, #1
 801950c:	657b      	str	r3, [r7, #84]	@ 0x54

        /* First reset it.  */
        _ux_utility_memory_set(buffer, 0, hid_event_length); /* Use case of memset is verified. */
 801950e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8019510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019512:	2100      	movs	r1, #0
 8019514:	0018      	movs	r0, r3
 8019516:	f7ff f97d 	bl	8018814 <_ux_utility_memory_set>

        /* Copy the event buffer into the target buffer.  */
        _ux_utility_memory_copy(buffer, hid_event.ux_device_class_hid_event_buffer, hid_event_length); /* Use case of memcpy is verified. */
 801951a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801951c:	2310      	movs	r3, #16
 801951e:	18fb      	adds	r3, r7, r3
 8019520:	3308      	adds	r3, #8
 8019522:	0019      	movs	r1, r3
 8019524:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019526:	0018      	movs	r0, r3
 8019528:	f7ff f87c 	bl	8018624 <_ux_utility_memory_copy>
 801952c:	e00e      	b.n	801954c <_ux_device_class_hid_report_get+0x10c>
    {

        /* There's no event, so send back zero'd memory.  */

        /* Get the length to send back to the host.  */
        if (host_length < UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801952e:	683b      	ldr	r3, [r7, #0]
 8019530:	2bff      	cmp	r3, #255	@ 0xff
 8019532:	d802      	bhi.n	801953a <_ux_device_class_hid_report_get+0xfa>
            hid_event_length =  host_length;
 8019534:	683b      	ldr	r3, [r7, #0]
 8019536:	657b      	str	r3, [r7, #84]	@ 0x54
 8019538:	e002      	b.n	8019540 <_ux_device_class_hid_report_get+0x100>
        else
            hid_event_length =  UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH;
 801953a:	2380      	movs	r3, #128	@ 0x80
 801953c:	005b      	lsls	r3, r3, #1
 801953e:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Reset it.  */
        _ux_utility_memory_set(buffer, 0, hid_event_length); /* Use case of memset is verified. */
 8019540:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8019542:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019544:	2100      	movs	r1, #0
 8019546:	0018      	movs	r0, r3
 8019548:	f7ff f964 	bl	8018814 <_ux_utility_memory_set>
    }

    /* We can send the report.  */
    status =  _ux_device_stack_transfer_request(transfer_request, hid_event_length, host_length);
 801954c:	683a      	ldr	r2, [r7, #0]
 801954e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8019550:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8019552:	0018      	movs	r0, r3
 8019554:	f004 f82c 	bl	801d5b0 <_ux_device_stack_transfer_request>
 8019558:	0003      	movs	r3, r0
 801955a:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Return the status to the caller.  */
    return(status);
 801955c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 801955e:	0018      	movs	r0, r3
 8019560:	46bd      	mov	sp, r7
 8019562:	b017      	add	sp, #92	@ 0x5c
 8019564:	bd90      	pop	{r4, r7, pc}
 8019566:	46c0      	nop			@ (mov r8, r8)
 8019568:	20011c18 	.word	0x20011c18

0801956c <_ux_device_class_hid_report_set>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_report_set(UX_SLAVE_CLASS_HID *hid, ULONG descriptor_type, 
                                            ULONG request_index, ULONG host_length)
{
 801956c:	b590      	push	{r4, r7, lr}
 801956e:	b095      	sub	sp, #84	@ 0x54
 8019570:	af00      	add	r7, sp, #0
 8019572:	60f8      	str	r0, [r7, #12]
 8019574:	60b9      	str	r1, [r7, #8]
 8019576:	607a      	str	r2, [r7, #4]
 8019578:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_HID_REPORT_SET, hid, descriptor_type, request_index, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801957a:	4b25      	ldr	r3, [pc, #148]	@ (8019610 <_ux_device_class_hid_report_set+0xa4>)
 801957c:	681b      	ldr	r3, [r3, #0]
 801957e:	3320      	adds	r3, #32
 8019580:	64bb      	str	r3, [r7, #72]	@ 0x48
    
    /* Get the control endpoint associated with the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 8019582:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019584:	333c      	adds	r3, #60	@ 0x3c
 8019586:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8019588:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801958a:	3330      	adds	r3, #48	@ 0x30
 801958c:	643b      	str	r3, [r7, #64]	@ 0x40
    
    /* Set the event type to OUTPUT.  */
    hid_event.ux_device_class_hid_event_report_type =  descriptor_type;
 801958e:	2114      	movs	r1, #20
 8019590:	187b      	adds	r3, r7, r1
 8019592:	68ba      	ldr	r2, [r7, #8]
 8019594:	605a      	str	r2, [r3, #4]
    
    /* Get HID data address.  */
    hid_buffer = transfer_request -> ux_slave_transfer_request_data_pointer;
 8019596:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8019598:	68db      	ldr	r3, [r3, #12]
 801959a:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for report ID in this HID descriptor.  */
    if (hid -> ux_device_class_hid_report_id == UX_TRUE)
 801959c:	68fb      	ldr	r3, [r7, #12]
 801959e:	6a1b      	ldr	r3, [r3, #32]
 80195a0:	2b01      	cmp	r3, #1
 80195a2:	d10d      	bne.n	80195c0 <_ux_device_class_hid_report_set+0x54>
    {
        /* Set the report ID, First byte of data payload.  */
        hid_event.ux_device_class_hid_event_report_id = (ULONG) *hid_buffer;
 80195a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80195a6:	781b      	ldrb	r3, [r3, #0]
 80195a8:	001a      	movs	r2, r3
 80195aa:	187b      	adds	r3, r7, r1
 80195ac:	601a      	str	r2, [r3, #0]

        /* Set the length = total length - report ID. */
        hid_event.ux_device_class_hid_event_length = transfer_request -> ux_slave_transfer_request_actual_length -1;
 80195ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80195b0:	699b      	ldr	r3, [r3, #24]
 80195b2:	1e5a      	subs	r2, r3, #1
 80195b4:	187b      	adds	r3, r7, r1
 80195b6:	629a      	str	r2, [r3, #40]	@ 0x28
    
        /* Set HID data after report ID.  */
        hid_buffer++;
 80195b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80195ba:	3301      	adds	r3, #1
 80195bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80195be:	e007      	b.n	80195d0 <_ux_device_class_hid_report_set+0x64>
    }
        
    else
    {    
        /* Set the report ID, not used here.  */
        hid_event.ux_device_class_hid_event_report_id = 0;
 80195c0:	2114      	movs	r1, #20
 80195c2:	187b      	adds	r3, r7, r1
 80195c4:	2200      	movs	r2, #0
 80195c6:	601a      	str	r2, [r3, #0]

        /* Set the length.  */
        hid_event.ux_device_class_hid_event_length = transfer_request -> ux_slave_transfer_request_actual_length;
 80195c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80195ca:	699a      	ldr	r2, [r3, #24]
 80195cc:	187b      	adds	r3, r7, r1
 80195ce:	629a      	str	r2, [r3, #40]	@ 0x28
    }
        
    /* Copy the buffer received from the host.  Check for overflow. */
    if (hid_event.ux_device_class_hid_event_length > UX_DEVICE_CLASS_HID_EVENT_BUFFER_LENGTH)
 80195d0:	2214      	movs	r2, #20
 80195d2:	18bb      	adds	r3, r7, r2
 80195d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80195d6:	2b20      	cmp	r3, #32
 80195d8:	d902      	bls.n	80195e0 <_ux_device_class_hid_report_set+0x74>
    
        /* Overflow detected.  */
        hid_event.ux_device_class_hid_event_length = UX_DEVICE_CLASS_HID_EVENT_BUFFER_LENGTH;        
 80195da:	18bb      	adds	r3, r7, r2
 80195dc:	2220      	movs	r2, #32
 80195de:	629a      	str	r2, [r3, #40]	@ 0x28
        
    /* Now we can safely copy the payload.  */
    _ux_utility_memory_copy(hid_event.ux_device_class_hid_event_buffer, hid_buffer, 
 80195e0:	2414      	movs	r4, #20
 80195e2:	193b      	adds	r3, r7, r4
 80195e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80195e6:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80195e8:	193b      	adds	r3, r7, r4
 80195ea:	3308      	adds	r3, #8
 80195ec:	0018      	movs	r0, r3
 80195ee:	f7ff f819 	bl	8018624 <_ux_utility_memory_copy>
                                hid_event.ux_device_class_hid_event_length); /* Use case of memcpy is verified. */

    /* If there is a callback defined by the application, send the hid event to it.  */
    if (hid -> ux_device_class_hid_callback != UX_NULL)
 80195f2:	68fb      	ldr	r3, [r7, #12]
 80195f4:	68db      	ldr	r3, [r3, #12]
 80195f6:	2b00      	cmp	r3, #0
 80195f8:	d005      	beq.n	8019606 <_ux_device_class_hid_report_set+0x9a>
    
        /* Callback exists. */
        hid -> ux_device_class_hid_callback(hid, &hid_event);
 80195fa:	68fb      	ldr	r3, [r7, #12]
 80195fc:	68db      	ldr	r3, [r3, #12]
 80195fe:	1939      	adds	r1, r7, r4
 8019600:	68fa      	ldr	r2, [r7, #12]
 8019602:	0010      	movs	r0, r2
 8019604:	4798      	blx	r3
        
    /* Return the status to the caller.  */
    return(UX_SUCCESS);
 8019606:	2300      	movs	r3, #0
}
 8019608:	0018      	movs	r0, r3
 801960a:	46bd      	mov	sp, r7
 801960c:	b015      	add	sp, #84	@ 0x54
 801960e:	bd90      	pop	{r4, r7, pc}
 8019610:	20011c18 	.word	0x20011c18

08019614 <_ux_device_class_hid_uninitialize>:
/*                                            added interrupt OUT support,*/
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_uninitialize(UX_SLAVE_CLASS_COMMAND *command)
{
 8019614:	b580      	push	{r7, lr}
 8019616:	b084      	sub	sp, #16
 8019618:	af00      	add	r7, sp, #0
 801961a:	6078      	str	r0, [r7, #4]
UX_SLAVE_CLASS_HID                      *hid;
UX_SLAVE_CLASS                          *class;


    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 801961c:	687b      	ldr	r3, [r7, #4]
 801961e:	6a1b      	ldr	r3, [r3, #32]
 8019620:	60fb      	str	r3, [r7, #12]

    /* Get the class instance in the container.  */
    hid = (UX_SLAVE_CLASS_HID *) class -> ux_slave_class_instance;
 8019622:	68fb      	ldr	r3, [r7, #12]
 8019624:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8019626:	60bb      	str	r3, [r7, #8]

#if !defined(UX_DEVICE_STANDALONE)

    /* Remove HID thread.  */
    _ux_device_thread_delete(&class -> ux_slave_class_thread);
 8019628:	68fb      	ldr	r3, [r7, #12]
 801962a:	3350      	adds	r3, #80	@ 0x50
 801962c:	0018      	movs	r0, r3
 801962e:	f7ff fa80 	bl	8018b32 <_ux_utility_thread_delete>

    /* Remove the thread used by HID.  */
    _ux_utility_memory_free(class -> ux_slave_class_thread_stack);
 8019632:	68fa      	ldr	r2, [r7, #12]
 8019634:	2380      	movs	r3, #128	@ 0x80
 8019636:	005b      	lsls	r3, r3, #1
 8019638:	58d3      	ldr	r3, [r2, r3]
 801963a:	0018      	movs	r0, r3
 801963c:	f7ff f80e 	bl	801865c <_ux_utility_memory_free>

    /* Delete the event flag group for the hid class.  */
    _ux_device_event_flags_delete(&hid -> ux_device_class_hid_event_flags_group);
 8019640:	68bb      	ldr	r3, [r7, #8]
 8019642:	3328      	adds	r3, #40	@ 0x28
 8019644:	0018      	movs	r0, r3
 8019646:	f7fe fdd2 	bl	80181ee <_ux_utility_event_flags_delete>
#endif

    /* Free memory for the array. */
    _ux_utility_memory_free(hid -> ux_device_class_hid_event_array);
 801964a:	68bb      	ldr	r3, [r7, #8]
 801964c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801964e:	0018      	movs	r0, r3
 8019650:	f7ff f804 	bl	801865c <_ux_utility_memory_free>
        hid -> ux_device_class_hid_receiver ->
            ux_device_class_hid_receiver_uninitialize(hid -> ux_device_class_hid_receiver);
#endif

    /* Free the resources.  */
    _ux_utility_memory_free(hid);
 8019654:	68bb      	ldr	r3, [r7, #8]
 8019656:	0018      	movs	r0, r3
 8019658:	f7ff f800 	bl	801865c <_ux_utility_memory_free>

    /* Return completion status.  */
    return(UX_SUCCESS);
 801965c:	2300      	movs	r3, #0
}
 801965e:	0018      	movs	r0, r3
 8019660:	46bd      	mov	sp, r7
 8019662:	b004      	add	sp, #16
 8019664:	bd80      	pop	{r7, pc}

08019666 <_ux_device_class_storage_activate>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_activate(UX_SLAVE_CLASS_COMMAND *command)
{
 8019666:	b580      	push	{r7, lr}
 8019668:	b086      	sub	sp, #24
 801966a:	af00      	add	r7, sp, #0
 801966c:	6078      	str	r0, [r7, #4]
                                          
UINT                                    status = UX_SUCCESS;
 801966e:	2300      	movs	r3, #0
 8019670:	617b      	str	r3, [r7, #20]
UX_SLAVE_ENDPOINT                       *endpoint;
#endif


    /* Get the class container.  */
    class_inst =  command -> ux_slave_class_command_class_ptr;
 8019672:	687b      	ldr	r3, [r7, #4]
 8019674:	6a1b      	ldr	r3, [r3, #32]
 8019676:	613b      	str	r3, [r7, #16]

    /* Get the class instance in the container.  */
    storage = (UX_SLAVE_CLASS_STORAGE *)class_inst -> ux_slave_class_instance;
 8019678:	693b      	ldr	r3, [r7, #16]
 801967a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801967c:	60fb      	str	r3, [r7, #12]

    /* Get the interface that owns this instance.  */
    interface =  (UX_SLAVE_INTERFACE  *) command -> ux_slave_class_command_interface;
 801967e:	687b      	ldr	r3, [r7, #4]
 8019680:	689b      	ldr	r3, [r3, #8]
 8019682:	60bb      	str	r3, [r7, #8]
    
    /* Store the class instance into the interface.  */
    interface -> ux_slave_interface_class_instance =  (VOID *)storage;
 8019684:	68bb      	ldr	r3, [r7, #8]
 8019686:	68fa      	ldr	r2, [r7, #12]
 8019688:	609a      	str	r2, [r3, #8]
         
    /* Now the opposite, store the interface in the class instance.  */
    storage -> ux_slave_class_storage_interface =  interface;
 801968a:	68fb      	ldr	r3, [r7, #12]
 801968c:	68ba      	ldr	r2, [r7, #8]
 801968e:	601a      	str	r2, [r3, #0]

#if !defined(UX_DEVICE_STANDALONE)

    /* Resume thread.  */
    _ux_device_thread_resume(&class_inst -> ux_slave_class_thread); 
 8019690:	693b      	ldr	r3, [r7, #16]
 8019692:	3350      	adds	r3, #80	@ 0x50
 8019694:	0018      	movs	r0, r3
 8019696:	f7ff fa66 	bl	8018b66 <_ux_utility_thread_resume>

    status = UX_SUCCESS;
#endif

    /* If there is a activate function call it.  */
    if (storage -> ux_slave_class_storage_instance_activate != UX_NULL)
 801969a:	68fb      	ldr	r3, [r7, #12]
 801969c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801969e:	2b00      	cmp	r3, #0
 80196a0:	d004      	beq.n	80196ac <_ux_device_class_storage_activate+0x46>
    {        
        /* Invoke the application.  */
        storage -> ux_slave_class_storage_instance_activate(storage);
 80196a2:	68fb      	ldr	r3, [r7, #12]
 80196a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80196a6:	68fa      	ldr	r2, [r7, #12]
 80196a8:	0010      	movs	r0, r2
 80196aa:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_INTERFACE, storage, 0, 0, 0)

    /* Return completion status.  */
    return(status);
 80196ac:	697b      	ldr	r3, [r7, #20]
}
 80196ae:	0018      	movs	r0, r3
 80196b0:	46bd      	mov	sp, r7
 80196b2:	b006      	add	sp, #24
 80196b4:	bd80      	pop	{r7, pc}
	...

080196b8 <_ux_device_class_storage_control_request>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_control_request(UX_SLAVE_CLASS_COMMAND *command)
{
 80196b8:	b580      	push	{r7, lr}
 80196ba:	b08c      	sub	sp, #48	@ 0x30
 80196bc:	af00      	add	r7, sp, #0
 80196be:	6078      	str	r0, [r7, #4]
UX_SLAVE_ENDPOINT           *endpoint_in;
UX_SLAVE_ENDPOINT           *endpoint_out;


    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 80196c0:	4b3b      	ldr	r3, [pc, #236]	@ (80197b0 <_ux_device_class_storage_control_request+0xf8>)
 80196c2:	681b      	ldr	r3, [r3, #0]
 80196c4:	3320      	adds	r3, #32
 80196c6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Get the pointer to the transfer request associated with the control endpoint.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 80196c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196ca:	336c      	adds	r3, #108	@ 0x6c
 80196cc:	623b      	str	r3, [r7, #32]
    
    /* Extract the request type from the SETUP packet..   */
    request =  *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 80196ce:	6a3b      	ldr	r3, [r7, #32]
 80196d0:	2255      	movs	r2, #85	@ 0x55
 80196d2:	5c9b      	ldrb	r3, [r3, r2]
 80196d4:	61fb      	str	r3, [r7, #28]
    request_value = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 80196d6:	6a3b      	ldr	r3, [r7, #32]
 80196d8:	3354      	adds	r3, #84	@ 0x54
 80196da:	3302      	adds	r3, #2
 80196dc:	0018      	movs	r0, r3
 80196de:	f7ff f96e 	bl	80189be <_ux_utility_short_get>
 80196e2:	0003      	movs	r3, r0
 80196e4:	61bb      	str	r3, [r7, #24]
    request_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 80196e6:	6a3b      	ldr	r3, [r7, #32]
 80196e8:	3354      	adds	r3, #84	@ 0x54
 80196ea:	3306      	adds	r3, #6
 80196ec:	0018      	movs	r0, r3
 80196ee:	f7ff f966 	bl	80189be <_ux_utility_short_get>
 80196f2:	0003      	movs	r3, r0
 80196f4:	617b      	str	r3, [r7, #20]

    /* Check if wValue is valid.  */
    if (request_value != 0)
 80196f6:	69bb      	ldr	r3, [r7, #24]
 80196f8:	2b00      	cmp	r3, #0
 80196fa:	d001      	beq.n	8019700 <_ux_device_class_storage_control_request+0x48>
        return(UX_ERROR);
 80196fc:	23ff      	movs	r3, #255	@ 0xff
 80196fe:	e052      	b.n	80197a6 <_ux_device_class_storage_control_request+0xee>

    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 8019700:	687b      	ldr	r3, [r7, #4]
 8019702:	6a1b      	ldr	r3, [r3, #32]
 8019704:	613b      	str	r3, [r7, #16]
    
    /* Get the storage instance from this class container.  */
    storage =  (UX_SLAVE_CLASS_STORAGE *) class -> ux_slave_class_instance;
 8019706:	693b      	ldr	r3, [r7, #16]
 8019708:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801970a:	60fb      	str	r3, [r7, #12]

    /* Here we proceed only the standard request we know of at the device level.  */
    switch (request)
 801970c:	69fb      	ldr	r3, [r7, #28]
 801970e:	2bfe      	cmp	r3, #254	@ 0xfe
 8019710:	d02f      	beq.n	8019772 <_ux_device_class_storage_control_request+0xba>
 8019712:	69fb      	ldr	r3, [r7, #28]
 8019714:	2bff      	cmp	r3, #255	@ 0xff
 8019716:	d143      	bne.n	80197a0 <_ux_device_class_storage_control_request+0xe8>
    {

    case UX_SLAVE_CLASS_STORAGE_RESET:

        /* Check if wLength is valid.  */
        if (request_length != 0)
 8019718:	697b      	ldr	r3, [r7, #20]
 801971a:	2b00      	cmp	r3, #0
 801971c:	d001      	beq.n	8019722 <_ux_device_class_storage_control_request+0x6a>
            return(UX_ERROR);
 801971e:	23ff      	movs	r3, #255	@ 0xff
 8019720:	e041      	b.n	80197a6 <_ux_device_class_storage_control_request+0xee>
        endpoint_in = storage -> ux_device_class_storage_ep_in;
        endpoint_out = storage -> ux_device_class_storage_ep_out;
#else

        /* We need the interface to the class.  */
        interface =  storage -> ux_slave_class_storage_interface;
 8019722:	68fb      	ldr	r3, [r7, #12]
 8019724:	681b      	ldr	r3, [r3, #0]
 8019726:	60bb      	str	r3, [r7, #8]
        
        /* Locate the endpoints.  */
        endpoint_in =  interface -> ux_slave_interface_first_endpoint;
 8019728:	68bb      	ldr	r3, [r7, #8]
 801972a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801972c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        
        /* Check the endpoint direction, if IN we have the correct endpoint.  */
        if ((endpoint_in -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 801972e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019730:	695b      	ldr	r3, [r3, #20]
 8019732:	2280      	movs	r2, #128	@ 0x80
 8019734:	4013      	ands	r3, r2
 8019736:	d105      	bne.n	8019744 <_ux_device_class_storage_control_request+0x8c>
        {

            /* Wrong direction, we found the OUT endpoint first.  */
            endpoint_out =  endpoint_in;
 8019738:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801973a:	62bb      	str	r3, [r7, #40]	@ 0x28
                
            /* So the next endpoint has to be the IN endpoint.  */
            endpoint_in =  endpoint_out -> ux_slave_endpoint_next_endpoint;
 801973c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801973e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019740:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8019742:	e002      	b.n	801974a <_ux_device_class_storage_control_request+0x92>
        }
        else
        {

            /* We found the endpoint IN first, so next endpoint is OUT.  */
            endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
 8019744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019748:	62bb      	str	r3, [r7, #40]	@ 0x28
        }
#endif
            
        /* First cancel any transfer on the endpoint OUT, from the host.  */
        transfer_request =  &endpoint_out -> ux_slave_endpoint_transfer_request;
 801974a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801974c:	3330      	adds	r3, #48	@ 0x30
 801974e:	623b      	str	r3, [r7, #32]
        _ux_device_stack_transfer_abort(transfer_request, UX_TRANSFER_APPLICATION_RESET);
 8019750:	6a3b      	ldr	r3, [r7, #32]
 8019752:	2128      	movs	r1, #40	@ 0x28
 8019754:	0018      	movs	r0, r3
 8019756:	f003 fedf 	bl	801d518 <_ux_device_stack_transfer_abort>

        /* Then cancel any transfer on the endpoint IN, from the host.  */
        transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 801975a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801975c:	3330      	adds	r3, #48	@ 0x30
 801975e:	623b      	str	r3, [r7, #32]
        _ux_device_stack_transfer_abort(transfer_request, UX_TRANSFER_APPLICATION_RESET);
 8019760:	6a3b      	ldr	r3, [r7, #32]
 8019762:	2128      	movs	r1, #40	@ 0x28
 8019764:	0018      	movs	r0, r3
 8019766:	f003 fed7 	bl	801d518 <_ux_device_stack_transfer_abort>

        /* Reset phase error.  */
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801976a:	68fb      	ldr	r3, [r7, #12]
 801976c:	2200      	movs	r2, #0
 801976e:	651a      	str	r2, [r3, #80]	@ 0x50

        break;
 8019770:	e018      	b.n	80197a4 <_ux_device_class_storage_control_request+0xec>

    case UX_SLAVE_CLASS_STORAGE_GET_MAX_LUN:

        /* Check if wLength is valid.  */
        if (request_length < 1)
 8019772:	697b      	ldr	r3, [r7, #20]
 8019774:	2b00      	cmp	r3, #0
 8019776:	d101      	bne.n	801977c <_ux_device_class_storage_control_request+0xc4>
            return(UX_ERROR);
 8019778:	23ff      	movs	r3, #255	@ 0xff
 801977a:	e014      	b.n	80197a6 <_ux_device_class_storage_control_request+0xee>

        /* Set the value of the number of LUN in the buffer. The max number of LUN is the
           number of declared LUN - 1.  */
        *transfer_request -> ux_slave_transfer_request_data_pointer =  (UCHAR)(storage -> ux_slave_class_storage_number_lun -1);
 801977c:	68fb      	ldr	r3, [r7, #12]
 801977e:	685b      	ldr	r3, [r3, #4]
 8019780:	b2da      	uxtb	r2, r3
 8019782:	6a3b      	ldr	r3, [r7, #32]
 8019784:	68db      	ldr	r3, [r3, #12]
 8019786:	3a01      	subs	r2, #1
 8019788:	b2d2      	uxtb	r2, r2
 801978a:	701a      	strb	r2, [r3, #0]

        /* Set the phase of the transfer to data out.  */
        transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801978c:	6a3b      	ldr	r3, [r7, #32]
 801978e:	2203      	movs	r2, #3
 8019790:	629a      	str	r2, [r3, #40]	@ 0x28

        /* We can return the LUN number.  */
        _ux_device_stack_transfer_request(transfer_request, 1, 1);
 8019792:	6a3b      	ldr	r3, [r7, #32]
 8019794:	2201      	movs	r2, #1
 8019796:	2101      	movs	r1, #1
 8019798:	0018      	movs	r0, r3
 801979a:	f003 ff09 	bl	801d5b0 <_ux_device_stack_transfer_request>
        break;
 801979e:	e001      	b.n	80197a4 <_ux_device_class_storage_control_request+0xec>

    default:

        /* Unknown function. It's not handled.  */
        return(UX_ERROR);
 80197a0:	23ff      	movs	r3, #255	@ 0xff
 80197a2:	e000      	b.n	80197a6 <_ux_device_class_storage_control_request+0xee>
    }

    /* It's handled.  */
    return(UX_SUCCESS);
 80197a4:	2300      	movs	r3, #0
}
 80197a6:	0018      	movs	r0, r3
 80197a8:	46bd      	mov	sp, r7
 80197aa:	b00c      	add	sp, #48	@ 0x30
 80197ac:	bd80      	pop	{r7, pc}
 80197ae:	46c0      	nop			@ (mov r8, r8)
 80197b0:	20011c18 	.word	0x20011c18

080197b4 <_ux_device_class_storage_csw_send>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_csw_send(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                UX_SLAVE_ENDPOINT *endpoint_in, UCHAR csw_status)
{
 80197b4:	b580      	push	{r7, lr}
 80197b6:	b088      	sub	sp, #32
 80197b8:	af00      	add	r7, sp, #0
 80197ba:	60f8      	str	r0, [r7, #12]
 80197bc:	60b9      	str	r1, [r7, #8]
 80197be:	607a      	str	r2, [r7, #4]
 80197c0:	001a      	movs	r2, r3
 80197c2:	1cfb      	adds	r3, r7, #3
 80197c4:	701a      	strb	r2, [r3, #0]

UINT                    status = UX_SUCCESS;
 80197c6:	2300      	movs	r3, #0
 80197c8:	61fb      	str	r3, [r7, #28]
    storage -> ux_device_class_storage_ep_in -> ux_slave_endpoint_transfer_request.
            ux_slave_transfer_request_data_pointer = storage -> ux_device_class_storage_buffer[1];
#endif

    /* If CSW skipped, just return.  */
    if (UX_DEVICE_CLASS_STORAGE_CSW_SKIP(&storage -> ux_slave_class_storage_csw_status))
 80197ca:	68fb      	ldr	r3, [r7, #12]
 80197cc:	3350      	adds	r3, #80	@ 0x50
 80197ce:	3303      	adds	r3, #3
 80197d0:	781b      	ldrb	r3, [r3, #0]
 80197d2:	2b00      	cmp	r3, #0
 80197d4:	d001      	beq.n	80197da <_ux_device_class_storage_csw_send+0x26>
        return(UX_SUCCESS);
 80197d6:	2300      	movs	r3, #0
 80197d8:	e031      	b.n	801983e <_ux_device_class_storage_csw_send+0x8a>

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 80197da:	687b      	ldr	r3, [r7, #4]
 80197dc:	3330      	adds	r3, #48	@ 0x30
 80197de:	61bb      	str	r3, [r7, #24]

    /* Get CSW buffer pointer.  */
    csw_buffer = transfer_request -> ux_slave_transfer_request_data_pointer;
 80197e0:	69bb      	ldr	r3, [r7, #24]
 80197e2:	68db      	ldr	r3, [r3, #12]
 80197e4:	617b      	str	r3, [r7, #20]

    /* Ensure it is cleaned.  */
    _ux_utility_memory_set(csw_buffer, 0, UX_SLAVE_CLASS_STORAGE_CSW_LENGTH); /* Use case of memset is verified. */
 80197e6:	697b      	ldr	r3, [r7, #20]
 80197e8:	220d      	movs	r2, #13
 80197ea:	2100      	movs	r1, #0
 80197ec:	0018      	movs	r0, r3
 80197ee:	f7ff f811 	bl	8018814 <_ux_utility_memory_set>

    /* Store the signature of the CSW.  */
    _ux_utility_long_put(&csw_buffer[UX_SLAVE_CLASS_STORAGE_CSW_SIGNATURE], UX_SLAVE_CLASS_STORAGE_CSW_SIGNATURE_MASK);
 80197f2:	4a15      	ldr	r2, [pc, #84]	@ (8019848 <_ux_device_class_storage_csw_send+0x94>)
 80197f4:	697b      	ldr	r3, [r7, #20]
 80197f6:	0011      	movs	r1, r2
 80197f8:	0018      	movs	r0, r3
 80197fa:	f7fe fd7e 	bl	80182fa <_ux_utility_long_put>

    /* Store the SCSI tag from the CBW.  */
    _ux_utility_long_put(&csw_buffer[UX_SLAVE_CLASS_STORAGE_CSW_TAG], storage -> ux_slave_class_storage_scsi_tag);
 80197fe:	697b      	ldr	r3, [r7, #20]
 8019800:	1d1a      	adds	r2, r3, #4
 8019802:	68fb      	ldr	r3, [r7, #12]
 8019804:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8019806:	0019      	movs	r1, r3
 8019808:	0010      	movs	r0, r2
 801980a:	f7fe fd76 	bl	80182fa <_ux_utility_long_put>

    /* Store the dCSWDataResidue.  */
    _ux_utility_long_put(&csw_buffer[UX_SLAVE_CLASS_STORAGE_CSW_DATA_RESIDUE], storage -> ux_slave_class_storage_csw_residue);
 801980e:	697b      	ldr	r3, [r7, #20]
 8019810:	3308      	adds	r3, #8
 8019812:	001a      	movs	r2, r3
 8019814:	68fb      	ldr	r3, [r7, #12]
 8019816:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8019818:	0019      	movs	r1, r3
 801981a:	0010      	movs	r0, r2
 801981c:	f7fe fd6d 	bl	80182fa <_ux_utility_long_put>

    /* Store the status of the previous operation.  */
    csw_buffer[UX_SLAVE_CLASS_STORAGE_CSW_STATUS] = (UCHAR)storage -> ux_slave_class_storage_csw_status;
 8019820:	68fb      	ldr	r3, [r7, #12]
 8019822:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019824:	697b      	ldr	r3, [r7, #20]
 8019826:	330c      	adds	r3, #12
 8019828:	b2d2      	uxtb	r2, r2
 801982a:	701a      	strb	r2, [r3, #0]

    /* We may be in a special state machine condition where the endpoint is stalled waiting for
       a CLEAR_FEATURE.  We will wait until the host clears the endpoint.  
       The transfer_request function does that.  */
    /* Send the CSW back to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, UX_SLAVE_CLASS_STORAGE_CSW_LENGTH, 
 801982c:	69bb      	ldr	r3, [r7, #24]
 801982e:	220d      	movs	r2, #13
 8019830:	210d      	movs	r1, #13
 8019832:	0018      	movs	r0, r3
 8019834:	f003 febc 	bl	801d5b0 <_ux_device_stack_transfer_request>
 8019838:	0003      	movs	r3, r0
 801983a:	61fb      	str	r3, [r7, #28]
                                    UX_SLAVE_CLASS_STORAGE_CSW_LENGTH);
#endif

    /* Return completion status.  */
    return(status);
 801983c:	69fb      	ldr	r3, [r7, #28]
}
 801983e:	0018      	movs	r0, r3
 8019840:	46bd      	mov	sp, r7
 8019842:	b008      	add	sp, #32
 8019844:	bd80      	pop	{r7, pc}
 8019846:	46c0      	nop			@ (mov r8, r8)
 8019848:	53425355 	.word	0x53425355

0801984c <_ux_device_class_storage_deactivate>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_deactivate(UX_SLAVE_CLASS_COMMAND *command)
{
 801984c:	b580      	push	{r7, lr}
 801984e:	b086      	sub	sp, #24
 8019850:	af00      	add	r7, sp, #0
 8019852:	6078      	str	r0, [r7, #4]
UX_SLAVE_ENDPOINT           *endpoint_in;
UX_SLAVE_ENDPOINT           *endpoint_out;
UX_SLAVE_CLASS              *class;

    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 8019854:	687b      	ldr	r3, [r7, #4]
 8019856:	6a1b      	ldr	r3, [r3, #32]
 8019858:	60fb      	str	r3, [r7, #12]

    /* Get the class instance in the container.  */
    storage = (UX_SLAVE_CLASS_STORAGE *)class -> ux_slave_class_instance;
 801985a:	68fb      	ldr	r3, [r7, #12]
 801985c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801985e:	60bb      	str	r3, [r7, #8]
    endpoint_in -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer =
                                storage -> ux_device_class_storage_buffer[1];
#else

    /* Locate the endpoints.  */
    endpoint_in =  storage -> ux_slave_class_storage_interface -> ux_slave_interface_first_endpoint;
 8019860:	68bb      	ldr	r3, [r7, #8]
 8019862:	681b      	ldr	r3, [r3, #0]
 8019864:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019866:	617b      	str	r3, [r7, #20]
    
    /* Check the endpoint direction, if IN we have the correct endpoint.  */
    if ((endpoint_in -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 8019868:	697b      	ldr	r3, [r7, #20]
 801986a:	695b      	ldr	r3, [r3, #20]
 801986c:	2280      	movs	r2, #128	@ 0x80
 801986e:	4013      	ands	r3, r2
 8019870:	d105      	bne.n	801987e <_ux_device_class_storage_deactivate+0x32>
    {

        /* Wrong direction, we found the OUT endpoint first.  */
        endpoint_out =  endpoint_in;
 8019872:	697b      	ldr	r3, [r7, #20]
 8019874:	613b      	str	r3, [r7, #16]
            
        /* So the next endpoint has to be the IN endpoint.  */
        endpoint_in =  endpoint_out -> ux_slave_endpoint_next_endpoint;
 8019876:	693b      	ldr	r3, [r7, #16]
 8019878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801987a:	617b      	str	r3, [r7, #20]
 801987c:	e002      	b.n	8019884 <_ux_device_class_storage_deactivate+0x38>
    }
    else
    {

        /* We found the endpoint IN first, so next endpoint is OUT.  */
        endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
 801987e:	697b      	ldr	r3, [r7, #20]
 8019880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019882:	613b      	str	r3, [r7, #16]
    }
        
    /* Terminate the transactions pending on the endpoints.  */
    _ux_device_stack_transfer_all_request_abort(endpoint_in, UX_TRANSFER_BUS_RESET);
 8019884:	697b      	ldr	r3, [r7, #20]
 8019886:	2126      	movs	r1, #38	@ 0x26
 8019888:	0018      	movs	r0, r3
 801988a:	f003 fe7d 	bl	801d588 <_ux_device_stack_transfer_all_request_abort>
    _ux_device_stack_transfer_all_request_abort(endpoint_out, UX_TRANSFER_BUS_RESET);
 801988e:	693b      	ldr	r3, [r7, #16]
 8019890:	2126      	movs	r1, #38	@ 0x26
 8019892:	0018      	movs	r0, r3
 8019894:	f003 fe78 	bl	801d588 <_ux_device_stack_transfer_all_request_abort>
#endif

    /* If there is a deactivate function call it.  */
    if (storage -> ux_slave_class_storage_instance_deactivate != UX_NULL)
 8019898:	68bb      	ldr	r3, [r7, #8]
 801989a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801989c:	2b00      	cmp	r3, #0
 801989e:	d004      	beq.n	80198aa <_ux_device_class_storage_deactivate+0x5e>
    {

        /* Invoke the application.  */
        storage -> ux_slave_class_storage_instance_deactivate(storage);
 80198a0:	68bb      	ldr	r3, [r7, #8]
 80198a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80198a4:	68ba      	ldr	r2, [r7, #8]
 80198a6:	0010      	movs	r0, r2
 80198a8:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(storage);

    /* Return completion status.  */
    return(UX_SUCCESS);
 80198aa:	2300      	movs	r3, #0
}
 80198ac:	0018      	movs	r0, r3
 80198ae:	46bd      	mov	sp, r7
 80198b0:	b006      	add	sp, #24
 80198b2:	bd80      	pop	{r7, pc}

080198b4 <_ux_device_class_storage_entry>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_entry(UX_SLAVE_CLASS_COMMAND *command)
{
 80198b4:	b580      	push	{r7, lr}
 80198b6:	b084      	sub	sp, #16
 80198b8:	af00      	add	r7, sp, #0
 80198ba:	6078      	str	r0, [r7, #4]
UINT        status;


    /* The command request will tell us we need to do here, either a enumeration
       query, an activation or a deactivation.  */
    switch (command -> ux_slave_class_command_request)
 80198bc:	687b      	ldr	r3, [r7, #4]
 80198be:	681b      	ldr	r3, [r3, #0]
 80198c0:	2b07      	cmp	r3, #7
 80198c2:	d834      	bhi.n	801992e <_ux_device_class_storage_entry+0x7a>
 80198c4:	009a      	lsls	r2, r3, #2
 80198c6:	4b1f      	ldr	r3, [pc, #124]	@ (8019944 <_ux_device_class_storage_entry+0x90>)
 80198c8:	18d3      	adds	r3, r2, r3
 80198ca:	681b      	ldr	r3, [r3, #0]
 80198cc:	469f      	mov	pc, r3
    {

    case UX_SLAVE_CLASS_COMMAND_INITIALIZE:

        /* Call the init function of the Storage class.  */
        status =  _ux_device_class_storage_initialize(command);
 80198ce:	687b      	ldr	r3, [r7, #4]
 80198d0:	0018      	movs	r0, r3
 80198d2:	f000 f859 	bl	8019988 <_ux_device_class_storage_initialize>
 80198d6:	0003      	movs	r3, r0
 80198d8:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 80198da:	68fb      	ldr	r3, [r7, #12]
 80198dc:	e02d      	b.n	801993a <_ux_device_class_storage_entry+0x86>
        
    case UX_SLAVE_CLASS_COMMAND_UNINITIALIZE:

        /* Call the init function of the Storage class.  */
        status =  _ux_device_class_storage_uninitialize(command);
 80198de:	687b      	ldr	r3, [r7, #4]
 80198e0:	0018      	movs	r0, r3
 80198e2:	f001 f8bd 	bl	801aa60 <_ux_device_class_storage_uninitialize>
 80198e6:	0003      	movs	r3, r0
 80198e8:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 80198ea:	68fb      	ldr	r3, [r7, #12]
 80198ec:	e025      	b.n	801993a <_ux_device_class_storage_entry+0x86>
        

    case UX_SLAVE_CLASS_COMMAND_QUERY:

        /* Check the CLASS definition in the interface descriptor. */
        if (command -> ux_slave_class_command_class == UX_SLAVE_CLASS_STORAGE_CLASS)
 80198ee:	687b      	ldr	r3, [r7, #4]
 80198f0:	695b      	ldr	r3, [r3, #20]
 80198f2:	2b08      	cmp	r3, #8
 80198f4:	d101      	bne.n	80198fa <_ux_device_class_storage_entry+0x46>
            return(UX_SUCCESS);
 80198f6:	2300      	movs	r3, #0
 80198f8:	e01f      	b.n	801993a <_ux_device_class_storage_entry+0x86>
        else
            return(UX_NO_CLASS_MATCH);
 80198fa:	2357      	movs	r3, #87	@ 0x57
 80198fc:	e01d      	b.n	801993a <_ux_device_class_storage_entry+0x86>
    case UX_SLAVE_CLASS_COMMAND_ACTIVATE:

        /* The activate command is used when the host has sent a SET_CONFIGURATION command
           and this interface has to be mounted. Both Bulk endpoints have to be mounted
           and the storage thread needs to be activated.  */
        status =  _ux_device_class_storage_activate(command);
 80198fe:	687b      	ldr	r3, [r7, #4]
 8019900:	0018      	movs	r0, r3
 8019902:	f7ff feb0 	bl	8019666 <_ux_device_class_storage_activate>
 8019906:	0003      	movs	r3, r0
 8019908:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 801990a:	68fb      	ldr	r3, [r7, #12]
 801990c:	e015      	b.n	801993a <_ux_device_class_storage_entry+0x86>

    case UX_SLAVE_CLASS_COMMAND_DEACTIVATE:

        /* The deactivate command is used when the device has been extracted.
           The device endpoints have to be dismounted and the storage thread canceled.  */
        status =  _ux_device_class_storage_deactivate(command);
 801990e:	687b      	ldr	r3, [r7, #4]
 8019910:	0018      	movs	r0, r3
 8019912:	f7ff ff9b 	bl	801984c <_ux_device_class_storage_deactivate>
 8019916:	0003      	movs	r3, r0
 8019918:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 801991a:	68fb      	ldr	r3, [r7, #12]
 801991c:	e00d      	b.n	801993a <_ux_device_class_storage_entry+0x86>

    case UX_SLAVE_CLASS_COMMAND_REQUEST:

        /* The request command is used when the host sends a command on the control endpoint.  */
        status = _ux_device_class_storage_control_request(command);
 801991e:	687b      	ldr	r3, [r7, #4]
 8019920:	0018      	movs	r0, r3
 8019922:	f7ff fec9 	bl	80196b8 <_ux_device_class_storage_control_request>
 8019926:	0003      	movs	r3, r0
 8019928:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 801992a:	68fb      	ldr	r3, [r7, #12]
 801992c:	e005      	b.n	801993a <_ux_device_class_storage_entry+0x86>

    default: 

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_FUNCTION_NOT_SUPPORTED);
 801992e:	2254      	movs	r2, #84	@ 0x54
 8019930:	2107      	movs	r1, #7
 8019932:	2002      	movs	r0, #2
 8019934:	f7fe fb18 	bl	8017f68 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Return an error.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 8019938:	2354      	movs	r3, #84	@ 0x54
    }   
}
 801993a:	0018      	movs	r0, r3
 801993c:	46bd      	mov	sp, r7
 801993e:	b004      	add	sp, #16
 8019940:	bd80      	pop	{r7, pc}
 8019942:	46c0      	nop			@ (mov r8, r8)
 8019944:	0801f6a8 	.word	0x0801f6a8

08019948 <_ux_device_class_storage_format>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_format(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR *cbwcb)
{
 8019948:	b580      	push	{r7, lr}
 801994a:	b084      	sub	sp, #16
 801994c:	af00      	add	r7, sp, #0
 801994e:	60f8      	str	r0, [r7, #12]
 8019950:	60b9      	str	r1, [r7, #8]
 8019952:	607a      	str	r2, [r7, #4]
 8019954:	603b      	str	r3, [r7, #0]

#if !defined(UX_DEVICE_STANDALONE)

    /* This command is not yet supported. So Stall the endpoint. We stall the
       OUT endpoint because we expect the host to send parameters.  */
    _ux_device_stack_endpoint_stall(endpoint_out);
 8019956:	683b      	ldr	r3, [r7, #0]
 8019958:	0018      	movs	r0, r3
 801995a:	f003 f93d 	bl	801cbd8 <_ux_device_stack_endpoint_stall>

    UX_PARAMETER_NOT_USED(endpoint_out);
#endif

    /* And update the REQUEST_SENSE codes.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status =
 801995e:	68f9      	ldr	r1, [r7, #12]
 8019960:	68ba      	ldr	r2, [r7, #8]
 8019962:	0013      	movs	r3, r2
 8019964:	00db      	lsls	r3, r3, #3
 8019966:	1a9b      	subs	r3, r3, r2
 8019968:	00db      	lsls	r3, r3, #3
 801996a:	18cb      	adds	r3, r1, r3
 801996c:	3320      	adds	r3, #32
 801996e:	4a05      	ldr	r2, [pc, #20]	@ (8019984 <_ux_device_class_storage_format+0x3c>)
 8019970:	601a      	str	r2, [r3, #0]
                                               UX_DEVICE_CLASS_STORAGE_SENSE_STATUS(0x05,0x26,0x01);

    /* Now we set the CSW with failure.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 8019972:	68fb      	ldr	r3, [r7, #12]
 8019974:	2201      	movs	r2, #1
 8019976:	651a      	str	r2, [r3, #80]	@ 0x50

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Return not supported error.  */
    return(UX_FUNCTION_NOT_SUPPORTED);
 8019978:	2354      	movs	r3, #84	@ 0x54
}
 801997a:	0018      	movs	r0, r3
 801997c:	46bd      	mov	sp, r7
 801997e:	b004      	add	sp, #16
 8019980:	bd80      	pop	{r7, pc}
 8019982:	46c0      	nop			@ (mov r8, r8)
 8019984:	00012605 	.word	0x00012605

08019988 <_ux_device_class_storage_initialize>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_initialize(UX_SLAVE_CLASS_COMMAND *command)
{
 8019988:	b5b0      	push	{r4, r5, r7, lr}
 801998a:	b08e      	sub	sp, #56	@ 0x38
 801998c:	af06      	add	r7, sp, #24
 801998e:	6078      	str	r0, [r7, #4]

UINT                                    status = UX_SUCCESS;
 8019990:	2300      	movs	r3, #0
 8019992:	61fb      	str	r3, [r7, #28]
UX_SLAVE_CLASS                          *class_inst;
ULONG                                   lun_index;


    /* Get the pointer to the application parameters for the storage class.  */
    storage_parameter =  command -> ux_slave_class_command_parameter;
 8019994:	687b      	ldr	r3, [r7, #4]
 8019996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019998:	617b      	str	r3, [r7, #20]

    /* Ensure the number of LUN declared by the caller does not exceed the
       max number allowed for LUN storage.  */
    if (storage_parameter -> ux_slave_class_storage_parameter_number_lun > UX_MAX_SLAVE_LUN)
 801999a:	697b      	ldr	r3, [r7, #20]
 801999c:	689b      	ldr	r3, [r3, #8]
 801999e:	2b01      	cmp	r3, #1
 80199a0:	d901      	bls.n	80199a6 <_ux_device_class_storage_initialize+0x1e>
        return UX_ERROR;
 80199a2:	23ff      	movs	r3, #255	@ 0xff
 80199a4:	e16f      	b.n	8019c86 <_ux_device_class_storage_initialize+0x2fe>

    /* Get the class container.  */
    class_inst =  command -> ux_slave_class_command_class_ptr;
 80199a6:	687b      	ldr	r3, [r7, #4]
 80199a8:	6a1b      	ldr	r3, [r3, #32]
 80199aa:	613b      	str	r3, [r7, #16]

    /* Create an instance of the device storage class.  */
    storage =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS_STORAGE));
 80199ac:	226c      	movs	r2, #108	@ 0x6c
 80199ae:	2100      	movs	r1, #0
 80199b0:	2000      	movs	r0, #0
 80199b2:	f7fe fcf1 	bl	8018398 <_ux_utility_memory_allocate>
 80199b6:	0003      	movs	r3, r0
 80199b8:	60fb      	str	r3, [r7, #12]

    /* Check for successful allocation.  */
    if (storage == UX_NULL)
 80199ba:	68fb      	ldr	r3, [r7, #12]
 80199bc:	2b00      	cmp	r3, #0
 80199be:	d101      	bne.n	80199c4 <_ux_device_class_storage_initialize+0x3c>
        return(UX_MEMORY_INSUFFICIENT);
 80199c0:	2312      	movs	r3, #18
 80199c2:	e160      	b.n	8019c86 <_ux_device_class_storage_initialize+0x2fe>

#if !defined(UX_DEVICE_STANDALONE)

    /* Allocate some memory for the thread stack. */
    class_inst -> ux_slave_class_thread_stack = _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, UX_THREAD_STACK_SIZE);
 80199c4:	2380      	movs	r3, #128	@ 0x80
 80199c6:	00db      	lsls	r3, r3, #3
 80199c8:	001a      	movs	r2, r3
 80199ca:	2100      	movs	r1, #0
 80199cc:	2000      	movs	r0, #0
 80199ce:	f7fe fce3 	bl	8018398 <_ux_utility_memory_allocate>
 80199d2:	0001      	movs	r1, r0
 80199d4:	693a      	ldr	r2, [r7, #16]
 80199d6:	2380      	movs	r3, #128	@ 0x80
 80199d8:	005b      	lsls	r3, r3, #1
 80199da:	50d1      	str	r1, [r2, r3]

    /* If it's OK, create thread.  */
    if (class_inst -> ux_slave_class_thread_stack != UX_NULL)
 80199dc:	693a      	ldr	r2, [r7, #16]
 80199de:	2380      	movs	r3, #128	@ 0x80
 80199e0:	005b      	lsls	r3, r3, #1
 80199e2:	58d3      	ldr	r3, [r2, r3]
 80199e4:	2b00      	cmp	r3, #0
 80199e6:	d01c      	beq.n	8019a22 <_ux_device_class_storage_initialize+0x9a>

        /* This instance needs to be running in a different thread. So start
           a new thread. We pass a pointer to the class to the new thread.  This thread
           does not start until we have a instance of the class. */
        status =  _ux_device_thread_create(&class_inst -> ux_slave_class_thread, "ux_slave_storage_thread",
 80199e8:	693b      	ldr	r3, [r7, #16]
 80199ea:	3350      	adds	r3, #80	@ 0x50
 80199ec:	0018      	movs	r0, r3
 80199ee:	693d      	ldr	r5, [r7, #16]
 80199f0:	693a      	ldr	r2, [r7, #16]
 80199f2:	2380      	movs	r3, #128	@ 0x80
 80199f4:	005b      	lsls	r3, r3, #1
 80199f6:	58d3      	ldr	r3, [r2, r3]
 80199f8:	4ca5      	ldr	r4, [pc, #660]	@ (8019c90 <_ux_device_class_storage_initialize+0x308>)
 80199fa:	49a6      	ldr	r1, [pc, #664]	@ (8019c94 <_ux_device_class_storage_initialize+0x30c>)
 80199fc:	2200      	movs	r2, #0
 80199fe:	9205      	str	r2, [sp, #20]
 8019a00:	2200      	movs	r2, #0
 8019a02:	9204      	str	r2, [sp, #16]
 8019a04:	2214      	movs	r2, #20
 8019a06:	9203      	str	r2, [sp, #12]
 8019a08:	2214      	movs	r2, #20
 8019a0a:	9202      	str	r2, [sp, #8]
 8019a0c:	2280      	movs	r2, #128	@ 0x80
 8019a0e:	00d2      	lsls	r2, r2, #3
 8019a10:	9201      	str	r2, [sp, #4]
 8019a12:	9300      	str	r3, [sp, #0]
 8019a14:	002b      	movs	r3, r5
 8019a16:	0022      	movs	r2, r4
 8019a18:	f7ff f85f 	bl	8018ada <_ux_utility_thread_create>
 8019a1c:	0003      	movs	r3, r0
 8019a1e:	61fb      	str	r3, [r7, #28]
 8019a20:	e001      	b.n	8019a26 <_ux_device_class_storage_initialize+0x9e>
                    _ux_device_class_storage_thread,
                    (ULONG) (ALIGN_TYPE) class_inst, (VOID *) class_inst -> ux_slave_class_thread_stack,
                    UX_THREAD_STACK_SIZE, UX_THREAD_PRIORITY_CLASS,
                    UX_THREAD_PRIORITY_CLASS, UX_NO_TIME_SLICE, UX_DONT_START);
    else
        status = UX_MEMORY_INSUFFICIENT;
 8019a22:	2312      	movs	r3, #18
 8019a24:	61fb      	str	r3, [r7, #28]

    status = UX_SUCCESS;
#endif

    /* If thread resources allocated, go on.  */
    if (status == UX_SUCCESS)
 8019a26:	69fb      	ldr	r3, [r7, #28]
 8019a28:	2b00      	cmp	r3, #0
 8019a2a:	d000      	beq.n	8019a2e <_ux_device_class_storage_initialize+0xa6>
 8019a2c:	e11a      	b.n	8019c64 <_ux_device_class_storage_initialize+0x2dc>
    {

        UX_THREAD_EXTENSION_PTR_SET(&(class_inst -> ux_slave_class_thread), class_inst)

        /* Store the number of LUN declared.  */
        storage -> ux_slave_class_storage_number_lun = storage_parameter -> ux_slave_class_storage_parameter_number_lun;
 8019a2e:	697b      	ldr	r3, [r7, #20]
 8019a30:	689a      	ldr	r2, [r3, #8]
 8019a32:	68fb      	ldr	r3, [r7, #12]
 8019a34:	605a      	str	r2, [r3, #4]

        /* Copy each individual LUN parameters.  */
        for (lun_index = 0; lun_index < storage -> ux_slave_class_storage_number_lun; lun_index++)
 8019a36:	2300      	movs	r3, #0
 8019a38:	61bb      	str	r3, [r7, #24]
 8019a3a:	e0c8      	b.n	8019bce <_ux_device_class_storage_initialize+0x246>
        {

            /* Check block length size. */
            if (storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_block_length > UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE)
 8019a3c:	6979      	ldr	r1, [r7, #20]
 8019a3e:	69ba      	ldr	r2, [r7, #24]
 8019a40:	0013      	movs	r3, r2
 8019a42:	00db      	lsls	r3, r3, #3
 8019a44:	1a9b      	subs	r3, r3, r2
 8019a46:	00db      	lsls	r3, r3, #3
 8019a48:	18cb      	adds	r3, r1, r3
 8019a4a:	3310      	adds	r3, #16
 8019a4c:	681a      	ldr	r2, [r3, #0]
 8019a4e:	2380      	movs	r3, #128	@ 0x80
 8019a50:	011b      	lsls	r3, r3, #4
 8019a52:	429a      	cmp	r2, r3
 8019a54:	d902      	bls.n	8019a5c <_ux_device_class_storage_initialize+0xd4>
            {
                /* Cannot proceed.  */
                status = (UX_MEMORY_INSUFFICIENT);
 8019a56:	2312      	movs	r3, #18
 8019a58:	61fb      	str	r3, [r7, #28]
                break;
 8019a5a:	e0be      	b.n	8019bda <_ux_device_class_storage_initialize+0x252>
            }

            /* Store all the application parameter information about the media.  */
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_last_lba       = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_last_lba;
 8019a5c:	6979      	ldr	r1, [r7, #20]
 8019a5e:	69ba      	ldr	r2, [r7, #24]
 8019a60:	0013      	movs	r3, r2
 8019a62:	00db      	lsls	r3, r3, #3
 8019a64:	1a9b      	subs	r3, r3, r2
 8019a66:	00db      	lsls	r3, r3, #3
 8019a68:	18cb      	adds	r3, r1, r3
 8019a6a:	330c      	adds	r3, #12
 8019a6c:	6819      	ldr	r1, [r3, #0]
 8019a6e:	68f8      	ldr	r0, [r7, #12]
 8019a70:	69ba      	ldr	r2, [r7, #24]
 8019a72:	0013      	movs	r3, r2
 8019a74:	00db      	lsls	r3, r3, #3
 8019a76:	1a9b      	subs	r3, r3, r2
 8019a78:	00db      	lsls	r3, r3, #3
 8019a7a:	18c3      	adds	r3, r0, r3
 8019a7c:	3308      	adds	r3, #8
 8019a7e:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_block_length   = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_block_length;
 8019a80:	6979      	ldr	r1, [r7, #20]
 8019a82:	69ba      	ldr	r2, [r7, #24]
 8019a84:	0013      	movs	r3, r2
 8019a86:	00db      	lsls	r3, r3, #3
 8019a88:	1a9b      	subs	r3, r3, r2
 8019a8a:	00db      	lsls	r3, r3, #3
 8019a8c:	18cb      	adds	r3, r1, r3
 8019a8e:	3310      	adds	r3, #16
 8019a90:	6819      	ldr	r1, [r3, #0]
 8019a92:	68f8      	ldr	r0, [r7, #12]
 8019a94:	69ba      	ldr	r2, [r7, #24]
 8019a96:	0013      	movs	r3, r2
 8019a98:	00db      	lsls	r3, r3, #3
 8019a9a:	1a9b      	subs	r3, r3, r2
 8019a9c:	00db      	lsls	r3, r3, #3
 8019a9e:	18c3      	adds	r3, r0, r3
 8019aa0:	330c      	adds	r3, #12
 8019aa2:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_type           = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_type;
 8019aa4:	6979      	ldr	r1, [r7, #20]
 8019aa6:	69ba      	ldr	r2, [r7, #24]
 8019aa8:	0013      	movs	r3, r2
 8019aaa:	00db      	lsls	r3, r3, #3
 8019aac:	1a9b      	subs	r3, r3, r2
 8019aae:	00db      	lsls	r3, r3, #3
 8019ab0:	18cb      	adds	r3, r1, r3
 8019ab2:	3314      	adds	r3, #20
 8019ab4:	6819      	ldr	r1, [r3, #0]
 8019ab6:	68f8      	ldr	r0, [r7, #12]
 8019ab8:	69ba      	ldr	r2, [r7, #24]
 8019aba:	0013      	movs	r3, r2
 8019abc:	00db      	lsls	r3, r3, #3
 8019abe:	1a9b      	subs	r3, r3, r2
 8019ac0:	00db      	lsls	r3, r3, #3
 8019ac2:	18c3      	adds	r3, r0, r3
 8019ac4:	3310      	adds	r3, #16
 8019ac6:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_removable_flag = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_removable_flag;
 8019ac8:	6979      	ldr	r1, [r7, #20]
 8019aca:	69ba      	ldr	r2, [r7, #24]
 8019acc:	0013      	movs	r3, r2
 8019ace:	00db      	lsls	r3, r3, #3
 8019ad0:	1a9b      	subs	r3, r3, r2
 8019ad2:	00db      	lsls	r3, r3, #3
 8019ad4:	18cb      	adds	r3, r1, r3
 8019ad6:	3318      	adds	r3, #24
 8019ad8:	6819      	ldr	r1, [r3, #0]
 8019ada:	68f8      	ldr	r0, [r7, #12]
 8019adc:	69ba      	ldr	r2, [r7, #24]
 8019ade:	0013      	movs	r3, r2
 8019ae0:	00db      	lsls	r3, r3, #3
 8019ae2:	1a9b      	subs	r3, r3, r2
 8019ae4:	00db      	lsls	r3, r3, #3
 8019ae6:	18c3      	adds	r3, r0, r3
 8019ae8:	3314      	adds	r3, #20
 8019aea:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_read_only_flag = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_read_only_flag;
 8019aec:	6979      	ldr	r1, [r7, #20]
 8019aee:	69ba      	ldr	r2, [r7, #24]
 8019af0:	0013      	movs	r3, r2
 8019af2:	00db      	lsls	r3, r3, #3
 8019af4:	1a9b      	subs	r3, r3, r2
 8019af6:	00db      	lsls	r3, r3, #3
 8019af8:	18cb      	adds	r3, r1, r3
 8019afa:	331c      	adds	r3, #28
 8019afc:	6819      	ldr	r1, [r3, #0]
 8019afe:	68f8      	ldr	r0, [r7, #12]
 8019b00:	69ba      	ldr	r2, [r7, #24]
 8019b02:	0013      	movs	r3, r2
 8019b04:	00db      	lsls	r3, r3, #3
 8019b06:	1a9b      	subs	r3, r3, r2
 8019b08:	00db      	lsls	r3, r3, #3
 8019b0a:	18c3      	adds	r3, r0, r3
 8019b0c:	3318      	adds	r3, #24
 8019b0e:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_read           = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_read;
 8019b10:	6979      	ldr	r1, [r7, #20]
 8019b12:	69ba      	ldr	r2, [r7, #24]
 8019b14:	0013      	movs	r3, r2
 8019b16:	00db      	lsls	r3, r3, #3
 8019b18:	1a9b      	subs	r3, r3, r2
 8019b1a:	00db      	lsls	r3, r3, #3
 8019b1c:	18cb      	adds	r3, r1, r3
 8019b1e:	3330      	adds	r3, #48	@ 0x30
 8019b20:	6819      	ldr	r1, [r3, #0]
 8019b22:	68f8      	ldr	r0, [r7, #12]
 8019b24:	69ba      	ldr	r2, [r7, #24]
 8019b26:	0013      	movs	r3, r2
 8019b28:	00db      	lsls	r3, r3, #3
 8019b2a:	1a9b      	subs	r3, r3, r2
 8019b2c:	00db      	lsls	r3, r3, #3
 8019b2e:	18c3      	adds	r3, r0, r3
 8019b30:	332c      	adds	r3, #44	@ 0x2c
 8019b32:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_flush          = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_flush;
 8019b34:	6979      	ldr	r1, [r7, #20]
 8019b36:	69ba      	ldr	r2, [r7, #24]
 8019b38:	0013      	movs	r3, r2
 8019b3a:	00db      	lsls	r3, r3, #3
 8019b3c:	1a9b      	subs	r3, r3, r2
 8019b3e:	00db      	lsls	r3, r3, #3
 8019b40:	18cb      	adds	r3, r1, r3
 8019b42:	3338      	adds	r3, #56	@ 0x38
 8019b44:	6819      	ldr	r1, [r3, #0]
 8019b46:	68f8      	ldr	r0, [r7, #12]
 8019b48:	69ba      	ldr	r2, [r7, #24]
 8019b4a:	0013      	movs	r3, r2
 8019b4c:	00db      	lsls	r3, r3, #3
 8019b4e:	1a9b      	subs	r3, r3, r2
 8019b50:	00db      	lsls	r3, r3, #3
 8019b52:	18c3      	adds	r3, r0, r3
 8019b54:	3334      	adds	r3, #52	@ 0x34
 8019b56:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_write          = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_write;
 8019b58:	6979      	ldr	r1, [r7, #20]
 8019b5a:	69ba      	ldr	r2, [r7, #24]
 8019b5c:	0013      	movs	r3, r2
 8019b5e:	00db      	lsls	r3, r3, #3
 8019b60:	1a9b      	subs	r3, r3, r2
 8019b62:	00db      	lsls	r3, r3, #3
 8019b64:	18cb      	adds	r3, r1, r3
 8019b66:	3334      	adds	r3, #52	@ 0x34
 8019b68:	6819      	ldr	r1, [r3, #0]
 8019b6a:	68f8      	ldr	r0, [r7, #12]
 8019b6c:	69ba      	ldr	r2, [r7, #24]
 8019b6e:	0013      	movs	r3, r2
 8019b70:	00db      	lsls	r3, r3, #3
 8019b72:	1a9b      	subs	r3, r3, r2
 8019b74:	00db      	lsls	r3, r3, #3
 8019b76:	18c3      	adds	r3, r0, r3
 8019b78:	3330      	adds	r3, #48	@ 0x30
 8019b7a:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_status         = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_status;
 8019b7c:	6979      	ldr	r1, [r7, #20]
 8019b7e:	69bb      	ldr	r3, [r7, #24]
 8019b80:	1c5a      	adds	r2, r3, #1
 8019b82:	0013      	movs	r3, r2
 8019b84:	00db      	lsls	r3, r3, #3
 8019b86:	1a9b      	subs	r3, r3, r2
 8019b88:	00db      	lsls	r3, r3, #3
 8019b8a:	18cb      	adds	r3, r1, r3
 8019b8c:	3304      	adds	r3, #4
 8019b8e:	6818      	ldr	r0, [r3, #0]
 8019b90:	68f9      	ldr	r1, [r7, #12]
 8019b92:	69bb      	ldr	r3, [r7, #24]
 8019b94:	1c5a      	adds	r2, r3, #1
 8019b96:	0013      	movs	r3, r2
 8019b98:	00db      	lsls	r3, r3, #3
 8019b9a:	1a9b      	subs	r3, r3, r2
 8019b9c:	00db      	lsls	r3, r3, #3
 8019b9e:	5058      	str	r0, [r3, r1]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_notification   = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_notification;
 8019ba0:	6979      	ldr	r1, [r7, #20]
 8019ba2:	69bb      	ldr	r3, [r7, #24]
 8019ba4:	1c5a      	adds	r2, r3, #1
 8019ba6:	0013      	movs	r3, r2
 8019ba8:	00db      	lsls	r3, r3, #3
 8019baa:	1a9b      	subs	r3, r3, r2
 8019bac:	00db      	lsls	r3, r3, #3
 8019bae:	18cb      	adds	r3, r1, r3
 8019bb0:	3308      	adds	r3, #8
 8019bb2:	6819      	ldr	r1, [r3, #0]
 8019bb4:	68f8      	ldr	r0, [r7, #12]
 8019bb6:	69bb      	ldr	r3, [r7, #24]
 8019bb8:	1c5a      	adds	r2, r3, #1
 8019bba:	0013      	movs	r3, r2
 8019bbc:	00db      	lsls	r3, r3, #3
 8019bbe:	1a9b      	subs	r3, r3, r2
 8019bc0:	00db      	lsls	r3, r3, #3
 8019bc2:	18c3      	adds	r3, r0, r3
 8019bc4:	3304      	adds	r3, #4
 8019bc6:	6019      	str	r1, [r3, #0]
        for (lun_index = 0; lun_index < storage -> ux_slave_class_storage_number_lun; lun_index++)
 8019bc8:	69bb      	ldr	r3, [r7, #24]
 8019bca:	3301      	adds	r3, #1
 8019bcc:	61bb      	str	r3, [r7, #24]
 8019bce:	68fb      	ldr	r3, [r7, #12]
 8019bd0:	685b      	ldr	r3, [r3, #4]
 8019bd2:	69ba      	ldr	r2, [r7, #24]
 8019bd4:	429a      	cmp	r2, r3
 8019bd6:	d200      	bcs.n	8019bda <_ux_device_class_storage_initialize+0x252>
 8019bd8:	e730      	b.n	8019a3c <_ux_device_class_storage_initialize+0xb4>
        }

        /* If it's OK, complete it.  */
        if (status == UX_SUCCESS)
 8019bda:	69fb      	ldr	r3, [r7, #28]
 8019bdc:	2b00      	cmp	r3, #0
 8019bde:	d13c      	bne.n	8019c5a <_ux_device_class_storage_initialize+0x2d2>
        {

            /* Store the start and stop signals if needed by the application.  */
            storage -> ux_slave_class_storage_instance_activate = storage_parameter -> ux_slave_class_storage_instance_activate;
 8019be0:	697b      	ldr	r3, [r7, #20]
 8019be2:	681a      	ldr	r2, [r3, #0]
 8019be4:	68fb      	ldr	r3, [r7, #12]
 8019be6:	655a      	str	r2, [r3, #84]	@ 0x54
            storage -> ux_slave_class_storage_instance_deactivate = storage_parameter -> ux_slave_class_storage_instance_deactivate;
 8019be8:	697b      	ldr	r3, [r7, #20]
 8019bea:	685a      	ldr	r2, [r3, #4]
 8019bec:	68fb      	ldr	r3, [r7, #12]
 8019bee:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Store the vendor id, product id, product revision and product serial.  */
            if (storage_parameter -> ux_slave_class_storage_parameter_vendor_id)
 8019bf0:	697b      	ldr	r3, [r7, #20]
 8019bf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019bf4:	2b00      	cmp	r3, #0
 8019bf6:	d004      	beq.n	8019c02 <_ux_device_class_storage_initialize+0x27a>
                storage -> ux_slave_class_storage_vendor_id = storage_parameter -> ux_slave_class_storage_parameter_vendor_id;
 8019bf8:	697b      	ldr	r3, [r7, #20]
 8019bfa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8019bfc:	68fb      	ldr	r3, [r7, #12]
 8019bfe:	65da      	str	r2, [r3, #92]	@ 0x5c
 8019c00:	e002      	b.n	8019c08 <_ux_device_class_storage_initialize+0x280>
            else
                storage -> ux_slave_class_storage_vendor_id = _ux_system_slave_class_storage_vendor_id;
 8019c02:	68fb      	ldr	r3, [r7, #12]
 8019c04:	4a24      	ldr	r2, [pc, #144]	@ (8019c98 <_ux_device_class_storage_initialize+0x310>)
 8019c06:	65da      	str	r2, [r3, #92]	@ 0x5c

            if (storage_parameter -> ux_slave_class_storage_parameter_product_id)
 8019c08:	697b      	ldr	r3, [r7, #20]
 8019c0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8019c0c:	2b00      	cmp	r3, #0
 8019c0e:	d004      	beq.n	8019c1a <_ux_device_class_storage_initialize+0x292>
                storage -> ux_slave_class_storage_product_id = storage_parameter -> ux_slave_class_storage_parameter_product_id;
 8019c10:	697b      	ldr	r3, [r7, #20]
 8019c12:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8019c14:	68fb      	ldr	r3, [r7, #12]
 8019c16:	661a      	str	r2, [r3, #96]	@ 0x60
 8019c18:	e002      	b.n	8019c20 <_ux_device_class_storage_initialize+0x298>
            else
                storage -> ux_slave_class_storage_product_id = _ux_system_slave_class_storage_product_id;
 8019c1a:	68fb      	ldr	r3, [r7, #12]
 8019c1c:	4a1f      	ldr	r2, [pc, #124]	@ (8019c9c <_ux_device_class_storage_initialize+0x314>)
 8019c1e:	661a      	str	r2, [r3, #96]	@ 0x60

            if (storage_parameter -> ux_slave_class_storage_parameter_product_rev)
 8019c20:	697b      	ldr	r3, [r7, #20]
 8019c22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8019c24:	2b00      	cmp	r3, #0
 8019c26:	d004      	beq.n	8019c32 <_ux_device_class_storage_initialize+0x2aa>
                storage -> ux_slave_class_storage_product_rev = storage_parameter -> ux_slave_class_storage_parameter_product_rev;
 8019c28:	697b      	ldr	r3, [r7, #20]
 8019c2a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8019c2c:	68fb      	ldr	r3, [r7, #12]
 8019c2e:	665a      	str	r2, [r3, #100]	@ 0x64
 8019c30:	e002      	b.n	8019c38 <_ux_device_class_storage_initialize+0x2b0>
            else
                storage -> ux_slave_class_storage_product_rev = _ux_system_slave_class_storage_product_rev;
 8019c32:	68fb      	ldr	r3, [r7, #12]
 8019c34:	4a1a      	ldr	r2, [pc, #104]	@ (8019ca0 <_ux_device_class_storage_initialize+0x318>)
 8019c36:	665a      	str	r2, [r3, #100]	@ 0x64

            if (storage_parameter -> ux_slave_class_storage_parameter_product_serial)
 8019c38:	697b      	ldr	r3, [r7, #20]
 8019c3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019c3c:	2b00      	cmp	r3, #0
 8019c3e:	d004      	beq.n	8019c4a <_ux_device_class_storage_initialize+0x2c2>
                storage -> ux_slave_class_storage_product_serial = storage_parameter -> ux_slave_class_storage_parameter_product_serial;
 8019c40:	697b      	ldr	r3, [r7, #20]
 8019c42:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019c44:	68fb      	ldr	r3, [r7, #12]
 8019c46:	669a      	str	r2, [r3, #104]	@ 0x68
 8019c48:	e002      	b.n	8019c50 <_ux_device_class_storage_initialize+0x2c8>
            else
                storage -> ux_slave_class_storage_product_serial = _ux_system_slave_class_storage_product_serial;
 8019c4a:	68fb      	ldr	r3, [r7, #12]
 8019c4c:	4a15      	ldr	r2, [pc, #84]	@ (8019ca4 <_ux_device_class_storage_initialize+0x31c>)
 8019c4e:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Save the address of the STORAGE instance inside the STORAGE container.  */
            class_inst -> ux_slave_class_instance = (VOID *) storage;
 8019c50:	693b      	ldr	r3, [r7, #16]
 8019c52:	68fa      	ldr	r2, [r7, #12]
 8019c54:	649a      	str	r2, [r3, #72]	@ 0x48

            return(UX_SUCCESS);
 8019c56:	2300      	movs	r3, #0
 8019c58:	e015      	b.n	8019c86 <_ux_device_class_storage_initialize+0x2fe>
        }

        /* Free thread resources.  */
        _ux_device_thread_delete(&class_inst -> ux_slave_class_thread);
 8019c5a:	693b      	ldr	r3, [r7, #16]
 8019c5c:	3350      	adds	r3, #80	@ 0x50
 8019c5e:	0018      	movs	r0, r3
 8019c60:	f7fe ff67 	bl	8018b32 <_ux_utility_thread_delete>
    }

#if !defined(UX_DEVICE_STANDALONE)
    if (class_inst -> ux_slave_class_thread_stack != UX_NULL)
 8019c64:	693a      	ldr	r2, [r7, #16]
 8019c66:	2380      	movs	r3, #128	@ 0x80
 8019c68:	005b      	lsls	r3, r3, #1
 8019c6a:	58d3      	ldr	r3, [r2, r3]
 8019c6c:	2b00      	cmp	r3, #0
 8019c6e:	d005      	beq.n	8019c7c <_ux_device_class_storage_initialize+0x2f4>
        _ux_utility_memory_free(&class_inst -> ux_slave_class_thread_stack);
 8019c70:	693b      	ldr	r3, [r7, #16]
 8019c72:	3301      	adds	r3, #1
 8019c74:	33ff      	adds	r3, #255	@ 0xff
 8019c76:	0018      	movs	r0, r3
 8019c78:	f7fe fcf0 	bl	801865c <_ux_utility_memory_free>
#endif

    /* Free instance.  */
    _ux_utility_memory_free(storage);
 8019c7c:	68fb      	ldr	r3, [r7, #12]
 8019c7e:	0018      	movs	r0, r3
 8019c80:	f7fe fcec 	bl	801865c <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 8019c84:	69fb      	ldr	r3, [r7, #28]
}
 8019c86:	0018      	movs	r0, r3
 8019c88:	46bd      	mov	sp, r7
 8019c8a:	b008      	add	sp, #32
 8019c8c:	bdb0      	pop	{r4, r5, r7, pc}
 8019c8e:	46c0      	nop			@ (mov r8, r8)
 8019c90:	0801a6ed 	.word	0x0801a6ed
 8019c94:	0801f460 	.word	0x0801f460
 8019c98:	20000044 	.word	0x20000044
 8019c9c:	20000050 	.word	0x20000050
 8019ca0:	20000064 	.word	0x20000064
 8019ca4:	2000006c 	.word	0x2000006c

08019ca8 <_ux_device_class_storage_inquiry>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_inquiry(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 8019ca8:	b580      	push	{r7, lr}
 8019caa:	b08a      	sub	sp, #40	@ 0x28
 8019cac:	af00      	add	r7, sp, #0
 8019cae:	60f8      	str	r0, [r7, #12]
 8019cb0:	60b9      	str	r1, [r7, #8]
 8019cb2:	607a      	str	r2, [r7, #4]
 8019cb4:	603b      	str	r3, [r7, #0]

UINT                    status = UX_SUCCESS;
 8019cb6:	2300      	movs	r3, #0
 8019cb8:	627b      	str	r3, [r7, #36]	@ 0x24
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_INQUIRY, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

#if !defined(UX_DEVICE_STANDALONE)

    /* Check direction.  */
    if (storage -> ux_slave_class_storage_host_length &&
 8019cba:	68fb      	ldr	r3, [r7, #12]
 8019cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019cbe:	2b00      	cmp	r3, #0
 8019cc0:	d00e      	beq.n	8019ce0 <_ux_device_class_storage_inquiry+0x38>
        (storage -> ux_slave_class_storage_cbw_flags & 0x80) == 0)
 8019cc2:	68fb      	ldr	r3, [r7, #12]
 8019cc4:	2244      	movs	r2, #68	@ 0x44
 8019cc6:	5c9b      	ldrb	r3, [r3, r2]
 8019cc8:	b25b      	sxtb	r3, r3
    if (storage -> ux_slave_class_storage_host_length &&
 8019cca:	2b00      	cmp	r3, #0
 8019ccc:	db08      	blt.n	8019ce0 <_ux_device_class_storage_inquiry+0x38>
    {
        _ux_device_stack_endpoint_stall(endpoint_out);
 8019cce:	683b      	ldr	r3, [r7, #0]
 8019cd0:	0018      	movs	r0, r3
 8019cd2:	f002 ff81 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 8019cd6:	68fb      	ldr	r3, [r7, #12]
 8019cd8:	2202      	movs	r2, #2
 8019cda:	651a      	str	r2, [r3, #80]	@ 0x50
        return(UX_ERROR);
 8019cdc:	23ff      	movs	r3, #255	@ 0xff
 8019cde:	e0c9      	b.n	8019e74 <_ux_device_class_storage_inquiry+0x1cc>
    }
#endif

    /* From the SCSI Inquiry payload, get the page code.  */
    inquiry_page_code =  *(cbwcb + UX_SLAVE_CLASS_STORAGE_INQUIRY_PAGE_CODE);
 8019ce0:	231f      	movs	r3, #31
 8019ce2:	18fb      	adds	r3, r7, r3
 8019ce4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019ce6:	7892      	ldrb	r2, [r2, #2]
 8019ce8:	701a      	strb	r2, [r3, #0]
    
    /* And the length to be returned. */
    inquiry_length =  storage -> ux_slave_class_storage_host_length;
 8019cea:	68fb      	ldr	r3, [r7, #12]
 8019cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019cee:	623b      	str	r3, [r7, #32]

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 8019cf0:	687b      	ldr	r3, [r7, #4]
 8019cf2:	3330      	adds	r3, #48	@ 0x30
 8019cf4:	61bb      	str	r3, [r7, #24]

    /* Obtain inquiry buffer pointer.  */
    inquiry_buffer = transfer_request -> ux_slave_transfer_request_data_pointer;
 8019cf6:	69bb      	ldr	r3, [r7, #24]
 8019cf8:	68db      	ldr	r3, [r3, #12]
 8019cfa:	617b      	str	r3, [r7, #20]

    /* Ensure the data buffer is cleaned.  */
    _ux_utility_memory_set(inquiry_buffer, 0, UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_LENGTH); /* Use case of memset is verified. */
 8019cfc:	697b      	ldr	r3, [r7, #20]
 8019cfe:	2224      	movs	r2, #36	@ 0x24
 8019d00:	2100      	movs	r1, #0
 8019d02:	0018      	movs	r0, r3
 8019d04:	f7fe fd86 	bl	8018814 <_ux_utility_memory_set>

    /* Check for the maximum length to be returned. */
    if (inquiry_length > UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_LENGTH)
 8019d08:	6a3b      	ldr	r3, [r7, #32]
 8019d0a:	2b24      	cmp	r3, #36	@ 0x24
 8019d0c:	d901      	bls.n	8019d12 <_ux_device_class_storage_inquiry+0x6a>
        inquiry_length = UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_LENGTH;
 8019d0e:	2324      	movs	r3, #36	@ 0x24
 8019d10:	623b      	str	r3, [r7, #32]

    /* Default CSW to passed.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 8019d12:	68fb      	ldr	r3, [r7, #12]
 8019d14:	2200      	movs	r2, #0
 8019d16:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Ensure we know about the page code.  */
    switch (inquiry_page_code)
 8019d18:	231f      	movs	r3, #31
 8019d1a:	18fb      	adds	r3, r7, r3
 8019d1c:	781b      	ldrb	r3, [r3, #0]
 8019d1e:	2b00      	cmp	r3, #0
 8019d20:	d002      	beq.n	8019d28 <_ux_device_class_storage_inquiry+0x80>
 8019d22:	2b80      	cmp	r3, #128	@ 0x80
 8019d24:	d05d      	beq.n	8019de2 <_ux_device_class_storage_inquiry+0x13a>
 8019d26:	e078      	b.n	8019e1a <_ux_device_class_storage_inquiry+0x172>
    {

    case UX_SLAVE_CLASS_STORAGE_INQUIRY_PAGE_CODE_STANDARD:
            
        /* Store the product type.  */
        inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_PERIPHERAL_TYPE] =  (UCHAR)storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_type;
 8019d28:	68f9      	ldr	r1, [r7, #12]
 8019d2a:	68ba      	ldr	r2, [r7, #8]
 8019d2c:	0013      	movs	r3, r2
 8019d2e:	00db      	lsls	r3, r3, #3
 8019d30:	1a9b      	subs	r3, r3, r2
 8019d32:	00db      	lsls	r3, r3, #3
 8019d34:	18cb      	adds	r3, r1, r3
 8019d36:	3310      	adds	r3, #16
 8019d38:	681b      	ldr	r3, [r3, #0]
 8019d3a:	b2da      	uxtb	r2, r3
 8019d3c:	697b      	ldr	r3, [r7, #20]
 8019d3e:	701a      	strb	r2, [r3, #0]

        /* Store the Media Removable bit.  */
        inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_REMOVABLE_MEDIA] =  (UCHAR)storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_removable_flag;
 8019d40:	68f9      	ldr	r1, [r7, #12]
 8019d42:	68ba      	ldr	r2, [r7, #8]
 8019d44:	0013      	movs	r3, r2
 8019d46:	00db      	lsls	r3, r3, #3
 8019d48:	1a9b      	subs	r3, r3, r2
 8019d4a:	00db      	lsls	r3, r3, #3
 8019d4c:	18cb      	adds	r3, r1, r3
 8019d4e:	3314      	adds	r3, #20
 8019d50:	681a      	ldr	r2, [r3, #0]
 8019d52:	697b      	ldr	r3, [r7, #20]
 8019d54:	3301      	adds	r3, #1
 8019d56:	b2d2      	uxtb	r2, r2
 8019d58:	701a      	strb	r2, [r3, #0]

        /* Store the Data Format bit.  */
        if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_type == UX_SLAVE_CLASS_STORAGE_MEDIA_CDROM)
 8019d5a:	68f9      	ldr	r1, [r7, #12]
 8019d5c:	68ba      	ldr	r2, [r7, #8]
 8019d5e:	0013      	movs	r3, r2
 8019d60:	00db      	lsls	r3, r3, #3
 8019d62:	1a9b      	subs	r3, r3, r2
 8019d64:	00db      	lsls	r3, r3, #3
 8019d66:	18cb      	adds	r3, r1, r3
 8019d68:	3310      	adds	r3, #16
 8019d6a:	681b      	ldr	r3, [r3, #0]
 8019d6c:	2b05      	cmp	r3, #5
 8019d6e:	d104      	bne.n	8019d7a <_ux_device_class_storage_inquiry+0xd2>
            inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_DATA_FORMAT] =  0x32;
 8019d70:	697b      	ldr	r3, [r7, #20]
 8019d72:	3303      	adds	r3, #3
 8019d74:	2232      	movs	r2, #50	@ 0x32
 8019d76:	701a      	strb	r2, [r3, #0]
 8019d78:	e003      	b.n	8019d82 <_ux_device_class_storage_inquiry+0xda>
        else
            inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_DATA_FORMAT] =  0x00;
 8019d7a:	697b      	ldr	r3, [r7, #20]
 8019d7c:	3303      	adds	r3, #3
 8019d7e:	2200      	movs	r2, #0
 8019d80:	701a      	strb	r2, [r3, #0]

        /* Store the length of the response.  There is a hack here. For CD-ROM, the data lg is fixed to 0x5B !  */
        if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_type != UX_SLAVE_CLASS_STORAGE_MEDIA_CDROM)
 8019d82:	68f9      	ldr	r1, [r7, #12]
 8019d84:	68ba      	ldr	r2, [r7, #8]
 8019d86:	0013      	movs	r3, r2
 8019d88:	00db      	lsls	r3, r3, #3
 8019d8a:	1a9b      	subs	r3, r3, r2
 8019d8c:	00db      	lsls	r3, r3, #3
 8019d8e:	18cb      	adds	r3, r1, r3
 8019d90:	3310      	adds	r3, #16
 8019d92:	681b      	ldr	r3, [r3, #0]
 8019d94:	2b05      	cmp	r3, #5
 8019d96:	d004      	beq.n	8019da2 <_ux_device_class_storage_inquiry+0xfa>
            inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_ADDITIONAL_LENGTH] =  UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_LENGTH;
 8019d98:	697b      	ldr	r3, [r7, #20]
 8019d9a:	3304      	adds	r3, #4
 8019d9c:	2224      	movs	r2, #36	@ 0x24
 8019d9e:	701a      	strb	r2, [r3, #0]
 8019da0:	e003      	b.n	8019daa <_ux_device_class_storage_inquiry+0x102>
        else            
            inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_ADDITIONAL_LENGTH] =  UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_LENGTH_CD_ROM;
 8019da2:	697b      	ldr	r3, [r7, #20]
 8019da4:	3304      	adds	r3, #4
 8019da6:	225b      	movs	r2, #91	@ 0x5b
 8019da8:	701a      	strb	r2, [r3, #0]

        /* Fill in the storage vendor ID.  */
        _ux_utility_memory_copy(inquiry_buffer + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_VENDOR_INFORMATION,
 8019daa:	697b      	ldr	r3, [r7, #20]
 8019dac:	3308      	adds	r3, #8
 8019dae:	0018      	movs	r0, r3
                                                                    storage -> ux_slave_class_storage_vendor_id, 8); /* Use case of memcpy is verified. */
 8019db0:	68fb      	ldr	r3, [r7, #12]
 8019db2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        _ux_utility_memory_copy(inquiry_buffer + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_VENDOR_INFORMATION,
 8019db4:	2208      	movs	r2, #8
 8019db6:	0019      	movs	r1, r3
 8019db8:	f7fe fc34 	bl	8018624 <_ux_utility_memory_copy>

        /* Fill in the product vendor ID.  */
        _ux_utility_memory_copy(inquiry_buffer + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_PRODUCT_ID,
 8019dbc:	697b      	ldr	r3, [r7, #20]
 8019dbe:	3310      	adds	r3, #16
 8019dc0:	0018      	movs	r0, r3
                                                                    storage -> ux_slave_class_storage_product_id, 16); /* Use case of memcpy is verified. */
 8019dc2:	68fb      	ldr	r3, [r7, #12]
 8019dc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
        _ux_utility_memory_copy(inquiry_buffer + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_PRODUCT_ID,
 8019dc6:	2210      	movs	r2, #16
 8019dc8:	0019      	movs	r1, r3
 8019dca:	f7fe fc2b 	bl	8018624 <_ux_utility_memory_copy>

        /* Fill in the product revision number.  */
        _ux_utility_memory_copy(inquiry_buffer + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_PRODUCT_REVISION,
 8019dce:	697b      	ldr	r3, [r7, #20]
 8019dd0:	3320      	adds	r3, #32
 8019dd2:	0018      	movs	r0, r3
                                                                    storage -> ux_slave_class_storage_product_rev, 4); /* Use case of memcpy is verified. */
 8019dd4:	68fb      	ldr	r3, [r7, #12]
 8019dd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
        _ux_utility_memory_copy(inquiry_buffer + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_PRODUCT_REVISION,
 8019dd8:	2204      	movs	r2, #4
 8019dda:	0019      	movs	r1, r3
 8019ddc:	f7fe fc22 	bl	8018624 <_ux_utility_memory_copy>

        break;
 8019de0:	e030      	b.n	8019e44 <_ux_device_class_storage_inquiry+0x19c>

    case UX_SLAVE_CLASS_STORAGE_INQUIRY_PAGE_CODE_SERIAL:

        /* Initialize the page code in response buffer.  */
        _ux_utility_short_put_big_endian(transfer_request -> ux_slave_transfer_request_data_pointer, UX_SLAVE_CLASS_STORAGE_INQUIRY_PAGE_CODE_SERIAL);
 8019de2:	69bb      	ldr	r3, [r7, #24]
 8019de4:	68db      	ldr	r3, [r3, #12]
 8019de6:	2180      	movs	r1, #128	@ 0x80
 8019de8:	0018      	movs	r0, r3
 8019dea:	f7fe fe1d 	bl	8018a28 <_ux_utility_short_put_big_endian>

        /* Initialize the length of the serial number in response buffer.  */
        _ux_utility_short_put_big_endian(transfer_request -> ux_slave_transfer_request_data_pointer + 2, 20);
 8019dee:	69bb      	ldr	r3, [r7, #24]
 8019df0:	68db      	ldr	r3, [r3, #12]
 8019df2:	3302      	adds	r3, #2
 8019df4:	2114      	movs	r1, #20
 8019df6:	0018      	movs	r0, r3
 8019df8:	f7fe fe16 	bl	8018a28 <_ux_utility_short_put_big_endian>

        /* Copy the serial number buffer into the transfer request memory.  */
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer + 4, storage -> ux_slave_class_storage_product_serial, 20); /* Use case of memcpy is verified. */
 8019dfc:	69bb      	ldr	r3, [r7, #24]
 8019dfe:	68db      	ldr	r3, [r3, #12]
 8019e00:	1d18      	adds	r0, r3, #4
 8019e02:	68fb      	ldr	r3, [r7, #12]
 8019e04:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8019e06:	2214      	movs	r2, #20
 8019e08:	0019      	movs	r1, r3
 8019e0a:	f7fe fc0b 	bl	8018624 <_ux_utility_memory_copy>

        /* Send a data payload with the inquiry response buffer.  */
        if (inquiry_length > 24)
 8019e0e:	6a3b      	ldr	r3, [r7, #32]
 8019e10:	2b18      	cmp	r3, #24
 8019e12:	d916      	bls.n	8019e42 <_ux_device_class_storage_inquiry+0x19a>
            inquiry_length = 24;
 8019e14:	2318      	movs	r3, #24
 8019e16:	623b      	str	r3, [r7, #32]
    
        break;
 8019e18:	e013      	b.n	8019e42 <_ux_device_class_storage_inquiry+0x19a>

    default:
            
#if !defined(UX_DEVICE_STANDALONE)
        /* The page code is not supported.  */
        _ux_device_stack_endpoint_stall(endpoint_in);
 8019e1a:	687b      	ldr	r3, [r7, #4]
 8019e1c:	0018      	movs	r0, r3
 8019e1e:	f002 fedb 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
#endif

        /* And update the REQUEST_SENSE codes.  */
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status =
 8019e22:	68f9      	ldr	r1, [r7, #12]
 8019e24:	68ba      	ldr	r2, [r7, #8]
 8019e26:	0013      	movs	r3, r2
 8019e28:	00db      	lsls	r3, r3, #3
 8019e2a:	1a9b      	subs	r3, r3, r2
 8019e2c:	00db      	lsls	r3, r3, #3
 8019e2e:	18cb      	adds	r3, r1, r3
 8019e30:	3320      	adds	r3, #32
 8019e32:	4a12      	ldr	r2, [pc, #72]	@ (8019e7c <_ux_device_class_storage_inquiry+0x1d4>)
 8019e34:	601a      	str	r2, [r3, #0]
                                               UX_DEVICE_CLASS_STORAGE_SENSE_STATUS(0x05,0x26,0x01);

        /* Now we set the CSW with failure.  */
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 8019e36:	68fb      	ldr	r3, [r7, #12]
 8019e38:	2201      	movs	r2, #1
 8019e3a:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Return error.  */
        status =  UX_ERROR;
 8019e3c:	23ff      	movs	r3, #255	@ 0xff
 8019e3e:	627b      	str	r3, [r7, #36]	@ 0x24

        break;            
 8019e40:	e000      	b.n	8019e44 <_ux_device_class_storage_inquiry+0x19c>
        break;
 8019e42:	46c0      	nop			@ (mov r8, r8)
    }    

    /* Error cases.  */
    if (status != UX_SUCCESS)
 8019e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e46:	2b00      	cmp	r3, #0
 8019e48:	d001      	beq.n	8019e4e <_ux_device_class_storage_inquiry+0x1a6>
        return(status);
 8019e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e4c:	e012      	b.n	8019e74 <_ux_device_class_storage_inquiry+0x1cc>
    storage -> ux_device_class_storage_data_count = 0;

#else

    /* Send a data payload with the inquiry response buffer.  */
    if (inquiry_length)
 8019e4e:	6a3b      	ldr	r3, [r7, #32]
 8019e50:	2b00      	cmp	r3, #0
 8019e52:	d005      	beq.n	8019e60 <_ux_device_class_storage_inquiry+0x1b8>
        _ux_device_stack_transfer_request(transfer_request, inquiry_length, inquiry_length);
 8019e54:	6a3a      	ldr	r2, [r7, #32]
 8019e56:	6a39      	ldr	r1, [r7, #32]
 8019e58:	69bb      	ldr	r3, [r7, #24]
 8019e5a:	0018      	movs	r0, r3
 8019e5c:	f003 fba8 	bl	801d5b0 <_ux_device_stack_transfer_request>

    /* Check length.  */
    if (storage -> ux_slave_class_storage_host_length != inquiry_length)
 8019e60:	68fb      	ldr	r3, [r7, #12]
 8019e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019e64:	6a3a      	ldr	r2, [r7, #32]
 8019e66:	429a      	cmp	r2, r3
 8019e68:	d003      	beq.n	8019e72 <_ux_device_class_storage_inquiry+0x1ca>
    {
        _ux_device_stack_endpoint_stall(endpoint_in);
 8019e6a:	687b      	ldr	r3, [r7, #4]
 8019e6c:	0018      	movs	r0, r3
 8019e6e:	f002 feb3 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
    }
#endif

    /* Return completion status.  */
    return(status);
 8019e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8019e74:	0018      	movs	r0, r3
 8019e76:	46bd      	mov	sp, r7
 8019e78:	b00a      	add	sp, #40	@ 0x28
 8019e7a:	bd80      	pop	{r7, pc}
 8019e7c:	00012605 	.word	0x00012605

08019e80 <_ux_device_class_storage_mode_select>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_mode_select(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 8019e80:	b580      	push	{r7, lr}
 8019e82:	b084      	sub	sp, #16
 8019e84:	af00      	add	r7, sp, #0
 8019e86:	60f8      	str	r0, [r7, #12]
 8019e88:	60b9      	str	r1, [r7, #8]
 8019e8a:	607a      	str	r2, [r7, #4]
 8019e8c:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_MODE_SELECT, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* This command is not yet supported. So Stall the endpoint.  */
    if (storage -> ux_slave_class_storage_host_length)
 8019e8e:	68fb      	ldr	r3, [r7, #12]
 8019e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019e92:	2b00      	cmp	r3, #0
 8019e94:	d007      	beq.n	8019ea6 <_ux_device_class_storage_mode_select+0x26>
    {

#if !defined(UX_DEVICE_STANDALONE)
        _ux_device_stack_endpoint_stall(endpoint_out);
 8019e96:	683b      	ldr	r3, [r7, #0]
 8019e98:	0018      	movs	r0, r3
 8019e9a:	f002 fe9d 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
#else
        UX_PARAMETER_NOT_USED(endpoint_out);
#endif

        storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length;
 8019e9e:	68fb      	ldr	r3, [r7, #12]
 8019ea0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8019ea2:	68fb      	ldr	r3, [r7, #12]
 8019ea4:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* And update the REQUEST_SENSE codes.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status =
 8019ea6:	68f9      	ldr	r1, [r7, #12]
 8019ea8:	68ba      	ldr	r2, [r7, #8]
 8019eaa:	0013      	movs	r3, r2
 8019eac:	00db      	lsls	r3, r3, #3
 8019eae:	1a9b      	subs	r3, r3, r2
 8019eb0:	00db      	lsls	r3, r3, #3
 8019eb2:	18cb      	adds	r3, r1, r3
 8019eb4:	3320      	adds	r3, #32
 8019eb6:	4a07      	ldr	r2, [pc, #28]	@ (8019ed4 <_ux_device_class_storage_mode_select+0x54>)
 8019eb8:	601a      	str	r2, [r3, #0]
                                            UX_DEVICE_CLASS_STORAGE_SENSE_STATUS(0x05,0x26,0x01);

    /* Now we set the CSW with failure.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 8019eba:	68fb      	ldr	r3, [r7, #12]
 8019ebc:	2201      	movs	r2, #1
 8019ebe:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_FUNCTION_NOT_SUPPORTED);
 8019ec0:	2254      	movs	r2, #84	@ 0x54
 8019ec2:	2107      	movs	r1, #7
 8019ec4:	2002      	movs	r0, #2
 8019ec6:	f7fe f84f 	bl	8017f68 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Return not supported error!  */
    return(UX_FUNCTION_NOT_SUPPORTED);
 8019eca:	2354      	movs	r3, #84	@ 0x54
}    
 8019ecc:	0018      	movs	r0, r3
 8019ece:	46bd      	mov	sp, r7
 8019ed0:	b004      	add	sp, #16
 8019ed2:	bd80      	pop	{r7, pc}
 8019ed4:	00012605 	.word	0x00012605

08019ed8 <_ux_device_class_storage_mode_sense>:
UINT  _ux_device_class_storage_mode_sense(UX_SLAVE_CLASS_STORAGE *storage, 
                      ULONG               lun, 
                      UX_SLAVE_ENDPOINT   *endpoint_in,
                      UX_SLAVE_ENDPOINT   *endpoint_out, 
                      UCHAR               *cbwcb)
{
 8019ed8:	b580      	push	{r7, lr}
 8019eda:	b090      	sub	sp, #64	@ 0x40
 8019edc:	af00      	add	r7, sp, #0
 8019ede:	60f8      	str	r0, [r7, #12]
 8019ee0:	60b9      	str	r1, [r7, #8]
 8019ee2:	607a      	str	r2, [r7, #4]
 8019ee4:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_MODE_SENSE, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 8019ee6:	687b      	ldr	r3, [r7, #4]
 8019ee8:	3330      	adds	r3, #48	@ 0x30
 8019eea:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Get the command format : we have 1a and 5a.  */
    mode_sense_command =  (ULONG) *(cbwcb + UX_SLAVE_CLASS_STORAGE_MODE_SENSE_OPERATION);
 8019eec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019eee:	781b      	ldrb	r3, [r3, #0]
 8019ef0:	623b      	str	r3, [r7, #32]
    
    /* Extract the notification from the cbwcb.  */
    page_code =  (ULONG) *(cbwcb + UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PC_PAGE_CODE);
 8019ef2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019ef4:	3302      	adds	r3, #2
 8019ef6:	781b      	ldrb	r3, [r3, #0]
 8019ef8:	61fb      	str	r3, [r7, #28]

    /* Check the command.  */
    if (mode_sense_command == UX_SLAVE_CLASS_STORAGE_SCSI_MODE_SENSE_SHORT)
 8019efa:	6a3b      	ldr	r3, [r7, #32]
 8019efc:	2b1a      	cmp	r3, #26
 8019efe:	d108      	bne.n	8019f12 <_ux_device_class_storage_mode_sense+0x3a>
    {

        /* Extract the length to be returned by the cbwcb.  */
        mode_sense_reply_length =  (ULONG) *(cbwcb + UX_SLAVE_CLASS_STORAGE_MODE_SENSE_ALLOCATION_LENGTH_6);
 8019f00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019f02:	3304      	adds	r3, #4
 8019f04:	781b      	ldrb	r3, [r3, #0]
 8019f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        flags_index = UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PARAMETER_FLAGS_6;
 8019f08:	2302      	movs	r3, #2
 8019f0a:	633b      	str	r3, [r7, #48]	@ 0x30
        response_header_length = UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PARAMETER_HEADER_LENGTH_6;
 8019f0c:	2304      	movs	r3, #4
 8019f0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8019f10:	e00a      	b.n	8019f28 <_ux_device_class_storage_mode_sense+0x50>

    else
    {

        /* Extract the length to be returned by the cbwcb.  */
        mode_sense_reply_length =  _ux_utility_short_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_MODE_SENSE_ALLOCATION_LENGTH_10);
 8019f12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019f14:	3307      	adds	r3, #7
 8019f16:	0018      	movs	r0, r3
 8019f18:	f7fe fd6b 	bl	80189f2 <_ux_utility_short_get_big_endian>
 8019f1c:	0003      	movs	r3, r0
 8019f1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        flags_index = UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PARAMETER_FLAGS_10;
 8019f20:	2303      	movs	r3, #3
 8019f22:	633b      	str	r3, [r7, #48]	@ 0x30
        response_header_length = UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PARAMETER_HEADER_LENGTH_10;
 8019f24:	2308      	movs	r3, #8
 8019f26:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Ensure reply not exceed storage buffer.  */
    if (mode_sense_reply_length > UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE)
 8019f28:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8019f2a:	2380      	movs	r3, #128	@ 0x80
 8019f2c:	011b      	lsls	r3, r3, #4
 8019f2e:	429a      	cmp	r2, r3
 8019f30:	d902      	bls.n	8019f38 <_ux_device_class_storage_mode_sense+0x60>
        mode_sense_reply_length = UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE;
 8019f32:	2380      	movs	r3, #128	@ 0x80
 8019f34:	011b      	lsls	r3, r3, #4
 8019f36:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Ensure memory buffer cleaned.  */
    _ux_utility_memory_set(transfer_request -> ux_slave_transfer_request_data_pointer, 0, mode_sense_reply_length); /* Use case of memset is verified. */
 8019f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f3a:	68db      	ldr	r3, [r3, #12]
 8019f3c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8019f3e:	2100      	movs	r1, #0
 8019f40:	0018      	movs	r0, r3
 8019f42:	f7fe fc67 	bl	8018814 <_ux_utility_memory_set>

    /* Establish READ ONLY flag.  */
    if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_read_only_flag == UX_TRUE)
 8019f46:	68f9      	ldr	r1, [r7, #12]
 8019f48:	68ba      	ldr	r2, [r7, #8]
 8019f4a:	0013      	movs	r3, r2
 8019f4c:	00db      	lsls	r3, r3, #3
 8019f4e:	1a9b      	subs	r3, r3, r2
 8019f50:	00db      	lsls	r3, r3, #3
 8019f52:	18cb      	adds	r3, r1, r3
 8019f54:	3318      	adds	r3, #24
 8019f56:	681b      	ldr	r3, [r3, #0]
 8019f58:	2b01      	cmp	r3, #1
 8019f5a:	d104      	bne.n	8019f66 <_ux_device_class_storage_mode_sense+0x8e>
    
        /* This device is Read Only.  */
        read_only_flag = UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PARAMETER_FLAG_WP;
 8019f5c:	233b      	movs	r3, #59	@ 0x3b
 8019f5e:	18fb      	adds	r3, r7, r3
 8019f60:	2280      	movs	r2, #128	@ 0x80
 8019f62:	701a      	strb	r2, [r3, #0]
 8019f64:	e003      	b.n	8019f6e <_ux_device_class_storage_mode_sense+0x96>
    
    else
    
        /* This device can be written to.  */
        read_only_flag = 0;        
 8019f66:	233b      	movs	r3, #59	@ 0x3b
 8019f68:	18fb      	adds	r3, r7, r3
 8019f6a:	2200      	movs	r2, #0
 8019f6c:	701a      	strb	r2, [r3, #0]

    /* Build response based on expected page codes.  */

    /* Initialize length and page pointer.  */
    mode_data_length = response_header_length;
 8019f6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019f70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    page_pointer = transfer_request -> ux_slave_transfer_request_data_pointer + response_header_length;
 8019f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f74:	68da      	ldr	r2, [r3, #12]
 8019f76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019f78:	18d3      	adds	r3, r2, r3
 8019f7a:	62bb      	str	r3, [r7, #40]	@ 0x28
        page_pointer += page_length;
    }
#endif

    /* Caching mode page is returned if cache flush callback implemented.  */
    if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_flush != UX_NULL &&
 8019f7c:	68f9      	ldr	r1, [r7, #12]
 8019f7e:	68ba      	ldr	r2, [r7, #8]
 8019f80:	0013      	movs	r3, r2
 8019f82:	00db      	lsls	r3, r3, #3
 8019f84:	1a9b      	subs	r3, r3, r2
 8019f86:	00db      	lsls	r3, r3, #3
 8019f88:	18cb      	adds	r3, r1, r3
 8019f8a:	3334      	adds	r3, #52	@ 0x34
 8019f8c:	681b      	ldr	r3, [r3, #0]
 8019f8e:	2b00      	cmp	r3, #0
 8019f90:	d01f      	beq.n	8019fd2 <_ux_device_class_storage_mode_sense+0xfa>
 8019f92:	69fb      	ldr	r3, [r7, #28]
 8019f94:	2b08      	cmp	r3, #8
 8019f96:	d002      	beq.n	8019f9e <_ux_device_class_storage_mode_sense+0xc6>
        (page_code == UX_SLAVE_CLASS_STORAGE_PAGE_CODE_CACHE ||
 8019f98:	69fb      	ldr	r3, [r7, #28]
 8019f9a:	2b3f      	cmp	r3, #63	@ 0x3f
 8019f9c:	d119      	bne.n	8019fd2 <_ux_device_class_storage_mode_sense+0xfa>
        page_code == UX_SLAVE_CLASS_STORAGE_PAGE_CODE_ALL))
    {
        page_length = USBX_DEVICE_CLASS_STORAGE_MODE_SENSE_PAGE_CACHE_LENGTH;
 8019f9e:	2314      	movs	r3, #20
 8019fa0:	61bb      	str	r3, [r7, #24]

        /* Store page code.  */
        *(page_pointer) = UX_SLAVE_CLASS_STORAGE_PAGE_CODE_CACHE;
 8019fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019fa4:	2208      	movs	r2, #8
 8019fa6:	701a      	strb	r2, [r3, #0]

        /* Store the length of the page data.  */
        *(page_pointer + UX_SLAVE_CLASS_STORAGE_CACHING_MODE_PAGE_LENGTH) =
 8019fa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019faa:	3301      	adds	r3, #1
 8019fac:	2212      	movs	r2, #18
 8019fae:	701a      	strb	r2, [r3, #0]
                            UX_SLAVE_CLASS_STORAGE_CACHING_MODE_PAGE_PAGE_LENGTH;

        /* Set the Write Cache Enabled (WCE) bit.  */
        *(page_pointer + UX_SLAVE_CLASS_STORAGE_CACHING_MODE_PAGE_FLAGS) |=
 8019fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019fb2:	3302      	adds	r3, #2
 8019fb4:	781a      	ldrb	r2, [r3, #0]
 8019fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019fb8:	3302      	adds	r3, #2
 8019fba:	2104      	movs	r1, #4
 8019fbc:	430a      	orrs	r2, r1
 8019fbe:	b2d2      	uxtb	r2, r2
 8019fc0:	701a      	strb	r2, [r3, #0]
                            UX_SLAVE_CLASS_STORAGE_CACHING_MODE_PAGE_FLAG_WCE;

        mode_data_length += page_length;
 8019fc2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019fc4:	69bb      	ldr	r3, [r7, #24]
 8019fc6:	18d3      	adds	r3, r2, r3
 8019fc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        page_pointer += page_length;
 8019fca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8019fcc:	69bb      	ldr	r3, [r7, #24]
 8019fce:	18d3      	adds	r3, r2, r3
 8019fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Informational Exceptions Control mode page.  */
    if (page_code == UX_SLAVE_CLASS_STORAGE_PAGE_CODE_IEC ||
 8019fd2:	69fb      	ldr	r3, [r7, #28]
 8019fd4:	2b1c      	cmp	r3, #28
 8019fd6:	d002      	beq.n	8019fde <_ux_device_class_storage_mode_sense+0x106>
 8019fd8:	69fb      	ldr	r3, [r7, #28]
 8019fda:	2b3f      	cmp	r3, #63	@ 0x3f
 8019fdc:	d110      	bne.n	801a000 <_ux_device_class_storage_mode_sense+0x128>
        page_code == UX_SLAVE_CLASS_STORAGE_PAGE_CODE_ALL)
    {
        page_length = USBX_DEVICE_CLASS_STORAGE_MODE_SENSE_PAGE_IEC_LENGTH;
 8019fde:	230c      	movs	r3, #12
 8019fe0:	61bb      	str	r3, [r7, #24]

        /* Store page code.  */
        *(page_pointer) = UX_SLAVE_CLASS_STORAGE_PAGE_CODE_IEC;
 8019fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019fe4:	221c      	movs	r2, #28
 8019fe6:	701a      	strb	r2, [r3, #0]

        /* Store the length of the page data.  */
        *(page_pointer + 1) = UX_SLAVE_CLASS_STORAGE_IEC_MODE_PAGE_PAGE_LENGTH;
 8019fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019fea:	3301      	adds	r3, #1
 8019fec:	220a      	movs	r2, #10
 8019fee:	701a      	strb	r2, [r3, #0]

        mode_data_length += page_length;
 8019ff0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019ff2:	69bb      	ldr	r3, [r7, #24]
 8019ff4:	18d3      	adds	r3, r2, r3
 8019ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        page_pointer += page_length;
 8019ff8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8019ffa:	69bb      	ldr	r3, [r7, #24]
 8019ffc:	18d3      	adds	r3, r2, r3
 8019ffe:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Put the payload length in the header.  */
    if (mode_sense_command == UX_SLAVE_CLASS_STORAGE_SCSI_MODE_SENSE_SHORT)
 801a000:	6a3b      	ldr	r3, [r7, #32]
 801a002:	2b1a      	cmp	r3, #26
 801a004:	d105      	bne.n	801a012 <_ux_device_class_storage_mode_sense+0x13a>
        * transfer_request -> ux_slave_transfer_request_data_pointer = (UCHAR)(mode_data_length);
 801a006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a008:	68db      	ldr	r3, [r3, #12]
 801a00a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801a00c:	b2d2      	uxtb	r2, r2
 801a00e:	701a      	strb	r2, [r3, #0]
 801a010:	e007      	b.n	801a022 <_ux_device_class_storage_mode_sense+0x14a>
    else
        _ux_utility_short_put_big_endian(transfer_request -> ux_slave_transfer_request_data_pointer, (USHORT)mode_data_length);
 801a012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a014:	68db      	ldr	r3, [r3, #12]
 801a016:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801a018:	b292      	uxth	r2, r2
 801a01a:	0011      	movs	r1, r2
 801a01c:	0018      	movs	r0, r3
 801a01e:	f7fe fd03 	bl	8018a28 <_ux_utility_short_put_big_endian>

    /* Store the write protection flag.  */
    *(transfer_request -> ux_slave_transfer_request_data_pointer + flags_index) = read_only_flag;
 801a022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a024:	68da      	ldr	r2, [r3, #12]
 801a026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a028:	18d3      	adds	r3, r2, r3
 801a02a:	223b      	movs	r2, #59	@ 0x3b
 801a02c:	18ba      	adds	r2, r7, r2
 801a02e:	7812      	ldrb	r2, [r2, #0]
 801a030:	701a      	strb	r2, [r3, #0]
    storage -> ux_device_class_storage_data_count = 0;

#else

    /* Send a payload with the response buffer.  */
    _ux_device_stack_transfer_request(transfer_request, mode_sense_reply_length, mode_sense_reply_length); 
 801a032:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a034:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801a036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a038:	0018      	movs	r0, r3
 801a03a:	f003 fab9 	bl	801d5b0 <_ux_device_stack_transfer_request>
#endif

    /* Now we set the CSW with success.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801a03e:	68fb      	ldr	r3, [r7, #12]
 801a040:	2200      	movs	r2, #0
 801a042:	651a      	str	r2, [r3, #80]	@ 0x50
    status = UX_SUCCESS;
 801a044:	2300      	movs	r3, #0
 801a046:	617b      	str	r3, [r7, #20]

    /* Return completion status.  */
    return(status);
 801a048:	697b      	ldr	r3, [r7, #20]
}
 801a04a:	0018      	movs	r0, r3
 801a04c:	46bd      	mov	sp, r7
 801a04e:	b010      	add	sp, #64	@ 0x40
 801a050:	bd80      	pop	{r7, pc}

0801a052 <_ux_device_class_storage_prevent_allow_media_removal>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_prevent_allow_media_removal(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 801a052:	b580      	push	{r7, lr}
 801a054:	b084      	sub	sp, #16
 801a056:	af00      	add	r7, sp, #0
 801a058:	60f8      	str	r0, [r7, #12]
 801a05a:	60b9      	str	r1, [r7, #8]
 801a05c:	607a      	str	r2, [r7, #4]
 801a05e:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_PREVENT_ALLOW_MEDIA_REMOVAL, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* We set the CSW with success.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801a060:	68fb      	ldr	r3, [r7, #12]
 801a062:	2200      	movs	r2, #0
 801a064:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801a066:	2300      	movs	r3, #0
}
 801a068:	0018      	movs	r0, r3
 801a06a:	46bd      	mov	sp, r7
 801a06c:	b004      	add	sp, #16
 801a06e:	bd80      	pop	{r7, pc}

0801a070 <_ux_device_class_storage_read>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_read(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb, UCHAR scsi_command)
{
 801a070:	b5b0      	push	{r4, r5, r7, lr}
 801a072:	b090      	sub	sp, #64	@ 0x40
 801a074:	af02      	add	r7, sp, #8
 801a076:	60f8      	str	r0, [r7, #12]
 801a078:	60b9      	str	r1, [r7, #8]
 801a07a:	607a      	str	r2, [r7, #4]
 801a07c:	603b      	str	r3, [r7, #0]


    UX_PARAMETER_NOT_USED(endpoint_out);

    /* Get the LBA from the CBWCB.  */
    lba =  _ux_utility_long_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_READ_LBA);
 801a07e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a080:	3302      	adds	r3, #2
 801a082:	0018      	movs	r0, r3
 801a084:	f7fe f914 	bl	80182b0 <_ux_utility_long_get_big_endian>
 801a088:	0003      	movs	r3, r0
 801a08a:	637b      	str	r3, [r7, #52]	@ 0x34

    /* The type of commands will tell us the width of the field containing the number
       of sectors to read.  */
    if (scsi_command == UX_SLAVE_CLASS_STORAGE_SCSI_READ16)
 801a08c:	234c      	movs	r3, #76	@ 0x4c
 801a08e:	18fb      	adds	r3, r7, r3
 801a090:	781b      	ldrb	r3, [r3, #0]
 801a092:	2b28      	cmp	r3, #40	@ 0x28
 801a094:	d107      	bne.n	801a0a6 <_ux_device_class_storage_read+0x36>

        /* Get the number of blocks from the CBWCB in 16 bits.  */
        total_number_blocks =  _ux_utility_short_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_READ_TRANSFER_LENGTH_16);
 801a096:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a098:	3307      	adds	r3, #7
 801a09a:	0018      	movs	r0, r3
 801a09c:	f7fe fca9 	bl	80189f2 <_ux_utility_short_get_big_endian>
 801a0a0:	0003      	movs	r3, r0
 801a0a2:	633b      	str	r3, [r7, #48]	@ 0x30
 801a0a4:	e006      	b.n	801a0b4 <_ux_device_class_storage_read+0x44>

    else        

        /* Get the number of blocks from the CBWCB in 32 bits.  */
        total_number_blocks =  _ux_utility_long_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_READ_TRANSFER_LENGTH_32);
 801a0a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a0a8:	3306      	adds	r3, #6
 801a0aa:	0018      	movs	r0, r3
 801a0ac:	f7fe f900 	bl	80182b0 <_ux_utility_long_get_big_endian>
 801a0b0:	0003      	movs	r3, r0
 801a0b2:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 801a0b4:	687b      	ldr	r3, [r7, #4]
 801a0b6:	3330      	adds	r3, #48	@ 0x30
 801a0b8:	623b      	str	r3, [r7, #32]

    /* Compute the total length to transfer and how much remains.  */
    total_length =  total_number_blocks * storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_block_length;
 801a0ba:	68f9      	ldr	r1, [r7, #12]
 801a0bc:	68ba      	ldr	r2, [r7, #8]
 801a0be:	0013      	movs	r3, r2
 801a0c0:	00db      	lsls	r3, r3, #3
 801a0c2:	1a9b      	subs	r3, r3, r2
 801a0c4:	00db      	lsls	r3, r3, #3
 801a0c6:	18cb      	adds	r3, r1, r3
 801a0c8:	330c      	adds	r3, #12
 801a0ca:	681a      	ldr	r2, [r3, #0]
 801a0cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a0ce:	4353      	muls	r3, r2
 801a0d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Default CSW to failed.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801a0d2:	68fb      	ldr	r3, [r7, #12]
 801a0d4:	2201      	movs	r2, #1
 801a0d6:	651a      	str	r2, [r3, #80]	@ 0x50
#else

    /* Check transfer length.  */

    /* Case (7).  Host length < device length.  */
    if (total_length > storage -> ux_slave_class_storage_host_length)
 801a0d8:	68fb      	ldr	r3, [r7, #12]
 801a0da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a0dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801a0de:	429a      	cmp	r2, r3
 801a0e0:	d908      	bls.n	801a0f4 <_ux_device_class_storage_read+0x84>
    {
        _ux_device_stack_endpoint_stall(endpoint_in);
 801a0e2:	687b      	ldr	r3, [r7, #4]
 801a0e4:	0018      	movs	r0, r3
 801a0e6:	f002 fd77 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801a0ea:	68fb      	ldr	r3, [r7, #12]
 801a0ec:	2202      	movs	r2, #2
 801a0ee:	651a      	str	r2, [r3, #80]	@ 0x50
        return(UX_ERROR);
 801a0f0:	23ff      	movs	r3, #255	@ 0xff
 801a0f2:	e0d4      	b.n	801a29e <_ux_device_class_storage_read+0x22e>
    }

    /* Case (8). Hi <> Do.  */
    if ((storage -> ux_slave_class_storage_cbw_flags & 0x80) == 0)
 801a0f4:	68fb      	ldr	r3, [r7, #12]
 801a0f6:	2244      	movs	r2, #68	@ 0x44
 801a0f8:	5c9b      	ldrb	r3, [r3, r2]
 801a0fa:	b25b      	sxtb	r3, r3
 801a0fc:	2b00      	cmp	r3, #0
 801a0fe:	db08      	blt.n	801a112 <_ux_device_class_storage_read+0xa2>
    {
        _ux_device_stack_endpoint_stall(endpoint_out);
 801a100:	683b      	ldr	r3, [r7, #0]
 801a102:	0018      	movs	r0, r3
 801a104:	f002 fd68 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801a108:	68fb      	ldr	r3, [r7, #12]
 801a10a:	2202      	movs	r2, #2
 801a10c:	651a      	str	r2, [r3, #80]	@ 0x50
        return(UX_ERROR);
 801a10e:	23ff      	movs	r3, #255	@ 0xff
 801a110:	e0c5      	b.n	801a29e <_ux_device_class_storage_read+0x22e>
    }

    /* It may take several transfers to send the requested data.  */
    done_length = 0;
 801a112:	2300      	movs	r3, #0
 801a114:	627b      	str	r3, [r7, #36]	@ 0x24
    while (total_number_blocks)
 801a116:	e0ab      	b.n	801a270 <_ux_device_class_storage_read+0x200>
    {

        /* Obtain the status of the device.  */
        status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_status(storage, lun, 
 801a118:	68f9      	ldr	r1, [r7, #12]
 801a11a:	68bb      	ldr	r3, [r7, #8]
 801a11c:	1c5a      	adds	r2, r3, #1
 801a11e:	0013      	movs	r3, r2
 801a120:	00db      	lsls	r3, r3, #3
 801a122:	1a9b      	subs	r3, r3, r2
 801a124:	00db      	lsls	r3, r3, #3
 801a126:	585c      	ldr	r4, [r3, r1]
 801a128:	68f9      	ldr	r1, [r7, #12]
 801a12a:	68ba      	ldr	r2, [r7, #8]
 801a12c:	0013      	movs	r3, r2
 801a12e:	00db      	lsls	r3, r3, #3
 801a130:	1a9b      	subs	r3, r3, r2
 801a132:	00db      	lsls	r3, r3, #3
 801a134:	18cb      	adds	r3, r1, r3
 801a136:	331c      	adds	r3, #28
 801a138:	681a      	ldr	r2, [r3, #0]
 801a13a:	2314      	movs	r3, #20
 801a13c:	18fb      	adds	r3, r7, r3
 801a13e:	68b9      	ldr	r1, [r7, #8]
 801a140:	68f8      	ldr	r0, [r7, #12]
 801a142:	47a0      	blx	r4
 801a144:	0003      	movs	r3, r0
 801a146:	61fb      	str	r3, [r7, #28]
                                    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_id, &media_status);
    
        /* Update the request sense.  */
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 801a148:	6979      	ldr	r1, [r7, #20]
 801a14a:	68f8      	ldr	r0, [r7, #12]
 801a14c:	68ba      	ldr	r2, [r7, #8]
 801a14e:	0013      	movs	r3, r2
 801a150:	00db      	lsls	r3, r3, #3
 801a152:	1a9b      	subs	r3, r3, r2
 801a154:	00db      	lsls	r3, r3, #3
 801a156:	18c3      	adds	r3, r0, r3
 801a158:	3320      	adds	r3, #32
 801a15a:	6019      	str	r1, [r3, #0]
    
        /* If there is a problem, return a failed command.  */
        if (status != UX_SUCCESS)
 801a15c:	69fb      	ldr	r3, [r7, #28]
 801a15e:	2b00      	cmp	r3, #0
 801a160:	d00b      	beq.n	801a17a <_ux_device_class_storage_read+0x10a>
        {
    
            /* We have a problem, media status error. Return a bad completion and wait for the
               REQUEST_SENSE command.  */
            _ux_device_stack_endpoint_stall(endpoint_in);
 801a162:	687b      	ldr	r3, [r7, #4]
 801a164:	0018      	movs	r0, r3
 801a166:	f002 fd37 	bl	801cbd8 <_ux_device_stack_endpoint_stall>

            /* Update residue.  */
            storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length - done_length;
 801a16a:	68fb      	ldr	r3, [r7, #12]
 801a16c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801a16e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a170:	1ad2      	subs	r2, r2, r3
 801a172:	68fb      	ldr	r3, [r7, #12]
 801a174:	64da      	str	r2, [r3, #76]	@ 0x4c
    
            /* Return an error.  */
            return(UX_ERROR);
 801a176:	23ff      	movs	r3, #255	@ 0xff
 801a178:	e091      	b.n	801a29e <_ux_device_class_storage_read+0x22e>
        }

        /* How much can we send in this transfer?  */
        if (total_length > UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE)
 801a17a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801a17c:	2380      	movs	r3, #128	@ 0x80
 801a17e:	011b      	lsls	r3, r3, #4
 801a180:	429a      	cmp	r2, r3
 801a182:	d903      	bls.n	801a18c <_ux_device_class_storage_read+0x11c>

            /* Compute the transfer length based on the maximum allowed.  */
            transfer_length =  UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE;
 801a184:	2380      	movs	r3, #128	@ 0x80
 801a186:	011b      	lsls	r3, r3, #4
 801a188:	62bb      	str	r3, [r7, #40]	@ 0x28
 801a18a:	e001      	b.n	801a190 <_ux_device_class_storage_read+0x120>
            
        else

            /* Compute the transfer length based on what is left to transfer.  */
            transfer_length =  total_length;
 801a18c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a18e:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Compute the number of blocks to transfer.  */
        number_blocks = transfer_length / storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_block_length;
 801a190:	68f9      	ldr	r1, [r7, #12]
 801a192:	68ba      	ldr	r2, [r7, #8]
 801a194:	0013      	movs	r3, r2
 801a196:	00db      	lsls	r3, r3, #3
 801a198:	1a9b      	subs	r3, r3, r2
 801a19a:	00db      	lsls	r3, r3, #3
 801a19c:	18cb      	adds	r3, r1, r3
 801a19e:	330c      	adds	r3, #12
 801a1a0:	681b      	ldr	r3, [r3, #0]
 801a1a2:	0019      	movs	r1, r3
 801a1a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801a1a6:	f7ec f94d 	bl	8006444 <__udivsi3>
 801a1aa:	0003      	movs	r3, r0
 801a1ac:	61bb      	str	r3, [r7, #24]
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_READ, storage, lun, transfer_request -> ux_slave_transfer_request_data_pointer, 
                                number_blocks, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

        /* Execute the read command from the local media.  */
        status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_read(storage, lun, 
 801a1ae:	68f9      	ldr	r1, [r7, #12]
 801a1b0:	68ba      	ldr	r2, [r7, #8]
 801a1b2:	0013      	movs	r3, r2
 801a1b4:	00db      	lsls	r3, r3, #3
 801a1b6:	1a9b      	subs	r3, r3, r2
 801a1b8:	00db      	lsls	r3, r3, #3
 801a1ba:	18cb      	adds	r3, r1, r3
 801a1bc:	332c      	adds	r3, #44	@ 0x2c
 801a1be:	681c      	ldr	r4, [r3, #0]
 801a1c0:	6a3b      	ldr	r3, [r7, #32]
 801a1c2:	68da      	ldr	r2, [r3, #12]
 801a1c4:	69bd      	ldr	r5, [r7, #24]
 801a1c6:	68b9      	ldr	r1, [r7, #8]
 801a1c8:	68f8      	ldr	r0, [r7, #12]
 801a1ca:	2314      	movs	r3, #20
 801a1cc:	18fb      	adds	r3, r7, r3
 801a1ce:	9301      	str	r3, [sp, #4]
 801a1d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a1d2:	9300      	str	r3, [sp, #0]
 801a1d4:	002b      	movs	r3, r5
 801a1d6:	47a0      	blx	r4
 801a1d8:	0003      	movs	r3, r0
 801a1da:	61fb      	str	r3, [r7, #28]
                                                    transfer_request -> ux_slave_transfer_request_data_pointer, number_blocks, lba, &media_status); 

        /* If there is a problem, return a failed command.  */
        if (status != UX_SUCCESS)
 801a1dc:	69fb      	ldr	r3, [r7, #28]
 801a1de:	2b00      	cmp	r3, #0
 801a1e0:	d015      	beq.n	801a20e <_ux_device_class_storage_read+0x19e>
        {
    
            /* We have a problem, request error. Return a bad completion and wait for the
               REQUEST_SENSE command.  */
            _ux_device_stack_endpoint_stall(endpoint_in);
 801a1e2:	687b      	ldr	r3, [r7, #4]
 801a1e4:	0018      	movs	r0, r3
 801a1e6:	f002 fcf7 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
    
            /* Update residue.  */
            storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length - done_length;
 801a1ea:	68fb      	ldr	r3, [r7, #12]
 801a1ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801a1ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a1f0:	1ad2      	subs	r2, r2, r3
 801a1f2:	68fb      	ldr	r3, [r7, #12]
 801a1f4:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* And update the REQUEST_SENSE codes.  */
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 801a1f6:	6979      	ldr	r1, [r7, #20]
 801a1f8:	68f8      	ldr	r0, [r7, #12]
 801a1fa:	68ba      	ldr	r2, [r7, #8]
 801a1fc:	0013      	movs	r3, r2
 801a1fe:	00db      	lsls	r3, r3, #3
 801a200:	1a9b      	subs	r3, r3, r2
 801a202:	00db      	lsls	r3, r3, #3
 801a204:	18c3      	adds	r3, r0, r3
 801a206:	3320      	adds	r3, #32
 801a208:	6019      	str	r1, [r3, #0]
    
            /* Return an error.  */
            return(UX_ERROR);
 801a20a:	23ff      	movs	r3, #255	@ 0xff
 801a20c:	e047      	b.n	801a29e <_ux_device_class_storage_read+0x22e>
        }

        /* Sends the data payload back to the caller.  */
        status =  _ux_device_stack_transfer_request(transfer_request, transfer_length, transfer_length);
 801a20e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801a210:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801a212:	6a3b      	ldr	r3, [r7, #32]
 801a214:	0018      	movs	r0, r3
 801a216:	f003 f9cb 	bl	801d5b0 <_ux_device_stack_transfer_request>
 801a21a:	0003      	movs	r3, r0
 801a21c:	61fb      	str	r3, [r7, #28]

        /* Check the status.  */
        if(status != UX_SUCCESS)
 801a21e:	69fb      	ldr	r3, [r7, #28]
 801a220:	2b00      	cmp	r3, #0
 801a222:	d015      	beq.n	801a250 <_ux_device_class_storage_read+0x1e0>
        {

            /* We have a problem, request error. Return a bad completion and wait for the
               REQUEST_SENSE command.  */
            _ux_device_stack_endpoint_stall(endpoint_in);
 801a224:	687b      	ldr	r3, [r7, #4]
 801a226:	0018      	movs	r0, r3
 801a228:	f002 fcd6 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
    
            /* Update residue.  */
            storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length - done_length;
 801a22c:	68fb      	ldr	r3, [r7, #12]
 801a22e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801a230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a232:	1ad2      	subs	r2, r2, r3
 801a234:	68fb      	ldr	r3, [r7, #12]
 801a236:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Update the REQUEST_SENSE codes.  */
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status =
 801a238:	68f9      	ldr	r1, [r7, #12]
 801a23a:	68ba      	ldr	r2, [r7, #8]
 801a23c:	0013      	movs	r3, r2
 801a23e:	00db      	lsls	r3, r3, #3
 801a240:	1a9b      	subs	r3, r3, r2
 801a242:	00db      	lsls	r3, r3, #3
 801a244:	18cb      	adds	r3, r1, r3
 801a246:	3320      	adds	r3, #32
 801a248:	4a17      	ldr	r2, [pc, #92]	@ (801a2a8 <_ux_device_class_storage_read+0x238>)
 801a24a:	601a      	str	r2, [r3, #0]
                                                UX_DEVICE_CLASS_STORAGE_SENSE_STATUS(0x02,0x54,0x00);

            /* Return an error.  */
            return(UX_ERROR);
 801a24c:	23ff      	movs	r3, #255	@ 0xff
 801a24e:	e026      	b.n	801a29e <_ux_device_class_storage_read+0x22e>

        }

        /* Update the LBA address.  */
        lba += number_blocks;
 801a250:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801a252:	69bb      	ldr	r3, [r7, #24]
 801a254:	18d3      	adds	r3, r2, r3
 801a256:	637b      	str	r3, [r7, #52]	@ 0x34
        
        /* Update the length to remain.  */
        total_length -= transfer_length;        
 801a258:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801a25a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a25c:	1ad3      	subs	r3, r2, r3
 801a25e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        done_length += transfer_length;
 801a260:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a264:	18d3      	adds	r3, r2, r3
 801a266:	627b      	str	r3, [r7, #36]	@ 0x24
        
        /* Update the number of blocks to read.  */
        total_number_blocks -= number_blocks;
 801a268:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801a26a:	69bb      	ldr	r3, [r7, #24]
 801a26c:	1ad3      	subs	r3, r2, r3
 801a26e:	633b      	str	r3, [r7, #48]	@ 0x30
    while (total_number_blocks)
 801a270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a272:	2b00      	cmp	r3, #0
 801a274:	d000      	beq.n	801a278 <_ux_device_class_storage_read+0x208>
 801a276:	e74f      	b.n	801a118 <_ux_device_class_storage_read+0xa8>
    }

    /* Case (4), (5). Host length too large.  */
    if (storage -> ux_slave_class_storage_host_length > done_length)
 801a278:	68fb      	ldr	r3, [r7, #12]
 801a27a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a27c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a27e:	429a      	cmp	r2, r3
 801a280:	d209      	bcs.n	801a296 <_ux_device_class_storage_read+0x226>
    {

        /* Stall Bulk-In.  */
        _ux_device_stack_endpoint_stall(endpoint_in);
 801a282:	687b      	ldr	r3, [r7, #4]
 801a284:	0018      	movs	r0, r3
 801a286:	f002 fca7 	bl	801cbd8 <_ux_device_stack_endpoint_stall>

        /* Update residure.  */
        storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length - done_length;
 801a28a:	68fb      	ldr	r3, [r7, #12]
 801a28c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801a28e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a290:	1ad2      	subs	r2, r2, r3
 801a292:	68fb      	ldr	r3, [r7, #12]
 801a294:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

#endif /* else defined(UX_DEVICE_STANDALONE) */

    /* Now we set the CSW with success.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801a296:	68fb      	ldr	r3, [r7, #12]
 801a298:	2200      	movs	r2, #0
 801a29a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Return completion status.  */
    return(UX_SUCCESS);
 801a29c:	2300      	movs	r3, #0
}
 801a29e:	0018      	movs	r0, r3
 801a2a0:	46bd      	mov	sp, r7
 801a2a2:	b00e      	add	sp, #56	@ 0x38
 801a2a4:	bdb0      	pop	{r4, r5, r7, pc}
 801a2a6:	46c0      	nop			@ (mov r8, r8)
 801a2a8:	00005402 	.word	0x00005402

0801a2ac <_ux_device_class_storage_read_capacity>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_read_capacity(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun,
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 801a2ac:	b590      	push	{r4, r7, lr}
 801a2ae:	b089      	sub	sp, #36	@ 0x24
 801a2b0:	af00      	add	r7, sp, #0
 801a2b2:	60f8      	str	r0, [r7, #12]
 801a2b4:	60b9      	str	r1, [r7, #8]
 801a2b6:	607a      	str	r2, [r7, #4]
 801a2b8:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_READ_CAPACITY, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the status of the device.  */
    status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_status(storage, lun, 
 801a2ba:	68f9      	ldr	r1, [r7, #12]
 801a2bc:	68bb      	ldr	r3, [r7, #8]
 801a2be:	1c5a      	adds	r2, r3, #1
 801a2c0:	0013      	movs	r3, r2
 801a2c2:	00db      	lsls	r3, r3, #3
 801a2c4:	1a9b      	subs	r3, r3, r2
 801a2c6:	00db      	lsls	r3, r3, #3
 801a2c8:	585c      	ldr	r4, [r3, r1]
 801a2ca:	68f9      	ldr	r1, [r7, #12]
 801a2cc:	68ba      	ldr	r2, [r7, #8]
 801a2ce:	0013      	movs	r3, r2
 801a2d0:	00db      	lsls	r3, r3, #3
 801a2d2:	1a9b      	subs	r3, r3, r2
 801a2d4:	00db      	lsls	r3, r3, #3
 801a2d6:	18cb      	adds	r3, r1, r3
 801a2d8:	331c      	adds	r3, #28
 801a2da:	681a      	ldr	r2, [r3, #0]
 801a2dc:	2310      	movs	r3, #16
 801a2de:	18fb      	adds	r3, r7, r3
 801a2e0:	68b9      	ldr	r1, [r7, #8]
 801a2e2:	68f8      	ldr	r0, [r7, #12]
 801a2e4:	47a0      	blx	r4
 801a2e6:	0003      	movs	r3, r0
 801a2e8:	61fb      	str	r3, [r7, #28]
                                storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_id, &media_status);

    /* Update the request sense.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 801a2ea:	6939      	ldr	r1, [r7, #16]
 801a2ec:	68f8      	ldr	r0, [r7, #12]
 801a2ee:	68ba      	ldr	r2, [r7, #8]
 801a2f0:	0013      	movs	r3, r2
 801a2f2:	00db      	lsls	r3, r3, #3
 801a2f4:	1a9b      	subs	r3, r3, r2
 801a2f6:	00db      	lsls	r3, r3, #3
 801a2f8:	18c3      	adds	r3, r0, r3
 801a2fa:	3320      	adds	r3, #32
 801a2fc:	6019      	str	r1, [r3, #0]

    /* Check the status for error.  */
    if (status != UX_SUCCESS)
 801a2fe:	69fb      	ldr	r3, [r7, #28]
 801a300:	2b00      	cmp	r3, #0
 801a302:	d009      	beq.n	801a318 <_ux_device_class_storage_read_capacity+0x6c>
    {

#if !defined(UX_DEVICE_STANDALONE)

        /* We need to STALL the IN endpoint.  The endpoint will be reset by the host.  */
        _ux_device_stack_endpoint_stall(endpoint_in);
 801a304:	687b      	ldr	r3, [r7, #4]
 801a306:	0018      	movs	r0, r3
 801a308:	f002 fc66 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
#endif

        /* Now we set the CSW with Error.  */
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801a30c:	68fb      	ldr	r3, [r7, #12]
 801a30e:	2201      	movs	r2, #1
 801a310:	651a      	str	r2, [r3, #80]	@ 0x50
        status = UX_SUCCESS;
 801a312:	2300      	movs	r3, #0
 801a314:	61fb      	str	r3, [r7, #28]
 801a316:	e032      	b.n	801a37e <_ux_device_class_storage_read_capacity+0xd2>
    }
    else
    {
    
        /* Obtain the pointer to the transfer request.  */
        transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 801a318:	687b      	ldr	r3, [r7, #4]
 801a31a:	3330      	adds	r3, #48	@ 0x30
 801a31c:	61bb      	str	r3, [r7, #24]

        /* Obtain read capacity response buffer.  */
        read_capacity_buffer = transfer_request -> ux_slave_transfer_request_data_pointer;
 801a31e:	69bb      	ldr	r3, [r7, #24]
 801a320:	68db      	ldr	r3, [r3, #12]
 801a322:	617b      	str	r3, [r7, #20]
    
        /* Ensure it is cleaned.  */
        _ux_utility_memory_set(read_capacity_buffer, 0, UX_SLAVE_CLASS_STORAGE_READ_CAPACITY_RESPONSE_LENGTH); /* Use case of memcpy is verified. */
 801a324:	697b      	ldr	r3, [r7, #20]
 801a326:	2208      	movs	r2, #8
 801a328:	2100      	movs	r1, #0
 801a32a:	0018      	movs	r0, r3
 801a32c:	f7fe fa72 	bl	8018814 <_ux_utility_memory_set>
    
        /* Insert the last LBA address in the response.  */
        _ux_utility_long_put_big_endian(&read_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_CAPACITY_RESPONSE_LAST_LBA],
 801a330:	68f9      	ldr	r1, [r7, #12]
 801a332:	68ba      	ldr	r2, [r7, #8]
 801a334:	0013      	movs	r3, r2
 801a336:	00db      	lsls	r3, r3, #3
 801a338:	1a9b      	subs	r3, r3, r2
 801a33a:	00db      	lsls	r3, r3, #3
 801a33c:	18cb      	adds	r3, r1, r3
 801a33e:	3308      	adds	r3, #8
 801a340:	681a      	ldr	r2, [r3, #0]
 801a342:	697b      	ldr	r3, [r7, #20]
 801a344:	0011      	movs	r1, r2
 801a346:	0018      	movs	r0, r3
 801a348:	f7fd fff9 	bl	801833e <_ux_utility_long_put_big_endian>
                                        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_last_lba);
    
        /* Insert the block length in the response.  */
        _ux_utility_long_put_big_endian(&read_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_CAPACITY_RESPONSE_BLOCK_SIZE],
 801a34c:	697b      	ldr	r3, [r7, #20]
 801a34e:	1d18      	adds	r0, r3, #4
 801a350:	68f9      	ldr	r1, [r7, #12]
 801a352:	68ba      	ldr	r2, [r7, #8]
 801a354:	0013      	movs	r3, r2
 801a356:	00db      	lsls	r3, r3, #3
 801a358:	1a9b      	subs	r3, r3, r2
 801a35a:	00db      	lsls	r3, r3, #3
 801a35c:	18cb      	adds	r3, r1, r3
 801a35e:	330c      	adds	r3, #12
 801a360:	681b      	ldr	r3, [r3, #0]
 801a362:	0019      	movs	r1, r3
 801a364:	f7fd ffeb 	bl	801833e <_ux_utility_long_put_big_endian>
        UX_SLAVE_TRANSFER_STATE_RESET(storage -> ux_device_class_storage_transfer);

#else

        /* Send a data payload with the read_capacity response buffer.  */
        _ux_device_stack_transfer_request(transfer_request, 
 801a368:	69bb      	ldr	r3, [r7, #24]
 801a36a:	2208      	movs	r2, #8
 801a36c:	2108      	movs	r1, #8
 801a36e:	0018      	movs	r0, r3
 801a370:	f003 f91e 	bl	801d5b0 <_ux_device_stack_transfer_request>
                                      UX_SLAVE_CLASS_STORAGE_READ_CAPACITY_RESPONSE_LENGTH,
                                      UX_SLAVE_CLASS_STORAGE_READ_CAPACITY_RESPONSE_LENGTH);
#endif

        /* Now we set the CSW with success.  */
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801a374:	68fb      	ldr	r3, [r7, #12]
 801a376:	2200      	movs	r2, #0
 801a378:	651a      	str	r2, [r3, #80]	@ 0x50
        status = UX_SUCCESS;
 801a37a:	2300      	movs	r3, #0
 801a37c:	61fb      	str	r3, [r7, #28]
    }
        
    /* Return completion status.  */
    return(status);
 801a37e:	69fb      	ldr	r3, [r7, #28]
}
 801a380:	0018      	movs	r0, r3
 801a382:	46bd      	mov	sp, r7
 801a384:	b009      	add	sp, #36	@ 0x24
 801a386:	bd90      	pop	{r4, r7, pc}

0801a388 <_ux_device_class_storage_read_format_capacity>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_read_format_capacity(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun,
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 801a388:	b580      	push	{r7, lr}
 801a38a:	b088      	sub	sp, #32
 801a38c:	af00      	add	r7, sp, #0
 801a38e:	60f8      	str	r0, [r7, #12]
 801a390:	60b9      	str	r1, [r7, #8]
 801a392:	607a      	str	r2, [r7, #4]
 801a394:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_READ_FORMAT_CAPACITY, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 801a396:	687b      	ldr	r3, [r7, #4]
 801a398:	3330      	adds	r3, #48	@ 0x30
 801a39a:	61fb      	str	r3, [r7, #28]

    /* Get read format capacity response buffer.  */
    read_format_capacity_buffer = transfer_request -> ux_slave_transfer_request_data_pointer;
 801a39c:	69fb      	ldr	r3, [r7, #28]
 801a39e:	68db      	ldr	r3, [r3, #12]
 801a3a0:	61bb      	str	r3, [r7, #24]

    /* Ensure it is cleaned.  */
    _ux_utility_memory_set(read_format_capacity_buffer, 0, UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_LENGTH); /* Use case of memset is verified. */
 801a3a2:	69bb      	ldr	r3, [r7, #24]
 801a3a4:	220c      	movs	r2, #12
 801a3a6:	2100      	movs	r1, #0
 801a3a8:	0018      	movs	r0, r3
 801a3aa:	f7fe fa33 	bl	8018814 <_ux_utility_memory_set>

    /* Insert the size of the response block.  */
    _ux_utility_long_put_big_endian(&read_format_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_SIZE], 8);
 801a3ae:	69bb      	ldr	r3, [r7, #24]
 801a3b0:	2108      	movs	r1, #8
 801a3b2:	0018      	movs	r0, r3
 801a3b4:	f7fd ffc3 	bl	801833e <_ux_utility_long_put_big_endian>

    /* Insert the last LBA address in the response.  */
    _ux_utility_long_put_big_endian(&read_format_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_LAST_LBA],
 801a3b8:	69bb      	ldr	r3, [r7, #24]
 801a3ba:	1d18      	adds	r0, r3, #4
 801a3bc:	68f9      	ldr	r1, [r7, #12]
 801a3be:	68ba      	ldr	r2, [r7, #8]
 801a3c0:	0013      	movs	r3, r2
 801a3c2:	00db      	lsls	r3, r3, #3
 801a3c4:	1a9b      	subs	r3, r3, r2
 801a3c6:	00db      	lsls	r3, r3, #3
 801a3c8:	18cb      	adds	r3, r1, r3
 801a3ca:	3308      	adds	r3, #8
 801a3cc:	681b      	ldr	r3, [r3, #0]
 801a3ce:	0019      	movs	r1, r3
 801a3d0:	f7fd ffb5 	bl	801833e <_ux_utility_long_put_big_endian>
                                    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_last_lba);

    /* Insert the block length in the response.  This is in 3 bytes. */
    _ux_utility_long_put_big_endian(&read_format_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_BLOCK_SIZE],
 801a3d4:	69bb      	ldr	r3, [r7, #24]
 801a3d6:	3308      	adds	r3, #8
 801a3d8:	0018      	movs	r0, r3
 801a3da:	68f9      	ldr	r1, [r7, #12]
 801a3dc:	68ba      	ldr	r2, [r7, #8]
 801a3de:	0013      	movs	r3, r2
 801a3e0:	00db      	lsls	r3, r3, #3
 801a3e2:	1a9b      	subs	r3, r3, r2
 801a3e4:	00db      	lsls	r3, r3, #3
 801a3e6:	18cb      	adds	r3, r1, r3
 801a3e8:	330c      	adds	r3, #12
 801a3ea:	681b      	ldr	r3, [r3, #0]
 801a3ec:	0019      	movs	r1, r3
 801a3ee:	f7fd ffa6 	bl	801833e <_ux_utility_long_put_big_endian>
                                    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_block_length);

    /* Insert the response code : always 2.  */
    read_format_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_DESC_CODE] =  2;    
 801a3f2:	69bb      	ldr	r3, [r7, #24]
 801a3f4:	3308      	adds	r3, #8
 801a3f6:	2202      	movs	r2, #2
 801a3f8:	701a      	strb	r2, [r3, #0]
    UX_SLAVE_TRANSFER_STATE_RESET(storage -> ux_device_class_storage_transfer);

#else

    /* Send a data payload with the read_capacity response buffer.  */
    _ux_device_stack_transfer_request(transfer_request, 
 801a3fa:	69fb      	ldr	r3, [r7, #28]
 801a3fc:	220c      	movs	r2, #12
 801a3fe:	210c      	movs	r1, #12
 801a400:	0018      	movs	r0, r3
 801a402:	f003 f8d5 	bl	801d5b0 <_ux_device_stack_transfer_request>
                                  UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_LENGTH,
                                  UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_LENGTH);
#endif

    /* Now we set the CSW with success.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801a406:	68fb      	ldr	r3, [r7, #12]
 801a408:	2200      	movs	r2, #0
 801a40a:	651a      	str	r2, [r3, #80]	@ 0x50
    status = UX_SUCCESS;
 801a40c:	2300      	movs	r3, #0
 801a40e:	617b      	str	r3, [r7, #20]

    /* Return completion status.  */
    return(status);
 801a410:	697b      	ldr	r3, [r7, #20]
}
 801a412:	0018      	movs	r0, r3
 801a414:	46bd      	mov	sp, r7
 801a416:	b008      	add	sp, #32
 801a418:	bd80      	pop	{r7, pc}

0801a41a <_ux_device_class_storage_request_sense>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_request_sense(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 801a41a:	b590      	push	{r4, r7, lr}
 801a41c:	b08b      	sub	sp, #44	@ 0x2c
 801a41e:	af00      	add	r7, sp, #0
 801a420:	60f8      	str	r0, [r7, #12]
 801a422:	60b9      	str	r1, [r7, #8]
 801a424:	607a      	str	r2, [r7, #4]
 801a426:	603b      	str	r3, [r7, #0]

UINT                    status = UX_SUCCESS;
 801a428:	2300      	movs	r3, #0
 801a42a:	623b      	str	r3, [r7, #32]

    UX_PARAMETER_NOT_USED(cbwcb);
    UX_PARAMETER_NOT_USED(endpoint_out);

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 801a42c:	687b      	ldr	r3, [r7, #4]
 801a42e:	3330      	adds	r3, #48	@ 0x30
 801a430:	61fb      	str	r3, [r7, #28]

    /* Get length.  */
    sense_length = storage -> ux_slave_class_storage_host_length;
 801a432:	68fb      	ldr	r3, [r7, #12]
 801a434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a436:	627b      	str	r3, [r7, #36]	@ 0x24
    if (sense_length > UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_LENGTH)
 801a438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a43a:	2b12      	cmp	r3, #18
 801a43c:	d901      	bls.n	801a442 <_ux_device_class_storage_request_sense+0x28>
        sense_length = UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_LENGTH;
 801a43e:	2312      	movs	r3, #18
 801a440:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Obtain sense buffer.  */
    sense_buffer = transfer_request -> ux_slave_transfer_request_data_pointer;
 801a442:	69fb      	ldr	r3, [r7, #28]
 801a444:	68db      	ldr	r3, [r3, #12]
 801a446:	61bb      	str	r3, [r7, #24]

    /* Ensure it is cleaned.  */
    _ux_utility_memory_set(sense_buffer, 0, sense_length); /* Use case of memset is verified. */
 801a448:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a44a:	69bb      	ldr	r3, [r7, #24]
 801a44c:	2100      	movs	r1, #0
 801a44e:	0018      	movs	r0, r3
 801a450:	f7fe f9e0 	bl	8018814 <_ux_utility_memory_set>
    
    /* Initialize the response buffer with the error code.  */
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_ERROR_CODE] = 
 801a454:	69bb      	ldr	r3, [r7, #24]
 801a456:	2270      	movs	r2, #112	@ 0x70
 801a458:	701a      	strb	r2, [r3, #0]
                    UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_ERROR_CODE_VALUE;

    /* Extract sense key, code, qualifier.  */
    key = UX_DEVICE_CLASS_STORAGE_SENSE_KEY(storage -> ux_slave_class_storage_lun[lun].
 801a45a:	68f9      	ldr	r1, [r7, #12]
 801a45c:	68ba      	ldr	r2, [r7, #8]
 801a45e:	0013      	movs	r3, r2
 801a460:	00db      	lsls	r3, r3, #3
 801a462:	1a9b      	subs	r3, r3, r2
 801a464:	00db      	lsls	r3, r3, #3
 801a466:	18cb      	adds	r3, r1, r3
 801a468:	3320      	adds	r3, #32
 801a46a:	681a      	ldr	r2, [r3, #0]
 801a46c:	2017      	movs	r0, #23
 801a46e:	183b      	adds	r3, r7, r0
 801a470:	701a      	strb	r2, [r3, #0]
                                            ux_slave_class_storage_request_sense_status);
    code = UX_DEVICE_CLASS_STORAGE_SENSE_CODE(storage -> ux_slave_class_storage_lun[lun].
 801a472:	68f9      	ldr	r1, [r7, #12]
 801a474:	68ba      	ldr	r2, [r7, #8]
 801a476:	0013      	movs	r3, r2
 801a478:	00db      	lsls	r3, r3, #3
 801a47a:	1a9b      	subs	r3, r3, r2
 801a47c:	00db      	lsls	r3, r3, #3
 801a47e:	18cb      	adds	r3, r1, r3
 801a480:	3320      	adds	r3, #32
 801a482:	681b      	ldr	r3, [r3, #0]
 801a484:	0a1a      	lsrs	r2, r3, #8
 801a486:	2416      	movs	r4, #22
 801a488:	193b      	adds	r3, r7, r4
 801a48a:	701a      	strb	r2, [r3, #0]
                                            ux_slave_class_storage_request_sense_status);
    qualifier = UX_DEVICE_CLASS_STORAGE_SENSE_QUALIFIER(storage -> ux_slave_class_storage_lun[lun].
 801a48c:	68f9      	ldr	r1, [r7, #12]
 801a48e:	68ba      	ldr	r2, [r7, #8]
 801a490:	0013      	movs	r3, r2
 801a492:	00db      	lsls	r3, r3, #3
 801a494:	1a9b      	subs	r3, r3, r2
 801a496:	00db      	lsls	r3, r3, #3
 801a498:	18cb      	adds	r3, r1, r3
 801a49a:	3320      	adds	r3, #32
 801a49c:	681b      	ldr	r3, [r3, #0]
 801a49e:	0c1a      	lsrs	r2, r3, #16
 801a4a0:	2115      	movs	r1, #21
 801a4a2:	187b      	adds	r3, r7, r1
 801a4a4:	701a      	strb	r2, [r3, #0]
                                            ux_slave_class_storage_request_sense_status);

    /* Initialize the response buffer with the sense key.  */
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_SENSE_KEY] = key;
 801a4a6:	69bb      	ldr	r3, [r7, #24]
 801a4a8:	3302      	adds	r3, #2
 801a4aa:	183a      	adds	r2, r7, r0
 801a4ac:	7812      	ldrb	r2, [r2, #0]
 801a4ae:	701a      	strb	r2, [r3, #0]

    /* Initialize the response buffer with the code.  */
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_CODE] = code;
 801a4b0:	69bb      	ldr	r3, [r7, #24]
 801a4b2:	330c      	adds	r3, #12
 801a4b4:	193a      	adds	r2, r7, r4
 801a4b6:	7812      	ldrb	r2, [r2, #0]
 801a4b8:	701a      	strb	r2, [r3, #0]

    /* Initialize the response buffer with the code qualifier.  */
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_CODE_QUALIFIER] = qualifier;
 801a4ba:	69bb      	ldr	r3, [r7, #24]
 801a4bc:	330d      	adds	r3, #13
 801a4be:	187a      	adds	r2, r7, r1
 801a4c0:	7812      	ldrb	r2, [r2, #0]
 801a4c2:	701a      	strb	r2, [r3, #0]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_REQUEST_SENSE, storage, lun, 
                            key, code, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Initialize the response buffer with the additional length.  */
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_ADD_LENGTH] =  10;
 801a4c4:	69bb      	ldr	r3, [r7, #24]
 801a4c6:	3307      	adds	r3, #7
 801a4c8:	220a      	movs	r2, #10
 801a4ca:	701a      	strb	r2, [r3, #0]
    storage -> ux_device_class_storage_data_count = 0;

#else

    /* Send a data payload with the sense codes.  */
    if (sense_length)
 801a4cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a4ce:	2b00      	cmp	r3, #0
 801a4d0:	d005      	beq.n	801a4de <_ux_device_class_storage_request_sense+0xc4>
        _ux_device_stack_transfer_request(transfer_request, sense_length, sense_length);
 801a4d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a4d4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801a4d6:	69fb      	ldr	r3, [r7, #28]
 801a4d8:	0018      	movs	r0, r3
 801a4da:	f003 f869 	bl	801d5b0 <_ux_device_stack_transfer_request>

    /* Check length.  */
    if (storage -> ux_slave_class_storage_host_length != sense_length)
 801a4de:	68fb      	ldr	r3, [r7, #12]
 801a4e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a4e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a4e4:	429a      	cmp	r2, r3
 801a4e6:	d006      	beq.n	801a4f6 <_ux_device_class_storage_request_sense+0xdc>
    {
        _ux_device_stack_endpoint_stall(endpoint_in);
 801a4e8:	687b      	ldr	r3, [r7, #4]
 801a4ea:	0018      	movs	r0, r3
 801a4ec:	f002 fb74 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801a4f0:	68fb      	ldr	r3, [r7, #12]
 801a4f2:	2202      	movs	r2, #2
 801a4f4:	651a      	str	r2, [r3, #80]	@ 0x50
    }
#endif

    /* Return completion status.  */    
    return(status);
 801a4f6:	6a3b      	ldr	r3, [r7, #32]
}
 801a4f8:	0018      	movs	r0, r3
 801a4fa:	46bd      	mov	sp, r7
 801a4fc:	b00b      	add	sp, #44	@ 0x2c
 801a4fe:	bd90      	pop	{r4, r7, pc}

0801a500 <_ux_device_class_storage_start_stop>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_start_stop(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 801a500:	b580      	push	{r7, lr}
 801a502:	b084      	sub	sp, #16
 801a504:	af00      	add	r7, sp, #0
 801a506:	60f8      	str	r0, [r7, #12]
 801a508:	60b9      	str	r1, [r7, #8]
 801a50a:	607a      	str	r2, [r7, #4]
 801a50c:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_START_STOP, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* We set the CSW with success.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801a50e:	68fb      	ldr	r3, [r7, #12]
 801a510:	2200      	movs	r2, #0
 801a512:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801a514:	2300      	movs	r3, #0
}
 801a516:	0018      	movs	r0, r3
 801a518:	46bd      	mov	sp, r7
 801a51a:	b004      	add	sp, #16
 801a51c:	bd80      	pop	{r7, pc}

0801a51e <_ux_device_class_storage_synchronize_cache>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_synchronize_cache(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                                 UX_SLAVE_ENDPOINT *endpoint_in,
                                                 UX_SLAVE_ENDPOINT *endpoint_out, UCHAR *cbwcb, UCHAR scsi_command)
{
 801a51e:	b5b0      	push	{r4, r5, r7, lr}
 801a520:	b08c      	sub	sp, #48	@ 0x30
 801a522:	af02      	add	r7, sp, #8
 801a524:	60f8      	str	r0, [r7, #12]
 801a526:	60b9      	str	r1, [r7, #8]
 801a528:	607a      	str	r2, [r7, #4]
 801a52a:	603b      	str	r3, [r7, #0]

    UX_PARAMETER_NOT_USED(endpoint_out);
    UX_PARAMETER_NOT_USED(scsi_command);

    /* By default status is passed.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801a52c:	68fb      	ldr	r3, [r7, #12]
 801a52e:	2200      	movs	r2, #0
 801a530:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Is there not an implementation?  */
    if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_flush == UX_NULL)
 801a532:	68f9      	ldr	r1, [r7, #12]
 801a534:	68ba      	ldr	r2, [r7, #8]
 801a536:	0013      	movs	r3, r2
 801a538:	00db      	lsls	r3, r3, #3
 801a53a:	1a9b      	subs	r3, r3, r2
 801a53c:	00db      	lsls	r3, r3, #3
 801a53e:	18cb      	adds	r3, r1, r3
 801a540:	3334      	adds	r3, #52	@ 0x34
 801a542:	681b      	ldr	r3, [r3, #0]
 801a544:	2b00      	cmp	r3, #0
 801a546:	d101      	bne.n	801a54c <_ux_device_class_storage_synchronize_cache+0x2e>
    {

        /* This means the application is not using a cache.  */

        /* Return success.  */
        return(UX_SUCCESS);
 801a548:	2300      	movs	r3, #0
 801a54a:	e087      	b.n	801a65c <_ux_device_class_storage_synchronize_cache+0x13e>
    }

    /* Get the LBA and number of blocks from the CBWCB in 16 bits.  */
    lba           =         _ux_utility_long_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_SYNCHRONIZE_CACHE_LBA);
 801a54c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a54e:	3302      	adds	r3, #2
 801a550:	0018      	movs	r0, r3
 801a552:	f7fd fead 	bl	80182b0 <_ux_utility_long_get_big_endian>
 801a556:	0003      	movs	r3, r0
 801a558:	627b      	str	r3, [r7, #36]	@ 0x24
    number_blocks = (USHORT)_ux_utility_short_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_SYNCHRONIZE_CACHE_NUMBER_OF_BLOCKS);
 801a55a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a55c:	3307      	adds	r3, #7
 801a55e:	0018      	movs	r0, r3
 801a560:	f7fe fa47 	bl	80189f2 <_ux_utility_short_get_big_endian>
 801a564:	0002      	movs	r2, r0
 801a566:	2322      	movs	r3, #34	@ 0x22
 801a568:	18fb      	adds	r3, r7, r3
 801a56a:	801a      	strh	r2, [r3, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_SYNCHRONIZE_CACHE, storage, lun, lba, number_blocks, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the status of the device.  */
    status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_status(storage, 
 801a56c:	68f9      	ldr	r1, [r7, #12]
 801a56e:	68bb      	ldr	r3, [r7, #8]
 801a570:	1c5a      	adds	r2, r3, #1
 801a572:	0013      	movs	r3, r2
 801a574:	00db      	lsls	r3, r3, #3
 801a576:	1a9b      	subs	r3, r3, r2
 801a578:	00db      	lsls	r3, r3, #3
 801a57a:	585c      	ldr	r4, [r3, r1]
 801a57c:	68f9      	ldr	r1, [r7, #12]
 801a57e:	68ba      	ldr	r2, [r7, #8]
 801a580:	0013      	movs	r3, r2
 801a582:	00db      	lsls	r3, r3, #3
 801a584:	1a9b      	subs	r3, r3, r2
 801a586:	00db      	lsls	r3, r3, #3
 801a588:	18cb      	adds	r3, r1, r3
 801a58a:	331c      	adds	r3, #28
 801a58c:	681a      	ldr	r2, [r3, #0]
 801a58e:	2314      	movs	r3, #20
 801a590:	18fb      	adds	r3, r7, r3
 801a592:	68b9      	ldr	r1, [r7, #8]
 801a594:	68f8      	ldr	r0, [r7, #12]
 801a596:	47a0      	blx	r4
 801a598:	0003      	movs	r3, r0
 801a59a:	61fb      	str	r3, [r7, #28]
                            lun, storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_id, &media_status);

    /* Update the request sense.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 801a59c:	6979      	ldr	r1, [r7, #20]
 801a59e:	68f8      	ldr	r0, [r7, #12]
 801a5a0:	68ba      	ldr	r2, [r7, #8]
 801a5a2:	0013      	movs	r3, r2
 801a5a4:	00db      	lsls	r3, r3, #3
 801a5a6:	1a9b      	subs	r3, r3, r2
 801a5a8:	00db      	lsls	r3, r3, #3
 801a5aa:	18c3      	adds	r3, r0, r3
 801a5ac:	3320      	adds	r3, #32
 801a5ae:	6019      	str	r1, [r3, #0]

    /* If there is a problem, return a failed command.  */
    if (status != UX_SUCCESS)
 801a5b0:	69fb      	ldr	r3, [r7, #28]
 801a5b2:	2b00      	cmp	r3, #0
 801a5b4:	d008      	beq.n	801a5c8 <_ux_device_class_storage_synchronize_cache+0xaa>
    {

        /* We have a problem, media status error. Return a bad completion and wait for the
           REQUEST_SENSE command.  */
#if !defined(UX_DEVICE_STANDALONE)
        _ux_device_stack_endpoint_stall(endpoint_in);
 801a5b6:	687b      	ldr	r3, [r7, #4]
 801a5b8:	0018      	movs	r0, r3
 801a5ba:	f002 fb0d 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
#else
        UX_PARAMETER_NOT_USED(endpoint_in);
        storage -> ux_device_class_storage_cmd_state = UX_DEVICE_CLASS_STORAGE_CMD_ERR;
#endif

        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801a5be:	68fb      	ldr	r3, [r7, #12]
 801a5c0:	2201      	movs	r2, #1
 801a5c2:	651a      	str	r2, [r3, #80]	@ 0x50

        /* We are done here.  */
        return(UX_ERROR);
 801a5c4:	23ff      	movs	r3, #255	@ 0xff
 801a5c6:	e049      	b.n	801a65c <_ux_device_class_storage_synchronize_cache+0x13e>
    storage -> ux_device_class_storage_cmd_n_lb = number_blocks;

#else

    /* Get the flags.  */
    flags =  *(cbwcb + UX_SLAVE_CLASS_STORAGE_SYNCHRONIZE_CACHE_FLAGS);
 801a5c8:	211b      	movs	r1, #27
 801a5ca:	187b      	adds	r3, r7, r1
 801a5cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801a5ce:	7852      	ldrb	r2, [r2, #1]
 801a5d0:	701a      	strb	r2, [r3, #0]

    /* If the immediate bit is set, we return a CSW before flush.  */
    if ((flags & UX_SLAVE_CLASS_STORAGE_SYNCHRONIZE_CACHE_FLAGS_IMMED) != 0)
 801a5d2:	187b      	adds	r3, r7, r1
 801a5d4:	781b      	ldrb	r3, [r3, #0]
 801a5d6:	2202      	movs	r2, #2
 801a5d8:	4013      	ands	r3, r2
 801a5da:	d005      	beq.n	801a5e8 <_ux_device_class_storage_synchronize_cache+0xca>
        _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_PASSED);
 801a5dc:	687a      	ldr	r2, [r7, #4]
 801a5de:	68b9      	ldr	r1, [r7, #8]
 801a5e0:	68f8      	ldr	r0, [r7, #12]
 801a5e2:	2300      	movs	r3, #0
 801a5e4:	f7ff f8e6 	bl	80197b4 <_ux_device_class_storage_csw_send>

    /* Send the flush command to the local media.  */
    status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_flush(storage, lun, number_blocks, lba, &media_status);
 801a5e8:	68f9      	ldr	r1, [r7, #12]
 801a5ea:	68ba      	ldr	r2, [r7, #8]
 801a5ec:	0013      	movs	r3, r2
 801a5ee:	00db      	lsls	r3, r3, #3
 801a5f0:	1a9b      	subs	r3, r3, r2
 801a5f2:	00db      	lsls	r3, r3, #3
 801a5f4:	18cb      	adds	r3, r1, r3
 801a5f6:	3334      	adds	r3, #52	@ 0x34
 801a5f8:	681c      	ldr	r4, [r3, #0]
 801a5fa:	2322      	movs	r3, #34	@ 0x22
 801a5fc:	18fb      	adds	r3, r7, r3
 801a5fe:	881a      	ldrh	r2, [r3, #0]
 801a600:	6a7d      	ldr	r5, [r7, #36]	@ 0x24
 801a602:	68b9      	ldr	r1, [r7, #8]
 801a604:	68f8      	ldr	r0, [r7, #12]
 801a606:	2314      	movs	r3, #20
 801a608:	18fb      	adds	r3, r7, r3
 801a60a:	9300      	str	r3, [sp, #0]
 801a60c:	002b      	movs	r3, r5
 801a60e:	47a0      	blx	r4
 801a610:	0003      	movs	r3, r0
 801a612:	61fb      	str	r3, [r7, #28]

    /* Update the request sense.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 801a614:	6979      	ldr	r1, [r7, #20]
 801a616:	68f8      	ldr	r0, [r7, #12]
 801a618:	68ba      	ldr	r2, [r7, #8]
 801a61a:	0013      	movs	r3, r2
 801a61c:	00db      	lsls	r3, r3, #3
 801a61e:	1a9b      	subs	r3, r3, r2
 801a620:	00db      	lsls	r3, r3, #3
 801a622:	18c3      	adds	r3, r0, r3
 801a624:	3320      	adds	r3, #32
 801a626:	6019      	str	r1, [r3, #0]

    /* If the immediate bit is set, we are already done, no matter what local operation status is.  */
    if ((flags & UX_SLAVE_CLASS_STORAGE_SYNCHRONIZE_CACHE_FLAGS_IMMED) != 0)
 801a628:	231b      	movs	r3, #27
 801a62a:	18fb      	adds	r3, r7, r3
 801a62c:	781b      	ldrb	r3, [r3, #0]
 801a62e:	2202      	movs	r2, #2
 801a630:	4013      	ands	r3, r2
 801a632:	d006      	beq.n	801a642 <_ux_device_class_storage_synchronize_cache+0x124>
    {

        /* CSW skipped since already sent in this function.  */
        UX_DEVICE_CLASS_STORAGE_CSW_SKIP(&storage -> ux_slave_class_storage_csw_status) = UX_TRUE;
 801a634:	68fb      	ldr	r3, [r7, #12]
 801a636:	3350      	adds	r3, #80	@ 0x50
 801a638:	3303      	adds	r3, #3
 801a63a:	2201      	movs	r2, #1
 801a63c:	701a      	strb	r2, [r3, #0]
        return(status);
 801a63e:	69fb      	ldr	r3, [r7, #28]
 801a640:	e00c      	b.n	801a65c <_ux_device_class_storage_synchronize_cache+0x13e>
    }

    /* If there is a problem, return a failed command.  */
    if (status != UX_SUCCESS)
 801a642:	69fb      	ldr	r3, [r7, #28]
 801a644:	2b00      	cmp	r3, #0
 801a646:	d008      	beq.n	801a65a <_ux_device_class_storage_synchronize_cache+0x13c>
    {

        /* We have a problem, request error. Return a bad completion and wait for the
           REQUEST_SENSE command.  */
        _ux_device_stack_endpoint_stall(endpoint_in);
 801a648:	687b      	ldr	r3, [r7, #4]
 801a64a:	0018      	movs	r0, r3
 801a64c:	f002 fac4 	bl	801cbd8 <_ux_device_stack_endpoint_stall>

        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801a650:	68fb      	ldr	r3, [r7, #12]
 801a652:	2201      	movs	r2, #1
 801a654:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Return an error.  */
        return(UX_ERROR);
 801a656:	23ff      	movs	r3, #255	@ 0xff
 801a658:	e000      	b.n	801a65c <_ux_device_class_storage_synchronize_cache+0x13e>
    }
#endif

    /* Return completion status.  */
    return(status);
 801a65a:	69fb      	ldr	r3, [r7, #28]
}
 801a65c:	0018      	movs	r0, r3
 801a65e:	46bd      	mov	sp, r7
 801a660:	b00a      	add	sp, #40	@ 0x28
 801a662:	bdb0      	pop	{r4, r5, r7, pc}

0801a664 <_ux_device_class_storage_test_ready>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_test_ready(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, UX_SLAVE_ENDPOINT *endpoint_in,
                                          UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 801a664:	b590      	push	{r4, r7, lr}
 801a666:	b087      	sub	sp, #28
 801a668:	af00      	add	r7, sp, #0
 801a66a:	60f8      	str	r0, [r7, #12]
 801a66c:	60b9      	str	r1, [r7, #8]
 801a66e:	607a      	str	r2, [r7, #4]
 801a670:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_TEST_READY, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the status of the device.  */
    status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_status(storage, lun, 
 801a672:	68f9      	ldr	r1, [r7, #12]
 801a674:	68bb      	ldr	r3, [r7, #8]
 801a676:	1c5a      	adds	r2, r3, #1
 801a678:	0013      	movs	r3, r2
 801a67a:	00db      	lsls	r3, r3, #3
 801a67c:	1a9b      	subs	r3, r3, r2
 801a67e:	00db      	lsls	r3, r3, #3
 801a680:	585c      	ldr	r4, [r3, r1]
 801a682:	68f9      	ldr	r1, [r7, #12]
 801a684:	68ba      	ldr	r2, [r7, #8]
 801a686:	0013      	movs	r3, r2
 801a688:	00db      	lsls	r3, r3, #3
 801a68a:	1a9b      	subs	r3, r3, r2
 801a68c:	00db      	lsls	r3, r3, #3
 801a68e:	18cb      	adds	r3, r1, r3
 801a690:	331c      	adds	r3, #28
 801a692:	681a      	ldr	r2, [r3, #0]
 801a694:	2310      	movs	r3, #16
 801a696:	18fb      	adds	r3, r7, r3
 801a698:	68b9      	ldr	r1, [r7, #8]
 801a69a:	68f8      	ldr	r0, [r7, #12]
 801a69c:	47a0      	blx	r4
 801a69e:	0003      	movs	r3, r0
 801a6a0:	617b      	str	r3, [r7, #20]
                                storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_id, &media_status);

    /* Set the sense/code/qualifier codes for the REQUEST_SENSE command.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 801a6a2:	6939      	ldr	r1, [r7, #16]
 801a6a4:	68f8      	ldr	r0, [r7, #12]
 801a6a6:	68ba      	ldr	r2, [r7, #8]
 801a6a8:	0013      	movs	r3, r2
 801a6aa:	00db      	lsls	r3, r3, #3
 801a6ac:	1a9b      	subs	r3, r3, r2
 801a6ae:	00db      	lsls	r3, r3, #3
 801a6b0:	18c3      	adds	r3, r0, r3
 801a6b2:	3320      	adds	r3, #32
 801a6b4:	6019      	str	r1, [r3, #0]

    /* Return CSW with success/error.  */
    storage -> ux_slave_class_storage_csw_status = (status == UX_SUCCESS) ?
                            UX_SLAVE_CLASS_STORAGE_CSW_PASSED : UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801a6b6:	697b      	ldr	r3, [r7, #20]
 801a6b8:	1e5a      	subs	r2, r3, #1
 801a6ba:	4193      	sbcs	r3, r2
 801a6bc:	b2db      	uxtb	r3, r3
 801a6be:	001a      	movs	r2, r3
    storage -> ux_slave_class_storage_csw_status = (status == UX_SUCCESS) ?
 801a6c0:	68fb      	ldr	r3, [r7, #12]
 801a6c2:	651a      	str	r2, [r3, #80]	@ 0x50
    status = UX_SUCCESS;
 801a6c4:	2300      	movs	r3, #0
 801a6c6:	617b      	str	r3, [r7, #20]

#if !defined(UX_DEVICE_STANDALONE)

    /* Case (9) Ho > Dn.  */
    if (storage -> ux_slave_class_storage_host_length)
 801a6c8:	68fb      	ldr	r3, [r7, #12]
 801a6ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a6cc:	2b00      	cmp	r3, #0
 801a6ce:	d007      	beq.n	801a6e0 <_ux_device_class_storage_test_ready+0x7c>
    {
        _ux_device_stack_endpoint_stall(endpoint_out);
 801a6d0:	683b      	ldr	r3, [r7, #0]
 801a6d2:	0018      	movs	r0, r3
 801a6d4:	f002 fa80 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
        storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length;
 801a6d8:	68fb      	ldr	r3, [r7, #12]
 801a6da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801a6dc:	68fb      	ldr	r3, [r7, #12]
 801a6de:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
#endif

    /* Return completion status.  */
    return(status);
 801a6e0:	697b      	ldr	r3, [r7, #20]
}
 801a6e2:	0018      	movs	r0, r3
 801a6e4:	46bd      	mov	sp, r7
 801a6e6:	b007      	add	sp, #28
 801a6e8:	bd90      	pop	{r4, r7, pc}
	...

0801a6ec <_ux_device_class_storage_thread>:
/*                                            refined macros names,       */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_device_class_storage_thread(ULONG storage_class)
{
 801a6ec:	b590      	push	{r4, r7, lr}
 801a6ee:	b093      	sub	sp, #76	@ 0x4c
 801a6f0:	af02      	add	r7, sp, #8
 801a6f2:	6078      	str	r0, [r7, #4]
    /* This thread runs forever but can be suspended or resumed.  */
    while(1)
    {

        /* Cast properly the storage instance.  */
        UX_THREAD_EXTENSION_PTR_GET(class, UX_SLAVE_CLASS, storage_class)
 801a6f4:	687b      	ldr	r3, [r7, #4]
 801a6f6:	633b      	str	r3, [r7, #48]	@ 0x30
        
        /* Get the storage instance from this class container.  */
        storage =  (UX_SLAVE_CLASS_STORAGE *) class -> ux_slave_class_instance;
 801a6f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a6fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801a6fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    
        /* Get the pointer to the device.  */
        device =  &_ux_system_slave -> ux_system_slave_device;
 801a6fe:	4bd4      	ldr	r3, [pc, #848]	@ (801aa50 <_ux_device_class_storage_thread+0x364>)
 801a700:	681b      	ldr	r3, [r3, #0]
 801a702:	3320      	adds	r3, #32
 801a704:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /* As long as the device is in the CONFIGURED state.  */
        while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801a706:	e197      	b.n	801aa38 <_ux_device_class_storage_thread+0x34c>
        { 

            /* We assume the worst situation.  */
            status =  UX_ERROR;
 801a708:	23ff      	movs	r3, #255	@ 0xff
 801a70a:	637b      	str	r3, [r7, #52]	@ 0x34

            /* We are activated. We need the interface to the class.  */
            interface =  storage -> ux_slave_class_storage_interface;
 801a70c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a70e:	681b      	ldr	r3, [r3, #0]
 801a710:	627b      	str	r3, [r7, #36]	@ 0x24

            /* We assume the worst situation.  */
            status =  UX_ERROR;
 801a712:	23ff      	movs	r3, #255	@ 0xff
 801a714:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Locate the endpoints.  */
            endpoint_in =  interface -> ux_slave_interface_first_endpoint;
 801a716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a718:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a71a:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Check the endpoint direction, if IN we have the correct endpoint.  */
            if ((endpoint_in -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 801a71c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a71e:	695b      	ldr	r3, [r3, #20]
 801a720:	2280      	movs	r2, #128	@ 0x80
 801a722:	4013      	ands	r3, r2
 801a724:	d105      	bne.n	801a732 <_ux_device_class_storage_thread+0x46>
            {

                /* Wrong direction, we found the OUT endpoint first.  */
                endpoint_out =  endpoint_in;
 801a726:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a728:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* So the next endpoint has to be the IN endpoint.  */
                endpoint_in =  endpoint_out -> ux_slave_endpoint_next_endpoint;
 801a72a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a72c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a72e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a730:	e002      	b.n	801a738 <_ux_device_class_storage_thread+0x4c>
            }
            else
            {

                /* We found the endpoint IN first, so next endpoint is OUT.  */
                endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
 801a732:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a736:	63bb      	str	r3, [r7, #56]	@ 0x38
            }

            /* All SCSI commands are on the endpoint OUT, from the host.  */
            transfer_request =  &endpoint_out -> ux_slave_endpoint_transfer_request;
 801a738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a73a:	3330      	adds	r3, #48	@ 0x30
 801a73c:	623b      	str	r3, [r7, #32]

            /* Check state, they must be both RESET.  */
            if (endpoint_out -> ux_slave_endpoint_state == UX_ENDPOINT_RESET &&
 801a73e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a740:	685b      	ldr	r3, [r3, #4]
 801a742:	2b00      	cmp	r3, #0
 801a744:	d10c      	bne.n	801a760 <_ux_device_class_storage_thread+0x74>
                (UCHAR)storage -> ux_slave_class_storage_csw_status != UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR)
 801a746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a748:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a74a:	b2db      	uxtb	r3, r3
            if (endpoint_out -> ux_slave_endpoint_state == UX_ENDPOINT_RESET &&
 801a74c:	2b02      	cmp	r3, #2
 801a74e:	d007      	beq.n	801a760 <_ux_device_class_storage_thread+0x74>
            {

                /* Send the request to the device controller.  */
                status =  _ux_device_stack_transfer_request(transfer_request, 64, 64);
 801a750:	6a3b      	ldr	r3, [r7, #32]
 801a752:	2240      	movs	r2, #64	@ 0x40
 801a754:	2140      	movs	r1, #64	@ 0x40
 801a756:	0018      	movs	r0, r3
 801a758:	f002 ff2a 	bl	801d5b0 <_ux_device_stack_transfer_request>
 801a75c:	0003      	movs	r3, r0
 801a75e:	637b      	str	r3, [r7, #52]	@ 0x34

            }                
    
            /* Check the status. Our status is UX_ERROR if one of the endpoint was STALLED. We must wait for the host
               to clear the mess.   */    
            if (status == UX_SUCCESS)
 801a760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a762:	2b00      	cmp	r3, #0
 801a764:	d000      	beq.n	801a768 <_ux_device_class_storage_thread+0x7c>
 801a766:	e155      	b.n	801aa14 <_ux_device_class_storage_thread+0x328>
            {

                /* Obtain the length of the transaction.  */
                length =  transfer_request -> ux_slave_transfer_request_actual_length;
 801a768:	6a3b      	ldr	r3, [r7, #32]
 801a76a:	699b      	ldr	r3, [r3, #24]
 801a76c:	61fb      	str	r3, [r7, #28]
                
                /* Obtain the buffer address containing the SCSI command.  */
                scsi_command =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801a76e:	6a3b      	ldr	r3, [r7, #32]
 801a770:	68db      	ldr	r3, [r3, #12]
 801a772:	61bb      	str	r3, [r7, #24]
                
                /* Obtain the lun from the CBW.  */
                lun =  (ULONG) *(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_LUN);
 801a774:	69bb      	ldr	r3, [r7, #24]
 801a776:	330d      	adds	r3, #13
 801a778:	781b      	ldrb	r3, [r3, #0]
 801a77a:	617b      	str	r3, [r7, #20]
                storage -> ux_slave_class_storage_cbw_lun = (UCHAR)lun;
 801a77c:	697b      	ldr	r3, [r7, #20]
 801a77e:	b2d9      	uxtb	r1, r3
 801a780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a782:	2245      	movs	r2, #69	@ 0x45
 801a784:	5499      	strb	r1, [r3, r2]
                
                /* We have to memorize the SCSI command tag for the CSW phase.  */
                storage -> ux_slave_class_storage_scsi_tag =  _ux_utility_long_get(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_TAG);
 801a786:	69bb      	ldr	r3, [r7, #24]
 801a788:	3304      	adds	r3, #4
 801a78a:	0018      	movs	r0, r3
 801a78c:	f7fd fd6c 	bl	8018268 <_ux_utility_long_get>
 801a790:	0002      	movs	r2, r0
 801a792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a794:	649a      	str	r2, [r3, #72]	@ 0x48

                /* Get dCBWDataTransferLength: number of bytes to transfer.  */
                storage -> ux_slave_class_storage_host_length = _ux_utility_long_get(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_DATA_LENGTH);
 801a796:	69bb      	ldr	r3, [r7, #24]
 801a798:	3308      	adds	r3, #8
 801a79a:	0018      	movs	r0, r3
 801a79c:	f7fd fd64 	bl	8018268 <_ux_utility_long_get>
 801a7a0:	0002      	movs	r2, r0
 801a7a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a7a4:	641a      	str	r2, [r3, #64]	@ 0x40

                /* Save bmCBWFlags.  */
                storage -> ux_slave_class_storage_cbw_flags = *(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_FLAGS);
 801a7a6:	69bb      	ldr	r3, [r7, #24]
 801a7a8:	7b19      	ldrb	r1, [r3, #12]
 801a7aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a7ac:	2244      	movs	r2, #68	@ 0x44
 801a7ae:	5499      	strb	r1, [r3, r2]

                /* Reset CSW status.  */
                storage -> ux_slave_class_storage_csw_residue = 0;
 801a7b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a7b2:	2200      	movs	r2, #0
 801a7b4:	64da      	str	r2, [r3, #76]	@ 0x4c
                storage -> ux_slave_class_storage_csw_status = 0;
 801a7b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a7b8:	2200      	movs	r2, #0
 801a7ba:	651a      	str	r2, [r3, #80]	@ 0x50

                /* Ensure the LUN number is within our declared values and check the command 
                   content and format. First we make sure we have a complete CBW.  */
                if ((lun < storage -> ux_slave_class_storage_number_lun) && (length == UX_SLAVE_CLASS_STORAGE_CBW_LENGTH))
 801a7bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a7be:	685b      	ldr	r3, [r3, #4]
 801a7c0:	697a      	ldr	r2, [r7, #20]
 801a7c2:	429a      	cmp	r2, r3
 801a7c4:	d300      	bcc.n	801a7c8 <_ux_device_class_storage_thread+0xdc>
 801a7c6:	e121      	b.n	801aa0c <_ux_device_class_storage_thread+0x320>
 801a7c8:	69fb      	ldr	r3, [r7, #28]
 801a7ca:	2b1f      	cmp	r3, #31
 801a7cc:	d000      	beq.n	801a7d0 <_ux_device_class_storage_thread+0xe4>
 801a7ce:	e11d      	b.n	801aa0c <_ux_device_class_storage_thread+0x320>
                {

                    /* The length of the CBW is correct, analyze the header.  */
                    if (_ux_utility_long_get(scsi_command) == UX_SLAVE_CLASS_STORAGE_CBW_SIGNATURE_MASK)
 801a7d0:	69bb      	ldr	r3, [r7, #24]
 801a7d2:	0018      	movs	r0, r3
 801a7d4:	f7fd fd48 	bl	8018268 <_ux_utility_long_get>
 801a7d8:	0003      	movs	r3, r0
 801a7da:	4a9e      	ldr	r2, [pc, #632]	@ (801aa54 <_ux_device_class_storage_thread+0x368>)
 801a7dc:	4293      	cmp	r3, r2
 801a7de:	d000      	beq.n	801a7e2 <_ux_device_class_storage_thread+0xf6>
 801a7e0:	e110      	b.n	801aa04 <_ux_device_class_storage_thread+0x318>
                    {

                        /* Get the length of the CBWCB.  */
                        cbwcb_length =  (ULONG) *(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB_LENGTH);
 801a7e2:	69bb      	ldr	r3, [r7, #24]
 801a7e4:	330e      	adds	r3, #14
 801a7e6:	781b      	ldrb	r3, [r3, #0]
 801a7e8:	613b      	str	r3, [r7, #16]
    
                        /* Check the length of the CBWCB to ensure there is at least a command.  */
                        if (cbwcb_length != 0)
 801a7ea:	693b      	ldr	r3, [r7, #16]
 801a7ec:	2b00      	cmp	r3, #0
 801a7ee:	d100      	bne.n	801a7f2 <_ux_device_class_storage_thread+0x106>
 801a7f0:	e104      	b.n	801a9fc <_ux_device_class_storage_thread+0x310>
                        {

                            /* Analyze the command stored in the CBWCB.  */
                            cbw_cb = scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB;
 801a7f2:	69bb      	ldr	r3, [r7, #24]
 801a7f4:	330f      	adds	r3, #15
 801a7f6:	60fb      	str	r3, [r7, #12]
                            switch (*(cbw_cb))
 801a7f8:	68fb      	ldr	r3, [r7, #12]
 801a7fa:	781b      	ldrb	r3, [r3, #0]
 801a7fc:	2baa      	cmp	r3, #170	@ 0xaa
 801a7fe:	d100      	bne.n	801a802 <_ux_device_class_storage_thread+0x116>
 801a800:	e097      	b.n	801a932 <_ux_device_class_storage_thread+0x246>
 801a802:	dd00      	ble.n	801a806 <_ux_device_class_storage_thread+0x11a>
 801a804:	e0ba      	b.n	801a97c <_ux_device_class_storage_thread+0x290>
 801a806:	2b5a      	cmp	r3, #90	@ 0x5a
 801a808:	dc0a      	bgt.n	801a820 <_ux_device_class_storage_thread+0x134>
 801a80a:	2b00      	cmp	r3, #0
 801a80c:	da00      	bge.n	801a810 <_ux_device_class_storage_thread+0x124>
 801a80e:	e0b5      	b.n	801a97c <_ux_device_class_storage_thread+0x290>
 801a810:	2b5a      	cmp	r3, #90	@ 0x5a
 801a812:	d900      	bls.n	801a816 <_ux_device_class_storage_thread+0x12a>
 801a814:	e0b2      	b.n	801a97c <_ux_device_class_storage_thread+0x290>
 801a816:	009a      	lsls	r2, r3, #2
 801a818:	4b8f      	ldr	r3, [pc, #572]	@ (801aa58 <_ux_device_class_storage_thread+0x36c>)
 801a81a:	18d3      	adds	r3, r2, r3
 801a81c:	681b      	ldr	r3, [r3, #0]
 801a81e:	469f      	mov	pc, r3
 801a820:	2ba8      	cmp	r3, #168	@ 0xa8
 801a822:	d06e      	beq.n	801a902 <_ux_device_class_storage_thread+0x216>
 801a824:	e0aa      	b.n	801a97c <_ux_device_class_storage_thread+0x290>
                            {

                            case UX_SLAVE_CLASS_STORAGE_SCSI_TEST_READY:

                                _ux_device_class_storage_test_ready(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a826:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a828:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a82a:	6979      	ldr	r1, [r7, #20]
 801a82c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a82e:	68fb      	ldr	r3, [r7, #12]
 801a830:	9300      	str	r3, [sp, #0]
 801a832:	0023      	movs	r3, r4
 801a834:	f7ff ff16 	bl	801a664 <_ux_device_class_storage_test_ready>
                                break;
 801a838:	e0ce      	b.n	801a9d8 <_ux_device_class_storage_thread+0x2ec>
                                    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_REQUEST_SENSE:

                                _ux_device_class_storage_request_sense(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a83a:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a83c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a83e:	6979      	ldr	r1, [r7, #20]
 801a840:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a842:	68fb      	ldr	r3, [r7, #12]
 801a844:	9300      	str	r3, [sp, #0]
 801a846:	0023      	movs	r3, r4
 801a848:	f7ff fde7 	bl	801a41a <_ux_device_class_storage_request_sense>
                                break;
 801a84c:	e0c4      	b.n	801a9d8 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_FORMAT:

                                _ux_device_class_storage_format(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a84e:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a850:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a852:	6979      	ldr	r1, [r7, #20]
 801a854:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a856:	68fb      	ldr	r3, [r7, #12]
 801a858:	9300      	str	r3, [sp, #0]
 801a85a:	0023      	movs	r3, r4
 801a85c:	f7ff f874 	bl	8019948 <_ux_device_class_storage_format>
                                break;
 801a860:	e0ba      	b.n	801a9d8 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_INQUIRY:

                                _ux_device_class_storage_inquiry(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a862:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a864:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a866:	6979      	ldr	r1, [r7, #20]
 801a868:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a86a:	68fb      	ldr	r3, [r7, #12]
 801a86c:	9300      	str	r3, [sp, #0]
 801a86e:	0023      	movs	r3, r4
 801a870:	f7ff fa1a 	bl	8019ca8 <_ux_device_class_storage_inquiry>
                                break;
 801a874:	e0b0      	b.n	801a9d8 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_START_STOP:

                                _ux_device_class_storage_start_stop(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a876:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a878:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a87a:	6979      	ldr	r1, [r7, #20]
 801a87c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a87e:	68fb      	ldr	r3, [r7, #12]
 801a880:	9300      	str	r3, [sp, #0]
 801a882:	0023      	movs	r3, r4
 801a884:	f7ff fe3c 	bl	801a500 <_ux_device_class_storage_start_stop>
                                break;
 801a888:	e0a6      	b.n	801a9d8 <_ux_device_class_storage_thread+0x2ec>
                                    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_PREVENT_ALLOW_MEDIA_REMOVAL:

                                _ux_device_class_storage_prevent_allow_media_removal(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a88a:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a88c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a88e:	6979      	ldr	r1, [r7, #20]
 801a890:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a892:	68fb      	ldr	r3, [r7, #12]
 801a894:	9300      	str	r3, [sp, #0]
 801a896:	0023      	movs	r3, r4
 801a898:	f7ff fbdb 	bl	801a052 <_ux_device_class_storage_prevent_allow_media_removal>
                                break;
 801a89c:	e09c      	b.n	801a9d8 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_READ_FORMAT_CAPACITY:

                                _ux_device_class_storage_read_format_capacity(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a89e:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a8a0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a8a2:	6979      	ldr	r1, [r7, #20]
 801a8a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a8a6:	68fb      	ldr	r3, [r7, #12]
 801a8a8:	9300      	str	r3, [sp, #0]
 801a8aa:	0023      	movs	r3, r4
 801a8ac:	f7ff fd6c 	bl	801a388 <_ux_device_class_storage_read_format_capacity>
                                break;
 801a8b0:	e092      	b.n	801a9d8 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_READ_CAPACITY:

                                _ux_device_class_storage_read_capacity(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a8b2:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a8b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a8b6:	6979      	ldr	r1, [r7, #20]
 801a8b8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a8ba:	68fb      	ldr	r3, [r7, #12]
 801a8bc:	9300      	str	r3, [sp, #0]
 801a8be:	0023      	movs	r3, r4
 801a8c0:	f7ff fcf4 	bl	801a2ac <_ux_device_class_storage_read_capacity>
                                break;
 801a8c4:	e088      	b.n	801a9d8 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_VERIFY:

                                _ux_device_class_storage_verify(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a8c6:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a8c8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a8ca:	6979      	ldr	r1, [r7, #20]
 801a8cc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a8ce:	68fb      	ldr	r3, [r7, #12]
 801a8d0:	9300      	str	r3, [sp, #0]
 801a8d2:	0023      	movs	r3, r4
 801a8d4:	f000 f8e6 	bl	801aaa4 <_ux_device_class_storage_verify>
                                break;
 801a8d8:	e07e      	b.n	801a9d8 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_MODE_SELECT:

                                _ux_device_class_storage_mode_select(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a8da:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a8dc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a8de:	6979      	ldr	r1, [r7, #20]
 801a8e0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a8e2:	68fb      	ldr	r3, [r7, #12]
 801a8e4:	9300      	str	r3, [sp, #0]
 801a8e6:	0023      	movs	r3, r4
 801a8e8:	f7ff faca 	bl	8019e80 <_ux_device_class_storage_mode_select>
                                break;
 801a8ec:	e074      	b.n	801a9d8 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_MODE_SENSE_SHORT:
                            case UX_SLAVE_CLASS_STORAGE_SCSI_MODE_SENSE:

                                _ux_device_class_storage_mode_sense(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a8ee:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a8f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a8f2:	6979      	ldr	r1, [r7, #20]
 801a8f4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a8f6:	68fb      	ldr	r3, [r7, #12]
 801a8f8:	9300      	str	r3, [sp, #0]
 801a8fa:	0023      	movs	r3, r4
 801a8fc:	f7ff faec 	bl	8019ed8 <_ux_device_class_storage_mode_sense>
                                break;
 801a900:	e06a      	b.n	801a9d8 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_READ32:

                                _ux_device_class_storage_read(storage, lun, endpoint_in, endpoint_out, cbw_cb, 
 801a902:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a904:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a906:	6979      	ldr	r1, [r7, #20]
 801a908:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a90a:	23a8      	movs	r3, #168	@ 0xa8
 801a90c:	9301      	str	r3, [sp, #4]
 801a90e:	68fb      	ldr	r3, [r7, #12]
 801a910:	9300      	str	r3, [sp, #0]
 801a912:	0023      	movs	r3, r4
 801a914:	f7ff fbac 	bl	801a070 <_ux_device_class_storage_read>
                                                                UX_SLAVE_CLASS_STORAGE_SCSI_READ32);
                                break;
 801a918:	e05e      	b.n	801a9d8 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_READ16:

                                _ux_device_class_storage_read(storage, lun, endpoint_in, endpoint_out, cbw_cb, 
 801a91a:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a91c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a91e:	6979      	ldr	r1, [r7, #20]
 801a920:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a922:	2328      	movs	r3, #40	@ 0x28
 801a924:	9301      	str	r3, [sp, #4]
 801a926:	68fb      	ldr	r3, [r7, #12]
 801a928:	9300      	str	r3, [sp, #0]
 801a92a:	0023      	movs	r3, r4
 801a92c:	f7ff fba0 	bl	801a070 <_ux_device_class_storage_read>
                                                                UX_SLAVE_CLASS_STORAGE_SCSI_READ16);
                                break;
 801a930:	e052      	b.n	801a9d8 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_WRITE32:

                                _ux_device_class_storage_write(storage, lun, endpoint_in, endpoint_out, cbw_cb,
 801a932:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a934:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a936:	6979      	ldr	r1, [r7, #20]
 801a938:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a93a:	23aa      	movs	r3, #170	@ 0xaa
 801a93c:	9301      	str	r3, [sp, #4]
 801a93e:	68fb      	ldr	r3, [r7, #12]
 801a940:	9300      	str	r3, [sp, #0]
 801a942:	0023      	movs	r3, r4
 801a944:	f000 f8be 	bl	801aac4 <_ux_device_class_storage_write>
                                                                UX_SLAVE_CLASS_STORAGE_SCSI_WRITE32);
                                break;
 801a948:	e046      	b.n	801a9d8 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_WRITE16:

                                _ux_device_class_storage_write(storage, lun, endpoint_in, endpoint_out, cbw_cb, 
 801a94a:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a94c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a94e:	6979      	ldr	r1, [r7, #20]
 801a950:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a952:	232a      	movs	r3, #42	@ 0x2a
 801a954:	9301      	str	r3, [sp, #4]
 801a956:	68fb      	ldr	r3, [r7, #12]
 801a958:	9300      	str	r3, [sp, #0]
 801a95a:	0023      	movs	r3, r4
 801a95c:	f000 f8b2 	bl	801aac4 <_ux_device_class_storage_write>
                                                                UX_SLAVE_CLASS_STORAGE_SCSI_WRITE16);
                                break;
 801a960:	e03a      	b.n	801a9d8 <_ux_device_class_storage_thread+0x2ec>

                            case UX_SLAVE_CLASS_STORAGE_SCSI_SYNCHRONIZE_CACHE:

                                _ux_device_class_storage_synchronize_cache(storage, lun, endpoint_in, endpoint_out, cbw_cb, *(cbw_cb));
 801a962:	68fb      	ldr	r3, [r7, #12]
 801a964:	781b      	ldrb	r3, [r3, #0]
 801a966:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a968:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a96a:	6979      	ldr	r1, [r7, #20]
 801a96c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a96e:	9301      	str	r3, [sp, #4]
 801a970:	68fb      	ldr	r3, [r7, #12]
 801a972:	9300      	str	r3, [sp, #0]
 801a974:	0023      	movs	r3, r4
 801a976:	f7ff fdd2 	bl	801a51e <_ux_device_class_storage_synchronize_cache>
                                break;
 801a97a:	e02d      	b.n	801a9d8 <_ux_device_class_storage_thread+0x2ec>
                            /* fall through */
                            default:
    
                                /* The command is unknown or unsupported, so we stall the endpoint.  */

                                if (storage -> ux_slave_class_storage_host_length > 0 &&
 801a97c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a97e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a980:	2b00      	cmp	r3, #0
 801a982:	d00a      	beq.n	801a99a <_ux_device_class_storage_thread+0x2ae>
                                    ((storage -> ux_slave_class_storage_cbw_flags & 0x80) == 0))
 801a984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a986:	2244      	movs	r2, #68	@ 0x44
 801a988:	5c9b      	ldrb	r3, [r3, r2]
 801a98a:	b25b      	sxtb	r3, r3
                                if (storage -> ux_slave_class_storage_host_length > 0 &&
 801a98c:	2b00      	cmp	r3, #0
 801a98e:	db04      	blt.n	801a99a <_ux_device_class_storage_thread+0x2ae>

                                    /* Data-Out from host to device, stall OUT.  */
                                    _ux_device_stack_endpoint_stall(endpoint_out);
 801a990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a992:	0018      	movs	r0, r3
 801a994:	f002 f920 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
 801a998:	e003      	b.n	801a9a2 <_ux_device_class_storage_thread+0x2b6>
                                else

                                    /* Data-In from device to host, stall IN.  */
                                    _ux_device_stack_endpoint_stall(endpoint_in);
 801a99a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a99c:	0018      	movs	r0, r3
 801a99e:	f002 f91b 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
                                
                                /* Initialize the request sense keys.  */
                                storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status =
 801a9a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801a9a4:	697a      	ldr	r2, [r7, #20]
 801a9a6:	0013      	movs	r3, r2
 801a9a8:	00db      	lsls	r3, r3, #3
 801a9aa:	1a9b      	subs	r3, r3, r2
 801a9ac:	00db      	lsls	r3, r3, #3
 801a9ae:	18cb      	adds	r3, r1, r3
 801a9b0:	3320      	adds	r3, #32
 801a9b2:	4a2a      	ldr	r2, [pc, #168]	@ (801aa5c <_ux_device_class_storage_thread+0x370>)
 801a9b4:	601a      	str	r2, [r3, #0]
                                    UX_DEVICE_CLASS_STORAGE_SENSE_STATUS(UX_SLAVE_CLASS_STORAGE_SENSE_KEY_ILLEGAL_REQUEST,
                                                                         UX_SLAVE_CLASS_STORAGE_ASC_KEY_INVALID_COMMAND,0);

                                /* This is the tricky part of the SCSI state machine. We must send the CSW BUT need to wait
                                   for the endpoint_in to be reset by the host.  */
                                while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801a9b6:	e00a      	b.n	801a9ce <_ux_device_class_storage_thread+0x2e2>
                                { 

                                    /* Check the endpoint state.  */
                                    if (endpoint_in -> ux_slave_endpoint_state == UX_ENDPOINT_RESET)
 801a9b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a9ba:	685b      	ldr	r3, [r3, #4]
 801a9bc:	2b00      	cmp	r3, #0
 801a9be:	d104      	bne.n	801a9ca <_ux_device_class_storage_thread+0x2de>
                                    {

                                        /* Now we set the CSW with failure.  */
                                        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801a9c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a9c2:	2201      	movs	r2, #1
 801a9c4:	651a      	str	r2, [r3, #80]	@ 0x50
                                        break;
 801a9c6:	46c0      	nop			@ (mov r8, r8)
                                    else

                                        /* We must therefore wait a while.  */
                                        _ux_device_thread_relinquish();
                                }
                                break;
 801a9c8:	e005      	b.n	801a9d6 <_ux_device_class_storage_thread+0x2ea>
                                        _ux_device_thread_relinquish();
 801a9ca:	f7fe f8c5 	bl	8018b58 <_ux_utility_thread_relinquish>
                                while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801a9ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a9d0:	681b      	ldr	r3, [r3, #0]
 801a9d2:	2b03      	cmp	r3, #3
 801a9d4:	d0f0      	beq.n	801a9b8 <_ux_device_class_storage_thread+0x2cc>
                                break;
 801a9d6:	46c0      	nop			@ (mov r8, r8)
                            }

                            /* Send CSW if not SYNC_CACHE.  */
                            status = _ux_device_class_storage_csw_send(storage, lun, endpoint_in, 0 /* Don't care */);
 801a9d8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a9da:	6979      	ldr	r1, [r7, #20]
 801a9dc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a9de:	2300      	movs	r3, #0
 801a9e0:	f7fe fee8 	bl	80197b4 <_ux_device_class_storage_csw_send>
 801a9e4:	0003      	movs	r3, r0
 801a9e6:	637b      	str	r3, [r7, #52]	@ 0x34

                            /* Check error code. */
                            if (status != UX_SUCCESS)
 801a9e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a9ea:	2b00      	cmp	r3, #0
 801a9ec:	d023      	beq.n	801aa36 <_ux_device_class_storage_thread+0x34a>

                                /* Error trap. */
                                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, status);
 801a9ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a9f0:	001a      	movs	r2, r3
 801a9f2:	2107      	movs	r1, #7
 801a9f4:	2002      	movs	r0, #2
 801a9f6:	f7fd fab7 	bl	8017f68 <_ux_system_error_handler>
                    if (_ux_utility_long_get(scsi_command) == UX_SLAVE_CLASS_STORAGE_CBW_SIGNATURE_MASK)
 801a9fa:	e01c      	b.n	801aa36 <_ux_device_class_storage_thread+0x34a>
                        }
                        else

                            /* Phase error!  */
                            storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801a9fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a9fe:	2202      	movs	r2, #2
 801aa00:	651a      	str	r2, [r3, #80]	@ 0x50
                    if (_ux_utility_long_get(scsi_command) == UX_SLAVE_CLASS_STORAGE_CBW_SIGNATURE_MASK)
 801aa02:	e018      	b.n	801aa36 <_ux_device_class_storage_thread+0x34a>
                    }
                    
                    else

                        /* Phase error!  */
                        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801aa04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aa06:	2202      	movs	r2, #2
 801aa08:	651a      	str	r2, [r3, #80]	@ 0x50
                    if (_ux_utility_long_get(scsi_command) == UX_SLAVE_CLASS_STORAGE_CBW_SIGNATURE_MASK)
 801aa0a:	e014      	b.n	801aa36 <_ux_device_class_storage_thread+0x34a>
                }
                else

                    /* Phase error!  */
                    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801aa0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aa0e:	2202      	movs	r2, #2
 801aa10:	651a      	str	r2, [r3, #80]	@ 0x50
 801aa12:	e011      	b.n	801aa38 <_ux_device_class_storage_thread+0x34c>
            }
            else
            {

                if ((UCHAR)storage -> ux_slave_class_storage_csw_status == UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR)
 801aa14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aa16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801aa18:	b2db      	uxtb	r3, r3
 801aa1a:	2b02      	cmp	r3, #2
 801aa1c:	d107      	bne.n	801aa2e <_ux_device_class_storage_thread+0x342>
                {

                    /* We should keep the endpoints stalled.  */
                    _ux_device_stack_endpoint_stall(endpoint_out);
 801aa1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801aa20:	0018      	movs	r0, r3
 801aa22:	f002 f8d9 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
                    _ux_device_stack_endpoint_stall(endpoint_in);
 801aa26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801aa28:	0018      	movs	r0, r3
 801aa2a:	f002 f8d5 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
                }

                /* We must therefore wait a while.  */
                _ux_utility_delay_ms(2);
 801aa2e:	2002      	movs	r0, #2
 801aa30:	f7fd fb70 	bl	8018114 <_ux_utility_delay_ms>
 801aa34:	e000      	b.n	801aa38 <_ux_device_class_storage_thread+0x34c>
                    if (_ux_utility_long_get(scsi_command) == UX_SLAVE_CLASS_STORAGE_CBW_SIGNATURE_MASK)
 801aa36:	46c0      	nop			@ (mov r8, r8)
        while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801aa38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801aa3a:	681b      	ldr	r3, [r3, #0]
 801aa3c:	2b03      	cmp	r3, #3
 801aa3e:	d100      	bne.n	801aa42 <_ux_device_class_storage_thread+0x356>
 801aa40:	e662      	b.n	801a708 <_ux_device_class_storage_thread+0x1c>
            }
        }

        /* We need to suspend ourselves. We will be resumed by the 
           device enumeration module.  */
        _ux_device_thread_suspend(&class -> ux_slave_class_thread);
 801aa42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801aa44:	3350      	adds	r3, #80	@ 0x50
 801aa46:	0018      	movs	r0, r3
 801aa48:	f7fe f89c 	bl	8018b84 <_ux_utility_thread_suspend>
        UX_THREAD_EXTENSION_PTR_GET(class, UX_SLAVE_CLASS, storage_class)
 801aa4c:	e652      	b.n	801a6f4 <_ux_device_class_storage_thread+0x8>
 801aa4e:	46c0      	nop			@ (mov r8, r8)
 801aa50:	20011c18 	.word	0x20011c18
 801aa54:	43425355 	.word	0x43425355
 801aa58:	0801f6c8 	.word	0x0801f6c8
 801aa5c:	00002005 	.word	0x00002005

0801aa60 <_ux_device_class_storage_uninitialize>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_uninitialize(UX_SLAVE_CLASS_COMMAND *command)
{
 801aa60:	b580      	push	{r7, lr}
 801aa62:	b084      	sub	sp, #16
 801aa64:	af00      	add	r7, sp, #0
 801aa66:	6078      	str	r0, [r7, #4]
                                          
UX_SLAVE_CLASS_STORAGE                  *storage;
UX_SLAVE_CLASS                          *class;

    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 801aa68:	687b      	ldr	r3, [r7, #4]
 801aa6a:	6a1b      	ldr	r3, [r3, #32]
 801aa6c:	60fb      	str	r3, [r7, #12]

    /* Get the class instance in the container.  */
    storage = (UX_SLAVE_CLASS_STORAGE *) class -> ux_slave_class_instance;
 801aa6e:	68fb      	ldr	r3, [r7, #12]
 801aa70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801aa72:	60bb      	str	r3, [r7, #8]
    
    /* Sanity check.  */
    if (storage != UX_NULL)
 801aa74:	68bb      	ldr	r3, [r7, #8]
 801aa76:	2b00      	cmp	r3, #0
 801aa78:	d00f      	beq.n	801aa9a <_ux_device_class_storage_uninitialize+0x3a>
    {

        /* Remove STORAGE thread.  */
        _ux_device_thread_delete(&class -> ux_slave_class_thread);
 801aa7a:	68fb      	ldr	r3, [r7, #12]
 801aa7c:	3350      	adds	r3, #80	@ 0x50
 801aa7e:	0018      	movs	r0, r3
 801aa80:	f7fe f857 	bl	8018b32 <_ux_utility_thread_delete>

#if !(defined(UX_DEVICE_STANDALONE) || defined(UX_STANDALONE))    
        /* Remove the thread used by STORAGE.  */
        _ux_utility_memory_free(class -> ux_slave_class_thread_stack);
 801aa84:	68fa      	ldr	r2, [r7, #12]
 801aa86:	2380      	movs	r3, #128	@ 0x80
 801aa88:	005b      	lsls	r3, r3, #1
 801aa8a:	58d3      	ldr	r3, [r2, r3]
 801aa8c:	0018      	movs	r0, r3
 801aa8e:	f7fd fde5 	bl	801865c <_ux_utility_memory_free>
#endif

        /* Free the resources.  */
        _ux_utility_memory_free(storage);
 801aa92:	68bb      	ldr	r3, [r7, #8]
 801aa94:	0018      	movs	r0, r3
 801aa96:	f7fd fde1 	bl	801865c <_ux_utility_memory_free>
    }
    
    /* Return completion status.  */
    return(UX_SUCCESS);
 801aa9a:	2300      	movs	r3, #0
}
 801aa9c:	0018      	movs	r0, r3
 801aa9e:	46bd      	mov	sp, r7
 801aaa0:	b004      	add	sp, #16
 801aaa2:	bd80      	pop	{r7, pc}

0801aaa4 <_ux_device_class_storage_verify>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_verify(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                      UX_SLAVE_ENDPOINT *endpoint_in,
                                      UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 801aaa4:	b580      	push	{r7, lr}
 801aaa6:	b084      	sub	sp, #16
 801aaa8:	af00      	add	r7, sp, #0
 801aaaa:	60f8      	str	r0, [r7, #12]
 801aaac:	60b9      	str	r1, [r7, #8]
 801aaae:	607a      	str	r2, [r7, #4]
 801aab0:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_VERIFY, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* We set the CSW with success.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801aab2:	68fb      	ldr	r3, [r7, #12]
 801aab4:	2200      	movs	r2, #0
 801aab6:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Return success!  */
    return(UX_SUCCESS);
 801aab8:	2300      	movs	r3, #0
}
 801aaba:	0018      	movs	r0, r3
 801aabc:	46bd      	mov	sp, r7
 801aabe:	b004      	add	sp, #16
 801aac0:	bd80      	pop	{r7, pc}
	...

0801aac4 <_ux_device_class_storage_write>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_write(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                    UX_SLAVE_ENDPOINT *endpoint_in,
                                    UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb, UCHAR scsi_command)
{
 801aac4:	b5b0      	push	{r4, r5, r7, lr}
 801aac6:	b090      	sub	sp, #64	@ 0x40
 801aac8:	af02      	add	r7, sp, #8
 801aaca:	60f8      	str	r0, [r7, #12]
 801aacc:	60b9      	str	r1, [r7, #8]
 801aace:	607a      	str	r2, [r7, #4]
 801aad0:	603b      	str	r3, [r7, #0]


    UX_PARAMETER_NOT_USED(endpoint_in);

    /* Get the LBA from the CBWCB.  */
    lba =  _ux_utility_long_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_WRITE_LBA);
 801aad2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801aad4:	3302      	adds	r3, #2
 801aad6:	0018      	movs	r0, r3
 801aad8:	f7fd fbea 	bl	80182b0 <_ux_utility_long_get_big_endian>
 801aadc:	0003      	movs	r3, r0
 801aade:	633b      	str	r3, [r7, #48]	@ 0x30
    
    /* The type of commands will tell us the width of the field containing the number
       of sectors to read.   */
    if (scsi_command == UX_SLAVE_CLASS_STORAGE_SCSI_WRITE16)
 801aae0:	234c      	movs	r3, #76	@ 0x4c
 801aae2:	18fb      	adds	r3, r7, r3
 801aae4:	781b      	ldrb	r3, [r3, #0]
 801aae6:	2b2a      	cmp	r3, #42	@ 0x2a
 801aae8:	d107      	bne.n	801aafa <_ux_device_class_storage_write+0x36>

        /* Get the number of blocks from the CBWCB in 16 bits.  */
        total_number_blocks =  _ux_utility_short_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_WRITE_TRANSFER_LENGTH_16);
 801aaea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801aaec:	3307      	adds	r3, #7
 801aaee:	0018      	movs	r0, r3
 801aaf0:	f7fd ff7f 	bl	80189f2 <_ux_utility_short_get_big_endian>
 801aaf4:	0003      	movs	r3, r0
 801aaf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801aaf8:	e006      	b.n	801ab08 <_ux_device_class_storage_write+0x44>

    else        

        /* Get the number of blocks from the CBWCB in 32 bits.  */
        total_number_blocks =  _ux_utility_long_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_WRITE_TRANSFER_LENGTH_32);
 801aafa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801aafc:	3306      	adds	r3, #6
 801aafe:	0018      	movs	r0, r3
 801ab00:	f7fd fbd6 	bl	80182b0 <_ux_utility_long_get_big_endian>
 801ab04:	0003      	movs	r3, r0
 801ab06:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_WRITE, storage, lun, lba, total_number_blocks, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_out -> ux_slave_endpoint_transfer_request;
 801ab08:	683b      	ldr	r3, [r7, #0]
 801ab0a:	3330      	adds	r3, #48	@ 0x30
 801ab0c:	61fb      	str	r3, [r7, #28]

    /* Obtain the status of the device.  */
    status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_status(storage, 
 801ab0e:	68f9      	ldr	r1, [r7, #12]
 801ab10:	68bb      	ldr	r3, [r7, #8]
 801ab12:	1c5a      	adds	r2, r3, #1
 801ab14:	0013      	movs	r3, r2
 801ab16:	00db      	lsls	r3, r3, #3
 801ab18:	1a9b      	subs	r3, r3, r2
 801ab1a:	00db      	lsls	r3, r3, #3
 801ab1c:	585c      	ldr	r4, [r3, r1]
 801ab1e:	68f9      	ldr	r1, [r7, #12]
 801ab20:	68ba      	ldr	r2, [r7, #8]
 801ab22:	0013      	movs	r3, r2
 801ab24:	00db      	lsls	r3, r3, #3
 801ab26:	1a9b      	subs	r3, r3, r2
 801ab28:	00db      	lsls	r3, r3, #3
 801ab2a:	18cb      	adds	r3, r1, r3
 801ab2c:	331c      	adds	r3, #28
 801ab2e:	681a      	ldr	r2, [r3, #0]
 801ab30:	2314      	movs	r3, #20
 801ab32:	18fb      	adds	r3, r7, r3
 801ab34:	68b9      	ldr	r1, [r7, #8]
 801ab36:	68f8      	ldr	r0, [r7, #12]
 801ab38:	47a0      	blx	r4
 801ab3a:	0003      	movs	r3, r0
 801ab3c:	637b      	str	r3, [r7, #52]	@ 0x34
                            lun, storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_id, &media_status);
    
    /* Update the request sense.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 801ab3e:	6979      	ldr	r1, [r7, #20]
 801ab40:	68f8      	ldr	r0, [r7, #12]
 801ab42:	68ba      	ldr	r2, [r7, #8]
 801ab44:	0013      	movs	r3, r2
 801ab46:	00db      	lsls	r3, r3, #3
 801ab48:	1a9b      	subs	r3, r3, r2
 801ab4a:	00db      	lsls	r3, r3, #3
 801ab4c:	18c3      	adds	r3, r0, r3
 801ab4e:	3320      	adds	r3, #32
 801ab50:	6019      	str	r1, [r3, #0]

    /* Default CSW to failed.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801ab52:	68fb      	ldr	r3, [r7, #12]
 801ab54:	2201      	movs	r2, #1
 801ab56:	651a      	str	r2, [r3, #80]	@ 0x50

    /* If there is a problem, return a failed command.  */
    if (status != UX_SUCCESS)
 801ab58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ab5a:	2b00      	cmp	r3, #0
 801ab5c:	d005      	beq.n	801ab6a <_ux_device_class_storage_write+0xa6>
    {

        /* We have a problem, media status error. Return a bad completion and wait for the
           REQUEST_SENSE command.  */
#if !defined(UX_DEVICE_STANDALONE)
        _ux_device_stack_endpoint_stall(endpoint_out);
 801ab5e:	683b      	ldr	r3, [r7, #0]
 801ab60:	0018      	movs	r0, r3
 801ab62:	f002 f839 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
#endif

        /* We are done here.  */
        return(UX_ERROR);
 801ab66:	23ff      	movs	r3, #255	@ 0xff
 801ab68:	e0d4      	b.n	801ad14 <_ux_device_class_storage_write+0x250>
    }

    /* Check Read Only flag.  */
    if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_read_only_flag == UX_TRUE)
 801ab6a:	68f9      	ldr	r1, [r7, #12]
 801ab6c:	68ba      	ldr	r2, [r7, #8]
 801ab6e:	0013      	movs	r3, r2
 801ab70:	00db      	lsls	r3, r3, #3
 801ab72:	1a9b      	subs	r3, r3, r2
 801ab74:	00db      	lsls	r3, r3, #3
 801ab76:	18cb      	adds	r3, r1, r3
 801ab78:	3318      	adds	r3, #24
 801ab7a:	681b      	ldr	r3, [r3, #0]
 801ab7c:	2b01      	cmp	r3, #1
 801ab7e:	d10f      	bne.n	801aba0 <_ux_device_class_storage_write+0xdc>
    {

        /* Update the request sense.  */
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status =
 801ab80:	68f9      	ldr	r1, [r7, #12]
 801ab82:	68ba      	ldr	r2, [r7, #8]
 801ab84:	0013      	movs	r3, r2
 801ab86:	00db      	lsls	r3, r3, #3
 801ab88:	1a9b      	subs	r3, r3, r2
 801ab8a:	00db      	lsls	r3, r3, #3
 801ab8c:	18cb      	adds	r3, r1, r3
 801ab8e:	3320      	adds	r3, #32
 801ab90:	4a62      	ldr	r2, [pc, #392]	@ (801ad1c <_ux_device_class_storage_write+0x258>)
 801ab92:	601a      	str	r2, [r3, #0]
                                            UX_SLAVE_CLASS_STORAGE_REQUEST_CODE_MEDIA_PROTECTED,0);

        /* We have a problem, cannot write to RO drive. Return a bad completion and wait for the
           REQUEST_SENSE command.  */
#if !defined(UX_DEVICE_STANDALONE)
        _ux_device_stack_endpoint_stall(endpoint_out);
 801ab94:	683b      	ldr	r3, [r7, #0]
 801ab96:	0018      	movs	r0, r3
 801ab98:	f002 f81e 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
#endif

        /* We are done here.  */
        return(UX_ERROR);
 801ab9c:	23ff      	movs	r3, #255	@ 0xff
 801ab9e:	e0b9      	b.n	801ad14 <_ux_device_class_storage_write+0x250>
    }

    /* Compute the total length to transfer and how much remains.  */
    total_length =  total_number_blocks * storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_block_length;
 801aba0:	68f9      	ldr	r1, [r7, #12]
 801aba2:	68ba      	ldr	r2, [r7, #8]
 801aba4:	0013      	movs	r3, r2
 801aba6:	00db      	lsls	r3, r3, #3
 801aba8:	1a9b      	subs	r3, r3, r2
 801abaa:	00db      	lsls	r3, r3, #3
 801abac:	18cb      	adds	r3, r1, r3
 801abae:	330c      	adds	r3, #12
 801abb0:	681a      	ldr	r2, [r3, #0]
 801abb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801abb4:	4353      	muls	r3, r2
 801abb6:	62bb      	str	r3, [r7, #40]	@ 0x28
#else

    /* Check transfer length.  */

    /* Case (3) Hn < Do.  */
    if (total_length > storage -> ux_slave_class_storage_host_length)
 801abb8:	68fb      	ldr	r3, [r7, #12]
 801abba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801abbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801abbe:	429a      	cmp	r2, r3
 801abc0:	d908      	bls.n	801abd4 <_ux_device_class_storage_write+0x110>
    {
        _ux_device_stack_endpoint_stall(endpoint_out);
 801abc2:	683b      	ldr	r3, [r7, #0]
 801abc4:	0018      	movs	r0, r3
 801abc6:	f002 f807 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801abca:	68fb      	ldr	r3, [r7, #12]
 801abcc:	2202      	movs	r2, #2
 801abce:	651a      	str	r2, [r3, #80]	@ 0x50
        return(UX_ERROR);
 801abd0:	23ff      	movs	r3, #255	@ 0xff
 801abd2:	e09f      	b.n	801ad14 <_ux_device_class_storage_write+0x250>
    }

    /* Case (8). Hi <> Do.  */
    if ((storage -> ux_slave_class_storage_cbw_flags & 0x80) != 0)
 801abd4:	68fb      	ldr	r3, [r7, #12]
 801abd6:	2244      	movs	r2, #68	@ 0x44
 801abd8:	5c9b      	ldrb	r3, [r3, r2]
 801abda:	b25b      	sxtb	r3, r3
 801abdc:	2b00      	cmp	r3, #0
 801abde:	da08      	bge.n	801abf2 <_ux_device_class_storage_write+0x12e>
    {
        _ux_device_stack_endpoint_stall(endpoint_in);
 801abe0:	687b      	ldr	r3, [r7, #4]
 801abe2:	0018      	movs	r0, r3
 801abe4:	f001 fff8 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801abe8:	68fb      	ldr	r3, [r7, #12]
 801abea:	2202      	movs	r2, #2
 801abec:	651a      	str	r2, [r3, #80]	@ 0x50
        return(UX_ERROR);
 801abee:	23ff      	movs	r3, #255	@ 0xff
 801abf0:	e090      	b.n	801ad14 <_ux_device_class_storage_write+0x250>
    }

    /* Default status to success.  */
    status =  UX_SUCCESS;
 801abf2:	2300      	movs	r3, #0
 801abf4:	637b      	str	r3, [r7, #52]	@ 0x34

    /* It may take several transfers to send the requested data.  */
    done_length = 0;
 801abf6:	2300      	movs	r3, #0
 801abf8:	623b      	str	r3, [r7, #32]
    while (total_length)
 801abfa:	e076      	b.n	801acea <_ux_device_class_storage_write+0x226>
    {

        /* How much can we receive in this transfer?  */
        if (total_length > UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE)
 801abfc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801abfe:	2380      	movs	r3, #128	@ 0x80
 801ac00:	011b      	lsls	r3, r3, #4
 801ac02:	429a      	cmp	r2, r3
 801ac04:	d903      	bls.n	801ac0e <_ux_device_class_storage_write+0x14a>
            transfer_length =  UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE;
 801ac06:	2380      	movs	r3, #128	@ 0x80
 801ac08:	011b      	lsls	r3, r3, #4
 801ac0a:	627b      	str	r3, [r7, #36]	@ 0x24
 801ac0c:	e001      	b.n	801ac12 <_ux_device_class_storage_write+0x14e>
        else
            transfer_length =  total_length;
 801ac0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ac10:	627b      	str	r3, [r7, #36]	@ 0x24
        
        /* Get the data payload from the host.  */
        status =  _ux_device_stack_transfer_request(transfer_request, transfer_length, transfer_length);
 801ac12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801ac14:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801ac16:	69fb      	ldr	r3, [r7, #28]
 801ac18:	0018      	movs	r0, r3
 801ac1a:	f002 fcc9 	bl	801d5b0 <_ux_device_stack_transfer_request>
 801ac1e:	0003      	movs	r3, r0
 801ac20:	637b      	str	r3, [r7, #52]	@ 0x34
        
        /* Check the status.  */
        if (status != UX_SUCCESS)
 801ac22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ac24:	2b00      	cmp	r3, #0
 801ac26:	d015      	beq.n	801ac54 <_ux_device_class_storage_write+0x190>
        {

            /* We have a problem, request error. Return a bad completion and wait for the
               REQUEST_SENSE command.  */
            _ux_device_stack_endpoint_stall(endpoint_out);
 801ac28:	683b      	ldr	r3, [r7, #0]
 801ac2a:	0018      	movs	r0, r3
 801ac2c:	f001 ffd4 	bl	801cbd8 <_ux_device_stack_endpoint_stall>

            /* Update residue.  */
            storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length - done_length;
 801ac30:	68fb      	ldr	r3, [r7, #12]
 801ac32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801ac34:	6a3b      	ldr	r3, [r7, #32]
 801ac36:	1ad2      	subs	r2, r2, r3
 801ac38:	68fb      	ldr	r3, [r7, #12]
 801ac3a:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* And update the REQUEST_SENSE codes.  */
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status =
 801ac3c:	68f9      	ldr	r1, [r7, #12]
 801ac3e:	68ba      	ldr	r2, [r7, #8]
 801ac40:	0013      	movs	r3, r2
 801ac42:	00db      	lsls	r3, r3, #3
 801ac44:	1a9b      	subs	r3, r3, r2
 801ac46:	00db      	lsls	r3, r3, #3
 801ac48:	18cb      	adds	r3, r1, r3
 801ac4a:	3320      	adds	r3, #32
 801ac4c:	4a34      	ldr	r2, [pc, #208]	@ (801ad20 <_ux_device_class_storage_write+0x25c>)
 801ac4e:	601a      	str	r2, [r3, #0]
                                                UX_DEVICE_CLASS_STORAGE_SENSE_STATUS(0x02,0x54,0x00);
    
            /* Return an error.  */
            return(UX_ERROR);
 801ac50:	23ff      	movs	r3, #255	@ 0xff
 801ac52:	e05f      	b.n	801ad14 <_ux_device_class_storage_write+0x250>
        }

        /* Compute the number of blocks to transfer.  */
        number_blocks = transfer_length / storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_block_length;
 801ac54:	68f9      	ldr	r1, [r7, #12]
 801ac56:	68ba      	ldr	r2, [r7, #8]
 801ac58:	0013      	movs	r3, r2
 801ac5a:	00db      	lsls	r3, r3, #3
 801ac5c:	1a9b      	subs	r3, r3, r2
 801ac5e:	00db      	lsls	r3, r3, #3
 801ac60:	18cb      	adds	r3, r1, r3
 801ac62:	330c      	adds	r3, #12
 801ac64:	681b      	ldr	r3, [r3, #0]
 801ac66:	0019      	movs	r1, r3
 801ac68:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801ac6a:	f7eb fbeb 	bl	8006444 <__udivsi3>
 801ac6e:	0003      	movs	r3, r0
 801ac70:	61bb      	str	r3, [r7, #24]
        
        /* Execute the write command to the local media.  */
        status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_write(storage, lun, transfer_request -> ux_slave_transfer_request_data_pointer, number_blocks, lba, &media_status);
 801ac72:	68f9      	ldr	r1, [r7, #12]
 801ac74:	68ba      	ldr	r2, [r7, #8]
 801ac76:	0013      	movs	r3, r2
 801ac78:	00db      	lsls	r3, r3, #3
 801ac7a:	1a9b      	subs	r3, r3, r2
 801ac7c:	00db      	lsls	r3, r3, #3
 801ac7e:	18cb      	adds	r3, r1, r3
 801ac80:	3330      	adds	r3, #48	@ 0x30
 801ac82:	681c      	ldr	r4, [r3, #0]
 801ac84:	69fb      	ldr	r3, [r7, #28]
 801ac86:	68da      	ldr	r2, [r3, #12]
 801ac88:	69bd      	ldr	r5, [r7, #24]
 801ac8a:	68b9      	ldr	r1, [r7, #8]
 801ac8c:	68f8      	ldr	r0, [r7, #12]
 801ac8e:	2314      	movs	r3, #20
 801ac90:	18fb      	adds	r3, r7, r3
 801ac92:	9301      	str	r3, [sp, #4]
 801ac94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ac96:	9300      	str	r3, [sp, #0]
 801ac98:	002b      	movs	r3, r5
 801ac9a:	47a0      	blx	r4
 801ac9c:	0003      	movs	r3, r0
 801ac9e:	637b      	str	r3, [r7, #52]	@ 0x34
    
        /* If there is a problem, return a failed command.  */
        if (status != UX_SUCCESS)
 801aca0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801aca2:	2b00      	cmp	r3, #0
 801aca4:	d015      	beq.n	801acd2 <_ux_device_class_storage_write+0x20e>
        {
    
            /* We have a problem, request error. Return a bad completion and wait for the
               REQUEST_SENSE command.  */
            _ux_device_stack_endpoint_stall(endpoint_out);
 801aca6:	683b      	ldr	r3, [r7, #0]
 801aca8:	0018      	movs	r0, r3
 801acaa:	f001 ff95 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
    
            /* Update residue.  */
            storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length - done_length;
 801acae:	68fb      	ldr	r3, [r7, #12]
 801acb0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801acb2:	6a3b      	ldr	r3, [r7, #32]
 801acb4:	1ad2      	subs	r2, r2, r3
 801acb6:	68fb      	ldr	r3, [r7, #12]
 801acb8:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* And update the REQUEST_SENSE codes.  */
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 801acba:	6979      	ldr	r1, [r7, #20]
 801acbc:	68f8      	ldr	r0, [r7, #12]
 801acbe:	68ba      	ldr	r2, [r7, #8]
 801acc0:	0013      	movs	r3, r2
 801acc2:	00db      	lsls	r3, r3, #3
 801acc4:	1a9b      	subs	r3, r3, r2
 801acc6:	00db      	lsls	r3, r3, #3
 801acc8:	18c3      	adds	r3, r0, r3
 801acca:	3320      	adds	r3, #32
 801accc:	6019      	str	r1, [r3, #0]
    
            /* Return an error.  */
            return(UX_ERROR);
 801acce:	23ff      	movs	r3, #255	@ 0xff
 801acd0:	e020      	b.n	801ad14 <_ux_device_class_storage_write+0x250>
        }

        /* Update the lba.  */
        lba += number_blocks;
 801acd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801acd4:	69bb      	ldr	r3, [r7, #24]
 801acd6:	18d3      	adds	r3, r2, r3
 801acd8:	633b      	str	r3, [r7, #48]	@ 0x30
        
        /* Update the length to remain.  */
        total_length -= transfer_length;
 801acda:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801acdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801acde:	1ad3      	subs	r3, r2, r3
 801ace0:	62bb      	str	r3, [r7, #40]	@ 0x28
        done_length += transfer_length;
 801ace2:	6a3a      	ldr	r2, [r7, #32]
 801ace4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ace6:	18d3      	adds	r3, r2, r3
 801ace8:	623b      	str	r3, [r7, #32]
    while (total_length)
 801acea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801acec:	2b00      	cmp	r3, #0
 801acee:	d185      	bne.n	801abfc <_ux_device_class_storage_write+0x138>
    }

    /* Update residue.  */
    storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length - done_length;
 801acf0:	68fb      	ldr	r3, [r7, #12]
 801acf2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801acf4:	6a3b      	ldr	r3, [r7, #32]
 801acf6:	1ad2      	subs	r2, r2, r3
 801acf8:	68fb      	ldr	r3, [r7, #12]
 801acfa:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Case (9), (11). If host expects more transfer, stall it.  */
    if (storage -> ux_slave_class_storage_csw_residue)
 801acfc:	68fb      	ldr	r3, [r7, #12]
 801acfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801ad00:	2b00      	cmp	r3, #0
 801ad02:	d003      	beq.n	801ad0c <_ux_device_class_storage_write+0x248>
        _ux_device_stack_endpoint_stall(endpoint_out);
 801ad04:	683b      	ldr	r3, [r7, #0]
 801ad06:	0018      	movs	r0, r3
 801ad08:	f001 ff66 	bl	801cbd8 <_ux_device_stack_endpoint_stall>

#endif /* else defined(UX_DEVICE_STANDALONE) */

    /* Now we set the CSW with success.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801ad0c:	68fb      	ldr	r3, [r7, #12]
 801ad0e:	2200      	movs	r2, #0
 801ad10:	651a      	str	r2, [r3, #80]	@ 0x50
                                    
    /* Return completion status.  */
    return(status);
 801ad12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801ad14:	0018      	movs	r0, r3
 801ad16:	46bd      	mov	sp, r7
 801ad18:	b00e      	add	sp, #56	@ 0x38
 801ad1a:	bdb0      	pop	{r4, r5, r7, pc}
 801ad1c:	00002707 	.word	0x00002707
 801ad20:	00005402 	.word	0x00005402

0801ad24 <_ux_dcd_stm32_setup_in>:
#include "ux_device_stack.h"
#include "ux_utility.h"


static inline void _ux_dcd_stm32_setup_in(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request)
{
 801ad24:	b580      	push	{r7, lr}
 801ad26:	b082      	sub	sp, #8
 801ad28:	af00      	add	r7, sp, #0
 801ad2a:	6078      	str	r0, [r7, #4]
 801ad2c:	6039      	str	r1, [r7, #0]

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
        in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 801ad2e:	687b      	ldr	r3, [r7, #4]
 801ad30:	2280      	movs	r2, #128	@ 0x80
 801ad32:	729a      	strb	r2, [r3, #10]

    /* Set the state to TX.  */
    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_DATA_TX;
 801ad34:	687b      	ldr	r3, [r7, #4]
 801ad36:	2201      	movs	r2, #1
 801ad38:	721a      	strb	r2, [r3, #8]

    /* Call the Control Transfer dispatcher.  */
    _ux_device_stack_control_request_process(transfer_request);
 801ad3a:	683b      	ldr	r3, [r7, #0]
 801ad3c:	0018      	movs	r0, r3
 801ad3e:	f001 fb53 	bl	801c3e8 <_ux_device_stack_control_request_process>
}
 801ad42:	46c0      	nop			@ (mov r8, r8)
 801ad44:	46bd      	mov	sp, r7
 801ad46:	b002      	add	sp, #8
 801ad48:	bd80      	pop	{r7, pc}

0801ad4a <_ux_dcd_stm32_setup_out>:

static inline void _ux_dcd_stm32_setup_out(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request,
                                           PCD_HandleTypeDef *hpcd)
{
 801ad4a:	b580      	push	{r7, lr}
 801ad4c:	b084      	sub	sp, #16
 801ad4e:	af00      	add	r7, sp, #0
 801ad50:	60f8      	str	r0, [r7, #12]
 801ad52:	60b9      	str	r1, [r7, #8]
 801ad54:	607a      	str	r2, [r7, #4]

    /* Set the completion code to no error.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801ad56:	68bb      	ldr	r3, [r7, #8]
 801ad58:	2200      	movs	r2, #0
 801ad5a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
        in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 801ad5c:	68fb      	ldr	r3, [r7, #12]
 801ad5e:	2280      	movs	r2, #128	@ 0x80
 801ad60:	729a      	strb	r2, [r3, #10]

    /* We are using a Control endpoint on a OUT transaction and there was a payload.  */
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 801ad62:	68bb      	ldr	r3, [r7, #8]
 801ad64:	0018      	movs	r0, r3
 801ad66:	f001 fb3f 	bl	801c3e8 <_ux_device_stack_control_request_process>
 801ad6a:	1e03      	subs	r3, r0, #0
 801ad6c:	d108      	bne.n	801ad80 <_ux_dcd_stm32_setup_out+0x36>
    {

        /* Set the state to STATUS phase TX.  */
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_TX;
 801ad6e:	68fb      	ldr	r3, [r7, #12]
 801ad70:	2203      	movs	r2, #3
 801ad72:	721a      	strb	r2, [r3, #8]

        /* Arm the status transfer.  */
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 801ad74:	6878      	ldr	r0, [r7, #4]
 801ad76:	2300      	movs	r3, #0
 801ad78:	2200      	movs	r2, #0
 801ad7a:	2100      	movs	r1, #0
 801ad7c:	f7ef fa7d 	bl	800a27a <HAL_PCD_EP_Transmit>
    }
}
 801ad80:	46c0      	nop			@ (mov r8, r8)
 801ad82:	46bd      	mov	sp, r7
 801ad84:	b004      	add	sp, #16
 801ad86:	bd80      	pop	{r7, pc}

0801ad88 <_ux_dcd_stm32_setup_status>:

static inline void _ux_dcd_stm32_setup_status(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request,
                                              PCD_HandleTypeDef *hpcd)
{
 801ad88:	b580      	push	{r7, lr}
 801ad8a:	b084      	sub	sp, #16
 801ad8c:	af00      	add	r7, sp, #0
 801ad8e:	60f8      	str	r0, [r7, #12]
 801ad90:	60b9      	str	r1, [r7, #8]
 801ad92:	607a      	str	r2, [r7, #4]

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
            in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 801ad94:	68fb      	ldr	r3, [r7, #12]
 801ad96:	2280      	movs	r2, #128	@ 0x80
 801ad98:	729a      	strb	r2, [r3, #10]

    /* Call the Control Transfer dispatcher.  */
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 801ad9a:	68bb      	ldr	r3, [r7, #8]
 801ad9c:	0018      	movs	r0, r3
 801ad9e:	f001 fb23 	bl	801c3e8 <_ux_device_stack_control_request_process>
 801ada2:	1e03      	subs	r3, r0, #0
 801ada4:	d108      	bne.n	801adb8 <_ux_dcd_stm32_setup_status+0x30>
    {

        /* Set the state to STATUS RX.  */
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 801ada6:	68fb      	ldr	r3, [r7, #12]
 801ada8:	2204      	movs	r2, #4
 801adaa:	721a      	strb	r2, [r3, #8]
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 801adac:	6878      	ldr	r0, [r7, #4]
 801adae:	2300      	movs	r3, #0
 801adb0:	2200      	movs	r2, #0
 801adb2:	2100      	movs	r1, #0
 801adb4:	f7ef fa61 	bl	800a27a <HAL_PCD_EP_Transmit>
    }
}
 801adb8:	46c0      	nop			@ (mov r8, r8)
 801adba:	46bd      	mov	sp, r7
 801adbc:	b004      	add	sp, #16
 801adbe:	bd80      	pop	{r7, pc}

0801adc0 <HAL_PCD_SetupStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 801adc0:	b580      	push	{r7, lr}
 801adc2:	b088      	sub	sp, #32
 801adc4:	af00      	add	r7, sp, #0
 801adc6:	6078      	str	r0, [r7, #4]
UX_SLAVE_TRANSFER       *transfer_request;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801adc8:	4b3e      	ldr	r3, [pc, #248]	@ (801aec4 <HAL_PCD_SetupStageCallback+0x104>)
 801adca:	681b      	ldr	r3, [r3, #0]
 801adcc:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801adce:	69fb      	ldr	r3, [r7, #28]
 801add0:	69db      	ldr	r3, [r3, #28]
 801add2:	61bb      	str	r3, [r7, #24]

    /* Fetch the address of the physical endpoint.  */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[0];
 801add4:	69bb      	ldr	r3, [r7, #24]
 801add6:	3304      	adds	r3, #4
 801add8:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
 801adda:	697b      	ldr	r3, [r7, #20]
 801addc:	681b      	ldr	r3, [r3, #0]
 801adde:	3330      	adds	r3, #48	@ 0x30
 801ade0:	613b      	str	r3, [r7, #16]

    /* Copy setup data to transfer request.  */
    _ux_utility_memory_copy(transfer_request->ux_slave_transfer_request_setup, hpcd -> Setup, UX_SETUP_SIZE);
 801ade2:	693b      	ldr	r3, [r7, #16]
 801ade4:	3354      	adds	r3, #84	@ 0x54
 801ade6:	0018      	movs	r0, r3
 801ade8:	687b      	ldr	r3, [r7, #4]
 801adea:	22a7      	movs	r2, #167	@ 0xa7
 801adec:	0092      	lsls	r2, r2, #2
 801adee:	4694      	mov	ip, r2
 801adf0:	4463      	add	r3, ip
 801adf2:	2208      	movs	r2, #8
 801adf4:	0019      	movs	r1, r3
 801adf6:	f7fd fc15 	bl	8018624 <_ux_utility_memory_copy>

    /* Clear the length of the data received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801adfa:	693b      	ldr	r3, [r7, #16]
 801adfc:	2200      	movs	r2, #0
 801adfe:	619a      	str	r2, [r3, #24]

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 801ae00:	693b      	ldr	r3, [r7, #16]
 801ae02:	2201      	movs	r2, #1
 801ae04:	605a      	str	r2, [r3, #4]

    /* Mark the transfer as successful.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801ae06:	693b      	ldr	r3, [r7, #16]
 801ae08:	2200      	movs	r2, #0
 801ae0a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 801ae0c:	697b      	ldr	r3, [r7, #20]
 801ae0e:	685b      	ldr	r3, [r3, #4]
 801ae10:	220e      	movs	r2, #14
 801ae12:	4393      	bics	r3, r2
 801ae14:	001a      	movs	r2, r3
 801ae16:	697b      	ldr	r3, [r7, #20]
 801ae18:	605a      	str	r2, [r3, #4]
                                      UX_DCD_STM32_ED_STATUS_TRANSFER |
                                      UX_DCD_STM32_ED_STATUS_DONE);

    /* Check if the transaction is IN.  */
    if (*transfer_request -> ux_slave_transfer_request_setup & UX_REQUEST_IN)
 801ae1a:	693b      	ldr	r3, [r7, #16]
 801ae1c:	2254      	movs	r2, #84	@ 0x54
 801ae1e:	5c9b      	ldrb	r3, [r3, r2]
 801ae20:	b25b      	sxtb	r3, r3
 801ae22:	2b00      	cmp	r3, #0
 801ae24:	da06      	bge.n	801ae34 <HAL_PCD_SetupStageCallback+0x74>
    {
#if defined(UX_DEVICE_STANDALONE)
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_IN;
#else
        _ux_dcd_stm32_setup_in(ed, transfer_request);
 801ae26:	693a      	ldr	r2, [r7, #16]
 801ae28:	697b      	ldr	r3, [r7, #20]
 801ae2a:	0011      	movs	r1, r2
 801ae2c:	0018      	movs	r0, r3
 801ae2e:	f7ff ff79 	bl	801ad24 <_ux_dcd_stm32_setup_in>
 801ae32:	e043      	b.n	801aebc <HAL_PCD_SetupStageCallback+0xfc>
    else
    {

        /* The endpoint is OUT.  This is important to memorize the direction for the control endpoint
           in case of a STALL. */
        ed -> ux_dcd_stm32_ed_direction  = UX_ENDPOINT_OUT;
 801ae34:	697b      	ldr	r3, [r7, #20]
 801ae36:	2200      	movs	r2, #0
 801ae38:	729a      	strb	r2, [r3, #10]

        /* We are in a OUT transaction. Check if there is a data payload. If so, wait for the payload
           to be delivered.  */
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 801ae3a:	693b      	ldr	r3, [r7, #16]
 801ae3c:	225a      	movs	r2, #90	@ 0x5a
 801ae3e:	5c9b      	ldrb	r3, [r3, r2]
 801ae40:	2b00      	cmp	r3, #0
 801ae42:	d10b      	bne.n	801ae5c <HAL_PCD_SetupStageCallback+0x9c>
            *(transfer_request -> ux_slave_transfer_request_setup + 7) == 0)
 801ae44:	693b      	ldr	r3, [r7, #16]
 801ae46:	225b      	movs	r2, #91	@ 0x5b
 801ae48:	5c9b      	ldrb	r3, [r3, r2]
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 801ae4a:	2b00      	cmp	r3, #0
 801ae4c:	d106      	bne.n	801ae5c <HAL_PCD_SetupStageCallback+0x9c>
        {
#if defined(UX_DEVICE_STANDALONE)
            ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
#else
            _ux_dcd_stm32_setup_status(ed, transfer_request, hpcd);
 801ae4e:	687a      	ldr	r2, [r7, #4]
 801ae50:	6939      	ldr	r1, [r7, #16]
 801ae52:	697b      	ldr	r3, [r7, #20]
 801ae54:	0018      	movs	r0, r3
 801ae56:	f7ff ff97 	bl	801ad88 <_ux_dcd_stm32_setup_status>
 801ae5a:	e02f      	b.n	801aebc <HAL_PCD_SetupStageCallback+0xfc>
        }
        else
        {

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801ae5c:	693b      	ldr	r3, [r7, #16]
 801ae5e:	689b      	ldr	r3, [r3, #8]
 801ae60:	60fb      	str	r3, [r7, #12]

            /* Get the length we expect from the SETUP packet.  */
            transfer_request -> ux_slave_transfer_request_requested_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + 6);
 801ae62:	693b      	ldr	r3, [r7, #16]
 801ae64:	3354      	adds	r3, #84	@ 0x54
 801ae66:	3306      	adds	r3, #6
 801ae68:	0018      	movs	r0, r3
 801ae6a:	f7fd fda8 	bl	80189be <_ux_utility_short_get>
 801ae6e:	0002      	movs	r2, r0
 801ae70:	693b      	ldr	r3, [r7, #16]
 801ae72:	615a      	str	r2, [r3, #20]

            /* Check if we have enough space for the request.  */
            if (transfer_request -> ux_slave_transfer_request_requested_length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801ae74:	693b      	ldr	r3, [r7, #16]
 801ae76:	695a      	ldr	r2, [r3, #20]
 801ae78:	2380      	movs	r3, #128	@ 0x80
 801ae7a:	005b      	lsls	r3, r3, #1
 801ae7c:	429a      	cmp	r2, r3
 801ae7e:	d909      	bls.n	801ae94 <HAL_PCD_SetupStageCallback+0xd4>
            {

                /* No space available, stall the endpoint.  */
                _ux_dcd_stm32_endpoint_stall(dcd_stm32, endpoint);
 801ae80:	68fa      	ldr	r2, [r7, #12]
 801ae82:	69bb      	ldr	r3, [r7, #24]
 801ae84:	0011      	movs	r1, r2
 801ae86:	0018      	movs	r0, r3
 801ae88:	f000 fa32 	bl	801b2f0 <_ux_dcd_stm32_endpoint_stall>

                /* Next phase is a SETUP.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 801ae8c:	697b      	ldr	r3, [r7, #20]
 801ae8e:	2200      	movs	r2, #0
 801ae90:	721a      	strb	r2, [r3, #8]
#if defined(UX_DEVICE_STANDALONE)
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
#endif

                /* We are done.  */
                return;
 801ae92:	e013      	b.n	801aebc <HAL_PCD_SetupStageCallback+0xfc>
            }
            else
            {

                /* Reset what we have received so far.  */
                transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801ae94:	693b      	ldr	r3, [r7, #16]
 801ae96:	2200      	movs	r2, #0
 801ae98:	619a      	str	r2, [r3, #24]

                /* And reprogram the current buffer address to the beginning of the buffer.  */
                transfer_request -> ux_slave_transfer_request_current_data_pointer =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801ae9a:	693b      	ldr	r3, [r7, #16]
 801ae9c:	68da      	ldr	r2, [r3, #12]
 801ae9e:	693b      	ldr	r3, [r7, #16]
 801aea0:	611a      	str	r2, [r3, #16]

                /* Receive data.  */
                HAL_PCD_EP_Receive(hpcd,
                            endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801aea2:	68fb      	ldr	r3, [r7, #12]
 801aea4:	695b      	ldr	r3, [r3, #20]
                HAL_PCD_EP_Receive(hpcd,
 801aea6:	b2d9      	uxtb	r1, r3
                            transfer_request -> ux_slave_transfer_request_current_data_pointer,
 801aea8:	693b      	ldr	r3, [r7, #16]
 801aeaa:	691a      	ldr	r2, [r3, #16]
                HAL_PCD_EP_Receive(hpcd,
 801aeac:	693b      	ldr	r3, [r7, #16]
 801aeae:	695b      	ldr	r3, [r3, #20]
 801aeb0:	6878      	ldr	r0, [r7, #4]
 801aeb2:	f7ef f991 	bl	800a1d8 <HAL_PCD_EP_Receive>
                            transfer_request -> ux_slave_transfer_request_requested_length);

                /* Set the state to RX.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_DATA_RX;
 801aeb6:	697b      	ldr	r3, [r7, #20]
 801aeb8:	2202      	movs	r2, #2
 801aeba:	721a      	strb	r2, [r3, #8]
            }
        }
    }
}
 801aebc:	46bd      	mov	sp, r7
 801aebe:	b008      	add	sp, #32
 801aec0:	bd80      	pop	{r7, pc}
 801aec2:	46c0      	nop			@ (mov r8, r8)
 801aec4:	20011c18 	.word	0x20011c18

0801aec8 <HAL_PCD_DataInStageCallback>:
/*                                            added bi-dir EP support,    */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 801aec8:	b580      	push	{r7, lr}
 801aeca:	b088      	sub	sp, #32
 801aecc:	af00      	add	r7, sp, #0
 801aece:	6078      	str	r0, [r7, #4]
 801aed0:	000a      	movs	r2, r1
 801aed2:	1cfb      	adds	r3, r7, #3
 801aed4:	701a      	strb	r2, [r3, #0]
ULONG                   transfer_length;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801aed6:	4b46      	ldr	r3, [pc, #280]	@ (801aff0 <HAL_PCD_DataInStageCallback+0x128>)
 801aed8:	681b      	ldr	r3, [r3, #0]
 801aeda:	61bb      	str	r3, [r7, #24]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801aedc:	69bb      	ldr	r3, [r7, #24]
 801aede:	69db      	ldr	r3, [r3, #28]
 801aee0:	617b      	str	r3, [r7, #20]
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if ((epnum & 0xF) != 0)
        ed =  &dcd_stm32 -> ux_dcd_stm32_ed_in[epnum & 0xF];
    else
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 801aee2:	1cfb      	adds	r3, r7, #3
 801aee4:	781b      	ldrb	r3, [r3, #0]
 801aee6:	220f      	movs	r2, #15
 801aee8:	401a      	ands	r2, r3
 801aeea:	0013      	movs	r3, r2
 801aeec:	005b      	lsls	r3, r3, #1
 801aeee:	189b      	adds	r3, r3, r2
 801aef0:	009b      	lsls	r3, r3, #2
 801aef2:	697a      	ldr	r2, [r7, #20]
 801aef4:	18d3      	adds	r3, r2, r3
 801aef6:	3304      	adds	r3, #4
 801aef8:	613b      	str	r3, [r7, #16]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 801aefa:	693b      	ldr	r3, [r7, #16]
 801aefc:	681b      	ldr	r3, [r3, #0]
 801aefe:	3330      	adds	r3, #48	@ 0x30
 801af00:	60fb      	str	r3, [r7, #12]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 801af02:	1cfb      	adds	r3, r7, #3
 801af04:	781b      	ldrb	r3, [r3, #0]
 801af06:	2b00      	cmp	r3, #0
 801af08:	d15e      	bne.n	801afc8 <HAL_PCD_DataInStageCallback+0x100>
    {

        /* Get the pointer to the logical endpoint from the transfer request.  */
        endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801af0a:	68fb      	ldr	r3, [r7, #12]
 801af0c:	689b      	ldr	r3, [r3, #8]
 801af0e:	60bb      	str	r3, [r7, #8]

        /* Check if we need to send data again on control endpoint. */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_TX)
 801af10:	693b      	ldr	r3, [r7, #16]
 801af12:	7a1b      	ldrb	r3, [r3, #8]
 801af14:	2b01      	cmp	r3, #1
 801af16:	d166      	bne.n	801afe6 <HAL_PCD_DataInStageCallback+0x11e>
        {

            /* Arm Status transfer.  */
            HAL_PCD_EP_Receive(hpcd, 0, 0, 0);
 801af18:	6878      	ldr	r0, [r7, #4]
 801af1a:	2300      	movs	r3, #0
 801af1c:	2200      	movs	r2, #0
 801af1e:	2100      	movs	r1, #0
 801af20:	f7ef f95a 	bl	800a1d8 <HAL_PCD_EP_Receive>

            /* Are we done with this transfer ? */
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 801af24:	68fb      	ldr	r3, [r7, #12]
 801af26:	69da      	ldr	r2, [r3, #28]
                endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 801af28:	68bb      	ldr	r3, [r7, #8]
 801af2a:	69db      	ldr	r3, [r3, #28]
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 801af2c:	429a      	cmp	r2, r3
 801af2e:	d826      	bhi.n	801af7e <HAL_PCD_DataInStageCallback+0xb6>
            {

                /* There is no data to send but we may need to send a Zero Length Packet.  */
                if (transfer_request -> ux_slave_transfer_request_force_zlp ==  UX_TRUE)
 801af30:	68fb      	ldr	r3, [r7, #12]
 801af32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801af34:	2b01      	cmp	r3, #1
 801af36:	d10b      	bne.n	801af50 <HAL_PCD_DataInStageCallback+0x88>
                {

                    /* Arm a ZLP packet on IN.  */
                    HAL_PCD_EP_Transmit(hpcd,
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress, 0, 0);
 801af38:	68bb      	ldr	r3, [r7, #8]
 801af3a:	695b      	ldr	r3, [r3, #20]
                    HAL_PCD_EP_Transmit(hpcd,
 801af3c:	b2d9      	uxtb	r1, r3
 801af3e:	6878      	ldr	r0, [r7, #4]
 801af40:	2300      	movs	r3, #0
 801af42:	2200      	movs	r2, #0
 801af44:	f7ef f999 	bl	800a27a <HAL_PCD_EP_Transmit>

                    /* Reset the ZLP condition.  */
                    transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 801af48:	68fb      	ldr	r3, [r7, #12]
 801af4a:	2200      	movs	r2, #0
 801af4c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif /* defined(UX_DEVICE_STANDALONE) */
    }
}
 801af4e:	e04a      	b.n	801afe6 <HAL_PCD_DataInStageCallback+0x11e>
                    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801af50:	68fb      	ldr	r3, [r7, #12]
 801af52:	2200      	movs	r2, #0
 801af54:	625a      	str	r2, [r3, #36]	@ 0x24
                    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 801af56:	68fb      	ldr	r3, [r7, #12]
 801af58:	2202      	movs	r2, #2
 801af5a:	601a      	str	r2, [r3, #0]
                        transfer_request -> ux_slave_transfer_request_requested_length;
 801af5c:	68fb      	ldr	r3, [r7, #12]
 801af5e:	695a      	ldr	r2, [r3, #20]
                    transfer_request -> ux_slave_transfer_request_actual_length =
 801af60:	68fb      	ldr	r3, [r7, #12]
 801af62:	619a      	str	r2, [r3, #24]
                    if (transfer_request -> ux_slave_transfer_request_completion_function)
 801af64:	68fb      	ldr	r3, [r7, #12]
 801af66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801af68:	2b00      	cmp	r3, #0
 801af6a:	d004      	beq.n	801af76 <HAL_PCD_DataInStageCallback+0xae>
                        transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 801af6c:	68fb      	ldr	r3, [r7, #12]
 801af6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801af70:	68fa      	ldr	r2, [r7, #12]
 801af72:	0010      	movs	r0, r2
 801af74:	4798      	blx	r3
                    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 801af76:	693b      	ldr	r3, [r7, #16]
 801af78:	2204      	movs	r2, #4
 801af7a:	721a      	strb	r2, [r3, #8]
}
 801af7c:	e033      	b.n	801afe6 <HAL_PCD_DataInStageCallback+0x11e>
                transfer_length = transfer_request -> ux_slave_transfer_request_in_transfer_length - endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801af7e:	68fb      	ldr	r3, [r7, #12]
 801af80:	69da      	ldr	r2, [r3, #28]
 801af82:	68bb      	ldr	r3, [r7, #8]
 801af84:	69db      	ldr	r3, [r3, #28]
 801af86:	1ad3      	subs	r3, r2, r3
 801af88:	61fb      	str	r3, [r7, #28]
                if (transfer_length > endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 801af8a:	68bb      	ldr	r3, [r7, #8]
 801af8c:	69db      	ldr	r3, [r3, #28]
 801af8e:	69fa      	ldr	r2, [r7, #28]
 801af90:	429a      	cmp	r2, r3
 801af92:	d902      	bls.n	801af9a <HAL_PCD_DataInStageCallback+0xd2>
                    transfer_length =  endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801af94:	68bb      	ldr	r3, [r7, #8]
 801af96:	69db      	ldr	r3, [r3, #28]
 801af98:	61fb      	str	r3, [r7, #28]
                transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801af9a:	68fb      	ldr	r3, [r7, #12]
 801af9c:	691a      	ldr	r2, [r3, #16]
 801af9e:	68bb      	ldr	r3, [r7, #8]
 801afa0:	69db      	ldr	r3, [r3, #28]
 801afa2:	18d2      	adds	r2, r2, r3
 801afa4:	68fb      	ldr	r3, [r7, #12]
 801afa6:	611a      	str	r2, [r3, #16]
                transfer_request -> ux_slave_transfer_request_in_transfer_length -= transfer_length;
 801afa8:	68fb      	ldr	r3, [r7, #12]
 801afaa:	69da      	ldr	r2, [r3, #28]
 801afac:	69fb      	ldr	r3, [r7, #28]
 801afae:	1ad2      	subs	r2, r2, r3
 801afb0:	68fb      	ldr	r3, [r7, #12]
 801afb2:	61da      	str	r2, [r3, #28]
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
 801afb4:	68bb      	ldr	r3, [r7, #8]
 801afb6:	695b      	ldr	r3, [r3, #20]
                HAL_PCD_EP_Transmit(hpcd,
 801afb8:	b2d9      	uxtb	r1, r3
                            transfer_request->ux_slave_transfer_request_current_data_pointer,
 801afba:	68fb      	ldr	r3, [r7, #12]
 801afbc:	691a      	ldr	r2, [r3, #16]
                HAL_PCD_EP_Transmit(hpcd,
 801afbe:	69fb      	ldr	r3, [r7, #28]
 801afc0:	6878      	ldr	r0, [r7, #4]
 801afc2:	f7ef f95a 	bl	800a27a <HAL_PCD_EP_Transmit>
}
 801afc6:	e00e      	b.n	801afe6 <HAL_PCD_DataInStageCallback+0x11e>
        transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801afc8:	68fb      	ldr	r3, [r7, #12]
 801afca:	2200      	movs	r2, #0
 801afcc:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 801afce:	68fb      	ldr	r3, [r7, #12]
 801afd0:	2202      	movs	r2, #2
 801afd2:	601a      	str	r2, [r3, #0]
            transfer_request -> ux_slave_transfer_request_requested_length;
 801afd4:	68fb      	ldr	r3, [r7, #12]
 801afd6:	695a      	ldr	r2, [r3, #20]
        transfer_request -> ux_slave_transfer_request_actual_length =
 801afd8:	68fb      	ldr	r3, [r7, #12]
 801afda:	619a      	str	r2, [r3, #24]
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
 801afdc:	68fb      	ldr	r3, [r7, #12]
 801afde:	3330      	adds	r3, #48	@ 0x30
 801afe0:	0018      	movs	r0, r3
 801afe2:	f7fd fcdd 	bl	80189a0 <_ux_utility_semaphore_put>
}
 801afe6:	46c0      	nop			@ (mov r8, r8)
 801afe8:	46bd      	mov	sp, r7
 801afea:	b008      	add	sp, #32
 801afec:	bd80      	pop	{r7, pc}
 801afee:	46c0      	nop			@ (mov r8, r8)
 801aff0:	20011c18 	.word	0x20011c18

0801aff4 <HAL_PCD_DataOutStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 801aff4:	b580      	push	{r7, lr}
 801aff6:	b088      	sub	sp, #32
 801aff8:	af00      	add	r7, sp, #0
 801affa:	6078      	str	r0, [r7, #4]
 801affc:	000a      	movs	r2, r1
 801affe:	1cfb      	adds	r3, r7, #3
 801b000:	701a      	strb	r2, [r3, #0]
ULONG                   transfer_length;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd = &_ux_system_slave -> ux_system_slave_dcd;
 801b002:	4b40      	ldr	r3, [pc, #256]	@ (801b104 <HAL_PCD_DataOutStageCallback+0x110>)
 801b004:	681b      	ldr	r3, [r3, #0]
 801b006:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801b008:	69fb      	ldr	r3, [r7, #28]
 801b00a:	69db      	ldr	r3, [r3, #28]
 801b00c:	61bb      	str	r3, [r7, #24]

    /* Fetch the address of the physical endpoint.  */
    ed = &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 801b00e:	1cfb      	adds	r3, r7, #3
 801b010:	781b      	ldrb	r3, [r3, #0]
 801b012:	220f      	movs	r2, #15
 801b014:	401a      	ands	r2, r3
 801b016:	0013      	movs	r3, r2
 801b018:	005b      	lsls	r3, r3, #1
 801b01a:	189b      	adds	r3, r3, r2
 801b01c:	009b      	lsls	r3, r3, #2
 801b01e:	69ba      	ldr	r2, [r7, #24]
 801b020:	18d3      	adds	r3, r2, r3
 801b022:	3304      	adds	r3, #4
 801b024:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request = &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 801b026:	697b      	ldr	r3, [r7, #20]
 801b028:	681b      	ldr	r3, [r3, #0]
 801b02a:	3330      	adds	r3, #48	@ 0x30
 801b02c:	613b      	str	r3, [r7, #16]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 801b02e:	1cfb      	adds	r3, r7, #3
 801b030:	781b      	ldrb	r3, [r3, #0]
 801b032:	2b00      	cmp	r3, #0
 801b034:	d14c      	bne.n	801b0d0 <HAL_PCD_DataOutStageCallback+0xdc>
    {

        /* Check if we have received something on endpoint 0 during data phase .  */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_RX)
 801b036:	697b      	ldr	r3, [r7, #20]
 801b038:	7a1b      	ldrb	r3, [r3, #8]
 801b03a:	2b02      	cmp	r3, #2
 801b03c:	d15d      	bne.n	801b0fa <HAL_PCD_DataOutStageCallback+0x106>
        {

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint = transfer_request -> ux_slave_transfer_request_endpoint;
 801b03e:	693b      	ldr	r3, [r7, #16]
 801b040:	689b      	ldr	r3, [r3, #8]
 801b042:	60fb      	str	r3, [r7, #12]

            /* Read the received data length for the Control endpoint.  */
            transfer_length = HAL_PCD_EP_GetRxCount(hpcd, epnum);
 801b044:	1cfb      	adds	r3, r7, #3
 801b046:	781a      	ldrb	r2, [r3, #0]
 801b048:	687b      	ldr	r3, [r7, #4]
 801b04a:	0011      	movs	r1, r2
 801b04c:	0018      	movs	r0, r3
 801b04e:	f7ef f8fb 	bl	800a248 <HAL_PCD_EP_GetRxCount>
 801b052:	0003      	movs	r3, r0
 801b054:	60bb      	str	r3, [r7, #8]

            /* Update the length of the data received.  */
            transfer_request -> ux_slave_transfer_request_actual_length += transfer_length;
 801b056:	693b      	ldr	r3, [r7, #16]
 801b058:	699a      	ldr	r2, [r3, #24]
 801b05a:	68bb      	ldr	r3, [r7, #8]
 801b05c:	18d2      	adds	r2, r2, r3
 801b05e:	693b      	ldr	r3, [r7, #16]
 801b060:	619a      	str	r2, [r3, #24]

            /* Can we accept this much?  */
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 801b062:	693b      	ldr	r3, [r7, #16]
 801b064:	699a      	ldr	r2, [r3, #24]
                transfer_request -> ux_slave_transfer_request_requested_length)
 801b066:	693b      	ldr	r3, [r7, #16]
 801b068:	695b      	ldr	r3, [r3, #20]
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 801b06a:	429a      	cmp	r2, r3
 801b06c:	d823      	bhi.n	801b0b6 <HAL_PCD_DataOutStageCallback+0xc2>
            {

                /* Are we done with this transfer ? */
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 801b06e:	693b      	ldr	r3, [r7, #16]
 801b070:	699a      	ldr	r2, [r3, #24]
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 801b072:	693b      	ldr	r3, [r7, #16]
 801b074:	695b      	ldr	r3, [r3, #20]
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 801b076:	429a      	cmp	r2, r3
 801b078:	d004      	beq.n	801b084 <HAL_PCD_DataOutStageCallback+0x90>
                    (transfer_length != endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize))
 801b07a:	68fb      	ldr	r3, [r7, #12]
 801b07c:	69db      	ldr	r3, [r3, #28]
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 801b07e:	68ba      	ldr	r2, [r7, #8]
 801b080:	429a      	cmp	r2, r3
 801b082:	d006      	beq.n	801b092 <HAL_PCD_DataOutStageCallback+0x9e>
                {
#if defined(UX_DEVICE_STANDALONE)
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_OUT;
#else
                    _ux_dcd_stm32_setup_out(ed, transfer_request, hpcd);
 801b084:	687a      	ldr	r2, [r7, #4]
 801b086:	6939      	ldr	r1, [r7, #16]
 801b088:	697b      	ldr	r3, [r7, #20]
 801b08a:	0018      	movs	r0, r3
 801b08c:	f7ff fe5d 	bl	801ad4a <_ux_dcd_stm32_setup_out>
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif
    }

}
 801b090:	e033      	b.n	801b0fa <HAL_PCD_DataOutStageCallback+0x106>
                    transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801b092:	693b      	ldr	r3, [r7, #16]
 801b094:	691a      	ldr	r2, [r3, #16]
 801b096:	68fb      	ldr	r3, [r7, #12]
 801b098:	69db      	ldr	r3, [r3, #28]
 801b09a:	18d2      	adds	r2, r2, r3
 801b09c:	693b      	ldr	r3, [r7, #16]
 801b09e:	611a      	str	r2, [r3, #16]
                                endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801b0a0:	68fb      	ldr	r3, [r7, #12]
 801b0a2:	695b      	ldr	r3, [r3, #20]
                    HAL_PCD_EP_Receive(hpcd,
 801b0a4:	b2d9      	uxtb	r1, r3
                                transfer_request -> ux_slave_transfer_request_current_data_pointer,
 801b0a6:	693b      	ldr	r3, [r7, #16]
 801b0a8:	691a      	ldr	r2, [r3, #16]
                    HAL_PCD_EP_Receive(hpcd,
 801b0aa:	68fb      	ldr	r3, [r7, #12]
 801b0ac:	69db      	ldr	r3, [r3, #28]
 801b0ae:	6878      	ldr	r0, [r7, #4]
 801b0b0:	f7ef f892 	bl	800a1d8 <HAL_PCD_EP_Receive>
}
 801b0b4:	e021      	b.n	801b0fa <HAL_PCD_DataOutStageCallback+0x106>
                transfer_request -> ux_slave_transfer_request_completion_code =  UX_TRANSFER_BUFFER_OVERFLOW;
 801b0b6:	693b      	ldr	r3, [r7, #16]
 801b0b8:	2227      	movs	r2, #39	@ 0x27
 801b0ba:	625a      	str	r2, [r3, #36]	@ 0x24
                if (transfer_request -> ux_slave_transfer_request_completion_function)
 801b0bc:	693b      	ldr	r3, [r7, #16]
 801b0be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801b0c0:	2b00      	cmp	r3, #0
 801b0c2:	d01a      	beq.n	801b0fa <HAL_PCD_DataOutStageCallback+0x106>
                    transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 801b0c4:	693b      	ldr	r3, [r7, #16]
 801b0c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801b0c8:	693a      	ldr	r2, [r7, #16]
 801b0ca:	0010      	movs	r0, r2
 801b0cc:	4798      	blx	r3
}
 801b0ce:	e014      	b.n	801b0fa <HAL_PCD_DataOutStageCallback+0x106>
        transfer_request -> ux_slave_transfer_request_actual_length =  HAL_PCD_EP_GetRxCount(hpcd, epnum);
 801b0d0:	1cfb      	adds	r3, r7, #3
 801b0d2:	781a      	ldrb	r2, [r3, #0]
 801b0d4:	687b      	ldr	r3, [r7, #4]
 801b0d6:	0011      	movs	r1, r2
 801b0d8:	0018      	movs	r0, r3
 801b0da:	f7ef f8b5 	bl	800a248 <HAL_PCD_EP_GetRxCount>
 801b0de:	0002      	movs	r2, r0
 801b0e0:	693b      	ldr	r3, [r7, #16]
 801b0e2:	619a      	str	r2, [r3, #24]
        transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801b0e4:	693b      	ldr	r3, [r7, #16]
 801b0e6:	2200      	movs	r2, #0
 801b0e8:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 801b0ea:	693b      	ldr	r3, [r7, #16]
 801b0ec:	2202      	movs	r2, #2
 801b0ee:	601a      	str	r2, [r3, #0]
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
 801b0f0:	693b      	ldr	r3, [r7, #16]
 801b0f2:	3330      	adds	r3, #48	@ 0x30
 801b0f4:	0018      	movs	r0, r3
 801b0f6:	f7fd fc53 	bl	80189a0 <_ux_utility_semaphore_put>
}
 801b0fa:	46c0      	nop			@ (mov r8, r8)
 801b0fc:	46bd      	mov	sp, r7
 801b0fe:	b008      	add	sp, #32
 801b100:	bd80      	pop	{r7, pc}
 801b102:	46c0      	nop			@ (mov r8, r8)
 801b104:	20011c18 	.word	0x20011c18

0801b108 <HAL_PCD_ResetCallback>:
/*  01-31-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 801b108:	b580      	push	{r7, lr}
 801b10a:	b082      	sub	sp, #8
 801b10c:	af00      	add	r7, sp, #0
 801b10e:	6078      	str	r0, [r7, #4]

    /* If the device is attached or configured, we need to disconnect it.  */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state !=  UX_DEVICE_RESET)
 801b110:	4b11      	ldr	r3, [pc, #68]	@ (801b158 <HAL_PCD_ResetCallback+0x50>)
 801b112:	681b      	ldr	r3, [r3, #0]
 801b114:	6a1b      	ldr	r3, [r3, #32]
 801b116:	2b00      	cmp	r3, #0
 801b118:	d001      	beq.n	801b11e <HAL_PCD_ResetCallback+0x16>
    {

        /* Disconnect the device.  */
        _ux_device_stack_disconnect();
 801b11a:	f001 fcfb 	bl	801cb14 <_ux_device_stack_disconnect>
    }

    /* Set USB Current Speed */
    switch(hpcd -> Init.speed)
 801b11e:	687b      	ldr	r3, [r7, #4]
 801b120:	79db      	ldrb	r3, [r3, #7]
 801b122:	2b02      	cmp	r3, #2
 801b124:	d106      	bne.n	801b134 <HAL_PCD_ResetCallback+0x2c>
        break;
#endif
    case PCD_SPEED_FULL:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 801b126:	4b0c      	ldr	r3, [pc, #48]	@ (801b158 <HAL_PCD_ResetCallback+0x50>)
 801b128:	681a      	ldr	r2, [r3, #0]
 801b12a:	23d0      	movs	r3, #208	@ 0xd0
 801b12c:	005b      	lsls	r3, r3, #1
 801b12e:	2101      	movs	r1, #1
 801b130:	50d1      	str	r1, [r2, r3]
        break;
 801b132:	e006      	b.n	801b142 <HAL_PCD_ResetCallback+0x3a>

    default:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 801b134:	4b08      	ldr	r3, [pc, #32]	@ (801b158 <HAL_PCD_ResetCallback+0x50>)
 801b136:	681a      	ldr	r2, [r3, #0]
 801b138:	23d0      	movs	r3, #208	@ 0xd0
 801b13a:	005b      	lsls	r3, r3, #1
 801b13c:	2101      	movs	r1, #1
 801b13e:	50d1      	str	r1, [r2, r3]
        break;
 801b140:	46c0      	nop			@ (mov r8, r8)
    }

    /* Complete the device initialization.  */
    _ux_dcd_stm32_initialize_complete();
 801b142:	f000 f9fd 	bl	801b540 <_ux_dcd_stm32_initialize_complete>

    /* Mark the device as attached now.  */
    _ux_system_slave -> ux_system_slave_device.ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801b146:	4b04      	ldr	r3, [pc, #16]	@ (801b158 <HAL_PCD_ResetCallback+0x50>)
 801b148:	681b      	ldr	r3, [r3, #0]
 801b14a:	2201      	movs	r2, #1
 801b14c:	621a      	str	r2, [r3, #32]
}
 801b14e:	46c0      	nop			@ (mov r8, r8)
 801b150:	46bd      	mov	sp, r7
 801b152:	b002      	add	sp, #8
 801b154:	bd80      	pop	{r7, pc}
 801b156:	46c0      	nop			@ (mov r8, r8)
 801b158:	20011c18 	.word	0x20011c18

0801b15c <_stm32_ed_get>:
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    PCD_HandleTypeDef   *pcd_handle;
} UX_DCD_STM32;

static inline struct UX_DCD_STM32_ED_STRUCT *_stm32_ed_get(UX_DCD_STM32 *dcd_stm32, ULONG ep_addr)
{
 801b15c:	b580      	push	{r7, lr}
 801b15e:	b084      	sub	sp, #16
 801b160:	af00      	add	r7, sp, #0
 801b162:	6078      	str	r0, [r7, #4]
 801b164:	6039      	str	r1, [r7, #0]
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
ULONG ep_dir = ep_addr & 0x80u;
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
ULONG ep_num = ep_addr & 0x7Fu;
 801b166:	683b      	ldr	r3, [r7, #0]
 801b168:	227f      	movs	r2, #127	@ 0x7f
 801b16a:	4013      	ands	r3, r2
 801b16c:	60fb      	str	r3, [r7, #12]

    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801b16e:	68fb      	ldr	r3, [r7, #12]
 801b170:	2b07      	cmp	r3, #7
 801b172:	d806      	bhi.n	801b182 <_stm32_ed_get+0x26>
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 801b174:	687b      	ldr	r3, [r7, #4]
 801b176:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801b178:	791b      	ldrb	r3, [r3, #4]
 801b17a:	001a      	movs	r2, r3
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801b17c:	68fb      	ldr	r3, [r7, #12]
 801b17e:	4293      	cmp	r3, r2
 801b180:	d301      	bcc.n	801b186 <_stm32_ed_get+0x2a>
        return(UX_NULL);
 801b182:	2300      	movs	r3, #0
 801b184:	e007      	b.n	801b196 <_stm32_ed_get+0x3a>
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if (ep_dir)
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */

    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 801b186:	68fa      	ldr	r2, [r7, #12]
 801b188:	0013      	movs	r3, r2
 801b18a:	005b      	lsls	r3, r3, #1
 801b18c:	189b      	adds	r3, r3, r2
 801b18e:	009b      	lsls	r3, r3, #2
 801b190:	687a      	ldr	r2, [r7, #4]
 801b192:	18d3      	adds	r3, r2, r3
 801b194:	3304      	adds	r3, #4
}
 801b196:	0018      	movs	r0, r3
 801b198:	46bd      	mov	sp, r7
 801b19a:	b004      	add	sp, #16
 801b19c:	bd80      	pop	{r7, pc}

0801b19e <_ux_dcd_stm32_endpoint_create>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_create(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801b19e:	b590      	push	{r4, r7, lr}
 801b1a0:	b085      	sub	sp, #20
 801b1a2:	af00      	add	r7, sp, #0
 801b1a4:	6078      	str	r0, [r7, #4]
 801b1a6:	6039      	str	r1, [r7, #0]
UX_DCD_STM32_ED     *ed;
ULONG               stm32_endpoint_index;


    /* The endpoint index in the array of the STM32 must match the endpoint number.  */
    stm32_endpoint_index =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & ~UX_ENDPOINT_DIRECTION;
 801b1a8:	683b      	ldr	r3, [r7, #0]
 801b1aa:	695b      	ldr	r3, [r3, #20]
 801b1ac:	2280      	movs	r2, #128	@ 0x80
 801b1ae:	4393      	bics	r3, r2
 801b1b0:	60fb      	str	r3, [r7, #12]

    /* Get STM32 ED.  */
    ed = _stm32_ed_get(dcd_stm32, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress);
 801b1b2:	683b      	ldr	r3, [r7, #0]
 801b1b4:	695a      	ldr	r2, [r3, #20]
 801b1b6:	687b      	ldr	r3, [r7, #4]
 801b1b8:	0011      	movs	r1, r2
 801b1ba:	0018      	movs	r0, r3
 801b1bc:	f7ff ffce 	bl	801b15c <_stm32_ed_get>
 801b1c0:	0003      	movs	r3, r0
 801b1c2:	60bb      	str	r3, [r7, #8]

    if (ed == UX_NULL)
 801b1c4:	68bb      	ldr	r3, [r7, #8]
 801b1c6:	2b00      	cmp	r3, #0
 801b1c8:	d101      	bne.n	801b1ce <_ux_dcd_stm32_endpoint_create+0x30>
        return(UX_NO_ED_AVAILABLE);
 801b1ca:	2314      	movs	r3, #20
 801b1cc:	e032      	b.n	801b234 <_ux_dcd_stm32_endpoint_create+0x96>

    /* Check the endpoint status, if it is free, reserve it. If not reject this endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 801b1ce:	68bb      	ldr	r3, [r7, #8]
 801b1d0:	685b      	ldr	r3, [r3, #4]
 801b1d2:	2201      	movs	r2, #1
 801b1d4:	4013      	ands	r3, r2
 801b1d6:	d12c      	bne.n	801b232 <_ux_dcd_stm32_endpoint_create+0x94>
    {

        /* We can use this endpoint.  */
        ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_USED;
 801b1d8:	68bb      	ldr	r3, [r7, #8]
 801b1da:	685b      	ldr	r3, [r3, #4]
 801b1dc:	2201      	movs	r2, #1
 801b1de:	431a      	orrs	r2, r3
 801b1e0:	68bb      	ldr	r3, [r7, #8]
 801b1e2:	605a      	str	r2, [r3, #4]

        /* Keep the physical endpoint address in the endpoint container.  */
        endpoint -> ux_slave_endpoint_ed =  (VOID *) ed;
 801b1e4:	683b      	ldr	r3, [r7, #0]
 801b1e6:	68ba      	ldr	r2, [r7, #8]
 801b1e8:	609a      	str	r2, [r3, #8]

        /* Save the endpoint pointer.  */
        ed -> ux_dcd_stm32_ed_endpoint =  endpoint;
 801b1ea:	68bb      	ldr	r3, [r7, #8]
 801b1ec:	683a      	ldr	r2, [r7, #0]
 801b1ee:	601a      	str	r2, [r3, #0]

        /* And its index.  */
        ed -> ux_dcd_stm32_ed_index =  stm32_endpoint_index;
 801b1f0:	68fb      	ldr	r3, [r7, #12]
 801b1f2:	b2da      	uxtb	r2, r3
 801b1f4:	68bb      	ldr	r3, [r7, #8]
 801b1f6:	725a      	strb	r2, [r3, #9]

        /* And its direction.  */
        ed -> ux_dcd_stm32_ed_direction =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION;
 801b1f8:	683b      	ldr	r3, [r7, #0]
 801b1fa:	695b      	ldr	r3, [r3, #20]
 801b1fc:	b2db      	uxtb	r3, r3
 801b1fe:	227f      	movs	r2, #127	@ 0x7f
 801b200:	4393      	bics	r3, r2
 801b202:	b2da      	uxtb	r2, r3
 801b204:	68bb      	ldr	r3, [r7, #8]
 801b206:	729a      	strb	r2, [r3, #10]

        /* Check if it is non-control endpoint.  */
        if (stm32_endpoint_index != 0)
 801b208:	68fb      	ldr	r3, [r7, #12]
 801b20a:	2b00      	cmp	r3, #0
 801b20c:	d00f      	beq.n	801b22e <_ux_dcd_stm32_endpoint_create+0x90>
        {

            /* Open the endpoint.  */
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801b20e:	687b      	ldr	r3, [r7, #4]
 801b210:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 801b212:	683b      	ldr	r3, [r7, #0]
 801b214:	695b      	ldr	r3, [r3, #20]
 801b216:	b2d9      	uxtb	r1, r3
                            endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize,
 801b218:	683b      	ldr	r3, [r7, #0]
 801b21a:	69db      	ldr	r3, [r3, #28]
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801b21c:	b29a      	uxth	r2, r3
                            endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE);
 801b21e:	683b      	ldr	r3, [r7, #0]
 801b220:	699b      	ldr	r3, [r3, #24]
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801b222:	b2db      	uxtb	r3, r3
 801b224:	2403      	movs	r4, #3
 801b226:	4023      	ands	r3, r4
 801b228:	b2db      	uxtb	r3, r3
 801b22a:	f7ee ff11 	bl	800a050 <HAL_PCD_EP_Open>
        }

        /* Return successful completion.  */
        return(UX_SUCCESS);
 801b22e:	2300      	movs	r3, #0
 801b230:	e000      	b.n	801b234 <_ux_dcd_stm32_endpoint_create+0x96>
    }

    /* Return an error.  */
    return(UX_NO_ED_AVAILABLE);
 801b232:	2314      	movs	r3, #20
}
 801b234:	0018      	movs	r0, r3
 801b236:	46bd      	mov	sp, r7
 801b238:	b005      	add	sp, #20
 801b23a:	bd90      	pop	{r4, r7, pc}

0801b23c <_ux_dcd_stm32_endpoint_destroy>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_destroy(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801b23c:	b580      	push	{r7, lr}
 801b23e:	b084      	sub	sp, #16
 801b240:	af00      	add	r7, sp, #0
 801b242:	6078      	str	r0, [r7, #4]
 801b244:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED     *ed;


    /* Keep the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801b246:	683b      	ldr	r3, [r7, #0]
 801b248:	689b      	ldr	r3, [r3, #8]
 801b24a:	60fb      	str	r3, [r7, #12]

    /* We can free this endpoint.  */
    ed -> ux_dcd_stm32_ed_status =  UX_DCD_STM32_ED_STATUS_UNUSED;
 801b24c:	68fb      	ldr	r3, [r7, #12]
 801b24e:	2200      	movs	r2, #0
 801b250:	605a      	str	r2, [r3, #4]

    /* Deactivate the endpoint.  */
    HAL_PCD_EP_Close(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801b252:	687b      	ldr	r3, [r7, #4]
 801b254:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801b256:	683b      	ldr	r3, [r7, #0]
 801b258:	695b      	ldr	r3, [r3, #20]
 801b25a:	b2db      	uxtb	r3, r3
 801b25c:	0019      	movs	r1, r3
 801b25e:	0010      	movs	r0, r2
 801b260:	f7ee ff67 	bl	800a132 <HAL_PCD_EP_Close>

    /* This function never fails.  */
    return(UX_SUCCESS);
 801b264:	2300      	movs	r3, #0
}
 801b266:	0018      	movs	r0, r3
 801b268:	46bd      	mov	sp, r7
 801b26a:	b004      	add	sp, #16
 801b26c:	bd80      	pop	{r7, pc}
	...

0801b270 <_ux_dcd_stm32_endpoint_reset>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_reset(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801b270:	b580      	push	{r7, lr}
 801b272:	b086      	sub	sp, #24
 801b274:	af00      	add	r7, sp, #0
 801b276:	6078      	str	r0, [r7, #4]
 801b278:	6039      	str	r1, [r7, #0]
UX_INTERRUPT_SAVE_AREA
UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801b27a:	683b      	ldr	r3, [r7, #0]
 801b27c:	689b      	ldr	r3, [r3, #8]
 801b27e:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801b280:	f3ef 8310 	mrs	r3, PRIMASK
 801b284:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801b286:	b672      	cpsid	i
    return(primask_value);
 801b288:	68fb      	ldr	r3, [r7, #12]

    UX_DISABLE
 801b28a:	613b      	str	r3, [r7, #16]

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 801b28c:	697b      	ldr	r3, [r7, #20]
 801b28e:	685b      	ldr	r3, [r3, #4]
 801b290:	4a16      	ldr	r2, [pc, #88]	@ (801b2ec <_ux_dcd_stm32_endpoint_reset+0x7c>)
 801b292:	401a      	ands	r2, r3
 801b294:	697b      	ldr	r3, [r7, #20]
 801b296:	605a      	str	r2, [r3, #4]
                                      UX_DCD_STM32_ED_STATUS_DONE |
                                      UX_DCD_STM32_ED_STATUS_SETUP);

    /* Set the state of the endpoint to IDLE.  */
    ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 801b298:	697b      	ldr	r3, [r7, #20]
 801b29a:	2200      	movs	r2, #0
 801b29c:	721a      	strb	r2, [r3, #8]

    /* Clear STALL condition.  */
    HAL_PCD_EP_ClrStall(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress);
 801b29e:	687b      	ldr	r3, [r7, #4]
 801b2a0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801b2a2:	683b      	ldr	r3, [r7, #0]
 801b2a4:	695b      	ldr	r3, [r3, #20]
 801b2a6:	b2db      	uxtb	r3, r3
 801b2a8:	0019      	movs	r1, r3
 801b2aa:	0010      	movs	r0, r2
 801b2ac:	f7ef f880 	bl	800a3b0 <HAL_PCD_EP_ClrStall>

    /* Flush buffer.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801b2b0:	687b      	ldr	r3, [r7, #4]
 801b2b2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801b2b4:	683b      	ldr	r3, [r7, #0]
 801b2b6:	695b      	ldr	r3, [r3, #20]
 801b2b8:	b2db      	uxtb	r3, r3
 801b2ba:	0019      	movs	r1, r3
 801b2bc:	0010      	movs	r0, r2
 801b2be:	f7ef f910 	bl	800a4e2 <HAL_PCD_EP_Flush>

#ifndef UX_DEVICE_STANDALONE

    /* Wakeup pending thread.  */
    if (endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore.tx_semaphore_suspended_count)
 801b2c2:	683b      	ldr	r3, [r7, #0]
 801b2c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801b2c6:	2b00      	cmp	r3, #0
 801b2c8:	d004      	beq.n	801b2d4 <_ux_dcd_stm32_endpoint_reset+0x64>
        _ux_utility_semaphore_put(&endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore);
 801b2ca:	683b      	ldr	r3, [r7, #0]
 801b2cc:	3360      	adds	r3, #96	@ 0x60
 801b2ce:	0018      	movs	r0, r3
 801b2d0:	f7fd fb66 	bl	80189a0 <_ux_utility_semaphore_put>
 801b2d4:	693b      	ldr	r3, [r7, #16]
 801b2d6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801b2d8:	68bb      	ldr	r3, [r7, #8]
 801b2da:	f383 8810 	msr	PRIMASK, r3
}
 801b2de:	46c0      	nop			@ (mov r8, r8)
#endif

    UX_RESTORE

    /* This function never fails.  */
    return(UX_SUCCESS);
 801b2e0:	2300      	movs	r3, #0
}
 801b2e2:	0018      	movs	r0, r3
 801b2e4:	46bd      	mov	sp, r7
 801b2e6:	b006      	add	sp, #24
 801b2e8:	bd80      	pop	{r7, pc}
 801b2ea:	46c0      	nop			@ (mov r8, r8)
 801b2ec:	fffffcf3 	.word	0xfffffcf3

0801b2f0 <_ux_dcd_stm32_endpoint_stall>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_stall(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801b2f0:	b580      	push	{r7, lr}
 801b2f2:	b084      	sub	sp, #16
 801b2f4:	af00      	add	r7, sp, #0
 801b2f6:	6078      	str	r0, [r7, #4]
 801b2f8:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801b2fa:	683b      	ldr	r3, [r7, #0]
 801b2fc:	689b      	ldr	r3, [r3, #8]
 801b2fe:	60fb      	str	r3, [r7, #12]

    /* Set the endpoint to stall.  */
    ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_STALLED;
 801b300:	68fb      	ldr	r3, [r7, #12]
 801b302:	685b      	ldr	r3, [r3, #4]
 801b304:	2204      	movs	r2, #4
 801b306:	431a      	orrs	r2, r3
 801b308:	68fb      	ldr	r3, [r7, #12]
 801b30a:	605a      	str	r2, [r3, #4]

    /* Stall the endpoint.  */
    HAL_PCD_EP_SetStall(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress | ed -> ux_dcd_stm32_ed_direction);
 801b30c:	687b      	ldr	r3, [r7, #4]
 801b30e:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 801b310:	683b      	ldr	r3, [r7, #0]
 801b312:	695b      	ldr	r3, [r3, #20]
 801b314:	b2da      	uxtb	r2, r3
 801b316:	68fb      	ldr	r3, [r7, #12]
 801b318:	7a9b      	ldrb	r3, [r3, #10]
 801b31a:	4313      	orrs	r3, r2
 801b31c:	b2db      	uxtb	r3, r3
 801b31e:	0019      	movs	r1, r3
 801b320:	f7ee ffe8 	bl	800a2f4 <HAL_PCD_EP_SetStall>

    /* This function never fails.  */
    return(UX_SUCCESS);
 801b324:	2300      	movs	r3, #0
}
 801b326:	0018      	movs	r0, r3
 801b328:	46bd      	mov	sp, r7
 801b32a:	b004      	add	sp, #16
 801b32c:	bd80      	pop	{r7, pc}

0801b32e <_stm32_ed_get>:
{
 801b32e:	b580      	push	{r7, lr}
 801b330:	b084      	sub	sp, #16
 801b332:	af00      	add	r7, sp, #0
 801b334:	6078      	str	r0, [r7, #4]
 801b336:	6039      	str	r1, [r7, #0]
ULONG ep_num = ep_addr & 0x7Fu;
 801b338:	683b      	ldr	r3, [r7, #0]
 801b33a:	227f      	movs	r2, #127	@ 0x7f
 801b33c:	4013      	ands	r3, r2
 801b33e:	60fb      	str	r3, [r7, #12]
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801b340:	68fb      	ldr	r3, [r7, #12]
 801b342:	2b07      	cmp	r3, #7
 801b344:	d806      	bhi.n	801b354 <_stm32_ed_get+0x26>
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 801b346:	687b      	ldr	r3, [r7, #4]
 801b348:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801b34a:	791b      	ldrb	r3, [r3, #4]
 801b34c:	001a      	movs	r2, r3
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801b34e:	68fb      	ldr	r3, [r7, #12]
 801b350:	4293      	cmp	r3, r2
 801b352:	d301      	bcc.n	801b358 <_stm32_ed_get+0x2a>
        return(UX_NULL);
 801b354:	2300      	movs	r3, #0
 801b356:	e007      	b.n	801b368 <_stm32_ed_get+0x3a>
    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 801b358:	68fa      	ldr	r2, [r7, #12]
 801b35a:	0013      	movs	r3, r2
 801b35c:	005b      	lsls	r3, r3, #1
 801b35e:	189b      	adds	r3, r3, r2
 801b360:	009b      	lsls	r3, r3, #2
 801b362:	687a      	ldr	r2, [r7, #4]
 801b364:	18d3      	adds	r3, r2, r3
 801b366:	3304      	adds	r3, #4
}
 801b368:	0018      	movs	r0, r3
 801b36a:	46bd      	mov	sp, r7
 801b36c:	b004      	add	sp, #16
 801b36e:	bd80      	pop	{r7, pc}

0801b370 <_ux_dcd_stm32_endpoint_status>:
/*                                            added bi-dir EP support,    */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_status(UX_DCD_STM32 *dcd_stm32, ULONG endpoint_index)
{
 801b370:	b580      	push	{r7, lr}
 801b372:	b084      	sub	sp, #16
 801b374:	af00      	add	r7, sp, #0
 801b376:	6078      	str	r0, [r7, #4]
 801b378:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED      *ed;


    /* Fetch the address of the physical endpoint.  */
    ed = _stm32_ed_get(dcd_stm32, endpoint_index);
 801b37a:	683a      	ldr	r2, [r7, #0]
 801b37c:	687b      	ldr	r3, [r7, #4]
 801b37e:	0011      	movs	r1, r2
 801b380:	0018      	movs	r0, r3
 801b382:	f7ff ffd4 	bl	801b32e <_stm32_ed_get>
 801b386:	0003      	movs	r3, r0
 801b388:	60fb      	str	r3, [r7, #12]

    /* Check the endpoint status, if it is free, we have a illegal endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 801b38a:	68fb      	ldr	r3, [r7, #12]
 801b38c:	685b      	ldr	r3, [r3, #4]
 801b38e:	2201      	movs	r2, #1
 801b390:	4013      	ands	r3, r2
 801b392:	d101      	bne.n	801b398 <_ux_dcd_stm32_endpoint_status+0x28>
        return(UX_ERROR);
 801b394:	23ff      	movs	r3, #255	@ 0xff
 801b396:	e007      	b.n	801b3a8 <_ux_dcd_stm32_endpoint_status+0x38>

    /* Check if the endpoint is stalled.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_STALLED) == 0)
 801b398:	68fb      	ldr	r3, [r7, #12]
 801b39a:	685b      	ldr	r3, [r3, #4]
 801b39c:	2204      	movs	r2, #4
 801b39e:	4013      	ands	r3, r2
 801b3a0:	d101      	bne.n	801b3a6 <_ux_dcd_stm32_endpoint_status+0x36>
        return(UX_FALSE);
 801b3a2:	2300      	movs	r3, #0
 801b3a4:	e000      	b.n	801b3a8 <_ux_dcd_stm32_endpoint_status+0x38>
    else
        return(UX_TRUE);
 801b3a6:	2301      	movs	r3, #1
}
 801b3a8:	0018      	movs	r0, r3
 801b3aa:	46bd      	mov	sp, r7
 801b3ac:	b004      	add	sp, #16
 801b3ae:	bd80      	pop	{r7, pc}

0801b3b0 <_ux_dcd_stm32_frame_number_get>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_frame_number_get(UX_DCD_STM32 *dcd_stm32, ULONG *frame_number)
{
 801b3b0:	b580      	push	{r7, lr}
 801b3b2:	b082      	sub	sp, #8
 801b3b4:	af00      	add	r7, sp, #0
 801b3b6:	6078      	str	r0, [r7, #4]
 801b3b8:	6039      	str	r1, [r7, #0]

    /* This function never fails. */
    return(UX_SUCCESS);
 801b3ba:	2300      	movs	r3, #0
}
 801b3bc:	0018      	movs	r0, r3
 801b3be:	46bd      	mov	sp, r7
 801b3c0:	b002      	add	sp, #8
 801b3c2:	bd80      	pop	{r7, pc}

0801b3c4 <_ux_dcd_stm32_function>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_function(UX_SLAVE_DCD *dcd, UINT function, VOID *parameter)
{
 801b3c4:	b580      	push	{r7, lr}
 801b3c6:	b086      	sub	sp, #24
 801b3c8:	af00      	add	r7, sp, #0
 801b3ca:	60f8      	str	r0, [r7, #12]
 801b3cc:	60b9      	str	r1, [r7, #8]
 801b3ce:	607a      	str	r2, [r7, #4]
UINT             status;
UX_DCD_STM32     *dcd_stm32;


    /* Check the status of the controller.  */
    if (dcd -> ux_slave_dcd_status == UX_UNUSED)
 801b3d0:	68fb      	ldr	r3, [r7, #12]
 801b3d2:	681b      	ldr	r3, [r3, #0]
 801b3d4:	2b00      	cmp	r3, #0
 801b3d6:	d106      	bne.n	801b3e6 <_ux_dcd_stm32_function+0x22>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_CONTROLLER_UNKNOWN);
 801b3d8:	2255      	movs	r2, #85	@ 0x55
 801b3da:	2102      	movs	r1, #2
 801b3dc:	2002      	movs	r0, #2
 801b3de:	f7fc fdc3 	bl	8017f68 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONTROLLER_UNKNOWN, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_CONTROLLER_UNKNOWN);
 801b3e2:	2355      	movs	r3, #85	@ 0x55
 801b3e4:	e075      	b.n	801b4d2 <_ux_dcd_stm32_function+0x10e>
    }

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 =  (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801b3e6:	68fb      	ldr	r3, [r7, #12]
 801b3e8:	69db      	ldr	r3, [r3, #28]
 801b3ea:	613b      	str	r3, [r7, #16]

    /* Look at the function and route it.  */
    switch(function)
 801b3ec:	68bb      	ldr	r3, [r7, #8]
 801b3ee:	3b0a      	subs	r3, #10
 801b3f0:	2b0b      	cmp	r3, #11
 801b3f2:	d865      	bhi.n	801b4c0 <_ux_dcd_stm32_function+0xfc>
 801b3f4:	009a      	lsls	r2, r3, #2
 801b3f6:	4b39      	ldr	r3, [pc, #228]	@ (801b4dc <_ux_dcd_stm32_function+0x118>)
 801b3f8:	18d3      	adds	r3, r2, r3
 801b3fa:	681b      	ldr	r3, [r3, #0]
 801b3fc:	469f      	mov	pc, r3
    {

    case UX_DCD_GET_FRAME_NUMBER:

        status =  _ux_dcd_stm32_frame_number_get(dcd_stm32, (ULONG *) parameter);
 801b3fe:	687a      	ldr	r2, [r7, #4]
 801b400:	693b      	ldr	r3, [r7, #16]
 801b402:	0011      	movs	r1, r2
 801b404:	0018      	movs	r0, r3
 801b406:	f7ff ffd3 	bl	801b3b0 <_ux_dcd_stm32_frame_number_get>
 801b40a:	0003      	movs	r3, r0
 801b40c:	617b      	str	r3, [r7, #20]
        break;
 801b40e:	e05f      	b.n	801b4d0 <_ux_dcd_stm32_function+0x10c>
    case UX_DCD_TRANSFER_REQUEST:

#if defined(UX_DEVICE_STANDALONE)
        status =  _ux_dcd_stm32_transfer_run(dcd_stm32, (UX_SLAVE_TRANSFER *) parameter);
#else
        status =  _ux_dcd_stm32_transfer_request(dcd_stm32, (UX_SLAVE_TRANSFER *) parameter);
 801b410:	687a      	ldr	r2, [r7, #4]
 801b412:	693b      	ldr	r3, [r7, #16]
 801b414:	0011      	movs	r1, r2
 801b416:	0018      	movs	r0, r3
 801b418:	f000 f989 	bl	801b72e <_ux_dcd_stm32_transfer_request>
 801b41c:	0003      	movs	r3, r0
 801b41e:	617b      	str	r3, [r7, #20]
#endif /* defined(UX_DEVICE_STANDALONE) */
        break;
 801b420:	e056      	b.n	801b4d0 <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_TRANSFER_ABORT:
        status = _ux_dcd_stm32_transfer_abort(dcd_stm32, parameter);
 801b422:	687a      	ldr	r2, [r7, #4]
 801b424:	693b      	ldr	r3, [r7, #16]
 801b426:	0011      	movs	r1, r2
 801b428:	0018      	movs	r0, r3
 801b42a:	f000 f961 	bl	801b6f0 <_ux_dcd_stm32_transfer_abort>
 801b42e:	0003      	movs	r3, r0
 801b430:	617b      	str	r3, [r7, #20]
        break;
 801b432:	e04d      	b.n	801b4d0 <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_CREATE_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_create(dcd_stm32, parameter);
 801b434:	687a      	ldr	r2, [r7, #4]
 801b436:	693b      	ldr	r3, [r7, #16]
 801b438:	0011      	movs	r1, r2
 801b43a:	0018      	movs	r0, r3
 801b43c:	f7ff feaf 	bl	801b19e <_ux_dcd_stm32_endpoint_create>
 801b440:	0003      	movs	r3, r0
 801b442:	617b      	str	r3, [r7, #20]
        break;
 801b444:	e044      	b.n	801b4d0 <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_DESTROY_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_destroy(dcd_stm32, parameter);
 801b446:	687a      	ldr	r2, [r7, #4]
 801b448:	693b      	ldr	r3, [r7, #16]
 801b44a:	0011      	movs	r1, r2
 801b44c:	0018      	movs	r0, r3
 801b44e:	f7ff fef5 	bl	801b23c <_ux_dcd_stm32_endpoint_destroy>
 801b452:	0003      	movs	r3, r0
 801b454:	617b      	str	r3, [r7, #20]
        break;
 801b456:	e03b      	b.n	801b4d0 <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_RESET_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_reset(dcd_stm32, parameter);
 801b458:	687a      	ldr	r2, [r7, #4]
 801b45a:	693b      	ldr	r3, [r7, #16]
 801b45c:	0011      	movs	r1, r2
 801b45e:	0018      	movs	r0, r3
 801b460:	f7ff ff06 	bl	801b270 <_ux_dcd_stm32_endpoint_reset>
 801b464:	0003      	movs	r3, r0
 801b466:	617b      	str	r3, [r7, #20]
        break;
 801b468:	e032      	b.n	801b4d0 <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_STALL_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_stall(dcd_stm32, parameter);
 801b46a:	687a      	ldr	r2, [r7, #4]
 801b46c:	693b      	ldr	r3, [r7, #16]
 801b46e:	0011      	movs	r1, r2
 801b470:	0018      	movs	r0, r3
 801b472:	f7ff ff3d 	bl	801b2f0 <_ux_dcd_stm32_endpoint_stall>
 801b476:	0003      	movs	r3, r0
 801b478:	617b      	str	r3, [r7, #20]
        break;
 801b47a:	e029      	b.n	801b4d0 <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_SET_DEVICE_ADDRESS:

        status =  HAL_PCD_SetAddress(dcd_stm32 -> pcd_handle, (uint8_t)(ULONG) parameter);
 801b47c:	693b      	ldr	r3, [r7, #16]
 801b47e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801b480:	687a      	ldr	r2, [r7, #4]
 801b482:	b2d2      	uxtb	r2, r2
 801b484:	0011      	movs	r1, r2
 801b486:	0018      	movs	r0, r3
 801b488:	f7ee fdb8 	bl	8009ffc <HAL_PCD_SetAddress>
 801b48c:	0003      	movs	r3, r0
 801b48e:	617b      	str	r3, [r7, #20]
        break;
 801b490:	e01e      	b.n	801b4d0 <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_CHANGE_STATE:

        if ((ULONG) parameter == UX_DEVICE_FORCE_DISCONNECT)
 801b492:	687b      	ldr	r3, [r7, #4]
 801b494:	2b0b      	cmp	r3, #11
 801b496:	d107      	bne.n	801b4a8 <_ux_dcd_stm32_function+0xe4>
        {
          /* Disconnect the USB device */
          status =  HAL_PCD_Stop(dcd_stm32 -> pcd_handle);
 801b498:	693b      	ldr	r3, [r7, #16]
 801b49a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801b49c:	0018      	movs	r0, r3
 801b49e:	f7ee fc5a 	bl	8009d56 <HAL_PCD_Stop>
 801b4a2:	0003      	movs	r3, r0
 801b4a4:	617b      	str	r3, [r7, #20]
        else
        {
          status = UX_SUCCESS;
        }

        break;
 801b4a6:	e013      	b.n	801b4d0 <_ux_dcd_stm32_function+0x10c>
          status = UX_SUCCESS;
 801b4a8:	2300      	movs	r3, #0
 801b4aa:	617b      	str	r3, [r7, #20]
        break;
 801b4ac:	e010      	b.n	801b4d0 <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_ENDPOINT_STATUS:

        status =  _ux_dcd_stm32_endpoint_status(dcd_stm32, (ULONG) parameter);
 801b4ae:	687a      	ldr	r2, [r7, #4]
 801b4b0:	693b      	ldr	r3, [r7, #16]
 801b4b2:	0011      	movs	r1, r2
 801b4b4:	0018      	movs	r0, r3
 801b4b6:	f7ff ff5b 	bl	801b370 <_ux_dcd_stm32_endpoint_status>
 801b4ba:	0003      	movs	r3, r0
 801b4bc:	617b      	str	r3, [r7, #20]
        break;
 801b4be:	e007      	b.n	801b4d0 <_ux_dcd_stm32_function+0x10c>
#endif /* defined(UX_DEVICE_STANDALONE) */

    default:

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_FUNCTION_NOT_SUPPORTED);
 801b4c0:	2254      	movs	r2, #84	@ 0x54
 801b4c2:	2102      	movs	r1, #2
 801b4c4:	2002      	movs	r0, #2
 801b4c6:	f7fc fd4f 	bl	8017f68 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        status =  UX_FUNCTION_NOT_SUPPORTED;
 801b4ca:	2354      	movs	r3, #84	@ 0x54
 801b4cc:	617b      	str	r3, [r7, #20]
        break;
 801b4ce:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return completion status.  */
    return(status);
 801b4d0:	697b      	ldr	r3, [r7, #20]
}
 801b4d2:	0018      	movs	r0, r3
 801b4d4:	46bd      	mov	sp, r7
 801b4d6:	b006      	add	sp, #24
 801b4d8:	bd80      	pop	{r7, pc}
 801b4da:	46c0      	nop			@ (mov r8, r8)
 801b4dc:	0801f834 	.word	0x0801f834

0801b4e0 <_ux_dcd_stm32_initialize>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize(ULONG dcd_io, ULONG parameter)
{
 801b4e0:	b580      	push	{r7, lr}
 801b4e2:	b084      	sub	sp, #16
 801b4e4:	af00      	add	r7, sp, #0
 801b4e6:	6078      	str	r0, [r7, #4]
 801b4e8:	6039      	str	r1, [r7, #0]


    UX_PARAMETER_NOT_USED(dcd_io);

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801b4ea:	4b13      	ldr	r3, [pc, #76]	@ (801b538 <_ux_dcd_stm32_initialize+0x58>)
 801b4ec:	681b      	ldr	r3, [r3, #0]
 801b4ee:	60fb      	str	r3, [r7, #12]

    /* The controller initialized here is of STM32 type.  */
    dcd -> ux_slave_dcd_controller_type =  UX_DCD_STM32_SLAVE_CONTROLLER;
 801b4f0:	68fb      	ldr	r3, [r7, #12]
 801b4f2:	2280      	movs	r2, #128	@ 0x80
 801b4f4:	605a      	str	r2, [r3, #4]

    /* Allocate memory for this STM32 DCD instance.  */
    dcd_stm32 =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_DCD_STM32));
 801b4f6:	2268      	movs	r2, #104	@ 0x68
 801b4f8:	2100      	movs	r1, #0
 801b4fa:	2000      	movs	r0, #0
 801b4fc:	f7fc ff4c 	bl	8018398 <_ux_utility_memory_allocate>
 801b500:	0003      	movs	r3, r0
 801b502:	60bb      	str	r3, [r7, #8]

    /* Check if memory was properly allocated.  */
    if(dcd_stm32 == UX_NULL)
 801b504:	68bb      	ldr	r3, [r7, #8]
 801b506:	2b00      	cmp	r3, #0
 801b508:	d101      	bne.n	801b50e <_ux_dcd_stm32_initialize+0x2e>
        return(UX_MEMORY_INSUFFICIENT);
 801b50a:	2312      	movs	r3, #18
 801b50c:	e00f      	b.n	801b52e <_ux_dcd_stm32_initialize+0x4e>

    /* Set the pointer to the STM32 DCD.  */
    dcd -> ux_slave_dcd_controller_hardware =  (VOID *) dcd_stm32;
 801b50e:	68fb      	ldr	r3, [r7, #12]
 801b510:	68ba      	ldr	r2, [r7, #8]
 801b512:	61da      	str	r2, [r3, #28]

    /* Set the generic DCD owner for the STM32 DCD.  */
    dcd_stm32 -> ux_dcd_stm32_dcd_owner =  dcd;
 801b514:	68bb      	ldr	r3, [r7, #8]
 801b516:	68fa      	ldr	r2, [r7, #12]
 801b518:	601a      	str	r2, [r3, #0]

    /* Initialize the function collector for this DCD.  */
    dcd -> ux_slave_dcd_function =  _ux_dcd_stm32_function;
 801b51a:	68fb      	ldr	r3, [r7, #12]
 801b51c:	4a07      	ldr	r2, [pc, #28]	@ (801b53c <_ux_dcd_stm32_initialize+0x5c>)
 801b51e:	619a      	str	r2, [r3, #24]

    dcd_stm32 -> pcd_handle = (PCD_HandleTypeDef *)parameter;
 801b520:	683a      	ldr	r2, [r7, #0]
 801b522:	68bb      	ldr	r3, [r7, #8]
 801b524:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Set the state of the controller to OPERATIONAL now.  */
    dcd -> ux_slave_dcd_status =  UX_DCD_STATUS_OPERATIONAL;
 801b526:	68fb      	ldr	r3, [r7, #12]
 801b528:	2201      	movs	r2, #1
 801b52a:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801b52c:	2300      	movs	r3, #0
}
 801b52e:	0018      	movs	r0, r3
 801b530:	46bd      	mov	sp, r7
 801b532:	b004      	add	sp, #16
 801b534:	bd80      	pop	{r7, pc}
 801b536:	46c0      	nop			@ (mov r8, r8)
 801b538:	20011c18 	.word	0x20011c18
 801b53c:	0801b3c5 	.word	0x0801b3c5

0801b540 <_ux_dcd_stm32_initialize_complete>:
/*                                            drive the controller,       */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize_complete(VOID)
{
 801b540:	b580      	push	{r7, lr}
 801b542:	b086      	sub	sp, #24
 801b544:	af00      	add	r7, sp, #0
UCHAR                     *device_framework;
UX_SLAVE_TRANSFER       *transfer_request;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801b546:	4b68      	ldr	r3, [pc, #416]	@ (801b6e8 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b548:	681b      	ldr	r3, [r3, #0]
 801b54a:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801b54c:	697b      	ldr	r3, [r7, #20]
 801b54e:	69db      	ldr	r3, [r3, #28]
 801b550:	613b      	str	r3, [r7, #16]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801b552:	4b65      	ldr	r3, [pc, #404]	@ (801b6e8 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b554:	681b      	ldr	r3, [r3, #0]
 801b556:	3320      	adds	r3, #32
 801b558:	60fb      	str	r3, [r7, #12]

    /* Are we in DFU mode ? If so, check if we are in a Reset mode.  */
    if (_ux_system_slave -> ux_system_slave_device_dfu_state_machine == UX_SYSTEM_DFU_STATE_APP_DETACH)
 801b55a:	4b63      	ldr	r3, [pc, #396]	@ (801b6e8 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b55c:	681a      	ldr	r2, [r3, #0]
 801b55e:	23de      	movs	r3, #222	@ 0xde
 801b560:	005b      	lsls	r3, r3, #1
 801b562:	58d3      	ldr	r3, [r2, r3]
 801b564:	2b01      	cmp	r3, #1
 801b566:	d114      	bne.n	801b592 <_ux_dcd_stm32_initialize_complete+0x52>
    {

        /* The device is now in DFU reset mode. Switch to the DFU device framework.  */
        _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_dfu_framework;
 801b568:	4b5f      	ldr	r3, [pc, #380]	@ (801b6e8 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b56a:	6819      	ldr	r1, [r3, #0]
 801b56c:	4b5e      	ldr	r3, [pc, #376]	@ (801b6e8 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b56e:	681a      	ldr	r2, [r3, #0]
 801b570:	23a8      	movs	r3, #168	@ 0xa8
 801b572:	005b      	lsls	r3, r3, #1
 801b574:	58c9      	ldr	r1, [r1, r3]
 801b576:	2394      	movs	r3, #148	@ 0x94
 801b578:	005b      	lsls	r3, r3, #1
 801b57a:	50d1      	str	r1, [r2, r3]
        _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_dfu_framework_length;
 801b57c:	4b5a      	ldr	r3, [pc, #360]	@ (801b6e8 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b57e:	6819      	ldr	r1, [r3, #0]
 801b580:	4b59      	ldr	r3, [pc, #356]	@ (801b6e8 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b582:	681a      	ldr	r2, [r3, #0]
 801b584:	23aa      	movs	r3, #170	@ 0xaa
 801b586:	005b      	lsls	r3, r3, #1
 801b588:	58c9      	ldr	r1, [r1, r3]
 801b58a:	2396      	movs	r3, #150	@ 0x96
 801b58c:	005b      	lsls	r3, r3, #1
 801b58e:	50d1      	str	r1, [r2, r3]
 801b590:	e035      	b.n	801b5fe <_ux_dcd_stm32_initialize_complete+0xbe>
    }
    else
    {

        /* Set State to App Idle. */
        _ux_system_slave -> ux_system_slave_device_dfu_state_machine = UX_SYSTEM_DFU_STATE_APP_IDLE;
 801b592:	4b55      	ldr	r3, [pc, #340]	@ (801b6e8 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b594:	681a      	ldr	r2, [r3, #0]
 801b596:	23de      	movs	r3, #222	@ 0xde
 801b598:	005b      	lsls	r3, r3, #1
 801b59a:	2100      	movs	r1, #0
 801b59c:	50d1      	str	r1, [r2, r3]

        /* Check the speed and set the correct descriptor.  */
        if (_ux_system_slave -> ux_system_slave_speed ==  UX_FULL_SPEED_DEVICE)
 801b59e:	4b52      	ldr	r3, [pc, #328]	@ (801b6e8 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b5a0:	681a      	ldr	r2, [r3, #0]
 801b5a2:	23d0      	movs	r3, #208	@ 0xd0
 801b5a4:	005b      	lsls	r3, r3, #1
 801b5a6:	58d3      	ldr	r3, [r2, r3]
 801b5a8:	2b01      	cmp	r3, #1
 801b5aa:	d114      	bne.n	801b5d6 <_ux_dcd_stm32_initialize_complete+0x96>
        {

            /* The device is operating at full speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801b5ac:	4b4e      	ldr	r3, [pc, #312]	@ (801b6e8 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b5ae:	6819      	ldr	r1, [r3, #0]
 801b5b0:	4b4d      	ldr	r3, [pc, #308]	@ (801b6e8 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b5b2:	681a      	ldr	r2, [r3, #0]
 801b5b4:	2398      	movs	r3, #152	@ 0x98
 801b5b6:	005b      	lsls	r3, r3, #1
 801b5b8:	58c9      	ldr	r1, [r1, r3]
 801b5ba:	2394      	movs	r3, #148	@ 0x94
 801b5bc:	005b      	lsls	r3, r3, #1
 801b5be:	50d1      	str	r1, [r2, r3]
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 801b5c0:	4b49      	ldr	r3, [pc, #292]	@ (801b6e8 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b5c2:	6819      	ldr	r1, [r3, #0]
 801b5c4:	4b48      	ldr	r3, [pc, #288]	@ (801b6e8 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b5c6:	681a      	ldr	r2, [r3, #0]
 801b5c8:	239a      	movs	r3, #154	@ 0x9a
 801b5ca:	005b      	lsls	r3, r3, #1
 801b5cc:	58c9      	ldr	r1, [r1, r3]
 801b5ce:	2396      	movs	r3, #150	@ 0x96
 801b5d0:	005b      	lsls	r3, r3, #1
 801b5d2:	50d1      	str	r1, [r2, r3]
 801b5d4:	e013      	b.n	801b5fe <_ux_dcd_stm32_initialize_complete+0xbe>
        }
        else
        {

            /* The device is operating at high speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_high_speed;
 801b5d6:	4b44      	ldr	r3, [pc, #272]	@ (801b6e8 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b5d8:	6819      	ldr	r1, [r3, #0]
 801b5da:	4b43      	ldr	r3, [pc, #268]	@ (801b6e8 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b5dc:	681a      	ldr	r2, [r3, #0]
 801b5de:	239c      	movs	r3, #156	@ 0x9c
 801b5e0:	005b      	lsls	r3, r3, #1
 801b5e2:	58c9      	ldr	r1, [r1, r3]
 801b5e4:	2394      	movs	r3, #148	@ 0x94
 801b5e6:	005b      	lsls	r3, r3, #1
 801b5e8:	50d1      	str	r1, [r2, r3]
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_high_speed;
 801b5ea:	4b3f      	ldr	r3, [pc, #252]	@ (801b6e8 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b5ec:	6819      	ldr	r1, [r3, #0]
 801b5ee:	4b3e      	ldr	r3, [pc, #248]	@ (801b6e8 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b5f0:	681a      	ldr	r2, [r3, #0]
 801b5f2:	239e      	movs	r3, #158	@ 0x9e
 801b5f4:	005b      	lsls	r3, r3, #1
 801b5f6:	58c9      	ldr	r1, [r1, r3]
 801b5f8:	2396      	movs	r3, #150	@ 0x96
 801b5fa:	005b      	lsls	r3, r3, #1
 801b5fc:	50d1      	str	r1, [r2, r3]
        }
    }

    /* Get the device framework pointer.  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801b5fe:	4b3a      	ldr	r3, [pc, #232]	@ (801b6e8 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b600:	681a      	ldr	r2, [r3, #0]
 801b602:	2394      	movs	r3, #148	@ 0x94
 801b604:	005b      	lsls	r3, r3, #1
 801b606:	58d3      	ldr	r3, [r2, r3]
 801b608:	60bb      	str	r3, [r7, #8]

    /* And create the decompressed device descriptor structure.  */
    _ux_utility_descriptor_parse(device_framework,
                                _ux_system_device_descriptor_structure,
                                UX_DEVICE_DESCRIPTOR_ENTRIES,
                                (UCHAR *) &device -> ux_slave_device_descriptor);
 801b60a:	68fb      	ldr	r3, [r7, #12]
 801b60c:	3304      	adds	r3, #4
    _ux_utility_descriptor_parse(device_framework,
 801b60e:	4937      	ldr	r1, [pc, #220]	@ (801b6ec <_ux_dcd_stm32_initialize_complete+0x1ac>)
 801b610:	68b8      	ldr	r0, [r7, #8]
 801b612:	220e      	movs	r2, #14
 801b614:	f7fc fd97 	bl	8018146 <_ux_utility_descriptor_parse>

    /* Now we create a transfer request to accept the first SETUP packet
       and get the ball running. First get the address of the endpoint
       transfer request container.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 801b618:	68fb      	ldr	r3, [r7, #12]
 801b61a:	336c      	adds	r3, #108	@ 0x6c
 801b61c:	607b      	str	r3, [r7, #4]

    /* Set the timeout to be for Control Endpoint.  */
    transfer_request -> ux_slave_transfer_request_timeout =  UX_MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT);
 801b61e:	687b      	ldr	r3, [r7, #4]
 801b620:	22fa      	movs	r2, #250	@ 0xfa
 801b622:	0092      	lsls	r2, r2, #2
 801b624:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Adjust the current data pointer as well.  */
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
                            transfer_request -> ux_slave_transfer_request_data_pointer;
 801b626:	687b      	ldr	r3, [r7, #4]
 801b628:	68da      	ldr	r2, [r3, #12]
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
 801b62a:	687b      	ldr	r3, [r7, #4]
 801b62c:	611a      	str	r2, [r3, #16]

    /* Update the transfer request endpoint pointer with the default endpoint.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 801b62e:	68fb      	ldr	r3, [r7, #12]
 801b630:	333c      	adds	r3, #60	@ 0x3c
 801b632:	001a      	movs	r2, r3
 801b634:	687b      	ldr	r3, [r7, #4]
 801b636:	609a      	str	r2, [r3, #8]

    /* The control endpoint max packet size needs to be filled manually in its descriptor.  */
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
 801b638:	687b      	ldr	r3, [r7, #4]
 801b63a:	689b      	ldr	r3, [r3, #8]
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 801b63c:	68fa      	ldr	r2, [r7, #12]
 801b63e:	69d2      	ldr	r2, [r2, #28]
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
 801b640:	61da      	str	r2, [r3, #28]

    /* On the control endpoint, always expect the maximum.  */
    transfer_request -> ux_slave_transfer_request_requested_length =
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 801b642:	68fb      	ldr	r3, [r7, #12]
 801b644:	69da      	ldr	r2, [r3, #28]
    transfer_request -> ux_slave_transfer_request_requested_length =
 801b646:	687b      	ldr	r3, [r7, #4]
 801b648:	615a      	str	r2, [r3, #20]

    /* Attach the control endpoint to the transfer request.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 801b64a:	68fb      	ldr	r3, [r7, #12]
 801b64c:	333c      	adds	r3, #60	@ 0x3c
 801b64e:	001a      	movs	r2, r3
 801b650:	687b      	ldr	r3, [r7, #4]
 801b652:	609a      	str	r2, [r3, #8]

    /* Create the default control endpoint attached to the device.
       Once this endpoint is enabled, the host can then send a setup packet
       The device controller will receive it and will call the setup function
       module.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 801b654:	697b      	ldr	r3, [r7, #20]
 801b656:	699b      	ldr	r3, [r3, #24]
                                    (VOID *) &device -> ux_slave_device_control_endpoint);
 801b658:	68fa      	ldr	r2, [r7, #12]
 801b65a:	323c      	adds	r2, #60	@ 0x3c
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 801b65c:	6978      	ldr	r0, [r7, #20]
 801b65e:	210e      	movs	r1, #14
 801b660:	4798      	blx	r3

    /* Open Control OUT endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x00U);
 801b662:	693b      	ldr	r3, [r7, #16]
 801b664:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801b666:	2100      	movs	r1, #0
 801b668:	0018      	movs	r0, r3
 801b66a:	f7ee ff3a 	bl	800a4e2 <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x00U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 801b66e:	693b      	ldr	r3, [r7, #16]
 801b670:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 801b672:	68fb      	ldr	r3, [r7, #12]
 801b674:	69db      	ldr	r3, [r3, #28]
 801b676:	b29a      	uxth	r2, r3
 801b678:	2300      	movs	r3, #0
 801b67a:	2100      	movs	r1, #0
 801b67c:	f7ee fce8 	bl	800a050 <HAL_PCD_EP_Open>

    /* Open Control IN endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x80U);
 801b680:	693b      	ldr	r3, [r7, #16]
 801b682:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801b684:	2180      	movs	r1, #128	@ 0x80
 801b686:	0018      	movs	r0, r3
 801b688:	f7ee ff2b 	bl	800a4e2 <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x80U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 801b68c:	693b      	ldr	r3, [r7, #16]
 801b68e:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 801b690:	68fb      	ldr	r3, [r7, #12]
 801b692:	69db      	ldr	r3, [r3, #28]
 801b694:	b29a      	uxth	r2, r3
 801b696:	2300      	movs	r3, #0
 801b698:	2180      	movs	r1, #128	@ 0x80
 801b69a:	f7ee fcd9 	bl	800a050 <HAL_PCD_EP_Open>

    /* Ensure the control endpoint is properly reset.  */
    device -> ux_slave_device_control_endpoint.ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 801b69e:	68fb      	ldr	r3, [r7, #12]
 801b6a0:	2200      	movs	r2, #0
 801b6a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 801b6a4:	687b      	ldr	r3, [r7, #4]
 801b6a6:	2201      	movs	r2, #1
 801b6a8:	605a      	str	r2, [r3, #4]

    /* Mark this transfer request as pending.  */
    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_PENDING;
 801b6aa:	687b      	ldr	r3, [r7, #4]
 801b6ac:	2201      	movs	r2, #1
 801b6ae:	601a      	str	r2, [r3, #0]

    /* Ask for 8 bytes of the SETUP packet.  */
    transfer_request -> ux_slave_transfer_request_requested_length =    UX_SETUP_SIZE;
 801b6b0:	687b      	ldr	r3, [r7, #4]
 801b6b2:	2208      	movs	r2, #8
 801b6b4:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_slave_transfer_request_in_transfer_length =  UX_SETUP_SIZE;
 801b6b6:	687b      	ldr	r3, [r7, #4]
 801b6b8:	2208      	movs	r2, #8
 801b6ba:	61da      	str	r2, [r3, #28]

    /* Reset the number of bytes sent/received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801b6bc:	687b      	ldr	r3, [r7, #4]
 801b6be:	2200      	movs	r2, #0
 801b6c0:	619a      	str	r2, [r3, #24]

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801b6c2:	4b09      	ldr	r3, [pc, #36]	@ (801b6e8 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b6c4:	681a      	ldr	r2, [r3, #0]
 801b6c6:	23e2      	movs	r3, #226	@ 0xe2
 801b6c8:	005b      	lsls	r3, r3, #1
 801b6ca:	58d3      	ldr	r3, [r2, r3]
 801b6cc:	2b00      	cmp	r3, #0
 801b6ce:	d006      	beq.n	801b6de <_ux_dcd_stm32_initialize_complete+0x19e>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_ATTACHED);
 801b6d0:	4b05      	ldr	r3, [pc, #20]	@ (801b6e8 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b6d2:	681a      	ldr	r2, [r3, #0]
 801b6d4:	23e2      	movs	r3, #226	@ 0xe2
 801b6d6:	005b      	lsls	r3, r3, #1
 801b6d8:	58d3      	ldr	r3, [r2, r3]
 801b6da:	2001      	movs	r0, #1
 801b6dc:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_DEVICE, device, 0, 0, 0)

    /* We are now ready for the USB device to accept the first packet when connected.  */
    return(UX_SUCCESS);
 801b6de:	2300      	movs	r3, #0
}
 801b6e0:	0018      	movs	r0, r3
 801b6e2:	46bd      	mov	sp, r7
 801b6e4:	b006      	add	sp, #24
 801b6e6:	bd80      	pop	{r7, pc}
 801b6e8:	20011c18 	.word	0x20011c18
 801b6ec:	2000001c 	.word	0x2000001c

0801b6f0 <_ux_dcd_stm32_transfer_abort>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_abort(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 801b6f0:	b580      	push	{r7, lr}
 801b6f2:	b084      	sub	sp, #16
 801b6f4:	af00      	add	r7, sp, #0
 801b6f6:	6078      	str	r0, [r7, #4]
 801b6f8:	6039      	str	r1, [r7, #0]

UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801b6fa:	683b      	ldr	r3, [r7, #0]
 801b6fc:	689b      	ldr	r3, [r3, #8]
 801b6fe:	60fb      	str	r3, [r7, #12]

    HAL_PCD_EP_Abort(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801b700:	687b      	ldr	r3, [r7, #4]
 801b702:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801b704:	68fb      	ldr	r3, [r7, #12]
 801b706:	695b      	ldr	r3, [r3, #20]
 801b708:	b2db      	uxtb	r3, r3
 801b70a:	0019      	movs	r1, r3
 801b70c:	0010      	movs	r0, r2
 801b70e:	f7ee feaf 	bl	800a470 <HAL_PCD_EP_Abort>
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801b712:	687b      	ldr	r3, [r7, #4]
 801b714:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801b716:	68fb      	ldr	r3, [r7, #12]
 801b718:	695b      	ldr	r3, [r3, #20]
 801b71a:	b2db      	uxtb	r3, r3
 801b71c:	0019      	movs	r1, r3
 801b71e:	0010      	movs	r0, r2
 801b720:	f7ee fedf 	bl	800a4e2 <HAL_PCD_EP_Flush>

    /* No semaphore put here since it's already done in stack.  */

    /* Return to caller with success.  */
    return(UX_SUCCESS);
 801b724:	2300      	movs	r3, #0
}
 801b726:	0018      	movs	r0, r3
 801b728:	46bd      	mov	sp, r7
 801b72a:	b004      	add	sp, #16
 801b72c:	bd80      	pop	{r7, pc}

0801b72e <_ux_dcd_stm32_transfer_request>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_request(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 801b72e:	b580      	push	{r7, lr}
 801b730:	b084      	sub	sp, #16
 801b732:	af00      	add	r7, sp, #0
 801b734:	6078      	str	r0, [r7, #4]
 801b736:	6039      	str	r1, [r7, #0]
UX_SLAVE_ENDPOINT       *endpoint;
UINT                    status;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801b738:	683b      	ldr	r3, [r7, #0]
 801b73a:	689b      	ldr	r3, [r3, #8]
 801b73c:	60fb      	str	r3, [r7, #12]

    /* Check for transfer direction.  Is this a IN endpoint ? */
    if (transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT)
 801b73e:	683b      	ldr	r3, [r7, #0]
 801b740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b742:	2b03      	cmp	r3, #3
 801b744:	d12c      	bne.n	801b7a0 <_ux_dcd_stm32_transfer_request+0x72>
    {

        /* Transmit data.  */
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 801b746:	687b      	ldr	r3, [r7, #4]
 801b748:	6e58      	ldr	r0, [r3, #100]	@ 0x64
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
 801b74a:	68fb      	ldr	r3, [r7, #12]
 801b74c:	695b      	ldr	r3, [r3, #20]
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 801b74e:	b2d9      	uxtb	r1, r3
                            transfer_request->ux_slave_transfer_request_data_pointer,
 801b750:	683b      	ldr	r3, [r7, #0]
 801b752:	68da      	ldr	r2, [r3, #12]
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 801b754:	683b      	ldr	r3, [r7, #0]
 801b756:	695b      	ldr	r3, [r3, #20]
 801b758:	f7ee fd8f 	bl	800a27a <HAL_PCD_EP_Transmit>
                            transfer_request->ux_slave_transfer_request_requested_length);

        /* If the endpoint is a Control endpoint, all this is happening under Interrupt and there is no
           thread to suspend.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & (UINT)~UX_ENDPOINT_DIRECTION) != 0)
 801b75c:	68fb      	ldr	r3, [r7, #12]
 801b75e:	695b      	ldr	r3, [r3, #20]
 801b760:	2280      	movs	r2, #128	@ 0x80
 801b762:	4393      	bics	r3, r2
 801b764:	d045      	beq.n	801b7f2 <_ux_dcd_stm32_transfer_request+0xc4>
        {

            /* We should wait for the semaphore to wake us up.  */
            status =  _ux_utility_semaphore_get(&transfer_request -> ux_slave_transfer_request_semaphore,
 801b766:	683b      	ldr	r3, [r7, #0]
 801b768:	3330      	adds	r3, #48	@ 0x30
 801b76a:	001a      	movs	r2, r3
                                                (ULONG)transfer_request -> ux_slave_transfer_request_timeout);
 801b76c:	683b      	ldr	r3, [r7, #0]
 801b76e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
            status =  _ux_utility_semaphore_get(&transfer_request -> ux_slave_transfer_request_semaphore,
 801b770:	0019      	movs	r1, r3
 801b772:	0010      	movs	r0, r2
 801b774:	f7fd f8d8 	bl	8018928 <_ux_utility_semaphore_get>
 801b778:	0003      	movs	r3, r0
 801b77a:	60bb      	str	r3, [r7, #8]

            /* Check the completion code. */
            if (status != UX_SUCCESS)
 801b77c:	68bb      	ldr	r3, [r7, #8]
 801b77e:	2b00      	cmp	r3, #0
 801b780:	d001      	beq.n	801b786 <_ux_dcd_stm32_transfer_request+0x58>
                return(status);
 801b782:	68bb      	ldr	r3, [r7, #8]
 801b784:	e036      	b.n	801b7f4 <_ux_dcd_stm32_transfer_request+0xc6>

            transfer_request -> ux_slave_transfer_request_actual_length = transfer_request->ux_slave_transfer_request_requested_length;
 801b786:	683b      	ldr	r3, [r7, #0]
 801b788:	695a      	ldr	r2, [r3, #20]
 801b78a:	683b      	ldr	r3, [r7, #0]
 801b78c:	619a      	str	r2, [r3, #24]

            /* Check the transfer request completion code. We may have had a BUS reset or
               a device disconnection.  */
            if (transfer_request -> ux_slave_transfer_request_completion_code != UX_SUCCESS)
 801b78e:	683b      	ldr	r3, [r7, #0]
 801b790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b792:	2b00      	cmp	r3, #0
 801b794:	d002      	beq.n	801b79c <_ux_dcd_stm32_transfer_request+0x6e>
                return(transfer_request -> ux_slave_transfer_request_completion_code);
 801b796:	683b      	ldr	r3, [r7, #0]
 801b798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b79a:	e02b      	b.n	801b7f4 <_ux_dcd_stm32_transfer_request+0xc6>

            /* Return to caller with success.  */
            return(UX_SUCCESS);
 801b79c:	2300      	movs	r3, #0
 801b79e:	e029      	b.n	801b7f4 <_ux_dcd_stm32_transfer_request+0xc6>
    else
    {

        /* We have a request for a SETUP or OUT Endpoint.  */
        /* Receive data.  */
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 801b7a0:	687b      	ldr	r3, [r7, #4]
 801b7a2:	6e58      	ldr	r0, [r3, #100]	@ 0x64
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
 801b7a4:	68fb      	ldr	r3, [r7, #12]
 801b7a6:	695b      	ldr	r3, [r3, #20]
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 801b7a8:	b2d9      	uxtb	r1, r3
                            transfer_request->ux_slave_transfer_request_data_pointer,
 801b7aa:	683b      	ldr	r3, [r7, #0]
 801b7ac:	68da      	ldr	r2, [r3, #12]
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 801b7ae:	683b      	ldr	r3, [r7, #0]
 801b7b0:	695b      	ldr	r3, [r3, #20]
 801b7b2:	f7ee fd11 	bl	800a1d8 <HAL_PCD_EP_Receive>
                            transfer_request->ux_slave_transfer_request_requested_length);

        /* If the endpoint is a Control endpoint, all this is happening under Interrupt and there is no
           thread to suspend.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & (UINT)~UX_ENDPOINT_DIRECTION) != 0)
 801b7b6:	68fb      	ldr	r3, [r7, #12]
 801b7b8:	695b      	ldr	r3, [r3, #20]
 801b7ba:	2280      	movs	r2, #128	@ 0x80
 801b7bc:	4393      	bics	r3, r2
 801b7be:	d018      	beq.n	801b7f2 <_ux_dcd_stm32_transfer_request+0xc4>
        {

            /* We should wait for the semaphore to wake us up.  */
            status =  _ux_utility_semaphore_get(&transfer_request -> ux_slave_transfer_request_semaphore,
 801b7c0:	683b      	ldr	r3, [r7, #0]
 801b7c2:	3330      	adds	r3, #48	@ 0x30
 801b7c4:	001a      	movs	r2, r3
                                                (ULONG)transfer_request -> ux_slave_transfer_request_timeout);
 801b7c6:	683b      	ldr	r3, [r7, #0]
 801b7c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
            status =  _ux_utility_semaphore_get(&transfer_request -> ux_slave_transfer_request_semaphore,
 801b7ca:	0019      	movs	r1, r3
 801b7cc:	0010      	movs	r0, r2
 801b7ce:	f7fd f8ab 	bl	8018928 <_ux_utility_semaphore_get>
 801b7d2:	0003      	movs	r3, r0
 801b7d4:	60bb      	str	r3, [r7, #8]

            /* Check the completion code. */
            if (status != UX_SUCCESS)
 801b7d6:	68bb      	ldr	r3, [r7, #8]
 801b7d8:	2b00      	cmp	r3, #0
 801b7da:	d001      	beq.n	801b7e0 <_ux_dcd_stm32_transfer_request+0xb2>
                return(status);
 801b7dc:	68bb      	ldr	r3, [r7, #8]
 801b7de:	e009      	b.n	801b7f4 <_ux_dcd_stm32_transfer_request+0xc6>

            /* Check the transfer request completion code. We may have had a BUS reset or
               a device disconnection.  */
            if (transfer_request -> ux_slave_transfer_request_completion_code != UX_SUCCESS)
 801b7e0:	683b      	ldr	r3, [r7, #0]
 801b7e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b7e4:	2b00      	cmp	r3, #0
 801b7e6:	d002      	beq.n	801b7ee <_ux_dcd_stm32_transfer_request+0xc0>
                return(transfer_request -> ux_slave_transfer_request_completion_code);
 801b7e8:	683b      	ldr	r3, [r7, #0]
 801b7ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b7ec:	e002      	b.n	801b7f4 <_ux_dcd_stm32_transfer_request+0xc6>

            /* Return to caller with success.  */
            return(UX_SUCCESS);
 801b7ee:	2300      	movs	r3, #0
 801b7f0:	e000      	b.n	801b7f4 <_ux_dcd_stm32_transfer_request+0xc6>
        }
    }

    /* Return to caller with success.  */
    return(UX_SUCCESS);
 801b7f2:	2300      	movs	r3, #0
}
 801b7f4:	0018      	movs	r0, r3
 801b7f6:	46bd      	mov	sp, r7
 801b7f8:	b004      	add	sp, #16
 801b7fa:	bd80      	pop	{r7, pc}

0801b7fc <_ux_device_stack_alternate_setting_get>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_get(ULONG interface_value)
{
 801b7fc:	b580      	push	{r7, lr}
 801b7fe:	b088      	sub	sp, #32
 801b800:	af00      	add	r7, sp, #0
 801b802:	6078      	str	r0, [r7, #4]
                                
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_GET, interface_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801b804:	4b1c      	ldr	r3, [pc, #112]	@ (801b878 <_ux_device_stack_alternate_setting_get+0x7c>)
 801b806:	681b      	ldr	r3, [r3, #0]
 801b808:	3320      	adds	r3, #32
 801b80a:	61bb      	str	r3, [r7, #24]

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801b80c:	69bb      	ldr	r3, [r7, #24]
 801b80e:	681b      	ldr	r3, [r3, #0]
 801b810:	2b03      	cmp	r3, #3
 801b812:	d12b      	bne.n	801b86c <_ux_device_stack_alternate_setting_get+0x70>
    {

        /* Obtain the pointer to the first interface attached.  */
        interface =  device -> ux_slave_device_first_interface;
 801b814:	69bb      	ldr	r3, [r7, #24]
 801b816:	22f0      	movs	r2, #240	@ 0xf0
 801b818:	589b      	ldr	r3, [r3, r2]
 801b81a:	61fb      	str	r3, [r7, #28]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Start parsing each interface.  */
        while (interface != UX_NULL)
 801b81c:	e023      	b.n	801b866 <_ux_device_stack_alternate_setting_get+0x6a>
        if (interface != UX_NULL)
#endif
        {

            /* Check if this is the interface we have an inquiry for.  */
            if (interface -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 801b81e:	69fb      	ldr	r3, [r7, #28]
 801b820:	695b      	ldr	r3, [r3, #20]
 801b822:	687a      	ldr	r2, [r7, #4]
 801b824:	429a      	cmp	r2, r3
 801b826:	d11b      	bne.n	801b860 <_ux_device_stack_alternate_setting_get+0x64>
            {

                /* Get the control endpoint of the device.  */                
                endpoint =  &device -> ux_slave_device_control_endpoint;
 801b828:	69bb      	ldr	r3, [r7, #24]
 801b82a:	333c      	adds	r3, #60	@ 0x3c
 801b82c:	617b      	str	r3, [r7, #20]

                /* Get the pointer to the transfer request associated with the endpoint.  */
                transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801b82e:	697b      	ldr	r3, [r7, #20]
 801b830:	3330      	adds	r3, #48	@ 0x30
 801b832:	613b      	str	r3, [r7, #16]

                /* Set the value of the alternate setting in the buffer.  */
                *transfer_request -> ux_slave_transfer_request_data_pointer =
                            (UCHAR) interface -> ux_slave_interface_descriptor.bAlternateSetting;
 801b834:	69fb      	ldr	r3, [r7, #28]
 801b836:	699a      	ldr	r2, [r3, #24]
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 801b838:	693b      	ldr	r3, [r7, #16]
 801b83a:	68db      	ldr	r3, [r3, #12]
                            (UCHAR) interface -> ux_slave_interface_descriptor.bAlternateSetting;
 801b83c:	b2d2      	uxtb	r2, r2
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 801b83e:	701a      	strb	r2, [r3, #0]

                /* Setup the length appropriately.  */
                transfer_request -> ux_slave_transfer_request_requested_length =  1;
 801b840:	693b      	ldr	r3, [r7, #16]
 801b842:	2201      	movs	r2, #1
 801b844:	615a      	str	r2, [r3, #20]

                /* Set the phase of the transfer to data out.  */
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801b846:	693b      	ldr	r3, [r7, #16]
 801b848:	2203      	movs	r2, #3
 801b84a:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Send the descriptor with the appropriate length to the host.  */
                status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 801b84c:	693b      	ldr	r3, [r7, #16]
 801b84e:	2201      	movs	r2, #1
 801b850:	2101      	movs	r1, #1
 801b852:	0018      	movs	r0, r3
 801b854:	f001 feac 	bl	801d5b0 <_ux_device_stack_transfer_request>
 801b858:	0003      	movs	r3, r0
 801b85a:	60fb      	str	r3, [r7, #12]

                /* Return the function status.  */
                return(status);
 801b85c:	68fb      	ldr	r3, [r7, #12]
 801b85e:	e006      	b.n	801b86e <_ux_device_stack_alternate_setting_get+0x72>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            interface =  interface -> ux_slave_interface_next_interface;
 801b860:	69fb      	ldr	r3, [r7, #28]
 801b862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801b864:	61fb      	str	r3, [r7, #28]
        while (interface != UX_NULL)
 801b866:	69fb      	ldr	r3, [r7, #28]
 801b868:	2b00      	cmp	r3, #0
 801b86a:	d1d8      	bne.n	801b81e <_ux_device_stack_alternate_setting_get+0x22>
#endif
        }
    }

    /* Return error completion. */
    return(UX_ERROR);
 801b86c:	23ff      	movs	r3, #255	@ 0xff
}
 801b86e:	0018      	movs	r0, r3
 801b870:	46bd      	mov	sp, r7
 801b872:	b008      	add	sp, #32
 801b874:	bd80      	pop	{r7, pc}
 801b876:	46c0      	nop			@ (mov r8, r8)
 801b878:	20011c18 	.word	0x20011c18

0801b87c <_ux_device_stack_alternate_setting_set>:
/*                                            calculated payload size,    */
/*                                            resulting in version 6.1.9  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_set(ULONG interface_value, ULONG alternate_setting_value)
{
 801b87c:	b590      	push	{r4, r7, lr}
 801b87e:	b0af      	sub	sp, #188	@ 0xbc
 801b880:	af00      	add	r7, sp, #0
 801b882:	6078      	str	r0, [r7, #4]
 801b884:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_SET, interface_value, alternate_setting_value, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device. */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801b886:	4bdd      	ldr	r3, [pc, #884]	@ (801bbfc <_ux_device_stack_alternate_setting_set+0x380>)
 801b888:	681b      	ldr	r3, [r3, #0]
 801b88a:	3320      	adds	r3, #32
 801b88c:	2298      	movs	r2, #152	@ 0x98
 801b88e:	18b9      	adds	r1, r7, r2
 801b890:	600b      	str	r3, [r1, #0]

    /* Protocol error must be reported when it's unconfigured */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 801b892:	18bb      	adds	r3, r7, r2
 801b894:	681b      	ldr	r3, [r3, #0]
 801b896:	681b      	ldr	r3, [r3, #0]
 801b898:	2b03      	cmp	r3, #3
 801b89a:	d001      	beq.n	801b8a0 <_ux_device_stack_alternate_setting_set+0x24>
        return(UX_FUNCTION_NOT_SUPPORTED);
 801b89c:	2354      	movs	r3, #84	@ 0x54
 801b89e:	e26e      	b.n	801bd7e <_ux_device_stack_alternate_setting_set+0x502>

    /* Find the current interface.  */
    interface =  device -> ux_slave_device_first_interface;
 801b8a0:	2398      	movs	r3, #152	@ 0x98
 801b8a2:	18fb      	adds	r3, r7, r3
 801b8a4:	681b      	ldr	r3, [r3, #0]
 801b8a6:	22f0      	movs	r2, #240	@ 0xf0
 801b8a8:	589b      	ldr	r3, [r3, r2]
 801b8aa:	22b4      	movs	r2, #180	@ 0xb4
 801b8ac:	18ba      	adds	r2, r7, r2
 801b8ae:	6013      	str	r3, [r2, #0]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    /* Scan all interfaces if any. */
    while (interface != UX_NULL)
 801b8b0:	e00b      	b.n	801b8ca <_ux_device_stack_alternate_setting_set+0x4e>
    {

        if (interface -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 801b8b2:	21b4      	movs	r1, #180	@ 0xb4
 801b8b4:	187b      	adds	r3, r7, r1
 801b8b6:	681b      	ldr	r3, [r3, #0]
 801b8b8:	695b      	ldr	r3, [r3, #20]
 801b8ba:	687a      	ldr	r2, [r7, #4]
 801b8bc:	429a      	cmp	r2, r3
 801b8be:	d00a      	beq.n	801b8d6 <_ux_device_stack_alternate_setting_set+0x5a>
            break;
        else
            interface =  interface -> ux_slave_interface_next_interface;
 801b8c0:	187b      	adds	r3, r7, r1
 801b8c2:	681b      	ldr	r3, [r3, #0]
 801b8c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801b8c6:	187a      	adds	r2, r7, r1
 801b8c8:	6013      	str	r3, [r2, #0]
    while (interface != UX_NULL)
 801b8ca:	23b4      	movs	r3, #180	@ 0xb4
 801b8cc:	18fb      	adds	r3, r7, r3
 801b8ce:	681b      	ldr	r3, [r3, #0]
 801b8d0:	2b00      	cmp	r3, #0
 801b8d2:	d1ee      	bne.n	801b8b2 <_ux_device_stack_alternate_setting_set+0x36>
 801b8d4:	e000      	b.n	801b8d8 <_ux_device_stack_alternate_setting_set+0x5c>
            break;
 801b8d6:	46c0      	nop			@ (mov r8, r8)
        interface = UX_NULL;
#endif

    /* We must have found the interface pointer for the interface value
       requested by the caller.  */
    if (interface == UX_NULL)
 801b8d8:	23b4      	movs	r3, #180	@ 0xb4
 801b8da:	18fb      	adds	r3, r7, r3
 801b8dc:	681b      	ldr	r3, [r3, #0]
 801b8de:	2b00      	cmp	r3, #0
 801b8e0:	d106      	bne.n	801b8f0 <_ux_device_stack_alternate_setting_set+0x74>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_INTERFACE_HANDLE_UNKNOWN);
 801b8e2:	2252      	movs	r2, #82	@ 0x52
 801b8e4:	2107      	movs	r1, #7
 801b8e6:	2002      	movs	r0, #2
 801b8e8:	f7fc fb3e 	bl	8017f68 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_INTERFACE_HANDLE_UNKNOWN);
 801b8ec:	2352      	movs	r3, #82	@ 0x52
 801b8ee:	e246      	b.n	801bd7e <_ux_device_stack_alternate_setting_set+0x502>
    }

    /* If the host is requesting a change of alternate setting to the current one,
       we do not need to do any work.  */
    if (interface -> ux_slave_interface_descriptor.bAlternateSetting == alternate_setting_value)
 801b8f0:	23b4      	movs	r3, #180	@ 0xb4
 801b8f2:	18fb      	adds	r3, r7, r3
 801b8f4:	681b      	ldr	r3, [r3, #0]
 801b8f6:	699b      	ldr	r3, [r3, #24]
 801b8f8:	683a      	ldr	r2, [r7, #0]
 801b8fa:	429a      	cmp	r2, r3
 801b8fc:	d101      	bne.n	801b902 <_ux_device_stack_alternate_setting_set+0x86>
        return(UX_SUCCESS);       
 801b8fe:	2300      	movs	r3, #0
 801b900:	e23d      	b.n	801bd7e <_ux_device_stack_alternate_setting_set+0x502>

    return(UX_FUNCTION_NOT_SUPPORTED);
#else

    /* Get the pointer to the DCD. */
    dcd =  &_ux_system_slave->ux_system_slave_dcd;
 801b902:	4bbe      	ldr	r3, [pc, #760]	@ (801bbfc <_ux_device_stack_alternate_setting_set+0x380>)
 801b904:	681b      	ldr	r3, [r3, #0]
 801b906:	2294      	movs	r2, #148	@ 0x94
 801b908:	18ba      	adds	r2, r7, r2
 801b90a:	6013      	str	r3, [r2, #0]

    /* We may have multiple configurations!  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801b90c:	4bbb      	ldr	r3, [pc, #748]	@ (801bbfc <_ux_device_stack_alternate_setting_set+0x380>)
 801b90e:	681a      	ldr	r2, [r3, #0]
 801b910:	2394      	movs	r3, #148	@ 0x94
 801b912:	005b      	lsls	r3, r3, #1
 801b914:	58d3      	ldr	r3, [r2, r3]
 801b916:	22b0      	movs	r2, #176	@ 0xb0
 801b918:	18ba      	adds	r2, r7, r2
 801b91a:	6013      	str	r3, [r2, #0]
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801b91c:	4bb7      	ldr	r3, [pc, #732]	@ (801bbfc <_ux_device_stack_alternate_setting_set+0x380>)
 801b91e:	681a      	ldr	r2, [r3, #0]
 801b920:	2396      	movs	r3, #150	@ 0x96
 801b922:	005b      	lsls	r3, r3, #1
 801b924:	58d3      	ldr	r3, [r2, r3]
 801b926:	22ac      	movs	r2, #172	@ 0xac
 801b928:	18ba      	adds	r2, r7, r2
 801b92a:	6013      	str	r3, [r2, #0]

    /* Parse the device framework and locate a configuration descriptor. */
    while (device_framework_length != 0)
 801b92c:	e220      	b.n	801bd70 <_ux_device_stack_alternate_setting_set+0x4f4>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801b92e:	20b0      	movs	r0, #176	@ 0xb0
 801b930:	183b      	adds	r3, r7, r0
 801b932:	681b      	ldr	r3, [r3, #0]
 801b934:	781b      	ldrb	r3, [r3, #0]
 801b936:	2290      	movs	r2, #144	@ 0x90
 801b938:	18ba      	adds	r2, r7, r2
 801b93a:	6013      	str	r3, [r2, #0]

        /* And its length.  */
        descriptor_type =*  (device_framework + 1);
 801b93c:	218f      	movs	r1, #143	@ 0x8f
 801b93e:	187b      	adds	r3, r7, r1
 801b940:	183a      	adds	r2, r7, r0
 801b942:	6812      	ldr	r2, [r2, #0]
 801b944:	7852      	ldrb	r2, [r2, #1]
 801b946:	701a      	strb	r2, [r3, #0]
                
        /* Check if this is a configuration descriptor. */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801b948:	187b      	adds	r3, r7, r1
 801b94a:	781b      	ldrb	r3, [r3, #0]
 801b94c:	2b02      	cmp	r3, #2
 801b94e:	d000      	beq.n	801b952 <_ux_device_stack_alternate_setting_set+0xd6>
 801b950:	e1fd      	b.n	801bd4e <_ux_device_stack_alternate_setting_set+0x4d2>
        {

            /* Parse the descriptor in something more readable. */
            _ux_utility_descriptor_parse(device_framework,
 801b952:	2458      	movs	r4, #88	@ 0x58
 801b954:	193b      	adds	r3, r7, r4
 801b956:	49aa      	ldr	r1, [pc, #680]	@ (801bc00 <_ux_device_stack_alternate_setting_set+0x384>)
 801b958:	183a      	adds	r2, r7, r0
 801b95a:	6810      	ldr	r0, [r2, #0]
 801b95c:	2208      	movs	r2, #8
 801b95e:	f7fc fbf2 	bl	8018146 <_ux_utility_descriptor_parse>
                        _ux_system_configuration_descriptor_structure,
                        UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &configuration_descriptor);

            /* Now we need to check the configuration value.  */
            if (configuration_descriptor.bConfigurationValue == device -> ux_slave_device_configuration_selected)
 801b962:	0020      	movs	r0, r4
 801b964:	183b      	adds	r3, r7, r0
 801b966:	691a      	ldr	r2, [r3, #16]
 801b968:	2398      	movs	r3, #152	@ 0x98
 801b96a:	18fb      	adds	r3, r7, r3
 801b96c:	681b      	ldr	r3, [r3, #0]
 801b96e:	21cc      	movs	r1, #204	@ 0xcc
 801b970:	585b      	ldr	r3, [r3, r1]
 801b972:	429a      	cmp	r2, r3
 801b974:	d000      	beq.n	801b978 <_ux_device_stack_alternate_setting_set+0xfc>
 801b976:	e1ea      	b.n	801bd4e <_ux_device_stack_alternate_setting_set+0x4d2>
            {

                /* Limit the search in current configuration descriptor. */
                device_framework_length = configuration_descriptor.wTotalLength;
 801b978:	183b      	adds	r3, r7, r0
 801b97a:	689b      	ldr	r3, [r3, #8]
 801b97c:	22ac      	movs	r2, #172	@ 0xac
 801b97e:	18ba      	adds	r2, r7, r2
 801b980:	6013      	str	r3, [r2, #0]

                /* We have found the configuration value that was selected by the host   
                   We need to scan all the interface descriptors following this
                   configuration descriptor and locate the interface for which the alternate
                   setting must be changed. */
                while (device_framework_length != 0)
 801b982:	e1dd      	b.n	801bd40 <_ux_device_stack_alternate_setting_set+0x4c4>
                {

                    /* Get the length of the current descriptor.  */
                    descriptor_length =  (ULONG) *device_framework;
 801b984:	20b0      	movs	r0, #176	@ 0xb0
 801b986:	183b      	adds	r3, r7, r0
 801b988:	681b      	ldr	r3, [r3, #0]
 801b98a:	781b      	ldrb	r3, [r3, #0]
 801b98c:	2290      	movs	r2, #144	@ 0x90
 801b98e:	18ba      	adds	r2, r7, r2
 801b990:	6013      	str	r3, [r2, #0]

                    /* And its type.  */
                    descriptor_type = *(device_framework + 1); 
 801b992:	218f      	movs	r1, #143	@ 0x8f
 801b994:	187b      	adds	r3, r7, r1
 801b996:	183a      	adds	r2, r7, r0
 801b998:	6812      	ldr	r2, [r2, #0]
 801b99a:	7852      	ldrb	r2, [r2, #1]
 801b99c:	701a      	strb	r2, [r3, #0]
                
                    /* Check if this is an interface descriptor. */
                    if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 801b99e:	187b      	adds	r3, r7, r1
 801b9a0:	781b      	ldrb	r3, [r3, #0]
 801b9a2:	2b04      	cmp	r3, #4
 801b9a4:	d000      	beq.n	801b9a8 <_ux_device_stack_alternate_setting_set+0x12c>
 801b9a6:	e1ba      	b.n	801bd1e <_ux_device_stack_alternate_setting_set+0x4a2>
                    {

                        /* Parse the descriptor in something more readable. */
                        _ux_utility_descriptor_parse(device_framework,
 801b9a8:	2434      	movs	r4, #52	@ 0x34
 801b9aa:	193b      	adds	r3, r7, r4
 801b9ac:	4995      	ldr	r1, [pc, #596]	@ (801bc04 <_ux_device_stack_alternate_setting_set+0x388>)
 801b9ae:	183a      	adds	r2, r7, r0
 801b9b0:	6810      	ldr	r0, [r2, #0]
 801b9b2:	2209      	movs	r2, #9
 801b9b4:	f7fc fbc7 	bl	8018146 <_ux_utility_descriptor_parse>
                                    _ux_system_interface_descriptor_structure,
                                    UX_INTERFACE_DESCRIPTOR_ENTRIES,
                                    (UCHAR *) &interface_descriptor);

                        /* Check if this is the interface we are searching. */
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 801b9b8:	193b      	adds	r3, r7, r4
 801b9ba:	689b      	ldr	r3, [r3, #8]
 801b9bc:	687a      	ldr	r2, [r7, #4]
 801b9be:	429a      	cmp	r2, r3
 801b9c0:	d000      	beq.n	801b9c4 <_ux_device_stack_alternate_setting_set+0x148>
 801b9c2:	e1ac      	b.n	801bd1e <_ux_device_stack_alternate_setting_set+0x4a2>
                            interface_descriptor.bAlternateSetting == alternate_setting_value)
 801b9c4:	193b      	adds	r3, r7, r4
 801b9c6:	68db      	ldr	r3, [r3, #12]
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 801b9c8:	683a      	ldr	r2, [r7, #0]
 801b9ca:	429a      	cmp	r2, r3
 801b9cc:	d000      	beq.n	801b9d0 <_ux_device_stack_alternate_setting_set+0x154>
 801b9ce:	e1a6      	b.n	801bd1e <_ux_device_stack_alternate_setting_set+0x4a2>
                        {

                            /* We have found the right interface and alternate setting. Before
                               we mount all the endpoints for this interface, we need to
                               unmount the endpoints associated with the previous alternate setting.  */
                            endpoint =  interface -> ux_slave_interface_first_endpoint;
 801b9d0:	23b4      	movs	r3, #180	@ 0xb4
 801b9d2:	18fb      	adds	r3, r7, r3
 801b9d4:	681b      	ldr	r3, [r3, #0]
 801b9d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b9d8:	22a8      	movs	r2, #168	@ 0xa8
 801b9da:	18ba      	adds	r2, r7, r2
 801b9dc:	6013      	str	r3, [r2, #0]
                            while (endpoint != UX_NULL)
 801b9de:	e02c      	b.n	801ba3a <_ux_device_stack_alternate_setting_set+0x1be>
                            {

                                /* Abort any pending transfer.  */
                                _ux_device_stack_transfer_all_request_abort(endpoint, UX_TRANSFER_BUS_RESET);
 801b9e0:	24a8      	movs	r4, #168	@ 0xa8
 801b9e2:	193b      	adds	r3, r7, r4
 801b9e4:	681b      	ldr	r3, [r3, #0]
 801b9e6:	2126      	movs	r1, #38	@ 0x26
 801b9e8:	0018      	movs	r0, r3
 801b9ea:	f001 fdcd 	bl	801d588 <_ux_device_stack_transfer_all_request_abort>

                                /* The device controller must be called to destroy the endpoint.  */
                                dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, (VOID *) endpoint);
 801b9ee:	2194      	movs	r1, #148	@ 0x94
 801b9f0:	187b      	adds	r3, r7, r1
 801b9f2:	681b      	ldr	r3, [r3, #0]
 801b9f4:	699b      	ldr	r3, [r3, #24]
 801b9f6:	193a      	adds	r2, r7, r4
 801b9f8:	6812      	ldr	r2, [r2, #0]
 801b9fa:	1879      	adds	r1, r7, r1
 801b9fc:	6808      	ldr	r0, [r1, #0]
 801b9fe:	210f      	movs	r1, #15
 801ba00:	4798      	blx	r3

                                /* Get the next endpoint.  */
                                next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801ba02:	193b      	adds	r3, r7, r4
 801ba04:	681b      	ldr	r3, [r3, #0]
 801ba06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ba08:	67bb      	str	r3, [r7, #120]	@ 0x78
                
                                /* Free the endpoint.  */
                                endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 801ba0a:	0021      	movs	r1, r4
 801ba0c:	187b      	adds	r3, r7, r1
 801ba0e:	681b      	ldr	r3, [r3, #0]
 801ba10:	2200      	movs	r2, #0
 801ba12:	601a      	str	r2, [r3, #0]
                        
                                /* Make sure the endpoint instance is now cleaned up.  */
                                endpoint -> ux_slave_endpoint_state =  0;
 801ba14:	187b      	adds	r3, r7, r1
 801ba16:	681b      	ldr	r3, [r3, #0]
 801ba18:	2200      	movs	r2, #0
 801ba1a:	605a      	str	r2, [r3, #4]
                                endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
 801ba1c:	187b      	adds	r3, r7, r1
 801ba1e:	681b      	ldr	r3, [r3, #0]
 801ba20:	2200      	movs	r2, #0
 801ba22:	625a      	str	r2, [r3, #36]	@ 0x24
                                endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 801ba24:	187b      	adds	r3, r7, r1
 801ba26:	681b      	ldr	r3, [r3, #0]
 801ba28:	2200      	movs	r2, #0
 801ba2a:	629a      	str	r2, [r3, #40]	@ 0x28
                                endpoint -> ux_slave_endpoint_device =  UX_NULL;
 801ba2c:	187b      	adds	r3, r7, r1
 801ba2e:	681b      	ldr	r3, [r3, #0]
 801ba30:	2200      	movs	r2, #0
 801ba32:	62da      	str	r2, [r3, #44]	@ 0x2c
                                                        
                                /* Now we refresh the endpoint pointer.  */
                                endpoint =  next_endpoint;
 801ba34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801ba36:	187a      	adds	r2, r7, r1
 801ba38:	6013      	str	r3, [r2, #0]
                            while (endpoint != UX_NULL)
 801ba3a:	23a8      	movs	r3, #168	@ 0xa8
 801ba3c:	18fb      	adds	r3, r7, r3
 801ba3e:	681b      	ldr	r3, [r3, #0]
 801ba40:	2b00      	cmp	r3, #0
 801ba42:	d1cd      	bne.n	801b9e0 <_ux_device_stack_alternate_setting_set+0x164>
                            }

                            /* Now clear the interface endpoint entry.  */
                            interface -> ux_slave_interface_first_endpoint = UX_NULL;
 801ba44:	23b4      	movs	r3, #180	@ 0xb4
 801ba46:	18fb      	adds	r3, r7, r3
 801ba48:	681b      	ldr	r3, [r3, #0]
 801ba4a:	2200      	movs	r2, #0
 801ba4c:	635a      	str	r2, [r3, #52]	@ 0x34

                            /* Point beyond the interface descriptor.  */
                            device_framework_length -=  (ULONG) *device_framework;
 801ba4e:	21b0      	movs	r1, #176	@ 0xb0
 801ba50:	187b      	adds	r3, r7, r1
 801ba52:	681b      	ldr	r3, [r3, #0]
 801ba54:	781b      	ldrb	r3, [r3, #0]
 801ba56:	001a      	movs	r2, r3
 801ba58:	20ac      	movs	r0, #172	@ 0xac
 801ba5a:	183b      	adds	r3, r7, r0
 801ba5c:	681b      	ldr	r3, [r3, #0]
 801ba5e:	1a9b      	subs	r3, r3, r2
 801ba60:	183a      	adds	r2, r7, r0
 801ba62:	6013      	str	r3, [r2, #0]
                            device_framework +=  (ULONG) *device_framework;
 801ba64:	187b      	adds	r3, r7, r1
 801ba66:	681b      	ldr	r3, [r3, #0]
 801ba68:	781b      	ldrb	r3, [r3, #0]
 801ba6a:	001a      	movs	r2, r3
 801ba6c:	187b      	adds	r3, r7, r1
 801ba6e:	681b      	ldr	r3, [r3, #0]
 801ba70:	189b      	adds	r3, r3, r2
 801ba72:	187a      	adds	r2, r7, r1
 801ba74:	6013      	str	r3, [r2, #0]
                        
                            /* Parse the device framework and locate endpoint descriptor(s).  */
                            while (device_framework_length != 0)
 801ba76:	e10a      	b.n	801bc8e <_ux_device_stack_alternate_setting_set+0x412>
                            {
                        
                                /* Get the length of the current descriptor.  */
                                descriptor_length =  (ULONG) *device_framework;
 801ba78:	22b0      	movs	r2, #176	@ 0xb0
 801ba7a:	18bb      	adds	r3, r7, r2
 801ba7c:	681b      	ldr	r3, [r3, #0]
 801ba7e:	781b      	ldrb	r3, [r3, #0]
 801ba80:	2190      	movs	r1, #144	@ 0x90
 801ba82:	1879      	adds	r1, r7, r1
 801ba84:	600b      	str	r3, [r1, #0]
                        
                                /* And its type.  */
                                descriptor_type =  *(device_framework + 1);
 801ba86:	218f      	movs	r1, #143	@ 0x8f
 801ba88:	187b      	adds	r3, r7, r1
 801ba8a:	18ba      	adds	r2, r7, r2
 801ba8c:	6812      	ldr	r2, [r2, #0]
 801ba8e:	7852      	ldrb	r2, [r2, #1]
 801ba90:	701a      	strb	r2, [r3, #0]
                                        
                                /* Check if this is an endpoint descriptor.  */
                                switch(descriptor_type)
 801ba92:	187b      	adds	r3, r7, r1
 801ba94:	781b      	ldrb	r3, [r3, #0]
 801ba96:	2b05      	cmp	r3, #5
 801ba98:	d008      	beq.n	801baac <_ux_device_stack_alternate_setting_set+0x230>
 801ba9a:	dd00      	ble.n	801ba9e <_ux_device_stack_alternate_setting_set+0x222>
 801ba9c:	e0e5      	b.n	801bc6a <_ux_device_stack_alternate_setting_set+0x3ee>
 801ba9e:	2b02      	cmp	r3, #2
 801baa0:	d100      	bne.n	801baa4 <_ux_device_stack_alternate_setting_set+0x228>
 801baa2:	e0db      	b.n	801bc5c <_ux_device_stack_alternate_setting_set+0x3e0>
 801baa4:	2b04      	cmp	r3, #4
 801baa6:	d100      	bne.n	801baaa <_ux_device_stack_alternate_setting_set+0x22e>
 801baa8:	e0d8      	b.n	801bc5c <_ux_device_stack_alternate_setting_set+0x3e0>


                                default:
                                
                                    /* We have found another descriptor embedded in the interface. Ignore it.  */
                                    break;
 801baaa:	e0de      	b.n	801bc6a <_ux_device_stack_alternate_setting_set+0x3ee>
                                    endpoint = device -> ux_slave_device_endpoints_pool;
 801baac:	2198      	movs	r1, #152	@ 0x98
 801baae:	187b      	adds	r3, r7, r1
 801bab0:	681b      	ldr	r3, [r3, #0]
 801bab2:	22fc      	movs	r2, #252	@ 0xfc
 801bab4:	589b      	ldr	r3, [r3, r2]
 801bab6:	22a8      	movs	r2, #168	@ 0xa8
 801bab8:	18ba      	adds	r2, r7, r2
 801baba:	6013      	str	r3, [r2, #0]
                                    endpoints_pool_number = device -> ux_slave_device_endpoints_pool_number;
 801babc:	187b      	adds	r3, r7, r1
 801babe:	681a      	ldr	r2, [r3, #0]
 801bac0:	2380      	movs	r3, #128	@ 0x80
 801bac2:	005b      	lsls	r3, r3, #1
 801bac4:	58d3      	ldr	r3, [r2, r3]
 801bac6:	22a0      	movs	r2, #160	@ 0xa0
 801bac8:	18ba      	adds	r2, r7, r2
 801baca:	6013      	str	r3, [r2, #0]
                                    while (endpoints_pool_number != 0)
 801bacc:	e016      	b.n	801bafc <_ux_device_stack_alternate_setting_set+0x280>
                                        if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 801bace:	22a8      	movs	r2, #168	@ 0xa8
 801bad0:	18bb      	adds	r3, r7, r2
 801bad2:	681b      	ldr	r3, [r3, #0]
 801bad4:	681b      	ldr	r3, [r3, #0]
 801bad6:	2b00      	cmp	r3, #0
 801bad8:	d104      	bne.n	801bae4 <_ux_device_stack_alternate_setting_set+0x268>
                                            endpoint ->    ux_slave_endpoint_status = UX_USED;
 801bada:	18bb      	adds	r3, r7, r2
 801badc:	681b      	ldr	r3, [r3, #0]
 801bade:	2201      	movs	r2, #1
 801bae0:	601a      	str	r2, [r3, #0]
                                            break;
 801bae2:	e010      	b.n	801bb06 <_ux_device_stack_alternate_setting_set+0x28a>
                                        endpoint++;
 801bae4:	22a8      	movs	r2, #168	@ 0xa8
 801bae6:	18bb      	adds	r3, r7, r2
 801bae8:	681b      	ldr	r3, [r3, #0]
 801baea:	3390      	adds	r3, #144	@ 0x90
 801baec:	18ba      	adds	r2, r7, r2
 801baee:	6013      	str	r3, [r2, #0]
                                       endpoints_pool_number--; 
 801baf0:	22a0      	movs	r2, #160	@ 0xa0
 801baf2:	18bb      	adds	r3, r7, r2
 801baf4:	681b      	ldr	r3, [r3, #0]
 801baf6:	3b01      	subs	r3, #1
 801baf8:	18ba      	adds	r2, r7, r2
 801bafa:	6013      	str	r3, [r2, #0]
                                    while (endpoints_pool_number != 0)
 801bafc:	23a0      	movs	r3, #160	@ 0xa0
 801bafe:	18fb      	adds	r3, r7, r3
 801bb00:	681b      	ldr	r3, [r3, #0]
 801bb02:	2b00      	cmp	r3, #0
 801bb04:	d1e3      	bne.n	801bace <_ux_device_stack_alternate_setting_set+0x252>
                                    if (endpoints_pool_number == 0)
 801bb06:	23a0      	movs	r3, #160	@ 0xa0
 801bb08:	18fb      	adds	r3, r7, r3
 801bb0a:	681b      	ldr	r3, [r3, #0]
 801bb0c:	2b00      	cmp	r3, #0
 801bb0e:	d101      	bne.n	801bb14 <_ux_device_stack_alternate_setting_set+0x298>
                                        return(UX_MEMORY_INSUFFICIENT);
 801bb10:	2312      	movs	r3, #18
 801bb12:	e134      	b.n	801bd7e <_ux_device_stack_alternate_setting_set+0x502>
                                                    (UCHAR *) &endpoint -> ux_slave_endpoint_descriptor);
 801bb14:	24a8      	movs	r4, #168	@ 0xa8
 801bb16:	193b      	adds	r3, r7, r4
 801bb18:	681b      	ldr	r3, [r3, #0]
 801bb1a:	330c      	adds	r3, #12
                                    _ux_utility_descriptor_parse(device_framework,
 801bb1c:	493a      	ldr	r1, [pc, #232]	@ (801bc08 <_ux_device_stack_alternate_setting_set+0x38c>)
 801bb1e:	22b0      	movs	r2, #176	@ 0xb0
 801bb20:	18ba      	adds	r2, r7, r2
 801bb22:	6810      	ldr	r0, [r2, #0]
 801bb24:	2206      	movs	r2, #6
 801bb26:	f7fc fb0e 	bl	8018146 <_ux_utility_descriptor_parse>
                                    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801bb2a:	0021      	movs	r1, r4
 801bb2c:	187b      	adds	r3, r7, r1
 801bb2e:	681b      	ldr	r3, [r3, #0]
 801bb30:	3330      	adds	r3, #48	@ 0x30
 801bb32:	2280      	movs	r2, #128	@ 0x80
 801bb34:	18ba      	adds	r2, r7, r2
 801bb36:	6013      	str	r3, [r2, #0]
                                            endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801bb38:	187b      	adds	r3, r7, r1
 801bb3a:	681b      	ldr	r3, [r3, #0]
 801bb3c:	69db      	ldr	r3, [r3, #28]
                                    max_transfer_length =
 801bb3e:	055b      	lsls	r3, r3, #21
 801bb40:	0d5b      	lsrs	r3, r3, #21
 801bb42:	209c      	movs	r0, #156	@ 0x9c
 801bb44:	183a      	adds	r2, r7, r0
 801bb46:	6013      	str	r3, [r2, #0]
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801bb48:	4b2c      	ldr	r3, [pc, #176]	@ (801bbfc <_ux_device_stack_alternate_setting_set+0x380>)
 801bb4a:	681a      	ldr	r2, [r3, #0]
 801bb4c:	23d0      	movs	r3, #208	@ 0xd0
 801bb4e:	005b      	lsls	r3, r3, #1
 801bb50:	58d3      	ldr	r3, [r2, r3]
 801bb52:	2b02      	cmp	r3, #2
 801bb54:	d11b      	bne.n	801bb8e <_ux_device_stack_alternate_setting_set+0x312>
                                        (endpoint -> ux_slave_endpoint_descriptor.bmAttributes & 0x1u))
 801bb56:	187b      	adds	r3, r7, r1
 801bb58:	681b      	ldr	r3, [r3, #0]
 801bb5a:	699b      	ldr	r3, [r3, #24]
 801bb5c:	2201      	movs	r2, #1
 801bb5e:	4013      	ands	r3, r2
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801bb60:	d015      	beq.n	801bb8e <_ux_device_stack_alternate_setting_set+0x312>
                                        n_trans = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801bb62:	187b      	adds	r3, r7, r1
 801bb64:	681b      	ldr	r3, [r3, #0]
 801bb66:	69da      	ldr	r2, [r3, #28]
 801bb68:	23c0      	movs	r3, #192	@ 0xc0
 801bb6a:	015b      	lsls	r3, r3, #5
 801bb6c:	4013      	ands	r3, r2
 801bb6e:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                        if (n_trans)
 801bb70:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801bb72:	2b00      	cmp	r3, #0
 801bb74:	d00b      	beq.n	801bb8e <_ux_device_stack_alternate_setting_set+0x312>
                                            n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 801bb76:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801bb78:	0adb      	lsrs	r3, r3, #11
 801bb7a:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                            n_trans ++;
 801bb7c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801bb7e:	3301      	adds	r3, #1
 801bb80:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                            max_transfer_length *= n_trans;
 801bb82:	183b      	adds	r3, r7, r0
 801bb84:	681b      	ldr	r3, [r3, #0]
 801bb86:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801bb88:	4353      	muls	r3, r2
 801bb8a:	183a      	adds	r2, r7, r0
 801bb8c:	6013      	str	r3, [r2, #0]
                                    transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 801bb8e:	2180      	movs	r1, #128	@ 0x80
 801bb90:	187b      	adds	r3, r7, r1
 801bb92:	681b      	ldr	r3, [r3, #0]
 801bb94:	229c      	movs	r2, #156	@ 0x9c
 801bb96:	18ba      	adds	r2, r7, r2
 801bb98:	6812      	ldr	r2, [r2, #0]
 801bb9a:	621a      	str	r2, [r3, #32]
                                    transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 801bb9c:	187b      	adds	r3, r7, r1
 801bb9e:	681b      	ldr	r3, [r3, #0]
 801bba0:	24a8      	movs	r4, #168	@ 0xa8
 801bba2:	193a      	adds	r2, r7, r4
 801bba4:	6812      	ldr	r2, [r2, #0]
 801bba6:	609a      	str	r2, [r3, #8]
                                    transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 801bba8:	187b      	adds	r3, r7, r1
 801bbaa:	681b      	ldr	r3, [r3, #0]
 801bbac:	2201      	movs	r2, #1
 801bbae:	4252      	negs	r2, r2
 801bbb0:	64da      	str	r2, [r3, #76]	@ 0x4c
                                    endpoint -> ux_slave_endpoint_interface =  interface;
 801bbb2:	193b      	adds	r3, r7, r4
 801bbb4:	681b      	ldr	r3, [r3, #0]
 801bbb6:	22b4      	movs	r2, #180	@ 0xb4
 801bbb8:	18ba      	adds	r2, r7, r2
 801bbba:	6812      	ldr	r2, [r2, #0]
 801bbbc:	629a      	str	r2, [r3, #40]	@ 0x28
                                    endpoint -> ux_slave_endpoint_device =  device;
 801bbbe:	193b      	adds	r3, r7, r4
 801bbc0:	681b      	ldr	r3, [r3, #0]
 801bbc2:	2298      	movs	r2, #152	@ 0x98
 801bbc4:	18ba      	adds	r2, r7, r2
 801bbc6:	6812      	ldr	r2, [r2, #0]
 801bbc8:	62da      	str	r2, [r3, #44]	@ 0x2c
                                    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 801bbca:	2194      	movs	r1, #148	@ 0x94
 801bbcc:	187b      	adds	r3, r7, r1
 801bbce:	681b      	ldr	r3, [r3, #0]
 801bbd0:	699b      	ldr	r3, [r3, #24]
 801bbd2:	193a      	adds	r2, r7, r4
 801bbd4:	6812      	ldr	r2, [r2, #0]
 801bbd6:	1879      	adds	r1, r7, r1
 801bbd8:	6808      	ldr	r0, [r1, #0]
 801bbda:	210e      	movs	r1, #14
 801bbdc:	4798      	blx	r3
 801bbde:	0003      	movs	r3, r0
 801bbe0:	2184      	movs	r1, #132	@ 0x84
 801bbe2:	187a      	adds	r2, r7, r1
 801bbe4:	6013      	str	r3, [r2, #0]
                                    if (status != UX_SUCCESS)
 801bbe6:	187b      	adds	r3, r7, r1
 801bbe8:	681b      	ldr	r3, [r3, #0]
 801bbea:	2b00      	cmp	r3, #0
 801bbec:	d00e      	beq.n	801bc0c <_ux_device_stack_alternate_setting_set+0x390>
                                        endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 801bbee:	193b      	adds	r3, r7, r4
 801bbf0:	681b      	ldr	r3, [r3, #0]
 801bbf2:	2200      	movs	r2, #0
 801bbf4:	601a      	str	r2, [r3, #0]
                                        return(status);
 801bbf6:	187b      	adds	r3, r7, r1
 801bbf8:	681b      	ldr	r3, [r3, #0]
 801bbfa:	e0c0      	b.n	801bd7e <_ux_device_stack_alternate_setting_set+0x502>
 801bbfc:	20011c18 	.word	0x20011c18
 801bc00:	2000002c 	.word	0x2000002c
 801bc04:	20000034 	.word	0x20000034
 801bc08:	20000014 	.word	0x20000014
                                    if (interface -> ux_slave_interface_first_endpoint == UX_NULL)
 801bc0c:	22b4      	movs	r2, #180	@ 0xb4
 801bc0e:	18bb      	adds	r3, r7, r2
 801bc10:	681b      	ldr	r3, [r3, #0]
 801bc12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801bc14:	2b00      	cmp	r3, #0
 801bc16:	d106      	bne.n	801bc26 <_ux_device_stack_alternate_setting_set+0x3aa>
                                        interface -> ux_slave_interface_first_endpoint =  endpoint;
 801bc18:	18bb      	adds	r3, r7, r2
 801bc1a:	681b      	ldr	r3, [r3, #0]
 801bc1c:	22a8      	movs	r2, #168	@ 0xa8
 801bc1e:	18ba      	adds	r2, r7, r2
 801bc20:	6812      	ldr	r2, [r2, #0]
 801bc22:	635a      	str	r2, [r3, #52]	@ 0x34
                                    break;
 801bc24:	e022      	b.n	801bc6c <_ux_device_stack_alternate_setting_set+0x3f0>
                                        endpoint_link =  interface -> ux_slave_interface_first_endpoint;
 801bc26:	23b4      	movs	r3, #180	@ 0xb4
 801bc28:	18fb      	adds	r3, r7, r3
 801bc2a:	681b      	ldr	r3, [r3, #0]
 801bc2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801bc2e:	22a4      	movs	r2, #164	@ 0xa4
 801bc30:	18ba      	adds	r2, r7, r2
 801bc32:	6013      	str	r3, [r2, #0]
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801bc34:	e005      	b.n	801bc42 <_ux_device_stack_alternate_setting_set+0x3c6>
                                            endpoint_link =  endpoint_link -> ux_slave_endpoint_next_endpoint;
 801bc36:	22a4      	movs	r2, #164	@ 0xa4
 801bc38:	18bb      	adds	r3, r7, r2
 801bc3a:	681b      	ldr	r3, [r3, #0]
 801bc3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801bc3e:	18ba      	adds	r2, r7, r2
 801bc40:	6013      	str	r3, [r2, #0]
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801bc42:	22a4      	movs	r2, #164	@ 0xa4
 801bc44:	18bb      	adds	r3, r7, r2
 801bc46:	681b      	ldr	r3, [r3, #0]
 801bc48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801bc4a:	2b00      	cmp	r3, #0
 801bc4c:	d1f3      	bne.n	801bc36 <_ux_device_stack_alternate_setting_set+0x3ba>
                                        endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 801bc4e:	18bb      	adds	r3, r7, r2
 801bc50:	681b      	ldr	r3, [r3, #0]
 801bc52:	22a8      	movs	r2, #168	@ 0xa8
 801bc54:	18ba      	adds	r2, r7, r2
 801bc56:	6812      	ldr	r2, [r2, #0]
 801bc58:	625a      	str	r2, [r3, #36]	@ 0x24
                                    break;
 801bc5a:	e007      	b.n	801bc6c <_ux_device_stack_alternate_setting_set+0x3f0>
                                    device_framework_length =  descriptor_length;
 801bc5c:	2390      	movs	r3, #144	@ 0x90
 801bc5e:	18fb      	adds	r3, r7, r3
 801bc60:	681b      	ldr	r3, [r3, #0]
 801bc62:	22ac      	movs	r2, #172	@ 0xac
 801bc64:	18ba      	adds	r2, r7, r2
 801bc66:	6013      	str	r3, [r2, #0]
                                    break;
 801bc68:	e000      	b.n	801bc6c <_ux_device_stack_alternate_setting_set+0x3f0>
                                    break;
 801bc6a:	46c0      	nop			@ (mov r8, r8)
                                }
                        
                                /* Adjust what is left of the device framework.  */
                                device_framework_length -=  descriptor_length;
 801bc6c:	21ac      	movs	r1, #172	@ 0xac
 801bc6e:	187b      	adds	r3, r7, r1
 801bc70:	681a      	ldr	r2, [r3, #0]
 801bc72:	2090      	movs	r0, #144	@ 0x90
 801bc74:	183b      	adds	r3, r7, r0
 801bc76:	681b      	ldr	r3, [r3, #0]
 801bc78:	1ad3      	subs	r3, r2, r3
 801bc7a:	187a      	adds	r2, r7, r1
 801bc7c:	6013      	str	r3, [r2, #0]
                        
                                /* Point to the next descriptor.  */
                                device_framework +=  descriptor_length;
 801bc7e:	21b0      	movs	r1, #176	@ 0xb0
 801bc80:	187b      	adds	r3, r7, r1
 801bc82:	681a      	ldr	r2, [r3, #0]
 801bc84:	183b      	adds	r3, r7, r0
 801bc86:	681b      	ldr	r3, [r3, #0]
 801bc88:	18d3      	adds	r3, r2, r3
 801bc8a:	187a      	adds	r2, r7, r1
 801bc8c:	6013      	str	r3, [r2, #0]
                            while (device_framework_length != 0)
 801bc8e:	23ac      	movs	r3, #172	@ 0xac
 801bc90:	18fb      	adds	r3, r7, r3
 801bc92:	681b      	ldr	r3, [r3, #0]
 801bc94:	2b00      	cmp	r3, #0
 801bc96:	d000      	beq.n	801bc9a <_ux_device_stack_alternate_setting_set+0x41e>
 801bc98:	e6ee      	b.n	801ba78 <_ux_device_stack_alternate_setting_set+0x1fc>
                            }

                            /* The interface descriptor in the current class must be changed to the new alternate setting.  */
                            _ux_utility_memory_copy(&interface -> ux_slave_interface_descriptor, &interface_descriptor, sizeof(UX_INTERFACE_DESCRIPTOR)); /* Use case of memcpy is verified. */
 801bc9a:	24b4      	movs	r4, #180	@ 0xb4
 801bc9c:	193b      	adds	r3, r7, r4
 801bc9e:	681b      	ldr	r3, [r3, #0]
 801bca0:	330c      	adds	r3, #12
 801bca2:	2234      	movs	r2, #52	@ 0x34
 801bca4:	18b9      	adds	r1, r7, r2
 801bca6:	2224      	movs	r2, #36	@ 0x24
 801bca8:	0018      	movs	r0, r3
 801bcaa:	f7fc fcbb 	bl	8018624 <_ux_utility_memory_copy>
                            
                            /* Get the class for the interface.  */
                            class =  _ux_system_slave -> ux_system_slave_interface_class_array[interface -> ux_slave_interface_descriptor.bInterfaceNumber];
 801bcae:	4b36      	ldr	r3, [pc, #216]	@ (801bd88 <_ux_device_stack_alternate_setting_set+0x50c>)
 801bcb0:	681a      	ldr	r2, [r3, #0]
 801bcb2:	193b      	adds	r3, r7, r4
 801bcb4:	681b      	ldr	r3, [r3, #0]
 801bcb6:	695b      	ldr	r3, [r3, #20]
 801bcb8:	3358      	adds	r3, #88	@ 0x58
 801bcba:	009b      	lsls	r3, r3, #2
 801bcbc:	589b      	ldr	r3, [r3, r2]
 801bcbe:	2288      	movs	r2, #136	@ 0x88
 801bcc0:	18b9      	adds	r1, r7, r2
 801bcc2:	600b      	str	r3, [r1, #0]

                            /* Check if class driver is available. */
                            if (class == UX_NULL || class -> ux_slave_class_status == UX_UNUSED)
 801bcc4:	18bb      	adds	r3, r7, r2
 801bcc6:	681b      	ldr	r3, [r3, #0]
 801bcc8:	2b00      	cmp	r3, #0
 801bcca:	d004      	beq.n	801bcd6 <_ux_device_stack_alternate_setting_set+0x45a>
 801bccc:	18bb      	adds	r3, r7, r2
 801bcce:	681b      	ldr	r3, [r3, #0]
 801bcd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801bcd2:	2b00      	cmp	r3, #0
 801bcd4:	d101      	bne.n	801bcda <_ux_device_stack_alternate_setting_set+0x45e>
                            {

                                return (UX_NO_CLASS_MATCH);
 801bcd6:	2357      	movs	r3, #87	@ 0x57
 801bcd8:	e051      	b.n	801bd7e <_ux_device_stack_alternate_setting_set+0x502>
                            }
                        
                            /* The interface attached to this configuration must be changed at the class
                               level.  */
                            class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_CHANGE;
 801bcda:	2008      	movs	r0, #8
 801bcdc:	183b      	adds	r3, r7, r0
 801bcde:	2206      	movs	r2, #6
 801bce0:	601a      	str	r2, [r3, #0]
                            class_command.ux_slave_class_command_interface =   (VOID *) interface;
 801bce2:	183b      	adds	r3, r7, r0
 801bce4:	21b4      	movs	r1, #180	@ 0xb4
 801bce6:	187a      	adds	r2, r7, r1
 801bce8:	6812      	ldr	r2, [r2, #0]
 801bcea:	609a      	str	r2, [r3, #8]

                            /* And store it.  */
                            class_command.ux_slave_class_command_class_ptr =  class;
 801bcec:	183b      	adds	r3, r7, r0
 801bcee:	2488      	movs	r4, #136	@ 0x88
 801bcf0:	193a      	adds	r2, r7, r4
 801bcf2:	6812      	ldr	r2, [r2, #0]
 801bcf4:	621a      	str	r2, [r3, #32]
                            
                            /* We can now memorize the interface pointer associated with this class.  */
                            class -> ux_slave_class_interface = interface;
 801bcf6:	193b      	adds	r3, r7, r4
 801bcf8:	681a      	ldr	r2, [r3, #0]
 801bcfa:	2388      	movs	r3, #136	@ 0x88
 801bcfc:	005b      	lsls	r3, r3, #1
 801bcfe:	1879      	adds	r1, r7, r1
 801bd00:	6809      	ldr	r1, [r1, #0]
 801bd02:	50d1      	str	r1, [r2, r3]
                            
                            /* We have found a potential candidate. Call this registered class entry function to change the alternate setting.  */
                            status = class -> ux_slave_class_entry_function(&class_command);
 801bd04:	193b      	adds	r3, r7, r4
 801bd06:	681b      	ldr	r3, [r3, #0]
 801bd08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801bd0a:	183a      	adds	r2, r7, r0
 801bd0c:	0010      	movs	r0, r2
 801bd0e:	4798      	blx	r3
 801bd10:	0003      	movs	r3, r0
 801bd12:	2284      	movs	r2, #132	@ 0x84
 801bd14:	18b9      	adds	r1, r7, r2
 801bd16:	600b      	str	r3, [r1, #0]

                            /* We are done here.  */
                            return(status); 
 801bd18:	18bb      	adds	r3, r7, r2
 801bd1a:	681b      	ldr	r3, [r3, #0]
 801bd1c:	e02f      	b.n	801bd7e <_ux_device_stack_alternate_setting_set+0x502>
                        }
                    }               

                    /* Adjust what is left of the device framework.  */
                    device_framework_length -=  descriptor_length;
 801bd1e:	21ac      	movs	r1, #172	@ 0xac
 801bd20:	187b      	adds	r3, r7, r1
 801bd22:	681a      	ldr	r2, [r3, #0]
 801bd24:	2090      	movs	r0, #144	@ 0x90
 801bd26:	183b      	adds	r3, r7, r0
 801bd28:	681b      	ldr	r3, [r3, #0]
 801bd2a:	1ad3      	subs	r3, r2, r3
 801bd2c:	187a      	adds	r2, r7, r1
 801bd2e:	6013      	str	r3, [r2, #0]

                    /* Point to the next descriptor.  */
                    device_framework +=  descriptor_length;
 801bd30:	21b0      	movs	r1, #176	@ 0xb0
 801bd32:	187b      	adds	r3, r7, r1
 801bd34:	681a      	ldr	r2, [r3, #0]
 801bd36:	183b      	adds	r3, r7, r0
 801bd38:	681b      	ldr	r3, [r3, #0]
 801bd3a:	18d3      	adds	r3, r2, r3
 801bd3c:	187a      	adds	r2, r7, r1
 801bd3e:	6013      	str	r3, [r2, #0]
                while (device_framework_length != 0)
 801bd40:	23ac      	movs	r3, #172	@ 0xac
 801bd42:	18fb      	adds	r3, r7, r3
 801bd44:	681b      	ldr	r3, [r3, #0]
 801bd46:	2b00      	cmp	r3, #0
 801bd48:	d000      	beq.n	801bd4c <_ux_device_stack_alternate_setting_set+0x4d0>
 801bd4a:	e61b      	b.n	801b984 <_ux_device_stack_alternate_setting_set+0x108>
                }

                /* In case alter setting not found, report protocol error. */
                break;
 801bd4c:	e016      	b.n	801bd7c <_ux_device_stack_alternate_setting_set+0x500>
            }
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801bd4e:	21ac      	movs	r1, #172	@ 0xac
 801bd50:	187b      	adds	r3, r7, r1
 801bd52:	681a      	ldr	r2, [r3, #0]
 801bd54:	2090      	movs	r0, #144	@ 0x90
 801bd56:	183b      	adds	r3, r7, r0
 801bd58:	681b      	ldr	r3, [r3, #0]
 801bd5a:	1ad3      	subs	r3, r2, r3
 801bd5c:	187a      	adds	r2, r7, r1
 801bd5e:	6013      	str	r3, [r2, #0]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801bd60:	21b0      	movs	r1, #176	@ 0xb0
 801bd62:	187b      	adds	r3, r7, r1
 801bd64:	681a      	ldr	r2, [r3, #0]
 801bd66:	183b      	adds	r3, r7, r0
 801bd68:	681b      	ldr	r3, [r3, #0]
 801bd6a:	18d3      	adds	r3, r2, r3
 801bd6c:	187a      	adds	r2, r7, r1
 801bd6e:	6013      	str	r3, [r2, #0]
    while (device_framework_length != 0)
 801bd70:	23ac      	movs	r3, #172	@ 0xac
 801bd72:	18fb      	adds	r3, r7, r3
 801bd74:	681b      	ldr	r3, [r3, #0]
 801bd76:	2b00      	cmp	r3, #0
 801bd78:	d000      	beq.n	801bd7c <_ux_device_stack_alternate_setting_set+0x500>
 801bd7a:	e5d8      	b.n	801b92e <_ux_device_stack_alternate_setting_set+0xb2>
    }

    /* Return error completion.  */
    return(UX_ERROR);
 801bd7c:	23ff      	movs	r3, #255	@ 0xff
#endif
}
 801bd7e:	0018      	movs	r0, r3
 801bd80:	46bd      	mov	sp, r7
 801bd82:	b02f      	add	sp, #188	@ 0xbc
 801bd84:	bd90      	pop	{r4, r7, pc}
 801bd86:	46c0      	nop			@ (mov r8, r8)
 801bd88:	20011c18 	.word	0x20011c18

0801bd8c <_ux_device_stack_class_register>:
UINT  _ux_device_stack_class_register(UCHAR *class_name,
                        UINT (*class_entry_function)(struct UX_SLAVE_CLASS_COMMAND_STRUCT *),
                        ULONG configuration_number,
                        ULONG interface_number,
                        VOID *parameter)
{
 801bd8c:	b580      	push	{r7, lr}
 801bd8e:	b094      	sub	sp, #80	@ 0x50
 801bd90:	af00      	add	r7, sp, #0
 801bd92:	60f8      	str	r0, [r7, #12]
 801bd94:	60b9      	str	r1, [r7, #8]
 801bd96:	607a      	str	r2, [r7, #4]
 801bd98:	603b      	str	r3, [r7, #0]

UX_SLAVE_CLASS              *class_inst;
UINT                        status;
UX_SLAVE_CLASS_COMMAND      command;
UINT                        class_name_length =  0;
 801bd9a:	2300      	movs	r3, #0
 801bd9c:	617b      	str	r3, [r7, #20]
ULONG                       class_index;
#endif


    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(class_name, &class_name_length, UX_MAX_CLASS_NAME_LENGTH);
 801bd9e:	2314      	movs	r3, #20
 801bda0:	18f9      	adds	r1, r7, r3
 801bda2:	68fb      	ldr	r3, [r7, #12]
 801bda4:	223f      	movs	r2, #63	@ 0x3f
 801bda6:	0018      	movs	r0, r3
 801bda8:	f7fc fe6a 	bl	8018a80 <_ux_utility_string_length_check>
 801bdac:	0003      	movs	r3, r0
 801bdae:	647b      	str	r3, [r7, #68]	@ 0x44
    if (status)
 801bdb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801bdb2:	2b00      	cmp	r3, #0
 801bdb4:	d001      	beq.n	801bdba <_ux_device_stack_class_register+0x2e>
        return(status);
 801bdb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801bdb8:	e04f      	b.n	801be5a <_ux_device_stack_class_register+0xce>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLASS_REGISTER, class_name, interface_number, parameter, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get first class.  */
    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801bdba:	4b2a      	ldr	r3, [pc, #168]	@ (801be64 <_ux_device_stack_class_register+0xd8>)
 801bdbc:	681a      	ldr	r2, [r3, #0]
 801bdbe:	23ae      	movs	r3, #174	@ 0xae
 801bdc0:	005b      	lsls	r3, r3, #1
 801bdc2:	58d3      	ldr	r3, [r2, r3]
 801bdc4:	64fb      	str	r3, [r7, #76]	@ 0x4c

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
    /* We need to parse the class table to find an empty spot.  */
    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 801bdc6:	2300      	movs	r3, #0
 801bdc8:	64bb      	str	r3, [r7, #72]	@ 0x48
 801bdca:	e03d      	b.n	801be48 <_ux_device_stack_class_register+0xbc>
    {
#endif

        /* Check if this class is already used.  */
        if (class_inst -> ux_slave_class_status == UX_UNUSED)
 801bdcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801bdce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801bdd0:	2b00      	cmp	r3, #0
 801bdd2:	d132      	bne.n	801be3a <_ux_device_stack_class_register+0xae>

#if defined(UX_NAME_REFERENCED_BY_POINTER)
            class_inst -> ux_slave_class_name = (const UCHAR *)class_name;
#else
            /* We have found a free container for the class. Copy the name (with null-terminator).  */
            _ux_utility_memory_copy(class_inst -> ux_slave_class_name, class_name, class_name_length + 1); /* Use case of memcpy is verified. */
 801bdd4:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 801bdd6:	697b      	ldr	r3, [r7, #20]
 801bdd8:	1c5a      	adds	r2, r3, #1
 801bdda:	68fb      	ldr	r3, [r7, #12]
 801bddc:	0019      	movs	r1, r3
 801bdde:	f7fc fc21 	bl	8018624 <_ux_utility_memory_copy>
#endif
            
            /* Memorize the entry function of this class.  */
            class_inst -> ux_slave_class_entry_function =  class_entry_function;
 801bde2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801bde4:	68ba      	ldr	r2, [r7, #8]
 801bde6:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Memorize the pointer to the application parameter.  */
            class_inst -> ux_slave_class_interface_parameter =  parameter;
 801bde8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801bdea:	2382      	movs	r3, #130	@ 0x82
 801bdec:	005b      	lsls	r3, r3, #1
 801bdee:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801bdf0:	50d1      	str	r1, [r2, r3]
            
            /* Memorize the configuration number on which this instance will be called.  */
            class_inst -> ux_slave_class_configuration_number =  configuration_number;
 801bdf2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801bdf4:	2386      	movs	r3, #134	@ 0x86
 801bdf6:	005b      	lsls	r3, r3, #1
 801bdf8:	6879      	ldr	r1, [r7, #4]
 801bdfa:	50d1      	str	r1, [r2, r3]
            
            /* Memorize the interface number on which this instance will be called.  */
            class_inst -> ux_slave_class_interface_number =  interface_number;
 801bdfc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801bdfe:	2384      	movs	r3, #132	@ 0x84
 801be00:	005b      	lsls	r3, r3, #1
 801be02:	6839      	ldr	r1, [r7, #0]
 801be04:	50d1      	str	r1, [r2, r3]
            
            /* Build all the fields of the Class Command to initialize the class.  */
            command.ux_slave_class_command_request    =  UX_SLAVE_CLASS_COMMAND_INITIALIZE;
 801be06:	2118      	movs	r1, #24
 801be08:	187b      	adds	r3, r7, r1
 801be0a:	2205      	movs	r2, #5
 801be0c:	601a      	str	r2, [r3, #0]
            command.ux_slave_class_command_parameter  =  parameter;
 801be0e:	187b      	adds	r3, r7, r1
 801be10:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801be12:	625a      	str	r2, [r3, #36]	@ 0x24
            command.ux_slave_class_command_class_ptr  =  class_inst;
 801be14:	187b      	adds	r3, r7, r1
 801be16:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801be18:	621a      	str	r2, [r3, #32]

            /* Call the class initialization routine.  */
            status = class_entry_function(&command);
 801be1a:	187a      	adds	r2, r7, r1
 801be1c:	68bb      	ldr	r3, [r7, #8]
 801be1e:	0010      	movs	r0, r2
 801be20:	4798      	blx	r3
 801be22:	0003      	movs	r3, r0
 801be24:	647b      	str	r3, [r7, #68]	@ 0x44
            
            /* Check the status.  */
            if (status != UX_SUCCESS)
 801be26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801be28:	2b00      	cmp	r3, #0
 801be2a:	d001      	beq.n	801be30 <_ux_device_stack_class_register+0xa4>
                return(status);
 801be2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801be2e:	e014      	b.n	801be5a <_ux_device_stack_class_register+0xce>
            
            /* Make this class used now.  */
            class_inst -> ux_slave_class_status = UX_USED;
 801be30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801be32:	2201      	movs	r2, #1
 801be34:	641a      	str	r2, [r3, #64]	@ 0x40

            /* Return successful completion.  */
            return(UX_SUCCESS);
 801be36:	2300      	movs	r3, #0
 801be38:	e00f      	b.n	801be5a <_ux_device_stack_class_register+0xce>
        }

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
        /* Move to the next class.  */
        class_inst ++;
 801be3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801be3c:	3315      	adds	r3, #21
 801be3e:	33ff      	adds	r3, #255	@ 0xff
 801be40:	64fb      	str	r3, [r7, #76]	@ 0x4c
    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 801be42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801be44:	3301      	adds	r3, #1
 801be46:	64bb      	str	r3, [r7, #72]	@ 0x48
 801be48:	4b06      	ldr	r3, [pc, #24]	@ (801be64 <_ux_device_stack_class_register+0xd8>)
 801be4a:	681a      	ldr	r2, [r3, #0]
 801be4c:	23ac      	movs	r3, #172	@ 0xac
 801be4e:	005b      	lsls	r3, r3, #1
 801be50:	58d3      	ldr	r3, [r2, r3]
 801be52:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801be54:	429a      	cmp	r2, r3
 801be56:	d3b9      	bcc.n	801bdcc <_ux_device_stack_class_register+0x40>
    }    
#endif

    /* No more entries in the class table.  */
    return(UX_MEMORY_INSUFFICIENT);
 801be58:	2312      	movs	r3, #18
}
 801be5a:	0018      	movs	r0, r3
 801be5c:	46bd      	mov	sp, r7
 801be5e:	b014      	add	sp, #80	@ 0x50
 801be60:	bd80      	pop	{r7, pc}
 801be62:	46c0      	nop			@ (mov r8, r8)
 801be64:	20011c18 	.word	0x20011c18

0801be68 <_ux_device_stack_clear_feature>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_clear_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 801be68:	b580      	push	{r7, lr}
 801be6a:	b08a      	sub	sp, #40	@ 0x28
 801be6c:	af00      	add	r7, sp, #0
 801be6e:	60f8      	str	r0, [r7, #12]
 801be70:	60b9      	str	r1, [r7, #8]
 801be72:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLEAR_FEATURE, request_type, request_value, request_index, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801be74:	4b2b      	ldr	r3, [pc, #172]	@ (801bf24 <_ux_device_stack_clear_feature+0xbc>)
 801be76:	681b      	ldr	r3, [r3, #0]
 801be78:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801be7a:	4b2a      	ldr	r3, [pc, #168]	@ (801bf24 <_ux_device_stack_clear_feature+0xbc>)
 801be7c:	681b      	ldr	r3, [r3, #0]
 801be7e:	3320      	adds	r3, #32
 801be80:	61bb      	str	r3, [r7, #24]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801be82:	69bb      	ldr	r3, [r7, #24]
 801be84:	333c      	adds	r3, #60	@ 0x3c
 801be86:	617b      	str	r3, [r7, #20]

    /* The request can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801be88:	68fb      	ldr	r3, [r7, #12]
 801be8a:	2203      	movs	r2, #3
 801be8c:	4013      	ands	r3, r2
 801be8e:	d002      	beq.n	801be96 <_ux_device_stack_clear_feature+0x2e>
 801be90:	2b02      	cmp	r3, #2
 801be92:	d013      	beq.n	801bebc <_ux_device_stack_clear_feature+0x54>
 801be94:	e037      	b.n	801bf06 <_ux_device_stack_clear_feature+0x9e>
    {
    
    case UX_REQUEST_TARGET_DEVICE:

        /* Check if we have a DEVICE_REMOTE_WAKEUP Feature.  */
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 801be96:	68bb      	ldr	r3, [r7, #8]
 801be98:	2b01      	cmp	r3, #1
 801be9a:	d13c      	bne.n	801bf16 <_ux_device_stack_clear_feature+0xae>
        {

            /* Check if we have the capability. */
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 801be9c:	4b21      	ldr	r3, [pc, #132]	@ (801bf24 <_ux_device_stack_clear_feature+0xbc>)
 801be9e:	681a      	ldr	r2, [r3, #0]
 801bea0:	23d4      	movs	r3, #212	@ 0xd4
 801bea2:	005b      	lsls	r3, r3, #1
 801bea4:	58d3      	ldr	r3, [r2, r3]
 801bea6:	2b00      	cmp	r3, #0
 801bea8:	d006      	beq.n	801beb8 <_ux_device_stack_clear_feature+0x50>
            {

                /* Disable the feature. */
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_FALSE;
 801beaa:	4b1e      	ldr	r3, [pc, #120]	@ (801bf24 <_ux_device_stack_clear_feature+0xbc>)
 801beac:	681a      	ldr	r2, [r3, #0]
 801beae:	23d6      	movs	r3, #214	@ 0xd6
 801beb0:	005b      	lsls	r3, r3, #1
 801beb2:	2100      	movs	r1, #0
 801beb4:	50d1      	str	r1, [r2, r3]

                /* Protocol error. */
                return (UX_FUNCTION_NOT_SUPPORTED);
        }

        break;
 801beb6:	e02e      	b.n	801bf16 <_ux_device_stack_clear_feature+0xae>
                return (UX_FUNCTION_NOT_SUPPORTED);
 801beb8:	2354      	movs	r3, #84	@ 0x54
 801beba:	e02e      	b.n	801bf1a <_ux_device_stack_clear_feature+0xb2>
    case UX_REQUEST_TARGET_ENDPOINT:

        /* The only clear feature for endpoint is ENDPOINT_STALL. This clears
           the endpoint of the stall situation and resets its data toggle. 
           We need to find the endpoint through the interface(s). */
        interface =  device -> ux_slave_device_first_interface;
 801bebc:	69bb      	ldr	r3, [r7, #24]
 801bebe:	22f0      	movs	r2, #240	@ 0xf0
 801bec0:	589b      	ldr	r3, [r3, r2]
 801bec2:	627b      	str	r3, [r7, #36]	@ 0x24

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        while (interface != UX_NULL)
 801bec4:	e01c      	b.n	801bf00 <_ux_device_stack_clear_feature+0x98>
        {
#endif

            /* Get the first endpoint for this interface.  */
            endpoint_target =  interface -> ux_slave_interface_first_endpoint;
 801bec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bec8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801beca:	623b      	str	r3, [r7, #32]
                
            /* Parse all the endpoints.  */
            while (endpoint_target != UX_NULL)
 801becc:	e012      	b.n	801bef4 <_ux_device_stack_clear_feature+0x8c>
            {

                /* Check the endpoint index.  */
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 801bece:	6a3b      	ldr	r3, [r7, #32]
 801bed0:	695b      	ldr	r3, [r3, #20]
 801bed2:	687a      	ldr	r2, [r7, #4]
 801bed4:	429a      	cmp	r2, r3
 801bed6:	d10a      	bne.n	801beee <_ux_device_stack_clear_feature+0x86>
                {

                    /* Reset the endpoint.  */
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_RESET_ENDPOINT, endpoint_target);
 801bed8:	69fb      	ldr	r3, [r7, #28]
 801beda:	699b      	ldr	r3, [r3, #24]
 801bedc:	6a3a      	ldr	r2, [r7, #32]
 801bede:	69f8      	ldr	r0, [r7, #28]
 801bee0:	2110      	movs	r1, #16
 801bee2:	4798      	blx	r3
                    
                    /* Mark its state now.  */
                    endpoint_target -> ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 801bee4:	6a3b      	ldr	r3, [r7, #32]
 801bee6:	2200      	movs	r2, #0
 801bee8:	605a      	str	r2, [r3, #4]

                    /* Return the function status.  */
                    return(UX_SUCCESS);
 801beea:	2300      	movs	r3, #0
 801beec:	e015      	b.n	801bf1a <_ux_device_stack_clear_feature+0xb2>
                }

                /* Next endpoint.  */
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 801beee:	6a3b      	ldr	r3, [r7, #32]
 801bef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801bef2:	623b      	str	r3, [r7, #32]
            while (endpoint_target != UX_NULL)
 801bef4:	6a3b      	ldr	r3, [r7, #32]
 801bef6:	2b00      	cmp	r3, #0
 801bef8:	d1e9      	bne.n	801bece <_ux_device_stack_clear_feature+0x66>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Next interface.  */
            interface =  interface -> ux_slave_interface_next_interface;
 801befa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801befc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801befe:	627b      	str	r3, [r7, #36]	@ 0x24
        while (interface != UX_NULL)
 801bf00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bf02:	2b00      	cmp	r3, #0
 801bf04:	d1df      	bne.n	801bec6 <_ux_device_stack_clear_feature+0x5e>

    /* We get here when the endpoint is wrong. Should not happen though.  */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801bf06:	69fb      	ldr	r3, [r7, #28]
 801bf08:	699b      	ldr	r3, [r3, #24]
 801bf0a:	697a      	ldr	r2, [r7, #20]
 801bf0c:	69f8      	ldr	r0, [r7, #28]
 801bf0e:	2114      	movs	r1, #20
 801bf10:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 801bf12:	2300      	movs	r3, #0
 801bf14:	e001      	b.n	801bf1a <_ux_device_stack_clear_feature+0xb2>
        break;
 801bf16:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return the function status.  */
    return(UX_SUCCESS);
 801bf18:	2300      	movs	r3, #0
}
 801bf1a:	0018      	movs	r0, r3
 801bf1c:	46bd      	mov	sp, r7
 801bf1e:	b00a      	add	sp, #40	@ 0x28
 801bf20:	bd80      	pop	{r7, pc}
 801bf22:	46c0      	nop			@ (mov r8, r8)
 801bf24:	20011c18 	.word	0x20011c18

0801bf28 <_ux_device_stack_configuration_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_configuration_get(VOID)
{
 801bf28:	b580      	push	{r7, lr}
 801bf2a:	b084      	sub	sp, #16
 801bf2c:	af00      	add	r7, sp, #0
UX_SLAVE_DEVICE         *device;
UX_SLAVE_ENDPOINT       *endpoint;
UINT                    status;

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801bf2e:	4b10      	ldr	r3, [pc, #64]	@ (801bf70 <_ux_device_stack_configuration_get+0x48>)
 801bf30:	681b      	ldr	r3, [r3, #0]
 801bf32:	3320      	adds	r3, #32
 801bf34:	60fb      	str	r3, [r7, #12]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801bf36:	68fb      	ldr	r3, [r7, #12]
 801bf38:	333c      	adds	r3, #60	@ 0x3c
 801bf3a:	60bb      	str	r3, [r7, #8]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801bf3c:	68bb      	ldr	r3, [r7, #8]
 801bf3e:	3330      	adds	r3, #48	@ 0x30
 801bf40:	607b      	str	r3, [r7, #4]

    /* Set the value of the configuration in the buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =
                (UCHAR) device -> ux_slave_device_configuration_selected;
 801bf42:	68fb      	ldr	r3, [r7, #12]
 801bf44:	22cc      	movs	r2, #204	@ 0xcc
 801bf46:	589a      	ldr	r2, [r3, r2]
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 801bf48:	687b      	ldr	r3, [r7, #4]
 801bf4a:	68db      	ldr	r3, [r3, #12]
                (UCHAR) device -> ux_slave_device_configuration_selected;
 801bf4c:	b2d2      	uxtb	r2, r2
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 801bf4e:	701a      	strb	r2, [r3, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_GET, device -> ux_slave_device_configuration_selected, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801bf50:	687b      	ldr	r3, [r7, #4]
 801bf52:	2203      	movs	r2, #3
 801bf54:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 801bf56:	687b      	ldr	r3, [r7, #4]
 801bf58:	2201      	movs	r2, #1
 801bf5a:	2101      	movs	r1, #1
 801bf5c:	0018      	movs	r0, r3
 801bf5e:	f001 fb27 	bl	801d5b0 <_ux_device_stack_transfer_request>
 801bf62:	0003      	movs	r3, r0
 801bf64:	603b      	str	r3, [r7, #0]

    /* Return the function status.  */
    return(status);
 801bf66:	683b      	ldr	r3, [r7, #0]
}
 801bf68:	0018      	movs	r0, r3
 801bf6a:	46bd      	mov	sp, r7
 801bf6c:	b004      	add	sp, #16
 801bf6e:	bd80      	pop	{r7, pc}
 801bf70:	20011c18 	.word	0x20011c18

0801bf74 <_ux_device_stack_configuration_set>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_configuration_set(ULONG configuration_value)
{
 801bf74:	b590      	push	{r4, r7, lr}
 801bf76:	b0ad      	sub	sp, #180	@ 0xb4
 801bf78:	af00      	add	r7, sp, #0
 801bf7a:	6078      	str	r0, [r7, #4]
UX_SLAVE_DCD                    *dcd;
UCHAR *                         device_framework;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
UCHAR                           descriptor_type;
UX_CONFIGURATION_DESCRIPTOR     configuration_descriptor = { 0 };
 801bf7c:	2358      	movs	r3, #88	@ 0x58
 801bf7e:	18fb      	adds	r3, r7, r3
 801bf80:	0018      	movs	r0, r3
 801bf82:	2320      	movs	r3, #32
 801bf84:	001a      	movs	r2, r3
 801bf86:	2100      	movs	r1, #0
 801bf88:	f003 f96e 	bl	801f268 <memset>
UX_SLAVE_INTERFACE              *interface; 
#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
UX_SLAVE_INTERFACE              *next_interface; 
#endif
UX_SLAVE_CLASS                  *class_inst;
UX_SLAVE_CLASS                  *current_class =  UX_NULL;
 801bf8c:	2300      	movs	r3, #0
 801bf8e:	229c      	movs	r2, #156	@ 0x9c
 801bf90:	18ba      	adds	r2, r7, r2
 801bf92:	6013      	str	r3, [r2, #0]
UX_SLAVE_CLASS_COMMAND          class_command;
UX_SLAVE_DEVICE                 *device;
ULONG                           iad_flag;
ULONG                           iad_first_interface =  0;
 801bf94:	2300      	movs	r3, #0
 801bf96:	2294      	movs	r2, #148	@ 0x94
 801bf98:	18ba      	adds	r2, r7, r2
 801bf9a:	6013      	str	r3, [r2, #0]
ULONG                           iad_number_interfaces =  0;
 801bf9c:	2300      	movs	r3, #0
 801bf9e:	2290      	movs	r2, #144	@ 0x90
 801bfa0:	18ba      	adds	r2, r7, r2
 801bfa2:	6013      	str	r3, [r2, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_SET, configuration_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801bfa4:	4bd4      	ldr	r3, [pc, #848]	@ (801c2f8 <_ux_device_stack_configuration_set+0x384>)
 801bfa6:	681b      	ldr	r3, [r3, #0]
 801bfa8:	2288      	movs	r2, #136	@ 0x88
 801bfaa:	18ba      	adds	r2, r7, r2
 801bfac:	6013      	str	r3, [r2, #0]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801bfae:	4bd2      	ldr	r3, [pc, #840]	@ (801c2f8 <_ux_device_stack_configuration_set+0x384>)
 801bfb0:	681b      	ldr	r3, [r3, #0]
 801bfb2:	3320      	adds	r3, #32
 801bfb4:	2284      	movs	r2, #132	@ 0x84
 801bfb6:	18b9      	adds	r1, r7, r2
 801bfb8:	600b      	str	r3, [r1, #0]
    
    /* Reset the IAD flag.  */
    iad_flag =  UX_FALSE;
 801bfba:	2300      	movs	r3, #0
 801bfbc:	2198      	movs	r1, #152	@ 0x98
 801bfbe:	1879      	adds	r1, r7, r1
 801bfc0:	600b      	str	r3, [r1, #0]

    /* If the configuration value is already selected, keep it.  */
    if (device -> ux_slave_device_configuration_selected == configuration_value)
 801bfc2:	18bb      	adds	r3, r7, r2
 801bfc4:	681b      	ldr	r3, [r3, #0]
 801bfc6:	22cc      	movs	r2, #204	@ 0xcc
 801bfc8:	589b      	ldr	r3, [r3, r2]
 801bfca:	687a      	ldr	r2, [r7, #4]
 801bfcc:	429a      	cmp	r2, r3
 801bfce:	d101      	bne.n	801bfd4 <_ux_device_stack_configuration_set+0x60>
        return(UX_SUCCESS);
 801bfd0:	2300      	movs	r3, #0
 801bfd2:	e202      	b.n	801c3da <_ux_device_stack_configuration_set+0x466>

    /* We may have multiple configurations !, the index will tell us what
       configuration descriptor we need to return.  */
    device_framework = _ux_system_slave -> ux_system_slave_device_framework;
 801bfd4:	4bc8      	ldr	r3, [pc, #800]	@ (801c2f8 <_ux_device_stack_configuration_set+0x384>)
 801bfd6:	681a      	ldr	r2, [r3, #0]
 801bfd8:	2394      	movs	r3, #148	@ 0x94
 801bfda:	005b      	lsls	r3, r3, #1
 801bfdc:	58d3      	ldr	r3, [r2, r3]
 801bfde:	22ac      	movs	r2, #172	@ 0xac
 801bfe0:	18ba      	adds	r2, r7, r2
 801bfe2:	6013      	str	r3, [r2, #0]
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801bfe4:	4bc4      	ldr	r3, [pc, #784]	@ (801c2f8 <_ux_device_stack_configuration_set+0x384>)
 801bfe6:	681a      	ldr	r2, [r3, #0]
 801bfe8:	2396      	movs	r3, #150	@ 0x96
 801bfea:	005b      	lsls	r3, r3, #1
 801bfec:	58d3      	ldr	r3, [r2, r3]
 801bfee:	22a8      	movs	r2, #168	@ 0xa8
 801bff0:	18ba      	adds	r2, r7, r2
 801bff2:	6013      	str	r3, [r2, #0]

    /* Parse the device framework and locate a configuration descriptor.  */
    while (device_framework_length != 0)
 801bff4:	e02e      	b.n	801c054 <_ux_device_stack_configuration_set+0xe0>
    {
        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801bff6:	20ac      	movs	r0, #172	@ 0xac
 801bff8:	183b      	adds	r3, r7, r0
 801bffa:	681b      	ldr	r3, [r3, #0]
 801bffc:	781b      	ldrb	r3, [r3, #0]
 801bffe:	2280      	movs	r2, #128	@ 0x80
 801c000:	18ba      	adds	r2, r7, r2
 801c002:	6013      	str	r3, [r2, #0]

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801c004:	217f      	movs	r1, #127	@ 0x7f
 801c006:	187b      	adds	r3, r7, r1
 801c008:	183a      	adds	r2, r7, r0
 801c00a:	6812      	ldr	r2, [r2, #0]
 801c00c:	7852      	ldrb	r2, [r2, #1]
 801c00e:	701a      	strb	r2, [r3, #0]

        /* Check if this is a configuration descriptor.  */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801c010:	187b      	adds	r3, r7, r1
 801c012:	781b      	ldrb	r3, [r3, #0]
 801c014:	2b02      	cmp	r3, #2
 801c016:	d10c      	bne.n	801c032 <_ux_device_stack_configuration_set+0xbe>
        {
            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 801c018:	2458      	movs	r4, #88	@ 0x58
 801c01a:	193b      	adds	r3, r7, r4
 801c01c:	49b7      	ldr	r1, [pc, #732]	@ (801c2fc <_ux_device_stack_configuration_set+0x388>)
 801c01e:	183a      	adds	r2, r7, r0
 801c020:	6810      	ldr	r0, [r2, #0]
 801c022:	2208      	movs	r2, #8
 801c024:	f7fc f88f 	bl	8018146 <_ux_utility_descriptor_parse>
                        UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &configuration_descriptor);

            /* Now we need to check the configuration value. It has
               to be the same as the one specified in the setup function.  */
            if (configuration_descriptor.bConfigurationValue == configuration_value)
 801c028:	193b      	adds	r3, r7, r4
 801c02a:	691b      	ldr	r3, [r3, #16]
 801c02c:	687a      	ldr	r2, [r7, #4]
 801c02e:	429a      	cmp	r2, r3
 801c030:	d016      	beq.n	801c060 <_ux_device_stack_configuration_set+0xec>
                /* The configuration is found. */
                break;
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -= descriptor_length;
 801c032:	21a8      	movs	r1, #168	@ 0xa8
 801c034:	187b      	adds	r3, r7, r1
 801c036:	681a      	ldr	r2, [r3, #0]
 801c038:	2080      	movs	r0, #128	@ 0x80
 801c03a:	183b      	adds	r3, r7, r0
 801c03c:	681b      	ldr	r3, [r3, #0]
 801c03e:	1ad3      	subs	r3, r2, r3
 801c040:	187a      	adds	r2, r7, r1
 801c042:	6013      	str	r3, [r2, #0]
        /* Point to the next descriptor.  */
        device_framework += descriptor_length;
 801c044:	21ac      	movs	r1, #172	@ 0xac
 801c046:	187b      	adds	r3, r7, r1
 801c048:	681a      	ldr	r2, [r3, #0]
 801c04a:	183b      	adds	r3, r7, r0
 801c04c:	681b      	ldr	r3, [r3, #0]
 801c04e:	18d3      	adds	r3, r2, r3
 801c050:	187a      	adds	r2, r7, r1
 801c052:	6013      	str	r3, [r2, #0]
    while (device_framework_length != 0)
 801c054:	23a8      	movs	r3, #168	@ 0xa8
 801c056:	18fb      	adds	r3, r7, r3
 801c058:	681b      	ldr	r3, [r3, #0]
 801c05a:	2b00      	cmp	r3, #0
 801c05c:	d1cb      	bne.n	801bff6 <_ux_device_stack_configuration_set+0x82>
 801c05e:	e000      	b.n	801c062 <_ux_device_stack_configuration_set+0xee>
                break;
 801c060:	46c0      	nop			@ (mov r8, r8)
    }

    /* Configuration not found. */
    if (device_framework_length == 0 && configuration_value != 0)
 801c062:	23a8      	movs	r3, #168	@ 0xa8
 801c064:	18fb      	adds	r3, r7, r3
 801c066:	681b      	ldr	r3, [r3, #0]
 801c068:	2b00      	cmp	r3, #0
 801c06a:	d104      	bne.n	801c076 <_ux_device_stack_configuration_set+0x102>
 801c06c:	687b      	ldr	r3, [r7, #4]
 801c06e:	2b00      	cmp	r3, #0
 801c070:	d001      	beq.n	801c076 <_ux_device_stack_configuration_set+0x102>
        return(UX_ERROR);
 801c072:	23ff      	movs	r3, #255	@ 0xff
 801c074:	e1b1      	b.n	801c3da <_ux_device_stack_configuration_set+0x466>

    /* We unmount the configuration if there is previous configuration selected. */
    if (device -> ux_slave_device_configuration_selected)
 801c076:	2184      	movs	r1, #132	@ 0x84
 801c078:	187b      	adds	r3, r7, r1
 801c07a:	681b      	ldr	r3, [r3, #0]
 801c07c:	22cc      	movs	r2, #204	@ 0xcc
 801c07e:	589b      	ldr	r3, [r3, r2]
 801c080:	2b00      	cmp	r3, #0
 801c082:	d038      	beq.n	801c0f6 <_ux_device_stack_configuration_set+0x182>
    {

        /* Get the pointer to the first interface.  */
        interface =  device -> ux_slave_device_first_interface;
 801c084:	187b      	adds	r3, r7, r1
 801c086:	681b      	ldr	r3, [r3, #0]
 801c088:	22f0      	movs	r2, #240	@ 0xf0
 801c08a:	589b      	ldr	r3, [r3, r2]
 801c08c:	22a4      	movs	r2, #164	@ 0xa4
 801c08e:	18ba      	adds	r2, r7, r2
 801c090:	6013      	str	r3, [r2, #0]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Deactivate all the interfaces if any.  */
        while (interface != UX_NULL)
 801c092:	e02b      	b.n	801c0ec <_ux_device_stack_configuration_set+0x178>
        {
#endif
            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 801c094:	2108      	movs	r1, #8
 801c096:	187b      	adds	r3, r7, r1
 801c098:	2203      	movs	r2, #3
 801c09a:	601a      	str	r2, [r3, #0]
            class_command.ux_slave_class_command_interface =  (VOID *) interface;
 801c09c:	187b      	adds	r3, r7, r1
 801c09e:	20a4      	movs	r0, #164	@ 0xa4
 801c0a0:	183a      	adds	r2, r7, r0
 801c0a2:	6812      	ldr	r2, [r2, #0]
 801c0a4:	609a      	str	r2, [r3, #8]

            /* Get the pointer to the class container of this interface.  */
            class_inst =  interface -> ux_slave_interface_class;
 801c0a6:	183b      	adds	r3, r7, r0
 801c0a8:	681b      	ldr	r3, [r3, #0]
 801c0aa:	685b      	ldr	r3, [r3, #4]
 801c0ac:	22a0      	movs	r2, #160	@ 0xa0
 801c0ae:	18b8      	adds	r0, r7, r2
 801c0b0:	6003      	str	r3, [r0, #0]

            /* Store the class container. */
            class_command.ux_slave_class_command_class_ptr =  class_inst;
 801c0b2:	187b      	adds	r3, r7, r1
 801c0b4:	0010      	movs	r0, r2
 801c0b6:	18ba      	adds	r2, r7, r2
 801c0b8:	6812      	ldr	r2, [r2, #0]
 801c0ba:	621a      	str	r2, [r3, #32]

            /* If there is a class container for this instance, deactivate it.  */
            if (class_inst != UX_NULL)
 801c0bc:	0002      	movs	r2, r0
 801c0be:	18bb      	adds	r3, r7, r2
 801c0c0:	681b      	ldr	r3, [r3, #0]
 801c0c2:	2b00      	cmp	r3, #0
 801c0c4:	d005      	beq.n	801c0d2 <_ux_device_stack_configuration_set+0x15e>

                /* Call the class with the DEACTIVATE signal.  */
                class_inst -> ux_slave_class_entry_function(&class_command);
 801c0c6:	18bb      	adds	r3, r7, r2
 801c0c8:	681b      	ldr	r3, [r3, #0]
 801c0ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801c0cc:	187a      	adds	r2, r7, r1
 801c0ce:	0010      	movs	r0, r2
 801c0d0:	4798      	blx	r3

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            next_interface =  interface -> ux_slave_interface_next_interface;
 801c0d2:	24a4      	movs	r4, #164	@ 0xa4
 801c0d4:	193b      	adds	r3, r7, r4
 801c0d6:	681b      	ldr	r3, [r3, #0]
 801c0d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801c0da:	67bb      	str	r3, [r7, #120]	@ 0x78
#endif

            /* Remove the interface and all endpoints associated with it.  */
            _ux_device_stack_interface_delete(interface);
 801c0dc:	193b      	adds	r3, r7, r4
 801c0de:	681b      	ldr	r3, [r3, #0]
 801c0e0:	0018      	movs	r0, r3
 801c0e2:	f000 ffff 	bl	801d0e4 <_ux_device_stack_interface_delete>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Now we refresh the interface pointer.  */
            interface =  next_interface;
 801c0e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801c0e8:	193a      	adds	r2, r7, r4
 801c0ea:	6013      	str	r3, [r2, #0]
        while (interface != UX_NULL)
 801c0ec:	23a4      	movs	r3, #164	@ 0xa4
 801c0ee:	18fb      	adds	r3, r7, r3
 801c0f0:	681b      	ldr	r3, [r3, #0]
 801c0f2:	2b00      	cmp	r3, #0
 801c0f4:	d1ce      	bne.n	801c094 <_ux_device_stack_configuration_set+0x120>
#endif

    }

    /* No configuration is selected.  */
    device -> ux_slave_device_configuration_selected =  0;
 801c0f6:	2084      	movs	r0, #132	@ 0x84
 801c0f8:	183b      	adds	r3, r7, r0
 801c0fa:	681b      	ldr	r3, [r3, #0]
 801c0fc:	22cc      	movs	r2, #204	@ 0xcc
 801c0fe:	2100      	movs	r1, #0
 801c100:	5099      	str	r1, [r3, r2]

    /* Mark the device as attached now. */
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801c102:	183b      	adds	r3, r7, r0
 801c104:	681b      	ldr	r3, [r3, #0]
 801c106:	2201      	movs	r2, #1
 801c108:	601a      	str	r2, [r3, #0]

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 801c10a:	2288      	movs	r2, #136	@ 0x88
 801c10c:	18bb      	adds	r3, r7, r2
 801c10e:	681b      	ldr	r3, [r3, #0]
 801c110:	699b      	ldr	r3, [r3, #24]
 801c112:	18ba      	adds	r2, r7, r2
 801c114:	6810      	ldr	r0, [r2, #0]
 801c116:	2201      	movs	r2, #1
 801c118:	2113      	movs	r1, #19
 801c11a:	4798      	blx	r3

    /* If the host tries to unconfigure, we are done. */
    if (configuration_value == 0)
 801c11c:	687b      	ldr	r3, [r7, #4]
 801c11e:	2b00      	cmp	r3, #0
 801c120:	d101      	bne.n	801c126 <_ux_device_stack_configuration_set+0x1b2>
        return(UX_SUCCESS);
 801c122:	2300      	movs	r3, #0
 801c124:	e159      	b.n	801c3da <_ux_device_stack_configuration_set+0x466>

    /* Memorize the configuration selected.  */
    device -> ux_slave_device_configuration_selected =  configuration_value;
 801c126:	2084      	movs	r0, #132	@ 0x84
 801c128:	183b      	adds	r3, r7, r0
 801c12a:	681b      	ldr	r3, [r3, #0]
 801c12c:	21cc      	movs	r1, #204	@ 0xcc
 801c12e:	687a      	ldr	r2, [r7, #4]
 801c130:	505a      	str	r2, [r3, r1]
    /* We have found the configuration value requested by the host.
       Create the configuration descriptor and attach it to the device.  */
    _ux_utility_descriptor_parse(device_framework,
                _ux_system_configuration_descriptor_structure,
                UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                (UCHAR *) &device -> ux_slave_device_configuration_descriptor);
 801c132:	183b      	adds	r3, r7, r0
 801c134:	681b      	ldr	r3, [r3, #0]
 801c136:	33d0      	adds	r3, #208	@ 0xd0
    _ux_utility_descriptor_parse(device_framework,
 801c138:	4970      	ldr	r1, [pc, #448]	@ (801c2fc <_ux_device_stack_configuration_set+0x388>)
 801c13a:	22ac      	movs	r2, #172	@ 0xac
 801c13c:	18ba      	adds	r2, r7, r2
 801c13e:	6810      	ldr	r0, [r2, #0]
 801c140:	2208      	movs	r2, #8
 801c142:	f7fc f800 	bl	8018146 <_ux_utility_descriptor_parse>

    /* Configuration character D6 is for Self-powered */
    _ux_system_slave -> ux_system_slave_power_state = (configuration_descriptor.bmAttributes & 0x40) ? UX_DEVICE_SELF_POWERED : UX_DEVICE_BUS_POWERED;
 801c146:	2358      	movs	r3, #88	@ 0x58
 801c148:	18fb      	adds	r3, r7, r3
 801c14a:	699b      	ldr	r3, [r3, #24]
 801c14c:	2240      	movs	r2, #64	@ 0x40
 801c14e:	4013      	ands	r3, r2
 801c150:	d001      	beq.n	801c156 <_ux_device_stack_configuration_set+0x1e2>
 801c152:	2202      	movs	r2, #2
 801c154:	e000      	b.n	801c158 <_ux_device_stack_configuration_set+0x1e4>
 801c156:	2201      	movs	r2, #1
 801c158:	4b67      	ldr	r3, [pc, #412]	@ (801c2f8 <_ux_device_stack_configuration_set+0x384>)
 801c15a:	6819      	ldr	r1, [r3, #0]
 801c15c:	23d2      	movs	r3, #210	@ 0xd2
 801c15e:	005b      	lsls	r3, r3, #1
 801c160:	50ca      	str	r2, [r1, r3]

    /* Configuration character D5 is for Remote Wakeup */
    _ux_system_slave -> ux_system_slave_remote_wakeup_capability = (configuration_descriptor.bmAttributes & 0x20) ? UX_TRUE : UX_FALSE;
 801c162:	2058      	movs	r0, #88	@ 0x58
 801c164:	183b      	adds	r3, r7, r0
 801c166:	699b      	ldr	r3, [r3, #24]
 801c168:	0959      	lsrs	r1, r3, #5
 801c16a:	4b63      	ldr	r3, [pc, #396]	@ (801c2f8 <_ux_device_stack_configuration_set+0x384>)
 801c16c:	681a      	ldr	r2, [r3, #0]
 801c16e:	2301      	movs	r3, #1
 801c170:	4019      	ands	r1, r3
 801c172:	23d4      	movs	r3, #212	@ 0xd4
 801c174:	005b      	lsls	r3, r3, #1
 801c176:	50d1      	str	r1, [r2, r3]

    /* Search only in current configuration */
    device_framework_length =  configuration_descriptor.wTotalLength;
 801c178:	183b      	adds	r3, r7, r0
 801c17a:	689b      	ldr	r3, [r3, #8]
 801c17c:	22a8      	movs	r2, #168	@ 0xa8
 801c17e:	18ba      	adds	r2, r7, r2
 801c180:	6013      	str	r3, [r2, #0]

    /*  We need to scan all the interface descriptors following this
        configuration descriptor and enable all endpoints associated
        with the default alternate setting of each interface.  */
    while (device_framework_length != 0)
 801c182:	e115      	b.n	801c3b0 <_ux_device_stack_configuration_set+0x43c>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801c184:	21ac      	movs	r1, #172	@ 0xac
 801c186:	187b      	adds	r3, r7, r1
 801c188:	681b      	ldr	r3, [r3, #0]
 801c18a:	781b      	ldrb	r3, [r3, #0]
 801c18c:	2280      	movs	r2, #128	@ 0x80
 801c18e:	18ba      	adds	r2, r7, r2
 801c190:	6013      	str	r3, [r2, #0]

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801c192:	207f      	movs	r0, #127	@ 0x7f
 801c194:	183b      	adds	r3, r7, r0
 801c196:	187a      	adds	r2, r7, r1
 801c198:	6812      	ldr	r2, [r2, #0]
 801c19a:	7852      	ldrb	r2, [r2, #1]
 801c19c:	701a      	strb	r2, [r3, #0]

        /* Check if this is an interface association descriptor.  */
        if(descriptor_type == UX_INTERFACE_ASSOCIATION_DESCRIPTOR_ITEM)
 801c19e:	183b      	adds	r3, r7, r0
 801c1a0:	781b      	ldrb	r3, [r3, #0]
 801c1a2:	2b0b      	cmp	r3, #11
 801c1a4:	d111      	bne.n	801c1ca <_ux_device_stack_configuration_set+0x256>
        {

            /* Set the IAD flag.  */
            iad_flag = UX_TRUE;
 801c1a6:	2301      	movs	r3, #1
 801c1a8:	2298      	movs	r2, #152	@ 0x98
 801c1aa:	18ba      	adds	r2, r7, r2
 801c1ac:	6013      	str	r3, [r2, #0]

            /* Get the first interface we have in the IAD. */
            iad_first_interface = (ULONG)  *(device_framework + 2);
 801c1ae:	187b      	adds	r3, r7, r1
 801c1b0:	681b      	ldr	r3, [r3, #0]
 801c1b2:	3302      	adds	r3, #2
 801c1b4:	781b      	ldrb	r3, [r3, #0]
 801c1b6:	2294      	movs	r2, #148	@ 0x94
 801c1b8:	18ba      	adds	r2, r7, r2
 801c1ba:	6013      	str	r3, [r2, #0]

            /* Get the number of interfaces we have in the IAD. */
            iad_number_interfaces = (ULONG)  *(device_framework + 3);
 801c1bc:	187b      	adds	r3, r7, r1
 801c1be:	681b      	ldr	r3, [r3, #0]
 801c1c0:	3303      	adds	r3, #3
 801c1c2:	781b      	ldrb	r3, [r3, #0]
 801c1c4:	2290      	movs	r2, #144	@ 0x90
 801c1c6:	18ba      	adds	r2, r7, r2
 801c1c8:	6013      	str	r3, [r2, #0]
        }

        /* Check if this is an interface descriptor.  */
        if(descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 801c1ca:	237f      	movs	r3, #127	@ 0x7f
 801c1cc:	18fb      	adds	r3, r7, r3
 801c1ce:	781b      	ldrb	r3, [r3, #0]
 801c1d0:	2b04      	cmp	r3, #4
 801c1d2:	d000      	beq.n	801c1d6 <_ux_device_stack_configuration_set+0x262>
 801c1d4:	e0db      	b.n	801c38e <_ux_device_stack_configuration_set+0x41a>
        {

            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 801c1d6:	2434      	movs	r4, #52	@ 0x34
 801c1d8:	193b      	adds	r3, r7, r4
 801c1da:	4949      	ldr	r1, [pc, #292]	@ (801c300 <_ux_device_stack_configuration_set+0x38c>)
 801c1dc:	22ac      	movs	r2, #172	@ 0xac
 801c1de:	18ba      	adds	r2, r7, r2
 801c1e0:	6810      	ldr	r0, [r2, #0]
 801c1e2:	2209      	movs	r2, #9
 801c1e4:	f7fb ffaf 	bl	8018146 <_ux_utility_descriptor_parse>
                        UX_INTERFACE_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &interface_descriptor);

            /* If the alternate setting is 0 for this interface, we need to
               memorize its class association and start it.  */
            if (interface_descriptor.bAlternateSetting == 0)
 801c1e8:	0022      	movs	r2, r4
 801c1ea:	18bb      	adds	r3, r7, r2
 801c1ec:	68db      	ldr	r3, [r3, #12]
 801c1ee:	2b00      	cmp	r3, #0
 801c1f0:	d000      	beq.n	801c1f4 <_ux_device_stack_configuration_set+0x280>
 801c1f2:	e0cc      	b.n	801c38e <_ux_device_stack_configuration_set+0x41a>
            {

                /* Are we in a IAD scenario ? */
                if (iad_flag == UX_TRUE)
 801c1f4:	2398      	movs	r3, #152	@ 0x98
 801c1f6:	18fb      	adds	r3, r7, r3
 801c1f8:	681b      	ldr	r3, [r3, #0]
 801c1fa:	2b01      	cmp	r3, #1
 801c1fc:	d16f      	bne.n	801c2de <_ux_device_stack_configuration_set+0x36a>
                {

                    /* Check if this is the first interface from the IAD. In this case,
                       we need to match a class to this interface.  */
                    if (interface_descriptor.bInterfaceNumber == iad_first_interface)
 801c1fe:	18bb      	adds	r3, r7, r2
 801c200:	689b      	ldr	r3, [r3, #8]
 801c202:	2294      	movs	r2, #148	@ 0x94
 801c204:	18ba      	adds	r2, r7, r2
 801c206:	6812      	ldr	r2, [r2, #0]
 801c208:	429a      	cmp	r2, r3
 801c20a:	d14e      	bne.n	801c2aa <_ux_device_stack_configuration_set+0x336>
                    {

                        /* First interface. Scan the list of classes to find a match.  */
                        class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801c20c:	4b3a      	ldr	r3, [pc, #232]	@ (801c2f8 <_ux_device_stack_configuration_set+0x384>)
 801c20e:	681a      	ldr	r2, [r3, #0]
 801c210:	23ae      	movs	r3, #174	@ 0xae
 801c212:	005b      	lsls	r3, r3, #1
 801c214:	58d3      	ldr	r3, [r2, r3]
 801c216:	22a0      	movs	r2, #160	@ 0xa0
 801c218:	18ba      	adds	r2, r7, r2
 801c21a:	6013      	str	r3, [r2, #0]

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
                        /* Parse all the class drivers.  */
                        for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 801c21c:	2300      	movs	r3, #0
 801c21e:	228c      	movs	r2, #140	@ 0x8c
 801c220:	18ba      	adds	r2, r7, r2
 801c222:	6013      	str	r3, [r2, #0]
 801c224:	e036      	b.n	801c294 <_ux_device_stack_configuration_set+0x320>
                        {
#endif

                            /* Check if this class driver is used.  */
                            if (class_inst -> ux_slave_class_status == UX_USED)
 801c226:	21a0      	movs	r1, #160	@ 0xa0
 801c228:	187b      	adds	r3, r7, r1
 801c22a:	681b      	ldr	r3, [r3, #0]
 801c22c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801c22e:	2b01      	cmp	r3, #1
 801c230:	d123      	bne.n	801c27a <_ux_device_stack_configuration_set+0x306>
                            {

                                /* Check if this is the same interface for the same configuration. */
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801c232:	2434      	movs	r4, #52	@ 0x34
 801c234:	193b      	adds	r3, r7, r4
 801c236:	689a      	ldr	r2, [r3, #8]
 801c238:	0008      	movs	r0, r1
 801c23a:	187b      	adds	r3, r7, r1
 801c23c:	6819      	ldr	r1, [r3, #0]
 801c23e:	2384      	movs	r3, #132	@ 0x84
 801c240:	005b      	lsls	r3, r3, #1
 801c242:	58cb      	ldr	r3, [r1, r3]
 801c244:	429a      	cmp	r2, r3
 801c246:	d118      	bne.n	801c27a <_ux_device_stack_configuration_set+0x306>
                                    (configuration_value == class_inst -> ux_slave_class_configuration_number))
 801c248:	0001      	movs	r1, r0
 801c24a:	187b      	adds	r3, r7, r1
 801c24c:	681a      	ldr	r2, [r3, #0]
 801c24e:	2386      	movs	r3, #134	@ 0x86
 801c250:	005b      	lsls	r3, r3, #1
 801c252:	58d3      	ldr	r3, [r2, r3]
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801c254:	687a      	ldr	r2, [r7, #4]
 801c256:	429a      	cmp	r2, r3
 801c258:	d10f      	bne.n	801c27a <_ux_device_stack_configuration_set+0x306>
                                {

                                    /* Memorize the class in the class/interface array.  */
                                    _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 801c25a:	4b27      	ldr	r3, [pc, #156]	@ (801c2f8 <_ux_device_stack_configuration_set+0x384>)
 801c25c:	681a      	ldr	r2, [r3, #0]
 801c25e:	193b      	adds	r3, r7, r4
 801c260:	689b      	ldr	r3, [r3, #8]
 801c262:	3358      	adds	r3, #88	@ 0x58
 801c264:	009b      	lsls	r3, r3, #2
 801c266:	0008      	movs	r0, r1
 801c268:	1879      	adds	r1, r7, r1
 801c26a:	6809      	ldr	r1, [r1, #0]
 801c26c:	5099      	str	r1, [r3, r2]

                                    /* And again as the current class.  */
                                    current_class = class_inst;
 801c26e:	183b      	adds	r3, r7, r0
 801c270:	681b      	ldr	r3, [r3, #0]
 801c272:	229c      	movs	r2, #156	@ 0x9c
 801c274:	18ba      	adds	r2, r7, r2
 801c276:	6013      	str	r3, [r2, #0]

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
                                    /* We are done here.  */
                                    break;
 801c278:	e022      	b.n	801c2c0 <_ux_device_stack_configuration_set+0x34c>
                                }
                            }

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
                            /* Move to the next registered class.  */
                            class_inst ++;
 801c27a:	22a0      	movs	r2, #160	@ 0xa0
 801c27c:	18bb      	adds	r3, r7, r2
 801c27e:	681b      	ldr	r3, [r3, #0]
 801c280:	3315      	adds	r3, #21
 801c282:	33ff      	adds	r3, #255	@ 0xff
 801c284:	18ba      	adds	r2, r7, r2
 801c286:	6013      	str	r3, [r2, #0]
                        for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 801c288:	228c      	movs	r2, #140	@ 0x8c
 801c28a:	18bb      	adds	r3, r7, r2
 801c28c:	681b      	ldr	r3, [r3, #0]
 801c28e:	3301      	adds	r3, #1
 801c290:	18ba      	adds	r2, r7, r2
 801c292:	6013      	str	r3, [r2, #0]
 801c294:	4b18      	ldr	r3, [pc, #96]	@ (801c2f8 <_ux_device_stack_configuration_set+0x384>)
 801c296:	681a      	ldr	r2, [r3, #0]
 801c298:	23ac      	movs	r3, #172	@ 0xac
 801c29a:	005b      	lsls	r3, r3, #1
 801c29c:	58d3      	ldr	r3, [r2, r3]
 801c29e:	228c      	movs	r2, #140	@ 0x8c
 801c2a0:	18ba      	adds	r2, r7, r2
 801c2a2:	6812      	ldr	r2, [r2, #0]
 801c2a4:	429a      	cmp	r2, r3
 801c2a6:	d3be      	bcc.n	801c226 <_ux_device_stack_configuration_set+0x2b2>
 801c2a8:	e00a      	b.n	801c2c0 <_ux_device_stack_configuration_set+0x34c>
#endif
                    }
                    else

                        /* Memorize the class in the class/interface array.  We use the current class. */
                        _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = current_class;
 801c2aa:	4b13      	ldr	r3, [pc, #76]	@ (801c2f8 <_ux_device_stack_configuration_set+0x384>)
 801c2ac:	681a      	ldr	r2, [r3, #0]
 801c2ae:	2334      	movs	r3, #52	@ 0x34
 801c2b0:	18fb      	adds	r3, r7, r3
 801c2b2:	689b      	ldr	r3, [r3, #8]
 801c2b4:	3358      	adds	r3, #88	@ 0x58
 801c2b6:	009b      	lsls	r3, r3, #2
 801c2b8:	219c      	movs	r1, #156	@ 0x9c
 801c2ba:	1879      	adds	r1, r7, r1
 801c2bc:	6809      	ldr	r1, [r1, #0]
 801c2be:	5099      	str	r1, [r3, r2]

                    /* Decrement the number of interfaces found in the same IAD.  */
                    iad_number_interfaces--;
 801c2c0:	2290      	movs	r2, #144	@ 0x90
 801c2c2:	18bb      	adds	r3, r7, r2
 801c2c4:	681b      	ldr	r3, [r3, #0]
 801c2c6:	3b01      	subs	r3, #1
 801c2c8:	18b9      	adds	r1, r7, r2
 801c2ca:	600b      	str	r3, [r1, #0]

                    /* If none are left, get out of the IAD state machine.  */
                    if (iad_number_interfaces == 0)
 801c2cc:	18bb      	adds	r3, r7, r2
 801c2ce:	681b      	ldr	r3, [r3, #0]
 801c2d0:	2b00      	cmp	r3, #0
 801c2d2:	d152      	bne.n	801c37a <_ux_device_stack_configuration_set+0x406>

                        /* We have exhausted the interfaces within the IAD.  */
                        iad_flag = UX_FALSE;
 801c2d4:	2300      	movs	r3, #0
 801c2d6:	2298      	movs	r2, #152	@ 0x98
 801c2d8:	18ba      	adds	r2, r7, r2
 801c2da:	6013      	str	r3, [r2, #0]
 801c2dc:	e04d      	b.n	801c37a <_ux_device_stack_configuration_set+0x406>
                }
                else
                {

                    /* First interface. Scan the list of classes to find a match.  */
                    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801c2de:	4b06      	ldr	r3, [pc, #24]	@ (801c2f8 <_ux_device_stack_configuration_set+0x384>)
 801c2e0:	681a      	ldr	r2, [r3, #0]
 801c2e2:	23ae      	movs	r3, #174	@ 0xae
 801c2e4:	005b      	lsls	r3, r3, #1
 801c2e6:	58d3      	ldr	r3, [r2, r3]
 801c2e8:	22a0      	movs	r2, #160	@ 0xa0
 801c2ea:	18ba      	adds	r2, r7, r2
 801c2ec:	6013      	str	r3, [r2, #0]

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
                    /* Parse all the class drivers.  */
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 801c2ee:	2300      	movs	r3, #0
 801c2f0:	228c      	movs	r2, #140	@ 0x8c
 801c2f2:	18ba      	adds	r2, r7, r2
 801c2f4:	6013      	str	r3, [r2, #0]
 801c2f6:	e036      	b.n	801c366 <_ux_device_stack_configuration_set+0x3f2>
 801c2f8:	20011c18 	.word	0x20011c18
 801c2fc:	2000002c 	.word	0x2000002c
 801c300:	20000034 	.word	0x20000034
                    {
#endif

                        /* Check if this class driver is used.  */
                        if (class_inst -> ux_slave_class_status == UX_USED)
 801c304:	21a0      	movs	r1, #160	@ 0xa0
 801c306:	187b      	adds	r3, r7, r1
 801c308:	681b      	ldr	r3, [r3, #0]
 801c30a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801c30c:	2b01      	cmp	r3, #1
 801c30e:	d11d      	bne.n	801c34c <_ux_device_stack_configuration_set+0x3d8>
                        {

                            /* Check if this is the same interface for the same configuration. */
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801c310:	2434      	movs	r4, #52	@ 0x34
 801c312:	193b      	adds	r3, r7, r4
 801c314:	689a      	ldr	r2, [r3, #8]
 801c316:	0008      	movs	r0, r1
 801c318:	187b      	adds	r3, r7, r1
 801c31a:	6819      	ldr	r1, [r3, #0]
 801c31c:	2384      	movs	r3, #132	@ 0x84
 801c31e:	005b      	lsls	r3, r3, #1
 801c320:	58cb      	ldr	r3, [r1, r3]
 801c322:	429a      	cmp	r2, r3
 801c324:	d112      	bne.n	801c34c <_ux_device_stack_configuration_set+0x3d8>
                                    (configuration_value == class_inst -> ux_slave_class_configuration_number))
 801c326:	0001      	movs	r1, r0
 801c328:	187b      	adds	r3, r7, r1
 801c32a:	681a      	ldr	r2, [r3, #0]
 801c32c:	2386      	movs	r3, #134	@ 0x86
 801c32e:	005b      	lsls	r3, r3, #1
 801c330:	58d3      	ldr	r3, [r2, r3]
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801c332:	687a      	ldr	r2, [r7, #4]
 801c334:	429a      	cmp	r2, r3
 801c336:	d109      	bne.n	801c34c <_ux_device_stack_configuration_set+0x3d8>
                            {

                                /* Memorize the class in the class/interface array.  */
                                _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 801c338:	4b2a      	ldr	r3, [pc, #168]	@ (801c3e4 <_ux_device_stack_configuration_set+0x470>)
 801c33a:	681a      	ldr	r2, [r3, #0]
 801c33c:	193b      	adds	r3, r7, r4
 801c33e:	689b      	ldr	r3, [r3, #8]
 801c340:	3358      	adds	r3, #88	@ 0x58
 801c342:	009b      	lsls	r3, r3, #2
 801c344:	1879      	adds	r1, r7, r1
 801c346:	6809      	ldr	r1, [r1, #0]
 801c348:	5099      	str	r1, [r3, r2]

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
                                /* We are done here.  */
                                break;
 801c34a:	e016      	b.n	801c37a <_ux_device_stack_configuration_set+0x406>
                            }
                        }

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
                        /* Move to the next registered class.  */
                        class_inst ++;
 801c34c:	22a0      	movs	r2, #160	@ 0xa0
 801c34e:	18bb      	adds	r3, r7, r2
 801c350:	681b      	ldr	r3, [r3, #0]
 801c352:	3315      	adds	r3, #21
 801c354:	33ff      	adds	r3, #255	@ 0xff
 801c356:	18ba      	adds	r2, r7, r2
 801c358:	6013      	str	r3, [r2, #0]
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 801c35a:	228c      	movs	r2, #140	@ 0x8c
 801c35c:	18bb      	adds	r3, r7, r2
 801c35e:	681b      	ldr	r3, [r3, #0]
 801c360:	3301      	adds	r3, #1
 801c362:	18ba      	adds	r2, r7, r2
 801c364:	6013      	str	r3, [r2, #0]
 801c366:	4b1f      	ldr	r3, [pc, #124]	@ (801c3e4 <_ux_device_stack_configuration_set+0x470>)
 801c368:	681a      	ldr	r2, [r3, #0]
 801c36a:	23ac      	movs	r3, #172	@ 0xac
 801c36c:	005b      	lsls	r3, r3, #1
 801c36e:	58d3      	ldr	r3, [r2, r3]
 801c370:	228c      	movs	r2, #140	@ 0x8c
 801c372:	18ba      	adds	r2, r7, r2
 801c374:	6812      	ldr	r2, [r2, #0]
 801c376:	429a      	cmp	r2, r3
 801c378:	d3c4      	bcc.n	801c304 <_ux_device_stack_configuration_set+0x390>
                    }
#endif
                }

                /* Set the interface.  */
                _ux_device_stack_interface_set(device_framework, device_framework_length, 0);
 801c37a:	23a8      	movs	r3, #168	@ 0xa8
 801c37c:	18fb      	adds	r3, r7, r3
 801c37e:	6819      	ldr	r1, [r3, #0]
 801c380:	23ac      	movs	r3, #172	@ 0xac
 801c382:	18fb      	adds	r3, r7, r3
 801c384:	681b      	ldr	r3, [r3, #0]
 801c386:	2200      	movs	r2, #0
 801c388:	0018      	movs	r0, r3
 801c38a:	f000 fef3 	bl	801d174 <_ux_device_stack_interface_set>
            }
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801c38e:	21a8      	movs	r1, #168	@ 0xa8
 801c390:	187b      	adds	r3, r7, r1
 801c392:	681a      	ldr	r2, [r3, #0]
 801c394:	2080      	movs	r0, #128	@ 0x80
 801c396:	183b      	adds	r3, r7, r0
 801c398:	681b      	ldr	r3, [r3, #0]
 801c39a:	1ad3      	subs	r3, r2, r3
 801c39c:	187a      	adds	r2, r7, r1
 801c39e:	6013      	str	r3, [r2, #0]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801c3a0:	21ac      	movs	r1, #172	@ 0xac
 801c3a2:	187b      	adds	r3, r7, r1
 801c3a4:	681a      	ldr	r2, [r3, #0]
 801c3a6:	183b      	adds	r3, r7, r0
 801c3a8:	681b      	ldr	r3, [r3, #0]
 801c3aa:	18d3      	adds	r3, r2, r3
 801c3ac:	187a      	adds	r2, r7, r1
 801c3ae:	6013      	str	r3, [r2, #0]
    while (device_framework_length != 0)
 801c3b0:	23a8      	movs	r3, #168	@ 0xa8
 801c3b2:	18fb      	adds	r3, r7, r3
 801c3b4:	681b      	ldr	r3, [r3, #0]
 801c3b6:	2b00      	cmp	r3, #0
 801c3b8:	d000      	beq.n	801c3bc <_ux_device_stack_configuration_set+0x448>
 801c3ba:	e6e3      	b.n	801c184 <_ux_device_stack_configuration_set+0x210>
    }

    /* Mark the device as configured now. */
    device -> ux_slave_device_state =  UX_DEVICE_CONFIGURED;
 801c3bc:	2384      	movs	r3, #132	@ 0x84
 801c3be:	18fb      	adds	r3, r7, r3
 801c3c0:	681b      	ldr	r3, [r3, #0]
 801c3c2:	2203      	movs	r2, #3
 801c3c4:	601a      	str	r2, [r3, #0]

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_CONFIGURED);
 801c3c6:	2288      	movs	r2, #136	@ 0x88
 801c3c8:	18bb      	adds	r3, r7, r2
 801c3ca:	681b      	ldr	r3, [r3, #0]
 801c3cc:	699b      	ldr	r3, [r3, #24]
 801c3ce:	18ba      	adds	r2, r7, r2
 801c3d0:	6810      	ldr	r0, [r2, #0]
 801c3d2:	2203      	movs	r2, #3
 801c3d4:	2113      	movs	r1, #19
 801c3d6:	4798      	blx	r3

    /* Configuration mounted. */
    return(UX_SUCCESS);
 801c3d8:	2300      	movs	r3, #0
}
 801c3da:	0018      	movs	r0, r3
 801c3dc:	46bd      	mov	sp, r7
 801c3de:	b02d      	add	sp, #180	@ 0xb4
 801c3e0:	bd90      	pop	{r4, r7, pc}
 801c3e2:	46c0      	nop			@ (mov r8, r8)
 801c3e4:	20011c18 	.word	0x20011c18

0801c3e8 <_ux_device_stack_control_request_process>:
/*                                            added printer support,      */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_control_request_process(UX_SLAVE_TRANSFER *transfer_request)
{
 801c3e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 801c3ea:	b09d      	sub	sp, #116	@ 0x74
 801c3ec:	af02      	add	r7, sp, #8
 801c3ee:	6078      	str	r0, [r7, #4]
ULONG                       request;
ULONG                       request_value;
ULONG                       request_index;
ULONG                       request_length;
ULONG                       class_index;
UINT                        status =  UX_ERROR;
 801c3f0:	23ff      	movs	r3, #255	@ 0xff
 801c3f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
UX_SLAVE_ENDPOINT           *endpoint;
ULONG                       application_data_length;

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801c3f4:	4ba1      	ldr	r3, [pc, #644]	@ (801c67c <_ux_device_stack_control_request_process+0x294>)
 801c3f6:	681b      	ldr	r3, [r3, #0]
 801c3f8:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c3fa:	4ba0      	ldr	r3, [pc, #640]	@ (801c67c <_ux_device_stack_control_request_process+0x294>)
 801c3fc:	681b      	ldr	r3, [r3, #0]
 801c3fe:	3320      	adds	r3, #32
 801c400:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Ensure that the Setup request has been received correctly.  */
    if (transfer_request -> ux_slave_transfer_request_completion_code == UX_SUCCESS)
 801c402:	687b      	ldr	r3, [r7, #4]
 801c404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c406:	2b00      	cmp	r3, #0
 801c408:	d000      	beq.n	801c40c <_ux_device_stack_control_request_process+0x24>
 801c40a:	e132      	b.n	801c672 <_ux_device_stack_control_request_process+0x28a>
    {

        /* Seems so far, the Setup request is valid. Extract all fields of
           the request.  */
        request_type   =   *transfer_request -> ux_slave_transfer_request_setup;
 801c40c:	687b      	ldr	r3, [r7, #4]
 801c40e:	2254      	movs	r2, #84	@ 0x54
 801c410:	5c9b      	ldrb	r3, [r3, r2]
 801c412:	667b      	str	r3, [r7, #100]	@ 0x64
        request        =   *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 801c414:	687b      	ldr	r3, [r7, #4]
 801c416:	2255      	movs	r2, #85	@ 0x55
 801c418:	5c9b      	ldrb	r3, [r3, r2]
 801c41a:	653b      	str	r3, [r7, #80]	@ 0x50
        request_value  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 801c41c:	687b      	ldr	r3, [r7, #4]
 801c41e:	3354      	adds	r3, #84	@ 0x54
 801c420:	3302      	adds	r3, #2
 801c422:	0018      	movs	r0, r3
 801c424:	f7fc facb 	bl	80189be <_ux_utility_short_get>
 801c428:	0003      	movs	r3, r0
 801c42a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        request_index  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX);
 801c42c:	687b      	ldr	r3, [r7, #4]
 801c42e:	3354      	adds	r3, #84	@ 0x54
 801c430:	3304      	adds	r3, #4
 801c432:	0018      	movs	r0, r3
 801c434:	f7fc fac3 	bl	80189be <_ux_utility_short_get>
 801c438:	0003      	movs	r3, r0
 801c43a:	64bb      	str	r3, [r7, #72]	@ 0x48
        request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 801c43c:	687b      	ldr	r3, [r7, #4]
 801c43e:	3354      	adds	r3, #84	@ 0x54
 801c440:	3306      	adds	r3, #6
 801c442:	0018      	movs	r0, r3
 801c444:	f7fc fabb 	bl	80189be <_ux_utility_short_get>
 801c448:	0003      	movs	r3, r0
 801c44a:	647b      	str	r3, [r7, #68]	@ 0x44

        /* Filter for GET_DESCRIPTOR/SET_DESCRIPTOR commands. If the descriptor to be returned is not a standard descriptor,
           treat the command as a CLASS command.  */
        if ((request == UX_GET_DESCRIPTOR || request == UX_SET_DESCRIPTOR) && (((request_value >> 8) & UX_REQUEST_TYPE) != UX_REQUEST_TYPE_STANDARD))
 801c44c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c44e:	2b06      	cmp	r3, #6
 801c450:	d002      	beq.n	801c458 <_ux_device_stack_control_request_process+0x70>
 801c452:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c454:	2b07      	cmp	r3, #7
 801c456:	d10c      	bne.n	801c472 <_ux_device_stack_control_request_process+0x8a>
 801c458:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c45a:	0a1b      	lsrs	r3, r3, #8
 801c45c:	2260      	movs	r2, #96	@ 0x60
 801c45e:	4013      	ands	r3, r2
 801c460:	d007      	beq.n	801c472 <_ux_device_stack_control_request_process+0x8a>
        {        

            /* This request is to be handled by the class layer.  */
            request_type &=  (UINT)~UX_REQUEST_TYPE;
 801c462:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c464:	2260      	movs	r2, #96	@ 0x60
 801c466:	4393      	bics	r3, r2
 801c468:	667b      	str	r3, [r7, #100]	@ 0x64
            request_type |= UX_REQUEST_TYPE_CLASS;
 801c46a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c46c:	2220      	movs	r2, #32
 801c46e:	4313      	orrs	r3, r2
 801c470:	667b      	str	r3, [r7, #100]	@ 0x64
        }                   

        /* Check if there is a vendor registered function at the application layer.  If the request
           is VENDOR and the request match, pass the request to the application.  */
        if ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR)
 801c472:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c474:	2260      	movs	r2, #96	@ 0x60
 801c476:	4013      	ands	r3, r2
 801c478:	2b40      	cmp	r3, #64	@ 0x40
 801c47a:	d139      	bne.n	801c4f0 <_ux_device_stack_control_request_process+0x108>
        {

            /* Check the request demanded and compare it to the application registered one.  */
            if (request == _ux_system_slave -> ux_system_slave_device_vendor_request)
 801c47c:	4b7f      	ldr	r3, [pc, #508]	@ (801c67c <_ux_device_stack_control_request_process+0x294>)
 801c47e:	681a      	ldr	r2, [r3, #0]
 801c480:	23e4      	movs	r3, #228	@ 0xe4
 801c482:	005b      	lsls	r3, r3, #1
 801c484:	58d3      	ldr	r3, [r2, r3]
 801c486:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801c488:	429a      	cmp	r2, r3
 801c48a:	d131      	bne.n	801c4f0 <_ux_device_stack_control_request_process+0x108>
            {

                /* This is a Microsoft extended function. It happens before the device is configured. 
                   The request is passed to the application directly.  */
                application_data_length = UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH;
 801c48c:	2380      	movs	r3, #128	@ 0x80
 801c48e:	005b      	lsls	r3, r3, #1
 801c490:	60fb      	str	r3, [r7, #12]
                status = _ux_system_slave -> ux_system_slave_device_vendor_request_function(request, request_value, 
 801c492:	4b7a      	ldr	r3, [pc, #488]	@ (801c67c <_ux_device_stack_control_request_process+0x294>)
 801c494:	681a      	ldr	r2, [r3, #0]
 801c496:	23e6      	movs	r3, #230	@ 0xe6
 801c498:	005b      	lsls	r3, r3, #1
 801c49a:	58d4      	ldr	r4, [r2, r3]
 801c49c:	687b      	ldr	r3, [r7, #4]
 801c49e:	68db      	ldr	r3, [r3, #12]
 801c4a0:	6c7e      	ldr	r6, [r7, #68]	@ 0x44
 801c4a2:	6cbd      	ldr	r5, [r7, #72]	@ 0x48
 801c4a4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801c4a6:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 801c4a8:	220c      	movs	r2, #12
 801c4aa:	18ba      	adds	r2, r7, r2
 801c4ac:	9201      	str	r2, [sp, #4]
 801c4ae:	9300      	str	r3, [sp, #0]
 801c4b0:	0033      	movs	r3, r6
 801c4b2:	002a      	movs	r2, r5
 801c4b4:	47a0      	blx	r4
 801c4b6:	0003      	movs	r3, r0
 801c4b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
                                                                                            request_index, request_length, 
                                                                                            transfer_request -> ux_slave_transfer_request_data_pointer,
                                                                                            &application_data_length);

                /* Check the status from the application.  */
                if (status == UX_SUCCESS)
 801c4ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c4bc:	2b00      	cmp	r3, #0
 801c4be:	d110      	bne.n	801c4e2 <_ux_device_stack_control_request_process+0xfa>
                {
                
                    /* Get the control endpoint associated with the device.  */
                    endpoint =  &device -> ux_slave_device_control_endpoint;
 801c4c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c4c2:	333c      	adds	r3, #60	@ 0x3c
 801c4c4:	643b      	str	r3, [r7, #64]	@ 0x40
    
                    /* Get the pointer to the transfer request associated with the control endpoint.  */
                    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801c4c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c4c8:	3330      	adds	r3, #48	@ 0x30
 801c4ca:	607b      	str	r3, [r7, #4]
    
                    /* Set the direction to OUT.  */
                    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801c4cc:	687b      	ldr	r3, [r7, #4]
 801c4ce:	2203      	movs	r2, #3
 801c4d0:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Perform the data transfer.  */
                    _ux_device_stack_transfer_request(transfer_request, application_data_length, request_length);
 801c4d2:	68f9      	ldr	r1, [r7, #12]
 801c4d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c4d6:	687b      	ldr	r3, [r7, #4]
 801c4d8:	0018      	movs	r0, r3
 801c4da:	f001 f869 	bl	801d5b0 <_ux_device_stack_transfer_request>

                    /* We are done here.  */
                    return(UX_SUCCESS);
 801c4de:	2300      	movs	r3, #0
 801c4e0:	e0c8      	b.n	801c674 <_ux_device_stack_control_request_process+0x28c>
                }
                else
                {

                    /* The application did not like the vendor command format, stall the control endpoint.  */
                    _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 801c4e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c4e4:	333c      	adds	r3, #60	@ 0x3c
 801c4e6:	0018      	movs	r0, r3
 801c4e8:	f000 fb76 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
                    
                    /* We are done here.  */
                    return(UX_SUCCESS);
 801c4ec:	2300      	movs	r3, #0
 801c4ee:	e0c1      	b.n	801c674 <_ux_device_stack_control_request_process+0x28c>
            }
        }

        /* Check the destination of the request. If the request is of type CLASS or VENDOR_SPECIFIC,
           the function has to be passed to the class layer.  */
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 801c4f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c4f2:	2260      	movs	r2, #96	@ 0x60
 801c4f4:	4013      	ands	r3, r2
 801c4f6:	2b20      	cmp	r3, #32
 801c4f8:	d004      	beq.n	801c504 <_ux_device_stack_control_request_process+0x11c>
            ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR))
 801c4fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c4fc:	2260      	movs	r2, #96	@ 0x60
 801c4fe:	4013      	ands	r3, r2
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 801c500:	2b40      	cmp	r3, #64	@ 0x40
 801c502:	d150      	bne.n	801c5a6 <_ux_device_stack_control_request_process+0x1be>
        {

            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_REQUEST;
 801c504:	2310      	movs	r3, #16
 801c506:	18fb      	adds	r3, r7, r3
 801c508:	2204      	movs	r2, #4
 801c50a:	601a      	str	r2, [r3, #0]

            /* We need to find which class this request is for.  */
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 801c50c:	2300      	movs	r3, #0
 801c50e:	663b      	str	r3, [r7, #96]	@ 0x60
 801c510:	e03a      	b.n	801c588 <_ux_device_stack_control_request_process+0x1a0>
            {

                /* Get the class for the interface.  */
                class =  _ux_system_slave -> ux_system_slave_interface_class_array[class_index];
 801c512:	4b5a      	ldr	r3, [pc, #360]	@ (801c67c <_ux_device_stack_control_request_process+0x294>)
 801c514:	681b      	ldr	r3, [r3, #0]
 801c516:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801c518:	3258      	adds	r2, #88	@ 0x58
 801c51a:	0092      	lsls	r2, r2, #2
 801c51c:	58d3      	ldr	r3, [r2, r3]
 801c51e:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* If class is not ready, try next.  */
                if (class == UX_NULL)
 801c520:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c522:	2b00      	cmp	r3, #0
 801c524:	d02a      	beq.n	801c57c <_ux_device_stack_control_request_process+0x194>
                    continue;

                /* Is the request target to an interface?  */
                if ((request_type & UX_REQUEST_TARGET) == UX_REQUEST_TARGET_INTERFACE)
 801c526:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c528:	2203      	movs	r2, #3
 801c52a:	4013      	ands	r3, r2
 801c52c:	2b01      	cmp	r3, #1
 801c52e:	d116      	bne.n	801c55e <_ux_device_stack_control_request_process+0x176>
                       the request is for. So if the current index does not match 
                       the request index, we should go to the next one.  */
                    /* For printer class (0x07) GET_DEVICE_ID (0x00) the high byte of 
                       wIndex is interface index (for recommended index sequence the interface
                       number is same as interface index inside configuration).  */
                    if (((request_index & 0xFF) != class_index) ||
 801c530:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c532:	22ff      	movs	r2, #255	@ 0xff
 801c534:	4013      	ands	r3, r2
 801c536:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801c538:	429a      	cmp	r2, r3
 801c53a:	d121      	bne.n	801c580 <_ux_device_stack_control_request_process+0x198>
                        ((class -> ux_slave_class_interface -> ux_slave_interface_descriptor.bInterfaceClass == 0x07) &&
 801c53c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801c53e:	2388      	movs	r3, #136	@ 0x88
 801c540:	005b      	lsls	r3, r3, #1
 801c542:	58d3      	ldr	r3, [r2, r3]
 801c544:	6a1b      	ldr	r3, [r3, #32]
                    if (((request_index & 0xFF) != class_index) ||
 801c546:	2b07      	cmp	r3, #7
 801c548:	d109      	bne.n	801c55e <_ux_device_stack_control_request_process+0x176>
                        ((class -> ux_slave_class_interface -> ux_slave_interface_descriptor.bInterfaceClass == 0x07) &&
 801c54a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c54c:	2b00      	cmp	r3, #0
 801c54e:	d106      	bne.n	801c55e <_ux_device_stack_control_request_process+0x176>
                         (request == 0x00) &&
                         *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX + 1) != class_index))
 801c550:	687b      	ldr	r3, [r7, #4]
 801c552:	2259      	movs	r2, #89	@ 0x59
 801c554:	5c9b      	ldrb	r3, [r3, r2]
 801c556:	001a      	movs	r2, r3
                         (request == 0x00) &&
 801c558:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801c55a:	4293      	cmp	r3, r2
 801c55c:	d110      	bne.n	801c580 <_ux_device_stack_control_request_process+0x198>
                        continue;
                }

                /* Memorize the class in the command.  */
                class_command.ux_slave_class_command_class_ptr = class;
 801c55e:	2110      	movs	r1, #16
 801c560:	187b      	adds	r3, r7, r1
 801c562:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801c564:	621a      	str	r2, [r3, #32]

                /* We have found a potential candidate. Call this registered class entry function.  */
                status = class -> ux_slave_class_entry_function(&class_command);
 801c566:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801c56a:	187a      	adds	r2, r7, r1
 801c56c:	0010      	movs	r0, r2
 801c56e:	4798      	blx	r3
 801c570:	0003      	movs	r3, r0
 801c572:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* The status simply tells us if the registered class handled the 
                   command - if there was an issue processing the command, it would've 
                   stalled the control endpoint, notifying the host (and not us).  */
                if (status == UX_SUCCESS)
 801c574:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c576:	2b00      	cmp	r3, #0
 801c578:	d00a      	beq.n	801c590 <_ux_device_stack_control_request_process+0x1a8>
 801c57a:	e002      	b.n	801c582 <_ux_device_stack_control_request_process+0x19a>
                    continue;
 801c57c:	46c0      	nop			@ (mov r8, r8)
 801c57e:	e000      	b.n	801c582 <_ux_device_stack_control_request_process+0x19a>
                        continue;
 801c580:	46c0      	nop			@ (mov r8, r8)
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 801c582:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801c584:	3301      	adds	r3, #1
 801c586:	663b      	str	r3, [r7, #96]	@ 0x60
 801c588:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801c58a:	2b0f      	cmp	r3, #15
 801c58c:	d9c1      	bls.n	801c512 <_ux_device_stack_control_request_process+0x12a>
 801c58e:	e000      	b.n	801c592 <_ux_device_stack_control_request_process+0x1aa>

                    /* We are done, break the loop!  */
                    break;
 801c590:	46c0      	nop			@ (mov r8, r8)

                /* Not handled, try next.  */
            }

            /* If no class handled the command, then we have an error here.  */
            if (status != UX_SUCCESS)
 801c592:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c594:	2b00      	cmp	r3, #0
 801c596:	d004      	beq.n	801c5a2 <_ux_device_stack_control_request_process+0x1ba>

                /* We stall the command (request not supported).  */
                _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 801c598:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c59a:	333c      	adds	r3, #60	@ 0x3c
 801c59c:	0018      	movs	r0, r3
 801c59e:	f000 fb1b 	bl	801cbd8 <_ux_device_stack_endpoint_stall>

            /* We are done for class/vendor request.  */
            return(status);
 801c5a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c5a4:	e066      	b.n	801c674 <_ux_device_stack_control_request_process+0x28c>
        }

        /* At this point, the request must be a standard request that the device stack should handle.  */
        switch (request)
 801c5a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c5a8:	2b0c      	cmp	r3, #12
 801c5aa:	d857      	bhi.n	801c65c <_ux_device_stack_control_request_process+0x274>
 801c5ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c5ae:	009a      	lsls	r2, r3, #2
 801c5b0:	4b33      	ldr	r3, [pc, #204]	@ (801c680 <_ux_device_stack_control_request_process+0x298>)
 801c5b2:	18d3      	adds	r3, r2, r3
 801c5b4:	681b      	ldr	r3, [r3, #0]
 801c5b6:	469f      	mov	pc, r3
        {

        case UX_GET_STATUS:

            status =  _ux_device_stack_get_status(request_type, request_index, request_length);
 801c5b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c5ba:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801c5bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c5be:	0018      	movs	r0, r3
 801c5c0:	f000 fb40 	bl	801cc44 <_ux_device_stack_get_status>
 801c5c4:	0003      	movs	r3, r0
 801c5c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c5c8:	e04b      	b.n	801c662 <_ux_device_stack_control_request_process+0x27a>

        case UX_CLEAR_FEATURE:

            status =  _ux_device_stack_clear_feature(request_type, request_value, request_index);
 801c5ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801c5cc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801c5ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c5d0:	0018      	movs	r0, r3
 801c5d2:	f7ff fc49 	bl	801be68 <_ux_device_stack_clear_feature>
 801c5d6:	0003      	movs	r3, r0
 801c5d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c5da:	e042      	b.n	801c662 <_ux_device_stack_control_request_process+0x27a>

        case UX_SET_FEATURE:

            status =  _ux_device_stack_set_feature(request_type, request_value, request_index);
 801c5dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801c5de:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801c5e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c5e2:	0018      	movs	r0, r3
 801c5e4:	f000 ff3c 	bl	801d460 <_ux_device_stack_set_feature>
 801c5e8:	0003      	movs	r3, r0
 801c5ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c5ec:	e039      	b.n	801c662 <_ux_device_stack_control_request_process+0x27a>

        case UX_SET_ADDRESS:
        
            /* Memorize the address. Some controllers memorize the address here. Some don't.  */
            dcd -> ux_slave_dcd_device_address =  request_value;
 801c5ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801c5f0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801c5f2:	615a      	str	r2, [r3, #20]

            /* Force the new address.  */
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_SET_DEVICE_ADDRESS, (VOID *) (ALIGN_TYPE) request_value);
 801c5f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801c5f6:	699b      	ldr	r3, [r3, #24]
 801c5f8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801c5fa:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801c5fc:	2111      	movs	r1, #17
 801c5fe:	4798      	blx	r3
 801c600:	0003      	movs	r3, r0
 801c602:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c604:	e02d      	b.n	801c662 <_ux_device_stack_control_request_process+0x27a>

        case UX_GET_DESCRIPTOR:

            status =  _ux_device_stack_descriptor_send(request_value, request_index, request_length);
 801c606:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c608:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801c60a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c60c:	0018      	movs	r0, r3
 801c60e:	f000 f839 	bl	801c684 <_ux_device_stack_descriptor_send>
 801c612:	0003      	movs	r3, r0
 801c614:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c616:	e024      	b.n	801c662 <_ux_device_stack_control_request_process+0x27a>

        case UX_SET_DESCRIPTOR:

            status = UX_FUNCTION_NOT_SUPPORTED;
 801c618:	2354      	movs	r3, #84	@ 0x54
 801c61a:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c61c:	e021      	b.n	801c662 <_ux_device_stack_control_request_process+0x27a>

        case UX_GET_CONFIGURATION:

            status =  _ux_device_stack_configuration_get();
 801c61e:	f7ff fc83 	bl	801bf28 <_ux_device_stack_configuration_get>
 801c622:	0003      	movs	r3, r0
 801c624:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c626:	e01c      	b.n	801c662 <_ux_device_stack_control_request_process+0x27a>

        case UX_SET_CONFIGURATION:

            status =  _ux_device_stack_configuration_set(request_value);
 801c628:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c62a:	0018      	movs	r0, r3
 801c62c:	f7ff fca2 	bl	801bf74 <_ux_device_stack_configuration_set>
 801c630:	0003      	movs	r3, r0
 801c632:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c634:	e015      	b.n	801c662 <_ux_device_stack_control_request_process+0x27a>

        case UX_GET_INTERFACE:

            status =  _ux_device_stack_alternate_setting_get(request_index);
 801c636:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c638:	0018      	movs	r0, r3
 801c63a:	f7ff f8df 	bl	801b7fc <_ux_device_stack_alternate_setting_get>
 801c63e:	0003      	movs	r3, r0
 801c640:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c642:	e00e      	b.n	801c662 <_ux_device_stack_control_request_process+0x27a>
                
        case UX_SET_INTERFACE:

            status =  _ux_device_stack_alternate_setting_set(request_index,request_value);
 801c644:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801c646:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c648:	0011      	movs	r1, r2
 801c64a:	0018      	movs	r0, r3
 801c64c:	f7ff f916 	bl	801b87c <_ux_device_stack_alternate_setting_set>
 801c650:	0003      	movs	r3, r0
 801c652:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c654:	e005      	b.n	801c662 <_ux_device_stack_control_request_process+0x27a>
                

        case UX_SYNCH_FRAME:

            status = UX_SUCCESS;
 801c656:	2300      	movs	r3, #0
 801c658:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c65a:	e002      	b.n	801c662 <_ux_device_stack_control_request_process+0x27a>

        default :

            status = UX_FUNCTION_NOT_SUPPORTED;
 801c65c:	2354      	movs	r3, #84	@ 0x54
 801c65e:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c660:	46c0      	nop			@ (mov r8, r8)
        }

        if (status != UX_SUCCESS)
 801c662:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c664:	2b00      	cmp	r3, #0
 801c666:	d004      	beq.n	801c672 <_ux_device_stack_control_request_process+0x28a>

            /* Stall the control endpoint to issue protocol error. */
            _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 801c668:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c66a:	333c      	adds	r3, #60	@ 0x3c
 801c66c:	0018      	movs	r0, r3
 801c66e:	f000 fab3 	bl	801cbd8 <_ux_device_stack_endpoint_stall>
    }

    /* Return the function status.  */
    return(status);
 801c672:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 801c674:	0018      	movs	r0, r3
 801c676:	46bd      	mov	sp, r7
 801c678:	b01b      	add	sp, #108	@ 0x6c
 801c67a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c67c:	20011c18 	.word	0x20011c18
 801c680:	0801f864 	.word	0x0801f864

0801c684 <_ux_device_stack_descriptor_send>:
/*                                            added BOS support,          */
/*                                            resulting in version 6.1.3  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_descriptor_send(ULONG descriptor_type, ULONG request_index, ULONG host_length)
{
 801c684:	b590      	push	{r4, r7, lr}
 801c686:	b0a3      	sub	sp, #140	@ 0x8c
 801c688:	af00      	add	r7, sp, #0
 801c68a:	60f8      	str	r0, [r7, #12]
 801c68c:	60b9      	str	r1, [r7, #8]
 801c68e:	607a      	str	r2, [r7, #4]
UCHAR                           *device_framework;
UCHAR                           *device_framework_end;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
ULONG                           target_descriptor_length;
UINT                            status =  UX_ERROR;
 801c690:	23ff      	movs	r3, #255	@ 0xff
 801c692:	673b      	str	r3, [r7, #112]	@ 0x70

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_DESCRIPTOR_SEND, descriptor_type, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801c694:	4bde      	ldr	r3, [pc, #888]	@ (801ca10 <_ux_device_stack_descriptor_send+0x38c>)
 801c696:	681b      	ldr	r3, [r3, #0]
 801c698:	65fb      	str	r3, [r7, #92]	@ 0x5c

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c69a:	4bdd      	ldr	r3, [pc, #884]	@ (801ca10 <_ux_device_stack_descriptor_send+0x38c>)
 801c69c:	681b      	ldr	r3, [r3, #0]
 801c69e:	3320      	adds	r3, #32
 801c6a0:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* Get the control endpoint associated with the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801c6a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801c6a4:	333c      	adds	r3, #60	@ 0x3c
 801c6a6:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801c6a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c6aa:	3330      	adds	r3, #48	@ 0x30
 801c6ac:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Set the direction to OUT.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801c6ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c6b0:	2203      	movs	r2, #3
 801c6b2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Isolate the descriptor index.  */
    descriptor_index =  descriptor_type & 0xff;
 801c6b4:	68fb      	ldr	r3, [r7, #12]
 801c6b6:	22ff      	movs	r2, #255	@ 0xff
 801c6b8:	4013      	ands	r3, r2
 801c6ba:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Reset the parsed index.  */
    parsed_descriptor_index =  0;
 801c6bc:	2300      	movs	r3, #0
 801c6be:	2284      	movs	r2, #132	@ 0x84
 801c6c0:	18ba      	adds	r2, r7, r2
 801c6c2:	6013      	str	r3, [r2, #0]

    /* Shift the descriptor type in the low byte field.  */
    descriptor_type =  (UCHAR) ((descriptor_type >> 8) & 0xff);
 801c6c4:	68fb      	ldr	r3, [r7, #12]
 801c6c6:	0a1b      	lsrs	r3, r3, #8
 801c6c8:	b2db      	uxtb	r3, r3
 801c6ca:	60fb      	str	r3, [r7, #12]

    /* Default descriptor length is host length.  */
    length =  host_length;
 801c6cc:	687b      	ldr	r3, [r7, #4]
 801c6ce:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* What type of descriptor do we need to return?  */
    switch (descriptor_type)
 801c6d0:	68fb      	ldr	r3, [r7, #12]
 801c6d2:	2b0f      	cmp	r3, #15
 801c6d4:	d900      	bls.n	801c6d8 <_ux_device_stack_descriptor_send+0x54>
 801c6d6:	e20c      	b.n	801caf2 <_ux_device_stack_descriptor_send+0x46e>
 801c6d8:	68fb      	ldr	r3, [r7, #12]
 801c6da:	009a      	lsls	r2, r3, #2
 801c6dc:	4bcd      	ldr	r3, [pc, #820]	@ (801ca14 <_ux_device_stack_descriptor_send+0x390>)
 801c6de:	18d3      	adds	r3, r2, r3
 801c6e0:	681b      	ldr	r3, [r3, #0]
 801c6e2:	469f      	mov	pc, r3
    {

    case UX_DEVICE_DESCRIPTOR_ITEM:

		/* Setup device descriptor length.  */
        if (host_length > UX_DEVICE_DESCRIPTOR_LENGTH)
 801c6e4:	687b      	ldr	r3, [r7, #4]
 801c6e6:	2b12      	cmp	r3, #18
 801c6e8:	d901      	bls.n	801c6ee <_ux_device_stack_descriptor_send+0x6a>
            length =  UX_DEVICE_DESCRIPTOR_LENGTH;
 801c6ea:	2312      	movs	r3, #18
 801c6ec:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Fall through.  */
    case UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM:

        /* Setup qualifier descriptor length.  */
        if (descriptor_type == UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM &&
 801c6ee:	68fb      	ldr	r3, [r7, #12]
 801c6f0:	2b06      	cmp	r3, #6
 801c6f2:	d104      	bne.n	801c6fe <_ux_device_stack_descriptor_send+0x7a>
 801c6f4:	687b      	ldr	r3, [r7, #4]
 801c6f6:	2b0a      	cmp	r3, #10
 801c6f8:	d901      	bls.n	801c6fe <_ux_device_stack_descriptor_send+0x7a>
            host_length > UX_DEVICE_QUALIFIER_DESCRIPTOR_LENGTH)
            length =  UX_DEVICE_QUALIFIER_DESCRIPTOR_LENGTH;
 801c6fa:	230a      	movs	r3, #10
 801c6fc:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Fall through.  */
    case UX_OTG_DESCRIPTOR_ITEM:

        /* Setup OTG descriptor length.  */
        if (descriptor_type == UX_OTG_DESCRIPTOR_ITEM &&
 801c6fe:	68fb      	ldr	r3, [r7, #12]
 801c700:	2b09      	cmp	r3, #9
 801c702:	d104      	bne.n	801c70e <_ux_device_stack_descriptor_send+0x8a>
 801c704:	687b      	ldr	r3, [r7, #4]
 801c706:	2b05      	cmp	r3, #5
 801c708:	d901      	bls.n	801c70e <_ux_device_stack_descriptor_send+0x8a>
            host_length > UX_OTG_DESCRIPTOR_LENGTH)
            length =  UX_OTG_DESCRIPTOR_LENGTH;
 801c70a:	2305      	movs	r3, #5
 801c70c:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* We may or may not have a device qualifier descriptor.  */
        device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801c70e:	4bc0      	ldr	r3, [pc, #768]	@ (801ca10 <_ux_device_stack_descriptor_send+0x38c>)
 801c710:	681a      	ldr	r2, [r3, #0]
 801c712:	2394      	movs	r3, #148	@ 0x94
 801c714:	005b      	lsls	r3, r3, #1
 801c716:	58d3      	ldr	r3, [r2, r3]
 801c718:	2180      	movs	r1, #128	@ 0x80
 801c71a:	187a      	adds	r2, r7, r1
 801c71c:	6013      	str	r3, [r2, #0]
        device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801c71e:	4bbc      	ldr	r3, [pc, #752]	@ (801ca10 <_ux_device_stack_descriptor_send+0x38c>)
 801c720:	681a      	ldr	r2, [r3, #0]
 801c722:	2396      	movs	r3, #150	@ 0x96
 801c724:	005b      	lsls	r3, r3, #1
 801c726:	58d3      	ldr	r3, [r2, r3]
 801c728:	67bb      	str	r3, [r7, #120]	@ 0x78
        device_framework_end = device_framework + device_framework_length;
 801c72a:	187b      	adds	r3, r7, r1
 801c72c:	681a      	ldr	r2, [r3, #0]
 801c72e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801c730:	18d3      	adds	r3, r2, r3
 801c732:	67fb      	str	r3, [r7, #124]	@ 0x7c

        /* Parse the device framework and locate a device qualifier descriptor.  */
        while (device_framework < device_framework_end)
 801c734:	e029      	b.n	801c78a <_ux_device_stack_descriptor_send+0x106>
        {

            /* Get descriptor length.  */
            descriptor_length =  (ULONG) *device_framework;
 801c736:	2180      	movs	r1, #128	@ 0x80
 801c738:	187b      	adds	r3, r7, r1
 801c73a:	681b      	ldr	r3, [r3, #0]
 801c73c:	781b      	ldrb	r3, [r3, #0]
 801c73e:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Check if this is a descriptor expected.  */
            if (*(device_framework + 1) == descriptor_type)
 801c740:	187b      	adds	r3, r7, r1
 801c742:	681b      	ldr	r3, [r3, #0]
 801c744:	3301      	adds	r3, #1
 801c746:	781b      	ldrb	r3, [r3, #0]
 801c748:	001a      	movs	r2, r3
 801c74a:	68fb      	ldr	r3, [r7, #12]
 801c74c:	4293      	cmp	r3, r2
 801c74e:	d111      	bne.n	801c774 <_ux_device_stack_descriptor_send+0xf0>
            {

                /* Copy the device descriptor into the transfer request memory.  */
                _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 801c750:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c752:	68db      	ldr	r3, [r3, #12]
 801c754:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801c756:	1879      	adds	r1, r7, r1
 801c758:	6809      	ldr	r1, [r1, #0]
 801c75a:	0018      	movs	r0, r3
 801c75c:	f7fb ff62 	bl	8018624 <_ux_utility_memory_copy>
                                                device_framework, length); /* Use case of memcpy is verified. */

                /* Perform the data transfer.  */
                status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801c760:	687a      	ldr	r2, [r7, #4]
 801c762:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 801c764:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c766:	0018      	movs	r0, r3
 801c768:	f000 ff22 	bl	801d5b0 <_ux_device_stack_transfer_request>
 801c76c:	0003      	movs	r3, r0
 801c76e:	673b      	str	r3, [r7, #112]	@ 0x70
                break;
 801c770:	46c0      	nop			@ (mov r8, r8)
            device_framework_length -=  descriptor_length;

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
        }
        break;
 801c772:	e1c9      	b.n	801cb08 <_ux_device_stack_descriptor_send+0x484>
            device_framework_length -=  descriptor_length;
 801c774:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801c776:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c778:	1ad3      	subs	r3, r2, r3
 801c77a:	67bb      	str	r3, [r7, #120]	@ 0x78
            device_framework +=  descriptor_length;
 801c77c:	2180      	movs	r1, #128	@ 0x80
 801c77e:	187b      	adds	r3, r7, r1
 801c780:	681a      	ldr	r2, [r3, #0]
 801c782:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c784:	18d3      	adds	r3, r2, r3
 801c786:	187a      	adds	r2, r7, r1
 801c788:	6013      	str	r3, [r2, #0]
        while (device_framework < device_framework_end)
 801c78a:	2380      	movs	r3, #128	@ 0x80
 801c78c:	18fb      	adds	r3, r7, r3
 801c78e:	681a      	ldr	r2, [r3, #0]
 801c790:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801c792:	429a      	cmp	r2, r3
 801c794:	d3cf      	bcc.n	801c736 <_ux_device_stack_descriptor_send+0xb2>
        break;
 801c796:	e1b7      	b.n	801cb08 <_ux_device_stack_descriptor_send+0x484>
#endif
    case UX_OTHER_SPEED_DESCRIPTOR_ITEM:
        /* Fall through.  */
    case UX_CONFIGURATION_DESCRIPTOR_ITEM:

        if (descriptor_type == UX_OTHER_SPEED_DESCRIPTOR_ITEM)
 801c798:	68fb      	ldr	r3, [r7, #12]
 801c79a:	2b07      	cmp	r3, #7
 801c79c:	d113      	bne.n	801c7c6 <_ux_device_stack_descriptor_send+0x142>
        {

            /* This request is used by the host to find out the capability of this device
            if it was running at full speed. The behavior is the same as in a GET_CONFIGURATIOn descriptor
            but we do not use the current device framework but rather the full speed framework. */
            device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801c79e:	4b9c      	ldr	r3, [pc, #624]	@ (801ca10 <_ux_device_stack_descriptor_send+0x38c>)
 801c7a0:	681a      	ldr	r2, [r3, #0]
 801c7a2:	2398      	movs	r3, #152	@ 0x98
 801c7a4:	005b      	lsls	r3, r3, #1
 801c7a6:	58d3      	ldr	r3, [r2, r3]
 801c7a8:	2180      	movs	r1, #128	@ 0x80
 801c7aa:	187a      	adds	r2, r7, r1
 801c7ac:	6013      	str	r3, [r2, #0]
            device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 801c7ae:	4b98      	ldr	r3, [pc, #608]	@ (801ca10 <_ux_device_stack_descriptor_send+0x38c>)
 801c7b0:	681a      	ldr	r2, [r3, #0]
 801c7b2:	239a      	movs	r3, #154	@ 0x9a
 801c7b4:	005b      	lsls	r3, r3, #1
 801c7b6:	58d3      	ldr	r3, [r2, r3]
 801c7b8:	67bb      	str	r3, [r7, #120]	@ 0x78
            device_framework_end = device_framework + device_framework_length;
 801c7ba:	187b      	adds	r3, r7, r1
 801c7bc:	681a      	ldr	r2, [r3, #0]
 801c7be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801c7c0:	18d3      	adds	r3, r2, r3
 801c7c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801c7c4:	e05b      	b.n	801c87e <_ux_device_stack_descriptor_send+0x1fa>
        else
        {

            /* We may have multiple configurations !, the index will tell us what
            configuration descriptor we need to return.  */
            device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801c7c6:	4b92      	ldr	r3, [pc, #584]	@ (801ca10 <_ux_device_stack_descriptor_send+0x38c>)
 801c7c8:	681a      	ldr	r2, [r3, #0]
 801c7ca:	2394      	movs	r3, #148	@ 0x94
 801c7cc:	005b      	lsls	r3, r3, #1
 801c7ce:	58d3      	ldr	r3, [r2, r3]
 801c7d0:	2180      	movs	r1, #128	@ 0x80
 801c7d2:	187a      	adds	r2, r7, r1
 801c7d4:	6013      	str	r3, [r2, #0]
            device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801c7d6:	4b8e      	ldr	r3, [pc, #568]	@ (801ca10 <_ux_device_stack_descriptor_send+0x38c>)
 801c7d8:	681a      	ldr	r2, [r3, #0]
 801c7da:	2396      	movs	r3, #150	@ 0x96
 801c7dc:	005b      	lsls	r3, r3, #1
 801c7de:	58d3      	ldr	r3, [r2, r3]
 801c7e0:	67bb      	str	r3, [r7, #120]	@ 0x78
            device_framework_end = device_framework + device_framework_length;
 801c7e2:	187b      	adds	r3, r7, r1
 801c7e4:	681a      	ldr	r2, [r3, #0]
 801c7e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801c7e8:	18d3      	adds	r3, r2, r3
 801c7ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
        }

        /* Parse the device framework and locate a configuration descriptor.  */
        while (device_framework < device_framework_end)
 801c7ec:	e047      	b.n	801c87e <_ux_device_stack_descriptor_send+0x1fa>
        {

            /* Get descriptor length. */
            descriptor_length =  (ULONG) *device_framework;
 801c7ee:	2280      	movs	r2, #128	@ 0x80
 801c7f0:	18bb      	adds	r3, r7, r2
 801c7f2:	681b      	ldr	r3, [r3, #0]
 801c7f4:	781b      	ldrb	r3, [r3, #0]
 801c7f6:	647b      	str	r3, [r7, #68]	@ 0x44

#ifndef UX_BOS_SUPPORT_DISABLE

            /* Check if we are finding BOS descriptor.  */
            if (descriptor_type == UX_BOS_DESCRIPTOR_ITEM)
 801c7f8:	68fb      	ldr	r3, [r7, #12]
 801c7fa:	2b0f      	cmp	r3, #15
 801c7fc:	d113      	bne.n	801c826 <_ux_device_stack_descriptor_send+0x1a2>
            {
                if (*(device_framework + 1) == UX_BOS_DESCRIPTOR_ITEM)
 801c7fe:	18bb      	adds	r3, r7, r2
 801c800:	681b      	ldr	r3, [r3, #0]
 801c802:	3301      	adds	r3, #1
 801c804:	781b      	ldrb	r3, [r3, #0]
 801c806:	2b0f      	cmp	r3, #15
 801c808:	d12e      	bne.n	801c868 <_ux_device_stack_descriptor_send+0x1e4>
                {

                    /* Parse the BOS descriptor.  */
                    _ux_utility_descriptor_parse(device_framework,
 801c80a:	2414      	movs	r4, #20
 801c80c:	193b      	adds	r3, r7, r4
 801c80e:	4982      	ldr	r1, [pc, #520]	@ (801ca18 <_ux_device_stack_descriptor_send+0x394>)
 801c810:	18ba      	adds	r2, r7, r2
 801c812:	6810      	ldr	r0, [r2, #0]
 801c814:	2204      	movs	r2, #4
 801c816:	f7fb fc96 	bl	8018146 <_ux_utility_descriptor_parse>
                                _ux_system_bos_descriptor_structure,
                                UX_BOS_DESCRIPTOR_ENTRIES,
                                (UCHAR *) &bos_descriptor);

                    /* Get the length of entire BOS descriptor.  */
                    target_descriptor_length = bos_descriptor.wTotalLength;
 801c81a:	193b      	adds	r3, r7, r4
 801c81c:	689b      	ldr	r3, [r3, #8]
 801c81e:	677b      	str	r3, [r7, #116]	@ 0x74

                    /* Descriptor is found.  */
                    status = UX_SUCCESS;
 801c820:	2300      	movs	r3, #0
 801c822:	673b      	str	r3, [r7, #112]	@ 0x70
                    break;
 801c824:	e031      	b.n	801c88a <_ux_device_stack_descriptor_send+0x206>

                /* Check if this is a configuration descriptor.  We are cheating here. Instead of creating
                a OTHER SPEED descriptor, we simply scan the configuration descriptor for the Full Speed
                framework and return this configuration after we manually changed the configuration descriptor
                item into a Other Speed Descriptor. */
                if (*(device_framework + 1) == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801c826:	2080      	movs	r0, #128	@ 0x80
 801c828:	183b      	adds	r3, r7, r0
 801c82a:	681b      	ldr	r3, [r3, #0]
 801c82c:	3301      	adds	r3, #1
 801c82e:	781b      	ldrb	r3, [r3, #0]
 801c830:	2b02      	cmp	r3, #2
 801c832:	d119      	bne.n	801c868 <_ux_device_stack_descriptor_send+0x1e4>
                {

                    /* Check the index. It must be the same as the one requested.  */
                    if (parsed_descriptor_index == descriptor_index)
 801c834:	2384      	movs	r3, #132	@ 0x84
 801c836:	18fb      	adds	r3, r7, r3
 801c838:	681a      	ldr	r2, [r3, #0]
 801c83a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c83c:	429a      	cmp	r2, r3
 801c83e:	d10d      	bne.n	801c85c <_ux_device_stack_descriptor_send+0x1d8>
                    {

                        /* Parse the configuration descriptor. */
                        _ux_utility_descriptor_parse(device_framework,
 801c840:	2424      	movs	r4, #36	@ 0x24
 801c842:	193b      	adds	r3, r7, r4
 801c844:	4975      	ldr	r1, [pc, #468]	@ (801ca1c <_ux_device_stack_descriptor_send+0x398>)
 801c846:	183a      	adds	r2, r7, r0
 801c848:	6810      	ldr	r0, [r2, #0]
 801c84a:	2208      	movs	r2, #8
 801c84c:	f7fb fc7b 	bl	8018146 <_ux_utility_descriptor_parse>
                                    _ux_system_configuration_descriptor_structure,
                                    UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                                    (UCHAR *) &configuration_descriptor);

                        /* Get the length of entire configuration descriptor.  */
                        target_descriptor_length = configuration_descriptor.wTotalLength;
 801c850:	193b      	adds	r3, r7, r4
 801c852:	689b      	ldr	r3, [r3, #8]
 801c854:	677b      	str	r3, [r7, #116]	@ 0x74

                        /* Descriptor is found.  */
                        status = UX_SUCCESS;
 801c856:	2300      	movs	r3, #0
 801c858:	673b      	str	r3, [r7, #112]	@ 0x70
                        break;
 801c85a:	e016      	b.n	801c88a <_ux_device_stack_descriptor_send+0x206>
                    }
                    else
                    {

                        /* There may be more configuration descriptors in this framework.  */
                        parsed_descriptor_index++;
 801c85c:	2284      	movs	r2, #132	@ 0x84
 801c85e:	18bb      	adds	r3, r7, r2
 801c860:	681b      	ldr	r3, [r3, #0]
 801c862:	3301      	adds	r3, #1
 801c864:	18ba      	adds	r2, r7, r2
 801c866:	6013      	str	r3, [r2, #0]
                    }
                }
            }

            /* Adjust what is left of the device framework.  */
            device_framework_length -=  descriptor_length;
 801c868:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801c86a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c86c:	1ad3      	subs	r3, r2, r3
 801c86e:	67bb      	str	r3, [r7, #120]	@ 0x78

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 801c870:	2180      	movs	r1, #128	@ 0x80
 801c872:	187b      	adds	r3, r7, r1
 801c874:	681a      	ldr	r2, [r3, #0]
 801c876:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c878:	18d3      	adds	r3, r2, r3
 801c87a:	187a      	adds	r2, r7, r1
 801c87c:	6013      	str	r3, [r2, #0]
        while (device_framework < device_framework_end)
 801c87e:	2380      	movs	r3, #128	@ 0x80
 801c880:	18fb      	adds	r3, r7, r3
 801c882:	681a      	ldr	r2, [r3, #0]
 801c884:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801c886:	429a      	cmp	r2, r3
 801c888:	d3b1      	bcc.n	801c7ee <_ux_device_stack_descriptor_send+0x16a>
        }

        /* Send the descriptor.  */
        if (status == UX_SUCCESS)
 801c88a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801c88c:	2b00      	cmp	r3, #0
 801c88e:	d000      	beq.n	801c892 <_ux_device_stack_descriptor_send+0x20e>
 801c890:	e137      	b.n	801cb02 <_ux_device_stack_descriptor_send+0x47e>
        {

            /* Ensure the host does not demand a length beyond our descriptor (Windows does that)
                and do not return more than what is allowed.  */
            if (target_descriptor_length < host_length)
 801c892:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 801c894:	687b      	ldr	r3, [r7, #4]
 801c896:	429a      	cmp	r2, r3
 801c898:	d202      	bcs.n	801c8a0 <_ux_device_stack_descriptor_send+0x21c>
                length =  target_descriptor_length;
 801c89a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801c89c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801c89e:	e001      	b.n	801c8a4 <_ux_device_stack_descriptor_send+0x220>
            else
                length =  host_length;
 801c8a0:	687b      	ldr	r3, [r7, #4]
 801c8a2:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Check buffer length, since total descriptors length may exceed buffer...  */
            if (length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801c8a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801c8a6:	2380      	movs	r3, #128	@ 0x80
 801c8a8:	005b      	lsls	r3, r3, #1
 801c8aa:	429a      	cmp	r2, r3
 801c8ac:	d90d      	bls.n	801c8ca <_ux_device_stack_descriptor_send+0x246>
            {
                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801c8ae:	2212      	movs	r2, #18
 801c8b0:	2109      	movs	r1, #9
 801c8b2:	2002      	movs	r0, #2
 801c8b4:	f7fb fb58 	bl	8017f68 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Stall the endpoint.  */
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c8b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c8ba:	699b      	ldr	r3, [r3, #24]
 801c8bc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801c8be:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 801c8c0:	2114      	movs	r1, #20
 801c8c2:	4798      	blx	r3
 801c8c4:	0003      	movs	r3, r0
 801c8c6:	673b      	str	r3, [r7, #112]	@ 0x70
                break;
 801c8c8:	e11e      	b.n	801cb08 <_ux_device_stack_descriptor_send+0x484>
            }

            /* Copy the device descriptor into the transfer request memory.  */
            _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 801c8ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c8cc:	68db      	ldr	r3, [r3, #12]
 801c8ce:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801c8d0:	2180      	movs	r1, #128	@ 0x80
 801c8d2:	1879      	adds	r1, r7, r1
 801c8d4:	6809      	ldr	r1, [r1, #0]
 801c8d6:	0018      	movs	r0, r3
 801c8d8:	f7fb fea4 	bl	8018624 <_ux_utility_memory_copy>
                                device_framework, length); /* Use case of memcpy is verified. */

            /* Now we need to hack the found descriptor because this request expect a requested
                descriptor type instead of the regular descriptor.  */
            *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) = (UCHAR)descriptor_type;
 801c8dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c8de:	68db      	ldr	r3, [r3, #12]
 801c8e0:	3301      	adds	r3, #1
 801c8e2:	68fa      	ldr	r2, [r7, #12]
 801c8e4:	b2d2      	uxtb	r2, r2
 801c8e6:	701a      	strb	r2, [r3, #0]

            /* We can return the configuration descriptor.  */
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801c8e8:	687a      	ldr	r2, [r7, #4]
 801c8ea:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 801c8ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c8ee:	0018      	movs	r0, r3
 801c8f0:	f000 fe5e 	bl	801d5b0 <_ux_device_stack_transfer_request>
 801c8f4:	0003      	movs	r3, r0
 801c8f6:	673b      	str	r3, [r7, #112]	@ 0x70
        }
        break;
 801c8f8:	e103      	b.n	801cb02 <_ux_device_stack_descriptor_send+0x47e>

    case UX_STRING_DESCRIPTOR_ITEM:

        /* We need to filter for the index 0 which is the language ID string.  */
        if (descriptor_index == 0)
 801c8fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c8fc:	2b00      	cmp	r3, #0
 801c8fe:	d153      	bne.n	801c9a8 <_ux_device_stack_descriptor_send+0x324>
        {

            /* We need to check request buffer size in case it's possible exceed. */
            if (_ux_system_slave -> ux_system_slave_language_id_framework_length + 2 > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801c900:	4b43      	ldr	r3, [pc, #268]	@ (801ca10 <_ux_device_stack_descriptor_send+0x38c>)
 801c902:	681a      	ldr	r2, [r3, #0]
 801c904:	23a6      	movs	r3, #166	@ 0xa6
 801c906:	005b      	lsls	r3, r3, #1
 801c908:	58d3      	ldr	r3, [r2, r3]
 801c90a:	1c9a      	adds	r2, r3, #2
 801c90c:	2380      	movs	r3, #128	@ 0x80
 801c90e:	005b      	lsls	r3, r3, #1
 801c910:	429a      	cmp	r2, r3
 801c912:	d90d      	bls.n	801c930 <_ux_device_stack_descriptor_send+0x2ac>
            {

                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801c914:	2212      	movs	r2, #18
 801c916:	2109      	movs	r1, #9
 801c918:	2002      	movs	r0, #2
 801c91a:	f7fb fb25 	bl	8017f68 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Stall the endpoint.  */
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c91e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c920:	699b      	ldr	r3, [r3, #24]
 801c922:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801c924:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 801c926:	2114      	movs	r1, #20
 801c928:	4798      	blx	r3
 801c92a:	0003      	movs	r3, r0
 801c92c:	673b      	str	r3, [r7, #112]	@ 0x70
                break;
 801c92e:	e0eb      	b.n	801cb08 <_ux_device_stack_descriptor_send+0x484>
            }

            /* We have a request to send back the language ID list. Use the transfer request buffer.  */
            string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801c930:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c932:	68db      	ldr	r3, [r3, #12]
 801c934:	64bb      	str	r3, [r7, #72]	@ 0x48

            /* Store the total length of the response.  */
            *string_memory =  (UCHAR)(_ux_system_slave -> ux_system_slave_language_id_framework_length + 2);
 801c936:	4b36      	ldr	r3, [pc, #216]	@ (801ca10 <_ux_device_stack_descriptor_send+0x38c>)
 801c938:	681a      	ldr	r2, [r3, #0]
 801c93a:	23a6      	movs	r3, #166	@ 0xa6
 801c93c:	005b      	lsls	r3, r3, #1
 801c93e:	58d3      	ldr	r3, [r2, r3]
 801c940:	b2db      	uxtb	r3, r3
 801c942:	3302      	adds	r3, #2
 801c944:	b2da      	uxtb	r2, r3
 801c946:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c948:	701a      	strb	r2, [r3, #0]

            /* Store the descriptor type.  */
            *(string_memory +1) =  UX_STRING_DESCRIPTOR_ITEM;
 801c94a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c94c:	3301      	adds	r3, #1
 801c94e:	2203      	movs	r2, #3
 801c950:	701a      	strb	r2, [r3, #0]

            /* Store the language ID into the buffer.  */
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 801c952:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c954:	1c98      	adds	r0, r3, #2
 801c956:	4b2e      	ldr	r3, [pc, #184]	@ (801ca10 <_ux_device_stack_descriptor_send+0x38c>)
 801c958:	681a      	ldr	r2, [r3, #0]
 801c95a:	23a4      	movs	r3, #164	@ 0xa4
 801c95c:	005b      	lsls	r3, r3, #1
 801c95e:	58d1      	ldr	r1, [r2, r3]
                                                        _ux_system_slave -> ux_system_slave_language_id_framework_length); /* Use case of memcpy is verified. */
 801c960:	4b2b      	ldr	r3, [pc, #172]	@ (801ca10 <_ux_device_stack_descriptor_send+0x38c>)
 801c962:	681a      	ldr	r2, [r3, #0]
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 801c964:	23a6      	movs	r3, #166	@ 0xa6
 801c966:	005b      	lsls	r3, r3, #1
 801c968:	58d3      	ldr	r3, [r2, r3]
 801c96a:	001a      	movs	r2, r3
 801c96c:	f7fb fe5a 	bl	8018624 <_ux_utility_memory_copy>

            /* Filter the length asked/required.  */
            if (host_length > _ux_system_slave -> ux_system_slave_language_id_framework_length + 2)
 801c970:	4b27      	ldr	r3, [pc, #156]	@ (801ca10 <_ux_device_stack_descriptor_send+0x38c>)
 801c972:	681a      	ldr	r2, [r3, #0]
 801c974:	23a6      	movs	r3, #166	@ 0xa6
 801c976:	005b      	lsls	r3, r3, #1
 801c978:	58d3      	ldr	r3, [r2, r3]
 801c97a:	3302      	adds	r3, #2
 801c97c:	687a      	ldr	r2, [r7, #4]
 801c97e:	429a      	cmp	r2, r3
 801c980:	d907      	bls.n	801c992 <_ux_device_stack_descriptor_send+0x30e>
                length =  _ux_system_slave -> ux_system_slave_language_id_framework_length + 2;
 801c982:	4b23      	ldr	r3, [pc, #140]	@ (801ca10 <_ux_device_stack_descriptor_send+0x38c>)
 801c984:	681a      	ldr	r2, [r3, #0]
 801c986:	23a6      	movs	r3, #166	@ 0xa6
 801c988:	005b      	lsls	r3, r3, #1
 801c98a:	58d3      	ldr	r3, [r2, r3]
 801c98c:	3302      	adds	r3, #2
 801c98e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801c990:	e001      	b.n	801c996 <_ux_device_stack_descriptor_send+0x312>
            else
                length =  host_length;
 801c992:	687b      	ldr	r3, [r7, #4]
 801c994:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* We can return the string language ID descriptor.  */
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801c996:	687a      	ldr	r2, [r7, #4]
 801c998:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 801c99a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c99c:	0018      	movs	r0, r3
 801c99e:	f000 fe07 	bl	801d5b0 <_ux_device_stack_transfer_request>
 801c9a2:	0003      	movs	r3, r0
 801c9a4:	673b      	str	r3, [r7, #112]	@ 0x70
                /* Could not find the required string index. Stall the endpoint.  */
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
                return(UX_ERROR);
            }
        }
        break;
 801c9a6:	e0ae      	b.n	801cb06 <_ux_device_stack_descriptor_send+0x482>
            string_framework =  _ux_system_slave -> ux_system_slave_string_framework;
 801c9a8:	4b19      	ldr	r3, [pc, #100]	@ (801ca10 <_ux_device_stack_descriptor_send+0x38c>)
 801c9aa:	681a      	ldr	r2, [r3, #0]
 801c9ac:	23a0      	movs	r3, #160	@ 0xa0
 801c9ae:	005b      	lsls	r3, r3, #1
 801c9b0:	58d3      	ldr	r3, [r2, r3]
 801c9b2:	66bb      	str	r3, [r7, #104]	@ 0x68
            string_framework_length =  _ux_system_slave -> ux_system_slave_string_framework_length;
 801c9b4:	4b16      	ldr	r3, [pc, #88]	@ (801ca10 <_ux_device_stack_descriptor_send+0x38c>)
 801c9b6:	681a      	ldr	r2, [r3, #0]
 801c9b8:	23a2      	movs	r3, #162	@ 0xa2
 801c9ba:	005b      	lsls	r3, r3, #1
 801c9bc:	58d3      	ldr	r3, [r2, r3]
 801c9be:	667b      	str	r3, [r7, #100]	@ 0x64
            while (string_framework_length != 0)
 801c9c0:	e088      	b.n	801cad4 <_ux_device_stack_descriptor_send+0x450>
                if (_ux_utility_short_get(string_framework) == request_index)
 801c9c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c9c4:	0018      	movs	r0, r3
 801c9c6:	f7fb fffa 	bl	80189be <_ux_utility_short_get>
 801c9ca:	0002      	movs	r2, r0
 801c9cc:	68bb      	ldr	r3, [r7, #8]
 801c9ce:	4293      	cmp	r3, r2
 801c9d0:	d000      	beq.n	801c9d4 <_ux_device_stack_descriptor_send+0x350>
 801c9d2:	e070      	b.n	801cab6 <_ux_device_stack_descriptor_send+0x432>
                    if (*(string_framework + 2) == descriptor_index)
 801c9d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c9d6:	3302      	adds	r3, #2
 801c9d8:	781b      	ldrb	r3, [r3, #0]
 801c9da:	001a      	movs	r2, r3
 801c9dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c9de:	4293      	cmp	r3, r2
 801c9e0:	d169      	bne.n	801cab6 <_ux_device_stack_descriptor_send+0x432>
                        if (((*(string_framework + 3)*2) + 2) > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801c9e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c9e4:	3303      	adds	r3, #3
 801c9e6:	781b      	ldrb	r3, [r3, #0]
 801c9e8:	3301      	adds	r3, #1
 801c9ea:	005a      	lsls	r2, r3, #1
 801c9ec:	2380      	movs	r3, #128	@ 0x80
 801c9ee:	005b      	lsls	r3, r3, #1
 801c9f0:	429a      	cmp	r2, r3
 801c9f2:	dd15      	ble.n	801ca20 <_ux_device_stack_descriptor_send+0x39c>
                            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801c9f4:	2212      	movs	r2, #18
 801c9f6:	2109      	movs	r1, #9
 801c9f8:	2002      	movs	r0, #2
 801c9fa:	f7fb fab5 	bl	8017f68 <_ux_system_error_handler>
                            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c9fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801ca00:	699b      	ldr	r3, [r3, #24]
 801ca02:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801ca04:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 801ca06:	2114      	movs	r1, #20
 801ca08:	4798      	blx	r3
 801ca0a:	0003      	movs	r3, r0
 801ca0c:	673b      	str	r3, [r7, #112]	@ 0x70
                            break;
 801ca0e:	e065      	b.n	801cadc <_ux_device_stack_descriptor_send+0x458>
 801ca10:	20011c18 	.word	0x20011c18
 801ca14:	0801f898 	.word	0x0801f898
 801ca18:	20000040 	.word	0x20000040
 801ca1c:	2000002c 	.word	0x2000002c
                        string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801ca20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801ca22:	68db      	ldr	r3, [r3, #12]
 801ca24:	64bb      	str	r3, [r7, #72]	@ 0x48
                        *string_memory =  (UCHAR)((*(string_framework + 3)*2) + 2);
 801ca26:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801ca28:	3303      	adds	r3, #3
 801ca2a:	781b      	ldrb	r3, [r3, #0]
 801ca2c:	3301      	adds	r3, #1
 801ca2e:	b2db      	uxtb	r3, r3
 801ca30:	18db      	adds	r3, r3, r3
 801ca32:	b2da      	uxtb	r2, r3
 801ca34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801ca36:	701a      	strb	r2, [r3, #0]
                        *(string_memory + 1) =  UX_STRING_DESCRIPTOR_ITEM;
 801ca38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801ca3a:	3301      	adds	r3, #1
 801ca3c:	2203      	movs	r2, #3
 801ca3e:	701a      	strb	r2, [r3, #0]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 801ca40:	2300      	movs	r3, #0
 801ca42:	663b      	str	r3, [r7, #96]	@ 0x60
 801ca44:	e015      	b.n	801ca72 <_ux_device_stack_descriptor_send+0x3ee>
                            *(string_memory + 2 + (string_length * 2)) =  *(string_framework + 4 + string_length);
 801ca46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801ca48:	3304      	adds	r3, #4
 801ca4a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801ca4c:	18d2      	adds	r2, r2, r3
 801ca4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801ca50:	3301      	adds	r3, #1
 801ca52:	005b      	lsls	r3, r3, #1
 801ca54:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801ca56:	18cb      	adds	r3, r1, r3
 801ca58:	7812      	ldrb	r2, [r2, #0]
 801ca5a:	701a      	strb	r2, [r3, #0]
                            *(string_memory + 2 + (string_length * 2) + 1) =  0;
 801ca5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801ca5e:	3301      	adds	r3, #1
 801ca60:	005b      	lsls	r3, r3, #1
 801ca62:	3301      	adds	r3, #1
 801ca64:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801ca66:	18d3      	adds	r3, r2, r3
 801ca68:	2200      	movs	r2, #0
 801ca6a:	701a      	strb	r2, [r3, #0]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 801ca6c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801ca6e:	3301      	adds	r3, #1
 801ca70:	663b      	str	r3, [r7, #96]	@ 0x60
 801ca72:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801ca74:	3303      	adds	r3, #3
 801ca76:	781b      	ldrb	r3, [r3, #0]
 801ca78:	001a      	movs	r2, r3
 801ca7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801ca7c:	4293      	cmp	r3, r2
 801ca7e:	d3e2      	bcc.n	801ca46 <_ux_device_stack_descriptor_send+0x3c2>
                        if (host_length > (UINT)((*(string_framework + 3)*2) + 2))
 801ca80:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801ca82:	3303      	adds	r3, #3
 801ca84:	781b      	ldrb	r3, [r3, #0]
 801ca86:	3301      	adds	r3, #1
 801ca88:	005b      	lsls	r3, r3, #1
 801ca8a:	001a      	movs	r2, r3
 801ca8c:	687b      	ldr	r3, [r7, #4]
 801ca8e:	4293      	cmp	r3, r2
 801ca90:	d906      	bls.n	801caa0 <_ux_device_stack_descriptor_send+0x41c>
                            length =  (ULONG)((*(string_framework + 3)*2) + 2);
 801ca92:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801ca94:	3303      	adds	r3, #3
 801ca96:	781b      	ldrb	r3, [r3, #0]
 801ca98:	3301      	adds	r3, #1
 801ca9a:	005b      	lsls	r3, r3, #1
 801ca9c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801ca9e:	e001      	b.n	801caa4 <_ux_device_stack_descriptor_send+0x420>
                            length =  host_length;
 801caa0:	687b      	ldr	r3, [r7, #4]
 801caa2:	66fb      	str	r3, [r7, #108]	@ 0x6c
                        status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801caa4:	687a      	ldr	r2, [r7, #4]
 801caa6:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 801caa8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801caaa:	0018      	movs	r0, r3
 801caac:	f000 fd80 	bl	801d5b0 <_ux_device_stack_transfer_request>
 801cab0:	0003      	movs	r3, r0
 801cab2:	673b      	str	r3, [r7, #112]	@ 0x70
                        break;
 801cab4:	e012      	b.n	801cadc <_ux_device_stack_descriptor_send+0x458>
                string_framework_length -=  (ULONG) *(string_framework + 3) + 4;
 801cab6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801cab8:	3303      	adds	r3, #3
 801caba:	781b      	ldrb	r3, [r3, #0]
 801cabc:	001a      	movs	r2, r3
 801cabe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801cac0:	1a9b      	subs	r3, r3, r2
 801cac2:	3b04      	subs	r3, #4
 801cac4:	667b      	str	r3, [r7, #100]	@ 0x64
                string_framework +=  (ULONG) *(string_framework + 3) + 4;
 801cac6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801cac8:	3303      	adds	r3, #3
 801caca:	781b      	ldrb	r3, [r3, #0]
 801cacc:	3304      	adds	r3, #4
 801cace:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801cad0:	18d3      	adds	r3, r2, r3
 801cad2:	66bb      	str	r3, [r7, #104]	@ 0x68
            while (string_framework_length != 0)
 801cad4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801cad6:	2b00      	cmp	r3, #0
 801cad8:	d000      	beq.n	801cadc <_ux_device_stack_descriptor_send+0x458>
 801cada:	e772      	b.n	801c9c2 <_ux_device_stack_descriptor_send+0x33e>
            if (string_framework_length == 0)
 801cadc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801cade:	2b00      	cmp	r3, #0
 801cae0:	d111      	bne.n	801cb06 <_ux_device_stack_descriptor_send+0x482>
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801cae2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801cae4:	699b      	ldr	r3, [r3, #24]
 801cae6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801cae8:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 801caea:	2114      	movs	r1, #20
 801caec:	4798      	blx	r3
                return(UX_ERROR);
 801caee:	23ff      	movs	r3, #255	@ 0xff
 801caf0:	e00b      	b.n	801cb0a <_ux_device_stack_descriptor_send+0x486>

    default:

        /* Stall the endpoint.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801caf2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801caf4:	699b      	ldr	r3, [r3, #24]
 801caf6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801caf8:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 801cafa:	2114      	movs	r1, #20
 801cafc:	4798      	blx	r3
        return(UX_ERROR);
 801cafe:	23ff      	movs	r3, #255	@ 0xff
 801cb00:	e003      	b.n	801cb0a <_ux_device_stack_descriptor_send+0x486>
        break;
 801cb02:	46c0      	nop			@ (mov r8, r8)
 801cb04:	e000      	b.n	801cb08 <_ux_device_stack_descriptor_send+0x484>
        break;
 801cb06:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return the status to the caller.  */
    return(status);
 801cb08:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
}
 801cb0a:	0018      	movs	r0, r3
 801cb0c:	46bd      	mov	sp, r7
 801cb0e:	b023      	add	sp, #140	@ 0x8c
 801cb10:	bd90      	pop	{r4, r7, pc}
 801cb12:	46c0      	nop			@ (mov r8, r8)

0801cb14 <_ux_device_stack_disconnect>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_disconnect(VOID)
{
 801cb14:	b580      	push	{r7, lr}
 801cb16:	b092      	sub	sp, #72	@ 0x48
 801cb18:	af00      	add	r7, sp, #0
#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
UX_SLAVE_INTERFACE          *next_interface; 
#endif
UX_SLAVE_CLASS              *class;
UX_SLAVE_CLASS_COMMAND      class_command;
UINT                        status = UX_ERROR;
 801cb1a:	23ff      	movs	r3, #255	@ 0xff
 801cb1c:	643b      	str	r3, [r7, #64]	@ 0x40
                        
    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801cb1e:	4b2d      	ldr	r3, [pc, #180]	@ (801cbd4 <_ux_device_stack_disconnect+0xc0>)
 801cb20:	681b      	ldr	r3, [r3, #0]
 801cb22:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801cb24:	4b2b      	ldr	r3, [pc, #172]	@ (801cbd4 <_ux_device_stack_disconnect+0xc0>)
 801cb26:	681b      	ldr	r3, [r3, #0]
 801cb28:	3320      	adds	r3, #32
 801cb2a:	63bb      	str	r3, [r7, #56]	@ 0x38
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(device);

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801cb2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cb2e:	681b      	ldr	r3, [r3, #0]
 801cb30:	2b03      	cmp	r3, #3
 801cb32:	d127      	bne.n	801cb84 <_ux_device_stack_disconnect+0x70>
    {
        /* Get the pointer to the first interface.  */
        interface =  device -> ux_slave_device_first_interface;
 801cb34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cb36:	22f0      	movs	r2, #240	@ 0xf0
 801cb38:	589b      	ldr	r3, [r3, r2]
 801cb3a:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Parse all the interfaces if any.  */
        while (interface != UX_NULL)
 801cb3c:	e01c      	b.n	801cb78 <_ux_device_stack_disconnect+0x64>
        {
#endif

            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 801cb3e:	1d3b      	adds	r3, r7, #4
 801cb40:	2203      	movs	r2, #3
 801cb42:	601a      	str	r2, [r3, #0]
            class_command.ux_slave_class_command_interface =  (VOID *) interface;
 801cb44:	1d3b      	adds	r3, r7, #4
 801cb46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801cb48:	609a      	str	r2, [r3, #8]

            /* Get the pointer to the class container of this interface.  */
            class =  interface -> ux_slave_interface_class;
 801cb4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cb4c:	685b      	ldr	r3, [r3, #4]
 801cb4e:	637b      	str	r3, [r7, #52]	@ 0x34
            
            /* Store the class container. */
            class_command.ux_slave_class_command_class_ptr =  class;
 801cb50:	1d3b      	adds	r3, r7, #4
 801cb52:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801cb54:	621a      	str	r2, [r3, #32]

            /* If there is a class container for this instance, deactivate it.  */
            if (class != UX_NULL)
 801cb56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cb58:	2b00      	cmp	r3, #0
 801cb5a:	d004      	beq.n	801cb66 <_ux_device_stack_disconnect+0x52>
            
                /* Call the class with the DEACTIVATE signal.  */
                class -> ux_slave_class_entry_function(&class_command);
 801cb5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cb5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801cb60:	1d3a      	adds	r2, r7, #4
 801cb62:	0010      	movs	r0, r2
 801cb64:	4798      	blx	r3

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            next_interface =  interface -> ux_slave_interface_next_interface;
 801cb66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cb68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801cb6a:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

            /* Remove the interface and all endpoints associated with it.  */
            _ux_device_stack_interface_delete(interface);
 801cb6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cb6e:	0018      	movs	r0, r3
 801cb70:	f000 fab8 	bl	801d0e4 <_ux_device_stack_interface_delete>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Now we refresh the interface pointer.  */
            interface =  next_interface;
 801cb74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cb76:	647b      	str	r3, [r7, #68]	@ 0x44
        while (interface != UX_NULL)
 801cb78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cb7a:	2b00      	cmp	r3, #0
 801cb7c:	d1df      	bne.n	801cb3e <_ux_device_stack_disconnect+0x2a>
        }
#endif

        /* Mark the device as attached now.  */
        device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801cb7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cb80:	2201      	movs	r2, #1
 801cb82:	601a      	str	r2, [r3, #0]
    }

    /* If the device was attached, we need to destroy the control endpoint.  */
    if (device -> ux_slave_device_state == UX_DEVICE_ATTACHED)
 801cb84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cb86:	681b      	ldr	r3, [r3, #0]
 801cb88:	2b01      	cmp	r3, #1
 801cb8a:	d108      	bne.n	801cb9e <_ux_device_stack_disconnect+0x8a>

        /* Now we can destroy the default control endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 801cb8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cb8e:	699b      	ldr	r3, [r3, #24]
                                (VOID *) &device -> ux_slave_device_control_endpoint);
 801cb90:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801cb92:	323c      	adds	r2, #60	@ 0x3c
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 801cb94:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801cb96:	210f      	movs	r1, #15
 801cb98:	4798      	blx	r3
 801cb9a:	0003      	movs	r3, r0
 801cb9c:	643b      	str	r3, [r7, #64]	@ 0x40

    /* We are reverting to configuration 0.  */
    device -> ux_slave_device_configuration_selected =  0;
 801cb9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cba0:	22cc      	movs	r2, #204	@ 0xcc
 801cba2:	2100      	movs	r1, #0
 801cba4:	5099      	str	r1, [r3, r2]

    /* Set the device to be non attached.  */
    device -> ux_slave_device_state =  UX_DEVICE_RESET;
 801cba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cba8:	2200      	movs	r2, #0
 801cbaa:	601a      	str	r2, [r3, #0]

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801cbac:	4b09      	ldr	r3, [pc, #36]	@ (801cbd4 <_ux_device_stack_disconnect+0xc0>)
 801cbae:	681a      	ldr	r2, [r3, #0]
 801cbb0:	23e2      	movs	r3, #226	@ 0xe2
 801cbb2:	005b      	lsls	r3, r3, #1
 801cbb4:	58d3      	ldr	r3, [r2, r3]
 801cbb6:	2b00      	cmp	r3, #0
 801cbb8:	d006      	beq.n	801cbc8 <_ux_device_stack_disconnect+0xb4>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_REMOVED);
 801cbba:	4b06      	ldr	r3, [pc, #24]	@ (801cbd4 <_ux_device_stack_disconnect+0xc0>)
 801cbbc:	681a      	ldr	r2, [r3, #0]
 801cbbe:	23e2      	movs	r3, #226	@ 0xe2
 801cbc0:	005b      	lsls	r3, r3, #1
 801cbc2:	58d3      	ldr	r3, [r2, r3]
 801cbc4:	200a      	movs	r0, #10
 801cbc6:	4798      	blx	r3
    }

    /* Return the status to the caller.  */
    return(status);
 801cbc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 801cbca:	0018      	movs	r0, r3
 801cbcc:	46bd      	mov	sp, r7
 801cbce:	b012      	add	sp, #72	@ 0x48
 801cbd0:	bd80      	pop	{r7, pc}
 801cbd2:	46c0      	nop			@ (mov r8, r8)
 801cbd4:	20011c18 	.word	0x20011c18

0801cbd8 <_ux_device_stack_endpoint_stall>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_endpoint_stall(UX_SLAVE_ENDPOINT *endpoint)
{
 801cbd8:	b580      	push	{r7, lr}
 801cbda:	b088      	sub	sp, #32
 801cbdc:	af00      	add	r7, sp, #0
 801cbde:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ENDPOINT_STALL, endpoint, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801cbe0:	4b17      	ldr	r3, [pc, #92]	@ (801cc40 <_ux_device_stack_endpoint_stall+0x68>)
 801cbe2:	681b      	ldr	r3, [r3, #0]
 801cbe4:	61bb      	str	r3, [r7, #24]

    /* Assume device is in an invalid state here in order to reduce code in following 
       section where interrupts are disabled.  */
    status =  UX_ERROR;
 801cbe6:	23ff      	movs	r3, #255	@ 0xff
 801cbe8:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801cbea:	f3ef 8310 	mrs	r3, PRIMASK
 801cbee:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801cbf0:	b672      	cpsid	i
    return(primask_value);
 801cbf2:	693b      	ldr	r3, [r7, #16]

    /* Ensure we don't change the endpoint's state after disconnection routine
       resets it.  */
    UX_DISABLE
 801cbf4:	617b      	str	r3, [r7, #20]

    /* Check if the device is in a valid state; as soon as the device is out 
       of the RESET state, transfers occur and thus endpoints may be stalled. */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 801cbf6:	4b12      	ldr	r3, [pc, #72]	@ (801cc40 <_ux_device_stack_endpoint_stall+0x68>)
 801cbf8:	681b      	ldr	r3, [r3, #0]
 801cbfa:	6a1b      	ldr	r3, [r3, #32]
 801cbfc:	2b00      	cmp	r3, #0
 801cbfe:	d013      	beq.n	801cc28 <_ux_device_stack_endpoint_stall+0x50>
        endpoint -> ux_slave_endpoint_state != UX_ENDPOINT_HALTED)
 801cc00:	687b      	ldr	r3, [r7, #4]
 801cc02:	685b      	ldr	r3, [r3, #4]
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 801cc04:	2b02      	cmp	r3, #2
 801cc06:	d00f      	beq.n	801cc28 <_ux_device_stack_endpoint_stall+0x50>
    {

        /* Stall the endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801cc08:	69bb      	ldr	r3, [r7, #24]
 801cc0a:	699b      	ldr	r3, [r3, #24]
 801cc0c:	687a      	ldr	r2, [r7, #4]
 801cc0e:	69b8      	ldr	r0, [r7, #24]
 801cc10:	2114      	movs	r1, #20
 801cc12:	4798      	blx	r3
 801cc14:	0003      	movs	r3, r0
 801cc16:	61fb      	str	r3, [r7, #28]

        /* Mark the endpoint state.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) !=
 801cc18:	687b      	ldr	r3, [r7, #4]
 801cc1a:	699b      	ldr	r3, [r3, #24]
 801cc1c:	2203      	movs	r2, #3
 801cc1e:	4013      	ands	r3, r2
 801cc20:	d002      	beq.n	801cc28 <_ux_device_stack_endpoint_stall+0x50>
            UX_CONTROL_ENDPOINT)
            endpoint -> ux_slave_endpoint_state =  UX_ENDPOINT_HALTED;
 801cc22:	687b      	ldr	r3, [r7, #4]
 801cc24:	2202      	movs	r2, #2
 801cc26:	605a      	str	r2, [r3, #4]
 801cc28:	697b      	ldr	r3, [r7, #20]
 801cc2a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801cc2c:	68fb      	ldr	r3, [r7, #12]
 801cc2e:	f383 8810 	msr	PRIMASK, r3
}
 801cc32:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    UX_RESTORE

    /* Return completion status.  */
    return(status);       
 801cc34:	69fb      	ldr	r3, [r7, #28]
}
 801cc36:	0018      	movs	r0, r3
 801cc38:	46bd      	mov	sp, r7
 801cc3a:	b008      	add	sp, #32
 801cc3c:	bd80      	pop	{r7, pc}
 801cc3e:	46c0      	nop			@ (mov r8, r8)
 801cc40:	20011c18 	.word	0x20011c18

0801cc44 <_ux_device_stack_get_status>:
/*                                            supported bi-dir-endpoints, */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_get_status(ULONG request_type, ULONG request_index, ULONG request_length)
{
 801cc44:	b580      	push	{r7, lr}
 801cc46:	b08a      	sub	sp, #40	@ 0x28
 801cc48:	af00      	add	r7, sp, #0
 801cc4a:	60f8      	str	r0, [r7, #12]
 801cc4c:	60b9      	str	r1, [r7, #8]
 801cc4e:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_GET_STATUS, request_type, request_index, request_length, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801cc50:	4b3d      	ldr	r3, [pc, #244]	@ (801cd48 <_ux_device_stack_get_status+0x104>)
 801cc52:	681b      	ldr	r3, [r3, #0]
 801cc54:	623b      	str	r3, [r7, #32]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801cc56:	4b3c      	ldr	r3, [pc, #240]	@ (801cd48 <_ux_device_stack_get_status+0x104>)
 801cc58:	681b      	ldr	r3, [r3, #0]
 801cc5a:	3320      	adds	r3, #32
 801cc5c:	61fb      	str	r3, [r7, #28]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801cc5e:	69fb      	ldr	r3, [r7, #28]
 801cc60:	333c      	adds	r3, #60	@ 0x3c
 801cc62:	61bb      	str	r3, [r7, #24]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801cc64:	69bb      	ldr	r3, [r7, #24]
 801cc66:	3330      	adds	r3, #48	@ 0x30
 801cc68:	617b      	str	r3, [r7, #20]

    /* Reset the status buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =  0;
 801cc6a:	697b      	ldr	r3, [r7, #20]
 801cc6c:	68db      	ldr	r3, [r3, #12]
 801cc6e:	2200      	movs	r2, #0
 801cc70:	701a      	strb	r2, [r3, #0]
    *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) =  0;
 801cc72:	697b      	ldr	r3, [r7, #20]
 801cc74:	68db      	ldr	r3, [r3, #12]
 801cc76:	3301      	adds	r3, #1
 801cc78:	2200      	movs	r2, #0
 801cc7a:	701a      	strb	r2, [r3, #0]
    
    /* The default length for GET_STATUS is 2, except for OTG get Status.  */
    data_length = 2;
 801cc7c:	2302      	movs	r3, #2
 801cc7e:	627b      	str	r3, [r7, #36]	@ 0x24
    
    /* The status can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801cc80:	68fb      	ldr	r3, [r7, #12]
 801cc82:	2203      	movs	r2, #3
 801cc84:	4013      	ands	r3, r2
 801cc86:	d002      	beq.n	801cc8e <_ux_device_stack_get_status+0x4a>
 801cc88:	2b02      	cmp	r3, #2
 801cc8a:	d024      	beq.n	801ccd6 <_ux_device_stack_get_status+0x92>
 801cc8c:	e040      	b.n	801cd10 <_ux_device_stack_get_status+0xcc>
    
    case UX_REQUEST_TARGET_DEVICE:

        /* When the device is probed, it is either for the power/remote capabilities or OTG role swap.  
           We differentiate with the Windex, 0 or OTG status Selector.  */
        if (request_index == UX_OTG_STATUS_SELECTOR)
 801cc8e:	68ba      	ldr	r2, [r7, #8]
 801cc90:	23f0      	movs	r3, #240	@ 0xf0
 801cc92:	021b      	lsls	r3, r3, #8
 801cc94:	429a      	cmp	r2, r3
 801cc96:	d102      	bne.n	801cc9e <_ux_device_stack_get_status+0x5a>
        {

            /* Set the data length to 1.  */
            data_length = 1;
 801cc98:	2301      	movs	r3, #1
 801cc9a:	627b      	str	r3, [r7, #36]	@ 0x24

            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
        }
        
        break;
 801cc9c:	e040      	b.n	801cd20 <_ux_device_stack_get_status+0xdc>
            if (_ux_system_slave -> ux_system_slave_power_state == UX_DEVICE_SELF_POWERED)
 801cc9e:	4b2a      	ldr	r3, [pc, #168]	@ (801cd48 <_ux_device_stack_get_status+0x104>)
 801cca0:	681a      	ldr	r2, [r3, #0]
 801cca2:	23d2      	movs	r3, #210	@ 0xd2
 801cca4:	005b      	lsls	r3, r3, #1
 801cca6:	58d3      	ldr	r3, [r2, r3]
 801cca8:	2b02      	cmp	r3, #2
 801ccaa:	d103      	bne.n	801ccb4 <_ux_device_stack_get_status+0x70>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 801ccac:	697b      	ldr	r3, [r7, #20]
 801ccae:	68db      	ldr	r3, [r3, #12]
 801ccb0:	2201      	movs	r2, #1
 801ccb2:	701a      	strb	r2, [r3, #0]
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
 801ccb4:	4b24      	ldr	r3, [pc, #144]	@ (801cd48 <_ux_device_stack_get_status+0x104>)
 801ccb6:	681a      	ldr	r2, [r3, #0]
 801ccb8:	23d6      	movs	r3, #214	@ 0xd6
 801ccba:	005b      	lsls	r3, r3, #1
 801ccbc:	58d3      	ldr	r3, [r2, r3]
 801ccbe:	2b00      	cmp	r3, #0
 801ccc0:	d02e      	beq.n	801cd20 <_ux_device_stack_get_status+0xdc>
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
 801ccc2:	697b      	ldr	r3, [r7, #20]
 801ccc4:	68db      	ldr	r3, [r3, #12]
 801ccc6:	781a      	ldrb	r2, [r3, #0]
 801ccc8:	697b      	ldr	r3, [r7, #20]
 801ccca:	68db      	ldr	r3, [r3, #12]
 801cccc:	2102      	movs	r1, #2
 801ccce:	430a      	orrs	r2, r1
 801ccd0:	b2d2      	uxtb	r2, r2
 801ccd2:	701a      	strb	r2, [r3, #0]
        break;
 801ccd4:	e024      	b.n	801cd20 <_ux_device_stack_get_status+0xdc>

#ifndef UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT

        /* This feature returns the halt state of a specific endpoint.  The endpoint index
           is used to retrieve the endpoint container.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index & (UINT)~UX_ENDPOINT_DIRECTION));
 801ccd6:	6a3b      	ldr	r3, [r7, #32]
 801ccd8:	699b      	ldr	r3, [r3, #24]
 801ccda:	68ba      	ldr	r2, [r7, #8]
 801ccdc:	2180      	movs	r1, #128	@ 0x80
 801ccde:	438a      	bics	r2, r1
 801cce0:	6a38      	ldr	r0, [r7, #32]
 801cce2:	2115      	movs	r1, #21
 801cce4:	4798      	blx	r3
 801cce6:	0003      	movs	r3, r0
 801cce8:	613b      	str	r3, [r7, #16]
           is used to retrieve the endpoint container.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index));
#endif

        /* Check the status. We may have a unknown endpoint.  */
        if (status != UX_ERROR)
 801ccea:	693b      	ldr	r3, [r7, #16]
 801ccec:	2bff      	cmp	r3, #255	@ 0xff
 801ccee:	d007      	beq.n	801cd00 <_ux_device_stack_get_status+0xbc>
        {

            if (status == UX_TRUE)
 801ccf0:	693b      	ldr	r3, [r7, #16]
 801ccf2:	2b01      	cmp	r3, #1
 801ccf4:	d116      	bne.n	801cd24 <_ux_device_stack_get_status+0xe0>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 801ccf6:	697b      	ldr	r3, [r7, #20]
 801ccf8:	68db      	ldr	r3, [r3, #12]
 801ccfa:	2201      	movs	r2, #1
 801ccfc:	701a      	strb	r2, [r3, #0]
            dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
    
            /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
            return(UX_SUCCESS);            
        }
        break;
 801ccfe:	e011      	b.n	801cd24 <_ux_device_stack_get_status+0xe0>
            dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801cd00:	6a3b      	ldr	r3, [r7, #32]
 801cd02:	699b      	ldr	r3, [r3, #24]
 801cd04:	69ba      	ldr	r2, [r7, #24]
 801cd06:	6a38      	ldr	r0, [r7, #32]
 801cd08:	2114      	movs	r1, #20
 801cd0a:	4798      	blx	r3
            return(UX_SUCCESS);            
 801cd0c:	2300      	movs	r3, #0
 801cd0e:	e016      	b.n	801cd3e <_ux_device_stack_get_status+0xfa>

    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801cd10:	6a3b      	ldr	r3, [r7, #32]
 801cd12:	699b      	ldr	r3, [r3, #24]
 801cd14:	69ba      	ldr	r2, [r7, #24]
 801cd16:	6a38      	ldr	r0, [r7, #32]
 801cd18:	2114      	movs	r1, #20
 801cd1a:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 801cd1c:	2300      	movs	r3, #0
 801cd1e:	e00e      	b.n	801cd3e <_ux_device_stack_get_status+0xfa>
        break;
 801cd20:	46c0      	nop			@ (mov r8, r8)
 801cd22:	e000      	b.n	801cd26 <_ux_device_stack_get_status+0xe2>
        break;
 801cd24:	46c0      	nop			@ (mov r8, r8)
    }
    
    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801cd26:	697b      	ldr	r3, [r7, #20]
 801cd28:	2203      	movs	r2, #3
 801cd2a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, data_length, data_length);
 801cd2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801cd2e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801cd30:	697b      	ldr	r3, [r7, #20]
 801cd32:	0018      	movs	r0, r3
 801cd34:	f000 fc3c 	bl	801d5b0 <_ux_device_stack_transfer_request>
 801cd38:	0003      	movs	r3, r0
 801cd3a:	613b      	str	r3, [r7, #16]

    /* Return the function status.  */
    return(status);
 801cd3c:	693b      	ldr	r3, [r7, #16]
}
 801cd3e:	0018      	movs	r0, r3
 801cd40:	46bd      	mov	sp, r7
 801cd42:	b00a      	add	sp, #40	@ 0x28
 801cd44:	bd80      	pop	{r7, pc}
 801cd46:	46c0      	nop			@ (mov r8, r8)
 801cd48:	20011c18 	.word	0x20011c18

0801cd4c <_ux_device_stack_initialize>:
UINT  _ux_device_stack_initialize(UCHAR * device_framework_high_speed, ULONG device_framework_length_high_speed,
                                  UCHAR * device_framework_full_speed, ULONG device_framework_length_full_speed,
                                  UCHAR * string_framework, ULONG string_framework_length,
                                  UCHAR * language_id_framework, ULONG language_id_framework_length,
                                  UINT (*ux_system_slave_change_function)(ULONG))
{
 801cd4c:	b580      	push	{r7, lr}
 801cd4e:	b094      	sub	sp, #80	@ 0x50
 801cd50:	af00      	add	r7, sp, #0
 801cd52:	60f8      	str	r0, [r7, #12]
 801cd54:	60b9      	str	r1, [r7, #8]
 801cd56:	607a      	str	r2, [r7, #4]
 801cd58:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INITIALIZE, 0, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device. */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801cd5a:	4bbe      	ldr	r3, [pc, #760]	@ (801d054 <_ux_device_stack_initialize+0x308>)
 801cd5c:	681b      	ldr	r3, [r3, #0]
 801cd5e:	3320      	adds	r3, #32
 801cd60:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Store the high speed device framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_device_framework_high_speed =             device_framework_high_speed;
 801cd62:	4bbc      	ldr	r3, [pc, #752]	@ (801d054 <_ux_device_stack_initialize+0x308>)
 801cd64:	681a      	ldr	r2, [r3, #0]
 801cd66:	239c      	movs	r3, #156	@ 0x9c
 801cd68:	005b      	lsls	r3, r3, #1
 801cd6a:	68f9      	ldr	r1, [r7, #12]
 801cd6c:	50d1      	str	r1, [r2, r3]
    _ux_system_slave -> ux_system_slave_device_framework_length_high_speed =      device_framework_length_high_speed;
 801cd6e:	4bb9      	ldr	r3, [pc, #740]	@ (801d054 <_ux_device_stack_initialize+0x308>)
 801cd70:	681a      	ldr	r2, [r3, #0]
 801cd72:	239e      	movs	r3, #158	@ 0x9e
 801cd74:	005b      	lsls	r3, r3, #1
 801cd76:	68b9      	ldr	r1, [r7, #8]
 801cd78:	50d1      	str	r1, [r2, r3]

    /* Store the string framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_device_framework_full_speed =             device_framework_full_speed;
 801cd7a:	4bb6      	ldr	r3, [pc, #728]	@ (801d054 <_ux_device_stack_initialize+0x308>)
 801cd7c:	681a      	ldr	r2, [r3, #0]
 801cd7e:	2398      	movs	r3, #152	@ 0x98
 801cd80:	005b      	lsls	r3, r3, #1
 801cd82:	6879      	ldr	r1, [r7, #4]
 801cd84:	50d1      	str	r1, [r2, r3]
    _ux_system_slave -> ux_system_slave_device_framework_length_full_speed =      device_framework_length_full_speed;
 801cd86:	4bb3      	ldr	r3, [pc, #716]	@ (801d054 <_ux_device_stack_initialize+0x308>)
 801cd88:	681a      	ldr	r2, [r3, #0]
 801cd8a:	239a      	movs	r3, #154	@ 0x9a
 801cd8c:	005b      	lsls	r3, r3, #1
 801cd8e:	6839      	ldr	r1, [r7, #0]
 801cd90:	50d1      	str	r1, [r2, r3]

    /* Store the string framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_string_framework =                         string_framework;
 801cd92:	4bb0      	ldr	r3, [pc, #704]	@ (801d054 <_ux_device_stack_initialize+0x308>)
 801cd94:	681a      	ldr	r2, [r3, #0]
 801cd96:	23a0      	movs	r3, #160	@ 0xa0
 801cd98:	005b      	lsls	r3, r3, #1
 801cd9a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801cd9c:	50d1      	str	r1, [r2, r3]
    _ux_system_slave -> ux_system_slave_string_framework_length =                  string_framework_length;
 801cd9e:	4bad      	ldr	r3, [pc, #692]	@ (801d054 <_ux_device_stack_initialize+0x308>)
 801cda0:	681a      	ldr	r2, [r3, #0]
 801cda2:	23a2      	movs	r3, #162	@ 0xa2
 801cda4:	005b      	lsls	r3, r3, #1
 801cda6:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 801cda8:	50d1      	str	r1, [r2, r3]

    /* Store the language ID list in the project structure.  */
    _ux_system_slave -> ux_system_slave_language_id_framework =                 language_id_framework;
 801cdaa:	4baa      	ldr	r3, [pc, #680]	@ (801d054 <_ux_device_stack_initialize+0x308>)
 801cdac:	681a      	ldr	r2, [r3, #0]
 801cdae:	23a4      	movs	r3, #164	@ 0xa4
 801cdb0:	005b      	lsls	r3, r3, #1
 801cdb2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801cdb4:	50d1      	str	r1, [r2, r3]
    _ux_system_slave -> ux_system_slave_language_id_framework_length =          language_id_framework_length;
 801cdb6:	4ba7      	ldr	r3, [pc, #668]	@ (801d054 <_ux_device_stack_initialize+0x308>)
 801cdb8:	681a      	ldr	r2, [r3, #0]
 801cdba:	23a6      	movs	r3, #166	@ 0xa6
 801cdbc:	005b      	lsls	r3, r3, #1
 801cdbe:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 801cdc0:	50d1      	str	r1, [r2, r3]

    /* Store the max number of slave class drivers in the project structure.  */
    UX_SYSTEM_DEVICE_MAX_CLASS_SET(UX_MAX_SLAVE_CLASS_DRIVER);
 801cdc2:	4ba4      	ldr	r3, [pc, #656]	@ (801d054 <_ux_device_stack_initialize+0x308>)
 801cdc4:	681a      	ldr	r2, [r3, #0]
 801cdc6:	23ac      	movs	r3, #172	@ 0xac
 801cdc8:	005b      	lsls	r3, r3, #1
 801cdca:	2103      	movs	r1, #3
 801cdcc:	50d1      	str	r1, [r2, r3]
    
    /* Store the device state change function callback.  */
    _ux_system_slave -> ux_system_slave_change_function =  ux_system_slave_change_function;
 801cdce:	4ba1      	ldr	r3, [pc, #644]	@ (801d054 <_ux_device_stack_initialize+0x308>)
 801cdd0:	681a      	ldr	r2, [r3, #0]
 801cdd2:	23e2      	movs	r3, #226	@ 0xe2
 801cdd4:	005b      	lsls	r3, r3, #1
 801cdd6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801cdd8:	50d1      	str	r1, [r2, r3]

    /* Allocate memory for the classes.
     * sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER) overflow is checked
     * outside of the function.
     */
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER);
 801cdda:	23cf      	movs	r3, #207	@ 0xcf
 801cddc:	009b      	lsls	r3, r3, #2
 801cdde:	001a      	movs	r2, r3
 801cde0:	2100      	movs	r1, #0
 801cde2:	2000      	movs	r0, #0
 801cde4:	f7fb fad8 	bl	8018398 <_ux_utility_memory_allocate>
 801cde8:	0003      	movs	r3, r0
 801cdea:	623b      	str	r3, [r7, #32]
    if (memory == UX_NULL)
 801cdec:	6a3b      	ldr	r3, [r7, #32]
 801cdee:	2b00      	cmp	r3, #0
 801cdf0:	d101      	bne.n	801cdf6 <_ux_device_stack_initialize+0xaa>
        return(UX_MEMORY_INSUFFICIENT);
 801cdf2:	2312      	movs	r3, #18
 801cdf4:	e170      	b.n	801d0d8 <_ux_device_stack_initialize+0x38c>
    
    /* Save this memory allocation in the USBX project.  */
    _ux_system_slave -> ux_system_slave_class_array =  (UX_SLAVE_CLASS *) ((void *) memory);
 801cdf6:	4b97      	ldr	r3, [pc, #604]	@ (801d054 <_ux_device_stack_initialize+0x308>)
 801cdf8:	681a      	ldr	r2, [r3, #0]
 801cdfa:	23ae      	movs	r3, #174	@ 0xae
 801cdfc:	005b      	lsls	r3, r3, #1
 801cdfe:	6a39      	ldr	r1, [r7, #32]
 801ce00:	50d1      	str	r1, [r2, r3]

    /* Allocate some memory for the Control Endpoint.  First get the address of the transfer request for the 
       control endpoint. */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 801ce02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce04:	336c      	adds	r3, #108	@ 0x6c
 801ce06:	61fb      	str	r3, [r7, #28]

    /* Acquire a buffer for the size of the endpoint.  */
    transfer_request -> ux_slave_transfer_request_data_pointer =
          _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH);
 801ce08:	2380      	movs	r3, #128	@ 0x80
 801ce0a:	005b      	lsls	r3, r3, #1
 801ce0c:	001a      	movs	r2, r3
 801ce0e:	2101      	movs	r1, #1
 801ce10:	2000      	movs	r0, #0
 801ce12:	f7fb fac1 	bl	8018398 <_ux_utility_memory_allocate>
 801ce16:	0002      	movs	r2, r0
    transfer_request -> ux_slave_transfer_request_data_pointer =
 801ce18:	69fb      	ldr	r3, [r7, #28]
 801ce1a:	60da      	str	r2, [r3, #12]

    /* Ensure we have enough memory.  */
    if (transfer_request -> ux_slave_transfer_request_data_pointer == UX_NULL)
 801ce1c:	69fb      	ldr	r3, [r7, #28]
 801ce1e:	68db      	ldr	r3, [r3, #12]
 801ce20:	2b00      	cmp	r3, #0
 801ce22:	d102      	bne.n	801ce2a <_ux_device_stack_initialize+0xde>
        status = UX_MEMORY_INSUFFICIENT;
 801ce24:	2312      	movs	r3, #18
 801ce26:	64bb      	str	r3, [r7, #72]	@ 0x48
 801ce28:	e001      	b.n	801ce2e <_ux_device_stack_initialize+0xe2>
    else
        status = UX_SUCCESS;
 801ce2a:	2300      	movs	r3, #0
 801ce2c:	64bb      	str	r3, [r7, #72]	@ 0x48
    interfaces_found = UX_MAX_SLAVE_INTERFACES;
    endpoints_found = UX_MAX_DEVICE_ENDPOINTS;
#else

    /* Reset all values we are using during the scanning of the framework.  */
    interfaces_found                   =  0;
 801ce2e:	2300      	movs	r3, #0
 801ce30:	647b      	str	r3, [r7, #68]	@ 0x44
    endpoints_found                    =  0;
 801ce32:	2300      	movs	r3, #0
 801ce34:	643b      	str	r3, [r7, #64]	@ 0x40
    max_interface_number               =  0;
 801ce36:	2300      	movs	r3, #0
 801ce38:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Go on to scan interfaces if no error.  */
    if (status == UX_SUCCESS)
 801ce3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801ce3c:	2b00      	cmp	r3, #0
 801ce3e:	d000      	beq.n	801ce42 <_ux_device_stack_initialize+0xf6>
 801ce40:	e094      	b.n	801cf6c <_ux_device_stack_initialize+0x220>
    {

        /* We need to determine the maximum number of interfaces and endpoints declared in the device framework.  
        This mechanism requires that both framework behave the same way regarding the number of interfaces
        and endpoints.  */
        device_framework        =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801ce42:	4b84      	ldr	r3, [pc, #528]	@ (801d054 <_ux_device_stack_initialize+0x308>)
 801ce44:	681a      	ldr	r2, [r3, #0]
 801ce46:	2398      	movs	r3, #152	@ 0x98
 801ce48:	005b      	lsls	r3, r3, #1
 801ce4a:	58d3      	ldr	r3, [r2, r3]
 801ce4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 801ce4e:	4b81      	ldr	r3, [pc, #516]	@ (801d054 <_ux_device_stack_initialize+0x308>)
 801ce50:	681a      	ldr	r2, [r3, #0]
 801ce52:	239a      	movs	r3, #154	@ 0x9a
 801ce54:	005b      	lsls	r3, r3, #1
 801ce56:	58d3      	ldr	r3, [r2, r3]
 801ce58:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Reset all values we are using during the scanning of the framework.  */
        local_interfaces_found             =  0;
 801ce5a:	2300      	movs	r3, #0
 801ce5c:	63bb      	str	r3, [r7, #56]	@ 0x38
        local_endpoints_found              =  0;
 801ce5e:	2300      	movs	r3, #0
 801ce60:	637b      	str	r3, [r7, #52]	@ 0x34
        endpoints_in_interface_found       =  0;
 801ce62:	2300      	movs	r3, #0
 801ce64:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Parse the device framework and locate interfaces and endpoint descriptor(s).  */
        while (device_framework_length != 0)
 801ce66:	e057      	b.n	801cf18 <_ux_device_stack_initialize+0x1cc>
        {

            /* Get the length of this descriptor.  */
            descriptor_length =  (ULONG) *device_framework;
 801ce68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ce6a:	781b      	ldrb	r3, [r3, #0]
 801ce6c:	61bb      	str	r3, [r7, #24]
        
            /* And its type.  */
            descriptor_type =  *(device_framework + 1);
 801ce6e:	2117      	movs	r1, #23
 801ce70:	187b      	adds	r3, r7, r1
 801ce72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ce74:	7852      	ldrb	r2, [r2, #1]
 801ce76:	701a      	strb	r2, [r3, #0]
                    
            /* Check if this is an endpoint descriptor.  */
            switch(descriptor_type)
 801ce78:	187b      	adds	r3, r7, r1
 801ce7a:	781b      	ldrb	r3, [r3, #0]
 801ce7c:	2b02      	cmp	r3, #2
 801ce7e:	d029      	beq.n	801ced4 <_ux_device_stack_initialize+0x188>
 801ce80:	2b04      	cmp	r3, #4
 801ce82:	d13e      	bne.n	801cf02 <_ux_device_stack_initialize+0x1b6>

            case UX_INTERFACE_DESCRIPTOR_ITEM:

                /* Check if this is alternate setting 0. If not, do not add another interface found.  
                If this is alternate setting 0, reset the endpoints count for this interface.  */
                if (*(device_framework + 3) == 0)
 801ce84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ce86:	3303      	adds	r3, #3
 801ce88:	781b      	ldrb	r3, [r3, #0]
 801ce8a:	2b00      	cmp	r3, #0
 801ce8c:	d10b      	bne.n	801cea6 <_ux_device_stack_initialize+0x15a>
                {

                    /* Add the cumulated number of endpoints in the previous interface.  */
                    local_endpoints_found += endpoints_in_interface_found;
 801ce8e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801ce90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ce92:	18d3      	adds	r3, r2, r3
 801ce94:	637b      	str	r3, [r7, #52]	@ 0x34

                    /* Read the number of endpoints for this alternate setting.  */
                    endpoints_in_interface_found = (ULONG) *(device_framework + 4);
 801ce96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ce98:	3304      	adds	r3, #4
 801ce9a:	781b      	ldrb	r3, [r3, #0]
 801ce9c:	633b      	str	r3, [r7, #48]	@ 0x30
                    
                    /* Increment the number of interfaces found in the current configuration.  */
                    local_interfaces_found++;
 801ce9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cea0:	3301      	adds	r3, #1
 801cea2:	63bb      	str	r3, [r7, #56]	@ 0x38
 801cea4:	e00a      	b.n	801cebc <_ux_device_stack_initialize+0x170>
                }                
                else
                {

                    /* Compare the number of endpoints found in this non 0 alternate setting.  */
                    if (endpoints_in_interface_found < (ULONG) *(device_framework + 4))
 801cea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cea8:	3304      	adds	r3, #4
 801ceaa:	781b      	ldrb	r3, [r3, #0]
 801ceac:	001a      	movs	r2, r3
 801ceae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ceb0:	4293      	cmp	r3, r2
 801ceb2:	d203      	bcs.n	801cebc <_ux_device_stack_initialize+0x170>
                    
                        /* Adjust the number of maximum endpoints in this interface.  */
                        endpoints_in_interface_found = (ULONG) *(device_framework + 4);
 801ceb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ceb6:	3304      	adds	r3, #4
 801ceb8:	781b      	ldrb	r3, [r3, #0]
 801ceba:	633b      	str	r3, [r7, #48]	@ 0x30
                }

                /* Check and update max interface number.  */
                if (*(device_framework + 2) > max_interface_number)
 801cebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cebe:	3302      	adds	r3, #2
 801cec0:	781b      	ldrb	r3, [r3, #0]
 801cec2:	001a      	movs	r2, r3
 801cec4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cec6:	4293      	cmp	r3, r2
 801cec8:	d21d      	bcs.n	801cf06 <_ux_device_stack_initialize+0x1ba>
                    max_interface_number = *(device_framework + 2);
 801ceca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cecc:	3302      	adds	r3, #2
 801cece:	781b      	ldrb	r3, [r3, #0]
 801ced0:	63fb      	str	r3, [r7, #60]	@ 0x3c

                break;
 801ced2:	e018      	b.n	801cf06 <_ux_device_stack_initialize+0x1ba>

            case UX_CONFIGURATION_DESCRIPTOR_ITEM:

                /* Check if the number of interfaces found in this configuration is the maximum so far. */
                if (local_interfaces_found > interfaces_found)
 801ced4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801ced6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ced8:	429a      	cmp	r2, r3
 801ceda:	d901      	bls.n	801cee0 <_ux_device_stack_initialize+0x194>
                    
                    /* We need to adjust the number of maximum interfaces.  */
                    interfaces_found =  local_interfaces_found;
 801cedc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cede:	647b      	str	r3, [r7, #68]	@ 0x44

                /* We have a new configuration. We need to reset the number of local interfaces. */
                local_interfaces_found =  0;
 801cee0:	2300      	movs	r3, #0
 801cee2:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Add the cumulated number of endpoints in the previous interface.  */
                local_endpoints_found += endpoints_in_interface_found;
 801cee4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801cee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cee8:	18d3      	adds	r3, r2, r3
 801ceea:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Check if the number of endpoints found in the previous configuration is the maximum so far. */
                if (local_endpoints_found > endpoints_found)
 801ceec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801ceee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801cef0:	429a      	cmp	r2, r3
 801cef2:	d901      	bls.n	801cef8 <_ux_device_stack_initialize+0x1ac>
                    
                    /* We need to adjust the number of maximum endpoints.  */
                    endpoints_found =  local_endpoints_found;
 801cef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cef6:	643b      	str	r3, [r7, #64]	@ 0x40

                /* We have a new configuration. We need to reset the number of local endpoints. */
                local_endpoints_found         =  0;
 801cef8:	2300      	movs	r3, #0
 801cefa:	637b      	str	r3, [r7, #52]	@ 0x34
                endpoints_in_interface_found  =  0;
 801cefc:	2300      	movs	r3, #0
 801cefe:	633b      	str	r3, [r7, #48]	@ 0x30

                break;
 801cf00:	e002      	b.n	801cf08 <_ux_device_stack_initialize+0x1bc>

            default:
                break;
 801cf02:	46c0      	nop			@ (mov r8, r8)
 801cf04:	e000      	b.n	801cf08 <_ux_device_stack_initialize+0x1bc>
                break;
 801cf06:	46c0      	nop			@ (mov r8, r8)
            }

            /* Adjust what is left of the device framework.  */
            device_framework_length -=  descriptor_length;
 801cf08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801cf0a:	69bb      	ldr	r3, [r7, #24]
 801cf0c:	1ad3      	subs	r3, r2, r3
 801cf0e:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 801cf10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801cf12:	69bb      	ldr	r3, [r7, #24]
 801cf14:	18d3      	adds	r3, r2, r3
 801cf16:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (device_framework_length != 0)
 801cf18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cf1a:	2b00      	cmp	r3, #0
 801cf1c:	d1a4      	bne.n	801ce68 <_ux_device_stack_initialize+0x11c>
        }
        
        /* Add the cumulated number of endpoints in the previous interface.  */
        local_endpoints_found += endpoints_in_interface_found;
 801cf1e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801cf20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cf22:	18d3      	adds	r3, r2, r3
 801cf24:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Check if the number of endpoints found in the previous interface is the maximum so far. */
        if (local_endpoints_found > endpoints_found)
 801cf26:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801cf28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801cf2a:	429a      	cmp	r2, r3
 801cf2c:	d901      	bls.n	801cf32 <_ux_device_stack_initialize+0x1e6>
                    
            /* We need to adjust the number of maximum endpoints.  */
            endpoints_found =  local_endpoints_found;
 801cf2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cf30:	643b      	str	r3, [r7, #64]	@ 0x40


        /* Check if the number of interfaces found in this configuration is the maximum so far. */
        if (local_interfaces_found > interfaces_found)
 801cf32:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801cf34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cf36:	429a      	cmp	r2, r3
 801cf38:	d901      	bls.n	801cf3e <_ux_device_stack_initialize+0x1f2>
            
            /* We need to adjust the number of maximum interfaces.  */
            interfaces_found =  local_interfaces_found;
 801cf3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cf3c:	647b      	str	r3, [r7, #68]	@ 0x44

        /* We do a sanity check on the finding. At least there must be one interface but endpoints are
        not necessary.  */
        if (interfaces_found == 0)
 801cf3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cf40:	2b00      	cmp	r3, #0
 801cf42:	d106      	bne.n	801cf52 <_ux_device_stack_initialize+0x206>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_DESCRIPTOR_CORRUPTED);
 801cf44:	2242      	movs	r2, #66	@ 0x42
 801cf46:	2103      	movs	r1, #3
 801cf48:	2002      	movs	r0, #2
 801cf4a:	f7fb f80d 	bl	8017f68 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, device_framework, 0, 0, UX_TRACE_ERRORS, 0, 0)

            status = UX_DESCRIPTOR_CORRUPTED;
 801cf4e:	2342      	movs	r3, #66	@ 0x42
 801cf50:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /* We do a sanity check on the finding. Max interface number should not exceed limit.  */
        if (status == UX_SUCCESS &&
 801cf52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801cf54:	2b00      	cmp	r3, #0
 801cf56:	d109      	bne.n	801cf6c <_ux_device_stack_initialize+0x220>
 801cf58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cf5a:	2b0f      	cmp	r3, #15
 801cf5c:	d906      	bls.n	801cf6c <_ux_device_stack_initialize+0x220>
            max_interface_number >= UX_MAX_SLAVE_INTERFACES)
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_MEMORY_INSUFFICIENT);
 801cf5e:	2212      	movs	r2, #18
 801cf60:	2103      	movs	r1, #3
 801cf62:	2002      	movs	r0, #2
 801cf64:	f7fb f800 	bl	8017f68 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device_framework, 0, 0, UX_TRACE_ERRORS, 0, 0)

            status = UX_MEMORY_INSUFFICIENT;
 801cf68:	2312      	movs	r3, #18
 801cf6a:	64bb      	str	r3, [r7, #72]	@ 0x48
        }
    }
#endif

    /* Go on to allocate interfaces pool if no error.  */
    if (status == UX_SUCCESS)
 801cf6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801cf6e:	2b00      	cmp	r3, #0
 801cf70:	d11a      	bne.n	801cfa8 <_ux_device_stack_initialize+0x25c>
    {

        /* Memorize both pool sizes.  */
        device -> ux_slave_device_interfaces_pool_number = interfaces_found;
 801cf72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cf74:	21f8      	movs	r1, #248	@ 0xf8
 801cf76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801cf78:	505a      	str	r2, [r3, r1]
        device -> ux_slave_device_endpoints_pool_number  = endpoints_found;
 801cf7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801cf7c:	2380      	movs	r3, #128	@ 0x80
 801cf7e:	005b      	lsls	r3, r3, #1
 801cf80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801cf82:	50d1      	str	r1, [r2, r3]

        /* We assign a pool for the interfaces.  */
        interfaces_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, interfaces_found, sizeof(UX_SLAVE_INTERFACE));
 801cf84:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801cf86:	2338      	movs	r3, #56	@ 0x38
 801cf88:	2100      	movs	r1, #0
 801cf8a:	2000      	movs	r0, #0
 801cf8c:	f7fb fb0c 	bl	80185a8 <_ux_utility_memory_allocate_mulc_safe>
 801cf90:	0003      	movs	r3, r0
 801cf92:	613b      	str	r3, [r7, #16]
        if (interfaces_pool == UX_NULL)
 801cf94:	693b      	ldr	r3, [r7, #16]
 801cf96:	2b00      	cmp	r3, #0
 801cf98:	d102      	bne.n	801cfa0 <_ux_device_stack_initialize+0x254>
            status = UX_MEMORY_INSUFFICIENT;
 801cf9a:	2312      	movs	r3, #18
 801cf9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801cf9e:	e003      	b.n	801cfa8 <_ux_device_stack_initialize+0x25c>
        else

            /* Save the interface pool address in the device container.  */
            device -> ux_slave_device_interfaces_pool =  interfaces_pool;
 801cfa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cfa2:	21f4      	movs	r1, #244	@ 0xf4
 801cfa4:	693a      	ldr	r2, [r7, #16]
 801cfa6:	505a      	str	r2, [r3, r1]
    }

    /* Do we need an endpoint pool ?  */
    if (endpoints_found != 0 && status == UX_SUCCESS)
 801cfa8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801cfaa:	2b00      	cmp	r3, #0
 801cfac:	d046      	beq.n	801d03c <_ux_device_stack_initialize+0x2f0>
 801cfae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801cfb0:	2b00      	cmp	r3, #0
 801cfb2:	d143      	bne.n	801d03c <_ux_device_stack_initialize+0x2f0>
    {

        /* We assign a pool for the endpoints.  */
        endpoints_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, endpoints_found, sizeof(UX_SLAVE_ENDPOINT));
 801cfb4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801cfb6:	2390      	movs	r3, #144	@ 0x90
 801cfb8:	2100      	movs	r1, #0
 801cfba:	2000      	movs	r0, #0
 801cfbc:	f7fb faf4 	bl	80185a8 <_ux_utility_memory_allocate_mulc_safe>
 801cfc0:	0003      	movs	r3, r0
 801cfc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
        if (endpoints_pool == UX_NULL)
 801cfc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801cfc6:	2b00      	cmp	r3, #0
 801cfc8:	d102      	bne.n	801cfd0 <_ux_device_stack_initialize+0x284>
            status = UX_MEMORY_INSUFFICIENT;
 801cfca:	2312      	movs	r3, #18
 801cfcc:	64bb      	str	r3, [r7, #72]	@ 0x48
        if (endpoints_pool == UX_NULL)
 801cfce:	e037      	b.n	801d040 <_ux_device_stack_initialize+0x2f4>
        else
        {

            /* Save the endpoint pool address in the device container.  */
            device -> ux_slave_device_endpoints_pool =  endpoints_pool;
 801cfd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cfd2:	21fc      	movs	r1, #252	@ 0xfc
 801cfd4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801cfd6:	505a      	str	r2, [r3, r1]

            /* We need to assign a transfer buffer to each endpoint. Each endpoint is assigned the
            maximum buffer size.  We also assign the semaphore used by the endpoint to synchronize transfer
            completion. */
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 801cfd8:	e022      	b.n	801d020 <_ux_device_stack_initialize+0x2d4>
            {

                /* Obtain some memory.  */
                endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer = 
                                _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_DATA_MAX_LENGTH);
 801cfda:	2380      	movs	r3, #128	@ 0x80
 801cfdc:	011b      	lsls	r3, r3, #4
 801cfde:	001a      	movs	r2, r3
 801cfe0:	2101      	movs	r1, #1
 801cfe2:	2000      	movs	r0, #0
 801cfe4:	f7fb f9d8 	bl	8018398 <_ux_utility_memory_allocate>
 801cfe8:	0002      	movs	r2, r0
                endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer = 
 801cfea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801cfec:	63da      	str	r2, [r3, #60]	@ 0x3c

                /* Ensure we could allocate memory.  */
                if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer == UX_NULL)
 801cfee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801cff0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801cff2:	2b00      	cmp	r3, #0
 801cff4:	d102      	bne.n	801cffc <_ux_device_stack_initialize+0x2b0>
                {
                    status = UX_MEMORY_INSUFFICIENT;
 801cff6:	2312      	movs	r3, #18
 801cff8:	64bb      	str	r3, [r7, #72]	@ 0x48
                    break;
 801cffa:	e01e      	b.n	801d03a <_ux_device_stack_initialize+0x2ee>
                }
        
                /* Create the semaphore for the endpoint.  */
                status =  _ux_device_semaphore_create(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore,
 801cffc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801cffe:	3360      	adds	r3, #96	@ 0x60
 801d000:	4915      	ldr	r1, [pc, #84]	@ (801d058 <_ux_device_stack_initialize+0x30c>)
 801d002:	2200      	movs	r2, #0
 801d004:	0018      	movs	r0, r3
 801d006:	f7fb fc63 	bl	80188d0 <_ux_utility_semaphore_create>
 801d00a:	0003      	movs	r3, r0
 801d00c:	64bb      	str	r3, [r7, #72]	@ 0x48
                                                    "ux_transfer_request_semaphore", 0);

                /* Check completion status.  */
                if (status != UX_SUCCESS)
 801d00e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801d010:	2b00      	cmp	r3, #0
 801d012:	d002      	beq.n	801d01a <_ux_device_stack_initialize+0x2ce>
                {
                    status = UX_SEMAPHORE_ERROR;
 801d014:	2315      	movs	r3, #21
 801d016:	64bb      	str	r3, [r7, #72]	@ 0x48
                    break;
 801d018:	e00f      	b.n	801d03a <_ux_device_stack_initialize+0x2ee>
                }
        
                /* Next endpoint.  */
                endpoints_pool++;
 801d01a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801d01c:	3390      	adds	r3, #144	@ 0x90
 801d01e:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 801d020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d022:	22fc      	movs	r2, #252	@ 0xfc
 801d024:	5899      	ldr	r1, [r3, r2]
 801d026:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801d028:	0013      	movs	r3, r2
 801d02a:	00db      	lsls	r3, r3, #3
 801d02c:	189b      	adds	r3, r3, r2
 801d02e:	011b      	lsls	r3, r3, #4
 801d030:	18cb      	adds	r3, r1, r3
 801d032:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801d034:	429a      	cmp	r2, r3
 801d036:	d3d0      	bcc.n	801cfda <_ux_device_stack_initialize+0x28e>
        if (endpoints_pool == UX_NULL)
 801d038:	e002      	b.n	801d040 <_ux_device_stack_initialize+0x2f4>
 801d03a:	e001      	b.n	801d040 <_ux_device_stack_initialize+0x2f4>
            }
        }
    }
    else
        endpoints_pool = UX_NULL;
 801d03c:	2300      	movs	r3, #0
 801d03e:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Return successful completion.  */
    if (status == UX_SUCCESS)
 801d040:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801d042:	2b00      	cmp	r3, #0
 801d044:	d101      	bne.n	801d04a <_ux_device_stack_initialize+0x2fe>
        return(UX_SUCCESS);
 801d046:	2300      	movs	r3, #0
 801d048:	e046      	b.n	801d0d8 <_ux_device_stack_initialize+0x38c>
    
    /* Free resources when there is error.  */

    /* Free device -> ux_slave_device_endpoints_pool.  */
    if (endpoints_pool)
 801d04a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801d04c:	2b00      	cmp	r3, #0
 801d04e:	d026      	beq.n	801d09e <_ux_device_stack_initialize+0x352>
    {

        /* In error cases creating endpoint resources, endpoints_pool is endpoint that failed.
         * Previously allocated things should be freed.  */
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 801d050:	e019      	b.n	801d086 <_ux_device_stack_initialize+0x33a>
 801d052:	46c0      	nop			@ (mov r8, r8)
 801d054:	20011c18 	.word	0x20011c18
 801d058:	0801f478 	.word	0x0801f478
        {

            /* Delete ux_slave_transfer_request_semaphore.  */
            if (_ux_device_semaphore_created(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore))
 801d05c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801d05e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801d060:	2b00      	cmp	r3, #0
 801d062:	d004      	beq.n	801d06e <_ux_device_stack_initialize+0x322>
                _ux_device_semaphore_delete(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore);
 801d064:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801d066:	3360      	adds	r3, #96	@ 0x60
 801d068:	0018      	movs	r0, r3
 801d06a:	f7fb fc4d 	bl	8018908 <_ux_utility_semaphore_delete>

            /* Free ux_slave_transfer_request_data_pointer buffer.  */
            if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 801d06e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801d070:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801d072:	2b00      	cmp	r3, #0
 801d074:	d004      	beq.n	801d080 <_ux_device_stack_initialize+0x334>
                _ux_utility_memory_free(endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 801d076:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801d078:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801d07a:	0018      	movs	r0, r3
 801d07c:	f7fb faee 	bl	801865c <_ux_utility_memory_free>

            /* Move to previous endpoint.  */
            endpoints_pool --;
 801d080:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801d082:	3b90      	subs	r3, #144	@ 0x90
 801d084:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 801d086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d088:	22fc      	movs	r2, #252	@ 0xfc
 801d08a:	589b      	ldr	r3, [r3, r2]
 801d08c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801d08e:	429a      	cmp	r2, r3
 801d090:	d2e4      	bcs.n	801d05c <_ux_device_stack_initialize+0x310>
        }

        _ux_utility_memory_free(device -> ux_slave_device_endpoints_pool);
 801d092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d094:	22fc      	movs	r2, #252	@ 0xfc
 801d096:	589b      	ldr	r3, [r3, r2]
 801d098:	0018      	movs	r0, r3
 801d09a:	f7fb fadf 	bl	801865c <_ux_utility_memory_free>
    }

    /* Free device -> ux_slave_device_interfaces_pool.  */
    if (device -> ux_slave_device_interfaces_pool)
 801d09e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d0a0:	22f4      	movs	r2, #244	@ 0xf4
 801d0a2:	589b      	ldr	r3, [r3, r2]
 801d0a4:	2b00      	cmp	r3, #0
 801d0a6:	d005      	beq.n	801d0b4 <_ux_device_stack_initialize+0x368>
        _ux_utility_memory_free(device -> ux_slave_device_interfaces_pool);
 801d0a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d0aa:	22f4      	movs	r2, #244	@ 0xf4
 801d0ac:	589b      	ldr	r3, [r3, r2]
 801d0ae:	0018      	movs	r0, r3
 801d0b0:	f7fb fad4 	bl	801865c <_ux_utility_memory_free>

    /* Free device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer.  */
    if (device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 801d0b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d0b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801d0b8:	2b00      	cmp	r3, #0
 801d0ba:	d004      	beq.n	801d0c6 <_ux_device_stack_initialize+0x37a>
        _ux_utility_memory_free(device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 801d0bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d0be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801d0c0:	0018      	movs	r0, r3
 801d0c2:	f7fb facb 	bl	801865c <_ux_utility_memory_free>

    /* Free _ux_system_slave -> ux_system_slave_class_array.  */
    _ux_utility_memory_free(_ux_system_slave -> ux_system_slave_class_array);
 801d0c6:	4b06      	ldr	r3, [pc, #24]	@ (801d0e0 <_ux_device_stack_initialize+0x394>)
 801d0c8:	681a      	ldr	r2, [r3, #0]
 801d0ca:	23ae      	movs	r3, #174	@ 0xae
 801d0cc:	005b      	lsls	r3, r3, #1
 801d0ce:	58d3      	ldr	r3, [r2, r3]
 801d0d0:	0018      	movs	r0, r3
 801d0d2:	f7fb fac3 	bl	801865c <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 801d0d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 801d0d8:	0018      	movs	r0, r3
 801d0da:	46bd      	mov	sp, r7
 801d0dc:	b014      	add	sp, #80	@ 0x50
 801d0de:	bd80      	pop	{r7, pc}
 801d0e0:	20011c18 	.word	0x20011c18

0801d0e4 <_ux_device_stack_interface_delete>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_delete(UX_SLAVE_INTERFACE *interface)
{
 801d0e4:	b580      	push	{r7, lr}
 801d0e6:	b086      	sub	sp, #24
 801d0e8:	af00      	add	r7, sp, #0
 801d0ea:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_DELETE, interface, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801d0ec:	4b20      	ldr	r3, [pc, #128]	@ (801d170 <_ux_device_stack_interface_delete+0x8c>)
 801d0ee:	681b      	ldr	r3, [r3, #0]
 801d0f0:	3320      	adds	r3, #32
 801d0f2:	613b      	str	r3, [r7, #16]

    /* Find the first endpoints associated with this interface.  */    
    next_endpoint =  interface -> ux_slave_interface_first_endpoint;        
 801d0f4:	687b      	ldr	r3, [r7, #4]
 801d0f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801d0f8:	617b      	str	r3, [r7, #20]
    
    /* Parse all the endpoints.  */    
    while (next_endpoint != UX_NULL)
 801d0fa:	e01c      	b.n	801d136 <_ux_device_stack_interface_delete+0x52>
    {

        /* Save this endpoint.  */
        endpoint =  next_endpoint;
 801d0fc:	697b      	ldr	r3, [r7, #20]
 801d0fe:	60fb      	str	r3, [r7, #12]
        
        /* Find the next endpoint.  */
        next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801d100:	68fb      	ldr	r3, [r7, #12]
 801d102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d104:	617b      	str	r3, [r7, #20]
        
        /* Get the pointer to the DCD.  */
        dcd =  &_ux_system_slave->ux_system_slave_dcd;
 801d106:	4b1a      	ldr	r3, [pc, #104]	@ (801d170 <_ux_device_stack_interface_delete+0x8c>)
 801d108:	681b      	ldr	r3, [r3, #0]
 801d10a:	60bb      	str	r3, [r7, #8]

        /* The endpoint must be destroyed.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, endpoint);
 801d10c:	68bb      	ldr	r3, [r7, #8]
 801d10e:	699b      	ldr	r3, [r3, #24]
 801d110:	68fa      	ldr	r2, [r7, #12]
 801d112:	68b8      	ldr	r0, [r7, #8]
 801d114:	210f      	movs	r1, #15
 801d116:	4798      	blx	r3

        /* Free the endpoint.  */
        endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 801d118:	68fb      	ldr	r3, [r7, #12]
 801d11a:	2200      	movs	r2, #0
 801d11c:	601a      	str	r2, [r3, #0]

        /* Make sure the endpoint instance is now cleaned up.  */
        endpoint -> ux_slave_endpoint_state =  0;
 801d11e:	68fb      	ldr	r3, [r7, #12]
 801d120:	2200      	movs	r2, #0
 801d122:	605a      	str	r2, [r3, #4]
        endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
 801d124:	68fb      	ldr	r3, [r7, #12]
 801d126:	2200      	movs	r2, #0
 801d128:	625a      	str	r2, [r3, #36]	@ 0x24
        endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 801d12a:	68fb      	ldr	r3, [r7, #12]
 801d12c:	2200      	movs	r2, #0
 801d12e:	629a      	str	r2, [r3, #40]	@ 0x28
        endpoint -> ux_slave_endpoint_device =  UX_NULL;
 801d130:	68fb      	ldr	r3, [r7, #12]
 801d132:	2200      	movs	r2, #0
 801d134:	62da      	str	r2, [r3, #44]	@ 0x2c
    while (next_endpoint != UX_NULL)
 801d136:	697b      	ldr	r3, [r7, #20]
 801d138:	2b00      	cmp	r3, #0
 801d13a:	d1df      	bne.n	801d0fc <_ux_device_stack_interface_delete+0x18>
    }        

    /* It's always from first one (to delete).  */
    /* Rebuild the first link.  */
    device -> ux_slave_device_first_interface =  interface -> ux_slave_interface_next_interface;
 801d13c:	687b      	ldr	r3, [r7, #4]
 801d13e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801d140:	693b      	ldr	r3, [r7, #16]
 801d142:	21f0      	movs	r1, #240	@ 0xf0
 801d144:	505a      	str	r2, [r3, r1]

    /* The interface is removed from the link, its memory must be cleaned and returned to the pool.  */
    interface -> ux_slave_interface_class          =  UX_NULL;
 801d146:	687b      	ldr	r3, [r7, #4]
 801d148:	2200      	movs	r2, #0
 801d14a:	605a      	str	r2, [r3, #4]
    interface -> ux_slave_interface_class_instance =  UX_NULL;
 801d14c:	687b      	ldr	r3, [r7, #4]
 801d14e:	2200      	movs	r2, #0
 801d150:	609a      	str	r2, [r3, #8]
    interface -> ux_slave_interface_next_interface =  UX_NULL;
 801d152:	687b      	ldr	r3, [r7, #4]
 801d154:	2200      	movs	r2, #0
 801d156:	631a      	str	r2, [r3, #48]	@ 0x30
    interface -> ux_slave_interface_first_endpoint =  UX_NULL;
 801d158:	687b      	ldr	r3, [r7, #4]
 801d15a:	2200      	movs	r2, #0
 801d15c:	635a      	str	r2, [r3, #52]	@ 0x34
    interface -> ux_slave_interface_status         =  UX_UNUSED;
 801d15e:	687b      	ldr	r3, [r7, #4]
 801d160:	2200      	movs	r2, #0
 801d162:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */    
    return(UX_SUCCESS);       
 801d164:	2300      	movs	r3, #0
}
 801d166:	0018      	movs	r0, r3
 801d168:	46bd      	mov	sp, r7
 801d16a:	b006      	add	sp, #24
 801d16c:	bd80      	pop	{r7, pc}
 801d16e:	46c0      	nop			@ (mov r8, r8)
 801d170:	20011c18 	.word	0x20011c18

0801d174 <_ux_device_stack_interface_set>:
/*                                            resulting in version 6.1.9  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_set(UCHAR * device_framework, ULONG device_framework_length,
                                                    ULONG alternate_setting_value)
{
 801d174:	b580      	push	{r7, lr}
 801d176:	b092      	sub	sp, #72	@ 0x48
 801d178:	af00      	add	r7, sp, #0
 801d17a:	60f8      	str	r0, [r7, #12]
 801d17c:	60b9      	str	r1, [r7, #8]
 801d17e:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_SET, alternate_setting_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801d180:	4b86      	ldr	r3, [pc, #536]	@ (801d39c <_ux_device_stack_interface_set+0x228>)
 801d182:	681b      	ldr	r3, [r3, #0]
 801d184:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801d186:	4b85      	ldr	r3, [pc, #532]	@ (801d39c <_ux_device_stack_interface_set+0x228>)
 801d188:	681b      	ldr	r3, [r3, #0]
 801d18a:	3320      	adds	r3, #32
 801d18c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Find a free interface in the pool and hook it to the 
       existing interface.  */
    interface = device -> ux_slave_device_interfaces_pool;
 801d18e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d190:	22f4      	movs	r2, #244	@ 0xf4
 801d192:	589b      	ldr	r3, [r3, r2]
 801d194:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    interfaces_pool_number = device -> ux_slave_device_interfaces_pool_number;
 801d196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d198:	22f8      	movs	r2, #248	@ 0xf8
 801d19a:	589b      	ldr	r3, [r3, r2]
 801d19c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (interfaces_pool_number != 0)
 801d19e:	e009      	b.n	801d1b4 <_ux_device_stack_interface_set+0x40>
    {
        /* Check if this interface is free.  */
        if (interface -> ux_slave_interface_status == UX_UNUSED)
 801d1a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d1a2:	681b      	ldr	r3, [r3, #0]
 801d1a4:	2b00      	cmp	r3, #0
 801d1a6:	d009      	beq.n	801d1bc <_ux_device_stack_interface_set+0x48>
            break;
    
        /* Try the next interface.  */
        interface++;
 801d1a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d1aa:	3338      	adds	r3, #56	@ 0x38
 801d1ac:	647b      	str	r3, [r7, #68]	@ 0x44
        
        /* Decrement the number of interfaces left to scan in the pool.  */
        interfaces_pool_number--;
 801d1ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d1b0:	3b01      	subs	r3, #1
 801d1b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (interfaces_pool_number != 0)
 801d1b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d1b6:	2b00      	cmp	r3, #0
 801d1b8:	d1f2      	bne.n	801d1a0 <_ux_device_stack_interface_set+0x2c>
 801d1ba:	e000      	b.n	801d1be <_ux_device_stack_interface_set+0x4a>
            break;
 801d1bc:	46c0      	nop			@ (mov r8, r8)
    }

    /* Did we find a free interface ?  */
    if (interfaces_pool_number == 0)
 801d1be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d1c0:	2b00      	cmp	r3, #0
 801d1c2:	d101      	bne.n	801d1c8 <_ux_device_stack_interface_set+0x54>
        return(UX_MEMORY_INSUFFICIENT);
 801d1c4:	2312      	movs	r3, #18
 801d1c6:	e0e5      	b.n	801d394 <_ux_device_stack_interface_set+0x220>
        return(UX_MEMORY_INSUFFICIENT);
    
#endif

    /* Mark this interface as used now.  */
    interface -> ux_slave_interface_status = UX_USED;
 801d1c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d1ca:	2201      	movs	r2, #1
 801d1cc:	601a      	str	r2, [r3, #0]

    /* Parse the descriptor in something more readable.  */
    _ux_utility_descriptor_parse(device_framework,
                _ux_system_interface_descriptor_structure,
                UX_INTERFACE_DESCRIPTOR_ENTRIES,
                (UCHAR *) &interface -> ux_slave_interface_descriptor);
 801d1ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d1d0:	330c      	adds	r3, #12
    _ux_utility_descriptor_parse(device_framework,
 801d1d2:	4973      	ldr	r1, [pc, #460]	@ (801d3a0 <_ux_device_stack_interface_set+0x22c>)
 801d1d4:	68f8      	ldr	r0, [r7, #12]
 801d1d6:	2209      	movs	r2, #9
 801d1d8:	f7fa ffb5 	bl	8018146 <_ux_utility_descriptor_parse>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1

    /* Attach this interface to the end of the interface chain.  */
    if (device -> ux_slave_device_first_interface == UX_NULL)
 801d1dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d1de:	22f0      	movs	r2, #240	@ 0xf0
 801d1e0:	589b      	ldr	r3, [r3, r2]
 801d1e2:	2b00      	cmp	r3, #0
 801d1e4:	d104      	bne.n	801d1f0 <_ux_device_stack_interface_set+0x7c>
    {

        device -> ux_slave_device_first_interface =  interface;
 801d1e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d1e8:	21f0      	movs	r1, #240	@ 0xf0
 801d1ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801d1ec:	505a      	str	r2, [r3, r1]
 801d1ee:	e00e      	b.n	801d20e <_ux_device_stack_interface_set+0x9a>
    }
    else
    {
        /* Multiple interfaces exist, so find the end of the chain.  */
        interface_link =  device -> ux_slave_device_first_interface;
 801d1f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d1f2:	22f0      	movs	r2, #240	@ 0xf0
 801d1f4:	589b      	ldr	r3, [r3, r2]
 801d1f6:	643b      	str	r3, [r7, #64]	@ 0x40
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 801d1f8:	e002      	b.n	801d200 <_ux_device_stack_interface_set+0x8c>
            interface_link =  interface_link -> ux_slave_interface_next_interface;
 801d1fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801d1fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801d1fe:	643b      	str	r3, [r7, #64]	@ 0x40
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 801d200:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801d202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801d204:	2b00      	cmp	r3, #0
 801d206:	d1f8      	bne.n	801d1fa <_ux_device_stack_interface_set+0x86>
        interface_link -> ux_slave_interface_next_interface =  interface;
 801d208:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801d20a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801d20c:	631a      	str	r2, [r3, #48]	@ 0x30
    /* It must be very first one.  */
    device -> ux_slave_device_first_interface = interface;
#endif

    /* Point beyond the interface descriptor.  */
    device_framework_length -=  (ULONG) *device_framework;
 801d20e:	68fb      	ldr	r3, [r7, #12]
 801d210:	781b      	ldrb	r3, [r3, #0]
 801d212:	001a      	movs	r2, r3
 801d214:	68bb      	ldr	r3, [r7, #8]
 801d216:	1a9b      	subs	r3, r3, r2
 801d218:	60bb      	str	r3, [r7, #8]
    device_framework +=  (ULONG) *device_framework;
 801d21a:	68fb      	ldr	r3, [r7, #12]
 801d21c:	781b      	ldrb	r3, [r3, #0]
 801d21e:	001a      	movs	r2, r3
 801d220:	68fb      	ldr	r3, [r7, #12]
 801d222:	189b      	adds	r3, r3, r2
 801d224:	60fb      	str	r3, [r7, #12]

    /* Parse the device framework and locate endpoint descriptor(s).  */
    while (device_framework_length != 0)
 801d226:	e0aa      	b.n	801d37e <_ux_device_stack_interface_set+0x20a>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801d228:	68fb      	ldr	r3, [r7, #12]
 801d22a:	781b      	ldrb	r3, [r3, #0]
 801d22c:	61fb      	str	r3, [r7, #28]

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801d22e:	211b      	movs	r1, #27
 801d230:	187b      	adds	r3, r7, r1
 801d232:	68fa      	ldr	r2, [r7, #12]
 801d234:	7852      	ldrb	r2, [r2, #1]
 801d236:	701a      	strb	r2, [r3, #0]
                
        /* Check if this is an endpoint descriptor.  */
        switch(descriptor_type)
 801d238:	187b      	adds	r3, r7, r1
 801d23a:	781b      	ldrb	r3, [r3, #0]
 801d23c:	2b05      	cmp	r3, #5
 801d23e:	d008      	beq.n	801d252 <_ux_device_stack_interface_set+0xde>
 801d240:	dd00      	ble.n	801d244 <_ux_device_stack_interface_set+0xd0>
 801d242:	e093      	b.n	801d36c <_ux_device_stack_interface_set+0x1f8>
 801d244:	2b02      	cmp	r3, #2
 801d246:	d100      	bne.n	801d24a <_ux_device_stack_interface_set+0xd6>
 801d248:	e088      	b.n	801d35c <_ux_device_stack_interface_set+0x1e8>
 801d24a:	2b04      	cmp	r3, #4
 801d24c:	d100      	bne.n	801d250 <_ux_device_stack_interface_set+0xdc>
 801d24e:	e085      	b.n	801d35c <_ux_device_stack_interface_set+0x1e8>

            /* Return the status to the caller.  */
            return(status);

        default:
            break;
 801d250:	e08c      	b.n	801d36c <_ux_device_stack_interface_set+0x1f8>
            endpoint = device -> ux_slave_device_endpoints_pool;
 801d252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d254:	22fc      	movs	r2, #252	@ 0xfc
 801d256:	589b      	ldr	r3, [r3, r2]
 801d258:	63bb      	str	r3, [r7, #56]	@ 0x38
            endpoints_pool_number = device -> ux_slave_device_endpoints_pool_number;
 801d25a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d25c:	2380      	movs	r3, #128	@ 0x80
 801d25e:	005b      	lsls	r3, r3, #1
 801d260:	58d3      	ldr	r3, [r2, r3]
 801d262:	633b      	str	r3, [r7, #48]	@ 0x30
            while (endpoints_pool_number != 0)
 801d264:	e00d      	b.n	801d282 <_ux_device_stack_interface_set+0x10e>
                if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 801d266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d268:	681b      	ldr	r3, [r3, #0]
 801d26a:	2b00      	cmp	r3, #0
 801d26c:	d103      	bne.n	801d276 <_ux_device_stack_interface_set+0x102>
                    endpoint ->    ux_slave_endpoint_status = UX_USED;
 801d26e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d270:	2201      	movs	r2, #1
 801d272:	601a      	str	r2, [r3, #0]
                    break;
 801d274:	e008      	b.n	801d288 <_ux_device_stack_interface_set+0x114>
                endpoint++;
 801d276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d278:	3390      	adds	r3, #144	@ 0x90
 801d27a:	63bb      	str	r3, [r7, #56]	@ 0x38
               endpoints_pool_number--; 
 801d27c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d27e:	3b01      	subs	r3, #1
 801d280:	633b      	str	r3, [r7, #48]	@ 0x30
            while (endpoints_pool_number != 0)
 801d282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d284:	2b00      	cmp	r3, #0
 801d286:	d1ee      	bne.n	801d266 <_ux_device_stack_interface_set+0xf2>
            if (endpoints_pool_number == 0)
 801d288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d28a:	2b00      	cmp	r3, #0
 801d28c:	d101      	bne.n	801d292 <_ux_device_stack_interface_set+0x11e>
                return(UX_MEMORY_INSUFFICIENT);
 801d28e:	2312      	movs	r3, #18
 801d290:	e080      	b.n	801d394 <_ux_device_stack_interface_set+0x220>
                            (UCHAR *) &endpoint -> ux_slave_endpoint_descriptor);
 801d292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d294:	330c      	adds	r3, #12
            _ux_utility_descriptor_parse(device_framework,
 801d296:	4943      	ldr	r1, [pc, #268]	@ (801d3a4 <_ux_device_stack_interface_set+0x230>)
 801d298:	68f8      	ldr	r0, [r7, #12]
 801d29a:	2206      	movs	r2, #6
 801d29c:	f7fa ff53 	bl	8018146 <_ux_utility_descriptor_parse>
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801d2a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d2a2:	3330      	adds	r3, #48	@ 0x30
 801d2a4:	617b      	str	r3, [r7, #20]
                    endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801d2a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d2a8:	69db      	ldr	r3, [r3, #28]
            max_transfer_length =
 801d2aa:	055b      	lsls	r3, r3, #21
 801d2ac:	0d5b      	lsrs	r3, r3, #21
 801d2ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801d2b0:	4b3a      	ldr	r3, [pc, #232]	@ (801d39c <_ux_device_stack_interface_set+0x228>)
 801d2b2:	681a      	ldr	r2, [r3, #0]
 801d2b4:	23d0      	movs	r3, #208	@ 0xd0
 801d2b6:	005b      	lsls	r3, r3, #1
 801d2b8:	58d3      	ldr	r3, [r2, r3]
 801d2ba:	2b02      	cmp	r3, #2
 801d2bc:	d117      	bne.n	801d2ee <_ux_device_stack_interface_set+0x17a>
                (endpoint -> ux_slave_endpoint_descriptor.bmAttributes & 0x1u))
 801d2be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d2c0:	699b      	ldr	r3, [r3, #24]
 801d2c2:	2201      	movs	r2, #1
 801d2c4:	4013      	ands	r3, r2
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801d2c6:	d012      	beq.n	801d2ee <_ux_device_stack_interface_set+0x17a>
                n_trans = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801d2c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d2ca:	69da      	ldr	r2, [r3, #28]
 801d2cc:	23c0      	movs	r3, #192	@ 0xc0
 801d2ce:	015b      	lsls	r3, r3, #5
 801d2d0:	4013      	ands	r3, r2
 801d2d2:	613b      	str	r3, [r7, #16]
                if (n_trans)
 801d2d4:	693b      	ldr	r3, [r7, #16]
 801d2d6:	2b00      	cmp	r3, #0
 801d2d8:	d009      	beq.n	801d2ee <_ux_device_stack_interface_set+0x17a>
                    n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 801d2da:	693b      	ldr	r3, [r7, #16]
 801d2dc:	0adb      	lsrs	r3, r3, #11
 801d2de:	613b      	str	r3, [r7, #16]
                    n_trans ++;
 801d2e0:	693b      	ldr	r3, [r7, #16]
 801d2e2:	3301      	adds	r3, #1
 801d2e4:	613b      	str	r3, [r7, #16]
                    max_transfer_length *= n_trans;
 801d2e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d2e8:	693a      	ldr	r2, [r7, #16]
 801d2ea:	4353      	muls	r3, r2
 801d2ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
            transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 801d2ee:	697b      	ldr	r3, [r7, #20]
 801d2f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801d2f2:	621a      	str	r2, [r3, #32]
            transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 801d2f4:	697b      	ldr	r3, [r7, #20]
 801d2f6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801d2f8:	609a      	str	r2, [r3, #8]
            transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 801d2fa:	697b      	ldr	r3, [r7, #20]
 801d2fc:	2201      	movs	r2, #1
 801d2fe:	4252      	negs	r2, r2
 801d300:	64da      	str	r2, [r3, #76]	@ 0x4c
            endpoint -> ux_slave_endpoint_interface =  interface;
 801d302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d304:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801d306:	629a      	str	r2, [r3, #40]	@ 0x28
            endpoint -> ux_slave_endpoint_device =  device;
 801d308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d30a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d30c:	62da      	str	r2, [r3, #44]	@ 0x2c
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 801d30e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d310:	699b      	ldr	r3, [r3, #24]
 801d312:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801d314:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801d316:	210e      	movs	r1, #14
 801d318:	4798      	blx	r3
 801d31a:	0003      	movs	r3, r0
 801d31c:	623b      	str	r3, [r7, #32]
            if (status != UX_SUCCESS)
 801d31e:	6a3b      	ldr	r3, [r7, #32]
 801d320:	2b00      	cmp	r3, #0
 801d322:	d004      	beq.n	801d32e <_ux_device_stack_interface_set+0x1ba>
                endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 801d324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d326:	2200      	movs	r2, #0
 801d328:	601a      	str	r2, [r3, #0]
                return(status);
 801d32a:	6a3b      	ldr	r3, [r7, #32]
 801d32c:	e032      	b.n	801d394 <_ux_device_stack_interface_set+0x220>
            if (interface -> ux_slave_interface_first_endpoint == UX_NULL)
 801d32e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d330:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801d332:	2b00      	cmp	r3, #0
 801d334:	d103      	bne.n	801d33e <_ux_device_stack_interface_set+0x1ca>
                interface -> ux_slave_interface_first_endpoint =  endpoint;
 801d336:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d338:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801d33a:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 801d33c:	e017      	b.n	801d36e <_ux_device_stack_interface_set+0x1fa>
                endpoint_link =  interface -> ux_slave_interface_first_endpoint;
 801d33e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801d342:	637b      	str	r3, [r7, #52]	@ 0x34
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801d344:	e002      	b.n	801d34c <_ux_device_stack_interface_set+0x1d8>
                    endpoint_link =  endpoint_link -> ux_slave_endpoint_next_endpoint;
 801d346:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d34a:	637b      	str	r3, [r7, #52]	@ 0x34
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801d34c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d34e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d350:	2b00      	cmp	r3, #0
 801d352:	d1f8      	bne.n	801d346 <_ux_device_stack_interface_set+0x1d2>
                endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 801d354:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d356:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801d358:	625a      	str	r2, [r3, #36]	@ 0x24
            break;
 801d35a:	e008      	b.n	801d36e <_ux_device_stack_interface_set+0x1fa>
            status =  _ux_device_stack_interface_start(interface);
 801d35c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d35e:	0018      	movs	r0, r3
 801d360:	f000 f822 	bl	801d3a8 <_ux_device_stack_interface_start>
 801d364:	0003      	movs	r3, r0
 801d366:	623b      	str	r3, [r7, #32]
            return(status);
 801d368:	6a3b      	ldr	r3, [r7, #32]
 801d36a:	e013      	b.n	801d394 <_ux_device_stack_interface_set+0x220>
            break;
 801d36c:	46c0      	nop			@ (mov r8, r8)
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801d36e:	68ba      	ldr	r2, [r7, #8]
 801d370:	69fb      	ldr	r3, [r7, #28]
 801d372:	1ad3      	subs	r3, r2, r3
 801d374:	60bb      	str	r3, [r7, #8]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801d376:	68fa      	ldr	r2, [r7, #12]
 801d378:	69fb      	ldr	r3, [r7, #28]
 801d37a:	18d3      	adds	r3, r2, r3
 801d37c:	60fb      	str	r3, [r7, #12]
    while (device_framework_length != 0)
 801d37e:	68bb      	ldr	r3, [r7, #8]
 801d380:	2b00      	cmp	r3, #0
 801d382:	d000      	beq.n	801d386 <_ux_device_stack_interface_set+0x212>
 801d384:	e750      	b.n	801d228 <_ux_device_stack_interface_set+0xb4>
    }

    /* The interface attached to this configuration must be started at the class
       level.  */
    status =  _ux_device_stack_interface_start(interface);
 801d386:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d388:	0018      	movs	r0, r3
 801d38a:	f000 f80d 	bl	801d3a8 <_ux_device_stack_interface_start>
 801d38e:	0003      	movs	r3, r0
 801d390:	623b      	str	r3, [r7, #32]

    /* Return the status to the caller.  */
    return(status);
 801d392:	6a3b      	ldr	r3, [r7, #32]
}
 801d394:	0018      	movs	r0, r3
 801d396:	46bd      	mov	sp, r7
 801d398:	b012      	add	sp, #72	@ 0x48
 801d39a:	bd80      	pop	{r7, pc}
 801d39c:	20011c18 	.word	0x20011c18
 801d3a0:	20000034 	.word	0x20000034
 801d3a4:	20000014 	.word	0x20000014

0801d3a8 <_ux_device_stack_interface_start>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_start(UX_SLAVE_INTERFACE *interface)
{
 801d3a8:	b590      	push	{r4, r7, lr}
 801d3aa:	b091      	sub	sp, #68	@ 0x44
 801d3ac:	af00      	add	r7, sp, #0
 801d3ae:	6078      	str	r0, [r7, #4]
UINT                        status;
UX_SLAVE_CLASS_COMMAND      class_command;


    /* Get the class for the interface.  */
    class =  _ux_system_slave -> ux_system_slave_interface_class_array[interface -> ux_slave_interface_descriptor.bInterfaceNumber];
 801d3b0:	4b2a      	ldr	r3, [pc, #168]	@ (801d45c <_ux_device_stack_interface_start+0xb4>)
 801d3b2:	681a      	ldr	r2, [r3, #0]
 801d3b4:	687b      	ldr	r3, [r7, #4]
 801d3b6:	695b      	ldr	r3, [r3, #20]
 801d3b8:	3358      	adds	r3, #88	@ 0x58
 801d3ba:	009b      	lsls	r3, r3, #2
 801d3bc:	589b      	ldr	r3, [r3, r2]
 801d3be:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check if class driver is available. */
    if (class == UX_NULL)
 801d3c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d3c2:	2b00      	cmp	r3, #0
 801d3c4:	d101      	bne.n	801d3ca <_ux_device_stack_interface_start+0x22>

        /* There is no class driver supported. */
        return (UX_NO_CLASS_MATCH);
 801d3c6:	2357      	movs	r3, #87	@ 0x57
 801d3c8:	e044      	b.n	801d454 <_ux_device_stack_interface_start+0xac>

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801d3ca:	4b24      	ldr	r3, [pc, #144]	@ (801d45c <_ux_device_stack_interface_start+0xb4>)
 801d3cc:	681b      	ldr	r3, [r3, #0]
 801d3ce:	3320      	adds	r3, #32
 801d3d0:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Build all the fields of the Class Command.  */
    class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_QUERY;
 801d3d2:	2008      	movs	r0, #8
 801d3d4:	183b      	adds	r3, r7, r0
 801d3d6:	2201      	movs	r2, #1
 801d3d8:	601a      	str	r2, [r3, #0]
    class_command.ux_slave_class_command_interface =   (VOID *)interface;
 801d3da:	183b      	adds	r3, r7, r0
 801d3dc:	687a      	ldr	r2, [r7, #4]
 801d3de:	609a      	str	r2, [r3, #8]
    class_command.ux_slave_class_command_class     =   interface -> ux_slave_interface_descriptor.bInterfaceClass;
 801d3e0:	687b      	ldr	r3, [r7, #4]
 801d3e2:	6a1a      	ldr	r2, [r3, #32]
 801d3e4:	183b      	adds	r3, r7, r0
 801d3e6:	615a      	str	r2, [r3, #20]
    class_command.ux_slave_class_command_subclass  =   interface -> ux_slave_interface_descriptor.bInterfaceSubClass;
 801d3e8:	687b      	ldr	r3, [r7, #4]
 801d3ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801d3ec:	183b      	adds	r3, r7, r0
 801d3ee:	619a      	str	r2, [r3, #24]
    class_command.ux_slave_class_command_protocol  =   interface -> ux_slave_interface_descriptor.bInterfaceProtocol;
 801d3f0:	687b      	ldr	r3, [r7, #4]
 801d3f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801d3f4:	183b      	adds	r3, r7, r0
 801d3f6:	61da      	str	r2, [r3, #28]
    class_command.ux_slave_class_command_vid       =   device -> ux_slave_device_descriptor.idVendor;
 801d3f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d3fa:	6a1a      	ldr	r2, [r3, #32]
 801d3fc:	183b      	adds	r3, r7, r0
 801d3fe:	611a      	str	r2, [r3, #16]
    class_command.ux_slave_class_command_pid       =   device -> ux_slave_device_descriptor.idProduct;
 801d400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d402:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801d404:	183b      	adds	r3, r7, r0
 801d406:	60da      	str	r2, [r3, #12]

    /* We can now memorize the interface pointer associated with this class.  */
    class -> ux_slave_class_interface = interface;
 801d408:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801d40a:	2388      	movs	r3, #136	@ 0x88
 801d40c:	005b      	lsls	r3, r3, #1
 801d40e:	6879      	ldr	r1, [r7, #4]
 801d410:	50d1      	str	r1, [r2, r3]
    
    /* We have found a potential candidate. Call this registered class entry function.  */
    status = class -> ux_slave_class_entry_function(&class_command);
 801d412:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801d416:	0004      	movs	r4, r0
 801d418:	183a      	adds	r2, r7, r0
 801d41a:	0010      	movs	r0, r2
 801d41c:	4798      	blx	r3
 801d41e:	0003      	movs	r3, r0
 801d420:	637b      	str	r3, [r7, #52]	@ 0x34

    /* The status tells us if the registered class wants to own this class.  */
    if (status == UX_SUCCESS)
 801d422:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d424:	2b00      	cmp	r3, #0
 801d426:	d114      	bne.n	801d452 <_ux_device_stack_interface_start+0xaa>
    {

        /* Store the class container. */
        class_command.ux_slave_class_command_class_ptr =  class;
 801d428:	193b      	adds	r3, r7, r4
 801d42a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801d42c:	621a      	str	r2, [r3, #32]
        
        /* Store the command.  */
        class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_ACTIVATE;
 801d42e:	193b      	adds	r3, r7, r4
 801d430:	2202      	movs	r2, #2
 801d432:	601a      	str	r2, [r3, #0]
        
        /* Activate the class.  */
        status = class -> ux_slave_class_entry_function(&class_command);
 801d434:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d436:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801d438:	193a      	adds	r2, r7, r4
 801d43a:	0010      	movs	r0, r2
 801d43c:	4798      	blx	r3
 801d43e:	0003      	movs	r3, r0
 801d440:	637b      	str	r3, [r7, #52]	@ 0x34

        /* If the class was successfully activated, set the class for the interface.  */
        if(status == UX_SUCCESS)
 801d442:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d444:	2b00      	cmp	r3, #0
 801d446:	d102      	bne.n	801d44e <_ux_device_stack_interface_start+0xa6>
            interface -> ux_slave_interface_class =  class;
 801d448:	687b      	ldr	r3, [r7, #4]
 801d44a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801d44c:	605a      	str	r2, [r3, #4]

        return(status); 
 801d44e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d450:	e000      	b.n	801d454 <_ux_device_stack_interface_start+0xac>
    }

    /* There is no driver who want to own this class!  */
    return(UX_NO_CLASS_MATCH);
 801d452:	2357      	movs	r3, #87	@ 0x57
}
 801d454:	0018      	movs	r0, r3
 801d456:	46bd      	mov	sp, r7
 801d458:	b011      	add	sp, #68	@ 0x44
 801d45a:	bd90      	pop	{r4, r7, pc}
 801d45c:	20011c18 	.word	0x20011c18

0801d460 <_ux_device_stack_set_feature>:
/*                                            supported device requests,  */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_set_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 801d460:	b580      	push	{r7, lr}
 801d462:	b08a      	sub	sp, #40	@ 0x28
 801d464:	af00      	add	r7, sp, #0
 801d466:	60f8      	str	r0, [r7, #12]
 801d468:	60b9      	str	r1, [r7, #8]
 801d46a:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_SET_FEATURE, request_value, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801d46c:	4b29      	ldr	r3, [pc, #164]	@ (801d514 <_ux_device_stack_set_feature+0xb4>)
 801d46e:	681b      	ldr	r3, [r3, #0]
 801d470:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801d472:	4b28      	ldr	r3, [pc, #160]	@ (801d514 <_ux_device_stack_set_feature+0xb4>)
 801d474:	681b      	ldr	r3, [r3, #0]
 801d476:	3320      	adds	r3, #32
 801d478:	61bb      	str	r3, [r7, #24]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801d47a:	69bb      	ldr	r3, [r7, #24]
 801d47c:	333c      	adds	r3, #60	@ 0x3c
 801d47e:	617b      	str	r3, [r7, #20]

    /* The feature can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801d480:	68fb      	ldr	r3, [r7, #12]
 801d482:	2203      	movs	r2, #3
 801d484:	4013      	ands	r3, r2
 801d486:	d002      	beq.n	801d48e <_ux_device_stack_set_feature+0x2e>
 801d488:	2b02      	cmp	r3, #2
 801d48a:	d016      	beq.n	801d4ba <_ux_device_stack_set_feature+0x5a>
 801d48c:	e037      	b.n	801d4fe <_ux_device_stack_set_feature+0x9e>
    {
    
    case UX_REQUEST_TARGET_DEVICE:

        /* Check if we have a DEVICE_REMOTE_WAKEUP Feature.  */
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 801d48e:	68bb      	ldr	r3, [r7, #8]
 801d490:	2b01      	cmp	r3, #1
 801d492:	d110      	bne.n	801d4b6 <_ux_device_stack_set_feature+0x56>
        {

            /* Check if we have the capability. */
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 801d494:	4b1f      	ldr	r3, [pc, #124]	@ (801d514 <_ux_device_stack_set_feature+0xb4>)
 801d496:	681a      	ldr	r2, [r3, #0]
 801d498:	23d4      	movs	r3, #212	@ 0xd4
 801d49a:	005b      	lsls	r3, r3, #1
 801d49c:	58d3      	ldr	r3, [r2, r3]
 801d49e:	2b00      	cmp	r3, #0
 801d4a0:	d007      	beq.n	801d4b2 <_ux_device_stack_set_feature+0x52>
            {

                /* Enable the feature. */
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_TRUE;
 801d4a2:	4b1c      	ldr	r3, [pc, #112]	@ (801d514 <_ux_device_stack_set_feature+0xb4>)
 801d4a4:	681a      	ldr	r2, [r3, #0]
 801d4a6:	23d6      	movs	r3, #214	@ 0xd6
 801d4a8:	005b      	lsls	r3, r3, #1
 801d4aa:	2101      	movs	r1, #1
 801d4ac:	50d1      	str	r1, [r2, r3]

                /* OK. */
                return (UX_SUCCESS);
 801d4ae:	2300      	movs	r3, #0
 801d4b0:	e02c      	b.n	801d50c <_ux_device_stack_set_feature+0xac>
            }
            else

                /* Protocol error. */
                return (UX_FUNCTION_NOT_SUPPORTED);
 801d4b2:	2354      	movs	r3, #84	@ 0x54
 801d4b4:	e02a      	b.n	801d50c <_ux_device_stack_set_feature+0xac>
            return(UX_SUCCESS);
        }
#endif

        /* Request value not supported.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 801d4b6:	2354      	movs	r3, #84	@ 0x54
 801d4b8:	e028      	b.n	801d50c <_ux_device_stack_set_feature+0xac>
    case UX_REQUEST_TARGET_ENDPOINT:

        /* The only set feature for endpoint is ENDPOINT_STALL. This forces
           the endpoint to the stall situation.
           We need to find the endpoint through the interface(s). */
        interface =  device -> ux_slave_device_first_interface;
 801d4ba:	69bb      	ldr	r3, [r7, #24]
 801d4bc:	22f0      	movs	r2, #240	@ 0xf0
 801d4be:	589b      	ldr	r3, [r3, r2]
 801d4c0:	627b      	str	r3, [r7, #36]	@ 0x24

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        while (interface != UX_NULL)
 801d4c2:	e019      	b.n	801d4f8 <_ux_device_stack_set_feature+0x98>
        {
#endif
            /* Get the first endpoint for this interface.  */
            endpoint_target =  interface -> ux_slave_interface_first_endpoint;
 801d4c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d4c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801d4c8:	623b      	str	r3, [r7, #32]
                
            /* Parse all the endpoints.  */
            while (endpoint_target != UX_NULL)
 801d4ca:	e00f      	b.n	801d4ec <_ux_device_stack_set_feature+0x8c>
            {

                /* Check the endpoint index.  */
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 801d4cc:	6a3b      	ldr	r3, [r7, #32]
 801d4ce:	695b      	ldr	r3, [r3, #20]
 801d4d0:	687a      	ldr	r2, [r7, #4]
 801d4d2:	429a      	cmp	r2, r3
 801d4d4:	d107      	bne.n	801d4e6 <_ux_device_stack_set_feature+0x86>
                {

                    /* Stall the endpoint.  */
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint_target);
 801d4d6:	69fb      	ldr	r3, [r7, #28]
 801d4d8:	699b      	ldr	r3, [r3, #24]
 801d4da:	6a3a      	ldr	r2, [r7, #32]
 801d4dc:	69f8      	ldr	r0, [r7, #28]
 801d4de:	2114      	movs	r1, #20
 801d4e0:	4798      	blx	r3

                    /* Return the function status.  */
                    return(UX_SUCCESS);
 801d4e2:	2300      	movs	r3, #0
 801d4e4:	e012      	b.n	801d50c <_ux_device_stack_set_feature+0xac>
                }

                /* Next endpoint.  */
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 801d4e6:	6a3b      	ldr	r3, [r7, #32]
 801d4e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d4ea:	623b      	str	r3, [r7, #32]
            while (endpoint_target != UX_NULL)
 801d4ec:	6a3b      	ldr	r3, [r7, #32]
 801d4ee:	2b00      	cmp	r3, #0
 801d4f0:	d1ec      	bne.n	801d4cc <_ux_device_stack_set_feature+0x6c>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Next interface.  */
            interface =  interface -> ux_slave_interface_next_interface;
 801d4f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d4f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801d4f6:	627b      	str	r3, [r7, #36]	@ 0x24
        while (interface != UX_NULL)
 801d4f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d4fa:	2b00      	cmp	r3, #0
 801d4fc:	d1e2      	bne.n	801d4c4 <_ux_device_stack_set_feature+0x64>
        /* Intentionally fall through into the default case. */
        /* fall through */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801d4fe:	69fb      	ldr	r3, [r7, #28]
 801d500:	699b      	ldr	r3, [r3, #24]
 801d502:	697a      	ldr	r2, [r7, #20]
 801d504:	69f8      	ldr	r0, [r7, #28]
 801d506:	2114      	movs	r1, #20
 801d508:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 801d50a:	2300      	movs	r3, #0
    }
}
 801d50c:	0018      	movs	r0, r3
 801d50e:	46bd      	mov	sp, r7
 801d510:	b00a      	add	sp, #40	@ 0x28
 801d512:	bd80      	pop	{r7, pc}
 801d514:	20011c18 	.word	0x20011c18

0801d518 <_ux_device_stack_transfer_abort>:
/*                                            assigned aborting code,     */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_abort(UX_SLAVE_TRANSFER *transfer_request, ULONG completion_code)
{
 801d518:	b580      	push	{r7, lr}
 801d51a:	b088      	sub	sp, #32
 801d51c:	af00      	add	r7, sp, #0
 801d51e:	6078      	str	r0, [r7, #4]
 801d520:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ABORT, transfer_request, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801d522:	4b18      	ldr	r3, [pc, #96]	@ (801d584 <_ux_device_stack_transfer_abort+0x6c>)
 801d524:	681b      	ldr	r3, [r3, #0]
 801d526:	61fb      	str	r3, [r7, #28]

    /* Sets the completion code due to bus reset.  */
    transfer_request -> ux_slave_transfer_request_completion_code = completion_code;
 801d528:	687b      	ldr	r3, [r7, #4]
 801d52a:	683a      	ldr	r2, [r7, #0]
 801d52c:	625a      	str	r2, [r3, #36]	@ 0x24
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801d52e:	f3ef 8310 	mrs	r3, PRIMASK
 801d532:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801d534:	b672      	cpsid	i
    return(primask_value);
 801d536:	697b      	ldr	r3, [r7, #20]

    /* Ensure we're not preempted by the transfer completion ISR.  */
    UX_DISABLE
 801d538:	61bb      	str	r3, [r7, #24]

    /* It's possible the transfer already completed. Ensure it hasn't before doing the abort.  */
    if (transfer_request -> ux_slave_transfer_request_status == UX_TRANSFER_STATUS_PENDING)
 801d53a:	687b      	ldr	r3, [r7, #4]
 801d53c:	681b      	ldr	r3, [r3, #0]
 801d53e:	2b01      	cmp	r3, #1
 801d540:	d114      	bne.n	801d56c <_ux_device_stack_transfer_abort+0x54>
    {

        /* Call the DCD if necessary for cleaning up the pending transfer.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_ABORT, (VOID *) transfer_request);
 801d542:	69fb      	ldr	r3, [r7, #28]
 801d544:	699b      	ldr	r3, [r3, #24]
 801d546:	687a      	ldr	r2, [r7, #4]
 801d548:	69f8      	ldr	r0, [r7, #28]
 801d54a:	210d      	movs	r1, #13
 801d54c:	4798      	blx	r3
 801d54e:	69bb      	ldr	r3, [r7, #24]
 801d550:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801d552:	693b      	ldr	r3, [r7, #16]
 801d554:	f383 8810 	msr	PRIMASK, r3
}
 801d558:	46c0      	nop			@ (mov r8, r8)

        /* We need to set the completion code for the transfer to aborted. Note
           that the transfer request function cannot simultaneously modify this 
           because if the transfer was pending, then the transfer's thread is 
           currently waiting for it to complete.  */
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_ABORT;
 801d55a:	687b      	ldr	r3, [r7, #4]
 801d55c:	2204      	movs	r2, #4
 801d55e:	601a      	str	r2, [r3, #0]

        /* Wake up the device driver who is waiting on the semaphore.  */
        _ux_device_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
 801d560:	687b      	ldr	r3, [r7, #4]
 801d562:	3330      	adds	r3, #48	@ 0x30
 801d564:	0018      	movs	r0, r3
 801d566:	f7fb fa1b 	bl	80189a0 <_ux_utility_semaphore_put>
 801d56a:	e005      	b.n	801d578 <_ux_device_stack_transfer_abort+0x60>
 801d56c:	69bb      	ldr	r3, [r7, #24]
 801d56e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801d570:	68fb      	ldr	r3, [r7, #12]
 801d572:	f383 8810 	msr	PRIMASK, r3
}
 801d576:	46c0      	nop			@ (mov r8, r8)
        /* Restore interrupts.  */
        UX_RESTORE
    }

    /* This function never fails.  */
    return(UX_SUCCESS);       
 801d578:	2300      	movs	r3, #0
}
 801d57a:	0018      	movs	r0, r3
 801d57c:	46bd      	mov	sp, r7
 801d57e:	b008      	add	sp, #32
 801d580:	bd80      	pop	{r7, pc}
 801d582:	46c0      	nop			@ (mov r8, r8)
 801d584:	20011c18 	.word	0x20011c18

0801d588 <_ux_device_stack_transfer_all_request_abort>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_all_request_abort(UX_SLAVE_ENDPOINT *endpoint, ULONG completion_code)
{
 801d588:	b580      	push	{r7, lr}
 801d58a:	b084      	sub	sp, #16
 801d58c:	af00      	add	r7, sp, #0
 801d58e:	6078      	str	r0, [r7, #4]
 801d590:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ALL_REQUEST_ABORT, endpoint, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the transfer request for this endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801d592:	687b      	ldr	r3, [r7, #4]
 801d594:	3330      	adds	r3, #48	@ 0x30
 801d596:	60fb      	str	r3, [r7, #12]
    
    /* Abort this request.  */
    _ux_device_stack_transfer_abort(transfer_request, completion_code);
 801d598:	683a      	ldr	r2, [r7, #0]
 801d59a:	68fb      	ldr	r3, [r7, #12]
 801d59c:	0011      	movs	r1, r2
 801d59e:	0018      	movs	r0, r3
 801d5a0:	f7ff ffba 	bl	801d518 <_ux_device_stack_transfer_abort>

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801d5a4:	2300      	movs	r3, #0
}
 801d5a6:	0018      	movs	r0, r3
 801d5a8:	46bd      	mov	sp, r7
 801d5aa:	b004      	add	sp, #16
 801d5ac:	bd80      	pop	{r7, pc}
	...

0801d5b0 <_ux_device_stack_transfer_request>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_request(UX_SLAVE_TRANSFER *transfer_request, 
                                            ULONG slave_length, 
                                            ULONG host_length)
{
 801d5b0:	b580      	push	{r7, lr}
 801d5b2:	b08c      	sub	sp, #48	@ 0x30
 801d5b4:	af00      	add	r7, sp, #0
 801d5b6:	60f8      	str	r0, [r7, #12]
 801d5b8:	60b9      	str	r1, [r7, #8]
 801d5ba:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT       *endpoint;
ULONG                   device_state;


    /* Do we have to skip this transfer?  */
    if (transfer_request -> ux_slave_transfer_request_status_phase_ignore == UX_TRUE)
 801d5bc:	68fb      	ldr	r3, [r7, #12]
 801d5be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801d5c0:	2b01      	cmp	r3, #1
 801d5c2:	d101      	bne.n	801d5c8 <_ux_device_stack_transfer_request+0x18>
        return(UX_SUCCESS);
 801d5c4:	2300      	movs	r3, #0
 801d5c6:	e073      	b.n	801d6b0 <_ux_device_stack_transfer_request+0x100>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801d5c8:	f3ef 8310 	mrs	r3, PRIMASK
 801d5cc:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801d5ce:	b672      	cpsid	i
    return(primask_value);
 801d5d0:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts to prevent the disconnection ISR from preempting us
       while we check the device state and set the transfer status.  */
    UX_DISABLE
 801d5d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Get the device state.  */
    device_state =  _ux_system_slave -> ux_system_slave_device.ux_slave_device_state;
 801d5d4:	4b38      	ldr	r3, [pc, #224]	@ (801d6b8 <_ux_device_stack_transfer_request+0x108>)
 801d5d6:	681b      	ldr	r3, [r3, #0]
 801d5d8:	6a1b      	ldr	r3, [r3, #32]
 801d5da:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* We can only transfer when the device is ATTACHED, ADDRESSED OR CONFIGURED.  */
    if ((device_state == UX_DEVICE_ATTACHED) || (device_state == UX_DEVICE_ADDRESSED)
 801d5dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d5de:	2b01      	cmp	r3, #1
 801d5e0:	d005      	beq.n	801d5ee <_ux_device_stack_transfer_request+0x3e>
 801d5e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d5e4:	2b02      	cmp	r3, #2
 801d5e6:	d002      	beq.n	801d5ee <_ux_device_stack_transfer_request+0x3e>
            || (device_state == UX_DEVICE_CONFIGURED))
 801d5e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d5ea:	2b03      	cmp	r3, #3
 801d5ec:	d114      	bne.n	801d618 <_ux_device_stack_transfer_request+0x68>

        /* Set the transfer to pending.  */
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_PENDING; 
 801d5ee:	68fb      	ldr	r3, [r7, #12]
 801d5f0:	2201      	movs	r2, #1
 801d5f2:	601a      	str	r2, [r3, #0]
 801d5f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d5f6:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801d5f8:	697b      	ldr	r3, [r7, #20]
 801d5fa:	f383 8810 	msr	PRIMASK, r3
}
 801d5fe:	46c0      	nop			@ (mov r8, r8)
                    
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_REQUEST, transfer_request, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801d600:	4b2d      	ldr	r3, [pc, #180]	@ (801d6b8 <_ux_device_stack_transfer_request+0x108>)
 801d602:	681b      	ldr	r3, [r3, #0]
 801d604:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Get the endpoint associated with this transaction.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801d606:	68fb      	ldr	r3, [r7, #12]
 801d608:	689b      	ldr	r3, [r3, #8]
 801d60a:	623b      	str	r3, [r7, #32]
    
    /* If the endpoint is non Control, check the endpoint direction and set the data phase direction.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT)
 801d60c:	6a3b      	ldr	r3, [r7, #32]
 801d60e:	699b      	ldr	r3, [r3, #24]
 801d610:	2203      	movs	r2, #3
 801d612:	4013      	ands	r3, r2
 801d614:	d10b      	bne.n	801d62e <_ux_device_stack_transfer_request+0x7e>
 801d616:	e01a      	b.n	801d64e <_ux_device_stack_transfer_request+0x9e>
 801d618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d61a:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801d61c:	693b      	ldr	r3, [r7, #16]
 801d61e:	f383 8810 	msr	PRIMASK, r3
}
 801d622:	46c0      	nop			@ (mov r8, r8)
        return(UX_TRANSFER_NOT_READY);
 801d624:	2325      	movs	r3, #37	@ 0x25
 801d626:	e043      	b.n	801d6b0 <_ux_device_stack_transfer_request+0x100>
        /* Check if the endpoint is STALLED. In this case, we must refuse the transaction until the endpoint
           has been reset by the host.  */
        while (endpoint -> ux_slave_endpoint_state == UX_ENDPOINT_HALTED)

            /* Wait for 100ms for endpoint to be reset by a CLEAR_FEATURE command.  */
            _ux_utility_delay_ms(100);
 801d628:	2064      	movs	r0, #100	@ 0x64
 801d62a:	f7fa fd73 	bl	8018114 <_ux_utility_delay_ms>
        while (endpoint -> ux_slave_endpoint_state == UX_ENDPOINT_HALTED)
 801d62e:	6a3b      	ldr	r3, [r7, #32]
 801d630:	685b      	ldr	r3, [r3, #4]
 801d632:	2b02      	cmp	r3, #2
 801d634:	d0f8      	beq.n	801d628 <_ux_device_stack_transfer_request+0x78>

        /* Isolate the direction from the endpoint address.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN)
 801d636:	6a3b      	ldr	r3, [r7, #32]
 801d638:	695b      	ldr	r3, [r3, #20]
 801d63a:	2280      	movs	r2, #128	@ 0x80
 801d63c:	4013      	ands	r3, r2
 801d63e:	d003      	beq.n	801d648 <_ux_device_stack_transfer_request+0x98>
            transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801d640:	68fb      	ldr	r3, [r7, #12]
 801d642:	2203      	movs	r2, #3
 801d644:	629a      	str	r2, [r3, #40]	@ 0x28
 801d646:	e002      	b.n	801d64e <_ux_device_stack_transfer_request+0x9e>
        else    
            transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_IN;
 801d648:	68fb      	ldr	r3, [r7, #12]
 801d64a:	2202      	movs	r2, #2
 801d64c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* See if we need to force a zero length packet at the end of the transfer. 
       This happens on a DATA IN and when the host requested length is not met
       and the last packet is on a boundary. If slave_length is zero, then it is 
       a explicit ZLP request, no need to force ZLP.  */
    if ((transfer_request -> ux_slave_transfer_request_phase ==  UX_TRANSFER_PHASE_DATA_OUT) &&
 801d64e:	68fb      	ldr	r3, [r7, #12]
 801d650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801d652:	2b03      	cmp	r3, #3
 801d654:	d113      	bne.n	801d67e <_ux_device_stack_transfer_request+0xce>
 801d656:	68bb      	ldr	r3, [r7, #8]
 801d658:	2b00      	cmp	r3, #0
 801d65a:	d010      	beq.n	801d67e <_ux_device_stack_transfer_request+0xce>
        (slave_length != 0) && (host_length != slave_length) && 
 801d65c:	687a      	ldr	r2, [r7, #4]
 801d65e:	68bb      	ldr	r3, [r7, #8]
 801d660:	429a      	cmp	r2, r3
 801d662:	d00c      	beq.n	801d67e <_ux_device_stack_transfer_request+0xce>
        (slave_length % endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize) == 0)
 801d664:	6a3b      	ldr	r3, [r7, #32]
 801d666:	69da      	ldr	r2, [r3, #28]
 801d668:	68bb      	ldr	r3, [r7, #8]
 801d66a:	0011      	movs	r1, r2
 801d66c:	0018      	movs	r0, r3
 801d66e:	f7e8 ff6f 	bl	8006550 <__aeabi_uidivmod>
 801d672:	1e0b      	subs	r3, r1, #0
        (slave_length != 0) && (host_length != slave_length) && 
 801d674:	d103      	bne.n	801d67e <_ux_device_stack_transfer_request+0xce>
    {

        /* If so force Zero Length Packet.  */
        transfer_request -> ux_slave_transfer_request_force_zlp =  UX_TRUE;
 801d676:	68fb      	ldr	r3, [r7, #12]
 801d678:	2201      	movs	r2, #1
 801d67a:	651a      	str	r2, [r3, #80]	@ 0x50
 801d67c:	e002      	b.n	801d684 <_ux_device_stack_transfer_request+0xd4>
    }
    else
    {

        /* Condition is not met, do not force a Zero Length Packet.  */
        transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 801d67e:	68fb      	ldr	r3, [r7, #12]
 801d680:	2200      	movs	r2, #0
 801d682:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Reset the number of bytes sent/received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801d684:	68fb      	ldr	r3, [r7, #12]
 801d686:	2200      	movs	r2, #0
 801d688:	619a      	str	r2, [r3, #24]

    /* Determine how many bytes to send in this transaction.  We keep track of the original
        length and have a working length.  */
    transfer_request -> ux_slave_transfer_request_requested_length =    slave_length;
 801d68a:	68fb      	ldr	r3, [r7, #12]
 801d68c:	68ba      	ldr	r2, [r7, #8]
 801d68e:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_slave_transfer_request_in_transfer_length =  slave_length;
 801d690:	68fb      	ldr	r3, [r7, #12]
 801d692:	68ba      	ldr	r2, [r7, #8]
 801d694:	61da      	str	r2, [r3, #28]

    /* Save the buffer pointer.  */
    transfer_request -> ux_slave_transfer_request_current_data_pointer =  
                            transfer_request -> ux_slave_transfer_request_data_pointer;
 801d696:	68fb      	ldr	r3, [r7, #12]
 801d698:	68da      	ldr	r2, [r3, #12]
    transfer_request -> ux_slave_transfer_request_current_data_pointer =  
 801d69a:	68fb      	ldr	r3, [r7, #12]
 801d69c:	611a      	str	r2, [r3, #16]

    /* Call the DCD driver transfer function.   */
    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_REQUEST, transfer_request);
 801d69e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d6a0:	699b      	ldr	r3, [r3, #24]
 801d6a2:	68fa      	ldr	r2, [r7, #12]
 801d6a4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801d6a6:	210c      	movs	r1, #12
 801d6a8:	4798      	blx	r3
 801d6aa:	0003      	movs	r3, r0
 801d6ac:	61fb      	str	r3, [r7, #28]

    /* And return the status.  */
    return(status);
 801d6ae:	69fb      	ldr	r3, [r7, #28]

#endif
}
 801d6b0:	0018      	movs	r0, r3
 801d6b2:	46bd      	mov	sp, r7
 801d6b4:	b00c      	add	sp, #48	@ 0x30
 801d6b6:	bd80      	pop	{r7, pc}
 801d6b8:	20011c18 	.word	0x20011c18

0801d6bc <USBPD_PreInitOs>:
/* Private functions ---------------------------------------------------------*/

/* USER CODE BEGIN 2 */
/* USER CODE END 2 */
unsigned int USBPD_PreInitOs(void)
{
 801d6bc:	b580      	push	{r7, lr}
 801d6be:	af00      	add	r7, sp, #0
  /* Global Init of USBPD HW */
  USBPD_HW_IF_GlobalHwInit();
 801d6c0:	f7f9 fab8 	bl	8016c34 <USBPD_HW_IF_GlobalHwInit>
 /* Initialize the Device Policy Manager */
  if (USBPD_OK != USBPD_DPM_InitCore())
 801d6c4:	f000 f808 	bl	801d6d8 <USBPD_DPM_InitCore>
 801d6c8:	1e03      	subs	r3, r0, #0
 801d6ca:	d001      	beq.n	801d6d0 <USBPD_PreInitOs+0x14>
  {
    return USBPD_ERROR;
 801d6cc:	2302      	movs	r3, #2
 801d6ce:	e000      	b.n	801d6d2 <USBPD_PreInitOs+0x16>
  }

  return USBPD_OK;
 801d6d0:	2300      	movs	r3, #0
}
 801d6d2:	0018      	movs	r0, r3
 801d6d4:	46bd      	mov	sp, r7
 801d6d6:	bd80      	pop	{r7, pc}

0801d6d8 <USBPD_DPM_InitCore>:
/**
  * @brief  Initialize the core stack (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_InitCore(void)
{
 801d6d8:	b5b0      	push	{r4, r5, r7, lr}
 801d6da:	b082      	sub	sp, #8
 801d6dc:	af00      	add	r7, sp, #0
  /* variable to get dynamique memory allocated by usbpd stack */
  uint32_t stack_dynamemsize;
  USBPD_StatusTypeDef _retr = USBPD_OK;
 801d6de:	1dfb      	adds	r3, r7, #7
 801d6e0:	2200      	movs	r2, #0
 801d6e2:	701a      	strb	r2, [r3, #0]
    USBPD_DPM_CADCallback,
    USBPD_DPM_CADTaskWakeUp
  };

  /* Check the lib selected */
  if (USBPD_TRUE != USBPD_PE_CheckLIB(LIB_ID))
 801d6e4:	4b62      	ldr	r3, [pc, #392]	@ (801d870 <USBPD_DPM_InitCore+0x198>)
 801d6e6:	0018      	movs	r0, r3
 801d6e8:	f7e4 f82c 	bl	8001744 <USBPD_PE_CheckLIB>
 801d6ec:	0003      	movs	r3, r0
 801d6ee:	2b01      	cmp	r3, #1
 801d6f0:	d003      	beq.n	801d6fa <USBPD_DPM_InitCore+0x22>
  {
    _retr = USBPD_ERROR;
 801d6f2:	1dfb      	adds	r3, r7, #7
 801d6f4:	2202      	movs	r2, #2
 801d6f6:	701a      	strb	r2, [r3, #0]
    goto error;
 801d6f8:	e0b4      	b.n	801d864 <USBPD_DPM_InitCore+0x18c>
  }

  /* to get how much memory are dynamically allocated by the stack
     the memory return is corresponding to 2 ports so if the application
     managed only one port divide the value return by 2                   */
  stack_dynamemsize = USBPD_PE_GetMemoryConsumption();
 801d6fa:	f7e4 f831 	bl	8001760 <USBPD_PE_GetMemoryConsumption>
 801d6fe:	0003      	movs	r3, r0
 801d700:	603b      	str	r3, [r7, #0]

  /* done to avoid warning */
  (void)stack_dynamemsize;

  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 801d702:	1dbb      	adds	r3, r7, #6
 801d704:	2200      	movs	r2, #0
 801d706:	701a      	strb	r2, [r3, #0]
 801d708:	e0a6      	b.n	801d858 <USBPD_DPM_InitCore+0x180>
  {
    /* Variable to be sure that DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_FALSE;
 801d70a:	1dbb      	adds	r3, r7, #6
 801d70c:	781b      	ldrb	r3, [r3, #0]
 801d70e:	4a59      	ldr	r2, [pc, #356]	@ (801d874 <USBPD_DPM_InitCore+0x19c>)
 801d710:	009b      	lsls	r3, r3, #2
 801d712:	18d3      	adds	r3, r2, r3
 801d714:	785a      	ldrb	r2, [r3, #1]
 801d716:	2108      	movs	r1, #8
 801d718:	438a      	bics	r2, r1
 801d71a:	705a      	strb	r2, [r3, #1]

    /* check the stack settings */
    DPM_Params[_port_index].PE_SpecRevision  = DPM_Settings[_port_index].PE_SpecRevision;
 801d71c:	1dbb      	adds	r3, r7, #6
 801d71e:	781a      	ldrb	r2, [r3, #0]
 801d720:	1dbb      	adds	r3, r7, #6
 801d722:	7818      	ldrb	r0, [r3, #0]
 801d724:	4954      	ldr	r1, [pc, #336]	@ (801d878 <USBPD_DPM_InitCore+0x1a0>)
 801d726:	0013      	movs	r3, r2
 801d728:	005b      	lsls	r3, r3, #1
 801d72a:	189b      	adds	r3, r3, r2
 801d72c:	009b      	lsls	r3, r3, #2
 801d72e:	18cb      	adds	r3, r1, r3
 801d730:	791b      	ldrb	r3, [r3, #4]
 801d732:	079b      	lsls	r3, r3, #30
 801d734:	0f9b      	lsrs	r3, r3, #30
 801d736:	b2d9      	uxtb	r1, r3
 801d738:	4b4e      	ldr	r3, [pc, #312]	@ (801d874 <USBPD_DPM_InitCore+0x19c>)
 801d73a:	0082      	lsls	r2, r0, #2
 801d73c:	2003      	movs	r0, #3
 801d73e:	4001      	ands	r1, r0
 801d740:	000c      	movs	r4, r1
 801d742:	5cd1      	ldrb	r1, [r2, r3]
 801d744:	2003      	movs	r0, #3
 801d746:	4381      	bics	r1, r0
 801d748:	1c08      	adds	r0, r1, #0
 801d74a:	1c21      	adds	r1, r4, #0
 801d74c:	4301      	orrs	r1, r0
 801d74e:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].PE_PowerRole     = DPM_Settings[_port_index].PE_DefaultRole;
 801d750:	1dbb      	adds	r3, r7, #6
 801d752:	781a      	ldrb	r2, [r3, #0]
 801d754:	1dbb      	adds	r3, r7, #6
 801d756:	7818      	ldrb	r0, [r3, #0]
 801d758:	4947      	ldr	r1, [pc, #284]	@ (801d878 <USBPD_DPM_InitCore+0x1a0>)
 801d75a:	0013      	movs	r3, r2
 801d75c:	005b      	lsls	r3, r3, #1
 801d75e:	189b      	adds	r3, r3, r2
 801d760:	009b      	lsls	r3, r3, #2
 801d762:	18cb      	adds	r3, r1, r3
 801d764:	791b      	ldrb	r3, [r3, #4]
 801d766:	075b      	lsls	r3, r3, #29
 801d768:	0fdb      	lsrs	r3, r3, #31
 801d76a:	b2d9      	uxtb	r1, r3
 801d76c:	4b41      	ldr	r3, [pc, #260]	@ (801d874 <USBPD_DPM_InitCore+0x19c>)
 801d76e:	0082      	lsls	r2, r0, #2
 801d770:	2001      	movs	r0, #1
 801d772:	4001      	ands	r1, r0
 801d774:	008c      	lsls	r4, r1, #2
 801d776:	5cd1      	ldrb	r1, [r2, r3]
 801d778:	2004      	movs	r0, #4
 801d77a:	4381      	bics	r1, r0
 801d77c:	1c08      	adds	r0, r1, #0
 801d77e:	1c21      	adds	r1, r4, #0
 801d780:	4301      	orrs	r1, r0
 801d782:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].PE_SwapOngoing   = USBPD_FALSE;
 801d784:	1dbb      	adds	r3, r7, #6
 801d786:	781a      	ldrb	r2, [r3, #0]
 801d788:	4b3a      	ldr	r3, [pc, #232]	@ (801d874 <USBPD_DPM_InitCore+0x19c>)
 801d78a:	0092      	lsls	r2, r2, #2
 801d78c:	5cd1      	ldrb	r1, [r2, r3]
 801d78e:	2010      	movs	r0, #16
 801d790:	4381      	bics	r1, r0
 801d792:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].ActiveCCIs       = CCNONE;
 801d794:	1dbb      	adds	r3, r7, #6
 801d796:	781a      	ldrb	r2, [r3, #0]
 801d798:	4b36      	ldr	r3, [pc, #216]	@ (801d874 <USBPD_DPM_InitCore+0x19c>)
 801d79a:	0092      	lsls	r2, r2, #2
 801d79c:	5cd1      	ldrb	r1, [r2, r3]
 801d79e:	203f      	movs	r0, #63	@ 0x3f
 801d7a0:	4001      	ands	r1, r0
 801d7a2:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].VconnCCIs        = CCNONE;
 801d7a4:	1dbb      	adds	r3, r7, #6
 801d7a6:	781b      	ldrb	r3, [r3, #0]
 801d7a8:	4a32      	ldr	r2, [pc, #200]	@ (801d874 <USBPD_DPM_InitCore+0x19c>)
 801d7aa:	009b      	lsls	r3, r3, #2
 801d7ac:	18d3      	adds	r3, r2, r3
 801d7ae:	785a      	ldrb	r2, [r3, #1]
 801d7b0:	2160      	movs	r1, #96	@ 0x60
 801d7b2:	438a      	bics	r2, r1
 801d7b4:	705a      	strb	r2, [r3, #1]
    DPM_Params[_port_index].VconnStatus      = USBPD_FALSE;
 801d7b6:	1dbb      	adds	r3, r7, #6
 801d7b8:	781b      	ldrb	r3, [r3, #0]
 801d7ba:	4a2e      	ldr	r2, [pc, #184]	@ (801d874 <USBPD_DPM_InitCore+0x19c>)
 801d7bc:	009b      	lsls	r3, r3, #2
 801d7be:	18d3      	adds	r3, r2, r3
 801d7c0:	785a      	ldrb	r2, [r3, #1]
 801d7c2:	217f      	movs	r1, #127	@ 0x7f
 801d7c4:	400a      	ands	r2, r1
 801d7c6:	705a      	strb	r2, [r3, #1]

    /* CAD SET UP : Port 0 */
    CHECK_CAD_FUNCTION_CALL(USBPD_CAD_Init(_port_index,
 801d7c8:	1dbb      	adds	r3, r7, #6
 801d7ca:	781a      	ldrb	r2, [r3, #0]
 801d7cc:	0013      	movs	r3, r2
 801d7ce:	005b      	lsls	r3, r3, #1
 801d7d0:	189b      	adds	r3, r3, r2
 801d7d2:	009b      	lsls	r3, r3, #2
 801d7d4:	4a28      	ldr	r2, [pc, #160]	@ (801d878 <USBPD_DPM_InitCore+0x1a0>)
 801d7d6:	189c      	adds	r4, r3, r2
 801d7d8:	1dbb      	adds	r3, r7, #6
 801d7da:	781b      	ldrb	r3, [r3, #0]
 801d7dc:	009a      	lsls	r2, r3, #2
 801d7de:	4b25      	ldr	r3, [pc, #148]	@ (801d874 <USBPD_DPM_InitCore+0x19c>)
 801d7e0:	18d2      	adds	r2, r2, r3
 801d7e2:	4926      	ldr	r1, [pc, #152]	@ (801d87c <USBPD_DPM_InitCore+0x1a4>)
 801d7e4:	1dbb      	adds	r3, r7, #6
 801d7e6:	7818      	ldrb	r0, [r3, #0]
 801d7e8:	0013      	movs	r3, r2
 801d7ea:	0022      	movs	r2, r4
 801d7ec:	f7e2 fdc0 	bl	8000370 <USBPD_CAD_Init>
 801d7f0:	1e03      	subs	r3, r0, #0
 801d7f2:	d003      	beq.n	801d7fc <USBPD_DPM_InitCore+0x124>
 801d7f4:	1dfb      	adds	r3, r7, #7
 801d7f6:	2202      	movs	r2, #2
 801d7f8:	701a      	strb	r2, [r3, #0]
 801d7fa:	e033      	b.n	801d864 <USBPD_DPM_InitCore+0x18c>
                                           &CAD_cbs,
                                           &DPM_Settings[_port_index],
                                           &DPM_Params[_port_index]));

    /* PE SET UP : Port 0 */
    CHECK_PE_FUNCTION_CALL(USBPD_PE_Init(_port_index, (USBPD_SettingsTypeDef *)&DPM_Settings[_port_index],
 801d7fc:	1dbb      	adds	r3, r7, #6
 801d7fe:	781a      	ldrb	r2, [r3, #0]
 801d800:	0013      	movs	r3, r2
 801d802:	005b      	lsls	r3, r3, #1
 801d804:	189b      	adds	r3, r3, r2
 801d806:	009b      	lsls	r3, r3, #2
 801d808:	4a1b      	ldr	r2, [pc, #108]	@ (801d878 <USBPD_DPM_InitCore+0x1a0>)
 801d80a:	1899      	adds	r1, r3, r2
 801d80c:	1dbb      	adds	r3, r7, #6
 801d80e:	781b      	ldrb	r3, [r3, #0]
 801d810:	009a      	lsls	r2, r3, #2
 801d812:	4b18      	ldr	r3, [pc, #96]	@ (801d874 <USBPD_DPM_InitCore+0x19c>)
 801d814:	18d2      	adds	r2, r2, r3
 801d816:	1dfc      	adds	r4, r7, #7
 801d818:	4d19      	ldr	r5, [pc, #100]	@ (801d880 <USBPD_DPM_InitCore+0x1a8>)
 801d81a:	1dbb      	adds	r3, r7, #6
 801d81c:	7818      	ldrb	r0, [r3, #0]
 801d81e:	002b      	movs	r3, r5
 801d820:	f7e2 fe84 	bl	800052c <USBPD_PE_Init>
 801d824:	0003      	movs	r3, r0
 801d826:	7023      	strb	r3, [r4, #0]
 801d828:	1dfb      	adds	r3, r7, #7
 801d82a:	781b      	ldrb	r3, [r3, #0]
 801d82c:	2b00      	cmp	r3, #0
 801d82e:	d119      	bne.n	801d864 <USBPD_DPM_InitCore+0x18c>
                                         &DPM_Params[_port_index], &dpmCallbacks));

    /* DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_TRUE;
 801d830:	1dbb      	adds	r3, r7, #6
 801d832:	781b      	ldrb	r3, [r3, #0]
 801d834:	4a0f      	ldr	r2, [pc, #60]	@ (801d874 <USBPD_DPM_InitCore+0x19c>)
 801d836:	009b      	lsls	r3, r3, #2
 801d838:	18d3      	adds	r3, r2, r3
 801d83a:	785a      	ldrb	r2, [r3, #1]
 801d83c:	2108      	movs	r1, #8
 801d83e:	430a      	orrs	r2, r1
 801d840:	705a      	strb	r2, [r3, #1]

    /* Enable CAD on Port 0 */
    USBPD_CAD_PortEnable(_port_index, USBPD_CAD_ENABLE);
 801d842:	1dbb      	adds	r3, r7, #6
 801d844:	781b      	ldrb	r3, [r3, #0]
 801d846:	2101      	movs	r1, #1
 801d848:	0018      	movs	r0, r3
 801d84a:	f7e2 fdbe 	bl	80003ca <USBPD_CAD_PortEnable>
  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 801d84e:	1dbb      	adds	r3, r7, #6
 801d850:	1dba      	adds	r2, r7, #6
 801d852:	7812      	ldrb	r2, [r2, #0]
 801d854:	3201      	adds	r2, #1
 801d856:	701a      	strb	r2, [r3, #0]
 801d858:	1dbb      	adds	r3, r7, #6
 801d85a:	781b      	ldrb	r3, [r3, #0]
 801d85c:	2b01      	cmp	r3, #1
 801d85e:	d800      	bhi.n	801d862 <USBPD_DPM_InitCore+0x18a>
 801d860:	e753      	b.n	801d70a <USBPD_DPM_InitCore+0x32>

#ifdef _LOW_POWER
  USBPD_LOWPOWER_Init();
#endif /* _LOW_POWER */

error :
 801d862:	46c0      	nop			@ (mov r8, r8)
  return _retr;
 801d864:	1dfb      	adds	r3, r7, #7
 801d866:	781b      	ldrb	r3, [r3, #0]
}
 801d868:	0018      	movs	r0, r3
 801d86a:	46bd      	mov	sp, r7
 801d86c:	b002      	add	sp, #8
 801d86e:	bdb0      	pop	{r4, r5, r7, pc}
 801d870:	30410000 	.word	0x30410000
 801d874:	20011e24 	.word	0x20011e24
 801d878:	200000b0 	.word	0x200000b0
 801d87c:	0801f8d8 	.word	0x0801f8d8
 801d880:	0801f8e0 	.word	0x0801f8e0

0801d884 <USBPD_PE_TaskWakeUp>:
  * @brief  WakeUp PE task
  * @param  PortNum port number
  * @retval None
  */
static void USBPD_PE_TaskWakeUp(uint8_t PortNum)
{
 801d884:	b580      	push	{r7, lr}
 801d886:	b084      	sub	sp, #16
 801d888:	af00      	add	r7, sp, #0
 801d88a:	0002      	movs	r2, r0
 801d88c:	1dfb      	adds	r3, r7, #7
 801d88e:	701a      	strb	r2, [r3, #0]
  OS_PUT_MESSAGE_QUEUE(PEQueueId[PortNum], 0xFFFFU, 0U);
 801d890:	4b09      	ldr	r3, [pc, #36]	@ (801d8b8 <USBPD_PE_TaskWakeUp+0x34>)
 801d892:	60fb      	str	r3, [r7, #12]
 801d894:	1dfb      	adds	r3, r7, #7
 801d896:	781a      	ldrb	r2, [r3, #0]
 801d898:	0013      	movs	r3, r2
 801d89a:	00db      	lsls	r3, r3, #3
 801d89c:	1a9b      	subs	r3, r3, r2
 801d89e:	00db      	lsls	r3, r3, #3
 801d8a0:	4a06      	ldr	r2, [pc, #24]	@ (801d8bc <USBPD_PE_TaskWakeUp+0x38>)
 801d8a2:	189b      	adds	r3, r3, r2
 801d8a4:	220c      	movs	r2, #12
 801d8a6:	18b9      	adds	r1, r7, r2
 801d8a8:	2200      	movs	r2, #0
 801d8aa:	0018      	movs	r0, r3
 801d8ac:	f7f6 fc18 	bl	80140e0 <_txe_queue_send>
}
 801d8b0:	46c0      	nop			@ (mov r8, r8)
 801d8b2:	46bd      	mov	sp, r7
 801d8b4:	b004      	add	sp, #16
 801d8b6:	bd80      	pop	{r7, pc}
 801d8b8:	0000ffff 	.word	0x0000ffff
 801d8bc:	20011db4 	.word	0x20011db4

0801d8c0 <USBPD_DPM_CADTaskWakeUp>:
/**
  * @brief  WakeUp CAD task
  * @retval None
  */
static void USBPD_DPM_CADTaskWakeUp(void)
{
 801d8c0:	b580      	push	{r7, lr}
 801d8c2:	b082      	sub	sp, #8
 801d8c4:	af00      	add	r7, sp, #0
  OS_PUT_MESSAGE_QUEUE(CADQueueId, 0xFFFF, 0);
 801d8c6:	4b06      	ldr	r3, [pc, #24]	@ (801d8e0 <USBPD_DPM_CADTaskWakeUp+0x20>)
 801d8c8:	607b      	str	r3, [r7, #4]
 801d8ca:	1d39      	adds	r1, r7, #4
 801d8cc:	4b05      	ldr	r3, [pc, #20]	@ (801d8e4 <USBPD_DPM_CADTaskWakeUp+0x24>)
 801d8ce:	2200      	movs	r2, #0
 801d8d0:	0018      	movs	r0, r3
 801d8d2:	f7f6 fc05 	bl	80140e0 <_txe_queue_send>
}
 801d8d6:	46c0      	nop			@ (mov r8, r8)
 801d8d8:	46bd      	mov	sp, r7
 801d8da:	b002      	add	sp, #8
 801d8dc:	bd80      	pop	{r7, pc}
 801d8de:	46c0      	nop			@ (mov r8, r8)
 801d8e0:	0000ffff 	.word	0x0000ffff
 801d8e4:	20011d7c 	.word	0x20011d7c

0801d8e8 <USBPD_DPM_CADCallback>:
  * @param  State     CAD state
  * @param  Cc        The Communication Channel for the USBPD communication
  * @retval None
  */
void USBPD_DPM_CADCallback(uint8_t PortNum, USBPD_CAD_EVENT State, CCxPin_TypeDef Cc)
{
 801d8e8:	b580      	push	{r7, lr}
 801d8ea:	b084      	sub	sp, #16
 801d8ec:	af00      	add	r7, sp, #0
 801d8ee:	603a      	str	r2, [r7, #0]
 801d8f0:	1dfb      	adds	r3, r7, #7
 801d8f2:	1c02      	adds	r2, r0, #0
 801d8f4:	701a      	strb	r2, [r3, #0]
 801d8f6:	1dbb      	adds	r3, r7, #6
 801d8f8:	1c0a      	adds	r2, r1, #0
 801d8fa:	701a      	strb	r2, [r3, #0]
 /* _TRACE */
  (void)(Cc);
  switch (State)
 801d8fc:	1dbb      	adds	r3, r7, #6
 801d8fe:	781b      	ldrb	r3, [r3, #0]
 801d900:	2b04      	cmp	r3, #4
 801d902:	d009      	beq.n	801d918 <USBPD_DPM_CADCallback+0x30>
 801d904:	dd00      	ble.n	801d908 <USBPD_DPM_CADCallback+0x20>
 801d906:	e06f      	b.n	801d9e8 <USBPD_DPM_CADCallback+0x100>
 801d908:	2b03      	cmp	r3, #3
 801d90a:	d01d      	beq.n	801d948 <USBPD_DPM_CADCallback+0x60>
 801d90c:	dc6c      	bgt.n	801d9e8 <USBPD_DPM_CADCallback+0x100>
 801d90e:	2b01      	cmp	r3, #1
 801d910:	d01a      	beq.n	801d948 <USBPD_DPM_CADCallback+0x60>
 801d912:	2b02      	cmp	r3, #2
 801d914:	d00c      	beq.n	801d930 <USBPD_DPM_CADCallback+0x48>
      USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_STOP);
      break;
    }
    default :
      /* nothing to do */
      break;
 801d916:	e067      	b.n	801d9e8 <USBPD_DPM_CADCallback+0x100>
      USBPD_DPM_UserCableDetection(PortNum, USBPD_CAD_EVENT_ATTEMC);
 801d918:	1dfb      	adds	r3, r7, #7
 801d91a:	781b      	ldrb	r3, [r3, #0]
 801d91c:	2104      	movs	r1, #4
 801d91e:	0018      	movs	r0, r3
 801d920:	f000 f932 	bl	801db88 <USBPD_DPM_UserCableDetection>
      DPM_StartPETask(PortNum);
 801d924:	1dfb      	adds	r3, r7, #7
 801d926:	781b      	ldrb	r3, [r3, #0]
 801d928:	0018      	movs	r0, r3
 801d92a:	f000 f867 	bl	801d9fc <DPM_StartPETask>
      break;
 801d92e:	e05c      	b.n	801d9ea <USBPD_DPM_CADCallback+0x102>
      USBPD_DPM_UserCableDetection(PortNum, USBPD_CAD_EVENT_ATTACHED);
 801d930:	1dfb      	adds	r3, r7, #7
 801d932:	781b      	ldrb	r3, [r3, #0]
 801d934:	2102      	movs	r1, #2
 801d936:	0018      	movs	r0, r3
 801d938:	f000 f926 	bl	801db88 <USBPD_DPM_UserCableDetection>
      DPM_StartPETask(PortNum);
 801d93c:	1dfb      	adds	r3, r7, #7
 801d93e:	781b      	ldrb	r3, [r3, #0]
 801d940:	0018      	movs	r0, r3
 801d942:	f000 f85b 	bl	801d9fc <DPM_StartPETask>
      break;
 801d946:	e050      	b.n	801d9ea <USBPD_DPM_CADCallback+0x102>
      uint8_t _timeout = 0;
 801d948:	230f      	movs	r3, #15
 801d94a:	18fb      	adds	r3, r7, r3
 801d94c:	2200      	movs	r2, #0
 801d94e:	701a      	strb	r2, [r3, #0]
      USBPD_PE_TaskWakeUp(PortNum);
 801d950:	1dfb      	adds	r3, r7, #7
 801d952:	781b      	ldrb	r3, [r3, #0]
 801d954:	0018      	movs	r0, r3
 801d956:	f7ff ff95 	bl	801d884 <USBPD_PE_TaskWakeUp>
      while (!OS_TASK_IS_SUPENDED(DPM_PEThreadId_Table[PortNum]))
 801d95a:	e016      	b.n	801d98a <USBPD_DPM_CADCallback+0xa2>
        (void)OS_DELAY(1);
 801d95c:	2001      	movs	r0, #1
 801d95e:	f7f4 ffd5 	bl	801290c <_tx_thread_sleep>
        _timeout++;
 801d962:	210f      	movs	r1, #15
 801d964:	187b      	adds	r3, r7, r1
 801d966:	781a      	ldrb	r2, [r3, #0]
 801d968:	187b      	adds	r3, r7, r1
 801d96a:	3201      	adds	r2, #1
 801d96c:	701a      	strb	r2, [r3, #0]
        if (_timeout > 30u)
 801d96e:	187b      	adds	r3, r7, r1
 801d970:	781b      	ldrb	r3, [r3, #0]
 801d972:	2b1e      	cmp	r3, #30
 801d974:	d909      	bls.n	801d98a <USBPD_DPM_CADCallback+0xa2>
          (void)OS_TASK_SUSPEND(&DPM_PEThreadId_Table[PortNum]);
 801d976:	1dfb      	adds	r3, r7, #7
 801d978:	781b      	ldrb	r3, [r3, #0]
 801d97a:	22b0      	movs	r2, #176	@ 0xb0
 801d97c:	435a      	muls	r2, r3
 801d97e:	4b1d      	ldr	r3, [pc, #116]	@ (801d9f4 <USBPD_DPM_CADCallback+0x10c>)
 801d980:	18d3      	adds	r3, r2, r3
 801d982:	0018      	movs	r0, r3
 801d984:	f7f6 feba 	bl	80146fc <_txe_thread_suspend>
          break;
 801d988:	e009      	b.n	801d99e <USBPD_DPM_CADCallback+0xb6>
      while (!OS_TASK_IS_SUPENDED(DPM_PEThreadId_Table[PortNum]))
 801d98a:	1dfb      	adds	r3, r7, #7
 801d98c:	781b      	ldrb	r3, [r3, #0]
 801d98e:	4a19      	ldr	r2, [pc, #100]	@ (801d9f4 <USBPD_DPM_CADCallback+0x10c>)
 801d990:	21b0      	movs	r1, #176	@ 0xb0
 801d992:	434b      	muls	r3, r1
 801d994:	18d3      	adds	r3, r2, r3
 801d996:	3330      	adds	r3, #48	@ 0x30
 801d998:	681b      	ldr	r3, [r3, #0]
 801d99a:	2b03      	cmp	r3, #3
 801d99c:	d1de      	bne.n	801d95c <USBPD_DPM_CADCallback+0x74>
      USBPD_PE_StateMachine_Stop(PortNum);
 801d99e:	1dfb      	adds	r3, r7, #7
 801d9a0:	781b      	ldrb	r3, [r3, #0]
 801d9a2:	0018      	movs	r0, r3
 801d9a4:	f7e2 fe8d 	bl	80006c2 <USBPD_PE_StateMachine_Stop>
      DPM_Params[PortNum].PE_SwapOngoing = USBPD_FALSE;
 801d9a8:	1dfb      	adds	r3, r7, #7
 801d9aa:	781a      	ldrb	r2, [r3, #0]
 801d9ac:	4b12      	ldr	r3, [pc, #72]	@ (801d9f8 <USBPD_DPM_CADCallback+0x110>)
 801d9ae:	0092      	lsls	r2, r2, #2
 801d9b0:	5cd1      	ldrb	r1, [r2, r3]
 801d9b2:	2010      	movs	r0, #16
 801d9b4:	4381      	bics	r1, r0
 801d9b6:	54d1      	strb	r1, [r2, r3]
      DPM_Params[PortNum].PE_Power   = USBPD_POWER_NO;
 801d9b8:	1dfb      	adds	r3, r7, #7
 801d9ba:	781b      	ldrb	r3, [r3, #0]
 801d9bc:	4a0e      	ldr	r2, [pc, #56]	@ (801d9f8 <USBPD_DPM_CADCallback+0x110>)
 801d9be:	009b      	lsls	r3, r3, #2
 801d9c0:	18d3      	adds	r3, r2, r3
 801d9c2:	785a      	ldrb	r2, [r3, #1]
 801d9c4:	2107      	movs	r1, #7
 801d9c6:	438a      	bics	r2, r1
 801d9c8:	705a      	strb	r2, [r3, #1]
      USBPD_DPM_UserCableDetection(PortNum, State);
 801d9ca:	1dbb      	adds	r3, r7, #6
 801d9cc:	781a      	ldrb	r2, [r3, #0]
 801d9ce:	1dfb      	adds	r3, r7, #7
 801d9d0:	781b      	ldrb	r3, [r3, #0]
 801d9d2:	0011      	movs	r1, r2
 801d9d4:	0018      	movs	r0, r3
 801d9d6:	f000 f8d7 	bl	801db88 <USBPD_DPM_UserCableDetection>
      USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_STOP);
 801d9da:	1dfb      	adds	r3, r7, #7
 801d9dc:	781b      	ldrb	r3, [r3, #0]
 801d9de:	2169      	movs	r1, #105	@ 0x69
 801d9e0:	0018      	movs	r0, r3
 801d9e2:	f000 f8de 	bl	801dba2 <USBPD_DPM_Notification>
      break;
 801d9e6:	e000      	b.n	801d9ea <USBPD_DPM_CADCallback+0x102>
      break;
 801d9e8:	46c0      	nop			@ (mov r8, r8)
  }
}
 801d9ea:	46c0      	nop			@ (mov r8, r8)
 801d9ec:	46bd      	mov	sp, r7
 801d9ee:	b004      	add	sp, #16
 801d9f0:	bd80      	pop	{r7, pc}
 801d9f2:	46c0      	nop			@ (mov r8, r8)
 801d9f4:	20011c1c 	.word	0x20011c1c
 801d9f8:	20011e24 	.word	0x20011e24

0801d9fc <DPM_StartPETask>:

static void DPM_StartPETask(uint8_t PortNum)
{
 801d9fc:	b580      	push	{r7, lr}
 801d9fe:	b082      	sub	sp, #8
 801da00:	af00      	add	r7, sp, #0
 801da02:	0002      	movs	r2, r0
 801da04:	1dfb      	adds	r3, r7, #7
 801da06:	701a      	strb	r2, [r3, #0]
  USBPD_PE_StateMachine_Reset(PortNum);
 801da08:	1dfb      	adds	r3, r7, #7
 801da0a:	781b      	ldrb	r3, [r3, #0]
 801da0c:	0018      	movs	r0, r3
 801da0e:	f7e2 fe52 	bl	80006b6 <USBPD_PE_StateMachine_Reset>
  /* Resume the PE task */
  switch (PortNum)
 801da12:	1dfb      	adds	r3, r7, #7
 801da14:	781b      	ldrb	r3, [r3, #0]
 801da16:	2b01      	cmp	r3, #1
 801da18:	d809      	bhi.n	801da2e <DPM_StartPETask+0x32>
  {
    case USBPD_PORT_0:
    case USBPD_PORT_1:
    {
      OS_TASK_RESUME(DPM_PEThreadId_Table[PortNum]);
 801da1a:	1dfb      	adds	r3, r7, #7
 801da1c:	781b      	ldrb	r3, [r3, #0]
 801da1e:	22b0      	movs	r2, #176	@ 0xb0
 801da20:	435a      	muls	r2, r3
 801da22:	4b09      	ldr	r3, [pc, #36]	@ (801da48 <DPM_StartPETask+0x4c>)
 801da24:	18d3      	adds	r3, r2, r3
 801da26:	0018      	movs	r0, r3
 801da28:	f7f6 fe48 	bl	80146bc <_txe_thread_resume>
      break;
 801da2c:	e002      	b.n	801da34 <DPM_StartPETask+0x38>
    }
    default :
    {
      USBPD_DPM_ErrorHandler();
 801da2e:	f000 f80d 	bl	801da4c <USBPD_DPM_ErrorHandler>
      break;
 801da32:	46c0      	nop			@ (mov r8, r8)
    }
  }
 /* _RTOS || THREADX */
  USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_START);
 801da34:	1dfb      	adds	r3, r7, #7
 801da36:	781b      	ldrb	r3, [r3, #0]
 801da38:	2168      	movs	r1, #104	@ 0x68
 801da3a:	0018      	movs	r0, r3
 801da3c:	f000 f8b1 	bl	801dba2 <USBPD_DPM_Notification>
}
 801da40:	46c0      	nop			@ (mov r8, r8)
 801da42:	46bd      	mov	sp, r7
 801da44:	b002      	add	sp, #8
 801da46:	bd80      	pop	{r7, pc}
 801da48:	20011c1c 	.word	0x20011c1c

0801da4c <USBPD_DPM_ErrorHandler>:
 /* USBPDCORE_LIB_NO_PD */

__WEAK void USBPD_DPM_ErrorHandler(void)
{
 801da4c:	b580      	push	{r7, lr}
 801da4e:	af00      	add	r7, sp, #0
  /* This function is called to block application execution
     in case of an unexpected behavior
     another solution could be to reset application */
  while (1u == 1u) {};
 801da50:	46c0      	nop			@ (mov r8, r8)
 801da52:	e7fd      	b.n	801da50 <USBPD_DPM_ErrorHandler+0x4>

0801da54 <USBPD_PWR_IF_SetProfile>:
  * @brief  Sets the required power profile, now it works only with Fixed ones
  * @param  PortNum Port number
  * @retval USBPD status
*/
USBPD_StatusTypeDef USBPD_PWR_IF_SetProfile(uint8_t PortNum)
{
 801da54:	b580      	push	{r7, lr}
 801da56:	b084      	sub	sp, #16
 801da58:	af00      	add	r7, sp, #0
 801da5a:	0002      	movs	r2, r0
 801da5c:	1dfb      	adds	r3, r7, #7
 801da5e:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_PWR_IF_SetProfile */
  USBPD_StatusTypeDef      _status = USBPD_ERROR;
 801da60:	210f      	movs	r1, #15
 801da62:	187b      	adds	r3, r7, r1
 801da64:	2202      	movs	r2, #2
 801da66:	701a      	strb	r2, [r3, #0]
/*   if (BSP_ERROR_NONE == BSP_USBPD_PWR_VBUSSetVoltage_Fixed(PortNum, 5000, 3000, 3000))
  {
     _status = USBPD_OK;
  }
 */
   return _status;
 801da68:	187b      	adds	r3, r7, r1
 801da6a:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_PWR_IF_SetProfile */
}
 801da6c:	0018      	movs	r0, r3
 801da6e:	46bd      	mov	sp, r7
 801da70:	b004      	add	sp, #16
 801da72:	bd80      	pop	{r7, pc}

0801da74 <USBPD_PWR_IF_SupplyReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_PWR_IF_SupplyReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 801da74:	b580      	push	{r7, lr}
 801da76:	b084      	sub	sp, #16
 801da78:	af00      	add	r7, sp, #0
 801da7a:	0002      	movs	r2, r0
 801da7c:	1dfb      	adds	r3, r7, #7
 801da7e:	701a      	strb	r2, [r3, #0]
 801da80:	1dbb      	adds	r3, r7, #6
 801da82:	1c0a      	adds	r2, r1, #0
 801da84:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_PWR_IF_SupplyReady */
  USBPD_StatusTypeDef status = USBPD_ERROR;
 801da86:	230f      	movs	r3, #15
 801da88:	18fb      	adds	r3, r7, r3
 801da8a:	2202      	movs	r2, #2
 801da8c:	701a      	strb	r2, [r3, #0]
  uint32_t _voltage;

  /* check for valid port */
  if (!USBPD_PORT_IsValid(PortNum))
 801da8e:	1dfb      	adds	r3, r7, #7
 801da90:	781b      	ldrb	r3, [r3, #0]
 801da92:	2b01      	cmp	r3, #1
 801da94:	d901      	bls.n	801da9a <USBPD_PWR_IF_SupplyReady+0x26>
  {
    return USBPD_ERROR;
 801da96:	2302      	movs	r3, #2
 801da98:	e024      	b.n	801dae4 <USBPD_PWR_IF_SupplyReady+0x70>
  }

  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 801da9a:	1dfb      	adds	r3, r7, #7
 801da9c:	781b      	ldrb	r3, [r3, #0]
 801da9e:	2208      	movs	r2, #8
 801daa0:	18ba      	adds	r2, r7, r2
 801daa2:	0011      	movs	r1, r2
 801daa4:	0018      	movs	r0, r3
 801daa6:	f000 f9de 	bl	801de66 <BSP_USBPD_PWR_VBUSGetVoltage>
  if (USBPD_VSAFE_0V == Vsafe)
 801daaa:	1dbb      	adds	r3, r7, #6
 801daac:	781b      	ldrb	r3, [r3, #0]
 801daae:	2b00      	cmp	r3, #0
 801dab0:	d10a      	bne.n	801dac8 <USBPD_PWR_IF_SupplyReady+0x54>
  {
    /* Vsafe0V */
    status = ((_voltage < USBPD_PWR_LOW_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 801dab2:	68bb      	ldr	r3, [r7, #8]
 801dab4:	4a0d      	ldr	r2, [pc, #52]	@ (801daec <USBPD_PWR_IF_SupplyReady+0x78>)
 801dab6:	4293      	cmp	r3, r2
 801dab8:	d801      	bhi.n	801dabe <USBPD_PWR_IF_SupplyReady+0x4a>
 801daba:	2200      	movs	r2, #0
 801dabc:	e000      	b.n	801dac0 <USBPD_PWR_IF_SupplyReady+0x4c>
 801dabe:	2202      	movs	r2, #2
 801dac0:	230f      	movs	r3, #15
 801dac2:	18fb      	adds	r3, r7, r3
 801dac4:	701a      	strb	r2, [r3, #0]
 801dac6:	e00a      	b.n	801dade <USBPD_PWR_IF_SupplyReady+0x6a>
  }
  else
  {
    /* Vsafe5V */
    status = ((_voltage > USBPD_PWR_HIGH_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 801dac8:	68ba      	ldr	r2, [r7, #8]
 801daca:	23af      	movs	r3, #175	@ 0xaf
 801dacc:	011b      	lsls	r3, r3, #4
 801dace:	429a      	cmp	r2, r3
 801dad0:	d901      	bls.n	801dad6 <USBPD_PWR_IF_SupplyReady+0x62>
 801dad2:	2200      	movs	r2, #0
 801dad4:	e000      	b.n	801dad8 <USBPD_PWR_IF_SupplyReady+0x64>
 801dad6:	2202      	movs	r2, #2
 801dad8:	230f      	movs	r3, #15
 801dada:	18fb      	adds	r3, r7, r3
 801dadc:	701a      	strb	r2, [r3, #0]
  }

  return status;
 801dade:	230f      	movs	r3, #15
 801dae0:	18fb      	adds	r3, r7, r3
 801dae2:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_PWR_IF_SupplyReady */
}
 801dae4:	0018      	movs	r0, r3
 801dae6:	46bd      	mov	sp, r7
 801dae8:	b004      	add	sp, #16
 801daea:	bd80      	pop	{r7, pc}
 801daec:	000002ed 	.word	0x000002ed

0801daf0 <USBPD_PWR_IF_GetVBUSStatus>:
  * @param PortNum Port number
  * @param PowerTypeStatus  Power type status based on @ref USBPD_VBUSPOWER_STATUS
  * @retval UBBPD_TRUE or USBPD_FALSE
  */
uint8_t USBPD_PWR_IF_GetVBUSStatus(uint8_t PortNum, USBPD_VBUSPOWER_STATUS PowerTypeStatus)
{
 801daf0:	b580      	push	{r7, lr}
 801daf2:	b084      	sub	sp, #16
 801daf4:	af00      	add	r7, sp, #0
 801daf6:	0002      	movs	r2, r0
 801daf8:	1dfb      	adds	r3, r7, #7
 801dafa:	701a      	strb	r2, [r3, #0]
 801dafc:	1dbb      	adds	r3, r7, #6
 801dafe:	1c0a      	adds	r2, r1, #0
 801db00:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_PWR_IF_GetVBUSStatus */
  uint8_t _status = USBPD_FALSE;
 801db02:	230f      	movs	r3, #15
 801db04:	18fb      	adds	r3, r7, r3
 801db06:	2200      	movs	r2, #0
 801db08:	701a      	strb	r2, [r3, #0]
  uint32_t _vbus = HW_IF_PWR_GetVoltage(PortNum);
 801db0a:	1dfb      	adds	r3, r7, #7
 801db0c:	781b      	ldrb	r3, [r3, #0]
 801db0e:	0018      	movs	r0, r3
 801db10:	f7f9 feee 	bl	80178f0 <HW_IF_PWR_GetVoltage>
 801db14:	0003      	movs	r3, r0
 801db16:	60bb      	str	r3, [r7, #8]

  switch(PowerTypeStatus)
 801db18:	1dbb      	adds	r3, r7, #6
 801db1a:	781b      	ldrb	r3, [r3, #0]
 801db1c:	2b02      	cmp	r3, #2
 801db1e:	d018      	beq.n	801db52 <USBPD_PWR_IF_GetVBUSStatus+0x62>
 801db20:	dc21      	bgt.n	801db66 <USBPD_PWR_IF_GetVBUSStatus+0x76>
 801db22:	2b00      	cmp	r3, #0
 801db24:	d002      	beq.n	801db2c <USBPD_PWR_IF_GetVBUSStatus+0x3c>
 801db26:	2b01      	cmp	r3, #1
 801db28:	d009      	beq.n	801db3e <USBPD_PWR_IF_GetVBUSStatus+0x4e>
    break;
  case USBPD_PWR_SNKDETACH:
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
    break;
  default :
    break;
 801db2a:	e01c      	b.n	801db66 <USBPD_PWR_IF_GetVBUSStatus+0x76>
    if (_vbus < USBPD_PWR_LOW_VBUS_THRESHOLD) _status = USBPD_TRUE;
 801db2c:	68bb      	ldr	r3, [r7, #8]
 801db2e:	4a15      	ldr	r2, [pc, #84]	@ (801db84 <USBPD_PWR_IF_GetVBUSStatus+0x94>)
 801db30:	4293      	cmp	r3, r2
 801db32:	d81a      	bhi.n	801db6a <USBPD_PWR_IF_GetVBUSStatus+0x7a>
 801db34:	230f      	movs	r3, #15
 801db36:	18fb      	adds	r3, r7, r3
 801db38:	2201      	movs	r2, #1
 801db3a:	701a      	strb	r2, [r3, #0]
    break;
 801db3c:	e015      	b.n	801db6a <USBPD_PWR_IF_GetVBUSStatus+0x7a>
    if (_vbus >= USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 801db3e:	68ba      	ldr	r2, [r7, #8]
 801db40:	23af      	movs	r3, #175	@ 0xaf
 801db42:	011b      	lsls	r3, r3, #4
 801db44:	429a      	cmp	r2, r3
 801db46:	d312      	bcc.n	801db6e <USBPD_PWR_IF_GetVBUSStatus+0x7e>
 801db48:	230f      	movs	r3, #15
 801db4a:	18fb      	adds	r3, r7, r3
 801db4c:	2201      	movs	r2, #1
 801db4e:	701a      	strb	r2, [r3, #0]
    break;
 801db50:	e00d      	b.n	801db6e <USBPD_PWR_IF_GetVBUSStatus+0x7e>
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 801db52:	68ba      	ldr	r2, [r7, #8]
 801db54:	23af      	movs	r3, #175	@ 0xaf
 801db56:	011b      	lsls	r3, r3, #4
 801db58:	429a      	cmp	r2, r3
 801db5a:	d20a      	bcs.n	801db72 <USBPD_PWR_IF_GetVBUSStatus+0x82>
 801db5c:	230f      	movs	r3, #15
 801db5e:	18fb      	adds	r3, r7, r3
 801db60:	2201      	movs	r2, #1
 801db62:	701a      	strb	r2, [r3, #0]
    break;
 801db64:	e005      	b.n	801db72 <USBPD_PWR_IF_GetVBUSStatus+0x82>
    break;
 801db66:	46c0      	nop			@ (mov r8, r8)
 801db68:	e004      	b.n	801db74 <USBPD_PWR_IF_GetVBUSStatus+0x84>
    break;
 801db6a:	46c0      	nop			@ (mov r8, r8)
 801db6c:	e002      	b.n	801db74 <USBPD_PWR_IF_GetVBUSStatus+0x84>
    break;
 801db6e:	46c0      	nop			@ (mov r8, r8)
 801db70:	e000      	b.n	801db74 <USBPD_PWR_IF_GetVBUSStatus+0x84>
    break;
 801db72:	46c0      	nop			@ (mov r8, r8)
  }
  return _status;
 801db74:	230f      	movs	r3, #15
 801db76:	18fb      	adds	r3, r7, r3
 801db78:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_PWR_IF_GetVBUSStatus */
}
 801db7a:	0018      	movs	r0, r3
 801db7c:	46bd      	mov	sp, r7
 801db7e:	b004      	add	sp, #16
 801db80:	bd80      	pop	{r7, pc}
 801db82:	46c0      	nop			@ (mov r8, r8)
 801db84:	000002ed 	.word	0x000002ed

0801db88 <USBPD_DPM_UserCableDetection>:
  * @param  PortNum The handle of the port
  * @param  State CAD state
  * @retval None
  */
void USBPD_DPM_UserCableDetection(uint8_t PortNum, USBPD_CAD_EVENT State)
{
 801db88:	b580      	push	{r7, lr}
 801db8a:	b082      	sub	sp, #8
 801db8c:	af00      	add	r7, sp, #0
 801db8e:	0002      	movs	r2, r0
 801db90:	1dfb      	adds	r3, r7, #7
 801db92:	701a      	strb	r2, [r3, #0]
 801db94:	1dbb      	adds	r3, r7, #6
 801db96:	1c0a      	adds	r2, r1, #0
 801db98:	701a      	strb	r2, [r3, #0]
      // }
      // break;
    // }
  // }
/* USER CODE END USBPD_DPM_UserCableDetection */
}
 801db9a:	46c0      	nop			@ (mov r8, r8)
 801db9c:	46bd      	mov	sp, r7
 801db9e:	b002      	add	sp, #8
 801dba0:	bd80      	pop	{r7, pc}

0801dba2 <USBPD_DPM_Notification>:
  * @param  PortNum The current port number
  * @param  EventVal @ref USBPD_NotifyEventValue_TypeDef
  * @retval None
  */
void USBPD_DPM_Notification(uint8_t PortNum, USBPD_NotifyEventValue_TypeDef EventVal)
{
 801dba2:	b580      	push	{r7, lr}
 801dba4:	b082      	sub	sp, #8
 801dba6:	af00      	add	r7, sp, #0
 801dba8:	0002      	movs	r2, r0
 801dbaa:	1dfb      	adds	r3, r7, #7
 801dbac:	701a      	strb	r2, [r3, #0]
 801dbae:	1dbb      	adds	r3, r7, #6
 801dbb0:	1c0a      	adds	r2, r1, #0
 801dbb2:	701a      	strb	r2, [r3, #0]
//      break;
//    case USBPD_NOTIFY_DATAROLESWAP_UFP :
//      break;
    default:
      DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: USBPD_DPM_Notification:%d", EventVal);
      break;
 801dbb4:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_Notification */
}
 801dbb6:	46c0      	nop			@ (mov r8, r8)
 801dbb8:	46bd      	mov	sp, r7
 801dbba:	b002      	add	sp, #8
 801dbbc:	bd80      	pop	{r7, pc}

0801dbbe <USBPD_DPM_HardReset>:
  * @param  CurrentRole the current role
  * @param  Status status on hard reset event
  * @retval None
  */
void USBPD_DPM_HardReset(uint8_t PortNum, USBPD_PortPowerRole_TypeDef CurrentRole, USBPD_HR_Status_TypeDef Status)
{
 801dbbe:	b580      	push	{r7, lr}
 801dbc0:	b082      	sub	sp, #8
 801dbc2:	af00      	add	r7, sp, #0
 801dbc4:	6039      	str	r1, [r7, #0]
 801dbc6:	0011      	movs	r1, r2
 801dbc8:	1dfb      	adds	r3, r7, #7
 801dbca:	1c02      	adds	r2, r0, #0
 801dbcc:	701a      	strb	r2, [r3, #0]
 801dbce:	1dbb      	adds	r3, r7, #6
 801dbd0:	1c0a      	adds	r2, r1, #0
 801dbd2:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_HardReset */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_HardReset");
/* USER CODE END USBPD_DPM_HardReset */
}
 801dbd4:	46c0      	nop			@ (mov r8, r8)
 801dbd6:	46bd      	mov	sp, r7
 801dbd8:	b002      	add	sp, #8
 801dbda:	bd80      	pop	{r7, pc}

0801dbdc <USBPD_DPM_SetupNewPower>:
  * @brief  Request the DPM to setup the new power level.
  * @param  PortNum The current port number
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_SetupNewPower(uint8_t PortNum)
{
 801dbdc:	b580      	push	{r7, lr}
 801dbde:	b082      	sub	sp, #8
 801dbe0:	af00      	add	r7, sp, #0
 801dbe2:	0002      	movs	r2, r0
 801dbe4:	1dfb      	adds	r3, r7, #7
 801dbe6:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_SetupNewPower */
  return USBPD_PWR_IF_SetProfile(PortNum);
 801dbe8:	1dfb      	adds	r3, r7, #7
 801dbea:	781b      	ldrb	r3, [r3, #0]
 801dbec:	0018      	movs	r0, r3
 801dbee:	f7ff ff31 	bl	801da54 <USBPD_PWR_IF_SetProfile>
 801dbf2:	0003      	movs	r3, r0
/* USER CODE END USBPD_DPM_SetupNewPower */
}
 801dbf4:	0018      	movs	r0, r3
 801dbf6:	46bd      	mov	sp, r7
 801dbf8:	b002      	add	sp, #8
 801dbfa:	bd80      	pop	{r7, pc}

0801dbfc <USBPD_DPM_EvaluatePowerRoleSwap>:
  * @brief  Evaluate the swap request from PE.
  * @param  PortNum The current port number
  * @retval USBPD_ACCEPT, USBPD_WAIT, USBPD_REJECT
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluatePowerRoleSwap(uint8_t PortNum)
{
 801dbfc:	b580      	push	{r7, lr}
 801dbfe:	b082      	sub	sp, #8
 801dc00:	af00      	add	r7, sp, #0
 801dc02:	0002      	movs	r2, r0
 801dc04:	1dfb      	adds	r3, r7, #7
 801dc06:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_EvaluatePowerRoleSwap */
  return USBPD_ACCEPT;
 801dc08:	230a      	movs	r3, #10
/* USER CODE END USBPD_DPM_EvaluatePowerRoleSwap */
}
 801dc0a:	0018      	movs	r0, r3
 801dc0c:	46bd      	mov	sp, r7
 801dc0e:	b002      	add	sp, #8
 801dc10:	bd80      	pop	{r7, pc}

0801dc12 <USBPD_DPM_GetDataInfo>:
  * @param  Ptr     Pointer on address where DPM data should be written (u8 pointer)
  * @param  Size    Pointer on nb of u8 written by DPM
  * @retval None
  */
void USBPD_DPM_GetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t *Size)
{
 801dc12:	b580      	push	{r7, lr}
 801dc14:	b084      	sub	sp, #16
 801dc16:	af00      	add	r7, sp, #0
 801dc18:	60ba      	str	r2, [r7, #8]
 801dc1a:	607b      	str	r3, [r7, #4]
 801dc1c:	230f      	movs	r3, #15
 801dc1e:	18fb      	adds	r3, r7, r3
 801dc20:	1c02      	adds	r2, r0, #0
 801dc22:	701a      	strb	r2, [r3, #0]
 801dc24:	230e      	movs	r3, #14
 801dc26:	18fb      	adds	r3, r7, r3
 801dc28:	1c0a      	adds	r2, r1, #0
 801dc2a:	701a      	strb	r2, [r3, #0]
    // break;
//  case USBPD_CORE_BATTERY_CAPABILITY:         /*!< Retrieve of Battery capability message content      */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_GetDataInfo:%d", DataId);
    break;
 801dc2c:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_GetDataInfo */
}
 801dc2e:	46c0      	nop			@ (mov r8, r8)
 801dc30:	46bd      	mov	sp, r7
 801dc32:	b004      	add	sp, #16
 801dc34:	bd80      	pop	{r7, pc}

0801dc36 <USBPD_DPM_SetDataInfo>:
  * @param  Ptr     Pointer on the data
  * @param  Size    Nb of bytes to be updated in DPM
  * @retval None
  */
void USBPD_DPM_SetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t Size)
{
 801dc36:	b580      	push	{r7, lr}
 801dc38:	b084      	sub	sp, #16
 801dc3a:	af00      	add	r7, sp, #0
 801dc3c:	60ba      	str	r2, [r7, #8]
 801dc3e:	607b      	str	r3, [r7, #4]
 801dc40:	230f      	movs	r3, #15
 801dc42:	18fb      	adds	r3, r7, r3
 801dc44:	1c02      	adds	r2, r0, #0
 801dc46:	701a      	strb	r2, [r3, #0]
 801dc48:	230e      	movs	r3, #14
 801dc4a:	18fb      	adds	r3, r7, r3
 801dc4c:	1c0a      	adds	r2, r1, #0
 801dc4e:	701a      	strb	r2, [r3, #0]
    // break;
//  case USBPD_CORE_SNK_EXTENDED_CAPA:          /*!< Storing of Sink Extended capability message content       */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_SetDataInfo:%d", DataId);
    break;
 801dc50:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_SetDataInfo */

}
 801dc52:	46c0      	nop			@ (mov r8, r8)
 801dc54:	46bd      	mov	sp, r7
 801dc56:	b004      	add	sp, #16
 801dc58:	bd80      	pop	{r7, pc}

0801dc5a <USBPD_DPM_EvaluateRequest>:
  * @param  PortNum Port number
  * @param  PtrPowerObject  Pointer on the power data object
  * @retval USBPD status : USBPD_ACCEPT, USBPD_REJECT, USBPD_WAIT, USBPD_GOTOMIN
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluateRequest(uint8_t PortNum, USBPD_CORE_PDO_Type_TypeDef *PtrPowerObject)
{
 801dc5a:	b580      	push	{r7, lr}
 801dc5c:	b082      	sub	sp, #8
 801dc5e:	af00      	add	r7, sp, #0
 801dc60:	0002      	movs	r2, r0
 801dc62:	6039      	str	r1, [r7, #0]
 801dc64:	1dfb      	adds	r3, r7, #7
 801dc66:	701a      	strb	r2, [r3, #0]
    Set power data object to initialize value.
    This parameter is used by the stack to start or not tPPSTimeout
    (in case of USBPD_CORE_PDO_TYPE_APDO, stack will wait for periodic request
    from the port partner in PPS mode).
  */
  *PtrPowerObject = USBPD_CORE_PDO_TYPE_FIXED;
 801dc68:	683b      	ldr	r3, [r7, #0]
 801dc6a:	2200      	movs	r2, #0
 801dc6c:	601a      	str	r2, [r3, #0]

  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_EvaluateRequest");
  return USBPD_REJECT;
 801dc6e:	230c      	movs	r3, #12
/* USER CODE END USBPD_DPM_EvaluateRequest */
}
 801dc70:	0018      	movs	r0, r3
 801dc72:	46bd      	mov	sp, r7
 801dc74:	b002      	add	sp, #8
 801dc76:	bd80      	pop	{r7, pc}

0801dc78 <USBPD_DPM_SNK_EvaluateCapabilities>:
  * @param  PtrRequestData  Pointer on selected request data object
  * @param  PtrPowerObjectType  Pointer on the power data object
  * @retval None
  */
void USBPD_DPM_SNK_EvaluateCapabilities(uint8_t PortNum, uint32_t *PtrRequestData, USBPD_CORE_PDO_Type_TypeDef *PtrPowerObjectType)
{
 801dc78:	b580      	push	{r7, lr}
 801dc7a:	b084      	sub	sp, #16
 801dc7c:	af00      	add	r7, sp, #0
 801dc7e:	60b9      	str	r1, [r7, #8]
 801dc80:	607a      	str	r2, [r7, #4]
 801dc82:	230f      	movs	r3, #15
 801dc84:	18fb      	adds	r3, r7, r3
 801dc86:	1c02      	adds	r2, r0, #0
 801dc88:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_SNK_EvaluateCapabilities */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_SNK_EvaluateCapabilities");
/* USER CODE END USBPD_DPM_SNK_EvaluateCapabilities */
}
 801dc8a:	46c0      	nop			@ (mov r8, r8)
 801dc8c:	46bd      	mov	sp, r7
 801dc8e:	b004      	add	sp, #16
 801dc90:	bd80      	pop	{r7, pc}

0801dc92 <USBPD_DPM_PowerRoleSwap>:
  * @param  CurrentRole the current role
  * @param  Status status on power role swap event
  * @retval None
  */
void USBPD_DPM_PowerRoleSwap(uint8_t PortNum, USBPD_PortPowerRole_TypeDef CurrentRole, USBPD_PRS_Status_TypeDef Status)
{
 801dc92:	b580      	push	{r7, lr}
 801dc94:	b082      	sub	sp, #8
 801dc96:	af00      	add	r7, sp, #0
 801dc98:	6039      	str	r1, [r7, #0]
 801dc9a:	0011      	movs	r1, r2
 801dc9c:	1dfb      	adds	r3, r7, #7
 801dc9e:	1c02      	adds	r2, r0, #0
 801dca0:	701a      	strb	r2, [r3, #0]
 801dca2:	1dbb      	adds	r3, r7, #6
 801dca4:	1c0a      	adds	r2, r1, #0
 801dca6:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_PowerRoleSwap */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_PowerRoleSwap");
/* USER CODE END USBPD_DPM_PowerRoleSwap */
}
 801dca8:	46c0      	nop			@ (mov r8, r8)
 801dcaa:	46bd      	mov	sp, r7
 801dcac:	b002      	add	sp, #8
 801dcae:	bd80      	pop	{r7, pc}

0801dcb0 <USBPD_DPM_ExtendedMessageReceived>:
  * @param  ptrData   Pointer on address Extended Message data could be read (u8 pointer)
  * @param  DataSize  Nb of u8 that compose Extended message
  * @retval None
  */
void USBPD_DPM_ExtendedMessageReceived(uint8_t PortNum, USBPD_ExtendedMsg_TypeDef MsgType, uint8_t *ptrData, uint16_t DataSize)
{
 801dcb0:	b590      	push	{r4, r7, lr}
 801dcb2:	b083      	sub	sp, #12
 801dcb4:	af00      	add	r7, sp, #0
 801dcb6:	0004      	movs	r4, r0
 801dcb8:	0008      	movs	r0, r1
 801dcba:	603a      	str	r2, [r7, #0]
 801dcbc:	0019      	movs	r1, r3
 801dcbe:	1dfb      	adds	r3, r7, #7
 801dcc0:	1c22      	adds	r2, r4, #0
 801dcc2:	701a      	strb	r2, [r3, #0]
 801dcc4:	1dbb      	adds	r3, r7, #6
 801dcc6:	1c02      	adds	r2, r0, #0
 801dcc8:	701a      	strb	r2, [r3, #0]
 801dcca:	1d3b      	adds	r3, r7, #4
 801dccc:	1c0a      	adds	r2, r1, #0
 801dcce:	801a      	strh	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_ExtendedMessageReceived */

/* USER CODE END USBPD_DPM_ExtendedMessageReceived */
}
 801dcd0:	46c0      	nop			@ (mov r8, r8)
 801dcd2:	46bd      	mov	sp, r7
 801dcd4:	b003      	add	sp, #12
 801dcd6:	bd90      	pop	{r4, r7, pc}

0801dcd8 <USBPD_DPM_EnterErrorRecovery>:
  * @brief  DPM callback to allow PE to enter ERROR_RECOVERY state.
  * @param  PortNum Port number
  * @retval None
  */
void USBPD_DPM_EnterErrorRecovery(uint8_t PortNum)
{
 801dcd8:	b580      	push	{r7, lr}
 801dcda:	b082      	sub	sp, #8
 801dcdc:	af00      	add	r7, sp, #0
 801dcde:	0002      	movs	r2, r0
 801dce0:	1dfb      	adds	r3, r7, #7
 801dce2:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_EnterErrorRecovery */
  /* Inform CAD to enter recovery mode */
  USBPD_CAD_EnterErrorRecovery(PortNum);
 801dce4:	1dfb      	adds	r3, r7, #7
 801dce6:	781b      	ldrb	r3, [r3, #0]
 801dce8:	0018      	movs	r0, r3
 801dcea:	f7e2 fc0b 	bl	8000504 <USBPD_CAD_EnterErrorRecovery>
/* USER CODE END USBPD_DPM_EnterErrorRecovery */
}
 801dcee:	46c0      	nop			@ (mov r8, r8)
 801dcf0:	46bd      	mov	sp, r7
 801dcf2:	b002      	add	sp, #8
 801dcf4:	bd80      	pop	{r7, pc}
	...

0801dcf8 <USBPD_DPM_EvaluateDataRoleSwap>:
            @ref USBPD_ACCEPT if DRS can be accepted
            @ref USBPD_REJECT if DRS is not accepted in one data role (DFP or UFP) or in PD2.0 config
            @ref USBPD_NOTSUPPORTED if DRS is not supported at all by the application (in both data roles) - P3.0 only
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluateDataRoleSwap(uint8_t PortNum)
{
 801dcf8:	b580      	push	{r7, lr}
 801dcfa:	b084      	sub	sp, #16
 801dcfc:	af00      	add	r7, sp, #0
 801dcfe:	0002      	movs	r2, r0
 801dd00:	1dfb      	adds	r3, r7, #7
 801dd02:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_EvaluateDataRoleSwap */
  USBPD_StatusTypeDef status = USBPD_REJECT;
 801dd04:	230f      	movs	r3, #15
 801dd06:	18fb      	adds	r3, r7, r3
 801dd08:	220c      	movs	r2, #12
 801dd0a:	701a      	strb	r2, [r3, #0]
  /* Sent NOT_SUPPORTED if DRS is not supported at all by the application (in both data roles) - P3.0 only */
  if ((USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DataSwap)
 801dd0c:	1dfb      	adds	r3, r7, #7
 801dd0e:	781a      	ldrb	r2, [r3, #0]
 801dd10:	4b2c      	ldr	r3, [pc, #176]	@ (801ddc4 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801dd12:	2154      	movs	r1, #84	@ 0x54
 801dd14:	434a      	muls	r2, r1
 801dd16:	5cd3      	ldrb	r3, [r2, r3]
 801dd18:	07db      	lsls	r3, r3, #31
 801dd1a:	0fdb      	lsrs	r3, r3, #31
 801dd1c:	b2db      	uxtb	r3, r3
 801dd1e:	2b00      	cmp	r3, #0
 801dd20:	d015      	beq.n	801dd4e <USBPD_DPM_EvaluateDataRoleSwap+0x56>
    || ((USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP)
 801dd22:	1dfb      	adds	r3, r7, #7
 801dd24:	781a      	ldrb	r2, [r3, #0]
 801dd26:	4b27      	ldr	r3, [pc, #156]	@ (801ddc4 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801dd28:	2154      	movs	r1, #84	@ 0x54
 801dd2a:	434a      	muls	r2, r1
 801dd2c:	5cd3      	ldrb	r3, [r2, r3]
 801dd2e:	075b      	lsls	r3, r3, #29
 801dd30:	0fdb      	lsrs	r3, r3, #31
 801dd32:	b2db      	uxtb	r3, r3
 801dd34:	2b00      	cmp	r3, #0
 801dd36:	d10f      	bne.n	801dd58 <USBPD_DPM_EvaluateDataRoleSwap+0x60>
    && (USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP)))
 801dd38:	1dfb      	adds	r3, r7, #7
 801dd3a:	781a      	ldrb	r2, [r3, #0]
 801dd3c:	4b21      	ldr	r3, [pc, #132]	@ (801ddc4 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801dd3e:	2154      	movs	r1, #84	@ 0x54
 801dd40:	434a      	muls	r2, r1
 801dd42:	5cd3      	ldrb	r3, [r2, r3]
 801dd44:	071b      	lsls	r3, r3, #28
 801dd46:	0fdb      	lsrs	r3, r3, #31
 801dd48:	b2db      	uxtb	r3, r3
 801dd4a:	2b00      	cmp	r3, #0
 801dd4c:	d104      	bne.n	801dd58 <USBPD_DPM_EvaluateDataRoleSwap+0x60>
  {
    status = USBPD_NOTSUPPORTED;
 801dd4e:	230f      	movs	r3, #15
 801dd50:	18fb      	adds	r3, r7, r3
 801dd52:	2201      	movs	r2, #1
 801dd54:	701a      	strb	r2, [r3, #0]
 801dd56:	e02d      	b.n	801ddb4 <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
  }
  else
  {
    /* ACCEPT DRS if at least supported by 1 data role */
    if (((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP) && (USBPD_PORTDATAROLE_UFP == DPM_Params[PortNum].PE_DataRole))
 801dd58:	1dfb      	adds	r3, r7, #7
 801dd5a:	781a      	ldrb	r2, [r3, #0]
 801dd5c:	4b19      	ldr	r3, [pc, #100]	@ (801ddc4 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801dd5e:	2154      	movs	r1, #84	@ 0x54
 801dd60:	434a      	muls	r2, r1
 801dd62:	5cd3      	ldrb	r3, [r2, r3]
 801dd64:	075b      	lsls	r3, r3, #29
 801dd66:	0fdb      	lsrs	r3, r3, #31
 801dd68:	b2db      	uxtb	r3, r3
 801dd6a:	2b01      	cmp	r3, #1
 801dd6c:	d109      	bne.n	801dd82 <USBPD_DPM_EvaluateDataRoleSwap+0x8a>
 801dd6e:	1dfb      	adds	r3, r7, #7
 801dd70:	781a      	ldrb	r2, [r3, #0]
 801dd72:	4b15      	ldr	r3, [pc, #84]	@ (801ddc8 <USBPD_DPM_EvaluateDataRoleSwap+0xd0>)
 801dd74:	0092      	lsls	r2, r2, #2
 801dd76:	5cd3      	ldrb	r3, [r2, r3]
 801dd78:	071b      	lsls	r3, r3, #28
 801dd7a:	0fdb      	lsrs	r3, r3, #31
 801dd7c:	b2db      	uxtb	r3, r3
 801dd7e:	2b00      	cmp	r3, #0
 801dd80:	d014      	beq.n	801ddac <USBPD_DPM_EvaluateDataRoleSwap+0xb4>
       || ((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP) && (USBPD_PORTDATAROLE_DFP == DPM_Params[PortNum].PE_DataRole)))
 801dd82:	1dfb      	adds	r3, r7, #7
 801dd84:	781a      	ldrb	r2, [r3, #0]
 801dd86:	4b0f      	ldr	r3, [pc, #60]	@ (801ddc4 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801dd88:	2154      	movs	r1, #84	@ 0x54
 801dd8a:	434a      	muls	r2, r1
 801dd8c:	5cd3      	ldrb	r3, [r2, r3]
 801dd8e:	071b      	lsls	r3, r3, #28
 801dd90:	0fdb      	lsrs	r3, r3, #31
 801dd92:	b2db      	uxtb	r3, r3
 801dd94:	2b01      	cmp	r3, #1
 801dd96:	d10d      	bne.n	801ddb4 <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
 801dd98:	1dfb      	adds	r3, r7, #7
 801dd9a:	781a      	ldrb	r2, [r3, #0]
 801dd9c:	4b0a      	ldr	r3, [pc, #40]	@ (801ddc8 <USBPD_DPM_EvaluateDataRoleSwap+0xd0>)
 801dd9e:	0092      	lsls	r2, r2, #2
 801dda0:	5cd3      	ldrb	r3, [r2, r3]
 801dda2:	071b      	lsls	r3, r3, #28
 801dda4:	0fdb      	lsrs	r3, r3, #31
 801dda6:	b2db      	uxtb	r3, r3
 801dda8:	2b01      	cmp	r3, #1
 801ddaa:	d103      	bne.n	801ddb4 <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
    {
      status = USBPD_ACCEPT;
 801ddac:	230f      	movs	r3, #15
 801ddae:	18fb      	adds	r3, r7, r3
 801ddb0:	220a      	movs	r2, #10
 801ddb2:	701a      	strb	r2, [r3, #0]
    }
  }
  return status;
 801ddb4:	230f      	movs	r3, #15
 801ddb6:	18fb      	adds	r3, r7, r3
 801ddb8:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_DPM_EvaluateDataRoleSwap */
}
 801ddba:	0018      	movs	r0, r3
 801ddbc:	46bd      	mov	sp, r7
 801ddbe:	b004      	add	sp, #16
 801ddc0:	bd80      	pop	{r7, pc}
 801ddc2:	46c0      	nop			@ (mov r8, r8)
 801ddc4:	200000c8 	.word	0x200000c8
 801ddc8:	20011e24 	.word	0x20011e24

0801ddcc <USBPD_DPM_IsPowerReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD_DISABLE or USBPD_ENABLE
  */
USBPD_FunctionalState USBPD_DPM_IsPowerReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 801ddcc:	b580      	push	{r7, lr}
 801ddce:	b082      	sub	sp, #8
 801ddd0:	af00      	add	r7, sp, #0
 801ddd2:	0002      	movs	r2, r0
 801ddd4:	1dfb      	adds	r3, r7, #7
 801ddd6:	701a      	strb	r2, [r3, #0]
 801ddd8:	1dbb      	adds	r3, r7, #6
 801ddda:	1c0a      	adds	r2, r1, #0
 801dddc:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_IsPowerReady */
  return ((USBPD_OK == USBPD_PWR_IF_SupplyReady(PortNum, Vsafe)) ? USBPD_ENABLE : USBPD_DISABLE);
 801ddde:	1dbb      	adds	r3, r7, #6
 801dde0:	781a      	ldrb	r2, [r3, #0]
 801dde2:	1dfb      	adds	r3, r7, #7
 801dde4:	781b      	ldrb	r3, [r3, #0]
 801dde6:	0011      	movs	r1, r2
 801dde8:	0018      	movs	r0, r3
 801ddea:	f7ff fe43 	bl	801da74 <USBPD_PWR_IF_SupplyReady>
 801ddee:	0003      	movs	r3, r0
 801ddf0:	425a      	negs	r2, r3
 801ddf2:	4153      	adcs	r3, r2
 801ddf4:	b2db      	uxtb	r3, r3
/* USER CODE END USBPD_DPM_IsPowerReady */
}
 801ddf6:	0018      	movs	r0, r3
 801ddf8:	46bd      	mov	sp, r7
 801ddfa:	b002      	add	sp, #8
 801ddfc:	bd80      	pop	{r7, pc}

0801ddfe <BSP_USBPD_PWR_Init>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_Init(uint32_t Instance)
{
 801ddfe:	b580      	push	{r7, lr}
 801de00:	b084      	sub	sp, #16
 801de02:	af00      	add	r7, sp, #0
 801de04:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_Init */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 801de06:	2300      	movs	r3, #0
 801de08:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 801de0a:	687b      	ldr	r3, [r7, #4]
 801de0c:	2b01      	cmp	r3, #1
 801de0e:	d902      	bls.n	801de16 <BSP_USBPD_PWR_Init+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801de10:	2302      	movs	r3, #2
 801de12:	425b      	negs	r3, r3
 801de14:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 801de16:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_Init */
}
 801de18:	0018      	movs	r0, r3
 801de1a:	46bd      	mov	sp, r7
 801de1c:	b004      	add	sp, #16
 801de1e:	bd80      	pop	{r7, pc}

0801de20 <BSP_USBPD_PWR_VBUSInit>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSInit(uint32_t Instance)
{
 801de20:	b580      	push	{r7, lr}
 801de22:	b084      	sub	sp, #16
 801de24:	af00      	add	r7, sp, #0
 801de26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 801de28:	2300      	movs	r3, #0
 801de2a:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 801de2c:	687b      	ldr	r3, [r7, #4]
 801de2e:	2b01      	cmp	r3, #1
 801de30:	d902      	bls.n	801de38 <BSP_USBPD_PWR_VBUSInit+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801de32:	2302      	movs	r3, #2
 801de34:	425b      	negs	r3, r3
 801de36:	60fb      	str	r3, [r7, #12]
      inside this function
    !!! */
    PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSInit");
  }

  return ret;
 801de38:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSInit */
}
 801de3a:	0018      	movs	r0, r3
 801de3c:	46bd      	mov	sp, r7
 801de3e:	b004      	add	sp, #16
 801de40:	bd80      	pop	{r7, pc}

0801de42 <BSP_USBPD_PWR_VBUSDeInit>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSDeInit(uint32_t Instance)
{
 801de42:	b580      	push	{r7, lr}
 801de44:	b084      	sub	sp, #16
 801de46:	af00      	add	r7, sp, #0
 801de48:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSDeInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 801de4a:	230b      	movs	r3, #11
 801de4c:	425b      	negs	r3, r3
 801de4e:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 801de50:	687b      	ldr	r3, [r7, #4]
 801de52:	2b01      	cmp	r3, #1
 801de54:	d902      	bls.n	801de5c <BSP_USBPD_PWR_VBUSDeInit+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801de56:	2302      	movs	r3, #2
 801de58:	425b      	negs	r3, r3
 801de5a:	60fb      	str	r3, [r7, #12]
  /* !!!
      BSP_PWR_VBUSDeInit is obsolete. You may need to move your user code
      inside this function
   !!! */
  PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSDeInit");
  return ret;
 801de5c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSDeInit */
}
 801de5e:	0018      	movs	r0, r3
 801de60:	46bd      	mov	sp, r7
 801de62:	b004      	add	sp, #16
 801de64:	bd80      	pop	{r7, pc}

0801de66 <BSP_USBPD_PWR_VBUSGetVoltage>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @param  pVoltage Pointer on measured voltage level (in mV)
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSGetVoltage(uint32_t Instance, uint32_t *pVoltage)
{
 801de66:	b580      	push	{r7, lr}
 801de68:	b084      	sub	sp, #16
 801de6a:	af00      	add	r7, sp, #0
 801de6c:	6078      	str	r0, [r7, #4]
 801de6e:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSGetVoltage */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 801de70:	2300      	movs	r3, #0
 801de72:	60fb      	str	r3, [r7, #12]

  if ((Instance >= USBPD_PWR_INSTANCES_NBR) || (NULL == pVoltage))
 801de74:	687b      	ldr	r3, [r7, #4]
 801de76:	2b01      	cmp	r3, #1
 801de78:	d802      	bhi.n	801de80 <BSP_USBPD_PWR_VBUSGetVoltage+0x1a>
 801de7a:	683b      	ldr	r3, [r7, #0]
 801de7c:	2b00      	cmp	r3, #0
 801de7e:	d102      	bne.n	801de86 <BSP_USBPD_PWR_VBUSGetVoltage+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801de80:	2302      	movs	r3, #2
 801de82:	425b      	negs	r3, r3
 801de84:	60fb      	str	r3, [r7, #12]
  }
  *pVoltage = 0u;
 801de86:	683b      	ldr	r3, [r7, #0]
 801de88:	2200      	movs	r2, #0
 801de8a:	601a      	str	r2, [r3, #0]
  /* !!!
      BSP_PWR_VBUSGetVoltage is obsolete. You may need to move your user code
      inside this function
   !!! */
  PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSGetVoltage");
  return ret;
 801de8c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSGetVoltage */
}
 801de8e:	0018      	movs	r0, r3
 801de90:	46bd      	mov	sp, r7
 801de92:	b004      	add	sp, #16
 801de94:	bd80      	pop	{r7, pc}

0801de96 <MX_USBX_Device_Init>:
  * @brief  Application USBX Device Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT MX_USBX_Device_Init(VOID *memory_ptr)
{
 801de96:	b580      	push	{r7, lr}
 801de98:	b084      	sub	sp, #16
 801de9a:	af00      	add	r7, sp, #0
 801de9c:	6078      	str	r0, [r7, #4]
  UINT ret = UX_SUCCESS;
 801de9e:	2300      	movs	r3, #0
 801dea0:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 801dea2:	687b      	ldr	r3, [r7, #4]
 801dea4:	60bb      	str	r3, [r7, #8]
  /* USER CODE BEGIN MX_USBX_Device_MEM_POOL */
  (void)byte_pool;
  /* USER CODE END MX_USBX_Device_MEM_POOL */

  /* USER CODE BEGIN MX_USBX_Device_Init */
usb_init(memory_ptr);
 801dea6:	687b      	ldr	r3, [r7, #4]
 801dea8:	0018      	movs	r0, r3
 801deaa:	f7e9 fa45 	bl	8007338 <usb_init>
/* USER CODE END MX_USBX_Device_Init */

  return ret;
 801deae:	68fb      	ldr	r3, [r7, #12]
}
 801deb0:	0018      	movs	r0, r3
 801deb2:	46bd      	mov	sp, r7
 801deb4:	b004      	add	sp, #16
 801deb6:	bd80      	pop	{r7, pc}

0801deb8 <USBD_Get_Device_Framework_Speed>:
 * @param  Speed : HIGH or FULL SPEED flag
 * @param  length : length of HIGH or FULL SPEED array
 * @retval Pointer to descriptor buffer
 */
uint8_t *USBD_Get_Device_Framework_Speed(uint8_t Speed, ULONG *Length)
{
 801deb8:	b580      	push	{r7, lr}
 801deba:	b084      	sub	sp, #16
 801debc:	af00      	add	r7, sp, #0
 801debe:	0002      	movs	r2, r0
 801dec0:	6039      	str	r1, [r7, #0]
 801dec2:	1dfb      	adds	r3, r7, #7
 801dec4:	701a      	strb	r2, [r3, #0]
	uint8_t *pFrameWork = NULL;
 801dec6:	2300      	movs	r3, #0
 801dec8:	60fb      	str	r3, [r7, #12]
	/* USER CODE BEGIN Device_Framework0 */

	/* USER TAG BEGIN Device_Framework0 */

	if (USBD_FULL_SPEED == Speed)
 801deca:	1dfb      	adds	r3, r7, #7
 801decc:	781b      	ldrb	r3, [r3, #0]
 801dece:	2b00      	cmp	r3, #0
 801ded0:	d116      	bne.n	801df00 <USBD_Get_Device_Framework_Speed+0x48>
	{
		USBD_Device_Framework_Builder(&USBD_Device_FS, pDevFrameWorkDesc_FS,
 801ded2:	4b19      	ldr	r3, [pc, #100]	@ (801df38 <USBD_Get_Device_Framework_Speed+0x80>)
 801ded4:	6819      	ldr	r1, [r3, #0]
 801ded6:	1dfb      	adds	r3, r7, #7
 801ded8:	781b      	ldrb	r3, [r3, #0]
 801deda:	4a18      	ldr	r2, [pc, #96]	@ (801df3c <USBD_Get_Device_Framework_Speed+0x84>)
 801dedc:	4818      	ldr	r0, [pc, #96]	@ (801df40 <USBD_Get_Device_Framework_Speed+0x88>)
 801dede:	f000 f9fd 	bl	801e2dc <USBD_Device_Framework_Builder>
				UserClassInstance, Speed);

		/* Get the length of USBD_device_framework_full_speed */
		*Length = (ULONG)(USBD_Device_FS.CurrDevDescSz + USBD_Device_FS.CurrConfDescSz);
 801dee2:	4a17      	ldr	r2, [pc, #92]	@ (801df40 <USBD_Get_Device_Framework_Speed+0x88>)
 801dee4:	2390      	movs	r3, #144	@ 0x90
 801dee6:	005b      	lsls	r3, r3, #1
 801dee8:	58d2      	ldr	r2, [r2, r3]
 801deea:	4915      	ldr	r1, [pc, #84]	@ (801df40 <USBD_Get_Device_Framework_Speed+0x88>)
 801deec:	2392      	movs	r3, #146	@ 0x92
 801deee:	005b      	lsls	r3, r3, #1
 801def0:	58cb      	ldr	r3, [r1, r3]
 801def2:	18d2      	adds	r2, r2, r3
 801def4:	683b      	ldr	r3, [r7, #0]
 801def6:	601a      	str	r2, [r3, #0]

		pFrameWork = pDevFrameWorkDesc_FS;
 801def8:	4b0f      	ldr	r3, [pc, #60]	@ (801df38 <USBD_Get_Device_Framework_Speed+0x80>)
 801defa:	681b      	ldr	r3, [r3, #0]
 801defc:	60fb      	str	r3, [r7, #12]
 801defe:	e015      	b.n	801df2c <USBD_Get_Device_Framework_Speed+0x74>
	}
	else
	{
		USBD_Device_Framework_Builder(&USBD_Device_HS, pDevFrameWorkDesc_HS,
 801df00:	4b10      	ldr	r3, [pc, #64]	@ (801df44 <USBD_Get_Device_Framework_Speed+0x8c>)
 801df02:	6819      	ldr	r1, [r3, #0]
 801df04:	1dfb      	adds	r3, r7, #7
 801df06:	781b      	ldrb	r3, [r3, #0]
 801df08:	4a0c      	ldr	r2, [pc, #48]	@ (801df3c <USBD_Get_Device_Framework_Speed+0x84>)
 801df0a:	480f      	ldr	r0, [pc, #60]	@ (801df48 <USBD_Get_Device_Framework_Speed+0x90>)
 801df0c:	f000 f9e6 	bl	801e2dc <USBD_Device_Framework_Builder>
				UserClassInstance, Speed);

		/* Get the length of USBD_device_framework_high_speed */
		*Length = (ULONG)(USBD_Device_HS.CurrDevDescSz + USBD_Device_HS.CurrConfDescSz);
 801df10:	4a0d      	ldr	r2, [pc, #52]	@ (801df48 <USBD_Get_Device_Framework_Speed+0x90>)
 801df12:	2390      	movs	r3, #144	@ 0x90
 801df14:	005b      	lsls	r3, r3, #1
 801df16:	58d2      	ldr	r2, [r2, r3]
 801df18:	490b      	ldr	r1, [pc, #44]	@ (801df48 <USBD_Get_Device_Framework_Speed+0x90>)
 801df1a:	2392      	movs	r3, #146	@ 0x92
 801df1c:	005b      	lsls	r3, r3, #1
 801df1e:	58cb      	ldr	r3, [r1, r3]
 801df20:	18d2      	adds	r2, r2, r3
 801df22:	683b      	ldr	r3, [r7, #0]
 801df24:	601a      	str	r2, [r3, #0]

		pFrameWork = pDevFrameWorkDesc_HS;
 801df26:	4b07      	ldr	r3, [pc, #28]	@ (801df44 <USBD_Get_Device_Framework_Speed+0x8c>)
 801df28:	681b      	ldr	r3, [r3, #0]
 801df2a:	60fb      	str	r3, [r7, #12]
	}
	/* USER CODE Device_Framework1 */

	/* USER CODE Device_Framework1 */
	return pFrameWork;
 801df2c:	68fb      	ldr	r3, [r7, #12]
}
 801df2e:	0018      	movs	r0, r3
 801df30:	46bd      	mov	sp, r7
 801df32:	b004      	add	sp, #16
 801df34:	bd80      	pop	{r7, pc}
 801df36:	46c0      	nop			@ (mov r8, r8)
 801df38:	20000180 	.word	0x20000180
 801df3c:	20000170 	.word	0x20000170
 801df40:	20011e2c 	.word	0x20011e2c
 801df44:	20000184 	.word	0x20000184
 801df48:	20011f54 	.word	0x20011f54

0801df4c <USBD_Get_String_Framework>:
 *         Return the language_id_framework
 * @param  Length : Length of String_Framework
 * @retval Pointer to language_id_framework buffer
 */
uint8_t *USBD_Get_String_Framework(ULONG *Length)
{
 801df4c:	b5b0      	push	{r4, r5, r7, lr}
 801df4e:	b084      	sub	sp, #16
 801df50:	af00      	add	r7, sp, #0
 801df52:	6078      	str	r0, [r7, #4]
	uint16_t len = 0U;
 801df54:	250c      	movs	r5, #12
 801df56:	197b      	adds	r3, r7, r5
 801df58:	2200      	movs	r2, #0
 801df5a:	801a      	strh	r2, [r3, #0]
	uint8_t count = 0U;
 801df5c:	240f      	movs	r4, #15
 801df5e:	193b      	adds	r3, r7, r4
 801df60:	2200      	movs	r2, #0
 801df62:	701a      	strb	r2, [r3, #0]
	/* USER CODE String_Framework0 */

	/* USER CODE String_Framework0 */

	/* Set the Manufacturer language Id and index in USBD_string_framework */
	USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801df64:	193b      	adds	r3, r7, r4
 801df66:	781b      	ldrb	r3, [r3, #0]
 801df68:	193a      	adds	r2, r7, r4
 801df6a:	1c59      	adds	r1, r3, #1
 801df6c:	7011      	strb	r1, [r2, #0]
 801df6e:	001a      	movs	r2, r3
 801df70:	4b43      	ldr	r3, [pc, #268]	@ (801e080 <USBD_Get_String_Framework+0x134>)
 801df72:	2109      	movs	r1, #9
 801df74:	5499      	strb	r1, [r3, r2]
	USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 801df76:	193b      	adds	r3, r7, r4
 801df78:	781b      	ldrb	r3, [r3, #0]
 801df7a:	193a      	adds	r2, r7, r4
 801df7c:	1c59      	adds	r1, r3, #1
 801df7e:	7011      	strb	r1, [r2, #0]
 801df80:	001a      	movs	r2, r3
 801df82:	4b3f      	ldr	r3, [pc, #252]	@ (801e080 <USBD_Get_String_Framework+0x134>)
 801df84:	2104      	movs	r1, #4
 801df86:	5499      	strb	r1, [r3, r2]
	USBD_string_framework[count++] = USBD_IDX_MFC_STR;
 801df88:	193b      	adds	r3, r7, r4
 801df8a:	781b      	ldrb	r3, [r3, #0]
 801df8c:	193a      	adds	r2, r7, r4
 801df8e:	1c59      	adds	r1, r3, #1
 801df90:	7011      	strb	r1, [r2, #0]
 801df92:	001a      	movs	r2, r3
 801df94:	4b3a      	ldr	r3, [pc, #232]	@ (801e080 <USBD_Get_String_Framework+0x134>)
 801df96:	2101      	movs	r1, #1
 801df98:	5499      	strb	r1, [r3, r2]

	/* Set the Manufacturer string in string_framework */
	USBD_Desc_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_string_framework + count, &len);
 801df9a:	193b      	adds	r3, r7, r4
 801df9c:	781a      	ldrb	r2, [r3, #0]
 801df9e:	4b38      	ldr	r3, [pc, #224]	@ (801e080 <USBD_Get_String_Framework+0x134>)
 801dfa0:	18d1      	adds	r1, r2, r3
 801dfa2:	197a      	adds	r2, r7, r5
 801dfa4:	4b37      	ldr	r3, [pc, #220]	@ (801e084 <USBD_Get_String_Framework+0x138>)
 801dfa6:	0018      	movs	r0, r3
 801dfa8:	f000 f93d 	bl	801e226 <USBD_Desc_GetString>

	/* Set the Product language Id and index in USBD_string_framework */
	count += len + 1;
 801dfac:	197b      	adds	r3, r7, r5
 801dfae:	881b      	ldrh	r3, [r3, #0]
 801dfb0:	b2da      	uxtb	r2, r3
 801dfb2:	193b      	adds	r3, r7, r4
 801dfb4:	781b      	ldrb	r3, [r3, #0]
 801dfb6:	18d3      	adds	r3, r2, r3
 801dfb8:	b2da      	uxtb	r2, r3
 801dfba:	193b      	adds	r3, r7, r4
 801dfbc:	3201      	adds	r2, #1
 801dfbe:	701a      	strb	r2, [r3, #0]
	USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801dfc0:	193b      	adds	r3, r7, r4
 801dfc2:	781b      	ldrb	r3, [r3, #0]
 801dfc4:	193a      	adds	r2, r7, r4
 801dfc6:	1c59      	adds	r1, r3, #1
 801dfc8:	7011      	strb	r1, [r2, #0]
 801dfca:	001a      	movs	r2, r3
 801dfcc:	4b2c      	ldr	r3, [pc, #176]	@ (801e080 <USBD_Get_String_Framework+0x134>)
 801dfce:	2109      	movs	r1, #9
 801dfd0:	5499      	strb	r1, [r3, r2]
	USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 801dfd2:	193b      	adds	r3, r7, r4
 801dfd4:	781b      	ldrb	r3, [r3, #0]
 801dfd6:	193a      	adds	r2, r7, r4
 801dfd8:	1c59      	adds	r1, r3, #1
 801dfda:	7011      	strb	r1, [r2, #0]
 801dfdc:	001a      	movs	r2, r3
 801dfde:	4b28      	ldr	r3, [pc, #160]	@ (801e080 <USBD_Get_String_Framework+0x134>)
 801dfe0:	2104      	movs	r1, #4
 801dfe2:	5499      	strb	r1, [r3, r2]
	USBD_string_framework[count++] = USBD_IDX_PRODUCT_STR;
 801dfe4:	193b      	adds	r3, r7, r4
 801dfe6:	781b      	ldrb	r3, [r3, #0]
 801dfe8:	193a      	adds	r2, r7, r4
 801dfea:	1c59      	adds	r1, r3, #1
 801dfec:	7011      	strb	r1, [r2, #0]
 801dfee:	001a      	movs	r2, r3
 801dff0:	4b23      	ldr	r3, [pc, #140]	@ (801e080 <USBD_Get_String_Framework+0x134>)
 801dff2:	2102      	movs	r1, #2
 801dff4:	5499      	strb	r1, [r3, r2]

	/* Set the Product string in USBD_string_framework */
	USBD_Desc_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_string_framework + count, &len);
 801dff6:	193b      	adds	r3, r7, r4
 801dff8:	781a      	ldrb	r2, [r3, #0]
 801dffa:	4b21      	ldr	r3, [pc, #132]	@ (801e080 <USBD_Get_String_Framework+0x134>)
 801dffc:	18d1      	adds	r1, r2, r3
 801dffe:	197a      	adds	r2, r7, r5
 801e000:	4b21      	ldr	r3, [pc, #132]	@ (801e088 <USBD_Get_String_Framework+0x13c>)
 801e002:	0018      	movs	r0, r3
 801e004:	f000 f90f 	bl	801e226 <USBD_Desc_GetString>

	/* Set Serial language Id and index in string_framework */
	count += len + 1;
 801e008:	197b      	adds	r3, r7, r5
 801e00a:	881b      	ldrh	r3, [r3, #0]
 801e00c:	b2da      	uxtb	r2, r3
 801e00e:	193b      	adds	r3, r7, r4
 801e010:	781b      	ldrb	r3, [r3, #0]
 801e012:	18d3      	adds	r3, r2, r3
 801e014:	b2da      	uxtb	r2, r3
 801e016:	193b      	adds	r3, r7, r4
 801e018:	3201      	adds	r2, #1
 801e01a:	701a      	strb	r2, [r3, #0]
	USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801e01c:	193b      	adds	r3, r7, r4
 801e01e:	781b      	ldrb	r3, [r3, #0]
 801e020:	0020      	movs	r0, r4
 801e022:	193a      	adds	r2, r7, r4
 801e024:	1c59      	adds	r1, r3, #1
 801e026:	7011      	strb	r1, [r2, #0]
 801e028:	001a      	movs	r2, r3
 801e02a:	4b15      	ldr	r3, [pc, #84]	@ (801e080 <USBD_Get_String_Framework+0x134>)
 801e02c:	2109      	movs	r1, #9
 801e02e:	5499      	strb	r1, [r3, r2]
	USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 801e030:	183b      	adds	r3, r7, r0
 801e032:	781b      	ldrb	r3, [r3, #0]
 801e034:	183a      	adds	r2, r7, r0
 801e036:	1c59      	adds	r1, r3, #1
 801e038:	7011      	strb	r1, [r2, #0]
 801e03a:	001a      	movs	r2, r3
 801e03c:	4b10      	ldr	r3, [pc, #64]	@ (801e080 <USBD_Get_String_Framework+0x134>)
 801e03e:	2104      	movs	r1, #4
 801e040:	5499      	strb	r1, [r3, r2]
	USBD_string_framework[count++] = USBD_IDX_SERIAL_STR;
 801e042:	183b      	adds	r3, r7, r0
 801e044:	781b      	ldrb	r3, [r3, #0]
 801e046:	183a      	adds	r2, r7, r0
 801e048:	1c59      	adds	r1, r3, #1
 801e04a:	7011      	strb	r1, [r2, #0]
 801e04c:	001a      	movs	r2, r3
 801e04e:	4b0c      	ldr	r3, [pc, #48]	@ (801e080 <USBD_Get_String_Framework+0x134>)
 801e050:	2103      	movs	r1, #3
 801e052:	5499      	strb	r1, [r3, r2]

	/* Set the Serial number in USBD_string_framework */
	USBD_Desc_GetString((uint8_t *)USBD_SERIAL_NUMBER, USBD_string_framework + count, &len);
 801e054:	183b      	adds	r3, r7, r0
 801e056:	781a      	ldrb	r2, [r3, #0]
 801e058:	4b09      	ldr	r3, [pc, #36]	@ (801e080 <USBD_Get_String_Framework+0x134>)
 801e05a:	18d1      	adds	r1, r2, r3
 801e05c:	197a      	adds	r2, r7, r5
 801e05e:	4b0b      	ldr	r3, [pc, #44]	@ (801e08c <USBD_Get_String_Framework+0x140>)
 801e060:	0018      	movs	r0, r3
 801e062:	f000 f8e0 	bl	801e226 <USBD_Desc_GetString>
	/* USER CODE String_Framework1 */

	/* USER CODE String_Framework1 */

	/* Get the length of USBD_string_framework */
	*Length = strlen((const char *)USBD_string_framework);
 801e066:	4b06      	ldr	r3, [pc, #24]	@ (801e080 <USBD_Get_String_Framework+0x134>)
 801e068:	0018      	movs	r0, r3
 801e06a:	f7e8 f9e3 	bl	8006434 <strlen>
 801e06e:	0002      	movs	r2, r0
 801e070:	687b      	ldr	r3, [r7, #4]
 801e072:	601a      	str	r2, [r3, #0]

	return USBD_string_framework;
 801e074:	4b02      	ldr	r3, [pc, #8]	@ (801e080 <USBD_Get_String_Framework+0x134>)
}
 801e076:	0018      	movs	r0, r3
 801e078:	46bd      	mov	sp, r7
 801e07a:	b004      	add	sp, #16
 801e07c:	bdb0      	pop	{r4, r5, r7, pc}
 801e07e:	46c0      	nop			@ (mov r8, r8)
 801e080:	2001220c 	.word	0x2001220c
 801e084:	0801f498 	.word	0x0801f498
 801e088:	0801f4ac 	.word	0x0801f4ac
 801e08c:	0801f4c4 	.word	0x0801f4c4

0801e090 <USBD_Get_Language_Id_Framework>:
 *         Return the language_id_framework
 * @param  Length : Length of Language_Id_Framework
 * @retval Pointer to language_id_framework buffer
 */
uint8_t *USBD_Get_Language_Id_Framework(ULONG *Length)
{
 801e090:	b580      	push	{r7, lr}
 801e092:	b084      	sub	sp, #16
 801e094:	af00      	add	r7, sp, #0
 801e096:	6078      	str	r0, [r7, #4]
	uint8_t count = 0U;
 801e098:	200f      	movs	r0, #15
 801e09a:	183b      	adds	r3, r7, r0
 801e09c:	2200      	movs	r2, #0
 801e09e:	701a      	strb	r2, [r3, #0]

	/* Set the language Id in USBD_language_id_framework */
	USBD_language_id_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801e0a0:	183b      	adds	r3, r7, r0
 801e0a2:	781b      	ldrb	r3, [r3, #0]
 801e0a4:	183a      	adds	r2, r7, r0
 801e0a6:	1c59      	adds	r1, r3, #1
 801e0a8:	7011      	strb	r1, [r2, #0]
 801e0aa:	001a      	movs	r2, r3
 801e0ac:	4b0b      	ldr	r3, [pc, #44]	@ (801e0dc <USBD_Get_Language_Id_Framework+0x4c>)
 801e0ae:	2109      	movs	r1, #9
 801e0b0:	5499      	strb	r1, [r3, r2]
	USBD_language_id_framework[count++] = USBD_LANGID_STRING >> 8;
 801e0b2:	183b      	adds	r3, r7, r0
 801e0b4:	781b      	ldrb	r3, [r3, #0]
 801e0b6:	183a      	adds	r2, r7, r0
 801e0b8:	1c59      	adds	r1, r3, #1
 801e0ba:	7011      	strb	r1, [r2, #0]
 801e0bc:	001a      	movs	r2, r3
 801e0be:	4b07      	ldr	r3, [pc, #28]	@ (801e0dc <USBD_Get_Language_Id_Framework+0x4c>)
 801e0c0:	2104      	movs	r1, #4
 801e0c2:	5499      	strb	r1, [r3, r2]

	/* Get the length of USBD_language_id_framework */
	*Length = strlen((const char *)USBD_language_id_framework);
 801e0c4:	4b05      	ldr	r3, [pc, #20]	@ (801e0dc <USBD_Get_Language_Id_Framework+0x4c>)
 801e0c6:	0018      	movs	r0, r3
 801e0c8:	f7e8 f9b4 	bl	8006434 <strlen>
 801e0cc:	0002      	movs	r2, r0
 801e0ce:	687b      	ldr	r3, [r7, #4]
 801e0d0:	601a      	str	r2, [r3, #0]

	return USBD_language_id_framework;
 801e0d2:	4b02      	ldr	r3, [pc, #8]	@ (801e0dc <USBD_Get_Language_Id_Framework+0x4c>)
}
 801e0d4:	0018      	movs	r0, r3
 801e0d6:	46bd      	mov	sp, r7
 801e0d8:	b004      	add	sp, #16
 801e0da:	bd80      	pop	{r7, pc}
 801e0dc:	2001230c 	.word	0x2001230c

0801e0e0 <USBD_Get_Interface_Number>:
 * @param  class_type : Device class type
 * @param  interface_type : Device interface type
 * @retval interface number
 */
uint16_t USBD_Get_Interface_Number(uint8_t class_type, uint8_t interface_type)
{
 801e0e0:	b590      	push	{r4, r7, lr}
 801e0e2:	b085      	sub	sp, #20
 801e0e4:	af00      	add	r7, sp, #0
 801e0e6:	0002      	movs	r2, r0
 801e0e8:	1dfb      	adds	r3, r7, #7
 801e0ea:	701a      	strb	r2, [r3, #0]
 801e0ec:	1dbb      	adds	r3, r7, #6
 801e0ee:	1c0a      	adds	r2, r1, #0
 801e0f0:	701a      	strb	r2, [r3, #0]
	uint8_t itf_num = 0U;
 801e0f2:	230f      	movs	r3, #15
 801e0f4:	18fb      	adds	r3, r7, r3
 801e0f6:	2200      	movs	r2, #0
 801e0f8:	701a      	strb	r2, [r3, #0]
	uint8_t idx = 0U;
 801e0fa:	210e      	movs	r1, #14
 801e0fc:	187b      	adds	r3, r7, r1
 801e0fe:	2200      	movs	r2, #0
 801e100:	701a      	strb	r2, [r3, #0]

	/* USER CODE BEGIN USBD_Get_Interface_Number0 */

	/* USER CODE BEGIN USBD_Get_Interface_Number0 */

	for(idx = 0; idx < USBD_MAX_SUPPORTED_CLASS; idx++)
 801e102:	187b      	adds	r3, r7, r1
 801e104:	2200      	movs	r2, #0
 801e106:	701a      	strb	r2, [r3, #0]
 801e108:	e02a      	b.n	801e160 <USBD_Get_Interface_Number+0x80>
	{
		if ((USBD_Device_FS.tclasslist[idx].ClassType == class_type) &&
 801e10a:	200e      	movs	r0, #14
 801e10c:	183b      	adds	r3, r7, r0
 801e10e:	781b      	ldrb	r3, [r3, #0]
 801e110:	4a1a      	ldr	r2, [pc, #104]	@ (801e17c <USBD_Get_Interface_Number+0x9c>)
 801e112:	215c      	movs	r1, #92	@ 0x5c
 801e114:	434b      	muls	r3, r1
 801e116:	18d3      	adds	r3, r2, r3
 801e118:	330c      	adds	r3, #12
 801e11a:	781b      	ldrb	r3, [r3, #0]
 801e11c:	1dfa      	adds	r2, r7, #7
 801e11e:	7812      	ldrb	r2, [r2, #0]
 801e120:	429a      	cmp	r2, r3
 801e122:	d117      	bne.n	801e154 <USBD_Get_Interface_Number+0x74>
				(USBD_Device_FS.tclasslist[idx].InterfaceType == interface_type))
 801e124:	183b      	adds	r3, r7, r0
 801e126:	781b      	ldrb	r3, [r3, #0]
 801e128:	4a14      	ldr	r2, [pc, #80]	@ (801e17c <USBD_Get_Interface_Number+0x9c>)
 801e12a:	215c      	movs	r1, #92	@ 0x5c
 801e12c:	434b      	muls	r3, r1
 801e12e:	18d3      	adds	r3, r2, r3
 801e130:	3314      	adds	r3, #20
 801e132:	781b      	ldrb	r3, [r3, #0]
		if ((USBD_Device_FS.tclasslist[idx].ClassType == class_type) &&
 801e134:	1dba      	adds	r2, r7, #6
 801e136:	7812      	ldrb	r2, [r2, #0]
 801e138:	429a      	cmp	r2, r3
 801e13a:	d10b      	bne.n	801e154 <USBD_Get_Interface_Number+0x74>
		{
			itf_num = USBD_Device_FS.tclasslist[idx].Ifs[0];
 801e13c:	183b      	adds	r3, r7, r0
 801e13e:	781a      	ldrb	r2, [r3, #0]
 801e140:	230f      	movs	r3, #15
 801e142:	18fb      	adds	r3, r7, r3
 801e144:	490d      	ldr	r1, [pc, #52]	@ (801e17c <USBD_Get_Interface_Number+0x9c>)
 801e146:	205a      	movs	r0, #90	@ 0x5a
 801e148:	245c      	movs	r4, #92	@ 0x5c
 801e14a:	4362      	muls	r2, r4
 801e14c:	188a      	adds	r2, r1, r2
 801e14e:	1812      	adds	r2, r2, r0
 801e150:	7812      	ldrb	r2, [r2, #0]
 801e152:	701a      	strb	r2, [r3, #0]
	for(idx = 0; idx < USBD_MAX_SUPPORTED_CLASS; idx++)
 801e154:	210e      	movs	r1, #14
 801e156:	187b      	adds	r3, r7, r1
 801e158:	781a      	ldrb	r2, [r3, #0]
 801e15a:	187b      	adds	r3, r7, r1
 801e15c:	3201      	adds	r2, #1
 801e15e:	701a      	strb	r2, [r3, #0]
 801e160:	230e      	movs	r3, #14
 801e162:	18fb      	adds	r3, r7, r3
 801e164:	781b      	ldrb	r3, [r3, #0]
 801e166:	2b02      	cmp	r3, #2
 801e168:	d9cf      	bls.n	801e10a <USBD_Get_Interface_Number+0x2a>

	/* USER CODE BEGIN USBD_Get_Interface_Number1 */

	/* USER CODE BEGIN USBD_Get_Interface_Number1 */

	return itf_num;
 801e16a:	230f      	movs	r3, #15
 801e16c:	18fb      	adds	r3, r7, r3
 801e16e:	781b      	ldrb	r3, [r3, #0]
 801e170:	b29b      	uxth	r3, r3
}
 801e172:	0018      	movs	r0, r3
 801e174:	46bd      	mov	sp, r7
 801e176:	b005      	add	sp, #20
 801e178:	bd90      	pop	{r4, r7, pc}
 801e17a:	46c0      	nop			@ (mov r8, r8)
 801e17c:	20011e2c 	.word	0x20011e2c

0801e180 <USBD_Get_Configuration_Number>:
 * @param  class_type : Device class type
 * @param  interface_type : Device interface type
 * @retval configuration number
 */
uint16_t USBD_Get_Configuration_Number(uint8_t class_type, uint8_t interface_type)
{
 801e180:	b580      	push	{r7, lr}
 801e182:	b084      	sub	sp, #16
 801e184:	af00      	add	r7, sp, #0
 801e186:	0002      	movs	r2, r0
 801e188:	1dfb      	adds	r3, r7, #7
 801e18a:	701a      	strb	r2, [r3, #0]
 801e18c:	1dbb      	adds	r3, r7, #6
 801e18e:	1c0a      	adds	r2, r1, #0
 801e190:	701a      	strb	r2, [r3, #0]
	uint8_t cfg_num = 1U;
 801e192:	210f      	movs	r1, #15
 801e194:	187b      	adds	r3, r7, r1
 801e196:	2201      	movs	r2, #1
 801e198:	701a      	strb	r2, [r3, #0]

	/* USER CODE BEGIN USBD_Get_CONFIGURATION_Number1 */

	/* USER CODE BEGIN USBD_Get_CONFIGURATION_Number1 */

	return cfg_num;
 801e19a:	187b      	adds	r3, r7, r1
 801e19c:	781b      	ldrb	r3, [r3, #0]
 801e19e:	b29b      	uxth	r3, r3
}
 801e1a0:	0018      	movs	r0, r3
 801e1a2:	46bd      	mov	sp, r7
 801e1a4:	b004      	add	sp, #16
 801e1a6:	bd80      	pop	{r7, pc}

0801e1a8 <USBD_HID_ReportDesc>:
 *         Return the device HID Report Descriptor
 * @param  hid_type : HID Device type
 * @retval Pointer to HID Report Descriptor buffer
 */
uint8_t *USBD_HID_ReportDesc(uint8_t hid_type)
{
 801e1a8:	b580      	push	{r7, lr}
 801e1aa:	b084      	sub	sp, #16
 801e1ac:	af00      	add	r7, sp, #0
 801e1ae:	0002      	movs	r2, r0
 801e1b0:	1dfb      	adds	r3, r7, #7
 801e1b2:	701a      	strb	r2, [r3, #0]
	uint8_t *pHidReportDesc = NULL;
 801e1b4:	2300      	movs	r3, #0
 801e1b6:	60fb      	str	r3, [r7, #12]

	/* USER CODE HidReportDesc0 */

	/* USER CODE HidReportDesc0 */

	switch(hid_type)
 801e1b8:	1dfb      	adds	r3, r7, #7
 801e1ba:	781b      	ldrb	r3, [r3, #0]
 801e1bc:	2b01      	cmp	r3, #1
 801e1be:	d004      	beq.n	801e1ca <USBD_HID_ReportDesc+0x22>
 801e1c0:	2b02      	cmp	r3, #2
 801e1c2:	d105      	bne.n	801e1d0 <USBD_HID_ReportDesc+0x28>
	{
	case INTERFACE_HID_MOUSE:
		pHidReportDesc = USBD_HID_MOUSE_ReportDesc;
 801e1c4:	4b05      	ldr	r3, [pc, #20]	@ (801e1dc <USBD_HID_ReportDesc+0x34>)
 801e1c6:	60fb      	str	r3, [r7, #12]
		break;
 801e1c8:	e003      	b.n	801e1d2 <USBD_HID_ReportDesc+0x2a>

	case INTERFACE_HID_KEYBOARD:
		pHidReportDesc = USBD_HID_KEYBOARD_ReportDesc;
 801e1ca:	4b05      	ldr	r3, [pc, #20]	@ (801e1e0 <USBD_HID_ReportDesc+0x38>)
 801e1cc:	60fb      	str	r3, [r7, #12]
		break;
 801e1ce:	e000      	b.n	801e1d2 <USBD_HID_ReportDesc+0x2a>

	default:
		break;
 801e1d0:	46c0      	nop			@ (mov r8, r8)

	/* USER CODE HidReportDesc1 */

	/* USER CODE HidReportDesc1 */

	return pHidReportDesc;
 801e1d2:	68fb      	ldr	r3, [r7, #12]
}
 801e1d4:	0018      	movs	r0, r3
 801e1d6:	46bd      	mov	sp, r7
 801e1d8:	b004      	add	sp, #16
 801e1da:	bd80      	pop	{r7, pc}
 801e1dc:	20000188 	.word	0x20000188
 801e1e0:	200001d4 	.word	0x200001d4

0801e1e4 <USBD_HID_ReportDesc_length>:
 *         Return the device HID Report Descriptor
 * @param  hid_type : HID Device type
 * @retval Size of HID Report Descriptor buffer
 */
uint16_t USBD_HID_ReportDesc_length(uint8_t hid_type)
{
 801e1e4:	b580      	push	{r7, lr}
 801e1e6:	b084      	sub	sp, #16
 801e1e8:	af00      	add	r7, sp, #0
 801e1ea:	0002      	movs	r2, r0
 801e1ec:	1dfb      	adds	r3, r7, #7
 801e1ee:	701a      	strb	r2, [r3, #0]
	uint16_t ReportDesc_Size = 0;
 801e1f0:	210e      	movs	r1, #14
 801e1f2:	187b      	adds	r3, r7, r1
 801e1f4:	2200      	movs	r2, #0
 801e1f6:	801a      	strh	r2, [r3, #0]

	/* USER CODE ReportDesc_Size0 */

	/* USER CODE ReportDesc_Size0 */

	switch(hid_type)
 801e1f8:	1dfb      	adds	r3, r7, #7
 801e1fa:	781b      	ldrb	r3, [r3, #0]
 801e1fc:	2b01      	cmp	r3, #1
 801e1fe:	d005      	beq.n	801e20c <USBD_HID_ReportDesc_length+0x28>
 801e200:	2b02      	cmp	r3, #2
 801e202:	d108      	bne.n	801e216 <USBD_HID_ReportDesc_length+0x32>
	{
	case INTERFACE_HID_MOUSE:
		ReportDesc_Size = sizeof(USBD_HID_MOUSE_ReportDesc);
 801e204:	187b      	adds	r3, r7, r1
 801e206:	224a      	movs	r2, #74	@ 0x4a
 801e208:	801a      	strh	r2, [r3, #0]
		break;
 801e20a:	e005      	b.n	801e218 <USBD_HID_ReportDesc_length+0x34>

	case INTERFACE_HID_KEYBOARD:
		ReportDesc_Size = sizeof(USBD_HID_KEYBOARD_ReportDesc);
 801e20c:	230e      	movs	r3, #14
 801e20e:	18fb      	adds	r3, r7, r3
 801e210:	222d      	movs	r2, #45	@ 0x2d
 801e212:	801a      	strh	r2, [r3, #0]
		break;
 801e214:	e000      	b.n	801e218 <USBD_HID_ReportDesc_length+0x34>

	default:
		break;
 801e216:	46c0      	nop			@ (mov r8, r8)

	/* USER CODE ReportDesc_Size1 */

	/* USER CODE ReportDesc_Size1 */

	return ReportDesc_Size;
 801e218:	230e      	movs	r3, #14
 801e21a:	18fb      	adds	r3, r7, r3
 801e21c:	881b      	ldrh	r3, [r3, #0]
}
 801e21e:	0018      	movs	r0, r3
 801e220:	46bd      	mov	sp, r7
 801e222:	b004      	add	sp, #16
 801e224:	bd80      	pop	{r7, pc}

0801e226 <USBD_Desc_GetString>:
 * @param  Unicode : Formatted string buffer (Unicode)
 * @param  len : descriptor length
 * @retval None
 */
static void USBD_Desc_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801e226:	b590      	push	{r4, r7, lr}
 801e228:	b087      	sub	sp, #28
 801e22a:	af00      	add	r7, sp, #0
 801e22c:	60f8      	str	r0, [r7, #12]
 801e22e:	60b9      	str	r1, [r7, #8]
 801e230:	607a      	str	r2, [r7, #4]
	uint8_t idx = 0U;
 801e232:	2417      	movs	r4, #23
 801e234:	193b      	adds	r3, r7, r4
 801e236:	2200      	movs	r2, #0
 801e238:	701a      	strb	r2, [r3, #0]
	uint8_t *pdesc;

	if (desc == NULL)
 801e23a:	68fb      	ldr	r3, [r7, #12]
 801e23c:	2b00      	cmp	r3, #0
 801e23e:	d029      	beq.n	801e294 <USBD_Desc_GetString+0x6e>
	{
		return;
	}

	pdesc = desc;
 801e240:	68fb      	ldr	r3, [r7, #12]
 801e242:	613b      	str	r3, [r7, #16]
	*len = (uint16_t)USBD_Desc_GetLen(pdesc);
 801e244:	693b      	ldr	r3, [r7, #16]
 801e246:	0018      	movs	r0, r3
 801e248:	f000 f828 	bl	801e29c <USBD_Desc_GetLen>
 801e24c:	0003      	movs	r3, r0
 801e24e:	001a      	movs	r2, r3
 801e250:	687b      	ldr	r3, [r7, #4]
 801e252:	801a      	strh	r2, [r3, #0]

	unicode[idx++] = *(uint8_t *)len;
 801e254:	193b      	adds	r3, r7, r4
 801e256:	781b      	ldrb	r3, [r3, #0]
 801e258:	193a      	adds	r2, r7, r4
 801e25a:	1c59      	adds	r1, r3, #1
 801e25c:	7011      	strb	r1, [r2, #0]
 801e25e:	001a      	movs	r2, r3
 801e260:	68bb      	ldr	r3, [r7, #8]
 801e262:	189b      	adds	r3, r3, r2
 801e264:	687a      	ldr	r2, [r7, #4]
 801e266:	7812      	ldrb	r2, [r2, #0]
 801e268:	701a      	strb	r2, [r3, #0]

	while (*pdesc != (uint8_t)'\0')
 801e26a:	e00e      	b.n	801e28a <USBD_Desc_GetString+0x64>
	{
		unicode[idx++] = *pdesc;
 801e26c:	2217      	movs	r2, #23
 801e26e:	18bb      	adds	r3, r7, r2
 801e270:	781b      	ldrb	r3, [r3, #0]
 801e272:	18ba      	adds	r2, r7, r2
 801e274:	1c59      	adds	r1, r3, #1
 801e276:	7011      	strb	r1, [r2, #0]
 801e278:	001a      	movs	r2, r3
 801e27a:	68bb      	ldr	r3, [r7, #8]
 801e27c:	189b      	adds	r3, r3, r2
 801e27e:	693a      	ldr	r2, [r7, #16]
 801e280:	7812      	ldrb	r2, [r2, #0]
 801e282:	701a      	strb	r2, [r3, #0]
		pdesc++;
 801e284:	693b      	ldr	r3, [r7, #16]
 801e286:	3301      	adds	r3, #1
 801e288:	613b      	str	r3, [r7, #16]
	while (*pdesc != (uint8_t)'\0')
 801e28a:	693b      	ldr	r3, [r7, #16]
 801e28c:	781b      	ldrb	r3, [r3, #0]
 801e28e:	2b00      	cmp	r3, #0
 801e290:	d1ec      	bne.n	801e26c <USBD_Desc_GetString+0x46>
 801e292:	e000      	b.n	801e296 <USBD_Desc_GetString+0x70>
		return;
 801e294:	46c0      	nop			@ (mov r8, r8)
	}
}
 801e296:	46bd      	mov	sp, r7
 801e298:	b007      	add	sp, #28
 801e29a:	bd90      	pop	{r4, r7, pc}

0801e29c <USBD_Desc_GetLen>:
 *         return the string length
 * @param  buf : pointer to the ASCII string buffer
 * @retval string length
 */
static uint8_t USBD_Desc_GetLen(uint8_t *buf)
{
 801e29c:	b580      	push	{r7, lr}
 801e29e:	b084      	sub	sp, #16
 801e2a0:	af00      	add	r7, sp, #0
 801e2a2:	6078      	str	r0, [r7, #4]
	uint8_t  len = 0U;
 801e2a4:	230f      	movs	r3, #15
 801e2a6:	18fb      	adds	r3, r7, r3
 801e2a8:	2200      	movs	r2, #0
 801e2aa:	701a      	strb	r2, [r3, #0]
	uint8_t *pbuff = buf;
 801e2ac:	687b      	ldr	r3, [r7, #4]
 801e2ae:	60bb      	str	r3, [r7, #8]

	while (*pbuff != (uint8_t)'\0')
 801e2b0:	e008      	b.n	801e2c4 <USBD_Desc_GetLen+0x28>
	{
		len++;
 801e2b2:	210f      	movs	r1, #15
 801e2b4:	187b      	adds	r3, r7, r1
 801e2b6:	781a      	ldrb	r2, [r3, #0]
 801e2b8:	187b      	adds	r3, r7, r1
 801e2ba:	3201      	adds	r2, #1
 801e2bc:	701a      	strb	r2, [r3, #0]
		pbuff++;
 801e2be:	68bb      	ldr	r3, [r7, #8]
 801e2c0:	3301      	adds	r3, #1
 801e2c2:	60bb      	str	r3, [r7, #8]
	while (*pbuff != (uint8_t)'\0')
 801e2c4:	68bb      	ldr	r3, [r7, #8]
 801e2c6:	781b      	ldrb	r3, [r3, #0]
 801e2c8:	2b00      	cmp	r3, #0
 801e2ca:	d1f2      	bne.n	801e2b2 <USBD_Desc_GetLen+0x16>
	}

	return len;
 801e2cc:	230f      	movs	r3, #15
 801e2ce:	18fb      	adds	r3, r7, r3
 801e2d0:	781b      	ldrb	r3, [r3, #0]
}
 801e2d2:	0018      	movs	r0, r3
 801e2d4:	46bd      	mov	sp, r7
 801e2d6:	b004      	add	sp, #16
 801e2d8:	bd80      	pop	{r7, pc}
	...

0801e2dc <USBD_Device_Framework_Builder>:
 */
static uint8_t *USBD_Device_Framework_Builder(USBD_DevClassHandleTypeDef *pdev,
		uint8_t *pDevFrameWorkDesc,
		uint8_t *UserClassInstance,
		uint8_t Speed)
{
 801e2dc:	b580      	push	{r7, lr}
 801e2de:	b088      	sub	sp, #32
 801e2e0:	af02      	add	r7, sp, #8
 801e2e2:	60f8      	str	r0, [r7, #12]
 801e2e4:	60b9      	str	r1, [r7, #8]
 801e2e6:	607a      	str	r2, [r7, #4]
 801e2e8:	001a      	movs	r2, r3
 801e2ea:	1cfb      	adds	r3, r7, #3
 801e2ec:	701a      	strb	r2, [r3, #0]
	static USBD_DeviceDescTypedef   *pDevDesc;
	static USBD_DevQualiDescTypedef *pDevQualDesc;
	uint8_t Idx_Instance = 0U;
 801e2ee:	2317      	movs	r3, #23
 801e2f0:	18fb      	adds	r3, r7, r3
 801e2f2:	2200      	movs	r2, #0
 801e2f4:	701a      	strb	r2, [r3, #0]

	/* Set Dev and conf descriptors size to 0 */
	pdev->CurrConfDescSz = 0U;
 801e2f6:	68fa      	ldr	r2, [r7, #12]
 801e2f8:	2392      	movs	r3, #146	@ 0x92
 801e2fa:	005b      	lsls	r3, r3, #1
 801e2fc:	2100      	movs	r1, #0
 801e2fe:	50d1      	str	r1, [r2, r3]
	pdev->CurrDevDescSz = 0U;
 801e300:	68fa      	ldr	r2, [r7, #12]
 801e302:	2390      	movs	r3, #144	@ 0x90
 801e304:	005b      	lsls	r3, r3, #1
 801e306:	2100      	movs	r1, #0
 801e308:	50d1      	str	r1, [r2, r3]

	/* Set the pointer to the device descriptor area*/
	pDevDesc = (USBD_DeviceDescTypedef *)pDevFrameWorkDesc;
 801e30a:	4b89      	ldr	r3, [pc, #548]	@ (801e530 <USBD_Device_Framework_Builder+0x254>)
 801e30c:	68ba      	ldr	r2, [r7, #8]
 801e30e:	601a      	str	r2, [r3, #0]

	/* Start building the generic device descriptor common part */
	pDevDesc->bLength = (uint8_t)sizeof(USBD_DeviceDescTypedef);
 801e310:	4b87      	ldr	r3, [pc, #540]	@ (801e530 <USBD_Device_Framework_Builder+0x254>)
 801e312:	681b      	ldr	r3, [r3, #0]
 801e314:	2212      	movs	r2, #18
 801e316:	701a      	strb	r2, [r3, #0]
	pDevDesc->bDescriptorType = UX_DEVICE_DESCRIPTOR_ITEM;
 801e318:	4b85      	ldr	r3, [pc, #532]	@ (801e530 <USBD_Device_Framework_Builder+0x254>)
 801e31a:	681b      	ldr	r3, [r3, #0]
 801e31c:	2201      	movs	r2, #1
 801e31e:	705a      	strb	r2, [r3, #1]
	pDevDesc->bcdUSB = USB_BCDUSB;
 801e320:	4b83      	ldr	r3, [pc, #524]	@ (801e530 <USBD_Device_Framework_Builder+0x254>)
 801e322:	681b      	ldr	r3, [r3, #0]
 801e324:	789a      	ldrb	r2, [r3, #2]
 801e326:	2100      	movs	r1, #0
 801e328:	400a      	ands	r2, r1
 801e32a:	709a      	strb	r2, [r3, #2]
 801e32c:	78da      	ldrb	r2, [r3, #3]
 801e32e:	2100      	movs	r1, #0
 801e330:	400a      	ands	r2, r1
 801e332:	1c11      	adds	r1, r2, #0
 801e334:	2202      	movs	r2, #2
 801e336:	430a      	orrs	r2, r1
 801e338:	70da      	strb	r2, [r3, #3]
	pDevDesc->bDeviceClass = 0x00;
 801e33a:	4b7d      	ldr	r3, [pc, #500]	@ (801e530 <USBD_Device_Framework_Builder+0x254>)
 801e33c:	681b      	ldr	r3, [r3, #0]
 801e33e:	2200      	movs	r2, #0
 801e340:	711a      	strb	r2, [r3, #4]
	pDevDesc->bDeviceSubClass = 0x00;
 801e342:	4b7b      	ldr	r3, [pc, #492]	@ (801e530 <USBD_Device_Framework_Builder+0x254>)
 801e344:	681b      	ldr	r3, [r3, #0]
 801e346:	2200      	movs	r2, #0
 801e348:	715a      	strb	r2, [r3, #5]
	pDevDesc->bDeviceProtocol = 0x00;
 801e34a:	4b79      	ldr	r3, [pc, #484]	@ (801e530 <USBD_Device_Framework_Builder+0x254>)
 801e34c:	681b      	ldr	r3, [r3, #0]
 801e34e:	2200      	movs	r2, #0
 801e350:	719a      	strb	r2, [r3, #6]
	pDevDesc->bMaxPacketSize = USBD_MAX_EP0_SIZE;
 801e352:	4b77      	ldr	r3, [pc, #476]	@ (801e530 <USBD_Device_Framework_Builder+0x254>)
 801e354:	681b      	ldr	r3, [r3, #0]
 801e356:	2240      	movs	r2, #64	@ 0x40
 801e358:	71da      	strb	r2, [r3, #7]
	pDevDesc->idVendor = USBD_VID;
 801e35a:	4b75      	ldr	r3, [pc, #468]	@ (801e530 <USBD_Device_Framework_Builder+0x254>)
 801e35c:	681b      	ldr	r3, [r3, #0]
 801e35e:	7a1a      	ldrb	r2, [r3, #8]
 801e360:	2100      	movs	r1, #0
 801e362:	400a      	ands	r2, r1
 801e364:	1c11      	adds	r1, r2, #0
 801e366:	227d      	movs	r2, #125	@ 0x7d
 801e368:	4252      	negs	r2, r2
 801e36a:	430a      	orrs	r2, r1
 801e36c:	721a      	strb	r2, [r3, #8]
 801e36e:	7a5a      	ldrb	r2, [r3, #9]
 801e370:	2100      	movs	r1, #0
 801e372:	400a      	ands	r2, r1
 801e374:	1c11      	adds	r1, r2, #0
 801e376:	2204      	movs	r2, #4
 801e378:	430a      	orrs	r2, r1
 801e37a:	725a      	strb	r2, [r3, #9]
	pDevDesc->idProduct = USBD_PID;
 801e37c:	4b6c      	ldr	r3, [pc, #432]	@ (801e530 <USBD_Device_Framework_Builder+0x254>)
 801e37e:	681b      	ldr	r3, [r3, #0]
 801e380:	7a9a      	ldrb	r2, [r3, #10]
 801e382:	2100      	movs	r1, #0
 801e384:	400a      	ands	r2, r1
 801e386:	1c11      	adds	r1, r2, #0
 801e388:	2250      	movs	r2, #80	@ 0x50
 801e38a:	430a      	orrs	r2, r1
 801e38c:	729a      	strb	r2, [r3, #10]
 801e38e:	7ada      	ldrb	r2, [r3, #11]
 801e390:	2100      	movs	r1, #0
 801e392:	400a      	ands	r2, r1
 801e394:	1c11      	adds	r1, r2, #0
 801e396:	2257      	movs	r2, #87	@ 0x57
 801e398:	430a      	orrs	r2, r1
 801e39a:	72da      	strb	r2, [r3, #11]
	pDevDesc->bcdDevice = 0x0200;
 801e39c:	4b64      	ldr	r3, [pc, #400]	@ (801e530 <USBD_Device_Framework_Builder+0x254>)
 801e39e:	681b      	ldr	r3, [r3, #0]
 801e3a0:	7b1a      	ldrb	r2, [r3, #12]
 801e3a2:	2100      	movs	r1, #0
 801e3a4:	400a      	ands	r2, r1
 801e3a6:	731a      	strb	r2, [r3, #12]
 801e3a8:	7b5a      	ldrb	r2, [r3, #13]
 801e3aa:	2100      	movs	r1, #0
 801e3ac:	400a      	ands	r2, r1
 801e3ae:	1c11      	adds	r1, r2, #0
 801e3b0:	2202      	movs	r2, #2
 801e3b2:	430a      	orrs	r2, r1
 801e3b4:	735a      	strb	r2, [r3, #13]
	pDevDesc->iManufacturer = USBD_IDX_MFC_STR;
 801e3b6:	4b5e      	ldr	r3, [pc, #376]	@ (801e530 <USBD_Device_Framework_Builder+0x254>)
 801e3b8:	681b      	ldr	r3, [r3, #0]
 801e3ba:	2201      	movs	r2, #1
 801e3bc:	739a      	strb	r2, [r3, #14]
	pDevDesc->iProduct = USBD_IDX_PRODUCT_STR;
 801e3be:	4b5c      	ldr	r3, [pc, #368]	@ (801e530 <USBD_Device_Framework_Builder+0x254>)
 801e3c0:	681b      	ldr	r3, [r3, #0]
 801e3c2:	2202      	movs	r2, #2
 801e3c4:	73da      	strb	r2, [r3, #15]
	pDevDesc->iSerialNumber = USBD_IDX_SERIAL_STR;
 801e3c6:	4b5a      	ldr	r3, [pc, #360]	@ (801e530 <USBD_Device_Framework_Builder+0x254>)
 801e3c8:	681b      	ldr	r3, [r3, #0]
 801e3ca:	2203      	movs	r2, #3
 801e3cc:	741a      	strb	r2, [r3, #16]
	pDevDesc->bNumConfigurations = USBD_MAX_NUM_CONFIGURATION;
 801e3ce:	4b58      	ldr	r3, [pc, #352]	@ (801e530 <USBD_Device_Framework_Builder+0x254>)
 801e3d0:	681b      	ldr	r3, [r3, #0]
 801e3d2:	2201      	movs	r2, #1
 801e3d4:	745a      	strb	r2, [r3, #17]
	pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DeviceDescTypedef);
 801e3d6:	68fa      	ldr	r2, [r7, #12]
 801e3d8:	2390      	movs	r3, #144	@ 0x90
 801e3da:	005b      	lsls	r3, r3, #1
 801e3dc:	58d3      	ldr	r3, [r2, r3]
 801e3de:	3312      	adds	r3, #18
 801e3e0:	0019      	movs	r1, r3
 801e3e2:	68fa      	ldr	r2, [r7, #12]
 801e3e4:	2390      	movs	r3, #144	@ 0x90
 801e3e6:	005b      	lsls	r3, r3, #1
 801e3e8:	50d1      	str	r1, [r2, r3]

	/* Check if USBx is in high speed mode to add qualifier descriptor */
	if (Speed == USBD_HIGH_SPEED)
 801e3ea:	1cfb      	adds	r3, r7, #3
 801e3ec:	781b      	ldrb	r3, [r3, #0]
 801e3ee:	2b01      	cmp	r3, #1
 801e3f0:	d172      	bne.n	801e4d8 <USBD_Device_Framework_Builder+0x1fc>
	{
		pDevQualDesc = (USBD_DevQualiDescTypedef *)(pDevFrameWorkDesc + pdev->CurrDevDescSz);
 801e3f2:	68fa      	ldr	r2, [r7, #12]
 801e3f4:	2390      	movs	r3, #144	@ 0x90
 801e3f6:	005b      	lsls	r3, r3, #1
 801e3f8:	58d3      	ldr	r3, [r2, r3]
 801e3fa:	68ba      	ldr	r2, [r7, #8]
 801e3fc:	18d2      	adds	r2, r2, r3
 801e3fe:	4b4d      	ldr	r3, [pc, #308]	@ (801e534 <USBD_Device_Framework_Builder+0x258>)
 801e400:	601a      	str	r2, [r3, #0]
		pDevQualDesc->bLength = (uint8_t)sizeof(USBD_DevQualiDescTypedef);
 801e402:	4b4c      	ldr	r3, [pc, #304]	@ (801e534 <USBD_Device_Framework_Builder+0x258>)
 801e404:	681b      	ldr	r3, [r3, #0]
 801e406:	220a      	movs	r2, #10
 801e408:	701a      	strb	r2, [r3, #0]
		pDevQualDesc->bDescriptorType = UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM;
 801e40a:	4b4a      	ldr	r3, [pc, #296]	@ (801e534 <USBD_Device_Framework_Builder+0x258>)
 801e40c:	681b      	ldr	r3, [r3, #0]
 801e40e:	2206      	movs	r2, #6
 801e410:	705a      	strb	r2, [r3, #1]
		pDevQualDesc->bcdDevice = 0x0200;
 801e412:	4b48      	ldr	r3, [pc, #288]	@ (801e534 <USBD_Device_Framework_Builder+0x258>)
 801e414:	681b      	ldr	r3, [r3, #0]
 801e416:	789a      	ldrb	r2, [r3, #2]
 801e418:	2100      	movs	r1, #0
 801e41a:	400a      	ands	r2, r1
 801e41c:	709a      	strb	r2, [r3, #2]
 801e41e:	78da      	ldrb	r2, [r3, #3]
 801e420:	2100      	movs	r1, #0
 801e422:	400a      	ands	r2, r1
 801e424:	1c11      	adds	r1, r2, #0
 801e426:	2202      	movs	r2, #2
 801e428:	430a      	orrs	r2, r1
 801e42a:	70da      	strb	r2, [r3, #3]
		pDevQualDesc->Class = 0x00;
 801e42c:	4b41      	ldr	r3, [pc, #260]	@ (801e534 <USBD_Device_Framework_Builder+0x258>)
 801e42e:	681b      	ldr	r3, [r3, #0]
 801e430:	2200      	movs	r2, #0
 801e432:	711a      	strb	r2, [r3, #4]
		pDevQualDesc->SubClass = 0x00;
 801e434:	4b3f      	ldr	r3, [pc, #252]	@ (801e534 <USBD_Device_Framework_Builder+0x258>)
 801e436:	681b      	ldr	r3, [r3, #0]
 801e438:	2200      	movs	r2, #0
 801e43a:	715a      	strb	r2, [r3, #5]
		pDevQualDesc->Protocol = 0x00;
 801e43c:	4b3d      	ldr	r3, [pc, #244]	@ (801e534 <USBD_Device_Framework_Builder+0x258>)
 801e43e:	681b      	ldr	r3, [r3, #0]
 801e440:	2200      	movs	r2, #0
 801e442:	719a      	strb	r2, [r3, #6]
		pDevQualDesc->bMaxPacketSize = 0x40;
 801e444:	4b3b      	ldr	r3, [pc, #236]	@ (801e534 <USBD_Device_Framework_Builder+0x258>)
 801e446:	681b      	ldr	r3, [r3, #0]
 801e448:	2240      	movs	r2, #64	@ 0x40
 801e44a:	71da      	strb	r2, [r3, #7]
		pDevQualDesc->bNumConfigurations = 0x01;
 801e44c:	4b39      	ldr	r3, [pc, #228]	@ (801e534 <USBD_Device_Framework_Builder+0x258>)
 801e44e:	681b      	ldr	r3, [r3, #0]
 801e450:	2201      	movs	r2, #1
 801e452:	721a      	strb	r2, [r3, #8]
		pDevQualDesc->bReserved = 0x00;
 801e454:	4b37      	ldr	r3, [pc, #220]	@ (801e534 <USBD_Device_Framework_Builder+0x258>)
 801e456:	681b      	ldr	r3, [r3, #0]
 801e458:	2200      	movs	r2, #0
 801e45a:	725a      	strb	r2, [r3, #9]
		pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DevQualiDescTypedef);
 801e45c:	68fa      	ldr	r2, [r7, #12]
 801e45e:	2390      	movs	r3, #144	@ 0x90
 801e460:	005b      	lsls	r3, r3, #1
 801e462:	58d3      	ldr	r3, [r2, r3]
 801e464:	330a      	adds	r3, #10
 801e466:	0019      	movs	r1, r3
 801e468:	68fa      	ldr	r2, [r7, #12]
 801e46a:	2390      	movs	r3, #144	@ 0x90
 801e46c:	005b      	lsls	r3, r3, #1
 801e46e:	50d1      	str	r1, [r2, r3]
	}

	/* Build the device framework */
	while (Idx_Instance < USBD_MAX_SUPPORTED_CLASS)
 801e470:	e032      	b.n	801e4d8 <USBD_Device_Framework_Builder+0x1fc>
	{
		if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801e472:	68fb      	ldr	r3, [r7, #12]
 801e474:	685b      	ldr	r3, [r3, #4]
 801e476:	2b02      	cmp	r3, #2
 801e478:	d828      	bhi.n	801e4cc <USBD_Device_Framework_Builder+0x1f0>
				(pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 801e47a:	68fb      	ldr	r3, [r7, #12]
 801e47c:	689b      	ldr	r3, [r3, #8]
		if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801e47e:	2b02      	cmp	r3, #2
 801e480:	d824      	bhi.n	801e4cc <USBD_Device_Framework_Builder+0x1f0>
				(UserClassInstance[Idx_Instance] != CLASS_TYPE_NONE))
 801e482:	2117      	movs	r1, #23
 801e484:	187b      	adds	r3, r7, r1
 801e486:	781b      	ldrb	r3, [r3, #0]
 801e488:	687a      	ldr	r2, [r7, #4]
 801e48a:	18d3      	adds	r3, r2, r3
 801e48c:	781b      	ldrb	r3, [r3, #0]
				(pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 801e48e:	2b00      	cmp	r3, #0
 801e490:	d01c      	beq.n	801e4cc <USBD_Device_Framework_Builder+0x1f0>
		{
			/* Call the composite class builder */
			(void)USBD_FrameWork_AddClass(pdev,
					(USBD_CompositeClassTypeDef)UserClassInstance[Idx_Instance],
 801e492:	187b      	adds	r3, r7, r1
 801e494:	781b      	ldrb	r3, [r3, #0]
 801e496:	687a      	ldr	r2, [r7, #4]
 801e498:	18d3      	adds	r3, r2, r3
			(void)USBD_FrameWork_AddClass(pdev,
 801e49a:	7819      	ldrb	r1, [r3, #0]
					0, Speed,
					(pDevFrameWorkDesc + pdev->CurrDevDescSz));
 801e49c:	68fa      	ldr	r2, [r7, #12]
 801e49e:	2390      	movs	r3, #144	@ 0x90
 801e4a0:	005b      	lsls	r3, r3, #1
 801e4a2:	58d3      	ldr	r3, [r2, r3]
			(void)USBD_FrameWork_AddClass(pdev,
 801e4a4:	68ba      	ldr	r2, [r7, #8]
 801e4a6:	18d3      	adds	r3, r2, r3
 801e4a8:	1cfa      	adds	r2, r7, #3
 801e4aa:	7812      	ldrb	r2, [r2, #0]
 801e4ac:	68f8      	ldr	r0, [r7, #12]
 801e4ae:	9300      	str	r3, [sp, #0]
 801e4b0:	0013      	movs	r3, r2
 801e4b2:	2200      	movs	r2, #0
 801e4b4:	f000 f840 	bl	801e538 <USBD_FrameWork_AddClass>

			/* Increment the ClassId for the next occurrence */
			pdev->classId ++;
 801e4b8:	68fb      	ldr	r3, [r7, #12]
 801e4ba:	685b      	ldr	r3, [r3, #4]
 801e4bc:	1c5a      	adds	r2, r3, #1
 801e4be:	68fb      	ldr	r3, [r7, #12]
 801e4c0:	605a      	str	r2, [r3, #4]
			pdev->NumClasses ++;
 801e4c2:	68fb      	ldr	r3, [r7, #12]
 801e4c4:	689b      	ldr	r3, [r3, #8]
 801e4c6:	1c5a      	adds	r2, r3, #1
 801e4c8:	68fb      	ldr	r3, [r7, #12]
 801e4ca:	609a      	str	r2, [r3, #8]
		}

		Idx_Instance++;
 801e4cc:	2117      	movs	r1, #23
 801e4ce:	187b      	adds	r3, r7, r1
 801e4d0:	781a      	ldrb	r2, [r3, #0]
 801e4d2:	187b      	adds	r3, r7, r1
 801e4d4:	3201      	adds	r2, #1
 801e4d6:	701a      	strb	r2, [r3, #0]
	while (Idx_Instance < USBD_MAX_SUPPORTED_CLASS)
 801e4d8:	2317      	movs	r3, #23
 801e4da:	18fb      	adds	r3, r7, r3
 801e4dc:	781b      	ldrb	r3, [r3, #0]
 801e4de:	2b02      	cmp	r3, #2
 801e4e0:	d9c7      	bls.n	801e472 <USBD_Device_Framework_Builder+0x196>
	}

	/* Check if there is a composite class and update device class */
	if (pdev->NumClasses > 1)
 801e4e2:	68fb      	ldr	r3, [r7, #12]
 801e4e4:	689b      	ldr	r3, [r3, #8]
 801e4e6:	2b01      	cmp	r3, #1
 801e4e8:	d90c      	bls.n	801e504 <USBD_Device_Framework_Builder+0x228>
	{
		pDevDesc->bDeviceClass = 0xEF;
 801e4ea:	4b11      	ldr	r3, [pc, #68]	@ (801e530 <USBD_Device_Framework_Builder+0x254>)
 801e4ec:	681b      	ldr	r3, [r3, #0]
 801e4ee:	22ef      	movs	r2, #239	@ 0xef
 801e4f0:	711a      	strb	r2, [r3, #4]
		pDevDesc->bDeviceSubClass = 0x02;
 801e4f2:	4b0f      	ldr	r3, [pc, #60]	@ (801e530 <USBD_Device_Framework_Builder+0x254>)
 801e4f4:	681b      	ldr	r3, [r3, #0]
 801e4f6:	2202      	movs	r2, #2
 801e4f8:	715a      	strb	r2, [r3, #5]
		pDevDesc->bDeviceProtocol = 0x01;
 801e4fa:	4b0d      	ldr	r3, [pc, #52]	@ (801e530 <USBD_Device_Framework_Builder+0x254>)
 801e4fc:	681b      	ldr	r3, [r3, #0]
 801e4fe:	2201      	movs	r2, #1
 801e500:	719a      	strb	r2, [r3, #6]
 801e502:	e00f      	b.n	801e524 <USBD_Device_Framework_Builder+0x248>
	}
	else
	{
		/* Check if the CDC ACM class is set and update device class */
		if (UserClassInstance[0] == CLASS_TYPE_CDC_ACM)
 801e504:	687b      	ldr	r3, [r7, #4]
 801e506:	781b      	ldrb	r3, [r3, #0]
 801e508:	2b02      	cmp	r3, #2
 801e50a:	d10b      	bne.n	801e524 <USBD_Device_Framework_Builder+0x248>
		{
			pDevDesc->bDeviceClass = 0x02;
 801e50c:	4b08      	ldr	r3, [pc, #32]	@ (801e530 <USBD_Device_Framework_Builder+0x254>)
 801e50e:	681b      	ldr	r3, [r3, #0]
 801e510:	2202      	movs	r2, #2
 801e512:	711a      	strb	r2, [r3, #4]
			pDevDesc->bDeviceSubClass = 0x02;
 801e514:	4b06      	ldr	r3, [pc, #24]	@ (801e530 <USBD_Device_Framework_Builder+0x254>)
 801e516:	681b      	ldr	r3, [r3, #0]
 801e518:	2202      	movs	r2, #2
 801e51a:	715a      	strb	r2, [r3, #5]
			pDevDesc->bDeviceProtocol = 0x00;
 801e51c:	4b04      	ldr	r3, [pc, #16]	@ (801e530 <USBD_Device_Framework_Builder+0x254>)
 801e51e:	681b      	ldr	r3, [r3, #0]
 801e520:	2200      	movs	r2, #0
 801e522:	719a      	strb	r2, [r3, #6]
		}
	}

	return pDevFrameWorkDesc;
 801e524:	68bb      	ldr	r3, [r7, #8]
}
 801e526:	0018      	movs	r0, r3
 801e528:	46bd      	mov	sp, r7
 801e52a:	b006      	add	sp, #24
 801e52c:	bd80      	pop	{r7, pc}
 801e52e:	46c0      	nop			@ (mov r8, r8)
 801e530:	20012310 	.word	0x20012310
 801e534:	20012314 	.word	0x20012314

0801e538 <USBD_FrameWork_AddClass>:
 */
uint8_t  USBD_FrameWork_AddClass(USBD_DevClassHandleTypeDef *pdev,
		USBD_CompositeClassTypeDef class,
		uint8_t cfgidx, uint8_t Speed,
		uint8_t *pCmpstConfDesc)
{
 801e538:	b590      	push	{r4, r7, lr}
 801e53a:	b083      	sub	sp, #12
 801e53c:	af00      	add	r7, sp, #0
 801e53e:	6078      	str	r0, [r7, #4]
 801e540:	000c      	movs	r4, r1
 801e542:	0010      	movs	r0, r2
 801e544:	0019      	movs	r1, r3
 801e546:	1cfb      	adds	r3, r7, #3
 801e548:	1c22      	adds	r2, r4, #0
 801e54a:	701a      	strb	r2, [r3, #0]
 801e54c:	1cbb      	adds	r3, r7, #2
 801e54e:	1c02      	adds	r2, r0, #0
 801e550:	701a      	strb	r2, [r3, #0]
 801e552:	1c7b      	adds	r3, r7, #1
 801e554:	1c0a      	adds	r2, r1, #0
 801e556:	701a      	strb	r2, [r3, #0]
	static uint8_t interface_idx = 0U;

	if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801e558:	687b      	ldr	r3, [r7, #4]
 801e55a:	685b      	ldr	r3, [r3, #4]
 801e55c:	2b02      	cmp	r3, #2
 801e55e:	d850      	bhi.n	801e602 <USBD_FrameWork_AddClass+0xca>
			(pdev->tclasslist[pdev->classId].Active == 0U))
 801e560:	687b      	ldr	r3, [r7, #4]
 801e562:	685b      	ldr	r3, [r3, #4]
 801e564:	687a      	ldr	r2, [r7, #4]
 801e566:	215c      	movs	r1, #92	@ 0x5c
 801e568:	434b      	muls	r3, r1
 801e56a:	18d3      	adds	r3, r2, r3
 801e56c:	3318      	adds	r3, #24
 801e56e:	681b      	ldr	r3, [r3, #0]
	if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801e570:	2b00      	cmp	r3, #0
 801e572:	d146      	bne.n	801e602 <USBD_FrameWork_AddClass+0xca>
	{
		/* Store the class parameters in the global tab */
		pdev->tclasslist[pdev->classId].ClassId = pdev->classId;
 801e574:	687b      	ldr	r3, [r7, #4]
 801e576:	6858      	ldr	r0, [r3, #4]
 801e578:	687b      	ldr	r3, [r7, #4]
 801e57a:	685a      	ldr	r2, [r3, #4]
 801e57c:	6879      	ldr	r1, [r7, #4]
 801e57e:	235c      	movs	r3, #92	@ 0x5c
 801e580:	4343      	muls	r3, r0
 801e582:	18cb      	adds	r3, r1, r3
 801e584:	3310      	adds	r3, #16
 801e586:	601a      	str	r2, [r3, #0]
		pdev->tclasslist[pdev->classId].Active = 1U;
 801e588:	687b      	ldr	r3, [r7, #4]
 801e58a:	685b      	ldr	r3, [r3, #4]
 801e58c:	687a      	ldr	r2, [r7, #4]
 801e58e:	215c      	movs	r1, #92	@ 0x5c
 801e590:	434b      	muls	r3, r1
 801e592:	18d3      	adds	r3, r2, r3
 801e594:	3318      	adds	r3, #24
 801e596:	2201      	movs	r2, #1
 801e598:	601a      	str	r2, [r3, #0]
		pdev->tclasslist[pdev->classId].ClassType = class;
 801e59a:	687b      	ldr	r3, [r7, #4]
 801e59c:	685b      	ldr	r3, [r3, #4]
 801e59e:	687a      	ldr	r2, [r7, #4]
 801e5a0:	215c      	movs	r1, #92	@ 0x5c
 801e5a2:	434b      	muls	r3, r1
 801e5a4:	18d3      	adds	r3, r2, r3
 801e5a6:	330c      	adds	r3, #12
 801e5a8:	1cfa      	adds	r2, r7, #3
 801e5aa:	7812      	ldrb	r2, [r2, #0]
 801e5ac:	701a      	strb	r2, [r3, #0]

		if (class == CLASS_TYPE_HID)
 801e5ae:	1cfb      	adds	r3, r7, #3
 801e5b0:	781b      	ldrb	r3, [r3, #0]
 801e5b2:	2b01      	cmp	r3, #1
 801e5b4:	d11a      	bne.n	801e5ec <USBD_FrameWork_AddClass+0xb4>
		{
			pdev->tclasslist[pdev->classId].InterfaceType = UserHIDInterface[interface_idx];
 801e5b6:	4b15      	ldr	r3, [pc, #84]	@ (801e60c <USBD_FrameWork_AddClass+0xd4>)
 801e5b8:	781b      	ldrb	r3, [r3, #0]
 801e5ba:	0019      	movs	r1, r3
 801e5bc:	687b      	ldr	r3, [r7, #4]
 801e5be:	685b      	ldr	r3, [r3, #4]
 801e5c0:	4a13      	ldr	r2, [pc, #76]	@ (801e610 <USBD_FrameWork_AddClass+0xd8>)
 801e5c2:	5c50      	ldrb	r0, [r2, r1]
 801e5c4:	687a      	ldr	r2, [r7, #4]
 801e5c6:	215c      	movs	r1, #92	@ 0x5c
 801e5c8:	434b      	muls	r3, r1
 801e5ca:	18d3      	adds	r3, r2, r3
 801e5cc:	3314      	adds	r3, #20
 801e5ce:	1c02      	adds	r2, r0, #0
 801e5d0:	701a      	strb	r2, [r3, #0]

			interface_idx++;
 801e5d2:	4b0e      	ldr	r3, [pc, #56]	@ (801e60c <USBD_FrameWork_AddClass+0xd4>)
 801e5d4:	781b      	ldrb	r3, [r3, #0]
 801e5d6:	3301      	adds	r3, #1
 801e5d8:	b2da      	uxtb	r2, r3
 801e5da:	4b0c      	ldr	r3, [pc, #48]	@ (801e60c <USBD_FrameWork_AddClass+0xd4>)
 801e5dc:	701a      	strb	r2, [r3, #0]

			if (interface_idx == sizeof(UserHIDInterface))
 801e5de:	4b0b      	ldr	r3, [pc, #44]	@ (801e60c <USBD_FrameWork_AddClass+0xd4>)
 801e5e0:	781b      	ldrb	r3, [r3, #0]
 801e5e2:	2b02      	cmp	r3, #2
 801e5e4:	d102      	bne.n	801e5ec <USBD_FrameWork_AddClass+0xb4>
			{
				interface_idx = 0U;
 801e5e6:	4b09      	ldr	r3, [pc, #36]	@ (801e60c <USBD_FrameWork_AddClass+0xd4>)
 801e5e8:	2200      	movs	r2, #0
 801e5ea:	701a      	strb	r2, [r3, #0]
			}
		}

		/* Call configuration descriptor builder and endpoint configuration builder */
		if (USBD_FrameWork_AddToConfDesc(pdev, Speed, pCmpstConfDesc) != UX_SUCCESS)
 801e5ec:	69ba      	ldr	r2, [r7, #24]
 801e5ee:	1c7b      	adds	r3, r7, #1
 801e5f0:	7819      	ldrb	r1, [r3, #0]
 801e5f2:	687b      	ldr	r3, [r7, #4]
 801e5f4:	0018      	movs	r0, r3
 801e5f6:	f000 f80d 	bl	801e614 <USBD_FrameWork_AddToConfDesc>
 801e5fa:	1e03      	subs	r3, r0, #0
 801e5fc:	d001      	beq.n	801e602 <USBD_FrameWork_AddClass+0xca>
		{
			return UX_ERROR;
 801e5fe:	23ff      	movs	r3, #255	@ 0xff
 801e600:	e000      	b.n	801e604 <USBD_FrameWork_AddClass+0xcc>
		}
	}

	UNUSED(cfgidx);

	return UX_SUCCESS;
 801e602:	2300      	movs	r3, #0
}
 801e604:	0018      	movs	r0, r3
 801e606:	46bd      	mov	sp, r7
 801e608:	b003      	add	sp, #12
 801e60a:	bd90      	pop	{r4, r7, pc}
 801e60c:	20012318 	.word	0x20012318
 801e610:	2000017c 	.word	0x2000017c

0801e614 <USBD_FrameWork_AddToConfDesc>:
 * @param  pCmpstConfDesc: to composite device configuration descriptor
 * @retval status
 */
uint8_t  USBD_FrameWork_AddToConfDesc(USBD_DevClassHandleTypeDef *pdev, uint8_t Speed,
		uint8_t *pCmpstConfDesc)
{
 801e614:	b5b0      	push	{r4, r5, r7, lr}
 801e616:	b086      	sub	sp, #24
 801e618:	af00      	add	r7, sp, #0
 801e61a:	60f8      	str	r0, [r7, #12]
 801e61c:	607a      	str	r2, [r7, #4]
 801e61e:	200b      	movs	r0, #11
 801e620:	183b      	adds	r3, r7, r0
 801e622:	1c0a      	adds	r2, r1, #0
 801e624:	701a      	strb	r2, [r3, #0]
	uint8_t interface = 0U;
 801e626:	2317      	movs	r3, #23
 801e628:	18fb      	adds	r3, r7, r3
 801e62a:	2200      	movs	r2, #0
 801e62c:	701a      	strb	r2, [r3, #0]
	/* USER CODE FrameWork_AddToConfDesc_0 */

	/* USER CODE FrameWork_AddToConfDesc_0 */

	/* The USB drivers do not set the speed value, so set it here before starting */
	pdev->Speed = Speed;
 801e62e:	68fb      	ldr	r3, [r7, #12]
 801e630:	183a      	adds	r2, r7, r0
 801e632:	7812      	ldrb	r2, [r2, #0]
 801e634:	701a      	strb	r2, [r3, #0]

	/* start building the config descriptor common part */
	if (pdev->classId == 0U)
 801e636:	68fb      	ldr	r3, [r7, #12]
 801e638:	685b      	ldr	r3, [r3, #4]
 801e63a:	2b00      	cmp	r3, #0
 801e63c:	d107      	bne.n	801e64e <USBD_FrameWork_AddToConfDesc+0x3a>
	{
		/* Add configuration and IAD descriptors */
		USBD_FrameWork_AddConfDesc((uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 801e63e:	687a      	ldr	r2, [r7, #4]
 801e640:	68fb      	ldr	r3, [r7, #12]
 801e642:	3325      	adds	r3, #37	@ 0x25
 801e644:	33ff      	adds	r3, #255	@ 0xff
 801e646:	0019      	movs	r1, r3
 801e648:	0010      	movs	r0, r2
 801e64a:	f000 f91d 	bl	801e888 <USBD_FrameWork_AddConfDesc>
	}

	switch (pdev->tclasslist[pdev->classId].ClassType)
 801e64e:	68fb      	ldr	r3, [r7, #12]
 801e650:	685b      	ldr	r3, [r3, #4]
 801e652:	68fa      	ldr	r2, [r7, #12]
 801e654:	215c      	movs	r1, #92	@ 0x5c
 801e656:	434b      	muls	r3, r1
 801e658:	18d3      	adds	r3, r2, r3
 801e65a:	330c      	adds	r3, #12
 801e65c:	781b      	ldrb	r3, [r3, #0]
 801e65e:	2b01      	cmp	r3, #1
 801e660:	d000      	beq.n	801e664 <USBD_FrameWork_AddToConfDesc+0x50>
 801e662:	e0e1      	b.n	801e828 <USBD_FrameWork_AddToConfDesc+0x214>

#if USBD_HID_CLASS_ACTIVATED == 1U

	case CLASS_TYPE_HID:

		switch(pdev->tclasslist[pdev->classId].InterfaceType)
 801e664:	68fb      	ldr	r3, [r7, #12]
 801e666:	685b      	ldr	r3, [r3, #4]
 801e668:	68fa      	ldr	r2, [r7, #12]
 801e66a:	215c      	movs	r1, #92	@ 0x5c
 801e66c:	434b      	muls	r3, r1
 801e66e:	18d3      	adds	r3, r2, r3
 801e670:	3314      	adds	r3, #20
 801e672:	781b      	ldrb	r3, [r3, #0]
 801e674:	2b03      	cmp	r3, #3
 801e676:	d100      	bne.n	801e67a <USBD_FrameWork_AddToConfDesc+0x66>
 801e678:	e086      	b.n	801e788 <USBD_FrameWork_AddToConfDesc+0x174>
 801e67a:	dd00      	ble.n	801e67e <USBD_FrameWork_AddToConfDesc+0x6a>
 801e67c:	e0d2      	b.n	801e824 <USBD_FrameWork_AddToConfDesc+0x210>
 801e67e:	2b01      	cmp	r3, #1
 801e680:	d042      	beq.n	801e708 <USBD_FrameWork_AddToConfDesc+0xf4>
 801e682:	2b02      	cmp	r3, #2
 801e684:	d000      	beq.n	801e688 <USBD_FrameWork_AddToConfDesc+0x74>
 801e686:	e0cd      	b.n	801e824 <USBD_FrameWork_AddToConfDesc+0x210>
#if USBD_HID_MOUSE_ACTIVATED == 1U

		case INTERFACE_HID_MOUSE:

			/* Find the first available interface slot and Assign number of interfaces */
			interface = USBD_FrameWork_FindFreeIFNbr(pdev);
 801e688:	2517      	movs	r5, #23
 801e68a:	197c      	adds	r4, r7, r5
 801e68c:	68fb      	ldr	r3, [r7, #12]
 801e68e:	0018      	movs	r0, r3
 801e690:	f000 f8d0 	bl	801e834 <USBD_FrameWork_FindFreeIFNbr>
 801e694:	0003      	movs	r3, r0
 801e696:	7023      	strb	r3, [r4, #0]
			pdev->tclasslist[pdev->classId].NumIf = 1U;
 801e698:	68fb      	ldr	r3, [r7, #12]
 801e69a:	685b      	ldr	r3, [r3, #4]
 801e69c:	68fa      	ldr	r2, [r7, #12]
 801e69e:	215c      	movs	r1, #92	@ 0x5c
 801e6a0:	434b      	muls	r3, r1
 801e6a2:	18d3      	adds	r3, r2, r3
 801e6a4:	3320      	adds	r3, #32
 801e6a6:	2201      	movs	r2, #1
 801e6a8:	601a      	str	r2, [r3, #0]
			pdev->tclasslist[pdev->classId].Ifs[0] = interface;
 801e6aa:	68fb      	ldr	r3, [r7, #12]
 801e6ac:	685b      	ldr	r3, [r3, #4]
 801e6ae:	68fa      	ldr	r2, [r7, #12]
 801e6b0:	215a      	movs	r1, #90	@ 0x5a
 801e6b2:	205c      	movs	r0, #92	@ 0x5c
 801e6b4:	4343      	muls	r3, r0
 801e6b6:	18d3      	adds	r3, r2, r3
 801e6b8:	185b      	adds	r3, r3, r1
 801e6ba:	197a      	adds	r2, r7, r5
 801e6bc:	7812      	ldrb	r2, [r2, #0]
 801e6be:	701a      	strb	r2, [r3, #0]

			/* Assign endpoint numbers */
			pdev->tclasslist[pdev->classId].NumEps = 1U; /* EP_IN */
 801e6c0:	68fb      	ldr	r3, [r7, #12]
 801e6c2:	685b      	ldr	r3, [r3, #4]
 801e6c4:	68fa      	ldr	r2, [r7, #12]
 801e6c6:	215c      	movs	r1, #92	@ 0x5c
 801e6c8:	434b      	muls	r3, r1
 801e6ca:	18d3      	adds	r3, r2, r3
 801e6cc:	331c      	adds	r3, #28
 801e6ce:	2201      	movs	r2, #1
 801e6d0:	601a      	str	r2, [r3, #0]

			/* Check the current speed to assign endpoint IN */
			if (pdev->Speed == USBD_HIGH_SPEED)
 801e6d2:	68fb      	ldr	r3, [r7, #12]
 801e6d4:	781b      	ldrb	r3, [r3, #0]
 801e6d6:	2b01      	cmp	r3, #1
 801e6d8:	d106      	bne.n	801e6e8 <USBD_FrameWork_AddToConfDesc+0xd4>
			{
				/* Assign IN Endpoint */
				USBD_FrameWork_AssignEp(pdev, USBD_HID_MOUSE_EPIN_ADDR,
 801e6da:	68f8      	ldr	r0, [r7, #12]
 801e6dc:	2304      	movs	r3, #4
 801e6de:	2203      	movs	r2, #3
 801e6e0:	2183      	movs	r1, #131	@ 0x83
 801e6e2:	f000 f900 	bl	801e8e6 <USBD_FrameWork_AssignEp>
 801e6e6:	e005      	b.n	801e6f4 <USBD_FrameWork_AddToConfDesc+0xe0>
						USBD_EP_TYPE_INTR, USBD_HID_MOUSE_EPIN_HS_MPS);
			}
			else
			{
				/* Assign IN Endpoint */
				USBD_FrameWork_AssignEp(pdev, USBD_HID_MOUSE_EPIN_ADDR,
 801e6e8:	68f8      	ldr	r0, [r7, #12]
 801e6ea:	2304      	movs	r3, #4
 801e6ec:	2203      	movs	r2, #3
 801e6ee:	2183      	movs	r1, #131	@ 0x83
 801e6f0:	f000 f8f9 	bl	801e8e6 <USBD_FrameWork_AssignEp>
						USBD_EP_TYPE_INTR, USBD_HID_MOUSE_EPIN_FS_MPS);
			}

			/* Configure and Append the Descriptor */
			USBD_FrameWork_HID_Desc(pdev, (uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 801e6f4:	6879      	ldr	r1, [r7, #4]
 801e6f6:	68fb      	ldr	r3, [r7, #12]
 801e6f8:	3325      	adds	r3, #37	@ 0x25
 801e6fa:	33ff      	adds	r3, #255	@ 0xff
 801e6fc:	001a      	movs	r2, r3
 801e6fe:	68fb      	ldr	r3, [r7, #12]
 801e700:	0018      	movs	r0, r3
 801e702:	f000 f96b 	bl	801e9dc <USBD_FrameWork_HID_Desc>

			break;
 801e706:	e08e      	b.n	801e826 <USBD_FrameWork_AddToConfDesc+0x212>
#if USBD_HID_KEYBOARD_ACTIVATED == 1U

		case INTERFACE_HID_KEYBOARD:

			/* Find the first available interface slot and Assign number of interfaces */
			interface = USBD_FrameWork_FindFreeIFNbr(pdev);
 801e708:	2517      	movs	r5, #23
 801e70a:	197c      	adds	r4, r7, r5
 801e70c:	68fb      	ldr	r3, [r7, #12]
 801e70e:	0018      	movs	r0, r3
 801e710:	f000 f890 	bl	801e834 <USBD_FrameWork_FindFreeIFNbr>
 801e714:	0003      	movs	r3, r0
 801e716:	7023      	strb	r3, [r4, #0]
			pdev->tclasslist[pdev->classId].NumIf = 1U;
 801e718:	68fb      	ldr	r3, [r7, #12]
 801e71a:	685b      	ldr	r3, [r3, #4]
 801e71c:	68fa      	ldr	r2, [r7, #12]
 801e71e:	215c      	movs	r1, #92	@ 0x5c
 801e720:	434b      	muls	r3, r1
 801e722:	18d3      	adds	r3, r2, r3
 801e724:	3320      	adds	r3, #32
 801e726:	2201      	movs	r2, #1
 801e728:	601a      	str	r2, [r3, #0]
			pdev->tclasslist[pdev->classId].Ifs[0] = interface;
 801e72a:	68fb      	ldr	r3, [r7, #12]
 801e72c:	685b      	ldr	r3, [r3, #4]
 801e72e:	68fa      	ldr	r2, [r7, #12]
 801e730:	215a      	movs	r1, #90	@ 0x5a
 801e732:	205c      	movs	r0, #92	@ 0x5c
 801e734:	4343      	muls	r3, r0
 801e736:	18d3      	adds	r3, r2, r3
 801e738:	185b      	adds	r3, r3, r1
 801e73a:	197a      	adds	r2, r7, r5
 801e73c:	7812      	ldrb	r2, [r2, #0]
 801e73e:	701a      	strb	r2, [r3, #0]

			/* Assign endpoint numbers */
			pdev->tclasslist[pdev->classId].NumEps = 1U; /* EP_IN */
 801e740:	68fb      	ldr	r3, [r7, #12]
 801e742:	685b      	ldr	r3, [r3, #4]
 801e744:	68fa      	ldr	r2, [r7, #12]
 801e746:	215c      	movs	r1, #92	@ 0x5c
 801e748:	434b      	muls	r3, r1
 801e74a:	18d3      	adds	r3, r2, r3
 801e74c:	331c      	adds	r3, #28
 801e74e:	2201      	movs	r2, #1
 801e750:	601a      	str	r2, [r3, #0]

			/* Check the current speed to assign endpoint IN */
			if (pdev->Speed == USBD_HIGH_SPEED)
 801e752:	68fb      	ldr	r3, [r7, #12]
 801e754:	781b      	ldrb	r3, [r3, #0]
 801e756:	2b01      	cmp	r3, #1
 801e758:	d106      	bne.n	801e768 <USBD_FrameWork_AddToConfDesc+0x154>
			{
				/* Assign IN Endpoint */
				USBD_FrameWork_AssignEp(pdev, USBD_HID_KEYBOARD_EPIN_ADDR,
 801e75a:	68f8      	ldr	r0, [r7, #12]
 801e75c:	2304      	movs	r3, #4
 801e75e:	2203      	movs	r2, #3
 801e760:	2184      	movs	r1, #132	@ 0x84
 801e762:	f000 f8c0 	bl	801e8e6 <USBD_FrameWork_AssignEp>
 801e766:	e005      	b.n	801e774 <USBD_FrameWork_AddToConfDesc+0x160>
						USBD_EP_TYPE_INTR, USBD_HID_KEYBOARD_EPIN_HS_MPS);
			}
			else
			{
				/* Assign IN Endpoint */
				USBD_FrameWork_AssignEp(pdev, USBD_HID_KEYBOARD_EPIN_ADDR,
 801e768:	68f8      	ldr	r0, [r7, #12]
 801e76a:	2304      	movs	r3, #4
 801e76c:	2203      	movs	r2, #3
 801e76e:	2184      	movs	r1, #132	@ 0x84
 801e770:	f000 f8b9 	bl	801e8e6 <USBD_FrameWork_AssignEp>
						USBD_EP_TYPE_INTR, USBD_HID_KEYBOARD_EPIN_FS_MPS);
			}

			/* Configure and Append the Descriptor */
			USBD_FrameWork_HID_Desc(pdev, (uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 801e774:	6879      	ldr	r1, [r7, #4]
 801e776:	68fb      	ldr	r3, [r7, #12]
 801e778:	3325      	adds	r3, #37	@ 0x25
 801e77a:	33ff      	adds	r3, #255	@ 0xff
 801e77c:	001a      	movs	r2, r3
 801e77e:	68fb      	ldr	r3, [r7, #12]
 801e780:	0018      	movs	r0, r3
 801e782:	f000 f92b 	bl	801e9dc <USBD_FrameWork_HID_Desc>

			break;
 801e786:	e04e      	b.n	801e826 <USBD_FrameWork_AddToConfDesc+0x212>
#if USBD_MSC_CLASS_ACTIVATED == 1U

    case CLASS_TYPE_MSC:

      /* Find the first available interface slot and Assign number of interfaces */
      interface = USBD_FrameWork_FindFreeIFNbr(pdev);
 801e788:	2517      	movs	r5, #23
 801e78a:	197c      	adds	r4, r7, r5
 801e78c:	68fb      	ldr	r3, [r7, #12]
 801e78e:	0018      	movs	r0, r3
 801e790:	f000 f850 	bl	801e834 <USBD_FrameWork_FindFreeIFNbr>
 801e794:	0003      	movs	r3, r0
 801e796:	7023      	strb	r3, [r4, #0]
      pdev->tclasslist[pdev->classId].NumIf = 1U;
 801e798:	68fb      	ldr	r3, [r7, #12]
 801e79a:	685b      	ldr	r3, [r3, #4]
 801e79c:	68fa      	ldr	r2, [r7, #12]
 801e79e:	215c      	movs	r1, #92	@ 0x5c
 801e7a0:	434b      	muls	r3, r1
 801e7a2:	18d3      	adds	r3, r2, r3
 801e7a4:	3320      	adds	r3, #32
 801e7a6:	2201      	movs	r2, #1
 801e7a8:	601a      	str	r2, [r3, #0]
      pdev->tclasslist[pdev->classId].Ifs[0] = interface;
 801e7aa:	68fb      	ldr	r3, [r7, #12]
 801e7ac:	685b      	ldr	r3, [r3, #4]
 801e7ae:	68fa      	ldr	r2, [r7, #12]
 801e7b0:	215a      	movs	r1, #90	@ 0x5a
 801e7b2:	205c      	movs	r0, #92	@ 0x5c
 801e7b4:	4343      	muls	r3, r0
 801e7b6:	18d3      	adds	r3, r2, r3
 801e7b8:	185b      	adds	r3, r3, r1
 801e7ba:	197a      	adds	r2, r7, r5
 801e7bc:	7812      	ldrb	r2, [r2, #0]
 801e7be:	701a      	strb	r2, [r3, #0]

      /* Assign endpoint numbers */
      pdev->tclasslist[pdev->classId].NumEps = 2; /* EP_IN, EP_OUT */
 801e7c0:	68fb      	ldr	r3, [r7, #12]
 801e7c2:	685b      	ldr	r3, [r3, #4]
 801e7c4:	68fa      	ldr	r2, [r7, #12]
 801e7c6:	215c      	movs	r1, #92	@ 0x5c
 801e7c8:	434b      	muls	r3, r1
 801e7ca:	18d3      	adds	r3, r2, r3
 801e7cc:	331c      	adds	r3, #28
 801e7ce:	2202      	movs	r2, #2
 801e7d0:	601a      	str	r2, [r3, #0]

      /* Check the current speed to assign endpoints */
      if (pdev->Speed == USBD_HIGH_SPEED)
 801e7d2:	68fb      	ldr	r3, [r7, #12]
 801e7d4:	781b      	ldrb	r3, [r3, #0]
 801e7d6:	2b01      	cmp	r3, #1
 801e7d8:	d10e      	bne.n	801e7f8 <USBD_FrameWork_AddToConfDesc+0x1e4>
      {
        /* Assign IN Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_MSC_EPIN_ADDR,
 801e7da:	2380      	movs	r3, #128	@ 0x80
 801e7dc:	009b      	lsls	r3, r3, #2
 801e7de:	68f8      	ldr	r0, [r7, #12]
 801e7e0:	2202      	movs	r2, #2
 801e7e2:	2181      	movs	r1, #129	@ 0x81
 801e7e4:	f000 f87f 	bl	801e8e6 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_MSC_EPIN_HS_MPS);

        /* Assign OUT Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_MSC_EPOUT_ADDR,
 801e7e8:	2380      	movs	r3, #128	@ 0x80
 801e7ea:	009b      	lsls	r3, r3, #2
 801e7ec:	68f8      	ldr	r0, [r7, #12]
 801e7ee:	2202      	movs	r2, #2
 801e7f0:	2102      	movs	r1, #2
 801e7f2:	f000 f878 	bl	801e8e6 <USBD_FrameWork_AssignEp>
 801e7f6:	e00b      	b.n	801e810 <USBD_FrameWork_AddToConfDesc+0x1fc>
                                USBD_EP_TYPE_BULK, USBD_MSC_EPOUT_HS_MPS);
      }
      else
      {
        /* Assign IN Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_MSC_EPIN_ADDR,
 801e7f8:	68f8      	ldr	r0, [r7, #12]
 801e7fa:	2340      	movs	r3, #64	@ 0x40
 801e7fc:	2202      	movs	r2, #2
 801e7fe:	2181      	movs	r1, #129	@ 0x81
 801e800:	f000 f871 	bl	801e8e6 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_MSC_EPIN_FS_MPS);

        /* Assign OUT Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_MSC_EPOUT_ADDR,
 801e804:	68f8      	ldr	r0, [r7, #12]
 801e806:	2340      	movs	r3, #64	@ 0x40
 801e808:	2202      	movs	r2, #2
 801e80a:	2102      	movs	r1, #2
 801e80c:	f000 f86b 	bl	801e8e6 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_MSC_EPOUT_FS_MPS);
      }

      /* Configure and Append the Descriptor */
      USBD_FrameWork_MSCDesc(pdev, (uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 801e810:	6879      	ldr	r1, [r7, #4]
 801e812:	68fb      	ldr	r3, [r7, #12]
 801e814:	3325      	adds	r3, #37	@ 0x25
 801e816:	33ff      	adds	r3, #255	@ 0xff
 801e818:	001a      	movs	r2, r3
 801e81a:	68fb      	ldr	r3, [r7, #12]
 801e81c:	0018      	movs	r0, r3
 801e81e:	f000 fb7f 	bl	801ef20 <USBD_FrameWork_MSCDesc>

      break;
 801e822:	e000      	b.n	801e826 <USBD_FrameWork_AddToConfDesc+0x212>

#endif /* USBD_MSC_CLASS_ACTIVATED */

		default:
			break;
 801e824:	46c0      	nop			@ (mov r8, r8)
		}

		break;
 801e826:	e000      	b.n	801e82a <USBD_FrameWork_AddToConfDesc+0x216>

		default:
			/* USER CODE FrameWork_AddToConfDesc_2 */

			/* USER CODE FrameWork_AddToConfDesc_2 */
			break;
 801e828:	46c0      	nop			@ (mov r8, r8)
	}

	return UX_SUCCESS;
 801e82a:	2300      	movs	r3, #0
}
 801e82c:	0018      	movs	r0, r3
 801e82e:	46bd      	mov	sp, r7
 801e830:	b006      	add	sp, #24
 801e832:	bdb0      	pop	{r4, r5, r7, pc}

0801e834 <USBD_FrameWork_FindFreeIFNbr>:
 *         Find the first interface available slot
 * @param  pdev: device instance
 * @retval The interface number to be used
 */
static uint8_t USBD_FrameWork_FindFreeIFNbr(USBD_DevClassHandleTypeDef *pdev)
{
 801e834:	b580      	push	{r7, lr}
 801e836:	b086      	sub	sp, #24
 801e838:	af00      	add	r7, sp, #0
 801e83a:	6078      	str	r0, [r7, #4]
	uint32_t idx = 0U;
 801e83c:	2300      	movs	r3, #0
 801e83e:	617b      	str	r3, [r7, #20]

	/* Unroll all already activated classes */
	for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 801e840:	2300      	movs	r3, #0
 801e842:	613b      	str	r3, [r7, #16]
 801e844:	e015      	b.n	801e872 <USBD_FrameWork_FindFreeIFNbr+0x3e>
	{
		/* Unroll each class interfaces */
		for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 801e846:	2300      	movs	r3, #0
 801e848:	60fb      	str	r3, [r7, #12]
 801e84a:	e005      	b.n	801e858 <USBD_FrameWork_FindFreeIFNbr+0x24>
		{
			/* Increment the interface counter index */
			idx++;
 801e84c:	697b      	ldr	r3, [r7, #20]
 801e84e:	3301      	adds	r3, #1
 801e850:	617b      	str	r3, [r7, #20]
		for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 801e852:	68fb      	ldr	r3, [r7, #12]
 801e854:	3301      	adds	r3, #1
 801e856:	60fb      	str	r3, [r7, #12]
 801e858:	687a      	ldr	r2, [r7, #4]
 801e85a:	693b      	ldr	r3, [r7, #16]
 801e85c:	215c      	movs	r1, #92	@ 0x5c
 801e85e:	434b      	muls	r3, r1
 801e860:	18d3      	adds	r3, r2, r3
 801e862:	3320      	adds	r3, #32
 801e864:	681b      	ldr	r3, [r3, #0]
 801e866:	68fa      	ldr	r2, [r7, #12]
 801e868:	429a      	cmp	r2, r3
 801e86a:	d3ef      	bcc.n	801e84c <USBD_FrameWork_FindFreeIFNbr+0x18>
	for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 801e86c:	693b      	ldr	r3, [r7, #16]
 801e86e:	3301      	adds	r3, #1
 801e870:	613b      	str	r3, [r7, #16]
 801e872:	687b      	ldr	r3, [r7, #4]
 801e874:	689b      	ldr	r3, [r3, #8]
 801e876:	693a      	ldr	r2, [r7, #16]
 801e878:	429a      	cmp	r2, r3
 801e87a:	d3e4      	bcc.n	801e846 <USBD_FrameWork_FindFreeIFNbr+0x12>
		}
	}

	/* Return the first available interface slot */
	return (uint8_t)idx;
 801e87c:	697b      	ldr	r3, [r7, #20]
 801e87e:	b2db      	uxtb	r3, r3
}
 801e880:	0018      	movs	r0, r3
 801e882:	46bd      	mov	sp, r7
 801e884:	b006      	add	sp, #24
 801e886:	bd80      	pop	{r7, pc}

0801e888 <USBD_FrameWork_AddConfDesc>:
 * @param  Conf: configuration descriptor
 * @param  pSze: pointer to the configuration descriptor size
 * @retval none
 */
static void  USBD_FrameWork_AddConfDesc(uint32_t Conf, uint32_t *pSze)
{
 801e888:	b580      	push	{r7, lr}
 801e88a:	b084      	sub	sp, #16
 801e88c:	af00      	add	r7, sp, #0
 801e88e:	6078      	str	r0, [r7, #4]
 801e890:	6039      	str	r1, [r7, #0]
	/* Intermediate variable to comply with MISRA-C Rule 11.3 */
	USBD_ConfigDescTypedef *ptr = (USBD_ConfigDescTypedef *)Conf;
 801e892:	687b      	ldr	r3, [r7, #4]
 801e894:	60fb      	str	r3, [r7, #12]

	ptr->bLength = (uint8_t)sizeof(USBD_ConfigDescTypedef);
 801e896:	68fb      	ldr	r3, [r7, #12]
 801e898:	2209      	movs	r2, #9
 801e89a:	701a      	strb	r2, [r3, #0]
	ptr->bDescriptorType = USB_DESC_TYPE_CONFIGURATION;
 801e89c:	68fb      	ldr	r3, [r7, #12]
 801e89e:	2202      	movs	r2, #2
 801e8a0:	705a      	strb	r2, [r3, #1]
	ptr->wDescriptorLength = 0U;
 801e8a2:	68fb      	ldr	r3, [r7, #12]
 801e8a4:	789a      	ldrb	r2, [r3, #2]
 801e8a6:	2100      	movs	r1, #0
 801e8a8:	400a      	ands	r2, r1
 801e8aa:	709a      	strb	r2, [r3, #2]
 801e8ac:	78da      	ldrb	r2, [r3, #3]
 801e8ae:	2100      	movs	r1, #0
 801e8b0:	400a      	ands	r2, r1
 801e8b2:	70da      	strb	r2, [r3, #3]
	ptr->bNumInterfaces = 0U;
 801e8b4:	68fb      	ldr	r3, [r7, #12]
 801e8b6:	2200      	movs	r2, #0
 801e8b8:	711a      	strb	r2, [r3, #4]
	ptr->bConfigurationValue = 1U;
 801e8ba:	68fb      	ldr	r3, [r7, #12]
 801e8bc:	2201      	movs	r2, #1
 801e8be:	715a      	strb	r2, [r3, #5]
	ptr->iConfiguration = USBD_CONFIG_STR_DESC_IDX;
 801e8c0:	68fb      	ldr	r3, [r7, #12]
 801e8c2:	2200      	movs	r2, #0
 801e8c4:	719a      	strb	r2, [r3, #6]
	ptr->bmAttributes = USBD_CONFIG_BMATTRIBUTES;
 801e8c6:	68fb      	ldr	r3, [r7, #12]
 801e8c8:	22c0      	movs	r2, #192	@ 0xc0
 801e8ca:	71da      	strb	r2, [r3, #7]
	ptr->bMaxPower = USBD_CONFIG_MAXPOWER;
 801e8cc:	68fb      	ldr	r3, [r7, #12]
 801e8ce:	2219      	movs	r2, #25
 801e8d0:	721a      	strb	r2, [r3, #8]
	*pSze += sizeof(USBD_ConfigDescTypedef);
 801e8d2:	683b      	ldr	r3, [r7, #0]
 801e8d4:	681b      	ldr	r3, [r3, #0]
 801e8d6:	3309      	adds	r3, #9
 801e8d8:	001a      	movs	r2, r3
 801e8da:	683b      	ldr	r3, [r7, #0]
 801e8dc:	601a      	str	r2, [r3, #0]
}
 801e8de:	46c0      	nop			@ (mov r8, r8)
 801e8e0:	46bd      	mov	sp, r7
 801e8e2:	b004      	add	sp, #16
 801e8e4:	bd80      	pop	{r7, pc}

0801e8e6 <USBD_FrameWork_AssignEp>:
 * @param  Sze: Endpoint max packet size
 * @retval none
 */
static void  USBD_FrameWork_AssignEp(USBD_DevClassHandleTypeDef *pdev,
		uint8_t Add, uint8_t Type, uint32_t Sze)
{
 801e8e6:	b590      	push	{r4, r7, lr}
 801e8e8:	b087      	sub	sp, #28
 801e8ea:	af00      	add	r7, sp, #0
 801e8ec:	60f8      	str	r0, [r7, #12]
 801e8ee:	0008      	movs	r0, r1
 801e8f0:	0011      	movs	r1, r2
 801e8f2:	607b      	str	r3, [r7, #4]
 801e8f4:	230b      	movs	r3, #11
 801e8f6:	18fb      	adds	r3, r7, r3
 801e8f8:	1c02      	adds	r2, r0, #0
 801e8fa:	701a      	strb	r2, [r3, #0]
 801e8fc:	230a      	movs	r3, #10
 801e8fe:	18fb      	adds	r3, r7, r3
 801e900:	1c0a      	adds	r2, r1, #0
 801e902:	701a      	strb	r2, [r3, #0]
	uint32_t idx = 0U;
 801e904:	2300      	movs	r3, #0
 801e906:	617b      	str	r3, [r7, #20]

	/* Find the first available endpoint slot */
	while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801e908:	e002      	b.n	801e910 <USBD_FrameWork_AssignEp+0x2a>
			((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
	{
		/* Increment the index */
		idx++;
 801e90a:	697b      	ldr	r3, [r7, #20]
 801e90c:	3301      	adds	r3, #1
 801e90e:	617b      	str	r3, [r7, #20]
	while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801e910:	68fb      	ldr	r3, [r7, #12]
 801e912:	685b      	ldr	r3, [r3, #4]
 801e914:	68fa      	ldr	r2, [r7, #12]
 801e916:	215c      	movs	r1, #92	@ 0x5c
 801e918:	434b      	muls	r3, r1
 801e91a:	18d3      	adds	r3, r2, r3
 801e91c:	331c      	adds	r3, #28
 801e91e:	681b      	ldr	r3, [r3, #0]
 801e920:	697a      	ldr	r2, [r7, #20]
 801e922:	429a      	cmp	r2, r3
 801e924:	d210      	bcs.n	801e948 <USBD_FrameWork_AssignEp+0x62>
			((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
 801e926:	68fb      	ldr	r3, [r7, #12]
 801e928:	6858      	ldr	r0, [r3, #4]
 801e92a:	68f9      	ldr	r1, [r7, #12]
 801e92c:	697a      	ldr	r2, [r7, #20]
 801e92e:	2428      	movs	r4, #40	@ 0x28
 801e930:	0013      	movs	r3, r2
 801e932:	005b      	lsls	r3, r3, #1
 801e934:	189b      	adds	r3, r3, r2
 801e936:	005b      	lsls	r3, r3, #1
 801e938:	225c      	movs	r2, #92	@ 0x5c
 801e93a:	4342      	muls	r2, r0
 801e93c:	189b      	adds	r3, r3, r2
 801e93e:	18cb      	adds	r3, r1, r3
 801e940:	191b      	adds	r3, r3, r4
 801e942:	781b      	ldrb	r3, [r3, #0]
	while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801e944:	2b00      	cmp	r3, #0
 801e946:	d1e0      	bne.n	801e90a <USBD_FrameWork_AssignEp+0x24>
	}

	/* Configure the endpoint */
	pdev->tclasslist[pdev->classId].Eps[idx].add = Add;
 801e948:	68fb      	ldr	r3, [r7, #12]
 801e94a:	6858      	ldr	r0, [r3, #4]
 801e94c:	68f9      	ldr	r1, [r7, #12]
 801e94e:	697a      	ldr	r2, [r7, #20]
 801e950:	2424      	movs	r4, #36	@ 0x24
 801e952:	0013      	movs	r3, r2
 801e954:	005b      	lsls	r3, r3, #1
 801e956:	189b      	adds	r3, r3, r2
 801e958:	005b      	lsls	r3, r3, #1
 801e95a:	225c      	movs	r2, #92	@ 0x5c
 801e95c:	4342      	muls	r2, r0
 801e95e:	189b      	adds	r3, r3, r2
 801e960:	18cb      	adds	r3, r1, r3
 801e962:	191b      	adds	r3, r3, r4
 801e964:	220b      	movs	r2, #11
 801e966:	18ba      	adds	r2, r7, r2
 801e968:	7812      	ldrb	r2, [r2, #0]
 801e96a:	701a      	strb	r2, [r3, #0]
	pdev->tclasslist[pdev->classId].Eps[idx].type = Type;
 801e96c:	68fb      	ldr	r3, [r7, #12]
 801e96e:	6858      	ldr	r0, [r3, #4]
 801e970:	68f9      	ldr	r1, [r7, #12]
 801e972:	697a      	ldr	r2, [r7, #20]
 801e974:	2425      	movs	r4, #37	@ 0x25
 801e976:	0013      	movs	r3, r2
 801e978:	005b      	lsls	r3, r3, #1
 801e97a:	189b      	adds	r3, r3, r2
 801e97c:	005b      	lsls	r3, r3, #1
 801e97e:	225c      	movs	r2, #92	@ 0x5c
 801e980:	4342      	muls	r2, r0
 801e982:	189b      	adds	r3, r3, r2
 801e984:	18cb      	adds	r3, r1, r3
 801e986:	191b      	adds	r3, r3, r4
 801e988:	220a      	movs	r2, #10
 801e98a:	18ba      	adds	r2, r7, r2
 801e98c:	7812      	ldrb	r2, [r2, #0]
 801e98e:	701a      	strb	r2, [r3, #0]
	pdev->tclasslist[pdev->classId].Eps[idx].size = (uint16_t) Sze;
 801e990:	68fb      	ldr	r3, [r7, #12]
 801e992:	6858      	ldr	r0, [r3, #4]
 801e994:	687b      	ldr	r3, [r7, #4]
 801e996:	b29c      	uxth	r4, r3
 801e998:	68f9      	ldr	r1, [r7, #12]
 801e99a:	697a      	ldr	r2, [r7, #20]
 801e99c:	0013      	movs	r3, r2
 801e99e:	005b      	lsls	r3, r3, #1
 801e9a0:	189b      	adds	r3, r3, r2
 801e9a2:	005b      	lsls	r3, r3, #1
 801e9a4:	225c      	movs	r2, #92	@ 0x5c
 801e9a6:	4342      	muls	r2, r0
 801e9a8:	189b      	adds	r3, r3, r2
 801e9aa:	18cb      	adds	r3, r1, r3
 801e9ac:	3326      	adds	r3, #38	@ 0x26
 801e9ae:	1c22      	adds	r2, r4, #0
 801e9b0:	801a      	strh	r2, [r3, #0]
	pdev->tclasslist[pdev->classId].Eps[idx].is_used = 1U;
 801e9b2:	68fb      	ldr	r3, [r7, #12]
 801e9b4:	6858      	ldr	r0, [r3, #4]
 801e9b6:	68f9      	ldr	r1, [r7, #12]
 801e9b8:	697a      	ldr	r2, [r7, #20]
 801e9ba:	2428      	movs	r4, #40	@ 0x28
 801e9bc:	0013      	movs	r3, r2
 801e9be:	005b      	lsls	r3, r3, #1
 801e9c0:	189b      	adds	r3, r3, r2
 801e9c2:	005b      	lsls	r3, r3, #1
 801e9c4:	225c      	movs	r2, #92	@ 0x5c
 801e9c6:	4342      	muls	r2, r0
 801e9c8:	189b      	adds	r3, r3, r2
 801e9ca:	18cb      	adds	r3, r1, r3
 801e9cc:	191b      	adds	r3, r3, r4
 801e9ce:	2201      	movs	r2, #1
 801e9d0:	701a      	strb	r2, [r3, #0]
}
 801e9d2:	46c0      	nop			@ (mov r8, r8)
 801e9d4:	46bd      	mov	sp, r7
 801e9d6:	b007      	add	sp, #28
 801e9d8:	bd90      	pop	{r4, r7, pc}
	...

0801e9dc <USBD_FrameWork_HID_Desc>:
 * @param  Sze: pointer to the current configuration descriptor size
 * @retval None
 */
static void  USBD_FrameWork_HID_Desc(USBD_DevClassHandleTypeDef *pdev,
		uint32_t pConf, uint32_t *Sze)
{
 801e9dc:	b590      	push	{r4, r7, lr}
 801e9de:	b085      	sub	sp, #20
 801e9e0:	af00      	add	r7, sp, #0
 801e9e2:	60f8      	str	r0, [r7, #12]
 801e9e4:	60b9      	str	r1, [r7, #8]
 801e9e6:	607a      	str	r2, [r7, #4]
	static USBD_IfDescTypedef       *pIfDesc;
	static USBD_EpDescTypedef       *pEpDesc;
	static USBD_HIDDescTypedef      *pHidDesc;

	switch(pdev->tclasslist[pdev->classId].InterfaceType)
 801e9e8:	68fb      	ldr	r3, [r7, #12]
 801e9ea:	685b      	ldr	r3, [r3, #4]
 801e9ec:	68fa      	ldr	r2, [r7, #12]
 801e9ee:	215c      	movs	r1, #92	@ 0x5c
 801e9f0:	434b      	muls	r3, r1
 801e9f2:	18d3      	adds	r3, r2, r3
 801e9f4:	3314      	adds	r3, #20
 801e9f6:	781b      	ldrb	r3, [r3, #0]
 801e9f8:	2b01      	cmp	r3, #1
 801e9fa:	d100      	bne.n	801e9fe <USBD_FrameWork_HID_Desc+0x22>
 801e9fc:	e138      	b.n	801ec70 <USBD_FrameWork_HID_Desc+0x294>
 801e9fe:	2b02      	cmp	r3, #2
 801ea00:	d000      	beq.n	801ea04 <USBD_FrameWork_HID_Desc+0x28>
 801ea02:	e264      	b.n	801eece <USBD_FrameWork_HID_Desc+0x4f2>

#if USBD_HID_MOUSE_ACTIVATED == 1U
	case INTERFACE_HID_MOUSE:

		/* Append HID Interface descriptor to Configuration descriptor */
		__USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[0], 0U,
 801ea04:	687b      	ldr	r3, [r7, #4]
 801ea06:	681a      	ldr	r2, [r3, #0]
 801ea08:	68bb      	ldr	r3, [r7, #8]
 801ea0a:	18d3      	adds	r3, r2, r3
 801ea0c:	001a      	movs	r2, r3
 801ea0e:	4b95      	ldr	r3, [pc, #596]	@ (801ec64 <USBD_FrameWork_HID_Desc+0x288>)
 801ea10:	601a      	str	r2, [r3, #0]
 801ea12:	4b94      	ldr	r3, [pc, #592]	@ (801ec64 <USBD_FrameWork_HID_Desc+0x288>)
 801ea14:	681b      	ldr	r3, [r3, #0]
 801ea16:	2209      	movs	r2, #9
 801ea18:	701a      	strb	r2, [r3, #0]
 801ea1a:	4b92      	ldr	r3, [pc, #584]	@ (801ec64 <USBD_FrameWork_HID_Desc+0x288>)
 801ea1c:	681b      	ldr	r3, [r3, #0]
 801ea1e:	2204      	movs	r2, #4
 801ea20:	705a      	strb	r2, [r3, #1]
 801ea22:	68fb      	ldr	r3, [r7, #12]
 801ea24:	685a      	ldr	r2, [r3, #4]
 801ea26:	4b8f      	ldr	r3, [pc, #572]	@ (801ec64 <USBD_FrameWork_HID_Desc+0x288>)
 801ea28:	681b      	ldr	r3, [r3, #0]
 801ea2a:	68f9      	ldr	r1, [r7, #12]
 801ea2c:	205a      	movs	r0, #90	@ 0x5a
 801ea2e:	245c      	movs	r4, #92	@ 0x5c
 801ea30:	4362      	muls	r2, r4
 801ea32:	188a      	adds	r2, r1, r2
 801ea34:	1812      	adds	r2, r2, r0
 801ea36:	7812      	ldrb	r2, [r2, #0]
 801ea38:	709a      	strb	r2, [r3, #2]
 801ea3a:	4b8a      	ldr	r3, [pc, #552]	@ (801ec64 <USBD_FrameWork_HID_Desc+0x288>)
 801ea3c:	681b      	ldr	r3, [r3, #0]
 801ea3e:	2200      	movs	r2, #0
 801ea40:	70da      	strb	r2, [r3, #3]
 801ea42:	68fb      	ldr	r3, [r7, #12]
 801ea44:	685b      	ldr	r3, [r3, #4]
 801ea46:	68fa      	ldr	r2, [r7, #12]
 801ea48:	215c      	movs	r1, #92	@ 0x5c
 801ea4a:	434b      	muls	r3, r1
 801ea4c:	18d3      	adds	r3, r2, r3
 801ea4e:	331c      	adds	r3, #28
 801ea50:	681a      	ldr	r2, [r3, #0]
 801ea52:	4b84      	ldr	r3, [pc, #528]	@ (801ec64 <USBD_FrameWork_HID_Desc+0x288>)
 801ea54:	681b      	ldr	r3, [r3, #0]
 801ea56:	b2d2      	uxtb	r2, r2
 801ea58:	711a      	strb	r2, [r3, #4]
 801ea5a:	4b82      	ldr	r3, [pc, #520]	@ (801ec64 <USBD_FrameWork_HID_Desc+0x288>)
 801ea5c:	681b      	ldr	r3, [r3, #0]
 801ea5e:	2203      	movs	r2, #3
 801ea60:	715a      	strb	r2, [r3, #5]
 801ea62:	4b80      	ldr	r3, [pc, #512]	@ (801ec64 <USBD_FrameWork_HID_Desc+0x288>)
 801ea64:	681b      	ldr	r3, [r3, #0]
 801ea66:	2201      	movs	r2, #1
 801ea68:	719a      	strb	r2, [r3, #6]
 801ea6a:	4b7e      	ldr	r3, [pc, #504]	@ (801ec64 <USBD_FrameWork_HID_Desc+0x288>)
 801ea6c:	681b      	ldr	r3, [r3, #0]
 801ea6e:	2202      	movs	r2, #2
 801ea70:	71da      	strb	r2, [r3, #7]
 801ea72:	4b7c      	ldr	r3, [pc, #496]	@ (801ec64 <USBD_FrameWork_HID_Desc+0x288>)
 801ea74:	681b      	ldr	r3, [r3, #0]
 801ea76:	2200      	movs	r2, #0
 801ea78:	721a      	strb	r2, [r3, #8]
 801ea7a:	687b      	ldr	r3, [r7, #4]
 801ea7c:	681b      	ldr	r3, [r3, #0]
 801ea7e:	3309      	adds	r3, #9
 801ea80:	001a      	movs	r2, r3
 801ea82:	687b      	ldr	r3, [r7, #4]
 801ea84:	601a      	str	r2, [r3, #0]
				(uint8_t)(pdev->tclasslist[pdev->classId].NumEps),
				UX_DEVICE_CLASS_HID_CLASS,
				0x01U, INTERFACE_HID_MOUSE, 0U);

		/* Append HID Functional descriptor to Configuration descriptor */
		pHidDesc = ((USBD_HIDDescTypedef *)(pConf + *Sze));
 801ea86:	687b      	ldr	r3, [r7, #4]
 801ea88:	681a      	ldr	r2, [r3, #0]
 801ea8a:	68bb      	ldr	r3, [r7, #8]
 801ea8c:	18d3      	adds	r3, r2, r3
 801ea8e:	001a      	movs	r2, r3
 801ea90:	4b75      	ldr	r3, [pc, #468]	@ (801ec68 <USBD_FrameWork_HID_Desc+0x28c>)
 801ea92:	601a      	str	r2, [r3, #0]
		pHidDesc->bLength = (uint8_t)sizeof(USBD_HIDDescTypedef);
 801ea94:	4b74      	ldr	r3, [pc, #464]	@ (801ec68 <USBD_FrameWork_HID_Desc+0x28c>)
 801ea96:	681b      	ldr	r3, [r3, #0]
 801ea98:	2209      	movs	r2, #9
 801ea9a:	701a      	strb	r2, [r3, #0]
		pHidDesc->bDescriptorType = UX_DEVICE_CLASS_HID_DESCRIPTOR_HID;
 801ea9c:	4b72      	ldr	r3, [pc, #456]	@ (801ec68 <USBD_FrameWork_HID_Desc+0x28c>)
 801ea9e:	681b      	ldr	r3, [r3, #0]
 801eaa0:	2221      	movs	r2, #33	@ 0x21
 801eaa2:	705a      	strb	r2, [r3, #1]
		pHidDesc->bcdHID = 0x0111U;
 801eaa4:	4b70      	ldr	r3, [pc, #448]	@ (801ec68 <USBD_FrameWork_HID_Desc+0x28c>)
 801eaa6:	681b      	ldr	r3, [r3, #0]
 801eaa8:	789a      	ldrb	r2, [r3, #2]
 801eaaa:	2100      	movs	r1, #0
 801eaac:	400a      	ands	r2, r1
 801eaae:	1c11      	adds	r1, r2, #0
 801eab0:	2211      	movs	r2, #17
 801eab2:	430a      	orrs	r2, r1
 801eab4:	709a      	strb	r2, [r3, #2]
 801eab6:	78da      	ldrb	r2, [r3, #3]
 801eab8:	2100      	movs	r1, #0
 801eaba:	400a      	ands	r2, r1
 801eabc:	1c11      	adds	r1, r2, #0
 801eabe:	2201      	movs	r2, #1
 801eac0:	430a      	orrs	r2, r1
 801eac2:	70da      	strb	r2, [r3, #3]
		pHidDesc->bCountryCode = 0x00U;
 801eac4:	4b68      	ldr	r3, [pc, #416]	@ (801ec68 <USBD_FrameWork_HID_Desc+0x28c>)
 801eac6:	681b      	ldr	r3, [r3, #0]
 801eac8:	2200      	movs	r2, #0
 801eaca:	711a      	strb	r2, [r3, #4]
		pHidDesc->bNumDescriptors = 0x01U;
 801eacc:	4b66      	ldr	r3, [pc, #408]	@ (801ec68 <USBD_FrameWork_HID_Desc+0x28c>)
 801eace:	681b      	ldr	r3, [r3, #0]
 801ead0:	2201      	movs	r2, #1
 801ead2:	715a      	strb	r2, [r3, #5]
		pHidDesc->bHIDDescriptorType = 0x22U;
 801ead4:	4b64      	ldr	r3, [pc, #400]	@ (801ec68 <USBD_FrameWork_HID_Desc+0x28c>)
 801ead6:	681b      	ldr	r3, [r3, #0]
 801ead8:	2222      	movs	r2, #34	@ 0x22
 801eada:	719a      	strb	r2, [r3, #6]
		pHidDesc->wDescriptorLength = USBD_HID_ReportDesc_length(INTERFACE_HID_MOUSE);
 801eadc:	4b62      	ldr	r3, [pc, #392]	@ (801ec68 <USBD_FrameWork_HID_Desc+0x28c>)
 801eade:	681c      	ldr	r4, [r3, #0]
 801eae0:	2002      	movs	r0, #2
 801eae2:	f7ff fb7f 	bl	801e1e4 <USBD_HID_ReportDesc_length>
 801eae6:	0003      	movs	r3, r0
 801eae8:	001a      	movs	r2, r3
 801eaea:	1de3      	adds	r3, r4, #7
 801eaec:	21ff      	movs	r1, #255	@ 0xff
 801eaee:	4011      	ands	r1, r2
 801eaf0:	000c      	movs	r4, r1
 801eaf2:	7819      	ldrb	r1, [r3, #0]
 801eaf4:	2000      	movs	r0, #0
 801eaf6:	4001      	ands	r1, r0
 801eaf8:	1c08      	adds	r0, r1, #0
 801eafa:	1c21      	adds	r1, r4, #0
 801eafc:	4301      	orrs	r1, r0
 801eafe:	7019      	strb	r1, [r3, #0]
 801eb00:	0a12      	lsrs	r2, r2, #8
 801eb02:	b290      	uxth	r0, r2
 801eb04:	785a      	ldrb	r2, [r3, #1]
 801eb06:	2100      	movs	r1, #0
 801eb08:	400a      	ands	r2, r1
 801eb0a:	1c11      	adds	r1, r2, #0
 801eb0c:	1c02      	adds	r2, r0, #0
 801eb0e:	430a      	orrs	r2, r1
 801eb10:	705a      	strb	r2, [r3, #1]
		*Sze += (uint32_t)sizeof(USBD_HIDDescTypedef);
 801eb12:	687b      	ldr	r3, [r7, #4]
 801eb14:	681b      	ldr	r3, [r3, #0]
 801eb16:	3309      	adds	r3, #9
 801eb18:	001a      	movs	r2, r3
 801eb1a:	687b      	ldr	r3, [r7, #4]
 801eb1c:	601a      	str	r2, [r3, #0]

		if (pdev->Speed == USBD_HIGH_SPEED)
 801eb1e:	68fb      	ldr	r3, [r7, #12]
 801eb20:	781b      	ldrb	r3, [r3, #0]
 801eb22:	2b01      	cmp	r3, #1
 801eb24:	d14e      	bne.n	801ebc4 <USBD_FrameWork_HID_Desc+0x1e8>
		{
			/* Append Endpoint descriptor to Configuration descriptor */
			__USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[0].add,
 801eb26:	687b      	ldr	r3, [r7, #4]
 801eb28:	681a      	ldr	r2, [r3, #0]
 801eb2a:	68bb      	ldr	r3, [r7, #8]
 801eb2c:	18d3      	adds	r3, r2, r3
 801eb2e:	001a      	movs	r2, r3
 801eb30:	4b4e      	ldr	r3, [pc, #312]	@ (801ec6c <USBD_FrameWork_HID_Desc+0x290>)
 801eb32:	601a      	str	r2, [r3, #0]
 801eb34:	4b4d      	ldr	r3, [pc, #308]	@ (801ec6c <USBD_FrameWork_HID_Desc+0x290>)
 801eb36:	681b      	ldr	r3, [r3, #0]
 801eb38:	2207      	movs	r2, #7
 801eb3a:	701a      	strb	r2, [r3, #0]
 801eb3c:	4b4b      	ldr	r3, [pc, #300]	@ (801ec6c <USBD_FrameWork_HID_Desc+0x290>)
 801eb3e:	681b      	ldr	r3, [r3, #0]
 801eb40:	2205      	movs	r2, #5
 801eb42:	705a      	strb	r2, [r3, #1]
 801eb44:	68fb      	ldr	r3, [r7, #12]
 801eb46:	685a      	ldr	r2, [r3, #4]
 801eb48:	4b48      	ldr	r3, [pc, #288]	@ (801ec6c <USBD_FrameWork_HID_Desc+0x290>)
 801eb4a:	681b      	ldr	r3, [r3, #0]
 801eb4c:	68f9      	ldr	r1, [r7, #12]
 801eb4e:	2024      	movs	r0, #36	@ 0x24
 801eb50:	245c      	movs	r4, #92	@ 0x5c
 801eb52:	4362      	muls	r2, r4
 801eb54:	188a      	adds	r2, r1, r2
 801eb56:	1812      	adds	r2, r2, r0
 801eb58:	7812      	ldrb	r2, [r2, #0]
 801eb5a:	709a      	strb	r2, [r3, #2]
 801eb5c:	4b43      	ldr	r3, [pc, #268]	@ (801ec6c <USBD_FrameWork_HID_Desc+0x290>)
 801eb5e:	681b      	ldr	r3, [r3, #0]
 801eb60:	2203      	movs	r2, #3
 801eb62:	70da      	strb	r2, [r3, #3]
 801eb64:	68fb      	ldr	r3, [r7, #12]
 801eb66:	685a      	ldr	r2, [r3, #4]
 801eb68:	4b40      	ldr	r3, [pc, #256]	@ (801ec6c <USBD_FrameWork_HID_Desc+0x290>)
 801eb6a:	681b      	ldr	r3, [r3, #0]
 801eb6c:	68f9      	ldr	r1, [r7, #12]
 801eb6e:	205c      	movs	r0, #92	@ 0x5c
 801eb70:	4342      	muls	r2, r0
 801eb72:	188a      	adds	r2, r1, r2
 801eb74:	3226      	adds	r2, #38	@ 0x26
 801eb76:	8812      	ldrh	r2, [r2, #0]
 801eb78:	21ff      	movs	r1, #255	@ 0xff
 801eb7a:	4011      	ands	r1, r2
 801eb7c:	000c      	movs	r4, r1
 801eb7e:	7919      	ldrb	r1, [r3, #4]
 801eb80:	2000      	movs	r0, #0
 801eb82:	4001      	ands	r1, r0
 801eb84:	1c08      	adds	r0, r1, #0
 801eb86:	1c21      	adds	r1, r4, #0
 801eb88:	4301      	orrs	r1, r0
 801eb8a:	7119      	strb	r1, [r3, #4]
 801eb8c:	0a12      	lsrs	r2, r2, #8
 801eb8e:	b290      	uxth	r0, r2
 801eb90:	795a      	ldrb	r2, [r3, #5]
 801eb92:	2100      	movs	r1, #0
 801eb94:	400a      	ands	r2, r1
 801eb96:	1c11      	adds	r1, r2, #0
 801eb98:	1c02      	adds	r2, r0, #0
 801eb9a:	430a      	orrs	r2, r1
 801eb9c:	715a      	strb	r2, [r3, #5]
 801eb9e:	68fb      	ldr	r3, [r7, #12]
 801eba0:	781b      	ldrb	r3, [r3, #0]
 801eba2:	2b01      	cmp	r3, #1
 801eba4:	d104      	bne.n	801ebb0 <USBD_FrameWork_HID_Desc+0x1d4>
 801eba6:	4b31      	ldr	r3, [pc, #196]	@ (801ec6c <USBD_FrameWork_HID_Desc+0x290>)
 801eba8:	681b      	ldr	r3, [r3, #0]
 801ebaa:	2205      	movs	r2, #5
 801ebac:	719a      	strb	r2, [r3, #6]
 801ebae:	e003      	b.n	801ebb8 <USBD_FrameWork_HID_Desc+0x1dc>
 801ebb0:	4b2e      	ldr	r3, [pc, #184]	@ (801ec6c <USBD_FrameWork_HID_Desc+0x290>)
 801ebb2:	681b      	ldr	r3, [r3, #0]
 801ebb4:	2205      	movs	r2, #5
 801ebb6:	719a      	strb	r2, [r3, #6]
 801ebb8:	687b      	ldr	r3, [r7, #4]
 801ebba:	681b      	ldr	r3, [r3, #0]
 801ebbc:	1dda      	adds	r2, r3, #7
 801ebbe:	687b      	ldr	r3, [r7, #4]
 801ebc0:	601a      	str	r2, [r3, #0]
					(uint16_t)pdev->tclasslist[pdev->classId].Eps[0].size,
					USBD_HID_MOUSE_EPIN_HS_BINTERVAL,
					USBD_HID_MOUSE_EPIN_FS_BINTERVAL);
		}

		break;
 801ebc2:	e185      	b.n	801eed0 <USBD_FrameWork_HID_Desc+0x4f4>
			__USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[0].add,
 801ebc4:	687b      	ldr	r3, [r7, #4]
 801ebc6:	681a      	ldr	r2, [r3, #0]
 801ebc8:	68bb      	ldr	r3, [r7, #8]
 801ebca:	18d3      	adds	r3, r2, r3
 801ebcc:	001a      	movs	r2, r3
 801ebce:	4b27      	ldr	r3, [pc, #156]	@ (801ec6c <USBD_FrameWork_HID_Desc+0x290>)
 801ebd0:	601a      	str	r2, [r3, #0]
 801ebd2:	4b26      	ldr	r3, [pc, #152]	@ (801ec6c <USBD_FrameWork_HID_Desc+0x290>)
 801ebd4:	681b      	ldr	r3, [r3, #0]
 801ebd6:	2207      	movs	r2, #7
 801ebd8:	701a      	strb	r2, [r3, #0]
 801ebda:	4b24      	ldr	r3, [pc, #144]	@ (801ec6c <USBD_FrameWork_HID_Desc+0x290>)
 801ebdc:	681b      	ldr	r3, [r3, #0]
 801ebde:	2205      	movs	r2, #5
 801ebe0:	705a      	strb	r2, [r3, #1]
 801ebe2:	68fb      	ldr	r3, [r7, #12]
 801ebe4:	685a      	ldr	r2, [r3, #4]
 801ebe6:	4b21      	ldr	r3, [pc, #132]	@ (801ec6c <USBD_FrameWork_HID_Desc+0x290>)
 801ebe8:	681b      	ldr	r3, [r3, #0]
 801ebea:	68f9      	ldr	r1, [r7, #12]
 801ebec:	2024      	movs	r0, #36	@ 0x24
 801ebee:	245c      	movs	r4, #92	@ 0x5c
 801ebf0:	4362      	muls	r2, r4
 801ebf2:	188a      	adds	r2, r1, r2
 801ebf4:	1812      	adds	r2, r2, r0
 801ebf6:	7812      	ldrb	r2, [r2, #0]
 801ebf8:	709a      	strb	r2, [r3, #2]
 801ebfa:	4b1c      	ldr	r3, [pc, #112]	@ (801ec6c <USBD_FrameWork_HID_Desc+0x290>)
 801ebfc:	681b      	ldr	r3, [r3, #0]
 801ebfe:	2203      	movs	r2, #3
 801ec00:	70da      	strb	r2, [r3, #3]
 801ec02:	68fb      	ldr	r3, [r7, #12]
 801ec04:	685a      	ldr	r2, [r3, #4]
 801ec06:	4b19      	ldr	r3, [pc, #100]	@ (801ec6c <USBD_FrameWork_HID_Desc+0x290>)
 801ec08:	681b      	ldr	r3, [r3, #0]
 801ec0a:	68f9      	ldr	r1, [r7, #12]
 801ec0c:	205c      	movs	r0, #92	@ 0x5c
 801ec0e:	4342      	muls	r2, r0
 801ec10:	188a      	adds	r2, r1, r2
 801ec12:	3226      	adds	r2, #38	@ 0x26
 801ec14:	8812      	ldrh	r2, [r2, #0]
 801ec16:	21ff      	movs	r1, #255	@ 0xff
 801ec18:	4011      	ands	r1, r2
 801ec1a:	000c      	movs	r4, r1
 801ec1c:	7919      	ldrb	r1, [r3, #4]
 801ec1e:	2000      	movs	r0, #0
 801ec20:	4001      	ands	r1, r0
 801ec22:	1c08      	adds	r0, r1, #0
 801ec24:	1c21      	adds	r1, r4, #0
 801ec26:	4301      	orrs	r1, r0
 801ec28:	7119      	strb	r1, [r3, #4]
 801ec2a:	0a12      	lsrs	r2, r2, #8
 801ec2c:	b290      	uxth	r0, r2
 801ec2e:	795a      	ldrb	r2, [r3, #5]
 801ec30:	2100      	movs	r1, #0
 801ec32:	400a      	ands	r2, r1
 801ec34:	1c11      	adds	r1, r2, #0
 801ec36:	1c02      	adds	r2, r0, #0
 801ec38:	430a      	orrs	r2, r1
 801ec3a:	715a      	strb	r2, [r3, #5]
 801ec3c:	68fb      	ldr	r3, [r7, #12]
 801ec3e:	781b      	ldrb	r3, [r3, #0]
 801ec40:	2b01      	cmp	r3, #1
 801ec42:	d104      	bne.n	801ec4e <USBD_FrameWork_HID_Desc+0x272>
 801ec44:	4b09      	ldr	r3, [pc, #36]	@ (801ec6c <USBD_FrameWork_HID_Desc+0x290>)
 801ec46:	681b      	ldr	r3, [r3, #0]
 801ec48:	2205      	movs	r2, #5
 801ec4a:	719a      	strb	r2, [r3, #6]
 801ec4c:	e003      	b.n	801ec56 <USBD_FrameWork_HID_Desc+0x27a>
 801ec4e:	4b07      	ldr	r3, [pc, #28]	@ (801ec6c <USBD_FrameWork_HID_Desc+0x290>)
 801ec50:	681b      	ldr	r3, [r3, #0]
 801ec52:	2205      	movs	r2, #5
 801ec54:	719a      	strb	r2, [r3, #6]
 801ec56:	687b      	ldr	r3, [r7, #4]
 801ec58:	681b      	ldr	r3, [r3, #0]
 801ec5a:	1dda      	adds	r2, r3, #7
 801ec5c:	687b      	ldr	r3, [r7, #4]
 801ec5e:	601a      	str	r2, [r3, #0]
		break;
 801ec60:	e136      	b.n	801eed0 <USBD_FrameWork_HID_Desc+0x4f4>
 801ec62:	46c0      	nop			@ (mov r8, r8)
 801ec64:	2001231c 	.word	0x2001231c
 801ec68:	20012320 	.word	0x20012320
 801ec6c:	20012324 	.word	0x20012324

#if USBD_HID_KEYBOARD_ACTIVATED == 1U
	case INTERFACE_HID_KEYBOARD:

		/* Append HID Interface descriptor to Configuration descriptor */
		__USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[0], 0U,
 801ec70:	687b      	ldr	r3, [r7, #4]
 801ec72:	681a      	ldr	r2, [r3, #0]
 801ec74:	68bb      	ldr	r3, [r7, #8]
 801ec76:	18d3      	adds	r3, r2, r3
 801ec78:	001a      	movs	r2, r3
 801ec7a:	4ba6      	ldr	r3, [pc, #664]	@ (801ef14 <USBD_FrameWork_HID_Desc+0x538>)
 801ec7c:	601a      	str	r2, [r3, #0]
 801ec7e:	4ba5      	ldr	r3, [pc, #660]	@ (801ef14 <USBD_FrameWork_HID_Desc+0x538>)
 801ec80:	681b      	ldr	r3, [r3, #0]
 801ec82:	2209      	movs	r2, #9
 801ec84:	701a      	strb	r2, [r3, #0]
 801ec86:	4ba3      	ldr	r3, [pc, #652]	@ (801ef14 <USBD_FrameWork_HID_Desc+0x538>)
 801ec88:	681b      	ldr	r3, [r3, #0]
 801ec8a:	2204      	movs	r2, #4
 801ec8c:	705a      	strb	r2, [r3, #1]
 801ec8e:	68fb      	ldr	r3, [r7, #12]
 801ec90:	685a      	ldr	r2, [r3, #4]
 801ec92:	4ba0      	ldr	r3, [pc, #640]	@ (801ef14 <USBD_FrameWork_HID_Desc+0x538>)
 801ec94:	681b      	ldr	r3, [r3, #0]
 801ec96:	68f9      	ldr	r1, [r7, #12]
 801ec98:	205a      	movs	r0, #90	@ 0x5a
 801ec9a:	245c      	movs	r4, #92	@ 0x5c
 801ec9c:	4362      	muls	r2, r4
 801ec9e:	188a      	adds	r2, r1, r2
 801eca0:	1812      	adds	r2, r2, r0
 801eca2:	7812      	ldrb	r2, [r2, #0]
 801eca4:	709a      	strb	r2, [r3, #2]
 801eca6:	4b9b      	ldr	r3, [pc, #620]	@ (801ef14 <USBD_FrameWork_HID_Desc+0x538>)
 801eca8:	681b      	ldr	r3, [r3, #0]
 801ecaa:	2200      	movs	r2, #0
 801ecac:	70da      	strb	r2, [r3, #3]
 801ecae:	68fb      	ldr	r3, [r7, #12]
 801ecb0:	685b      	ldr	r3, [r3, #4]
 801ecb2:	68fa      	ldr	r2, [r7, #12]
 801ecb4:	215c      	movs	r1, #92	@ 0x5c
 801ecb6:	434b      	muls	r3, r1
 801ecb8:	18d3      	adds	r3, r2, r3
 801ecba:	331c      	adds	r3, #28
 801ecbc:	681a      	ldr	r2, [r3, #0]
 801ecbe:	4b95      	ldr	r3, [pc, #596]	@ (801ef14 <USBD_FrameWork_HID_Desc+0x538>)
 801ecc0:	681b      	ldr	r3, [r3, #0]
 801ecc2:	b2d2      	uxtb	r2, r2
 801ecc4:	711a      	strb	r2, [r3, #4]
 801ecc6:	4b93      	ldr	r3, [pc, #588]	@ (801ef14 <USBD_FrameWork_HID_Desc+0x538>)
 801ecc8:	681b      	ldr	r3, [r3, #0]
 801ecca:	2203      	movs	r2, #3
 801eccc:	715a      	strb	r2, [r3, #5]
 801ecce:	4b91      	ldr	r3, [pc, #580]	@ (801ef14 <USBD_FrameWork_HID_Desc+0x538>)
 801ecd0:	681b      	ldr	r3, [r3, #0]
 801ecd2:	2201      	movs	r2, #1
 801ecd4:	719a      	strb	r2, [r3, #6]
 801ecd6:	4b8f      	ldr	r3, [pc, #572]	@ (801ef14 <USBD_FrameWork_HID_Desc+0x538>)
 801ecd8:	681b      	ldr	r3, [r3, #0]
 801ecda:	2201      	movs	r2, #1
 801ecdc:	71da      	strb	r2, [r3, #7]
 801ecde:	4b8d      	ldr	r3, [pc, #564]	@ (801ef14 <USBD_FrameWork_HID_Desc+0x538>)
 801ece0:	681b      	ldr	r3, [r3, #0]
 801ece2:	2200      	movs	r2, #0
 801ece4:	721a      	strb	r2, [r3, #8]
 801ece6:	687b      	ldr	r3, [r7, #4]
 801ece8:	681b      	ldr	r3, [r3, #0]
 801ecea:	3309      	adds	r3, #9
 801ecec:	001a      	movs	r2, r3
 801ecee:	687b      	ldr	r3, [r7, #4]
 801ecf0:	601a      	str	r2, [r3, #0]
				(uint8_t)(pdev->tclasslist[pdev->classId].NumEps),
				UX_DEVICE_CLASS_HID_CLASS,
				0x01U, INTERFACE_HID_KEYBOARD, 0U);

		/* Append HID Functional descriptor to Configuration descriptor */
		pHidDesc = ((USBD_HIDDescTypedef *)(pConf + *Sze));
 801ecf2:	687b      	ldr	r3, [r7, #4]
 801ecf4:	681a      	ldr	r2, [r3, #0]
 801ecf6:	68bb      	ldr	r3, [r7, #8]
 801ecf8:	18d3      	adds	r3, r2, r3
 801ecfa:	001a      	movs	r2, r3
 801ecfc:	4b86      	ldr	r3, [pc, #536]	@ (801ef18 <USBD_FrameWork_HID_Desc+0x53c>)
 801ecfe:	601a      	str	r2, [r3, #0]
		pHidDesc->bLength = (uint8_t)sizeof(USBD_HIDDescTypedef);
 801ed00:	4b85      	ldr	r3, [pc, #532]	@ (801ef18 <USBD_FrameWork_HID_Desc+0x53c>)
 801ed02:	681b      	ldr	r3, [r3, #0]
 801ed04:	2209      	movs	r2, #9
 801ed06:	701a      	strb	r2, [r3, #0]
		pHidDesc->bDescriptorType = UX_DEVICE_CLASS_HID_DESCRIPTOR_HID;
 801ed08:	4b83      	ldr	r3, [pc, #524]	@ (801ef18 <USBD_FrameWork_HID_Desc+0x53c>)
 801ed0a:	681b      	ldr	r3, [r3, #0]
 801ed0c:	2221      	movs	r2, #33	@ 0x21
 801ed0e:	705a      	strb	r2, [r3, #1]
		pHidDesc->bcdHID = 0x0111U;
 801ed10:	4b81      	ldr	r3, [pc, #516]	@ (801ef18 <USBD_FrameWork_HID_Desc+0x53c>)
 801ed12:	681b      	ldr	r3, [r3, #0]
 801ed14:	789a      	ldrb	r2, [r3, #2]
 801ed16:	2100      	movs	r1, #0
 801ed18:	400a      	ands	r2, r1
 801ed1a:	1c11      	adds	r1, r2, #0
 801ed1c:	2211      	movs	r2, #17
 801ed1e:	430a      	orrs	r2, r1
 801ed20:	709a      	strb	r2, [r3, #2]
 801ed22:	78da      	ldrb	r2, [r3, #3]
 801ed24:	2100      	movs	r1, #0
 801ed26:	400a      	ands	r2, r1
 801ed28:	1c11      	adds	r1, r2, #0
 801ed2a:	2201      	movs	r2, #1
 801ed2c:	430a      	orrs	r2, r1
 801ed2e:	70da      	strb	r2, [r3, #3]
		pHidDesc->bCountryCode = 0x00U;
 801ed30:	4b79      	ldr	r3, [pc, #484]	@ (801ef18 <USBD_FrameWork_HID_Desc+0x53c>)
 801ed32:	681b      	ldr	r3, [r3, #0]
 801ed34:	2200      	movs	r2, #0
 801ed36:	711a      	strb	r2, [r3, #4]
		pHidDesc->bNumDescriptors = 0x01U;
 801ed38:	4b77      	ldr	r3, [pc, #476]	@ (801ef18 <USBD_FrameWork_HID_Desc+0x53c>)
 801ed3a:	681b      	ldr	r3, [r3, #0]
 801ed3c:	2201      	movs	r2, #1
 801ed3e:	715a      	strb	r2, [r3, #5]
		pHidDesc->bHIDDescriptorType = 0x22U;
 801ed40:	4b75      	ldr	r3, [pc, #468]	@ (801ef18 <USBD_FrameWork_HID_Desc+0x53c>)
 801ed42:	681b      	ldr	r3, [r3, #0]
 801ed44:	2222      	movs	r2, #34	@ 0x22
 801ed46:	719a      	strb	r2, [r3, #6]
		pHidDesc->wDescriptorLength = USBD_HID_ReportDesc_length(INTERFACE_HID_KEYBOARD);
 801ed48:	4b73      	ldr	r3, [pc, #460]	@ (801ef18 <USBD_FrameWork_HID_Desc+0x53c>)
 801ed4a:	681c      	ldr	r4, [r3, #0]
 801ed4c:	2001      	movs	r0, #1
 801ed4e:	f7ff fa49 	bl	801e1e4 <USBD_HID_ReportDesc_length>
 801ed52:	0003      	movs	r3, r0
 801ed54:	001a      	movs	r2, r3
 801ed56:	1de3      	adds	r3, r4, #7
 801ed58:	21ff      	movs	r1, #255	@ 0xff
 801ed5a:	4011      	ands	r1, r2
 801ed5c:	000c      	movs	r4, r1
 801ed5e:	7819      	ldrb	r1, [r3, #0]
 801ed60:	2000      	movs	r0, #0
 801ed62:	4001      	ands	r1, r0
 801ed64:	1c08      	adds	r0, r1, #0
 801ed66:	1c21      	adds	r1, r4, #0
 801ed68:	4301      	orrs	r1, r0
 801ed6a:	7019      	strb	r1, [r3, #0]
 801ed6c:	0a12      	lsrs	r2, r2, #8
 801ed6e:	b290      	uxth	r0, r2
 801ed70:	785a      	ldrb	r2, [r3, #1]
 801ed72:	2100      	movs	r1, #0
 801ed74:	400a      	ands	r2, r1
 801ed76:	1c11      	adds	r1, r2, #0
 801ed78:	1c02      	adds	r2, r0, #0
 801ed7a:	430a      	orrs	r2, r1
 801ed7c:	705a      	strb	r2, [r3, #1]
		*Sze += (uint32_t)sizeof(USBD_HIDDescTypedef);
 801ed7e:	687b      	ldr	r3, [r7, #4]
 801ed80:	681b      	ldr	r3, [r3, #0]
 801ed82:	3309      	adds	r3, #9
 801ed84:	001a      	movs	r2, r3
 801ed86:	687b      	ldr	r3, [r7, #4]
 801ed88:	601a      	str	r2, [r3, #0]

		if (pdev->Speed == USBD_HIGH_SPEED)
 801ed8a:	68fb      	ldr	r3, [r7, #12]
 801ed8c:	781b      	ldrb	r3, [r3, #0]
 801ed8e:	2b01      	cmp	r3, #1
 801ed90:	d14e      	bne.n	801ee30 <USBD_FrameWork_HID_Desc+0x454>
		{
			/* Append Endpoint descriptor to Configuration descriptor */
			__USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[0].add,
 801ed92:	687b      	ldr	r3, [r7, #4]
 801ed94:	681a      	ldr	r2, [r3, #0]
 801ed96:	68bb      	ldr	r3, [r7, #8]
 801ed98:	18d3      	adds	r3, r2, r3
 801ed9a:	001a      	movs	r2, r3
 801ed9c:	4b5f      	ldr	r3, [pc, #380]	@ (801ef1c <USBD_FrameWork_HID_Desc+0x540>)
 801ed9e:	601a      	str	r2, [r3, #0]
 801eda0:	4b5e      	ldr	r3, [pc, #376]	@ (801ef1c <USBD_FrameWork_HID_Desc+0x540>)
 801eda2:	681b      	ldr	r3, [r3, #0]
 801eda4:	2207      	movs	r2, #7
 801eda6:	701a      	strb	r2, [r3, #0]
 801eda8:	4b5c      	ldr	r3, [pc, #368]	@ (801ef1c <USBD_FrameWork_HID_Desc+0x540>)
 801edaa:	681b      	ldr	r3, [r3, #0]
 801edac:	2205      	movs	r2, #5
 801edae:	705a      	strb	r2, [r3, #1]
 801edb0:	68fb      	ldr	r3, [r7, #12]
 801edb2:	685a      	ldr	r2, [r3, #4]
 801edb4:	4b59      	ldr	r3, [pc, #356]	@ (801ef1c <USBD_FrameWork_HID_Desc+0x540>)
 801edb6:	681b      	ldr	r3, [r3, #0]
 801edb8:	68f9      	ldr	r1, [r7, #12]
 801edba:	2024      	movs	r0, #36	@ 0x24
 801edbc:	245c      	movs	r4, #92	@ 0x5c
 801edbe:	4362      	muls	r2, r4
 801edc0:	188a      	adds	r2, r1, r2
 801edc2:	1812      	adds	r2, r2, r0
 801edc4:	7812      	ldrb	r2, [r2, #0]
 801edc6:	709a      	strb	r2, [r3, #2]
 801edc8:	4b54      	ldr	r3, [pc, #336]	@ (801ef1c <USBD_FrameWork_HID_Desc+0x540>)
 801edca:	681b      	ldr	r3, [r3, #0]
 801edcc:	2203      	movs	r2, #3
 801edce:	70da      	strb	r2, [r3, #3]
 801edd0:	68fb      	ldr	r3, [r7, #12]
 801edd2:	685a      	ldr	r2, [r3, #4]
 801edd4:	4b51      	ldr	r3, [pc, #324]	@ (801ef1c <USBD_FrameWork_HID_Desc+0x540>)
 801edd6:	681b      	ldr	r3, [r3, #0]
 801edd8:	68f9      	ldr	r1, [r7, #12]
 801edda:	205c      	movs	r0, #92	@ 0x5c
 801eddc:	4342      	muls	r2, r0
 801edde:	188a      	adds	r2, r1, r2
 801ede0:	3226      	adds	r2, #38	@ 0x26
 801ede2:	8812      	ldrh	r2, [r2, #0]
 801ede4:	21ff      	movs	r1, #255	@ 0xff
 801ede6:	4011      	ands	r1, r2
 801ede8:	000c      	movs	r4, r1
 801edea:	7919      	ldrb	r1, [r3, #4]
 801edec:	2000      	movs	r0, #0
 801edee:	4001      	ands	r1, r0
 801edf0:	1c08      	adds	r0, r1, #0
 801edf2:	1c21      	adds	r1, r4, #0
 801edf4:	4301      	orrs	r1, r0
 801edf6:	7119      	strb	r1, [r3, #4]
 801edf8:	0a12      	lsrs	r2, r2, #8
 801edfa:	b290      	uxth	r0, r2
 801edfc:	795a      	ldrb	r2, [r3, #5]
 801edfe:	2100      	movs	r1, #0
 801ee00:	400a      	ands	r2, r1
 801ee02:	1c11      	adds	r1, r2, #0
 801ee04:	1c02      	adds	r2, r0, #0
 801ee06:	430a      	orrs	r2, r1
 801ee08:	715a      	strb	r2, [r3, #5]
 801ee0a:	68fb      	ldr	r3, [r7, #12]
 801ee0c:	781b      	ldrb	r3, [r3, #0]
 801ee0e:	2b01      	cmp	r3, #1
 801ee10:	d104      	bne.n	801ee1c <USBD_FrameWork_HID_Desc+0x440>
 801ee12:	4b42      	ldr	r3, [pc, #264]	@ (801ef1c <USBD_FrameWork_HID_Desc+0x540>)
 801ee14:	681b      	ldr	r3, [r3, #0]
 801ee16:	2205      	movs	r2, #5
 801ee18:	719a      	strb	r2, [r3, #6]
 801ee1a:	e003      	b.n	801ee24 <USBD_FrameWork_HID_Desc+0x448>
 801ee1c:	4b3f      	ldr	r3, [pc, #252]	@ (801ef1c <USBD_FrameWork_HID_Desc+0x540>)
 801ee1e:	681b      	ldr	r3, [r3, #0]
 801ee20:	2205      	movs	r2, #5
 801ee22:	719a      	strb	r2, [r3, #6]
 801ee24:	687b      	ldr	r3, [r7, #4]
 801ee26:	681b      	ldr	r3, [r3, #0]
 801ee28:	1dda      	adds	r2, r3, #7
 801ee2a:	687b      	ldr	r3, [r7, #4]
 801ee2c:	601a      	str	r2, [r3, #0]
					(uint16_t)pdev->tclasslist[pdev->classId].Eps[0].size,
					USBD_HID_KEYBOARD_EPIN_HS_BINTERVAL,
					USBD_HID_KEYBOARD_EPIN_FS_BINTERVAL);
		}

		break;
 801ee2e:	e04f      	b.n	801eed0 <USBD_FrameWork_HID_Desc+0x4f4>
			__USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[0].add,
 801ee30:	687b      	ldr	r3, [r7, #4]
 801ee32:	681a      	ldr	r2, [r3, #0]
 801ee34:	68bb      	ldr	r3, [r7, #8]
 801ee36:	18d3      	adds	r3, r2, r3
 801ee38:	001a      	movs	r2, r3
 801ee3a:	4b38      	ldr	r3, [pc, #224]	@ (801ef1c <USBD_FrameWork_HID_Desc+0x540>)
 801ee3c:	601a      	str	r2, [r3, #0]
 801ee3e:	4b37      	ldr	r3, [pc, #220]	@ (801ef1c <USBD_FrameWork_HID_Desc+0x540>)
 801ee40:	681b      	ldr	r3, [r3, #0]
 801ee42:	2207      	movs	r2, #7
 801ee44:	701a      	strb	r2, [r3, #0]
 801ee46:	4b35      	ldr	r3, [pc, #212]	@ (801ef1c <USBD_FrameWork_HID_Desc+0x540>)
 801ee48:	681b      	ldr	r3, [r3, #0]
 801ee4a:	2205      	movs	r2, #5
 801ee4c:	705a      	strb	r2, [r3, #1]
 801ee4e:	68fb      	ldr	r3, [r7, #12]
 801ee50:	685a      	ldr	r2, [r3, #4]
 801ee52:	4b32      	ldr	r3, [pc, #200]	@ (801ef1c <USBD_FrameWork_HID_Desc+0x540>)
 801ee54:	681b      	ldr	r3, [r3, #0]
 801ee56:	68f9      	ldr	r1, [r7, #12]
 801ee58:	2024      	movs	r0, #36	@ 0x24
 801ee5a:	245c      	movs	r4, #92	@ 0x5c
 801ee5c:	4362      	muls	r2, r4
 801ee5e:	188a      	adds	r2, r1, r2
 801ee60:	1812      	adds	r2, r2, r0
 801ee62:	7812      	ldrb	r2, [r2, #0]
 801ee64:	709a      	strb	r2, [r3, #2]
 801ee66:	4b2d      	ldr	r3, [pc, #180]	@ (801ef1c <USBD_FrameWork_HID_Desc+0x540>)
 801ee68:	681b      	ldr	r3, [r3, #0]
 801ee6a:	2203      	movs	r2, #3
 801ee6c:	70da      	strb	r2, [r3, #3]
 801ee6e:	68fb      	ldr	r3, [r7, #12]
 801ee70:	685a      	ldr	r2, [r3, #4]
 801ee72:	4b2a      	ldr	r3, [pc, #168]	@ (801ef1c <USBD_FrameWork_HID_Desc+0x540>)
 801ee74:	681b      	ldr	r3, [r3, #0]
 801ee76:	68f9      	ldr	r1, [r7, #12]
 801ee78:	205c      	movs	r0, #92	@ 0x5c
 801ee7a:	4342      	muls	r2, r0
 801ee7c:	188a      	adds	r2, r1, r2
 801ee7e:	3226      	adds	r2, #38	@ 0x26
 801ee80:	8812      	ldrh	r2, [r2, #0]
 801ee82:	21ff      	movs	r1, #255	@ 0xff
 801ee84:	4011      	ands	r1, r2
 801ee86:	000c      	movs	r4, r1
 801ee88:	7919      	ldrb	r1, [r3, #4]
 801ee8a:	2000      	movs	r0, #0
 801ee8c:	4001      	ands	r1, r0
 801ee8e:	1c08      	adds	r0, r1, #0
 801ee90:	1c21      	adds	r1, r4, #0
 801ee92:	4301      	orrs	r1, r0
 801ee94:	7119      	strb	r1, [r3, #4]
 801ee96:	0a12      	lsrs	r2, r2, #8
 801ee98:	b290      	uxth	r0, r2
 801ee9a:	795a      	ldrb	r2, [r3, #5]
 801ee9c:	2100      	movs	r1, #0
 801ee9e:	400a      	ands	r2, r1
 801eea0:	1c11      	adds	r1, r2, #0
 801eea2:	1c02      	adds	r2, r0, #0
 801eea4:	430a      	orrs	r2, r1
 801eea6:	715a      	strb	r2, [r3, #5]
 801eea8:	68fb      	ldr	r3, [r7, #12]
 801eeaa:	781b      	ldrb	r3, [r3, #0]
 801eeac:	2b01      	cmp	r3, #1
 801eeae:	d104      	bne.n	801eeba <USBD_FrameWork_HID_Desc+0x4de>
 801eeb0:	4b1a      	ldr	r3, [pc, #104]	@ (801ef1c <USBD_FrameWork_HID_Desc+0x540>)
 801eeb2:	681b      	ldr	r3, [r3, #0]
 801eeb4:	2205      	movs	r2, #5
 801eeb6:	719a      	strb	r2, [r3, #6]
 801eeb8:	e003      	b.n	801eec2 <USBD_FrameWork_HID_Desc+0x4e6>
 801eeba:	4b18      	ldr	r3, [pc, #96]	@ (801ef1c <USBD_FrameWork_HID_Desc+0x540>)
 801eebc:	681b      	ldr	r3, [r3, #0]
 801eebe:	2205      	movs	r2, #5
 801eec0:	719a      	strb	r2, [r3, #6]
 801eec2:	687b      	ldr	r3, [r7, #4]
 801eec4:	681b      	ldr	r3, [r3, #0]
 801eec6:	1dda      	adds	r2, r3, #7
 801eec8:	687b      	ldr	r3, [r7, #4]
 801eeca:	601a      	str	r2, [r3, #0]
		break;
 801eecc:	e000      	b.n	801eed0 <USBD_FrameWork_HID_Desc+0x4f4>

#endif /* USBD_HID_KEYBOARD_ACTIVATED == 1U */

	default:
		break;
 801eece:	46c0      	nop			@ (mov r8, r8)
	}

	/* Update Config Descriptor and IAD descriptor */
	((USBD_ConfigDescTypedef *)pConf)->bNumInterfaces += 1U;
 801eed0:	68bb      	ldr	r3, [r7, #8]
 801eed2:	791a      	ldrb	r2, [r3, #4]
 801eed4:	68bb      	ldr	r3, [r7, #8]
 801eed6:	3201      	adds	r2, #1
 801eed8:	b2d2      	uxtb	r2, r2
 801eeda:	711a      	strb	r2, [r3, #4]
	((USBD_ConfigDescTypedef *)pConf)->wDescriptorLength = *Sze;
 801eedc:	687b      	ldr	r3, [r7, #4]
 801eede:	681a      	ldr	r2, [r3, #0]
 801eee0:	68bb      	ldr	r3, [r7, #8]
 801eee2:	b292      	uxth	r2, r2
 801eee4:	21ff      	movs	r1, #255	@ 0xff
 801eee6:	4011      	ands	r1, r2
 801eee8:	000c      	movs	r4, r1
 801eeea:	7899      	ldrb	r1, [r3, #2]
 801eeec:	2000      	movs	r0, #0
 801eeee:	4001      	ands	r1, r0
 801eef0:	1c08      	adds	r0, r1, #0
 801eef2:	1c21      	adds	r1, r4, #0
 801eef4:	4301      	orrs	r1, r0
 801eef6:	7099      	strb	r1, [r3, #2]
 801eef8:	0a12      	lsrs	r2, r2, #8
 801eefa:	b290      	uxth	r0, r2
 801eefc:	78da      	ldrb	r2, [r3, #3]
 801eefe:	2100      	movs	r1, #0
 801ef00:	400a      	ands	r2, r1
 801ef02:	1c11      	adds	r1, r2, #0
 801ef04:	1c02      	adds	r2, r0, #0
 801ef06:	430a      	orrs	r2, r1
 801ef08:	70da      	strb	r2, [r3, #3]

}
 801ef0a:	46c0      	nop			@ (mov r8, r8)
 801ef0c:	46bd      	mov	sp, r7
 801ef0e:	b005      	add	sp, #20
 801ef10:	bd90      	pop	{r4, r7, pc}
 801ef12:	46c0      	nop			@ (mov r8, r8)
 801ef14:	2001231c 	.word	0x2001231c
 801ef18:	20012320 	.word	0x20012320
 801ef1c:	20012324 	.word	0x20012324

0801ef20 <USBD_FrameWork_MSCDesc>:
  * @param  Sze: pointer to the current configuration descriptor size
  * @retval None
  */
static void  USBD_FrameWork_MSCDesc(USBD_DevClassHandleTypeDef *pdev,
                                    uint32_t pConf, uint32_t *Sze)
{
 801ef20:	b590      	push	{r4, r7, lr}
 801ef22:	b087      	sub	sp, #28
 801ef24:	af00      	add	r7, sp, #0
 801ef26:	60f8      	str	r0, [r7, #12]
 801ef28:	60b9      	str	r1, [r7, #8]
 801ef2a:	607a      	str	r2, [r7, #4]
  USBD_IfDescTypedef       *pIfDesc;
  USBD_EpDescTypedef       *pEpDesc;

  /* Append MSC Interface descriptor */
  __USBD_FRAMEWORK_SET_IF((pdev->tclasslist[pdev->classId].Ifs[0]), (0U), \
 801ef2c:	687b      	ldr	r3, [r7, #4]
 801ef2e:	681a      	ldr	r2, [r3, #0]
 801ef30:	68bb      	ldr	r3, [r7, #8]
 801ef32:	18d3      	adds	r3, r2, r3
 801ef34:	617b      	str	r3, [r7, #20]
 801ef36:	697b      	ldr	r3, [r7, #20]
 801ef38:	2209      	movs	r2, #9
 801ef3a:	701a      	strb	r2, [r3, #0]
 801ef3c:	697b      	ldr	r3, [r7, #20]
 801ef3e:	2204      	movs	r2, #4
 801ef40:	705a      	strb	r2, [r3, #1]
 801ef42:	68fb      	ldr	r3, [r7, #12]
 801ef44:	685b      	ldr	r3, [r3, #4]
 801ef46:	68fa      	ldr	r2, [r7, #12]
 801ef48:	215a      	movs	r1, #90	@ 0x5a
 801ef4a:	205c      	movs	r0, #92	@ 0x5c
 801ef4c:	4343      	muls	r3, r0
 801ef4e:	18d3      	adds	r3, r2, r3
 801ef50:	185b      	adds	r3, r3, r1
 801ef52:	781a      	ldrb	r2, [r3, #0]
 801ef54:	697b      	ldr	r3, [r7, #20]
 801ef56:	709a      	strb	r2, [r3, #2]
 801ef58:	697b      	ldr	r3, [r7, #20]
 801ef5a:	2200      	movs	r2, #0
 801ef5c:	70da      	strb	r2, [r3, #3]
 801ef5e:	68fb      	ldr	r3, [r7, #12]
 801ef60:	685b      	ldr	r3, [r3, #4]
 801ef62:	68fa      	ldr	r2, [r7, #12]
 801ef64:	215c      	movs	r1, #92	@ 0x5c
 801ef66:	434b      	muls	r3, r1
 801ef68:	18d3      	adds	r3, r2, r3
 801ef6a:	331c      	adds	r3, #28
 801ef6c:	681b      	ldr	r3, [r3, #0]
 801ef6e:	b2da      	uxtb	r2, r3
 801ef70:	697b      	ldr	r3, [r7, #20]
 801ef72:	711a      	strb	r2, [r3, #4]
 801ef74:	697b      	ldr	r3, [r7, #20]
 801ef76:	2208      	movs	r2, #8
 801ef78:	715a      	strb	r2, [r3, #5]
 801ef7a:	697b      	ldr	r3, [r7, #20]
 801ef7c:	2206      	movs	r2, #6
 801ef7e:	719a      	strb	r2, [r3, #6]
 801ef80:	697b      	ldr	r3, [r7, #20]
 801ef82:	2250      	movs	r2, #80	@ 0x50
 801ef84:	71da      	strb	r2, [r3, #7]
 801ef86:	697b      	ldr	r3, [r7, #20]
 801ef88:	2200      	movs	r2, #0
 801ef8a:	721a      	strb	r2, [r3, #8]
 801ef8c:	687b      	ldr	r3, [r7, #4]
 801ef8e:	681b      	ldr	r3, [r3, #0]
 801ef90:	3309      	adds	r3, #9
 801ef92:	001a      	movs	r2, r3
 801ef94:	687b      	ldr	r3, [r7, #4]
 801ef96:	601a      	str	r2, [r3, #0]
                          (uint8_t)(pdev->tclasslist[pdev->classId].NumEps),
                          (0x08U), (0x06U), (0x50U), (0U));

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add),
 801ef98:	687b      	ldr	r3, [r7, #4]
 801ef9a:	681a      	ldr	r2, [r3, #0]
 801ef9c:	68bb      	ldr	r3, [r7, #8]
 801ef9e:	18d3      	adds	r3, r2, r3
 801efa0:	613b      	str	r3, [r7, #16]
 801efa2:	693b      	ldr	r3, [r7, #16]
 801efa4:	2207      	movs	r2, #7
 801efa6:	701a      	strb	r2, [r3, #0]
 801efa8:	693b      	ldr	r3, [r7, #16]
 801efaa:	2205      	movs	r2, #5
 801efac:	705a      	strb	r2, [r3, #1]
 801efae:	68fb      	ldr	r3, [r7, #12]
 801efb0:	685b      	ldr	r3, [r3, #4]
 801efb2:	68fa      	ldr	r2, [r7, #12]
 801efb4:	2124      	movs	r1, #36	@ 0x24
 801efb6:	205c      	movs	r0, #92	@ 0x5c
 801efb8:	4343      	muls	r3, r0
 801efba:	18d3      	adds	r3, r2, r3
 801efbc:	185b      	adds	r3, r3, r1
 801efbe:	781a      	ldrb	r2, [r3, #0]
 801efc0:	693b      	ldr	r3, [r7, #16]
 801efc2:	709a      	strb	r2, [r3, #2]
 801efc4:	693b      	ldr	r3, [r7, #16]
 801efc6:	2202      	movs	r2, #2
 801efc8:	70da      	strb	r2, [r3, #3]
 801efca:	68fb      	ldr	r3, [r7, #12]
 801efcc:	685b      	ldr	r3, [r3, #4]
 801efce:	68fa      	ldr	r2, [r7, #12]
 801efd0:	215c      	movs	r1, #92	@ 0x5c
 801efd2:	434b      	muls	r3, r1
 801efd4:	18d3      	adds	r3, r2, r3
 801efd6:	3326      	adds	r3, #38	@ 0x26
 801efd8:	881a      	ldrh	r2, [r3, #0]
 801efda:	693b      	ldr	r3, [r7, #16]
 801efdc:	21ff      	movs	r1, #255	@ 0xff
 801efde:	4011      	ands	r1, r2
 801efe0:	000c      	movs	r4, r1
 801efe2:	7919      	ldrb	r1, [r3, #4]
 801efe4:	2000      	movs	r0, #0
 801efe6:	4001      	ands	r1, r0
 801efe8:	1c08      	adds	r0, r1, #0
 801efea:	1c21      	adds	r1, r4, #0
 801efec:	4301      	orrs	r1, r0
 801efee:	7119      	strb	r1, [r3, #4]
 801eff0:	0a12      	lsrs	r2, r2, #8
 801eff2:	b290      	uxth	r0, r2
 801eff4:	795a      	ldrb	r2, [r3, #5]
 801eff6:	2100      	movs	r1, #0
 801eff8:	400a      	ands	r2, r1
 801effa:	1c11      	adds	r1, r2, #0
 801effc:	1c02      	adds	r2, r0, #0
 801effe:	430a      	orrs	r2, r1
 801f000:	715a      	strb	r2, [r3, #5]
 801f002:	68fb      	ldr	r3, [r7, #12]
 801f004:	781b      	ldrb	r3, [r3, #0]
 801f006:	2b01      	cmp	r3, #1
 801f008:	d103      	bne.n	801f012 <USBD_FrameWork_MSCDesc+0xf2>
 801f00a:	693b      	ldr	r3, [r7, #16]
 801f00c:	2200      	movs	r2, #0
 801f00e:	719a      	strb	r2, [r3, #6]
 801f010:	e002      	b.n	801f018 <USBD_FrameWork_MSCDesc+0xf8>
 801f012:	693b      	ldr	r3, [r7, #16]
 801f014:	2200      	movs	r2, #0
 801f016:	719a      	strb	r2, [r3, #6]
 801f018:	687b      	ldr	r3, [r7, #4]
 801f01a:	681b      	ldr	r3, [r3, #0]
 801f01c:	1dda      	adds	r2, r3, #7
 801f01e:	687b      	ldr	r3, [r7, #4]
 801f020:	601a      	str	r2, [r3, #0]
                          (USBD_EP_TYPE_BULK),
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[0].size),
                          (0U), (0U));

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[1].add),
 801f022:	687b      	ldr	r3, [r7, #4]
 801f024:	681a      	ldr	r2, [r3, #0]
 801f026:	68bb      	ldr	r3, [r7, #8]
 801f028:	18d3      	adds	r3, r2, r3
 801f02a:	613b      	str	r3, [r7, #16]
 801f02c:	693b      	ldr	r3, [r7, #16]
 801f02e:	2207      	movs	r2, #7
 801f030:	701a      	strb	r2, [r3, #0]
 801f032:	693b      	ldr	r3, [r7, #16]
 801f034:	2205      	movs	r2, #5
 801f036:	705a      	strb	r2, [r3, #1]
 801f038:	68fb      	ldr	r3, [r7, #12]
 801f03a:	685b      	ldr	r3, [r3, #4]
 801f03c:	68fa      	ldr	r2, [r7, #12]
 801f03e:	212a      	movs	r1, #42	@ 0x2a
 801f040:	205c      	movs	r0, #92	@ 0x5c
 801f042:	4343      	muls	r3, r0
 801f044:	18d3      	adds	r3, r2, r3
 801f046:	185b      	adds	r3, r3, r1
 801f048:	781a      	ldrb	r2, [r3, #0]
 801f04a:	693b      	ldr	r3, [r7, #16]
 801f04c:	709a      	strb	r2, [r3, #2]
 801f04e:	693b      	ldr	r3, [r7, #16]
 801f050:	2202      	movs	r2, #2
 801f052:	70da      	strb	r2, [r3, #3]
 801f054:	68fb      	ldr	r3, [r7, #12]
 801f056:	685b      	ldr	r3, [r3, #4]
 801f058:	68fa      	ldr	r2, [r7, #12]
 801f05a:	215c      	movs	r1, #92	@ 0x5c
 801f05c:	434b      	muls	r3, r1
 801f05e:	18d3      	adds	r3, r2, r3
 801f060:	332c      	adds	r3, #44	@ 0x2c
 801f062:	881a      	ldrh	r2, [r3, #0]
 801f064:	693b      	ldr	r3, [r7, #16]
 801f066:	21ff      	movs	r1, #255	@ 0xff
 801f068:	4011      	ands	r1, r2
 801f06a:	000c      	movs	r4, r1
 801f06c:	7919      	ldrb	r1, [r3, #4]
 801f06e:	2000      	movs	r0, #0
 801f070:	4001      	ands	r1, r0
 801f072:	1c08      	adds	r0, r1, #0
 801f074:	1c21      	adds	r1, r4, #0
 801f076:	4301      	orrs	r1, r0
 801f078:	7119      	strb	r1, [r3, #4]
 801f07a:	0a12      	lsrs	r2, r2, #8
 801f07c:	b290      	uxth	r0, r2
 801f07e:	795a      	ldrb	r2, [r3, #5]
 801f080:	2100      	movs	r1, #0
 801f082:	400a      	ands	r2, r1
 801f084:	1c11      	adds	r1, r2, #0
 801f086:	1c02      	adds	r2, r0, #0
 801f088:	430a      	orrs	r2, r1
 801f08a:	715a      	strb	r2, [r3, #5]
 801f08c:	68fb      	ldr	r3, [r7, #12]
 801f08e:	781b      	ldrb	r3, [r3, #0]
 801f090:	2b01      	cmp	r3, #1
 801f092:	d103      	bne.n	801f09c <USBD_FrameWork_MSCDesc+0x17c>
 801f094:	693b      	ldr	r3, [r7, #16]
 801f096:	2200      	movs	r2, #0
 801f098:	719a      	strb	r2, [r3, #6]
 801f09a:	e002      	b.n	801f0a2 <USBD_FrameWork_MSCDesc+0x182>
 801f09c:	693b      	ldr	r3, [r7, #16]
 801f09e:	2200      	movs	r2, #0
 801f0a0:	719a      	strb	r2, [r3, #6]
 801f0a2:	687b      	ldr	r3, [r7, #4]
 801f0a4:	681b      	ldr	r3, [r3, #0]
 801f0a6:	1dda      	adds	r2, r3, #7
 801f0a8:	687b      	ldr	r3, [r7, #4]
 801f0aa:	601a      	str	r2, [r3, #0]
                          (USBD_EP_TYPE_BULK),
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[1].size),
                          (0U), (0U));

  /* Update Config Descriptor and IAD descriptor */
  ((USBD_ConfigDescTypedef *)pConf)->bNumInterfaces += 1U;
 801f0ac:	68bb      	ldr	r3, [r7, #8]
 801f0ae:	791a      	ldrb	r2, [r3, #4]
 801f0b0:	68bb      	ldr	r3, [r7, #8]
 801f0b2:	3201      	adds	r2, #1
 801f0b4:	b2d2      	uxtb	r2, r2
 801f0b6:	711a      	strb	r2, [r3, #4]
  ((USBD_ConfigDescTypedef *)pConf)->wDescriptorLength = *Sze;
 801f0b8:	687b      	ldr	r3, [r7, #4]
 801f0ba:	681a      	ldr	r2, [r3, #0]
 801f0bc:	68bb      	ldr	r3, [r7, #8]
 801f0be:	b292      	uxth	r2, r2
 801f0c0:	21ff      	movs	r1, #255	@ 0xff
 801f0c2:	4011      	ands	r1, r2
 801f0c4:	000c      	movs	r4, r1
 801f0c6:	7899      	ldrb	r1, [r3, #2]
 801f0c8:	2000      	movs	r0, #0
 801f0ca:	4001      	ands	r1, r0
 801f0cc:	1c08      	adds	r0, r1, #0
 801f0ce:	1c21      	adds	r1, r4, #0
 801f0d0:	4301      	orrs	r1, r0
 801f0d2:	7099      	strb	r1, [r3, #2]
 801f0d4:	0a12      	lsrs	r2, r2, #8
 801f0d6:	b290      	uxth	r0, r2
 801f0d8:	78da      	ldrb	r2, [r3, #3]
 801f0da:	2100      	movs	r1, #0
 801f0dc:	400a      	ands	r2, r1
 801f0de:	1c11      	adds	r1, r2, #0
 801f0e0:	1c02      	adds	r2, r0, #0
 801f0e2:	430a      	orrs	r2, r1
 801f0e4:	70da      	strb	r2, [r3, #3]
}
 801f0e6:	46c0      	nop			@ (mov r8, r8)
 801f0e8:	46bd      	mov	sp, r7
 801f0ea:	b007      	add	sp, #28
 801f0ec:	bd90      	pop	{r4, r7, pc}
	...

0801f0f0 <malloc>:
 801f0f0:	b510      	push	{r4, lr}
 801f0f2:	4b03      	ldr	r3, [pc, #12]	@ (801f100 <malloc+0x10>)
 801f0f4:	0001      	movs	r1, r0
 801f0f6:	6818      	ldr	r0, [r3, #0]
 801f0f8:	f000 f826 	bl	801f148 <_malloc_r>
 801f0fc:	bd10      	pop	{r4, pc}
 801f0fe:	46c0      	nop			@ (mov r8, r8)
 801f100:	20000204 	.word	0x20000204

0801f104 <sbrk_aligned>:
 801f104:	b570      	push	{r4, r5, r6, lr}
 801f106:	4e0f      	ldr	r6, [pc, #60]	@ (801f144 <sbrk_aligned+0x40>)
 801f108:	000d      	movs	r5, r1
 801f10a:	6831      	ldr	r1, [r6, #0]
 801f10c:	0004      	movs	r4, r0
 801f10e:	2900      	cmp	r1, #0
 801f110:	d102      	bne.n	801f118 <sbrk_aligned+0x14>
 801f112:	f000 f8b1 	bl	801f278 <_sbrk_r>
 801f116:	6030      	str	r0, [r6, #0]
 801f118:	0029      	movs	r1, r5
 801f11a:	0020      	movs	r0, r4
 801f11c:	f000 f8ac 	bl	801f278 <_sbrk_r>
 801f120:	1c43      	adds	r3, r0, #1
 801f122:	d103      	bne.n	801f12c <sbrk_aligned+0x28>
 801f124:	2501      	movs	r5, #1
 801f126:	426d      	negs	r5, r5
 801f128:	0028      	movs	r0, r5
 801f12a:	bd70      	pop	{r4, r5, r6, pc}
 801f12c:	2303      	movs	r3, #3
 801f12e:	1cc5      	adds	r5, r0, #3
 801f130:	439d      	bics	r5, r3
 801f132:	42a8      	cmp	r0, r5
 801f134:	d0f8      	beq.n	801f128 <sbrk_aligned+0x24>
 801f136:	1a29      	subs	r1, r5, r0
 801f138:	0020      	movs	r0, r4
 801f13a:	f000 f89d 	bl	801f278 <_sbrk_r>
 801f13e:	3001      	adds	r0, #1
 801f140:	d1f2      	bne.n	801f128 <sbrk_aligned+0x24>
 801f142:	e7ef      	b.n	801f124 <sbrk_aligned+0x20>
 801f144:	20012328 	.word	0x20012328

0801f148 <_malloc_r>:
 801f148:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801f14a:	2203      	movs	r2, #3
 801f14c:	1ccb      	adds	r3, r1, #3
 801f14e:	4393      	bics	r3, r2
 801f150:	3308      	adds	r3, #8
 801f152:	0005      	movs	r5, r0
 801f154:	001f      	movs	r7, r3
 801f156:	2b0c      	cmp	r3, #12
 801f158:	d234      	bcs.n	801f1c4 <_malloc_r+0x7c>
 801f15a:	270c      	movs	r7, #12
 801f15c:	42b9      	cmp	r1, r7
 801f15e:	d833      	bhi.n	801f1c8 <_malloc_r+0x80>
 801f160:	0028      	movs	r0, r5
 801f162:	f000 f871 	bl	801f248 <__malloc_lock>
 801f166:	4e37      	ldr	r6, [pc, #220]	@ (801f244 <_malloc_r+0xfc>)
 801f168:	6833      	ldr	r3, [r6, #0]
 801f16a:	001c      	movs	r4, r3
 801f16c:	2c00      	cmp	r4, #0
 801f16e:	d12f      	bne.n	801f1d0 <_malloc_r+0x88>
 801f170:	0039      	movs	r1, r7
 801f172:	0028      	movs	r0, r5
 801f174:	f7ff ffc6 	bl	801f104 <sbrk_aligned>
 801f178:	0004      	movs	r4, r0
 801f17a:	1c43      	adds	r3, r0, #1
 801f17c:	d15f      	bne.n	801f23e <_malloc_r+0xf6>
 801f17e:	6834      	ldr	r4, [r6, #0]
 801f180:	9400      	str	r4, [sp, #0]
 801f182:	9b00      	ldr	r3, [sp, #0]
 801f184:	2b00      	cmp	r3, #0
 801f186:	d14a      	bne.n	801f21e <_malloc_r+0xd6>
 801f188:	2c00      	cmp	r4, #0
 801f18a:	d052      	beq.n	801f232 <_malloc_r+0xea>
 801f18c:	6823      	ldr	r3, [r4, #0]
 801f18e:	0028      	movs	r0, r5
 801f190:	18e3      	adds	r3, r4, r3
 801f192:	9900      	ldr	r1, [sp, #0]
 801f194:	9301      	str	r3, [sp, #4]
 801f196:	f000 f86f 	bl	801f278 <_sbrk_r>
 801f19a:	9b01      	ldr	r3, [sp, #4]
 801f19c:	4283      	cmp	r3, r0
 801f19e:	d148      	bne.n	801f232 <_malloc_r+0xea>
 801f1a0:	6823      	ldr	r3, [r4, #0]
 801f1a2:	0028      	movs	r0, r5
 801f1a4:	1aff      	subs	r7, r7, r3
 801f1a6:	0039      	movs	r1, r7
 801f1a8:	f7ff ffac 	bl	801f104 <sbrk_aligned>
 801f1ac:	3001      	adds	r0, #1
 801f1ae:	d040      	beq.n	801f232 <_malloc_r+0xea>
 801f1b0:	6823      	ldr	r3, [r4, #0]
 801f1b2:	19db      	adds	r3, r3, r7
 801f1b4:	6023      	str	r3, [r4, #0]
 801f1b6:	6833      	ldr	r3, [r6, #0]
 801f1b8:	685a      	ldr	r2, [r3, #4]
 801f1ba:	2a00      	cmp	r2, #0
 801f1bc:	d133      	bne.n	801f226 <_malloc_r+0xde>
 801f1be:	9b00      	ldr	r3, [sp, #0]
 801f1c0:	6033      	str	r3, [r6, #0]
 801f1c2:	e019      	b.n	801f1f8 <_malloc_r+0xb0>
 801f1c4:	2b00      	cmp	r3, #0
 801f1c6:	dac9      	bge.n	801f15c <_malloc_r+0x14>
 801f1c8:	230c      	movs	r3, #12
 801f1ca:	602b      	str	r3, [r5, #0]
 801f1cc:	2000      	movs	r0, #0
 801f1ce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801f1d0:	6821      	ldr	r1, [r4, #0]
 801f1d2:	1bc9      	subs	r1, r1, r7
 801f1d4:	d420      	bmi.n	801f218 <_malloc_r+0xd0>
 801f1d6:	290b      	cmp	r1, #11
 801f1d8:	d90a      	bls.n	801f1f0 <_malloc_r+0xa8>
 801f1da:	19e2      	adds	r2, r4, r7
 801f1dc:	6027      	str	r7, [r4, #0]
 801f1de:	42a3      	cmp	r3, r4
 801f1e0:	d104      	bne.n	801f1ec <_malloc_r+0xa4>
 801f1e2:	6032      	str	r2, [r6, #0]
 801f1e4:	6863      	ldr	r3, [r4, #4]
 801f1e6:	6011      	str	r1, [r2, #0]
 801f1e8:	6053      	str	r3, [r2, #4]
 801f1ea:	e005      	b.n	801f1f8 <_malloc_r+0xb0>
 801f1ec:	605a      	str	r2, [r3, #4]
 801f1ee:	e7f9      	b.n	801f1e4 <_malloc_r+0x9c>
 801f1f0:	6862      	ldr	r2, [r4, #4]
 801f1f2:	42a3      	cmp	r3, r4
 801f1f4:	d10e      	bne.n	801f214 <_malloc_r+0xcc>
 801f1f6:	6032      	str	r2, [r6, #0]
 801f1f8:	0028      	movs	r0, r5
 801f1fa:	f000 f82d 	bl	801f258 <__malloc_unlock>
 801f1fe:	0020      	movs	r0, r4
 801f200:	2207      	movs	r2, #7
 801f202:	300b      	adds	r0, #11
 801f204:	1d23      	adds	r3, r4, #4
 801f206:	4390      	bics	r0, r2
 801f208:	1ac2      	subs	r2, r0, r3
 801f20a:	4298      	cmp	r0, r3
 801f20c:	d0df      	beq.n	801f1ce <_malloc_r+0x86>
 801f20e:	1a1b      	subs	r3, r3, r0
 801f210:	50a3      	str	r3, [r4, r2]
 801f212:	e7dc      	b.n	801f1ce <_malloc_r+0x86>
 801f214:	605a      	str	r2, [r3, #4]
 801f216:	e7ef      	b.n	801f1f8 <_malloc_r+0xb0>
 801f218:	0023      	movs	r3, r4
 801f21a:	6864      	ldr	r4, [r4, #4]
 801f21c:	e7a6      	b.n	801f16c <_malloc_r+0x24>
 801f21e:	9c00      	ldr	r4, [sp, #0]
 801f220:	6863      	ldr	r3, [r4, #4]
 801f222:	9300      	str	r3, [sp, #0]
 801f224:	e7ad      	b.n	801f182 <_malloc_r+0x3a>
 801f226:	001a      	movs	r2, r3
 801f228:	685b      	ldr	r3, [r3, #4]
 801f22a:	42a3      	cmp	r3, r4
 801f22c:	d1fb      	bne.n	801f226 <_malloc_r+0xde>
 801f22e:	2300      	movs	r3, #0
 801f230:	e7da      	b.n	801f1e8 <_malloc_r+0xa0>
 801f232:	230c      	movs	r3, #12
 801f234:	0028      	movs	r0, r5
 801f236:	602b      	str	r3, [r5, #0]
 801f238:	f000 f80e 	bl	801f258 <__malloc_unlock>
 801f23c:	e7c6      	b.n	801f1cc <_malloc_r+0x84>
 801f23e:	6007      	str	r7, [r0, #0]
 801f240:	e7da      	b.n	801f1f8 <_malloc_r+0xb0>
 801f242:	46c0      	nop			@ (mov r8, r8)
 801f244:	2001232c 	.word	0x2001232c

0801f248 <__malloc_lock>:
 801f248:	b510      	push	{r4, lr}
 801f24a:	4802      	ldr	r0, [pc, #8]	@ (801f254 <__malloc_lock+0xc>)
 801f24c:	f000 f850 	bl	801f2f0 <__retarget_lock_acquire_recursive>
 801f250:	bd10      	pop	{r4, pc}
 801f252:	46c0      	nop			@ (mov r8, r8)
 801f254:	2001246c 	.word	0x2001246c

0801f258 <__malloc_unlock>:
 801f258:	b510      	push	{r4, lr}
 801f25a:	4802      	ldr	r0, [pc, #8]	@ (801f264 <__malloc_unlock+0xc>)
 801f25c:	f000 f849 	bl	801f2f2 <__retarget_lock_release_recursive>
 801f260:	bd10      	pop	{r4, pc}
 801f262:	46c0      	nop			@ (mov r8, r8)
 801f264:	2001246c 	.word	0x2001246c

0801f268 <memset>:
 801f268:	0003      	movs	r3, r0
 801f26a:	1882      	adds	r2, r0, r2
 801f26c:	4293      	cmp	r3, r2
 801f26e:	d100      	bne.n	801f272 <memset+0xa>
 801f270:	4770      	bx	lr
 801f272:	7019      	strb	r1, [r3, #0]
 801f274:	3301      	adds	r3, #1
 801f276:	e7f9      	b.n	801f26c <memset+0x4>

0801f278 <_sbrk_r>:
 801f278:	2300      	movs	r3, #0
 801f27a:	b570      	push	{r4, r5, r6, lr}
 801f27c:	4d06      	ldr	r5, [pc, #24]	@ (801f298 <_sbrk_r+0x20>)
 801f27e:	0004      	movs	r4, r0
 801f280:	0008      	movs	r0, r1
 801f282:	602b      	str	r3, [r5, #0]
 801f284:	f7e8 fe9c 	bl	8007fc0 <_sbrk>
 801f288:	1c43      	adds	r3, r0, #1
 801f28a:	d103      	bne.n	801f294 <_sbrk_r+0x1c>
 801f28c:	682b      	ldr	r3, [r5, #0]
 801f28e:	2b00      	cmp	r3, #0
 801f290:	d000      	beq.n	801f294 <_sbrk_r+0x1c>
 801f292:	6023      	str	r3, [r4, #0]
 801f294:	bd70      	pop	{r4, r5, r6, pc}
 801f296:	46c0      	nop			@ (mov r8, r8)
 801f298:	20012468 	.word	0x20012468

0801f29c <__errno>:
 801f29c:	4b01      	ldr	r3, [pc, #4]	@ (801f2a4 <__errno+0x8>)
 801f29e:	6818      	ldr	r0, [r3, #0]
 801f2a0:	4770      	bx	lr
 801f2a2:	46c0      	nop			@ (mov r8, r8)
 801f2a4:	20000204 	.word	0x20000204

0801f2a8 <__libc_init_array>:
 801f2a8:	b570      	push	{r4, r5, r6, lr}
 801f2aa:	2600      	movs	r6, #0
 801f2ac:	4c0c      	ldr	r4, [pc, #48]	@ (801f2e0 <__libc_init_array+0x38>)
 801f2ae:	4d0d      	ldr	r5, [pc, #52]	@ (801f2e4 <__libc_init_array+0x3c>)
 801f2b0:	1b64      	subs	r4, r4, r5
 801f2b2:	10a4      	asrs	r4, r4, #2
 801f2b4:	42a6      	cmp	r6, r4
 801f2b6:	d109      	bne.n	801f2cc <__libc_init_array+0x24>
 801f2b8:	2600      	movs	r6, #0
 801f2ba:	f000 f835 	bl	801f328 <_init>
 801f2be:	4c0a      	ldr	r4, [pc, #40]	@ (801f2e8 <__libc_init_array+0x40>)
 801f2c0:	4d0a      	ldr	r5, [pc, #40]	@ (801f2ec <__libc_init_array+0x44>)
 801f2c2:	1b64      	subs	r4, r4, r5
 801f2c4:	10a4      	asrs	r4, r4, #2
 801f2c6:	42a6      	cmp	r6, r4
 801f2c8:	d105      	bne.n	801f2d6 <__libc_init_array+0x2e>
 801f2ca:	bd70      	pop	{r4, r5, r6, pc}
 801f2cc:	00b3      	lsls	r3, r6, #2
 801f2ce:	58eb      	ldr	r3, [r5, r3]
 801f2d0:	4798      	blx	r3
 801f2d2:	3601      	adds	r6, #1
 801f2d4:	e7ee      	b.n	801f2b4 <__libc_init_array+0xc>
 801f2d6:	00b3      	lsls	r3, r6, #2
 801f2d8:	58eb      	ldr	r3, [r5, r3]
 801f2da:	4798      	blx	r3
 801f2dc:	3601      	adds	r6, #1
 801f2de:	e7f2      	b.n	801f2c6 <__libc_init_array+0x1e>
 801f2e0:	0801f920 	.word	0x0801f920
 801f2e4:	0801f920 	.word	0x0801f920
 801f2e8:	0801f924 	.word	0x0801f924
 801f2ec:	0801f920 	.word	0x0801f920

0801f2f0 <__retarget_lock_acquire_recursive>:
 801f2f0:	4770      	bx	lr

0801f2f2 <__retarget_lock_release_recursive>:
 801f2f2:	4770      	bx	lr

0801f2f4 <__aeabi_memcpy>:
 801f2f4:	b510      	push	{r4, lr}
 801f2f6:	f000 f80d 	bl	801f314 <memcpy>
 801f2fa:	bd10      	pop	{r4, pc}

0801f2fc <__aeabi_memset>:
 801f2fc:	000b      	movs	r3, r1
 801f2fe:	b510      	push	{r4, lr}
 801f300:	0011      	movs	r1, r2
 801f302:	001a      	movs	r2, r3
 801f304:	f7ff ffb0 	bl	801f268 <memset>
 801f308:	bd10      	pop	{r4, pc}

0801f30a <__aeabi_memclr>:
 801f30a:	b510      	push	{r4, lr}
 801f30c:	2200      	movs	r2, #0
 801f30e:	f7ff fff5 	bl	801f2fc <__aeabi_memset>
 801f312:	bd10      	pop	{r4, pc}

0801f314 <memcpy>:
 801f314:	2300      	movs	r3, #0
 801f316:	b510      	push	{r4, lr}
 801f318:	429a      	cmp	r2, r3
 801f31a:	d100      	bne.n	801f31e <memcpy+0xa>
 801f31c:	bd10      	pop	{r4, pc}
 801f31e:	5ccc      	ldrb	r4, [r1, r3]
 801f320:	54c4      	strb	r4, [r0, r3]
 801f322:	3301      	adds	r3, #1
 801f324:	e7f8      	b.n	801f318 <memcpy+0x4>
	...

0801f328 <_init>:
 801f328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f32a:	46c0      	nop			@ (mov r8, r8)
 801f32c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f32e:	bc08      	pop	{r3}
 801f330:	469e      	mov	lr, r3
 801f332:	4770      	bx	lr

0801f334 <_fini>:
 801f334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f336:	46c0      	nop			@ (mov r8, r8)
 801f338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f33a:	bc08      	pop	{r3}
 801f33c:	469e      	mov	lr, r3
 801f33e:	4770      	bx	lr
