{
    "design": {
        "design_name": "clock_gating",
        "platform": "gf180",
        "description": "clock_gating",
        "verilog": [
            "clock_gating.v"
        ],
        "topcell": "clock_gating"
    },
    "constraint": {
        "constraint_file": "default",
        "clock_port": "clk",
        "clock_cycle": 10.0,
        "input_delay": 0.2,
        "output_delay": 0.2
    },
    "config": {
        "TNS_END_PERCENT": 100,
        "CORE_UTILIZATION": 55
    }
}