# FPGA_Pong
Fun RTL design project coded in Verilog involving buttons, 7-segment displays, UART receiver, and VGA \
FPGA used is an iCE40 HX1K by Lattice Semiconductor\
\
![](https://github.com/tylerchang/FPGA_Pong/blob/main/pong_fpga.gif)\
\
YouTube demonstration video: [https://www.youtube.com/watch?v=YQB4LM7P4X8&t=2s](https://www.youtube.com/watch?v=YQB4LM7P4X8&t=2s)
