// Seed: 1441220349
module module_0 (
    input id_0
);
  type_6(
      id_0, 1, id_0
  );
  always id_1 <= 1;
  type_7 id_2 (
      id_0,
      "" + id_1,
      id_0 - id_1
  );
  reg id_3, id_4;
  logic id_5;
  assign id_5 = 1;
  assign id_4 = id_1;
endmodule
