 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Top
Version: R-2020.09-SP5
Date   : Fri May 27 11:33:11 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

  Startpoint: pricing0/mc_core0/count_r_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pricing0/mc_core0/sum_r_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top                G200K                 fsa0m_a_generic_core_tt1p8v25c
  MC_CORE            enG100K               fsa0m_a_generic_core_tt1p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  pricing0/mc_core0/count_r_reg[4]/CK (QDFFRBP)           0.00 #     0.50 r
  pricing0/mc_core0/count_r_reg[4]/Q (QDFFRBP)            0.42       0.92 f
  pricing0/mc_core0/U666/O (INV2)                         0.24       1.15 r
  pricing0/mc_core0/U13/O (OR2)                           0.41       1.56 r
  pricing0/mc_core0/U2638/O (OR2T)                        0.25       1.81 r
  pricing0/mc_core0/U2144/O (OR2P)                        0.27       2.08 r
  pricing0/mc_core0/U291/O (BUF1)                         0.35       2.43 r
  pricing0/mc_core0/U6/O (INV1S)                          0.50       2.93 f
  pricing0/mc_core0/U4929/O (ND2S)                        0.25       3.18 r
  pricing0/mc_core0/U4932/O (AN4S)                        0.25       3.43 r
  pricing0/mc_core0/U4936/O (ND3)                         0.12       3.55 f
  pricing0/mc_core0/U4971/O (NR3)                         0.21       3.76 r
  pricing0/mc_core0/U4994/O (AO13S)                       0.28       4.05 r
  pricing0/mc_core0/U305/O (ND3P)                         0.21       4.26 f
  pricing0/mc_core0/U7368/O (AN2)                         0.29       4.55 f
  pricing0/mc_core0/U9539/CO (FA1)                        0.35       4.89 f
  pricing0/mc_core0/U64/CO (FA1)                          0.32       5.21 f
  pricing0/mc_core0/U1662/CO (FA1)                        0.31       5.52 f
  pricing0/mc_core0/U9543/CO (FA1S)                       0.43       5.95 f
  pricing0/mc_core0/U9545/CO (FA1)                        0.34       6.28 f
  pricing0/mc_core0/U9547/CO (FA1S)                       0.43       6.71 f
  pricing0/mc_core0/U9549/CO (FA1)                        0.34       7.05 f
  pricing0/mc_core0/U9551/CO (FA1S)                       0.43       7.47 f
  pricing0/mc_core0/U9553/CO (FA1)                        0.34       7.81 f
  pricing0/mc_core0/U9555/CO (FA1S)                       0.43       8.24 f
  pricing0/mc_core0/U9557/CO (FA1)                        0.34       8.58 f
  pricing0/mc_core0/U9559/C (HA1)                         0.21       8.78 f
  pricing0/mc_core0/U9561/C (HA1P)                        0.17       8.95 f
  pricing0/mc_core0/U9563/C (HA1)                         0.18       9.14 f
  pricing0/mc_core0/U9565/C (HA1)                         0.19       9.33 f
  pricing0/mc_core0/U9567/C (HA1)                         0.19       9.52 f
  pricing0/mc_core0/U9569/C (HA1)                         0.19       9.71 f
  pricing0/mc_core0/U1661/C (HA1P)                        0.19       9.90 f
  pricing0/mc_core0/U63/O (MAOI1H)                        0.20      10.10 f
  pricing0/mc_core0/U7370/O (AO22)                        0.24      10.34 f
  pricing0/mc_core0/sum_r_reg[19]/D (QDFFRBN)             0.00      10.34 f
  data arrival time                                                 10.34

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  pricing0/mc_core0/sum_r_reg[19]/CK (QDFFRBN)            0.00      10.40 r
  library setup time                                     -0.06      10.34
  data required time                                                10.34
  --------------------------------------------------------------------------
  data required time                                                10.34
  data arrival time                                                -10.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
