##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ClockPWM
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for PC_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. PC_IntClock:R)
		5.2::Critical Path Report for (PC_IntClock:R vs. PC_IntClock:R)
		5.3::Critical Path Report for (ClockPWM:R vs. ClockPWM:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: ClockPWM                     | Frequency: 62.69 MHz  | Target: 0.20 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 62.03 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz  | 
Clock: PC_IntClock                  | Frequency: 59.71 MHz  | Target: 0.92 MHz   | 
Clock: POT_theACLK                  | N/A                   | Target: 1.60 MHz   | 
Clock: POT_theACLK(fixed-function)  | N/A                   | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ClockPWM      ClockPWM       5e+006           4984048     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     PC_IntClock    41666.7          25545       N/A              N/A         N/A              N/A         N/A              N/A         
PC_IntClock   PC_IntClock    1.08333e+006     1066584     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SCL_1(0)_PAD:out  19818         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  21554         CyBUS_CLK(fixed-function):R  
Servo(0)_PAD      23403         ClockPWM:R                   
Servo(1)_PAD      23729         ClockPWM:R                   
Servo(2)_PAD      24052         ClockPWM:R                   
Servo(3)_PAD      23768         ClockPWM:R                   
Tx_1(0)_PAD       30401         PC_IntClock:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ClockPWM
**************************************
Clock: ClockPWM
Frequency: 62.69 MHz | Target: 0.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4984048p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -4230
----------------------------------------------   ------- 
End-of-path required time (ps)                   4995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11722
-------------------------------------   ----- 
End-of-path arrival time (ps)           11722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   3092   6592  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11722  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11722  4984048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell5       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 62.03 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25545p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12652
-------------------------------------   ----- 
End-of-path arrival time (ps)           12652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell10        1781   1781  25545  RISE       1
\PC:BUART:rx_postpoll\/main_1         macrocell6      5212   6993  25545  RISE       1
\PC:BUART:rx_postpoll\/q              macrocell6      3350  10343  25545  RISE       1
\PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  12652  25545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PC_IntClock
*****************************************
Clock: PC_IntClock
Frequency: 59.71 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:sTX:TxSts\/status_0
Capture Clock  : \PC:BUART:sTX:TxSts\/clock
Path slack     : 1066584p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16249
-------------------------------------   ----- 
End-of-path arrival time (ps)           16249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1066584  RISE       1
\PC:BUART:tx_status_0\/main_3                 macrocell3      3738   7318  1066584  RISE       1
\PC:BUART:tx_status_0\/q                      macrocell3      3350  10668  1066584  RISE       1
\PC:BUART:sTX:TxSts\/status_0                 statusicell1    5581  16249  1066584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxSts\/clock                                 statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. PC_IntClock:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25545p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12652
-------------------------------------   ----- 
End-of-path arrival time (ps)           12652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell10        1781   1781  25545  RISE       1
\PC:BUART:rx_postpoll\/main_1         macrocell6      5212   6993  25545  RISE       1
\PC:BUART:rx_postpoll\/q              macrocell6      3350  10343  25545  RISE       1
\PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  12652  25545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (PC_IntClock:R vs. PC_IntClock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:sTX:TxSts\/status_0
Capture Clock  : \PC:BUART:sTX:TxSts\/clock
Path slack     : 1066584p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16249
-------------------------------------   ----- 
End-of-path arrival time (ps)           16249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1066584  RISE       1
\PC:BUART:tx_status_0\/main_3                 macrocell3      3738   7318  1066584  RISE       1
\PC:BUART:tx_status_0\/q                      macrocell3      3350  10668  1066584  RISE       1
\PC:BUART:sTX:TxSts\/status_0                 statusicell1    5581  16249  1066584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxSts\/clock                                 statusicell1        0      0  RISE       1


5.3::Critical Path Report for (ClockPWM:R vs. ClockPWM:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4984048p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -4230
----------------------------------------------   ------- 
End-of-path required time (ps)                   4995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11722
-------------------------------------   ----- 
End-of-path arrival time (ps)           11722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   3092   6592  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11722  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11722  4984048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25545p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12652
-------------------------------------   ----- 
End-of-path arrival time (ps)           12652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell10        1781   1781  25545  RISE       1
\PC:BUART:rx_postpoll\/main_1         macrocell6      5212   6993  25545  RISE       1
\PC:BUART:rx_postpoll\/q              macrocell6      3350  10343  25545  RISE       1
\PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  12652  25545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:rx_state_2\/main_8
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 30229p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7928
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                    iocell10      1781   1781  25545  RISE       1
\PC:BUART:rx_state_2\/main_8  macrocell20   6147   7928  30229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:rx_state_0\/main_9
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 30247p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7910
-------------------------------------   ---- 
End-of-path arrival time (ps)           7910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                    iocell10      1781   1781  25545  RISE       1
\PC:BUART:rx_state_0\/main_9  macrocell17   6129   7910  30247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:rx_status_3\/main_6
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 30247p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7910
-------------------------------------   ---- 
End-of-path arrival time (ps)           7910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell10      1781   1781  25545  RISE       1
\PC:BUART:rx_status_3\/main_6  macrocell25   6129   7910  30247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:pollcount_0\/main_2
Capture Clock  : \PC:BUART:pollcount_0\/clock_0
Path slack     : 31143p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7014
-------------------------------------   ---- 
End-of-path arrival time (ps)           7014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell10      1781   1781  25545  RISE       1
\PC:BUART:pollcount_0\/main_2  macrocell24   5233   7014  31143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:rx_last\/main_0
Capture Clock  : \PC:BUART:rx_last\/clock_0
Path slack     : 31143p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7014
-------------------------------------   ---- 
End-of-path arrival time (ps)           7014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                 iocell10      1781   1781  25545  RISE       1
\PC:BUART:rx_last\/main_0  macrocell26   5233   7014  31143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_last\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:pollcount_1\/main_3
Capture Clock  : \PC:BUART:pollcount_1\/clock_0
Path slack     : 31164p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6993
-------------------------------------   ---- 
End-of-path arrival time (ps)           6993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell10      1781   1781  25545  RISE       1
\PC:BUART:pollcount_1\/main_3  macrocell23   5212   6993  31164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:sTX:TxSts\/status_0
Capture Clock  : \PC:BUART:sTX:TxSts\/clock
Path slack     : 1066584p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16249
-------------------------------------   ----- 
End-of-path arrival time (ps)           16249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1066584  RISE       1
\PC:BUART:tx_status_0\/main_3                 macrocell3      3738   7318  1066584  RISE       1
\PC:BUART:tx_status_0\/q                      macrocell3      3350  10668  1066584  RISE       1
\PC:BUART:sTX:TxSts\/status_0                 statusicell1    5581  16249  1066584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxSts\/clock                                 statusicell1        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066589p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6190
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10554
-------------------------------------   ----- 
End-of-path arrival time (ps)           10554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_0\/q                      macrocell13     1250   1250  1066589  RISE       1
\PC:BUART:counter_load_not\/main_1           macrocell2      3642   4892  1066589  RISE       1
\PC:BUART:counter_load_not\/q                macrocell2      3350   8242  1066589  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2312  10554  1066589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \PC:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066662p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -5360
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11311
-------------------------------------   ----- 
End-of-path arrival time (ps)           11311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_3\/q            macrocell19   1250   1250  1066662  RISE       1
\PC:BUART:rx_counter_load\/main_2  macrocell5    4400   5650  1066662  RISE       1
\PC:BUART:rx_counter_load\/q       macrocell5    3350   9000  1066662  RISE       1
\PC:BUART:sRX:RxBitCounter\/load   count7cell    2311  11311  1066662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:sRX:RxSts\/status_4
Capture Clock  : \PC:BUART:sRX:RxSts\/clock
Path slack     : 1069443p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13390
-------------------------------------   ----- 
End-of-path arrival time (ps)           13390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1069443  RISE       1
\PC:BUART:rx_status_4\/main_1                 macrocell7      2288   5868  1069443  RISE       1
\PC:BUART:rx_status_4\/q                      macrocell7      3350   9218  1069443  RISE       1
\PC:BUART:sRX:RxSts\/status_4                 statusicell2    4172  13390  1069443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxSts\/clock                                 statusicell2        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070913p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6010
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068691  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6221   6411  1070913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071009p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6010
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6314
-------------------------------------   ---- 
End-of-path arrival time (ps)           6314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_0\/q                macrocell17     1250   1250  1067449  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5064   6314  1071009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072178p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6010
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q         macrocell16     1250   1250  1067950  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3896   5146  1072178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072198p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6010
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_1\/q                macrocell12     1250   1250  1067433  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3876   5126  1072198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:tx_state_0\/main_3
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 1072506p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7318
-------------------------------------   ---- 
End-of-path arrival time (ps)           7318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1066584  RISE       1
\PC:BUART:tx_state_0\/main_3                  macrocell13     3738   7318  1072506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \PC:BUART:txn\/main_3
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 1072555p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7269
-------------------------------------   ---- 
End-of-path arrival time (ps)           7269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1072555  RISE       1
\PC:BUART:txn\/main_3                macrocell11     2899   7269  1072555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell11         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_load_fifo\/main_3
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1072645p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7178
-------------------------------------   ---- 
End-of-path arrival time (ps)           7178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_3\/q         macrocell19   1250   1250  1066662  RISE       1
\PC:BUART:rx_load_fifo\/main_3  macrocell18   5928   7178  1072645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_2\/main_3
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1072645p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7178
-------------------------------------   ---- 
End-of-path arrival time (ps)           7178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell19   1250   1250  1066662  RISE       1
\PC:BUART:rx_state_2\/main_3  macrocell20   5928   7178  1072645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072645p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7178
-------------------------------------   ---- 
End-of-path arrival time (ps)           7178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_3\/q               macrocell19   1250   1250  1066662  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_2  macrocell22   5928   7178  1072645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : \PC:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073456p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073456  RISE       1
\PC:BUART:rx_bitclk_enable\/main_0   macrocell21   4427   6367  1073456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : \PC:BUART:pollcount_1\/main_0
Capture Clock  : \PC:BUART:pollcount_1\/clock_0
Path slack     : 1073456p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073456  RISE       1
\PC:BUART:pollcount_1\/main_0        macrocell23   4427   6367  1073456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : \PC:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073474p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073474  RISE       1
\PC:BUART:rx_bitclk_enable\/main_1   macrocell21   4409   6349  1073474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : \PC:BUART:pollcount_1\/main_1
Capture Clock  : \PC:BUART:pollcount_1\/clock_0
Path slack     : 1073474p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073474  RISE       1
\PC:BUART:pollcount_1\/main_1        macrocell23   4409   6349  1073474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073484p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6010
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_0\/q                macrocell13     1250   1250  1066589  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2589   3839  1073484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073761p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6010
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:rx_bitclk_enable\/q          macrocell21     1250   1250  1073761  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2313   3563  1073761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_load_fifo\/main_2
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1073896p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5927
-------------------------------------   ---- 
End-of-path arrival time (ps)           5927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_bitclk_enable\/q   macrocell21   1250   1250  1073761  RISE       1
\PC:BUART:rx_load_fifo\/main_2  macrocell18   4677   5927  1073896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_2\/main_2
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1073896p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5927
-------------------------------------   ---- 
End-of-path arrival time (ps)           5927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  1073761  RISE       1
\PC:BUART:rx_state_2\/main_2   macrocell20   4677   5927  1073896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : \PC:BUART:pollcount_0\/main_0
Capture Clock  : \PC:BUART:pollcount_0\/clock_0
Path slack     : 1074015p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073456  RISE       1
\PC:BUART:pollcount_0\/main_0        macrocell24   3868   5808  1074015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : \PC:BUART:pollcount_0\/main_1
Capture Clock  : \PC:BUART:pollcount_0\/clock_0
Path slack     : 1074029p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073474  RISE       1
\PC:BUART:pollcount_0\/main_1        macrocell24   3854   5794  1074029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_0\/main_3
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1074173p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell19   1250   1250  1066662  RISE       1
\PC:BUART:rx_state_0\/main_3  macrocell17   4400   5650  1074173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_3\/main_3
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1074173p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell19   1250   1250  1066662  RISE       1
\PC:BUART:rx_state_3\/main_3  macrocell19   4400   5650  1074173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_status_3\/main_3
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 1074173p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_3\/q        macrocell19   1250   1250  1066662  RISE       1
\PC:BUART:rx_status_3\/main_3  macrocell25   4400   5650  1074173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_load_fifo\/main_4
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1074362p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_2\/q         macrocell20   1250   1250  1067409  RISE       1
\PC:BUART:rx_load_fifo\/main_4  macrocell18   4211   5461  1074362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_2\/main_4
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1074362p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell20   1250   1250  1067409  RISE       1
\PC:BUART:rx_state_2\/main_4  macrocell20   4211   5461  1074362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074362p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_2\/q               macrocell20   1250   1250  1067409  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_3  macrocell22   4211   5461  1074362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_load_fifo\/main_1
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1074397p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_0\/q         macrocell17   1250   1250  1067449  RISE       1
\PC:BUART:rx_load_fifo\/main_1  macrocell18   4176   5426  1074397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_2\/main_1
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1074397p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell17   1250   1250  1067449  RISE       1
\PC:BUART:rx_state_2\/main_1  macrocell20   4176   5426  1074397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074397p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_0\/q               macrocell17   1250   1250  1067449  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_1  macrocell22   4176   5426  1074397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_0\/main_2
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1074463p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  1073761  RISE       1
\PC:BUART:rx_state_0\/main_2   macrocell17   4110   5360  1074463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_3\/main_2
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1074463p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  1073761  RISE       1
\PC:BUART:rx_state_3\/main_2   macrocell19   4110   5360  1074463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_status_3\/main_2
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 1074463p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  1073761  RISE       1
\PC:BUART:rx_status_3\/main_2  macrocell25   4110   5360  1074463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_0\/main_0
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 1074690p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell12   1250   1250  1067433  RISE       1
\PC:BUART:tx_state_0\/main_0  macrocell13   3883   5133  1074690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_bitclk\/main_0
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 1074690p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_1\/q      macrocell12   1250   1250  1067433  RISE       1
\PC:BUART:tx_bitclk\/main_0  macrocell15   3883   5133  1074690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_0\/main_4
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 1074893p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell14   1250   1250  1067463  RISE       1
\PC:BUART:tx_state_0\/main_4  macrocell13   3681   4931  1074893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_bitclk\/main_3
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 1074893p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_2\/q      macrocell14   1250   1250  1067463  RISE       1
\PC:BUART:tx_bitclk\/main_3  macrocell15   3681   4931  1074893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_state_0\/main_2
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 1074898p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068691  RISE       1
\PC:BUART:tx_state_0\/main_2               macrocell13     4735   4925  1074898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_bitclk\/main_2
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 1074898p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068691  RISE       1
\PC:BUART:tx_bitclk\/main_2                macrocell15     4735   4925  1074898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:txn\/main_2
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 1074908p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_0\/q  macrocell13   1250   1250  1066589  RISE       1
\PC:BUART:txn\/main_2    macrocell11   3666   4916  1074908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell11         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_1\/main_1
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 1074908p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell13   1250   1250  1066589  RISE       1
\PC:BUART:tx_state_1\/main_1  macrocell12   3666   4916  1074908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_0\/main_4
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1074921p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell20   1250   1250  1067409  RISE       1
\PC:BUART:rx_state_0\/main_4  macrocell17   3653   4903  1074921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_3\/main_4
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1074921p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell20   1250   1250  1067409  RISE       1
\PC:BUART:rx_state_3\/main_4  macrocell19   3653   4903  1074921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_status_3\/main_4
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 1074921p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_2\/q        macrocell20   1250   1250  1067409  RISE       1
\PC:BUART:rx_status_3\/main_4  macrocell25   3653   4903  1074921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_2\/main_1
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 1074931p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell13   1250   1250  1066589  RISE       1
\PC:BUART:tx_state_2\/main_1  macrocell14   3642   4892  1074931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_0
Path End       : \PC:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074944p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074944  RISE       1
\PC:BUART:rx_bitclk_enable\/main_2   macrocell21   2939   4879  1074944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_0\/main_1
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1074960p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell17   1250   1250  1067449  RISE       1
\PC:BUART:rx_state_0\/main_1  macrocell17   3613   4863  1074960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_3\/main_1
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1074960p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell17   1250   1250  1067449  RISE       1
\PC:BUART:rx_state_3\/main_1  macrocell19   3613   4863  1074960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_status_3\/main_1
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 1074960p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_0\/q        macrocell17   1250   1250  1067449  RISE       1
\PC:BUART:rx_status_3\/main_1  macrocell25   3613   4863  1074960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:txn\/main_6
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 1074990p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_bitclk\/q  macrocell15   1250   1250  1074990  RISE       1
\PC:BUART:txn\/main_6   macrocell11   3584   4834  1074990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell11         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_1\/main_5
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 1074990p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell15   1250   1250  1074990  RISE       1
\PC:BUART:tx_state_1\/main_5  macrocell12   3584   4834  1074990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_2\/main_5
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 1075009p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell15   1250   1250  1074990  RISE       1
\PC:BUART:tx_state_2\/main_5  macrocell14   3564   4814  1075009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:pollcount_0\/q
Path End       : \PC:BUART:rx_state_0\/main_10
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1075018p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:pollcount_0\/q       macrocell24   1250   1250  1070036  RISE       1
\PC:BUART:rx_state_0\/main_10  macrocell17   3556   4806  1075018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:pollcount_0\/q
Path End       : \PC:BUART:rx_status_3\/main_7
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 1075018p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:pollcount_0\/q       macrocell24   1250   1250  1070036  RISE       1
\PC:BUART:rx_status_3\/main_7  macrocell25   3556   4806  1075018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_0\/main_7
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075083  RISE       1
\PC:BUART:rx_state_0\/main_7         macrocell17   2801   4741  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_3\/main_7
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075083  RISE       1
\PC:BUART:rx_state_3\/main_7         macrocell19   2801   4741  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_load_fifo\/main_7
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1075087p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075083  RISE       1
\PC:BUART:rx_load_fifo\/main_7       macrocell18   2796   4736  1075087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_2\/main_7
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1075087p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075083  RISE       1
\PC:BUART:rx_state_2\/main_7         macrocell20   2796   4736  1075087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_0\/main_6
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1075263p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075263  RISE       1
\PC:BUART:rx_state_0\/main_6         macrocell17   2621   4561  1075263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_3\/main_6
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1075263p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075263  RISE       1
\PC:BUART:rx_state_3\/main_6         macrocell19   2621   4561  1075263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_0\/main_5
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1075264p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075264  RISE       1
\PC:BUART:rx_state_0\/main_5         macrocell17   2619   4559  1075264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_3\/main_5
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1075264p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075264  RISE       1
\PC:BUART:rx_state_3\/main_5         macrocell19   2619   4559  1075264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_load_fifo\/main_6
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1075272p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075263  RISE       1
\PC:BUART:rx_load_fifo\/main_6       macrocell18   2611   4551  1075272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_2\/main_6
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1075272p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075263  RISE       1
\PC:BUART:rx_state_2\/main_6         macrocell20   2611   4551  1075272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_load_fifo\/main_5
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1075273p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075264  RISE       1
\PC:BUART:rx_load_fifo\/main_5       macrocell18   2610   4550  1075273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_2\/main_5
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1075273p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075264  RISE       1
\PC:BUART:rx_state_2\/main_5         macrocell20   2610   4550  1075273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:pollcount_1\/q
Path End       : \PC:BUART:rx_state_0\/main_8
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1075380p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4443
-------------------------------------   ---- 
End-of-path arrival time (ps)           4443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:pollcount_1\/q      macrocell23   1250   1250  1070661  RISE       1
\PC:BUART:rx_state_0\/main_8  macrocell17   3193   4443  1075380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:pollcount_1\/q
Path End       : \PC:BUART:rx_status_3\/main_5
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 1075380p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4443
-------------------------------------   ---- 
End-of-path arrival time (ps)           4443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:pollcount_1\/q       macrocell23   1250   1250  1070661  RISE       1
\PC:BUART:rx_status_3\/main_5  macrocell25   3193   4443  1075380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_0\/main_0
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1075461p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  1067950  RISE       1
\PC:BUART:rx_state_0\/main_0    macrocell17   3113   4363  1075461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_3\/main_0
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1075461p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  1067950  RISE       1
\PC:BUART:rx_state_3\/main_0    macrocell19   3113   4363  1075461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_status_3\/main_0
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 1075461p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  1067950  RISE       1
\PC:BUART:rx_status_3\/main_0   macrocell25   3113   4363  1075461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_load_fifo\/main_0
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1075472p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  1067950  RISE       1
\PC:BUART:rx_load_fifo\/main_0  macrocell18   3102   4352  1075472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_2\/main_0
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1075472p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  1067950  RISE       1
\PC:BUART:rx_state_2\/main_0    macrocell20   3102   4352  1075472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075472p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q        macrocell16   1250   1250  1067950  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_0  macrocell22   3102   4352  1075472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_last\/q
Path End       : \PC:BUART:rx_state_2\/main_9
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1075648p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_last\/clock_0                                 macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_last\/q          macrocell26   1250   1250  1075648  RISE       1
\PC:BUART:rx_state_2\/main_9  macrocell20   2925   4175  1075648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:pollcount_0\/q
Path End       : \PC:BUART:pollcount_0\/main_3
Capture Clock  : \PC:BUART:pollcount_0\/clock_0
Path slack     : 1075655p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:pollcount_0\/q       macrocell24   1250   1250  1070036  RISE       1
\PC:BUART:pollcount_0\/main_3  macrocell24   2918   4168  1075655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:pollcount_0\/q
Path End       : \PC:BUART:pollcount_1\/main_4
Capture Clock  : \PC:BUART:pollcount_1\/clock_0
Path slack     : 1075655p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:pollcount_0\/q       macrocell24   1250   1250  1070036  RISE       1
\PC:BUART:pollcount_1\/main_4  macrocell23   2918   4168  1075655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:txn\/main_1
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 1075762p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_1\/q  macrocell12   1250   1250  1067433  RISE       1
\PC:BUART:txn\/main_1    macrocell11   2811   4061  1075762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell11         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_1\/main_0
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 1075762p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell12   1250   1250  1067433  RISE       1
\PC:BUART:tx_state_1\/main_0  macrocell12   2811   4061  1075762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_2\/main_0
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 1075776p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell12   1250   1250  1067433  RISE       1
\PC:BUART:tx_state_2\/main_0  macrocell14   2798   4048  1075776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:txn\/main_4
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_2\/q  macrocell14   1250   1250  1067463  RISE       1
\PC:BUART:txn\/main_4    macrocell11   2777   4027  1075796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell11         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_1\/main_3
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell14   1250   1250  1067463  RISE       1
\PC:BUART:tx_state_1\/main_3  macrocell12   2777   4027  1075796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_2\/main_3
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 1075806p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell14   1250   1250  1067463  RISE       1
\PC:BUART:tx_state_2\/main_3  macrocell14   2768   4018  1075806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_load_fifo\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075881p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3130
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:rx_load_fifo\/q            macrocell18     1250   1250  1070984  RISE       1
\PC:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3072   4322  1075881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_0\/main_5
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 1075941p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell15   1250   1250  1074990  RISE       1
\PC:BUART:tx_state_0\/main_5  macrocell13   2632   3882  1075941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_0\/main_1
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 1075986p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell13   1250   1250  1066589  RISE       1
\PC:BUART:tx_state_0\/main_1  macrocell13   2587   3837  1075986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_bitclk\/main_1
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 1075986p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_0\/q      macrocell13   1250   1250  1066589  RISE       1
\PC:BUART:tx_bitclk\/main_1  macrocell15   2587   3837  1075986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:txn\/q
Path End       : \PC:BUART:txn\/main_0
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 1076263p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell11         0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:txn\/q       macrocell11   1250   1250  1076263  RISE       1
\PC:BUART:txn\/main_0  macrocell11   2310   3560  1076263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell11         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:pollcount_1\/q
Path End       : \PC:BUART:pollcount_1\/main_2
Capture Clock  : \PC:BUART:pollcount_1\/clock_0
Path slack     : 1076280p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:pollcount_1\/q       macrocell23   1250   1250  1070661  RISE       1
\PC:BUART:pollcount_1\/main_2  macrocell23   2293   3543  1076280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PC:BUART:tx_state_2\/main_4
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 1076845p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2979
-------------------------------------   ---- 
End-of-path arrival time (ps)           2979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076845  RISE       1
\PC:BUART:tx_state_2\/main_4               macrocell14     2789   2979  1076845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PC:BUART:txn\/main_5
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 1076852p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2971
-------------------------------------   ---- 
End-of-path arrival time (ps)           2971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076845  RISE       1
\PC:BUART:txn\/main_5                      macrocell11     2781   2971  1076852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell11         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PC:BUART:tx_state_1\/main_4
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 1076852p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2971
-------------------------------------   ---- 
End-of-path arrival time (ps)           2971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076845  RISE       1
\PC:BUART:tx_state_1\/main_4               macrocell12     2781   2971  1076852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_state_2\/main_2
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 1077033p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2790
-------------------------------------   ---- 
End-of-path arrival time (ps)           2790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068691  RISE       1
\PC:BUART:tx_state_2\/main_2               macrocell14     2600   2790  1077033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_state_1\/main_2
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 1077042p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2781
-------------------------------------   ---- 
End-of-path arrival time (ps)           2781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068691  RISE       1
\PC:BUART:tx_state_1\/main_2               macrocell12     2591   2781  1077042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_status_3\/q
Path End       : \PC:BUART:sRX:RxSts\/status_3
Capture Clock  : \PC:BUART:sRX:RxSts\/clock
Path slack     : 1078683p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\PC:BUART:rx_status_3\/q       macrocell25    1250   1250  1078683  RISE       1
\PC:BUART:sRX:RxSts\/status_3  statusicell2   2900   4150  1078683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxSts\/clock                                 statusicell2        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4984048p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -4230
----------------------------------------------   ------- 
End-of-path required time (ps)                   4995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11722
-------------------------------------   ----- 
End-of-path arrival time (ps)           11722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   3092   6592  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11722  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11722  4984048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell5       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4984239p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -4230
----------------------------------------------   ------- 
End-of-path required time (ps)                   4995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11531
-------------------------------------   ----- 
End-of-path arrival time (ps)           11531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2901   6401  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  11531  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  11531  4984239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell7       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4987347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                   4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell5   3093   6593  4987347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell5       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 4987348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                   4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6592
-------------------------------------   ---- 
End-of-path arrival time (ps)           6592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   3092   6592  4987348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4987410p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                   4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12090
-------------------------------------   ----- 
End-of-path arrival time (ps)           12090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  4984048  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  4984048  RISE       1
\PWM1:PWMUDB:status_2\/main_1          macrocell9      2937   6437  4987410  RISE       1
\PWM1:PWMUDB:status_2\/q               macrocell9      3350   9787  4987410  RISE       1
\PWM1:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2303  12090  4987410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:genblk8:stsreg\/clock                         statusicell3        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4987421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                   4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12079
-------------------------------------   ----- 
End-of-path arrival time (ps)           12079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  4984239  RISE       1
\PWM2:PWMUDB:status_2\/main_1          macrocell10     2910   6410  4987421  RISE       1
\PWM2:PWMUDB:status_2\/q               macrocell10     3350   9760  4987421  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2318  12079  4987421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4987537p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                   4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   2903   6403  4987537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell7       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 4987539p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                   4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2901   6401  4987539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:runmode_enable\/q
Path End       : \PWM2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 4989116p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                   4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:runmode_enable\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:runmode_enable\/q         macrocell34     1250   1250  4985816  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   3574   4824  4989116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:runmode_enable\/q
Path End       : \PWM1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 4989446p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                   4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:runmode_enable\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:runmode_enable\/q         macrocell27     1250   1250  4986146  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell4   3244   4494  4989446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM1:PWMUDB:prevCompare1\/clock_0
Path slack     : 4989643p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  4989643  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  4989643  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  4989643  RISE       1
\PWM1:PWMUDB:prevCompare1\/main_0     macrocell28     3097   6847  4989643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:prevCompare1\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM2:PWMUDB:prevCompare1\/clock_0
Path slack     : 4989651p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6839
-------------------------------------   ---- 
End-of-path arrival time (ps)           6839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  4989651  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  4989651  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  4989651  RISE       1
\PWM2:PWMUDB:prevCompare1\/main_0     macrocell35     3089   6839  4989651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:prevCompare1\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_451/main_1
Capture Clock  : Net_451/clock_0
Path slack     : 4989653p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6837
-------------------------------------   ---- 
End-of-path arrival time (ps)           6837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  4989643  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  4989643  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  4989643  RISE       1
Net_451/main_1                        macrocell32     3087   6837  4989653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_451/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM2:PWMUDB:status_0\/clock_0
Path slack     : 4989659p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6831
-------------------------------------   ---- 
End-of-path arrival time (ps)           6831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  4989651  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  4989651  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  4989651  RISE       1
\PWM2:PWMUDB:status_0\/main_1         macrocell37     3081   6831  4989659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:status_0\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_462/main_1
Capture Clock  : Net_462/clock_0
Path slack     : 4989784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6706
-------------------------------------   ---- 
End-of-path arrival time (ps)           6706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  4989651  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  4989651  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  4989651  RISE       1
Net_462/main_1                        macrocell39     2956   6706  4989784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_462/clock_0                                            macrocell39         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM1:PWMUDB:status_0\/clock_0
Path slack     : 4989795p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6695
-------------------------------------   ---- 
End-of-path arrival time (ps)           6695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  4989643  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  4989643  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  4989643  RISE       1
\PWM1:PWMUDB:status_0\/main_1         macrocell30     2945   6695  4989795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:status_0\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_452/main_1
Capture Clock  : Net_452/clock_0
Path slack     : 4990008p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell4   1600   1600  4990008  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell5      0   1600  4990008  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell5   2270   3870  4990008  RISE       1
Net_452/main_1                        macrocell33     2612   6482  4990008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_452/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM1:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM1:PWMUDB:prevCompare2\/clock_0
Path slack     : 4990019p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6471
-------------------------------------   ---- 
End-of-path arrival time (ps)           6471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell4   1600   1600  4990008  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell5      0   1600  4990008  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell5   2270   3870  4990008  RISE       1
\PWM1:PWMUDB:prevCompare2\/main_0     macrocell29     2601   6471  4990019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:prevCompare2\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM1:PWMUDB:status_1\/main_1
Capture Clock  : \PWM1:PWMUDB:status_1\/clock_0
Path slack     : 4990019p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6471
-------------------------------------   ---- 
End-of-path arrival time (ps)           6471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell4   1600   1600  4990008  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell5      0   1600  4990008  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell5   2270   3870  4990008  RISE       1
\PWM1:PWMUDB:status_1\/main_1         macrocell31     2601   6471  4990019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:status_1\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_463/main_1
Capture Clock  : Net_463/clock_0
Path slack     : 4990020p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   1600   1600  4990020  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   1600  4990020  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   2270   3870  4990020  RISE       1
Net_463/main_1                        macrocell40     2600   6470  4990020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_463/clock_0                                            macrocell40         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM2:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM2:PWMUDB:prevCompare2\/clock_0
Path slack     : 4990029p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   1600   1600  4990020  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   1600  4990020  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   2270   3870  4990020  RISE       1
\PWM2:PWMUDB:prevCompare2\/main_0     macrocell36     2591   6461  4990029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:prevCompare2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM2:PWMUDB:status_1\/main_1
Capture Clock  : \PWM2:PWMUDB:status_1\/clock_0
Path slack     : 4990029p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   1600   1600  4990020  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   1600  4990020  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   2270   3870  4990020  RISE       1
\PWM2:PWMUDB:status_1\/main_1         macrocell38     2591   6461  4990029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:status_1\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:runmode_enable\/q
Path End       : \PWM1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4990366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                   4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:runmode_enable\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:runmode_enable\/q         macrocell27     1250   1250  4986146  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell5   2324   3574  4990366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell5       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:runmode_enable\/q
Path End       : \PWM2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4990369p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                   4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:runmode_enable\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:runmode_enable\/q         macrocell34     1250   1250  4985816  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell7   2321   3571  4990369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell7       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:runmode_enable\/q
Path End       : Net_463/main_0
Capture Clock  : Net_463/clock_0
Path slack     : 4991675p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:runmode_enable\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:runmode_enable\/q  macrocell34   1250   1250  4985816  RISE       1
Net_463/main_0                  macrocell40   3565   4815  4991675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_463/clock_0                                            macrocell40         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:runmode_enable\/q
Path End       : Net_462/main_0
Capture Clock  : Net_462/clock_0
Path slack     : 4991844p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:runmode_enable\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:runmode_enable\/q  macrocell34   1250   1250  4985816  RISE       1
Net_462/main_0                  macrocell39   3396   4646  4991844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_462/clock_0                                            macrocell39         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:runmode_enable\/q
Path End       : Net_452/main_0
Capture Clock  : Net_452/clock_0
Path slack     : 4991974p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:runmode_enable\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:runmode_enable\/q  macrocell27   1250   1250  4986146  RISE       1
Net_452/main_0                  macrocell33   3266   4516  4991974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_452/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:runmode_enable\/q
Path End       : Net_451/main_0
Capture Clock  : Net_451/clock_0
Path slack     : 4992942p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:runmode_enable\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:runmode_enable\/q  macrocell27   1250   1250  4986146  RISE       1
Net_451/main_0                  macrocell32   2298   3548  4992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_451/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:prevCompare1\/q
Path End       : \PWM2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM2:PWMUDB:status_0\/clock_0
Path slack     : 4992942p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:prevCompare1\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:prevCompare1\/q   macrocell35   1250   1250  4992942  RISE       1
\PWM2:PWMUDB:status_0\/main_0  macrocell37   2298   3548  4992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:status_0\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:prevCompare2\/q
Path End       : \PWM2:PWMUDB:status_1\/main_0
Capture Clock  : \PWM2:PWMUDB:status_1\/clock_0
Path slack     : 4992945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:prevCompare2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:prevCompare2\/q   macrocell36   1250   1250  4992945  RISE       1
\PWM2:PWMUDB:status_1\/main_0  macrocell38   2295   3545  4992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:status_1\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:prevCompare2\/q
Path End       : \PWM1:PWMUDB:status_1\/main_0
Capture Clock  : \PWM1:PWMUDB:status_1\/clock_0
Path slack     : 4992945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:prevCompare2\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:prevCompare2\/q   macrocell29   1250   1250  4992945  RISE       1
\PWM1:PWMUDB:status_1\/main_0  macrocell31   2295   3545  4992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:status_1\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:prevCompare1\/q
Path End       : \PWM1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM1:PWMUDB:status_0\/clock_0
Path slack     : 4992956p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:prevCompare1\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:prevCompare1\/q   macrocell28   1250   1250  4992956  RISE       1
\PWM1:PWMUDB:status_0\/main_0  macrocell30   2284   3534  4992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:status_0\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM1:PWMUDB:runmode_enable\/clock_0
Path slack     : 4992966p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:genblk1:ctrlreg\/clock                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  4992966  RISE       1
\PWM1:PWMUDB:runmode_enable\/main_0      macrocell27    2314   3524  4992966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:runmode_enable\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM2:PWMUDB:runmode_enable\/clock_0
Path slack     : 4992967p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3523
-------------------------------------   ---- 
End-of-path arrival time (ps)           3523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:genblk1:ctrlreg\/clock                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  4992967  RISE       1
\PWM2:PWMUDB:runmode_enable\/main_0      macrocell34    2313   3523  4992967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:runmode_enable\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:status_0\/q
Path End       : \PWM1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4995926p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                   4999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:status_0\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:status_0\/q               macrocell30    1250   1250  4995926  RISE       1
\PWM1:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2324   3574  4995926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:genblk8:stsreg\/clock                         statusicell3        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:status_0\/q
Path End       : \PWM2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4995927p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                   4999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:status_0\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:status_0\/q               macrocell37    1250   1250  4995927  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2323   3573  4995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:status_1\/q
Path End       : \PWM2:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4995929p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                   4999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:status_1\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:status_1\/q               macrocell38    1250   1250  4995929  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/status_1  statusicell4   2321   3571  4995929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:status_1\/q
Path End       : \PWM1:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4995951p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                   4999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:status_1\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:status_1\/q               macrocell31    1250   1250  4995951  RISE       1
\PWM1:PWMUDB:genblk8:stsreg\/status_1  statusicell3   2299   3549  4995951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:genblk8:stsreg\/clock                         statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

