int F_1 ( int V_1 )\r\n{\r\nreturn V_2 [ V_1 ] . V_3 . V_4 ;\r\n}\r\nunsigned int F_2 ( int V_1 )\r\n{\r\nreturn V_2 [ V_1 ] . V_3 . V_5 ;\r\n}\r\nstatic inline struct V_6 * F_3 ( int V_1 )\r\n{\r\nreturn & V_2 [ V_1 ] . V_7 ;\r\n}\r\nstatic inline int F_4 ( int V_8 )\r\n{\r\nstruct V_6 * V_9 = F_3 ( V_8 ) ;\r\nreturn V_9 -> V_10 - V_9 -> V_11 + 1 ;\r\n}\r\nstatic inline T_1 F_5 ( int V_8 , int V_12 )\r\n{\r\nreturn F_3 ( V_8 ) -> V_11 + V_12 ;\r\n}\r\nstatic inline bool F_6 ( int V_13 )\r\n{\r\nreturn V_13 >= 0 && V_13 < F_7 () ;\r\n}\r\nstatic inline int F_8 ( int V_8 , int V_13 )\r\n{\r\nif ( ! F_7 () )\r\nreturn 0 ;\r\nreturn V_8 == 0 || F_6 ( V_13 ) ;\r\n}\r\nstatic inline struct V_14 * F_9 ( int V_8 )\r\n{\r\nreturn V_2 [ V_8 ] . V_15 ;\r\n}\r\nvoid F_10 ( void )\r\n{\r\n#ifdef F_11\r\nV_16 = 1 ;\r\nV_17 = - 1 ;\r\n#endif\r\nV_18 = 1 ;\r\n}\r\nstatic int T_2 F_12 ( char * V_19 )\r\n{\r\nF_10 () ;\r\nreturn 0 ;\r\n}\r\nvoid F_13 ( struct V_20 * V_21 )\r\n{\r\nint V_22 ;\r\nF_14 ( V_23 , L_1\r\nL_2 ,\r\nV_21 -> V_24 , V_21 -> V_25 & 3 , ( V_21 -> V_25 >> 2 ) & 3 , V_21 -> V_26 ,\r\nV_21 -> V_27 , V_21 -> V_28 , V_21 -> V_29 ) ;\r\nfor ( V_22 = 0 ; V_22 < V_30 ; V_22 ++ ) {\r\nif ( ! memcmp ( & V_31 [ V_22 ] , V_21 , sizeof( * V_21 ) ) )\r\nreturn;\r\n}\r\nmemcpy ( & V_31 [ V_30 ] , V_21 , sizeof( * V_21 ) ) ;\r\nif ( ++ V_30 == V_32 )\r\nF_15 ( L_3 ) ;\r\n}\r\nstatic void F_16 ( int V_33 )\r\n{\r\nT_3 V_34 ;\r\nif ( V_2 [ V_33 ] . V_35 )\r\nreturn;\r\nV_34 = sizeof( struct V_36 ) * V_2 [ V_33 ] . V_37 ;\r\nV_2 [ V_33 ] . V_35 = F_17 ( V_34 , V_38 ) ;\r\nif ( ! V_2 [ V_33 ] . V_35 )\r\nF_18 ( L_4 , V_33 ) ;\r\n}\r\nstatic void F_19 ( int V_33 )\r\n{\r\nF_20 ( V_2 [ V_33 ] . V_35 ) ;\r\nV_2 [ V_33 ] . V_35 = NULL ;\r\n}\r\nint T_2 F_21 ( void )\r\n{\r\nint V_22 ;\r\nif ( ! F_7 () )\r\nV_39 = ~ 0UL ;\r\nF_22 (i)\r\nF_16 ( V_22 ) ;\r\nreturn 0 ;\r\n}\r\nstatic inline void F_23 ( unsigned int V_40 , unsigned int V_41 )\r\n{\r\nstruct V_42 T_4 * V_42 = F_24 ( V_40 ) ;\r\nF_25 ( V_41 , & V_42 -> V_43 ) ;\r\n}\r\nunsigned int F_26 ( unsigned int V_40 , unsigned int V_44 )\r\n{\r\nstruct V_42 T_4 * V_42 = F_24 ( V_40 ) ;\r\nF_25 ( V_44 , & V_42 -> V_45 ) ;\r\nreturn F_27 ( & V_42 -> V_46 ) ;\r\n}\r\nstatic void F_28 ( unsigned int V_40 , unsigned int V_44 ,\r\nunsigned int V_47 )\r\n{\r\nstruct V_42 T_4 * V_42 = F_24 ( V_40 ) ;\r\nF_25 ( V_44 , & V_42 -> V_45 ) ;\r\nF_25 ( V_47 , & V_42 -> V_46 ) ;\r\n}\r\nstatic struct V_36 F_29 ( int V_40 , int V_12 )\r\n{\r\nunion V_48 V_49 ;\r\nV_49 . V_50 = F_30 ( V_40 , 0x10 + 2 * V_12 ) ;\r\nV_49 . V_51 = F_30 ( V_40 , 0x11 + 2 * V_12 ) ;\r\nreturn V_49 . V_52 ;\r\n}\r\nstatic struct V_36 F_31 ( int V_40 , int V_12 )\r\n{\r\nunion V_48 V_49 ;\r\nunsigned long V_53 ;\r\nF_32 ( & V_54 , V_53 ) ;\r\nV_49 . V_52 = F_29 ( V_40 , V_12 ) ;\r\nF_33 ( & V_54 , V_53 ) ;\r\nreturn V_49 . V_52 ;\r\n}\r\nstatic void F_34 ( int V_40 , int V_12 , struct V_36 V_55 )\r\n{\r\nunion V_48 V_49 = { { 0 , 0 } } ;\r\nV_49 . V_52 = V_55 ;\r\nF_28 ( V_40 , 0x11 + 2 * V_12 , V_49 . V_51 ) ;\r\nF_28 ( V_40 , 0x10 + 2 * V_12 , V_49 . V_50 ) ;\r\n}\r\nstatic void F_35 ( int V_40 , int V_12 , struct V_36 V_55 )\r\n{\r\nunsigned long V_53 ;\r\nF_32 ( & V_54 , V_53 ) ;\r\nF_34 ( V_40 , V_12 , V_55 ) ;\r\nF_33 ( & V_54 , V_53 ) ;\r\n}\r\nstatic void F_36 ( int V_40 , int V_12 )\r\n{\r\nunsigned long V_53 ;\r\nunion V_48 V_49 = { . V_52 . V_56 = V_57 } ;\r\nF_32 ( & V_54 , V_53 ) ;\r\nF_28 ( V_40 , 0x10 + 2 * V_12 , V_49 . V_50 ) ;\r\nF_28 ( V_40 , 0x11 + 2 * V_12 , V_49 . V_51 ) ;\r\nF_33 ( & V_54 , V_53 ) ;\r\n}\r\nstatic int F_37 ( struct V_58 * V_46 ,\r\nint V_59 , int V_40 , int V_12 )\r\n{\r\nstruct V_60 * V_52 ;\r\nF_38 (entry, data->irq_2_pin)\r\nif ( V_52 -> V_40 == V_40 && V_52 -> V_12 == V_12 )\r\nreturn 0 ;\r\nV_52 = F_39 ( sizeof( struct V_60 ) , V_61 , V_59 ) ;\r\nif ( ! V_52 ) {\r\nF_18 ( L_5 ,\r\nV_59 , V_40 , V_12 ) ;\r\nreturn - V_62 ;\r\n}\r\nV_52 -> V_40 = V_40 ;\r\nV_52 -> V_12 = V_12 ;\r\nF_40 ( & V_52 -> V_63 , & V_46 -> V_64 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_41 ( struct V_58 * V_46 , int V_40 , int V_12 )\r\n{\r\nstruct V_60 * V_65 , * V_52 ;\r\nF_42 (entry, tmp, &data->irq_2_pin, list)\r\nif ( V_52 -> V_40 == V_40 && V_52 -> V_12 == V_12 ) {\r\nF_43 ( & V_52 -> V_63 ) ;\r\nF_20 ( V_52 ) ;\r\nreturn;\r\n}\r\n}\r\nstatic void F_44 ( struct V_58 * V_46 ,\r\nint V_59 , int V_40 , int V_12 )\r\n{\r\nif ( F_37 ( V_46 , V_59 , V_40 , V_12 ) )\r\nF_15 ( L_6 ) ;\r\n}\r\nstatic void T_2 F_45 ( struct V_58 * V_46 , int V_59 ,\r\nint V_66 , int V_67 ,\r\nint V_68 , int V_69 )\r\n{\r\nstruct V_60 * V_52 ;\r\nF_38 (entry, data->irq_2_pin) {\r\nif ( V_52 -> V_40 == V_66 && V_52 -> V_12 == V_67 ) {\r\nV_52 -> V_40 = V_68 ;\r\nV_52 -> V_12 = V_69 ;\r\nreturn;\r\n}\r\n}\r\nF_44 ( V_46 , V_59 , V_68 , V_69 ) ;\r\n}\r\nstatic void F_46 ( struct V_58 * V_46 ,\r\nint V_70 , int V_71 ,\r\nvoid (* F_47)( struct V_60 * V_52 ) )\r\n{\r\nunion V_48 V_49 ;\r\nstruct V_60 * V_52 ;\r\nV_49 . V_52 = V_46 -> V_52 ;\r\nV_49 . V_50 &= V_70 ;\r\nV_49 . V_50 |= V_71 ;\r\nV_46 -> V_52 = V_49 . V_52 ;\r\nF_38 (entry, data->irq_2_pin) {\r\nF_28 ( V_52 -> V_40 , 0x10 + 2 * V_52 -> V_12 , V_49 . V_50 ) ;\r\nif ( F_47 )\r\nF_47 ( V_52 ) ;\r\n}\r\n}\r\nstatic void F_48 ( struct V_60 * V_52 )\r\n{\r\nstruct V_42 T_4 * V_42 ;\r\nV_42 = F_24 ( V_52 -> V_40 ) ;\r\nF_27 ( & V_42 -> V_46 ) ;\r\n}\r\nstatic void F_49 ( struct V_72 * V_72 )\r\n{\r\nstruct V_58 * V_46 = V_72 -> V_73 ;\r\nunsigned long V_53 ;\r\nF_32 ( & V_54 , V_53 ) ;\r\nF_46 ( V_46 , ~ 0 , V_74 , & F_48 ) ;\r\nF_33 ( & V_54 , V_53 ) ;\r\n}\r\nstatic void F_50 ( struct V_58 * V_46 )\r\n{\r\nF_46 ( V_46 , ~ V_74 , 0 , NULL ) ;\r\n}\r\nstatic void F_51 ( struct V_72 * V_72 )\r\n{\r\nstruct V_58 * V_46 = V_72 -> V_73 ;\r\nunsigned long V_53 ;\r\nF_32 ( & V_54 , V_53 ) ;\r\nF_50 ( V_46 ) ;\r\nF_33 ( & V_54 , V_53 ) ;\r\n}\r\nstatic void F_52 ( int V_40 , int V_12 , int V_41 )\r\n{\r\nif ( F_53 ( V_40 ) >= 0x20 ) {\r\nF_23 ( V_40 , V_41 ) ;\r\n} else {\r\nstruct V_36 V_52 , V_75 ;\r\nV_52 = V_75 = F_29 ( V_40 , V_12 ) ;\r\nV_75 . V_56 = V_57 ;\r\nV_75 . V_76 = V_77 ;\r\nF_34 ( V_40 , V_12 , V_75 ) ;\r\nF_34 ( V_40 , V_12 , V_52 ) ;\r\n}\r\n}\r\nstatic void F_54 ( int V_41 , struct V_58 * V_46 )\r\n{\r\nunsigned long V_53 ;\r\nstruct V_60 * V_52 ;\r\nF_32 ( & V_54 , V_53 ) ;\r\nF_38 (entry, data->irq_2_pin)\r\nF_52 ( V_52 -> V_40 , V_52 -> V_12 , V_41 ) ;\r\nF_33 ( & V_54 , V_53 ) ;\r\n}\r\nstatic void F_55 ( unsigned int V_40 , unsigned int V_12 )\r\n{\r\nstruct V_36 V_52 ;\r\nV_52 = F_31 ( V_40 , V_12 ) ;\r\nif ( V_52 . V_78 == V_79 )\r\nreturn;\r\nif ( V_52 . V_56 == V_80 ) {\r\nV_52 . V_56 = V_57 ;\r\nF_35 ( V_40 , V_12 , V_52 ) ;\r\nV_52 = F_31 ( V_40 , V_12 ) ;\r\n}\r\nif ( V_52 . V_81 ) {\r\nunsigned long V_53 ;\r\nif ( V_52 . V_76 == V_77 ) {\r\nV_52 . V_76 = V_82 ;\r\nF_35 ( V_40 , V_12 , V_52 ) ;\r\n}\r\nF_32 ( & V_54 , V_53 ) ;\r\nF_52 ( V_40 , V_12 , V_52 . V_41 ) ;\r\nF_33 ( & V_54 , V_53 ) ;\r\n}\r\nF_36 ( V_40 , V_12 ) ;\r\nV_52 = F_31 ( V_40 , V_12 ) ;\r\nif ( V_52 . V_81 )\r\nF_18 ( L_7 ,\r\nF_1 ( V_40 ) , V_12 ) ;\r\n}\r\nstatic void F_56 ( void )\r\n{\r\nint V_40 , V_12 ;\r\nF_57 (apic, pin)\r\nF_55 ( V_40 , V_12 ) ;\r\n}\r\nstatic int T_2 F_58 ( char * V_19 )\r\n{\r\nint V_22 , V_83 ;\r\nint V_84 [ V_85 + 1 ] ;\r\nF_59 ( V_19 , F_60 ( V_84 ) , V_84 ) ;\r\nF_14 ( V_23 , V_86\r\nL_8 ) ;\r\nV_83 = V_85 ;\r\nif ( V_84 [ 0 ] < V_85 )\r\nV_83 = V_84 [ 0 ] ;\r\nfor ( V_22 = 0 ; V_22 < V_83 ; V_22 ++ ) {\r\nF_14 ( V_23 , V_87\r\nL_9 , V_22 , V_84 [ V_22 + 1 ] ) ;\r\nV_88 [ V_85 - V_22 - 1 ] = V_84 [ V_22 + 1 ] ;\r\n}\r\nreturn 1 ;\r\n}\r\nint F_61 ( void )\r\n{\r\nint V_40 , V_12 ;\r\nint V_89 = 0 ;\r\nF_22 (apic) {\r\nif ( ! V_2 [ V_40 ] . V_35 ) {\r\nV_89 = - V_62 ;\r\ncontinue;\r\n}\r\nF_62 (apic, pin)\r\nV_2 [ V_40 ] . V_35 [ V_12 ] =\r\nF_31 ( V_40 , V_12 ) ;\r\n}\r\nreturn V_89 ;\r\n}\r\nvoid F_63 ( void )\r\n{\r\nint V_40 , V_12 ;\r\nF_22 (apic) {\r\nif ( ! V_2 [ V_40 ] . V_35 )\r\ncontinue;\r\nF_62 (apic, pin) {\r\nstruct V_36 V_52 ;\r\nV_52 = V_2 [ V_40 ] . V_35 [ V_12 ] ;\r\nif ( V_52 . V_56 == V_80 ) {\r\nV_52 . V_56 = V_57 ;\r\nF_35 ( V_40 , V_12 , V_52 ) ;\r\n}\r\n}\r\n}\r\n}\r\nint F_64 ( void )\r\n{\r\nint V_40 , V_12 ;\r\nF_22 (apic) {\r\nif ( ! V_2 [ V_40 ] . V_35 )\r\ncontinue;\r\nF_62 (apic, pin)\r\nF_35 ( V_40 , V_12 ,\r\nV_2 [ V_40 ] . V_35 [ V_12 ] ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_65 ( int V_1 , int V_12 , int type )\r\n{\r\nint V_22 ;\r\nfor ( V_22 = 0 ; V_22 < V_30 ; V_22 ++ )\r\nif ( V_31 [ V_22 ] . V_24 == type &&\r\n( V_31 [ V_22 ] . V_28 == F_1 ( V_1 ) ||\r\nV_31 [ V_22 ] . V_28 == V_90 ) &&\r\nV_31 [ V_22 ] . V_29 == V_12 )\r\nreturn V_22 ;\r\nreturn - 1 ;\r\n}\r\nstatic int T_2 F_66 ( int V_13 , int type )\r\n{\r\nint V_22 ;\r\nfor ( V_22 = 0 ; V_22 < V_30 ; V_22 ++ ) {\r\nint V_91 = V_31 [ V_22 ] . V_26 ;\r\nif ( F_67 ( V_91 , V_92 ) &&\r\n( V_31 [ V_22 ] . V_24 == type ) &&\r\n( V_31 [ V_22 ] . V_27 == V_13 ) )\r\nreturn V_31 [ V_22 ] . V_29 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic int T_2 F_68 ( int V_13 , int type )\r\n{\r\nint V_22 ;\r\nfor ( V_22 = 0 ; V_22 < V_30 ; V_22 ++ ) {\r\nint V_91 = V_31 [ V_22 ] . V_26 ;\r\nif ( F_67 ( V_91 , V_92 ) &&\r\n( V_31 [ V_22 ] . V_24 == type ) &&\r\n( V_31 [ V_22 ] . V_27 == V_13 ) )\r\nbreak;\r\n}\r\nif ( V_22 < V_30 ) {\r\nint V_1 ;\r\nF_22 (ioapic_idx)\r\nif ( F_1 ( V_1 ) == V_31 [ V_22 ] . V_28 )\r\nreturn V_1 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic int F_69 ( unsigned int V_13 )\r\n{\r\nif ( V_13 < F_7 () ) {\r\nunsigned int V_93 = 0x4d0 + ( V_13 >> 3 ) ;\r\nreturn ( F_70 ( V_93 ) >> ( V_13 & 7 ) ) & 1 ;\r\n}\r\nF_14 ( V_23 , V_86\r\nL_10 , V_13 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_71 ( int V_33 )\r\n{\r\nint V_94 = V_31 [ V_33 ] . V_26 ;\r\nswitch ( V_31 [ V_33 ] . V_25 & 0x03 ) {\r\ncase 0 :\r\nif ( F_67 ( V_94 , V_92 ) )\r\nreturn F_72 ( V_33 ) ;\r\nelse\r\nreturn F_73 ( V_33 ) ;\r\ncase 1 :\r\nreturn V_95 ;\r\ncase 2 :\r\nF_74 ( L_11 ) ;\r\ncase 3 :\r\ndefault:\r\nreturn V_96 ;\r\n}\r\n}\r\nstatic int F_75 ( int V_33 , int V_94 , int V_76 )\r\n{\r\nswitch ( V_97 [ V_94 ] ) {\r\ncase V_98 :\r\ncase V_99 :\r\nreturn V_76 ;\r\ncase V_100 :\r\nreturn F_76 ( V_33 ) ;\r\n}\r\nF_74 ( L_12 , V_94 ) ;\r\nreturn V_82 ;\r\n}\r\nstatic inline int F_75 ( int V_33 , int V_94 , int V_76 )\r\n{\r\nreturn V_76 ;\r\n}\r\nstatic int F_77 ( int V_33 )\r\n{\r\nint V_94 = V_31 [ V_33 ] . V_26 ;\r\nint V_76 ;\r\nswitch ( ( V_31 [ V_33 ] . V_25 >> 2 ) & 0x03 ) {\r\ncase 0 :\r\nif ( F_67 ( V_94 , V_92 ) )\r\nV_76 = F_78 ( V_33 ) ;\r\nelse\r\nV_76 = F_79 ( V_33 ) ;\r\nreturn F_75 ( V_33 , V_94 , V_76 ) ;\r\ncase 1 :\r\nreturn V_77 ;\r\ncase 2 :\r\nF_74 ( L_13 ) ;\r\ncase 3 :\r\ndefault:\r\nreturn V_82 ;\r\n}\r\n}\r\nvoid F_80 ( struct V_101 * V_102 , int V_59 ,\r\nint V_76 , int V_103 )\r\n{\r\nF_81 ( V_102 , NULL ) ;\r\nV_102 -> type = V_104 ;\r\nV_102 -> V_105 = V_59 ;\r\nV_102 -> V_106 = V_76 ;\r\nV_102 -> V_107 = V_103 ;\r\nV_102 -> V_108 = 1 ;\r\n}\r\nstatic void F_82 ( struct V_101 * V_109 ,\r\nstruct V_101 * V_110 ,\r\nT_1 V_111 , int V_1 , int V_12 )\r\n{\r\nint V_76 , V_103 ;\r\nF_83 ( V_109 , V_110 ) ;\r\nV_109 -> type = V_104 ;\r\nV_109 -> V_112 = F_1 ( V_1 ) ;\r\nV_109 -> V_113 = V_12 ;\r\nV_109 -> V_108 = 1 ;\r\nif ( V_110 && V_110 -> V_108 ) {\r\nV_109 -> V_105 = V_110 -> V_105 ;\r\nV_109 -> V_106 = V_110 -> V_106 ;\r\nV_109 -> V_107 = V_110 -> V_107 ;\r\n} else {\r\nV_109 -> V_105 = V_114 ;\r\nif ( F_84 ( V_111 , & V_76 , & V_103 ) >= 0 ) {\r\nV_109 -> V_106 = V_76 ;\r\nV_109 -> V_107 = V_103 ;\r\n} else {\r\nV_109 -> V_106 = V_82 ;\r\nV_109 -> V_107 = V_96 ;\r\n}\r\n}\r\n}\r\nstatic int F_85 ( struct V_101 * V_102 )\r\n{\r\nreturn ( V_102 && V_102 -> V_108 ) ? V_102 -> V_105 : V_114 ;\r\n}\r\nstatic void F_86 ( unsigned int V_13 , unsigned long V_76 )\r\n{\r\nT_5 V_115 ;\r\nbool V_116 ;\r\nif ( V_76 ) {\r\nF_87 ( V_13 , V_117 ) ;\r\nV_116 = true ;\r\n} else {\r\nF_88 ( V_13 , V_117 ) ;\r\nV_116 = false ;\r\n}\r\nV_115 = V_116 ? V_118 : V_119 ;\r\nF_89 ( V_13 , V_115 , 0 , V_116 ? L_14 : L_15 ) ;\r\n}\r\nstatic bool F_90 ( int V_13 , struct V_101 * V_102 )\r\n{\r\nstruct V_58 * V_46 = F_91 ( V_13 ) ;\r\nif ( V_13 < F_7 () && V_46 -> V_120 == 1 ) {\r\nif ( V_102 -> V_106 != V_46 -> V_76 )\r\nF_86 ( V_13 , V_102 -> V_106 ) ;\r\nV_46 -> V_52 . V_76 = V_46 -> V_76 = V_102 -> V_106 ;\r\nV_46 -> V_52 . V_103 = V_46 -> V_103 = V_102 -> V_107 ;\r\n}\r\nreturn V_46 -> V_76 == V_102 -> V_106 &&\r\nV_46 -> V_103 == V_102 -> V_107 ;\r\n}\r\nstatic int F_92 ( struct V_14 * V_121 , int V_8 , T_1 V_111 ,\r\nstruct V_101 * V_102 )\r\n{\r\nbool V_122 = false ;\r\nint V_13 = - 1 ;\r\nint type = V_2 [ V_8 ] . V_123 . type ;\r\nswitch ( type ) {\r\ncase V_124 :\r\nif ( ! V_125 || V_111 >= F_7 () )\r\nV_13 = V_111 ;\r\nV_122 = F_6 ( V_13 ) ;\r\nbreak;\r\ncase V_126 :\r\nV_13 = V_111 ;\r\nbreak;\r\ncase V_127 :\r\nbreak;\r\ndefault:\r\nF_93 ( 1 , L_16 , type ) ;\r\nreturn - 1 ;\r\n}\r\nreturn F_94 ( V_121 , V_13 , 1 ,\r\nF_85 ( V_102 ) ,\r\nV_102 , V_122 ) ;\r\n}\r\nstatic int F_95 ( struct V_14 * V_121 ,\r\nint V_13 , int V_8 , int V_12 ,\r\nstruct V_101 * V_102 )\r\n{\r\nstruct V_58 * V_46 ;\r\nstruct V_72 * V_72 = F_96 ( V_13 ) ;\r\nint V_59 = F_85 ( V_102 ) ;\r\nif ( V_72 && V_72 -> V_128 ) {\r\nif ( ! F_90 ( V_13 , V_102 ) )\r\nreturn - V_129 ;\r\nif ( F_37 ( V_72 -> V_73 , V_59 , V_8 ,\r\nV_102 -> V_113 ) )\r\nreturn - V_62 ;\r\n} else {\r\nV_13 = F_94 ( V_121 , V_13 , 1 , V_59 , V_102 , true ) ;\r\nif ( V_13 >= 0 ) {\r\nV_72 = F_97 ( V_121 , V_13 ) ;\r\nV_46 = V_72 -> V_73 ;\r\nV_46 -> V_130 = true ;\r\n}\r\n}\r\nreturn V_13 ;\r\n}\r\nstatic int F_98 ( T_1 V_111 , int V_33 , int V_8 , int V_12 ,\r\nunsigned int V_53 , struct V_101 * V_102 )\r\n{\r\nint V_13 ;\r\nbool V_122 = false ;\r\nstruct V_101 V_65 ;\r\nstruct V_58 * V_46 ;\r\nstruct V_14 * V_121 = F_9 ( V_8 ) ;\r\nif ( ! V_121 )\r\nreturn - V_131 ;\r\nif ( V_33 >= 0 && F_67 ( V_31 [ V_33 ] . V_26 , V_92 ) ) {\r\nV_13 = V_31 [ V_33 ] . V_27 ;\r\nV_122 = F_6 ( V_13 ) ;\r\n}\r\nF_99 ( & V_132 ) ;\r\nif ( ! ( V_53 & V_133 ) ) {\r\nif ( ! V_122 ) {\r\nV_13 = F_100 ( V_121 , V_12 ) ;\r\nif ( V_13 == 0 )\r\nV_13 = - V_134 ;\r\n}\r\n} else {\r\nF_82 ( & V_65 , V_102 , V_111 , V_8 , V_12 ) ;\r\nif ( V_122 )\r\nV_13 = F_95 ( V_121 , V_13 ,\r\nV_8 , V_12 , & V_65 ) ;\r\nelse if ( ( V_13 = F_100 ( V_121 , V_12 ) ) == 0 )\r\nV_13 = F_92 ( V_121 , V_8 , V_111 , & V_65 ) ;\r\nelse if ( ! F_90 ( V_13 , & V_65 ) )\r\nV_13 = - V_129 ;\r\nif ( V_13 >= 0 ) {\r\nV_46 = F_91 ( V_13 ) ;\r\nV_46 -> V_120 ++ ;\r\n}\r\n}\r\nF_101 ( & V_132 ) ;\r\nreturn V_13 ;\r\n}\r\nstatic int F_102 ( int V_33 , int V_8 , int V_12 , unsigned int V_53 )\r\n{\r\nT_1 V_111 = F_5 ( V_8 , V_12 ) ;\r\nif ( V_31 [ V_33 ] . V_29 != V_12 )\r\nF_18 ( L_17 ) ;\r\n#ifdef F_103\r\nif ( ( V_12 >= 16 ) && ( V_12 <= 23 ) ) {\r\nif ( V_88 [ V_12 - 16 ] != - 1 ) {\r\nif ( ! V_88 [ V_12 - 16 ] ) {\r\nF_14 ( V_23 , V_87\r\nL_18 , V_12 - 16 ) ;\r\n} else {\r\nint V_13 = V_88 [ V_12 - 16 ] ;\r\nF_14 ( V_23 , V_87\r\nL_19 ,\r\nV_12 - 16 , V_13 ) ;\r\nreturn V_13 ;\r\n}\r\n}\r\n}\r\n#endif\r\nreturn F_98 ( V_111 , V_33 , V_8 , V_12 , V_53 , NULL ) ;\r\n}\r\nint F_104 ( T_1 V_111 , unsigned int V_53 , struct V_101 * V_102 )\r\n{\r\nint V_8 , V_12 , V_33 ;\r\nV_8 = F_105 ( V_111 ) ;\r\nif ( V_8 < 0 )\r\nreturn - 1 ;\r\nV_12 = F_106 ( V_8 , V_111 ) ;\r\nV_33 = F_65 ( V_8 , V_12 , V_135 ) ;\r\nif ( ( V_53 & V_136 ) && V_33 < 0 )\r\nreturn - 1 ;\r\nreturn F_98 ( V_111 , V_33 , V_8 , V_12 , V_53 , V_102 ) ;\r\n}\r\nvoid F_107 ( int V_13 )\r\n{\r\nstruct V_72 * V_72 = F_96 ( V_13 ) ;\r\nstruct V_58 * V_46 ;\r\nif ( ! V_72 || ! V_72 -> V_121 )\r\nreturn;\r\nV_46 = V_72 -> V_73 ;\r\nif ( ! V_46 || V_46 -> V_130 )\r\nreturn;\r\nF_99 ( & V_132 ) ;\r\nif ( -- V_46 -> V_120 == 0 )\r\nF_108 ( V_13 , 1 ) ;\r\nF_101 ( & V_132 ) ;\r\n}\r\nint F_109 ( int V_94 , int V_137 , int V_12 )\r\n{\r\nint V_13 , V_22 , V_138 = - 1 , V_139 = - 1 ;\r\nF_14 ( V_140 ,\r\nL_20 ,\r\nV_94 , V_137 , V_12 ) ;\r\nif ( F_67 ( V_94 , V_92 ) ) {\r\nF_14 ( V_23 ,\r\nL_21 , V_94 ) ;\r\nreturn - 1 ;\r\n}\r\nfor ( V_22 = 0 ; V_22 < V_30 ; V_22 ++ ) {\r\nint V_91 = V_31 [ V_22 ] . V_26 ;\r\nint V_1 , V_141 = 0 ;\r\nif ( V_94 != V_91 || V_31 [ V_22 ] . V_24 != V_135 ||\r\nV_137 != ( ( V_31 [ V_22 ] . V_27 >> 2 ) & 0x1f ) )\r\ncontinue;\r\nF_22 (ioapic_idx)\r\nif ( F_1 ( V_1 ) == V_31 [ V_22 ] . V_28 ||\r\nV_31 [ V_22 ] . V_28 == V_90 ) {\r\nV_141 = 1 ;\r\nbreak;\r\n}\r\nif ( ! V_141 )\r\ncontinue;\r\nV_13 = F_102 ( V_22 , V_1 , V_31 [ V_22 ] . V_29 , 0 ) ;\r\nif ( V_13 > 0 && ! F_110 ( V_13 ) )\r\ncontinue;\r\nif ( V_12 == ( V_31 [ V_22 ] . V_27 & 3 ) ) {\r\nV_139 = V_22 ;\r\nV_138 = V_1 ;\r\ngoto V_142;\r\n}\r\nif ( V_139 < 0 ) {\r\nV_139 = V_22 ;\r\nV_138 = V_1 ;\r\n}\r\n}\r\nif ( V_139 < 0 )\r\nreturn - 1 ;\r\nV_142:\r\nreturn F_102 ( V_139 , V_138 , V_31 [ V_139 ] . V_29 ,\r\nV_133 ) ;\r\n}\r\nstatic inline int F_111 ( int V_13 )\r\n{\r\nint V_40 , V_33 , V_12 ;\r\nF_57 (apic, pin) {\r\nV_33 = F_65 ( V_40 , V_12 , V_135 ) ;\r\nif ( ( V_33 != - 1 ) && ( V_13 == F_102 ( V_33 , V_40 , V_12 , 0 ) ) )\r\nreturn F_77 ( V_33 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic inline int F_111 ( int V_13 )\r\n{\r\nreturn 1 ;\r\n}\r\nstatic void T_2 F_112 ( void )\r\n{\r\nunsigned int V_8 , V_12 ;\r\nint V_33 ;\r\nF_14 ( V_23 , V_87 L_22 ) ;\r\nF_57 (ioapic, pin) {\r\nV_33 = F_65 ( V_8 , V_12 , V_135 ) ;\r\nif ( V_33 < 0 )\r\nF_14 ( V_23 ,\r\nV_87 L_23 ,\r\nF_1 ( V_8 ) , V_12 ) ;\r\nelse\r\nF_102 ( V_33 , V_8 , V_12 ,\r\nV_8 ? 0 : V_133 ) ;\r\n}\r\n}\r\nvoid F_113 ( void )\r\n{\r\nF_114 ( & V_54 ) ;\r\n}\r\nstatic void F_115 ( unsigned int V_40 , unsigned int V_143 )\r\n{\r\nint V_22 ;\r\nchar V_144 [ 256 ] ;\r\nstruct V_36 V_52 ;\r\nstruct V_145 * V_146 = ( void * ) & V_52 ;\r\nF_116 ( V_87 L_24 , V_40 ) ;\r\nfor ( V_22 = 0 ; V_22 <= V_143 ; V_22 ++ ) {\r\nV_52 = F_31 ( V_40 , V_22 ) ;\r\nsnprintf ( V_144 , sizeof( V_144 ) ,\r\nL_25 ,\r\nV_22 ,\r\nV_52 . V_56 == V_57 ? L_26 : L_27 ,\r\nV_52 . V_76 == V_82 ? L_28 : L_29 ,\r\nV_52 . V_103 == V_96 ? L_30 : L_31 ,\r\nV_52 . V_41 , V_52 . V_81 , V_52 . V_147 ) ;\r\nif ( V_146 -> V_148 )\r\nF_116 ( V_87 L_32 ,\r\nV_144 , ( V_146 -> V_45 << 15 ) | V_146 -> V_45 ,\r\nV_146 -> V_149 ) ;\r\nelse\r\nF_116 ( V_87 L_33 ,\r\nV_144 ,\r\nV_52 . V_150 == V_151 ?\r\nL_34 : L_35 ,\r\nV_52 . V_152 , V_52 . V_78 ) ;\r\n}\r\n}\r\nstatic void T_2 F_117 ( int V_1 )\r\n{\r\nunion V_153 V_154 ;\r\nunion V_155 V_156 ;\r\nunion V_157 V_158 ;\r\nunion V_159 V_160 ;\r\nunsigned long V_53 ;\r\nF_32 ( & V_54 , V_53 ) ;\r\nV_154 . V_161 = F_30 ( V_1 , 0 ) ;\r\nV_156 . V_161 = F_30 ( V_1 , 1 ) ;\r\nif ( V_156 . V_162 . V_163 >= 0x10 )\r\nV_158 . V_161 = F_30 ( V_1 , 2 ) ;\r\nif ( V_156 . V_162 . V_163 >= 0x20 )\r\nV_160 . V_161 = F_30 ( V_1 , 3 ) ;\r\nF_33 ( & V_54 , V_53 ) ;\r\nF_116 ( V_87 L_36 , F_1 ( V_1 ) ) ;\r\nF_116 ( V_87 L_37 , V_154 . V_161 ) ;\r\nF_116 ( V_87 L_38 , V_154 . V_162 . V_164 ) ;\r\nF_116 ( V_87 L_39 , V_154 . V_162 . V_165 ) ;\r\nF_116 ( V_87 L_40 , V_154 . V_162 . V_166 ) ;\r\nF_116 ( V_87 L_41 , * ( int * ) & V_156 ) ;\r\nF_116 ( V_87 L_42 ,\r\nV_156 . V_162 . V_167 ) ;\r\nF_116 ( V_87 L_43 , V_156 . V_162 . V_168 ) ;\r\nF_116 ( V_87 L_44 ,\r\nV_156 . V_162 . V_163 ) ;\r\nif ( V_156 . V_162 . V_163 >= 0x10 && V_158 . V_161 != V_156 . V_161 ) {\r\nF_116 ( V_87 L_45 , V_158 . V_161 ) ;\r\nF_116 ( V_87 L_46 , V_158 . V_162 . V_169 ) ;\r\n}\r\nif ( V_156 . V_162 . V_163 >= 0x20 && V_160 . V_161 != V_158 . V_161 &&\r\nV_160 . V_161 != V_156 . V_161 ) {\r\nF_116 ( V_87 L_47 , V_160 . V_161 ) ;\r\nF_116 ( V_87 L_48 , V_160 . V_162 . V_170 ) ;\r\n}\r\nF_116 ( V_87 L_49 ) ;\r\nF_115 ( V_1 , V_156 . V_162 . V_167 ) ;\r\n}\r\nvoid T_2 F_118 ( void )\r\n{\r\nint V_1 ;\r\nunsigned int V_13 ;\r\nF_116 ( V_87 L_50 , V_30 ) ;\r\nF_22 (ioapic_idx)\r\nF_116 ( V_87 L_51 ,\r\nF_1 ( V_1 ) ,\r\nV_2 [ V_1 ] . V_37 ) ;\r\nF_116 ( V_86 L_52 ) ;\r\nF_22 (ioapic_idx)\r\nF_117 ( V_1 ) ;\r\nF_116 ( V_87 L_53 ) ;\r\nF_119 (irq) {\r\nstruct V_60 * V_52 ;\r\nstruct V_171 * V_172 ;\r\nstruct V_58 * V_46 ;\r\nV_172 = F_120 ( V_13 ) ;\r\nif ( V_172 != & V_173 && V_172 != & V_174 )\r\ncontinue;\r\nV_46 = F_91 ( V_13 ) ;\r\nif ( ! V_46 )\r\ncontinue;\r\nif ( F_121 ( & V_46 -> V_64 ) )\r\ncontinue;\r\nF_116 ( V_87 L_54 , V_13 ) ;\r\nF_38 (entry, data->irq_2_pin)\r\nF_122 ( L_55 , V_52 -> V_40 , V_52 -> V_12 ) ;\r\nF_122 ( L_56 ) ;\r\n}\r\nF_116 ( V_86 L_57 ) ;\r\n}\r\nvoid T_2 F_123 ( void )\r\n{\r\nint V_175 , V_176 ;\r\nint V_40 , V_12 ;\r\nif ( V_18 )\r\nV_177 = 0 ;\r\nif ( ! F_7 () || ! V_177 )\r\nreturn;\r\nF_57 (apic, pin) {\r\nstruct V_36 V_52 = F_31 ( V_40 , V_12 ) ;\r\nif ( ( V_52 . V_56 == 0 ) && ( V_52 . V_78 == V_178 ) ) {\r\nV_179 . V_40 = V_40 ;\r\nV_179 . V_12 = V_12 ;\r\ngoto V_180;\r\n}\r\n}\r\nV_180:\r\nV_176 = F_66 ( 0 , V_181 ) ;\r\nV_175 = F_68 ( 0 , V_181 ) ;\r\nif ( ( V_179 . V_12 == - 1 ) && ( V_176 >= 0 ) ) {\r\nF_116 ( V_182 L_58 ) ;\r\nV_179 . V_12 = V_176 ;\r\nV_179 . V_40 = V_175 ;\r\n}\r\nif ( ( ( V_179 . V_40 != V_175 ) || ( V_179 . V_12 != V_176 ) ) &&\r\n( V_176 >= 0 ) && ( V_179 . V_12 >= 0 ) )\r\n{\r\nF_116 ( V_182 L_59 ) ;\r\n}\r\nF_56 () ;\r\n}\r\nvoid F_124 ( void )\r\n{\r\nif ( V_179 . V_12 != - 1 ) {\r\nstruct V_36 V_52 ;\r\nmemset ( & V_52 , 0 , sizeof( V_52 ) ) ;\r\nV_52 . V_56 = V_80 ;\r\nV_52 . V_76 = V_77 ;\r\nV_52 . V_103 = V_95 ;\r\nV_52 . V_150 = V_183 ;\r\nV_52 . V_78 = V_178 ;\r\nV_52 . V_152 = F_125 () ;\r\nF_35 ( V_179 . V_40 , V_179 . V_12 , V_52 ) ;\r\n}\r\nif ( V_184 || F_126 () )\r\nF_127 ( V_179 . V_12 != - 1 ) ;\r\n}\r\nvoid F_128 ( void )\r\n{\r\nF_56 () ;\r\nif ( ! F_7 () )\r\nreturn;\r\nV_185 . V_186 () ;\r\n}\r\nvoid T_2 F_129 ( void )\r\n{\r\nunion V_153 V_154 ;\r\nT_6 V_187 ;\r\nint V_1 ;\r\nint V_22 ;\r\nunsigned char V_188 ;\r\nunsigned long V_53 ;\r\nV_40 -> V_189 ( & V_190 , & V_187 ) ;\r\nF_22 (ioapic_idx) {\r\nF_32 ( & V_54 , V_53 ) ;\r\nV_154 . V_161 = F_30 ( V_1 , 0 ) ;\r\nF_33 ( & V_54 , V_53 ) ;\r\nV_188 = F_1 ( V_1 ) ;\r\nif ( F_1 ( V_1 ) >= F_130 () ) {\r\nF_116 ( V_191 L_60 ,\r\nV_1 , F_1 ( V_1 ) ) ;\r\nF_116 ( V_191 L_61 ,\r\nV_154 . V_162 . V_164 ) ;\r\nV_2 [ V_1 ] . V_3 . V_4 = V_154 . V_162 . V_164 ;\r\n}\r\nif ( V_40 -> V_192 ( & V_187 ,\r\nF_1 ( V_1 ) ) ) {\r\nF_116 ( V_191 L_62 ,\r\nV_1 , F_1 ( V_1 ) ) ;\r\nfor ( V_22 = 0 ; V_22 < F_130 () ; V_22 ++ )\r\nif ( ! F_131 ( V_22 , V_187 ) )\r\nbreak;\r\nif ( V_22 >= F_130 () )\r\nF_15 ( L_63 ) ;\r\nF_116 ( V_191 L_61 ,\r\nV_22 ) ;\r\nF_132 ( V_22 , V_187 ) ;\r\nV_2 [ V_1 ] . V_3 . V_4 = V_22 ;\r\n} else {\r\nT_6 V_65 ;\r\nV_40 -> V_193 ( F_1 ( V_1 ) ,\r\n& V_65 ) ;\r\nF_14 ( V_23 , L_64\r\nL_65 ,\r\nF_1 ( V_1 ) ) ;\r\nF_133 ( V_187 , V_187 , V_65 ) ;\r\n}\r\nif ( V_188 != F_1 ( V_1 ) )\r\nfor ( V_22 = 0 ; V_22 < V_30 ; V_22 ++ )\r\nif ( V_31 [ V_22 ] . V_28 == V_188 )\r\nV_31 [ V_22 ] . V_28\r\n= F_1 ( V_1 ) ;\r\nif ( F_1 ( V_1 ) == V_154 . V_162 . V_164 )\r\ncontinue;\r\nF_14 ( V_23 , V_86\r\nL_66 ,\r\nF_1 ( V_1 ) ) ;\r\nV_154 . V_162 . V_164 = F_1 ( V_1 ) ;\r\nF_32 ( & V_54 , V_53 ) ;\r\nF_28 ( V_1 , 0 , V_154 . V_161 ) ;\r\nF_33 ( & V_54 , V_53 ) ;\r\nF_32 ( & V_54 , V_53 ) ;\r\nV_154 . V_161 = F_30 ( V_1 , 0 ) ;\r\nF_33 ( & V_54 , V_53 ) ;\r\nif ( V_154 . V_162 . V_164 != F_1 ( V_1 ) )\r\nF_122 ( L_67 ) ;\r\nelse\r\nF_14 ( V_23 , L_68 ) ;\r\n}\r\n}\r\nvoid T_2 F_134 ( void )\r\n{\r\nif ( V_194 )\r\nreturn;\r\nif ( ! ( V_195 . V_196 == V_197 )\r\n|| F_135 ( V_198 [ V_199 ] ) )\r\nreturn;\r\nF_129 () ;\r\n}\r\nstatic int T_2 F_136 ( char * V_200 )\r\n{\r\nV_201 = 1 ;\r\nreturn 1 ;\r\n}\r\nstatic int T_2 F_137 ( void )\r\n{\r\nunsigned long V_202 = V_203 ;\r\nunsigned long V_53 ;\r\nif ( V_201 )\r\nreturn 1 ;\r\nF_138 ( V_53 ) ;\r\nF_139 () ;\r\nF_140 ( ( 10 * 1000 ) / V_204 ) ;\r\nF_141 ( V_53 ) ;\r\nif ( F_142 ( V_203 , V_202 + 4 ) )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic unsigned int F_143 ( struct V_72 * V_46 )\r\n{\r\nint V_205 = 0 , V_13 = V_46 -> V_13 ;\r\nunsigned long V_53 ;\r\nF_32 ( & V_54 , V_53 ) ;\r\nif ( V_13 < F_7 () ) {\r\nV_206 -> V_56 ( V_13 ) ;\r\nif ( V_206 -> V_207 ( V_13 ) )\r\nV_205 = 1 ;\r\n}\r\nF_50 ( V_46 -> V_73 ) ;\r\nF_33 ( & V_54 , V_53 ) ;\r\nreturn V_205 ;\r\n}\r\nstatic bool F_144 ( struct V_58 * V_46 )\r\n{\r\nstruct V_60 * V_52 ;\r\nunsigned long V_53 ;\r\nF_32 ( & V_54 , V_53 ) ;\r\nF_38 (entry, data->irq_2_pin) {\r\nunsigned int V_44 ;\r\nint V_12 ;\r\nV_12 = V_52 -> V_12 ;\r\nV_44 = F_30 ( V_52 -> V_40 , 0x10 + V_12 * 2 ) ;\r\nif ( V_44 & V_208 ) {\r\nF_33 ( & V_54 , V_53 ) ;\r\nreturn true ;\r\n}\r\n}\r\nF_33 ( & V_54 , V_53 ) ;\r\nreturn false ;\r\n}\r\nstatic inline bool F_145 ( struct V_72 * V_46 )\r\n{\r\nif ( F_146 ( F_147 ( V_46 ) ) ) {\r\nF_49 ( V_46 ) ;\r\nreturn true ;\r\n}\r\nreturn false ;\r\n}\r\nstatic inline void F_148 ( struct V_72 * V_46 , bool V_209 )\r\n{\r\nif ( F_146 ( V_209 ) ) {\r\nif ( ! F_144 ( V_46 -> V_73 ) )\r\nF_149 ( V_46 ) ;\r\nF_51 ( V_46 ) ;\r\n}\r\n}\r\nstatic inline bool F_145 ( struct V_72 * V_46 )\r\n{\r\nreturn false ;\r\n}\r\nstatic inline void F_148 ( struct V_72 * V_46 , bool V_209 )\r\n{\r\n}\r\nstatic void F_150 ( struct V_72 * V_72 )\r\n{\r\nstruct V_210 * V_211 = F_151 ( V_72 ) ;\r\nunsigned long V_212 ;\r\nbool V_209 ;\r\nint V_22 ;\r\nF_152 ( V_211 ) ;\r\nV_209 = F_145 ( V_72 ) ;\r\nV_22 = V_211 -> V_41 ;\r\nV_212 = F_153 ( V_213 + ( ( V_22 & ~ 0x1f ) >> 1 ) ) ;\r\nF_154 () ;\r\nif ( ! ( V_212 & ( 1 << ( V_22 & 0x1f ) ) ) ) {\r\nF_155 ( & V_214 ) ;\r\nF_54 ( V_211 -> V_41 , V_72 -> V_73 ) ;\r\n}\r\nF_148 ( V_72 , V_209 ) ;\r\n}\r\nstatic void F_156 ( struct V_72 * V_72 )\r\n{\r\nstruct V_58 * V_46 = V_72 -> V_73 ;\r\nF_154 () ;\r\nF_54 ( V_46 -> V_52 . V_41 , V_46 ) ;\r\n}\r\nstatic int F_157 ( struct V_72 * V_72 ,\r\nconst struct V_215 * V_56 , bool V_216 )\r\n{\r\nstruct V_72 * V_217 = V_72 -> V_128 ;\r\nstruct V_58 * V_46 = V_72 -> V_73 ;\r\nstruct V_60 * V_52 ;\r\nstruct V_210 * V_211 ;\r\nunsigned long V_53 ;\r\nint V_218 ;\r\nV_218 = V_217 -> V_172 -> V_219 ( V_217 , V_56 , V_216 ) ;\r\nF_32 ( & V_54 , V_53 ) ;\r\nif ( V_218 >= 0 && V_218 != V_220 ) {\r\nV_211 = F_151 ( V_72 ) ;\r\nV_46 -> V_52 . V_152 = V_211 -> V_221 ;\r\nV_46 -> V_52 . V_41 = V_211 -> V_41 ;\r\nF_38 (entry, data->irq_2_pin)\r\nF_34 ( V_52 -> V_40 , V_52 -> V_12 ,\r\nV_46 -> V_52 ) ;\r\n}\r\nF_33 ( & V_54 , V_53 ) ;\r\nreturn V_218 ;\r\n}\r\nstatic inline void F_158 ( void )\r\n{\r\nstruct V_210 * V_211 ;\r\nunsigned int V_13 ;\r\nF_119 (irq) {\r\nV_211 = V_210 ( V_13 ) ;\r\nif ( F_110 ( V_13 ) && V_211 && ! V_211 -> V_41 ) {\r\nif ( V_13 < F_7 () )\r\nV_206 -> V_222 ( V_13 ) ;\r\nelse\r\nF_159 ( V_13 , & V_223 ) ;\r\n}\r\n}\r\n}\r\nstatic void F_160 ( struct V_72 * V_46 )\r\n{\r\nunsigned long V_212 ;\r\nV_212 = F_153 ( V_224 ) ;\r\nF_161 ( V_224 , V_212 | V_225 ) ;\r\n}\r\nstatic void F_162 ( struct V_72 * V_46 )\r\n{\r\nunsigned long V_212 ;\r\nV_212 = F_153 ( V_224 ) ;\r\nF_161 ( V_224 , V_212 & ~ V_225 ) ;\r\n}\r\nstatic void F_163 ( struct V_72 * V_46 )\r\n{\r\nF_154 () ;\r\n}\r\nstatic void F_164 ( int V_13 )\r\n{\r\nF_88 ( V_13 , V_117 ) ;\r\nF_165 ( V_13 , & V_226 , V_119 ,\r\nL_15 ) ;\r\n}\r\nstatic inline void T_2 F_166 ( void )\r\n{\r\nint V_40 , V_12 , V_22 ;\r\nstruct V_36 V_227 , V_75 ;\r\nunsigned char V_228 , V_229 ;\r\nV_12 = F_66 ( 8 , V_135 ) ;\r\nif ( V_12 == - 1 ) {\r\nF_167 ( 1 ) ;\r\nreturn;\r\n}\r\nV_40 = F_68 ( 8 , V_135 ) ;\r\nif ( V_40 == - 1 ) {\r\nF_167 ( 1 ) ;\r\nreturn;\r\n}\r\nV_227 = F_31 ( V_40 , V_12 ) ;\r\nF_55 ( V_40 , V_12 ) ;\r\nmemset ( & V_75 , 0 , sizeof( V_75 ) ) ;\r\nV_75 . V_150 = V_183 ;\r\nV_75 . V_56 = V_80 ;\r\nV_75 . V_152 = F_168 () ;\r\nV_75 . V_78 = V_178 ;\r\nV_75 . V_103 = V_227 . V_103 ;\r\nV_75 . V_76 = V_77 ;\r\nV_75 . V_41 = 0 ;\r\nF_35 ( V_40 , V_12 , V_75 ) ;\r\nV_228 = F_169 ( V_230 ) ;\r\nV_229 = F_169 ( V_231 ) ;\r\nF_170 ( ( V_229 & ~ V_232 ) | 0x6 ,\r\nV_231 ) ;\r\nF_170 ( V_228 | V_233 , V_230 ) ;\r\nV_22 = 100 ;\r\nwhile ( V_22 -- > 0 ) {\r\nF_140 ( 10 ) ;\r\nif ( ( F_169 ( V_234 ) & V_235 ) == V_235 )\r\nV_22 -= 10 ;\r\n}\r\nF_170 ( V_228 , V_230 ) ;\r\nF_170 ( V_229 , V_231 ) ;\r\nF_55 ( V_40 , V_12 ) ;\r\nF_35 ( V_40 , V_12 , V_227 ) ;\r\n}\r\nstatic int T_2 F_171 ( char * V_236 )\r\n{\r\nV_237 = 1 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_172 ( int V_8 , int V_12 )\r\n{\r\nint V_13 = - 1 ;\r\nstruct V_14 * V_121 = F_9 ( V_8 ) ;\r\nif ( V_121 ) {\r\nstruct V_101 V_102 ;\r\nF_80 ( & V_102 , V_114 , 0 , 0 ) ;\r\nV_102 . V_112 = F_1 ( V_8 ) ;\r\nV_102 . V_113 = V_12 ;\r\nF_99 ( & V_132 ) ;\r\nV_13 = F_95 ( V_121 , 0 , V_8 , V_12 , & V_102 ) ;\r\nF_101 ( & V_132 ) ;\r\n}\r\nreturn V_13 ;\r\n}\r\nstatic inline void T_2 F_173 ( void )\r\n{\r\nstruct V_72 * V_72 = F_96 ( 0 ) ;\r\nstruct V_58 * V_46 = V_72 -> V_73 ;\r\nstruct V_210 * V_211 = F_151 ( V_72 ) ;\r\nint V_59 = F_174 ( 0 ) ;\r\nint V_238 , V_239 , V_240 , V_241 ;\r\nunsigned long V_53 ;\r\nint V_242 = 0 ;\r\nF_175 ( V_53 ) ;\r\nV_206 -> V_56 ( 0 ) ;\r\nF_161 ( V_224 , V_225 | V_243 ) ;\r\nV_206 -> V_244 ( 1 ) ;\r\nV_239 = F_66 ( 0 , V_135 ) ;\r\nV_238 = F_68 ( 0 , V_135 ) ;\r\nV_241 = V_179 . V_12 ;\r\nV_240 = V_179 . V_40 ;\r\nF_14 ( V_245 , V_86 L_69\r\nL_70 ,\r\nV_211 -> V_41 , V_238 , V_239 , V_240 , V_241 ) ;\r\nif ( V_239 == - 1 ) {\r\nF_176 ( L_71 ) ;\r\nV_239 = V_241 ;\r\nV_238 = V_240 ;\r\nV_242 = 1 ;\r\n} else if ( V_241 == - 1 ) {\r\nV_241 = V_239 ;\r\nV_240 = V_238 ;\r\n}\r\nif ( V_239 != - 1 ) {\r\nif ( V_242 ) {\r\nF_172 ( V_238 , V_239 ) ;\r\n} else {\r\nint V_33 ;\r\nV_33 = F_65 ( V_238 , V_239 , V_135 ) ;\r\nif ( V_33 != - 1 && F_77 ( V_33 ) )\r\nF_51 ( F_91 ( 0 ) ) ;\r\n}\r\nF_177 ( V_72 ) ;\r\nif ( F_137 () ) {\r\nif ( V_237 > 0 )\r\nF_55 ( 0 , V_239 ) ;\r\ngoto V_142;\r\n}\r\nF_176 ( L_72 ) ;\r\nF_178 () ;\r\nF_55 ( V_238 , V_239 ) ;\r\nif ( ! V_242 )\r\nF_14 ( V_245 , V_191 L_73\r\nL_74 ) ;\r\nF_14 ( V_245 , V_86 L_75\r\nL_76 ) ;\r\nF_14 ( V_245 , V_86\r\nL_77 , V_240 , V_241 ) ;\r\nF_45 ( V_46 , V_59 , V_238 , V_239 , V_240 , V_241 ) ;\r\nF_177 ( V_72 ) ;\r\nV_206 -> V_246 ( 0 ) ;\r\nif ( F_137 () ) {\r\nF_14 ( V_245 , V_86 L_78 ) ;\r\ngoto V_142;\r\n}\r\nF_178 () ;\r\nV_206 -> V_56 ( 0 ) ;\r\nF_55 ( V_240 , V_241 ) ;\r\nF_14 ( V_245 , V_86 L_79 ) ;\r\n}\r\nF_14 ( V_245 , V_86\r\nL_80 ) ;\r\nF_164 ( 0 ) ;\r\nF_161 ( V_224 , V_247 | V_211 -> V_41 ) ;\r\nV_206 -> V_246 ( 0 ) ;\r\nif ( F_137 () ) {\r\nF_14 ( V_245 , V_86 L_81 ) ;\r\ngoto V_142;\r\n}\r\nF_178 () ;\r\nV_206 -> V_56 ( 0 ) ;\r\nF_161 ( V_224 , V_225 | V_247 | V_211 -> V_41 ) ;\r\nF_14 ( V_245 , V_86 L_82 ) ;\r\nF_14 ( V_245 , V_86\r\nL_83 ) ;\r\nV_206 -> V_244 ( 0 ) ;\r\nV_206 -> V_222 ( 0 ) ;\r\nF_161 ( V_224 , V_243 ) ;\r\nF_166 () ;\r\nif ( F_137 () ) {\r\nF_14 ( V_245 , V_86 L_81 ) ;\r\ngoto V_142;\r\n}\r\nF_178 () ;\r\nF_14 ( V_245 , V_86 L_84 ) ;\r\nif ( F_179 () )\r\nF_14 ( V_245 , V_86\r\nL_85\r\nL_86 ) ;\r\nF_15 ( L_87\r\nL_88 ) ;\r\nV_142:\r\nF_141 ( V_53 ) ;\r\n}\r\nstatic int F_180 ( int V_8 )\r\n{\r\nstruct V_101 V_102 ;\r\nstruct V_14 * V_217 ;\r\nint V_248 = F_4 ( V_8 ) ;\r\nstruct V_8 * V_249 = & V_2 [ V_8 ] ;\r\nstruct V_250 * V_211 = & V_249 -> V_123 ;\r\nstruct V_6 * V_9 = F_3 ( V_8 ) ;\r\nif ( V_211 -> type == V_251 )\r\nreturn 0 ;\r\nF_81 ( & V_102 , NULL ) ;\r\nV_102 . type = V_104 ;\r\nV_102 . V_112 = F_1 ( V_8 ) ;\r\nV_217 = F_181 ( & V_102 ) ;\r\nif ( ! V_217 )\r\nV_217 = V_252 ;\r\nV_249 -> V_15 = F_182 ( V_211 -> V_253 , V_248 , V_211 -> V_254 ,\r\n( void * ) ( long ) V_8 ) ;\r\nif ( ! V_249 -> V_15 )\r\nreturn - V_62 ;\r\nV_249 -> V_15 -> V_217 = V_217 ;\r\nif ( V_211 -> type == V_124 ||\r\nV_211 -> type == V_126 )\r\nV_255 = V_83 ( V_255 ,\r\nV_9 -> V_10 + 1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_183 ( int V_33 )\r\n{\r\nif ( V_2 [ V_33 ] . V_15 ) {\r\nF_184 ( V_2 [ V_33 ] . V_15 ) ;\r\nV_2 [ V_33 ] . V_15 = NULL ;\r\n}\r\n}\r\nvoid T_2 F_185 ( void )\r\n{\r\nint V_8 ;\r\nif ( V_18 || ! V_177 )\r\nreturn;\r\nV_39 = F_7 () ? ~ V_256 : ~ 0UL ;\r\nF_14 ( V_23 , L_89 ) ;\r\nF_22 (ioapic)\r\nF_186 ( F_180 ( V_8 ) ) ;\r\nV_257 . V_258 . V_259 () ;\r\nF_187 () ;\r\nF_112 () ;\r\nF_158 () ;\r\nif ( F_7 () )\r\nF_173 () ;\r\nV_125 = 1 ;\r\n}\r\nstatic void F_188 ( int V_1 )\r\n{\r\nunsigned long V_53 ;\r\nunion V_153 V_154 ;\r\nF_32 ( & V_54 , V_53 ) ;\r\nV_154 . V_161 = F_30 ( V_1 , 0 ) ;\r\nif ( V_154 . V_162 . V_164 != F_1 ( V_1 ) ) {\r\nV_154 . V_162 . V_164 = F_1 ( V_1 ) ;\r\nF_28 ( V_1 , 0 , V_154 . V_161 ) ;\r\n}\r\nF_33 ( & V_54 , V_53 ) ;\r\n}\r\nstatic void F_189 ( void )\r\n{\r\nint V_1 ;\r\nF_190 (ioapic_idx)\r\nF_188 ( V_1 ) ;\r\nF_64 () ;\r\n}\r\nstatic int T_2 F_191 ( void )\r\n{\r\nF_192 ( & V_260 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_193 ( int V_8 )\r\n{\r\nunion V_155 V_156 ;\r\nunsigned long V_53 ;\r\nF_32 ( & V_54 , V_53 ) ;\r\nV_156 . V_161 = F_30 ( V_8 , 1 ) ;\r\nF_33 ( & V_54 , V_53 ) ;\r\nreturn V_156 . V_162 . V_167 + 1 ;\r\n}\r\nunsigned int F_194 ( unsigned int V_261 )\r\n{\r\nreturn V_125 ? V_255 : V_262 ;\r\n}\r\nstatic int F_195 ( int V_8 , int V_263 )\r\n{\r\nunion V_153 V_154 ;\r\nstatic T_6 V_264 = V_265 ;\r\nT_6 V_65 ;\r\nunsigned long V_53 ;\r\nint V_22 = 0 ;\r\nif ( F_196 ( V_264 ) )\r\nV_40 -> V_189 ( & V_190 , & V_264 ) ;\r\nF_32 ( & V_54 , V_53 ) ;\r\nV_154 . V_161 = F_30 ( V_8 , 0 ) ;\r\nF_33 ( & V_54 , V_53 ) ;\r\nif ( V_263 >= F_130 () ) {\r\nF_116 ( V_182 L_90\r\nL_91 , V_8 , V_263 , V_154 . V_162 . V_164 ) ;\r\nV_263 = V_154 . V_162 . V_164 ;\r\n}\r\nif ( V_40 -> V_192 ( & V_264 , V_263 ) ) {\r\nfor ( V_22 = 0 ; V_22 < F_130 () ; V_22 ++ ) {\r\nif ( ! V_40 -> V_192 ( & V_264 , V_22 ) )\r\nbreak;\r\n}\r\nif ( V_22 == F_130 () )\r\nF_15 ( L_92 ) ;\r\nF_116 ( V_182 L_93\r\nL_94 , V_8 , V_263 , V_22 ) ;\r\nV_263 = V_22 ;\r\n}\r\nV_40 -> V_193 ( V_263 , & V_65 ) ;\r\nF_133 ( V_264 , V_264 , V_65 ) ;\r\nif ( V_154 . V_162 . V_164 != V_263 ) {\r\nV_154 . V_162 . V_164 = V_263 ;\r\nF_32 ( & V_54 , V_53 ) ;\r\nF_28 ( V_8 , 0 , V_154 . V_161 ) ;\r\nV_154 . V_161 = F_30 ( V_8 , 0 ) ;\r\nF_33 ( & V_54 , V_53 ) ;\r\nif ( V_154 . V_162 . V_164 != V_263 ) {\r\nF_18 ( L_95 ,\r\nV_8 ) ;\r\nreturn - 1 ;\r\n}\r\n}\r\nF_14 ( V_23 , V_86\r\nL_96 , V_8 , V_263 ) ;\r\nreturn V_263 ;\r\n}\r\nstatic T_7 F_197 ( int V_33 , T_7 V_266 )\r\n{\r\nif ( ( V_195 . V_196 == V_197 ) &&\r\n! F_135 ( V_198 [ V_199 ] ) )\r\nreturn F_195 ( V_33 , V_266 ) ;\r\nelse\r\nreturn V_266 ;\r\n}\r\nstatic T_7 F_197 ( int V_33 , T_7 V_266 )\r\n{\r\nunion V_153 V_154 ;\r\nF_198 ( V_267 , 256 ) ;\r\nunsigned long V_53 ;\r\nT_7 V_268 ;\r\nint V_22 ;\r\nF_199 ( V_267 , 256 ) ;\r\nF_22 (i)\r\nF_200 ( F_1 ( V_22 ) , V_267 ) ;\r\nif ( ! F_67 ( V_266 , V_267 ) )\r\nreturn V_266 ;\r\nF_32 ( & V_54 , V_53 ) ;\r\nV_154 . V_161 = F_30 ( V_33 , 0 ) ;\r\nF_33 ( & V_54 , V_53 ) ;\r\nV_268 = V_154 . V_162 . V_164 ;\r\nif ( ! F_67 ( V_268 , V_267 ) ) {\r\nF_14 ( V_23 , V_86\r\nL_97 ,\r\nV_33 , V_268 , V_266 ) ;\r\nreturn V_268 ;\r\n}\r\nV_268 = F_201 ( V_267 , 256 ) ;\r\nV_154 . V_162 . V_164 = V_268 ;\r\nF_32 ( & V_54 , V_53 ) ;\r\nF_28 ( V_33 , 0 , V_154 . V_161 ) ;\r\nV_154 . V_161 = F_30 ( V_33 , 0 ) ;\r\nF_33 ( & V_54 , V_53 ) ;\r\nF_186 ( V_154 . V_162 . V_164 != V_268 ) ;\r\nreturn V_268 ;\r\n}\r\nstatic int F_202 ( int V_8 )\r\n{\r\nunion V_155 V_156 ;\r\nunsigned long V_53 ;\r\nF_32 ( & V_54 , V_53 ) ;\r\nV_156 . V_161 = F_30 ( V_8 , 1 ) ;\r\nF_33 ( & V_54 , V_53 ) ;\r\nreturn V_156 . V_162 . V_163 ;\r\n}\r\nint F_84 ( T_1 V_111 , int * V_76 , int * V_103 )\r\n{\r\nint V_8 , V_12 , V_33 ;\r\nif ( V_18 )\r\nreturn - 1 ;\r\nV_8 = F_105 ( V_111 ) ;\r\nif ( V_8 < 0 )\r\nreturn - 1 ;\r\nV_12 = F_106 ( V_8 , V_111 ) ;\r\nif ( V_12 < 0 )\r\nreturn - 1 ;\r\nV_33 = F_65 ( V_8 , V_12 , V_135 ) ;\r\nif ( V_33 < 0 )\r\nreturn - 1 ;\r\n* V_76 = F_77 ( V_33 ) ;\r\n* V_103 = F_71 ( V_33 ) ;\r\nreturn 0 ;\r\n}\r\nvoid T_2 F_203 ( void )\r\n{\r\nint V_12 , V_8 , V_13 , V_269 ;\r\nconst struct V_215 * V_56 ;\r\nstruct V_270 * V_271 ;\r\nstruct V_72 * V_272 ;\r\nstruct V_171 * V_172 ;\r\nif ( V_18 == 1 )\r\nreturn;\r\nF_57 (ioapic, pin) {\r\nV_269 = F_65 ( V_8 , V_12 , V_135 ) ;\r\nif ( V_269 == - 1 )\r\ncontinue;\r\nV_13 = F_102 ( V_269 , V_8 , V_12 , 0 ) ;\r\nif ( V_13 < 0 || ! F_8 ( V_8 , V_13 ) )\r\ncontinue;\r\nV_271 = F_204 ( V_13 ) ;\r\nF_205 ( & V_271 -> V_273 ) ;\r\nV_272 = F_206 ( V_271 ) ;\r\nif ( ! F_207 ( V_272 ) || F_208 ( V_272 ) )\r\nV_56 = F_209 ( V_272 ) ;\r\nelse\r\nV_56 = V_40 -> V_274 () ;\r\nV_172 = F_210 ( V_272 ) ;\r\nif ( V_172 -> V_219 )\r\nV_172 -> V_219 ( V_272 , V_56 , false ) ;\r\nF_211 ( & V_271 -> V_273 ) ;\r\n}\r\n}\r\nstatic struct V_275 * T_2 F_212 ( void )\r\n{\r\nunsigned long V_276 ;\r\nstruct V_275 * V_277 ;\r\nchar * V_278 ;\r\nint V_22 , V_279 = 0 ;\r\nF_22 (i)\r\nV_279 ++ ;\r\nif ( V_279 == 0 )\r\nreturn NULL ;\r\nV_276 = V_280 + sizeof( struct V_275 ) ;\r\nV_276 *= V_279 ;\r\nV_278 = F_213 ( V_276 ) ;\r\nV_277 = ( void * ) V_278 ;\r\nV_278 += sizeof( struct V_275 ) * V_279 ;\r\nV_279 = 0 ;\r\nF_22 (i) {\r\nV_277 [ V_279 ] . V_281 = V_278 ;\r\nV_277 [ V_279 ] . V_53 = V_282 | V_283 ;\r\nsnprintf ( V_278 , V_280 , L_98 , V_22 ) ;\r\nV_278 += V_280 ;\r\nV_279 ++ ;\r\nV_2 [ V_22 ] . V_284 = V_277 ;\r\n}\r\nV_285 = V_277 ;\r\nreturn V_277 ;\r\n}\r\nvoid T_2 F_214 ( void )\r\n{\r\nunsigned long V_286 , V_33 = V_287 ;\r\nstruct V_275 * V_288 ;\r\nint V_22 ;\r\nV_288 = F_212 () ;\r\nF_22 (i) {\r\nif ( V_289 ) {\r\nV_286 = F_2 ( V_22 ) ;\r\n#ifdef F_103\r\nif ( ! V_286 ) {\r\nF_116 ( V_191\r\nL_99\r\nL_100\r\nL_101 ) ;\r\nV_289 = 0 ;\r\nV_18 = 1 ;\r\ngoto V_290;\r\n}\r\n#endif\r\n} else {\r\n#ifdef F_103\r\nV_290:\r\n#endif\r\nV_286 = ( unsigned long ) F_215 ( V_291 ) ;\r\nV_286 = F_216 ( V_286 ) ;\r\n}\r\nF_217 ( V_33 , V_286 ) ;\r\nF_14 ( V_23 , L_102 ,\r\nF_218 ( V_33 ) + ( V_286 & ~ V_292 ) ,\r\nV_286 ) ;\r\nV_33 ++ ;\r\nV_288 -> V_293 = V_286 ;\r\nV_288 -> V_294 = V_286 + V_295 - 1 ;\r\nV_288 ++ ;\r\n}\r\n}\r\nvoid T_2 F_219 ( void )\r\n{\r\nint V_22 ;\r\nstruct V_275 * V_296 = V_285 ;\r\nif ( ! V_296 ) {\r\nif ( V_177 > 0 )\r\nF_116 ( V_191\r\nL_103 ) ;\r\nreturn;\r\n}\r\nF_22 (i) {\r\nF_220 ( & V_297 , V_296 ) ;\r\nV_296 ++ ;\r\n}\r\n}\r\nint F_105 ( T_1 V_111 )\r\n{\r\nint V_22 ;\r\nif ( V_177 == 0 )\r\nreturn - 1 ;\r\nF_22 (i) {\r\nstruct V_6 * V_9 = F_3 ( V_22 ) ;\r\nif ( V_111 >= V_9 -> V_11 && V_111 <= V_9 -> V_10 )\r\nreturn V_22 ;\r\n}\r\nF_116 ( V_191 L_104 , V_111 ) ;\r\nreturn - 1 ;\r\n}\r\nint F_106 ( int V_8 , T_1 V_111 )\r\n{\r\nstruct V_6 * V_9 ;\r\nif ( F_221 ( V_8 < 0 ) )\r\nreturn - 1 ;\r\nV_9 = F_3 ( V_8 ) ;\r\nif ( F_221 ( V_111 > V_9 -> V_10 ) )\r\nreturn - 1 ;\r\nreturn V_111 - V_9 -> V_11 ;\r\n}\r\nstatic int F_222 ( int V_33 )\r\n{\r\nunion V_153 V_154 ;\r\nunion V_155 V_156 ;\r\nunion V_157 V_158 ;\r\nV_154 . V_161 = F_30 ( V_33 , 0 ) ;\r\nV_156 . V_161 = F_30 ( V_33 , 1 ) ;\r\nV_158 . V_161 = F_30 ( V_33 , 2 ) ;\r\nif ( V_154 . V_161 == - 1 && V_156 . V_161 == - 1 && V_158 . V_161 == - 1 ) {\r\nF_74 ( L_105 ,\r\nF_2 ( V_33 ) ) ;\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_223 ( void )\r\n{\r\nint V_33 ;\r\nfor ( V_33 = 0 ; V_33 < V_298 ; V_33 ++ )\r\nif ( V_2 [ V_33 ] . V_37 == 0 )\r\nreturn V_33 ;\r\nreturn V_298 ;\r\n}\r\nint F_224 ( int V_266 , T_1 V_299 , T_1 V_11 ,\r\nstruct V_250 * V_211 )\r\n{\r\nbool V_300 = ! ! V_125 ;\r\nstruct V_6 * V_9 ;\r\nint V_33 , V_8 , V_167 ;\r\nT_1 V_10 ;\r\nif ( ! V_299 ) {\r\nF_74 ( L_106 ) ;\r\nreturn - V_301 ;\r\n}\r\nF_22 (ioapic)\r\nif ( V_2 [ V_8 ] . V_3 . V_5 == V_299 ) {\r\nF_74 ( L_107 ,\r\nV_299 , V_8 ) ;\r\nreturn - V_302 ;\r\n}\r\nV_33 = F_223 () ;\r\nif ( V_33 >= V_298 ) {\r\nF_74 ( L_108 ,\r\nV_298 , V_33 ) ;\r\nreturn - V_303 ;\r\n}\r\nV_2 [ V_33 ] . V_3 . type = V_304 ;\r\nV_2 [ V_33 ] . V_3 . V_53 = V_305 ;\r\nV_2 [ V_33 ] . V_3 . V_5 = V_299 ;\r\nF_217 ( V_287 + V_33 , V_299 ) ;\r\nif ( F_222 ( V_33 ) ) {\r\nF_225 ( V_287 + V_33 ) ;\r\nreturn - V_306 ;\r\n}\r\nV_2 [ V_33 ] . V_3 . V_4 = F_197 ( V_33 , V_266 ) ;\r\nV_2 [ V_33 ] . V_3 . V_307 = F_202 ( V_33 ) ;\r\nV_167 = F_193 ( V_33 ) ;\r\nV_10 = V_11 + V_167 - 1 ;\r\nF_22 (ioapic) {\r\nV_9 = F_3 ( V_8 ) ;\r\nif ( ( V_11 >= V_9 -> V_11 &&\r\nV_11 <= V_9 -> V_10 ) ||\r\n( V_10 >= V_9 -> V_11 &&\r\nV_10 <= V_9 -> V_10 ) ) {\r\nF_74 ( L_109 ,\r\nV_11 , V_10 ,\r\nV_9 -> V_11 , V_9 -> V_10 ) ;\r\nF_225 ( V_287 + V_33 ) ;\r\nreturn - V_303 ;\r\n}\r\n}\r\nV_9 = F_3 ( V_33 ) ;\r\nV_9 -> V_11 = V_11 ;\r\nV_9 -> V_10 = V_10 ;\r\nV_2 [ V_33 ] . V_15 = NULL ;\r\nV_2 [ V_33 ] . V_123 = * V_211 ;\r\nif ( V_300 ) {\r\nif ( F_180 ( V_33 ) ) {\r\nF_225 ( V_287 + V_33 ) ;\r\nreturn - V_62 ;\r\n}\r\nF_16 ( V_33 ) ;\r\n}\r\nif ( V_9 -> V_10 >= V_262 )\r\nV_262 = V_9 -> V_10 + 1 ;\r\nif ( V_177 <= V_33 )\r\nV_177 = V_33 + 1 ;\r\nV_2 [ V_33 ] . V_37 = V_167 ;\r\nF_226 ( L_110 ,\r\nV_33 , F_1 ( V_33 ) ,\r\nF_53 ( V_33 ) , F_2 ( V_33 ) ,\r\nV_9 -> V_11 , V_9 -> V_10 ) ;\r\nreturn 0 ;\r\n}\r\nint F_227 ( T_1 V_11 )\r\n{\r\nint V_8 , V_12 ;\r\nint V_141 = 0 ;\r\nF_22 (ioapic)\r\nif ( V_2 [ V_8 ] . V_7 . V_11 == V_11 ) {\r\nV_141 = 1 ;\r\nbreak;\r\n}\r\nif ( ! V_141 ) {\r\nF_74 ( L_111 , V_11 ) ;\r\nreturn - V_306 ;\r\n}\r\nF_62 (ioapic, pin) {\r\nT_1 V_111 = F_5 ( V_8 , V_12 ) ;\r\nint V_13 = F_104 ( V_111 , 0 , NULL ) ;\r\nstruct V_58 * V_46 ;\r\nif ( V_13 >= 0 ) {\r\nV_46 = F_91 ( V_13 ) ;\r\nif ( V_46 && V_46 -> V_120 ) {\r\nF_74 ( L_112 ,\r\nV_12 , V_8 ) ;\r\nreturn - V_129 ;\r\n}\r\n}\r\n}\r\nV_2 [ V_8 ] . V_37 = 0 ;\r\nF_183 ( V_8 ) ;\r\nF_19 ( V_8 ) ;\r\nif ( V_2 [ V_8 ] . V_284 )\r\nF_228 ( V_2 [ V_8 ] . V_284 ) ;\r\nF_225 ( V_287 + V_8 ) ;\r\nmemset ( & V_2 [ V_8 ] , 0 , sizeof( V_2 [ V_8 ] ) ) ;\r\nreturn 0 ;\r\n}\r\nint F_229 ( T_1 V_11 )\r\n{\r\nint V_8 ;\r\nF_22 (ioapic)\r\nif ( V_2 [ V_8 ] . V_7 . V_11 == V_11 )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_230 ( T_1 V_111 , struct V_58 * V_46 ,\r\nstruct V_101 * V_102 )\r\n{\r\nif ( V_102 && V_102 -> V_108 ) {\r\nV_46 -> V_76 = V_102 -> V_106 ;\r\nV_46 -> V_103 = V_102 -> V_107 ;\r\n} else if ( F_84 ( V_111 , & V_46 -> V_76 ,\r\n& V_46 -> V_103 ) < 0 ) {\r\nV_46 -> V_76 = V_82 ;\r\nV_46 -> V_103 = V_96 ;\r\n}\r\n}\r\nstatic void F_231 ( struct V_210 * V_211 , struct V_58 * V_46 ,\r\nstruct V_36 * V_52 )\r\n{\r\nmemset ( V_52 , 0 , sizeof( * V_52 ) ) ;\r\nV_52 -> V_78 = V_40 -> V_308 ;\r\nV_52 -> V_150 = V_40 -> V_309 ;\r\nV_52 -> V_152 = V_211 -> V_221 ;\r\nV_52 -> V_41 = V_211 -> V_41 ;\r\nV_52 -> V_76 = V_46 -> V_76 ;\r\nV_52 -> V_103 = V_46 -> V_103 ;\r\nif ( V_46 -> V_76 == V_82 )\r\nV_52 -> V_56 = V_57 ;\r\nelse\r\nV_52 -> V_56 = V_80 ;\r\n}\r\nint F_232 ( struct V_14 * V_121 , unsigned int V_310 ,\r\nunsigned int V_311 , void * V_236 )\r\n{\r\nint V_218 , V_8 , V_12 ;\r\nstruct V_210 * V_211 ;\r\nstruct V_72 * V_72 ;\r\nstruct V_58 * V_46 ;\r\nstruct V_101 * V_102 = V_236 ;\r\nunsigned long V_53 ;\r\nif ( ! V_102 || V_311 > 1 )\r\nreturn - V_301 ;\r\nV_72 = F_97 ( V_121 , V_310 ) ;\r\nif ( ! V_72 )\r\nreturn - V_301 ;\r\nV_8 = F_233 ( V_121 ) ;\r\nV_12 = V_102 -> V_113 ;\r\nif ( F_100 ( V_121 , ( V_312 ) V_12 ) > 0 )\r\nreturn - V_302 ;\r\nV_46 = F_17 ( sizeof( * V_46 ) , V_38 ) ;\r\nif ( ! V_46 )\r\nreturn - V_62 ;\r\nV_102 -> V_313 = & V_46 -> V_52 ;\r\nV_218 = F_234 ( V_121 , V_310 , V_311 , V_102 ) ;\r\nif ( V_218 < 0 ) {\r\nF_20 ( V_46 ) ;\r\nreturn V_218 ;\r\n}\r\nF_235 ( & V_46 -> V_64 ) ;\r\nV_72 -> V_314 = V_102 -> V_113 ;\r\nV_72 -> V_172 = ( V_121 -> V_217 == V_252 ) ?\r\n& V_173 : & V_174 ;\r\nV_72 -> V_73 = V_46 ;\r\nF_230 ( F_5 ( V_8 , V_12 ) , V_46 , V_102 ) ;\r\nV_211 = F_151 ( V_72 ) ;\r\nF_44 ( V_46 , F_85 ( V_102 ) , V_8 , V_12 ) ;\r\nF_175 ( V_53 ) ;\r\nif ( V_102 -> V_313 )\r\nF_231 ( V_211 , V_46 , V_102 -> V_313 ) ;\r\nF_86 ( V_310 , V_46 -> V_76 ) ;\r\nif ( V_310 < F_7 () )\r\nV_206 -> V_56 ( V_310 ) ;\r\nF_141 ( V_53 ) ;\r\nF_14 ( V_23 , V_87\r\nL_113 ,\r\nV_8 , F_1 ( V_8 ) , V_12 , V_211 -> V_41 ,\r\nV_310 , V_46 -> V_76 , V_46 -> V_103 , V_211 -> V_221 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_236 ( struct V_14 * V_121 , unsigned int V_310 ,\r\nunsigned int V_311 )\r\n{\r\nstruct V_72 * V_72 ;\r\nstruct V_58 * V_46 ;\r\nF_186 ( V_311 != 1 ) ;\r\nV_72 = F_97 ( V_121 , V_310 ) ;\r\nif ( V_72 && V_72 -> V_73 ) {\r\nV_46 = V_72 -> V_73 ;\r\nF_41 ( V_46 , F_233 ( V_121 ) ,\r\n( int ) V_72 -> V_314 ) ;\r\nF_221 ( ! F_121 ( & V_46 -> V_64 ) ) ;\r\nF_20 ( V_72 -> V_73 ) ;\r\n}\r\nF_237 ( V_121 , V_310 , V_311 ) ;\r\n}\r\nvoid F_238 ( struct V_14 * V_121 ,\r\nstruct V_72 * V_72 )\r\n{\r\nunsigned long V_53 ;\r\nstruct V_60 * V_52 ;\r\nstruct V_58 * V_46 = V_72 -> V_73 ;\r\nF_32 ( & V_54 , V_53 ) ;\r\nF_38 (entry, data->irq_2_pin)\r\nF_34 ( V_52 -> V_40 , V_52 -> V_12 , V_46 -> V_52 ) ;\r\nF_33 ( & V_54 , V_53 ) ;\r\n}\r\nvoid F_239 ( struct V_14 * V_121 ,\r\nstruct V_72 * V_72 )\r\n{\r\nF_36 ( F_233 ( V_121 ) ,\r\n( int ) V_72 -> V_314 ) ;\r\n}\r\nint F_233 ( struct V_14 * V_121 )\r\n{\r\nreturn ( int ) ( long ) V_121 -> V_315 ;\r\n}
