<profile>

<section name = "Vitis HLS Report for 'compute'" level="0">
<item name = "Date">Sun Nov 20 13:42:10 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">gemm-max-sharing</item>
<item name = "Solution">zcu104 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.141 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">307586, 307586, 3.076 ms, 3.076 ms, 307586, 307586, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_compute_Pipeline_VITIS_LOOP_133_2_fu_154">compute_Pipeline_VITIS_LOOP_133_2, 67, 67, 0.670 us, 0.670 us, 67, 67, no</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_142_4_fu_164">compute_Pipeline_VITIS_LOOP_142_4, 69, 69, 0.690 us, 0.690 us, 69, 69, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_132_1">307584, 307584, 4806, -, -, 64, no</column>
<column name=" + VITIS_LOOP_138_3">4736, 4736, 74, -, -, 64, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 50, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 484, 405, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 294, -</column>
<column name="Register">-, -, 100, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_compute_Pipeline_VITIS_LOOP_133_2_fu_154">compute_Pipeline_VITIS_LOOP_133_2, 0, 0, 58, 72, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_142_4_fu_164">compute_Pipeline_VITIS_LOOP_142_4, 0, 2, 362, 290, 0</column>
<column name="hmul_16ns_16ns_16_2_max_dsp_1_U56">hmul_16ns_16ns_16_2_max_dsp_1, 0, 2, 64, 34, 0</column>
<column name="mux_21_16_1_1_U57">mux_21_16_1_1, 0, 0, 0, 9, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln132_fu_198_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln138_fu_214_p2">+, 0, 0, 14, 7, 1</column>
<column name="icmp_ln132_fu_192_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln138_fu_208_p2">icmp, 0, 0, 11, 7, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">54, 10, 1, 10</column>
<column name="grp_fu_143_ce">14, 3, 1, 3</column>
<column name="grp_fu_143_p0">20, 4, 16, 64</column>
<column name="grp_fu_143_p1">20, 4, 16, 64</column>
<column name="i_fu_74">9, 2, 7, 14</column>
<column name="k_reg_132">9, 2, 7, 14</column>
<column name="reg_file_4_0_address0">14, 3, 11, 33</column>
<column name="reg_file_4_0_address1">14, 3, 11, 33</column>
<column name="reg_file_4_0_ce0">14, 3, 1, 3</column>
<column name="reg_file_4_0_ce1">14, 3, 1, 3</column>
<column name="reg_file_4_0_d0">14, 3, 16, 48</column>
<column name="reg_file_4_0_we0">14, 3, 1, 3</column>
<column name="reg_file_4_1_address0">14, 3, 11, 33</column>
<column name="reg_file_4_1_address1">14, 3, 11, 33</column>
<column name="reg_file_4_1_ce0">14, 3, 1, 3</column>
<column name="reg_file_4_1_ce1">14, 3, 1, 3</column>
<column name="reg_file_4_1_d0">14, 3, 16, 48</column>
<column name="reg_file_4_1_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln132_reg_298">7, 0, 7, 0</column>
<column name="add_ln138_reg_311">7, 0, 7, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_133_2_fu_154_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_142_4_fu_164_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_74">7, 0, 7, 0</column>
<column name="k_reg_132">7, 0, 7, 0</column>
<column name="reg_file_0_0_load_reg_283">16, 0, 16, 0</column>
<column name="reg_file_1_0_load_reg_278">16, 0, 16, 0</column>
<column name="tmp_reg_336">16, 0, 16, 0</column>
<column name="trunc_ln132_reg_288">6, 0, 6, 0</column>
<column name="trunc_ln138_reg_303">6, 0, 6, 0</column>
<column name="trunc_ln141_reg_326">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute, return value</column>
<column name="reg_file_0_0_address0">out, 11, ap_memory, reg_file_0_0, array</column>
<column name="reg_file_0_0_ce0">out, 1, ap_memory, reg_file_0_0, array</column>
<column name="reg_file_0_0_q0">in, 16, ap_memory, reg_file_0_0, array</column>
<column name="reg_file_1_0_address0">out, 11, ap_memory, reg_file_1_0, array</column>
<column name="reg_file_1_0_ce0">out, 1, ap_memory, reg_file_1_0, array</column>
<column name="reg_file_1_0_q0">in, 16, ap_memory, reg_file_1_0, array</column>
<column name="reg_file_2_0_address0">out, 11, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_ce0">out, 1, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_q0">in, 16, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_1_address0">out, 11, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_ce0">out, 1, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_q0">in, 16, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_3_0_address0">out, 11, ap_memory, reg_file_3_0, array</column>
<column name="reg_file_3_0_ce0">out, 1, ap_memory, reg_file_3_0, array</column>
<column name="reg_file_3_0_q0">in, 16, ap_memory, reg_file_3_0, array</column>
<column name="reg_file_3_1_address0">out, 11, ap_memory, reg_file_3_1, array</column>
<column name="reg_file_3_1_ce0">out, 1, ap_memory, reg_file_3_1, array</column>
<column name="reg_file_3_1_q0">in, 16, ap_memory, reg_file_3_1, array</column>
<column name="reg_file_4_0_address0">out, 11, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_ce0">out, 1, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_we0">out, 1, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_d0">out, 16, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_address1">out, 11, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_ce1">out, 1, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_q1">in, 16, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_1_address0">out, 11, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_ce0">out, 1, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_we0">out, 1, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_d0">out, 16, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_address1">out, 11, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_ce1">out, 1, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_q1">in, 16, ap_memory, reg_file_4_1, array</column>
</table>
</item>
</section>
</profile>
