
---------------------------------- Formula Set ----------------------------------

PRE	F0= CP0[ASID]=pid
	F1= PC[Out]=addr
	F2= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}
	F3= ICache[addr]={0,rS,cc,0,0,rD,0,1}
	F4= GPR[rS]=a

IF	F5= CP0.ASID=>IMMU.PID
	F6= PC.Out=>IMMU.IEA
	F7= IMMU.Addr=>IAddrReg.In
	F8= IMMU.Hit=>CU_IF.IMMUHit
	F9= PC.Out=>ICache.IEA
	F10= ICache.Out=>IR_IMMU.In
	F11= ICache.Out=>ICacheReg.In
	F12= ICache.Hit=>CU_IF.ICacheHit
	F13= ICache.Out=>IR_ID.In
	F14= CU_IF.IMMUHitOut=>CU_ID.IMMUHit
	F15= CU_IF.ICacheHitOut=>CU_ID.ICacheHit
	F16= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit
	F17= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit
	F18= ICache.Hit=>FU.ICacheHit
	F19= FU.Halt_IF=>CU_IF.Halt
	F20= FU.Bub_IF=>CU_IF.Bub
	F21= CtrlASIDIn=0
	F22= CtrlCP0=0
	F23= CtrlEPCIn=0
	F24= CtrlExCodeIn=0
	F25= CtrlIMMU=0
	F26= CtrlPC=0
	F27= CtrlPCInc=1
	F28= CtrlIAddrReg=0
	F29= CtrlICache=0
	F30= CtrlIR_IMMU=0
	F31= CtrlICacheReg=0
	F32= CtrlIR_ID=1
	F33= CtrlIMem=0
	F34= CtrlIRMux=0
	F35= CtrlGPR=0
	F36= CtrlA_EX=0
	F37= CtrlIR_EX=0
	F38= CtrlCP1=0
	F39= CtrlConditionReg_MEM=0
	F40= CtrlIR_MEM=0
	F41= CtrlA_MEM=0
	F42= CtrlIR_DMMU1=0
	F43= CtrlIR_WB=0
	F44= CtrlA_DMMU1=0
	F45= CtrlA_WB=0
	F46= CtrlConditionReg_DMMU1=0
	F47= CtrlConditionReg_WB=0
	F48= CtrlIR_DMMU2=0
	F49= CtrlA_DMMU2=0
	F50= CtrlConditionReg_DMMU2=0

ID	F81= IR_ID.Out=>FU.IR_ID
	F82= CU_ID.IMMUHitOut=>CU_EX.IMMUHit
	F83= CU_ID.ICacheHitOut=>CU_EX.ICacheHit
	F84= IR_ID.Out31_26=>CU_ID.Op
	F85= IR_ID.Out25_21=>GPR.RReg1
	F86= IR_ID.Out5_0=>CU_ID.IRFunc
	F87= GPR.Rdata1=>FU.InID1
	F88= IR_ID.Out25_21=>FU.InID1_RReg
	F89= FU.OutID1=>A_EX.In
	F90= IR_ID.Out=>IR_EX.In
	F91= FU.Halt_ID=>CU_ID.Halt
	F92= FU.Bub_ID=>CU_ID.Bub
	F93= FU.InID2_RReg=5'b00000
	F94= CtrlASIDIn=0
	F95= CtrlCP0=0
	F96= CtrlEPCIn=0
	F97= CtrlExCodeIn=0
	F98= CtrlIMMU=0
	F99= CtrlPC=0
	F100= CtrlPCInc=0
	F101= CtrlIAddrReg=0
	F102= CtrlICache=0
	F103= CtrlIR_IMMU=0
	F104= CtrlICacheReg=0
	F105= CtrlIR_ID=0
	F106= CtrlIMem=0
	F107= CtrlIRMux=0
	F108= CtrlGPR=0
	F109= CtrlA_EX=1
	F110= CtrlIR_EX=1
	F111= CtrlCP1=0
	F112= CtrlConditionReg_MEM=0
	F113= CtrlIR_MEM=0
	F114= CtrlA_MEM=0
	F115= CtrlIR_DMMU1=0
	F116= CtrlIR_WB=0
	F117= CtrlA_DMMU1=0
	F118= CtrlA_WB=0
	F119= CtrlConditionReg_DMMU1=0
	F120= CtrlConditionReg_WB=0
	F121= CtrlIR_DMMU2=0
	F122= CtrlA_DMMU2=0
	F123= CtrlConditionReg_DMMU2=0

EX	F124= IR_EX.Out=>FU.IR_EX
	F125= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit
	F126= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit
	F127= IR_EX.Out31_26=>CU_EX.Op
	F128= IR_EX.Out5_0=>CU_EX.IRFunc
	F129= IR_EX.Out20_18=>CP1.cc
	F130= IR_EX.Out16=>CP1.tf
	F131= CP1.fp=>ConditionReg_MEM.In
	F132= IR_EX.Out=>IR_MEM.In
	F133= A_EX.Out=>A_MEM.In
	F134= IR_EX.Out15_11=>FU.InEX_WReg
	F135= CtrlASIDIn=0
	F136= CtrlCP0=0
	F137= CtrlEPCIn=0
	F138= CtrlExCodeIn=0
	F139= CtrlIMMU=0
	F140= CtrlPC=0
	F141= CtrlPCInc=0
	F142= CtrlIAddrReg=0
	F143= CtrlICache=0
	F144= CtrlIR_IMMU=0
	F145= CtrlICacheReg=0
	F146= CtrlIR_ID=0
	F147= CtrlIMem=0
	F148= CtrlIRMux=0
	F149= CtrlGPR=0
	F150= CtrlA_EX=0
	F151= CtrlIR_EX=0
	F152= CtrlCP1=0
	F153= CtrlConditionReg_MEM=1
	F154= CtrlIR_MEM=1
	F155= CtrlA_MEM=1
	F156= CtrlIR_DMMU1=0
	F157= CtrlIR_WB=0
	F158= CtrlA_DMMU1=0
	F159= CtrlA_WB=0
	F160= CtrlConditionReg_DMMU1=0
	F161= CtrlConditionReg_WB=0
	F162= CtrlIR_DMMU2=0
	F163= CtrlA_DMMU2=0
	F164= CtrlConditionReg_DMMU2=0

MEM	F165= IR_MEM.Out=>FU.IR_MEM
	F166= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit
	F167= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit
	F168= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit
	F169= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit
	F170= IR_MEM.Out31_26=>CU_MEM.Op
	F171= IR_MEM.Out5_0=>CU_MEM.IRFunc
	F172= IR_MEM.Out=>IR_DMMU1.In
	F173= IR_MEM.Out=>IR_WB.In
	F174= A_MEM.Out=>A_DMMU1.In
	F175= A_MEM.Out=>A_WB.In
	F176= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In
	F177= ConditionReg_MEM.Out=>ConditionReg_WB.In
	F178= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit
	F179= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit
	F180= IR_MEM.Out15_11=>FU.InMEM_WReg
	F181= CtrlASIDIn=0
	F182= CtrlCP0=0
	F183= CtrlEPCIn=0
	F184= CtrlExCodeIn=0
	F185= CtrlIMMU=0
	F186= CtrlPC=0
	F187= CtrlPCInc=0
	F188= CtrlIAddrReg=0
	F189= CtrlICache=0
	F190= CtrlIR_IMMU=0
	F191= CtrlICacheReg=0
	F192= CtrlIR_ID=0
	F193= CtrlIMem=0
	F194= CtrlIRMux=0
	F195= CtrlGPR=0
	F196= CtrlA_EX=0
	F197= CtrlIR_EX=0
	F198= CtrlCP1=0
	F199= CtrlConditionReg_MEM=0
	F200= CtrlIR_MEM=0
	F201= CtrlA_MEM=0
	F202= CtrlIR_DMMU1=1
	F203= CtrlIR_WB=1
	F204= CtrlA_DMMU1=1
	F205= CtrlA_WB=1
	F206= CtrlConditionReg_DMMU1=1
	F207= CtrlConditionReg_WB=1
	F208= CtrlIR_DMMU2=0
	F209= CtrlA_DMMU2=0
	F210= CtrlConditionReg_DMMU2=0

MEM(DMMU1)	F211= IR_DMMU1.Out=>FU.IR_DMMU1
	F212= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit
	F213= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit
	F214= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit
	F215= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit
	F216= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2
	F217= IR_DMMU1.Out31_26=>CU_DMMU1.Op
	F218= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc
	F219= IR_DMMU1.Out=>IR_DMMU2.In
	F220= A_DMMU1.Out=>A_DMMU2.In
	F221= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In
	F222= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg
	F223= CtrlASIDIn=0
	F224= CtrlCP0=0
	F225= CtrlEPCIn=0
	F226= CtrlExCodeIn=0
	F227= CtrlIMMU=0
	F228= CtrlPC=0
	F229= CtrlPCInc=0
	F230= CtrlIAddrReg=0
	F231= CtrlICache=0
	F232= CtrlIR_IMMU=0
	F233= CtrlICacheReg=0
	F234= CtrlIR_ID=0
	F235= CtrlIMem=0
	F236= CtrlIRMux=0
	F237= CtrlGPR=0
	F238= CtrlA_EX=0
	F239= CtrlIR_EX=0
	F240= CtrlCP1=0
	F241= CtrlConditionReg_MEM=0
	F242= CtrlIR_MEM=0
	F243= CtrlA_MEM=0
	F244= CtrlIR_DMMU1=0
	F245= CtrlIR_WB=0
	F246= CtrlA_DMMU1=0
	F247= CtrlA_WB=0
	F248= CtrlConditionReg_DMMU1=0
	F249= CtrlConditionReg_WB=0
	F250= CtrlIR_DMMU2=1
	F251= CtrlA_DMMU2=1
	F252= CtrlConditionReg_DMMU2=1

MEM(DMMU2)	F253= IR_DMMU2.Out=>FU.IR_DMMU2
	F254= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit
	F255= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit
	F256= IR_DMMU2.Out31_26=>CU_DMMU2.Op
	F257= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc
	F258= IR_DMMU2.Out=>IR_WB.In
	F259= A_DMMU2.Out=>A_WB.In
	F260= ConditionReg_DMMU2.Out=>ConditionReg_WB.In
	F261= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg
	F262= CtrlASIDIn=0
	F263= CtrlCP0=0
	F264= CtrlEPCIn=0
	F265= CtrlExCodeIn=0
	F266= CtrlIMMU=0
	F267= CtrlPC=0
	F268= CtrlPCInc=0
	F269= CtrlIAddrReg=0
	F270= CtrlICache=0
	F271= CtrlIR_IMMU=0
	F272= CtrlICacheReg=0
	F273= CtrlIR_ID=0
	F274= CtrlIMem=0
	F275= CtrlIRMux=0
	F276= CtrlGPR=0
	F277= CtrlA_EX=0
	F278= CtrlIR_EX=0
	F279= CtrlCP1=0
	F280= CtrlConditionReg_MEM=0
	F281= CtrlIR_MEM=0
	F282= CtrlA_MEM=0
	F283= CtrlIR_DMMU1=0
	F284= CtrlIR_WB=1
	F285= CtrlA_DMMU1=0
	F286= CtrlA_WB=1
	F287= CtrlConditionReg_DMMU1=0
	F288= CtrlConditionReg_WB=1
	F289= CtrlIR_DMMU2=0
	F290= CtrlA_DMMU2=0
	F291= CtrlConditionReg_DMMU2=0

WB	F292= IR_WB.Out=>FU.IR_WB
	F293= IR_WB.Out31_26=>CU_WB.Op
	F294= IR_WB.Out5_0=>CU_WB.IRFunc
	F295= IR_WB.Out15_11=>GPR.WReg
	F296= A_WB.Out=>GPR.WData
	F297= A_WB.Out=>FU.InWB
	F298= IR_WB.Out15_11=>FU.InWB_WReg
	F299= ConditionReg_WB.Out=>CU_WB.fp
	F300= CtrlASIDIn=0
	F301= CtrlCP0=0
	F302= CtrlEPCIn=0
	F303= CtrlExCodeIn=0
	F304= CtrlIMMU=0
	F305= CtrlPC=0
	F306= CtrlPCInc=0
	F307= CtrlIAddrReg=0
	F308= CtrlICache=0
	F309= CtrlIR_IMMU=0
	F310= CtrlICacheReg=0
	F311= CtrlIR_ID=0
	F312= CtrlIMem=0
	F313= CtrlIRMux=0
	F314= CtrlGPR=0
	F315= CtrlA_EX=0
	F316= CtrlIR_EX=0
	F317= CtrlCP1=0
	F318= CtrlConditionReg_MEM=0
	F319= CtrlIR_MEM=0
	F320= CtrlA_MEM=0
	F321= CtrlIR_DMMU1=0
	F322= CtrlIR_WB=0
	F323= CtrlA_DMMU1=0
	F324= CtrlA_WB=0
	F325= CtrlConditionReg_DMMU1=0
	F326= CtrlConditionReg_WB=0
	F327= CtrlIR_DMMU2=0
	F328= CtrlA_DMMU2=0
	F329= CtrlConditionReg_DMMU2=0

POST	F330= PC[Out]=addr+4
	F331= [ConditionReg_WB]=FPConditionCode(cc,0)

