//Verilog block level netlist file for ota
//Generated by UMN for ALIGN project 


module DC_converter_2018_11_09_ASAP7_current_mirror_ota_schematic (  ); 
Switch_NMOS_10_1x1 m11 ( .G(net2), .S(net3), .D(net1) ); 

endmodule

module ota ( voutp, vinp, vbiasp1, vbiasn, voutn, vinn ); 
inout voutp, vinp, vbiasp1, vbiasn, voutn, vinn;

CMC_PMOS_20 m9_m8 ( .G(vbiasp1), .S(vdd!), .D2(net012), .D1(net06) ); 
DP_NMOS_150 m1_m0 ( .D1(net8), .S(net10), .G2(vinn), .G1(vinp), .D2(net014) ); 
CMC_NMOS_50 m10_m2 ( .S2(net014), .D2(voutp), .G(vbiasn), .D1(voutn), .S1(net8) ); 
SCM_NMOS_20 m3_m4 ( .D1(id), .S(0), .D2(net10) ); 
DC_converter_2018_11_09_ASAP7_current_mirror_ota_schematic i0 ( .vg(vg), .net08(id), .net09(net08), .voutn(voutp), .voutp(voutn), .id(net09) ); 
CMC_PMOS_30 m6_m7 ( .S2(net012), .D2(voutp), .G(vbiasp), .D1(voutn), .S1(net06) ); 

endmodule


// End HDL models
// Global nets module
`celldefine
module cds_globals;

supply0 VDD;
supply1 VSS;

endmodule
`endcelldefine