#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021aa05e1af0 .scope module, "main" "main" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 1 "tx";
o0000021aa05f2fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021aa0644f70_0 .net "clk", 0 0, o0000021aa05f2fd8;  0 drivers
v0000021aa0644cf0_0 .net "data_buffer", 7 0, v0000021aa058bc60_0;  1 drivers
v0000021aa0645470_0 .net "data_ready", 0 0, v0000021aa058bd00_0;  1 drivers
o0000021aa05f3098 .functor BUFZ 1, C4<z>; HiZ drive
v0000021aa0645650_0 .net "rst_n", 0 0, o0000021aa05f3098;  0 drivers
o0000021aa05f30c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021aa0644d90_0 .net "rx", 0 0, o0000021aa05f30c8;  0 drivers
v0000021aa0645330_0 .net "tx", 0 0, v0000021aa0645290_0;  1 drivers
v0000021aa0644ed0_0 .net "tx_busy", 0 0, v0000021aa0644840_0;  1 drivers
S_0000021aa05e1c80 .scope module, "uart_receiver" "receiver" 2 17, 3 1 0, S_0000021aa05e1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "data_out";
    .port_info 4 /OUTPUT 1 "data_ready";
P_0000021aa05f06c0 .param/l "BAUD_RATE" 0 3 10, +C4<00000000000000011100001000000000>;
P_0000021aa05f06f8 .param/l "CLK_FREQ" 0 3 9, +C4<00000001011011100011011000000000>;
P_0000021aa05f0730 .param/l "CYC_PER_BIT" 1 3 12, +C4<00000000000000000000000011010000>;
P_0000021aa05f0768 .param/l "HALF_CYC_PER_BIT" 1 3 13, +C4<00000000000000000000000001101000>;
P_0000021aa05f07a0 .param/l "STATE_DATA" 1 3 30, C4<10>;
P_0000021aa05f07d8 .param/l "STATE_IDLE" 1 3 28, C4<00>;
P_0000021aa05f0810 .param/l "STATE_START" 1 3 29, C4<01>;
P_0000021aa05f0848 .param/l "STATE_STOP" 1 3 31, C4<11>;
v0000021aa05a3380_0 .var "bit_index", 2 0;
v0000021aa05e1e10_0 .net "clk", 0 0, o0000021aa05f2fd8;  alias, 0 drivers
v0000021aa05e1eb0_0 .var "clk_count", 15 0;
v0000021aa058bc60_0 .var "data_out", 7 0;
v0000021aa058bd00_0 .var "data_ready", 0 0;
v0000021aa05f0890_0 .net "rst_n", 0 0, o0000021aa05f3098;  alias, 0 drivers
v0000021aa05f0930_0 .net "rx", 0 0, o0000021aa05f30c8;  alias, 0 drivers
v0000021aa05f09d0_0 .var "rx_shift_reg", 7 0;
v0000021aa05f0a70_0 .var "rx_sync", 1 0;
v0000021aa05a2d20_0 .var "state", 1 0;
E_0000021aa05c92f0/0 .event negedge, v0000021aa05f0890_0;
E_0000021aa05c92f0/1 .event posedge, v0000021aa05e1e10_0;
E_0000021aa05c92f0 .event/or E_0000021aa05c92f0/0, E_0000021aa05c92f0/1;
S_0000021aa05a2dc0 .scope module, "uart_transmitter" "transmitter" 2 26, 4 1 0, S_0000021aa05e1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "tx_start";
    .port_info 4 /OUTPUT 1 "tx";
    .port_info 5 /OUTPUT 1 "busy";
P_0000021aa05a2f50 .param/l "BAUD_RATE" 0 4 11, +C4<00000000000000011100001000000000>;
P_0000021aa05a2f88 .param/l "CLK_FREQ" 0 4 10, +C4<00000001011011100011011000000000>;
P_0000021aa05a2fc0 .param/l "CYC_PER_BIT" 1 4 12, +C4<00000000000000000000000011010000>;
P_0000021aa05a2ff8 .param/l "STATE_DATA" 1 4 16, C4<10>;
P_0000021aa05a3030 .param/l "STATE_IDLE" 1 4 14, C4<00>;
P_0000021aa05a3068 .param/l "STATE_START" 1 4 15, C4<01>;
P_0000021aa05a30a0 .param/l "STATE_STOP" 1 4 17, C4<11>;
v0000021aa05a30e0_0 .var "bit_index", 2 0;
v0000021aa0644840_0 .var "busy", 0 0;
v0000021aa06448e0_0 .net "clk", 0 0, o0000021aa05f2fd8;  alias, 0 drivers
v0000021aa0644980_0 .var "clk_count", 15 0;
v0000021aa0644a20_0 .net "data_in", 7 0, v0000021aa058bc60_0;  alias, 1 drivers
v0000021aa06451f0_0 .net "rst_n", 0 0, o0000021aa05f3098;  alias, 0 drivers
v0000021aa06450b0_0 .var "state", 1 0;
v0000021aa0645290_0 .var "tx", 0 0;
v0000021aa0644c50_0 .var "tx_shift_reg", 7 0;
v0000021aa06455b0_0 .net "tx_start", 0 0, v0000021aa058bd00_0;  alias, 1 drivers
    .scope S_0000021aa05e1c80;
T_0 ;
    %wait E_0000021aa05c92f0;
    %load/vec4 v0000021aa05f0890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021aa05f0a70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021aa05f0a70_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000021aa05f0930_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000021aa05f0a70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021aa05e1c80;
T_1 ;
    %wait E_0000021aa05c92f0;
    %load/vec4 v0000021aa05f0890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021aa05a2d20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021aa058bc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021aa058bd00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021aa05a3380_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021aa05e1eb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021aa05f09d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021aa058bd00_0, 0;
    %load/vec4 v0000021aa05a2d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021aa05a2d20_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021aa05e1eb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021aa05a3380_0, 0;
    %load/vec4 v0000021aa05f0a70_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021aa05a2d20_0, 0;
T_1.8 ;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0000021aa05e1eb0_0;
    %pad/u 32;
    %cmpi/u 103, 0, 32;
    %jmp/0xz  T_1.10, 5;
    %load/vec4 v0000021aa05e1eb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000021aa05e1eb0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0000021aa05f0a70_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021aa05e1eb0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021aa05a2d20_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021aa05a2d20_0, 0;
T_1.13 ;
T_1.11 ;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0000021aa05e1eb0_0;
    %pad/u 32;
    %cmpi/u 207, 0, 32;
    %jmp/0xz  T_1.14, 5;
    %load/vec4 v0000021aa05e1eb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000021aa05e1eb0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021aa05e1eb0_0, 0;
    %load/vec4 v0000021aa05f0a70_0;
    %parti/s 1, 1, 2;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000021aa05a3380_0;
    %assign/vec4/off/d v0000021aa05f09d0_0, 4, 5;
    %load/vec4 v0000021aa05a3380_0;
    %cmpi/u 7, 0, 3;
    %jmp/0xz  T_1.16, 5;
    %load/vec4 v0000021aa05a3380_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000021aa05a3380_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021aa05a3380_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021aa05a2d20_0, 0;
T_1.17 ;
T_1.15 ;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0000021aa05e1eb0_0;
    %pad/u 32;
    %cmpi/u 207, 0, 32;
    %jmp/0xz  T_1.18, 5;
    %load/vec4 v0000021aa05e1eb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000021aa05e1eb0_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021aa05e1eb0_0, 0;
    %load/vec4 v0000021aa05f0a70_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.20, 4;
    %load/vec4 v0000021aa05f09d0_0;
    %assign/vec4 v0000021aa058bc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021aa058bd00_0, 0;
T_1.20 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021aa05a2d20_0, 0;
T_1.19 ;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021aa05a2dc0;
T_2 ;
    %wait E_0000021aa05c92f0;
    %load/vec4 v0000021aa06451f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021aa06450b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021aa0645290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021aa0644840_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021aa05a30e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021aa0644980_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021aa0644c50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021aa06450b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021aa06450b0_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021aa0645290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021aa0644840_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021aa05a30e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021aa0644980_0, 0;
    %load/vec4 v0000021aa06455b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0000021aa0644a20_0;
    %assign/vec4 v0000021aa0644c50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021aa06450b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021aa0644840_0, 0;
T_2.8 ;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021aa0645290_0, 0;
    %load/vec4 v0000021aa0644980_0;
    %pad/u 32;
    %cmpi/u 207, 0, 32;
    %jmp/0xz  T_2.10, 5;
    %load/vec4 v0000021aa0644980_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000021aa0644980_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021aa0644980_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021aa06450b0_0, 0;
T_2.11 ;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0000021aa0644c50_0;
    %load/vec4 v0000021aa05a30e0_0;
    %part/u 1;
    %assign/vec4 v0000021aa0645290_0, 0;
    %load/vec4 v0000021aa0644980_0;
    %pad/u 32;
    %cmpi/u 207, 0, 32;
    %jmp/0xz  T_2.12, 5;
    %load/vec4 v0000021aa0644980_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000021aa0644980_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021aa0644980_0, 0;
    %load/vec4 v0000021aa05a30e0_0;
    %cmpi/u 7, 0, 3;
    %jmp/0xz  T_2.14, 5;
    %load/vec4 v0000021aa05a30e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000021aa05a30e0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021aa05a30e0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021aa06450b0_0, 0;
T_2.15 ;
T_2.13 ;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021aa0645290_0, 0;
    %load/vec4 v0000021aa0644980_0;
    %pad/u 32;
    %cmpi/u 207, 0, 32;
    %jmp/0xz  T_2.16, 5;
    %load/vec4 v0000021aa0644980_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000021aa0644980_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021aa0644980_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021aa06450b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021aa0644840_0, 0;
T_2.17 ;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "main.v";
    "./receiver.v";
    "./transmitter.v";
