\hypertarget{namespaceverilog__generator}{\section{verilog\-\_\-generator Namespace Reference}
\label{namespaceverilog__generator}\index{verilog\-\_\-generator@{verilog\-\_\-generator}}
}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classverilog__generator_1_1RegisterGenerationError}{Register\-Generation\-Error}
\item 
class \hyperlink{classverilog__generator_1_1Port}{Port}
\item 
class \hyperlink{classverilog__generator_1_1ClockResetPort}{Clock\-Reset\-Port}
\item 
class \hyperlink{classverilog__generator_1_1AXIPort}{A\-X\-I\-Port}
\item 
class \hyperlink{classverilog__generator_1_1FeedthroughPort}{Feedthrough\-Port}
\item 
class \hyperlink{classverilog__generator_1_1VerilogInterface}{Verilog\-Interface}
\item 
class \hyperlink{classverilog__generator_1_1ModuleInstance}{Module\-Instance}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{namespaceverilog__generator_acb4e047f1654d4a6efb2c360ec8c1d23}{generate\-\_\-instances}
\item 
def \hyperlink{namespaceverilog__generator_a9eb9263648f722fbb3f2f9c4d1cda088}{get\-\_\-ftport\-\_\-pair}
\item 
def \hyperlink{namespaceverilog__generator_a17ca9d3000f5bce2be5ab46ec93cea2c}{generate\-\_\-module\-\_\-io}
\item 
def \hyperlink{namespaceverilog__generator_ae361894414ae0f5f26303fac1e6e58f1}{add\-\_\-axi\-\_\-ports}
\item 
def \hyperlink{namespaceverilog__generator_ad855928dfd70f82603a0c352f2fbdaae}{tabulate\-\_\-assigns}
\item 
def \hyperlink{namespaceverilog__generator_ae0b867df9080f5933e37b2ab48d6a006}{get\-\_\-args}
\item 
def \hyperlink{namespaceverilog__generator_a0afa389b8b04b6ee1794ec477b46580f}{return\-\_\-html\-\_\-style}
\item 
def \hyperlink{namespaceverilog__generator_a45769736577ae4988378d604c0b4c70c}{return\-\_\-html\-\_\-body}
\item 
def \hyperlink{namespaceverilog__generator_a5b1b496ee7fb13cd3daf8e146c5cc53d}{declare\-\_\-signals}
\item 
def \hyperlink{namespaceverilog__generator_a7aed88c96321f188e2ecf9cc19939c81}{reg}
\item 
def \hyperlink{namespaceverilog__generator_ae700bcdfd771712dd3276fdf04b220a3}{cover\-\_\-property}
\item 
def \hyperlink{namespaceverilog__generator_a07fb806582e66217640d2249566cc612}{assert\-\_\-property}
\item 
def \hyperlink{namespaceverilog__generator_ab85cf13d445a0532e81f0a2523e4dd22}{one\-\_\-hot}
\item 
def \hyperlink{namespaceverilog__generator_ab05810c962a9557cda78548c97752be3}{pipeline\-\_\-signals}
\item 
def \hyperlink{namespaceverilog__generator_aab311e89bc055c6a8c2ade6e49db979c}{generate\-\_\-register\-\_\-declarations}
\item 
def \hyperlink{namespaceverilog__generator_a81d2753380a5383b30d6a19e80f660a8}{generate\-\_\-register\-\_\-structs}
\item 
def \hyperlink{namespaceverilog__generator_a960e77cce25482f5e9d572f8b69aced1}{generate\-\_\-register\-\_\-enables}
\item 
def \hyperlink{namespaceverilog__generator_a81ad5b6204f02b19a37e605f22e82e82}{generate\-\_\-all\-\_\-register\-\_\-structs}
\item 
def \hyperlink{namespaceverilog__generator_a8001fdf85cc4eff67474e3b9e5934a8b}{generate\-\_\-register\-\_\-write\-\_\-case\-\_\-statements\-\_\-for\-\_\-capi}
\item 
def \hyperlink{namespaceverilog__generator_a3f2f3a22d4048b756f3973cdf6879d1b}{generate\-\_\-registers\-\_\-struct\-\_\-for\-\_\-target}
\item 
def \hyperlink{namespaceverilog__generator_a6c52443a57fbea26ffbbe647107e9bcf}{generate\-\_\-register\-\_\-json\-\_\-decls\-\_\-cmodel}
\item 
def \hyperlink{namespaceverilog__generator_ab3cfd64ea4cc95b1fc5c502887d1dac3}{generate\-\_\-register\-\_\-json\-\_\-cmodel}
\item 
def \hyperlink{namespaceverilog__generator_aeaa45a75a6321f4cfa7ae96947d89ce8}{generate\-\_\-registers\-\_\-struct\-\_\-for\-\_\-target\-\_\-inputs}
\item 
def \hyperlink{namespaceverilog__generator_a6563d671701159de89515ae3c7e42e76}{declare\-\_\-wire}
\item 
def \hyperlink{namespaceverilog__generator_a3d47b1b0da6e4fb31235f0abcc33e2b3}{declare\-\_\-io}
\item 
def \hyperlink{namespaceverilog__generator_ae15e6e2383bf95293904d980b3f797fb}{declare\-\_\-instance}
\item 
def \hyperlink{namespaceverilog__generator_afab72caaa1ef66f1902240b27f35b4ad}{declare\-\_\-logics}
\item 
def \hyperlink{namespaceverilog__generator_a42a2da088265b5bb4f9745b0128f7f7c}{lines\-\_\-append}
\item 
def \hyperlink{namespaceverilog__generator_a34f3e378bd6814ba4629fd379af67993}{lines\-\_\-append\-\_\-auto}
\item 
def \hyperlink{namespaceverilog__generator_aef71dfd8e3ef95955c441db6a541135b}{lines\-\_\-extend}
\item 
def \hyperlink{namespaceverilog__generator_a592da8cd2096daeb8b42aead926ead8e}{return\-\_\-lines}
\item 
def \hyperlink{namespaceverilog__generator_af91af3939549a5c93eff3b53f1be6a89}{print\-\_\-lines}
\item 
def \hyperlink{namespaceverilog__generator_a95555fb0931ad8a3c70bad808563086e}{println}
\item 
def \hyperlink{namespaceverilog__generator_a7e878a82aae33cc466225575289dd5e3}{print\-\_\-list}
\item 
def \hyperlink{namespaceverilog__generator_a237963892d969bbd25ebe75ca472479a}{insert\-\_\-current\-\_\-directories\-\_\-to\-\_\-path}
\item 
def \hyperlink{namespaceverilog__generator_a099831c9fef45a43cd0009ee0f5873d6}{print\-\_\-links\-\_\-html}
\item 
def \hyperlink{namespaceverilog__generator_a774aef0ca9ecbe98e9d9759eb055471e}{generate\-\_\-registers\-\_\-html}
\item 
def \hyperlink{namespaceverilog__generator_a6f4f66bd3720a318a2e1693b8a26b3e4}{generate\-\_\-commands\-\_\-html}
\item 
def \hyperlink{namespaceverilog__generator_a256b187a47e584614f72f65dd7c8e2ad}{html\-\_\-common\-\_\-top}
\item 
def \hyperlink{namespaceverilog__generator_a4ed941607000ed260e676a05943c6390}{html\-\_\-common\-\_\-bottom}
\item 
def \hyperlink{namespaceverilog__generator_ad20a5ed82a60f252fee1f60ea97e29ff}{get\-\_\-\-F\-U\-\_\-name\-\_\-cmodel}
\item 
def \hyperlink{namespaceverilog__generator_accda53358dd92e65f65f8ef4309e262c}{generate\-\_\-registers\-\_\-map\-\_\-cmodel}
\item 
def \hyperlink{namespaceverilog__generator_a4aba86b85f6fbe161aa1a7990b89d96a}{generate\-\_\-interfaces\-\_\-cmodel}
\item 
def \hyperlink{namespaceverilog__generator_aa5689ca2829cf3f64e0097bd159b5933}{generate\-\_\-module\-\_\-cmodel}
\item 
def \hyperlink{namespaceverilog__generator_a4ff270eafc24d60823ebfdd8a4cd6b59}{generate\-\_\-module\-\_\-testharness\-\_\-cmodel}
\item 
def \hyperlink{namespaceverilog__generator_ada03eee25ccf847803a8f352adab0e5a}{generate\-\_\-topmodule\-\_\-header\-\_\-cmodel}
\item 
def \hyperlink{namespaceverilog__generator_a645fa70de712f9a0926b2805f3a95fbb}{generate\-\_\-topmodule\-\_\-cmodel}
\item 
def \hyperlink{namespaceverilog__generator_a2c8556c01a78c2889ec573e73c3fc818}{generate\-\_\-interfaces\-\_\-html}
\item 
def \hyperlink{namespaceverilog__generator_a5e9a6f47ee1499d20e96b8218ae3c076}{generate\-\_\-interface\-\_\-struct}
\item 
def \hyperlink{namespaceverilog__generator_a49a1884989972fb1a726f96b3146e201}{generate\-\_\-interface\-\_\-structs}
\item 
def \hyperlink{namespaceverilog__generator_ad83aa3e784a06d90a6be26e280258789}{generate\-\_\-interface\-\_\-json\-\_\-decls\-\_\-cmodel}
\item 
def \hyperlink{namespaceverilog__generator_a919d53390e1b3f4da6a3d0dbf4d10724}{generate\-\_\-interface\-\_\-json\-\_\-cmodel}
\item 
def \hyperlink{namespaceverilog__generator_ae4b83fcf3e3b2461c91800ede5e888e8}{generate\-\_\-enum}
\item 
def \hyperlink{namespaceverilog__generator_a553da8ae92faf081b7dc22e8059a1723}{generate\-\_\-enums}
\item 
def \hyperlink{namespaceverilog__generator_a18f8e67a618e687d2f1b4ef4c5f680ad}{generate\-\_\-enums\-\_\-definition}
\item 
def \hyperlink{namespaceverilog__generator_a401902496c836d1a7fc618da16735c1a}{generate\-\_\-command\-\_\-field\-\_\-definition}
\item 
def \hyperlink{namespaceverilog__generator_a99140dae090076df2e9d01865f291b24}{add\-\_\-reserved\-\_\-fields}
\item 
def \hyperlink{namespaceverilog__generator_a52139fc84901842eccf99a1e1223aa2a}{generate\-\_\-command\-\_\-struct}
\item 
def \hyperlink{namespaceverilog__generator_a829131b806a8c3d88f26ecfc56446f51}{generate\-\_\-command\-\_\-structs}
\item 
def \hyperlink{namespaceverilog__generator_a2ae655648b84ad8392c670e1e7408c1f}{generate\-\_\-command\-\_\-union}
\item 
def \hyperlink{namespaceverilog__generator_a3b7d07f63cffa3207219f8aaeb95a4ff}{cal\-\_\-command\-\_\-width}
\item 
def \hyperlink{namespaceverilog__generator_aeae6e39ff58a15ddf0b2ae38834983c5}{reorder\-\_\-fields}
\item 
def \hyperlink{namespaceverilog__generator_a9ab540fa76e47f69d54714fa0f0382e3}{add\-\_\-dummy\-\_\-command}
\item 
def \hyperlink{namespaceverilog__generator_a85e51a16eea5e96c5aa77ea01579bd27}{flatten\-\_\-struct\-\_\-fields}
\item 
def \hyperlink{namespaceverilog__generator_a719ec89eadbdb76c3ba1f8df8f157907}{generate\-\_\-interface}
\item 
def \hyperlink{namespaceverilog__generator_a1a09865dc2428bffadea5669370a1471}{generate\-\_\-interface\-\_\-perf\-\_\-counters}
\item 
def \hyperlink{namespaceverilog__generator_adc59aa695fe42f246df0ff8a0c3e785d}{generate\-\_\-interfaces}
\item 
def \hyperlink{namespaceverilog__generator_a6e58e2b5b632223307b65b5e8cd51028}{generate\-\_\-interface\-\_\-senders\-\_\-receivers}
\item 
def \hyperlink{namespaceverilog__generator_adb69d2091eb978318f0c6fc718fb13a4}{newln}
\item 
def \hyperlink{namespaceverilog__generator_a9e251dc21817ef0d79de794d38318fbb}{enum\-\_\-2\-\_\-class\-\_\-name}
\item 
def \hyperlink{namespaceverilog__generator_a6cc005646e92f8b0aeeed3f441cdfa11}{insert\-\_\-enum}
\item 
def \hyperlink{namespaceverilog__generator_a1510db3a4ad74101fa56687347987bda}{register\-\_\-reset\-\_\-value}
\item 
def \hyperlink{namespaceverilog__generator_aa1702bb61a8a284ceb782528501d58b7}{generate\-\_\-registers\-\_\-map\-\_\-amodel}
\item 
def \hyperlink{namespaceverilog__generator_a3c57a6c2e7b44997ebc77a9705f56ec6}{gen\-\_\-amodel\-\_\-c\-\_\-headers\-\_\-base}
\item 
def \hyperlink{namespaceverilog__generator_ac37a4383316401f253d362156fe7f159}{gen\-\_\-amodel\-\_\-c\-\_\-headers\-\_\-offset}
\item 
def \hyperlink{namespaceverilog__generator_a065d3eb7df588932ffee2860e142abb4}{gen\-\_\-amodel\-\_\-c\-\_\-headers\-\_\-field}
\item 
def \hyperlink{namespaceverilog__generator_ab43f759f0bdf2c082390a88110092e93}{generate\-\_\-registers\-\_\-amodel\-\_\-c\-\_\-headers}
\item 
def \hyperlink{namespaceverilog__generator_a09f4962f360a3453496fbb9aecc154b7}{generate\-\_\-commands\-\_\-trace\-\_\-amodel\-\_\-c\-\_\-headers}
\item 
def \hyperlink{namespaceverilog__generator_a407a6d16ea507354f98156061a237cc7}{generate\-\_\-commands\-\_\-amodel\-\_\-c\-\_\-headers}
\item 
def \hyperlink{namespaceverilog__generator_a04093e2bab1b5ac3b1809a000cbb4792}{generate\-\_\-enums\-\_\-amodel\-\_\-c\-\_\-headers}
\item 
def \hyperlink{namespaceverilog__generator_a9116a9ecd3860faffaa5e390ccc8d361}{arbiter}
\item 
def \hyperlink{namespaceverilog__generator_a39ea44e38eb50d66f8ceeafd61d2c848}{instantiate\-\_\-fifo}
\item 
def \hyperlink{namespaceverilog__generator_a7507df63a0f85b2936f84cd64e62ce22}{beautify\-\_\-io}
\item 
def \hyperlink{namespaceverilog__generator_aaf544527848eccf8c9d510143b80eb98}{my\-\_\-replace}
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
tuple \hyperlink{namespaceverilog__generator_ad90475de491c58d1bd0962f20cb9b26a}{infra\-\_\-dir} = os.\-path.\-dirname(os.\-path.\-realpath(os.\-environ\mbox{[}\char`\"{}I\-N\-F\-R\-A\-\_\-\-A\-S\-I\-C\-\_\-\-F\-P\-G\-A\-\_\-\-R\-O\-O\-T\char`\"{}\mbox{]}))
\item 
string \hyperlink{namespaceverilog__generator_aef66d07ac5937a888f2a6087df98f168}{veripy\-\_\-dir} = \hyperlink{namespaceverilog__generator_ad90475de491c58d1bd0962f20cb9b26a}{infra\-\_\-dir}+'/infra\-\_\-asic\-\_\-fpga/common/tools/veripy/1\-\_\-0'
\item 
string \hyperlink{namespaceverilog__generator_a4524ff0556a251f5fb377c73c43c62fd}{epilog}
\item 
list \hyperlink{namespaceverilog__generator_ade554169d988ab15567d5895be125e8a}{ios} = \mbox{[}$\,$\mbox{]}
\item 
list \hyperlink{namespaceverilog__generator_a729e0a8bec14b9a53a961013b1c6b10d}{io\-\_\-names} = \mbox{[}$\,$\mbox{]}
\item 
list \hyperlink{namespaceverilog__generator_a0da1e4bf2a3336949d86ab239c0d48fa}{connection\-\_\-display} = \mbox{[}$\,$\mbox{]}
\item 
dictionary \hyperlink{namespaceverilog__generator_a220b4f3ab621882ef8a81bb413f8d7b1}{connection\-\_\-dict} = \{\}
\item 
list \hyperlink{namespaceverilog__generator_abfdc641e6360d79d9e9df91867d89549}{instances} = \mbox{[}$\,$\mbox{]}
\item 
list \hyperlink{namespaceverilog__generator_a1814507baaef36aff8b155155897e8b2}{L\-H\-S\-\_\-list} = \mbox{[}$\,$\mbox{]}
\item 
dictionary \hyperlink{namespaceverilog__generator_a0cff72beee2a3140fb4e24f0df14fa24}{R\-E\-S\-E\-T\-\_\-\-T\-Y\-P\-E\-S}
\item 
string \hyperlink{namespaceverilog__generator_aa57369757866dd14ee1936dffd0a5aa9}{t} = \char`\"{} \char`\"{}
\item 
string \hyperlink{namespaceverilog__generator_a084b763c0c3c8177e456acc947433d03}{clk} = \char`\"{}clk\char`\"{}
\item 
string \hyperlink{namespaceverilog__generator_ae8a856600314c3e197aec6b35a3a309c}{reset} = \char`\"{}reset\-\_\-n\char`\"{}
\item 
string \hyperlink{namespaceverilog__generator_abb9b1a5f31f594c7d5f7e5ed5109b5ae}{reset\-\_\-type} = \char`\"{}async\char`\"{}
\item 
string \hyperlink{namespaceverilog__generator_adf7c6221b08ab4fb64b0982313fd0ff7}{time\-\_\-unit} = \char`\"{}1ps\char`\"{}
\item 
string \hyperlink{namespaceverilog__generator_abf2ac36940267286c7a5391623e03573}{time\-\_\-precision} = \char`\"{}1ps\char`\"{}
\item 
list \hyperlink{namespaceverilog__generator_a4116ec2b4ca55baef938c192cb786b9f}{lines} = \mbox{[}$\,$\mbox{]}
\item 
list \hyperlink{namespaceverilog__generator_aa5e203affef1ef3d1663ff2b55d94e66}{wires} = \mbox{[}$\,$\mbox{]}
\item 
dictionary \hyperlink{namespaceverilog__generator_a3013d1cc593da9b9bf0d2070d1efa32b}{dictionary\-\_\-for\-\_\-passing\-\_\-variable} = \{\}
\item 
\hyperlink{namespaceverilog__generator_ab6109161297a91e88d4900fd43a8ae7c}{declare\-\_\-separately} = False
\item 
string \hyperlink{namespaceverilog__generator_a6dc0cb849be3aeecb483610528ce0a8c}{auto\-\_\-indent} = \char`\"{}\char`\"{}
\item 
string \hyperlink{namespaceverilog__generator_add157c9592135f760a25b6882b66f317}{ios\-\_\-limiter} = \char`\"{},\char`\"{}
\item 
string \hyperlink{namespaceverilog__generator_a4b2325db94182cdaabe6764d7dd66e83}{wires\-\_\-limiter} = \char`\"{};\char`\"{}
\item 
\hyperlink{namespaceverilog__generator_ae2b00ab6926aace302d17acbfc4b4930}{print\-\_\-to\-\_\-stdio} = True
\item 
\hyperlink{namespaceverilog__generator_a0b5af5f0a450d4472bada6b8dc7f1476}{assertion\-\_\-support\-\_\-code\-\_\-printed} = False
\item 
int \hyperlink{namespaceverilog__generator_a240aab9d20a84388dc27eb1f446b0767}{assertion\-\_\-counter} = 0
\item 
string \hyperlink{namespaceverilog__generator_a599ad76910e1a4ff51f628cc081c2318}{html\-\_\-table\-\_\-width} = \char`\"{}95\%\char`\"{}
\item 
int \hyperlink{namespaceverilog__generator_a0d06d215d8d94fd14381a66bf96fc683}{doing\-\_\-python} = 0
\item 
string \hyperlink{namespaceverilog__generator_ab5096d6e8e228909ba47c9a767073c07}{code\-\_\-block} = \char`\"{}\char`\"{}
\item 
string \hyperlink{namespaceverilog__generator_aba79d1c3e3b9be44f11728cd35c6e73c}{comment\-\_\-indent} = \char`\"{}\char`\"{}
\item 
\hyperlink{namespaceverilog__generator_a5e6335e1f83988a91ae70e4ecb391730}{language} = args.\-language
\item 
tuple \hyperlink{namespaceverilog__generator_a6eb52776ad17e577ce327352763024a8}{bn} = os.\-path.\-basename(args.\-input\mbox{[}0\mbox{]})
\item 
tuple \hyperlink{namespaceverilog__generator_ada96a4c39f1929758761d6a64ad0c760}{R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E0} = re.\-compile(r\char`\"{}$^\wedge$(verilog$|$systemverilog$|$c$|$cpp$|$text)\$\char`\"{})
\item 
tuple \hyperlink{namespaceverilog__generator_acbf04d1286f0d2641bb2f82f7929d958}{reg\-\_\-language0} = re.\-search(\hyperlink{namespaceverilog__generator_ada96a4c39f1929758761d6a64ad0c760}{R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E0}, \hyperlink{namespaceverilog__generator_a5e6335e1f83988a91ae70e4ecb391730}{language})
\item 
tuple \hyperlink{namespaceverilog__generator_a9a4484e49b7559533253e1bda0ca0e6c}{R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E\-\_\-\-H\-T\-M\-L} = re.\-compile(r\char`\"{}$^\wedge$(html)\$\char`\"{})
\item 
tuple \hyperlink{namespaceverilog__generator_ad213e3c3338fcff392ee54c0628944c6}{reg\-\_\-language\-\_\-html} = re.\-search(\hyperlink{namespaceverilog__generator_a9a4484e49b7559533253e1bda0ca0e6c}{R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E\-\_\-\-H\-T\-M\-L}, \hyperlink{namespaceverilog__generator_a5e6335e1f83988a91ae70e4ecb391730}{language})
\item 
tuple \hyperlink{namespaceverilog__generator_a0ca785f35678184fec88d5d43caa3740}{R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E\-\_\-\-T\-C\-L} = re.\-compile(r\char`\"{}$^\wedge$(tcl)\$\char`\"{})
\item 
tuple \hyperlink{namespaceverilog__generator_af401d6db8d44ed7c956d2bc940b830b7}{reg\-\_\-language\-\_\-tcl} = re.\-search(\hyperlink{namespaceverilog__generator_a0ca785f35678184fec88d5d43caa3740}{R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E\-\_\-\-T\-C\-L}, \hyperlink{namespaceverilog__generator_a5e6335e1f83988a91ae70e4ecb391730}{language})
\item 
string \hyperlink{namespaceverilog__generator_ab534858c586df01be1972992248e17e2}{comment\-\_\-pre} = \char`\"{}//\char`\"{}
\item 
string \hyperlink{namespaceverilog__generator_acd9d3d9939ee9a02315fa72596bcb584}{comment\-\_\-post} = \char`\"{}\char`\"{}
\item 
tuple \hyperlink{namespaceverilog__generator_ad05f0f3ac407424a9c5a520b2273bc80}{current\-\_\-time} = strftime(\char`\"{}\%04\-Y\%02m\%02dff\%02\-H\%02\-M\%02\-S\char`\"{}, localtime())
\item 
\hyperlink{namespaceverilog__generator_ac7e32195323e3b3286dde555fd14edb5}{level} = logging.\-D\-E\-B\-U\-G,
\item 
string \hyperlink{namespaceverilog__generator_a15bd2d3bf5324274289ab73246b585bf}{format} = \char`\"{}\%(asctime)s \%(name)-\/12s \%(levelname)-\/8s \%(message)s\char`\"{}
\item 
string \hyperlink{namespaceverilog__generator_a017c98333edf5962930aae34c94472d7}{datefmt} = \char`\"{}\%m-\/\%d \%H\-:\%M\char`\"{}
\item 
string \hyperlink{namespaceverilog__generator_a74645f88578da230e576aaf69299fa2d}{filename} = \char`\"{}/tmp/\{\}.\{\}.log\char`\"{}
\item 
string \hyperlink{namespaceverilog__generator_a36e53540e6ae38d5e5e1d87cba949016}{filemode} = \char`\"{}w\char`\"{}
\item 
tuple \hyperlink{namespaceverilog__generator_a734fc03a4db18f8e5c63129ffcda83a9}{console} = logging.\-Stream\-Handler()
\item 
tuple \hyperlink{namespaceverilog__generator_acadbc9500b6eafb53dca88de5dd2ca81}{formatter} = logging.\-Formatter(\char`\"{}\%(name)-\/12s\-: \%(levelname)-\/8s \%(message)s\char`\"{})
\item 
list \hyperlink{namespaceverilog__generator_ad5eb8554969365fa9ee5b1fb34933f60}{preprocess\-\_\-lines} = \mbox{[}$\,$\mbox{]}
\item 
tuple \hyperlink{namespaceverilog__generator_a6f7123cb341845c3498a34ba5e3c0067}{R\-E\-\_\-\-T\-E\-M\-P\-L\-A\-T\-E} = re.\-compile(r\char`\"{}$^\wedge$(\textbackslash{}s$\ast$)\&template\textbackslash{}s+(\mbox{[}\textbackslash{}w\textbackslash{}.\textbackslash{}/\mbox{]}+)\$\char`\"{})
\item 
tuple \hyperlink{namespaceverilog__generator_a3aed3c5cd303298b2bb45f71638c1e0a}{reg\-\_\-template} = re.\-search(\hyperlink{namespaceverilog__generator_a6f7123cb341845c3498a34ba5e3c0067}{R\-E\-\_\-\-T\-E\-M\-P\-L\-A\-T\-E}, line)
\item 
tuple \hyperlink{namespaceverilog__generator_a3333ead908a28b77546390c93f38929f}{template\-\_\-file} = open(\char`\"{}\{\}\char`\"{}.\hyperlink{namespaceverilog__generator_a15bd2d3bf5324274289ab73246b585bf}{format}(reg\-\_\-template.\-group(2)), \char`\"{}r\char`\"{})
\item 
tuple \hyperlink{namespaceverilog__generator_aaa6dff7070364c2a3d96814f1efc53e8}{R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-B\-L\-O\-C\-K\-\_\-\-B\-E\-G\-I\-N} = re.\-compile(r\char`\"{}$^\wedge$(\textbackslash{}s$\ast$)\&python\-Begin(\textbackslash{}s$\ast$)\$\char`\"{})
\item 
tuple \hyperlink{namespaceverilog__generator_a2349535564e100a6d65a2146bf0f8bbd}{R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-B\-L\-O\-C\-K\-\_\-\-E\-N\-D} = re.\-compile(r\char`\"{}$^\wedge$(\textbackslash{}s$\ast$)\&python\-End(\textbackslash{}s$\ast$)\$\char`\"{})
\item 
tuple \hyperlink{namespaceverilog__generator_aa77385c9f3ed119e28172c750844d448}{R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-S\-I\-N\-G\-L\-E\-\_\-\-L\-I\-N\-E} = re.\-compile(r\char`\"{}$^\wedge$(\textbackslash{}s$\ast$)\&python(\textbackslash{}s+)(.$\ast$)\$\char`\"{})
\item 
tuple \hyperlink{namespaceverilog__generator_a17458264d0df5cb836d925e8cf2ec56f}{R\-E\-\_\-\-D\-E\-C\-L\-A\-R\-A\-T\-I\-O\-N\-S} = re.\-compile(r\char`\"{}$^\wedge$(\textbackslash{}s$\ast$)\&declarations(\textbackslash{}S?)(\textbackslash{}s$\ast$)\$\char`\"{})
\item 
tuple \hyperlink{namespaceverilog__generator_ac42330437a8a95b3a482073d5c6791d3}{R\-E\-\_\-\-V\-A\-R\-I\-A\-B\-L\-E} = re.\-compile(r\char`\"{}\textbackslash{}\$\textbackslash{}\$\{(.$\ast$?)\}\char`\"{})
\item 
tuple \hyperlink{namespaceverilog__generator_ac53d8e583f512c430c2e1c3ddff585e4}{R\-E\-\_\-\-I\-O\-S} = re.\-compile(r\char`\"{}$^\wedge$(\textbackslash{}s$\ast$)\&\hyperlink{namespaceverilog__generator_ade554169d988ab15567d5895be125e8a}{ios}(\textbackslash{}S?)(\textbackslash{}s$\ast$)\$\char`\"{})
\item 
tuple \hyperlink{namespaceverilog__generator_ac2a164628a1ed9048df4807c3e001bd2}{R\-E\-\_\-\-I\-N\-S\-T\-A\-N\-C\-E} = re.\-compile(r\char`\"{}$^\wedge$(\textbackslash{}s$\ast$)\&\hyperlink{namespaceverilog__generator_abfdc641e6360d79d9e9df91867d89549}{instances}(\textbackslash{}S?)(\textbackslash{}s$\ast$)\$\char`\"{}, re.\-I)
\item 
tuple \hyperlink{namespaceverilog__generator_a767602e234555709fb8829fe493912ff}{R\-E\-\_\-\-L\-O\-G\-I\-C\-S} = re.\-compile(r\char`\"{}$^\wedge$(\textbackslash{}s$\ast$)\&logics(\textbackslash{}S?)(\textbackslash{}s$\ast$)\$\char`\"{}, re.\-I)
\item 
tuple \hyperlink{namespaceverilog__generator_ac99e807a3e07ae1108785072dc553db5}{R\-E\-\_\-\-A\-S\-S\-I\-G\-N} = re.\-compile(r\char`\"{}$^\wedge$(\textbackslash{}s$\ast$)\&assigns(\textbackslash{}S?)(\textbackslash{}s$\ast$)\$\char`\"{}, re.\-I)
\item 
tuple \hyperlink{namespaceverilog__generator_aa0a59f9d26b1ec9895aaef184d00d045}{reg0} = re.\-search(\hyperlink{namespaceverilog__generator_aaa6dff7070364c2a3d96814f1efc53e8}{R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-B\-L\-O\-C\-K\-\_\-\-B\-E\-G\-I\-N}, line)
\item 
tuple \hyperlink{namespaceverilog__generator_a7f900619fa2fade7a25b6a381d043e00}{reg1} = re.\-search(\hyperlink{namespaceverilog__generator_a2349535564e100a6d65a2146bf0f8bbd}{R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-B\-L\-O\-C\-K\-\_\-\-E\-N\-D}, line)
\item 
tuple \hyperlink{namespaceverilog__generator_a6b3383556e2c69bec3df7179edb9abd5}{reg2} = re.\-search(\hyperlink{namespaceverilog__generator_aa77385c9f3ed119e28172c750844d448}{R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-S\-I\-N\-G\-L\-E\-\_\-\-L\-I\-N\-E}, line)
\item 
tuple \hyperlink{namespaceverilog__generator_a67d70c910cdff4ddb30f5578ec4b4593}{reg3} = re.\-search(\hyperlink{namespaceverilog__generator_a17458264d0df5cb836d925e8cf2ec56f}{R\-E\-\_\-\-D\-E\-C\-L\-A\-R\-A\-T\-I\-O\-N\-S}, line)
\item 
tuple \hyperlink{namespaceverilog__generator_a1e0b192cfe4308b8276b1dd2e4b84812}{reg4} = re.\-search(\hyperlink{namespaceverilog__generator_ac42330437a8a95b3a482073d5c6791d3}{R\-E\-\_\-\-V\-A\-R\-I\-A\-B\-L\-E}, line)
\item 
tuple \hyperlink{namespaceverilog__generator_a206dc8afa200c2596681d5f885a8d1df}{reg5} = re.\-search(\hyperlink{namespaceverilog__generator_ac53d8e583f512c430c2e1c3ddff585e4}{R\-E\-\_\-\-I\-O\-S}, line)
\item 
\hyperlink{namespaceverilog__generator_ae3ef6869003c4cba069f0d66aedee089}{cpre} = \hyperlink{namespaceverilog__generator_acd9d3d9939ee9a02315fa72596bcb584}{comment\-\_\-post}
\item 
tuple \hyperlink{namespaceverilog__generator_a8d95b4550b774331a0bbcd9fa6fdd934}{dum} = re.\-sub(r\char`\"{}$^\wedge$(\char`\"{} + \hyperlink{namespaceverilog__generator_aba79d1c3e3b9be44f11728cd35c6e73c}{comment\-\_\-indent} + r\char`\"{})\char`\"{}, r\char`\"{}\char`\"{}, line)
\item 
tuple \hyperlink{namespaceverilog__generator_a90dad455f6c0ec9127df51647fb1380f}{instance} = re.\-match(\hyperlink{namespaceverilog__generator_ac2a164628a1ed9048df4807c3e001bd2}{R\-E\-\_\-\-I\-N\-S\-T\-A\-N\-C\-E}, line)
\item 
tuple \hyperlink{namespaceverilog__generator_a2e8bc766afc3a7055490c6df1b89960f}{logic} = re.\-match(\hyperlink{namespaceverilog__generator_a767602e234555709fb8829fe493912ff}{R\-E\-\_\-\-L\-O\-G\-I\-C\-S}, line)
\item 
tuple \hyperlink{namespaceverilog__generator_aca014ca977d2ad248a4281f819d4204a}{assign} = re.\-match(\hyperlink{namespaceverilog__generator_ac99e807a3e07ae1108785072dc553db5}{R\-E\-\_\-\-A\-S\-S\-I\-G\-N}, line)
\item 
list \hyperlink{namespaceverilog__generator_a0a2eb71d7c30c0dff70beaa28ec95fdc}{connection\-\_\-ports} = \mbox{[}v for k, v in connection\-\_\-dict.\-items() if k not in \hyperlink{namespaceverilog__generator_a729e0a8bec14b9a53a961013b1c6b10d}{io\-\_\-names}\mbox{]}
\end{DoxyCompactItemize}


\subsection{Function Documentation}
\hypertarget{namespaceverilog__generator_ae361894414ae0f5f26303fac1e6e58f1}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!add\-\_\-axi\-\_\-ports@{add\-\_\-axi\-\_\-ports}}
\index{add\-\_\-axi\-\_\-ports@{add\-\_\-axi\-\_\-ports}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{add\-\_\-axi\-\_\-ports}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-add\-\_\-axi\-\_\-ports (
\begin{DoxyParamCaption}
\item[{}]{name}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_ae361894414ae0f5f26303fac1e6e58f1}
\hypertarget{namespaceverilog__generator_a9ab540fa76e47f69d54714fa0f0382e3}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!add\-\_\-dummy\-\_\-command@{add\-\_\-dummy\-\_\-command}}
\index{add\-\_\-dummy\-\_\-command@{add\-\_\-dummy\-\_\-command}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{add\-\_\-dummy\-\_\-command}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-add\-\_\-dummy\-\_\-command (
\begin{DoxyParamCaption}
\item[{}]{commands, }
\item[{}]{enums = {\ttfamily None}, }
\item[{}]{fields = {\ttfamily \mbox{[}\char`\"{}opcode\char`\"{}\mbox{]}}, }
\item[{}]{fields\-\_\-to\-\_\-remove = {\ttfamily None}, }
\item[{}]{dummy\-\_\-cmd\-\_\-name = {\ttfamily 'DUMMY'}, }
\item[{}]{structs = {\ttfamily None}, }
\item[{}]{aligned\-\_\-lsb = {\ttfamily None}, }
\item[{}]{aligned\-\_\-command\-\_\-width = {\ttfamily None}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a9ab540fa76e47f69d54714fa0f0382e3}
\hypertarget{namespaceverilog__generator_a99140dae090076df2e9d01865f291b24}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!add\-\_\-reserved\-\_\-fields@{add\-\_\-reserved\-\_\-fields}}
\index{add\-\_\-reserved\-\_\-fields@{add\-\_\-reserved\-\_\-fields}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{add\-\_\-reserved\-\_\-fields}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-add\-\_\-reserved\-\_\-fields (
\begin{DoxyParamCaption}
\item[{}]{fields}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a99140dae090076df2e9d01865f291b24}
\hypertarget{namespaceverilog__generator_a9116a9ecd3860faffaa5e390ccc8d361}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!arbiter@{arbiter}}
\index{arbiter@{arbiter}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{arbiter}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-arbiter (
\begin{DoxyParamCaption}
\item[{}]{valid, }
\item[{}]{data, }
\item[{}]{ready, }
\item[{}]{stype, }
\item[{}]{output, }
\item[{}]{width, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}, }
\item[{}]{declare\-\_\-outputs = {\ttfamily True}, }
\item[{}]{declare\-\_\-output\-\_\-ready = {\ttfamily False}, }
\item[{}]{only\-\_\-one\-\_\-hot = {\ttfamily True}, }
\item[{}]{type\-\_\-cast = {\ttfamily \char`\"{}\char`\"{}}, }
\item[{}]{arbiter\-\_\-type = {\ttfamily \char`\"{}round\-\_\-robin\char`\"{}}, }
\item[{}]{clk\-\_\-sig = {\ttfamily \char`\"{}clk\char`\"{}}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a9116a9ecd3860faffaa5e390ccc8d361}
\begin{DoxyVerb}This function takes arrays for the input valid, ready, and data
signal names and does round robin arbitration among them to generate
the output. <output> is the name of the selected data. Output valid and
ready signals are assumed to be <output>_valid and <output>_ready. <stype>
shows how the output data will be declared. It can be a struct or it can
be "logic [w-1:0]".\end{DoxyVerb}
 \hypertarget{namespaceverilog__generator_a07fb806582e66217640d2249566cc612}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!assert\-\_\-property@{assert\-\_\-property}}
\index{assert\-\_\-property@{assert\-\_\-property}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{assert\-\_\-property}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-assert\-\_\-property (
\begin{DoxyParamCaption}
\item[{}]{condition = {\ttfamily \char`\"{}\char`\"{}}, }
\item[{}]{text = {\ttfamily \char`\"{}\char`\"{}}, }
\item[{}]{assert\-\_\-name = {\ttfamily None}, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}, }
\item[{}]{clk\-\_\-sig = {\ttfamily None}, }
\item[{}]{reset\-\_\-sig = {\ttfamily None}, }
\item[{}]{reset\-\_\-type\-\_\-local = {\ttfamily None}, }
\item[{}]{msg\-\_\-cmd = {\ttfamily \char`\"{}ERROR\char`\"{}}, }
\item[{}]{print\-\_\-common\-\_\-code\-\_\-only = {\ttfamily False}, }
\item[{}]{use\-\_\-macro = {\ttfamily True}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a07fb806582e66217640d2249566cc612}
\hypertarget{namespaceverilog__generator_a7507df63a0f85b2936f84cd64e62ce22}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!beautify\-\_\-io@{beautify\-\_\-io}}
\index{beautify\-\_\-io@{beautify\-\_\-io}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{beautify\-\_\-io}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-beautify\-\_\-io (
\begin{DoxyParamCaption}
\item[{}]{io\-\_\-list}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a7507df63a0f85b2936f84cd64e62ce22}
\hypertarget{namespaceverilog__generator_a3b7d07f63cffa3207219f8aaeb95a4ff}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!cal\-\_\-command\-\_\-width@{cal\-\_\-command\-\_\-width}}
\index{cal\-\_\-command\-\_\-width@{cal\-\_\-command\-\_\-width}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{cal\-\_\-command\-\_\-width}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-cal\-\_\-command\-\_\-width (
\begin{DoxyParamCaption}
\item[{}]{command, }
\item[{}]{enums = {\ttfamily None}, }
\item[{}]{structs = {\ttfamily None}, }
\item[{}]{aligned\-\_\-lsb = {\ttfamily None}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a3b7d07f63cffa3207219f8aaeb95a4ff}
\hypertarget{namespaceverilog__generator_ae700bcdfd771712dd3276fdf04b220a3}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!cover\-\_\-property@{cover\-\_\-property}}
\index{cover\-\_\-property@{cover\-\_\-property}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{cover\-\_\-property}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-cover\-\_\-property (
\begin{DoxyParamCaption}
\item[{}]{condition = {\ttfamily \char`\"{}\char`\"{}}, }
\item[{}]{name = {\ttfamily None}, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}, }
\item[{}]{clk\-\_\-sig = {\ttfamily None}, }
\item[{}]{reset\-\_\-sig = {\ttfamily None}, }
\item[{}]{reset\-\_\-type\-\_\-local = {\ttfamily None}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_ae700bcdfd771712dd3276fdf04b220a3}
\hypertarget{namespaceverilog__generator_ae15e6e2383bf95293904d980b3f797fb}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!declare\-\_\-instance@{declare\-\_\-instance}}
\index{declare\-\_\-instance@{declare\-\_\-instance}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{declare\-\_\-instance}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-declare\-\_\-instance (
\begin{DoxyParamCaption}
\item[{}]{instance}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_ae15e6e2383bf95293904d980b3f797fb}
\hypertarget{namespaceverilog__generator_a3d47b1b0da6e4fb31235f0abcc33e2b3}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!declare\-\_\-io@{declare\-\_\-io}}
\index{declare\-\_\-io@{declare\-\_\-io}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{declare\-\_\-io}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-declare\-\_\-io (
\begin{DoxyParamCaption}
\item[{}]{io, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a3d47b1b0da6e4fb31235f0abcc33e2b3}
\hypertarget{namespaceverilog__generator_afab72caaa1ef66f1902240b27f35b4ad}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!declare\-\_\-logics@{declare\-\_\-logics}}
\index{declare\-\_\-logics@{declare\-\_\-logics}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{declare\-\_\-logics}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-declare\-\_\-logics (
\begin{DoxyParamCaption}
\item[{}]{logic\-\_\-str}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_afab72caaa1ef66f1902240b27f35b4ad}
\hypertarget{namespaceverilog__generator_a5b1b496ee7fb13cd3daf8e146c5cc53d}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!declare\-\_\-signals@{declare\-\_\-signals}}
\index{declare\-\_\-signals@{declare\-\_\-signals}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{declare\-\_\-signals}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-declare\-\_\-signals (
\begin{DoxyParamCaption}
\item[{}]{tab, }
\item[{}]{width, }
\item[{}]{signals, }
\item[{}]{struct = {\ttfamily False}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a5b1b496ee7fb13cd3daf8e146c5cc53d}
\hypertarget{namespaceverilog__generator_a6563d671701159de89515ae3c7e42e76}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!declare\-\_\-wire@{declare\-\_\-wire}}
\index{declare\-\_\-wire@{declare\-\_\-wire}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{declare\-\_\-wire}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-declare\-\_\-wire (
\begin{DoxyParamCaption}
\item[{}]{wire, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a6563d671701159de89515ae3c7e42e76}
\hypertarget{namespaceverilog__generator_a9e251dc21817ef0d79de794d38318fbb}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!enum\-\_\-2\-\_\-class\-\_\-name@{enum\-\_\-2\-\_\-class\-\_\-name}}
\index{enum\-\_\-2\-\_\-class\-\_\-name@{enum\-\_\-2\-\_\-class\-\_\-name}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{enum\-\_\-2\-\_\-class\-\_\-name}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-enum\-\_\-2\-\_\-class\-\_\-name (
\begin{DoxyParamCaption}
\item[{}]{enum\-\_\-name}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a9e251dc21817ef0d79de794d38318fbb}
\hypertarget{namespaceverilog__generator_a85e51a16eea5e96c5aa77ea01579bd27}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!flatten\-\_\-struct\-\_\-fields@{flatten\-\_\-struct\-\_\-fields}}
\index{flatten\-\_\-struct\-\_\-fields@{flatten\-\_\-struct\-\_\-fields}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{flatten\-\_\-struct\-\_\-fields}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-flatten\-\_\-struct\-\_\-fields (
\begin{DoxyParamCaption}
\item[{}]{name, }
\item[{}]{interface, }
\item[{}]{direction, }
\item[{}]{custom\-\_\-width}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a85e51a16eea5e96c5aa77ea01579bd27}
\hypertarget{namespaceverilog__generator_a3c57a6c2e7b44997ebc77a9705f56ec6}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!gen\-\_\-amodel\-\_\-c\-\_\-headers\-\_\-base@{gen\-\_\-amodel\-\_\-c\-\_\-headers\-\_\-base}}
\index{gen\-\_\-amodel\-\_\-c\-\_\-headers\-\_\-base@{gen\-\_\-amodel\-\_\-c\-\_\-headers\-\_\-base}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{gen\-\_\-amodel\-\_\-c\-\_\-headers\-\_\-base}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-gen\-\_\-amodel\-\_\-c\-\_\-headers\-\_\-base (
\begin{DoxyParamCaption}
\item[{}]{registers, }
\item[{}]{reg\-\_\-name, }
\item[{}]{reg\-\_\-addr}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a3c57a6c2e7b44997ebc77a9705f56ec6}
\hypertarget{namespaceverilog__generator_a065d3eb7df588932ffee2860e142abb4}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!gen\-\_\-amodel\-\_\-c\-\_\-headers\-\_\-field@{gen\-\_\-amodel\-\_\-c\-\_\-headers\-\_\-field}}
\index{gen\-\_\-amodel\-\_\-c\-\_\-headers\-\_\-field@{gen\-\_\-amodel\-\_\-c\-\_\-headers\-\_\-field}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{gen\-\_\-amodel\-\_\-c\-\_\-headers\-\_\-field}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-gen\-\_\-amodel\-\_\-c\-\_\-headers\-\_\-field (
\begin{DoxyParamCaption}
\item[{}]{registers, }
\item[{}]{reg\-\_\-name, }
\item[{}]{i, }
\item[{}]{enums = {\ttfamily None}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a065d3eb7df588932ffee2860e142abb4}
\hypertarget{namespaceverilog__generator_ac37a4383316401f253d362156fe7f159}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!gen\-\_\-amodel\-\_\-c\-\_\-headers\-\_\-offset@{gen\-\_\-amodel\-\_\-c\-\_\-headers\-\_\-offset}}
\index{gen\-\_\-amodel\-\_\-c\-\_\-headers\-\_\-offset@{gen\-\_\-amodel\-\_\-c\-\_\-headers\-\_\-offset}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{gen\-\_\-amodel\-\_\-c\-\_\-headers\-\_\-offset}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-gen\-\_\-amodel\-\_\-c\-\_\-headers\-\_\-offset (
\begin{DoxyParamCaption}
\item[{}]{registers, }
\item[{}]{reg\-\_\-name, }
\item[{}]{index, }
\item[{}]{reg\-\_\-bytes}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_ac37a4383316401f253d362156fe7f159}
\hypertarget{namespaceverilog__generator_a81ad5b6204f02b19a37e605f22e82e82}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-all\-\_\-register\-\_\-structs@{generate\-\_\-all\-\_\-register\-\_\-structs}}
\index{generate\-\_\-all\-\_\-register\-\_\-structs@{generate\-\_\-all\-\_\-register\-\_\-structs}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-all\-\_\-register\-\_\-structs}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-all\-\_\-register\-\_\-structs (
\begin{DoxyParamCaption}
\item[{}]{registers, }
\item[{}]{tab = {\ttfamily t}, }
\item[{}]{pre = {\ttfamily \char`\"{}\char`\"{}}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a81ad5b6204f02b19a37e605f22e82e82}
\hypertarget{namespaceverilog__generator_a401902496c836d1a7fc618da16735c1a}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-command\-\_\-field\-\_\-definition@{generate\-\_\-command\-\_\-field\-\_\-definition}}
\index{generate\-\_\-command\-\_\-field\-\_\-definition@{generate\-\_\-command\-\_\-field\-\_\-definition}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-command\-\_\-field\-\_\-definition}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-command\-\_\-field\-\_\-definition (
\begin{DoxyParamCaption}
\item[{}]{commands, }
\item[{}]{enums, }
\item[{}]{aligned\-\_\-lsb}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a401902496c836d1a7fc618da16735c1a}
\begin{DoxyVerb}This method generates all customized instructions with fields aligned in
verilog `define syntax.
\end{DoxyVerb}
 \hypertarget{namespaceverilog__generator_a52139fc84901842eccf99a1e1223aa2a}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-command\-\_\-struct@{generate\-\_\-command\-\_\-struct}}
\index{generate\-\_\-command\-\_\-struct@{generate\-\_\-command\-\_\-struct}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-command\-\_\-struct}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-command\-\_\-struct (
\begin{DoxyParamCaption}
\item[{}]{command, }
\item[{}]{enums = {\ttfamily None}, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}, }
\item[{}]{enum\-\_\-wrap = {\ttfamily False}, }
\item[{}]{unique\-\_\-enum\-\_\-name = {\ttfamily True}, }
\item[{}]{use\-\_\-full\-\_\-reference = {\ttfamily False}, }
\item[{}]{package = {\ttfamily \char`\"{}\char`\"{}}, }
\item[{}]{aligned\-\_\-lsb = {\ttfamily None}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a52139fc84901842eccf99a1e1223aa2a}
\begin{DoxyVerb}Generate command structs based on the command dict.

command: Dict with fields specifying a command.
tab: The initial indentation string to use for the generated code. If set to 'auto', then it's
    determined based on the &python* placement.
enum_wrap: Boolean that specifies if the typedef enum is wrapped around a dummy class. This is
    needed if multiple enums have common value names.
\end{DoxyVerb}
 \hypertarget{namespaceverilog__generator_a829131b806a8c3d88f26ecfc56446f51}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-command\-\_\-structs@{generate\-\_\-command\-\_\-structs}}
\index{generate\-\_\-command\-\_\-structs@{generate\-\_\-command\-\_\-structs}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-command\-\_\-structs}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-command\-\_\-structs (
\begin{DoxyParamCaption}
\item[{}]{commands, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}, }
\item[{}]{enum\-\_\-wrap = {\ttfamily False}, }
\item[{}]{unique\-\_\-enum\-\_\-name = {\ttfamily True}, }
\item[{}]{enums = {\ttfamily None}, }
\item[{}]{aligned\-\_\-lsb = {\ttfamily None}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a829131b806a8c3d88f26ecfc56446f51}
\hypertarget{namespaceverilog__generator_a2ae655648b84ad8392c670e1e7408c1f}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-command\-\_\-union@{generate\-\_\-command\-\_\-union}}
\index{generate\-\_\-command\-\_\-union@{generate\-\_\-command\-\_\-union}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-command\-\_\-union}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-command\-\_\-union (
\begin{DoxyParamCaption}
\item[{}]{commands, }
\item[{}]{union\-\_\-name = {\ttfamily \char`\"{}all\-\_\-commands\-\_\-t\char`\"{}}, }
\item[{}]{union\-\_\-type = {\ttfamily \char`\"{}packed\char`\"{}}, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}, }
\item[{}]{uppercase = {\ttfamily True}, }
\item[{}]{prefix = {\ttfamily \char`\"{}\char`\"{}}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a2ae655648b84ad8392c670e1e7408c1f}
\hypertarget{namespaceverilog__generator_a407a6d16ea507354f98156061a237cc7}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-commands\-\_\-amodel\-\_\-c\-\_\-headers@{generate\-\_\-commands\-\_\-amodel\-\_\-c\-\_\-headers}}
\index{generate\-\_\-commands\-\_\-amodel\-\_\-c\-\_\-headers@{generate\-\_\-commands\-\_\-amodel\-\_\-c\-\_\-headers}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-commands\-\_\-amodel\-\_\-c\-\_\-headers}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-commands\-\_\-amodel\-\_\-c\-\_\-headers (
\begin{DoxyParamCaption}
\item[{}]{commands, }
\item[{}]{enums = {\ttfamily None}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a407a6d16ea507354f98156061a237cc7}
\begin{DoxyVerb}This function dumps the c header files for ISA. For now all the fields are
defined as Uns32.
\end{DoxyVerb}
 \hypertarget{namespaceverilog__generator_a6f4f66bd3720a318a2e1693b8a26b3e4}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-commands\-\_\-html@{generate\-\_\-commands\-\_\-html}}
\index{generate\-\_\-commands\-\_\-html@{generate\-\_\-commands\-\_\-html}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-commands\-\_\-html}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-commands\-\_\-html (
\begin{DoxyParamCaption}
\item[{}]{commands, }
\item[{}]{enums = {\ttfamily None}, }
\item[{}]{aligned\-\_\-lsb = {\ttfamily None}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a6f4f66bd3720a318a2e1693b8a26b3e4}
\hypertarget{namespaceverilog__generator_a09f4962f360a3453496fbb9aecc154b7}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-commands\-\_\-trace\-\_\-amodel\-\_\-c\-\_\-headers@{generate\-\_\-commands\-\_\-trace\-\_\-amodel\-\_\-c\-\_\-headers}}
\index{generate\-\_\-commands\-\_\-trace\-\_\-amodel\-\_\-c\-\_\-headers@{generate\-\_\-commands\-\_\-trace\-\_\-amodel\-\_\-c\-\_\-headers}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-commands\-\_\-trace\-\_\-amodel\-\_\-c\-\_\-headers}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-commands\-\_\-trace\-\_\-amodel\-\_\-c\-\_\-headers (
\begin{DoxyParamCaption}
\item[{}]{commands, }
\item[{}]{enums = {\ttfamily None}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a09f4962f360a3453496fbb9aecc154b7}
\begin{DoxyVerb}This function dumps the c header files for ISA trace dump.
\end{DoxyVerb}
 \hypertarget{namespaceverilog__generator_ae4b83fcf3e3b2461c91800ede5e888e8}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-enum@{generate\-\_\-enum}}
\index{generate\-\_\-enum@{generate\-\_\-enum}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-enum}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-enum (
\begin{DoxyParamCaption}
\item[{}]{enum, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}, }
\item[{}]{enum\-\_\-wrap = {\ttfamily False}, }
\item[{}]{unique\-\_\-enum\-\_\-name = {\ttfamily True}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_ae4b83fcf3e3b2461c91800ede5e888e8}
\begin{DoxyVerb}Generate a typedef enum based on the enum input dict.

enum: Dict with fields specifying an enum.
tab: The initial indentation string to use for the generated code. If set to 'auto', then it's
    determined based on the &python* placement.
enum_wrap: Boolean that specifies if the typedef enum is wrapped around a dummy class. This is
    needed if multiple enums have common value names.
\end{DoxyVerb}
 \hypertarget{namespaceverilog__generator_a553da8ae92faf081b7dc22e8059a1723}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-enums@{generate\-\_\-enums}}
\index{generate\-\_\-enums@{generate\-\_\-enums}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-enums}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-enums (
\begin{DoxyParamCaption}
\item[{}]{enums, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}, }
\item[{}]{enum\-\_\-wrap = {\ttfamily False}, }
\item[{}]{unique\-\_\-enum\-\_\-name = {\ttfamily True}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a553da8ae92faf081b7dc22e8059a1723}
\begin{DoxyVerb}Generate typedef enums based on a dict of enum dicts.

enums: Dict with fields specifying one or more enums.
tab: The initial indentation string to use for the generated code. If set to 'auto', then it's
    determined based on the &python* placement.
enum_wrap: Boolean that specifies if the typedef enum is wrapped around a dummy class. This is
    needed if multiple enums have common value names.
\end{DoxyVerb}
 \hypertarget{namespaceverilog__generator_a04093e2bab1b5ac3b1809a000cbb4792}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-enums\-\_\-amodel\-\_\-c\-\_\-headers@{generate\-\_\-enums\-\_\-amodel\-\_\-c\-\_\-headers}}
\index{generate\-\_\-enums\-\_\-amodel\-\_\-c\-\_\-headers@{generate\-\_\-enums\-\_\-amodel\-\_\-c\-\_\-headers}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-enums\-\_\-amodel\-\_\-c\-\_\-headers}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-enums\-\_\-amodel\-\_\-c\-\_\-headers (
\begin{DoxyParamCaption}
\item[{}]{enums}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a04093e2bab1b5ac3b1809a000cbb4792}
\hypertarget{namespaceverilog__generator_a18f8e67a618e687d2f1b4ef4c5f680ad}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-enums\-\_\-definition@{generate\-\_\-enums\-\_\-definition}}
\index{generate\-\_\-enums\-\_\-definition@{generate\-\_\-enums\-\_\-definition}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-enums\-\_\-definition}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-enums\-\_\-definition (
\begin{DoxyParamCaption}
\item[{}]{enums, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}, }
\item[{}]{enum\-\_\-wrap = {\ttfamily False}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a18f8e67a618e687d2f1b4ef4c5f680ad}
\begin{DoxyVerb}This method generates the opcode enum in verilog `define syntax.
\end{DoxyVerb}
 \hypertarget{namespaceverilog__generator_acb4e047f1654d4a6efb2c360ec8c1d23}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-instances@{generate\-\_\-instances}}
\index{generate\-\_\-instances@{generate\-\_\-instances}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-instances}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-instances (
\begin{DoxyParamCaption}
\item[{}]{name}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_acb4e047f1654d4a6efb2c360ec8c1d23}
\hypertarget{namespaceverilog__generator_a719ec89eadbdb76c3ba1f8df8f157907}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-interface@{generate\-\_\-interface}}
\index{generate\-\_\-interface@{generate\-\_\-interface}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-interface}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-interface (
\begin{DoxyParamCaption}
\item[{}]{name, }
\item[{}]{interface, }
\item[{}]{direction, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}, }
\item[{}]{ios = {\ttfamily None}, }
\item[{}]{flat = {\ttfamily False}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a719ec89eadbdb76c3ba1f8df8f157907}
\hypertarget{namespaceverilog__generator_a919d53390e1b3f4da6a3d0dbf4d10724}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-interface\-\_\-json\-\_\-cmodel@{generate\-\_\-interface\-\_\-json\-\_\-cmodel}}
\index{generate\-\_\-interface\-\_\-json\-\_\-cmodel@{generate\-\_\-interface\-\_\-json\-\_\-cmodel}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-interface\-\_\-json\-\_\-cmodel}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-interface\-\_\-json\-\_\-cmodel (
\begin{DoxyParamCaption}
\item[{}]{interfaces}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a919d53390e1b3f4da6a3d0dbf4d10724}
\hypertarget{namespaceverilog__generator_ad83aa3e784a06d90a6be26e280258789}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-interface\-\_\-json\-\_\-decls\-\_\-cmodel@{generate\-\_\-interface\-\_\-json\-\_\-decls\-\_\-cmodel}}
\index{generate\-\_\-interface\-\_\-json\-\_\-decls\-\_\-cmodel@{generate\-\_\-interface\-\_\-json\-\_\-decls\-\_\-cmodel}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-interface\-\_\-json\-\_\-decls\-\_\-cmodel}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-interface\-\_\-json\-\_\-decls\-\_\-cmodel (
\begin{DoxyParamCaption}
\item[{}]{interfaces}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_ad83aa3e784a06d90a6be26e280258789}
\hypertarget{namespaceverilog__generator_a1a09865dc2428bffadea5669370a1471}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-interface\-\_\-perf\-\_\-counters@{generate\-\_\-interface\-\_\-perf\-\_\-counters}}
\index{generate\-\_\-interface\-\_\-perf\-\_\-counters@{generate\-\_\-interface\-\_\-perf\-\_\-counters}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-interface\-\_\-perf\-\_\-counters}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-interface\-\_\-perf\-\_\-counters (
\begin{DoxyParamCaption}
\item[{}]{intf\-\_\-names, }
\item[{}]{intf\-\_\-type = {\ttfamily \char`\"{}ready-\/valid\char`\"{}}, }
\item[{}]{print\-\_\-period = {\ttfamily 4096}, }
\item[{}]{sim\-\_\-only\-\_\-macro = {\ttfamily \char`\"{}FB\-\_\-BEH\-\_\-SIM\char`\"{}}, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}, }
\item[{}]{print\-\_\-cycle\-\_\-counter = {\ttfamily True}, }
\item[{}]{clk = {\ttfamily \char`\"{}clk\char`\"{}}, }
\item[{}]{reset = {\ttfamily \char`\"{}reset\-\_\-n\char`\"{}}, }
\item[{}]{use\-\_\-signal\-\_\-directly = {\ttfamily False}, }
\item[{}]{str}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a1a09865dc2428bffadea5669370a1471}
\hypertarget{namespaceverilog__generator_a6e58e2b5b632223307b65b5e8cd51028}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-interface\-\_\-senders\-\_\-receivers@{generate\-\_\-interface\-\_\-senders\-\_\-receivers}}
\index{generate\-\_\-interface\-\_\-senders\-\_\-receivers@{generate\-\_\-interface\-\_\-senders\-\_\-receivers}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-interface\-\_\-senders\-\_\-receivers}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-interface\-\_\-senders\-\_\-receivers (
\begin{DoxyParamCaption}
\item[{}]{interfaces, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a6e58e2b5b632223307b65b5e8cd51028}
\hypertarget{namespaceverilog__generator_a5e9a6f47ee1499d20e96b8218ae3c076}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-interface\-\_\-struct@{generate\-\_\-interface\-\_\-struct}}
\index{generate\-\_\-interface\-\_\-struct@{generate\-\_\-interface\-\_\-struct}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-interface\-\_\-struct}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-interface\-\_\-struct (
\begin{DoxyParamCaption}
\item[{}]{interface, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}, }
\item[{}]{enums = {\ttfamily None}, }
\item[{}]{enum\-\_\-wrap = {\ttfamily False}, }
\item[{}]{unique\-\_\-enum\-\_\-name = {\ttfamily True}, }
\item[{}]{cmodel = {\ttfamily False}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a5e9a6f47ee1499d20e96b8218ae3c076}
\hypertarget{namespaceverilog__generator_a49a1884989972fb1a726f96b3146e201}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-interface\-\_\-structs@{generate\-\_\-interface\-\_\-structs}}
\index{generate\-\_\-interface\-\_\-structs@{generate\-\_\-interface\-\_\-structs}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-interface\-\_\-structs}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-interface\-\_\-structs (
\begin{DoxyParamCaption}
\item[{}]{interfaces, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}, }
\item[{}]{cmodel = {\ttfamily False}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a49a1884989972fb1a726f96b3146e201}
\hypertarget{namespaceverilog__generator_adc59aa695fe42f246df0ff8a0c3e785d}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-interfaces@{generate\-\_\-interfaces}}
\index{generate\-\_\-interfaces@{generate\-\_\-interfaces}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-interfaces}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-interfaces (
\begin{DoxyParamCaption}
\item[{}]{interfaces, }
\item[{}]{generate\-\_\-declarations = {\ttfamily False}, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}, }
\item[{}]{final\-\_\-comma = {\ttfamily \char`\"{}\char`\"{}}, }
\item[{}]{only = {\ttfamily None}, }
\item[{}]{ios = {\ttfamily None}, }
\item[{}]{all\-\_\-interfaces = {\ttfamily None}, }
\item[{}]{print\-\_\-clocks = {\ttfamily True}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_adc59aa695fe42f246df0ff8a0c3e785d}
\hypertarget{namespaceverilog__generator_a4aba86b85f6fbe161aa1a7990b89d96a}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-interfaces\-\_\-cmodel@{generate\-\_\-interfaces\-\_\-cmodel}}
\index{generate\-\_\-interfaces\-\_\-cmodel@{generate\-\_\-interfaces\-\_\-cmodel}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-interfaces\-\_\-cmodel}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-interfaces\-\_\-cmodel (
\begin{DoxyParamCaption}
\item[{}]{name, }
\item[{}]{unit\-\_\-interfaces, }
\item[{}]{interfaces, }
\item[{}]{enums = {\ttfamily None}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a4aba86b85f6fbe161aa1a7990b89d96a}
\hypertarget{namespaceverilog__generator_a2c8556c01a78c2889ec573e73c3fc818}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-interfaces\-\_\-html@{generate\-\_\-interfaces\-\_\-html}}
\index{generate\-\_\-interfaces\-\_\-html@{generate\-\_\-interfaces\-\_\-html}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-interfaces\-\_\-html}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-interfaces\-\_\-html (
\begin{DoxyParamCaption}
\item[{}]{unit\-\_\-interfaces, }
\item[{}]{interfaces, }
\item[{}]{enums = {\ttfamily None}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a2c8556c01a78c2889ec573e73c3fc818}
\hypertarget{namespaceverilog__generator_aa5689ca2829cf3f64e0097bd159b5933}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-module\-\_\-cmodel@{generate\-\_\-module\-\_\-cmodel}}
\index{generate\-\_\-module\-\_\-cmodel@{generate\-\_\-module\-\_\-cmodel}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-module\-\_\-cmodel}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-module\-\_\-cmodel (
\begin{DoxyParamCaption}
\item[{}]{name, }
\item[{}]{unit\-\_\-interfaces, }
\item[{}]{interfaces, }
\item[{}]{enums = {\ttfamily None}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_aa5689ca2829cf3f64e0097bd159b5933}
\hypertarget{namespaceverilog__generator_a17ca9d3000f5bce2be5ab46ec93cea2c}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-module\-\_\-io@{generate\-\_\-module\-\_\-io}}
\index{generate\-\_\-module\-\_\-io@{generate\-\_\-module\-\_\-io}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-module\-\_\-io}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-module\-\_\-io (
\begin{DoxyParamCaption}
\item[{}]{io}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a17ca9d3000f5bce2be5ab46ec93cea2c}
\hypertarget{namespaceverilog__generator_a4ff270eafc24d60823ebfdd8a4cd6b59}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-module\-\_\-testharness\-\_\-cmodel@{generate\-\_\-module\-\_\-testharness\-\_\-cmodel}}
\index{generate\-\_\-module\-\_\-testharness\-\_\-cmodel@{generate\-\_\-module\-\_\-testharness\-\_\-cmodel}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-module\-\_\-testharness\-\_\-cmodel}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-module\-\_\-testharness\-\_\-cmodel (
\begin{DoxyParamCaption}
\item[{}]{name, }
\item[{}]{unit\-\_\-interfaces, }
\item[{}]{interfaces, }
\item[{}]{enums = {\ttfamily None}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a4ff270eafc24d60823ebfdd8a4cd6b59}
\hypertarget{namespaceverilog__generator_aab311e89bc055c6a8c2ade6e49db979c}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-register\-\_\-declarations@{generate\-\_\-register\-\_\-declarations}}
\index{generate\-\_\-register\-\_\-declarations@{generate\-\_\-register\-\_\-declarations}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-register\-\_\-declarations}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-register\-\_\-declarations (
\begin{DoxyParamCaption}
\item[{}]{m, }
\item[{}]{registers, }
\item[{}]{package = {\ttfamily None}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_aab311e89bc055c6a8c2ade6e49db979c}
\hypertarget{namespaceverilog__generator_a960e77cce25482f5e9d572f8b69aced1}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-register\-\_\-enables@{generate\-\_\-register\-\_\-enables}}
\index{generate\-\_\-register\-\_\-enables@{generate\-\_\-register\-\_\-enables}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-register\-\_\-enables}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-register\-\_\-enables (
\begin{DoxyParamCaption}
\item[{}]{registers, }
\item[{}]{tab = {\ttfamily t}, }
\item[{}]{pre = {\ttfamily \char`\"{}\char`\"{}}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a960e77cce25482f5e9d572f8b69aced1}
\hypertarget{namespaceverilog__generator_ab3cfd64ea4cc95b1fc5c502887d1dac3}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-register\-\_\-json\-\_\-cmodel@{generate\-\_\-register\-\_\-json\-\_\-cmodel}}
\index{generate\-\_\-register\-\_\-json\-\_\-cmodel@{generate\-\_\-register\-\_\-json\-\_\-cmodel}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-register\-\_\-json\-\_\-cmodel}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-register\-\_\-json\-\_\-cmodel (
\begin{DoxyParamCaption}
\item[{}]{registers, }
\item[{}]{targets, }
\item[{}]{pre}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_ab3cfd64ea4cc95b1fc5c502887d1dac3}
\hypertarget{namespaceverilog__generator_a6c52443a57fbea26ffbbe647107e9bcf}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-register\-\_\-json\-\_\-decls\-\_\-cmodel@{generate\-\_\-register\-\_\-json\-\_\-decls\-\_\-cmodel}}
\index{generate\-\_\-register\-\_\-json\-\_\-decls\-\_\-cmodel@{generate\-\_\-register\-\_\-json\-\_\-decls\-\_\-cmodel}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-register\-\_\-json\-\_\-decls\-\_\-cmodel}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-register\-\_\-json\-\_\-decls\-\_\-cmodel (
\begin{DoxyParamCaption}
\item[{}]{registers, }
\item[{}]{targets, }
\item[{}]{pre}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a6c52443a57fbea26ffbbe647107e9bcf}
\hypertarget{namespaceverilog__generator_a81d2753380a5383b30d6a19e80f660a8}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-register\-\_\-structs@{generate\-\_\-register\-\_\-structs}}
\index{generate\-\_\-register\-\_\-structs@{generate\-\_\-register\-\_\-structs}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-register\-\_\-structs}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-register\-\_\-structs (
\begin{DoxyParamCaption}
\item[{}]{registers, }
\item[{}]{tab = {\ttfamily t}, }
\item[{}]{pre = {\ttfamily \char`\"{}\char`\"{}}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a81d2753380a5383b30d6a19e80f660a8}
\hypertarget{namespaceverilog__generator_a8001fdf85cc4eff67474e3b9e5934a8b}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-register\-\_\-write\-\_\-case\-\_\-statements\-\_\-for\-\_\-capi@{generate\-\_\-register\-\_\-write\-\_\-case\-\_\-statements\-\_\-for\-\_\-capi}}
\index{generate\-\_\-register\-\_\-write\-\_\-case\-\_\-statements\-\_\-for\-\_\-capi@{generate\-\_\-register\-\_\-write\-\_\-case\-\_\-statements\-\_\-for\-\_\-capi}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-register\-\_\-write\-\_\-case\-\_\-statements\-\_\-for\-\_\-capi}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-register\-\_\-write\-\_\-case\-\_\-statements\-\_\-for\-\_\-capi (
\begin{DoxyParamCaption}
\item[{}]{registers, }
\item[{}]{target = {\ttfamily \char`\"{}\char`\"{}}, }
\item[{}]{pre = {\ttfamily \char`\"{}\char`\"{}}, }
\item[{}]{discard\-\_\-ro = {\ttfamily False}, }
\item[{}]{cmodel = {\ttfamily False}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a8001fdf85cc4eff67474e3b9e5934a8b}
\hypertarget{namespaceverilog__generator_ab43f759f0bdf2c082390a88110092e93}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-registers\-\_\-amodel\-\_\-c\-\_\-headers@{generate\-\_\-registers\-\_\-amodel\-\_\-c\-\_\-headers}}
\index{generate\-\_\-registers\-\_\-amodel\-\_\-c\-\_\-headers@{generate\-\_\-registers\-\_\-amodel\-\_\-c\-\_\-headers}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-registers\-\_\-amodel\-\_\-c\-\_\-headers}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-registers\-\_\-amodel\-\_\-c\-\_\-headers (
\begin{DoxyParamCaption}
\item[{}]{registers, }
\item[{}]{enums}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_ab43f759f0bdf2c082390a88110092e93}
\hypertarget{namespaceverilog__generator_a774aef0ca9ecbe98e9d9759eb055471e}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-registers\-\_\-html@{generate\-\_\-registers\-\_\-html}}
\index{generate\-\_\-registers\-\_\-html@{generate\-\_\-registers\-\_\-html}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-registers\-\_\-html}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-registers\-\_\-html (
\begin{DoxyParamCaption}
\item[{}]{registers, }
\item[{}]{enums = {\ttfamily None}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a774aef0ca9ecbe98e9d9759eb055471e}
\hypertarget{namespaceverilog__generator_aa1702bb61a8a284ceb782528501d58b7}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-registers\-\_\-map\-\_\-amodel@{generate\-\_\-registers\-\_\-map\-\_\-amodel}}
\index{generate\-\_\-registers\-\_\-map\-\_\-amodel@{generate\-\_\-registers\-\_\-map\-\_\-amodel}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-registers\-\_\-map\-\_\-amodel}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-registers\-\_\-map\-\_\-amodel (
\begin{DoxyParamCaption}
\item[{}]{registers, }
\item[{}]{pre = {\ttfamily ''}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_aa1702bb61a8a284ceb782528501d58b7}
\hypertarget{namespaceverilog__generator_accda53358dd92e65f65f8ef4309e262c}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-registers\-\_\-map\-\_\-cmodel@{generate\-\_\-registers\-\_\-map\-\_\-cmodel}}
\index{generate\-\_\-registers\-\_\-map\-\_\-cmodel@{generate\-\_\-registers\-\_\-map\-\_\-cmodel}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-registers\-\_\-map\-\_\-cmodel}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-registers\-\_\-map\-\_\-cmodel (
\begin{DoxyParamCaption}
\item[{}]{registers, }
\item[{}]{enums = {\ttfamily None}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_accda53358dd92e65f65f8ef4309e262c}
\hypertarget{namespaceverilog__generator_a3f2f3a22d4048b756f3973cdf6879d1b}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-registers\-\_\-struct\-\_\-for\-\_\-target@{generate\-\_\-registers\-\_\-struct\-\_\-for\-\_\-target}}
\index{generate\-\_\-registers\-\_\-struct\-\_\-for\-\_\-target@{generate\-\_\-registers\-\_\-struct\-\_\-for\-\_\-target}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-registers\-\_\-struct\-\_\-for\-\_\-target}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-registers\-\_\-struct\-\_\-for\-\_\-target (
\begin{DoxyParamCaption}
\item[{}]{registers, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}, }
\item[{}]{target = {\ttfamily \char`\"{}\char`\"{}}, }
\item[{}]{pre = {\ttfamily \char`\"{}\char`\"{}}, }
\item[{}]{discard\-\_\-ro = {\ttfamily False}, }
\item[{}]{cmodel = {\ttfamily False}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a3f2f3a22d4048b756f3973cdf6879d1b}
\hypertarget{namespaceverilog__generator_aeaa45a75a6321f4cfa7ae96947d89ce8}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-registers\-\_\-struct\-\_\-for\-\_\-target\-\_\-inputs@{generate\-\_\-registers\-\_\-struct\-\_\-for\-\_\-target\-\_\-inputs}}
\index{generate\-\_\-registers\-\_\-struct\-\_\-for\-\_\-target\-\_\-inputs@{generate\-\_\-registers\-\_\-struct\-\_\-for\-\_\-target\-\_\-inputs}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-registers\-\_\-struct\-\_\-for\-\_\-target\-\_\-inputs}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-registers\-\_\-struct\-\_\-for\-\_\-target\-\_\-inputs (
\begin{DoxyParamCaption}
\item[{}]{registers, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}, }
\item[{}]{target = {\ttfamily \char`\"{}\char`\"{}}, }
\item[{}]{pre = {\ttfamily \char`\"{}\char`\"{}}, }
\item[{}]{cmodel = {\ttfamily False}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_aeaa45a75a6321f4cfa7ae96947d89ce8}
\hypertarget{namespaceverilog__generator_a645fa70de712f9a0926b2805f3a95fbb}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-topmodule\-\_\-cmodel@{generate\-\_\-topmodule\-\_\-cmodel}}
\index{generate\-\_\-topmodule\-\_\-cmodel@{generate\-\_\-topmodule\-\_\-cmodel}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-topmodule\-\_\-cmodel}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-topmodule\-\_\-cmodel (
\begin{DoxyParamCaption}
\item[{}]{name, }
\item[{}]{unit\-\_\-interfaces, }
\item[{}]{interfaces, }
\item[{}]{enums = {\ttfamily None}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a645fa70de712f9a0926b2805f3a95fbb}
\hypertarget{namespaceverilog__generator_ada03eee25ccf847803a8f352adab0e5a}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!generate\-\_\-topmodule\-\_\-header\-\_\-cmodel@{generate\-\_\-topmodule\-\_\-header\-\_\-cmodel}}
\index{generate\-\_\-topmodule\-\_\-header\-\_\-cmodel@{generate\-\_\-topmodule\-\_\-header\-\_\-cmodel}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{generate\-\_\-topmodule\-\_\-header\-\_\-cmodel}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-generate\-\_\-topmodule\-\_\-header\-\_\-cmodel (
\begin{DoxyParamCaption}
\item[{}]{name, }
\item[{}]{unit\-\_\-interfaces, }
\item[{}]{interfaces, }
\item[{}]{enums = {\ttfamily None}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_ada03eee25ccf847803a8f352adab0e5a}
\hypertarget{namespaceverilog__generator_ae0b867df9080f5933e37b2ab48d6a006}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!get\-\_\-args@{get\-\_\-args}}
\index{get\-\_\-args@{get\-\_\-args}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{get\-\_\-args}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-get\-\_\-args (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_ae0b867df9080f5933e37b2ab48d6a006}
\hypertarget{namespaceverilog__generator_a9eb9263648f722fbb3f2f9c4d1cda088}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!get\-\_\-ftport\-\_\-pair@{get\-\_\-ftport\-\_\-pair}}
\index{get\-\_\-ftport\-\_\-pair@{get\-\_\-ftport\-\_\-pair}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{get\-\_\-ftport\-\_\-pair}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-get\-\_\-ftport\-\_\-pair (
\begin{DoxyParamCaption}
\item[{}]{config}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a9eb9263648f722fbb3f2f9c4d1cda088}
\hypertarget{namespaceverilog__generator_ad20a5ed82a60f252fee1f60ea97e29ff}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!get\-\_\-\-F\-U\-\_\-name\-\_\-cmodel@{get\-\_\-\-F\-U\-\_\-name\-\_\-cmodel}}
\index{get\-\_\-\-F\-U\-\_\-name\-\_\-cmodel@{get\-\_\-\-F\-U\-\_\-name\-\_\-cmodel}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{get\-\_\-\-F\-U\-\_\-name\-\_\-cmodel}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-get\-\_\-\-F\-U\-\_\-name\-\_\-cmodel (
\begin{DoxyParamCaption}
\item[{}]{target}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_ad20a5ed82a60f252fee1f60ea97e29ff}
\hypertarget{namespaceverilog__generator_a4ed941607000ed260e676a05943c6390}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!html\-\_\-common\-\_\-bottom@{html\-\_\-common\-\_\-bottom}}
\index{html\-\_\-common\-\_\-bottom@{html\-\_\-common\-\_\-bottom}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{html\-\_\-common\-\_\-bottom}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-html\-\_\-common\-\_\-bottom (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a4ed941607000ed260e676a05943c6390}
\hypertarget{namespaceverilog__generator_a256b187a47e584614f72f65dd7c8e2ad}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!html\-\_\-common\-\_\-top@{html\-\_\-common\-\_\-top}}
\index{html\-\_\-common\-\_\-top@{html\-\_\-common\-\_\-top}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{html\-\_\-common\-\_\-top}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-html\-\_\-common\-\_\-top (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a256b187a47e584614f72f65dd7c8e2ad}
\hypertarget{namespaceverilog__generator_a237963892d969bbd25ebe75ca472479a}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!insert\-\_\-current\-\_\-directories\-\_\-to\-\_\-path@{insert\-\_\-current\-\_\-directories\-\_\-to\-\_\-path}}
\index{insert\-\_\-current\-\_\-directories\-\_\-to\-\_\-path@{insert\-\_\-current\-\_\-directories\-\_\-to\-\_\-path}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{insert\-\_\-current\-\_\-directories\-\_\-to\-\_\-path}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-insert\-\_\-current\-\_\-directories\-\_\-to\-\_\-path (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a237963892d969bbd25ebe75ca472479a}
\hypertarget{namespaceverilog__generator_a6cc005646e92f8b0aeeed3f441cdfa11}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!insert\-\_\-enum@{insert\-\_\-enum}}
\index{insert\-\_\-enum@{insert\-\_\-enum}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{insert\-\_\-enum}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-insert\-\_\-enum (
\begin{DoxyParamCaption}
\item[{}]{enum, }
\item[{}]{enums}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a6cc005646e92f8b0aeeed3f441cdfa11}
\hypertarget{namespaceverilog__generator_a39ea44e38eb50d66f8ceeafd61d2c848}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!instantiate\-\_\-fifo@{instantiate\-\_\-fifo}}
\index{instantiate\-\_\-fifo@{instantiate\-\_\-fifo}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{instantiate\-\_\-fifo}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-instantiate\-\_\-fifo (
\begin{DoxyParamCaption}
\item[{}]{inp, }
\item[{}]{out, }
\item[{}]{depth, }
\item[{}]{fifo\-\_\-type = {\ttfamily \char`\"{}fb\-\_\-fifo\-\_\-dvr\char`\"{}}, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}, }
\item[{}]{declare\-\_\-outputs = {\ttfamily True}, }
\item[{}]{struct = {\ttfamily None}, }
\item[{}]{width = {\ttfamily None}, }
\item[{}]{clk = {\ttfamily None}, }
\item[{}]{reset = {\ttfamily None}, }
\item[{}]{scan = {\ttfamily \char`\"{}1'b0\char`\"{}}, }
\item[{}]{output\-\_\-flopped = {\ttfamily 0}, }
\item[{}]{count = {\ttfamily \char`\"{}\char`\"{}}, }
\item[{}]{params = {\ttfamily None}, }
\item[{}]{in\-\_\-ready\-\_\-dangle = {\ttfamily False}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a39ea44e38eb50d66f8ceeafd61d2c848}
\hypertarget{namespaceverilog__generator_a42a2da088265b5bb4f9745b0128f7f7c}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!lines\-\_\-append@{lines\-\_\-append}}
\index{lines\-\_\-append@{lines\-\_\-append}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{lines\-\_\-append}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-lines\-\_\-append (
\begin{DoxyParamCaption}
\item[{}]{text}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a42a2da088265b5bb4f9745b0128f7f7c}
\hypertarget{namespaceverilog__generator_a34f3e378bd6814ba4629fd379af67993}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!lines\-\_\-append\-\_\-auto@{lines\-\_\-append\-\_\-auto}}
\index{lines\-\_\-append\-\_\-auto@{lines\-\_\-append\-\_\-auto}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{lines\-\_\-append\-\_\-auto}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-lines\-\_\-append\-\_\-auto (
\begin{DoxyParamCaption}
\item[{}]{text}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a34f3e378bd6814ba4629fd379af67993}
\hypertarget{namespaceverilog__generator_aef71dfd8e3ef95955c441db6a541135b}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!lines\-\_\-extend@{lines\-\_\-extend}}
\index{lines\-\_\-extend@{lines\-\_\-extend}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{lines\-\_\-extend}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-lines\-\_\-extend (
\begin{DoxyParamCaption}
\item[{}]{text}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_aef71dfd8e3ef95955c441db6a541135b}
\hypertarget{namespaceverilog__generator_aaf544527848eccf8c9d510143b80eb98}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!my\-\_\-replace@{my\-\_\-replace}}
\index{my\-\_\-replace@{my\-\_\-replace}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{my\-\_\-replace}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-my\-\_\-replace (
\begin{DoxyParamCaption}
\item[{}]{match}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_aaf544527848eccf8c9d510143b80eb98}
\hypertarget{namespaceverilog__generator_adb69d2091eb978318f0c6fc718fb13a4}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!newln@{newln}}
\index{newln@{newln}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{newln}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-newln (
\begin{DoxyParamCaption}
\item[{}]{count = {\ttfamily 1}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_adb69d2091eb978318f0c6fc718fb13a4}
\hypertarget{namespaceverilog__generator_ab85cf13d445a0532e81f0a2523e4dd22}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!one\-\_\-hot@{one\-\_\-hot}}
\index{one\-\_\-hot@{one\-\_\-hot}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{one\-\_\-hot}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-one\-\_\-hot (
\begin{DoxyParamCaption}
\item[{}]{output\-\_\-signal, }
\item[{}]{select\-\_\-width, }
\item[{}]{select\-\_\-signal, }
\item[{}]{input\-\_\-list, }
\item[{}]{width, }
\item[{}]{define\-\_\-output = {\ttfamily False}, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}, }
\item[{}]{type\-\_\-cast = {\ttfamily \char`\"{}\char`\"{}}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_ab85cf13d445a0532e81f0a2523e4dd22}
\hypertarget{namespaceverilog__generator_ab05810c962a9557cda78548c97752be3}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!pipeline\-\_\-signals@{pipeline\-\_\-signals}}
\index{pipeline\-\_\-signals@{pipeline\-\_\-signals}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{pipeline\-\_\-signals}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-pipeline\-\_\-signals (
\begin{DoxyParamCaption}
\item[{}]{signals, }
\item[{}]{pipe, }
\item[{}]{pipe\-\_\-n, }
\item[{}]{declare\-\_\-separately\-\_\-local = {\ttfamily True}, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}, }
\item[{}]{clk = {\ttfamily None}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_ab05810c962a9557cda78548c97752be3}
\hypertarget{namespaceverilog__generator_af91af3939549a5c93eff3b53f1be6a89}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!print\-\_\-lines@{print\-\_\-lines}}
\index{print\-\_\-lines@{print\-\_\-lines}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{print\-\_\-lines}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-print\-\_\-lines (
\begin{DoxyParamCaption}
\item[{}]{inp = {\ttfamily None}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_af91af3939549a5c93eff3b53f1be6a89}
\hypertarget{namespaceverilog__generator_a099831c9fef45a43cd0009ee0f5873d6}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!print\-\_\-links\-\_\-html@{print\-\_\-links\-\_\-html}}
\index{print\-\_\-links\-\_\-html@{print\-\_\-links\-\_\-html}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{print\-\_\-links\-\_\-html}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-print\-\_\-links\-\_\-html (
\begin{DoxyParamCaption}
\item[{}]{field\-\_\-hash}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a099831c9fef45a43cd0009ee0f5873d6}
\hypertarget{namespaceverilog__generator_a7e878a82aae33cc466225575289dd5e3}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!print\-\_\-list@{print\-\_\-list}}
\index{print\-\_\-list@{print\-\_\-list}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{print\-\_\-list}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-print\-\_\-list (
\begin{DoxyParamCaption}
\item[{}]{list\-\_\-to\-\_\-print, }
\item[{}]{insert\-\_\-return = {\ttfamily True}, }
\item[{}]{pre = {\ttfamily \char`\"{}\char`\"{}}, }
\item[{}]{post = {\ttfamily \char`\"{}\char`\"{}}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a7e878a82aae33cc466225575289dd5e3}
\hypertarget{namespaceverilog__generator_a95555fb0931ad8a3c70bad808563086e}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!println@{println}}
\index{println@{println}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{println}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-println (
\begin{DoxyParamCaption}
\item[{}]{text}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a95555fb0931ad8a3c70bad808563086e}
\hypertarget{namespaceverilog__generator_a7aed88c96321f188e2ecf9cc19939c81}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!reg@{reg}}
\index{reg@{reg}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{reg}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-reg (
\begin{DoxyParamCaption}
\item[{}]{flop\-\_\-type, }
\item[{}]{parameters, }
\item[{}]{signals = {\ttfamily None}, }
\item[{}]{inp = {\ttfamily None}, }
\item[{}]{out = {\ttfamily None}, }
\item[{}]{en = {\ttfamily None}, }
\item[{}]{name = {\ttfamily None}, }
\item[{}]{tab = {\ttfamily \char`\"{}auto\char`\"{}}, }
\item[{}]{clk\-\_\-sig = {\ttfamily None}, }
\item[{}]{reset\-\_\-sig = {\ttfamily None}, }
\item[{}]{reset\-\_\-type\-\_\-local = {\ttfamily None}, }
\item[{}]{reset\-\_\-value\-\_\-override = {\ttfamily \char`\"{}\char`\"{}}, }
\item[{}]{pre = {\ttfamily \char`\"{}\char`\"{}}}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a7aed88c96321f188e2ecf9cc19939c81}
\hypertarget{namespaceverilog__generator_a1510db3a4ad74101fa56687347987bda}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!register\-\_\-reset\-\_\-value@{register\-\_\-reset\-\_\-value}}
\index{register\-\_\-reset\-\_\-value@{register\-\_\-reset\-\_\-value}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{register\-\_\-reset\-\_\-value}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-register\-\_\-reset\-\_\-value (
\begin{DoxyParamCaption}
\item[{}]{registers, }
\item[{}]{i}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a1510db3a4ad74101fa56687347987bda}
\hypertarget{namespaceverilog__generator_aeae6e39ff58a15ddf0b2ae38834983c5}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!reorder\-\_\-fields@{reorder\-\_\-fields}}
\index{reorder\-\_\-fields@{reorder\-\_\-fields}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{reorder\-\_\-fields}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-reorder\-\_\-fields (
\begin{DoxyParamCaption}
\item[{}]{commands, }
\item[{}]{order = {\ttfamily \mbox{[}\mbox{]}}, }
\item[{}]{Ordered\-Dict}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_aeae6e39ff58a15ddf0b2ae38834983c5}
\hypertarget{namespaceverilog__generator_a45769736577ae4988378d604c0b4c70c}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!return\-\_\-html\-\_\-body@{return\-\_\-html\-\_\-body}}
\index{return\-\_\-html\-\_\-body@{return\-\_\-html\-\_\-body}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{return\-\_\-html\-\_\-body}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-return\-\_\-html\-\_\-body (
\begin{DoxyParamCaption}
\item[{}]{current\-\_\-revision}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a45769736577ae4988378d604c0b4c70c}
\hypertarget{namespaceverilog__generator_a0afa389b8b04b6ee1794ec477b46580f}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!return\-\_\-html\-\_\-style@{return\-\_\-html\-\_\-style}}
\index{return\-\_\-html\-\_\-style@{return\-\_\-html\-\_\-style}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{return\-\_\-html\-\_\-style}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-return\-\_\-html\-\_\-style (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a0afa389b8b04b6ee1794ec477b46580f}
\hypertarget{namespaceverilog__generator_a592da8cd2096daeb8b42aead926ead8e}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!return\-\_\-lines@{return\-\_\-lines}}
\index{return\-\_\-lines@{return\-\_\-lines}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{return\-\_\-lines}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-return\-\_\-lines (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_a592da8cd2096daeb8b42aead926ead8e}
\hypertarget{namespaceverilog__generator_ad855928dfd70f82603a0c352f2fbdaae}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!tabulate\-\_\-assigns@{tabulate\-\_\-assigns}}
\index{tabulate\-\_\-assigns@{tabulate\-\_\-assigns}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{tabulate\-\_\-assigns}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-tabulate\-\_\-assigns (
\begin{DoxyParamCaption}
\item[{}]{alist}
\end{DoxyParamCaption}
)}}\label{namespaceverilog__generator_ad855928dfd70f82603a0c352f2fbdaae}


\subsection{Variable Documentation}
\hypertarget{namespaceverilog__generator_a240aab9d20a84388dc27eb1f446b0767}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!assertion\-\_\-counter@{assertion\-\_\-counter}}
\index{assertion\-\_\-counter@{assertion\-\_\-counter}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{assertion\-\_\-counter}]{\setlength{\rightskip}{0pt plus 5cm}int verilog\-\_\-generator.\-assertion\-\_\-counter = 0}}\label{namespaceverilog__generator_a240aab9d20a84388dc27eb1f446b0767}
\hypertarget{namespaceverilog__generator_a0b5af5f0a450d4472bada6b8dc7f1476}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!assertion\-\_\-support\-\_\-code\-\_\-printed@{assertion\-\_\-support\-\_\-code\-\_\-printed}}
\index{assertion\-\_\-support\-\_\-code\-\_\-printed@{assertion\-\_\-support\-\_\-code\-\_\-printed}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{assertion\-\_\-support\-\_\-code\-\_\-printed}]{\setlength{\rightskip}{0pt plus 5cm}verilog\-\_\-generator.\-assertion\-\_\-support\-\_\-code\-\_\-printed = False}}\label{namespaceverilog__generator_a0b5af5f0a450d4472bada6b8dc7f1476}
\hypertarget{namespaceverilog__generator_aca014ca977d2ad248a4281f819d4204a}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!assign@{assign}}
\index{assign@{assign}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{assign}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-assign = re.\-match({\bf R\-E\-\_\-\-A\-S\-S\-I\-G\-N}, line)}}\label{namespaceverilog__generator_aca014ca977d2ad248a4281f819d4204a}
\hypertarget{namespaceverilog__generator_a6dc0cb849be3aeecb483610528ce0a8c}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!auto\-\_\-indent@{auto\-\_\-indent}}
\index{auto\-\_\-indent@{auto\-\_\-indent}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{auto\-\_\-indent}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-auto\-\_\-indent = \char`\"{}\char`\"{}}}\label{namespaceverilog__generator_a6dc0cb849be3aeecb483610528ce0a8c}
\hypertarget{namespaceverilog__generator_a6eb52776ad17e577ce327352763024a8}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!bn@{bn}}
\index{bn@{bn}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{bn}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-bn = os.\-path.\-basename(args.\-input\mbox{[}0\mbox{]})}}\label{namespaceverilog__generator_a6eb52776ad17e577ce327352763024a8}
\hypertarget{namespaceverilog__generator_a084b763c0c3c8177e456acc947433d03}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!clk@{clk}}
\index{clk@{clk}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{clk}]{\setlength{\rightskip}{0pt plus 5cm}string verilog\-\_\-generator.\-clk = \char`\"{}clk\char`\"{}}}\label{namespaceverilog__generator_a084b763c0c3c8177e456acc947433d03}
\hypertarget{namespaceverilog__generator_ab5096d6e8e228909ba47c9a767073c07}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!code\-\_\-block@{code\-\_\-block}}
\index{code\-\_\-block@{code\-\_\-block}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{code\-\_\-block}]{\setlength{\rightskip}{0pt plus 5cm}string verilog\-\_\-generator.\-code\-\_\-block = \char`\"{}\char`\"{}}}\label{namespaceverilog__generator_ab5096d6e8e228909ba47c9a767073c07}
\hypertarget{namespaceverilog__generator_aba79d1c3e3b9be44f11728cd35c6e73c}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!comment\-\_\-indent@{comment\-\_\-indent}}
\index{comment\-\_\-indent@{comment\-\_\-indent}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{comment\-\_\-indent}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-comment\-\_\-indent = \char`\"{}\char`\"{}}}\label{namespaceverilog__generator_aba79d1c3e3b9be44f11728cd35c6e73c}
\hypertarget{namespaceverilog__generator_acd9d3d9939ee9a02315fa72596bcb584}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!comment\-\_\-post@{comment\-\_\-post}}
\index{comment\-\_\-post@{comment\-\_\-post}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{comment\-\_\-post}]{\setlength{\rightskip}{0pt plus 5cm}string verilog\-\_\-generator.\-comment\-\_\-post = \char`\"{}\char`\"{}}}\label{namespaceverilog__generator_acd9d3d9939ee9a02315fa72596bcb584}
\hypertarget{namespaceverilog__generator_ab534858c586df01be1972992248e17e2}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!comment\-\_\-pre@{comment\-\_\-pre}}
\index{comment\-\_\-pre@{comment\-\_\-pre}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{comment\-\_\-pre}]{\setlength{\rightskip}{0pt plus 5cm}string verilog\-\_\-generator.\-comment\-\_\-pre = \char`\"{}//\char`\"{}}}\label{namespaceverilog__generator_ab534858c586df01be1972992248e17e2}
\hypertarget{namespaceverilog__generator_a220b4f3ab621882ef8a81bb413f8d7b1}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!connection\-\_\-dict@{connection\-\_\-dict}}
\index{connection\-\_\-dict@{connection\-\_\-dict}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{connection\-\_\-dict}]{\setlength{\rightskip}{0pt plus 5cm}dictionary verilog\-\_\-generator.\-connection\-\_\-dict = \{\}}}\label{namespaceverilog__generator_a220b4f3ab621882ef8a81bb413f8d7b1}
\hypertarget{namespaceverilog__generator_a0da1e4bf2a3336949d86ab239c0d48fa}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!connection\-\_\-display@{connection\-\_\-display}}
\index{connection\-\_\-display@{connection\-\_\-display}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{connection\-\_\-display}]{\setlength{\rightskip}{0pt plus 5cm}list verilog\-\_\-generator.\-connection\-\_\-display = \mbox{[}$\,$\mbox{]}}}\label{namespaceverilog__generator_a0da1e4bf2a3336949d86ab239c0d48fa}
\hypertarget{namespaceverilog__generator_a0a2eb71d7c30c0dff70beaa28ec95fdc}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!connection\-\_\-ports@{connection\-\_\-ports}}
\index{connection\-\_\-ports@{connection\-\_\-ports}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{connection\-\_\-ports}]{\setlength{\rightskip}{0pt plus 5cm}list verilog\-\_\-generator.\-connection\-\_\-ports = \mbox{[}v for k, v in connection\-\_\-dict.\-items() if k not in {\bf io\-\_\-names}\mbox{]}}}\label{namespaceverilog__generator_a0a2eb71d7c30c0dff70beaa28ec95fdc}
\hypertarget{namespaceverilog__generator_a734fc03a4db18f8e5c63129ffcda83a9}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!console@{console}}
\index{console@{console}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{console}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-console = logging.\-Stream\-Handler()}}\label{namespaceverilog__generator_a734fc03a4db18f8e5c63129ffcda83a9}
\hypertarget{namespaceverilog__generator_ae3ef6869003c4cba069f0d66aedee089}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!cpre@{cpre}}
\index{cpre@{cpre}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{cpre}]{\setlength{\rightskip}{0pt plus 5cm}verilog\-\_\-generator.\-cpre = {\bf comment\-\_\-post}}}\label{namespaceverilog__generator_ae3ef6869003c4cba069f0d66aedee089}
\hypertarget{namespaceverilog__generator_ad05f0f3ac407424a9c5a520b2273bc80}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!current\-\_\-time@{current\-\_\-time}}
\index{current\-\_\-time@{current\-\_\-time}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{current\-\_\-time}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-current\-\_\-time = strftime(\char`\"{}\%04\-Y\%02m\%02dff\%02\-H\%02\-M\%02\-S\char`\"{}, localtime())}}\label{namespaceverilog__generator_ad05f0f3ac407424a9c5a520b2273bc80}
\hypertarget{namespaceverilog__generator_a017c98333edf5962930aae34c94472d7}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!datefmt@{datefmt}}
\index{datefmt@{datefmt}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{datefmt}]{\setlength{\rightskip}{0pt plus 5cm}string verilog\-\_\-generator.\-datefmt = \char`\"{}\%m-\/\%d \%H\-:\%M\char`\"{}}}\label{namespaceverilog__generator_a017c98333edf5962930aae34c94472d7}
\hypertarget{namespaceverilog__generator_ab6109161297a91e88d4900fd43a8ae7c}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!declare\-\_\-separately@{declare\-\_\-separately}}
\index{declare\-\_\-separately@{declare\-\_\-separately}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{declare\-\_\-separately}]{\setlength{\rightskip}{0pt plus 5cm}verilog\-\_\-generator.\-declare\-\_\-separately = False}}\label{namespaceverilog__generator_ab6109161297a91e88d4900fd43a8ae7c}
\hypertarget{namespaceverilog__generator_a3013d1cc593da9b9bf0d2070d1efa32b}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!dictionary\-\_\-for\-\_\-passing\-\_\-variable@{dictionary\-\_\-for\-\_\-passing\-\_\-variable}}
\index{dictionary\-\_\-for\-\_\-passing\-\_\-variable@{dictionary\-\_\-for\-\_\-passing\-\_\-variable}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{dictionary\-\_\-for\-\_\-passing\-\_\-variable}]{\setlength{\rightskip}{0pt plus 5cm}dictionary verilog\-\_\-generator.\-dictionary\-\_\-for\-\_\-passing\-\_\-variable = \{\}}}\label{namespaceverilog__generator_a3013d1cc593da9b9bf0d2070d1efa32b}
\hypertarget{namespaceverilog__generator_a0d06d215d8d94fd14381a66bf96fc683}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!doing\-\_\-python@{doing\-\_\-python}}
\index{doing\-\_\-python@{doing\-\_\-python}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{doing\-\_\-python}]{\setlength{\rightskip}{0pt plus 5cm}int verilog\-\_\-generator.\-doing\-\_\-python = 0}}\label{namespaceverilog__generator_a0d06d215d8d94fd14381a66bf96fc683}
\hypertarget{namespaceverilog__generator_a8d95b4550b774331a0bbcd9fa6fdd934}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!dum@{dum}}
\index{dum@{dum}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{dum}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-dum = re.\-sub(r\char`\"{}$^\wedge$(\char`\"{} + {\bf comment\-\_\-indent} + r\char`\"{})\char`\"{}, r\char`\"{}\char`\"{}, line)}}\label{namespaceverilog__generator_a8d95b4550b774331a0bbcd9fa6fdd934}
\hypertarget{namespaceverilog__generator_a4524ff0556a251f5fb377c73c43c62fd}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!epilog@{epilog}}
\index{epilog@{epilog}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{epilog}]{\setlength{\rightskip}{0pt plus 5cm}string verilog\-\_\-generator.\-epilog}}\label{namespaceverilog__generator_a4524ff0556a251f5fb377c73c43c62fd}
\hypertarget{namespaceverilog__generator_a36e53540e6ae38d5e5e1d87cba949016}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!filemode@{filemode}}
\index{filemode@{filemode}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{filemode}]{\setlength{\rightskip}{0pt plus 5cm}string verilog\-\_\-generator.\-filemode = \char`\"{}w\char`\"{}}}\label{namespaceverilog__generator_a36e53540e6ae38d5e5e1d87cba949016}
\hypertarget{namespaceverilog__generator_a74645f88578da230e576aaf69299fa2d}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!filename@{filename}}
\index{filename@{filename}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{filename}]{\setlength{\rightskip}{0pt plus 5cm}string verilog\-\_\-generator.\-filename = \char`\"{}/tmp/\{\}.\{\}.log\char`\"{}}}\label{namespaceverilog__generator_a74645f88578da230e576aaf69299fa2d}
\hypertarget{namespaceverilog__generator_a15bd2d3bf5324274289ab73246b585bf}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!format@{format}}
\index{format@{format}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{format}]{\setlength{\rightskip}{0pt plus 5cm}string verilog\-\_\-generator.\-format = \char`\"{}\%(asctime)s \%(name)-\/12s \%(levelname)-\/8s \%(message)s\char`\"{}}}\label{namespaceverilog__generator_a15bd2d3bf5324274289ab73246b585bf}
\hypertarget{namespaceverilog__generator_acadbc9500b6eafb53dca88de5dd2ca81}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!formatter@{formatter}}
\index{formatter@{formatter}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{formatter}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-formatter = logging.\-Formatter(\char`\"{}\%(name)-\/12s\-: \%(levelname)-\/8s \%(message)s\char`\"{})}}\label{namespaceverilog__generator_acadbc9500b6eafb53dca88de5dd2ca81}
\hypertarget{namespaceverilog__generator_a599ad76910e1a4ff51f628cc081c2318}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!html\-\_\-table\-\_\-width@{html\-\_\-table\-\_\-width}}
\index{html\-\_\-table\-\_\-width@{html\-\_\-table\-\_\-width}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{html\-\_\-table\-\_\-width}]{\setlength{\rightskip}{0pt plus 5cm}string verilog\-\_\-generator.\-html\-\_\-table\-\_\-width = \char`\"{}95\%\char`\"{}}}\label{namespaceverilog__generator_a599ad76910e1a4ff51f628cc081c2318}
\hypertarget{namespaceverilog__generator_ad90475de491c58d1bd0962f20cb9b26a}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!infra\-\_\-dir@{infra\-\_\-dir}}
\index{infra\-\_\-dir@{infra\-\_\-dir}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{infra\-\_\-dir}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-infra\-\_\-dir = os.\-path.\-dirname(os.\-path.\-realpath(os.\-environ\mbox{[}\char`\"{}I\-N\-F\-R\-A\-\_\-\-A\-S\-I\-C\-\_\-\-F\-P\-G\-A\-\_\-\-R\-O\-O\-T\char`\"{}\mbox{]}))}}\label{namespaceverilog__generator_ad90475de491c58d1bd0962f20cb9b26a}
\hypertarget{namespaceverilog__generator_a90dad455f6c0ec9127df51647fb1380f}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!instance@{instance}}
\index{instance@{instance}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{instance}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-instance = re.\-match({\bf R\-E\-\_\-\-I\-N\-S\-T\-A\-N\-C\-E}, line)}}\label{namespaceverilog__generator_a90dad455f6c0ec9127df51647fb1380f}
\hypertarget{namespaceverilog__generator_abfdc641e6360d79d9e9df91867d89549}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!instances@{instances}}
\index{instances@{instances}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{instances}]{\setlength{\rightskip}{0pt plus 5cm}list verilog\-\_\-generator.\-instances = \mbox{[}$\,$\mbox{]}}}\label{namespaceverilog__generator_abfdc641e6360d79d9e9df91867d89549}
\hypertarget{namespaceverilog__generator_a729e0a8bec14b9a53a961013b1c6b10d}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!io\-\_\-names@{io\-\_\-names}}
\index{io\-\_\-names@{io\-\_\-names}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{io\-\_\-names}]{\setlength{\rightskip}{0pt plus 5cm}list verilog\-\_\-generator.\-io\-\_\-names = \mbox{[}$\,$\mbox{]}}}\label{namespaceverilog__generator_a729e0a8bec14b9a53a961013b1c6b10d}
\hypertarget{namespaceverilog__generator_ade554169d988ab15567d5895be125e8a}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!ios@{ios}}
\index{ios@{ios}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{ios}]{\setlength{\rightskip}{0pt plus 5cm}list verilog\-\_\-generator.\-ios = \mbox{[}$\,$\mbox{]}}}\label{namespaceverilog__generator_ade554169d988ab15567d5895be125e8a}
\hypertarget{namespaceverilog__generator_add157c9592135f760a25b6882b66f317}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!ios\-\_\-limiter@{ios\-\_\-limiter}}
\index{ios\-\_\-limiter@{ios\-\_\-limiter}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{ios\-\_\-limiter}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-ios\-\_\-limiter = \char`\"{},\char`\"{}}}\label{namespaceverilog__generator_add157c9592135f760a25b6882b66f317}
\hypertarget{namespaceverilog__generator_a5e6335e1f83988a91ae70e4ecb391730}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!language@{language}}
\index{language@{language}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{language}]{\setlength{\rightskip}{0pt plus 5cm}string verilog\-\_\-generator.\-language = args.\-language}}\label{namespaceverilog__generator_a5e6335e1f83988a91ae70e4ecb391730}
\hypertarget{namespaceverilog__generator_ac7e32195323e3b3286dde555fd14edb5}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!level@{level}}
\index{level@{level}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{level}]{\setlength{\rightskip}{0pt plus 5cm}verilog\-\_\-generator.\-level = logging.\-D\-E\-B\-U\-G,}}\label{namespaceverilog__generator_ac7e32195323e3b3286dde555fd14edb5}
\hypertarget{namespaceverilog__generator_a1814507baaef36aff8b155155897e8b2}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!L\-H\-S\-\_\-list@{L\-H\-S\-\_\-list}}
\index{L\-H\-S\-\_\-list@{L\-H\-S\-\_\-list}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{L\-H\-S\-\_\-list}]{\setlength{\rightskip}{0pt plus 5cm}list verilog\-\_\-generator.\-L\-H\-S\-\_\-list = \mbox{[}$\,$\mbox{]}}}\label{namespaceverilog__generator_a1814507baaef36aff8b155155897e8b2}
\hypertarget{namespaceverilog__generator_a4116ec2b4ca55baef938c192cb786b9f}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!lines@{lines}}
\index{lines@{lines}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{lines}]{\setlength{\rightskip}{0pt plus 5cm}list verilog\-\_\-generator.\-lines = \mbox{[}$\,$\mbox{]}}}\label{namespaceverilog__generator_a4116ec2b4ca55baef938c192cb786b9f}
\hypertarget{namespaceverilog__generator_a2e8bc766afc3a7055490c6df1b89960f}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!logic@{logic}}
\index{logic@{logic}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{logic}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-logic = re.\-match({\bf R\-E\-\_\-\-L\-O\-G\-I\-C\-S}, line)}}\label{namespaceverilog__generator_a2e8bc766afc3a7055490c6df1b89960f}
\hypertarget{namespaceverilog__generator_ad5eb8554969365fa9ee5b1fb34933f60}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!preprocess\-\_\-lines@{preprocess\-\_\-lines}}
\index{preprocess\-\_\-lines@{preprocess\-\_\-lines}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{preprocess\-\_\-lines}]{\setlength{\rightskip}{0pt plus 5cm}list verilog\-\_\-generator.\-preprocess\-\_\-lines = \mbox{[}$\,$\mbox{]}}}\label{namespaceverilog__generator_ad5eb8554969365fa9ee5b1fb34933f60}
\hypertarget{namespaceverilog__generator_ae2b00ab6926aace302d17acbfc4b4930}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!print\-\_\-to\-\_\-stdio@{print\-\_\-to\-\_\-stdio}}
\index{print\-\_\-to\-\_\-stdio@{print\-\_\-to\-\_\-stdio}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{print\-\_\-to\-\_\-stdio}]{\setlength{\rightskip}{0pt plus 5cm}verilog\-\_\-generator.\-print\-\_\-to\-\_\-stdio = True}}\label{namespaceverilog__generator_ae2b00ab6926aace302d17acbfc4b4930}
\hypertarget{namespaceverilog__generator_ac99e807a3e07ae1108785072dc553db5}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!R\-E\-\_\-\-A\-S\-S\-I\-G\-N@{R\-E\-\_\-\-A\-S\-S\-I\-G\-N}}
\index{R\-E\-\_\-\-A\-S\-S\-I\-G\-N@{R\-E\-\_\-\-A\-S\-S\-I\-G\-N}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{R\-E\-\_\-\-A\-S\-S\-I\-G\-N}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-R\-E\-\_\-\-A\-S\-S\-I\-G\-N = re.\-compile(r\char`\"{}$^\wedge$(\textbackslash{}s$\ast$)\&assigns(\textbackslash{}S?)(\textbackslash{}s$\ast$)\$\char`\"{}, re.\-I)}}\label{namespaceverilog__generator_ac99e807a3e07ae1108785072dc553db5}
\hypertarget{namespaceverilog__generator_a17458264d0df5cb836d925e8cf2ec56f}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!R\-E\-\_\-\-D\-E\-C\-L\-A\-R\-A\-T\-I\-O\-N\-S@{R\-E\-\_\-\-D\-E\-C\-L\-A\-R\-A\-T\-I\-O\-N\-S}}
\index{R\-E\-\_\-\-D\-E\-C\-L\-A\-R\-A\-T\-I\-O\-N\-S@{R\-E\-\_\-\-D\-E\-C\-L\-A\-R\-A\-T\-I\-O\-N\-S}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{R\-E\-\_\-\-D\-E\-C\-L\-A\-R\-A\-T\-I\-O\-N\-S}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-R\-E\-\_\-\-D\-E\-C\-L\-A\-R\-A\-T\-I\-O\-N\-S = re.\-compile(r\char`\"{}$^\wedge$(\textbackslash{}s$\ast$)\&declarations(\textbackslash{}S?)(\textbackslash{}s$\ast$)\$\char`\"{})}}\label{namespaceverilog__generator_a17458264d0df5cb836d925e8cf2ec56f}
\hypertarget{namespaceverilog__generator_ac2a164628a1ed9048df4807c3e001bd2}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!R\-E\-\_\-\-I\-N\-S\-T\-A\-N\-C\-E@{R\-E\-\_\-\-I\-N\-S\-T\-A\-N\-C\-E}}
\index{R\-E\-\_\-\-I\-N\-S\-T\-A\-N\-C\-E@{R\-E\-\_\-\-I\-N\-S\-T\-A\-N\-C\-E}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{R\-E\-\_\-\-I\-N\-S\-T\-A\-N\-C\-E}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-R\-E\-\_\-\-I\-N\-S\-T\-A\-N\-C\-E = re.\-compile(r\char`\"{}$^\wedge$(\textbackslash{}s$\ast$)\&{\bf instances}(\textbackslash{}S?)(\textbackslash{}s$\ast$)\$\char`\"{}, re.\-I)}}\label{namespaceverilog__generator_ac2a164628a1ed9048df4807c3e001bd2}
\hypertarget{namespaceverilog__generator_ac53d8e583f512c430c2e1c3ddff585e4}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!R\-E\-\_\-\-I\-O\-S@{R\-E\-\_\-\-I\-O\-S}}
\index{R\-E\-\_\-\-I\-O\-S@{R\-E\-\_\-\-I\-O\-S}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{R\-E\-\_\-\-I\-O\-S}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-R\-E\-\_\-\-I\-O\-S = re.\-compile(r\char`\"{}$^\wedge$(\textbackslash{}s$\ast$)\&{\bf ios}(\textbackslash{}S?)(\textbackslash{}s$\ast$)\$\char`\"{})}}\label{namespaceverilog__generator_ac53d8e583f512c430c2e1c3ddff585e4}
\hypertarget{namespaceverilog__generator_ada96a4c39f1929758761d6a64ad0c760}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E0@{R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E0}}
\index{R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E0@{R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E0}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E0}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E0 = re.\-compile(r\char`\"{}$^\wedge$(verilog$|$systemverilog$|$c$|$cpp$|$text)\$\char`\"{})}}\label{namespaceverilog__generator_ada96a4c39f1929758761d6a64ad0c760}
\hypertarget{namespaceverilog__generator_a9a4484e49b7559533253e1bda0ca0e6c}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E\-\_\-\-H\-T\-M\-L@{R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E\-\_\-\-H\-T\-M\-L}}
\index{R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E\-\_\-\-H\-T\-M\-L@{R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E\-\_\-\-H\-T\-M\-L}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E\-\_\-\-H\-T\-M\-L}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E\-\_\-\-H\-T\-M\-L = re.\-compile(r\char`\"{}$^\wedge$(html)\$\char`\"{})}}\label{namespaceverilog__generator_a9a4484e49b7559533253e1bda0ca0e6c}
\hypertarget{namespaceverilog__generator_a0ca785f35678184fec88d5d43caa3740}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E\-\_\-\-T\-C\-L@{R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E\-\_\-\-T\-C\-L}}
\index{R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E\-\_\-\-T\-C\-L@{R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E\-\_\-\-T\-C\-L}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E\-\_\-\-T\-C\-L}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E\-\_\-\-T\-C\-L = re.\-compile(r\char`\"{}$^\wedge$(tcl)\$\char`\"{})}}\label{namespaceverilog__generator_a0ca785f35678184fec88d5d43caa3740}
\hypertarget{namespaceverilog__generator_a767602e234555709fb8829fe493912ff}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!R\-E\-\_\-\-L\-O\-G\-I\-C\-S@{R\-E\-\_\-\-L\-O\-G\-I\-C\-S}}
\index{R\-E\-\_\-\-L\-O\-G\-I\-C\-S@{R\-E\-\_\-\-L\-O\-G\-I\-C\-S}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{R\-E\-\_\-\-L\-O\-G\-I\-C\-S}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-R\-E\-\_\-\-L\-O\-G\-I\-C\-S = re.\-compile(r\char`\"{}$^\wedge$(\textbackslash{}s$\ast$)\&logics(\textbackslash{}S?)(\textbackslash{}s$\ast$)\$\char`\"{}, re.\-I)}}\label{namespaceverilog__generator_a767602e234555709fb8829fe493912ff}
\hypertarget{namespaceverilog__generator_aaa6dff7070364c2a3d96814f1efc53e8}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-B\-L\-O\-C\-K\-\_\-\-B\-E\-G\-I\-N@{R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-B\-L\-O\-C\-K\-\_\-\-B\-E\-G\-I\-N}}
\index{R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-B\-L\-O\-C\-K\-\_\-\-B\-E\-G\-I\-N@{R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-B\-L\-O\-C\-K\-\_\-\-B\-E\-G\-I\-N}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-B\-L\-O\-C\-K\-\_\-\-B\-E\-G\-I\-N}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-B\-L\-O\-C\-K\-\_\-\-B\-E\-G\-I\-N = re.\-compile(r\char`\"{}$^\wedge$(\textbackslash{}s$\ast$)\&python\-Begin(\textbackslash{}s$\ast$)\$\char`\"{})}}\label{namespaceverilog__generator_aaa6dff7070364c2a3d96814f1efc53e8}
\hypertarget{namespaceverilog__generator_a2349535564e100a6d65a2146bf0f8bbd}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-B\-L\-O\-C\-K\-\_\-\-E\-N\-D@{R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-B\-L\-O\-C\-K\-\_\-\-E\-N\-D}}
\index{R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-B\-L\-O\-C\-K\-\_\-\-E\-N\-D@{R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-B\-L\-O\-C\-K\-\_\-\-E\-N\-D}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-B\-L\-O\-C\-K\-\_\-\-E\-N\-D}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-B\-L\-O\-C\-K\-\_\-\-E\-N\-D = re.\-compile(r\char`\"{}$^\wedge$(\textbackslash{}s$\ast$)\&python\-End(\textbackslash{}s$\ast$)\$\char`\"{})}}\label{namespaceverilog__generator_a2349535564e100a6d65a2146bf0f8bbd}
\hypertarget{namespaceverilog__generator_aa77385c9f3ed119e28172c750844d448}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-S\-I\-N\-G\-L\-E\-\_\-\-L\-I\-N\-E@{R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-S\-I\-N\-G\-L\-E\-\_\-\-L\-I\-N\-E}}
\index{R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-S\-I\-N\-G\-L\-E\-\_\-\-L\-I\-N\-E@{R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-S\-I\-N\-G\-L\-E\-\_\-\-L\-I\-N\-E}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-S\-I\-N\-G\-L\-E\-\_\-\-L\-I\-N\-E}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-S\-I\-N\-G\-L\-E\-\_\-\-L\-I\-N\-E = re.\-compile(r\char`\"{}$^\wedge$(\textbackslash{}s$\ast$)\&python(\textbackslash{}s+)(.$\ast$)\$\char`\"{})}}\label{namespaceverilog__generator_aa77385c9f3ed119e28172c750844d448}
\hypertarget{namespaceverilog__generator_a6f7123cb341845c3498a34ba5e3c0067}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!R\-E\-\_\-\-T\-E\-M\-P\-L\-A\-T\-E@{R\-E\-\_\-\-T\-E\-M\-P\-L\-A\-T\-E}}
\index{R\-E\-\_\-\-T\-E\-M\-P\-L\-A\-T\-E@{R\-E\-\_\-\-T\-E\-M\-P\-L\-A\-T\-E}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{R\-E\-\_\-\-T\-E\-M\-P\-L\-A\-T\-E}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-R\-E\-\_\-\-T\-E\-M\-P\-L\-A\-T\-E = re.\-compile(r\char`\"{}$^\wedge$(\textbackslash{}s$\ast$)\&template\textbackslash{}s+(\mbox{[}\textbackslash{}w\textbackslash{}.\textbackslash{}/\mbox{]}+)\$\char`\"{})}}\label{namespaceverilog__generator_a6f7123cb341845c3498a34ba5e3c0067}
\hypertarget{namespaceverilog__generator_ac42330437a8a95b3a482073d5c6791d3}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!R\-E\-\_\-\-V\-A\-R\-I\-A\-B\-L\-E@{R\-E\-\_\-\-V\-A\-R\-I\-A\-B\-L\-E}}
\index{R\-E\-\_\-\-V\-A\-R\-I\-A\-B\-L\-E@{R\-E\-\_\-\-V\-A\-R\-I\-A\-B\-L\-E}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{R\-E\-\_\-\-V\-A\-R\-I\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-R\-E\-\_\-\-V\-A\-R\-I\-A\-B\-L\-E = re.\-compile(r\char`\"{}\textbackslash{}\$\textbackslash{}\$\{(.$\ast$?)\}\char`\"{})}}\label{namespaceverilog__generator_ac42330437a8a95b3a482073d5c6791d3}
\hypertarget{namespaceverilog__generator_aa0a59f9d26b1ec9895aaef184d00d045}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!reg0@{reg0}}
\index{reg0@{reg0}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{reg0}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-reg0 = re.\-search({\bf R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-B\-L\-O\-C\-K\-\_\-\-B\-E\-G\-I\-N}, line)}}\label{namespaceverilog__generator_aa0a59f9d26b1ec9895aaef184d00d045}
\hypertarget{namespaceverilog__generator_a7f900619fa2fade7a25b6a381d043e00}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!reg1@{reg1}}
\index{reg1@{reg1}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{reg1}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-reg1 = re.\-search({\bf R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-B\-L\-O\-C\-K\-\_\-\-E\-N\-D}, line)}}\label{namespaceverilog__generator_a7f900619fa2fade7a25b6a381d043e00}
\hypertarget{namespaceverilog__generator_a6b3383556e2c69bec3df7179edb9abd5}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!reg2@{reg2}}
\index{reg2@{reg2}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{reg2}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-reg2 = re.\-search({\bf R\-E\-\_\-\-P\-Y\-T\-H\-O\-N\-\_\-\-S\-I\-N\-G\-L\-E\-\_\-\-L\-I\-N\-E}, line)}}\label{namespaceverilog__generator_a6b3383556e2c69bec3df7179edb9abd5}
\hypertarget{namespaceverilog__generator_a67d70c910cdff4ddb30f5578ec4b4593}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!reg3@{reg3}}
\index{reg3@{reg3}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{reg3}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-reg3 = re.\-search({\bf R\-E\-\_\-\-D\-E\-C\-L\-A\-R\-A\-T\-I\-O\-N\-S}, line)}}\label{namespaceverilog__generator_a67d70c910cdff4ddb30f5578ec4b4593}
\hypertarget{namespaceverilog__generator_a1e0b192cfe4308b8276b1dd2e4b84812}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!reg4@{reg4}}
\index{reg4@{reg4}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{reg4}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-reg4 = re.\-search({\bf R\-E\-\_\-\-V\-A\-R\-I\-A\-B\-L\-E}, line)}}\label{namespaceverilog__generator_a1e0b192cfe4308b8276b1dd2e4b84812}
\hypertarget{namespaceverilog__generator_a206dc8afa200c2596681d5f885a8d1df}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!reg5@{reg5}}
\index{reg5@{reg5}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{reg5}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-reg5 = re.\-search({\bf R\-E\-\_\-\-I\-O\-S}, line)}}\label{namespaceverilog__generator_a206dc8afa200c2596681d5f885a8d1df}
\hypertarget{namespaceverilog__generator_acbf04d1286f0d2641bb2f82f7929d958}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!reg\-\_\-language0@{reg\-\_\-language0}}
\index{reg\-\_\-language0@{reg\-\_\-language0}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{reg\-\_\-language0}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-reg\-\_\-language0 = re.\-search({\bf R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E0}, {\bf language})}}\label{namespaceverilog__generator_acbf04d1286f0d2641bb2f82f7929d958}
\hypertarget{namespaceverilog__generator_ad213e3c3338fcff392ee54c0628944c6}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!reg\-\_\-language\-\_\-html@{reg\-\_\-language\-\_\-html}}
\index{reg\-\_\-language\-\_\-html@{reg\-\_\-language\-\_\-html}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{reg\-\_\-language\-\_\-html}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-reg\-\_\-language\-\_\-html = re.\-search({\bf R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E\-\_\-\-H\-T\-M\-L}, {\bf language})}}\label{namespaceverilog__generator_ad213e3c3338fcff392ee54c0628944c6}
\hypertarget{namespaceverilog__generator_af401d6db8d44ed7c956d2bc940b830b7}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!reg\-\_\-language\-\_\-tcl@{reg\-\_\-language\-\_\-tcl}}
\index{reg\-\_\-language\-\_\-tcl@{reg\-\_\-language\-\_\-tcl}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{reg\-\_\-language\-\_\-tcl}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-reg\-\_\-language\-\_\-tcl = re.\-search({\bf R\-E\-\_\-\-L\-A\-N\-G\-U\-A\-G\-E\-\_\-\-T\-C\-L}, {\bf language})}}\label{namespaceverilog__generator_af401d6db8d44ed7c956d2bc940b830b7}
\hypertarget{namespaceverilog__generator_a3aed3c5cd303298b2bb45f71638c1e0a}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!reg\-\_\-template@{reg\-\_\-template}}
\index{reg\-\_\-template@{reg\-\_\-template}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{reg\-\_\-template}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-reg\-\_\-template = re.\-search({\bf R\-E\-\_\-\-T\-E\-M\-P\-L\-A\-T\-E}, line)}}\label{namespaceverilog__generator_a3aed3c5cd303298b2bb45f71638c1e0a}
\hypertarget{namespaceverilog__generator_ae8a856600314c3e197aec6b35a3a309c}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!reset@{reset}}
\index{reset@{reset}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{reset}]{\setlength{\rightskip}{0pt plus 5cm}string verilog\-\_\-generator.\-reset = \char`\"{}reset\-\_\-n\char`\"{}}}\label{namespaceverilog__generator_ae8a856600314c3e197aec6b35a3a309c}
\hypertarget{namespaceverilog__generator_abb9b1a5f31f594c7d5f7e5ed5109b5ae}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!reset\-\_\-type@{reset\-\_\-type}}
\index{reset\-\_\-type@{reset\-\_\-type}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{reset\-\_\-type}]{\setlength{\rightskip}{0pt plus 5cm}string verilog\-\_\-generator.\-reset\-\_\-type = \char`\"{}async\char`\"{}}}\label{namespaceverilog__generator_abb9b1a5f31f594c7d5f7e5ed5109b5ae}
\hypertarget{namespaceverilog__generator_a0cff72beee2a3140fb4e24f0df14fa24}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!R\-E\-S\-E\-T\-\_\-\-T\-Y\-P\-E\-S@{R\-E\-S\-E\-T\-\_\-\-T\-Y\-P\-E\-S}}
\index{R\-E\-S\-E\-T\-\_\-\-T\-Y\-P\-E\-S@{R\-E\-S\-E\-T\-\_\-\-T\-Y\-P\-E\-S}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{R\-E\-S\-E\-T\-\_\-\-T\-Y\-P\-E\-S}]{\setlength{\rightskip}{0pt plus 5cm}dictionary verilog\-\_\-generator.\-R\-E\-S\-E\-T\-\_\-\-T\-Y\-P\-E\-S}}\label{namespaceverilog__generator_a0cff72beee2a3140fb4e24f0df14fa24}
{\bfseries Initial value\-:}
\begin{DoxyCode}
1 = \{
2     \textcolor{stringliteral}{"async"}: (\textcolor{stringliteral}{"negedge"}, \textcolor{stringliteral}{"!"}),
3     \textcolor{stringliteral}{"async\_low"}: (\textcolor{stringliteral}{"negedge"}, \textcolor{stringliteral}{"!"}),
4     \textcolor{stringliteral}{"async\_high"}: (\textcolor{stringliteral}{"posedge"}, \textcolor{stringliteral}{""}),
5     \textcolor{stringliteral}{"sync"}: (\textcolor{stringliteral}{""}, \textcolor{stringliteral}{"!"}),
6     \textcolor{stringliteral}{"sync\_low"}: (\textcolor{stringliteral}{""}, \textcolor{stringliteral}{"!"}),
7     \textcolor{stringliteral}{"sync\_high"}: (\textcolor{stringliteral}{""}, \textcolor{stringliteral}{""}),
8 \}
\end{DoxyCode}
\hypertarget{namespaceverilog__generator_aa57369757866dd14ee1936dffd0a5aa9}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!t@{t}}
\index{t@{t}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{t}]{\setlength{\rightskip}{0pt plus 5cm}string verilog\-\_\-generator.\-t = \char`\"{} \char`\"{}}}\label{namespaceverilog__generator_aa57369757866dd14ee1936dffd0a5aa9}
\hypertarget{namespaceverilog__generator_a3333ead908a28b77546390c93f38929f}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!template\-\_\-file@{template\-\_\-file}}
\index{template\-\_\-file@{template\-\_\-file}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{template\-\_\-file}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-template\-\_\-file = open(\char`\"{}\{\}\char`\"{}.{\bf format}(reg\-\_\-template.\-group(2)), \char`\"{}r\char`\"{})}}\label{namespaceverilog__generator_a3333ead908a28b77546390c93f38929f}
\hypertarget{namespaceverilog__generator_abf2ac36940267286c7a5391623e03573}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!time\-\_\-precision@{time\-\_\-precision}}
\index{time\-\_\-precision@{time\-\_\-precision}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{time\-\_\-precision}]{\setlength{\rightskip}{0pt plus 5cm}string verilog\-\_\-generator.\-time\-\_\-precision = \char`\"{}1ps\char`\"{}}}\label{namespaceverilog__generator_abf2ac36940267286c7a5391623e03573}
\hypertarget{namespaceverilog__generator_adf7c6221b08ab4fb64b0982313fd0ff7}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!time\-\_\-unit@{time\-\_\-unit}}
\index{time\-\_\-unit@{time\-\_\-unit}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{time\-\_\-unit}]{\setlength{\rightskip}{0pt plus 5cm}string verilog\-\_\-generator.\-time\-\_\-unit = \char`\"{}1ps\char`\"{}}}\label{namespaceverilog__generator_adf7c6221b08ab4fb64b0982313fd0ff7}
\hypertarget{namespaceverilog__generator_aef66d07ac5937a888f2a6087df98f168}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!veripy\-\_\-dir@{veripy\-\_\-dir}}
\index{veripy\-\_\-dir@{veripy\-\_\-dir}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{veripy\-\_\-dir}]{\setlength{\rightskip}{0pt plus 5cm}string verilog\-\_\-generator.\-veripy\-\_\-dir = {\bf infra\-\_\-dir}+'/infra\-\_\-asic\-\_\-fpga/common/tools/veripy/1\-\_\-0'}}\label{namespaceverilog__generator_aef66d07ac5937a888f2a6087df98f168}
\hypertarget{namespaceverilog__generator_aa5e203affef1ef3d1663ff2b55d94e66}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!wires@{wires}}
\index{wires@{wires}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{wires}]{\setlength{\rightskip}{0pt plus 5cm}list verilog\-\_\-generator.\-wires = \mbox{[}$\,$\mbox{]}}}\label{namespaceverilog__generator_aa5e203affef1ef3d1663ff2b55d94e66}
\hypertarget{namespaceverilog__generator_a4b2325db94182cdaabe6764d7dd66e83}{\index{verilog\-\_\-generator@{verilog\-\_\-generator}!wires\-\_\-limiter@{wires\-\_\-limiter}}
\index{wires\-\_\-limiter@{wires\-\_\-limiter}!verilog_generator@{verilog\-\_\-generator}}
\subsubsection[{wires\-\_\-limiter}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-wires\-\_\-limiter = \char`\"{};\char`\"{}}}\label{namespaceverilog__generator_a4b2325db94182cdaabe6764d7dd66e83}
