// Seed: 2386446353
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  uwire id_13, id_14;
  always id_13 = 1'b0;
  assign module_2.id_2 = 0;
  assign module_1.id_1 = 0;
endmodule : SymbolIdentifier
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input supply1 id_0
);
  assign id_2 = -1;
  assign id_3 = 1;
  wire id_4;
  assign id_3 = id_0;
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
