<stg><name>fftStageKernelS2S<64, 2, 1, 0, 0, 5, complex<ap_fixed<25, 10, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<24, 9, 5, 3, 0> >, complex<ap_fixed<25, 10, 5, 3, 0> > ></name>


<trans_list>

<trans id="119" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="7" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="8" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="f10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local2, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local2, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln149 = br void %.split

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.split:0 %f10 = phi i1 0, void, i1 %f, void

]]></Node>
<StgValue><ssdm name="f10"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:3 %f = xor i1 %f10, i1 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
.split:4 %br_ln151 = br void

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %k9 = phi i32 0, void %.split, i32 %k, void

]]></Node>
<StgValue><ssdm name="k9"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln136"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2 %specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln136"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:3 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %fftOutData_local2, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln153 = br i1 %tmp, void, void

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %k_4 = add i32 %k9, i32 4294967295

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln155 = br void

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
:0 %fftOutData_local2_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fftOutData_local2

]]></Node>
<StgValue><ssdm name="fftOutData_local2_read"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="24" op_0_bw="128">
<![CDATA[
:1 %X_of_ns_M_real_V_0 = trunc i128 %fftOutData_local2_read

]]></Node>
<StgValue><ssdm name="X_of_ns_M_real_V_0"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="24" op_0_bw="24" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %X_of_ns_M_imag_V_0 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %fftOutData_local2_read, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="X_of_ns_M_imag_V_0"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="24" op_0_bw="24" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %X_of_ns_M_real_V_1 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %fftOutData_local2_read, i32 64, i32 87

]]></Node>
<StgValue><ssdm name="X_of_ns_M_real_V_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="24" op_0_bw="24" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %X_of_ns_M_imag_V_1 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %fftOutData_local2_read, i32 96, i32 119

]]></Node>
<StgValue><ssdm name="X_of_ns_M_imag_V_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="32">
<![CDATA[
:16 %trunc_ln177 = trunc i32 %k9

]]></Node>
<StgValue><ssdm name="trunc_ln177"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:17 %index_V = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln177, i1 0

]]></Node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:18 %index_cos_V = add i6 %index_V, i6 48

]]></Node>
<StgValue><ssdm name="index_cos_V"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19 %index_invert_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %k9, i32 3

]]></Node>
<StgValue><ssdm name="index_invert_control_imag"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20 %output_negate_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %k9, i32 4

]]></Node>
<StgValue><ssdm name="output_negate_control_imag"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:21 %icmp_ln1049 = icmp_eq  i5 %trunc_ln177, i5 8

]]></Node>
<StgValue><ssdm name="icmp_ln1049"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:22 %icmp_ln1049_4 = icmp_eq  i5 %trunc_ln177, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln1049_4"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="32">
<![CDATA[
:24 %trunc_ln674 = trunc i32 %k9

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:25 %lut_index_imag_V = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln674, i1 0

]]></Node>
<StgValue><ssdm name="lut_index_imag_V"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:26 %lut_index_imag_V_3 = sub i4 0, i4 %lut_index_imag_V

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:27 %lut_index_imag_V_4 = select i1 %index_invert_control_imag, i4 %lut_index_imag_V_3, i4 %lut_index_imag_V

]]></Node>
<StgValue><ssdm name="lut_index_imag_V_4"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="4">
<![CDATA[
:28 %zext_ln573 = zext i4 %lut_index_imag_V_4

]]></Node>
<StgValue><ssdm name="zext_ln573"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %twiddleObj_twiddleTable_M_imag_V_1_addr = getelementptr i14 %twiddleObj_twiddleTable_M_imag_V_1, i64 0, i64 %zext_ln573

]]></Node>
<StgValue><ssdm name="twiddleObj_twiddleTable_M_imag_V_1_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="4">
<![CDATA[
:30 %lut_out_imag_V = load i4 %twiddleObj_twiddleTable_M_imag_V_1_addr

]]></Node>
<StgValue><ssdm name="lut_out_imag_V"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:36 %index_invert_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %index_cos_V, i32 4

]]></Node>
<StgValue><ssdm name="index_invert_control_real_V"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:37 %output_negate_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %index_cos_V, i32 5

]]></Node>
<StgValue><ssdm name="output_negate_control_real_V"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:38 %icmp_ln1049_5 = icmp_eq  i6 %index_cos_V, i6 16

]]></Node>
<StgValue><ssdm name="icmp_ln1049_5"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:39 %icmp_ln1049_6 = icmp_eq  i5 %trunc_ln177, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln1049_6"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="6">
<![CDATA[
:41 %lut_index_real_V = trunc i6 %index_cos_V

]]></Node>
<StgValue><ssdm name="lut_index_real_V"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:42 %lut_index_real_V_3 = sub i4 0, i4 %lut_index_real_V

]]></Node>
<StgValue><ssdm name="lut_index_real_V_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:43 %lut_index_real_V_4 = select i1 %index_invert_control_real_V, i4 %lut_index_real_V_3, i4 %lut_index_real_V

]]></Node>
<StgValue><ssdm name="lut_index_real_V_4"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="4">
<![CDATA[
:44 %zext_ln573_2 = zext i4 %lut_index_real_V_4

]]></Node>
<StgValue><ssdm name="zext_ln573_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45 %twiddleObj_twiddleTable_M_imag_V_1_addr_1 = getelementptr i14 %twiddleObj_twiddleTable_M_imag_V_1, i64 0, i64 %zext_ln573_2

]]></Node>
<StgValue><ssdm name="twiddleObj_twiddleTable_M_imag_V_1_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="4">
<![CDATA[
:46 %lut_out_real_V = load i4 %twiddleObj_twiddleTable_M_imag_V_1_addr_1

]]></Node>
<StgValue><ssdm name="lut_out_real_V"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:71 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %k_1 = phi i32 %k9, void, i32 %k_4, void

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %k = add i32 %k_1, i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_36 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %k, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
:3 %icmp_ln151 = icmp_slt  i28 %tmp_36, i28 1

]]></Node>
<StgValue><ssdm name="icmp_ln151"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln151 = br i1 %icmp_ln151, void, void

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:5 %complexExpMulOut_M_real_V_0 = add i24 %X_of_ns_M_real_V_1, i24 %X_of_ns_M_real_V_0

]]></Node>
<StgValue><ssdm name="complexExpMulOut_M_real_V_0"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:6 %bflyOutData_M_imag_V_0 = add i24 %X_of_ns_M_imag_V_1, i24 %X_of_ns_M_imag_V_0

]]></Node>
<StgValue><ssdm name="bflyOutData_M_imag_V_0"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="37" op_0_bw="37" op_1_bw="24" op_2_bw="13">
<![CDATA[
:8 %shl_ln = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i24.i13, i24 %X_of_ns_M_real_V_1, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:9 %r_V = sub i37 0, i37 %shl_ln

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="24" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10 %real1_V_8 = partselect i24 @_ssdm_op_PartSelect.i24.i37.i32.i32, i37 %r_V, i32 13, i32 36

]]></Node>
<StgValue><ssdm name="real1_V_8"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="37" op_0_bw="37" op_1_bw="24" op_2_bw="13">
<![CDATA[
:11 %shl_ln1171_2 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i24.i13, i24 %X_of_ns_M_imag_V_1, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_2"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:12 %r_V_8 = sub i37 0, i37 %shl_ln1171_2

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="24" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %imag2_V_10 = partselect i24 @_ssdm_op_PartSelect.i24.i37.i32.i32, i37 %r_V_8, i32 13, i32 36

]]></Node>
<StgValue><ssdm name="imag2_V_10"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:14 %r_V_9 = add i24 %real1_V_8, i24 %X_of_ns_M_real_V_0

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:15 %r_V_10 = add i24 %imag2_V_10, i24 %X_of_ns_M_imag_V_0

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23 %output_saturation_control_imag = or i1 %icmp_ln1049, i1 %icmp_ln1049_4

]]></Node>
<StgValue><ssdm name="output_saturation_control_imag"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="4">
<![CDATA[
:30 %lut_out_imag_V = load i4 %twiddleObj_twiddleTable_M_imag_V_1_addr

]]></Node>
<StgValue><ssdm name="lut_out_imag_V"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:31 %temp_out_sin_V = select i1 %output_saturation_control_imag, i14 8192, i14 %lut_out_imag_V

]]></Node>
<StgValue><ssdm name="temp_out_sin_V"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="output_negate_control_imag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="14">
<![CDATA[
:32 %sext_ln116 = sext i14 %temp_out_sin_V

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="output_negate_control_imag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:33 %p_Val2_9 = sub i14 0, i14 %temp_out_sin_V

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="output_negate_control_imag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="14">
<![CDATA[
:34 %zext_ln755 = zext i14 %p_Val2_9

]]></Node>
<StgValue><ssdm name="zext_ln755"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:35 %p_Val2_s = select i1 %output_negate_control_imag, i15 %zext_ln755, i15 %sext_ln116

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:40 %output_saturation_control_real_V = or i1 %icmp_ln1049_5, i1 %icmp_ln1049_6

]]></Node>
<StgValue><ssdm name="output_saturation_control_real_V"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="4">
<![CDATA[
:46 %lut_out_real_V = load i4 %twiddleObj_twiddleTable_M_imag_V_1_addr_1

]]></Node>
<StgValue><ssdm name="lut_out_real_V"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:47 %temp_out_cos_V = select i1 %output_saturation_control_real_V, i14 8192, i14 %lut_out_real_V

]]></Node>
<StgValue><ssdm name="temp_out_cos_V"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="output_negate_control_real_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="14">
<![CDATA[
:48 %sext_ln133 = sext i14 %temp_out_cos_V

]]></Node>
<StgValue><ssdm name="sext_ln133"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="output_negate_control_real_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:49 %p_Val2_10 = sub i14 0, i14 %temp_out_cos_V

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="output_negate_control_real_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="14">
<![CDATA[
:50 %zext_ln755_2 = zext i14 %p_Val2_10

]]></Node>
<StgValue><ssdm name="zext_ln755_2"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:51 %p_Val2_12 = select i1 %output_negate_control_real_V, i15 %zext_ln755_2, i15 %sext_ln133

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="38" op_0_bw="24">
<![CDATA[
:52 %sext_ln1171 = sext i24 %r_V_9

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="38" op_0_bw="15">
<![CDATA[
:53 %sext_ln1171_4 = sext i15 %p_Val2_12

]]></Node>
<StgValue><ssdm name="sext_ln1171_4"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:54 %mul_ln1168 = mul i38 %sext_ln1171, i38 %sext_ln1171_4

]]></Node>
<StgValue><ssdm name="mul_ln1168"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="38" op_0_bw="24">
<![CDATA[
:56 %sext_ln1171_5 = sext i24 %r_V_10

]]></Node>
<StgValue><ssdm name="sext_ln1171_5"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="38" op_0_bw="15">
<![CDATA[
:57 %sext_ln1171_6 = sext i15 %p_Val2_s

]]></Node>
<StgValue><ssdm name="sext_ln1171_6"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:58 %mul_ln1168_4 = mul i38 %sext_ln1171_5, i38 %sext_ln1171_6

]]></Node>
<StgValue><ssdm name="mul_ln1168_4"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:61 %mul_ln1168_5 = mul i38 %sext_ln1171, i38 %sext_ln1171_6

]]></Node>
<StgValue><ssdm name="mul_ln1168_5"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:63 %mul_ln1168_6 = mul i38 %sext_ln1171_5, i38 %sext_ln1171_4

]]></Node>
<StgValue><ssdm name="mul_ln1168_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="93" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:54 %mul_ln1168 = mul i38 %sext_ln1171, i38 %sext_ln1171_4

]]></Node>
<StgValue><ssdm name="mul_ln1168"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:58 %mul_ln1168_4 = mul i38 %sext_ln1171_5, i38 %sext_ln1171_6

]]></Node>
<StgValue><ssdm name="mul_ln1168_4"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:61 %mul_ln1168_5 = mul i38 %sext_ln1171, i38 %sext_ln1171_6

]]></Node>
<StgValue><ssdm name="mul_ln1168_5"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:63 %mul_ln1168_6 = mul i38 %sext_ln1171_5, i38 %sext_ln1171_4

]]></Node>
<StgValue><ssdm name="mul_ln1168_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="97" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:54 %mul_ln1168 = mul i38 %sext_ln1171, i38 %sext_ln1171_4

]]></Node>
<StgValue><ssdm name="mul_ln1168"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:58 %mul_ln1168_4 = mul i38 %sext_ln1171_5, i38 %sext_ln1171_6

]]></Node>
<StgValue><ssdm name="mul_ln1168_4"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:61 %mul_ln1168_5 = mul i38 %sext_ln1171, i38 %sext_ln1171_6

]]></Node>
<StgValue><ssdm name="mul_ln1168_5"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:63 %mul_ln1168_6 = mul i38 %sext_ln1171_5, i38 %sext_ln1171_4

]]></Node>
<StgValue><ssdm name="mul_ln1168_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="25" op_0_bw="24">
<![CDATA[
:7 %sext_ln712 = sext i24 %complexExpMulOut_M_real_V_0

]]></Node>
<StgValue><ssdm name="sext_ln712"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:54 %mul_ln1168 = mul i38 %sext_ln1171, i38 %sext_ln1171_4

]]></Node>
<StgValue><ssdm name="mul_ln1168"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="25" op_0_bw="25" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
:55 %real1_V = partselect i25 @_ssdm_op_PartSelect.i25.i38.i32.i32, i38 %mul_ln1168, i32 13, i32 37

]]></Node>
<StgValue><ssdm name="real1_V"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:58 %mul_ln1168_4 = mul i38 %sext_ln1171_5, i38 %sext_ln1171_6

]]></Node>
<StgValue><ssdm name="mul_ln1168_4"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="25" op_0_bw="25" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
:59 %real2_V = partselect i25 @_ssdm_op_PartSelect.i25.i38.i32.i32, i38 %mul_ln1168_4, i32 13, i32 37

]]></Node>
<StgValue><ssdm name="real2_V"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:60 %real_out_V = sub i25 %real1_V, i25 %real2_V

]]></Node>
<StgValue><ssdm name="real_out_V"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:61 %mul_ln1168_5 = mul i38 %sext_ln1171, i38 %sext_ln1171_6

]]></Node>
<StgValue><ssdm name="mul_ln1168_5"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="25" op_0_bw="25" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
:62 %imag1_V = partselect i25 @_ssdm_op_PartSelect.i25.i38.i32.i32, i38 %mul_ln1168_5, i32 13, i32 37

]]></Node>
<StgValue><ssdm name="imag1_V"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:63 %mul_ln1168_6 = mul i38 %sext_ln1171_5, i38 %sext_ln1171_4

]]></Node>
<StgValue><ssdm name="mul_ln1168_6"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="25" op_0_bw="25" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
:64 %imag2_V = partselect i25 @_ssdm_op_PartSelect.i25.i38.i32.i32, i38 %mul_ln1168_6, i32 13, i32 37

]]></Node>
<StgValue><ssdm name="imag2_V"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:65 %imag_out_V = add i25 %imag2_V, i25 %imag1_V

]]></Node>
<StgValue><ssdm name="imag_out_V"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="25" op_0_bw="24">
<![CDATA[
:66 %sext_ln174 = sext i24 %bflyOutData_M_imag_V_0

]]></Node>
<StgValue><ssdm name="sext_ln174"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="25">
<![CDATA[
:67 %zext_ln174 = zext i25 %sext_ln174

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="121" op_0_bw="121" op_1_bw="25" op_2_bw="7" op_3_bw="25" op_4_bw="32" op_5_bw="7" op_6_bw="25">
<![CDATA[
:68 %tmp_3 = bitconcatenate i121 @_ssdm_op_BitConcatenate.i121.i25.i7.i25.i32.i7.i25, i25 %imag_out_V, i7 0, i25 %real_out_V, i32 %zext_ln174, i7 0, i25 %sext_ln712

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="128" op_0_bw="121">
<![CDATA[
:69 %zext_ln174_2 = zext i121 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln174_2"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:70 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fftOutData_local, i128 %zext_ln174_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln149 = br i1 %f10, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0">
<![CDATA[
:0 %ret_ln189 = ret

]]></Node>
<StgValue><ssdm name="ret_ln189"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
