Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Jan  7 17:11:17 2023
| Host         : kuhiu-Aspire-A515-51G running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 143 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 262 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.209        0.000                      0                27328        0.013        0.000                      0                27308        3.750        0.000                       0                 12158  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.209        0.000                      0                27308        0.013        0.000                      0                27308        3.750        0.000                       0                 12157  
clk_fpga_1                                                                                                                                                     37.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              clk_fpga_0        998.787        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**   clk_fpga_0                        8.719        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2316_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.512ns  (logic 4.390ns (46.152%)  route 5.122ns (53.848%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       1.675     2.983    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X32Y49         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/Q
                         net (fo=8, routed)           0.952     4.453    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.124     4.577 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_133/O
                         net (fo=2, routed)           0.578     5.155    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_133_n_1
    SLICE_X35Y50         LUT5 (Prop_lut5_I3_O)        0.124     5.279 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_111/O
                         net (fo=2, routed)           0.519     5.797    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_111_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.201 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000     6.201    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_81_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.524 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_51/O[1]
                         net (fo=2, routed)           0.726     7.250    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_51_n_7
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.332     7.582 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_92/O
                         net (fo=2, routed)           0.459     8.041    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_92_n_1
    SLICE_X34Y54         LUT5 (Prop_lut5_I4_O)        0.332     8.373 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_74/O
                         net (fo=2, routed)           0.598     8.971    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_74_n_1
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.153     9.124 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_43/O
                         net (fo=2, routed)           0.679     9.803    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_43_n_1
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.331    10.134 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_47/O
                         net (fo=1, routed)           0.000    10.134    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_47_n_1
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.510 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.510    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_21_n_1
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.667 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_7/CO[1]
                         net (fo=22, routed)          0.612    11.279    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_7_n_3
    SLICE_X33Y56         LUT6 (Prop_lut6_I2_O)        0.332    11.611 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_4/O
                         net (fo=1, routed)           0.000    11.611    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_4_n_1
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.161 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.161    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_1_n_1
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.495 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2316_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.495    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/p_1_in__0[1]
    SLICE_X33Y57         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2316_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       1.489    12.681    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X33Y57         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2316_reg[1]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X33Y57         FDRE (Setup_fdre_C_D)        0.062    12.705    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2316_reg[1]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -12.495    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.553ns  (logic 4.362ns (45.663%)  route 5.191ns (54.337%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       1.675     2.983    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X32Y49         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/Q
                         net (fo=8, routed)           0.952     4.453    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.124     4.577 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_133/O
                         net (fo=2, routed)           0.578     5.155    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_133_n_1
    SLICE_X35Y50         LUT5 (Prop_lut5_I3_O)        0.124     5.279 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_111/O
                         net (fo=2, routed)           0.519     5.797    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_111_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.201 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000     6.201    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_81_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.524 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_51/O[1]
                         net (fo=2, routed)           0.726     7.250    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_51_n_7
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.332     7.582 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_92/O
                         net (fo=2, routed)           0.459     8.041    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_92_n_1
    SLICE_X34Y54         LUT5 (Prop_lut5_I4_O)        0.332     8.373 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_74/O
                         net (fo=2, routed)           0.598     8.971    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_74_n_1
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.153     9.124 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_43/O
                         net (fo=2, routed)           0.679     9.803    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_43_n_1
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.331    10.134 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_47/O
                         net (fo=1, routed)           0.000    10.134    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_47_n_1
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.510 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.510    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_21_n_1
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.667 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_7/CO[1]
                         net (fo=22, routed)          0.680    11.348    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_7_n_3
    SLICE_X32Y57         LUT4 (Prop_lut4_I2_O)        0.332    11.680 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2294[7]_i_4/O
                         net (fo=1, routed)           0.000    11.680    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2294[7]_i_4_n_1
    SLICE_X32Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.213 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2294_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.213    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2294_reg[7]_i_1_n_1
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.536 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.536    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[2]_i_1_n_7
    SLICE_X32Y58         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       1.489    12.681    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X32Y58         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[1]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X32Y58         FDRE (Setup_fdre_C_D)        0.109    12.752    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[1]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 4.354ns (45.617%)  route 5.191ns (54.383%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       1.675     2.983    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X32Y49         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/Q
                         net (fo=8, routed)           0.952     4.453    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.124     4.577 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_133/O
                         net (fo=2, routed)           0.578     5.155    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_133_n_1
    SLICE_X35Y50         LUT5 (Prop_lut5_I3_O)        0.124     5.279 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_111/O
                         net (fo=2, routed)           0.519     5.797    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_111_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.201 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000     6.201    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_81_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.524 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_51/O[1]
                         net (fo=2, routed)           0.726     7.250    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_51_n_7
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.332     7.582 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_92/O
                         net (fo=2, routed)           0.459     8.041    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_92_n_1
    SLICE_X34Y54         LUT5 (Prop_lut5_I4_O)        0.332     8.373 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_74/O
                         net (fo=2, routed)           0.598     8.971    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_74_n_1
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.153     9.124 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_43/O
                         net (fo=2, routed)           0.679     9.803    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_43_n_1
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.331    10.134 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_47/O
                         net (fo=1, routed)           0.000    10.134    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_47_n_1
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.510 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.510    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_21_n_1
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.667 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_7/CO[1]
                         net (fo=22, routed)          0.680    11.348    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_7_n_3
    SLICE_X32Y57         LUT4 (Prop_lut4_I2_O)        0.332    11.680 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2294[7]_i_4/O
                         net (fo=1, routed)           0.000    11.680    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2294[7]_i_4_n_1
    SLICE_X32Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.213 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2294_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.213    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2294_reg[7]_i_1_n_1
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.528 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.528    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[2]_i_1_n_5
    SLICE_X32Y58         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       1.489    12.681    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X32Y58         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[3]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X32Y58         FDRE (Setup_fdre_C_D)        0.109    12.752    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[3]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                         -12.528    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.491ns  (logic 4.369ns (46.033%)  route 5.122ns (53.967%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       1.675     2.983    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X32Y49         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/Q
                         net (fo=8, routed)           0.952     4.453    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.124     4.577 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_133/O
                         net (fo=2, routed)           0.578     5.155    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_133_n_1
    SLICE_X35Y50         LUT5 (Prop_lut5_I3_O)        0.124     5.279 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_111/O
                         net (fo=2, routed)           0.519     5.797    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_111_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.201 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000     6.201    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_81_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.524 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_51/O[1]
                         net (fo=2, routed)           0.726     7.250    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_51_n_7
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.332     7.582 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_92/O
                         net (fo=2, routed)           0.459     8.041    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_92_n_1
    SLICE_X34Y54         LUT5 (Prop_lut5_I4_O)        0.332     8.373 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_74/O
                         net (fo=2, routed)           0.598     8.971    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_74_n_1
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.153     9.124 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_43/O
                         net (fo=2, routed)           0.679     9.803    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_43_n_1
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.331    10.134 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_47/O
                         net (fo=1, routed)           0.000    10.134    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_47_n_1
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.510 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.510    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_21_n_1
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.667 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_7/CO[1]
                         net (fo=22, routed)          0.612    11.279    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_7_n_3
    SLICE_X33Y56         LUT6 (Prop_lut6_I2_O)        0.332    11.611 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_4/O
                         net (fo=1, routed)           0.000    11.611    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_4_n_1
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.161 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.161    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_1_n_1
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.474 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2316_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.474    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/p_1_in__0[3]
    SLICE_X33Y57         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       1.489    12.681    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X33Y57         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[11]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X33Y57         FDRE (Setup_fdre_C_D)        0.062    12.705    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[11]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -12.474    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.469ns  (logic 4.278ns (45.181%)  route 5.191ns (54.819%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       1.675     2.983    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X32Y49         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/Q
                         net (fo=8, routed)           0.952     4.453    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.124     4.577 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_133/O
                         net (fo=2, routed)           0.578     5.155    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_133_n_1
    SLICE_X35Y50         LUT5 (Prop_lut5_I3_O)        0.124     5.279 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_111/O
                         net (fo=2, routed)           0.519     5.797    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_111_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.201 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000     6.201    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_81_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.524 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_51/O[1]
                         net (fo=2, routed)           0.726     7.250    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_51_n_7
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.332     7.582 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_92/O
                         net (fo=2, routed)           0.459     8.041    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_92_n_1
    SLICE_X34Y54         LUT5 (Prop_lut5_I4_O)        0.332     8.373 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_74/O
                         net (fo=2, routed)           0.598     8.971    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_74_n_1
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.153     9.124 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_43/O
                         net (fo=2, routed)           0.679     9.803    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_43_n_1
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.331    10.134 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_47/O
                         net (fo=1, routed)           0.000    10.134    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_47_n_1
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.510 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.510    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_21_n_1
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.667 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_7/CO[1]
                         net (fo=22, routed)          0.680    11.348    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_7_n_3
    SLICE_X32Y57         LUT4 (Prop_lut4_I2_O)        0.332    11.680 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2294[7]_i_4/O
                         net (fo=1, routed)           0.000    11.680    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2294[7]_i_4_n_1
    SLICE_X32Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.213 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2294_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.213    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2294_reg[7]_i_1_n_1
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.452 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[2]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.452    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[2]_i_1_n_6
    SLICE_X32Y58         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       1.489    12.681    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X32Y58         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[2]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X32Y58         FDRE (Setup_fdre_C_D)        0.109    12.752    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[2]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                         -12.452    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2316_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 4.295ns (45.608%)  route 5.122ns (54.392%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       1.675     2.983    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X32Y49         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/Q
                         net (fo=8, routed)           0.952     4.453    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.124     4.577 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_133/O
                         net (fo=2, routed)           0.578     5.155    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_133_n_1
    SLICE_X35Y50         LUT5 (Prop_lut5_I3_O)        0.124     5.279 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_111/O
                         net (fo=2, routed)           0.519     5.797    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_111_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.201 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000     6.201    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_81_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.524 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_51/O[1]
                         net (fo=2, routed)           0.726     7.250    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_51_n_7
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.332     7.582 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_92/O
                         net (fo=2, routed)           0.459     8.041    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_92_n_1
    SLICE_X34Y54         LUT5 (Prop_lut5_I4_O)        0.332     8.373 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_74/O
                         net (fo=2, routed)           0.598     8.971    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_74_n_1
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.153     9.124 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_43/O
                         net (fo=2, routed)           0.679     9.803    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_43_n_1
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.331    10.134 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_47/O
                         net (fo=1, routed)           0.000    10.134    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_47_n_1
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.510 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.510    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_21_n_1
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.667 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_7/CO[1]
                         net (fo=22, routed)          0.612    11.279    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_7_n_3
    SLICE_X33Y56         LUT6 (Prop_lut6_I2_O)        0.332    11.611 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_4/O
                         net (fo=1, routed)           0.000    11.611    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_4_n_1
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.161 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.161    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_1_n_1
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.400 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2316_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.400    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/p_1_in__0[2]
    SLICE_X33Y57         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2316_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       1.489    12.681    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X33Y57         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2316_reg[2]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X33Y57         FDRE (Setup_fdre_C_D)        0.062    12.705    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2316_reg[2]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -12.400    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.449ns  (logic 4.258ns (45.064%)  route 5.191ns (54.936%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       1.675     2.983    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X32Y49         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/Q
                         net (fo=8, routed)           0.952     4.453    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.124     4.577 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_133/O
                         net (fo=2, routed)           0.578     5.155    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_133_n_1
    SLICE_X35Y50         LUT5 (Prop_lut5_I3_O)        0.124     5.279 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_111/O
                         net (fo=2, routed)           0.519     5.797    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_111_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.201 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000     6.201    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_81_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.524 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_51/O[1]
                         net (fo=2, routed)           0.726     7.250    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_51_n_7
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.332     7.582 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_92/O
                         net (fo=2, routed)           0.459     8.041    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_92_n_1
    SLICE_X34Y54         LUT5 (Prop_lut5_I4_O)        0.332     8.373 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_74/O
                         net (fo=2, routed)           0.598     8.971    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_74_n_1
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.153     9.124 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_43/O
                         net (fo=2, routed)           0.679     9.803    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_43_n_1
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.331    10.134 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_47/O
                         net (fo=1, routed)           0.000    10.134    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_47_n_1
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.510 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.510    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_21_n_1
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.667 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_7/CO[1]
                         net (fo=22, routed)          0.680    11.348    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_7_n_3
    SLICE_X32Y57         LUT4 (Prop_lut4_I2_O)        0.332    11.680 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2294[7]_i_4/O
                         net (fo=1, routed)           0.000    11.680    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2294[7]_i_4_n_1
    SLICE_X32Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.213 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2294_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.213    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2294_reg[7]_i_1_n_1
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.432 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.432    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[2]_i_1_n_8
    SLICE_X32Y58         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       1.489    12.681    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X32Y58         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[0]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X32Y58         FDRE (Setup_fdre_C_D)        0.109    12.752    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2311_reg[0]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                         -12.432    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2316_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.401ns  (logic 4.279ns (45.516%)  route 5.122ns (54.484%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       1.675     2.983    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X32Y49         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/Q
                         net (fo=8, routed)           0.952     4.453    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.124     4.577 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_133/O
                         net (fo=2, routed)           0.578     5.155    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_133_n_1
    SLICE_X35Y50         LUT5 (Prop_lut5_I3_O)        0.124     5.279 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_111/O
                         net (fo=2, routed)           0.519     5.797    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_111_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.201 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000     6.201    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_81_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.524 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_51/O[1]
                         net (fo=2, routed)           0.726     7.250    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_51_n_7
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.332     7.582 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_92/O
                         net (fo=2, routed)           0.459     8.041    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_92_n_1
    SLICE_X34Y54         LUT5 (Prop_lut5_I4_O)        0.332     8.373 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_74/O
                         net (fo=2, routed)           0.598     8.971    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_74_n_1
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.153     9.124 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_43/O
                         net (fo=2, routed)           0.679     9.803    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_43_n_1
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.331    10.134 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_47/O
                         net (fo=1, routed)           0.000    10.134    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_47_n_1
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.510 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.510    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_21_n_1
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.667 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_7/CO[1]
                         net (fo=22, routed)          0.612    11.279    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_7_n_3
    SLICE_X33Y56         LUT6 (Prop_lut6_I2_O)        0.332    11.611 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_4/O
                         net (fo=1, routed)           0.000    11.611    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_4_n_1
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.161 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.161    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_1_n_1
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.384 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2316_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.384    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/p_1_in__0[0]
    SLICE_X33Y57         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2316_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       1.489    12.681    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X33Y57         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2316_reg[0]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X33Y57         FDRE (Setup_fdre_C_D)        0.062    12.705    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2316_reg[0]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -12.384    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 4.390ns (47.026%)  route 4.945ns (52.974%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=2 LUT5=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       1.675     2.983    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X32Y49         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/Q
                         net (fo=8, routed)           0.952     4.453    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.124     4.577 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_133/O
                         net (fo=2, routed)           0.578     5.155    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_133_n_1
    SLICE_X35Y50         LUT5 (Prop_lut5_I3_O)        0.124     5.279 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_111/O
                         net (fo=2, routed)           0.519     5.797    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_111_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.201 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000     6.201    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_81_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.524 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_51/O[1]
                         net (fo=2, routed)           0.726     7.250    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_51_n_7
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.332     7.582 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_92/O
                         net (fo=2, routed)           0.459     8.041    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_92_n_1
    SLICE_X34Y54         LUT5 (Prop_lut5_I4_O)        0.332     8.373 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_74/O
                         net (fo=2, routed)           0.598     8.971    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_74_n_1
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.153     9.124 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_43/O
                         net (fo=2, routed)           0.679     9.803    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_43_n_1
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.331    10.134 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_47/O
                         net (fo=1, routed)           0.000    10.134    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_47_n_1
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.510 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.510    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_21_n_1
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.667 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_7/CO[1]
                         net (fo=22, routed)          0.435    11.102    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_7_n_3
    SLICE_X33Y55         LUT5 (Prop_lut5_I2_O)        0.332    11.434 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[3]_i_4/O
                         net (fo=1, routed)           0.000    11.434    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[3]_i_4_n_1
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.984 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.984    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[3]_i_1_n_1
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.318 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.318    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_1_n_7
    SLICE_X33Y56         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       1.490    12.682    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X33Y56         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[5]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X33Y56         FDRE (Setup_fdre_C_D)        0.062    12.706    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[5]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 4.369ns (46.907%)  route 4.945ns (53.093%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=2 LUT5=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       1.675     2.983    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X32Y49         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238_reg[0]/Q
                         net (fo=8, routed)           0.952     4.453    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1219_0_i_i_reg_2238
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.124     4.577 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_133/O
                         net (fo=2, routed)           0.578     5.155    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_133_n_1
    SLICE_X35Y50         LUT5 (Prop_lut5_I3_O)        0.124     5.279 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_111/O
                         net (fo=2, routed)           0.519     5.797    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_111_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.201 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000     6.201    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_81_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.524 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_51/O[1]
                         net (fo=2, routed)           0.726     7.250    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_51_n_7
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.332     7.582 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_92/O
                         net (fo=2, routed)           0.459     8.041    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_92_n_1
    SLICE_X34Y54         LUT5 (Prop_lut5_I4_O)        0.332     8.373 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_74/O
                         net (fo=2, routed)           0.598     8.971    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_74_n_1
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.153     9.124 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_43/O
                         net (fo=2, routed)           0.679     9.803    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_43_n_1
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.331    10.134 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_47/O
                         net (fo=1, routed)           0.000    10.134    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[7]_i_47_n_1
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.510 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.510    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_21_n_1
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.667 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_7/CO[1]
                         net (fo=22, routed)          0.435    11.102    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_7_n_3
    SLICE_X33Y55         LUT5 (Prop_lut5_I2_O)        0.332    11.434 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[3]_i_4/O
                         net (fo=1, routed)           0.000    11.434    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299[3]_i_4_n_1
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.984 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.984    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[3]_i_1_n_1
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.297 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.297    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]_i_1_n_5
    SLICE_X33Y56         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       1.490    12.682    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X33Y56         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X33Y56         FDRE (Setup_fdre_C_D)        0.062    12.706    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2299_reg[7]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -12.297    
  -------------------------------------------------------------------
                         slack                                  0.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_0_val_18_fu_270_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_0_val_15_fu_198_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.697%)  route 0.205ns (59.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       0.564     0.905    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X29Y49         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_0_val_18_fu_270_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_0_val_18_fu_270_reg[3]/Q
                         net (fo=1, routed)           0.205     1.251    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_0_val_18_fu_270[3]
    SLICE_X29Y50         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_0_val_15_fu_198_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       0.831     1.201    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X29Y50         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_0_val_15_fu_198_reg[3]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.066     1.238    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_0_val_15_fu_198_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1079]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.301%)  route 0.215ns (62.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       0.559     0.900    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X22Y7          FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1079]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y7          FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1079]/Q
                         net (fo=1, routed)           0.215     1.243    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIC1
    SLICE_X20Y5          RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       0.830     1.200    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X20Y5          RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/CLK
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y5          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.227    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_412/ap_return_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/tmp_i_i_334_reg_536_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.394%)  route 0.158ns (51.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       0.558     0.899    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_412/ap_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_412/ap_return_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.148     1.046 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_412/ap_return_reg[7]/Q
                         net (fo=1, routed)           0.158     1.204    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_412_n_6
    SLICE_X22Y39         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/tmp_i_i_334_reg_536_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       0.826     1.196    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X22Y39         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/tmp_i_i_334_reg_536_reg[7]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y39         FDRE (Hold_fdre_C_D)         0.017     1.179    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/tmp_i_i_334_reg_536_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln478_reg_4174_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln478_reg_4174_pp0_iter4_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.563%)  route 0.225ns (61.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       0.552     0.893    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_clk
    SLICE_X23Y82         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln478_reg_4174_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln478_reg_4174_reg[1]/Q
                         net (fo=1, routed)           0.225     1.258    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln478_reg_4174[1]
    SLICE_X17Y82         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln478_reg_4174_pp0_iter4_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       0.822     1.192    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_clk
    SLICE_X17Y82         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln478_reg_4174_pp0_iter4_reg_reg[1]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X17Y82         FDRE (Hold_fdre_C_D)         0.070     1.228    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln478_reg_4174_pp0_iter4_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1068]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.116%)  route 0.208ns (55.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       0.560     0.901    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X24Y4          FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[65]/Q
                         net (fo=2, routed)           0.208     1.272    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[44]
    SLICE_X21Y3          FDRE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1068]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       0.830     1.200    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X21Y3          FDRE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1068]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y3          FDRE (Hold_fdre_C_D)         0.071     1.237    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1068]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.695%)  route 0.231ns (64.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.231     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X4Y50          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y50          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.249    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1080]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       0.559     0.900    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X25Y8          FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1080]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1080]/Q
                         net (fo=1, routed)           0.056     1.096    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X24Y8          RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       0.827     1.197    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X24Y8          RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.284     0.913    
    SLICE_X24Y8          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.060    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.280%)  route 0.216ns (53.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       0.581     0.922    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.216     1.279    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.324 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.324    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1_n_0
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.091     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][35]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       0.556     0.896    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X9Y22          FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[35]/Q
                         net (fo=1, routed)           0.116     1.153    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][45]_srl32__0_0[32]
    SLICE_X6Y21          SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][35]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       0.822     1.192    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X6Y21          SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][35]_srl32/CLK
                         clock pessimism             -0.262     0.930    
    SLICE_X6Y21          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.113    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][35]_srl32
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       0.567     0.908    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.100     1.149    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X10Y47         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12158, routed)       0.835     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y47         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.924    
    SLICE_X10Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y32   design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/add_ln497_reg_4327_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y30   design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/mul_ln497_3_reg_4322_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y35   design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln496_2_i_reg_4307_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y33   design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/mul_ln497_1_reg_4317_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y34   design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln21_i_reg_4297_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y31   design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/add_ln497_1_reg_4332_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y22  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y23  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y5    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y5    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      998.787ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.787ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.945ns  (logic 0.419ns (44.345%)  route 0.526ns (55.655%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE                         0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.526     0.945    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X35Y61         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X35Y61         FDRE (Setup_fdre_C_D)       -0.268   999.732    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                998.787    

Slack (MET) :             998.901ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.877ns  (logic 0.419ns (47.780%)  route 0.458ns (52.220%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE                         0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.458     0.877    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X38Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X38Y64         FDRE (Setup_fdre_C_D)       -0.222   999.778    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.778    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                998.901    

Slack (MET) :             998.917ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.988ns  (logic 0.456ns (46.147%)  route 0.532ns (53.853%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE                         0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.532     0.988    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X35Y61         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X35Y61         FDRE (Setup_fdre_C_D)       -0.095   999.905    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                998.917    

Slack (MET) :             998.919ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.862ns  (logic 0.419ns (48.619%)  route 0.443ns (51.381%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE                         0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.443     0.862    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X38Y65         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X38Y65         FDRE (Setup_fdre_C_D)       -0.219   999.781    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.781    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                998.919    

Slack (MET) :             998.964ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.941ns  (logic 0.456ns (48.434%)  route 0.485ns (51.566%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE                         0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.485     0.941    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X37Y65         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X37Y65         FDRE (Setup_fdre_C_D)       -0.095   999.905    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.941    
  -------------------------------------------------------------------
                         slack                                998.964    

Slack (MET) :             999.006ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.726ns  (logic 0.419ns (57.718%)  route 0.307ns (42.282%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE                         0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.307     0.726    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X36Y61         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X36Y61         FDRE (Setup_fdre_C_D)       -0.268   999.732    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                999.006    

Slack (MET) :             999.022ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.883ns  (logic 0.456ns (51.639%)  route 0.427ns (48.361%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE                         0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.427     0.883    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X39Y65         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X39Y65         FDRE (Setup_fdre_C_D)       -0.095   999.905    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                999.022    

Slack (MET) :             999.064ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.718ns  (logic 0.419ns (58.392%)  route 0.299ns (41.608%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE                         0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.299     0.718    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X38Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X38Y64         FDRE (Setup_fdre_C_D)       -0.218   999.782    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                999.064    

Slack (MET) :             999.154ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.751ns  (logic 0.456ns (60.705%)  route 0.295ns (39.295%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE                         0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.295     0.751    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X37Y61         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X37Y61         FDRE (Setup_fdre_C_D)       -0.095   999.905    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                999.154    

Slack (MET) :             999.154ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.751ns  (logic 0.456ns (60.705%)  route 0.295ns (39.295%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE                         0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.295     0.751    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X37Y63         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X37Y63         FDRE (Setup_fdre_C_D)       -0.095   999.905    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                999.154    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_fpga_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.719ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.288%)  route 0.596ns (58.712%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.596     1.015    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X39Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y64         FDRE (Setup_fdre_C_D)       -0.266     9.734    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.750%)  route 0.585ns (58.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.585     1.004    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X37Y62         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y62         FDRE (Setup_fdre_C_D)       -0.268     9.732    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.765ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.289%)  route 0.596ns (58.711%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.596     1.015    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X34Y61         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y61         FDRE (Setup_fdre_C_D)       -0.220     9.780    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                  8.765    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.849ns  (logic 0.419ns (49.327%)  route 0.430ns (50.673%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.430     0.849    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X39Y62         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)       -0.270     9.730    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.849    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.898ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.221%)  route 0.599ns (56.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.599     1.055    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X34Y61         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y61         FDRE (Setup_fdre_C_D)       -0.047     9.953    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  8.898    

Slack (MET) :             8.920ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.862ns  (logic 0.419ns (48.627%)  route 0.443ns (51.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.443     0.862    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X38Y63         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y63         FDRE (Setup_fdre_C_D)       -0.218     9.782    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  8.920    

Slack (MET) :             9.000ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.955ns  (logic 0.456ns (47.762%)  route 0.499ns (52.238%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.499     0.955    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X38Y62         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y62         FDRE (Setup_fdre_C_D)       -0.045     9.955    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                  9.000    

Slack (MET) :             9.043ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.910ns  (logic 0.456ns (50.093%)  route 0.454ns (49.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.454     0.910    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X38Y63         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y63         FDRE (Setup_fdre_C_D)       -0.047     9.953    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                  9.043    

Slack (MET) :             9.154ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.751ns  (logic 0.456ns (60.705%)  route 0.295ns (39.295%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.295     0.751    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X39Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y64         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  9.154    

Slack (MET) :             9.184ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.769ns  (logic 0.456ns (59.266%)  route 0.313ns (40.734%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.313     0.769    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X38Y62         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y62         FDRE (Setup_fdre_C_D)       -0.047     9.953    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                  9.184    





