ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Oct 02, 2022 at 23:21:07 CST
ncverilog
	Lab2_Team25_Ripple_Carry_Adder.v
	Ripple_Carry_Adder_t.v
	+access+r
file: Lab2_Team25_Ripple_Carry_Adder.v
	module worklib.My_Or:v
		errors: 0, warnings: 0
	module worklib.My_And:v
		errors: 0, warnings: 0
	module worklib.My_Xor:v
		errors: 0, warnings: 0
	module worklib.Half_Adder:v
		errors: 0, warnings: 0
	module worklib.Full_Adder:v
		errors: 0, warnings: 0
	module worklib.Ripple_Carry_Adder:v
		errors: 0, warnings: 0
file: Ripple_Carry_Adder_t.v
	module worklib.Ripple_Carry_Adder_t:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: 
        $dumpvars("+all");
                       |
ncelab: *W,STRINT (./Ripple_Carry_Adder_t.v,20|23): String literal argument supplied to integer parameter.
.................... Done
	Generating native compiled code:
		worklib.Ripple_Carry_Adder_t:v <0x5cdde016>
			streams:   5, words:  2808
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:               114       7
		Primitives:            200       1
		Registers:               3       3
		Scalar wires:            2       -
		Expanded wires:         16       2
		Initial blocks:          5       5
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.Ripple_Carry_Adder_t:v
Loading snapshot worklib.Ripple_Carry_Adder_t:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Simulation complete via $finish(1) at time 33 NS + 0
./Ripple_Carry_Adder_t.v:29         #1 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Oct 02, 2022 at 23:21:11 CST  (total: 00:00:04)
