// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_store_block_C_proc28_Pipeline_store_block_C (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        block_C_drainer_09_dout,
        block_C_drainer_09_num_data_valid,
        block_C_drainer_09_fifo_cap,
        block_C_drainer_09_empty_n,
        block_C_drainer_09_read,
        block_C_drainer_110_dout,
        block_C_drainer_110_num_data_valid,
        block_C_drainer_110_fifo_cap,
        block_C_drainer_110_empty_n,
        block_C_drainer_110_read,
        block_C_drainer_211_dout,
        block_C_drainer_211_num_data_valid,
        block_C_drainer_211_fifo_cap,
        block_C_drainer_211_empty_n,
        block_C_drainer_211_read,
        block_C_drainer_312_dout,
        block_C_drainer_312_num_data_valid,
        block_C_drainer_312_fifo_cap,
        block_C_drainer_312_empty_n,
        block_C_drainer_312_read,
        C_3_3_address0,
        C_3_3_ce0,
        C_3_3_we0,
        C_3_3_d0,
        C_3_3_address1,
        C_3_3_ce1,
        C_3_3_q1,
        C_3_2_address0,
        C_3_2_ce0,
        C_3_2_we0,
        C_3_2_d0,
        C_3_2_address1,
        C_3_2_ce1,
        C_3_2_q1,
        C_3_1_address0,
        C_3_1_ce0,
        C_3_1_we0,
        C_3_1_d0,
        C_3_1_address1,
        C_3_1_ce1,
        C_3_1_q1,
        C_3_0_address0,
        C_3_0_ce0,
        C_3_0_we0,
        C_3_0_d0,
        C_3_0_address1,
        C_3_0_ce1,
        C_3_0_q1,
        C_2_3_address0,
        C_2_3_ce0,
        C_2_3_we0,
        C_2_3_d0,
        C_2_3_address1,
        C_2_3_ce1,
        C_2_3_q1,
        C_2_2_address0,
        C_2_2_ce0,
        C_2_2_we0,
        C_2_2_d0,
        C_2_2_address1,
        C_2_2_ce1,
        C_2_2_q1,
        C_2_1_address0,
        C_2_1_ce0,
        C_2_1_we0,
        C_2_1_d0,
        C_2_1_address1,
        C_2_1_ce1,
        C_2_1_q1,
        C_2_0_address0,
        C_2_0_ce0,
        C_2_0_we0,
        C_2_0_d0,
        C_2_0_address1,
        C_2_0_ce1,
        C_2_0_q1,
        C_1_3_address0,
        C_1_3_ce0,
        C_1_3_we0,
        C_1_3_d0,
        C_1_3_address1,
        C_1_3_ce1,
        C_1_3_q1,
        C_1_2_address0,
        C_1_2_ce0,
        C_1_2_we0,
        C_1_2_d0,
        C_1_2_address1,
        C_1_2_ce1,
        C_1_2_q1,
        C_1_1_address0,
        C_1_1_ce0,
        C_1_1_we0,
        C_1_1_d0,
        C_1_1_address1,
        C_1_1_ce1,
        C_1_1_q1,
        C_1_0_address0,
        C_1_0_ce0,
        C_1_0_we0,
        C_1_0_d0,
        C_1_0_address1,
        C_1_0_ce1,
        C_1_0_q1,
        C_0_3_address0,
        C_0_3_ce0,
        C_0_3_we0,
        C_0_3_d0,
        C_0_3_address1,
        C_0_3_ce1,
        C_0_3_q1,
        C_0_2_address0,
        C_0_2_ce0,
        C_0_2_we0,
        C_0_2_d0,
        C_0_2_address1,
        C_0_2_ce1,
        C_0_2_q1,
        C_0_1_address0,
        C_0_1_ce0,
        C_0_1_we0,
        C_0_1_d0,
        C_0_1_address1,
        C_0_1_ce1,
        C_0_1_q1,
        C_0_0_address0,
        C_0_0_ce0,
        C_0_0_we0,
        C_0_0_d0,
        C_0_0_address1,
        C_0_0_ce1,
        C_0_0_q1,
        p_udiv135_i_i,
        zext_ln132_2
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] block_C_drainer_09_dout;
input  [1:0] block_C_drainer_09_num_data_valid;
input  [1:0] block_C_drainer_09_fifo_cap;
input   block_C_drainer_09_empty_n;
output   block_C_drainer_09_read;
input  [31:0] block_C_drainer_110_dout;
input  [1:0] block_C_drainer_110_num_data_valid;
input  [1:0] block_C_drainer_110_fifo_cap;
input   block_C_drainer_110_empty_n;
output   block_C_drainer_110_read;
input  [31:0] block_C_drainer_211_dout;
input  [1:0] block_C_drainer_211_num_data_valid;
input  [1:0] block_C_drainer_211_fifo_cap;
input   block_C_drainer_211_empty_n;
output   block_C_drainer_211_read;
input  [31:0] block_C_drainer_312_dout;
input  [1:0] block_C_drainer_312_num_data_valid;
input  [1:0] block_C_drainer_312_fifo_cap;
input   block_C_drainer_312_empty_n;
output   block_C_drainer_312_read;
output  [5:0] C_3_3_address0;
output   C_3_3_ce0;
output   C_3_3_we0;
output  [31:0] C_3_3_d0;
output  [5:0] C_3_3_address1;
output   C_3_3_ce1;
input  [31:0] C_3_3_q1;
output  [5:0] C_3_2_address0;
output   C_3_2_ce0;
output   C_3_2_we0;
output  [31:0] C_3_2_d0;
output  [5:0] C_3_2_address1;
output   C_3_2_ce1;
input  [31:0] C_3_2_q1;
output  [5:0] C_3_1_address0;
output   C_3_1_ce0;
output   C_3_1_we0;
output  [31:0] C_3_1_d0;
output  [5:0] C_3_1_address1;
output   C_3_1_ce1;
input  [31:0] C_3_1_q1;
output  [5:0] C_3_0_address0;
output   C_3_0_ce0;
output   C_3_0_we0;
output  [31:0] C_3_0_d0;
output  [5:0] C_3_0_address1;
output   C_3_0_ce1;
input  [31:0] C_3_0_q1;
output  [5:0] C_2_3_address0;
output   C_2_3_ce0;
output   C_2_3_we0;
output  [31:0] C_2_3_d0;
output  [5:0] C_2_3_address1;
output   C_2_3_ce1;
input  [31:0] C_2_3_q1;
output  [5:0] C_2_2_address0;
output   C_2_2_ce0;
output   C_2_2_we0;
output  [31:0] C_2_2_d0;
output  [5:0] C_2_2_address1;
output   C_2_2_ce1;
input  [31:0] C_2_2_q1;
output  [5:0] C_2_1_address0;
output   C_2_1_ce0;
output   C_2_1_we0;
output  [31:0] C_2_1_d0;
output  [5:0] C_2_1_address1;
output   C_2_1_ce1;
input  [31:0] C_2_1_q1;
output  [5:0] C_2_0_address0;
output   C_2_0_ce0;
output   C_2_0_we0;
output  [31:0] C_2_0_d0;
output  [5:0] C_2_0_address1;
output   C_2_0_ce1;
input  [31:0] C_2_0_q1;
output  [5:0] C_1_3_address0;
output   C_1_3_ce0;
output   C_1_3_we0;
output  [31:0] C_1_3_d0;
output  [5:0] C_1_3_address1;
output   C_1_3_ce1;
input  [31:0] C_1_3_q1;
output  [5:0] C_1_2_address0;
output   C_1_2_ce0;
output   C_1_2_we0;
output  [31:0] C_1_2_d0;
output  [5:0] C_1_2_address1;
output   C_1_2_ce1;
input  [31:0] C_1_2_q1;
output  [5:0] C_1_1_address0;
output   C_1_1_ce0;
output   C_1_1_we0;
output  [31:0] C_1_1_d0;
output  [5:0] C_1_1_address1;
output   C_1_1_ce1;
input  [31:0] C_1_1_q1;
output  [5:0] C_1_0_address0;
output   C_1_0_ce0;
output   C_1_0_we0;
output  [31:0] C_1_0_d0;
output  [5:0] C_1_0_address1;
output   C_1_0_ce1;
input  [31:0] C_1_0_q1;
output  [5:0] C_0_3_address0;
output   C_0_3_ce0;
output   C_0_3_we0;
output  [31:0] C_0_3_d0;
output  [5:0] C_0_3_address1;
output   C_0_3_ce1;
input  [31:0] C_0_3_q1;
output  [5:0] C_0_2_address0;
output   C_0_2_ce0;
output   C_0_2_we0;
output  [31:0] C_0_2_d0;
output  [5:0] C_0_2_address1;
output   C_0_2_ce1;
input  [31:0] C_0_2_q1;
output  [5:0] C_0_1_address0;
output   C_0_1_ce0;
output   C_0_1_we0;
output  [31:0] C_0_1_d0;
output  [5:0] C_0_1_address1;
output   C_0_1_ce1;
input  [31:0] C_0_1_q1;
output  [5:0] C_0_0_address0;
output   C_0_0_ce0;
output   C_0_0_we0;
output  [31:0] C_0_0_d0;
output  [5:0] C_0_0_address1;
output   C_0_0_ce1;
input  [31:0] C_0_0_q1;
input  [5:0] p_udiv135_i_i;
input  [5:0] zext_ln132_2;

reg ap_idle;
reg block_C_drainer_09_read;
reg block_C_drainer_110_read;
reg block_C_drainer_211_read;
reg block_C_drainer_312_read;
reg C_3_3_ce0;
reg C_3_3_we0;
reg C_3_3_ce1;
reg C_3_2_ce0;
reg C_3_2_we0;
reg C_3_2_ce1;
reg C_3_1_ce0;
reg C_3_1_we0;
reg C_3_1_ce1;
reg C_3_0_ce0;
reg C_3_0_we0;
reg C_3_0_ce1;
reg C_2_3_ce0;
reg C_2_3_we0;
reg C_2_3_ce1;
reg C_2_2_ce0;
reg C_2_2_we0;
reg C_2_2_ce1;
reg C_2_1_ce0;
reg C_2_1_we0;
reg C_2_1_ce1;
reg C_2_0_ce0;
reg C_2_0_we0;
reg C_2_0_ce1;
reg C_1_3_ce0;
reg C_1_3_we0;
reg C_1_3_ce1;
reg C_1_2_ce0;
reg C_1_2_we0;
reg C_1_2_ce1;
reg C_1_1_ce0;
reg C_1_1_we0;
reg C_1_1_ce1;
reg C_1_0_ce0;
reg C_1_0_we0;
reg C_1_0_ce1;
reg C_0_3_ce0;
reg C_0_3_we0;
reg C_0_3_ce1;
reg C_0_2_ce0;
reg C_0_2_we0;
reg C_0_2_ce1;
reg C_0_1_ce0;
reg C_0_1_we0;
reg C_0_1_ce1;
reg C_0_0_ce0;
reg C_0_0_we0;
reg C_0_0_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [1:0] trunc_ln129_reg_654;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln129_fu_462_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    block_C_drainer_110_blk_n;
wire    ap_block_pp0_stage0;
reg    block_C_drainer_211_blk_n;
reg    block_C_drainer_312_blk_n;
reg    block_C_drainer_09_blk_n;
reg   [31:0] reg_418;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] reg_422;
reg   [31:0] reg_426;
wire   [31:0] grp_fu_406_p2;
reg   [31:0] reg_430;
reg   [1:0] trunc_ln129_reg_654_pp0_iter5_reg;
wire   [31:0] grp_fu_410_p2;
reg   [31:0] reg_438;
wire   [31:0] grp_fu_414_p2;
reg   [31:0] reg_446;
wire   [1:0] trunc_ln129_fu_474_p1;
reg   [1:0] trunc_ln129_reg_654_pp0_iter1_reg;
reg   [1:0] trunc_ln129_reg_654_pp0_iter2_reg;
reg   [1:0] trunc_ln129_reg_654_pp0_iter3_reg;
reg   [1:0] trunc_ln129_reg_654_pp0_iter4_reg;
reg   [1:0] trunc_ln129_reg_654_pp0_iter6_reg;
reg   [5:0] C_3_3_addr_reg_662;
reg   [5:0] C_3_3_addr_reg_662_pp0_iter1_reg;
reg   [5:0] C_3_3_addr_reg_662_pp0_iter2_reg;
reg   [5:0] C_3_3_addr_reg_662_pp0_iter3_reg;
reg   [5:0] C_3_3_addr_reg_662_pp0_iter4_reg;
reg   [5:0] C_3_3_addr_reg_662_pp0_iter5_reg;
reg   [5:0] C_3_3_addr_reg_662_pp0_iter6_reg;
reg   [5:0] C_3_2_addr_reg_668;
reg   [5:0] C_3_2_addr_reg_668_pp0_iter1_reg;
reg   [5:0] C_3_2_addr_reg_668_pp0_iter2_reg;
reg   [5:0] C_3_2_addr_reg_668_pp0_iter3_reg;
reg   [5:0] C_3_2_addr_reg_668_pp0_iter4_reg;
reg   [5:0] C_3_2_addr_reg_668_pp0_iter5_reg;
reg   [5:0] C_3_2_addr_reg_668_pp0_iter6_reg;
reg   [5:0] C_3_1_addr_reg_674;
reg   [5:0] C_3_1_addr_reg_674_pp0_iter1_reg;
reg   [5:0] C_3_1_addr_reg_674_pp0_iter2_reg;
reg   [5:0] C_3_1_addr_reg_674_pp0_iter3_reg;
reg   [5:0] C_3_1_addr_reg_674_pp0_iter4_reg;
reg   [5:0] C_3_1_addr_reg_674_pp0_iter5_reg;
reg   [5:0] C_3_1_addr_reg_674_pp0_iter6_reg;
reg   [5:0] C_3_0_addr_reg_680;
reg   [5:0] C_3_0_addr_reg_680_pp0_iter1_reg;
reg   [5:0] C_3_0_addr_reg_680_pp0_iter2_reg;
reg   [5:0] C_3_0_addr_reg_680_pp0_iter3_reg;
reg   [5:0] C_3_0_addr_reg_680_pp0_iter4_reg;
reg   [5:0] C_3_0_addr_reg_680_pp0_iter5_reg;
reg   [5:0] C_3_0_addr_reg_680_pp0_iter6_reg;
reg   [5:0] C_2_3_addr_reg_686;
reg   [5:0] C_2_3_addr_reg_686_pp0_iter1_reg;
reg   [5:0] C_2_3_addr_reg_686_pp0_iter2_reg;
reg   [5:0] C_2_3_addr_reg_686_pp0_iter3_reg;
reg   [5:0] C_2_3_addr_reg_686_pp0_iter4_reg;
reg   [5:0] C_2_3_addr_reg_686_pp0_iter5_reg;
reg   [5:0] C_2_3_addr_reg_686_pp0_iter6_reg;
reg   [5:0] C_2_2_addr_reg_692;
reg   [5:0] C_2_2_addr_reg_692_pp0_iter1_reg;
reg   [5:0] C_2_2_addr_reg_692_pp0_iter2_reg;
reg   [5:0] C_2_2_addr_reg_692_pp0_iter3_reg;
reg   [5:0] C_2_2_addr_reg_692_pp0_iter4_reg;
reg   [5:0] C_2_2_addr_reg_692_pp0_iter5_reg;
reg   [5:0] C_2_2_addr_reg_692_pp0_iter6_reg;
reg   [5:0] C_2_1_addr_reg_698;
reg   [5:0] C_2_1_addr_reg_698_pp0_iter1_reg;
reg   [5:0] C_2_1_addr_reg_698_pp0_iter2_reg;
reg   [5:0] C_2_1_addr_reg_698_pp0_iter3_reg;
reg   [5:0] C_2_1_addr_reg_698_pp0_iter4_reg;
reg   [5:0] C_2_1_addr_reg_698_pp0_iter5_reg;
reg   [5:0] C_2_1_addr_reg_698_pp0_iter6_reg;
reg   [5:0] C_2_0_addr_reg_704;
reg   [5:0] C_2_0_addr_reg_704_pp0_iter1_reg;
reg   [5:0] C_2_0_addr_reg_704_pp0_iter2_reg;
reg   [5:0] C_2_0_addr_reg_704_pp0_iter3_reg;
reg   [5:0] C_2_0_addr_reg_704_pp0_iter4_reg;
reg   [5:0] C_2_0_addr_reg_704_pp0_iter5_reg;
reg   [5:0] C_2_0_addr_reg_704_pp0_iter6_reg;
reg   [5:0] C_1_3_addr_reg_710;
reg   [5:0] C_1_3_addr_reg_710_pp0_iter1_reg;
reg   [5:0] C_1_3_addr_reg_710_pp0_iter2_reg;
reg   [5:0] C_1_3_addr_reg_710_pp0_iter3_reg;
reg   [5:0] C_1_3_addr_reg_710_pp0_iter4_reg;
reg   [5:0] C_1_3_addr_reg_710_pp0_iter5_reg;
reg   [5:0] C_1_3_addr_reg_710_pp0_iter6_reg;
reg   [5:0] C_1_2_addr_reg_716;
reg   [5:0] C_1_2_addr_reg_716_pp0_iter1_reg;
reg   [5:0] C_1_2_addr_reg_716_pp0_iter2_reg;
reg   [5:0] C_1_2_addr_reg_716_pp0_iter3_reg;
reg   [5:0] C_1_2_addr_reg_716_pp0_iter4_reg;
reg   [5:0] C_1_2_addr_reg_716_pp0_iter5_reg;
reg   [5:0] C_1_2_addr_reg_716_pp0_iter6_reg;
reg   [5:0] C_1_1_addr_reg_722;
reg   [5:0] C_1_1_addr_reg_722_pp0_iter1_reg;
reg   [5:0] C_1_1_addr_reg_722_pp0_iter2_reg;
reg   [5:0] C_1_1_addr_reg_722_pp0_iter3_reg;
reg   [5:0] C_1_1_addr_reg_722_pp0_iter4_reg;
reg   [5:0] C_1_1_addr_reg_722_pp0_iter5_reg;
reg   [5:0] C_1_1_addr_reg_722_pp0_iter6_reg;
reg   [5:0] C_1_0_addr_reg_728;
reg   [5:0] C_1_0_addr_reg_728_pp0_iter1_reg;
reg   [5:0] C_1_0_addr_reg_728_pp0_iter2_reg;
reg   [5:0] C_1_0_addr_reg_728_pp0_iter3_reg;
reg   [5:0] C_1_0_addr_reg_728_pp0_iter4_reg;
reg   [5:0] C_1_0_addr_reg_728_pp0_iter5_reg;
reg   [5:0] C_1_0_addr_reg_728_pp0_iter6_reg;
reg   [5:0] C_0_3_addr_reg_734;
reg   [5:0] C_0_3_addr_reg_734_pp0_iter1_reg;
reg   [5:0] C_0_3_addr_reg_734_pp0_iter2_reg;
reg   [5:0] C_0_3_addr_reg_734_pp0_iter3_reg;
reg   [5:0] C_0_3_addr_reg_734_pp0_iter4_reg;
reg   [5:0] C_0_3_addr_reg_734_pp0_iter5_reg;
reg   [5:0] C_0_3_addr_reg_734_pp0_iter6_reg;
reg   [5:0] C_0_2_addr_reg_740;
reg   [5:0] C_0_2_addr_reg_740_pp0_iter1_reg;
reg   [5:0] C_0_2_addr_reg_740_pp0_iter2_reg;
reg   [5:0] C_0_2_addr_reg_740_pp0_iter3_reg;
reg   [5:0] C_0_2_addr_reg_740_pp0_iter4_reg;
reg   [5:0] C_0_2_addr_reg_740_pp0_iter5_reg;
reg   [5:0] C_0_2_addr_reg_740_pp0_iter6_reg;
reg   [5:0] C_0_1_addr_reg_746;
reg   [5:0] C_0_1_addr_reg_746_pp0_iter1_reg;
reg   [5:0] C_0_1_addr_reg_746_pp0_iter2_reg;
reg   [5:0] C_0_1_addr_reg_746_pp0_iter3_reg;
reg   [5:0] C_0_1_addr_reg_746_pp0_iter4_reg;
reg   [5:0] C_0_1_addr_reg_746_pp0_iter5_reg;
reg   [5:0] C_0_1_addr_reg_746_pp0_iter6_reg;
reg   [5:0] C_0_0_addr_reg_752;
reg   [5:0] C_0_0_addr_reg_752_pp0_iter1_reg;
reg   [5:0] C_0_0_addr_reg_752_pp0_iter2_reg;
reg   [5:0] C_0_0_addr_reg_752_pp0_iter3_reg;
reg   [5:0] C_0_0_addr_reg_752_pp0_iter4_reg;
reg   [5:0] C_0_0_addr_reg_752_pp0_iter5_reg;
reg   [5:0] C_0_0_addr_reg_752_pp0_iter6_reg;
reg   [31:0] block_C_drainer_09_read_reg_758;
wire   [31:0] tmp_632_i_i_fu_527_p6;
reg   [31:0] tmp_632_i_i_reg_763;
reg   [31:0] C_1_2_load_45_reg_768;
reg   [31:0] C_2_2_load_45_reg_773;
reg   [31:0] C_3_2_load_45_reg_778;
reg   [31:0] C_1_1_load_45_reg_783;
reg   [31:0] C_2_1_load_45_reg_788;
reg   [31:0] C_3_1_load_45_reg_793;
reg   [31:0] C_1_0_load_45_reg_798;
reg   [31:0] C_2_0_load_45_reg_803;
reg   [31:0] C_3_0_load_45_reg_808;
wire   [31:0] tmp_634_i_i_fu_540_p6;
reg   [31:0] tmp_634_i_i_reg_813;
wire   [31:0] tmp_636_i_i_fu_553_p6;
reg   [31:0] tmp_636_i_i_reg_818;
wire   [31:0] tmp_638_i_i_fu_566_p6;
reg   [31:0] tmp_638_i_i_reg_823;
wire   [31:0] tmp_101_fu_583_p1;
wire   [31:0] tmp_102_fu_588_p1;
wire   [31:0] tmp_103_fu_593_p1;
wire   [31:0] bitcast_ln145_530_fu_598_p1;
wire   [31:0] bitcast_ln145_531_fu_603_p1;
wire   [31:0] bitcast_ln145_532_fu_608_p1;
wire   [31:0] bitcast_ln145_527_fu_613_p1;
wire   [31:0] bitcast_ln145_528_fu_618_p1;
wire   [31:0] bitcast_ln145_529_fu_623_p1;
wire   [31:0] bitcast_ln145_fu_628_p1;
wire   [31:0] bitcast_ln145_525_fu_633_p1;
wire   [31:0] bitcast_ln145_526_fu_638_p1;
wire   [31:0] grp_fu_402_p2;
reg   [31:0] add73_i_i_i_reg_893;
wire   [63:0] zext_ln132_1_fu_502_p1;
reg   [2:0] j_fu_90;
wire   [2:0] add_ln129_fu_468_p2;
wire    ap_loop_init;
reg   [2:0] ap_sig_allocacmp_j_6;
wire   [31:0] grp_fu_402_p1;
reg   [31:0] grp_fu_406_p0;
reg   [31:0] grp_fu_406_p1;
reg   [31:0] grp_fu_410_p0;
reg   [31:0] grp_fu_410_p1;
reg   [31:0] grp_fu_414_p0;
reg   [31:0] grp_fu_414_p1;
wire   [0:0] tmp_100_fu_478_p3;
wire   [5:0] zext_ln132_fu_486_p1;
wire   [5:0] add_ln132_fu_490_p2;
wire   [5:0] add_ln132_1_fu_496_p2;
reg    grp_fu_402_ce;
reg    grp_fu_406_ce;
reg    grp_fu_410_ce;
reg    grp_fu_414_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_done_reg = 1'b0;
end

Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U4584(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_632_i_i_reg_763),
    .din1(grp_fu_402_p1),
    .ce(grp_fu_402_ce),
    .dout(grp_fu_402_p2)
);

Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U4585(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_406_p0),
    .din1(grp_fu_406_p1),
    .ce(grp_fu_406_ce),
    .dout(grp_fu_406_p2)
);

Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U4586(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_410_p0),
    .din1(grp_fu_410_p1),
    .ce(grp_fu_410_ce),
    .dout(grp_fu_410_p2)
);

Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U4587(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_414_p0),
    .din1(grp_fu_414_p1),
    .ce(grp_fu_414_ce),
    .dout(grp_fu_414_p2)
);

Bert_layer_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U4588(
    .din0(C_0_0_q1),
    .din1(C_0_1_q1),
    .din2(C_0_2_q1),
    .din3(C_0_3_q1),
    .din4(trunc_ln129_reg_654),
    .dout(tmp_632_i_i_fu_527_p6)
);

Bert_layer_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U4589(
    .din0(C_1_0_q1),
    .din1(C_1_1_q1),
    .din2(C_1_2_q1),
    .din3(C_1_3_q1),
    .din4(trunc_ln129_reg_654),
    .dout(tmp_634_i_i_fu_540_p6)
);

Bert_layer_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U4590(
    .din0(C_2_0_q1),
    .din1(C_2_1_q1),
    .din2(C_2_2_q1),
    .din3(C_2_3_q1),
    .din4(trunc_ln129_reg_654),
    .dout(tmp_636_i_i_fu_553_p6)
);

Bert_layer_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U4591(
    .din0(C_3_0_q1),
    .din1(C_3_1_q1),
    .din2(C_3_2_q1),
    .din3(C_3_3_q1),
    .din4(trunc_ln129_reg_654),
    .dout(tmp_638_i_i_fu_566_p6)
);

Bert_layer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln129_fu_462_p2 == 1'd0))) begin
            j_fu_90 <= add_ln129_fu_468_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_90 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln129_fu_462_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_0_0_addr_reg_752 <= zext_ln132_1_fu_502_p1;
        C_0_1_addr_reg_746 <= zext_ln132_1_fu_502_p1;
        C_0_2_addr_reg_740 <= zext_ln132_1_fu_502_p1;
        C_0_3_addr_reg_734 <= zext_ln132_1_fu_502_p1;
        C_1_0_addr_reg_728 <= zext_ln132_1_fu_502_p1;
        C_1_1_addr_reg_722 <= zext_ln132_1_fu_502_p1;
        C_1_2_addr_reg_716 <= zext_ln132_1_fu_502_p1;
        C_1_3_addr_reg_710 <= zext_ln132_1_fu_502_p1;
        C_2_0_addr_reg_704 <= zext_ln132_1_fu_502_p1;
        C_2_1_addr_reg_698 <= zext_ln132_1_fu_502_p1;
        C_2_2_addr_reg_692 <= zext_ln132_1_fu_502_p1;
        C_2_3_addr_reg_686 <= zext_ln132_1_fu_502_p1;
        C_3_0_addr_reg_680 <= zext_ln132_1_fu_502_p1;
        C_3_1_addr_reg_674 <= zext_ln132_1_fu_502_p1;
        C_3_2_addr_reg_668 <= zext_ln132_1_fu_502_p1;
        C_3_3_addr_reg_662 <= zext_ln132_1_fu_502_p1;
        trunc_ln129_reg_654 <= trunc_ln129_fu_474_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_0_0_addr_reg_752_pp0_iter1_reg <= C_0_0_addr_reg_752;
        C_0_1_addr_reg_746_pp0_iter1_reg <= C_0_1_addr_reg_746;
        C_0_2_addr_reg_740_pp0_iter1_reg <= C_0_2_addr_reg_740;
        C_0_3_addr_reg_734_pp0_iter1_reg <= C_0_3_addr_reg_734;
        C_1_0_addr_reg_728_pp0_iter1_reg <= C_1_0_addr_reg_728;
        C_1_1_addr_reg_722_pp0_iter1_reg <= C_1_1_addr_reg_722;
        C_1_2_addr_reg_716_pp0_iter1_reg <= C_1_2_addr_reg_716;
        C_1_3_addr_reg_710_pp0_iter1_reg <= C_1_3_addr_reg_710;
        C_2_0_addr_reg_704_pp0_iter1_reg <= C_2_0_addr_reg_704;
        C_2_1_addr_reg_698_pp0_iter1_reg <= C_2_1_addr_reg_698;
        C_2_2_addr_reg_692_pp0_iter1_reg <= C_2_2_addr_reg_692;
        C_2_3_addr_reg_686_pp0_iter1_reg <= C_2_3_addr_reg_686;
        C_3_0_addr_reg_680_pp0_iter1_reg <= C_3_0_addr_reg_680;
        C_3_1_addr_reg_674_pp0_iter1_reg <= C_3_1_addr_reg_674;
        C_3_2_addr_reg_668_pp0_iter1_reg <= C_3_2_addr_reg_668;
        C_3_3_addr_reg_662_pp0_iter1_reg <= C_3_3_addr_reg_662;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        block_C_drainer_09_read_reg_758 <= block_C_drainer_09_dout;
        tmp_632_i_i_reg_763 <= tmp_632_i_i_fu_527_p6;
        trunc_ln129_reg_654_pp0_iter1_reg <= trunc_ln129_reg_654;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        C_0_0_addr_reg_752_pp0_iter2_reg <= C_0_0_addr_reg_752_pp0_iter1_reg;
        C_0_0_addr_reg_752_pp0_iter3_reg <= C_0_0_addr_reg_752_pp0_iter2_reg;
        C_0_0_addr_reg_752_pp0_iter4_reg <= C_0_0_addr_reg_752_pp0_iter3_reg;
        C_0_0_addr_reg_752_pp0_iter5_reg <= C_0_0_addr_reg_752_pp0_iter4_reg;
        C_0_0_addr_reg_752_pp0_iter6_reg <= C_0_0_addr_reg_752_pp0_iter5_reg;
        C_0_1_addr_reg_746_pp0_iter2_reg <= C_0_1_addr_reg_746_pp0_iter1_reg;
        C_0_1_addr_reg_746_pp0_iter3_reg <= C_0_1_addr_reg_746_pp0_iter2_reg;
        C_0_1_addr_reg_746_pp0_iter4_reg <= C_0_1_addr_reg_746_pp0_iter3_reg;
        C_0_1_addr_reg_746_pp0_iter5_reg <= C_0_1_addr_reg_746_pp0_iter4_reg;
        C_0_1_addr_reg_746_pp0_iter6_reg <= C_0_1_addr_reg_746_pp0_iter5_reg;
        C_0_2_addr_reg_740_pp0_iter2_reg <= C_0_2_addr_reg_740_pp0_iter1_reg;
        C_0_2_addr_reg_740_pp0_iter3_reg <= C_0_2_addr_reg_740_pp0_iter2_reg;
        C_0_2_addr_reg_740_pp0_iter4_reg <= C_0_2_addr_reg_740_pp0_iter3_reg;
        C_0_2_addr_reg_740_pp0_iter5_reg <= C_0_2_addr_reg_740_pp0_iter4_reg;
        C_0_2_addr_reg_740_pp0_iter6_reg <= C_0_2_addr_reg_740_pp0_iter5_reg;
        C_0_3_addr_reg_734_pp0_iter2_reg <= C_0_3_addr_reg_734_pp0_iter1_reg;
        C_0_3_addr_reg_734_pp0_iter3_reg <= C_0_3_addr_reg_734_pp0_iter2_reg;
        C_0_3_addr_reg_734_pp0_iter4_reg <= C_0_3_addr_reg_734_pp0_iter3_reg;
        C_0_3_addr_reg_734_pp0_iter5_reg <= C_0_3_addr_reg_734_pp0_iter4_reg;
        C_0_3_addr_reg_734_pp0_iter6_reg <= C_0_3_addr_reg_734_pp0_iter5_reg;
        C_1_0_addr_reg_728_pp0_iter2_reg <= C_1_0_addr_reg_728_pp0_iter1_reg;
        C_1_0_addr_reg_728_pp0_iter3_reg <= C_1_0_addr_reg_728_pp0_iter2_reg;
        C_1_0_addr_reg_728_pp0_iter4_reg <= C_1_0_addr_reg_728_pp0_iter3_reg;
        C_1_0_addr_reg_728_pp0_iter5_reg <= C_1_0_addr_reg_728_pp0_iter4_reg;
        C_1_0_addr_reg_728_pp0_iter6_reg <= C_1_0_addr_reg_728_pp0_iter5_reg;
        C_1_1_addr_reg_722_pp0_iter2_reg <= C_1_1_addr_reg_722_pp0_iter1_reg;
        C_1_1_addr_reg_722_pp0_iter3_reg <= C_1_1_addr_reg_722_pp0_iter2_reg;
        C_1_1_addr_reg_722_pp0_iter4_reg <= C_1_1_addr_reg_722_pp0_iter3_reg;
        C_1_1_addr_reg_722_pp0_iter5_reg <= C_1_1_addr_reg_722_pp0_iter4_reg;
        C_1_1_addr_reg_722_pp0_iter6_reg <= C_1_1_addr_reg_722_pp0_iter5_reg;
        C_1_2_addr_reg_716_pp0_iter2_reg <= C_1_2_addr_reg_716_pp0_iter1_reg;
        C_1_2_addr_reg_716_pp0_iter3_reg <= C_1_2_addr_reg_716_pp0_iter2_reg;
        C_1_2_addr_reg_716_pp0_iter4_reg <= C_1_2_addr_reg_716_pp0_iter3_reg;
        C_1_2_addr_reg_716_pp0_iter5_reg <= C_1_2_addr_reg_716_pp0_iter4_reg;
        C_1_2_addr_reg_716_pp0_iter6_reg <= C_1_2_addr_reg_716_pp0_iter5_reg;
        C_1_3_addr_reg_710_pp0_iter2_reg <= C_1_3_addr_reg_710_pp0_iter1_reg;
        C_1_3_addr_reg_710_pp0_iter3_reg <= C_1_3_addr_reg_710_pp0_iter2_reg;
        C_1_3_addr_reg_710_pp0_iter4_reg <= C_1_3_addr_reg_710_pp0_iter3_reg;
        C_1_3_addr_reg_710_pp0_iter5_reg <= C_1_3_addr_reg_710_pp0_iter4_reg;
        C_1_3_addr_reg_710_pp0_iter6_reg <= C_1_3_addr_reg_710_pp0_iter5_reg;
        C_2_0_addr_reg_704_pp0_iter2_reg <= C_2_0_addr_reg_704_pp0_iter1_reg;
        C_2_0_addr_reg_704_pp0_iter3_reg <= C_2_0_addr_reg_704_pp0_iter2_reg;
        C_2_0_addr_reg_704_pp0_iter4_reg <= C_2_0_addr_reg_704_pp0_iter3_reg;
        C_2_0_addr_reg_704_pp0_iter5_reg <= C_2_0_addr_reg_704_pp0_iter4_reg;
        C_2_0_addr_reg_704_pp0_iter6_reg <= C_2_0_addr_reg_704_pp0_iter5_reg;
        C_2_1_addr_reg_698_pp0_iter2_reg <= C_2_1_addr_reg_698_pp0_iter1_reg;
        C_2_1_addr_reg_698_pp0_iter3_reg <= C_2_1_addr_reg_698_pp0_iter2_reg;
        C_2_1_addr_reg_698_pp0_iter4_reg <= C_2_1_addr_reg_698_pp0_iter3_reg;
        C_2_1_addr_reg_698_pp0_iter5_reg <= C_2_1_addr_reg_698_pp0_iter4_reg;
        C_2_1_addr_reg_698_pp0_iter6_reg <= C_2_1_addr_reg_698_pp0_iter5_reg;
        C_2_2_addr_reg_692_pp0_iter2_reg <= C_2_2_addr_reg_692_pp0_iter1_reg;
        C_2_2_addr_reg_692_pp0_iter3_reg <= C_2_2_addr_reg_692_pp0_iter2_reg;
        C_2_2_addr_reg_692_pp0_iter4_reg <= C_2_2_addr_reg_692_pp0_iter3_reg;
        C_2_2_addr_reg_692_pp0_iter5_reg <= C_2_2_addr_reg_692_pp0_iter4_reg;
        C_2_2_addr_reg_692_pp0_iter6_reg <= C_2_2_addr_reg_692_pp0_iter5_reg;
        C_2_3_addr_reg_686_pp0_iter2_reg <= C_2_3_addr_reg_686_pp0_iter1_reg;
        C_2_3_addr_reg_686_pp0_iter3_reg <= C_2_3_addr_reg_686_pp0_iter2_reg;
        C_2_3_addr_reg_686_pp0_iter4_reg <= C_2_3_addr_reg_686_pp0_iter3_reg;
        C_2_3_addr_reg_686_pp0_iter5_reg <= C_2_3_addr_reg_686_pp0_iter4_reg;
        C_2_3_addr_reg_686_pp0_iter6_reg <= C_2_3_addr_reg_686_pp0_iter5_reg;
        C_3_0_addr_reg_680_pp0_iter2_reg <= C_3_0_addr_reg_680_pp0_iter1_reg;
        C_3_0_addr_reg_680_pp0_iter3_reg <= C_3_0_addr_reg_680_pp0_iter2_reg;
        C_3_0_addr_reg_680_pp0_iter4_reg <= C_3_0_addr_reg_680_pp0_iter3_reg;
        C_3_0_addr_reg_680_pp0_iter5_reg <= C_3_0_addr_reg_680_pp0_iter4_reg;
        C_3_0_addr_reg_680_pp0_iter6_reg <= C_3_0_addr_reg_680_pp0_iter5_reg;
        C_3_1_addr_reg_674_pp0_iter2_reg <= C_3_1_addr_reg_674_pp0_iter1_reg;
        C_3_1_addr_reg_674_pp0_iter3_reg <= C_3_1_addr_reg_674_pp0_iter2_reg;
        C_3_1_addr_reg_674_pp0_iter4_reg <= C_3_1_addr_reg_674_pp0_iter3_reg;
        C_3_1_addr_reg_674_pp0_iter5_reg <= C_3_1_addr_reg_674_pp0_iter4_reg;
        C_3_1_addr_reg_674_pp0_iter6_reg <= C_3_1_addr_reg_674_pp0_iter5_reg;
        C_3_2_addr_reg_668_pp0_iter2_reg <= C_3_2_addr_reg_668_pp0_iter1_reg;
        C_3_2_addr_reg_668_pp0_iter3_reg <= C_3_2_addr_reg_668_pp0_iter2_reg;
        C_3_2_addr_reg_668_pp0_iter4_reg <= C_3_2_addr_reg_668_pp0_iter3_reg;
        C_3_2_addr_reg_668_pp0_iter5_reg <= C_3_2_addr_reg_668_pp0_iter4_reg;
        C_3_2_addr_reg_668_pp0_iter6_reg <= C_3_2_addr_reg_668_pp0_iter5_reg;
        C_3_3_addr_reg_662_pp0_iter2_reg <= C_3_3_addr_reg_662_pp0_iter1_reg;
        C_3_3_addr_reg_662_pp0_iter3_reg <= C_3_3_addr_reg_662_pp0_iter2_reg;
        C_3_3_addr_reg_662_pp0_iter4_reg <= C_3_3_addr_reg_662_pp0_iter3_reg;
        C_3_3_addr_reg_662_pp0_iter5_reg <= C_3_3_addr_reg_662_pp0_iter4_reg;
        C_3_3_addr_reg_662_pp0_iter6_reg <= C_3_3_addr_reg_662_pp0_iter5_reg;
        add73_i_i_i_reg_893 <= grp_fu_402_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        trunc_ln129_reg_654_pp0_iter2_reg <= trunc_ln129_reg_654_pp0_iter1_reg;
        trunc_ln129_reg_654_pp0_iter3_reg <= trunc_ln129_reg_654_pp0_iter2_reg;
        trunc_ln129_reg_654_pp0_iter4_reg <= trunc_ln129_reg_654_pp0_iter3_reg;
        trunc_ln129_reg_654_pp0_iter5_reg <= trunc_ln129_reg_654_pp0_iter4_reg;
        trunc_ln129_reg_654_pp0_iter6_reg <= trunc_ln129_reg_654_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln129_reg_654 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_1_0_load_45_reg_798 <= C_1_0_q1;
        C_2_0_load_45_reg_803 <= C_2_0_q1;
        C_3_0_load_45_reg_808 <= C_3_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln129_reg_654 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_1_1_load_45_reg_783 <= C_1_1_q1;
        C_2_1_load_45_reg_788 <= C_2_1_q1;
        C_3_1_load_45_reg_793 <= C_3_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln129_reg_654 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_1_2_load_45_reg_768 <= C_1_2_q1;
        C_2_2_load_45_reg_773 <= C_2_2_q1;
        C_3_2_load_45_reg_778 <= C_3_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln129_reg_654 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_reg_654 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_reg_654 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_reg_654 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_418 <= block_C_drainer_110_dout;
        reg_422 <= block_C_drainer_211_dout;
        reg_426 <= block_C_drainer_312_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln129_reg_654_pp0_iter5_reg == 2'd3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_reg_654_pp0_iter5_reg == 2'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_reg_654_pp0_iter5_reg == 2'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_reg_654_pp0_iter5_reg == 2'd2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_430 <= grp_fu_406_p2;
        reg_438 <= grp_fu_410_p2;
        reg_446 <= grp_fu_414_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln129_reg_654 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_634_i_i_reg_813 <= tmp_634_i_i_fu_540_p6;
        tmp_636_i_i_reg_818 <= tmp_636_i_i_fu_553_p6;
        tmp_638_i_i_reg_823 <= tmp_638_i_i_fu_566_p6;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_0_0_ce0 = 1'b1;
    end else begin
        C_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_0_0_ce1 = 1'b1;
    end else begin
        C_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln129_reg_654_pp0_iter6_reg == 2'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_0_0_we0 = 1'b1;
    end else begin
        C_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_0_1_ce0 = 1'b1;
    end else begin
        C_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_0_1_ce1 = 1'b1;
    end else begin
        C_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln129_reg_654_pp0_iter6_reg == 2'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_0_1_we0 = 1'b1;
    end else begin
        C_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_0_2_ce0 = 1'b1;
    end else begin
        C_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_0_2_ce1 = 1'b1;
    end else begin
        C_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln129_reg_654_pp0_iter6_reg == 2'd2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_0_2_we0 = 1'b1;
    end else begin
        C_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_0_3_ce0 = 1'b1;
    end else begin
        C_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_0_3_ce1 = 1'b1;
    end else begin
        C_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln129_reg_654_pp0_iter6_reg == 2'd3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_0_3_we0 = 1'b1;
    end else begin
        C_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_1_0_ce0 = 1'b1;
    end else begin
        C_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln129_fu_474_p1 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln129_fu_462_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_fu_474_p1 == 2'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln129_fu_462_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        C_1_0_ce1 = 1'b1;
    end else begin
        C_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln129_reg_654_pp0_iter6_reg == 2'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_1_0_we0 = 1'b1;
    end else begin
        C_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_1_1_ce0 = 1'b1;
    end else begin
        C_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln129_fu_474_p1 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln129_fu_462_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_fu_474_p1 == 2'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln129_fu_462_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        C_1_1_ce1 = 1'b1;
    end else begin
        C_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln129_reg_654_pp0_iter6_reg == 2'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_1_1_we0 = 1'b1;
    end else begin
        C_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_1_2_ce0 = 1'b1;
    end else begin
        C_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln129_fu_474_p1 == 2'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln129_fu_462_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_fu_474_p1 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln129_fu_462_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        C_1_2_ce1 = 1'b1;
    end else begin
        C_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln129_reg_654_pp0_iter6_reg == 2'd2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_1_2_we0 = 1'b1;
    end else begin
        C_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_1_3_ce0 = 1'b1;
    end else begin
        C_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_1_3_ce1 = 1'b1;
    end else begin
        C_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln129_reg_654_pp0_iter6_reg == 2'd3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_1_3_we0 = 1'b1;
    end else begin
        C_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_2_0_ce0 = 1'b1;
    end else begin
        C_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln129_fu_474_p1 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln129_fu_462_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_fu_474_p1 == 2'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln129_fu_462_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        C_2_0_ce1 = 1'b1;
    end else begin
        C_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln129_reg_654_pp0_iter6_reg == 2'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_2_0_we0 = 1'b1;
    end else begin
        C_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_2_1_ce0 = 1'b1;
    end else begin
        C_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln129_fu_474_p1 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln129_fu_462_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_fu_474_p1 == 2'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln129_fu_462_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        C_2_1_ce1 = 1'b1;
    end else begin
        C_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln129_reg_654_pp0_iter6_reg == 2'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_2_1_we0 = 1'b1;
    end else begin
        C_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_2_2_ce0 = 1'b1;
    end else begin
        C_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln129_fu_474_p1 == 2'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln129_fu_462_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_fu_474_p1 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln129_fu_462_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        C_2_2_ce1 = 1'b1;
    end else begin
        C_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln129_reg_654_pp0_iter6_reg == 2'd2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_2_2_we0 = 1'b1;
    end else begin
        C_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_2_3_ce0 = 1'b1;
    end else begin
        C_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_2_3_ce1 = 1'b1;
    end else begin
        C_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln129_reg_654_pp0_iter6_reg == 2'd3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_2_3_we0 = 1'b1;
    end else begin
        C_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_3_0_ce0 = 1'b1;
    end else begin
        C_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln129_fu_474_p1 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln129_fu_462_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_fu_474_p1 == 2'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln129_fu_462_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        C_3_0_ce1 = 1'b1;
    end else begin
        C_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln129_reg_654_pp0_iter6_reg == 2'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_3_0_we0 = 1'b1;
    end else begin
        C_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_3_1_ce0 = 1'b1;
    end else begin
        C_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln129_fu_474_p1 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln129_fu_462_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_fu_474_p1 == 2'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln129_fu_462_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        C_3_1_ce1 = 1'b1;
    end else begin
        C_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln129_reg_654_pp0_iter6_reg == 2'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_3_1_we0 = 1'b1;
    end else begin
        C_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_3_2_ce0 = 1'b1;
    end else begin
        C_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln129_fu_474_p1 == 2'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln129_fu_462_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_fu_474_p1 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln129_fu_462_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        C_3_2_ce1 = 1'b1;
    end else begin
        C_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln129_reg_654_pp0_iter6_reg == 2'd2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_3_2_we0 = 1'b1;
    end else begin
        C_3_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_3_3_ce0 = 1'b1;
    end else begin
        C_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_3_3_ce1 = 1'b1;
    end else begin
        C_3_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln129_reg_654_pp0_iter6_reg == 2'd3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_3_3_we0 = 1'b1;
    end else begin
        C_3_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln129_fu_462_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_j_6 = 3'd0;
    end else begin
        ap_sig_allocacmp_j_6 = j_fu_90;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        block_C_drainer_09_blk_n = block_C_drainer_09_empty_n;
    end else begin
        block_C_drainer_09_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        block_C_drainer_09_read = 1'b1;
    end else begin
        block_C_drainer_09_read = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln129_reg_654 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((trunc_ln129_reg_654 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((trunc_ln129_reg_654 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((trunc_ln129_reg_654 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        block_C_drainer_110_blk_n = block_C_drainer_110_empty_n;
    end else begin
        block_C_drainer_110_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((trunc_ln129_reg_654 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_reg_654 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_reg_654 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_reg_654 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        block_C_drainer_110_read = 1'b1;
    end else begin
        block_C_drainer_110_read = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln129_reg_654 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((trunc_ln129_reg_654 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((trunc_ln129_reg_654 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((trunc_ln129_reg_654 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        block_C_drainer_211_blk_n = block_C_drainer_211_empty_n;
    end else begin
        block_C_drainer_211_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((trunc_ln129_reg_654 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_reg_654 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_reg_654 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_reg_654 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        block_C_drainer_211_read = 1'b1;
    end else begin
        block_C_drainer_211_read = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln129_reg_654 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((trunc_ln129_reg_654 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((trunc_ln129_reg_654 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((trunc_ln129_reg_654 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        block_C_drainer_312_blk_n = block_C_drainer_312_empty_n;
    end else begin
        block_C_drainer_312_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((trunc_ln129_reg_654 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_reg_654 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_reg_654 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln129_reg_654 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        block_C_drainer_312_read = 1'b1;
    end else begin
        block_C_drainer_312_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_402_ce = 1'b1;
    end else begin
        grp_fu_402_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_406_ce = 1'b1;
    end else begin
        grp_fu_406_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd3)) begin
            grp_fu_406_p0 = tmp_634_i_i_reg_813;
        end else if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd0)) begin
            grp_fu_406_p0 = C_1_0_load_45_reg_798;
        end else if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd1)) begin
            grp_fu_406_p0 = C_1_1_load_45_reg_783;
        end else if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd2)) begin
            grp_fu_406_p0 = C_1_2_load_45_reg_768;
        end else begin
            grp_fu_406_p0 = 'bx;
        end
    end else begin
        grp_fu_406_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd3)) begin
            grp_fu_406_p1 = bitcast_ln145_fu_628_p1;
        end else if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd0)) begin
            grp_fu_406_p1 = bitcast_ln145_527_fu_613_p1;
        end else if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd1)) begin
            grp_fu_406_p1 = bitcast_ln145_530_fu_598_p1;
        end else if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd2)) begin
            grp_fu_406_p1 = tmp_101_fu_583_p1;
        end else begin
            grp_fu_406_p1 = 'bx;
        end
    end else begin
        grp_fu_406_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_410_ce = 1'b1;
    end else begin
        grp_fu_410_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd3)) begin
            grp_fu_410_p0 = tmp_636_i_i_reg_818;
        end else if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd0)) begin
            grp_fu_410_p0 = C_2_0_load_45_reg_803;
        end else if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd1)) begin
            grp_fu_410_p0 = C_2_1_load_45_reg_788;
        end else if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd2)) begin
            grp_fu_410_p0 = C_2_2_load_45_reg_773;
        end else begin
            grp_fu_410_p0 = 'bx;
        end
    end else begin
        grp_fu_410_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd3)) begin
            grp_fu_410_p1 = bitcast_ln145_525_fu_633_p1;
        end else if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd0)) begin
            grp_fu_410_p1 = bitcast_ln145_528_fu_618_p1;
        end else if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd1)) begin
            grp_fu_410_p1 = bitcast_ln145_531_fu_603_p1;
        end else if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd2)) begin
            grp_fu_410_p1 = tmp_102_fu_588_p1;
        end else begin
            grp_fu_410_p1 = 'bx;
        end
    end else begin
        grp_fu_410_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_414_ce = 1'b1;
    end else begin
        grp_fu_414_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd3)) begin
            grp_fu_414_p0 = tmp_638_i_i_reg_823;
        end else if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd0)) begin
            grp_fu_414_p0 = C_3_0_load_45_reg_808;
        end else if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd1)) begin
            grp_fu_414_p0 = C_3_1_load_45_reg_793;
        end else if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd2)) begin
            grp_fu_414_p0 = C_3_2_load_45_reg_778;
        end else begin
            grp_fu_414_p0 = 'bx;
        end
    end else begin
        grp_fu_414_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd3)) begin
            grp_fu_414_p1 = bitcast_ln145_526_fu_638_p1;
        end else if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd0)) begin
            grp_fu_414_p1 = bitcast_ln145_529_fu_623_p1;
        end else if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd1)) begin
            grp_fu_414_p1 = bitcast_ln145_532_fu_608_p1;
        end else if ((trunc_ln129_reg_654_pp0_iter1_reg == 2'd2)) begin
            grp_fu_414_p1 = tmp_103_fu_593_p1;
        end else begin
            grp_fu_414_p1 = 'bx;
        end
    end else begin
        grp_fu_414_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_0_0_address0 = C_0_0_addr_reg_752_pp0_iter6_reg;

assign C_0_0_address1 = zext_ln132_1_fu_502_p1;

assign C_0_0_d0 = add73_i_i_i_reg_893;

assign C_0_1_address0 = C_0_1_addr_reg_746_pp0_iter6_reg;

assign C_0_1_address1 = zext_ln132_1_fu_502_p1;

assign C_0_1_d0 = add73_i_i_i_reg_893;

assign C_0_2_address0 = C_0_2_addr_reg_740_pp0_iter6_reg;

assign C_0_2_address1 = zext_ln132_1_fu_502_p1;

assign C_0_2_d0 = add73_i_i_i_reg_893;

assign C_0_3_address0 = C_0_3_addr_reg_734_pp0_iter6_reg;

assign C_0_3_address1 = zext_ln132_1_fu_502_p1;

assign C_0_3_d0 = add73_i_i_i_reg_893;

assign C_1_0_address0 = C_1_0_addr_reg_728_pp0_iter6_reg;

assign C_1_0_address1 = zext_ln132_1_fu_502_p1;

assign C_1_0_d0 = reg_430;

assign C_1_1_address0 = C_1_1_addr_reg_722_pp0_iter6_reg;

assign C_1_1_address1 = zext_ln132_1_fu_502_p1;

assign C_1_1_d0 = reg_430;

assign C_1_2_address0 = C_1_2_addr_reg_716_pp0_iter6_reg;

assign C_1_2_address1 = zext_ln132_1_fu_502_p1;

assign C_1_2_d0 = reg_430;

assign C_1_3_address0 = C_1_3_addr_reg_710_pp0_iter6_reg;

assign C_1_3_address1 = zext_ln132_1_fu_502_p1;

assign C_1_3_d0 = reg_430;

assign C_2_0_address0 = C_2_0_addr_reg_704_pp0_iter6_reg;

assign C_2_0_address1 = zext_ln132_1_fu_502_p1;

assign C_2_0_d0 = reg_438;

assign C_2_1_address0 = C_2_1_addr_reg_698_pp0_iter6_reg;

assign C_2_1_address1 = zext_ln132_1_fu_502_p1;

assign C_2_1_d0 = reg_438;

assign C_2_2_address0 = C_2_2_addr_reg_692_pp0_iter6_reg;

assign C_2_2_address1 = zext_ln132_1_fu_502_p1;

assign C_2_2_d0 = reg_438;

assign C_2_3_address0 = C_2_3_addr_reg_686_pp0_iter6_reg;

assign C_2_3_address1 = zext_ln132_1_fu_502_p1;

assign C_2_3_d0 = reg_438;

assign C_3_0_address0 = C_3_0_addr_reg_680_pp0_iter6_reg;

assign C_3_0_address1 = zext_ln132_1_fu_502_p1;

assign C_3_0_d0 = reg_446;

assign C_3_1_address0 = C_3_1_addr_reg_674_pp0_iter6_reg;

assign C_3_1_address1 = zext_ln132_1_fu_502_p1;

assign C_3_1_d0 = reg_446;

assign C_3_2_address0 = C_3_2_addr_reg_668_pp0_iter6_reg;

assign C_3_2_address1 = zext_ln132_1_fu_502_p1;

assign C_3_2_d0 = reg_446;

assign C_3_3_address0 = C_3_3_addr_reg_662_pp0_iter6_reg;

assign C_3_3_address1 = zext_ln132_1_fu_502_p1;

assign C_3_3_d0 = reg_446;

assign add_ln129_fu_468_p2 = (ap_sig_allocacmp_j_6 + 3'd1);

assign add_ln132_1_fu_496_p2 = (zext_ln132_2 + add_ln132_fu_490_p2);

assign add_ln132_fu_490_p2 = (p_udiv135_i_i + zext_ln132_fu_486_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((block_C_drainer_09_empty_n == 1'b0) | ((trunc_ln129_reg_654 == 2'd0) & (block_C_drainer_110_empty_n == 1'b0)) | ((trunc_ln129_reg_654 == 2'd1) & (block_C_drainer_110_empty_n == 1'b0)) | ((block_C_drainer_312_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd0)) | ((block_C_drainer_312_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd1)) | ((block_C_drainer_312_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd2)) | ((block_C_drainer_312_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd3)) | ((block_C_drainer_211_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd0)) | ((block_C_drainer_211_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd1)) | ((block_C_drainer_211_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd2)) | ((block_C_drainer_211_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd3)) | ((trunc_ln129_reg_654 == 2'd2) & (block_C_drainer_110_empty_n == 1'b0)) | ((trunc_ln129_reg_654 == 2'd3) & (block_C_drainer_110_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((block_C_drainer_09_empty_n == 1'b0) | ((trunc_ln129_reg_654 == 2'd0) & (block_C_drainer_110_empty_n == 1'b0)) | ((trunc_ln129_reg_654 == 2'd1) & (block_C_drainer_110_empty_n == 1'b0)) | ((block_C_drainer_312_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd0)) | ((block_C_drainer_312_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd1)) | ((block_C_drainer_312_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd2)) | ((block_C_drainer_312_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd3)) | ((block_C_drainer_211_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd0)) | ((block_C_drainer_211_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd1)) | ((block_C_drainer_211_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd2)) | ((block_C_drainer_211_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd3)) | ((trunc_ln129_reg_654 == 2'd2) & (block_C_drainer_110_empty_n == 1'b0)) | ((trunc_ln129_reg_654 == 2'd3) & (block_C_drainer_110_empty_n == 1'b0))));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((block_C_drainer_09_empty_n == 1'b0) | ((trunc_ln129_reg_654 == 2'd0) & (block_C_drainer_110_empty_n == 1'b0)) | ((trunc_ln129_reg_654 == 2'd1) & (block_C_drainer_110_empty_n == 1'b0)) | ((block_C_drainer_312_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd0)) | ((block_C_drainer_312_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd1)) | ((block_C_drainer_312_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd2)) | ((block_C_drainer_312_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd3)) | ((block_C_drainer_211_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd0)) | ((block_C_drainer_211_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd1)) | ((block_C_drainer_211_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd2)) | ((block_C_drainer_211_empty_n == 1'b0) & (trunc_ln129_reg_654 == 2'd3)) | ((trunc_ln129_reg_654 == 2'd2) & (block_C_drainer_110_empty_n == 1'b0)) | ((trunc_ln129_reg_654 == 2'd3) & (block_C_drainer_110_empty_n == 1'b0)));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln145_525_fu_633_p1 = reg_422;

assign bitcast_ln145_526_fu_638_p1 = reg_426;

assign bitcast_ln145_527_fu_613_p1 = reg_418;

assign bitcast_ln145_528_fu_618_p1 = reg_422;

assign bitcast_ln145_529_fu_623_p1 = reg_426;

assign bitcast_ln145_530_fu_598_p1 = reg_418;

assign bitcast_ln145_531_fu_603_p1 = reg_422;

assign bitcast_ln145_532_fu_608_p1 = reg_426;

assign bitcast_ln145_fu_628_p1 = reg_418;

assign grp_fu_402_p1 = block_C_drainer_09_read_reg_758;

assign icmp_ln129_fu_462_p2 = ((ap_sig_allocacmp_j_6 == 3'd4) ? 1'b1 : 1'b0);

assign tmp_100_fu_478_p3 = ap_sig_allocacmp_j_6[32'd2];

assign tmp_101_fu_583_p1 = reg_418;

assign tmp_102_fu_588_p1 = reg_422;

assign tmp_103_fu_593_p1 = reg_426;

assign trunc_ln129_fu_474_p1 = ap_sig_allocacmp_j_6[1:0];

assign zext_ln132_1_fu_502_p1 = add_ln132_1_fu_496_p2;

assign zext_ln132_fu_486_p1 = tmp_100_fu_478_p3;

endmodule //Bert_layer_store_block_C_proc28_Pipeline_store_block_C
