Loading plugins phase: Elapsed time ==> 0s.109ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Albert\Documents\6115_fp\IWP.cydsn\IWP.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Albert\Documents\6115_fp\IWP.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.640ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.078ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  IWP.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Albert\Documents\6115_fp\IWP.cydsn\IWP.cyprj -dcpsoc3 IWP.v -verilog
======================================================================

======================================================================
Compiling:  IWP.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Albert\Documents\6115_fp\IWP.cydsn\IWP.cyprj -dcpsoc3 IWP.v -verilog
======================================================================

======================================================================
Compiling:  IWP.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Albert\Documents\6115_fp\IWP.cydsn\IWP.cyprj -dcpsoc3 -verilog IWP.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue May 15 18:01:03 2018


======================================================================
Compiling:  IWP.v
Program  :   vpp
Options  :    -yv2 -q10 IWP.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue May 15 18:01:03 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'IWP.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  IWP.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Albert\Documents\6115_fp\IWP.cydsn\IWP.cyprj -dcpsoc3 -verilog IWP.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue May 15 18:01:04 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Albert\Documents\6115_fp\IWP.cydsn\codegentemp\IWP.ctl'.
Linking 'C:\Users\Albert\Documents\6115_fp\IWP.cydsn\codegentemp\IWP.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  IWP.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Albert\Documents\6115_fp\IWP.cydsn\IWP.cyprj -dcpsoc3 -verilog IWP.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue May 15 18:01:04 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Albert\Documents\6115_fp\IWP.cydsn\codegentemp\IWP.ctl'.
Linking 'C:\Users\Albert\Documents\6115_fp\IWP.cydsn\codegentemp\IWP.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_467
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\QuadDec_Motor:Net_1129\
	\QuadDec_Motor:Cnt16:Net_82\
	\QuadDec_Motor:Cnt16:Net_95\
	\QuadDec_Motor:Cnt16:Net_91\
	\QuadDec_Motor:Cnt16:Net_102\
	\QuadDec_Motor:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_Motor:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_Motor:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_Shoulder:Net_1129\
	\QuadDec_Shoulder:Cnt16:Net_82\
	\QuadDec_Shoulder:Cnt16:Net_95\
	\QuadDec_Shoulder:Cnt16:Net_91\
	\QuadDec_Shoulder:Cnt16:Net_102\
	\QuadDec_Shoulder:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_Shoulder:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_Shoulder:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_518
	Net_515
	\Counter_1:Net_49\
	\Counter_1:Net_82\
	\Counter_1:Net_95\
	\Counter_1:Net_91\
	\Counter_1:Net_102\
	\Counter_1:CounterUDB:ctrl_cmod_2\
	\Counter_1:CounterUDB:ctrl_cmod_1\
	\Counter_1:CounterUDB:ctrl_cmod_0\
	Net_516


Deleted 52 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing one to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_79 to zero
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__RX_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__TX_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC1:vp_ctl_0\ to zero
Aliasing \ADC1:vp_ctl_2\ to zero
Aliasing \ADC1:vn_ctl_1\ to zero
Aliasing \ADC1:vn_ctl_3\ to zero
Aliasing \ADC1:vp_ctl_1\ to zero
Aliasing \ADC1:vp_ctl_3\ to zero
Aliasing \ADC1:vn_ctl_0\ to zero
Aliasing \ADC1:vn_ctl_2\ to zero
Aliasing \ADC1:soc\ to zero
Aliasing \ADC1:tmpOE__Bypass_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC1:Net_381\ to zero
Aliasing \QuadDec_Motor:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_Motor:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_Motor:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_Motor:Cnt16:CounterUDB:underflow\ to \QuadDec_Motor:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_Motor:Cnt16:CounterUDB:tc_i\ to \QuadDec_Motor:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_Motor:bQuadDec:status_4\ to zero
Aliasing \QuadDec_Motor:bQuadDec:status_5\ to zero
Aliasing \QuadDec_Motor:bQuadDec:status_6\ to zero
Aliasing \QuadDec_Motor:Net_1229\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \QuadDec_Shoulder:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_Shoulder:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_Shoulder:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_Shoulder:Cnt16:CounterUDB:underflow\ to \QuadDec_Shoulder:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_Shoulder:Cnt16:CounterUDB:tc_i\ to \QuadDec_Shoulder:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_Shoulder:bQuadDec:status_4\ to zero
Aliasing \QuadDec_Shoulder:bQuadDec:status_5\ to zero
Aliasing \QuadDec_Shoulder:bQuadDec:status_6\ to zero
Aliasing \QuadDec_Shoulder:Net_1229\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__ADC1_In_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Motor_A_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Motor_B_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Shoulder_A_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Shoulder_B_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Shoulder_I_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Counter_1:Net_89\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Counter_1:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter_1:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Counter_1:CounterUDB:capt_rising\ to zero
Aliasing \Counter_1:CounterUDB:reset\ to zero
Aliasing \Counter_1:CounterUDB:tc_i\ to \Counter_1:CounterUDB:reload_tc\
Aliasing tmpOE__Pin_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \GlitchFilter_1:genblk2:Counter0:DP:cs_addr_2\ to zero
Aliasing Net_468D to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \QuadDec_Motor:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_Motor:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_Shoulder:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_Shoulder:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_Shoulder:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \Counter_1:CounterUDB:prevCapture\\D\ to zero
Aliasing \Counter_1:CounterUDB:cmp_out_reg_i\\D\ to \Counter_1:CounterUDB:prevCompare\\D\
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[2] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[3] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[4] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[5] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[6] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[7] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire one[24] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \UART:Net_61\[28] = \UART:Net_9\[27]
Removing Lhs of wire Net_79[32] = zero[8]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[33] = zero[8]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[34] = zero[8]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[35] = zero[8]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[36] = zero[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[37] = zero[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[38] = zero[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[39] = zero[8]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[40] = zero[8]
Removing Rhs of wire Net_262[45] = \UART:BUART:tx_interrupt_out\[46]
Removing Rhs of wire Net_263[47] = \UART:BUART:rx_interrupt_out\[48]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[52] = \UART:BUART:tx_bitclk_dp\[88]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[98] = \UART:BUART:tx_counter_dp\[89]
Removing Lhs of wire \UART:BUART:tx_status_6\[99] = zero[8]
Removing Lhs of wire \UART:BUART:tx_status_5\[100] = zero[8]
Removing Lhs of wire \UART:BUART:tx_status_4\[101] = zero[8]
Removing Lhs of wire \UART:BUART:tx_status_1\[103] = \UART:BUART:tx_fifo_empty\[66]
Removing Lhs of wire \UART:BUART:tx_status_3\[105] = \UART:BUART:tx_fifo_notfull\[65]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[165] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[173] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[184]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[175] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[185]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[176] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[201]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[177] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[215]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[178] = \UART:BUART:sRX:s23Poll:MODIN1_1\[179]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[179] = \UART:BUART:pollcount_1\[171]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[180] = \UART:BUART:sRX:s23Poll:MODIN1_0\[181]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[181] = \UART:BUART:pollcount_0\[174]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[187] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[188] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[189] = \UART:BUART:pollcount_1\[171]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[190] = \UART:BUART:pollcount_1\[171]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[191] = \UART:BUART:pollcount_0\[174]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[192] = \UART:BUART:pollcount_0\[174]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[193] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[194] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[195] = \UART:BUART:pollcount_1\[171]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[196] = \UART:BUART:pollcount_0\[174]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[197] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[198] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[203] = \UART:BUART:pollcount_1\[171]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[204] = \UART:BUART:pollcount_1\[171]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[205] = \UART:BUART:pollcount_0\[174]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[206] = \UART:BUART:pollcount_0\[174]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[207] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[208] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[209] = \UART:BUART:pollcount_1\[171]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[210] = \UART:BUART:pollcount_0\[174]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[211] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[212] = zero[8]
Removing Lhs of wire \UART:BUART:rx_status_1\[219] = zero[8]
Removing Rhs of wire \UART:BUART:rx_status_2\[220] = \UART:BUART:rx_parity_error_status\[221]
Removing Rhs of wire \UART:BUART:rx_status_3\[222] = \UART:BUART:rx_stop_bit_error\[223]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[233] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[282]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[237] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[304]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[238] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[239] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[240] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[241] = \UART:BUART:sRX:MODIN4_6\[242]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[242] = \UART:BUART:rx_count_6\[160]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[243] = \UART:BUART:sRX:MODIN4_5\[244]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[244] = \UART:BUART:rx_count_5\[161]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[245] = \UART:BUART:sRX:MODIN4_4\[246]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[246] = \UART:BUART:rx_count_4\[162]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[247] = \UART:BUART:sRX:MODIN4_3\[248]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[248] = \UART:BUART:rx_count_3\[163]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[249] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[250] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[251] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[252] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[253] = one[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[254] = one[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[255] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[256] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[257] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[258] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[259] = \UART:BUART:rx_count_6\[160]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[260] = \UART:BUART:rx_count_5\[161]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[261] = \UART:BUART:rx_count_4\[162]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[262] = \UART:BUART:rx_count_3\[163]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[263] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[264] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[265] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[266] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[267] = one[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[268] = one[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[269] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[284] = \UART:BUART:rx_postpoll\[119]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[285] = \UART:BUART:rx_parity_bit\[236]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[286] = \UART:BUART:rx_postpoll\[119]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[287] = \UART:BUART:rx_parity_bit\[236]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[288] = \UART:BUART:rx_postpoll\[119]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[289] = \UART:BUART:rx_parity_bit\[236]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[291] = one[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[292] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[290]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[293] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[290]
Removing Lhs of wire tmpOE__RX_net_0[315] = one[24]
Removing Lhs of wire tmpOE__TX_net_0[322] = one[24]
Removing Lhs of wire \ADC1:vp_ctl_0\[332] = zero[8]
Removing Lhs of wire \ADC1:vp_ctl_2\[333] = zero[8]
Removing Lhs of wire \ADC1:vn_ctl_1\[334] = zero[8]
Removing Lhs of wire \ADC1:vn_ctl_3\[335] = zero[8]
Removing Lhs of wire \ADC1:vp_ctl_1\[336] = zero[8]
Removing Lhs of wire \ADC1:vp_ctl_3\[337] = zero[8]
Removing Lhs of wire \ADC1:vn_ctl_0\[338] = zero[8]
Removing Lhs of wire \ADC1:vn_ctl_2\[339] = zero[8]
Removing Rhs of wire \ADC1:Net_188\[342] = \ADC1:Net_221\[343]
Removing Lhs of wire \ADC1:soc\[349] = zero[8]
Removing Lhs of wire \ADC1:tmpOE__Bypass_net_0\[367] = one[24]
Removing Lhs of wire \ADC1:Net_381\[382] = zero[8]
Removing Rhs of wire \QuadDec_Motor:Net_1275\[387] = \QuadDec_Motor:Cnt16:Net_49\[388]
Removing Rhs of wire \QuadDec_Motor:Net_1275\[387] = \QuadDec_Motor:Cnt16:CounterUDB:tc_reg_i\[445]
Removing Lhs of wire \QuadDec_Motor:Cnt16:Net_89\[390] = \QuadDec_Motor:Net_1251\[391]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:ctrl_capmode_1\[401] = zero[8]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:ctrl_capmode_0\[402] = zero[8]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:ctrl_enable\[414] = \QuadDec_Motor:Cnt16:CounterUDB:control_7\[406]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:capt_rising\[416] = zero[8]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:capt_falling\[417] = \QuadDec_Motor:Cnt16:CounterUDB:prevCapture\[415]
Removing Rhs of wire \QuadDec_Motor:Net_1260\[421] = \QuadDec_Motor:bQuadDec:state_2\[545]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:final_enable\[423] = \QuadDec_Motor:Cnt16:CounterUDB:control_7\[406]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:counter_enable\[424] = \QuadDec_Motor:Cnt16:CounterUDB:control_7\[406]
Removing Rhs of wire \QuadDec_Motor:Cnt16:CounterUDB:status_0\[425] = \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_status\[426]
Removing Rhs of wire \QuadDec_Motor:Cnt16:CounterUDB:status_1\[427] = \QuadDec_Motor:Cnt16:CounterUDB:per_zero\[428]
Removing Rhs of wire \QuadDec_Motor:Cnt16:CounterUDB:status_2\[429] = \QuadDec_Motor:Cnt16:CounterUDB:overflow_status\[430]
Removing Rhs of wire \QuadDec_Motor:Cnt16:CounterUDB:status_3\[431] = \QuadDec_Motor:Cnt16:CounterUDB:underflow_status\[432]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:status_4\[433] = \QuadDec_Motor:Cnt16:CounterUDB:hwCapture\[419]
Removing Rhs of wire \QuadDec_Motor:Cnt16:CounterUDB:status_5\[434] = \QuadDec_Motor:Cnt16:CounterUDB:fifo_full\[435]
Removing Rhs of wire \QuadDec_Motor:Cnt16:CounterUDB:status_6\[436] = \QuadDec_Motor:Cnt16:CounterUDB:fifo_nempty\[437]
Removing Rhs of wire \QuadDec_Motor:Cnt16:CounterUDB:overflow\[439] = \QuadDec_Motor:Cnt16:CounterUDB:per_FF\[440]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:underflow\[441] = \QuadDec_Motor:Cnt16:CounterUDB:status_1\[427]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:tc_i\[444] = \QuadDec_Motor:Cnt16:CounterUDB:reload_tc\[422]
Removing Rhs of wire \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_i\[446] = \QuadDec_Motor:Cnt16:CounterUDB:cmp_equal\[447]
Removing Rhs of wire \QuadDec_Motor:Net_1264\[450] = \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_reg_i\[449]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:dp_dir\[454] = \QuadDec_Motor:Net_1251\[391]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:cs_addr_2\[455] = \QuadDec_Motor:Net_1251\[391]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:cs_addr_1\[456] = \QuadDec_Motor:Cnt16:CounterUDB:count_enable\[453]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:cs_addr_0\[457] = \QuadDec_Motor:Cnt16:CounterUDB:reload\[420]
Removing Lhs of wire \QuadDec_Motor:Net_1290\[534] = \QuadDec_Motor:Net_1275\[387]
Removing Lhs of wire \QuadDec_Motor:bQuadDec:index_filt\[543] = \QuadDec_Motor:Net_1232\[544]
Removing Lhs of wire \QuadDec_Motor:Net_1232\[544] = one[24]
Removing Rhs of wire \QuadDec_Motor:bQuadDec:error\[546] = \QuadDec_Motor:bQuadDec:state_3\[547]
Removing Lhs of wire \QuadDec_Motor:bQuadDec:status_0\[550] = \QuadDec_Motor:Net_530\[551]
Removing Lhs of wire \QuadDec_Motor:bQuadDec:status_1\[552] = \QuadDec_Motor:Net_611\[553]
Removing Lhs of wire \QuadDec_Motor:bQuadDec:status_2\[554] = \QuadDec_Motor:Net_1260\[421]
Removing Lhs of wire \QuadDec_Motor:bQuadDec:status_3\[555] = \QuadDec_Motor:bQuadDec:error\[546]
Removing Lhs of wire \QuadDec_Motor:bQuadDec:status_4\[556] = zero[8]
Removing Lhs of wire \QuadDec_Motor:bQuadDec:status_5\[557] = zero[8]
Removing Lhs of wire \QuadDec_Motor:bQuadDec:status_6\[558] = zero[8]
Removing Lhs of wire \QuadDec_Motor:Net_1229\[562] = one[24]
Removing Lhs of wire \QuadDec_Motor:Net_1272\[563] = \QuadDec_Motor:Net_1264\[450]
Removing Rhs of wire \QuadDec_Shoulder:Net_1275\[569] = \QuadDec_Shoulder:Cnt16:Net_49\[570]
Removing Rhs of wire \QuadDec_Shoulder:Net_1275\[569] = \QuadDec_Shoulder:Cnt16:CounterUDB:tc_reg_i\[627]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:Net_89\[572] = \QuadDec_Shoulder:Net_1251\[573]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:ctrl_capmode_1\[583] = zero[8]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:ctrl_capmode_0\[584] = zero[8]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:ctrl_enable\[596] = \QuadDec_Shoulder:Cnt16:CounterUDB:control_7\[588]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:capt_rising\[598] = zero[8]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:capt_falling\[599] = \QuadDec_Shoulder:Cnt16:CounterUDB:prevCapture\[597]
Removing Rhs of wire \QuadDec_Shoulder:Net_1260\[603] = \QuadDec_Shoulder:bQuadDec:state_2\[741]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:final_enable\[605] = \QuadDec_Shoulder:Cnt16:CounterUDB:control_7\[588]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:counter_enable\[606] = \QuadDec_Shoulder:Cnt16:CounterUDB:control_7\[588]
Removing Rhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:status_0\[607] = \QuadDec_Shoulder:Cnt16:CounterUDB:cmp_out_status\[608]
Removing Rhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:status_1\[609] = \QuadDec_Shoulder:Cnt16:CounterUDB:per_zero\[610]
Removing Rhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:status_2\[611] = \QuadDec_Shoulder:Cnt16:CounterUDB:overflow_status\[612]
Removing Rhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:status_3\[613] = \QuadDec_Shoulder:Cnt16:CounterUDB:underflow_status\[614]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:status_4\[615] = \QuadDec_Shoulder:Cnt16:CounterUDB:hwCapture\[601]
Removing Rhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:status_5\[616] = \QuadDec_Shoulder:Cnt16:CounterUDB:fifo_full\[617]
Removing Rhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:status_6\[618] = \QuadDec_Shoulder:Cnt16:CounterUDB:fifo_nempty\[619]
Removing Rhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:overflow\[621] = \QuadDec_Shoulder:Cnt16:CounterUDB:per_FF\[622]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:underflow\[623] = \QuadDec_Shoulder:Cnt16:CounterUDB:status_1\[609]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:tc_i\[626] = \QuadDec_Shoulder:Cnt16:CounterUDB:reload_tc\[604]
Removing Rhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:cmp_out_i\[628] = \QuadDec_Shoulder:Cnt16:CounterUDB:cmp_equal\[629]
Removing Rhs of wire \QuadDec_Shoulder:Net_1264\[632] = \QuadDec_Shoulder:Cnt16:CounterUDB:cmp_out_reg_i\[631]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:dp_dir\[636] = \QuadDec_Shoulder:Net_1251\[573]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:cs_addr_2\[637] = \QuadDec_Shoulder:Net_1251\[573]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:cs_addr_1\[638] = \QuadDec_Shoulder:Cnt16:CounterUDB:count_enable\[635]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:cs_addr_0\[639] = \QuadDec_Shoulder:Cnt16:CounterUDB:reload\[602]
Removing Lhs of wire \QuadDec_Shoulder:Net_1290\[716] = \QuadDec_Shoulder:Net_1275\[569]
Removing Lhs of wire \QuadDec_Shoulder:bQuadDec:index_filt\[739] = \QuadDec_Shoulder:Net_1232\[740]
Removing Lhs of wire \QuadDec_Shoulder:Net_1232\[740] = one[24]
Removing Rhs of wire \QuadDec_Shoulder:bQuadDec:error\[742] = \QuadDec_Shoulder:bQuadDec:state_3\[743]
Removing Lhs of wire \QuadDec_Shoulder:bQuadDec:status_0\[746] = \QuadDec_Shoulder:Net_530\[747]
Removing Lhs of wire \QuadDec_Shoulder:bQuadDec:status_1\[748] = \QuadDec_Shoulder:Net_611\[749]
Removing Lhs of wire \QuadDec_Shoulder:bQuadDec:status_2\[750] = \QuadDec_Shoulder:Net_1260\[603]
Removing Lhs of wire \QuadDec_Shoulder:bQuadDec:status_3\[751] = \QuadDec_Shoulder:bQuadDec:error\[742]
Removing Lhs of wire \QuadDec_Shoulder:bQuadDec:status_4\[752] = zero[8]
Removing Lhs of wire \QuadDec_Shoulder:bQuadDec:status_5\[753] = zero[8]
Removing Lhs of wire \QuadDec_Shoulder:bQuadDec:status_6\[754] = zero[8]
Removing Lhs of wire \QuadDec_Shoulder:Net_1229\[758] = one[24]
Removing Lhs of wire \QuadDec_Shoulder:Net_1272\[759] = \QuadDec_Shoulder:Net_1264\[632]
Removing Lhs of wire tmpOE__ADC1_In_net_0[764] = one[24]
Removing Lhs of wire tmpOE__Motor_A_net_0[770] = one[24]
Removing Lhs of wire tmpOE__Motor_B_net_0[775] = one[24]
Removing Lhs of wire tmpOE__Shoulder_A_net_0[780] = one[24]
Removing Lhs of wire tmpOE__Shoulder_B_net_0[785] = one[24]
Removing Lhs of wire tmpOE__Shoulder_I_net_0[790] = one[24]
Removing Lhs of wire \Counter_1:Net_89\[806] = one[24]
Removing Lhs of wire \Counter_1:CounterUDB:ctrl_capmode_1\[815] = zero[8]
Removing Lhs of wire \Counter_1:CounterUDB:ctrl_capmode_0\[816] = zero[8]
Removing Lhs of wire \Counter_1:CounterUDB:ctrl_enable\[828] = \Counter_1:CounterUDB:control_7\[820]
Removing Lhs of wire \Counter_1:CounterUDB:capt_rising\[830] = zero[8]
Removing Lhs of wire \Counter_1:CounterUDB:capt_falling\[831] = \Counter_1:CounterUDB:prevCapture\[829]
Removing Rhs of wire \Counter_1:CounterUDB:reload\[834] = \Counter_1:CounterUDB:reload_tc\[835]
Removing Lhs of wire \Counter_1:CounterUDB:final_enable\[836] = \Counter_1:CounterUDB:control_7\[820]
Removing Lhs of wire \Counter_1:CounterUDB:counter_enable\[837] = \Counter_1:CounterUDB:control_7\[820]
Removing Rhs of wire \Counter_1:CounterUDB:status_0\[838] = \Counter_1:CounterUDB:cmp_out_status\[839]
Removing Rhs of wire \Counter_1:CounterUDB:status_1\[840] = \Counter_1:CounterUDB:per_zero\[841]
Removing Rhs of wire \Counter_1:CounterUDB:status_2\[842] = \Counter_1:CounterUDB:overflow_status\[843]
Removing Rhs of wire \Counter_1:CounterUDB:status_3\[844] = \Counter_1:CounterUDB:underflow_status\[845]
Removing Lhs of wire \Counter_1:CounterUDB:status_4\[846] = \Counter_1:CounterUDB:hwCapture\[833]
Removing Rhs of wire \Counter_1:CounterUDB:status_5\[847] = \Counter_1:CounterUDB:fifo_full\[848]
Removing Rhs of wire \Counter_1:CounterUDB:status_6\[849] = \Counter_1:CounterUDB:fifo_nempty\[850]
Removing Lhs of wire \Counter_1:CounterUDB:reset\[852] = zero[8]
Removing Lhs of wire \Counter_1:CounterUDB:dp_dir\[854] = one[24]
Removing Lhs of wire \Counter_1:CounterUDB:tc_i\[859] = \Counter_1:CounterUDB:reload\[834]
Removing Rhs of wire \Counter_1:CounterUDB:cmp_out_i\[861] = \Counter_1:CounterUDB:cmp_less\[862]
Removing Lhs of wire \Counter_1:CounterUDB:cs_addr_2\[868] = one[24]
Removing Lhs of wire \Counter_1:CounterUDB:cs_addr_1\[869] = \Counter_1:CounterUDB:count_enable\[867]
Removing Lhs of wire \Counter_1:CounterUDB:cs_addr_0\[870] = \Counter_1:CounterUDB:reload\[834]
Removing Lhs of wire tmpOE__Pin_1_net_0[1044] = one[24]
Removing Rhs of wire Net_578[1052] = \GlitchFilter_1:state_0\[1057]
Removing Lhs of wire \GlitchFilter_1:genblk2:Counter0:DP:cs_addr_2\[1060] = zero[8]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1093] = zero[8]
Removing Lhs of wire Net_468D[1098] = zero[8]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1108] = \UART:BUART:rx_bitclk_pre\[154]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1117] = \UART:BUART:rx_parity_error_pre\[231]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1118] = zero[8]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:prevCapture\\D\[1123] = zero[8]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\\D\[1124] = \QuadDec_Motor:Cnt16:CounterUDB:overflow\[439]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\\D\[1125] = \QuadDec_Motor:Cnt16:CounterUDB:status_1\[427]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:tc_reg_i\\D\[1126] = \QuadDec_Motor:Cnt16:CounterUDB:reload_tc\[422]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:prevCompare\\D\[1127] = \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_i\[446]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1128] = \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_i\[446]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\\D\[1129] = \QuadDec_Motor:Net_1203\[452]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:prevCapture\\D\[1136] = zero[8]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:overflow_reg_i\\D\[1137] = \QuadDec_Shoulder:Cnt16:CounterUDB:overflow\[621]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:underflow_reg_i\\D\[1138] = \QuadDec_Shoulder:Cnt16:CounterUDB:status_1\[609]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:tc_reg_i\\D\[1139] = \QuadDec_Shoulder:Cnt16:CounterUDB:reload_tc\[604]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:prevCompare\\D\[1140] = \QuadDec_Shoulder:Cnt16:CounterUDB:cmp_out_i\[628]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1141] = \QuadDec_Shoulder:Cnt16:CounterUDB:cmp_out_i\[628]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:count_stored_i\\D\[1142] = \QuadDec_Shoulder:Net_1203\[634]
Removing Lhs of wire \Counter_1:CounterUDB:prevCapture\\D\[1150] = zero[8]
Removing Lhs of wire \Counter_1:CounterUDB:overflow_reg_i\\D\[1151] = \Counter_1:CounterUDB:overflow\[853]
Removing Lhs of wire \Counter_1:CounterUDB:underflow_reg_i\\D\[1152] = \Counter_1:CounterUDB:underflow\[856]
Removing Lhs of wire \Counter_1:CounterUDB:tc_reg_i\\D\[1153] = \Counter_1:CounterUDB:reload\[834]
Removing Lhs of wire \Counter_1:CounterUDB:prevCompare\\D\[1154] = \Counter_1:CounterUDB:cmp_out_i\[861]
Removing Lhs of wire \Counter_1:CounterUDB:cmp_out_reg_i\\D\[1155] = \Counter_1:CounterUDB:cmp_out_i\[861]
Removing Lhs of wire \Counter_1:CounterUDB:count_stored_i\\D\[1156] = Net_524[798]

------------------------------------------------------
Aliased 0 equations, 255 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\QuadDec_Motor:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_Motor:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_Motor:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_Motor:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_Motor:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_Motor:Cnt16:CounterUDB:status_1\
	OR \QuadDec_Motor:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_Motor:Net_1151\' (cost = 0):
\QuadDec_Motor:Net_1151\ <= (not \QuadDec_Motor:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_Motor:Net_1287\' (cost = 0):
\QuadDec_Motor:Net_1287\ <= (not \QuadDec_Motor:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_Shoulder:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_Shoulder:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_Shoulder:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_Shoulder:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_Shoulder:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_Shoulder:Cnt16:CounterUDB:status_1\
	OR \QuadDec_Shoulder:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_Shoulder:bQuadDec:A_j\' (cost = 1):
\QuadDec_Shoulder:bQuadDec:A_j\ <= ((\QuadDec_Shoulder:bQuadDec:quad_A_delayed_0\ and \QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\ and \QuadDec_Shoulder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Shoulder:bQuadDec:A_k\' (cost = 3):
\QuadDec_Shoulder:bQuadDec:A_k\ <= ((not \QuadDec_Shoulder:bQuadDec:quad_A_delayed_0\ and not \QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\ and not \QuadDec_Shoulder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Shoulder:bQuadDec:B_j\' (cost = 1):
\QuadDec_Shoulder:bQuadDec:B_j\ <= ((\QuadDec_Shoulder:bQuadDec:quad_B_delayed_0\ and \QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\ and \QuadDec_Shoulder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Shoulder:bQuadDec:B_k\' (cost = 3):
\QuadDec_Shoulder:bQuadDec:B_k\ <= ((not \QuadDec_Shoulder:bQuadDec:quad_B_delayed_0\ and not \QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\ and not \QuadDec_Shoulder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Shoulder:Net_1151\' (cost = 0):
\QuadDec_Shoulder:Net_1151\ <= (not \QuadDec_Shoulder:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_Shoulder:Net_1287\' (cost = 0):
\QuadDec_Shoulder:Net_1287\ <= (not \QuadDec_Shoulder:Net_1264\);

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_1:CounterUDB:capt_either_edge\ <= (\Counter_1:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:overflow\' (cost = 0):
\Counter_1:CounterUDB:overflow\ <= (\Counter_1:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:underflow\' (cost = 0):
\Counter_1:CounterUDB:underflow\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\QuadDec_Motor:Net_1248\' (cost = 2):
\QuadDec_Motor:Net_1248\ <= ((not \QuadDec_Motor:Net_1264\ and \QuadDec_Motor:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_Shoulder:Net_1248\' (cost = 2):
\QuadDec_Shoulder:Net_1248\ <= ((not \QuadDec_Shoulder:Net_1264\ and \QuadDec_Shoulder:Net_1275\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_80 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_80 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_80 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_80 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_80 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 50 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \QuadDec_Motor:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec_Shoulder:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \Counter_1:CounterUDB:hwCapture\ to zero
Aliasing \Counter_1:CounterUDB:status_3\ to zero
Aliasing \Counter_1:CounterUDB:underflow\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[118] = \UART:BUART:rx_bitclk\[166]
Removing Lhs of wire \UART:BUART:rx_status_0\[217] = zero[8]
Removing Lhs of wire \UART:BUART:rx_status_6\[226] = zero[8]
Removing Lhs of wire \ADC1:Net_188\[342] = \ADC1:Net_376\[341]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:hwCapture\[419] = zero[8]
Removing Lhs of wire \QuadDec_Shoulder:Cnt16:CounterUDB:hwCapture\[601] = zero[8]
Removing Lhs of wire \Counter_1:CounterUDB:hwCapture\[833] = zero[8]
Removing Rhs of wire \Counter_1:CounterUDB:reload\[834] = \Counter_1:CounterUDB:per_equal\[855]
Removing Lhs of wire \Counter_1:CounterUDB:status_3\[844] = zero[8]
Removing Lhs of wire \Counter_1:CounterUDB:underflow\[856] = zero[8]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1100] = \UART:BUART:tx_ctrl_mark_last\[109]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1112] = zero[8]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1113] = zero[8]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1115] = zero[8]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1116] = \UART:BUART:rx_markspace_pre\[230]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1121] = \UART:BUART:rx_parity_bit\[236]

------------------------------------------------------
Aliased 0 equations, 16 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_80 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_80 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Albert\Documents\6115_fp\IWP.cydsn\IWP.cyprj -dcpsoc3 IWP.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.499ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 15 May 2018 18:01:05
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Albert\Documents\6115_fp\IWP.cydsn\IWP.cyprj -d CY8C5868AXI-LP035 IWP.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_468 from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_Motor:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_Shoulder:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Counter_1:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Counter_1:CounterUDB:underflow_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_Enc_Motor'. Fanout=3, Signal=Net_447
    Digital Clock 1: Automatic-assigning  clock 'Clock_Enc_Shoulder'. Fanout=3, Signal=Net_442
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=3, Signal=Net_504
    Digital Clock 3: Automatic-assigning  clock 'ADC1_theACLK'. Fanout=1, Signal=\ADC1:Net_376\
    Digital Clock 4: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_570
    Digital Clock 5: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_503
    Digital Clock 6: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 7: Automatic-assigning  clock 'Clock_4'. Fanout=1, Signal=Net_577
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Enc_Motor was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Enc_Motor, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_Enc_Motor was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Enc_Motor, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_Enc_Motor was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Enc_Motor, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Shoulder:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Enc_Shoulder was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Enc_Shoulder, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Shoulder:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_Enc_Shoulder was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Enc_Shoulder, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Shoulder:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_Enc_Shoulder was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Enc_Shoulder, EnableOut: Constant 1
    UDB Clk/Enable \Counter_1:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Counter_1:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: RX(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_Shoulder:Net_1264\, Duplicate of \QuadDec_Shoulder:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_Shoulder:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Shoulder:Net_1264\ (fanout=2)

    Removing \QuadDec_Motor:Net_1264\, Duplicate of \QuadDec_Motor:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_Motor:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RX(0)__PA ,
            fb => Net_80 ,
            pad => RX(0)_PAD );

    Pin : Name = TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TX(0)__PA ,
            pin_input => Net_194 ,
            pad => TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC1:Bypass(0)\__PA ,
            analog_term => \ADC1:Net_210\ ,
            pad => \ADC1:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = ADC1_In(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC1_In(0)__PA ,
            analog_term => Net_405 ,
            pad => ADC1_In(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_A(0)__PA ,
            fb => Net_444 ,
            pad => Motor_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_B(0)__PA ,
            fb => Net_445 ,
            pad => Motor_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Shoulder_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Shoulder_A(0)__PA ,
            fb => Net_439 ,
            pad => Shoulder_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Shoulder_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Shoulder_B(0)__PA ,
            fb => Net_440 ,
            pad => Shoulder_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Shoulder_I(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Shoulder_I(0)__PA ,
            pad => Shoulder_I(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            fb => Net_579 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_Shoulder:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Shoulder:Net_1251\ * !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\
            + \QuadDec_Shoulder:Net_1251\ * !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + \QuadDec_Shoulder:Net_1251\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + \QuadDec_Shoulder:Net_1251\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
        );
        Output = \QuadDec_Shoulder:Net_1251_split\ (fanout=1)

    MacroCell: Name=Net_194, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_194 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_80 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Motor:Net_1203\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Net_1275\ * \QuadDec_Motor:Net_1251\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Net_1275\ * !\QuadDec_Motor:Net_1251\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_Shoulder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Shoulder:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Shoulder:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_Shoulder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Shoulder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Shoulder:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_Shoulder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Shoulder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Shoulder:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Shoulder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Shoulder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Shoulder:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_Shoulder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Shoulder:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Shoulder:Net_1203\
        );
        Output = \QuadDec_Shoulder:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_Shoulder:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:Net_1275\ * \QuadDec_Shoulder:Net_1251\ * 
              !\QuadDec_Shoulder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Shoulder:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_Shoulder:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:Net_1275\ * !\QuadDec_Shoulder:Net_1251\ * 
              !\QuadDec_Shoulder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Shoulder:Net_611\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\ * 
              !\Counter_1:CounterUDB:prevCompare\
        );
        Output = \Counter_1:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:reload\ * 
              !\Counter_1:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_1:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_524 * \Counter_1:CounterUDB:control_7\ * 
              !\Counter_1:CounterUDB:count_stored_i\
        );
        Output = \Counter_1:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\QuadDec_Motor:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_444
        );
        Output = \QuadDec_Motor:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_445
        );
        Output = \QuadDec_Motor:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_Shoulder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_439
        );
        Output = \QuadDec_Shoulder:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Shoulder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Shoulder:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Shoulder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_440
        );
        Output = \QuadDec_Shoulder:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Shoulder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Shoulder:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_80
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_80 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_80 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_80
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_80 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_80 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\QuadDec_Shoulder:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_Shoulder:Net_1260\ * \QuadDec_Shoulder:Net_1203\ * 
              \QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
        );
        Output = \QuadDec_Shoulder:Net_1203_split\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_80
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_80
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Motor:Net_1251\ * !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:Net_1251\ * !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:Net_1251\ * !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\
            + \QuadDec_Motor:Net_1251_split\
        );
        Output = \QuadDec_Motor:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_Motor:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Motor:Net_1251\ * !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\
            + \QuadDec_Motor:Net_1251\ * !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:Net_1251\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:Net_1251\ * \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Net_1203\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:Net_1203_split\
        );
        Output = \QuadDec_Motor:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_Motor:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Motor:Net_1260\ * !\QuadDec_Motor:bQuadDec:error\
            + !\QuadDec_Motor:Net_1260\ * !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_Motor:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_Motor:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_Motor:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              \QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\QuadDec_Shoulder:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Shoulder:Net_1251\ * !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + \QuadDec_Shoulder:Net_1251\ * !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + \QuadDec_Shoulder:Net_1251\ * !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\
            + \QuadDec_Shoulder:Net_1251_split\
        );
        Output = \QuadDec_Shoulder:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_Shoulder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Shoulder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Shoulder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Shoulder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Shoulder:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Shoulder:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Shoulder:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Shoulder:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_Shoulder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Shoulder:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_Motor:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_Motor:Net_1260\ * \QuadDec_Motor:Net_1203\ * 
              \QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QuadDec_Shoulder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:Net_1203\
        );
        Output = \QuadDec_Shoulder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Shoulder:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + \QuadDec_Shoulder:Net_1203_split\
        );
        Output = \QuadDec_Shoulder:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_Shoulder:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Shoulder:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\
            + \QuadDec_Shoulder:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Shoulder:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_Shoulder:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Shoulder:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\
            + \QuadDec_Shoulder:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Shoulder:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_Shoulder:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:bQuadDec:error\
            + !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
        );
        Output = \QuadDec_Shoulder:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_Shoulder:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
        );
        Output = \QuadDec_Shoulder:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_Shoulder:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\
            + !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
        );
        Output = \QuadDec_Shoulder:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_Shoulder:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\
            + !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              \QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
        );
        Output = \QuadDec_Shoulder:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\Counter_1:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_504) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:reload\
        );
        Output = \Counter_1:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_504) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\
        );
        Output = \Counter_1:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_504) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_524
        );
        Output = \Counter_1:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_578, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_579 * \GlitchFilter_1:counter_done_0\
            + Net_578 * !\GlitchFilter_1:counter_done_0\
        );
        Output = Net_578 (fanout=3)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_447 ,
            cs_addr_2 => \QuadDec_Motor:Net_1251\ ,
            cs_addr_1 => \QuadDec_Motor:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Motor:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_447 ,
            cs_addr_2 => \QuadDec_Motor:Net_1251\ ,
            cs_addr_1 => \QuadDec_Motor:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Motor:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_Motor:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_Motor:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_Motor:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_Motor:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_442 ,
            cs_addr_2 => \QuadDec_Shoulder:Net_1251\ ,
            cs_addr_1 => \QuadDec_Shoulder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Shoulder:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_442 ,
            cs_addr_2 => \QuadDec_Shoulder:Net_1251\ ,
            cs_addr_1 => \QuadDec_Shoulder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Shoulder:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_Shoulder:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_Shoulder:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_Shoulder:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_Shoulder:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_Shoulder:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Counter_1:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_504 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
            chain_out => \Counter_1:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter_1:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Counter_1:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_504 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
            chain_in => \Counter_1:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Counter_1:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_1:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Counter_1:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Counter_1:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_504 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
            chain_in => \Counter_1:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Counter_1:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_1:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Counter_1:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Counter_1:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_504 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
            ce0_comb => \Counter_1:CounterUDB:reload\ ,
            z0_comb => \Counter_1:CounterUDB:status_1\ ,
            cl1_comb => \Counter_1:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_1:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_1:CounterUDB:status_5\ ,
            chain_in => \Counter_1:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_1:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\GlitchFilter_1:genblk2:Counter0:DP:u0\
        PORT MAP (
            clock => Net_577 ,
            cs_addr_1 => Net_579 ,
            cs_addr_0 => Net_578 ,
            z0_comb => \GlitchFilter_1:counter_done_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00001001"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ ,
            interrupt => Net_262 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_263 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_Motor:Net_1260\ ,
            clock => Net_447 ,
            status_6 => \QuadDec_Motor:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_Motor:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_Motor:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_Motor:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_Motor:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_Motor:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Motor:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_447 ,
            status_3 => \QuadDec_Motor:bQuadDec:error\ ,
            status_2 => \QuadDec_Motor:Net_1260\ ,
            status_1 => \QuadDec_Motor:Net_611\ ,
            status_0 => \QuadDec_Motor:Net_530\ ,
            interrupt => Net_448 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_Shoulder:Net_1260\ ,
            clock => Net_442 ,
            status_6 => \QuadDec_Shoulder:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_Shoulder:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_Shoulder:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_Shoulder:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_Shoulder:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_Shoulder:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Shoulder:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_442 ,
            status_3 => \QuadDec_Shoulder:bQuadDec:error\ ,
            status_2 => \QuadDec_Shoulder:Net_1260\ ,
            status_1 => \QuadDec_Shoulder:Net_611\ ,
            status_0 => \QuadDec_Shoulder:Net_530\ ,
            interrupt => Net_443 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_1:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_504 ,
            status_6 => \Counter_1:CounterUDB:status_6\ ,
            status_5 => \Counter_1:CounterUDB:status_5\ ,
            status_2 => \Counter_1:CounterUDB:status_2\ ,
            status_1 => \Counter_1:CounterUDB:status_1\ ,
            status_0 => \Counter_1:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => Net_504 ,
            in => Net_503_local ,
            out => Net_524 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QuadDec_Motor:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_447 ,
            control_7 => \QuadDec_Motor:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_Motor:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_Motor:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_Motor:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_Motor:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_Motor:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_Motor:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_Motor:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_Shoulder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_442 ,
            control_7 => \QuadDec_Shoulder:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_Shoulder:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_Shoulder:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_Shoulder:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_Shoulder:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_Shoulder:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_Shoulder:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_Shoulder:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter_1:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_504 ,
            control_7 => \Counter_1:CounterUDB:control_7\ ,
            control_6 => \Counter_1:CounterUDB:control_6\ ,
            control_5 => \Counter_1:CounterUDB:control_5\ ,
            control_4 => \Counter_1:CounterUDB:control_4\ ,
            control_3 => \Counter_1:CounterUDB:control_3\ ,
            control_2 => \Counter_1:CounterUDB:control_2\ ,
            control_1 => \Counter_1:CounterUDB:control_1\ ,
            control_0 => \Counter_1:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =rx_int
        PORT MAP (
            interrupt => Net_263 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =tx_int
        PORT MAP (
            interrupt => Net_262 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =\ADC1:IRQ\
        PORT MAP (
            interrupt => Net_566 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_Motor:isr\
        PORT MAP (
            interrupt => Net_448 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_Shoulder:isr\
        PORT MAP (
            interrupt => Net_443 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_570_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_578 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    7 :   25 :   32 : 21.88 %
IO                            :   20 :   52 :   72 : 27.78 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   82 :  110 :  192 : 42.71 %
  Unique P-terms              :  150 :  234 :  384 : 39.06 %
  Total P-terms               :  171 :      :      :        
  Datapath Cells              :   12 :   12 :   24 : 50.00 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    7 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.156ms
Tech Mapping phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : ADC1_In(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Motor_A(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Motor_B(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Pin_1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Shoulder_A(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Shoulder_B(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Shoulder_I(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : TX(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC1:Bypass(0)\ (fixed, SAR-ExtVref)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC1:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC1:vRef_Vdda_1\
Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : ADC1_In(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Motor_A(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Motor_B(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Pin_1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Shoulder_A(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Shoulder_B(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Shoulder_I(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : TX(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC1:Bypass(0)\ (fixed, SAR-ExtVref)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC1:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC1:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_405 {
    sar_1_vplus
    agr4_x_sar_1_vplus
    agr4
    agr4_x_p3_0
    p3_0
  }
  Net: \ADC1:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC1:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: \ADC1:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
}
Map of item to net {
  sar_1_vplus                                      -> Net_405
  agr4_x_sar_1_vplus                               -> Net_405
  agr4                                             -> Net_405
  agr4_x_p3_0                                      -> Net_405
  p3_0                                             -> Net_405
  sar_1_vrefhi                                     -> \ADC1:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC1:Net_126\
  sar_1_vminus                                     -> \ADC1:Net_126\
  p0_2                                             -> \ADC1:Net_210\
  p0_2_exvref                                      -> \ADC1:Net_210\
  common_sar_vref_vdda/2                           -> \ADC1:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC1:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC1:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC1:Net_235\
  sar_1_vref                                       -> \ADC1:Net_235\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   36 :   12 :   48 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.89
                   Pterms :            4.75
               Macrocells :            2.28
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         18 :      10.72 :       4.56
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Shoulder:Net_1260\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:bQuadDec:error\
            + !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
        );
        Output = \QuadDec_Shoulder:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Shoulder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Shoulder:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Shoulder:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\
            + !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              \QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
        );
        Output = \QuadDec_Shoulder:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Shoulder:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Shoulder:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\
            + \QuadDec_Shoulder:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Shoulder:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Shoulder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_439
        );
        Output = \QuadDec_Shoulder:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ ,
        interrupt => Net_262 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Shoulder:bQuadDec:error\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
        );
        Output = \QuadDec_Shoulder:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor:Net_1251\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Motor:Net_1251\ * !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:Net_1251\ * !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:Net_1251\ * !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\
            + \QuadDec_Motor:Net_1251_split\
        );
        Output = \QuadDec_Motor:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Shoulder:Net_1251\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Shoulder:Net_1251\ * !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + \QuadDec_Shoulder:Net_1251\ * !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + \QuadDec_Shoulder:Net_1251\ * !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\
            + \QuadDec_Shoulder:Net_1251_split\
        );
        Output = \QuadDec_Shoulder:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_194, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_194 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor:Net_530\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Net_1275\ * \QuadDec_Motor:Net_1251\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Shoulder:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Shoulder:Net_1251\ * !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\
            + \QuadDec_Shoulder:Net_1251\ * !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + \QuadDec_Shoulder:Net_1251\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + \QuadDec_Shoulder:Net_1251\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
        );
        Output = \QuadDec_Shoulder:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_Motor:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_447 ,
        status_3 => \QuadDec_Motor:bQuadDec:error\ ,
        status_2 => \QuadDec_Motor:Net_1260\ ,
        status_1 => \QuadDec_Motor:Net_611\ ,
        status_0 => \QuadDec_Motor:Net_530\ ,
        interrupt => Net_448 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor:Net_611\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Net_1275\ * !\QuadDec_Motor:Net_1251\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor:Net_1275\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Motor:Net_1251\ * !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\
            + \QuadDec_Motor:Net_1251\ * !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:Net_1251\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:Net_1251\ * \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor:Net_1203\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:Net_1203_split\
        );
        Output = \QuadDec_Motor:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_Motor:Net_1260\ * \QuadDec_Motor:Net_1203\ * 
              \QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_1:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_504 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
        chain_out => \Counter_1:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter_1:CounterUDB:sC32:counterdp:u1\

statusicell: Name =\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_Motor:Net_1260\ ,
        clock => Net_447 ,
        status_6 => \QuadDec_Motor:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_Motor:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_Motor:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_Motor:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_Motor:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_Motor:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_Motor:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_447 ,
        control_7 => \QuadDec_Motor:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_Motor:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_Motor:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_Motor:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_Motor:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_Motor:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_Motor:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_Motor:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Counter_1:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_504) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\
        );
        Output = \Counter_1:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_1:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\ * 
              !\Counter_1:CounterUDB:prevCompare\
        );
        Output = \Counter_1:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              \QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_1:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_504 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
        ce0_comb => \Counter_1:CounterUDB:reload\ ,
        z0_comb => \Counter_1:CounterUDB:status_1\ ,
        cl1_comb => \Counter_1:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_1:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_1:CounterUDB:status_5\ ,
        chain_in => \Counter_1:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_1:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\Counter_1:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_504 ,
        status_6 => \Counter_1:CounterUDB:status_6\ ,
        status_5 => \Counter_1:CounterUDB:status_5\ ,
        status_2 => \Counter_1:CounterUDB:status_2\ ,
        status_1 => \Counter_1:CounterUDB:status_1\ ,
        status_0 => \Counter_1:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_445
        );
        Output = \QuadDec_Motor:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_1:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:reload\ * 
              !\Counter_1:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_1:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor:Net_1260\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Motor:Net_1260\ * !\QuadDec_Motor:bQuadDec:error\
            + !\QuadDec_Motor:Net_1260\ * !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_447 ,
        cs_addr_2 => \QuadDec_Motor:Net_1251\ ,
        cs_addr_1 => \QuadDec_Motor:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Motor:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_Motor:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_Motor:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_Motor:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_Motor:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_Shoulder:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_442 ,
        status_3 => \QuadDec_Shoulder:bQuadDec:error\ ,
        status_2 => \QuadDec_Shoulder:Net_1260\ ,
        status_1 => \QuadDec_Shoulder:Net_611\ ,
        status_0 => \QuadDec_Shoulder:Net_530\ ,
        interrupt => Net_443 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Shoulder:Net_611\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:Net_1275\ * !\QuadDec_Shoulder:Net_1251\ * 
              !\QuadDec_Shoulder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Shoulder:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Shoulder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Shoulder:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Shoulder:Net_1203\
        );
        Output = \QuadDec_Shoulder:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_1:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_504) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:reload\
        );
        Output = \Counter_1:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Shoulder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:Net_1203\
        );
        Output = \QuadDec_Shoulder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Shoulder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_440
        );
        Output = \QuadDec_Shoulder:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\QuadDec_Shoulder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_442 ,
        control_7 => \QuadDec_Shoulder:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_Shoulder:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_Shoulder:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_Shoulder:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_Shoulder:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_Shoulder:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_Shoulder:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_Shoulder:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Shoulder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Shoulder:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Shoulder:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_Shoulder:Net_1275\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Shoulder:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Shoulder:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Shoulder:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Shoulder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Shoulder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Shoulder:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_442 ,
        cs_addr_2 => \QuadDec_Shoulder:Net_1251\ ,
        cs_addr_1 => \QuadDec_Shoulder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Shoulder:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_Shoulder:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_Shoulder:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_Shoulder:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_Shoulder:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_Shoulder:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_Shoulder:Net_1260\ ,
        clock => Net_442 ,
        status_6 => \QuadDec_Shoulder:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_Shoulder:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_Shoulder:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_Shoulder:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_Shoulder:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_Shoulder:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Shoulder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Shoulder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Shoulder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Shoulder:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Shoulder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Shoulder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Shoulder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Shoulder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Shoulder:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Shoulder:Net_530\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:Net_1275\ * \QuadDec_Shoulder:Net_1251\ * 
              !\QuadDec_Shoulder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Shoulder:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_578, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_579 * \GlitchFilter_1:counter_done_0\
            + Net_578 * !\GlitchFilter_1:counter_done_0\
        );
        Output = Net_578 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Shoulder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Shoulder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Shoulder:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\GlitchFilter_1:genblk2:Counter0:DP:u0\
    PORT MAP (
        clock => Net_577 ,
        cs_addr_1 => Net_579 ,
        cs_addr_0 => Net_578 ,
        z0_comb => \GlitchFilter_1:counter_done_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00001001"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Motor:Net_1203\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Shoulder:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\
            + !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
        );
        Output = \QuadDec_Shoulder:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_444
        );
        Output = \QuadDec_Motor:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Net_1203\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_1:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_504 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
        chain_in => \Counter_1:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Counter_1:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_1:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Counter_1:CounterUDB:sC32:counterdp:u2\

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => Net_504 ,
        in => Net_503_local ,
        out => Net_524 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Shoulder:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_Shoulder:Net_1260\ * \QuadDec_Shoulder:Net_1203\ * 
              \QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              \QuadDec_Shoulder:bQuadDec:state_0\
            + !\QuadDec_Shoulder:Net_1260\ * 
              \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              \QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + \QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
        );
        Output = \QuadDec_Shoulder:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Shoulder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Shoulder:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Shoulder:Net_1203\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Shoulder:bQuadDec:quad_A_filt\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Shoulder:bQuadDec:error\ * 
              !\QuadDec_Shoulder:bQuadDec:state_1\ * 
              !\QuadDec_Shoulder:bQuadDec:state_0\
            + \QuadDec_Shoulder:Net_1203_split\
        );
        Output = \QuadDec_Shoulder:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Shoulder:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_442) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Shoulder:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_filt\
            + \QuadDec_Shoulder:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Shoulder:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Shoulder:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Shoulder:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_1:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_504 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
        chain_in => \Counter_1:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Counter_1:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_1:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Counter_1:CounterUDB:sC32:counterdp:u3\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Counter_1:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_524 * \Counter_1:CounterUDB:control_7\ * 
              !\Counter_1:CounterUDB:count_stored_i\
        );
        Output = \Counter_1:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_1:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_504) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_524
        );
        Output = \Counter_1:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_447 ,
        cs_addr_2 => \QuadDec_Motor:Net_1251\ ,
        cs_addr_1 => \QuadDec_Motor:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Motor:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\Counter_1:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_504 ,
        control_7 => \Counter_1:CounterUDB:control_7\ ,
        control_6 => \Counter_1:CounterUDB:control_6\ ,
        control_5 => \Counter_1:CounterUDB:control_5\ ,
        control_4 => \Counter_1:CounterUDB:control_4\ ,
        control_3 => \Counter_1:CounterUDB:control_3\ ,
        control_2 => \Counter_1:CounterUDB:control_2\ ,
        control_1 => \Counter_1:CounterUDB:control_1\ ,
        control_0 => \Counter_1:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_80 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_80
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_80 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_80
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_80
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_80 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_80 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_80
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_442 ,
        cs_addr_2 => \QuadDec_Shoulder:Net_1251\ ,
        cs_addr_1 => \QuadDec_Shoulder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Shoulder:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_263 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=10, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_80 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC1:IRQ\
        PORT MAP (
            interrupt => Net_566 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\QuadDec_Motor:isr\
        PORT MAP (
            interrupt => Net_448 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\QuadDec_Shoulder:isr\
        PORT MAP (
            interrupt => Net_443 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_578 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_570_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =rx_int
        PORT MAP (
            interrupt => Net_263 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =tx_int
        PORT MAP (
            interrupt => Net_262 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RX(0)__PA ,
        fb => Net_80 ,
        pad => RX(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC1:Bypass(0)\__PA ,
        analog_term => \ADC1:Net_210\ ,
        pad => \ADC1:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = ADC1_In(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADC1_In(0)__PA ,
        analog_term => Net_405 ,
        pad => ADC1_In(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TX(0)__PA ,
        pin_input => Net_194 ,
        pad => TX(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Shoulder_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Shoulder_A(0)__PA ,
        fb => Net_439 ,
        pad => Shoulder_A(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Shoulder_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Shoulder_B(0)__PA ,
        fb => Net_440 ,
        pad => Shoulder_B(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Shoulder_I(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Shoulder_I(0)__PA ,
        pad => Shoulder_I(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Motor_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_A(0)__PA ,
        fb => Net_444 ,
        pad => Motor_A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Motor_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_B(0)__PA ,
        fb => Net_445 ,
        pad => Motor_B(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
[IoId=6]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        fb => Net_579 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_447 ,
            dclk_0 => Net_447_local ,
            dclk_glb_1 => Net_442 ,
            dclk_1 => Net_442_local ,
            dclk_glb_2 => Net_504 ,
            dclk_2 => Net_504_local ,
            dclk_glb_3 => \ADC1:Net_376\ ,
            dclk_3 => \ADC1:Net_376_local\ ,
            dclk_glb_4 => Net_570 ,
            dclk_4 => Net_570_local ,
            dclk_glb_5 => Net_503 ,
            dclk_5 => Net_503_local ,
            dclk_glb_6 => \UART:Net_9\ ,
            dclk_6 => \UART:Net_9_local\ ,
            dclk_glb_7 => Net_577 ,
            dclk_7 => Net_577_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC1:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC1:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC1:ADC_SAR\
        PORT MAP (
            vplus => Net_405 ,
            vminus => \ADC1:Net_126\ ,
            ext_pin => \ADC1:Net_210\ ,
            vrefhi_out => \ADC1:Net_126\ ,
            vref => \ADC1:Net_235\ ,
            clk_udb => \ADC1:Net_376_local\ ,
            irq => \ADC1:Net_252\ ,
            next => Net_564 ,
            data_out_udb_11 => \ADC1:Net_207_11\ ,
            data_out_udb_10 => \ADC1:Net_207_10\ ,
            data_out_udb_9 => \ADC1:Net_207_9\ ,
            data_out_udb_8 => \ADC1:Net_207_8\ ,
            data_out_udb_7 => \ADC1:Net_207_7\ ,
            data_out_udb_6 => \ADC1:Net_207_6\ ,
            data_out_udb_5 => \ADC1:Net_207_5\ ,
            data_out_udb_4 => \ADC1:Net_207_4\ ,
            data_out_udb_3 => \ADC1:Net_207_3\ ,
            data_out_udb_2 => \ADC1:Net_207_2\ ,
            data_out_udb_1 => \ADC1:Net_207_1\ ,
            data_out_udb_0 => \ADC1:Net_207_0\ ,
            eof_udb => Net_566 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-----------------------
   0 |   0 |       |      NONE |     HI_Z_DIGITAL |            RX(0) | FB(Net_80)
     |   2 |     * |      NONE |      HI_Z_ANALOG | \ADC1:Bypass(0)\ | Analog(\ADC1:Net_210\)
-----+-----+-------+-----------+------------------+------------------+-----------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+-----------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |       ADC1_In(0) | Analog(Net_405)
     |   2 |     * |      NONE |         CMOS_OUT |            TX(0) | In(Net_194)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |    Shoulder_A(0) | FB(Net_439)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |    Shoulder_B(0) | FB(Net_440)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |    Shoulder_I(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |       Motor_A(0) | FB(Net_444)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |       Motor_B(0) | FB(Net_445)
-----+-----+-------+-----------+------------------+------------------+-----------------------
   6 |   6 |     * |      NONE |     HI_Z_DIGITAL |         Pin_1(0) | FB(Net_579)
---------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.046ms
Digital Placement phase: Elapsed time ==> 2s.749ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "IWP_r.vh2" --pcf-path "IWP.pco" --des-name "IWP" --dsf-path "IWP.dsf" --sdc-path "IWP.sdc" --lib-path "IWP_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.615ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.203ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in IWP_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.578ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.223ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.958ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.958ms
API generation phase: Elapsed time ==> 1s.588ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
