const e=JSON.parse('{"key":"v-65e0fcce","path":"/train/eda/chip-circuit/Part_3-chip_flow/3_4_clock_tree.html","title":"3.5 时钟树综合","lang":"zh-CN","frontmatter":{"title":"3.5 时钟树综合","order":4},"headers":[{"level":2,"title":"1 时钟信号的生成","slug":"_1-时钟信号的生成","link":"#_1-时钟信号的生成","children":[]},{"level":2,"title":"2 时钟信号的定义","slug":"_2-时钟信号的定义","link":"#_2-时钟信号的定义","children":[{"level":3,"title":"（1）时钟的定义","slug":"_1-时钟的定义","link":"#_1-时钟的定义","children":[]},{"level":3,"title":"（2）时钟信号延迟(latency)","slug":"_2-时钟信号延迟-latency","link":"#_2-时钟信号延迟-latency","children":[]},{"level":3,"title":"（3）时钟信号抖动（jitter）","slug":"_3-时钟信号抖动-jitter","link":"#_3-时钟信号抖动-jitter","children":[]},{"level":3,"title":"（4）时钟信号偏差（skew）","slug":"_4-时钟信号偏差-skew","link":"#_4-时钟信号偏差-skew","children":[]}]},{"level":2,"title":"2 时钟树综合问题介绍","slug":"_2-时钟树综合问题介绍","link":"#_2-时钟树综合问题介绍","children":[]},{"level":2,"title":"时钟树综合实现方式","slug":"时钟树综合实现方式","link":"#时钟树综合实现方式","children":[{"level":3,"title":"（1）插入缓冲器 buffer","slug":"_1-插入缓冲器-buffer","link":"#_1-插入缓冲器-buffer","children":[]},{"level":3,"title":"（2）构建线网拓扑","slug":"_2-构建线网拓扑","link":"#_2-构建线网拓扑","children":[]}]}],"git":{"createdTime":1721213548000,"updatedTime":1721213548000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":1}]},"readingTime":{"minutes":11.67,"words":3500},"filePathRelative":"train/eda/chip-circuit/Part_3-chip_flow/3_4_clock_tree.md","localizedDate":"2024年7月17日","excerpt":"<p>布局后紧接着进行时钟树综合。时钟树综合问题：给定时钟单元分布，构建时钟网络（树）以实现时钟源到达各个寄存器的时序需要，期间需满足给定的各类约束，并尽可能节约设计资源。我们先从时钟信号的生成出发，认识时钟信号的定义，再来谈谈时钟树综合问题。</p>\\n<h2> 1 时钟信号的生成</h2>\\n<p>时钟的生成有很多种方法，在VLSI设计中，常用的方法是采用外部晶振输入（详细了解可<a href=\\"https://blog.csdn.net/weixin_58634335/article/details/118884018\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">点击这里</a>）。对于高频时钟，常采用专用的锁相环PLL电路进行倍频。</p>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{e as data};
