/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2020-2024 HabanaLabs, Ltd.
 * Copyright (C) 2023-2024, Intel Corporation.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_NIC0_MAC_CH0_MAC_128_MASKS_H_
#define ASIC_REG_NIC0_MAC_CH0_MAC_128_MASKS_H_

/*****************************************
 *   NIC0_MAC_CH0_MAC_128
 *   (Prototype: NIC_MAC_128)
 *****************************************
 */

/* NIC0_MAC_CH0_MAC_128_REVISION */
#define NIC0_MAC_CH0_MAC_128_REVISION_CORE_REVISION_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_REVISION_CORE_REVISION_MASK 0xFF
#define NIC0_MAC_CH0_MAC_128_REVISION_CORE_VERSION_SHIFT 8
#define NIC0_MAC_CH0_MAC_128_REVISION_CORE_VERSION_MASK 0xFF00
#define NIC0_MAC_CH0_MAC_128_REVISION_CUSTOMER_REVISION_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_REVISION_CUSTOMER_REVISION_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_SCRATCH */
#define NIC0_MAC_CH0_MAC_128_SCRATCH_SCRATCH_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_SCRATCH_SCRATCH_MASK 0xFFFFFFFF

/* NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG */
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_TX_ENA_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_TX_ENA_MASK 0x1
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_RX_ENA_SHIFT 1
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_RX_ENA_MASK 0x2
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_MACCC_RSV2_SHIFT 2
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_MACCC_RSV2_MASK 0x4
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_MACCC_RSV3_SHIFT 3
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_MACCC_RSV3_MASK 0x8
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_PROMIS_EN_SHIFT 4
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_PROMIS_EN_MASK 0x10
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_PAD_EN_SHIFT 5
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_PAD_EN_MASK 0x20
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_CRC_FWD_SHIFT 6
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_CRC_FWD_MASK 0x40
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_PAUSE_FWD_SHIFT 7
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_PAUSE_FWD_MASK 0x80
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_PAUSE_IGNORE_SHIFT 8
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_PAUSE_IGNORE_MASK 0x100
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_TX_ADDR_INS_SHIFT 9
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_TX_ADDR_INS_MASK 0x200
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_LOOPBACK_EN_SHIFT 10
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_LOOPBACK_EN_MASK 0x400
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_TX_PAD_EN_SHIFT 11
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_TX_PAD_EN_MASK 0x800
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_SW_RESET_SHIFT 12
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_SW_RESET_MASK 0x1000
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_CNTL_FRAME_ENA_SHIFT 13
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_CNTL_FRAME_ENA_MASK 0x2000
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_RX_ERR_DISC_SHIFT 14
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_RX_ERR_DISC_MASK 0x4000
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_PHY_TXENA_SHIFT 15
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_PHY_TXENA_MASK 0x8000
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_SEND_IDLE_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_SEND_IDLE_MASK 0x10000
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_NO_LGTH_CHECK_SHIFT 17
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_NO_LGTH_CHECK_MASK 0x20000
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_RS_COL_CNT_EXT_SHIFT 18
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_RS_COL_CNT_EXT_MASK 0x40000
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_PFC_MODE_SHIFT 19
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_PFC_MODE_MASK 0x80000
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_PAUSE_PFC_COMP_SHIFT 20
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_PAUSE_PFC_COMP_MASK 0x100000
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_RX_SFD_ANY_SHIFT 21
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_RX_SFD_ANY_MASK 0x200000
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_TX_FLUSH_SHIFT 22
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_TX_FLUSH_MASK 0x400000
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_TX_LOWP_ENA_SHIFT 23
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_TX_LOWP_ENA_MASK 0x800000
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_LOWP_RXEMPTY_SHIFT 24
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_LOWP_RXEMPTY_MASK 0x1000000
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_MACCC_RSV25_SHIFT 25
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_MACCC_RSV25_MASK 0x2000000
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_TX_FIFO_RESET_SHIFT 26
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_TX_FIFO_RESET_MASK 0x4000000
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_FLT_HDL_DIS_SHIFT 27
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_FLT_HDL_DIS_MASK 0x8000000
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_MACCC_RSV28_SHIFT 28
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_MACCC_RSV28_MASK 0x10000000
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_MACCC_RSV29_SHIFT 29
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_MACCC_RSV29_MASK 0x20000000
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_SHORT_PREAMBLE_SHIFT 30
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_SHORT_PREAMBLE_MASK 0x40000000
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_NO_PREAMBLE_SHIFT 31
#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG_NO_PREAMBLE_MASK 0x80000000

/* NIC0_MAC_CH0_MAC_128_MAC_ADDR_0 */
#define NIC0_MAC_CH0_MAC_128_MAC_ADDR_0_MAC_ADDRESS_0_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_MAC_ADDR_0_MAC_ADDRESS_0_MASK 0xFFFFFFFF

/* NIC0_MAC_CH0_MAC_128_MAC_ADDR_1 */
#define NIC0_MAC_CH0_MAC_128_MAC_ADDR_1_MAC_ADDRESS_1_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_MAC_ADDR_1_MAC_ADDRESS_1_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_128_FRM_LENGTH */
#define NIC0_MAC_CH0_MAC_128_FRM_LENGTH_FRM_LENGTH_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_FRM_LENGTH_FRM_LENGTH_MASK 0xFFFF
#define NIC0_MAC_CH0_MAC_128_FRM_LENGTH_TX_MTU_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_FRM_LENGTH_TX_MTU_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_RX_FIFO_SECTIONS */
#define NIC0_MAC_CH0_MAC_128_RX_FIFO_SECTIONS_RX_SECTION_FULL_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_RX_FIFO_SECTIONS_RX_SECTION_FULL_MASK 0xFFFF
#define NIC0_MAC_CH0_MAC_128_RX_FIFO_SECTIONS_RX_SECTION_EMPTY_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_RX_FIFO_SECTIONS_RX_SECTION_EMPTY_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_TX_FIFO_SECTIONS */
#define NIC0_MAC_CH0_MAC_128_TX_FIFO_SECTIONS_TX_SECTION_FULL_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_TX_FIFO_SECTIONS_TX_SECTION_FULL_MASK 0xFFFF
#define NIC0_MAC_CH0_MAC_128_TX_FIFO_SECTIONS_TX_SECTION_EMPTY_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_TX_FIFO_SECTIONS_TX_SECTION_EMPTY_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_RX_FIFO_ALMOST_F_E */
#define NIC0_MAC_CH0_MAC_128_RX_FIFO_ALMOST_F_E_RX_FIFO_ALMOST_EMPTY_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_RX_FIFO_ALMOST_F_E_RX_FIFO_ALMOST_EMPTY_MASK 0xFFFF
#define NIC0_MAC_CH0_MAC_128_RX_FIFO_ALMOST_F_E_RX_FIFO_ALMOST_FULL_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_RX_FIFO_ALMOST_F_E_RX_FIFO_ALMOST_FULL_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_TX_FIFO_ALMOST_F_E */
#define NIC0_MAC_CH0_MAC_128_TX_FIFO_ALMOST_F_E_TX_FIFO_ALMOST_EMPTY_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_TX_FIFO_ALMOST_F_E_TX_FIFO_ALMOST_EMPTY_MASK 0xFFFF
#define NIC0_MAC_CH0_MAC_128_TX_FIFO_ALMOST_F_E_TX_FIFO_ALMOST_FULL_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_TX_FIFO_ALMOST_F_E_TX_FIFO_ALMOST_FULL_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_HASHTABLE_LOAD */
#define NIC0_MAC_CH0_MAC_128_HASHTABLE_LOAD_FLD_0_DUMMY_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_HASHTABLE_LOAD_FLD_0_DUMMY_MASK 0x1F
#define NIC0_MAC_CH0_MAC_128_HASHTABLE_LOAD_ENABLE_MULTICAST_FRAME_SHIFT 8
#define NIC0_MAC_CH0_MAC_128_HASHTABLE_LOAD_ENABLE_MULTICAST_FRAME_MASK 0x100

/* NIC0_MAC_CH0_MAC_128_MDIO_CFG_STATUS */
#define NIC0_MAC_CH0_MAC_128_MDIO_CFG_STATUS_MDIO_BUSY_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_MDIO_CFG_STATUS_MDIO_BUSY_MASK 0x1
#define NIC0_MAC_CH0_MAC_128_MDIO_CFG_STATUS_MDIO_READ_ERROR_SHIFT 1
#define NIC0_MAC_CH0_MAC_128_MDIO_CFG_STATUS_MDIO_READ_ERROR_MASK 0x2
#define NIC0_MAC_CH0_MAC_128_MDIO_CFG_STATUS_MDIO_HOLD_TIME_SETTING_SHIFT 2
#define NIC0_MAC_CH0_MAC_128_MDIO_CFG_STATUS_MDIO_HOLD_TIME_SETTING_MASK 0x1C
#define NIC0_MAC_CH0_MAC_128_MDIO_CFG_STATUS_MDIO_DISABLE_PREAMBLE_SHIFT 5
#define NIC0_MAC_CH0_MAC_128_MDIO_CFG_STATUS_MDIO_DISABLE_PREAMBLE_MASK 0x20
#define NIC0_MAC_CH0_MAC_128_MDIO_CFG_STATUS_MDIO_CLAUSE45_SHIFT 6
#define NIC0_MAC_CH0_MAC_128_MDIO_CFG_STATUS_MDIO_CLAUSE45_MASK 0x40
#define NIC0_MAC_CH0_MAC_128_MDIO_CFG_STATUS_MDIO_CLOCK_DIVISOR_SHIFT 7
#define NIC0_MAC_CH0_MAC_128_MDIO_CFG_STATUS_MDIO_CLOCK_DIVISOR_MASK 0xFF80

/* NIC0_MAC_CH0_MAC_128_MDIO_COMMAND */
#define NIC0_MAC_CH0_MAC_128_MDIO_COMMAND_DEVICE_ADDRESS_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_MDIO_COMMAND_DEVICE_ADDRESS_MASK 0x1F
#define NIC0_MAC_CH0_MAC_128_MDIO_COMMAND_PORT_ADDRESS_SHIFT 5
#define NIC0_MAC_CH0_MAC_128_MDIO_COMMAND_PORT_ADDRESS_MASK 0x3E0
#define NIC0_MAC_CH0_MAC_128_MDIO_COMMAND_READ_ADDRESS_POST_INCREMENT_SHIFT 14
#define NIC0_MAC_CH0_MAC_128_MDIO_COMMAND_READ_ADDRESS_POST_INCREMENT_MASK 0x4000
#define NIC0_MAC_CH0_MAC_128_MDIO_COMMAND_NORMAL_READ_TRANSACTION_SHIFT 15
#define NIC0_MAC_CH0_MAC_128_MDIO_COMMAND_NORMAL_READ_TRANSACTION_MASK 0x8000

/* NIC0_MAC_CH0_MAC_128_MDIO_DATA */
#define NIC0_MAC_CH0_MAC_128_MDIO_DATA_MDIO_DATA_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_MDIO_DATA_MDIO_DATA_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_128_MDIO_REGADDR */
#define NIC0_MAC_CH0_MAC_128_MDIO_REGADDR_MDIO_REGADDR_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_MDIO_REGADDR_MDIO_REGADDR_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_128_STATUS */
#define NIC0_MAC_CH0_MAC_128_STATUS_RX_LOC_FAULT_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_STATUS_RX_LOC_FAULT_MASK 0x1
#define NIC0_MAC_CH0_MAC_128_STATUS_RX_REM_FAULT_SHIFT 1
#define NIC0_MAC_CH0_MAC_128_STATUS_RX_REM_FAULT_MASK 0x2
#define NIC0_MAC_CH0_MAC_128_STATUS_PHY_LOS_SHIFT 2
#define NIC0_MAC_CH0_MAC_128_STATUS_PHY_LOS_MASK 0x4
#define NIC0_MAC_CH0_MAC_128_STATUS_TS_AVAIL_SHIFT 3
#define NIC0_MAC_CH0_MAC_128_STATUS_TS_AVAIL_MASK 0x8
#define NIC0_MAC_CH0_MAC_128_STATUS_RX_LOWP_SHIFT 4
#define NIC0_MAC_CH0_MAC_128_STATUS_RX_LOWP_MASK 0x10
#define NIC0_MAC_CH0_MAC_128_STATUS_TX_EMPTY_SHIFT 5
#define NIC0_MAC_CH0_MAC_128_STATUS_TX_EMPTY_MASK 0x20
#define NIC0_MAC_CH0_MAC_128_STATUS_RX_EMPTY_SHIFT 6
#define NIC0_MAC_CH0_MAC_128_STATUS_RX_EMPTY_MASK 0x40
#define NIC0_MAC_CH0_MAC_128_STATUS_RX_LINT_FAULT_SHIFT 7
#define NIC0_MAC_CH0_MAC_128_STATUS_RX_LINT_FAULT_MASK 0x80
#define NIC0_MAC_CH0_MAC_128_STATUS_TX_IS_IDLE_SHIFT 8
#define NIC0_MAC_CH0_MAC_128_STATUS_TX_IS_IDLE_MASK 0x100

/* NIC0_MAC_CH0_MAC_128_TX_IPG_LENGTH */
#define NIC0_MAC_CH0_MAC_128_TX_IPG_LENGTH_TXIPG_DIC_DISABLE_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_TX_IPG_LENGTH_TXIPG_DIC_DISABLE_MASK 0x1
#define NIC0_MAC_CH0_MAC_128_TX_IPG_LENGTH_TXIPG_RESERVED1_SHIFT 1
#define NIC0_MAC_CH0_MAC_128_TX_IPG_LENGTH_TXIPG_RESERVED1_MASK 0x2
#define NIC0_MAC_CH0_MAC_128_TX_IPG_LENGTH_TXIPG_RESERVED2_SHIFT 2
#define NIC0_MAC_CH0_MAC_128_TX_IPG_LENGTH_TXIPG_RESERVED2_MASK 0x4
#define NIC0_MAC_CH0_MAC_128_TX_IPG_LENGTH_TXIPG_SHIFT 3
#define NIC0_MAC_CH0_MAC_128_TX_IPG_LENGTH_TXIPG_MASK 0x38
#define NIC0_MAC_CH0_MAC_128_TX_IPG_LENGTH_COMPENSATION_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_TX_IPG_LENGTH_COMPENSATION_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_CRC_MODE */
#define NIC0_MAC_CH0_MAC_128_CRC_MODE_DISABLE_RX_CRC_CHECK_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_CRC_MODE_DISABLE_RX_CRC_CHECK_MASK 0x10000
#define NIC0_MAC_CH0_MAC_128_CRC_MODE_CRCSIZE_0_SHIFT 18
#define NIC0_MAC_CH0_MAC_128_CRC_MODE_CRCSIZE_0_MASK 0x40000
#define NIC0_MAC_CH0_MAC_128_CRC_MODE_CRCSIZE_1_SHIFT 19
#define NIC0_MAC_CH0_MAC_128_CRC_MODE_CRCSIZE_1_MASK 0x80000
#define NIC0_MAC_CH0_MAC_128_CRC_MODE_CRCSIZE_2_SHIFT 20
#define NIC0_MAC_CH0_MAC_128_CRC_MODE_CRCSIZE_2_MASK 0x100000

/* NIC0_MAC_CH0_MAC_128_INIT_CREDIT */
#define NIC0_MAC_CH0_MAC_128_INIT_CREDIT_INITIALCREDIT_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_INIT_CREDIT_INITIALCREDIT_MASK 0xFF

/* NIC0_MAC_CH0_MAC_128_CREDIT_REG */
#define NIC0_MAC_CH0_MAC_128_CREDIT_REG_CREDITS_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_CREDIT_REG_CREDITS_MASK 0xFF

/* NIC0_MAC_CH0_MAC_128_CL01_PAUSE_QUANTA */
#define NIC0_MAC_CH0_MAC_128_CL01_PAUSE_QUANTA_CL0_PAUSE_QUANTA_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_CL01_PAUSE_QUANTA_CL0_PAUSE_QUANTA_MASK 0xFFFF
#define NIC0_MAC_CH0_MAC_128_CL01_PAUSE_QUANTA_CL1_PAUSE_QUANTA_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_CL01_PAUSE_QUANTA_CL1_PAUSE_QUANTA_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_CL23_PAUSE_QUANTA */
#define NIC0_MAC_CH0_MAC_128_CL23_PAUSE_QUANTA_CL2_PAUSE_QUANTA_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_CL23_PAUSE_QUANTA_CL2_PAUSE_QUANTA_MASK 0xFFFF
#define NIC0_MAC_CH0_MAC_128_CL23_PAUSE_QUANTA_CL3_PAUSE_QUANTA_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_CL23_PAUSE_QUANTA_CL3_PAUSE_QUANTA_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_CL45_PAUSE_QUANTA */
#define NIC0_MAC_CH0_MAC_128_CL45_PAUSE_QUANTA_CL4_PAUSE_QUANTA_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_CL45_PAUSE_QUANTA_CL4_PAUSE_QUANTA_MASK 0xFFFF
#define NIC0_MAC_CH0_MAC_128_CL45_PAUSE_QUANTA_CL5_PAUSE_QUANTA_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_CL45_PAUSE_QUANTA_CL5_PAUSE_QUANTA_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_CL67_PAUSE_QUANTA */
#define NIC0_MAC_CH0_MAC_128_CL67_PAUSE_QUANTA_CL6_PAUSE_QUANTA_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_CL67_PAUSE_QUANTA_CL6_PAUSE_QUANTA_MASK 0xFFFF
#define NIC0_MAC_CH0_MAC_128_CL67_PAUSE_QUANTA_CL7_PAUSE_QUANTA_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_CL67_PAUSE_QUANTA_CL7_PAUSE_QUANTA_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_CL01_QUANTA_THRESH */
#define NIC0_MAC_CH0_MAC_128_CL01_QUANTA_THRESH_CL0_QUANTA_THRESH_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_CL01_QUANTA_THRESH_CL0_QUANTA_THRESH_MASK 0xFFFF
#define NIC0_MAC_CH0_MAC_128_CL01_QUANTA_THRESH_CL1_QUANTA_THRESH_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_CL01_QUANTA_THRESH_CL1_QUANTA_THRESH_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_CL23_QUANTA_THRESH */
#define NIC0_MAC_CH0_MAC_128_CL23_QUANTA_THRESH_CL2_QUANTA_THRESH_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_CL23_QUANTA_THRESH_CL2_QUANTA_THRESH_MASK 0xFFFF
#define NIC0_MAC_CH0_MAC_128_CL23_QUANTA_THRESH_CL3_QUANTA_THRESH_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_CL23_QUANTA_THRESH_CL3_QUANTA_THRESH_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_CL45_QUANTA_THRESH */
#define NIC0_MAC_CH0_MAC_128_CL45_QUANTA_THRESH_CL4_QUANTA_THRESH_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_CL45_QUANTA_THRESH_CL4_QUANTA_THRESH_MASK 0xFFFF
#define NIC0_MAC_CH0_MAC_128_CL45_QUANTA_THRESH_CL5_QUANTA_THRESH_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_CL45_QUANTA_THRESH_CL5_QUANTA_THRESH_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_CL67_QUANTA_THRESH */
#define NIC0_MAC_CH0_MAC_128_CL67_QUANTA_THRESH_CL6_QUANTA_THRESH_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_CL67_QUANTA_THRESH_CL6_QUANTA_THRESH_MASK 0xFFFF
#define NIC0_MAC_CH0_MAC_128_CL67_QUANTA_THRESH_CL7_QUANTA_THRESH_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_CL67_QUANTA_THRESH_CL7_QUANTA_THRESH_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_RX_PAUSE_STATUS */
#define NIC0_MAC_CH0_MAC_128_RX_PAUSE_STATUS_PAUSESTATUS_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_RX_PAUSE_STATUS_PAUSESTATUS_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_128_TS_TIMESTAMP */
#define NIC0_MAC_CH0_MAC_128_TS_TIMESTAMP_TS_TIMESTAMP_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_TS_TIMESTAMP_TS_TIMESTAMP_MASK 0xFFFFFFFF

/* NIC0_MAC_CH0_MAC_128_XIF_MODE */
#define NIC0_MAC_CH0_MAC_128_XIF_MODE_XGMII_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_XIF_MODE_XGMII_MASK 0x1
#define NIC0_MAC_CH0_MAC_128_XIF_MODE_PAUSETIMERX8_SHIFT 4
#define NIC0_MAC_CH0_MAC_128_XIF_MODE_PAUSETIMERX8_MASK 0x10
#define NIC0_MAC_CH0_MAC_128_XIF_MODE_ONESTEPENA_SHIFT 5
#define NIC0_MAC_CH0_MAC_128_XIF_MODE_ONESTEPENA_MASK 0x20

/* NIC0_MAC_CH0_MAC_128_CL89_PAUSE_QUANTA */
#define NIC0_MAC_CH0_MAC_128_CL89_PAUSE_QUANTA_CL8_PAUSE_QUANTA_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_CL89_PAUSE_QUANTA_CL8_PAUSE_QUANTA_MASK 0xFFFF
#define NIC0_MAC_CH0_MAC_128_CL89_PAUSE_QUANTA_CL9_PAUSE_QUANTA_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_CL89_PAUSE_QUANTA_CL9_PAUSE_QUANTA_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_CL1011_PAUSE_QUANTA */
#define NIC0_MAC_CH0_MAC_128_CL1011_PAUSE_QUANTA_CL10_PAUSE_QUANTA_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_CL1011_PAUSE_QUANTA_CL10_PAUSE_QUANTA_MASK 0xFFFF
#define NIC0_MAC_CH0_MAC_128_CL1011_PAUSE_QUANTA_CL11_PAUSE_QUANTA_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_CL1011_PAUSE_QUANTA_CL11_PAUSE_QUANTA_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_CL1213_PAUSE_QUANTA */
#define NIC0_MAC_CH0_MAC_128_CL1213_PAUSE_QUANTA_CL12_PAUSE_QUANTA_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_CL1213_PAUSE_QUANTA_CL12_PAUSE_QUANTA_MASK 0xFFFF
#define NIC0_MAC_CH0_MAC_128_CL1213_PAUSE_QUANTA_CL13_PAUSE_QUANTA_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_CL1213_PAUSE_QUANTA_CL13_PAUSE_QUANTA_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_CL1415_PAUSE_QUANTA */
#define NIC0_MAC_CH0_MAC_128_CL1415_PAUSE_QUANTA_CL14_PAUSE_QUANTA_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_CL1415_PAUSE_QUANTA_CL14_PAUSE_QUANTA_MASK 0xFFFF
#define NIC0_MAC_CH0_MAC_128_CL1415_PAUSE_QUANTA_CL15_PAUSE_QUANTA_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_CL1415_PAUSE_QUANTA_CL15_PAUSE_QUANTA_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_CL89_QUANTA_THRESH */
#define NIC0_MAC_CH0_MAC_128_CL89_QUANTA_THRESH_CL8_QUANTA_THRESH_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_CL89_QUANTA_THRESH_CL8_QUANTA_THRESH_MASK 0xFFFF
#define NIC0_MAC_CH0_MAC_128_CL89_QUANTA_THRESH_CL9_QUANTA_THRESH_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_CL89_QUANTA_THRESH_CL9_QUANTA_THRESH_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_CL1011_QUANTA_THRESH */
#define NIC0_MAC_CH0_MAC_128_CL1011_QUANTA_THRESH_CL10_QUANTA_THRESH_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_CL1011_QUANTA_THRESH_CL10_QUANTA_THRESH_MASK 0xFFFF
#define NIC0_MAC_CH0_MAC_128_CL1011_QUANTA_THRESH_CL11_QUANTA_THRESH_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_CL1011_QUANTA_THRESH_CL11_QUANTA_THRESH_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_CL1213_QUANTA_THRESH */
#define NIC0_MAC_CH0_MAC_128_CL1213_QUANTA_THRESH_CL12_QUANTA_THRESH_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_CL1213_QUANTA_THRESH_CL12_QUANTA_THRESH_MASK 0xFFFF
#define NIC0_MAC_CH0_MAC_128_CL1213_QUANTA_THRESH_CL13_QUANTA_THRESH_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_CL1213_QUANTA_THRESH_CL13_QUANTA_THRESH_MASK 0xFFFF0000

/* NIC0_MAC_CH0_MAC_128_CL1415_QUANTA_THRESH */
#define NIC0_MAC_CH0_MAC_128_CL1415_QUANTA_THRESH_CL14_QUANTA_THRESH_SHIFT 0
#define NIC0_MAC_CH0_MAC_128_CL1415_QUANTA_THRESH_CL14_QUANTA_THRESH_MASK 0xFFFF
#define NIC0_MAC_CH0_MAC_128_CL1415_QUANTA_THRESH_CL15_QUANTA_THRESH_SHIFT 16
#define NIC0_MAC_CH0_MAC_128_CL1415_QUANTA_THRESH_CL15_QUANTA_THRESH_MASK 0xFFFF0000

#endif /* ASIC_REG_NIC0_MAC_CH0_MAC_128_MASKS_H_ */
