// Seed: 2987562208
module module_0 (
    input wire id_0,
    input wand id_1,
    output tri0 id_2,
    input supply1 id_3
    , id_6,
    input supply0 id_4
);
  assign id_6 = 1;
  assign id_2 = id_0;
  tri0 id_7 = id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri id_3,
    output tri0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri1 id_7,
    input wor id_8,
    output wor id_9,
    output supply0 id_10,
    input wor id_11,
    output wor id_12,
    input wire id_13
);
  generate
    if (id_13 ^ 1) begin : id_15
      assign id_15 = 1 ? 1 : 1;
    end else begin
      assign id_12 = id_13;
    end
  endgenerate
  module_0(
      id_8, id_8, id_12, id_7, id_5
  );
endmodule
