// Id := 100664501, Name := Z0.bit Z0.Logix.LogicOps::fa7(Z0.bit,Z0.bit,Z0.bit)
// bit fa7(bit a, bit b, bit c)
// AggressiveInlining
bit fa7(bit a, bit b, bit c)
{
    IL_0000: ldloca.s V_0
    IL_0002: initobj Z0.bit
    IL_0008: ldloc.0
    IL_0009: ret
}
------------------------------------------------------------------------------------------------------------------------
