# Hi, I'm Chandrakiran G ðŸ‘‹

ðŸŒ± Currently learning: **SystemVerilog** and **UVM**  
ðŸ“« Reach me: gchandrakiran97@gmail.com â€¢ ðŸ”— [LinkedIn](https://www.linkedin.com/in/chandrakiran-g-409816257)

## What Iâ€™m up to
- Designing **UVM testbenches** (agents, drivers, monitors, sequences, scoreboards)  
- Exploring **SystemVerilog Assertions (SVA)** for functional coverage  
- Practicing **DSA** for problem-solving & coding interviews  
- Learning **FPGA prototyping** with Vivado  

## Tech I use
- **HDL/Verification:** Verilog, SystemVerilog, UVM  
- **EDA Tools:** Cadence, ModelSim, Synopsys, Vivado, LTspice  
- **FPGA Tools:** Xilinx Vivado  
- **Scripting:** Python, TCL  
- **Version Control:** Git, GitHub  
