# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DE1 projekt.srcs/sources_1/new/Bin2Seg.vhd" \
"../../../../DE1 projekt.srcs/sources_1/new/segmentLogic.vhd" \
"../../../../DE1 projekt.srcs/sim_1/new/tb_segmentLogic.vhd" \

# Do not sort compile order
nosort
