// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "and16,Vivado 2019.2" *)
module ALU_and16_0_0(A, B, Y);
  input [15:0]A;
  input [15:0]B;
  output [15:0]Y;
endmodule
