Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/OWner/Documents/CENG 450/lab/ALU.vhd" in Library work.
Entity <alu> compiled.
Entity <alu> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "C:/Users/OWner/Documents/CENG 450/lab/ALU.vhd" line 30: Width mismatch. <calc_result> has a width of 16 bits but assigned expression is 32-bit wide.
Entity <ALU> analyzed. Unit <ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "C:/Users/OWner/Documents/CENG 450/lab/ALU.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:643 - "C:/Users/OWner/Documents/CENG 450/lab/ALU.vhd" line 30: The result of a 16x16-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 1-bit register for signal <z_flag>.
    Found 1-bit register for signal <n_flag>.
    Found 16-bit 8-to-1 multiplexer for signal <calc_result>.
    Found 16-bit addsub for signal <calc_result$addsub0000>.
    Found 16x16-bit multiplier for signal <calc_result$mult0000> created at line 30.
    Found 16-bit shifter logical right for signal <calc_result$shift0004> created at line 38.
    Found 16-bit shifter logical left for signal <calc_result$shift0005> created at line 40.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred  16 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Registers                                            : 2
 1-bit register                                        : 2
# Multiplexers                                         : 1
 16-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Multiplexers                                         : 1
 16-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU.ngr
Top Level Output File Name         : ALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 55

Cell Usage :
# BELS                             : 315
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 18
#      LUT3                        : 101
#      LUT4                        : 91
#      MUXCY                       : 15
#      MUXF5                       : 55
#      MUXF6                       : 16
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 2
#      FDR                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 53
#      IBUF                        : 35
#      OBUF                        : 18
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                      111  out of   8672     1%  
 Number of 4 input LUTs:                211  out of  17344     1%  
 Number of IOs:                          55
 Number of bonded IOBs:                  54  out of    250    21%  
    IOB Flip Flops:                       2
 Number of MULT18X18SIOs:                 1  out of     28     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 12.176ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: 11.870ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3643 / 2
-------------------------------------------------------------------------
Offset:              12.176ns (Levels of Logic = 11)
  Source:            in2<0> (PAD)
  Destination:       z_flag (FF)
  Destination Clock: clk rising

  Data Path: in2<0> to z_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            56   1.106   1.231  in2_0_IBUF (in2_0_IBUF)
     LUT3:I0->O            2   0.612   0.449  Sh8_SW1 (N83)
     LUT3:I1->O            3   0.612   0.454  Sh10 (Sh10)
     LUT4:I3->O            1   0.612   0.387  calc_result_shift0002<2>73 (calc_result_shift0002<2>73)
     LUT4:I2->O            1   0.612   0.426  calc_result_shift0002<2>119 (calc_result_shift0002<2>)
     LUT3:I1->O            1   0.612   0.000  Mmux_calc_result_48 (Mmux_calc_result_48)
     MUXF5:I1->O           1   0.278   0.000  Mmux_calc_result_3_f5_7 (Mmux_calc_result_3_f58)
     MUXF6:I1->O           2   0.451   0.449  Mmux_calc_result_2_f6_7 (result_2_OBUF)
     LUT3:I1->O            1   0.612   0.387  z_flag_not00013 (z_flag_not00013)
     LUT4:I2->O            1   0.612   0.509  z_flag_not000117 (z_flag_not000117)
     LUT3:I0->O            1   0.612   0.357  z_flag_not000138 (z_flag_not0001)
     FDR:R                     0.795          z_flag
    ----------------------------------------
    Total                     12.176ns (7.526ns logic, 4.650ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            z_flag (FF)
  Destination:       z_flag (PAD)
  Source Clock:      clk rising

  Data Path: z_flag to z_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.514   0.357  z_flag (z_flag_OBUF)
     OBUF:I->O                 3.169          z_flag_OBUF (z_flag)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3321 / 16
-------------------------------------------------------------------------
Delay:               11.870ns (Levels of Logic = 6)
  Source:            in2<0> (PAD)
  Destination:       result<15> (PAD)

  Data Path: in2<0> to result<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            56   1.106   1.079  in2_0_IBUF (in2_0_IBUF)
     MULT18X18SIO:B0->P15    1   4.297   0.426  Mmult_calc_result_mult0000 (calc_result_mult0000<15>)
     LUT3:I1->O            1   0.612   0.000  Mmux_calc_result_513 (Mmux_calc_result_513)
     MUXF5:I1->O           1   0.278   0.000  Mmux_calc_result_4_f5_5 (Mmux_calc_result_4_f56)
     MUXF6:I0->O           3   0.451   0.451  Mmux_calc_result_2_f6_5 (result_15_OBUF)
     OBUF:I->O                 3.169          result_15_OBUF (result<15>)
    ----------------------------------------
    Total                     11.870ns (9.913ns logic, 1.957ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.88 secs
 
--> 

Total memory usage is 307996 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

