INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/debouncer/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/ram/ram_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/ram/ram_dual_memsplit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual_memsplit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/reset_sync/reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/udm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/udm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm_controller
