[15:09:46]  EZ-BIST : ver. 1.0.62 build 2022.03 : (c) Copyright 2009- iSTART-Technologies. All rights reserved.

[15:09:46]  [BFLParser] Load BFL file [MBIST.bfl]
[15:09:46]  [VERILOG] Parsing Verilog files ...
[15:09:46]  [VERILOG] Parsing Verilog files ... done (0.02 sec)
[15:09:46]  [VERILOG] Build modules information ...
[15:09:46]  [VERILOG] Verific build modules ...
[15:09:46]  [VERILOG] Verific build modules ... done (0.00 sec)
[15:09:46]  [VERILOG] Static Elaboration ...
[15:09:46]  [VERILOG] Static Elaboration ... done (0.01 sec)
[15:09:46]  [VERILOG] Build modules information ...
[15:09:46]  [VERILOG] Verific build modules ...
[15:09:46]  [VERILOG] Verific build modules ... done (0.00 sec)
[15:09:46]  [VERILOG] Get verific builded modules ...
[15:09:46]  [VERILOG] Get verific builded modules ... done (0.00 sec)
[15:09:46]  [VERILOG] Modify verific builded modules ...
[15:09:46]  [VERILOG] Modify verific builded modules ... done (0.00 sec)
[15:09:46]  [VERILOG] Arrange verific builded modules ...
[15:09:46]  [VERILOG] Arrange verific builded modules ... done (0.00 sec)
[15:09:46]  [VERILOG] Build modules information ... done (0.00 sec)
[15:09:46]  [IDENTIFY] Identify memory ...
[15:09:47]  [IDENTIFY] Memory module: RA1SHD
[15:09:47]  [IDENTIFY] Identify memory ... done (0.08 sec)
[15:09:47]  [VERILOG] Organize memory module...
[15:09:47]  [VERILOG] Organize memory module ... done (0.00 sec)
[15:09:47]  [VERILOG] Build hierarchy information ...
[15:09:47]  [VERILOG] Process hierarchy info (top) ...[1/2]
[15:09:47]  [VERILOG] Process hierarchy info (RA1SHD) ...[2/2]
[15:09:47]  [VERILOG] Build hierarchy information ... done (0.00 sec)
[15:09:47]  [VERILOG] Organize memory module...
[15:09:47]  [VERILOG] Organize memory module ... done (0.00 sec)
[15:09:47]  [UDM] Export udm
[15:09:47]  [UDM] Export udm ... done (START.udm)
[15:09:47]  [VERILOG] Organize memory instance...
[15:09:47]  [VERILOG] Build hierarchy of memory instances ...
[15:09:47]  [VERILOG] Build hierarchy of memory instances ... done (0.03 sec)
[15:09:47]  [INSTANCE] Found new instance [top MEM] of memory module [RA1SHD]
[15:09:47]  [VERILOG] Organize memory instance ... done (0.05 sec)
[15:09:47]  [CHECK][MODULE] Check memory module information ...
[15:09:47]  [CHECK][MODULE] Check memory module information ... done (0.00 sec)
[15:09:47]  [CHECK][INSTANCE] Check memory instances clock information ...
[15:09:47]  WARNING: [CHECK][CLOCK] Clock source [top CLK1] not in recognized source list, remove source
[15:09:47]  WARNING: [CHECK][CLOCK] Not exist clock source in clock domain [100MHz], remove domain
[15:09:47]  [PREPARE][INSTANCE] No clock port information, create default value to instance [top MEM]
[15:09:47]  [PREPARE][INSTANCE] Not exist controller information in instance [top MEM], create default value
[15:09:47]  [CHECK][CONTROLLER] The clock source of BIST not specified in controller [top_default]
[15:09:47]  [PREPARE][CONTROLLER] Set default bist_clock_source to [top MEM CLK]
[15:09:47]  [CHECK][INSTANCE] Check memory instances clock information ... done
[15:09:47]  [CHECK][PUBLIC] Check public specification ...
[15:09:47]  [PREPARE][PUBLIC] Not exist fault model in public specification, create default data
[15:09:47]  [CHECK][CONTROLLER] Check public specification ... done (0.00 sec)
[15:09:47]  [CHECK][INSTANCE] Check memory instances information ...
[15:09:47]  [PREPARE][GROUPING] Perform auto grouping ...
[15:09:47]  [PREPARE][GROUPING] Perform auto grouping ... done (0.00 sec)
[15:09:47]  [CHECK][GROUPING] top_default: seq 1, grp 1, 1 members
[15:09:47]  [CHECK][INSTANCE] Check memory instances information ... done
[15:09:47]  [CHECK][CONTROLLER] Check each controller specification ...
[15:09:47]  [CHECK][BFL Embed Algorithm] Add embed algorithm from bfl algorithm block
[15:09:47]  [PREPARE][CONTROLLER][ALGORITHM] Not found [SRAM_2P] memory instance, remove existing algorithm [March C+ @2P]
[15:09:47]  [PREPARE][CONTROLLER][ALGORITHM] Not found [SRAM_DP] memory instance, remove existing algorithm [March C+ @DP]
[15:09:47]  [CHECK][TESTBENCH] Check testbench [top_default_tb.v]
[15:09:47]  [CHECK][CONTROLLER] Check each controller specification ... done (0.07 sec)
[15:09:47]  [START] Compiling ...
[15:09:47]  [BIST] Export BID ...
[15:09:47]  [BIST] Export BID ... done (/home/user2/test22/test2225/exercise/exercise_5/mbist/EZ-BIST_project_spec.bid)
[15:09:47]  [BIST] Export Memory Information file
[15:09:47]  [BIST] Export Memory Information file ... done (/home/user2/test22/test2225/exercise/exercise_5/mbist/EZ-BIST_memory_spec.meminfo)
[15:09:47]  [BIST] Export Memory Information file
[15:09:47]  [BIST] Export Memory Information file ... done (/home/user2/test22/test2225/exercise/exercise_5/mbist/START_memory_spec.mtd)
[15:09:47]  [BIST] Create command file ...
[15:09:47]  [BIST] Create command file ... done (/home/user2/test22/test2225/exercise/exercise_5/mbist/top_default.f)
[15:09:47]  [BIST] Create fault model command file ...
[15:09:47]  [BIST] Create fault model command file ... done (/home/user2/test22/test2225/exercise/exercise_5/mbist/FAULT_MEMORY/fault_memory.f)
[15:09:47]  [BIST] Generate memory faulty model ...
[15:09:47]  [BIST] Generate memory faulty model ... done
[15:09:47]  [BIST] Create BIST top file ...
[15:09:47]  [BIST] Create BIST core ... (bist) top_default
[15:09:47]  [BIST] Create BIST top file ... done (0.01 sec) (/home/user2/test22/test2225/exercise/exercise_5/mbist/top_default_top.v)
[15:09:47]  [BIST] Create BIST core ...
[15:09:47]  [BIST] Create BIST core ... (ctr) top_default_controller (0.07 sec)
[15:09:47]  [BIST] Create BIST core ... (seq) [1/1] top_default_sequencer1 (SRAM/REGFILE)
[15:09:47]  [BIST] Create BIST core ... (seq) [done] (0.03 sec)
[15:09:47]  [BIST] Create BIST core ... (tcr) [1/1] top_default_tcr_1_1_1
[15:09:47]  [BIST] Create BIST core ... (tcr) [done] (0.01 sec)
[15:09:47]  [BIST] Create BIST core ... (tpg) [1/1] top_default_tpg_1_1_1 (SRAM/REGFILE)
[15:09:47]  [BIST] Create BIST core ... (tpg) [done] (0.04 sec)
[15:09:47]  [BIST] Create BIST core ... [done] (0.15 sec) (/home/user2/test22/test2225/exercise/exercise_5/mbist/top_default.v)
[15:09:47]  [BIST] Create Waveform Alias ...
[15:09:47]  [BIST] Create Waveform Alias ... done
[15:09:47]  [BIST] Create Background Command ...
[15:09:47]  [BIST] Create Background Command ... done
[15:09:47]  [BIST] Create synthesis TCL script (/home/user2/test22/test2225/exercise/exercise_5/mbist/top_default.sdc)
[15:09:47]  [BIST] Create synthesis TCL script (/home/user2/test22/test2225/exercise/exercise_5/mbist/top_default.tcl)
[15:09:47]  [BIST] Create formality TCL script (/home/user2/test22/test2225/exercise/exercise_5/mbist/top_default_fm.tcl)
[15:09:47]  [BIST] Create test bench (/home/user2/test22/test2225/exercise/exercise_5/mbist/top_default_tb.v)
[15:09:47]  [BIST] Create Makefile ...
[15:09:47]  [BIST] Create Makefile ... done
[15:09:47]  [BIST] Create BIST Makefile ...
[15:09:47]  [BIST] Create BIST Makefile ... done
[15:09:47]  [INSERT] Perform auto insertion ...
[15:09:47]  [VERILOG] Build modules information ...
[15:09:47]  [VERILOG] Build modules information ... done (0.00 sec)
[15:09:47]  [INSERT] Create inserted design [/home/user2/test22/test2225/exercise/exercise_5/mbist/top_INS.v]
[15:09:47]  [INSERT] Create run file for inserted BIST simulation (/home/user2/test22/test2225/exercise/exercise_5/mbist/top_default_INS.f)
[15:09:47]  [INSERT] Create inserted design [/home/user2/test22/test2225/exercise/exercise_5/mbist/top_INS_f.v]
[15:09:47]  [INSERT] Create run file for inserted BIST simulation (/home/user2/test22/test2225/exercise/exercise_5/mbist/top_default_INS_FAULT.f)
[15:09:47]  [INSERT] Create test bench for inserted design (/home/user2/test22/test2225/exercise/exercise_5/mbist/top_default_tb_INS.v)
[15:09:47]  [BIST] Create Makefile ...
[15:09:47]  [BIST] Create Makefile ... done
[15:09:47]  [INSERT] Modify the Makefile for Insertion
[15:09:47]  [INSERT]
[15:09:47]  [INSERT] #=======================  BIST Insert Path  ========================#
[15:09:47]  [INSERT] #                                                                   #
[15:09:47]  [INSERT] #                      ----- Controller -----                       #
[15:09:47]  [INSERT] #                                                                   #
[15:09:47]  [INSERT] #  CTR(top_default) : top                                           #
[15:09:47]  [INSERT] #                                                                   #
[15:09:47]  [INSERT] #                      ----- Sequencer -----                        #
[15:09:47]  [INSERT] #                                                                   #
[15:09:47]  [INSERT] #  SEQ 1 : top                                                      #
[15:09:47]  [INSERT] #                                                                   #
[15:09:47]  [INSERT] #                         ----- TPG -----                           #
[15:09:47]  [INSERT] #                                                                   #
[15:09:47]  [INSERT] #  TPG top_default_t_1_1_1 : top   [RA1SHD] (MEM)                   #
[15:09:47]  [INSERT] #                                                                   #
[15:09:47]  [INSERT] #                         ----- END -----                           #
[15:09:47]  [INSERT] #                                                                   #
[15:09:47]  [INSERT] #===================================================================#
[15:09:47]  [INSERT]
[15:09:47]  [INSERT] Perform auto insertion ... done (0.03 sec)
[15:09:47]  [BIST] Create synthesis Integration TCL script (/home/user2/test22/test2225/exercise/exercise_5/mbist/integ_MBIST_netlist.tcl)
[15:09:47]  [BIST] Export Memory Information file
[15:09:47]  [BIST] Export Memory Information file ... done (/home/user2/test22/test2225/exercise/exercise_5/mbist/EZ-BIST_memory_spec.meminfo)
[15:09:47]  [BIST] Export Memory Information file
[15:09:47]  [BIST] Export Memory Information file ... done (/home/user2/test22/test2225/exercise/exercise_5/mbist/START_memory_spec.mtd)
[15:09:47]  [BIST] Export Integration file ...
[15:09:47]  [BIST] Export Integ file ... done (/home/user2/test22/test2225/exercise/exercise_5/mbist/top_default_spec.integ)
[15:09:47]  [START] Compiling ... done (0.26 sec)
[15:09:47]  [VERILOG] All messages about verilog analyzing is in "verilog_analyze.log".
[15:09:47]  [START] Total execution time : 0.66 sec
