// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/27/2019 11:52:33"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module micro (
	clk,
	rst,
	data_i0,
	data_i1,
	data_o0,
	data_o1);
input 	clk;
input 	rst;
input 	[7:0] data_i0;
input 	[7:0] data_i1;
output 	[7:0] data_o0;
output 	[7:0] data_o1;

// Design Ports Information
// data_o0[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_o0[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_o0[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_o0[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_o0[4]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_o0[5]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_o0[6]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_o0[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_o1[0]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_o1[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_o1[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_o1[3]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_o1[4]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_o1[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_o1[6]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_o1[7]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_i1[0]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_i0[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_i1[1]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_i0[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_i1[2]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_i0[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_i1[3]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_i0[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_i1[4]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_i0[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_i1[5]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_i0[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_i1[6]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_i0[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_i1[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_i0[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("micro_v.sdo");
// synopsys translate_on

wire \dp|ula_cmp|sub_comp|Add0~5_combout ;
wire \dp|ula_cmp|sub_comp|Add0~27 ;
wire \dp|add_PC|Add0~2_combout ;
wire \dp|add_PC|Add0~4_combout ;
wire \dp|add_PC|Add0~10_combout ;
wire \dp|add_PC|Add0~12_combout ;
wire \dp|add_PC|Add0~14_combout ;
wire \dp|ula_cmp|sub_comp|Add0~28_combout ;
wire \ctrl|state.s_add~regout ;
wire \dp|ula_cmp|mux_comp|Mux8~2_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~3_combout ;
wire \dp|ula_cmp|sub_comp|Add0~7_combout ;
wire \dp|ula_cmp|sub_comp|Add0~10_combout ;
wire \dp|mux_i0|Mux4~2_combout ;
wire \dp|mux_i0|Mux4~8_combout ;
wire \dp|ula_cmp|sub_comp|Add0~16_combout ;
wire \dp|ula_cmp|mux_comp|Mux4~3_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~13_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~14_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~11_combout ;
wire \dp|ula_cmp|mux_comp|Mux3~3_combout ;
wire \dp|mux_i0|Mux0~0_combout ;
wire \dp|ula_cmp|sub_comp|Add0~25_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~19_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~20_combout ;
wire \ctrl|state~68_combout ;
wire \ctrl|WideOr35~0_combout ;
wire \ctrl|WideOr35~combout ;
wire \ctrl|WideOr37~combout ;
wire \ctrl|state.s_call~regout ;
wire \ctrl|state.s_ret~regout ;
wire \ctrl|state.s_brc~regout ;
wire \ctrl|state.s_brs~regout ;
wire \ctrl|Selector7~1_combout ;
wire \ctrl|Selector8~0_combout ;
wire \ctrl|state~72_combout ;
wire \ctrl|state~73_combout ;
wire \ctrl|state~74_combout ;
wire \dp|reg_O|reg1_out~regout ;
wire \dp|reg_S|reg1_out~regout ;
wire \ctrl|Selector23~1_combout ;
wire \dp|reg_C|reg1_out~regout ;
wire \ctrl|Selector23~2_combout ;
wire \dp|reg_O|reg1_out~0_combout ;
wire \dp|reg_O|reg1_out~1_combout ;
wire \dp|reg_O|reg1_out~2_combout ;
wire \dp|reg_S|reg1_out~0_combout ;
wire \dp|reg_C|reg1_out~0_combout ;
wire \dp|reg_C|reg1_out~1_combout ;
wire \dp|reg_C|reg1_out~2_combout ;
wire \dp|reg_C|reg1_out~3_combout ;
wire \dp|reg_C|reg1_out~4_combout ;
wire \dp|reg_C|reg1_out~5_combout ;
wire \dp|reg_C|reg1_out~6_combout ;
wire \ctrl|WideOr9~combout ;
wire \ctrl|WideOr20~3_combout ;
wire \ctrl|WideOr11~combout ;
wire \ctrl|state~79_combout ;
wire \ctrl|state~80_combout ;
wire \dp|ula_cmp|sub_comp|Add0~30_combout ;
wire \ctrl|ctl_wr_md~combout ;
wire \ctrl|ctl_ld_o~combout ;
wire \ctrl|ctl_ld_s~combout ;
wire \ctrl|ctl_ld_c~combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \ctrl|state.init~feeder_combout ;
wire \rst~combout ;
wire \ctrl|state.init~regout ;
wire \dp|inc_PC|inc_out[0]~1 ;
wire \dp|inc_PC|inc_out[1]~3 ;
wire \dp|inc_PC|inc_out[2]~4_combout ;
wire \ctrl|ctl_ld_rp~combout ;
wire \dp|add_PC|Add0~1 ;
wire \dp|add_PC|Add0~3 ;
wire \dp|add_PC|Add0~5 ;
wire \dp|add_PC|Add0~6_combout ;
wire \ctrl|state.decoder~regout ;
wire \ctrl|WideOr2~combout ;
wire \ctrl|state.s_delay~regout ;
wire \ctrl|ctl_addr_pc~0_combout ;
wire \ctrl|ctl_addr_pc~0clkctrl_outclk ;
wire \ctrl|state~49_combout ;
wire \ctrl|state~76_combout ;
wire \ctrl|state.s_beq1~regout ;
wire \ctrl|state.s_beq~regout ;
wire \dp|add_PC|Add0~7 ;
wire \dp|add_PC|Add0~9 ;
wire \dp|add_PC|Add0~11 ;
wire \dp|add_PC|Add0~13 ;
wire \dp|add_PC|Add0~15 ;
wire \dp|add_PC|Add0~16_combout ;
wire \dp|inc_PC|inc_out[2]~5 ;
wire \dp|inc_PC|inc_out[3]~7 ;
wire \dp|inc_PC|inc_out[4]~9 ;
wire \dp|inc_PC|inc_out[5]~11 ;
wire \dp|inc_PC|inc_out[6]~13 ;
wire \dp|inc_PC|inc_out[7]~15 ;
wire \dp|inc_PC|inc_out[8]~16_combout ;
wire \dp|reg_PC|reg10_out~25_combout ;
wire \dp|reg_PC|reg10_out~26_combout ;
wire \dp|reg_PC|reg10_out~27_combout ;
wire \ctrl|WideOr2~1_combout ;
wire \dp|reg_PC|reg10_out[9]~3_combout ;
wire \dp|add_PC|Add0~17 ;
wire \dp|add_PC|Add0~18_combout ;
wire \dp|inc_PC|inc_out[8]~17 ;
wire \dp|inc_PC|inc_out[9]~18_combout ;
wire \dp|reg_PC|reg10_out~28_combout ;
wire \dp|reg_PC|reg10_out~29_combout ;
wire \dp|reg_PC|reg10_out~30_combout ;
wire \dp|inc_PC|inc_out[7]~14_combout ;
wire \dp|reg_PC|reg10_out~22_combout ;
wire \dp|reg_PC|reg10_out~23_combout ;
wire \dp|reg_PC|reg10_out~24_combout ;
wire \ctrl|state~52_combout ;
wire \ctrl|state.s_out~regout ;
wire \ctrl|Selector32~1_combout ;
wire \ctrl|Selector32~0_combout ;
wire \ctrl|Selector32~2_combout ;
wire \ctrl|Selector32~3_combout ;
wire \ctrl|state~71_combout ;
wire \ctrl|state.s_in~regout ;
wire \ctrl|ctl_ld_i1~combout ;
wire \ctrl|state~48_combout ;
wire \ctrl|state~60_combout ;
wire \ctrl|state~69_combout ;
wire \ctrl|state.s_sub~regout ;
wire \ctrl|state~62_combout ;
wire \ctrl|state~65_combout ;
wire \ctrl|state.s_and~regout ;
wire \ctrl|state~67_combout ;
wire \ctrl|state.s_xor~regout ;
wire \ctrl|state~66_combout ;
wire \ctrl|state.s_or~regout ;
wire \ctrl|WideOr20~1_combout ;
wire \ctrl|state~61_combout ;
wire \ctrl|state.s_srl~regout ;
wire \ctrl|state~64_combout ;
wire \ctrl|state.s_sra~regout ;
wire \ctrl|state~63_combout ;
wire \ctrl|state.s_sll~regout ;
wire \ctrl|WideOr33~0_combout ;
wire \ctrl|WideOr20~2_combout ;
wire \ctrl|Selector29~0_combout ;
wire \dp|add_MD|Add0~0_combout ;
wire \ctrl|ctl_addr_o2~combout ;
wire \ctrl|state~53_combout ;
wire \ctrl|state~54_combout ;
wire \ctrl|state~55_combout ;
wire \ctrl|state.s_st~regout ;
wire \ctrl|WideOr29~combout ;
wire \ctrl|Selector34~0_combout ;
wire \ctrl|Selector34~1_combout ;
wire \dp|mux_o2|mux_out[1]~0_combout ;
wire \dp|reg_i1|reg8_out[1]~feeder_combout ;
wire \dp|mux_i0|Mux5~0_combout ;
wire \ctrl|state~70_combout ;
wire \ctrl|state.s_ld~regout ;
wire \ctrl|Selector7~5_combout ;
wire \ctrl|Selector7~3_combout ;
wire \ctrl|Selector7~4_combout ;
wire \ctrl|Selector7~6_combout ;
wire \ctrl|state~75_combout ;
wire \ctrl|state.s_bro~regout ;
wire \ctrl|state~78_combout ;
wire \ctrl|state.s_nop~regout ;
wire \ctrl|Selector7~0_combout ;
wire \ctrl|WideOr2~2_combout ;
wire \ctrl|Selector7~2_combout ;
wire \ctrl|Selector7~7_combout ;
wire \ctrl|ctl_ld_r1~combout ;
wire \dp|mux_o0|Mux5~0_combout ;
wire \dp|mux_o0|Mux5~1_combout ;
wire \ctrl|Selector9~0_combout ;
wire \ctrl|Selector9~1_combout ;
wire \ctrl|ctl_ld_r3~combout ;
wire \dp|mux_o0|Mux6~0_combout ;
wire \dp|mux_o0|Mux6~1_combout ;
wire \ctrl|Selector35~0_combout ;
wire \ctrl|Selector35~1_combout ;
wire \dp|mux_o2|mux_out[1]~2_combout ;
wire \dp|mux_o2|mux_out[1]~1_combout ;
wire \dp|mux_o2|mux_out[0]~4_combout ;
wire \dp|ula_cmp|sub_comp|Add0~2_combout ;
wire \dp|ula_cmp|sub_comp|Add0~4_cout ;
wire \dp|ula_cmp|sub_comp|Add0~6 ;
wire \dp|ula_cmp|sub_comp|Add0~9 ;
wire \dp|ula_cmp|sub_comp|Add0~11_combout ;
wire \ctrl|state~59_combout ;
wire \ctrl|state.s_xori~regout ;
wire \ctrl|WideOr33~combout ;
wire \dp|mux_i0|Mux4~7_combout ;
wire \dp|mux_i0|Mux5~5_combout ;
wire \dp|reg_i1|reg8_out[5]~feeder_combout ;
wire \dp|add_MD|Add0~1 ;
wire \dp|add_MD|Add0~3 ;
wire \dp|add_MD|Add0~5 ;
wire \dp|add_MD|Add0~6_combout ;
wire \dp|add_MD|Add0~7 ;
wire \dp|add_MD|Add0~9 ;
wire \dp|add_MD|Add0~10_combout ;
wire \dp|reg_i1|reg8_out[6]~feeder_combout ;
wire \dp|mux_i0|Mux1~0_combout ;
wire \dp|mux_o0|Mux1~0_combout ;
wire \dp|mux_o0|Mux1~1_combout ;
wire \dp|ula_cmp|mux_comp|Mux2~3_combout ;
wire \dp|ula_cmp|ula_in0_9[8]~2_combout ;
wire \dp|mux_o2|mux_out[3]~6_combout ;
wire \dp|mux_o2|mux_out[5]~8_combout ;
wire \dp|reg_i1|reg8_out[7]~feeder_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~8_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~13_combout ;
wire \dp|ula_cmp|Equal4~0_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~18_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~21_combout ;
wire \dp|ula_cmp|mux_comp|Mux1~2_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~7_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~6_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~8_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~7_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~21_combout ;
wire \dp|ula_cmp|mux_comp|Mux1~3_combout ;
wire \dp|ula_cmp|sub_comp|Add0~22_combout ;
wire \dp|ula_cmp|sub_comp|Add0~19_combout ;
wire \dp|mux_o0|Mux3~0_combout ;
wire \dp|mux_o0|Mux3~1_combout ;
wire \dp|ula_cmp|sub_comp|Add0~13_combout ;
wire \dp|ula_cmp|sub_comp|Add0~12 ;
wire \dp|ula_cmp|sub_comp|Add0~15 ;
wire \dp|ula_cmp|sub_comp|Add0~18 ;
wire \dp|ula_cmp|sub_comp|Add0~21 ;
wire \dp|ula_cmp|sub_comp|Add0~24 ;
wire \dp|ula_cmp|sub_comp|Add0~26_combout ;
wire \dp|ula_cmp|mux_comp|Mux1~0_combout ;
wire \dp|ula_cmp|mux_comp|Mux1~1_combout ;
wire \dp|ula_cmp|mux_comp|Mux1~4_combout ;
wire \dp|mux_i0|Mux0~1_combout ;
wire \dp|reg_r3|reg8_out[7]~feeder_combout ;
wire \ctrl|Selector8~2_combout ;
wire \ctrl|Selector8~1_combout ;
wire \ctrl|Selector8~3_combout ;
wire \ctrl|ctl_ld_r2~combout ;
wire \dp|mux_o2|mux_out[7]~7_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~6_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~9_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~6_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~7_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~12_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~16_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~17_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~24_combout ;
wire \dp|ula_cmp|mux_comp|Mux2~0_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~4_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~5_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~16_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~10_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~17_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~18_combout ;
wire \dp|ula_cmp|mux_comp|Mux2~1_combout ;
wire \dp|ula_cmp|sub_comp|Add0~23_combout ;
wire \dp|ula_cmp|mux_comp|Mux2~2_combout ;
wire \dp|ula_cmp|mux_comp|Mux2~4_combout ;
wire \dp|mux_i0|Mux1~1_combout ;
wire \dp|mux_o2|mux_out[6]~9_combout ;
wire \dp|add_MD|Add0~11 ;
wire \dp|add_MD|Add0~12_combout ;
wire \dp|add_MD|Add0~13 ;
wire \dp|add_MD|Add0~14_combout ;
wire \dp|reg_i1|reg8_out[4]~feeder_combout ;
wire \dp|mux_i0|Mux3~0_combout ;
wire \dp|ula_cmp|sub_comp|Add0~17_combout ;
wire \dp|ula_cmp|mux_comp|Mux4~2_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~19_combout ;
wire \dp|ula_cmp|mux_comp|Mux4~0_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~10_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~0_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~9_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~11_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~12_combout ;
wire \dp|ula_cmp|mux_comp|Mux4~1_combout ;
wire \dp|ula_cmp|mux_comp|Mux4~4_combout ;
wire \dp|mux_i0|Mux3~1_combout ;
wire \dp|mux_o2|mux_out[4]~10_combout ;
wire \dp|add_MD|Add0~8_combout ;
wire \dp|mux_i0|Mux2~0_combout ;
wire \dp|ula_cmp|sub_comp|Add0~20_combout ;
wire \dp|ula_cmp|mux_comp|Mux3~2_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~12_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~3_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~20_combout ;
wire \dp|ula_cmp|mux_comp|Mux3~0_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~2_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~15_combout ;
wire \dp|ula_cmp|mux_comp|Mux3~1_combout ;
wire \dp|ula_cmp|mux_comp|Mux3~4_combout ;
wire \dp|mux_i0|Mux2~1_combout ;
wire \dp|mux_o0|Mux2~0_combout ;
wire \dp|mux_o0|Mux2~1_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~0_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~1_combout ;
wire \dp|mux_i0|Mux4~0_combout ;
wire \dp|mux_i0|Mux4~6_combout ;
wire \dp|mux_i0|Mux4~4_combout ;
wire \dp|mux_i0|Mux4~3_combout ;
wire \dp|mux_i0|Mux5~1_combout ;
wire \dp|mux_i0|Mux5~2_combout ;
wire \dp|mux_i0|Mux4~5_combout ;
wire \dp|mux_i0|Mux5~3_combout ;
wire \dp|mux_i0|Mux5~4_combout ;
wire \dp|mux_i0|Mux5~6_combout ;
wire \dp|mux_i0|Mux5~7_combout ;
wire \dp|mux_o2|mux_out[2]~5_combout ;
wire \dp|add_MD|Add0~4_combout ;
wire \dp|mux_i0|Mux6~0_combout ;
wire \dp|ula_cmp|sub_comp|Add0~8_combout ;
wire \dp|ula_cmp|mux_comp|Mux7~2_combout ;
wire \dp|ula_cmp|mux_comp|Mux7~3_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~4_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~14_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~15_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~13_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~23_combout ;
wire \dp|ula_cmp|mux_comp|Mux7~0_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~5_combout ;
wire \dp|ula_cmp|mux_comp|Mux7~1_combout ;
wire \dp|ula_cmp|mux_comp|Mux7~4_combout ;
wire \dp|mux_i0|Mux6~1_combout ;
wire \dp|mux_o2|mux_out[1]~3_combout ;
wire \dp|add_MD|Add0~2_combout ;
wire \dp|mux_i0|Mux4~9_combout ;
wire \dp|ula_cmp|sub_comp|Add0~14_combout ;
wire \dp|mux_i0|Mux4~1_combout ;
wire \dp|mux_i0|Mux4~10_combout ;
wire \dp|mux_i0|Mux4~11_combout ;
wire \dp|mux_i0|Mux4~12_combout ;
wire \dp|mux_i0|Mux4~13_combout ;
wire \dp|mux_i0|Mux4~14_combout ;
wire \dp|mux_i0|Mux4~15_combout ;
wire \dp|mux_i0|Mux4~16_combout ;
wire \dp|reg_r1|reg8_out[3]~feeder_combout ;
wire \dp|mux_o0|Mux4~0_combout ;
wire \dp|mux_o0|Mux4~1_combout ;
wire \dp|comp|Equal0~0_combout ;
wire \dp|comp|LessThan0~1_cout ;
wire \dp|comp|LessThan0~3_cout ;
wire \dp|comp|LessThan0~5_cout ;
wire \dp|comp|LessThan0~7_cout ;
wire \dp|comp|LessThan0~9_cout ;
wire \dp|comp|LessThan0~11_cout ;
wire \dp|comp|LessThan0~13_cout ;
wire \dp|comp|LessThan0~14_combout ;
wire \ctrl|Selector23~0_combout ;
wire \ctrl|Selector23~3_combout ;
wire \ctrl|Selector23~4_combout ;
wire \dp|inc_PC|inc_out[6]~12_combout ;
wire \dp|reg_PC|reg10_out~19_combout ;
wire \dp|reg_PC|reg10_out~20_combout ;
wire \dp|reg_PC|reg10_out~21_combout ;
wire \dp|inc_PC|inc_out[5]~10_combout ;
wire \dp|reg_PC|reg10_out~16_combout ;
wire \dp|reg_PC|reg10_out~17_combout ;
wire \dp|reg_PC|reg10_out~18_combout ;
wire \dp|add_PC|Add0~8_combout ;
wire \dp|inc_PC|inc_out[4]~8_combout ;
wire \dp|reg_PC|reg10_out~13_combout ;
wire \dp|reg_PC|reg10_out~14_combout ;
wire \dp|reg_PC|reg10_out~15_combout ;
wire \ctrl|state~51_combout ;
wire \ctrl|state.s_bge1~regout ;
wire \ctrl|state.s_bge~regout ;
wire \ctrl|WideOr21~0_combout ;
wire \ctrl|WideOr21~0clkctrl_outclk ;
wire \ctrl|Selector31~0_combout ;
wire \ctrl|Selector31~1_combout ;
wire \ctrl|Selector31~2_combout ;
wire \ctrl|Selector31~3_combout ;
wire \dp|mux_o0|Mux0~0_combout ;
wire \dp|mux_o0|Mux0~1_combout ;
wire \dp|comp|Equal0~1_combout ;
wire \ctrl|Selector25~0_combout ;
wire \ctrl|Selector25~1_combout ;
wire \dp|inc_PC|inc_out[3]~6_combout ;
wire \dp|reg_PC|reg10_out~10_combout ;
wire \dp|reg_PC|reg10_out~11_combout ;
wire \dp|reg_PC|reg10_out~12_combout ;
wire \dp|reg_PC|reg10_out~7_combout ;
wire \dp|reg_PC|reg10_out~8_combout ;
wire \dp|reg_PC|reg10_out~9_combout ;
wire \dp|inc_PC|inc_out[1]~2_combout ;
wire \dp|reg_PC|reg10_out~4_combout ;
wire \dp|reg_PC|reg10_out~5_combout ;
wire \dp|reg_PC|reg10_out~6_combout ;
wire \ctrl|state~77_combout ;
wire \ctrl|state.s_blt1~regout ;
wire \ctrl|state.s_blt~regout ;
wire \ctrl|WideOr2~0_combout ;
wire \ctrl|WideOr2~0clkctrl_outclk ;
wire \ctrl|ctl_rst_pc~combout ;
wire \dp|add_PC|Add0~0_combout ;
wire \dp|inc_PC|inc_out[0]~0_combout ;
wire \dp|reg_PC|reg10_out~0_combout ;
wire \dp|reg_PC|reg10_out~1_combout ;
wire \dp|reg_PC|reg10_out~2_combout ;
wire \ctrl|state~50_combout ;
wire \ctrl|Selector0~0_combout ;
wire \ctrl|Selector0~1_combout ;
wire \ctrl|state.fetch~regout ;
wire \ctrl|ctl_ld_ri~combout ;
wire \ctrl|state~56_combout ;
wire \ctrl|state.s_addi~regout ;
wire \ctrl|state~57_combout ;
wire \ctrl|state.s_andi~regout ;
wire \ctrl|state~58_combout ;
wire \ctrl|state.s_ori~regout ;
wire \ctrl|WideOr20~0_combout ;
wire \ctrl|WideOr20~combout ;
wire \dp|reg_i1|reg8_out[0]~feeder_combout ;
wire \dp|mux_i0|Mux7~0_combout ;
wire \dp|ula_cmp|mux_comp|Mux8~3_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~1_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~10_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~11_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~8_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~9_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~22_combout ;
wire \dp|ula_cmp|mux_comp|Mux8~0_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~2_combout ;
wire \dp|ula_cmp|mux_comp|Mux8~1_combout ;
wire \dp|ula_cmp|mux_comp|Mux8~4_combout ;
wire \dp|mux_i0|Mux7~1_combout ;
wire \dp|mux_o0|Mux7~0_combout ;
wire \dp|mux_o0|Mux7~1_combout ;
wire \ctrl|Selector4~0_combout ;
wire \ctrl|ctl_ld_o0~combout ;
wire \dp|reg_o0|reg8_out[4]~feeder_combout ;
wire \dp|reg_o0|reg8_out[5]~feeder_combout ;
wire \ctrl|Selector5~0_combout ;
wire \ctrl|ctl_ld_o1~combout ;
wire \dp|reg_o1|reg8_out[1]~feeder_combout ;
wire \dp|reg_o1|reg8_out[2]~feeder_combout ;
wire \dp|reg_o1|reg8_out[7]~feeder_combout ;
wire [15:0] \dp|reg_RI|reg16_out ;
wire [7:0] \dp|mux_o2|mux_out ;
wire [7:0] \data_i0~combout ;
wire [7:0] \data_i1~combout ;
wire [7:0] \dp|reg_i1|reg8_out ;
wire [7:0] \dp|reg_o0|reg8_out ;
wire [7:0] \dp|reg_o1|reg8_out ;
wire [7:0] \dp|reg_r1|reg8_out ;
wire [7:0] \dp|reg_r2|reg8_out ;
wire [7:0] \dp|reg_r3|reg8_out ;
wire [2:0] \ctrl|ctl_ula_code ;
wire [1:0] \ctrl|ctl_addr_pc ;
wire [1:0] \ctrl|ctl_addr_o1 ;
wire [1:0] \ctrl|ctl_addr_o0 ;
wire [1:0] \ctrl|ctl_addr_i0 ;
wire [7:0] \dp|md|altsyncram_component|auto_generated|q_a ;
wire [8:0] \dp|ula_cmp|xor_comp|xor_out ;
wire [7:0] \dp|reg_i0|reg8_out ;
wire [9:0] \dp|reg_PC|reg10_out ;
wire [9:0] \dp|reg_RP|reg10_out ;

wire [7:0] \dp|md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [3:0] \dp|mp|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [3:0] \dp|mp|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [3:0] \dp|mp|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [3:0] \dp|mp|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;

assign \dp|md|altsyncram_component|auto_generated|q_a [0] = \dp|md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \dp|md|altsyncram_component|auto_generated|q_a [1] = \dp|md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \dp|md|altsyncram_component|auto_generated|q_a [2] = \dp|md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \dp|md|altsyncram_component|auto_generated|q_a [3] = \dp|md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \dp|md|altsyncram_component|auto_generated|q_a [4] = \dp|md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \dp|md|altsyncram_component|auto_generated|q_a [5] = \dp|md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \dp|md|altsyncram_component|auto_generated|q_a [6] = \dp|md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \dp|md|altsyncram_component|auto_generated|q_a [7] = \dp|md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \dp|reg_RI|reg16_out [7] = \dp|mp|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \dp|reg_RI|reg16_out [8] = \dp|mp|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];
assign \dp|reg_RI|reg16_out [9] = \dp|mp|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [2];
assign \dp|reg_RI|reg16_out [10] = \dp|mp|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [3];

assign \dp|reg_RI|reg16_out [0] = \dp|mp|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \dp|reg_RI|reg16_out [1] = \dp|mp|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \dp|reg_RI|reg16_out [2] = \dp|mp|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \dp|reg_RI|reg16_out [6] = \dp|mp|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

assign \dp|reg_RI|reg16_out [3] = \dp|mp|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \dp|reg_RI|reg16_out [4] = \dp|mp|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \dp|reg_RI|reg16_out [5] = \dp|mp|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \dp|reg_RI|reg16_out [11] = \dp|mp|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];

assign \dp|reg_RI|reg16_out [12] = \dp|mp|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \dp|reg_RI|reg16_out [13] = \dp|mp|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];
assign \dp|reg_RI|reg16_out [14] = \dp|mp|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [2];
assign \dp|reg_RI|reg16_out [15] = \dp|mp|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [3];

// Location: M4K_X26_Y27
cycloneii_ram_block \dp|md|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ctrl|ctl_wr_md~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dp|mux_o0|Mux0~1_combout ,\dp|mux_o0|Mux1~1_combout ,\dp|mux_o0|Mux2~1_combout ,\dp|mux_o0|Mux3~1_combout ,\dp|mux_o0|Mux4~1_combout ,\dp|mux_o0|Mux5~1_combout ,\dp|mux_o0|Mux6~1_combout ,\dp|mux_o0|Mux7~1_combout }),
	.portaaddr({\dp|add_MD|Add0~14_combout ,\dp|add_MD|Add0~12_combout ,\dp|add_MD|Add0~10_combout ,\dp|add_MD|Add0~8_combout ,\dp|add_MD|Add0~6_combout ,\dp|add_MD|Add0~4_combout ,\dp|add_MD|Add0~2_combout ,\dp|add_MD|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "datapath:dp|men_dados:md|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ALTSYNCRAM";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneii_lcell_comb \dp|ula_cmp|sub_comp|Add0~5 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~5_combout  = (\dp|mux_o0|Mux7~1_combout  & ((\dp|ula_cmp|sub_comp|Add0~2_combout  & (\dp|ula_cmp|sub_comp|Add0~4_cout  & VCC)) # (!\dp|ula_cmp|sub_comp|Add0~2_combout  & (!\dp|ula_cmp|sub_comp|Add0~4_cout )))) # 
// (!\dp|mux_o0|Mux7~1_combout  & ((\dp|ula_cmp|sub_comp|Add0~2_combout  & (!\dp|ula_cmp|sub_comp|Add0~4_cout )) # (!\dp|ula_cmp|sub_comp|Add0~2_combout  & ((\dp|ula_cmp|sub_comp|Add0~4_cout ) # (GND)))))
// \dp|ula_cmp|sub_comp|Add0~6  = CARRY((\dp|mux_o0|Mux7~1_combout  & (!\dp|ula_cmp|sub_comp|Add0~2_combout  & !\dp|ula_cmp|sub_comp|Add0~4_cout )) # (!\dp|mux_o0|Mux7~1_combout  & ((!\dp|ula_cmp|sub_comp|Add0~4_cout ) # (!\dp|ula_cmp|sub_comp|Add0~2_combout 
// ))))

	.dataa(\dp|mux_o0|Mux7~1_combout ),
	.datab(\dp|ula_cmp|sub_comp|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|ula_cmp|sub_comp|Add0~4_cout ),
	.combout(\dp|ula_cmp|sub_comp|Add0~5_combout ),
	.cout(\dp|ula_cmp|sub_comp|Add0~6 ));
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~5 .lut_mask = 16'h9617;
defparam \dp|ula_cmp|sub_comp|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneii_lcell_comb \dp|ula_cmp|sub_comp|Add0~26 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~26_combout  = ((\dp|ula_cmp|sub_comp|Add0~25_combout  $ (\dp|mux_o0|Mux0~1_combout  $ (!\dp|ula_cmp|sub_comp|Add0~24 )))) # (GND)
// \dp|ula_cmp|sub_comp|Add0~27  = CARRY((\dp|ula_cmp|sub_comp|Add0~25_combout  & ((\dp|mux_o0|Mux0~1_combout ) # (!\dp|ula_cmp|sub_comp|Add0~24 ))) # (!\dp|ula_cmp|sub_comp|Add0~25_combout  & (\dp|mux_o0|Mux0~1_combout  & !\dp|ula_cmp|sub_comp|Add0~24 )))

	.dataa(\dp|ula_cmp|sub_comp|Add0~25_combout ),
	.datab(\dp|mux_o0|Mux0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|ula_cmp|sub_comp|Add0~24 ),
	.combout(\dp|ula_cmp|sub_comp|Add0~26_combout ),
	.cout(\dp|ula_cmp|sub_comp|Add0~27 ));
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~26 .lut_mask = 16'h698E;
defparam \dp|ula_cmp|sub_comp|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cycloneii_lcell_comb \dp|add_PC|Add0~2 (
// Equation(s):
// \dp|add_PC|Add0~2_combout  = (\dp|reg_PC|reg10_out [1] & ((\dp|reg_RI|reg16_out [1] & (\dp|add_PC|Add0~1  & VCC)) # (!\dp|reg_RI|reg16_out [1] & (!\dp|add_PC|Add0~1 )))) # (!\dp|reg_PC|reg10_out [1] & ((\dp|reg_RI|reg16_out [1] & (!\dp|add_PC|Add0~1 )) # 
// (!\dp|reg_RI|reg16_out [1] & ((\dp|add_PC|Add0~1 ) # (GND)))))
// \dp|add_PC|Add0~3  = CARRY((\dp|reg_PC|reg10_out [1] & (!\dp|reg_RI|reg16_out [1] & !\dp|add_PC|Add0~1 )) # (!\dp|reg_PC|reg10_out [1] & ((!\dp|add_PC|Add0~1 ) # (!\dp|reg_RI|reg16_out [1]))))

	.dataa(\dp|reg_PC|reg10_out [1]),
	.datab(\dp|reg_RI|reg16_out [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|add_PC|Add0~1 ),
	.combout(\dp|add_PC|Add0~2_combout ),
	.cout(\dp|add_PC|Add0~3 ));
// synopsys translate_off
defparam \dp|add_PC|Add0~2 .lut_mask = 16'h9617;
defparam \dp|add_PC|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cycloneii_lcell_comb \dp|add_PC|Add0~4 (
// Equation(s):
// \dp|add_PC|Add0~4_combout  = ((\dp|reg_RI|reg16_out [2] $ (\dp|reg_PC|reg10_out [2] $ (!\dp|add_PC|Add0~3 )))) # (GND)
// \dp|add_PC|Add0~5  = CARRY((\dp|reg_RI|reg16_out [2] & ((\dp|reg_PC|reg10_out [2]) # (!\dp|add_PC|Add0~3 ))) # (!\dp|reg_RI|reg16_out [2] & (\dp|reg_PC|reg10_out [2] & !\dp|add_PC|Add0~3 )))

	.dataa(\dp|reg_RI|reg16_out [2]),
	.datab(\dp|reg_PC|reg10_out [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|add_PC|Add0~3 ),
	.combout(\dp|add_PC|Add0~4_combout ),
	.cout(\dp|add_PC|Add0~5 ));
// synopsys translate_off
defparam \dp|add_PC|Add0~4 .lut_mask = 16'h698E;
defparam \dp|add_PC|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N14
cycloneii_lcell_comb \dp|add_PC|Add0~10 (
// Equation(s):
// \dp|add_PC|Add0~10_combout  = (\dp|reg_PC|reg10_out [5] & ((\dp|reg_RI|reg16_out [5] & (\dp|add_PC|Add0~9  & VCC)) # (!\dp|reg_RI|reg16_out [5] & (!\dp|add_PC|Add0~9 )))) # (!\dp|reg_PC|reg10_out [5] & ((\dp|reg_RI|reg16_out [5] & (!\dp|add_PC|Add0~9 )) # 
// (!\dp|reg_RI|reg16_out [5] & ((\dp|add_PC|Add0~9 ) # (GND)))))
// \dp|add_PC|Add0~11  = CARRY((\dp|reg_PC|reg10_out [5] & (!\dp|reg_RI|reg16_out [5] & !\dp|add_PC|Add0~9 )) # (!\dp|reg_PC|reg10_out [5] & ((!\dp|add_PC|Add0~9 ) # (!\dp|reg_RI|reg16_out [5]))))

	.dataa(\dp|reg_PC|reg10_out [5]),
	.datab(\dp|reg_RI|reg16_out [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|add_PC|Add0~9 ),
	.combout(\dp|add_PC|Add0~10_combout ),
	.cout(\dp|add_PC|Add0~11 ));
// synopsys translate_off
defparam \dp|add_PC|Add0~10 .lut_mask = 16'h9617;
defparam \dp|add_PC|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cycloneii_lcell_comb \dp|add_PC|Add0~12 (
// Equation(s):
// \dp|add_PC|Add0~12_combout  = ((\dp|reg_RI|reg16_out [6] $ (\dp|reg_PC|reg10_out [6] $ (!\dp|add_PC|Add0~11 )))) # (GND)
// \dp|add_PC|Add0~13  = CARRY((\dp|reg_RI|reg16_out [6] & ((\dp|reg_PC|reg10_out [6]) # (!\dp|add_PC|Add0~11 ))) # (!\dp|reg_RI|reg16_out [6] & (\dp|reg_PC|reg10_out [6] & !\dp|add_PC|Add0~11 )))

	.dataa(\dp|reg_RI|reg16_out [6]),
	.datab(\dp|reg_PC|reg10_out [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|add_PC|Add0~11 ),
	.combout(\dp|add_PC|Add0~12_combout ),
	.cout(\dp|add_PC|Add0~13 ));
// synopsys translate_off
defparam \dp|add_PC|Add0~12 .lut_mask = 16'h698E;
defparam \dp|add_PC|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cycloneii_lcell_comb \dp|add_PC|Add0~14 (
// Equation(s):
// \dp|add_PC|Add0~14_combout  = (\dp|reg_RI|reg16_out [6] & ((\dp|reg_PC|reg10_out [7] & (\dp|add_PC|Add0~13  & VCC)) # (!\dp|reg_PC|reg10_out [7] & (!\dp|add_PC|Add0~13 )))) # (!\dp|reg_RI|reg16_out [6] & ((\dp|reg_PC|reg10_out [7] & (!\dp|add_PC|Add0~13 
// )) # (!\dp|reg_PC|reg10_out [7] & ((\dp|add_PC|Add0~13 ) # (GND)))))
// \dp|add_PC|Add0~15  = CARRY((\dp|reg_RI|reg16_out [6] & (!\dp|reg_PC|reg10_out [7] & !\dp|add_PC|Add0~13 )) # (!\dp|reg_RI|reg16_out [6] & ((!\dp|add_PC|Add0~13 ) # (!\dp|reg_PC|reg10_out [7]))))

	.dataa(\dp|reg_RI|reg16_out [6]),
	.datab(\dp|reg_PC|reg10_out [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|add_PC|Add0~13 ),
	.combout(\dp|add_PC|Add0~14_combout ),
	.cout(\dp|add_PC|Add0~15 ));
// synopsys translate_off
defparam \dp|add_PC|Add0~14 .lut_mask = 16'h9617;
defparam \dp|add_PC|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneii_lcell_comb \dp|ula_cmp|sub_comp|Add0~28 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~28_combout  = \dp|ula_cmp|ula_in0_9[8]~2_combout  $ (\dp|ula_cmp|sub_comp|Add0~27  $ (\dp|ula_cmp|sub_comp|Add0~30_combout ))

	.dataa(vcc),
	.datab(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.datac(vcc),
	.datad(\dp|ula_cmp|sub_comp|Add0~30_combout ),
	.cin(\dp|ula_cmp|sub_comp|Add0~27 ),
	.combout(\dp|ula_cmp|sub_comp|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~28 .lut_mask = 16'hC33C;
defparam \dp|ula_cmp|sub_comp|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y25_N27
cycloneii_lcell_ff \dp|reg_r2|reg8_out[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_i0|Mux5~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_r2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r2|reg8_out [2]));

// Location: LCFF_X29_Y25_N25
cycloneii_lcell_ff \ctrl|state.s_add (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~68_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_add~regout ));

// Location: LCCOMB_X30_Y23_N10
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux8~2 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux8~2_combout  = (!\ctrl|ctl_ula_code [1] & \dp|ula_cmp|sub_comp|Add0~5_combout )

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\dp|ula_cmp|sub_comp|Add0~5_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux8~2 .lut_mask = 16'h5500;
defparam \dp|ula_cmp|mux_comp|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~3 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~3_combout  = (!\dp|mux_o2|mux_out [3] & (\dp|ula_cmp|sll_comp|ShiftLeft0~2_combout  & (!\dp|mux_o2|mux_out [2] & !\dp|ula_cmp|srl_comp|ShiftRight0~6_combout )))

	.dataa(\dp|mux_o2|mux_out [3]),
	.datab(\dp|ula_cmp|sll_comp|ShiftLeft0~2_combout ),
	.datac(\dp|mux_o2|mux_out [2]),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~3 .lut_mask = 16'h0004;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneii_lcell_comb \dp|ula_cmp|xor_comp|xor_out[1] (
// Equation(s):
// \dp|ula_cmp|xor_comp|xor_out [1] = \dp|mux_o0|Mux6~1_combout  $ (\dp|mux_o2|mux_out [1])

	.dataa(vcc),
	.datab(\dp|mux_o0|Mux6~1_combout ),
	.datac(vcc),
	.datad(\dp|mux_o2|mux_out [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|xor_comp|xor_out [1]),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|xor_comp|xor_out[1] .lut_mask = 16'h33CC;
defparam \dp|ula_cmp|xor_comp|xor_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneii_lcell_comb \dp|ula_cmp|sub_comp|Add0~7 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~7_combout  = \ctrl|ctl_ula_code [0] $ (\dp|mux_o2|mux_out [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(\dp|mux_o2|mux_out [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sub_comp|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~7 .lut_mask = 16'h0FF0;
defparam \dp|ula_cmp|sub_comp|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cycloneii_lcell_comb \dp|ula_cmp|sub_comp|Add0~10 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~10_combout  = \ctrl|ctl_ula_code [0] $ (\dp|mux_o2|mux_out [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(\dp|mux_o2|mux_out [2]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sub_comp|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~10 .lut_mask = 16'h0FF0;
defparam \dp|ula_cmp|sub_comp|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
cycloneii_lcell_comb \dp|mux_i0|Mux4~2 (
// Equation(s):
// \dp|mux_i0|Mux4~2_combout  = (!\ctrl|ctl_ula_code [0] & !\dp|mux_o2|mux_out [3])

	.dataa(\ctrl|ctl_ula_code [0]),
	.datab(vcc),
	.datac(\dp|mux_o2|mux_out [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~2 .lut_mask = 16'h0505;
defparam \dp|mux_i0|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
cycloneii_lcell_comb \dp|mux_i0|Mux4~8 (
// Equation(s):
// \dp|mux_i0|Mux4~8_combout  = (\ctrl|ctl_ula_code [2]) # ((\ctrl|ctl_ula_code [1] & \ctrl|ctl_ula_code [0]))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\ctrl|ctl_ula_code [2]),
	.datac(vcc),
	.datad(\ctrl|ctl_ula_code [0]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~8 .lut_mask = 16'hEECC;
defparam \dp|mux_i0|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N8
cycloneii_lcell_comb \dp|ula_cmp|sub_comp|Add0~16 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~16_combout  = \ctrl|ctl_ula_code [0] $ (\dp|mux_o2|mux_out [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(\dp|mux_o2|mux_out [4]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sub_comp|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~16 .lut_mask = 16'h0FF0;
defparam \dp|ula_cmp|sub_comp|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux4~3 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux4~3_combout  = (\ctrl|ctl_ula_code [1] & ((\ctrl|ctl_ula_code [0] & ((\dp|mux_o2|mux_out [4]) # (\dp|mux_o0|Mux3~1_combout ))) # (!\ctrl|ctl_ula_code [0] & (\dp|mux_o2|mux_out [4] & \dp|mux_o0|Mux3~1_combout ))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\ctrl|ctl_ula_code [0]),
	.datac(\dp|mux_o2|mux_out [4]),
	.datad(\dp|mux_o0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux4~3 .lut_mask = 16'hA880;
defparam \dp|ula_cmp|mux_comp|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~13 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~13_combout  = (\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux3~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux2~1_combout )))

	.dataa(vcc),
	.datab(\dp|mux_o0|Mux3~1_combout ),
	.datac(\dp|mux_o0|Mux2~1_combout ),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~13 .lut_mask = 16'hCCF0;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~14 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~14_combout  = (!\dp|mux_o2|mux_out [2] & ((\dp|mux_o2|mux_out [1] & ((\dp|ula_cmp|sll_comp|ShiftLeft0~7_combout ))) # (!\dp|mux_o2|mux_out [1] & (\dp|ula_cmp|sll_comp|ShiftLeft0~13_combout ))))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~13_combout ),
	.datab(\dp|mux_o2|mux_out [2]),
	.datac(\dp|mux_o2|mux_out [1]),
	.datad(\dp|ula_cmp|sll_comp|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~14 .lut_mask = 16'h3202;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cycloneii_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~11 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~11_combout  = (\dp|ula_cmp|srl_comp|ShiftRight0~20_combout ) # ((!\dp|ula_cmp|sra_comp|ShiftRight0~9_combout  & \dp|ula_cmp|ula_in0_9[8]~2_combout ))

	.dataa(vcc),
	.datab(\dp|ula_cmp|sra_comp|ShiftRight0~9_combout ),
	.datac(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~11 .lut_mask = 16'hFF30;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux3~3 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux3~3_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|mux_o0|Mux2~1_combout  & ((\dp|mux_o2|mux_out [5]) # (\ctrl|ctl_ula_code [0]))) # (!\dp|mux_o0|Mux2~1_combout  & (\dp|mux_o2|mux_out [5] & \ctrl|ctl_ula_code [0]))))

	.dataa(\dp|mux_o0|Mux2~1_combout ),
	.datab(\dp|mux_o2|mux_out [5]),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(\ctrl|ctl_ula_code [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux3~3 .lut_mask = 16'hE800;
defparam \dp|ula_cmp|mux_comp|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N7
cycloneii_lcell_ff \dp|reg_i0|reg8_out[7] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_i0~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_i0|reg8_out [7]));

// Location: LCCOMB_X33_Y24_N6
cycloneii_lcell_comb \dp|mux_i0|Mux0~0 (
// Equation(s):
// \dp|mux_i0|Mux0~0_combout  = (\ctrl|ctl_addr_i0 [1] & ((\ctrl|ctl_addr_i0 [0]) # ((\dp|md|altsyncram_component|auto_generated|q_a [7])))) # (!\ctrl|ctl_addr_i0 [1] & (!\ctrl|ctl_addr_i0 [0] & (\dp|reg_i0|reg8_out [7])))

	.dataa(\ctrl|ctl_addr_i0 [1]),
	.datab(\ctrl|ctl_addr_i0 [0]),
	.datac(\dp|reg_i0|reg8_out [7]),
	.datad(\dp|md|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux0~0 .lut_mask = 16'hBA98;
defparam \dp|mux_i0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N26
cycloneii_lcell_comb \dp|ula_cmp|sub_comp|Add0~25 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~25_combout  = \ctrl|ctl_ula_code [0] $ (\dp|mux_o2|mux_out [7])

	.dataa(vcc),
	.datab(\ctrl|ctl_ula_code [0]),
	.datac(vcc),
	.datad(\dp|mux_o2|mux_out [7]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sub_comp|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~25 .lut_mask = 16'h33CC;
defparam \dp|ula_cmp|sub_comp|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~19 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~19_combout  = (!\dp|mux_o2|mux_out [1] & ((\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux1~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux0~1_combout )))))

	.dataa(\dp|mux_o0|Mux1~1_combout ),
	.datab(\dp|mux_o2|mux_out [1]),
	.datac(\dp|mux_o0|Mux0~1_combout ),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~19 .lut_mask = 16'h2230;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~20 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~20_combout  = (!\dp|mux_o2|mux_out [2] & ((\dp|ula_cmp|sll_comp|ShiftLeft0~19_combout ) # ((\dp|ula_cmp|sll_comp|ShiftLeft0~13_combout  & \dp|mux_o2|mux_out [1]))))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~13_combout ),
	.datab(\dp|mux_o2|mux_out [1]),
	.datac(\dp|ula_cmp|sll_comp|ShiftLeft0~19_combout ),
	.datad(\dp|mux_o2|mux_out [2]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~20 .lut_mask = 16'h00F8;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cycloneii_lcell_comb \ctrl|state~68 (
// Equation(s):
// \ctrl|state~68_combout  = (!\dp|reg_RI|reg16_out [12] & (\ctrl|state~62_combout  & !\dp|reg_RI|reg16_out [11]))

	.dataa(\dp|reg_RI|reg16_out [12]),
	.datab(\ctrl|state~62_combout ),
	.datac(vcc),
	.datad(\dp|reg_RI|reg16_out [11]),
	.cin(gnd),
	.combout(\ctrl|state~68_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~68 .lut_mask = 16'h0044;
defparam \ctrl|state~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cycloneii_lcell_comb \ctrl|WideOr35~0 (
// Equation(s):
// \ctrl|WideOr35~0_combout  = (!\ctrl|state.s_sra~regout  & (!\ctrl|state.s_or~regout  & !\ctrl|state.s_ori~regout ))

	.dataa(\ctrl|state.s_sra~regout ),
	.datab(vcc),
	.datac(\ctrl|state.s_or~regout ),
	.datad(\ctrl|state.s_ori~regout ),
	.cin(gnd),
	.combout(\ctrl|WideOr35~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr35~0 .lut_mask = 16'h0005;
defparam \ctrl|WideOr35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cycloneii_lcell_comb \ctrl|WideOr35 (
// Equation(s):
// \ctrl|WideOr35~combout  = (\ctrl|state.s_sll~regout ) # ((\ctrl|state.s_and~regout ) # ((\ctrl|state.s_andi~regout ) # (!\ctrl|WideOr35~0_combout )))

	.dataa(\ctrl|state.s_sll~regout ),
	.datab(\ctrl|state.s_and~regout ),
	.datac(\ctrl|state.s_andi~regout ),
	.datad(\ctrl|WideOr35~0_combout ),
	.cin(gnd),
	.combout(\ctrl|WideOr35~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr35 .lut_mask = 16'hFEFF;
defparam \ctrl|WideOr35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cycloneii_lcell_comb \ctrl|WideOr37 (
// Equation(s):
// \ctrl|WideOr37~combout  = (\ctrl|state.s_sub~regout ) # ((\ctrl|state.s_srl~regout ) # (!\ctrl|WideOr35~0_combout ))

	.dataa(vcc),
	.datab(\ctrl|state.s_sub~regout ),
	.datac(\ctrl|state.s_srl~regout ),
	.datad(\ctrl|WideOr35~0_combout ),
	.cin(gnd),
	.combout(\ctrl|WideOr37~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr37 .lut_mask = 16'hFCFF;
defparam \ctrl|WideOr37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N25
cycloneii_lcell_ff \ctrl|state.s_call (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrl|state~73_combout ),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_call~regout ));

// Location: LCFF_X29_Y26_N11
cycloneii_lcell_ff \ctrl|state.s_ret (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~74_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_ret~regout ));

// Location: LCFF_X29_Y26_N25
cycloneii_lcell_ff \ctrl|state.s_brc (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~79_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_brc~regout ));

// Location: LCFF_X29_Y26_N31
cycloneii_lcell_ff \ctrl|state.s_brs (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~80_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_brs~regout ));

// Location: LCCOMB_X29_Y26_N28
cycloneii_lcell_comb \ctrl|Selector7~1 (
// Equation(s):
// \ctrl|Selector7~1_combout  = (!\ctrl|state.s_brc~regout  & (!\ctrl|state.s_brs~regout  & (!\ctrl|state.s_out~regout  & !\ctrl|state.s_ret~regout )))

	.dataa(\ctrl|state.s_brc~regout ),
	.datab(\ctrl|state.s_brs~regout ),
	.datac(\ctrl|state.s_out~regout ),
	.datad(\ctrl|state.s_ret~regout ),
	.cin(gnd),
	.combout(\ctrl|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector7~1 .lut_mask = 16'h0001;
defparam \ctrl|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cycloneii_lcell_comb \ctrl|Selector8~0 (
// Equation(s):
// \ctrl|Selector8~0_combout  = (\ctrl|state.s_ld~regout  & (\dp|reg_RI|reg16_out [10] & !\dp|reg_RI|reg16_out [9]))

	.dataa(\ctrl|state.s_ld~regout ),
	.datab(vcc),
	.datac(\dp|reg_RI|reg16_out [10]),
	.datad(\dp|reg_RI|reg16_out [9]),
	.cin(gnd),
	.combout(\ctrl|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector8~0 .lut_mask = 16'h00A0;
defparam \ctrl|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cycloneii_lcell_comb \ctrl|state~72 (
// Equation(s):
// \ctrl|state~72_combout  = (\dp|reg_RI|reg16_out [13] & (!\dp|reg_RI|reg16_out [11] & \dp|reg_RI|reg16_out [14]))

	.dataa(vcc),
	.datab(\dp|reg_RI|reg16_out [13]),
	.datac(\dp|reg_RI|reg16_out [11]),
	.datad(\dp|reg_RI|reg16_out [14]),
	.cin(gnd),
	.combout(\ctrl|state~72_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~72 .lut_mask = 16'h0C00;
defparam \ctrl|state~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N10
cycloneii_lcell_comb \ctrl|state~73 (
// Equation(s):
// \ctrl|state~73_combout  = (!\dp|reg_RI|reg16_out [14] & (\dp|reg_RI|reg16_out [13] & \ctrl|state~49_combout ))

	.dataa(\dp|reg_RI|reg16_out [14]),
	.datab(\dp|reg_RI|reg16_out [13]),
	.datac(vcc),
	.datad(\ctrl|state~49_combout ),
	.cin(gnd),
	.combout(\ctrl|state~73_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~73 .lut_mask = 16'h4400;
defparam \ctrl|state~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cycloneii_lcell_comb \ctrl|state~74 (
// Equation(s):
// \ctrl|state~74_combout  = (!\dp|reg_RI|reg16_out [14] & (\dp|reg_RI|reg16_out [13] & (\dp|reg_RI|reg16_out [15] & \ctrl|state~50_combout )))

	.dataa(\dp|reg_RI|reg16_out [14]),
	.datab(\dp|reg_RI|reg16_out [13]),
	.datac(\dp|reg_RI|reg16_out [15]),
	.datad(\ctrl|state~50_combout ),
	.cin(gnd),
	.combout(\ctrl|state~74_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~74 .lut_mask = 16'h4000;
defparam \ctrl|state~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y27_N3
cycloneii_lcell_ff \dp|reg_RP|reg10_out[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|inc_PC|inc_out[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_rp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_RP|reg10_out [0]));

// Location: LCFF_X29_Y27_N15
cycloneii_lcell_ff \dp|reg_RP|reg10_out[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|inc_PC|inc_out[1]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_rp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_RP|reg10_out [1]));

// Location: LCFF_X29_Y27_N19
cycloneii_lcell_ff \dp|reg_RP|reg10_out[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|inc_PC|inc_out[3]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_rp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_RP|reg10_out [3]));

// Location: LCFF_X29_Y27_N21
cycloneii_lcell_ff \dp|reg_RP|reg10_out[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|inc_PC|inc_out[4]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_rp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_RP|reg10_out [4]));

// Location: LCFF_X29_Y27_N23
cycloneii_lcell_ff \dp|reg_RP|reg10_out[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|inc_PC|inc_out[5]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_rp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_RP|reg10_out [5]));

// Location: LCFF_X29_Y27_N29
cycloneii_lcell_ff \dp|reg_RP|reg10_out[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|inc_PC|inc_out[8]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_rp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_RP|reg10_out [8]));

// Location: LCFF_X30_Y24_N5
cycloneii_lcell_ff \dp|reg_O|reg1_out (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|reg_O|reg1_out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_O|reg1_out~regout ));

// Location: LCFF_X30_Y24_N23
cycloneii_lcell_ff \dp|reg_S|reg1_out (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|reg_S|reg1_out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_S|reg1_out~regout ));

// Location: LCCOMB_X30_Y24_N12
cycloneii_lcell_comb \ctrl|Selector23~1 (
// Equation(s):
// \ctrl|Selector23~1_combout  = (\ctrl|state.s_brs~regout  & (!\dp|reg_S|reg1_out~regout  & ((!\ctrl|state.s_bro~regout ) # (!\dp|reg_O|reg1_out~regout )))) # (!\ctrl|state.s_brs~regout  & (((!\ctrl|state.s_bro~regout ) # (!\dp|reg_O|reg1_out~regout ))))

	.dataa(\ctrl|state.s_brs~regout ),
	.datab(\dp|reg_S|reg1_out~regout ),
	.datac(\dp|reg_O|reg1_out~regout ),
	.datad(\ctrl|state.s_bro~regout ),
	.cin(gnd),
	.combout(\ctrl|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector23~1 .lut_mask = 16'h0777;
defparam \ctrl|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N31
cycloneii_lcell_ff \dp|reg_C|reg1_out (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|reg_C|reg1_out~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_C|reg1_out~regout ));

// Location: LCCOMB_X30_Y26_N16
cycloneii_lcell_comb \ctrl|Selector23~2 (
// Equation(s):
// \ctrl|Selector23~2_combout  = (\ctrl|Selector23~1_combout  & ((!\dp|reg_C|reg1_out~regout ) # (!\ctrl|state.s_brc~regout )))

	.dataa(vcc),
	.datab(\ctrl|state.s_brc~regout ),
	.datac(\dp|reg_C|reg1_out~regout ),
	.datad(\ctrl|Selector23~1_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector23~2 .lut_mask = 16'h3F00;
defparam \ctrl|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
cycloneii_lcell_comb \dp|reg_O|reg1_out~0 (
// Equation(s):
// \dp|reg_O|reg1_out~0_combout  = (\ctrl|ctl_ula_code [1]) # (\ctrl|ctl_ula_code [2])

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\ctrl|ctl_ula_code [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\dp|reg_O|reg1_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_O|reg1_out~0 .lut_mask = 16'hEEEE;
defparam \dp|reg_O|reg1_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
cycloneii_lcell_comb \dp|reg_O|reg1_out~1 (
// Equation(s):
// \dp|reg_O|reg1_out~1_combout  = (\dp|mux_o0|Mux0~1_combout  & (!\dp|ula_cmp|mux_comp|Mux1~4_combout  & (\ctrl|ctl_ula_code [0] $ (\dp|mux_o2|mux_out [7])))) # (!\dp|mux_o0|Mux0~1_combout  & (\dp|ula_cmp|mux_comp|Mux1~4_combout  & (\ctrl|ctl_ula_code [0] $ 
// (!\dp|mux_o2|mux_out [7]))))

	.dataa(\ctrl|ctl_ula_code [0]),
	.datab(\dp|mux_o0|Mux0~1_combout ),
	.datac(\dp|mux_o2|mux_out [7]),
	.datad(\dp|ula_cmp|mux_comp|Mux1~4_combout ),
	.cin(gnd),
	.combout(\dp|reg_O|reg1_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_O|reg1_out~1 .lut_mask = 16'h2148;
defparam \dp|reg_O|reg1_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
cycloneii_lcell_comb \dp|reg_O|reg1_out~2 (
// Equation(s):
// \dp|reg_O|reg1_out~2_combout  = (\ctrl|ctl_ld_o~combout  & (!\dp|reg_O|reg1_out~0_combout  & ((\dp|reg_O|reg1_out~1_combout )))) # (!\ctrl|ctl_ld_o~combout  & (((\dp|reg_O|reg1_out~regout ))))

	.dataa(\ctrl|ctl_ld_o~combout ),
	.datab(\dp|reg_O|reg1_out~0_combout ),
	.datac(\dp|reg_O|reg1_out~regout ),
	.datad(\dp|reg_O|reg1_out~1_combout ),
	.cin(gnd),
	.combout(\dp|reg_O|reg1_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_O|reg1_out~2 .lut_mask = 16'h7250;
defparam \dp|reg_O|reg1_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
cycloneii_lcell_comb \dp|reg_S|reg1_out~0 (
// Equation(s):
// \dp|reg_S|reg1_out~0_combout  = (\ctrl|ctl_ld_s~combout  & ((\dp|ula_cmp|mux_comp|Mux1~4_combout ))) # (!\ctrl|ctl_ld_s~combout  & (\dp|reg_S|reg1_out~regout ))

	.dataa(\ctrl|ctl_ld_s~combout ),
	.datab(vcc),
	.datac(\dp|reg_S|reg1_out~regout ),
	.datad(\dp|ula_cmp|mux_comp|Mux1~4_combout ),
	.cin(gnd),
	.combout(\dp|reg_S|reg1_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_S|reg1_out~0 .lut_mask = 16'hFA50;
defparam \dp|reg_S|reg1_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneii_lcell_comb \dp|reg_C|reg1_out~0 (
// Equation(s):
// \dp|reg_C|reg1_out~0_combout  = (!\ctrl|ctl_ula_code [2] & ((\dp|ula_cmp|mux_comp|Mux1~0_combout ) # ((!\ctrl|ctl_ula_code [1] & \dp|ula_cmp|sub_comp|Add0~28_combout ))))

	.dataa(\dp|ula_cmp|mux_comp|Mux1~0_combout ),
	.datab(\ctrl|ctl_ula_code [2]),
	.datac(\ctrl|ctl_ula_code [1]),
	.datad(\dp|ula_cmp|sub_comp|Add0~28_combout ),
	.cin(gnd),
	.combout(\dp|reg_C|reg1_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_C|reg1_out~0 .lut_mask = 16'h2322;
defparam \dp|reg_C|reg1_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneii_lcell_comb \dp|reg_C|reg1_out~1 (
// Equation(s):
// \dp|reg_C|reg1_out~1_combout  = (!\dp|mux_o2|mux_out [2] & ((\dp|mux_o2|mux_out [1] & ((\dp|ula_cmp|sll_comp|ShiftLeft0~16_combout ))) # (!\dp|mux_o2|mux_out [1] & (\dp|mux_o0|Mux0~1_combout ))))

	.dataa(\dp|mux_o2|mux_out [1]),
	.datab(\dp|mux_o0|Mux0~1_combout ),
	.datac(\dp|mux_o2|mux_out [2]),
	.datad(\dp|ula_cmp|sll_comp|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\dp|reg_C|reg1_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_C|reg1_out~1 .lut_mask = 16'h0E04;
defparam \dp|reg_C|reg1_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneii_lcell_comb \dp|reg_C|reg1_out~2 (
// Equation(s):
// \dp|reg_C|reg1_out~2_combout  = (!\dp|mux_o2|mux_out [3] & ((\dp|reg_C|reg1_out~1_combout ) # ((\dp|mux_o2|mux_out [2] & \dp|ula_cmp|sll_comp|ShiftLeft0~11_combout ))))

	.dataa(\dp|mux_o2|mux_out [3]),
	.datab(\dp|mux_o2|mux_out [2]),
	.datac(\dp|ula_cmp|sll_comp|ShiftLeft0~11_combout ),
	.datad(\dp|reg_C|reg1_out~1_combout ),
	.cin(gnd),
	.combout(\dp|reg_C|reg1_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_C|reg1_out~2 .lut_mask = 16'h5540;
defparam \dp|reg_C|reg1_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneii_lcell_comb \dp|reg_C|reg1_out~3 (
// Equation(s):
// \dp|reg_C|reg1_out~3_combout  = (\dp|reg_C|reg1_out~2_combout ) # ((!\dp|mux_o2|mux_out [2] & (\dp|mux_o2|mux_out [3] & \dp|ula_cmp|sll_comp|ShiftLeft0~0_combout )))

	.dataa(\dp|mux_o2|mux_out [2]),
	.datab(\dp|mux_o2|mux_out [3]),
	.datac(\dp|ula_cmp|sll_comp|ShiftLeft0~0_combout ),
	.datad(\dp|reg_C|reg1_out~2_combout ),
	.cin(gnd),
	.combout(\dp|reg_C|reg1_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_C|reg1_out~3 .lut_mask = 16'hFF40;
defparam \dp|reg_C|reg1_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneii_lcell_comb \dp|reg_C|reg1_out~4 (
// Equation(s):
// \dp|reg_C|reg1_out~4_combout  = (\ctrl|ctl_ula_code [0] & (((\dp|ula_cmp|ula_in0_9[8]~2_combout )))) # (!\ctrl|ctl_ula_code [0] & (!\dp|ula_cmp|srl_comp|ShiftRight0~6_combout  & ((\dp|reg_C|reg1_out~3_combout ))))

	.dataa(\ctrl|ctl_ula_code [0]),
	.datab(\dp|ula_cmp|srl_comp|ShiftRight0~6_combout ),
	.datac(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.datad(\dp|reg_C|reg1_out~3_combout ),
	.cin(gnd),
	.combout(\dp|reg_C|reg1_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_C|reg1_out~4 .lut_mask = 16'hB1A0;
defparam \dp|reg_C|reg1_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneii_lcell_comb \dp|reg_C|reg1_out~5 (
// Equation(s):
// \dp|reg_C|reg1_out~5_combout  = (\dp|reg_C|reg1_out~0_combout ) # ((\ctrl|ctl_ula_code [1] & (\ctrl|ctl_ula_code [2] & \dp|reg_C|reg1_out~4_combout )))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\ctrl|ctl_ula_code [2]),
	.datac(\dp|reg_C|reg1_out~0_combout ),
	.datad(\dp|reg_C|reg1_out~4_combout ),
	.cin(gnd),
	.combout(\dp|reg_C|reg1_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_C|reg1_out~5 .lut_mask = 16'hF8F0;
defparam \dp|reg_C|reg1_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneii_lcell_comb \dp|reg_C|reg1_out~6 (
// Equation(s):
// \dp|reg_C|reg1_out~6_combout  = (\ctrl|ctl_ld_c~combout  & (!\dp|mux_i0|Mux4~7_combout  & ((\dp|reg_C|reg1_out~5_combout )))) # (!\ctrl|ctl_ld_c~combout  & (((\dp|reg_C|reg1_out~regout ))))

	.dataa(\ctrl|ctl_ld_c~combout ),
	.datab(\dp|mux_i0|Mux4~7_combout ),
	.datac(\dp|reg_C|reg1_out~regout ),
	.datad(\dp|reg_C|reg1_out~5_combout ),
	.cin(gnd),
	.combout(\dp|reg_C|reg1_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_C|reg1_out~6 .lut_mask = 16'h7250;
defparam \dp|reg_C|reg1_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
cycloneii_lcell_comb \ctrl|WideOr9 (
// Equation(s):
// \ctrl|WideOr9~combout  = (\ctrl|state.s_add~regout ) # ((\ctrl|state.s_sub~regout ) # (\ctrl|state.s_addi~regout ))

	.dataa(\ctrl|state.s_add~regout ),
	.datab(\ctrl|state.s_sub~regout ),
	.datac(vcc),
	.datad(\ctrl|state.s_addi~regout ),
	.cin(gnd),
	.combout(\ctrl|WideOr9~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr9 .lut_mask = 16'hFFEE;
defparam \ctrl|WideOr9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N20
cycloneii_lcell_comb \ctrl|WideOr20~3 (
// Equation(s):
// \ctrl|WideOr20~3_combout  = (\ctrl|WideOr20~0_combout  & \ctrl|WideOr20~2_combout )

	.dataa(vcc),
	.datab(\ctrl|WideOr20~0_combout ),
	.datac(vcc),
	.datad(\ctrl|WideOr20~2_combout ),
	.cin(gnd),
	.combout(\ctrl|WideOr20~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr20~3 .lut_mask = 16'hCC00;
defparam \ctrl|WideOr20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
cycloneii_lcell_comb \ctrl|WideOr11 (
// Equation(s):
// \ctrl|WideOr11~combout  = (\ctrl|state.s_add~regout ) # ((\ctrl|state.s_sub~regout ) # ((\ctrl|state.s_addi~regout ) # (!\ctrl|WideOr33~0_combout )))

	.dataa(\ctrl|state.s_add~regout ),
	.datab(\ctrl|state.s_sub~regout ),
	.datac(\ctrl|WideOr33~0_combout ),
	.datad(\ctrl|state.s_addi~regout ),
	.cin(gnd),
	.combout(\ctrl|WideOr11~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr11 .lut_mask = 16'hFFEF;
defparam \ctrl|WideOr11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cycloneii_lcell_comb \ctrl|state~79 (
// Equation(s):
// \ctrl|state~79_combout  = (\ctrl|state~72_combout  & (\dp|reg_RI|reg16_out [15] & (!\dp|reg_RI|reg16_out [12] & \ctrl|state.decoder~regout )))

	.dataa(\ctrl|state~72_combout ),
	.datab(\dp|reg_RI|reg16_out [15]),
	.datac(\dp|reg_RI|reg16_out [12]),
	.datad(\ctrl|state.decoder~regout ),
	.cin(gnd),
	.combout(\ctrl|state~79_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~79 .lut_mask = 16'h0800;
defparam \ctrl|state~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cycloneii_lcell_comb \ctrl|state~80 (
// Equation(s):
// \ctrl|state~80_combout  = (\ctrl|state~72_combout  & (\dp|reg_RI|reg16_out [15] & (\dp|reg_RI|reg16_out [12] & \ctrl|state.decoder~regout )))

	.dataa(\ctrl|state~72_combout ),
	.datab(\dp|reg_RI|reg16_out [15]),
	.datac(\dp|reg_RI|reg16_out [12]),
	.datad(\ctrl|state.decoder~regout ),
	.cin(gnd),
	.combout(\ctrl|state~80_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~80 .lut_mask = 16'h8000;
defparam \ctrl|state~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneii_lcell_comb \dp|ula_cmp|sub_comp|Add0~30 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~30_combout  = (\ctrl|ctl_ula_code [0] & (((!\ctrl|ctl_ula_code [1] & \ctrl|ctl_ula_code [2])) # (!\dp|mux_o2|mux_out [7]))) # (!\ctrl|ctl_ula_code [0] & (((\dp|mux_o2|mux_out [7]))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\ctrl|ctl_ula_code [0]),
	.datac(\dp|mux_o2|mux_out [7]),
	.datad(\ctrl|ctl_ula_code [2]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sub_comp|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~30 .lut_mask = 16'h7C3C;
defparam \dp|ula_cmp|sub_comp|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N18
cycloneii_lcell_comb \ctrl|ctl_wr_md (
// Equation(s):
// \ctrl|ctl_wr_md~combout  = (GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & (\ctrl|state.s_st~regout )) # (!GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & ((\ctrl|ctl_wr_md~combout )))

	.dataa(vcc),
	.datab(\ctrl|state.s_st~regout ),
	.datac(\ctrl|ctl_wr_md~combout ),
	.datad(\ctrl|WideOr21~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ctrl|ctl_wr_md~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_wr_md .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_wr_md .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
cycloneii_lcell_comb \ctrl|ctl_ld_o (
// Equation(s):
// \ctrl|ctl_ld_o~combout  = (GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & (\ctrl|WideOr9~combout )) # (!GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & ((\ctrl|ctl_ld_o~combout )))

	.dataa(\ctrl|WideOr9~combout ),
	.datab(vcc),
	.datac(\ctrl|ctl_ld_o~combout ),
	.datad(\ctrl|WideOr2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_o~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_o .lut_mask = 16'hAAF0;
defparam \ctrl|ctl_ld_o .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N24
cycloneii_lcell_comb \ctrl|ctl_ld_s (
// Equation(s):
// \ctrl|ctl_ld_s~combout  = (GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & (!\ctrl|WideOr20~3_combout )) # (!GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & ((\ctrl|ctl_ld_s~combout )))

	.dataa(\ctrl|WideOr20~3_combout ),
	.datab(vcc),
	.datac(\ctrl|ctl_ld_s~combout ),
	.datad(\ctrl|WideOr2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_s~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_s .lut_mask = 16'h55F0;
defparam \ctrl|ctl_ld_s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N6
cycloneii_lcell_comb \ctrl|ctl_ld_c (
// Equation(s):
// \ctrl|ctl_ld_c~combout  = (GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & (\ctrl|WideOr11~combout )) # (!GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & ((\ctrl|ctl_ld_c~combout )))

	.dataa(\ctrl|WideOr11~combout ),
	.datab(vcc),
	.datac(\ctrl|WideOr2~0clkctrl_outclk ),
	.datad(\ctrl|ctl_ld_c~combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_c~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_c .lut_mask = 16'hAFA0;
defparam \ctrl|ctl_ld_c .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_i0[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_i0~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_i0[7]));
// synopsys translate_off
defparam \data_i0[7]~I .input_async_reset = "none";
defparam \data_i0[7]~I .input_power_up = "low";
defparam \data_i0[7]~I .input_register_mode = "none";
defparam \data_i0[7]~I .input_sync_reset = "none";
defparam \data_i0[7]~I .oe_async_reset = "none";
defparam \data_i0[7]~I .oe_power_up = "low";
defparam \data_i0[7]~I .oe_register_mode = "none";
defparam \data_i0[7]~I .oe_sync_reset = "none";
defparam \data_i0[7]~I .operation_mode = "input";
defparam \data_i0[7]~I .output_async_reset = "none";
defparam \data_i0[7]~I .output_power_up = "low";
defparam \data_i0[7]~I .output_register_mode = "none";
defparam \data_i0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N30
cycloneii_lcell_comb \ctrl|state.init~feeder (
// Equation(s):
// \ctrl|state.init~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctrl|state.init~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state.init~feeder .lut_mask = 16'hFFFF;
defparam \ctrl|state.init~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .input_async_reset = "none";
defparam \rst~I .input_power_up = "low";
defparam \rst~I .input_register_mode = "none";
defparam \rst~I .input_sync_reset = "none";
defparam \rst~I .oe_async_reset = "none";
defparam \rst~I .oe_power_up = "low";
defparam \rst~I .oe_register_mode = "none";
defparam \rst~I .oe_sync_reset = "none";
defparam \rst~I .operation_mode = "input";
defparam \rst~I .output_async_reset = "none";
defparam \rst~I .output_power_up = "low";
defparam \rst~I .output_register_mode = "none";
defparam \rst~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y27_N31
cycloneii_lcell_ff \ctrl|state.init (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state.init~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.init~regout ));

// Location: LCCOMB_X29_Y27_N12
cycloneii_lcell_comb \dp|inc_PC|inc_out[0]~0 (
// Equation(s):
// \dp|inc_PC|inc_out[0]~0_combout  = \dp|reg_PC|reg10_out [0] $ (VCC)
// \dp|inc_PC|inc_out[0]~1  = CARRY(\dp|reg_PC|reg10_out [0])

	.dataa(vcc),
	.datab(\dp|reg_PC|reg10_out [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\dp|inc_PC|inc_out[0]~0_combout ),
	.cout(\dp|inc_PC|inc_out[0]~1 ));
// synopsys translate_off
defparam \dp|inc_PC|inc_out[0]~0 .lut_mask = 16'h33CC;
defparam \dp|inc_PC|inc_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N14
cycloneii_lcell_comb \dp|inc_PC|inc_out[1]~2 (
// Equation(s):
// \dp|inc_PC|inc_out[1]~2_combout  = (\dp|reg_PC|reg10_out [1] & (!\dp|inc_PC|inc_out[0]~1 )) # (!\dp|reg_PC|reg10_out [1] & ((\dp|inc_PC|inc_out[0]~1 ) # (GND)))
// \dp|inc_PC|inc_out[1]~3  = CARRY((!\dp|inc_PC|inc_out[0]~1 ) # (!\dp|reg_PC|reg10_out [1]))

	.dataa(vcc),
	.datab(\dp|reg_PC|reg10_out [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|inc_PC|inc_out[0]~1 ),
	.combout(\dp|inc_PC|inc_out[1]~2_combout ),
	.cout(\dp|inc_PC|inc_out[1]~3 ));
// synopsys translate_off
defparam \dp|inc_PC|inc_out[1]~2 .lut_mask = 16'h3C3F;
defparam \dp|inc_PC|inc_out[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cycloneii_lcell_comb \dp|inc_PC|inc_out[2]~4 (
// Equation(s):
// \dp|inc_PC|inc_out[2]~4_combout  = (\dp|reg_PC|reg10_out [2] & (\dp|inc_PC|inc_out[1]~3  $ (GND))) # (!\dp|reg_PC|reg10_out [2] & (!\dp|inc_PC|inc_out[1]~3  & VCC))
// \dp|inc_PC|inc_out[2]~5  = CARRY((\dp|reg_PC|reg10_out [2] & !\dp|inc_PC|inc_out[1]~3 ))

	.dataa(vcc),
	.datab(\dp|reg_PC|reg10_out [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|inc_PC|inc_out[1]~3 ),
	.combout(\dp|inc_PC|inc_out[2]~4_combout ),
	.cout(\dp|inc_PC|inc_out[2]~5 ));
// synopsys translate_off
defparam \dp|inc_PC|inc_out[2]~4 .lut_mask = 16'hC30C;
defparam \dp|inc_PC|inc_out[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N2
cycloneii_lcell_comb \ctrl|ctl_ld_rp (
// Equation(s):
// \ctrl|ctl_ld_rp~combout  = (GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & (\ctrl|state.s_call~regout )) # (!GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & ((\ctrl|ctl_ld_rp~combout )))

	.dataa(\ctrl|state.s_call~regout ),
	.datab(\ctrl|ctl_ld_rp~combout ),
	.datac(vcc),
	.datad(\ctrl|WideOr2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_rp~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_rp .lut_mask = 16'hAACC;
defparam \ctrl|ctl_ld_rp .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y27_N17
cycloneii_lcell_ff \dp|reg_RP|reg10_out[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|inc_PC|inc_out[2]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_rp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_RP|reg10_out [2]));

// Location: LCCOMB_X28_Y26_N4
cycloneii_lcell_comb \dp|add_PC|Add0~0 (
// Equation(s):
// \dp|add_PC|Add0~0_combout  = (\dp|reg_RI|reg16_out [0] & (\dp|reg_PC|reg10_out [0] $ (VCC))) # (!\dp|reg_RI|reg16_out [0] & (\dp|reg_PC|reg10_out [0] & VCC))
// \dp|add_PC|Add0~1  = CARRY((\dp|reg_RI|reg16_out [0] & \dp|reg_PC|reg10_out [0]))

	.dataa(\dp|reg_RI|reg16_out [0]),
	.datab(\dp|reg_PC|reg10_out [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\dp|add_PC|Add0~0_combout ),
	.cout(\dp|add_PC|Add0~1 ));
// synopsys translate_off
defparam \dp|add_PC|Add0~0 .lut_mask = 16'h6688;
defparam \dp|add_PC|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cycloneii_lcell_comb \dp|add_PC|Add0~6 (
// Equation(s):
// \dp|add_PC|Add0~6_combout  = (\dp|reg_RI|reg16_out [3] & ((\dp|reg_PC|reg10_out [3] & (\dp|add_PC|Add0~5  & VCC)) # (!\dp|reg_PC|reg10_out [3] & (!\dp|add_PC|Add0~5 )))) # (!\dp|reg_RI|reg16_out [3] & ((\dp|reg_PC|reg10_out [3] & (!\dp|add_PC|Add0~5 )) # 
// (!\dp|reg_PC|reg10_out [3] & ((\dp|add_PC|Add0~5 ) # (GND)))))
// \dp|add_PC|Add0~7  = CARRY((\dp|reg_RI|reg16_out [3] & (!\dp|reg_PC|reg10_out [3] & !\dp|add_PC|Add0~5 )) # (!\dp|reg_RI|reg16_out [3] & ((!\dp|add_PC|Add0~5 ) # (!\dp|reg_PC|reg10_out [3]))))

	.dataa(\dp|reg_RI|reg16_out [3]),
	.datab(\dp|reg_PC|reg10_out [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|add_PC|Add0~5 ),
	.combout(\dp|add_PC|Add0~6_combout ),
	.cout(\dp|add_PC|Add0~7 ));
// synopsys translate_off
defparam \dp|add_PC|Add0~6 .lut_mask = 16'h9617;
defparam \dp|add_PC|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y27_N7
cycloneii_lcell_ff \ctrl|state.decoder (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrl|state.fetch~regout ),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.decoder~regout ));

// Location: LCCOMB_X27_Y27_N0
cycloneii_lcell_comb \ctrl|WideOr2 (
// Equation(s):
// \ctrl|WideOr2~combout  = (\ctrl|WideOr2~1_combout  & (\ctrl|WideOr2~0_combout  & (!\ctrl|state.decoder~regout  & \ctrl|ctl_addr_pc~0_combout )))

	.dataa(\ctrl|WideOr2~1_combout ),
	.datab(\ctrl|WideOr2~0_combout ),
	.datac(\ctrl|state.decoder~regout ),
	.datad(\ctrl|ctl_addr_pc~0_combout ),
	.cin(gnd),
	.combout(\ctrl|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr2 .lut_mask = 16'h0800;
defparam \ctrl|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y27_N1
cycloneii_lcell_ff \ctrl|state.s_delay (
	.clk(\clk~combout ),
	.datain(\ctrl|WideOr2~combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_delay~regout ));

// Location: LCCOMB_X27_Y27_N6
cycloneii_lcell_comb \ctrl|ctl_addr_pc~0 (
// Equation(s):
// \ctrl|ctl_addr_pc~0_combout  = (!\ctrl|state.fetch~regout  & !\ctrl|state.s_delay~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|state.fetch~regout ),
	.datad(\ctrl|state.s_delay~regout ),
	.cin(gnd),
	.combout(\ctrl|ctl_addr_pc~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_addr_pc~0 .lut_mask = 16'h000F;
defparam \ctrl|ctl_addr_pc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \ctrl|ctl_addr_pc~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ctrl|ctl_addr_pc~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ctrl|ctl_addr_pc~0clkctrl_outclk ));
// synopsys translate_off
defparam \ctrl|ctl_addr_pc~0clkctrl .clock_type = "global clock";
defparam \ctrl|ctl_addr_pc~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneii_lcell_comb \ctrl|state~49 (
// Equation(s):
// \ctrl|state~49_combout  = (\dp|reg_RI|reg16_out [15] & (\ctrl|state.decoder~regout  & !\dp|reg_RI|reg16_out [12]))

	.dataa(\dp|reg_RI|reg16_out [15]),
	.datab(\ctrl|state.decoder~regout ),
	.datac(vcc),
	.datad(\dp|reg_RI|reg16_out [12]),
	.cin(gnd),
	.combout(\ctrl|state~49_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~49 .lut_mask = 16'h0088;
defparam \ctrl|state~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N28
cycloneii_lcell_comb \ctrl|state~76 (
// Equation(s):
// \ctrl|state~76_combout  = (!\dp|reg_RI|reg16_out [14] & (!\dp|reg_RI|reg16_out [13] & (!\dp|reg_RI|reg16_out [11] & \ctrl|state~49_combout )))

	.dataa(\dp|reg_RI|reg16_out [14]),
	.datab(\dp|reg_RI|reg16_out [13]),
	.datac(\dp|reg_RI|reg16_out [11]),
	.datad(\ctrl|state~49_combout ),
	.cin(gnd),
	.combout(\ctrl|state~76_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~76 .lut_mask = 16'h0100;
defparam \ctrl|state~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y27_N29
cycloneii_lcell_ff \ctrl|state.s_beq1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~76_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_beq1~regout ));

// Location: LCFF_X30_Y27_N1
cycloneii_lcell_ff \ctrl|state.s_beq (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrl|state.s_beq1~regout ),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_beq~regout ));

// Location: LCCOMB_X28_Y26_N12
cycloneii_lcell_comb \dp|add_PC|Add0~8 (
// Equation(s):
// \dp|add_PC|Add0~8_combout  = ((\dp|reg_PC|reg10_out [4] $ (\dp|reg_RI|reg16_out [4] $ (!\dp|add_PC|Add0~7 )))) # (GND)
// \dp|add_PC|Add0~9  = CARRY((\dp|reg_PC|reg10_out [4] & ((\dp|reg_RI|reg16_out [4]) # (!\dp|add_PC|Add0~7 ))) # (!\dp|reg_PC|reg10_out [4] & (\dp|reg_RI|reg16_out [4] & !\dp|add_PC|Add0~7 )))

	.dataa(\dp|reg_PC|reg10_out [4]),
	.datab(\dp|reg_RI|reg16_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|add_PC|Add0~7 ),
	.combout(\dp|add_PC|Add0~8_combout ),
	.cout(\dp|add_PC|Add0~9 ));
// synopsys translate_off
defparam \dp|add_PC|Add0~8 .lut_mask = 16'h698E;
defparam \dp|add_PC|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cycloneii_lcell_comb \dp|add_PC|Add0~16 (
// Equation(s):
// \dp|add_PC|Add0~16_combout  = ((\dp|reg_RI|reg16_out [6] $ (\dp|reg_PC|reg10_out [8] $ (!\dp|add_PC|Add0~15 )))) # (GND)
// \dp|add_PC|Add0~17  = CARRY((\dp|reg_RI|reg16_out [6] & ((\dp|reg_PC|reg10_out [8]) # (!\dp|add_PC|Add0~15 ))) # (!\dp|reg_RI|reg16_out [6] & (\dp|reg_PC|reg10_out [8] & !\dp|add_PC|Add0~15 )))

	.dataa(\dp|reg_RI|reg16_out [6]),
	.datab(\dp|reg_PC|reg10_out [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|add_PC|Add0~15 ),
	.combout(\dp|add_PC|Add0~16_combout ),
	.cout(\dp|add_PC|Add0~17 ));
// synopsys translate_off
defparam \dp|add_PC|Add0~16 .lut_mask = 16'h698E;
defparam \dp|add_PC|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cycloneii_lcell_comb \dp|inc_PC|inc_out[3]~6 (
// Equation(s):
// \dp|inc_PC|inc_out[3]~6_combout  = (\dp|reg_PC|reg10_out [3] & (!\dp|inc_PC|inc_out[2]~5 )) # (!\dp|reg_PC|reg10_out [3] & ((\dp|inc_PC|inc_out[2]~5 ) # (GND)))
// \dp|inc_PC|inc_out[3]~7  = CARRY((!\dp|inc_PC|inc_out[2]~5 ) # (!\dp|reg_PC|reg10_out [3]))

	.dataa(\dp|reg_PC|reg10_out [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|inc_PC|inc_out[2]~5 ),
	.combout(\dp|inc_PC|inc_out[3]~6_combout ),
	.cout(\dp|inc_PC|inc_out[3]~7 ));
// synopsys translate_off
defparam \dp|inc_PC|inc_out[3]~6 .lut_mask = 16'h5A5F;
defparam \dp|inc_PC|inc_out[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N20
cycloneii_lcell_comb \dp|inc_PC|inc_out[4]~8 (
// Equation(s):
// \dp|inc_PC|inc_out[4]~8_combout  = (\dp|reg_PC|reg10_out [4] & (\dp|inc_PC|inc_out[3]~7  $ (GND))) # (!\dp|reg_PC|reg10_out [4] & (!\dp|inc_PC|inc_out[3]~7  & VCC))
// \dp|inc_PC|inc_out[4]~9  = CARRY((\dp|reg_PC|reg10_out [4] & !\dp|inc_PC|inc_out[3]~7 ))

	.dataa(vcc),
	.datab(\dp|reg_PC|reg10_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|inc_PC|inc_out[3]~7 ),
	.combout(\dp|inc_PC|inc_out[4]~8_combout ),
	.cout(\dp|inc_PC|inc_out[4]~9 ));
// synopsys translate_off
defparam \dp|inc_PC|inc_out[4]~8 .lut_mask = 16'hC30C;
defparam \dp|inc_PC|inc_out[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cycloneii_lcell_comb \dp|inc_PC|inc_out[5]~10 (
// Equation(s):
// \dp|inc_PC|inc_out[5]~10_combout  = (\dp|reg_PC|reg10_out [5] & (!\dp|inc_PC|inc_out[4]~9 )) # (!\dp|reg_PC|reg10_out [5] & ((\dp|inc_PC|inc_out[4]~9 ) # (GND)))
// \dp|inc_PC|inc_out[5]~11  = CARRY((!\dp|inc_PC|inc_out[4]~9 ) # (!\dp|reg_PC|reg10_out [5]))

	.dataa(\dp|reg_PC|reg10_out [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|inc_PC|inc_out[4]~9 ),
	.combout(\dp|inc_PC|inc_out[5]~10_combout ),
	.cout(\dp|inc_PC|inc_out[5]~11 ));
// synopsys translate_off
defparam \dp|inc_PC|inc_out[5]~10 .lut_mask = 16'h5A5F;
defparam \dp|inc_PC|inc_out[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cycloneii_lcell_comb \dp|inc_PC|inc_out[6]~12 (
// Equation(s):
// \dp|inc_PC|inc_out[6]~12_combout  = (\dp|reg_PC|reg10_out [6] & (\dp|inc_PC|inc_out[5]~11  $ (GND))) # (!\dp|reg_PC|reg10_out [6] & (!\dp|inc_PC|inc_out[5]~11  & VCC))
// \dp|inc_PC|inc_out[6]~13  = CARRY((\dp|reg_PC|reg10_out [6] & !\dp|inc_PC|inc_out[5]~11 ))

	.dataa(\dp|reg_PC|reg10_out [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|inc_PC|inc_out[5]~11 ),
	.combout(\dp|inc_PC|inc_out[6]~12_combout ),
	.cout(\dp|inc_PC|inc_out[6]~13 ));
// synopsys translate_off
defparam \dp|inc_PC|inc_out[6]~12 .lut_mask = 16'hA50A;
defparam \dp|inc_PC|inc_out[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N26
cycloneii_lcell_comb \dp|inc_PC|inc_out[7]~14 (
// Equation(s):
// \dp|inc_PC|inc_out[7]~14_combout  = (\dp|reg_PC|reg10_out [7] & (!\dp|inc_PC|inc_out[6]~13 )) # (!\dp|reg_PC|reg10_out [7] & ((\dp|inc_PC|inc_out[6]~13 ) # (GND)))
// \dp|inc_PC|inc_out[7]~15  = CARRY((!\dp|inc_PC|inc_out[6]~13 ) # (!\dp|reg_PC|reg10_out [7]))

	.dataa(vcc),
	.datab(\dp|reg_PC|reg10_out [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|inc_PC|inc_out[6]~13 ),
	.combout(\dp|inc_PC|inc_out[7]~14_combout ),
	.cout(\dp|inc_PC|inc_out[7]~15 ));
// synopsys translate_off
defparam \dp|inc_PC|inc_out[7]~14 .lut_mask = 16'h3C3F;
defparam \dp|inc_PC|inc_out[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N28
cycloneii_lcell_comb \dp|inc_PC|inc_out[8]~16 (
// Equation(s):
// \dp|inc_PC|inc_out[8]~16_combout  = (\dp|reg_PC|reg10_out [8] & (\dp|inc_PC|inc_out[7]~15  $ (GND))) # (!\dp|reg_PC|reg10_out [8] & (!\dp|inc_PC|inc_out[7]~15  & VCC))
// \dp|inc_PC|inc_out[8]~17  = CARRY((\dp|reg_PC|reg10_out [8] & !\dp|inc_PC|inc_out[7]~15 ))

	.dataa(vcc),
	.datab(\dp|reg_PC|reg10_out [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|inc_PC|inc_out[7]~15 ),
	.combout(\dp|inc_PC|inc_out[8]~16_combout ),
	.cout(\dp|inc_PC|inc_out[8]~17 ));
// synopsys translate_off
defparam \dp|inc_PC|inc_out[8]~16 .lut_mask = 16'hC30C;
defparam \dp|inc_PC|inc_out[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N0
cycloneii_lcell_comb \dp|reg_PC|reg10_out~25 (
// Equation(s):
// \dp|reg_PC|reg10_out~25_combout  = (\ctrl|ctl_addr_pc [1] & (((\ctrl|ctl_addr_pc [0])))) # (!\ctrl|ctl_addr_pc [1] & ((\ctrl|ctl_addr_pc [0] & (\dp|reg_RI|reg16_out [8])) # (!\ctrl|ctl_addr_pc [0] & ((\dp|inc_PC|inc_out[8]~16_combout )))))

	.dataa(\dp|reg_RI|reg16_out [8]),
	.datab(\dp|inc_PC|inc_out[8]~16_combout ),
	.datac(\ctrl|ctl_addr_pc [1]),
	.datad(\ctrl|ctl_addr_pc [0]),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~25 .lut_mask = 16'hFA0C;
defparam \dp|reg_PC|reg10_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N22
cycloneii_lcell_comb \dp|reg_PC|reg10_out~26 (
// Equation(s):
// \dp|reg_PC|reg10_out~26_combout  = (\ctrl|ctl_addr_pc [1] & ((\dp|reg_PC|reg10_out~25_combout  & ((\dp|add_PC|Add0~16_combout ))) # (!\dp|reg_PC|reg10_out~25_combout  & (\dp|reg_RP|reg10_out [8])))) # (!\ctrl|ctl_addr_pc [1] & 
// (((\dp|reg_PC|reg10_out~25_combout ))))

	.dataa(\dp|reg_RP|reg10_out [8]),
	.datab(\dp|add_PC|Add0~16_combout ),
	.datac(\ctrl|ctl_addr_pc [1]),
	.datad(\dp|reg_PC|reg10_out~25_combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~26 .lut_mask = 16'hCFA0;
defparam \dp|reg_PC|reg10_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N6
cycloneii_lcell_comb \dp|reg_PC|reg10_out~27 (
// Equation(s):
// \dp|reg_PC|reg10_out~27_combout  = (!\ctrl|ctl_rst_pc~combout  & \dp|reg_PC|reg10_out~26_combout )

	.dataa(vcc),
	.datab(\ctrl|ctl_rst_pc~combout ),
	.datac(vcc),
	.datad(\dp|reg_PC|reg10_out~26_combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~27 .lut_mask = 16'h3300;
defparam \dp|reg_PC|reg10_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N24
cycloneii_lcell_comb \ctrl|WideOr2~1 (
// Equation(s):
// \ctrl|WideOr2~1_combout  = (!\ctrl|state.s_blt1~regout  & (!\ctrl|state.s_beq1~regout  & (!\ctrl|state.s_bge1~regout  & \ctrl|state.init~regout )))

	.dataa(\ctrl|state.s_blt1~regout ),
	.datab(\ctrl|state.s_beq1~regout ),
	.datac(\ctrl|state.s_bge1~regout ),
	.datad(\ctrl|state.init~regout ),
	.cin(gnd),
	.combout(\ctrl|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr2~1 .lut_mask = 16'h0100;
defparam \ctrl|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N12
cycloneii_lcell_comb \dp|reg_PC|reg10_out[9]~3 (
// Equation(s):
// \dp|reg_PC|reg10_out[9]~3_combout  = (\ctrl|ctl_rst_pc~combout ) # ((!\ctrl|state.decoder~regout  & (\ctrl|WideOr2~1_combout  & \ctrl|ctl_addr_pc~0_combout )))

	.dataa(\ctrl|state.decoder~regout ),
	.datab(\ctrl|ctl_rst_pc~combout ),
	.datac(\ctrl|WideOr2~1_combout ),
	.datad(\ctrl|ctl_addr_pc~0_combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out[9]~3 .lut_mask = 16'hDCCC;
defparam \dp|reg_PC|reg10_out[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y27_N7
cycloneii_lcell_ff \dp|reg_PC|reg10_out[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|reg_PC|reg10_out~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|reg_PC|reg10_out[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_PC|reg10_out [8]));

// Location: LCCOMB_X28_Y26_N22
cycloneii_lcell_comb \dp|add_PC|Add0~18 (
// Equation(s):
// \dp|add_PC|Add0~18_combout  = \dp|reg_RI|reg16_out [6] $ (\dp|add_PC|Add0~17  $ (\dp|reg_PC|reg10_out [9]))

	.dataa(\dp|reg_RI|reg16_out [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\dp|reg_PC|reg10_out [9]),
	.cin(\dp|add_PC|Add0~17 ),
	.combout(\dp|add_PC|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \dp|add_PC|Add0~18 .lut_mask = 16'hA55A;
defparam \dp|add_PC|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N30
cycloneii_lcell_comb \dp|inc_PC|inc_out[9]~18 (
// Equation(s):
// \dp|inc_PC|inc_out[9]~18_combout  = \dp|inc_PC|inc_out[8]~17  $ (\dp|reg_PC|reg10_out [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dp|reg_PC|reg10_out [9]),
	.cin(\dp|inc_PC|inc_out[8]~17 ),
	.combout(\dp|inc_PC|inc_out[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dp|inc_PC|inc_out[9]~18 .lut_mask = 16'h0FF0;
defparam \dp|inc_PC|inc_out[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y27_N31
cycloneii_lcell_ff \dp|reg_RP|reg10_out[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|inc_PC|inc_out[9]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_rp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_RP|reg10_out [9]));

// Location: LCCOMB_X27_Y26_N2
cycloneii_lcell_comb \dp|reg_PC|reg10_out~28 (
// Equation(s):
// \dp|reg_PC|reg10_out~28_combout  = (\ctrl|ctl_addr_pc [1] & (((\dp|reg_RP|reg10_out [9]) # (\ctrl|ctl_addr_pc [0])))) # (!\ctrl|ctl_addr_pc [1] & (\dp|inc_PC|inc_out[9]~18_combout  & ((!\ctrl|ctl_addr_pc [0]))))

	.dataa(\dp|inc_PC|inc_out[9]~18_combout ),
	.datab(\dp|reg_RP|reg10_out [9]),
	.datac(\ctrl|ctl_addr_pc [1]),
	.datad(\ctrl|ctl_addr_pc [0]),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~28 .lut_mask = 16'hF0CA;
defparam \dp|reg_PC|reg10_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N28
cycloneii_lcell_comb \dp|reg_PC|reg10_out~29 (
// Equation(s):
// \dp|reg_PC|reg10_out~29_combout  = (\ctrl|ctl_addr_pc [0] & ((\dp|reg_PC|reg10_out~28_combout  & ((\dp|add_PC|Add0~18_combout ))) # (!\dp|reg_PC|reg10_out~28_combout  & (\dp|reg_RI|reg16_out [9])))) # (!\ctrl|ctl_addr_pc [0] & 
// (((\dp|reg_PC|reg10_out~28_combout ))))

	.dataa(\dp|reg_RI|reg16_out [9]),
	.datab(\dp|add_PC|Add0~18_combout ),
	.datac(\ctrl|ctl_addr_pc [0]),
	.datad(\dp|reg_PC|reg10_out~28_combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~29 .lut_mask = 16'hCFA0;
defparam \dp|reg_PC|reg10_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
cycloneii_lcell_comb \dp|reg_PC|reg10_out~30 (
// Equation(s):
// \dp|reg_PC|reg10_out~30_combout  = (!\ctrl|ctl_rst_pc~combout  & \dp|reg_PC|reg10_out~29_combout )

	.dataa(\ctrl|ctl_rst_pc~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\dp|reg_PC|reg10_out~29_combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~30 .lut_mask = 16'h5500;
defparam \dp|reg_PC|reg10_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y26_N1
cycloneii_lcell_ff \dp|reg_PC|reg10_out[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|reg_PC|reg10_out~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|reg_PC|reg10_out[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_PC|reg10_out [9]));

// Location: M4K_X26_Y26
cycloneii_ram_block \dp|mp|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\ctrl|ctl_ld_ri~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\dp|reg_PC|reg10_out [9],\dp|reg_PC|reg10_out [8],\dp|reg_PC|reg10_out [7],\dp|reg_PC|reg10_out [6],\dp|reg_PC|reg10_out [5],\dp|reg_PC|reg10_out [4],\dp|reg_PC|reg10_out [3],\dp|reg_PC|reg10_out [2],\dp|reg_PC|reg10_out [1],\dp|reg_PC|reg10_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|mp|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .init_file = "C:\Users\jeffi\Google Drive\01 - UFRN\2019.2\Sist. Digitais\Projeto\VHDL\Memories\men_prog\men_prog.mif";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "datapath:dp|men_prog:mp|altsyncram:altsyncram_component|altsyncram_nki1:auto_generated|ALTSYNCRAM";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock1";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 4;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 4;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008C08C08C08C68686848038383838202020;
// synopsys translate_on

// Location: LCFF_X29_Y27_N27
cycloneii_lcell_ff \dp|reg_RP|reg10_out[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|inc_PC|inc_out[7]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_rp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_RP|reg10_out [7]));

// Location: LCCOMB_X28_Y27_N12
cycloneii_lcell_comb \dp|reg_PC|reg10_out~22 (
// Equation(s):
// \dp|reg_PC|reg10_out~22_combout  = (\ctrl|ctl_addr_pc [1] & (((\dp|reg_RP|reg10_out [7]) # (\ctrl|ctl_addr_pc [0])))) # (!\ctrl|ctl_addr_pc [1] & (\dp|inc_PC|inc_out[7]~14_combout  & ((!\ctrl|ctl_addr_pc [0]))))

	.dataa(\dp|inc_PC|inc_out[7]~14_combout ),
	.datab(\dp|reg_RP|reg10_out [7]),
	.datac(\ctrl|ctl_addr_pc [1]),
	.datad(\ctrl|ctl_addr_pc [0]),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~22 .lut_mask = 16'hF0CA;
defparam \dp|reg_PC|reg10_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N2
cycloneii_lcell_comb \dp|reg_PC|reg10_out~23 (
// Equation(s):
// \dp|reg_PC|reg10_out~23_combout  = (\ctrl|ctl_addr_pc [0] & ((\dp|reg_PC|reg10_out~22_combout  & (\dp|add_PC|Add0~14_combout )) # (!\dp|reg_PC|reg10_out~22_combout  & ((\dp|reg_RI|reg16_out [7]))))) # (!\ctrl|ctl_addr_pc [0] & 
// (((\dp|reg_PC|reg10_out~22_combout ))))

	.dataa(\dp|add_PC|Add0~14_combout ),
	.datab(\dp|reg_RI|reg16_out [7]),
	.datac(\ctrl|ctl_addr_pc [0]),
	.datad(\dp|reg_PC|reg10_out~22_combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~23 .lut_mask = 16'hAFC0;
defparam \dp|reg_PC|reg10_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N24
cycloneii_lcell_comb \dp|reg_PC|reg10_out~24 (
// Equation(s):
// \dp|reg_PC|reg10_out~24_combout  = (!\ctrl|ctl_rst_pc~combout  & \dp|reg_PC|reg10_out~23_combout )

	.dataa(vcc),
	.datab(\ctrl|ctl_rst_pc~combout ),
	.datac(vcc),
	.datad(\dp|reg_PC|reg10_out~23_combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~24 .lut_mask = 16'h3300;
defparam \dp|reg_PC|reg10_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y27_N25
cycloneii_lcell_ff \dp|reg_PC|reg10_out[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|reg_PC|reg10_out~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|reg_PC|reg10_out[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_PC|reg10_out [7]));

// Location: M4K_X26_Y24
cycloneii_ram_block \dp|mp|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\ctrl|ctl_ld_ri~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\dp|reg_PC|reg10_out [9],\dp|reg_PC|reg10_out [8],\dp|reg_PC|reg10_out [7],\dp|reg_PC|reg10_out [6],\dp|reg_PC|reg10_out [5],\dp|reg_PC|reg10_out [4],\dp|reg_PC|reg10_out [3],\dp|reg_PC|reg10_out [2],\dp|reg_PC|reg10_out [1],\dp|reg_PC|reg10_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|mp|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .init_file = "C:\Users\jeffi\Google Drive\01 - UFRN\2019.2\Sist. Digitais\Projeto\VHDL\Memories\men_prog\men_prog.mif";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "datapath:dp|men_prog:mp|altsyncram:altsyncram_component|altsyncram_nki1:auto_generated|ALTSYNCRAM";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000705704703706221100E0067574331241004;
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cycloneii_lcell_comb \ctrl|state~52 (
// Equation(s):
// \ctrl|state~52_combout  = (\dp|reg_RI|reg16_out [14] & (!\dp|reg_RI|reg16_out [13] & (\dp|reg_RI|reg16_out [15] & \ctrl|state~50_combout )))

	.dataa(\dp|reg_RI|reg16_out [14]),
	.datab(\dp|reg_RI|reg16_out [13]),
	.datac(\dp|reg_RI|reg16_out [15]),
	.datad(\ctrl|state~50_combout ),
	.cin(gnd),
	.combout(\ctrl|state~52_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~52 .lut_mask = 16'h2000;
defparam \ctrl|state~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N5
cycloneii_lcell_ff \ctrl|state.s_out (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~52_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_out~regout ));

// Location: LCCOMB_X30_Y26_N4
cycloneii_lcell_comb \ctrl|Selector32~1 (
// Equation(s):
// \ctrl|Selector32~1_combout  = (\ctrl|state.s_st~regout  & ((\dp|reg_RI|reg16_out [7]) # ((\ctrl|state.s_out~regout  & \dp|reg_RI|reg16_out [10])))) # (!\ctrl|state.s_st~regout  & (\ctrl|state.s_out~regout  & (\dp|reg_RI|reg16_out [10])))

	.dataa(\ctrl|state.s_st~regout ),
	.datab(\ctrl|state.s_out~regout ),
	.datac(\dp|reg_RI|reg16_out [10]),
	.datad(\dp|reg_RI|reg16_out [7]),
	.cin(gnd),
	.combout(\ctrl|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector32~1 .lut_mask = 16'hEAC0;
defparam \ctrl|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cycloneii_lcell_comb \ctrl|Selector32~0 (
// Equation(s):
// \ctrl|Selector32~0_combout  = (\dp|reg_RI|reg16_out [9] & ((\ctrl|state.s_bge1~regout ) # ((\ctrl|state.s_blt1~regout ) # (\ctrl|state.s_beq1~regout ))))

	.dataa(\ctrl|state.s_bge1~regout ),
	.datab(\ctrl|state.s_blt1~regout ),
	.datac(\ctrl|state.s_beq1~regout ),
	.datad(\dp|reg_RI|reg16_out [9]),
	.cin(gnd),
	.combout(\ctrl|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector32~0 .lut_mask = 16'hFE00;
defparam \ctrl|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cycloneii_lcell_comb \ctrl|Selector32~2 (
// Equation(s):
// \ctrl|Selector32~2_combout  = (\ctrl|Selector32~1_combout ) # ((\ctrl|Selector32~0_combout ) # ((\dp|reg_RI|reg16_out [8] & !\ctrl|WideOr20~0_combout )))

	.dataa(\dp|reg_RI|reg16_out [8]),
	.datab(\ctrl|WideOr20~0_combout ),
	.datac(\ctrl|Selector32~1_combout ),
	.datad(\ctrl|Selector32~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector32~2 .lut_mask = 16'hFFF2;
defparam \ctrl|Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cycloneii_lcell_comb \ctrl|Selector32~3 (
// Equation(s):
// \ctrl|Selector32~3_combout  = (\ctrl|Selector32~2_combout ) # ((!\ctrl|WideOr20~2_combout  & \dp|reg_RI|reg16_out [6]))

	.dataa(\ctrl|WideOr20~2_combout ),
	.datab(\dp|reg_RI|reg16_out [6]),
	.datac(vcc),
	.datad(\ctrl|Selector32~2_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector32~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector32~3 .lut_mask = 16'hFF44;
defparam \ctrl|Selector32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N16
cycloneii_lcell_comb \ctrl|ctl_addr_o0[0] (
// Equation(s):
// \ctrl|ctl_addr_o0 [0] = (GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & ((\ctrl|Selector32~3_combout ))) # (!GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & (\ctrl|ctl_addr_o0 [0]))

	.dataa(\ctrl|ctl_addr_o0 [0]),
	.datab(\ctrl|WideOr21~0clkctrl_outclk ),
	.datac(vcc),
	.datad(\ctrl|Selector32~3_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_addr_o0 [0]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_addr_o0[0] .lut_mask = 16'hEE22;
defparam \ctrl|ctl_addr_o0[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_i1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_i1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_i1[3]));
// synopsys translate_off
defparam \data_i1[3]~I .input_async_reset = "none";
defparam \data_i1[3]~I .input_power_up = "low";
defparam \data_i1[3]~I .input_register_mode = "none";
defparam \data_i1[3]~I .input_sync_reset = "none";
defparam \data_i1[3]~I .oe_async_reset = "none";
defparam \data_i1[3]~I .oe_power_up = "low";
defparam \data_i1[3]~I .oe_register_mode = "none";
defparam \data_i1[3]~I .oe_sync_reset = "none";
defparam \data_i1[3]~I .operation_mode = "input";
defparam \data_i1[3]~I .output_async_reset = "none";
defparam \data_i1[3]~I .output_power_up = "low";
defparam \data_i1[3]~I .output_register_mode = "none";
defparam \data_i1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y23
cycloneii_ram_block \dp|mp|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\ctrl|ctl_ld_ri~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\dp|reg_PC|reg10_out [9],\dp|reg_PC|reg10_out [8],\dp|reg_PC|reg10_out [7],\dp|reg_PC|reg10_out [6],\dp|reg_PC|reg10_out [5],\dp|reg_PC|reg10_out [4],\dp|reg_PC|reg10_out [3],\dp|reg_PC|reg10_out [2],\dp|reg_PC|reg10_out [1],\dp|reg_PC|reg10_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|mp|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .init_file = "C:\Users\jeffi\Google Drive\01 - UFRN\2019.2\Sist. Digitais\Projeto\VHDL\Memories\men_prog\men_prog.mif";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "datapath:dp|men_prog:mp|altsyncram:altsyncram_component|altsyncram_nki1:auto_generated|ALTSYNCRAM";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock1";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 4;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 4;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AD6AD6AD6AD68686868CD62626262626262;
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cycloneii_lcell_comb \ctrl|state~71 (
// Equation(s):
// \ctrl|state~71_combout  = (\ctrl|state~49_combout  & (\dp|reg_RI|reg16_out [14] & !\dp|reg_RI|reg16_out [13]))

	.dataa(vcc),
	.datab(\ctrl|state~49_combout ),
	.datac(\dp|reg_RI|reg16_out [14]),
	.datad(\dp|reg_RI|reg16_out [13]),
	.cin(gnd),
	.combout(\ctrl|state~71_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~71 .lut_mask = 16'h00C0;
defparam \ctrl|state~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N9
cycloneii_lcell_ff \ctrl|state.s_in (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~71_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_in~regout ));

// Location: LCCOMB_X33_Y24_N16
cycloneii_lcell_comb \ctrl|ctl_ld_i1 (
// Equation(s):
// \ctrl|ctl_ld_i1~combout  = (GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & ((\ctrl|state.s_in~regout ))) # (!GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & (\ctrl|ctl_ld_i1~combout ))

	.dataa(\ctrl|ctl_ld_i1~combout ),
	.datab(\ctrl|state.s_in~regout ),
	.datac(vcc),
	.datad(\ctrl|WideOr2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_i1~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_i1 .lut_mask = 16'hCCAA;
defparam \ctrl|ctl_ld_i1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N17
cycloneii_lcell_ff \dp|reg_i1|reg8_out[3] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_i1~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_i1|reg8_out [3]));

// Location: LCCOMB_X27_Y27_N26
cycloneii_lcell_comb \ctrl|state~48 (
// Equation(s):
// \ctrl|state~48_combout  = (!\dp|reg_RI|reg16_out [14] & !\dp|reg_RI|reg16_out [13])

	.dataa(\dp|reg_RI|reg16_out [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(\dp|reg_RI|reg16_out [13]),
	.cin(gnd),
	.combout(\ctrl|state~48_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~48 .lut_mask = 16'h0055;
defparam \ctrl|state~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
cycloneii_lcell_comb \ctrl|state~60 (
// Equation(s):
// \ctrl|state~60_combout  = (!\dp|reg_RI|reg16_out [15] & (\ctrl|state~48_combout  & (\dp|reg_RI|reg16_out [10] & \ctrl|state.decoder~regout )))

	.dataa(\dp|reg_RI|reg16_out [15]),
	.datab(\ctrl|state~48_combout ),
	.datac(\dp|reg_RI|reg16_out [10]),
	.datad(\ctrl|state.decoder~regout ),
	.cin(gnd),
	.combout(\ctrl|state~60_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~60 .lut_mask = 16'h4000;
defparam \ctrl|state~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N18
cycloneii_lcell_comb \ctrl|state~69 (
// Equation(s):
// \ctrl|state~69_combout  = (!\dp|reg_RI|reg16_out [12] & (\ctrl|state~60_combout  & !\dp|reg_RI|reg16_out [11]))

	.dataa(\dp|reg_RI|reg16_out [12]),
	.datab(vcc),
	.datac(\ctrl|state~60_combout ),
	.datad(\dp|reg_RI|reg16_out [11]),
	.cin(gnd),
	.combout(\ctrl|state~69_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~69 .lut_mask = 16'h0050;
defparam \ctrl|state~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N19
cycloneii_lcell_ff \ctrl|state.s_sub (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~69_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_sub~regout ));

// Location: LCCOMB_X30_Y25_N20
cycloneii_lcell_comb \ctrl|state~62 (
// Equation(s):
// \ctrl|state~62_combout  = (!\dp|reg_RI|reg16_out [15] & (\ctrl|state~48_combout  & (!\dp|reg_RI|reg16_out [10] & \ctrl|state.decoder~regout )))

	.dataa(\dp|reg_RI|reg16_out [15]),
	.datab(\ctrl|state~48_combout ),
	.datac(\dp|reg_RI|reg16_out [10]),
	.datad(\ctrl|state.decoder~regout ),
	.cin(gnd),
	.combout(\ctrl|state~62_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~62 .lut_mask = 16'h0400;
defparam \ctrl|state~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cycloneii_lcell_comb \ctrl|state~65 (
// Equation(s):
// \ctrl|state~65_combout  = (!\dp|reg_RI|reg16_out [12] & (\ctrl|state~62_combout  & \dp|reg_RI|reg16_out [11]))

	.dataa(\dp|reg_RI|reg16_out [12]),
	.datab(\ctrl|state~62_combout ),
	.datac(vcc),
	.datad(\dp|reg_RI|reg16_out [11]),
	.cin(gnd),
	.combout(\ctrl|state~65_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~65 .lut_mask = 16'h4400;
defparam \ctrl|state~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N29
cycloneii_lcell_ff \ctrl|state.s_and (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~65_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_and~regout ));

// Location: LCCOMB_X29_Y25_N16
cycloneii_lcell_comb \ctrl|state~67 (
// Equation(s):
// \ctrl|state~67_combout  = (\dp|reg_RI|reg16_out [12] & (\ctrl|state~62_combout  & !\dp|reg_RI|reg16_out [11]))

	.dataa(\dp|reg_RI|reg16_out [12]),
	.datab(\ctrl|state~62_combout ),
	.datac(vcc),
	.datad(\dp|reg_RI|reg16_out [11]),
	.cin(gnd),
	.combout(\ctrl|state~67_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~67 .lut_mask = 16'h0088;
defparam \ctrl|state~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N17
cycloneii_lcell_ff \ctrl|state.s_xor (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~67_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_xor~regout ));

// Location: LCCOMB_X29_Y25_N2
cycloneii_lcell_comb \ctrl|state~66 (
// Equation(s):
// \ctrl|state~66_combout  = (!\dp|reg_RI|reg16_out [12] & (\ctrl|state~60_combout  & \dp|reg_RI|reg16_out [11]))

	.dataa(\dp|reg_RI|reg16_out [12]),
	.datab(vcc),
	.datac(\ctrl|state~60_combout ),
	.datad(\dp|reg_RI|reg16_out [11]),
	.cin(gnd),
	.combout(\ctrl|state~66_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~66 .lut_mask = 16'h5000;
defparam \ctrl|state~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N3
cycloneii_lcell_ff \ctrl|state.s_or (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~66_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_or~regout ));

// Location: LCCOMB_X29_Y25_N14
cycloneii_lcell_comb \ctrl|WideOr20~1 (
// Equation(s):
// \ctrl|WideOr20~1_combout  = (!\ctrl|state.s_and~regout  & (!\ctrl|state.s_xor~regout  & !\ctrl|state.s_or~regout ))

	.dataa(vcc),
	.datab(\ctrl|state.s_and~regout ),
	.datac(\ctrl|state.s_xor~regout ),
	.datad(\ctrl|state.s_or~regout ),
	.cin(gnd),
	.combout(\ctrl|WideOr20~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr20~1 .lut_mask = 16'h0003;
defparam \ctrl|WideOr20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
cycloneii_lcell_comb \ctrl|state~61 (
// Equation(s):
// \ctrl|state~61_combout  = (\dp|reg_RI|reg16_out [12] & (\ctrl|state~60_combout  & !\dp|reg_RI|reg16_out [11]))

	.dataa(\dp|reg_RI|reg16_out [12]),
	.datab(vcc),
	.datac(\ctrl|state~60_combout ),
	.datad(\dp|reg_RI|reg16_out [11]),
	.cin(gnd),
	.combout(\ctrl|state~61_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~61 .lut_mask = 16'h00A0;
defparam \ctrl|state~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N9
cycloneii_lcell_ff \ctrl|state.s_srl (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~61_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_srl~regout ));

// Location: LCCOMB_X29_Y25_N20
cycloneii_lcell_comb \ctrl|state~64 (
// Equation(s):
// \ctrl|state~64_combout  = (\dp|reg_RI|reg16_out [12] & (\ctrl|state~60_combout  & \dp|reg_RI|reg16_out [11]))

	.dataa(\dp|reg_RI|reg16_out [12]),
	.datab(vcc),
	.datac(\ctrl|state~60_combout ),
	.datad(\dp|reg_RI|reg16_out [11]),
	.cin(gnd),
	.combout(\ctrl|state~64_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~64 .lut_mask = 16'hA000;
defparam \ctrl|state~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N21
cycloneii_lcell_ff \ctrl|state.s_sra (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~64_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_sra~regout ));

// Location: LCCOMB_X29_Y25_N6
cycloneii_lcell_comb \ctrl|state~63 (
// Equation(s):
// \ctrl|state~63_combout  = (\dp|reg_RI|reg16_out [12] & (\ctrl|state~62_combout  & \dp|reg_RI|reg16_out [11]))

	.dataa(\dp|reg_RI|reg16_out [12]),
	.datab(\ctrl|state~62_combout ),
	.datac(vcc),
	.datad(\dp|reg_RI|reg16_out [11]),
	.cin(gnd),
	.combout(\ctrl|state~63_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~63 .lut_mask = 16'h8800;
defparam \ctrl|state~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N7
cycloneii_lcell_ff \ctrl|state.s_sll (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~63_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_sll~regout ));

// Location: LCCOMB_X29_Y25_N22
cycloneii_lcell_comb \ctrl|WideOr33~0 (
// Equation(s):
// \ctrl|WideOr33~0_combout  = (!\ctrl|state.s_srl~regout  & (!\ctrl|state.s_sra~regout  & !\ctrl|state.s_sll~regout ))

	.dataa(vcc),
	.datab(\ctrl|state.s_srl~regout ),
	.datac(\ctrl|state.s_sra~regout ),
	.datad(\ctrl|state.s_sll~regout ),
	.cin(gnd),
	.combout(\ctrl|WideOr33~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr33~0 .lut_mask = 16'h0003;
defparam \ctrl|WideOr33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
cycloneii_lcell_comb \ctrl|WideOr20~2 (
// Equation(s):
// \ctrl|WideOr20~2_combout  = (!\ctrl|state.s_add~regout  & (!\ctrl|state.s_sub~regout  & (\ctrl|WideOr20~1_combout  & \ctrl|WideOr33~0_combout )))

	.dataa(\ctrl|state.s_add~regout ),
	.datab(\ctrl|state.s_sub~regout ),
	.datac(\ctrl|WideOr20~1_combout ),
	.datad(\ctrl|WideOr33~0_combout ),
	.cin(gnd),
	.combout(\ctrl|WideOr20~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr20~2 .lut_mask = 16'h1000;
defparam \ctrl|WideOr20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N14
cycloneii_lcell_comb \ctrl|Selector29~0 (
// Equation(s):
// \ctrl|Selector29~0_combout  = (((\ctrl|state.s_in~regout  & \dp|reg_RI|reg16_out [9])) # (!\ctrl|WideOr20~2_combout )) # (!\ctrl|WideOr20~0_combout )

	.dataa(\ctrl|state.s_in~regout ),
	.datab(\ctrl|WideOr20~0_combout ),
	.datac(\dp|reg_RI|reg16_out [9]),
	.datad(\ctrl|WideOr20~2_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector29~0 .lut_mask = 16'hB3FF;
defparam \ctrl|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N26
cycloneii_lcell_comb \ctrl|ctl_addr_i0[0] (
// Equation(s):
// \ctrl|ctl_addr_i0 [0] = (GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & ((\ctrl|Selector29~0_combout ))) # (!GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & (\ctrl|ctl_addr_i0 [0]))

	.dataa(vcc),
	.datab(\ctrl|ctl_addr_i0 [0]),
	.datac(\ctrl|Selector29~0_combout ),
	.datad(\ctrl|WideOr21~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ctrl|ctl_addr_i0 [0]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_addr_i0[0] .lut_mask = 16'hF0CC;
defparam \ctrl|ctl_addr_i0[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_i0[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_i0~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_i0[3]));
// synopsys translate_off
defparam \data_i0[3]~I .input_async_reset = "none";
defparam \data_i0[3]~I .input_power_up = "low";
defparam \data_i0[3]~I .input_register_mode = "none";
defparam \data_i0[3]~I .input_sync_reset = "none";
defparam \data_i0[3]~I .oe_async_reset = "none";
defparam \data_i0[3]~I .oe_power_up = "low";
defparam \data_i0[3]~I .oe_register_mode = "none";
defparam \data_i0[3]~I .oe_sync_reset = "none";
defparam \data_i0[3]~I .operation_mode = "input";
defparam \data_i0[3]~I .output_async_reset = "none";
defparam \data_i0[3]~I .output_power_up = "low";
defparam \data_i0[3]~I .output_register_mode = "none";
defparam \data_i0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X33_Y24_N23
cycloneii_lcell_ff \dp|reg_i0|reg8_out[3] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_i0~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_i0|reg8_out [3]));

// Location: LCCOMB_X32_Y27_N4
cycloneii_lcell_comb \dp|add_MD|Add0~0 (
// Equation(s):
// \dp|add_MD|Add0~0_combout  = (\dp|mux_o2|mux_out [0] & (\dp|reg_RI|reg16_out [0] $ (VCC))) # (!\dp|mux_o2|mux_out [0] & (\dp|reg_RI|reg16_out [0] & VCC))
// \dp|add_MD|Add0~1  = CARRY((\dp|mux_o2|mux_out [0] & \dp|reg_RI|reg16_out [0]))

	.dataa(\dp|mux_o2|mux_out [0]),
	.datab(\dp|reg_RI|reg16_out [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\dp|add_MD|Add0~0_combout ),
	.cout(\dp|add_MD|Add0~1 ));
// synopsys translate_off
defparam \dp|add_MD|Add0~0 .lut_mask = 16'h6688;
defparam \dp|add_MD|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N16
cycloneii_lcell_comb \ctrl|ctl_addr_o2 (
// Equation(s):
// \ctrl|ctl_addr_o2~combout  = (GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & ((!\ctrl|WideOr20~0_combout ))) # (!GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & (\ctrl|ctl_addr_o2~combout ))

	.dataa(\ctrl|ctl_addr_o2~combout ),
	.datab(vcc),
	.datac(\ctrl|WideOr20~0_combout ),
	.datad(\ctrl|WideOr21~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ctrl|ctl_addr_o2~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_addr_o2 .lut_mask = 16'h0FAA;
defparam \ctrl|ctl_addr_o2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N22
cycloneii_lcell_comb \ctrl|state~53 (
// Equation(s):
// \ctrl|state~53_combout  = (!\dp|reg_RI|reg16_out [12] & \ctrl|state.decoder~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\dp|reg_RI|reg16_out [12]),
	.datad(\ctrl|state.decoder~regout ),
	.cin(gnd),
	.combout(\ctrl|state~53_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~53 .lut_mask = 16'h0F00;
defparam \ctrl|state~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneii_lcell_comb \ctrl|state~54 (
// Equation(s):
// \ctrl|state~54_combout  = (\dp|reg_RI|reg16_out [14] & (\dp|reg_RI|reg16_out [13] & (!\dp|reg_RI|reg16_out [15] & \ctrl|state~53_combout )))

	.dataa(\dp|reg_RI|reg16_out [14]),
	.datab(\dp|reg_RI|reg16_out [13]),
	.datac(\dp|reg_RI|reg16_out [15]),
	.datad(\ctrl|state~53_combout ),
	.cin(gnd),
	.combout(\ctrl|state~54_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~54 .lut_mask = 16'h0800;
defparam \ctrl|state~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cycloneii_lcell_comb \ctrl|state~55 (
// Equation(s):
// \ctrl|state~55_combout  = (\dp|reg_RI|reg16_out [11] & \ctrl|state~54_combout )

	.dataa(vcc),
	.datab(\dp|reg_RI|reg16_out [11]),
	.datac(vcc),
	.datad(\ctrl|state~54_combout ),
	.cin(gnd),
	.combout(\ctrl|state~55_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~55 .lut_mask = 16'hCC00;
defparam \ctrl|state~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N17
cycloneii_lcell_ff \ctrl|state.s_st (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrl|state~55_combout ),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_st~regout ));

// Location: LCCOMB_X30_Y25_N28
cycloneii_lcell_comb \ctrl|WideOr29 (
// Equation(s):
// \ctrl|WideOr29~combout  = (\ctrl|state.s_ld~regout ) # ((\ctrl|state.s_bge1~regout ) # ((\ctrl|state.s_blt1~regout ) # (\ctrl|state.s_beq1~regout )))

	.dataa(\ctrl|state.s_ld~regout ),
	.datab(\ctrl|state.s_bge1~regout ),
	.datac(\ctrl|state.s_blt1~regout ),
	.datad(\ctrl|state.s_beq1~regout ),
	.cin(gnd),
	.combout(\ctrl|WideOr29~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr29 .lut_mask = 16'hFFFE;
defparam \ctrl|WideOr29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cycloneii_lcell_comb \ctrl|Selector34~0 (
// Equation(s):
// \ctrl|Selector34~0_combout  = (\ctrl|WideOr29~combout  & (((\dp|reg_RI|reg16_out [8])))) # (!\ctrl|WideOr29~combout  & (\dp|reg_RI|reg16_out [5] & ((!\ctrl|WideOr20~2_combout ))))

	.dataa(\dp|reg_RI|reg16_out [5]),
	.datab(\dp|reg_RI|reg16_out [8]),
	.datac(\ctrl|WideOr20~2_combout ),
	.datad(\ctrl|WideOr29~combout ),
	.cin(gnd),
	.combout(\ctrl|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector34~0 .lut_mask = 16'hCC0A;
defparam \ctrl|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cycloneii_lcell_comb \ctrl|Selector34~1 (
// Equation(s):
// \ctrl|Selector34~1_combout  = (\ctrl|state.s_st~regout  & (\dp|reg_RI|reg16_out [10])) # (!\ctrl|state.s_st~regout  & ((\ctrl|Selector34~0_combout )))

	.dataa(vcc),
	.datab(\ctrl|state.s_st~regout ),
	.datac(\dp|reg_RI|reg16_out [10]),
	.datad(\ctrl|Selector34~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector34~1 .lut_mask = 16'hF3C0;
defparam \ctrl|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N6
cycloneii_lcell_comb \ctrl|ctl_addr_o1[1] (
// Equation(s):
// \ctrl|ctl_addr_o1 [1] = (GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & ((\ctrl|Selector34~1_combout ))) # (!GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & (\ctrl|ctl_addr_o1 [1]))

	.dataa(\ctrl|ctl_addr_o1 [1]),
	.datab(vcc),
	.datac(\ctrl|WideOr21~0clkctrl_outclk ),
	.datad(\ctrl|Selector34~1_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_addr_o1 [1]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_addr_o1[1] .lut_mask = 16'hFA0A;
defparam \ctrl|ctl_addr_o1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N22
cycloneii_lcell_comb \dp|mux_o2|mux_out[1]~0 (
// Equation(s):
// \dp|mux_o2|mux_out[1]~0_combout  = (!\ctrl|ctl_addr_o2~combout  & \ctrl|ctl_addr_o1 [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|ctl_addr_o2~combout ),
	.datad(\ctrl|ctl_addr_o1 [1]),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[1]~0 .lut_mask = 16'h0F00;
defparam \dp|mux_o2|mux_out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_i1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_i1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_i1[1]));
// synopsys translate_off
defparam \data_i1[1]~I .input_async_reset = "none";
defparam \data_i1[1]~I .input_power_up = "low";
defparam \data_i1[1]~I .input_register_mode = "none";
defparam \data_i1[1]~I .input_sync_reset = "none";
defparam \data_i1[1]~I .oe_async_reset = "none";
defparam \data_i1[1]~I .oe_power_up = "low";
defparam \data_i1[1]~I .oe_register_mode = "none";
defparam \data_i1[1]~I .oe_sync_reset = "none";
defparam \data_i1[1]~I .operation_mode = "input";
defparam \data_i1[1]~I .output_async_reset = "none";
defparam \data_i1[1]~I .output_power_up = "low";
defparam \data_i1[1]~I .output_register_mode = "none";
defparam \data_i1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N4
cycloneii_lcell_comb \dp|reg_i1|reg8_out[1]~feeder (
// Equation(s):
// \dp|reg_i1|reg8_out[1]~feeder_combout  = \data_i1~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_i1~combout [1]),
	.cin(gnd),
	.combout(\dp|reg_i1|reg8_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_i1|reg8_out[1]~feeder .lut_mask = 16'hFF00;
defparam \dp|reg_i1|reg8_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N5
cycloneii_lcell_ff \dp|reg_i1|reg8_out[1] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\dp|reg_i1|reg8_out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_i1|reg8_out [1]));

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_i0[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_i0~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_i0[1]));
// synopsys translate_off
defparam \data_i0[1]~I .input_async_reset = "none";
defparam \data_i0[1]~I .input_power_up = "low";
defparam \data_i0[1]~I .input_register_mode = "none";
defparam \data_i0[1]~I .input_sync_reset = "none";
defparam \data_i0[1]~I .oe_async_reset = "none";
defparam \data_i0[1]~I .oe_power_up = "low";
defparam \data_i0[1]~I .oe_register_mode = "none";
defparam \data_i0[1]~I .oe_sync_reset = "none";
defparam \data_i0[1]~I .operation_mode = "input";
defparam \data_i0[1]~I .output_async_reset = "none";
defparam \data_i0[1]~I .output_power_up = "low";
defparam \data_i0[1]~I .output_register_mode = "none";
defparam \data_i0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X33_Y24_N31
cycloneii_lcell_ff \dp|reg_i0|reg8_out[1] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_i0~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_i0|reg8_out [1]));

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_i1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_i1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_i1[2]));
// synopsys translate_off
defparam \data_i1[2]~I .input_async_reset = "none";
defparam \data_i1[2]~I .input_power_up = "low";
defparam \data_i1[2]~I .input_register_mode = "none";
defparam \data_i1[2]~I .input_sync_reset = "none";
defparam \data_i1[2]~I .oe_async_reset = "none";
defparam \data_i1[2]~I .oe_power_up = "low";
defparam \data_i1[2]~I .oe_register_mode = "none";
defparam \data_i1[2]~I .oe_sync_reset = "none";
defparam \data_i1[2]~I .operation_mode = "input";
defparam \data_i1[2]~I .output_async_reset = "none";
defparam \data_i1[2]~I .output_power_up = "low";
defparam \data_i1[2]~I .output_register_mode = "none";
defparam \data_i1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X33_Y24_N9
cycloneii_lcell_ff \dp|reg_i1|reg8_out[2] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_i1~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_i1|reg8_out [2]));

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_i0[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_i0~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_i0[2]));
// synopsys translate_off
defparam \data_i0[2]~I .input_async_reset = "none";
defparam \data_i0[2]~I .input_power_up = "low";
defparam \data_i0[2]~I .input_register_mode = "none";
defparam \data_i0[2]~I .input_sync_reset = "none";
defparam \data_i0[2]~I .oe_async_reset = "none";
defparam \data_i0[2]~I .oe_power_up = "low";
defparam \data_i0[2]~I .oe_register_mode = "none";
defparam \data_i0[2]~I .oe_sync_reset = "none";
defparam \data_i0[2]~I .operation_mode = "input";
defparam \data_i0[2]~I .output_async_reset = "none";
defparam \data_i0[2]~I .output_power_up = "low";
defparam \data_i0[2]~I .output_register_mode = "none";
defparam \data_i0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X33_Y24_N19
cycloneii_lcell_ff \dp|reg_i0|reg8_out[2] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_i0~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_i0|reg8_out [2]));

// Location: LCCOMB_X33_Y24_N8
cycloneii_lcell_comb \dp|mux_i0|Mux5~0 (
// Equation(s):
// \dp|mux_i0|Mux5~0_combout  = (\ctrl|ctl_addr_i0 [1] & (\ctrl|ctl_addr_i0 [0])) # (!\ctrl|ctl_addr_i0 [1] & ((\ctrl|ctl_addr_i0 [0] & (\dp|reg_i1|reg8_out [2])) # (!\ctrl|ctl_addr_i0 [0] & ((\dp|reg_i0|reg8_out [2])))))

	.dataa(\ctrl|ctl_addr_i0 [1]),
	.datab(\ctrl|ctl_addr_i0 [0]),
	.datac(\dp|reg_i1|reg8_out [2]),
	.datad(\dp|reg_i0|reg8_out [2]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux5~0 .lut_mask = 16'hD9C8;
defparam \dp|mux_i0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
cycloneii_lcell_comb \ctrl|state~70 (
// Equation(s):
// \ctrl|state~70_combout  = (!\dp|reg_RI|reg16_out [11] & \ctrl|state~54_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\dp|reg_RI|reg16_out [11]),
	.datad(\ctrl|state~54_combout ),
	.cin(gnd),
	.combout(\ctrl|state~70_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~70 .lut_mask = 16'h0F00;
defparam \ctrl|state~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N19
cycloneii_lcell_ff \ctrl|state.s_ld (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~70_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_ld~regout ));

// Location: LCCOMB_X30_Y27_N0
cycloneii_lcell_comb \ctrl|Selector7~5 (
// Equation(s):
// \ctrl|Selector7~5_combout  = (\ctrl|state.s_ld~regout  & \dp|reg_RI|reg16_out [9])

	.dataa(vcc),
	.datab(\ctrl|state.s_ld~regout ),
	.datac(vcc),
	.datad(\dp|reg_RI|reg16_out [9]),
	.cin(gnd),
	.combout(\ctrl|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector7~5 .lut_mask = 16'hCC00;
defparam \ctrl|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N24
cycloneii_lcell_comb \ctrl|Selector7~3 (
// Equation(s):
// \ctrl|Selector7~3_combout  = (\dp|reg_RI|reg16_out [10] & ((\ctrl|state.s_in~regout ) # (!\ctrl|WideOr20~0_combout )))

	.dataa(\dp|reg_RI|reg16_out [10]),
	.datab(\ctrl|state.s_in~regout ),
	.datac(vcc),
	.datad(\ctrl|WideOr20~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector7~3 .lut_mask = 16'h88AA;
defparam \ctrl|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N18
cycloneii_lcell_comb \ctrl|Selector7~4 (
// Equation(s):
// \ctrl|Selector7~4_combout  = (!\ctrl|state.s_in~regout  & (\ctrl|WideOr20~0_combout  & \dp|reg_RI|reg16_out [8]))

	.dataa(vcc),
	.datab(\ctrl|state.s_in~regout ),
	.datac(\ctrl|WideOr20~0_combout ),
	.datad(\dp|reg_RI|reg16_out [8]),
	.cin(gnd),
	.combout(\ctrl|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector7~4 .lut_mask = 16'h3000;
defparam \ctrl|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N14
cycloneii_lcell_comb \ctrl|Selector7~6 (
// Equation(s):
// \ctrl|Selector7~6_combout  = (\dp|reg_RI|reg16_out [11] & (!\dp|reg_RI|reg16_out [9] & ((\ctrl|Selector7~4_combout )))) # (!\dp|reg_RI|reg16_out [11] & ((\ctrl|Selector7~3_combout ) # ((!\dp|reg_RI|reg16_out [9] & \ctrl|Selector7~4_combout ))))

	.dataa(\dp|reg_RI|reg16_out [11]),
	.datab(\dp|reg_RI|reg16_out [9]),
	.datac(\ctrl|Selector7~3_combout ),
	.datad(\ctrl|Selector7~4_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector7~6 .lut_mask = 16'h7350;
defparam \ctrl|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cycloneii_lcell_comb \ctrl|state~75 (
// Equation(s):
// \ctrl|state~75_combout  = (\dp|reg_RI|reg16_out [13] & (\dp|reg_RI|reg16_out [14] & (\ctrl|state~49_combout  & \dp|reg_RI|reg16_out [11])))

	.dataa(\dp|reg_RI|reg16_out [13]),
	.datab(\dp|reg_RI|reg16_out [14]),
	.datac(\ctrl|state~49_combout ),
	.datad(\dp|reg_RI|reg16_out [11]),
	.cin(gnd),
	.combout(\ctrl|state~75_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~75 .lut_mask = 16'h8000;
defparam \ctrl|state~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N3
cycloneii_lcell_ff \ctrl|state.s_bro (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~75_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_bro~regout ));

// Location: LCCOMB_X29_Y26_N6
cycloneii_lcell_comb \ctrl|state~78 (
// Equation(s):
// \ctrl|state~78_combout  = (\ctrl|state~72_combout  & (!\dp|reg_RI|reg16_out [15] & (\dp|reg_RI|reg16_out [12] & \ctrl|state.decoder~regout )))

	.dataa(\ctrl|state~72_combout ),
	.datab(\dp|reg_RI|reg16_out [15]),
	.datac(\dp|reg_RI|reg16_out [12]),
	.datad(\ctrl|state.decoder~regout ),
	.cin(gnd),
	.combout(\ctrl|state~78_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~78 .lut_mask = 16'h2000;
defparam \ctrl|state~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N3
cycloneii_lcell_ff \ctrl|state.s_nop (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrl|state~78_combout ),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_nop~regout ));

// Location: LCCOMB_X30_Y27_N16
cycloneii_lcell_comb \ctrl|Selector7~0 (
// Equation(s):
// \ctrl|Selector7~0_combout  = (!\ctrl|state.s_call~regout  & (!\ctrl|state.s_nop~regout  & (!\ctrl|state.s_st~regout  & !\ctrl|state.s_ld~regout )))

	.dataa(\ctrl|state.s_call~regout ),
	.datab(\ctrl|state.s_nop~regout ),
	.datac(\ctrl|state.s_st~regout ),
	.datad(\ctrl|state.s_ld~regout ),
	.cin(gnd),
	.combout(\ctrl|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector7~0 .lut_mask = 16'h0001;
defparam \ctrl|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N6
cycloneii_lcell_comb \ctrl|WideOr2~2 (
// Equation(s):
// \ctrl|WideOr2~2_combout  = (!\ctrl|state.s_delay~regout  & (!\ctrl|state.fetch~regout  & (!\ctrl|state.decoder~regout  & \ctrl|WideOr2~1_combout )))

	.dataa(\ctrl|state.s_delay~regout ),
	.datab(\ctrl|state.fetch~regout ),
	.datac(\ctrl|state.decoder~regout ),
	.datad(\ctrl|WideOr2~1_combout ),
	.cin(gnd),
	.combout(\ctrl|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr2~2 .lut_mask = 16'h0100;
defparam \ctrl|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N28
cycloneii_lcell_comb \ctrl|Selector7~2 (
// Equation(s):
// \ctrl|Selector7~2_combout  = (\ctrl|Selector7~1_combout  & (!\ctrl|state.s_bro~regout  & (\ctrl|Selector7~0_combout  & \ctrl|WideOr2~2_combout )))

	.dataa(\ctrl|Selector7~1_combout ),
	.datab(\ctrl|state.s_bro~regout ),
	.datac(\ctrl|Selector7~0_combout ),
	.datad(\ctrl|WideOr2~2_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector7~2 .lut_mask = 16'h2000;
defparam \ctrl|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N22
cycloneii_lcell_comb \ctrl|Selector7~7 (
// Equation(s):
// \ctrl|Selector7~7_combout  = (\dp|reg_RI|reg16_out [10] & (((\ctrl|Selector7~6_combout  & \ctrl|Selector7~2_combout )))) # (!\dp|reg_RI|reg16_out [10] & ((\ctrl|Selector7~5_combout ) # ((\ctrl|Selector7~6_combout  & \ctrl|Selector7~2_combout ))))

	.dataa(\dp|reg_RI|reg16_out [10]),
	.datab(\ctrl|Selector7~5_combout ),
	.datac(\ctrl|Selector7~6_combout ),
	.datad(\ctrl|Selector7~2_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector7~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector7~7 .lut_mask = 16'hF444;
defparam \ctrl|Selector7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N10
cycloneii_lcell_comb \ctrl|ctl_ld_r1 (
// Equation(s):
// \ctrl|ctl_ld_r1~combout  = (GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & ((\ctrl|Selector7~7_combout ))) # (!GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & (\ctrl|ctl_ld_r1~combout ))

	.dataa(\ctrl|ctl_ld_r1~combout ),
	.datab(vcc),
	.datac(\ctrl|WideOr2~0clkctrl_outclk ),
	.datad(\ctrl|Selector7~7_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_r1~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_r1 .lut_mask = 16'hFA0A;
defparam \ctrl|ctl_ld_r1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N19
cycloneii_lcell_ff \dp|reg_r1|reg8_out[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_i0|Mux5~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_r1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r1|reg8_out [2]));

// Location: LCCOMB_X31_Y25_N18
cycloneii_lcell_comb \dp|mux_o0|Mux5~0 (
// Equation(s):
// \dp|mux_o0|Mux5~0_combout  = (\ctrl|ctl_addr_o0 [0] & ((\ctrl|ctl_addr_o0 [1] & (\dp|reg_r3|reg8_out [2])) # (!\ctrl|ctl_addr_o0 [1] & ((\dp|reg_r1|reg8_out [2])))))

	.dataa(\dp|reg_r3|reg8_out [2]),
	.datab(\ctrl|ctl_addr_o0 [1]),
	.datac(\dp|reg_r1|reg8_out [2]),
	.datad(\ctrl|ctl_addr_o0 [0]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux5~0 .lut_mask = 16'hB800;
defparam \dp|mux_o0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneii_lcell_comb \dp|mux_o0|Mux5~1 (
// Equation(s):
// \dp|mux_o0|Mux5~1_combout  = (\dp|mux_o0|Mux5~0_combout ) # ((\dp|reg_r2|reg8_out [2] & (!\ctrl|ctl_addr_o0 [0] & \ctrl|ctl_addr_o0 [1])))

	.dataa(\dp|reg_r2|reg8_out [2]),
	.datab(\ctrl|ctl_addr_o0 [0]),
	.datac(\ctrl|ctl_addr_o0 [1]),
	.datad(\dp|mux_o0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux5~1 .lut_mask = 16'hFF20;
defparam \dp|mux_o0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N8
cycloneii_lcell_comb \ctrl|Selector9~0 (
// Equation(s):
// \ctrl|Selector9~0_combout  = (\dp|reg_RI|reg16_out [11] & ((\ctrl|Selector7~3_combout ) # ((\dp|reg_RI|reg16_out [9] & \ctrl|Selector7~4_combout )))) # (!\dp|reg_RI|reg16_out [11] & (\dp|reg_RI|reg16_out [9] & ((\ctrl|Selector7~4_combout ))))

	.dataa(\dp|reg_RI|reg16_out [11]),
	.datab(\dp|reg_RI|reg16_out [9]),
	.datac(\ctrl|Selector7~3_combout ),
	.datad(\ctrl|Selector7~4_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector9~0 .lut_mask = 16'hECA0;
defparam \ctrl|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N26
cycloneii_lcell_comb \ctrl|Selector9~1 (
// Equation(s):
// \ctrl|Selector9~1_combout  = (\dp|reg_RI|reg16_out [10] & ((\ctrl|Selector7~5_combout ) # ((\ctrl|Selector9~0_combout  & \ctrl|Selector7~2_combout )))) # (!\dp|reg_RI|reg16_out [10] & (((\ctrl|Selector9~0_combout  & \ctrl|Selector7~2_combout ))))

	.dataa(\dp|reg_RI|reg16_out [10]),
	.datab(\ctrl|Selector7~5_combout ),
	.datac(\ctrl|Selector9~0_combout ),
	.datad(\ctrl|Selector7~2_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector9~1 .lut_mask = 16'hF888;
defparam \ctrl|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N20
cycloneii_lcell_comb \ctrl|ctl_ld_r3 (
// Equation(s):
// \ctrl|ctl_ld_r3~combout  = (GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & ((\ctrl|Selector9~1_combout ))) # (!GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & (\ctrl|ctl_ld_r3~combout ))

	.dataa(\ctrl|ctl_ld_r3~combout ),
	.datab(vcc),
	.datac(\ctrl|WideOr2~0clkctrl_outclk ),
	.datad(\ctrl|Selector9~1_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_r3~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_r3 .lut_mask = 16'hFA0A;
defparam \ctrl|ctl_ld_r3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N23
cycloneii_lcell_ff \dp|reg_r3|reg8_out[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|mux_i0|Mux6~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r3|reg8_out [1]));

// Location: LCCOMB_X32_Y23_N28
cycloneii_lcell_comb \dp|mux_o0|Mux6~0 (
// Equation(s):
// \dp|mux_o0|Mux6~0_combout  = (\ctrl|ctl_addr_o0 [0] & ((\ctrl|ctl_addr_o0 [1] & ((\dp|reg_r3|reg8_out [1]))) # (!\ctrl|ctl_addr_o0 [1] & (\dp|reg_r1|reg8_out [1]))))

	.dataa(\dp|reg_r1|reg8_out [1]),
	.datab(\ctrl|ctl_addr_o0 [0]),
	.datac(\dp|reg_r3|reg8_out [1]),
	.datad(\ctrl|ctl_addr_o0 [1]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux6~0 .lut_mask = 16'hC088;
defparam \dp|mux_o0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneii_lcell_comb \dp|mux_o0|Mux6~1 (
// Equation(s):
// \dp|mux_o0|Mux6~1_combout  = (\dp|mux_o0|Mux6~0_combout ) # ((\ctrl|ctl_addr_o0 [1] & (!\ctrl|ctl_addr_o0 [0] & \dp|reg_r2|reg8_out [1])))

	.dataa(\ctrl|ctl_addr_o0 [1]),
	.datab(\ctrl|ctl_addr_o0 [0]),
	.datac(\dp|reg_r2|reg8_out [1]),
	.datad(\dp|mux_o0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux6~1 .lut_mask = 16'hFF20;
defparam \dp|mux_o0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
cycloneii_lcell_comb \ctrl|ctl_ula_code[0] (
// Equation(s):
// \ctrl|ctl_ula_code [0] = (GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & (\ctrl|WideOr37~combout )) # (!GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & ((\ctrl|ctl_ula_code [0])))

	.dataa(\ctrl|WideOr37~combout ),
	.datab(vcc),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(\ctrl|WideOr21~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ctrl|ctl_ula_code [0]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ula_code[0] .lut_mask = 16'hAAF0;
defparam \ctrl|ctl_ula_code[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N30
cycloneii_lcell_comb \ctrl|Selector35~0 (
// Equation(s):
// \ctrl|Selector35~0_combout  = (\ctrl|WideOr29~combout  & (((\dp|reg_RI|reg16_out [7])))) # (!\ctrl|WideOr29~combout  & (\dp|reg_RI|reg16_out [4] & ((!\ctrl|WideOr20~2_combout ))))

	.dataa(\dp|reg_RI|reg16_out [4]),
	.datab(\dp|reg_RI|reg16_out [7]),
	.datac(\ctrl|WideOr20~2_combout ),
	.datad(\ctrl|WideOr29~combout ),
	.cin(gnd),
	.combout(\ctrl|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector35~0 .lut_mask = 16'hCC0A;
defparam \ctrl|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cycloneii_lcell_comb \ctrl|Selector35~1 (
// Equation(s):
// \ctrl|Selector35~1_combout  = (\ctrl|state.s_st~regout  & (\dp|reg_RI|reg16_out [9])) # (!\ctrl|state.s_st~regout  & ((\ctrl|Selector35~0_combout )))

	.dataa(vcc),
	.datab(\ctrl|state.s_st~regout ),
	.datac(\dp|reg_RI|reg16_out [9]),
	.datad(\ctrl|Selector35~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector35~1 .lut_mask = 16'hF3C0;
defparam \ctrl|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N14
cycloneii_lcell_comb \ctrl|ctl_addr_o1[0] (
// Equation(s):
// \ctrl|ctl_addr_o1 [0] = (GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & ((\ctrl|Selector35~1_combout ))) # (!GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & (\ctrl|ctl_addr_o1 [0]))

	.dataa(vcc),
	.datab(\ctrl|ctl_addr_o1 [0]),
	.datac(\ctrl|WideOr21~0clkctrl_outclk ),
	.datad(\ctrl|Selector35~1_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_addr_o1 [0]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_addr_o1[0] .lut_mask = 16'hFC0C;
defparam \ctrl|ctl_addr_o1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N26
cycloneii_lcell_comb \dp|mux_o2|mux_out[1]~2 (
// Equation(s):
// \dp|mux_o2|mux_out[1]~2_combout  = (!\ctrl|ctl_addr_o2~combout  & ((\ctrl|ctl_addr_o1 [0]) # (!\ctrl|ctl_addr_o1 [1])))

	.dataa(\ctrl|ctl_addr_o2~combout ),
	.datab(vcc),
	.datac(\ctrl|ctl_addr_o1 [0]),
	.datad(\ctrl|ctl_addr_o1 [1]),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[1]~2 .lut_mask = 16'h5055;
defparam \dp|mux_o2|mux_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
cycloneii_lcell_comb \dp|mux_o2|mux_out[1]~1 (
// Equation(s):
// \dp|mux_o2|mux_out[1]~1_combout  = (\ctrl|ctl_addr_o2~combout ) # ((\ctrl|ctl_addr_o1 [0] & !\ctrl|ctl_addr_o1 [1]))

	.dataa(\ctrl|ctl_addr_o2~combout ),
	.datab(vcc),
	.datac(\ctrl|ctl_addr_o1 [0]),
	.datad(\ctrl|ctl_addr_o1 [1]),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[1]~1 .lut_mask = 16'hAAFA;
defparam \dp|mux_o2|mux_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N28
cycloneii_lcell_comb \dp|mux_o2|mux_out[0]~4 (
// Equation(s):
// \dp|mux_o2|mux_out[0]~4_combout  = (\dp|mux_o2|mux_out[1]~2_combout  & (\dp|reg_r1|reg8_out [0] & (\dp|mux_o2|mux_out[1]~1_combout ))) # (!\dp|mux_o2|mux_out[1]~2_combout  & (((\dp|reg_RI|reg16_out [0]) # (!\dp|mux_o2|mux_out[1]~1_combout ))))

	.dataa(\dp|reg_r1|reg8_out [0]),
	.datab(\dp|mux_o2|mux_out[1]~2_combout ),
	.datac(\dp|mux_o2|mux_out[1]~1_combout ),
	.datad(\dp|reg_RI|reg16_out [0]),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[0]~4 .lut_mask = 16'hB383;
defparam \dp|mux_o2|mux_out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N0
cycloneii_lcell_comb \dp|mux_o2|mux_out[0] (
// Equation(s):
// \dp|mux_o2|mux_out [0] = (\dp|mux_o2|mux_out[1]~0_combout  & ((\dp|mux_o2|mux_out[0]~4_combout  & ((\dp|reg_r2|reg8_out [0]))) # (!\dp|mux_o2|mux_out[0]~4_combout  & (\dp|reg_r3|reg8_out [0])))) # (!\dp|mux_o2|mux_out[1]~0_combout  & 
// (((\dp|mux_o2|mux_out[0]~4_combout ))))

	.dataa(\dp|reg_r3|reg8_out [0]),
	.datab(\dp|mux_o2|mux_out[1]~0_combout ),
	.datac(\dp|reg_r2|reg8_out [0]),
	.datad(\dp|mux_o2|mux_out[0]~4_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out [0]),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[0] .lut_mask = 16'hF388;
defparam \dp|mux_o2|mux_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneii_lcell_comb \dp|ula_cmp|sub_comp|Add0~2 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~2_combout  = \ctrl|ctl_ula_code [0] $ (\dp|mux_o2|mux_out [0])

	.dataa(vcc),
	.datab(\ctrl|ctl_ula_code [0]),
	.datac(\dp|mux_o2|mux_out [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dp|ula_cmp|sub_comp|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~2 .lut_mask = 16'h3C3C;
defparam \dp|ula_cmp|sub_comp|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneii_lcell_comb \dp|ula_cmp|sub_comp|Add0~4 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~4_cout  = CARRY(\ctrl|ctl_ula_code [0])

	.dataa(vcc),
	.datab(\ctrl|ctl_ula_code [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\dp|ula_cmp|sub_comp|Add0~4_cout ));
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~4 .lut_mask = 16'h00CC;
defparam \dp|ula_cmp|sub_comp|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneii_lcell_comb \dp|ula_cmp|sub_comp|Add0~8 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~8_combout  = ((\dp|ula_cmp|sub_comp|Add0~7_combout  $ (\dp|mux_o0|Mux6~1_combout  $ (!\dp|ula_cmp|sub_comp|Add0~6 )))) # (GND)
// \dp|ula_cmp|sub_comp|Add0~9  = CARRY((\dp|ula_cmp|sub_comp|Add0~7_combout  & ((\dp|mux_o0|Mux6~1_combout ) # (!\dp|ula_cmp|sub_comp|Add0~6 ))) # (!\dp|ula_cmp|sub_comp|Add0~7_combout  & (\dp|mux_o0|Mux6~1_combout  & !\dp|ula_cmp|sub_comp|Add0~6 )))

	.dataa(\dp|ula_cmp|sub_comp|Add0~7_combout ),
	.datab(\dp|mux_o0|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|ula_cmp|sub_comp|Add0~6 ),
	.combout(\dp|ula_cmp|sub_comp|Add0~8_combout ),
	.cout(\dp|ula_cmp|sub_comp|Add0~9 ));
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~8 .lut_mask = 16'h698E;
defparam \dp|ula_cmp|sub_comp|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneii_lcell_comb \dp|ula_cmp|sub_comp|Add0~11 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~11_combout  = (\dp|ula_cmp|sub_comp|Add0~10_combout  & ((\dp|mux_o0|Mux5~1_combout  & (\dp|ula_cmp|sub_comp|Add0~9  & VCC)) # (!\dp|mux_o0|Mux5~1_combout  & (!\dp|ula_cmp|sub_comp|Add0~9 )))) # 
// (!\dp|ula_cmp|sub_comp|Add0~10_combout  & ((\dp|mux_o0|Mux5~1_combout  & (!\dp|ula_cmp|sub_comp|Add0~9 )) # (!\dp|mux_o0|Mux5~1_combout  & ((\dp|ula_cmp|sub_comp|Add0~9 ) # (GND)))))
// \dp|ula_cmp|sub_comp|Add0~12  = CARRY((\dp|ula_cmp|sub_comp|Add0~10_combout  & (!\dp|mux_o0|Mux5~1_combout  & !\dp|ula_cmp|sub_comp|Add0~9 )) # (!\dp|ula_cmp|sub_comp|Add0~10_combout  & ((!\dp|ula_cmp|sub_comp|Add0~9 ) # (!\dp|mux_o0|Mux5~1_combout ))))

	.dataa(\dp|ula_cmp|sub_comp|Add0~10_combout ),
	.datab(\dp|mux_o0|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|ula_cmp|sub_comp|Add0~9 ),
	.combout(\dp|ula_cmp|sub_comp|Add0~11_combout ),
	.cout(\dp|ula_cmp|sub_comp|Add0~12 ));
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~11 .lut_mask = 16'h9617;
defparam \dp|ula_cmp|sub_comp|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
cycloneii_lcell_comb \ctrl|ctl_ula_code[1] (
// Equation(s):
// \ctrl|ctl_ula_code [1] = (GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & (\ctrl|WideOr35~combout )) # (!GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & ((\ctrl|ctl_ula_code [1])))

	.dataa(\ctrl|WideOr35~combout ),
	.datab(vcc),
	.datac(\ctrl|ctl_ula_code [1]),
	.datad(\ctrl|WideOr21~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ctrl|ctl_ula_code [1]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ula_code[1] .lut_mask = 16'hAAF0;
defparam \ctrl|ctl_ula_code[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cycloneii_lcell_comb \ctrl|state~59 (
// Equation(s):
// \ctrl|state~59_combout  = (\dp|reg_RI|reg16_out [14] & (!\dp|reg_RI|reg16_out [13] & (!\dp|reg_RI|reg16_out [15] & \ctrl|state~50_combout )))

	.dataa(\dp|reg_RI|reg16_out [14]),
	.datab(\dp|reg_RI|reg16_out [13]),
	.datac(\dp|reg_RI|reg16_out [15]),
	.datad(\ctrl|state~50_combout ),
	.cin(gnd),
	.combout(\ctrl|state~59_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~59 .lut_mask = 16'h0200;
defparam \ctrl|state~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N13
cycloneii_lcell_ff \ctrl|state.s_xori (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~59_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_xori~regout ));

// Location: LCCOMB_X29_Y22_N0
cycloneii_lcell_comb \ctrl|WideOr33 (
// Equation(s):
// \ctrl|WideOr33~combout  = (\ctrl|state.s_xori~regout ) # ((\ctrl|state.s_xor~regout ) # (!\ctrl|WideOr33~0_combout ))

	.dataa(vcc),
	.datab(\ctrl|state.s_xori~regout ),
	.datac(\ctrl|state.s_xor~regout ),
	.datad(\ctrl|WideOr33~0_combout ),
	.cin(gnd),
	.combout(\ctrl|WideOr33~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr33 .lut_mask = 16'hFCFF;
defparam \ctrl|WideOr33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneii_lcell_comb \ctrl|ctl_ula_code[2] (
// Equation(s):
// \ctrl|ctl_ula_code [2] = (GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & ((\ctrl|WideOr33~combout ))) # (!GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & (\ctrl|ctl_ula_code [2]))

	.dataa(vcc),
	.datab(\ctrl|ctl_ula_code [2]),
	.datac(\ctrl|WideOr33~combout ),
	.datad(\ctrl|WideOr21~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ctrl|ctl_ula_code [2]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ula_code[2] .lut_mask = 16'hF0CC;
defparam \ctrl|ctl_ula_code[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneii_lcell_comb \dp|mux_i0|Mux4~7 (
// Equation(s):
// \dp|mux_i0|Mux4~7_combout  = (\ctrl|ctl_ula_code [1] & !\ctrl|ctl_ula_code [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|ctl_ula_code [1]),
	.datad(\ctrl|ctl_ula_code [2]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~7 .lut_mask = 16'h00F0;
defparam \dp|mux_i0|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
cycloneii_lcell_comb \dp|mux_i0|Mux5~5 (
// Equation(s):
// \dp|mux_i0|Mux5~5_combout  = (\dp|mux_i0|Mux4~8_combout  & ((\dp|mux_o2|mux_out [2]) # ((\dp|mux_o0|Mux5~1_combout ) # (!\dp|mux_i0|Mux4~7_combout )))) # (!\dp|mux_i0|Mux4~8_combout  & (\dp|mux_o2|mux_out [2] & (\dp|mux_i0|Mux4~7_combout  & 
// \dp|mux_o0|Mux5~1_combout )))

	.dataa(\dp|mux_i0|Mux4~8_combout ),
	.datab(\dp|mux_o2|mux_out [2]),
	.datac(\dp|mux_i0|Mux4~7_combout ),
	.datad(\dp|mux_o0|Mux5~1_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux5~5 .lut_mask = 16'hEA8A;
defparam \dp|mux_i0|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_i1[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_i1~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_i1[5]));
// synopsys translate_off
defparam \data_i1[5]~I .input_async_reset = "none";
defparam \data_i1[5]~I .input_power_up = "low";
defparam \data_i1[5]~I .input_register_mode = "none";
defparam \data_i1[5]~I .input_sync_reset = "none";
defparam \data_i1[5]~I .oe_async_reset = "none";
defparam \data_i1[5]~I .oe_power_up = "low";
defparam \data_i1[5]~I .oe_register_mode = "none";
defparam \data_i1[5]~I .oe_sync_reset = "none";
defparam \data_i1[5]~I .operation_mode = "input";
defparam \data_i1[5]~I .output_async_reset = "none";
defparam \data_i1[5]~I .output_power_up = "low";
defparam \data_i1[5]~I .output_register_mode = "none";
defparam \data_i1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N20
cycloneii_lcell_comb \dp|reg_i1|reg8_out[5]~feeder (
// Equation(s):
// \dp|reg_i1|reg8_out[5]~feeder_combout  = \data_i1~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_i1~combout [5]),
	.cin(gnd),
	.combout(\dp|reg_i1|reg8_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_i1|reg8_out[5]~feeder .lut_mask = 16'hFF00;
defparam \dp|reg_i1|reg8_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N21
cycloneii_lcell_ff \dp|reg_i1|reg8_out[5] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\dp|reg_i1|reg8_out[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_i1|reg8_out [5]));

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_i0[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_i0~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_i0[5]));
// synopsys translate_off
defparam \data_i0[5]~I .input_async_reset = "none";
defparam \data_i0[5]~I .input_power_up = "low";
defparam \data_i0[5]~I .input_register_mode = "none";
defparam \data_i0[5]~I .input_sync_reset = "none";
defparam \data_i0[5]~I .oe_async_reset = "none";
defparam \data_i0[5]~I .oe_power_up = "low";
defparam \data_i0[5]~I .oe_register_mode = "none";
defparam \data_i0[5]~I .oe_sync_reset = "none";
defparam \data_i0[5]~I .operation_mode = "input";
defparam \data_i0[5]~I .output_async_reset = "none";
defparam \data_i0[5]~I .output_power_up = "low";
defparam \data_i0[5]~I .output_register_mode = "none";
defparam \data_i0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X33_Y24_N11
cycloneii_lcell_ff \dp|reg_i0|reg8_out[5] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_i0~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_i0|reg8_out [5]));

// Location: M4K_X26_Y25
cycloneii_ram_block \dp|mp|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\ctrl|ctl_ld_ri~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\dp|reg_PC|reg10_out [9],\dp|reg_PC|reg10_out [8],\dp|reg_PC|reg10_out [7],\dp|reg_PC|reg10_out [6],\dp|reg_PC|reg10_out [5],\dp|reg_PC|reg10_out [4],\dp|reg_PC|reg10_out [3],\dp|reg_PC|reg10_out [2],\dp|reg_PC|reg10_out [1],\dp|reg_PC|reg10_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|mp|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .init_file = "C:\Users\jeffi\Google Drive\01 - UFRN\2019.2\Sist. Digitais\Projeto\VHDL\Memories\men_prog\men_prog.mif";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "datapath:dp|men_prog:mp|altsyncram:altsyncram_component|altsyncram_nki1:auto_generated|ALTSYNCRAM";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock1";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 4;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 4;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018018018018090909070089888888898988;
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N6
cycloneii_lcell_comb \dp|add_MD|Add0~2 (
// Equation(s):
// \dp|add_MD|Add0~2_combout  = (\dp|reg_RI|reg16_out [1] & ((\dp|mux_o2|mux_out [1] & (\dp|add_MD|Add0~1  & VCC)) # (!\dp|mux_o2|mux_out [1] & (!\dp|add_MD|Add0~1 )))) # (!\dp|reg_RI|reg16_out [1] & ((\dp|mux_o2|mux_out [1] & (!\dp|add_MD|Add0~1 )) # 
// (!\dp|mux_o2|mux_out [1] & ((\dp|add_MD|Add0~1 ) # (GND)))))
// \dp|add_MD|Add0~3  = CARRY((\dp|reg_RI|reg16_out [1] & (!\dp|mux_o2|mux_out [1] & !\dp|add_MD|Add0~1 )) # (!\dp|reg_RI|reg16_out [1] & ((!\dp|add_MD|Add0~1 ) # (!\dp|mux_o2|mux_out [1]))))

	.dataa(\dp|reg_RI|reg16_out [1]),
	.datab(\dp|mux_o2|mux_out [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|add_MD|Add0~1 ),
	.combout(\dp|add_MD|Add0~2_combout ),
	.cout(\dp|add_MD|Add0~3 ));
// synopsys translate_off
defparam \dp|add_MD|Add0~2 .lut_mask = 16'h9617;
defparam \dp|add_MD|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N8
cycloneii_lcell_comb \dp|add_MD|Add0~4 (
// Equation(s):
// \dp|add_MD|Add0~4_combout  = ((\dp|reg_RI|reg16_out [2] $ (\dp|mux_o2|mux_out [2] $ (!\dp|add_MD|Add0~3 )))) # (GND)
// \dp|add_MD|Add0~5  = CARRY((\dp|reg_RI|reg16_out [2] & ((\dp|mux_o2|mux_out [2]) # (!\dp|add_MD|Add0~3 ))) # (!\dp|reg_RI|reg16_out [2] & (\dp|mux_o2|mux_out [2] & !\dp|add_MD|Add0~3 )))

	.dataa(\dp|reg_RI|reg16_out [2]),
	.datab(\dp|mux_o2|mux_out [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|add_MD|Add0~3 ),
	.combout(\dp|add_MD|Add0~4_combout ),
	.cout(\dp|add_MD|Add0~5 ));
// synopsys translate_off
defparam \dp|add_MD|Add0~4 .lut_mask = 16'h698E;
defparam \dp|add_MD|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N10
cycloneii_lcell_comb \dp|add_MD|Add0~6 (
// Equation(s):
// \dp|add_MD|Add0~6_combout  = (\dp|mux_o2|mux_out [3] & ((\dp|reg_RI|reg16_out [3] & (\dp|add_MD|Add0~5  & VCC)) # (!\dp|reg_RI|reg16_out [3] & (!\dp|add_MD|Add0~5 )))) # (!\dp|mux_o2|mux_out [3] & ((\dp|reg_RI|reg16_out [3] & (!\dp|add_MD|Add0~5 )) # 
// (!\dp|reg_RI|reg16_out [3] & ((\dp|add_MD|Add0~5 ) # (GND)))))
// \dp|add_MD|Add0~7  = CARRY((\dp|mux_o2|mux_out [3] & (!\dp|reg_RI|reg16_out [3] & !\dp|add_MD|Add0~5 )) # (!\dp|mux_o2|mux_out [3] & ((!\dp|add_MD|Add0~5 ) # (!\dp|reg_RI|reg16_out [3]))))

	.dataa(\dp|mux_o2|mux_out [3]),
	.datab(\dp|reg_RI|reg16_out [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|add_MD|Add0~5 ),
	.combout(\dp|add_MD|Add0~6_combout ),
	.cout(\dp|add_MD|Add0~7 ));
// synopsys translate_off
defparam \dp|add_MD|Add0~6 .lut_mask = 16'h9617;
defparam \dp|add_MD|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N12
cycloneii_lcell_comb \dp|add_MD|Add0~8 (
// Equation(s):
// \dp|add_MD|Add0~8_combout  = ((\dp|reg_RI|reg16_out [4] $ (\dp|mux_o2|mux_out [4] $ (!\dp|add_MD|Add0~7 )))) # (GND)
// \dp|add_MD|Add0~9  = CARRY((\dp|reg_RI|reg16_out [4] & ((\dp|mux_o2|mux_out [4]) # (!\dp|add_MD|Add0~7 ))) # (!\dp|reg_RI|reg16_out [4] & (\dp|mux_o2|mux_out [4] & !\dp|add_MD|Add0~7 )))

	.dataa(\dp|reg_RI|reg16_out [4]),
	.datab(\dp|mux_o2|mux_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|add_MD|Add0~7 ),
	.combout(\dp|add_MD|Add0~8_combout ),
	.cout(\dp|add_MD|Add0~9 ));
// synopsys translate_off
defparam \dp|add_MD|Add0~8 .lut_mask = 16'h698E;
defparam \dp|add_MD|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N14
cycloneii_lcell_comb \dp|add_MD|Add0~10 (
// Equation(s):
// \dp|add_MD|Add0~10_combout  = (\dp|mux_o2|mux_out [5] & ((\dp|reg_RI|reg16_out [5] & (\dp|add_MD|Add0~9  & VCC)) # (!\dp|reg_RI|reg16_out [5] & (!\dp|add_MD|Add0~9 )))) # (!\dp|mux_o2|mux_out [5] & ((\dp|reg_RI|reg16_out [5] & (!\dp|add_MD|Add0~9 )) # 
// (!\dp|reg_RI|reg16_out [5] & ((\dp|add_MD|Add0~9 ) # (GND)))))
// \dp|add_MD|Add0~11  = CARRY((\dp|mux_o2|mux_out [5] & (!\dp|reg_RI|reg16_out [5] & !\dp|add_MD|Add0~9 )) # (!\dp|mux_o2|mux_out [5] & ((!\dp|add_MD|Add0~9 ) # (!\dp|reg_RI|reg16_out [5]))))

	.dataa(\dp|mux_o2|mux_out [5]),
	.datab(\dp|reg_RI|reg16_out [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|add_MD|Add0~9 ),
	.combout(\dp|add_MD|Add0~10_combout ),
	.cout(\dp|add_MD|Add0~11 ));
// synopsys translate_off
defparam \dp|add_MD|Add0~10 .lut_mask = 16'h9617;
defparam \dp|add_MD|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_i0[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_i0~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_i0[6]));
// synopsys translate_off
defparam \data_i0[6]~I .input_async_reset = "none";
defparam \data_i0[6]~I .input_power_up = "low";
defparam \data_i0[6]~I .input_register_mode = "none";
defparam \data_i0[6]~I .input_sync_reset = "none";
defparam \data_i0[6]~I .oe_async_reset = "none";
defparam \data_i0[6]~I .oe_power_up = "low";
defparam \data_i0[6]~I .oe_register_mode = "none";
defparam \data_i0[6]~I .oe_sync_reset = "none";
defparam \data_i0[6]~I .operation_mode = "input";
defparam \data_i0[6]~I .output_async_reset = "none";
defparam \data_i0[6]~I .output_power_up = "low";
defparam \data_i0[6]~I .output_register_mode = "none";
defparam \data_i0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X33_Y24_N15
cycloneii_lcell_ff \dp|reg_i0|reg8_out[6] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_i0~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_i0|reg8_out [6]));

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_i1[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_i1~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_i1[6]));
// synopsys translate_off
defparam \data_i1[6]~I .input_async_reset = "none";
defparam \data_i1[6]~I .input_power_up = "low";
defparam \data_i1[6]~I .input_register_mode = "none";
defparam \data_i1[6]~I .input_sync_reset = "none";
defparam \data_i1[6]~I .oe_async_reset = "none";
defparam \data_i1[6]~I .oe_power_up = "low";
defparam \data_i1[6]~I .oe_register_mode = "none";
defparam \data_i1[6]~I .oe_sync_reset = "none";
defparam \data_i1[6]~I .operation_mode = "input";
defparam \data_i1[6]~I .output_async_reset = "none";
defparam \data_i1[6]~I .output_power_up = "low";
defparam \data_i1[6]~I .output_register_mode = "none";
defparam \data_i1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N0
cycloneii_lcell_comb \dp|reg_i1|reg8_out[6]~feeder (
// Equation(s):
// \dp|reg_i1|reg8_out[6]~feeder_combout  = \data_i1~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_i1~combout [6]),
	.cin(gnd),
	.combout(\dp|reg_i1|reg8_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_i1|reg8_out[6]~feeder .lut_mask = 16'hFF00;
defparam \dp|reg_i1|reg8_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N1
cycloneii_lcell_ff \dp|reg_i1|reg8_out[6] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\dp|reg_i1|reg8_out[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_i1|reg8_out [6]));

// Location: LCCOMB_X33_Y24_N14
cycloneii_lcell_comb \dp|mux_i0|Mux1~0 (
// Equation(s):
// \dp|mux_i0|Mux1~0_combout  = (\ctrl|ctl_addr_i0 [1] & (\ctrl|ctl_addr_i0 [0])) # (!\ctrl|ctl_addr_i0 [1] & ((\ctrl|ctl_addr_i0 [0] & ((\dp|reg_i1|reg8_out [6]))) # (!\ctrl|ctl_addr_i0 [0] & (\dp|reg_i0|reg8_out [6]))))

	.dataa(\ctrl|ctl_addr_i0 [1]),
	.datab(\ctrl|ctl_addr_i0 [0]),
	.datac(\dp|reg_i0|reg8_out [6]),
	.datad(\dp|reg_i1|reg8_out [6]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux1~0 .lut_mask = 16'hDC98;
defparam \dp|mux_i0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N7
cycloneii_lcell_ff \dp|reg_r1|reg8_out[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_i0|Mux1~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_r1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r1|reg8_out [6]));

// Location: LCFF_X31_Y26_N11
cycloneii_lcell_ff \dp|reg_r3|reg8_out[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_i0|Mux1~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_r3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r3|reg8_out [6]));

// Location: LCCOMB_X31_Y26_N10
cycloneii_lcell_comb \dp|mux_o0|Mux1~0 (
// Equation(s):
// \dp|mux_o0|Mux1~0_combout  = (\ctrl|ctl_addr_o0 [0] & ((\ctrl|ctl_addr_o0 [1] & ((\dp|reg_r3|reg8_out [6]))) # (!\ctrl|ctl_addr_o0 [1] & (\dp|reg_r1|reg8_out [6]))))

	.dataa(\ctrl|ctl_addr_o0 [0]),
	.datab(\dp|reg_r1|reg8_out [6]),
	.datac(\dp|reg_r3|reg8_out [6]),
	.datad(\ctrl|ctl_addr_o0 [1]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux1~0 .lut_mask = 16'hA088;
defparam \dp|mux_o0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N6
cycloneii_lcell_comb \dp|mux_o0|Mux1~1 (
// Equation(s):
// \dp|mux_o0|Mux1~1_combout  = (\dp|mux_o0|Mux1~0_combout ) # ((\ctrl|ctl_addr_o0 [1] & (\dp|reg_r2|reg8_out [6] & !\ctrl|ctl_addr_o0 [0])))

	.dataa(\ctrl|ctl_addr_o0 [1]),
	.datab(\dp|reg_r2|reg8_out [6]),
	.datac(\ctrl|ctl_addr_o0 [0]),
	.datad(\dp|mux_o0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux1~1 .lut_mask = 16'hFF08;
defparam \dp|mux_o0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux2~3 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux2~3_combout  = (\ctrl|ctl_ula_code [1] & ((\ctrl|ctl_ula_code [0] & ((\dp|mux_o0|Mux1~1_combout ) # (\dp|mux_o2|mux_out [6]))) # (!\ctrl|ctl_ula_code [0] & (\dp|mux_o0|Mux1~1_combout  & \dp|mux_o2|mux_out [6]))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\ctrl|ctl_ula_code [0]),
	.datac(\dp|mux_o0|Mux1~1_combout ),
	.datad(\dp|mux_o2|mux_out [6]),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux2~3 .lut_mask = 16'hA880;
defparam \dp|ula_cmp|mux_comp|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneii_lcell_comb \dp|ula_cmp|ula_in0_9[8]~2 (
// Equation(s):
// \dp|ula_cmp|ula_in0_9[8]~2_combout  = (\dp|mux_o0|Mux0~1_combout  & ((\ctrl|ctl_ula_code [1]) # ((!\ctrl|ctl_ula_code [2]) # (!\ctrl|ctl_ula_code [0]))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\ctrl|ctl_ula_code [0]),
	.datac(\ctrl|ctl_ula_code [2]),
	.datad(\dp|mux_o0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|ula_in0_9[8]~2 .lut_mask = 16'hBF00;
defparam \dp|ula_cmp|ula_in0_9[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N9
cycloneii_lcell_ff \dp|reg_r3|reg8_out[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_i0|Mux4~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_r3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r3|reg8_out [3]));

// Location: LCCOMB_X31_Y25_N20
cycloneii_lcell_comb \dp|mux_o2|mux_out[3]~6 (
// Equation(s):
// \dp|mux_o2|mux_out[3]~6_combout  = (\dp|mux_o2|mux_out[1]~1_combout  & ((\dp|mux_o2|mux_out[1]~2_combout  & (\dp|reg_r1|reg8_out [3])) # (!\dp|mux_o2|mux_out[1]~2_combout  & ((\dp|reg_RI|reg16_out [3]))))) # (!\dp|mux_o2|mux_out[1]~1_combout  & 
// (((!\dp|mux_o2|mux_out[1]~2_combout ))))

	.dataa(\dp|reg_r1|reg8_out [3]),
	.datab(\dp|reg_RI|reg16_out [3]),
	.datac(\dp|mux_o2|mux_out[1]~1_combout ),
	.datad(\dp|mux_o2|mux_out[1]~2_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[3]~6 .lut_mask = 16'hA0CF;
defparam \dp|mux_o2|mux_out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
cycloneii_lcell_comb \dp|mux_o2|mux_out[3] (
// Equation(s):
// \dp|mux_o2|mux_out [3] = (\dp|mux_o2|mux_out[1]~0_combout  & ((\dp|mux_o2|mux_out[3]~6_combout  & (\dp|reg_r2|reg8_out [3])) # (!\dp|mux_o2|mux_out[3]~6_combout  & ((\dp|reg_r3|reg8_out [3]))))) # (!\dp|mux_o2|mux_out[1]~0_combout  & 
// (((\dp|mux_o2|mux_out[3]~6_combout ))))

	.dataa(\dp|mux_o2|mux_out[1]~0_combout ),
	.datab(\dp|reg_r2|reg8_out [3]),
	.datac(\dp|reg_r3|reg8_out [3]),
	.datad(\dp|mux_o2|mux_out[3]~6_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out [3]),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[3] .lut_mask = 16'hDDA0;
defparam \dp|mux_o2|mux_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N9
cycloneii_lcell_ff \dp|reg_r1|reg8_out[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_i0|Mux2~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_r1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r1|reg8_out [5]));

// Location: LCCOMB_X31_Y25_N8
cycloneii_lcell_comb \dp|mux_o2|mux_out[5]~8 (
// Equation(s):
// \dp|mux_o2|mux_out[5]~8_combout  = (\dp|mux_o2|mux_out[1]~1_combout  & ((\dp|mux_o2|mux_out[1]~2_combout  & ((\dp|reg_r1|reg8_out [5]))) # (!\dp|mux_o2|mux_out[1]~2_combout  & (\dp|reg_RI|reg16_out [5])))) # (!\dp|mux_o2|mux_out[1]~1_combout  & 
// (((!\dp|mux_o2|mux_out[1]~2_combout ))))

	.dataa(\dp|mux_o2|mux_out[1]~1_combout ),
	.datab(\dp|reg_RI|reg16_out [5]),
	.datac(\dp|reg_r1|reg8_out [5]),
	.datad(\dp|mux_o2|mux_out[1]~2_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[5]~8 .lut_mask = 16'hA0DD;
defparam \dp|mux_o2|mux_out[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N10
cycloneii_lcell_comb \dp|mux_o2|mux_out[5] (
// Equation(s):
// \dp|mux_o2|mux_out [5] = (\dp|mux_o2|mux_out[5]~8_combout  & (((\dp|reg_r2|reg8_out [5]) # (!\dp|mux_o2|mux_out[1]~0_combout )))) # (!\dp|mux_o2|mux_out[5]~8_combout  & (\dp|reg_r3|reg8_out [5] & ((\dp|mux_o2|mux_out[1]~0_combout ))))

	.dataa(\dp|reg_r3|reg8_out [5]),
	.datab(\dp|reg_r2|reg8_out [5]),
	.datac(\dp|mux_o2|mux_out[5]~8_combout ),
	.datad(\dp|mux_o2|mux_out[1]~0_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out [5]),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[5] .lut_mask = 16'hCAF0;
defparam \dp|mux_o2|mux_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_i1[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_i1~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_i1[7]));
// synopsys translate_off
defparam \data_i1[7]~I .input_async_reset = "none";
defparam \data_i1[7]~I .input_power_up = "low";
defparam \data_i1[7]~I .input_register_mode = "none";
defparam \data_i1[7]~I .input_sync_reset = "none";
defparam \data_i1[7]~I .oe_async_reset = "none";
defparam \data_i1[7]~I .oe_power_up = "low";
defparam \data_i1[7]~I .oe_register_mode = "none";
defparam \data_i1[7]~I .oe_sync_reset = "none";
defparam \data_i1[7]~I .operation_mode = "input";
defparam \data_i1[7]~I .output_async_reset = "none";
defparam \data_i1[7]~I .output_power_up = "low";
defparam \data_i1[7]~I .output_register_mode = "none";
defparam \data_i1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N24
cycloneii_lcell_comb \dp|reg_i1|reg8_out[7]~feeder (
// Equation(s):
// \dp|reg_i1|reg8_out[7]~feeder_combout  = \data_i1~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_i1~combout [7]),
	.cin(gnd),
	.combout(\dp|reg_i1|reg8_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_i1|reg8_out[7]~feeder .lut_mask = 16'hFF00;
defparam \dp|reg_i1|reg8_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N25
cycloneii_lcell_ff \dp|reg_i1|reg8_out[7] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\dp|reg_i1|reg8_out[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_i1|reg8_out [7]));

// Location: LCCOMB_X31_Y22_N20
cycloneii_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~8 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~8_combout  = (\dp|mux_o0|Mux0~1_combout  & (((!\dp|mux_o2|mux_out [0] & !\dp|mux_o2|mux_out [1])) # (!\dp|ula_cmp|Equal4~0_combout )))

	.dataa(\dp|ula_cmp|Equal4~0_combout ),
	.datab(\dp|mux_o2|mux_out [0]),
	.datac(\dp|mux_o2|mux_out [1]),
	.datad(\dp|mux_o0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~8 .lut_mask = 16'h5700;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneii_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~13 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~13_combout  = (\dp|ula_cmp|sra_comp|ShiftRight0~9_combout  & ((\dp|ula_cmp|sra_comp|ShiftRight0~8_combout ))) # (!\dp|ula_cmp|sra_comp|ShiftRight0~9_combout  & (\dp|ula_cmp|ula_in0_9[8]~2_combout ))

	.dataa(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.datab(vcc),
	.datac(\dp|ula_cmp|sra_comp|ShiftRight0~8_combout ),
	.datad(\dp|ula_cmp|sra_comp|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~13 .lut_mask = 16'hF0AA;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneii_lcell_comb \dp|ula_cmp|Equal4~0 (
// Equation(s):
// \dp|ula_cmp|Equal4~0_combout  = (\ctrl|ctl_ula_code [2] & (\ctrl|ctl_ula_code [0] & !\ctrl|ctl_ula_code [1]))

	.dataa(\ctrl|ctl_ula_code [2]),
	.datab(vcc),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(\ctrl|ctl_ula_code [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|Equal4~0 .lut_mask = 16'h00A0;
defparam \dp|ula_cmp|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N18
cycloneii_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~18 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~18_combout  = (!\dp|mux_o2|mux_out [1] & (\dp|mux_o0|Mux0~1_combout  & ((!\dp|mux_o2|mux_out [0]) # (!\dp|ula_cmp|Equal4~0_combout ))))

	.dataa(\dp|mux_o2|mux_out [1]),
	.datab(\dp|ula_cmp|Equal4~0_combout ),
	.datac(\dp|mux_o2|mux_out [0]),
	.datad(\dp|mux_o0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~18 .lut_mask = 16'h1500;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneii_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~21 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~21_combout  = (!\dp|mux_o2|mux_out [2] & (!\dp|mux_o2|mux_out [3] & (!\dp|ula_cmp|srl_comp|ShiftRight0~6_combout  & \dp|ula_cmp|srl_comp|ShiftRight0~18_combout )))

	.dataa(\dp|mux_o2|mux_out [2]),
	.datab(\dp|mux_o2|mux_out [3]),
	.datac(\dp|ula_cmp|srl_comp|ShiftRight0~6_combout ),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~21 .lut_mask = 16'h0100;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux1~2 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux1~2_combout  = (\ctrl|ctl_ula_code [1] & (((\ctrl|ctl_ula_code [0])))) # (!\ctrl|ctl_ula_code [1] & ((\ctrl|ctl_ula_code [0] & ((\dp|ula_cmp|srl_comp|ShiftRight0~21_combout ))) # (!\ctrl|ctl_ula_code [0] & 
// (\dp|ula_cmp|xor_comp|xor_out [7]))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\dp|ula_cmp|xor_comp|xor_out [7]),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux1~2 .lut_mask = 16'hF4A4;
defparam \dp|ula_cmp|mux_comp|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~7 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~7_combout  = (\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux5~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux4~1_combout )))

	.dataa(vcc),
	.datab(\dp|mux_o0|Mux5~1_combout ),
	.datac(\dp|mux_o0|Mux4~1_combout ),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~7 .lut_mask = 16'hCCF0;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~6 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~6_combout  = (\dp|mux_o2|mux_out [1] & ((\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux7~1_combout ))) # (!\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux6~1_combout ))))

	.dataa(\dp|mux_o0|Mux6~1_combout ),
	.datab(\dp|mux_o0|Mux7~1_combout ),
	.datac(\dp|mux_o2|mux_out [0]),
	.datad(\dp|mux_o2|mux_out [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~6 .lut_mask = 16'hCA00;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~8 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~8_combout  = (\dp|ula_cmp|sll_comp|ShiftLeft0~6_combout ) # ((!\dp|mux_o2|mux_out [1] & \dp|ula_cmp|sll_comp|ShiftLeft0~7_combout ))

	.dataa(\dp|mux_o2|mux_out [1]),
	.datab(\dp|ula_cmp|sll_comp|ShiftLeft0~7_combout ),
	.datac(vcc),
	.datad(\dp|ula_cmp|sll_comp|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~8 .lut_mask = 16'hFF44;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N6
cycloneii_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~7 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~7_combout  = (!\dp|mux_o2|mux_out [3] & !\dp|ula_cmp|srl_comp|ShiftRight0~6_combout )

	.dataa(vcc),
	.datab(\dp|mux_o2|mux_out [3]),
	.datac(\dp|ula_cmp|srl_comp|ShiftRight0~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~7 .lut_mask = 16'h0303;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~21 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~21_combout  = (\dp|ula_cmp|srl_comp|ShiftRight0~7_combout  & ((\dp|ula_cmp|sll_comp|ShiftLeft0~20_combout ) # ((\dp|ula_cmp|sll_comp|ShiftLeft0~8_combout  & \dp|mux_o2|mux_out [2]))))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~20_combout ),
	.datab(\dp|ula_cmp|sll_comp|ShiftLeft0~8_combout ),
	.datac(\dp|ula_cmp|srl_comp|ShiftRight0~7_combout ),
	.datad(\dp|mux_o2|mux_out [2]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~21 .lut_mask = 16'hE0A0;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux1~3 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux1~3_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|ula_cmp|mux_comp|Mux1~2_combout  & (\dp|ula_cmp|sra_comp|ShiftRight0~13_combout )) # (!\dp|ula_cmp|mux_comp|Mux1~2_combout  & ((\dp|ula_cmp|sll_comp|ShiftLeft0~21_combout ))))) # 
// (!\ctrl|ctl_ula_code [1] & (((\dp|ula_cmp|mux_comp|Mux1~2_combout ))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\dp|ula_cmp|sra_comp|ShiftRight0~13_combout ),
	.datac(\dp|ula_cmp|mux_comp|Mux1~2_combout ),
	.datad(\dp|ula_cmp|sll_comp|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux1~3 .lut_mask = 16'hDAD0;
defparam \dp|ula_cmp|mux_comp|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
cycloneii_lcell_comb \dp|ula_cmp|sub_comp|Add0~22 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~22_combout  = \dp|mux_o2|mux_out [6] $ (\ctrl|ctl_ula_code [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\dp|mux_o2|mux_out [6]),
	.datad(\ctrl|ctl_ula_code [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sub_comp|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~22 .lut_mask = 16'h0FF0;
defparam \dp|ula_cmp|sub_comp|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N12
cycloneii_lcell_comb \dp|ula_cmp|sub_comp|Add0~19 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~19_combout  = \ctrl|ctl_ula_code [0] $ (\dp|mux_o2|mux_out [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(\dp|mux_o2|mux_out [5]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sub_comp|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~19 .lut_mask = 16'h0FF0;
defparam \dp|ula_cmp|sub_comp|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N1
cycloneii_lcell_ff \dp|reg_r1|reg8_out[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_i0|Mux3~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_r1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r1|reg8_out [4]));

// Location: LCFF_X31_Y26_N21
cycloneii_lcell_ff \dp|reg_r3|reg8_out[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_i0|Mux3~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_r3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r3|reg8_out [4]));

// Location: LCCOMB_X31_Y26_N20
cycloneii_lcell_comb \dp|mux_o0|Mux3~0 (
// Equation(s):
// \dp|mux_o0|Mux3~0_combout  = (\ctrl|ctl_addr_o0 [0] & ((\ctrl|ctl_addr_o0 [1] & ((\dp|reg_r3|reg8_out [4]))) # (!\ctrl|ctl_addr_o0 [1] & (\dp|reg_r1|reg8_out [4]))))

	.dataa(\ctrl|ctl_addr_o0 [0]),
	.datab(\dp|reg_r1|reg8_out [4]),
	.datac(\dp|reg_r3|reg8_out [4]),
	.datad(\ctrl|ctl_addr_o0 [1]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux3~0 .lut_mask = 16'hA088;
defparam \dp|mux_o0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N14
cycloneii_lcell_comb \dp|mux_o0|Mux3~1 (
// Equation(s):
// \dp|mux_o0|Mux3~1_combout  = (\dp|mux_o0|Mux3~0_combout ) # ((!\ctrl|ctl_addr_o0 [0] & (\dp|reg_r2|reg8_out [4] & \ctrl|ctl_addr_o0 [1])))

	.dataa(\ctrl|ctl_addr_o0 [0]),
	.datab(\dp|reg_r2|reg8_out [4]),
	.datac(\dp|mux_o0|Mux3~0_combout ),
	.datad(\ctrl|ctl_addr_o0 [1]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux3~1 .lut_mask = 16'hF4F0;
defparam \dp|mux_o0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneii_lcell_comb \dp|ula_cmp|sub_comp|Add0~13 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~13_combout  = \ctrl|ctl_ula_code [0] $ (\dp|mux_o2|mux_out [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(\dp|mux_o2|mux_out [3]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sub_comp|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~13 .lut_mask = 16'h0FF0;
defparam \dp|ula_cmp|sub_comp|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneii_lcell_comb \dp|ula_cmp|sub_comp|Add0~14 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~14_combout  = ((\dp|mux_o0|Mux4~1_combout  $ (\dp|ula_cmp|sub_comp|Add0~13_combout  $ (!\dp|ula_cmp|sub_comp|Add0~12 )))) # (GND)
// \dp|ula_cmp|sub_comp|Add0~15  = CARRY((\dp|mux_o0|Mux4~1_combout  & ((\dp|ula_cmp|sub_comp|Add0~13_combout ) # (!\dp|ula_cmp|sub_comp|Add0~12 ))) # (!\dp|mux_o0|Mux4~1_combout  & (\dp|ula_cmp|sub_comp|Add0~13_combout  & !\dp|ula_cmp|sub_comp|Add0~12 )))

	.dataa(\dp|mux_o0|Mux4~1_combout ),
	.datab(\dp|ula_cmp|sub_comp|Add0~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|ula_cmp|sub_comp|Add0~12 ),
	.combout(\dp|ula_cmp|sub_comp|Add0~14_combout ),
	.cout(\dp|ula_cmp|sub_comp|Add0~15 ));
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~14 .lut_mask = 16'h698E;
defparam \dp|ula_cmp|sub_comp|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneii_lcell_comb \dp|ula_cmp|sub_comp|Add0~17 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~17_combout  = (\dp|ula_cmp|sub_comp|Add0~16_combout  & ((\dp|mux_o0|Mux3~1_combout  & (\dp|ula_cmp|sub_comp|Add0~15  & VCC)) # (!\dp|mux_o0|Mux3~1_combout  & (!\dp|ula_cmp|sub_comp|Add0~15 )))) # 
// (!\dp|ula_cmp|sub_comp|Add0~16_combout  & ((\dp|mux_o0|Mux3~1_combout  & (!\dp|ula_cmp|sub_comp|Add0~15 )) # (!\dp|mux_o0|Mux3~1_combout  & ((\dp|ula_cmp|sub_comp|Add0~15 ) # (GND)))))
// \dp|ula_cmp|sub_comp|Add0~18  = CARRY((\dp|ula_cmp|sub_comp|Add0~16_combout  & (!\dp|mux_o0|Mux3~1_combout  & !\dp|ula_cmp|sub_comp|Add0~15 )) # (!\dp|ula_cmp|sub_comp|Add0~16_combout  & ((!\dp|ula_cmp|sub_comp|Add0~15 ) # (!\dp|mux_o0|Mux3~1_combout ))))

	.dataa(\dp|ula_cmp|sub_comp|Add0~16_combout ),
	.datab(\dp|mux_o0|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|ula_cmp|sub_comp|Add0~15 ),
	.combout(\dp|ula_cmp|sub_comp|Add0~17_combout ),
	.cout(\dp|ula_cmp|sub_comp|Add0~18 ));
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~17 .lut_mask = 16'h9617;
defparam \dp|ula_cmp|sub_comp|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneii_lcell_comb \dp|ula_cmp|sub_comp|Add0~20 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~20_combout  = ((\dp|mux_o0|Mux2~1_combout  $ (\dp|ula_cmp|sub_comp|Add0~19_combout  $ (!\dp|ula_cmp|sub_comp|Add0~18 )))) # (GND)
// \dp|ula_cmp|sub_comp|Add0~21  = CARRY((\dp|mux_o0|Mux2~1_combout  & ((\dp|ula_cmp|sub_comp|Add0~19_combout ) # (!\dp|ula_cmp|sub_comp|Add0~18 ))) # (!\dp|mux_o0|Mux2~1_combout  & (\dp|ula_cmp|sub_comp|Add0~19_combout  & !\dp|ula_cmp|sub_comp|Add0~18 )))

	.dataa(\dp|mux_o0|Mux2~1_combout ),
	.datab(\dp|ula_cmp|sub_comp|Add0~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|ula_cmp|sub_comp|Add0~18 ),
	.combout(\dp|ula_cmp|sub_comp|Add0~20_combout ),
	.cout(\dp|ula_cmp|sub_comp|Add0~21 ));
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~20 .lut_mask = 16'h698E;
defparam \dp|ula_cmp|sub_comp|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneii_lcell_comb \dp|ula_cmp|sub_comp|Add0~23 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~23_combout  = (\dp|mux_o0|Mux1~1_combout  & ((\dp|ula_cmp|sub_comp|Add0~22_combout  & (\dp|ula_cmp|sub_comp|Add0~21  & VCC)) # (!\dp|ula_cmp|sub_comp|Add0~22_combout  & (!\dp|ula_cmp|sub_comp|Add0~21 )))) # 
// (!\dp|mux_o0|Mux1~1_combout  & ((\dp|ula_cmp|sub_comp|Add0~22_combout  & (!\dp|ula_cmp|sub_comp|Add0~21 )) # (!\dp|ula_cmp|sub_comp|Add0~22_combout  & ((\dp|ula_cmp|sub_comp|Add0~21 ) # (GND)))))
// \dp|ula_cmp|sub_comp|Add0~24  = CARRY((\dp|mux_o0|Mux1~1_combout  & (!\dp|ula_cmp|sub_comp|Add0~22_combout  & !\dp|ula_cmp|sub_comp|Add0~21 )) # (!\dp|mux_o0|Mux1~1_combout  & ((!\dp|ula_cmp|sub_comp|Add0~21 ) # (!\dp|ula_cmp|sub_comp|Add0~22_combout ))))

	.dataa(\dp|mux_o0|Mux1~1_combout ),
	.datab(\dp|ula_cmp|sub_comp|Add0~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|ula_cmp|sub_comp|Add0~21 ),
	.combout(\dp|ula_cmp|sub_comp|Add0~23_combout ),
	.cout(\dp|ula_cmp|sub_comp|Add0~24 ));
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~23 .lut_mask = 16'h9617;
defparam \dp|ula_cmp|sub_comp|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux1~0 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux1~0_combout  = (\ctrl|ctl_ula_code [1] & ((\ctrl|ctl_ula_code [0] & ((\dp|mux_o2|mux_out [7]) # (\dp|mux_o0|Mux0~1_combout ))) # (!\ctrl|ctl_ula_code [0] & (\dp|mux_o2|mux_out [7] & \dp|mux_o0|Mux0~1_combout ))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\ctrl|ctl_ula_code [0]),
	.datac(\dp|mux_o2|mux_out [7]),
	.datad(\dp|mux_o0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux1~0 .lut_mask = 16'hA880;
defparam \dp|ula_cmp|mux_comp|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux1~1 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux1~1_combout  = (!\ctrl|ctl_ula_code [2] & ((\dp|ula_cmp|mux_comp|Mux1~0_combout ) # ((!\ctrl|ctl_ula_code [1] & \dp|ula_cmp|sub_comp|Add0~26_combout ))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\ctrl|ctl_ula_code [2]),
	.datac(\dp|ula_cmp|sub_comp|Add0~26_combout ),
	.datad(\dp|ula_cmp|mux_comp|Mux1~0_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux1~1 .lut_mask = 16'h3310;
defparam \dp|ula_cmp|mux_comp|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux1~4 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux1~4_combout  = (\dp|ula_cmp|mux_comp|Mux1~1_combout ) # ((\ctrl|ctl_ula_code [2] & \dp|ula_cmp|mux_comp|Mux1~3_combout ))

	.dataa(vcc),
	.datab(\ctrl|ctl_ula_code [2]),
	.datac(\dp|ula_cmp|mux_comp|Mux1~3_combout ),
	.datad(\dp|ula_cmp|mux_comp|Mux1~1_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux1~4 .lut_mask = 16'hFFC0;
defparam \dp|ula_cmp|mux_comp|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N14
cycloneii_lcell_comb \dp|mux_i0|Mux0~1 (
// Equation(s):
// \dp|mux_i0|Mux0~1_combout  = (\dp|mux_i0|Mux0~0_combout  & (((\dp|ula_cmp|mux_comp|Mux1~4_combout ) # (!\ctrl|ctl_addr_i0 [0])))) # (!\dp|mux_i0|Mux0~0_combout  & (\dp|reg_i1|reg8_out [7] & (\ctrl|ctl_addr_i0 [0])))

	.dataa(\dp|mux_i0|Mux0~0_combout ),
	.datab(\dp|reg_i1|reg8_out [7]),
	.datac(\ctrl|ctl_addr_i0 [0]),
	.datad(\dp|ula_cmp|mux_comp|Mux1~4_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux0~1 .lut_mask = 16'hEA4A;
defparam \dp|mux_i0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cycloneii_lcell_comb \dp|reg_r3|reg8_out[7]~feeder (
// Equation(s):
// \dp|reg_r3|reg8_out[7]~feeder_combout  = \dp|mux_i0|Mux0~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dp|mux_i0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\dp|reg_r3|reg8_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_r3|reg8_out[7]~feeder .lut_mask = 16'hFF00;
defparam \dp|reg_r3|reg8_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N7
cycloneii_lcell_ff \dp|reg_r3|reg8_out[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|reg_r3|reg8_out[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r3|reg8_out [7]));

// Location: LCCOMB_X30_Y27_N4
cycloneii_lcell_comb \ctrl|Selector8~2 (
// Equation(s):
// \ctrl|Selector8~2_combout  = (!\ctrl|state.s_in~regout  & (\ctrl|WideOr20~0_combout  & (\dp|reg_RI|reg16_out [9] & !\dp|reg_RI|reg16_out [8])))

	.dataa(\ctrl|state.s_in~regout ),
	.datab(\ctrl|WideOr20~0_combout ),
	.datac(\dp|reg_RI|reg16_out [9]),
	.datad(\dp|reg_RI|reg16_out [8]),
	.cin(gnd),
	.combout(\ctrl|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector8~2 .lut_mask = 16'h0040;
defparam \ctrl|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cycloneii_lcell_comb \ctrl|Selector8~1 (
// Equation(s):
// \ctrl|Selector8~1_combout  = (!\dp|reg_RI|reg16_out [10] & (\dp|reg_RI|reg16_out [11] & ((\ctrl|state.s_in~regout ) # (!\ctrl|WideOr20~0_combout ))))

	.dataa(\ctrl|state.s_in~regout ),
	.datab(\ctrl|WideOr20~0_combout ),
	.datac(\dp|reg_RI|reg16_out [10]),
	.datad(\dp|reg_RI|reg16_out [11]),
	.cin(gnd),
	.combout(\ctrl|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector8~1 .lut_mask = 16'h0B00;
defparam \ctrl|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N12
cycloneii_lcell_comb \ctrl|Selector8~3 (
// Equation(s):
// \ctrl|Selector8~3_combout  = (\ctrl|Selector8~0_combout ) # ((\ctrl|Selector7~2_combout  & ((\ctrl|Selector8~2_combout ) # (\ctrl|Selector8~1_combout ))))

	.dataa(\ctrl|Selector8~0_combout ),
	.datab(\ctrl|Selector8~2_combout ),
	.datac(\ctrl|Selector8~1_combout ),
	.datad(\ctrl|Selector7~2_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector8~3 .lut_mask = 16'hFEAA;
defparam \ctrl|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N2
cycloneii_lcell_comb \ctrl|ctl_ld_r2 (
// Equation(s):
// \ctrl|ctl_ld_r2~combout  = (GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & ((\ctrl|Selector8~3_combout ))) # (!GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & (\ctrl|ctl_ld_r2~combout ))

	.dataa(\ctrl|ctl_ld_r2~combout ),
	.datab(\ctrl|WideOr2~0clkctrl_outclk ),
	.datac(vcc),
	.datad(\ctrl|Selector8~3_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_r2~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_r2 .lut_mask = 16'hEE22;
defparam \ctrl|ctl_ld_r2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N11
cycloneii_lcell_ff \dp|reg_r2|reg8_out[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_i0|Mux0~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_r2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r2|reg8_out [7]));

// Location: LCCOMB_X30_Y25_N2
cycloneii_lcell_comb \dp|mux_o2|mux_out[7]~7 (
// Equation(s):
// \dp|mux_o2|mux_out[7]~7_combout  = (\dp|mux_o2|mux_out[1]~2_combout  & (\dp|reg_r1|reg8_out [7] & ((\dp|mux_o2|mux_out[1]~1_combout )))) # (!\dp|mux_o2|mux_out[1]~2_combout  & (((\dp|reg_RI|reg16_out [7]) # (!\dp|mux_o2|mux_out[1]~1_combout ))))

	.dataa(\dp|reg_r1|reg8_out [7]),
	.datab(\dp|reg_RI|reg16_out [7]),
	.datac(\dp|mux_o2|mux_out[1]~2_combout ),
	.datad(\dp|mux_o2|mux_out[1]~1_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[7]~7 .lut_mask = 16'hAC0F;
defparam \dp|mux_o2|mux_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N10
cycloneii_lcell_comb \dp|mux_o2|mux_out[7] (
// Equation(s):
// \dp|mux_o2|mux_out [7] = (\dp|mux_o2|mux_out[1]~0_combout  & ((\dp|mux_o2|mux_out[7]~7_combout  & ((\dp|reg_r2|reg8_out [7]))) # (!\dp|mux_o2|mux_out[7]~7_combout  & (\dp|reg_r3|reg8_out [7])))) # (!\dp|mux_o2|mux_out[1]~0_combout  & 
// (((\dp|mux_o2|mux_out[7]~7_combout ))))

	.dataa(\dp|mux_o2|mux_out[1]~0_combout ),
	.datab(\dp|reg_r3|reg8_out [7]),
	.datac(\dp|reg_r2|reg8_out [7]),
	.datad(\dp|mux_o2|mux_out[7]~7_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out [7]),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[7] .lut_mask = 16'hF588;
defparam \dp|mux_o2|mux_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
cycloneii_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~6 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~6_combout  = (\dp|mux_o2|mux_out [6]) # ((\dp|mux_o2|mux_out [4]) # ((\dp|mux_o2|mux_out [5]) # (\dp|mux_o2|mux_out [7])))

	.dataa(\dp|mux_o2|mux_out [6]),
	.datab(\dp|mux_o2|mux_out [4]),
	.datac(\dp|mux_o2|mux_out [5]),
	.datad(\dp|mux_o2|mux_out [7]),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~6 .lut_mask = 16'hFFFE;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N0
cycloneii_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~9 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~9_combout  = (!\dp|mux_o2|mux_out [2] & (!\dp|mux_o2|mux_out [3] & !\dp|ula_cmp|srl_comp|ShiftRight0~6_combout ))

	.dataa(\dp|mux_o2|mux_out [2]),
	.datab(vcc),
	.datac(\dp|mux_o2|mux_out [3]),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~9 .lut_mask = 16'h0005;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneii_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~6 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~6_combout  = (\dp|mux_o2|mux_out [1] & (\dp|ula_cmp|Equal4~0_combout )) # (!\dp|mux_o2|mux_out [1] & ((!\dp|mux_o2|mux_out [0])))

	.dataa(vcc),
	.datab(\dp|ula_cmp|Equal4~0_combout ),
	.datac(\dp|mux_o2|mux_out [1]),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~6 .lut_mask = 16'hC0CF;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneii_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~7 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~7_combout  = (\dp|ula_cmp|sra_comp|ShiftRight0~6_combout  & (\dp|mux_o0|Mux1~1_combout  & (!\dp|mux_o2|mux_out [1]))) # (!\dp|ula_cmp|sra_comp|ShiftRight0~6_combout  & (((\dp|mux_o0|Mux0~1_combout ))))

	.dataa(\dp|mux_o0|Mux1~1_combout ),
	.datab(\dp|mux_o2|mux_out [1]),
	.datac(\dp|mux_o0|Mux0~1_combout ),
	.datad(\dp|ula_cmp|sra_comp|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~7 .lut_mask = 16'h22F0;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
cycloneii_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~12 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~12_combout  = (\dp|ula_cmp|sra_comp|ShiftRight0~9_combout  & ((\dp|ula_cmp|sra_comp|ShiftRight0~7_combout ))) # (!\dp|ula_cmp|sra_comp|ShiftRight0~9_combout  & (\dp|ula_cmp|ula_in0_9[8]~2_combout ))

	.dataa(vcc),
	.datab(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.datac(\dp|ula_cmp|sra_comp|ShiftRight0~9_combout ),
	.datad(\dp|ula_cmp|sra_comp|ShiftRight0~7_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~12 .lut_mask = 16'hFC0C;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
cycloneii_lcell_comb \dp|ula_cmp|xor_comp|xor_out[6] (
// Equation(s):
// \dp|ula_cmp|xor_comp|xor_out [6] = \dp|mux_o2|mux_out [6] $ (\dp|mux_o0|Mux1~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\dp|mux_o2|mux_out [6]),
	.datad(\dp|mux_o0|Mux1~1_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|xor_comp|xor_out [6]),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|xor_comp|xor_out[6] .lut_mask = 16'h0FF0;
defparam \dp|ula_cmp|xor_comp|xor_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cycloneii_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~16 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~16_combout  = (\dp|mux_o2|mux_out [1] & ((\dp|ula_cmp|Equal4~0_combout ) # (\dp|mux_o2|mux_out [0]))) # (!\dp|mux_o2|mux_out [1] & ((!\dp|mux_o2|mux_out [0])))

	.dataa(\dp|mux_o2|mux_out [1]),
	.datab(\dp|ula_cmp|Equal4~0_combout ),
	.datac(\dp|mux_o2|mux_out [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~16 .lut_mask = 16'hADAD;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
cycloneii_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~17 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~17_combout  = (\dp|ula_cmp|srl_comp|ShiftRight0~16_combout  & (((\dp|mux_o0|Mux1~1_combout  & !\dp|mux_o2|mux_out [1])))) # (!\dp|ula_cmp|srl_comp|ShiftRight0~16_combout  & (\dp|mux_o0|Mux0~1_combout ))

	.dataa(\dp|mux_o0|Mux0~1_combout ),
	.datab(\dp|mux_o0|Mux1~1_combout ),
	.datac(\dp|ula_cmp|srl_comp|ShiftRight0~16_combout ),
	.datad(\dp|mux_o2|mux_out [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~17 .lut_mask = 16'h0ACA;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N22
cycloneii_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~24 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~24_combout  = (!\dp|ula_cmp|srl_comp|ShiftRight0~6_combout  & (!\dp|mux_o2|mux_out [3] & (!\dp|mux_o2|mux_out [2] & \dp|ula_cmp|srl_comp|ShiftRight0~17_combout )))

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~6_combout ),
	.datab(\dp|mux_o2|mux_out [3]),
	.datac(\dp|mux_o2|mux_out [2]),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~24 .lut_mask = 16'h0100;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux2~0 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux2~0_combout  = (\ctrl|ctl_ula_code [1] & (((\ctrl|ctl_ula_code [0])))) # (!\ctrl|ctl_ula_code [1] & ((\ctrl|ctl_ula_code [0] & ((\dp|ula_cmp|srl_comp|ShiftRight0~24_combout ))) # (!\ctrl|ctl_ula_code [0] & 
// (\dp|ula_cmp|xor_comp|xor_out [6]))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\dp|ula_cmp|xor_comp|xor_out [6]),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux2~0 .lut_mask = 16'hF4A4;
defparam \dp|ula_cmp|mux_comp|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~4 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~4_combout  = (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o2|mux_out [1] & ((\dp|mux_o0|Mux7~1_combout ))) # (!\dp|mux_o2|mux_out [1] & (\dp|mux_o0|Mux5~1_combout ))))

	.dataa(\dp|mux_o2|mux_out [1]),
	.datab(\dp|mux_o0|Mux5~1_combout ),
	.datac(\dp|mux_o2|mux_out [0]),
	.datad(\dp|mux_o0|Mux7~1_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~4 .lut_mask = 16'h0E04;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~5 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~5_combout  = (\dp|ula_cmp|sll_comp|ShiftLeft0~4_combout ) # ((\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux6~1_combout  & !\dp|mux_o2|mux_out [1])))

	.dataa(\dp|mux_o2|mux_out [0]),
	.datab(\dp|mux_o0|Mux6~1_combout ),
	.datac(\dp|mux_o2|mux_out [1]),
	.datad(\dp|ula_cmp|sll_comp|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~5 .lut_mask = 16'hFF08;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~16 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~16_combout  = (\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux2~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux1~1_combout )))

	.dataa(\dp|mux_o0|Mux2~1_combout ),
	.datab(\dp|mux_o0|Mux1~1_combout ),
	.datac(vcc),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~16 .lut_mask = 16'hAACC;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~10 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~10_combout  = (\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux4~1_combout ))) # (!\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux3~1_combout ))

	.dataa(\dp|mux_o0|Mux3~1_combout ),
	.datab(vcc),
	.datac(\dp|mux_o0|Mux4~1_combout ),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~10 .lut_mask = 16'hF0AA;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~17 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~17_combout  = (!\dp|mux_o2|mux_out [2] & ((\dp|mux_o2|mux_out [1] & ((\dp|ula_cmp|sll_comp|ShiftLeft0~10_combout ))) # (!\dp|mux_o2|mux_out [1] & (\dp|ula_cmp|sll_comp|ShiftLeft0~16_combout ))))

	.dataa(\dp|mux_o2|mux_out [1]),
	.datab(\dp|ula_cmp|sll_comp|ShiftLeft0~16_combout ),
	.datac(\dp|ula_cmp|sll_comp|ShiftLeft0~10_combout ),
	.datad(\dp|mux_o2|mux_out [2]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~17 .lut_mask = 16'h00E4;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~18 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~18_combout  = (\dp|ula_cmp|srl_comp|ShiftRight0~7_combout  & ((\dp|ula_cmp|sll_comp|ShiftLeft0~17_combout ) # ((\dp|mux_o2|mux_out [2] & \dp|ula_cmp|sll_comp|ShiftLeft0~5_combout ))))

	.dataa(\dp|mux_o2|mux_out [2]),
	.datab(\dp|ula_cmp|sll_comp|ShiftLeft0~5_combout ),
	.datac(\dp|ula_cmp|srl_comp|ShiftRight0~7_combout ),
	.datad(\dp|ula_cmp|sll_comp|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~18 .lut_mask = 16'hF080;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N24
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux2~1 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux2~1_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|ula_cmp|mux_comp|Mux2~0_combout  & (\dp|ula_cmp|sra_comp|ShiftRight0~12_combout )) # (!\dp|ula_cmp|mux_comp|Mux2~0_combout  & ((\dp|ula_cmp|sll_comp|ShiftLeft0~18_combout ))))) # 
// (!\ctrl|ctl_ula_code [1] & (((\dp|ula_cmp|mux_comp|Mux2~0_combout ))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\dp|ula_cmp|sra_comp|ShiftRight0~12_combout ),
	.datac(\dp|ula_cmp|mux_comp|Mux2~0_combout ),
	.datad(\dp|ula_cmp|sll_comp|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux2~1 .lut_mask = 16'hDAD0;
defparam \dp|ula_cmp|mux_comp|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux2~2 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux2~2_combout  = (!\ctrl|ctl_ula_code [1] & \dp|ula_cmp|sub_comp|Add0~23_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|ctl_ula_code [1]),
	.datad(\dp|ula_cmp|sub_comp|Add0~23_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux2~2 .lut_mask = 16'h0F00;
defparam \dp|ula_cmp|mux_comp|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux2~4 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux2~4_combout  = (\ctrl|ctl_ula_code [2] & (((\dp|ula_cmp|mux_comp|Mux2~1_combout )))) # (!\ctrl|ctl_ula_code [2] & ((\dp|ula_cmp|mux_comp|Mux2~3_combout ) # ((\dp|ula_cmp|mux_comp|Mux2~2_combout ))))

	.dataa(\ctrl|ctl_ula_code [2]),
	.datab(\dp|ula_cmp|mux_comp|Mux2~3_combout ),
	.datac(\dp|ula_cmp|mux_comp|Mux2~1_combout ),
	.datad(\dp|ula_cmp|mux_comp|Mux2~2_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux2~4 .lut_mask = 16'hF5E4;
defparam \dp|ula_cmp|mux_comp|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cycloneii_lcell_comb \dp|mux_i0|Mux1~1 (
// Equation(s):
// \dp|mux_i0|Mux1~1_combout  = (\ctrl|ctl_addr_i0 [1] & ((\dp|mux_i0|Mux1~0_combout  & ((\dp|ula_cmp|mux_comp|Mux2~4_combout ))) # (!\dp|mux_i0|Mux1~0_combout  & (\dp|md|altsyncram_component|auto_generated|q_a [6])))) # (!\ctrl|ctl_addr_i0 [1] & 
// (((\dp|mux_i0|Mux1~0_combout ))))

	.dataa(\dp|md|altsyncram_component|auto_generated|q_a [6]),
	.datab(\ctrl|ctl_addr_i0 [1]),
	.datac(\dp|mux_i0|Mux1~0_combout ),
	.datad(\dp|ula_cmp|mux_comp|Mux2~4_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux1~1 .lut_mask = 16'hF838;
defparam \dp|mux_i0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y26_N21
cycloneii_lcell_ff \dp|reg_r2|reg8_out[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_i0|Mux1~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_r2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r2|reg8_out [6]));

// Location: LCCOMB_X31_Y24_N6
cycloneii_lcell_comb \dp|mux_o2|mux_out[6]~9 (
// Equation(s):
// \dp|mux_o2|mux_out[6]~9_combout  = (\dp|mux_o2|mux_out[1]~1_combout  & ((\dp|mux_o2|mux_out[1]~2_combout  & ((\dp|reg_r1|reg8_out [6]))) # (!\dp|mux_o2|mux_out[1]~2_combout  & (\dp|reg_RI|reg16_out [6])))) # (!\dp|mux_o2|mux_out[1]~1_combout  & 
// (((!\dp|mux_o2|mux_out[1]~2_combout ))))

	.dataa(\dp|reg_RI|reg16_out [6]),
	.datab(\dp|mux_o2|mux_out[1]~1_combout ),
	.datac(\dp|reg_r1|reg8_out [6]),
	.datad(\dp|mux_o2|mux_out[1]~2_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[6]~9 .lut_mask = 16'hC0BB;
defparam \dp|mux_o2|mux_out[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cycloneii_lcell_comb \dp|mux_o2|mux_out[6] (
// Equation(s):
// \dp|mux_o2|mux_out [6] = (\dp|mux_o2|mux_out[1]~0_combout  & ((\dp|mux_o2|mux_out[6]~9_combout  & ((\dp|reg_r2|reg8_out [6]))) # (!\dp|mux_o2|mux_out[6]~9_combout  & (\dp|reg_r3|reg8_out [6])))) # (!\dp|mux_o2|mux_out[1]~0_combout  & 
// (((\dp|mux_o2|mux_out[6]~9_combout ))))

	.dataa(\dp|reg_r3|reg8_out [6]),
	.datab(\dp|reg_r2|reg8_out [6]),
	.datac(\dp|mux_o2|mux_out[1]~0_combout ),
	.datad(\dp|mux_o2|mux_out[6]~9_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out [6]),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[6] .lut_mask = 16'hCFA0;
defparam \dp|mux_o2|mux_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N16
cycloneii_lcell_comb \dp|add_MD|Add0~12 (
// Equation(s):
// \dp|add_MD|Add0~12_combout  = ((\dp|reg_RI|reg16_out [6] $ (\dp|mux_o2|mux_out [6] $ (!\dp|add_MD|Add0~11 )))) # (GND)
// \dp|add_MD|Add0~13  = CARRY((\dp|reg_RI|reg16_out [6] & ((\dp|mux_o2|mux_out [6]) # (!\dp|add_MD|Add0~11 ))) # (!\dp|reg_RI|reg16_out [6] & (\dp|mux_o2|mux_out [6] & !\dp|add_MD|Add0~11 )))

	.dataa(\dp|reg_RI|reg16_out [6]),
	.datab(\dp|mux_o2|mux_out [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|add_MD|Add0~11 ),
	.combout(\dp|add_MD|Add0~12_combout ),
	.cout(\dp|add_MD|Add0~13 ));
// synopsys translate_off
defparam \dp|add_MD|Add0~12 .lut_mask = 16'h698E;
defparam \dp|add_MD|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N18
cycloneii_lcell_comb \dp|add_MD|Add0~14 (
// Equation(s):
// \dp|add_MD|Add0~14_combout  = \dp|reg_RI|reg16_out [6] $ (\dp|add_MD|Add0~13  $ (\dp|mux_o2|mux_out [7]))

	.dataa(\dp|reg_RI|reg16_out [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\dp|mux_o2|mux_out [7]),
	.cin(\dp|add_MD|Add0~13 ),
	.combout(\dp|add_MD|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \dp|add_MD|Add0~14 .lut_mask = 16'hA55A;
defparam \dp|add_MD|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_i0[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_i0~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_i0[4]));
// synopsys translate_off
defparam \data_i0[4]~I .input_async_reset = "none";
defparam \data_i0[4]~I .input_power_up = "low";
defparam \data_i0[4]~I .input_register_mode = "none";
defparam \data_i0[4]~I .input_sync_reset = "none";
defparam \data_i0[4]~I .oe_async_reset = "none";
defparam \data_i0[4]~I .oe_power_up = "low";
defparam \data_i0[4]~I .oe_register_mode = "none";
defparam \data_i0[4]~I .oe_sync_reset = "none";
defparam \data_i0[4]~I .operation_mode = "input";
defparam \data_i0[4]~I .output_async_reset = "none";
defparam \data_i0[4]~I .output_power_up = "low";
defparam \data_i0[4]~I .output_register_mode = "none";
defparam \data_i0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X33_Y24_N27
cycloneii_lcell_ff \dp|reg_i0|reg8_out[4] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_i0~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_i0|reg8_out [4]));

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_i1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_i1~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_i1[4]));
// synopsys translate_off
defparam \data_i1[4]~I .input_async_reset = "none";
defparam \data_i1[4]~I .input_power_up = "low";
defparam \data_i1[4]~I .input_register_mode = "none";
defparam \data_i1[4]~I .input_sync_reset = "none";
defparam \data_i1[4]~I .oe_async_reset = "none";
defparam \data_i1[4]~I .oe_power_up = "low";
defparam \data_i1[4]~I .oe_register_mode = "none";
defparam \data_i1[4]~I .oe_sync_reset = "none";
defparam \data_i1[4]~I .operation_mode = "input";
defparam \data_i1[4]~I .output_async_reset = "none";
defparam \data_i1[4]~I .output_power_up = "low";
defparam \data_i1[4]~I .output_register_mode = "none";
defparam \data_i1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N12
cycloneii_lcell_comb \dp|reg_i1|reg8_out[4]~feeder (
// Equation(s):
// \dp|reg_i1|reg8_out[4]~feeder_combout  = \data_i1~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_i1~combout [4]),
	.cin(gnd),
	.combout(\dp|reg_i1|reg8_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_i1|reg8_out[4]~feeder .lut_mask = 16'hFF00;
defparam \dp|reg_i1|reg8_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N13
cycloneii_lcell_ff \dp|reg_i1|reg8_out[4] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\dp|reg_i1|reg8_out[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_i1|reg8_out [4]));

// Location: LCCOMB_X33_Y24_N26
cycloneii_lcell_comb \dp|mux_i0|Mux3~0 (
// Equation(s):
// \dp|mux_i0|Mux3~0_combout  = (\ctrl|ctl_addr_i0 [1] & (\ctrl|ctl_addr_i0 [0])) # (!\ctrl|ctl_addr_i0 [1] & ((\ctrl|ctl_addr_i0 [0] & ((\dp|reg_i1|reg8_out [4]))) # (!\ctrl|ctl_addr_i0 [0] & (\dp|reg_i0|reg8_out [4]))))

	.dataa(\ctrl|ctl_addr_i0 [1]),
	.datab(\ctrl|ctl_addr_i0 [0]),
	.datac(\dp|reg_i0|reg8_out [4]),
	.datad(\dp|reg_i1|reg8_out [4]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux3~0 .lut_mask = 16'hDC98;
defparam \dp|mux_i0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N2
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux4~2 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux4~2_combout  = (!\ctrl|ctl_ula_code [1] & \dp|ula_cmp|sub_comp|Add0~17_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|ctl_ula_code [1]),
	.datad(\dp|ula_cmp|sub_comp|Add0~17_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux4~2 .lut_mask = 16'h0F00;
defparam \dp|ula_cmp|mux_comp|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneii_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~19 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~19_combout  = (\dp|ula_cmp|sra_comp|ShiftRight0~9_combout  & ((\dp|ula_cmp|srl_comp|ShiftRight0~8_combout ) # ((!\dp|mux_o2|mux_out [1] & \dp|ula_cmp|sra_comp|ShiftRight0~0_combout ))))

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~8_combout ),
	.datab(\dp|mux_o2|mux_out [1]),
	.datac(\dp|ula_cmp|sra_comp|ShiftRight0~9_combout ),
	.datad(\dp|ula_cmp|sra_comp|ShiftRight0~0_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~19 .lut_mask = 16'hB0A0;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N30
cycloneii_lcell_comb \dp|ula_cmp|xor_comp|xor_out[4] (
// Equation(s):
// \dp|ula_cmp|xor_comp|xor_out [4] = \dp|mux_o0|Mux3~1_combout  $ (\dp|mux_o2|mux_out [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\dp|mux_o0|Mux3~1_combout ),
	.datad(\dp|mux_o2|mux_out [4]),
	.cin(gnd),
	.combout(\dp|ula_cmp|xor_comp|xor_out [4]),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|xor_comp|xor_out[4] .lut_mask = 16'h0FF0;
defparam \dp|ula_cmp|xor_comp|xor_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux4~0 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux4~0_combout  = (\ctrl|ctl_ula_code [1] & (\ctrl|ctl_ula_code [0])) # (!\ctrl|ctl_ula_code [1] & ((\ctrl|ctl_ula_code [0] & (\dp|ula_cmp|srl_comp|ShiftRight0~19_combout )) # (!\ctrl|ctl_ula_code [0] & ((\dp|ula_cmp|xor_comp|xor_out 
// [4])))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\ctrl|ctl_ula_code [0]),
	.datac(\dp|ula_cmp|srl_comp|ShiftRight0~19_combout ),
	.datad(\dp|ula_cmp|xor_comp|xor_out [4]),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux4~0 .lut_mask = 16'hD9C8;
defparam \dp|ula_cmp|mux_comp|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneii_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~10 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~10_combout  = (\dp|ula_cmp|srl_comp|ShiftRight0~19_combout ) # ((!\dp|ula_cmp|sra_comp|ShiftRight0~9_combout  & \dp|ula_cmp|ula_in0_9[8]~2_combout ))

	.dataa(\dp|ula_cmp|sra_comp|ShiftRight0~9_combout ),
	.datab(vcc),
	.datac(\dp|ula_cmp|srl_comp|ShiftRight0~19_combout ),
	.datad(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~10 .lut_mask = 16'hF5F0;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~0 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~0_combout  = (!\dp|mux_o2|mux_out [1] & (\dp|mux_o0|Mux7~1_combout  & !\dp|mux_o2|mux_out [0]))

	.dataa(vcc),
	.datab(\dp|mux_o2|mux_out [1]),
	.datac(\dp|mux_o0|Mux7~1_combout ),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~0 .lut_mask = 16'h0030;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~9 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~9_combout  = (\dp|mux_o2|mux_out [1] & ((\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux6~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux5~1_combout )))))

	.dataa(\dp|mux_o0|Mux6~1_combout ),
	.datab(\dp|mux_o2|mux_out [1]),
	.datac(\dp|mux_o2|mux_out [0]),
	.datad(\dp|mux_o0|Mux5~1_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~9 .lut_mask = 16'h8C80;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~11 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~11_combout  = (\dp|ula_cmp|sll_comp|ShiftLeft0~9_combout ) # ((!\dp|mux_o2|mux_out [1] & \dp|ula_cmp|sll_comp|ShiftLeft0~10_combout ))

	.dataa(vcc),
	.datab(\dp|mux_o2|mux_out [1]),
	.datac(\dp|ula_cmp|sll_comp|ShiftLeft0~10_combout ),
	.datad(\dp|ula_cmp|sll_comp|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~11 .lut_mask = 16'hFF30;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~12 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~12_combout  = (\dp|ula_cmp|srl_comp|ShiftRight0~7_combout  & ((\dp|mux_o2|mux_out [2] & (\dp|ula_cmp|sll_comp|ShiftLeft0~0_combout )) # (!\dp|mux_o2|mux_out [2] & ((\dp|ula_cmp|sll_comp|ShiftLeft0~11_combout )))))

	.dataa(\dp|mux_o2|mux_out [2]),
	.datab(\dp|ula_cmp|sll_comp|ShiftLeft0~0_combout ),
	.datac(\dp|ula_cmp|sll_comp|ShiftLeft0~11_combout ),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~7_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~12 .lut_mask = 16'hD800;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux4~1 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux4~1_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|ula_cmp|mux_comp|Mux4~0_combout  & (\dp|ula_cmp|sra_comp|ShiftRight0~10_combout )) # (!\dp|ula_cmp|mux_comp|Mux4~0_combout  & ((\dp|ula_cmp|sll_comp|ShiftLeft0~12_combout ))))) # 
// (!\ctrl|ctl_ula_code [1] & (\dp|ula_cmp|mux_comp|Mux4~0_combout ))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\dp|ula_cmp|mux_comp|Mux4~0_combout ),
	.datac(\dp|ula_cmp|sra_comp|ShiftRight0~10_combout ),
	.datad(\dp|ula_cmp|sll_comp|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux4~1 .lut_mask = 16'hE6C4;
defparam \dp|ula_cmp|mux_comp|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N22
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux4~4 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux4~4_combout  = (\ctrl|ctl_ula_code [2] & (((\dp|ula_cmp|mux_comp|Mux4~1_combout )))) # (!\ctrl|ctl_ula_code [2] & ((\dp|ula_cmp|mux_comp|Mux4~3_combout ) # ((\dp|ula_cmp|mux_comp|Mux4~2_combout ))))

	.dataa(\dp|ula_cmp|mux_comp|Mux4~3_combout ),
	.datab(\dp|ula_cmp|mux_comp|Mux4~2_combout ),
	.datac(\ctrl|ctl_ula_code [2]),
	.datad(\dp|ula_cmp|mux_comp|Mux4~1_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux4~4 .lut_mask = 16'hFE0E;
defparam \dp|ula_cmp|mux_comp|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N8
cycloneii_lcell_comb \dp|mux_i0|Mux3~1 (
// Equation(s):
// \dp|mux_i0|Mux3~1_combout  = (\ctrl|ctl_addr_i0 [1] & ((\dp|mux_i0|Mux3~0_combout  & ((\dp|ula_cmp|mux_comp|Mux4~4_combout ))) # (!\dp|mux_i0|Mux3~0_combout  & (\dp|md|altsyncram_component|auto_generated|q_a [4])))) # (!\ctrl|ctl_addr_i0 [1] & 
// (((\dp|mux_i0|Mux3~0_combout ))))

	.dataa(\ctrl|ctl_addr_i0 [1]),
	.datab(\dp|md|altsyncram_component|auto_generated|q_a [4]),
	.datac(\dp|mux_i0|Mux3~0_combout ),
	.datad(\dp|ula_cmp|mux_comp|Mux4~4_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux3~1 .lut_mask = 16'hF858;
defparam \dp|mux_i0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N13
cycloneii_lcell_ff \dp|reg_r2|reg8_out[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_i0|Mux3~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_r2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r2|reg8_out [4]));

// Location: LCCOMB_X30_Y25_N12
cycloneii_lcell_comb \dp|mux_o2|mux_out[4]~10 (
// Equation(s):
// \dp|mux_o2|mux_out[4]~10_combout  = (\dp|mux_o2|mux_out[1]~2_combout  & (((\dp|reg_r1|reg8_out [4] & \dp|mux_o2|mux_out[1]~1_combout )))) # (!\dp|mux_o2|mux_out[1]~2_combout  & ((\dp|reg_RI|reg16_out [4]) # ((!\dp|mux_o2|mux_out[1]~1_combout ))))

	.dataa(\dp|reg_RI|reg16_out [4]),
	.datab(\dp|reg_r1|reg8_out [4]),
	.datac(\dp|mux_o2|mux_out[1]~2_combout ),
	.datad(\dp|mux_o2|mux_out[1]~1_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[4]~10 .lut_mask = 16'hCA0F;
defparam \dp|mux_o2|mux_out[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
cycloneii_lcell_comb \dp|mux_o2|mux_out[4] (
// Equation(s):
// \dp|mux_o2|mux_out [4] = (\dp|mux_o2|mux_out[1]~0_combout  & ((\dp|mux_o2|mux_out[4]~10_combout  & ((\dp|reg_r2|reg8_out [4]))) # (!\dp|mux_o2|mux_out[4]~10_combout  & (\dp|reg_r3|reg8_out [4])))) # (!\dp|mux_o2|mux_out[1]~0_combout  & 
// (((\dp|mux_o2|mux_out[4]~10_combout ))))

	.dataa(\dp|reg_r3|reg8_out [4]),
	.datab(\dp|mux_o2|mux_out[1]~0_combout ),
	.datac(\dp|reg_r2|reg8_out [4]),
	.datad(\dp|mux_o2|mux_out[4]~10_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out [4]),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[4] .lut_mask = 16'hF388;
defparam \dp|mux_o2|mux_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N10
cycloneii_lcell_comb \dp|mux_i0|Mux2~0 (
// Equation(s):
// \dp|mux_i0|Mux2~0_combout  = (\ctrl|ctl_addr_i0 [1] & ((\ctrl|ctl_addr_i0 [0]) # ((\dp|md|altsyncram_component|auto_generated|q_a [5])))) # (!\ctrl|ctl_addr_i0 [1] & (!\ctrl|ctl_addr_i0 [0] & (\dp|reg_i0|reg8_out [5])))

	.dataa(\ctrl|ctl_addr_i0 [1]),
	.datab(\ctrl|ctl_addr_i0 [0]),
	.datac(\dp|reg_i0|reg8_out [5]),
	.datad(\dp|md|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux2~0 .lut_mask = 16'hBA98;
defparam \dp|mux_i0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux3~2 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux3~2_combout  = (!\ctrl|ctl_ula_code [1] & \dp|ula_cmp|sub_comp|Add0~20_combout )

	.dataa(vcc),
	.datab(\ctrl|ctl_ula_code [1]),
	.datac(vcc),
	.datad(\dp|ula_cmp|sub_comp|Add0~20_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux3~2 .lut_mask = 16'h3300;
defparam \dp|ula_cmp|mux_comp|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cycloneii_lcell_comb \dp|ula_cmp|xor_comp|xor_out[5] (
// Equation(s):
// \dp|ula_cmp|xor_comp|xor_out [5] = \dp|mux_o0|Mux2~1_combout  $ (\dp|mux_o2|mux_out [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\dp|mux_o0|Mux2~1_combout ),
	.datad(\dp|mux_o2|mux_out [5]),
	.cin(gnd),
	.combout(\dp|ula_cmp|xor_comp|xor_out [5]),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|xor_comp|xor_out[5] .lut_mask = 16'h0FF0;
defparam \dp|ula_cmp|xor_comp|xor_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cycloneii_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~12 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~12_combout  = (\dp|mux_o0|Mux0~1_combout  & ((!\dp|mux_o2|mux_out [0]) # (!\dp|ula_cmp|Equal4~0_combout )))

	.dataa(\dp|ula_cmp|Equal4~0_combout ),
	.datab(vcc),
	.datac(\dp|mux_o0|Mux0~1_combout ),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~12 .lut_mask = 16'h50F0;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneii_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~3 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~3_combout  = (\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux1~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux2~1_combout )))

	.dataa(\dp|mux_o0|Mux1~1_combout ),
	.datab(vcc),
	.datac(\dp|mux_o0|Mux2~1_combout ),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~3 .lut_mask = 16'hAAF0;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
cycloneii_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~20 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~20_combout  = (\dp|ula_cmp|sra_comp|ShiftRight0~9_combout  & ((\dp|mux_o2|mux_out [1] & (\dp|ula_cmp|srl_comp|ShiftRight0~12_combout )) # (!\dp|mux_o2|mux_out [1] & ((\dp|ula_cmp|sra_comp|ShiftRight0~3_combout )))))

	.dataa(\dp|mux_o2|mux_out [1]),
	.datab(\dp|ula_cmp|srl_comp|ShiftRight0~12_combout ),
	.datac(\dp|ula_cmp|sra_comp|ShiftRight0~9_combout ),
	.datad(\dp|ula_cmp|sra_comp|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~20 .lut_mask = 16'hD080;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux3~0 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux3~0_combout  = (\ctrl|ctl_ula_code [0] & ((\ctrl|ctl_ula_code [1]) # ((\dp|ula_cmp|srl_comp|ShiftRight0~20_combout )))) # (!\ctrl|ctl_ula_code [0] & (!\ctrl|ctl_ula_code [1] & (\dp|ula_cmp|xor_comp|xor_out [5])))

	.dataa(\ctrl|ctl_ula_code [0]),
	.datab(\ctrl|ctl_ula_code [1]),
	.datac(\dp|ula_cmp|xor_comp|xor_out [5]),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux3~0 .lut_mask = 16'hBA98;
defparam \dp|ula_cmp|mux_comp|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~2 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~2_combout  = (!\dp|mux_o2|mux_out [1] & ((\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux7~1_combout ))) # (!\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux6~1_combout ))))

	.dataa(\dp|mux_o2|mux_out [1]),
	.datab(\dp|mux_o2|mux_out [0]),
	.datac(\dp|mux_o0|Mux6~1_combout ),
	.datad(\dp|mux_o0|Mux7~1_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~2 .lut_mask = 16'h5410;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~15 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~15_combout  = (\dp|ula_cmp|srl_comp|ShiftRight0~7_combout  & ((\dp|ula_cmp|sll_comp|ShiftLeft0~14_combout ) # ((\dp|ula_cmp|sll_comp|ShiftLeft0~2_combout  & \dp|mux_o2|mux_out [2]))))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~14_combout ),
	.datab(\dp|ula_cmp|sll_comp|ShiftLeft0~2_combout ),
	.datac(\dp|ula_cmp|srl_comp|ShiftRight0~7_combout ),
	.datad(\dp|mux_o2|mux_out [2]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~15 .lut_mask = 16'hE0A0;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux3~1 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux3~1_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|ula_cmp|mux_comp|Mux3~0_combout  & (\dp|ula_cmp|sra_comp|ShiftRight0~11_combout )) # (!\dp|ula_cmp|mux_comp|Mux3~0_combout  & ((\dp|ula_cmp|sll_comp|ShiftLeft0~15_combout ))))) # 
// (!\ctrl|ctl_ula_code [1] & (((\dp|ula_cmp|mux_comp|Mux3~0_combout ))))

	.dataa(\dp|ula_cmp|sra_comp|ShiftRight0~11_combout ),
	.datab(\ctrl|ctl_ula_code [1]),
	.datac(\dp|ula_cmp|mux_comp|Mux3~0_combout ),
	.datad(\dp|ula_cmp|sll_comp|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux3~1 .lut_mask = 16'hBCB0;
defparam \dp|ula_cmp|mux_comp|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux3~4 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux3~4_combout  = (\ctrl|ctl_ula_code [2] & (((\dp|ula_cmp|mux_comp|Mux3~1_combout )))) # (!\ctrl|ctl_ula_code [2] & ((\dp|ula_cmp|mux_comp|Mux3~3_combout ) # ((\dp|ula_cmp|mux_comp|Mux3~2_combout ))))

	.dataa(\dp|ula_cmp|mux_comp|Mux3~3_combout ),
	.datab(\ctrl|ctl_ula_code [2]),
	.datac(\dp|ula_cmp|mux_comp|Mux3~2_combout ),
	.datad(\dp|ula_cmp|mux_comp|Mux3~1_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux3~4 .lut_mask = 16'hFE32;
defparam \dp|ula_cmp|mux_comp|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cycloneii_lcell_comb \dp|mux_i0|Mux2~1 (
// Equation(s):
// \dp|mux_i0|Mux2~1_combout  = (\ctrl|ctl_addr_i0 [0] & ((\dp|mux_i0|Mux2~0_combout  & ((\dp|ula_cmp|mux_comp|Mux3~4_combout ))) # (!\dp|mux_i0|Mux2~0_combout  & (\dp|reg_i1|reg8_out [5])))) # (!\ctrl|ctl_addr_i0 [0] & (((\dp|mux_i0|Mux2~0_combout ))))

	.dataa(\ctrl|ctl_addr_i0 [0]),
	.datab(\dp|reg_i1|reg8_out [5]),
	.datac(\dp|mux_i0|Mux2~0_combout ),
	.datad(\dp|ula_cmp|mux_comp|Mux3~4_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux2~1 .lut_mask = 16'hF858;
defparam \dp|mux_i0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N1
cycloneii_lcell_ff \dp|reg_r2|reg8_out[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|mux_i0|Mux2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r2|reg8_out [5]));

// Location: LCFF_X31_Y26_N1
cycloneii_lcell_ff \dp|reg_r3|reg8_out[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_i0|Mux2~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_r3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r3|reg8_out [5]));

// Location: LCCOMB_X31_Y26_N0
cycloneii_lcell_comb \dp|mux_o0|Mux2~0 (
// Equation(s):
// \dp|mux_o0|Mux2~0_combout  = (\ctrl|ctl_addr_o0 [0] & ((\ctrl|ctl_addr_o0 [1] & ((\dp|reg_r3|reg8_out [5]))) # (!\ctrl|ctl_addr_o0 [1] & (\dp|reg_r1|reg8_out [5]))))

	.dataa(\ctrl|ctl_addr_o0 [0]),
	.datab(\dp|reg_r1|reg8_out [5]),
	.datac(\dp|reg_r3|reg8_out [5]),
	.datad(\ctrl|ctl_addr_o0 [1]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux2~0 .lut_mask = 16'hA088;
defparam \dp|mux_o0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N8
cycloneii_lcell_comb \dp|mux_o0|Mux2~1 (
// Equation(s):
// \dp|mux_o0|Mux2~1_combout  = (\dp|mux_o0|Mux2~0_combout ) # ((\ctrl|ctl_addr_o0 [1] & (\dp|reg_r2|reg8_out [5] & !\ctrl|ctl_addr_o0 [0])))

	.dataa(\ctrl|ctl_addr_o0 [1]),
	.datab(\dp|reg_r2|reg8_out [5]),
	.datac(\ctrl|ctl_addr_o0 [0]),
	.datad(\dp|mux_o0|Mux2~0_combout ),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux2~1 .lut_mask = 16'hFF08;
defparam \dp|mux_o0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N28
cycloneii_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~0 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~0_combout  = (\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux2~1_combout ))) # (!\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux3~1_combout ))

	.dataa(\dp|mux_o0|Mux3~1_combout ),
	.datab(\dp|mux_o0|Mux2~1_combout ),
	.datac(vcc),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~0 .lut_mask = 16'hCCAA;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneii_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~1 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~1_combout  = (\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux4~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux5~1_combout )))

	.dataa(vcc),
	.datab(\dp|mux_o0|Mux4~1_combout ),
	.datac(\dp|mux_o0|Mux5~1_combout ),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~1 .lut_mask = 16'hCCF0;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cycloneii_lcell_comb \dp|mux_i0|Mux4~0 (
// Equation(s):
// \dp|mux_i0|Mux4~0_combout  = (\dp|mux_o2|mux_out [3]) # (((\dp|mux_o2|mux_out [2]) # (\dp|ula_cmp|srl_comp|ShiftRight0~6_combout )) # (!\ctrl|ctl_ula_code [0]))

	.dataa(\dp|mux_o2|mux_out [3]),
	.datab(\ctrl|ctl_ula_code [0]),
	.datac(\dp|mux_o2|mux_out [2]),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~0 .lut_mask = 16'hFFFB;
defparam \dp|mux_i0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cycloneii_lcell_comb \dp|mux_i0|Mux4~6 (
// Equation(s):
// \dp|mux_i0|Mux4~6_combout  = (\dp|mux_i0|Mux4~0_combout  & (((\ctrl|ctl_ula_code [0] & !\ctrl|ctl_ula_code [1])))) # (!\dp|mux_i0|Mux4~0_combout  & (\dp|mux_o2|mux_out [1]))

	.dataa(\dp|mux_o2|mux_out [1]),
	.datab(\ctrl|ctl_ula_code [0]),
	.datac(\ctrl|ctl_ula_code [1]),
	.datad(\dp|mux_i0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~6 .lut_mask = 16'h0CAA;
defparam \dp|mux_i0|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneii_lcell_comb \dp|mux_i0|Mux4~4 (
// Equation(s):
// \dp|mux_i0|Mux4~4_combout  = (\ctrl|ctl_ula_code [1] & (((\dp|mux_o2|mux_out [3]) # (\dp|ula_cmp|srl_comp|ShiftRight0~6_combout )) # (!\ctrl|ctl_ula_code [0])))

	.dataa(\ctrl|ctl_ula_code [0]),
	.datab(\ctrl|ctl_ula_code [1]),
	.datac(\dp|mux_o2|mux_out [3]),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~4 .lut_mask = 16'hCCC4;
defparam \dp|mux_i0|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneii_lcell_comb \dp|ula_cmp|xor_comp|xor_out[2] (
// Equation(s):
// \dp|ula_cmp|xor_comp|xor_out [2] = \dp|mux_o0|Mux5~1_combout  $ (\dp|mux_o2|mux_out [2])

	.dataa(vcc),
	.datab(\dp|mux_o0|Mux5~1_combout ),
	.datac(vcc),
	.datad(\dp|mux_o2|mux_out [2]),
	.cin(gnd),
	.combout(\dp|ula_cmp|xor_comp|xor_out [2]),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|xor_comp|xor_out[2] .lut_mask = 16'h33CC;
defparam \dp|ula_cmp|xor_comp|xor_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneii_lcell_comb \dp|mux_i0|Mux4~3 (
// Equation(s):
// \dp|mux_i0|Mux4~3_combout  = ((\dp|mux_i0|Mux4~2_combout  & (!\dp|mux_o2|mux_out [2] & !\dp|ula_cmp|srl_comp|ShiftRight0~6_combout ))) # (!\ctrl|ctl_ula_code [1])

	.dataa(\dp|mux_i0|Mux4~2_combout ),
	.datab(\dp|mux_o2|mux_out [2]),
	.datac(\dp|ula_cmp|srl_comp|ShiftRight0~6_combout ),
	.datad(\ctrl|ctl_ula_code [1]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~3 .lut_mask = 16'h02FF;
defparam \dp|mux_i0|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneii_lcell_comb \dp|mux_i0|Mux5~1 (
// Equation(s):
// \dp|mux_i0|Mux5~1_combout  = (\dp|mux_i0|Mux4~4_combout  & (\dp|ula_cmp|sll_comp|ShiftLeft0~5_combout  & ((\dp|mux_i0|Mux4~3_combout )))) # (!\dp|mux_i0|Mux4~4_combout  & (((\dp|ula_cmp|xor_comp|xor_out [2]) # (!\dp|mux_i0|Mux4~3_combout ))))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~5_combout ),
	.datab(\dp|mux_i0|Mux4~4_combout ),
	.datac(\dp|ula_cmp|xor_comp|xor_out [2]),
	.datad(\dp|mux_i0|Mux4~3_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux5~1 .lut_mask = 16'hB833;
defparam \dp|mux_i0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cycloneii_lcell_comb \dp|mux_i0|Mux5~2 (
// Equation(s):
// \dp|mux_i0|Mux5~2_combout  = (\dp|mux_i0|Mux4~1_combout  & ((\dp|mux_i0|Mux5~1_combout  & (\dp|ula_cmp|sra_comp|ShiftRight0~7_combout )) # (!\dp|mux_i0|Mux5~1_combout  & ((\dp|ula_cmp|ula_in0_9[8]~2_combout ))))) # (!\dp|mux_i0|Mux4~1_combout  & 
// (((\dp|mux_i0|Mux5~1_combout ))))

	.dataa(\dp|mux_i0|Mux4~1_combout ),
	.datab(\dp|ula_cmp|sra_comp|ShiftRight0~7_combout ),
	.datac(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.datad(\dp|mux_i0|Mux5~1_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux5~2 .lut_mask = 16'hDDA0;
defparam \dp|mux_i0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cycloneii_lcell_comb \dp|mux_i0|Mux4~5 (
// Equation(s):
// \dp|mux_i0|Mux4~5_combout  = (\dp|mux_i0|Mux4~0_combout  & ((\dp|ula_cmp|srl_comp|ShiftRight0~7_combout ) # ((\ctrl|ctl_ula_code [1]) # (!\ctrl|ctl_ula_code [0]))))

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~7_combout ),
	.datab(\ctrl|ctl_ula_code [1]),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(\dp|mux_i0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~5 .lut_mask = 16'hEF00;
defparam \dp|mux_i0|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneii_lcell_comb \dp|mux_i0|Mux5~3 (
// Equation(s):
// \dp|mux_i0|Mux5~3_combout  = (\dp|mux_i0|Mux4~6_combout  & (\dp|ula_cmp|srl_comp|ShiftRight0~17_combout  & ((\dp|mux_i0|Mux4~5_combout )))) # (!\dp|mux_i0|Mux4~6_combout  & (((\dp|mux_i0|Mux5~2_combout ) # (!\dp|mux_i0|Mux4~5_combout ))))

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~17_combout ),
	.datab(\dp|mux_i0|Mux4~6_combout ),
	.datac(\dp|mux_i0|Mux5~2_combout ),
	.datad(\dp|mux_i0|Mux4~5_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux5~3 .lut_mask = 16'hB833;
defparam \dp|mux_i0|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cycloneii_lcell_comb \dp|mux_i0|Mux5~4 (
// Equation(s):
// \dp|mux_i0|Mux5~4_combout  = (\dp|mux_i0|Mux4~0_combout  & (((\dp|mux_i0|Mux5~3_combout )))) # (!\dp|mux_i0|Mux4~0_combout  & ((\dp|mux_i0|Mux5~3_combout  & ((\dp|ula_cmp|sra_comp|ShiftRight0~1_combout ))) # (!\dp|mux_i0|Mux5~3_combout  & 
// (\dp|ula_cmp|sra_comp|ShiftRight0~0_combout ))))

	.dataa(\dp|mux_i0|Mux4~0_combout ),
	.datab(\dp|ula_cmp|sra_comp|ShiftRight0~0_combout ),
	.datac(\dp|ula_cmp|sra_comp|ShiftRight0~1_combout ),
	.datad(\dp|mux_i0|Mux5~3_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux5~4 .lut_mask = 16'hFA44;
defparam \dp|mux_i0|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cycloneii_lcell_comb \dp|mux_i0|Mux5~6 (
// Equation(s):
// \dp|mux_i0|Mux5~6_combout  = (\dp|mux_i0|Mux4~7_combout  & (((\dp|mux_i0|Mux5~5_combout )))) # (!\dp|mux_i0|Mux4~7_combout  & ((\dp|mux_i0|Mux5~5_combout  & ((\dp|mux_i0|Mux5~4_combout ))) # (!\dp|mux_i0|Mux5~5_combout  & 
// (\dp|ula_cmp|sub_comp|Add0~11_combout ))))

	.dataa(\dp|mux_i0|Mux4~7_combout ),
	.datab(\dp|ula_cmp|sub_comp|Add0~11_combout ),
	.datac(\dp|mux_i0|Mux5~5_combout ),
	.datad(\dp|mux_i0|Mux5~4_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux5~6 .lut_mask = 16'hF4A4;
defparam \dp|mux_i0|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cycloneii_lcell_comb \dp|mux_i0|Mux5~7 (
// Equation(s):
// \dp|mux_i0|Mux5~7_combout  = (\ctrl|ctl_addr_i0 [1] & ((\dp|mux_i0|Mux5~0_combout  & ((\dp|mux_i0|Mux5~6_combout ))) # (!\dp|mux_i0|Mux5~0_combout  & (\dp|md|altsyncram_component|auto_generated|q_a [2])))) # (!\ctrl|ctl_addr_i0 [1] & 
// (((\dp|mux_i0|Mux5~0_combout ))))

	.dataa(\dp|md|altsyncram_component|auto_generated|q_a [2]),
	.datab(\ctrl|ctl_addr_i0 [1]),
	.datac(\dp|mux_i0|Mux5~0_combout ),
	.datad(\dp|mux_i0|Mux5~6_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux5~7 .lut_mask = 16'hF838;
defparam \dp|mux_i0|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N21
cycloneii_lcell_ff \dp|reg_r3|reg8_out[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_i0|Mux5~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_r3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r3|reg8_out [2]));

// Location: LCCOMB_X31_Y25_N2
cycloneii_lcell_comb \dp|mux_o2|mux_out[2]~5 (
// Equation(s):
// \dp|mux_o2|mux_out[2]~5_combout  = (\dp|mux_o2|mux_out[1]~2_combout  & (\dp|reg_r1|reg8_out [2] & (\dp|mux_o2|mux_out[1]~1_combout ))) # (!\dp|mux_o2|mux_out[1]~2_combout  & (((\dp|reg_RI|reg16_out [2]) # (!\dp|mux_o2|mux_out[1]~1_combout ))))

	.dataa(\dp|reg_r1|reg8_out [2]),
	.datab(\dp|mux_o2|mux_out[1]~2_combout ),
	.datac(\dp|mux_o2|mux_out[1]~1_combout ),
	.datad(\dp|reg_RI|reg16_out [2]),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[2]~5 .lut_mask = 16'hB383;
defparam \dp|mux_o2|mux_out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cycloneii_lcell_comb \dp|mux_o2|mux_out[2] (
// Equation(s):
// \dp|mux_o2|mux_out [2] = (\dp|mux_o2|mux_out[1]~0_combout  & ((\dp|mux_o2|mux_out[2]~5_combout  & (\dp|reg_r2|reg8_out [2])) # (!\dp|mux_o2|mux_out[2]~5_combout  & ((\dp|reg_r3|reg8_out [2]))))) # (!\dp|mux_o2|mux_out[1]~0_combout  & 
// (((\dp|mux_o2|mux_out[2]~5_combout ))))

	.dataa(\dp|reg_r2|reg8_out [2]),
	.datab(\dp|mux_o2|mux_out[1]~0_combout ),
	.datac(\dp|reg_r3|reg8_out [2]),
	.datad(\dp|mux_o2|mux_out[2]~5_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out [2]),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[2] .lut_mask = 16'hBBC0;
defparam \dp|mux_o2|mux_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N30
cycloneii_lcell_comb \dp|mux_i0|Mux6~0 (
// Equation(s):
// \dp|mux_i0|Mux6~0_combout  = (\ctrl|ctl_addr_i0 [1] & ((\ctrl|ctl_addr_i0 [0]) # ((\dp|md|altsyncram_component|auto_generated|q_a [1])))) # (!\ctrl|ctl_addr_i0 [1] & (!\ctrl|ctl_addr_i0 [0] & (\dp|reg_i0|reg8_out [1])))

	.dataa(\ctrl|ctl_addr_i0 [1]),
	.datab(\ctrl|ctl_addr_i0 [0]),
	.datac(\dp|reg_i0|reg8_out [1]),
	.datad(\dp|md|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux6~0 .lut_mask = 16'hBA98;
defparam \dp|mux_i0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N18
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux7~2 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux7~2_combout  = (!\ctrl|ctl_ula_code [1] & \dp|ula_cmp|sub_comp|Add0~8_combout )

	.dataa(vcc),
	.datab(\ctrl|ctl_ula_code [1]),
	.datac(vcc),
	.datad(\dp|ula_cmp|sub_comp|Add0~8_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux7~2 .lut_mask = 16'h3300;
defparam \dp|ula_cmp|mux_comp|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux7~3 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux7~3_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|mux_o2|mux_out [1] & ((\dp|mux_o0|Mux6~1_combout ) # (\ctrl|ctl_ula_code [0]))) # (!\dp|mux_o2|mux_out [1] & (\dp|mux_o0|Mux6~1_combout  & \ctrl|ctl_ula_code [0]))))

	.dataa(\dp|mux_o2|mux_out [1]),
	.datab(\ctrl|ctl_ula_code [1]),
	.datac(\dp|mux_o0|Mux6~1_combout ),
	.datad(\ctrl|ctl_ula_code [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux7~3 .lut_mask = 16'hC880;
defparam \dp|ula_cmp|mux_comp|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneii_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~4 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~4_combout  = (\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux3~1_combout ))) # (!\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux4~1_combout ))

	.dataa(vcc),
	.datab(\dp|mux_o0|Mux4~1_combout ),
	.datac(\dp|mux_o0|Mux3~1_combout ),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~4 .lut_mask = 16'hF0CC;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneii_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~14 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~14_combout  = (!\dp|mux_o2|mux_out [1] & ((\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux5~1_combout ))) # (!\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux6~1_combout ))))

	.dataa(\dp|mux_o0|Mux6~1_combout ),
	.datab(\dp|mux_o0|Mux5~1_combout ),
	.datac(\dp|mux_o2|mux_out [1]),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~14 .lut_mask = 16'h0C0A;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneii_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~15 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~15_combout  = (!\dp|mux_o2|mux_out [2] & ((\dp|ula_cmp|srl_comp|ShiftRight0~14_combout ) # ((\dp|mux_o2|mux_out [1] & \dp|ula_cmp|sra_comp|ShiftRight0~4_combout ))))

	.dataa(\dp|mux_o2|mux_out [1]),
	.datab(\dp|mux_o2|mux_out [2]),
	.datac(\dp|ula_cmp|sra_comp|ShiftRight0~4_combout ),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~15 .lut_mask = 16'h3320;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N18
cycloneii_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~13 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~13_combout  = (\dp|mux_o2|mux_out [2] & ((\dp|mux_o2|mux_out [1] & ((\dp|ula_cmp|srl_comp|ShiftRight0~12_combout ))) # (!\dp|mux_o2|mux_out [1] & (\dp|ula_cmp|sra_comp|ShiftRight0~3_combout ))))

	.dataa(\dp|mux_o2|mux_out [1]),
	.datab(\dp|mux_o2|mux_out [2]),
	.datac(\dp|ula_cmp|sra_comp|ShiftRight0~3_combout ),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~13 .lut_mask = 16'hC840;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N12
cycloneii_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~23 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~23_combout  = (!\dp|ula_cmp|srl_comp|ShiftRight0~6_combout  & (!\dp|mux_o2|mux_out [3] & ((\dp|ula_cmp|srl_comp|ShiftRight0~15_combout ) # (\dp|ula_cmp|srl_comp|ShiftRight0~13_combout ))))

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~6_combout ),
	.datab(\dp|mux_o2|mux_out [3]),
	.datac(\dp|ula_cmp|srl_comp|ShiftRight0~15_combout ),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~23 .lut_mask = 16'h1110;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux7~0 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux7~0_combout  = (\ctrl|ctl_ula_code [1] & (((\ctrl|ctl_ula_code [0])))) # (!\ctrl|ctl_ula_code [1] & ((\ctrl|ctl_ula_code [0] & ((\dp|ula_cmp|srl_comp|ShiftRight0~23_combout ))) # (!\ctrl|ctl_ula_code [0] & 
// (\dp|ula_cmp|xor_comp|xor_out [1]))))

	.dataa(\dp|ula_cmp|xor_comp|xor_out [1]),
	.datab(\ctrl|ctl_ula_code [1]),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux7~0 .lut_mask = 16'hF2C2;
defparam \dp|ula_cmp|mux_comp|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
cycloneii_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~5 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~5_combout  = (\dp|ula_cmp|srl_comp|ShiftRight0~7_combout  & ((\dp|ula_cmp|srl_comp|ShiftRight0~15_combout ) # ((\dp|ula_cmp|srl_comp|ShiftRight0~13_combout )))) # (!\dp|ula_cmp|srl_comp|ShiftRight0~7_combout  & 
// (((\dp|ula_cmp|ula_in0_9[8]~2_combout ))))

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~15_combout ),
	.datab(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.datac(\dp|ula_cmp|srl_comp|ShiftRight0~7_combout ),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~5 .lut_mask = 16'hFCAC;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N12
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux7~1 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux7~1_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|ula_cmp|mux_comp|Mux7~0_combout  & ((\dp|ula_cmp|sra_comp|ShiftRight0~5_combout ))) # (!\dp|ula_cmp|mux_comp|Mux7~0_combout  & (\dp|ula_cmp|sll_comp|ShiftLeft0~3_combout )))) # 
// (!\ctrl|ctl_ula_code [1] & (((\dp|ula_cmp|mux_comp|Mux7~0_combout ))))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~3_combout ),
	.datab(\ctrl|ctl_ula_code [1]),
	.datac(\dp|ula_cmp|mux_comp|Mux7~0_combout ),
	.datad(\dp|ula_cmp|sra_comp|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux7~1 .lut_mask = 16'hF838;
defparam \dp|ula_cmp|mux_comp|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N30
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux7~4 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux7~4_combout  = (\ctrl|ctl_ula_code [2] & (((\dp|ula_cmp|mux_comp|Mux7~1_combout )))) # (!\ctrl|ctl_ula_code [2] & ((\dp|ula_cmp|mux_comp|Mux7~2_combout ) # ((\dp|ula_cmp|mux_comp|Mux7~3_combout ))))

	.dataa(\ctrl|ctl_ula_code [2]),
	.datab(\dp|ula_cmp|mux_comp|Mux7~2_combout ),
	.datac(\dp|ula_cmp|mux_comp|Mux7~3_combout ),
	.datad(\dp|ula_cmp|mux_comp|Mux7~1_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux7~4 .lut_mask = 16'hFE54;
defparam \dp|ula_cmp|mux_comp|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N22
cycloneii_lcell_comb \dp|mux_i0|Mux6~1 (
// Equation(s):
// \dp|mux_i0|Mux6~1_combout  = (\ctrl|ctl_addr_i0 [0] & ((\dp|mux_i0|Mux6~0_combout  & ((\dp|ula_cmp|mux_comp|Mux7~4_combout ))) # (!\dp|mux_i0|Mux6~0_combout  & (\dp|reg_i1|reg8_out [1])))) # (!\ctrl|ctl_addr_i0 [0] & (((\dp|mux_i0|Mux6~0_combout ))))

	.dataa(\ctrl|ctl_addr_i0 [0]),
	.datab(\dp|reg_i1|reg8_out [1]),
	.datac(\dp|mux_i0|Mux6~0_combout ),
	.datad(\dp|ula_cmp|mux_comp|Mux7~4_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux6~1 .lut_mask = 16'hF858;
defparam \dp|mux_i0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N5
cycloneii_lcell_ff \dp|reg_r2|reg8_out[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_i0|Mux6~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_r2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r2|reg8_out [1]));

// Location: LCFF_X31_Y25_N31
cycloneii_lcell_ff \dp|reg_r1|reg8_out[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_i0|Mux6~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_r1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r1|reg8_out [1]));

// Location: LCCOMB_X31_Y25_N30
cycloneii_lcell_comb \dp|mux_o2|mux_out[1]~3 (
// Equation(s):
// \dp|mux_o2|mux_out[1]~3_combout  = (\dp|mux_o2|mux_out[1]~1_combout  & ((\dp|mux_o2|mux_out[1]~2_combout  & (\dp|reg_r1|reg8_out [1])) # (!\dp|mux_o2|mux_out[1]~2_combout  & ((\dp|reg_RI|reg16_out [1]))))) # (!\dp|mux_o2|mux_out[1]~1_combout  & 
// (!\dp|mux_o2|mux_out[1]~2_combout ))

	.dataa(\dp|mux_o2|mux_out[1]~1_combout ),
	.datab(\dp|mux_o2|mux_out[1]~2_combout ),
	.datac(\dp|reg_r1|reg8_out [1]),
	.datad(\dp|reg_RI|reg16_out [1]),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[1]~3 .lut_mask = 16'hB391;
defparam \dp|mux_o2|mux_out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N4
cycloneii_lcell_comb \dp|mux_o2|mux_out[1] (
// Equation(s):
// \dp|mux_o2|mux_out [1] = (\dp|mux_o2|mux_out[1]~0_combout  & ((\dp|mux_o2|mux_out[1]~3_combout  & ((\dp|reg_r2|reg8_out [1]))) # (!\dp|mux_o2|mux_out[1]~3_combout  & (\dp|reg_r3|reg8_out [1])))) # (!\dp|mux_o2|mux_out[1]~0_combout  & 
// (((\dp|mux_o2|mux_out[1]~3_combout ))))

	.dataa(\dp|reg_r3|reg8_out [1]),
	.datab(\dp|mux_o2|mux_out[1]~0_combout ),
	.datac(\dp|reg_r2|reg8_out [1]),
	.datad(\dp|mux_o2|mux_out[1]~3_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out [1]),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[1] .lut_mask = 16'hF388;
defparam \dp|mux_o2|mux_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N22
cycloneii_lcell_comb \dp|mux_i0|Mux4~9 (
// Equation(s):
// \dp|mux_i0|Mux4~9_combout  = (\ctrl|ctl_addr_i0 [1] & ((\ctrl|ctl_addr_i0 [0]) # ((\dp|md|altsyncram_component|auto_generated|q_a [3])))) # (!\ctrl|ctl_addr_i0 [1] & (!\ctrl|ctl_addr_i0 [0] & (\dp|reg_i0|reg8_out [3])))

	.dataa(\ctrl|ctl_addr_i0 [1]),
	.datab(\ctrl|ctl_addr_i0 [0]),
	.datac(\dp|reg_i0|reg8_out [3]),
	.datad(\dp|md|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~9 .lut_mask = 16'hBA98;
defparam \dp|mux_i0|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N2
cycloneii_lcell_comb \dp|mux_i0|Mux4~1 (
// Equation(s):
// \dp|mux_i0|Mux4~1_combout  = (\ctrl|ctl_ula_code [0] & \ctrl|ctl_ula_code [1])

	.dataa(\ctrl|ctl_ula_code [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrl|ctl_ula_code [1]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~1 .lut_mask = 16'hAA00;
defparam \dp|mux_i0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cycloneii_lcell_comb \dp|mux_i0|Mux4~10 (
// Equation(s):
// \dp|mux_i0|Mux4~10_combout  = (\dp|mux_i0|Mux4~3_combout  & ((\dp|mux_i0|Mux4~4_combout  & ((\dp|ula_cmp|sll_comp|ShiftLeft0~8_combout ))) # (!\dp|mux_i0|Mux4~4_combout  & (\dp|ula_cmp|xor_comp|xor_out [3])))) # (!\dp|mux_i0|Mux4~3_combout  & 
// (((!\dp|mux_i0|Mux4~4_combout ))))

	.dataa(\dp|ula_cmp|xor_comp|xor_out [3]),
	.datab(\dp|ula_cmp|sll_comp|ShiftLeft0~8_combout ),
	.datac(\dp|mux_i0|Mux4~3_combout ),
	.datad(\dp|mux_i0|Mux4~4_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~10 .lut_mask = 16'hC0AF;
defparam \dp|mux_i0|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N12
cycloneii_lcell_comb \dp|mux_i0|Mux4~11 (
// Equation(s):
// \dp|mux_i0|Mux4~11_combout  = (\dp|mux_i0|Mux4~1_combout  & ((\dp|mux_i0|Mux4~10_combout  & ((\dp|ula_cmp|sra_comp|ShiftRight0~8_combout ))) # (!\dp|mux_i0|Mux4~10_combout  & (\dp|ula_cmp|ula_in0_9[8]~2_combout )))) # (!\dp|mux_i0|Mux4~1_combout  & 
// (((\dp|mux_i0|Mux4~10_combout ))))

	.dataa(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.datab(\dp|mux_i0|Mux4~1_combout ),
	.datac(\dp|ula_cmp|sra_comp|ShiftRight0~8_combout ),
	.datad(\dp|mux_i0|Mux4~10_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~11 .lut_mask = 16'hF388;
defparam \dp|mux_i0|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
cycloneii_lcell_comb \dp|mux_i0|Mux4~12 (
// Equation(s):
// \dp|mux_i0|Mux4~12_combout  = (\dp|mux_i0|Mux4~6_combout  & (\dp|ula_cmp|srl_comp|ShiftRight0~18_combout  & (\dp|mux_i0|Mux4~5_combout ))) # (!\dp|mux_i0|Mux4~6_combout  & (((\dp|mux_i0|Mux4~11_combout ) # (!\dp|mux_i0|Mux4~5_combout ))))

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~18_combout ),
	.datab(\dp|mux_i0|Mux4~6_combout ),
	.datac(\dp|mux_i0|Mux4~5_combout ),
	.datad(\dp|mux_i0|Mux4~11_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~12 .lut_mask = 16'hB383;
defparam \dp|mux_i0|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneii_lcell_comb \dp|mux_i0|Mux4~13 (
// Equation(s):
// \dp|mux_i0|Mux4~13_combout  = (\dp|mux_i0|Mux4~0_combout  & (((\dp|mux_i0|Mux4~12_combout )))) # (!\dp|mux_i0|Mux4~0_combout  & ((\dp|mux_i0|Mux4~12_combout  & (\dp|ula_cmp|sra_comp|ShiftRight0~4_combout )) # (!\dp|mux_i0|Mux4~12_combout  & 
// ((\dp|ula_cmp|sra_comp|ShiftRight0~3_combout )))))

	.dataa(\dp|ula_cmp|sra_comp|ShiftRight0~4_combout ),
	.datab(\dp|mux_i0|Mux4~0_combout ),
	.datac(\dp|ula_cmp|sra_comp|ShiftRight0~3_combout ),
	.datad(\dp|mux_i0|Mux4~12_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~13 .lut_mask = 16'hEE30;
defparam \dp|mux_i0|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cycloneii_lcell_comb \dp|mux_i0|Mux4~14 (
// Equation(s):
// \dp|mux_i0|Mux4~14_combout  = (\dp|mux_i0|Mux4~8_combout  & ((\dp|mux_i0|Mux4~7_combout ) # ((\dp|mux_i0|Mux4~13_combout )))) # (!\dp|mux_i0|Mux4~8_combout  & (!\dp|mux_i0|Mux4~7_combout  & (\dp|ula_cmp|sub_comp|Add0~14_combout )))

	.dataa(\dp|mux_i0|Mux4~8_combout ),
	.datab(\dp|mux_i0|Mux4~7_combout ),
	.datac(\dp|ula_cmp|sub_comp|Add0~14_combout ),
	.datad(\dp|mux_i0|Mux4~13_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~14 .lut_mask = 16'hBA98;
defparam \dp|mux_i0|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N0
cycloneii_lcell_comb \dp|mux_i0|Mux4~15 (
// Equation(s):
// \dp|mux_i0|Mux4~15_combout  = (\dp|mux_i0|Mux4~7_combout  & ((\dp|mux_o0|Mux4~1_combout  & ((\dp|mux_o2|mux_out [3]) # (\dp|mux_i0|Mux4~14_combout ))) # (!\dp|mux_o0|Mux4~1_combout  & (\dp|mux_o2|mux_out [3] & \dp|mux_i0|Mux4~14_combout )))) # 
// (!\dp|mux_i0|Mux4~7_combout  & (((\dp|mux_i0|Mux4~14_combout ))))

	.dataa(\dp|mux_i0|Mux4~7_combout ),
	.datab(\dp|mux_o0|Mux4~1_combout ),
	.datac(\dp|mux_o2|mux_out [3]),
	.datad(\dp|mux_i0|Mux4~14_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~15 .lut_mask = 16'hFD80;
defparam \dp|mux_i0|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N22
cycloneii_lcell_comb \dp|mux_i0|Mux4~16 (
// Equation(s):
// \dp|mux_i0|Mux4~16_combout  = (\ctrl|ctl_addr_i0 [0] & ((\dp|mux_i0|Mux4~9_combout  & ((\dp|mux_i0|Mux4~15_combout ))) # (!\dp|mux_i0|Mux4~9_combout  & (\dp|reg_i1|reg8_out [3])))) # (!\ctrl|ctl_addr_i0 [0] & (((\dp|mux_i0|Mux4~9_combout ))))

	.dataa(\ctrl|ctl_addr_i0 [0]),
	.datab(\dp|reg_i1|reg8_out [3]),
	.datac(\dp|mux_i0|Mux4~9_combout ),
	.datad(\dp|mux_i0|Mux4~15_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~16 .lut_mask = 16'hF858;
defparam \dp|mux_i0|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N3
cycloneii_lcell_ff \dp|reg_r2|reg8_out[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_i0|Mux4~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_r2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r2|reg8_out [3]));

// Location: LCCOMB_X30_Y23_N2
cycloneii_lcell_comb \dp|reg_r1|reg8_out[3]~feeder (
// Equation(s):
// \dp|reg_r1|reg8_out[3]~feeder_combout  = \dp|mux_i0|Mux4~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dp|mux_i0|Mux4~16_combout ),
	.cin(gnd),
	.combout(\dp|reg_r1|reg8_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_r1|reg8_out[3]~feeder .lut_mask = 16'hFF00;
defparam \dp|reg_r1|reg8_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N3
cycloneii_lcell_ff \dp|reg_r1|reg8_out[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|reg_r1|reg8_out[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r1|reg8_out [3]));

// Location: LCCOMB_X30_Y23_N8
cycloneii_lcell_comb \dp|mux_o0|Mux4~0 (
// Equation(s):
// \dp|mux_o0|Mux4~0_combout  = (\ctrl|ctl_addr_o0 [0] & ((\ctrl|ctl_addr_o0 [1] & (\dp|reg_r3|reg8_out [3])) # (!\ctrl|ctl_addr_o0 [1] & ((\dp|reg_r1|reg8_out [3])))))

	.dataa(\dp|reg_r3|reg8_out [3]),
	.datab(\dp|reg_r1|reg8_out [3]),
	.datac(\ctrl|ctl_addr_o0 [1]),
	.datad(\ctrl|ctl_addr_o0 [0]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux4~0 .lut_mask = 16'hAC00;
defparam \dp|mux_o0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cycloneii_lcell_comb \dp|mux_o0|Mux4~1 (
// Equation(s):
// \dp|mux_o0|Mux4~1_combout  = (\dp|mux_o0|Mux4~0_combout ) # ((\ctrl|ctl_addr_o0 [1] & (!\ctrl|ctl_addr_o0 [0] & \dp|reg_r2|reg8_out [3])))

	.dataa(\ctrl|ctl_addr_o0 [1]),
	.datab(\ctrl|ctl_addr_o0 [0]),
	.datac(\dp|reg_r2|reg8_out [3]),
	.datad(\dp|mux_o0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux4~1 .lut_mask = 16'hFF20;
defparam \dp|mux_o0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cycloneii_lcell_comb \dp|ula_cmp|xor_comp|xor_out[3] (
// Equation(s):
// \dp|ula_cmp|xor_comp|xor_out [3] = \dp|mux_o0|Mux4~1_combout  $ (\dp|mux_o2|mux_out [3])

	.dataa(vcc),
	.datab(\dp|mux_o0|Mux4~1_combout ),
	.datac(\dp|mux_o2|mux_out [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dp|ula_cmp|xor_comp|xor_out [3]),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|xor_comp|xor_out[3] .lut_mask = 16'h3C3C;
defparam \dp|ula_cmp|xor_comp|xor_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N2
cycloneii_lcell_comb \dp|ula_cmp|xor_comp|xor_out[0] (
// Equation(s):
// \dp|ula_cmp|xor_comp|xor_out [0] = \dp|mux_o0|Mux7~1_combout  $ (\dp|mux_o2|mux_out [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\dp|mux_o0|Mux7~1_combout ),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|xor_comp|xor_out [0]),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|xor_comp|xor_out[0] .lut_mask = 16'h0FF0;
defparam \dp|ula_cmp|xor_comp|xor_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneii_lcell_comb \dp|comp|Equal0~0 (
// Equation(s):
// \dp|comp|Equal0~0_combout  = (!\dp|ula_cmp|xor_comp|xor_out [1] & (!\dp|ula_cmp|xor_comp|xor_out [3] & (!\dp|ula_cmp|xor_comp|xor_out [2] & !\dp|ula_cmp|xor_comp|xor_out [0])))

	.dataa(\dp|ula_cmp|xor_comp|xor_out [1]),
	.datab(\dp|ula_cmp|xor_comp|xor_out [3]),
	.datac(\dp|ula_cmp|xor_comp|xor_out [2]),
	.datad(\dp|ula_cmp|xor_comp|xor_out [0]),
	.cin(gnd),
	.combout(\dp|comp|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|comp|Equal0~0 .lut_mask = 16'h0001;
defparam \dp|comp|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N12
cycloneii_lcell_comb \dp|comp|LessThan0~1 (
// Equation(s):
// \dp|comp|LessThan0~1_cout  = CARRY((!\dp|mux_o0|Mux7~1_combout  & \dp|mux_o2|mux_out [0]))

	.dataa(\dp|mux_o0|Mux7~1_combout ),
	.datab(\dp|mux_o2|mux_out [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\dp|comp|LessThan0~1_cout ));
// synopsys translate_off
defparam \dp|comp|LessThan0~1 .lut_mask = 16'h0044;
defparam \dp|comp|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N14
cycloneii_lcell_comb \dp|comp|LessThan0~3 (
// Equation(s):
// \dp|comp|LessThan0~3_cout  = CARRY((\dp|mux_o0|Mux6~1_combout  & ((!\dp|comp|LessThan0~1_cout ) # (!\dp|mux_o2|mux_out [1]))) # (!\dp|mux_o0|Mux6~1_combout  & (!\dp|mux_o2|mux_out [1] & !\dp|comp|LessThan0~1_cout )))

	.dataa(\dp|mux_o0|Mux6~1_combout ),
	.datab(\dp|mux_o2|mux_out [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|comp|LessThan0~1_cout ),
	.combout(),
	.cout(\dp|comp|LessThan0~3_cout ));
// synopsys translate_off
defparam \dp|comp|LessThan0~3 .lut_mask = 16'h002B;
defparam \dp|comp|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N16
cycloneii_lcell_comb \dp|comp|LessThan0~5 (
// Equation(s):
// \dp|comp|LessThan0~5_cout  = CARRY((\dp|mux_o0|Mux5~1_combout  & (\dp|mux_o2|mux_out [2] & !\dp|comp|LessThan0~3_cout )) # (!\dp|mux_o0|Mux5~1_combout  & ((\dp|mux_o2|mux_out [2]) # (!\dp|comp|LessThan0~3_cout ))))

	.dataa(\dp|mux_o0|Mux5~1_combout ),
	.datab(\dp|mux_o2|mux_out [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|comp|LessThan0~3_cout ),
	.combout(),
	.cout(\dp|comp|LessThan0~5_cout ));
// synopsys translate_off
defparam \dp|comp|LessThan0~5 .lut_mask = 16'h004D;
defparam \dp|comp|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N18
cycloneii_lcell_comb \dp|comp|LessThan0~7 (
// Equation(s):
// \dp|comp|LessThan0~7_cout  = CARRY((\dp|mux_o2|mux_out [3] & (\dp|mux_o0|Mux4~1_combout  & !\dp|comp|LessThan0~5_cout )) # (!\dp|mux_o2|mux_out [3] & ((\dp|mux_o0|Mux4~1_combout ) # (!\dp|comp|LessThan0~5_cout ))))

	.dataa(\dp|mux_o2|mux_out [3]),
	.datab(\dp|mux_o0|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|comp|LessThan0~5_cout ),
	.combout(),
	.cout(\dp|comp|LessThan0~7_cout ));
// synopsys translate_off
defparam \dp|comp|LessThan0~7 .lut_mask = 16'h004D;
defparam \dp|comp|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N20
cycloneii_lcell_comb \dp|comp|LessThan0~9 (
// Equation(s):
// \dp|comp|LessThan0~9_cout  = CARRY((\dp|mux_o2|mux_out [4] & ((!\dp|comp|LessThan0~7_cout ) # (!\dp|mux_o0|Mux3~1_combout ))) # (!\dp|mux_o2|mux_out [4] & (!\dp|mux_o0|Mux3~1_combout  & !\dp|comp|LessThan0~7_cout )))

	.dataa(\dp|mux_o2|mux_out [4]),
	.datab(\dp|mux_o0|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|comp|LessThan0~7_cout ),
	.combout(),
	.cout(\dp|comp|LessThan0~9_cout ));
// synopsys translate_off
defparam \dp|comp|LessThan0~9 .lut_mask = 16'h002B;
defparam \dp|comp|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N22
cycloneii_lcell_comb \dp|comp|LessThan0~11 (
// Equation(s):
// \dp|comp|LessThan0~11_cout  = CARRY((\dp|mux_o0|Mux2~1_combout  & ((!\dp|comp|LessThan0~9_cout ) # (!\dp|mux_o2|mux_out [5]))) # (!\dp|mux_o0|Mux2~1_combout  & (!\dp|mux_o2|mux_out [5] & !\dp|comp|LessThan0~9_cout )))

	.dataa(\dp|mux_o0|Mux2~1_combout ),
	.datab(\dp|mux_o2|mux_out [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|comp|LessThan0~9_cout ),
	.combout(),
	.cout(\dp|comp|LessThan0~11_cout ));
// synopsys translate_off
defparam \dp|comp|LessThan0~11 .lut_mask = 16'h002B;
defparam \dp|comp|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N24
cycloneii_lcell_comb \dp|comp|LessThan0~13 (
// Equation(s):
// \dp|comp|LessThan0~13_cout  = CARRY((\dp|mux_o2|mux_out [6] & ((!\dp|comp|LessThan0~11_cout ) # (!\dp|mux_o0|Mux1~1_combout ))) # (!\dp|mux_o2|mux_out [6] & (!\dp|mux_o0|Mux1~1_combout  & !\dp|comp|LessThan0~11_cout )))

	.dataa(\dp|mux_o2|mux_out [6]),
	.datab(\dp|mux_o0|Mux1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp|comp|LessThan0~11_cout ),
	.combout(),
	.cout(\dp|comp|LessThan0~13_cout ));
// synopsys translate_off
defparam \dp|comp|LessThan0~13 .lut_mask = 16'h002B;
defparam \dp|comp|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N26
cycloneii_lcell_comb \dp|comp|LessThan0~14 (
// Equation(s):
// \dp|comp|LessThan0~14_combout  = (\dp|mux_o0|Mux0~1_combout  & ((\dp|comp|LessThan0~13_cout ) # (!\dp|mux_o2|mux_out [7]))) # (!\dp|mux_o0|Mux0~1_combout  & (\dp|comp|LessThan0~13_cout  & !\dp|mux_o2|mux_out [7]))

	.dataa(vcc),
	.datab(\dp|mux_o0|Mux0~1_combout ),
	.datac(vcc),
	.datad(\dp|mux_o2|mux_out [7]),
	.cin(\dp|comp|LessThan0~13_cout ),
	.combout(\dp|comp|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \dp|comp|LessThan0~14 .lut_mask = 16'hC0FC;
defparam \dp|comp|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N4
cycloneii_lcell_comb \ctrl|Selector23~0 (
// Equation(s):
// \ctrl|Selector23~0_combout  = (\ctrl|state.s_bge~regout  & (((\dp|comp|Equal0~1_combout  & \dp|comp|Equal0~0_combout )) # (!\dp|comp|LessThan0~14_combout )))

	.dataa(\ctrl|state.s_bge~regout ),
	.datab(\dp|comp|Equal0~1_combout ),
	.datac(\dp|comp|Equal0~0_combout ),
	.datad(\dp|comp|LessThan0~14_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector23~0 .lut_mask = 16'h80AA;
defparam \ctrl|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N2
cycloneii_lcell_comb \ctrl|Selector23~3 (
// Equation(s):
// \ctrl|Selector23~3_combout  = (\ctrl|Selector23~2_combout  & (((!\dp|comp|Equal0~0_combout ) # (!\dp|comp|Equal0~1_combout )) # (!\ctrl|state.s_beq~regout )))

	.dataa(\ctrl|Selector23~2_combout ),
	.datab(\ctrl|state.s_beq~regout ),
	.datac(\dp|comp|Equal0~1_combout ),
	.datad(\dp|comp|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector23~3 .lut_mask = 16'h2AAA;
defparam \ctrl|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N0
cycloneii_lcell_comb \ctrl|Selector23~4 (
// Equation(s):
// \ctrl|Selector23~4_combout  = (\ctrl|state.s_ret~regout ) # ((\ctrl|Selector25~0_combout ) # ((\ctrl|Selector23~0_combout ) # (!\ctrl|Selector23~3_combout )))

	.dataa(\ctrl|state.s_ret~regout ),
	.datab(\ctrl|Selector25~0_combout ),
	.datac(\ctrl|Selector23~0_combout ),
	.datad(\ctrl|Selector23~3_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector23~4 .lut_mask = 16'hFEFF;
defparam \ctrl|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N28
cycloneii_lcell_comb \ctrl|ctl_addr_pc[1] (
// Equation(s):
// \ctrl|ctl_addr_pc [1] = (GLOBAL(\ctrl|ctl_addr_pc~0clkctrl_outclk ) & ((\ctrl|Selector23~4_combout ))) # (!GLOBAL(\ctrl|ctl_addr_pc~0clkctrl_outclk ) & (\ctrl|ctl_addr_pc [1]))

	.dataa(vcc),
	.datab(\ctrl|ctl_addr_pc [1]),
	.datac(\ctrl|ctl_addr_pc~0clkctrl_outclk ),
	.datad(\ctrl|Selector23~4_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_addr_pc [1]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_addr_pc[1] .lut_mask = 16'hFC0C;
defparam \ctrl|ctl_addr_pc[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y27_N25
cycloneii_lcell_ff \dp|reg_RP|reg10_out[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|inc_PC|inc_out[6]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_rp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_RP|reg10_out [6]));

// Location: LCCOMB_X32_Y27_N2
cycloneii_lcell_comb \dp|reg_PC|reg10_out~19 (
// Equation(s):
// \dp|reg_PC|reg10_out~19_combout  = (\ctrl|ctl_addr_pc [0] & (((\dp|reg_RI|reg16_out [6]) # (\ctrl|ctl_addr_pc [1])))) # (!\ctrl|ctl_addr_pc [0] & (\dp|inc_PC|inc_out[6]~12_combout  & ((!\ctrl|ctl_addr_pc [1]))))

	.dataa(\ctrl|ctl_addr_pc [0]),
	.datab(\dp|inc_PC|inc_out[6]~12_combout ),
	.datac(\dp|reg_RI|reg16_out [6]),
	.datad(\ctrl|ctl_addr_pc [1]),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~19 .lut_mask = 16'hAAE4;
defparam \dp|reg_PC|reg10_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N0
cycloneii_lcell_comb \dp|reg_PC|reg10_out~20 (
// Equation(s):
// \dp|reg_PC|reg10_out~20_combout  = (\ctrl|ctl_addr_pc [1] & ((\dp|reg_PC|reg10_out~19_combout  & (\dp|add_PC|Add0~12_combout )) # (!\dp|reg_PC|reg10_out~19_combout  & ((\dp|reg_RP|reg10_out [6]))))) # (!\ctrl|ctl_addr_pc [1] & 
// (((\dp|reg_PC|reg10_out~19_combout ))))

	.dataa(\dp|add_PC|Add0~12_combout ),
	.datab(\ctrl|ctl_addr_pc [1]),
	.datac(\dp|reg_RP|reg10_out [6]),
	.datad(\dp|reg_PC|reg10_out~19_combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~20 .lut_mask = 16'hBBC0;
defparam \dp|reg_PC|reg10_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N20
cycloneii_lcell_comb \dp|reg_PC|reg10_out~21 (
// Equation(s):
// \dp|reg_PC|reg10_out~21_combout  = (!\ctrl|ctl_rst_pc~combout  & \dp|reg_PC|reg10_out~20_combout )

	.dataa(vcc),
	.datab(\ctrl|ctl_rst_pc~combout ),
	.datac(vcc),
	.datad(\dp|reg_PC|reg10_out~20_combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~21 .lut_mask = 16'h3300;
defparam \dp|reg_PC|reg10_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N21
cycloneii_lcell_ff \dp|reg_PC|reg10_out[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|reg_PC|reg10_out~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|reg_PC|reg10_out[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_PC|reg10_out [6]));

// Location: LCCOMB_X29_Y27_N0
cycloneii_lcell_comb \dp|reg_PC|reg10_out~16 (
// Equation(s):
// \dp|reg_PC|reg10_out~16_combout  = (\ctrl|ctl_addr_pc [0] & (((\ctrl|ctl_addr_pc [1])))) # (!\ctrl|ctl_addr_pc [0] & ((\ctrl|ctl_addr_pc [1] & (\dp|reg_RP|reg10_out [5])) # (!\ctrl|ctl_addr_pc [1] & ((\dp|inc_PC|inc_out[5]~10_combout )))))

	.dataa(\dp|reg_RP|reg10_out [5]),
	.datab(\dp|inc_PC|inc_out[5]~10_combout ),
	.datac(\ctrl|ctl_addr_pc [0]),
	.datad(\ctrl|ctl_addr_pc [1]),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~16 .lut_mask = 16'hFA0C;
defparam \dp|reg_PC|reg10_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cycloneii_lcell_comb \dp|reg_PC|reg10_out~17 (
// Equation(s):
// \dp|reg_PC|reg10_out~17_combout  = (\ctrl|ctl_addr_pc [0] & ((\dp|reg_PC|reg10_out~16_combout  & (\dp|add_PC|Add0~10_combout )) # (!\dp|reg_PC|reg10_out~16_combout  & ((\dp|reg_RI|reg16_out [5]))))) # (!\ctrl|ctl_addr_pc [0] & 
// (((\dp|reg_PC|reg10_out~16_combout ))))

	.dataa(\dp|add_PC|Add0~10_combout ),
	.datab(\dp|reg_RI|reg16_out [5]),
	.datac(\ctrl|ctl_addr_pc [0]),
	.datad(\dp|reg_PC|reg10_out~16_combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~17 .lut_mask = 16'hAFC0;
defparam \dp|reg_PC|reg10_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N30
cycloneii_lcell_comb \dp|reg_PC|reg10_out~18 (
// Equation(s):
// \dp|reg_PC|reg10_out~18_combout  = (!\ctrl|ctl_rst_pc~combout  & \dp|reg_PC|reg10_out~17_combout )

	.dataa(vcc),
	.datab(\ctrl|ctl_rst_pc~combout ),
	.datac(vcc),
	.datad(\dp|reg_PC|reg10_out~17_combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~18 .lut_mask = 16'h3300;
defparam \dp|reg_PC|reg10_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y27_N31
cycloneii_lcell_ff \dp|reg_PC|reg10_out[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|reg_PC|reg10_out~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|reg_PC|reg10_out[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_PC|reg10_out [5]));

// Location: LCCOMB_X28_Y27_N8
cycloneii_lcell_comb \dp|reg_PC|reg10_out~13 (
// Equation(s):
// \dp|reg_PC|reg10_out~13_combout  = (\ctrl|ctl_addr_pc [0] & ((\dp|reg_RI|reg16_out [4]) # ((\ctrl|ctl_addr_pc [1])))) # (!\ctrl|ctl_addr_pc [0] & (((\dp|inc_PC|inc_out[4]~8_combout  & !\ctrl|ctl_addr_pc [1]))))

	.dataa(\dp|reg_RI|reg16_out [4]),
	.datab(\dp|inc_PC|inc_out[4]~8_combout ),
	.datac(\ctrl|ctl_addr_pc [0]),
	.datad(\ctrl|ctl_addr_pc [1]),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~13 .lut_mask = 16'hF0AC;
defparam \dp|reg_PC|reg10_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N26
cycloneii_lcell_comb \dp|reg_PC|reg10_out~14 (
// Equation(s):
// \dp|reg_PC|reg10_out~14_combout  = (\dp|reg_PC|reg10_out~13_combout  & (((\dp|add_PC|Add0~8_combout ) # (!\ctrl|ctl_addr_pc [1])))) # (!\dp|reg_PC|reg10_out~13_combout  & (\dp|reg_RP|reg10_out [4] & ((\ctrl|ctl_addr_pc [1]))))

	.dataa(\dp|reg_RP|reg10_out [4]),
	.datab(\dp|add_PC|Add0~8_combout ),
	.datac(\dp|reg_PC|reg10_out~13_combout ),
	.datad(\ctrl|ctl_addr_pc [1]),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~14 .lut_mask = 16'hCAF0;
defparam \dp|reg_PC|reg10_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N4
cycloneii_lcell_comb \dp|reg_PC|reg10_out~15 (
// Equation(s):
// \dp|reg_PC|reg10_out~15_combout  = (!\ctrl|ctl_rst_pc~combout  & \dp|reg_PC|reg10_out~14_combout )

	.dataa(vcc),
	.datab(\ctrl|ctl_rst_pc~combout ),
	.datac(vcc),
	.datad(\dp|reg_PC|reg10_out~14_combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~15 .lut_mask = 16'h3300;
defparam \dp|reg_PC|reg10_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y27_N5
cycloneii_lcell_ff \dp|reg_PC|reg10_out[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|reg_PC|reg10_out~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|reg_PC|reg10_out[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_PC|reg10_out [4]));

// Location: LCCOMB_X27_Y27_N16
cycloneii_lcell_comb \ctrl|state~51 (
// Equation(s):
// \ctrl|state~51_combout  = (!\dp|reg_RI|reg16_out [11] & (\dp|reg_RI|reg16_out [15] & (\ctrl|state~50_combout  & \ctrl|state~48_combout )))

	.dataa(\dp|reg_RI|reg16_out [11]),
	.datab(\dp|reg_RI|reg16_out [15]),
	.datac(\ctrl|state~50_combout ),
	.datad(\ctrl|state~48_combout ),
	.cin(gnd),
	.combout(\ctrl|state~51_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~51 .lut_mask = 16'h4000;
defparam \ctrl|state~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y27_N17
cycloneii_lcell_ff \ctrl|state.s_bge1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~51_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_bge1~regout ));

// Location: LCFF_X27_Y27_N11
cycloneii_lcell_ff \ctrl|state.s_bge (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\ctrl|state.s_bge1~regout ),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_bge~regout ));

// Location: LCCOMB_X27_Y27_N8
cycloneii_lcell_comb \ctrl|WideOr21~0 (
// Equation(s):
// \ctrl|WideOr21~0_combout  = (!\ctrl|state.s_delay~regout  & (!\ctrl|state.s_blt~regout  & (!\ctrl|state.s_beq~regout  & !\ctrl|state.s_bge~regout )))

	.dataa(\ctrl|state.s_delay~regout ),
	.datab(\ctrl|state.s_blt~regout ),
	.datac(\ctrl|state.s_beq~regout ),
	.datad(\ctrl|state.s_bge~regout ),
	.cin(gnd),
	.combout(\ctrl|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr21~0 .lut_mask = 16'h0001;
defparam \ctrl|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \ctrl|WideOr21~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ctrl|WideOr21~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ctrl|WideOr21~0clkctrl_outclk ));
// synopsys translate_off
defparam \ctrl|WideOr21~0clkctrl .clock_type = "global clock";
defparam \ctrl|WideOr21~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N10
cycloneii_lcell_comb \ctrl|Selector31~0 (
// Equation(s):
// \ctrl|Selector31~0_combout  = (\dp|reg_RI|reg16_out [10] & ((\ctrl|state.s_bge1~regout ) # ((\ctrl|state.s_beq1~regout ) # (\ctrl|state.s_blt1~regout ))))

	.dataa(\ctrl|state.s_bge1~regout ),
	.datab(\ctrl|state.s_beq1~regout ),
	.datac(\ctrl|state.s_blt1~regout ),
	.datad(\dp|reg_RI|reg16_out [10]),
	.cin(gnd),
	.combout(\ctrl|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector31~0 .lut_mask = 16'hFE00;
defparam \ctrl|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cycloneii_lcell_comb \ctrl|Selector31~1 (
// Equation(s):
// \ctrl|Selector31~1_combout  = (\ctrl|state.s_st~regout  & ((\dp|reg_RI|reg16_out [8]) # ((\ctrl|state.s_out~regout  & \dp|reg_RI|reg16_out [11])))) # (!\ctrl|state.s_st~regout  & (\ctrl|state.s_out~regout  & ((\dp|reg_RI|reg16_out [11]))))

	.dataa(\ctrl|state.s_st~regout ),
	.datab(\ctrl|state.s_out~regout ),
	.datac(\dp|reg_RI|reg16_out [8]),
	.datad(\dp|reg_RI|reg16_out [11]),
	.cin(gnd),
	.combout(\ctrl|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector31~1 .lut_mask = 16'hECA0;
defparam \ctrl|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cycloneii_lcell_comb \ctrl|Selector31~2 (
// Equation(s):
// \ctrl|Selector31~2_combout  = (\ctrl|Selector31~0_combout ) # ((\ctrl|Selector31~1_combout ) # ((\dp|reg_RI|reg16_out [9] & !\ctrl|WideOr20~0_combout )))

	.dataa(\dp|reg_RI|reg16_out [9]),
	.datab(\ctrl|WideOr20~0_combout ),
	.datac(\ctrl|Selector31~0_combout ),
	.datad(\ctrl|Selector31~1_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector31~2 .lut_mask = 16'hFFF2;
defparam \ctrl|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N6
cycloneii_lcell_comb \ctrl|Selector31~3 (
// Equation(s):
// \ctrl|Selector31~3_combout  = (\ctrl|Selector31~2_combout ) # ((!\ctrl|WideOr20~2_combout  & \dp|reg_RI|reg16_out [7]))

	.dataa(\ctrl|WideOr20~2_combout ),
	.datab(\dp|reg_RI|reg16_out [7]),
	.datac(vcc),
	.datad(\ctrl|Selector31~2_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector31~3 .lut_mask = 16'hFF44;
defparam \ctrl|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cycloneii_lcell_comb \ctrl|ctl_addr_o0[1] (
// Equation(s):
// \ctrl|ctl_addr_o0 [1] = (GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & ((\ctrl|Selector31~3_combout ))) # (!GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & (\ctrl|ctl_addr_o0 [1]))

	.dataa(\ctrl|ctl_addr_o0 [1]),
	.datab(vcc),
	.datac(\ctrl|WideOr21~0clkctrl_outclk ),
	.datad(\ctrl|Selector31~3_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_addr_o0 [1]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_addr_o0[1] .lut_mask = 16'hFA0A;
defparam \ctrl|ctl_addr_o0[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N29
cycloneii_lcell_ff \dp|reg_r1|reg8_out[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_i0|Mux0~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_r1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r1|reg8_out [7]));

// Location: LCCOMB_X32_Y24_N28
cycloneii_lcell_comb \dp|mux_o0|Mux0~0 (
// Equation(s):
// \dp|mux_o0|Mux0~0_combout  = (\ctrl|ctl_addr_o0 [0] & ((\ctrl|ctl_addr_o0 [1] & (\dp|reg_r3|reg8_out [7])) # (!\ctrl|ctl_addr_o0 [1] & ((\dp|reg_r1|reg8_out [7])))))

	.dataa(\dp|reg_r3|reg8_out [7]),
	.datab(\dp|reg_r1|reg8_out [7]),
	.datac(\ctrl|ctl_addr_o0 [0]),
	.datad(\ctrl|ctl_addr_o0 [1]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux0~0 .lut_mask = 16'hA0C0;
defparam \dp|mux_o0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cycloneii_lcell_comb \dp|mux_o0|Mux0~1 (
// Equation(s):
// \dp|mux_o0|Mux0~1_combout  = (\dp|mux_o0|Mux0~0_combout ) # ((\dp|reg_r2|reg8_out [7] & (\ctrl|ctl_addr_o0 [1] & !\ctrl|ctl_addr_o0 [0])))

	.dataa(\dp|reg_r2|reg8_out [7]),
	.datab(\ctrl|ctl_addr_o0 [1]),
	.datac(\ctrl|ctl_addr_o0 [0]),
	.datad(\dp|mux_o0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux0~1 .lut_mask = 16'hFF08;
defparam \dp|mux_o0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N4
cycloneii_lcell_comb \dp|ula_cmp|xor_comp|xor_out[7] (
// Equation(s):
// \dp|ula_cmp|xor_comp|xor_out [7] = \dp|mux_o0|Mux0~1_combout  $ (\dp|mux_o2|mux_out [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\dp|mux_o0|Mux0~1_combout ),
	.datad(\dp|mux_o2|mux_out [7]),
	.cin(gnd),
	.combout(\dp|ula_cmp|xor_comp|xor_out [7]),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|xor_comp|xor_out[7] .lut_mask = 16'h0FF0;
defparam \dp|ula_cmp|xor_comp|xor_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N8
cycloneii_lcell_comb \dp|comp|Equal0~1 (
// Equation(s):
// \dp|comp|Equal0~1_combout  = (!\dp|ula_cmp|xor_comp|xor_out [4] & (!\dp|ula_cmp|xor_comp|xor_out [7] & (!\dp|ula_cmp|xor_comp|xor_out [5] & !\dp|ula_cmp|xor_comp|xor_out [6])))

	.dataa(\dp|ula_cmp|xor_comp|xor_out [4]),
	.datab(\dp|ula_cmp|xor_comp|xor_out [7]),
	.datac(\dp|ula_cmp|xor_comp|xor_out [5]),
	.datad(\dp|ula_cmp|xor_comp|xor_out [6]),
	.cin(gnd),
	.combout(\dp|comp|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|comp|Equal0~1 .lut_mask = 16'h0001;
defparam \dp|comp|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N30
cycloneii_lcell_comb \ctrl|Selector25~0 (
// Equation(s):
// \ctrl|Selector25~0_combout  = (\ctrl|state.s_blt~regout  & (\dp|comp|LessThan0~14_combout  & ((!\dp|comp|Equal0~0_combout ) # (!\dp|comp|Equal0~1_combout ))))

	.dataa(\ctrl|state.s_blt~regout ),
	.datab(\dp|comp|Equal0~1_combout ),
	.datac(\dp|comp|Equal0~0_combout ),
	.datad(\dp|comp|LessThan0~14_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector25~0 .lut_mask = 16'h2A00;
defparam \ctrl|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N6
cycloneii_lcell_comb \ctrl|Selector25~1 (
// Equation(s):
// \ctrl|Selector25~1_combout  = (\ctrl|state.s_call~regout ) # ((\ctrl|Selector25~0_combout ) # ((\ctrl|Selector23~0_combout ) # (!\ctrl|Selector23~3_combout )))

	.dataa(\ctrl|state.s_call~regout ),
	.datab(\ctrl|Selector25~0_combout ),
	.datac(\ctrl|Selector23~0_combout ),
	.datad(\ctrl|Selector23~3_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector25~1 .lut_mask = 16'hFEFF;
defparam \ctrl|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N10
cycloneii_lcell_comb \ctrl|ctl_addr_pc[0] (
// Equation(s):
// \ctrl|ctl_addr_pc [0] = (GLOBAL(\ctrl|ctl_addr_pc~0clkctrl_outclk ) & ((\ctrl|Selector25~1_combout ))) # (!GLOBAL(\ctrl|ctl_addr_pc~0clkctrl_outclk ) & (\ctrl|ctl_addr_pc [0]))

	.dataa(\ctrl|ctl_addr_pc [0]),
	.datab(vcc),
	.datac(\ctrl|ctl_addr_pc~0clkctrl_outclk ),
	.datad(\ctrl|Selector25~1_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_addr_pc [0]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_addr_pc[0] .lut_mask = 16'hFA0A;
defparam \ctrl|ctl_addr_pc[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N28
cycloneii_lcell_comb \dp|reg_PC|reg10_out~10 (
// Equation(s):
// \dp|reg_PC|reg10_out~10_combout  = (\ctrl|ctl_addr_pc [1] & ((\dp|reg_RP|reg10_out [3]) # ((\ctrl|ctl_addr_pc [0])))) # (!\ctrl|ctl_addr_pc [1] & (((\dp|inc_PC|inc_out[3]~6_combout  & !\ctrl|ctl_addr_pc [0]))))

	.dataa(\dp|reg_RP|reg10_out [3]),
	.datab(\dp|inc_PC|inc_out[3]~6_combout ),
	.datac(\ctrl|ctl_addr_pc [1]),
	.datad(\ctrl|ctl_addr_pc [0]),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~10 .lut_mask = 16'hF0AC;
defparam \dp|reg_PC|reg10_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N18
cycloneii_lcell_comb \dp|reg_PC|reg10_out~11 (
// Equation(s):
// \dp|reg_PC|reg10_out~11_combout  = (\ctrl|ctl_addr_pc [0] & ((\dp|reg_PC|reg10_out~10_combout  & ((\dp|add_PC|Add0~6_combout ))) # (!\dp|reg_PC|reg10_out~10_combout  & (\dp|reg_RI|reg16_out [3])))) # (!\ctrl|ctl_addr_pc [0] & 
// (((\dp|reg_PC|reg10_out~10_combout ))))

	.dataa(\dp|reg_RI|reg16_out [3]),
	.datab(\dp|add_PC|Add0~6_combout ),
	.datac(\ctrl|ctl_addr_pc [0]),
	.datad(\dp|reg_PC|reg10_out~10_combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~11 .lut_mask = 16'hCFA0;
defparam \dp|reg_PC|reg10_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N14
cycloneii_lcell_comb \dp|reg_PC|reg10_out~12 (
// Equation(s):
// \dp|reg_PC|reg10_out~12_combout  = (!\ctrl|ctl_rst_pc~combout  & \dp|reg_PC|reg10_out~11_combout )

	.dataa(vcc),
	.datab(\ctrl|ctl_rst_pc~combout ),
	.datac(vcc),
	.datad(\dp|reg_PC|reg10_out~11_combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~12 .lut_mask = 16'h3300;
defparam \dp|reg_PC|reg10_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y27_N15
cycloneii_lcell_ff \dp|reg_PC|reg10_out[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|reg_PC|reg10_out~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|reg_PC|reg10_out[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_PC|reg10_out [3]));

// Location: LCCOMB_X28_Y27_N20
cycloneii_lcell_comb \dp|reg_PC|reg10_out~7 (
// Equation(s):
// \dp|reg_PC|reg10_out~7_combout  = (\ctrl|ctl_addr_pc [0] & (((\dp|reg_RI|reg16_out [2]) # (\ctrl|ctl_addr_pc [1])))) # (!\ctrl|ctl_addr_pc [0] & (\dp|inc_PC|inc_out[2]~4_combout  & ((!\ctrl|ctl_addr_pc [1]))))

	.dataa(\dp|inc_PC|inc_out[2]~4_combout ),
	.datab(\dp|reg_RI|reg16_out [2]),
	.datac(\ctrl|ctl_addr_pc [0]),
	.datad(\ctrl|ctl_addr_pc [1]),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~7 .lut_mask = 16'hF0CA;
defparam \dp|reg_PC|reg10_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N10
cycloneii_lcell_comb \dp|reg_PC|reg10_out~8 (
// Equation(s):
// \dp|reg_PC|reg10_out~8_combout  = (\dp|reg_PC|reg10_out~7_combout  & ((\dp|add_PC|Add0~4_combout ) # ((!\ctrl|ctl_addr_pc [1])))) # (!\dp|reg_PC|reg10_out~7_combout  & (((\dp|reg_RP|reg10_out [2] & \ctrl|ctl_addr_pc [1]))))

	.dataa(\dp|add_PC|Add0~4_combout ),
	.datab(\dp|reg_RP|reg10_out [2]),
	.datac(\dp|reg_PC|reg10_out~7_combout ),
	.datad(\ctrl|ctl_addr_pc [1]),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~8 .lut_mask = 16'hACF0;
defparam \dp|reg_PC|reg10_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N16
cycloneii_lcell_comb \dp|reg_PC|reg10_out~9 (
// Equation(s):
// \dp|reg_PC|reg10_out~9_combout  = (!\ctrl|ctl_rst_pc~combout  & \dp|reg_PC|reg10_out~8_combout )

	.dataa(vcc),
	.datab(\ctrl|ctl_rst_pc~combout ),
	.datac(vcc),
	.datad(\dp|reg_PC|reg10_out~8_combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~9 .lut_mask = 16'h3300;
defparam \dp|reg_PC|reg10_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y27_N17
cycloneii_lcell_ff \dp|reg_PC|reg10_out[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|reg_PC|reg10_out~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|reg_PC|reg10_out[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_PC|reg10_out [2]));

// Location: LCCOMB_X29_Y27_N8
cycloneii_lcell_comb \dp|reg_PC|reg10_out~4 (
// Equation(s):
// \dp|reg_PC|reg10_out~4_combout  = (\ctrl|ctl_addr_pc [0] & (((\ctrl|ctl_addr_pc [1])))) # (!\ctrl|ctl_addr_pc [0] & ((\ctrl|ctl_addr_pc [1] & (\dp|reg_RP|reg10_out [1])) # (!\ctrl|ctl_addr_pc [1] & ((\dp|inc_PC|inc_out[1]~2_combout )))))

	.dataa(\dp|reg_RP|reg10_out [1]),
	.datab(\dp|inc_PC|inc_out[1]~2_combout ),
	.datac(\ctrl|ctl_addr_pc [0]),
	.datad(\ctrl|ctl_addr_pc [1]),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~4 .lut_mask = 16'hFA0C;
defparam \dp|reg_PC|reg10_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cycloneii_lcell_comb \dp|reg_PC|reg10_out~5 (
// Equation(s):
// \dp|reg_PC|reg10_out~5_combout  = (\dp|reg_PC|reg10_out~4_combout  & ((\dp|add_PC|Add0~2_combout ) # ((!\ctrl|ctl_addr_pc [0])))) # (!\dp|reg_PC|reg10_out~4_combout  & (((\dp|reg_RI|reg16_out [1] & \ctrl|ctl_addr_pc [0]))))

	.dataa(\dp|add_PC|Add0~2_combout ),
	.datab(\dp|reg_RI|reg16_out [1]),
	.datac(\dp|reg_PC|reg10_out~4_combout ),
	.datad(\ctrl|ctl_addr_pc [0]),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~5 .lut_mask = 16'hACF0;
defparam \dp|reg_PC|reg10_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cycloneii_lcell_comb \dp|reg_PC|reg10_out~6 (
// Equation(s):
// \dp|reg_PC|reg10_out~6_combout  = (!\ctrl|ctl_rst_pc~combout  & \dp|reg_PC|reg10_out~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|ctl_rst_pc~combout ),
	.datad(\dp|reg_PC|reg10_out~5_combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~6 .lut_mask = 16'h0F00;
defparam \dp|reg_PC|reg10_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y27_N5
cycloneii_lcell_ff \dp|reg_PC|reg10_out[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|reg_PC|reg10_out~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|reg_PC|reg10_out[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_PC|reg10_out [1]));

// Location: LCCOMB_X27_Y27_N20
cycloneii_lcell_comb \ctrl|state~77 (
// Equation(s):
// \ctrl|state~77_combout  = (!\dp|reg_RI|reg16_out [14] & (!\dp|reg_RI|reg16_out [13] & (\dp|reg_RI|reg16_out [11] & \ctrl|state~49_combout )))

	.dataa(\dp|reg_RI|reg16_out [14]),
	.datab(\dp|reg_RI|reg16_out [13]),
	.datac(\dp|reg_RI|reg16_out [11]),
	.datad(\ctrl|state~49_combout ),
	.cin(gnd),
	.combout(\ctrl|state~77_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~77 .lut_mask = 16'h1000;
defparam \ctrl|state~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y27_N21
cycloneii_lcell_ff \ctrl|state.s_blt1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~77_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_blt1~regout ));

// Location: LCFF_X27_Y27_N27
cycloneii_lcell_ff \ctrl|state.s_blt (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\ctrl|state.s_blt1~regout ),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_blt~regout ));

// Location: LCCOMB_X27_Y27_N4
cycloneii_lcell_comb \ctrl|WideOr2~0 (
// Equation(s):
// \ctrl|WideOr2~0_combout  = (!\ctrl|state.s_blt~regout  & (!\ctrl|state.s_beq~regout  & !\ctrl|state.s_bge~regout ))

	.dataa(vcc),
	.datab(\ctrl|state.s_blt~regout ),
	.datac(\ctrl|state.s_beq~regout ),
	.datad(\ctrl|state.s_bge~regout ),
	.cin(gnd),
	.combout(\ctrl|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr2~0 .lut_mask = 16'h0003;
defparam \ctrl|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneii_clkctrl \ctrl|WideOr2~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ctrl|WideOr2~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ctrl|WideOr2~0clkctrl_outclk ));
// synopsys translate_off
defparam \ctrl|WideOr2~0clkctrl .clock_type = "global clock";
defparam \ctrl|WideOr2~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N22
cycloneii_lcell_comb \ctrl|ctl_rst_pc (
// Equation(s):
// \ctrl|ctl_rst_pc~combout  = (GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & ((!\ctrl|state.init~regout ))) # (!GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & (\ctrl|ctl_rst_pc~combout ))

	.dataa(vcc),
	.datab(\ctrl|ctl_rst_pc~combout ),
	.datac(\ctrl|state.init~regout ),
	.datad(\ctrl|WideOr2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ctrl|ctl_rst_pc~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_rst_pc .lut_mask = 16'h0FCC;
defparam \ctrl|ctl_rst_pc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cycloneii_lcell_comb \dp|reg_PC|reg10_out~0 (
// Equation(s):
// \dp|reg_PC|reg10_out~0_combout  = (\ctrl|ctl_addr_pc [0] & ((\dp|reg_RI|reg16_out [0]) # ((\ctrl|ctl_addr_pc [1])))) # (!\ctrl|ctl_addr_pc [0] & (((\dp|inc_PC|inc_out[0]~0_combout  & !\ctrl|ctl_addr_pc [1]))))

	.dataa(\dp|reg_RI|reg16_out [0]),
	.datab(\dp|inc_PC|inc_out[0]~0_combout ),
	.datac(\ctrl|ctl_addr_pc [0]),
	.datad(\ctrl|ctl_addr_pc [1]),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~0 .lut_mask = 16'hF0AC;
defparam \dp|reg_PC|reg10_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cycloneii_lcell_comb \dp|reg_PC|reg10_out~1 (
// Equation(s):
// \dp|reg_PC|reg10_out~1_combout  = (\ctrl|ctl_addr_pc [1] & ((\dp|reg_PC|reg10_out~0_combout  & ((\dp|add_PC|Add0~0_combout ))) # (!\dp|reg_PC|reg10_out~0_combout  & (\dp|reg_RP|reg10_out [0])))) # (!\ctrl|ctl_addr_pc [1] & 
// (((\dp|reg_PC|reg10_out~0_combout ))))

	.dataa(\dp|reg_RP|reg10_out [0]),
	.datab(\dp|add_PC|Add0~0_combout ),
	.datac(\ctrl|ctl_addr_pc [1]),
	.datad(\dp|reg_PC|reg10_out~0_combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~1 .lut_mask = 16'hCFA0;
defparam \dp|reg_PC|reg10_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cycloneii_lcell_comb \dp|reg_PC|reg10_out~2 (
// Equation(s):
// \dp|reg_PC|reg10_out~2_combout  = (!\ctrl|ctl_rst_pc~combout  & \dp|reg_PC|reg10_out~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|ctl_rst_pc~combout ),
	.datad(\dp|reg_PC|reg10_out~1_combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~2 .lut_mask = 16'h0F00;
defparam \dp|reg_PC|reg10_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y26_N1
cycloneii_lcell_ff \dp|reg_PC|reg10_out[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|reg_PC|reg10_out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|reg_PC|reg10_out[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_PC|reg10_out [0]));

// Location: LCCOMB_X29_Y26_N0
cycloneii_lcell_comb \ctrl|state~50 (
// Equation(s):
// \ctrl|state~50_combout  = (\dp|reg_RI|reg16_out [12] & \ctrl|state.decoder~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\dp|reg_RI|reg16_out [12]),
	.datad(\ctrl|state.decoder~regout ),
	.cin(gnd),
	.combout(\ctrl|state~50_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~50 .lut_mask = 16'hF000;
defparam \ctrl|state~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N2
cycloneii_lcell_comb \ctrl|Selector0~0 (
// Equation(s):
// \ctrl|Selector0~0_combout  = (\dp|reg_RI|reg16_out [11] & ((\dp|reg_RI|reg16_out [14] & (\dp|reg_RI|reg16_out [13])) # (!\dp|reg_RI|reg16_out [14] & (!\dp|reg_RI|reg16_out [13] & \dp|reg_RI|reg16_out [15]))))

	.dataa(\dp|reg_RI|reg16_out [14]),
	.datab(\dp|reg_RI|reg16_out [13]),
	.datac(\dp|reg_RI|reg16_out [15]),
	.datad(\dp|reg_RI|reg16_out [11]),
	.cin(gnd),
	.combout(\ctrl|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector0~0 .lut_mask = 16'h9800;
defparam \ctrl|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N14
cycloneii_lcell_comb \ctrl|Selector0~1 (
// Equation(s):
// \ctrl|Selector0~1_combout  = (((\ctrl|state~50_combout  & \ctrl|Selector0~0_combout )) # (!\ctrl|state.init~regout )) # (!\ctrl|WideOr21~0_combout )

	.dataa(\ctrl|WideOr21~0_combout ),
	.datab(\ctrl|state.init~regout ),
	.datac(\ctrl|state~50_combout ),
	.datad(\ctrl|Selector0~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector0~1 .lut_mask = 16'hF777;
defparam \ctrl|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y27_N15
cycloneii_lcell_ff \ctrl|state.fetch (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|Selector0~1_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.fetch~regout ));

// Location: LCCOMB_X27_Y24_N16
cycloneii_lcell_comb \ctrl|ctl_ld_ri (
// Equation(s):
// \ctrl|ctl_ld_ri~combout  = (GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & (\ctrl|state.fetch~regout )) # (!GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & ((\ctrl|ctl_ld_ri~combout )))

	.dataa(vcc),
	.datab(\ctrl|state.fetch~regout ),
	.datac(\ctrl|ctl_ld_ri~combout ),
	.datad(\ctrl|WideOr2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_ri~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_ri .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_ld_ri .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cycloneii_lcell_comb \ctrl|state~56 (
// Equation(s):
// \ctrl|state~56_combout  = (!\dp|reg_RI|reg16_out [14] & (\dp|reg_RI|reg16_out [13] & (!\dp|reg_RI|reg16_out [15] & \ctrl|state~53_combout )))

	.dataa(\dp|reg_RI|reg16_out [14]),
	.datab(\dp|reg_RI|reg16_out [13]),
	.datac(\dp|reg_RI|reg16_out [15]),
	.datad(\ctrl|state~53_combout ),
	.cin(gnd),
	.combout(\ctrl|state~56_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~56 .lut_mask = 16'h0400;
defparam \ctrl|state~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N15
cycloneii_lcell_ff \ctrl|state.s_addi (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~56_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_addi~regout ));

// Location: LCCOMB_X29_Y26_N16
cycloneii_lcell_comb \ctrl|state~57 (
// Equation(s):
// \ctrl|state~57_combout  = (!\dp|reg_RI|reg16_out [14] & (\dp|reg_RI|reg16_out [13] & (!\dp|reg_RI|reg16_out [15] & \ctrl|state~50_combout )))

	.dataa(\dp|reg_RI|reg16_out [14]),
	.datab(\dp|reg_RI|reg16_out [13]),
	.datac(\dp|reg_RI|reg16_out [15]),
	.datad(\ctrl|state~50_combout ),
	.cin(gnd),
	.combout(\ctrl|state~57_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~57 .lut_mask = 16'h0400;
defparam \ctrl|state~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N17
cycloneii_lcell_ff \ctrl|state.s_andi (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~57_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_andi~regout ));

// Location: LCCOMB_X29_Y26_N26
cycloneii_lcell_comb \ctrl|state~58 (
// Equation(s):
// \ctrl|state~58_combout  = (\dp|reg_RI|reg16_out [14] & (!\dp|reg_RI|reg16_out [13] & (!\dp|reg_RI|reg16_out [15] & \ctrl|state~53_combout )))

	.dataa(\dp|reg_RI|reg16_out [14]),
	.datab(\dp|reg_RI|reg16_out [13]),
	.datac(\dp|reg_RI|reg16_out [15]),
	.datad(\ctrl|state~53_combout ),
	.cin(gnd),
	.combout(\ctrl|state~58_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~58 .lut_mask = 16'h0200;
defparam \ctrl|state~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N27
cycloneii_lcell_ff \ctrl|state.s_ori (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|state~58_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|state.s_ori~regout ));

// Location: LCCOMB_X29_Y26_N18
cycloneii_lcell_comb \ctrl|WideOr20~0 (
// Equation(s):
// \ctrl|WideOr20~0_combout  = (!\ctrl|state.s_xori~regout  & (!\ctrl|state.s_addi~regout  & (!\ctrl|state.s_andi~regout  & !\ctrl|state.s_ori~regout )))

	.dataa(\ctrl|state.s_xori~regout ),
	.datab(\ctrl|state.s_addi~regout ),
	.datac(\ctrl|state.s_andi~regout ),
	.datad(\ctrl|state.s_ori~regout ),
	.cin(gnd),
	.combout(\ctrl|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr20~0 .lut_mask = 16'h0001;
defparam \ctrl|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cycloneii_lcell_comb \ctrl|WideOr20 (
// Equation(s):
// \ctrl|WideOr20~combout  = (\ctrl|state.s_ld~regout ) # (((\ctrl|state.s_st~regout ) # (!\ctrl|WideOr20~2_combout )) # (!\ctrl|WideOr20~0_combout ))

	.dataa(\ctrl|state.s_ld~regout ),
	.datab(\ctrl|WideOr20~0_combout ),
	.datac(\ctrl|state.s_st~regout ),
	.datad(\ctrl|WideOr20~2_combout ),
	.cin(gnd),
	.combout(\ctrl|WideOr20~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr20 .lut_mask = 16'hFBFF;
defparam \ctrl|WideOr20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cycloneii_lcell_comb \ctrl|ctl_addr_i0[1] (
// Equation(s):
// \ctrl|ctl_addr_i0 [1] = (GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & (\ctrl|WideOr20~combout )) # (!GLOBAL(\ctrl|WideOr21~0clkctrl_outclk ) & ((\ctrl|ctl_addr_i0 [1])))

	.dataa(vcc),
	.datab(\ctrl|WideOr20~combout ),
	.datac(\ctrl|ctl_addr_i0 [1]),
	.datad(\ctrl|WideOr21~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ctrl|ctl_addr_i0 [1]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_addr_i0[1] .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_addr_i0[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_i0[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_i0~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_i0[0]));
// synopsys translate_off
defparam \data_i0[0]~I .input_async_reset = "none";
defparam \data_i0[0]~I .input_power_up = "low";
defparam \data_i0[0]~I .input_register_mode = "none";
defparam \data_i0[0]~I .input_sync_reset = "none";
defparam \data_i0[0]~I .oe_async_reset = "none";
defparam \data_i0[0]~I .oe_power_up = "low";
defparam \data_i0[0]~I .oe_register_mode = "none";
defparam \data_i0[0]~I .oe_sync_reset = "none";
defparam \data_i0[0]~I .operation_mode = "input";
defparam \data_i0[0]~I .output_async_reset = "none";
defparam \data_i0[0]~I .output_power_up = "low";
defparam \data_i0[0]~I .output_register_mode = "none";
defparam \data_i0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X33_Y24_N3
cycloneii_lcell_ff \dp|reg_i0|reg8_out[0] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_i0~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_i0|reg8_out [0]));

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_i1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_i1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_i1[0]));
// synopsys translate_off
defparam \data_i1[0]~I .input_async_reset = "none";
defparam \data_i1[0]~I .input_power_up = "low";
defparam \data_i1[0]~I .input_register_mode = "none";
defparam \data_i1[0]~I .input_sync_reset = "none";
defparam \data_i1[0]~I .oe_async_reset = "none";
defparam \data_i1[0]~I .oe_power_up = "low";
defparam \data_i1[0]~I .oe_register_mode = "none";
defparam \data_i1[0]~I .oe_sync_reset = "none";
defparam \data_i1[0]~I .operation_mode = "input";
defparam \data_i1[0]~I .output_async_reset = "none";
defparam \data_i1[0]~I .output_power_up = "low";
defparam \data_i1[0]~I .output_register_mode = "none";
defparam \data_i1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N28
cycloneii_lcell_comb \dp|reg_i1|reg8_out[0]~feeder (
// Equation(s):
// \dp|reg_i1|reg8_out[0]~feeder_combout  = \data_i1~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_i1~combout [0]),
	.cin(gnd),
	.combout(\dp|reg_i1|reg8_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_i1|reg8_out[0]~feeder .lut_mask = 16'hFF00;
defparam \dp|reg_i1|reg8_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N29
cycloneii_lcell_ff \dp|reg_i1|reg8_out[0] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\dp|reg_i1|reg8_out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_i1|reg8_out [0]));

// Location: LCCOMB_X33_Y24_N2
cycloneii_lcell_comb \dp|mux_i0|Mux7~0 (
// Equation(s):
// \dp|mux_i0|Mux7~0_combout  = (\ctrl|ctl_addr_i0 [1] & (\ctrl|ctl_addr_i0 [0])) # (!\ctrl|ctl_addr_i0 [1] & ((\ctrl|ctl_addr_i0 [0] & ((\dp|reg_i1|reg8_out [0]))) # (!\ctrl|ctl_addr_i0 [0] & (\dp|reg_i0|reg8_out [0]))))

	.dataa(\ctrl|ctl_addr_i0 [1]),
	.datab(\ctrl|ctl_addr_i0 [0]),
	.datac(\dp|reg_i0|reg8_out [0]),
	.datad(\dp|reg_i1|reg8_out [0]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux7~0 .lut_mask = 16'hDC98;
defparam \dp|mux_i0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux8~3 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux8~3_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|mux_o2|mux_out [0] & ((\ctrl|ctl_ula_code [0]) # (\dp|mux_o0|Mux7~1_combout ))) # (!\dp|mux_o2|mux_out [0] & (\ctrl|ctl_ula_code [0] & \dp|mux_o0|Mux7~1_combout ))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\dp|mux_o2|mux_out [0]),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(\dp|mux_o0|Mux7~1_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux8~3 .lut_mask = 16'hA880;
defparam \dp|ula_cmp|mux_comp|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneii_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~1 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~1_combout  = (!\dp|mux_o2|mux_out [3] & (!\dp|mux_o2|mux_out [2] & (\dp|ula_cmp|sll_comp|ShiftLeft0~0_combout  & !\dp|ula_cmp|srl_comp|ShiftRight0~6_combout )))

	.dataa(\dp|mux_o2|mux_out [3]),
	.datab(\dp|mux_o2|mux_out [2]),
	.datac(\dp|ula_cmp|sll_comp|ShiftLeft0~0_combout ),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~1 .lut_mask = 16'h0010;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneii_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~10 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~10_combout  = (!\dp|mux_o2|mux_out [1] & ((\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux6~1_combout ))) # (!\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux7~1_combout ))))

	.dataa(\dp|mux_o2|mux_out [1]),
	.datab(\dp|mux_o0|Mux7~1_combout ),
	.datac(\dp|mux_o0|Mux6~1_combout ),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~10 .lut_mask = 16'h5044;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneii_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~11 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~11_combout  = (!\dp|mux_o2|mux_out [2] & ((\dp|ula_cmp|srl_comp|ShiftRight0~10_combout ) # ((\dp|mux_o2|mux_out [1] & \dp|ula_cmp|sra_comp|ShiftRight0~1_combout ))))

	.dataa(\dp|mux_o2|mux_out [1]),
	.datab(\dp|mux_o2|mux_out [2]),
	.datac(\dp|ula_cmp|sra_comp|ShiftRight0~1_combout ),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~11 .lut_mask = 16'h3320;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N4
cycloneii_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~8 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~8_combout  = (\dp|mux_o2|mux_out [1] & ((\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux0~1_combout ))) # (!\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux1~1_combout ))))

	.dataa(\dp|mux_o0|Mux1~1_combout ),
	.datab(\dp|mux_o2|mux_out [0]),
	.datac(\dp|mux_o0|Mux0~1_combout ),
	.datad(\dp|mux_o2|mux_out [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~8 .lut_mask = 16'hE200;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneii_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~9 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~9_combout  = (\dp|mux_o2|mux_out [2] & ((\dp|ula_cmp|srl_comp|ShiftRight0~8_combout ) # ((!\dp|mux_o2|mux_out [1] & \dp|ula_cmp|sra_comp|ShiftRight0~0_combout ))))

	.dataa(\dp|mux_o2|mux_out [1]),
	.datab(\dp|ula_cmp|sra_comp|ShiftRight0~0_combout ),
	.datac(\dp|mux_o2|mux_out [2]),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~9 .lut_mask = 16'hF040;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneii_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~22 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~22_combout  = (!\dp|mux_o2|mux_out [3] & (!\dp|ula_cmp|srl_comp|ShiftRight0~6_combout  & ((\dp|ula_cmp|srl_comp|ShiftRight0~11_combout ) # (\dp|ula_cmp|srl_comp|ShiftRight0~9_combout ))))

	.dataa(\dp|mux_o2|mux_out [3]),
	.datab(\dp|ula_cmp|srl_comp|ShiftRight0~11_combout ),
	.datac(\dp|ula_cmp|srl_comp|ShiftRight0~6_combout ),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~22 .lut_mask = 16'h0504;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux8~0 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux8~0_combout  = (\ctrl|ctl_ula_code [1] & (\ctrl|ctl_ula_code [0])) # (!\ctrl|ctl_ula_code [1] & ((\ctrl|ctl_ula_code [0] & ((\dp|ula_cmp|srl_comp|ShiftRight0~22_combout ))) # (!\ctrl|ctl_ula_code [0] & (\dp|ula_cmp|xor_comp|xor_out 
// [0]))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\ctrl|ctl_ula_code [0]),
	.datac(\dp|ula_cmp|xor_comp|xor_out [0]),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux8~0 .lut_mask = 16'hDC98;
defparam \dp|ula_cmp|mux_comp|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneii_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~2 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~2_combout  = (\dp|ula_cmp|srl_comp|ShiftRight0~7_combout  & ((\dp|ula_cmp|srl_comp|ShiftRight0~9_combout ) # ((\dp|ula_cmp|srl_comp|ShiftRight0~11_combout )))) # (!\dp|ula_cmp|srl_comp|ShiftRight0~7_combout  & 
// (((\dp|ula_cmp|ula_in0_9[8]~2_combout ))))

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~7_combout ),
	.datab(\dp|ula_cmp|srl_comp|ShiftRight0~9_combout ),
	.datac(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~2 .lut_mask = 16'hFAD8;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux8~1 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux8~1_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|ula_cmp|mux_comp|Mux8~0_combout  & ((\dp|ula_cmp|sra_comp|ShiftRight0~2_combout ))) # (!\dp|ula_cmp|mux_comp|Mux8~0_combout  & (\dp|ula_cmp|sll_comp|ShiftLeft0~1_combout )))) # 
// (!\ctrl|ctl_ula_code [1] & (((\dp|ula_cmp|mux_comp|Mux8~0_combout ))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\dp|ula_cmp|sll_comp|ShiftLeft0~1_combout ),
	.datac(\dp|ula_cmp|mux_comp|Mux8~0_combout ),
	.datad(\dp|ula_cmp|sra_comp|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux8~1 .lut_mask = 16'hF858;
defparam \dp|ula_cmp|mux_comp|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneii_lcell_comb \dp|ula_cmp|mux_comp|Mux8~4 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux8~4_combout  = (\ctrl|ctl_ula_code [2] & (((\dp|ula_cmp|mux_comp|Mux8~1_combout )))) # (!\ctrl|ctl_ula_code [2] & ((\dp|ula_cmp|mux_comp|Mux8~2_combout ) # ((\dp|ula_cmp|mux_comp|Mux8~3_combout ))))

	.dataa(\dp|ula_cmp|mux_comp|Mux8~2_combout ),
	.datab(\ctrl|ctl_ula_code [2]),
	.datac(\dp|ula_cmp|mux_comp|Mux8~3_combout ),
	.datad(\dp|ula_cmp|mux_comp|Mux8~1_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux8~4 .lut_mask = 16'hFE32;
defparam \dp|ula_cmp|mux_comp|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneii_lcell_comb \dp|mux_i0|Mux7~1 (
// Equation(s):
// \dp|mux_i0|Mux7~1_combout  = (\ctrl|ctl_addr_i0 [1] & ((\dp|mux_i0|Mux7~0_combout  & ((\dp|ula_cmp|mux_comp|Mux8~4_combout ))) # (!\dp|mux_i0|Mux7~0_combout  & (\dp|md|altsyncram_component|auto_generated|q_a [0])))) # (!\ctrl|ctl_addr_i0 [1] & 
// (((\dp|mux_i0|Mux7~0_combout ))))

	.dataa(\dp|md|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ctrl|ctl_addr_i0 [1]),
	.datac(\dp|mux_i0|Mux7~0_combout ),
	.datad(\dp|ula_cmp|mux_comp|Mux8~4_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux7~1 .lut_mask = 16'hF838;
defparam \dp|mux_i0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N1
cycloneii_lcell_ff \dp|reg_r2|reg8_out[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_i0|Mux7~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_r2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r2|reg8_out [0]));

// Location: LCFF_X31_Y26_N29
cycloneii_lcell_ff \dp|reg_r3|reg8_out[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_i0|Mux7~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_r3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r3|reg8_out [0]));

// Location: LCFF_X30_Y23_N29
cycloneii_lcell_ff \dp|reg_r1|reg8_out[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_i0|Mux7~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_r1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_r1|reg8_out [0]));

// Location: LCCOMB_X31_Y26_N26
cycloneii_lcell_comb \dp|mux_o0|Mux7~0 (
// Equation(s):
// \dp|mux_o0|Mux7~0_combout  = (\ctrl|ctl_addr_o0 [0] & ((\ctrl|ctl_addr_o0 [1] & (\dp|reg_r3|reg8_out [0])) # (!\ctrl|ctl_addr_o0 [1] & ((\dp|reg_r1|reg8_out [0])))))

	.dataa(\ctrl|ctl_addr_o0 [0]),
	.datab(\dp|reg_r3|reg8_out [0]),
	.datac(\dp|reg_r1|reg8_out [0]),
	.datad(\ctrl|ctl_addr_o0 [1]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux7~0 .lut_mask = 16'h88A0;
defparam \dp|mux_o0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cycloneii_lcell_comb \dp|mux_o0|Mux7~1 (
// Equation(s):
// \dp|mux_o0|Mux7~1_combout  = (\dp|mux_o0|Mux7~0_combout ) # ((\ctrl|ctl_addr_o0 [1] & (\dp|reg_r2|reg8_out [0] & !\ctrl|ctl_addr_o0 [0])))

	.dataa(\ctrl|ctl_addr_o0 [1]),
	.datab(\dp|reg_r2|reg8_out [0]),
	.datac(\ctrl|ctl_addr_o0 [0]),
	.datad(\dp|mux_o0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux7~1 .lut_mask = 16'hFF08;
defparam \dp|mux_o0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cycloneii_lcell_comb \ctrl|Selector4~0 (
// Equation(s):
// \ctrl|Selector4~0_combout  = (\ctrl|state.s_out~regout  & !\dp|reg_RI|reg16_out [9])

	.dataa(\ctrl|state.s_out~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\dp|reg_RI|reg16_out [9]),
	.cin(gnd),
	.combout(\ctrl|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector4~0 .lut_mask = 16'h00AA;
defparam \ctrl|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cycloneii_lcell_comb \ctrl|ctl_ld_o0 (
// Equation(s):
// \ctrl|ctl_ld_o0~combout  = (GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & ((\ctrl|Selector4~0_combout ))) # (!GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & (\ctrl|ctl_ld_o0~combout ))

	.dataa(vcc),
	.datab(\ctrl|ctl_ld_o0~combout ),
	.datac(\ctrl|Selector4~0_combout ),
	.datad(\ctrl|WideOr2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_o0~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_o0 .lut_mask = 16'hF0CC;
defparam \ctrl|ctl_ld_o0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N25
cycloneii_lcell_ff \dp|reg_o0|reg8_out[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_o0|Mux7~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_o0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_o0|reg8_out [0]));

// Location: LCFF_X32_Y23_N27
cycloneii_lcell_ff \dp|reg_o0|reg8_out[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|mux_o0|Mux6~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_o0|reg8_out [1]));

// Location: LCFF_X32_Y23_N5
cycloneii_lcell_ff \dp|reg_o0|reg8_out[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|mux_o0|Mux5~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_o0|reg8_out [2]));

// Location: LCFF_X32_Y23_N15
cycloneii_lcell_ff \dp|reg_o0|reg8_out[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_o0|Mux4~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_o0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_o0|reg8_out [3]));

// Location: LCCOMB_X28_Y25_N12
cycloneii_lcell_comb \dp|reg_o0|reg8_out[4]~feeder (
// Equation(s):
// \dp|reg_o0|reg8_out[4]~feeder_combout  = \dp|mux_o0|Mux3~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dp|mux_o0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\dp|reg_o0|reg8_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_o0|reg8_out[4]~feeder .lut_mask = 16'hFF00;
defparam \dp|reg_o0|reg8_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y25_N13
cycloneii_lcell_ff \dp|reg_o0|reg8_out[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|reg_o0|reg8_out[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_o0|reg8_out [4]));

// Location: LCCOMB_X27_Y25_N0
cycloneii_lcell_comb \dp|reg_o0|reg8_out[5]~feeder (
// Equation(s):
// \dp|reg_o0|reg8_out[5]~feeder_combout  = \dp|mux_o0|Mux2~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dp|mux_o0|Mux2~1_combout ),
	.cin(gnd),
	.combout(\dp|reg_o0|reg8_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_o0|reg8_out[5]~feeder .lut_mask = 16'hFF00;
defparam \dp|reg_o0|reg8_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N1
cycloneii_lcell_ff \dp|reg_o0|reg8_out[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|reg_o0|reg8_out[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_o0|reg8_out [5]));

// Location: LCFF_X27_Y25_N11
cycloneii_lcell_ff \dp|reg_o0|reg8_out[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_o0|Mux1~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_o0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_o0|reg8_out [6]));

// Location: LCFF_X32_Y24_N9
cycloneii_lcell_ff \dp|reg_o0|reg8_out[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_o0|Mux0~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_o0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_o0|reg8_out [7]));

// Location: LCCOMB_X29_Y24_N22
cycloneii_lcell_comb \ctrl|Selector5~0 (
// Equation(s):
// \ctrl|Selector5~0_combout  = (\ctrl|state.s_out~regout  & \dp|reg_RI|reg16_out [9])

	.dataa(\ctrl|state.s_out~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\dp|reg_RI|reg16_out [9]),
	.cin(gnd),
	.combout(\ctrl|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector5~0 .lut_mask = 16'hAA00;
defparam \ctrl|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cycloneii_lcell_comb \ctrl|ctl_ld_o1 (
// Equation(s):
// \ctrl|ctl_ld_o1~combout  = (GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & (\ctrl|Selector5~0_combout )) # (!GLOBAL(\ctrl|WideOr2~0clkctrl_outclk ) & ((\ctrl|ctl_ld_o1~combout )))

	.dataa(vcc),
	.datab(\ctrl|Selector5~0_combout ),
	.datac(\ctrl|ctl_ld_o1~combout ),
	.datad(\ctrl|WideOr2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_o1~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_o1 .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_ld_o1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N17
cycloneii_lcell_ff \dp|reg_o1|reg8_out[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_o0|Mux7~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_o1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_o1|reg8_out [0]));

// Location: LCCOMB_X27_Y25_N24
cycloneii_lcell_comb \dp|reg_o1|reg8_out[1]~feeder (
// Equation(s):
// \dp|reg_o1|reg8_out[1]~feeder_combout  = \dp|mux_o0|Mux6~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dp|mux_o0|Mux6~1_combout ),
	.cin(gnd),
	.combout(\dp|reg_o1|reg8_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_o1|reg8_out[1]~feeder .lut_mask = 16'hFF00;
defparam \dp|reg_o1|reg8_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N25
cycloneii_lcell_ff \dp|reg_o1|reg8_out[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|reg_o1|reg8_out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_o1|reg8_out [1]));

// Location: LCCOMB_X27_Y25_N2
cycloneii_lcell_comb \dp|reg_o1|reg8_out[2]~feeder (
// Equation(s):
// \dp|reg_o1|reg8_out[2]~feeder_combout  = \dp|mux_o0|Mux5~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dp|mux_o0|Mux5~1_combout ),
	.cin(gnd),
	.combout(\dp|reg_o1|reg8_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_o1|reg8_out[2]~feeder .lut_mask = 16'hFF00;
defparam \dp|reg_o1|reg8_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N3
cycloneii_lcell_ff \dp|reg_o1|reg8_out[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|reg_o1|reg8_out[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_o1|reg8_out [2]));

// Location: LCFF_X27_Y25_N13
cycloneii_lcell_ff \dp|reg_o1|reg8_out[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_o0|Mux4~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_o1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_o1|reg8_out [3]));

// Location: LCFF_X31_Y26_N19
cycloneii_lcell_ff \dp|reg_o1|reg8_out[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp|mux_o0|Mux3~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ctl_ld_o1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_o1|reg8_out [4]));

// Location: LCFF_X31_Y26_N9
cycloneii_lcell_ff \dp|reg_o1|reg8_out[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|mux_o0|Mux2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_o1|reg8_out [5]));

// Location: LCFF_X31_Y26_N7
cycloneii_lcell_ff \dp|reg_o1|reg8_out[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|mux_o0|Mux1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_o1|reg8_out [6]));

// Location: LCCOMB_X27_Y25_N22
cycloneii_lcell_comb \dp|reg_o1|reg8_out[7]~feeder (
// Equation(s):
// \dp|reg_o1|reg8_out[7]~feeder_combout  = \dp|mux_o0|Mux0~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dp|mux_o0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\dp|reg_o1|reg8_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_o1|reg8_out[7]~feeder .lut_mask = 16'hFF00;
defparam \dp|reg_o1|reg8_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N23
cycloneii_lcell_ff \dp|reg_o1|reg8_out[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dp|reg_o1|reg8_out[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp|reg_o1|reg8_out [7]));

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_o0[0]~I (
	.datain(\dp|reg_o0|reg8_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_o0[0]));
// synopsys translate_off
defparam \data_o0[0]~I .input_async_reset = "none";
defparam \data_o0[0]~I .input_power_up = "low";
defparam \data_o0[0]~I .input_register_mode = "none";
defparam \data_o0[0]~I .input_sync_reset = "none";
defparam \data_o0[0]~I .oe_async_reset = "none";
defparam \data_o0[0]~I .oe_power_up = "low";
defparam \data_o0[0]~I .oe_register_mode = "none";
defparam \data_o0[0]~I .oe_sync_reset = "none";
defparam \data_o0[0]~I .operation_mode = "output";
defparam \data_o0[0]~I .output_async_reset = "none";
defparam \data_o0[0]~I .output_power_up = "low";
defparam \data_o0[0]~I .output_register_mode = "none";
defparam \data_o0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_o0[1]~I (
	.datain(\dp|reg_o0|reg8_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_o0[1]));
// synopsys translate_off
defparam \data_o0[1]~I .input_async_reset = "none";
defparam \data_o0[1]~I .input_power_up = "low";
defparam \data_o0[1]~I .input_register_mode = "none";
defparam \data_o0[1]~I .input_sync_reset = "none";
defparam \data_o0[1]~I .oe_async_reset = "none";
defparam \data_o0[1]~I .oe_power_up = "low";
defparam \data_o0[1]~I .oe_register_mode = "none";
defparam \data_o0[1]~I .oe_sync_reset = "none";
defparam \data_o0[1]~I .operation_mode = "output";
defparam \data_o0[1]~I .output_async_reset = "none";
defparam \data_o0[1]~I .output_power_up = "low";
defparam \data_o0[1]~I .output_register_mode = "none";
defparam \data_o0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_o0[2]~I (
	.datain(\dp|reg_o0|reg8_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_o0[2]));
// synopsys translate_off
defparam \data_o0[2]~I .input_async_reset = "none";
defparam \data_o0[2]~I .input_power_up = "low";
defparam \data_o0[2]~I .input_register_mode = "none";
defparam \data_o0[2]~I .input_sync_reset = "none";
defparam \data_o0[2]~I .oe_async_reset = "none";
defparam \data_o0[2]~I .oe_power_up = "low";
defparam \data_o0[2]~I .oe_register_mode = "none";
defparam \data_o0[2]~I .oe_sync_reset = "none";
defparam \data_o0[2]~I .operation_mode = "output";
defparam \data_o0[2]~I .output_async_reset = "none";
defparam \data_o0[2]~I .output_power_up = "low";
defparam \data_o0[2]~I .output_register_mode = "none";
defparam \data_o0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_o0[3]~I (
	.datain(\dp|reg_o0|reg8_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_o0[3]));
// synopsys translate_off
defparam \data_o0[3]~I .input_async_reset = "none";
defparam \data_o0[3]~I .input_power_up = "low";
defparam \data_o0[3]~I .input_register_mode = "none";
defparam \data_o0[3]~I .input_sync_reset = "none";
defparam \data_o0[3]~I .oe_async_reset = "none";
defparam \data_o0[3]~I .oe_power_up = "low";
defparam \data_o0[3]~I .oe_register_mode = "none";
defparam \data_o0[3]~I .oe_sync_reset = "none";
defparam \data_o0[3]~I .operation_mode = "output";
defparam \data_o0[3]~I .output_async_reset = "none";
defparam \data_o0[3]~I .output_power_up = "low";
defparam \data_o0[3]~I .output_register_mode = "none";
defparam \data_o0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_o0[4]~I (
	.datain(\dp|reg_o0|reg8_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_o0[4]));
// synopsys translate_off
defparam \data_o0[4]~I .input_async_reset = "none";
defparam \data_o0[4]~I .input_power_up = "low";
defparam \data_o0[4]~I .input_register_mode = "none";
defparam \data_o0[4]~I .input_sync_reset = "none";
defparam \data_o0[4]~I .oe_async_reset = "none";
defparam \data_o0[4]~I .oe_power_up = "low";
defparam \data_o0[4]~I .oe_register_mode = "none";
defparam \data_o0[4]~I .oe_sync_reset = "none";
defparam \data_o0[4]~I .operation_mode = "output";
defparam \data_o0[4]~I .output_async_reset = "none";
defparam \data_o0[4]~I .output_power_up = "low";
defparam \data_o0[4]~I .output_register_mode = "none";
defparam \data_o0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_o0[5]~I (
	.datain(\dp|reg_o0|reg8_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_o0[5]));
// synopsys translate_off
defparam \data_o0[5]~I .input_async_reset = "none";
defparam \data_o0[5]~I .input_power_up = "low";
defparam \data_o0[5]~I .input_register_mode = "none";
defparam \data_o0[5]~I .input_sync_reset = "none";
defparam \data_o0[5]~I .oe_async_reset = "none";
defparam \data_o0[5]~I .oe_power_up = "low";
defparam \data_o0[5]~I .oe_register_mode = "none";
defparam \data_o0[5]~I .oe_sync_reset = "none";
defparam \data_o0[5]~I .operation_mode = "output";
defparam \data_o0[5]~I .output_async_reset = "none";
defparam \data_o0[5]~I .output_power_up = "low";
defparam \data_o0[5]~I .output_register_mode = "none";
defparam \data_o0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_o0[6]~I (
	.datain(\dp|reg_o0|reg8_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_o0[6]));
// synopsys translate_off
defparam \data_o0[6]~I .input_async_reset = "none";
defparam \data_o0[6]~I .input_power_up = "low";
defparam \data_o0[6]~I .input_register_mode = "none";
defparam \data_o0[6]~I .input_sync_reset = "none";
defparam \data_o0[6]~I .oe_async_reset = "none";
defparam \data_o0[6]~I .oe_power_up = "low";
defparam \data_o0[6]~I .oe_register_mode = "none";
defparam \data_o0[6]~I .oe_sync_reset = "none";
defparam \data_o0[6]~I .operation_mode = "output";
defparam \data_o0[6]~I .output_async_reset = "none";
defparam \data_o0[6]~I .output_power_up = "low";
defparam \data_o0[6]~I .output_register_mode = "none";
defparam \data_o0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_o0[7]~I (
	.datain(\dp|reg_o0|reg8_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_o0[7]));
// synopsys translate_off
defparam \data_o0[7]~I .input_async_reset = "none";
defparam \data_o0[7]~I .input_power_up = "low";
defparam \data_o0[7]~I .input_register_mode = "none";
defparam \data_o0[7]~I .input_sync_reset = "none";
defparam \data_o0[7]~I .oe_async_reset = "none";
defparam \data_o0[7]~I .oe_power_up = "low";
defparam \data_o0[7]~I .oe_register_mode = "none";
defparam \data_o0[7]~I .oe_sync_reset = "none";
defparam \data_o0[7]~I .operation_mode = "output";
defparam \data_o0[7]~I .output_async_reset = "none";
defparam \data_o0[7]~I .output_power_up = "low";
defparam \data_o0[7]~I .output_register_mode = "none";
defparam \data_o0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_o1[0]~I (
	.datain(\dp|reg_o1|reg8_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_o1[0]));
// synopsys translate_off
defparam \data_o1[0]~I .input_async_reset = "none";
defparam \data_o1[0]~I .input_power_up = "low";
defparam \data_o1[0]~I .input_register_mode = "none";
defparam \data_o1[0]~I .input_sync_reset = "none";
defparam \data_o1[0]~I .oe_async_reset = "none";
defparam \data_o1[0]~I .oe_power_up = "low";
defparam \data_o1[0]~I .oe_register_mode = "none";
defparam \data_o1[0]~I .oe_sync_reset = "none";
defparam \data_o1[0]~I .operation_mode = "output";
defparam \data_o1[0]~I .output_async_reset = "none";
defparam \data_o1[0]~I .output_power_up = "low";
defparam \data_o1[0]~I .output_register_mode = "none";
defparam \data_o1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_o1[1]~I (
	.datain(\dp|reg_o1|reg8_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_o1[1]));
// synopsys translate_off
defparam \data_o1[1]~I .input_async_reset = "none";
defparam \data_o1[1]~I .input_power_up = "low";
defparam \data_o1[1]~I .input_register_mode = "none";
defparam \data_o1[1]~I .input_sync_reset = "none";
defparam \data_o1[1]~I .oe_async_reset = "none";
defparam \data_o1[1]~I .oe_power_up = "low";
defparam \data_o1[1]~I .oe_register_mode = "none";
defparam \data_o1[1]~I .oe_sync_reset = "none";
defparam \data_o1[1]~I .operation_mode = "output";
defparam \data_o1[1]~I .output_async_reset = "none";
defparam \data_o1[1]~I .output_power_up = "low";
defparam \data_o1[1]~I .output_register_mode = "none";
defparam \data_o1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_o1[2]~I (
	.datain(\dp|reg_o1|reg8_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_o1[2]));
// synopsys translate_off
defparam \data_o1[2]~I .input_async_reset = "none";
defparam \data_o1[2]~I .input_power_up = "low";
defparam \data_o1[2]~I .input_register_mode = "none";
defparam \data_o1[2]~I .input_sync_reset = "none";
defparam \data_o1[2]~I .oe_async_reset = "none";
defparam \data_o1[2]~I .oe_power_up = "low";
defparam \data_o1[2]~I .oe_register_mode = "none";
defparam \data_o1[2]~I .oe_sync_reset = "none";
defparam \data_o1[2]~I .operation_mode = "output";
defparam \data_o1[2]~I .output_async_reset = "none";
defparam \data_o1[2]~I .output_power_up = "low";
defparam \data_o1[2]~I .output_register_mode = "none";
defparam \data_o1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_o1[3]~I (
	.datain(\dp|reg_o1|reg8_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_o1[3]));
// synopsys translate_off
defparam \data_o1[3]~I .input_async_reset = "none";
defparam \data_o1[3]~I .input_power_up = "low";
defparam \data_o1[3]~I .input_register_mode = "none";
defparam \data_o1[3]~I .input_sync_reset = "none";
defparam \data_o1[3]~I .oe_async_reset = "none";
defparam \data_o1[3]~I .oe_power_up = "low";
defparam \data_o1[3]~I .oe_register_mode = "none";
defparam \data_o1[3]~I .oe_sync_reset = "none";
defparam \data_o1[3]~I .operation_mode = "output";
defparam \data_o1[3]~I .output_async_reset = "none";
defparam \data_o1[3]~I .output_power_up = "low";
defparam \data_o1[3]~I .output_register_mode = "none";
defparam \data_o1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_o1[4]~I (
	.datain(\dp|reg_o1|reg8_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_o1[4]));
// synopsys translate_off
defparam \data_o1[4]~I .input_async_reset = "none";
defparam \data_o1[4]~I .input_power_up = "low";
defparam \data_o1[4]~I .input_register_mode = "none";
defparam \data_o1[4]~I .input_sync_reset = "none";
defparam \data_o1[4]~I .oe_async_reset = "none";
defparam \data_o1[4]~I .oe_power_up = "low";
defparam \data_o1[4]~I .oe_register_mode = "none";
defparam \data_o1[4]~I .oe_sync_reset = "none";
defparam \data_o1[4]~I .operation_mode = "output";
defparam \data_o1[4]~I .output_async_reset = "none";
defparam \data_o1[4]~I .output_power_up = "low";
defparam \data_o1[4]~I .output_register_mode = "none";
defparam \data_o1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_o1[5]~I (
	.datain(\dp|reg_o1|reg8_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_o1[5]));
// synopsys translate_off
defparam \data_o1[5]~I .input_async_reset = "none";
defparam \data_o1[5]~I .input_power_up = "low";
defparam \data_o1[5]~I .input_register_mode = "none";
defparam \data_o1[5]~I .input_sync_reset = "none";
defparam \data_o1[5]~I .oe_async_reset = "none";
defparam \data_o1[5]~I .oe_power_up = "low";
defparam \data_o1[5]~I .oe_register_mode = "none";
defparam \data_o1[5]~I .oe_sync_reset = "none";
defparam \data_o1[5]~I .operation_mode = "output";
defparam \data_o1[5]~I .output_async_reset = "none";
defparam \data_o1[5]~I .output_power_up = "low";
defparam \data_o1[5]~I .output_register_mode = "none";
defparam \data_o1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_o1[6]~I (
	.datain(\dp|reg_o1|reg8_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_o1[6]));
// synopsys translate_off
defparam \data_o1[6]~I .input_async_reset = "none";
defparam \data_o1[6]~I .input_power_up = "low";
defparam \data_o1[6]~I .input_register_mode = "none";
defparam \data_o1[6]~I .input_sync_reset = "none";
defparam \data_o1[6]~I .oe_async_reset = "none";
defparam \data_o1[6]~I .oe_power_up = "low";
defparam \data_o1[6]~I .oe_register_mode = "none";
defparam \data_o1[6]~I .oe_sync_reset = "none";
defparam \data_o1[6]~I .operation_mode = "output";
defparam \data_o1[6]~I .output_async_reset = "none";
defparam \data_o1[6]~I .output_power_up = "low";
defparam \data_o1[6]~I .output_register_mode = "none";
defparam \data_o1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_o1[7]~I (
	.datain(\dp|reg_o1|reg8_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_o1[7]));
// synopsys translate_off
defparam \data_o1[7]~I .input_async_reset = "none";
defparam \data_o1[7]~I .input_power_up = "low";
defparam \data_o1[7]~I .input_register_mode = "none";
defparam \data_o1[7]~I .input_sync_reset = "none";
defparam \data_o1[7]~I .oe_async_reset = "none";
defparam \data_o1[7]~I .oe_power_up = "low";
defparam \data_o1[7]~I .oe_register_mode = "none";
defparam \data_o1[7]~I .oe_sync_reset = "none";
defparam \data_o1[7]~I .operation_mode = "output";
defparam \data_o1[7]~I .output_async_reset = "none";
defparam \data_o1[7]~I .output_power_up = "low";
defparam \data_o1[7]~I .output_register_mode = "none";
defparam \data_o1[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
