{"sha": "870128f21dafd76dcb45435ee3c88d21c27f9c63", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODcwMTI4ZjIxZGFmZDc2ZGNiNDU0MzVlZTNjODhkMjFjMjdmOWM2Mw==", "commit": {"author": {"name": "Georg-Johann Lay", "email": "gjl@gcc.gnu.org", "date": "2012-10-05T16:37:04Z"}, "committer": {"name": "Georg-Johann Lay", "email": "gjl@gcc.gnu.org", "date": "2012-10-05T16:37:04Z"}, "message": "avr.md: Fix indentations of insn C snippets.\n\n\t* config/avr/avr.md: Fix indentations of insn C snippets.\n\nFrom-SVN: r192136", "tree": {"sha": "c32afe6efd8c70287032e9b32249cb410c0388d0", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/c32afe6efd8c70287032e9b32249cb410c0388d0"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/870128f21dafd76dcb45435ee3c88d21c27f9c63", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/870128f21dafd76dcb45435ee3c88d21c27f9c63", "html_url": "https://github.com/Rust-GCC/gccrs/commit/870128f21dafd76dcb45435ee3c88d21c27f9c63", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/870128f21dafd76dcb45435ee3c88d21c27f9c63/comments", "author": {"login": "sprintersb", "id": 8905355, "node_id": "MDQ6VXNlcjg5MDUzNTU=", "avatar_url": "https://avatars.githubusercontent.com/u/8905355?v=4", "gravatar_id": "", "url": "https://api.github.com/users/sprintersb", "html_url": "https://github.com/sprintersb", "followers_url": "https://api.github.com/users/sprintersb/followers", "following_url": "https://api.github.com/users/sprintersb/following{/other_user}", "gists_url": "https://api.github.com/users/sprintersb/gists{/gist_id}", "starred_url": "https://api.github.com/users/sprintersb/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/sprintersb/subscriptions", "organizations_url": "https://api.github.com/users/sprintersb/orgs", "repos_url": "https://api.github.com/users/sprintersb/repos", "events_url": "https://api.github.com/users/sprintersb/events{/privacy}", "received_events_url": "https://api.github.com/users/sprintersb/received_events", "type": "User", "site_admin": false}, "committer": {"login": "sprintersb", "id": 8905355, "node_id": "MDQ6VXNlcjg5MDUzNTU=", "avatar_url": "https://avatars.githubusercontent.com/u/8905355?v=4", "gravatar_id": "", "url": "https://api.github.com/users/sprintersb", "html_url": "https://github.com/sprintersb", "followers_url": "https://api.github.com/users/sprintersb/followers", "following_url": "https://api.github.com/users/sprintersb/following{/other_user}", "gists_url": "https://api.github.com/users/sprintersb/gists{/gist_id}", "starred_url": "https://api.github.com/users/sprintersb/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/sprintersb/subscriptions", "organizations_url": "https://api.github.com/users/sprintersb/orgs", "repos_url": "https://api.github.com/users/sprintersb/repos", "events_url": "https://api.github.com/users/sprintersb/events{/privacy}", "received_events_url": "https://api.github.com/users/sprintersb/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "8f2b580aeb950a7f2a8e95d16d79daa21f88143d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8f2b580aeb950a7f2a8e95d16d79daa21f88143d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8f2b580aeb950a7f2a8e95d16d79daa21f88143d"}], "stats": {"total": 80, "additions": 42, "deletions": 38}, "files": [{"sha": "070cc656c44e3fa4de62997ac5ab38e2bb2e2c70", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 2, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/870128f21dafd76dcb45435ee3c88d21c27f9c63/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/870128f21dafd76dcb45435ee3c88d21c27f9c63/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=870128f21dafd76dcb45435ee3c88d21c27f9c63", "patch": "@@ -1,3 +1,7 @@\n+2012-10-05  Georg-Johann Lay  <avr@gjlay.de>\n+\n+\t* config/avr/avr.md: Fix indentations of insn C snippets.\n+\n 2012-10-05  Richard Guenther  <rguenther@suse.de>\n \n \tPR middle-end/54811\n@@ -4335,7 +4339,7 @@\n \n 2012-08-17  Nick Clifton  <nickc@redhat.com>\n \n-\t* config/fr30/fr30.md  (cbranchsi4): Remove mode from comparison.\n+\t* config/fr30/fr30.md (cbranchsi4): Remove mode from comparison.\n \t(branch_true): Likewise.\n \t(branch_false): Likewise.\n \n@@ -17959,7 +17963,7 @@\n \t* config/arm/linux-eabi.h (GLIBC_DYNAMIC_LINKER_SOFT_FLOAT): Define.\n \t(GLIBC_DYNAMIC_LINKER_HARD_FLOAT): Define.\n \t(GLIBC_DYNAMIC_LINKER_DEFAULT): Define.\n-\t(GLIBC_DYNAMIC_LINKER):\tRedefine to use the hard float path.\n+\t(GLIBC_DYNAMIC_LINKER): Redefine to use the hard float path.\n \n 2012-04-25  Sriraman Tallam  <tmsriram@google.com>\n "}, {"sha": "19424b688fd7b6dc4e14fdc4f4fd4a57e7fe9fc9", "filename": "gcc/config/avr/avr.md", "status": "modified", "additions": 36, "deletions": 36, "changes": 72, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/870128f21dafd76dcb45435ee3c88d21c27f9c63/gcc%2Fconfig%2Favr%2Favr.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/870128f21dafd76dcb45435ee3c88d21c27f9c63/gcc%2Fconfig%2Favr%2Favr.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Favr%2Favr.md?ref=870128f21dafd76dcb45435ee3c88d21c27f9c63", "patch": "@@ -4167,13 +4167,13 @@\n   \"reload_completed\"\n   [(set (match_dup 2) (match_dup 1))\n    (set (match_dup 3) (const_int 0))]\n-{\n-  unsigned int low_off = subreg_lowpart_offset (QImode, HImode);\n-  unsigned int high_off = subreg_highpart_offset (QImode, HImode);\n+  {\n+    unsigned int low_off = subreg_lowpart_offset (QImode, HImode);\n+    unsigned int high_off = subreg_highpart_offset (QImode, HImode);\n \n-  operands[2] = simplify_gen_subreg (QImode, operands[0], HImode, low_off);\n-  operands[3] = simplify_gen_subreg (QImode, operands[0], HImode, high_off);\n-})\n+    operands[2] = simplify_gen_subreg (QImode, operands[0], HImode, low_off);\n+    operands[3] = simplify_gen_subreg (QImode, operands[0], HImode, high_off);\n+  })\n \n (define_insn_and_split \"zero_extendqipsi2\"\n   [(set (match_operand:PSI 0 \"register_operand\" \"=r\")\n@@ -4198,13 +4198,13 @@\n   \"reload_completed\"\n   [(set (match_dup 2) (zero_extend:HI (match_dup 1)))\n    (set (match_dup 3) (const_int 0))]\n-{\n-  unsigned int low_off = subreg_lowpart_offset (HImode, SImode);\n-  unsigned int high_off = subreg_highpart_offset (HImode, SImode);\n+  {\n+    unsigned int low_off = subreg_lowpart_offset (HImode, SImode);\n+    unsigned int high_off = subreg_highpart_offset (HImode, SImode);\n \n-  operands[2] = simplify_gen_subreg (HImode, operands[0], SImode, low_off);\n-  operands[3] = simplify_gen_subreg (HImode, operands[0], SImode, high_off);\n-})\n+    operands[2] = simplify_gen_subreg (HImode, operands[0], SImode, low_off);\n+    operands[3] = simplify_gen_subreg (HImode, operands[0], SImode, high_off);\n+  })\n \n (define_insn_and_split \"zero_extendhipsi2\"\n   [(set (match_operand:PSI 0 \"register_operand\"                               \"=r\")\n@@ -4248,13 +4248,13 @@\n   \"reload_completed\"\n   [(set (match_dup 2) (match_dup 1))\n    (set (match_dup 3) (const_int 0))]\n-{\n-  unsigned int low_off = subreg_lowpart_offset (HImode, SImode);\n-  unsigned int high_off = subreg_highpart_offset (HImode, SImode);\n+  {\n+    unsigned int low_off = subreg_lowpart_offset (HImode, SImode);\n+    unsigned int high_off = subreg_highpart_offset (HImode, SImode);\n \n-  operands[2] = simplify_gen_subreg (HImode, operands[0], SImode, low_off);\n-  operands[3] = simplify_gen_subreg (HImode, operands[0], SImode, high_off);\n-})\n+    operands[2] = simplify_gen_subreg (HImode, operands[0], SImode, low_off);\n+    operands[3] = simplify_gen_subreg (HImode, operands[0], SImode, high_off);\n+  })\n \n (define_insn_and_split \"zero_extendpsisi2\"\n   [(set (match_operand:SI 0 \"register_operand\"                                \"=r\")\n@@ -4277,13 +4277,13 @@\n   \"reload_completed\"\n   [(set (match_dup 2) (zero_extend:SI (match_dup 1)))\n    (set (match_dup 3) (const_int 0))]\n-{\n-  unsigned int low_off = subreg_lowpart_offset (SImode, DImode);\n-  unsigned int high_off = subreg_highpart_offset (SImode, DImode);\n+  {\n+    unsigned int low_off = subreg_lowpart_offset (SImode, DImode);\n+    unsigned int high_off = subreg_highpart_offset (SImode, DImode);\n \n-  operands[2] = simplify_gen_subreg (SImode, operands[0], DImode, low_off);\n-  operands[3] = simplify_gen_subreg (SImode, operands[0], DImode, high_off);\n-})\n+    operands[2] = simplify_gen_subreg (SImode, operands[0], DImode, low_off);\n+    operands[3] = simplify_gen_subreg (SImode, operands[0], DImode, high_off);\n+  })\n \n (define_insn_and_split \"zero_extendhidi2\"\n   [(set (match_operand:DI 0 \"register_operand\" \"=r\")\n@@ -4293,13 +4293,13 @@\n   \"reload_completed\"\n   [(set (match_dup 2) (zero_extend:SI (match_dup 1)))\n    (set (match_dup 3) (const_int 0))]\n-{\n-  unsigned int low_off = subreg_lowpart_offset (SImode, DImode);\n-  unsigned int high_off = subreg_highpart_offset (SImode, DImode);\n+  {\n+    unsigned int low_off = subreg_lowpart_offset (SImode, DImode);\n+    unsigned int high_off = subreg_highpart_offset (SImode, DImode);\n \n-  operands[2] = simplify_gen_subreg (SImode, operands[0], DImode, low_off);\n-  operands[3] = simplify_gen_subreg (SImode, operands[0], DImode, high_off);\n-})\n+    operands[2] = simplify_gen_subreg (SImode, operands[0], DImode, low_off);\n+    operands[3] = simplify_gen_subreg (SImode, operands[0], DImode, high_off);\n+  })\n \n (define_insn_and_split \"zero_extendsidi2\"\n   [(set (match_operand:DI 0 \"register_operand\" \"=r\")\n@@ -4309,13 +4309,13 @@\n   \"reload_completed\"\n   [(set (match_dup 2) (match_dup 1))\n    (set (match_dup 3) (const_int 0))]\n-{\n-  unsigned int low_off = subreg_lowpart_offset (SImode, DImode);\n-  unsigned int high_off = subreg_highpart_offset (SImode, DImode);\n+  {\n+    unsigned int low_off = subreg_lowpart_offset (SImode, DImode);\n+    unsigned int high_off = subreg_highpart_offset (SImode, DImode);\n \n-  operands[2] = simplify_gen_subreg (SImode, operands[0], DImode, low_off);\n-  operands[3] = simplify_gen_subreg (SImode, operands[0], DImode, high_off);\n-})\n+    operands[2] = simplify_gen_subreg (SImode, operands[0], DImode, low_off);\n+    operands[3] = simplify_gen_subreg (SImode, operands[0], DImode, high_off);\n+  })\n \n ;;<=><=><=><=><=><=><=><=><=><=><=><=><=><=><=><=><=><=><=><=><=><=><=><=><=>\n ;; compare"}]}