

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Tue Oct 28 14:00:56 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+-------------+-----------+-------------+----------+-------------+---------+
    |    Latency (cycles)    |    Latency (absolute)   |        Interval        | Pipeline|
    |    min   |     max     |    min    |     max     |    min   |     max     |   Type  |
    +----------+-------------+-----------+-------------+----------+-------------+---------+
    |  19543209|  59200941737|  0.195 sec|  592.009 sec|  19543210|  59200941738|       no|
    +----------+-------------+-----------+-------------+----------+-------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+------------+-----------+------------+---------+------------+---------+
        |                                         |                              |   Latency (cycles)   |   Latency (absolute)   |       Interval       | Pipeline|
        |                 Instance                |            Module            |   min   |     max    |    min    |     max    |   min   |     max    |   Type  |
        +-----------------------------------------+------------------------------+---------+------------+-----------+------------+---------+------------+---------+
        |grp_load_patch_tile_fu_99                |load_patch_tile               |      178|       71298|   1.780 us|    0.713 ms|      178|       71298|       no|
        |grp_precompute_conv12_halo_fu_110        |precompute_conv12_halo        |  1214479|  3258727903|  12.145 ms|  32.587 sec|  1214479|  3258727903|       no|
        |grp_conv3_from_precomputed_conv2_fu_128  |conv3_from_precomputed_conv2  |     6787|   441259651|  67.870 us|   4.413 sec|     6787|   441259651|       no|
        +-----------------------------------------+------------------------------+---------+------------+-----------+------------+---------+------------+---------+

        * Loop: 
        +---------------------+----------+-------------+-----------------------+-----------+-----------+------+----------+
        |                     |    Latency (cycles)    |       Iteration       |  Initiation Interval  | Trip |          |
        |      Loop Name      |    min   |     max     |        Latency        |  achieved |   target  | Count| Pipelined|
        +---------------------+----------+-------------+-----------------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_239_1   |  19543208|  59200941736|  4885802 ~ 14800235434|          -|          -|     4|        no|
        | + VITIS_LOOP_242_2  |   4885800|  14800235432|   1221450 ~ 3700058858|          -|          -|     4|        no|
        +---------------------+----------+-------------+-----------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      96|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        1|     9|    4455|    4769|    0|
|Memory           |      282|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     225|    -|
|Register         |        -|     -|     112|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      283|     9|    4567|    5090|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       98|    ~0|       1|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                 Instance                |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_conv3_from_precomputed_conv2_fu_128  |conv3_from_precomputed_conv2    |        0|   0|  1223|  1528|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U277      |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U278       |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   135|    0|
    |grp_load_patch_tile_fu_99                |load_patch_tile                 |        0|   2|   154|   560|    0|
    |grp_precompute_conv12_halo_fu_110        |precompute_conv12_halo          |        1|   2|  2723|  2332|    0|
    +-----------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                    |                                |        1|   9|  4455|  4769|    0|
    +-----------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |conv2_buf_U  |conv2_buf_RAM_AUTO_1R1W  |      268|  0|   0|    0|  147968|   32|     1|      4734976|
    |patch_U      |patch_RAM_AUTO_1R1W      |       14|  0|   0|    0|    5776|   32|     1|       184832|
    +-------------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total        |                         |      282|  0|   0|    0|  153744|   64|     2|      4919808|
    +-------------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |h0_3_fu_156_p2        |         +|   0|  0|  16|           9|           7|
    |w0_1_fu_194_p2        |         +|   0|  0|  16|           9|           7|
    |icmp_ln239_fu_150_p2  |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln242_fu_188_p2  |      icmp|   0|  0|  16|           9|           8|
    |th_eff_fu_180_p3      |    select|   0|  0|   8|           1|           8|
    |tw_eff_fu_219_p3      |    select|   0|  0|   8|           1|           8|
    |xor_ln240_fu_174_p2   |       xor|   0|  0|   8|           8|           2|
    |xor_ln243_fu_213_p2   |       xor|   0|  0|   8|           8|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  96|          54|          50|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  49|          9|    1|          9|
    |conv2_buf_address0  |  14|          3|   18|         54|
    |conv2_buf_ce0       |  14|          3|    1|          3|
    |conv2_buf_we0       |   9|          2|    1|          2|
    |grp_fu_293_ce       |  14|          3|    1|          3|
    |grp_fu_293_p0       |  14|          3|   32|         96|
    |grp_fu_293_p1       |  14|          3|   32|         96|
    |grp_fu_297_ce       |  14|          3|    1|          3|
    |grp_fu_297_p0       |  14|          3|   32|         96|
    |grp_fu_297_p1       |  14|          3|   32|         96|
    |h0_fu_70            |   9|          2|    9|         18|
    |patch_address0      |  14|          3|   13|         39|
    |patch_ce0           |  14|          3|    1|          3|
    |patch_we0           |   9|          2|    1|          2|
    |w0_reg_88           |   9|          2|    9|         18|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 225|         47|  184|        538|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |   8|   0|    8|          0|
    |empty_reg_288                                         |  32|   0|   32|          0|
    |grp_conv3_from_precomputed_conv2_fu_128_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_patch_tile_fu_99_ap_start_reg                |   1|   0|    1|          0|
    |grp_precompute_conv12_halo_fu_110_ap_start_reg        |   1|   0|    1|          0|
    |h0_2_reg_244                                          |   9|   0|    9|          0|
    |h0_3_reg_254                                          |   9|   0|    9|          0|
    |h0_fu_70                                              |   9|   0|    9|          0|
    |th_eff_reg_259                                        |   8|   0|    8|          0|
    |trunc_ln242_reg_274                                   |   8|   0|    8|          0|
    |tw_eff_reg_281                                        |   8|   0|    8|          0|
    |w0_1_reg_269                                          |   9|   0|    9|          0|
    |w0_reg_88                                             |   9|   0|    9|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 112|   0|  112|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|          srcnn|  return value|
|input_ftmap_address0    |  out|   16|   ap_memory|    input_ftmap|         array|
|input_ftmap_ce0         |  out|    1|   ap_memory|    input_ftmap|         array|
|input_ftmap_q0          |   in|   32|   ap_memory|    input_ftmap|         array|
|conv1_weights_address0  |  out|   13|   ap_memory|  conv1_weights|         array|
|conv1_weights_ce0       |  out|    1|   ap_memory|  conv1_weights|         array|
|conv1_weights_q0        |   in|   32|   ap_memory|  conv1_weights|         array|
|conv1_biases_address0   |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0        |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0         |   in|   32|   ap_memory|   conv1_biases|         array|
|conv2_weights_address0  |  out|   11|   ap_memory|  conv2_weights|         array|
|conv2_weights_ce0       |  out|    1|   ap_memory|  conv2_weights|         array|
|conv2_weights_q0        |   in|   32|   ap_memory|  conv2_weights|         array|
|conv2_biases_address0   |  out|    5|   ap_memory|   conv2_biases|         array|
|conv2_biases_ce0        |  out|    1|   ap_memory|   conv2_biases|         array|
|conv2_biases_q0         |   in|   32|   ap_memory|   conv2_biases|         array|
|conv3_weights_address0  |  out|   10|   ap_memory|  conv3_weights|         array|
|conv3_weights_ce0       |  out|    1|   ap_memory|  conv3_weights|         array|
|conv3_weights_q0        |   in|   32|   ap_memory|  conv3_weights|         array|
|conv3_biases            |   in|   32|     ap_none|   conv3_biases|       pointer|
|output_ftmap_address0   |  out|   16|   ap_memory|   output_ftmap|         array|
|output_ftmap_ce0        |  out|    1|   ap_memory|   output_ftmap|         array|
|output_ftmap_we0        |  out|    1|   ap_memory|   output_ftmap|         array|
|output_ftmap_d0         |  out|   32|   ap_memory|   output_ftmap|         array|
+------------------------+-----+-----+------------+---------------+--------------+

