<stg><name>dense.26_Pipeline_dense_for_flat</name>


<trans_list>

<trans id="305" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %add105 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add105"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %add10_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add10_16"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %add10_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add10_27"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %add10_38 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add10_38"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %add10_49 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add10_49"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %add10_510 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add10_510"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %add10_611 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add10_611"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %add10_712 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add10_712"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %add10_813 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add10_813"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %add10_914 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add10_914"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %dense_array_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dense_array_load

]]></Node>
<StgValue><ssdm name="dense_array_load_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %dense_array_load_21_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dense_array_load_21

]]></Node>
<StgValue><ssdm name="dense_array_load_21_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %dense_array_load_22_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dense_array_load_22

]]></Node>
<StgValue><ssdm name="dense_array_load_22_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %dense_array_load_23_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dense_array_load_23

]]></Node>
<StgValue><ssdm name="dense_array_load_23_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %dense_array_load_24_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dense_array_load_24

]]></Node>
<StgValue><ssdm name="dense_array_load_24_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %dense_array_load_25_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dense_array_load_25

]]></Node>
<StgValue><ssdm name="dense_array_load_25_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %dense_array_load_26_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dense_array_load_26

]]></Node>
<StgValue><ssdm name="dense_array_load_26_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %dense_array_load_27_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dense_array_load_27

]]></Node>
<StgValue><ssdm name="dense_array_load_27_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %dense_array_load_28_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dense_array_load_28

]]></Node>
<StgValue><ssdm name="dense_array_load_28_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %dense_array_load_29_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dense_array_load_29

]]></Node>
<StgValue><ssdm name="dense_array_load_29_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i32 %dense_array_load_29_read, i32 %add10_914

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i32 %dense_array_load_28_read, i32 %add10_813

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %store_ln0 = store i32 %dense_array_load_27_read, i32 %add10_712

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %store_ln0 = store i32 %dense_array_load_26_read, i32 %add10_611

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %store_ln0 = store i32 %dense_array_load_25_read, i32 %add10_510

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %store_ln0 = store i32 %dense_array_load_24_read, i32 %add10_49

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %store_ln0 = store i32 %dense_array_load_23_read, i32 %add10_38

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %store_ln0 = store i32 %dense_array_load_22_read, i32 %add10_27

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %store_ln0 = store i32 %dense_array_load_21_read, i32 %add10_16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %store_ln0 = store i32 %dense_array_load_read, i32 %add105

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:33 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc:0 %i_3 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:1 %icmp_ln49 = icmp_eq  i8 %i_3, i8 196

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:3 %add_ln49 = add i8 %i_3, i8 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln49 = br i1 %icmp_ln49, void %for.inc.split, void %VITIS_LOOP_60_2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="8">
<![CDATA[
for.inc.split:10 %zext_ln49 = zext i8 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:15 %empty_36 = add i11 %zext_ln49, i11 980

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:16 %zext_ln56 = zext i11 %empty_36

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:17 %dense_weights_77_addr = getelementptr i32 %dense_weights_77, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="dense_weights_77_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:18 %dense_weights_77_load = load i11 %dense_weights_77_addr

]]></Node>
<StgValue><ssdm name="dense_weights_77_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:21 %dense_weights_70_addr = getelementptr i32 %dense_weights_70, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="dense_weights_70_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:22 %dense_weights_70_load = load i11 %dense_weights_70_addr

]]></Node>
<StgValue><ssdm name="dense_weights_70_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:25 %dense_weights_63_addr = getelementptr i32 %dense_weights_63, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="dense_weights_63_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:26 %dense_weights_63_load = load i11 %dense_weights_63_addr

]]></Node>
<StgValue><ssdm name="dense_weights_63_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:29 %dense_weights_56_addr = getelementptr i32 %dense_weights_56, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="dense_weights_56_addr"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:30 %dense_weights_56_load = load i11 %dense_weights_56_addr

]]></Node>
<StgValue><ssdm name="dense_weights_56_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:33 %dense_weights_49_addr = getelementptr i32 %dense_weights_49, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="dense_weights_49_addr"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:34 %dense_weights_49_load = load i11 %dense_weights_49_addr

]]></Node>
<StgValue><ssdm name="dense_weights_49_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:37 %dense_weights_42_addr = getelementptr i32 %dense_weights_42, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="dense_weights_42_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:38 %dense_weights_42_load = load i11 %dense_weights_42_addr

]]></Node>
<StgValue><ssdm name="dense_weights_42_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:41 %dense_weights_35_addr = getelementptr i32 %dense_weights_35, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="dense_weights_35_addr"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:42 %dense_weights_35_load = load i11 %dense_weights_35_addr

]]></Node>
<StgValue><ssdm name="dense_weights_35_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:45 %dense_weights_28_addr = getelementptr i32 %dense_weights_28, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="dense_weights_28_addr"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:46 %dense_weights_28_load = load i11 %dense_weights_28_addr

]]></Node>
<StgValue><ssdm name="dense_weights_28_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:49 %dense_weights_21_addr = getelementptr i32 %dense_weights_21, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="dense_weights_21_addr"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:50 %dense_weights_21_load = load i11 %dense_weights_21_addr

]]></Node>
<StgValue><ssdm name="dense_weights_21_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:53 %dense_weights_14_addr = getelementptr i32 %dense_weights_14, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="dense_weights_14_addr"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:54 %dense_weights_14_load = load i11 %dense_weights_14_addr

]]></Node>
<StgValue><ssdm name="dense_weights_14_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:57 %store_ln49 = store i8 %add_ln49, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="89" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:13 %flat_to_dense_streams_5_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_5

]]></Node>
<StgValue><ssdm name="flat_to_dense_streams_5_read"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:18 %dense_weights_77_load = load i11 %dense_weights_77_addr

]]></Node>
<StgValue><ssdm name="dense_weights_77_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:22 %dense_weights_70_load = load i11 %dense_weights_70_addr

]]></Node>
<StgValue><ssdm name="dense_weights_70_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:26 %dense_weights_63_load = load i11 %dense_weights_63_addr

]]></Node>
<StgValue><ssdm name="dense_weights_63_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:30 %dense_weights_56_load = load i11 %dense_weights_56_addr

]]></Node>
<StgValue><ssdm name="dense_weights_56_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:34 %dense_weights_49_load = load i11 %dense_weights_49_addr

]]></Node>
<StgValue><ssdm name="dense_weights_49_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:38 %dense_weights_42_load = load i11 %dense_weights_42_addr

]]></Node>
<StgValue><ssdm name="dense_weights_42_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:42 %dense_weights_35_load = load i11 %dense_weights_35_addr

]]></Node>
<StgValue><ssdm name="dense_weights_35_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:46 %dense_weights_28_load = load i11 %dense_weights_28_addr

]]></Node>
<StgValue><ssdm name="dense_weights_28_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:50 %dense_weights_21_load = load i11 %dense_weights_21_addr

]]></Node>
<StgValue><ssdm name="dense_weights_21_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:54 %dense_weights_14_load = load i11 %dense_weights_14_addr

]]></Node>
<StgValue><ssdm name="dense_weights_14_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:14 %flat_value = bitcast i32 %flat_to_dense_streams_5_read

]]></Node>
<StgValue><ssdm name="flat_value"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:19 %mul7 = fmul i32 %dense_weights_77_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="102" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:19 %mul7 = fmul i32 %dense_weights_77_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:23 %mul7_1 = fmul i32 %dense_weights_70_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="104" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:19 %mul7 = fmul i32 %dense_weights_77_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:23 %mul7_1 = fmul i32 %dense_weights_70_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:27 %mul7_2 = fmul i32 %dense_weights_63_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="107" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:19 %mul7 = fmul i32 %dense_weights_77_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:23 %mul7_1 = fmul i32 %dense_weights_70_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_1"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:27 %mul7_2 = fmul i32 %dense_weights_63_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_2"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:31 %mul7_3 = fmul i32 %dense_weights_56_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:0 %add105_load = load i32 %add105

]]></Node>
<StgValue><ssdm name="add105_load"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:20 %add = fadd i32 %add105_load, i32 %mul7

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:23 %mul7_1 = fmul i32 %dense_weights_70_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_1"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:27 %mul7_2 = fmul i32 %dense_weights_63_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_2"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:31 %mul7_3 = fmul i32 %dense_weights_56_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_3"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:35 %mul7_4 = fmul i32 %dense_weights_49_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:1 %add10_16_load = load i32 %add10_16

]]></Node>
<StgValue><ssdm name="add10_16_load"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:20 %add = fadd i32 %add105_load, i32 %mul7

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:24 %add10_1 = fadd i32 %add10_16_load, i32 %mul7_1

]]></Node>
<StgValue><ssdm name="add10_1"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:27 %mul7_2 = fmul i32 %dense_weights_63_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_2"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:31 %mul7_3 = fmul i32 %dense_weights_56_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_3"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:35 %mul7_4 = fmul i32 %dense_weights_49_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_4"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:39 %mul7_5 = fmul i32 %dense_weights_42_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:2 %add10_27_load = load i32 %add10_27

]]></Node>
<StgValue><ssdm name="add10_27_load"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:20 %add = fadd i32 %add105_load, i32 %mul7

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:24 %add10_1 = fadd i32 %add10_16_load, i32 %mul7_1

]]></Node>
<StgValue><ssdm name="add10_1"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:28 %add10_2 = fadd i32 %add10_27_load, i32 %mul7_2

]]></Node>
<StgValue><ssdm name="add10_2"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:31 %mul7_3 = fmul i32 %dense_weights_56_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_3"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:35 %mul7_4 = fmul i32 %dense_weights_49_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_4"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:39 %mul7_5 = fmul i32 %dense_weights_42_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_5"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:43 %mul7_6 = fmul i32 %dense_weights_35_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:3 %add10_38_load = load i32 %add10_38

]]></Node>
<StgValue><ssdm name="add10_38_load"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:20 %add = fadd i32 %add105_load, i32 %mul7

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:24 %add10_1 = fadd i32 %add10_16_load, i32 %mul7_1

]]></Node>
<StgValue><ssdm name="add10_1"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:28 %add10_2 = fadd i32 %add10_27_load, i32 %mul7_2

]]></Node>
<StgValue><ssdm name="add10_2"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:32 %add10_3 = fadd i32 %add10_38_load, i32 %mul7_3

]]></Node>
<StgValue><ssdm name="add10_3"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:35 %mul7_4 = fmul i32 %dense_weights_49_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_4"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:39 %mul7_5 = fmul i32 %dense_weights_42_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_5"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:43 %mul7_6 = fmul i32 %dense_weights_35_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_6"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:47 %mul7_7 = fmul i32 %dense_weights_28_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:4 %add10_49_load = load i32 %add10_49

]]></Node>
<StgValue><ssdm name="add10_49_load"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:20 %add = fadd i32 %add105_load, i32 %mul7

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:24 %add10_1 = fadd i32 %add10_16_load, i32 %mul7_1

]]></Node>
<StgValue><ssdm name="add10_1"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:28 %add10_2 = fadd i32 %add10_27_load, i32 %mul7_2

]]></Node>
<StgValue><ssdm name="add10_2"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:32 %add10_3 = fadd i32 %add10_38_load, i32 %mul7_3

]]></Node>
<StgValue><ssdm name="add10_3"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:36 %add10_4 = fadd i32 %add10_49_load, i32 %mul7_4

]]></Node>
<StgValue><ssdm name="add10_4"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:39 %mul7_5 = fmul i32 %dense_weights_42_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_5"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:43 %mul7_6 = fmul i32 %dense_weights_35_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_6"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:47 %mul7_7 = fmul i32 %dense_weights_28_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_7"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:51 %mul7_8 = fmul i32 %dense_weights_21_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_8"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:5 %add10_510_load = load i32 %add10_510

]]></Node>
<StgValue><ssdm name="add10_510_load"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:20 %add = fadd i32 %add105_load, i32 %mul7

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:24 %add10_1 = fadd i32 %add10_16_load, i32 %mul7_1

]]></Node>
<StgValue><ssdm name="add10_1"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:28 %add10_2 = fadd i32 %add10_27_load, i32 %mul7_2

]]></Node>
<StgValue><ssdm name="add10_2"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:32 %add10_3 = fadd i32 %add10_38_load, i32 %mul7_3

]]></Node>
<StgValue><ssdm name="add10_3"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:36 %add10_4 = fadd i32 %add10_49_load, i32 %mul7_4

]]></Node>
<StgValue><ssdm name="add10_4"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:40 %add10_5 = fadd i32 %add10_510_load, i32 %mul7_5

]]></Node>
<StgValue><ssdm name="add10_5"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:43 %mul7_6 = fmul i32 %dense_weights_35_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_6"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:47 %mul7_7 = fmul i32 %dense_weights_28_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_7"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:51 %mul7_8 = fmul i32 %dense_weights_21_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_8"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:55 %mul7_9 = fmul i32 %dense_weights_14_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:6 %add10_611_load = load i32 %add10_611

]]></Node>
<StgValue><ssdm name="add10_611_load"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:20 %add = fadd i32 %add105_load, i32 %mul7

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:24 %add10_1 = fadd i32 %add10_16_load, i32 %mul7_1

]]></Node>
<StgValue><ssdm name="add10_1"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:28 %add10_2 = fadd i32 %add10_27_load, i32 %mul7_2

]]></Node>
<StgValue><ssdm name="add10_2"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:32 %add10_3 = fadd i32 %add10_38_load, i32 %mul7_3

]]></Node>
<StgValue><ssdm name="add10_3"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:36 %add10_4 = fadd i32 %add10_49_load, i32 %mul7_4

]]></Node>
<StgValue><ssdm name="add10_4"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:40 %add10_5 = fadd i32 %add10_510_load, i32 %mul7_5

]]></Node>
<StgValue><ssdm name="add10_5"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:44 %add10_6 = fadd i32 %add10_611_load, i32 %mul7_6

]]></Node>
<StgValue><ssdm name="add10_6"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:47 %mul7_7 = fmul i32 %dense_weights_28_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_7"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:51 %mul7_8 = fmul i32 %dense_weights_21_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_8"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:55 %mul7_9 = fmul i32 %dense_weights_14_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_9"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_60_2.exitStub:0 %add105_load_4 = load i32 %add105

]]></Node>
<StgValue><ssdm name="add105_load_4"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_60_2.exitStub:1 %add10_16_load_4 = load i32 %add10_16

]]></Node>
<StgValue><ssdm name="add10_16_load_4"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_60_2.exitStub:2 %add10_27_load_4 = load i32 %add10_27

]]></Node>
<StgValue><ssdm name="add10_27_load_4"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_60_2.exitStub:3 %add10_38_load_4 = load i32 %add10_38

]]></Node>
<StgValue><ssdm name="add10_38_load_4"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_60_2.exitStub:4 %add10_49_load_4 = load i32 %add10_49

]]></Node>
<StgValue><ssdm name="add10_49_load_4"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_60_2.exitStub:5 %add10_510_load_4 = load i32 %add10_510

]]></Node>
<StgValue><ssdm name="add10_510_load_4"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_60_2.exitStub:6 %add10_611_load_4 = load i32 %add10_611

]]></Node>
<StgValue><ssdm name="add10_611_load_4"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_60_2.exitStub:7 %add10_712_load13 = load i32 %add10_712

]]></Node>
<StgValue><ssdm name="add10_712_load13"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_60_2.exitStub:8 %add10_813_load12 = load i32 %add10_813

]]></Node>
<StgValue><ssdm name="add10_813_load12"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_60_2.exitStub:9 %add10_914_load11 = load i32 %add10_914

]]></Node>
<StgValue><ssdm name="add10_914_load11"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_60_2.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_914_out, i32 %add10_914_load11

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_60_2.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_813_out, i32 %add10_813_load12

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_60_2.exitStub:12 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_712_out, i32 %add10_712_load13

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_60_2.exitStub:13 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_611_out, i32 %add10_611_load_4

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_60_2.exitStub:14 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_510_out, i32 %add10_510_load_4

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_60_2.exitStub:15 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_49_out, i32 %add10_49_load_4

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_60_2.exitStub:16 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_38_out, i32 %add10_38_load_4

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_60_2.exitStub:17 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_27_out, i32 %add10_27_load_4

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_60_2.exitStub:18 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10_16_out, i32 %add10_16_load_4

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_60_2.exitStub:19 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add105_out, i32 %add105_load_4

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0">
<![CDATA[
VITIS_LOOP_60_2.exitStub:20 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:7 %add10_712_load = load i32 %add10_712

]]></Node>
<StgValue><ssdm name="add10_712_load"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:24 %add10_1 = fadd i32 %add10_16_load, i32 %mul7_1

]]></Node>
<StgValue><ssdm name="add10_1"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:28 %add10_2 = fadd i32 %add10_27_load, i32 %mul7_2

]]></Node>
<StgValue><ssdm name="add10_2"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:32 %add10_3 = fadd i32 %add10_38_load, i32 %mul7_3

]]></Node>
<StgValue><ssdm name="add10_3"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:36 %add10_4 = fadd i32 %add10_49_load, i32 %mul7_4

]]></Node>
<StgValue><ssdm name="add10_4"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:40 %add10_5 = fadd i32 %add10_510_load, i32 %mul7_5

]]></Node>
<StgValue><ssdm name="add10_5"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:44 %add10_6 = fadd i32 %add10_611_load, i32 %mul7_6

]]></Node>
<StgValue><ssdm name="add10_6"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:48 %add10_7 = fadd i32 %add10_712_load, i32 %mul7_7

]]></Node>
<StgValue><ssdm name="add10_7"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:51 %mul7_8 = fmul i32 %dense_weights_21_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_8"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:55 %mul7_9 = fmul i32 %dense_weights_14_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_9"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:67 %store_ln49 = store i32 %add, i32 %add105

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:8 %add10_813_load = load i32 %add10_813

]]></Node>
<StgValue><ssdm name="add10_813_load"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:28 %add10_2 = fadd i32 %add10_27_load, i32 %mul7_2

]]></Node>
<StgValue><ssdm name="add10_2"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:32 %add10_3 = fadd i32 %add10_38_load, i32 %mul7_3

]]></Node>
<StgValue><ssdm name="add10_3"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:36 %add10_4 = fadd i32 %add10_49_load, i32 %mul7_4

]]></Node>
<StgValue><ssdm name="add10_4"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:40 %add10_5 = fadd i32 %add10_510_load, i32 %mul7_5

]]></Node>
<StgValue><ssdm name="add10_5"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:44 %add10_6 = fadd i32 %add10_611_load, i32 %mul7_6

]]></Node>
<StgValue><ssdm name="add10_6"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:48 %add10_7 = fadd i32 %add10_712_load, i32 %mul7_7

]]></Node>
<StgValue><ssdm name="add10_7"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:52 %add10_8 = fadd i32 %add10_813_load, i32 %mul7_8

]]></Node>
<StgValue><ssdm name="add10_8"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:55 %mul7_9 = fmul i32 %dense_weights_14_load, i32 %flat_value

]]></Node>
<StgValue><ssdm name="mul7_9"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:66 %store_ln49 = store i32 %add10_1, i32 %add10_16

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="194" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:9 %add10_914_load = load i32 %add10_914

]]></Node>
<StgValue><ssdm name="add10_914_load"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:32 %add10_3 = fadd i32 %add10_38_load, i32 %mul7_3

]]></Node>
<StgValue><ssdm name="add10_3"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:36 %add10_4 = fadd i32 %add10_49_load, i32 %mul7_4

]]></Node>
<StgValue><ssdm name="add10_4"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:40 %add10_5 = fadd i32 %add10_510_load, i32 %mul7_5

]]></Node>
<StgValue><ssdm name="add10_5"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:44 %add10_6 = fadd i32 %add10_611_load, i32 %mul7_6

]]></Node>
<StgValue><ssdm name="add10_6"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:48 %add10_7 = fadd i32 %add10_712_load, i32 %mul7_7

]]></Node>
<StgValue><ssdm name="add10_7"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:52 %add10_8 = fadd i32 %add10_813_load, i32 %mul7_8

]]></Node>
<StgValue><ssdm name="add10_8"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:56 %add10_9 = fadd i32 %add10_914_load, i32 %mul7_9

]]></Node>
<StgValue><ssdm name="add10_9"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:65 %store_ln49 = store i32 %add10_2, i32 %add10_27

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="203" st_id="17" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:36 %add10_4 = fadd i32 %add10_49_load, i32 %mul7_4

]]></Node>
<StgValue><ssdm name="add10_4"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:40 %add10_5 = fadd i32 %add10_510_load, i32 %mul7_5

]]></Node>
<StgValue><ssdm name="add10_5"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:44 %add10_6 = fadd i32 %add10_611_load, i32 %mul7_6

]]></Node>
<StgValue><ssdm name="add10_6"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:48 %add10_7 = fadd i32 %add10_712_load, i32 %mul7_7

]]></Node>
<StgValue><ssdm name="add10_7"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:52 %add10_8 = fadd i32 %add10_813_load, i32 %mul7_8

]]></Node>
<StgValue><ssdm name="add10_8"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:56 %add10_9 = fadd i32 %add10_914_load, i32 %mul7_9

]]></Node>
<StgValue><ssdm name="add10_9"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:64 %store_ln49 = store i32 %add10_3, i32 %add10_38

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="210" st_id="18" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:40 %add10_5 = fadd i32 %add10_510_load, i32 %mul7_5

]]></Node>
<StgValue><ssdm name="add10_5"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:44 %add10_6 = fadd i32 %add10_611_load, i32 %mul7_6

]]></Node>
<StgValue><ssdm name="add10_6"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:48 %add10_7 = fadd i32 %add10_712_load, i32 %mul7_7

]]></Node>
<StgValue><ssdm name="add10_7"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:52 %add10_8 = fadd i32 %add10_813_load, i32 %mul7_8

]]></Node>
<StgValue><ssdm name="add10_8"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:56 %add10_9 = fadd i32 %add10_914_load, i32 %mul7_9

]]></Node>
<StgValue><ssdm name="add10_9"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:63 %store_ln49 = store i32 %add10_4, i32 %add10_49

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="216" st_id="19" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:44 %add10_6 = fadd i32 %add10_611_load, i32 %mul7_6

]]></Node>
<StgValue><ssdm name="add10_6"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:48 %add10_7 = fadd i32 %add10_712_load, i32 %mul7_7

]]></Node>
<StgValue><ssdm name="add10_7"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:52 %add10_8 = fadd i32 %add10_813_load, i32 %mul7_8

]]></Node>
<StgValue><ssdm name="add10_8"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:56 %add10_9 = fadd i32 %add10_914_load, i32 %mul7_9

]]></Node>
<StgValue><ssdm name="add10_9"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:62 %store_ln49 = store i32 %add10_5, i32 %add10_510

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="221" st_id="20" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:48 %add10_7 = fadd i32 %add10_712_load, i32 %mul7_7

]]></Node>
<StgValue><ssdm name="add10_7"/></StgValue>
</operation>

<operation id="222" st_id="20" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:52 %add10_8 = fadd i32 %add10_813_load, i32 %mul7_8

]]></Node>
<StgValue><ssdm name="add10_8"/></StgValue>
</operation>

<operation id="223" st_id="20" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:56 %add10_9 = fadd i32 %add10_914_load, i32 %mul7_9

]]></Node>
<StgValue><ssdm name="add10_9"/></StgValue>
</operation>

<operation id="224" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:61 %store_ln49 = store i32 %add10_6, i32 %add10_611

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="225" st_id="21" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:52 %add10_8 = fadd i32 %add10_813_load, i32 %mul7_8

]]></Node>
<StgValue><ssdm name="add10_8"/></StgValue>
</operation>

<operation id="226" st_id="21" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:56 %add10_9 = fadd i32 %add10_914_load, i32 %mul7_9

]]></Node>
<StgValue><ssdm name="add10_9"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:60 %store_ln49 = store i32 %add10_7, i32 %add10_712

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="228" st_id="22" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:56 %add10_9 = fadd i32 %add10_914_load, i32 %mul7_9

]]></Node>
<StgValue><ssdm name="add10_9"/></StgValue>
</operation>

<operation id="229" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:59 %store_ln49 = store i32 %add10_8, i32 %add10_813

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="230" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:11 %specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 10, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln12"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:12 %specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln49"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:58 %store_ln49 = store i32 %add10_9, i32 %add10_914

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="233" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:68 %br_ln49 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
