Time resolution is 1 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /SPI_M_tb/dut/Master_i/clock_div_0/U0/cnt_reg[0]/TChk160_478 at time 10004457 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly)  $removal violation detected. Time: 10004457 ps, Ref Event Time Stamp: 10004457 ps, Data Event Time Stamp: 10004188 ps, Limit: 404 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /SPI_M_tb/dut/Master_i/clock_div_1/U0/cnt_reg[0]/TChk160_478 at time 10004457 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly)  $removal violation detected. Time: 10004457 ps, Ref Event Time Stamp: 10004457 ps, Data Event Time Stamp: 10004188 ps, Limit: 347 ps
INFO: xsimkernel Simulation Memory Usage: 19740 KB (Peak: 19740 KB), Simulation CPU Usage: 40671 ms
