// SPDX-License-Identifier: GPL-2.0
/*
 * DTS file for Phytium Pe2202 power board
 *
 * Copyright (c) 2022-2023 Phytium Technology Co., Ltd.
 *
 * Hongmin Qi <qihongmin@phytium.com.cn>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 */

/dts-v1/;
/memreserve/ 0x80000000 0x10000;

#include "pe2202.dtsi"

/{
	model = "Pe2202S power Board";
	compatible = "phytium,pe2202";

	chosen {
		stdout-path = "serial1:115200n8";
	};

	memory@00{
		device_type = "memory";
		reg = <0x0 0x80000000 0x1 0x00000000>;
	};
};

&soc {
	mio9: i2c@28026000 {
		compatible = "phytium,i2c";
		reg = <0x0 0x28026000 0x0 0x1000>;
		interrupts = <0x0 0x65 0x4>;
		clocks = <&sysclk_50mhz>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		status = "okay";

		rtc@68 {
			compatible = "dallas,ds1339";
			reg = <0x68>;
		};
	};

	mio6: i2c@28020000 {
		status = "okay";
		compatible = "phytium,i2c";
		reg = <0x0 0x28020000 0x0 0x1000>;
		interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&sysclk_50mhz>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		eeprom@50 {
			compatible = "atmel,24c02";
			reg = <0x50>;
			pagesize = <1>;
		};
	};

	mio10: uart@28028000 {
		compatible = "arm,pl011", "arm,primecell";
		reg = <0x0 0x28028000 0x0 0x1000>;
		interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&sysclk_50mhz &sysclk_50mhz>;
		clock-names = "uartclk", "apb_pclk";
		status = "okay";
	};

	mio11: uart@2802a000 {
		compatible = "arm,pl011", "arm,primecell";
		reg = <0x0 0x2802a000 0x0 0x1000>;
		interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&sysclk_50mhz &sysclk_50mhz>;
		clock-names = "uartclk", "apb_pclk";
		status = "okay";
	};

	mio13: uart@2802e000 {
		compatible = "arm,pl011", "arm,primecell";
		reg = <0x0 0x2802e000 0x0 0x1000>;
		interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&sysclk_50mhz &sysclk_50mhz>;
		clock-names = "uartclk", "apb_pclk";
		status = "okay";
	};

	mio14: uart@28030000 {
		compatible = "arm,pl011", "arm,primecell";
		reg = <0x0 0x28030000 0x0 0x1000>;
		interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&sysclk_50mhz &sysclk_50mhz>;
		clock-names = "uartclk", "apb_pclk";
		status = "okay";
	};

	mio15: uart@28032000 {
		compatible = "arm,pl011", "arm,primecell";
		reg = <0x0 0x28032000 0x0 0x1000>;
		interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&sysclk_50mhz &sysclk_50mhz>;
		clock-names = "uartclk", "apb_pclk";
		status = "okay";
	};
};

&pcie {
	status = "okay";
};

&usb3_0 {
	status = "okay";
};

&usb3_1 {
	status = "okay";
};

&usb2_0 {
	dr_mode = "otg";
	status = "okay";
};

&usb2_3 {
	dr_mode = "host";
	status = "okay";
};

&usb2_4 {
	dr_mode = "host";
	status = "okay";
};

&macb0 {
	phy-mode = "sgmii";
	use-mii;
	status = "okay";
};

&macb1 {
	phy-mode = "sgmii";
	use-mii;
	status = "okay";
};

&macb2 {
	phy-mode = "sgmii";
	use-mii;
	status = "okay";
};

&macb3 {
	phy-mode = "sgmii";
	use-mii;
	status = "disabled";
};

&dc0 {
	pipe_mask = [02];
	edp_mask = [00];
	status = "okay";
};

&can0 {
	status = "okay";
};

&can1 {
	status = "okay";
};

&qspi0 {
	status = "okay";

	flash@0 {
		status = "okay";
	};
};

&spi0 {
	global-cs = <1>;
	status = "disabled";
};

&mmc0 {
	bus-width = <8>;
	max-frequency = <50000000>;
	cap-mmc-hw-reset;
	cap-mmc-highspeed;
	no-sdio;
	no-sd;
	non-removable;
	status = "okay";
};

&mmc1 {
	status = "okay";
};

&uart0 {
	status = "okay";
};

&uart1 {
	status = "okay";
};

&uart2 {
	status = "okay";
};

&uart3 {
	status = "okay";
};


&gpio0 {
	status = "okay";
};

&gpio1 {
	status = "okay";
};

&gpio2 {
	status = "okay";
};

&gpio3 {
	status = "okay";
};

&gpio4 {
	status = "okay";
};

&gpio5 {
	status = "okay";
};
