{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 21 20:55:31 2021 " "Info: Processing started: Sun Mar 21 20:55:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off problem1_18101707 -c problem1_18101707 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off problem1_18101707 -c problem1_18101707" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[0\] cout 12.200 ns Longest " "Info: Longest tpd from source pin \"A\[0\]\" to destination pin \"cout\" is 12.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns A\[0\] 1 PIN PIN_124 2 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 2; PIN Node = 'A\[0\]'" {  } { { "d:/program/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "problem1_18101707.v" "" { Text "D:/COURSE/CSE460 LAB FILES/LAB 1/problem1_18101707/problem1_18101707.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(1.000 ns) 2.700 ns fulladd:stage0\|cout~6 2 COMB LC1_F27 2 " "Info: 2: + IC(0.400 ns) + CELL(1.000 ns) = 2.700 ns; Loc. = LC1_F27; Fanout = 2; COMB Node = 'fulladd:stage0\|cout~6'" {  } { { "d:/program/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { A[0] fulladd:stage0|cout~6 } "NODE_NAME" } } { "problem1_18101707.v" "" { Text "D:/COURSE/CSE460 LAB FILES/LAB 1/problem1_18101707/problem1_18101707.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(1.000 ns) 4.400 ns fulladd:stage1\|cout 3 COMB LC2_F31 2 " "Info: 3: + IC(0.700 ns) + CELL(1.000 ns) = 4.400 ns; Loc. = LC2_F31; Fanout = 2; COMB Node = 'fulladd:stage1\|cout'" {  } { { "d:/program/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { fulladd:stage0|cout~6 fulladd:stage1|cout } "NODE_NAME" } } { "problem1_18101707.v" "" { Text "D:/COURSE/CSE460 LAB FILES/LAB 1/problem1_18101707/problem1_18101707.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 5.500 ns fulladd:stage2\|cout 4 COMB LC7_F31 2 " "Info: 4: + IC(0.100 ns) + CELL(1.000 ns) = 5.500 ns; Loc. = LC7_F31; Fanout = 2; COMB Node = 'fulladd:stage2\|cout'" {  } { { "d:/program/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { fulladd:stage1|cout fulladd:stage2|cout } "NODE_NAME" } } { "problem1_18101707.v" "" { Text "D:/COURSE/CSE460 LAB FILES/LAB 1/problem1_18101707/problem1_18101707.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 6.600 ns fulladd:stage3\|cout 5 COMB LC8_F31 2 " "Info: 5: + IC(0.100 ns) + CELL(1.000 ns) = 6.600 ns; Loc. = LC8_F31; Fanout = 2; COMB Node = 'fulladd:stage3\|cout'" {  } { { "d:/program/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { fulladd:stage2|cout fulladd:stage3|cout } "NODE_NAME" } } { "problem1_18101707.v" "" { Text "D:/COURSE/CSE460 LAB FILES/LAB 1/problem1_18101707/problem1_18101707.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 7.700 ns fulladd:stage4\|cout 6 COMB LC3_F31 1 " "Info: 6: + IC(0.100 ns) + CELL(1.000 ns) = 7.700 ns; Loc. = LC3_F31; Fanout = 1; COMB Node = 'fulladd:stage4\|cout'" {  } { { "d:/program/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { fulladd:stage3|cout fulladd:stage4|cout } "NODE_NAME" } } { "problem1_18101707.v" "" { Text "D:/COURSE/CSE460 LAB FILES/LAB 1/problem1_18101707/problem1_18101707.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(3.800 ns) 12.200 ns cout 7 PIN PIN_31 0 " "Info: 7: + IC(0.700 ns) + CELL(3.800 ns) = 12.200 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'cout'" {  } { { "d:/program/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { fulladd:stage4|cout cout } "NODE_NAME" } } { "problem1_18101707.v" "" { Text "D:/COURSE/CSE460 LAB FILES/LAB 1/problem1_18101707/problem1_18101707.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.100 ns ( 82.79 % ) " "Info: Total cell delay = 10.100 ns ( 82.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 17.21 % ) " "Info: Total interconnect delay = 2.100 ns ( 17.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { A[0] fulladd:stage0|cout~6 fulladd:stage1|cout fulladd:stage2|cout fulladd:stage3|cout fulladd:stage4|cout cout } "NODE_NAME" } } { "d:/program/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { A[0] {} A[0]~out {} fulladd:stage0|cout~6 {} fulladd:stage1|cout {} fulladd:stage2|cout {} fulladd:stage3|cout {} fulladd:stage4|cout {} cout {} } { 0.000ns 0.000ns 0.400ns 0.700ns 0.100ns 0.100ns 0.100ns 0.700ns } { 0.000ns 1.300ns 1.000ns 1.000ns 1.000ns 1.000ns 1.000ns 3.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 21 20:55:31 2021 " "Info: Processing ended: Sun Mar 21 20:55:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
