m255
K4
z2
!s12c _opt1
Z0 !s99 nomlopt
!s12c _opt
R0
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/1_Top-Down_Design/Quartus_prj/simulation/questa
T_opt
!s110 1724029144
V>R1eE3^L37^_6GBJMIm<A1
Z2 04 13 4 work tb_full_adder fast 0
=1-002b674aeb7f-66c298d8-1d0-58bc
R0
Z3 !s12b OEM100
Z4 !s124 OEM10U4 
Z5 o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z6 tCvgOpt 0
n@_opt
Z7 OL;O;2023.3;77
R1
T_opt1
!s110 1724029339
VG0<@T]gL7TLT89?AJX>@T3
R2
=1-002b674aeb7f-66c2999b-21f-5d00
R0
R3
R4
R5
R6
n@_opt1
R7
vfull_adder
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/1_Top-Down_Design/RTL/full_adder.v
Z8 !s110 1724029338
!i10b 1
!s100 fd7L7IM]fJgclz12F:DJK2
I9>CK;BTl8bRo@LN]KfX8k3
R1
w1724028767
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/1_Top-Down_Design/RTL/full_adder.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/1_Top-Down_Design/RTL/full_adder.v
!i122 1
L0 1 41
Z9 VDg1SIo80bB@j0V0VzS_@n1
Z10 OL;L;2023.3;77
r1
!s85 0
31
Z11 !s108 1724029338.000000
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/1_Top-Down_Design/RTL/full_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/1_Top-Down_Design/RTL|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/1_Top-Down_Design/RTL/full_adder.v|
!i113 0
Z12 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z13 !s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/1_Top-Down_Design/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R6
vhalf_adder
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/1_Top-Down_Design/RTL/half_adder.v
R8
!i10b 1
!s100 dLih;BiJ70ijG>H=<m6iU2
I_YdoX7JV>ZS`bSCXSU9m91
R1
w1724028931
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/1_Top-Down_Design/RTL/half_adder.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/1_Top-Down_Design/RTL/half_adder.v
!i122 0
L0 1 12
R9
R10
r1
!s85 0
31
R11
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/1_Top-Down_Design/RTL/half_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/1_Top-Down_Design/RTL|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/1_Top-Down_Design/RTL/half_adder.v|
!i113 0
R12
R13
R6
vtb_full_adder
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/1_Top-Down_Design/Quartus_prj/../Sim/tb_full_adder.v
R8
!i10b 1
!s100 GlYTo5j8S3:b>V[eml3I;1
I1JAF0Xg]Qeg3HaCNQOI641
R1
w1724029300
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/1_Top-Down_Design/Quartus_prj/../Sim/tb_full_adder.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/1_Top-Down_Design/Quartus_prj/../Sim/tb_full_adder.v
!i122 2
L0 3 44
R9
R10
r1
!s85 0
31
R11
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/1_Top-Down_Design/Quartus_prj/../Sim/tb_full_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/1_Top-Down_Design/Quartus_prj/../Sim|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/1_Top-Down_Design/Quartus_prj/../Sim/tb_full_adder.v|
!i113 0
R12
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/1_Top-Down_Design/Quartus_prj/../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R6
