Analysis & Synthesis report for DE10_LITE
Wed May 13 14:14:49 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for char_ram:char_frame_buffer|altsyncram:altsyncram_component|altsyncram_5tp1:auto_generated
 14. Source assignments for glyph_rom:glyph_rom_inst|altsyncram:altsyncram_component|altsyncram_nf81:auto_generated
 15. Parameter Settings for User Entity Instance: vga_clock:u0|vga_clock_video_pll_0:video_pll_0|altera_up_altpll:video_pll
 16. Parameter Settings for User Entity Instance: vga_clock:u0|vga_clock_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards
 17. Parameter Settings for User Entity Instance: char_ram:char_frame_buffer|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: glyph_rom:glyph_rom_inst|altsyncram:altsyncram_component
 19. altpll Parameter Settings by Entity Instance
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "char_ram:char_frame_buffer"
 22. Port Connectivity Checks: "vga_controller:vgacontrol"
 23. Port Connectivity Checks: "vga_clock:u0|vga_clock_video_pll_0:video_pll_0|altera_up_altpll:video_pll"
 24. Port Connectivity Checks: "vga_clock:u0"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 13 14:14:49 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; DE10_LITE                                   ;
; Top-level Entity Name              ; DE10_LITE                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 240                                         ;
;     Total combinational functions  ; 220                                         ;
;     Dedicated logic registers      ; 69                                          ;
; Total registers                    ; 69                                          ;
; Total pins                         ; 126                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 98,304                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; DE10_LITE          ; DE10_LITE          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-6         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                                           ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                                                       ; Library   ;
+----------------------------------------------------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------+
; check_display.v                                                            ; yes             ; User Verilog HDL File                 ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/check_display.v                                                            ;           ;
; check_horiz_sync.v                                                         ; yes             ; User Verilog HDL File                 ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/check_horiz_sync.v                                                         ;           ;
; check_vert_sync.v                                                          ; yes             ; User Verilog HDL File                 ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/check_vert_sync.v                                                          ;           ;
; horiz_counter.v                                                            ; yes             ; User Verilog HDL File                 ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/horiz_counter.v                                                            ;           ;
; pulse_generator.v                                                          ; yes             ; User Verilog HDL File                 ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/pulse_generator.v                                                          ;           ;
; vert_counter.v                                                             ; yes             ; User Verilog HDL File                 ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vert_counter.v                                                             ;           ;
; vga_clock/synthesis/vga_clock.v                                            ; yes             ; User Verilog HDL File                 ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_clock/synthesis/vga_clock.v                                            ; vga_clock ;
; vga_clock/synthesis/submodules/vga_clock_video_pll_0.v                     ; yes             ; User Verilog HDL File                 ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_clock/synthesis/submodules/vga_clock_video_pll_0.v                     ; vga_clock ;
; vga_clock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; yes             ; User Verilog HDL File                 ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_clock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; vga_clock ;
; vga_clock/synthesis/submodules/altera_up_altpll.v                          ; yes             ; User Verilog HDL File                 ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_clock/synthesis/submodules/altera_up_altpll.v                          ; vga_clock ;
; vga_controller.v                                                           ; yes             ; User Verilog HDL File                 ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_controller.v                                                           ;           ;
; char_ram.v                                                                 ; yes             ; User Wizard-Generated File            ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/char_ram.v                                                                 ;           ;
; glyph_rom.v                                                                ; yes             ; User Wizard-Generated File            ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/glyph_rom.v                                                                ;           ;
; char_row_counter.v                                                         ; yes             ; User Verilog HDL File                 ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/char_row_counter.v                                                         ;           ;
; font.hex                                                                   ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/font.hex                                                                   ;           ;
; color_pallette1.v                                                          ; yes             ; User Verilog HDL File                 ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/color_pallette1.v                                                          ;           ;
; color_pallette2.v                                                          ; yes             ; User Verilog HDL File                 ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/color_pallette2.v                                                          ;           ;
; color_pallette3.v                                                          ; yes             ; User Verilog HDL File                 ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/color_pallette3.v                                                          ;           ;
; color_pallette4.v                                                          ; yes             ; User Verilog HDL File                 ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/color_pallette4.v                                                          ;           ;
; pallette_controller.v                                                      ; yes             ; User Verilog HDL File                 ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/pallette_controller.v                                                      ;           ;
; de10_lite.v                                                                ; yes             ; User Verilog HDL File                 ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v                                                                ;           ;
; example_color.hex                                                          ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/example_color.hex                                                          ;           ;
; altpll.tdf                                                                 ; yes             ; Megafunction                          ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf                                                                  ;           ;
; aglobal191.inc                                                             ; yes             ; Megafunction                          ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                              ;           ;
; stratix_pll.inc                                                            ; yes             ; Megafunction                          ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc                                                             ;           ;
; stratixii_pll.inc                                                          ; yes             ; Megafunction                          ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                           ;           ;
; cycloneii_pll.inc                                                          ; yes             ; Megafunction                          ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                           ;           ;
; db/altpll_p8a2.tdf                                                         ; yes             ; Auto-Generated Megafunction           ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/db/altpll_p8a2.tdf                                                         ;           ;
; altsyncram.tdf                                                             ; yes             ; Megafunction                          ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                                              ;           ;
; stratix_ram_block.inc                                                      ; yes             ; Megafunction                          ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                       ;           ;
; lpm_mux.inc                                                                ; yes             ; Megafunction                          ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                 ;           ;
; lpm_decode.inc                                                             ; yes             ; Megafunction                          ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                                              ;           ;
; a_rdenreg.inc                                                              ; yes             ; Megafunction                          ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                               ;           ;
; altrom.inc                                                                 ; yes             ; Megafunction                          ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                                  ;           ;
; altram.inc                                                                 ; yes             ; Megafunction                          ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                                  ;           ;
; altdpram.inc                                                               ; yes             ; Megafunction                          ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                                ;           ;
; db/altsyncram_5tp1.tdf                                                     ; yes             ; Auto-Generated Megafunction           ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/db/altsyncram_5tp1.tdf                                                     ;           ;
; db/altsyncram_nf81.tdf                                                     ; yes             ; Auto-Generated Megafunction           ; C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/db/altsyncram_nf81.tdf                                                     ;           ;
+----------------------------------------------------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 240                                                                                                                                         ;
;                                             ;                                                                                                                                             ;
; Total combinational functions               ; 220                                                                                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                                                                                             ;
;     -- 4 input functions                    ; 114                                                                                                                                         ;
;     -- 3 input functions                    ; 43                                                                                                                                          ;
;     -- <=2 input functions                  ; 63                                                                                                                                          ;
;                                             ;                                                                                                                                             ;
; Logic elements by mode                      ;                                                                                                                                             ;
;     -- normal mode                          ; 187                                                                                                                                         ;
;     -- arithmetic mode                      ; 33                                                                                                                                          ;
;                                             ;                                                                                                                                             ;
; Total registers                             ; 69                                                                                                                                          ;
;     -- Dedicated logic registers            ; 69                                                                                                                                          ;
;     -- I/O registers                        ; 0                                                                                                                                           ;
;                                             ;                                                                                                                                             ;
; I/O pins                                    ; 126                                                                                                                                         ;
; Total memory bits                           ; 98304                                                                                                                                       ;
;                                             ;                                                                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                                           ;
;                                             ;                                                                                                                                             ;
; Total PLLs                                  ; 1                                                                                                                                           ;
;     -- PLLs                                 ; 1                                                                                                                                           ;
;                                             ;                                                                                                                                             ;
; Maximum fan-out node                        ; vga_clock:u0|vga_clock_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_p8a2:auto_generated|clk[0] ;
; Maximum fan-out                             ; 45                                                                                                                                          ;
; Total fan-out                               ; 1375                                                                                                                                        ;
; Average fan-out                             ; 2.36                                                                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                             ; Entity Name           ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |DE10_LITE                                    ; 220 (57)            ; 69 (20)                   ; 98304       ; 0          ; 0            ; 0       ; 0         ; 126  ; 0            ; 0          ; |DE10_LITE                                                                                                                                      ; DE10_LITE             ; work         ;
;    |char_ram:char_frame_buffer|               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|char_ram:char_frame_buffer                                                                                                           ; char_ram              ; work         ;
;       |altsyncram:altsyncram_component|       ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|char_ram:char_frame_buffer|altsyncram:altsyncram_component                                                                           ; altsyncram            ; work         ;
;          |altsyncram_5tp1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|char_ram:char_frame_buffer|altsyncram:altsyncram_component|altsyncram_5tp1:auto_generated                                            ; altsyncram_5tp1       ; work         ;
;    |char_row_counter:charrowcounter|          ; 65 (65)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|char_row_counter:charrowcounter                                                                                                      ; char_row_counter      ; work         ;
;    |glyph_rom:glyph_rom_inst|                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|glyph_rom:glyph_rom_inst                                                                                                             ; glyph_rom             ; work         ;
;       |altsyncram:altsyncram_component|       ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|glyph_rom:glyph_rom_inst|altsyncram:altsyncram_component                                                                             ; altsyncram            ; work         ;
;          |altsyncram_nf81:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|glyph_rom:glyph_rom_inst|altsyncram:altsyncram_component|altsyncram_nf81:auto_generated                                              ; altsyncram_nf81       ; work         ;
;    |pallette_controller:comb_77|              ; 37 (9)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|pallette_controller:comb_77                                                                                                          ; pallette_controller   ; work         ;
;       |color_pallette1:comb_3|                ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|pallette_controller:comb_77|color_pallette1:comb_3                                                                                   ; color_pallette1       ; work         ;
;       |color_pallette3:comb_5|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|pallette_controller:comb_77|color_pallette3:comb_5                                                                                   ; color_pallette3       ; work         ;
;       |color_pallette4:comb_6|                ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|pallette_controller:comb_77|color_pallette4:comb_6                                                                                   ; color_pallette4       ; work         ;
;    |pulse_generator:pulsegen|                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|pulse_generator:pulsegen                                                                                                             ; pulse_generator       ; work         ;
;    |vga_clock:u0|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|vga_clock:u0                                                                                                                         ; vga_clock             ; vga_clock    ;
;       |vga_clock_video_pll_0:video_pll_0|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|vga_clock:u0|vga_clock_video_pll_0:video_pll_0                                                                                       ; vga_clock_video_pll_0 ; vga_clock    ;
;          |altera_up_altpll:video_pll|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|vga_clock:u0|vga_clock_video_pll_0:video_pll_0|altera_up_altpll:video_pll                                                            ; altera_up_altpll      ; vga_clock    ;
;             |altpll:PLL_for_DE_Series_Boards| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|vga_clock:u0|vga_clock_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards                            ; altpll                ; work         ;
;                |altpll_p8a2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|vga_clock:u0|vga_clock_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_p8a2:auto_generated ; altpll_p8a2           ; work         ;
;    |vga_controller:vgacontrol|                ; 60 (0)              ; 24 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|vga_controller:vgacontrol                                                                                                            ; vga_controller        ; work         ;
;       |check_display:checkd|                  ; 9 (9)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|vga_controller:vgacontrol|check_display:checkd                                                                                       ; check_display         ; work         ;
;       |check_horiz_sync:checkhsync|           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|vga_controller:vgacontrol|check_horiz_sync:checkhsync                                                                                ; check_horiz_sync      ; work         ;
;       |check_vert_sync:checkvsync|            ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|vga_controller:vgacontrol|check_vert_sync:checkvsync                                                                                 ; check_vert_sync       ; work         ;
;       |horiz_counter:hcount|                  ; 26 (26)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|vga_controller:vgacontrol|horiz_counter:hcount                                                                                       ; horiz_counter         ; work         ;
;       |vert_counter:vcount|                   ; 22 (22)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE|vga_controller:vgacontrol|vert_counter:vcount                                                                                        ; vert_counter          ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+
; Name                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF               ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+
; char_ram:char_frame_buffer|altsyncram:altsyncram_component|altsyncram_5tp1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; example_color.hex ;
; glyph_rom:glyph_rom_inst|altsyncram:altsyncram_component|altsyncram_nf81:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; 4096         ; 8            ; --           ; --           ; 32768 ; font.hex          ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |DE10_LITE|char_ram:char_frame_buffer ; char_ram.v      ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |DE10_LITE|glyph_rom:glyph_rom_inst   ; glyph_rom.v     ;
; N/A    ; Qsys         ; 19.1    ; N/A          ; N/A          ; |DE10_LITE|vga_clock:u0               ; vga_clock.qsys  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 69    ;
; Number of registers using Synchronous Clear  ; 23    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 23    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Inverted Register Statistics                                  ;
+-----------------------------------------------------+---------+
; Inverted Register                                   ; Fan out ;
+-----------------------------------------------------+---------+
; vga_controller:vgacontrol|vert_counter:vcount|Q[9]  ; 6       ;
; vga_controller:vgacontrol|vert_counter:vcount|Q[2]  ; 3       ;
; vga_controller:vgacontrol|vert_counter:vcount|Q[3]  ; 3       ;
; vga_controller:vgacontrol|horiz_counter:hcount|Q[8] ; 4       ;
; vga_controller:vgacontrol|horiz_counter:hcount|Q[9] ; 4       ;
; vga_controller:vgacontrol|horiz_counter:hcount|Q[4] ; 3       ;
; vga_controller:vgacontrol|horiz_counter:hcount|Q[1] ; 2       ;
; vga_controller:vgacontrol|horiz_counter:hcount|Q[2] ; 2       ;
; vga_controller:vgacontrol|horiz_counter:hcount|Q[3] ; 2       ;
; vga_controller:vgacontrol|horiz_counter:hcount|Q[0] ; 2       ;
; Total number of inverted registers = 10             ;         ;
+-----------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE|char_row_counter:charrowcounter|glyph_row[3]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE|vga_controller:vgacontrol|horiz_counter:hcount|Q[5] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE10_LITE|vga_controller:vgacontrol|vert_counter:vcount|Q[4]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE10_LITE|char_row_counter:charrowcounter|cur_row[3]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE|char_row_counter:charrowcounter|cur_char[3]         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE10_LITE|vga_controller:vgacontrol|horiz_counter:hcount|Q[9] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE|vga_controller:vgacontrol|vert_counter:vcount|Q[9]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE10_LITE|VGA_R                                               ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE10_LITE|VGA_G                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for char_ram:char_frame_buffer|altsyncram:altsyncram_component|altsyncram_5tp1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for glyph_rom:glyph_rom_inst|altsyncram:altsyncram_component|altsyncram_nf81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_clock:u0|vga_clock_video_pll_0:video_pll_0|altera_up_altpll:video_pll ;
+----------------+--------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------+
; OUTCLK0_MULT   ; 1      ; Signed Integer                                                                               ;
; OUTCLK0_DIV    ; 2      ; Signed Integer                                                                               ;
; OUTCLK1_MULT   ; 1      ; Signed Integer                                                                               ;
; OUTCLK1_DIV    ; 2      ; Signed Integer                                                                               ;
; OUTCLK2_MULT   ; 2      ; Signed Integer                                                                               ;
; OUTCLK2_DIV    ; 3      ; Signed Integer                                                                               ;
; PHASE_SHIFT    ; 0      ; Signed Integer                                                                               ;
; DEVICE_FAMILY  ; MAX 10 ; String                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_clock:u0|vga_clock_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                               ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                            ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                            ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                            ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                            ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                            ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                            ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                            ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                            ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                            ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                            ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                            ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                            ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                            ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                            ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                            ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                            ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                            ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                            ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                            ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                            ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                            ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                            ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                            ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                            ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                            ;
; CLK2_MULTIPLY_BY              ; 2                 ; Signed Integer                                                                                     ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                     ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                     ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                            ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                            ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                            ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                            ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                            ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                            ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                            ;
; CLK2_DIVIDE_BY                ; 3                 ; Signed Integer                                                                                     ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer                                                                                     ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                                                     ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                            ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                            ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                            ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                            ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                            ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                            ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                            ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                            ;
; CLK1_PHASE_SHIFT              ; 0                 ; Signed Integer                                                                                     ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                            ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                            ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                            ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                            ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                            ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                            ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                            ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                            ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                            ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                            ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                            ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                            ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                            ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                            ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                     ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                     ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                            ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                            ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                            ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                            ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                            ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                            ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                            ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                            ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                            ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                            ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                            ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                            ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                            ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                            ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                            ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                            ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                            ;
; M                             ; 0                 ; Untyped                                                                                            ;
; N                             ; 1                 ; Untyped                                                                                            ;
; M2                            ; 1                 ; Untyped                                                                                            ;
; N2                            ; 1                 ; Untyped                                                                                            ;
; SS                            ; 1                 ; Untyped                                                                                            ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                            ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                            ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                            ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                            ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                            ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                            ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                            ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                            ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                            ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                            ;
; C0_LOW                        ; 0                 ; Untyped                                                                                            ;
; C1_LOW                        ; 0                 ; Untyped                                                                                            ;
; C2_LOW                        ; 0                 ; Untyped                                                                                            ;
; C3_LOW                        ; 0                 ; Untyped                                                                                            ;
; C4_LOW                        ; 0                 ; Untyped                                                                                            ;
; C5_LOW                        ; 0                 ; Untyped                                                                                            ;
; C6_LOW                        ; 0                 ; Untyped                                                                                            ;
; C7_LOW                        ; 0                 ; Untyped                                                                                            ;
; C8_LOW                        ; 0                 ; Untyped                                                                                            ;
; C9_LOW                        ; 0                 ; Untyped                                                                                            ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                            ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                            ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                            ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                            ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                            ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                            ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                            ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                            ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                            ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                            ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; C0_PH                         ; 0                 ; Untyped                                                                                            ;
; C1_PH                         ; 0                 ; Untyped                                                                                            ;
; C2_PH                         ; 0                 ; Untyped                                                                                            ;
; C3_PH                         ; 0                 ; Untyped                                                                                            ;
; C4_PH                         ; 0                 ; Untyped                                                                                            ;
; C5_PH                         ; 0                 ; Untyped                                                                                            ;
; C6_PH                         ; 0                 ; Untyped                                                                                            ;
; C7_PH                         ; 0                 ; Untyped                                                                                            ;
; C8_PH                         ; 0                 ; Untyped                                                                                            ;
; C9_PH                         ; 0                 ; Untyped                                                                                            ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                            ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                            ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                            ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                            ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                            ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                            ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                            ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                            ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                            ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                            ;
; L0_LOW                        ; 1                 ; Untyped                                                                                            ;
; L1_LOW                        ; 1                 ; Untyped                                                                                            ;
; G0_LOW                        ; 1                 ; Untyped                                                                                            ;
; G1_LOW                        ; 1                 ; Untyped                                                                                            ;
; G2_LOW                        ; 1                 ; Untyped                                                                                            ;
; G3_LOW                        ; 1                 ; Untyped                                                                                            ;
; E0_LOW                        ; 1                 ; Untyped                                                                                            ;
; E1_LOW                        ; 1                 ; Untyped                                                                                            ;
; E2_LOW                        ; 1                 ; Untyped                                                                                            ;
; E3_LOW                        ; 1                 ; Untyped                                                                                            ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                            ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                            ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                            ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                            ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                            ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                            ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                            ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                            ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                            ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                            ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; L0_PH                         ; 0                 ; Untyped                                                                                            ;
; L1_PH                         ; 0                 ; Untyped                                                                                            ;
; G0_PH                         ; 0                 ; Untyped                                                                                            ;
; G1_PH                         ; 0                 ; Untyped                                                                                            ;
; G2_PH                         ; 0                 ; Untyped                                                                                            ;
; G3_PH                         ; 0                 ; Untyped                                                                                            ;
; E0_PH                         ; 0                 ; Untyped                                                                                            ;
; E1_PH                         ; 0                 ; Untyped                                                                                            ;
; E2_PH                         ; 0                 ; Untyped                                                                                            ;
; E3_PH                         ; 0                 ; Untyped                                                                                            ;
; M_PH                          ; 0                 ; Untyped                                                                                            ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                            ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                            ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                            ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                            ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                            ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                            ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                            ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                            ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                            ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                            ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                            ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                            ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                            ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                            ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                            ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                            ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                            ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                            ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                            ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                            ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                            ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                            ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                            ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                            ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                            ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                            ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                            ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                            ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                            ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                            ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                            ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                            ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                            ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                            ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                            ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                            ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                            ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                            ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                            ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                            ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                            ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                            ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                            ;
; INTENDED_DEVICE_FAMILY        ; MAX 10            ; Untyped                                                                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                            ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                            ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                            ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                            ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                            ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                            ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                            ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                            ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                            ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                            ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                            ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                            ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                            ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                            ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                            ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                            ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                            ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                            ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                            ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                            ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                            ;
; CBXI_PARAMETER                ; altpll_p8a2       ; Untyped                                                                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                            ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                            ;
; DEVICE_FAMILY                 ; MAX 10            ; Untyped                                                                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                     ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_ram:char_frame_buffer|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 16                   ; Signed Integer                              ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                              ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; example_color.hex    ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_5tp1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glyph_rom:glyph_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; font.hex             ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_nf81      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                              ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                     ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                         ;
; Entity Instance               ; vga_clock:u0|vga_clock_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                    ;
;     -- PLL_TYPE               ; FAST                                                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                         ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 2                                                          ;
; Entity Instance                           ; char_ram:char_frame_buffer|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 16                                                         ;
;     -- NUMWORDS_B                         ; 4096                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; glyph_rom:glyph_rom_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 4096                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                     ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "char_ram:char_frame_buffer" ;
+-----------+-------+----------+-------------------------+
; Port      ; Type  ; Severity ; Details                 ;
+-----------+-------+----------+-------------------------+
; data      ; Input ; Info     ; Stuck at GND            ;
; wraddress ; Input ; Info     ; Stuck at GND            ;
; wren      ; Input ; Info     ; Stuck at GND            ;
+-----------+-------+----------+-------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vgacontrol"                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; h_addr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_clock:u0|vga_clock_video_pll_0:video_pll_0|altera_up_altpll:video_pll" ;
+---------+--------+----------+-------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------+
; outclk0 ; Output ; Info     ; Explicitly unconnected                                                  ;
; outclk2 ; Output ; Info     ; Explicitly unconnected                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_clock:u0"                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_source_reset ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 126                         ;
; cycloneiii_ff         ; 69                          ;
;     ENA               ; 3                           ;
;     ENA SCLR          ; 20                          ;
;     SCLR              ; 3                           ;
;     plain             ; 43                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 220                         ;
;     arith             ; 33                          ;
;         2 data inputs ; 33                          ;
;     normal            ; 187                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 43                          ;
;         4 data inputs ; 114                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.13                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed May 13 14:14:29 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE -c DE10_LITE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file check_display.v
    Info (12023): Found entity 1: check_display File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/check_display.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file check_horiz_sync.v
    Info (12023): Found entity 1: check_horiz_sync File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/check_horiz_sync.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file check_vert_sync.v
    Info (12023): Found entity 1: check_vert_sync File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/check_vert_sync.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file horiz_counter.v
    Info (12023): Found entity 1: horiz_counter File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/horiz_counter.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file pulse_generator.v
    Info (12023): Found entity 1: pulse_generator File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/pulse_generator.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vert_counter.v
    Info (12023): Found entity 1: vert_counter File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vert_counter.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_clock/synthesis/vga_clock.v
    Info (12023): Found entity 1: vga_clock File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_clock/synthesis/vga_clock.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga_clock/synthesis/submodules/vga_clock_video_pll_0.v
    Info (12023): Found entity 1: vga_clock_video_pll_0 File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_clock/synthesis/submodules/vga_clock_video_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_clock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_clock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga_clock/synthesis/submodules/altera_up_altpll.v
    Info (12023): Found entity 1: altera_up_altpll File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_clock/synthesis/submodules/altera_up_altpll.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file char_ram.v
    Info (12023): Found entity 1: char_ram File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/char_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file glyph_rom.v
    Info (12023): Found entity 1: glyph_rom File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/glyph_rom.v Line: 40
Warning (12019): Can't analyze file -- file char_counter.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file char_row_counter.v
    Info (12023): Found entity 1: char_row_counter File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/char_row_counter.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file color_pallette1.v
    Info (12023): Found entity 1: color_pallette1 File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/color_pallette1.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file color_pallette2.v
    Info (12023): Found entity 1: color_pallette2 File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/color_pallette2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file color_pallette3.v
    Info (12023): Found entity 1: color_pallette3 File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/color_pallette3.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file color_pallette4.v
    Info (12023): Found entity 1: color_pallette4 File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/color_pallette4.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pallette_controller.v
    Info (12023): Found entity 1: pallette_controller File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/pallette_controller.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite.v
    Info (12023): Found entity 1: DE10_LITE File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 6
Critical Warning (10846): Verilog HDL Instantiation warning at pallette_controller.v(8): instance has no name File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/pallette_controller.v Line: 8
Critical Warning (10846): Verilog HDL Instantiation warning at pallette_controller.v(9): instance has no name File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/pallette_controller.v Line: 9
Critical Warning (10846): Verilog HDL Instantiation warning at pallette_controller.v(10): instance has no name File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/pallette_controller.v Line: 10
Critical Warning (10846): Verilog HDL Instantiation warning at pallette_controller.v(11): instance has no name File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/pallette_controller.v Line: 11
Critical Warning (10846): Verilog HDL Instantiation warning at de10_lite.v(202): instance has no name File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 202
Info (12127): Elaborating entity "DE10_LITE" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at de10_lite.v(15) has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 15
Warning (10034): Output port "DRAM_BA" at de10_lite.v(16) has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 16
Warning (10034): Output port "HEX0" at de10_lite.v(28) has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 28
Warning (10034): Output port "HEX1" at de10_lite.v(29) has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 29
Warning (10034): Output port "HEX2" at de10_lite.v(30) has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 30
Warning (10034): Output port "HEX3" at de10_lite.v(31) has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 31
Warning (10034): Output port "HEX4" at de10_lite.v(32) has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 32
Warning (10034): Output port "HEX5" at de10_lite.v(33) has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 33
Warning (10034): Output port "LEDR" at de10_lite.v(39) has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 39
Warning (10034): Output port "DRAM_CAS_N" at de10_lite.v(17) has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 17
Warning (10034): Output port "DRAM_CKE" at de10_lite.v(18) has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 18
Warning (10034): Output port "DRAM_CLK" at de10_lite.v(19) has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 19
Warning (10034): Output port "DRAM_CS_N" at de10_lite.v(20) has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 20
Warning (10034): Output port "DRAM_LDQM" at de10_lite.v(22) has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 22
Warning (10034): Output port "DRAM_RAS_N" at de10_lite.v(23) has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 23
Warning (10034): Output port "DRAM_UDQM" at de10_lite.v(24) has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 24
Warning (10034): Output port "DRAM_WE_N" at de10_lite.v(25) has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 25
Info (12128): Elaborating entity "pulse_generator" for hierarchy "pulse_generator:pulsegen" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 84
Info (12128): Elaborating entity "vga_clock" for hierarchy "vga_clock:u0" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 92
Info (12128): Elaborating entity "vga_clock_video_pll_0" for hierarchy "vga_clock:u0|vga_clock_video_pll_0:video_pll_0" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_clock/synthesis/vga_clock.v Line: 18
Info (12128): Elaborating entity "altera_up_altpll" for hierarchy "vga_clock:u0|vga_clock_video_pll_0:video_pll_0|altera_up_altpll:video_pll" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_clock/synthesis/submodules/vga_clock_video_pll_0.v Line: 34
Info (12128): Elaborating entity "altpll" for hierarchy "vga_clock:u0|vga_clock_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_clock/synthesis/submodules/altera_up_altpll.v Line: 140
Info (12130): Elaborated megafunction instantiation "vga_clock:u0|vga_clock_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_clock/synthesis/submodules/altera_up_altpll.v Line: 140
Info (12133): Instantiated megafunction "vga_clock:u0|vga_clock_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards" with the following parameter: File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_clock/synthesis/submodules/altera_up_altpll.v Line: 140
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "3"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_p8a2.tdf
    Info (12023): Found entity 1: altpll_p8a2 File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/db/altpll_p8a2.tdf Line: 26
Info (12128): Elaborating entity "altpll_p8a2" for hierarchy "vga_clock:u0|vga_clock_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_p8a2:auto_generated" File: d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "vga_clock:u0|vga_clock_video_pll_0:video_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_clock/synthesis/submodules/vga_clock_video_pll_0.v Line: 39
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vgacontrol" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 95
Info (12128): Elaborating entity "horiz_counter" for hierarchy "vga_controller:vgacontrol|horiz_counter:hcount" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_controller.v Line: 18
Warning (10230): Verilog HDL assignment warning at horiz_counter.v(35): truncated value with size 32 to match size of target (10) File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/horiz_counter.v Line: 35
Info (12128): Elaborating entity "vert_counter" for hierarchy "vga_controller:vgacontrol|vert_counter:vcount" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_controller.v Line: 19
Warning (10230): Verilog HDL assignment warning at vert_counter.v(26): truncated value with size 32 to match size of target (10) File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vert_counter.v Line: 26
Info (12128): Elaborating entity "check_horiz_sync" for hierarchy "vga_controller:vgacontrol|check_horiz_sync:checkhsync" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_controller.v Line: 22
Info (12128): Elaborating entity "check_vert_sync" for hierarchy "vga_controller:vgacontrol|check_vert_sync:checkvsync" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_controller.v Line: 23
Info (12128): Elaborating entity "check_display" for hierarchy "vga_controller:vgacontrol|check_display:checkd" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_controller.v Line: 24
Info (12128): Elaborating entity "char_row_counter" for hierarchy "char_row_counter:charrowcounter" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 98
Warning (10230): Verilog HDL assignment warning at char_row_counter.v(37): truncated value with size 32 to match size of target (12) File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/char_row_counter.v Line: 37
Warning (10230): Verilog HDL assignment warning at char_row_counter.v(69): truncated value with size 32 to match size of target (12) File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/char_row_counter.v Line: 69
Warning (10230): Verilog HDL assignment warning at char_row_counter.v(73): truncated value with size 32 to match size of target (4) File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/char_row_counter.v Line: 73
Warning (10230): Verilog HDL assignment warning at char_row_counter.v(79): truncated value with size 32 to match size of target (5) File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/char_row_counter.v Line: 79
Warning (10230): Verilog HDL assignment warning at char_row_counter.v(84): truncated value with size 32 to match size of target (3) File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/char_row_counter.v Line: 84
Info (12128): Elaborating entity "char_ram" for hierarchy "char_ram:char_frame_buffer" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 108
Info (12128): Elaborating entity "altsyncram" for hierarchy "char_ram:char_frame_buffer|altsyncram:altsyncram_component" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/char_ram.v Line: 89
Info (12130): Elaborated megafunction instantiation "char_ram:char_frame_buffer|altsyncram:altsyncram_component" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/char_ram.v Line: 89
Info (12133): Instantiated megafunction "char_ram:char_frame_buffer|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/char_ram.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "example_color.hex"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tp1.tdf
    Info (12023): Found entity 1: altsyncram_5tp1 File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/db/altsyncram_5tp1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5tp1" for hierarchy "char_ram:char_frame_buffer|altsyncram:altsyncram_component|altsyncram_5tp1:auto_generated" File: d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "glyph_rom" for hierarchy "glyph_rom:glyph_rom_inst" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 156
Info (12128): Elaborating entity "altsyncram" for hierarchy "glyph_rom:glyph_rom_inst|altsyncram:altsyncram_component" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/glyph_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "glyph_rom:glyph_rom_inst|altsyncram:altsyncram_component" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/glyph_rom.v Line: 82
Info (12133): Instantiated megafunction "glyph_rom:glyph_rom_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/glyph_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "font.hex"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nf81.tdf
    Info (12023): Found entity 1: altsyncram_nf81 File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/db/altsyncram_nf81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nf81" for hierarchy "glyph_rom:glyph_rom_inst|altsyncram:altsyncram_component|altsyncram_nf81:auto_generated" File: d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pallette_controller" for hierarchy "pallette_controller:comb_77" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 202
Info (12128): Elaborating entity "color_pallette1" for hierarchy "pallette_controller:comb_77|color_pallette1:comb_3" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/pallette_controller.v Line: 8
Info (12128): Elaborating entity "color_pallette2" for hierarchy "pallette_controller:comb_77|color_pallette2:comb_4" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/pallette_controller.v Line: 9
Info (12128): Elaborating entity "color_pallette3" for hierarchy "pallette_controller:comb_77|color_pallette3:comb_5" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/pallette_controller.v Line: 10
Info (12128): Elaborating entity "color_pallette4" for hierarchy "pallette_controller:comb_77|color_pallette4:comb_6" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/pallette_controller.v Line: 11
Warning (12030): Port "clk" on the entity instantiation of "PLL_for_DE_Series_Boards" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/vga_clock/synthesis/submodules/altera_up_altpll.v Line: 140
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 21
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 15
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 16
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 16
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 17
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 18
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 19
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 20
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 22
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 23
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 24
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 25
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 28
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 28
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 28
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 28
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 28
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 28
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 28
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 28
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 29
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 29
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 29
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 29
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 29
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 29
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 29
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 29
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 30
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 30
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 30
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 30
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 30
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 30
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 30
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 30
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 31
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 31
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 31
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 31
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 31
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 31
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 31
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 31
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 32
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 32
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 32
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 32
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 32
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 32
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 32
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 32
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 33
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 33
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 33
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 33
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 33
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 33
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 33
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 33
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 39
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 39
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 39
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 39
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 39
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 39
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 39
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 39
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 39
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 39
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "vga_clock:u0|vga_clock_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_p8a2:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/db/altpll_p8a2.tdf Line: 28
Warning (15899): PLL "vga_clock:u0|vga_clock_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_p8a2:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/db/altpll_p8a2.tdf Line: 28
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 9
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 12
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 36
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 42
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 42
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 42
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 42
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 42
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 42
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 42
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/gabew/Documents/Quartus Prime Projects/vga_ram/de10_lite.v Line: 42
Info (21057): Implemented 391 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 95 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 240 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 145 warnings
    Info: Peak virtual memory: 4809 megabytes
    Info: Processing ended: Wed May 13 14:14:49 2020
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:40


