### 👋 Hi there, I'm Prathyusha

👩‍🎓 M.Tech student at JNTU Anantapur  
🔬 Passionate about Digital Design and VLSI  
🛠️ Skilled in Verilog, VLSI design, Python  
📌 Final Year Project: 32-bit ALU using Reversible Logic Gates on Spartan-6 FPGA (Xilinx ISE 14.7)  
🎓 Completed B.Tech from NBKR Institute of Science and Technology  
💻 Completed Python Internship @ Devskillhub  
🏓 Table Tennis Enthusiast | 📚 Lifelong Learner
