/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 288 176)
	(text "ArillaCore" (rect 5 0 60 13)(font "Arial" (font_size 8)))
	(text "inst" (rect 8 145 25 156)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "FPGA_CLK" (rect 0 0 66 13)(font "Arial" (font_size 8)))
		(text "FPGA_CLK" (rect 21 27 87 40)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "SW[9..0]" (rect 0 0 48 13)(font "Arial" (font_size 8)))
		(text "SW[9..0]" (rect 21 43 69 56)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "BUTTON[2..0]" (rect 0 0 80 13)(font "Arial" (font_size 8)))
		(text "BUTTON[2..0]" (rect 21 59 101 72)(font "Arial" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 272 32)
		(output)
		(text "WR" (rect 0 0 21 13)(font "Arial" (font_size 8)))
		(text "WR" (rect 230 27 251 40)(font "Arial" (font_size 8)))
		(line (pt 272 32)(pt 256 32))
	)
	(port
		(pt 272 48)
		(output)
		(text "RD" (rect 0 0 18 13)(font "Arial" (font_size 8)))
		(text "RD" (rect 233 43 251 56)(font "Arial" (font_size 8)))
		(line (pt 272 48)(pt 256 48))
	)
	(port
		(pt 272 64)
		(output)
		(text "MemoryByteEnable[3..0]" (rect 0 0 138 13)(font "Arial" (font_size 8)))
		(text "MemoryByteEnable[3..0]" (rect 113 59 251 72)(font "Arial" (font_size 8)))
		(line (pt 272 64)(pt 256 64)(line_width 3))
	)
	(port
		(pt 272 80)
		(output)
		(text "ADDR[31..0]" (rect 0 0 70 13)(font "Arial" (font_size 8)))
		(text "ADDR[31..0]" (rect 181 75 251 88)(font "Arial" (font_size 8)))
		(line (pt 272 80)(pt 256 80)(line_width 3))
	)
	(port
		(pt 272 112)
		(output)
		(text "LED[9..0]" (rect 0 0 53 13)(font "Arial" (font_size 8)))
		(text "LED[9..0]" (rect 198 107 251 120)(font "Arial" (font_size 8)))
		(line (pt 272 112)(pt 256 112)(line_width 3))
	)
	(port
		(pt 272 96)
		(bidir)
		(text "DATA[31..0]" (rect 0 0 69 13)(font "Arial" (font_size 8)))
		(text "DATA[31..0]" (rect 182 91 251 104)(font "Arial" (font_size 8)))
		(line (pt 272 96)(pt 256 96)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 256 144))
	)
)
