Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d926556c2a684f8a95e9229a80d1bbc1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelModule_behav xil_defaultlib.TopLevelModule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.Keyboard
Compiling module xil_defaultlib.startup
Compiling module xil_defaultlib.learn
Compiling module xil_defaultlib.pixel_gen
Compiling module xil_defaultlib.TopLevelModule
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelModule_behav
