#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00364BD8 .scope module, "Exemplo0042" "Exemplo0042" 2 38;
 .timescale 0 0;
v00363F10_0 .net "clock", 0 0, v00363EB8_0; 1 drivers
v00363F68_0 .var "p", 0 0;
v0036C198_0 .net "p1", 0 0, v00363E60_0; 1 drivers
v0036C1F0_0 .net "t1", 0 0, v0036E4E0_0; 1 drivers
S_005CCCF8 .scope module, "clk" "clock" 2 40, 2 4, S_00364BD8;
 .timescale 0 0;
v00363EB8_0 .var "clk", 0 0;
S_005CCC70 .scope module, "pulse1" "pulse" 2 43, 2 16, S_00364BD8;
 .timescale 0 0;
v0036E538_0 .alias "clock", 0 0, v00363F10_0;
v00363E60_0 .var "signal", 0 0;
E_0036D980 .event edge, v00364210_0;
S_00364130 .scope module, "trigger1" "trigger" 2 44, 2 28, S_00364BD8;
 .timescale 0 0;
L_0036EED0 .functor AND 1, v00363EB8_0, v00363F68_0, C4<1>, C4<1>;
v003641B8_0 .net *"_s1", 0 0, L_0036EED0; 1 drivers
v00364210_0 .alias "clock", 0 0, v00363F10_0;
v0036E488_0 .net "on", 0 0, v00363F68_0; 1 drivers
v0036E4E0_0 .var "signal", 0 0;
E_0036D9A0 .event posedge, L_0036EED0;
    .scope S_005CCCF8;
T_0 ;
    %set/v v00363EB8_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_005CCCF8;
T_1 ;
    %delay 12, 0;
    %load/v 8, v00363EB8_0, 1;
    %inv 8, 1;
    %set/v v00363EB8_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_005CCC70;
T_2 ;
    %wait E_0036D980;
    %set/v v00363E60_0, 1, 1;
    %delay 3, 0;
    %set/v v00363E60_0, 0, 1;
    %delay 3, 0;
    %set/v v00363E60_0, 1, 1;
    %delay 3, 0;
    %set/v v00363E60_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00364130;
T_3 ;
    %wait E_0036D9A0;
    %delay 60, 0;
    %set/v v0036E4E0_0, 1, 1;
    %delay 60, 0;
    %set/v v0036E4E0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00364BD8;
T_4 ;
    %set/v v00363F68_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00364BD8;
T_5 ;
    %vpi_call 2 49 "$dumpfile", "Exemplo0042.vcd";
    %vpi_call 2 50 "$dumpvars", 2'sb01, v00363F10_0, v0036C198_0, v00363F68_0, v0036C1F0_0;
    %delay 60, 0;
    %set/v v00363F68_0, 1, 1;
    %delay 120, 0;
    %set/v v00363F68_0, 0, 1;
    %delay 180, 0;
    %set/v v00363F68_0, 1, 1;
    %delay 240, 0;
    %set/v v00363F68_0, 0, 1;
    %delay 300, 0;
    %set/v v00363F68_0, 1, 1;
    %delay 360, 0;
    %set/v v00363F68_0, 0, 1;
    %delay 376, 0;
    %vpi_call 2 57 "$finish";
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "C:\Users\Filipe\Downloads\Faculdade\2° Periodo\Arquitetura de Computadores I\Programas e Ferramentas\Icarus_Verilog_v0_95\bin\Exemplo0042.v";
