// Seed: 4006988737
module module_0 (
    input  wand id_0,
    input  tri0 id_1,
    input  wand id_2,
    output tri  id_3,
    output wire id_4
);
  wire id_6;
  module_2(
      id_6, id_6, id_6, id_6, id_6, id_6, id_6
  );
endmodule
module module_1 (
    input  wire  id_0,
    input  uwire id_1,
    input  wor   id_2,
    output logic id_3
);
  id_5 :
  assert property (@(posedge id_2) id_2)
  else id_3 <= 1;
  wire id_6;
  module_0(
      id_2, id_0, id_2, id_5, id_5
  );
  tri1 id_7 = 1;
  tri  id_8 = (1);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_5;
  integer id_8;
  wire id_9;
endmodule
