\doxysubsubsubsection{APB Clock Source}
\hypertarget{group___r_c_c___a_p_b1___clock___source}{}\label{group___r_c_c___a_p_b1___clock___source}\index{APB Clock Source@{APB Clock Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc}{RCC\+\_\+\+HCLK\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga4d2ebcf280d85e8449a5fb7b994b5169}{RCC\+\_\+\+HCLK\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd1090e3533051080ad6330c23bb1e8}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga85b5f4fd936e22a3f4df5ed756f6e083}{RCC\+\_\+\+HCLK\+\_\+\+DIV4}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd1090e3533051080ad6330c23bb1e8}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4c209254b4d64fed532dc3b1b225cad}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_gadb18bc60e2c639cb59244bedb54f7bb3}{RCC\+\_\+\+HCLK\+\_\+\+DIV8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd1090e3533051080ad6330c23bb1e8}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga739d2ec3ef025971724c56bd441a028c}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga27ac27d48360121bc2dc68b99dc8845d}{RCC\+\_\+\+HCLK\+\_\+\+DIV16}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd1090e3533051080ad6330c23bb1e8}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga739d2ec3ef025971724c56bd441a028c}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4c209254b4d64fed532dc3b1b225cad}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+0}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___r_c_c___a_p_b1___clock___source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc}\label{group___r_c_c___a_p_b1___clock___source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc} 
\index{APB Clock Source@{APB Clock Source}!RCC\_HCLK\_DIV1@{RCC\_HCLK\_DIV1}}
\index{RCC\_HCLK\_DIV1@{RCC\_HCLK\_DIV1}!APB Clock Source@{APB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_HCLK\_DIV1}{RCC\_HCLK\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV1~0x00000000U}

HCLK not divided \Hypertarget{group___r_c_c___a_p_b1___clock___source_ga27ac27d48360121bc2dc68b99dc8845d}\label{group___r_c_c___a_p_b1___clock___source_ga27ac27d48360121bc2dc68b99dc8845d} 
\index{APB Clock Source@{APB Clock Source}!RCC\_HCLK\_DIV16@{RCC\_HCLK\_DIV16}}
\index{RCC\_HCLK\_DIV16@{RCC\_HCLK\_DIV16}!APB Clock Source@{APB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_HCLK\_DIV16}{RCC\_HCLK\_DIV16}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV16~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd1090e3533051080ad6330c23bb1e8}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga739d2ec3ef025971724c56bd441a028c}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4c209254b4d64fed532dc3b1b225cad}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+0}})}

HCLK divided by 16 \Hypertarget{group___r_c_c___a_p_b1___clock___source_ga4d2ebcf280d85e8449a5fb7b994b5169}\label{group___r_c_c___a_p_b1___clock___source_ga4d2ebcf280d85e8449a5fb7b994b5169} 
\index{APB Clock Source@{APB Clock Source}!RCC\_HCLK\_DIV2@{RCC\_HCLK\_DIV2}}
\index{RCC\_HCLK\_DIV2@{RCC\_HCLK\_DIV2}!APB Clock Source@{APB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_HCLK\_DIV2}{RCC\_HCLK\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd1090e3533051080ad6330c23bb1e8}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+2}}}

HCLK divided by 2 \Hypertarget{group___r_c_c___a_p_b1___clock___source_ga85b5f4fd936e22a3f4df5ed756f6e083}\label{group___r_c_c___a_p_b1___clock___source_ga85b5f4fd936e22a3f4df5ed756f6e083} 
\index{APB Clock Source@{APB Clock Source}!RCC\_HCLK\_DIV4@{RCC\_HCLK\_DIV4}}
\index{RCC\_HCLK\_DIV4@{RCC\_HCLK\_DIV4}!APB Clock Source@{APB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_HCLK\_DIV4}{RCC\_HCLK\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV4~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd1090e3533051080ad6330c23bb1e8}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4c209254b4d64fed532dc3b1b225cad}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+0}})}

HCLK divided by 4 \Hypertarget{group___r_c_c___a_p_b1___clock___source_gadb18bc60e2c639cb59244bedb54f7bb3}\label{group___r_c_c___a_p_b1___clock___source_gadb18bc60e2c639cb59244bedb54f7bb3} 
\index{APB Clock Source@{APB Clock Source}!RCC\_HCLK\_DIV8@{RCC\_HCLK\_DIV8}}
\index{RCC\_HCLK\_DIV8@{RCC\_HCLK\_DIV8}!APB Clock Source@{APB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_HCLK\_DIV8}{RCC\_HCLK\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV8~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd1090e3533051080ad6330c23bb1e8}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga739d2ec3ef025971724c56bd441a028c}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+1}})}

HCLK divided by 8 