import chisel3._
import chisel3.stage._

// object GenerateVerilog extends App {
//   (new ChiselStage).emitSystemVerilog(new RiscvCore, Array("--target-dir", "generated"))
// }