Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Dec 19 20:02:22 2024
| Host         : Saraa running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: FrecDiv/clk_temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.180        0.000                      0                  643        0.038        0.000                      0                  643        4.020        0.000                       0                   291  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.180        0.000                      0                  643        0.038        0.000                      0                  643        4.020        0.000                       0                   291  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.006ns (24.958%)  route 3.025ns (75.042%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.632     5.234    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.752 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/Q
                         net (fo=2, routed)           0.809     6.562    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]
    SLICE_X11Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.686 f  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_8/O
                         net (fo=1, routed)           0.405     7.091    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_8_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.215 f  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_7/O
                         net (fo=1, routed)           0.433     7.648    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_7_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I5_O)        0.124     7.772 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3/O
                         net (fo=2, routed)           0.594     8.366    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3_n_0
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.116     8.482 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.783     9.265    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X10Y103        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.511    14.933    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y103        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]/C
                         clock pessimism              0.275    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y103        FDRE (Setup_fdre_C_R)       -0.728    14.445    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[16]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.006ns (24.958%)  route 3.025ns (75.042%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.632     5.234    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.752 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/Q
                         net (fo=2, routed)           0.809     6.562    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]
    SLICE_X11Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.686 f  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_8/O
                         net (fo=1, routed)           0.405     7.091    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_8_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.215 f  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_7/O
                         net (fo=1, routed)           0.433     7.648    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_7_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I5_O)        0.124     7.772 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3/O
                         net (fo=2, routed)           0.594     8.366    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3_n_0
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.116     8.482 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.783     9.265    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X10Y103        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.511    14.933    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y103        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[17]/C
                         clock pessimism              0.275    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y103        FDRE (Setup_fdre_C_R)       -0.728    14.445    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[17]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.006ns (24.958%)  route 3.025ns (75.042%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.632     5.234    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.752 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/Q
                         net (fo=2, routed)           0.809     6.562    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]
    SLICE_X11Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.686 f  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_8/O
                         net (fo=1, routed)           0.405     7.091    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_8_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.215 f  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_7/O
                         net (fo=1, routed)           0.433     7.648    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_7_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I5_O)        0.124     7.772 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3/O
                         net (fo=2, routed)           0.594     8.366    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3_n_0
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.116     8.482 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.783     9.265    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X10Y103        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.511    14.933    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y103        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[18]/C
                         clock pessimism              0.275    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y103        FDRE (Setup_fdre_C_R)       -0.728    14.445    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[18]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.006ns (24.958%)  route 3.025ns (75.042%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.632     5.234    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.752 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/Q
                         net (fo=2, routed)           0.809     6.562    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]
    SLICE_X11Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.686 f  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_8/O
                         net (fo=1, routed)           0.405     7.091    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_8_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.215 f  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_7/O
                         net (fo=1, routed)           0.433     7.648    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_7_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I5_O)        0.124     7.772 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3/O
                         net (fo=2, routed)           0.594     8.366    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3_n_0
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.116     8.482 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.783     9.265    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X10Y103        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.511    14.933    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y103        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
                         clock pessimism              0.275    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y103        FDRE (Setup_fdre_C_R)       -0.728    14.445    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 1.006ns (25.599%)  route 2.924ns (74.401%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.632     5.234    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.752 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/Q
                         net (fo=2, routed)           0.809     6.562    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]
    SLICE_X11Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.686 f  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_8/O
                         net (fo=1, routed)           0.405     7.091    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_8_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.215 f  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_7/O
                         net (fo=1, routed)           0.433     7.648    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_7_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I5_O)        0.124     7.772 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3/O
                         net (fo=2, routed)           0.594     8.366    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3_n_0
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.116     8.482 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.682     9.164    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X10Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.528    14.951    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[0]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X10Y99         FDRE (Setup_fdre_C_R)       -0.728    14.367    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[0]
  -------------------------------------------------------------------
                         required time                         14.367    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 1.006ns (25.599%)  route 2.924ns (74.401%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.632     5.234    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.752 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/Q
                         net (fo=2, routed)           0.809     6.562    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]
    SLICE_X11Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.686 f  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_8/O
                         net (fo=1, routed)           0.405     7.091    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_8_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.215 f  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_7/O
                         net (fo=1, routed)           0.433     7.648    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_7_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I5_O)        0.124     7.772 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3/O
                         net (fo=2, routed)           0.594     8.366    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3_n_0
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.116     8.482 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.682     9.164    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X10Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.528    14.951    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[1]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X10Y99         FDRE (Setup_fdre_C_R)       -0.728    14.367    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[1]
  -------------------------------------------------------------------
                         required time                         14.367    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 1.006ns (25.599%)  route 2.924ns (74.401%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.632     5.234    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.752 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/Q
                         net (fo=2, routed)           0.809     6.562    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]
    SLICE_X11Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.686 f  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_8/O
                         net (fo=1, routed)           0.405     7.091    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_8_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.215 f  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_7/O
                         net (fo=1, routed)           0.433     7.648    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_7_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I5_O)        0.124     7.772 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3/O
                         net (fo=2, routed)           0.594     8.366    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3_n_0
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.116     8.482 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.682     9.164    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X10Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.528    14.951    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[2]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X10Y99         FDRE (Setup_fdre_C_R)       -0.728    14.367    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[2]
  -------------------------------------------------------------------
                         required time                         14.367    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 1.006ns (25.599%)  route 2.924ns (74.401%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.632     5.234    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.752 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/Q
                         net (fo=2, routed)           0.809     6.562    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]
    SLICE_X11Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.686 f  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_8/O
                         net (fo=1, routed)           0.405     7.091    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_8_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.215 f  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_7/O
                         net (fo=1, routed)           0.433     7.648    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_7_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I5_O)        0.124     7.772 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3/O
                         net (fo=2, routed)           0.594     8.366    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3_n_0
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.116     8.482 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.682     9.164    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X10Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.528    14.951    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[3]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X10Y99         FDRE (Setup_fdre_C_R)       -0.728    14.367    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[3]
  -------------------------------------------------------------------
                         required time                         14.367    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.006ns (25.500%)  route 2.939ns (74.500%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.632     5.234    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.752 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/Q
                         net (fo=2, routed)           0.809     6.562    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]
    SLICE_X11Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.686 f  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_8/O
                         net (fo=1, routed)           0.405     7.091    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_8_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.215 f  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_7/O
                         net (fo=1, routed)           0.433     7.648    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_7_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I5_O)        0.124     7.772 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3/O
                         net (fo=2, routed)           0.594     8.366    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3_n_0
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.116     8.482 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.697     9.179    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X10Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.512    14.934    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]/C
                         clock pessimism              0.300    15.234    
                         clock uncertainty           -0.035    15.199    
    SLICE_X10Y100        FDRE (Setup_fdre_C_R)       -0.728    14.471    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.006ns (25.500%)  route 2.939ns (74.500%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.632     5.234    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.752 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/Q
                         net (fo=2, routed)           0.809     6.562    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]
    SLICE_X11Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.686 f  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_8/O
                         net (fo=1, routed)           0.405     7.091    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_8_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.215 f  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_7/O
                         net (fo=1, routed)           0.433     7.648    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_7_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I5_O)        0.124     7.772 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3/O
                         net (fo=2, routed)           0.594     8.366    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_3_n_0
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.116     8.482 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.697     9.179    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X10Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.512    14.934    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[5]/C
                         clock pessimism              0.300    15.234    
                         clock uncertainty           -0.035    15.199    
    SLICE_X10Y100        FDRE (Setup_fdre_C_R)       -0.728    14.471    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[5]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_X_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.510%)  route 0.216ns (60.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.572     1.491    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X31Y99         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[9]/Q
                         net (fo=2, routed)           0.216     1.848    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[9]
    SLICE_X31Y103        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.836     2.001    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X31Y103        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[5]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X31Y103        FDRE (Hold_fdre_C_D)         0.055     1.810    Accelerometer/ADXL_Control/ACCEL_X_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.313ns (70.729%)  route 0.130ns (29.271%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.573     1.492    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Accelerometer/ADXL_Control/Data_Reg_reg[3][2]/Q
                         net (fo=3, routed)           0.129     1.762    Accelerometer/ADXL_Control/Data_Reg_reg[3][2]
    SLICE_X30Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.881 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[0]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.935 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[4]_i_1_n_7
    SLICE_X30Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.837     2.002    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[4]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.890    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.288ns (67.481%)  route 0.139ns (32.519%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.571     1.490    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  Accelerometer/ADXL_Control/Data_Reg_reg[6][4]/Q
                         net (fo=3, routed)           0.139     1.793    Accelerometer/ADXL_Control/in[12]
    SLICE_X31Y100        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.917 r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.917    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[12]_i_1_n_6
    SLICE_X31Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.837     2.002    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X31Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[13]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.326ns (71.564%)  route 0.130ns (28.436%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.573     1.492    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Accelerometer/ADXL_Control/Data_Reg_reg[3][2]/Q
                         net (fo=3, routed)           0.129     1.762    Accelerometer/ADXL_Control/Data_Reg_reg[3][2]
    SLICE_X30Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.881 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[0]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.948 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.948    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[4]_i_1_n_5
    SLICE_X30Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.837     2.002    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[6]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.890    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Data_Reg_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.436%)  route 0.268ns (65.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.566     1.485    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Accelerometer/ADXL_Control/Data_Reg_reg[3][4]/Q
                         net (fo=3, routed)           0.268     1.895    Accelerometer/ADXL_Control/Data_Reg_reg[3][4]
    SLICE_X34Y99         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.842     2.007    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[4][4]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.059     1.820    Accelerometer/ADXL_Control/Data_Reg_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.252ns (51.551%)  route 0.237ns (48.449%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.566     1.485    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Accelerometer/ADXL_Control/Data_Reg_reg[3][1]/Q
                         net (fo=3, routed)           0.237     1.863    Accelerometer/ADXL_Control/Data_Reg_reg[3][1]
    SLICE_X30Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.908 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM[0]_i_4/O
                         net (fo=1, routed)           0.000     1.908    Accelerometer/ADXL_Control/ACCEL_Z_SUM[0]_i_4_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.974 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.974    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[0]_i_1_n_6
    SLICE_X30Y99         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.843     2.008    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X30Y99         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[1]/C
                         clock pessimism             -0.245     1.762    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.134     1.896    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.349ns (72.931%)  route 0.130ns (27.069%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.573     1.492    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Accelerometer/ADXL_Control/Data_Reg_reg[3][2]/Q
                         net (fo=3, routed)           0.129     1.762    Accelerometer/ADXL_Control/Data_Reg_reg[3][2]
    SLICE_X30Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.881 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[0]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.971 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[4]_i_1_n_6
    SLICE_X30Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.837     2.002    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[5]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.890    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.351ns (73.043%)  route 0.130ns (26.956%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.573     1.492    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Accelerometer/ADXL_Control/Data_Reg_reg[3][2]/Q
                         net (fo=3, routed)           0.129     1.762    Accelerometer/ADXL_Control/Data_Reg_reg[3][2]
    SLICE_X30Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.881 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[0]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.973 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.973    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[4]_i_1_n_4
    SLICE_X30Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.837     2.002    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[7]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.890    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.353ns (73.155%)  route 0.130ns (26.845%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.573     1.492    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Accelerometer/ADXL_Control/Data_Reg_reg[3][2]/Q
                         net (fo=3, routed)           0.129     1.762    Accelerometer/ADXL_Control/Data_Reg_reg[3][2]
    SLICE_X30Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.881 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[0]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.922 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.922    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[4]_i_1_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.975 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.975    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[8]_i_1_n_7
    SLICE_X30Y101        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.837     2.002    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X30Y101        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[8]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.134     1.890    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.292ns (62.188%)  route 0.178ns (37.812%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.566     1.485    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.128     1.613 r  Accelerometer/ADXL_Control/Data_Reg_reg[5][1]/Q
                         net (fo=3, routed)           0.178     1.791    Accelerometer/ADXL_Control/Data_Reg_reg[5][1]
    SLICE_X33Y98         LUT2 (Prop_lut2_I0_O)        0.099     1.890 r  Accelerometer/ADXL_Control/ACCEL_Y_SUM[0]_i_4/O
                         net (fo=1, routed)           0.000     1.890    Accelerometer/ADXL_Control/ACCEL_Y_SUM[0]_i_4_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.955 r  Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.955    Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[0]_i_1_n_6
    SLICE_X33Y98         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.843     2.008    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X33Y98         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[1]/C
                         clock pessimism             -0.245     1.762    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.105     1.867    Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYSCLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SYSCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X15Y109   Accelerometer/RESET_INT_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X15Y109   Accelerometer/cnt_acc_reset_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y110   Accelerometer/cnt_acc_reset_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X15Y109   Accelerometer/cnt_acc_reset_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X15Y109   Accelerometer/cnt_acc_reset_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y109   Accelerometer/cnt_acc_reset_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y109   Accelerometer/cnt_acc_reset_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y109   Accelerometer/cnt_acc_reset_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y110   Accelerometer/cnt_acc_reset_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y101   Accelerometer/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y101   Accelerometer/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y101   Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y101   Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y101   Accelerometer/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y101   Accelerometer/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y101   Accelerometer/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y101   Accelerometer/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y101   Accelerometer/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y101   Accelerometer/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y101   Accelerometer/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y101   Accelerometer/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y101   Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y101   Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y101   Accelerometer/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y101   Accelerometer/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y101   Accelerometer/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y101   Accelerometer/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y101   Accelerometer/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y101   Accelerometer/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.793ns  (logic 4.985ns (36.141%)  route 8.808ns (63.859%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X52Y137        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=23, routed)          1.375     1.831    fsm_inst/Q[0]
    SLICE_X54Y129        MUXF8 (Prop_muxf8_S_O)       0.283     2.114 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.796     2.910    RingCount/SEGMENTS_OBUF[2]_inst_i_1_1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.319     3.229 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.193     4.422    RingCount/sel0[1]
    SLICE_X56Y134        LUT4 (Prop_lut4_I3_O)        0.146     4.568 r  RingCount/SEGMENTS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.444    10.012    SEGMENTS_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.781    13.793 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.793    SEGMENTS[6]
    T10                                                               r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.606ns  (logic 4.724ns (34.723%)  route 8.882ns (65.277%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X52Y137        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=23, routed)          1.565     2.021    fsm_inst/Q[0]
    SLICE_X55Y129        MUXF8 (Prop_muxf8_S_O)       0.273     2.294 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.866     3.160    RingCount/SEGMENTS_OBUF[2]_inst_i_1_5
    SLICE_X55Y135        LUT5 (Prop_lut5_I0_O)        0.316     3.476 r  RingCount/SEGMENTS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.710     4.187    RingCount/sel0[3]
    SLICE_X56Y134        LUT4 (Prop_lut4_I0_O)        0.124     4.311 r  RingCount/SEGMENTS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.740    10.051    SEGMENTS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.606 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.606    SEGMENTS[5]
    R10                                                               r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.218ns  (logic 4.743ns (35.879%)  route 8.476ns (64.121%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X52Y137        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=23, routed)          1.375     1.831    fsm_inst/Q[0]
    SLICE_X54Y129        MUXF8 (Prop_muxf8_S_O)       0.283     2.114 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.796     2.910    RingCount/SEGMENTS_OBUF[2]_inst_i_1_1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.319     3.229 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.185     4.414    RingCount/sel0[1]
    SLICE_X56Y134        LUT4 (Prop_lut4_I3_O)        0.124     4.538 r  RingCount/SEGMENTS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.120     9.658    SEGMENTS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.218 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.218    SEGMENTS[1]
    T11                                                               r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.492ns  (logic 4.716ns (37.747%)  route 7.777ns (62.253%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X52Y137        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=23, routed)          1.375     1.831    fsm_inst/Q[0]
    SLICE_X54Y129        MUXF8 (Prop_muxf8_S_O)       0.283     2.114 f  fsm_inst/SEGMENTS_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.796     2.910    RingCount/SEGMENTS_OBUF[2]_inst_i_1_1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.319     3.229 f  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.005     4.234    RingCount/sel0[1]
    SLICE_X55Y135        LUT4 (Prop_lut4_I1_O)        0.124     4.358 r  RingCount/SEGMENTS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.601     8.959    SEGMENTS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.492 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.492    SEGMENTS[2]
    P15                                                               r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.305ns  (logic 4.719ns (38.353%)  route 7.586ns (61.647%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X52Y137        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=23, routed)          1.375     1.831    fsm_inst/Q[0]
    SLICE_X54Y129        MUXF8 (Prop_muxf8_S_O)       0.283     2.114 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.796     2.910    RingCount/SEGMENTS_OBUF[2]_inst_i_1_1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.319     3.229 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.193     4.422    RingCount/sel0[1]
    SLICE_X56Y134        LUT4 (Prop_lut4_I3_O)        0.124     4.546 r  RingCount/SEGMENTS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.222     8.768    SEGMENTS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.305 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.305    SEGMENTS[0]
    L18                                                               r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.011ns  (logic 4.905ns (40.839%)  route 7.106ns (59.161%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X52Y137        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=23, routed)          1.375     1.831    fsm_inst/Q[0]
    SLICE_X54Y129        MUXF8 (Prop_muxf8_S_O)       0.283     2.114 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.796     2.910    RingCount/SEGMENTS_OBUF[2]_inst_i_1_1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.319     3.229 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.005     4.234    RingCount/sel0[1]
    SLICE_X55Y135        LUT4 (Prop_lut4_I2_O)        0.152     4.386 r  RingCount/SEGMENTS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.929     8.316    SEGMENTS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.695    12.011 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.011    SEGMENTS[4]
    K16                                                               r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.356ns  (logic 4.984ns (43.890%)  route 6.372ns (56.110%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X52Y137        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=23, routed)          1.375     1.831    fsm_inst/Q[0]
    SLICE_X54Y129        MUXF8 (Prop_muxf8_S_O)       0.283     2.114 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.796     2.910    RingCount/SEGMENTS_OBUF[2]_inst_i_1_1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.319     3.229 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.185     4.414    RingCount/sel0[1]
    SLICE_X56Y134        LUT4 (Prop_lut4_I3_O)        0.152     4.566 r  RingCount/SEGMENTS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.016     7.582    SEGMENTS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.774    11.356 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.356    SEGMENTS[3]
    K13                                                               r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.026ns  (logic 4.154ns (37.678%)  route 6.872ns (62.322%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y137        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[2]/C
    SLICE_X53Y137        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  RingCount/ring_counter_reg[2]/Q
                         net (fo=13, routed)          1.629     2.085    RingCount/ring_counter[2]
    SLICE_X56Y133        LUT3 (Prop_lut3_I0_O)        0.124     2.209 r  RingCount/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.242     7.452    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    11.026 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.026    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.016ns  (logic 4.369ns (39.665%)  route 6.646ns (60.335%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X52Y137        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=23, routed)          1.536     1.992    RingCount/Q[0]
    SLICE_X56Y133        LUT3 (Prop_lut3_I2_O)        0.153     2.145 r  RingCount/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.110     7.255    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.760    11.016 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.016    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.123ns  (logic 4.424ns (43.699%)  route 5.699ns (56.301%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[1]/C
    SLICE_X54Y136        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  RingCount/ring_counter_reg[1]/Q
                         net (fo=18, routed)          0.871     1.389    RingCount/ring_counter[1]
    SLICE_X52Y136        LUT3 (Prop_lut3_I2_O)        0.152     1.541 r  RingCount/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.828     6.369    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.754    10.123 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.123    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RingCount/ring_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.261%)  route 0.133ns (41.739%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X52Y137        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=23, routed)          0.133     0.274    RingCount/Q[0]
    SLICE_X53Y137        LUT3 (Prop_lut3_I1_O)        0.045     0.319 r  RingCount/ring_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.319    RingCount/ring_counter[2]_i_1_n_0
    SLICE_X53Y137        FDCE                                         r  RingCount/ring_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RingCount/ring_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.186ns (45.794%)  route 0.220ns (54.206%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X52Y137        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  RingCount/ring_counter_reg[0]/Q
                         net (fo=23, routed)          0.220     0.361    RingCount/Q[0]
    SLICE_X52Y137        LUT1 (Prop_lut1_I0_O)        0.045     0.406 r  RingCount/ring_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.406    RingCount/ring_counter[0]_i_1_n_0
    SLICE_X52Y137        FDCE                                         r  RingCount/ring_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RingCount/ring_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.209ns (47.078%)  route 0.235ns (52.922%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[1]/C
    SLICE_X54Y136        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RingCount/ring_counter_reg[1]/Q
                         net (fo=18, routed)          0.235     0.399    RingCount/ring_counter[1]
    SLICE_X54Y136        LUT2 (Prop_lut2_I0_O)        0.045     0.444 r  RingCount/ring_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.444    RingCount/ring_counter[1]_i_1_n_0
    SLICE_X54Y136        FDCE                                         r  RingCount/ring_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            RingCount/ring_counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 0.320ns (15.475%)  route 1.746ns (84.525%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X14Y119        LUT1 (Prop_lut1_I0_O)        0.045     1.332 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.734     2.065    RingCount/RESET0_out
    SLICE_X53Y137        FDCE                                         f  RingCount/ring_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            RingCount/ring_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 0.320ns (15.442%)  route 1.750ns (84.558%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X14Y119        LUT1 (Prop_lut1_I0_O)        0.045     1.332 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.738     2.070    RingCount/RESET0_out
    SLICE_X52Y137        FDCE                                         f  RingCount/ring_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            RingCount/ring_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 0.320ns (15.127%)  route 1.793ns (84.873%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X14Y119        LUT1 (Prop_lut1_I0_O)        0.045     1.332 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.781     2.113    RingCount/RESET0_out
    SLICE_X54Y136        FDCE                                         f  RingCount/ring_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.901ns  (logic 1.581ns (54.502%)  route 1.320ns (45.498%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[1]/C
    SLICE_X54Y136        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RingCount/ring_counter_reg[1]/Q
                         net (fo=18, routed)          0.210     0.374    RingCount/ring_counter[1]
    SLICE_X57Y135        LUT5 (Prop_lut5_I1_O)        0.045     0.419 r  RingCount/SEGMENTS_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.174     0.593    RingCount/sel0[0]
    SLICE_X56Y134        LUT4 (Prop_lut4_I2_O)        0.048     0.641 r  RingCount/SEGMENTS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.936     1.577    SEGMENTS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.324     2.901 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.901    SEGMENTS[3]
    K13                                                               r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.091ns  (logic 1.428ns (46.185%)  route 1.663ns (53.815%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[1]/C
    SLICE_X54Y136        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RingCount/ring_counter_reg[1]/Q
                         net (fo=18, routed)          0.295     0.459    RingCount/ring_counter[1]
    SLICE_X56Y133        LUT3 (Prop_lut3_I0_O)        0.045     0.504 r  RingCount/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.369     1.872    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.091 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.091    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.113ns  (logic 1.506ns (48.362%)  route 1.608ns (51.638%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X52Y137        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=23, routed)          0.448     0.589    RingCount/Q[0]
    SLICE_X56Y133        LUT3 (Prop_lut3_I1_O)        0.046     0.635 r  RingCount/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.159     1.795    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.319     3.113 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.113    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.137ns  (logic 1.422ns (45.343%)  route 1.715ns (54.657%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X52Y137        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=23, routed)          0.448     0.589    RingCount/Q[0]
    SLICE_X56Y133        LUT3 (Prop_lut3_I2_O)        0.045     0.634 r  RingCount/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.266     1.901    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.137 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.137    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        143.058ns  (logic 51.688ns (36.131%)  route 91.370ns (63.869%))
  Logic Levels:           160  (CARRY4=115 DSP48E1=1 LUT1=10 LUT2=6 LUT3=12 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.626     5.228    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X32Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  Accelerometer/ADXL_Control/ACCEL_X_reg[11]/Q
                         net (fo=32, routed)          1.669     7.353    <hidden>
    SLICE_X35Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.879 r  <hidden>
                         net (fo=1, routed)           0.000     7.879    <hidden>
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  <hidden>
                         net (fo=1, routed)           0.000     7.993    <hidden>
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  <hidden>
                         net (fo=1, routed)           0.000     8.107    <hidden>
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  <hidden>
                         net (fo=1, routed)           0.000     8.221    <hidden>
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.443 r  <hidden>
                         net (fo=57, routed)          2.109    10.553    <hidden>
    SLICE_X32Y101        LUT4 (Prop_lut4_I2_O)        0.329    10.882 r  <hidden>
                         net (fo=1, routed)           0.993    11.875    <hidden>
    SLICE_X31Y105        LUT2 (Prop_lut2_I1_O)        0.327    12.202 r  <hidden>
                         net (fo=1, routed)           0.000    12.202    <hidden>
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.752 r  <hidden>
                         net (fo=1, routed)           0.000    12.752    <hidden>
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.065 f  <hidden>
                         net (fo=51, routed)          1.893    14.957    <hidden>
    SLICE_X34Y99         LUT1 (Prop_lut1_I0_O)        0.330    15.287 r  <hidden>
                         net (fo=1, routed)           0.783    16.071    <hidden>
    SLICE_X33Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    16.855 r  <hidden>
                         net (fo=1, routed)           0.000    16.855    <hidden>
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  <hidden>
                         net (fo=1, routed)           0.000    16.969    <hidden>
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  <hidden>
                         net (fo=1, routed)           0.000    17.083    <hidden>
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  <hidden>
                         net (fo=1, routed)           0.000    17.197    <hidden>
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.510 f  <hidden>
                         net (fo=59, routed)          1.568    19.078    <hidden>
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.306    19.384 r  <hidden>
                         net (fo=1, routed)           0.331    19.715    <hidden>
    SLICE_X37Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.295 r  <hidden>
                         net (fo=1, routed)           0.000    20.295    <hidden>
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.409 r  <hidden>
                         net (fo=1, routed)           0.000    20.409    <hidden>
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.523 r  <hidden>
                         net (fo=1, routed)           0.000    20.523    <hidden>
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.637 r  <hidden>
                         net (fo=1, routed)           0.000    20.637    <hidden>
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.950 f  <hidden>
                         net (fo=58, routed)          1.606    22.556    <hidden>
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.306    22.862 r  <hidden>
                         net (fo=1, routed)           0.332    23.194    <hidden>
    SLICE_X38Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.789 r  <hidden>
                         net (fo=1, routed)           0.000    23.789    <hidden>
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.906 r  <hidden>
                         net (fo=1, routed)           0.000    23.906    <hidden>
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.023 r  <hidden>
                         net (fo=1, routed)           0.000    24.023    <hidden>
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.140 r  <hidden>
                         net (fo=1, routed)           0.000    24.140    <hidden>
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.455 r  <hidden>
                         net (fo=57, routed)          1.857    26.312    <hidden>
    SLICE_X41Y104        LUT3 (Prop_lut3_I1_O)        0.307    26.619 r  <hidden>
                         net (fo=1, routed)           0.000    26.619    <hidden>
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.169 r  <hidden>
                         net (fo=1, routed)           0.000    27.169    <hidden>
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.283 r  <hidden>
                         net (fo=1, routed)           0.000    27.283    <hidden>
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.397 r  <hidden>
                         net (fo=1, routed)           0.000    27.397    <hidden>
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.511 r  <hidden>
                         net (fo=1, routed)           0.000    27.511    <hidden>
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.824 f  <hidden>
                         net (fo=56, routed)          1.586    29.410    <hidden>
    SLICE_X40Y103        LUT1 (Prop_lut1_I0_O)        0.306    29.716 r  <hidden>
                         net (fo=1, routed)           0.648    30.364    <hidden>
    SLICE_X40Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.944 r  <hidden>
                         net (fo=1, routed)           0.000    30.944    <hidden>
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.058 r  <hidden>
                         net (fo=1, routed)           0.000    31.058    <hidden>
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  <hidden>
                         net (fo=1, routed)           0.000    31.172    <hidden>
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  <hidden>
                         net (fo=1, routed)           0.000    31.286    <hidden>
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.599 r  <hidden>
                         net (fo=55, routed)          1.966    33.565    <hidden>
    SLICE_X40Y112        LUT3 (Prop_lut3_I1_O)        0.306    33.871 r  <hidden>
                         net (fo=1, routed)           0.000    33.871    <hidden>
    SLICE_X40Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.272 r  <hidden>
                         net (fo=1, routed)           0.000    34.272    <hidden>
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.585 f  <hidden>
                         net (fo=54, routed)          1.572    36.157    <hidden>
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.306    36.463 r  <hidden>
                         net (fo=1, routed)           0.474    36.937    <hidden>
    SLICE_X42Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.532 r  <hidden>
                         net (fo=1, routed)           0.000    37.532    <hidden>
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.649 r  <hidden>
                         net (fo=1, routed)           0.000    37.649    <hidden>
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.766 r  <hidden>
                         net (fo=1, routed)           0.000    37.766    <hidden>
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.883 r  <hidden>
                         net (fo=1, routed)           0.000    37.883    <hidden>
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.198 f  <hidden>
                         net (fo=53, routed)          1.693    39.891    <hidden>
    SLICE_X35Y108        LUT1 (Prop_lut1_I0_O)        0.307    40.198 r  <hidden>
                         net (fo=1, routed)           0.331    40.529    <hidden>
    SLICE_X35Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.109 r  <hidden>
                         net (fo=1, routed)           0.000    41.109    <hidden>
    SLICE_X35Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.223 r  <hidden>
                         net (fo=1, routed)           0.000    41.223    <hidden>
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.337 r  <hidden>
                         net (fo=1, routed)           0.000    41.337    <hidden>
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.451 r  <hidden>
                         net (fo=1, routed)           0.000    41.451    <hidden>
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.764 r  <hidden>
                         net (fo=52, routed)          1.589    43.353    <hidden>
    SLICE_X33Y110        LUT3 (Prop_lut3_I1_O)        0.306    43.659 r  <hidden>
                         net (fo=1, routed)           0.000    43.659    <hidden>
    SLICE_X33Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.209 r  <hidden>
                         net (fo=1, routed)           0.000    44.209    <hidden>
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  <hidden>
                         net (fo=1, routed)           0.000    44.323    <hidden>
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.437 r  <hidden>
                         net (fo=1, routed)           0.000    44.437    <hidden>
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.750 f  <hidden>
                         net (fo=51, routed)          1.730    46.480    <hidden>
    SLICE_X32Y108        LUT1 (Prop_lut1_I0_O)        0.306    46.786 r  <hidden>
                         net (fo=1, routed)           0.548    47.334    <hidden>
    SLICE_X32Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    47.914 r  <hidden>
                         net (fo=1, routed)           0.000    47.914    <hidden>
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.028 r  <hidden>
                         net (fo=1, routed)           0.000    48.028    <hidden>
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.142 r  <hidden>
                         net (fo=1, routed)           0.000    48.142    <hidden>
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  <hidden>
                         net (fo=1, routed)           0.000    48.256    <hidden>
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.569 f  <hidden>
                         net (fo=50, routed)          1.831    50.400    <hidden>
    SLICE_X29Y107        LUT1 (Prop_lut1_I0_O)        0.306    50.706 r  <hidden>
                         net (fo=1, routed)           0.331    51.037    <hidden>
    SLICE_X29Y108        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.617 r  <hidden>
                         net (fo=1, routed)           0.000    51.617    <hidden>
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.731 r  <hidden>
                         net (fo=1, routed)           0.000    51.731    <hidden>
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.845 r  <hidden>
                         net (fo=1, routed)           0.000    51.845    <hidden>
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.959 r  <hidden>
                         net (fo=1, routed)           0.000    51.959    <hidden>
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.272 f  <hidden>
                         net (fo=49, routed)          1.883    54.155    <hidden>
    SLICE_X29Y101        LUT1 (Prop_lut1_I0_O)        0.306    54.461 r  <hidden>
                         net (fo=1, routed)           0.331    54.792    <hidden>
    SLICE_X29Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.372 r  <hidden>
                         net (fo=1, routed)           0.000    55.372    <hidden>
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.486 r  <hidden>
                         net (fo=1, routed)           0.000    55.486    <hidden>
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.600 r  <hidden>
                         net (fo=1, routed)           0.000    55.600    <hidden>
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.714 r  <hidden>
                         net (fo=1, routed)           0.000    55.714    <hidden>
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.027 f  <hidden>
                         net (fo=41, routed)          1.543    57.569    <hidden>
    SLICE_X13Y103        LUT1 (Prop_lut1_I0_O)        0.306    57.875 r  <hidden>
                         net (fo=1, routed)           0.189    58.065    <hidden>
    SLICE_X12Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    58.660 r  <hidden>
                         net (fo=1, routed)           0.000    58.660    <hidden>
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.777 r  <hidden>
                         net (fo=1, routed)           0.000    58.777    <hidden>
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.894 r  <hidden>
                         net (fo=1, routed)           0.000    58.894    <hidden>
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.011 r  <hidden>
                         net (fo=1, routed)           0.000    59.011    <hidden>
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    59.326 r  <hidden>
                         net (fo=21, routed)          1.940    61.266    <hidden>
    SLICE_X28Y92         LUT2 (Prop_lut2_I0_O)        0.307    61.573 r  <hidden>
                         net (fo=1, routed)           0.000    61.573    <hidden>
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.105 r  <hidden>
                         net (fo=1, routed)           0.000    62.105    <hidden>
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.219 r  <hidden>
                         net (fo=1, routed)           0.000    62.219    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.333 r  <hidden>
                         net (fo=1, routed)           0.000    62.333    <hidden>
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.447 r  <hidden>
                         net (fo=1, routed)           0.000    62.447    <hidden>
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    62.760 r  <hidden>
                         net (fo=2, routed)           1.143    63.902    <hidden>
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.332    64.234 r  <hidden>
                         net (fo=21, routed)          1.388    65.623    <hidden>
    SLICE_X29Y96         LUT3 (Prop_lut3_I1_O)        0.326    65.949 r  <hidden>
                         net (fo=1, routed)           0.000    65.949    <hidden>
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.481 r  <hidden>
                         net (fo=1, routed)           0.000    66.481    <hidden>
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.595 r  <hidden>
                         net (fo=1, routed)           0.000    66.595    <hidden>
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.709 r  <hidden>
                         net (fo=1, routed)           0.000    66.709    <hidden>
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.823 r  <hidden>
                         net (fo=1, routed)           0.001    66.823    <hidden>
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    67.136 r  <hidden>
                         net (fo=2, routed)           0.779    67.915    <hidden>
    SLICE_X30Y97         LUT2 (Prop_lut2_I1_O)        0.306    68.221 r  <hidden>
                         net (fo=1, routed)           0.346    68.566    <hidden>
    SLICE_X28Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    69.146 r  <hidden>
                         net (fo=1, routed)           0.000    69.146    <hidden>
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.260 r  <hidden>
                         net (fo=1, routed)           0.000    69.260    <hidden>
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.374 r  <hidden>
                         net (fo=1, routed)           0.001    69.375    <hidden>
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.489 r  <hidden>
                         net (fo=1, routed)           0.000    69.489    <hidden>
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    69.802 r  <hidden>
                         net (fo=16, routed)          1.483    71.285    converter_x/m_axis_dout_tdata[15]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[27]_P[26])
                                                      4.023    75.308 r  converter_x/GRADOS_INT3/P[26]
                         net (fo=816, routed)        11.334    86.642    converter_x/P[1]
    SLICE_X44Y118        LUT3 (Prop_lut3_I0_O)        0.124    86.766 r  converter_x/SEGMENTS_OBUF[6]_inst_i_387/O
                         net (fo=2, routed)           1.023    87.790    converter_x/SEGMENTS_OBUF[6]_inst_i_387_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    88.370 r  converter_x/SEGMENTS_OBUF[6]_inst_i_218/CO[3]
                         net (fo=1, routed)           0.000    88.370    converter_x/SEGMENTS_OBUF[6]_inst_i_218_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.484 r  converter_x/SEGMENTS_OBUF[6]_inst_i_824/CO[3]
                         net (fo=1, routed)           0.000    88.484    converter_x/SEGMENTS_OBUF[6]_inst_i_824_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.598 r  converter_x/SEGMENTS_OBUF[6]_inst_i_382/CO[3]
                         net (fo=1, routed)           0.000    88.598    converter_x/SEGMENTS_OBUF[6]_inst_i_382_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.712 r  converter_x/SEGMENTS_OBUF[6]_inst_i_215/CO[3]
                         net (fo=1, routed)           0.000    88.712    converter_x/SEGMENTS_OBUF[6]_inst_i_215_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.868 r  converter_x/SEGMENTS_OBUF[6]_inst_i_118/CO[1]
                         net (fo=693, routed)         4.335    93.204    converter_x/CO[0]
    SLICE_X31Y120        LUT2 (Prop_lut2_I0_O)        0.329    93.533 r  converter_x/SEGMENTS_OBUF[6]_inst_i_301/O
                         net (fo=1, routed)           0.000    93.533    converter_x/SEGMENTS_OBUF[6]_inst_i_301_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    93.957 f  converter_x/SEGMENTS_OBUF[6]_inst_i_186/O[1]
                         net (fo=250, routed)         4.558    98.515    converter_x/GRADOS_INT3_1[12]
    SLICE_X44Y135        LUT3 (Prop_lut3_I0_O)        0.303    98.818 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2776/O
                         net (fo=23, routed)          1.944   100.761    converter_x/GRADOS_INT3_26
    SLICE_X30Y126        LUT6 (Prop_lut6_I3_O)        0.124   100.885 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1803/O
                         net (fo=1, routed)           0.000   100.885    converter_x/SEGMENTS_OBUF[6]_inst_i_1803_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   101.265 r  converter_x/SEGMENTS_OBUF[6]_inst_i_902/CO[3]
                         net (fo=1, routed)           0.000   101.265    converter_x/SEGMENTS_OBUF[6]_inst_i_902_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   101.588 r  converter_x/SEGMENTS_OBUF[6]_inst_i_907/O[1]
                         net (fo=2, routed)           0.819   102.407    converter_x/SEGMENTS_OBUF[6]_inst_i_907_n_6
    SLICE_X29Y127        LUT3 (Prop_lut3_I0_O)        0.334   102.741 r  converter_x/SEGMENTS_OBUF[6]_inst_i_887/O
                         net (fo=2, routed)           1.014   103.755    converter_x/SEGMENTS_OBUF[6]_inst_i_887_n_0
    SLICE_X29Y127        LUT4 (Prop_lut4_I0_O)        0.326   104.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_891/O
                         net (fo=1, routed)           0.000   104.081    converter_x/SEGMENTS_OBUF[6]_inst_i_891_n_0
    SLICE_X29Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.631 r  converter_x/SEGMENTS_OBUF[6]_inst_i_438/CO[3]
                         net (fo=1, routed)           0.000   104.631    converter_x/SEGMENTS_OBUF[6]_inst_i_438_n_0
    SLICE_X29Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.745 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1783/CO[3]
                         net (fo=1, routed)           0.000   104.745    converter_x/SEGMENTS_OBUF[6]_inst_i_1783_n_0
    SLICE_X29Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.859 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1854/CO[3]
                         net (fo=1, routed)           0.000   104.859    converter_x/SEGMENTS_OBUF[6]_inst_i_1854_n_0
    SLICE_X29Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   105.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_918/O[0]
                         net (fo=19, routed)          1.680   106.761    converter_x/SEGMENTS_OBUF[6]_inst_i_918_n_7
    SLICE_X33Y134        LUT3 (Prop_lut3_I1_O)        0.327   107.088 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4409/O
                         net (fo=1, routed)           0.477   107.565    converter_x/SEGMENTS_OBUF[6]_inst_i_4409_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715   108.280 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3209/CO[3]
                         net (fo=1, routed)           0.000   108.280    converter_x/SEGMENTS_OBUF[6]_inst_i_3209_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.394 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1853/CO[3]
                         net (fo=1, routed)           0.000   108.394    converter_x/SEGMENTS_OBUF[6]_inst_i_1853_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   108.616 r  converter_x/SEGMENTS_OBUF[6]_inst_i_917/O[0]
                         net (fo=3, routed)           0.968   109.584    converter_x/SEGMENTS_OBUF[6]_inst_i_917_n_7
    SLICE_X35Y133        LUT3 (Prop_lut3_I1_O)        0.327   109.911 r  converter_x/SEGMENTS_OBUF[6]_inst_i_909/O
                         net (fo=1, routed)           0.572   110.483    converter_x/SEGMENTS_OBUF[6]_inst_i_909_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598   111.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_448/CO[3]
                         net (fo=1, routed)           0.000   111.081    converter_x/SEGMENTS_OBUF[6]_inst_i_448_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   111.404 r  converter_x/SEGMENTS_OBUF[6]_inst_i_231/O[1]
                         net (fo=3, routed)           0.803   112.206    converter_x/SEGMENTS_OBUF[6]_inst_i_231_n_6
    SLICE_X39Y132        LUT4 (Prop_lut4_I3_O)        0.335   112.541 r  converter_x/SEGMENTS_OBUF[6]_inst_i_458/O
                         net (fo=1, routed)           0.641   113.182    converter_x/SEGMENTS_OBUF[6]_inst_i_458_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.723   113.905 r  converter_x/SEGMENTS_OBUF[6]_inst_i_233/CO[2]
                         net (fo=54, routed)          2.479   116.385    converter_x/SEGMENTS_OBUF[6]_inst_i_233_n_1
    SLICE_X36Y141        LUT5 (Prop_lut5_I4_O)        0.313   116.698 r  converter_x/SEGMENTS_OBUF[6]_inst_i_884/O
                         net (fo=35, routed)          1.342   118.040    converter_x/SEGMENTS_OBUF[6]_inst_i_884_n_0
    SLICE_X33Y135        LUT6 (Prop_lut6_I1_O)        0.124   118.164 r  converter_x/SEGMENTS_OBUF[6]_inst_i_433/O
                         net (fo=1, routed)           0.798   118.963    converter_x/SEGMENTS_OBUF[6]_inst_i_433_n_0
    SLICE_X31Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   119.619 r  converter_x/SEGMENTS_OBUF[6]_inst_i_225/CO[3]
                         net (fo=1, routed)           0.000   119.619    converter_x/SEGMENTS_OBUF[6]_inst_i_225_n_0
    SLICE_X31Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   119.953 f  converter_x/SEGMENTS_OBUF[6]_inst_i_4469/O[1]
                         net (fo=1, routed)           0.712   120.665    converter_x/split_x/centenas5[6]
    SLICE_X33Y136        LUT6 (Prop_lut6_I0_O)        0.303   120.968 f  converter_x/SEGMENTS_OBUF[6]_inst_i_3288/O
                         net (fo=34, routed)          2.498   123.466    converter_x/SEGMENTS_OBUF[6]_inst_i_3288_n_0
    SLICE_X34Y146        LUT3 (Prop_lut3_I2_O)        0.124   123.590 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4454/O
                         net (fo=2, routed)           0.828   124.418    converter_x/SEGMENTS_OBUF[6]_inst_i_4454_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   124.803 r  converter_x/SEGMENTS_OBUF[6]_inst_i_6084/CO[3]
                         net (fo=1, routed)           0.000   124.803    converter_x/SEGMENTS_OBUF[6]_inst_i_6084_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.917 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5497/CO[3]
                         net (fo=1, routed)           0.000   124.917    converter_x/SEGMENTS_OBUF[6]_inst_i_5497_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.031 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4446/CO[3]
                         net (fo=1, routed)           0.000   125.031    converter_x/SEGMENTS_OBUF[6]_inst_i_4446_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.145 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3249/CO[3]
                         net (fo=1, routed)           0.000   125.145    converter_x/SEGMENTS_OBUF[6]_inst_i_3249_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.259 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1894/CO[3]
                         net (fo=1, routed)           0.000   125.259    converter_x/SEGMENTS_OBUF[6]_inst_i_1894_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   125.481 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3293/O[0]
                         net (fo=3, routed)           0.966   126.447    converter_x/SEGMENTS_OBUF[6]_inst_i_3293_n_7
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.299   126.746 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1911/O
                         net (fo=1, routed)           0.536   127.281    converter_x/SEGMENTS_OBUF[6]_inst_i_1911_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596   127.877 r  converter_x/SEGMENTS_OBUF[6]_inst_i_944/O[3]
                         net (fo=3, routed)           0.651   128.528    converter_x/SEGMENTS_OBUF[6]_inst_i_944_n_4
    SLICE_X36Y144        LUT3 (Prop_lut3_I1_O)        0.306   128.834 r  converter_x/SEGMENTS_OBUF[6]_inst_i_949/O
                         net (fo=2, routed)           0.737   129.571    converter_x/SEGMENTS_OBUF[6]_inst_i_949_n_0
    SLICE_X35Y142        LUT5 (Prop_lut5_I4_O)        0.153   129.724 r  converter_x/SEGMENTS_OBUF[6]_inst_i_469/O
                         net (fo=2, routed)           0.758   130.482    converter_x/SEGMENTS_OBUF[6]_inst_i_469_n_0
    SLICE_X34Y143        LUT6 (Prop_lut6_I0_O)        0.327   130.809 r  converter_x/SEGMENTS_OBUF[6]_inst_i_473/O
                         net (fo=1, routed)           0.000   130.809    converter_x/SEGMENTS_OBUF[6]_inst_i_473_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   131.189 r  converter_x/SEGMENTS_OBUF[6]_inst_i_236/CO[3]
                         net (fo=1, routed)           0.000   131.189    converter_x/SEGMENTS_OBUF[6]_inst_i_236_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   131.512 r  converter_x/SEGMENTS_OBUF[6]_inst_i_464/O[1]
                         net (fo=2, routed)           0.821   132.333    converter_x/SEGMENTS_OBUF[6]_inst_i_464_n_6
    SLICE_X35Y143        LUT2 (Prop_lut2_I0_O)        0.306   132.639 r  converter_x/SEGMENTS_OBUF[6]_inst_i_466/O
                         net (fo=1, routed)           0.000   132.639    converter_x/SEGMENTS_OBUF[6]_inst_i_466_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   132.866 r  converter_x/SEGMENTS_OBUF[6]_inst_i_235/O[1]
                         net (fo=1, routed)           0.647   133.513    converter_x/SEGMENTS_OBUF[6]_inst_i_235_n_6
    SLICE_X36Y142        LUT2 (Prop_lut2_I1_O)        0.303   133.816 r  converter_x/SEGMENTS_OBUF[6]_inst_i_139/O
                         net (fo=1, routed)           0.000   133.816    converter_x/SEGMENTS_OBUF[6]_inst_i_139_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   134.217 r  converter_x/SEGMENTS_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000   134.217    converter_x/SEGMENTS_OBUF[6]_inst_i_69_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   134.439 r  converter_x/SEGMENTS_OBUF[6]_inst_i_94/O[0]
                         net (fo=3, routed)           1.370   135.809    converter_x/SEGMENTS_OBUF[6]_inst_i_94_n_7
    SLICE_X54Y140        LUT6 (Prop_lut6_I4_O)        0.299   136.108 r  converter_x/SEGMENTS_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000   136.108    fsm_inst/centenas[0]
    SLICE_X54Y140        MUXF7 (Prop_muxf7_I0_O)      0.241   136.349 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.000   136.349    fsm_inst/SEGMENTS_OBUF[6]_inst_i_39_n_0
    SLICE_X54Y140        MUXF8 (Prop_muxf8_I0_O)      0.098   136.447 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.957   137.403    RingCount/SEGMENTS_OBUF[2]_inst_i_1_2
    SLICE_X54Y136        LUT5 (Prop_lut5_I2_O)        0.319   137.722 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.193   138.915    RingCount/sel0[1]
    SLICE_X56Y134        LUT4 (Prop_lut4_I3_O)        0.146   139.061 r  RingCount/SEGMENTS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.444   144.505    SEGMENTS_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.781   148.287 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000   148.287    SEGMENTS[6]
    T10                                                               r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        142.965ns  (logic 51.440ns (35.981%)  route 91.525ns (64.019%))
  Logic Levels:           160  (CARRY4=115 DSP48E1=1 LUT1=10 LUT2=6 LUT3=12 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.626     5.228    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X32Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  Accelerometer/ADXL_Control/ACCEL_X_reg[11]/Q
                         net (fo=32, routed)          1.669     7.353    <hidden>
    SLICE_X35Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.879 r  <hidden>
                         net (fo=1, routed)           0.000     7.879    <hidden>
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  <hidden>
                         net (fo=1, routed)           0.000     7.993    <hidden>
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  <hidden>
                         net (fo=1, routed)           0.000     8.107    <hidden>
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  <hidden>
                         net (fo=1, routed)           0.000     8.221    <hidden>
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.443 r  <hidden>
                         net (fo=57, routed)          2.109    10.553    <hidden>
    SLICE_X32Y101        LUT4 (Prop_lut4_I2_O)        0.329    10.882 r  <hidden>
                         net (fo=1, routed)           0.993    11.875    <hidden>
    SLICE_X31Y105        LUT2 (Prop_lut2_I1_O)        0.327    12.202 r  <hidden>
                         net (fo=1, routed)           0.000    12.202    <hidden>
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.752 r  <hidden>
                         net (fo=1, routed)           0.000    12.752    <hidden>
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.065 f  <hidden>
                         net (fo=51, routed)          1.893    14.957    <hidden>
    SLICE_X34Y99         LUT1 (Prop_lut1_I0_O)        0.330    15.287 r  <hidden>
                         net (fo=1, routed)           0.783    16.071    <hidden>
    SLICE_X33Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    16.855 r  <hidden>
                         net (fo=1, routed)           0.000    16.855    <hidden>
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  <hidden>
                         net (fo=1, routed)           0.000    16.969    <hidden>
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  <hidden>
                         net (fo=1, routed)           0.000    17.083    <hidden>
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  <hidden>
                         net (fo=1, routed)           0.000    17.197    <hidden>
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.510 f  <hidden>
                         net (fo=59, routed)          1.568    19.078    <hidden>
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.306    19.384 r  <hidden>
                         net (fo=1, routed)           0.331    19.715    <hidden>
    SLICE_X37Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.295 r  <hidden>
                         net (fo=1, routed)           0.000    20.295    <hidden>
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.409 r  <hidden>
                         net (fo=1, routed)           0.000    20.409    <hidden>
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.523 r  <hidden>
                         net (fo=1, routed)           0.000    20.523    <hidden>
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.637 r  <hidden>
                         net (fo=1, routed)           0.000    20.637    <hidden>
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.950 f  <hidden>
                         net (fo=58, routed)          1.606    22.556    <hidden>
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.306    22.862 r  <hidden>
                         net (fo=1, routed)           0.332    23.194    <hidden>
    SLICE_X38Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.789 r  <hidden>
                         net (fo=1, routed)           0.000    23.789    <hidden>
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.906 r  <hidden>
                         net (fo=1, routed)           0.000    23.906    <hidden>
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.023 r  <hidden>
                         net (fo=1, routed)           0.000    24.023    <hidden>
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.140 r  <hidden>
                         net (fo=1, routed)           0.000    24.140    <hidden>
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.455 r  <hidden>
                         net (fo=57, routed)          1.857    26.312    <hidden>
    SLICE_X41Y104        LUT3 (Prop_lut3_I1_O)        0.307    26.619 r  <hidden>
                         net (fo=1, routed)           0.000    26.619    <hidden>
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.169 r  <hidden>
                         net (fo=1, routed)           0.000    27.169    <hidden>
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.283 r  <hidden>
                         net (fo=1, routed)           0.000    27.283    <hidden>
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.397 r  <hidden>
                         net (fo=1, routed)           0.000    27.397    <hidden>
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.511 r  <hidden>
                         net (fo=1, routed)           0.000    27.511    <hidden>
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.824 f  <hidden>
                         net (fo=56, routed)          1.586    29.410    <hidden>
    SLICE_X40Y103        LUT1 (Prop_lut1_I0_O)        0.306    29.716 r  <hidden>
                         net (fo=1, routed)           0.648    30.364    <hidden>
    SLICE_X40Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.944 r  <hidden>
                         net (fo=1, routed)           0.000    30.944    <hidden>
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.058 r  <hidden>
                         net (fo=1, routed)           0.000    31.058    <hidden>
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  <hidden>
                         net (fo=1, routed)           0.000    31.172    <hidden>
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  <hidden>
                         net (fo=1, routed)           0.000    31.286    <hidden>
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.599 r  <hidden>
                         net (fo=55, routed)          1.966    33.565    <hidden>
    SLICE_X40Y112        LUT3 (Prop_lut3_I1_O)        0.306    33.871 r  <hidden>
                         net (fo=1, routed)           0.000    33.871    <hidden>
    SLICE_X40Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.272 r  <hidden>
                         net (fo=1, routed)           0.000    34.272    <hidden>
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.585 f  <hidden>
                         net (fo=54, routed)          1.572    36.157    <hidden>
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.306    36.463 r  <hidden>
                         net (fo=1, routed)           0.474    36.937    <hidden>
    SLICE_X42Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.532 r  <hidden>
                         net (fo=1, routed)           0.000    37.532    <hidden>
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.649 r  <hidden>
                         net (fo=1, routed)           0.000    37.649    <hidden>
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.766 r  <hidden>
                         net (fo=1, routed)           0.000    37.766    <hidden>
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.883 r  <hidden>
                         net (fo=1, routed)           0.000    37.883    <hidden>
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.198 f  <hidden>
                         net (fo=53, routed)          1.693    39.891    <hidden>
    SLICE_X35Y108        LUT1 (Prop_lut1_I0_O)        0.307    40.198 r  <hidden>
                         net (fo=1, routed)           0.331    40.529    <hidden>
    SLICE_X35Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.109 r  <hidden>
                         net (fo=1, routed)           0.000    41.109    <hidden>
    SLICE_X35Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.223 r  <hidden>
                         net (fo=1, routed)           0.000    41.223    <hidden>
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.337 r  <hidden>
                         net (fo=1, routed)           0.000    41.337    <hidden>
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.451 r  <hidden>
                         net (fo=1, routed)           0.000    41.451    <hidden>
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.764 r  <hidden>
                         net (fo=52, routed)          1.589    43.353    <hidden>
    SLICE_X33Y110        LUT3 (Prop_lut3_I1_O)        0.306    43.659 r  <hidden>
                         net (fo=1, routed)           0.000    43.659    <hidden>
    SLICE_X33Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.209 r  <hidden>
                         net (fo=1, routed)           0.000    44.209    <hidden>
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  <hidden>
                         net (fo=1, routed)           0.000    44.323    <hidden>
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.437 r  <hidden>
                         net (fo=1, routed)           0.000    44.437    <hidden>
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.750 f  <hidden>
                         net (fo=51, routed)          1.730    46.480    <hidden>
    SLICE_X32Y108        LUT1 (Prop_lut1_I0_O)        0.306    46.786 r  <hidden>
                         net (fo=1, routed)           0.548    47.334    <hidden>
    SLICE_X32Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    47.914 r  <hidden>
                         net (fo=1, routed)           0.000    47.914    <hidden>
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.028 r  <hidden>
                         net (fo=1, routed)           0.000    48.028    <hidden>
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.142 r  <hidden>
                         net (fo=1, routed)           0.000    48.142    <hidden>
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  <hidden>
                         net (fo=1, routed)           0.000    48.256    <hidden>
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.569 f  <hidden>
                         net (fo=50, routed)          1.831    50.400    <hidden>
    SLICE_X29Y107        LUT1 (Prop_lut1_I0_O)        0.306    50.706 r  <hidden>
                         net (fo=1, routed)           0.331    51.037    <hidden>
    SLICE_X29Y108        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.617 r  <hidden>
                         net (fo=1, routed)           0.000    51.617    <hidden>
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.731 r  <hidden>
                         net (fo=1, routed)           0.000    51.731    <hidden>
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.845 r  <hidden>
                         net (fo=1, routed)           0.000    51.845    <hidden>
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.959 r  <hidden>
                         net (fo=1, routed)           0.000    51.959    <hidden>
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.272 f  <hidden>
                         net (fo=49, routed)          1.883    54.155    <hidden>
    SLICE_X29Y101        LUT1 (Prop_lut1_I0_O)        0.306    54.461 r  <hidden>
                         net (fo=1, routed)           0.331    54.792    <hidden>
    SLICE_X29Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.372 r  <hidden>
                         net (fo=1, routed)           0.000    55.372    <hidden>
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.486 r  <hidden>
                         net (fo=1, routed)           0.000    55.486    <hidden>
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.600 r  <hidden>
                         net (fo=1, routed)           0.000    55.600    <hidden>
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.714 r  <hidden>
                         net (fo=1, routed)           0.000    55.714    <hidden>
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.027 f  <hidden>
                         net (fo=41, routed)          1.543    57.569    <hidden>
    SLICE_X13Y103        LUT1 (Prop_lut1_I0_O)        0.306    57.875 r  <hidden>
                         net (fo=1, routed)           0.189    58.065    <hidden>
    SLICE_X12Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    58.660 r  <hidden>
                         net (fo=1, routed)           0.000    58.660    <hidden>
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.777 r  <hidden>
                         net (fo=1, routed)           0.000    58.777    <hidden>
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.894 r  <hidden>
                         net (fo=1, routed)           0.000    58.894    <hidden>
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.011 r  <hidden>
                         net (fo=1, routed)           0.000    59.011    <hidden>
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    59.326 r  <hidden>
                         net (fo=21, routed)          1.940    61.266    <hidden>
    SLICE_X28Y92         LUT2 (Prop_lut2_I0_O)        0.307    61.573 r  <hidden>
                         net (fo=1, routed)           0.000    61.573    <hidden>
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.105 r  <hidden>
                         net (fo=1, routed)           0.000    62.105    <hidden>
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.219 r  <hidden>
                         net (fo=1, routed)           0.000    62.219    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.333 r  <hidden>
                         net (fo=1, routed)           0.000    62.333    <hidden>
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.447 r  <hidden>
                         net (fo=1, routed)           0.000    62.447    <hidden>
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    62.760 r  <hidden>
                         net (fo=2, routed)           1.143    63.902    <hidden>
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.332    64.234 r  <hidden>
                         net (fo=21, routed)          1.388    65.623    <hidden>
    SLICE_X29Y96         LUT3 (Prop_lut3_I1_O)        0.326    65.949 r  <hidden>
                         net (fo=1, routed)           0.000    65.949    <hidden>
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.481 r  <hidden>
                         net (fo=1, routed)           0.000    66.481    <hidden>
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.595 r  <hidden>
                         net (fo=1, routed)           0.000    66.595    <hidden>
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.709 r  <hidden>
                         net (fo=1, routed)           0.000    66.709    <hidden>
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.823 r  <hidden>
                         net (fo=1, routed)           0.001    66.823    <hidden>
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    67.136 r  <hidden>
                         net (fo=2, routed)           0.779    67.915    <hidden>
    SLICE_X30Y97         LUT2 (Prop_lut2_I1_O)        0.306    68.221 r  <hidden>
                         net (fo=1, routed)           0.346    68.566    <hidden>
    SLICE_X28Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    69.146 r  <hidden>
                         net (fo=1, routed)           0.000    69.146    <hidden>
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.260 r  <hidden>
                         net (fo=1, routed)           0.000    69.260    <hidden>
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.374 r  <hidden>
                         net (fo=1, routed)           0.001    69.375    <hidden>
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.489 r  <hidden>
                         net (fo=1, routed)           0.000    69.489    <hidden>
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    69.802 r  <hidden>
                         net (fo=16, routed)          1.483    71.285    converter_x/m_axis_dout_tdata[15]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[27]_P[26])
                                                      4.023    75.308 r  converter_x/GRADOS_INT3/P[26]
                         net (fo=816, routed)        11.334    86.642    converter_x/P[1]
    SLICE_X44Y118        LUT3 (Prop_lut3_I0_O)        0.124    86.766 r  converter_x/SEGMENTS_OBUF[6]_inst_i_387/O
                         net (fo=2, routed)           1.023    87.790    converter_x/SEGMENTS_OBUF[6]_inst_i_387_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    88.370 r  converter_x/SEGMENTS_OBUF[6]_inst_i_218/CO[3]
                         net (fo=1, routed)           0.000    88.370    converter_x/SEGMENTS_OBUF[6]_inst_i_218_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.484 r  converter_x/SEGMENTS_OBUF[6]_inst_i_824/CO[3]
                         net (fo=1, routed)           0.000    88.484    converter_x/SEGMENTS_OBUF[6]_inst_i_824_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.598 r  converter_x/SEGMENTS_OBUF[6]_inst_i_382/CO[3]
                         net (fo=1, routed)           0.000    88.598    converter_x/SEGMENTS_OBUF[6]_inst_i_382_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.712 r  converter_x/SEGMENTS_OBUF[6]_inst_i_215/CO[3]
                         net (fo=1, routed)           0.000    88.712    converter_x/SEGMENTS_OBUF[6]_inst_i_215_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.868 r  converter_x/SEGMENTS_OBUF[6]_inst_i_118/CO[1]
                         net (fo=693, routed)         4.335    93.204    converter_x/CO[0]
    SLICE_X31Y120        LUT2 (Prop_lut2_I0_O)        0.329    93.533 r  converter_x/SEGMENTS_OBUF[6]_inst_i_301/O
                         net (fo=1, routed)           0.000    93.533    converter_x/SEGMENTS_OBUF[6]_inst_i_301_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    93.957 f  converter_x/SEGMENTS_OBUF[6]_inst_i_186/O[1]
                         net (fo=250, routed)         4.558    98.515    converter_x/GRADOS_INT3_1[12]
    SLICE_X44Y135        LUT3 (Prop_lut3_I0_O)        0.303    98.818 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2776/O
                         net (fo=23, routed)          1.944   100.761    converter_x/GRADOS_INT3_26
    SLICE_X30Y126        LUT6 (Prop_lut6_I3_O)        0.124   100.885 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1803/O
                         net (fo=1, routed)           0.000   100.885    converter_x/SEGMENTS_OBUF[6]_inst_i_1803_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   101.265 r  converter_x/SEGMENTS_OBUF[6]_inst_i_902/CO[3]
                         net (fo=1, routed)           0.000   101.265    converter_x/SEGMENTS_OBUF[6]_inst_i_902_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   101.588 r  converter_x/SEGMENTS_OBUF[6]_inst_i_907/O[1]
                         net (fo=2, routed)           0.819   102.407    converter_x/SEGMENTS_OBUF[6]_inst_i_907_n_6
    SLICE_X29Y127        LUT3 (Prop_lut3_I0_O)        0.334   102.741 r  converter_x/SEGMENTS_OBUF[6]_inst_i_887/O
                         net (fo=2, routed)           1.014   103.755    converter_x/SEGMENTS_OBUF[6]_inst_i_887_n_0
    SLICE_X29Y127        LUT4 (Prop_lut4_I0_O)        0.326   104.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_891/O
                         net (fo=1, routed)           0.000   104.081    converter_x/SEGMENTS_OBUF[6]_inst_i_891_n_0
    SLICE_X29Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.631 r  converter_x/SEGMENTS_OBUF[6]_inst_i_438/CO[3]
                         net (fo=1, routed)           0.000   104.631    converter_x/SEGMENTS_OBUF[6]_inst_i_438_n_0
    SLICE_X29Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.745 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1783/CO[3]
                         net (fo=1, routed)           0.000   104.745    converter_x/SEGMENTS_OBUF[6]_inst_i_1783_n_0
    SLICE_X29Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.859 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1854/CO[3]
                         net (fo=1, routed)           0.000   104.859    converter_x/SEGMENTS_OBUF[6]_inst_i_1854_n_0
    SLICE_X29Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   105.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_918/O[0]
                         net (fo=19, routed)          1.680   106.761    converter_x/SEGMENTS_OBUF[6]_inst_i_918_n_7
    SLICE_X33Y134        LUT3 (Prop_lut3_I1_O)        0.327   107.088 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4409/O
                         net (fo=1, routed)           0.477   107.565    converter_x/SEGMENTS_OBUF[6]_inst_i_4409_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715   108.280 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3209/CO[3]
                         net (fo=1, routed)           0.000   108.280    converter_x/SEGMENTS_OBUF[6]_inst_i_3209_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.394 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1853/CO[3]
                         net (fo=1, routed)           0.000   108.394    converter_x/SEGMENTS_OBUF[6]_inst_i_1853_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   108.616 r  converter_x/SEGMENTS_OBUF[6]_inst_i_917/O[0]
                         net (fo=3, routed)           0.968   109.584    converter_x/SEGMENTS_OBUF[6]_inst_i_917_n_7
    SLICE_X35Y133        LUT3 (Prop_lut3_I1_O)        0.327   109.911 r  converter_x/SEGMENTS_OBUF[6]_inst_i_909/O
                         net (fo=1, routed)           0.572   110.483    converter_x/SEGMENTS_OBUF[6]_inst_i_909_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598   111.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_448/CO[3]
                         net (fo=1, routed)           0.000   111.081    converter_x/SEGMENTS_OBUF[6]_inst_i_448_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   111.404 r  converter_x/SEGMENTS_OBUF[6]_inst_i_231/O[1]
                         net (fo=3, routed)           0.803   112.206    converter_x/SEGMENTS_OBUF[6]_inst_i_231_n_6
    SLICE_X39Y132        LUT4 (Prop_lut4_I3_O)        0.335   112.541 r  converter_x/SEGMENTS_OBUF[6]_inst_i_458/O
                         net (fo=1, routed)           0.641   113.182    converter_x/SEGMENTS_OBUF[6]_inst_i_458_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.723   113.905 r  converter_x/SEGMENTS_OBUF[6]_inst_i_233/CO[2]
                         net (fo=54, routed)          2.479   116.385    converter_x/SEGMENTS_OBUF[6]_inst_i_233_n_1
    SLICE_X36Y141        LUT5 (Prop_lut5_I4_O)        0.313   116.698 r  converter_x/SEGMENTS_OBUF[6]_inst_i_884/O
                         net (fo=35, routed)          1.342   118.040    converter_x/SEGMENTS_OBUF[6]_inst_i_884_n_0
    SLICE_X33Y135        LUT6 (Prop_lut6_I1_O)        0.124   118.164 r  converter_x/SEGMENTS_OBUF[6]_inst_i_433/O
                         net (fo=1, routed)           0.798   118.963    converter_x/SEGMENTS_OBUF[6]_inst_i_433_n_0
    SLICE_X31Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   119.619 r  converter_x/SEGMENTS_OBUF[6]_inst_i_225/CO[3]
                         net (fo=1, routed)           0.000   119.619    converter_x/SEGMENTS_OBUF[6]_inst_i_225_n_0
    SLICE_X31Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   119.953 f  converter_x/SEGMENTS_OBUF[6]_inst_i_4469/O[1]
                         net (fo=1, routed)           0.712   120.665    converter_x/split_x/centenas5[6]
    SLICE_X33Y136        LUT6 (Prop_lut6_I0_O)        0.303   120.968 f  converter_x/SEGMENTS_OBUF[6]_inst_i_3288/O
                         net (fo=34, routed)          2.498   123.466    converter_x/SEGMENTS_OBUF[6]_inst_i_3288_n_0
    SLICE_X34Y146        LUT3 (Prop_lut3_I2_O)        0.124   123.590 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4454/O
                         net (fo=2, routed)           0.828   124.418    converter_x/SEGMENTS_OBUF[6]_inst_i_4454_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   124.803 r  converter_x/SEGMENTS_OBUF[6]_inst_i_6084/CO[3]
                         net (fo=1, routed)           0.000   124.803    converter_x/SEGMENTS_OBUF[6]_inst_i_6084_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.917 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5497/CO[3]
                         net (fo=1, routed)           0.000   124.917    converter_x/SEGMENTS_OBUF[6]_inst_i_5497_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.031 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4446/CO[3]
                         net (fo=1, routed)           0.000   125.031    converter_x/SEGMENTS_OBUF[6]_inst_i_4446_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.145 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3249/CO[3]
                         net (fo=1, routed)           0.000   125.145    converter_x/SEGMENTS_OBUF[6]_inst_i_3249_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.259 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1894/CO[3]
                         net (fo=1, routed)           0.000   125.259    converter_x/SEGMENTS_OBUF[6]_inst_i_1894_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   125.481 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3293/O[0]
                         net (fo=3, routed)           0.966   126.447    converter_x/SEGMENTS_OBUF[6]_inst_i_3293_n_7
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.299   126.746 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1911/O
                         net (fo=1, routed)           0.536   127.281    converter_x/SEGMENTS_OBUF[6]_inst_i_1911_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596   127.877 r  converter_x/SEGMENTS_OBUF[6]_inst_i_944/O[3]
                         net (fo=3, routed)           0.651   128.528    converter_x/SEGMENTS_OBUF[6]_inst_i_944_n_4
    SLICE_X36Y144        LUT3 (Prop_lut3_I1_O)        0.306   128.834 r  converter_x/SEGMENTS_OBUF[6]_inst_i_949/O
                         net (fo=2, routed)           0.737   129.571    converter_x/SEGMENTS_OBUF[6]_inst_i_949_n_0
    SLICE_X35Y142        LUT5 (Prop_lut5_I4_O)        0.153   129.724 r  converter_x/SEGMENTS_OBUF[6]_inst_i_469/O
                         net (fo=2, routed)           0.758   130.482    converter_x/SEGMENTS_OBUF[6]_inst_i_469_n_0
    SLICE_X34Y143        LUT6 (Prop_lut6_I0_O)        0.327   130.809 r  converter_x/SEGMENTS_OBUF[6]_inst_i_473/O
                         net (fo=1, routed)           0.000   130.809    converter_x/SEGMENTS_OBUF[6]_inst_i_473_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   131.189 r  converter_x/SEGMENTS_OBUF[6]_inst_i_236/CO[3]
                         net (fo=1, routed)           0.000   131.189    converter_x/SEGMENTS_OBUF[6]_inst_i_236_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   131.512 r  converter_x/SEGMENTS_OBUF[6]_inst_i_464/O[1]
                         net (fo=2, routed)           0.821   132.333    converter_x/SEGMENTS_OBUF[6]_inst_i_464_n_6
    SLICE_X35Y143        LUT2 (Prop_lut2_I0_O)        0.306   132.639 r  converter_x/SEGMENTS_OBUF[6]_inst_i_466/O
                         net (fo=1, routed)           0.000   132.639    converter_x/SEGMENTS_OBUF[6]_inst_i_466_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   132.866 r  converter_x/SEGMENTS_OBUF[6]_inst_i_235/O[1]
                         net (fo=1, routed)           0.647   133.513    converter_x/SEGMENTS_OBUF[6]_inst_i_235_n_6
    SLICE_X36Y142        LUT2 (Prop_lut2_I1_O)        0.303   133.816 r  converter_x/SEGMENTS_OBUF[6]_inst_i_139/O
                         net (fo=1, routed)           0.000   133.816    converter_x/SEGMENTS_OBUF[6]_inst_i_139_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   134.217 r  converter_x/SEGMENTS_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000   134.217    converter_x/SEGMENTS_OBUF[6]_inst_i_69_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   134.439 r  converter_x/SEGMENTS_OBUF[6]_inst_i_94/O[0]
                         net (fo=3, routed)           1.371   135.810    converter_x/SEGMENTS_OBUF[6]_inst_i_94_n_7
    SLICE_X53Y140        LUT6 (Prop_lut6_I2_O)        0.299   136.109 r  converter_x/SEGMENTS_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000   136.109    fsm_inst/centenas[1]
    SLICE_X53Y140        MUXF7 (Prop_muxf7_I0_O)      0.238   136.347 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.000   136.347    fsm_inst/SEGMENTS_OBUF[6]_inst_i_27_n_0
    SLICE_X53Y140        MUXF8 (Prop_muxf8_I0_O)      0.104   136.451 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.693   137.144    RingCount/SEGMENTS_OBUF[2]_inst_i_1_4
    SLICE_X53Y137        LUT5 (Prop_lut5_I2_O)        0.316   137.460 r  RingCount/SEGMENTS_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.314   138.774    RingCount/sel0[2]
    SLICE_X56Y134        LUT4 (Prop_lut4_I1_O)        0.124   138.898 r  RingCount/SEGMENTS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.740   144.638    SEGMENTS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555   148.193 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000   148.193    SEGMENTS[5]
    R10                                                               r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        142.484ns  (logic 51.446ns (36.106%)  route 91.038ns (63.894%))
  Logic Levels:           160  (CARRY4=115 DSP48E1=1 LUT1=10 LUT2=6 LUT3=12 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.626     5.228    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X32Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  Accelerometer/ADXL_Control/ACCEL_X_reg[11]/Q
                         net (fo=32, routed)          1.669     7.353    <hidden>
    SLICE_X35Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.879 r  <hidden>
                         net (fo=1, routed)           0.000     7.879    <hidden>
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  <hidden>
                         net (fo=1, routed)           0.000     7.993    <hidden>
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  <hidden>
                         net (fo=1, routed)           0.000     8.107    <hidden>
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  <hidden>
                         net (fo=1, routed)           0.000     8.221    <hidden>
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.443 r  <hidden>
                         net (fo=57, routed)          2.109    10.553    <hidden>
    SLICE_X32Y101        LUT4 (Prop_lut4_I2_O)        0.329    10.882 r  <hidden>
                         net (fo=1, routed)           0.993    11.875    <hidden>
    SLICE_X31Y105        LUT2 (Prop_lut2_I1_O)        0.327    12.202 r  <hidden>
                         net (fo=1, routed)           0.000    12.202    <hidden>
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.752 r  <hidden>
                         net (fo=1, routed)           0.000    12.752    <hidden>
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.065 f  <hidden>
                         net (fo=51, routed)          1.893    14.957    <hidden>
    SLICE_X34Y99         LUT1 (Prop_lut1_I0_O)        0.330    15.287 r  <hidden>
                         net (fo=1, routed)           0.783    16.071    <hidden>
    SLICE_X33Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    16.855 r  <hidden>
                         net (fo=1, routed)           0.000    16.855    <hidden>
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  <hidden>
                         net (fo=1, routed)           0.000    16.969    <hidden>
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  <hidden>
                         net (fo=1, routed)           0.000    17.083    <hidden>
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  <hidden>
                         net (fo=1, routed)           0.000    17.197    <hidden>
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.510 f  <hidden>
                         net (fo=59, routed)          1.568    19.078    <hidden>
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.306    19.384 r  <hidden>
                         net (fo=1, routed)           0.331    19.715    <hidden>
    SLICE_X37Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.295 r  <hidden>
                         net (fo=1, routed)           0.000    20.295    <hidden>
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.409 r  <hidden>
                         net (fo=1, routed)           0.000    20.409    <hidden>
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.523 r  <hidden>
                         net (fo=1, routed)           0.000    20.523    <hidden>
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.637 r  <hidden>
                         net (fo=1, routed)           0.000    20.637    <hidden>
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.950 f  <hidden>
                         net (fo=58, routed)          1.606    22.556    <hidden>
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.306    22.862 r  <hidden>
                         net (fo=1, routed)           0.332    23.194    <hidden>
    SLICE_X38Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.789 r  <hidden>
                         net (fo=1, routed)           0.000    23.789    <hidden>
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.906 r  <hidden>
                         net (fo=1, routed)           0.000    23.906    <hidden>
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.023 r  <hidden>
                         net (fo=1, routed)           0.000    24.023    <hidden>
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.140 r  <hidden>
                         net (fo=1, routed)           0.000    24.140    <hidden>
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.455 r  <hidden>
                         net (fo=57, routed)          1.857    26.312    <hidden>
    SLICE_X41Y104        LUT3 (Prop_lut3_I1_O)        0.307    26.619 r  <hidden>
                         net (fo=1, routed)           0.000    26.619    <hidden>
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.169 r  <hidden>
                         net (fo=1, routed)           0.000    27.169    <hidden>
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.283 r  <hidden>
                         net (fo=1, routed)           0.000    27.283    <hidden>
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.397 r  <hidden>
                         net (fo=1, routed)           0.000    27.397    <hidden>
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.511 r  <hidden>
                         net (fo=1, routed)           0.000    27.511    <hidden>
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.824 f  <hidden>
                         net (fo=56, routed)          1.586    29.410    <hidden>
    SLICE_X40Y103        LUT1 (Prop_lut1_I0_O)        0.306    29.716 r  <hidden>
                         net (fo=1, routed)           0.648    30.364    <hidden>
    SLICE_X40Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.944 r  <hidden>
                         net (fo=1, routed)           0.000    30.944    <hidden>
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.058 r  <hidden>
                         net (fo=1, routed)           0.000    31.058    <hidden>
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  <hidden>
                         net (fo=1, routed)           0.000    31.172    <hidden>
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  <hidden>
                         net (fo=1, routed)           0.000    31.286    <hidden>
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.599 r  <hidden>
                         net (fo=55, routed)          1.966    33.565    <hidden>
    SLICE_X40Y112        LUT3 (Prop_lut3_I1_O)        0.306    33.871 r  <hidden>
                         net (fo=1, routed)           0.000    33.871    <hidden>
    SLICE_X40Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.272 r  <hidden>
                         net (fo=1, routed)           0.000    34.272    <hidden>
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.585 f  <hidden>
                         net (fo=54, routed)          1.572    36.157    <hidden>
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.306    36.463 r  <hidden>
                         net (fo=1, routed)           0.474    36.937    <hidden>
    SLICE_X42Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.532 r  <hidden>
                         net (fo=1, routed)           0.000    37.532    <hidden>
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.649 r  <hidden>
                         net (fo=1, routed)           0.000    37.649    <hidden>
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.766 r  <hidden>
                         net (fo=1, routed)           0.000    37.766    <hidden>
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.883 r  <hidden>
                         net (fo=1, routed)           0.000    37.883    <hidden>
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.198 f  <hidden>
                         net (fo=53, routed)          1.693    39.891    <hidden>
    SLICE_X35Y108        LUT1 (Prop_lut1_I0_O)        0.307    40.198 r  <hidden>
                         net (fo=1, routed)           0.331    40.529    <hidden>
    SLICE_X35Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.109 r  <hidden>
                         net (fo=1, routed)           0.000    41.109    <hidden>
    SLICE_X35Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.223 r  <hidden>
                         net (fo=1, routed)           0.000    41.223    <hidden>
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.337 r  <hidden>
                         net (fo=1, routed)           0.000    41.337    <hidden>
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.451 r  <hidden>
                         net (fo=1, routed)           0.000    41.451    <hidden>
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.764 r  <hidden>
                         net (fo=52, routed)          1.589    43.353    <hidden>
    SLICE_X33Y110        LUT3 (Prop_lut3_I1_O)        0.306    43.659 r  <hidden>
                         net (fo=1, routed)           0.000    43.659    <hidden>
    SLICE_X33Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.209 r  <hidden>
                         net (fo=1, routed)           0.000    44.209    <hidden>
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  <hidden>
                         net (fo=1, routed)           0.000    44.323    <hidden>
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.437 r  <hidden>
                         net (fo=1, routed)           0.000    44.437    <hidden>
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.750 f  <hidden>
                         net (fo=51, routed)          1.730    46.480    <hidden>
    SLICE_X32Y108        LUT1 (Prop_lut1_I0_O)        0.306    46.786 r  <hidden>
                         net (fo=1, routed)           0.548    47.334    <hidden>
    SLICE_X32Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    47.914 r  <hidden>
                         net (fo=1, routed)           0.000    47.914    <hidden>
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.028 r  <hidden>
                         net (fo=1, routed)           0.000    48.028    <hidden>
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.142 r  <hidden>
                         net (fo=1, routed)           0.000    48.142    <hidden>
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  <hidden>
                         net (fo=1, routed)           0.000    48.256    <hidden>
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.569 f  <hidden>
                         net (fo=50, routed)          1.831    50.400    <hidden>
    SLICE_X29Y107        LUT1 (Prop_lut1_I0_O)        0.306    50.706 r  <hidden>
                         net (fo=1, routed)           0.331    51.037    <hidden>
    SLICE_X29Y108        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.617 r  <hidden>
                         net (fo=1, routed)           0.000    51.617    <hidden>
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.731 r  <hidden>
                         net (fo=1, routed)           0.000    51.731    <hidden>
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.845 r  <hidden>
                         net (fo=1, routed)           0.000    51.845    <hidden>
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.959 r  <hidden>
                         net (fo=1, routed)           0.000    51.959    <hidden>
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.272 f  <hidden>
                         net (fo=49, routed)          1.883    54.155    <hidden>
    SLICE_X29Y101        LUT1 (Prop_lut1_I0_O)        0.306    54.461 r  <hidden>
                         net (fo=1, routed)           0.331    54.792    <hidden>
    SLICE_X29Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.372 r  <hidden>
                         net (fo=1, routed)           0.000    55.372    <hidden>
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.486 r  <hidden>
                         net (fo=1, routed)           0.000    55.486    <hidden>
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.600 r  <hidden>
                         net (fo=1, routed)           0.000    55.600    <hidden>
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.714 r  <hidden>
                         net (fo=1, routed)           0.000    55.714    <hidden>
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.027 f  <hidden>
                         net (fo=41, routed)          1.543    57.569    <hidden>
    SLICE_X13Y103        LUT1 (Prop_lut1_I0_O)        0.306    57.875 r  <hidden>
                         net (fo=1, routed)           0.189    58.065    <hidden>
    SLICE_X12Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    58.660 r  <hidden>
                         net (fo=1, routed)           0.000    58.660    <hidden>
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.777 r  <hidden>
                         net (fo=1, routed)           0.000    58.777    <hidden>
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.894 r  <hidden>
                         net (fo=1, routed)           0.000    58.894    <hidden>
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.011 r  <hidden>
                         net (fo=1, routed)           0.000    59.011    <hidden>
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    59.326 r  <hidden>
                         net (fo=21, routed)          1.940    61.266    <hidden>
    SLICE_X28Y92         LUT2 (Prop_lut2_I0_O)        0.307    61.573 r  <hidden>
                         net (fo=1, routed)           0.000    61.573    <hidden>
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.105 r  <hidden>
                         net (fo=1, routed)           0.000    62.105    <hidden>
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.219 r  <hidden>
                         net (fo=1, routed)           0.000    62.219    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.333 r  <hidden>
                         net (fo=1, routed)           0.000    62.333    <hidden>
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.447 r  <hidden>
                         net (fo=1, routed)           0.000    62.447    <hidden>
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    62.760 r  <hidden>
                         net (fo=2, routed)           1.143    63.902    <hidden>
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.332    64.234 r  <hidden>
                         net (fo=21, routed)          1.388    65.623    <hidden>
    SLICE_X29Y96         LUT3 (Prop_lut3_I1_O)        0.326    65.949 r  <hidden>
                         net (fo=1, routed)           0.000    65.949    <hidden>
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.481 r  <hidden>
                         net (fo=1, routed)           0.000    66.481    <hidden>
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.595 r  <hidden>
                         net (fo=1, routed)           0.000    66.595    <hidden>
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.709 r  <hidden>
                         net (fo=1, routed)           0.000    66.709    <hidden>
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.823 r  <hidden>
                         net (fo=1, routed)           0.001    66.823    <hidden>
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    67.136 r  <hidden>
                         net (fo=2, routed)           0.779    67.915    <hidden>
    SLICE_X30Y97         LUT2 (Prop_lut2_I1_O)        0.306    68.221 r  <hidden>
                         net (fo=1, routed)           0.346    68.566    <hidden>
    SLICE_X28Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    69.146 r  <hidden>
                         net (fo=1, routed)           0.000    69.146    <hidden>
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.260 r  <hidden>
                         net (fo=1, routed)           0.000    69.260    <hidden>
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.374 r  <hidden>
                         net (fo=1, routed)           0.001    69.375    <hidden>
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.489 r  <hidden>
                         net (fo=1, routed)           0.000    69.489    <hidden>
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    69.802 r  <hidden>
                         net (fo=16, routed)          1.483    71.285    converter_x/m_axis_dout_tdata[15]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[27]_P[26])
                                                      4.023    75.308 r  converter_x/GRADOS_INT3/P[26]
                         net (fo=816, routed)        11.334    86.642    converter_x/P[1]
    SLICE_X44Y118        LUT3 (Prop_lut3_I0_O)        0.124    86.766 r  converter_x/SEGMENTS_OBUF[6]_inst_i_387/O
                         net (fo=2, routed)           1.023    87.790    converter_x/SEGMENTS_OBUF[6]_inst_i_387_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    88.370 r  converter_x/SEGMENTS_OBUF[6]_inst_i_218/CO[3]
                         net (fo=1, routed)           0.000    88.370    converter_x/SEGMENTS_OBUF[6]_inst_i_218_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.484 r  converter_x/SEGMENTS_OBUF[6]_inst_i_824/CO[3]
                         net (fo=1, routed)           0.000    88.484    converter_x/SEGMENTS_OBUF[6]_inst_i_824_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.598 r  converter_x/SEGMENTS_OBUF[6]_inst_i_382/CO[3]
                         net (fo=1, routed)           0.000    88.598    converter_x/SEGMENTS_OBUF[6]_inst_i_382_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.712 r  converter_x/SEGMENTS_OBUF[6]_inst_i_215/CO[3]
                         net (fo=1, routed)           0.000    88.712    converter_x/SEGMENTS_OBUF[6]_inst_i_215_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.868 r  converter_x/SEGMENTS_OBUF[6]_inst_i_118/CO[1]
                         net (fo=693, routed)         4.335    93.204    converter_x/CO[0]
    SLICE_X31Y120        LUT2 (Prop_lut2_I0_O)        0.329    93.533 r  converter_x/SEGMENTS_OBUF[6]_inst_i_301/O
                         net (fo=1, routed)           0.000    93.533    converter_x/SEGMENTS_OBUF[6]_inst_i_301_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    93.957 f  converter_x/SEGMENTS_OBUF[6]_inst_i_186/O[1]
                         net (fo=250, routed)         4.558    98.515    converter_x/GRADOS_INT3_1[12]
    SLICE_X44Y135        LUT3 (Prop_lut3_I0_O)        0.303    98.818 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2776/O
                         net (fo=23, routed)          1.944   100.761    converter_x/GRADOS_INT3_26
    SLICE_X30Y126        LUT6 (Prop_lut6_I3_O)        0.124   100.885 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1803/O
                         net (fo=1, routed)           0.000   100.885    converter_x/SEGMENTS_OBUF[6]_inst_i_1803_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   101.265 r  converter_x/SEGMENTS_OBUF[6]_inst_i_902/CO[3]
                         net (fo=1, routed)           0.000   101.265    converter_x/SEGMENTS_OBUF[6]_inst_i_902_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   101.588 r  converter_x/SEGMENTS_OBUF[6]_inst_i_907/O[1]
                         net (fo=2, routed)           0.819   102.407    converter_x/SEGMENTS_OBUF[6]_inst_i_907_n_6
    SLICE_X29Y127        LUT3 (Prop_lut3_I0_O)        0.334   102.741 r  converter_x/SEGMENTS_OBUF[6]_inst_i_887/O
                         net (fo=2, routed)           1.014   103.755    converter_x/SEGMENTS_OBUF[6]_inst_i_887_n_0
    SLICE_X29Y127        LUT4 (Prop_lut4_I0_O)        0.326   104.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_891/O
                         net (fo=1, routed)           0.000   104.081    converter_x/SEGMENTS_OBUF[6]_inst_i_891_n_0
    SLICE_X29Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.631 r  converter_x/SEGMENTS_OBUF[6]_inst_i_438/CO[3]
                         net (fo=1, routed)           0.000   104.631    converter_x/SEGMENTS_OBUF[6]_inst_i_438_n_0
    SLICE_X29Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.745 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1783/CO[3]
                         net (fo=1, routed)           0.000   104.745    converter_x/SEGMENTS_OBUF[6]_inst_i_1783_n_0
    SLICE_X29Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.859 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1854/CO[3]
                         net (fo=1, routed)           0.000   104.859    converter_x/SEGMENTS_OBUF[6]_inst_i_1854_n_0
    SLICE_X29Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   105.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_918/O[0]
                         net (fo=19, routed)          1.680   106.761    converter_x/SEGMENTS_OBUF[6]_inst_i_918_n_7
    SLICE_X33Y134        LUT3 (Prop_lut3_I1_O)        0.327   107.088 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4409/O
                         net (fo=1, routed)           0.477   107.565    converter_x/SEGMENTS_OBUF[6]_inst_i_4409_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715   108.280 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3209/CO[3]
                         net (fo=1, routed)           0.000   108.280    converter_x/SEGMENTS_OBUF[6]_inst_i_3209_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.394 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1853/CO[3]
                         net (fo=1, routed)           0.000   108.394    converter_x/SEGMENTS_OBUF[6]_inst_i_1853_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   108.616 r  converter_x/SEGMENTS_OBUF[6]_inst_i_917/O[0]
                         net (fo=3, routed)           0.968   109.584    converter_x/SEGMENTS_OBUF[6]_inst_i_917_n_7
    SLICE_X35Y133        LUT3 (Prop_lut3_I1_O)        0.327   109.911 r  converter_x/SEGMENTS_OBUF[6]_inst_i_909/O
                         net (fo=1, routed)           0.572   110.483    converter_x/SEGMENTS_OBUF[6]_inst_i_909_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598   111.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_448/CO[3]
                         net (fo=1, routed)           0.000   111.081    converter_x/SEGMENTS_OBUF[6]_inst_i_448_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   111.404 r  converter_x/SEGMENTS_OBUF[6]_inst_i_231/O[1]
                         net (fo=3, routed)           0.803   112.206    converter_x/SEGMENTS_OBUF[6]_inst_i_231_n_6
    SLICE_X39Y132        LUT4 (Prop_lut4_I3_O)        0.335   112.541 r  converter_x/SEGMENTS_OBUF[6]_inst_i_458/O
                         net (fo=1, routed)           0.641   113.182    converter_x/SEGMENTS_OBUF[6]_inst_i_458_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.723   113.905 r  converter_x/SEGMENTS_OBUF[6]_inst_i_233/CO[2]
                         net (fo=54, routed)          2.479   116.385    converter_x/SEGMENTS_OBUF[6]_inst_i_233_n_1
    SLICE_X36Y141        LUT5 (Prop_lut5_I4_O)        0.313   116.698 r  converter_x/SEGMENTS_OBUF[6]_inst_i_884/O
                         net (fo=35, routed)          1.342   118.040    converter_x/SEGMENTS_OBUF[6]_inst_i_884_n_0
    SLICE_X33Y135        LUT6 (Prop_lut6_I1_O)        0.124   118.164 r  converter_x/SEGMENTS_OBUF[6]_inst_i_433/O
                         net (fo=1, routed)           0.798   118.963    converter_x/SEGMENTS_OBUF[6]_inst_i_433_n_0
    SLICE_X31Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   119.619 r  converter_x/SEGMENTS_OBUF[6]_inst_i_225/CO[3]
                         net (fo=1, routed)           0.000   119.619    converter_x/SEGMENTS_OBUF[6]_inst_i_225_n_0
    SLICE_X31Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   119.953 f  converter_x/SEGMENTS_OBUF[6]_inst_i_4469/O[1]
                         net (fo=1, routed)           0.712   120.665    converter_x/split_x/centenas5[6]
    SLICE_X33Y136        LUT6 (Prop_lut6_I0_O)        0.303   120.968 f  converter_x/SEGMENTS_OBUF[6]_inst_i_3288/O
                         net (fo=34, routed)          2.498   123.466    converter_x/SEGMENTS_OBUF[6]_inst_i_3288_n_0
    SLICE_X34Y146        LUT3 (Prop_lut3_I2_O)        0.124   123.590 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4454/O
                         net (fo=2, routed)           0.828   124.418    converter_x/SEGMENTS_OBUF[6]_inst_i_4454_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   124.803 r  converter_x/SEGMENTS_OBUF[6]_inst_i_6084/CO[3]
                         net (fo=1, routed)           0.000   124.803    converter_x/SEGMENTS_OBUF[6]_inst_i_6084_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.917 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5497/CO[3]
                         net (fo=1, routed)           0.000   124.917    converter_x/SEGMENTS_OBUF[6]_inst_i_5497_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.031 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4446/CO[3]
                         net (fo=1, routed)           0.000   125.031    converter_x/SEGMENTS_OBUF[6]_inst_i_4446_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.145 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3249/CO[3]
                         net (fo=1, routed)           0.000   125.145    converter_x/SEGMENTS_OBUF[6]_inst_i_3249_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.259 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1894/CO[3]
                         net (fo=1, routed)           0.000   125.259    converter_x/SEGMENTS_OBUF[6]_inst_i_1894_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   125.481 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3293/O[0]
                         net (fo=3, routed)           0.966   126.447    converter_x/SEGMENTS_OBUF[6]_inst_i_3293_n_7
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.299   126.746 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1911/O
                         net (fo=1, routed)           0.536   127.281    converter_x/SEGMENTS_OBUF[6]_inst_i_1911_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596   127.877 r  converter_x/SEGMENTS_OBUF[6]_inst_i_944/O[3]
                         net (fo=3, routed)           0.651   128.528    converter_x/SEGMENTS_OBUF[6]_inst_i_944_n_4
    SLICE_X36Y144        LUT3 (Prop_lut3_I1_O)        0.306   128.834 r  converter_x/SEGMENTS_OBUF[6]_inst_i_949/O
                         net (fo=2, routed)           0.737   129.571    converter_x/SEGMENTS_OBUF[6]_inst_i_949_n_0
    SLICE_X35Y142        LUT5 (Prop_lut5_I4_O)        0.153   129.724 r  converter_x/SEGMENTS_OBUF[6]_inst_i_469/O
                         net (fo=2, routed)           0.758   130.482    converter_x/SEGMENTS_OBUF[6]_inst_i_469_n_0
    SLICE_X34Y143        LUT6 (Prop_lut6_I0_O)        0.327   130.809 r  converter_x/SEGMENTS_OBUF[6]_inst_i_473/O
                         net (fo=1, routed)           0.000   130.809    converter_x/SEGMENTS_OBUF[6]_inst_i_473_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   131.189 r  converter_x/SEGMENTS_OBUF[6]_inst_i_236/CO[3]
                         net (fo=1, routed)           0.000   131.189    converter_x/SEGMENTS_OBUF[6]_inst_i_236_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   131.512 r  converter_x/SEGMENTS_OBUF[6]_inst_i_464/O[1]
                         net (fo=2, routed)           0.821   132.333    converter_x/SEGMENTS_OBUF[6]_inst_i_464_n_6
    SLICE_X35Y143        LUT2 (Prop_lut2_I0_O)        0.306   132.639 r  converter_x/SEGMENTS_OBUF[6]_inst_i_466/O
                         net (fo=1, routed)           0.000   132.639    converter_x/SEGMENTS_OBUF[6]_inst_i_466_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   132.866 r  converter_x/SEGMENTS_OBUF[6]_inst_i_235/O[1]
                         net (fo=1, routed)           0.647   133.513    converter_x/SEGMENTS_OBUF[6]_inst_i_235_n_6
    SLICE_X36Y142        LUT2 (Prop_lut2_I1_O)        0.303   133.816 r  converter_x/SEGMENTS_OBUF[6]_inst_i_139/O
                         net (fo=1, routed)           0.000   133.816    converter_x/SEGMENTS_OBUF[6]_inst_i_139_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   134.217 r  converter_x/SEGMENTS_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000   134.217    converter_x/SEGMENTS_OBUF[6]_inst_i_69_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   134.439 r  converter_x/SEGMENTS_OBUF[6]_inst_i_94/O[0]
                         net (fo=3, routed)           1.370   135.809    converter_x/SEGMENTS_OBUF[6]_inst_i_94_n_7
    SLICE_X54Y140        LUT6 (Prop_lut6_I4_O)        0.299   136.108 r  converter_x/SEGMENTS_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000   136.108    fsm_inst/centenas[0]
    SLICE_X54Y140        MUXF7 (Prop_muxf7_I0_O)      0.241   136.349 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.000   136.349    fsm_inst/SEGMENTS_OBUF[6]_inst_i_39_n_0
    SLICE_X54Y140        MUXF8 (Prop_muxf8_I0_O)      0.098   136.447 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.957   137.403    RingCount/SEGMENTS_OBUF[2]_inst_i_1_2
    SLICE_X54Y136        LUT5 (Prop_lut5_I2_O)        0.319   137.722 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.185   138.907    RingCount/sel0[1]
    SLICE_X56Y134        LUT4 (Prop_lut4_I3_O)        0.124   139.031 r  RingCount/SEGMENTS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.120   144.151    SEGMENTS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561   147.712 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000   147.712    SEGMENTS[1]
    T11                                                               r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        141.758ns  (logic 51.418ns (36.272%)  route 90.339ns (63.728%))
  Logic Levels:           160  (CARRY4=115 DSP48E1=1 LUT1=10 LUT2=6 LUT3=12 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.626     5.228    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X32Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  Accelerometer/ADXL_Control/ACCEL_X_reg[11]/Q
                         net (fo=32, routed)          1.669     7.353    <hidden>
    SLICE_X35Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.879 r  <hidden>
                         net (fo=1, routed)           0.000     7.879    <hidden>
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  <hidden>
                         net (fo=1, routed)           0.000     7.993    <hidden>
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  <hidden>
                         net (fo=1, routed)           0.000     8.107    <hidden>
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  <hidden>
                         net (fo=1, routed)           0.000     8.221    <hidden>
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.443 r  <hidden>
                         net (fo=57, routed)          2.109    10.553    <hidden>
    SLICE_X32Y101        LUT4 (Prop_lut4_I2_O)        0.329    10.882 r  <hidden>
                         net (fo=1, routed)           0.993    11.875    <hidden>
    SLICE_X31Y105        LUT2 (Prop_lut2_I1_O)        0.327    12.202 r  <hidden>
                         net (fo=1, routed)           0.000    12.202    <hidden>
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.752 r  <hidden>
                         net (fo=1, routed)           0.000    12.752    <hidden>
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.065 f  <hidden>
                         net (fo=51, routed)          1.893    14.957    <hidden>
    SLICE_X34Y99         LUT1 (Prop_lut1_I0_O)        0.330    15.287 r  <hidden>
                         net (fo=1, routed)           0.783    16.071    <hidden>
    SLICE_X33Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    16.855 r  <hidden>
                         net (fo=1, routed)           0.000    16.855    <hidden>
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  <hidden>
                         net (fo=1, routed)           0.000    16.969    <hidden>
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  <hidden>
                         net (fo=1, routed)           0.000    17.083    <hidden>
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  <hidden>
                         net (fo=1, routed)           0.000    17.197    <hidden>
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.510 f  <hidden>
                         net (fo=59, routed)          1.568    19.078    <hidden>
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.306    19.384 r  <hidden>
                         net (fo=1, routed)           0.331    19.715    <hidden>
    SLICE_X37Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.295 r  <hidden>
                         net (fo=1, routed)           0.000    20.295    <hidden>
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.409 r  <hidden>
                         net (fo=1, routed)           0.000    20.409    <hidden>
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.523 r  <hidden>
                         net (fo=1, routed)           0.000    20.523    <hidden>
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.637 r  <hidden>
                         net (fo=1, routed)           0.000    20.637    <hidden>
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.950 f  <hidden>
                         net (fo=58, routed)          1.606    22.556    <hidden>
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.306    22.862 r  <hidden>
                         net (fo=1, routed)           0.332    23.194    <hidden>
    SLICE_X38Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.789 r  <hidden>
                         net (fo=1, routed)           0.000    23.789    <hidden>
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.906 r  <hidden>
                         net (fo=1, routed)           0.000    23.906    <hidden>
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.023 r  <hidden>
                         net (fo=1, routed)           0.000    24.023    <hidden>
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.140 r  <hidden>
                         net (fo=1, routed)           0.000    24.140    <hidden>
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.455 r  <hidden>
                         net (fo=57, routed)          1.857    26.312    <hidden>
    SLICE_X41Y104        LUT3 (Prop_lut3_I1_O)        0.307    26.619 r  <hidden>
                         net (fo=1, routed)           0.000    26.619    <hidden>
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.169 r  <hidden>
                         net (fo=1, routed)           0.000    27.169    <hidden>
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.283 r  <hidden>
                         net (fo=1, routed)           0.000    27.283    <hidden>
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.397 r  <hidden>
                         net (fo=1, routed)           0.000    27.397    <hidden>
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.511 r  <hidden>
                         net (fo=1, routed)           0.000    27.511    <hidden>
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.824 f  <hidden>
                         net (fo=56, routed)          1.586    29.410    <hidden>
    SLICE_X40Y103        LUT1 (Prop_lut1_I0_O)        0.306    29.716 r  <hidden>
                         net (fo=1, routed)           0.648    30.364    <hidden>
    SLICE_X40Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.944 r  <hidden>
                         net (fo=1, routed)           0.000    30.944    <hidden>
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.058 r  <hidden>
                         net (fo=1, routed)           0.000    31.058    <hidden>
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  <hidden>
                         net (fo=1, routed)           0.000    31.172    <hidden>
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  <hidden>
                         net (fo=1, routed)           0.000    31.286    <hidden>
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.599 r  <hidden>
                         net (fo=55, routed)          1.966    33.565    <hidden>
    SLICE_X40Y112        LUT3 (Prop_lut3_I1_O)        0.306    33.871 r  <hidden>
                         net (fo=1, routed)           0.000    33.871    <hidden>
    SLICE_X40Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.272 r  <hidden>
                         net (fo=1, routed)           0.000    34.272    <hidden>
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.585 f  <hidden>
                         net (fo=54, routed)          1.572    36.157    <hidden>
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.306    36.463 r  <hidden>
                         net (fo=1, routed)           0.474    36.937    <hidden>
    SLICE_X42Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.532 r  <hidden>
                         net (fo=1, routed)           0.000    37.532    <hidden>
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.649 r  <hidden>
                         net (fo=1, routed)           0.000    37.649    <hidden>
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.766 r  <hidden>
                         net (fo=1, routed)           0.000    37.766    <hidden>
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.883 r  <hidden>
                         net (fo=1, routed)           0.000    37.883    <hidden>
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.198 f  <hidden>
                         net (fo=53, routed)          1.693    39.891    <hidden>
    SLICE_X35Y108        LUT1 (Prop_lut1_I0_O)        0.307    40.198 r  <hidden>
                         net (fo=1, routed)           0.331    40.529    <hidden>
    SLICE_X35Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.109 r  <hidden>
                         net (fo=1, routed)           0.000    41.109    <hidden>
    SLICE_X35Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.223 r  <hidden>
                         net (fo=1, routed)           0.000    41.223    <hidden>
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.337 r  <hidden>
                         net (fo=1, routed)           0.000    41.337    <hidden>
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.451 r  <hidden>
                         net (fo=1, routed)           0.000    41.451    <hidden>
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.764 r  <hidden>
                         net (fo=52, routed)          1.589    43.353    <hidden>
    SLICE_X33Y110        LUT3 (Prop_lut3_I1_O)        0.306    43.659 r  <hidden>
                         net (fo=1, routed)           0.000    43.659    <hidden>
    SLICE_X33Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.209 r  <hidden>
                         net (fo=1, routed)           0.000    44.209    <hidden>
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  <hidden>
                         net (fo=1, routed)           0.000    44.323    <hidden>
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.437 r  <hidden>
                         net (fo=1, routed)           0.000    44.437    <hidden>
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.750 f  <hidden>
                         net (fo=51, routed)          1.730    46.480    <hidden>
    SLICE_X32Y108        LUT1 (Prop_lut1_I0_O)        0.306    46.786 r  <hidden>
                         net (fo=1, routed)           0.548    47.334    <hidden>
    SLICE_X32Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    47.914 r  <hidden>
                         net (fo=1, routed)           0.000    47.914    <hidden>
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.028 r  <hidden>
                         net (fo=1, routed)           0.000    48.028    <hidden>
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.142 r  <hidden>
                         net (fo=1, routed)           0.000    48.142    <hidden>
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  <hidden>
                         net (fo=1, routed)           0.000    48.256    <hidden>
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.569 f  <hidden>
                         net (fo=50, routed)          1.831    50.400    <hidden>
    SLICE_X29Y107        LUT1 (Prop_lut1_I0_O)        0.306    50.706 r  <hidden>
                         net (fo=1, routed)           0.331    51.037    <hidden>
    SLICE_X29Y108        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.617 r  <hidden>
                         net (fo=1, routed)           0.000    51.617    <hidden>
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.731 r  <hidden>
                         net (fo=1, routed)           0.000    51.731    <hidden>
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.845 r  <hidden>
                         net (fo=1, routed)           0.000    51.845    <hidden>
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.959 r  <hidden>
                         net (fo=1, routed)           0.000    51.959    <hidden>
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.272 f  <hidden>
                         net (fo=49, routed)          1.883    54.155    <hidden>
    SLICE_X29Y101        LUT1 (Prop_lut1_I0_O)        0.306    54.461 r  <hidden>
                         net (fo=1, routed)           0.331    54.792    <hidden>
    SLICE_X29Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.372 r  <hidden>
                         net (fo=1, routed)           0.000    55.372    <hidden>
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.486 r  <hidden>
                         net (fo=1, routed)           0.000    55.486    <hidden>
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.600 r  <hidden>
                         net (fo=1, routed)           0.000    55.600    <hidden>
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.714 r  <hidden>
                         net (fo=1, routed)           0.000    55.714    <hidden>
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.027 f  <hidden>
                         net (fo=41, routed)          1.543    57.569    <hidden>
    SLICE_X13Y103        LUT1 (Prop_lut1_I0_O)        0.306    57.875 r  <hidden>
                         net (fo=1, routed)           0.189    58.065    <hidden>
    SLICE_X12Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    58.660 r  <hidden>
                         net (fo=1, routed)           0.000    58.660    <hidden>
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.777 r  <hidden>
                         net (fo=1, routed)           0.000    58.777    <hidden>
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.894 r  <hidden>
                         net (fo=1, routed)           0.000    58.894    <hidden>
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.011 r  <hidden>
                         net (fo=1, routed)           0.000    59.011    <hidden>
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    59.326 r  <hidden>
                         net (fo=21, routed)          1.940    61.266    <hidden>
    SLICE_X28Y92         LUT2 (Prop_lut2_I0_O)        0.307    61.573 r  <hidden>
                         net (fo=1, routed)           0.000    61.573    <hidden>
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.105 r  <hidden>
                         net (fo=1, routed)           0.000    62.105    <hidden>
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.219 r  <hidden>
                         net (fo=1, routed)           0.000    62.219    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.333 r  <hidden>
                         net (fo=1, routed)           0.000    62.333    <hidden>
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.447 r  <hidden>
                         net (fo=1, routed)           0.000    62.447    <hidden>
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    62.760 r  <hidden>
                         net (fo=2, routed)           1.143    63.902    <hidden>
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.332    64.234 r  <hidden>
                         net (fo=21, routed)          1.388    65.623    <hidden>
    SLICE_X29Y96         LUT3 (Prop_lut3_I1_O)        0.326    65.949 r  <hidden>
                         net (fo=1, routed)           0.000    65.949    <hidden>
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.481 r  <hidden>
                         net (fo=1, routed)           0.000    66.481    <hidden>
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.595 r  <hidden>
                         net (fo=1, routed)           0.000    66.595    <hidden>
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.709 r  <hidden>
                         net (fo=1, routed)           0.000    66.709    <hidden>
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.823 r  <hidden>
                         net (fo=1, routed)           0.001    66.823    <hidden>
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    67.136 r  <hidden>
                         net (fo=2, routed)           0.779    67.915    <hidden>
    SLICE_X30Y97         LUT2 (Prop_lut2_I1_O)        0.306    68.221 r  <hidden>
                         net (fo=1, routed)           0.346    68.566    <hidden>
    SLICE_X28Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    69.146 r  <hidden>
                         net (fo=1, routed)           0.000    69.146    <hidden>
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.260 r  <hidden>
                         net (fo=1, routed)           0.000    69.260    <hidden>
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.374 r  <hidden>
                         net (fo=1, routed)           0.001    69.375    <hidden>
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.489 r  <hidden>
                         net (fo=1, routed)           0.000    69.489    <hidden>
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    69.802 r  <hidden>
                         net (fo=16, routed)          1.483    71.285    converter_x/m_axis_dout_tdata[15]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[27]_P[26])
                                                      4.023    75.308 r  converter_x/GRADOS_INT3/P[26]
                         net (fo=816, routed)        11.334    86.642    converter_x/P[1]
    SLICE_X44Y118        LUT3 (Prop_lut3_I0_O)        0.124    86.766 r  converter_x/SEGMENTS_OBUF[6]_inst_i_387/O
                         net (fo=2, routed)           1.023    87.790    converter_x/SEGMENTS_OBUF[6]_inst_i_387_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    88.370 r  converter_x/SEGMENTS_OBUF[6]_inst_i_218/CO[3]
                         net (fo=1, routed)           0.000    88.370    converter_x/SEGMENTS_OBUF[6]_inst_i_218_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.484 r  converter_x/SEGMENTS_OBUF[6]_inst_i_824/CO[3]
                         net (fo=1, routed)           0.000    88.484    converter_x/SEGMENTS_OBUF[6]_inst_i_824_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.598 r  converter_x/SEGMENTS_OBUF[6]_inst_i_382/CO[3]
                         net (fo=1, routed)           0.000    88.598    converter_x/SEGMENTS_OBUF[6]_inst_i_382_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.712 r  converter_x/SEGMENTS_OBUF[6]_inst_i_215/CO[3]
                         net (fo=1, routed)           0.000    88.712    converter_x/SEGMENTS_OBUF[6]_inst_i_215_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.868 r  converter_x/SEGMENTS_OBUF[6]_inst_i_118/CO[1]
                         net (fo=693, routed)         4.335    93.204    converter_x/CO[0]
    SLICE_X31Y120        LUT2 (Prop_lut2_I0_O)        0.329    93.533 r  converter_x/SEGMENTS_OBUF[6]_inst_i_301/O
                         net (fo=1, routed)           0.000    93.533    converter_x/SEGMENTS_OBUF[6]_inst_i_301_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    93.957 f  converter_x/SEGMENTS_OBUF[6]_inst_i_186/O[1]
                         net (fo=250, routed)         4.558    98.515    converter_x/GRADOS_INT3_1[12]
    SLICE_X44Y135        LUT3 (Prop_lut3_I0_O)        0.303    98.818 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2776/O
                         net (fo=23, routed)          1.944   100.761    converter_x/GRADOS_INT3_26
    SLICE_X30Y126        LUT6 (Prop_lut6_I3_O)        0.124   100.885 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1803/O
                         net (fo=1, routed)           0.000   100.885    converter_x/SEGMENTS_OBUF[6]_inst_i_1803_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   101.265 r  converter_x/SEGMENTS_OBUF[6]_inst_i_902/CO[3]
                         net (fo=1, routed)           0.000   101.265    converter_x/SEGMENTS_OBUF[6]_inst_i_902_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   101.588 r  converter_x/SEGMENTS_OBUF[6]_inst_i_907/O[1]
                         net (fo=2, routed)           0.819   102.407    converter_x/SEGMENTS_OBUF[6]_inst_i_907_n_6
    SLICE_X29Y127        LUT3 (Prop_lut3_I0_O)        0.334   102.741 r  converter_x/SEGMENTS_OBUF[6]_inst_i_887/O
                         net (fo=2, routed)           1.014   103.755    converter_x/SEGMENTS_OBUF[6]_inst_i_887_n_0
    SLICE_X29Y127        LUT4 (Prop_lut4_I0_O)        0.326   104.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_891/O
                         net (fo=1, routed)           0.000   104.081    converter_x/SEGMENTS_OBUF[6]_inst_i_891_n_0
    SLICE_X29Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.631 r  converter_x/SEGMENTS_OBUF[6]_inst_i_438/CO[3]
                         net (fo=1, routed)           0.000   104.631    converter_x/SEGMENTS_OBUF[6]_inst_i_438_n_0
    SLICE_X29Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.745 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1783/CO[3]
                         net (fo=1, routed)           0.000   104.745    converter_x/SEGMENTS_OBUF[6]_inst_i_1783_n_0
    SLICE_X29Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.859 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1854/CO[3]
                         net (fo=1, routed)           0.000   104.859    converter_x/SEGMENTS_OBUF[6]_inst_i_1854_n_0
    SLICE_X29Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   105.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_918/O[0]
                         net (fo=19, routed)          1.680   106.761    converter_x/SEGMENTS_OBUF[6]_inst_i_918_n_7
    SLICE_X33Y134        LUT3 (Prop_lut3_I1_O)        0.327   107.088 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4409/O
                         net (fo=1, routed)           0.477   107.565    converter_x/SEGMENTS_OBUF[6]_inst_i_4409_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715   108.280 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3209/CO[3]
                         net (fo=1, routed)           0.000   108.280    converter_x/SEGMENTS_OBUF[6]_inst_i_3209_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.394 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1853/CO[3]
                         net (fo=1, routed)           0.000   108.394    converter_x/SEGMENTS_OBUF[6]_inst_i_1853_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   108.616 r  converter_x/SEGMENTS_OBUF[6]_inst_i_917/O[0]
                         net (fo=3, routed)           0.968   109.584    converter_x/SEGMENTS_OBUF[6]_inst_i_917_n_7
    SLICE_X35Y133        LUT3 (Prop_lut3_I1_O)        0.327   109.911 r  converter_x/SEGMENTS_OBUF[6]_inst_i_909/O
                         net (fo=1, routed)           0.572   110.483    converter_x/SEGMENTS_OBUF[6]_inst_i_909_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598   111.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_448/CO[3]
                         net (fo=1, routed)           0.000   111.081    converter_x/SEGMENTS_OBUF[6]_inst_i_448_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   111.404 r  converter_x/SEGMENTS_OBUF[6]_inst_i_231/O[1]
                         net (fo=3, routed)           0.803   112.206    converter_x/SEGMENTS_OBUF[6]_inst_i_231_n_6
    SLICE_X39Y132        LUT4 (Prop_lut4_I3_O)        0.335   112.541 r  converter_x/SEGMENTS_OBUF[6]_inst_i_458/O
                         net (fo=1, routed)           0.641   113.182    converter_x/SEGMENTS_OBUF[6]_inst_i_458_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.723   113.905 r  converter_x/SEGMENTS_OBUF[6]_inst_i_233/CO[2]
                         net (fo=54, routed)          2.479   116.385    converter_x/SEGMENTS_OBUF[6]_inst_i_233_n_1
    SLICE_X36Y141        LUT5 (Prop_lut5_I4_O)        0.313   116.698 r  converter_x/SEGMENTS_OBUF[6]_inst_i_884/O
                         net (fo=35, routed)          1.342   118.040    converter_x/SEGMENTS_OBUF[6]_inst_i_884_n_0
    SLICE_X33Y135        LUT6 (Prop_lut6_I1_O)        0.124   118.164 r  converter_x/SEGMENTS_OBUF[6]_inst_i_433/O
                         net (fo=1, routed)           0.798   118.963    converter_x/SEGMENTS_OBUF[6]_inst_i_433_n_0
    SLICE_X31Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   119.619 r  converter_x/SEGMENTS_OBUF[6]_inst_i_225/CO[3]
                         net (fo=1, routed)           0.000   119.619    converter_x/SEGMENTS_OBUF[6]_inst_i_225_n_0
    SLICE_X31Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   119.953 f  converter_x/SEGMENTS_OBUF[6]_inst_i_4469/O[1]
                         net (fo=1, routed)           0.712   120.665    converter_x/split_x/centenas5[6]
    SLICE_X33Y136        LUT6 (Prop_lut6_I0_O)        0.303   120.968 f  converter_x/SEGMENTS_OBUF[6]_inst_i_3288/O
                         net (fo=34, routed)          2.498   123.466    converter_x/SEGMENTS_OBUF[6]_inst_i_3288_n_0
    SLICE_X34Y146        LUT3 (Prop_lut3_I2_O)        0.124   123.590 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4454/O
                         net (fo=2, routed)           0.828   124.418    converter_x/SEGMENTS_OBUF[6]_inst_i_4454_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   124.803 r  converter_x/SEGMENTS_OBUF[6]_inst_i_6084/CO[3]
                         net (fo=1, routed)           0.000   124.803    converter_x/SEGMENTS_OBUF[6]_inst_i_6084_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.917 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5497/CO[3]
                         net (fo=1, routed)           0.000   124.917    converter_x/SEGMENTS_OBUF[6]_inst_i_5497_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.031 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4446/CO[3]
                         net (fo=1, routed)           0.000   125.031    converter_x/SEGMENTS_OBUF[6]_inst_i_4446_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.145 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3249/CO[3]
                         net (fo=1, routed)           0.000   125.145    converter_x/SEGMENTS_OBUF[6]_inst_i_3249_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.259 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1894/CO[3]
                         net (fo=1, routed)           0.000   125.259    converter_x/SEGMENTS_OBUF[6]_inst_i_1894_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   125.481 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3293/O[0]
                         net (fo=3, routed)           0.966   126.447    converter_x/SEGMENTS_OBUF[6]_inst_i_3293_n_7
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.299   126.746 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1911/O
                         net (fo=1, routed)           0.536   127.281    converter_x/SEGMENTS_OBUF[6]_inst_i_1911_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596   127.877 r  converter_x/SEGMENTS_OBUF[6]_inst_i_944/O[3]
                         net (fo=3, routed)           0.651   128.528    converter_x/SEGMENTS_OBUF[6]_inst_i_944_n_4
    SLICE_X36Y144        LUT3 (Prop_lut3_I1_O)        0.306   128.834 r  converter_x/SEGMENTS_OBUF[6]_inst_i_949/O
                         net (fo=2, routed)           0.737   129.571    converter_x/SEGMENTS_OBUF[6]_inst_i_949_n_0
    SLICE_X35Y142        LUT5 (Prop_lut5_I4_O)        0.153   129.724 r  converter_x/SEGMENTS_OBUF[6]_inst_i_469/O
                         net (fo=2, routed)           0.758   130.482    converter_x/SEGMENTS_OBUF[6]_inst_i_469_n_0
    SLICE_X34Y143        LUT6 (Prop_lut6_I0_O)        0.327   130.809 r  converter_x/SEGMENTS_OBUF[6]_inst_i_473/O
                         net (fo=1, routed)           0.000   130.809    converter_x/SEGMENTS_OBUF[6]_inst_i_473_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   131.189 r  converter_x/SEGMENTS_OBUF[6]_inst_i_236/CO[3]
                         net (fo=1, routed)           0.000   131.189    converter_x/SEGMENTS_OBUF[6]_inst_i_236_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   131.512 r  converter_x/SEGMENTS_OBUF[6]_inst_i_464/O[1]
                         net (fo=2, routed)           0.821   132.333    converter_x/SEGMENTS_OBUF[6]_inst_i_464_n_6
    SLICE_X35Y143        LUT2 (Prop_lut2_I0_O)        0.306   132.639 r  converter_x/SEGMENTS_OBUF[6]_inst_i_466/O
                         net (fo=1, routed)           0.000   132.639    converter_x/SEGMENTS_OBUF[6]_inst_i_466_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   132.866 r  converter_x/SEGMENTS_OBUF[6]_inst_i_235/O[1]
                         net (fo=1, routed)           0.647   133.513    converter_x/SEGMENTS_OBUF[6]_inst_i_235_n_6
    SLICE_X36Y142        LUT2 (Prop_lut2_I1_O)        0.303   133.816 r  converter_x/SEGMENTS_OBUF[6]_inst_i_139/O
                         net (fo=1, routed)           0.000   133.816    converter_x/SEGMENTS_OBUF[6]_inst_i_139_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   134.217 r  converter_x/SEGMENTS_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000   134.217    converter_x/SEGMENTS_OBUF[6]_inst_i_69_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   134.439 r  converter_x/SEGMENTS_OBUF[6]_inst_i_94/O[0]
                         net (fo=3, routed)           1.370   135.809    converter_x/SEGMENTS_OBUF[6]_inst_i_94_n_7
    SLICE_X54Y140        LUT6 (Prop_lut6_I4_O)        0.299   136.108 f  converter_x/SEGMENTS_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000   136.108    fsm_inst/centenas[0]
    SLICE_X54Y140        MUXF7 (Prop_muxf7_I0_O)      0.241   136.349 f  fsm_inst/SEGMENTS_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.000   136.349    fsm_inst/SEGMENTS_OBUF[6]_inst_i_39_n_0
    SLICE_X54Y140        MUXF8 (Prop_muxf8_I0_O)      0.098   136.447 f  fsm_inst/SEGMENTS_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.957   137.403    RingCount/SEGMENTS_OBUF[2]_inst_i_1_2
    SLICE_X54Y136        LUT5 (Prop_lut5_I2_O)        0.319   137.722 f  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.005   138.728    RingCount/sel0[1]
    SLICE_X55Y135        LUT4 (Prop_lut4_I1_O)        0.124   138.852 r  RingCount/SEGMENTS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.601   143.452    SEGMENTS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534   146.986 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000   146.986    SEGMENTS[2]
    P15                                                               r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        141.570ns  (logic 51.422ns (36.323%)  route 90.148ns (63.677%))
  Logic Levels:           160  (CARRY4=115 DSP48E1=1 LUT1=10 LUT2=6 LUT3=12 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.626     5.228    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X32Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  Accelerometer/ADXL_Control/ACCEL_X_reg[11]/Q
                         net (fo=32, routed)          1.669     7.353    <hidden>
    SLICE_X35Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.879 r  <hidden>
                         net (fo=1, routed)           0.000     7.879    <hidden>
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  <hidden>
                         net (fo=1, routed)           0.000     7.993    <hidden>
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  <hidden>
                         net (fo=1, routed)           0.000     8.107    <hidden>
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  <hidden>
                         net (fo=1, routed)           0.000     8.221    <hidden>
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.443 r  <hidden>
                         net (fo=57, routed)          2.109    10.553    <hidden>
    SLICE_X32Y101        LUT4 (Prop_lut4_I2_O)        0.329    10.882 r  <hidden>
                         net (fo=1, routed)           0.993    11.875    <hidden>
    SLICE_X31Y105        LUT2 (Prop_lut2_I1_O)        0.327    12.202 r  <hidden>
                         net (fo=1, routed)           0.000    12.202    <hidden>
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.752 r  <hidden>
                         net (fo=1, routed)           0.000    12.752    <hidden>
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.065 f  <hidden>
                         net (fo=51, routed)          1.893    14.957    <hidden>
    SLICE_X34Y99         LUT1 (Prop_lut1_I0_O)        0.330    15.287 r  <hidden>
                         net (fo=1, routed)           0.783    16.071    <hidden>
    SLICE_X33Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    16.855 r  <hidden>
                         net (fo=1, routed)           0.000    16.855    <hidden>
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  <hidden>
                         net (fo=1, routed)           0.000    16.969    <hidden>
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  <hidden>
                         net (fo=1, routed)           0.000    17.083    <hidden>
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  <hidden>
                         net (fo=1, routed)           0.000    17.197    <hidden>
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.510 f  <hidden>
                         net (fo=59, routed)          1.568    19.078    <hidden>
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.306    19.384 r  <hidden>
                         net (fo=1, routed)           0.331    19.715    <hidden>
    SLICE_X37Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.295 r  <hidden>
                         net (fo=1, routed)           0.000    20.295    <hidden>
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.409 r  <hidden>
                         net (fo=1, routed)           0.000    20.409    <hidden>
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.523 r  <hidden>
                         net (fo=1, routed)           0.000    20.523    <hidden>
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.637 r  <hidden>
                         net (fo=1, routed)           0.000    20.637    <hidden>
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.950 f  <hidden>
                         net (fo=58, routed)          1.606    22.556    <hidden>
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.306    22.862 r  <hidden>
                         net (fo=1, routed)           0.332    23.194    <hidden>
    SLICE_X38Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.789 r  <hidden>
                         net (fo=1, routed)           0.000    23.789    <hidden>
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.906 r  <hidden>
                         net (fo=1, routed)           0.000    23.906    <hidden>
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.023 r  <hidden>
                         net (fo=1, routed)           0.000    24.023    <hidden>
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.140 r  <hidden>
                         net (fo=1, routed)           0.000    24.140    <hidden>
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.455 r  <hidden>
                         net (fo=57, routed)          1.857    26.312    <hidden>
    SLICE_X41Y104        LUT3 (Prop_lut3_I1_O)        0.307    26.619 r  <hidden>
                         net (fo=1, routed)           0.000    26.619    <hidden>
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.169 r  <hidden>
                         net (fo=1, routed)           0.000    27.169    <hidden>
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.283 r  <hidden>
                         net (fo=1, routed)           0.000    27.283    <hidden>
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.397 r  <hidden>
                         net (fo=1, routed)           0.000    27.397    <hidden>
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.511 r  <hidden>
                         net (fo=1, routed)           0.000    27.511    <hidden>
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.824 f  <hidden>
                         net (fo=56, routed)          1.586    29.410    <hidden>
    SLICE_X40Y103        LUT1 (Prop_lut1_I0_O)        0.306    29.716 r  <hidden>
                         net (fo=1, routed)           0.648    30.364    <hidden>
    SLICE_X40Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.944 r  <hidden>
                         net (fo=1, routed)           0.000    30.944    <hidden>
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.058 r  <hidden>
                         net (fo=1, routed)           0.000    31.058    <hidden>
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  <hidden>
                         net (fo=1, routed)           0.000    31.172    <hidden>
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  <hidden>
                         net (fo=1, routed)           0.000    31.286    <hidden>
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.599 r  <hidden>
                         net (fo=55, routed)          1.966    33.565    <hidden>
    SLICE_X40Y112        LUT3 (Prop_lut3_I1_O)        0.306    33.871 r  <hidden>
                         net (fo=1, routed)           0.000    33.871    <hidden>
    SLICE_X40Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.272 r  <hidden>
                         net (fo=1, routed)           0.000    34.272    <hidden>
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.585 f  <hidden>
                         net (fo=54, routed)          1.572    36.157    <hidden>
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.306    36.463 r  <hidden>
                         net (fo=1, routed)           0.474    36.937    <hidden>
    SLICE_X42Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.532 r  <hidden>
                         net (fo=1, routed)           0.000    37.532    <hidden>
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.649 r  <hidden>
                         net (fo=1, routed)           0.000    37.649    <hidden>
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.766 r  <hidden>
                         net (fo=1, routed)           0.000    37.766    <hidden>
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.883 r  <hidden>
                         net (fo=1, routed)           0.000    37.883    <hidden>
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.198 f  <hidden>
                         net (fo=53, routed)          1.693    39.891    <hidden>
    SLICE_X35Y108        LUT1 (Prop_lut1_I0_O)        0.307    40.198 r  <hidden>
                         net (fo=1, routed)           0.331    40.529    <hidden>
    SLICE_X35Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.109 r  <hidden>
                         net (fo=1, routed)           0.000    41.109    <hidden>
    SLICE_X35Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.223 r  <hidden>
                         net (fo=1, routed)           0.000    41.223    <hidden>
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.337 r  <hidden>
                         net (fo=1, routed)           0.000    41.337    <hidden>
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.451 r  <hidden>
                         net (fo=1, routed)           0.000    41.451    <hidden>
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.764 r  <hidden>
                         net (fo=52, routed)          1.589    43.353    <hidden>
    SLICE_X33Y110        LUT3 (Prop_lut3_I1_O)        0.306    43.659 r  <hidden>
                         net (fo=1, routed)           0.000    43.659    <hidden>
    SLICE_X33Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.209 r  <hidden>
                         net (fo=1, routed)           0.000    44.209    <hidden>
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  <hidden>
                         net (fo=1, routed)           0.000    44.323    <hidden>
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.437 r  <hidden>
                         net (fo=1, routed)           0.000    44.437    <hidden>
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.750 f  <hidden>
                         net (fo=51, routed)          1.730    46.480    <hidden>
    SLICE_X32Y108        LUT1 (Prop_lut1_I0_O)        0.306    46.786 r  <hidden>
                         net (fo=1, routed)           0.548    47.334    <hidden>
    SLICE_X32Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    47.914 r  <hidden>
                         net (fo=1, routed)           0.000    47.914    <hidden>
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.028 r  <hidden>
                         net (fo=1, routed)           0.000    48.028    <hidden>
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.142 r  <hidden>
                         net (fo=1, routed)           0.000    48.142    <hidden>
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  <hidden>
                         net (fo=1, routed)           0.000    48.256    <hidden>
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.569 f  <hidden>
                         net (fo=50, routed)          1.831    50.400    <hidden>
    SLICE_X29Y107        LUT1 (Prop_lut1_I0_O)        0.306    50.706 r  <hidden>
                         net (fo=1, routed)           0.331    51.037    <hidden>
    SLICE_X29Y108        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.617 r  <hidden>
                         net (fo=1, routed)           0.000    51.617    <hidden>
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.731 r  <hidden>
                         net (fo=1, routed)           0.000    51.731    <hidden>
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.845 r  <hidden>
                         net (fo=1, routed)           0.000    51.845    <hidden>
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.959 r  <hidden>
                         net (fo=1, routed)           0.000    51.959    <hidden>
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.272 f  <hidden>
                         net (fo=49, routed)          1.883    54.155    <hidden>
    SLICE_X29Y101        LUT1 (Prop_lut1_I0_O)        0.306    54.461 r  <hidden>
                         net (fo=1, routed)           0.331    54.792    <hidden>
    SLICE_X29Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.372 r  <hidden>
                         net (fo=1, routed)           0.000    55.372    <hidden>
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.486 r  <hidden>
                         net (fo=1, routed)           0.000    55.486    <hidden>
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.600 r  <hidden>
                         net (fo=1, routed)           0.000    55.600    <hidden>
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.714 r  <hidden>
                         net (fo=1, routed)           0.000    55.714    <hidden>
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.027 f  <hidden>
                         net (fo=41, routed)          1.543    57.569    <hidden>
    SLICE_X13Y103        LUT1 (Prop_lut1_I0_O)        0.306    57.875 r  <hidden>
                         net (fo=1, routed)           0.189    58.065    <hidden>
    SLICE_X12Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    58.660 r  <hidden>
                         net (fo=1, routed)           0.000    58.660    <hidden>
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.777 r  <hidden>
                         net (fo=1, routed)           0.000    58.777    <hidden>
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.894 r  <hidden>
                         net (fo=1, routed)           0.000    58.894    <hidden>
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.011 r  <hidden>
                         net (fo=1, routed)           0.000    59.011    <hidden>
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    59.326 r  <hidden>
                         net (fo=21, routed)          1.940    61.266    <hidden>
    SLICE_X28Y92         LUT2 (Prop_lut2_I0_O)        0.307    61.573 r  <hidden>
                         net (fo=1, routed)           0.000    61.573    <hidden>
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.105 r  <hidden>
                         net (fo=1, routed)           0.000    62.105    <hidden>
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.219 r  <hidden>
                         net (fo=1, routed)           0.000    62.219    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.333 r  <hidden>
                         net (fo=1, routed)           0.000    62.333    <hidden>
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.447 r  <hidden>
                         net (fo=1, routed)           0.000    62.447    <hidden>
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    62.760 r  <hidden>
                         net (fo=2, routed)           1.143    63.902    <hidden>
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.332    64.234 r  <hidden>
                         net (fo=21, routed)          1.388    65.623    <hidden>
    SLICE_X29Y96         LUT3 (Prop_lut3_I1_O)        0.326    65.949 r  <hidden>
                         net (fo=1, routed)           0.000    65.949    <hidden>
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.481 r  <hidden>
                         net (fo=1, routed)           0.000    66.481    <hidden>
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.595 r  <hidden>
                         net (fo=1, routed)           0.000    66.595    <hidden>
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.709 r  <hidden>
                         net (fo=1, routed)           0.000    66.709    <hidden>
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.823 r  <hidden>
                         net (fo=1, routed)           0.001    66.823    <hidden>
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    67.136 r  <hidden>
                         net (fo=2, routed)           0.779    67.915    <hidden>
    SLICE_X30Y97         LUT2 (Prop_lut2_I1_O)        0.306    68.221 r  <hidden>
                         net (fo=1, routed)           0.346    68.566    <hidden>
    SLICE_X28Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    69.146 r  <hidden>
                         net (fo=1, routed)           0.000    69.146    <hidden>
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.260 r  <hidden>
                         net (fo=1, routed)           0.000    69.260    <hidden>
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.374 r  <hidden>
                         net (fo=1, routed)           0.001    69.375    <hidden>
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.489 r  <hidden>
                         net (fo=1, routed)           0.000    69.489    <hidden>
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    69.802 r  <hidden>
                         net (fo=16, routed)          1.483    71.285    converter_x/m_axis_dout_tdata[15]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[27]_P[26])
                                                      4.023    75.308 r  converter_x/GRADOS_INT3/P[26]
                         net (fo=816, routed)        11.334    86.642    converter_x/P[1]
    SLICE_X44Y118        LUT3 (Prop_lut3_I0_O)        0.124    86.766 r  converter_x/SEGMENTS_OBUF[6]_inst_i_387/O
                         net (fo=2, routed)           1.023    87.790    converter_x/SEGMENTS_OBUF[6]_inst_i_387_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    88.370 r  converter_x/SEGMENTS_OBUF[6]_inst_i_218/CO[3]
                         net (fo=1, routed)           0.000    88.370    converter_x/SEGMENTS_OBUF[6]_inst_i_218_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.484 r  converter_x/SEGMENTS_OBUF[6]_inst_i_824/CO[3]
                         net (fo=1, routed)           0.000    88.484    converter_x/SEGMENTS_OBUF[6]_inst_i_824_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.598 r  converter_x/SEGMENTS_OBUF[6]_inst_i_382/CO[3]
                         net (fo=1, routed)           0.000    88.598    converter_x/SEGMENTS_OBUF[6]_inst_i_382_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.712 r  converter_x/SEGMENTS_OBUF[6]_inst_i_215/CO[3]
                         net (fo=1, routed)           0.000    88.712    converter_x/SEGMENTS_OBUF[6]_inst_i_215_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.868 r  converter_x/SEGMENTS_OBUF[6]_inst_i_118/CO[1]
                         net (fo=693, routed)         4.335    93.204    converter_x/CO[0]
    SLICE_X31Y120        LUT2 (Prop_lut2_I0_O)        0.329    93.533 r  converter_x/SEGMENTS_OBUF[6]_inst_i_301/O
                         net (fo=1, routed)           0.000    93.533    converter_x/SEGMENTS_OBUF[6]_inst_i_301_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    93.957 f  converter_x/SEGMENTS_OBUF[6]_inst_i_186/O[1]
                         net (fo=250, routed)         4.558    98.515    converter_x/GRADOS_INT3_1[12]
    SLICE_X44Y135        LUT3 (Prop_lut3_I0_O)        0.303    98.818 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2776/O
                         net (fo=23, routed)          1.944   100.761    converter_x/GRADOS_INT3_26
    SLICE_X30Y126        LUT6 (Prop_lut6_I3_O)        0.124   100.885 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1803/O
                         net (fo=1, routed)           0.000   100.885    converter_x/SEGMENTS_OBUF[6]_inst_i_1803_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   101.265 r  converter_x/SEGMENTS_OBUF[6]_inst_i_902/CO[3]
                         net (fo=1, routed)           0.000   101.265    converter_x/SEGMENTS_OBUF[6]_inst_i_902_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   101.588 r  converter_x/SEGMENTS_OBUF[6]_inst_i_907/O[1]
                         net (fo=2, routed)           0.819   102.407    converter_x/SEGMENTS_OBUF[6]_inst_i_907_n_6
    SLICE_X29Y127        LUT3 (Prop_lut3_I0_O)        0.334   102.741 r  converter_x/SEGMENTS_OBUF[6]_inst_i_887/O
                         net (fo=2, routed)           1.014   103.755    converter_x/SEGMENTS_OBUF[6]_inst_i_887_n_0
    SLICE_X29Y127        LUT4 (Prop_lut4_I0_O)        0.326   104.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_891/O
                         net (fo=1, routed)           0.000   104.081    converter_x/SEGMENTS_OBUF[6]_inst_i_891_n_0
    SLICE_X29Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.631 r  converter_x/SEGMENTS_OBUF[6]_inst_i_438/CO[3]
                         net (fo=1, routed)           0.000   104.631    converter_x/SEGMENTS_OBUF[6]_inst_i_438_n_0
    SLICE_X29Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.745 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1783/CO[3]
                         net (fo=1, routed)           0.000   104.745    converter_x/SEGMENTS_OBUF[6]_inst_i_1783_n_0
    SLICE_X29Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.859 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1854/CO[3]
                         net (fo=1, routed)           0.000   104.859    converter_x/SEGMENTS_OBUF[6]_inst_i_1854_n_0
    SLICE_X29Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   105.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_918/O[0]
                         net (fo=19, routed)          1.680   106.761    converter_x/SEGMENTS_OBUF[6]_inst_i_918_n_7
    SLICE_X33Y134        LUT3 (Prop_lut3_I1_O)        0.327   107.088 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4409/O
                         net (fo=1, routed)           0.477   107.565    converter_x/SEGMENTS_OBUF[6]_inst_i_4409_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715   108.280 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3209/CO[3]
                         net (fo=1, routed)           0.000   108.280    converter_x/SEGMENTS_OBUF[6]_inst_i_3209_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.394 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1853/CO[3]
                         net (fo=1, routed)           0.000   108.394    converter_x/SEGMENTS_OBUF[6]_inst_i_1853_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   108.616 r  converter_x/SEGMENTS_OBUF[6]_inst_i_917/O[0]
                         net (fo=3, routed)           0.968   109.584    converter_x/SEGMENTS_OBUF[6]_inst_i_917_n_7
    SLICE_X35Y133        LUT3 (Prop_lut3_I1_O)        0.327   109.911 r  converter_x/SEGMENTS_OBUF[6]_inst_i_909/O
                         net (fo=1, routed)           0.572   110.483    converter_x/SEGMENTS_OBUF[6]_inst_i_909_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598   111.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_448/CO[3]
                         net (fo=1, routed)           0.000   111.081    converter_x/SEGMENTS_OBUF[6]_inst_i_448_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   111.404 r  converter_x/SEGMENTS_OBUF[6]_inst_i_231/O[1]
                         net (fo=3, routed)           0.803   112.206    converter_x/SEGMENTS_OBUF[6]_inst_i_231_n_6
    SLICE_X39Y132        LUT4 (Prop_lut4_I3_O)        0.335   112.541 r  converter_x/SEGMENTS_OBUF[6]_inst_i_458/O
                         net (fo=1, routed)           0.641   113.182    converter_x/SEGMENTS_OBUF[6]_inst_i_458_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.723   113.905 r  converter_x/SEGMENTS_OBUF[6]_inst_i_233/CO[2]
                         net (fo=54, routed)          2.479   116.385    converter_x/SEGMENTS_OBUF[6]_inst_i_233_n_1
    SLICE_X36Y141        LUT5 (Prop_lut5_I4_O)        0.313   116.698 r  converter_x/SEGMENTS_OBUF[6]_inst_i_884/O
                         net (fo=35, routed)          1.342   118.040    converter_x/SEGMENTS_OBUF[6]_inst_i_884_n_0
    SLICE_X33Y135        LUT6 (Prop_lut6_I1_O)        0.124   118.164 r  converter_x/SEGMENTS_OBUF[6]_inst_i_433/O
                         net (fo=1, routed)           0.798   118.963    converter_x/SEGMENTS_OBUF[6]_inst_i_433_n_0
    SLICE_X31Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   119.619 r  converter_x/SEGMENTS_OBUF[6]_inst_i_225/CO[3]
                         net (fo=1, routed)           0.000   119.619    converter_x/SEGMENTS_OBUF[6]_inst_i_225_n_0
    SLICE_X31Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   119.953 f  converter_x/SEGMENTS_OBUF[6]_inst_i_4469/O[1]
                         net (fo=1, routed)           0.712   120.665    converter_x/split_x/centenas5[6]
    SLICE_X33Y136        LUT6 (Prop_lut6_I0_O)        0.303   120.968 f  converter_x/SEGMENTS_OBUF[6]_inst_i_3288/O
                         net (fo=34, routed)          2.498   123.466    converter_x/SEGMENTS_OBUF[6]_inst_i_3288_n_0
    SLICE_X34Y146        LUT3 (Prop_lut3_I2_O)        0.124   123.590 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4454/O
                         net (fo=2, routed)           0.828   124.418    converter_x/SEGMENTS_OBUF[6]_inst_i_4454_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   124.803 r  converter_x/SEGMENTS_OBUF[6]_inst_i_6084/CO[3]
                         net (fo=1, routed)           0.000   124.803    converter_x/SEGMENTS_OBUF[6]_inst_i_6084_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.917 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5497/CO[3]
                         net (fo=1, routed)           0.000   124.917    converter_x/SEGMENTS_OBUF[6]_inst_i_5497_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.031 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4446/CO[3]
                         net (fo=1, routed)           0.000   125.031    converter_x/SEGMENTS_OBUF[6]_inst_i_4446_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.145 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3249/CO[3]
                         net (fo=1, routed)           0.000   125.145    converter_x/SEGMENTS_OBUF[6]_inst_i_3249_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.259 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1894/CO[3]
                         net (fo=1, routed)           0.000   125.259    converter_x/SEGMENTS_OBUF[6]_inst_i_1894_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   125.481 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3293/O[0]
                         net (fo=3, routed)           0.966   126.447    converter_x/SEGMENTS_OBUF[6]_inst_i_3293_n_7
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.299   126.746 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1911/O
                         net (fo=1, routed)           0.536   127.281    converter_x/SEGMENTS_OBUF[6]_inst_i_1911_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596   127.877 r  converter_x/SEGMENTS_OBUF[6]_inst_i_944/O[3]
                         net (fo=3, routed)           0.651   128.528    converter_x/SEGMENTS_OBUF[6]_inst_i_944_n_4
    SLICE_X36Y144        LUT3 (Prop_lut3_I1_O)        0.306   128.834 r  converter_x/SEGMENTS_OBUF[6]_inst_i_949/O
                         net (fo=2, routed)           0.737   129.571    converter_x/SEGMENTS_OBUF[6]_inst_i_949_n_0
    SLICE_X35Y142        LUT5 (Prop_lut5_I4_O)        0.153   129.724 r  converter_x/SEGMENTS_OBUF[6]_inst_i_469/O
                         net (fo=2, routed)           0.758   130.482    converter_x/SEGMENTS_OBUF[6]_inst_i_469_n_0
    SLICE_X34Y143        LUT6 (Prop_lut6_I0_O)        0.327   130.809 r  converter_x/SEGMENTS_OBUF[6]_inst_i_473/O
                         net (fo=1, routed)           0.000   130.809    converter_x/SEGMENTS_OBUF[6]_inst_i_473_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   131.189 r  converter_x/SEGMENTS_OBUF[6]_inst_i_236/CO[3]
                         net (fo=1, routed)           0.000   131.189    converter_x/SEGMENTS_OBUF[6]_inst_i_236_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   131.512 r  converter_x/SEGMENTS_OBUF[6]_inst_i_464/O[1]
                         net (fo=2, routed)           0.821   132.333    converter_x/SEGMENTS_OBUF[6]_inst_i_464_n_6
    SLICE_X35Y143        LUT2 (Prop_lut2_I0_O)        0.306   132.639 r  converter_x/SEGMENTS_OBUF[6]_inst_i_466/O
                         net (fo=1, routed)           0.000   132.639    converter_x/SEGMENTS_OBUF[6]_inst_i_466_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   132.866 r  converter_x/SEGMENTS_OBUF[6]_inst_i_235/O[1]
                         net (fo=1, routed)           0.647   133.513    converter_x/SEGMENTS_OBUF[6]_inst_i_235_n_6
    SLICE_X36Y142        LUT2 (Prop_lut2_I1_O)        0.303   133.816 r  converter_x/SEGMENTS_OBUF[6]_inst_i_139/O
                         net (fo=1, routed)           0.000   133.816    converter_x/SEGMENTS_OBUF[6]_inst_i_139_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   134.217 r  converter_x/SEGMENTS_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000   134.217    converter_x/SEGMENTS_OBUF[6]_inst_i_69_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   134.439 r  converter_x/SEGMENTS_OBUF[6]_inst_i_94/O[0]
                         net (fo=3, routed)           1.370   135.809    converter_x/SEGMENTS_OBUF[6]_inst_i_94_n_7
    SLICE_X54Y140        LUT6 (Prop_lut6_I4_O)        0.299   136.108 r  converter_x/SEGMENTS_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000   136.108    fsm_inst/centenas[0]
    SLICE_X54Y140        MUXF7 (Prop_muxf7_I0_O)      0.241   136.349 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.000   136.349    fsm_inst/SEGMENTS_OBUF[6]_inst_i_39_n_0
    SLICE_X54Y140        MUXF8 (Prop_muxf8_I0_O)      0.098   136.447 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.957   137.403    RingCount/SEGMENTS_OBUF[2]_inst_i_1_2
    SLICE_X54Y136        LUT5 (Prop_lut5_I2_O)        0.319   137.722 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.193   138.915    RingCount/sel0[1]
    SLICE_X56Y134        LUT4 (Prop_lut4_I3_O)        0.124   139.039 r  RingCount/SEGMENTS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.222   143.261    SEGMENTS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537   146.798 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000   146.798    SEGMENTS[0]
    L18                                                               r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        141.276ns  (logic 51.608ns (36.530%)  route 89.668ns (63.470%))
  Logic Levels:           160  (CARRY4=115 DSP48E1=1 LUT1=10 LUT2=6 LUT3=12 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.626     5.228    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X32Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  Accelerometer/ADXL_Control/ACCEL_X_reg[11]/Q
                         net (fo=32, routed)          1.669     7.353    <hidden>
    SLICE_X35Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.879 r  <hidden>
                         net (fo=1, routed)           0.000     7.879    <hidden>
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  <hidden>
                         net (fo=1, routed)           0.000     7.993    <hidden>
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  <hidden>
                         net (fo=1, routed)           0.000     8.107    <hidden>
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  <hidden>
                         net (fo=1, routed)           0.000     8.221    <hidden>
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.443 r  <hidden>
                         net (fo=57, routed)          2.109    10.553    <hidden>
    SLICE_X32Y101        LUT4 (Prop_lut4_I2_O)        0.329    10.882 r  <hidden>
                         net (fo=1, routed)           0.993    11.875    <hidden>
    SLICE_X31Y105        LUT2 (Prop_lut2_I1_O)        0.327    12.202 r  <hidden>
                         net (fo=1, routed)           0.000    12.202    <hidden>
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.752 r  <hidden>
                         net (fo=1, routed)           0.000    12.752    <hidden>
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.065 f  <hidden>
                         net (fo=51, routed)          1.893    14.957    <hidden>
    SLICE_X34Y99         LUT1 (Prop_lut1_I0_O)        0.330    15.287 r  <hidden>
                         net (fo=1, routed)           0.783    16.071    <hidden>
    SLICE_X33Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    16.855 r  <hidden>
                         net (fo=1, routed)           0.000    16.855    <hidden>
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  <hidden>
                         net (fo=1, routed)           0.000    16.969    <hidden>
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  <hidden>
                         net (fo=1, routed)           0.000    17.083    <hidden>
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  <hidden>
                         net (fo=1, routed)           0.000    17.197    <hidden>
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.510 f  <hidden>
                         net (fo=59, routed)          1.568    19.078    <hidden>
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.306    19.384 r  <hidden>
                         net (fo=1, routed)           0.331    19.715    <hidden>
    SLICE_X37Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.295 r  <hidden>
                         net (fo=1, routed)           0.000    20.295    <hidden>
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.409 r  <hidden>
                         net (fo=1, routed)           0.000    20.409    <hidden>
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.523 r  <hidden>
                         net (fo=1, routed)           0.000    20.523    <hidden>
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.637 r  <hidden>
                         net (fo=1, routed)           0.000    20.637    <hidden>
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.950 f  <hidden>
                         net (fo=58, routed)          1.606    22.556    <hidden>
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.306    22.862 r  <hidden>
                         net (fo=1, routed)           0.332    23.194    <hidden>
    SLICE_X38Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.789 r  <hidden>
                         net (fo=1, routed)           0.000    23.789    <hidden>
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.906 r  <hidden>
                         net (fo=1, routed)           0.000    23.906    <hidden>
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.023 r  <hidden>
                         net (fo=1, routed)           0.000    24.023    <hidden>
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.140 r  <hidden>
                         net (fo=1, routed)           0.000    24.140    <hidden>
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.455 r  <hidden>
                         net (fo=57, routed)          1.857    26.312    <hidden>
    SLICE_X41Y104        LUT3 (Prop_lut3_I1_O)        0.307    26.619 r  <hidden>
                         net (fo=1, routed)           0.000    26.619    <hidden>
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.169 r  <hidden>
                         net (fo=1, routed)           0.000    27.169    <hidden>
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.283 r  <hidden>
                         net (fo=1, routed)           0.000    27.283    <hidden>
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.397 r  <hidden>
                         net (fo=1, routed)           0.000    27.397    <hidden>
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.511 r  <hidden>
                         net (fo=1, routed)           0.000    27.511    <hidden>
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.824 f  <hidden>
                         net (fo=56, routed)          1.586    29.410    <hidden>
    SLICE_X40Y103        LUT1 (Prop_lut1_I0_O)        0.306    29.716 r  <hidden>
                         net (fo=1, routed)           0.648    30.364    <hidden>
    SLICE_X40Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.944 r  <hidden>
                         net (fo=1, routed)           0.000    30.944    <hidden>
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.058 r  <hidden>
                         net (fo=1, routed)           0.000    31.058    <hidden>
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  <hidden>
                         net (fo=1, routed)           0.000    31.172    <hidden>
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  <hidden>
                         net (fo=1, routed)           0.000    31.286    <hidden>
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.599 r  <hidden>
                         net (fo=55, routed)          1.966    33.565    <hidden>
    SLICE_X40Y112        LUT3 (Prop_lut3_I1_O)        0.306    33.871 r  <hidden>
                         net (fo=1, routed)           0.000    33.871    <hidden>
    SLICE_X40Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.272 r  <hidden>
                         net (fo=1, routed)           0.000    34.272    <hidden>
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.585 f  <hidden>
                         net (fo=54, routed)          1.572    36.157    <hidden>
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.306    36.463 r  <hidden>
                         net (fo=1, routed)           0.474    36.937    <hidden>
    SLICE_X42Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.532 r  <hidden>
                         net (fo=1, routed)           0.000    37.532    <hidden>
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.649 r  <hidden>
                         net (fo=1, routed)           0.000    37.649    <hidden>
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.766 r  <hidden>
                         net (fo=1, routed)           0.000    37.766    <hidden>
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.883 r  <hidden>
                         net (fo=1, routed)           0.000    37.883    <hidden>
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.198 f  <hidden>
                         net (fo=53, routed)          1.693    39.891    <hidden>
    SLICE_X35Y108        LUT1 (Prop_lut1_I0_O)        0.307    40.198 r  <hidden>
                         net (fo=1, routed)           0.331    40.529    <hidden>
    SLICE_X35Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.109 r  <hidden>
                         net (fo=1, routed)           0.000    41.109    <hidden>
    SLICE_X35Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.223 r  <hidden>
                         net (fo=1, routed)           0.000    41.223    <hidden>
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.337 r  <hidden>
                         net (fo=1, routed)           0.000    41.337    <hidden>
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.451 r  <hidden>
                         net (fo=1, routed)           0.000    41.451    <hidden>
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.764 r  <hidden>
                         net (fo=52, routed)          1.589    43.353    <hidden>
    SLICE_X33Y110        LUT3 (Prop_lut3_I1_O)        0.306    43.659 r  <hidden>
                         net (fo=1, routed)           0.000    43.659    <hidden>
    SLICE_X33Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.209 r  <hidden>
                         net (fo=1, routed)           0.000    44.209    <hidden>
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  <hidden>
                         net (fo=1, routed)           0.000    44.323    <hidden>
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.437 r  <hidden>
                         net (fo=1, routed)           0.000    44.437    <hidden>
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.750 f  <hidden>
                         net (fo=51, routed)          1.730    46.480    <hidden>
    SLICE_X32Y108        LUT1 (Prop_lut1_I0_O)        0.306    46.786 r  <hidden>
                         net (fo=1, routed)           0.548    47.334    <hidden>
    SLICE_X32Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    47.914 r  <hidden>
                         net (fo=1, routed)           0.000    47.914    <hidden>
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.028 r  <hidden>
                         net (fo=1, routed)           0.000    48.028    <hidden>
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.142 r  <hidden>
                         net (fo=1, routed)           0.000    48.142    <hidden>
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  <hidden>
                         net (fo=1, routed)           0.000    48.256    <hidden>
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.569 f  <hidden>
                         net (fo=50, routed)          1.831    50.400    <hidden>
    SLICE_X29Y107        LUT1 (Prop_lut1_I0_O)        0.306    50.706 r  <hidden>
                         net (fo=1, routed)           0.331    51.037    <hidden>
    SLICE_X29Y108        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.617 r  <hidden>
                         net (fo=1, routed)           0.000    51.617    <hidden>
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.731 r  <hidden>
                         net (fo=1, routed)           0.000    51.731    <hidden>
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.845 r  <hidden>
                         net (fo=1, routed)           0.000    51.845    <hidden>
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.959 r  <hidden>
                         net (fo=1, routed)           0.000    51.959    <hidden>
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.272 f  <hidden>
                         net (fo=49, routed)          1.883    54.155    <hidden>
    SLICE_X29Y101        LUT1 (Prop_lut1_I0_O)        0.306    54.461 r  <hidden>
                         net (fo=1, routed)           0.331    54.792    <hidden>
    SLICE_X29Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.372 r  <hidden>
                         net (fo=1, routed)           0.000    55.372    <hidden>
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.486 r  <hidden>
                         net (fo=1, routed)           0.000    55.486    <hidden>
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.600 r  <hidden>
                         net (fo=1, routed)           0.000    55.600    <hidden>
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.714 r  <hidden>
                         net (fo=1, routed)           0.000    55.714    <hidden>
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.027 f  <hidden>
                         net (fo=41, routed)          1.543    57.569    <hidden>
    SLICE_X13Y103        LUT1 (Prop_lut1_I0_O)        0.306    57.875 r  <hidden>
                         net (fo=1, routed)           0.189    58.065    <hidden>
    SLICE_X12Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    58.660 r  <hidden>
                         net (fo=1, routed)           0.000    58.660    <hidden>
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.777 r  <hidden>
                         net (fo=1, routed)           0.000    58.777    <hidden>
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.894 r  <hidden>
                         net (fo=1, routed)           0.000    58.894    <hidden>
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.011 r  <hidden>
                         net (fo=1, routed)           0.000    59.011    <hidden>
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    59.326 r  <hidden>
                         net (fo=21, routed)          1.940    61.266    <hidden>
    SLICE_X28Y92         LUT2 (Prop_lut2_I0_O)        0.307    61.573 r  <hidden>
                         net (fo=1, routed)           0.000    61.573    <hidden>
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.105 r  <hidden>
                         net (fo=1, routed)           0.000    62.105    <hidden>
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.219 r  <hidden>
                         net (fo=1, routed)           0.000    62.219    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.333 r  <hidden>
                         net (fo=1, routed)           0.000    62.333    <hidden>
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.447 r  <hidden>
                         net (fo=1, routed)           0.000    62.447    <hidden>
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    62.760 r  <hidden>
                         net (fo=2, routed)           1.143    63.902    <hidden>
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.332    64.234 r  <hidden>
                         net (fo=21, routed)          1.388    65.623    <hidden>
    SLICE_X29Y96         LUT3 (Prop_lut3_I1_O)        0.326    65.949 r  <hidden>
                         net (fo=1, routed)           0.000    65.949    <hidden>
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.481 r  <hidden>
                         net (fo=1, routed)           0.000    66.481    <hidden>
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.595 r  <hidden>
                         net (fo=1, routed)           0.000    66.595    <hidden>
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.709 r  <hidden>
                         net (fo=1, routed)           0.000    66.709    <hidden>
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.823 r  <hidden>
                         net (fo=1, routed)           0.001    66.823    <hidden>
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    67.136 r  <hidden>
                         net (fo=2, routed)           0.779    67.915    <hidden>
    SLICE_X30Y97         LUT2 (Prop_lut2_I1_O)        0.306    68.221 r  <hidden>
                         net (fo=1, routed)           0.346    68.566    <hidden>
    SLICE_X28Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    69.146 r  <hidden>
                         net (fo=1, routed)           0.000    69.146    <hidden>
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.260 r  <hidden>
                         net (fo=1, routed)           0.000    69.260    <hidden>
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.374 r  <hidden>
                         net (fo=1, routed)           0.001    69.375    <hidden>
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.489 r  <hidden>
                         net (fo=1, routed)           0.000    69.489    <hidden>
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    69.802 r  <hidden>
                         net (fo=16, routed)          1.483    71.285    converter_x/m_axis_dout_tdata[15]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[27]_P[26])
                                                      4.023    75.308 r  converter_x/GRADOS_INT3/P[26]
                         net (fo=816, routed)        11.334    86.642    converter_x/P[1]
    SLICE_X44Y118        LUT3 (Prop_lut3_I0_O)        0.124    86.766 r  converter_x/SEGMENTS_OBUF[6]_inst_i_387/O
                         net (fo=2, routed)           1.023    87.790    converter_x/SEGMENTS_OBUF[6]_inst_i_387_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    88.370 r  converter_x/SEGMENTS_OBUF[6]_inst_i_218/CO[3]
                         net (fo=1, routed)           0.000    88.370    converter_x/SEGMENTS_OBUF[6]_inst_i_218_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.484 r  converter_x/SEGMENTS_OBUF[6]_inst_i_824/CO[3]
                         net (fo=1, routed)           0.000    88.484    converter_x/SEGMENTS_OBUF[6]_inst_i_824_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.598 r  converter_x/SEGMENTS_OBUF[6]_inst_i_382/CO[3]
                         net (fo=1, routed)           0.000    88.598    converter_x/SEGMENTS_OBUF[6]_inst_i_382_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.712 r  converter_x/SEGMENTS_OBUF[6]_inst_i_215/CO[3]
                         net (fo=1, routed)           0.000    88.712    converter_x/SEGMENTS_OBUF[6]_inst_i_215_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.868 r  converter_x/SEGMENTS_OBUF[6]_inst_i_118/CO[1]
                         net (fo=693, routed)         4.335    93.204    converter_x/CO[0]
    SLICE_X31Y120        LUT2 (Prop_lut2_I0_O)        0.329    93.533 r  converter_x/SEGMENTS_OBUF[6]_inst_i_301/O
                         net (fo=1, routed)           0.000    93.533    converter_x/SEGMENTS_OBUF[6]_inst_i_301_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    93.957 f  converter_x/SEGMENTS_OBUF[6]_inst_i_186/O[1]
                         net (fo=250, routed)         4.558    98.515    converter_x/GRADOS_INT3_1[12]
    SLICE_X44Y135        LUT3 (Prop_lut3_I0_O)        0.303    98.818 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2776/O
                         net (fo=23, routed)          1.944   100.761    converter_x/GRADOS_INT3_26
    SLICE_X30Y126        LUT6 (Prop_lut6_I3_O)        0.124   100.885 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1803/O
                         net (fo=1, routed)           0.000   100.885    converter_x/SEGMENTS_OBUF[6]_inst_i_1803_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   101.265 r  converter_x/SEGMENTS_OBUF[6]_inst_i_902/CO[3]
                         net (fo=1, routed)           0.000   101.265    converter_x/SEGMENTS_OBUF[6]_inst_i_902_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   101.588 r  converter_x/SEGMENTS_OBUF[6]_inst_i_907/O[1]
                         net (fo=2, routed)           0.819   102.407    converter_x/SEGMENTS_OBUF[6]_inst_i_907_n_6
    SLICE_X29Y127        LUT3 (Prop_lut3_I0_O)        0.334   102.741 r  converter_x/SEGMENTS_OBUF[6]_inst_i_887/O
                         net (fo=2, routed)           1.014   103.755    converter_x/SEGMENTS_OBUF[6]_inst_i_887_n_0
    SLICE_X29Y127        LUT4 (Prop_lut4_I0_O)        0.326   104.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_891/O
                         net (fo=1, routed)           0.000   104.081    converter_x/SEGMENTS_OBUF[6]_inst_i_891_n_0
    SLICE_X29Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.631 r  converter_x/SEGMENTS_OBUF[6]_inst_i_438/CO[3]
                         net (fo=1, routed)           0.000   104.631    converter_x/SEGMENTS_OBUF[6]_inst_i_438_n_0
    SLICE_X29Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.745 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1783/CO[3]
                         net (fo=1, routed)           0.000   104.745    converter_x/SEGMENTS_OBUF[6]_inst_i_1783_n_0
    SLICE_X29Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.859 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1854/CO[3]
                         net (fo=1, routed)           0.000   104.859    converter_x/SEGMENTS_OBUF[6]_inst_i_1854_n_0
    SLICE_X29Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   105.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_918/O[0]
                         net (fo=19, routed)          1.680   106.761    converter_x/SEGMENTS_OBUF[6]_inst_i_918_n_7
    SLICE_X33Y134        LUT3 (Prop_lut3_I1_O)        0.327   107.088 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4409/O
                         net (fo=1, routed)           0.477   107.565    converter_x/SEGMENTS_OBUF[6]_inst_i_4409_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715   108.280 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3209/CO[3]
                         net (fo=1, routed)           0.000   108.280    converter_x/SEGMENTS_OBUF[6]_inst_i_3209_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.394 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1853/CO[3]
                         net (fo=1, routed)           0.000   108.394    converter_x/SEGMENTS_OBUF[6]_inst_i_1853_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   108.616 r  converter_x/SEGMENTS_OBUF[6]_inst_i_917/O[0]
                         net (fo=3, routed)           0.968   109.584    converter_x/SEGMENTS_OBUF[6]_inst_i_917_n_7
    SLICE_X35Y133        LUT3 (Prop_lut3_I1_O)        0.327   109.911 r  converter_x/SEGMENTS_OBUF[6]_inst_i_909/O
                         net (fo=1, routed)           0.572   110.483    converter_x/SEGMENTS_OBUF[6]_inst_i_909_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598   111.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_448/CO[3]
                         net (fo=1, routed)           0.000   111.081    converter_x/SEGMENTS_OBUF[6]_inst_i_448_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   111.404 r  converter_x/SEGMENTS_OBUF[6]_inst_i_231/O[1]
                         net (fo=3, routed)           0.803   112.206    converter_x/SEGMENTS_OBUF[6]_inst_i_231_n_6
    SLICE_X39Y132        LUT4 (Prop_lut4_I3_O)        0.335   112.541 r  converter_x/SEGMENTS_OBUF[6]_inst_i_458/O
                         net (fo=1, routed)           0.641   113.182    converter_x/SEGMENTS_OBUF[6]_inst_i_458_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.723   113.905 r  converter_x/SEGMENTS_OBUF[6]_inst_i_233/CO[2]
                         net (fo=54, routed)          2.479   116.385    converter_x/SEGMENTS_OBUF[6]_inst_i_233_n_1
    SLICE_X36Y141        LUT5 (Prop_lut5_I4_O)        0.313   116.698 r  converter_x/SEGMENTS_OBUF[6]_inst_i_884/O
                         net (fo=35, routed)          1.342   118.040    converter_x/SEGMENTS_OBUF[6]_inst_i_884_n_0
    SLICE_X33Y135        LUT6 (Prop_lut6_I1_O)        0.124   118.164 r  converter_x/SEGMENTS_OBUF[6]_inst_i_433/O
                         net (fo=1, routed)           0.798   118.963    converter_x/SEGMENTS_OBUF[6]_inst_i_433_n_0
    SLICE_X31Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   119.619 r  converter_x/SEGMENTS_OBUF[6]_inst_i_225/CO[3]
                         net (fo=1, routed)           0.000   119.619    converter_x/SEGMENTS_OBUF[6]_inst_i_225_n_0
    SLICE_X31Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   119.953 f  converter_x/SEGMENTS_OBUF[6]_inst_i_4469/O[1]
                         net (fo=1, routed)           0.712   120.665    converter_x/split_x/centenas5[6]
    SLICE_X33Y136        LUT6 (Prop_lut6_I0_O)        0.303   120.968 f  converter_x/SEGMENTS_OBUF[6]_inst_i_3288/O
                         net (fo=34, routed)          2.498   123.466    converter_x/SEGMENTS_OBUF[6]_inst_i_3288_n_0
    SLICE_X34Y146        LUT3 (Prop_lut3_I2_O)        0.124   123.590 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4454/O
                         net (fo=2, routed)           0.828   124.418    converter_x/SEGMENTS_OBUF[6]_inst_i_4454_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   124.803 r  converter_x/SEGMENTS_OBUF[6]_inst_i_6084/CO[3]
                         net (fo=1, routed)           0.000   124.803    converter_x/SEGMENTS_OBUF[6]_inst_i_6084_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.917 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5497/CO[3]
                         net (fo=1, routed)           0.000   124.917    converter_x/SEGMENTS_OBUF[6]_inst_i_5497_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.031 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4446/CO[3]
                         net (fo=1, routed)           0.000   125.031    converter_x/SEGMENTS_OBUF[6]_inst_i_4446_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.145 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3249/CO[3]
                         net (fo=1, routed)           0.000   125.145    converter_x/SEGMENTS_OBUF[6]_inst_i_3249_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.259 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1894/CO[3]
                         net (fo=1, routed)           0.000   125.259    converter_x/SEGMENTS_OBUF[6]_inst_i_1894_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   125.481 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3293/O[0]
                         net (fo=3, routed)           0.966   126.447    converter_x/SEGMENTS_OBUF[6]_inst_i_3293_n_7
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.299   126.746 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1911/O
                         net (fo=1, routed)           0.536   127.281    converter_x/SEGMENTS_OBUF[6]_inst_i_1911_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596   127.877 r  converter_x/SEGMENTS_OBUF[6]_inst_i_944/O[3]
                         net (fo=3, routed)           0.651   128.528    converter_x/SEGMENTS_OBUF[6]_inst_i_944_n_4
    SLICE_X36Y144        LUT3 (Prop_lut3_I1_O)        0.306   128.834 r  converter_x/SEGMENTS_OBUF[6]_inst_i_949/O
                         net (fo=2, routed)           0.737   129.571    converter_x/SEGMENTS_OBUF[6]_inst_i_949_n_0
    SLICE_X35Y142        LUT5 (Prop_lut5_I4_O)        0.153   129.724 r  converter_x/SEGMENTS_OBUF[6]_inst_i_469/O
                         net (fo=2, routed)           0.758   130.482    converter_x/SEGMENTS_OBUF[6]_inst_i_469_n_0
    SLICE_X34Y143        LUT6 (Prop_lut6_I0_O)        0.327   130.809 r  converter_x/SEGMENTS_OBUF[6]_inst_i_473/O
                         net (fo=1, routed)           0.000   130.809    converter_x/SEGMENTS_OBUF[6]_inst_i_473_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   131.189 r  converter_x/SEGMENTS_OBUF[6]_inst_i_236/CO[3]
                         net (fo=1, routed)           0.000   131.189    converter_x/SEGMENTS_OBUF[6]_inst_i_236_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   131.512 r  converter_x/SEGMENTS_OBUF[6]_inst_i_464/O[1]
                         net (fo=2, routed)           0.821   132.333    converter_x/SEGMENTS_OBUF[6]_inst_i_464_n_6
    SLICE_X35Y143        LUT2 (Prop_lut2_I0_O)        0.306   132.639 r  converter_x/SEGMENTS_OBUF[6]_inst_i_466/O
                         net (fo=1, routed)           0.000   132.639    converter_x/SEGMENTS_OBUF[6]_inst_i_466_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   132.866 r  converter_x/SEGMENTS_OBUF[6]_inst_i_235/O[1]
                         net (fo=1, routed)           0.647   133.513    converter_x/SEGMENTS_OBUF[6]_inst_i_235_n_6
    SLICE_X36Y142        LUT2 (Prop_lut2_I1_O)        0.303   133.816 r  converter_x/SEGMENTS_OBUF[6]_inst_i_139/O
                         net (fo=1, routed)           0.000   133.816    converter_x/SEGMENTS_OBUF[6]_inst_i_139_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   134.217 r  converter_x/SEGMENTS_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000   134.217    converter_x/SEGMENTS_OBUF[6]_inst_i_69_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   134.439 r  converter_x/SEGMENTS_OBUF[6]_inst_i_94/O[0]
                         net (fo=3, routed)           1.370   135.809    converter_x/SEGMENTS_OBUF[6]_inst_i_94_n_7
    SLICE_X54Y140        LUT6 (Prop_lut6_I4_O)        0.299   136.108 r  converter_x/SEGMENTS_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000   136.108    fsm_inst/centenas[0]
    SLICE_X54Y140        MUXF7 (Prop_muxf7_I0_O)      0.241   136.349 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.000   136.349    fsm_inst/SEGMENTS_OBUF[6]_inst_i_39_n_0
    SLICE_X54Y140        MUXF8 (Prop_muxf8_I0_O)      0.098   136.447 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.957   137.403    RingCount/SEGMENTS_OBUF[2]_inst_i_1_2
    SLICE_X54Y136        LUT5 (Prop_lut5_I2_O)        0.319   137.722 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.005   138.728    RingCount/sel0[1]
    SLICE_X55Y135        LUT4 (Prop_lut4_I2_O)        0.152   138.880 r  RingCount/SEGMENTS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.929   142.809    SEGMENTS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.695   146.504 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000   146.504    SEGMENTS[4]
    K16                                                               r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        140.621ns  (logic 51.687ns (36.756%)  route 88.934ns (63.244%))
  Logic Levels:           160  (CARRY4=115 DSP48E1=1 LUT1=10 LUT2=6 LUT3=12 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.626     5.228    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X32Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  Accelerometer/ADXL_Control/ACCEL_X_reg[11]/Q
                         net (fo=32, routed)          1.669     7.353    <hidden>
    SLICE_X35Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.879 r  <hidden>
                         net (fo=1, routed)           0.000     7.879    <hidden>
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  <hidden>
                         net (fo=1, routed)           0.000     7.993    <hidden>
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  <hidden>
                         net (fo=1, routed)           0.000     8.107    <hidden>
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  <hidden>
                         net (fo=1, routed)           0.000     8.221    <hidden>
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.443 r  <hidden>
                         net (fo=57, routed)          2.109    10.553    <hidden>
    SLICE_X32Y101        LUT4 (Prop_lut4_I2_O)        0.329    10.882 r  <hidden>
                         net (fo=1, routed)           0.993    11.875    <hidden>
    SLICE_X31Y105        LUT2 (Prop_lut2_I1_O)        0.327    12.202 r  <hidden>
                         net (fo=1, routed)           0.000    12.202    <hidden>
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.752 r  <hidden>
                         net (fo=1, routed)           0.000    12.752    <hidden>
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.065 f  <hidden>
                         net (fo=51, routed)          1.893    14.957    <hidden>
    SLICE_X34Y99         LUT1 (Prop_lut1_I0_O)        0.330    15.287 r  <hidden>
                         net (fo=1, routed)           0.783    16.071    <hidden>
    SLICE_X33Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    16.855 r  <hidden>
                         net (fo=1, routed)           0.000    16.855    <hidden>
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  <hidden>
                         net (fo=1, routed)           0.000    16.969    <hidden>
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  <hidden>
                         net (fo=1, routed)           0.000    17.083    <hidden>
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  <hidden>
                         net (fo=1, routed)           0.000    17.197    <hidden>
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.510 f  <hidden>
                         net (fo=59, routed)          1.568    19.078    <hidden>
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.306    19.384 r  <hidden>
                         net (fo=1, routed)           0.331    19.715    <hidden>
    SLICE_X37Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.295 r  <hidden>
                         net (fo=1, routed)           0.000    20.295    <hidden>
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.409 r  <hidden>
                         net (fo=1, routed)           0.000    20.409    <hidden>
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.523 r  <hidden>
                         net (fo=1, routed)           0.000    20.523    <hidden>
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.637 r  <hidden>
                         net (fo=1, routed)           0.000    20.637    <hidden>
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.950 f  <hidden>
                         net (fo=58, routed)          1.606    22.556    <hidden>
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.306    22.862 r  <hidden>
                         net (fo=1, routed)           0.332    23.194    <hidden>
    SLICE_X38Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.789 r  <hidden>
                         net (fo=1, routed)           0.000    23.789    <hidden>
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.906 r  <hidden>
                         net (fo=1, routed)           0.000    23.906    <hidden>
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.023 r  <hidden>
                         net (fo=1, routed)           0.000    24.023    <hidden>
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.140 r  <hidden>
                         net (fo=1, routed)           0.000    24.140    <hidden>
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.455 r  <hidden>
                         net (fo=57, routed)          1.857    26.312    <hidden>
    SLICE_X41Y104        LUT3 (Prop_lut3_I1_O)        0.307    26.619 r  <hidden>
                         net (fo=1, routed)           0.000    26.619    <hidden>
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.169 r  <hidden>
                         net (fo=1, routed)           0.000    27.169    <hidden>
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.283 r  <hidden>
                         net (fo=1, routed)           0.000    27.283    <hidden>
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.397 r  <hidden>
                         net (fo=1, routed)           0.000    27.397    <hidden>
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.511 r  <hidden>
                         net (fo=1, routed)           0.000    27.511    <hidden>
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.824 f  <hidden>
                         net (fo=56, routed)          1.586    29.410    <hidden>
    SLICE_X40Y103        LUT1 (Prop_lut1_I0_O)        0.306    29.716 r  <hidden>
                         net (fo=1, routed)           0.648    30.364    <hidden>
    SLICE_X40Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.944 r  <hidden>
                         net (fo=1, routed)           0.000    30.944    <hidden>
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.058 r  <hidden>
                         net (fo=1, routed)           0.000    31.058    <hidden>
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  <hidden>
                         net (fo=1, routed)           0.000    31.172    <hidden>
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  <hidden>
                         net (fo=1, routed)           0.000    31.286    <hidden>
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.599 r  <hidden>
                         net (fo=55, routed)          1.966    33.565    <hidden>
    SLICE_X40Y112        LUT3 (Prop_lut3_I1_O)        0.306    33.871 r  <hidden>
                         net (fo=1, routed)           0.000    33.871    <hidden>
    SLICE_X40Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.272 r  <hidden>
                         net (fo=1, routed)           0.000    34.272    <hidden>
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.585 f  <hidden>
                         net (fo=54, routed)          1.572    36.157    <hidden>
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.306    36.463 r  <hidden>
                         net (fo=1, routed)           0.474    36.937    <hidden>
    SLICE_X42Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.532 r  <hidden>
                         net (fo=1, routed)           0.000    37.532    <hidden>
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.649 r  <hidden>
                         net (fo=1, routed)           0.000    37.649    <hidden>
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.766 r  <hidden>
                         net (fo=1, routed)           0.000    37.766    <hidden>
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.883 r  <hidden>
                         net (fo=1, routed)           0.000    37.883    <hidden>
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.198 f  <hidden>
                         net (fo=53, routed)          1.693    39.891    <hidden>
    SLICE_X35Y108        LUT1 (Prop_lut1_I0_O)        0.307    40.198 r  <hidden>
                         net (fo=1, routed)           0.331    40.529    <hidden>
    SLICE_X35Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.109 r  <hidden>
                         net (fo=1, routed)           0.000    41.109    <hidden>
    SLICE_X35Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.223 r  <hidden>
                         net (fo=1, routed)           0.000    41.223    <hidden>
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.337 r  <hidden>
                         net (fo=1, routed)           0.000    41.337    <hidden>
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.451 r  <hidden>
                         net (fo=1, routed)           0.000    41.451    <hidden>
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.764 r  <hidden>
                         net (fo=52, routed)          1.589    43.353    <hidden>
    SLICE_X33Y110        LUT3 (Prop_lut3_I1_O)        0.306    43.659 r  <hidden>
                         net (fo=1, routed)           0.000    43.659    <hidden>
    SLICE_X33Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.209 r  <hidden>
                         net (fo=1, routed)           0.000    44.209    <hidden>
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  <hidden>
                         net (fo=1, routed)           0.000    44.323    <hidden>
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.437 r  <hidden>
                         net (fo=1, routed)           0.000    44.437    <hidden>
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.750 f  <hidden>
                         net (fo=51, routed)          1.730    46.480    <hidden>
    SLICE_X32Y108        LUT1 (Prop_lut1_I0_O)        0.306    46.786 r  <hidden>
                         net (fo=1, routed)           0.548    47.334    <hidden>
    SLICE_X32Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    47.914 r  <hidden>
                         net (fo=1, routed)           0.000    47.914    <hidden>
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.028 r  <hidden>
                         net (fo=1, routed)           0.000    48.028    <hidden>
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.142 r  <hidden>
                         net (fo=1, routed)           0.000    48.142    <hidden>
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  <hidden>
                         net (fo=1, routed)           0.000    48.256    <hidden>
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.569 f  <hidden>
                         net (fo=50, routed)          1.831    50.400    <hidden>
    SLICE_X29Y107        LUT1 (Prop_lut1_I0_O)        0.306    50.706 r  <hidden>
                         net (fo=1, routed)           0.331    51.037    <hidden>
    SLICE_X29Y108        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.617 r  <hidden>
                         net (fo=1, routed)           0.000    51.617    <hidden>
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.731 r  <hidden>
                         net (fo=1, routed)           0.000    51.731    <hidden>
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.845 r  <hidden>
                         net (fo=1, routed)           0.000    51.845    <hidden>
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.959 r  <hidden>
                         net (fo=1, routed)           0.000    51.959    <hidden>
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.272 f  <hidden>
                         net (fo=49, routed)          1.883    54.155    <hidden>
    SLICE_X29Y101        LUT1 (Prop_lut1_I0_O)        0.306    54.461 r  <hidden>
                         net (fo=1, routed)           0.331    54.792    <hidden>
    SLICE_X29Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.372 r  <hidden>
                         net (fo=1, routed)           0.000    55.372    <hidden>
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.486 r  <hidden>
                         net (fo=1, routed)           0.000    55.486    <hidden>
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.600 r  <hidden>
                         net (fo=1, routed)           0.000    55.600    <hidden>
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.714 r  <hidden>
                         net (fo=1, routed)           0.000    55.714    <hidden>
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.027 f  <hidden>
                         net (fo=41, routed)          1.543    57.569    <hidden>
    SLICE_X13Y103        LUT1 (Prop_lut1_I0_O)        0.306    57.875 r  <hidden>
                         net (fo=1, routed)           0.189    58.065    <hidden>
    SLICE_X12Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    58.660 r  <hidden>
                         net (fo=1, routed)           0.000    58.660    <hidden>
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.777 r  <hidden>
                         net (fo=1, routed)           0.000    58.777    <hidden>
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.894 r  <hidden>
                         net (fo=1, routed)           0.000    58.894    <hidden>
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.011 r  <hidden>
                         net (fo=1, routed)           0.000    59.011    <hidden>
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    59.326 r  <hidden>
                         net (fo=21, routed)          1.940    61.266    <hidden>
    SLICE_X28Y92         LUT2 (Prop_lut2_I0_O)        0.307    61.573 r  <hidden>
                         net (fo=1, routed)           0.000    61.573    <hidden>
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.105 r  <hidden>
                         net (fo=1, routed)           0.000    62.105    <hidden>
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.219 r  <hidden>
                         net (fo=1, routed)           0.000    62.219    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.333 r  <hidden>
                         net (fo=1, routed)           0.000    62.333    <hidden>
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.447 r  <hidden>
                         net (fo=1, routed)           0.000    62.447    <hidden>
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    62.760 r  <hidden>
                         net (fo=2, routed)           1.143    63.902    <hidden>
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.332    64.234 r  <hidden>
                         net (fo=21, routed)          1.388    65.623    <hidden>
    SLICE_X29Y96         LUT3 (Prop_lut3_I1_O)        0.326    65.949 r  <hidden>
                         net (fo=1, routed)           0.000    65.949    <hidden>
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.481 r  <hidden>
                         net (fo=1, routed)           0.000    66.481    <hidden>
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.595 r  <hidden>
                         net (fo=1, routed)           0.000    66.595    <hidden>
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.709 r  <hidden>
                         net (fo=1, routed)           0.000    66.709    <hidden>
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.823 r  <hidden>
                         net (fo=1, routed)           0.001    66.823    <hidden>
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    67.136 r  <hidden>
                         net (fo=2, routed)           0.779    67.915    <hidden>
    SLICE_X30Y97         LUT2 (Prop_lut2_I1_O)        0.306    68.221 r  <hidden>
                         net (fo=1, routed)           0.346    68.566    <hidden>
    SLICE_X28Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    69.146 r  <hidden>
                         net (fo=1, routed)           0.000    69.146    <hidden>
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.260 r  <hidden>
                         net (fo=1, routed)           0.000    69.260    <hidden>
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.374 r  <hidden>
                         net (fo=1, routed)           0.001    69.375    <hidden>
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.489 r  <hidden>
                         net (fo=1, routed)           0.000    69.489    <hidden>
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    69.802 r  <hidden>
                         net (fo=16, routed)          1.483    71.285    converter_x/m_axis_dout_tdata[15]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[27]_P[26])
                                                      4.023    75.308 r  converter_x/GRADOS_INT3/P[26]
                         net (fo=816, routed)        11.334    86.642    converter_x/P[1]
    SLICE_X44Y118        LUT3 (Prop_lut3_I0_O)        0.124    86.766 r  converter_x/SEGMENTS_OBUF[6]_inst_i_387/O
                         net (fo=2, routed)           1.023    87.790    converter_x/SEGMENTS_OBUF[6]_inst_i_387_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    88.370 r  converter_x/SEGMENTS_OBUF[6]_inst_i_218/CO[3]
                         net (fo=1, routed)           0.000    88.370    converter_x/SEGMENTS_OBUF[6]_inst_i_218_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.484 r  converter_x/SEGMENTS_OBUF[6]_inst_i_824/CO[3]
                         net (fo=1, routed)           0.000    88.484    converter_x/SEGMENTS_OBUF[6]_inst_i_824_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.598 r  converter_x/SEGMENTS_OBUF[6]_inst_i_382/CO[3]
                         net (fo=1, routed)           0.000    88.598    converter_x/SEGMENTS_OBUF[6]_inst_i_382_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.712 r  converter_x/SEGMENTS_OBUF[6]_inst_i_215/CO[3]
                         net (fo=1, routed)           0.000    88.712    converter_x/SEGMENTS_OBUF[6]_inst_i_215_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.868 r  converter_x/SEGMENTS_OBUF[6]_inst_i_118/CO[1]
                         net (fo=693, routed)         4.335    93.204    converter_x/CO[0]
    SLICE_X31Y120        LUT2 (Prop_lut2_I0_O)        0.329    93.533 r  converter_x/SEGMENTS_OBUF[6]_inst_i_301/O
                         net (fo=1, routed)           0.000    93.533    converter_x/SEGMENTS_OBUF[6]_inst_i_301_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    93.957 f  converter_x/SEGMENTS_OBUF[6]_inst_i_186/O[1]
                         net (fo=250, routed)         4.558    98.515    converter_x/GRADOS_INT3_1[12]
    SLICE_X44Y135        LUT3 (Prop_lut3_I0_O)        0.303    98.818 r  converter_x/SEGMENTS_OBUF[6]_inst_i_2776/O
                         net (fo=23, routed)          1.944   100.761    converter_x/GRADOS_INT3_26
    SLICE_X30Y126        LUT6 (Prop_lut6_I3_O)        0.124   100.885 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1803/O
                         net (fo=1, routed)           0.000   100.885    converter_x/SEGMENTS_OBUF[6]_inst_i_1803_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   101.265 r  converter_x/SEGMENTS_OBUF[6]_inst_i_902/CO[3]
                         net (fo=1, routed)           0.000   101.265    converter_x/SEGMENTS_OBUF[6]_inst_i_902_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   101.588 r  converter_x/SEGMENTS_OBUF[6]_inst_i_907/O[1]
                         net (fo=2, routed)           0.819   102.407    converter_x/SEGMENTS_OBUF[6]_inst_i_907_n_6
    SLICE_X29Y127        LUT3 (Prop_lut3_I0_O)        0.334   102.741 r  converter_x/SEGMENTS_OBUF[6]_inst_i_887/O
                         net (fo=2, routed)           1.014   103.755    converter_x/SEGMENTS_OBUF[6]_inst_i_887_n_0
    SLICE_X29Y127        LUT4 (Prop_lut4_I0_O)        0.326   104.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_891/O
                         net (fo=1, routed)           0.000   104.081    converter_x/SEGMENTS_OBUF[6]_inst_i_891_n_0
    SLICE_X29Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.631 r  converter_x/SEGMENTS_OBUF[6]_inst_i_438/CO[3]
                         net (fo=1, routed)           0.000   104.631    converter_x/SEGMENTS_OBUF[6]_inst_i_438_n_0
    SLICE_X29Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.745 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1783/CO[3]
                         net (fo=1, routed)           0.000   104.745    converter_x/SEGMENTS_OBUF[6]_inst_i_1783_n_0
    SLICE_X29Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.859 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1854/CO[3]
                         net (fo=1, routed)           0.000   104.859    converter_x/SEGMENTS_OBUF[6]_inst_i_1854_n_0
    SLICE_X29Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   105.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_918/O[0]
                         net (fo=19, routed)          1.680   106.761    converter_x/SEGMENTS_OBUF[6]_inst_i_918_n_7
    SLICE_X33Y134        LUT3 (Prop_lut3_I1_O)        0.327   107.088 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4409/O
                         net (fo=1, routed)           0.477   107.565    converter_x/SEGMENTS_OBUF[6]_inst_i_4409_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715   108.280 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3209/CO[3]
                         net (fo=1, routed)           0.000   108.280    converter_x/SEGMENTS_OBUF[6]_inst_i_3209_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.394 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1853/CO[3]
                         net (fo=1, routed)           0.000   108.394    converter_x/SEGMENTS_OBUF[6]_inst_i_1853_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   108.616 r  converter_x/SEGMENTS_OBUF[6]_inst_i_917/O[0]
                         net (fo=3, routed)           0.968   109.584    converter_x/SEGMENTS_OBUF[6]_inst_i_917_n_7
    SLICE_X35Y133        LUT3 (Prop_lut3_I1_O)        0.327   109.911 r  converter_x/SEGMENTS_OBUF[6]_inst_i_909/O
                         net (fo=1, routed)           0.572   110.483    converter_x/SEGMENTS_OBUF[6]_inst_i_909_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598   111.081 r  converter_x/SEGMENTS_OBUF[6]_inst_i_448/CO[3]
                         net (fo=1, routed)           0.000   111.081    converter_x/SEGMENTS_OBUF[6]_inst_i_448_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   111.404 r  converter_x/SEGMENTS_OBUF[6]_inst_i_231/O[1]
                         net (fo=3, routed)           0.803   112.206    converter_x/SEGMENTS_OBUF[6]_inst_i_231_n_6
    SLICE_X39Y132        LUT4 (Prop_lut4_I3_O)        0.335   112.541 r  converter_x/SEGMENTS_OBUF[6]_inst_i_458/O
                         net (fo=1, routed)           0.641   113.182    converter_x/SEGMENTS_OBUF[6]_inst_i_458_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.723   113.905 r  converter_x/SEGMENTS_OBUF[6]_inst_i_233/CO[2]
                         net (fo=54, routed)          2.479   116.385    converter_x/SEGMENTS_OBUF[6]_inst_i_233_n_1
    SLICE_X36Y141        LUT5 (Prop_lut5_I4_O)        0.313   116.698 r  converter_x/SEGMENTS_OBUF[6]_inst_i_884/O
                         net (fo=35, routed)          1.342   118.040    converter_x/SEGMENTS_OBUF[6]_inst_i_884_n_0
    SLICE_X33Y135        LUT6 (Prop_lut6_I1_O)        0.124   118.164 r  converter_x/SEGMENTS_OBUF[6]_inst_i_433/O
                         net (fo=1, routed)           0.798   118.963    converter_x/SEGMENTS_OBUF[6]_inst_i_433_n_0
    SLICE_X31Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   119.619 r  converter_x/SEGMENTS_OBUF[6]_inst_i_225/CO[3]
                         net (fo=1, routed)           0.000   119.619    converter_x/SEGMENTS_OBUF[6]_inst_i_225_n_0
    SLICE_X31Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   119.953 f  converter_x/SEGMENTS_OBUF[6]_inst_i_4469/O[1]
                         net (fo=1, routed)           0.712   120.665    converter_x/split_x/centenas5[6]
    SLICE_X33Y136        LUT6 (Prop_lut6_I0_O)        0.303   120.968 f  converter_x/SEGMENTS_OBUF[6]_inst_i_3288/O
                         net (fo=34, routed)          2.498   123.466    converter_x/SEGMENTS_OBUF[6]_inst_i_3288_n_0
    SLICE_X34Y146        LUT3 (Prop_lut3_I2_O)        0.124   123.590 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4454/O
                         net (fo=2, routed)           0.828   124.418    converter_x/SEGMENTS_OBUF[6]_inst_i_4454_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   124.803 r  converter_x/SEGMENTS_OBUF[6]_inst_i_6084/CO[3]
                         net (fo=1, routed)           0.000   124.803    converter_x/SEGMENTS_OBUF[6]_inst_i_6084_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.917 r  converter_x/SEGMENTS_OBUF[6]_inst_i_5497/CO[3]
                         net (fo=1, routed)           0.000   124.917    converter_x/SEGMENTS_OBUF[6]_inst_i_5497_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.031 r  converter_x/SEGMENTS_OBUF[6]_inst_i_4446/CO[3]
                         net (fo=1, routed)           0.000   125.031    converter_x/SEGMENTS_OBUF[6]_inst_i_4446_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.145 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3249/CO[3]
                         net (fo=1, routed)           0.000   125.145    converter_x/SEGMENTS_OBUF[6]_inst_i_3249_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.259 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1894/CO[3]
                         net (fo=1, routed)           0.000   125.259    converter_x/SEGMENTS_OBUF[6]_inst_i_1894_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   125.481 r  converter_x/SEGMENTS_OBUF[6]_inst_i_3293/O[0]
                         net (fo=3, routed)           0.966   126.447    converter_x/SEGMENTS_OBUF[6]_inst_i_3293_n_7
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.299   126.746 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1911/O
                         net (fo=1, routed)           0.536   127.281    converter_x/SEGMENTS_OBUF[6]_inst_i_1911_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596   127.877 r  converter_x/SEGMENTS_OBUF[6]_inst_i_944/O[3]
                         net (fo=3, routed)           0.651   128.528    converter_x/SEGMENTS_OBUF[6]_inst_i_944_n_4
    SLICE_X36Y144        LUT3 (Prop_lut3_I1_O)        0.306   128.834 r  converter_x/SEGMENTS_OBUF[6]_inst_i_949/O
                         net (fo=2, routed)           0.737   129.571    converter_x/SEGMENTS_OBUF[6]_inst_i_949_n_0
    SLICE_X35Y142        LUT5 (Prop_lut5_I4_O)        0.153   129.724 r  converter_x/SEGMENTS_OBUF[6]_inst_i_469/O
                         net (fo=2, routed)           0.758   130.482    converter_x/SEGMENTS_OBUF[6]_inst_i_469_n_0
    SLICE_X34Y143        LUT6 (Prop_lut6_I0_O)        0.327   130.809 r  converter_x/SEGMENTS_OBUF[6]_inst_i_473/O
                         net (fo=1, routed)           0.000   130.809    converter_x/SEGMENTS_OBUF[6]_inst_i_473_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   131.189 r  converter_x/SEGMENTS_OBUF[6]_inst_i_236/CO[3]
                         net (fo=1, routed)           0.000   131.189    converter_x/SEGMENTS_OBUF[6]_inst_i_236_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   131.512 r  converter_x/SEGMENTS_OBUF[6]_inst_i_464/O[1]
                         net (fo=2, routed)           0.821   132.333    converter_x/SEGMENTS_OBUF[6]_inst_i_464_n_6
    SLICE_X35Y143        LUT2 (Prop_lut2_I0_O)        0.306   132.639 r  converter_x/SEGMENTS_OBUF[6]_inst_i_466/O
                         net (fo=1, routed)           0.000   132.639    converter_x/SEGMENTS_OBUF[6]_inst_i_466_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   132.866 r  converter_x/SEGMENTS_OBUF[6]_inst_i_235/O[1]
                         net (fo=1, routed)           0.647   133.513    converter_x/SEGMENTS_OBUF[6]_inst_i_235_n_6
    SLICE_X36Y142        LUT2 (Prop_lut2_I1_O)        0.303   133.816 r  converter_x/SEGMENTS_OBUF[6]_inst_i_139/O
                         net (fo=1, routed)           0.000   133.816    converter_x/SEGMENTS_OBUF[6]_inst_i_139_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   134.217 r  converter_x/SEGMENTS_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000   134.217    converter_x/SEGMENTS_OBUF[6]_inst_i_69_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   134.439 r  converter_x/SEGMENTS_OBUF[6]_inst_i_94/O[0]
                         net (fo=3, routed)           1.370   135.809    converter_x/SEGMENTS_OBUF[6]_inst_i_94_n_7
    SLICE_X54Y140        LUT6 (Prop_lut6_I4_O)        0.299   136.108 r  converter_x/SEGMENTS_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000   136.108    fsm_inst/centenas[0]
    SLICE_X54Y140        MUXF7 (Prop_muxf7_I0_O)      0.241   136.349 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.000   136.349    fsm_inst/SEGMENTS_OBUF[6]_inst_i_39_n_0
    SLICE_X54Y140        MUXF8 (Prop_muxf8_I0_O)      0.098   136.447 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.957   137.403    RingCount/SEGMENTS_OBUF[2]_inst_i_1_2
    SLICE_X54Y136        LUT5 (Prop_lut5_I2_O)        0.319   137.722 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.185   138.907    RingCount/sel0[1]
    SLICE_X56Y134        LUT4 (Prop_lut4_I3_O)        0.152   139.059 r  RingCount/SEGMENTS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.016   142.075    SEGMENTS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.774   145.850 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000   145.850    SEGMENTS[3]
    K13                                                               r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.514ns  (logic 4.118ns (48.371%)  route 4.396ns (51.629%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.628     5.230    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X15Y109        FDSE                                         r  Accelerometer/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y109        FDSE (Prop_fdse_C_Q)         0.456     5.686 r  Accelerometer/RESET_INT_reg/Q
                         net (fo=60, routed)          1.701     7.387    Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.511 r  Accelerometer/ADXL_Control/SPI_Interface/SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.695    10.206    SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538    13.744 r  SS_OBUF_inst/O
                         net (fo=0)                   0.000    13.744    SS
    D15                                                               r  SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 4.244ns (55.811%)  route 3.360ns (44.189%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.647     5.250    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.419     5.669 r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[1]/Q
                         net (fo=22, routed)          0.762     6.431    Accelerometer/ADXL_Control/SPI_Interface/StC[1]
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.297     6.728 r  Accelerometer/ADXL_Control/SPI_Interface/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.598     9.326    SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.528    12.854 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.854    SCLK
    F15                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.489ns  (logic 4.136ns (55.229%)  route 3.353ns (44.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.646     5.249    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X9Y95          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/Q
                         net (fo=1, routed)           3.353     9.021    MOSI_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.717    12.738 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000    12.738    MOSI
    F14                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.425ns (59.579%)  route 0.967ns (40.421%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.576     1.495    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]/Q
                         net (fo=15, routed)          0.160     1.797    Accelerometer/ADXL_Control/SPI_Interface/StC[0]
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  Accelerometer/ADXL_Control/SPI_Interface/SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.807     2.648    SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.887 r  SS_OBUF_inst/O
                         net (fo=0)                   0.000     3.887    SS
    D15                                                               r  SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.415ns (57.508%)  route 1.045ns (42.492%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.576     1.495    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]/Q
                         net (fo=15, routed)          0.266     1.903    Accelerometer/ADXL_Control/SPI_Interface/StC[0]
    SLICE_X9Y98          LUT3 (Prop_lut3_I1_O)        0.045     1.948 r  Accelerometer/ADXL_Control/SPI_Interface/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.779     2.727    SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.229     3.955 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.955    SCLK
    F15                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.424ns (55.779%)  route 1.129ns (44.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.575     1.494    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X9Y95          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.128     1.622 r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/Q
                         net (fo=1, routed)           1.129     2.751    MOSI_OBUF
    F14                  OBUF (Prop_obuf_I_O)         1.296     4.047 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     4.047    MOSI
    F14                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.525ns  (logic 1.603ns (45.470%)  route 1.922ns (54.530%))
  Logic Levels:           4  (LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.553     1.472    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X51Y117        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDCE (Prop_fdce_C_Q)         0.141     1.613 r  fsm_inst/current_state_reg/Q
                         net (fo=19, routed)          0.600     2.213    RingCount/STATE[0]
    SLICE_X55Y135        LUT4 (Prop_lut4_I3_O)        0.045     2.258 r  RingCount/SEGMENTS_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.213     2.471    RingCount/SEGMENTS_OBUF[6]_inst_i_14_n_0
    SLICE_X57Y135        LUT5 (Prop_lut5_I4_O)        0.045     2.516 r  RingCount/SEGMENTS_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.174     2.690    RingCount/sel0[0]
    SLICE_X56Y134        LUT4 (Prop_lut4_I2_O)        0.048     2.738 r  RingCount/SEGMENTS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.936     3.674    SEGMENTS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.324     4.998 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.998    SEGMENTS[3]
    K13                                                               r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.907ns  (logic 1.533ns (39.243%)  route 2.374ns (60.757%))
  Logic Levels:           4  (LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.553     1.472    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X51Y117        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDCE (Prop_fdce_C_Q)         0.141     1.613 f  fsm_inst/current_state_reg/Q
                         net (fo=19, routed)          0.600     2.213    RingCount/STATE[0]
    SLICE_X55Y135        LUT4 (Prop_lut4_I3_O)        0.045     2.258 f  RingCount/SEGMENTS_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.213     2.471    RingCount/SEGMENTS_OBUF[6]_inst_i_14_n_0
    SLICE_X57Y135        LUT5 (Prop_lut5_I4_O)        0.045     2.516 f  RingCount/SEGMENTS_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.206     2.722    RingCount/sel0[0]
    SLICE_X55Y135        LUT4 (Prop_lut4_I1_O)        0.046     2.768 r  RingCount/SEGMENTS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.355     4.123    SEGMENTS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.256     5.380 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.380    SEGMENTS[4]
    K16                                                               r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.044ns  (logic 1.514ns (37.439%)  route 2.530ns (62.561%))
  Logic Levels:           4  (LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.553     1.472    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X51Y117        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDCE (Prop_fdce_C_Q)         0.141     1.613 r  fsm_inst/current_state_reg/Q
                         net (fo=19, routed)          0.600     2.213    RingCount/STATE[0]
    SLICE_X55Y135        LUT4 (Prop_lut4_I3_O)        0.045     2.258 r  RingCount/SEGMENTS_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.213     2.471    RingCount/SEGMENTS_OBUF[6]_inst_i_14_n_0
    SLICE_X57Y135        LUT5 (Prop_lut5_I4_O)        0.045     2.516 r  RingCount/SEGMENTS_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.170     2.686    RingCount/sel0[0]
    SLICE_X56Y134        LUT4 (Prop_lut4_I1_O)        0.045     2.731 r  RingCount/SEGMENTS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.548     4.279    SEGMENTS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     5.517 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.517    SEGMENTS[0]
    L18                                                               r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.185ns  (logic 1.510ns (36.093%)  route 2.674ns (63.907%))
  Logic Levels:           4  (LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.553     1.472    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X51Y117        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDCE (Prop_fdce_C_Q)         0.141     1.613 r  fsm_inst/current_state_reg/Q
                         net (fo=19, routed)          0.600     2.213    RingCount/STATE[0]
    SLICE_X55Y135        LUT4 (Prop_lut4_I3_O)        0.045     2.258 r  RingCount/SEGMENTS_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.213     2.471    RingCount/SEGMENTS_OBUF[6]_inst_i_14_n_0
    SLICE_X57Y135        LUT5 (Prop_lut5_I4_O)        0.045     2.516 r  RingCount/SEGMENTS_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.206     2.722    RingCount/sel0[0]
    SLICE_X55Y135        LUT4 (Prop_lut4_I3_O)        0.045     2.767 r  RingCount/SEGMENTS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.656     4.423    SEGMENTS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     5.657 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.657    SEGMENTS[2]
    P15                                                               r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.462ns  (logic 1.537ns (34.449%)  route 2.925ns (65.551%))
  Logic Levels:           4  (LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.553     1.472    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X51Y117        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDCE (Prop_fdce_C_Q)         0.141     1.613 r  fsm_inst/current_state_reg/Q
                         net (fo=19, routed)          0.600     2.213    RingCount/STATE[0]
    SLICE_X55Y135        LUT4 (Prop_lut4_I3_O)        0.045     2.258 r  RingCount/SEGMENTS_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.213     2.471    RingCount/SEGMENTS_OBUF[6]_inst_i_14_n_0
    SLICE_X57Y135        LUT5 (Prop_lut5_I4_O)        0.045     2.516 r  RingCount/SEGMENTS_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.174     2.690    RingCount/sel0[0]
    SLICE_X56Y134        LUT4 (Prop_lut4_I2_O)        0.045     2.735 r  RingCount/SEGMENTS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.939     4.674    SEGMENTS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     5.935 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.935    SEGMENTS[1]
    T11                                                               r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.615ns  (logic 1.622ns (35.156%)  route 2.993ns (64.844%))
  Logic Levels:           4  (LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.553     1.472    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X51Y117        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDCE (Prop_fdce_C_Q)         0.141     1.613 r  fsm_inst/current_state_reg/Q
                         net (fo=19, routed)          0.600     2.213    RingCount/STATE[0]
    SLICE_X55Y135        LUT4 (Prop_lut4_I3_O)        0.045     2.258 r  RingCount/SEGMENTS_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.213     2.471    RingCount/SEGMENTS_OBUF[6]_inst_i_14_n_0
    SLICE_X57Y135        LUT5 (Prop_lut5_I4_O)        0.045     2.516 r  RingCount/SEGMENTS_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.170     2.686    RingCount/sel0[0]
    SLICE_X56Y134        LUT4 (Prop_lut4_I2_O)        0.048     2.734 r  RingCount/SEGMENTS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.010     4.744    SEGMENTS_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.343     6.087 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.087    SEGMENTS[6]
    T10                                                               r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.807ns  (logic 1.532ns (31.875%)  route 3.274ns (68.125%))
  Logic Levels:           4  (LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.553     1.472    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X51Y117        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDCE (Prop_fdce_C_Q)         0.141     1.613 r  fsm_inst/current_state_reg/Q
                         net (fo=19, routed)          0.600     2.213    RingCount/STATE[0]
    SLICE_X55Y135        LUT4 (Prop_lut4_I3_O)        0.045     2.258 r  RingCount/SEGMENTS_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.213     2.471    RingCount/SEGMENTS_OBUF[6]_inst_i_14_n_0
    SLICE_X57Y135        LUT5 (Prop_lut5_I4_O)        0.045     2.516 r  RingCount/SEGMENTS_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.308     2.824    RingCount/sel0[0]
    SLICE_X56Y134        LUT4 (Prop_lut4_I2_O)        0.045     2.869 r  RingCount/SEGMENTS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.154     5.023    SEGMENTS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     6.279 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.279    SEGMENTS[5]
    R10                                                               r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.796ns  (logic 1.631ns (24.001%)  route 5.165ns (75.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           2.400     3.907    FrecDiv/RESET_IBUF
    SLICE_X14Y119        LUT1 (Prop_lut1_I0_O)        0.124     4.031 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          2.765     6.796    FrecDiv/RESET0_out
    SLICE_X54Y145        FDCE                                         f  FrecDiv/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.488     4.910    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X54Y145        FDCE                                         r  FrecDiv/counter_reg[13]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.796ns  (logic 1.631ns (24.001%)  route 5.165ns (75.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           2.400     3.907    FrecDiv/RESET_IBUF
    SLICE_X14Y119        LUT1 (Prop_lut1_I0_O)        0.124     4.031 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          2.765     6.796    FrecDiv/RESET0_out
    SLICE_X54Y145        FDCE                                         f  FrecDiv/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.488     4.910    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X54Y145        FDCE                                         r  FrecDiv/counter_reg[14]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.796ns  (logic 1.631ns (24.001%)  route 5.165ns (75.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           2.400     3.907    FrecDiv/RESET_IBUF
    SLICE_X14Y119        LUT1 (Prop_lut1_I0_O)        0.124     4.031 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          2.765     6.796    FrecDiv/RESET0_out
    SLICE_X54Y145        FDCE                                         f  FrecDiv/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.488     4.910    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X54Y145        FDCE                                         r  FrecDiv/counter_reg[15]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.796ns  (logic 1.631ns (24.001%)  route 5.165ns (75.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           2.400     3.907    FrecDiv/RESET_IBUF
    SLICE_X14Y119        LUT1 (Prop_lut1_I0_O)        0.124     4.031 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          2.765     6.796    FrecDiv/RESET0_out
    SLICE_X54Y145        FDCE                                         f  FrecDiv/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.488     4.910    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X54Y145        FDCE                                         r  FrecDiv/counter_reg[16]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.783ns  (logic 1.631ns (24.045%)  route 5.152ns (75.955%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           2.400     3.907    FrecDiv/RESET_IBUF
    SLICE_X14Y119        LUT1 (Prop_lut1_I0_O)        0.124     4.031 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          2.752     6.783    FrecDiv/RESET0_out
    SLICE_X53Y144        FDCE                                         f  FrecDiv/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.488     4.910    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X53Y144        FDCE                                         r  FrecDiv/counter_reg[11]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.783ns  (logic 1.631ns (24.045%)  route 5.152ns (75.955%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           2.400     3.907    FrecDiv/RESET_IBUF
    SLICE_X14Y119        LUT1 (Prop_lut1_I0_O)        0.124     4.031 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          2.752     6.783    FrecDiv/RESET0_out
    SLICE_X53Y144        FDCE                                         f  FrecDiv/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.488     4.910    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X53Y144        FDCE                                         r  FrecDiv/counter_reg[9]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.654ns  (logic 1.631ns (24.513%)  route 5.023ns (75.487%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           2.400     3.907    FrecDiv/RESET_IBUF
    SLICE_X14Y119        LUT1 (Prop_lut1_I0_O)        0.124     4.031 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          2.623     6.654    FrecDiv/RESET0_out
    SLICE_X54Y144        FDCE                                         f  FrecDiv/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.488     4.910    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X54Y144        FDCE                                         r  FrecDiv/counter_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.654ns  (logic 1.631ns (24.513%)  route 5.023ns (75.487%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           2.400     3.907    FrecDiv/RESET_IBUF
    SLICE_X14Y119        LUT1 (Prop_lut1_I0_O)        0.124     4.031 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          2.623     6.654    FrecDiv/RESET0_out
    SLICE_X54Y144        FDCE                                         f  FrecDiv/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.488     4.910    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X54Y144        FDCE                                         r  FrecDiv/counter_reg[10]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.654ns  (logic 1.631ns (24.513%)  route 5.023ns (75.487%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           2.400     3.907    FrecDiv/RESET_IBUF
    SLICE_X14Y119        LUT1 (Prop_lut1_I0_O)        0.124     4.031 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          2.623     6.654    FrecDiv/RESET0_out
    SLICE_X54Y144        FDCE                                         f  FrecDiv/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.488     4.910    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X54Y144        FDCE                                         r  FrecDiv/counter_reg[12]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.513ns  (logic 1.631ns (25.043%)  route 4.882ns (74.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           2.400     3.907    FrecDiv/RESET_IBUF
    SLICE_X14Y119        LUT1 (Prop_lut1_I0_O)        0.124     4.031 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          2.482     6.513    FrecDiv/RESET0_out
    SLICE_X54Y143        FDCE                                         f  FrecDiv/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.488     4.910    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X54Y143        FDCE                                         r  FrecDiv/counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.247ns (21.190%)  route 0.920ns (78.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           0.920     1.168    Accelerometer/ADXL_Control/SPI_Interface/D[0]
    SLICE_X13Y102        FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.841     2.006    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X13Y102        FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            fsm_inst/current_state_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.275ns (17.706%)  route 1.276ns (82.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.551    fsm_inst/RESET_IBUF
    SLICE_X51Y117        FDCE                                         f  fsm_inst/current_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.821     1.986    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X51Y117        FDCE                                         r  fsm_inst/current_state_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.320ns (19.070%)  route 1.356ns (80.930%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X14Y119        LUT1 (Prop_lut1_I0_O)        0.045     1.332 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.344     1.676    Accelerometer/RESET0_out
    SLICE_X14Y110        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.838     2.003    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X14Y110        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[10]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.320ns (19.070%)  route 1.356ns (80.930%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X14Y119        LUT1 (Prop_lut1_I0_O)        0.045     1.332 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.344     1.676    Accelerometer/RESET0_out
    SLICE_X14Y110        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.838     2.003    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X14Y110        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.320ns (19.070%)  route 1.356ns (80.930%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X14Y119        LUT1 (Prop_lut1_I0_O)        0.045     1.332 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.344     1.676    Accelerometer/RESET0_out
    SLICE_X15Y110        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.838     2.003    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X15Y110        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.320ns (19.070%)  route 1.356ns (80.930%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X14Y119        LUT1 (Prop_lut1_I0_O)        0.045     1.332 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.344     1.676    Accelerometer/RESET0_out
    SLICE_X14Y110        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.838     2.003    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X14Y110        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[8]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.320ns (19.070%)  route 1.356ns (80.930%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X14Y119        LUT1 (Prop_lut1_I0_O)        0.045     1.332 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.344     1.676    Accelerometer/RESET0_out
    SLICE_X14Y110        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.838     2.003    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X14Y110        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[9]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/RESET_INT_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.320ns (18.476%)  route 1.410ns (81.524%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X14Y119        LUT1 (Prop_lut1_I0_O)        0.045     1.332 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.398     1.730    Accelerometer/RESET0_out
    SLICE_X15Y109        FDSE                                         r  Accelerometer/RESET_INT_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.839     2.004    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X15Y109        FDSE                                         r  Accelerometer/RESET_INT_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.320ns (18.476%)  route 1.410ns (81.524%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X14Y119        LUT1 (Prop_lut1_I0_O)        0.045     1.332 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.398     1.730    Accelerometer/RESET0_out
    SLICE_X15Y109        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.839     2.004    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X15Y109        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.320ns (18.476%)  route 1.410ns (81.524%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X14Y119        LUT1 (Prop_lut1_I0_O)        0.045     1.332 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.398     1.730    Accelerometer/RESET0_out
    SLICE_X15Y109        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.839     2.004    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X15Y109        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[1]/C





