\hypertarget{struct_c_e_c___type_def}{}\doxysection{CEC\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_e_c___type_def}\index{CEC\_TypeDef@{CEC\_TypeDef}}


HDMI-\/\+CEC.  




{\ttfamily \#include $<$stm32f072xb.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_e_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_e_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_e_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}{TXDR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_e_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}{RXDR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_e_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_e_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
HDMI-\/\+CEC. 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00212}{212}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_c_e_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}\label{struct_c_e_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}} 
\index{CEC\_TypeDef@{CEC\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!CEC\_TypeDef@{CEC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR}

CEC configuration register, Address offset\+:0x04 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00215}{215}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_c_e_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_c_e_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{CEC\_TypeDef@{CEC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!CEC\_TypeDef@{CEC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

CEC control register, Address offset\+:0x00 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00214}{214}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_c_e_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}\label{struct_c_e_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{CEC\_TypeDef@{CEC\_TypeDef}!IER@{IER}}
\index{IER@{IER}!CEC\_TypeDef@{CEC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IER}

CEC interrupt enable register, Address offset\+:0x14 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00219}{219}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_c_e_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\label{struct_c_e_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{CEC\_TypeDef@{CEC\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!CEC\_TypeDef@{CEC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISR}

CEC Interrupt and Status Register, Address offset\+:0x10 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00218}{218}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_c_e_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}\label{struct_c_e_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}} 
\index{CEC\_TypeDef@{CEC\_TypeDef}!RXDR@{RXDR}}
\index{RXDR@{RXDR}!CEC\_TypeDef@{CEC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RXDR}{RXDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RXDR}

CEC Rx Data Register, Address offset\+:0x0C 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00217}{217}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_c_e_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}\label{struct_c_e_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}} 
\index{CEC\_TypeDef@{CEC\_TypeDef}!TXDR@{TXDR}}
\index{TXDR@{TXDR}!CEC\_TypeDef@{CEC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TXDR}{TXDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TXDR}

CEC Tx data register , Address offset\+:0x08 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00216}{216}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F0xx/\+Include/\mbox{\hyperlink{stm32f072xb_8h}{stm32f072xb.\+h}}\end{DoxyCompactItemize}
