Partition Merge report for lab4
Fri Mar 30 15:02:53 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Rapid Recompile Summary
  4. Partition Merge Messages
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "auto_signaltap_0"
  8. Partition Merge Partition Pin Processing



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Failed - Fri Mar 30 15:02:53 2018               ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Revision Name                   ; lab4                                            ;
; Top-level Entity Name           ; lab4                                            ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 1,961 / 32,070 ( 6 % )                          ;
; Total registers                 ; 3080                                            ;
; Total pins                      ; 189 / 457 ( 41 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 322,304 / 4,065,280 ( 8 % )                     ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 6 ( 0 % )                                   ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                            ; Engaged                ; 95.86% (3430 / 3578)           ; 88.46% (3165 / 3578)          ;       ;
; sld_hub:auto_hub               ; Engaged                ; 97.73% (517 / 529)             ; 54.63% (289 / 529)            ;       ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 24.86% (786 / 3162)            ; 24.67% (780 / 3162)           ;       ;
; hard_block:auto_generated_inst ; Engaged                ; 100.00% (25 / 25)              ; 100.00% (25 / 25)             ;       ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Fri Mar 30 15:02:45 2018
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off lab4 -c lab4 --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (20013): Ignored 24 assignments for entity "equalizer" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity equalizer -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "lights" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top was ignored
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 285 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Error (21054): Two or more logical RAMs use the same name
    Error (21055): Following RAMs have the same logical RAM name "peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|altsyncram_7284:auto_generated|ALTSYNCRAM":
        Error (21056): RAM name "peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[20]" File: c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 461
        Error (21056): RAM name "peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|altsyncram_7284:auto_generated|q_a[20]" File: E:/cpet561/Labs_repo/Labs/lab4/ESD1_Lab4/lab4_quartus/db/altsyncram_7284.tdf Line: 35
    Error (21055): Following RAMs have the same logical RAM name "peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|altsyncram_7284:auto_generated|ALTSYNCRAM":
        Error (21056): RAM name "peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[0]" File: c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 461
        Error (21056): RAM name "peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|altsyncram_7284:auto_generated|q_a[0]" File: E:/cpet561/Labs_repo/Labs/lab4/ESD1_Lab4/lab4_quartus/db/altsyncram_7284.tdf Line: 35
Warning (20013): Ignored 1 assignments for entity "altsyncram_ab84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_ab84 -tag quartusii was ignored
Warning (20013): Ignored 24 assignments for entity "equalizer" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity equalizer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity equalizer -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "lights" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top was ignored
Error: Quartus Prime Partition Merge was unsuccessful. 7 errors, 103 warnings
    Error: Peak virtual memory: 816 megabytes
    Error: Processing ended: Fri Mar 30 15:02:53 2018
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:04


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                                ; Number of Changed Nodes ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |lab4                                                                                                                                                                                                                                                                                                                 ; 115                     ;
; |lab4|peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|altsyncram_7284:auto_generated                                                                                                                                                      ; 32                      ;
; |lab4|peripheral_on_external_bus:peripheral_on_external_bus_inst                                                                                                                                                                                                                                                      ; 1                       ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub              ; 24                      ;
; |sld_signaltap                                                                                                                                                                                                                                                                                                        ; 805                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; 488                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; 347                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_oe84:auto_generated                                                                                                                                            ; 137                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; 119                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; 92                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; 34                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; 31                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; 30                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; 28                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mai:auto_generated                                                        ; 26                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                   ; 19                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; 16                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                       ; 10                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; 3                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
This list only includes the top 50 out of 131 changed logic entities


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------+----------------+--------------------+
; Modified Assignments            ; Target                                                                      ; Previous Value ; Current Value      ;
+---------------------------------+-----------------------------------------------------------------------------+----------------+--------------------+
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[0] ; --             ; acq_trigger_in[5]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[0] ; --             ; acq_data_in[5]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[1] ; --             ; acq_trigger_in[6]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[1] ; --             ; acq_data_in[6]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[2] ; --             ; acq_trigger_in[7]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[2] ; --             ; acq_data_in[7]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[3] ; --             ; acq_trigger_in[8]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[3] ; --             ; acq_data_in[8]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[4] ; --             ; acq_trigger_in[9]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[4] ; --             ; acq_data_in[9]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[5] ; --             ; acq_trigger_in[10] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[5] ; --             ; acq_data_in[10]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[6] ; --             ; acq_trigger_in[11] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[6] ; --             ; acq_data_in[11]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[7] ; --             ; acq_trigger_in[12] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[7] ; --             ; acq_data_in[12]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[0]     ; --             ; acq_trigger_in[13] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[0]     ; --             ; acq_data_in[13]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[10]    ; --             ; acq_trigger_in[14] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[10]    ; --             ; acq_data_in[14]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[1]     ; --             ; acq_trigger_in[15] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[1]     ; --             ; acq_data_in[15]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[2]     ; --             ; acq_trigger_in[16] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[2]     ; --             ; acq_data_in[16]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[3]     ; --             ; acq_trigger_in[17] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[3]     ; --             ; acq_data_in[17]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[4]     ; --             ; acq_trigger_in[18] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[4]     ; --             ; acq_data_in[18]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[5]     ; --             ; acq_trigger_in[19] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[5]     ; --             ; acq_data_in[19]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[6]     ; --             ; acq_trigger_in[20] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[6]     ; --             ; acq_data_in[20]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[7]     ; --             ; acq_trigger_in[21] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[7]     ; --             ; acq_data_in[21]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[8]     ; --             ; acq_trigger_in[22] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[8]     ; --             ; acq_data_in[22]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[9]     ; --             ; acq_trigger_in[23] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[9]     ; --             ; acq_data_in[23]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_bus_enable     ; --             ; acq_trigger_in[24] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_bus_enable     ; --             ; acq_data_in[24]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_rw_n           ; --             ; acq_trigger_in[25] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_rw_n           ; --             ; acq_data_in[25]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[0]  ; --             ; acq_trigger_in[26] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[0]  ; --             ; acq_data_in[26]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[10] ; --             ; acq_trigger_in[27] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[10] ; --             ; acq_data_in[27]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[11] ; --             ; acq_trigger_in[28] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[11] ; --             ; acq_data_in[28]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[12] ; --             ; acq_trigger_in[29] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[12] ; --             ; acq_data_in[29]    ;
+---------------------------------+-----------------------------------------------------------------------------+----------------+--------------------+
This list only includes the top 50 out of 292 changed assignments


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                   ; Details ;
+-------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; nios_system:u0|bus_bridge_acknowledge                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_acknowledge                                                            ; N/A     ;
; nios_system:u0|bus_bridge_acknowledge                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_acknowledge                                                            ; N/A     ;
; nios_system:u0|bus_bridge_bus_enable                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                             ; N/A     ;
; nios_system:u0|bus_bridge_bus_enable                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                             ; N/A     ;
; nios_system:u0|bus_bridge_irq                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; nios_system:u0|bus_bridge_irq                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; nios_system:u0|bus_bridge_rw                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw                                                     ; N/A     ;
; nios_system:u0|bus_bridge_rw                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw                                                     ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|clk                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK2_50~input                                                                                                                     ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|clk                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK2_50~input                                                                                                                     ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[0]                                                                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[0]                                                                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[1]                                                                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[1]                                                                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[2]                                                                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[2]                                                                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[3]                                                                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[3]                                                                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[4]                                                                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[4]                                                                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[5]                                                                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[5]                                                                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[6]                                                                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[6]                                                                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[7]                                                                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[7]                                                                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]                                            ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]                                            ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]                                             ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]                                             ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]                                             ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]                                             ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[4]                                             ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[4]                                             ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[5]                                             ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[5]                                             ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]                                             ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]                                             ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]                                             ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]                                             ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]                                             ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]                                             ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]                                             ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]                                             ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_bus_enable       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                             ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_bus_enable       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                             ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_rw_n             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw                                                     ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_rw_n             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw                                                     ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[16]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[16]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[17]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[17]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[18]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[18]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[19]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[19]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[20]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[20]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[21]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[21]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[22]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[22]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[23]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[23]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[24]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[24]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[25]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[25]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[26]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[26]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[27]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[27]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[28]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[28]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[29]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[29]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[30]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[30]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[31]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[31]                                         ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_acknowledge      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_acknowledge                                                            ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_acknowledge      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_acknowledge                                                            ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_acknowledge~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_acknowledge                                                            ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_acknowledge~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_acknowledge                                                            ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[26]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[26]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[27]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[27]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[28]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[28]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[29]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[29]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[30]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[30]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[31]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[31]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_a[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[26]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[26]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[27]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[27]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[28]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[28]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[29]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[29]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[30]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[30]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[31]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[31]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|Dual_Port_Ram:Dual_Port_Ram_inst|altsyncram:altsyncram_component|q_b[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|reset_n            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; synchronizer:synchronizer_inst|KEY_d2[0]                                                                                            ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|reset_n            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; synchronizer:synchronizer_inst|KEY_d2[0]                                                                                            ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wren_it            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wren_it                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wren_it            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wren_it                                                                  ; N/A     ;
; CLOCK2_50~inputCLKENA0                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK2_50~inputCLKENA0                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
+-------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                ; Partition ; Type          ; Location           ; Status                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; AUD_ADCDAT                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- AUD_ADCDAT                                                                                                                                                                                                   ; Top       ; Input Pad     ; IOPAD_X8_Y81_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- AUD_ADCDAT~input                                                                                                                                                                                             ; Top       ; Input Buffer  ; IOIBUF_X8_Y81_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; AUD_ADCLRCK                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- AUD_ADCLRCK                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; IOPAD_X8_Y81_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- AUD_ADCLRCK~output                                                                                                                                                                                           ; Top       ; Output Buffer ; IOOBUF_X8_Y81_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; AUD_BCLK                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- AUD_BCLK                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; IOPAD_X16_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- AUD_BCLK~output                                                                                                                                                                                              ; Top       ; Output Buffer ; IOOBUF_X16_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; AUD_DACDAT                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- AUD_DACDAT                                                                                                                                                                                                   ; Top       ; Output Pad    ; IOPAD_X16_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- AUD_DACDAT~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X16_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; AUD_DACLRCK                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- AUD_DACLRCK                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; IOPAD_X24_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- AUD_DACLRCK~output                                                                                                                                                                                           ; Top       ; Output Buffer ; IOOBUF_X24_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; AUD_XCK                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- AUD_XCK                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X2_Y81_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- AUD_XCK~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X2_Y81_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; CLOCK2_50                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- CLOCK2_50                                                                                                                                                                                                    ; Top       ; Input Pad     ; IOPAD_X56_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- CLOCK2_50~input                                                                                                                                                                                              ; Top       ; Input Buffer  ; IOIBUF_X56_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; CLOCK3_50                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- CLOCK3_50                                                                                                                                                                                                    ; Top       ; Input Pad     ; IOPAD_X89_Y25_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- CLOCK3_50~input                                                                                                                                                                                              ; Top       ; Input Buffer  ; IOIBUF_X89_Y25_N4  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; CLOCK4_50                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- CLOCK4_50                                                                                                                                                                                                    ; Top       ; Input Pad     ; IOPAD_X32_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- CLOCK4_50~input                                                                                                                                                                                              ; Top       ; Input Buffer  ; IOIBUF_X32_Y81_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; CLOCK_50                                                                                                                                                                                                            ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- CLOCK_50                                                                                                                                                                                                     ; Top       ; Input Pad     ; IOPAD_X32_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- CLOCK_50~input                                                                                                                                                                                               ; Top       ; Input Buffer  ; IOIBUF_X32_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_ADDR[0]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[0]                                                                                                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X40_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[0]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X40_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_ADDR[10]                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[10]                                                                                                                                                                                                ; Top       ; Output Pad    ; IOPAD_X26_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[10]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; IOOBUF_X26_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_ADDR[11]                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[11]                                                                                                                                                                                                ; Top       ; Output Pad    ; IOPAD_X30_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[11]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; IOOBUF_X30_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_ADDR[12]                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[12]                                                                                                                                                                                                ; Top       ; Output Pad    ; IOPAD_X40_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[12]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; IOOBUF_X40_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_ADDR[1]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[1]                                                                                                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X30_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[1]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X30_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_ADDR[2]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[2]                                                                                                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X38_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[2]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X38_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_ADDR[3]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[3]                                                                                                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X24_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[3]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X24_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_ADDR[4]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[4]                                                                                                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X28_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[4]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X28_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_ADDR[5]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[5]                                                                                                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X28_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[5]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X28_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_ADDR[6]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[6]                                                                                                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X24_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[6]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X24_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_ADDR[7]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[7]                                                                                                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X32_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[7]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X32_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_ADDR[8]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[8]                                                                                                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X38_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[8]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X38_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_ADDR[9]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[9]                                                                                                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X26_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[9]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X26_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_BA[0]                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_BA[0]                                                                                                                                                                                                   ; Top       ; Output Pad    ; IOPAD_X22_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_BA[0]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X22_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_BA[1]                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_BA[1]                                                                                                                                                                                                   ; Top       ; Output Pad    ; IOPAD_X38_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_BA[1]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X38_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_CAS_N                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_CAS_N                                                                                                                                                                                                   ; Top       ; Output Pad    ; IOPAD_X18_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_CAS_N~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X18_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_CKE                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_CKE                                                                                                                                                                                                     ; Top       ; Output Pad    ; IOPAD_X36_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_CKE~output                                                                                                                                                                                              ; Top       ; Output Buffer ; IOOBUF_X36_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_CLK                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_CLK                                                                                                                                                                                                     ; Top       ; Output Pad    ; IOPAD_X38_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_CLK~output                                                                                                                                                                                              ; Top       ; Output Buffer ; IOOBUF_X38_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_CS_N                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_CS_N                                                                                                                                                                                                    ; Top       ; Output Pad    ; IOPAD_X18_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_CS_N~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X18_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_DQ[0]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[0]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X24_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[0]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X24_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_DQ[10]                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[10]                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; IOPAD_X30_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[10]~output                                                                                                                                                                                           ; Top       ; Output Buffer ; IOOBUF_X30_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_DQ[11]                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[11]                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; IOPAD_X18_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[11]~output                                                                                                                                                                                           ; Top       ; Output Buffer ; IOOBUF_X18_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_DQ[12]                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[12]                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; IOPAD_X32_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[12]~output                                                                                                                                                                                           ; Top       ; Output Buffer ; IOOBUF_X32_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_DQ[13]                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[13]                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; IOPAD_X32_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[13]~output                                                                                                                                                                                           ; Top       ; Output Buffer ; IOOBUF_X32_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_DQ[14]                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[14]                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; IOPAD_X26_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[14]~output                                                                                                                                                                                           ; Top       ; Output Buffer ; IOOBUF_X26_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_DQ[15]                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[15]                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; IOPAD_X24_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[15]~output                                                                                                                                                                                           ; Top       ; Output Buffer ; IOOBUF_X24_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_DQ[1]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[1]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X26_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[1]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X26_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_DQ[2]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[2]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X28_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[2]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X28_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_DQ[3]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[3]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X28_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[3]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X28_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_DQ[4]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[4]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X30_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[4]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X30_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_DQ[5]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[5]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X18_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[5]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X18_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_DQ[6]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[6]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X34_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[6]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X34_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_DQ[7]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[7]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X34_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[7]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X34_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_DQ[8]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[8]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X34_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[8]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X34_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_DQ[9]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[9]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X34_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[9]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X34_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_LDQM                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_LDQM                                                                                                                                                                                                    ; Top       ; Output Pad    ; IOPAD_X20_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_LDQM~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X20_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_RAS_N                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_RAS_N                                                                                                                                                                                                   ; Top       ; Output Pad    ; IOPAD_X22_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_RAS_N~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X22_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_UDQM                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_UDQM                                                                                                                                                                                                    ; Top       ; Output Pad    ; IOPAD_X36_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_UDQM~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X36_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; DRAM_WE_N                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_WE_N                                                                                                                                                                                                    ; Top       ; Output Pad    ; IOPAD_X20_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_WE_N~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X20_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; FPGA_I2C_SCLK                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- FPGA_I2C_SCLK                                                                                                                                                                                                ; Top       ; Output Pad    ; IOPAD_X12_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- FPGA_I2C_SCLK~output                                                                                                                                                                                         ; Top       ; Output Buffer ; IOOBUF_X12_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; FPGA_I2C_SDAT                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- FPGA_I2C_SDAT                                                                                                                                                                                                ; Top       ; Bidir Pad     ; IOPAD_X12_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- FPGA_I2C_SDAT~output                                                                                                                                                                                         ; Top       ; Output Buffer ; IOOBUF_X12_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[0]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[0]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; IOPAD_X64_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[0]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X64_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[10]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[10]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X56_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[10]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X56_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[11]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[11]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X56_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[11]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X56_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[12]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[12]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X50_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[12]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X50_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[13]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[13]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X52_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[13]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X52_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[14]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[14]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X52_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[14]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X52_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[15]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[15]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X50_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[15]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X50_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[16]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[16]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X68_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[16]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X68_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[17]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[17]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X72_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[17]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X72_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[18]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[18]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X50_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[18]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X50_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[19]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[19]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X76_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[19]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X76_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[1]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[1]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; IOPAD_X68_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[1]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X68_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[20]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[20]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X58_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[20]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X58_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[21]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[21]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X62_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[21]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X62_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[22]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[22]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X54_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[22]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X54_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[23]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[23]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X68_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[23]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X68_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[24]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[24]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X76_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[24]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X76_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[25]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[25]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X82_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[25]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X82_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[26]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[26]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X66_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[26]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X66_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[27]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[27]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X66_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[27]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X66_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[28]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[28]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X70_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[28]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X70_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[29]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[29]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X70_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[29]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X70_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[2]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[2]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; IOPAD_X64_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[2]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X64_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[30]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[30]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X62_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[30]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X62_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[31]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[31]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X54_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[31]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X54_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[32]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[32]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X50_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[32]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X50_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[33]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[33]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X62_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[33]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X62_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[34]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[34]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X58_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[34]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X58_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[35]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[35]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X62_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[35]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X62_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[3]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[3]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; IOPAD_X72_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[3]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X72_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[4]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[4]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; IOPAD_X54_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[4]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X54_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[5]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[5]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; IOPAD_X58_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[5]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X58_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[6]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[6]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; IOPAD_X60_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[6]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[7]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[7]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; IOPAD_X60_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[7]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[8]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[8]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; IOPAD_X58_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[8]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X58_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_0[9]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[9]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; IOPAD_X54_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[9]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X54_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[0]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[0]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; IOPAD_X56_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[0]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X56_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[10]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[10]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X84_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[10]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[11]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[11]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X64_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[11]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X64_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[12]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[12]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X84_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[12]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[13]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[13]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X80_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[13]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[14]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[14]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X82_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[14]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X82_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[15]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[15]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X82_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[15]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X82_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[16]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[16]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X80_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[16]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[17]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[17]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X76_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[17]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X76_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[18]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[18]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X76_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[18]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X76_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[19]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[19]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X78_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[19]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X78_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[1]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[1]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; IOPAD_X88_Y0_N1    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[1]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X88_Y0_N3   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[20]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[20]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X74_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[20]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X74_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[21]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[21]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X74_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[21]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X74_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[22]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[22]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X72_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[22]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X72_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[23]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[23]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X64_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[23]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X64_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[24]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[24]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X72_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[24]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X72_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[25]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[25]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X70_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[25]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X70_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[26]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[26]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X68_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[26]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X68_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[27]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[27]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X70_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[27]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X70_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[28]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[28]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X66_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[28]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X66_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[29]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[29]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X66_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[29]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X66_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[2]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[2]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; IOPAD_X88_Y0_N18   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[2]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X88_Y0_N20  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[30]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[30]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X74_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[30]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X74_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[31]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[31]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X74_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[31]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X74_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[32]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[32]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X78_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[32]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X78_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[33]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[33]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X82_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[33]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X82_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[34]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[34]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X84_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[34]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[35]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[35]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; IOPAD_X86_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[35]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X86_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[3]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[3]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; IOPAD_X86_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[3]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X86_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[4]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[4]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; IOPAD_X88_Y0_N35   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[4]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X88_Y0_N37  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[5]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[5]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; IOPAD_X78_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[5]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X78_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[6]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[6]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; IOPAD_X88_Y0_N52   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[6]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X88_Y0_N54  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[7]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[7]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; IOPAD_X86_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[7]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X86_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[8]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[8]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; IOPAD_X86_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[8]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X86_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; GPIO_1[9]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[9]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; IOPAD_X78_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[9]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; IOOBUF_X78_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX0[0]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[0]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y8_N37   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[0]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y8_N39  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX0[1]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[1]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y11_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[1]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y11_N79 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX0[2]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[2]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y11_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[2]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y11_N96 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX0[3]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[3]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y4_N77   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[3]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y4_N79  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX0[4]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[4]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y13_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[4]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y13_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX0[5]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[5]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y13_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[5]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y13_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX0[6]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[6]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y4_N94   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[6]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y4_N96  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX1[0]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[0]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y6_N37   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[0]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y6_N39  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX1[1]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[1]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y6_N54   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[1]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y6_N56  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX1[2]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[2]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y16_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[2]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y16_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX1[3]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[3]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y16_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[3]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y16_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX1[4]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[4]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y15_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[4]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y15_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX1[5]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[5]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y15_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[5]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y15_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX1[6]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[6]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y8_N54   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[6]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y8_N56  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX2[0]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[0]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y9_N20   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[0]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y9_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX2[1]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[1]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y23_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[1]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y23_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX2[2]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[2]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y23_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[2]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y23_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX2[3]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[3]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y20_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[3]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y20_N79 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX2[4]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[4]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y25_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[4]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y25_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX2[5]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[5]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y20_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[5]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y20_N96 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX2[6]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[6]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y25_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[6]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y25_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX3[0]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[0]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y16_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[0]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y16_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX3[1]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[1]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y16_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[1]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y16_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX3[2]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[2]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y4_N43   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[2]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y4_N45  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX3[3]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[3]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y4_N60   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[3]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y4_N62  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX3[4]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[4]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y21_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[4]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y21_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX3[5]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[5]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y11_N60  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[5]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y11_N62 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX3[6]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[6]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y9_N3    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[6]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y9_N5   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX4[0]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[0]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y11_N43  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[0]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y11_N45 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX4[1]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[1]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y13_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[1]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y13_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX4[2]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[2]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y13_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[2]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y13_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX4[3]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[3]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y8_N20   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[3]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y8_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX4[4]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[4]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y15_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[4]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y15_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX4[5]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[5]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y15_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[5]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y15_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX4[6]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[6]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y20_N43  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[6]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y20_N45 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX5[0]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[0]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y20_N60  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[0]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y20_N62 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX5[1]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[1]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y21_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[1]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y21_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX5[2]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[2]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y25_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[2]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y25_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX5[3]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[3]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y23_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[3]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y23_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX5[4]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[4]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y9_N54   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[4]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y9_N56  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX5[5]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[5]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y23_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[5]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y23_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; HEX5[6]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[6]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y9_N37   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[6]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y9_N39  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; KEY[0]                                                                                                                                                                                                              ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- KEY[0]                                                                                                                                                                                                       ; Top       ; Input Pad     ; IOPAD_X36_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[0]~input                                                                                                                                                                                                 ; Top       ; Input Buffer  ; IOIBUF_X36_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; KEY[1]                                                                                                                                                                                                              ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- KEY[1]                                                                                                                                                                                                       ; Top       ; Input Pad     ; IOPAD_X36_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[1]~input                                                                                                                                                                                                 ; Top       ; Input Buffer  ; IOIBUF_X36_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; KEY[2]                                                                                                                                                                                                              ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- KEY[2]                                                                                                                                                                                                       ; Top       ; Input Pad     ; IOPAD_X40_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[2]~input                                                                                                                                                                                                 ; Top       ; Input Buffer  ; IOIBUF_X40_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; KEY[3]                                                                                                                                                                                                              ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- KEY[3]                                                                                                                                                                                                       ; Top       ; Input Pad     ; IOPAD_X40_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[3]~input                                                                                                                                                                                                 ; Top       ; Input Buffer  ; IOIBUF_X40_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; LEDR[0]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[0]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X52_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[0]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X52_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; LEDR[1]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[1]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X52_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[1]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X52_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; LEDR[2]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[2]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X60_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[2]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; LEDR[3]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[3]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X80_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[3]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; LEDR[4]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[4]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X60_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[4]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; LEDR[5]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[5]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X80_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[5]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; LEDR[6]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[6]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X84_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[6]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; LEDR[7]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[7]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y6_N3    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[7]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y6_N5   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; LEDR[8]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[8]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y8_N3    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[8]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y8_N5   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; LEDR[9]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[9]                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y6_N20   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[9]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y6_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; SW[0]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[0]                                                                                                                                                                                                        ; Top       ; Input Pad     ; IOPAD_X12_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[0]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; IOIBUF_X12_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; SW[1]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[1]                                                                                                                                                                                                        ; Top       ; Input Pad     ; IOPAD_X16_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[1]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; IOIBUF_X16_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; SW[2]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[2]                                                                                                                                                                                                        ; Top       ; Input Pad     ; IOPAD_X8_Y0_N34    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[2]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; IOIBUF_X8_Y0_N35   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; SW[3]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[3]                                                                                                                                                                                                        ; Top       ; Input Pad     ; IOPAD_X4_Y0_N51    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[3]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; IOIBUF_X4_Y0_N52   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; SW[4]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[4]                                                                                                                                                                                                        ; Top       ; Input Pad     ; IOPAD_X2_Y0_N40    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[4]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; IOIBUF_X2_Y0_N41   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; SW[5]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[5]                                                                                                                                                                                                        ; Top       ; Input Pad     ; IOPAD_X16_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[5]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; IOIBUF_X16_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; SW[6]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[6]                                                                                                                                                                                                        ; Top       ; Input Pad     ; IOPAD_X4_Y0_N34    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[6]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; IOIBUF_X4_Y0_N35   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; SW[7]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[7]                                                                                                                                                                                                        ; Top       ; Input Pad     ; IOPAD_X4_Y0_N0     ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[7]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; IOIBUF_X4_Y0_N1    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; SW[8]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[8]                                                                                                                                                                                                        ; Top       ; Input Pad     ; IOPAD_X4_Y0_N17    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[8]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; IOIBUF_X4_Y0_N18   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; SW[9]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[9]                                                                                                                                                                                                        ; Top       ; Input Pad     ; IOPAD_X2_Y0_N57    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[9]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; IOIBUF_X2_Y0_N58   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; altera_reserved_tck                                                                                                                                                                                                 ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tck                                                                                                                                                                                          ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                                                                                                                                                                    ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; altera_reserved_tdi                                                                                                                                                                                                 ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tdi                                                                                                                                                                                          ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                    ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; altera_reserved_tdo                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- altera_reserved_tdo                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; altera_reserved_tms                                                                                                                                                                                                 ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tms                                                                                                                                                                                          ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                                                                                                                                                                    ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_0_                                                                                                                          ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_10_                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_11_                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_12_                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_13_                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_14_                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_15_                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_16_                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_17_                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_18_                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_19_                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_1_                                                                                                                          ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_20_                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_21_                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_22_                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_23_                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_2_                                                                                                                          ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_3_                                                                                                                          ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_4_                                                                                                                          ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_5_                                                                                                                          ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_6_                                                                                                                          ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_7_                                                                                                                          ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_8_                                                                                                                          ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_9_                                                                                                                          ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_0_                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_1_                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_2_                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr             ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena             ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_        ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_        ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi             ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1            ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_clk                                                                                                                                                                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_addressWave_0_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_addressWave_1_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_addressWave_2_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_addressWave_3_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_addressWave_4_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_addressWave_5_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_addressWave_6_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_addressWave_7_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_0_                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_10_                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_1_                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_2_                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_3_                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_4_                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_5_                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_6_                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_7_                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_8_                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_9_                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_bus_enable                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_rw_n                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_0_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_10_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_11_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_12_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_13_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_14_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_15_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_16_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_17_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_18_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_19_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_1_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_20_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_21_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_22_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_23_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_24_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_25_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_26_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_27_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_28_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_29_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_2_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_30_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_31_                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_3_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_4_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_5_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_6_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_7_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_8_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_9_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_acknowledge                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_acknowledge~reg0                                                                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_0_                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_10_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_11_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_12_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_13_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_14_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_15_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_16_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_17_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_18_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_19_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_1_                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_20_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_21_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_22_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_23_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_24_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_25_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_26_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_27_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_28_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_29_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_2_                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_30_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_31_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_3_                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_4_                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_5_                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_6_                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_7_                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_8_                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_9_                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_0_                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_10_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_11_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_12_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_13_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_14_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_15_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_16_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_17_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_18_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_19_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_1_                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_20_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_21_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_22_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_23_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_24_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_25_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_26_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_27_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_28_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_29_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_2_                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_30_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_31_                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_3_                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_4_                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_5_                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_6_                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_7_                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_8_                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_9_                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_reset_n                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.peripheral_on_external_bus_inst_wren_it                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_bus_bridge_acknowledge                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_bus_bridge_bus_enable                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_bus_bridge_irq                                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_bus_bridge_rw                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                     ;           ;               ;                    ;                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+


