INFO: [VRFC 10-2263] Analyzing Verilog file "D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/final/final.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/final/final.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_updn_cntr
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_dc_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_wr_logic
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_rd_logic
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_memory
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_fifo_generator_v13_2_1_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_fifo_generator_v13_2_1
INFO: [VRFC 10-307] analyzing entity fifo_generator_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/BRAM0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BRAM0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/BRAM1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BRAM1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/kcpsm6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity kcpsm6
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/kcpsm6_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity kcpsm6_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/top_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/top_all.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_all
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_top
