
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Fastest Corner ===================================

Startpoint: _27_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _27_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.03    0.08    0.08 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.03    0.00    0.08 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.02    0.07    0.15 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    0.15 ^ _27_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.07    0.23    0.38 v _27_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net3 (net)
                  0.07    0.00    0.38 v _14_/A (sky130_fd_sc_hd__or4bb_1)
     2    0.01    0.06    0.31    0.69 v _14_/X (sky130_fd_sc_hd__or4bb_1)
                                         _04_ (net)
                  0.06    0.00    0.69 v _17_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.03    0.12    0.81 v _17_/X (sky130_fd_sc_hd__and4b_1)
                                         _07_ (net)
                  0.03    0.00    0.81 v _18_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    0.87 v _18_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _01_ (net)
                  0.02    0.00    0.87 v _27_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.87   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.03    0.08   10.08 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.03    0.00   10.08 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.02    0.07   10.15 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00   10.15 ^ _27_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.15   clock reconvergence pessimism
                         -0.07   10.09   library setup time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)



======================= Slowest Corner ===================================

Startpoint: _28_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _27_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.07    0.19    0.19 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.19 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.05    0.20    0.39 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.39 ^ _28_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.02    0.24    0.75    1.13 ^ _28_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net4 (net)
                  0.24    0.00    1.13 ^ _14_/C_N (sky130_fd_sc_hd__or4bb_1)
     2    0.01    0.20    1.21    2.34 v _14_/X (sky130_fd_sc_hd__or4bb_1)
                                         _04_ (net)
                  0.20    0.00    2.34 v _17_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.09    0.44    2.78 v _17_/X (sky130_fd_sc_hd__and4b_1)
                                         _07_ (net)
                  0.09    0.00    2.78 v _18_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.16    2.94 v _18_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _01_ (net)
                  0.04    0.00    2.94 v _27_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.94   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.07    0.19   10.19 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00   10.19 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.05    0.20   10.39 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00   10.39 ^ _27_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.39   clock reconvergence pessimism
                         -0.26   10.12   library setup time
                                 10.12   data required time
-----------------------------------------------------------------------------
                                 10.12   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)



======================= Typical Corner ===================================

Startpoint: _28_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _27_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _28_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.02    0.15    0.38    0.60 ^ _28_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net4 (net)
                  0.15    0.00    0.60 ^ _14_/C_N (sky130_fd_sc_hd__or4bb_1)
     2    0.01    0.10    0.52    1.11 v _14_/X (sky130_fd_sc_hd__or4bb_1)
                                         _04_ (net)
                  0.10    0.00    1.11 v _17_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.20    1.31 v _17_/X (sky130_fd_sc_hd__and4b_1)
                                         _07_ (net)
                  0.05    0.00    1.31 v _18_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.39 v _18_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _01_ (net)
                  0.02    0.00    1.39 v _27_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.39   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11   10.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.22 ^ _27_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.22   clock reconvergence pessimism
                         -0.10   10.12   library setup time
                                 10.12   data required time
-----------------------------------------------------------------------------
                                 10.12   data required time
                                 -1.39   data arrival time
-----------------------------------------------------------------------------
                                  8.72   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Fastest Corner ===================================

No paths found.

======================= Slowest Corner ===================================

No paths found.

======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Fastest Corner ===================================


max slew violations count Fastest: 0
max fanout violations count Fastest: 0
max cap violations count Fastest: 0
======================= Slowest Corner ===================================


max slew violations count Slowest: 0
max fanout violations count Slowest: 0
max cap violations count Slowest: 0
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 input port missing set_input_delay.
  reset
Warning: There are 4 unconstrained endpoints.
  count[0]
  count[1]
  count[2]
  count[3]
