#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021e8c310c10 .scope module, "alu_core_tb" "alu_core_tb" 2 4;
 .timescale -9 -12;
v0000021e8c321510_0 .var "alu_control", 4 0;
v0000021e8c3215b0_0 .var "data1", 31 0;
v0000021e8c321650_0 .var "data2", 31 0;
v0000021e8c3216f0_0 .net "result", 31 0, v0000021e8c2cbd60_0;  1 drivers
S_0000021e8c3104f0 .scope module, "uut" "alu_core" 2 9, 3 1 0, S_0000021e8c310c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 5 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
v0000021e8c2e34d0_0 .net "alu_control", 4 0, v0000021e8c321510_0;  1 drivers
v0000021e8c310680_0 .net "data1", 31 0, v0000021e8c3215b0_0;  1 drivers
v0000021e8c310da0_0 .net "data2", 31 0, v0000021e8c321650_0;  1 drivers
v0000021e8c2cbd60_0 .var "result", 31 0;
E_0000021e8c308040 .event anyedge, v0000021e8c2e34d0_0, v0000021e8c310680_0, v0000021e8c310da0_0;
S_0000021e8c310360 .scope module, "alu_m_extension_tb" "alu_m_extension_tb" 2 47;
 .timescale -9 -12;
v0000021e8c378b90_0 .var "alu_control", 4 0;
v0000021e8c378cd0_0 .var "data1", 31 0;
v0000021e8c379270_0 .var "data2", 31 0;
v0000021e8c379590_0 .net "result", 31 0, v0000021e8c3794f0_0;  1 drivers
S_0000021e8c321790 .scope module, "uut" "alu_m_extension" 2 52, 4 2 0, S_0000021e8c310360;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 5 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
v0000021e8c378eb0_0 .net/s *"_ivl_0", 63 0, L_0000021e8c378e10;  1 drivers
v0000021e8c378a50_0 .net *"_ivl_10", 63 0, L_0000021e8c3c2330;  1 drivers
L_0000021e8c379920 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e8c3789b0_0 .net *"_ivl_13", 31 0, L_0000021e8c379920;  1 drivers
v0000021e8c378910_0 .net *"_ivl_16", 63 0, L_0000021e8c3c25b0;  1 drivers
L_0000021e8c379968 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e8c379130_0 .net *"_ivl_19", 31 0, L_0000021e8c379968;  1 drivers
v0000021e8c378f50_0 .net/s *"_ivl_2", 63 0, L_0000021e8c379630;  1 drivers
v0000021e8c378af0_0 .net *"_ivl_20", 63 0, L_0000021e8c3c2d30;  1 drivers
L_0000021e8c3799b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e8c378ff0_0 .net *"_ivl_23", 31 0, L_0000021e8c3799b0;  1 drivers
v0000021e8c378d70_0 .net *"_ivl_6", 63 0, L_0000021e8c379810;  1 drivers
L_0000021e8c3798d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e8c3793b0_0 .net *"_ivl_9", 31 0, L_0000021e8c3798d8;  1 drivers
v0000021e8c3796d0_0 .net "alu_control", 4 0, v0000021e8c378b90_0;  1 drivers
v0000021e8c378c30_0 .net "data1", 31 0, v0000021e8c378cd0_0;  1 drivers
v0000021e8c379310_0 .net "data2", 31 0, v0000021e8c379270_0;  1 drivers
v0000021e8c379090_0 .net "mul_signed", 63 0, L_0000021e8c379770;  1 drivers
v0000021e8c379450_0 .net "mul_signed_unsigned", 63 0, L_0000021e8c3c32d0;  1 drivers
v0000021e8c3791d0_0 .net "mul_unsigned", 63 0, L_0000021e8c3c30f0;  1 drivers
v0000021e8c3794f0_0 .var "result", 31 0;
E_0000021e8c307700 .event anyedge, v0000021e8c3796d0_0, v0000021e8c379090_0, v0000021e8c3791d0_0, v0000021e8c379450_0;
L_0000021e8c378e10 .extend/s 64, v0000021e8c378cd0_0;
L_0000021e8c379630 .extend/s 64, v0000021e8c379270_0;
L_0000021e8c379770 .arith/mult 64, L_0000021e8c378e10, L_0000021e8c379630;
L_0000021e8c379810 .concat [ 32 32 0 0], v0000021e8c378cd0_0, L_0000021e8c3798d8;
L_0000021e8c3c2330 .concat [ 32 32 0 0], v0000021e8c379270_0, L_0000021e8c379920;
L_0000021e8c3c32d0 .arith/mult 64, L_0000021e8c379810, L_0000021e8c3c2330;
L_0000021e8c3c25b0 .concat [ 32 32 0 0], v0000021e8c378cd0_0, L_0000021e8c379968;
L_0000021e8c3c2d30 .concat [ 32 32 0 0], v0000021e8c379270_0, L_0000021e8c3799b0;
L_0000021e8c3c30f0 .arith/mult 64, L_0000021e8c3c25b0, L_0000021e8c3c2d30;
    .scope S_0000021e8c3104f0;
T_0 ;
    %wait E_0000021e8c308040;
    %load/vec4 v0000021e8c2e34d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021e8c2cbd60_0, 0, 32;
    %jmp T_0.11;
T_0.0 ;
    %load/vec4 v0000021e8c310680_0;
    %load/vec4 v0000021e8c310da0_0;
    %add;
    %store/vec4 v0000021e8c2cbd60_0, 0, 32;
    %jmp T_0.11;
T_0.1 ;
    %load/vec4 v0000021e8c310680_0;
    %load/vec4 v0000021e8c310da0_0;
    %sub;
    %store/vec4 v0000021e8c2cbd60_0, 0, 32;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v0000021e8c310680_0;
    %load/vec4 v0000021e8c310da0_0;
    %or;
    %store/vec4 v0000021e8c2cbd60_0, 0, 32;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v0000021e8c310680_0;
    %load/vec4 v0000021e8c310da0_0;
    %xor;
    %store/vec4 v0000021e8c2cbd60_0, 0, 32;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0000021e8c310680_0;
    %load/vec4 v0000021e8c310da0_0;
    %and;
    %store/vec4 v0000021e8c2cbd60_0, 0, 32;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0000021e8c310680_0;
    %ix/getv 4, v0000021e8c310da0_0;
    %shiftr 4;
    %store/vec4 v0000021e8c2cbd60_0, 0, 32;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0000021e8c310680_0;
    %ix/getv 4, v0000021e8c310da0_0;
    %shiftl 4;
    %store/vec4 v0000021e8c2cbd60_0, 0, 32;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0000021e8c310680_0;
    %ix/getv 4, v0000021e8c310da0_0;
    %shiftr/s 4;
    %store/vec4 v0000021e8c2cbd60_0, 0, 32;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0000021e8c310680_0;
    %load/vec4 v0000021e8c310da0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %store/vec4 v0000021e8c2cbd60_0, 0, 32;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0000021e8c310da0_0;
    %store/vec4 v0000021e8c2cbd60_0, 0, 32;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000021e8c310c10;
T_1 ;
    %vpi_call 2 17 "$display", "---- ALU CORE TEST ----" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000021e8c3215b0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000021e8c321650_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021e8c321510_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 21 "$display", "ADD: %0d + %0d = %0d", v0000021e8c3215b0_0, v0000021e8c321650_0, v0000021e8c3216f0_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000021e8c3215b0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000021e8c321650_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000021e8c321510_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 25 "$display", "SUB: %0d - %0d = %0d", v0000021e8c3215b0_0, v0000021e8c321650_0, v0000021e8c3216f0_0 {0 0 0};
    %pushi/vec4 3855, 0, 32;
    %store/vec4 v0000021e8c3215b0_0, 0, 32;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0000021e8c321650_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000021e8c321510_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 29 "$display", "OR: %h | %h = %h", v0000021e8c3215b0_0, v0000021e8c321650_0, v0000021e8c3216f0_0 {0 0 0};
    %pushi/vec4 3855, 0, 32;
    %store/vec4 v0000021e8c3215b0_0, 0, 32;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0000021e8c321650_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000021e8c321510_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 33 "$display", "AND: %h & %h = %h", v0000021e8c3215b0_0, v0000021e8c321650_0, v0000021e8c3216f0_0 {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000021e8c3215b0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000021e8c321650_0, 0, 32;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000021e8c321510_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 37 "$display", "SLT: %0d < %0d = %0d", v0000021e8c3215b0_0, v0000021e8c321650_0, v0000021e8c3216f0_0 {0 0 0};
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000021e8c321790;
T_2 ;
    %wait E_0000021e8c307700;
    %load/vec4 v0000021e8c3796d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021e8c3794f0_0, 0, 32;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0000021e8c379090_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000021e8c3794f0_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0000021e8c379090_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000021e8c3794f0_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0000021e8c3791d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000021e8c3794f0_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0000021e8c379450_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000021e8c3794f0_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000021e8c310360;
T_3 ;
    %vpi_call 2 60 "$display", "---- ALU M EXTENSION TEST ----" {0 0 0};
    %pushi/vec4 4294967289, 0, 32;
    %store/vec4 v0000021e8c378cd0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000021e8c379270_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000021e8c378b90_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 64 "$display", "MUL: %0d * %0d (low) = %0d", v0000021e8c378cd0_0, v0000021e8c379270_0, v0000021e8c379590_0 {0 0 0};
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000021e8c378b90_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 68 "$display", "MULH: %0d * %0d (high) = %0d", v0000021e8c378cd0_0, v0000021e8c379270_0, v0000021e8c379590_0 {0 0 0};
    %pushi/vec4 4000000000, 0, 32;
    %store/vec4 v0000021e8c378cd0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000021e8c379270_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000021e8c378b90_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 72 "$display", "MULHU: %0d * %0d (high) = %0d", v0000021e8c378cd0_0, v0000021e8c379270_0, v0000021e8c379590_0 {0 0 0};
    %pushi/vec4 4294967287, 0, 32;
    %store/vec4 v0000021e8c378cd0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000021e8c379270_0, 0, 32;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000021e8c378b90_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 76 "$display", "MULHSU: %0d * %0d (high) = %0d", v0000021e8c378cd0_0, v0000021e8c379270_0, v0000021e8c379590_0 {0 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "alu_core_tb.v";
    "alu_core.v";
    "alu_m_extension.v";
