{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 07 14:49:08 2017 " "Info: Processing started: Mon Aug 07 14:49:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WeighInitiallize -c WeighInitiallize " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off WeighInitiallize -c WeighInitiallize" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file clk_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "clk_div.sv" "" { Text "C:/Users/user3/Desktop/FYP_DrowsinessDetector/WeightInitiallize/clk_div.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "WeighInitiallize.sv(15) " "Warning (10268): Verilog HDL information at WeighInitiallize.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "WeighInitiallize.sv" "" { Text "C:/Users/user3/Desktop/FYP_DrowsinessDetector/WeightInitiallize/WeighInitiallize.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weighinitiallize.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file weighinitiallize.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WeighInitiallizemodule " "Info: Found entity 1: WeighInitiallizemodule" {  } { { "WeighInitiallize.sv" "" { Text "C:/Users/user3/Desktop/FYP_DrowsinessDetector/WeightInitiallize/WeighInitiallize.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weighinitiallize_tb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file weighinitiallize_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WeightInitiallize_tb " "Info: Found entity 1: WeightInitiallize_tb" {  } { { "WeighInitiallize_tb.sv" "" { Text "C:/Users/user3/Desktop/FYP_DrowsinessDetector/WeightInitiallize/WeighInitiallize_tb.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "WeightRAM.sv(15) " "Warning (10268): Verilog HDL information at WeightRAM.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "WeightRAM.sv" "" { Text "C:/Users/user3/Desktop/FYP_DrowsinessDetector/WeightInitiallize/WeightRAM.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weightram.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file weightram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WeightRAM " "Info: Found entity 1: WeightRAM" {  } { { "WeightRAM.sv" "" { Text "C:/Users/user3/Desktop/FYP_DrowsinessDetector/WeightInitiallize/WeightRAM.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "download.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file download.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Download " "Info: Found entity 1: Download" {  } { { "Download.sv" "" { Text "C:/Users/user3/Desktop/FYP_DrowsinessDetector/WeightInitiallize/Download.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Info: Found entity 1: LFSR" {  } { { "LFSR.sv" "" { Text "C:/Users/user3/Desktop/FYP_DrowsinessDetector/WeightInitiallize/LFSR.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weightram_tb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file weightram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WeightRAM_tb " "Info: Found entity 1: WeightRAM_tb" {  } { { "WeightRAM_tb.sv" "" { Text "C:/Users/user3/Desktop/FYP_DrowsinessDetector/WeightInitiallize/WeightRAM_tb.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk WeighInitiallize.sv(45) " "Warning (10236): Verilog HDL Implicit Net warning at WeighInitiallize.sv(45): created implicit net for \"clk\"" {  } { { "WeighInitiallize.sv" "" { Text "C:/Users/user3/Desktop/FYP_DrowsinessDetector/WeightInitiallize/WeighInitiallize.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk WeightRAM.sv(45) " "Warning (10236): Verilog HDL Implicit Net warning at WeightRAM.sv(45): created implicit net for \"clk\"" {  } { { "WeightRAM.sv" "" { Text "C:/Users/user3/Desktop/FYP_DrowsinessDetector/WeightInitiallize/WeightRAM.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_SV_AGGREGATE_PORT_CONNECTION_REQUIRES_MODULE" "5 test Download.sv(17) " "Error (10703): SystemVerilog error at Download.sv(17): can't resolve aggregate expression in connection to port 5 on instance \"test\" because the instance has no module binding" {  } { { "Download.sv" "" { Text "C:/Users/user3/Desktop/FYP_DrowsinessDetector/WeightInitiallize/Download.sv" 17 0 0 } }  } 0 10703 "SystemVerilog error at %3!s!: can't resolve aggregate expression in connection to port %1!d! on instance \"%2!s!\" because the instance has no module binding" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user3/Desktop/FYP_DrowsinessDetector/WeightInitiallize/output_files/WeighInitiallize.map.smsg " "Info: Generated suppressed messages file C:/Users/user3/Desktop/FYP_DrowsinessDetector/WeightInitiallize/output_files/WeighInitiallize.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Error: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 07 14:49:08 2017 " "Error: Processing ended: Mon Aug 07 14:49:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Error: Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
