// Seed: 1496657751
module module_0 (
    output uwire id_0,
    output tri id_1
    , id_9,
    input tri0 id_2,
    input tri1 id_3,
    output supply1 id_4,
    output tri0 id_5,
    input wor id_6,
    input wire id_7
);
  wire id_10;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wor id_3,
    input supply1 id_4,
    input wire id_5,
    input supply0 id_6
);
  initial begin
    id_2 = 1;
    id_0 = 1;
  end
  supply1 id_8;
  module_0(
      id_2, id_0, id_5, id_1, id_0, id_2, id_5, id_6
  );
  assign id_8 = 1'b0;
  assign id_0 = id_6;
  wire id_9;
  assign id_8 = 1;
  assign id_8 = 1;
endmodule
