# Rewrite the .blif to Verilog
# so that the pin sequence matches
read_blif rewritten_router_benchmark_yosys_out.blif
write_verilog router_benchmark_output_verilog.v
