0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.sim/sim_1/synth/timing/xsim/FrequencyScanner_tb_time_synth.v,1690707973,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/FFTTest_tb.v,,CFGLUT5_HD1;CFGLUT5_HD10;CFGLUT5_HD100;CFGLUT5_HD101;CFGLUT5_HD102;CFGLUT5_HD103;CFGLUT5_HD104;CFGLUT5_HD105;CFGLUT5_HD106;CFGLUT5_HD107;CFGLUT5_HD108;CFGLUT5_HD109;CFGLUT5_HD11;CFGLUT5_HD110;CFGLUT5_HD111;CFGLUT5_HD12;CFGLUT5_HD13;CFGLUT5_HD14;CFGLUT5_HD15;CFGLUT5_HD16;CFGLUT5_HD17;CFGLUT5_HD18;CFGLUT5_HD19;CFGLUT5_HD2;CFGLUT5_HD20;CFGLUT5_HD21;CFGLUT5_HD22;CFGLUT5_HD23;CFGLUT5_HD24;CFGLUT5_HD25;CFGLUT5_HD26;CFGLUT5_HD27;CFGLUT5_HD28;CFGLUT5_HD29;CFGLUT5_HD3;CFGLUT5_HD30;CFGLUT5_HD31;CFGLUT5_HD32;CFGLUT5_HD33;CFGLUT5_HD34;CFGLUT5_HD35;CFGLUT5_HD36;CFGLUT5_HD37;CFGLUT5_HD38;CFGLUT5_HD39;CFGLUT5_HD4;CFGLUT5_HD40;CFGLUT5_HD41;CFGLUT5_HD42;CFGLUT5_HD43;CFGLUT5_HD44;CFGLUT5_HD45;CFGLUT5_HD46;CFGLUT5_HD47;CFGLUT5_HD48;CFGLUT5_HD49;CFGLUT5_HD5;CFGLUT5_HD50;CFGLUT5_HD51;CFGLUT5_HD52;CFGLUT5_HD53;CFGLUT5_HD54;CFGLUT5_HD55;CFGLUT5_HD56;CFGLUT5_HD57;CFGLUT5_HD58;CFGLUT5_HD59;CFGLUT5_HD6;CFGLUT5_HD60;CFGLUT5_HD61;CFGLUT5_HD62;CFGLUT5_HD63;CFGLUT5_HD64;CFGLUT5_HD65;CFGLUT5_HD66;CFGLUT5_HD67;CFGLUT5_HD68;CFGLUT5_HD69;CFGLUT5_HD7;CFGLUT5_HD70;CFGLUT5_HD71;CFGLUT5_HD72;CFGLUT5_HD73;CFGLUT5_HD74;CFGLUT5_HD75;CFGLUT5_HD76;CFGLUT5_HD77;CFGLUT5_HD78;CFGLUT5_HD79;CFGLUT5_HD8;CFGLUT5_HD80;CFGLUT5_HD81;CFGLUT5_HD82;CFGLUT5_HD83;CFGLUT5_HD84;CFGLUT5_HD85;CFGLUT5_HD86;CFGLUT5_HD87;CFGLUT5_HD88;CFGLUT5_HD89;CFGLUT5_HD9;CFGLUT5_HD90;CFGLUT5_HD91;CFGLUT5_HD92;CFGLUT5_HD93;CFGLUT5_HD94;CFGLUT5_HD95;CFGLUT5_HD96;CFGLUT5_HD97;CFGLUT5_HD98;CFGLUT5_HD99;CFGLUT5_UNIQ_BASE_;FrequencyScanner;SPIMasterSend;dbg_hub_CV;glbl;ila_0;ila_0_blk_mem_gen_v8_4_5;ila_0_blk_mem_gen_v8_4_5_bindec;ila_0_blk_mem_gen_v8_4_5_bindec_32;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_generic_cstr;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_mux__parameterized0;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized0;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized1;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized10;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized11;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized12;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized13;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized14;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized15;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized16;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized17;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized18;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized19;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized2;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized20;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized21;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized22;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized23;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized24;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized25;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized26;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized27;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized28;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized29;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized3;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized30;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized31;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized32;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized33;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized34;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized35;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized36;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized37;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized38;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized39;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized4;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized40;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized41;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized42;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized43;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized44;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized45;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized46;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized47;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized48;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized49;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized5;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized50;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized51;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized52;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized53;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized54;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized55;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized56;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized57;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized58;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized59;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized6;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized60;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized61;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized62;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized63;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized7;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized8;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized9;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized0;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized1;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized10;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized11;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized12;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized13;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized14;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized15;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized16;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized17;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized18;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized19;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized2;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized20;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized21;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized22;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized23;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized24;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized25;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized26;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized27;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized28;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized29;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized3;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized30;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized31;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized32;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized33;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized34;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized35;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized36;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized37;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized38;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized39;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized4;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized40;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized41;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized42;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized43;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized44;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized45;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized46;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized47;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized48;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized49;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized5;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized50;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized51;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized52;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized53;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized54;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized55;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized56;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized57;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized58;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized59;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized6;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized60;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized61;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized62;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized63;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized7;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized8;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized9;ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_top;ila_0_blk_mem_gen_v8_4_5_synth;ila_0_ila_v6_2_12_ila;ila_0_ila_v6_2_12_ila_cap_addrgen;ila_0_ila_v6_2_12_ila_cap_ctrl_legacy;ila_0_ila_v6_2_12_ila_cap_sample_counter;ila_0_ila_v6_2_12_ila_cap_window_counter;ila_0_ila_v6_2_12_ila_core;ila_0_ila_v6_2_12_ila_register;ila_0_ila_v6_2_12_ila_reset_ctrl;ila_0_ila_v6_2_12_ila_trace_memory;ila_0_ila_v6_2_12_ila_trig_match;ila_0_ila_v6_2_12_ila_trigger;ila_0_ltlib_v1_0_0_all_typeA;ila_0_ltlib_v1_0_0_all_typeA_3;ila_0_ltlib_v1_0_0_all_typeA_5;ila_0_ltlib_v1_0_0_all_typeA__parameterized0;ila_0_ltlib_v1_0_0_all_typeA__parameterized1;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_25;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_29;ila_0_ltlib_v1_0_0_all_typeA_slice;ila_0_ltlib_v1_0_0_all_typeA_slice_2;ila_0_ltlib_v1_0_0_all_typeA_slice_4;ila_0_ltlib_v1_0_0_all_typeA_slice_6;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_0;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_1;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_26;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_30;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_27;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_31;ila_0_ltlib_v1_0_0_allx_typeA;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1;ila_0_ltlib_v1_0_0_allx_typeA__parameterized2;ila_0_ltlib_v1_0_0_allx_typeA_nodelay;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_24;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_28;ila_0_ltlib_v1_0_0_async_edge_xfer;ila_0_ltlib_v1_0_0_async_edge_xfer__1;ila_0_ltlib_v1_0_0_async_edge_xfer__2;ila_0_ltlib_v1_0_0_async_edge_xfer__3;ila_0_ltlib_v1_0_0_cfglut4;ila_0_ltlib_v1_0_0_cfglut4__1;ila_0_ltlib_v1_0_0_cfglut5;ila_0_ltlib_v1_0_0_cfglut5__1;ila_0_ltlib_v1_0_0_cfglut5__2;ila_0_ltlib_v1_0_0_cfglut6;ila_0_ltlib_v1_0_0_cfglut6__1;ila_0_ltlib_v1_0_0_cfglut6__parameterized0;ila_0_ltlib_v1_0_0_cfglut7;ila_0_ltlib_v1_0_0_cfglut7__1;ila_0_ltlib_v1_0_0_generic_memrd;ila_0_ltlib_v1_0_0_match;ila_0_ltlib_v1_0_0_match__parameterized0;ila_0_ltlib_v1_0_0_match__parameterized1;ila_0_ltlib_v1_0_0_match__parameterized2;ila_0_ltlib_v1_0_0_match_nodelay;ila_0_ltlib_v1_0_0_match_nodelay__1;ila_0_ltlib_v1_0_0_match_nodelay__2;ila_0_ltlib_v1_0_0_rising_edge_detection;ila_0_ltlib_v1_0_0_rising_edge_detection__1;ila_0_xsdbs_v1_0_2_reg__parameterized15;ila_0_xsdbs_v1_0_2_reg__parameterized16;ila_0_xsdbs_v1_0_2_reg__parameterized17;ila_0_xsdbs_v1_0_2_reg__parameterized18;ila_0_xsdbs_v1_0_2_reg__parameterized30;ila_0_xsdbs_v1_0_2_reg__parameterized31;ila_0_xsdbs_v1_0_2_reg__parameterized32;ila_0_xsdbs_v1_0_2_reg__parameterized33;ila_0_xsdbs_v1_0_2_reg__parameterized34;ila_0_xsdbs_v1_0_2_reg__parameterized35;ila_0_xsdbs_v1_0_2_reg__parameterized36;ila_0_xsdbs_v1_0_2_reg__parameterized37;ila_0_xsdbs_v1_0_2_reg__parameterized38;ila_0_xsdbs_v1_0_2_reg__parameterized39;ila_0_xsdbs_v1_0_2_reg__parameterized40;ila_0_xsdbs_v1_0_2_reg__parameterized41;ila_0_xsdbs_v1_0_2_reg__parameterized43;ila_0_xsdbs_v1_0_2_reg__parameterized45;ila_0_xsdbs_v1_0_2_reg__parameterized48;ila_0_xsdbs_v1_0_2_reg_ctl;ila_0_xsdbs_v1_0_2_reg_ctl_10;ila_0_xsdbs_v1_0_2_reg_ctl_11;ila_0_xsdbs_v1_0_2_reg_ctl_12;ila_0_xsdbs_v1_0_2_reg_ctl_13;ila_0_xsdbs_v1_0_2_reg_ctl_16;ila_0_xsdbs_v1_0_2_reg_ctl_17;ila_0_xsdbs_v1_0_2_reg_ctl_18;ila_0_xsdbs_v1_0_2_reg_ctl_19;ila_0_xsdbs_v1_0_2_reg_ctl_20;ila_0_xsdbs_v1_0_2_reg_ctl_23;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_14;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_15;ila_0_xsdbs_v1_0_2_reg_p2s;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3;ila_0_xsdbs_v1_0_2_reg_stat;ila_0_xsdbs_v1_0_2_reg_stat_21;ila_0_xsdbs_v1_0_2_reg_stat_22;ila_0_xsdbs_v1_0_2_reg_stat_7;ila_0_xsdbs_v1_0_2_reg_stat_8;ila_0_xsdbs_v1_0_2_reg_stat_9;ila_0_xsdbs_v1_0_2_reg_stream;ila_0_xsdbs_v1_0_2_reg_stream__parameterized0;ila_0_xsdbs_v1_0_2_xsdbs;ila_1;ila_1_blk_mem_gen_v8_4_5;ila_1_blk_mem_gen_v8_4_5_bindec;ila_1_blk_mem_gen_v8_4_5_bindec_38;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_generic_cstr;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_mux__parameterized0;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized0;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized1;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized10;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized11;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized12;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized13;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized14;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized15;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized16;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized17;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized18;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized19;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized2;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized20;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized21;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized22;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized23;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized24;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized25;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized26;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized27;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized28;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized29;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized3;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized30;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized31;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized32;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized33;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized34;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized35;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized36;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized37;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized38;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized39;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized4;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized40;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized41;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized42;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized43;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized44;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized45;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized46;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized47;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized48;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized49;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized5;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized50;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized51;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized52;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized53;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized54;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized55;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized56;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized57;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized58;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized59;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized6;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized60;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized61;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized62;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized7;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized8;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized9;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized0;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized1;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized10;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized11;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized12;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized13;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized14;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized15;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized16;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized17;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized18;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized19;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized2;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized20;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized21;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized22;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized23;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized24;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized25;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized26;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized27;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized28;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized29;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized3;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized30;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized31;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized32;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized33;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized34;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized35;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized36;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized37;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized38;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized39;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized4;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized40;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized41;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized42;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized43;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized44;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized45;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized46;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized47;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized48;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized49;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized5;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized50;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized51;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized52;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized53;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized54;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized55;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized56;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized57;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized58;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized59;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized6;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized60;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized61;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized62;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized7;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized8;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized9;ila_1_blk_mem_gen_v8_4_5_blk_mem_gen_top;ila_1_blk_mem_gen_v8_4_5_synth;ila_1_ila_v6_2_12_ila;ila_1_ila_v6_2_12_ila_cap_addrgen;ila_1_ila_v6_2_12_ila_cap_ctrl_legacy;ila_1_ila_v6_2_12_ila_cap_sample_counter;ila_1_ila_v6_2_12_ila_cap_window_counter;ila_1_ila_v6_2_12_ila_core;ila_1_ila_v6_2_12_ila_register;ila_1_ila_v6_2_12_ila_reset_ctrl;ila_1_ila_v6_2_12_ila_trace_memory;ila_1_ila_v6_2_12_ila_trig_match;ila_1_ila_v6_2_12_ila_trigger;ila_1_ltlib_v1_0_0_all_typeA;ila_1_ltlib_v1_0_0_all_typeA_1;ila_1_ltlib_v1_0_0_all_typeA_11;ila_1_ltlib_v1_0_0_all_typeA_6;ila_1_ltlib_v1_0_0_all_typeA_9;ila_1_ltlib_v1_0_0_all_typeA__parameterized0;ila_1_ltlib_v1_0_0_all_typeA__parameterized1;ila_1_ltlib_v1_0_0_all_typeA__parameterized1_31;ila_1_ltlib_v1_0_0_all_typeA__parameterized1_35;ila_1_ltlib_v1_0_0_all_typeA_slice;ila_1_ltlib_v1_0_0_all_typeA_slice_10;ila_1_ltlib_v1_0_0_all_typeA_slice_12;ila_1_ltlib_v1_0_0_all_typeA_slice_2;ila_1_ltlib_v1_0_0_all_typeA_slice_5;ila_1_ltlib_v1_0_0_all_typeA_slice_7;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_3;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_4;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized1;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized1_32;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized1_36;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized2;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized2_33;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized2_37;ila_1_ltlib_v1_0_0_allx_typeA;ila_1_ltlib_v1_0_0_allx_typeA__parameterized0;ila_1_ltlib_v1_0_0_allx_typeA__parameterized0_0;ila_1_ltlib_v1_0_0_allx_typeA__parameterized0_8;ila_1_ltlib_v1_0_0_allx_typeA__parameterized1;ila_1_ltlib_v1_0_0_allx_typeA__parameterized2;ila_1_ltlib_v1_0_0_allx_typeA_nodelay;ila_1_ltlib_v1_0_0_allx_typeA_nodelay_30;ila_1_ltlib_v1_0_0_allx_typeA_nodelay_34;ila_1_ltlib_v1_0_0_async_edge_xfer;ila_1_ltlib_v1_0_0_async_edge_xfer__1;ila_1_ltlib_v1_0_0_async_edge_xfer__2;ila_1_ltlib_v1_0_0_async_edge_xfer__3;ila_1_ltlib_v1_0_0_cfglut4;ila_1_ltlib_v1_0_0_cfglut4__1;ila_1_ltlib_v1_0_0_cfglut5;ila_1_ltlib_v1_0_0_cfglut5__1;ila_1_ltlib_v1_0_0_cfglut5__2;ila_1_ltlib_v1_0_0_cfglut6;ila_1_ltlib_v1_0_0_cfglut6__1;ila_1_ltlib_v1_0_0_cfglut6__parameterized0;ila_1_ltlib_v1_0_0_cfglut7;ila_1_ltlib_v1_0_0_cfglut7__1;ila_1_ltlib_v1_0_0_generic_memrd;ila_1_ltlib_v1_0_0_match;ila_1_ltlib_v1_0_0_match__parameterized0;ila_1_ltlib_v1_0_0_match__parameterized0__1;ila_1_ltlib_v1_0_0_match__parameterized0__2;ila_1_ltlib_v1_0_0_match__parameterized1;ila_1_ltlib_v1_0_0_match__parameterized2;ila_1_ltlib_v1_0_0_match_nodelay;ila_1_ltlib_v1_0_0_match_nodelay__1;ila_1_ltlib_v1_0_0_match_nodelay__2;ila_1_ltlib_v1_0_0_rising_edge_detection;ila_1_ltlib_v1_0_0_rising_edge_detection__1;ila_1_xsdbs_v1_0_2_reg__parameterized19;ila_1_xsdbs_v1_0_2_reg__parameterized20;ila_1_xsdbs_v1_0_2_reg__parameterized21;ila_1_xsdbs_v1_0_2_reg__parameterized22;ila_1_xsdbs_v1_0_2_reg__parameterized34;ila_1_xsdbs_v1_0_2_reg__parameterized35;ila_1_xsdbs_v1_0_2_reg__parameterized36;ila_1_xsdbs_v1_0_2_reg__parameterized37;ila_1_xsdbs_v1_0_2_reg__parameterized38;ila_1_xsdbs_v1_0_2_reg__parameterized39;ila_1_xsdbs_v1_0_2_reg__parameterized40;ila_1_xsdbs_v1_0_2_reg__parameterized41;ila_1_xsdbs_v1_0_2_reg__parameterized42;ila_1_xsdbs_v1_0_2_reg__parameterized43;ila_1_xsdbs_v1_0_2_reg__parameterized44;ila_1_xsdbs_v1_0_2_reg__parameterized45;ila_1_xsdbs_v1_0_2_reg__parameterized47;ila_1_xsdbs_v1_0_2_reg__parameterized49;ila_1_xsdbs_v1_0_2_reg__parameterized52;ila_1_xsdbs_v1_0_2_reg_ctl;ila_1_xsdbs_v1_0_2_reg_ctl_16;ila_1_xsdbs_v1_0_2_reg_ctl_17;ila_1_xsdbs_v1_0_2_reg_ctl_18;ila_1_xsdbs_v1_0_2_reg_ctl_19;ila_1_xsdbs_v1_0_2_reg_ctl_22;ila_1_xsdbs_v1_0_2_reg_ctl_23;ila_1_xsdbs_v1_0_2_reg_ctl_24;ila_1_xsdbs_v1_0_2_reg_ctl_25;ila_1_xsdbs_v1_0_2_reg_ctl_26;ila_1_xsdbs_v1_0_2_reg_ctl_29;ila_1_xsdbs_v1_0_2_reg_ctl__parameterized0;ila_1_xsdbs_v1_0_2_reg_ctl__parameterized1;ila_1_xsdbs_v1_0_2_reg_ctl__parameterized1_20;ila_1_xsdbs_v1_0_2_reg_ctl__parameterized1_21;ila_1_xsdbs_v1_0_2_reg_p2s;ila_1_xsdbs_v1_0_2_reg_p2s__parameterized0;ila_1_xsdbs_v1_0_2_reg_p2s__parameterized1;ila_1_xsdbs_v1_0_2_reg_p2s__parameterized2;ila_1_xsdbs_v1_0_2_reg_p2s__parameterized3;ila_1_xsdbs_v1_0_2_reg_p2s__parameterized4;ila_1_xsdbs_v1_0_2_reg_p2s__parameterized5;ila_1_xsdbs_v1_0_2_reg_stat;ila_1_xsdbs_v1_0_2_reg_stat_13;ila_1_xsdbs_v1_0_2_reg_stat_14;ila_1_xsdbs_v1_0_2_reg_stat_15;ila_1_xsdbs_v1_0_2_reg_stat_27;ila_1_xsdbs_v1_0_2_reg_stat_28;ila_1_xsdbs_v1_0_2_reg_stream;ila_1_xsdbs_v1_0_2_reg_stream__parameterized0;ila_1_xsdbs_v1_0_2_xsdbs,,,../../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/FFTTest_tb.v,1690639235,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/SPI_tb.v,,FFTTest_tb,,,../../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/FrequencyScanner_tb.v,1690687009,verilog,,,,FrequencyScanner_tb,,,../../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/SPI_tb.v,1690530988,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/FrequencyScanner_tb.v,,SPI_tb,,,../../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
