\doxysection{portmacro.\+h}
\hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source}{}\label{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source}\index{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/GCC/ARM\_CRx\_No\_GIC/portmacro.h@{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/GCC/ARM\_CRx\_No\_GIC/portmacro.h}}
\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00001}00001\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00002}00002\ \textcolor{comment}{\ *\ FreeRTOS\ Kernel\ <DEVELOPMENT\ BRANCH>}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00003}00003\ \textcolor{comment}{\ *\ Copyright\ (C)\ 2021\ Amazon.com,\ Inc.\ or\ its\ affiliates.\ All\ Rights\ Reserved.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00004}00004\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00005}00005\ \textcolor{comment}{\ *\ SPDX-\/License-\/Identifier:\ MIT}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00006}00006\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00007}00007\ \textcolor{comment}{\ *\ Permission\ is\ hereby\ granted,\ free\ of\ charge,\ to\ any\ person\ obtaining\ a\ copy\ of}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00008}00008\ \textcolor{comment}{\ *\ this\ software\ and\ associated\ documentation\ files\ (the\ "{}Software"{}),\ to\ deal\ in}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00009}00009\ \textcolor{comment}{\ *\ the\ Software\ without\ restriction,\ including\ without\ limitation\ the\ rights\ to}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00010}00010\ \textcolor{comment}{\ *\ use,\ copy,\ modify,\ merge,\ publish,\ distribute,\ sublicense,\ and/or\ sell\ copies\ of}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00011}00011\ \textcolor{comment}{\ *\ the\ Software,\ and\ to\ permit\ persons\ to\ whom\ the\ Software\ is\ furnished\ to\ do\ so,}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00012}00012\ \textcolor{comment}{\ *\ subject\ to\ the\ following\ conditions:}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00013}00013\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00014}00014\ \textcolor{comment}{\ *\ The\ above\ copyright\ notice\ and\ this\ permission\ notice\ shall\ be\ included\ in\ all}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00015}00015\ \textcolor{comment}{\ *\ copies\ or\ substantial\ portions\ of\ the\ Software.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00016}00016\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00017}00017\ \textcolor{comment}{\ *\ THE\ SOFTWARE\ IS\ PROVIDED\ "{}AS\ IS"{},\ WITHOUT\ WARRANTY\ OF\ ANY\ KIND,\ EXPRESS\ OR}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00018}00018\ \textcolor{comment}{\ *\ IMPLIED,\ INCLUDING\ BUT\ NOT\ LIMITED\ TO\ THE\ WARRANTIES\ OF\ MERCHANTABILITY,\ FITNESS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00019}00019\ \textcolor{comment}{\ *\ FOR\ A\ PARTICULAR\ PURPOSE\ AND\ NONINFRINGEMENT.\ IN\ NO\ EVENT\ SHALL\ THE\ AUTHORS\ OR}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00020}00020\ \textcolor{comment}{\ *\ COPYRIGHT\ HOLDERS\ BE\ LIABLE\ FOR\ ANY\ CLAIM,\ DAMAGES\ OR\ OTHER\ LIABILITY,\ WHETHER}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00021}00021\ \textcolor{comment}{\ *\ IN\ AN\ ACTION\ OF\ CONTRACT,\ TORT\ OR\ OTHERWISE,\ ARISING\ FROM,\ OUT\ OF\ OR\ IN}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00022}00022\ \textcolor{comment}{\ *\ CONNECTION\ WITH\ THE\ SOFTWARE\ OR\ THE\ USE\ OR\ OTHER\ DEALINGS\ IN\ THE\ SOFTWARE.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00023}00023\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00024}00024\ \textcolor{comment}{\ *\ https://www.FreeRTOS.org}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00025}00025\ \textcolor{comment}{\ *\ https://github.com/FreeRTOS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00026}00026\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00027}00027\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00029}00029\ \textcolor{preprocessor}{\#ifndef\ PORTMACRO\_H}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00030}00030\ \textcolor{preprocessor}{\#define\ PORTMACRO\_H}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00031}00031\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00032}00032\ \textcolor{comment}{/*\ *INDENT-\/OFF*\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00033}00033\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00034}00034\ \ \ \ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00035}00035\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00036}00036\ \textcolor{comment}{/*\ *INDENT-\/ON*\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00037}00037\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00038}00038\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00039}00039\ \textcolor{comment}{\ *\ Port\ specific\ definitions.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00040}00040\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00041}00041\ \textcolor{comment}{\ *\ The\ settings\ in\ this\ file\ configure\ FreeRTOS\ correctly\ for\ the\ given\ hardware}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00042}00042\ \textcolor{comment}{\ *\ and\ compiler.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00043}00043\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00044}00044\ \textcolor{comment}{\ *\ These\ settings\ should\ not\ be\ altered.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00045}00045\ \textcolor{comment}{\ *-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00046}00046\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00047}00047\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00048}00048\ \textcolor{comment}{/*\ Type\ definitions.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00049}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_add0bdbfef5abf241c7774f68bde42f1d}{00049}}\ \textcolor{preprocessor}{\#define\ portCHAR\ \ \ \ \ \ \ \ \ \ char}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00050}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a1bbe1ef117ec274ef919e0a930c888ac}{00050}}\ \textcolor{preprocessor}{\#define\ portFLOAT\ \ \ \ \ \ \ \ \ float}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00051}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a4711ce186a903a14bc8ea7c8650b4f61}{00051}}\ \textcolor{preprocessor}{\#define\ portDOUBLE\ \ \ \ \ \ \ \ double}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00052}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a6bbebff6020ac333ab6ec2ffd7f77001}{00052}}\ \textcolor{preprocessor}{\#define\ portLONG\ \ \ \ \ \ \ \ \ \ long}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00053}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a42e62d5881b12ff2a5c659576c64d003}{00053}}\ \textcolor{preprocessor}{\#define\ portSHORT\ \ \ \ \ \ \ \ \ short}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00054}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_ab0a294066ac7369b8f59a52d9491a92c}{00054}}\ \textcolor{preprocessor}{\#define\ portSTACK\_TYPE\ \ \ \ uint32\_t}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00055}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a1ebe82d24d764ae4e352f7c3a9f92c01}{00055}}\ \textcolor{preprocessor}{\#define\ portBASE\_TYPE\ \ \ \ \ long}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00056}00056\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00057}00057\ \textcolor{keyword}{typedef}\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_ab0a294066ac7369b8f59a52d9491a92c}{portSTACK\_TYPE}}\ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00058}00058\ \textcolor{keyword}{typedef}\ \textcolor{keywordtype}{long}\ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a46fb21e00ae0729d7515c0fbf2269796}{BaseType\_t}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00059}00059\ \textcolor{keyword}{typedef}\ \textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{long}\ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a646f89d4298e4f5afd522202b11cb2e6}{UBaseType\_t}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00060}00060\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00061}00061\ \textcolor{keyword}{typedef}\ uint32\_t\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a83586323ab175c3dfcbd7f4704e09743}{TickType\_t}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00062}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a72723ba1e4a85ca14f25c2b9e066613d}{00062}}\ \textcolor{preprocessor}{\#define\ portMAX\_DELAY\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ TickType\_t\ )\ 0xffffffffUL}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00063}00063\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00064}00064\ \textcolor{comment}{/*\ 32-\/bit\ tick\ type\ on\ a\ 32-\/bit\ architecture,\ so\ reads\ of\ the\ tick\ count\ do}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00065}00065\ \textcolor{comment}{\ *\ not\ need\ to\ be\ guarded\ with\ a\ critical\ section.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00066}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a62e53bc6d3fa5c4bf4e65ab2752930f3}{00066}}\ \textcolor{preprocessor}{\#define\ portTICK\_TYPE\_IS\_ATOMIC\ \ \ \ 1}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00067}00067\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00068}00068\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00069}00069\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00070}00070\ \textcolor{comment}{/*\ Hardware\ specifics.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00071}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a21adaab1601f6a0f35ba550a43060830}{00071}}\ \textcolor{preprocessor}{\#define\ portSTACK\_GROWTH\ \ \ \ \ \ (\ -\/1\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00072}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a554d9322ce7f698a86a22b21234bd8cd}{00072}}\ \textcolor{preprocessor}{\#define\ portTICK\_PERIOD\_MS\ \ \ \ (\ (\ TickType\_t\ )\ 1000\ /\ configTICK\_RATE\_HZ\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00073}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_ab9091ce3940d8bd93ec850122a2c6a1c}{00073}}\ \textcolor{preprocessor}{\#define\ portBYTE\_ALIGNMENT\ \ \ \ 8}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00074}00074\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00075}00075\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00076}00076\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00077}00077\ \textcolor{comment}{/*\ Task\ utilities.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00078}00078\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00079}00079\ \textcolor{comment}{/*\ Called\ at\ the\ end\ of\ an\ ISR\ that\ can\ cause\ a\ context\ switch.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00080}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a63b994040c62c9685490a71c87a13d8a}{00080}}\ \textcolor{preprocessor}{\#define\ portEND\_SWITCHING\_ISR(\ xSwitchRequired\ )\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00081}00081\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00082}00082\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ extern\ volatile\ uint32\_t\ ulPortYieldRequired;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00083}00083\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00084}00084\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ if(\ xSwitchRequired\ !=\ pdFALSE\ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00085}00085\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00086}00086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ ulPortYieldRequired\ =\ pdTRUE;\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00087}00087\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00088}00088\ \textcolor{preprocessor}{\ \ \ \ \}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00089}00089\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00090}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_aac6850c66595efdc02a8bbb95fb4648e}{00090}}\ \textcolor{preprocessor}{\#define\ portYIELD\_FROM\_ISR(\ x\ )\ \ \ \ portEND\_SWITCHING\_ISR(\ x\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00091}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_ae1ff06193615f5130b5a97dc9e708fc7}{00091}}\ \textcolor{preprocessor}{\#define\ portYIELD()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00092}00092\ \textcolor{preprocessor}{\ \ \ \ \_\_asm\ volatile\ (\ "{}SWI\ 0\ \ \ \ \ \(\backslash\)n"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00093}00093\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ "{}ISB\ \ \ \ \ \ \ \ \ "{}\ :::\ "{}memory"{}\ );}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00094}00094\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00095}00095\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00096}00096\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00097}00097\ \textcolor{comment}{*\ Critical\ section\ control}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00098}00098\ \textcolor{comment}{*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00099}00099\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00100}00100\ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_c_c_s_2_a_r_m___c_m4_f_2portmacro_8h_a2ed3554a3de09a3bd09d396ee081ab69}{vPortEnterCritical}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00101}00101\ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_aed20ada05b957181a0de042802a82a5b}{vPortExitCritical}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00102}00102\ \textcolor{keyword}{extern}\ uint32\_t\ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2portmacro_8h_a0625efca0dcd0cb3a264e046a937731a}{ulPortSetInterruptMask}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00103}00103\ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_aac0c43c94966fe5ff5a89c1396e2e1fa}{vPortClearInterruptMask}}(\ uint32\_t\ ulNewMaskValue\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00104}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a423953b5be6bf09faea65d5e5b6a7d9b}{00104}}\ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2portmacro_8h_a423953b5be6bf09faea65d5e5b6a7d9b}{vPortInstallFreeRTOSVectorTable}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00105}00105\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00106}00106\ \textcolor{comment}{/*\ The\ I\ bit\ within\ the\ CPSR.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00107}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_af2ec609368450c6625b02b9421337d51}{00107}}\ \textcolor{preprocessor}{\#define\ portINTERRUPT\_ENABLE\_BIT\ \ \ \ (\ 1\ <<\ 7\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00108}00108\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00109}00109\ \textcolor{comment}{/*\ In\ the\ absence\ of\ a\ priority\ mask\ register,\ these\ functions\ and\ macros}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00110}00110\ \textcolor{comment}{\ *\ globally\ enable\ and\ disable\ interrupts.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00111}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a8a09321ad004019f3c8d0f2e4d7224c7}{00111}}\ \textcolor{preprocessor}{\#define\ portENTER\_CRITICAL()\ \ \ \ \ \ \ vPortEnterCritical();}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00112}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a529358e6147881dd881c890ade21c9bd}{00112}}\ \textcolor{preprocessor}{\#define\ portEXIT\_CRITICAL()\ \ \ \ \ \ \ \ vPortExitCritical();}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00113}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_abc47e85a6befbb47961ad5ee7aa57173}{00113}}\ \textcolor{preprocessor}{\#define\ portENABLE\_INTERRUPTS()\ \ \ \ \_\_asm\ volatile\ (\ "{}CPSIE\ i\ \ \ \(\backslash\)n"{}\ :::\ "{}memory"{}\ );}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00114}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a6e3d10ee1a0734a647ca192523c2cfc1}{00114}}\ \textcolor{preprocessor}{\#define\ portDISABLE\_INTERRUPTS()\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00115}00115\ \textcolor{preprocessor}{\ \ \ \ \_\_asm\ volatile\ (\ "{}CPSID\ i\ \ \ \(\backslash\)n"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00116}00116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ "{}DSB\ \ \ \ \ \ \ \(\backslash\)n"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00117}00117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ "{}ISB\ \ \ \ \ \ \ \ \ "{}\ :::\ "{}memory"{}\ );}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00118}00118\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00119}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a89246e9c81e4b738ba2ba8def6956582}{00119}}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_ab35b2424ac8c0625cfdbbcf916c5e1c3}{\_\_attribute\_\_}}(\ (\ always\_inline\ )\ )\ \textcolor{keyword}{static}\ \_\_inline\ uint32\_t\ portINLINE\_SET\_INTERRUPT\_MASK\_FROM\_ISR(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00120}00120\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00121}00121\ \ \ \ \ \textcolor{keyword}{volatile}\ uint32\_t\ ulCPSR;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00122}00122\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00123}00123\ \ \ \ \ \_\_asm\ \textcolor{keyword}{volatile}\ (\ \textcolor{stringliteral}{"{}MRS\ \%0,\ CPSR"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (\ ulCPSR\ )::\textcolor{stringliteral}{"{}memory"{}}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00124}00124\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00125}00125\ \ \ \ \ ulCPSR\ \&=\ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_af2ec609368450c6625b02b9421337d51}{portINTERRUPT\_ENABLE\_BIT}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00126}00126\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a6e3d10ee1a0734a647ca192523c2cfc1}{portDISABLE\_INTERRUPTS}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00127}00127\ \ \ \ \ \textcolor{keywordflow}{return}\ ulCPSR;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00128}00128\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00129}00129\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00130}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a31b4260dbc1823ba80b578f86eb15a98}{00130}}\ \textcolor{preprocessor}{\#define\ portSET\_INTERRUPT\_MASK\_FROM\_ISR()\ \ \ \ \ \ \ \ \ portINLINE\_SET\_INTERRUPT\_MASK\_FROM\_ISR()}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00131}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a79d65a5d0f6f9133a0739832e9d8367e}{00131}}\ \textcolor{preprocessor}{\#define\ portCLEAR\_INTERRUPT\_MASK\_FROM\_ISR(\ x\ )\ \ \ \ do\ \{\ if(\ x\ ==\ 0\ )\ portENABLE\_INTERRUPTS(\ );\ \}\ while(\ 0\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00132}00132\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00133}00133\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00134}00134\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00135}00135\ \textcolor{comment}{/*\ Task\ function\ macros\ as\ described\ on\ the\ FreeRTOS.org\ WEB\ site.\ \ These\ are}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00136}00136\ \textcolor{comment}{\ *\ not\ required\ for\ this\ port\ but\ included\ in\ case\ common\ demo\ code\ that\ uses\ these}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00137}00137\ \textcolor{comment}{\ *\ macros\ is\ used.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00138}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a2921e1c5a1f974dfa01ae44d1f665f14}{00138}}\ \textcolor{preprocessor}{\#define\ portTASK\_FUNCTION\_PROTO(\ vFunction,\ pvParameters\ )\ \ \ \ void\ vFunction(\ void\ *\ pvParameters\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00139}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a3a289793652f505c538abea27045ccdf}{00139}}\ \textcolor{preprocessor}{\#define\ portTASK\_FUNCTION(\ vFunction,\ pvParameters\ )\ \ \ \ \ \ \ \ \ \ void\ vFunction(\ void\ *\ pvParameters\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00140}00140\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00141}00141\ \textcolor{comment}{/*\ Tickless\ idle/low\ power\ functionality.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00142}00142\ \textcolor{preprocessor}{\#ifndef\ portSUPPRESS\_TICKS\_AND\_SLEEP}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00143}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_aefd025907402b0b863d5012673d5036e}{00143}}\ \ \ \ \ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_c_c_s_2_a_r_m___c_m4_f_2portmacro_8h_aefd025907402b0b863d5012673d5036e}{vPortSuppressTicksAndSleep}}(\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a83586323ab175c3dfcbd7f4704e09743}{TickType\_t}}\ xExpectedIdleTime\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00144}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a1dcf4bd9c1ad4fe16a71391dd95cf585}{00144}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portSUPPRESS\_TICKS\_AND\_SLEEP(\ xExpectedIdleTime\ )\ \ \ \ vPortSuppressTicksAndSleep(\ xExpectedIdleTime\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00145}00145\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00146}00146\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00147}00147\ \textcolor{comment}{/*\ Prototype\ of\ the\ FreeRTOS\ tick\ handler.\ \ This\ must\ be\ installed\ as\ the}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00148}00148\ \textcolor{comment}{\ *\ handler\ for\ whichever\ peripheral\ is\ used\ to\ generate\ the\ RTOS\ tick.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00149}00149\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2portmacro_8h_a3853f6eea7b62957ada2e0feba299037}{FreeRTOS\_Tick\_Handler}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00150}00150\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00151}00151\ \textcolor{comment}{/*\ Any\ task\ that\ uses\ the\ floating\ point\ unit\ MUST\ call\ vPortTaskUsesFPU()}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00152}00152\ \textcolor{comment}{\ *\ before\ any\ floating\ point\ instructions\ are\ executed.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00153}00153\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64___s_r_e_2portmacro_8h_a4c83c3bee8f08f0a7247571845b56d65}{vPortTaskUsesFPU}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00154}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_ad39396f0acc31310827fbbaf28623d58}{00154}}\ \textcolor{preprocessor}{\#define\ portTASK\_USES\_FLOATING\_POINT()\ \ \ \ vPortTaskUsesFPU()}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00155}00155\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00156}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_ae38055d8737951e9ecdddfc7647d64b0}{00156}}\ \textcolor{preprocessor}{\#define\ portLOWEST\_INTERRUPT\_PRIORITY\ \ \ \ \ \ \ \ \ \ \ (\ (\ (\ uint32\_t\ )\ configUNIQUE\_INTERRUPT\_PRIORITIES\ )\ -\/\ 1UL\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00157}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a378b9ab0adb8661f9b4d5b51919ebb8f}{00157}}\ \textcolor{preprocessor}{\#define\ portLOWEST\_USABLE\_INTERRUPT\_PRIORITY\ \ \ \ (\ portLOWEST\_INTERRUPT\_PRIORITY\ -\/\ 1UL\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00158}00158\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00159}00159\ \textcolor{comment}{/*\ Architecture\ specific\ optimisations.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00160}00160\ \textcolor{preprocessor}{\#ifndef\ configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00161}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_aebb8c3a87d591f60f974772be0ee798d}{00161}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION\ \ \ \ 1}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00162}00162\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00163}00163\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00164}00164\ \textcolor{preprocessor}{\#if\ configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION\ ==\ 1}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00165}00165\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00166}00166\ \textcolor{comment}{/*\ Store/clear\ the\ ready\ priorities\ in\ a\ bit\ map.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00167}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a113cd9b8401284194da8ddc4569aa484}{00167}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portRECORD\_READY\_PRIORITY(\ uxPriority,\ uxReadyPriorities\ )\ \ \ \ (\ uxReadyPriorities\ )\ |=\ (\ 1UL\ <<\ (\ uxPriority\ )\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00168}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_aab771d12c0912d93d52a586628fb18a6}{00168}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portRESET\_READY\_PRIORITY(\ uxPriority,\ uxReadyPriorities\ )\ \ \ \ \ (\ uxReadyPriorities\ )\ \&=\ \string~(\ 1UL\ <<\ (\ uxPriority\ )\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00169}00169\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00170}00170\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00171}00171\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00172}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a5ed536be98084ed8c77c95d79a2688ee}{00172}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portGET\_HIGHEST\_PRIORITY(\ uxTopPriority,\ uxReadyPriorities\ )\ \ \ \ uxTopPriority\ =\ (\ 31UL\ -\/\ (\ uint32\_t\ )\ \_\_builtin\_clz(\ uxReadyPriorities\ )\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00173}00173\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00174}00174\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00175}00175\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00176}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a23c54dff0b50ff35563ef06c6d6d1835}{00176}}\ \textcolor{preprocessor}{\#define\ portNOP()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_asm\ volatile\ (\ "{}NOP"{}\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00177}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a73448585c9c9e96500c2f0c9ea824601}{00177}}\ \textcolor{preprocessor}{\#define\ portINLINE\ \ \ \ \_\_inline}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00178}00178\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00179}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_a4b03d1af7eaa8e1c7788e17fc74482eb}{00179}}\ \textcolor{preprocessor}{\#define\ portMEMORY\_BARRIER()\ \ \ \ \_\_asm\ volatile\ (\ "{}"{}\ :::\ "{}memory"{}\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00180}00180\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00181}00181\ \textcolor{comment}{/*\ *INDENT-\/OFF*\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00182}00182\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00183}00183\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00184}00184\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00185}00185\ \textcolor{comment}{/*\ *INDENT-\/ON*\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00186}00186\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_rx___no___g_i_c_2portmacro_8h_source_l00187}00187\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PORTMACRO\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
