/* parasoft-begin-suppress MISRA2012-RULE-1_1_b_c99-2 "C99 - limits, DRV-4754" parasoft-begin-suppress MISRA2012-RULE-1_1_b_c90-2 "C90 - limits, DRV-4754" */
/* parasoft-begin-suppress MISRA2012-RULE-5_4_b_c90-2 "C90 - similar names, DRV-4756" */
/* parasoft-begin-suppress MISRA2012-RULE-5_4_b_c99-2 "C99 - similar names, DRV-4756" */

/*(C) 2023 Cadence Design Systems, Inc. 
This file is licensed under the Cadence Public License Version 1.0 (the “License”), a copy of which is available at https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/terms-and-conditions/Cadence-Public-License-Version-1.0.pdf, and is distributed "AS IS." TO THE  MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, CADENCE DISCLAIMS ALL WARRANTIES AND IN NO EVENT SHALL BE LIABLE TO ANY PARTY FOR ANY DAMAGES ARISING OUT OF OR RELATING TO USE OF THIS FILE. Please see the License for the full text of applicable terms.
*
*
* THIS FILE IS AUTOMATICALLY GENERATED, DO NOT EDIT
*
**********************************************************************/

#ifndef REG_MIPI_I3C_REGS_MACROS_H_
#define REG_MIPI_I3C_REGS_MACROS_H_

#ifdef __cplusplus
extern "C" {
#endif

#define MIPI__DEV_ID_READ_MASK                                       0xFFFFFFFFU
#define MIPI__DEV_ID_WRITE_MASK                                      0xFFFFFFFFU
#define MIPI__DEV_ID__DEV_ID_MASK                                    0x0000FFFFU
#define MIPI__DEV_ID__DEV_ID_SHIFT                                            0U
#define MIPI__DEV_ID__DEV_ID_WIDTH                                           16U
#define MIPI__DEV_ID__RSVD0_MASK                                     0xFFFF0000U
#define MIPI__DEV_ID__RSVD0_SHIFT                                            16U
#define MIPI__DEV_ID__RSVD0_WIDTH                                            16U

#define MIPI__CONF_STATUS0_READ_MASK                                 0xFFFFFFFFU
#define MIPI__CONF_STATUS0_WRITE_MASK                                0xFFFFFFFFU
#define MIPI__CONF_STATUS0__DEVS_NUM_MASK                            0x0000000FU
#define MIPI__CONF_STATUS0__DEVS_NUM_SHIFT                                    0U
#define MIPI__CONF_STATUS0__DEVS_NUM_WIDTH                                    4U
#define MIPI__CONF_STATUS0__DEV_ROLE_MASK                            0x00000030U
#define MIPI__CONF_STATUS0__DEV_ROLE_SHIFT                                    4U
#define MIPI__CONF_STATUS0__DEV_ROLE_WIDTH                                    2U
#define MIPI__CONF_STATUS0__IBIR_MEM_DEPTH_MASK                      0x000000C0U
#define MIPI__CONF_STATUS0__IBIR_MEM_DEPTH_SHIFT                              6U
#define MIPI__CONF_STATUS0__IBIR_MEM_DEPTH_WIDTH                              2U
#define MIPI__CONF_STATUS0__GPI_NUM_MASK                             0x0000FF00U
#define MIPI__CONF_STATUS0__GPI_NUM_SHIFT                                     8U
#define MIPI__CONF_STATUS0__GPI_NUM_WIDTH                                     8U
#define MIPI__CONF_STATUS0__GPO_NUM_MASK                             0x00FF0000U
#define MIPI__CONF_STATUS0__GPO_NUM_SHIFT                                    16U
#define MIPI__CONF_STATUS0__GPO_NUM_WIDTH                                     8U
#define MIPI__CONF_STATUS0__ASF_MASK                                 0x1F000000U
#define MIPI__CONF_STATUS0__ASF_SHIFT                                        24U
#define MIPI__CONF_STATUS0__ASF_WIDTH                                         5U
#define MIPI__CONF_STATUS0__CMDR_MEM_DEPTH_MASK                      0xE0000000U
#define MIPI__CONF_STATUS0__CMDR_MEM_DEPTH_SHIFT                             29U
#define MIPI__CONF_STATUS0__CMDR_MEM_DEPTH_WIDTH                              3U

#define MIPI__CONF_STATUS1_READ_MASK                                 0xFFFFFFFFU
#define MIPI__CONF_STATUS1_WRITE_MASK                                0xFFFFFFFFU
#define MIPI__CONF_STATUS1__TX_MEM_DEPTH_MASK                        0x0000001FU
#define MIPI__CONF_STATUS1__TX_MEM_DEPTH_SHIFT                                0U
#define MIPI__CONF_STATUS1__TX_MEM_DEPTH_WIDTH                                5U
#define MIPI__CONF_STATUS1__RX_MEM_DEPTH_MASK                        0x000003E0U
#define MIPI__CONF_STATUS1__RX_MEM_DEPTH_SHIFT                                5U
#define MIPI__CONF_STATUS1__RX_MEM_DEPTH_WIDTH                                5U
#define MIPI__CONF_STATUS1__IBI_MEM_DEPTH_MASK                       0x00001C00U
#define MIPI__CONF_STATUS1__IBI_MEM_DEPTH_SHIFT                              10U
#define MIPI__CONF_STATUS1__IBI_MEM_DEPTH_WIDTH                               3U
#define MIPI__CONF_STATUS1__ALT_MODE_MASK                            0x00002000U
#define MIPI__CONF_STATUS1__ALT_MODE_SHIFT                                   13U
#define MIPI__CONF_STATUS1__ALT_MODE_WIDTH                                    1U
#define MIPI__CONF_STATUS1__ALT_MODE_WOCLR                                    0U
#define MIPI__CONF_STATUS1__ALT_MODE_WOSET                                    0U
#define MIPI__CONF_STATUS1__DDR_MASK                                 0x00004000U
#define MIPI__CONF_STATUS1__DDR_SHIFT                                        14U
#define MIPI__CONF_STATUS1__DDR_WIDTH                                         1U
#define MIPI__CONF_STATUS1__DDR_WOCLR                                         0U
#define MIPI__CONF_STATUS1__DDR_WOSET                                         0U
#define MIPI__CONF_STATUS1__RSVD0_MASK                               0x00008000U
#define MIPI__CONF_STATUS1__RSVD0_SHIFT                                      15U
#define MIPI__CONF_STATUS1__RSVD0_WIDTH                                       1U
#define MIPI__CONF_STATUS1__RSVD0_WOCLR                                       0U
#define MIPI__CONF_STATUS1__RSVD0_WOSET                                       0U
#define MIPI__CONF_STATUS1__SLV_DDR_TX_MEM_DEPTH_MASK                0x001F0000U
#define MIPI__CONF_STATUS1__SLV_DDR_TX_MEM_DEPTH_SHIFT                       16U
#define MIPI__CONF_STATUS1__SLV_DDR_TX_MEM_DEPTH_WIDTH                        5U
#define MIPI__CONF_STATUS1__SLV_DDR_RX_MEM_DEPTH_MASK                0x03E00000U
#define MIPI__CONF_STATUS1__SLV_DDR_RX_MEM_DEPTH_SHIFT                       21U
#define MIPI__CONF_STATUS1__SLV_DDR_RX_MEM_DEPTH_WIDTH                        5U
#define MIPI__CONF_STATUS1__CMD_MEM_DEPTH_MASK                       0x0C000000U
#define MIPI__CONF_STATUS1__CMD_MEM_DEPTH_SHIFT                              26U
#define MIPI__CONF_STATUS1__CMD_MEM_DEPTH_WIDTH                               2U
#define MIPI__CONF_STATUS1__IBI_HW_RES_MASK                          0xF0000000U
#define MIPI__CONF_STATUS1__IBI_HW_RES_SHIFT                                 28U
#define MIPI__CONF_STATUS1__IBI_HW_RES_WIDTH                                  4U

#define MIPI__CTRL_READ_MASK                                         0xDFFFFFCFU
#define MIPI__CTRL_WRITE_MASK                                        0xDFFFFFCFU
#define MIPI__CTRL__BUS_MODE_MASK                                    0x00000003U
#define MIPI__CTRL__BUS_MODE_SHIFT                                            0U
#define MIPI__CTRL__BUS_MODE_WIDTH                                            2U
#define MIPI__CTRL__RSVD0_MASK                                       0x00000004U
#define MIPI__CTRL__RSVD0_SHIFT                                               2U
#define MIPI__CTRL__RSVD0_WIDTH                                               1U
#define MIPI__CTRL__RSVD0_WOCLR                                               0U
#define MIPI__CTRL__RSVD0_WOSET                                               0U
#define MIPI__CTRL__AHDR_OPT_MASK                                    0x00000008U
#define MIPI__CTRL__AHDR_OPT_SHIFT                                            3U
#define MIPI__CTRL__AHDR_OPT_WIDTH                                            1U
#define MIPI__CTRL__AHDR_OPT_WOCLR                                            0U
#define MIPI__CTRL__AHDR_OPT_WOSET                                            0U
#define MIPI__CTRL__MST_INIT_MASK                                    0x00000010U
#define MIPI__CTRL__MST_INIT_SHIFT                                            4U
#define MIPI__CTRL__MST_INIT_WIDTH                                            1U
#define MIPI__CTRL__MST_INIT_WOCLR                                            0U
#define MIPI__CTRL__MST_INIT_WOSET                                            0U
#define MIPI__CTRL__HJ_INIT_MASK                                     0x00000020U
#define MIPI__CTRL__HJ_INIT_SHIFT                                             5U
#define MIPI__CTRL__HJ_INIT_WIDTH                                             1U
#define MIPI__CTRL__HJ_INIT_WOCLR                                             0U
#define MIPI__CTRL__HJ_INIT_WOSET                                             0U
#define MIPI__CTRL__HJ_ACK_MASK                                      0x00000040U
#define MIPI__CTRL__HJ_ACK_SHIFT                                              6U
#define MIPI__CTRL__HJ_ACK_WIDTH                                              1U
#define MIPI__CTRL__HJ_ACK_WOCLR                                              0U
#define MIPI__CTRL__HJ_ACK_WOSET                                              0U
#define MIPI__CTRL__MST_ACK_MASK                                     0x00000080U
#define MIPI__CTRL__MST_ACK_SHIFT                                             7U
#define MIPI__CTRL__MST_ACK_WIDTH                                             1U
#define MIPI__CTRL__MST_ACK_WOCLR                                             0U
#define MIPI__CTRL__MST_ACK_WOSET                                             0U
#define MIPI__CTRL__HJ_DISEC_MASK                                    0x00000100U
#define MIPI__CTRL__HJ_DISEC_SHIFT                                            8U
#define MIPI__CTRL__HJ_DISEC_WIDTH                                            1U
#define MIPI__CTRL__HJ_DISEC_WOCLR                                            0U
#define MIPI__CTRL__HJ_DISEC_WOSET                                            0U
#define MIPI__CTRL__TC_EN_MASK                                       0x00000200U
#define MIPI__CTRL__TC_EN_SHIFT                                               9U
#define MIPI__CTRL__TC_EN_WIDTH                                               1U
#define MIPI__CTRL__TC_EN_WOCLR                                               0U
#define MIPI__CTRL__TC_EN_WOSET                                               0U
#define MIPI__CTRL__RSVD1_MASK                                       0x00FFFC00U
#define MIPI__CTRL__RSVD1_SHIFT                                              10U
#define MIPI__CTRL__RSVD1_WIDTH                                              14U
#define MIPI__CTRL__THD_DEL_MASK                                     0x03000000U
#define MIPI__CTRL__THD_DEL_SHIFT                                            24U
#define MIPI__CTRL__THD_DEL_WIDTH                                             2U
#define MIPI__CTRL__I3C_11_SUPP_MASK                                 0x04000000U
#define MIPI__CTRL__I3C_11_SUPP_SHIFT                                        26U
#define MIPI__CTRL__I3C_11_SUPP_WIDTH                                         1U
#define MIPI__CTRL__I3C_11_SUPP_WOCLR                                         0U
#define MIPI__CTRL__I3C_11_SUPP_WOSET                                         0U
#define MIPI__CTRL__RSVD2_MASK                                       0x08000000U
#define MIPI__CTRL__RSVD2_SHIFT                                              27U
#define MIPI__CTRL__RSVD2_WIDTH                                               1U
#define MIPI__CTRL__RSVD2_WOCLR                                               0U
#define MIPI__CTRL__RSVD2_WOSET                                               0U
#define MIPI__CTRL__MCS_EN_MASK                                      0x10000000U
#define MIPI__CTRL__MCS_EN_SHIFT                                             28U
#define MIPI__CTRL__MCS_EN_WIDTH                                              1U
#define MIPI__CTRL__MCS_EN_WOCLR                                              0U
#define MIPI__CTRL__MCS_EN_WOSET                                              0U
#define MIPI__CTRL__MCS_MASK                                         0x20000000U
#define MIPI__CTRL__MCS_SHIFT                                                29U
#define MIPI__CTRL__MCS_WIDTH                                                 1U
#define MIPI__CTRL__MCS_WOCLR                                                 0U
#define MIPI__CTRL__MCS_WOSET                                                 0U
#define MIPI__CTRL__HALT_EN_MASK                                     0x40000000U
#define MIPI__CTRL__HALT_EN_SHIFT                                            30U
#define MIPI__CTRL__HALT_EN_WIDTH                                             1U
#define MIPI__CTRL__HALT_EN_WOCLR                                             0U
#define MIPI__CTRL__HALT_EN_WOSET                                             0U
#define MIPI__CTRL__DEV_EN_MASK                                      0x80000000U
#define MIPI__CTRL__DEV_EN_SHIFT                                             31U
#define MIPI__CTRL__DEV_EN_WIDTH                                              1U
#define MIPI__CTRL__DEV_EN_WOCLR                                              0U
#define MIPI__CTRL__DEV_EN_WOSET                                              0U

#define MIPI__PRESCL_CTRL0_READ_MASK                                 0xFFFFFFFFU
#define MIPI__PRESCL_CTRL0_WRITE_MASK                                0xFFFFFFFFU
#define MIPI__PRESCL_CTRL0__I3C_MASK                                 0x000003FFU
#define MIPI__PRESCL_CTRL0__I3C_SHIFT                                         0U
#define MIPI__PRESCL_CTRL0__I3C_WIDTH                                        10U
#define MIPI__PRESCL_CTRL0__RSVD0_MASK                               0x0000FC00U
#define MIPI__PRESCL_CTRL0__RSVD0_SHIFT                                      10U
#define MIPI__PRESCL_CTRL0__RSVD0_WIDTH                                       6U
#define MIPI__PRESCL_CTRL0__I2C_MASK                                 0xFFFF0000U
#define MIPI__PRESCL_CTRL0__I2C_SHIFT                                        16U
#define MIPI__PRESCL_CTRL0__I2C_WIDTH                                        16U

#define MIPI__PRESCL_CTRL1_READ_MASK                                 0xFFFFFFFFU
#define MIPI__PRESCL_CTRL1_WRITE_MASK                                0xFFFFFFFFU
#define MIPI__PRESCL_CTRL1__OD_LOW_MASK                              0x000000FFU
#define MIPI__PRESCL_CTRL1__OD_LOW_SHIFT                                      0U
#define MIPI__PRESCL_CTRL1__OD_LOW_WIDTH                                      8U
#define MIPI__PRESCL_CTRL1__PP_LOW_MASK                              0x0000FF00U
#define MIPI__PRESCL_CTRL1__PP_LOW_SHIFT                                      8U
#define MIPI__PRESCL_CTRL1__PP_LOW_WIDTH                                      8U
#define MIPI__PRESCL_CTRL1__RSVD0_MASK                               0xFFFF0000U
#define MIPI__PRESCL_CTRL1__RSVD0_SHIFT                                      16U
#define MIPI__PRESCL_CTRL1__RSVD0_WIDTH                                      16U

#define MIPI__SLV_STATUS4_READ_MASK                                  0xFFFFFFFFU
#define MIPI__SLV_STATUS4_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__SLV_STATUS4__BUSCON_DATA_MASK                          0x000000FFU
#define MIPI__SLV_STATUS4__BUSCON_DATA_SHIFT                                  0U
#define MIPI__SLV_STATUS4__BUSCON_DATA_WIDTH                                  8U
#define MIPI__SLV_STATUS4__BUSCON_FILL_LVL_MASK                      0x0000FF00U
#define MIPI__SLV_STATUS4__BUSCON_FILL_LVL_SHIFT                              8U
#define MIPI__SLV_STATUS4__BUSCON_FILL_LVL_WIDTH                              8U
#define MIPI__SLV_STATUS4__RSVD0_MASK                                0xFFFF0000U
#define MIPI__SLV_STATUS4__RSVD0_SHIFT                                       16U
#define MIPI__SLV_STATUS4__RSVD0_WIDTH                                       16U

#define MIPI__MST_IER_READ_MASK                                      0xFFF80000U
#define MIPI__MST_IER_WRITE_MASK                                     0xFFF80000U
#define MIPI__MST_IER__CMDR_OVF_MASK                                 0x00000001U
#define MIPI__MST_IER__CMDR_OVF_SHIFT                                         0U
#define MIPI__MST_IER__CMDR_OVF_WIDTH                                         1U
#define MIPI__MST_IER__CMDR_OVF_WOCLR                                         0U
#define MIPI__MST_IER__CMDR_OVF_WOSET                                         0U
#define MIPI__MST_IER__CMDR_UNF_MASK                                 0x00000002U
#define MIPI__MST_IER__CMDR_UNF_SHIFT                                         1U
#define MIPI__MST_IER__CMDR_UNF_WIDTH                                         1U
#define MIPI__MST_IER__CMDR_UNF_WOCLR                                         0U
#define MIPI__MST_IER__CMDR_UNF_WOSET                                         0U
#define MIPI__MST_IER__CMDR_THR_MASK                                 0x00000004U
#define MIPI__MST_IER__CMDR_THR_SHIFT                                         2U
#define MIPI__MST_IER__CMDR_THR_WIDTH                                         1U
#define MIPI__MST_IER__CMDR_THR_WOCLR                                         0U
#define MIPI__MST_IER__CMDR_THR_WOSET                                         0U
#define MIPI__MST_IER__CMDD_OVF_MASK                                 0x00000008U
#define MIPI__MST_IER__CMDD_OVF_SHIFT                                         3U
#define MIPI__MST_IER__CMDD_OVF_WIDTH                                         1U
#define MIPI__MST_IER__CMDD_OVF_WOCLR                                         0U
#define MIPI__MST_IER__CMDD_OVF_WOSET                                         0U
#define MIPI__MST_IER__CMDD_THR_MASK                                 0x00000010U
#define MIPI__MST_IER__CMDD_THR_SHIFT                                         4U
#define MIPI__MST_IER__CMDD_THR_WIDTH                                         1U
#define MIPI__MST_IER__CMDD_THR_WOCLR                                         0U
#define MIPI__MST_IER__CMDD_THR_WOSET                                         0U
#define MIPI__MST_IER__CMDD_EMP_MASK                                 0x00000020U
#define MIPI__MST_IER__CMDD_EMP_SHIFT                                         5U
#define MIPI__MST_IER__CMDD_EMP_WIDTH                                         1U
#define MIPI__MST_IER__CMDD_EMP_WOCLR                                         0U
#define MIPI__MST_IER__CMDD_EMP_WOSET                                         0U
#define MIPI__MST_IER__RX_UNF_MASK                                   0x00000040U
#define MIPI__MST_IER__RX_UNF_SHIFT                                           6U
#define MIPI__MST_IER__RX_UNF_WIDTH                                           1U
#define MIPI__MST_IER__RX_UNF_WOCLR                                           0U
#define MIPI__MST_IER__RX_UNF_WOSET                                           0U
#define MIPI__MST_IER__RX_THR_MASK                                   0x00000080U
#define MIPI__MST_IER__RX_THR_SHIFT                                           7U
#define MIPI__MST_IER__RX_THR_WIDTH                                           1U
#define MIPI__MST_IER__RX_THR_WOCLR                                           0U
#define MIPI__MST_IER__RX_THR_WOSET                                           0U
#define MIPI__MST_IER__IBIR_OVF_MASK                                 0x00000100U
#define MIPI__MST_IER__IBIR_OVF_SHIFT                                         8U
#define MIPI__MST_IER__IBIR_OVF_WIDTH                                         1U
#define MIPI__MST_IER__IBIR_OVF_WOCLR                                         0U
#define MIPI__MST_IER__IBIR_OVF_WOSET                                         0U
#define MIPI__MST_IER__IBIR_UNF_MASK                                 0x00000200U
#define MIPI__MST_IER__IBIR_UNF_SHIFT                                         9U
#define MIPI__MST_IER__IBIR_UNF_WIDTH                                         1U
#define MIPI__MST_IER__IBIR_UNF_WOCLR                                         0U
#define MIPI__MST_IER__IBIR_UNF_WOSET                                         0U
#define MIPI__MST_IER__IBIR_THR_MASK                                 0x00000400U
#define MIPI__MST_IER__IBIR_THR_SHIFT                                        10U
#define MIPI__MST_IER__IBIR_THR_WIDTH                                         1U
#define MIPI__MST_IER__IBIR_THR_WOCLR                                         0U
#define MIPI__MST_IER__IBIR_THR_WOSET                                         0U
#define MIPI__MST_IER__IBID_UNF_MASK                                 0x00000800U
#define MIPI__MST_IER__IBID_UNF_SHIFT                                        11U
#define MIPI__MST_IER__IBID_UNF_WIDTH                                         1U
#define MIPI__MST_IER__IBID_UNF_WOCLR                                         0U
#define MIPI__MST_IER__IBID_UNF_WOSET                                         0U
#define MIPI__MST_IER__IBID_THR_MASK                                 0x00001000U
#define MIPI__MST_IER__IBID_THR_SHIFT                                        12U
#define MIPI__MST_IER__IBID_THR_WIDTH                                         1U
#define MIPI__MST_IER__IBID_THR_WOCLR                                         0U
#define MIPI__MST_IER__IBID_THR_WOSET                                         0U
#define MIPI__MST_IER__C_REF_ROV_MASK                                0x00002000U
#define MIPI__MST_IER__C_REF_ROV_SHIFT                                       13U
#define MIPI__MST_IER__C_REF_ROV_WIDTH                                        1U
#define MIPI__MST_IER__C_REF_ROV_WOCLR                                        0U
#define MIPI__MST_IER__C_REF_ROV_WOSET                                        0U
#define MIPI__MST_IER__TX_OVF_MASK                                   0x00004000U
#define MIPI__MST_IER__TX_OVF_SHIFT                                          14U
#define MIPI__MST_IER__TX_OVF_WIDTH                                           1U
#define MIPI__MST_IER__TX_OVF_WOCLR                                           0U
#define MIPI__MST_IER__TX_OVF_WOSET                                           0U
#define MIPI__MST_IER__TX_THR_MASK                                   0x00008000U
#define MIPI__MST_IER__TX_THR_SHIFT                                          15U
#define MIPI__MST_IER__TX_THR_WIDTH                                           1U
#define MIPI__MST_IER__TX_THR_WOCLR                                           0U
#define MIPI__MST_IER__TX_THR_WOSET                                           0U
#define MIPI__MST_IER__IMM_COMP_MASK                                 0x00010000U
#define MIPI__MST_IER__IMM_COMP_SHIFT                                        16U
#define MIPI__MST_IER__IMM_COMP_WIDTH                                         1U
#define MIPI__MST_IER__IMM_COMP_WOCLR                                         0U
#define MIPI__MST_IER__IMM_COMP_WOSET                                         0U
#define MIPI__MST_IER__MR_DONE_MASK                                  0x00020000U
#define MIPI__MST_IER__MR_DONE_SHIFT                                         17U
#define MIPI__MST_IER__MR_DONE_WIDTH                                          1U
#define MIPI__MST_IER__MR_DONE_WOCLR                                          0U
#define MIPI__MST_IER__MR_DONE_WOSET                                          0U
#define MIPI__MST_IER__HALTED_MASK                                   0x00040000U
#define MIPI__MST_IER__HALTED_SHIFT                                          18U
#define MIPI__MST_IER__HALTED_WIDTH                                           1U
#define MIPI__MST_IER__HALTED_WOCLR                                           0U
#define MIPI__MST_IER__HALTED_WOSET                                           0U
#define MIPI__MST_IER__RSVD1_MASK                                    0xFFF80000U
#define MIPI__MST_IER__RSVD1_SHIFT                                           19U
#define MIPI__MST_IER__RSVD1_WIDTH                                           13U

#define MIPI__MST_IDR_READ_MASK                                      0xFFF80000U
#define MIPI__MST_IDR_WRITE_MASK                                     0xFFF80000U
#define MIPI__MST_IDR__CMDR_OVF_MASK                                 0x00000001U
#define MIPI__MST_IDR__CMDR_OVF_SHIFT                                         0U
#define MIPI__MST_IDR__CMDR_OVF_WIDTH                                         1U
#define MIPI__MST_IDR__CMDR_OVF_WOCLR                                         0U
#define MIPI__MST_IDR__CMDR_OVF_WOSET                                         0U
#define MIPI__MST_IDR__CMDR_UNF_MASK                                 0x00000002U
#define MIPI__MST_IDR__CMDR_UNF_SHIFT                                         1U
#define MIPI__MST_IDR__CMDR_UNF_WIDTH                                         1U
#define MIPI__MST_IDR__CMDR_UNF_WOCLR                                         0U
#define MIPI__MST_IDR__CMDR_UNF_WOSET                                         0U
#define MIPI__MST_IDR__CMDR_THR_MASK                                 0x00000004U
#define MIPI__MST_IDR__CMDR_THR_SHIFT                                         2U
#define MIPI__MST_IDR__CMDR_THR_WIDTH                                         1U
#define MIPI__MST_IDR__CMDR_THR_WOCLR                                         0U
#define MIPI__MST_IDR__CMDR_THR_WOSET                                         0U
#define MIPI__MST_IDR__CMDD_OVF_MASK                                 0x00000008U
#define MIPI__MST_IDR__CMDD_OVF_SHIFT                                         3U
#define MIPI__MST_IDR__CMDD_OVF_WIDTH                                         1U
#define MIPI__MST_IDR__CMDD_OVF_WOCLR                                         0U
#define MIPI__MST_IDR__CMDD_OVF_WOSET                                         0U
#define MIPI__MST_IDR__CMDD_THR_MASK                                 0x00000010U
#define MIPI__MST_IDR__CMDD_THR_SHIFT                                         4U
#define MIPI__MST_IDR__CMDD_THR_WIDTH                                         1U
#define MIPI__MST_IDR__CMDD_THR_WOCLR                                         0U
#define MIPI__MST_IDR__CMDD_THR_WOSET                                         0U
#define MIPI__MST_IDR__CMDD_EMP_MASK                                 0x00000020U
#define MIPI__MST_IDR__CMDD_EMP_SHIFT                                         5U
#define MIPI__MST_IDR__CMDD_EMP_WIDTH                                         1U
#define MIPI__MST_IDR__CMDD_EMP_WOCLR                                         0U
#define MIPI__MST_IDR__CMDD_EMP_WOSET                                         0U
#define MIPI__MST_IDR__RX_UNF_MASK                                   0x00000040U
#define MIPI__MST_IDR__RX_UNF_SHIFT                                           6U
#define MIPI__MST_IDR__RX_UNF_WIDTH                                           1U
#define MIPI__MST_IDR__RX_UNF_WOCLR                                           0U
#define MIPI__MST_IDR__RX_UNF_WOSET                                           0U
#define MIPI__MST_IDR__RX_THR_MASK                                   0x00000080U
#define MIPI__MST_IDR__RX_THR_SHIFT                                           7U
#define MIPI__MST_IDR__RX_THR_WIDTH                                           1U
#define MIPI__MST_IDR__RX_THR_WOCLR                                           0U
#define MIPI__MST_IDR__RX_THR_WOSET                                           0U
#define MIPI__MST_IDR__IBIR_OVF_MASK                                 0x00000100U
#define MIPI__MST_IDR__IBIR_OVF_SHIFT                                         8U
#define MIPI__MST_IDR__IBIR_OVF_WIDTH                                         1U
#define MIPI__MST_IDR__IBIR_OVF_WOCLR                                         0U
#define MIPI__MST_IDR__IBIR_OVF_WOSET                                         0U
#define MIPI__MST_IDR__IBIR_UNF_MASK                                 0x00000200U
#define MIPI__MST_IDR__IBIR_UNF_SHIFT                                         9U
#define MIPI__MST_IDR__IBIR_UNF_WIDTH                                         1U
#define MIPI__MST_IDR__IBIR_UNF_WOCLR                                         0U
#define MIPI__MST_IDR__IBIR_UNF_WOSET                                         0U
#define MIPI__MST_IDR__IBIR_THR_MASK                                 0x00000400U
#define MIPI__MST_IDR__IBIR_THR_SHIFT                                        10U
#define MIPI__MST_IDR__IBIR_THR_WIDTH                                         1U
#define MIPI__MST_IDR__IBIR_THR_WOCLR                                         0U
#define MIPI__MST_IDR__IBIR_THR_WOSET                                         0U
#define MIPI__MST_IDR__IBID_UNF_MASK                                 0x00000800U
#define MIPI__MST_IDR__IBID_UNF_SHIFT                                        11U
#define MIPI__MST_IDR__IBID_UNF_WIDTH                                         1U
#define MIPI__MST_IDR__IBID_UNF_WOCLR                                         0U
#define MIPI__MST_IDR__IBID_UNF_WOSET                                         0U
#define MIPI__MST_IDR__IBID_THR_MASK                                 0x00001000U
#define MIPI__MST_IDR__IBID_THR_SHIFT                                        12U
#define MIPI__MST_IDR__IBID_THR_WIDTH                                         1U
#define MIPI__MST_IDR__IBID_THR_WOCLR                                         0U
#define MIPI__MST_IDR__IBID_THR_WOSET                                         0U
#define MIPI__MST_IDR__C_REF_ROV_MASK                                0x00002000U
#define MIPI__MST_IDR__C_REF_ROV_SHIFT                                       13U
#define MIPI__MST_IDR__C_REF_ROV_WIDTH                                        1U
#define MIPI__MST_IDR__C_REF_ROV_WOCLR                                        0U
#define MIPI__MST_IDR__C_REF_ROV_WOSET                                        0U
#define MIPI__MST_IDR__TX_OVF_MASK                                   0x00004000U
#define MIPI__MST_IDR__TX_OVF_SHIFT                                          14U
#define MIPI__MST_IDR__TX_OVF_WIDTH                                           1U
#define MIPI__MST_IDR__TX_OVF_WOCLR                                           0U
#define MIPI__MST_IDR__TX_OVF_WOSET                                           0U
#define MIPI__MST_IDR__TX_THR_MASK                                   0x00008000U
#define MIPI__MST_IDR__TX_THR_SHIFT                                          15U
#define MIPI__MST_IDR__TX_THR_WIDTH                                           1U
#define MIPI__MST_IDR__TX_THR_WOCLR                                           0U
#define MIPI__MST_IDR__TX_THR_WOSET                                           0U
#define MIPI__MST_IDR__IMM_COMP_MASK                                 0x00010000U
#define MIPI__MST_IDR__IMM_COMP_SHIFT                                        16U
#define MIPI__MST_IDR__IMM_COMP_WIDTH                                         1U
#define MIPI__MST_IDR__IMM_COMP_WOCLR                                         0U
#define MIPI__MST_IDR__IMM_COMP_WOSET                                         0U
#define MIPI__MST_IDR__MR_DONE_MASK                                  0x00020000U
#define MIPI__MST_IDR__MR_DONE_SHIFT                                         17U
#define MIPI__MST_IDR__MR_DONE_WIDTH                                          1U
#define MIPI__MST_IDR__MR_DONE_WOCLR                                          0U
#define MIPI__MST_IDR__MR_DONE_WOSET                                          0U
#define MIPI__MST_IDR__HALTED_MASK                                   0x00040000U
#define MIPI__MST_IDR__HALTED_SHIFT                                          18U
#define MIPI__MST_IDR__HALTED_WIDTH                                           1U
#define MIPI__MST_IDR__HALTED_WOCLR                                           0U
#define MIPI__MST_IDR__HALTED_WOSET                                           0U
#define MIPI__MST_IDR__RSVD1_MASK                                    0xFFF80000U
#define MIPI__MST_IDR__RSVD1_SHIFT                                           19U
#define MIPI__MST_IDR__RSVD1_WIDTH                                           13U

#define MIPI__MST_IMR_READ_MASK                                      0xFFFFFFFFU
#define MIPI__MST_IMR_WRITE_MASK                                     0xFFFFFFFFU
#define MIPI__MST_IMR__CMDR_OVF_MASK                                 0x00000001U
#define MIPI__MST_IMR__CMDR_OVF_SHIFT                                         0U
#define MIPI__MST_IMR__CMDR_OVF_WIDTH                                         1U
#define MIPI__MST_IMR__CMDR_OVF_WOCLR                                         0U
#define MIPI__MST_IMR__CMDR_OVF_WOSET                                         0U
#define MIPI__MST_IMR__CMDR_UNF_MASK                                 0x00000002U
#define MIPI__MST_IMR__CMDR_UNF_SHIFT                                         1U
#define MIPI__MST_IMR__CMDR_UNF_WIDTH                                         1U
#define MIPI__MST_IMR__CMDR_UNF_WOCLR                                         0U
#define MIPI__MST_IMR__CMDR_UNF_WOSET                                         0U
#define MIPI__MST_IMR__CMDR_THR_MASK                                 0x00000004U
#define MIPI__MST_IMR__CMDR_THR_SHIFT                                         2U
#define MIPI__MST_IMR__CMDR_THR_WIDTH                                         1U
#define MIPI__MST_IMR__CMDR_THR_WOCLR                                         0U
#define MIPI__MST_IMR__CMDR_THR_WOSET                                         0U
#define MIPI__MST_IMR__CMDD_OVF_MASK                                 0x00000008U
#define MIPI__MST_IMR__CMDD_OVF_SHIFT                                         3U
#define MIPI__MST_IMR__CMDD_OVF_WIDTH                                         1U
#define MIPI__MST_IMR__CMDD_OVF_WOCLR                                         0U
#define MIPI__MST_IMR__CMDD_OVF_WOSET                                         0U
#define MIPI__MST_IMR__CMDD_THR_MASK                                 0x00000010U
#define MIPI__MST_IMR__CMDD_THR_SHIFT                                         4U
#define MIPI__MST_IMR__CMDD_THR_WIDTH                                         1U
#define MIPI__MST_IMR__CMDD_THR_WOCLR                                         0U
#define MIPI__MST_IMR__CMDD_THR_WOSET                                         0U
#define MIPI__MST_IMR__CMDD_EMP_MASK                                 0x00000020U
#define MIPI__MST_IMR__CMDD_EMP_SHIFT                                         5U
#define MIPI__MST_IMR__CMDD_EMP_WIDTH                                         1U
#define MIPI__MST_IMR__CMDD_EMP_WOCLR                                         0U
#define MIPI__MST_IMR__CMDD_EMP_WOSET                                         0U
#define MIPI__MST_IMR__RX_UNF_MASK                                   0x00000040U
#define MIPI__MST_IMR__RX_UNF_SHIFT                                           6U
#define MIPI__MST_IMR__RX_UNF_WIDTH                                           1U
#define MIPI__MST_IMR__RX_UNF_WOCLR                                           0U
#define MIPI__MST_IMR__RX_UNF_WOSET                                           0U
#define MIPI__MST_IMR__RX_THR_MASK                                   0x00000080U
#define MIPI__MST_IMR__RX_THR_SHIFT                                           7U
#define MIPI__MST_IMR__RX_THR_WIDTH                                           1U
#define MIPI__MST_IMR__RX_THR_WOCLR                                           0U
#define MIPI__MST_IMR__RX_THR_WOSET                                           0U
#define MIPI__MST_IMR__IBIR_OVF_MASK                                 0x00000100U
#define MIPI__MST_IMR__IBIR_OVF_SHIFT                                         8U
#define MIPI__MST_IMR__IBIR_OVF_WIDTH                                         1U
#define MIPI__MST_IMR__IBIR_OVF_WOCLR                                         0U
#define MIPI__MST_IMR__IBIR_OVF_WOSET                                         0U
#define MIPI__MST_IMR__IBIR_UNF_MASK                                 0x00000200U
#define MIPI__MST_IMR__IBIR_UNF_SHIFT                                         9U
#define MIPI__MST_IMR__IBIR_UNF_WIDTH                                         1U
#define MIPI__MST_IMR__IBIR_UNF_WOCLR                                         0U
#define MIPI__MST_IMR__IBIR_UNF_WOSET                                         0U
#define MIPI__MST_IMR__IBIR_THR_MASK                                 0x00000400U
#define MIPI__MST_IMR__IBIR_THR_SHIFT                                        10U
#define MIPI__MST_IMR__IBIR_THR_WIDTH                                         1U
#define MIPI__MST_IMR__IBIR_THR_WOCLR                                         0U
#define MIPI__MST_IMR__IBIR_THR_WOSET                                         0U
#define MIPI__MST_IMR__IBID_UNF_MASK                                 0x00000800U
#define MIPI__MST_IMR__IBID_UNF_SHIFT                                        11U
#define MIPI__MST_IMR__IBID_UNF_WIDTH                                         1U
#define MIPI__MST_IMR__IBID_UNF_WOCLR                                         0U
#define MIPI__MST_IMR__IBID_UNF_WOSET                                         0U
#define MIPI__MST_IMR__IBID_THR_MASK                                 0x00001000U
#define MIPI__MST_IMR__IBID_THR_SHIFT                                        12U
#define MIPI__MST_IMR__IBID_THR_WIDTH                                         1U
#define MIPI__MST_IMR__IBID_THR_WOCLR                                         0U
#define MIPI__MST_IMR__IBID_THR_WOSET                                         0U
#define MIPI__MST_IMR__C_REF_ROV_MASK                                0x00002000U
#define MIPI__MST_IMR__C_REF_ROV_SHIFT                                       13U
#define MIPI__MST_IMR__C_REF_ROV_WIDTH                                        1U
#define MIPI__MST_IMR__C_REF_ROV_WOCLR                                        0U
#define MIPI__MST_IMR__C_REF_ROV_WOSET                                        0U
#define MIPI__MST_IMR__TX_OVF_MASK                                   0x00004000U
#define MIPI__MST_IMR__TX_OVF_SHIFT                                          14U
#define MIPI__MST_IMR__TX_OVF_WIDTH                                           1U
#define MIPI__MST_IMR__TX_OVF_WOCLR                                           0U
#define MIPI__MST_IMR__TX_OVF_WOSET                                           0U
#define MIPI__MST_IMR__TX_THR_MASK                                   0x00008000U
#define MIPI__MST_IMR__TX_THR_SHIFT                                          15U
#define MIPI__MST_IMR__TX_THR_WIDTH                                           1U
#define MIPI__MST_IMR__TX_THR_WOCLR                                           0U
#define MIPI__MST_IMR__TX_THR_WOSET                                           0U
#define MIPI__MST_IMR__IMM_COMP_MASK                                 0x00010000U
#define MIPI__MST_IMR__IMM_COMP_SHIFT                                        16U
#define MIPI__MST_IMR__IMM_COMP_WIDTH                                         1U
#define MIPI__MST_IMR__IMM_COMP_WOCLR                                         0U
#define MIPI__MST_IMR__IMM_COMP_WOSET                                         0U
#define MIPI__MST_IMR__MR_DONE_MASK                                  0x00020000U
#define MIPI__MST_IMR__MR_DONE_SHIFT                                         17U
#define MIPI__MST_IMR__MR_DONE_WIDTH                                          1U
#define MIPI__MST_IMR__MR_DONE_WOCLR                                          0U
#define MIPI__MST_IMR__MR_DONE_WOSET                                          0U
#define MIPI__MST_IMR__HALTED_MASK                                   0x00040000U
#define MIPI__MST_IMR__HALTED_SHIFT                                          18U
#define MIPI__MST_IMR__HALTED_WIDTH                                           1U
#define MIPI__MST_IMR__HALTED_WOCLR                                           0U
#define MIPI__MST_IMR__HALTED_WOSET                                           0U
#define MIPI__MST_IMR__RSVD1_MASK                                    0xFFF80000U
#define MIPI__MST_IMR__RSVD1_SHIFT                                           19U
#define MIPI__MST_IMR__RSVD1_WIDTH                                           13U

#define MIPI__MST_ICR_READ_MASK                                      0xFFF80000U
#define MIPI__MST_ICR_WRITE_MASK                                     0xFFF80000U
#define MIPI__MST_ICR__CMDR_OVF_MASK                                 0x00000001U
#define MIPI__MST_ICR__CMDR_OVF_SHIFT                                         0U
#define MIPI__MST_ICR__CMDR_OVF_WIDTH                                         1U
#define MIPI__MST_ICR__CMDR_OVF_WOCLR                                         0U
#define MIPI__MST_ICR__CMDR_OVF_WOSET                                         0U
#define MIPI__MST_ICR__CMDR_UNF_MASK                                 0x00000002U
#define MIPI__MST_ICR__CMDR_UNF_SHIFT                                         1U
#define MIPI__MST_ICR__CMDR_UNF_WIDTH                                         1U
#define MIPI__MST_ICR__CMDR_UNF_WOCLR                                         0U
#define MIPI__MST_ICR__CMDR_UNF_WOSET                                         0U
#define MIPI__MST_ICR__CMDR_THR_MASK                                 0x00000004U
#define MIPI__MST_ICR__CMDR_THR_SHIFT                                         2U
#define MIPI__MST_ICR__CMDR_THR_WIDTH                                         1U
#define MIPI__MST_ICR__CMDR_THR_WOCLR                                         0U
#define MIPI__MST_ICR__CMDR_THR_WOSET                                         0U
#define MIPI__MST_ICR__CMDD_OVF_MASK                                 0x00000008U
#define MIPI__MST_ICR__CMDD_OVF_SHIFT                                         3U
#define MIPI__MST_ICR__CMDD_OVF_WIDTH                                         1U
#define MIPI__MST_ICR__CMDD_OVF_WOCLR                                         0U
#define MIPI__MST_ICR__CMDD_OVF_WOSET                                         0U
#define MIPI__MST_ICR__CMDD_THR_MASK                                 0x00000010U
#define MIPI__MST_ICR__CMDD_THR_SHIFT                                         4U
#define MIPI__MST_ICR__CMDD_THR_WIDTH                                         1U
#define MIPI__MST_ICR__CMDD_THR_WOCLR                                         0U
#define MIPI__MST_ICR__CMDD_THR_WOSET                                         0U
#define MIPI__MST_ICR__CMDD_EMP_MASK                                 0x00000020U
#define MIPI__MST_ICR__CMDD_EMP_SHIFT                                         5U
#define MIPI__MST_ICR__CMDD_EMP_WIDTH                                         1U
#define MIPI__MST_ICR__CMDD_EMP_WOCLR                                         0U
#define MIPI__MST_ICR__CMDD_EMP_WOSET                                         0U
#define MIPI__MST_ICR__RX_UNF_MASK                                   0x00000040U
#define MIPI__MST_ICR__RX_UNF_SHIFT                                           6U
#define MIPI__MST_ICR__RX_UNF_WIDTH                                           1U
#define MIPI__MST_ICR__RX_UNF_WOCLR                                           0U
#define MIPI__MST_ICR__RX_UNF_WOSET                                           0U
#define MIPI__MST_ICR__RX_THR_MASK                                   0x00000080U
#define MIPI__MST_ICR__RX_THR_SHIFT                                           7U
#define MIPI__MST_ICR__RX_THR_WIDTH                                           1U
#define MIPI__MST_ICR__RX_THR_WOCLR                                           0U
#define MIPI__MST_ICR__RX_THR_WOSET                                           0U
#define MIPI__MST_ICR__IBIR_OVF_MASK                                 0x00000100U
#define MIPI__MST_ICR__IBIR_OVF_SHIFT                                         8U
#define MIPI__MST_ICR__IBIR_OVF_WIDTH                                         1U
#define MIPI__MST_ICR__IBIR_OVF_WOCLR                                         0U
#define MIPI__MST_ICR__IBIR_OVF_WOSET                                         0U
#define MIPI__MST_ICR__IBIR_UNF_MASK                                 0x00000200U
#define MIPI__MST_ICR__IBIR_UNF_SHIFT                                         9U
#define MIPI__MST_ICR__IBIR_UNF_WIDTH                                         1U
#define MIPI__MST_ICR__IBIR_UNF_WOCLR                                         0U
#define MIPI__MST_ICR__IBIR_UNF_WOSET                                         0U
#define MIPI__MST_ICR__IBIR_THR_MASK                                 0x00000400U
#define MIPI__MST_ICR__IBIR_THR_SHIFT                                        10U
#define MIPI__MST_ICR__IBIR_THR_WIDTH                                         1U
#define MIPI__MST_ICR__IBIR_THR_WOCLR                                         0U
#define MIPI__MST_ICR__IBIR_THR_WOSET                                         0U
#define MIPI__MST_ICR__IBID_UNF_MASK                                 0x00000800U
#define MIPI__MST_ICR__IBID_UNF_SHIFT                                        11U
#define MIPI__MST_ICR__IBID_UNF_WIDTH                                         1U
#define MIPI__MST_ICR__IBID_UNF_WOCLR                                         0U
#define MIPI__MST_ICR__IBID_UNF_WOSET                                         0U
#define MIPI__MST_ICR__IBID_THR_MASK                                 0x00001000U
#define MIPI__MST_ICR__IBID_THR_SHIFT                                        12U
#define MIPI__MST_ICR__IBID_THR_WIDTH                                         1U
#define MIPI__MST_ICR__IBID_THR_WOCLR                                         0U
#define MIPI__MST_ICR__IBID_THR_WOSET                                         0U
#define MIPI__MST_ICR__C_REF_ROV_MASK                                0x00002000U
#define MIPI__MST_ICR__C_REF_ROV_SHIFT                                       13U
#define MIPI__MST_ICR__C_REF_ROV_WIDTH                                        1U
#define MIPI__MST_ICR__C_REF_ROV_WOCLR                                        0U
#define MIPI__MST_ICR__C_REF_ROV_WOSET                                        0U
#define MIPI__MST_ICR__TX_OVF_MASK                                   0x00004000U
#define MIPI__MST_ICR__TX_OVF_SHIFT                                          14U
#define MIPI__MST_ICR__TX_OVF_WIDTH                                           1U
#define MIPI__MST_ICR__TX_OVF_WOCLR                                           0U
#define MIPI__MST_ICR__TX_OVF_WOSET                                           0U
#define MIPI__MST_ICR__TX_THR_MASK                                   0x00008000U
#define MIPI__MST_ICR__TX_THR_SHIFT                                          15U
#define MIPI__MST_ICR__TX_THR_WIDTH                                           1U
#define MIPI__MST_ICR__TX_THR_WOCLR                                           0U
#define MIPI__MST_ICR__TX_THR_WOSET                                           0U
#define MIPI__MST_ICR__IMM_COMP_MASK                                 0x00010000U
#define MIPI__MST_ICR__IMM_COMP_SHIFT                                        16U
#define MIPI__MST_ICR__IMM_COMP_WIDTH                                         1U
#define MIPI__MST_ICR__IMM_COMP_WOCLR                                         0U
#define MIPI__MST_ICR__IMM_COMP_WOSET                                         0U
#define MIPI__MST_ICR__MR_DONE_MASK                                  0x00020000U
#define MIPI__MST_ICR__MR_DONE_SHIFT                                         17U
#define MIPI__MST_ICR__MR_DONE_WIDTH                                          1U
#define MIPI__MST_ICR__MR_DONE_WOCLR                                          0U
#define MIPI__MST_ICR__MR_DONE_WOSET                                          0U
#define MIPI__MST_ICR__HALTED_MASK                                   0x00040000U
#define MIPI__MST_ICR__HALTED_SHIFT                                          18U
#define MIPI__MST_ICR__HALTED_WIDTH                                           1U
#define MIPI__MST_ICR__HALTED_WOCLR                                           0U
#define MIPI__MST_ICR__HALTED_WOSET                                           0U
#define MIPI__MST_ICR__RSVD1_MASK                                    0xFFF80000U
#define MIPI__MST_ICR__RSVD1_SHIFT                                           19U
#define MIPI__MST_ICR__RSVD1_WIDTH                                           13U

#define MIPI__MST_ISR_READ_MASK                                      0xFFFFFFFFU
#define MIPI__MST_ISR_WRITE_MASK                                     0xFFFFFFFFU
#define MIPI__MST_ISR__CMDR_OVF_MASK                                 0x00000001U
#define MIPI__MST_ISR__CMDR_OVF_SHIFT                                         0U
#define MIPI__MST_ISR__CMDR_OVF_WIDTH                                         1U
#define MIPI__MST_ISR__CMDR_OVF_WOCLR                                         0U
#define MIPI__MST_ISR__CMDR_OVF_WOSET                                         0U
#define MIPI__MST_ISR__CMDR_UNF_MASK                                 0x00000002U
#define MIPI__MST_ISR__CMDR_UNF_SHIFT                                         1U
#define MIPI__MST_ISR__CMDR_UNF_WIDTH                                         1U
#define MIPI__MST_ISR__CMDR_UNF_WOCLR                                         0U
#define MIPI__MST_ISR__CMDR_UNF_WOSET                                         0U
#define MIPI__MST_ISR__CMDR_THR_MASK                                 0x00000004U
#define MIPI__MST_ISR__CMDR_THR_SHIFT                                         2U
#define MIPI__MST_ISR__CMDR_THR_WIDTH                                         1U
#define MIPI__MST_ISR__CMDR_THR_WOCLR                                         0U
#define MIPI__MST_ISR__CMDR_THR_WOSET                                         0U
#define MIPI__MST_ISR__CMDD_OVF_MASK                                 0x00000008U
#define MIPI__MST_ISR__CMDD_OVF_SHIFT                                         3U
#define MIPI__MST_ISR__CMDD_OVF_WIDTH                                         1U
#define MIPI__MST_ISR__CMDD_OVF_WOCLR                                         0U
#define MIPI__MST_ISR__CMDD_OVF_WOSET                                         0U
#define MIPI__MST_ISR__CMDD_THR_MASK                                 0x00000010U
#define MIPI__MST_ISR__CMDD_THR_SHIFT                                         4U
#define MIPI__MST_ISR__CMDD_THR_WIDTH                                         1U
#define MIPI__MST_ISR__CMDD_THR_WOCLR                                         0U
#define MIPI__MST_ISR__CMDD_THR_WOSET                                         0U
#define MIPI__MST_ISR__CMDD_EMP_MASK                                 0x00000020U
#define MIPI__MST_ISR__CMDD_EMP_SHIFT                                         5U
#define MIPI__MST_ISR__CMDD_EMP_WIDTH                                         1U
#define MIPI__MST_ISR__CMDD_EMP_WOCLR                                         0U
#define MIPI__MST_ISR__CMDD_EMP_WOSET                                         0U
#define MIPI__MST_ISR__RX_UNF_MASK                                   0x00000040U
#define MIPI__MST_ISR__RX_UNF_SHIFT                                           6U
#define MIPI__MST_ISR__RX_UNF_WIDTH                                           1U
#define MIPI__MST_ISR__RX_UNF_WOCLR                                           0U
#define MIPI__MST_ISR__RX_UNF_WOSET                                           0U
#define MIPI__MST_ISR__RX_THR_MASK                                   0x00000080U
#define MIPI__MST_ISR__RX_THR_SHIFT                                           7U
#define MIPI__MST_ISR__RX_THR_WIDTH                                           1U
#define MIPI__MST_ISR__RX_THR_WOCLR                                           0U
#define MIPI__MST_ISR__RX_THR_WOSET                                           0U
#define MIPI__MST_ISR__IBIR_OVF_MASK                                 0x00000100U
#define MIPI__MST_ISR__IBIR_OVF_SHIFT                                         8U
#define MIPI__MST_ISR__IBIR_OVF_WIDTH                                         1U
#define MIPI__MST_ISR__IBIR_OVF_WOCLR                                         0U
#define MIPI__MST_ISR__IBIR_OVF_WOSET                                         0U
#define MIPI__MST_ISR__IBIR_UNF_MASK                                 0x00000200U
#define MIPI__MST_ISR__IBIR_UNF_SHIFT                                         9U
#define MIPI__MST_ISR__IBIR_UNF_WIDTH                                         1U
#define MIPI__MST_ISR__IBIR_UNF_WOCLR                                         0U
#define MIPI__MST_ISR__IBIR_UNF_WOSET                                         0U
#define MIPI__MST_ISR__IBIR_THR_MASK                                 0x00000400U
#define MIPI__MST_ISR__IBIR_THR_SHIFT                                        10U
#define MIPI__MST_ISR__IBIR_THR_WIDTH                                         1U
#define MIPI__MST_ISR__IBIR_THR_WOCLR                                         0U
#define MIPI__MST_ISR__IBIR_THR_WOSET                                         0U
#define MIPI__MST_ISR__IBID_UNF_MASK                                 0x00000800U
#define MIPI__MST_ISR__IBID_UNF_SHIFT                                        11U
#define MIPI__MST_ISR__IBID_UNF_WIDTH                                         1U
#define MIPI__MST_ISR__IBID_UNF_WOCLR                                         0U
#define MIPI__MST_ISR__IBID_UNF_WOSET                                         0U
#define MIPI__MST_ISR__IBID_THR_MASK                                 0x00001000U
#define MIPI__MST_ISR__IBID_THR_SHIFT                                        12U
#define MIPI__MST_ISR__IBID_THR_WIDTH                                         1U
#define MIPI__MST_ISR__IBID_THR_WOCLR                                         0U
#define MIPI__MST_ISR__IBID_THR_WOSET                                         0U
#define MIPI__MST_ISR__C_REF_ROV_MASK                                0x00002000U
#define MIPI__MST_ISR__C_REF_ROV_SHIFT                                       13U
#define MIPI__MST_ISR__C_REF_ROV_WIDTH                                        1U
#define MIPI__MST_ISR__C_REF_ROV_WOCLR                                        0U
#define MIPI__MST_ISR__C_REF_ROV_WOSET                                        0U
#define MIPI__MST_ISR__TX_OVF_MASK                                   0x00004000U
#define MIPI__MST_ISR__TX_OVF_SHIFT                                          14U
#define MIPI__MST_ISR__TX_OVF_WIDTH                                           1U
#define MIPI__MST_ISR__TX_OVF_WOCLR                                           0U
#define MIPI__MST_ISR__TX_OVF_WOSET                                           0U
#define MIPI__MST_ISR__TX_THR_MASK                                   0x00008000U
#define MIPI__MST_ISR__TX_THR_SHIFT                                          15U
#define MIPI__MST_ISR__TX_THR_WIDTH                                           1U
#define MIPI__MST_ISR__TX_THR_WOCLR                                           0U
#define MIPI__MST_ISR__TX_THR_WOSET                                           0U
#define MIPI__MST_ISR__IMM_COMP_MASK                                 0x00010000U
#define MIPI__MST_ISR__IMM_COMP_SHIFT                                        16U
#define MIPI__MST_ISR__IMM_COMP_WIDTH                                         1U
#define MIPI__MST_ISR__IMM_COMP_WOCLR                                         0U
#define MIPI__MST_ISR__IMM_COMP_WOSET                                         0U
#define MIPI__MST_ISR__MR_DONE_MASK                                  0x00020000U
#define MIPI__MST_ISR__MR_DONE_SHIFT                                         17U
#define MIPI__MST_ISR__MR_DONE_WIDTH                                          1U
#define MIPI__MST_ISR__MR_DONE_WOCLR                                          0U
#define MIPI__MST_ISR__MR_DONE_WOSET                                          0U
#define MIPI__MST_ISR__HALTED_MASK                                   0x00040000U
#define MIPI__MST_ISR__HALTED_SHIFT                                          18U
#define MIPI__MST_ISR__HALTED_WIDTH                                           1U
#define MIPI__MST_ISR__HALTED_WOCLR                                           0U
#define MIPI__MST_ISR__HALTED_WOSET                                           0U
#define MIPI__MST_ISR__RSVD1_MASK                                    0xFFF80000U
#define MIPI__MST_ISR__RSVD1_SHIFT                                           19U
#define MIPI__MST_ISR__RSVD1_WIDTH                                           13U

#define MIPI__MST_STATUS0_READ_MASK                                  0xFFFFFFFFU
#define MIPI__MST_STATUS0_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__MST_STATUS0_WOCLR_MASK                                 0x00020000U
#define MIPI__MST_STATUS0__CMDR_EMP_MASK                             0x00000001U
#define MIPI__MST_STATUS0__CMDR_EMP_SHIFT                                     0U
#define MIPI__MST_STATUS0__CMDR_EMP_WIDTH                                     1U
#define MIPI__MST_STATUS0__CMDR_EMP_WOCLR                                     0U
#define MIPI__MST_STATUS0__CMDR_EMP_WOSET                                     0U
#define MIPI__MST_STATUS0__CMDD_EMP_MASK                             0x00000002U
#define MIPI__MST_STATUS0__CMDD_EMP_SHIFT                                     1U
#define MIPI__MST_STATUS0__CMDD_EMP_WIDTH                                     1U
#define MIPI__MST_STATUS0__CMDD_EMP_WOCLR                                     0U
#define MIPI__MST_STATUS0__CMDD_EMP_WOSET                                     0U
#define MIPI__MST_STATUS0__RX_EMP_MASK                               0x00000004U
#define MIPI__MST_STATUS0__RX_EMP_SHIFT                                       2U
#define MIPI__MST_STATUS0__RX_EMP_WIDTH                                       1U
#define MIPI__MST_STATUS0__RX_EMP_WOCLR                                       0U
#define MIPI__MST_STATUS0__RX_EMP_WOSET                                       0U
#define MIPI__MST_STATUS0__IBIR_EMP_MASK                             0x00000008U
#define MIPI__MST_STATUS0__IBIR_EMP_SHIFT                                     3U
#define MIPI__MST_STATUS0__IBIR_EMP_WIDTH                                     1U
#define MIPI__MST_STATUS0__IBIR_EMP_WOCLR                                     0U
#define MIPI__MST_STATUS0__IBIR_EMP_WOSET                                     0U
#define MIPI__MST_STATUS0__IBID_EMP_MASK                             0x00000010U
#define MIPI__MST_STATUS0__IBID_EMP_SHIFT                                     4U
#define MIPI__MST_STATUS0__IBID_EMP_WIDTH                                     1U
#define MIPI__MST_STATUS0__IBID_EMP_WOCLR                                     0U
#define MIPI__MST_STATUS0__IBID_EMP_WOSET                                     0U
#define MIPI__MST_STATUS0__TX_EMP_MASK                               0x00000020U
#define MIPI__MST_STATUS0__TX_EMP_SHIFT                                       5U
#define MIPI__MST_STATUS0__TX_EMP_WIDTH                                       1U
#define MIPI__MST_STATUS0__TX_EMP_WOCLR                                       0U
#define MIPI__MST_STATUS0__TX_EMP_WOSET                                       0U
#define MIPI__MST_STATUS0__RSVD0_MASK                                0x000000C0U
#define MIPI__MST_STATUS0__RSVD0_SHIFT                                        6U
#define MIPI__MST_STATUS0__RSVD0_WIDTH                                        2U
#define MIPI__MST_STATUS0__CMDR_FULL_MASK                            0x00000100U
#define MIPI__MST_STATUS0__CMDR_FULL_SHIFT                                    8U
#define MIPI__MST_STATUS0__CMDR_FULL_WIDTH                                    1U
#define MIPI__MST_STATUS0__CMDR_FULL_WOCLR                                    0U
#define MIPI__MST_STATUS0__CMDR_FULL_WOSET                                    0U
#define MIPI__MST_STATUS0__CMDD_FULL_MASK                            0x00000200U
#define MIPI__MST_STATUS0__CMDD_FULL_SHIFT                                    9U
#define MIPI__MST_STATUS0__CMDD_FULL_WIDTH                                    1U
#define MIPI__MST_STATUS0__CMDD_FULL_WOCLR                                    0U
#define MIPI__MST_STATUS0__CMDD_FULL_WOSET                                    0U
#define MIPI__MST_STATUS0__RX_FULL_MASK                              0x00000400U
#define MIPI__MST_STATUS0__RX_FULL_SHIFT                                     10U
#define MIPI__MST_STATUS0__RX_FULL_WIDTH                                      1U
#define MIPI__MST_STATUS0__RX_FULL_WOCLR                                      0U
#define MIPI__MST_STATUS0__RX_FULL_WOSET                                      0U
#define MIPI__MST_STATUS0__IBIR_FULL_MASK                            0x00000800U
#define MIPI__MST_STATUS0__IBIR_FULL_SHIFT                                   11U
#define MIPI__MST_STATUS0__IBIR_FULL_WIDTH                                    1U
#define MIPI__MST_STATUS0__IBIR_FULL_WOCLR                                    0U
#define MIPI__MST_STATUS0__IBIR_FULL_WOSET                                    0U
#define MIPI__MST_STATUS0__IBID_FULL_MASK                            0x00001000U
#define MIPI__MST_STATUS0__IBID_FULL_SHIFT                                   12U
#define MIPI__MST_STATUS0__IBID_FULL_WIDTH                                    1U
#define MIPI__MST_STATUS0__IBID_FULL_WOCLR                                    0U
#define MIPI__MST_STATUS0__IBID_FULL_WOSET                                    0U
#define MIPI__MST_STATUS0__TX_FULL_MASK                              0x00002000U
#define MIPI__MST_STATUS0__TX_FULL_SHIFT                                     13U
#define MIPI__MST_STATUS0__TX_FULL_WIDTH                                      1U
#define MIPI__MST_STATUS0__TX_FULL_WOCLR                                      0U
#define MIPI__MST_STATUS0__TX_FULL_WOSET                                      0U
#define MIPI__MST_STATUS0__RSVD1_MASK                                0x0000C000U
#define MIPI__MST_STATUS0__RSVD1_SHIFT                                       14U
#define MIPI__MST_STATUS0__RSVD1_WIDTH                                        2U
#define MIPI__MST_STATUS0__OP_MODE_MASK                              0x00010000U
#define MIPI__MST_STATUS0__OP_MODE_SHIFT                                     16U
#define MIPI__MST_STATUS0__OP_MODE_WIDTH                                      1U
#define MIPI__MST_STATUS0__OP_MODE_WOCLR                                      0U
#define MIPI__MST_STATUS0__OP_MODE_WOSET                                      0U
#define MIPI__MST_STATUS0__HALTED_MASK                               0x00020000U
#define MIPI__MST_STATUS0__HALTED_SHIFT                                      17U
#define MIPI__MST_STATUS0__HALTED_WIDTH                                       1U
#define MIPI__MST_STATUS0__HALTED_WOCLR                                       1U
#define MIPI__MST_STATUS0__HALTED_WOSET                                       0U
#define MIPI__MST_STATUS0__IDLE_MASK                                 0x00040000U
#define MIPI__MST_STATUS0__IDLE_SHIFT                                        18U
#define MIPI__MST_STATUS0__IDLE_WIDTH                                         1U
#define MIPI__MST_STATUS0__IDLE_WOCLR                                         0U
#define MIPI__MST_STATUS0__IDLE_WOSET                                         0U
#define MIPI__MST_STATUS0__RSVD2_MASK                                0xFFF80000U
#define MIPI__MST_STATUS0__RSVD2_SHIFT                                       19U
#define MIPI__MST_STATUS0__RSVD2_WIDTH                                       13U

#define MIPI__CMDR_READ_MASK                                         0xFFFFFFFFU
#define MIPI__CMDR_WRITE_MASK                                        0xFFFFFFFFU
#define MIPI__CMDR__CMD_ID_MASK                                      0x000000FFU
#define MIPI__CMDR__CMD_ID_SHIFT                                              0U
#define MIPI__CMDR__CMD_ID_WIDTH                                              8U
#define MIPI__CMDR__XFER_BYTES_MASK                                  0x000FFF00U
#define MIPI__CMDR__XFER_BYTES_SHIFT                                          8U
#define MIPI__CMDR__XFER_BYTES_WIDTH                                         12U
#define MIPI__CMDR__RSVD0_MASK                                       0x00F00000U
#define MIPI__CMDR__RSVD0_SHIFT                                              20U
#define MIPI__CMDR__RSVD0_WIDTH                                               4U
#define MIPI__CMDR__ERROR_MASK                                       0x0F000000U
#define MIPI__CMDR__ERROR_SHIFT                                              24U
#define MIPI__CMDR__ERROR_WIDTH                                               4U
#define MIPI__CMDR__RSVD1_MASK                                       0xF0000000U
#define MIPI__CMDR__RSVD1_SHIFT                                              28U
#define MIPI__CMDR__RSVD1_WIDTH                                               4U

#define MIPI__IBIR_READ_MASK                                         0xFFFFFFFFU
#define MIPI__IBIR_WRITE_MASK                                        0xFFFFFFFFU
#define MIPI__IBIR__IBI_TYPE_MASK                                    0x00000003U
#define MIPI__IBIR__IBI_TYPE_SHIFT                                            0U
#define MIPI__IBIR__IBI_TYPE_WIDTH                                            2U
#define MIPI__IBIR__XFER_BYTES_MASK                                  0x0000007CU
#define MIPI__IBIR__XFER_BYTES_SHIFT                                          2U
#define MIPI__IBIR__XFER_BYTES_WIDTH                                          5U
#define MIPI__IBIR__ERROR_MASK                                       0x00000080U
#define MIPI__IBIR__ERROR_SHIFT                                               7U
#define MIPI__IBIR__ERROR_WIDTH                                               1U
#define MIPI__IBIR__ERROR_WOCLR                                               0U
#define MIPI__IBIR__ERROR_WOSET                                               0U
#define MIPI__IBIR__SLV_ID_MASK                                      0x00000F00U
#define MIPI__IBIR__SLV_ID_SHIFT                                              8U
#define MIPI__IBIR__SLV_ID_WIDTH                                              4U
#define MIPI__IBIR__RESP_MASK                                        0x00001000U
#define MIPI__IBIR__RESP_SHIFT                                               12U
#define MIPI__IBIR__RESP_WIDTH                                                1U
#define MIPI__IBIR__RESP_WOCLR                                                0U
#define MIPI__IBIR__RESP_WOSET                                                0U
#define MIPI__IBIR__RSVD0_MASK                                       0xFFFFE000U
#define MIPI__IBIR__RSVD0_SHIFT                                              13U
#define MIPI__IBIR__RSVD0_WIDTH                                              19U

#define MIPI__SLV_IER_READ_MASK                                      0x08000000U
#define MIPI__SLV_IER_WRITE_MASK                                     0x08000000U
#define MIPI__SLV_IER__SDR_WR_COMP_MASK                              0x00000001U
#define MIPI__SLV_IER__SDR_WR_COMP_SHIFT                                      0U
#define MIPI__SLV_IER__SDR_WR_COMP_WIDTH                                      1U
#define MIPI__SLV_IER__SDR_WR_COMP_WOCLR                                      0U
#define MIPI__SLV_IER__SDR_WR_COMP_WOSET                                      0U
#define MIPI__SLV_IER__SDR_RD_COMP_MASK                              0x00000002U
#define MIPI__SLV_IER__SDR_RD_COMP_SHIFT                                      1U
#define MIPI__SLV_IER__SDR_RD_COMP_WIDTH                                      1U
#define MIPI__SLV_IER__SDR_RD_COMP_WOCLR                                      0U
#define MIPI__SLV_IER__SDR_RD_COMP_WOSET                                      0U
#define MIPI__SLV_IER__DDR_WR_COMP_MASK                              0x00000004U
#define MIPI__SLV_IER__DDR_WR_COMP_SHIFT                                      2U
#define MIPI__SLV_IER__DDR_WR_COMP_WIDTH                                      1U
#define MIPI__SLV_IER__DDR_WR_COMP_WOCLR                                      0U
#define MIPI__SLV_IER__DDR_WR_COMP_WOSET                                      0U
#define MIPI__SLV_IER__DDR_RD_COMP_MASK                              0x00000008U
#define MIPI__SLV_IER__DDR_RD_COMP_SHIFT                                      3U
#define MIPI__SLV_IER__DDR_RD_COMP_WIDTH                                      1U
#define MIPI__SLV_IER__DDR_RD_COMP_WOCLR                                      0U
#define MIPI__SLV_IER__DDR_RD_COMP_WOSET                                      0U
#define MIPI__SLV_IER__SDR_TX_OVF_MASK                               0x00000010U
#define MIPI__SLV_IER__SDR_TX_OVF_SHIFT                                       4U
#define MIPI__SLV_IER__SDR_TX_OVF_WIDTH                                       1U
#define MIPI__SLV_IER__SDR_TX_OVF_WOCLR                                       0U
#define MIPI__SLV_IER__SDR_TX_OVF_WOSET                                       0U
#define MIPI__SLV_IER__SDR_RX_UNF_MASK                               0x00000020U
#define MIPI__SLV_IER__SDR_RX_UNF_SHIFT                                       5U
#define MIPI__SLV_IER__SDR_RX_UNF_WIDTH                                       1U
#define MIPI__SLV_IER__SDR_RX_UNF_WOCLR                                       0U
#define MIPI__SLV_IER__SDR_RX_UNF_WOSET                                       0U
#define MIPI__SLV_IER__DDR_TX_OVF_MASK                               0x00000040U
#define MIPI__SLV_IER__DDR_TX_OVF_SHIFT                                       6U
#define MIPI__SLV_IER__DDR_TX_OVF_WIDTH                                       1U
#define MIPI__SLV_IER__DDR_TX_OVF_WOCLR                                       0U
#define MIPI__SLV_IER__DDR_TX_OVF_WOSET                                       0U
#define MIPI__SLV_IER__DDR_RX_UNF_MASK                               0x00000080U
#define MIPI__SLV_IER__DDR_RX_UNF_SHIFT                                       7U
#define MIPI__SLV_IER__DDR_RX_UNF_WIDTH                                       1U
#define MIPI__SLV_IER__DDR_RX_UNF_WOCLR                                       0U
#define MIPI__SLV_IER__DDR_RX_UNF_WOSET                                       0U
#define MIPI__SLV_IER__SDR_TX_THR_MASK                               0x00000100U
#define MIPI__SLV_IER__SDR_TX_THR_SHIFT                                       8U
#define MIPI__SLV_IER__SDR_TX_THR_WIDTH                                       1U
#define MIPI__SLV_IER__SDR_TX_THR_WOCLR                                       0U
#define MIPI__SLV_IER__SDR_TX_THR_WOSET                                       0U
#define MIPI__SLV_IER__SDR_RX_THR_MASK                               0x00000200U
#define MIPI__SLV_IER__SDR_RX_THR_SHIFT                                       9U
#define MIPI__SLV_IER__SDR_RX_THR_WIDTH                                       1U
#define MIPI__SLV_IER__SDR_RX_THR_WOCLR                                       0U
#define MIPI__SLV_IER__SDR_RX_THR_WOSET                                       0U
#define MIPI__SLV_IER__DDR_TX_THR_MASK                               0x00000400U
#define MIPI__SLV_IER__DDR_TX_THR_SHIFT                                      10U
#define MIPI__SLV_IER__DDR_TX_THR_WIDTH                                       1U
#define MIPI__SLV_IER__DDR_TX_THR_WOCLR                                       0U
#define MIPI__SLV_IER__DDR_TX_THR_WOSET                                       0U
#define MIPI__SLV_IER__DDR_RX_THR_MASK                               0x00000800U
#define MIPI__SLV_IER__DDR_RX_THR_SHIFT                                      11U
#define MIPI__SLV_IER__DDR_RX_THR_WIDTH                                       1U
#define MIPI__SLV_IER__DDR_RX_THR_WOCLR                                       0U
#define MIPI__SLV_IER__DDR_RX_THR_WOSET                                       0U
#define MIPI__SLV_IER__M_RD_ABORT_MASK                               0x00001000U
#define MIPI__SLV_IER__M_RD_ABORT_SHIFT                                      12U
#define MIPI__SLV_IER__M_RD_ABORT_WIDTH                                       1U
#define MIPI__SLV_IER__M_RD_ABORT_WOCLR                                       0U
#define MIPI__SLV_IER__M_RD_ABORT_WOSET                                       0U
#define MIPI__SLV_IER__DDR_FAIL_MASK                                 0x00002000U
#define MIPI__SLV_IER__DDR_FAIL_SHIFT                                        13U
#define MIPI__SLV_IER__DDR_FAIL_WIDTH                                         1U
#define MIPI__SLV_IER__DDR_FAIL_WOCLR                                         0U
#define MIPI__SLV_IER__DDR_FAIL_WOSET                                         0U
#define MIPI__SLV_IER__SDR_FAIL_MASK                                 0x00004000U
#define MIPI__SLV_IER__SDR_FAIL_SHIFT                                        14U
#define MIPI__SLV_IER__SDR_FAIL_WIDTH                                         1U
#define MIPI__SLV_IER__SDR_FAIL_WOCLR                                         0U
#define MIPI__SLV_IER__SDR_FAIL_WOSET                                         0U
#define MIPI__SLV_IER__DA_UPDATE_MASK                                0x00008000U
#define MIPI__SLV_IER__DA_UPDATE_SHIFT                                       15U
#define MIPI__SLV_IER__DA_UPDATE_WIDTH                                        1U
#define MIPI__SLV_IER__DA_UPDATE_WOCLR                                        0U
#define MIPI__SLV_IER__DA_UPDATE_WOSET                                        0U
#define MIPI__SLV_IER__MR_DONE_MASK                                  0x00010000U
#define MIPI__SLV_IER__MR_DONE_SHIFT                                         16U
#define MIPI__SLV_IER__MR_DONE_WIDTH                                          1U
#define MIPI__SLV_IER__MR_DONE_WOCLR                                          0U
#define MIPI__SLV_IER__MR_DONE_WOSET                                          0U
#define MIPI__SLV_IER__HJ_DONE_MASK                                  0x00020000U
#define MIPI__SLV_IER__HJ_DONE_SHIFT                                         17U
#define MIPI__SLV_IER__HJ_DONE_WIDTH                                          1U
#define MIPI__SLV_IER__HJ_DONE_WOCLR                                          0U
#define MIPI__SLV_IER__HJ_DONE_WOSET                                          0U
#define MIPI__SLV_IER__EVENT_UP_MASK                                 0x00040000U
#define MIPI__SLV_IER__EVENT_UP_SHIFT                                        18U
#define MIPI__SLV_IER__EVENT_UP_WIDTH                                         1U
#define MIPI__SLV_IER__EVENT_UP_WOCLR                                         0U
#define MIPI__SLV_IER__EVENT_UP_WOSET                                         0U
#define MIPI__SLV_IER__ERROR_MASK                                    0x00080000U
#define MIPI__SLV_IER__ERROR_SHIFT                                           19U
#define MIPI__SLV_IER__ERROR_WIDTH                                            1U
#define MIPI__SLV_IER__ERROR_WOCLR                                            0U
#define MIPI__SLV_IER__ERROR_WOSET                                            0U
#define MIPI__SLV_IER__TM_MASK                                       0x00100000U
#define MIPI__SLV_IER__TM_SHIFT                                              20U
#define MIPI__SLV_IER__TM_WIDTH                                               1U
#define MIPI__SLV_IER__TM_WOCLR                                               0U
#define MIPI__SLV_IER__TM_WOSET                                               0U
#define MIPI__SLV_IER__DEFSLVS_MASK                                  0x00200000U
#define MIPI__SLV_IER__DEFSLVS_SHIFT                                         21U
#define MIPI__SLV_IER__DEFSLVS_WIDTH                                          1U
#define MIPI__SLV_IER__DEFSLVS_WOCLR                                          0U
#define MIPI__SLV_IER__DEFSLVS_WOSET                                          0U
#define MIPI__SLV_IER__IBI_DONE_MASK                                 0x00400000U
#define MIPI__SLV_IER__IBI_DONE_SHIFT                                        22U
#define MIPI__SLV_IER__IBI_DONE_WIDTH                                         1U
#define MIPI__SLV_IER__IBI_DONE_WOCLR                                         0U
#define MIPI__SLV_IER__IBI_DONE_WOSET                                         0U
#define MIPI__SLV_IER__IBID_THR_MASK                                 0x00800000U
#define MIPI__SLV_IER__IBID_THR_SHIFT                                        23U
#define MIPI__SLV_IER__IBID_THR_WIDTH                                         1U
#define MIPI__SLV_IER__IBID_THR_WOCLR                                         0U
#define MIPI__SLV_IER__IBID_THR_WOSET                                         0U
#define MIPI__SLV_IER__MWL_UP_MASK                                   0x01000000U
#define MIPI__SLV_IER__MWL_UP_SHIFT                                          24U
#define MIPI__SLV_IER__MWL_UP_WIDTH                                           1U
#define MIPI__SLV_IER__MWL_UP_WOCLR                                           0U
#define MIPI__SLV_IER__MWL_UP_WOSET                                           0U
#define MIPI__SLV_IER__MRL_UP_MASK                                   0x02000000U
#define MIPI__SLV_IER__MRL_UP_SHIFT                                          25U
#define MIPI__SLV_IER__MRL_UP_WIDTH                                           1U
#define MIPI__SLV_IER__MRL_UP_WOCLR                                           0U
#define MIPI__SLV_IER__MRL_UP_WOSET                                           0U
#define MIPI__SLV_IER__BUSCON_UP_MASK                                0x04000000U
#define MIPI__SLV_IER__BUSCON_UP_SHIFT                                       26U
#define MIPI__SLV_IER__BUSCON_UP_WIDTH                                        1U
#define MIPI__SLV_IER__BUSCON_UP_WOCLR                                        0U
#define MIPI__SLV_IER__BUSCON_UP_WOSET                                        0U
#define MIPI__SLV_IER__RSVD0_MASK                                    0x08000000U
#define MIPI__SLV_IER__RSVD0_SHIFT                                           27U
#define MIPI__SLV_IER__RSVD0_WIDTH                                            1U
#define MIPI__SLV_IER__RSVD0_WOCLR                                            0U
#define MIPI__SLV_IER__RSVD0_WOSET                                            0U
#define MIPI__SLV_IER__RSTDAA_MASK                                   0x10000000U
#define MIPI__SLV_IER__RSTDAA_SHIFT                                          28U
#define MIPI__SLV_IER__RSTDAA_WIDTH                                           1U
#define MIPI__SLV_IER__RSTDAA_WOCLR                                           0U
#define MIPI__SLV_IER__RSTDAA_WOSET                                           0U
#define MIPI__SLV_IER__FLUSH_DONE_MASK                               0x20000000U
#define MIPI__SLV_IER__FLUSH_DONE_SHIFT                                      29U
#define MIPI__SLV_IER__FLUSH_DONE_WIDTH                                       1U
#define MIPI__SLV_IER__FLUSH_DONE_WOCLR                                       0U
#define MIPI__SLV_IER__FLUSH_DONE_WOSET                                       0U
#define MIPI__SLV_IER__PERIPH_RST_REQ_MASK                           0x40000000U
#define MIPI__SLV_IER__PERIPH_RST_REQ_SHIFT                                  30U
#define MIPI__SLV_IER__PERIPH_RST_REQ_WIDTH                                   1U
#define MIPI__SLV_IER__PERIPH_RST_REQ_WOCLR                                   0U
#define MIPI__SLV_IER__PERIPH_RST_REQ_WOSET                                   0U
#define MIPI__SLV_IER__CHIP_RST_REQ_MASK                             0x80000000U
#define MIPI__SLV_IER__CHIP_RST_REQ_SHIFT                                    31U
#define MIPI__SLV_IER__CHIP_RST_REQ_WIDTH                                     1U
#define MIPI__SLV_IER__CHIP_RST_REQ_WOCLR                                     0U
#define MIPI__SLV_IER__CHIP_RST_REQ_WOSET                                     0U

#define MIPI__SLV_IDR_READ_MASK                                      0x08000000U
#define MIPI__SLV_IDR_WRITE_MASK                                     0x08000000U
#define MIPI__SLV_IDR__SDR_WR_COMP_MASK                              0x00000001U
#define MIPI__SLV_IDR__SDR_WR_COMP_SHIFT                                      0U
#define MIPI__SLV_IDR__SDR_WR_COMP_WIDTH                                      1U
#define MIPI__SLV_IDR__SDR_WR_COMP_WOCLR                                      0U
#define MIPI__SLV_IDR__SDR_WR_COMP_WOSET                                      0U
#define MIPI__SLV_IDR__SDR_RD_COMP_MASK                              0x00000002U
#define MIPI__SLV_IDR__SDR_RD_COMP_SHIFT                                      1U
#define MIPI__SLV_IDR__SDR_RD_COMP_WIDTH                                      1U
#define MIPI__SLV_IDR__SDR_RD_COMP_WOCLR                                      0U
#define MIPI__SLV_IDR__SDR_RD_COMP_WOSET                                      0U
#define MIPI__SLV_IDR__DDR_WR_COMP_MASK                              0x00000004U
#define MIPI__SLV_IDR__DDR_WR_COMP_SHIFT                                      2U
#define MIPI__SLV_IDR__DDR_WR_COMP_WIDTH                                      1U
#define MIPI__SLV_IDR__DDR_WR_COMP_WOCLR                                      0U
#define MIPI__SLV_IDR__DDR_WR_COMP_WOSET                                      0U
#define MIPI__SLV_IDR__DDR_RD_COMP_MASK                              0x00000008U
#define MIPI__SLV_IDR__DDR_RD_COMP_SHIFT                                      3U
#define MIPI__SLV_IDR__DDR_RD_COMP_WIDTH                                      1U
#define MIPI__SLV_IDR__DDR_RD_COMP_WOCLR                                      0U
#define MIPI__SLV_IDR__DDR_RD_COMP_WOSET                                      0U
#define MIPI__SLV_IDR__SDR_TX_OVF_MASK                               0x00000010U
#define MIPI__SLV_IDR__SDR_TX_OVF_SHIFT                                       4U
#define MIPI__SLV_IDR__SDR_TX_OVF_WIDTH                                       1U
#define MIPI__SLV_IDR__SDR_TX_OVF_WOCLR                                       0U
#define MIPI__SLV_IDR__SDR_TX_OVF_WOSET                                       0U
#define MIPI__SLV_IDR__SDR_RX_UNF_MASK                               0x00000020U
#define MIPI__SLV_IDR__SDR_RX_UNF_SHIFT                                       5U
#define MIPI__SLV_IDR__SDR_RX_UNF_WIDTH                                       1U
#define MIPI__SLV_IDR__SDR_RX_UNF_WOCLR                                       0U
#define MIPI__SLV_IDR__SDR_RX_UNF_WOSET                                       0U
#define MIPI__SLV_IDR__DDR_TX_OVF_MASK                               0x00000040U
#define MIPI__SLV_IDR__DDR_TX_OVF_SHIFT                                       6U
#define MIPI__SLV_IDR__DDR_TX_OVF_WIDTH                                       1U
#define MIPI__SLV_IDR__DDR_TX_OVF_WOCLR                                       0U
#define MIPI__SLV_IDR__DDR_TX_OVF_WOSET                                       0U
#define MIPI__SLV_IDR__DDR_RX_UNF_MASK                               0x00000080U
#define MIPI__SLV_IDR__DDR_RX_UNF_SHIFT                                       7U
#define MIPI__SLV_IDR__DDR_RX_UNF_WIDTH                                       1U
#define MIPI__SLV_IDR__DDR_RX_UNF_WOCLR                                       0U
#define MIPI__SLV_IDR__DDR_RX_UNF_WOSET                                       0U
#define MIPI__SLV_IDR__SDR_TX_THR_MASK                               0x00000100U
#define MIPI__SLV_IDR__SDR_TX_THR_SHIFT                                       8U
#define MIPI__SLV_IDR__SDR_TX_THR_WIDTH                                       1U
#define MIPI__SLV_IDR__SDR_TX_THR_WOCLR                                       0U
#define MIPI__SLV_IDR__SDR_TX_THR_WOSET                                       0U
#define MIPI__SLV_IDR__SDR_RX_THR_MASK                               0x00000200U
#define MIPI__SLV_IDR__SDR_RX_THR_SHIFT                                       9U
#define MIPI__SLV_IDR__SDR_RX_THR_WIDTH                                       1U
#define MIPI__SLV_IDR__SDR_RX_THR_WOCLR                                       0U
#define MIPI__SLV_IDR__SDR_RX_THR_WOSET                                       0U
#define MIPI__SLV_IDR__DDR_TX_THR_MASK                               0x00000400U
#define MIPI__SLV_IDR__DDR_TX_THR_SHIFT                                      10U
#define MIPI__SLV_IDR__DDR_TX_THR_WIDTH                                       1U
#define MIPI__SLV_IDR__DDR_TX_THR_WOCLR                                       0U
#define MIPI__SLV_IDR__DDR_TX_THR_WOSET                                       0U
#define MIPI__SLV_IDR__DDR_RX_THR_MASK                               0x00000800U
#define MIPI__SLV_IDR__DDR_RX_THR_SHIFT                                      11U
#define MIPI__SLV_IDR__DDR_RX_THR_WIDTH                                       1U
#define MIPI__SLV_IDR__DDR_RX_THR_WOCLR                                       0U
#define MIPI__SLV_IDR__DDR_RX_THR_WOSET                                       0U
#define MIPI__SLV_IDR__M_RD_ABORT_MASK                               0x00001000U
#define MIPI__SLV_IDR__M_RD_ABORT_SHIFT                                      12U
#define MIPI__SLV_IDR__M_RD_ABORT_WIDTH                                       1U
#define MIPI__SLV_IDR__M_RD_ABORT_WOCLR                                       0U
#define MIPI__SLV_IDR__M_RD_ABORT_WOSET                                       0U
#define MIPI__SLV_IDR__DDR_FAIL_MASK                                 0x00002000U
#define MIPI__SLV_IDR__DDR_FAIL_SHIFT                                        13U
#define MIPI__SLV_IDR__DDR_FAIL_WIDTH                                         1U
#define MIPI__SLV_IDR__DDR_FAIL_WOCLR                                         0U
#define MIPI__SLV_IDR__DDR_FAIL_WOSET                                         0U
#define MIPI__SLV_IDR__SDR_FAIL_MASK                                 0x00004000U
#define MIPI__SLV_IDR__SDR_FAIL_SHIFT                                        14U
#define MIPI__SLV_IDR__SDR_FAIL_WIDTH                                         1U
#define MIPI__SLV_IDR__SDR_FAIL_WOCLR                                         0U
#define MIPI__SLV_IDR__SDR_FAIL_WOSET                                         0U
#define MIPI__SLV_IDR__DA_UPDATE_MASK                                0x00008000U
#define MIPI__SLV_IDR__DA_UPDATE_SHIFT                                       15U
#define MIPI__SLV_IDR__DA_UPDATE_WIDTH                                        1U
#define MIPI__SLV_IDR__DA_UPDATE_WOCLR                                        0U
#define MIPI__SLV_IDR__DA_UPDATE_WOSET                                        0U
#define MIPI__SLV_IDR__MR_DONE_MASK                                  0x00010000U
#define MIPI__SLV_IDR__MR_DONE_SHIFT                                         16U
#define MIPI__SLV_IDR__MR_DONE_WIDTH                                          1U
#define MIPI__SLV_IDR__MR_DONE_WOCLR                                          0U
#define MIPI__SLV_IDR__MR_DONE_WOSET                                          0U
#define MIPI__SLV_IDR__HJ_DONE_MASK                                  0x00020000U
#define MIPI__SLV_IDR__HJ_DONE_SHIFT                                         17U
#define MIPI__SLV_IDR__HJ_DONE_WIDTH                                          1U
#define MIPI__SLV_IDR__HJ_DONE_WOCLR                                          0U
#define MIPI__SLV_IDR__HJ_DONE_WOSET                                          0U
#define MIPI__SLV_IDR__EVENT_UP_MASK                                 0x00040000U
#define MIPI__SLV_IDR__EVENT_UP_SHIFT                                        18U
#define MIPI__SLV_IDR__EVENT_UP_WIDTH                                         1U
#define MIPI__SLV_IDR__EVENT_UP_WOCLR                                         0U
#define MIPI__SLV_IDR__EVENT_UP_WOSET                                         0U
#define MIPI__SLV_IDR__ERROR_MASK                                    0x00080000U
#define MIPI__SLV_IDR__ERROR_SHIFT                                           19U
#define MIPI__SLV_IDR__ERROR_WIDTH                                            1U
#define MIPI__SLV_IDR__ERROR_WOCLR                                            0U
#define MIPI__SLV_IDR__ERROR_WOSET                                            0U
#define MIPI__SLV_IDR__TM_MASK                                       0x00100000U
#define MIPI__SLV_IDR__TM_SHIFT                                              20U
#define MIPI__SLV_IDR__TM_WIDTH                                               1U
#define MIPI__SLV_IDR__TM_WOCLR                                               0U
#define MIPI__SLV_IDR__TM_WOSET                                               0U
#define MIPI__SLV_IDR__DEFSLVS_MASK                                  0x00200000U
#define MIPI__SLV_IDR__DEFSLVS_SHIFT                                         21U
#define MIPI__SLV_IDR__DEFSLVS_WIDTH                                          1U
#define MIPI__SLV_IDR__DEFSLVS_WOCLR                                          0U
#define MIPI__SLV_IDR__DEFSLVS_WOSET                                          0U
#define MIPI__SLV_IDR__IBI_DONE_MASK                                 0x00400000U
#define MIPI__SLV_IDR__IBI_DONE_SHIFT                                        22U
#define MIPI__SLV_IDR__IBI_DONE_WIDTH                                         1U
#define MIPI__SLV_IDR__IBI_DONE_WOCLR                                         0U
#define MIPI__SLV_IDR__IBI_DONE_WOSET                                         0U
#define MIPI__SLV_IDR__IBID_THR_MASK                                 0x00800000U
#define MIPI__SLV_IDR__IBID_THR_SHIFT                                        23U
#define MIPI__SLV_IDR__IBID_THR_WIDTH                                         1U
#define MIPI__SLV_IDR__IBID_THR_WOCLR                                         0U
#define MIPI__SLV_IDR__IBID_THR_WOSET                                         0U
#define MIPI__SLV_IDR__MWL_UP_MASK                                   0x01000000U
#define MIPI__SLV_IDR__MWL_UP_SHIFT                                          24U
#define MIPI__SLV_IDR__MWL_UP_WIDTH                                           1U
#define MIPI__SLV_IDR__MWL_UP_WOCLR                                           0U
#define MIPI__SLV_IDR__MWL_UP_WOSET                                           0U
#define MIPI__SLV_IDR__MRL_UP_MASK                                   0x02000000U
#define MIPI__SLV_IDR__MRL_UP_SHIFT                                          25U
#define MIPI__SLV_IDR__MRL_UP_WIDTH                                           1U
#define MIPI__SLV_IDR__MRL_UP_WOCLR                                           0U
#define MIPI__SLV_IDR__MRL_UP_WOSET                                           0U
#define MIPI__SLV_IDR__BUSCON_UP_MASK                                0x04000000U
#define MIPI__SLV_IDR__BUSCON_UP_SHIFT                                       26U
#define MIPI__SLV_IDR__BUSCON_UP_WIDTH                                        1U
#define MIPI__SLV_IDR__BUSCON_UP_WOCLR                                        0U
#define MIPI__SLV_IDR__BUSCON_UP_WOSET                                        0U
#define MIPI__SLV_IDR__RSVD0_MASK                                    0x08000000U
#define MIPI__SLV_IDR__RSVD0_SHIFT                                           27U
#define MIPI__SLV_IDR__RSVD0_WIDTH                                            1U
#define MIPI__SLV_IDR__RSVD0_WOCLR                                            0U
#define MIPI__SLV_IDR__RSVD0_WOSET                                            0U
#define MIPI__SLV_IDR__RSTDAA_MASK                                   0x10000000U
#define MIPI__SLV_IDR__RSTDAA_SHIFT                                          28U
#define MIPI__SLV_IDR__RSTDAA_WIDTH                                           1U
#define MIPI__SLV_IDR__RSTDAA_WOCLR                                           0U
#define MIPI__SLV_IDR__RSTDAA_WOSET                                           0U
#define MIPI__SLV_IDR__FLUSH_DONE_MASK                               0x20000000U
#define MIPI__SLV_IDR__FLUSH_DONE_SHIFT                                      29U
#define MIPI__SLV_IDR__FLUSH_DONE_WIDTH                                       1U
#define MIPI__SLV_IDR__FLUSH_DONE_WOCLR                                       0U
#define MIPI__SLV_IDR__FLUSH_DONE_WOSET                                       0U
#define MIPI__SLV_IDR__PERIPH_RST_REQ_MASK                           0x40000000U
#define MIPI__SLV_IDR__PERIPH_RST_REQ_SHIFT                                  30U
#define MIPI__SLV_IDR__PERIPH_RST_REQ_WIDTH                                   1U
#define MIPI__SLV_IDR__PERIPH_RST_REQ_WOCLR                                   0U
#define MIPI__SLV_IDR__PERIPH_RST_REQ_WOSET                                   0U
#define MIPI__SLV_IDR__CHIP_RST_REQ_MASK                             0x80000000U
#define MIPI__SLV_IDR__CHIP_RST_REQ_SHIFT                                    31U
#define MIPI__SLV_IDR__CHIP_RST_REQ_WIDTH                                     1U
#define MIPI__SLV_IDR__CHIP_RST_REQ_WOCLR                                     0U
#define MIPI__SLV_IDR__CHIP_RST_REQ_WOSET                                     0U

#define MIPI__SLV_IMR_READ_MASK                                      0xFFFFFFFFU
#define MIPI__SLV_IMR_WRITE_MASK                                     0xFFFFFFFFU
#define MIPI__SLV_IMR__SDR_WR_COMP_MASK                              0x00000001U
#define MIPI__SLV_IMR__SDR_WR_COMP_SHIFT                                      0U
#define MIPI__SLV_IMR__SDR_WR_COMP_WIDTH                                      1U
#define MIPI__SLV_IMR__SDR_WR_COMP_WOCLR                                      0U
#define MIPI__SLV_IMR__SDR_WR_COMP_WOSET                                      0U
#define MIPI__SLV_IMR__SDR_RD_COMP_MASK                              0x00000002U
#define MIPI__SLV_IMR__SDR_RD_COMP_SHIFT                                      1U
#define MIPI__SLV_IMR__SDR_RD_COMP_WIDTH                                      1U
#define MIPI__SLV_IMR__SDR_RD_COMP_WOCLR                                      0U
#define MIPI__SLV_IMR__SDR_RD_COMP_WOSET                                      0U
#define MIPI__SLV_IMR__DDR_WR_COMP_MASK                              0x00000004U
#define MIPI__SLV_IMR__DDR_WR_COMP_SHIFT                                      2U
#define MIPI__SLV_IMR__DDR_WR_COMP_WIDTH                                      1U
#define MIPI__SLV_IMR__DDR_WR_COMP_WOCLR                                      0U
#define MIPI__SLV_IMR__DDR_WR_COMP_WOSET                                      0U
#define MIPI__SLV_IMR__DDR_RD_COMP_MASK                              0x00000008U
#define MIPI__SLV_IMR__DDR_RD_COMP_SHIFT                                      3U
#define MIPI__SLV_IMR__DDR_RD_COMP_WIDTH                                      1U
#define MIPI__SLV_IMR__DDR_RD_COMP_WOCLR                                      0U
#define MIPI__SLV_IMR__DDR_RD_COMP_WOSET                                      0U
#define MIPI__SLV_IMR__SDR_TX_OVF_MASK                               0x00000010U
#define MIPI__SLV_IMR__SDR_TX_OVF_SHIFT                                       4U
#define MIPI__SLV_IMR__SDR_TX_OVF_WIDTH                                       1U
#define MIPI__SLV_IMR__SDR_TX_OVF_WOCLR                                       0U
#define MIPI__SLV_IMR__SDR_TX_OVF_WOSET                                       0U
#define MIPI__SLV_IMR__SDR_RX_UNF_MASK                               0x00000020U
#define MIPI__SLV_IMR__SDR_RX_UNF_SHIFT                                       5U
#define MIPI__SLV_IMR__SDR_RX_UNF_WIDTH                                       1U
#define MIPI__SLV_IMR__SDR_RX_UNF_WOCLR                                       0U
#define MIPI__SLV_IMR__SDR_RX_UNF_WOSET                                       0U
#define MIPI__SLV_IMR__DDR_TX_OVF_MASK                               0x00000040U
#define MIPI__SLV_IMR__DDR_TX_OVF_SHIFT                                       6U
#define MIPI__SLV_IMR__DDR_TX_OVF_WIDTH                                       1U
#define MIPI__SLV_IMR__DDR_TX_OVF_WOCLR                                       0U
#define MIPI__SLV_IMR__DDR_TX_OVF_WOSET                                       0U
#define MIPI__SLV_IMR__DDR_RX_UNF_MASK                               0x00000080U
#define MIPI__SLV_IMR__DDR_RX_UNF_SHIFT                                       7U
#define MIPI__SLV_IMR__DDR_RX_UNF_WIDTH                                       1U
#define MIPI__SLV_IMR__DDR_RX_UNF_WOCLR                                       0U
#define MIPI__SLV_IMR__DDR_RX_UNF_WOSET                                       0U
#define MIPI__SLV_IMR__SDR_TX_THR_MASK                               0x00000100U
#define MIPI__SLV_IMR__SDR_TX_THR_SHIFT                                       8U
#define MIPI__SLV_IMR__SDR_TX_THR_WIDTH                                       1U
#define MIPI__SLV_IMR__SDR_TX_THR_WOCLR                                       0U
#define MIPI__SLV_IMR__SDR_TX_THR_WOSET                                       0U
#define MIPI__SLV_IMR__SDR_RX_THR_MASK                               0x00000200U
#define MIPI__SLV_IMR__SDR_RX_THR_SHIFT                                       9U
#define MIPI__SLV_IMR__SDR_RX_THR_WIDTH                                       1U
#define MIPI__SLV_IMR__SDR_RX_THR_WOCLR                                       0U
#define MIPI__SLV_IMR__SDR_RX_THR_WOSET                                       0U
#define MIPI__SLV_IMR__DDR_TX_THR_MASK                               0x00000400U
#define MIPI__SLV_IMR__DDR_TX_THR_SHIFT                                      10U
#define MIPI__SLV_IMR__DDR_TX_THR_WIDTH                                       1U
#define MIPI__SLV_IMR__DDR_TX_THR_WOCLR                                       0U
#define MIPI__SLV_IMR__DDR_TX_THR_WOSET                                       0U
#define MIPI__SLV_IMR__DDR_RX_THR_MASK                               0x00000800U
#define MIPI__SLV_IMR__DDR_RX_THR_SHIFT                                      11U
#define MIPI__SLV_IMR__DDR_RX_THR_WIDTH                                       1U
#define MIPI__SLV_IMR__DDR_RX_THR_WOCLR                                       0U
#define MIPI__SLV_IMR__DDR_RX_THR_WOSET                                       0U
#define MIPI__SLV_IMR__M_RD_ABORT_MASK                               0x00001000U
#define MIPI__SLV_IMR__M_RD_ABORT_SHIFT                                      12U
#define MIPI__SLV_IMR__M_RD_ABORT_WIDTH                                       1U
#define MIPI__SLV_IMR__M_RD_ABORT_WOCLR                                       0U
#define MIPI__SLV_IMR__M_RD_ABORT_WOSET                                       0U
#define MIPI__SLV_IMR__DDR_FAIL_MASK                                 0x00002000U
#define MIPI__SLV_IMR__DDR_FAIL_SHIFT                                        13U
#define MIPI__SLV_IMR__DDR_FAIL_WIDTH                                         1U
#define MIPI__SLV_IMR__DDR_FAIL_WOCLR                                         0U
#define MIPI__SLV_IMR__DDR_FAIL_WOSET                                         0U
#define MIPI__SLV_IMR__SDR_FAIL_MASK                                 0x00004000U
#define MIPI__SLV_IMR__SDR_FAIL_SHIFT                                        14U
#define MIPI__SLV_IMR__SDR_FAIL_WIDTH                                         1U
#define MIPI__SLV_IMR__SDR_FAIL_WOCLR                                         0U
#define MIPI__SLV_IMR__SDR_FAIL_WOSET                                         0U
#define MIPI__SLV_IMR__DA_UPDATE_MASK                                0x00008000U
#define MIPI__SLV_IMR__DA_UPDATE_SHIFT                                       15U
#define MIPI__SLV_IMR__DA_UPDATE_WIDTH                                        1U
#define MIPI__SLV_IMR__DA_UPDATE_WOCLR                                        0U
#define MIPI__SLV_IMR__DA_UPDATE_WOSET                                        0U
#define MIPI__SLV_IMR__MR_DONE_MASK                                  0x00010000U
#define MIPI__SLV_IMR__MR_DONE_SHIFT                                         16U
#define MIPI__SLV_IMR__MR_DONE_WIDTH                                          1U
#define MIPI__SLV_IMR__MR_DONE_WOCLR                                          0U
#define MIPI__SLV_IMR__MR_DONE_WOSET                                          0U
#define MIPI__SLV_IMR__HJ_DONE_MASK                                  0x00020000U
#define MIPI__SLV_IMR__HJ_DONE_SHIFT                                         17U
#define MIPI__SLV_IMR__HJ_DONE_WIDTH                                          1U
#define MIPI__SLV_IMR__HJ_DONE_WOCLR                                          0U
#define MIPI__SLV_IMR__HJ_DONE_WOSET                                          0U
#define MIPI__SLV_IMR__EVENT_UP_MASK                                 0x00040000U
#define MIPI__SLV_IMR__EVENT_UP_SHIFT                                        18U
#define MIPI__SLV_IMR__EVENT_UP_WIDTH                                         1U
#define MIPI__SLV_IMR__EVENT_UP_WOCLR                                         0U
#define MIPI__SLV_IMR__EVENT_UP_WOSET                                         0U
#define MIPI__SLV_IMR__ERROR_MASK                                    0x00080000U
#define MIPI__SLV_IMR__ERROR_SHIFT                                           19U
#define MIPI__SLV_IMR__ERROR_WIDTH                                            1U
#define MIPI__SLV_IMR__ERROR_WOCLR                                            0U
#define MIPI__SLV_IMR__ERROR_WOSET                                            0U
#define MIPI__SLV_IMR__TM_MASK                                       0x00100000U
#define MIPI__SLV_IMR__TM_SHIFT                                              20U
#define MIPI__SLV_IMR__TM_WIDTH                                               1U
#define MIPI__SLV_IMR__TM_WOCLR                                               0U
#define MIPI__SLV_IMR__TM_WOSET                                               0U
#define MIPI__SLV_IMR__DEFSLVS_MASK                                  0x00200000U
#define MIPI__SLV_IMR__DEFSLVS_SHIFT                                         21U
#define MIPI__SLV_IMR__DEFSLVS_WIDTH                                          1U
#define MIPI__SLV_IMR__DEFSLVS_WOCLR                                          0U
#define MIPI__SLV_IMR__DEFSLVS_WOSET                                          0U
#define MIPI__SLV_IMR__IBI_DONE_MASK                                 0x00400000U
#define MIPI__SLV_IMR__IBI_DONE_SHIFT                                        22U
#define MIPI__SLV_IMR__IBI_DONE_WIDTH                                         1U
#define MIPI__SLV_IMR__IBI_DONE_WOCLR                                         0U
#define MIPI__SLV_IMR__IBI_DONE_WOSET                                         0U
#define MIPI__SLV_IMR__IBID_THR_MASK                                 0x00800000U
#define MIPI__SLV_IMR__IBID_THR_SHIFT                                        23U
#define MIPI__SLV_IMR__IBID_THR_WIDTH                                         1U
#define MIPI__SLV_IMR__IBID_THR_WOCLR                                         0U
#define MIPI__SLV_IMR__IBID_THR_WOSET                                         0U
#define MIPI__SLV_IMR__MWL_UP_MASK                                   0x01000000U
#define MIPI__SLV_IMR__MWL_UP_SHIFT                                          24U
#define MIPI__SLV_IMR__MWL_UP_WIDTH                                           1U
#define MIPI__SLV_IMR__MWL_UP_WOCLR                                           0U
#define MIPI__SLV_IMR__MWL_UP_WOSET                                           0U
#define MIPI__SLV_IMR__MRL_UP_MASK                                   0x02000000U
#define MIPI__SLV_IMR__MRL_UP_SHIFT                                          25U
#define MIPI__SLV_IMR__MRL_UP_WIDTH                                           1U
#define MIPI__SLV_IMR__MRL_UP_WOCLR                                           0U
#define MIPI__SLV_IMR__MRL_UP_WOSET                                           0U
#define MIPI__SLV_IMR__BUSCON_UP_MASK                                0x04000000U
#define MIPI__SLV_IMR__BUSCON_UP_SHIFT                                       26U
#define MIPI__SLV_IMR__BUSCON_UP_WIDTH                                        1U
#define MIPI__SLV_IMR__BUSCON_UP_WOCLR                                        0U
#define MIPI__SLV_IMR__BUSCON_UP_WOSET                                        0U
#define MIPI__SLV_IMR__RSVD0_MASK                                    0x08000000U
#define MIPI__SLV_IMR__RSVD0_SHIFT                                           27U
#define MIPI__SLV_IMR__RSVD0_WIDTH                                            1U
#define MIPI__SLV_IMR__RSVD0_WOCLR                                            0U
#define MIPI__SLV_IMR__RSVD0_WOSET                                            0U
#define MIPI__SLV_IMR__RSTDAA_MASK                                   0x10000000U
#define MIPI__SLV_IMR__RSTDAA_SHIFT                                          28U
#define MIPI__SLV_IMR__RSTDAA_WIDTH                                           1U
#define MIPI__SLV_IMR__RSTDAA_WOCLR                                           0U
#define MIPI__SLV_IMR__RSTDAA_WOSET                                           0U
#define MIPI__SLV_IMR__FLUSH_DONE_MASK                               0x20000000U
#define MIPI__SLV_IMR__FLUSH_DONE_SHIFT                                      29U
#define MIPI__SLV_IMR__FLUSH_DONE_WIDTH                                       1U
#define MIPI__SLV_IMR__FLUSH_DONE_WOCLR                                       0U
#define MIPI__SLV_IMR__FLUSH_DONE_WOSET                                       0U
#define MIPI__SLV_IMR__PERIPH_RST_REQ_MASK                           0x40000000U
#define MIPI__SLV_IMR__PERIPH_RST_REQ_SHIFT                                  30U
#define MIPI__SLV_IMR__PERIPH_RST_REQ_WIDTH                                   1U
#define MIPI__SLV_IMR__PERIPH_RST_REQ_WOCLR                                   0U
#define MIPI__SLV_IMR__PERIPH_RST_REQ_WOSET                                   0U
#define MIPI__SLV_IMR__CHIP_RST_REQ_MASK                             0x80000000U
#define MIPI__SLV_IMR__CHIP_RST_REQ_SHIFT                                    31U
#define MIPI__SLV_IMR__CHIP_RST_REQ_WIDTH                                     1U
#define MIPI__SLV_IMR__CHIP_RST_REQ_WOCLR                                     0U
#define MIPI__SLV_IMR__CHIP_RST_REQ_WOSET                                     0U

#define MIPI__SLV_ICR_READ_MASK                                      0x08000000U
#define MIPI__SLV_ICR_WRITE_MASK                                     0x08000000U
#define MIPI__SLV_ICR__SDR_WR_COMP_MASK                              0x00000001U
#define MIPI__SLV_ICR__SDR_WR_COMP_SHIFT                                      0U
#define MIPI__SLV_ICR__SDR_WR_COMP_WIDTH                                      1U
#define MIPI__SLV_ICR__SDR_WR_COMP_WOCLR                                      0U
#define MIPI__SLV_ICR__SDR_WR_COMP_WOSET                                      0U
#define MIPI__SLV_ICR__SDR_RD_COMP_MASK                              0x00000002U
#define MIPI__SLV_ICR__SDR_RD_COMP_SHIFT                                      1U
#define MIPI__SLV_ICR__SDR_RD_COMP_WIDTH                                      1U
#define MIPI__SLV_ICR__SDR_RD_COMP_WOCLR                                      0U
#define MIPI__SLV_ICR__SDR_RD_COMP_WOSET                                      0U
#define MIPI__SLV_ICR__DDR_WR_COMP_MASK                              0x00000004U
#define MIPI__SLV_ICR__DDR_WR_COMP_SHIFT                                      2U
#define MIPI__SLV_ICR__DDR_WR_COMP_WIDTH                                      1U
#define MIPI__SLV_ICR__DDR_WR_COMP_WOCLR                                      0U
#define MIPI__SLV_ICR__DDR_WR_COMP_WOSET                                      0U
#define MIPI__SLV_ICR__DDR_RD_COMP_MASK                              0x00000008U
#define MIPI__SLV_ICR__DDR_RD_COMP_SHIFT                                      3U
#define MIPI__SLV_ICR__DDR_RD_COMP_WIDTH                                      1U
#define MIPI__SLV_ICR__DDR_RD_COMP_WOCLR                                      0U
#define MIPI__SLV_ICR__DDR_RD_COMP_WOSET                                      0U
#define MIPI__SLV_ICR__SDR_TX_OVF_MASK                               0x00000010U
#define MIPI__SLV_ICR__SDR_TX_OVF_SHIFT                                       4U
#define MIPI__SLV_ICR__SDR_TX_OVF_WIDTH                                       1U
#define MIPI__SLV_ICR__SDR_TX_OVF_WOCLR                                       0U
#define MIPI__SLV_ICR__SDR_TX_OVF_WOSET                                       0U
#define MIPI__SLV_ICR__SDR_RX_UNF_MASK                               0x00000020U
#define MIPI__SLV_ICR__SDR_RX_UNF_SHIFT                                       5U
#define MIPI__SLV_ICR__SDR_RX_UNF_WIDTH                                       1U
#define MIPI__SLV_ICR__SDR_RX_UNF_WOCLR                                       0U
#define MIPI__SLV_ICR__SDR_RX_UNF_WOSET                                       0U
#define MIPI__SLV_ICR__DDR_TX_OVF_MASK                               0x00000040U
#define MIPI__SLV_ICR__DDR_TX_OVF_SHIFT                                       6U
#define MIPI__SLV_ICR__DDR_TX_OVF_WIDTH                                       1U
#define MIPI__SLV_ICR__DDR_TX_OVF_WOCLR                                       0U
#define MIPI__SLV_ICR__DDR_TX_OVF_WOSET                                       0U
#define MIPI__SLV_ICR__DDR_RX_UNF_MASK                               0x00000080U
#define MIPI__SLV_ICR__DDR_RX_UNF_SHIFT                                       7U
#define MIPI__SLV_ICR__DDR_RX_UNF_WIDTH                                       1U
#define MIPI__SLV_ICR__DDR_RX_UNF_WOCLR                                       0U
#define MIPI__SLV_ICR__DDR_RX_UNF_WOSET                                       0U
#define MIPI__SLV_ICR__SDR_TX_THR_MASK                               0x00000100U
#define MIPI__SLV_ICR__SDR_TX_THR_SHIFT                                       8U
#define MIPI__SLV_ICR__SDR_TX_THR_WIDTH                                       1U
#define MIPI__SLV_ICR__SDR_TX_THR_WOCLR                                       0U
#define MIPI__SLV_ICR__SDR_TX_THR_WOSET                                       0U
#define MIPI__SLV_ICR__SDR_RX_THR_MASK                               0x00000200U
#define MIPI__SLV_ICR__SDR_RX_THR_SHIFT                                       9U
#define MIPI__SLV_ICR__SDR_RX_THR_WIDTH                                       1U
#define MIPI__SLV_ICR__SDR_RX_THR_WOCLR                                       0U
#define MIPI__SLV_ICR__SDR_RX_THR_WOSET                                       0U
#define MIPI__SLV_ICR__DDR_TX_THR_MASK                               0x00000400U
#define MIPI__SLV_ICR__DDR_TX_THR_SHIFT                                      10U
#define MIPI__SLV_ICR__DDR_TX_THR_WIDTH                                       1U
#define MIPI__SLV_ICR__DDR_TX_THR_WOCLR                                       0U
#define MIPI__SLV_ICR__DDR_TX_THR_WOSET                                       0U
#define MIPI__SLV_ICR__DDR_RX_THR_MASK                               0x00000800U
#define MIPI__SLV_ICR__DDR_RX_THR_SHIFT                                      11U
#define MIPI__SLV_ICR__DDR_RX_THR_WIDTH                                       1U
#define MIPI__SLV_ICR__DDR_RX_THR_WOCLR                                       0U
#define MIPI__SLV_ICR__DDR_RX_THR_WOSET                                       0U
#define MIPI__SLV_ICR__M_RD_ABORT_MASK                               0x00001000U
#define MIPI__SLV_ICR__M_RD_ABORT_SHIFT                                      12U
#define MIPI__SLV_ICR__M_RD_ABORT_WIDTH                                       1U
#define MIPI__SLV_ICR__M_RD_ABORT_WOCLR                                       0U
#define MIPI__SLV_ICR__M_RD_ABORT_WOSET                                       0U
#define MIPI__SLV_ICR__DDR_FAIL_MASK                                 0x00002000U
#define MIPI__SLV_ICR__DDR_FAIL_SHIFT                                        13U
#define MIPI__SLV_ICR__DDR_FAIL_WIDTH                                         1U
#define MIPI__SLV_ICR__DDR_FAIL_WOCLR                                         0U
#define MIPI__SLV_ICR__DDR_FAIL_WOSET                                         0U
#define MIPI__SLV_ICR__SDR_FAIL_MASK                                 0x00004000U
#define MIPI__SLV_ICR__SDR_FAIL_SHIFT                                        14U
#define MIPI__SLV_ICR__SDR_FAIL_WIDTH                                         1U
#define MIPI__SLV_ICR__SDR_FAIL_WOCLR                                         0U
#define MIPI__SLV_ICR__SDR_FAIL_WOSET                                         0U
#define MIPI__SLV_ICR__DA_UPDATE_MASK                                0x00008000U
#define MIPI__SLV_ICR__DA_UPDATE_SHIFT                                       15U
#define MIPI__SLV_ICR__DA_UPDATE_WIDTH                                        1U
#define MIPI__SLV_ICR__DA_UPDATE_WOCLR                                        0U
#define MIPI__SLV_ICR__DA_UPDATE_WOSET                                        0U
#define MIPI__SLV_ICR__MR_DONE_MASK                                  0x00010000U
#define MIPI__SLV_ICR__MR_DONE_SHIFT                                         16U
#define MIPI__SLV_ICR__MR_DONE_WIDTH                                          1U
#define MIPI__SLV_ICR__MR_DONE_WOCLR                                          0U
#define MIPI__SLV_ICR__MR_DONE_WOSET                                          0U
#define MIPI__SLV_ICR__HJ_DONE_MASK                                  0x00020000U
#define MIPI__SLV_ICR__HJ_DONE_SHIFT                                         17U
#define MIPI__SLV_ICR__HJ_DONE_WIDTH                                          1U
#define MIPI__SLV_ICR__HJ_DONE_WOCLR                                          0U
#define MIPI__SLV_ICR__HJ_DONE_WOSET                                          0U
#define MIPI__SLV_ICR__EVENT_UP_MASK                                 0x00040000U
#define MIPI__SLV_ICR__EVENT_UP_SHIFT                                        18U
#define MIPI__SLV_ICR__EVENT_UP_WIDTH                                         1U
#define MIPI__SLV_ICR__EVENT_UP_WOCLR                                         0U
#define MIPI__SLV_ICR__EVENT_UP_WOSET                                         0U
#define MIPI__SLV_ICR__ERROR_MASK                                    0x00080000U
#define MIPI__SLV_ICR__ERROR_SHIFT                                           19U
#define MIPI__SLV_ICR__ERROR_WIDTH                                            1U
#define MIPI__SLV_ICR__ERROR_WOCLR                                            0U
#define MIPI__SLV_ICR__ERROR_WOSET                                            0U
#define MIPI__SLV_ICR__TM_MASK                                       0x00100000U
#define MIPI__SLV_ICR__TM_SHIFT                                              20U
#define MIPI__SLV_ICR__TM_WIDTH                                               1U
#define MIPI__SLV_ICR__TM_WOCLR                                               0U
#define MIPI__SLV_ICR__TM_WOSET                                               0U
#define MIPI__SLV_ICR__DEFSLVS_MASK                                  0x00200000U
#define MIPI__SLV_ICR__DEFSLVS_SHIFT                                         21U
#define MIPI__SLV_ICR__DEFSLVS_WIDTH                                          1U
#define MIPI__SLV_ICR__DEFSLVS_WOCLR                                          0U
#define MIPI__SLV_ICR__DEFSLVS_WOSET                                          0U
#define MIPI__SLV_ICR__IBI_DONE_MASK                                 0x00400000U
#define MIPI__SLV_ICR__IBI_DONE_SHIFT                                        22U
#define MIPI__SLV_ICR__IBI_DONE_WIDTH                                         1U
#define MIPI__SLV_ICR__IBI_DONE_WOCLR                                         0U
#define MIPI__SLV_ICR__IBI_DONE_WOSET                                         0U
#define MIPI__SLV_ICR__IBID_THR_MASK                                 0x00800000U
#define MIPI__SLV_ICR__IBID_THR_SHIFT                                        23U
#define MIPI__SLV_ICR__IBID_THR_WIDTH                                         1U
#define MIPI__SLV_ICR__IBID_THR_WOCLR                                         0U
#define MIPI__SLV_ICR__IBID_THR_WOSET                                         0U
#define MIPI__SLV_ICR__MWL_UP_MASK                                   0x01000000U
#define MIPI__SLV_ICR__MWL_UP_SHIFT                                          24U
#define MIPI__SLV_ICR__MWL_UP_WIDTH                                           1U
#define MIPI__SLV_ICR__MWL_UP_WOCLR                                           0U
#define MIPI__SLV_ICR__MWL_UP_WOSET                                           0U
#define MIPI__SLV_ICR__MRL_UP_MASK                                   0x02000000U
#define MIPI__SLV_ICR__MRL_UP_SHIFT                                          25U
#define MIPI__SLV_ICR__MRL_UP_WIDTH                                           1U
#define MIPI__SLV_ICR__MRL_UP_WOCLR                                           0U
#define MIPI__SLV_ICR__MRL_UP_WOSET                                           0U
#define MIPI__SLV_ICR__BUSCON_UP_MASK                                0x04000000U
#define MIPI__SLV_ICR__BUSCON_UP_SHIFT                                       26U
#define MIPI__SLV_ICR__BUSCON_UP_WIDTH                                        1U
#define MIPI__SLV_ICR__BUSCON_UP_WOCLR                                        0U
#define MIPI__SLV_ICR__BUSCON_UP_WOSET                                        0U
#define MIPI__SLV_ICR__RSVD0_MASK                                    0x08000000U
#define MIPI__SLV_ICR__RSVD0_SHIFT                                           27U
#define MIPI__SLV_ICR__RSVD0_WIDTH                                            1U
#define MIPI__SLV_ICR__RSVD0_WOCLR                                            0U
#define MIPI__SLV_ICR__RSVD0_WOSET                                            0U
#define MIPI__SLV_ICR__RSTDAA_MASK                                   0x10000000U
#define MIPI__SLV_ICR__RSTDAA_SHIFT                                          28U
#define MIPI__SLV_ICR__RSTDAA_WIDTH                                           1U
#define MIPI__SLV_ICR__RSTDAA_WOCLR                                           0U
#define MIPI__SLV_ICR__RSTDAA_WOSET                                           0U
#define MIPI__SLV_ICR__FLUSH_DONE_MASK                               0x20000000U
#define MIPI__SLV_ICR__FLUSH_DONE_SHIFT                                      29U
#define MIPI__SLV_ICR__FLUSH_DONE_WIDTH                                       1U
#define MIPI__SLV_ICR__FLUSH_DONE_WOCLR                                       0U
#define MIPI__SLV_ICR__FLUSH_DONE_WOSET                                       0U
#define MIPI__SLV_ICR__PERIPH_RST_REQ_MASK                           0x40000000U
#define MIPI__SLV_ICR__PERIPH_RST_REQ_SHIFT                                  30U
#define MIPI__SLV_ICR__PERIPH_RST_REQ_WIDTH                                   1U
#define MIPI__SLV_ICR__PERIPH_RST_REQ_WOCLR                                   0U
#define MIPI__SLV_ICR__PERIPH_RST_REQ_WOSET                                   0U
#define MIPI__SLV_ICR__CHIP_RST_REQ_MASK                             0x80000000U
#define MIPI__SLV_ICR__CHIP_RST_REQ_SHIFT                                    31U
#define MIPI__SLV_ICR__CHIP_RST_REQ_WIDTH                                     1U
#define MIPI__SLV_ICR__CHIP_RST_REQ_WOCLR                                     0U
#define MIPI__SLV_ICR__CHIP_RST_REQ_WOSET                                     0U

#define MIPI__SLV_ISR_READ_MASK                                      0xFFFFFFFFU
#define MIPI__SLV_ISR_WRITE_MASK                                     0xFFFFFFFFU
#define MIPI__SLV_ISR__SDR_WR_COMP_MASK                              0x00000001U
#define MIPI__SLV_ISR__SDR_WR_COMP_SHIFT                                      0U
#define MIPI__SLV_ISR__SDR_WR_COMP_WIDTH                                      1U
#define MIPI__SLV_ISR__SDR_WR_COMP_WOCLR                                      0U
#define MIPI__SLV_ISR__SDR_WR_COMP_WOSET                                      0U
#define MIPI__SLV_ISR__SDR_RD_COMP_MASK                              0x00000002U
#define MIPI__SLV_ISR__SDR_RD_COMP_SHIFT                                      1U
#define MIPI__SLV_ISR__SDR_RD_COMP_WIDTH                                      1U
#define MIPI__SLV_ISR__SDR_RD_COMP_WOCLR                                      0U
#define MIPI__SLV_ISR__SDR_RD_COMP_WOSET                                      0U
#define MIPI__SLV_ISR__DDR_WR_COMP_MASK                              0x00000004U
#define MIPI__SLV_ISR__DDR_WR_COMP_SHIFT                                      2U
#define MIPI__SLV_ISR__DDR_WR_COMP_WIDTH                                      1U
#define MIPI__SLV_ISR__DDR_WR_COMP_WOCLR                                      0U
#define MIPI__SLV_ISR__DDR_WR_COMP_WOSET                                      0U
#define MIPI__SLV_ISR__DDR_RD_COMP_MASK                              0x00000008U
#define MIPI__SLV_ISR__DDR_RD_COMP_SHIFT                                      3U
#define MIPI__SLV_ISR__DDR_RD_COMP_WIDTH                                      1U
#define MIPI__SLV_ISR__DDR_RD_COMP_WOCLR                                      0U
#define MIPI__SLV_ISR__DDR_RD_COMP_WOSET                                      0U
#define MIPI__SLV_ISR__SDR_TX_OVF_MASK                               0x00000010U
#define MIPI__SLV_ISR__SDR_TX_OVF_SHIFT                                       4U
#define MIPI__SLV_ISR__SDR_TX_OVF_WIDTH                                       1U
#define MIPI__SLV_ISR__SDR_TX_OVF_WOCLR                                       0U
#define MIPI__SLV_ISR__SDR_TX_OVF_WOSET                                       0U
#define MIPI__SLV_ISR__SDR_RX_UNF_MASK                               0x00000020U
#define MIPI__SLV_ISR__SDR_RX_UNF_SHIFT                                       5U
#define MIPI__SLV_ISR__SDR_RX_UNF_WIDTH                                       1U
#define MIPI__SLV_ISR__SDR_RX_UNF_WOCLR                                       0U
#define MIPI__SLV_ISR__SDR_RX_UNF_WOSET                                       0U
#define MIPI__SLV_ISR__DDR_TX_OVF_MASK                               0x00000040U
#define MIPI__SLV_ISR__DDR_TX_OVF_SHIFT                                       6U
#define MIPI__SLV_ISR__DDR_TX_OVF_WIDTH                                       1U
#define MIPI__SLV_ISR__DDR_TX_OVF_WOCLR                                       0U
#define MIPI__SLV_ISR__DDR_TX_OVF_WOSET                                       0U
#define MIPI__SLV_ISR__DDR_RX_UNF_MASK                               0x00000080U
#define MIPI__SLV_ISR__DDR_RX_UNF_SHIFT                                       7U
#define MIPI__SLV_ISR__DDR_RX_UNF_WIDTH                                       1U
#define MIPI__SLV_ISR__DDR_RX_UNF_WOCLR                                       0U
#define MIPI__SLV_ISR__DDR_RX_UNF_WOSET                                       0U
#define MIPI__SLV_ISR__SDR_TX_THR_MASK                               0x00000100U
#define MIPI__SLV_ISR__SDR_TX_THR_SHIFT                                       8U
#define MIPI__SLV_ISR__SDR_TX_THR_WIDTH                                       1U
#define MIPI__SLV_ISR__SDR_TX_THR_WOCLR                                       0U
#define MIPI__SLV_ISR__SDR_TX_THR_WOSET                                       0U
#define MIPI__SLV_ISR__SDR_RX_THR_MASK                               0x00000200U
#define MIPI__SLV_ISR__SDR_RX_THR_SHIFT                                       9U
#define MIPI__SLV_ISR__SDR_RX_THR_WIDTH                                       1U
#define MIPI__SLV_ISR__SDR_RX_THR_WOCLR                                       0U
#define MIPI__SLV_ISR__SDR_RX_THR_WOSET                                       0U
#define MIPI__SLV_ISR__DDR_TX_THR_MASK                               0x00000400U
#define MIPI__SLV_ISR__DDR_TX_THR_SHIFT                                      10U
#define MIPI__SLV_ISR__DDR_TX_THR_WIDTH                                       1U
#define MIPI__SLV_ISR__DDR_TX_THR_WOCLR                                       0U
#define MIPI__SLV_ISR__DDR_TX_THR_WOSET                                       0U
#define MIPI__SLV_ISR__DDR_RX_THR_MASK                               0x00000800U
#define MIPI__SLV_ISR__DDR_RX_THR_SHIFT                                      11U
#define MIPI__SLV_ISR__DDR_RX_THR_WIDTH                                       1U
#define MIPI__SLV_ISR__DDR_RX_THR_WOCLR                                       0U
#define MIPI__SLV_ISR__DDR_RX_THR_WOSET                                       0U
#define MIPI__SLV_ISR__M_RD_ABORT_MASK                               0x00001000U
#define MIPI__SLV_ISR__M_RD_ABORT_SHIFT                                      12U
#define MIPI__SLV_ISR__M_RD_ABORT_WIDTH                                       1U
#define MIPI__SLV_ISR__M_RD_ABORT_WOCLR                                       0U
#define MIPI__SLV_ISR__M_RD_ABORT_WOSET                                       0U
#define MIPI__SLV_ISR__DDR_FAIL_MASK                                 0x00002000U
#define MIPI__SLV_ISR__DDR_FAIL_SHIFT                                        13U
#define MIPI__SLV_ISR__DDR_FAIL_WIDTH                                         1U
#define MIPI__SLV_ISR__DDR_FAIL_WOCLR                                         0U
#define MIPI__SLV_ISR__DDR_FAIL_WOSET                                         0U
#define MIPI__SLV_ISR__SDR_FAIL_MASK                                 0x00004000U
#define MIPI__SLV_ISR__SDR_FAIL_SHIFT                                        14U
#define MIPI__SLV_ISR__SDR_FAIL_WIDTH                                         1U
#define MIPI__SLV_ISR__SDR_FAIL_WOCLR                                         0U
#define MIPI__SLV_ISR__SDR_FAIL_WOSET                                         0U
#define MIPI__SLV_ISR__DA_UPDATE_MASK                                0x00008000U
#define MIPI__SLV_ISR__DA_UPDATE_SHIFT                                       15U
#define MIPI__SLV_ISR__DA_UPDATE_WIDTH                                        1U
#define MIPI__SLV_ISR__DA_UPDATE_WOCLR                                        0U
#define MIPI__SLV_ISR__DA_UPDATE_WOSET                                        0U
#define MIPI__SLV_ISR__MR_DONE_MASK                                  0x00010000U
#define MIPI__SLV_ISR__MR_DONE_SHIFT                                         16U
#define MIPI__SLV_ISR__MR_DONE_WIDTH                                          1U
#define MIPI__SLV_ISR__MR_DONE_WOCLR                                          0U
#define MIPI__SLV_ISR__MR_DONE_WOSET                                          0U
#define MIPI__SLV_ISR__HJ_DONE_MASK                                  0x00020000U
#define MIPI__SLV_ISR__HJ_DONE_SHIFT                                         17U
#define MIPI__SLV_ISR__HJ_DONE_WIDTH                                          1U
#define MIPI__SLV_ISR__HJ_DONE_WOCLR                                          0U
#define MIPI__SLV_ISR__HJ_DONE_WOSET                                          0U
#define MIPI__SLV_ISR__EVENT_UP_MASK                                 0x00040000U
#define MIPI__SLV_ISR__EVENT_UP_SHIFT                                        18U
#define MIPI__SLV_ISR__EVENT_UP_WIDTH                                         1U
#define MIPI__SLV_ISR__EVENT_UP_WOCLR                                         0U
#define MIPI__SLV_ISR__EVENT_UP_WOSET                                         0U
#define MIPI__SLV_ISR__ERROR_MASK                                    0x00080000U
#define MIPI__SLV_ISR__ERROR_SHIFT                                           19U
#define MIPI__SLV_ISR__ERROR_WIDTH                                            1U
#define MIPI__SLV_ISR__ERROR_WOCLR                                            0U
#define MIPI__SLV_ISR__ERROR_WOSET                                            0U
#define MIPI__SLV_ISR__TM_MASK                                       0x00100000U
#define MIPI__SLV_ISR__TM_SHIFT                                              20U
#define MIPI__SLV_ISR__TM_WIDTH                                               1U
#define MIPI__SLV_ISR__TM_WOCLR                                               0U
#define MIPI__SLV_ISR__TM_WOSET                                               0U
#define MIPI__SLV_ISR__DEFSLVS_MASK                                  0x00200000U
#define MIPI__SLV_ISR__DEFSLVS_SHIFT                                         21U
#define MIPI__SLV_ISR__DEFSLVS_WIDTH                                          1U
#define MIPI__SLV_ISR__DEFSLVS_WOCLR                                          0U
#define MIPI__SLV_ISR__DEFSLVS_WOSET                                          0U
#define MIPI__SLV_ISR__IBI_DONE_MASK                                 0x00400000U
#define MIPI__SLV_ISR__IBI_DONE_SHIFT                                        22U
#define MIPI__SLV_ISR__IBI_DONE_WIDTH                                         1U
#define MIPI__SLV_ISR__IBI_DONE_WOCLR                                         0U
#define MIPI__SLV_ISR__IBI_DONE_WOSET                                         0U
#define MIPI__SLV_ISR__IBID_THR_MASK                                 0x00800000U
#define MIPI__SLV_ISR__IBID_THR_SHIFT                                        23U
#define MIPI__SLV_ISR__IBID_THR_WIDTH                                         1U
#define MIPI__SLV_ISR__IBID_THR_WOCLR                                         0U
#define MIPI__SLV_ISR__IBID_THR_WOSET                                         0U
#define MIPI__SLV_ISR__MWL_UP_MASK                                   0x01000000U
#define MIPI__SLV_ISR__MWL_UP_SHIFT                                          24U
#define MIPI__SLV_ISR__MWL_UP_WIDTH                                           1U
#define MIPI__SLV_ISR__MWL_UP_WOCLR                                           0U
#define MIPI__SLV_ISR__MWL_UP_WOSET                                           0U
#define MIPI__SLV_ISR__MRL_UP_MASK                                   0x02000000U
#define MIPI__SLV_ISR__MRL_UP_SHIFT                                          25U
#define MIPI__SLV_ISR__MRL_UP_WIDTH                                           1U
#define MIPI__SLV_ISR__MRL_UP_WOCLR                                           0U
#define MIPI__SLV_ISR__MRL_UP_WOSET                                           0U
#define MIPI__SLV_ISR__BUSCON_UP_MASK                                0x04000000U
#define MIPI__SLV_ISR__BUSCON_UP_SHIFT                                       26U
#define MIPI__SLV_ISR__BUSCON_UP_WIDTH                                        1U
#define MIPI__SLV_ISR__BUSCON_UP_WOCLR                                        0U
#define MIPI__SLV_ISR__BUSCON_UP_WOSET                                        0U
#define MIPI__SLV_ISR__RSVD0_MASK                                    0x08000000U
#define MIPI__SLV_ISR__RSVD0_SHIFT                                           27U
#define MIPI__SLV_ISR__RSVD0_WIDTH                                            1U
#define MIPI__SLV_ISR__RSVD0_WOCLR                                            0U
#define MIPI__SLV_ISR__RSVD0_WOSET                                            0U
#define MIPI__SLV_ISR__RSTDAA_MASK                                   0x10000000U
#define MIPI__SLV_ISR__RSTDAA_SHIFT                                          28U
#define MIPI__SLV_ISR__RSTDAA_WIDTH                                           1U
#define MIPI__SLV_ISR__RSTDAA_WOCLR                                           0U
#define MIPI__SLV_ISR__RSTDAA_WOSET                                           0U
#define MIPI__SLV_ISR__FLUSH_DONE_MASK                               0x20000000U
#define MIPI__SLV_ISR__FLUSH_DONE_SHIFT                                      29U
#define MIPI__SLV_ISR__FLUSH_DONE_WIDTH                                       1U
#define MIPI__SLV_ISR__FLUSH_DONE_WOCLR                                       0U
#define MIPI__SLV_ISR__FLUSH_DONE_WOSET                                       0U
#define MIPI__SLV_ISR__PERIPH_RST_REQ_MASK                           0x40000000U
#define MIPI__SLV_ISR__PERIPH_RST_REQ_SHIFT                                  30U
#define MIPI__SLV_ISR__PERIPH_RST_REQ_WIDTH                                   1U
#define MIPI__SLV_ISR__PERIPH_RST_REQ_WOCLR                                   0U
#define MIPI__SLV_ISR__PERIPH_RST_REQ_WOSET                                   0U
#define MIPI__SLV_ISR__CHIP_RST_REQ_MASK                             0x80000000U
#define MIPI__SLV_ISR__CHIP_RST_REQ_SHIFT                                    31U
#define MIPI__SLV_ISR__CHIP_RST_REQ_WIDTH                                     1U
#define MIPI__SLV_ISR__CHIP_RST_REQ_WOCLR                                     0U
#define MIPI__SLV_ISR__CHIP_RST_REQ_WOSET                                     0U

#define MIPI__SLV_STATUS0_READ_MASK                                  0xFFFFFFFFU
#define MIPI__SLV_STATUS0_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__SLV_STATUS0__XFERRED_BYTES_MASK                        0x0000FFFFU
#define MIPI__SLV_STATUS0__XFERRED_BYTES_SHIFT                                0U
#define MIPI__SLV_STATUS0__XFERRED_BYTES_WIDTH                               16U
#define MIPI__SLV_STATUS0__REG_ADDR_MASK                             0x00FF0000U
#define MIPI__SLV_STATUS0__REG_ADDR_SHIFT                                    16U
#define MIPI__SLV_STATUS0__REG_ADDR_WIDTH                                     8U
#define MIPI__SLV_STATUS0__IBI_XFERRED_BYTES_MASK                    0xFF000000U
#define MIPI__SLV_STATUS0__IBI_XFERRED_BYTES_SHIFT                           24U
#define MIPI__SLV_STATUS0__IBI_XFERRED_BYTES_WIDTH                            8U

#define MIPI__SLV_STATUS1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__SLV_STATUS1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__SLV_STATUS1__SDRTX_EMPTY_MASK                          0x00000001U
#define MIPI__SLV_STATUS1__SDRTX_EMPTY_SHIFT                                  0U
#define MIPI__SLV_STATUS1__SDRTX_EMPTY_WIDTH                                  1U
#define MIPI__SLV_STATUS1__SDRTX_EMPTY_WOCLR                                  0U
#define MIPI__SLV_STATUS1__SDRTX_EMPTY_WOSET                                  0U
#define MIPI__SLV_STATUS1__SDRRX_EMPTY_MASK                          0x00000002U
#define MIPI__SLV_STATUS1__SDRRX_EMPTY_SHIFT                                  1U
#define MIPI__SLV_STATUS1__SDRRX_EMPTY_WIDTH                                  1U
#define MIPI__SLV_STATUS1__SDRRX_EMPTY_WOCLR                                  0U
#define MIPI__SLV_STATUS1__SDRRX_EMPTY_WOSET                                  0U
#define MIPI__SLV_STATUS1__SDRTX_FULL_MASK                           0x00000004U
#define MIPI__SLV_STATUS1__SDRTX_FULL_SHIFT                                   2U
#define MIPI__SLV_STATUS1__SDRTX_FULL_WIDTH                                   1U
#define MIPI__SLV_STATUS1__SDRTX_FULL_WOCLR                                   0U
#define MIPI__SLV_STATUS1__SDRTX_FULL_WOSET                                   0U
#define MIPI__SLV_STATUS1__SDRRX_FULL_MASK                           0x00000008U
#define MIPI__SLV_STATUS1__SDRRX_FULL_SHIFT                                   3U
#define MIPI__SLV_STATUS1__SDRRX_FULL_WIDTH                                   1U
#define MIPI__SLV_STATUS1__SDRRX_FULL_WOCLR                                   0U
#define MIPI__SLV_STATUS1__SDRRX_FULL_WOSET                                   0U
#define MIPI__SLV_STATUS1__DDRTX_EMPTY_MASK                          0x00000010U
#define MIPI__SLV_STATUS1__DDRTX_EMPTY_SHIFT                                  4U
#define MIPI__SLV_STATUS1__DDRTX_EMPTY_WIDTH                                  1U
#define MIPI__SLV_STATUS1__DDRTX_EMPTY_WOCLR                                  0U
#define MIPI__SLV_STATUS1__DDRTX_EMPTY_WOSET                                  0U
#define MIPI__SLV_STATUS1__DDRRX_EMPTY_MASK                          0x00000020U
#define MIPI__SLV_STATUS1__DDRRX_EMPTY_SHIFT                                  5U
#define MIPI__SLV_STATUS1__DDRRX_EMPTY_WIDTH                                  1U
#define MIPI__SLV_STATUS1__DDRRX_EMPTY_WOCLR                                  0U
#define MIPI__SLV_STATUS1__DDRRX_EMPTY_WOSET                                  0U
#define MIPI__SLV_STATUS1__DDRTX_FULL_MASK                           0x00000040U
#define MIPI__SLV_STATUS1__DDRTX_FULL_SHIFT                                   6U
#define MIPI__SLV_STATUS1__DDRTX_FULL_WIDTH                                   1U
#define MIPI__SLV_STATUS1__DDRTX_FULL_WOCLR                                   0U
#define MIPI__SLV_STATUS1__DDRTX_FULL_WOSET                                   0U
#define MIPI__SLV_STATUS1__DDRRX_FULL_MASK                           0x00000080U
#define MIPI__SLV_STATUS1__DDRRX_FULL_SHIFT                                   7U
#define MIPI__SLV_STATUS1__DDRRX_FULL_WIDTH                                   1U
#define MIPI__SLV_STATUS1__DDRRX_FULL_WOCLR                                   0U
#define MIPI__SLV_STATUS1__DDRRX_FULL_WOSET                                   0U
#define MIPI__SLV_STATUS1__HAS_DA_MASK                               0x00000100U
#define MIPI__SLV_STATUS1__HAS_DA_SHIFT                                       8U
#define MIPI__SLV_STATUS1__HAS_DA_WIDTH                                       1U
#define MIPI__SLV_STATUS1__HAS_DA_WOCLR                                       0U
#define MIPI__SLV_STATUS1__HAS_DA_WOSET                                       0U
#define MIPI__SLV_STATUS1__DA_MASK                                   0x0000FE00U
#define MIPI__SLV_STATUS1__DA_SHIFT                                           9U
#define MIPI__SLV_STATUS1__DA_WIDTH                                           7U
#define MIPI__SLV_STATUS1__PROT_ERROR_MASK                           0x00010000U
#define MIPI__SLV_STATUS1__PROT_ERROR_SHIFT                                  16U
#define MIPI__SLV_STATUS1__PROT_ERROR_WIDTH                                   1U
#define MIPI__SLV_STATUS1__PROT_ERROR_WOCLR                                   0U
#define MIPI__SLV_STATUS1__PROT_ERROR_WOSET                                   0U
#define MIPI__SLV_STATUS1__MR_DIS_MASK                               0x00020000U
#define MIPI__SLV_STATUS1__MR_DIS_SHIFT                                      17U
#define MIPI__SLV_STATUS1__MR_DIS_WIDTH                                       1U
#define MIPI__SLV_STATUS1__MR_DIS_WOCLR                                       0U
#define MIPI__SLV_STATUS1__MR_DIS_WOSET                                       0U
#define MIPI__SLV_STATUS1__HJ_DIS_MASK                               0x00040000U
#define MIPI__SLV_STATUS1__HJ_DIS_SHIFT                                      18U
#define MIPI__SLV_STATUS1__HJ_DIS_WIDTH                                       1U
#define MIPI__SLV_STATUS1__HJ_DIS_WOCLR                                       0U
#define MIPI__SLV_STATUS1__HJ_DIS_WOSET                                       0U
#define MIPI__SLV_STATUS1__VEN_TM_MASK                               0x00080000U
#define MIPI__SLV_STATUS1__VEN_TM_SHIFT                                      19U
#define MIPI__SLV_STATUS1__VEN_TM_WIDTH                                       1U
#define MIPI__SLV_STATUS1__VEN_TM_WOCLR                                       0U
#define MIPI__SLV_STATUS1__VEN_TM_WOSET                                       0U
#define MIPI__SLV_STATUS1__ENTAS_MASK                                0x00300000U
#define MIPI__SLV_STATUS1__ENTAS_SHIFT                                       20U
#define MIPI__SLV_STATUS1__ENTAS_WIDTH                                        2U
#define MIPI__SLV_STATUS1__IBI_TCAM0_DIS_MASK                        0x00400000U
#define MIPI__SLV_STATUS1__IBI_TCAM0_DIS_SHIFT                               22U
#define MIPI__SLV_STATUS1__IBI_TCAM0_DIS_WIDTH                                1U
#define MIPI__SLV_STATUS1__IBI_TCAM0_DIS_WOCLR                                0U
#define MIPI__SLV_STATUS1__IBI_TCAM0_DIS_WOSET                                0U
#define MIPI__SLV_STATUS1__BUS_VAR_MASK                              0x00800000U
#define MIPI__SLV_STATUS1__BUS_VAR_SHIFT                                     23U
#define MIPI__SLV_STATUS1__BUS_VAR_WIDTH                                      1U
#define MIPI__SLV_STATUS1__BUS_VAR_WOCLR                                      0U
#define MIPI__SLV_STATUS1__BUS_VAR_WOSET                                      0U
#define MIPI__SLV_STATUS1__IBI_DIS_MASK                              0x01000000U
#define MIPI__SLV_STATUS1__IBI_DIS_SHIFT                                     24U
#define MIPI__SLV_STATUS1__IBI_DIS_WIDTH                                      1U
#define MIPI__SLV_STATUS1__IBI_DIS_WOCLR                                      0U
#define MIPI__SLV_STATUS1__IBI_DIS_WOSET                                      0U
#define MIPI__SLV_STATUS1__IBI_PEND_MASK                             0x02000000U
#define MIPI__SLV_STATUS1__IBI_PEND_SHIFT                                    25U
#define MIPI__SLV_STATUS1__IBI_PEND_WIDTH                                     1U
#define MIPI__SLV_STATUS1__IBI_PEND_WOCLR                                     0U
#define MIPI__SLV_STATUS1__IBI_PEND_WOSET                                     0U
#define MIPI__SLV_STATUS1__HJ_PEND_MASK                              0x04000000U
#define MIPI__SLV_STATUS1__HJ_PEND_SHIFT                                     26U
#define MIPI__SLV_STATUS1__HJ_PEND_WIDTH                                      1U
#define MIPI__SLV_STATUS1__HJ_PEND_WOCLR                                      0U
#define MIPI__SLV_STATUS1__HJ_PEND_WOSET                                      0U
#define MIPI__SLV_STATUS1__MR_PEND_MASK                              0x08000000U
#define MIPI__SLV_STATUS1__MR_PEND_SHIFT                                     27U
#define MIPI__SLV_STATUS1__MR_PEND_WIDTH                                      1U
#define MIPI__SLV_STATUS1__MR_PEND_WOCLR                                      0U
#define MIPI__SLV_STATUS1__MR_PEND_WOSET                                      0U
#define MIPI__SLV_STATUS1__NACK_NXT_PR_MASK                          0x10000000U
#define MIPI__SLV_STATUS1__NACK_NXT_PR_SHIFT                                 28U
#define MIPI__SLV_STATUS1__NACK_NXT_PR_WIDTH                                  1U
#define MIPI__SLV_STATUS1__NACK_NXT_PR_WOCLR                                  0U
#define MIPI__SLV_STATUS1__NACK_NXT_PR_WOSET                                  0U
#define MIPI__SLV_STATUS1__NACK_NXT_PW_MASK                          0x20000000U
#define MIPI__SLV_STATUS1__NACK_NXT_PW_SHIFT                                 29U
#define MIPI__SLV_STATUS1__NACK_NXT_PW_WIDTH                                  1U
#define MIPI__SLV_STATUS1__NACK_NXT_PW_WOCLR                                  0U
#define MIPI__SLV_STATUS1__NACK_NXT_PW_WOSET                                  0U
#define MIPI__SLV_STATUS1__HJ_IN_USE_MASK                            0x40000000U
#define MIPI__SLV_STATUS1__HJ_IN_USE_SHIFT                                   30U
#define MIPI__SLV_STATUS1__HJ_IN_USE_WIDTH                                    1U
#define MIPI__SLV_STATUS1__HJ_IN_USE_WOCLR                                    0U
#define MIPI__SLV_STATUS1__HJ_IN_USE_WOSET                                    0U
#define MIPI__SLV_STATUS1__SCL_IN_RESET_MASK                         0x80000000U
#define MIPI__SLV_STATUS1__SCL_IN_RESET_SHIFT                                31U
#define MIPI__SLV_STATUS1__SCL_IN_RESET_WIDTH                                 1U
#define MIPI__SLV_STATUS1__SCL_IN_RESET_WOCLR                                 0U
#define MIPI__SLV_STATUS1__SCL_IN_RESET_WOSET                                 0U

#define MIPI__SLV_IBI_CTRL_READ_MASK                                 0xFE00FFFFU
#define MIPI__SLV_IBI_CTRL_WRITE_MASK                                0xFE00FFFFU
#define MIPI__SLV_IBI_CTRL__IBI_INT_MASK                             0x0000000FU
#define MIPI__SLV_IBI_CTRL__IBI_INT_SHIFT                                     0U
#define MIPI__SLV_IBI_CTRL__IBI_INT_WIDTH                                     4U
#define MIPI__SLV_IBI_CTRL__RSVD0_MASK                               0x000000F0U
#define MIPI__SLV_IBI_CTRL__RSVD0_SHIFT                                       4U
#define MIPI__SLV_IBI_CTRL__RSVD0_WIDTH                                       4U
#define MIPI__SLV_IBI_CTRL__IBI_INIT_MASK                            0x00000100U
#define MIPI__SLV_IBI_CTRL__IBI_INIT_SHIFT                                    8U
#define MIPI__SLV_IBI_CTRL__IBI_INIT_WIDTH                                    1U
#define MIPI__SLV_IBI_CTRL__IBI_INIT_WOCLR                                    0U
#define MIPI__SLV_IBI_CTRL__IBI_INIT_WOSET                                    0U
#define MIPI__SLV_IBI_CTRL__IBI_SEL_MASK                             0x00000200U
#define MIPI__SLV_IBI_CTRL__IBI_SEL_SHIFT                                     9U
#define MIPI__SLV_IBI_CTRL__IBI_SEL_WIDTH                                     1U
#define MIPI__SLV_IBI_CTRL__IBI_SEL_WOCLR                                     0U
#define MIPI__SLV_IBI_CTRL__IBI_SEL_WOSET                                     0U
#define MIPI__SLV_IBI_CTRL__RSVD1_MASK                               0x0000FC00U
#define MIPI__SLV_IBI_CTRL__RSVD1_SHIFT                                      10U
#define MIPI__SLV_IBI_CTRL__RSVD1_WIDTH                                       6U
#define MIPI__SLV_IBI_CTRL__IBI_PL_MASK                              0x01FF0000U
#define MIPI__SLV_IBI_CTRL__IBI_PL_SHIFT                                     16U
#define MIPI__SLV_IBI_CTRL__IBI_PL_WIDTH                                      9U
#define MIPI__SLV_IBI_CTRL__RSVD2_MASK                               0x06000000U
#define MIPI__SLV_IBI_CTRL__RSVD2_SHIFT                                      25U
#define MIPI__SLV_IBI_CTRL__RSVD2_WIDTH                                       2U
#define MIPI__SLV_IBI_CTRL__IBI_TCAM0_EVENT_MASK                     0xF8000000U
#define MIPI__SLV_IBI_CTRL__IBI_TCAM0_EVENT_SHIFT                            27U
#define MIPI__SLV_IBI_CTRL__IBI_TCAM0_EVENT_WIDTH                             5U

#define MIPI__CMD0_FIFO__RNW_MASK                                    0x00000001U
#define MIPI__CMD0_FIFO__RNW_SHIFT                                            0U
#define MIPI__CMD0_FIFO__RNW_WIDTH                                            1U
#define MIPI__CMD0_FIFO__RNW_WOCLR                                            0U
#define MIPI__CMD0_FIFO__RNW_WOSET                                            0U
#define MIPI__CMD0_FIFO__DEV_ADDR_MASK                               0x000000FEU
#define MIPI__CMD0_FIFO__DEV_ADDR_SHIFT                                       1U
#define MIPI__CMD0_FIFO__DEV_ADDR_WIDTH                                       7U
#define MIPI__CMD0_FIFO__DEV_ADDR_MSB_MASK                           0x00000700U
#define MIPI__CMD0_FIFO__DEV_ADDR_MSB_SHIFT                                   8U
#define MIPI__CMD0_FIFO__DEV_ADDR_MSB_WIDTH                                   3U
#define MIPI__CMD0_FIFO__IS_DB_MASK                                  0x00000800U
#define MIPI__CMD0_FIFO__IS_DB_SHIFT                                         11U
#define MIPI__CMD0_FIFO__IS_DB_WIDTH                                          1U
#define MIPI__CMD0_FIFO__IS_DB_WOCLR                                          0U
#define MIPI__CMD0_FIFO__IS_DB_WOSET                                          0U
#define MIPI__CMD0_FIFO__PL_LEN_MASK                                 0x00FFF000U
#define MIPI__CMD0_FIFO__PL_LEN_SHIFT                                        12U
#define MIPI__CMD0_FIFO__PL_LEN_WIDTH                                        12U
#define MIPI__CMD0_FIFO__IS10B_MASK                                  0x01000000U
#define MIPI__CMD0_FIFO__IS10B_SHIFT                                         24U
#define MIPI__CMD0_FIFO__IS10B_WIDTH                                          1U
#define MIPI__CMD0_FIFO__IS10B_WOCLR                                          0U
#define MIPI__CMD0_FIFO__IS10B_WOSET                                          0U
#define MIPI__CMD0_FIFO__RSBC_MASK                                   0x02000000U
#define MIPI__CMD0_FIFO__RSBC_SHIFT                                          25U
#define MIPI__CMD0_FIFO__RSBC_WIDTH                                           1U
#define MIPI__CMD0_FIFO__RSBC_WOCLR                                           0U
#define MIPI__CMD0_FIFO__RSBC_WOSET                                           0U
#define MIPI__CMD0_FIFO__SBCA_MASK                                   0x04000000U
#define MIPI__CMD0_FIFO__SBCA_SHIFT                                          26U
#define MIPI__CMD0_FIFO__SBCA_WIDTH                                           1U
#define MIPI__CMD0_FIFO__SBCA_WOCLR                                           0U
#define MIPI__CMD0_FIFO__SBCA_WOSET                                           0U
#define MIPI__CMD0_FIFO__XMIT_MODE_MASK                              0x18000000U
#define MIPI__CMD0_FIFO__XMIT_MODE_SHIFT                                     27U
#define MIPI__CMD0_FIFO__XMIT_MODE_WIDTH                                      2U
#define MIPI__CMD0_FIFO__BCH_MASK                                    0x20000000U
#define MIPI__CMD0_FIFO__BCH_SHIFT                                           29U
#define MIPI__CMD0_FIFO__BCH_WIDTH                                            1U
#define MIPI__CMD0_FIFO__BCH_WOCLR                                            0U
#define MIPI__CMD0_FIFO__BCH_WOSET                                            0U
#define MIPI__CMD0_FIFO__IS_CCC_MASK                                 0x40000000U
#define MIPI__CMD0_FIFO__IS_CCC_SHIFT                                        30U
#define MIPI__CMD0_FIFO__IS_CCC_WIDTH                                         1U
#define MIPI__CMD0_FIFO__IS_CCC_WOCLR                                         0U
#define MIPI__CMD0_FIFO__IS_CCC_WOSET                                         0U
#define MIPI__CMD0_FIFO__IS_DDR_MASK                                 0x80000000U
#define MIPI__CMD0_FIFO__IS_DDR_SHIFT                                        31U
#define MIPI__CMD0_FIFO__IS_DDR_WIDTH                                         1U
#define MIPI__CMD0_FIFO__IS_DDR_WOCLR                                         0U
#define MIPI__CMD0_FIFO__IS_DDR_WOSET                                         0U

#define MIPI__CMD1_FIFO_READ_MASK                                    0x00FF0000U
#define MIPI__CMD1_FIFO_WRITE_MASK                                   0x00FF0000U
#define MIPI__CMD1_FIFO__CCC_CSRADDR0_MASK                           0x000000FFU
#define MIPI__CMD1_FIFO__CCC_CSRADDR0_SHIFT                                   0U
#define MIPI__CMD1_FIFO__CCC_CSRADDR0_WIDTH                                   8U
#define MIPI__CMD1_FIFO__CSRADDR1_MASK                               0x0000FF00U
#define MIPI__CMD1_FIFO__CSRADDR1_SHIFT                                       8U
#define MIPI__CMD1_FIFO__CSRADDR1_WIDTH                                       8U
#define MIPI__CMD1_FIFO__RSVD0_MASK                                  0x00FF0000U
#define MIPI__CMD1_FIFO__RSVD0_SHIFT                                         16U
#define MIPI__CMD1_FIFO__RSVD0_WIDTH                                          8U
#define MIPI__CMD1_FIFO__CMD_ID_MASK                                 0xFF000000U
#define MIPI__CMD1_FIFO__CMD_ID_SHIFT                                        24U
#define MIPI__CMD1_FIFO__CMD_ID_WIDTH                                         8U

#define MIPI__TX_FIFO__DATA_MASK                                     0xFFFFFFFFU
#define MIPI__TX_FIFO__DATA_SHIFT                                             0U
#define MIPI__TX_FIFO__DATA_WIDTH                                            32U

#define MIPI__TX_FIFO_STATUS_READ_MASK                               0xFFFFFFFFU
#define MIPI__TX_FIFO_STATUS_WRITE_MASK                              0xFFFFFFFFU
#define MIPI__TX_FIFO_STATUS__TX_FIFO_FILL_LVL_MASK                  0x0001FFFFU
#define MIPI__TX_FIFO_STATUS__TX_FIFO_FILL_LVL_SHIFT                          0U
#define MIPI__TX_FIFO_STATUS__TX_FIFO_FILL_LVL_WIDTH                         17U
#define MIPI__TX_FIFO_STATUS__RSVD0_MASK                             0xFFFE0000U
#define MIPI__TX_FIFO_STATUS__RSVD0_SHIFT                                    17U
#define MIPI__TX_FIFO_STATUS__RSVD0_WIDTH                                    15U

#define MIPI__IMD_CMD0__RNW_MASK                                     0x00000001U
#define MIPI__IMD_CMD0__RNW_SHIFT                                             0U
#define MIPI__IMD_CMD0__RNW_WIDTH                                             1U
#define MIPI__IMD_CMD0__RNW_WOCLR                                             0U
#define MIPI__IMD_CMD0__RNW_WOSET                                             0U
#define MIPI__IMD_CMD0__DEV_ADDR_MASK                                0x000000FEU
#define MIPI__IMD_CMD0__DEV_ADDR_SHIFT                                        1U
#define MIPI__IMD_CMD0__DEV_ADDR_WIDTH                                        7U
#define MIPI__IMD_CMD0__PL_LEN_MASK                                  0x00007000U
#define MIPI__IMD_CMD0__PL_LEN_SHIFT                                         12U
#define MIPI__IMD_CMD0__PL_LEN_WIDTH                                          3U

#define MIPI__IMD_CMD1_READ_MASK                                     0x00FFFF00U
#define MIPI__IMD_CMD1_WRITE_MASK                                    0x00FFFF00U
#define MIPI__IMD_CMD1__CCC_MASK                                     0x000000FFU
#define MIPI__IMD_CMD1__CCC_SHIFT                                             0U
#define MIPI__IMD_CMD1__CCC_WIDTH                                             8U
#define MIPI__IMD_CMD1__RSVD0_MASK                                   0x00FFFF00U
#define MIPI__IMD_CMD1__RSVD0_SHIFT                                           8U
#define MIPI__IMD_CMD1__RSVD0_WIDTH                                          16U
#define MIPI__IMD_CMD1__CMD_ID_MASK                                  0xFF000000U
#define MIPI__IMD_CMD1__CMD_ID_SHIFT                                         24U
#define MIPI__IMD_CMD1__CMD_ID_WIDTH                                          8U

#define MIPI__IMD_DATA_READ_MASK                                     0xFFFFFFFFU
#define MIPI__IMD_DATA_WRITE_MASK                                    0xFFFFFFFFU
#define MIPI__IMD_DATA__DATA_MASK                                    0xFFFFFFFFU
#define MIPI__IMD_DATA__DATA_SHIFT                                            0U
#define MIPI__IMD_DATA__DATA_WIDTH                                           32U

#define MIPI__RX_FIFO_STATUS_READ_MASK                               0xFFFFFFFFU
#define MIPI__RX_FIFO_STATUS_WRITE_MASK                              0xFFFFFFFFU
#define MIPI__RX_FIFO_STATUS__RX_FIFO_FILL_LVL_MASK                  0x0001FFFFU
#define MIPI__RX_FIFO_STATUS__RX_FIFO_FILL_LVL_SHIFT                          0U
#define MIPI__RX_FIFO_STATUS__RX_FIFO_FILL_LVL_WIDTH                         17U
#define MIPI__RX_FIFO_STATUS__RSVD0_MASK                             0xFFFE0000U
#define MIPI__RX_FIFO_STATUS__RSVD0_SHIFT                                    17U
#define MIPI__RX_FIFO_STATUS__RSVD0_WIDTH                                    15U

#define MIPI__RX_FIFO_READ_MASK                                      0xFFFFFFFFU
#define MIPI__RX_FIFO_WRITE_MASK                                     0xFFFFFFFFU
#define MIPI__RX_FIFO__DATA_MASK                                     0xFFFFFFFFU
#define MIPI__RX_FIFO__DATA_SHIFT                                             0U
#define MIPI__RX_FIFO__DATA_WIDTH                                            32U

#define MIPI__IBI_DATA_FIFO_READ_MASK                                0xFFFFFFFFU
#define MIPI__IBI_DATA_FIFO_WRITE_MASK                               0xFFFFFFFFU
#define MIPI__IBI_DATA_FIFO__DATA_MASK                               0xFFFFFFFFU
#define MIPI__IBI_DATA_FIFO__DATA_SHIFT                                       0U
#define MIPI__IBI_DATA_FIFO__DATA_WIDTH                                      32U

#define MIPI__SLV_DDR_TX_FIFO__DDR_SLAVE_TX_DATA_FIFO_MASK           0x000FFFFFU
#define MIPI__SLV_DDR_TX_FIFO__DDR_SLAVE_TX_DATA_FIFO_SHIFT                   0U
#define MIPI__SLV_DDR_TX_FIFO__DDR_SLAVE_TX_DATA_FIFO_WIDTH                  20U

#define MIPI__SLV_DDR_RX_FIFO_READ_MASK                              0x000FFFFFU
#define MIPI__SLV_DDR_RX_FIFO_WRITE_MASK                             0x000FFFFFU
#define MIPI__SLV_DDR_RX_FIFO__DDR_SLAVE_RX_DATA_FIFO_MASK           0x000FFFFFU
#define MIPI__SLV_DDR_RX_FIFO__DDR_SLAVE_RX_DATA_FIFO_SHIFT                   0U
#define MIPI__SLV_DDR_RX_FIFO__DDR_SLAVE_RX_DATA_FIFO_WIDTH                  20U

#define MIPI__CMD_IBI_THR_CTRL_READ_MASK                             0xFFFFFFFFU
#define MIPI__CMD_IBI_THR_CTRL_WRITE_MASK                            0xFFFFFFFFU
#define MIPI__CMD_IBI_THR_CTRL__CMDD_THR_MASK                        0x0000001FU
#define MIPI__CMD_IBI_THR_CTRL__CMDD_THR_SHIFT                                0U
#define MIPI__CMD_IBI_THR_CTRL__CMDD_THR_WIDTH                                5U
#define MIPI__CMD_IBI_THR_CTRL__RSVD0_MASK                           0x000000E0U
#define MIPI__CMD_IBI_THR_CTRL__RSVD0_SHIFT                                   5U
#define MIPI__CMD_IBI_THR_CTRL__RSVD0_WIDTH                                   3U
#define MIPI__CMD_IBI_THR_CTRL__IBID_THR_MASK                        0x00003F00U
#define MIPI__CMD_IBI_THR_CTRL__IBID_THR_SHIFT                                8U
#define MIPI__CMD_IBI_THR_CTRL__IBID_THR_WIDTH                                6U
#define MIPI__CMD_IBI_THR_CTRL__RSVD1_MASK                           0x0000C000U
#define MIPI__CMD_IBI_THR_CTRL__RSVD1_SHIFT                                  14U
#define MIPI__CMD_IBI_THR_CTRL__RSVD1_WIDTH                                   2U
#define MIPI__CMD_IBI_THR_CTRL__CMDR_THR_MASK                        0x001F0000U
#define MIPI__CMD_IBI_THR_CTRL__CMDR_THR_SHIFT                               16U
#define MIPI__CMD_IBI_THR_CTRL__CMDR_THR_WIDTH                                5U
#define MIPI__CMD_IBI_THR_CTRL__RSVD2_MASK                           0x00E00000U
#define MIPI__CMD_IBI_THR_CTRL__RSVD2_SHIFT                                  21U
#define MIPI__CMD_IBI_THR_CTRL__RSVD2_WIDTH                                   3U
#define MIPI__CMD_IBI_THR_CTRL__IBIR_THR_MASK                        0x3F000000U
#define MIPI__CMD_IBI_THR_CTRL__IBIR_THR_SHIFT                               24U
#define MIPI__CMD_IBI_THR_CTRL__IBIR_THR_WIDTH                                6U
#define MIPI__CMD_IBI_THR_CTRL__RSVD3_MASK                           0xC0000000U
#define MIPI__CMD_IBI_THR_CTRL__RSVD3_SHIFT                                  30U
#define MIPI__CMD_IBI_THR_CTRL__RSVD3_WIDTH                                   2U

#define MIPI__TX_RX_THR_CTRL_READ_MASK                               0xFFFFFFFFU
#define MIPI__TX_RX_THR_CTRL_WRITE_MASK                              0xFFFFFFFFU
#define MIPI__TX_RX_THR_CTRL__TX_THR_MASK                            0x0000FFFFU
#define MIPI__TX_RX_THR_CTRL__TX_THR_SHIFT                                    0U
#define MIPI__TX_RX_THR_CTRL__TX_THR_WIDTH                                   16U
#define MIPI__TX_RX_THR_CTRL__RX_THR_MASK                            0xFFFF0000U
#define MIPI__TX_RX_THR_CTRL__RX_THR_SHIFT                                   16U
#define MIPI__TX_RX_THR_CTRL__RX_THR_WIDTH                                   16U

#define MIPI__SLV_DDR_TX_RX_THR_CTRL_READ_MASK                       0xFFFFFFFFU
#define MIPI__SLV_DDR_TX_RX_THR_CTRL_WRITE_MASK                      0xFFFFFFFFU
#define MIPI__SLV_DDR_TX_RX_THR_CTRL__SLV_DDR_TX_THR_MASK            0x0000FFFFU
#define MIPI__SLV_DDR_TX_RX_THR_CTRL__SLV_DDR_TX_THR_SHIFT                    0U
#define MIPI__SLV_DDR_TX_RX_THR_CTRL__SLV_DDR_TX_THR_WIDTH                   16U
#define MIPI__SLV_DDR_TX_RX_THR_CTRL__SLV_DDR_RX_THR_MASK            0xFFFF0000U
#define MIPI__SLV_DDR_TX_RX_THR_CTRL__SLV_DDR_RX_THR_SHIFT                   16U
#define MIPI__SLV_DDR_TX_RX_THR_CTRL__SLV_DDR_RX_THR_WIDTH                   16U

#define MIPI__FLUSH_CTRL__CMD_FLUSH_MASK                             0x00010000U
#define MIPI__FLUSH_CTRL__CMD_FLUSH_SHIFT                                    16U
#define MIPI__FLUSH_CTRL__CMD_FLUSH_WIDTH                                     1U
#define MIPI__FLUSH_CTRL__CMD_FLUSH_WOCLR                                     0U
#define MIPI__FLUSH_CTRL__CMD_FLUSH_WOSET                                     0U
#define MIPI__FLUSH_CTRL__TX_FLUSH_MASK                              0x00020000U
#define MIPI__FLUSH_CTRL__TX_FLUSH_SHIFT                                     17U
#define MIPI__FLUSH_CTRL__TX_FLUSH_WIDTH                                      1U
#define MIPI__FLUSH_CTRL__TX_FLUSH_WOCLR                                      0U
#define MIPI__FLUSH_CTRL__TX_FLUSH_WOSET                                      0U
#define MIPI__FLUSH_CTRL__RX_FLUSH_MASK                              0x00040000U
#define MIPI__FLUSH_CTRL__RX_FLUSH_SHIFT                                     18U
#define MIPI__FLUSH_CTRL__RX_FLUSH_WIDTH                                      1U
#define MIPI__FLUSH_CTRL__RX_FLUSH_WOCLR                                      0U
#define MIPI__FLUSH_CTRL__RX_FLUSH_WOSET                                      0U
#define MIPI__FLUSH_CTRL__IBI_FLUSH_MASK                             0x00080000U
#define MIPI__FLUSH_CTRL__IBI_FLUSH_SHIFT                                    19U
#define MIPI__FLUSH_CTRL__IBI_FLUSH_WIDTH                                     1U
#define MIPI__FLUSH_CTRL__IBI_FLUSH_WOCLR                                     0U
#define MIPI__FLUSH_CTRL__IBI_FLUSH_WOSET                                     0U
#define MIPI__FLUSH_CTRL__IMM_CMD_FLUSH_MASK                         0x00100000U
#define MIPI__FLUSH_CTRL__IMM_CMD_FLUSH_SHIFT                                20U
#define MIPI__FLUSH_CTRL__IMM_CMD_FLUSH_WIDTH                                 1U
#define MIPI__FLUSH_CTRL__IMM_CMD_FLUSH_WOCLR                                 0U
#define MIPI__FLUSH_CTRL__IMM_CMD_FLUSH_WOSET                                 0U
#define MIPI__FLUSH_CTRL__SLV_DDR_TX_FLUSH_MASK                      0x00200000U
#define MIPI__FLUSH_CTRL__SLV_DDR_TX_FLUSH_SHIFT                             21U
#define MIPI__FLUSH_CTRL__SLV_DDR_TX_FLUSH_WIDTH                              1U
#define MIPI__FLUSH_CTRL__SLV_DDR_TX_FLUSH_WOCLR                              0U
#define MIPI__FLUSH_CTRL__SLV_DDR_TX_FLUSH_WOSET                              0U
#define MIPI__FLUSH_CTRL__SLV_DDR_RX_FLUSH_MASK                      0x00400000U
#define MIPI__FLUSH_CTRL__SLV_DDR_RX_FLUSH_SHIFT                             22U
#define MIPI__FLUSH_CTRL__SLV_DDR_RX_FLUSH_WIDTH                              1U
#define MIPI__FLUSH_CTRL__SLV_DDR_RX_FLUSH_WOCLR                              0U
#define MIPI__FLUSH_CTRL__SLV_DDR_RX_FLUSH_WOSET                              0U
#define MIPI__FLUSH_CTRL__CMD_RESP_FLUSH_MASK                        0x00800000U
#define MIPI__FLUSH_CTRL__CMD_RESP_FLUSH_SHIFT                               23U
#define MIPI__FLUSH_CTRL__CMD_RESP_FLUSH_WIDTH                                1U
#define MIPI__FLUSH_CTRL__CMD_RESP_FLUSH_WOCLR                                0U
#define MIPI__FLUSH_CTRL__CMD_RESP_FLUSH_WOSET                                0U
#define MIPI__FLUSH_CTRL__IBI_RESP_FLUSH_MASK                        0x01000000U
#define MIPI__FLUSH_CTRL__IBI_RESP_FLUSH_SHIFT                               24U
#define MIPI__FLUSH_CTRL__IBI_RESP_FLUSH_WIDTH                                1U
#define MIPI__FLUSH_CTRL__IBI_RESP_FLUSH_WOCLR                                0U
#define MIPI__FLUSH_CTRL__IBI_RESP_FLUSH_WOSET                                0U

#define MIPI__SLV_CTRL_READ_MASK                                     0xFFFF0000U
#define MIPI__SLV_CTRL_WRITE_MASK                                    0xFFFF0000U
#define MIPI__SLV_CTRL__PR_PL_MASK                                   0x0000FFFFU
#define MIPI__SLV_CTRL__PR_PL_SHIFT                                           0U
#define MIPI__SLV_CTRL__PR_PL_WIDTH                                          16U
#define MIPI__SLV_CTRL__RSVD0_MASK                                   0xFFFF0000U
#define MIPI__SLV_CTRL__RSVD0_SHIFT                                          16U
#define MIPI__SLV_CTRL__RSVD0_WIDTH                                          16U

#define MIPI__SLV_PROTOCOL_ERROR_TYPE_READ_MASK                      0xFFFFFFFFU
#define MIPI__SLV_PROTOCOL_ERROR_TYPE_WRITE_MASK                     0xFFFFFFFFU
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S0_ERROR_MASK                 0x00000001U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S0_ERROR_SHIFT                         0U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S0_ERROR_WIDTH                         1U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S0_ERROR_WOCLR                         0U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S0_ERROR_WOSET                         0U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S1_ERROR_MASK                 0x00000002U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S1_ERROR_SHIFT                         1U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S1_ERROR_WIDTH                         1U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S1_ERROR_WOCLR                         0U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S1_ERROR_WOSET                         0U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S2_ERROR_SETCCC_MASK          0x00000004U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S2_ERROR_SETCCC_SHIFT                  2U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S2_ERROR_SETCCC_WIDTH                  1U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S2_ERROR_SETCCC_WOCLR                  0U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S2_ERROR_SETCCC_WOSET                  0U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S2_ERROR_PRIVWR_MASK          0x00000008U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S2_ERROR_PRIVWR_SHIFT                  3U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S2_ERROR_PRIVWR_WIDTH                  1U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S2_ERROR_PRIVWR_WOCLR                  0U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S2_ERROR_PRIVWR_WOSET                  0U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S3_ERROR_MASK                 0x00000010U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S3_ERROR_SHIFT                         4U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S3_ERROR_WIDTH                         1U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S3_ERROR_WOCLR                         0U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S3_ERROR_WOSET                         0U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S4_ERROR_MASK                 0x00000020U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S4_ERROR_SHIFT                         5U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S4_ERROR_WIDTH                         1U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S4_ERROR_WOCLR                         0U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S4_ERROR_WOSET                         0U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S5_ERROR_MASK                 0x00000040U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S5_ERROR_SHIFT                         6U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S5_ERROR_WIDTH                         1U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S5_ERROR_WOCLR                         0U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S5_ERROR_WOSET                         0U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S6_ERROR_GETCCC_MASK          0x00000080U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S6_ERROR_GETCCC_SHIFT                  7U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S6_ERROR_GETCCC_WIDTH                  1U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S6_ERROR_GETCCC_WOCLR                  0U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S6_ERROR_GETCCC_WOSET                  0U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S6_ERROR_PRIVRD_MASK          0x00000100U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S6_ERROR_PRIVRD_SHIFT                  8U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S6_ERROR_PRIVRD_WIDTH                  1U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S6_ERROR_PRIVRD_WOCLR                  0U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S6_ERROR_PRIVRD_WOSET                  0U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S6_ERROR_IBI_MASK             0x00000200U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S6_ERROR_IBI_SHIFT                     9U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S6_ERROR_IBI_WIDTH                     1U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S6_ERROR_IBI_WOCLR                     0U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__S6_ERROR_IBI_WOSET                     0U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__RSVD0_MASK                    0xFFFFFC00U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__RSVD0_SHIFT                           10U
#define MIPI__SLV_PROTOCOL_ERROR_TYPE__RSVD0_WIDTH                           22U

#define MIPI__SLV_STATUS2_READ_MASK                                  0xFFFFFFFFU
#define MIPI__SLV_STATUS2_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__SLV_STATUS2__MRL_MASK                                  0x00FFFFFFU
#define MIPI__SLV_STATUS2__MRL_SHIFT                                          0U
#define MIPI__SLV_STATUS2__MRL_WIDTH                                         24U
#define MIPI__SLV_STATUS2__RSVD0_MASK                                0x01000000U
#define MIPI__SLV_STATUS2__RSVD0_SHIFT                                       24U
#define MIPI__SLV_STATUS2__RSVD0_WIDTH                                        1U
#define MIPI__SLV_STATUS2__RSVD0_WOCLR                                        0U
#define MIPI__SLV_STATUS2__RSVD0_WOSET                                        0U
#define MIPI__SLV_STATUS2__IBI_PEND_MASK                             0x02000000U
#define MIPI__SLV_STATUS2__IBI_PEND_SHIFT                                    25U
#define MIPI__SLV_STATUS2__IBI_PEND_WIDTH                                     1U
#define MIPI__SLV_STATUS2__IBI_PEND_WOCLR                                     0U
#define MIPI__SLV_STATUS2__IBI_PEND_WOSET                                     0U
#define MIPI__SLV_STATUS2__HJ_PEND_MASK                              0x04000000U
#define MIPI__SLV_STATUS2__HJ_PEND_SHIFT                                     26U
#define MIPI__SLV_STATUS2__HJ_PEND_WIDTH                                      1U
#define MIPI__SLV_STATUS2__HJ_PEND_WOCLR                                      0U
#define MIPI__SLV_STATUS2__HJ_PEND_WOSET                                      0U
#define MIPI__SLV_STATUS2__MR_PEND_MASK                              0x08000000U
#define MIPI__SLV_STATUS2__MR_PEND_SHIFT                                     27U
#define MIPI__SLV_STATUS2__MR_PEND_WIDTH                                      1U
#define MIPI__SLV_STATUS2__MR_PEND_WOCLR                                      0U
#define MIPI__SLV_STATUS2__MR_PEND_WOSET                                      0U
#define MIPI__SLV_STATUS2__RSVD1_MASK                                0xF0000000U
#define MIPI__SLV_STATUS2__RSVD1_SHIFT                                       28U
#define MIPI__SLV_STATUS2__RSVD1_WIDTH                                        4U

#define MIPI__SLV_STATUS3_READ_MASK                                  0xFFFFFFFFU
#define MIPI__SLV_STATUS3_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__SLV_STATUS3__MWL_MASK                                  0x0000FFFFU
#define MIPI__SLV_STATUS3__MWL_SHIFT                                          0U
#define MIPI__SLV_STATUS3__MWL_WIDTH                                         16U
#define MIPI__SLV_STATUS3__BC_FSM_MASK                               0x07FF0000U
#define MIPI__SLV_STATUS3__BC_FSM_SHIFT                                      16U
#define MIPI__SLV_STATUS3__BC_FSM_WIDTH                                      11U
#define MIPI__SLV_STATUS3__RSVD0_MASK                                0xF8000000U
#define MIPI__SLV_STATUS3__RSVD0_SHIFT                                       27U
#define MIPI__SLV_STATUS3__RSVD0_WIDTH                                        5U

#define MIPI__TTO_PRESCL_CTRL0_READ_MASK                             0xFFFFFFFFU
#define MIPI__TTO_PRESCL_CTRL0_WRITE_MASK                            0xFFFFFFFFU
#define MIPI__TTO_PRESCL_CTRL0__DIV_A_MASK                           0x000007FFU
#define MIPI__TTO_PRESCL_CTRL0__DIV_A_SHIFT                                   0U
#define MIPI__TTO_PRESCL_CTRL0__DIV_A_WIDTH                                  11U
#define MIPI__TTO_PRESCL_CTRL0__RSVD0_MASK                           0x0000F800U
#define MIPI__TTO_PRESCL_CTRL0__RSVD0_SHIFT                                  11U
#define MIPI__TTO_PRESCL_CTRL0__RSVD0_WIDTH                                   5U
#define MIPI__TTO_PRESCL_CTRL0__DIV_B_MASK                           0x03FF0000U
#define MIPI__TTO_PRESCL_CTRL0__DIV_B_SHIFT                                  16U
#define MIPI__TTO_PRESCL_CTRL0__DIV_B_WIDTH                                  10U
#define MIPI__TTO_PRESCL_CTRL0__RSVD1_MASK                           0xFC000000U
#define MIPI__TTO_PRESCL_CTRL0__RSVD1_SHIFT                                  26U
#define MIPI__TTO_PRESCL_CTRL0__RSVD1_WIDTH                                   6U

#define MIPI__TTO_PRESCL_CTRL1_READ_MASK                             0xFFFFFFFFU
#define MIPI__TTO_PRESCL_CTRL1_WRITE_MASK                            0xFFFFFFFFU
#define MIPI__TTO_PRESCL_CTRL1__DIV_A_MASK                           0x000000FFU
#define MIPI__TTO_PRESCL_CTRL1__DIV_A_SHIFT                                   0U
#define MIPI__TTO_PRESCL_CTRL1__DIV_A_WIDTH                                   8U
#define MIPI__TTO_PRESCL_CTRL1__RSVD0_MASK                           0x0000FF00U
#define MIPI__TTO_PRESCL_CTRL1__RSVD0_SHIFT                                   8U
#define MIPI__TTO_PRESCL_CTRL1__RSVD0_WIDTH                                   8U
#define MIPI__TTO_PRESCL_CTRL1__DIV_B_MASK                           0x03FF0000U
#define MIPI__TTO_PRESCL_CTRL1__DIV_B_SHIFT                                  16U
#define MIPI__TTO_PRESCL_CTRL1__DIV_B_WIDTH                                  10U
#define MIPI__TTO_PRESCL_CTRL1__RSVD1_MASK                           0xFC000000U
#define MIPI__TTO_PRESCL_CTRL1__RSVD1_SHIFT                                  26U
#define MIPI__TTO_PRESCL_CTRL1__RSVD1_WIDTH                                   6U

#define MIPI__DEVS_CTRL_READ_MASK                                    0x00000FFFU
#define MIPI__DEVS_CTRL_WRITE_MASK                                   0x00000FFFU
#define MIPI__DEVS_CTRL__DEV0_ACTIVE_MASK                            0x00000001U
#define MIPI__DEVS_CTRL__DEV0_ACTIVE_SHIFT                                    0U
#define MIPI__DEVS_CTRL__DEV0_ACTIVE_WIDTH                                    1U
#define MIPI__DEVS_CTRL__DEV0_ACTIVE_WOCLR                                    0U
#define MIPI__DEVS_CTRL__DEV0_ACTIVE_WOSET                                    0U
#define MIPI__DEVS_CTRL__DEV1_ACTIVE_MASK                            0x00000002U
#define MIPI__DEVS_CTRL__DEV1_ACTIVE_SHIFT                                    1U
#define MIPI__DEVS_CTRL__DEV1_ACTIVE_WIDTH                                    1U
#define MIPI__DEVS_CTRL__DEV1_ACTIVE_WOCLR                                    0U
#define MIPI__DEVS_CTRL__DEV1_ACTIVE_WOSET                                    0U
#define MIPI__DEVS_CTRL__DEV2_ACTIVE_MASK                            0x00000004U
#define MIPI__DEVS_CTRL__DEV2_ACTIVE_SHIFT                                    2U
#define MIPI__DEVS_CTRL__DEV2_ACTIVE_WIDTH                                    1U
#define MIPI__DEVS_CTRL__DEV2_ACTIVE_WOCLR                                    0U
#define MIPI__DEVS_CTRL__DEV2_ACTIVE_WOSET                                    0U
#define MIPI__DEVS_CTRL__DEV3_ACTIVE_MASK                            0x00000008U
#define MIPI__DEVS_CTRL__DEV3_ACTIVE_SHIFT                                    3U
#define MIPI__DEVS_CTRL__DEV3_ACTIVE_WIDTH                                    1U
#define MIPI__DEVS_CTRL__DEV3_ACTIVE_WOCLR                                    0U
#define MIPI__DEVS_CTRL__DEV3_ACTIVE_WOSET                                    0U
#define MIPI__DEVS_CTRL__DEV4_ACTIVE_MASK                            0x00000010U
#define MIPI__DEVS_CTRL__DEV4_ACTIVE_SHIFT                                    4U
#define MIPI__DEVS_CTRL__DEV4_ACTIVE_WIDTH                                    1U
#define MIPI__DEVS_CTRL__DEV4_ACTIVE_WOCLR                                    0U
#define MIPI__DEVS_CTRL__DEV4_ACTIVE_WOSET                                    0U
#define MIPI__DEVS_CTRL__DEV5_ACTIVE_MASK                            0x00000020U
#define MIPI__DEVS_CTRL__DEV5_ACTIVE_SHIFT                                    5U
#define MIPI__DEVS_CTRL__DEV5_ACTIVE_WIDTH                                    1U
#define MIPI__DEVS_CTRL__DEV5_ACTIVE_WOCLR                                    0U
#define MIPI__DEVS_CTRL__DEV5_ACTIVE_WOSET                                    0U
#define MIPI__DEVS_CTRL__DEV6_ACTIVE_MASK                            0x00000040U
#define MIPI__DEVS_CTRL__DEV6_ACTIVE_SHIFT                                    6U
#define MIPI__DEVS_CTRL__DEV6_ACTIVE_WIDTH                                    1U
#define MIPI__DEVS_CTRL__DEV6_ACTIVE_WOCLR                                    0U
#define MIPI__DEVS_CTRL__DEV6_ACTIVE_WOSET                                    0U
#define MIPI__DEVS_CTRL__DEV7_ACTIVE_MASK                            0x00000080U
#define MIPI__DEVS_CTRL__DEV7_ACTIVE_SHIFT                                    7U
#define MIPI__DEVS_CTRL__DEV7_ACTIVE_WIDTH                                    1U
#define MIPI__DEVS_CTRL__DEV7_ACTIVE_WOCLR                                    0U
#define MIPI__DEVS_CTRL__DEV7_ACTIVE_WOSET                                    0U
#define MIPI__DEVS_CTRL__DEV8_ACTIVE_MASK                            0x00000100U
#define MIPI__DEVS_CTRL__DEV8_ACTIVE_SHIFT                                    8U
#define MIPI__DEVS_CTRL__DEV8_ACTIVE_WIDTH                                    1U
#define MIPI__DEVS_CTRL__DEV8_ACTIVE_WOCLR                                    0U
#define MIPI__DEVS_CTRL__DEV8_ACTIVE_WOSET                                    0U
#define MIPI__DEVS_CTRL__DEV9_ACTIVE_MASK                            0x00000200U
#define MIPI__DEVS_CTRL__DEV9_ACTIVE_SHIFT                                    9U
#define MIPI__DEVS_CTRL__DEV9_ACTIVE_WIDTH                                    1U
#define MIPI__DEVS_CTRL__DEV9_ACTIVE_WOCLR                                    0U
#define MIPI__DEVS_CTRL__DEV9_ACTIVE_WOSET                                    0U
#define MIPI__DEVS_CTRL__DEV10_ACTIVE_MASK                           0x00000400U
#define MIPI__DEVS_CTRL__DEV10_ACTIVE_SHIFT                                  10U
#define MIPI__DEVS_CTRL__DEV10_ACTIVE_WIDTH                                   1U
#define MIPI__DEVS_CTRL__DEV10_ACTIVE_WOCLR                                   0U
#define MIPI__DEVS_CTRL__DEV10_ACTIVE_WOSET                                   0U
#define MIPI__DEVS_CTRL__DEV11_ACTIVE_MASK                           0x00000800U
#define MIPI__DEVS_CTRL__DEV11_ACTIVE_SHIFT                                  11U
#define MIPI__DEVS_CTRL__DEV11_ACTIVE_WIDTH                                   1U
#define MIPI__DEVS_CTRL__DEV11_ACTIVE_WOCLR                                   0U
#define MIPI__DEVS_CTRL__DEV11_ACTIVE_WOSET                                   0U
#define MIPI__DEVS_CTRL__DEV1_CLR_MASK                               0x00020000U
#define MIPI__DEVS_CTRL__DEV1_CLR_SHIFT                                      17U
#define MIPI__DEVS_CTRL__DEV1_CLR_WIDTH                                       1U
#define MIPI__DEVS_CTRL__DEV1_CLR_WOCLR                                       0U
#define MIPI__DEVS_CTRL__DEV1_CLR_WOSET                                       0U
#define MIPI__DEVS_CTRL__DEV2_CLR_MASK                               0x00040000U
#define MIPI__DEVS_CTRL__DEV2_CLR_SHIFT                                      18U
#define MIPI__DEVS_CTRL__DEV2_CLR_WIDTH                                       1U
#define MIPI__DEVS_CTRL__DEV2_CLR_WOCLR                                       0U
#define MIPI__DEVS_CTRL__DEV2_CLR_WOSET                                       0U
#define MIPI__DEVS_CTRL__DEV3_CLR_MASK                               0x00080000U
#define MIPI__DEVS_CTRL__DEV3_CLR_SHIFT                                      19U
#define MIPI__DEVS_CTRL__DEV3_CLR_WIDTH                                       1U
#define MIPI__DEVS_CTRL__DEV3_CLR_WOCLR                                       0U
#define MIPI__DEVS_CTRL__DEV3_CLR_WOSET                                       0U
#define MIPI__DEVS_CTRL__DEV4_CLR_MASK                               0x00100000U
#define MIPI__DEVS_CTRL__DEV4_CLR_SHIFT                                      20U
#define MIPI__DEVS_CTRL__DEV4_CLR_WIDTH                                       1U
#define MIPI__DEVS_CTRL__DEV4_CLR_WOCLR                                       0U
#define MIPI__DEVS_CTRL__DEV4_CLR_WOSET                                       0U
#define MIPI__DEVS_CTRL__DEV5_CLR_MASK                               0x00200000U
#define MIPI__DEVS_CTRL__DEV5_CLR_SHIFT                                      21U
#define MIPI__DEVS_CTRL__DEV5_CLR_WIDTH                                       1U
#define MIPI__DEVS_CTRL__DEV5_CLR_WOCLR                                       0U
#define MIPI__DEVS_CTRL__DEV5_CLR_WOSET                                       0U
#define MIPI__DEVS_CTRL__DEV6_CLR_MASK                               0x00400000U
#define MIPI__DEVS_CTRL__DEV6_CLR_SHIFT                                      22U
#define MIPI__DEVS_CTRL__DEV6_CLR_WIDTH                                       1U
#define MIPI__DEVS_CTRL__DEV6_CLR_WOCLR                                       0U
#define MIPI__DEVS_CTRL__DEV6_CLR_WOSET                                       0U
#define MIPI__DEVS_CTRL__DEV7_CLR_MASK                               0x00800000U
#define MIPI__DEVS_CTRL__DEV7_CLR_SHIFT                                      23U
#define MIPI__DEVS_CTRL__DEV7_CLR_WIDTH                                       1U
#define MIPI__DEVS_CTRL__DEV7_CLR_WOCLR                                       0U
#define MIPI__DEVS_CTRL__DEV7_CLR_WOSET                                       0U
#define MIPI__DEVS_CTRL__DEV8_CLR_MASK                               0x01000000U
#define MIPI__DEVS_CTRL__DEV8_CLR_SHIFT                                      24U
#define MIPI__DEVS_CTRL__DEV8_CLR_WIDTH                                       1U
#define MIPI__DEVS_CTRL__DEV8_CLR_WOCLR                                       0U
#define MIPI__DEVS_CTRL__DEV8_CLR_WOSET                                       0U
#define MIPI__DEVS_CTRL__DEV9_CLR_MASK                               0x02000000U
#define MIPI__DEVS_CTRL__DEV9_CLR_SHIFT                                      25U
#define MIPI__DEVS_CTRL__DEV9_CLR_WIDTH                                       1U
#define MIPI__DEVS_CTRL__DEV9_CLR_WOCLR                                       0U
#define MIPI__DEVS_CTRL__DEV9_CLR_WOSET                                       0U
#define MIPI__DEVS_CTRL__DEV10_CLR_MASK                              0x04000000U
#define MIPI__DEVS_CTRL__DEV10_CLR_SHIFT                                     26U
#define MIPI__DEVS_CTRL__DEV10_CLR_WIDTH                                      1U
#define MIPI__DEVS_CTRL__DEV10_CLR_WOCLR                                      0U
#define MIPI__DEVS_CTRL__DEV10_CLR_WOSET                                      0U
#define MIPI__DEVS_CTRL__DEV11_CLR_MASK                              0x08000000U
#define MIPI__DEVS_CTRL__DEV11_CLR_SHIFT                                     27U
#define MIPI__DEVS_CTRL__DEV11_CLR_WIDTH                                      1U
#define MIPI__DEVS_CTRL__DEV11_CLR_WOCLR                                      0U
#define MIPI__DEVS_CTRL__DEV11_CLR_WOSET                                      0U

#define MIPI__DEV_ID0_RR0_READ_MASK                                  0x0000EFFFU
#define MIPI__DEV_ID0_RR0_WRITE_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID0_RR0__DEV_ADDR_MASK                             0x000000FFU
#define MIPI__DEV_ID0_RR0__DEV_ADDR_SHIFT                                     0U
#define MIPI__DEV_ID0_RR0__DEV_ADDR_WIDTH                                     8U
#define MIPI__DEV_ID0_RR0__RSVD0_MASK                                0x00000100U
#define MIPI__DEV_ID0_RR0__RSVD0_SHIFT                                        8U
#define MIPI__DEV_ID0_RR0__RSVD0_WIDTH                                        1U
#define MIPI__DEV_ID0_RR0__RSVD0_WOCLR                                        0U
#define MIPI__DEV_ID0_RR0__RSVD0_WOSET                                        0U
#define MIPI__DEV_ID0_RR0__IS_I3C_MASK                               0x00000200U
#define MIPI__DEV_ID0_RR0__IS_I3C_SHIFT                                       9U
#define MIPI__DEV_ID0_RR0__IS_I3C_WIDTH                                       1U
#define MIPI__DEV_ID0_RR0__IS_I3C_WOCLR                                       0U
#define MIPI__DEV_ID0_RR0__IS_I3C_WOSET                                       0U
#define MIPI__DEV_ID0_RR0__RSVD1_MASK                                0x00000400U
#define MIPI__DEV_ID0_RR0__RSVD1_SHIFT                                       10U
#define MIPI__DEV_ID0_RR0__RSVD1_WIDTH                                        1U
#define MIPI__DEV_ID0_RR0__RSVD1_WOCLR                                        0U
#define MIPI__DEV_ID0_RR0__RSVD1_WOSET                                        0U
#define MIPI__DEV_ID0_RR0__LVR_EXT_ADDR_MASK                         0x00000800U
#define MIPI__DEV_ID0_RR0__LVR_EXT_ADDR_SHIFT                                11U
#define MIPI__DEV_ID0_RR0__LVR_EXT_ADDR_WIDTH                                 1U
#define MIPI__DEV_ID0_RR0__LVR_EXT_ADDR_WOCLR                                 0U
#define MIPI__DEV_ID0_RR0__LVR_EXT_ADDR_WOSET                                 0U
#define MIPI__DEV_ID0_RR0__LVR_SA_MSB_MASK                           0x0000E000U
#define MIPI__DEV_ID0_RR0__LVR_SA_MSB_SHIFT                                  13U
#define MIPI__DEV_ID0_RR0__LVR_SA_MSB_WIDTH                                   3U

#define MIPI__DEV_ID0_RR1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID0_RR1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID0_RR1__PID_MSB_MASK                              0xFFFFFFFFU
#define MIPI__DEV_ID0_RR1__PID_MSB_SHIFT                                      0U
#define MIPI__DEV_ID0_RR1__PID_MSB_WIDTH                                     32U

#define MIPI__DEV_ID0_RR2_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID0_RR2_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID0_RR2__DCR_LVR_MASK                              0x000000FFU
#define MIPI__DEV_ID0_RR2__DCR_LVR_SHIFT                                      0U
#define MIPI__DEV_ID0_RR2__DCR_LVR_WIDTH                                      8U
#define MIPI__DEV_ID0_RR2__BCR_MASK                                  0x0000FF00U
#define MIPI__DEV_ID0_RR2__BCR_SHIFT                                          8U
#define MIPI__DEV_ID0_RR2__BCR_WIDTH                                          8U
#define MIPI__DEV_ID0_RR2__PID_LSB_MASK                              0xFFFF0000U
#define MIPI__DEV_ID0_RR2__PID_LSB_SHIFT                                     16U
#define MIPI__DEV_ID0_RR2__PID_LSB_WIDTH                                     16U

#define MIPI__DEV_ID1_RR0_READ_MASK                                  0x0000EFFFU
#define MIPI__DEV_ID1_RR0_WRITE_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID1_RR0__DEV_ADDR_MASK                             0x000000FFU
#define MIPI__DEV_ID1_RR0__DEV_ADDR_SHIFT                                     0U
#define MIPI__DEV_ID1_RR0__DEV_ADDR_WIDTH                                     8U
#define MIPI__DEV_ID1_RR0__RSVD0_MASK                                0x00000100U
#define MIPI__DEV_ID1_RR0__RSVD0_SHIFT                                        8U
#define MIPI__DEV_ID1_RR0__RSVD0_WIDTH                                        1U
#define MIPI__DEV_ID1_RR0__RSVD0_WOCLR                                        0U
#define MIPI__DEV_ID1_RR0__RSVD0_WOSET                                        0U
#define MIPI__DEV_ID1_RR0__IS_I3C_MASK                               0x00000200U
#define MIPI__DEV_ID1_RR0__IS_I3C_SHIFT                                       9U
#define MIPI__DEV_ID1_RR0__IS_I3C_WIDTH                                       1U
#define MIPI__DEV_ID1_RR0__IS_I3C_WOCLR                                       0U
#define MIPI__DEV_ID1_RR0__IS_I3C_WOSET                                       0U
#define MIPI__DEV_ID1_RR0__RSVD1_MASK                                0x00000400U
#define MIPI__DEV_ID1_RR0__RSVD1_SHIFT                                       10U
#define MIPI__DEV_ID1_RR0__RSVD1_WIDTH                                        1U
#define MIPI__DEV_ID1_RR0__RSVD1_WOCLR                                        0U
#define MIPI__DEV_ID1_RR0__RSVD1_WOSET                                        0U
#define MIPI__DEV_ID1_RR0__LVR_EXT_ADDR_MASK                         0x00000800U
#define MIPI__DEV_ID1_RR0__LVR_EXT_ADDR_SHIFT                                11U
#define MIPI__DEV_ID1_RR0__LVR_EXT_ADDR_WIDTH                                 1U
#define MIPI__DEV_ID1_RR0__LVR_EXT_ADDR_WOCLR                                 0U
#define MIPI__DEV_ID1_RR0__LVR_EXT_ADDR_WOSET                                 0U
#define MIPI__DEV_ID1_RR0__LVR_SA_MSB_MASK                           0x0000E000U
#define MIPI__DEV_ID1_RR0__LVR_SA_MSB_SHIFT                                  13U
#define MIPI__DEV_ID1_RR0__LVR_SA_MSB_WIDTH                                   3U

#define MIPI__DEV_ID1_RR1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID1_RR1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID1_RR1__PID_MSB_MASK                              0xFFFFFFFFU
#define MIPI__DEV_ID1_RR1__PID_MSB_SHIFT                                      0U
#define MIPI__DEV_ID1_RR1__PID_MSB_WIDTH                                     32U

#define MIPI__DEV_ID1_RR2_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID1_RR2_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID1_RR2__DCR_LVR_MASK                              0x000000FFU
#define MIPI__DEV_ID1_RR2__DCR_LVR_SHIFT                                      0U
#define MIPI__DEV_ID1_RR2__DCR_LVR_WIDTH                                      8U
#define MIPI__DEV_ID1_RR2__BCR_MASK                                  0x0000FF00U
#define MIPI__DEV_ID1_RR2__BCR_SHIFT                                          8U
#define MIPI__DEV_ID1_RR2__BCR_WIDTH                                          8U
#define MIPI__DEV_ID1_RR2__PID_LSB_MASK                              0xFFFF0000U
#define MIPI__DEV_ID1_RR2__PID_LSB_SHIFT                                     16U
#define MIPI__DEV_ID1_RR2__PID_LSB_WIDTH                                     16U

#define MIPI__DEV_ID2_RR0_READ_MASK                                  0x0000EFFFU
#define MIPI__DEV_ID2_RR0_WRITE_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID2_RR0__DEV_ADDR_MASK                             0x000000FFU
#define MIPI__DEV_ID2_RR0__DEV_ADDR_SHIFT                                     0U
#define MIPI__DEV_ID2_RR0__DEV_ADDR_WIDTH                                     8U
#define MIPI__DEV_ID2_RR0__RSVD0_MASK                                0x00000100U
#define MIPI__DEV_ID2_RR0__RSVD0_SHIFT                                        8U
#define MIPI__DEV_ID2_RR0__RSVD0_WIDTH                                        1U
#define MIPI__DEV_ID2_RR0__RSVD0_WOCLR                                        0U
#define MIPI__DEV_ID2_RR0__RSVD0_WOSET                                        0U
#define MIPI__DEV_ID2_RR0__IS_I3C_MASK                               0x00000200U
#define MIPI__DEV_ID2_RR0__IS_I3C_SHIFT                                       9U
#define MIPI__DEV_ID2_RR0__IS_I3C_WIDTH                                       1U
#define MIPI__DEV_ID2_RR0__IS_I3C_WOCLR                                       0U
#define MIPI__DEV_ID2_RR0__IS_I3C_WOSET                                       0U
#define MIPI__DEV_ID2_RR0__RSVD1_MASK                                0x00000400U
#define MIPI__DEV_ID2_RR0__RSVD1_SHIFT                                       10U
#define MIPI__DEV_ID2_RR0__RSVD1_WIDTH                                        1U
#define MIPI__DEV_ID2_RR0__RSVD1_WOCLR                                        0U
#define MIPI__DEV_ID2_RR0__RSVD1_WOSET                                        0U
#define MIPI__DEV_ID2_RR0__LVR_EXT_ADDR_MASK                         0x00000800U
#define MIPI__DEV_ID2_RR0__LVR_EXT_ADDR_SHIFT                                11U
#define MIPI__DEV_ID2_RR0__LVR_EXT_ADDR_WIDTH                                 1U
#define MIPI__DEV_ID2_RR0__LVR_EXT_ADDR_WOCLR                                 0U
#define MIPI__DEV_ID2_RR0__LVR_EXT_ADDR_WOSET                                 0U
#define MIPI__DEV_ID2_RR0__LVR_SA_MSB_MASK                           0x0000E000U
#define MIPI__DEV_ID2_RR0__LVR_SA_MSB_SHIFT                                  13U
#define MIPI__DEV_ID2_RR0__LVR_SA_MSB_WIDTH                                   3U

#define MIPI__DEV_ID2_RR1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID2_RR1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID2_RR1__PID_MSB_MASK                              0xFFFFFFFFU
#define MIPI__DEV_ID2_RR1__PID_MSB_SHIFT                                      0U
#define MIPI__DEV_ID2_RR1__PID_MSB_WIDTH                                     32U

#define MIPI__DEV_ID2_RR2_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID2_RR2_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID2_RR2__DCR_LVR_MASK                              0x000000FFU
#define MIPI__DEV_ID2_RR2__DCR_LVR_SHIFT                                      0U
#define MIPI__DEV_ID2_RR2__DCR_LVR_WIDTH                                      8U
#define MIPI__DEV_ID2_RR2__BCR_MASK                                  0x0000FF00U
#define MIPI__DEV_ID2_RR2__BCR_SHIFT                                          8U
#define MIPI__DEV_ID2_RR2__BCR_WIDTH                                          8U
#define MIPI__DEV_ID2_RR2__PID_LSB_MASK                              0xFFFF0000U
#define MIPI__DEV_ID2_RR2__PID_LSB_SHIFT                                     16U
#define MIPI__DEV_ID2_RR2__PID_LSB_WIDTH                                     16U

#define MIPI__DEV_ID3_RR0_READ_MASK                                  0x0000EFFFU
#define MIPI__DEV_ID3_RR0_WRITE_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID3_RR0__DEV_ADDR_MASK                             0x000000FFU
#define MIPI__DEV_ID3_RR0__DEV_ADDR_SHIFT                                     0U
#define MIPI__DEV_ID3_RR0__DEV_ADDR_WIDTH                                     8U
#define MIPI__DEV_ID3_RR0__RSVD0_MASK                                0x00000100U
#define MIPI__DEV_ID3_RR0__RSVD0_SHIFT                                        8U
#define MIPI__DEV_ID3_RR0__RSVD0_WIDTH                                        1U
#define MIPI__DEV_ID3_RR0__RSVD0_WOCLR                                        0U
#define MIPI__DEV_ID3_RR0__RSVD0_WOSET                                        0U
#define MIPI__DEV_ID3_RR0__IS_I3C_MASK                               0x00000200U
#define MIPI__DEV_ID3_RR0__IS_I3C_SHIFT                                       9U
#define MIPI__DEV_ID3_RR0__IS_I3C_WIDTH                                       1U
#define MIPI__DEV_ID3_RR0__IS_I3C_WOCLR                                       0U
#define MIPI__DEV_ID3_RR0__IS_I3C_WOSET                                       0U
#define MIPI__DEV_ID3_RR0__RSVD1_MASK                                0x00000400U
#define MIPI__DEV_ID3_RR0__RSVD1_SHIFT                                       10U
#define MIPI__DEV_ID3_RR0__RSVD1_WIDTH                                        1U
#define MIPI__DEV_ID3_RR0__RSVD1_WOCLR                                        0U
#define MIPI__DEV_ID3_RR0__RSVD1_WOSET                                        0U
#define MIPI__DEV_ID3_RR0__LVR_EXT_ADDR_MASK                         0x00000800U
#define MIPI__DEV_ID3_RR0__LVR_EXT_ADDR_SHIFT                                11U
#define MIPI__DEV_ID3_RR0__LVR_EXT_ADDR_WIDTH                                 1U
#define MIPI__DEV_ID3_RR0__LVR_EXT_ADDR_WOCLR                                 0U
#define MIPI__DEV_ID3_RR0__LVR_EXT_ADDR_WOSET                                 0U
#define MIPI__DEV_ID3_RR0__LVR_SA_MSB_MASK                           0x0000E000U
#define MIPI__DEV_ID3_RR0__LVR_SA_MSB_SHIFT                                  13U
#define MIPI__DEV_ID3_RR0__LVR_SA_MSB_WIDTH                                   3U

#define MIPI__DEV_ID3_RR1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID3_RR1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID3_RR1__PID_MSB_MASK                              0xFFFFFFFFU
#define MIPI__DEV_ID3_RR1__PID_MSB_SHIFT                                      0U
#define MIPI__DEV_ID3_RR1__PID_MSB_WIDTH                                     32U

#define MIPI__DEV_ID3_RR2_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID3_RR2_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID3_RR2__DCR_LVR_MASK                              0x000000FFU
#define MIPI__DEV_ID3_RR2__DCR_LVR_SHIFT                                      0U
#define MIPI__DEV_ID3_RR2__DCR_LVR_WIDTH                                      8U
#define MIPI__DEV_ID3_RR2__BCR_MASK                                  0x0000FF00U
#define MIPI__DEV_ID3_RR2__BCR_SHIFT                                          8U
#define MIPI__DEV_ID3_RR2__BCR_WIDTH                                          8U
#define MIPI__DEV_ID3_RR2__PID_LSB_MASK                              0xFFFF0000U
#define MIPI__DEV_ID3_RR2__PID_LSB_SHIFT                                     16U
#define MIPI__DEV_ID3_RR2__PID_LSB_WIDTH                                     16U

#define MIPI__DEV_ID4_RR0_READ_MASK                                  0x0000EFFFU
#define MIPI__DEV_ID4_RR0_WRITE_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID4_RR0__DEV_ADDR_MASK                             0x000000FFU
#define MIPI__DEV_ID4_RR0__DEV_ADDR_SHIFT                                     0U
#define MIPI__DEV_ID4_RR0__DEV_ADDR_WIDTH                                     8U
#define MIPI__DEV_ID4_RR0__RSVD0_MASK                                0x00000100U
#define MIPI__DEV_ID4_RR0__RSVD0_SHIFT                                        8U
#define MIPI__DEV_ID4_RR0__RSVD0_WIDTH                                        1U
#define MIPI__DEV_ID4_RR0__RSVD0_WOCLR                                        0U
#define MIPI__DEV_ID4_RR0__RSVD0_WOSET                                        0U
#define MIPI__DEV_ID4_RR0__IS_I3C_MASK                               0x00000200U
#define MIPI__DEV_ID4_RR0__IS_I3C_SHIFT                                       9U
#define MIPI__DEV_ID4_RR0__IS_I3C_WIDTH                                       1U
#define MIPI__DEV_ID4_RR0__IS_I3C_WOCLR                                       0U
#define MIPI__DEV_ID4_RR0__IS_I3C_WOSET                                       0U
#define MIPI__DEV_ID4_RR0__RSVD1_MASK                                0x00000400U
#define MIPI__DEV_ID4_RR0__RSVD1_SHIFT                                       10U
#define MIPI__DEV_ID4_RR0__RSVD1_WIDTH                                        1U
#define MIPI__DEV_ID4_RR0__RSVD1_WOCLR                                        0U
#define MIPI__DEV_ID4_RR0__RSVD1_WOSET                                        0U
#define MIPI__DEV_ID4_RR0__LVR_EXT_ADDR_MASK                         0x00000800U
#define MIPI__DEV_ID4_RR0__LVR_EXT_ADDR_SHIFT                                11U
#define MIPI__DEV_ID4_RR0__LVR_EXT_ADDR_WIDTH                                 1U
#define MIPI__DEV_ID4_RR0__LVR_EXT_ADDR_WOCLR                                 0U
#define MIPI__DEV_ID4_RR0__LVR_EXT_ADDR_WOSET                                 0U
#define MIPI__DEV_ID4_RR0__LVR_SA_MSB_MASK                           0x0000E000U
#define MIPI__DEV_ID4_RR0__LVR_SA_MSB_SHIFT                                  13U
#define MIPI__DEV_ID4_RR0__LVR_SA_MSB_WIDTH                                   3U

#define MIPI__DEV_ID4_RR1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID4_RR1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID4_RR1__PID_MSB_MASK                              0xFFFFFFFFU
#define MIPI__DEV_ID4_RR1__PID_MSB_SHIFT                                      0U
#define MIPI__DEV_ID4_RR1__PID_MSB_WIDTH                                     32U

#define MIPI__DEV_ID4_RR2_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID4_RR2_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID4_RR2__DCR_LVR_MASK                              0x000000FFU
#define MIPI__DEV_ID4_RR2__DCR_LVR_SHIFT                                      0U
#define MIPI__DEV_ID4_RR2__DCR_LVR_WIDTH                                      8U
#define MIPI__DEV_ID4_RR2__BCR_MASK                                  0x0000FF00U
#define MIPI__DEV_ID4_RR2__BCR_SHIFT                                          8U
#define MIPI__DEV_ID4_RR2__BCR_WIDTH                                          8U
#define MIPI__DEV_ID4_RR2__PID_LSB_MASK                              0xFFFF0000U
#define MIPI__DEV_ID4_RR2__PID_LSB_SHIFT                                     16U
#define MIPI__DEV_ID4_RR2__PID_LSB_WIDTH                                     16U

#define MIPI__DEV_ID5_RR0_READ_MASK                                  0x0000EFFFU
#define MIPI__DEV_ID5_RR0_WRITE_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID5_RR0__DEV_ADDR_MASK                             0x000000FFU
#define MIPI__DEV_ID5_RR0__DEV_ADDR_SHIFT                                     0U
#define MIPI__DEV_ID5_RR0__DEV_ADDR_WIDTH                                     8U
#define MIPI__DEV_ID5_RR0__RSVD0_MASK                                0x00000100U
#define MIPI__DEV_ID5_RR0__RSVD0_SHIFT                                        8U
#define MIPI__DEV_ID5_RR0__RSVD0_WIDTH                                        1U
#define MIPI__DEV_ID5_RR0__RSVD0_WOCLR                                        0U
#define MIPI__DEV_ID5_RR0__RSVD0_WOSET                                        0U
#define MIPI__DEV_ID5_RR0__IS_I3C_MASK                               0x00000200U
#define MIPI__DEV_ID5_RR0__IS_I3C_SHIFT                                       9U
#define MIPI__DEV_ID5_RR0__IS_I3C_WIDTH                                       1U
#define MIPI__DEV_ID5_RR0__IS_I3C_WOCLR                                       0U
#define MIPI__DEV_ID5_RR0__IS_I3C_WOSET                                       0U
#define MIPI__DEV_ID5_RR0__RSVD1_MASK                                0x00000400U
#define MIPI__DEV_ID5_RR0__RSVD1_SHIFT                                       10U
#define MIPI__DEV_ID5_RR0__RSVD1_WIDTH                                        1U
#define MIPI__DEV_ID5_RR0__RSVD1_WOCLR                                        0U
#define MIPI__DEV_ID5_RR0__RSVD1_WOSET                                        0U
#define MIPI__DEV_ID5_RR0__LVR_EXT_ADDR_MASK                         0x00000800U
#define MIPI__DEV_ID5_RR0__LVR_EXT_ADDR_SHIFT                                11U
#define MIPI__DEV_ID5_RR0__LVR_EXT_ADDR_WIDTH                                 1U
#define MIPI__DEV_ID5_RR0__LVR_EXT_ADDR_WOCLR                                 0U
#define MIPI__DEV_ID5_RR0__LVR_EXT_ADDR_WOSET                                 0U
#define MIPI__DEV_ID5_RR0__LVR_SA_MSB_MASK                           0x0000E000U
#define MIPI__DEV_ID5_RR0__LVR_SA_MSB_SHIFT                                  13U
#define MIPI__DEV_ID5_RR0__LVR_SA_MSB_WIDTH                                   3U

#define MIPI__DEV_ID5_RR1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID5_RR1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID5_RR1__PID_MSB_MASK                              0xFFFFFFFFU
#define MIPI__DEV_ID5_RR1__PID_MSB_SHIFT                                      0U
#define MIPI__DEV_ID5_RR1__PID_MSB_WIDTH                                     32U

#define MIPI__DEV_ID5_RR2_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID5_RR2_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID5_RR2__DCR_LVR_MASK                              0x000000FFU
#define MIPI__DEV_ID5_RR2__DCR_LVR_SHIFT                                      0U
#define MIPI__DEV_ID5_RR2__DCR_LVR_WIDTH                                      8U
#define MIPI__DEV_ID5_RR2__BCR_MASK                                  0x0000FF00U
#define MIPI__DEV_ID5_RR2__BCR_SHIFT                                          8U
#define MIPI__DEV_ID5_RR2__BCR_WIDTH                                          8U
#define MIPI__DEV_ID5_RR2__PID_LSB_MASK                              0xFFFF0000U
#define MIPI__DEV_ID5_RR2__PID_LSB_SHIFT                                     16U
#define MIPI__DEV_ID5_RR2__PID_LSB_WIDTH                                     16U

#define MIPI__DEV_ID6_RR0_READ_MASK                                  0x0000EFFFU
#define MIPI__DEV_ID6_RR0_WRITE_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID6_RR0__DEV_ADDR_MASK                             0x000000FFU
#define MIPI__DEV_ID6_RR0__DEV_ADDR_SHIFT                                     0U
#define MIPI__DEV_ID6_RR0__DEV_ADDR_WIDTH                                     8U
#define MIPI__DEV_ID6_RR0__RSVD0_MASK                                0x00000100U
#define MIPI__DEV_ID6_RR0__RSVD0_SHIFT                                        8U
#define MIPI__DEV_ID6_RR0__RSVD0_WIDTH                                        1U
#define MIPI__DEV_ID6_RR0__RSVD0_WOCLR                                        0U
#define MIPI__DEV_ID6_RR0__RSVD0_WOSET                                        0U
#define MIPI__DEV_ID6_RR0__IS_I3C_MASK                               0x00000200U
#define MIPI__DEV_ID6_RR0__IS_I3C_SHIFT                                       9U
#define MIPI__DEV_ID6_RR0__IS_I3C_WIDTH                                       1U
#define MIPI__DEV_ID6_RR0__IS_I3C_WOCLR                                       0U
#define MIPI__DEV_ID6_RR0__IS_I3C_WOSET                                       0U
#define MIPI__DEV_ID6_RR0__RSVD1_MASK                                0x00000400U
#define MIPI__DEV_ID6_RR0__RSVD1_SHIFT                                       10U
#define MIPI__DEV_ID6_RR0__RSVD1_WIDTH                                        1U
#define MIPI__DEV_ID6_RR0__RSVD1_WOCLR                                        0U
#define MIPI__DEV_ID6_RR0__RSVD1_WOSET                                        0U
#define MIPI__DEV_ID6_RR0__LVR_EXT_ADDR_MASK                         0x00000800U
#define MIPI__DEV_ID6_RR0__LVR_EXT_ADDR_SHIFT                                11U
#define MIPI__DEV_ID6_RR0__LVR_EXT_ADDR_WIDTH                                 1U
#define MIPI__DEV_ID6_RR0__LVR_EXT_ADDR_WOCLR                                 0U
#define MIPI__DEV_ID6_RR0__LVR_EXT_ADDR_WOSET                                 0U
#define MIPI__DEV_ID6_RR0__LVR_SA_MSB_MASK                           0x0000E000U
#define MIPI__DEV_ID6_RR0__LVR_SA_MSB_SHIFT                                  13U
#define MIPI__DEV_ID6_RR0__LVR_SA_MSB_WIDTH                                   3U

#define MIPI__DEV_ID6_RR1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID6_RR1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID6_RR1__PID_MSB_MASK                              0xFFFFFFFFU
#define MIPI__DEV_ID6_RR1__PID_MSB_SHIFT                                      0U
#define MIPI__DEV_ID6_RR1__PID_MSB_WIDTH                                     32U

#define MIPI__DEV_ID6_RR2_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID6_RR2_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID6_RR2__DCR_LVR_MASK                              0x000000FFU
#define MIPI__DEV_ID6_RR2__DCR_LVR_SHIFT                                      0U
#define MIPI__DEV_ID6_RR2__DCR_LVR_WIDTH                                      8U
#define MIPI__DEV_ID6_RR2__BCR_MASK                                  0x0000FF00U
#define MIPI__DEV_ID6_RR2__BCR_SHIFT                                          8U
#define MIPI__DEV_ID6_RR2__BCR_WIDTH                                          8U
#define MIPI__DEV_ID6_RR2__PID_LSB_MASK                              0xFFFF0000U
#define MIPI__DEV_ID6_RR2__PID_LSB_SHIFT                                     16U
#define MIPI__DEV_ID6_RR2__PID_LSB_WIDTH                                     16U

#define MIPI__DEV_ID7_RR0_READ_MASK                                  0x0000EFFFU
#define MIPI__DEV_ID7_RR0_WRITE_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID7_RR0__DEV_ADDR_MASK                             0x000000FFU
#define MIPI__DEV_ID7_RR0__DEV_ADDR_SHIFT                                     0U
#define MIPI__DEV_ID7_RR0__DEV_ADDR_WIDTH                                     8U
#define MIPI__DEV_ID7_RR0__RSVD0_MASK                                0x00000100U
#define MIPI__DEV_ID7_RR0__RSVD0_SHIFT                                        8U
#define MIPI__DEV_ID7_RR0__RSVD0_WIDTH                                        1U
#define MIPI__DEV_ID7_RR0__RSVD0_WOCLR                                        0U
#define MIPI__DEV_ID7_RR0__RSVD0_WOSET                                        0U
#define MIPI__DEV_ID7_RR0__IS_I3C_MASK                               0x00000200U
#define MIPI__DEV_ID7_RR0__IS_I3C_SHIFT                                       9U
#define MIPI__DEV_ID7_RR0__IS_I3C_WIDTH                                       1U
#define MIPI__DEV_ID7_RR0__IS_I3C_WOCLR                                       0U
#define MIPI__DEV_ID7_RR0__IS_I3C_WOSET                                       0U
#define MIPI__DEV_ID7_RR0__RSVD1_MASK                                0x00000400U
#define MIPI__DEV_ID7_RR0__RSVD1_SHIFT                                       10U
#define MIPI__DEV_ID7_RR0__RSVD1_WIDTH                                        1U
#define MIPI__DEV_ID7_RR0__RSVD1_WOCLR                                        0U
#define MIPI__DEV_ID7_RR0__RSVD1_WOSET                                        0U
#define MIPI__DEV_ID7_RR0__LVR_EXT_ADDR_MASK                         0x00000800U
#define MIPI__DEV_ID7_RR0__LVR_EXT_ADDR_SHIFT                                11U
#define MIPI__DEV_ID7_RR0__LVR_EXT_ADDR_WIDTH                                 1U
#define MIPI__DEV_ID7_RR0__LVR_EXT_ADDR_WOCLR                                 0U
#define MIPI__DEV_ID7_RR0__LVR_EXT_ADDR_WOSET                                 0U
#define MIPI__DEV_ID7_RR0__LVR_SA_MSB_MASK                           0x0000E000U
#define MIPI__DEV_ID7_RR0__LVR_SA_MSB_SHIFT                                  13U
#define MIPI__DEV_ID7_RR0__LVR_SA_MSB_WIDTH                                   3U

#define MIPI__DEV_ID7_RR1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID7_RR1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID7_RR1__PID_MSB_MASK                              0xFFFFFFFFU
#define MIPI__DEV_ID7_RR1__PID_MSB_SHIFT                                      0U
#define MIPI__DEV_ID7_RR1__PID_MSB_WIDTH                                     32U

#define MIPI__DEV_ID7_RR2_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID7_RR2_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID7_RR2__DCR_LVR_MASK                              0x000000FFU
#define MIPI__DEV_ID7_RR2__DCR_LVR_SHIFT                                      0U
#define MIPI__DEV_ID7_RR2__DCR_LVR_WIDTH                                      8U
#define MIPI__DEV_ID7_RR2__BCR_MASK                                  0x0000FF00U
#define MIPI__DEV_ID7_RR2__BCR_SHIFT                                          8U
#define MIPI__DEV_ID7_RR2__BCR_WIDTH                                          8U
#define MIPI__DEV_ID7_RR2__PID_LSB_MASK                              0xFFFF0000U
#define MIPI__DEV_ID7_RR2__PID_LSB_SHIFT                                     16U
#define MIPI__DEV_ID7_RR2__PID_LSB_WIDTH                                     16U

#define MIPI__DEV_ID8_RR0_READ_MASK                                  0x0000EFFFU
#define MIPI__DEV_ID8_RR0_WRITE_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID8_RR0__DEV_ADDR_MASK                             0x000000FFU
#define MIPI__DEV_ID8_RR0__DEV_ADDR_SHIFT                                     0U
#define MIPI__DEV_ID8_RR0__DEV_ADDR_WIDTH                                     8U
#define MIPI__DEV_ID8_RR0__RSVD0_MASK                                0x00000100U
#define MIPI__DEV_ID8_RR0__RSVD0_SHIFT                                        8U
#define MIPI__DEV_ID8_RR0__RSVD0_WIDTH                                        1U
#define MIPI__DEV_ID8_RR0__RSVD0_WOCLR                                        0U
#define MIPI__DEV_ID8_RR0__RSVD0_WOSET                                        0U
#define MIPI__DEV_ID8_RR0__IS_I3C_MASK                               0x00000200U
#define MIPI__DEV_ID8_RR0__IS_I3C_SHIFT                                       9U
#define MIPI__DEV_ID8_RR0__IS_I3C_WIDTH                                       1U
#define MIPI__DEV_ID8_RR0__IS_I3C_WOCLR                                       0U
#define MIPI__DEV_ID8_RR0__IS_I3C_WOSET                                       0U
#define MIPI__DEV_ID8_RR0__RSVD1_MASK                                0x00000400U
#define MIPI__DEV_ID8_RR0__RSVD1_SHIFT                                       10U
#define MIPI__DEV_ID8_RR0__RSVD1_WIDTH                                        1U
#define MIPI__DEV_ID8_RR0__RSVD1_WOCLR                                        0U
#define MIPI__DEV_ID8_RR0__RSVD1_WOSET                                        0U
#define MIPI__DEV_ID8_RR0__LVR_EXT_ADDR_MASK                         0x00000800U
#define MIPI__DEV_ID8_RR0__LVR_EXT_ADDR_SHIFT                                11U
#define MIPI__DEV_ID8_RR0__LVR_EXT_ADDR_WIDTH                                 1U
#define MIPI__DEV_ID8_RR0__LVR_EXT_ADDR_WOCLR                                 0U
#define MIPI__DEV_ID8_RR0__LVR_EXT_ADDR_WOSET                                 0U
#define MIPI__DEV_ID8_RR0__LVR_SA_MSB_MASK                           0x0000E000U
#define MIPI__DEV_ID8_RR0__LVR_SA_MSB_SHIFT                                  13U
#define MIPI__DEV_ID8_RR0__LVR_SA_MSB_WIDTH                                   3U

#define MIPI__DEV_ID8_RR1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID8_RR1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID8_RR1__PID_MSB_MASK                              0xFFFFFFFFU
#define MIPI__DEV_ID8_RR1__PID_MSB_SHIFT                                      0U
#define MIPI__DEV_ID8_RR1__PID_MSB_WIDTH                                     32U

#define MIPI__DEV_ID8_RR2_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID8_RR2_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID8_RR2__DCR_LVR_MASK                              0x000000FFU
#define MIPI__DEV_ID8_RR2__DCR_LVR_SHIFT                                      0U
#define MIPI__DEV_ID8_RR2__DCR_LVR_WIDTH                                      8U
#define MIPI__DEV_ID8_RR2__BCR_MASK                                  0x0000FF00U
#define MIPI__DEV_ID8_RR2__BCR_SHIFT                                          8U
#define MIPI__DEV_ID8_RR2__BCR_WIDTH                                          8U
#define MIPI__DEV_ID8_RR2__PID_LSB_MASK                              0xFFFF0000U
#define MIPI__DEV_ID8_RR2__PID_LSB_SHIFT                                     16U
#define MIPI__DEV_ID8_RR2__PID_LSB_WIDTH                                     16U

#define MIPI__DEV_ID9_RR0_READ_MASK                                  0x0000EFFFU
#define MIPI__DEV_ID9_RR0_WRITE_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID9_RR0__DEV_ADDR_MASK                             0x000000FFU
#define MIPI__DEV_ID9_RR0__DEV_ADDR_SHIFT                                     0U
#define MIPI__DEV_ID9_RR0__DEV_ADDR_WIDTH                                     8U
#define MIPI__DEV_ID9_RR0__RSVD0_MASK                                0x00000100U
#define MIPI__DEV_ID9_RR0__RSVD0_SHIFT                                        8U
#define MIPI__DEV_ID9_RR0__RSVD0_WIDTH                                        1U
#define MIPI__DEV_ID9_RR0__RSVD0_WOCLR                                        0U
#define MIPI__DEV_ID9_RR0__RSVD0_WOSET                                        0U
#define MIPI__DEV_ID9_RR0__IS_I3C_MASK                               0x00000200U
#define MIPI__DEV_ID9_RR0__IS_I3C_SHIFT                                       9U
#define MIPI__DEV_ID9_RR0__IS_I3C_WIDTH                                       1U
#define MIPI__DEV_ID9_RR0__IS_I3C_WOCLR                                       0U
#define MIPI__DEV_ID9_RR0__IS_I3C_WOSET                                       0U
#define MIPI__DEV_ID9_RR0__RSVD1_MASK                                0x00000400U
#define MIPI__DEV_ID9_RR0__RSVD1_SHIFT                                       10U
#define MIPI__DEV_ID9_RR0__RSVD1_WIDTH                                        1U
#define MIPI__DEV_ID9_RR0__RSVD1_WOCLR                                        0U
#define MIPI__DEV_ID9_RR0__RSVD1_WOSET                                        0U
#define MIPI__DEV_ID9_RR0__LVR_EXT_ADDR_MASK                         0x00000800U
#define MIPI__DEV_ID9_RR0__LVR_EXT_ADDR_SHIFT                                11U
#define MIPI__DEV_ID9_RR0__LVR_EXT_ADDR_WIDTH                                 1U
#define MIPI__DEV_ID9_RR0__LVR_EXT_ADDR_WOCLR                                 0U
#define MIPI__DEV_ID9_RR0__LVR_EXT_ADDR_WOSET                                 0U
#define MIPI__DEV_ID9_RR0__LVR_SA_MSB_MASK                           0x0000E000U
#define MIPI__DEV_ID9_RR0__LVR_SA_MSB_SHIFT                                  13U
#define MIPI__DEV_ID9_RR0__LVR_SA_MSB_WIDTH                                   3U

#define MIPI__DEV_ID9_RR1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID9_RR1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID9_RR1__PID_MSB_MASK                              0xFFFFFFFFU
#define MIPI__DEV_ID9_RR1__PID_MSB_SHIFT                                      0U
#define MIPI__DEV_ID9_RR1__PID_MSB_WIDTH                                     32U

#define MIPI__DEV_ID9_RR2_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID9_RR2_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID9_RR2__DCR_LVR_MASK                              0x000000FFU
#define MIPI__DEV_ID9_RR2__DCR_LVR_SHIFT                                      0U
#define MIPI__DEV_ID9_RR2__DCR_LVR_WIDTH                                      8U
#define MIPI__DEV_ID9_RR2__BCR_MASK                                  0x0000FF00U
#define MIPI__DEV_ID9_RR2__BCR_SHIFT                                          8U
#define MIPI__DEV_ID9_RR2__BCR_WIDTH                                          8U
#define MIPI__DEV_ID9_RR2__PID_LSB_MASK                              0xFFFF0000U
#define MIPI__DEV_ID9_RR2__PID_LSB_SHIFT                                     16U
#define MIPI__DEV_ID9_RR2__PID_LSB_WIDTH                                     16U

#define MIPI__DEV_ID10_RR0_READ_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID10_RR0_WRITE_MASK                                0x0000EFFFU
#define MIPI__DEV_ID10_RR0__DEV_ADDR_MASK                            0x000000FFU
#define MIPI__DEV_ID10_RR0__DEV_ADDR_SHIFT                                    0U
#define MIPI__DEV_ID10_RR0__DEV_ADDR_WIDTH                                    8U
#define MIPI__DEV_ID10_RR0__RSVD0_MASK                               0x00000100U
#define MIPI__DEV_ID10_RR0__RSVD0_SHIFT                                       8U
#define MIPI__DEV_ID10_RR0__RSVD0_WIDTH                                       1U
#define MIPI__DEV_ID10_RR0__RSVD0_WOCLR                                       0U
#define MIPI__DEV_ID10_RR0__RSVD0_WOSET                                       0U
#define MIPI__DEV_ID10_RR0__IS_I3C_MASK                              0x00000200U
#define MIPI__DEV_ID10_RR0__IS_I3C_SHIFT                                      9U
#define MIPI__DEV_ID10_RR0__IS_I3C_WIDTH                                      1U
#define MIPI__DEV_ID10_RR0__IS_I3C_WOCLR                                      0U
#define MIPI__DEV_ID10_RR0__IS_I3C_WOSET                                      0U
#define MIPI__DEV_ID10_RR0__RSVD1_MASK                               0x00000400U
#define MIPI__DEV_ID10_RR0__RSVD1_SHIFT                                      10U
#define MIPI__DEV_ID10_RR0__RSVD1_WIDTH                                       1U
#define MIPI__DEV_ID10_RR0__RSVD1_WOCLR                                       0U
#define MIPI__DEV_ID10_RR0__RSVD1_WOSET                                       0U
#define MIPI__DEV_ID10_RR0__LVR_EXT_ADDR_MASK                        0x00000800U
#define MIPI__DEV_ID10_RR0__LVR_EXT_ADDR_SHIFT                               11U
#define MIPI__DEV_ID10_RR0__LVR_EXT_ADDR_WIDTH                                1U
#define MIPI__DEV_ID10_RR0__LVR_EXT_ADDR_WOCLR                                0U
#define MIPI__DEV_ID10_RR0__LVR_EXT_ADDR_WOSET                                0U
#define MIPI__DEV_ID10_RR0__LVR_SA_MSB_MASK                          0x0000E000U
#define MIPI__DEV_ID10_RR0__LVR_SA_MSB_SHIFT                                 13U
#define MIPI__DEV_ID10_RR0__LVR_SA_MSB_WIDTH                                  3U

#define MIPI__DEV_ID10_RR1_READ_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID10_RR1_WRITE_MASK                                0xFFFFFFFFU
#define MIPI__DEV_ID10_RR1__PID_MSB_MASK                             0xFFFFFFFFU
#define MIPI__DEV_ID10_RR1__PID_MSB_SHIFT                                     0U
#define MIPI__DEV_ID10_RR1__PID_MSB_WIDTH                                    32U

#define MIPI__DEV_ID10_RR2_READ_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID10_RR2_WRITE_MASK                                0xFFFFFFFFU
#define MIPI__DEV_ID10_RR2__DCR_LVR_MASK                             0x000000FFU
#define MIPI__DEV_ID10_RR2__DCR_LVR_SHIFT                                     0U
#define MIPI__DEV_ID10_RR2__DCR_LVR_WIDTH                                     8U
#define MIPI__DEV_ID10_RR2__BCR_MASK                                 0x0000FF00U
#define MIPI__DEV_ID10_RR2__BCR_SHIFT                                         8U
#define MIPI__DEV_ID10_RR2__BCR_WIDTH                                         8U
#define MIPI__DEV_ID10_RR2__PID_LSB_MASK                             0xFFFF0000U
#define MIPI__DEV_ID10_RR2__PID_LSB_SHIFT                                    16U
#define MIPI__DEV_ID10_RR2__PID_LSB_WIDTH                                    16U

#define MIPI__DEV_ID11_RR0_READ_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID11_RR0_WRITE_MASK                                0x0000EFFFU
#define MIPI__DEV_ID11_RR0__DEV_ADDR_MASK                            0x000000FFU
#define MIPI__DEV_ID11_RR0__DEV_ADDR_SHIFT                                    0U
#define MIPI__DEV_ID11_RR0__DEV_ADDR_WIDTH                                    8U
#define MIPI__DEV_ID11_RR0__RSVD0_MASK                               0x00000100U
#define MIPI__DEV_ID11_RR0__RSVD0_SHIFT                                       8U
#define MIPI__DEV_ID11_RR0__RSVD0_WIDTH                                       1U
#define MIPI__DEV_ID11_RR0__RSVD0_WOCLR                                       0U
#define MIPI__DEV_ID11_RR0__RSVD0_WOSET                                       0U
#define MIPI__DEV_ID11_RR0__IS_I3C_MASK                              0x00000200U
#define MIPI__DEV_ID11_RR0__IS_I3C_SHIFT                                      9U
#define MIPI__DEV_ID11_RR0__IS_I3C_WIDTH                                      1U
#define MIPI__DEV_ID11_RR0__IS_I3C_WOCLR                                      0U
#define MIPI__DEV_ID11_RR0__IS_I3C_WOSET                                      0U
#define MIPI__DEV_ID11_RR0__RSVD1_MASK                               0x00000400U
#define MIPI__DEV_ID11_RR0__RSVD1_SHIFT                                      10U
#define MIPI__DEV_ID11_RR0__RSVD1_WIDTH                                       1U
#define MIPI__DEV_ID11_RR0__RSVD1_WOCLR                                       0U
#define MIPI__DEV_ID11_RR0__RSVD1_WOSET                                       0U
#define MIPI__DEV_ID11_RR0__LVR_EXT_ADDR_MASK                        0x00000800U
#define MIPI__DEV_ID11_RR0__LVR_EXT_ADDR_SHIFT                               11U
#define MIPI__DEV_ID11_RR0__LVR_EXT_ADDR_WIDTH                                1U
#define MIPI__DEV_ID11_RR0__LVR_EXT_ADDR_WOCLR                                0U
#define MIPI__DEV_ID11_RR0__LVR_EXT_ADDR_WOSET                                0U
#define MIPI__DEV_ID11_RR0__LVR_SA_MSB_MASK                          0x0000E000U
#define MIPI__DEV_ID11_RR0__LVR_SA_MSB_SHIFT                                 13U
#define MIPI__DEV_ID11_RR0__LVR_SA_MSB_WIDTH                                  3U

#define MIPI__DEV_ID11_RR1_READ_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID11_RR1_WRITE_MASK                                0xFFFFFFFFU
#define MIPI__DEV_ID11_RR1__PID_MSB_MASK                             0xFFFFFFFFU
#define MIPI__DEV_ID11_RR1__PID_MSB_SHIFT                                     0U
#define MIPI__DEV_ID11_RR1__PID_MSB_WIDTH                                    32U

#define MIPI__DEV_ID11_RR2_READ_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID11_RR2_WRITE_MASK                                0xFFFFFFFFU
#define MIPI__DEV_ID11_RR2__DCR_LVR_MASK                             0x000000FFU
#define MIPI__DEV_ID11_RR2__DCR_LVR_SHIFT                                     0U
#define MIPI__DEV_ID11_RR2__DCR_LVR_WIDTH                                     8U
#define MIPI__DEV_ID11_RR2__BCR_MASK                                 0x0000FF00U
#define MIPI__DEV_ID11_RR2__BCR_SHIFT                                         8U
#define MIPI__DEV_ID11_RR2__BCR_WIDTH                                         8U
#define MIPI__DEV_ID11_RR2__PID_LSB_MASK                             0xFFFF0000U
#define MIPI__DEV_ID11_RR2__PID_LSB_SHIFT                                    16U
#define MIPI__DEV_ID11_RR2__PID_LSB_WIDTH                                    16U

#define MIPI__SIR_MAP0_READ_MASK                                     0xFFFFFFFFU
#define MIPI__SIR_MAP0_WRITE_MASK                                    0xFFFFFFFFU
#define MIPI__SIR_MAP0__DEVID0_RESP_MASK                             0x00000001U
#define MIPI__SIR_MAP0__DEVID0_RESP_SHIFT                                     0U
#define MIPI__SIR_MAP0__DEVID0_RESP_WIDTH                                     1U
#define MIPI__SIR_MAP0__DEVID0_RESP_WOCLR                                     0U
#define MIPI__SIR_MAP0__DEVID0_RESP_WOSET                                     0U
#define MIPI__SIR_MAP0__DEVID0_DA_MASK                               0x000000FEU
#define MIPI__SIR_MAP0__DEVID0_DA_SHIFT                                       1U
#define MIPI__SIR_MAP0__DEVID0_DA_WIDTH                                       7U
#define MIPI__SIR_MAP0__DEVID0_PL_MASK                               0x00001F00U
#define MIPI__SIR_MAP0__DEVID0_PL_SHIFT                                       8U
#define MIPI__SIR_MAP0__DEVID0_PL_WIDTH                                       5U
#define MIPI__SIR_MAP0__DEVID0_SLOW_MASK                             0x00002000U
#define MIPI__SIR_MAP0__DEVID0_SLOW_SHIFT                                    13U
#define MIPI__SIR_MAP0__DEVID0_SLOW_WIDTH                                     1U
#define MIPI__SIR_MAP0__DEVID0_SLOW_WOCLR                                     0U
#define MIPI__SIR_MAP0__DEVID0_SLOW_WOSET                                     0U
#define MIPI__SIR_MAP0__DEVID0_ROLE_MASK                             0x0000C000U
#define MIPI__SIR_MAP0__DEVID0_ROLE_SHIFT                                    14U
#define MIPI__SIR_MAP0__DEVID0_ROLE_WIDTH                                     2U
#define MIPI__SIR_MAP0__DEVID1_RESP_MASK                             0x00010000U
#define MIPI__SIR_MAP0__DEVID1_RESP_SHIFT                                    16U
#define MIPI__SIR_MAP0__DEVID1_RESP_WIDTH                                     1U
#define MIPI__SIR_MAP0__DEVID1_RESP_WOCLR                                     0U
#define MIPI__SIR_MAP0__DEVID1_RESP_WOSET                                     0U
#define MIPI__SIR_MAP0__DEVID1_DA_MASK                               0x00FE0000U
#define MIPI__SIR_MAP0__DEVID1_DA_SHIFT                                      17U
#define MIPI__SIR_MAP0__DEVID1_DA_WIDTH                                       7U
#define MIPI__SIR_MAP0__DEVID1_PL_MASK                               0x1F000000U
#define MIPI__SIR_MAP0__DEVID1_PL_SHIFT                                      24U
#define MIPI__SIR_MAP0__DEVID1_PL_WIDTH                                       5U
#define MIPI__SIR_MAP0__DEVID1_SLOW_MASK                             0x20000000U
#define MIPI__SIR_MAP0__DEVID1_SLOW_SHIFT                                    29U
#define MIPI__SIR_MAP0__DEVID1_SLOW_WIDTH                                     1U
#define MIPI__SIR_MAP0__DEVID1_SLOW_WOCLR                                     0U
#define MIPI__SIR_MAP0__DEVID1_SLOW_WOSET                                     0U
#define MIPI__SIR_MAP0__DEVID1_ROLE_MASK                             0xC0000000U
#define MIPI__SIR_MAP0__DEVID1_ROLE_SHIFT                                    30U
#define MIPI__SIR_MAP0__DEVID1_ROLE_WIDTH                                     2U

#define MIPI__SIR_MAP1_READ_MASK                                     0xFFFFFFFFU
#define MIPI__SIR_MAP1_WRITE_MASK                                    0xFFFFFFFFU
#define MIPI__SIR_MAP1__DEVID2_RESP_MASK                             0x00000001U
#define MIPI__SIR_MAP1__DEVID2_RESP_SHIFT                                     0U
#define MIPI__SIR_MAP1__DEVID2_RESP_WIDTH                                     1U
#define MIPI__SIR_MAP1__DEVID2_RESP_WOCLR                                     0U
#define MIPI__SIR_MAP1__DEVID2_RESP_WOSET                                     0U
#define MIPI__SIR_MAP1__DEVID2_DA_MASK                               0x000000FEU
#define MIPI__SIR_MAP1__DEVID2_DA_SHIFT                                       1U
#define MIPI__SIR_MAP1__DEVID2_DA_WIDTH                                       7U
#define MIPI__SIR_MAP1__DEVID2_PL_MASK                               0x00001F00U
#define MIPI__SIR_MAP1__DEVID2_PL_SHIFT                                       8U
#define MIPI__SIR_MAP1__DEVID2_PL_WIDTH                                       5U
#define MIPI__SIR_MAP1__DEVID2_SLOW_MASK                             0x00002000U
#define MIPI__SIR_MAP1__DEVID2_SLOW_SHIFT                                    13U
#define MIPI__SIR_MAP1__DEVID2_SLOW_WIDTH                                     1U
#define MIPI__SIR_MAP1__DEVID2_SLOW_WOCLR                                     0U
#define MIPI__SIR_MAP1__DEVID2_SLOW_WOSET                                     0U
#define MIPI__SIR_MAP1__DEVID2_ROLE_MASK                             0x0000C000U
#define MIPI__SIR_MAP1__DEVID2_ROLE_SHIFT                                    14U
#define MIPI__SIR_MAP1__DEVID2_ROLE_WIDTH                                     2U
#define MIPI__SIR_MAP1__DEVID3_RESP_MASK                             0x00010000U
#define MIPI__SIR_MAP1__DEVID3_RESP_SHIFT                                    16U
#define MIPI__SIR_MAP1__DEVID3_RESP_WIDTH                                     1U
#define MIPI__SIR_MAP1__DEVID3_RESP_WOCLR                                     0U
#define MIPI__SIR_MAP1__DEVID3_RESP_WOSET                                     0U
#define MIPI__SIR_MAP1__DEVID3_DA_MASK                               0x00FE0000U
#define MIPI__SIR_MAP1__DEVID3_DA_SHIFT                                      17U
#define MIPI__SIR_MAP1__DEVID3_DA_WIDTH                                       7U
#define MIPI__SIR_MAP1__DEVID3_PL_MASK                               0x1F000000U
#define MIPI__SIR_MAP1__DEVID3_PL_SHIFT                                      24U
#define MIPI__SIR_MAP1__DEVID3_PL_WIDTH                                       5U
#define MIPI__SIR_MAP1__DEVID3_SLOW_MASK                             0x20000000U
#define MIPI__SIR_MAP1__DEVID3_SLOW_SHIFT                                    29U
#define MIPI__SIR_MAP1__DEVID3_SLOW_WIDTH                                     1U
#define MIPI__SIR_MAP1__DEVID3_SLOW_WOCLR                                     0U
#define MIPI__SIR_MAP1__DEVID3_SLOW_WOSET                                     0U
#define MIPI__SIR_MAP1__DEVID3_ROLE_MASK                             0xC0000000U
#define MIPI__SIR_MAP1__DEVID3_ROLE_SHIFT                                    30U
#define MIPI__SIR_MAP1__DEVID3_ROLE_WIDTH                                     2U

#define MIPI__SIR_MAP2_READ_MASK                                     0xFFFFFFFFU
#define MIPI__SIR_MAP2_WRITE_MASK                                    0xFFFFFFFFU
#define MIPI__SIR_MAP2__DEVID4_RESP_MASK                             0x00000001U
#define MIPI__SIR_MAP2__DEVID4_RESP_SHIFT                                     0U
#define MIPI__SIR_MAP2__DEVID4_RESP_WIDTH                                     1U
#define MIPI__SIR_MAP2__DEVID4_RESP_WOCLR                                     0U
#define MIPI__SIR_MAP2__DEVID4_RESP_WOSET                                     0U
#define MIPI__SIR_MAP2__DEVID4_DA_MASK                               0x000000FEU
#define MIPI__SIR_MAP2__DEVID4_DA_SHIFT                                       1U
#define MIPI__SIR_MAP2__DEVID4_DA_WIDTH                                       7U
#define MIPI__SIR_MAP2__DEVID4_PL_MASK                               0x00001F00U
#define MIPI__SIR_MAP2__DEVID4_PL_SHIFT                                       8U
#define MIPI__SIR_MAP2__DEVID4_PL_WIDTH                                       5U
#define MIPI__SIR_MAP2__DEVID4_SLOW_MASK                             0x00002000U
#define MIPI__SIR_MAP2__DEVID4_SLOW_SHIFT                                    13U
#define MIPI__SIR_MAP2__DEVID4_SLOW_WIDTH                                     1U
#define MIPI__SIR_MAP2__DEVID4_SLOW_WOCLR                                     0U
#define MIPI__SIR_MAP2__DEVID4_SLOW_WOSET                                     0U
#define MIPI__SIR_MAP2__DEVID4_ROLE_MASK                             0x0000C000U
#define MIPI__SIR_MAP2__DEVID4_ROLE_SHIFT                                    14U
#define MIPI__SIR_MAP2__DEVID4_ROLE_WIDTH                                     2U
#define MIPI__SIR_MAP2__DEVID5_RESP_MASK                             0x00010000U
#define MIPI__SIR_MAP2__DEVID5_RESP_SHIFT                                    16U
#define MIPI__SIR_MAP2__DEVID5_RESP_WIDTH                                     1U
#define MIPI__SIR_MAP2__DEVID5_RESP_WOCLR                                     0U
#define MIPI__SIR_MAP2__DEVID5_RESP_WOSET                                     0U
#define MIPI__SIR_MAP2__DEVID5_DA_MASK                               0x00FE0000U
#define MIPI__SIR_MAP2__DEVID5_DA_SHIFT                                      17U
#define MIPI__SIR_MAP2__DEVID5_DA_WIDTH                                       7U
#define MIPI__SIR_MAP2__DEVID5_PL_MASK                               0x1F000000U
#define MIPI__SIR_MAP2__DEVID5_PL_SHIFT                                      24U
#define MIPI__SIR_MAP2__DEVID5_PL_WIDTH                                       5U
#define MIPI__SIR_MAP2__DEVID5_SLOW_MASK                             0x20000000U
#define MIPI__SIR_MAP2__DEVID5_SLOW_SHIFT                                    29U
#define MIPI__SIR_MAP2__DEVID5_SLOW_WIDTH                                     1U
#define MIPI__SIR_MAP2__DEVID5_SLOW_WOCLR                                     0U
#define MIPI__SIR_MAP2__DEVID5_SLOW_WOSET                                     0U
#define MIPI__SIR_MAP2__DEVID5_ROLE_MASK                             0xC0000000U
#define MIPI__SIR_MAP2__DEVID5_ROLE_SHIFT                                    30U
#define MIPI__SIR_MAP2__DEVID5_ROLE_WIDTH                                     2U

#define MIPI__SIR_MAP3_READ_MASK                                     0xFFFFFFFFU
#define MIPI__SIR_MAP3_WRITE_MASK                                    0xFFFFFFFFU
#define MIPI__SIR_MAP3__DEVID6_RESP_MASK                             0x00000001U
#define MIPI__SIR_MAP3__DEVID6_RESP_SHIFT                                     0U
#define MIPI__SIR_MAP3__DEVID6_RESP_WIDTH                                     1U
#define MIPI__SIR_MAP3__DEVID6_RESP_WOCLR                                     0U
#define MIPI__SIR_MAP3__DEVID6_RESP_WOSET                                     0U
#define MIPI__SIR_MAP3__DEVID6_DA_MASK                               0x000000FEU
#define MIPI__SIR_MAP3__DEVID6_DA_SHIFT                                       1U
#define MIPI__SIR_MAP3__DEVID6_DA_WIDTH                                       7U
#define MIPI__SIR_MAP3__DEVID6_PL_MASK                               0x00001F00U
#define MIPI__SIR_MAP3__DEVID6_PL_SHIFT                                       8U
#define MIPI__SIR_MAP3__DEVID6_PL_WIDTH                                       5U
#define MIPI__SIR_MAP3__DEVID6_SLOW_MASK                             0x00002000U
#define MIPI__SIR_MAP3__DEVID6_SLOW_SHIFT                                    13U
#define MIPI__SIR_MAP3__DEVID6_SLOW_WIDTH                                     1U
#define MIPI__SIR_MAP3__DEVID6_SLOW_WOCLR                                     0U
#define MIPI__SIR_MAP3__DEVID6_SLOW_WOSET                                     0U
#define MIPI__SIR_MAP3__DEVID6_ROLE_MASK                             0x0000C000U
#define MIPI__SIR_MAP3__DEVID6_ROLE_SHIFT                                    14U
#define MIPI__SIR_MAP3__DEVID6_ROLE_WIDTH                                     2U
#define MIPI__SIR_MAP3__DEVID7_RESP_MASK                             0x00010000U
#define MIPI__SIR_MAP3__DEVID7_RESP_SHIFT                                    16U
#define MIPI__SIR_MAP3__DEVID7_RESP_WIDTH                                     1U
#define MIPI__SIR_MAP3__DEVID7_RESP_WOCLR                                     0U
#define MIPI__SIR_MAP3__DEVID7_RESP_WOSET                                     0U
#define MIPI__SIR_MAP3__DEVID7_DA_MASK                               0x00FE0000U
#define MIPI__SIR_MAP3__DEVID7_DA_SHIFT                                      17U
#define MIPI__SIR_MAP3__DEVID7_DA_WIDTH                                       7U
#define MIPI__SIR_MAP3__DEVID7_PL_MASK                               0x1F000000U
#define MIPI__SIR_MAP3__DEVID7_PL_SHIFT                                      24U
#define MIPI__SIR_MAP3__DEVID7_PL_WIDTH                                       5U
#define MIPI__SIR_MAP3__DEVID7_SLOW_MASK                             0x20000000U
#define MIPI__SIR_MAP3__DEVID7_SLOW_SHIFT                                    29U
#define MIPI__SIR_MAP3__DEVID7_SLOW_WIDTH                                     1U
#define MIPI__SIR_MAP3__DEVID7_SLOW_WOCLR                                     0U
#define MIPI__SIR_MAP3__DEVID7_SLOW_WOSET                                     0U
#define MIPI__SIR_MAP3__DEVID7_ROLE_MASK                             0xC0000000U
#define MIPI__SIR_MAP3__DEVID7_ROLE_SHIFT                                    30U
#define MIPI__SIR_MAP3__DEVID7_ROLE_WIDTH                                     2U

#define MIPI__SIR_MAP4_READ_MASK                                     0xFFFFFFFFU
#define MIPI__SIR_MAP4_WRITE_MASK                                    0xFFFFFFFFU
#define MIPI__SIR_MAP4__DEVID8_RESP_MASK                             0x00000001U
#define MIPI__SIR_MAP4__DEVID8_RESP_SHIFT                                     0U
#define MIPI__SIR_MAP4__DEVID8_RESP_WIDTH                                     1U
#define MIPI__SIR_MAP4__DEVID8_RESP_WOCLR                                     0U
#define MIPI__SIR_MAP4__DEVID8_RESP_WOSET                                     0U
#define MIPI__SIR_MAP4__DEVID8_DA_MASK                               0x000000FEU
#define MIPI__SIR_MAP4__DEVID8_DA_SHIFT                                       1U
#define MIPI__SIR_MAP4__DEVID8_DA_WIDTH                                       7U
#define MIPI__SIR_MAP4__DEVID8_PL_MASK                               0x00001F00U
#define MIPI__SIR_MAP4__DEVID8_PL_SHIFT                                       8U
#define MIPI__SIR_MAP4__DEVID8_PL_WIDTH                                       5U
#define MIPI__SIR_MAP4__DEVID8_SLOW_MASK                             0x00002000U
#define MIPI__SIR_MAP4__DEVID8_SLOW_SHIFT                                    13U
#define MIPI__SIR_MAP4__DEVID8_SLOW_WIDTH                                     1U
#define MIPI__SIR_MAP4__DEVID8_SLOW_WOCLR                                     0U
#define MIPI__SIR_MAP4__DEVID8_SLOW_WOSET                                     0U
#define MIPI__SIR_MAP4__DEVID8_ROLE_MASK                             0x0000C000U
#define MIPI__SIR_MAP4__DEVID8_ROLE_SHIFT                                    14U
#define MIPI__SIR_MAP4__DEVID8_ROLE_WIDTH                                     2U
#define MIPI__SIR_MAP4__DEVID9_RESP_MASK                             0x00010000U
#define MIPI__SIR_MAP4__DEVID9_RESP_SHIFT                                    16U
#define MIPI__SIR_MAP4__DEVID9_RESP_WIDTH                                     1U
#define MIPI__SIR_MAP4__DEVID9_RESP_WOCLR                                     0U
#define MIPI__SIR_MAP4__DEVID9_RESP_WOSET                                     0U
#define MIPI__SIR_MAP4__DEVID9_DA_MASK                               0x00FE0000U
#define MIPI__SIR_MAP4__DEVID9_DA_SHIFT                                      17U
#define MIPI__SIR_MAP4__DEVID9_DA_WIDTH                                       7U
#define MIPI__SIR_MAP4__DEVID9_PL_MASK                               0x1F000000U
#define MIPI__SIR_MAP4__DEVID9_PL_SHIFT                                      24U
#define MIPI__SIR_MAP4__DEVID9_PL_WIDTH                                       5U
#define MIPI__SIR_MAP4__DEVID9_SLOW_MASK                             0x20000000U
#define MIPI__SIR_MAP4__DEVID9_SLOW_SHIFT                                    29U
#define MIPI__SIR_MAP4__DEVID9_SLOW_WIDTH                                     1U
#define MIPI__SIR_MAP4__DEVID9_SLOW_WOCLR                                     0U
#define MIPI__SIR_MAP4__DEVID9_SLOW_WOSET                                     0U
#define MIPI__SIR_MAP4__DEVID9_ROLE_MASK                             0xC0000000U
#define MIPI__SIR_MAP4__DEVID9_ROLE_SHIFT                                    30U
#define MIPI__SIR_MAP4__DEVID9_ROLE_WIDTH                                     2U

#define MIPI__SIR_MAP5_READ_MASK                                     0x0000FFFFU
#define MIPI__SIR_MAP5_WRITE_MASK                                    0x0000FFFFU
#define MIPI__SIR_MAP5__DEVID10_RESP_MASK                            0x00000001U
#define MIPI__SIR_MAP5__DEVID10_RESP_SHIFT                                    0U
#define MIPI__SIR_MAP5__DEVID10_RESP_WIDTH                                    1U
#define MIPI__SIR_MAP5__DEVID10_RESP_WOCLR                                    0U
#define MIPI__SIR_MAP5__DEVID10_RESP_WOSET                                    0U
#define MIPI__SIR_MAP5__DEVID10_DA_MASK                              0x000000FEU
#define MIPI__SIR_MAP5__DEVID10_DA_SHIFT                                      1U
#define MIPI__SIR_MAP5__DEVID10_DA_WIDTH                                      7U
#define MIPI__SIR_MAP5__DEVID10_PL_MASK                              0x00001F00U
#define MIPI__SIR_MAP5__DEVID10_PL_SHIFT                                      8U
#define MIPI__SIR_MAP5__DEVID10_PL_WIDTH                                      5U
#define MIPI__SIR_MAP5__DEVID10_SLOW_MASK                            0x00002000U
#define MIPI__SIR_MAP5__DEVID10_SLOW_SHIFT                                   13U
#define MIPI__SIR_MAP5__DEVID10_SLOW_WIDTH                                    1U
#define MIPI__SIR_MAP5__DEVID10_SLOW_WOCLR                                    0U
#define MIPI__SIR_MAP5__DEVID10_SLOW_WOSET                                    0U
#define MIPI__SIR_MAP5__DEVID10_ROLE_MASK                            0x0000C000U
#define MIPI__SIR_MAP5__DEVID10_ROLE_SHIFT                                   14U
#define MIPI__SIR_MAP5__DEVID10_ROLE_WIDTH                                    2U

#define MIPI__GRPADDR_LIST_READ_MASK                                 0xFFFFFFFFU
#define MIPI__GRPADDR_LIST_WRITE_MASK                                0xFFFFFFFFU
#define MIPI__GRPADDR_LIST__GRPA0_MASK                               0x000000FFU
#define MIPI__GRPADDR_LIST__GRPA0_SHIFT                                       0U
#define MIPI__GRPADDR_LIST__GRPA0_WIDTH                                       8U
#define MIPI__GRPADDR_LIST__GRPA1_MASK                               0x0000FF00U
#define MIPI__GRPADDR_LIST__GRPA1_SHIFT                                       8U
#define MIPI__GRPADDR_LIST__GRPA1_WIDTH                                       8U
#define MIPI__GRPADDR_LIST__RSVD0_MASK                               0xFFFF0000U
#define MIPI__GRPADDR_LIST__RSVD0_SHIFT                                      16U
#define MIPI__GRPADDR_LIST__RSVD0_WIDTH                                      16U

#define MIPI__GRPADDR_CS_READ_MASK                                   0xFFFF7F7FU
#define MIPI__GRPADDR_CS_WRITE_MASK                                  0xFFFF7F7FU
#define MIPI__GRPADDR_CS__GRPA0_FILL_LVL_MASK                        0x0000001FU
#define MIPI__GRPADDR_CS__GRPA0_FILL_LVL_SHIFT                                0U
#define MIPI__GRPADDR_CS__GRPA0_FILL_LVL_WIDTH                                5U
#define MIPI__GRPADDR_CS__GRPA0_EMPTY_MASK                           0x00000020U
#define MIPI__GRPADDR_CS__GRPA0_EMPTY_SHIFT                                   5U
#define MIPI__GRPADDR_CS__GRPA0_EMPTY_WIDTH                                   1U
#define MIPI__GRPADDR_CS__GRPA0_EMPTY_WOCLR                                   0U
#define MIPI__GRPADDR_CS__GRPA0_EMPTY_WOSET                                   0U
#define MIPI__GRPADDR_CS__RSVD0_MASK                                 0x00000040U
#define MIPI__GRPADDR_CS__RSVD0_SHIFT                                         6U
#define MIPI__GRPADDR_CS__RSVD0_WIDTH                                         1U
#define MIPI__GRPADDR_CS__RSVD0_WOCLR                                         0U
#define MIPI__GRPADDR_CS__RSVD0_WOSET                                         0U
#define MIPI__GRPADDR_CS__GRPA0_FLUSH_MASK                           0x00000080U
#define MIPI__GRPADDR_CS__GRPA0_FLUSH_SHIFT                                   7U
#define MIPI__GRPADDR_CS__GRPA0_FLUSH_WIDTH                                   1U
#define MIPI__GRPADDR_CS__GRPA0_FLUSH_WOCLR                                   0U
#define MIPI__GRPADDR_CS__GRPA0_FLUSH_WOSET                                   0U
#define MIPI__GRPADDR_CS__GRPA1_FILL_LVL_MASK                        0x00001F00U
#define MIPI__GRPADDR_CS__GRPA1_FILL_LVL_SHIFT                                8U
#define MIPI__GRPADDR_CS__GRPA1_FILL_LVL_WIDTH                                5U
#define MIPI__GRPADDR_CS__GRPA1_EMPTY_MASK                           0x00002000U
#define MIPI__GRPADDR_CS__GRPA1_EMPTY_SHIFT                                  13U
#define MIPI__GRPADDR_CS__GRPA1_EMPTY_WIDTH                                   1U
#define MIPI__GRPADDR_CS__GRPA1_EMPTY_WOCLR                                   0U
#define MIPI__GRPADDR_CS__GRPA1_EMPTY_WOSET                                   0U
#define MIPI__GRPADDR_CS__RSVD1_MASK                                 0x00004000U
#define MIPI__GRPADDR_CS__RSVD1_SHIFT                                        14U
#define MIPI__GRPADDR_CS__RSVD1_WIDTH                                         1U
#define MIPI__GRPADDR_CS__RSVD1_WOCLR                                         0U
#define MIPI__GRPADDR_CS__RSVD1_WOSET                                         0U
#define MIPI__GRPADDR_CS__GRPA1_FLUSH_MASK                           0x00008000U
#define MIPI__GRPADDR_CS__GRPA1_FLUSH_SHIFT                                  15U
#define MIPI__GRPADDR_CS__GRPA1_FLUSH_WIDTH                                   1U
#define MIPI__GRPADDR_CS__GRPA1_FLUSH_WOCLR                                   0U
#define MIPI__GRPADDR_CS__GRPA1_FLUSH_WOSET                                   0U
#define MIPI__GRPADDR_CS__RSVD2_MASK                                 0xFFFF0000U
#define MIPI__GRPADDR_CS__RSVD2_SHIFT                                        16U
#define MIPI__GRPADDR_CS__RSVD2_WIDTH                                        16U

#define MIPI__GPIR_WORD0_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPIR_WORD0_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD0__GPI0_MASK                                  0x000000FFU
#define MIPI__GPIR_WORD0__GPI0_SHIFT                                          0U
#define MIPI__GPIR_WORD0__GPI0_WIDTH                                          8U
#define MIPI__GPIR_WORD0__RSVD0_MASK                                 0x0000FF00U
#define MIPI__GPIR_WORD0__RSVD0_SHIFT                                         8U
#define MIPI__GPIR_WORD0__RSVD0_WIDTH                                         8U
#define MIPI__GPIR_WORD0__RSVD1_MASK                                 0x00FF0000U
#define MIPI__GPIR_WORD0__RSVD1_SHIFT                                        16U
#define MIPI__GPIR_WORD0__RSVD1_WIDTH                                         8U
#define MIPI__GPIR_WORD0__RSVD2_MASK                                 0xFF000000U
#define MIPI__GPIR_WORD0__RSVD2_SHIFT                                        24U
#define MIPI__GPIR_WORD0__RSVD2_WIDTH                                         8U

#define MIPI__GPOR_WORD0_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPOR_WORD0_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD0__GPO0_MASK                                  0x000000FFU
#define MIPI__GPOR_WORD0__GPO0_SHIFT                                          0U
#define MIPI__GPOR_WORD0__GPO0_WIDTH                                          8U
#define MIPI__GPOR_WORD0__RSVD0_MASK                                 0x0000FF00U
#define MIPI__GPOR_WORD0__RSVD0_SHIFT                                         8U
#define MIPI__GPOR_WORD0__RSVD0_WIDTH                                         8U
#define MIPI__GPOR_WORD0__RSVD1_MASK                                 0x00FF0000U
#define MIPI__GPOR_WORD0__RSVD1_SHIFT                                        16U
#define MIPI__GPOR_WORD0__RSVD1_WIDTH                                         8U
#define MIPI__GPOR_WORD0__RSVD2_MASK                                 0xFF000000U
#define MIPI__GPOR_WORD0__RSVD2_SHIFT                                        24U
#define MIPI__GPOR_WORD0__RSVD2_WIDTH                                         8U

#define MIPI__ASF_INT_STATUS_READ_MASK                               0xFFFFFFFFU
#define MIPI__ASF_INT_STATUS_WRITE_MASK                              0xFFFFFFFFU
#define MIPI__ASF_INT_STATUS_WOCLR_MASK                              0x0000007FU
#define MIPI__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_MASK                 0x00000001U
#define MIPI__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_SHIFT                         0U
#define MIPI__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_WIDTH                         1U
#define MIPI__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_WOCLR                         1U
#define MIPI__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_WOSET                         0U
#define MIPI__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_MASK               0x00000002U
#define MIPI__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_SHIFT                       1U
#define MIPI__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_WIDTH                       1U
#define MIPI__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_WOCLR                       1U
#define MIPI__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_WOSET                       0U
#define MIPI__ASF_INT_STATUS__ASF_DAP_ERR_MASK                       0x00000004U
#define MIPI__ASF_INT_STATUS__ASF_DAP_ERR_SHIFT                               2U
#define MIPI__ASF_INT_STATUS__ASF_DAP_ERR_WIDTH                               1U
#define MIPI__ASF_INT_STATUS__ASF_DAP_ERR_WOCLR                               1U
#define MIPI__ASF_INT_STATUS__ASF_DAP_ERR_WOSET                               0U
#define MIPI__ASF_INT_STATUS__ASF_CSR_ERR_MASK                       0x00000008U
#define MIPI__ASF_INT_STATUS__ASF_CSR_ERR_SHIFT                               3U
#define MIPI__ASF_INT_STATUS__ASF_CSR_ERR_WIDTH                               1U
#define MIPI__ASF_INT_STATUS__ASF_CSR_ERR_WOCLR                               1U
#define MIPI__ASF_INT_STATUS__ASF_CSR_ERR_WOSET                               0U
#define MIPI__ASF_INT_STATUS__ASF_TRANS_TO_ERR_MASK                  0x00000010U
#define MIPI__ASF_INT_STATUS__ASF_TRANS_TO_ERR_SHIFT                          4U
#define MIPI__ASF_INT_STATUS__ASF_TRANS_TO_ERR_WIDTH                          1U
#define MIPI__ASF_INT_STATUS__ASF_TRANS_TO_ERR_WOCLR                          1U
#define MIPI__ASF_INT_STATUS__ASF_TRANS_TO_ERR_WOSET                          0U
#define MIPI__ASF_INT_STATUS__ASF_PROTOCOL_ERR_MASK                  0x00000020U
#define MIPI__ASF_INT_STATUS__ASF_PROTOCOL_ERR_SHIFT                          5U
#define MIPI__ASF_INT_STATUS__ASF_PROTOCOL_ERR_WIDTH                          1U
#define MIPI__ASF_INT_STATUS__ASF_PROTOCOL_ERR_WOCLR                          1U
#define MIPI__ASF_INT_STATUS__ASF_PROTOCOL_ERR_WOSET                          0U
#define MIPI__ASF_INT_STATUS__ASF_INTEGRITY_ERR_MASK                 0x00000040U
#define MIPI__ASF_INT_STATUS__ASF_INTEGRITY_ERR_SHIFT                         6U
#define MIPI__ASF_INT_STATUS__ASF_INTEGRITY_ERR_WIDTH                         1U
#define MIPI__ASF_INT_STATUS__ASF_INTEGRITY_ERR_WOCLR                         1U
#define MIPI__ASF_INT_STATUS__ASF_INTEGRITY_ERR_WOSET                         0U
#define MIPI__ASF_INT_STATUS__RESERVED_31_7_MASK                     0xFFFFFF80U
#define MIPI__ASF_INT_STATUS__RESERVED_31_7_SHIFT                             7U
#define MIPI__ASF_INT_STATUS__RESERVED_31_7_WIDTH                            25U

#define MIPI__ASF_INT_RAW_STATUS_READ_MASK                           0xFFFFFFFFU
#define MIPI__ASF_INT_RAW_STATUS_WRITE_MASK                          0xFFFFFFFFU
#define MIPI__ASF_INT_RAW_STATUS_WOCLR_MASK                          0x0000007FU
#define MIPI__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_MASK             0x00000001U
#define MIPI__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_SHIFT                     0U
#define MIPI__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_WIDTH                     1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_WOCLR                     1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_WOSET                     0U
#define MIPI__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_MASK           0x00000002U
#define MIPI__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_SHIFT                   1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_WIDTH                   1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_WOCLR                   1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_WOSET                   0U
#define MIPI__ASF_INT_RAW_STATUS__ASF_DAP_ERR_MASK                   0x00000004U
#define MIPI__ASF_INT_RAW_STATUS__ASF_DAP_ERR_SHIFT                           2U
#define MIPI__ASF_INT_RAW_STATUS__ASF_DAP_ERR_WIDTH                           1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_DAP_ERR_WOCLR                           1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_DAP_ERR_WOSET                           0U
#define MIPI__ASF_INT_RAW_STATUS__ASF_CSR_ERR_MASK                   0x00000008U
#define MIPI__ASF_INT_RAW_STATUS__ASF_CSR_ERR_SHIFT                           3U
#define MIPI__ASF_INT_RAW_STATUS__ASF_CSR_ERR_WIDTH                           1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_CSR_ERR_WOCLR                           1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_CSR_ERR_WOSET                           0U
#define MIPI__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_MASK              0x00000010U
#define MIPI__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_SHIFT                      4U
#define MIPI__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_WIDTH                      1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_WOCLR                      1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_WOSET                      0U
#define MIPI__ASF_INT_RAW_STATUS__ASF_PROTOCOL_ERR_MASK              0x00000020U
#define MIPI__ASF_INT_RAW_STATUS__ASF_PROTOCOL_ERR_SHIFT                      5U
#define MIPI__ASF_INT_RAW_STATUS__ASF_PROTOCOL_ERR_WIDTH                      1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_PROTOCOL_ERR_WOCLR                      1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_PROTOCOL_ERR_WOSET                      0U
#define MIPI__ASF_INT_RAW_STATUS__ASF_INTEGRITY_ERR_MASK             0x00000040U
#define MIPI__ASF_INT_RAW_STATUS__ASF_INTEGRITY_ERR_SHIFT                     6U
#define MIPI__ASF_INT_RAW_STATUS__ASF_INTEGRITY_ERR_WIDTH                     1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_INTEGRITY_ERR_WOCLR                     1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_INTEGRITY_ERR_WOSET                     0U
#define MIPI__ASF_INT_RAW_STATUS__RESERVED_31_7_MASK                 0xFFFFFF80U
#define MIPI__ASF_INT_RAW_STATUS__RESERVED_31_7_SHIFT                         7U
#define MIPI__ASF_INT_RAW_STATUS__RESERVED_31_7_WIDTH                        25U

#define MIPI__ASF_INT_MASK_READ_MASK                                 0xFFFFFFFFU
#define MIPI__ASF_INT_MASK_WRITE_MASK                                0xFFFFFFFFU
#define MIPI__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_MASK              0x00000001U
#define MIPI__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_SHIFT                      0U
#define MIPI__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_WIDTH                      1U
#define MIPI__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_WOCLR                      0U
#define MIPI__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_WOSET                      0U
#define MIPI__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_MASK            0x00000002U
#define MIPI__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_SHIFT                    1U
#define MIPI__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_WIDTH                    1U
#define MIPI__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_WOCLR                    0U
#define MIPI__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_WOSET                    0U
#define MIPI__ASF_INT_MASK__ASF_DAP_ERR_MASK_MASK                    0x00000004U
#define MIPI__ASF_INT_MASK__ASF_DAP_ERR_MASK_SHIFT                            2U
#define MIPI__ASF_INT_MASK__ASF_DAP_ERR_MASK_WIDTH                            1U
#define MIPI__ASF_INT_MASK__ASF_DAP_ERR_MASK_WOCLR                            0U
#define MIPI__ASF_INT_MASK__ASF_DAP_ERR_MASK_WOSET                            0U
#define MIPI__ASF_INT_MASK__ASF_CSR_ERR_MASK_MASK                    0x00000008U
#define MIPI__ASF_INT_MASK__ASF_CSR_ERR_MASK_SHIFT                            3U
#define MIPI__ASF_INT_MASK__ASF_CSR_ERR_MASK_WIDTH                            1U
#define MIPI__ASF_INT_MASK__ASF_CSR_ERR_MASK_WOCLR                            0U
#define MIPI__ASF_INT_MASK__ASF_CSR_ERR_MASK_WOSET                            0U
#define MIPI__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_MASK               0x00000010U
#define MIPI__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_SHIFT                       4U
#define MIPI__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_WIDTH                       1U
#define MIPI__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_WOCLR                       0U
#define MIPI__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_WOSET                       0U
#define MIPI__ASF_INT_MASK__ASF_PROTOCOL_ERR_MASK_MASK               0x00000020U
#define MIPI__ASF_INT_MASK__ASF_PROTOCOL_ERR_MASK_SHIFT                       5U
#define MIPI__ASF_INT_MASK__ASF_PROTOCOL_ERR_MASK_WIDTH                       1U
#define MIPI__ASF_INT_MASK__ASF_PROTOCOL_ERR_MASK_WOCLR                       0U
#define MIPI__ASF_INT_MASK__ASF_PROTOCOL_ERR_MASK_WOSET                       0U
#define MIPI__ASF_INT_MASK__ASF_INTEGRITY_ERR_MASK_MASK              0x00000040U
#define MIPI__ASF_INT_MASK__ASF_INTEGRITY_ERR_MASK_SHIFT                      6U
#define MIPI__ASF_INT_MASK__ASF_INTEGRITY_ERR_MASK_WIDTH                      1U
#define MIPI__ASF_INT_MASK__ASF_INTEGRITY_ERR_MASK_WOCLR                      0U
#define MIPI__ASF_INT_MASK__ASF_INTEGRITY_ERR_MASK_WOSET                      0U
#define MIPI__ASF_INT_MASK__RESERVED_31_7_MASK                       0xFFFFFF80U
#define MIPI__ASF_INT_MASK__RESERVED_31_7_SHIFT                               7U
#define MIPI__ASF_INT_MASK__RESERVED_31_7_WIDTH                              25U

#define MIPI__ASF_INT_TEST_READ_MASK                                 0xFFFFFF80U
#define MIPI__ASF_INT_TEST_WRITE_MASK                                0xFFFFFF80U
#define MIPI__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_MASK              0x00000001U
#define MIPI__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_SHIFT                      0U
#define MIPI__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_WIDTH                      1U
#define MIPI__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_WOCLR                      0U
#define MIPI__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_WOSET                      0U
#define MIPI__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_MASK            0x00000002U
#define MIPI__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_SHIFT                    1U
#define MIPI__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_WIDTH                    1U
#define MIPI__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_WOCLR                    0U
#define MIPI__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_WOSET                    0U
#define MIPI__ASF_INT_TEST__ASF_DAP_ERR_TEST_MASK                    0x00000004U
#define MIPI__ASF_INT_TEST__ASF_DAP_ERR_TEST_SHIFT                            2U
#define MIPI__ASF_INT_TEST__ASF_DAP_ERR_TEST_WIDTH                            1U
#define MIPI__ASF_INT_TEST__ASF_DAP_ERR_TEST_WOCLR                            0U
#define MIPI__ASF_INT_TEST__ASF_DAP_ERR_TEST_WOSET                            0U
#define MIPI__ASF_INT_TEST__ASF_CSR_ERR_TEST_MASK                    0x00000008U
#define MIPI__ASF_INT_TEST__ASF_CSR_ERR_TEST_SHIFT                            3U
#define MIPI__ASF_INT_TEST__ASF_CSR_ERR_TEST_WIDTH                            1U
#define MIPI__ASF_INT_TEST__ASF_CSR_ERR_TEST_WOCLR                            0U
#define MIPI__ASF_INT_TEST__ASF_CSR_ERR_TEST_WOSET                            0U
#define MIPI__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_MASK               0x00000010U
#define MIPI__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_SHIFT                       4U
#define MIPI__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_WIDTH                       1U
#define MIPI__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_WOCLR                       0U
#define MIPI__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_WOSET                       0U
#define MIPI__ASF_INT_TEST__ASF_PROTOCOL_ERR_TEST_MASK               0x00000020U
#define MIPI__ASF_INT_TEST__ASF_PROTOCOL_ERR_TEST_SHIFT                       5U
#define MIPI__ASF_INT_TEST__ASF_PROTOCOL_ERR_TEST_WIDTH                       1U
#define MIPI__ASF_INT_TEST__ASF_PROTOCOL_ERR_TEST_WOCLR                       0U
#define MIPI__ASF_INT_TEST__ASF_PROTOCOL_ERR_TEST_WOSET                       0U
#define MIPI__ASF_INT_TEST__ASF_INTEGRITY_ERR_TEST_MASK              0x00000040U
#define MIPI__ASF_INT_TEST__ASF_INTEGRITY_ERR_TEST_SHIFT                      6U
#define MIPI__ASF_INT_TEST__ASF_INTEGRITY_ERR_TEST_WIDTH                      1U
#define MIPI__ASF_INT_TEST__ASF_INTEGRITY_ERR_TEST_WOCLR                      0U
#define MIPI__ASF_INT_TEST__ASF_INTEGRITY_ERR_TEST_WOSET                      0U
#define MIPI__ASF_INT_TEST__RESERVED_31_7_MASK                       0xFFFFFF80U
#define MIPI__ASF_INT_TEST__RESERVED_31_7_SHIFT                               7U
#define MIPI__ASF_INT_TEST__RESERVED_31_7_WIDTH                              25U

#define MIPI__ASF_FATAL_NONFATAL_SELECT_READ_MASK                    0xFFFFFFFFU
#define MIPI__ASF_FATAL_NONFATAL_SELECT_WRITE_MASK                   0xFFFFFFFFU
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_MASK      0x00000001U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_SHIFT              0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_WIDTH              1U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_WOCLR              0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_WOSET              0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_MASK    0x00000002U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_SHIFT            1U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_WIDTH            1U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_WOCLR            0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_WOSET            0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_DAP_ERR_MASK            0x00000004U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_DAP_ERR_SHIFT                    2U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_DAP_ERR_WIDTH                    1U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_DAP_ERR_WOCLR                    0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_DAP_ERR_WOSET                    0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_CSR_ERR_MASK            0x00000008U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_CSR_ERR_SHIFT                    3U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_CSR_ERR_WIDTH                    1U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_CSR_ERR_WOCLR                    0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_CSR_ERR_WOSET                    0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_MASK       0x00000010U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_SHIFT               4U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_WIDTH               1U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_WOCLR               0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_WOSET               0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_PROTOCOL_ERR_MASK       0x00000020U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_PROTOCOL_ERR_SHIFT               5U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_PROTOCOL_ERR_WIDTH               1U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_PROTOCOL_ERR_WOCLR               0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_PROTOCOL_ERR_WOSET               0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_INTEGRITY_ERR_MASK      0x00000040U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_INTEGRITY_ERR_SHIFT              6U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_INTEGRITY_ERR_WIDTH              1U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_INTEGRITY_ERR_WOCLR              0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_INTEGRITY_ERR_WOSET              0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__RESERVED_31_7_MASK          0xFFFFFF80U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__RESERVED_31_7_SHIFT                  7U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__RESERVED_31_7_WIDTH                 25U

#define MIPI__ASF_SRAM_CORR_FAULT_STATUS_READ_MASK                   0xFFFFFFFFU
#define MIPI__ASF_SRAM_CORR_FAULT_STATUS_WRITE_MASK                  0xFFFFFFFFU
#define MIPI__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_ADDR_MASK 0x00FFFFFFU
#define MIPI__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_ADDR_SHIFT      0U
#define MIPI__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_ADDR_WIDTH     24U
#define MIPI__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_INST_MASK 0xFF000000U
#define MIPI__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_INST_SHIFT     24U
#define MIPI__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_INST_WIDTH      8U

#define MIPI__ASF_SRAM_UNCORR_FAULT_STATUS_READ_MASK                 0xFFFFFFFFU
#define MIPI__ASF_SRAM_UNCORR_FAULT_STATUS_WRITE_MASK                0xFFFFFFFFU
#define MIPI__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_ADDR_MASK 0x00FFFFFFU
#define MIPI__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_ADDR_SHIFT  0U
#define MIPI__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_ADDR_WIDTH 24U
#define MIPI__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_INST_MASK 0xFF000000U
#define MIPI__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_INST_SHIFT 24U
#define MIPI__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_INST_WIDTH  8U

#define MIPI__ASF_SRAM_FAULT_STATS_READ_MASK                         0xFFFFFFFFU
#define MIPI__ASF_SRAM_FAULT_STATS_WRITE_MASK                        0xFFFFFFFFU
#define MIPI__ASF_SRAM_FAULT_STATS_WOCLR_MASK                        0xFFFFFFFFU
#define MIPI__ASF_SRAM_FAULT_STATS__ASF_SRAM_FAULT_CORR_STATS_MASK   0x0000FFFFU
#define MIPI__ASF_SRAM_FAULT_STATS__ASF_SRAM_FAULT_CORR_STATS_SHIFT           0U
#define MIPI__ASF_SRAM_FAULT_STATS__ASF_SRAM_FAULT_CORR_STATS_WIDTH          16U
#define MIPI__ASF_SRAM_FAULT_STATS__ASF_SRAM_FAULT_UNCORR_STATS_MASK 0xFFFF0000U
#define MIPI__ASF_SRAM_FAULT_STATS__ASF_SRAM_FAULT_UNCORR_STATS_SHIFT        16U
#define MIPI__ASF_SRAM_FAULT_STATS__ASF_SRAM_FAULT_UNCORR_STATS_WIDTH        16U

#define MIPI__ASF_TRANS_TO_CTRL_READ_MASK                            0xFFFFFFFFU
#define MIPI__ASF_TRANS_TO_CTRL_WRITE_MASK                           0xFFFFFFFFU
#define MIPI__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_CTRL_MASK              0x0000FFFFU
#define MIPI__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_CTRL_SHIFT                      0U
#define MIPI__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_CTRL_WIDTH                     16U
#define MIPI__ASF_TRANS_TO_CTRL__RESERVED_30_16_MASK                 0x7FFF0000U
#define MIPI__ASF_TRANS_TO_CTRL__RESERVED_30_16_SHIFT                        16U
#define MIPI__ASF_TRANS_TO_CTRL__RESERVED_30_16_WIDTH                        15U
#define MIPI__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_MASK                0x80000000U
#define MIPI__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_SHIFT                       31U
#define MIPI__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_WIDTH                        1U
#define MIPI__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_WOCLR                        0U
#define MIPI__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_WOSET                        0U

#define MIPI__ASF_TRANS_TO_FAULT_MASK_READ_MASK                      0xFFFFFFFFU
#define MIPI__ASF_TRANS_TO_FAULT_MASK_WRITE_MASK                     0xFFFFFFFFU
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_0_MASK_MASK 0x00000001U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_0_MASK_SHIFT        0U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_0_MASK_WIDTH        1U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_0_MASK_WOCLR        0U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_0_MASK_WOSET        0U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_1_MASK_MASK 0x00000002U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_1_MASK_SHIFT        1U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_1_MASK_WIDTH        1U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_1_MASK_WOCLR        0U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_1_MASK_WOSET        0U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_2_MASK_MASK 0x00000004U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_2_MASK_SHIFT        2U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_2_MASK_WIDTH        1U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_2_MASK_WOCLR        0U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_2_MASK_WOSET        0U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_3_MASK_MASK 0x00000008U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_3_MASK_SHIFT        3U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_3_MASK_WIDTH        1U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_3_MASK_WOCLR        0U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_3_MASK_WOSET        0U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__RESERVED_31_4_MASK            0xFFFFFFF0U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__RESERVED_31_4_SHIFT                    4U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__RESERVED_31_4_WIDTH                   28U

#define MIPI__ASF_TRANS_TO_FAULT_STATUS_READ_MASK                    0xFFFFFFFFU
#define MIPI__ASF_TRANS_TO_FAULT_STATUS_WRITE_MASK                   0xFFFFFFFFU
#define MIPI__ASF_TRANS_TO_FAULT_STATUS_WOCLR_MASK                   0x0000000FU
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_0_STATUS_MASK 0x00000001U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_0_STATUS_SHIFT    0U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_0_STATUS_WIDTH    1U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_0_STATUS_WOCLR    1U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_0_STATUS_WOSET    0U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_1_STATUS_MASK 0x00000002U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_1_STATUS_SHIFT    1U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_1_STATUS_WIDTH    1U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_1_STATUS_WOCLR    1U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_1_STATUS_WOSET    0U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_2_STATUS_MASK 0x00000004U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_2_STATUS_SHIFT    2U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_2_STATUS_WIDTH    1U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_2_STATUS_WOCLR    1U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_2_STATUS_WOSET    0U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_3_STATUS_MASK 0x00000008U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_3_STATUS_SHIFT    3U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_3_STATUS_WIDTH    1U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_3_STATUS_WOCLR    1U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_3_STATUS_WOSET    0U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__RESERVED_31_4_MASK          0xFFFFFFF0U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__RESERVED_31_4_SHIFT                  4U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__RESERVED_31_4_WIDTH                 28U

#define MIPI__ASF_PROTOCOL_FAULT_MASK_READ_MASK                      0xFFFFFFFFU
#define MIPI__ASF_PROTOCOL_FAULT_MASK_WRITE_MASK                     0xFFFFFFFFU
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M0_MASK_MASK 0x00000001U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M0_MASK_SHIFT       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M0_MASK_WIDTH       1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M0_MASK_WOCLR       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M0_MASK_WOSET       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M1_MASK_MASK 0x00000002U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M1_MASK_SHIFT       1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M1_MASK_WIDTH       1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M1_MASK_WOCLR       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M1_MASK_WOSET       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M2_MASK_MASK 0x00000004U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M2_MASK_SHIFT       2U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M2_MASK_WIDTH       1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M2_MASK_WOCLR       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M2_MASK_WOSET       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_MST_DDR_FAIL_MASK_MASK 0x00000008U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_MST_DDR_FAIL_MASK_SHIFT 3U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_MST_DDR_FAIL_MASK_WIDTH 1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_MST_DDR_FAIL_MASK_WOCLR 0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_MST_DDR_FAIL_MASK_WOSET 0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_MASK_MASK 0x00000010U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_MASK_SHIFT 4U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_MASK_WIDTH 1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_MASK_WOCLR 0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_MASK_WOSET 0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S0_MASK_MASK 0x00000020U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S0_MASK_SHIFT       5U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S0_MASK_WIDTH       1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S0_MASK_WOCLR       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S0_MASK_WOSET       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S1_MASK_MASK 0x00000040U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S1_MASK_SHIFT       6U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S1_MASK_WIDTH       1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S1_MASK_WOCLR       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S1_MASK_WOSET       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S2_MASK_MASK 0x00000080U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S2_MASK_SHIFT       7U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S2_MASK_WIDTH       1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S2_MASK_WOCLR       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S2_MASK_WOSET       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S3_MASK_MASK 0x00000100U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S3_MASK_SHIFT       8U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S3_MASK_WIDTH       1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S3_MASK_WOCLR       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S3_MASK_WOSET       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S4_MASK_MASK 0x00000200U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S4_MASK_SHIFT       9U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S4_MASK_WIDTH       1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S4_MASK_WOCLR       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S4_MASK_WOSET       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S5_MASK_MASK 0x00000400U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S5_MASK_SHIFT      10U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S5_MASK_WIDTH       1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S5_MASK_WOCLR       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S5_MASK_WOSET       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_MASK_MASK 0x00000800U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_MASK_SHIFT 11U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_MASK_WIDTH 1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_MASK_WOCLR 0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_MASK_WOSET 0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_MASK_MASK 0x00001000U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_MASK_SHIFT 12U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_MASK_WIDTH 1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_MASK_WOCLR 0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_MASK_WOSET 0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__RESERVED_31_13_MASK           0xFFFFE000U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__RESERVED_31_13_SHIFT                  13U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__RESERVED_31_13_WIDTH                  19U

#define MIPI__ASF_PROTOCOL_FAULT_STATUS_READ_MASK                    0xFFFFFFFFU
#define MIPI__ASF_PROTOCOL_FAULT_STATUS_WRITE_MASK                   0xFFFFFFFFU
#define MIPI__ASF_PROTOCOL_FAULT_STATUS_WOCLR_MASK                   0x00001FFFU
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M0_STATUS_MASK 0x00000001U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M0_STATUS_SHIFT   0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M0_STATUS_WIDTH   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M0_STATUS_WOCLR   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M0_STATUS_WOSET   0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M1_STATUS_MASK 0x00000002U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M1_STATUS_SHIFT   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M1_STATUS_WIDTH   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M1_STATUS_WOCLR   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M1_STATUS_WOSET   0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M2_STATUS_MASK 0x00000004U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M2_STATUS_SHIFT   2U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M2_STATUS_WIDTH   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M2_STATUS_WOCLR   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M2_STATUS_WOSET   0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_MST_DDR_FAIL_STATUS_MASK 0x00000008U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_MST_DDR_FAIL_STATUS_SHIFT 3U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_MST_DDR_FAIL_STATUS_WIDTH 1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_MST_DDR_FAIL_STATUS_WOCLR 1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_MST_DDR_FAIL_STATUS_WOSET 0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_STATUS_MASK 0x00000010U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_STATUS_SHIFT 4U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_STATUS_WIDTH 1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_STATUS_WOCLR 1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_STATUS_WOSET 0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S0_STATUS_MASK 0x00000020U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S0_STATUS_SHIFT   5U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S0_STATUS_WIDTH   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S0_STATUS_WOCLR   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S0_STATUS_WOSET   0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S1_STATUS_MASK 0x00000040U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S1_STATUS_SHIFT   6U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S1_STATUS_WIDTH   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S1_STATUS_WOCLR   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S1_STATUS_WOSET   0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S2_STATUS_MASK 0x00000080U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S2_STATUS_SHIFT   7U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S2_STATUS_WIDTH   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S2_STATUS_WOCLR   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S2_STATUS_WOSET   0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S3_STATUS_MASK 0x00000100U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S3_STATUS_SHIFT   8U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S3_STATUS_WIDTH   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S3_STATUS_WOCLR   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S3_STATUS_WOSET   0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S4_STATUS_MASK 0x00000200U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S4_STATUS_SHIFT   9U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S4_STATUS_WIDTH   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S4_STATUS_WOCLR   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S4_STATUS_WOSET   0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S5_STATUS_MASK 0x00000400U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S5_STATUS_SHIFT  10U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S5_STATUS_WIDTH   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S5_STATUS_WOCLR   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S5_STATUS_WOSET   0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_STATUS_MASK 0x00000800U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_STATUS_SHIFT 11U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_STATUS_WIDTH 1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_STATUS_WOCLR 1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_STATUS_WOSET 0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_STATUS_MASK 0x00001000U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_STATUS_SHIFT 12U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_STATUS_WIDTH 1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_STATUS_WOCLR 1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_STATUS_WOSET 0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__RESERVED_31_13_MASK         0xFFFFE000U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__RESERVED_31_13_SHIFT                13U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__RESERVED_31_13_WIDTH                19U

#ifdef __cplusplus
}
#endif

#endif /* REG_MIPI_I3C_REGS_MACROS_H_ */

/* parasoft-end-suppress MISRA2012-RULE-5_4_b_c99-2 "C99 - similar names, DRV-4756" */
/* parasoft-end-suppress MISRA2012-RULE-5_4_b_c90-2 "C90 - similar names, DRV-4756" */
/* parasoft-end-suppress MISRA2012-RULE-1_1_b_c99-2 "C99 - limits, DRV-4754" */
/* parasoft-end-suppress MISRA2012-RULE-1_1_b_c90-2 "C90 - limits, DRV-4754" */

