$version Generated by VerilatedVcd $end
$date Wed Sep 21 22:09:01 2022 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 # clk_i $end
  $var wire  1 $ rst_i $end
  $var wire  8 % value_i [7:0] $end
  $var wire  8 & value_o [7:0] $end
  $scope module mod_test $end
   $var wire  1 # clk_i $end
   $var wire  1 $ rst_i $end
   $var wire  8 % value_i [7:0] $end
   $var wire  8 & value_o [7:0] $end
   $var wire  8 ' value_q [7:0] $end
   $var wire  8 ( value_q2 [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#8
0#
1$
b00000000 %
b00000000 &
b00000000 '
b00000000 (
#10
1#
#15
0#
#18
0$
b00101010 %
#20
1#
b00101010 '
#25
0#
#28
b00101011 %
#30
1#
b00101010 &
b00101011 '
b00101010 (
#35
0#
#38
b00101100 %
#40
1#
b00101011 &
b00101100 '
b00101011 (
#45
0#
#48
b00101101 %
#50
1#
b00101100 &
b00101101 '
b00101100 (
#55
0#
#58
b00101110 %
#60
1#
b00101101 &
b00101110 '
b00101101 (
#65
0#
