

================================================================
== Vivado HLS Report for 'poly_S3_tobytes'
================================================================
* Date:           Mon Aug 24 19:52:28 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru09
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.240|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  513|  513|  513|  513|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  505|  505|         5|          -|          -|   101|    no    |
        |- Loop 2  |    6|    6|         2|          -|          -|     3|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	7  / (exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
	8  / (!tmp_194)
8 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%msg_offset_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %msg_offset)" [pack3.c:3]   --->   Operation 9 'read' 'msg_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_176 = trunc i9 %msg_offset_read to i8" [pack3.c:18]   --->   Operation 10 'trunc' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.35ns)   --->   "br label %1" [pack3.c:11]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 6.24>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %i_9, %2 ]"   --->   Operation 12 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_cast1 = zext i7 %i to i9" [pack3.c:11]   --->   Operation 13 'zext' 'i_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.23ns)   --->   "%exitcond = icmp eq i7 %i, -27" [pack3.c:11]   --->   Operation 14 'icmp' 'exitcond' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 101, i64 101, i64 101)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.66ns)   --->   "%i_9 = add i7 %i, 1" [pack3.c:11]   --->   Operation 16 'add' 'i_9' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %2" [pack3.c:11]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl7 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %i, i2 0)" [pack3.c:13]   --->   Operation 18 'bitconcatenate' 'p_shl7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%tmp = add i9 %p_shl7, %i_cast1" [pack3.c:13]   --->   Operation 19 'add' 'tmp' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%tmp_s = add i9 4, %tmp" [pack3.c:13]   --->   Operation 20 'add' 'tmp_s' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_167 = zext i9 %tmp_s to i64" [pack3.c:13]   --->   Operation 21 'zext' 'tmp_167' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [509 x i16]* %a_coeffs, i64 0, i64 %tmp_167" [pack3.c:13]   --->   Operation 22 'getelementptr' 'a_coeffs_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [pack3.c:13]   --->   Operation 23 'load' 'a_coeffs_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 204> <RAM>
ST_2 : Operation 24 [1/1] (1.73ns)   --->   "%tmp_169 = add i9 3, %tmp" [pack3.c:14]   --->   Operation 24 'add' 'tmp_169' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_170 = zext i9 %tmp_169 to i64" [pack3.c:14]   --->   Operation 25 'zext' 'tmp_170' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%a_coeffs_addr_2 = getelementptr [509 x i16]* %a_coeffs, i64 0, i64 %tmp_170" [pack3.c:14]   --->   Operation 26 'getelementptr' 'a_coeffs_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i16* %a_coeffs_addr_2, align 2" [pack3.c:14]   --->   Operation 27 'load' 'a_coeffs_load_2' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 204> <RAM>
ST_2 : Operation 28 [1/1] (1.35ns)   --->   "br label %.preheader" [pack3.c:23]   --->   Operation 28 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 5.79>
ST_3 : Operation 29 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [pack3.c:13]   --->   Operation 29 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 204> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%c = trunc i16 %a_coeffs_load to i8" [pack3.c:13]   --->   Operation 30 'trunc' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_183 = trunc i16 %a_coeffs_load to i6" [pack3.c:13]   --->   Operation 31 'trunc' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl6 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_183, i2 0)" [pack3.c:14]   --->   Operation 32 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_168 = sub i8 %p_shl6, %c" [pack3.c:14]   --->   Operation 33 'sub' 'tmp_168' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i16* %a_coeffs_addr_2, align 2" [pack3.c:14]   --->   Operation 34 'load' 'a_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 204> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_184 = trunc i16 %a_coeffs_load_2 to i8" [pack3.c:14]   --->   Operation 35 'trunc' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_1 = add i8 %tmp_168, %tmp_184" [pack3.c:14]   --->   Operation 36 'add' 'c_1' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 37 [1/1] (1.73ns)   --->   "%tmp_172 = add i9 2, %tmp" [pack3.c:15]   --->   Operation 37 'add' 'tmp_172' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_173 = zext i9 %tmp_172 to i64" [pack3.c:15]   --->   Operation 38 'zext' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%a_coeffs_addr_3 = getelementptr [509 x i16]* %a_coeffs, i64 0, i64 %tmp_173" [pack3.c:15]   --->   Operation 39 'getelementptr' 'a_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (2.77ns)   --->   "%a_coeffs_load_3 = load i16* %a_coeffs_addr_3, align 2" [pack3.c:15]   --->   Operation 40 'load' 'a_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 204> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_293_cast = zext i7 %i to i8" [pack3.c:18]   --->   Operation 41 'zext' 'tmp_293_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.71ns)   --->   "%sum = add i8 %tmp_293_cast, %tmp_176" [pack3.c:18]   --->   Operation 42 'add' 'sum' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.79>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_188 = shl i8 %c_1, 2" [pack3.c:15]   --->   Operation 43 'shl' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_171 = sub i8 %tmp_188, %c_1" [pack3.c:15]   --->   Operation 44 'sub' 'tmp_171' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/2] (2.77ns)   --->   "%a_coeffs_load_3 = load i16* %a_coeffs_addr_3, align 2" [pack3.c:15]   --->   Operation 45 'load' 'a_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 204> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_189 = trunc i16 %a_coeffs_load_3 to i8" [pack3.c:15]   --->   Operation 46 'trunc' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_2 = add i8 %tmp_189, %tmp_171" [pack3.c:15]   --->   Operation 47 'add' 'c_2' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [1/1] (1.73ns)   --->   "%tmp_175 = add i9 1, %tmp" [pack3.c:16]   --->   Operation 48 'add' 'tmp_175' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_177 = zext i9 %tmp_175 to i64" [pack3.c:16]   --->   Operation 49 'zext' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%a_coeffs_addr_4 = getelementptr [509 x i16]* %a_coeffs, i64 0, i64 %tmp_177" [pack3.c:16]   --->   Operation 50 'getelementptr' 'a_coeffs_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (2.77ns)   --->   "%a_coeffs_load_4 = load i16* %a_coeffs_addr_4, align 2" [pack3.c:16]   --->   Operation 51 'load' 'a_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 204> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_179 = zext i9 %tmp to i64" [pack3.c:17]   --->   Operation 52 'zext' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%a_coeffs_addr_5 = getelementptr [509 x i16]* %a_coeffs, i64 0, i64 %tmp_179" [pack3.c:17]   --->   Operation 53 'getelementptr' 'a_coeffs_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (2.77ns)   --->   "%a_coeffs_load_5 = load i16* %a_coeffs_addr_5, align 2" [pack3.c:17]   --->   Operation 54 'load' 'a_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 204> <RAM>

State 5 <SV = 4> <Delay = 5.79>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_190 = shl i8 %c_2, 2" [pack3.c:16]   --->   Operation 55 'shl' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_174 = sub i8 %tmp_190, %c_2" [pack3.c:16]   --->   Operation 56 'sub' 'tmp_174' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 57 [1/2] (2.77ns)   --->   "%a_coeffs_load_4 = load i16* %a_coeffs_addr_4, align 2" [pack3.c:16]   --->   Operation 57 'load' 'a_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 204> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_191 = trunc i16 %a_coeffs_load_4 to i8" [pack3.c:16]   --->   Operation 58 'trunc' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_3 = add i8 %tmp_191, %tmp_174" [pack3.c:16]   --->   Operation 59 'add' 'c_3' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/2] (2.77ns)   --->   "%a_coeffs_load_5 = load i16* %a_coeffs_addr_5, align 2" [pack3.c:17]   --->   Operation 60 'load' 'a_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 204> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_193 = trunc i16 %a_coeffs_load_5 to i8" [pack3.c:17]   --->   Operation 61 'trunc' 'tmp_193' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.79>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_192 = shl i8 %c_3, 2" [pack3.c:17]   --->   Operation 62 'shl' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_178 = sub i8 %tmp_192, %c_3" [pack3.c:17]   --->   Operation 63 'sub' 'tmp_178' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 64 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_4 = add i8 %tmp_193, %tmp_178" [pack3.c:17]   --->   Operation 64 'add' 'c_4' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%sum_cast = zext i8 %sum to i64" [pack3.c:18]   --->   Operation 65 'zext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%msg_addr = getelementptr [204 x i8]* %msg, i64 0, i64 %sum_cast" [pack3.c:18]   --->   Operation 66 'getelementptr' 'msg_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (2.77ns)   --->   "store i8 %c_4, i8* %msg_addr, align 1" [pack3.c:18]   --->   Operation 67 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 204> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br label %1" [pack3.c:11]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 4.49>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%c5 = phi i8 [ %c_5, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 69 'phi' 'c5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%j = phi i3 [ %j_5, %3 ], [ 2, %.preheader.preheader ]"   --->   Operation 70 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%j_cast_cast = sext i3 %j to i4" [pack3.c:23]   --->   Operation 71 'sext' 'j_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %j, i32 2)" [pack3.c:23]   --->   Operation 72 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 73 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_194, label %4, label %3" [pack3.c:23]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (1.49ns)   --->   "%tmp_181 = add i4 -7, %j_cast_cast" [pack3.c:24]   --->   Operation 75 'add' 'tmp_181' <Predicate = (!tmp_194)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_295_cast4 = sext i4 %tmp_181 to i9" [pack3.c:24]   --->   Operation 76 'sext' 'tmp_295_cast4' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_182 = zext i9 %tmp_295_cast4 to i64" [pack3.c:24]   --->   Operation 77 'zext' 'tmp_182' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%a_coeffs_addr_6 = getelementptr [509 x i16]* %a_coeffs, i64 0, i64 %tmp_182" [pack3.c:24]   --->   Operation 78 'getelementptr' 'a_coeffs_addr_6' <Predicate = (!tmp_194)> <Delay = 0.00>
ST_7 : Operation 79 [2/2] (2.77ns)   --->   "%a_coeffs_load_6 = load i16* %a_coeffs_addr_6, align 2" [pack3.c:24]   --->   Operation 79 'load' 'a_coeffs_load_6' <Predicate = (!tmp_194)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 204> <RAM>
ST_7 : Operation 80 [1/1] (1.34ns)   --->   "%j_5 = add i3 -1, %j" [pack3.c:23]   --->   Operation 80 'add' 'j_5' <Predicate = (!tmp_194)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (1.71ns)   --->   "%sum2 = add i8 %tmp_176, 101" [pack3.c:25]   --->   Operation 81 'add' 'sum2' <Predicate = (tmp_194)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%sum2_cast = zext i8 %sum2 to i64" [pack3.c:25]   --->   Operation 82 'zext' 'sum2_cast' <Predicate = (tmp_194)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%msg_addr_1 = getelementptr [204 x i8]* %msg, i64 0, i64 %sum2_cast" [pack3.c:25]   --->   Operation 83 'getelementptr' 'msg_addr_1' <Predicate = (tmp_194)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (2.77ns)   --->   "store i8 %c5, i8* %msg_addr_1, align 1" [pack3.c:25]   --->   Operation 84 'store' <Predicate = (tmp_194)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 204> <RAM>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "ret void" [pack3.c:27]   --->   Operation 85 'ret' <Predicate = (tmp_194)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 5.79>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_195 = shl i8 %c5, 2" [pack3.c:24]   --->   Operation 86 'shl' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_180 = sub i8 %tmp_195, %c5" [pack3.c:24]   --->   Operation 87 'sub' 'tmp_180' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 88 [1/2] (2.77ns)   --->   "%a_coeffs_load_6 = load i16* %a_coeffs_addr_6, align 2" [pack3.c:24]   --->   Operation 88 'load' 'a_coeffs_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 204> <RAM>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_196 = trunc i16 %a_coeffs_load_6 to i8" [pack3.c:24]   --->   Operation 89 'trunc' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_5 = add i8 %tmp_180, %tmp_196" [pack3.c:24]   --->   Operation 90 'add' 'c_5' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader" [pack3.c:23]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', pack3.c:11) [8]  (1.35 ns)

 <State 2>: 6.24ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', pack3.c:11) [8]  (0 ns)
	'add' operation ('tmp', pack3.c:13) [16]  (1.73 ns)
	'add' operation ('tmp_s', pack3.c:13) [17]  (1.73 ns)
	'getelementptr' operation ('a_coeffs_addr', pack3.c:13) [19]  (0 ns)
	'load' operation ('a_coeffs_load', pack3.c:13) on array 'a_coeffs' [20]  (2.77 ns)

 <State 3>: 5.79ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load', pack3.c:13) on array 'a_coeffs' [20]  (2.77 ns)
	'sub' operation ('tmp_168', pack3.c:14) [24]  (0 ns)
	'add' operation ('c', pack3.c:14) [30]  (3.02 ns)

 <State 4>: 5.79ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load_3', pack3.c:15) on array 'a_coeffs' [36]  (2.77 ns)
	'add' operation ('c', pack3.c:15) [38]  (3.02 ns)

 <State 5>: 5.79ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load_4', pack3.c:16) on array 'a_coeffs' [44]  (2.77 ns)
	'add' operation ('c', pack3.c:16) [46]  (3.02 ns)

 <State 6>: 5.79ns
The critical path consists of the following:
	'shl' operation ('tmp_192', pack3.c:17) [47]  (0 ns)
	'sub' operation ('tmp_178', pack3.c:17) [48]  (0 ns)
	'add' operation ('c', pack3.c:17) [53]  (3.02 ns)
	'store' operation (pack3.c:18) of variable 'c', pack3.c:17 on array 'msg' [58]  (2.77 ns)

 <State 7>: 4.49ns
The critical path consists of the following:
	'add' operation ('sum2', pack3.c:25) [82]  (1.72 ns)
	'getelementptr' operation ('msg_addr_1', pack3.c:25) [84]  (0 ns)
	'store' operation (pack3.c:25) of variable 'c' on array 'msg' [85]  (2.77 ns)

 <State 8>: 5.79ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load_6', pack3.c:24) on array 'a_coeffs' [76]  (2.77 ns)
	'add' operation ('c', pack3.c:24) [78]  (3.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
