
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000008b4  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a5c  08000a64  00010a64  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000a5c  08000a5c  00010a64  2**0
                  CONTENTS
  4 .ARM          00000000  08000a5c  08000a5c  00010a64  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000a5c  08000a64  00010a64  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a5c  08000a5c  00010a5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000a60  08000a60  00010a60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010a64  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010a64  2**0
                  CONTENTS
 10 .bss          00000034  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000034  20000034  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010a64  2**0
                  CONTENTS, READONLY
 13 .debug_info   000012c4  00000000  00000000  00010a94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000369  00000000  00000000  00011d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c8  00000000  00000000  000120c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000000a0  00000000  00000000  00012190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001ed2  00000000  00000000  00012230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001000  00000000  00000000  00014102  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00008c19  00000000  00000000  00015102  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0001dd1b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000284  00000000  00000000  0001dd70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000a44 	.word	0x08000a44

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000a44 	.word	0x08000a44

080001e8 <main>:
}

GPIO_Handle_t GpioLed;
GPIO_Handle_t GpioBtn;
int main(void)
{
 80001e8:	b580      	push	{r7, lr}
 80001ea:	af00      	add	r7, sp, #0
	memset(&GpioLed,0,sizeof(GpioLed));
 80001ec:	220c      	movs	r2, #12
 80001ee:	2100      	movs	r1, #0
 80001f0:	4820      	ldr	r0, [pc, #128]	; (8000274 <main+0x8c>)
 80001f2:	f000 fc1f 	bl	8000a34 <memset>
	memset(&GpioLed,0,sizeof(GpioBtn));
 80001f6:	220c      	movs	r2, #12
 80001f8:	2100      	movs	r1, #0
 80001fa:	481e      	ldr	r0, [pc, #120]	; (8000274 <main+0x8c>)
 80001fc:	f000 fc1a 	bl	8000a34 <memset>

	GpioLed.pGPIOx = GPIOA;
 8000200:	4b1c      	ldr	r3, [pc, #112]	; (8000274 <main+0x8c>)
 8000202:	4a1d      	ldr	r2, [pc, #116]	; (8000278 <main+0x90>)
 8000204:	601a      	str	r2, [r3, #0]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_5;
 8000206:	4b1b      	ldr	r3, [pc, #108]	; (8000274 <main+0x8c>)
 8000208:	2205      	movs	r2, #5
 800020a:	711a      	strb	r2, [r3, #4]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 800020c:	4b19      	ldr	r3, [pc, #100]	; (8000274 <main+0x8c>)
 800020e:	2201      	movs	r2, #1
 8000210:	715a      	strb	r2, [r3, #5]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000212:	4b18      	ldr	r3, [pc, #96]	; (8000274 <main+0x8c>)
 8000214:	2202      	movs	r2, #2
 8000216:	719a      	strb	r2, [r3, #6]
	GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000218:	4b16      	ldr	r3, [pc, #88]	; (8000274 <main+0x8c>)
 800021a:	2200      	movs	r2, #0
 800021c:	721a      	strb	r2, [r3, #8]
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800021e:	4b15      	ldr	r3, [pc, #84]	; (8000274 <main+0x8c>)
 8000220:	2200      	movs	r2, #0
 8000222:	71da      	strb	r2, [r3, #7]

	GPIO_PeripheralClockControl(GPIOA, ENABLE);
 8000224:	2101      	movs	r1, #1
 8000226:	4814      	ldr	r0, [pc, #80]	; (8000278 <main+0x90>)
 8000228:	f000 f866 	bl	80002f8 <GPIO_PeripheralClockControl>
	GPIO_Init(&GpioLed);
 800022c:	4811      	ldr	r0, [pc, #68]	; (8000274 <main+0x8c>)
 800022e:	f000 f94b 	bl	80004c8 <GPIO_Init>


	GpioBtn.pGPIOx = GPIOD;
 8000232:	4b12      	ldr	r3, [pc, #72]	; (800027c <main+0x94>)
 8000234:	4a12      	ldr	r2, [pc, #72]	; (8000280 <main+0x98>)
 8000236:	601a      	str	r2, [r3, #0]
	GpioBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_5;
 8000238:	4b10      	ldr	r3, [pc, #64]	; (800027c <main+0x94>)
 800023a:	2205      	movs	r2, #5
 800023c:	711a      	strb	r2, [r3, #4]
	GpioBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_FT;
 800023e:	4b0f      	ldr	r3, [pc, #60]	; (800027c <main+0x94>)
 8000240:	2204      	movs	r2, #4
 8000242:	715a      	strb	r2, [r3, #5]
	GpioBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000244:	4b0d      	ldr	r3, [pc, #52]	; (800027c <main+0x94>)
 8000246:	2202      	movs	r2, #2
 8000248:	719a      	strb	r2, [r3, #6]
	GpioBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 800024a:	4b0c      	ldr	r3, [pc, #48]	; (800027c <main+0x94>)
 800024c:	2201      	movs	r2, #1
 800024e:	71da      	strb	r2, [r3, #7]

	GPIO_PeripheralClockControl(GPIOD, ENABLE);
 8000250:	2101      	movs	r1, #1
 8000252:	480b      	ldr	r0, [pc, #44]	; (8000280 <main+0x98>)
 8000254:	f000 f850 	bl	80002f8 <GPIO_PeripheralClockControl>
	GPIO_Init(&GpioBtn);
 8000258:	4808      	ldr	r0, [pc, #32]	; (800027c <main+0x94>)
 800025a:	f000 f935 	bl	80004c8 <GPIO_Init>

	//IRQ configuration
	GPIO_IRQPriorityConfig(IRQ_NO_EXTI9_5, NVIC_IRQ_PRIO15);
 800025e:	210f      	movs	r1, #15
 8000260:	2017      	movs	r0, #23
 8000262:	f000 fb5f 	bl	8000924 <GPIO_IRQPriorityConfig>
	GPIO_IRQInterruptConfig(IRQ_NO_EXTI9_5, ENABLE);
 8000266:	2101      	movs	r1, #1
 8000268:	2017      	movs	r0, #23
 800026a:	f000 fad7 	bl	800081c <GPIO_IRQInterruptConfig>


	return 0;
 800026e:	2300      	movs	r3, #0
}
 8000270:	4618      	mov	r0, r3
 8000272:	bd80      	pop	{r7, pc}
 8000274:	2000001c 	.word	0x2000001c
 8000278:	40020000 	.word	0x40020000
 800027c:	20000028 	.word	0x20000028
 8000280:	40020c00 	.word	0x40020c00

08000284 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0

	GPIO_IRQHandling(GPIO_PIN_NO_5);
 8000288:	2005      	movs	r0, #5
 800028a:	f000 fb8f 	bl	80009ac <GPIO_IRQHandling>
	GPIO_ToggleOutputPin(GpioLed.pGPIOx, GPIO_PIN_NO_14);
 800028e:	4b04      	ldr	r3, [pc, #16]	; (80002a0 <EXTI9_5_IRQHandler+0x1c>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	210e      	movs	r1, #14
 8000294:	4618      	mov	r0, r3
 8000296:	f000 faab 	bl	80007f0 <GPIO_ToggleOutputPin>
	void delay(void);
}
 800029a:	bf00      	nop
 800029c:	bd80      	pop	{r7, pc}
 800029e:	bf00      	nop
 80002a0:	2000001c 	.word	0x2000001c

080002a4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002a4:	480d      	ldr	r0, [pc, #52]	; (80002dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002a6:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 80002a8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002ac:	480c      	ldr	r0, [pc, #48]	; (80002e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80002ae:	490d      	ldr	r1, [pc, #52]	; (80002e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002b0:	4a0d      	ldr	r2, [pc, #52]	; (80002e8 <LoopForever+0xe>)
  movs r3, #0
 80002b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002b4:	e002      	b.n	80002bc <LoopCopyDataInit>

080002b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002ba:	3304      	adds	r3, #4

080002bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002c0:	d3f9      	bcc.n	80002b6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002c2:	4a0a      	ldr	r2, [pc, #40]	; (80002ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80002c4:	4c0a      	ldr	r4, [pc, #40]	; (80002f0 <LoopForever+0x16>)
  movs r3, #0
 80002c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002c8:	e001      	b.n	80002ce <LoopFillZerobss>

080002ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002cc:	3204      	adds	r2, #4

080002ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002d0:	d3fb      	bcc.n	80002ca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002d2:	f000 fb8b 	bl	80009ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002d6:	f7ff ff87 	bl	80001e8 <main>

080002da <LoopForever>:

LoopForever:
    b LoopForever
 80002da:	e7fe      	b.n	80002da <LoopForever>
  ldr   r0, =_estack
 80002dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002e4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002e8:	08000a64 	.word	0x08000a64
  ldr r2, =_sbss
 80002ec:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002f0:	20000034 	.word	0x20000034

080002f4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002f4:	e7fe      	b.n	80002f4 <ADC_IRQHandler>
	...

080002f8 <GPIO_PeripheralClockControl>:
 *
 *@Note					- none
 *
 */
void GPIO_PeripheralClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 80002f8:	b480      	push	{r7}
 80002fa:	b083      	sub	sp, #12
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	6078      	str	r0, [r7, #4]
 8000300:	460b      	mov	r3, r1
 8000302:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000304:	78fb      	ldrb	r3, [r7, #3]
 8000306:	2b01      	cmp	r3, #1
 8000308:	d162      	bne.n	80003d0 <GPIO_PeripheralClockControl+0xd8>
	{
		if(pGPIOx == GPIOA)
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	4a64      	ldr	r2, [pc, #400]	; (80004a0 <GPIO_PeripheralClockControl+0x1a8>)
 800030e:	4293      	cmp	r3, r2
 8000310:	d106      	bne.n	8000320 <GPIO_PeripheralClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 8000312:	4b64      	ldr	r3, [pc, #400]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 8000314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000316:	4a63      	ldr	r2, [pc, #396]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 8000318:	f043 0301 	orr.w	r3, r3, #1
 800031c:	6313      	str	r3, [r2, #48]	; 0x30
		else if(pGPIOx == GPIOI)
		{
			GPIOI_PCLK_DI();
		}
	}
}
 800031e:	e0b9      	b.n	8000494 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOB)
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	4a61      	ldr	r2, [pc, #388]	; (80004a8 <GPIO_PeripheralClockControl+0x1b0>)
 8000324:	4293      	cmp	r3, r2
 8000326:	d106      	bne.n	8000336 <GPIO_PeripheralClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000328:	4b5e      	ldr	r3, [pc, #376]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 800032a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800032c:	4a5d      	ldr	r2, [pc, #372]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 800032e:	f043 0302 	orr.w	r3, r3, #2
 8000332:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000334:	e0ae      	b.n	8000494 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOC)
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	4a5c      	ldr	r2, [pc, #368]	; (80004ac <GPIO_PeripheralClockControl+0x1b4>)
 800033a:	4293      	cmp	r3, r2
 800033c:	d106      	bne.n	800034c <GPIO_PeripheralClockControl+0x54>
			GPIOC_PCLK_EN();
 800033e:	4b59      	ldr	r3, [pc, #356]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 8000340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000342:	4a58      	ldr	r2, [pc, #352]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 8000344:	f043 0304 	orr.w	r3, r3, #4
 8000348:	6313      	str	r3, [r2, #48]	; 0x30
}
 800034a:	e0a3      	b.n	8000494 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOD)
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	4a58      	ldr	r2, [pc, #352]	; (80004b0 <GPIO_PeripheralClockControl+0x1b8>)
 8000350:	4293      	cmp	r3, r2
 8000352:	d106      	bne.n	8000362 <GPIO_PeripheralClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000354:	4b53      	ldr	r3, [pc, #332]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 8000356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000358:	4a52      	ldr	r2, [pc, #328]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 800035a:	f043 0308 	orr.w	r3, r3, #8
 800035e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000360:	e098      	b.n	8000494 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOE)
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	4a53      	ldr	r2, [pc, #332]	; (80004b4 <GPIO_PeripheralClockControl+0x1bc>)
 8000366:	4293      	cmp	r3, r2
 8000368:	d106      	bne.n	8000378 <GPIO_PeripheralClockControl+0x80>
			GPIOE_PCLK_EN();
 800036a:	4b4e      	ldr	r3, [pc, #312]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 800036c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800036e:	4a4d      	ldr	r2, [pc, #308]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 8000370:	f043 0310 	orr.w	r3, r3, #16
 8000374:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000376:	e08d      	b.n	8000494 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOF)
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	4a4f      	ldr	r2, [pc, #316]	; (80004b8 <GPIO_PeripheralClockControl+0x1c0>)
 800037c:	4293      	cmp	r3, r2
 800037e:	d106      	bne.n	800038e <GPIO_PeripheralClockControl+0x96>
			GPIOF_PCLK_EN();
 8000380:	4b48      	ldr	r3, [pc, #288]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 8000382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000384:	4a47      	ldr	r2, [pc, #284]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 8000386:	f043 0320 	orr.w	r3, r3, #32
 800038a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800038c:	e082      	b.n	8000494 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOG)
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	4a4a      	ldr	r2, [pc, #296]	; (80004bc <GPIO_PeripheralClockControl+0x1c4>)
 8000392:	4293      	cmp	r3, r2
 8000394:	d106      	bne.n	80003a4 <GPIO_PeripheralClockControl+0xac>
			GPIOG_PCLK_EN();
 8000396:	4b43      	ldr	r3, [pc, #268]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 8000398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800039a:	4a42      	ldr	r2, [pc, #264]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 800039c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003a0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003a2:	e077      	b.n	8000494 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOH)
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	4a46      	ldr	r2, [pc, #280]	; (80004c0 <GPIO_PeripheralClockControl+0x1c8>)
 80003a8:	4293      	cmp	r3, r2
 80003aa:	d106      	bne.n	80003ba <GPIO_PeripheralClockControl+0xc2>
			GPIOH_PCLK_EN();
 80003ac:	4b3d      	ldr	r3, [pc, #244]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 80003ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003b0:	4a3c      	ldr	r2, [pc, #240]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 80003b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003b6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003b8:	e06c      	b.n	8000494 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOI)
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	4a41      	ldr	r2, [pc, #260]	; (80004c4 <GPIO_PeripheralClockControl+0x1cc>)
 80003be:	4293      	cmp	r3, r2
 80003c0:	d168      	bne.n	8000494 <GPIO_PeripheralClockControl+0x19c>
			GPIOI_PCLK_EN();
 80003c2:	4b38      	ldr	r3, [pc, #224]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 80003c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003c6:	4a37      	ldr	r2, [pc, #220]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 80003c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80003cc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003ce:	e061      	b.n	8000494 <GPIO_PeripheralClockControl+0x19c>
		if(pGPIOx == GPIOA)
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	4a33      	ldr	r2, [pc, #204]	; (80004a0 <GPIO_PeripheralClockControl+0x1a8>)
 80003d4:	4293      	cmp	r3, r2
 80003d6:	d106      	bne.n	80003e6 <GPIO_PeripheralClockControl+0xee>
			GPIOA_PCLK_DI();
 80003d8:	4b32      	ldr	r3, [pc, #200]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 80003da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003dc:	4a31      	ldr	r2, [pc, #196]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 80003de:	f023 0301 	bic.w	r3, r3, #1
 80003e2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003e4:	e056      	b.n	8000494 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOB)
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	4a2f      	ldr	r2, [pc, #188]	; (80004a8 <GPIO_PeripheralClockControl+0x1b0>)
 80003ea:	4293      	cmp	r3, r2
 80003ec:	d106      	bne.n	80003fc <GPIO_PeripheralClockControl+0x104>
			GPIOB_PCLK_DI();
 80003ee:	4b2d      	ldr	r3, [pc, #180]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 80003f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003f2:	4a2c      	ldr	r2, [pc, #176]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 80003f4:	f023 0302 	bic.w	r3, r3, #2
 80003f8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003fa:	e04b      	b.n	8000494 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOC)
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	4a2b      	ldr	r2, [pc, #172]	; (80004ac <GPIO_PeripheralClockControl+0x1b4>)
 8000400:	4293      	cmp	r3, r2
 8000402:	d106      	bne.n	8000412 <GPIO_PeripheralClockControl+0x11a>
			GPIOC_PCLK_DI();
 8000404:	4b27      	ldr	r3, [pc, #156]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 8000406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000408:	4a26      	ldr	r2, [pc, #152]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 800040a:	f023 0304 	bic.w	r3, r3, #4
 800040e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000410:	e040      	b.n	8000494 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOD)
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	4a26      	ldr	r2, [pc, #152]	; (80004b0 <GPIO_PeripheralClockControl+0x1b8>)
 8000416:	4293      	cmp	r3, r2
 8000418:	d106      	bne.n	8000428 <GPIO_PeripheralClockControl+0x130>
			GPIOD_PCLK_DI();
 800041a:	4b22      	ldr	r3, [pc, #136]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 800041c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800041e:	4a21      	ldr	r2, [pc, #132]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 8000420:	f023 0308 	bic.w	r3, r3, #8
 8000424:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000426:	e035      	b.n	8000494 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOE)
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	4a22      	ldr	r2, [pc, #136]	; (80004b4 <GPIO_PeripheralClockControl+0x1bc>)
 800042c:	4293      	cmp	r3, r2
 800042e:	d106      	bne.n	800043e <GPIO_PeripheralClockControl+0x146>
			GPIOE_PCLK_DI();
 8000430:	4b1c      	ldr	r3, [pc, #112]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 8000432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000434:	4a1b      	ldr	r2, [pc, #108]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 8000436:	f023 0310 	bic.w	r3, r3, #16
 800043a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800043c:	e02a      	b.n	8000494 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOF)
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	4a1d      	ldr	r2, [pc, #116]	; (80004b8 <GPIO_PeripheralClockControl+0x1c0>)
 8000442:	4293      	cmp	r3, r2
 8000444:	d106      	bne.n	8000454 <GPIO_PeripheralClockControl+0x15c>
			GPIOF_PCLK_DI();
 8000446:	4b17      	ldr	r3, [pc, #92]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 8000448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800044a:	4a16      	ldr	r2, [pc, #88]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 800044c:	f023 0320 	bic.w	r3, r3, #32
 8000450:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000452:	e01f      	b.n	8000494 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOG)
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	4a19      	ldr	r2, [pc, #100]	; (80004bc <GPIO_PeripheralClockControl+0x1c4>)
 8000458:	4293      	cmp	r3, r2
 800045a:	d106      	bne.n	800046a <GPIO_PeripheralClockControl+0x172>
			GPIOG_PCLK_DI();
 800045c:	4b11      	ldr	r3, [pc, #68]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 800045e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000460:	4a10      	ldr	r2, [pc, #64]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 8000462:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000466:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000468:	e014      	b.n	8000494 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOH)
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	4a14      	ldr	r2, [pc, #80]	; (80004c0 <GPIO_PeripheralClockControl+0x1c8>)
 800046e:	4293      	cmp	r3, r2
 8000470:	d106      	bne.n	8000480 <GPIO_PeripheralClockControl+0x188>
			GPIOH_PCLK_DI();
 8000472:	4b0c      	ldr	r3, [pc, #48]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 8000474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000476:	4a0b      	ldr	r2, [pc, #44]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 8000478:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800047c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800047e:	e009      	b.n	8000494 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOI)
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	4a10      	ldr	r2, [pc, #64]	; (80004c4 <GPIO_PeripheralClockControl+0x1cc>)
 8000484:	4293      	cmp	r3, r2
 8000486:	d105      	bne.n	8000494 <GPIO_PeripheralClockControl+0x19c>
			GPIOI_PCLK_DI();
 8000488:	4b06      	ldr	r3, [pc, #24]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 800048a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800048c:	4a05      	ldr	r2, [pc, #20]	; (80004a4 <GPIO_PeripheralClockControl+0x1ac>)
 800048e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000492:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000494:	bf00      	nop
 8000496:	370c      	adds	r7, #12
 8000498:	46bd      	mov	sp, r7
 800049a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049e:	4770      	bx	lr
 80004a0:	40020000 	.word	0x40020000
 80004a4:	40023800 	.word	0x40023800
 80004a8:	40020400 	.word	0x40020400
 80004ac:	40020800 	.word	0x40020800
 80004b0:	40020c00 	.word	0x40020c00
 80004b4:	40021000 	.word	0x40021000
 80004b8:	40021400 	.word	0x40021400
 80004bc:	40021800 	.word	0x40021800
 80004c0:	40021c00 	.word	0x40021c00
 80004c4:	40022000 	.word	0x40022000

080004c8 <GPIO_Init>:

/*
 * Init and De-init
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80004c8:	b480      	push	{r7}
 80004ca:	b087      	sub	sp, #28
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0; // temp register
 80004d0:	2300      	movs	r3, #0
 80004d2:	617b      	str	r3, [r7, #20]

	// 1. configure the mode of gpio pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	795b      	ldrb	r3, [r3, #5]
 80004d8:	2b03      	cmp	r3, #3
 80004da:	d820      	bhi.n	800051e <GPIO_Init+0x56>
	{
		// the non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	795b      	ldrb	r3, [r3, #5]
 80004e0:	461a      	mov	r2, r3
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	791b      	ldrb	r3, [r3, #4]
 80004e6:	005b      	lsls	r3, r3, #1
 80004e8:	fa02 f303 	lsl.w	r3, r2, r3
 80004ec:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x03 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clear
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	681a      	ldr	r2, [r3, #0]
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	791b      	ldrb	r3, [r3, #4]
 80004f8:	005b      	lsls	r3, r3, #1
 80004fa:	2103      	movs	r1, #3
 80004fc:	fa01 f303 	lsl.w	r3, r1, r3
 8000500:	43db      	mvns	r3, r3
 8000502:	4619      	mov	r1, r3
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	400a      	ands	r2, r1
 800050a:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;	// setting
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	6819      	ldr	r1, [r3, #0]
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	697a      	ldr	r2, [r7, #20]
 8000518:	430a      	orrs	r2, r1
 800051a:	601a      	str	r2, [r3, #0]
 800051c:	e0c1      	b.n	80006a2 <GPIO_Init+0x1da>

	}
	else
	{
		// this part will code later (interrupt mode)
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	795b      	ldrb	r3, [r3, #5]
 8000522:	2b04      	cmp	r3, #4
 8000524:	d117      	bne.n	8000556 <GPIO_Init+0x8e>
		{
			// 1. configure the FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000526:	4b47      	ldr	r3, [pc, #284]	; (8000644 <GPIO_Init+0x17c>)
 8000528:	68db      	ldr	r3, [r3, #12]
 800052a:	687a      	ldr	r2, [r7, #4]
 800052c:	7912      	ldrb	r2, [r2, #4]
 800052e:	4611      	mov	r1, r2
 8000530:	2201      	movs	r2, #1
 8000532:	408a      	lsls	r2, r1
 8000534:	4611      	mov	r1, r2
 8000536:	4a43      	ldr	r2, [pc, #268]	; (8000644 <GPIO_Init+0x17c>)
 8000538:	430b      	orrs	r3, r1
 800053a:	60d3      	str	r3, [r2, #12]
			// Clear the corresponding RTSR bit
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800053c:	4b41      	ldr	r3, [pc, #260]	; (8000644 <GPIO_Init+0x17c>)
 800053e:	689b      	ldr	r3, [r3, #8]
 8000540:	687a      	ldr	r2, [r7, #4]
 8000542:	7912      	ldrb	r2, [r2, #4]
 8000544:	4611      	mov	r1, r2
 8000546:	2201      	movs	r2, #1
 8000548:	408a      	lsls	r2, r1
 800054a:	43d2      	mvns	r2, r2
 800054c:	4611      	mov	r1, r2
 800054e:	4a3d      	ldr	r2, [pc, #244]	; (8000644 <GPIO_Init+0x17c>)
 8000550:	400b      	ands	r3, r1
 8000552:	6093      	str	r3, [r2, #8]
 8000554:	e035      	b.n	80005c2 <GPIO_Init+0xfa>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	795b      	ldrb	r3, [r3, #5]
 800055a:	2b05      	cmp	r3, #5
 800055c:	d117      	bne.n	800058e <GPIO_Init+0xc6>
		{
			// 1. configure the RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800055e:	4b39      	ldr	r3, [pc, #228]	; (8000644 <GPIO_Init+0x17c>)
 8000560:	689b      	ldr	r3, [r3, #8]
 8000562:	687a      	ldr	r2, [r7, #4]
 8000564:	7912      	ldrb	r2, [r2, #4]
 8000566:	4611      	mov	r1, r2
 8000568:	2201      	movs	r2, #1
 800056a:	408a      	lsls	r2, r1
 800056c:	4611      	mov	r1, r2
 800056e:	4a35      	ldr	r2, [pc, #212]	; (8000644 <GPIO_Init+0x17c>)
 8000570:	430b      	orrs	r3, r1
 8000572:	6093      	str	r3, [r2, #8]
			// Clear the corresponding FTSR bit
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000574:	4b33      	ldr	r3, [pc, #204]	; (8000644 <GPIO_Init+0x17c>)
 8000576:	68db      	ldr	r3, [r3, #12]
 8000578:	687a      	ldr	r2, [r7, #4]
 800057a:	7912      	ldrb	r2, [r2, #4]
 800057c:	4611      	mov	r1, r2
 800057e:	2201      	movs	r2, #1
 8000580:	408a      	lsls	r2, r1
 8000582:	43d2      	mvns	r2, r2
 8000584:	4611      	mov	r1, r2
 8000586:	4a2f      	ldr	r2, [pc, #188]	; (8000644 <GPIO_Init+0x17c>)
 8000588:	400b      	ands	r3, r1
 800058a:	60d3      	str	r3, [r2, #12]
 800058c:	e019      	b.n	80005c2 <GPIO_Init+0xfa>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	795b      	ldrb	r3, [r3, #5]
 8000592:	2b06      	cmp	r3, #6
 8000594:	d115      	bne.n	80005c2 <GPIO_Init+0xfa>
		{
			// 1. configure both FTSR and RTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000596:	4b2b      	ldr	r3, [pc, #172]	; (8000644 <GPIO_Init+0x17c>)
 8000598:	68db      	ldr	r3, [r3, #12]
 800059a:	687a      	ldr	r2, [r7, #4]
 800059c:	7912      	ldrb	r2, [r2, #4]
 800059e:	4611      	mov	r1, r2
 80005a0:	2201      	movs	r2, #1
 80005a2:	408a      	lsls	r2, r1
 80005a4:	4611      	mov	r1, r2
 80005a6:	4a27      	ldr	r2, [pc, #156]	; (8000644 <GPIO_Init+0x17c>)
 80005a8:	430b      	orrs	r3, r1
 80005aa:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005ac:	4b25      	ldr	r3, [pc, #148]	; (8000644 <GPIO_Init+0x17c>)
 80005ae:	689b      	ldr	r3, [r3, #8]
 80005b0:	687a      	ldr	r2, [r7, #4]
 80005b2:	7912      	ldrb	r2, [r2, #4]
 80005b4:	4611      	mov	r1, r2
 80005b6:	2201      	movs	r2, #1
 80005b8:	408a      	lsls	r2, r1
 80005ba:	4611      	mov	r1, r2
 80005bc:	4a21      	ldr	r2, [pc, #132]	; (8000644 <GPIO_Init+0x17c>)
 80005be:	430b      	orrs	r3, r1
 80005c0:	6093      	str	r3, [r2, #8]
		}

		// 2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	791b      	ldrb	r3, [r3, #4]
 80005c6:	089b      	lsrs	r3, r3, #2
 80005c8:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	791b      	ldrb	r3, [r3, #4]
 80005ce:	f003 0303 	and.w	r3, r3, #3
 80005d2:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a1b      	ldr	r2, [pc, #108]	; (8000648 <GPIO_Init+0x180>)
 80005da:	4293      	cmp	r3, r2
 80005dc:	d044      	beq.n	8000668 <GPIO_Init+0x1a0>
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4a1a      	ldr	r2, [pc, #104]	; (800064c <GPIO_Init+0x184>)
 80005e4:	4293      	cmp	r3, r2
 80005e6:	d02b      	beq.n	8000640 <GPIO_Init+0x178>
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4a18      	ldr	r2, [pc, #96]	; (8000650 <GPIO_Init+0x188>)
 80005ee:	4293      	cmp	r3, r2
 80005f0:	d024      	beq.n	800063c <GPIO_Init+0x174>
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	4a17      	ldr	r2, [pc, #92]	; (8000654 <GPIO_Init+0x18c>)
 80005f8:	4293      	cmp	r3, r2
 80005fa:	d01d      	beq.n	8000638 <GPIO_Init+0x170>
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a15      	ldr	r2, [pc, #84]	; (8000658 <GPIO_Init+0x190>)
 8000602:	4293      	cmp	r3, r2
 8000604:	d016      	beq.n	8000634 <GPIO_Init+0x16c>
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	4a14      	ldr	r2, [pc, #80]	; (800065c <GPIO_Init+0x194>)
 800060c:	4293      	cmp	r3, r2
 800060e:	d00f      	beq.n	8000630 <GPIO_Init+0x168>
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4a12      	ldr	r2, [pc, #72]	; (8000660 <GPIO_Init+0x198>)
 8000616:	4293      	cmp	r3, r2
 8000618:	d008      	beq.n	800062c <GPIO_Init+0x164>
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	4a11      	ldr	r2, [pc, #68]	; (8000664 <GPIO_Init+0x19c>)
 8000620:	4293      	cmp	r3, r2
 8000622:	d101      	bne.n	8000628 <GPIO_Init+0x160>
 8000624:	2307      	movs	r3, #7
 8000626:	e020      	b.n	800066a <GPIO_Init+0x1a2>
 8000628:	2308      	movs	r3, #8
 800062a:	e01e      	b.n	800066a <GPIO_Init+0x1a2>
 800062c:	2306      	movs	r3, #6
 800062e:	e01c      	b.n	800066a <GPIO_Init+0x1a2>
 8000630:	2305      	movs	r3, #5
 8000632:	e01a      	b.n	800066a <GPIO_Init+0x1a2>
 8000634:	2304      	movs	r3, #4
 8000636:	e018      	b.n	800066a <GPIO_Init+0x1a2>
 8000638:	2303      	movs	r3, #3
 800063a:	e016      	b.n	800066a <GPIO_Init+0x1a2>
 800063c:	2302      	movs	r3, #2
 800063e:	e014      	b.n	800066a <GPIO_Init+0x1a2>
 8000640:	2301      	movs	r3, #1
 8000642:	e012      	b.n	800066a <GPIO_Init+0x1a2>
 8000644:	40013c00 	.word	0x40013c00
 8000648:	40020000 	.word	0x40020000
 800064c:	40020400 	.word	0x40020400
 8000650:	40020800 	.word	0x40020800
 8000654:	40020c00 	.word	0x40020c00
 8000658:	40021000 	.word	0x40021000
 800065c:	40021400 	.word	0x40021400
 8000660:	40021800 	.word	0x40021800
 8000664:	40021c00 	.word	0x40021c00
 8000668:	2300      	movs	r3, #0
 800066a:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 800066c:	4b5d      	ldr	r3, [pc, #372]	; (80007e4 <GPIO_Init+0x31c>)
 800066e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000670:	4a5c      	ldr	r2, [pc, #368]	; (80007e4 <GPIO_Init+0x31c>)
 8000672:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000676:	6453      	str	r3, [r2, #68]	; 0x44
		SYS_CFG->EXTICR[temp1] = portcode << (temp2 * 4);
 8000678:	7c7a      	ldrb	r2, [r7, #17]
 800067a:	7cbb      	ldrb	r3, [r7, #18]
 800067c:	009b      	lsls	r3, r3, #2
 800067e:	fa02 f103 	lsl.w	r1, r2, r3
 8000682:	4a59      	ldr	r2, [pc, #356]	; (80007e8 <GPIO_Init+0x320>)
 8000684:	7cfb      	ldrb	r3, [r7, #19]
 8000686:	3302      	adds	r3, #2
 8000688:	f842 1023 	str.w	r1, [r2, r3, lsl #2]


		// 3. enable the exti interrupt delivery using IMR
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800068c:	4b57      	ldr	r3, [pc, #348]	; (80007ec <GPIO_Init+0x324>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	687a      	ldr	r2, [r7, #4]
 8000692:	7912      	ldrb	r2, [r2, #4]
 8000694:	4611      	mov	r1, r2
 8000696:	2201      	movs	r2, #1
 8000698:	408a      	lsls	r2, r1
 800069a:	4611      	mov	r1, r2
 800069c:	4a53      	ldr	r2, [pc, #332]	; (80007ec <GPIO_Init+0x324>)
 800069e:	430b      	orrs	r3, r1
 80006a0:	6013      	str	r3, [r2, #0]
	}

	// 2. configure the speed
	temp = 0;
 80006a2:	2300      	movs	r3, #0
 80006a4:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	799b      	ldrb	r3, [r3, #6]
 80006aa:	461a      	mov	r2, r3
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	791b      	ldrb	r3, [r3, #4]
 80006b0:	005b      	lsls	r3, r3, #1
 80006b2:	fa02 f303 	lsl.w	r3, r2, r3
 80006b6:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x03 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clear
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	689a      	ldr	r2, [r3, #8]
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	791b      	ldrb	r3, [r3, #4]
 80006c2:	005b      	lsls	r3, r3, #1
 80006c4:	2103      	movs	r1, #3
 80006c6:	fa01 f303 	lsl.w	r3, r1, r3
 80006ca:	43db      	mvns	r3, r3
 80006cc:	4619      	mov	r1, r3
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	400a      	ands	r2, r1
 80006d4:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;	// setting
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	6899      	ldr	r1, [r3, #8]
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	697a      	ldr	r2, [r7, #20]
 80006e2:	430a      	orrs	r2, r1
 80006e4:	609a      	str	r2, [r3, #8]

	// 3. configure the pupd settings
	temp = 0;
 80006e6:	2300      	movs	r3, #0
 80006e8:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	79db      	ldrb	r3, [r3, #7]
 80006ee:	461a      	mov	r2, r3
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	791b      	ldrb	r3, [r3, #4]
 80006f4:	005b      	lsls	r3, r3, #1
 80006f6:	fa02 f303 	lsl.w	r3, r2, r3
 80006fa:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x03 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clear
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	68da      	ldr	r2, [r3, #12]
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	791b      	ldrb	r3, [r3, #4]
 8000706:	005b      	lsls	r3, r3, #1
 8000708:	2103      	movs	r1, #3
 800070a:	fa01 f303 	lsl.w	r3, r1, r3
 800070e:	43db      	mvns	r3, r3
 8000710:	4619      	mov	r1, r3
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	400a      	ands	r2, r1
 8000718:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;	// setting
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	68d9      	ldr	r1, [r3, #12]
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	697a      	ldr	r2, [r7, #20]
 8000726:	430a      	orrs	r2, r1
 8000728:	60da      	str	r2, [r3, #12]


	// 4. configure the optype
	temp = 0;
 800072a:	2300      	movs	r3, #0
 800072c:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	7a1b      	ldrb	r3, [r3, #8]
 8000732:	461a      	mov	r2, r3
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	791b      	ldrb	r3, [r3, #4]
 8000738:	fa02 f303 	lsl.w	r3, r2, r3
 800073c:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x01 << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clear
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	685a      	ldr	r2, [r3, #4]
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	791b      	ldrb	r3, [r3, #4]
 8000748:	4619      	mov	r1, r3
 800074a:	2301      	movs	r3, #1
 800074c:	408b      	lsls	r3, r1
 800074e:	43db      	mvns	r3, r3
 8000750:	4619      	mov	r1, r3
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	400a      	ands	r2, r1
 8000758:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;	// setting
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	6859      	ldr	r1, [r3, #4]
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	697a      	ldr	r2, [r7, #20]
 8000766:	430a      	orrs	r2, r1
 8000768:	605a      	str	r2, [r3, #4]

	// 5. configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	795b      	ldrb	r3, [r3, #5]
 800076e:	2b02      	cmp	r3, #2
 8000770:	d131      	bne.n	80007d6 <GPIO_Init+0x30e>
	{
		// configure the alt function register
		uint8_t temp1,temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	791b      	ldrb	r3, [r3, #4]
 8000776:	08db      	lsrs	r3, r3, #3
 8000778:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	791b      	ldrb	r3, [r3, #4]
 800077e:	f003 0307 	and.w	r3, r3, #7
 8000782:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2)); // clearing
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	7c3a      	ldrb	r2, [r7, #16]
 800078a:	3208      	adds	r2, #8
 800078c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000790:	7bfb      	ldrb	r3, [r7, #15]
 8000792:	009b      	lsls	r3, r3, #2
 8000794:	220f      	movs	r2, #15
 8000796:	fa02 f303 	lsl.w	r3, r2, r3
 800079a:	43db      	mvns	r3, r3
 800079c:	4618      	mov	r0, r3
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	7c3a      	ldrb	r2, [r7, #16]
 80007a4:	4001      	ands	r1, r0
 80007a6:	3208      	adds	r2, #8
 80007a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2); // setting
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	7c3a      	ldrb	r2, [r7, #16]
 80007b2:	3208      	adds	r2, #8
 80007b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	7a5b      	ldrb	r3, [r3, #9]
 80007bc:	461a      	mov	r2, r3
 80007be:	7bfb      	ldrb	r3, [r7, #15]
 80007c0:	009b      	lsls	r3, r3, #2
 80007c2:	fa02 f303 	lsl.w	r3, r2, r3
 80007c6:	4618      	mov	r0, r3
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	7c3a      	ldrb	r2, [r7, #16]
 80007ce:	4301      	orrs	r1, r0
 80007d0:	3208      	adds	r2, #8
 80007d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

}
 80007d6:	bf00      	nop
 80007d8:	371c      	adds	r7, #28
 80007da:	46bd      	mov	sp, r7
 80007dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	40023800 	.word	0x40023800
 80007e8:	40013800 	.word	0x40013800
 80007ec:	40013c00 	.word	0x40013c00

080007f0 <GPIO_ToggleOutputPin>:
void GPIO_WriteToOutputPort(GPIO_RegDef_t *pGPIOx, uint16_t Value)
{
	pGPIOx->ODR = Value;
}
void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
 80007f8:	460b      	mov	r3, r1
 80007fa:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR ^= (1 << PinNumber);
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	695b      	ldr	r3, [r3, #20]
 8000800:	78fa      	ldrb	r2, [r7, #3]
 8000802:	2101      	movs	r1, #1
 8000804:	fa01 f202 	lsl.w	r2, r1, r2
 8000808:	405a      	eors	r2, r3
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	615a      	str	r2, [r3, #20]
}
 800080e:	bf00      	nop
 8000810:	370c      	adds	r7, #12
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr
	...

0800081c <GPIO_IRQInterruptConfig>:

/*
 * IRQ COnfiguration and ISR Handling
 */
void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	460a      	mov	r2, r1
 8000826:	71fb      	strb	r3, [r7, #7]
 8000828:	4613      	mov	r3, r2
 800082a:	71bb      	strb	r3, [r7, #6]
	if(EnorDi == ENABLE)
 800082c:	79bb      	ldrb	r3, [r7, #6]
 800082e:	2b01      	cmp	r3, #1
 8000830:	d133      	bne.n	800089a <GPIO_IRQInterruptConfig+0x7e>
	{
		if(IRQNumber <= 31)
 8000832:	79fb      	ldrb	r3, [r7, #7]
 8000834:	2b1f      	cmp	r3, #31
 8000836:	d80a      	bhi.n	800084e <GPIO_IRQInterruptConfig+0x32>
		{
			// program ISER0 register
			*NVIC_ISER0 |= (1 << IRQNumber);
 8000838:	4b35      	ldr	r3, [pc, #212]	; (8000910 <GPIO_IRQInterruptConfig+0xf4>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	79fa      	ldrb	r2, [r7, #7]
 800083e:	2101      	movs	r1, #1
 8000840:	fa01 f202 	lsl.w	r2, r1, r2
 8000844:	4611      	mov	r1, r2
 8000846:	4a32      	ldr	r2, [pc, #200]	; (8000910 <GPIO_IRQInterruptConfig+0xf4>)
 8000848:	430b      	orrs	r3, r1
 800084a:	6013      	str	r3, [r2, #0]
		{
			// program ISER2 register
			*NVIC_ICER1 |= (1 << (IRQNumber % 64));
		}
	}
}
 800084c:	e059      	b.n	8000902 <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber > 31 && IRQNumber < 64)
 800084e:	79fb      	ldrb	r3, [r7, #7]
 8000850:	2b1f      	cmp	r3, #31
 8000852:	d90f      	bls.n	8000874 <GPIO_IRQInterruptConfig+0x58>
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	2b3f      	cmp	r3, #63	; 0x3f
 8000858:	d80c      	bhi.n	8000874 <GPIO_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= (1 << (IRQNumber % 32));
 800085a:	4b2e      	ldr	r3, [pc, #184]	; (8000914 <GPIO_IRQInterruptConfig+0xf8>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	79fa      	ldrb	r2, [r7, #7]
 8000860:	f002 021f 	and.w	r2, r2, #31
 8000864:	2101      	movs	r1, #1
 8000866:	fa01 f202 	lsl.w	r2, r1, r2
 800086a:	4611      	mov	r1, r2
 800086c:	4a29      	ldr	r2, [pc, #164]	; (8000914 <GPIO_IRQInterruptConfig+0xf8>)
 800086e:	430b      	orrs	r3, r1
 8000870:	6013      	str	r3, [r2, #0]
 8000872:	e046      	b.n	8000902 <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber >= 64 && IRQNumber < 96)
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	2b3f      	cmp	r3, #63	; 0x3f
 8000878:	d943      	bls.n	8000902 <GPIO_IRQInterruptConfig+0xe6>
 800087a:	79fb      	ldrb	r3, [r7, #7]
 800087c:	2b5f      	cmp	r3, #95	; 0x5f
 800087e:	d840      	bhi.n	8000902 <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= (1 << (IRQNumber % 32));
 8000880:	4b25      	ldr	r3, [pc, #148]	; (8000918 <GPIO_IRQInterruptConfig+0xfc>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	79fa      	ldrb	r2, [r7, #7]
 8000886:	f002 021f 	and.w	r2, r2, #31
 800088a:	2101      	movs	r1, #1
 800088c:	fa01 f202 	lsl.w	r2, r1, r2
 8000890:	4611      	mov	r1, r2
 8000892:	4a21      	ldr	r2, [pc, #132]	; (8000918 <GPIO_IRQInterruptConfig+0xfc>)
 8000894:	430b      	orrs	r3, r1
 8000896:	6013      	str	r3, [r2, #0]
}
 8000898:	e033      	b.n	8000902 <GPIO_IRQInterruptConfig+0xe6>
		if(IRQNumber <= 31)
 800089a:	79fb      	ldrb	r3, [r7, #7]
 800089c:	2b1f      	cmp	r3, #31
 800089e:	d80a      	bhi.n	80008b6 <GPIO_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= (1 << IRQNumber);
 80008a0:	4b1e      	ldr	r3, [pc, #120]	; (800091c <GPIO_IRQInterruptConfig+0x100>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	79fa      	ldrb	r2, [r7, #7]
 80008a6:	2101      	movs	r1, #1
 80008a8:	fa01 f202 	lsl.w	r2, r1, r2
 80008ac:	4611      	mov	r1, r2
 80008ae:	4a1b      	ldr	r2, [pc, #108]	; (800091c <GPIO_IRQInterruptConfig+0x100>)
 80008b0:	430b      	orrs	r3, r1
 80008b2:	6013      	str	r3, [r2, #0]
}
 80008b4:	e025      	b.n	8000902 <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber > 31 && IRQNumber < 64)
 80008b6:	79fb      	ldrb	r3, [r7, #7]
 80008b8:	2b1f      	cmp	r3, #31
 80008ba:	d90f      	bls.n	80008dc <GPIO_IRQInterruptConfig+0xc0>
 80008bc:	79fb      	ldrb	r3, [r7, #7]
 80008be:	2b3f      	cmp	r3, #63	; 0x3f
 80008c0:	d80c      	bhi.n	80008dc <GPIO_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= (1 << (IRQNumber % 32));
 80008c2:	4b17      	ldr	r3, [pc, #92]	; (8000920 <GPIO_IRQInterruptConfig+0x104>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	79fa      	ldrb	r2, [r7, #7]
 80008c8:	f002 021f 	and.w	r2, r2, #31
 80008cc:	2101      	movs	r1, #1
 80008ce:	fa01 f202 	lsl.w	r2, r1, r2
 80008d2:	4611      	mov	r1, r2
 80008d4:	4a12      	ldr	r2, [pc, #72]	; (8000920 <GPIO_IRQInterruptConfig+0x104>)
 80008d6:	430b      	orrs	r3, r1
 80008d8:	6013      	str	r3, [r2, #0]
 80008da:	e012      	b.n	8000902 <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber >= 64 && IRQNumber < 96)
 80008dc:	79fb      	ldrb	r3, [r7, #7]
 80008de:	2b3f      	cmp	r3, #63	; 0x3f
 80008e0:	d90f      	bls.n	8000902 <GPIO_IRQInterruptConfig+0xe6>
 80008e2:	79fb      	ldrb	r3, [r7, #7]
 80008e4:	2b5f      	cmp	r3, #95	; 0x5f
 80008e6:	d80c      	bhi.n	8000902 <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ICER1 |= (1 << (IRQNumber % 64));
 80008e8:	4b0d      	ldr	r3, [pc, #52]	; (8000920 <GPIO_IRQInterruptConfig+0x104>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	79fa      	ldrb	r2, [r7, #7]
 80008ee:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80008f2:	2101      	movs	r1, #1
 80008f4:	fa01 f202 	lsl.w	r2, r1, r2
 80008f8:	4611      	mov	r1, r2
 80008fa:	4a09      	ldr	r2, [pc, #36]	; (8000920 <GPIO_IRQInterruptConfig+0x104>)
 80008fc:	430b      	orrs	r3, r1
 80008fe:	6013      	str	r3, [r2, #0]
}
 8000900:	e7ff      	b.n	8000902 <GPIO_IRQInterruptConfig+0xe6>
 8000902:	bf00      	nop
 8000904:	370c      	adds	r7, #12
 8000906:	46bd      	mov	sp, r7
 8000908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop
 8000910:	e000e100 	.word	0xe000e100
 8000914:	e000e104 	.word	0xe000e104
 8000918:	e000e108 	.word	0xe000e108
 800091c:	e000e180 	.word	0xe000e180
 8000920:	e000e184 	.word	0xe000e184

08000924 <GPIO_IRQPriorityConfig>:

void GPIO_IRQPriorityConfig(uint8_t IRQNumber,uint8_t IRQPriority)
{
 8000924:	b480      	push	{r7}
 8000926:	b085      	sub	sp, #20
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	460a      	mov	r2, r1
 800092e:	71fb      	strb	r3, [r7, #7]
 8000930:	4613      	mov	r3, r2
 8000932:	71bb      	strb	r3, [r7, #6]
	// 1. first lets find out the ipr register
	uint8_t iprx = IRQNumber / 4;
 8000934:	79fb      	ldrb	r3, [r7, #7]
 8000936:	089b      	lsrs	r3, r3, #2
 8000938:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section = IRQNumber % 4;
 800093a:	79fb      	ldrb	r3, [r7, #7]
 800093c:	f003 0303 	and.w	r3, r3, #3
 8000940:	73bb      	strb	r3, [r7, #14]
	uint8_t shift_amount = (8 * iprx_section) + (8 - NO_PR_BITS_IMPLEMENTED);
 8000942:	7bbb      	ldrb	r3, [r7, #14]
 8000944:	00db      	lsls	r3, r3, #3
 8000946:	b2db      	uxtb	r3, r3
 8000948:	3304      	adds	r3, #4
 800094a:	737b      	strb	r3, [r7, #13]

	*(NVIC_PR_BASE_ADDR + iprx) &= ~(0xFF << shift_amount);
 800094c:	7bfb      	ldrb	r3, [r7, #15]
 800094e:	009b      	lsls	r3, r3, #2
 8000950:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000954:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000958:	681a      	ldr	r2, [r3, #0]
 800095a:	7b7b      	ldrb	r3, [r7, #13]
 800095c:	21ff      	movs	r1, #255	; 0xff
 800095e:	fa01 f303 	lsl.w	r3, r1, r3
 8000962:	43db      	mvns	r3, r3
 8000964:	4619      	mov	r1, r3
 8000966:	7bfb      	ldrb	r3, [r7, #15]
 8000968:	009b      	lsls	r3, r3, #2
 800096a:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800096e:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000972:	400a      	ands	r2, r1
 8000974:	601a      	str	r2, [r3, #0]
	*(NVIC_PR_BASE_ADDR + iprx) |= (IRQPriority << shift_amount);
 8000976:	7bfb      	ldrb	r3, [r7, #15]
 8000978:	009b      	lsls	r3, r3, #2
 800097a:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800097e:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000982:	681a      	ldr	r2, [r3, #0]
 8000984:	79b9      	ldrb	r1, [r7, #6]
 8000986:	7b7b      	ldrb	r3, [r7, #13]
 8000988:	fa01 f303 	lsl.w	r3, r1, r3
 800098c:	4619      	mov	r1, r3
 800098e:	7bfb      	ldrb	r3, [r7, #15]
 8000990:	009b      	lsls	r3, r3, #2
 8000992:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000996:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 800099a:	430a      	orrs	r2, r1
 800099c:	601a      	str	r2, [r3, #0]
}
 800099e:	bf00      	nop
 80009a0:	3714      	adds	r7, #20
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr
	...

080009ac <GPIO_IRQHandling>:

void GPIO_IRQHandling(uint8_t PinNumber)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b083      	sub	sp, #12
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	4603      	mov	r3, r0
 80009b4:	71fb      	strb	r3, [r7, #7]
	// clear the exti pr register corresponding to the pin number
	if(EXTI->PR & (1 << PinNumber))
 80009b6:	4b0c      	ldr	r3, [pc, #48]	; (80009e8 <GPIO_IRQHandling+0x3c>)
 80009b8:	695b      	ldr	r3, [r3, #20]
 80009ba:	79fa      	ldrb	r2, [r7, #7]
 80009bc:	2101      	movs	r1, #1
 80009be:	fa01 f202 	lsl.w	r2, r1, r2
 80009c2:	4013      	ands	r3, r2
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d009      	beq.n	80009dc <GPIO_IRQHandling+0x30>
	{
		// clear
		EXTI->PR |= (1 << PinNumber);
 80009c8:	4b07      	ldr	r3, [pc, #28]	; (80009e8 <GPIO_IRQHandling+0x3c>)
 80009ca:	695b      	ldr	r3, [r3, #20]
 80009cc:	79fa      	ldrb	r2, [r7, #7]
 80009ce:	2101      	movs	r1, #1
 80009d0:	fa01 f202 	lsl.w	r2, r1, r2
 80009d4:	4611      	mov	r1, r2
 80009d6:	4a04      	ldr	r2, [pc, #16]	; (80009e8 <GPIO_IRQHandling+0x3c>)
 80009d8:	430b      	orrs	r3, r1
 80009da:	6153      	str	r3, [r2, #20]
	}
}
 80009dc:	bf00      	nop
 80009de:	370c      	adds	r7, #12
 80009e0:	46bd      	mov	sp, r7
 80009e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e6:	4770      	bx	lr
 80009e8:	40013c00 	.word	0x40013c00

080009ec <__libc_init_array>:
 80009ec:	b570      	push	{r4, r5, r6, lr}
 80009ee:	4d0d      	ldr	r5, [pc, #52]	; (8000a24 <__libc_init_array+0x38>)
 80009f0:	4c0d      	ldr	r4, [pc, #52]	; (8000a28 <__libc_init_array+0x3c>)
 80009f2:	1b64      	subs	r4, r4, r5
 80009f4:	10a4      	asrs	r4, r4, #2
 80009f6:	2600      	movs	r6, #0
 80009f8:	42a6      	cmp	r6, r4
 80009fa:	d109      	bne.n	8000a10 <__libc_init_array+0x24>
 80009fc:	4d0b      	ldr	r5, [pc, #44]	; (8000a2c <__libc_init_array+0x40>)
 80009fe:	4c0c      	ldr	r4, [pc, #48]	; (8000a30 <__libc_init_array+0x44>)
 8000a00:	f000 f820 	bl	8000a44 <_init>
 8000a04:	1b64      	subs	r4, r4, r5
 8000a06:	10a4      	asrs	r4, r4, #2
 8000a08:	2600      	movs	r6, #0
 8000a0a:	42a6      	cmp	r6, r4
 8000a0c:	d105      	bne.n	8000a1a <__libc_init_array+0x2e>
 8000a0e:	bd70      	pop	{r4, r5, r6, pc}
 8000a10:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a14:	4798      	blx	r3
 8000a16:	3601      	adds	r6, #1
 8000a18:	e7ee      	b.n	80009f8 <__libc_init_array+0xc>
 8000a1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a1e:	4798      	blx	r3
 8000a20:	3601      	adds	r6, #1
 8000a22:	e7f2      	b.n	8000a0a <__libc_init_array+0x1e>
 8000a24:	08000a5c 	.word	0x08000a5c
 8000a28:	08000a5c 	.word	0x08000a5c
 8000a2c:	08000a5c 	.word	0x08000a5c
 8000a30:	08000a60 	.word	0x08000a60

08000a34 <memset>:
 8000a34:	4402      	add	r2, r0
 8000a36:	4603      	mov	r3, r0
 8000a38:	4293      	cmp	r3, r2
 8000a3a:	d100      	bne.n	8000a3e <memset+0xa>
 8000a3c:	4770      	bx	lr
 8000a3e:	f803 1b01 	strb.w	r1, [r3], #1
 8000a42:	e7f9      	b.n	8000a38 <memset+0x4>

08000a44 <_init>:
 8000a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a46:	bf00      	nop
 8000a48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a4a:	bc08      	pop	{r3}
 8000a4c:	469e      	mov	lr, r3
 8000a4e:	4770      	bx	lr

08000a50 <_fini>:
 8000a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a52:	bf00      	nop
 8000a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a56:	bc08      	pop	{r3}
 8000a58:	469e      	mov	lr, r3
 8000a5a:	4770      	bx	lr
