<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › mach-fs › mach › hwregs › asm › pinmux_defs_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../../index.html"></a><h1>pinmux_defs_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __pinmux_defs_asm_h</span>
<span class="cp">#define __pinmux_defs_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/pinmux/rtl/guinness/pinmux_regs.r</span>
<span class="cm"> *     id:           pinmux_regs.r,v 1.40 2005/02/09 16:22:59 perz Exp </span>
<span class="cm"> *     last modfied: Mon Apr 11 16:09:11 2005</span>
<span class="cm"> * </span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c -asm --outfile asm/pinmux_defs_asm.h ../../inst/pinmux/rtl/guinness/pinmux_regs.r</span>
<span class="cm"> *      id: $Id: pinmux_defs_asm.h,v 1.1 2007/04/11 11:00:39 ricardw Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_FIELD</span>
<span class="cp">#define REG_FIELD( scope, reg, field, value ) \</span>
<span class="cp">  REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_FIELD_X_( value, shift ) ((value) &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_STATE</span>
<span class="cp">#define REG_STATE( scope, reg, field, symbolic_value ) \</span>
<span class="cp">  REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_STATE_X_( k, shift ) (k &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_MASK</span>
<span class="cp">#define REG_MASK( scope, reg, field ) \</span>
<span class="cp">  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_MASK_X_( width, lsb ) (((1 &lt;&lt; width)-1) &lt;&lt; lsb)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_LSB</span>
<span class="cp">#define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_BIT</span>
<span class="cp">#define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset)</span>
<span class="cp">#define REG_ADDR_X_( inst, offs ) ((inst) + offs)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">         REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \</span>
<span class="cp">			 STRIDE_##scope##_##reg )</span>
<span class="cp">#define REG_ADDR_VECT_X_( inst, offs, index, stride ) \</span>
<span class="cp">                          ((inst) + offs + (index) * stride)</span>
<span class="cp">#endif</span>

<span class="cm">/* Register rw_pa, scope pinmux, type rw */</span>
<span class="cp">#define reg_pinmux_rw_pa___pa0___lsb 0</span>
<span class="cp">#define reg_pinmux_rw_pa___pa0___width 1</span>
<span class="cp">#define reg_pinmux_rw_pa___pa0___bit 0</span>
<span class="cp">#define reg_pinmux_rw_pa___pa1___lsb 1</span>
<span class="cp">#define reg_pinmux_rw_pa___pa1___width 1</span>
<span class="cp">#define reg_pinmux_rw_pa___pa1___bit 1</span>
<span class="cp">#define reg_pinmux_rw_pa___pa2___lsb 2</span>
<span class="cp">#define reg_pinmux_rw_pa___pa2___width 1</span>
<span class="cp">#define reg_pinmux_rw_pa___pa2___bit 2</span>
<span class="cp">#define reg_pinmux_rw_pa___pa3___lsb 3</span>
<span class="cp">#define reg_pinmux_rw_pa___pa3___width 1</span>
<span class="cp">#define reg_pinmux_rw_pa___pa3___bit 3</span>
<span class="cp">#define reg_pinmux_rw_pa___pa4___lsb 4</span>
<span class="cp">#define reg_pinmux_rw_pa___pa4___width 1</span>
<span class="cp">#define reg_pinmux_rw_pa___pa4___bit 4</span>
<span class="cp">#define reg_pinmux_rw_pa___pa5___lsb 5</span>
<span class="cp">#define reg_pinmux_rw_pa___pa5___width 1</span>
<span class="cp">#define reg_pinmux_rw_pa___pa5___bit 5</span>
<span class="cp">#define reg_pinmux_rw_pa___pa6___lsb 6</span>
<span class="cp">#define reg_pinmux_rw_pa___pa6___width 1</span>
<span class="cp">#define reg_pinmux_rw_pa___pa6___bit 6</span>
<span class="cp">#define reg_pinmux_rw_pa___pa7___lsb 7</span>
<span class="cp">#define reg_pinmux_rw_pa___pa7___width 1</span>
<span class="cp">#define reg_pinmux_rw_pa___pa7___bit 7</span>
<span class="cp">#define reg_pinmux_rw_pa___csp2_n___lsb 8</span>
<span class="cp">#define reg_pinmux_rw_pa___csp2_n___width 1</span>
<span class="cp">#define reg_pinmux_rw_pa___csp2_n___bit 8</span>
<span class="cp">#define reg_pinmux_rw_pa___csp3_n___lsb 9</span>
<span class="cp">#define reg_pinmux_rw_pa___csp3_n___width 1</span>
<span class="cp">#define reg_pinmux_rw_pa___csp3_n___bit 9</span>
<span class="cp">#define reg_pinmux_rw_pa___csp5_n___lsb 10</span>
<span class="cp">#define reg_pinmux_rw_pa___csp5_n___width 1</span>
<span class="cp">#define reg_pinmux_rw_pa___csp5_n___bit 10</span>
<span class="cp">#define reg_pinmux_rw_pa___csp6_n___lsb 11</span>
<span class="cp">#define reg_pinmux_rw_pa___csp6_n___width 1</span>
<span class="cp">#define reg_pinmux_rw_pa___csp6_n___bit 11</span>
<span class="cp">#define reg_pinmux_rw_pa___hsh4___lsb 12</span>
<span class="cp">#define reg_pinmux_rw_pa___hsh4___width 1</span>
<span class="cp">#define reg_pinmux_rw_pa___hsh4___bit 12</span>
<span class="cp">#define reg_pinmux_rw_pa___hsh5___lsb 13</span>
<span class="cp">#define reg_pinmux_rw_pa___hsh5___width 1</span>
<span class="cp">#define reg_pinmux_rw_pa___hsh5___bit 13</span>
<span class="cp">#define reg_pinmux_rw_pa___hsh6___lsb 14</span>
<span class="cp">#define reg_pinmux_rw_pa___hsh6___width 1</span>
<span class="cp">#define reg_pinmux_rw_pa___hsh6___bit 14</span>
<span class="cp">#define reg_pinmux_rw_pa___hsh7___lsb 15</span>
<span class="cp">#define reg_pinmux_rw_pa___hsh7___width 1</span>
<span class="cp">#define reg_pinmux_rw_pa___hsh7___bit 15</span>
<span class="cp">#define reg_pinmux_rw_pa_offset 0</span>

<span class="cm">/* Register rw_hwprot, scope pinmux, type rw */</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ser1___lsb 0</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ser1___width 1</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ser1___bit 0</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ser2___lsb 1</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ser2___width 1</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ser2___bit 1</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ser3___lsb 2</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ser3___width 1</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ser3___bit 2</span>
<span class="cp">#define reg_pinmux_rw_hwprot___sser0___lsb 3</span>
<span class="cp">#define reg_pinmux_rw_hwprot___sser0___width 1</span>
<span class="cp">#define reg_pinmux_rw_hwprot___sser0___bit 3</span>
<span class="cp">#define reg_pinmux_rw_hwprot___sser1___lsb 4</span>
<span class="cp">#define reg_pinmux_rw_hwprot___sser1___width 1</span>
<span class="cp">#define reg_pinmux_rw_hwprot___sser1___bit 4</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ata0___lsb 5</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ata0___width 1</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ata0___bit 5</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ata1___lsb 6</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ata1___width 1</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ata1___bit 6</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ata2___lsb 7</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ata2___width 1</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ata2___bit 7</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ata3___lsb 8</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ata3___width 1</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ata3___bit 8</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ata___lsb 9</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ata___width 1</span>
<span class="cp">#define reg_pinmux_rw_hwprot___ata___bit 9</span>
<span class="cp">#define reg_pinmux_rw_hwprot___eth1___lsb 10</span>
<span class="cp">#define reg_pinmux_rw_hwprot___eth1___width 1</span>
<span class="cp">#define reg_pinmux_rw_hwprot___eth1___bit 10</span>
<span class="cp">#define reg_pinmux_rw_hwprot___eth1_mgm___lsb 11</span>
<span class="cp">#define reg_pinmux_rw_hwprot___eth1_mgm___width 1</span>
<span class="cp">#define reg_pinmux_rw_hwprot___eth1_mgm___bit 11</span>
<span class="cp">#define reg_pinmux_rw_hwprot___timer___lsb 12</span>
<span class="cp">#define reg_pinmux_rw_hwprot___timer___width 1</span>
<span class="cp">#define reg_pinmux_rw_hwprot___timer___bit 12</span>
<span class="cp">#define reg_pinmux_rw_hwprot___p21___lsb 13</span>
<span class="cp">#define reg_pinmux_rw_hwprot___p21___width 1</span>
<span class="cp">#define reg_pinmux_rw_hwprot___p21___bit 13</span>
<span class="cp">#define reg_pinmux_rw_hwprot_offset 4</span>

<span class="cm">/* Register rw_pb_gio, scope pinmux, type rw */</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb0___lsb 0</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb0___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb0___bit 0</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb1___lsb 1</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb1___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb1___bit 1</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb2___lsb 2</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb2___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb2___bit 2</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb3___lsb 3</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb3___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb3___bit 3</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb4___lsb 4</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb4___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb4___bit 4</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb5___lsb 5</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb5___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb5___bit 5</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb6___lsb 6</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb6___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb6___bit 6</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb7___lsb 7</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb7___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb7___bit 7</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb8___lsb 8</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb8___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb8___bit 8</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb9___lsb 9</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb9___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb9___bit 9</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb10___lsb 10</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb10___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb10___bit 10</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb11___lsb 11</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb11___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb11___bit 11</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb12___lsb 12</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb12___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb12___bit 12</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb13___lsb 13</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb13___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb13___bit 13</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb14___lsb 14</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb14___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb14___bit 14</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb15___lsb 15</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb15___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb15___bit 15</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb16___lsb 16</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb16___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb16___bit 16</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb17___lsb 17</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb17___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_gio___pb17___bit 17</span>
<span class="cp">#define reg_pinmux_rw_pb_gio_offset 8</span>

<span class="cm">/* Register rw_pb_iop, scope pinmux, type rw */</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb0___lsb 0</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb0___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb0___bit 0</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb1___lsb 1</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb1___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb1___bit 1</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb2___lsb 2</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb2___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb2___bit 2</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb3___lsb 3</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb3___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb3___bit 3</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb4___lsb 4</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb4___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb4___bit 4</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb5___lsb 5</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb5___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb5___bit 5</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb6___lsb 6</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb6___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb6___bit 6</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb7___lsb 7</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb7___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb7___bit 7</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb8___lsb 8</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb8___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb8___bit 8</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb9___lsb 9</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb9___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb9___bit 9</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb10___lsb 10</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb10___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb10___bit 10</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb11___lsb 11</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb11___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb11___bit 11</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb12___lsb 12</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb12___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb12___bit 12</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb13___lsb 13</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb13___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb13___bit 13</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb14___lsb 14</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb14___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb14___bit 14</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb15___lsb 15</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb15___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb15___bit 15</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb16___lsb 16</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb16___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb16___bit 16</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb17___lsb 17</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb17___width 1</span>
<span class="cp">#define reg_pinmux_rw_pb_iop___pb17___bit 17</span>
<span class="cp">#define reg_pinmux_rw_pb_iop_offset 12</span>

<span class="cm">/* Register rw_pc_gio, scope pinmux, type rw */</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc0___lsb 0</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc0___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc0___bit 0</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc1___lsb 1</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc1___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc1___bit 1</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc2___lsb 2</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc2___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc2___bit 2</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc3___lsb 3</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc3___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc3___bit 3</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc4___lsb 4</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc4___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc4___bit 4</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc5___lsb 5</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc5___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc5___bit 5</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc6___lsb 6</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc6___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc6___bit 6</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc7___lsb 7</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc7___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc7___bit 7</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc8___lsb 8</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc8___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc8___bit 8</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc9___lsb 9</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc9___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc9___bit 9</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc10___lsb 10</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc10___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc10___bit 10</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc11___lsb 11</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc11___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc11___bit 11</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc12___lsb 12</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc12___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc12___bit 12</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc13___lsb 13</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc13___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc13___bit 13</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc14___lsb 14</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc14___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc14___bit 14</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc15___lsb 15</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc15___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc15___bit 15</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc16___lsb 16</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc16___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc16___bit 16</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc17___lsb 17</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc17___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_gio___pc17___bit 17</span>
<span class="cp">#define reg_pinmux_rw_pc_gio_offset 16</span>

<span class="cm">/* Register rw_pc_iop, scope pinmux, type rw */</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc0___lsb 0</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc0___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc0___bit 0</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc1___lsb 1</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc1___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc1___bit 1</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc2___lsb 2</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc2___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc2___bit 2</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc3___lsb 3</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc3___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc3___bit 3</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc4___lsb 4</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc4___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc4___bit 4</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc5___lsb 5</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc5___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc5___bit 5</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc6___lsb 6</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc6___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc6___bit 6</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc7___lsb 7</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc7___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc7___bit 7</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc8___lsb 8</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc8___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc8___bit 8</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc9___lsb 9</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc9___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc9___bit 9</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc10___lsb 10</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc10___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc10___bit 10</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc11___lsb 11</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc11___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc11___bit 11</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc12___lsb 12</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc12___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc12___bit 12</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc13___lsb 13</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc13___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc13___bit 13</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc14___lsb 14</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc14___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc14___bit 14</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc15___lsb 15</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc15___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc15___bit 15</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc16___lsb 16</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc16___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc16___bit 16</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc17___lsb 17</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc17___width 1</span>
<span class="cp">#define reg_pinmux_rw_pc_iop___pc17___bit 17</span>
<span class="cp">#define reg_pinmux_rw_pc_iop_offset 20</span>

<span class="cm">/* Register rw_pd_gio, scope pinmux, type rw */</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd0___lsb 0</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd0___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd0___bit 0</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd1___lsb 1</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd1___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd1___bit 1</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd2___lsb 2</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd2___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd2___bit 2</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd3___lsb 3</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd3___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd3___bit 3</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd4___lsb 4</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd4___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd4___bit 4</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd5___lsb 5</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd5___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd5___bit 5</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd6___lsb 6</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd6___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd6___bit 6</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd7___lsb 7</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd7___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd7___bit 7</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd8___lsb 8</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd8___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd8___bit 8</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd9___lsb 9</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd9___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd9___bit 9</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd10___lsb 10</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd10___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd10___bit 10</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd11___lsb 11</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd11___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd11___bit 11</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd12___lsb 12</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd12___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd12___bit 12</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd13___lsb 13</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd13___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd13___bit 13</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd14___lsb 14</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd14___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd14___bit 14</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd15___lsb 15</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd15___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd15___bit 15</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd16___lsb 16</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd16___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd16___bit 16</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd17___lsb 17</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd17___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_gio___pd17___bit 17</span>
<span class="cp">#define reg_pinmux_rw_pd_gio_offset 24</span>

<span class="cm">/* Register rw_pd_iop, scope pinmux, type rw */</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd0___lsb 0</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd0___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd0___bit 0</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd1___lsb 1</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd1___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd1___bit 1</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd2___lsb 2</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd2___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd2___bit 2</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd3___lsb 3</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd3___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd3___bit 3</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd4___lsb 4</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd4___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd4___bit 4</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd5___lsb 5</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd5___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd5___bit 5</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd6___lsb 6</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd6___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd6___bit 6</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd7___lsb 7</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd7___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd7___bit 7</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd8___lsb 8</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd8___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd8___bit 8</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd9___lsb 9</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd9___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd9___bit 9</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd10___lsb 10</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd10___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd10___bit 10</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd11___lsb 11</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd11___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd11___bit 11</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd12___lsb 12</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd12___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd12___bit 12</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd13___lsb 13</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd13___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd13___bit 13</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd14___lsb 14</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd14___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd14___bit 14</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd15___lsb 15</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd15___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd15___bit 15</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd16___lsb 16</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd16___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd16___bit 16</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd17___lsb 17</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd17___width 1</span>
<span class="cp">#define reg_pinmux_rw_pd_iop___pd17___bit 17</span>
<span class="cp">#define reg_pinmux_rw_pd_iop_offset 28</span>

<span class="cm">/* Register rw_pe_gio, scope pinmux, type rw */</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe0___lsb 0</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe0___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe0___bit 0</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe1___lsb 1</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe1___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe1___bit 1</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe2___lsb 2</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe2___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe2___bit 2</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe3___lsb 3</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe3___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe3___bit 3</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe4___lsb 4</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe4___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe4___bit 4</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe5___lsb 5</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe5___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe5___bit 5</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe6___lsb 6</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe6___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe6___bit 6</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe7___lsb 7</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe7___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe7___bit 7</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe8___lsb 8</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe8___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe8___bit 8</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe9___lsb 9</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe9___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe9___bit 9</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe10___lsb 10</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe10___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe10___bit 10</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe11___lsb 11</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe11___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe11___bit 11</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe12___lsb 12</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe12___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe12___bit 12</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe13___lsb 13</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe13___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe13___bit 13</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe14___lsb 14</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe14___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe14___bit 14</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe15___lsb 15</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe15___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe15___bit 15</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe16___lsb 16</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe16___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe16___bit 16</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe17___lsb 17</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe17___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_gio___pe17___bit 17</span>
<span class="cp">#define reg_pinmux_rw_pe_gio_offset 32</span>

<span class="cm">/* Register rw_pe_iop, scope pinmux, type rw */</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe0___lsb 0</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe0___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe0___bit 0</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe1___lsb 1</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe1___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe1___bit 1</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe2___lsb 2</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe2___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe2___bit 2</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe3___lsb 3</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe3___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe3___bit 3</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe4___lsb 4</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe4___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe4___bit 4</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe5___lsb 5</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe5___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe5___bit 5</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe6___lsb 6</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe6___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe6___bit 6</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe7___lsb 7</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe7___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe7___bit 7</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe8___lsb 8</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe8___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe8___bit 8</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe9___lsb 9</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe9___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe9___bit 9</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe10___lsb 10</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe10___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe10___bit 10</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe11___lsb 11</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe11___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe11___bit 11</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe12___lsb 12</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe12___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe12___bit 12</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe13___lsb 13</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe13___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe13___bit 13</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe14___lsb 14</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe14___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe14___bit 14</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe15___lsb 15</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe15___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe15___bit 15</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe16___lsb 16</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe16___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe16___bit 16</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe17___lsb 17</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe17___width 1</span>
<span class="cp">#define reg_pinmux_rw_pe_iop___pe17___bit 17</span>
<span class="cp">#define reg_pinmux_rw_pe_iop_offset 36</span>

<span class="cm">/* Register rw_usb_phy, scope pinmux, type rw */</span>
<span class="cp">#define reg_pinmux_rw_usb_phy___en_usb0___lsb 0</span>
<span class="cp">#define reg_pinmux_rw_usb_phy___en_usb0___width 1</span>
<span class="cp">#define reg_pinmux_rw_usb_phy___en_usb0___bit 0</span>
<span class="cp">#define reg_pinmux_rw_usb_phy___en_usb1___lsb 1</span>
<span class="cp">#define reg_pinmux_rw_usb_phy___en_usb1___width 1</span>
<span class="cp">#define reg_pinmux_rw_usb_phy___en_usb1___bit 1</span>
<span class="cp">#define reg_pinmux_rw_usb_phy_offset 40</span>


<span class="cm">/* Constants */</span>
<span class="cp">#define regk_pinmux_no                            0x00000000</span>
<span class="cp">#define regk_pinmux_rw_hwprot_default             0x00000000</span>
<span class="cp">#define regk_pinmux_rw_pa_default                 0x00000000</span>
<span class="cp">#define regk_pinmux_rw_pb_gio_default             0x00000000</span>
<span class="cp">#define regk_pinmux_rw_pb_iop_default             0x00000000</span>
<span class="cp">#define regk_pinmux_rw_pc_gio_default             0x00000000</span>
<span class="cp">#define regk_pinmux_rw_pc_iop_default             0x00000000</span>
<span class="cp">#define regk_pinmux_rw_pd_gio_default             0x00000000</span>
<span class="cp">#define regk_pinmux_rw_pd_iop_default             0x00000000</span>
<span class="cp">#define regk_pinmux_rw_pe_gio_default             0x00000000</span>
<span class="cp">#define regk_pinmux_rw_pe_iop_default             0x00000000</span>
<span class="cp">#define regk_pinmux_rw_usb_phy_default            0x00000000</span>
<span class="cp">#define regk_pinmux_yes                           0x00000001</span>
<span class="cp">#endif </span><span class="cm">/* __pinmux_defs_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:8}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../../javascript/docco.min.js"></script>
</html>
