[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/HierPathBeginBlock/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 281
LIB: work
FILE: ${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv
n<> u<280> t<Top_level_rule> c<1> l<1:1> el<34:1>
  n<> u<1> t<Null_rule> p<280> s<279> l<1:1>
  n<> u<279> t<Source_text> p<280> c<278> l<1:1> el<33:10>
    n<> u<278> t<Description> p<279> c<277> l<1:1> el<33:10>
      n<> u<277> t<Module_declaration> p<278> c<39> l<1:1> el<33:10>
        n<> u<39> t<Module_ansi_header> p<277> c<2> s<143> l<1:1> el<4:3>
          n<module> u<2> t<Module_keyword> p<39> s<3> l<1:1> el<1:7>
          n<matching_end_labels_top> u<3> t<STRING_CONST> p<39> s<4> l<1:8> el<1:31>
          n<> u<4> t<Package_import_declaration_list> p<39> s<38> l<1:31> el<1:31>
          n<> u<38> t<Port_declaration_list> p<39> c<22> l<1:31> el<4:2>
            n<> u<22> t<Ansi_port_declaration> p<38> c<20> s<27> l<2:5> el<3:9>
              n<> u<20> t<Net_port_header> p<22> c<5> s<21> l<2:5> el<2:21>
                n<> u<5> t<PortDir_Out> p<20> s<19> l<2:5> el<2:11>
                n<> u<19> t<Net_port_type> p<20> c<18> l<2:12> el<2:21>
                  n<> u<18> t<Data_type_or_implicit> p<19> c<17> l<2:12> el<2:21>
                    n<> u<17> t<Data_type> p<18> c<6> l<2:12> el<2:21>
                      n<> u<6> t<IntVec_TypeReg> p<17> s<16> l<2:12> el<2:15>
                      n<> u<16> t<Packed_dimension> p<17> c<15> l<2:16> el<2:21>
                        n<> u<15> t<Constant_range> p<16> c<10> l<2:17> el<2:20>
                          n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<2:17> el<2:18>
                            n<> u<9> t<Constant_primary> p<10> c<8> l<2:17> el<2:18>
                              n<> u<8> t<Primary_literal> p<9> c<7> l<2:17> el<2:18>
                                n<7> u<7> t<INT_CONST> p<8> l<2:17> el<2:18>
                          n<> u<14> t<Constant_expression> p<15> c<13> l<2:19> el<2:20>
                            n<> u<13> t<Constant_primary> p<14> c<12> l<2:19> el<2:20>
                              n<> u<12> t<Primary_literal> p<13> c<11> l<2:19> el<2:20>
                                n<0> u<11> t<INT_CONST> p<12> l<2:19> el<2:20>
              n<out1> u<21> t<STRING_CONST> p<22> l<3:5> el<3:9>
            n<> u<27> t<Ansi_port_declaration> p<38> c<25> s<32> l<3:11> el<3:15>
              n<> u<25> t<Net_port_header> p<27> c<24> s<26> l<3:11> el<3:11>
                n<> u<24> t<Net_port_type> p<25> c<23> l<3:11> el<3:11>
                  n<> u<23> t<Data_type_or_implicit> p<24> l<3:11> el<3:11>
              n<out2> u<26> t<STRING_CONST> p<27> l<3:11> el<3:15>
            n<> u<32> t<Ansi_port_declaration> p<38> c<30> s<37> l<3:17> el<3:21>
              n<> u<30> t<Net_port_header> p<32> c<29> s<31> l<3:17> el<3:17>
                n<> u<29> t<Net_port_type> p<30> c<28> l<3:17> el<3:17>
                  n<> u<28> t<Data_type_or_implicit> p<29> l<3:17> el<3:17>
              n<out3> u<31> t<STRING_CONST> p<32> l<3:17> el<3:21>
            n<> u<37> t<Ansi_port_declaration> p<38> c<35> l<3:23> el<3:27>
              n<> u<35> t<Net_port_header> p<37> c<34> s<36> l<3:23> el<3:23>
                n<> u<34> t<Net_port_type> p<35> c<33> l<3:23> el<3:23>
                  n<> u<33> t<Data_type_or_implicit> p<34> l<3:23> el<3:23>
              n<out4> u<36> t<STRING_CONST> p<37> l<3:23> el<3:27>
        n<> u<143> t<Non_port_module_item> p<277> c<142> s<275> l<5:5> el<18:8>
          n<> u<142> t<Module_or_generate_item> p<143> c<141> l<5:5> el<18:8>
            n<> u<141> t<Module_common_item> p<142> c<140> l<5:5> el<18:8>
              n<> u<140> t<Initial_construct> p<141> c<139> l<5:5> el<18:8>
                n<> u<139> t<Statement_or_null> p<140> c<138> l<5:13> el<18:8>
                  n<> u<138> t<Statement> p<139> c<137> l<5:13> el<18:8>
                    n<> u<137> t<Statement_item> p<138> c<136> l<5:13> el<18:8>
                      n<> u<136> t<Seq_block> p<137> c<68> l<5:13> el<18:8>
                        n<> u<68> t<Statement_or_null> p<136> c<67> s<86> l<6:9> el<9:12>
                          n<> u<67> t<Statement> p<68> c<66> l<6:9> el<9:12>
                            n<> u<66> t<Statement_item> p<67> c<65> l<6:9> el<9:12>
                              n<> u<65> t<Seq_block> p<66> c<40> l<6:9> el<9:12>
                                n<blk1> u<40> t<STRING_CONST> p<65> s<48> l<6:17> el<6:21>
                                n<> u<48> t<Block_item_declaration> p<65> c<47> s<63> l<7:13> el<7:19>
                                  n<> u<47> t<Data_declaration> p<48> c<46> l<7:13> el<7:19>
                                    n<> u<46> t<Variable_declaration> p<47> c<42> l<7:13> el<7:19>
                                      n<> u<42> t<Data_type> p<46> c<41> s<45> l<7:13> el<7:16>
                                        n<> u<41> t<IntVec_TypeReg> p<42> l<7:13> el<7:16>
                                      n<> u<45> t<Variable_decl_assignment_list> p<46> c<44> l<7:17> el<7:18>
                                        n<> u<44> t<Variable_decl_assignment> p<45> c<43> l<7:17> el<7:18>
                                          n<x> u<43> t<STRING_CONST> p<44> l<7:17> el<7:18>
                                n<> u<63> t<Statement_or_null> p<65> c<62> s<64> l<8:13> el<8:19>
                                  n<> u<62> t<Statement> p<63> c<61> l<8:13> el<8:19>
                                    n<> u<61> t<Statement_item> p<62> c<60> l<8:13> el<8:19>
                                      n<> u<60> t<Blocking_assignment> p<61> c<59> l<8:13> el<8:18>
                                        n<> u<59> t<Operator_assignment> p<60> c<53> l<8:13> el<8:18>
                                          n<> u<53> t<Variable_lvalue> p<59> c<50> s<54> l<8:13> el<8:14>
                                            n<> u<50> t<Ps_or_hierarchical_identifier> p<53> c<49> s<52> l<8:13> el<8:14>
                                              n<x> u<49> t<STRING_CONST> p<50> l<8:13> el<8:14>
                                            n<> u<52> t<Select> p<53> c<51> l<8:15> el<8:15>
                                              n<> u<51> t<Bit_select> p<52> l<8:15> el<8:15>
                                          n<> u<54> t<AssignOp_Assign> p<59> s<58> l<8:15> el<8:16>
                                          n<> u<58> t<Expression> p<59> c<57> l<8:17> el<8:18>
                                            n<> u<57> t<Primary> p<58> c<56> l<8:17> el<8:18>
                                              n<> u<56> t<Primary_literal> p<57> c<55> l<8:17> el<8:18>
                                                n<1> u<55> t<INT_CONST> p<56> l<8:17> el<8:18>
                                n<> u<64> t<END> p<65> l<9:9> el<9:12>
                        n<> u<86> t<Statement_or_null> p<136> c<85> s<116> l<10:9> el<10:23>
                          n<> u<85> t<Statement> p<86> c<84> l<10:9> el<10:23>
                            n<> u<84> t<Statement_item> p<85> c<83> l<10:9> el<10:23>
                              n<> u<83> t<Blocking_assignment> p<84> c<82> l<10:9> el<10:22>
                                n<> u<82> t<Operator_assignment> p<83> c<73> l<10:9> el<10:22>
                                  n<> u<73> t<Variable_lvalue> p<82> c<70> s<74> l<10:9> el<10:13>
                                    n<> u<70> t<Ps_or_hierarchical_identifier> p<73> c<69> s<72> l<10:9> el<10:13>
                                      n<out1> u<69> t<STRING_CONST> p<70> l<10:9> el<10:13>
                                    n<> u<72> t<Select> p<73> c<71> l<10:14> el<10:14>
                                      n<> u<71> t<Bit_select> p<72> l<10:14> el<10:14>
                                  n<> u<74> t<AssignOp_Assign> p<82> s<81> l<10:14> el<10:15>
                                  n<> u<81> t<Expression> p<82> c<80> l<10:16> el<10:22>
                                    n<> u<80> t<Primary> p<81> c<79> l<10:16> el<10:22>
                                      n<> u<79> t<Complex_func_call> p<80> c<75> l<10:16> el<10:22>
                                        n<blk1> u<75> t<STRING_CONST> p<79> s<76> l<10:16> el<10:20>
                                        n<x> u<76> t<STRING_CONST> p<79> s<78> l<10:21> el<10:22>
                                        n<> u<78> t<Select> p<79> c<77> l<10:22> el<10:22>
                                          n<> u<77> t<Bit_select> p<78> l<10:22> el<10:22>
                        n<> u<116> t<Statement_or_null> p<136> c<115> s<134> l<12:9> el<15:19>
                          n<> u<115> t<Statement> p<116> c<114> l<12:9> el<15:19>
                            n<> u<114> t<Statement_item> p<115> c<113> l<12:9> el<15:19>
                              n<> u<113> t<Seq_block> p<114> c<87> l<12:9> el<15:19>
                                n<blk2> u<87> t<STRING_CONST> p<113> s<95> l<12:17> el<12:21>
                                n<> u<95> t<Block_item_declaration> p<113> c<94> s<110> l<13:13> el<13:19>
                                  n<> u<94> t<Data_declaration> p<95> c<93> l<13:13> el<13:19>
                                    n<> u<93> t<Variable_declaration> p<94> c<89> l<13:13> el<13:19>
                                      n<> u<89> t<Data_type> p<93> c<88> s<92> l<13:13> el<13:16>
                                        n<> u<88> t<IntVec_TypeReg> p<89> l<13:13> el<13:16>
                                      n<> u<92> t<Variable_decl_assignment_list> p<93> c<91> l<13:17> el<13:18>
                                        n<> u<91> t<Variable_decl_assignment> p<92> c<90> l<13:17> el<13:18>
                                          n<x> u<90> t<STRING_CONST> p<91> l<13:17> el<13:18>
                                n<> u<110> t<Statement_or_null> p<113> c<109> s<112> l<14:13> el<14:19>
                                  n<> u<109> t<Statement> p<110> c<108> l<14:13> el<14:19>
                                    n<> u<108> t<Statement_item> p<109> c<107> l<14:13> el<14:19>
                                      n<> u<107> t<Blocking_assignment> p<108> c<106> l<14:13> el<14:18>
                                        n<> u<106> t<Operator_assignment> p<107> c<100> l<14:13> el<14:18>
                                          n<> u<100> t<Variable_lvalue> p<106> c<97> s<101> l<14:13> el<14:14>
                                            n<> u<97> t<Ps_or_hierarchical_identifier> p<100> c<96> s<99> l<14:13> el<14:14>
                                              n<x> u<96> t<STRING_CONST> p<97> l<14:13> el<14:14>
                                            n<> u<99> t<Select> p<100> c<98> l<14:15> el<14:15>
                                              n<> u<98> t<Bit_select> p<99> l<14:15> el<14:15>
                                          n<> u<101> t<AssignOp_Assign> p<106> s<105> l<14:15> el<14:16>
                                          n<> u<105> t<Expression> p<106> c<104> l<14:17> el<14:18>
                                            n<> u<104> t<Primary> p<105> c<103> l<14:17> el<14:18>
                                              n<> u<103> t<Primary_literal> p<104> c<102> l<14:17> el<14:18>
                                                n<2> u<102> t<INT_CONST> p<103> l<14:17> el<14:18>
                                n<> u<112> t<END> p<113> s<111> l<15:9> el<15:12>
                                n<blk2> u<111> t<STRING_CONST> p<113> l<15:15> el<15:19>
                        n<> u<134> t<Statement_or_null> p<136> c<133> s<135> l<16:9> el<16:23>
                          n<> u<133> t<Statement> p<134> c<132> l<16:9> el<16:23>
                            n<> u<132> t<Statement_item> p<133> c<131> l<16:9> el<16:23>
                              n<> u<131> t<Blocking_assignment> p<132> c<130> l<16:9> el<16:22>
                                n<> u<130> t<Operator_assignment> p<131> c<121> l<16:9> el<16:22>
                                  n<> u<121> t<Variable_lvalue> p<130> c<118> s<122> l<16:9> el<16:13>
                                    n<> u<118> t<Ps_or_hierarchical_identifier> p<121> c<117> s<120> l<16:9> el<16:13>
                                      n<out2> u<117> t<STRING_CONST> p<118> l<16:9> el<16:13>
                                    n<> u<120> t<Select> p<121> c<119> l<16:14> el<16:14>
                                      n<> u<119> t<Bit_select> p<120> l<16:14> el<16:14>
                                  n<> u<122> t<AssignOp_Assign> p<130> s<129> l<16:14> el<16:15>
                                  n<> u<129> t<Expression> p<130> c<128> l<16:16> el<16:22>
                                    n<> u<128> t<Primary> p<129> c<127> l<16:16> el<16:22>
                                      n<> u<127> t<Complex_func_call> p<128> c<123> l<16:16> el<16:22>
                                        n<blk2> u<123> t<STRING_CONST> p<127> s<124> l<16:16> el<16:20>
                                        n<x> u<124> t<STRING_CONST> p<127> s<126> l<16:21> el<16:22>
                                        n<> u<126> t<Select> p<127> c<125> l<16:22> el<16:22>
                                          n<> u<125> t<Bit_select> p<126> l<16:22> el<16:22>
                        n<> u<135> t<END> p<136> l<18:5> el<18:8>
        n<> u<275> t<Non_port_module_item> p<277> c<274> s<276> l<20:5> el<31:8>
          n<> u<274> t<Module_or_generate_item> p<275> c<273> l<20:5> el<31:8>
            n<> u<273> t<Module_common_item> p<274> c<272> l<20:5> el<31:8>
              n<> u<272> t<Conditional_generate_construct> p<273> c<271> l<20:5> el<31:8>
                n<> u<271> t<If_generate_construct> p<272> c<270> l<20:5> el<31:8>
                  n<> u<270> t<IF> p<271> s<147> l<20:5> el<20:7>
                  n<> u<147> t<Constant_expression> p<271> c<146> s<269> l<20:9> el<20:10>
                    n<> u<146> t<Constant_primary> p<147> c<145> l<20:9> el<20:10>
                      n<> u<145> t<Primary_literal> p<146> c<144> l<20:9> el<20:10>
                        n<1> u<144> t<INT_CONST> p<145> l<20:9> el<20:10>
                  n<> u<269> t<Generate_item> p<271> c<268> l<20:12> el<31:8>
                    n<> u<268> t<Generate_begin_end_block> p<269> c<188> l<20:12> el<31:8>
                      n<> u<188> t<Generate_item> p<268> c<187> s<206> l<21:9> el<24:12>
                        n<> u<187> t<Module_or_generate_item> p<188> c<186> l<21:9> el<24:12>
                          n<> u<186> t<Module_common_item> p<187> c<185> l<21:9> el<24:12>
                            n<> u<185> t<Conditional_generate_construct> p<186> c<184> l<21:9> el<24:12>
                              n<> u<184> t<If_generate_construct> p<185> c<183> l<21:9> el<24:12>
                                n<> u<183> t<IF> p<184> s<151> l<21:9> el<21:11>
                                n<> u<151> t<Constant_expression> p<184> c<150> s<182> l<21:13> el<21:14>
                                  n<> u<150> t<Constant_primary> p<151> c<149> l<21:13> el<21:14>
                                    n<> u<149> t<Primary_literal> p<150> c<148> l<21:13> el<21:14>
                                      n<1> u<148> t<INT_CONST> p<149> l<21:13> el<21:14>
                                n<> u<182> t<Generate_item> p<184> c<181> l<21:16> el<24:12>
                                  n<> u<181> t<Generate_begin_end_block> p<182> c<152> l<21:16> el<24:12>
                                    n<blk3> u<152> t<STRING_CONST> p<181> s<164> l<21:24> el<21:28>
                                    n<> u<164> t<Generate_item> p<181> c<163> s<179> l<22:13> el<22:19>
                                      n<> u<163> t<Module_or_generate_item> p<164> c<162> l<22:13> el<22:19>
                                        n<> u<162> t<Module_common_item> p<163> c<161> l<22:13> el<22:19>
                                          n<> u<161> t<Module_or_generate_item_declaration> p<162> c<160> l<22:13> el<22:19>
                                            n<> u<160> t<Package_or_generate_item_declaration> p<161> c<159> l<22:13> el<22:19>
                                              n<> u<159> t<Data_declaration> p<160> c<158> l<22:13> el<22:19>
                                                n<> u<158> t<Variable_declaration> p<159> c<154> l<22:13> el<22:19>
                                                  n<> u<154> t<Data_type> p<158> c<153> s<157> l<22:13> el<22:16>
                                                    n<> u<153> t<IntVec_TypeReg> p<154> l<22:13> el<22:16>
                                                  n<> u<157> t<Variable_decl_assignment_list> p<158> c<156> l<22:17> el<22:18>
                                                    n<> u<156> t<Variable_decl_assignment> p<157> c<155> l<22:17> el<22:18>
                                                      n<x> u<155> t<STRING_CONST> p<156> l<22:17> el<22:18>
                                    n<> u<179> t<Generate_item> p<181> c<178> s<180> l<23:13> el<23:26>
                                      n<> u<178> t<Module_or_generate_item> p<179> c<177> l<23:13> el<23:26>
                                        n<> u<177> t<Module_common_item> p<178> c<176> l<23:13> el<23:26>
                                          n<> u<176> t<Continuous_assign> p<177> c<175> l<23:13> el<23:26>
                                            n<> u<175> t<Net_assignment_list> p<176> c<174> l<23:20> el<23:25>
                                              n<> u<174> t<Net_assignment> p<175> c<169> l<23:20> el<23:25>
                                                n<> u<169> t<Net_lvalue> p<174> c<166> s<173> l<23:20> el<23:21>
                                                  n<> u<166> t<Ps_or_hierarchical_identifier> p<169> c<165> s<168> l<23:20> el<23:21>
                                                    n<x> u<165> t<STRING_CONST> p<166> l<23:20> el<23:21>
                                                  n<> u<168> t<Constant_select> p<169> c<167> l<23:22> el<23:22>
                                                    n<> u<167> t<Constant_bit_select> p<168> l<23:22> el<23:22>
                                                n<> u<173> t<Expression> p<174> c<172> l<23:24> el<23:25>
                                                  n<> u<172> t<Primary> p<173> c<171> l<23:24> el<23:25>
                                                    n<> u<171> t<Primary_literal> p<172> c<170> l<23:24> el<23:25>
                                                      n<3> u<170> t<INT_CONST> p<171> l<23:24> el<23:25>
                                    n<> u<180> t<END> p<181> l<24:9> el<24:12>
                      n<> u<206> t<Generate_item> p<268> c<205> s<248> l<25:9> el<25:30>
                        n<> u<205> t<Module_or_generate_item> p<206> c<204> l<25:9> el<25:30>
                          n<> u<204> t<Module_common_item> p<205> c<203> l<25:9> el<25:30>
                            n<> u<203> t<Continuous_assign> p<204> c<202> l<25:9> el<25:30>
                              n<> u<202> t<Net_assignment_list> p<203> c<201> l<25:16> el<25:29>
                                n<> u<201> t<Net_assignment> p<202> c<193> l<25:16> el<25:29>
                                  n<> u<193> t<Net_lvalue> p<201> c<190> s<200> l<25:16> el<25:20>
                                    n<> u<190> t<Ps_or_hierarchical_identifier> p<193> c<189> s<192> l<25:16> el<25:20>
                                      n<out3> u<189> t<STRING_CONST> p<190> l<25:16> el<25:20>
                                    n<> u<192> t<Constant_select> p<193> c<191> l<25:21> el<25:21>
                                      n<> u<191> t<Constant_bit_select> p<192> l<25:21> el<25:21>
                                  n<> u<200> t<Expression> p<201> c<199> l<25:23> el<25:29>
                                    n<> u<199> t<Primary> p<200> c<198> l<25:23> el<25:29>
                                      n<> u<198> t<Complex_func_call> p<199> c<194> l<25:23> el<25:29>
                                        n<blk3> u<194> t<STRING_CONST> p<198> s<195> l<25:23> el<25:27>
                                        n<x> u<195> t<STRING_CONST> p<198> s<197> l<25:28> el<25:29>
                                        n<> u<197> t<Select> p<198> c<196> l<25:29> el<25:29>
                                          n<> u<196> t<Bit_select> p<197> l<25:29> el<25:29>
                      n<> u<248> t<Generate_item> p<268> c<247> s<266> l<26:9> el<29:19>
                        n<> u<247> t<Module_or_generate_item> p<248> c<246> l<26:9> el<29:19>
                          n<> u<246> t<Module_common_item> p<247> c<245> l<26:9> el<29:19>
                            n<> u<245> t<Conditional_generate_construct> p<246> c<244> l<26:9> el<29:19>
                              n<> u<244> t<If_generate_construct> p<245> c<243> l<26:9> el<29:19>
                                n<> u<243> t<IF> p<244> s<210> l<26:9> el<26:11>
                                n<> u<210> t<Constant_expression> p<244> c<209> s<242> l<26:13> el<26:14>
                                  n<> u<209> t<Constant_primary> p<210> c<208> l<26:13> el<26:14>
                                    n<> u<208> t<Primary_literal> p<209> c<207> l<26:13> el<26:14>
                                      n<1> u<207> t<INT_CONST> p<208> l<26:13> el<26:14>
                                n<> u<242> t<Generate_item> p<244> c<241> l<26:16> el<29:19>
                                  n<> u<241> t<Generate_begin_end_block> p<242> c<211> l<26:16> el<29:19>
                                    n<blk4> u<211> t<STRING_CONST> p<241> s<223> l<26:24> el<26:28>
                                    n<> u<223> t<Generate_item> p<241> c<222> s<238> l<27:13> el<27:19>
                                      n<> u<222> t<Module_or_generate_item> p<223> c<221> l<27:13> el<27:19>
                                        n<> u<221> t<Module_common_item> p<222> c<220> l<27:13> el<27:19>
                                          n<> u<220> t<Module_or_generate_item_declaration> p<221> c<219> l<27:13> el<27:19>
                                            n<> u<219> t<Package_or_generate_item_declaration> p<220> c<218> l<27:13> el<27:19>
                                              n<> u<218> t<Data_declaration> p<219> c<217> l<27:13> el<27:19>
                                                n<> u<217> t<Variable_declaration> p<218> c<213> l<27:13> el<27:19>
                                                  n<> u<213> t<Data_type> p<217> c<212> s<216> l<27:13> el<27:16>
                                                    n<> u<212> t<IntVec_TypeReg> p<213> l<27:13> el<27:16>
                                                  n<> u<216> t<Variable_decl_assignment_list> p<217> c<215> l<27:17> el<27:18>
                                                    n<> u<215> t<Variable_decl_assignment> p<216> c<214> l<27:17> el<27:18>
                                                      n<x> u<214> t<STRING_CONST> p<215> l<27:17> el<27:18>
                                    n<> u<238> t<Generate_item> p<241> c<237> s<240> l<28:13> el<28:26>
                                      n<> u<237> t<Module_or_generate_item> p<238> c<236> l<28:13> el<28:26>
                                        n<> u<236> t<Module_common_item> p<237> c<235> l<28:13> el<28:26>
                                          n<> u<235> t<Continuous_assign> p<236> c<234> l<28:13> el<28:26>
                                            n<> u<234> t<Net_assignment_list> p<235> c<233> l<28:20> el<28:25>
                                              n<> u<233> t<Net_assignment> p<234> c<228> l<28:20> el<28:25>
                                                n<> u<228> t<Net_lvalue> p<233> c<225> s<232> l<28:20> el<28:21>
                                                  n<> u<225> t<Ps_or_hierarchical_identifier> p<228> c<224> s<227> l<28:20> el<28:21>
                                                    n<x> u<224> t<STRING_CONST> p<225> l<28:20> el<28:21>
                                                  n<> u<227> t<Constant_select> p<228> c<226> l<28:22> el<28:22>
                                                    n<> u<226> t<Constant_bit_select> p<227> l<28:22> el<28:22>
                                                n<> u<232> t<Expression> p<233> c<231> l<28:24> el<28:25>
                                                  n<> u<231> t<Primary> p<232> c<230> l<28:24> el<28:25>
                                                    n<> u<230> t<Primary_literal> p<231> c<229> l<28:24> el<28:25>
                                                      n<4> u<229> t<INT_CONST> p<230> l<28:24> el<28:25>
                                    n<> u<240> t<END> p<241> s<239> l<29:9> el<29:12>
                                    n<blk4> u<239> t<STRING_CONST> p<241> l<29:15> el<29:19>
                      n<> u<266> t<Generate_item> p<268> c<265> s<267> l<30:9> el<30:30>
                        n<> u<265> t<Module_or_generate_item> p<266> c<264> l<30:9> el<30:30>
                          n<> u<264> t<Module_common_item> p<265> c<263> l<30:9> el<30:30>
                            n<> u<263> t<Continuous_assign> p<264> c<262> l<30:9> el<30:30>
                              n<> u<262> t<Net_assignment_list> p<263> c<261> l<30:16> el<30:29>
                                n<> u<261> t<Net_assignment> p<262> c<253> l<30:16> el<30:29>
                                  n<> u<253> t<Net_lvalue> p<261> c<250> s<260> l<30:16> el<30:20>
                                    n<> u<250> t<Ps_or_hierarchical_identifier> p<253> c<249> s<252> l<30:16> el<30:20>
                                      n<out4> u<249> t<STRING_CONST> p<250> l<30:16> el<30:20>
                                    n<> u<252> t<Constant_select> p<253> c<251> l<30:21> el<30:21>
                                      n<> u<251> t<Constant_bit_select> p<252> l<30:21> el<30:21>
                                  n<> u<260> t<Expression> p<261> c<259> l<30:23> el<30:29>
                                    n<> u<259> t<Primary> p<260> c<258> l<30:23> el<30:29>
                                      n<> u<258> t<Complex_func_call> p<259> c<254> l<30:23> el<30:29>
                                        n<blk4> u<254> t<STRING_CONST> p<258> s<255> l<30:23> el<30:27>
                                        n<x> u<255> t<STRING_CONST> p<258> s<257> l<30:28> el<30:29>
                                        n<> u<257> t<Select> p<258> c<256> l<30:29> el<30:29>
                                          n<> u<256> t<Bit_select> p<257> l<30:29> el<30:29>
                      n<> u<267> t<END> p<268> l<31:5> el<31:8>
        n<> u<276> t<ENDMODULE> p<277> l<33:1> el<33:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv:1:1: No timescale set for "matching_end_labels_top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv:1:1: Compile module "work@matching_end_labels_top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             8
Begin                                                  6
Constant                                               7
ContAssign                                             4
Design                                                 1
GenIf                                                  3
HierPath                                               4
Identifier                                             5
Initial                                                1
LogicNet                                               8
LogicTypespec                                         12
Module                                                 1
ModuleTypespec                                         1
Port                                                   4
RefObj                                                16
RefTypespec                                           12
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/HierPathBeginBlock/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@matching_end_labels_top)
    |vpiParent:
    \_Module: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiName:work@matching_end_labels_top
  |vpiInternalScope:
  \_Begin: (work@matching_end_labels_top), line:20:12, endln:31:8
    |vpiParent:
    \_Module: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiFullName:work@matching_end_labels_top
    |vpiInternalScope:
    \_Begin: (work@matching_end_labels_top.blk3), line:21:16, endln:24:12
      |vpiParent:
      \_Begin: (work@matching_end_labels_top), line:20:12, endln:31:8
      |vpiName:
      \_Identifier: (blk3)
        |vpiParent:
        \_Begin: (work@matching_end_labels_top.blk3), line:21:16, endln:24:12
        |vpiName:blk3
      |vpiFullName:work@matching_end_labels_top.blk3
      |vpiTypedef:
      \_LogicTypespec: , line:22:13, endln:22:16
        |vpiParent:
        \_Begin: (work@matching_end_labels_top.blk3), line:21:16, endln:24:12
      |vpiImportTypespec:
      \_LogicTypespec: , line:22:13, endln:22:16
      |vpiImportTypespec:
      \_LogicNet: (work@matching_end_labels_top.blk3.x), line:22:17, endln:22:18
        |vpiParent:
        \_Begin: (work@matching_end_labels_top.blk3), line:21:16, endln:24:12
        |vpiTypespec:
        \_RefTypespec: (work@matching_end_labels_top.blk3.x), line:22:13, endln:22:16
          |vpiParent:
          \_LogicNet: (work@matching_end_labels_top.blk3.x), line:22:17, endln:22:18
          |vpiFullName:work@matching_end_labels_top.blk3.x
          |vpiActual:
          \_LogicTypespec: , line:22:13, endln:22:16
        |vpiName:x
        |vpiFullName:work@matching_end_labels_top.blk3.x
        |vpiSigned:1
      |vpiStmt:
      \_Assignment: , line:22:17, endln:22:18
        |vpiParent:
        \_Begin: (work@matching_end_labels_top.blk3), line:21:16, endln:24:12
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_LogicNet: (work@matching_end_labels_top.blk3.x), line:22:17, endln:22:18
      |vpiStmt:
      \_ContAssign: , line:23:20, endln:23:25
        |vpiParent:
        \_Begin: (work@matching_end_labels_top.blk3), line:21:16, endln:24:12
        |vpiRhs:
        \_Constant: , line:23:24, endln:23:25
          |vpiParent:
          \_ContAssign: , line:23:20, endln:23:25
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@matching_end_labels_top.blk3.x), line:23:20, endln:23:21
          |vpiParent:
          \_ContAssign: , line:23:20, endln:23:25
          |vpiName:x
          |vpiFullName:work@matching_end_labels_top.blk3.x
          |vpiActual:
          \_LogicNet: (work@matching_end_labels_top.blk3.x), line:22:17, endln:22:18
    |vpiInternalScope:
    \_Begin: (work@matching_end_labels_top.blk4), line:26:16, endln:29:19
      |vpiParent:
      \_Begin: (work@matching_end_labels_top), line:20:12, endln:31:8
      |vpiName:
      \_Identifier: (blk4)
        |vpiParent:
        \_Begin: (work@matching_end_labels_top.blk4), line:26:16, endln:29:19
        |vpiName:blk4
      |vpiFullName:work@matching_end_labels_top.blk4
      |vpiTypedef:
      \_LogicTypespec: , line:27:13, endln:27:16
        |vpiParent:
        \_Begin: (work@matching_end_labels_top.blk4), line:26:16, endln:29:19
      |vpiImportTypespec:
      \_LogicTypespec: , line:27:13, endln:27:16
      |vpiImportTypespec:
      \_LogicNet: (work@matching_end_labels_top.blk4.x), line:27:17, endln:27:18
        |vpiParent:
        \_Begin: (work@matching_end_labels_top.blk4), line:26:16, endln:29:19
        |vpiTypespec:
        \_RefTypespec: (work@matching_end_labels_top.blk4.x), line:27:13, endln:27:16
          |vpiParent:
          \_LogicNet: (work@matching_end_labels_top.blk4.x), line:27:17, endln:27:18
          |vpiFullName:work@matching_end_labels_top.blk4.x
          |vpiActual:
          \_LogicTypespec: , line:27:13, endln:27:16
        |vpiName:x
        |vpiFullName:work@matching_end_labels_top.blk4.x
        |vpiSigned:1
      |vpiStmt:
      \_Assignment: , line:27:17, endln:27:18
        |vpiParent:
        \_Begin: (work@matching_end_labels_top.blk4), line:26:16, endln:29:19
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_LogicNet: (work@matching_end_labels_top.blk4.x), line:27:17, endln:27:18
      |vpiStmt:
      \_ContAssign: , line:28:20, endln:28:25
        |vpiParent:
        \_Begin: (work@matching_end_labels_top.blk4), line:26:16, endln:29:19
        |vpiRhs:
        \_Constant: , line:28:24, endln:28:25
          |vpiParent:
          \_ContAssign: , line:28:20, endln:28:25
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@matching_end_labels_top.blk4.x), line:28:20, endln:28:21
          |vpiParent:
          \_ContAssign: , line:28:20, endln:28:25
          |vpiName:x
          |vpiFullName:work@matching_end_labels_top.blk4.x
          |vpiActual:
          \_LogicNet: (work@matching_end_labels_top.blk4.x), line:27:17, endln:27:18
    |vpiStmt:
    \_GenIf: , line:21:9, endln:24:12
      |vpiParent:
      \_Begin: (work@matching_end_labels_top), line:20:12, endln:31:8
      |vpiCondition:
      \_Constant: , line:21:13, endln:21:14
        |vpiParent:
        \_GenIf: , line:21:9, endln:24:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiStmt:
      \_Begin: (work@matching_end_labels_top.blk3), line:21:16, endln:24:12
    |vpiStmt:
    \_ContAssign: , line:25:16, endln:25:29
      |vpiParent:
      \_Begin: (work@matching_end_labels_top), line:20:12, endln:31:8
      |vpiRhs:
      \_HierPath: (blk3.x), line:25:23, endln:25:29
        |vpiParent:
        \_ContAssign: , line:25:16, endln:25:29
        |vpiActual:
        \_RefObj: (blk3), line:25:23, endln:25:27
          |vpiParent:
          \_HierPath: (blk3.x), line:25:23, endln:25:29
          |vpiName:blk3
          |vpiActual:
          \_Begin: (work@matching_end_labels_top.blk3), line:21:16, endln:24:12
        |vpiActual:
        \_RefObj: (work@matching_end_labels_top.x), line:25:28, endln:25:29
          |vpiParent:
          \_HierPath: (blk3.x), line:25:23, endln:25:29
          |vpiName:x
          |vpiFullName:work@matching_end_labels_top.x
          |vpiActual:
          \_LogicNet: (work@matching_end_labels_top.blk3.x), line:22:17, endln:22:18
        |vpiName:blk3.x
      |vpiLhs:
      \_RefObj: (work@matching_end_labels_top.out3), line:25:16, endln:25:20
        |vpiParent:
        \_ContAssign: , line:25:16, endln:25:29
        |vpiName:out3
        |vpiFullName:work@matching_end_labels_top.out3
        |vpiActual:
        \_LogicNet: (work@matching_end_labels_top.out3), line:3:17, endln:3:21
    |vpiStmt:
    \_GenIf: , line:26:9, endln:29:19
      |vpiParent:
      \_Begin: (work@matching_end_labels_top), line:20:12, endln:31:8
      |vpiCondition:
      \_Constant: , line:26:13, endln:26:14
        |vpiParent:
        \_GenIf: , line:26:9, endln:29:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiStmt:
      \_Begin: (work@matching_end_labels_top.blk4), line:26:16, endln:29:19
    |vpiStmt:
    \_ContAssign: , line:30:16, endln:30:29
      |vpiParent:
      \_Begin: (work@matching_end_labels_top), line:20:12, endln:31:8
      |vpiRhs:
      \_HierPath: (blk4.x), line:30:23, endln:30:29
        |vpiParent:
        \_ContAssign: , line:30:16, endln:30:29
        |vpiActual:
        \_RefObj: (blk4), line:30:23, endln:30:27
          |vpiParent:
          \_HierPath: (blk4.x), line:30:23, endln:30:29
          |vpiName:blk4
          |vpiActual:
          \_Begin: (work@matching_end_labels_top.blk4), line:26:16, endln:29:19
        |vpiActual:
        \_RefObj: (work@matching_end_labels_top.x), line:30:28, endln:30:29
          |vpiParent:
          \_HierPath: (blk4.x), line:30:23, endln:30:29
          |vpiName:x
          |vpiFullName:work@matching_end_labels_top.x
          |vpiActual:
          \_LogicNet: (work@matching_end_labels_top.blk4.x), line:27:17, endln:27:18
        |vpiName:blk4.x
      |vpiLhs:
      \_RefObj: (work@matching_end_labels_top.out4), line:30:16, endln:30:20
        |vpiParent:
        \_ContAssign: , line:30:16, endln:30:29
        |vpiName:out4
        |vpiFullName:work@matching_end_labels_top.out4
        |vpiActual:
        \_LogicNet: (work@matching_end_labels_top.out4), line:3:23, endln:3:27
  |vpiTypedef:
  \_LogicTypespec: , line:2:12, endln:2:15
    |vpiParent:
    \_Module: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:12, endln:2:15
  |vpiImportTypespec:
  \_LogicNet: (work@matching_end_labels_top.out1), line:3:5, endln:3:9
    |vpiParent:
    \_Module: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiTypespec:
    \_RefTypespec: (work@matching_end_labels_top.out1), line:2:12, endln:2:15
      |vpiParent:
      \_LogicNet: (work@matching_end_labels_top.out1), line:3:5, endln:3:9
      |vpiFullName:work@matching_end_labels_top.out1
      |vpiActual:
      \_LogicTypespec: , line:2:12, endln:2:15
    |vpiName:out1
    |vpiFullName:work@matching_end_labels_top.out1
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicNet: (work@matching_end_labels_top.out2), line:3:11, endln:3:15
    |vpiParent:
    \_Module: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiTypespec:
    \_RefTypespec: (work@matching_end_labels_top.out2), line:2:12, endln:2:15
      |vpiParent:
      \_LogicNet: (work@matching_end_labels_top.out2), line:3:11, endln:3:15
      |vpiFullName:work@matching_end_labels_top.out2
      |vpiActual:
      \_LogicTypespec: , line:2:12, endln:2:15
    |vpiName:out2
    |vpiFullName:work@matching_end_labels_top.out2
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicNet: (work@matching_end_labels_top.out3), line:3:17, endln:3:21
    |vpiParent:
    \_Module: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiTypespec:
    \_RefTypespec: (work@matching_end_labels_top.out3), line:2:12, endln:2:15
      |vpiParent:
      \_LogicNet: (work@matching_end_labels_top.out3), line:3:17, endln:3:21
      |vpiFullName:work@matching_end_labels_top.out3
      |vpiActual:
      \_LogicTypespec: , line:2:12, endln:2:15
    |vpiName:out3
    |vpiFullName:work@matching_end_labels_top.out3
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicNet: (work@matching_end_labels_top.out4), line:3:23, endln:3:27
    |vpiParent:
    \_Module: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiTypespec:
    \_RefTypespec: (work@matching_end_labels_top.out4), line:2:12, endln:2:15
      |vpiParent:
      \_LogicNet: (work@matching_end_labels_top.out4), line:3:23, endln:3:27
      |vpiFullName:work@matching_end_labels_top.out4
      |vpiActual:
      \_LogicTypespec: , line:2:12, endln:2:15
    |vpiName:out4
    |vpiFullName:work@matching_end_labels_top.out4
    |vpiNetType:48
  |vpiDefName:work@matching_end_labels_top
  |vpiNet:
  \_LogicNet: (work@matching_end_labels_top.out1), line:3:5, endln:3:9
  |vpiNet:
  \_LogicNet: (work@matching_end_labels_top.out2), line:3:11, endln:3:15
  |vpiNet:
  \_LogicNet: (work@matching_end_labels_top.out3), line:3:17, endln:3:21
  |vpiNet:
  \_LogicNet: (work@matching_end_labels_top.out4), line:3:23, endln:3:27
  |vpiPort:
  \_Port: (out1), line:3:5, endln:3:9
    |vpiParent:
    \_Module: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiName:out1
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@matching_end_labels_top.out1), line:2:12, endln:2:15
      |vpiParent:
      \_Port: (out1), line:3:5, endln:3:9
      |vpiFullName:work@matching_end_labels_top.out1
      |vpiActual:
      \_LogicTypespec: , line:2:12, endln:2:15
  |vpiPort:
  \_Port: (out2), line:3:11, endln:3:15
    |vpiParent:
    \_Module: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiName:out2
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@matching_end_labels_top.out2), line:2:12, endln:2:15
      |vpiParent:
      \_Port: (out2), line:3:11, endln:3:15
      |vpiFullName:work@matching_end_labels_top.out2
      |vpiActual:
      \_LogicTypespec: , line:2:12, endln:2:15
  |vpiPort:
  \_Port: (out3), line:3:17, endln:3:21
    |vpiParent:
    \_Module: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiName:out3
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@matching_end_labels_top.out3), line:2:12, endln:2:15
      |vpiParent:
      \_Port: (out3), line:3:17, endln:3:21
      |vpiFullName:work@matching_end_labels_top.out3
      |vpiActual:
      \_LogicTypespec: , line:2:12, endln:2:15
  |vpiPort:
  \_Port: (out4), line:3:23, endln:3:27
    |vpiParent:
    \_Module: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiName:out4
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@matching_end_labels_top.out4), line:2:12, endln:2:15
      |vpiParent:
      \_Port: (out4), line:3:23, endln:3:27
      |vpiFullName:work@matching_end_labels_top.out4
      |vpiActual:
      \_LogicTypespec: , line:2:12, endln:2:15
  |vpiProcess:
  \_Initial: , line:5:5, endln:18:8
    |vpiParent:
    \_Module: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiStmt:
    \_Begin: (work@matching_end_labels_top), line:5:13, endln:18:8
      |vpiParent:
      \_Initial: , line:5:5, endln:18:8
      |vpiFullName:work@matching_end_labels_top
      |vpiInternalScope:
      \_Begin: (work@matching_end_labels_top.blk1), line:6:9, endln:9:12
        |vpiParent:
        \_Begin: (work@matching_end_labels_top), line:5:13, endln:18:8
        |vpiName:
        \_Identifier: (blk1)
          |vpiParent:
          \_Begin: (work@matching_end_labels_top.blk1), line:6:9, endln:9:12
          |vpiName:blk1
        |vpiFullName:work@matching_end_labels_top.blk1
        |vpiTypedef:
        \_LogicTypespec: , line:7:13, endln:7:16
          |vpiParent:
          \_Begin: (work@matching_end_labels_top.blk1), line:6:9, endln:9:12
        |vpiImportTypespec:
        \_LogicTypespec: , line:7:13, endln:7:16
        |vpiImportTypespec:
        \_LogicNet: (work@matching_end_labels_top.blk1.x), line:7:17, endln:7:18
          |vpiParent:
          \_Begin: (work@matching_end_labels_top.blk1), line:6:9, endln:9:12
          |vpiTypespec:
          \_RefTypespec: (work@matching_end_labels_top.blk1.x), line:7:13, endln:7:16
            |vpiParent:
            \_LogicNet: (work@matching_end_labels_top.blk1.x), line:7:17, endln:7:18
            |vpiFullName:work@matching_end_labels_top.blk1.x
            |vpiActual:
            \_LogicTypespec: , line:7:13, endln:7:16
          |vpiName:x
          |vpiFullName:work@matching_end_labels_top.blk1.x
          |vpiSigned:1
        |vpiStmt:
        \_Assignment: , line:8:13, endln:8:18
          |vpiParent:
          \_Begin: (work@matching_end_labels_top.blk1), line:6:9, endln:9:12
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:8:17, endln:8:18
            |vpiParent:
            \_Assignment: , line:8:13, endln:8:18
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@matching_end_labels_top.blk1.x), line:8:13, endln:8:14
            |vpiParent:
            \_Assignment: , line:8:13, endln:8:18
            |vpiName:x
            |vpiFullName:work@matching_end_labels_top.blk1.x
            |vpiActual:
            \_LogicNet: (work@matching_end_labels_top.blk1.x), line:7:17, endln:7:18
      |vpiInternalScope:
      \_Begin: (work@matching_end_labels_top.blk2), line:12:9, endln:15:19
        |vpiParent:
        \_Begin: (work@matching_end_labels_top), line:5:13, endln:18:8
        |vpiName:
        \_Identifier: (blk2)
          |vpiParent:
          \_Begin: (work@matching_end_labels_top.blk2), line:12:9, endln:15:19
          |vpiName:blk2
        |vpiFullName:work@matching_end_labels_top.blk2
        |vpiTypedef:
        \_LogicTypespec: , line:13:13, endln:13:16
          |vpiParent:
          \_Begin: (work@matching_end_labels_top.blk2), line:12:9, endln:15:19
        |vpiImportTypespec:
        \_LogicTypespec: , line:13:13, endln:13:16
        |vpiImportTypespec:
        \_LogicNet: (work@matching_end_labels_top.blk2.x), line:13:17, endln:13:18
          |vpiParent:
          \_Begin: (work@matching_end_labels_top.blk2), line:12:9, endln:15:19
          |vpiTypespec:
          \_RefTypespec: (work@matching_end_labels_top.blk2.x), line:13:13, endln:13:16
            |vpiParent:
            \_LogicNet: (work@matching_end_labels_top.blk2.x), line:13:17, endln:13:18
            |vpiFullName:work@matching_end_labels_top.blk2.x
            |vpiActual:
            \_LogicTypespec: , line:13:13, endln:13:16
          |vpiName:x
          |vpiFullName:work@matching_end_labels_top.blk2.x
          |vpiSigned:1
        |vpiStmt:
        \_Assignment: , line:14:13, endln:14:18
          |vpiParent:
          \_Begin: (work@matching_end_labels_top.blk2), line:12:9, endln:15:19
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:14:17, endln:14:18
            |vpiParent:
            \_Assignment: , line:14:13, endln:14:18
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@matching_end_labels_top.blk2.x), line:14:13, endln:14:14
            |vpiParent:
            \_Assignment: , line:14:13, endln:14:18
            |vpiName:x
            |vpiFullName:work@matching_end_labels_top.blk2.x
            |vpiActual:
            \_LogicNet: (work@matching_end_labels_top.blk2.x), line:13:17, endln:13:18
        |vpiEndLabel:blk2
      |vpiStmt:
      \_Begin: (work@matching_end_labels_top.blk1), line:6:9, endln:9:12
      |vpiStmt:
      \_Assignment: , line:10:9, endln:10:22
        |vpiParent:
        \_Begin: (work@matching_end_labels_top), line:5:13, endln:18:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_HierPath: (blk1.x), line:10:16, endln:10:22
          |vpiParent:
          \_Assignment: , line:10:9, endln:10:22
          |vpiActual:
          \_RefObj: (blk1), line:10:16, endln:10:20
            |vpiParent:
            \_HierPath: (blk1.x), line:10:16, endln:10:22
            |vpiName:blk1
            |vpiActual:
            \_Begin: (work@matching_end_labels_top.blk1), line:6:9, endln:9:12
          |vpiActual:
          \_RefObj: (work@matching_end_labels_top.x), line:10:21, endln:10:22
            |vpiParent:
            \_HierPath: (blk1.x), line:10:16, endln:10:22
            |vpiName:x
            |vpiFullName:work@matching_end_labels_top.x
            |vpiActual:
            \_LogicNet: (work@matching_end_labels_top.blk1.x), line:7:17, endln:7:18
          |vpiName:blk1.x
        |vpiLhs:
        \_RefObj: (work@matching_end_labels_top.out1), line:10:9, endln:10:13
          |vpiParent:
          \_Assignment: , line:10:9, endln:10:22
          |vpiName:out1
          |vpiFullName:work@matching_end_labels_top.out1
          |vpiActual:
          \_LogicNet: (work@matching_end_labels_top.out1), line:3:5, endln:3:9
      |vpiStmt:
      \_Begin: (work@matching_end_labels_top.blk2), line:12:9, endln:15:19
      |vpiStmt:
      \_Assignment: , line:16:9, endln:16:22
        |vpiParent:
        \_Begin: (work@matching_end_labels_top), line:5:13, endln:18:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_HierPath: (blk2.x), line:16:16, endln:16:22
          |vpiParent:
          \_Assignment: , line:16:9, endln:16:22
          |vpiActual:
          \_RefObj: (blk2), line:16:16, endln:16:20
            |vpiParent:
            \_HierPath: (blk2.x), line:16:16, endln:16:22
            |vpiName:blk2
            |vpiActual:
            \_Begin: (work@matching_end_labels_top.blk2), line:12:9, endln:15:19
          |vpiActual:
          \_RefObj: (work@matching_end_labels_top.x), line:16:21, endln:16:22
            |vpiParent:
            \_HierPath: (blk2.x), line:16:16, endln:16:22
            |vpiName:x
            |vpiFullName:work@matching_end_labels_top.x
            |vpiActual:
            \_LogicNet: (work@matching_end_labels_top.blk2.x), line:13:17, endln:13:18
          |vpiName:blk2.x
        |vpiLhs:
        \_RefObj: (work@matching_end_labels_top.out2), line:16:9, endln:16:13
          |vpiParent:
          \_Assignment: , line:16:9, endln:16:22
          |vpiName:out2
          |vpiFullName:work@matching_end_labels_top.out2
          |vpiActual:
          \_LogicNet: (work@matching_end_labels_top.out2), line:3:11, endln:3:15
  |vpiGenStmt:
  \_GenIf: , line:20:5, endln:31:8
    |vpiParent:
    \_Module: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiCondition:
    \_Constant: , line:20:9, endln:20:10
      |vpiParent:
      \_GenIf: , line:20:5, endln:31:8
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@matching_end_labels_top), line:20:12, endln:31:8
|vpiTypedef:
\_ModuleTypespec: (matching_end_labels_top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:matching_end_labels_top
  |vpiModule:
  \_Module: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
