.TH "omap3_dpll4_set_rate" 9 "omap3_dpll4_set_rate" "May 2021" "Kernel Hacker's Manual" LINUX
.SH NAME
omap3_dpll4_set_rate \- set rate for omap3 per-dpll
.SH SYNOPSIS
.B "int" omap3_dpll4_set_rate
.BI "(struct clk_hw *hw "  ","
.BI "unsigned long rate "  ","
.BI "unsigned long parent_rate "  ");"
.SH ARGUMENTS
.IP "hw" 12
clock to change
.IP "rate" 12
target rate for clock
.IP "parent_rate" 12
clock rate of the DPLL parent
.SH "DESCRIPTION"
Check if the current SoC supports the per-dpll reprogram operation
or not, and then do the rate change if supported. Returns -EINVAL
if not supported, 0 for success, and potential error codes from the
clock rate change.
