// Seed: 818340320
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input supply0 id_2,
    input wor id_3,
    output wor module_0,
    output uwire id_5,
    input uwire id_6,
    input tri id_7,
    input uwire id_8,
    input tri id_9,
    input tri id_10,
    input supply1 id_11,
    input wire id_12,
    input wire id_13,
    input tri1 id_14,
    input supply1 id_15,
    input tri1 id_16
);
  wire id_18, id_19;
  wire id_20;
  wire id_21;
endmodule
module module_1 #(
    parameter id_1  = 32'd91,
    parameter id_11 = 32'd57,
    parameter id_16 = 32'd15,
    parameter id_4  = 32'd21,
    parameter id_6  = 32'd57
) (
    output uwire id_0,
    input uwire _id_1,
    input supply0 id_2,
    input wand id_3,
    output tri _id_4,
    input wand id_5,
    input uwire _id_6,
    output tri1 id_7,
    output wire id_8,
    output wire id_9,
    output logic id_10,
    input uwire _id_11,
    output uwire id_12,
    input tri id_13,
    output wire id_14,
    input wand id_15,
    input wand _id_16,
    input uwire id_17
);
  logic [-1  == "" +  1 : id_6] id_19;
  ;
  wand [id_11  ==  -1 : id_1  ==  -1] id_20, id_21, id_22;
  assign id_10 = 1 && id_19 != id_11 && 1 || 1 - 1;
  wire id_23;
  always @(-1 or posedge id_19) begin : LABEL_0
    id_10 <= id_6;
  end
  module_0 modCall_1 (
      id_7,
      id_9,
      id_5,
      id_17,
      id_8,
      id_14,
      id_5,
      id_3,
      id_13,
      id_3,
      id_3,
      id_2,
      id_17,
      id_17,
      id_3,
      id_13,
      id_2
  );
  wire id_24;
  logic [id_4 : id_16] id_25 = id_17;
  assign id_20 = -1'b0 == id_16;
endmodule
