Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 64fd4ef0178c458a827dad8c6abcb896 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TransmisorFM_tb_behav xil_defaultlib.TransmisorFM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.Oscilador [\Oscilador(nbits=32)\]
Compiling module unisims_ver.XADC(INIT_40=16'b011,INIT_41=16'...
Compiling module xil_defaultlib.xadc_wiz_0
Compiling architecture behavioral of entity xil_defaultlib.top_XADC [top_xadc_default]
Compiling architecture behavioral of entity xil_defaultlib.TransmisorFM [transmisorfm_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisorfm_tb
Built simulation snapshot TransmisorFM_tb_behav
