Release 14.6 Map P.68d (lin64)
Xilinx Mapping Report File for Design 'system'

Design Information
------------------
Command Line   : map -timing -detail -ol high -xe n -register_duplication -o
system_map.ncd -w -pr b system.ngd system.pcf 
Target Device  : xc5vsx95t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Thu Apr  3 22:48:59 2014

Design Summary
--------------
Number of errors:      0
Number of warnings:  144
Slice Logic Utilization:
  Number of Slice Registers:                   899 out of  58,880    1%
    Number used as Flip Flops:                 899
  Number of Slice LUTs:                      1,164 out of  58,880    1%
    Number used as logic:                    1,054 out of  58,880    1%
      Number using O6 output only:             957
      Number using O5 output only:              47
      Number using O5 and O6:                   50
    Number used as Memory:                     107 out of  24,320    1%
      Number used as Dual Port RAM:             96
        Number using O6 output only:            32
        Number using O5 output only:            32
        Number using O5 and O6:                 32
      Number used as Shift Register:            11
        Number using O6 output only:            11
    Number used as exclusive route-thru:         3
  Number of route-thrus:                        49
    Number using O6 output only:                49

Slice Logic Distribution:
  Number of occupied Slices:                   578 out of  14,720    3%
  Number of LUT Flip Flop pairs used:        1,441
    Number with an unused Flip Flop:           542 out of   1,441   37%
    Number with an unused LUT:                 277 out of   1,441   19%
    Number of fully used LUT-FF pairs:         622 out of   1,441   43%
    Number of unique control sets:              62
    Number of slice register sites lost
      to control set restrictions:             114 out of  58,880    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       126 out of     640   19%
    Number of LOCed IOBs:                      126 out of     126  100%
    IOB Flip Flops:                             97
    IOB Master Pads:                             1
    IOB Slave Pads:                              1

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      64 out of     244   26%
    Number using BlockRAM only:                 64
    Total primitives used:
      Number of 36k BlockRAM used:              64
    Total Memory used (KB):                  2,304 out of   8,784   26%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
  Number of DCM_ADVs:                            3 out of      12   25%

Average Fanout of Non-Clock Nets:                6.35

Peak Memory Usage:  1105 MB
Total REAL time to MAP completion:  3 mins 44 secs 
Total CPU time to MAP completion:   3 mins 43 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:MapLib:701 - Signal epb_addr_gp<5> connected to top level port
   epb_addr_gp<5> has been removed.
WARNING:MapLib:701 - Signal epb_addr_gp<4> connected to top level port
   epb_addr_gp<4> has been removed.
WARNING:MapLib:701 - Signal epb_addr_gp<3> connected to top level port
   epb_addr_gp<3> has been removed.
WARNING:MapLib:701 - Signal adc0outofrangei_n connected to top level port
   adc0outofrangei_n has been removed.
WARNING:MapLib:701 - Signal adc0outofrangei_p connected to top level port
   adc0outofrangei_p has been removed.
WARNING:MapLib:701 - Signal adc0outofrangeq_n connected to top level port
   adc0outofrangeq_n has been removed.
WARNING:MapLib:701 - Signal adc0outofrangeq_p connected to top level port
   adc0outofrangeq_p has been removed.
WARNING:MapLib:701 - Signal adc0sync_n connected to top level port adc0sync_n
   has been removed.
WARNING:MapLib:701 - Signal adc0sync_p connected to top level port adc0sync_p
   has been removed.
WARNING:MapLib:701 - Signal aux0_clk_n connected to top level port aux0_clk_n
   has been removed.
WARNING:MapLib:701 - Signal aux0_clk_p connected to top level port aux0_clk_p
   has been removed.
WARNING:MapLib:701 - Signal aux1_clk_n connected to top level port aux1_clk_n
   has been removed.
WARNING:MapLib:701 - Signal aux1_clk_p connected to top level port aux1_clk_p
   has been removed.
WARNING:MapLib:41 - All members of TNM group
   "infrastructure_inst_infrastructure_inst_sys_clk2x_int" have been optimized
   out of the design.
WARNING:MapLib:50 - The period specification
   "TS_infrastructure_inst_infrastructure_inst_sys_clk2x_int" has been discarded
   because the group "infrastructure_inst_infrastructure_inst_sys_clk2x_int" has
   been optimized away.
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_1
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_1
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_10
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_10
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_11
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_11
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_12
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_12
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_13
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_13
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_14
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_14
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_15
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_15
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_16
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_16_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_16
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_16_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_17
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_17_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_17
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_17_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_18
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_18_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_18
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_18_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_19
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_19_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_19
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_19_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_2
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_2
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_20
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_20_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_20
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_20_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_21
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_21
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_22
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_22_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_22
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_22_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_23
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_23_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_23
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_23_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_24
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_24_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_24
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_24_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_25
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_25_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_25
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_25_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_26
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_26_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_26
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_26_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_27
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_27_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_27
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_27_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_28
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_28_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_28
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_28_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_29
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_29_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_29
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_29_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_3
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_3
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_30
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_30_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_30
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_30_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_31
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_31
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_4
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_4
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_5
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_5
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_6
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_6
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_7
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_7
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_8
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_8
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_9
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_9
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_1
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_1
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_10
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_10
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_11
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_11
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_12
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_12
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_13
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_13
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_14
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_14
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_15
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_15
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_16
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_16_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_16
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_16_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_17
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_17_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_17
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_17_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_18
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_18_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_18
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_18_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_19
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_19_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_19
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_19_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_2
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_2
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_20
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_20_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_20
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_20_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_21
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_21
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_22
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_22_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_22
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_22_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_23
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_23_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_23
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_23_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_24
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_24_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_24
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_24_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_25
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_25_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_25
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_25_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_26
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_26_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_26
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_26_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_27
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_27_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_27
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_27_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_28
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_28_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_28
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_28_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_29
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_29_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_29
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_29_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_3
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_3
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_30
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_30_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_30
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_30_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_31
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_31
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_4
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_4
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_5
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_5
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_6
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_6
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_7
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_7
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_8
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_8
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_9
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_9
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_9_REGCLKBL_tiesig
WARNING:PhysDesignRules:367 - The signal <infrastructure_inst/dly_clk> is
   incomplete. The signal does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:Map:220 - The command line option -timing is automatically supported for
   this architecture. Therefore, it is not necessary to specify this option.
INFO:Security:56 - Part 'xc5vsx95t' is not a WebPack part.
INFO:LIT:243 - Logical network N1 has no load.
INFO:LIT:243 - Logical network N18 has no load.
INFO:LIT:243 - Logical network N19 has no load.
INFO:LIT:243 - Logical network N20 has no load.
INFO:LIT:243 - Logical network N21 has no load.
INFO:LIT:243 - Logical network N22 has no load.
INFO:LIT:243 - Logical network N23 has no load.
INFO:LIT:243 - Logical network N24 has no load.
INFO:LIT:243 - Logical network N25 has no load.
INFO:LIT:243 - Logical network N26 has no load.
INFO:LIT:243 - Logical network N27 has no load.
INFO:LIT:243 - Logical network N28 has no load.
INFO:LIT:243 - Logical network N29 has no load.
INFO:LIT:243 - Logical network N30 has no load.
INFO:LIT:243 - Logical network N31 has no load.
INFO:LIT:243 - Logical network N32 has no load.
INFO:LIT:243 - Logical network N33 has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_adc_user_data_valid has no
   load.
INFO:LIT:243 - Logical network interleaved_adc_64_adc_user_outofrangei0 has no
   load.
INFO:LIT:243 - Logical network interleaved_adc_64_adc_user_outofrangei1 has no
   load.
INFO:LIT:243 - Logical network interleaved_adc_64_adc_user_outofrangeq0 has no
   load.
INFO:LIT:243 - Logical network interleaved_adc_64_adc_user_outofrangeq1 has no
   load.
INFO:LIT:243 - Logical network interleaved_adc_64_adc_user_sync0 has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_adc_user_sync1 has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_adc_user_sync2 has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_adc_user_sync3 has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<0>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<10>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<11>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<12>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<13>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<14>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<15>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<16>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<17>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<18>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<19>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<1>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<20>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<21>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<22>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<23>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<24>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<25>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<26>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<27>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<28>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<29>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<2>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<30>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<31>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<3>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<4>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<5>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<6>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<7>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<8>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_lsb_data_out<9>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<0>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<10>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<11>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<12>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<13>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<14>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<15>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<16>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<17>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<18>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<19>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<1>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<20>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<21>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<22>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<23>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<24>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<25>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<26>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<27>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<28>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<29>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<2>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<30>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<31>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<3>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<4>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<5>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<6>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<7>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<8>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_bram_msb_data_out<9>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<10>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<11>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<12>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<13>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<14>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<15>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<16>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<17>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<18>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<19>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<20>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<21>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<22>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<23>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<24>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<25>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<26>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<27>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<28>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<29>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<2>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<30>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<31>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<3>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<4>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<5>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<6>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<7>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<8>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_snap64_ctrl_user_data_out<9>
   has no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<0> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<10> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<11> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<12> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<13> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<14> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<15> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<16> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<17> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<18> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<19> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<1> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<20> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<21> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<22> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<23> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<24> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<25> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<26> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<27> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<28> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<29> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<2> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<30> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<3> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<4> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<5> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<6> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<7> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<8> has
   no load.
INFO:LIT:243 - Logical network interleaved_adc_64_trigger_user_data_out<9> has
   no load.
INFO:LIT:243 - Logical network opb0_M_busLock has no load.
INFO:LIT:243 - Logical network infrastructure_inst/aux1_clk270 has no load.
INFO:LIT:243 - Logical network infrastructure_inst/aux0_clk180 has no load.
INFO:LIT:243 - Logical network infrastructure_inst/sys_clk180 has no load.
INFO:LIT:243 - Logical network infrastructure_inst/sys_clk2x180 has no load.
INFO:LIT:243 - Logical network infrastructure_inst/aux0_clk270 has no load.
INFO:LIT:243 - Logical network infrastructure_inst/sys_clk270 has no load.
INFO:LIT:243 - Logical network infrastructure_inst/aux0_clk2x180 has no load.
INFO:LIT:243 - Logical network infrastructure_inst/sys_clk2x270 has no load.
INFO:LIT:243 - Logical network infrastructure_inst/aux0_clk2x270 has no load.
INFO:LIT:243 - Logical network infrastructure_inst/idelay_rdy has no load.
INFO:LIT:243 - Logical network infrastructure_inst/aux1_clk180 has no load.
INFO:LIT:243 - Logical network reset_block_inst/reset_block_inst/op_reset_o has
   no load.
INFO:LIT:243 - Logical network opb0/OPB_hwAck has no load.
INFO:LIT:243 - Logical network opb0/OPB_dwAck has no load.
INFO:LIT:243 - Logical network opb0/OPB_fwAck has no load.
INFO:LIT:243 - Logical network opb0/OPB_beAck has no load.
INFO:LIT:243 - Logical network
   epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg<5> has no load.
INFO:LIT:243 - Logical network
   epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg<4> has no load.
INFO:LIT:243 - Logical network
   epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg<3> has no load.
INFO:LIT:243 - Logical network
   epb_infrastructure_inst/epb_infrastructure_inst/iob_epb_rdy/O has no load.
INFO:LIT:243 - Logical network
   opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/ddrb_reg has no
   load.
INFO:LIT:243 - Logical network opb_adccontroller_0/adc1_adc3wire_strobe has no
   load.
INFO:LIT:243 - Logical network opb_adccontroller_0/adc1_modepin has no load.
INFO:LIT:243 - Logical network
   opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/adc1_psen has no load.
INFO:LIT:243 - Logical network opb_adccontroller_0/adc1_dcm_reset has no load.
INFO:LIT:243 - Logical network opb_adccontroller_0/adc1_adc3wire_clk has no
   load.
INFO:LIT:243 - Logical network interleaved_adc_64_adc/ctrl_clk270_out has no
   load.
INFO:LIT:243 - Logical network interleaved_adc_64_adc/ctrl_dcm_locked has no
   load.
INFO:LIT:243 - Logical network interleaved_adc_64_adc/ctrl_clk180_out has no
   load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_t
   hresh_assert<4> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_t
   hresh_assert<3> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_t
   hresh_assert<2> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_t
   hresh_assert<1> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_t
   hresh_assert<0> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_t
   hresh<4> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_t
   hresh<3> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_t
   hresh<2> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_t
   hresh<1> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_t
   hresh<0> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_t
   hresh_negate<4> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_t
   hresh_negate<3> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_t
   hresh_negate<2> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_t
   hresh_negate<1> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_t
   hresh_negate<0> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/data_count<0
   > has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_th
   resh<4> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_th
   resh<3> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_th
   resh<2> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_th
   resh<1> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_th
   resh<0> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_th
   resh_assert<4> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_th
   resh_assert<3> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_th
   resh_assert<2> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_th
   resh_assert<1> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_th
   resh_assert<0> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_th
   resh_negate<4> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_th
   resh_negate<3> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_th
   resh_negate<2> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_th
   resh_negate<1> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_th
   resh_negate<0> has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_67/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_70/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_71/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_68/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_69/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_0/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_1/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_2/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_3/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_4/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_5/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_6/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_7/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_8/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_9/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_10/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_11/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_12/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_13/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_14/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_15/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_16/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_17/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_18/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_19/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_20/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_21/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_22/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_23/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_24/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_25/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_26/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_27/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_28/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_29/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_30/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_31/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_32/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_33/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_34/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_35/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_36/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_37/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_38/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_39/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_40/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_41/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_42/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_43/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_44/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_45/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_46/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_47/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_48/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_49/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_50/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_51/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_52/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_53/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_54/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_55/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_56/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_57/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_58/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_59/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_60/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_61/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_62/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_63/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_64/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_65/SPO has no load.
INFO:LIT:243 - Logical network
   interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memb
   lk/distinst/Mram_RAM_inst_ramx1d_66/SPO has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:159 - Net Timing constraints on signal adc0clk_n are pushed forward
   through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal adc0clk_p are pushed forward
   through input buffer.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 395 block(s) removed
  51 block(s) optimized away
 482 signal(s) removed
  66 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "N1" is loadless and has been removed.
 Loadless block "XST_VCC" (ONE) removed.
The signal "interleaved_adc_64_adc_user_data_valid" is loadless and has been
removed.
 Loadless block
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/olblk/
validl/VALID" (FF) removed.
  The signal
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/DEBUG_
RAM_RD_EN" is loadless and has been removed.
   Loadless block
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/olblk/
validl/_n00001" (ROM) removed.
The signal "interleaved_adc_64_adc_user_outofrangei0" is loadless and has been
removed.
 Loadless block
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/DOB_7" (FF) removed.
  The signal
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/_n0002<7>" is loadless and has been removed.
The signal "interleaved_adc_64_adc_user_outofrangei1" is loadless and has been
removed.
 Loadless block
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/DOB_6" (FF) removed.
  The signal
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/_n0002<6>" is loadless and has been removed.
The signal "interleaved_adc_64_adc_user_outofrangeq0" is loadless and has been
removed.
 Loadless block
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/DOB_5" (FF) removed.
  The signal
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/_n0002<5>" is loadless and has been removed.
The signal "interleaved_adc_64_adc_user_outofrangeq1" is loadless and has been
removed.
 Loadless block
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/DOB_4" (FF) removed.
  The signal
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/_n0002<4>" is loadless and has been removed.
The signal "interleaved_adc_64_adc_user_sync0" is loadless and has been removed.
 Loadless block
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/DOB_3" (FF) removed.
  The signal
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/_n0002<3>" is loadless and has been removed.
The signal "interleaved_adc_64_adc_user_sync1" is loadless and has been removed.
 Loadless block
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/DOB_2" (FF) removed.
  The signal
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/_n0002<2>" is loadless and has been removed.
The signal "interleaved_adc_64_adc_user_sync2" is loadless and has been removed.
 Loadless block
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/DOB_1" (FF) removed.
  The signal
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/_n0002<1>" is loadless and has been removed.
The signal "interleaved_adc_64_adc_user_sync3" is loadless and has been removed.
 Loadless block
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/DOB_0" (FF) removed.
  The signal
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/_n0002<0>" is loadless and has been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<0>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<10>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<11>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<12>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<13>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<14>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<15>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<16>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<17>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<18>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<19>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<1>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<20>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<21>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<22>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<23>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<24>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<25>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<26>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<27>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<28>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<29>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<2>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<30>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<31>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<3>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<4>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<5>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<6>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<7>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<8>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_data_out<9>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<0>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<10>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<11>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<12>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<13>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<14>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<15>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<16>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<17>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<18>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<19>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<1>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<20>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<21>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<22>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<23>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<24>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<25>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<26>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<27>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<28>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<29>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<2>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<30>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<31>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<3>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<4>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<5>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<6>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<7>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<8>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_bram_msb_data_out<9>" is loadless and has
been removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<10>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_10" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<11>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_11" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<12>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_12" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<13>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_13" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<14>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_14" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<15>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_15" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<16>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_16" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<17>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_17" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<18>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_18" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<19>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_19" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<20>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_20" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<21>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_21" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<22>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_22" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<23>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_23" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<24>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_24" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<25>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_25" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<26>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_26" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<27>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_27" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<28>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_28" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<29>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_29" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<2>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_2" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<30>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_30" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<31>" is loadless and
has been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_31" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<3>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_3" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<4>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_4" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<5>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_5" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<6>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_6" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<7>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_7" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<8>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_8" (FF) removed.
The signal "interleaved_adc_64_snap64_ctrl_user_data_out<9>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/user_data_out_reg
_9" (FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<0>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_0" (FF)
removed.
The signal "interleaved_adc_64_trigger_user_data_out<10>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_10"
(FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<11>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_11"
(FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<12>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_12"
(FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<13>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_13"
(FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<14>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_14"
(FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<15>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_15"
(FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<16>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_16"
(FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<17>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_17"
(FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<18>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_18"
(FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<19>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_19"
(FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<1>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_1" (FF)
removed.
The signal "interleaved_adc_64_trigger_user_data_out<20>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_20"
(FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<21>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_21"
(FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<22>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_22"
(FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<23>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_23"
(FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<24>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_24"
(FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<25>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_25"
(FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<26>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_26"
(FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<27>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_27"
(FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<28>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_28"
(FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<29>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_29"
(FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<2>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_2" (FF)
removed.
The signal "interleaved_adc_64_trigger_user_data_out<30>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_30"
(FF) removed.
The signal "interleaved_adc_64_trigger_user_data_out<3>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_3" (FF)
removed.
The signal "interleaved_adc_64_trigger_user_data_out<4>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_4" (FF)
removed.
The signal "interleaved_adc_64_trigger_user_data_out<5>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_5" (FF)
removed.
The signal "interleaved_adc_64_trigger_user_data_out<6>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_6" (FF)
removed.
The signal "interleaved_adc_64_trigger_user_data_out<7>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_7" (FF)
removed.
The signal "interleaved_adc_64_trigger_user_data_out<8>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_8" (FF)
removed.
The signal "interleaved_adc_64_trigger_user_data_out<9>" is loadless and has
been removed.
 Loadless block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/user_data_out_reg_9" (FF)
removed.
The signal "opb0_M_busLock" is loadless and has been removed.
 Loadless block "epb_opb_bridge_inst/XST_VCC" (ONE) removed.
The signal "infrastructure_inst/aux1_clk270" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux1_clk2701_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux1_clk90" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk[0]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/aux1_clk90_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/aux0_clk180" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux0_clk1801_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux0_clk" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk[3]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/aux0_clk_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/sys_clk180" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/sys_clk1801_INV_0" (BUF)
removed.
The signal "infrastructure_inst/sys_clk2x180" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/sys_clk2x1801_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/sys_clk2x" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk2x[1]"
(CKBUF) removed.
    The signal "infrastructure_inst/infrastructure_inst/sys_clk2x_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/aux0_clk270" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux0_clk2701_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux0_clk90" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk[2]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/aux0_clk90_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/sys_clk270" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/sys_clk2701_INV_0" (BUF)
removed.
  The signal "infrastructure_inst/sys_clk90" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk[0]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/sys_clk90_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/aux0_clk2x180" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux0_clk2x1801_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux0_clk2x" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux2_clk[1]"
(CKBUF) removed.
    The signal "infrastructure_inst/infrastructure_inst/aux0_clk2x_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/sys_clk2x270" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/sys_clk2x2701_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/sys_clk2x90" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk2x[0]"
(CKBUF) removed.
    The signal "infrastructure_inst/infrastructure_inst/sys_clk2x90_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/aux0_clk2x270" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux0_clk2x2701_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux0_clk2x90" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux2_clk[0]"
(CKBUF) removed.
    The signal "infrastructure_inst/infrastructure_inst/aux0_clk2x90_dcm" is
loadless and has been removed.
The signal "infrastructure_inst/idelay_rdy" is loadless and has been removed.
The signal "infrastructure_inst/aux1_clk180" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux1_clk1801_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux1_clk" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk[1]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/aux1_clk_dcm" is loadless
and has been removed.
The signal "reset_block_inst/reset_block_inst/op_reset_o" is loadless and has
been removed.
 Loadless block "reset_block_inst/reset_block_inst/op_reset_o" (FF) removed.
  The signal "reset_block_inst/reset_block_inst/op_reset_o_mux0000" is loadless
and has been removed.
   Loadless block "reset_block_inst/reset_block_inst/op_reset_o_mux00001" (ROM)
removed.
    The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_cy<5>" is
loadless and has been removed.
     Loadless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_cy<5>" (MUX)
removed.
      The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_cy<4>" is
loadless and has been removed.
       Loadless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_cy<4>" (MUX)
removed.
        The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_cy<3>" is
loadless and has been removed.
         Loadless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_cy<3>" (MUX)
removed.
          The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_cy<2>" is
loadless and has been removed.
           Loadless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_cy<2>" (MUX)
removed.
            The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_cy<1>" is
loadless and has been removed.
             Loadless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_cy<1>" (MUX)
removed.
              The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_cy<0>" is
loadless and has been removed.
               Loadless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_cy<0>" (MUX)
removed.
                The signal "reset_block_inst/N1" is loadless and has been removed.
                 Loadless block "reset_block_inst/XST_VCC" (ONE) removed.
                The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lutdi" is
loadless and has been removed.
                 Loadless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lutdi" (ROM)
removed.
                  The signal "reset_block_inst/reset_block_inst/width_counter<7>" is loadless and
has been removed.
                   Loadless block "reset_block_inst/reset_block_inst/width_counter_7" (FF) removed.
                    The signal "reset_block_inst/reset_block_inst/Mcount_width_counter7" is loadless
and has been removed.
                     Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<7>"
(XOR) removed.
                      The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<6>" is
loadless and has been removed.
                       Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<6>"
(MUX) removed.
                        The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<5>" is
loadless and has been removed.
                         Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<5>"
(MUX) removed.
                          The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<4>" is
loadless and has been removed.
                           Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<4>"
(MUX) removed.
                            The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<3>" is
loadless and has been removed.
                             Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<3>"
(MUX) removed.
                              The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<2>" is
loadless and has been removed.
                               Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<2>"
(MUX) removed.
                                The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<1>" is
loadless and has been removed.
                                 Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<1>"
(MUX) removed.
                                  The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<0>" is
loadless and has been removed.
                                   Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<0>"
(MUX) removed.
                                    The signal "reset_block_inst/ip_reset_i_inv" is loadless and has been removed.
                                     Loadless block "reset_block_inst/ip_reset_i_inv1_INV_0" (BUF) removed.
                                    The signal "reset_block_inst/N0" is loadless and has been removed.
                                     Loadless block "reset_block_inst/XST_GND" (ZERO) removed.
                                    The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<0>" is
loadless and has been removed.
                                     Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<0>"
(ROM) removed.
                                      The signal "reset_block_inst/reset_block_inst/width_counter<0>" is loadless and
has been removed.
                                       Loadless block "reset_block_inst/reset_block_inst/width_counter_0" (FF) removed.
                                        The signal "reset_block_inst/reset_block_inst/width_counter_0_rstpot" is
loadless and has been removed.
                                         Loadless block "reset_block_inst/reset_block_inst/width_counter_0_rstpot" (ROM)
removed.
                                          The signal "reset_block_inst/reset_block_inst/Mcount_width_counter" is loadless
and has been removed.
                                           Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<0>"
(XOR) removed.
                                  The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<1>" is
loadless and has been removed.
                                   Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<1>"
(ROM) removed.
                                    The signal "reset_block_inst/reset_block_inst/width_counter<1>" is loadless and
has been removed.
                                     Loadless block "reset_block_inst/reset_block_inst/width_counter_1" (FF) removed.
                                      The signal "reset_block_inst/reset_block_inst/Mcount_width_counter1" is loadless
and has been removed.
                                       Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<1>"
(XOR) removed.
                                The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<2>" is
loadless and has been removed.
                                 Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<2>"
(ROM) removed.
                                  The signal "reset_block_inst/reset_block_inst/width_counter<2>" is loadless and
has been removed.
                                   Loadless block "reset_block_inst/reset_block_inst/width_counter_2" (FF) removed.
                                    The signal "reset_block_inst/reset_block_inst/Mcount_width_counter2" is loadless
and has been removed.
                                     Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<2>"
(XOR) removed.
                              The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<3>" is
loadless and has been removed.
                               Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<3>"
(ROM) removed.
                                The signal "reset_block_inst/reset_block_inst/width_counter<3>" is loadless and
has been removed.
                                 Loadless block "reset_block_inst/reset_block_inst/width_counter_3" (FF) removed.
                                  The signal "reset_block_inst/reset_block_inst/Mcount_width_counter3" is loadless
and has been removed.
                                   Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<3>"
(XOR) removed.
                            The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<4>" is
loadless and has been removed.
                             Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<4>"
(ROM) removed.
                              The signal "reset_block_inst/reset_block_inst/width_counter<4>" is loadless and
has been removed.
                               Loadless block "reset_block_inst/reset_block_inst/width_counter_4" (FF) removed.
                                The signal "reset_block_inst/reset_block_inst/Mcount_width_counter4" is loadless
and has been removed.
                                 Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<4>"
(XOR) removed.
                          The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<5>" is
loadless and has been removed.
                           Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<5>"
(ROM) removed.
                            The signal "reset_block_inst/reset_block_inst/width_counter<5>" is loadless and
has been removed.
                             Loadless block "reset_block_inst/reset_block_inst/width_counter_5" (FF) removed.
                              The signal "reset_block_inst/reset_block_inst/Mcount_width_counter5" is loadless
and has been removed.
                               Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<5>"
(XOR) removed.
                        The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<6>" is
loadless and has been removed.
                         Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<6>"
(ROM) removed.
                          The signal "reset_block_inst/reset_block_inst/width_counter<6>" is loadless and
has been removed.
                           Loadless block "reset_block_inst/reset_block_inst/width_counter_6" (FF) removed.
                            The signal "reset_block_inst/reset_block_inst/Mcount_width_counter6" is loadless
and has been removed.
                             Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<6>"
(XOR) removed.
                      The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<7>" is
loadless and has been removed.
                       Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<7>"
(ROM) removed.
                The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lut<0>" is
loadless and has been removed.
                 Loadless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lut<0>"
(ROM) removed.
              The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lutdi1" is
loadless and has been removed.
               Loadless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lutdi1"
(ROM) removed.
                The signal "reset_block_inst/reset_block_inst/width_counter<12>" is loadless and
has been removed.
                 Loadless block "reset_block_inst/reset_block_inst/width_counter_12" (FF)
removed.
                  The signal "reset_block_inst/reset_block_inst/Mcount_width_counter12" is
loadless and has been removed.
                   Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<12>"
(XOR) removed.
                    The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<11>" is
loadless and has been removed.
                     Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<11>"
(MUX) removed.
                      The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<10>" is
loadless and has been removed.
                       Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<10>"
(MUX) removed.
                        The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<9>" is
loadless and has been removed.
                         Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<9>"
(MUX) removed.
                          The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<8>" is
loadless and has been removed.
                           Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<8>"
(MUX) removed.
                            The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<7>" is
loadless and has been removed.
                             Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<7>"
(MUX) removed.
                            The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<8>" is
loadless and has been removed.
                             Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<8>"
(ROM) removed.
                              The signal "reset_block_inst/reset_block_inst/width_counter<8>" is loadless and
has been removed.
                               Loadless block "reset_block_inst/reset_block_inst/width_counter_8" (FF) removed.
                                The signal "reset_block_inst/reset_block_inst/Mcount_width_counter8" is loadless
and has been removed.
                                 Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<8>"
(XOR) removed.
                          The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<9>" is
loadless and has been removed.
                           Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<9>"
(ROM) removed.
                            The signal "reset_block_inst/reset_block_inst/width_counter<9>" is loadless and
has been removed.
                             Loadless block "reset_block_inst/reset_block_inst/width_counter_9" (FF) removed.
                              The signal "reset_block_inst/reset_block_inst/Mcount_width_counter9" is loadless
and has been removed.
                               Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<9>"
(XOR) removed.
                        The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<10>" is
loadless and has been removed.
                         Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<10>"
(ROM) removed.
                          The signal "reset_block_inst/reset_block_inst/width_counter<10>" is loadless and
has been removed.
                           Loadless block "reset_block_inst/reset_block_inst/width_counter_10" (FF)
removed.
                            The signal "reset_block_inst/reset_block_inst/Mcount_width_counter10" is
loadless and has been removed.
                             Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<10>"
(XOR) removed.
                      The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<11>" is
loadless and has been removed.
                       Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<11>"
(ROM) removed.
                        The signal "reset_block_inst/reset_block_inst/width_counter<11>" is loadless and
has been removed.
                         Loadless block "reset_block_inst/reset_block_inst/width_counter_11" (FF)
removed.
                          The signal "reset_block_inst/reset_block_inst/Mcount_width_counter11" is
loadless and has been removed.
                           Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<11>"
(XOR) removed.
                    The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<12>" is
loadless and has been removed.
                     Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<12>"
(ROM) removed.
              The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lut<1>" is
loadless and has been removed.
               Loadless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lut<1>"
(ROM) removed.
            The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lutdi2" is
loadless and has been removed.
             Loadless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lutdi2"
(ROM) removed.
              The signal "reset_block_inst/reset_block_inst/width_counter<17>" is loadless and
has been removed.
               Loadless block "reset_block_inst/reset_block_inst/width_counter_17" (FF)
removed.
                The signal "reset_block_inst/reset_block_inst/Mcount_width_counter17" is
loadless and has been removed.
                 Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<17>"
(XOR) removed.
                  The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<16>" is
loadless and has been removed.
                   Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<16>"
(MUX) removed.
                    The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<15>" is
loadless and has been removed.
                     Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<15>"
(MUX) removed.
                      The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<14>" is
loadless and has been removed.
                       Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<14>"
(MUX) removed.
                        The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<13>" is
loadless and has been removed.
                         Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<13>"
(MUX) removed.
                          The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<12>" is
loadless and has been removed.
                           Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<12>"
(MUX) removed.
                          The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<13>" is
loadless and has been removed.
                           Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<13>"
(ROM) removed.
                            The signal "reset_block_inst/reset_block_inst/width_counter<13>" is loadless and
has been removed.
                             Loadless block "reset_block_inst/reset_block_inst/width_counter_13" (FF)
removed.
                              The signal "reset_block_inst/reset_block_inst/Mcount_width_counter13" is
loadless and has been removed.
                               Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<13>"
(XOR) removed.
                        The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<14>" is
loadless and has been removed.
                         Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<14>"
(ROM) removed.
                          The signal "reset_block_inst/reset_block_inst/width_counter<14>" is loadless and
has been removed.
                           Loadless block "reset_block_inst/reset_block_inst/width_counter_14" (FF)
removed.
                            The signal "reset_block_inst/reset_block_inst/Mcount_width_counter14" is
loadless and has been removed.
                             Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<14>"
(XOR) removed.
                      The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<15>" is
loadless and has been removed.
                       Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<15>"
(ROM) removed.
                        The signal "reset_block_inst/reset_block_inst/width_counter<15>" is loadless and
has been removed.
                         Loadless block "reset_block_inst/reset_block_inst/width_counter_15" (FF)
removed.
                          The signal "reset_block_inst/reset_block_inst/Mcount_width_counter15" is
loadless and has been removed.
                           Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<15>"
(XOR) removed.
                    The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<16>" is
loadless and has been removed.
                     Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<16>"
(ROM) removed.
                      The signal "reset_block_inst/reset_block_inst/width_counter<16>" is loadless and
has been removed.
                       Loadless block "reset_block_inst/reset_block_inst/width_counter_16" (FF)
removed.
                        The signal "reset_block_inst/reset_block_inst/Mcount_width_counter16" is
loadless and has been removed.
                         Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<16>"
(XOR) removed.
                  The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<17>" is
loadless and has been removed.
                   Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<17>"
(ROM) removed.
            The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lut<2>" is
loadless and has been removed.
             Loadless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lut<2>"
(ROM) removed.
          The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lutdi3" is
loadless and has been removed.
           Loadless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lutdi3"
(ROM) removed.
            The signal "reset_block_inst/reset_block_inst/width_counter<22>" is loadless and
has been removed.
             Loadless block "reset_block_inst/reset_block_inst/width_counter_22" (FF)
removed.
              The signal "reset_block_inst/reset_block_inst/Mcount_width_counter22" is
loadless and has been removed.
               Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<22>"
(XOR) removed.
                The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<21>" is
loadless and has been removed.
                 Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<21>"
(MUX) removed.
                  The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<20>" is
loadless and has been removed.
                   Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<20>"
(MUX) removed.
                    The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<19>" is
loadless and has been removed.
                     Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<19>"
(MUX) removed.
                      The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<18>" is
loadless and has been removed.
                       Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<18>"
(MUX) removed.
                        The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<17>" is
loadless and has been removed.
                         Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<17>"
(MUX) removed.
                        The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<18>" is
loadless and has been removed.
                         Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<18>"
(ROM) removed.
                          The signal "reset_block_inst/reset_block_inst/width_counter<18>" is loadless and
has been removed.
                           Loadless block "reset_block_inst/reset_block_inst/width_counter_18" (FF)
removed.
                            The signal "reset_block_inst/reset_block_inst/Mcount_width_counter18" is
loadless and has been removed.
                             Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<18>"
(XOR) removed.
                      The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<19>" is
loadless and has been removed.
                       Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<19>"
(ROM) removed.
                        The signal "reset_block_inst/reset_block_inst/width_counter<19>" is loadless and
has been removed.
                         Loadless block "reset_block_inst/reset_block_inst/width_counter_19" (FF)
removed.
                          The signal "reset_block_inst/reset_block_inst/Mcount_width_counter19" is
loadless and has been removed.
                           Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<19>"
(XOR) removed.
                    The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<20>" is
loadless and has been removed.
                     Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<20>"
(ROM) removed.
                      The signal "reset_block_inst/reset_block_inst/width_counter<20>" is loadless and
has been removed.
                       Loadless block "reset_block_inst/reset_block_inst/width_counter_20" (FF)
removed.
                        The signal "reset_block_inst/reset_block_inst/Mcount_width_counter20" is
loadless and has been removed.
                         Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<20>"
(XOR) removed.
                  The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<21>" is
loadless and has been removed.
                   Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<21>"
(ROM) removed.
                    The signal "reset_block_inst/reset_block_inst/width_counter<21>" is loadless and
has been removed.
                     Loadless block "reset_block_inst/reset_block_inst/width_counter_21" (FF)
removed.
                      The signal "reset_block_inst/reset_block_inst/Mcount_width_counter21" is
loadless and has been removed.
                       Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<21>"
(XOR) removed.
                The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<22>" is
loadless and has been removed.
                 Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<22>"
(ROM) removed.
          The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lut<3>" is
loadless and has been removed.
           Loadless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lut<3>"
(ROM) removed.
        The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lutdi4" is
loadless and has been removed.
         Loadless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lutdi4"
(ROM) removed.
          The signal "reset_block_inst/reset_block_inst/width_counter<27>" is loadless and
has been removed.
           Loadless block "reset_block_inst/reset_block_inst/width_counter_27" (FF)
removed.
            The signal "reset_block_inst/reset_block_inst/Mcount_width_counter27" is
loadless and has been removed.
             Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<27>"
(XOR) removed.
              The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<26>" is
loadless and has been removed.
               Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<26>"
(MUX) removed.
                The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<25>" is
loadless and has been removed.
                 Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<25>"
(MUX) removed.
                  The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<24>" is
loadless and has been removed.
                   Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<24>"
(MUX) removed.
                    The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<23>" is
loadless and has been removed.
                     Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<23>"
(MUX) removed.
                      The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<22>" is
loadless and has been removed.
                       Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<22>"
(MUX) removed.
                      The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<23>" is
loadless and has been removed.
                       Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<23>"
(ROM) removed.
                        The signal "reset_block_inst/reset_block_inst/width_counter<23>" is loadless and
has been removed.
                         Loadless block "reset_block_inst/reset_block_inst/width_counter_23" (FF)
removed.
                          The signal "reset_block_inst/reset_block_inst/Mcount_width_counter23" is
loadless and has been removed.
                           Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<23>"
(XOR) removed.
                    The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<24>" is
loadless and has been removed.
                     Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<24>"
(ROM) removed.
                      The signal "reset_block_inst/reset_block_inst/width_counter<24>" is loadless and
has been removed.
                       Loadless block "reset_block_inst/reset_block_inst/width_counter_24" (FF)
removed.
                        The signal "reset_block_inst/reset_block_inst/Mcount_width_counter24" is
loadless and has been removed.
                         Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<24>"
(XOR) removed.
                  The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<25>" is
loadless and has been removed.
                   Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<25>"
(ROM) removed.
                    The signal "reset_block_inst/reset_block_inst/width_counter<25>" is loadless and
has been removed.
                     Loadless block "reset_block_inst/reset_block_inst/width_counter_25" (FF)
removed.
                      The signal "reset_block_inst/reset_block_inst/Mcount_width_counter25" is
loadless and has been removed.
                       Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<25>"
(XOR) removed.
                The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<26>" is
loadless and has been removed.
                 Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<26>"
(ROM) removed.
                  The signal "reset_block_inst/reset_block_inst/width_counter<26>" is loadless and
has been removed.
                   Loadless block "reset_block_inst/reset_block_inst/width_counter_26" (FF)
removed.
                    The signal "reset_block_inst/reset_block_inst/Mcount_width_counter26" is
loadless and has been removed.
                     Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<26>"
(XOR) removed.
              The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<27>" is
loadless and has been removed.
               Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<27>"
(ROM) removed.
        The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lut<4>" is
loadless and has been removed.
         Loadless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lut<4>"
(ROM) removed.
      The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lutdi5" is
loadless and has been removed.
       Loadless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lutdi5"
(ROM) removed.
        The signal "reset_block_inst/reset_block_inst/width_counter<31>" is loadless and
has been removed.
         Loadless block "reset_block_inst/reset_block_inst/width_counter_31" (FF)
removed.
          The signal "reset_block_inst/reset_block_inst/Mcount_width_counter31" is
loadless and has been removed.
           Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<31>"
(XOR) removed.
            The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<30>" is
loadless and has been removed.
             Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<30>"
(MUX) removed.
              The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<29>" is
loadless and has been removed.
               Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<29>"
(MUX) removed.
                The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<28>" is
loadless and has been removed.
                 Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<28>"
(MUX) removed.
                  The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<27>" is
loadless and has been removed.
                   Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<27>"
(MUX) removed.
                  The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<28>" is
loadless and has been removed.
                   Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<28>"
(ROM) removed.
                    The signal "reset_block_inst/reset_block_inst/width_counter<28>" is loadless and
has been removed.
                     Loadless block "reset_block_inst/reset_block_inst/width_counter_28" (FF)
removed.
                      The signal "reset_block_inst/reset_block_inst/Mcount_width_counter28" is
loadless and has been removed.
                       Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<28>"
(XOR) removed.
                The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<29>" is
loadless and has been removed.
                 Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<29>"
(ROM) removed.
                  The signal "reset_block_inst/reset_block_inst/width_counter<29>" is loadless and
has been removed.
                   Loadless block "reset_block_inst/reset_block_inst/width_counter_29" (FF)
removed.
                    The signal "reset_block_inst/reset_block_inst/Mcount_width_counter29" is
loadless and has been removed.
                     Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<29>"
(XOR) removed.
              The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<30>" is
loadless and has been removed.
               Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<30>"
(ROM) removed.
                The signal "reset_block_inst/reset_block_inst/width_counter<30>" is loadless and
has been removed.
                 Loadless block "reset_block_inst/reset_block_inst/width_counter_30" (FF)
removed.
                  The signal "reset_block_inst/reset_block_inst/Mcount_width_counter30" is
loadless and has been removed.
                   Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<30>"
(XOR) removed.
            The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<31>" is
loadless and has been removed.
             Loadless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<31>"
(ROM) removed.
      The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lut<5>" is
loadless and has been removed.
       Loadless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter_cmp_lt0000_lut<5>"
(ROM) removed.
The signal "opb0/OPB_hwAck" is loadless and has been removed.
 Loadless block "opb0/opb0/OPB_hwAck_I/Y_0_or0000_f7" (MUX) removed.
  The signal "opb0/opb0/OPB_hwAck_I/Y_0_or0000" is loadless and has been removed.
   Loadless block "opb0/opb0/OPB_hwAck_I/Y_0_or00001" (ROM) removed.
The signal "opb0/OPB_dwAck" is loadless and has been removed.
 Loadless block "opb0/opb0/OPB_dwAck_I/Y_0_or0000_f7" (MUX) removed.
  The signal "opb0/opb0/OPB_dwAck_I/Y_0_or0000" is loadless and has been removed.
   Loadless block "opb0/opb0/OPB_dwAck_I/Y_0_or00001" (ROM) removed.
The signal "opb0/OPB_fwAck" is loadless and has been removed.
 Loadless block "opb0/opb0/OPB_fwAck_I/Y_0_or0000_f7" (MUX) removed.
  The signal "opb0/opb0/OPB_fwAck_I/Y_0_or0000" is loadless and has been removed.
   Loadless block "opb0/opb0/OPB_fwAck_I/Y_0_or00001" (ROM) removed.
The signal "opb0/OPB_beAck" is loadless and has been removed.
 Loadless block "opb0/opb0/OPB_beAck_I/Y_0_or0000_f7" (MUX) removed.
  The signal "opb0/opb0/OPB_beAck_I/Y_0_or0000" is loadless and has been removed.
   Loadless block "opb0/opb0/OPB_beAck_I/Y_0_or00001" (ROM) removed.
The signal "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg<5>" is
loadless and has been removed.
 Loadless block "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg_5" (FF)
removed.
  The signal "epb_addr_gp_5_IBUF" is loadless and has been removed.
   Loadless block "epb_addr_gp_5_IBUF" (BUF) removed.
    The signal "epb_addr_gp<5>" is loadless and has been removed.
     Loadless block "epb_addr_gp<5>" (PAD) removed.
The signal "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg<4>" is
loadless and has been removed.
 Loadless block "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg_4" (FF)
removed.
  The signal "epb_addr_gp_4_IBUF" is loadless and has been removed.
   Loadless block "epb_addr_gp_4_IBUF" (BUF) removed.
    The signal "epb_addr_gp<4>" is loadless and has been removed.
     Loadless block "epb_addr_gp<4>" (PAD) removed.
The signal "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg<3>" is
loadless and has been removed.
 Loadless block "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg_3" (FF)
removed.
  The signal "epb_addr_gp_3_IBUF" is loadless and has been removed.
   Loadless block "epb_addr_gp_3_IBUF" (BUF) removed.
    The signal "epb_addr_gp<3>" is loadless and has been removed.
     Loadless block "epb_addr_gp<3>" (PAD) removed.
The signal "epb_infrastructure_inst/epb_infrastructure_inst/iob_epb_rdy/O" is
loadless and has been removed.
 Loadless block
"epb_infrastructure_inst/epb_infrastructure_inst/iob_epb_rdy/IBUF" (BUF)
removed.
The signal "opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/ddrb_reg"
is loadless and has been removed.
 Loadless block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/ddrb_reg" (SFF)
removed.
  The signal "opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/ddrb_pre"
is loadless and has been removed.
   Loadless block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/ddrb_pre1" (ROM)
removed.
    The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/conf_state_FSM_FFd2"
is loadless and has been removed.
     Loadless block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/conf_state_FSM_FFd2"
(SFF) removed.
      The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/conf_state_FSM_FFd2-In
" is loadless and has been removed.
       Loadless block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/conf_state_FSM_FFd2-In
1" (ROM) removed.
        The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/conf_state_FSM_FFd3"
is loadless and has been removed.
         Loadless block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/conf_state_FSM_FFd3"
(SFF) removed.
          The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/conf_state_FSM_FFd3-In
1" is loadless and has been removed.
           Loadless block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/conf_state_FSM_FFd3-In
11" (ROM) removed.
    The signal "opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/adc1_ddrb_int"
is loadless and has been removed.
     Loadless block
"opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/adc1_ddrb_int" (FF)
removed.
      The signal
"opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/adc1_ddrb_int_rstpot" is
loadless and has been removed.
       Loadless block
"opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/adc1_ddrb_int_rstpot1"
(ROM) removed.
        The signal "opb_adccontroller_0/N59" is loadless and has been removed.
         Loadless block
"opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/adc1_ddrb_int_or00001_SW0"
(ROM) removed.
          The signal
"opb_adccontroller_0/opb_adccontroller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0<30>"
is loadless and has been removed.
           Loadless block
"opb_adccontroller_0/opb_adccontroller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_30"
(FF) removed.
The signal "opb_adccontroller_0/adc1_adc3wire_strobe" is loadless and has been
removed.
 Loadless block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/ctrl_strb_o1" (ROM)
removed.
The signal "opb_adccontroller_0/adc1_modepin" is loadless and has been removed.
 Loadless block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/mode_o86" (ROM)
removed.
  The signal "opb_adccontroller_0/N240" is loadless and has been removed.
   Loadless block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/mode_o86_SW0_f7" (MUX)
removed.
    The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/mode_o86_SW0" is
loadless and has been removed.
     Loadless block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/mode_o86_SW01" (ROM)
removed.
The signal "opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/adc1_psen" is
loadless and has been removed.
 Loadless block "opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/adc1_psen"
(FF) removed.
  The signal
"opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/adc1_psen_rstpot" is
loadless and has been removed.
   Loadless block
"opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/adc1_psen_rstpot1" (ROM)
removed.
The signal "opb_adccontroller_0/adc1_dcm_reset" is loadless and has been
removed.
 Loadless block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/dcm_reset_o1" (ROM)
removed.
  The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/dcm_reset_extend<4>"
is loadless and has been removed.
   Loadless block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/dcm_reset_extend_4"
(SFF) removed.
    The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/dcm_reset_extend<3>"
is loadless and has been removed.
     Loadless block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/dcm_reset_extend_3"
(SFF) removed.
      The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/dcm_reset_extend<2>"
is loadless and has been removed.
       Loadless block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/dcm_reset_extend_2"
(SFF) removed.
        The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/dcm_reset_extend<1>"
is loadless and has been removed.
         Loadless block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/dcm_reset_extend_1"
(SFF) removed.
          The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/dcm_reset_extend<0>"
is loadless and has been removed.
           Loadless block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/dcm_reset_extend_0"
(SFF) removed.
The signal "opb_adccontroller_0/adc1_adc3wire_clk" is loadless and has been
removed.
 Loadless block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/ctrl_clk_o1" (ROM)
removed.
The signal "interleaved_adc_64_adc/ctrl_clk270_out" is loadless and has been
removed.
 Loadless block "interleaved_adc_64_adc/interleaved_adc_64_adc/CLK270_CLKBUF"
(CKBUF) removed.
  The signal "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_clk270_dcm" is
loadless and has been removed.
The signal "interleaved_adc_64_adc/ctrl_dcm_locked" is loadless and has been
removed.
The signal "interleaved_adc_64_adc/ctrl_clk180_out" is loadless and has been
removed.
 Loadless block "interleaved_adc_64_adc/interleaved_adc_64_adc/CLK180_CLKBUF"
(CKBUF) removed.
  The signal "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_clk180_dcm" is
loadless and has been removed.
The signal
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/data_count<0>"
is loadless and has been removed.
 Loadless block
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/XST_GND"
(ZERO) removed.
Loadless block
"interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/default_c
lock_driver_interleaved_adc_64_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[
1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleav
ed_adc_64_x0/snap64_a287c47437/bram_lsb_a795a20a6f/calc_add_aff9e82df6/add_sub/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleav
ed_adc_64_x0/snap64_a287c47437/bram_lsb_a795a20a6f/calc_add_aff9e82df6/add_sub/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_i
s_1.fdse_comp" (SFF) removed.
Loadless block
"interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleav
ed_adc_64_x0/snap64_a287c47437/bram_lsb_a795a20a6f/calc_add_aff9e82df6/add_sub/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleav
ed_adc_64_x0/snap64_a287c47437/bram_msb_b3906a2416/calc_add_aff9e82df6/add_sub/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleav
ed_adc_64_x0/snap64_a287c47437/bram_msb_b3906a2416/calc_add_aff9e82df6/add_sub/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_i
s_1.fdse_comp" (SFF) removed.
Loadless block
"interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleav
ed_adc_64_x0/snap64_a287c47437/bram_msb_b3906a2416/calc_add_aff9e82df6/add_sub/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"opb_adccontroller_0/opb_adccontroller_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_
CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I/XST_WA.GEN_DECODE[0].MUXCY_I" (MUX)
removed.
 The signal
"opb_adccontroller_0/opb_adccontroller_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_
CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I/lut_out<0>" is loadless and has been
removed.
  Loadless block
"opb_adccontroller_0/opb_adccontroller_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_
CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I/lut_out_0_and00001" (ROM) removed.
The signal
"interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_ra
mblk/pgassign103<15>" is sourceless and has been removed.
The signal
"interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_ra
mblk/pgassign103<15>" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "adc0outofrangei_n" is unused and has been removed.
 Unused block "adc0outofrangei_n" (PAD) removed.
The signal "adc0outofrangei_p" is unused and has been removed.
 Unused block "adc0outofrangei_p" (PAD) removed.
The signal "adc0outofrangeq_n" is unused and has been removed.
 Unused block "adc0outofrangeq_n" (PAD) removed.
The signal "adc0outofrangeq_p" is unused and has been removed.
 Unused block "adc0outofrangeq_p" (PAD) removed.
The signal "adc0sync_n" is unused and has been removed.
 Unused block "adc0sync_n" (PAD) removed.
The signal "adc0sync_p" is unused and has been removed.
 Unused block "adc0sync_p" (PAD) removed.
The signal "aux0_clk_n" is unused and has been removed.
 Unused block "aux0_clk_n" (PAD) removed.
The signal "aux0_clk_p" is unused and has been removed.
 Unused block "aux0_clk_p" (PAD) removed.
The signal "aux1_clk_n" is unused and has been removed.
 Unused block "aux1_clk_n" (PAD) removed.
The signal "aux1_clk_p" is unused and has been removed.
 Unused block "aux1_clk_p" (PAD) removed.
The signal "interleaved_adc_64_snap64_bram_lsb_ramblk_porta_BRAM_Addr<0>" is
unused and has been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_ramblk_portb_BRAM_Addr<0>" is
unused and has been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_ramblk_portb_BRAM_Addr<10>" is
unused and has been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_ramblk_portb_BRAM_Addr<11>" is
unused and has been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_ramblk_portb_BRAM_Addr<12>" is
unused and has been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_ramblk_portb_BRAM_Addr<13>" is
unused and has been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_ramblk_portb_BRAM_Addr<14>" is
unused and has been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_ramblk_portb_BRAM_Addr<5>" is
unused and has been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_ramblk_portb_BRAM_Addr<6>" is
unused and has been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_ramblk_portb_BRAM_Addr<7>" is
unused and has been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_ramblk_portb_BRAM_Addr<8>" is
unused and has been removed.
The signal "interleaved_adc_64_snap64_bram_lsb_ramblk_portb_BRAM_Addr<9>" is
unused and has been removed.
The signal "interleaved_adc_64_snap64_bram_msb_ramblk_porta_BRAM_Addr<0>" is
unused and has been removed.
The signal "infrastructure_inst/infrastructure_inst/aux0_clk2x_buf" is unused
and has been removed.
 Unused block "infrastructure_inst/infrastructure_inst/bufg_aux2_clk[2]" (CKBUF)
removed.
  The signal "infrastructure_inst/infrastructure_inst/aux0_clk2x_int" is unused
and has been removed.
The signal
"infrastructure_inst/infrastructure_inst/GEN_DCM__AUX0_CLK2X_DCM_not0000" is
unused and has been removed.
 Unused block
"infrastructure_inst/infrastructure_inst/GEN_DCM__AUX0_CLK2X_DCM_not00001_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/infrastructure_inst/aux0_clk_dcm_locked" is
unused and has been removed.
The signal "infrastructure_inst/infrastructure_inst/aux1_clk_int" is unused and
has been removed.
The signal "infrastructure_inst/infrastructure_inst/aux0_clk_int" is unused and
has been removed.
The signal "infrastructure_inst/infrastructure_inst/sys_clk2x_buf" is unused and
has been removed.
 Unused block "infrastructure_inst/infrastructure_inst/bufg_sys_clk2x[2]" (CKBUF)
removed.
  The signal "infrastructure_inst/infrastructure_inst/sys_clk2x_int" is unused and
has been removed.
The signal "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_errAck_I/Y_0_or0000" is
unused and has been removed.
The signal "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_toutSup_I/Y_0_or0000" is
unused and has been removed.
The signal "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_retry_I/Y_0_or0000" is unused
and has been removed.
The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register<18>" is
unused and has been removed.
 Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_18"
(SFF) removed.
  The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_18_rstp
ot" is unused and has been removed.
   Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_18_rstp
ot" (ROM) removed.
    The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register<17>" is
unused and has been removed.
     Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_17"
(SFF) removed.
      The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_17_rstp
ot" is unused and has been removed.
       Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_17_rstp
ot" (ROM) removed.
        The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register<16>" is
unused and has been removed.
         Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_16"
(SFF) removed.
          The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_16_rstp
ot" is unused and has been removed.
           Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_16_rstp
ot" (ROM) removed.
            The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register<15>" is
unused and has been removed.
             Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_15"
(SFF) removed.
              The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_15_rstp
ot" is unused and has been removed.
               Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_15_rstp
ot" (ROM) removed.
                The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register<14>" is
unused and has been removed.
                 Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_14"
(SFF) removed.
                  The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_14_rstp
ot" is unused and has been removed.
                   Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_14_rstp
ot" (ROM) removed.
                    The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register<13>" is
unused and has been removed.
                     Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_13"
(SFF) removed.
                      The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_13_rstp
ot" is unused and has been removed.
                       Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_13_rstp
ot" (ROM) removed.
                        The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register<12>" is
unused and has been removed.
                         Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_12"
(SFF) removed.
                          The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_12_rstp
ot" is unused and has been removed.
                           Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_12_rstp
ot" (ROM) removed.
                            The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register<11>" is
unused and has been removed.
                             Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_11"
(SFF) removed.
                              The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_11_rstp
ot" is unused and has been removed.
                               Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_11_rstp
ot" (ROM) removed.
                                The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register<10>" is
unused and has been removed.
                                 Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_10"
(SFF) removed.
                                  The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_10_rstp
ot" is unused and has been removed.
                                   Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_10_rstp
ot" (ROM) removed.
                                    The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register<9>" is
unused and has been removed.
                                     Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_9"
(SFF) removed.
                                      The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_9_rstpo
t" is unused and has been removed.
                                       Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_9_rstpo
t" (ROM) removed.
                                        The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register<8>" is
unused and has been removed.
                                         Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_8"
(SFF) removed.
                                          The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_8_rstpo
t" is unused and has been removed.
                                           Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_8_rstpo
t" (ROM) removed.
                                            The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register<7>" is
unused and has been removed.
                                             Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_7"
(SFF) removed.
                                              The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_7_rstpo
t" is unused and has been removed.
                                               Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_7_rstpo
t" (ROM) removed.
                                                The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register<6>" is
unused and has been removed.
                                                 Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_6"
(SFF) removed.
*The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_6_rstpo
t" is unused and has been removed.
* Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_6_rstpo
t" (ROM) removed.
*  The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register<5>" is
unused and has been removed.
*   Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_5"
(SFF) removed.
*    The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_5_rstpo
t" is unused and has been removed.
*     Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_5_rstpo
t" (ROM) removed.
*      The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register<4>" is
unused and has been removed.
*       Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_4"
(SFF) removed.
*        The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_4_rstpo
t" is unused and has been removed.
*         Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_4_rstpo
t" (ROM) removed.
*          The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register<3>" is
unused and has been removed.
*           Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_3"
(SFF) removed.
*            The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_3_rstpo
t" is unused and has been removed.
*             Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_3_rstpo
t" (ROM) removed.
*              The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register<2>" is
unused and has been removed.
*               Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_2"
(SFF) removed.
*                The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_2_rstpo
t" is unused and has been removed.
*                 Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_2_rstpo
t" (ROM) removed.
*                  The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register<1>" is
unused and has been removed.
*                   Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_1"
(SFF) removed.
*                    The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_1_rstpo
t" is unused and has been removed.
*                     Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_1_rstpo
t" (ROM) removed.
*                      The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register<0>" is
unused and has been removed.
*                       Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_0"
(SFF) removed.
*                        The signal
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_0_rstpo
t" is unused and has been removed.
*                         Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_0_rstpo
t" (ROM) removed.
*                          The signal "opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/N2" is
unused and has been removed.
*                           Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/shift_register_mux0000
<15>21" (ROM) removed.
*                            The signal "opb_adccontroller_0/N142" is unused and has been removed.
*                             Unused block
"opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/clk_counter_cmp_eq0000
_SW2" (ROM) removed.
The signal "opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/adc1_psincdec"
is unused and has been removed.
 Unused block
"opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/adc1_psincdec" (SFF)
removed.
  The signal
"opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/adc1_psincdec_rstpot" is
unused and has been removed.
   Unused block
"opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/adc1_psincdec_rstpot"
(ROM) removed.
    The signal "opb_adccontroller_0/N156" is unused and has been removed.
     Unused block
"opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/adc0_psincdec_not00011_SW0
" (ROM) removed.
The signal
"opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/not_adc1_toggle" is unused
and has been removed.
The signal "opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/adc0_toggle_R"
is unused and has been removed.
 Unused block
"opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/FD_ADC0_HALF_R" (FF)
removed.
The signal "opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/adc1_toggle_R"
is unused and has been removed.
The signal
"interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/persisten
tdff_inst_q" is unused and has been removed.
 Unused block
"interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/persisten
tdff_inst/q" (FF) removed.
The signal "interleaved_adc_64_adc/ctrl_clk90_out" is unused and has been
removed.
 Unused block "interleaved_adc_64_adc/interleaved_adc_64_adc/CLK90_CLKBUF"
(CKBUF) removed.
  The signal "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_clk90_dcm" is
unused and has been removed.
The signal "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_outofrangei" is
unused and has been removed.
The signal
"interleaved_adc_64_adc/interleaved_adc_64_adc/adc_outofrangei_ddr<1>" is unused
and has been removed.
The signal
"interleaved_adc_64_adc/interleaved_adc_64_adc/adc_outofrangei_ddr<0>" is unused
and has been removed.
The signal "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_outofrangeq" is
unused and has been removed.
The signal
"interleaved_adc_64_adc/interleaved_adc_64_adc/adc_outofrangeq_ddr<1>" is unused
and has been removed.
The signal
"interleaved_adc_64_adc/interleaved_adc_64_adc/adc_outofrangeq_ddr<0>" is unused
and has been removed.
The signal "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_sync" is unused
and has been removed.
The signal
"interleaved_adc_64_adc/interleaved_adc_64_adc/adc_outofrangei_recapture<1>" is
unused and has been removed.
 Unused block
"interleaved_adc_64_adc/interleaved_adc_64_adc/adc_outofrangei_recapture_1" (FF)
removed.
The signal
"interleaved_adc_64_adc/interleaved_adc_64_adc/adc_outofrangei_recapture<0>" is
unused and has been removed.
 Unused block
"interleaved_adc_64_adc/interleaved_adc_64_adc/adc_outofrangei_recapture_0" (FF)
removed.
The signal
"interleaved_adc_64_adc/interleaved_adc_64_adc/adc_outofrangeq_recapture<1>" is
unused and has been removed.
 Unused block
"interleaved_adc_64_adc/interleaved_adc_64_adc/adc_outofrangeq_recapture_1" (FF)
removed.
The signal
"interleaved_adc_64_adc/interleaved_adc_64_adc/adc_outofrangeq_recapture<0>" is
unused and has been removed.
 Unused block
"interleaved_adc_64_adc/interleaved_adc_64_adc/adc_outofrangeq_recapture_0" (FF)
removed.
The signal "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_sync_recapture<3>"
is unused and has been removed.
 Unused block
"interleaved_adc_64_adc/interleaved_adc_64_adc/adc_sync_recapture_3" (FF)
removed.
  The signal
"interleaved_adc_64_adc/interleaved_adc_64_adc/Mshreg_adc_sync_recapture_3" is
unused and has been removed.
The signal "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_sync_recapture<2>"
is unused and has been removed.
 Unused block
"interleaved_adc_64_adc/interleaved_adc_64_adc/adc_sync_recapture_2" (FF)
removed.
  The signal
"interleaved_adc_64_adc/interleaved_adc_64_adc/Mshreg_adc_sync_recapture_2" is
unused and has been removed.
The signal "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_sync_recapture<1>"
is unused and has been removed.
 Unused block
"interleaved_adc_64_adc/interleaved_adc_64_adc/adc_sync_recapture_1" (FF)
removed.
  The signal "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_sync_capture<1>"
is unused and has been removed.
   Unused block "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_sync_capture_1"
(FF) removed.
    The signal "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_sync_ddr<1>" is
unused and has been removed.
     Unused block "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_sync_ddr_1" (FF)
removed.
The signal "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_sync_recapture<0>"
is unused and has been removed.
 Unused block
"interleaved_adc_64_adc/interleaved_adc_64_adc/adc_sync_recapture_0" (FF)
removed.
  The signal "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_sync_capture<0>"
is unused and has been removed.
   Unused block "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_sync_capture_0"
(FF) removed.
    The signal "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_sync_ddr<0>" is
unused and has been removed.
     Unused block "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_sync_ddr_0" (FF)
removed.
The signal "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_sync_ddr<3>" is
unused and has been removed.
 Unused block "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_sync_ddr_3" (FF)
removed.
The signal "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_sync_ddr<2>" is
unused and has been removed.
 Unused block "interleaved_adc_64_adc/interleaved_adc_64_adc/adc_sync_ddr_2" (FF)
removed.
The signal
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/Mcompar_a_match_cmp_ge000
0_lutdi4" is unused and has been removed.
 Unused block
"interleaved_adc_64_trigger/interleaved_adc_64_trigger/Mcompar_a_match_cmp_ge000
0_lutdi4" (ROM) removed.
Unused block "infrastructure_inst/infrastructure_inst/GEN_DCM..AUX0_CLK2X_DCM"
(DCM_ADV) removed.
Unused block "infrastructure_inst/infrastructure_inst/GEN_DCM..AUX0_CLK_DCM"
(DCM_ADV) removed.
Unused block "infrastructure_inst/infrastructure_inst/GEN_DCM..AUX1_CLK_DCM"
(DCM_ADV) removed.
Unused block "infrastructure_inst/infrastructure_inst/SYS_CLK2X_DCM" (DCM_ADV)
removed.
Unused block "infrastructure_inst/infrastructure_inst/ibufgd_aux_arr[0]"
(IBUFGDS) removed.
Unused block "infrastructure_inst/infrastructure_inst/ibufgd_aux_arr[1]"
(IBUFGDS) removed.
Unused block
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/Mram_RAM_inst_ramx1d_0" (RAM32X1D) removed.
Unused block
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/Mram_RAM_inst_ramx1d_1" (RAM32X1D) removed.
Unused block
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/Mram_RAM_inst_ramx1d_2" (RAM32X1D) removed.
Unused block
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/Mram_RAM_inst_ramx1d_3" (RAM32X1D) removed.
Unused block
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/Mram_RAM_inst_ramx1d_4" (RAM32X1D) removed.
Unused block
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/Mram_RAM_inst_ramx1d_5" (RAM32X1D) removed.
Unused block
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/Mram_RAM_inst_ramx1d_6" (RAM32X1D) removed.
Unused block
"interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk
/distinst/Mram_RAM_inst_ramx1d_7" (RAM32X1D) removed.
Unused block "interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/GND"
(ZERO) removed.
Unused block "interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/VCC"
(ONE) removed.
Unused block "interleaved_adc_64_adc/interleaved_adc_64_adc/IBUFDS_OUTOFRANGEI"
(IBUFDS) removed.
Unused block "interleaved_adc_64_adc/interleaved_adc_64_adc/IBUFDS_OUTOFRANGEQ"
(IBUFDS) removed.
Unused block "interleaved_adc_64_adc/interleaved_adc_64_adc/IBUFDS_SYNC"
(IBUFDS) removed.
Unused block
"interleaved_adc_64_adc/interleaved_adc_64_adc/Mshreg_adc_sync_recapture_2"
(SRLC16E) removed.
Unused block
"interleaved_adc_64_adc/interleaved_adc_64_adc/Mshreg_adc_sync_recapture_3"
(SRLC16E) removed.
Unused block
"interleaved_adc_64_adc/interleaved_adc_64_adc/adc_oori_ddr/IDDR_inst"
(IDDR_2CLK) removed.
Unused block
"interleaved_adc_64_adc/interleaved_adc_64_adc/adc_oorq_ddr/IDDR_inst"
(IDDR_2CLK) removed.
Unused block
"interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_ra
mblk/XST_VCC" (ONE) removed.
Unused block
"interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_ra
mblk/XST_VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
GND 		epb_opb_bridge_inst/XST_GND
GND 		infrastructure_inst/XST_GND
GND
		interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/XST_GND
VCC
		interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/XST_VCC
GND
		interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interlea
ved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/counter3/comp0.core_insta
nce0/blk00000001/blk00000002
VCC
		interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interlea
ved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/counter3/comp0.core_insta
nce0/blk00000001/blk00000003
GND 		interleaved_adc_64_adc/XST_GND
VCC 		interleaved_adc_64_adc/XST_VCC
GND
		interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/XST_G
ND
GND 		interleaved_adc_64_snap64_addr/XST_GND
VCC 		interleaved_adc_64_snap64_addr/XST_VCC
LUT4
		interleaved_adc_64_snap64_addr/interleaved_adc_64_snap64_addr/Mcompar_a_match_
cmp_le0000_lut<4>
   optimized to 1
LUT3
		interleaved_adc_64_snap64_addr/interleaved_adc_64_snap64_addr/a_match_cmp_ge00
001_SW0
   optimized to 0
GND 		interleaved_adc_64_snap64_bram_lsb/XST_GND
LUT4
		interleaved_adc_64_snap64_bram_lsb/interleaved_adc_64_snap64_bram_lsb/I_opb_ip
if/OPB_BAM_I/DEVICESEL_S0_I/lut_out_0_and00001
   optimized to 1
GND 		interleaved_adc_64_snap64_bram_lsb_ramif/XST_GND
VCC 		interleaved_adc_64_snap64_bram_lsb_ramif/XST_VCC
GND 		interleaved_adc_64_snap64_bram_msb/XST_GND
LUT4
		interleaved_adc_64_snap64_bram_msb/interleaved_adc_64_snap64_bram_msb/I_opb_ip
if/OPB_BAM_I/DEVICESEL_S0_I/lut_out_0_and00001
   optimized to 1
GND 		interleaved_adc_64_snap64_bram_msb_ramif/XST_GND
VCC 		interleaved_adc_64_snap64_bram_msb_ramif/XST_VCC
GND 		interleaved_adc_64_snap64_ctrl/XST_GND
VCC 		interleaved_adc_64_snap64_ctrl/XST_VCC
LUT4
		interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/Mcompar_a_match_
cmp_le0000_lut<4>
   optimized to 1
GND 		interleaved_adc_64_trigger/XST_GND
VCC 		interleaved_adc_64_trigger/XST_VCC
LUT4
		interleaved_adc_64_trigger/interleaved_adc_64_trigger/Mcompar_a_match_cmp_ge00
00_lut<4>
   optimized to 1
LUT3
		interleaved_adc_64_trigger/interleaved_adc_64_trigger/Mcompar_a_match_cmp_le00
00_lut<4>
   optimized to 1
GND 		opb0/XST_GND
VCC 		opb0/XST_VCC
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_errAck_I/Y_0_or00001
   optimized to 0
MUXF7 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_errAck_I/Y_0_or0000_f7
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_retry_I/Y_0_or00001
   optimized to 0
MUXF7 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_retry_I/Y_0_or0000_f7
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_toutSup_I/Y_0_or00001
   optimized to 0
MUXF7 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_toutSup_I/Y_0_or0000_f7
GND 		opb_adccontroller_0/XST_GND
VCC 		opb_adccontroller_0/XST_VCC
LUT4
		opb_adccontroller_0/opb_adccontroller_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/lu
t_out_0_and00001
   optimized to 1
LUT6
		opb_adccontroller_0/opb_adccontroller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_2_rst
pot_SW0
   optimized to 1
FDE 		opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/FD_ADC0_ADC1
   optimized to 0
FDE 		opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/FD_ADC1_ADC0
   optimized to 0
FD 		opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/FD_ADC1_HALF
   optimized to 0
FD 		opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/FD_ADC1_HALF_R
   optimized to 0
INV
		opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/not_adc1_toggle1_INV_0
GND 		sys_block_inst/XST_GND
VCC 		sys_block_inst/XST_VCC
GND
		interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_r
amblk/XST_GND
GND
		interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_r
amblk/XST_GND

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF
		interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk
/clkmod/wrx/Mxor__n0000_Result1/LUT2_L_BUF
LOCALBUF
		interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk
/clkmod/rdx/Mxor__n0008_Result1/LUT4_D_BUF
LOCALBUF
		interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk
/clkmod/wrx/Mxor__n0008_Result1/LUT4_D_BUF
LOCALBUF
		interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk
/clkmod/wrx/Mxor__n0008_Result2/LUT2_L_BUF
LOCALBUF
		interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk
/clkmod/rdx/Mxor__n0008_Result2/LUT2_L_BUF
LOCALBUF
		interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk
/thrmod/elogic/EMPTY_NONREG_i1/LUT4_L_BUF
LOCALBUF
		interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk
/thrmod/flogic/comp1/dout_i78/LUT4_L_BUF
LOCALBUF
		interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk
/thrmod/flogic/FULL_NONREG_i1/LUT4_L_BUF
LOCALBUF
		interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk
/thrmod/elogic/c1/dout_i78/LUT4_L_BUF
LOCALBUF
		interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/cntbl
k/gen_wr_cntr_plus1/bin_cnt_top/bld_bin_cnt/count_Madd__n0000_Mxor_Result<4>_Res
ult1/LUT4_L_BUF
LOCALBUF
		interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/cntbl
k/gen_rd_cntr_plus1/bin_cnt_top/bld_bin_cnt/count_Madd__n0000_Mxor_Result<4>_Res
ult1/LUT4_L_BUF
LOCALBUF
		interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/cntbl
k/gen_wr_cntr_plus2/bin_cnt_top/bld_bin_cnt/count_Madd__n0000_Mxor_Result<4>_Res
ult1/LUT4_L_BUF
LOCALBUF
		interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/cntbl
k/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_Madd__n0000_Mxor_Result<4>_Result1/L
UT4_L_BUF
LOCALBUF
		interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/cntbl
k/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_Madd__n0000_Mxor_Result<4>_Result1/L
UT4_D_BUF
INV 		epb_opb_bridge_inst/epb_opb_bridge_inst/epb_rdy_oe1_INV_0
INV 		epb_infrastructure_inst/epb_infrastructure_inst/iob_epb_rdy_not00001_INV_0
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_xor<31>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<1>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<2>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<3>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<4>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<5>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<6>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<7>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<8>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<9>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<10>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<11>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<12>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<13>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<14>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<15>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<16>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<17>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<18>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<19>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<20>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<21>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<22>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<23>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<24>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<25>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<26>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<27>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<28>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<29>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<30>_rt
LUT1
		opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_0/Mcount_clear_wait_cy<
0>_rt
LUT1
		opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/Mcount_clear_wait_cy<
0>_rt
LUT1
		interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interlea
ved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/counter3/comp0.core_insta
nce0/blk00000001/blk00000040
LUT1
		interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interlea
ved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/counter3/comp0.core_insta
nce0/blk00000001/blk0000003f
LUT1
		interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interlea
ved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/counter3/comp0.core_insta
nce0/blk00000001/blk0000003e
LUT1
		interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interlea
ved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/counter3/comp0.core_insta
nce0/blk00000001/blk0000003d
LUT1
		interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interlea
ved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/counter3/comp0.core_insta
nce0/blk00000001/blk0000003c
LUT1
		interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interlea
ved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/counter3/comp0.core_insta
nce0/blk00000001/blk0000003b
LUT1
		interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interlea
ved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/counter3/comp0.core_insta
nce0/blk00000001/blk0000003a
LUT1
		interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interlea
ved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/counter3/comp0.core_insta
nce0/blk00000001/blk00000039
LUT1
		interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interlea
ved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/counter3/comp0.core_insta
nce0/blk00000001/blk00000038
LUT1
		interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interlea
ved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/counter3/comp0.core_insta
nce0/blk00000001/blk00000037
LUT1
		interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interlea
ved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/counter3/comp0.core_insta
nce0/blk00000001/blk00000036
LUT1
		interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interlea
ved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/counter3/comp0.core_insta
nce0/blk00000001/blk00000035
LUT1
		interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interlea
ved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/counter3/comp0.core_insta
nce0/blk00000001/blk00000034
LUT1
		interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interlea
ved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/counter3/comp0.core_insta
nce0/blk00000001/blk00000033
INV 		interleaved_adc_64_adc/interleaved_adc_64_adc/N21_INV_0
LUT1
		interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/Mcompar_a_match_
cmp_le0000_lutdi
LUT3 		opb0/opb0/sys_rst_i1

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| adc0_adc3wire_clk                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_adc3wire_data                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_adc3wire_strobe               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0_modepin                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adc0clk_n                          | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0clk_p                          | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataeveni_n<0>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataeveni_n<1>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataeveni_n<2>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataeveni_n<3>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataeveni_n<4>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataeveni_n<5>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataeveni_n<6>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataeveni_n<7>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataeveni_p<0>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataeveni_p<1>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataeveni_p<2>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataeveni_p<3>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataeveni_p<4>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataeveni_p<5>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataeveni_p<6>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataeveni_p<7>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataevenq_n<0>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataevenq_n<1>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataevenq_n<2>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataevenq_n<3>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataevenq_n<4>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataevenq_n<5>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataevenq_n<6>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataevenq_n<7>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataevenq_p<0>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataevenq_p<1>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataevenq_p<2>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataevenq_p<3>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataevenq_p<4>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataevenq_p<5>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataevenq_p<6>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataevenq_p<7>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataoddi_n<0>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataoddi_n<1>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataoddi_n<2>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataoddi_n<3>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataoddi_n<4>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataoddi_n<5>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataoddi_n<6>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataoddi_n<7>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataoddi_p<0>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataoddi_p<1>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataoddi_p<2>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataoddi_p<3>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataoddi_p<4>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataoddi_p<5>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataoddi_p<6>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataoddi_p<7>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataoddq_n<0>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataoddq_n<1>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataoddq_n<2>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataoddq_n<3>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataoddq_n<4>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataoddq_n<5>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataoddq_n<6>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataoddq_n<7>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adc0dataoddq_p<0>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataoddq_p<1>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataoddq_p<2>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataoddq_p<3>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataoddq_p<4>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataoddq_p<5>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataoddq_p<6>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0dataoddq_p<7>                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| adc0ddrb_n                         | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| adc0ddrb_p                         | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF          |          |          |
| dly_clk_n                          | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| dly_clk_p                          | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| epb_addr<0>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<1>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<2>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<3>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<4>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<5>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<6>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<7>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<8>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<9>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<10>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<11>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<12>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<13>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<14>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<15>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<16>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<17>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<18>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<19>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<20>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<21>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<22>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr_gp<0>                     | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr_gp<1>                     | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr_gp<2>                     | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_be_n<0>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_be_n<1>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_clk_in                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| epb_cs_n                           | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_data<0>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<1>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<2>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<3>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<4>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<5>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<6>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<7>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<8>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<9>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<10>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<11>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<12>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<13>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<14>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<15>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_oe_n                           | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_r_w_n                          | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_rdy                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| ppc_irq_n                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sys_clk_n                          | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| sys_clk_p                          | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
DCM_ADV "infrastructure_inst/infrastructure_inst/SYS_CLK_DCM":
CLKDV_DIVIDE:2.0
CLKFX_DIVIDE:1
CLKFX_MULTIPLY:4
CLKIN_DIVIDE_BY_2:FALSE
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:1X
DCM_CLKDV_CLKFX_ALIGNMENT:TRUE
DCM_CLKFB_IODLY_MUXINSEL:PASS
DCM_CLKFB_IODLY_MUXOUT_SEL:PASS
DCM_CLKIN_IODLY_MUXINSEL:PASS
DCM_CLKIN_IODLY_MUXOUT_SEL:PASS
DCM_CLKLOST_EN:DISABLE
DCM_COM_PWC_FB_EN:FALSE
DCM_COM_PWC_REF_EN:FALSE
DCM_EXT_FB_EN:FALSE
DCM_INPUTMUX_EN:FALSE
DCM_LOCK_HIGH_B:FALSE
DCM_OPTINV_PSEN:FALSE
DCM_OPTINV_PSINCDEC:FALSE
DCM_OPTINV_RST:FALSE
DCM_OPTINV_SKEW_IN:FALSE
DCM_OPTINV_SKEW_RST:FALSE
DCM_PERFORMANCE_MODE:MAX_SPEED
DCM_PLL_RST_DCM:FALSE
DCM_POWERDOWN_COMMON_EN_B:TRUE
DCM_REG_PWRD_CFG:FALSE
DCM_SCANMODE:FALSE
DCM_UNUSED_TAPS_POWERDOWN:TRUE
DCM_USE_REG_READY:TRUE
DCM_VREF_SOURCE:VBG_DLL
DCM_VREG_ENABLE:TRUE
DCM_WAIT_PLL:FALSE
DESKEW_ADJUST:21
DFS_AVE_FREQ_GAIN:2.0
DFS_AVE_FREQ_SAMPLE_INTERVAL:2
DFS_CFG_BYPASS:FALSE
DFS_EARLY_LOCK:FALSE
DFS_EN:FALSE
DFS_EN_RELRST_B:FALSE
DFS_FAST_UPDATE:FALSE
DFS_FREQUENCY_MODE:LOW
DFS_MPW_HIGH:TRUE
DFS_MPW_LOW:TRUE
DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK
DFS_OSC_ON_FX:FALSE
DFS_OUTPUT_PSDLY_ON_CONCUR:FALSE
DFS_PWRD_CLKIN_STOP_B:TRUE
DFS_PWRD_CLKIN_STOP_STICKY_B:TRUE
DFS_PWRD_REPLY_TIMES_OUT_B:TRUE
DFS_REF_ON_FX:FALSE
DFS_SYNC_TO_DLL:FALSE
DLL_CLKFB_STOPPED_PWRD_EN_B:TRUE
DLL_CLKIN_STOPPED_PWRD_EN_B:TRUE
DLL_DESKEW_LOCK_BY1:FALSE
DLL_ETPP_HOLD:FALSE
DLL_FDBKLOST_EN:FALSE
DLL_FREQUENCY_MODE:LOW
DLL_PERIOD_LOCK_BY1:FALSE
DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE
DLL_PWRD_ON_SCANMODE_B:TRUE
DLL_PWRD_STICKY_B:TRUE
DLL_SYNTH_CLOCK_SPEED:HALF
DLL_ZD1_EN:FALSE
DLL_ZD1_JF_OVERFLOW_HOLD:FALSE
DLL_ZD1_PWC_EN:FALSE
DLL_ZD2_EN:FALSE
DLL_ZD2_JF_OVERFLOW_HOLD:FALSE
DLL_ZD2_PWC_EN:FALSE
DUTY_CYCLE_CORRECTION:TRUE
MUX_INV_PLL_CLK:FALSE
MUX_INV_TEST_CLK:FALSE
STARTUP_WAIT:FALSE
CLKIN_PERIOD = 10.000000
FACTORY_JF = F0F0
PHASE_SHIFT = 0


DCM_ADV "infrastructure_inst/infrastructure_inst/dcm_epb_inst":
CLKDV_DIVIDE:2.0
CLKFX_DIVIDE:1
CLKFX_MULTIPLY:4
CLKIN_DIVIDE_BY_2:FALSE
CLKOUT_PHASE_SHIFT:FIXED
CLK_FEEDBACK:1X
DCM_CLKDV_CLKFX_ALIGNMENT:TRUE
DCM_CLKFB_IODLY_MUXINSEL:PASS
DCM_CLKFB_IODLY_MUXOUT_SEL:PASS
DCM_CLKIN_IODLY_MUXINSEL:PASS
DCM_CLKIN_IODLY_MUXOUT_SEL:PASS
DCM_CLKLOST_EN:DISABLE
DCM_COM_PWC_FB_EN:FALSE
DCM_COM_PWC_REF_EN:FALSE
DCM_EXT_FB_EN:FALSE
DCM_INPUTMUX_EN:FALSE
DCM_LOCK_HIGH_B:FALSE
DCM_OPTINV_PSEN:FALSE
DCM_OPTINV_PSINCDEC:FALSE
DCM_OPTINV_RST:FALSE
DCM_OPTINV_SKEW_IN:FALSE
DCM_OPTINV_SKEW_RST:FALSE
DCM_PERFORMANCE_MODE:MAX_SPEED
DCM_PLL_RST_DCM:FALSE
DCM_POWERDOWN_COMMON_EN_B:TRUE
DCM_REG_PWRD_CFG:FALSE
DCM_SCANMODE:FALSE
DCM_UNUSED_TAPS_POWERDOWN:TRUE
DCM_USE_REG_READY:TRUE
DCM_VREF_SOURCE:VBG_DLL
DCM_VREG_ENABLE:TRUE
DCM_WAIT_PLL:FALSE
DESKEW_ADJUST:21
DFS_AVE_FREQ_GAIN:2.0
DFS_AVE_FREQ_SAMPLE_INTERVAL:2
DFS_CFG_BYPASS:FALSE
DFS_EARLY_LOCK:FALSE
DFS_EN:FALSE
DFS_EN_RELRST_B:FALSE
DFS_FAST_UPDATE:FALSE
DFS_FREQUENCY_MODE:LOW
DFS_MPW_HIGH:TRUE
DFS_MPW_LOW:TRUE
DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK
DFS_OSC_ON_FX:FALSE
DFS_OUTPUT_PSDLY_ON_CONCUR:FALSE
DFS_PWRD_CLKIN_STOP_B:TRUE
DFS_PWRD_CLKIN_STOP_STICKY_B:TRUE
DFS_PWRD_REPLY_TIMES_OUT_B:TRUE
DFS_REF_ON_FX:FALSE
DFS_SYNC_TO_DLL:FALSE
DLL_CLKFB_STOPPED_PWRD_EN_B:TRUE
DLL_CLKIN_STOPPED_PWRD_EN_B:TRUE
DLL_DESKEW_LOCK_BY1:FALSE
DLL_ETPP_HOLD:FALSE
DLL_FDBKLOST_EN:FALSE
DLL_FREQUENCY_MODE:LOW
DLL_PERIOD_LOCK_BY1:FALSE
DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE
DLL_PWRD_ON_SCANMODE_B:TRUE
DLL_PWRD_STICKY_B:TRUE
DLL_SYNTH_CLOCK_SPEED:HALF
DLL_ZD1_EN:FALSE
DLL_ZD1_JF_OVERFLOW_HOLD:FALSE
DLL_ZD1_PWC_EN:FALSE
DLL_ZD2_EN:FALSE
DLL_ZD2_JF_OVERFLOW_HOLD:FALSE
DLL_ZD2_PWC_EN:FALSE
DUTY_CYCLE_CORRECTION:TRUE
MUX_INV_PLL_CLK:FALSE
MUX_INV_TEST_CLK:FALSE
STARTUP_WAIT:FALSE
CLKIN_PERIOD = 12.000000
FACTORY_JF = C080
PHASE_SHIFT = 127


DCM_ADV "interleaved_adc_64_adc/interleaved_adc_64_adc/CLKSHIFT_DCM":
CLKDV_DIVIDE:2.0
CLKFX_DIVIDE:1
CLKFX_MULTIPLY:4
CLKIN_DIVIDE_BY_2:FALSE
CLKOUT_PHASE_SHIFT:VARIABLE_CENTER
CLK_FEEDBACK:1X
DCM_CLKDV_CLKFX_ALIGNMENT:TRUE
DCM_CLKFB_IODLY_MUXINSEL:PASS
DCM_CLKFB_IODLY_MUXOUT_SEL:PASS
DCM_CLKIN_IODLY_MUXINSEL:PASS
DCM_CLKIN_IODLY_MUXOUT_SEL:PASS
DCM_CLKLOST_EN:DISABLE
DCM_COM_PWC_FB_EN:FALSE
DCM_COM_PWC_REF_EN:FALSE
DCM_EXT_FB_EN:FALSE
DCM_INPUTMUX_EN:FALSE
DCM_LOCK_HIGH_B:FALSE
DCM_OPTINV_PSEN:FALSE
DCM_OPTINV_PSINCDEC:FALSE
DCM_OPTINV_RST:FALSE
DCM_OPTINV_SKEW_IN:FALSE
DCM_OPTINV_SKEW_RST:FALSE
DCM_PERFORMANCE_MODE:MAX_SPEED
DCM_PLL_RST_DCM:FALSE
DCM_POWERDOWN_COMMON_EN_B:TRUE
DCM_REG_PWRD_CFG:FALSE
DCM_SCANMODE:FALSE
DCM_UNUSED_TAPS_POWERDOWN:TRUE
DCM_USE_REG_READY:TRUE
DCM_VREF_SOURCE:VBG_DLL
DCM_VREG_ENABLE:TRUE
DCM_WAIT_PLL:FALSE
DESKEW_ADJUST:21
DFS_AVE_FREQ_GAIN:2.0
DFS_AVE_FREQ_SAMPLE_INTERVAL:2
DFS_CFG_BYPASS:FALSE
DFS_EARLY_LOCK:FALSE
DFS_EN:FALSE
DFS_EN_RELRST_B:FALSE
DFS_FAST_UPDATE:FALSE
DFS_FREQUENCY_MODE:HIGH
DFS_MPW_HIGH:TRUE
DFS_MPW_LOW:TRUE
DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK
DFS_OSC_ON_FX:FALSE
DFS_OUTPUT_PSDLY_ON_CONCUR:FALSE
DFS_PWRD_CLKIN_STOP_B:TRUE
DFS_PWRD_CLKIN_STOP_STICKY_B:TRUE
DFS_PWRD_REPLY_TIMES_OUT_B:TRUE
DFS_REF_ON_FX:FALSE
DFS_SYNC_TO_DLL:FALSE
DLL_CLKFB_STOPPED_PWRD_EN_B:TRUE
DLL_CLKIN_STOPPED_PWRD_EN_B:TRUE
DLL_DESKEW_LOCK_BY1:FALSE
DLL_ETPP_HOLD:FALSE
DLL_FDBKLOST_EN:FALSE
DLL_FREQUENCY_MODE:HIGH
DLL_PERIOD_LOCK_BY1:FALSE
DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE
DLL_PWRD_ON_SCANMODE_B:TRUE
DLL_PWRD_STICKY_B:TRUE
DLL_SYNTH_CLOCK_SPEED:HALF
DLL_ZD1_EN:FALSE
DLL_ZD1_JF_OVERFLOW_HOLD:FALSE
DLL_ZD1_PWC_EN:FALSE
DLL_ZD2_EN:FALSE
DLL_ZD2_JF_OVERFLOW_HOLD:FALSE
DLL_ZD2_PWC_EN:FALSE
DUTY_CYCLE_CORRECTION:TRUE
MUX_INV_PLL_CLK:FALSE
MUX_INV_TEST_CLK:FALSE
STARTUP_WAIT:FALSE
CLKIN_PERIOD = 3.9062500000000000
FACTORY_JF = C080
PHASE_SHIFT = 32



Section 12 - Control Set Information
------------------------------------
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal | Reset Signal                                                                                                                                             | Set Signal                                               | Enable Signal                                                                                                                                         | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| adc0_clk     |                                                                                                                                                          |                                                          |                                                                                                                                                       | 41               | 137            |
| adc0_clk     |                                                                                                                                                          |                                                          | GLOBAL_LOGIC1                                                                                                                                         | 4                | 4              |
| adc0_clk     |                                                                                                                                                          |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/wpremod/RAM_WR_EN1_11                                                  | 2                | 8              |
| adc0_clk     |                                                                                                                                                          |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/wpremod/RAM_WR_EN1_12                                                  | 4                | 16             |
| adc0_clk     |                                                                                                                                                          |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/wpremod/RAM_WR_EN1_13                                                  | 3                | 16             |
| adc0_clk     |                                                                                                                                                          |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/wpremod/RAM_WR_EN1_14                                                  | 3                | 18             |
| adc0_clk     |                                                                                                                                                          |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/wpremod/RAM_WR_EN1_15                                                  | 3                | 16             |
| adc0_clk     |                                                                                                                                                          |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/wpremod/RAM_WR_EN1_16                                                  | 3                | 16             |
| adc0_clk     |                                                                                                                                                          |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/wpremod/RAM_WR_EN1_17                                                  | 3                | 16             |
| adc0_clk     |                                                                                                                                                          |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/wpremod/RAM_WR_EN1_18                                                  | 4                | 22             |
| adc0_clk     |                                                                                                                                                          |                                                          | interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl/register_readyRR                                                                        | 1                | 2              |
| adc0_clk     |                                                                                                                                                          |                                                          | interleaved_adc_64_trigger/interleaved_adc_64_trigger/register_readyRR                                                                                | 1                | 1              |
| adc0_clk     |                                                                                                                                                          |                                                          | sys_block_inst/sys_block_inst/fab_clk_counter_reg_not0001                                                                                             | 8                | 32             |
| adc0_clk     | adc0_dcm_reset                                                                                                                                           |                                                          |                                                                                                                                                       | 3                | 3              |
| adc0_clk     | adc0_dcm_reset                                                                                                                                           |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/inblk/rd_rst_int<3>                                                          | 1                | 1              |
| adc0_clk     | adc0_dcm_reset                                                                                                                                           |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/inblk/wr_rst_int<3>                                                          | 1                | 1              |
| adc0_clk     | interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/counter3/core_sinit |                                                          | interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/counter3/core_ce | 4                | 16             |
| adc0_clk     | interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/snap64_a287c47437/register1/internal_clr                     |                                                          | interleaved_adc_64_snap64_bram_lsb_ramblk_porta_BRAM_WEN<0>                                                                                           | 4                | 15             |
| adc0_clk     | interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/snap64_a287c47437/register_x0/internal_clr                   |                                                          | interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/snap64_a287c47437/register1/internal_clr                  | 1                | 1              |
| adc0_clk     | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/inblk/rd_rst_int<3>                                                             |                                                          |                                                                                                                                                       | 7                | 16             |
| adc0_clk     | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/inblk/rd_rst_int<3>                                                             |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/olblk/validl/_n00001                                                         | 6                | 13             |
| adc0_clk     | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/inblk/rd_rst_int<3>                                                             |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/olblk/validl/_n00001_1                                                       | 5                | 13             |
| adc0_clk     | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/inblk/rd_rst_int<3>                                                             |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/olblk/validl/_n00001_11                                                      | 5                | 13             |
| adc0_clk     | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/inblk/rd_rst_int<3>                                                             |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/olblk/validl/_n00001_12                                                      | 6                | 13             |
| adc0_clk     | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/inblk/rd_rst_int<3>                                                             |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/olblk/validl/_n00001_13                                                      | 6                | 13             |
| adc0_clk     | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/inblk/rd_rst_int<3>                                                             |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/olblk/validl/_n00001_14                                                      | 5                | 13             |
| adc0_clk     | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/inblk/rd_rst_int<3>                                                             |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/olblk/validl/_n00001_15                                                      | 5                | 13             |
| adc0_clk     | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/inblk/rd_rst_int<3>                                                             |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/olblk/validl/_n00001_16                                                      | 5                | 11             |
| adc0_clk     | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/inblk/rd_rst_int<3>                                                             |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/olblk/validl/_n00001_17                                                      | 5                | 12             |
| adc0_clk     | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/inblk/rd_rst_int<3>                                                             |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/olblk/validl/_n00001_18                                                      | 4                | 11             |
| adc0_clk     | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/inblk/rd_rst_int<3>                                                             |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/olblk/validl/_n00001_19                                                      | 4                | 12             |
| adc0_clk     | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/inblk/rd_rst_int<3>                                                             |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/olblk/validl/_n00001_110                                                     | 8                | 21             |
| adc0_clk     | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/inblk/wr_rst_int<3>                                                             |                                                          |                                                                                                                                                       | 7                | 16             |
| adc0_clk     | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/inblk/wr_rst_int<3>                                                             |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/wpremod/RAM_WR_EN1                                                     | 4                | 11             |
| adc0_clk     | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/inblk/wr_rst_int<3>                                                             |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/wpremod/RAM_WR_EN1_1                                                   | 4                | 9              |
| adc0_clk     | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/inblk/wr_rst_int<3>                                                             |                                                          | interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/wpremod/RAM_WR_EN1_11                                                  | 1                | 3              |
| adc0_clk     | sys_block_inst/sys_block_inst/val_got_or0000                                                                                                             |                                                          | sys_block_inst/sys_block_inst/val_got_inv                                                                                                             | 1                | 1              |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| adc0_psclk   |                                                                                                                                                          |                                                          |                                                                                                                                                       | 99               | 267            |
| adc0_psclk   |                                                                                                                                                          |                                                          | GLOBAL_LOGIC1                                                                                                                                         | 7                | 7              |
| adc0_psclk   |                                                                                                                                                          |                                                          | sys_block_inst/sys_block_inst/fab_clk_counter_latched_not0001                                                                                         | 8                | 32             |
| adc0_psclk   | epb_opb_bridge_inst/epb_opb_bridge_inst/M_select_reg_or0000                                                                                              |                                                          |                                                                                                                                                       | 1                | 1              |
| adc0_psclk   | epb_opb_bridge_inst/epb_opb_bridge_inst/epb_rdy_reg                                                                                                      | epb_cs_n_IBUF                                            |                                                                                                                                                       | 1                | 1              |
| adc0_psclk   | epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_and0000                                                                                          |                                                          |                                                                                                                                                       | 3                | 11             |
| adc0_psclk   | interleaved_adc_64_snap64_bram_lsb/interleaved_adc_64_snap64_bram_lsb/I_opb_ipif/OPB_BAM_I/bus2ip_cs_hit_s0_inv                                          |                                                          |                                                                                                                                                       | 1                | 1              |
| adc0_psclk   | interleaved_adc_64_snap64_bram_lsb_ramblk_portb_BRAM_Rst                                                                                                 |                                                          |                                                                                                                                                       | 53               | 118            |
| adc0_psclk   | interleaved_adc_64_snap64_bram_lsb_ramblk_portb_BRAM_Rst                                                                                                 |                                                          | opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_0/conf_state_FSM_FFd6-In                                                                       | 3                | 10             |
| adc0_psclk   | interleaved_adc_64_snap64_bram_lsb_ramblk_portb_BRAM_Rst                                                                                                 |                                                          | opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_0/xfer_state_not0002                                                                           | 1                | 3              |
| adc0_psclk   | interleaved_adc_64_snap64_bram_lsb_ramblk_portb_BRAM_Rst                                                                                                 |                                                          | opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/conf_state_FSM_FFd6-In                                                                       | 3                | 10             |
| adc0_psclk   | interleaved_adc_64_snap64_bram_lsb_ramblk_portb_BRAM_Rst                                                                                                 |                                                          | opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/xfer_state_not0002                                                                           | 1                | 3              |
| adc0_psclk   | interleaved_adc_64_snap64_bram_lsb_ramblk_portb_BRAM_Rst                                                                                                 |                                                          | sys_block_inst/sys_block_inst/bus_wait_not0001                                                                                                        | 1                | 1              |
| adc0_psclk   | interleaved_adc_64_snap64_bram_msb/interleaved_adc_64_snap64_bram_msb/I_opb_ipif/OPB_BAM_I/bus2ip_cs_hit_s0_inv                                          |                                                          |                                                                                                                                                       | 1                | 1              |
| adc0_psclk   | opb_adccontroller_0/opb_adccontroller_0/OPB_IPIF_I/OPB_BAM_I/OPB_select_inv                                                                              |                                                          |                                                                                                                                                       | 1                | 1              |
| adc0_psclk   | opb_adccontroller_0/opb_adccontroller_0/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0                                                                                  |                                                          |                                                                                                                                                       | 2                | 2              |
| adc0_psclk   | opb_adccontroller_0/opb_adccontroller_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2_inv                                                                          |                                                          |                                                                                                                                                       | 2                | 2              |
| adc0_psclk   | opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_0/clk_counter_or0000                                                                              |                                                          |                                                                                                                                                       | 1                | 1              |
| adc0_psclk   | opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_0/conf_state_FSM_FFd4                                                                             | interleaved_adc_64_snap64_bram_lsb_ramblk_portb_BRAM_Rst |                                                                                                                                                       | 1                | 1              |
| adc0_psclk   | opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_0/ddrb_pre                                                                                        | interleaved_adc_64_snap64_bram_lsb_ramblk_portb_BRAM_Rst |                                                                                                                                                       | 2                | 5              |
| adc0_psclk   | opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/clk_counter_or0000                                                                              |                                                          |                                                                                                                                                       | 1                | 1              |
| adc0_psclk   | power_on_rst                                                                                                                                             |                                                          |                                                                                                                                                       | 1                | 1              |
| adc0_psclk   | sys_block_inst/sys_block_inst/N12                                                                                                                        | interleaved_adc_64_snap64_bram_lsb_ramblk_portb_BRAM_Rst |                                                                                                                                                       | 1                | 1              |
| adc0_psclk   | sys_block_inst/sys_block_inst/latch_start_or0000                                                                                                         |                                                          |                                                                                                                                                       | 1                | 1              |
| adc0_psclk   | sys_block_inst/sys_block_inst/soft_reset_or0000                                                                                                          |                                                          |                                                                                                                                                       | 1                | 1              |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                                         | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E  | BUFG  | BUFIO | BUFR  | DCM_ADV   | PLL_ADV   | Full Hierarchical Name                                                                                                                                                                              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| system/                                                        |           | 0/699         | 0/899         | 0/1164        | 0/107         | 0/64      | 0/0     | 0/4   | 0/0   | 0/0   | 0/3       | 0/0       | system                                                                                                                                                                                              |
| +epb_infrastructure_inst                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/epb_infrastructure_inst                                                                                                                                                                      |
| ++epb_infrastructure_inst                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/epb_infrastructure_inst/epb_infrastructure_inst                                                                                                                                              |
| +epb_opb_bridge_inst                                           |           | 0/65          | 0/30          | 0/101         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/epb_opb_bridge_inst                                                                                                                                                                          |
| ++epb_opb_bridge_inst                                          |           | 65/65         | 30/30         | 101/101       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/epb_opb_bridge_inst/epb_opb_bridge_inst                                                                                                                                                      |
| +infrastructure_inst                                           |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/3   | 0/0   | 0/0   | 0/2       | 0/0       | system/infrastructure_inst                                                                                                                                                                          |
| ++infrastructure_inst                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 3/3   | 0/0   | 0/0   | 2/2       | 0/0       | system/infrastructure_inst/infrastructure_inst                                                                                                                                                      |
| +interleaved_adc_64_XSG_core_config                            |           | 0/22          | 0/33          | 0/28          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config                                                                                                                                                           |
| ++interleaved_adc_64_XSG_core_config                           |           | 0/22          | 0/33          | 0/28          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config                                                                                                                        |
| +++interleaved_adc_64_x0                                       |           | 0/22          | 0/33          | 0/28          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0                                                                                                  |
| ++++adc_ec20ac2b0a                                             |           | 0/8           | 0/0           | 0/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/adc_ec20ac2b0a                                                                                   |
| +++++conv1_411742ac35                                          |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/adc_ec20ac2b0a/conv1_411742ac35                                                                  |
| ++++++inverter                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/adc_ec20ac2b0a/conv1_411742ac35/inverter                                                         |
| +++++conv2_7b7319fa51                                          |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/adc_ec20ac2b0a/conv2_7b7319fa51                                                                  |
| ++++++inverter                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/adc_ec20ac2b0a/conv2_7b7319fa51/inverter                                                         |
| +++++conv3_44b39b4c24                                          |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/adc_ec20ac2b0a/conv3_44b39b4c24                                                                  |
| ++++++inverter                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/adc_ec20ac2b0a/conv3_44b39b4c24/inverter                                                         |
| +++++conv4_3de669e4a2                                          |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/adc_ec20ac2b0a/conv4_3de669e4a2                                                                  |
| ++++++inverter                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/adc_ec20ac2b0a/conv4_3de669e4a2/inverter                                                         |
| +++++conv5_8411b2acf8                                          |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/adc_ec20ac2b0a/conv5_8411b2acf8                                                                  |
| ++++++inverter                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/adc_ec20ac2b0a/conv5_8411b2acf8/inverter                                                         |
| +++++conv6_d9f21717fb                                          |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/adc_ec20ac2b0a/conv6_d9f21717fb                                                                  |
| ++++++inverter                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/adc_ec20ac2b0a/conv6_d9f21717fb/inverter                                                         |
| +++++conv7_df590cafcb                                          |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/adc_ec20ac2b0a/conv7_df590cafcb                                                                  |
| ++++++inverter                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/adc_ec20ac2b0a/conv7_df590cafcb/inverter                                                         |
| +++++conv_494935ad4b                                           |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/adc_ec20ac2b0a/conv_494935ad4b                                                                   |
| ++++++inverter                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/adc_ec20ac2b0a/conv_494935ad4b/inverter                                                          |
| ++++snap64_a287c47437                                          |           | 0/14          | 0/33          | 0/20          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/snap64_a287c47437                                                                                |
| +++++freeze_cntr_0b279bc5ff                                    |           | 0/6           | 0/16          | 0/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff                                                         |
| ++++++counter3                                                 |           | 1/5           | 0/16          | 1/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/counter3                                                |
| +++++++comp0.core_instance0                                    |           | 0/4           | 0/16          | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/counter3/comp0.core_instance0                           |
| ++++++++blk00000001                                            |           | 4/4           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/counter3/comp0.core_instance0/blk00000001               |
| ++++++logical1                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/snap64_a287c47437/freeze_cntr_0b279bc5ff/logical1                                                |
| +++++posedge_6c292e3de7                                        |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/snap64_a287c47437/posedge_6c292e3de7                                                             |
| ++++++delay                                                    |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/snap64_a287c47437/posedge_6c292e3de7/delay                                                       |
| +++++++srl_delay.synth_reg_srl_inst                            |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/snap64_a287c47437/posedge_6c292e3de7/delay/srl_delay.synth_reg_srl_inst                          |
| ++++++++partial_one.last_srl17e                                |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/snap64_a287c47437/posedge_6c292e3de7/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e  |
| +++++register1                                                 |           | 1/5           | 0/15          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/snap64_a287c47437/register1                                                                      |
| ++++++synth_reg_inst                                           |           | 0/4           | 0/15          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/snap64_a287c47437/register1/synth_reg_inst                                                       |
| +++++++latency_gt_0.fd_array[1].reg_comp                       |           | 4/4           | 15/15         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/snap64_a287c47437/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                     |
| +++++register_x0                                               |           | 1/2           | 0/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/snap64_a287c47437/register_x0                                                                    |
| ++++++synth_reg_inst                                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/snap64_a287c47437/register_x0/synth_reg_inst                                                     |
| +++++++latency_gt_0.fd_array[1].reg_comp                       |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interleaved_adc_64_x0/snap64_a287c47437/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                   |
| +interleaved_adc_64_adc                                        |           | 0/141         | 0/282         | 0/171         | 0/96          | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/1       | 0/0       | system/interleaved_adc_64_adc                                                                                                                                                                       |
| ++interleaved_adc_64_adc                                       |           | 17/141        | 65/282        | 1/171         | 0/96          | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 1/1       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc                                                                                                                                                |
| +++ADC_ASYNC_FIFO                                              |           | 0/124         | 0/217         | 0/170         | 0/96          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO                                                                                                                                 |
| ++++BU2                                                        |           | 0/124         | 0/217         | 0/170         | 0/96          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2                                                                                                                             |
| +++++U0                                                        |           | 0/124         | 0/217         | 0/170         | 0/96          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0                                                                                                                          |
| ++++++fgas                                                     |           | 0/124         | 0/217         | 0/170         | 0/96          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas                                                                                                                     |
| +++++++cntblk                                                  |           | 0/50          | 0/117         | 0/25          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/cntblk                                                                                                              |
| ++++++++gen_rd_cntr                                            |           | 0/38          | 0/89          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/cntblk/gen_rd_cntr                                                                                                  |
| +++++++++bin_cnt_top                                           |           | 0/38          | 0/89          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/cntblk/gen_rd_cntr/bin_cnt_top                                                                                      |
| ++++++++++bld_bin_cnt                                          |           | 38/38         | 89/89         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt                                                                          |
| ++++++++gen_rd_cntr_plus1                                      |           | 0/2           | 0/5           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/cntblk/gen_rd_cntr_plus1                                                                                            |
| +++++++++bin_cnt_top                                           |           | 0/2           | 0/5           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/cntblk/gen_rd_cntr_plus1/bin_cnt_top                                                                                |
| ++++++++++bld_bin_cnt                                          |           | 2/2           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/cntblk/gen_rd_cntr_plus1/bin_cnt_top/bld_bin_cnt                                                                    |
| ++++++++gen_wr_cntr                                            |           | 0/6           | 0/13          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/cntblk/gen_wr_cntr                                                                                                  |
| +++++++++bin_cnt_top                                           |           | 0/6           | 0/13          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/cntblk/gen_wr_cntr/bin_cnt_top                                                                                      |
| ++++++++++bld_bin_cnt                                          |           | 6/6           | 13/13         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt                                                                          |
| ++++++++gen_wr_cntr_plus1                                      |           | 0/2           | 0/5           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/cntblk/gen_wr_cntr_plus1                                                                                            |
| +++++++++bin_cnt_top                                           |           | 0/2           | 0/5           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/cntblk/gen_wr_cntr_plus1/bin_cnt_top                                                                                |
| ++++++++++bld_bin_cnt                                          |           | 2/2           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/cntblk/gen_wr_cntr_plus1/bin_cnt_top/bld_bin_cnt                                                                    |
| ++++++++gen_wr_cntr_plus2                                      |           | 0/2           | 0/5           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/cntblk/gen_wr_cntr_plus2                                                                                            |
| +++++++++bin_cnt_top                                           |           | 0/2           | 0/5           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/cntblk/gen_wr_cntr_plus2/bin_cnt_top                                                                                |
| ++++++++++bld_bin_cnt                                          |           | 2/2           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/cntblk/gen_wr_cntr_plus2/bin_cnt_top/bld_bin_cnt                                                                    |
| +++++++flblk                                                   |           | 0/33          | 0/32          | 0/37          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk                                                                                                               |
| ++++++++clkmod                                                 |           | 0/12          | 0/30          | 0/14          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/clkmod                                                                                                        |
| +++++++++rdx                                                   |           | 6/6           | 15/15         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/clkmod/rdx                                                                                                    |
| +++++++++wrx                                                   |           | 6/6           | 15/15         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/clkmod/wrx                                                                                                    |
| ++++++++thrmod                                                 |           | 0/11          | 0/2           | 0/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/thrmod                                                                                                        |
| +++++++++elogic                                                |           | 1/6           | 1/1           | 1/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/thrmod/elogic                                                                                                 |
| ++++++++++c1                                                   |           | 3/3           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/thrmod/elogic/c1                                                                                              |
| ++++++++++c2                                                   |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/thrmod/elogic/c2                                                                                              |
| +++++++++flogic                                                |           | 1/5           | 1/1           | 1/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/thrmod/flogic                                                                                                 |
| ++++++++++comp1                                                |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/thrmod/flogic/comp1                                                                                           |
| ++++++++++comp2                                                |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/thrmod/flogic/comp2                                                                                           |
| ++++++++wpremod                                                |           | 10/10         | 0/0           | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/wpremod                                                                                                       |
| +++++++inblk                                                   |           | 4/4           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/inblk                                                                                                               |
| +++++++memblk                                                  |           | 0/25          | 0/64          | 0/96          | 0/96          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk                                                                                                              |
| ++++++++distinst                                               |           | 25/25         | 64/64         | 96/96         | 96/96         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk/distinst                                                                                                     |
| +++++++olblk                                                   |           | 0/12          | 0/0           | 0/12          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/olblk                                                                                                               |
| ++++++++validl                                                 |           | 12/12         | 0/0           | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/olblk/validl                                                                                                        |
| +++ADC_DATA_DDR[0].adc_dataeveni_ddr                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[0].adc_dataeveni_ddr                                                                                                              |
| +++ADC_DATA_DDR[0].adc_dataevenq_ddr                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[0].adc_dataevenq_ddr                                                                                                              |
| +++ADC_DATA_DDR[0].adc_dataoddi_ddr                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[0].adc_dataoddi_ddr                                                                                                               |
| +++ADC_DATA_DDR[0].adc_dataoddq_ddr                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[0].adc_dataoddq_ddr                                                                                                               |
| +++ADC_DATA_DDR[1].adc_dataeveni_ddr                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[1].adc_dataeveni_ddr                                                                                                              |
| +++ADC_DATA_DDR[1].adc_dataevenq_ddr                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[1].adc_dataevenq_ddr                                                                                                              |
| +++ADC_DATA_DDR[1].adc_dataoddi_ddr                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[1].adc_dataoddi_ddr                                                                                                               |
| +++ADC_DATA_DDR[1].adc_dataoddq_ddr                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[1].adc_dataoddq_ddr                                                                                                               |
| +++ADC_DATA_DDR[2].adc_dataeveni_ddr                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[2].adc_dataeveni_ddr                                                                                                              |
| +++ADC_DATA_DDR[2].adc_dataevenq_ddr                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[2].adc_dataevenq_ddr                                                                                                              |
| +++ADC_DATA_DDR[2].adc_dataoddi_ddr                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[2].adc_dataoddi_ddr                                                                                                               |
| +++ADC_DATA_DDR[2].adc_dataoddq_ddr                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[2].adc_dataoddq_ddr                                                                                                               |
| +++ADC_DATA_DDR[3].adc_dataeveni_ddr                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[3].adc_dataeveni_ddr                                                                                                              |
| +++ADC_DATA_DDR[3].adc_dataevenq_ddr                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[3].adc_dataevenq_ddr                                                                                                              |
| +++ADC_DATA_DDR[3].adc_dataoddi_ddr                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[3].adc_dataoddi_ddr                                                                                                               |
| +++ADC_DATA_DDR[3].adc_dataoddq_ddr                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[3].adc_dataoddq_ddr                                                                                                               |
| +++ADC_DATA_DDR[4].adc_dataeveni_ddr                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[4].adc_dataeveni_ddr                                                                                                              |
| +++ADC_DATA_DDR[4].adc_dataevenq_ddr                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[4].adc_dataevenq_ddr                                                                                                              |
| +++ADC_DATA_DDR[4].adc_dataoddi_ddr                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[4].adc_dataoddi_ddr                                                                                                               |
| +++ADC_DATA_DDR[4].adc_dataoddq_ddr                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[4].adc_dataoddq_ddr                                                                                                               |
| +++ADC_DATA_DDR[5].adc_dataeveni_ddr                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[5].adc_dataeveni_ddr                                                                                                              |
| +++ADC_DATA_DDR[5].adc_dataevenq_ddr                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[5].adc_dataevenq_ddr                                                                                                              |
| +++ADC_DATA_DDR[5].adc_dataoddi_ddr                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[5].adc_dataoddi_ddr                                                                                                               |
| +++ADC_DATA_DDR[5].adc_dataoddq_ddr                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[5].adc_dataoddq_ddr                                                                                                               |
| +++ADC_DATA_DDR[6].adc_dataeveni_ddr                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[6].adc_dataeveni_ddr                                                                                                              |
| +++ADC_DATA_DDR[6].adc_dataevenq_ddr                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[6].adc_dataevenq_ddr                                                                                                              |
| +++ADC_DATA_DDR[6].adc_dataoddi_ddr                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[6].adc_dataoddi_ddr                                                                                                               |
| +++ADC_DATA_DDR[6].adc_dataoddq_ddr                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[6].adc_dataoddq_ddr                                                                                                               |
| +++ADC_DATA_DDR[7].adc_dataeveni_ddr                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[7].adc_dataeveni_ddr                                                                                                              |
| +++ADC_DATA_DDR[7].adc_dataevenq_ddr                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[7].adc_dataevenq_ddr                                                                                                              |
| +++ADC_DATA_DDR[7].adc_dataoddi_ddr                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[7].adc_dataoddi_ddr                                                                                                               |
| +++ADC_DATA_DDR[7].adc_dataoddq_ddr                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_DATA_DDR[7].adc_dataoddq_ddr                                                                                                               |
| +interleaved_adc_64_snap64_addr                                |           | 0/57          | 0/70          | 0/109         | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_snap64_addr                                                                                                                                                               |
| ++interleaved_adc_64_snap64_addr                               |           | 57/57         | 70/70         | 109/109       | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_snap64_addr/interleaved_adc_64_snap64_addr                                                                                                                                |
| +interleaved_adc_64_snap64_bram_lsb                            |           | 0/21          | 0/36          | 0/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_snap64_bram_lsb                                                                                                                                                           |
| ++interleaved_adc_64_snap64_bram_lsb                           |           | 1/21          | 1/36          | 1/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_snap64_bram_lsb/interleaved_adc_64_snap64_bram_lsb                                                                                                                        |
| +++I_BRAM_CONTROLLER                                           |           | 3/3           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_snap64_bram_lsb/interleaved_adc_64_snap64_bram_lsb/I_BRAM_CONTROLLER                                                                                                      |
| +++I_opb_ipif                                                  |           | 0/17          | 0/35          | 0/43          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_snap64_bram_lsb/interleaved_adc_64_snap64_bram_lsb/I_opb_ipif                                                                                                             |
| ++++OPB_BAM_I                                                  |           | 16/17         | 35/35         | 39/43         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_snap64_bram_lsb/interleaved_adc_64_snap64_bram_lsb/I_opb_ipif/OPB_BAM_I                                                                                                   |
| +++++DEVICESEL_S0_I                                            |           | 1/1           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_snap64_bram_lsb/interleaved_adc_64_snap64_bram_lsb/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I                                                                                    |
| +interleaved_adc_64_snap64_bram_lsb_ramblk                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/32      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_snap64_bram_lsb_ramblk                                                                                                                                                    |
| ++interleaved_adc_64_snap64_bram_lsb_ramblk                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 32/32     | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_ramblk                                                                                                          |
| +interleaved_adc_64_snap64_bram_msb                            |           | 0/22          | 0/36          | 0/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_snap64_bram_msb                                                                                                                                                           |
| ++interleaved_adc_64_snap64_bram_msb                           |           | 1/22          | 1/36          | 1/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_snap64_bram_msb/interleaved_adc_64_snap64_bram_msb                                                                                                                        |
| +++I_BRAM_CONTROLLER                                           |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_snap64_bram_msb/interleaved_adc_64_snap64_bram_msb/I_BRAM_CONTROLLER                                                                                                      |
| +++I_opb_ipif                                                  |           | 0/17          | 0/35          | 0/43          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_snap64_bram_msb/interleaved_adc_64_snap64_bram_msb/I_opb_ipif                                                                                                             |
| ++++OPB_BAM_I                                                  |           | 16/17         | 35/35         | 39/43         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_snap64_bram_msb/interleaved_adc_64_snap64_bram_msb/I_opb_ipif/OPB_BAM_I                                                                                                   |
| +++++DEVICESEL_S0_I                                            |           | 1/1           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_snap64_bram_msb/interleaved_adc_64_snap64_bram_msb/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I                                                                                    |
| +interleaved_adc_64_snap64_bram_msb_ramblk                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/32      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_snap64_bram_msb_ramblk                                                                                                                                                    |
| ++interleaved_adc_64_snap64_bram_msb_ramblk                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 32/32     | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_ramblk                                                                                                          |
| +interleaved_adc_64_snap64_ctrl                                |           | 0/40          | 0/39          | 0/74          | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_snap64_ctrl                                                                                                                                                               |
| ++interleaved_adc_64_snap64_ctrl                               |           | 40/40         | 39/39         | 74/74         | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_snap64_ctrl/interleaved_adc_64_snap64_ctrl                                                                                                                                |
| +interleaved_adc_64_trigger                                    |           | 0/49          | 0/38          | 0/84          | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_trigger                                                                                                                                                                   |
| ++interleaved_adc_64_trigger                                   |           | 49/49         | 38/38         | 84/84         | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/interleaved_adc_64_trigger/interleaved_adc_64_trigger                                                                                                                                        |
| +opb0                                                          |           | 0/59          | 0/6           | 0/74          | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb0                                                                                                                                                                                         |
| ++opb0                                                         |           | 1/59          | 1/6           | 1/74          | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb0/opb0                                                                                                                                                                                    |
| +++ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I                       |           | 32/32         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I                                                                                                                                              |
| +++ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I                                                                                                                                             |
| +++OPB_ARBITER_I                                               |           | 0/3           | 0/5           | 0/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb0/opb0/OPB_ARBITER_I                                                                                                                                                                      |
| ++++OPB_ARBITER_CORE_I                                         |           | 0/3           | 0/5           | 0/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I                                                                                                                                                   |
| +++++WATCHDOG_TIMER_I                                          |           | 3/3           | 5/5           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I                                                                                                                                  |
| +++OPB_DBus_I                                                  |           | 22/22         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb0/opb0/OPB_DBus_I                                                                                                                                                                         |
| +opb_adccontroller_0                                           |           | 0/135         | 0/192         | 0/275         | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb_adccontroller_0                                                                                                                                                                          |
| ++opb_adccontroller_0                                          |           | 0/135         | 0/192         | 0/275         | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb_adccontroller_0/opb_adccontroller_0                                                                                                                                                      |
| +++OPB_IPIF_I                                                  |           | 0/51          | 0/60          | 0/59          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb_adccontroller_0/opb_adccontroller_0/OPB_IPIF_I                                                                                                                                           |
| ++++OPB_BAM_I                                                  |           | 47/51         | 60/60         | 52/59         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb_adccontroller_0/opb_adccontroller_0/OPB_IPIF_I/OPB_BAM_I                                                                                                                                 |
| +++++DEVICESEL_S0_I                                            |           | 1/1           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb_adccontroller_0/opb_adccontroller_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                                                  |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb_adccontroller_0/opb_adccontroller_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                       |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb_adccontroller_0/opb_adccontroller_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                       |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb_adccontroller_0/opb_adccontroller_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                       |
| +++USER_LOGIC_I                                                |           | 37/37         | 50/50         | 101/101       | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I                                                                                                                                         |
| +++adc_config_mux_0                                            |           | 33/33         | 54/54         | 73/73         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_0                                                                                                                                     |
| +++adc_config_mux_1                                            |           | 14/14         | 28/28         | 42/42         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1                                                                                                                                     |
| +sys_block_inst                                                |           | 0/87          | 0/137         | 0/151         | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/sys_block_inst                                                                                                                                                                               |
| ++sys_block_inst                                               |           | 87/87         | 137/137       | 151/151       | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/sys_block_inst/sys_block_inst                                                                                                                                                                |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
