
Cadence Innovus(TM) Implementation System.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v22.14-s061_1, built Wed Oct 18 11:21:25 PDT 2023
Options:	
Date:		Fri Sep 27 13:43:50 2024
Host:		kc-sse-tux01.umad.umsystem.edu (x86_64 w/Linux 4.18.0-553.16.1.el8_10.x86_64) (1core*22cpus*Intel(R) Xeon(R) Gold 6240 CPU @ 2.60GHz 25344KB)
OS:		Rocky Linux 8.10 (Green Obsidian)

License:
		[13:43:50.175489] Configured Lic search path (21.01-s002): 27006@134.193.136.76

		invs	Innovus Implementation System	22.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (165 mbytes). Set global soft_stack_size_limit to change the value.
Sourcing startup file /public/software/cadence/2024/DDI221/INNOVUS221/etc/innovus/enc.tcl

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[INFO] Loading Pegasus 23.20 fill procedures
<CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
<CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
<CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
<CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
<CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
<CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
<CMD> win
<CMD> set enc_check_rename_command_name 1
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/sdxnz/cds.lib - Unable to open library opamp at path /home/students/sdxnz/viruoso/opamp: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/sdxnz/cds.lib - Unable to open library op_amp at path /home/students/sdxnz/op_amp: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/sdxnz/cds.lib - Unable to open library avTech at path /public/cadence/618/ASSURA41/tools.lnx86/assura/etc/avtech/avTech: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/sdxnz/cds.lib - Unable to open library opamp_180 at path /home/students/sdxnz/virtuoso/opamp_180: Invalid Lib Path..
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {../lef/gsclib045_tech.lef ../lef/gsclib045_macro.lef}
<CMD> set init_design_settop 0
<CMD> set init_verilog ../synthesis/outputs/uart_netlist.v
<CMD> set init_mmmc_file uartmmmc.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=09/27 13:49:21, mem=1466.1M)
**ERROR: (TCLCMD-994):	Can not find 'rc corner' object with the name 'rc '. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {../lef/gsclib045_tech.lef ../lef/gsclib045_macro.lef}
<CMD> set init_design_settop 0
<CMD> set init_verilog ../synthesis/outputs/uart_netlist.v
<CMD> set init_mmmc_file ../../../../alu_4bit_design_database_45nm/physical_design/alu_4bit_MMMC.view
<CMD> set init_pwr_net VDD
<CMD> init_design
% Begin Load MMMC data ... (date=09/27 13:49:38, mem=1467.2M)
**ERROR: (TCLCMD-989):	cannot open SDC file '../synthesis/outputs/alu_4bit_sdc.sdc' for mode 'CONSTRAINTS'
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {../lef/gsclib045_tech.lef ../lef/gsclib045_macro.lef}
<CMD> set init_design_settop 0
<CMD> set init_verilog ../synthesis/outputs/uart_netlist.v
<CMD> set init_mmmc_file UART_MMMCview
<CMD> set init_pwr_net VDD
<CMD> init_design
% Begin Load MMMC data ... (date=09/27 13:58:22, mem=1496.5M)
Extraction setup Started 
% End Load MMMC data ... (date=09/27 13:58:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1500.5M, current mem=1500.5M)
RC_CORNER rc_corner

Loading LEF file ../lef/gsclib045_tech.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file ../lef/gsclib045_macro.lef ...
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from UART_MMMCview
Reading SLOW timing library '/home/sdxnz/Physical_Design_Personal/URAT_Design/Cadence-RTL-to-GDSII-Flow/UART_design_database_45nm/lib/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/sdxnz/Physical_Design_Personal/URAT_Design/Cadence-RTL-to-GDSII-Flow/UART_design_database_45nm/lib/slow_vdd1v0_basicCells.lib)
Read 480 cells in library 'slow_vdd1v0' 
Reading FAST timing library '/home/sdxnz/Physical_Design_Personal/URAT_Design/Cadence-RTL-to-GDSII-Flow/UART_design_database_45nm/lib/fast_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/sdxnz/Physical_Design_Personal/URAT_Design/Cadence-RTL-to-GDSII-Flow/UART_design_database_45nm/lib/fast_vdd1v0_basicCells.lib)
Read 480 cells in library 'fast_vdd1v0' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=45.5M, fe_cpu=3.03min, fe_real=14.57min, fe_mem=1535.5M) ***
% Begin Load netlist data ... (date=09/27 13:58:24, mem=1520.1M)
*** Begin netlist parsing (mem=1535.5M) ***
Created 480 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../synthesis/outputs/uart_netlist.v'

*** Memory Usage v#1 (Current mem = 1535.469M, initial mem = 652.727M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1535.5M) ***
% End Load netlist data ... (date=09/27 13:58:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1534.1M, current mem=1534.1M)
Top level cell is uart_top.
Hooked 960 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell uart_top ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 1059 modules.
** info: there are 458 stdCell insts.

*** Memory Usage v#1 (Current mem = 1594.883M, initial mem = 652.727M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File /public/devkits/GPDK/gpdk45/6.0/soce/gpdk045.extended.CapTbl ...
Cap table was created using Encounter 09.11-s082_1.
Process name: gpdk045.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WORST
    RC-Corner Name        : RC_CORNER
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/public/devkits/GPDK/gpdk45/6.0/soce/gpdk045.extended.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/public/devkits/GPDK/gpdk45/6.0/gsclib045/gsclib045/qrc/qx/gpdk045.tch'
 
 Analysis View: BEST
    RC-Corner Name        : RC_CORNER
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/public/devkits/GPDK/gpdk45/6.0/soce/gpdk045.extended.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/public/devkits/GPDK/gpdk45/6.0/gsclib045/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../synthesis/outputs/uart_sdc.sdc' ...
Current (total cpu=0:03:03, real=0:14:35, peak res=1952.5M, current mem=1952.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../synthesis/outputs/uart_sdc.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../synthesis/outputs/uart_sdc.sdc, Line 10).

uart_top
INFO (CTE): Reading of timing constraints file ../synthesis/outputs/uart_sdc.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1990.0M, current mem=1990.0M)
Current (total cpu=0:03:03, real=0:14:35, peak res=1990.0M, current mem=1990.0M)
Total number of combinational cells: 318
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
% Begin Load MMMC data post ... (date=09/27 13:58:26, mem=1993.1M)
% End Load MMMC data post ... (date=09/27 13:58:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1993.1M, current mem=1993.1M)
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.699954 2.5 2.5 2.5 2.5
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.993360995851 0.698429 2.6 2.66 2.6 2.66
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> clearGlobalNets
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[10] is connected to tied low net r_buffer[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[9] is connected to tied low net r_buffer[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[8] is connected to tied low net r_buffer[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[7] is connected to tied low net r_buffer[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[6] is connected to tied low net r_buffer[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[5] is connected to tied low net r_buffer[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[4] is connected to tied low net r_buffer[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[3] is connected to tied low net r_buffer[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[2] is connected to tied low net r_buffer[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[1] is connected to tied low net r_buffer[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[0] is connected to tied low net r_buffer[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
<CMD> clearGlobalNets
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[10] is connected to tied low net r_buffer[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[9] is connected to tied low net r_buffer[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[8] is connected to tied low net r_buffer[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[7] is connected to tied low net r_buffer[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[6] is connected to tied low net r_buffer[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[5] is connected to tied low net r_buffer[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[4] is connected to tied low net r_buffer[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[3] is connected to tied low net r_buffer[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[2] is connected to tied low net r_buffer[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[1] is connected to tied low net r_buffer[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[0] is connected to tied low net r_buffer[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
<CMD> clearGlobalNets
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[10] is connected to tied low net r_buffer[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[9] is connected to tied low net r_buffer[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[8] is connected to tied low net r_buffer[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[7] is connected to tied low net r_buffer[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[6] is connected to tied low net r_buffer[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[5] is connected to tied low net r_buffer[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[4] is connected to tied low net r_buffer[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[3] is connected to tied low net r_buffer[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[2] is connected to tied low net r_buffer[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[1] is connected to tied low net r_buffer[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[0] is connected to tied low net r_buffer[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0

viaInitial starts at Fri Sep 27 14:06:05 2024
viaInitial ends at Fri Sep 27 14:06:05 2024
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 0.7 bottom 0.7 left 0.7 right 0.7} -spacing {top 0.2 bottom 0.2 left 0.2 right 0.2} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2368.3M)
**WARN: (IMPPP-193):	The currently specified top spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified bottom spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified left spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified right spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
<CMD> setLayerPreference Metal11 -isVisible 0
<CMD> setLayerPreference Metal11 -isVisible 1
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal1 -direction horizontal -width 0.4 -spacing 0.2 -number_of_sets 4 -start_from left -start_offset 1 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 2378.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2378.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2378.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2378.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2378.9M)
**WARN: (IMPPP-193):	The currently specified  spacing 0.200000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal1 is 0.045000. If violation happens, increase the spacing to around 0.262132. The recommended spacing is the square root of min enclosure area.
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 8 wires.
ViaGen created 144 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |        8       |       NA       |
|  Via1  |       16       |        0       |
|  Via2  |       16       |        0       |
|  Via3  |       16       |        0       |
|  Via4  |       16       |        0       |
|  Via5  |       16       |        0       |
|  Via6  |       16       |        0       |
|  Via7  |       16       |        0       |
|  Via8  |       16       |        0       |
|  Via9  |       16       |        0       |
+--------+----------------+----------------+
<CMD> undo
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 0.4 -spacing 0.2 -number_of_sets 4 -start_from left -start_offset 1 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 2378.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2378.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2378.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2378.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2378.9M)
**WARN: (IMPPP-193):	The currently specified  spacing 0.200000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 8 wires.
ViaGen created 16 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        8       |       NA       |
|  Via10 |       16       |        0       |
+--------+----------------+----------------+
<CMD> undo
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 0.4 -spacing 0.2 -number_of_sets 5 -start_from left -start_offset 1 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 2378.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2378.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2378.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2378.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2378.9M)
**WARN: (IMPPP-193):	The currently specified  spacing 0.200000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 10 wires.
ViaGen created 20 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|       10       |       NA       |
|  Via10 |       20       |        0       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Fri Sep 27 14:15:13 2024 ***
SPECIAL ROUTE ran on directory: /home/sdxnz/Physical_Design_Personal/URAT_Design/Cadence-RTL-to-GDSII-Flow/UART_design_database_45nm/physical_design
SPECIAL ROUTE ran on machine: kc-sse-tux01.umad.umsystem.edu (Linux 4.18.0-553.16.1.el8_10.x86_64 Xeon 2.59Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3881.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 574 macros, 52 used
Read in 52 components
  52 core components: 52 unplaced, 0 placed, 0 fixed
Read in 81 logical pins
Read in 80 nets
Read in 2 special nets, 2 routed
Read in 104 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 58
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 29
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3895.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 87 wires.
ViaGen created 522 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       87       |       NA       |
|  Via1  |       58       |        0       |
|  Via2  |       58       |        0       |
|  Via3  |       58       |        0       |
|  Via4  |       58       |        0       |
|  Via5  |       58       |        0       |
|  Via6  |       58       |        0       |
|  Via7  |       58       |        0       |
|  Via8  |       58       |        0       |
|  Via9  |       58       |        0       |
+--------+----------------+----------------+
<CMD> saveDesign uart_power_planning.enc
% Begin save design ... (date=09/27 14:16:58, mem=2304.4M)
% Begin Save ccopt configuration ... (date=09/27 14:16:58, mem=2304.4M)
% End Save ccopt configuration ... (date=09/27 14:16:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=2306.0M, current mem=2306.0M)
% Begin Save netlist data ... (date=09/27 14:16:58, mem=2306.0M)
Writing Binary DB to uart_power_planning.enc.dat/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/27 14:16:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=2306.3M, current mem=2306.3M)
Saving symbol-table file ...
Saving congestion map file uart_power_planning.enc.dat/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=09/27 14:16:58, mem=2306.3M)
Saving AAE Data ...
% End Save AAE data ... (date=09/27 14:16:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=2308.5M, current mem=2308.5M)
Saving preference file uart_power_planning.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/27 14:16:58, mem=2311.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/27 14:16:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=2312.0M, current mem=2312.0M)
Saving PG file uart_power_planning.enc.dat/uart_top.pg.gz, version#2, (Created by Innovus v22.14-s061_1 on Fri Sep 27 14:16:58 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2389.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/27 14:16:58, mem=2312.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=09/27 14:16:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=2312.9M, current mem=2312.9M)
% Begin Save routing data ... (date=09/27 14:16:58, mem=2312.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2389.3M) ***
% End Save routing data ... (date=09/27 14:16:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=2313.1M, current mem=2313.1M)
Saving property file uart_power_planning.enc.dat/uart_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2392.3M) ***
% Begin Save power constraints data ... (date=09/27 14:16:58, mem=2314.4M)
% End Save power constraints data ... (date=09/27 14:16:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=2314.4M, current mem=2314.4M)
RC_CORNER rc_corner
RC_CORNER rc_corner
RC_CORNER rc_corner
RC_CORNER rc_corner
RC_CORNER rc_corner
Generated self-contained design uart_power_planning.enc.dat
SLOW fast slow FAST
RC_CORNER rc_corner
constraint CONSTRAINTS
../synthesis/outputs/uart_sdc.sdc
../synthesis/outputs/uart_sdc.sdc
% End save design ... (date=09/27 14:16:59, total cpu=0:00:00.6, real=0:00:01.0, peak res=2345.5M, current mem=2314.7M)
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report uart_top.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report uart_top.drc.rpt                # string, default="", user setting
 *** Starting Verify DRC (MEM: 2441.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 264.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> zoomBox -5.92650 19.48950 16.99250 31.01100
<CMD> pan 2.47750 27.46850
<CMD> zoomBox -0.99300 23.57600 4.31650 26.24500
<CMD> zoomBox 0.01550 24.41200 1.71950 25.26850
<CMD> zoomBox -0.97600 23.78850 3.54150 26.05950
<CMD> zoomBox -2.43400 22.87300 6.22100 27.22400
<CMD> zoomBox -5.27500 21.17600 11.30650 29.51150
<CMD> zoomBox -9.12250 19.01950 17.87900 32.59350
<CMD> zoomBox -15.38750 15.50950 28.58050 37.61250
<CMD> zoomBox -25.58750 9.79450 46.00700 45.78550
<CMD> zoomBox -81.79400 -23.23650 141.53800 89.03400
<CMD> fit
<CMD> selectVia 0.5000 51.9700 1.2000 52.6700 11 VSS
<CMD> zoomBox -1.50450 48.22000 7.14100 52.56600
<CMD> deselectAll
<CMD> selectVia 0.5000 51.9700 1.2000 52.6700 11 VSS
<CMD> zoomBox -0.30750 50.14050 4.20600 52.40950
<CMD> zoomBox -0.11200 50.45500 3.72500 52.38400
<CMD> zoomBox 0.41950 51.30750 2.42250 52.31450
<CMD> deselectAll
<CMD> selectVia 0.5000 51.9700 1.2000 52.6700 11 VSS
<CMD> ui_view_box
<CMD> dbquery -area {-1.239 51.27 2.9385 53.37} -objType inst
<CMD> dbquery -area {-1.239 51.27 2.9385 53.37} -objType regular
<CMD> dbquery -area {-1.239 51.27 2.9385 53.37} -objType special
<CMD> selectVia 0.5000 51.9700 1.2000 52.6700 11 VSS
<CMD> deselectVia 0.5000 51.9700 1.2000 52.6700 11 VSS
<CMD> deselectVia 0.5000 51.9700 1.2000 52.6700 11 VSS
<CMD> selectWire 0.5000 51.9700 52.9000 52.6700 11 VSS
<CMD> deselectWire 0.5000 51.9700 52.9000 52.6700 11 VSS
<CMD> deselectWire 0.5000 51.9700 52.9000 52.6700 11 VSS
<CMD> selectWire 0.5000 51.9700 52.9000 52.6700 11 VSS
<CMD> deselectWire 0.5000 51.9700 52.9000 52.6700 11 VSS
<CMD> deselectWire 0.5000 51.9700 52.9000 52.6700 11 VSS
<CMD> selectWire 0.5000 0.5300 1.2000 52.6700 10 VSS
<CMD> deselectWire 0.5000 0.5300 1.2000 52.6700 10 VSS
<CMD> deselectWire 0.5000 0.5300 1.2000 52.6700 10 VSS
<CMD> selectWire 0.5000 0.5300 1.2000 52.6700 10 VSS
<CMD> deselectWire 0.5000 0.5300 1.2000 52.6700 10 VSS
<CMD> deselectWire 0.5000 0.5300 1.2000 52.6700 10 VSS
<CMD> selectWire 0.5000 51.9700 52.9000 52.6700 11 VSS
<CMD> zoomBox 1.25900 51.78350 1.05650 52.03850
<CMD> fit
<CMD> zoomBox -275.91600 -70.73250 315.41350 226.53250
<CMD> fit
**WARN: (IMPTCM-77):	Option "-allowSwapping" for command getScanReorderMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> addEndCap -preCap FILL4 -postCap FILL4 -prefix ENDCAP
**WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
Estimated cell power/ground rail width = 0.160 um
Minimum row-size in sites for endcap insertion = 9.
Minimum number of sites for row blockage       = 1.
Inserted 28 pre-endcap <FILL4> cells (prefix ENDCAP).
Inserted 28 post-endcap <FILL4> cells (prefix ENDCAP).
For 56 new insts, <CMD> zoomBox 7.13000 19.89150 67.89700 50.43950
<CMD> zoomBox 13.47650 23.50900 65.12900 49.47500
<CMD> zoomBox 23.45700 29.13800 60.77700 47.89900
<CMD> zoomBox -105.31950 -37.97200 117.69700 74.13950
<CMD> fit
**WARN: (IMPTCM-77):	Option "-allowSwapping" for command getScanReorderMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -drouteAutoStop 0
<CMD> setNanoRouteMode -quiet -drouteFixAntenna 0
<CMD> setNanoRouteMode -quiet -droutePostRouteSwapVia {}
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
<CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort {}
<CMD> setNanoRouteMode -quiet -drouteOnGridOnly 0
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
<CMD> setNanoRouteMode -quiet -routeIgnoreAntennaTopCellPin 0
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -maxRouteLayer 4 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPTCM-77):	Option "-allowSwapping" for command getScanReorderMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setPlaceMode -fp false
<CMD> place_design
**WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
*** placeDesign #1 [begin] () : totSession cpu/real = 0:04:28.3/0:38:09.4 (0.1), mem = 3003.9M
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 88 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.655221 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=3015.99 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3027.5)
Total number of fetched objects 381
End delay calculation. (MEM=3451.9 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3451.9 CPU=0:00:00.3 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 56 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=3434.4M)" ...
Estimated loop count for BSM: 26272
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.1 mem=3442.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.2 mem=3442.4M) ***
No user-set net weight.
Net fanout histogram:
2		: 214 (56.2%) nets
3		: 42 (11.0%) nets
4     -	14	: 118 (31.0%) nets
15    -	39	: 6 (1.6%) nets
40    -	79	: 1 (0.3%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[10] is connected to tied low net r_buffer[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[9] is connected to tied low net r_buffer[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[8] is connected to tied low net r_buffer[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[7] is connected to tied low net r_buffer[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[6] is connected to tied low net r_buffer[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[5] is connected to tied low net r_buffer[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[4] is connected to tied low net r_buffer[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[3] is connected to tied low net r_buffer[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[2] is connected to tied low net r_buffer[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[1] is connected to tied low net r_buffer[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[0] is connected to tied low net r_buffer[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=426 (56 fixed + 370 movable) #buf cell=0 #inv cell=18 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=381 #term=1333 #term/net=3.50, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=66
stdCell: 426 single + 0 double + 0 multi
Total standard cell length = 0.7260 (mm), area = 0.0012 (mm^2)
Average module density = 0.522.
Density for the design = 0.522.
       = stdcell_area 3406 sites (1165 um^2) / alloc_area 6524 sites (2231 um^2).
Pin Density = 0.1975.
            = total # of pins 1333 / total area 6748.
=== lastAutoLevel = 6 
**WARN: (IMPDC-348):	The output pin uart/recver/\r_buffer_reg[0] /Q is connected to power/ground net r_buffer[0]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin uart/recver/\r_buffer_reg[1] /Q is connected to power/ground net r_buffer[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin uart/recver/\r_buffer_reg[2] /Q is connected to power/ground net r_buffer[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin uart/recver/\r_buffer_reg[3] /Q is connected to power/ground net r_buffer[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin uart/recver/\r_buffer_reg[4] /Q is connected to power/ground net r_buffer[4]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin uart/recver/\r_buffer_reg[5] /Q is connected to power/ground net r_buffer[5]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin uart/recver/\r_buffer_reg[6] /Q is connected to power/ground net r_buffer[6]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin uart/recver/\r_buffer_reg[7] /Q is connected to power/ground net r_buffer[7]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin uart/recver/\r_buffer_reg[8] /Q is connected to power/ground net r_buffer[8]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin uart/recver/\r_buffer_reg[9] /Q is connected to power/ground net r_buffer[9]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin uart/recver/\r_buffer_reg[10] /Q is connected to power/ground net r_buffer[10]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.661e-12 (2.30e-12 3.36e-12)
              Est.  stn bbox = 5.990e-12 (2.45e-12 3.54e-12)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3460.3M
Iteration  2: Total net bbox = 5.661e-12 (2.30e-12 3.36e-12)
              Est.  stn bbox = 5.990e-12 (2.45e-12 3.54e-12)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3460.3M
Iteration  3: Total net bbox = 8.644e+00 (4.04e+00 4.61e+00)
              Est.  stn bbox = 1.094e+01 (4.91e+00 6.03e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3478.3M
Active setup views:
    WORST
Iteration  4: Total net bbox = 4.718e+02 (1.54e+02 3.18e+02)
              Est.  stn bbox = 6.436e+02 (2.17e+02 4.26e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3478.3M
Iteration  5: Total net bbox = 1.445e+03 (7.71e+02 6.74e+02)
              Est.  stn bbox = 1.824e+03 (9.57e+02 8.66e+02)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 3478.3M
Iteration  6: Total net bbox = 1.898e+03 (9.74e+02 9.24e+02)
              Est.  stn bbox = 2.343e+03 (1.19e+03 1.16e+03)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 3495.3M
Iteration  7: Total net bbox = 2.322e+03 (1.20e+03 1.12e+03)
              Est.  stn bbox = 2.778e+03 (1.42e+03 1.36e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 3495.3M
Iteration  8: Total net bbox = 1.771e+03 (8.91e+02 8.80e+02)
              Est.  stn bbox = 2.153e+03 (1.06e+03 1.09e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 3512.3M
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.40 MB )
Iteration  9: Total net bbox = 2.584e+03 (1.24e+03 1.35e+03)
              Est.  stn bbox = 3.054e+03 (1.46e+03 1.59e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3497.7M
Iteration 10: Total net bbox = 2.584e+03 (1.24e+03 1.35e+03)
              Est.  stn bbox = 3.054e+03 (1.46e+03 1.59e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3497.7M
*** cost = 2.584e+03 (1.24e+03 1.35e+03) (cpu for global=0:00:01.1) real=0:00:02.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/2
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[10] is connected to tied low net r_buffer[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[9] is connected to tied low net r_buffer[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[8] is connected to tied low net r_buffer[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[7] is connected to tied low net r_buffer[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[6] is connected to tied low net r_buffer[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[5] is connected to tied low net r_buffer[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[4] is connected to tied low net r_buffer[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[3] is connected to tied low net r_buffer[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance uart/recver/r_buffer_reg[2] is connected to tied low net r_buffer[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Solver runtime cpu: 0:00:01.0 real: 0:00:01.2
Core Placement runtime cpu: 0:00:01.1 real: 0:00:02.0
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
*** Starting refinePlace (0:04:32 mem=3497.7M) ***
Total net bbox length = 2.695e+03 (1.280e+03 1.416e+03) (ext = 7.382e+02)
Move report: Detail placement moves 370 insts, mean move: 0.23 um, max move: 4.30 um 
	Max move on inst (clk_divider/g1230__2802): (44.01, 30.02) --> (46.60, 31.73)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3559.7MB
Summary Report:
Instances move: 370 (out of 370 movable)
Instances flipped: 0
Mean displacement: 0.23 um
Max displacement: 4.30 um (Instance: clk_divider/g1230__2802) (44.011, 30.02) -> (46.6, 31.73)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: NOR2BX1
Total net bbox length = 2.756e+03 (1.305e+03 1.452e+03) (ext = 7.276e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3559.7MB
*** Finished refinePlace (0:04:32 mem=3559.7M) ***
*** End of Placement (cpu=0:00:02.8, real=0:00:04.0, mem=3538.7M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 9 )
Density distribution unevenness ratio = 7.546%
*** Free Virtual Timing Model ...(mem=3538.7M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.655221 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3538.72)
Total number of fetched objects 381
End delay calculation. (MEM=3596.41 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3596.41 CPU=0:00:00.1 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 348 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 348
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 381 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 381
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 381 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.064320e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.36 MB )
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 3511.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 128um, number of vias: 88
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1267 
[NR-eGR]  Metal2   (2V)          1616  1831 
[NR-eGR]  Metal3   (3H)          1551    69 
[NR-eGR]  Metal4   (4V)           212     4 
[NR-eGR]  Metal5   (5H)             0     3 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         3379  3174 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2648um
[NR-eGR] Total length: 3379um, number of vias: 3174
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 3527.9M
Tdgp not enabled or already been cleared! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 4, real = 0: 0: 6, mem = 3527.9M **
Tdgp not enabled or already been cleared! skip clearing
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
*** placeDesign #1 [finish] () : cpu/real = 0:00:04.5/0:00:05.8 (0.8), totSession cpu/real = 0:04:32.8/0:38:15.2 (0.1), mem = 3527.9M
<CMD> setDrawView fplan
<CMD> zoomOut
<CMD> deselectAll
<CMD> selectObject Module clk_divider
<CMD> deselectAll
<CMD> selectObject Module uart
<CMD> gui_select -rect {-27.37500 16.94000 24.91500 15.89000}
<CMD> deselectAll
<CMD> deselectAll
<CMD> fit
<CMD> selectObject Module uart
<CMD> deselectAll
<CMD> selectObject Module uart
<CMD> setDrawView place
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> saveDesign uart_placemet.enc
% Begin save design ... (date=09/27 14:24:46, mem=2590.6M)
% Begin Save ccopt configuration ... (date=09/27 14:24:46, mem=2590.6M)
% End Save ccopt configuration ... (date=09/27 14:24:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2590.8M, current mem=2590.8M)
% Begin Save netlist data ... (date=09/27 14:24:46, mem=2590.8M)
Writing Binary DB to uart_placemet.enc.dat/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/27 14:24:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2590.8M, current mem=2590.8M)
Saving symbol-table file ...
Saving congestion map file uart_placemet.enc.dat/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=09/27 14:24:46, mem=2590.8M)
Saving AAE Data ...
% End Save AAE data ... (date=09/27 14:24:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2590.8M, current mem=2590.4M)
Saving preference file uart_placemet.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/27 14:24:46, mem=2588.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/27 14:24:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2588.2M, current mem=2588.2M)
Saving PG file uart_placemet.enc.dat/uart_top.pg.gz, version#2, (Created by Innovus v22.14-s061_1 on Fri Sep 27 14:24:47 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3514.0M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/27 14:24:47, mem=2588.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=09/27 14:24:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2588.2M, current mem=2588.2M)
% Begin Save routing data ... (date=09/27 14:24:47, mem=2588.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3514.0M) ***
% End Save routing data ... (date=09/27 14:24:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2588.2M, current mem=2588.2M)
Saving property file uart_placemet.enc.dat/uart_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3517.0M) ***
% Begin Save power constraints data ... (date=09/27 14:24:47, mem=2588.2M)
% End Save power constraints data ... (date=09/27 14:24:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2588.2M, current mem=2588.2M)
RC_CORNER rc_corner
RC_CORNER rc_corner
RC_CORNER rc_corner
RC_CORNER rc_corner
RC_CORNER rc_corner
Generated self-contained design uart_placemet.enc.dat
SLOW fast slow FAST
RC_CORNER rc_corner
constraint CONSTRAINTS
../synthesis/outputs/uart_sdc.sdc
../synthesis/outputs/uart_sdc.sdc
% End save design ... (date=09/27 14:24:47, total cpu=0:00:00.7, real=0:00:01.0, peak res=2590.8M, current mem=2589.4M)
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> deselectAll
<CMD> setDrawView fplan
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_overlay -isVisible 1
**ERROR: (IMPQTF-4003):	Form 'congestMapForm' does not exist.
<CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> fit
<CMD> setLayerPreference node_overlay -isVisible 0
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> fit
<CMD> setLayerPreference densityMap -isVisible 0
<CMD> setLayerPreference densityMap -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> zoomBox 18.50950 45.55450 35.06900 53.87900
<CMD> selectPhyPin 26.6600 52.9500 26.7400 53.2000 2 {baud_rate_sel[3]}
<CMD> zoomBox 14.03250 41.67850 45.75550 57.62600
<CMD> zoomBox -37.48400 19.08400 99.48550 87.93950
<CMD> fit
<CMD> gui_select -rect {56.97500 52.99000 56.55500 28.35000}
<CMD> deselectAll
<CMD> uiSetTool ruler
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> uiSetTool ruler
<CMD> zoomBox -5.37400 16.05700 21.58900 29.61150
<CMD> zoomBox 0.38100 20.16100 7.72950 23.85500
<CMD> zoomBox 1.57950 21.01600 4.84100 22.65550
<CMD> zoomBox -19.61550 4.09400 51.93050 40.06050
<CMD> zoomBox -128.79100 -82.81900 298.75200 132.10950
<CMD> fit
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference allLayers -isVisible 0
<CMD> setLayerPreference allLayers -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report uart_top.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report uart_top.drc.rpt                # string, default="", user setting
 *** Starting Verify DRC (MEM: 3549.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 988 Viols.

 Violation Summary By Layer and Type:

	          Short      Mar    outOD   CShort   CutSpc   Totals
	Metal1      100        0        0        0        0      100
	Via1          0        0        0        0        2        2
	Metal2      303      359       32        0        0      694
	Via2          0        0        0       29        2       31
	Metal3       94       11       25        0        0      130
	Via3          0        0        0        2        0        2
	Metal4        0        0       16        0        0       16
	Metal5        0        3        7        0        0       10
	Metal6        0        0        3        0        0        3
	Totals      497      373       83       31        4      988

 *** End Verify DRC (CPU TIME: 0:00:00.2  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> uiSetTool select
<CMD> getCTSMode -obs_engine -quiet
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CONSTRAINTS
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk_230400...
  clock_tree clk_230400 contains 32 sinks and 0 clock gates.
Extracting original clock gating for clk_230400 done.
The skew group clk_230400/CONSTRAINTS was created. It contains 32 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ctd_win -side none -id ctd_window
Clock tree timing engine global stage delay update for MAXIMUM_DELAY:setup.late...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree timing engine global stage delay update for MAXIMUM_DELAY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.5)
<CMD> selectInst {clk_divider/clk_count_reg[23]}
<CMD> zoomSelected
<CMD> deselectInst {clk_divider/clk_count_reg[23]}
<CMD> selectInst {clk_divider/clk_count_reg[27]}
<CMD> zoomSelected
<CMD> deselectInst {clk_divider/clk_count_reg[27]}
<CMD> selectInst {clk_divider/clk_count_reg[14]}
<CMD> zoomSelected
<CMD> deselectInst {clk_divider/clk_count_reg[14]}
<CMD> selectInst {clk_divider/clk_count_reg[19]}
<CMD> zoomSelected
<CMD> deselectInst {clk_divider/clk_count_reg[19]}
<CMD> selectInst {clk_divider/clk_count_reg[17]}
<CMD> zoomSelected
<CMD> deselectInst {clk_divider/clk_count_reg[17]}
<CMD> selectInst {clk_divider/clk_count_reg[18]}
<CMD> zoomSelected
<CMD> deselectInst {clk_divider/clk_count_reg[18]}
<CMD> fit
<CMD> getCTSMode -obs_engine -quiet
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -opt_skew_max_allowed_delay       1
setUsefulSkewMode -opt_skew_no_boundary             false
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -opt_drv_fix_max_cap                     true
setOptMode -opt_fix_fanout_load                     true
setOptMode -opt_drv_fix_max_tran                    true
setPlaceMode -maxRouteLayer                         4
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       bcwc
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #1 [begin] () : totSession cpu/real = 0:06:19.9/1:19:53.2 (0.1), mem = 3796.2M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:20.0/1:19:53.3 (0.1), mem = 3558.2M
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:20.0/1:19:53.3 (0.1), mem = 3558.2M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2698.8M, totSessionCpu=0:06:20 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:20.0/1:19:53.3 (0.1), mem = 3558.2M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
AAE DB initialization (MEM=3282.19 CPU=0:00:00.0 REAL=0:00:00.0) 
Info: Using Genus executable '/public/software/cadence/2024/DDI221/bin/genus'.
      Genus workers will not check out additional licenses.
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFSX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFSRX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFSRQX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFSQX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFRX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFRQX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFQX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNSX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNSRX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNSRQX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNSQX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNRX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNRQX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNQX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SPDFF4RX2'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SPDFF4RX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SPDFF2RX2'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SPDFF2RX1'
Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
-lefTechFileMap {}                         # string, default=""
**optDesign ... cpu = 0:00:01, real = 0:00:19, mem = 2681.6M, totSessionCpu=0:06:21 **
#optDebug: { P: 90 W: 1201 FE: standard PE: none LDR: 1}
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.24 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1060 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1060
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 381 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 381
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 381 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.076290e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 128um, number of vias: 84
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1267 
[NR-eGR]  Metal2   (2V)          1632  1838 
[NR-eGR]  Metal3   (3H)          1563    62 
[NR-eGR]  Metal4   (4V)           172     8 
[NR-eGR]  Metal5   (5H)             2     3 
[NR-eGR]  Metal6   (6V)            27     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         3397  3178 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2648um
[NR-eGR] Total length: 3397um, number of vias: 3178
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.25 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'uart_top' of instances=426 and nets=408 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3367.523M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3396.38)
Total number of fetched objects 381
End delay calculation. (MEM=3757.15 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3757.15 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:06:23 mem=3749.1M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 39.170  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     41 (41)      |   -0.394   |     49 (49)      |
|   max_tran     |    100 (431)     |  -15.637   |    108 (439)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.207%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:20, mem = 2830.1M, totSessionCpu=0:06:23 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.6/0:00:20.6 (0.1), totSession cpu/real = 0:06:22.6/1:20:13.9 (0.1), mem = 3708.2M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 3708.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3708.2M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:22.6/1:20:13.9 (0.1), mem = 3708.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (4.1), totSession cpu/real = 0:06:22.6/1:20:13.9 (0.1), mem = 3708.2M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:22.7/1:20:14.0 (0.1), mem = 3708.2M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells


Netlist preparation processing... 
Removed 23 instances

=======================================================================
                Simplify Netlist Deleted Flops Summary
=======================================================================
*summary: 2 instances (flops) removed.

*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:06:24.0/1:20:15.3 (0.1), mem = 3722.0M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:24.0/1:20:15.3 (0.1), mem = 3722.0M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:06:24.2/1:20:15.5 (0.1), mem = 3722.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:24.2/1:20:15.6 (0.1), mem = 3722.2M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   114|   470|   -15.69|    49|    49|    -0.44|     0|     0|     0|     0|    39.17|     0.00|       0|       0|       0| 49.86%|          |         |
|    54|    69|    -0.88|     8|     8|    -0.09|     0|     0|     0|     0|    39.17|     0.00|      65|      11|      10| 59.24%| 0:00:00.0|  3813.9M|
|    54|    69|    -0.88|     8|     8|    -0.09|     0|     0|     0|     0|    39.17|     0.00|       0|       0|       0| 59.24%| 0:00:01.0|  3813.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 54 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=3813.9M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:06:25.7/1:20:17.1 (0.1), mem = 3732.9M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:24, mem = 2844.1M, totSessionCpu=0:06:26 **

Active setup views:
 WORST
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:25.7/1:20:17.1 (0.1), mem = 3791.1M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
*info: 1 clock net excluded
*info: 8 external nets with a tri-state driver excluded.
*info: 30 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   59.24%|   0:00:00.0| 3791.1M|     WORST|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3791.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3791.1M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:06:26.9/1:20:18.3 (0.1), mem = 3731.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:27.0/1:20:18.4 (0.1), mem = 3789.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.24
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   59.24%|        -|   0.000|   0.000|   0:00:00.0| 3791.2M|
|   59.12%|        4|   0.000|   0.000|   0:00:00.0| 3816.3M|
|   59.03%|        3|   0.000|   0.000|   0:00:00.0| 3816.3M|
|   58.97%|        2|   0.000|   0.000|   0:00:00.0| 3816.3M|
|   58.94%|        1|   0.000|   0.000|   0:00:00.0| 3816.3M|
|   58.94%|        0|   0.000|   0.000|   0:00:00.0| 3816.3M|
|   58.42%|        8|   0.000|   0.000|   0:00:00.0| 3816.3M|
|   58.37%|        2|   0.000|   0.000|   0:00:00.0| 3816.3M|
|   58.37%|        0|   0.000|   0.000|   0:00:00.0| 3816.3M|
|   58.37%|        0|   0.000|   0.000|   0:00:00.0| 3816.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 58.37
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:06:28.2/1:20:19.5 (0.1), mem = 3816.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=3735.34M, totSessionCpu=0:06:28).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:28.2/1:20:19.6 (0.1), mem = 3735.3M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WORST
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.62 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1060 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1060
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 428 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 428
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 428 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.067740e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.62 MB )
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 3735.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Iteration  4: Total net bbox = 1.456e+03 (6.40e+02 8.17e+02)
              Est.  stn bbox = 1.717e+03 (7.64e+02 9.53e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3744.8M
Iteration  5: Total net bbox = 1.958e+03 (9.22e+02 1.04e+03)
              Est.  stn bbox = 2.307e+03 (1.10e+03 1.21e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 3728.8M
Iteration  6: Total net bbox = 2.122e+03 (1.04e+03 1.09e+03)
              Est.  stn bbox = 2.498e+03 (1.22e+03 1.28e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 3728.8M
Iteration  7: Total net bbox = 2.494e+03 (1.17e+03 1.32e+03)
              Est.  stn bbox = 2.894e+03 (1.37e+03 1.52e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 3728.8M
Iteration  8: Total net bbox = 2.254e+03 (1.07e+03 1.19e+03)
              Est.  stn bbox = 2.616e+03 (1.24e+03 1.37e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 3744.8M
Move report: Timing Driven Placement moves 415 insts, mean move: 4.04 um, max move: 17.60 um 
	Max move on inst (uart/FE_OFC69_clk16x): (21.40, 38.57) --> (38.98, 38.55)

Finished Incremental Placement (cpu=0:00:01.1, real=0:00:01.0, mem=3728.8M)
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*** Starting refinePlace (0:06:29 mem=3728.8M) ***
Total net bbox length = 2.443e+03 (1.189e+03 1.254e+03) (ext = 5.059e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 415 insts, mean move: 0.30 um, max move: 5.91 um 
	Max move on inst (uart/sender/FE_OFC35_no_bits_sent_1): (6.38, 40.28) --> (5.60, 35.15)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3738.9MB
Summary Report:
Instances move: 415 (out of 415 movable)
Instances flipped: 0
Mean displacement: 0.30 um
Max displacement: 5.91 um (Instance: uart/sender/FE_OFC35_no_bits_sent_1) (6.379, 40.281) -> (5.6, 35.15)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXL
Total net bbox length = 2.538e+03 (1.249e+03 1.289e+03) (ext = 5.075e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3738.9MB
*** Finished refinePlace (0:06:30 mem=3738.9M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1060 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1060
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 428 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 428
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 428 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.819790e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.59 MB )
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 3731.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 108um, number of vias: 75
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1332 
[NR-eGR]  Metal2   (2V)          1486  1816 
[NR-eGR]  Metal3   (3H)          1489    70 
[NR-eGR]  Metal4   (4V)           161    14 
[NR-eGR]  Metal5   (5H)            15     3 
[NR-eGR]  Metal6   (6V)            13     2 
[NR-eGR]  Metal7   (7H)             1     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         3166  3237 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2538um
[NR-eGR] Total length: 3166um, number of vias: 3237
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.02 seconds, mem = 3747.9M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.4, real=0:00:02.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3747.9M)
Extraction called for design 'uart_top' of instances=471 and nets=475 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3747.883M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:10, real = 0:00:28, mem = 2819.9M, totSessionCpu=0:06:30 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3764.04)
Total number of fetched objects 428
End delay calculation. (MEM=3789.73 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3789.73 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:06:30 mem=3789.7M)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:01.9 (0.9), totSession cpu/real = 0:06:30.0/1:20:21.5 (0.1), mem = 3789.7M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:30.0/1:20:21.5 (0.1), mem = 3805.7M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    53|    67|    -0.88|     8|     8|    -0.09|     0|     0|     0|     0|    39.26|     0.00|       0|       0|       0| 58.37%|          |         |
|    53|    63|    -0.87|    49|    49|    -0.09|     0|     0|     0|     0|    39.26|     0.00|       4|       0|      45| 66.85%| 0:00:01.0|  3867.9M|
|    53|    57|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.26|     0.00|       6|       0|       4| 69.85%| 0:00:00.0|  3867.9M|
|    53|    57|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.26|     0.00|       0|       0|       0| 69.85%| 0:00:00.0|  3867.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 53 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    45 net(s): Could not be fixed because the gain is not enough.
*info:     8 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=3867.9M) ***

*** Starting refinePlace (0:06:32 mem=3852.9M) ***
Total net bbox length = 2.660e+03 (1.367e+03 1.293e+03) (ext = 5.740e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 212 insts, mean move: 3.72 um, max move: 22.52 um 
	Max move on inst (uart/sender/FE_OFC68_t_data_0): (14.60, 48.83) --> (12.60, 28.31)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3839.9MB
Summary Report:
Instances move: 212 (out of 425 movable)
Instances flipped: 0
Mean displacement: 3.72 um
Max displacement: 22.52 um (Instance: uart/sender/FE_OFC68_t_data_0) (14.6, 48.83) -> (12.6, 28.31)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXL
Total net bbox length = 3.298e+03 (1.659e+03 1.639e+03) (ext = 6.616e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3839.9MB
*** Finished refinePlace (0:06:32 mem=3839.9M) ***
*** maximum move = 22.52 um ***
*** Finished re-routing un-routed nets (3836.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=3836.9M) ***
*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:06:32.5/1:20:24.0 (0.1), mem = 3767.9M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.04min real=0.05min mem=3767.9M)
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.256  | 39.256  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   32    |   32    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     45 (45)      |   -0.023   |     53 (53)      |
|   max_tran     |     45 (49)      |   -0.195   |     53 (57)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.850%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:31, mem = 2859.2M, totSessionCpu=0:06:33 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:32.6/1:20:24.2 (0.1), mem = 3825.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.85
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.85%|        -|   0.000|   0.000|   0:00:00.0| 3825.3M|
|   69.60%|        6|   0.000|   0.000|   0:00:00.0| 3850.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.60
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:00.0) **
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:06:33.2/1:20:24.8 (0.1), mem = 3850.4M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=3766.37M, totSessionCpu=0:06:33).
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:33.3/1:20:24.8 (0.1), mem = 3824.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.60
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.60%|        -|   0.000|   0.000|   0:00:00.0| 3824.5M|
|   69.60%|        0|   0.000|   0.000|   0:00:00.0| 3824.5M|
|   66.55%|       17|   0.000|   0.000|   0:00:01.0| 3848.1M|
|   66.55%|        0|   0.000|   0.000|   0:00:00.0| 3848.1M|
|   66.55%|        0|   0.000|   0.000|   0:00:00.0| 3848.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 66.55
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:01.0) **
*** Starting refinePlace (0:06:34 mem=3848.1M) ***
Total net bbox length = 3.177e+03 (1.606e+03 1.571e+03) (ext = 6.616e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 5 insts, mean move: 0.96 um, max move: 1.71 um 
	Max move on inst (clk_divider/FE_OFC86_n_7): (39.60, 28.31) --> (39.60, 26.60)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3835.2MB
Summary Report:
Instances move: 5 (out of 404 movable)
Instances flipped: 0
Mean displacement: 0.96 um
Max displacement: 1.71 um (Instance: clk_divider/FE_OFC86_n_7) (39.6, 28.31) -> (39.6, 26.6)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
Total net bbox length = 3.181e+03 (1.605e+03 1.575e+03) (ext = 6.616e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3835.2MB
*** Finished refinePlace (0:06:34 mem=3835.2M) ***
*** maximum move = 1.71 um ***
*** Finished re-routing un-routed nets (3832.2M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3832.2M) ***
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:06:33.6/1:20:25.1 (0.1), mem = 3832.2M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=3751.18M, totSessionCpu=0:06:34).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:33.6/1:20:25.2 (0.1), mem = 3751.2M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    54|    60|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.26|     0.00|       0|       0|       0| 66.55%|          |         |
|    53|    57|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.26|     0.00|       0|       0|       1| 66.55%| 0:00:00.0|  3850.4M|
|    53|    57|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.26|     0.00|       0|       0|       0| 66.55%| 0:00:01.0|  3850.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 53 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    45 net(s): Could not be fixed because the gain is not enough.
*info:     8 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=3850.4M) ***

*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:06:34.8/1:20:26.3 (0.1), mem = 3767.4M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:06:35 mem=3767.4M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3767.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3735.4MB
Summary Report:
Instances move: 0 (out of 404 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3735.4MB
*** Finished refinePlace (0:06:35 mem=3735.4M) ***
Register exp ratio and priority group on 0 nets on 417 nets : 

Active setup views:
 WORST
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'uart_top' of instances=460 and nets=464 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3747.078M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view WORST:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3766.67)
Total number of fetched objects 417
End delay calculation. (MEM=3792.37 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3792.37 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:06:35 mem=3792.4M)
OPTC: user 20.0
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1060 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1060
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 417 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 417
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 417 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.493530e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.61 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:15, real = 0:00:33, mem = 2860.9M, totSessionCpu=0:06:35 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.260  | 39.260  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   32    |   32    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     45 (45)      |   -0.023   |     53 (53)      |
|   max_tran     |     45 (49)      |   -0.195   |     53 (57)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.554%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:34, mem = 2862.7M, totSessionCpu=0:06:35 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Info: final physical memory for 2 CRR processes is 833.56MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Disable CTE adjustment.
Disable Layer aware incrSKP.
**place_opt_design ... cpu = 0:00:16, real = 0:00:41, mem = 3640.5M **
*** Finished GigaPlace ***
*** place_opt_design #1 [finish] () : cpu/real = 0:00:16.4/0:00:41.5 (0.4), totSession cpu/real = 0:06:36.4/1:20:34.8 (0.1), mem = 3640.5M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                                       preRoute
setUsefulSkewMode -opt_skew_max_allowed_delay                  1
setUsefulSkewMode -opt_skew_no_boundary                        false
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_hold_views_active_list            { BEST }
setOptMode -opt_view_pruning_setup_views_active_list           { WORST }
setOptMode -opt_view_pruning_setup_views_persistent_list       { WORST}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { WORST}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv_fix_max_cap                                true
setOptMode -opt_drv                                            true
setOptMode -opt_fix_fanout_load                                true
setOptMode -opt_drv_fix_max_tran                               true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_setup_target_slack                             0
setPlaceMode -maxRouteLayer                                    4
setPlaceMode -place_design_floorplan_mode                      false
setPlaceMode -place_detail_check_route                         false
setPlaceMode -place_detail_preserve_routing                    true
setPlaceMode -place_detail_remove_affected_routing             false
setPlaceMode -place_detail_swap_eeq_cells                      false
setPlaceMode -place_global_clock_gate_aware                    true
setPlaceMode -place_global_cong_effort                         auto
setPlaceMode -place_global_ignore_scan                         true
setPlaceMode -place_global_ignore_spare                        false
setPlaceMode -place_global_module_aware_spare                  false
setPlaceMode -place_global_place_io_pins                       true
setPlaceMode -place_global_reorder_scan                        true
setPlaceMode -powerDriven                                      false
setPlaceMode -timingDriven                                     true
setAnalysisMode -analysisType                                  bcwc
setAnalysisMode -checkType                                     setup
setAnalysisMode -clkSrcPath                                    true
setAnalysisMode -clockPropagation                              forcedIdeal
setAnalysisMode -usefulSkew                                    true
setAnalysisMode -virtualIPO                                    false
setRouteMode -earlyGlobalHonorMsvRouteConstraint               false
setRouteMode -earlyGlobalRoutePartitionPinGuide                true

*** place_opt_design #2 [begin] () : totSession cpu/real = 0:06:36.5/1:20:35.7 (0.1), mem = 3651.1M
*** Starting GigaPlace ***
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:36.5/1:20:35.7 (0.1), mem = 3641.1M
*** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:36.5/1:20:35.7 (0.1), mem = 3641.1M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2751.6M, totSessionCpu=0:06:37 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:36.5/1:20:35.7 (0.1), mem = 3641.1M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Info: Using Genus executable '/public/software/cadence/2024/DDI221/bin/genus'.
      Genus workers will not check out additional licenses.
-lefTechFileMap {}                         # string, default=""
**optDesign ... cpu = 0:00:01, real = 0:00:18, mem = 2758.5M, totSessionCpu=0:06:37 **
#optDebug: { P: 90 W: 7201 FE: standard PE: none LDR: 1}
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.63 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1060 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1060
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 417 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 417
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 417 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.531150e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 106um, number of vias: 79
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1310 
[NR-eGR]  Metal2   (2V)          1661  1900 
[NR-eGR]  Metal3   (3H)          1871   100 
[NR-eGR]  Metal4   (4V)           270    12 
[NR-eGR]  Metal5   (5H)            39     5 
[NR-eGR]  Metal6   (6V)            40     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         3881  3327 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3181um
[NR-eGR] Total length: 3881um, number of vias: 3327
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.60 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'uart_top' of instances=460 and nets=464 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3731.430M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3753.74)
Total number of fetched objects 417
End delay calculation. (MEM=3787.44 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3787.44 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:06:39 mem=3787.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 39.243  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     45 (45)      |   -0.023   |     53 (53)      |
|   max_tran     |     45 (49)      |   -0.196   |     53 (57)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.554%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:20, mem = 2867.2M, totSessionCpu=0:06:39 **
*** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:02.5/0:00:19.5 (0.1), totSession cpu/real = 0:06:39.0/1:20:55.2 (0.1), mem = 3746.5M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 3746.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3746.5M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:39.0/1:20:55.2 (0.1), mem = 3746.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (3.4), totSession cpu/real = 0:06:39.1/1:20:55.3 (0.1), mem = 3746.5M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:39.1/1:20:55.3 (0.1), mem = 3746.5M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:06:39.9/1:20:56.1 (0.1), mem = 3762.8M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:40.0/1:20:56.1 (0.1), mem = 3762.8M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:06:40.2/1:20:56.4 (0.1), mem = 3762.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:40.2/1:20:56.4 (0.1), mem = 3762.9M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    58|   121|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.24|     0.00|       0|       0|       0| 66.55%|          |         |
|    54|    58|    -0.88|     8|     8|    -0.09|     0|     0|     0|     0|    39.24|     0.00|      47|       2|      50| 61.25%| 0:00:00.0|  3846.7M|
|    53|    56|    -0.88|     8|     8|    -0.09|     0|     0|     0|     0|    39.24|     0.00|       0|       0|       1| 61.28%| 0:00:00.0|  3846.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 53 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=3846.7M) ***

*** DrvOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:41.6/1:20:57.8 (0.1), mem = 3765.7M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:05, real = 0:00:22, mem = 2874.6M, totSessionCpu=0:06:42 **

Active setup views:
 WORST
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:41.7/1:20:57.9 (0.1), mem = 3823.8M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
*info: 1 clock net excluded
*info: 8 external nets with a tri-state driver excluded.
*info: 30 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   61.28%|   0:00:00.0| 3842.9M|     WORST|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3842.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3842.9M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:06:42.9/1:20:59.1 (0.1), mem = 3765.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:43.0/1:20:59.2 (0.1), mem = 3824.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.28
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.28%|        -|   0.000|   0.000|   0:00:00.0| 3826.1M|
|   61.28%|        0|   0.000|   0.000|   0:00:00.0| 3828.6M|
|   61.28%|        0|   0.000|   0.000|   0:00:00.0| 3828.6M|
|   57.76%|       45|   0.000|   0.000|   0:00:01.0| 3852.2M|
|   57.73%|        2|   0.000|   0.000|   0:00:00.0| 3852.2M|
|   57.73%|        0|   0.000|   0.000|   0:00:00.0| 3852.2M|
|   57.73%|        0|   0.000|   0.000|   0:00:00.0| 3852.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 57.73
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:06:44.0/1:21:00.2 (0.1), mem = 3852.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=3771.16M, totSessionCpu=0:06:44).
*** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:44.0/1:21:00.2 (0.1), mem = 3771.2M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WORST
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.65 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1060 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1060
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 420 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 420
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 420 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.428550e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.66 MB )
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 3771.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Iteration  4: Total net bbox = 1.435e+03 (6.24e+02 8.12e+02)
              Est.  stn bbox = 1.708e+03 (7.50e+02 9.58e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3768.1M
Iteration  5: Total net bbox = 1.916e+03 (8.99e+02 1.02e+03)
              Est.  stn bbox = 2.267e+03 (1.07e+03 1.19e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3752.1M
Iteration  6: Total net bbox = 2.099e+03 (1.01e+03 1.09e+03)
              Est.  stn bbox = 2.484e+03 (1.20e+03 1.28e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3752.1M
Iteration  7: Total net bbox = 2.478e+03 (1.19e+03 1.29e+03)
              Est.  stn bbox = 2.883e+03 (1.39e+03 1.49e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 3752.1M
Iteration  8: Total net bbox = 2.238e+03 (1.07e+03 1.17e+03)
              Est.  stn bbox = 2.611e+03 (1.25e+03 1.36e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 3768.1M
Move report: Timing Driven Placement moves 407 insts, mean move: 6.01 um, max move: 22.18 um 
	Max move on inst (uart/sender/FE_OFC137_t_data_0): (19.60, 28.31) --> (16.23, 47.12)

Finished Incremental Placement (cpu=0:00:01.1, real=0:00:01.0, mem=3752.1M)
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*** Starting refinePlace (0:06:45 mem=3752.1M) ***
Total net bbox length = 2.442e+03 (1.201e+03 1.241e+03) (ext = 4.999e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 407 insts, mean move: 0.24 um, max move: 3.98 um 
	Max move on inst (FE_OFC110_r_data_2): (30.56, 7.79) --> (30.00, 4.37)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3782.1MB
Summary Report:
Instances move: 407 (out of 407 movable)
Instances flipped: 0
Mean displacement: 0.24 um
Max displacement: 3.98 um (Instance: FE_OFC110_r_data_2) (30.5605, 7.791) -> (30, 4.37)
	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX8
Total net bbox length = 2.484e+03 (1.241e+03 1.243e+03) (ext = 4.934e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3782.1MB
*** Finished refinePlace (0:06:45 mem=3782.1M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1060 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1060
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 420 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 420
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 420 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.790720e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.61 MB )
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 3780.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 120um, number of vias: 89
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1316 
[NR-eGR]  Metal2   (2V)          1472  1843 
[NR-eGR]  Metal3   (3H)          1495    60 
[NR-eGR]  Metal4   (4V)           123    16 
[NR-eGR]  Metal5   (5H)            27     3 
[NR-eGR]  Metal6   (6V)            17     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         3133  3238 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2484um
[NR-eGR] Total length: 3133um, number of vias: 3238
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.02 seconds, mem = 3796.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.4, real=0:00:01.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3789.1M)
Extraction called for design 'uart_top' of instances=463 and nets=467 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3789.062M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:09, real = 0:00:26, mem = 2848.7M, totSessionCpu=0:06:45 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3809.7)
Total number of fetched objects 420
End delay calculation. (MEM=3843.39 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3843.39 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:06:46 mem=3843.4M)
*** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.7/0:00:01.9 (0.9), totSession cpu/real = 0:06:45.7/1:21:02.1 (0.1), mem = 3843.4M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:45.8/1:21:02.1 (0.1), mem = 3859.4M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    53|    56|    -0.88|     8|     8|    -0.09|     0|     0|     0|     0|    39.26|     0.00|       0|       0|       0| 57.73%|          |         |
|    53|    56|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.26|     0.00|       0|       0|      45| 66.69%| 0:00:00.0|  3913.5M|
|    53|    56|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.26|     0.00|       0|       0|       0| 66.69%| 0:00:01.0|  3913.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 53 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    45 net(s): Could not be fixed because the gain is not enough.
*info:     8 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=3913.5M) ***

*** Starting refinePlace (0:06:48 mem=3900.5M) ***
Total net bbox length = 2.564e+03 (1.320e+03 1.244e+03) (ext = 5.535e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 183 insts, mean move: 1.92 um, max move: 9.84 um 
	Max move on inst (uart/sender/g1099): (6.40, 41.99) --> (3.40, 48.83)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3887.6MB
Summary Report:
Instances move: 183 (out of 407 movable)
Instances flipped: 0
Mean displacement: 1.92 um
Max displacement: 9.84 um (Instance: uart/sender/g1099) (6.4, 41.99) -> (3.4, 48.83)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXL
Total net bbox length = 2.799e+03 (1.446e+03 1.353e+03) (ext = 6.006e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3887.6MB
*** Finished refinePlace (0:06:48 mem=3887.6M) ***
*** maximum move = 9.84 um ***
*** Finished re-routing un-routed nets (3884.6M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3884.6M) ***
*** DrvOpt #3 [finish] (place_opt_design #2) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:06:47.8/1:21:04.2 (0.1), mem = 3819.6M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=3819.6M)
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.258  | 39.258  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   32    |   32    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     45 (45)      |   -0.022   |     53 (53)      |
|   max_tran     |     45 (48)      |   -0.193   |     53 (56)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.692%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:29, mem = 2887.8M, totSessionCpu=0:06:48 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:48.0/1:21:04.3 (0.1), mem = 3877.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 66.69
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   66.69%|        -|   0.000|   0.000|   0:00:00.0| 3877.9M|
|   66.42%|        6|   0.000|   0.000|   0:00:00.0| 3901.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 66.42
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:00.0) **
*** AreaOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:00.5/0:00:00.6 (1.0), totSession cpu/real = 0:06:48.5/1:21:04.9 (0.1), mem = 3901.5M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=3820.52M, totSessionCpu=0:06:49).
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:48.6/1:21:05.0 (0.1), mem = 3878.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 66.42
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   66.42%|        -|   0.000|   0.000|   0:00:00.0| 3878.7M|
|   66.42%|        0|   0.000|   0.000|   0:00:00.0| 3878.7M|
|   66.42%|        0|   0.000|   0.000|   0:00:00.0| 3878.7M|
|   66.40%|        1|   0.000|   0.000|   0:00:00.0| 3902.3M|
|   66.40%|        0|   0.000|   0.000|   0:00:00.0| 3902.3M|
|   66.40%|        0|   0.000|   0.000|   0:00:00.0| 3902.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 66.40
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 1 skipped = 0, called in commitmove = 1, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:01.0) **
*** Starting refinePlace (0:06:49 mem=3902.3M) ***
Total net bbox length = 2.802e+03 (1.450e+03 1.351e+03) (ext = 6.006e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 9 insts, mean move: 0.89 um, max move: 1.71 um 
	Max move on inst (clk_divider/g1242__9315): (40.00, 35.15) --> (40.00, 33.44)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3889.3MB
Summary Report:
Instances move: 9 (out of 402 movable)
Instances flipped: 0
Mean displacement: 0.89 um
Max displacement: 1.71 um (Instance: clk_divider/g1242__9315) (40, 35.15) -> (40, 33.44)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: NOR4X1
Total net bbox length = 2.804e+03 (1.449e+03 1.355e+03) (ext = 6.006e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3889.3MB
*** Finished refinePlace (0:06:49 mem=3889.3M) ***
*** maximum move = 1.71 um ***
*** Finished re-routing un-routed nets (3886.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3886.3M) ***
*** AreaOpt #3 [finish] (place_opt_design #2) : cpu/real = 0:00:00.3/0:00:00.4 (0.8), totSession cpu/real = 0:06:48.9/1:21:05.3 (0.1), mem = 3886.3M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=3804.34M, totSessionCpu=0:06:49).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:48.9/1:21:05.4 (0.1), mem = 3804.3M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    53|    56|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.26|     0.00|       0|       0|       0| 66.40%|          |         |
|    53|    56|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.26|     0.00|       0|       0|       0| 66.40%| 0:00:01.0|  3902.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 53 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    45 net(s): Could not be fixed because the gain is not enough.
*info:     8 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=3902.1M) ***

*** DrvOpt #4 [finish] (place_opt_design #2) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:06:49.5/1:21:06.0 (0.1), mem = 3821.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:06:50 mem=3821.1M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3821.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3789.1MB
Summary Report:
Instances move: 0 (out of 402 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3789.1MB
*** Finished refinePlace (0:06:50 mem=3789.1M) ***
Register exp ratio and priority group on 0 nets on 415 nets : 

Active setup views:
 WORST
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'uart_top' of instances=458 and nets=462 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3797.734M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view WORST:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3821.8)
Total number of fetched objects 415
End delay calculation. (MEM=3847.5 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3847.5 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:06:50 mem=3847.5M)
OPTC: user 20.0
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1060 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1060
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 415 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 415
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 415 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.132720e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.64 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:14, real = 0:00:31, mem = 2885.6M, totSessionCpu=0:06:50 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.258  | 39.258  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   32    |   32    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     45 (45)      |   -0.021   |     53 (53)      |
|   max_tran     |     45 (48)      |   -0.193   |     53 (56)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.401%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:32, mem = 2884.2M, totSessionCpu=0:06:50 **
*** Finished optDesign ***
Info: final physical memory for 2 CRR processes is 828.52MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Disable CTE adjustment.
Disable Layer aware incrSKP.
**place_opt_design ... cpu = 0:00:15, real = 0:00:40, mem = 3707.7M **
*** Finished GigaPlace ***
*** place_opt_design #2 [finish] () : cpu/real = 0:00:14.7/0:00:39.5 (0.4), totSession cpu/real = 0:06:51.1/1:21:15.1 (0.1), mem = 3707.7M
**ERROR: (IMPQTF-5002):	Cannot find widget 'ctd_window'.
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference node_overlay -isVisible 0
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> fit
<CMD> setLayerPreference node_overlay -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix uart_top_preCTS -outDir timingReports
*** timeDesign #1 [begin] () : totSession cpu/real = 0:06:55.1/1:22:48.0 (0.1), mem = 3718.3M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3693.3M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.258  | 39.258  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   32    |   32    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     45 (45)      |   -0.021   |     53 (53)      |
|   max_tran     |     45 (48)      |   -0.193   |     53 (56)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.401%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.21 sec
Total Real time: 0.0 sec
Total Memory Usage: 3693.445312 Mbytes
*** timeDesign #1 [finish] () : cpu/real = 0:00:00.2/0:00:00.6 (0.4), totSession cpu/real = 0:06:55.4/1:22:48.6 (0.1), mem = 3693.4M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -hold -pathReports -slackReports -numPaths 100 -prefix uart_top_preCTS -outDir timingReports
*** timeDesign #2 [begin] () : totSession cpu/real = 0:07:01.5/1:25:04.2 (0.1), mem = 3704.1M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3672.5M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3695.09)
*** Calculating scaling factor for FAST libraries using the default operating condition of each library.
Total number of fetched objects 415
End delay calculation. (MEM=3728.79 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3728.79 CPU=0:00:00.1 REAL=0:00:00.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:07:02 mem=3728.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 BEST 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.037  | -0.037  |  0.000  |
|           TNS (ns):| -0.056  | -0.056  |  0.000  |
|    Violating Paths:|    8    |    8    |    0    |
|          All Paths:|   32    |   32    |    0    |
+--------------------+---------+---------+---------+

Density: 66.401%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.41 sec
Total Real time: 0.0 sec
Total Memory Usage: 3648.273438 Mbytes
*** timeDesign #2 [finish] () : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:07:01.9/1:25:04.6 (0.1), mem = 3648.3M
invalid command name "siAware"
<CMD> setDelayCalMode -siAware false
<CMD> timeDesign -preCTS
*** timeDesign #3 [begin] () : totSession cpu/real = 0:07:06.1/1:27:01.2 (0.1), mem = 3658.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3648.9M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3674.95)
*** Calculating scaling factor for SLOW libraries using the default operating condition of each library.
Total number of fetched objects 415
End delay calculation. (MEM=3732.65 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3732.65 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:07:06 mem=3732.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.258  | 39.258  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   32    |   32    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     45 (45)      |   -0.021   |     53 (53)      |
|   max_tran     |     45 (48)      |   -0.193   |     53 (56)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.401%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.42 sec
Total Real time: 1.0 sec
Total Memory Usage: 3684.804688 Mbytes
*** timeDesign #3 [finish] () : cpu/real = 0:00:00.4/0:00:00.8 (0.5), totSession cpu/real = 0:07:06.6/1:27:02.0 (0.1), mem = 3684.8M
<CMD> report_timing
Path 1: MET Setup Check with Pin clk_divider/clk_count_reg[31]/CK 
Endpoint:   clk_divider/clk_count_reg[31]/D (^) checked with  leading edge of 
'clk_230400'
Beginpoint: clk_divider/clk_count_reg[0]/Q  (^) triggered by  leading edge of 
'clk_230400'
Path Groups: {clk_230400}
Analysis View: WORST
Other End Arrival Time          0.000
- Setup                         0.120
+ Phase Shift                  43.403
- Uncertainty                   0.100
= Required Time                43.182
- Arrival Time                  3.924
= Slack Time                   39.258
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                       |             |          |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------+-------+---------+----------| 
     | clk_divider/clk_count_reg[0]          | CK ^        |          |       |   0.000 |   39.258 | 
     | clk_divider/clk_count_reg[0]          | CK ^ -> Q ^ | DFFHQX1  | 0.187 |   0.187 |   39.445 | 
     | clk_divider/inc_add_102_27_g464__2883 | A ^ -> Y ^  | AND2XL   | 0.131 |   0.318 |   39.576 | 
     | clk_divider/inc_add_102_27_g462__9315 | B ^ -> Y ^  | AND2XL   | 0.124 |   0.443 |   39.701 | 
     | clk_divider/inc_add_102_27_g460__4733 | B ^ -> Y ^  | AND2XL   | 0.124 |   0.566 |   39.824 | 
     | clk_divider/inc_add_102_27_g458__5115 | B ^ -> Y ^  | AND2XL   | 0.124 |   0.690 |   39.948 | 
     | clk_divider/inc_add_102_27_g456__6131 | B ^ -> CO ^ | ADDHX1   | 0.133 |   0.823 |   40.081 | 
     | clk_divider/inc_add_102_27_g455__7098 | B ^ -> Y ^  | AND2XL   | 0.119 |   0.943 |   40.201 | 
     | clk_divider/inc_add_102_27_g453__5122 | B ^ -> Y v  | NAND2X1  | 0.103 |   1.046 |   40.304 | 
     | clk_divider/inc_add_102_27_g451__2802 | B v -> Y ^  | NOR2BX1  | 0.097 |   1.143 |   40.401 | 
     | clk_divider/inc_add_102_27_g449__3680 | B ^ -> Y ^  | AND2XL   | 0.129 |   1.272 |   40.530 | 
     | clk_divider/inc_add_102_27_g447__5526 | B ^ -> Y ^  | AND2XL   | 0.127 |   1.399 |   40.657 | 
     | clk_divider/inc_add_102_27_g445__4319 | B ^ -> CO ^ | ADDHX1   | 0.136 |   1.535 |   40.793 | 
     | clk_divider/inc_add_102_27_g444__6260 | B ^ -> Y ^  | AND2XL   | 0.117 |   1.652 |   40.910 | 
     | clk_divider/inc_add_102_27_g442__2398 | B ^ -> CO ^ | ADDHX1   | 0.133 |   1.785 |   41.043 | 
     | clk_divider/inc_add_102_27_g441__5477 | B ^ -> Y ^  | AND2XL   | 0.120 |   1.905 |   41.163 | 
     | clk_divider/inc_add_102_27_g439__7410 | B ^ -> Y v  | NAND2X1  | 0.098 |   2.003 |   41.261 | 
     | clk_divider/inc_add_102_27_g437__2346 | AN v -> Y v | NAND2BX1 | 0.146 |   2.149 |   41.407 | 
     | clk_divider/inc_add_102_27_g435__9945 | B v -> Y ^  | NOR2BX1  | 0.085 |   2.235 |   41.493 | 
     | clk_divider/inc_add_102_27_g433__6161 | B ^ -> Y ^  | AND2XL   | 0.133 |   2.368 |   41.626 | 
     | clk_divider/inc_add_102_27_g431__7482 | B ^ -> Y v  | NAND2X1  | 0.098 |   2.466 |   41.724 | 
     | clk_divider/inc_add_102_27_g429__1881 | B v -> Y ^  | NOR2BX1  | 0.093 |   2.560 |   41.818 | 
     | clk_divider/inc_add_102_27_g427__7098 | B ^ -> Y ^  | AND2XL   | 0.136 |   2.696 |   41.954 | 
     | clk_divider/inc_add_102_27_g425__5122 | B ^ -> Y v  | NAND2X1  | 0.099 |   2.795 |   42.053 | 
     | clk_divider/inc_add_102_27_g423__2802 | B v -> Y ^  | NOR2BX1  | 0.094 |   2.889 |   42.147 | 
     | clk_divider/inc_add_102_27_g421__3680 | B ^ -> Y ^  | AND2XL   | 0.131 |   3.019 |   42.277 | 
     | clk_divider/inc_add_102_27_g419__5526 | B ^ -> Y ^  | AND2XL   | 0.126 |   3.145 |   42.403 | 
     | clk_divider/inc_add_102_27_g417__4319 | B ^ -> Y v  | NAND2X1  | 0.095 |   3.240 |   42.498 | 
     | clk_divider/inc_add_102_27_g415__5107 | B v -> Y ^  | NOR2BX1  | 0.096 |   3.337 |   42.595 | 
     | clk_divider/inc_add_102_27_g413__5477 | B ^ -> Y v  | NAND2X1  | 0.109 |   3.446 |   42.704 | 
     | clk_divider/inc_add_102_27_g411__7410 | B v -> Y ^  | NOR2BX1  | 0.100 |   3.546 |   42.804 | 
     | clk_divider/inc_add_102_27_g409__2346 | B ^ -> Y v  | NAND2X1  | 0.090 |   3.636 |   42.894 | 
     | clk_divider/inc_add_102_27_g407__9945 | B v -> Y ^  | XNOR2X1  | 0.182 |   3.818 |   43.076 | 
     | clk_divider/g1215__2883               | B ^ -> Y ^  | AND2XL   | 0.106 |   3.924 |   43.182 | 
     | clk_divider/clk_count_reg[31]         | D ^         | DFFHQX1  | 0.000 |   3.924 |   43.182 | 
     +---------------------------------------------------------------------------------------------+ 

<CMD> optDesign -pre
**ERROR: (IMPTCM-168):	Ambiguous option name "-pre" matches more than one option: "-preCTS -prefix". You must use the full option name, or a unique prefix of one of the legal options.

Usage: optDesign [-help] [-excludeNets <fileName>] [-expandedViews] [-idealClock] [-incr] [-noEcoRoute] [-outDir <directoryName>] [-postCTS] [-postRoute] [-preCTS] [-prefix <fileNamePrefix>]
                 [-selectedNets <fileName>] [-selectedTerms <fileName>] [-setup] [-targeted] [-timingDebugReport] [-useTransitionFiles] [-drv ] [ -hold [-holdVioData <fileName>] ]

**ERROR: (IMPTCM-48):	"-pre" is not a legal option for command "optDesign". Either the current option or an option prior to it is not specified correctly.

<CMD> optDesign -preCTS
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                                       preRoute
setUsefulSkewMode -opt_skew_max_allowed_delay                  1
setUsefulSkewMode -opt_skew_no_boundary                        false
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -SIAware                                       false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_hold_views_active_list            { BEST }
setOptMode -opt_view_pruning_setup_views_active_list           { WORST }
setOptMode -opt_view_pruning_setup_views_persistent_list       { WORST}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { WORST}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv_fix_max_cap                                true
setOptMode -opt_drv                                            true
setOptMode -opt_fix_fanout_load                                true
setOptMode -opt_drv_fix_max_tran                               true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_setup_target_slack                             0
setPlaceMode -maxRouteLayer                                    4
setPlaceMode -place_design_floorplan_mode                      false
setPlaceMode -place_detail_check_route                         false
setPlaceMode -place_detail_preserve_routing                    true
setPlaceMode -place_detail_remove_affected_routing             false
setPlaceMode -place_detail_swap_eeq_cells                      false
setPlaceMode -place_global_clock_gate_aware                    true
setPlaceMode -place_global_cong_effort                         auto
setPlaceMode -place_global_ignore_scan                         true
setPlaceMode -place_global_ignore_spare                        false
setPlaceMode -place_global_module_aware_spare                  false
setPlaceMode -place_global_place_io_pins                       true
setPlaceMode -place_global_reorder_scan                        true
setPlaceMode -powerDriven                                      false
setPlaceMode -timingDriven                                     true
setAnalysisMode -analysisType                                  bcwc
setAnalysisMode -checkType                                     setup
setAnalysisMode -clkSrcPath                                    true
setAnalysisMode -clockPropagation                              forcedIdeal
setAnalysisMode -usefulSkew                                    true
setAnalysisMode -virtualIPO                                    false
setRouteMode -earlyGlobalHonorMsvRouteConstraint               false
setRouteMode -earlyGlobalRoutePartitionPinGuide                true

*** place_opt_design #3 [begin] () : totSession cpu/real = 0:07:10.2/1:28:30.3 (0.1), mem = 3695.4M
*** Starting GigaPlace ***
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*** GlobalPlace #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:07:10.3/1:28:30.3 (0.1), mem = 3683.4M
*** GlobalPlace #1 [finish] (place_opt_design #3) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:10.3/1:28:30.3 (0.1), mem = 3683.4M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2769.5M, totSessionCpu=0:07:10 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:07:10.3/1:28:30.3 (0.1), mem = 3683.4M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Info: Using Genus executable '/public/software/cadence/2024/DDI221/bin/genus'.
      Genus workers will not check out additional licenses.
-lefTechFileMap {}                         # string, default=""
**optDesign ... cpu = 0:00:01, real = 0:00:18, mem = 2777.0M, totSessionCpu=0:07:11 **
#optDebug: { P: 90 W: 1201 FE: standard PE: none LDR: 1}
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.64 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1060 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1060
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 415 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 415
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 415 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.168630e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 125um, number of vias: 86
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1306 
[NR-eGR]  Metal2   (2V)          1602  1853 
[NR-eGR]  Metal3   (3H)          1712    73 
[NR-eGR]  Metal4   (4V)           134     8 
[NR-eGR]  Metal5   (5H)            40     5 
[NR-eGR]  Metal6   (6V)            13     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         3500  3245 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2804um
[NR-eGR] Total length: 3500um, number of vias: 3245
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.61 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'uart_top' of instances=458 and nets=462 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3768.883M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3789.44)
Total number of fetched objects 415
End delay calculation. (MEM=3831.13 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3831.13 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:07:13 mem=3831.1M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 39.256  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     45 (45)      |   -0.022   |     53 (53)      |
|   max_tran     |     45 (48)      |   -0.197   |     53 (56)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.401%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:19, mem = 2886.4M, totSessionCpu=0:07:13 **
*** InitOpt #1 [finish] (place_opt_design #3) : cpu/real = 0:00:02.3/0:00:19.3 (0.1), totSession cpu/real = 0:07:12.6/1:28:49.7 (0.1), mem = 3787.2M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 3787.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3787.2M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:07:12.7/1:28:49.7 (0.1), mem = 3787.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #3) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:12.7/1:28:49.7 (0.1), mem = 3787.2M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:07:12.7/1:28:49.8 (0.1), mem = 3787.2M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #3) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:07:13.5/1:28:50.6 (0.1), mem = 3803.4M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:07:13.5/1:28:50.6 (0.1), mem = 3803.4M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] (place_opt_design #3) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:07:13.8/1:28:50.9 (0.1), mem = 3803.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #3) : totSession cpu/real = 0:07:13.8/1:28:50.9 (0.1), mem = 3803.6M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    56|   127|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.26|     0.00|       0|       0|       0| 66.40%|          |         |
|    53|    55|    -0.88|     8|     8|    -0.09|     0|     0|     0|     0|    39.26|     0.00|      47|       0|      47| 60.99%| 0:00:01.0|  3887.4M|
|    53|    55|    -0.88|     8|     8|    -0.09|     0|     0|     0|     0|    39.26|     0.00|       0|       0|       0| 60.99%| 0:00:00.0|  3887.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 53 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=3887.4M) ***

*** DrvOpt #2 [finish] (place_opt_design #3) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:07:15.1/1:28:52.2 (0.1), mem = 3806.4M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:05, real = 0:00:22, mem = 2892.8M, totSessionCpu=0:07:15 **

Active setup views:
 WORST
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:07:15.2/1:28:52.2 (0.1), mem = 3864.5M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
*info: 1 clock net excluded
*info: 8 external nets with a tri-state driver excluded.
*info: 30 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   60.99%|   0:00:00.0| 3864.5M|     WORST|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3864.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3864.5M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #3) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:07:16.4/1:28:53.4 (0.1), mem = 3804.5M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:07:16.4/1:28:53.5 (0.1), mem = 3862.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.99
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   60.99%|        -|   0.000|   0.000|   0:00:00.0| 3864.7M|
|   60.99%|        0|   0.000|   0.000|   0:00:00.0| 3864.7M|
|   60.99%|        0|   0.000|   0.000|   0:00:00.0| 3864.7M|
|   57.46%|       45|   0.000|   0.000|   0:00:00.0| 3888.3M|
|   57.45%|        1|   0.000|   0.000|   0:00:00.0| 3888.3M|
|   57.45%|        0|   0.000|   0.000|   0:00:00.0| 3888.3M|
|   57.45%|        0|   0.000|   0.000|   0:00:00.0| 3888.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 57.45
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (place_opt_design #3) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:07:17.4/1:28:54.5 (0.1), mem = 3888.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=3806.28M, totSessionCpu=0:07:17).
*** IncrReplace #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:07:17.5/1:28:54.6 (0.1), mem = 3806.3M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WORST
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.67 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1060 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1060
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 416 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 416
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 416 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.100230e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.67 MB )
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 3806.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Iteration  4: Total net bbox = 1.463e+03 (6.38e+02 8.25e+02)
              Est.  stn bbox = 1.743e+03 (7.67e+02 9.76e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3804.8M
Iteration  5: Total net bbox = 1.911e+03 (8.92e+02 1.02e+03)
              Est.  stn bbox = 2.261e+03 (1.07e+03 1.20e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3788.8M
Iteration  6: Total net bbox = 2.088e+03 (9.99e+02 1.09e+03)
              Est.  stn bbox = 2.468e+03 (1.19e+03 1.28e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 3788.8M
Iteration  7: Total net bbox = 2.459e+03 (1.16e+03 1.30e+03)
              Est.  stn bbox = 2.859e+03 (1.36e+03 1.50e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 3788.8M
Iteration  8: Total net bbox = 2.245e+03 (1.07e+03 1.18e+03)
              Est.  stn bbox = 2.611e+03 (1.25e+03 1.36e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 3804.8M
Move report: Timing Driven Placement moves 403 insts, mean move: 3.34 um, max move: 12.63 um 
	Max move on inst (FE_OFC160_r_data_4): (32.40, 2.66) --> (31.74, 14.63)

Finished Incremental Placement (cpu=0:00:00.9, real=0:00:01.0, mem=3788.8M)
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*** Starting refinePlace (0:07:18 mem=3788.8M) ***
Total net bbox length = 2.435e+03 (1.191e+03 1.245e+03) (ext = 5.115e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 403 insts, mean move: 0.21 um, max move: 2.24 um 
	Max move on inst (uart/sender/g999__9945): (8.42, 36.57) --> (7.60, 35.15)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3802.8MB
Summary Report:
Instances move: 403 (out of 403 movable)
Instances flipped: 0
Mean displacement: 0.21 um
Max displacement: 2.24 um (Instance: uart/sender/g999__9945) (8.4245, 36.5675) -> (7.6, 35.15)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22XL
Total net bbox length = 2.477e+03 (1.224e+03 1.253e+03) (ext = 5.110e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3802.8MB
*** Finished refinePlace (0:07:19 mem=3802.8M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1060 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1060
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 416 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 416
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 416 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.792430e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.62 MB )
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 3797.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 120um, number of vias: 82
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1308 
[NR-eGR]  Metal2   (2V)          1445  1845 
[NR-eGR]  Metal3   (3H)          1509    60 
[NR-eGR]  Metal4   (4V)           152    14 
[NR-eGR]  Metal5   (5H)            17     3 
[NR-eGR]  Metal6   (6V)            16     2 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         3139  3232 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2477um
[NR-eGR] Total length: 3139um, number of vias: 3232
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.02 seconds, mem = 3813.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.2, real=0:00:01.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3813.8M)
Extraction called for design 'uart_top' of instances=459 and nets=463 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3813.766M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:08, real = 0:00:25, mem = 2859.6M, totSessionCpu=0:07:19 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3834.4)
Total number of fetched objects 416
End delay calculation. (MEM=3868.09 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3868.09 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:07:19 mem=3868.1M)
*** IncrReplace #1 [finish] (place_opt_design #3) : cpu/real = 0:00:01.7/0:00:01.8 (0.9), totSession cpu/real = 0:07:19.1/1:28:56.3 (0.1), mem = 3868.1M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #3) : totSession cpu/real = 0:07:19.2/1:28:56.4 (0.1), mem = 3884.1M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    54|    57|    -0.88|     8|     8|    -0.09|     0|     0|     0|     0|    39.27|     0.00|       0|       0|       0| 57.45%|          |         |
|    53|    55|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.27|     0.00|       1|       0|      45| 66.49%| 0:00:00.0|  3938.2M|
|    53|    55|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.27|     0.00|       0|       0|       0| 66.49%| 0:00:01.0|  3938.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 53 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    45 net(s): Could not be fixed because the gain is not enough.
*info:     8 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=3938.2M) ***

*** Starting refinePlace (0:07:21 mem=3924.2M) ***
Total net bbox length = 2.566e+03 (1.312e+03 1.254e+03) (ext = 5.758e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 174 insts, mean move: 1.96 um, max move: 6.31 um 
	Max move on inst (uart/sender/t_data_reg[0]): (25.00, 47.12) --> (29.60, 45.41)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3911.3MB
Summary Report:
Instances move: 174 (out of 404 movable)
Instances flipped: 0
Mean displacement: 1.96 um
Max displacement: 6.31 um (Instance: uart/sender/t_data_reg[0]) (25, 47.12) -> (29.6, 45.41)
	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
Total net bbox length = 2.800e+03 (1.473e+03 1.327e+03) (ext = 6.127e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3911.3MB
*** Finished refinePlace (0:07:21 mem=3911.3M) ***
*** maximum move = 6.31 um ***
*** Finished re-routing un-routed nets (3908.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3908.3M) ***
*** DrvOpt #3 [finish] (place_opt_design #3) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:07:21.2/1:28:58.4 (0.1), mem = 3843.3M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=3839.3M)
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.273  | 39.273  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   32    |   32    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     45 (45)      |   -0.022   |     53 (53)      |
|   max_tran     |     45 (47)      |   -0.193   |     53 (55)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.493%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:28, mem = 2897.5M, totSessionCpu=0:07:21 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #3) : totSession cpu/real = 0:07:21.4/1:28:58.5 (0.1), mem = 3897.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 66.49
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   66.49%|        -|   0.000|   0.000|   0:00:00.0| 3897.6M|
|   66.42%|        2|   0.000|   0.000|   0:00:01.0| 3921.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 66.42
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:01.0) **
*** AreaOpt #2 [finish] (place_opt_design #3) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:07:21.8/1:28:59.0 (0.1), mem = 3921.2M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=3840.23M, totSessionCpu=0:07:22).
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #3) : totSession cpu/real = 0:07:21.9/1:28:59.1 (0.1), mem = 3898.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 66.42
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   66.42%|        -|   0.000|   0.000|   0:00:00.0| 3898.4M|
|   66.42%|        0|   0.000|   0.000|   0:00:00.0| 3898.4M|
|   66.42%|        0|   0.000|   0.000|   0:00:00.0| 3898.4M|
|   66.42%|        0|   0.000|   0.000|   0:00:00.0| 3898.4M|
|   66.42%|        0|   0.000|   0.000|   0:00:00.0| 3898.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 66.42
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** Starting refinePlace (0:07:22 mem=3898.4M) ***
Total net bbox length = 2.796e+03 (1.470e+03 1.326e+03) (ext = 6.127e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 1 insts, mean move: 0.40 um, max move: 0.40 um 
	Max move on inst (clk_divider/g1242__9315): (38.20, 35.15) --> (38.60, 35.15)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3882.4MB
Summary Report:
Instances move: 1 (out of 402 movable)
Instances flipped: 0
Mean displacement: 0.40 um
Max displacement: 0.40 um (Instance: clk_divider/g1242__9315) (38.2, 35.15) -> (38.6, 35.15)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: NOR4X1
Total net bbox length = 2.796e+03 (1.470e+03 1.326e+03) (ext = 6.127e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3882.4MB
*** Finished refinePlace (0:07:22 mem=3882.4M) ***
*** maximum move = 0.40 um ***
*** Finished re-routing un-routed nets (3882.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3882.4M) ***
*** AreaOpt #3 [finish] (place_opt_design #3) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:07:22.1/1:28:59.3 (0.1), mem = 3882.4M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3824.38M, totSessionCpu=0:07:22).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #3) : totSession cpu/real = 0:07:22.2/1:28:59.4 (0.1), mem = 3824.4M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    53|    55|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.27|     0.00|       0|       0|       0| 66.42%|          |         |
|    53|    55|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.27|     0.00|       0|       0|       0| 66.42%| 0:00:01.0|  3922.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 53 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    45 net(s): Could not be fixed because the gain is not enough.
*info:     8 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=3922.1M) ***

*** DrvOpt #4 [finish] (place_opt_design #3) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:07:22.8/1:29:00.0 (0.1), mem = 3840.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:07:23 mem=3840.1M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3840.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3808.1MB
Summary Report:
Instances move: 0 (out of 402 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3808.1MB
*** Finished refinePlace (0:07:23 mem=3808.1M) ***
Register exp ratio and priority group on 0 nets on 415 nets : 

Active setup views:
 WORST
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'uart_top' of instances=458 and nets=462 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3820.781M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view WORST:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3844.85)
Total number of fetched objects 415
End delay calculation. (MEM=3870.55 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3870.55 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:07:23 mem=3870.5M)
OPTC: user 20.0
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1060 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1060
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 415 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 415
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 415 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.172050e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.66 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:13, real = 0:00:30, mem = 2895.5M, totSessionCpu=0:07:23 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.273  | 39.273  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   32    |   32    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     45 (45)      |   -0.022   |     53 (53)      |
|   max_tran     |     45 (47)      |   -0.193   |     53 (55)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.416%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:31, mem = 2894.2M, totSessionCpu=0:07:24 **
*** Finished optDesign ***
Info: final physical memory for 2 CRR processes is 828.43MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Disable CTE adjustment.
Disable Layer aware incrSKP.
**place_opt_design ... cpu = 0:00:14, real = 0:00:39, mem = 3733.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
ERROR     IMPSP-365            5  Design has inst(s) with SITE '%s', but t...
WARNING   TCLCMD-513          94  The software could not find a matching o...
*** Message Summary: 98 warning(s), 5 error(s)

*** place_opt_design #3 [finish] () : cpu/real = 0:00:14.3/0:00:39.5 (0.4), totSession cpu/real = 0:07:24.5/1:29:09.8 (0.1), mem = 3733.7M
<CMD> redraw
<CMD> saveDesign uart_preCtsopt.enc
% Begin save design ... (date=09/27 15:14:45, mem=2784.5M)
% Begin Save ccopt configuration ... (date=09/27 15:14:45, mem=2784.5M)
% End Save ccopt configuration ... (date=09/27 15:14:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2784.5M, current mem=2784.5M)
% Begin Save netlist data ... (date=09/27 15:14:45, mem=2784.5M)
Writing Binary DB to uart_preCtsopt.enc.dat/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/27 15:14:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2784.5M, current mem=2784.5M)
Saving symbol-table file ...
Saving congestion map file uart_preCtsopt.enc.dat/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=09/27 15:14:45, mem=2784.5M)
Saving AAE Data ...
% End Save AAE data ... (date=09/27 15:14:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=2784.5M, current mem=2784.1M)
Saving preference file uart_preCtsopt.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/27 15:14:45, mem=2784.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/27 15:14:46, total cpu=0:00:00.0, real=0:00:01.0, peak res=2784.3M, current mem=2784.3M)
Saving PG file uart_preCtsopt.enc.dat/uart_top.pg.gz, version#2, (Created by Innovus v22.14-s061_1 on Fri Sep 27 15:14:46 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3718.9M) ***
Saving Drc markers ...
... 988 markers are saved ...
... 988 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=09/27 15:14:46, mem=2784.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=09/27 15:14:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2784.3M, current mem=2784.3M)
% Begin Save routing data ... (date=09/27 15:14:46, mem=2784.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3718.9M) ***
% End Save routing data ... (date=09/27 15:14:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2784.3M, current mem=2784.3M)
Saving property file uart_preCtsopt.enc.dat/uart_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3721.9M) ***
Saving rc congestion map uart_preCtsopt.enc.dat/uart_top.congmap.gz ...
% Begin Save power constraints data ... (date=09/27 15:14:46, mem=2784.3M)
% End Save power constraints data ... (date=09/27 15:14:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2784.3M, current mem=2784.3M)
RC_CORNER rc_corner
RC_CORNER rc_corner
RC_CORNER rc_corner
RC_CORNER rc_corner
RC_CORNER rc_corner
Generated self-contained design uart_preCtsopt.enc.dat
SLOW fast slow FAST
RC_CORNER rc_corner
constraint CONSTRAINTS
../synthesis/outputs/uart_sdc.sdc
../synthesis/outputs/uart_sdc.sdc
% End save design ... (date=09/27 15:14:46, total cpu=0:00:00.7, real=0:00:01.0, peak res=2784.5M, current mem=2780.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setLayerPreference node_layer -isVisible 1
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CONSTRAINTS
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..

<CMD> get_ccopt_clock_trees *
<CMD> set_ccopt_property target_max_trans 0.05
<CMD> set_ccopt_property target_skew 0.02
<CMD> ccopt_design
% Begin ccopt_design (date=09/27 15:16:14, mem=2781.3M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] () : totSession cpu/real = 0:07:32.0/1:32:16.5 (0.1), mem = 3703.9M
Runtime...
**INFO: User's settings:
setNanoRouteMode -route_detail_auto_stop                       false
setNanoRouteMode -route_detail_fix_antenna                     false
setNanoRouteMode -route_detail_on_grid_only                    0
setNanoRouteMode -route_detail_post_route_spread_wire          1
setNanoRouteMode -route_detail_post_route_swap_via             {}
setNanoRouteMode -route_detail_post_route_wire_widen_rule      LEFSpecialRouteSpec
setNanoRouteMode -route_detail_use_min_spacing_for_blockage    auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort        {}
setNanoRouteMode -route_extract_third_party_compatible         false
setNanoRouteMode -route_global_exp_timing_driven_std_delay     41.6
setNanoRouteMode -route_ignore_antenna_top_cell_pin            false
setNanoRouteMode -route_strict_honor_route_rule                false
setNanoRouteMode -timingEngine                                 {}
setExtractRCMode -engine                                       preRoute
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -SIAware                                       false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_hold_views_active_list            { BEST }
setOptMode -opt_view_pruning_setup_views_active_list           { WORST }
setOptMode -opt_view_pruning_setup_views_persistent_list       { WORST}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { WORST}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv_fix_max_cap                                true
setOptMode -opt_drv                                            true
setOptMode -opt_fix_fanout_load                                true
setOptMode -opt_drv_fix_max_tran                               true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_preserve_all_sequential                        true
setOptMode -opt_setup_target_slack                             0
setPlaceMode -maxRouteLayer                                    4
setPlaceMode -place_design_floorplan_mode                      false
setPlaceMode -place_detail_check_route                         false
setPlaceMode -place_detail_preserve_routing                    true
setPlaceMode -place_detail_remove_affected_routing             false
setPlaceMode -place_detail_swap_eeq_cells                      false
setPlaceMode -place_global_clock_gate_aware                    true
setPlaceMode -place_global_cong_effort                         auto
setPlaceMode -place_global_ignore_scan                         true
setPlaceMode -place_global_ignore_spare                        false
setPlaceMode -place_global_module_aware_spare                  false
setPlaceMode -place_global_place_io_pins                       true
setPlaceMode -place_global_reorder_scan                        true
setPlaceMode -powerDriven                                      false
setPlaceMode -timingDriven                                     true
setRouteMode -earlyGlobalHonorMsvRouteConstraint               false
setRouteMode -earlyGlobalRoutePartitionPinGuide                true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
Updating ideal nets and annotations...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=3711.0M, init mem=3711.0M)
TechSite Violation:	3
*info: Placed = 458            (Fixed = 56)
*info: Unplaced = 0           
Placement Density:66.41%(1481/2231)
Placement Density (including fixed std cells):67.53%(1558/2307)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3711.0M)
**WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:32.2/1:32:16.6 (0.1), mem = 3711.0M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 32 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 32 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.52 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1060 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1060
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 415 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 415
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 415 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.172050e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 120um, number of vias: 84
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1306 
[NR-eGR]  Metal2   (2V)          1599  1889 
[NR-eGR]  Metal3   (3H)          1744    52 
[NR-eGR]  Metal4   (4V)            96    10 
[NR-eGR]  Metal5   (5H)            34     5 
[NR-eGR]  Metal6   (6V)            12     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         3486  3262 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2796um
[NR-eGR] Total length: 3486um, number of vias: 3262
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.53 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    primary_delay_corner: MAXIMUM_DELAY (default: )
    route_type is set for at least one object
    source_output_max_trans is set for at least one object
    target_max_trans is set for at least one object
    target_skew is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Library trimming buffers in power domain auto-default and half-corner MAXIMUM_DELAY:setup.late removed 2 of 5 cells
Original list had 5 cells:
CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 
New trimmed list has 3 cells:
CLKBUFX4 CLKBUFX3 CLKBUFX2 
Library trimming inverters in power domain auto-default and half-corner MAXIMUM_DELAY:setup.late removed 3 of 7 cells
Original list had 7 cells:
INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
New trimmed list has 4 cells:
INVX3 INVX2 INVX1 INVXL 
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.050ns is too low for delay_corner MAXIMUM_DELAY and delay_type late for clock_tree clk_230400 and net_type leaf. CTS will proceed using 0.054ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.050ns is too low for delay_corner MAXIMUM_DELAY and delay_type late for clock_tree clk_230400 and net_type trunk. CTS will proceed using 0.054ns.
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk_230400, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.250.
Type 'man IMPCCOPT-1041' for more detail.
Clock tree balancer configuration for clock_tree clk_230400:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 2231.208um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner MAXIMUM_DELAY:setup, late and power domain auto-default:
  Slew time target (leaf):    0.053ns
  Slew time target (trunk):   0.053ns
  Slew time target (top):     0.050ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.081ns
  Buffer max distance: 46.418um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=MAXIMUM_DELAY:setup.late, optimalDrivingDistance=46.418um, saturatedSlew=0.049ns, speed=448.483um per ns, cellArea=51.575um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=MAXIMUM_DELAY:setup.late, optimalDrivingDistance=30.391um, saturatedSlew=0.048ns, speed=634.467um per ns, cellArea=45.013um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX6, fastest_considered_half_corner=MAXIMUM_DELAY:setup.late, optimalDrivingDistance=57.391um, saturatedSlew=0.051ns, speed=237.251um per ns, cellArea=148.978um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX6, fastest_considered_half_corner=MAXIMUM_DELAY:setup.late, optimalDrivingDistance=57.391um, saturatedSlew=0.051ns, speed=237.447um per ns, cellArea=131.101um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk_230400/CONSTRAINTS in primary delay corner MAXIMUM_DELAY is too small. For best results, it is recommended that the skew target be set no lower than 0.081ns. The skew target has been relaxed to 0.081ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk_230400/CONSTRAINTS in primary delay corner MAXIMUM_DELAY is too small. For best results, it is recommended that the skew target be set no lower than 0.081ns. The skew target has been relaxed to 0.081ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Clock tree balancer configuration for skew_group clk_230400/CONSTRAINTS:
 Created from constraint modes: {[]}
  Sources:                     pin clk_230400
  Total number of sinks:       32
  Delay constrained sinks:     32
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner MAXIMUM_DELAY:setup.late:
  Skew target:                 0.081ns
Primary reporting skew groups are:
skew_group clk_230400/CONSTRAINTS with 32 clock sinks


Constraint summary
==================

Transition constraints are active in the following delay corners:

MAXIMUM_DELAY:setup.late

Cap constraints are active in the following delay corners:

MAXIMUM_DELAY:setup.late

Transition constraint summary:

-----------------------------------------------------------------------------------------------
Delay corner                          Target (ns)    Num pins    Target source    Clock tree(s)
-----------------------------------------------------------------------------------------------
MAXIMUM_DELAY:setup.late (primary)         -            -              -                -
                -                        0.053          34       tool modified    all
-----------------------------------------------------------------------------------------------

Capacitance constraint summary:

----------------------------------------------------------------------------------------------------------
Delay corner                          Limit (pF)    Num nets    Target source                Clock tree(s)
----------------------------------------------------------------------------------------------------------
MAXIMUM_DELAY:setup.late (primary)        -            -                    -                      -
                -                       0.250          1        library_or_sdc_constraint    all
----------------------------------------------------------------------------------------------------------


Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
  misc counts      : r=1, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.6 real=0:00:00.8)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.

----------------------------------------------------------------------------------------------
CCOpt reported the following when adding drivers below input ports and above output ports     
----------------------------------------------------------------------------------------------
  (empty table)
----------------------------------------------------------------------------------------------


Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.8 real=0:00:00.9)
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk_230400/CONSTRAINTS in primary delay corner MAXIMUM_DELAY is too small. For best results, it is recommended that the skew target be set no lower than 0.081ns. The skew target has been relaxed to 0.081ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk_230400/CONSTRAINTS in primary delay corner MAXIMUM_DELAY is too small. For best results, it is recommended that the skew target be set no lower than 0.081ns. The skew target has been relaxed to 0.081ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk_230400/CONSTRAINTS in primary delay corner MAXIMUM_DELAY is too small. For best results, it is recommended that the skew target be set no lower than 0.081ns. The skew target has been relaxed to 0.081ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk_230400/CONSTRAINTS in primary delay corner MAXIMUM_DELAY is too small. For best results, it is recommended that the skew target be set no lower than 0.081ns. The skew target has been relaxed to 0.081ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Synthesizing clock trees...
  Preparing To Balance...
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk_230400/CONSTRAINTS in primary delay corner MAXIMUM_DELAY is too small. For best results, it is recommended that the skew target be set no lower than 0.081ns. The skew target has been relaxed to 0.081ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk_230400/CONSTRAINTS in primary delay corner MAXIMUM_DELAY is too small. For best results, it is recommended that the skew target be set no lower than 0.081ns. The skew target has been relaxed to 0.081ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk_230400...
          Clock tree timing engine global stage delay update for MAXIMUM_DELAY:setup.late...
          Clock tree timing engine global stage delay update for MAXIMUM_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree clk_230400 done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=5, i=0, icg=0, dcg=0, l=0, total=5
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=11.628um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=11.628um^2
      hp wire lengths  : top=0.000um, trunk=25.170um, leaf=69.000um, total=94.170um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX4: 4 CLKBUFX3: 1 
    Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:07:33 mem=3695.3M) ***
Total net bbox length = 2.850e+03 (1.495e+03 1.355e+03) (ext = 6.116e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 29 insts, mean move: 0.82 um, max move: 2.31 um 
	Max move on inst (clk_divider/clk_count_reg[31]): (42.20, 33.44) --> (42.80, 31.73)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3690.4MB
Summary Report:
Instances move: 29 (out of 407 movable)
Instances flipped: 0
Mean displacement: 0.82 um
Max displacement: 2.31 um (Instance: clk_divider/clk_count_reg[31]) (42.2, 33.44) -> (42.8, 31.73)
	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
Total net bbox length = 2.866e+03 (1.500e+03 1.366e+03) (ext = 6.116e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3690.4MB
*** Finished refinePlace (0:07:33 mem=3690.4M) ***
    ClockRefiner summary
    All clock instances: Moved 5, flipped 2 and cell swapped 0 (out of a total of 37).
    All Clock instances: Average move = 1.56um
    The largest move was 2.31 um for clk_divider/clk_count_reg[31].
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for MAXIMUM_DELAY:setup.late...
    Clock tree timing engine global stage delay update for MAXIMUM_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [2,2)                   1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired            Achieved           Node
                     location           location           
    -------------------------------------------------------------------------------------------------------------------------------------------------
          2          (44.000,33.440)    (42.000,33.440)    CTS_ccl_a_buf_00004 (a lib_cell CLKBUFX4) at (42.000,33.440), in power domain auto-default
          0          (35.800,25.617)    (35.800,25.617)    CTS_ccl_a_buf_00001 (a lib_cell CLKBUFX3) at (35.400,24.890), in power domain auto-default
          0          (39.062,34.553)    (39.062,34.553)    CTS_ccl_a_buf_00003 (a lib_cell CLKBUFX4) at (38.600,33.440), in power domain auto-default
          0          (44.462,34.553)    (44.462,34.553)    CTS_ccl_a_buf_00002 (a lib_cell CLKBUFX4) at (44.000,33.440), in power domain auto-default
          0          (42.462,34.553)    (42.462,34.553)    CTS_ccl_a_buf_00004 (a lib_cell CLKBUFX4) at (42.000,33.440), in power domain auto-default
          0          (49.062,37.972)    (49.062,37.972)    CTS_ccl_a_buf_00005 (a lib_cell CLKBUFX4) at (48.600,36.860), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=5, i=0, icg=0, dcg=0, l=0, total=5
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=11.628um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=11.628um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
      wire lengths     : top=0.000um, trunk=33.070um, leaf=108.684um, total=141.755um
      hp wire lengths  : top=0.000um, trunk=27.170um, leaf=69.725um, total=96.895um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=2, worst=[0.107ns, 0.001ns]} avg=0.054ns sd=0.075ns sum=0.107ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.053ns count=3 avg=0.074ns sd=0.075ns min=0.028ns max=0.160ns {1 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.051ns sd=0.002ns min=0.050ns max=0.053ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 1 <= 0.050ns, 1 <= 0.053ns} {1 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 0 > 0.079ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX4: 4 CLKBUFX3: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.330, max=0.338, avg=0.336, sd=0.003, skn=-0.841, kur=-1.370], skew [0.008 vs 0.081], 100% {0.330, 0.338} (wid=0.000 ws=0.000) (gid=0.338 gs=0.008)
    Skew group summary after 'Clustering':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.330, max=0.338, avg=0.336, sd=0.003, skn=-0.841, kur=-1.370], skew [0.008 vs 0.081], 100% {0.330, 0.338} (wid=0.000 ws=0.000) (gid=0.338 gs=0.008)
    Legalizer API calls during this step: 65 succeeded with high effort: 65 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   461 (unrouted=47, trialRouted=414, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=38, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 6 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
(ccopt eGR): Start to route 6 all nets
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 3.52 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 982 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 982
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 6 out of 420 routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 420 nets ( ignored 414 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 6 clock nets ( 6 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 6
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.385100e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 143um, number of vias: 101
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0    42 
[NR-eGR]  Metal2   (2V)            56    53 
[NR-eGR]  Metal3   (3H)            73     6 
[NR-eGR]  Metal4   (4V)            14     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          143   101 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 103um
[NR-eGR] Total length: 143um, number of vias: 101
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 143um, number of vias: 101
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1316 
[NR-eGR]  Metal2   (2V)          1604  1892 
[NR-eGR]  Metal3   (3H)          1748    56 
[NR-eGR]  Metal4   (4V)           110    10 
[NR-eGR]  Metal5   (5H)            34     5 
[NR-eGR]  Metal6   (6V)            12     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         3509  3279 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2866um
[NR-eGR] Total length: 3509um, number of vias: 3279
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.52 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR only done.
Net route status summary:
  Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   461 (unrouted=47, trialRouted=414, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=38, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:07:33.3/1:32:17.9 (0.1), mem = 3695.6M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.52 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1060 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1060
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 124
[NR-eGR] Read 420 nets ( ignored 6 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 414
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 414 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.079710e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.52 MB )
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 3695.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1316 
[NR-eGR]  Metal2   (2V)          1585  1866 
[NR-eGR]  Metal3   (3H)          1731    73 
[NR-eGR]  Metal4   (4V)           139    14 
[NR-eGR]  Metal5   (5H)            46     5 
[NR-eGR]  Metal6   (6V)            17     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         3518  3274 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2866um
[NR-eGR] Total length: 3518um, number of vias: 3274
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.02 seconds, mem = 3711.6M
Tdgp not enabled or already been cleared! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:07:33.4/1:32:18.0 (0.1), mem = 3711.6M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt: Starting congestion repair using flow wrapper done.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:00.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'uart_top' of instances=463 and nets=467 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3714.672M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for MAXIMUM_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAXIMUM_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=5, i=0, icg=0, dcg=0, l=0, total=5
    sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=11.628um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=11.628um^2
    cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
    sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
    wire lengths     : top=0.000um, trunk=33.070um, leaf=108.684um, total=141.755um
    hp wire lengths  : top=0.000um, trunk=27.170um, leaf=69.725um, total=96.895um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=2, worst=[0.107ns, 0.001ns]} avg=0.054ns sd=0.075ns sum=0.108ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.053ns count=3 avg=0.074ns sd=0.075ns min=0.028ns max=0.160ns {1 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
    Leaf  : target=0.053ns count=3 avg=0.052ns sd=0.002ns min=0.050ns max=0.054ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 1 <= 0.050ns, 1 <= 0.053ns} {1 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 0 > 0.079ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX4: 4 CLKBUFX3: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.329, max=0.337, avg=0.334, sd=0.003, skn=-0.841, kur=-1.370], skew [0.007 vs 0.081], 100% {0.329, 0.337} (wid=0.000 ws=0.000) (gid=0.336 gs=0.007)
  Skew group summary after clustering cong repair call:
    skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.329, max=0.337, avg=0.334, sd=0.003, skn=-0.841, kur=-1.370], skew [0.007 vs 0.081], 100% {0.329, 0.337} (wid=0.000 ws=0.000) (gid=0.336 gs=0.007)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk_230400/CONSTRAINTS in primary delay corner MAXIMUM_DELAY is too small. For best results, it is recommended that the skew target be set no lower than 0.081ns. The skew target has been relaxed to 0.081ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Stage::Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% **WARN: (IMPCCOPT-2340):	Unfixable transition violation found at clk_230400. The SDC-specified input transition 0.160ns is greater than the transition target of 0.053ns in corner MAXIMUM_DELAY:setup.late.
**WARN: (IMPCCOPT-2340):	Unfixable transition violation found at clk_230400. The SDC-specified input transition 0.160ns is greater than the transition target of 0.053ns in corner MAXIMUM_DELAY:setup.late.
...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=5, i=0, icg=0, dcg=0, l=0, total=5
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=11.970um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=11.970um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
      wire lengths     : top=0.000um, trunk=32.935um, leaf=108.759um, total=141.695um
      hp wire lengths  : top=0.000um, trunk=27.170um, leaf=69.725um, total=96.895um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.053ns count=3 avg=0.074ns sd=0.075ns min=0.028ns max=0.160ns {1 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.048ns max=0.051ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX4: 5 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.335, max=0.337], skew [0.001 vs 0.081]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.335, max=0.337], skew [0.001 vs 0.081]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=5, i=0, icg=0, dcg=0, l=0, total=5
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=11.970um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=11.970um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
      wire lengths     : top=0.000um, trunk=32.935um, leaf=108.759um, total=141.695um
      hp wire lengths  : top=0.000um, trunk=27.170um, leaf=69.725um, total=96.895um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.053ns count=3 avg=0.074ns sd=0.075ns min=0.028ns max=0.160ns {1 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.048ns max=0.051ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX4: 5 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.335, max=0.337, avg=0.336, sd=0.001, skn=-0.581, kur=-1.421], skew [0.001 vs 0.081], 100% {0.335, 0.337} (wid=0.000 ws=0.000) (gid=0.336 gs=0.001)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.335, max=0.337, avg=0.336, sd=0.001, skn=-0.581, kur=-1.421], skew [0.001 vs 0.081], 100% {0.335, 0.337} (wid=0.000 ws=0.000) (gid=0.336 gs=0.001)
    Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=5, i=0, icg=0, dcg=0, l=0, total=5
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=11.970um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=11.970um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
      wire lengths     : top=0.000um, trunk=32.935um, leaf=108.759um, total=141.695um
      hp wire lengths  : top=0.000um, trunk=27.170um, leaf=69.725um, total=96.895um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.053ns count=3 avg=0.074ns sd=0.075ns min=0.028ns max=0.160ns {1 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.048ns max=0.051ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX4: 5 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.335, max=0.337], skew [0.001 vs 0.081]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.335, max=0.337], skew [0.001 vs 0.081]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=5, i=0, icg=0, dcg=0, l=0, total=5
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=11.970um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=11.970um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
      wire lengths     : top=0.000um, trunk=32.935um, leaf=108.759um, total=141.695um
      hp wire lengths  : top=0.000um, trunk=27.170um, leaf=69.725um, total=96.895um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.053ns count=3 avg=0.074ns sd=0.075ns min=0.028ns max=0.160ns {1 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.048ns max=0.051ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX4: 5 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.335, max=0.337], skew [0.001 vs 0.081]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.335, max=0.337], skew [0.001 vs 0.081]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=5, i=0, icg=0, dcg=0, l=0, total=5
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=11.970um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=11.970um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
      wire lengths     : top=0.000um, trunk=32.935um, leaf=108.759um, total=141.695um
      hp wire lengths  : top=0.000um, trunk=27.170um, leaf=69.725um, total=96.895um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.053ns count=3 avg=0.074ns sd=0.075ns min=0.028ns max=0.160ns {1 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.048ns max=0.051ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX4: 5 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.335, max=0.337], skew [0.001 vs 0.081]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.335, max=0.337], skew [0.001 vs 0.081]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=9.576um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.576um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.009pF, total=0.011pF
      wire lengths     : top=0.000um, trunk=27.255um, leaf=113.575um, total=140.829um
      hp wire lengths  : top=0.000um, trunk=21.860um, leaf=70.725um, total=92.585um
    Clock DAG net violations after 'Removing longest path buffering':
      Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.053ns count=2 avg=0.099ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.051ns sd=0.002ns min=0.049ns max=0.052ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX4: 4 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.256, max=0.257], skew [0.001 vs 0.081]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.256, max=0.257], skew [0.001 vs 0.081]
    Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk_230400/CONSTRAINTS in primary delay corner MAXIMUM_DELAY is too small. For best results, it is recommended that the skew target be set no lower than 0.081ns. The skew target has been relaxed to 0.081ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk_230400/CONSTRAINTS in primary delay corner MAXIMUM_DELAY is too small. For best results, it is recommended that the skew target be set no lower than 0.081ns. The skew target has been relaxed to 0.081ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk_230400/CONSTRAINTS in primary delay corner MAXIMUM_DELAY is too small. For best results, it is recommended that the skew target be set no lower than 0.081ns. The skew target has been relaxed to 0.081ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk_230400/CONSTRAINTS in primary delay corner MAXIMUM_DELAY is too small. For best results, it is recommended that the skew target be set no lower than 0.081ns. The skew target has been relaxed to 0.081ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
      wire lengths     : top=0.000um, trunk=32.030um, leaf=109.205um, total=141.235um
      hp wire lengths  : top=0.000um, trunk=17.550um, leaf=70.310um, total=87.860um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.049ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.245, max=0.245, avg=0.245, sd=0.000, skn=0.514, kur=-1.617], skew [0.000 vs 0.081], 100% {0.245, 0.245} (wid=0.000 ws=0.000) (gid=0.245 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.245, max=0.245, avg=0.245, sd=0.000, skn=0.514, kur=-1.617], skew [0.000 vs 0.081], 100% {0.245, 0.245} (wid=0.000 ws=0.000) (gid=0.245 gs=0.000)
    Legalizer API calls during this step: 99 succeeded with high effort: 99 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
      wire lengths     : top=0.000um, trunk=32.030um, leaf=109.205um, total=141.235um
      hp wire lengths  : top=0.000um, trunk=17.550um, leaf=70.310um, total=87.860um
    Clock DAG net violations after 'Improving clock tree routing':
      Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.049ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.245, max=0.245], skew [0.000 vs 0.081]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.245, max=0.245], skew [0.000 vs 0.081]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
      wire lengths     : top=0.000um, trunk=32.030um, leaf=109.205um, total=141.235um
      hp wire lengths  : top=0.000um, trunk=17.550um, leaf=70.310um, total=87.860um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.049ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.245, max=0.245], skew [0.000 vs 0.081]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.245, max=0.245], skew [0.000 vs 0.081]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
      wire lengths     : top=0.000um, trunk=32.030um, leaf=109.205um, total=141.235um
      hp wire lengths  : top=0.000um, trunk=17.550um, leaf=70.310um, total=87.860um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.049ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.245, max=0.245, avg=0.245, sd=0.000, skn=0.514, kur=-1.617], skew [0.000 vs 0.081], 100% {0.245, 0.245} (wid=0.000 ws=0.000) (gid=0.245 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.245, max=0.245, avg=0.245, sd=0.000, skn=0.514, kur=-1.617], skew [0.000 vs 0.081], 100% {0.245, 0.245} (wid=0.000 ws=0.000) (gid=0.245 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  AdjustingMinPinPIDs for balancing...
    Approximately balancing fragments step...
      Resolve constraints - Approximately balancing fragments...
      Resolving skew group constraints...
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk_230400/CONSTRAINTS in primary delay corner MAXIMUM_DELAY is too small. For best results, it is recommended that the skew target be set no lower than 0.081ns. The skew target has been relaxed to 0.081ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk_230400/CONSTRAINTS in primary delay corner MAXIMUM_DELAY is too small. For best results, it is recommended that the skew target be set no lower than 0.081ns. The skew target has been relaxed to 0.081ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk_230400/CONSTRAINTS in primary delay corner MAXIMUM_DELAY is too small. For best results, it is recommended that the skew target be set no lower than 0.081ns. The skew target has been relaxed to 0.081ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
        Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk_230400/CONSTRAINTS in primary delay corner MAXIMUM_DELAY is too small. For best results, it is recommended that the skew target be set no lower than 0.081ns. The skew target has been relaxed to 0.081ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
      Resolving skew group constraints done.
      Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Estimate delay to be added in balancing - Approximately balancing fragments...
      Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
      Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments...
        Moving gates to improve sub-tree skew...
          Tried: 6 Succeeded: 0
          Topology Tried: 0 Succeeded: 0
          0 Succeeded with SS ratio
          0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
          Total reducing skew: 0 Average reducing skew for 0 nets : 0
          Clock DAG stats after 'Moving gates to improve sub-tree skew':
            cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
            sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
            cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
            sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
            wire lengths     : top=0.000um, trunk=32.030um, leaf=109.205um, total=141.235um
            hp wire lengths  : top=0.000um, trunk=17.550um, leaf=70.310um, total=87.860um
          Clock DAG net violations after 'Moving gates to improve sub-tree skew':
            Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
          Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
            Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
            Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.049ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
          Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
             Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
        Approximately balancing fragments bottom up...
          bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
          Clock DAG stats after 'Approximately balancing fragments bottom up':
            cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
            sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
            cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
            sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
            wire lengths     : top=0.000um, trunk=32.030um, leaf=109.205um, total=141.235um
            hp wire lengths  : top=0.000um, trunk=17.550um, leaf=70.310um, total=87.860um
          Clock DAG net violations after 'Approximately balancing fragments bottom up':
            Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
          Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
            Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
            Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.049ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
          Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
             Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
        Approximately balancing fragments, wire and cell delays...
        Approximately balancing fragments, wire and cell delays, iteration 1...
          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
            cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
            sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
            cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
            sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
            wire lengths     : top=0.000um, trunk=32.030um, leaf=109.205um, total=141.235um
            hp wire lengths  : top=0.000um, trunk=17.550um, leaf=70.310um, total=87.860um
          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
            Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
            Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
            Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.049ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
          Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
             Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
        Approximately balancing fragments, wire and cell delays, iteration 1 done.
        Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments done.
      Clock DAG stats after 'Approximately balancing fragments step':
        cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
        sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
        cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
        sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
        wire lengths     : top=0.000um, trunk=32.030um, leaf=109.205um, total=141.235um
        hp wire lengths  : top=0.000um, trunk=17.550um, leaf=70.310um, total=87.860um
      Clock DAG net violations after 'Approximately balancing fragments step':
        Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
      Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
        Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
        Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.049ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
      Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
         Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk_230400/CONSTRAINTS in primary delay corner MAXIMUM_DELAY is too small. For best results, it is recommended that the skew target be set no lower than 0.081ns. The skew target has been relaxed to 0.081ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Clock DAG stats after Approximately balancing fragments:
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
      wire lengths     : top=0.000um, trunk=32.030um, leaf=109.205um, total=141.235um
      hp wire lengths  : top=0.000um, trunk=17.550um, leaf=70.310um, total=87.860um
    Clock DAG net violations after Approximately balancing fragments:
      Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
      Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.049ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
    Clock DAG library cell distribution after Approximately balancing fragments {count}:
       Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
    Primary reporting skew groups after Approximately balancing fragments:
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.245, max=0.245], skew [0.000 vs 0.081]
    Skew group summary after Approximately balancing fragments:
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.245, max=0.245], skew [0.000 vs 0.081]
    Improving fragments clock skew...
      Clock DAG stats after 'Improving fragments clock skew':
        cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
        sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
        cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
        sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
        wire lengths     : top=0.000um, trunk=32.030um, leaf=109.205um, total=141.235um
        hp wire lengths  : top=0.000um, trunk=17.550um, leaf=70.310um, total=87.860um
      Clock DAG net violations after 'Improving fragments clock skew':
        Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
      Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
        Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
        Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.049ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
      Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
         Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
      Primary reporting skew groups after 'Improving fragments clock skew':
        skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.245, max=0.245], skew [0.000 vs 0.081]
      Skew group summary after 'Improving fragments clock skew':
        skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.245, max=0.245], skew [0.000 vs 0.081]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk_230400/CONSTRAINTS in primary delay corner MAXIMUM_DELAY is too small. For best results, it is recommended that the skew target be set no lower than 0.081ns. The skew target has been relaxed to 0.081ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk_230400/CONSTRAINTS in primary delay corner MAXIMUM_DELAY is too small. For best results, it is recommended that the skew target be set no lower than 0.081ns. The skew target has been relaxed to 0.081ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-1261) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
          sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
          cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
          sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
          wire lengths     : top=0.000um, trunk=32.030um, leaf=109.205um, total=141.235um
          hp wire lengths  : top=0.000um, trunk=17.550um, leaf=70.310um, total=87.860um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
          Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.049ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
      wire lengths     : top=0.000um, trunk=32.030um, leaf=109.205um, total=141.235um
      hp wire lengths  : top=0.000um, trunk=17.550um, leaf=70.310um, total=87.860um
    Clock DAG net violations after 'Approximately balancing step':
      Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.049ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.245, max=0.245], skew [0.000 vs 0.081]
    Skew group summary after 'Approximately balancing step':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.245, max=0.245], skew [0.000 vs 0.081]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
      wire lengths     : top=0.000um, trunk=32.030um, leaf=109.205um, total=141.235um
      hp wire lengths  : top=0.000um, trunk=17.550um, leaf=70.310um, total=87.860um
    Clock DAG net violations after 'Fixing clock tree overload':
      Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.049ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.245, max=0.245], skew [0.000 vs 0.081]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.245, max=0.245], skew [0.000 vs 0.081]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
      wire lengths     : top=0.000um, trunk=32.030um, leaf=109.205um, total=141.235um
      hp wire lengths  : top=0.000um, trunk=17.550um, leaf=70.310um, total=87.860um
    Clock DAG net violations after 'Approximately balancing paths':
      Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.049ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.245, max=0.245, avg=0.245, sd=0.000, skn=0.514, kur=-1.617], skew [0.000 vs 0.081], 100% {0.245, 0.245} (wid=0.000 ws=0.000) (gid=0.245 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.245, max=0.245, avg=0.245, sd=0.000, skn=0.514, kur=-1.617], skew [0.000 vs 0.081], 100% {0.245, 0.245} (wid=0.000 ws=0.000) (gid=0.245 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for MAXIMUM_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAXIMUM_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
    sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
    cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
    sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
    wire lengths     : top=0.000um, trunk=32.030um, leaf=109.205um, total=141.235um
    hp wire lengths  : top=0.000um, trunk=17.550um, leaf=70.310um, total=87.860um
  Clock DAG net violations before polishing:
    Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
    Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
  Primary reporting skew groups before polishing:
    skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.245], skew [0.000 vs 0.081]
  Skew group summary before polishing:
    skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.245], skew [0.000 vs 0.081]
  Merging balancing drivers for power...
    Tried: 6 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
      wire lengths     : top=0.000um, trunk=32.030um, leaf=109.205um, total=141.235um
      hp wire lengths  : top=0.000um, trunk=17.550um, leaf=70.310um, total=87.860um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.245], skew [0.000 vs 0.081]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.245], skew [0.000 vs 0.081]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.011pF
      wire lengths     : top=0.000um, trunk=32.030um, leaf=109.205um, total=141.235um
      hp wire lengths  : top=0.000um, trunk=17.550um, leaf=70.310um, total=87.860um
    Clock DAG net violations after 'Improving clock skew':
      Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.245, avg=0.245, sd=0.000, skn=0.514, kur=-1.617], skew [0.000 vs 0.081], 100% {0.244, 0.245} (wid=0.000 ws=0.000) (gid=0.245 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.245, avg=0.245, sd=0.000, skn=0.514, kur=-1.617], skew [0.000 vs 0.081], 100% {0.244, 0.245} (wid=0.000 ws=0.000) (gid=0.245 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: 
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: 
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=31.890um, leaf=105.290um, total=137.180um
      hp wire lengths  : top=0.000um, trunk=21.170um, leaf=70.310um, total=91.480um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.053ns count=2 avg=0.100ns sd=0.085ns min=0.039ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.049ns sd=0.001ns min=0.048ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.246, max=0.247, avg=0.247, sd=0.000, skn=-0.412, kur=-1.453], skew [0.001 vs 0.081], 100% {0.246, 0.247} (wid=0.000 ws=0.000) (gid=0.247 gs=0.001)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.246, max=0.247, avg=0.247, sd=0.000, skn=-0.412, kur=-1.453], skew [0.001 vs 0.081], 100% {0.246, 0.247} (wid=0.000 ws=0.000) (gid=0.247 gs=0.001)
    Legalizer API calls during this step: 157 succeeded with high effort: 157 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.008pF fall=0.007pF).
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=31.890um, leaf=105.290um, total=137.180um
      hp wire lengths  : top=0.000um, trunk=21.170um, leaf=70.310um, total=91.480um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.053ns count=2 avg=0.100ns sd=0.085ns min=0.039ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.049ns sd=0.001ns min=0.048ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.246, max=0.247, avg=0.247, sd=0.000, skn=-0.412, kur=-1.453], skew [0.001 vs 0.081], 100% {0.246, 0.247} (wid=0.000 ws=0.000) (gid=0.247 gs=0.001)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.246, max=0.247, avg=0.247, sd=0.000, skn=-0.412, kur=-1.453], skew [0.001 vs 0.081], 100% {0.246, 0.247} (wid=0.000 ws=0.000) (gid=0.247 gs=0.001)
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=32.425um, leaf=105.290um, total=137.715um
      hp wire lengths  : top=0.000um, trunk=17.750um, leaf=70.310um, total=88.060um
    Clock DAG net violations after 'Improving insertion delay':
      Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.053ns count=2 avg=0.099ns sd=0.086ns min=0.038ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.049ns sd=0.001ns min=0.048ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.246, avg=0.245, sd=0.000, skn=-0.412, kur=-1.453], skew [0.001 vs 0.081], 100% {0.244, 0.246} (wid=0.000 ws=0.000) (gid=0.245 gs=0.001)
    Skew group summary after 'Improving insertion delay':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.246, avg=0.245, sd=0.000, skn=-0.412, kur=-1.453], skew [0.001 vs 0.081], 100% {0.244, 0.246} (wid=0.000 ws=0.000) (gid=0.245 gs=0.001)
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=5, filtered=0, permitted=4, cannotCompute=1, computed=3, moveTooSmall=24, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=2
        Max accepted move=5.510um, total accepted move=7.420um, average move=3.710um
        Move for wirelength. considered=5, filtered=0, permitted=4, cannotCompute=1, computed=3, moveTooSmall=28, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=5, filtered=0, permitted=4, cannotCompute=4, computed=0, moveTooSmall=13, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=5, filtered=0, permitted=4, cannotCompute=0, computed=4, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
        sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
        cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
        sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.010pF
        wire lengths     : top=0.000um, trunk=30.550um, leaf=105.310um, total=135.860um
        hp wire lengths  : top=0.000um, trunk=16.040um, leaf=70.310um, total=86.350um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.036ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
        Leaf  : target=0.053ns count=3 avg=0.049ns sd=0.001ns min=0.048ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.243, max=0.244, avg=0.243, sd=0.000, skn=-0.412, kur=-1.453], skew [0.001 vs 0.081], 100% {0.243, 0.244} (wid=0.000 ws=0.000) (gid=0.243 gs=0.001)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.243, max=0.244, avg=0.243, sd=0.000, skn=-0.412, kur=-1.453], skew [0.001 vs 0.081], 100% {0.243, 0.244} (wid=0.000 ws=0.000) (gid=0.243 gs=0.001)
      Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Orientation Wirelength Optimization: Attempted = 4 , Succeeded = 0 , Constraints Broken = 4 , CannotMove = 0 , Illegal = 0 , Other = 0
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.008pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=30.550um, leaf=105.310um, total=135.860um
      hp wire lengths  : top=0.000um, trunk=16.040um, leaf=70.310um, total=86.350um
    Clock DAG net violations after 'Wire Opt OverFix':
      Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.036ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.049ns sd=0.001ns min=0.048ns max=0.050ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 2 <= 0.050ns, 1 <= 0.053ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.243, max=0.244, avg=0.243, sd=0.000, skn=-0.412, kur=-1.453], skew [0.001 vs 0.081], 100% {0.243, 0.244} (wid=0.000 ws=0.000) (gid=0.243 gs=0.001)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.243, max=0.244, avg=0.243, sd=0.000, skn=-0.412, kur=-1.453], skew [0.001 vs 0.081], 100% {0.243, 0.244} (wid=0.000 ws=0.000) (gid=0.243 gs=0.001)
    Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=0.019pF fall=0.018pF), of which (rise=0.010pF fall=0.010pF) is wire, and (rise=0.008pF fall=0.007pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 4 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:07:34 mem=3711.8M) ***
Total net bbox length = 2.862e+03 (1.500e+03 1.363e+03) (ext = 6.208e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3711.8MB
Summary Report:
Instances move: 0 (out of 406 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.862e+03 (1.500e+03 1.363e+03) (ext = 6.208e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3711.8MB
*** Finished refinePlace (0:07:34 mem=3711.8M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 36).
  Restoring pStatusCts on 4 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         5 (unrouted=5, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   461 (unrouted=47, trialRouted=414, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=38, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 5 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
(ccopt eGR): Start to route 5 all nets
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 3.54 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 982 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 982
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 5 out of 419 routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 419 nets ( ignored 414 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 5 clock nets ( 5 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.333800e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 138um, number of vias: 97
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0    40 
[NR-eGR]  Metal2   (2V)            57    53 
[NR-eGR]  Metal3   (3H)            76     4 
[NR-eGR]  Metal4   (4V)             6     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          138    97 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 100um
[NR-eGR] Total length: 138um, number of vias: 97
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 138um, number of vias: 97
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1314 
[NR-eGR]  Metal2   (2V)          1585  1866 
[NR-eGR]  Metal3   (3H)          1734    71 
[NR-eGR]  Metal4   (4V)           131    14 
[NR-eGR]  Metal5   (5H)            46     5 
[NR-eGR]  Metal6   (6V)            17     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         3513  3270 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2862um
[NR-eGR] Total length: 3513um, number of vias: 3270
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.54 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      Routing using eGR only done.
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   461 (unrouted=47, trialRouted=414, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=38, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'uart_top' of instances=462 and nets=466 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3711.828M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        ProEngine running partially connected to DB
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for MAXIMUM_DELAY:setup.late...
        Clock tree timing engine global stage delay update for MAXIMUM_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
          sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
          cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
          sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.009pF, total=0.011pF
          wire lengths     : top=0.000um, trunk=30.580um, leaf=107.365um, total=137.945um
          hp wire lengths  : top=0.000um, trunk=16.040um, leaf=70.310um, total=86.350um
        Clock DAG net violations eGRPC initial state:
          Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
          Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.049ns max=0.052ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 1 <= 0.050ns, 2 <= 0.053ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.245, avg=0.244, sd=0.000, skn=-0.060, kur=-1.517], skew [0.001 vs 0.081], 100% {0.244, 0.245} (wid=0.000 ws=0.000) (gid=0.245 gs=0.001)
        Skew group summary eGRPC initial state:
          skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.245, avg=0.244, sd=0.000, skn=-0.060, kur=-1.517], skew [0.001 vs 0.081], 100% {0.244, 0.245} (wid=0.000 ws=0.000) (gid=0.245 gs=0.001)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
            sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
            cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
            sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.009pF, total=0.011pF
            wire lengths     : top=0.000um, trunk=30.580um, leaf=107.365um, total=137.945um
            hp wire lengths  : top=0.000um, trunk=16.040um, leaf=70.310um, total=86.350um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
            Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.049ns max=0.052ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 1 <= 0.050ns, 2 <= 0.053ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.245], skew [0.001 vs 0.081]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.245], skew [0.001 vs 0.081]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Prefiltering Summary : numPassedPreFiltering = 0, numSkippedDueToCloseToSlewTarget = 4, numSkippedDueToCloseToSkewTarget = 1
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
            sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
            cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
            sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.009pF, total=0.011pF
            wire lengths     : top=0.000um, trunk=30.580um, leaf=107.365um, total=137.945um
            hp wire lengths  : top=0.000um, trunk=16.040um, leaf=70.310um, total=86.350um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
            Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.049ns max=0.052ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 1 <= 0.050ns, 2 <= 0.053ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.245], skew [0.001 vs 0.081]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.245], skew [0.001 vs 0.081]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 5, tested: 5, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
            sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
            cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
            sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.009pF, total=0.011pF
            wire lengths     : top=0.000um, trunk=30.580um, leaf=107.365um, total=137.945um
            hp wire lengths  : top=0.000um, trunk=16.040um, leaf=70.310um, total=86.350um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
            Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.049ns max=0.052ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 1 <= 0.050ns, 2 <= 0.053ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.245], skew [0.001 vs 0.081]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.245], skew [0.001 vs 0.081]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
          sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
          cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
          sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.009pF, total=0.011pF
          wire lengths     : top=0.000um, trunk=30.580um, leaf=107.365um, total=137.945um
          hp wire lengths  : top=0.000um, trunk=16.040um, leaf=70.310um, total=86.350um
        Clock DAG net violations before routing clock trees:
          Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.053ns count=2 avg=0.098ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
          Leaf  : target=0.053ns count=3 avg=0.050ns sd=0.001ns min=0.049ns max=0.052ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 1 <= 0.050ns, 2 <= 0.053ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.245, avg=0.244, sd=0.000, skn=-0.060, kur=-1.517], skew [0.001 vs 0.081], 100% {0.244, 0.245} (wid=0.000 ws=0.000) (gid=0.245 gs=0.001)
        Skew group summary before routing clock trees:
          skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.245, avg=0.244, sd=0.000, skn=-0.060, kur=-1.517], skew [0.001 vs 0.081], 100% {0.244, 0.245} (wid=0.000 ws=0.000) (gid=0.245 gs=0.001)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 4 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:07:34 mem=3712.0M) ***
Total net bbox length = 2.862e+03 (1.500e+03 1.363e+03) (ext = 6.208e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 20 insts, mean move: 0.65 um, max move: 2.11 um 
	Max move on inst (clk_divider/clk_count_reg[2]): (37.60, 31.73) --> (38.00, 33.44)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3688.0MB
Summary Report:
Instances move: 20 (out of 406 movable)
Instances flipped: 0
Mean displacement: 0.65 um
Max displacement: 2.11 um (Instance: clk_divider/clk_count_reg[2]) (37.6, 31.73) -> (38, 33.44)
	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
Total net bbox length = 2.863e+03 (1.499e+03 1.363e+03) (ext = 6.208e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3688.0MB
*** Finished refinePlace (0:07:34 mem=3688.0M) ***
  ClockRefiner summary
  All clock instances: Moved 6, flipped 1 and cell swapped 0 (out of a total of 36).
  All Clock instances: Average move = 0.585um
  The largest move was 2.11 um for clk_divider/clk_count_reg[2].
  Restoring pStatusCts on 4 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   461 (unrouted=47, trialRouted=414, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=38, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 5 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
(ccopt eGR): Start to route 5 all nets
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 3.52 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 982 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 982
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 5 out of 419 routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 419 nets ( ignored 414 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 5 clock nets ( 5 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.333800e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 139um, number of vias: 99
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0    40 
[NR-eGR]  Metal2   (2V)            55    53 
[NR-eGR]  Metal3   (3H)            77     6 
[NR-eGR]  Metal4   (4V)             7     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          139    99 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 101um
[NR-eGR] Total length: 139um, number of vias: 99
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 139um, number of vias: 99
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1314 
[NR-eGR]  Metal2   (2V)          1583  1866 
[NR-eGR]  Metal3   (3H)          1735    73 
[NR-eGR]  Metal4   (4V)           133    14 
[NR-eGR]  Metal5   (5H)            46     5 
[NR-eGR]  Metal6   (6V)            17     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         3515  3272 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2863um
[NR-eGR] Total length: 3515um, number of vias: 3272
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.52 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 5 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-82) When route_detail_post_route_swap_via is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
-route_detail_auto_stop true
-route_detail_fix_antenna true
-route_detail_on_grid_only none
-route_detail_post_route_spread_wire auto
-route_detail_post_route_swap_via false
-route_detail_post_route_wire_widen_rule ""
-route_detail_use_multi_cut_via_effort low
-route_ignore_antenna_top_cell_pin true
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=09/27 15:16:16, mem=2756.9M)

globalDetailRoute

#Start globalDetailRoute on Fri Sep 27 15:16:16 2024
#
#num needed restored net=0
#need_extraction net=0 (total=466)
#NanoRoute Version 22.14-s061_1 NR231009-1305/22_14-UB
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 139 um.
#Total half perimeter of net bounding box = 104 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 55 um.
#Total wire length on LAYER Metal3 = 77 um.
#Total wire length on LAYER Metal4 = 7 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 99
#Up-Via Summary (total 99):
#           
#-----------------------
# Metal1             40
# Metal2             53
# Metal3              6
#-----------------------
#                    99 
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Start routing data preparation on Fri Sep 27 15:16:17 2024
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 453 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2784.14 (MB), peak = 2993.14 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2795.14 (MB), peak = 2993.14 (MB)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 453 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       % 
#------------------------------------
#          2             246 ( 52.8%)
#          3              59 ( 12.7%)
#          4              70 ( 15.0%)
#          5              25 (  5.4%)
#          6               3 (  0.6%)
#          7               3 (  0.6%)
#          8               3 (  0.6%)
#          9               5 (  1.1%)
#  10  -  19              11 (  2.4%)
#  20  -  29               2 (  0.4%)
#  40  -  49               1 (  0.2%)
#     >=2000               0 (  0.0%)
#
#Total: 466 nets, 428 non-trivial nets
#                              #net       % 
#-------------------------------------------
#  Fully global routed            5 ( 1.2%)
#  Clock                          5
#  Extra space                    5
#  Prefer layer range             5
#
#Nets in 1 layer range:
#  Bottom Pref.Layer    Top Pref.Layer       #net       % 
#---------------------------------------------------------
#             Metal3           Metal4           5 (  1.2%)
#
#5 nets selected.
#
#
#..
#
#Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
#Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
#Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
#Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
#Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.20 (MB)
#Total memory = 2800.96 (MB)
#Peak memory = 2993.14 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 158 um.
#Total half perimeter of net bounding box = 104 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 76 um.
#Total wire length on LAYER Metal3 = 76 um.
#Total wire length on LAYER Metal4 = 5 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 100
#Up-Via Summary (total 100):
#           
#-----------------------
# Metal1             40
# Metal2             58
# Metal3              2
#-----------------------
#                   100 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 21.28 (MB)
#Total memory = 2799.31 (MB)
#Peak memory = 2993.14 (MB)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 453 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 453 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 453 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 453 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2804.57 (MB), peak = 2993.14 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 155 um.
#Total half perimeter of net bounding box = 104 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 45 um.
#Total wire length on LAYER Metal3 = 85 um.
#Total wire length on LAYER Metal4 = 25 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 98
#Up-Via Summary (total 98):
#           
#-----------------------
# Metal1             40
# Metal2             43
# Metal3             15
#-----------------------
#                    98 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.27 (MB)
#Total memory = 2804.57 (MB)
#Peak memory = 2993.14 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.27 (MB)
#Total memory = 2804.57 (MB)
#Peak memory = 2993.14 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 54.12 (MB)
#Total memory = 2810.99 (MB)
#Peak memory = 2993.14 (MB)
#Number of warnings = 40
#Total number of warnings = 53
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Sep 27 15:16:21 2024
#
% End globalDetailRoute (date=09/27 15:16:21, total cpu=0:00:04.0, real=0:00:05.0, peak res=2810.7M, current mem=2810.7M)
        NanoRoute done. (took cpu=0:00:04.0 real=0:00:04.1)
      Clock detailed routing done.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 5 net(s)
Set FIXED placed status on 4 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.57 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1060 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1060
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 107
[NR-eGR] Read 419 nets ( ignored 5 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 414
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 414 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.078000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         1( 0.11%)   ( 0.11%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1314 
[NR-eGR]  Metal2   (2V)          1598  1847 
[NR-eGR]  Metal3   (3H)          1752    72 
[NR-eGR]  Metal4   (4V)           133    10 
[NR-eGR]  Metal5   (5H)            34     5 
[NR-eGR]  Metal6   (6V)            12     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         3530  3248 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2863um
[NR-eGR] Total length: 3530um, number of vias: 3248
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.57 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   461 (unrouted=47, trialRouted=414, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=38, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.2 real=0:00:04.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'uart_top' of instances=462 and nets=466 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3717.258M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for MAXIMUM_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAXIMUM_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
    sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
    cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
    sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.010pF, total=0.012pF
    wire lengths     : top=0.000um, trunk=31.385um, leaf=123.430um, total=154.815um
    hp wire lengths  : top=0.000um, trunk=16.040um, leaf=70.910um, total=86.950um
  Clock DAG net violations after routing clock trees:
    Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.053ns count=2 avg=0.099ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
    Leaf  : target=0.053ns count=3 avg=0.052ns sd=0.002ns min=0.050ns max=0.055ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 2 <= 0.053ns} {1 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 0 > 0.079ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.247, avg=0.245, sd=0.001, skn=0.316, kur=-1.578], skew [0.002 vs 0.081], 100% {0.244, 0.247} (wid=0.000 ws=0.000) (gid=0.246 gs=0.002)
  Skew group summary after routing clock trees:
    skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.247, avg=0.245, sd=0.001, skn=0.316, kur=-1.578], skew [0.002 vs 0.081], 100% {0.244, 0.247} (wid=0.000 ws=0.000) (gid=0.246 gs=0.002)
  CCOpt::Phase::Routing done. (took cpu=0:00:04.3 real=0:00:04.4)
  CCOpt::Phase::PostConditioning...
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Initializing placement interface...
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    ProEngine running partially connected to DB
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 1, attempted: 1, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
        sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
        cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
        sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.010pF, total=0.012pF
        wire lengths     : top=0.000um, trunk=31.385um, leaf=123.430um, total=154.815um
        hp wire lengths  : top=0.000um, trunk=16.040um, leaf=70.910um, total=86.950um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
        Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.053ns count=2 avg=0.099ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
        Leaf  : target=0.053ns count=3 avg=0.052ns sd=0.002ns min=0.050ns max=0.055ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 2 <= 0.053ns} {1 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 0 > 0.079ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.247], skew [0.002 vs 0.081]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.247], skew [0.002 vs 0.081]
      Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 1, attempted: 1, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
        sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
        cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
        sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.010pF, total=0.012pF
        wire lengths     : top=0.000um, trunk=31.385um, leaf=123.430um, total=154.815um
        hp wire lengths  : top=0.000um, trunk=16.040um, leaf=70.910um, total=86.950um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
        Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.053ns count=2 avg=0.099ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
        Leaf  : target=0.053ns count=3 avg=0.052ns sd=0.002ns min=0.050ns max=0.055ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 2 <= 0.053ns} {1 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 0 > 0.079ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.247], skew [0.002 vs 0.081]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.247], skew [0.002 vs 0.081]
      Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 5, nets tested: 5, nets violation detected: 2, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 2, nets unsuccessful: 2, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.010pF, total=0.012pF
      wire lengths     : top=0.000um, trunk=31.385um, leaf=123.430um, total=154.815um
      hp wire lengths  : top=0.000um, trunk=16.040um, leaf=70.910um, total=86.950um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
      Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.053ns count=2 avg=0.099ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
      Leaf  : target=0.053ns count=3 avg=0.052ns sd=0.002ns min=0.050ns max=0.055ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 2 <= 0.053ns} {1 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 0 > 0.079ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.247, avg=0.245, sd=0.001, skn=0.316, kur=-1.578], skew [0.002 vs 0.081], 100% {0.244, 0.247} (wid=0.000 ws=0.000) (gid=0.246 gs=0.002)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.247, avg=0.245, sd=0.001, skn=0.316, kur=-1.578], skew [0.002 vs 0.081], 100% {0.244, 0.247} (wid=0.000 ws=0.000) (gid=0.246 gs=0.002)
    Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
        sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
        cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
        sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.010pF, total=0.012pF
        wire lengths     : top=0.000um, trunk=31.385um, leaf=123.430um, total=154.815um
        hp wire lengths  : top=0.000um, trunk=16.040um, leaf=70.910um, total=86.950um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
        Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.053ns count=2 avg=0.099ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
        Leaf  : target=0.053ns count=3 avg=0.052ns sd=0.002ns min=0.050ns max=0.055ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 2 <= 0.053ns} {1 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 0 > 0.079ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.247, avg=0.245, sd=0.001, skn=0.316, kur=-1.578], skew [0.002 vs 0.081], 100% {0.244, 0.247} (wid=0.000 ws=0.000) (gid=0.246 gs=0.002)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.247, avg=0.245, sd=0.001, skn=0.316, kur=-1.578], skew [0.002 vs 0.081], 100% {0.244, 0.247} (wid=0.000 ws=0.000) (gid=0.246 gs=0.002)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   461 (unrouted=47, trialRouted=414, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=38, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for MAXIMUM_DELAY:setup.late...
  Clock tree timing engine global stage delay update for MAXIMUM_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
    sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
    cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
    sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.010pF, total=0.012pF
    wire lengths     : top=0.000um, trunk=31.385um, leaf=123.430um, total=154.815um
    hp wire lengths  : top=0.000um, trunk=16.040um, leaf=70.910um, total=86.950um
  Clock DAG net violations after post-conditioning:
    Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
    Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.053ns count=2 avg=0.099ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
    Leaf  : target=0.053ns count=3 avg=0.052ns sd=0.002ns min=0.050ns max=0.055ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 2 <= 0.053ns} {1 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 0 > 0.079ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.247, avg=0.245, sd=0.001, skn=0.316, kur=-1.578], skew [0.002 vs 0.081], 100% {0.244, 0.247} (wid=0.000 ws=0.000) (gid=0.246 gs=0.002)
  Skew group summary after post-conditioning:
    skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.247, avg=0.245, sd=0.001, skn=0.316, kur=-1.578], skew [0.002 vs 0.081], 100% {0.244, 0.247} (wid=0.000 ws=0.000) (gid=0.246 gs=0.002)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------
  Cell type                 Count    Area     Capacitance
  -------------------------------------------------------
  Buffers                     4      9.234       0.002
  Inverters                   0      0.000       0.000
  Integrated Clock Gates      0      0.000       0.000
  Discrete Clock Gates        0      0.000       0.000
  Clock Logic                 0      0.000       0.000
  All                         4      9.234       0.002
  -------------------------------------------------------
  
  Clock DAG miscellaneous counts at end of CTS:
  =============================================
  
  ------------------------------
  Type                     Count
  ------------------------------
  Roots                      1
  Preserved Ports            0
  Multiple Clock Inputs      0
  ------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              32
  Enable Latch          0
  Load Capacitance      0
  Antenna Diode         0
  Node Sink             0
  Total                32
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk       31.385
  Leaf       123.430
  Total      154.815
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk        16.040
  Leaf         70.910
  Total        86.950
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.002    0.002    0.004
  Leaf     0.007    0.010    0.016
  Total    0.008    0.012    0.020
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.007     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------
  Unfixable Transition    ns         1       0.107       0.000      0.107    [0.107]
  Remaining Transition    ns         1       0.002       0.000      0.002    [0.002]
  --------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.053       2       0.099       0.087      0.037    0.160    {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns}    {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
  Leaf        0.053       3       0.052       0.002      0.050    0.055    {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 2 <= 0.053ns}    {1 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 0 > 0.079ns}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CLKBUFX4    buffer      3        7.182
  CLKBUFX3    buffer      1        2.052
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                 Skew Group                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  MAXIMUM_DELAY:setup.late    clk_230400/CONSTRAINTS    0.244     0.247     0.002       0.081         0.000           0.000           0.245        0.001      0.316       -1.578     100% {0.244, 0.247}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                 Skew Group                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  MAXIMUM_DELAY:setup.late    clk_230400/CONSTRAINTS    0.244     0.247     0.002       0.081         0.000           0.000           0.245        0.001      0.316       -1.578     100% {0.244, 0.247}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 14 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ---------------------------------------------------------------------------------------------------------------------
  Half corner               Violation  Slew    Slew      Dont   Ideal  Target         Pin
                            amount     target  achieved  touch  net?   source         
                                                         net?                         
  ---------------------------------------------------------------------------------------------------------------------
  MAXIMUM_DELAY:setup.late    0.107    0.053    0.160    N      N      tool modified  clk_divider/CTS_ccl_a_buf_00005/A
  MAXIMUM_DELAY:setup.late    0.107    0.053    0.160    N      N      tool modified  clk_230400
  MAXIMUM_DELAY:setup.late    0.002    0.053    0.055    N      N      tool modified  clk_divider/clk_count_reg[23]/CK
  MAXIMUM_DELAY:setup.late    0.002    0.053    0.055    N      N      tool modified  clk_divider/clk_count_reg[18]/CK
  MAXIMUM_DELAY:setup.late    0.002    0.053    0.055    N      N      tool modified  clk_divider/clk_count_reg[2]/CK
  MAXIMUM_DELAY:setup.late    0.002    0.053    0.055    N      N      tool modified  clk_divider/clk_count_reg[1]/CK
  MAXIMUM_DELAY:setup.late    0.002    0.053    0.055    N      N      tool modified  clk_divider/clk_count_reg[16]/CK
  MAXIMUM_DELAY:setup.late    0.002    0.053    0.055    N      N      tool modified  clk_divider/clk_count_reg[17]/CK
  MAXIMUM_DELAY:setup.late    0.002    0.053    0.055    N      N      tool modified  clk_divider/clk_count_reg[14]/CK
  MAXIMUM_DELAY:setup.late    0.002    0.053    0.055    N      N      tool modified  clk_divider/CTS_ccl_a_buf_00003/Y
  ---------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=3798.67)
Total number of fetched objects 419
Total number of fetched objects 419
End delay calculation. (MEM=3840.37 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3840.37 CPU=0:00:00.1 REAL=0:00:00.0)
	Clock: clk_230400, View: BEST, Ideal Latency: 0, Propagated Latency: 0.0483125
	 Executing: set_clock_latency -source -early -min -rise -0.0483125 [get_pins clk_230400]
	Clock: clk_230400, View: BEST, Ideal Latency: 0, Propagated Latency: 0.0483125
	 Executing: set_clock_latency -source -late -min -rise -0.0483125 [get_pins clk_230400]
	Clock: clk_230400, View: BEST, Ideal Latency: 0, Propagated Latency: 0.0512121
	 Executing: set_clock_latency -source -early -min -fall -0.0512121 [get_pins clk_230400]
	Clock: clk_230400, View: BEST, Ideal Latency: 0, Propagated Latency: 0.0512121
	 Executing: set_clock_latency -source -late -min -fall -0.0512121 [get_pins clk_230400]
	Clock: clk_230400, View: WORST, Ideal Latency: 0, Propagated Latency: 0.245597
	 Executing: set_clock_latency -source -early -max -rise -0.245597 [get_pins clk_230400]
	Clock: clk_230400, View: WORST, Ideal Latency: 0, Propagated Latency: 0.245597
	 Executing: set_clock_latency -source -late -max -rise -0.245597 [get_pins clk_230400]
	Clock: clk_230400, View: WORST, Ideal Latency: 0, Propagated Latency: 0.238934
	 Executing: set_clock_latency -source -early -max -fall -0.238934 [get_pins clk_230400]
	Clock: clk_230400, View: WORST, Ideal Latency: 0, Propagated Latency: 0.238934
	 Executing: set_clock_latency -source -late -max -fall -0.238934 [get_pins clk_230400]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.5 real=0:00:00.5)
Clock DAG stats after update timingGraph:
  cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
  sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
  misc counts      : r=1, pp=0, mci=0
  cell areas       : b=9.234um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=9.234um^2
  cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.002pF
  sink capacitance : total=0.007pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.002pF, leaf=0.010pF, total=0.012pF
  wire lengths     : top=0.000um, trunk=31.385um, leaf=123.430um, total=154.815um
  hp wire lengths  : top=0.000um, trunk=16.040um, leaf=70.910um, total=86.950um
Clock DAG net violations after update timingGraph:
  Unfixable Transition : {count=1, worst=[0.107ns]} avg=0.107ns sd=0.000ns sum=0.107ns
  Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.053ns count=2 avg=0.099ns sd=0.087ns min=0.037ns max=0.160ns {0 <= 0.032ns, 1 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 0 <= 0.053ns} {0 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 1 > 0.079ns}
  Leaf  : target=0.053ns count=3 avg=0.052ns sd=0.002ns min=0.050ns max=0.055ns {0 <= 0.032ns, 0 <= 0.042ns, 0 <= 0.048ns, 0 <= 0.050ns, 2 <= 0.053ns} {1 <= 0.056ns, 0 <= 0.058ns, 0 <= 0.064ns, 0 <= 0.079ns, 0 > 0.079ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX4: 3 CLKBUFX3: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.247, avg=0.245, sd=0.001, skn=0.316, kur=-1.578], skew [0.002 vs 0.081], 100% {0.244, 0.247} (wid=0.000 ws=0.000) (gid=0.246 gs=0.002)
Skew group summary after update timingGraph:
  skew_group clk_230400/CONSTRAINTS: insertion delay [min=0.244, max=0.247, avg=0.245, sd=0.001, skn=0.316, kur=-1.578], skew [0.002 vs 0.081], 100% {0.244, 0.247} (wid=0.000 ws=0.000) (gid=0.246 gs=0.002)
Logging CTS constraint violations...
  Clock tree clk_230400 has 2 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below the root driver for clock_tree clk_230400 at (53.400,36.195), in power domain auto-default with half corner MAXIMUM_DELAY:setup.late. The worst violation was at the pin clk_230400 with a slew time target of 0.053ns. Achieved a slew time of 0.160ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 12 slew violations below cell clk_divider/CTS_ccl_a_buf_00003 (a lib_cell CLKBUFX4) at (36.200,31.730), in power domain auto-default with half corner MAXIMUM_DELAY:setup.late. The worst violation was at the pin clk_divider/CTS_ccl_a_buf_00003/Y with a slew time target of 0.053ns. Achieved a slew time of 0.055ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.5 real=0:00:00.5)
Runtime done. (took cpu=0:00:07.0 real=0:00:07.3)
Runtime Summary
===============
Clock Runtime:  (26%) Core CTS           1.90 (Init 1.01, Construction 0.29, Implementation 0.21, eGRPC 0.09, PostConditioning 0.13, Other 0.17)
Clock Runtime:  (64%) CTS services       4.67 (RefinePlace 0.24, EarlyGlobalClock 0.21, NanoRoute 4.13, ExtractRC 0.08, TimingAnalysis 0.00)
Clock Runtime:   (9%) Other CTS          0.72 (Init 0.08, CongRepair/EGR-DP 0.13, TimingUpdate 0.51, Other 0.00)
Clock Runtime: (100%) Total              7.29

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:06.9/0:00:07.2 (1.0), totSession cpu/real = 0:07:39.1/1:32:23.8 (0.1), mem = 3709.8M
Synthesizing clock trees with CCOpt done.
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2816.7M, totSessionCpu=0:07:39 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:39.1/1:32:23.9 (0.1), mem = 3709.8M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using Genus executable '/public/software/cadence/2024/DDI221/bin/genus'.
      Genus workers will not check out additional licenses.
-lefTechFileMap {}                         # string, default=""
**optDesign ... cpu = 0:00:01, real = 0:00:17, mem = 2842.4M, totSessionCpu=0:07:40 **
#optDebug: { P: 90 W: 0201 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -opt_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3733.8M)
Compute RC Scale Done ...
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3976.17)
Total number of fetched objects 419
End delay calculation. (MEM=3960.17 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3960.17 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:07:41 mem=3960.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.237  | 39.237  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   32    |   32    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     45 (45)      |   -0.022   |     53 (53)      |
|   max_tran     |     45 (47)      |   -0.195   |     53 (55)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.830%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:19, mem = 2965.0M, totSessionCpu=0:07:41 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.4/0:00:18.4 (0.1), totSession cpu/real = 0:07:41.4/1:32:42.2 (0.1), mem = 3854.2M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m4 20.0 50.0
OPTC: view 50.0
-opt_post_cts_congestion_repair false      # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:41.5/1:32:42.3 (0.1), mem = 3854.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:41.5/1:32:42.3 (0.1), mem = 3854.2M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:41.6/1:32:42.3 (0.1), mem = 3854.2M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:07:42.4/1:32:43.1 (0.1), mem = 3870.4M
*** Starting optimizing excluded clock nets MEM= 3870.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3870.4M) ***
*** Starting optimizing excluded clock nets MEM= 3870.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3870.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:42.4/1:32:43.1 (0.1), mem = 3870.4M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:07:42.7/1:32:43.4 (0.1), mem = 3870.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:42.7/1:32:43.5 (0.1), mem = 3870.6M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    53|    55|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.24|     0.00|       0|       0|       0| 66.83%|          |         |
|    53|    54|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.24|     0.00|       1|       0|       0| 67.20%| 0:00:00.0|  3962.8M|
|    53|    54|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.24|     0.00|       0|       0|       0| 67.20%| 0:00:01.0|  3964.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 53 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    45 net(s): Could not be fixed because the gain is not enough.
*info:     8 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=3964.8M) ***

*** Starting refinePlace (0:07:44 mem=3964.8M) ***
Total net bbox length = 2.866e+03 (1.503e+03 1.363e+03) (ext = 6.237e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 23 insts, mean move: 0.99 um, max move: 2.31 um 
	Max move on inst (uart/sender/g1057__6260): (20.60, 48.83) --> (20.00, 47.12)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3948.8MB
Summary Report:
Instances move: 23 (out of 403 movable)
Instances flipped: 0
Mean displacement: 0.99 um
Max displacement: 2.31 um (Instance: uart/sender/g1057__6260) (20.6, 48.83) -> (20, 47.12)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2XL
Total net bbox length = 2.876e+03 (1.519e+03 1.357e+03) (ext = 6.314e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3948.8MB
*** Finished refinePlace (0:07:45 mem=3948.8M) ***
*** maximum move = 2.31 um ***
*** Finished re-routing un-routed nets (3948.8M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3948.8M) ***
*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:07:44.6/1:32:45.3 (0.1), mem = 3883.8M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:05, real = 0:00:22, mem = 2975.9M, totSessionCpu=0:07:45 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:44.6/1:32:45.3 (0.1), mem = 3883.8M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
*info: 5 clock nets excluded
*info: 8 external nets with a tri-state driver excluded.
*info: 30 no-driver nets excluded.
*info: 5 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   67.20%|   0:00:00.0| 3945.0M|     WORST|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3945.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3945.0M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:07:45.8/1:32:46.6 (0.1), mem = 3885.0M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:45.9/1:32:46.7 (0.1), mem = 3943.1M
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 67.20
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   67.20%|        -|   0.100|   0.000|   0:00:00.0| 3945.1M|
|   67.20%|        0|   0.100|   0.000|   0:00:00.0| 3947.6M|
|   67.20%|        0|   0.100|   0.000|   0:00:00.0| 3947.6M|
|   66.83%|        1|   0.100|   0.000|   0:00:00.0| 3971.2M|
|   66.83%|        0|   0.100|   0.000|   0:00:00.0| 3971.2M|
|   66.83%|        0|   0.100|   0.000|   0:00:00.0| 3971.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 66.83
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:07:46.7/1:32:47.5 (0.1), mem = 3971.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=3890.24M, totSessionCpu=0:07:47).
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:46.7/1:32:47.5 (0.1), mem = 3890.2M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    53|    54|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.24|     0.00|       0|       0|       0| 66.83%|          |         |
|    53|    54|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.24|     0.00|       0|       0|       0| 66.83%| 0:00:00.0|  3975.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 53 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    45 net(s): Could not be fixed because the gain is not enough.
*info:     8 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=3975.5M) ***

*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:07:48.1/1:32:48.8 (0.1), mem = 3892.5M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=3892.5M)
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.237  | 39.237  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   32    |   32    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     45 (45)      |   -0.022   |     53 (53)      |
|   max_tran     |     45 (46)      |   -0.195   |     53 (54)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.830%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:25, mem = 2982.6M, totSessionCpu=0:07:48 **
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:48.2/1:32:49.0 (0.1), mem = 3944.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 66.83
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   66.83%|        -|   0.000|   0.000|   0:00:00.0| 3950.8M|
|   66.83%|        0|   0.000|   0.000|   0:00:01.0| 3982.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 66.83
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:07:49.3/1:32:50.1 (0.1), mem = 3982.0M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=3898.00M, totSessionCpu=0:07:49).
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:49.3/1:32:50.1 (0.1), mem = 3956.2M
Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 66.83
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   66.83%|        -|   0.083|   0.000|   0:00:00.0| 3956.2M|
|   66.83%|        0|   0.083|   0.000|   0:00:00.0| 3956.2M|
|   66.83%|        0|   0.083|   0.000|   0:00:00.0| 3956.2M|
|   66.83%|        0|   0.083|   0.000|   0:00:00.0| 3956.2M|
|   66.83%|        0|   0.083|   0.000|   0:00:00.0| 3956.2M|
|   66.83%|        0|   0.083|   0.000|   0:00:00.0| 3956.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 66.83
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** Starting refinePlace (0:07:50 mem=3956.2M) ***
Total net bbox length = 2.869e+03 (1.512e+03 1.357e+03) (ext = 6.314e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3940.2MB
Summary Report:
Instances move: 0 (out of 402 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.869e+03 (1.512e+03 1.357e+03) (ext = 6.314e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3940.2MB
*** Finished refinePlace (0:07:50 mem=3940.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3940.2M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3940.2M) ***
*** AreaOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:07:49.6/1:32:50.4 (0.1), mem = 3940.2M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3882.16M, totSessionCpu=0:07:50).
*** LocalWireReclaim #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:49.6/1:32:50.4 (0.1), mem = 3882.2M
Starting local wire reclaim
*** Starting refinePlace (0:07:50 mem=3882.2M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Timing cost in AAE based: 1.5739420686441008
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Call icdpEval cleanup ...
Move report: Detail placement moves 85 insts, mean move: 3.33 um, max move: 11.75 um 
	Max move on inst (uart/recver/FE_OFC89_n_30): (18.00, 2.66) --> (21.20, 11.21)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 3894.2MB
Summary Report:
Instances move: 85 (out of 402 movable)
Instances flipped: 0
Mean displacement: 3.33 um
Max displacement: 11.75 um (Instance: uart/recver/FE_OFC89_n_30) (18, 2.66) -> (21.2, 11.21)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXL
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 3894.2MB
*** Finished refinePlace (0:07:51 mem=3894.2M) ***
*** LocalWireReclaim #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.6/0:00:01.7 (1.0), totSession cpu/real = 0:07:51.3/1:32:52.1 (0.1), mem = 3883.2M
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3888.17)
Total number of fetched objects 419
End delay calculation. (MEM=3945.87 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3945.87 CPU=0:00:00.1 REAL=0:00:00.0)
eGR doReRoute: optGuide
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1060 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1060
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 107
[NR-eGR] Read 419 nets ( ignored 5 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 414
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 414 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.011310e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         1( 0.11%)   ( 0.11%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1314 
[NR-eGR]  Metal2   (2V)          1553  1835 
[NR-eGR]  Metal3   (3H)          1686    88 
[NR-eGR]  Metal4   (4V)           199    14 
[NR-eGR]  Metal5   (5H)            31     5 
[NR-eGR]  Metal6   (6V)             9     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         3478  3256 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2807um
[NR-eGR] Total length: 3478um, number of vias: 3256
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.71 MB )
Extraction called for design 'uart_top' of instances=462 and nets=466 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3874.352M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:51.8/1:32:52.6 (0.1), mem = 3919.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (3.4), totSession cpu/real = 0:07:51.8/1:32:52.6 (0.1), mem = 3919.4M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3928.95)
Total number of fetched objects 419
End delay calculation. (MEM=3943.1 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3943.1 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:07:52 mem=3943.1M)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:52.1/1:32:52.9 (0.1), mem = 3943.1M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    54|    56|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.23|     0.00|       0|       0|       0| 66.83%|          |         |
|    53|    53|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.23|     0.00|       2|       0|       1| 67.26%| 0:00:00.0|  4013.3M|
|    53|    53|    -0.25|    53|    53|    -0.09|     0|     0|     0|     0|    39.23|     0.00|       0|       0|       0| 67.26%| 0:00:01.0|  4013.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 53 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    45 net(s): Could not be fixed because the gain is not enough.
*info:     8 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=4013.3M) ***

*** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:07:53.3/1:32:54.1 (0.1), mem = 3917.3M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:07:53 mem=3917.3M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 7.434%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3917.3M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 16 insts, mean move: 1.47 um, max move: 4.62 um 
	Max move on inst (uart/sender/g1072__1881): (26.60, 47.12) --> (25.40, 43.70)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3885.3MB
Summary Report:
Instances move: 16 (out of 404 movable)
Instances flipped: 0
Mean displacement: 1.47 um
Max displacement: 4.62 um (Instance: uart/sender/g1072__1881) (26.6, 47.12) -> (25.4, 43.7)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22XL
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3885.3MB
*** Finished refinePlace (0:07:53 mem=3885.3M) ***
Register exp ratio and priority group on 0 nets on 421 nets : 

Active setup views:
 WORST
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'uart_top' of instances=464 and nets=468 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3896.898M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3917.45)
Total number of fetched objects 421
End delay calculation. (MEM=3943.15 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3943.15 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:07:54 mem=3943.1M)
OPTC: user 20.0
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1060 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1060
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 107
[NR-eGR] Read 421 nets ( ignored 5 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 416
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 416 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.043800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         1( 0.11%)   ( 0.11%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.74 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:15, real = 0:00:31, mem = 2983.1M, totSessionCpu=0:07:54 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.233  | 39.233  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   32    |   32    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     45 (45)      |   -0.021   |     53 (53)      |
|   max_tran     |     45 (45)      |   -0.196   |     53 (53)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.259%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:32, mem = 2984.0M, totSessionCpu=0:07:54 **
*** Finished optDesign ***
Info: final physical memory for 2 CRR processes is 832.39MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-105           20  'setPlaceMode -maxRouteLayer' will becom...
WARNING   IMPSP-270            7  Cannot find a legal location for MASTER ...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
ERROR     IMPSP-365            6  Design has inst(s) with SITE '%s', but t...
WARNING   IMPCCOPT-1041        1  The source_output_max_trans is set for %...
WARNING   IMPCCOPT-1261       34  The skew target of %s for %s in %sdelay ...
WARNING   IMPCCOPT-2340        2  Unfixable transition violation found at ...
WARNING   IMPCCOPT-2441        2  The target_max_trans %s is too low for d...
WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
WARNING   IMPCCOPT-1007        2  Did not meet the max transition constrai...
WARNING   TCLCMD-513          94  The software could not find a matching o...
*** Message Summary: 169 warning(s), 6 error(s)

*** ccopt_design #1 [finish] () : cpu/real = 0:00:22.9/0:00:45.8 (0.5), totSession cpu/real = 0:07:54.9/1:33:02.3 (0.1), mem = 3900.3M
% End ccopt_design (date=09/27 15:17:00, total cpu=0:00:22.9, real=0:00:46.0, peak res=3111.3M, current mem=2874.1M)
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> timeDesign -postCTS
*** timeDesign #4 [begin] () : totSession cpu/real = 0:07:57.0/1:33:54.5 (0.1), mem = 3809.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3799.9M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.233  | 39.233  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   32    |   32    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     45 (45)      |   -0.021   |     53 (53)      |
|   max_tran     |     45 (45)      |   -0.196   |     53 (53)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.259%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.19 sec
Total Real time: 1.0 sec
Total Memory Usage: 3799.085938 Mbytes
*** timeDesign #4 [finish] () : cpu/real = 0:00:00.2/0:00:00.5 (0.3), totSession cpu/real = 0:07:57.2/1:33:55.1 (0.1), mem = 3799.1M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix uart_top_postCTS -outDir timingReports
*** timeDesign #5 [begin] () : totSession cpu/real = 0:07:58.1/1:34:20.9 (0.1), mem = 3809.7M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3798.7M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.233  | 39.233  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   32    |   32    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     45 (45)      |   -0.021   |     53 (53)      |
|   max_tran     |     45 (45)      |   -0.196   |     53 (53)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.259%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.19 sec
Total Real time: 1.0 sec
Total Memory Usage: 3798.859375 Mbytes
*** timeDesign #5 [finish] () : cpu/real = 0:00:00.2/0:00:00.5 (0.4), totSession cpu/real = 0:07:58.3/1:34:21.4 (0.1), mem = 3798.9M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix uart_top_postCTS -outDir timingReports
*** timeDesign #6 [begin] () : totSession cpu/real = 0:07:58.7/1:34:31.1 (0.1), mem = 3809.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3784.0M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3806.51)
*** Calculating scaling factor for FAST libraries using the default operating condition of each library.
Total number of fetched objects 421
End delay calculation. (MEM=3840.2 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3840.2 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:07:59 mem=3840.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 BEST 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.036  | -0.036  |  0.000  |
|           TNS (ns):| -0.061  | -0.061  |  0.000  |
|    Violating Paths:|    9    |    9    |    0    |
|          All Paths:|   32    |   32    |    0    |
+--------------------+---------+---------+---------+

Density: 67.259%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.47 sec
Total Real time: 0.0 sec
Total Memory Usage: 3760.6875 Mbytes
*** timeDesign #6 [finish] () : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:07:59.2/1:34:31.5 (0.1), mem = 3760.7M
<CMD> saveDesign uart_postCtsopt.enc
% Begin save design ... (date=09/27 15:19:21, mem=2843.4M)
% Begin Save ccopt configuration ... (date=09/27 15:19:21, mem=2843.4M)
% End Save ccopt configuration ... (date=09/27 15:19:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=2843.9M, current mem=2843.9M)
% Begin Save netlist data ... (date=09/27 15:19:21, mem=2843.9M)
Writing Binary DB to uart_postCtsopt.enc.dat/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/27 15:19:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=2843.9M, current mem=2843.9M)
Saving symbol-table file ...
Saving congestion map file uart_postCtsopt.enc.dat/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=09/27 15:19:21, mem=2843.9M)
Saving AAE Data ...
% End Save AAE data ... (date=09/27 15:19:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=2844.7M, current mem=2844.7M)
Saving preference file uart_postCtsopt.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/27 15:19:21, mem=2844.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/27 15:19:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=2844.8M, current mem=2844.8M)
Saving PG file uart_postCtsopt.enc.dat/uart_top.pg.gz, version#2, (Created by Innovus v22.14-s061_1 on Fri Sep 27 15:19:21 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3768.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/27 15:19:21, mem=2844.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=09/27 15:19:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=2844.8M, current mem=2844.8M)
% Begin Save routing data ... (date=09/27 15:19:21, mem=2844.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3768.8M) ***
% End Save routing data ... (date=09/27 15:19:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=2844.8M, current mem=2844.8M)
Saving property file uart_postCtsopt.enc.dat/uart_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3771.8M) ***
#Saving pin access data to file uart_postCtsopt.enc.dat/uart_top.apa ...
#
Saving rc congestion map uart_postCtsopt.enc.dat/uart_top.congmap.gz ...
% Begin Save power constraints data ... (date=09/27 15:19:21, mem=2844.9M)
% End Save power constraints data ... (date=09/27 15:19:21, total cpu=0:00:00.0, real=0:00:01.0, peak res=2844.9M, current mem=2844.9M)
RC_CORNER rc_corner
RC_CORNER rc_corner
RC_CORNER rc_corner
RC_CORNER rc_corner
RC_CORNER rc_corner
Generated self-contained design uart_postCtsopt.enc.dat
SLOW fast slow FAST
RC_CORNER rc_corner
constraint CONSTRAINTS
../synthesis/outputs/uart_sdc.sdc
../synthesis/outputs/uart_sdc.sdc
% End save design ... (date=09/27 15:19:22, total cpu=0:00:00.9, real=0:00:01.0, peak res=2844.9M, current mem=2844.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteFixAntenna 1
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 0
<CMD> setNanoRouteMode -quiet -routeWithEco 0
<CMD> setNanoRouteMode -quiet -routeWithLithoDriven 0
<CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 0
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 0
<CMD> setNanoRouteMode -quiet -drouteAutoStop 0
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
#WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2846.24 (MB), peak = 3111.31 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -route_detail_auto_stop                     false
setNanoRouteMode -route_detail_end_iteration                 1
setNanoRouteMode -route_detail_fix_antenna                   true
setNanoRouteMode -route_detail_on_grid_only                  0
setNanoRouteMode -route_detail_post_route_litho_repair       false
setNanoRouteMode -route_detail_post_route_spread_wire        1
setNanoRouteMode -route_detail_post_route_swap_via           {}
setNanoRouteMode -route_detail_post_route_wire_widen_rule    LEFSpecialRouteSpec
setNanoRouteMode -route_detail_use_min_spacing_for_blockage  auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort      {}
setNanoRouteMode -route_route_side                           front
setNanoRouteMode -route_extract_third_party_compatible       false
setNanoRouteMode -route_global_exp_timing_driven_std_delay   41.6
setNanoRouteMode -route_bottom_routing_layer                 1
setNanoRouteMode -route_ignore_antenna_top_cell_pin          false
setNanoRouteMode -route_antenna_diode_insertion              false
setNanoRouteMode -route_selected_net_only                    false
setNanoRouteMode -route_strict_honor_route_rule              false
setNanoRouteMode -route_top_routing_layer                    6
setNanoRouteMode -route_with_eco                             false
setNanoRouteMode -route_with_litho_driven                    false
setNanoRouteMode -route_with_si_driven                       false
setNanoRouteMode -route_with_timing_driven                   false
setNanoRouteMode -timingEngine                               {}
setExtractRCMode -engine                                     preRoute
setDelayCalMode -enable_high_fanout                          true
setDelayCalMode -eng_enablePrePlacedFlow                     false
setDelayCalMode -engine                                      aae
setDelayCalMode -ignoreNetLoad                               false
setDelayCalMode -SIAware                                     false
setDelayCalMode -socv_accuracy_mode                          low
setSIMode -separate_delta_delay_on_data                      true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=3767.4M, init mem=3767.4M)
TechSite Violation:	4
*info: Placed = 464            (Fixed = 60)
*info: Unplaced = 0           
Placement Density:67.25%(1500/2231)
Placement Density (including fixed std cells):68.34%(1577/2307)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3767.4M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (5) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3767.4M) ***

globalDetailRoute

#Start globalDetailRoute on Fri Sep 27 15:21:03 2024
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#num needed restored net=0
#need_extraction net=0 (total=468)
#NanoRoute Version 22.14-s061_1 NR231009-1305/22_14-UB
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Total number of trivial nets (e.g. < 2 pins) = 38 (skipped).
#Total number of routable nets = 430.
#Total number of nets in the design = 468.
#425 routable nets do not have any wires.
#5 routable nets have routed wires.
#425 nets will be global routed.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Start routing data preparation on Fri Sep 27 15:21:03 2024
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=6(Metal6)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2851.26 (MB), peak = 3111.31 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2853.93 (MB), peak = 3111.31 (MB)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#Finished routing data preparation on Fri Sep 27 15:21:05 2024
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 6.71 (MB)
#Total memory = 2853.93 (MB)
#Peak memory = 3111.31 (MB)
#
#
#Start global routing on Fri Sep 27 15:21:05 2024
#
#
#Start global routing initialization on Fri Sep 27 15:21:05 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Sep 27 15:21:05 2024
#
#Start routing resource analysis on Fri Sep 27 15:21:05 2024
#
#Routing resource analysis is done on Fri Sep 27 15:21:05 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H          86         194         361    50.42%
#  Metal2         V         247          20         361     0.00%
#  Metal3         H         268          12         361     0.00%
#  Metal4         V         251          16         361     0.00%
#  Metal5         H         272           8         361     0.00%
#  Metal6         V         252          15         361     0.00%
#  --------------------------------------------------------------
#  Total                   1378      15.80%        2166     8.40%
#
#  5 nets (1.07%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Sep 27 15:21:05 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2853.93 (MB), peak = 3111.31 (MB)
#
#
#Global routing initialization is done on Fri Sep 27 15:21:05 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2853.93 (MB), peak = 3111.31 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2854.26 (MB), peak = 3111.31 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2854.26 (MB), peak = 3111.31 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 38 (skipped).
#Total number of routable nets = 430.
#Total number of nets in the design = 468.
#
#430 routable nets have routed wires.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             425  
#-----------------------------
#        Total             425  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  5             425  
#------------------------------------------------
#        Total                  5             425  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        2(0.55%)   (0.55%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.10%)   (0.10%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.10% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 3315 um.
#Total half perimeter of net bounding box = 3583 um.
#Total wire length on LAYER Metal1 = 125 um.
#Total wire length on LAYER Metal2 = 1559 um.
#Total wire length on LAYER Metal3 = 1543 um.
#Total wire length on LAYER Metal4 = 60 um.
#Total wire length on LAYER Metal5 = 11 um.
#Total wire length on LAYER Metal6 = 17 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2057
#Up-Via Summary (total 2057):
#           
#-----------------------
# Metal1           1294
# Metal2            721
# Metal3             33
# Metal4              5
# Metal5              4
#-----------------------
#                  2057 
#
#Max overcon = 1 tracks.
#Total overcon = 0.10%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.78 (MB)
#Total memory = 2854.71 (MB)
#Peak memory = 3111.31 (MB)
#
#Finished global routing on Fri Sep 27 15:21:06 2024
#
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2854.71 (MB), peak = 3111.31 (MB)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Start Track Assignment.
#Done with 484 horizontal wires in 1 hboxes and 454 vertical wires in 1 hboxes.
#Done with 82 horizontal wires in 1 hboxes and 90 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       130.96 	  0.00%  	  0.00% 	  0.00%
# Metal2      1494.41 	  0.01%  	  0.00% 	  0.00%
# Metal3      1408.87 	  0.19%  	  0.00% 	  0.00%
# Metal4        36.68 	  0.00%  	  0.00% 	  0.00%
# Metal5        11.49 	  0.00%  	  0.00% 	  0.00%
# Metal6        16.71 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        3099.11  	  0.09% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 3212 um.
#Total half perimeter of net bounding box = 3583 um.
#Total wire length on LAYER Metal1 = 130 um.
#Total wire length on LAYER Metal2 = 1519 um.
#Total wire length on LAYER Metal3 = 1474 um.
#Total wire length on LAYER Metal4 = 61 um.
#Total wire length on LAYER Metal5 = 11 um.
#Total wire length on LAYER Metal6 = 17 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2057
#Up-Via Summary (total 2057):
#           
#-----------------------
# Metal1           1294
# Metal2            721
# Metal3             33
# Metal4              5
# Metal5              4
#-----------------------
#                  2057 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2854.86 (MB), peak = 3111.31 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 7.64 (MB)
#Total memory = 2854.86 (MB)
#Peak memory = 3111.31 (MB)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 5
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        1        0        1
#	Metal2        0        4        4
#	Totals        1        4        5
#110 out of 464 instances (23.7%) need to be verified(marked ipoed), dirty area = 17.9%.
#94.82% of the total area is being checked for drcs
#94.8% of the total area was checked
#   number of violations = 5
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        1        0        1
#	Metal2        0        4        4
#	Totals        1        4        5
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2859.43 (MB), peak = 3111.31 (MB)
#start 1st optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        4        4
#	Totals        4        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2858.36 (MB), peak = 3111.31 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 3750 um.
#Total half perimeter of net bounding box = 3583 um.
#Total wire length on LAYER Metal1 = 190 um.
#Total wire length on LAYER Metal2 = 1851 um.
#Total wire length on LAYER Metal3 = 1489 um.
#Total wire length on LAYER Metal4 = 185 um.
#Total wire length on LAYER Metal5 = 14 um.
#Total wire length on LAYER Metal6 = 20 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2337
#Up-Via Summary (total 2337):
#           
#-----------------------
# Metal1           1365
# Metal2            890
# Metal3             73
# Metal4              5
# Metal5              4
#-----------------------
#                  2337 
#
#Total number of DRC violations = 4
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 4
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 3.50 (MB)
#Total memory = 2858.36 (MB)
#Peak memory = 3111.31 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        4        4
#	Totals        4        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2858.36 (MB), peak = 3111.31 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 3750 um.
#Total half perimeter of net bounding box = 3583 um.
#Total wire length on LAYER Metal1 = 190 um.
#Total wire length on LAYER Metal2 = 1851 um.
#Total wire length on LAYER Metal3 = 1489 um.
#Total wire length on LAYER Metal4 = 185 um.
#Total wire length on LAYER Metal5 = 14 um.
#Total wire length on LAYER Metal6 = 20 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2337
#Up-Via Summary (total 2337):
#           
#-----------------------
# Metal1           1365
# Metal2            890
# Metal3             73
# Metal4              5
# Metal5              4
#-----------------------
#                  2337 
#
#Total number of DRC violations = 4
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 4
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 3750 um.
#Total half perimeter of net bounding box = 3583 um.
#Total wire length on LAYER Metal1 = 190 um.
#Total wire length on LAYER Metal2 = 1851 um.
#Total wire length on LAYER Metal3 = 1489 um.
#Total wire length on LAYER Metal4 = 185 um.
#Total wire length on LAYER Metal5 = 14 um.
#Total wire length on LAYER Metal6 = 20 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2337
#Up-Via Summary (total 2337):
#           
#-----------------------
# Metal1           1365
# Metal2            890
# Metal3             73
# Metal4              5
# Metal5              4
#-----------------------
#                  2337 
#
#Total number of DRC violations = 4
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 4
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#Start Post Route wire spreading..
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#Start DRC checking..
#   number of violations = 4
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        4        4
#	Totals        4        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2858.25 (MB), peak = 3111.31 (MB)
#CELL_VIEW uart_top,init has 4 DRC violations
#Total number of DRC violations = 4
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 4
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (EMS-27) Message (NRIF-79) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRIF-67) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRIF-68) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRDR-157) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Sep 27 15:21:08 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#Start Post Route Wire Spread.
#Done with 69 horizontal wires in 1 hboxes and 47 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 3795 um.
#Total half perimeter of net bounding box = 3583 um.
#Total wire length on LAYER Metal1 = 194 um.
#Total wire length on LAYER Metal2 = 1867 um.
#Total wire length on LAYER Metal3 = 1512 um.
#Total wire length on LAYER Metal4 = 188 um.
#Total wire length on LAYER Metal5 = 14 um.
#Total wire length on LAYER Metal6 = 20 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2337
#Up-Via Summary (total 2337):
#           
#-----------------------
# Metal1           1365
# Metal2            890
# Metal3             73
# Metal4              5
# Metal5              4
#-----------------------
#                  2337 
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#Start DRC checking..
#   number of violations = 4
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        4        4
#	Totals        4        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2858.14 (MB), peak = 3111.31 (MB)
#CELL_VIEW uart_top,init has 4 DRC violations
#Total number of DRC violations = 4
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 4
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#   number of violations = 4
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        4        4
#	Totals        4        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2858.14 (MB), peak = 3111.31 (MB)
#CELL_VIEW uart_top,init has 4 DRC violations
#Total number of DRC violations = 4
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 4
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 3795 um.
#Total half perimeter of net bounding box = 3583 um.
#Total wire length on LAYER Metal1 = 194 um.
#Total wire length on LAYER Metal2 = 1867 um.
#Total wire length on LAYER Metal3 = 1512 um.
#Total wire length on LAYER Metal4 = 188 um.
#Total wire length on LAYER Metal5 = 14 um.
#Total wire length on LAYER Metal6 = 20 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2337
#Up-Via Summary (total 2337):
#           
#-----------------------
# Metal1           1365
# Metal2            890
# Metal3             73
# Metal4              5
# Metal5              4
#-----------------------
#                  2337 
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 3.28 (MB)
#Total memory = 2858.14 (MB)
#Peak memory = 3111.31 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 8.80 (MB)
#Total memory = 2855.04 (MB)
#Peak memory = 3111.31 (MB)
#Number of warnings = 85
#Total number of warnings = 145
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Sep 27 15:21:09 2024
#
#Default setup view is reset to WORST.
#Default setup view is reset to WORST.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2842.54 (MB), peak = 3111.31 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSP-365            1  Design has inst(s) with SITE '%s', but t...
WARNING   NRDR-157            25  In option '%s %s', %s is invalid and wil...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
WARNING   NRIF-67             25  In option '%s %s', %s is an unknown type...
WARNING   NRIF-68             25  Option '%s %s' did not specify a correct...
WARNING   NRIF-79             25  Wrong option value for %s <%s>, reset to...
WARNING   NRIF-90              1  Option setNanoRouteMode -route_bottom_ro...
WARNING   NRIF-91              1  Option setNanoRouteMode -route_top_routi...
*** Message Summary: 103 warning(s), 1 error(s)

<CMD> redraw
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setNanoRouteMode -quiet -drouteFixAntenna 1
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithEco 0
<CMD> setNanoRouteMode -quiet -routeWithLithoDriven 0
<CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 0
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -drouteAutoStop 0
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2842.61 (MB), peak = 3111.31 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -route_detail_auto_stop                                                  false
setNanoRouteMode -route_detail_end_iteration                                              1
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_on_grid_only                                               0
setNanoRouteMode -route_detail_post_route_litho_repair                                    false
setNanoRouteMode -route_detail_post_route_spread_wire                                     1
setNanoRouteMode -route_detail_post_route_swap_via                                        {}
setNanoRouteMode -route_detail_post_route_wire_widen_rule                                 LEFSpecialRouteSpec
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   {}
setNanoRouteMode -route_route_side                                                        front
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                41.6
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_bottom_routing_layer                                              1
setNanoRouteMode -route_ignore_antenna_top_cell_pin                                       false
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_selected_net_only                                                 false
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_top_routing_layer                                                 6
setNanoRouteMode -route_with_eco                                                          false
setNanoRouteMode -route_with_litho_driven                                                 false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            {}
setExtractRCMode -engine                                                                  preRoute
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  false
setDelayCalMode -socv_accuracy_mode                                                       low
setSIMode -separate_delta_delay_on_data                                                   true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=3501.2M, init mem=3501.2M)
TechSite Violation:	4
*info: Placed = 464            (Fixed = 60)
*info: Unplaced = 0           
Placement Density:67.25%(1500/2231)
Placement Density (including fixed std cells):68.34%(1577/2307)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3501.2M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3501.2M) ***

globalDetailRoute

#Start globalDetailRoute on Fri Sep 27 15:21:49 2024
#
#Warning: design is detail-routed. Trial route is skipped!
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=468)
#NanoRoute Version 22.14-s061_1 NR231009-1305/22_14-UB
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Total number of trivial nets (e.g. < 2 pins) = 38 (skipped).
#Total number of routable nets = 430.
#Total number of nets in the design = 468.
#430 routable nets have routed wires.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Start routing data preparation on Fri Sep 27 15:21:49 2024
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=6(Metal6)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2847.40 (MB), peak = 3111.31 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2850.06 (MB), peak = 3111.31 (MB)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#Finished routing data preparation on Fri Sep 27 15:21:51 2024
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 6.57 (MB)
#Total memory = 2850.06 (MB)
#Peak memory = 3111.31 (MB)
#
#
#Start global routing on Fri Sep 27 15:21:51 2024
#
#
#Start global routing initialization on Fri Sep 27 15:21:51 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 6.57 (MB)
#Total memory = 2850.06 (MB)
#Peak memory = 3111.31 (MB)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Start reading timing information from file .timing_file_655221.tif.gz ...
#WARNING (NRCM-25) File .timing_file_655221.tif.gz does not exist.
#WARNING (NRDB-187) Cannot open file .timing_file_655221.tif.gz.
#WARNING (NRDB-121) No slack were found on nets, SI driven not effective.
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        4        4
#	Totals        4        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2855.36 (MB), peak = 3111.31 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 3796 um.
#Total half perimeter of net bounding box = 3583 um.
#Total wire length on LAYER Metal1 = 195 um.
#Total wire length on LAYER Metal2 = 1866 um.
#Total wire length on LAYER Metal3 = 1512 um.
#Total wire length on LAYER Metal4 = 190 um.
#Total wire length on LAYER Metal5 = 14 um.
#Total wire length on LAYER Metal6 = 20 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2340
#Up-Via Summary (total 2340):
#           
#-----------------------
# Metal1           1365
# Metal2            891
# Metal3             75
# Metal4              5
# Metal5              4
#-----------------------
#                  2340 
#
#Total number of DRC violations = 4
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 4
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.29 (MB)
#Total memory = 2855.36 (MB)
#Peak memory = 3111.31 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        4        4
#	Totals        4        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2855.36 (MB), peak = 3111.31 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 3796 um.
#Total half perimeter of net bounding box = 3583 um.
#Total wire length on LAYER Metal1 = 195 um.
#Total wire length on LAYER Metal2 = 1866 um.
#Total wire length on LAYER Metal3 = 1512 um.
#Total wire length on LAYER Metal4 = 190 um.
#Total wire length on LAYER Metal5 = 14 um.
#Total wire length on LAYER Metal6 = 20 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2340
#Up-Via Summary (total 2340):
#           
#-----------------------
# Metal1           1365
# Metal2            891
# Metal3             75
# Metal4              5
# Metal5              4
#-----------------------
#                  2340 
#
#Total number of DRC violations = 4
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 4
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 3796 um.
#Total half perimeter of net bounding box = 3583 um.
#Total wire length on LAYER Metal1 = 195 um.
#Total wire length on LAYER Metal2 = 1866 um.
#Total wire length on LAYER Metal3 = 1512 um.
#Total wire length on LAYER Metal4 = 190 um.
#Total wire length on LAYER Metal5 = 14 um.
#Total wire length on LAYER Metal6 = 20 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2340
#Up-Via Summary (total 2340):
#           
#-----------------------
# Metal1           1365
# Metal2            891
# Metal3             75
# Metal4              5
# Metal5              4
#-----------------------
#                  2340 
#
#Total number of DRC violations = 4
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 4
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#Start Post Route wire spreading..
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#Start DRC checking..
#   number of violations = 4
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        4        4
#	Totals        4        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2855.29 (MB), peak = 3111.31 (MB)
#CELL_VIEW uart_top,init has 4 DRC violations
#Total number of DRC violations = 4
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 4
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (EMS-27) Message (NRIF-79) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRIF-67) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRIF-68) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRDR-157) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Sep 27 15:21:52 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#Start Post Route Wire Spread.
#Done with 7 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 3799 um.
#Total half perimeter of net bounding box = 3583 um.
#Total wire length on LAYER Metal1 = 195 um.
#Total wire length on LAYER Metal2 = 1866 um.
#Total wire length on LAYER Metal3 = 1514 um.
#Total wire length on LAYER Metal4 = 190 um.
#Total wire length on LAYER Metal5 = 14 um.
#Total wire length on LAYER Metal6 = 20 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2340
#Up-Via Summary (total 2340):
#           
#-----------------------
# Metal1           1365
# Metal2            891
# Metal3             75
# Metal4              5
# Metal5              4
#-----------------------
#                  2340 
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#Start DRC checking..
#   number of violations = 4
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        4        4
#	Totals        4        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2855.23 (MB), peak = 3111.31 (MB)
#CELL_VIEW uart_top,init has 4 DRC violations
#Total number of DRC violations = 4
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 4
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#   number of violations = 4
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        4        4
#	Totals        4        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2855.23 (MB), peak = 3111.31 (MB)
#CELL_VIEW uart_top,init has 4 DRC violations
#Total number of DRC violations = 4
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 4
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 3799 um.
#Total half perimeter of net bounding box = 3583 um.
#Total wire length on LAYER Metal1 = 195 um.
#Total wire length on LAYER Metal2 = 1866 um.
#Total wire length on LAYER Metal3 = 1514 um.
#Total wire length on LAYER Metal4 = 190 um.
#Total wire length on LAYER Metal5 = 14 um.
#Total wire length on LAYER Metal6 = 20 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2340
#Up-Via Summary (total 2340):
#           
#-----------------------
# Metal1           1365
# Metal2            891
# Metal3             75
# Metal4              5
# Metal5              4
#-----------------------
#                  2340 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.16 (MB)
#Total memory = 2855.23 (MB)
#Peak memory = 3111.31 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 9.09 (MB)
#Total memory = 2852.07 (MB)
#Peak memory = 3111.31 (MB)
#Number of warnings = 88
#Total number of warnings = 236
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Sep 27 15:21:52 2024
#
#Default setup view is reset to WORST.
#Default setup view is reset to WORST.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2850.09 (MB), peak = 3111.31 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSP-365            1  Design has inst(s) with SITE '%s', but t...
WARNING   NRDB-121             1  No slack were found on nets, SI driven n...
WARNING   NRDB-187             1  Cannot open file %s.                     
WARNING   NRCM-25              1  File %s does not exist.                  
WARNING   NRDR-157            24  In option '%s %s', %s is invalid and wil...
WARNING   NRGR-22              1  Design is already detail routed.         
WARNING   NRIF-67             24  In option '%s %s', %s is an unknown type...
WARNING   NRIF-68             24  Option '%s %s' did not specify a correct...
WARNING   NRIF-79             24  Wrong option value for %s <%s>, reset to...
*** Message Summary: 100 warning(s), 1 error(s)

<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> zoomBox -23.43050 2.05450 75.51800 51.79650
<CMD> zoomBox -10.71700 9.46800 60.77350 45.40650
<CMD> zoomBox 1.54150 17.08150 45.44600 39.15250
<CMD> zoomBox 14.79650 25.31400 28.87250 32.39000
<CMD> selectMarker 21.4000 28.3100 22.4000 30.0200 -1 12 87
<CMD> deselectAll
<CMD> selectMarker 21.4000 28.3100 22.4000 30.0200 -1 12 87
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 18.77600 27.83000 26.12450 31.52400
<CMD> zoomBox 21.86100 29.83300 22.61800 30.21350
<CMD> fit
<CMD> zoomBox 45.61 38.895 46.64 39.975
<CMD> zoomBox 44.87550 38.82700 47.40350 40.09800
<CMD> zoomBox 43.41200 38.26600 49.11200 41.13150
<CMD> zoomBox 45.56 35.275 46.58 36.355
<CMD> deselectAll
<CMD> selectInst clk_divider/inc_add_102_27_g411__7410
<CMD> gui_select -rect {45.89700 35.71400 45.96950 35.71800}
<CMD> deselectAll
<CMD> zoomBox 44.63300 35.09750 47.60650 36.59250
<CMD> zoomBox 43.81150 34.69600 48.65550 37.13100
<CMD> zoomBox 36.36 38.885 37.44 39.965
<CMD> zoomBox 36.36 35.655 37.44 36.735
<CMD> zoomBox 45.61 38.895 46.64 39.975
<CMD> zoomBox 43.45200 38.30150 48.29600 40.73650
<CMD> zoomBox 42.94500 38.11300 48.64400 40.97800
<CMD> zoomBox 41.64650 37.63100 49.53500 41.59650
<CMD> zoomBox 40.82050 37.32450 50.10150 41.99000
<CMD> zoomBox 35.78100 35.45350 53.56200 44.39200
<CMD> zoomBox 31.73150 33.95050 56.34250 46.32250
<CMD> zoomBox 22.56250 30.54700 62.63750 50.69300
<CMD> zoomBox 20.545 27.455 23.255 30.875
<CMD> selectMarker 21.4000 28.3100 22.4000 30.0200 -1 12 87
<CMD> uiSetTool move
<CMD> uiSetTool move
<CMD> editMove -dx 0.2615 -dy 0.0695
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> uiSetTool move
<CMD> fit
<CMD> fit
<CMD> zoomBox -6.01000 12.43000 54.75800 42.97850
<CMD> zoomBox 12.90750 23.62650 32.38900 33.42000
<CMD> zoomBox 16.35150 25.66500 28.31600 31.67950
<CMD> uiSetTool move
<CMD> editMove -dx 1.2605 -dy 0.15
<CMD> uiSetTool select
<CMD> fit
<CMD_INTERNAL> violationBrowserClose
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 100 -prefix uart_top_postRoute -outDir timingReports
*** timeDesign #7 [begin] () : totSession cpu/real = 0:08:37.2/1:47:19.4 (0.1), mem = 3516.0M
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
Extraction called for design 'uart_top' of instances=464 and nets=468 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_CORNER
extractDetailRC Option : -outfile /tmp/innovus_temp_655221_kc-sse-tux01.umad.umsystem.edu_sdxnz_xmrJsN/uart_top_655221_576zQj.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3495.0M)
Extracted 10.0635% (CPU Time= 0:00:00.0  MEM= 3523.0M)
Extracted 20.0602% (CPU Time= 0:00:00.0  MEM= 3551.0M)
Extracted 30.0568% (CPU Time= 0:00:00.0  MEM= 3551.0M)
Extracted 40.0535% (CPU Time= 0:00:00.0  MEM= 3551.0M)
Extracted 50.0502% (CPU Time= 0:00:00.0  MEM= 3551.0M)
Extracted 60.0468% (CPU Time= 0:00:00.0  MEM= 3551.0M)
Extracted 70.0435% (CPU Time= 0:00:00.0  MEM= 3551.0M)
Extracted 80.0401% (CPU Time= 0:00:00.1  MEM= 3551.0M)
Extracted 90.0368% (CPU Time= 0:00:00.1  MEM= 3551.0M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 3551.0M)
Number of Extracted Resistors     : 5516
Number of Extracted Ground Cap.   : 5687
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3527.016M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=3523.59 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3540.12)
*** Calculating scaling factor for SLOW libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 421
End delay calculation. (MEM=3892.9 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3892.9 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:08:38 mem=3884.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.134  | 39.134  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   32    |   32    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     45 (45)      |   -0.021   |     53 (53)      |
|   max_tran     |     45 (45)      |   -0.191   |     53 (53)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.259%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.94 sec
Total Real time: 1.0 sec
Total Memory Usage: 3844.054688 Mbytes
*** timeDesign #7 [finish] () : cpu/real = 0:00:00.9/0:00:01.3 (0.7), totSession cpu/real = 0:08:38.1/1:47:20.7 (0.1), mem = 3844.1M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 100 -prefix uart_top_postRoute -outDir timingReports
*** timeDesign #8 [begin] () : totSession cpu/real = 0:08:38.6/1:47:35.5 (0.1), mem = 3854.7M
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3847.7)
*** Calculating scaling factor for FAST libraries using the default operating condition of each library.
Total number of fetched objects 421
End delay calculation. (MEM=3889.4 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3889.4 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:08:39 mem=3889.4M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 BEST 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.036  | -0.036  |  0.000  |
|           TNS (ns):| -0.056  | -0.056  |  0.000  |
|    Violating Paths:|    8    |    8    |    0    |
|          All Paths:|   32    |   32    |    0    |
+--------------------+---------+---------+---------+

Density: 67.259%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.46 sec
Total Real time: 0.0 sec
Total Memory Usage: 3809.882812 Mbytes
*** timeDesign #8 [finish] () : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:08:39.0/1:47:36.0 (0.1), mem = 3809.9M
<CMD> saveDesign uart_postroute.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
% Begin save design ... (date=09/27 15:32:47, mem=2857.4M)
% Begin Save ccopt configuration ... (date=09/27 15:32:47, mem=2857.4M)
% End Save ccopt configuration ... (date=09/27 15:32:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2857.9M, current mem=2857.9M)
% Begin Save netlist data ... (date=09/27 15:32:47, mem=2857.9M)
Writing Binary DB to uart_postroute.enc.dat/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/27 15:32:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2857.9M, current mem=2857.9M)
Saving symbol-table file ...
Saving congestion map file uart_postroute.enc.dat/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=09/27 15:32:47, mem=2857.9M)
Saving AAE Data ...
% End Save AAE data ... (date=09/27 15:32:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2858.9M, current mem=2858.9M)
Saving preference file uart_postroute.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/27 15:32:47, mem=2859.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/27 15:32:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2859.4M, current mem=2859.4M)
Saving PG file uart_postroute.enc.dat/uart_top.pg.gz, version#2, (Created by Innovus v22.14-s061_1 on Fri Sep 27 15:32:47 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3819.0M) ***
Saving Drc markers ...
... 8 markers are saved ...
... 4 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=09/27 15:32:47, mem=2859.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=09/27 15:32:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2859.4M, current mem=2859.4M)
% Begin Save routing data ... (date=09/27 15:32:47, mem=2859.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3819.0M) ***
% End Save routing data ... (date=09/27 15:32:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2859.5M, current mem=2859.5M)
Saving property file uart_postroute.enc.dat/uart_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3822.0M) ***
#Saving pin access data to file uart_postroute.enc.dat/uart_top.apa ...
#
% Begin Save power constraints data ... (date=09/27 15:32:48, mem=2859.6M)
% End Save power constraints data ... (date=09/27 15:32:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2859.6M, current mem=2859.6M)
RC_CORNER rc_corner
RC_CORNER rc_corner
RC_CORNER rc_corner
RC_CORNER rc_corner
RC_CORNER rc_corner
Generated self-contained design uart_postroute.enc.dat
SLOW fast slow FAST
RC_CORNER rc_corner
constraint CONSTRAINTS
../synthesis/outputs/uart_sdc.sdc
../synthesis/outputs/uart_sdc.sdc
% End save design ... (date=09/27 15:32:48, total cpu=0:00:01.0, real=0:00:01.0, peak res=2859.9M, current mem=2859.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> deselectAll
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> getCTSMode -obs_engine -quiet
<CMD> verifyConnectivity -type all -geomConnect -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Sep 27 15:34:08 2024

Design Name: uart_top
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (53.4000, 53.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Sep 27 15:34:08 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> setDelayCalMode -engine default -siAware true
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2862.7M, totSessionCpu=0:08:47 **
*** optDesign #1 [begin] () : totSession cpu/real = 0:08:46.8/1:50:37.3 (0.1), mem = 3819.6M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:08:46.8/1:50:37.3 (0.1), mem = 3819.6M
**INFO: User settings:
setNanoRouteMode -route_detail_auto_stop                                                  false
setNanoRouteMode -route_detail_end_iteration                                              1
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_on_grid_only                                               0
setNanoRouteMode -route_detail_post_route_litho_repair                                    false
setNanoRouteMode -route_detail_post_route_spread_wire                                     1
setNanoRouteMode -route_detail_post_route_swap_via                                        {}
setNanoRouteMode -route_detail_post_route_wire_widen_rule                                 LEFSpecialRouteSpec
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   {}
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                41.6
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  true
setNanoRouteMode -route_bottom_routing_layer                                              1
setNanoRouteMode -route_ignore_antenna_top_cell_pin                                       false
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_selected_net_only                                                 false
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_top_routing_layer                                                 6
setNanoRouteMode -route_with_eco                                                          false
setNanoRouteMode -route_with_litho_driven                                                 false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            {}
setExtractRCMode -coupled                                                                 false
setExtractRCMode -engine                                                                  postRoute
setUsefulSkewMode -opt_skew_eco_route                                                     false
setUsefulSkewMode -opt_skew_max_allowed_delay                                             1
setUsefulSkewMode -opt_skew_no_boundary                                                   false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  true
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { WORST }
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { WORST}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { WORST}
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv_fix_max_cap                                                           true
setOptMode -opt_drv                                                                       true
setOptMode -opt_fix_fanout_load                                                           true
setOptMode -opt_drv_fix_max_tran                                                          true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -maxRouteLayer                                                               4
setPlaceMode -place_design_floorplan_mode                                                 false
setPlaceMode -place_detail_check_route                                                    false
setPlaceMode -place_detail_preserve_routing                                               true
setPlaceMode -place_detail_remove_affected_routing                                        false
setPlaceMode -place_detail_swap_eeq_cells                                                 false
setPlaceMode -place_global_clock_gate_aware                                               true
setPlaceMode -place_global_cong_effort                                                    auto
setPlaceMode -place_global_ignore_scan                                                    true
setPlaceMode -place_global_ignore_spare                                                   false
setPlaceMode -place_global_module_aware_spare                                             false
setPlaceMode -place_global_place_io_pins                                                  true
setPlaceMode -place_global_reorder_scan                                                   true
setPlaceMode -powerDriven                                                                 false
setPlaceMode -timingDriven                                                                true
setAnalysisMode -analysisType                                                             bcwc
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true
setAnalysisMode -virtualIPO                                                               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
Info: Using Genus executable '/public/software/cadence/2024/DDI221/bin/genus'.
      Genus workers will not check out additional licenses.
-lefTechFileMap {}                         # string, default=""
**optDesign ... cpu = 0:00:01, real = 0:00:17, mem = 2888.6M, totSessionCpu=0:08:47 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=3852.7M, init mem=3852.7M)
TechSite Violation:	4
*info: Placed = 464            (Fixed = 60)
*info: Unplaced = 0           
Placement Density:67.25%(1500/2231)
Placement Density (including fixed std cells):68.34%(1577/2307)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3852.7M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
#optDebug: { P: 90 W: 8201 FE: standard PE: none LDR: 1}

**ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.

AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'uart_top' of instances=464 and nets=468 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_CORNER
extractDetailRC Option : -outfile /tmp/innovus_temp_655221_kc-sse-tux01.umad.umsystem.edu_sdxnz_xmrJsN/uart_top_655221_576zQj.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3846.7M)
Extracted 10.0635% (CPU Time= 0:00:00.0  MEM= 3866.7M)
Extracted 20.0602% (CPU Time= 0:00:00.0  MEM= 3890.7M)
Extracted 30.0568% (CPU Time= 0:00:00.0  MEM= 3890.7M)
Extracted 40.0535% (CPU Time= 0:00:00.0  MEM= 3890.7M)
Extracted 50.0502% (CPU Time= 0:00:00.0  MEM= 3890.7M)
Extracted 60.0468% (CPU Time= 0:00:00.0  MEM= 3890.7M)
Extracted 70.0435% (CPU Time= 0:00:00.0  MEM= 3890.7M)
Extracted 80.0401% (CPU Time= 0:00:00.0  MEM= 3890.7M)
Extracted 90.0368% (CPU Time= 0:00:00.0  MEM= 3890.7M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 3890.7M)
Number of Extracted Resistors     : 5516
Number of Extracted Ground Cap.   : 5687
Number of Extracted Coupling Cap. : 6720
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_CORNER
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3866.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3874.680M)
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3886.2)
*** Calculating scaling factor for SLOW libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 421
AAE_INFO-618: Total number of nets in the design is 468,  90.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3911.89 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3911.89 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3911.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3911.9M)
Starting SI iteration 2
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3830.89)
Total number of fetched objects 421
AAE_INFO-618: Total number of nets in the design is 468,  22.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3886.58 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3886.58 CPU=0:00:00.0 REAL=0:00:00.0)
Info: final physical memory for 2 CRR processes is 834.45MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.7/0:00:23.2 (0.1), totSession cpu/real = 0:08:48.5/1:51:00.6 (0.1), mem = 3886.6M
*** optDesign #1 [finish] () : cpu/real = 0:00:01.7/0:00:23.2 (0.1), totSession cpu/real = 0:08:48.5/1:51:00.6 (0.1), mem = 3886.6M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2899.5M, totSessionCpu=0:08:50 **
*** optDesign #2 [begin] () : totSession cpu/real = 0:08:49.8/1:51:32.8 (0.1), mem = 3825.6M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:08:49.8/1:51:32.8 (0.1), mem = 3825.6M
**INFO: User settings:
setNanoRouteMode -route_detail_auto_stop                                                  false
setNanoRouteMode -route_detail_end_iteration                                              1
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_on_grid_only                                               0
setNanoRouteMode -route_detail_post_route_litho_repair                                    false
setNanoRouteMode -route_detail_post_route_spread_wire                                     1
setNanoRouteMode -route_detail_post_route_swap_via                                        {}
setNanoRouteMode -route_detail_post_route_wire_widen_rule                                 LEFSpecialRouteSpec
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   {}
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                41.6
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  true
setNanoRouteMode -route_bottom_routing_layer                                              1
setNanoRouteMode -route_ignore_antenna_top_cell_pin                                       false
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_selected_net_only                                                 false
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_top_routing_layer                                                 6
setNanoRouteMode -route_with_eco                                                          false
setNanoRouteMode -route_with_litho_driven                                                 false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            {}
setExtractRCMode -coupled                                                                 true
setExtractRCMode -engine                                                                  postRoute
setUsefulSkewMode -opt_skew_eco_route                                                     false
setUsefulSkewMode -opt_skew_max_allowed_delay                                             1
setUsefulSkewMode -opt_skew_no_boundary                                                   false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  true
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { WORST }
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { WORST}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { WORST}
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv_fix_max_cap                                                           true
setOptMode -opt_drv                                                                       true
setOptMode -opt_fix_fanout_load                                                           true
setOptMode -opt_drv_fix_max_tran                                                          true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -maxRouteLayer                                                               4
setPlaceMode -place_design_floorplan_mode                                                 false
setPlaceMode -place_detail_check_route                                                    false
setPlaceMode -place_detail_preserve_routing                                               true
setPlaceMode -place_detail_remove_affected_routing                                        false
setPlaceMode -place_detail_swap_eeq_cells                                                 false
setPlaceMode -place_global_clock_gate_aware                                               true
setPlaceMode -place_global_cong_effort                                                    auto
setPlaceMode -place_global_ignore_scan                                                    true
setPlaceMode -place_global_ignore_spare                                                   false
setPlaceMode -place_global_module_aware_spare                                             false
setPlaceMode -place_global_place_io_pins                                                  true
setPlaceMode -place_global_reorder_scan                                                   true
setPlaceMode -powerDriven                                                                 false
setPlaceMode -timingDriven                                                                true
setAnalysisMode -analysisType                                                             bcwc
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true
setAnalysisMode -virtualIPO                                                               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
Info: Using Genus executable '/public/software/cadence/2024/DDI221/bin/genus'.
      Genus workers will not check out additional licenses.
-lefTechFileMap {}                         # string, default=""
**optDesign ... cpu = 0:00:01, real = 0:00:17, mem = 2907.9M, totSessionCpu=0:08:50 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=3851.6M, init mem=3851.6M)
TechSite Violation:	4
*info: Placed = 464            (Fixed = 60)
*info: Unplaced = 0           
Placement Density:67.25%(1500/2231)
Placement Density (including fixed std cells):68.34%(1577/2307)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3851.6M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
#optDebug: { P: 90 W: 1201 FE: standard PE: none LDR: 1}

**ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.

Info: final physical memory for 2 CRR processes is 830.48MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.9/0:00:23.2 (0.0), totSession cpu/real = 0:08:50.6/1:51:56.0 (0.1), mem = 3851.6M
*** optDesign #2 [finish] () : cpu/real = 0:00:00.9/0:00:23.2 (0.0), totSession cpu/real = 0:08:50.6/1:51:56.0 (0.1), mem = 3851.6M
<CMD> getNanoRouteMode -quiet -routeWithTimingDriven
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix true
<CMD> report_power
env CDS_WORKAREA is set to /home/sdxnz/Physical_Design_Personal/URAT_Design/Cadence-RTL-to-GDSII-Flow/UART_design_database_45nm/physical_design

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: WORST.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2921.56MB/5391.94MB/2984.18MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2921.56MB/5391.94MB/2984.18MB)

Begin Processing Timing Window Data for Power Calculation

clk_230400(23.04MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2921.79MB/5391.94MB/2984.18MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2921.79MB/5391.94MB/2984.18MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT)
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT): 10%
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT): 20%
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT): 30%
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT): 40%
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT): 50%
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT): 60%
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT): 70%
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT): 80%
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT): 90%

Finished Levelizing
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT)

Starting Activity Propagation
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT): 10%
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT): 20%

Finished Activity Propagation
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2921.79MB/5391.94MB/2984.18MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT)
 ... Calculating switching power
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT): 10%
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT): 20%
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT): 30%
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT): 40%
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT): 50%
 ... Calculating internal and leakage power
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT): 60%
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT): 70%
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT): 80%
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT): 90%

Finished Calculating power
2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2923.48MB/5391.94MB/2984.18MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2923.48MB/5391.94MB/2984.18MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2923.48MB/5391.94MB/2984.18MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2923.48MB/5391.94MB/2984.18MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2923.48MB/5391.94MB/2984.18MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 22.14-s061_1 (64bit) 10/18/2023 11:21 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Sep-27 15:36:53 (2024-Sep-27 20:36:53 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: uart_top
*
*	Liberty Libraries used:
*	        WORST: ../lib/slow_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00599536 	   15.3171%
Total Switching Power:       0.03309181 	   84.5440%
Total Leakage Power:         0.00005437 	    0.1389%
Total Power:                 0.03914154
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.002478   0.0005044   1.214e-05    0.002995       7.651
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                   0.003191     0.03225    4.18e-05     0.03549       90.66
Clock (Combinational)          0.0003265   0.0003345   4.331e-07   0.0006614        1.69
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.005995     0.03309   5.437e-05     0.03914         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9   0.005995     0.03309   5.437e-05     0.03914         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk_230400                     0.0003265   0.0003345   4.331e-07   0.0006614        1.69
-----------------------------------------------------------------------------------------
Total                          0.0003265   0.0003345   4.331e-07   0.0006614        1.69
-----------------------------------------------------------------------------------------
Clock: clk_230400
Clock Period: 0.043403 usec 
Clock Toggle Rate:    46.0800 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:    uart/recver/g107__6260 (TBUFX20):        0.0006841
*              Highest Leakage Power:    uart/recver/g108__2346 (TBUFX20):        7.058e-07
*                Total Cap:      2.05196e-11 F
*                Total instances in design:   408
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2923.48MB/5391.94MB/2984.18MB)

clk_230400 clk_230400
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL4 -prefix FILLER -fitGap
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**Info: (IMPSP-2055): Transparent Filler Flow is OFF !

INFO: No filler could be restored
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 451 filler insts (cell FILL4 / prefix FILLER).
*INFO: Total 451 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 451 new insts, *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL1 -prefix FILLER -fitGap
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**Info: (IMPSP-2055): Transparent Filler Flow is OFF !

INFO: No filler could be restored
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 332 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 332 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 332 new insts, <CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> verifyConnectivity -type all -geomLoop -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Sep 27 15:40:54 2024

Design Name: uart_top
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (53.4000, 53.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Sep 27 15:40:54 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> getCTSMode -obs_engine -quiet
<CMD> verifyEndCap -tripleWell -wrongLocation -error 1000

******Begin verifyEndCap******
**ERROR: (IMPVFW-405):	There is no specified end cap cell type for verifyEndCap. Use setEndCapMode to specify the end cap cell types.
******End verifyEndCap******
**WARN: (IMPVFW-5):	verifyEndCap is not completed.
<CMD> verifyEndCap -tripleWell -wrongLocation -error 1000

******Begin verifyEndCap******
**ERROR: (IMPVFW-405):	There is no specified end cap cell type for verifyEndCap. Use setEndCapMode to specify the end cap cell types.
******End verifyEndCap******
**WARN: (IMPVFW-5):	verifyEndCap is not completed.
<CMD> verifyEndCap -tripleWell -wrongLocation -row 5 -error 1000

******Begin verifyEndCap******
**WARN: (IMPVFW-15):	Ignore check unexisted row "5".
**ERROR: (IMPVFW-16):	VerifyEndCap failed for invalid row setting.
******End verifyEndCap******
**WARN: (IMPVFW-5):	verifyEndCap is not completed.
<CMD> setMetalFill -layer Metal1 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal2 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal3 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal4 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal5 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal6 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal7 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal8 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal9 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal10 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal11 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> verifyMetalDensity -report uart_top.density.rpt -detailed -saveToDB

******** Start: VERIFY DENSITY ********
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "Metal1".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."Metal1".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "Metal1".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."Metal1".
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "Metal2".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."Metal2".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "Metal2".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."Metal2".
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "Metal3".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."Metal3".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "Metal3".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."Metal3".
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "Metal4".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."Metal4".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "Metal4".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."Metal4".
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "Metal5".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."Metal5".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "Metal5".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."Metal5".
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "Metal6".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."Metal6".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "Metal6".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."Metal6".
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "Metal7".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."Metal7".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "Metal7".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."Metal7".
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "Metal8".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."Metal8".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "Metal8".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."Metal8".
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "Metal9".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."Metal9".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "Metal9".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."Metal9".
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "Metal10".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."Metal10".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "Metal10".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."Metal10".
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "Metal11".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."Metal11".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "Metal11".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."Metal11".
Density calculation ...... Slot :   1 of   1

Densities of non-overlapping windows have been saved in FE DB.

A total of 11 density violation(s).
Windows < Min. Density = 11
Windows > Max. Density = 0
Windows < Min. Union. Density = 0
Windows > Max. Union. Density = 0

******** End: VERIFY DENSITY ********
VMD: elapsed time: 0.00
     (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> gui_select -rect {29.39500 53.06000 34.78500 52.01000}
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report uart_top.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report uart_top.drc.rpt                # string, default="", user setting
 *** Starting Verify DRC (MEM: 3847.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 4 Viols.

 Violation Summary By Layer and Type:

	          Short   Totals
	Metal2        4        4
	Totals        4        4

 *** End Verify DRC (CPU TIME: 0:00:00.1  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> verifyPowerVia -report {} -layerRange {{} {}}
**ERROR: (VOLTUS-1007):	***ERROR: layer  does not exist!.
<CMD> verifyPowerVia -report via_verification_report -layerRange {11 1}

******** Start: VERIFY POWER VIA ********
Start Time: Fri Sep 27 15:45:27 2024

Check Layer Range from Metal11 to Metal1.
Check all 2 Power/Ground nets
*** Checking Net VDD
*** Checking Net VSS
Actually Checked 2 Power/Ground nets with physical connectivity

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Sep 27 15:45:27 2024
******** End: VERIFY POWER VIA ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> selectObject Module uart
<CMD> zoomBox -47.42750 -21.70500 142.12700 73.58500
<CMD> deselectAll
<CMD> selectObject Module clk_divider
<CMD> deselectAll
<CMD> selectObject Module uart
<CMD> setLayerPreference groupmain_Congestion -isVisible 1
<CMD> setDrawView place
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> fit
<CMD> setLayerPreference metalDensityMap -isVisible 0
<CMD> setLayerPreference timingMap -isVisible 0
<CMD> setLayerPreference pinDensityMap -isVisible 0
<CMD> setLayerPreference densityMap -isVisible 0
<CMD> setLayerPreference densityMap -isVisible 1
<CMD> setLayerPreference densityMap -isVisible 0
<CMD> setLayerPreference powerDensity -isVisible 0
<CMD> setLayerPreference groupmain_Congestion -isVisible 0
<CMD> setLayerPreference groupmain_Congestion -isVisible 1
<CMD> setLayerPreference groupmain_Congestion -isVisible 0
<CMD> setLayerPreference groupmain_Congestion -isVisible 1
<CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference node_route -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference node_route -isVisible 1
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference Metal7 -isVisible 0
<CMD> setLayerPreference Metal8 -isVisible 0
<CMD> setLayerPreference Metal9 -isVisible 0
<CMD> setLayerPreference Metal11 -isVisible 0
<CMD> setLayerPreference Bondpad -isVisible 0
<CMD> setLayerPreference Metal10 -isVisible 0
invalid command name "get_nets_from_violations"
<CMD> verify_drc -error 1000000000

Usage: verify_drc [-help] [-area {{lx1 ly1 ux1 uy1} {lx2 ly2 ux2 uy2}...}] [-check_illegal_trim_shapes] [-check_ndr_spacing {true | false | auto}]
                  [-check_only {all | regular | special | selected_net | selected | cell | default}] [-check_reverse] [-check_routing_halo] [-check_same_via_cell] [-check_short_only] [-check_trim_length]
                  [-check_uncolored] [-enable_post_passive_fill_check] [-exclude_pg_net] [-ignore_fill_wire] [-ignore_trial_route] [-layer_range {layer1 [layer2]}] [-limit <max_error>] [-report <file_name>]
                  [-view_window]

**ERROR: (IMPTCM-48):	"-error" is not a legal option for command "verify_drc". Either the current option or an option prior to it is not specified correctly.

**WARN: (IMPSPR-320):	Command "editDeleteViolations" is obsolete and will be removed in future releases. Use "editDelete -regular_wire_with_drc" instead. You should update "editDeleteViolations" to "editDelete -regular_wire_with_drc" in your script.
<CMD> editDelete -regular_wire_with_drc
<CMD> routeDesign
% Begin routeDesign (date=09/27 16:02:51, mem=2954.2M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2950.30 (MB), peak = 3111.31 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -route_detail_auto_stop                                                  false
setNanoRouteMode -route_detail_end_iteration                                              1
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_on_grid_only                                               0
setNanoRouteMode -route_detail_post_route_litho_repair                                    false
setNanoRouteMode -route_detail_post_route_spread_wire                                     1
setNanoRouteMode -route_detail_post_route_swap_via                                        {}
setNanoRouteMode -route_detail_post_route_wire_widen_rule                                 LEFSpecialRouteSpec
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   {}
setNanoRouteMode -route_route_side                                                        front
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                41.6
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  true
setNanoRouteMode -route_bottom_routing_layer                                              1
setNanoRouteMode -route_ignore_antenna_top_cell_pin                                       false
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_selected_net_only                                                 false
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_top_routing_layer                                                 6
setNanoRouteMode -route_with_eco                                                          false
setNanoRouteMode -route_with_litho_driven                                                 false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            true
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            {}
setExtractRCMode -coupled                                                                 true
setExtractRCMode -engine                                                                  postRoute
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  true
setDelayCalMode -socv_accuracy_mode                                                       low
setSIMode -separate_delta_delay_on_data                                                   true

#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=3837.5M, init mem=3837.5M)
TechSite Violation:	4
*info: Placed = 1247           (Fixed = 60)
*info: Unplaced = 0           
Placement Density:100.00%(2231/2231)
Placement Density (including fixed std cells):100.00%(2307/2307)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3837.5M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3837.5M) ***
#Start route 5 clock and analog nets...
% Begin globalDetailRoute (date=09/27 16:02:51, mem=2950.4M)

globalDetailRoute

#Start globalDetailRoute on Fri Sep 27 16:02:51 2024
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#num needed restored net=463
#need_extraction net=0 (total=468)
#NanoRoute Version 22.14-s061_1 NR231009-1305/22_14-UB
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Total number of trivial nets (e.g. < 2 pins) = 38 (skipped).
#Total number of nets with skipped attribute = 425 (skipped).
#Total number of routable nets = 5.
#Total number of nets in the design = 468.
#2 routable nets do not have any wires.
#3 routable nets have routed wires.
#425 skipped nets have only detail routed wires.
#2 nets will be global routed.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#3 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Start routing data preparation on Fri Sep 27 16:02:51 2024
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=6(Metal6)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2951.85 (MB), peak = 3111.31 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2954.52 (MB), peak = 3111.31 (MB)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Sep 27 16:02:54 2024
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 6.57 (MB)
#Total memory = 2954.52 (MB)
#Peak memory = 3111.31 (MB)
#
#
#Start global routing on Fri Sep 27 16:02:54 2024
#
#
#Start global routing initialization on Fri Sep 27 16:02:54 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Sep 27 16:02:54 2024
#
#Start routing resource analysis on Fri Sep 27 16:02:54 2024
#
#Routing resource analysis is done on Fri Sep 27 16:02:54 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H          81         199         361    50.42%
#  Metal2         V         153         114         361     0.00%
#  Metal3         H         219          61         361     0.00%
#  Metal4         V         246          21         361     0.00%
#  Metal5         H         271           9         361     0.00%
#  Metal6         V         252          15         361     0.00%
#  --------------------------------------------------------------
#  Total                   1224      25.22%        2166     8.40%
#
#  5 nets (1.07%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Sep 27 16:02:54 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2954.52 (MB), peak = 3111.31 (MB)
#
#
#Global routing initialization is done on Fri Sep 27 16:02:54 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2954.52 (MB), peak = 3111.31 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2949.25 (MB), peak = 3145.46 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2949.25 (MB), peak = 3145.46 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 38 (skipped).
#Total number of nets with skipped attribute = 425 (skipped).
#Total number of routable nets = 5.
#Total number of nets in the design = 468.
#
#5 routable nets have routed wires.
#425 skipped nets have only detail routed wires.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#3 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  2               0  
#------------------------------------------------
#        Total                  2               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  5             425  
#------------------------------------------------
#        Total                  5             425  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        1(0.28%)   (0.28%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.05%)   (0.05%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.05% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 138 um.
#Total half perimeter of net bounding box = 104 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 7 um.
#Total wire length on LAYER Metal3 = 79 um.
#Total wire length on LAYER Metal4 = 52 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 101
#Up-Via Summary (total 101):
#           
#-----------------------
# Metal1             41
# Metal2             36
# Metal3             24
#-----------------------
#                   101 
#
#Total number of involved priority nets 2
#Maximum src to sink distance for priority net 23.6
#Average of max src_to_sink distance for priority net 22.3
#Average of ave src_to_sink distance for priority net 11.5
#Max overcon = 1 tracks.
#Total overcon = 0.05%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -5.74 (MB)
#Total memory = 2948.78 (MB)
#Peak memory = 3145.46 (MB)
#
#Finished global routing on Fri Sep 27 16:02:54 2024
#
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2948.78 (MB), peak = 3145.46 (MB)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Start Track Assignment.
#Done with 9 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 137 um.
#Total half perimeter of net bounding box = 104 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 7 um.
#Total wire length on LAYER Metal3 = 80 um.
#Total wire length on LAYER Metal4 = 50 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 101
#Up-Via Summary (total 101):
#           
#-----------------------
# Metal1             41
# Metal2             36
# Metal3             24
#-----------------------
#                   101 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2948.79 (MB), peak = 3145.46 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.83 (MB)
#Total memory = 2948.79 (MB)
#Peak memory = 3145.46 (MB)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 44.44% required routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2952.30 (MB), peak = 3145.46 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 146 um.
#Total half perimeter of net bounding box = 104 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 11 um.
#Total wire length on LAYER Metal3 = 83 um.
#Total wire length on LAYER Metal4 = 53 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 113
#Up-Via Summary (total 113):
#           
#-----------------------
# Metal1             40
# Metal2             40
# Metal3             33
#-----------------------
#                   113 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.51 (MB)
#Total memory = 2952.30 (MB)
#Peak memory = 3145.46 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2950.05 (MB), peak = 3145.46 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 146 um.
#Total half perimeter of net bounding box = 104 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 11 um.
#Total wire length on LAYER Metal3 = 83 um.
#Total wire length on LAYER Metal4 = 53 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 113
#Up-Via Summary (total 113):
#           
#-----------------------
# Metal1             40
# Metal2             40
# Metal3             33
#-----------------------
#                   113 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 146 um.
#Total half perimeter of net bounding box = 104 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 11 um.
#Total wire length on LAYER Metal3 = 83 um.
#Total wire length on LAYER Metal4 = 53 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 113
#Up-Via Summary (total 113):
#           
#-----------------------
# Metal1             40
# Metal2             40
# Metal3             33
#-----------------------
#                   113 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.26 (MB)
#Total memory = 2950.05 (MB)
#Peak memory = 3145.46 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -35.67 (MB)
#Total memory = 2914.74 (MB)
#Peak memory = 3145.46 (MB)
#Number of warnings = 60
#Total number of warnings = 306
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Sep 27 16:02:55 2024
#
% End globalDetailRoute (date=09/27 16:02:55, total cpu=0:00:03.5, real=0:00:04.0, peak res=3145.5M, current mem=2912.8M)
% Begin globalDetailRoute (date=09/27 16:02:55, mem=2912.8M)

globalDetailRoute

#Start globalDetailRoute on Fri Sep 27 16:02:55 2024
#
#Warning: design is detail-routed. Trial route is skipped!
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=468)
#NanoRoute Version 22.14-s061_1 NR231009-1305/22_14-UB
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Total number of trivial nets (e.g. < 2 pins) = 38 (skipped).
#Total number of routable nets = 430.
#Total number of nets in the design = 468.
#4 routable nets do not have any wires.
#426 routable nets have routed wires.
#4 nets will be global routed.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Start routing data preparation on Fri Sep 27 16:02:55 2024
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=6(Metal6)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2916.08 (MB), peak = 3145.46 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2918.75 (MB), peak = 3145.46 (MB)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Sep 27 16:02:55 2024
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.50 (MB)
#Total memory = 2918.75 (MB)
#Peak memory = 3145.46 (MB)
#
#
#Start global routing on Fri Sep 27 16:02:55 2024
#
#
#Start global routing initialization on Fri Sep 27 16:02:55 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Sep 27 16:02:55 2024
#
#Start routing resource analysis on Fri Sep 27 16:02:55 2024
#
#Routing resource analysis is done on Fri Sep 27 16:02:55 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H          81         199         361    50.42%
#  Metal2         V         153         114         361     0.00%
#  Metal3         H         218          62         361     0.00%
#  Metal4         V         245          22         361     0.00%
#  Metal5         H         271           9         361     0.00%
#  Metal6         V         252          15         361     0.00%
#  --------------------------------------------------------------
#  Total                   1221      25.41%        2166     8.40%
#
#  5 nets (1.07%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Sep 27 16:02:55 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2918.75 (MB), peak = 3145.46 (MB)
#
#
#Global routing initialization is done on Fri Sep 27 16:02:55 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2918.75 (MB), peak = 3145.46 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2920.24 (MB), peak = 3145.46 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2920.24 (MB), peak = 3145.46 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 38 (skipped).
#Total number of routable nets = 430.
#Total number of nets in the design = 468.
#
#430 routable nets have routed wires.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               4  
#-----------------------------
#        Total               4  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  5             425  
#------------------------------------------------
#        Total                  5             425  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        3(0.83%)   (0.83%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      3(0.15%)   (0.15%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.15% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 3793 um.
#Total half perimeter of net bounding box = 3583 um.
#Total wire length on LAYER Metal1 = 195 um.
#Total wire length on LAYER Metal2 = 1827 um.
#Total wire length on LAYER Metal3 = 1515 um.
#Total wire length on LAYER Metal4 = 223 um.
#Total wire length on LAYER Metal5 = 14 um.
#Total wire length on LAYER Metal6 = 20 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2353
#Up-Via Summary (total 2353):
#           
#-----------------------
# Metal1           1365
# Metal2            884
# Metal3             95
# Metal4              5
# Metal5              4
#-----------------------
#                  2353 
#
#Max overcon = 1 tracks.
#Total overcon = 0.15%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 1.54 (MB)
#Total memory = 2920.29 (MB)
#Peak memory = 3145.46 (MB)
#
#Finished global routing on Fri Sep 27 16:02:56 2024
#
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2920.29 (MB), peak = 3145.46 (MB)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Start Track Assignment.
#Done with 5 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2         5.10 	  0.00%  	  0.00% 	  0.00%
# Metal3        18.04 	  0.00%  	  0.00% 	  0.00%
# Metal4         5.02 	  0.00%  	  0.00% 	  0.00%
# Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All          28.16  	  0.00% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 3789 um.
#Total half perimeter of net bounding box = 3583 um.
#Total wire length on LAYER Metal1 = 195 um.
#Total wire length on LAYER Metal2 = 1826 um.
#Total wire length on LAYER Metal3 = 1512 um.
#Total wire length on LAYER Metal4 = 222 um.
#Total wire length on LAYER Metal5 = 14 um.
#Total wire length on LAYER Metal6 = 20 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2353
#Up-Via Summary (total 2353):
#           
#-----------------------
# Metal1           1365
# Metal2            884
# Metal3             95
# Metal4              5
# Metal5              4
#-----------------------
#                  2353 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2920.36 (MB), peak = 3145.46 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.11 (MB)
#Total memory = 2920.36 (MB)
#Peak memory = 3145.46 (MB)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Start reading timing information from file .timing_file_655221.tif.gz ...
#WARNING (NRCM-25) File .timing_file_655221.tif.gz does not exist.
#WARNING (NRDB-187) Cannot open file .timing_file_655221.tif.gz.
#WARNING (NRDB-121) No slack were found on nets, SI driven not effective.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2922.03 (MB), peak = 3145.46 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 3789 um.
#Total half perimeter of net bounding box = 3583 um.
#Total wire length on LAYER Metal1 = 195 um.
#Total wire length on LAYER Metal2 = 1833 um.
#Total wire length on LAYER Metal3 = 1510 um.
#Total wire length on LAYER Metal4 = 217 um.
#Total wire length on LAYER Metal5 = 14 um.
#Total wire length on LAYER Metal6 = 20 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2353
#Up-Via Summary (total 2353):
#           
#-----------------------
# Metal1           1365
# Metal2            886
# Metal3             93
# Metal4              5
# Metal5              4
#-----------------------
#                  2353 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.67 (MB)
#Total memory = 2922.03 (MB)
#Peak memory = 3145.46 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2921.79 (MB), peak = 3145.46 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 3789 um.
#Total half perimeter of net bounding box = 3583 um.
#Total wire length on LAYER Metal1 = 195 um.
#Total wire length on LAYER Metal2 = 1833 um.
#Total wire length on LAYER Metal3 = 1510 um.
#Total wire length on LAYER Metal4 = 217 um.
#Total wire length on LAYER Metal5 = 14 um.
#Total wire length on LAYER Metal6 = 20 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2353
#Up-Via Summary (total 2353):
#           
#-----------------------
# Metal1           1365
# Metal2            886
# Metal3             93
# Metal4              5
# Metal5              4
#-----------------------
#                  2353 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 3789 um.
#Total half perimeter of net bounding box = 3583 um.
#Total wire length on LAYER Metal1 = 195 um.
#Total wire length on LAYER Metal2 = 1833 um.
#Total wire length on LAYER Metal3 = 1510 um.
#Total wire length on LAYER Metal4 = 217 um.
#Total wire length on LAYER Metal5 = 14 um.
#Total wire length on LAYER Metal6 = 20 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2353
#Up-Via Summary (total 2353):
#           
#-----------------------
# Metal1           1365
# Metal2            886
# Metal3             93
# Metal4              5
# Metal5              4
#-----------------------
#                  2353 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#Start Post Route wire spreading..
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2922.16 (MB), peak = 3145.46 (MB)
#CELL_VIEW uart_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (EMS-27) Message (NRIF-79) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRIF-67) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRIF-68) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRDR-157) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Sep 27 16:02:57 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#Start Post Route Wire Spread.
#Done with 5 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 3790 um.
#Total half perimeter of net bounding box = 3583 um.
#Total wire length on LAYER Metal1 = 195 um.
#Total wire length on LAYER Metal2 = 1833 um.
#Total wire length on LAYER Metal3 = 1510 um.
#Total wire length on LAYER Metal4 = 217 um.
#Total wire length on LAYER Metal5 = 14 um.
#Total wire length on LAYER Metal6 = 20 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2353
#Up-Via Summary (total 2353):
#           
#-----------------------
# Metal1           1365
# Metal2            886
# Metal3             93
# Metal4              5
# Metal5              4
#-----------------------
#                  2353 
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 455 nets.
#Voltage range [0.000 - 0.000] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2922.21 (MB), peak = 3145.46 (MB)
#CELL_VIEW uart_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2922.21 (MB), peak = 3145.46 (MB)
#CELL_VIEW uart_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 3790 um.
#Total half perimeter of net bounding box = 3583 um.
#Total wire length on LAYER Metal1 = 195 um.
#Total wire length on LAYER Metal2 = 1833 um.
#Total wire length on LAYER Metal3 = 1510 um.
#Total wire length on LAYER Metal4 = 217 um.
#Total wire length on LAYER Metal5 = 14 um.
#Total wire length on LAYER Metal6 = 20 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2353
#Up-Via Summary (total 2353):
#           
#-----------------------
# Metal1           1365
# Metal2            886
# Metal3             93
# Metal4              5
# Metal5              4
#-----------------------
#                  2353 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.85 (MB)
#Total memory = 2922.21 (MB)
#Peak memory = 3145.46 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.34 (MB)
#Total memory = 2918.13 (MB)
#Peak memory = 3145.46 (MB)
#Number of warnings = 87
#Total number of warnings = 393
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Sep 27 16:02:57 2024
#
% End globalDetailRoute (date=09/27 16:02:57, total cpu=0:00:02.2, real=0:00:02.0, peak res=3027.7M, current mem=2915.8M)
#Default setup view is reset to WORST.
#Default setup view is reset to WORST.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2905.66 (MB), peak = 3145.46 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSP-365            1  Design has inst(s) with SITE '%s', but t...
WARNING   NRDB-121             1  No slack were found on nets, SI driven n...
WARNING   NRDB-187             1  Cannot open file %s.                     
WARNING   NRCM-25              1  File %s does not exist.                  
WARNING   NRDR-157            25  In option '%s %s', %s is invalid and wil...
WARNING   NRIF-67             25  In option '%s %s', %s is an unknown type...
WARNING   NRIF-68             25  Option '%s %s' did not specify a correct...
WARNING   NRIF-79             25  Wrong option value for %s <%s>, reset to...
*** Message Summary: 103 warning(s), 1 error(s)

% End routeDesign (date=09/27 16:02:57, total cpu=0:00:05.9, real=0:00:06.0, peak res=3145.5M, current mem=2905.7M)
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report uart_top.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report uart_top.drc.rpt                # string, default="", user setting
 *** Starting Verify DRC (MEM: 3554.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU TIME: 0:00:00.1  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report uart_top.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report uart_top.drc.rpt                # string, default="", user setting
 *** Starting Verify DRC (MEM: 3810.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU TIME: 0:00:00.1  ELAPSED TIME: 0:00:01.0  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> deselectAll
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox -26.7 -26.7 80.1 79.9
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> zoomBox -26.7 -26.7 80.1 79.9
<CMD> zoomBox -26.7 -26.7 80.1 79.9
<CMD> zoomBox -26.7 -26.7 80.1 79.9
<CMD> zoomBox -26.7 -26.7 80.1 79.9
<CMD> zoomBox -26.7 -26.7 80.1 79.9
<CMD> zoomBox -26.7 -26.7 80.1 79.9
<CMD> zoomBox -26.7 -26.7 80.1 79.9
<CMD> zoomBox -26.7 -26.7 80.1 79.9
<CMD> zoomBox -26.7 -26.7 80.1 79.9
<CMD> zoomBox -26.7 -26.7 80.1 79.9
<CMD> zoomBox -26.7 -26.7 80.1 79.9
<CMD> zoomBox -26.7 -26.7 80.1 79.9
<CMD> zoomBox 11.745 34.295 14.455 37.715
<CMD> zoomBox 10.22550 34.55700 16.00800 37.46400
<CMD> selectMarker 12.6000 35.1500 13.6000 36.8600 -1 12 87
<CMD> ui_view_box
<CMD> dbquery -area {7.9975 33.44 18.2025 38.57} -objType inst
<CMD> dbquery -area {7.9975 33.44 18.2025 38.57} -objType regular
<CMD> dbquery -area {7.9975 33.44 18.2025 38.57} -objType special
<CMD> selectMarker 12.6000 35.1500 13.6000 36.8600 -1 12 87
<CMD> deselectMarker 12.6000 35.1500 13.6000 36.8600 -1 12 87
<CMD> deselectMarker 12.6000 35.1500 13.6000 36.8600 -1 12 87
<CMD> selectInst uart/sender/g1077
<CMD> deselectInst uart/sender/g1077
<CMD> deselectInst uart/sender/g1077
<CMD> selectMarker 12.6000 35.1500 13.6000 36.8600 -1 12 87
<CMD> deselectAll
<CMD> selectInst {uart/sender/no_bits_sent_reg[3]}
<CMD> selectInst {uart/sender/no_bits_sent_reg[3]}
<CMD> deselectInst {uart/sender/no_bits_sent_reg[3]}
<CMD> deselectInst {uart/sender/no_bits_sent_reg[3]}
<CMD> ui_view_box
<CMD> ui_view_box
<CMD> dbquery -area {10.2255 34.557 16.008 37.464} -objType inst
<CMD> dbquery -area {10.2255 34.557 16.008 37.464} -objType regular
<CMD> dbquery -area {10.2255 34.557 16.008 37.464} -objType special
<CMD> selectInst {uart/sender/no_bits_sent_reg[0]}
<CMD> deselectInst {uart/sender/no_bits_sent_reg[0]}
<CMD> deselectInst {uart/sender/no_bits_sent_reg[0]}
<CMD> selectInst {uart/sender/no_bits_sent_reg[0]}
<CMD> deselectInst {uart/sender/no_bits_sent_reg[0]}
<CMD> deselectInst {uart/sender/no_bits_sent_reg[0]}
<CMD> selectInst {uart/sender/no_bits_sent_reg[0]}
<CMD> deselectInst {uart/sender/no_bits_sent_reg[0]}
<CMD> deselectInst {uart/sender/no_bits_sent_reg[0]}
<CMD> selectInst {uart/sender/no_bits_sent_reg[0]}
<CMD> deselectInst {uart/sender/no_bits_sent_reg[0]}
<CMD> deselectInst {uart/sender/no_bits_sent_reg[0]}
<CMD> selectInst {uart/sender/no_bits_sent_reg[0]}
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
**WARN: (IMPVPA-120):	verifyProcessAntenna command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use verify_antena which is the replacement tool for verifyProcessAntenna.

******* START VERIFY ANTENNA ********
Report File: uart_top.antenna.rpt
LEF Macro File: uart_top.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD_INTERNAL> violationBrowserClose
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> deselectAll
<CMD> selectInst FE_OFC168_no_bits_sent_0
<CMD> deselectAll
<CMD> selectWire 34.2600 5.9450 34.3400 18.9450 2 {r_buffer[5]}
<CMD> ::uiSetTool defineArea {::Rda_Verify::getBBox vedrc}
<CMD> ::uiSetTool defineArea {::Rda_Verify::getBBox vedrc}
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectInst FILLER_T_0_29
<CMD> set_verify_drc_mode -layer_range {}
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report uart_top.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report uart_top.drc.rpt                # string, default="", user setting
 *** Starting Verify DRC (MEM: 3810.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU TIME: 0:00:00.1  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> getCTSMode -obs_engine -quiet
<CMD> ctd_win -side none -id ctd_window
Clock tree timing engine global stage delay update for MAXIMUM_DELAY:setup.late...
AAE DB initialization (MEM=4068.76 CPU=0:00:00.0 REAL=0:00:00.0) 
Ccopt calling extractRC to access parasitic RC data.
Leaving CCOpt scope - extractRC...
Updating RC parasitics by calling: "extractRC"...
Extraction called for design 'uart_top' of instances=1247 and nets=468 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_CORNER
extractDetailRC Option : -outfile /tmp/innovus_temp_655221_kc-sse-tux01.umad.umsystem.edu_sdxnz_xmrJsN/uart_top_655221_RFBzfa.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3784.8M)
Extracted 10.04% (CPU Time= 0:00:00.1  MEM= 3812.8M)
Extracted 20.0467% (CPU Time= 0:00:00.1  MEM= 3836.8M)
Extracted 30.0534% (CPU Time= 0:00:00.1  MEM= 3836.8M)
Extracted 40.06% (CPU Time= 0:00:00.1  MEM= 3836.8M)
Extracted 50.0667% (CPU Time= 0:00:00.1  MEM= 3836.8M)
Extracted 60.04% (CPU Time= 0:00:00.1  MEM= 3836.8M)
Extracted 70.0467% (CPU Time= 0:00:00.1  MEM= 3836.8M)
Extracted 80.0534% (CPU Time= 0:00:00.1  MEM= 3836.8M)
Extracted 90.06% (CPU Time= 0:00:00.1  MEM= 3836.8M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 3836.8M)
Number of Extracted Resistors     : 5540
Number of Extracted Ground Cap.   : 5707
Number of Extracted Coupling Cap. : 6636
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_CORNER
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3812.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3820.758M)
Updating RC parasitics by calling: "extractRC" done.
Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.3)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree timing engine global stage delay update for MAXIMUM_DELAY:setup.late done. (took cpu=0:00:00.5 real=0:00:00.4)
<CMD> selectInst clk_divider/CTS_ccl_a_buf_00001
<CMD> zoomSelected
<CMD> deselectInst clk_divider/CTS_ccl_a_buf_00001
<CMD> selectInst clk_divider/CTS_ccl_a_buf_00002
<CMD> zoomSelected
<CMD> deselectInst clk_divider/CTS_ccl_a_buf_00002
<CMD> selectInst clk_divider/CTS_ccl_a_buf_00003
<CMD> zoomSelected
<CMD> deselectInst clk_divider/CTS_ccl_a_buf_00003
<CMD> get_ccopt_skew_groups
<CMD> get_ccopt_delay_corner
<CMD> all_delay_corners
MINIMUM_DELAY MAXIMUM_DELAY
<CMD> get_ccopt_skew_groups
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> fit
<CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_inst -isVisible 0
<CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference node_inst -isVisible 1
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> fit
<CMD> setLayerPreference densityMap -isVisible 0
<CMD> setLayerPreference pinDensityMap -isVisible 0
<CMD> setLayerPreference timingMap -isVisible 0
<CMD> setLayerPreference metalDensityMap -isVisible 0
<CMD> setLayerPreference powerDensity -isVisible 0
<CMD> setLayerPreference groupmain_Congestion -isVisible 0
<CMD> setLayerPreference metalDensityMap -isVisible 1
<CMD> setLayerPreference metalDensityMap -isVisible 0
<CMD> setLayerPreference timingMap -isVisible 1
<CMD> setLayerPreference timingMap -isVisible 0
<CMD> setLayerPreference pinDensityMap -isVisible 1
<CMD> setLayerPreference pinDensityMap -isVisible 0
<CMD> setLayerPreference pinDensityMap -isVisible 1
<CMD> setLayerPreference node_power -isVisible 1
<CMD> setLayerPreference node_power -isVisible 0
<CMD> setLayerPreference node_power -isVisible 1
<CMD> setLayerPreference powerNet -isVisible 0
<CMD> setLayerPreference powerNet -isVisible 1
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> fit
<CMD> setLayerPreference node_overlay -isVisible 0
<CMD> setLayerPreference node_power -isVisible 0
<CMD> setLayerPreference node_power -isVisible 1
<CMD> setLayerPreference netRect -isSelectable 1
<CMD> setLayerPreference netRect -isSelectable 0
<CMD> setLayerPreference netRect -isSelectable 1
<CMD> setLayerPreference netRect -isVisible 0
<CMD> setLayerPreference netRect -isVisible 1
<CMD> setLayerPreference netRect -isVisible 0
<CMD> setLayerPreference netRect -isVisible 1
<CMD> setLayerPreference netRect -isVisible 0
<CMD> setLayerPreference netRect -isVisible 1
<CMD> setLayerPreference powerNet -isVisible 0
<CMD> setLayerPreference powerNet -isVisible 1
<CMD> setLayerPreference node_route -isVisible 0
<CMD> setLayerPreference powerNet -isVisible 0
<CMD> setLayerPreference powerNet -isVisible 1
<CMD> setLayerPreference node_gird -isVisible 1
<CMD> setLayerPreference node_gird -isVisible 0
<CMD> setLayerPreference node_misc -isVisible 1
<CMD> setLayerPreference node_misc -isVisible 0
<CMD> setLayerPreference node_misc -isVisible 1
<CMD> setLayerPreference node_bump -isVisible 0
<CMD> setLayerPreference node_bump -isVisible 1
<CMD> setLayerPreference Bondpad -isVisible 0
<CMD> setLayerPreference Bondpad -isVisible 1
<CMD> setLayerPreference node_route -isVisible 1
<CMD> setLayerPreference node_bump -isVisible 0
<CMD> setLayerPreference node_bump -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> uiSetTool addPoly
<CMD> editAddPoly 56.205 43.75
<CMD> editAddPoly 60.265 36.96
<CMD> editAddPoly 62.015 37.8
<CMD> editAddPoly 58.725 35.63
<CMD> editAddPoly 58.095 37.52
<CMD> editAddPoly 60.405 39.13
<CMD> editAddPoly 56.065 43.12
<CMD> editAddPoly 57.255 44.1
<CMD> uiSetTool select
<CMD> uiSetTool layerBlk
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> saveDesign uart_finaldrc.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
% Begin save design ... (date=09/27 16:22:03, mem=2971.5M)
% Begin Save ccopt configuration ... (date=09/27 16:22:03, mem=2971.5M)
% End Save ccopt configuration ... (date=09/27 16:22:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2972.1M, current mem=2972.1M)
% Begin Save netlist data ... (date=09/27 16:22:03, mem=2972.1M)
Writing Binary DB to uart_finaldrc.enc.dat/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/27 16:22:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2972.2M, current mem=2972.2M)
Saving symbol-table file ...
Saving congestion map file uart_finaldrc.enc.dat/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=09/27 16:22:03, mem=2972.2M)
Saving AAE Data ...
% End Save AAE data ... (date=09/27 16:22:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2972.2M, current mem=2970.5M)
Saving preference file uart_finaldrc.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/27 16:22:03, mem=2971.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/27 16:22:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2971.9M, current mem=2971.9M)
Saving PG file uart_finaldrc.enc.dat/uart_top.pg.gz, version#2, (Created by Innovus v22.14-s061_1 on Fri Sep 27 16:22:03 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3782.4M) ***
Saving Drc markers ...
... 15 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=09/27 16:22:03, mem=2971.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=09/27 16:22:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2971.9M, current mem=2971.9M)
% Begin Save routing data ... (date=09/27 16:22:03, mem=2971.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3782.4M) ***
% End Save routing data ... (date=09/27 16:22:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2972.0M, current mem=2972.0M)
Saving property file uart_finaldrc.enc.dat/uart_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3785.4M) ***
#Saving pin access data to file uart_finaldrc.enc.dat/uart_top.apa ...
#
% Begin Save power constraints data ... (date=09/27 16:22:04, mem=2972.1M)
% End Save power constraints data ... (date=09/27 16:22:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2972.1M, current mem=2972.1M)
RC_CORNER rc_corner
RC_CORNER rc_corner
RC_CORNER rc_corner
RC_CORNER rc_corner
RC_CORNER rc_corner
Generated self-contained design uart_finaldrc.enc.dat
SLOW fast slow FAST
RC_CORNER rc_corner
constraint CONSTRAINTS
../synthesis/outputs/uart_sdc.sdc
../synthesis/outputs/uart_sdc.sdc
% End save design ... (date=09/27 16:22:04, total cpu=0:00:01.0, real=0:00:01.0, peak res=2972.8M, current mem=2972.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> streamOut uart.gds -mapFile streamOut.map -libName DesignLib -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 22
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    233                             COMP
    234                          DIEAREA
    223                          Metal11
    221                          Metal11
    220                          Metal11
    219                          Metal11
    218                          Metal11
    217                            Via10
    216                            Via10
    212                            Via10
    202                          Metal10
    200                          Metal10
    199                          Metal10
    198                          Metal10
    197                          Metal10
    196                             Via9
    195                             Via9
    191                             Via9
    181                           Metal9
    179                           Metal9
    178                           Metal9
    177                           Metal9
    176                           Metal9
    175                             Via8
    174                             Via8
    170                             Via8
    160                           Metal8
    158                           Metal8
    157                           Metal8
    156                           Metal8
    155                           Metal8
    154                             Via7
    153                             Via7
    149                             Via7
    139                           Metal7
    137                           Metal7
    136                           Metal7
    135                           Metal7
    134                           Metal7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                           Metal6
    121                           Metal6
    120                           Metal6
    119                           Metal6
    118                           Metal6
    53                            Metal3
    52                            Metal3
    185                           Metal9
    48                              Via2
    29                            Metal2
    180                           Metal9
    47                              Via2
    182                           Metal9
    44                              Via2
    43                              Via2
    172                             Via8
    38                            Metal2
    95                            Metal5
    36                            Metal2
    93                            Metal5
    112                             Via5
    194                             Via9
    55                            Metal3
    113                           Metal6
    32                            Metal2
    54                            Metal3
    31                            Metal2
    107                             Via5
    30                            Metal2
    49                              Via2
    106                             Via5
    33                            Metal2
    109                             Via5
    10                            Metal1
    224                          Metal11
    86                              Via4
    50                            Metal3
    206                          Metal10
    69                              Via3
    143                           Metal7
    6                               Cont
    169                             Via8
    35                            Metal2
    8                             Metal1
    164                           Metal8
    27                              Via1
    141                           Metal7
    3                               Cont
    51                            Metal3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                            Metal2
    92                            Metal5
    111                             Via5
    11                            Metal1
    142                           Metal7
    4                               Cont
    9                             Metal1
    28                              Via1
    85                              Via4
    138                           Metal7
    5                               Cont
    12                            Metal1
    226                          Metal11
    88                              Via4
    183                           Metal9
    45                              Via2
    22                              Via1
    152                             Via7
    13                            Metal1
    71                            Metal4
    227                          Metal11
    90                              Via4
    184                           Metal9
    46                              Via2
    161                           Metal8
    23                              Via1
    171                             Via8
    37                            Metal2
    94                            Metal5
    148                             Via7
    14                            Metal1
    15                            Metal1
    72                            Metal4
    91                              Via4
    150                             Via7
    16                            Metal1
    73                            Metal4
    159                           Metal8
    26                              Via1
    151                             Via7
    17                            Metal1
    74                            Metal4
    1                               Cont
    162                           Metal8
    24                              Via1
    140                           Metal7
    2                               Cont
    163                           Metal8
    25                              Via1
    190                             Via9
    56                            Metal3
    57                            Metal3
    114                           Metal6
    192                             Via9
    58                            Metal3
    115                           Metal6
    193                             Via9
    59                            Metal3
    116                           Metal6
    203                          Metal10
    65                              Via3
    204                          Metal10
    66                              Via3
    205                          Metal10
    67                              Via3
    201                          Metal10
    68                              Via3
    75                            Metal4
    215                            Via10
    76                            Metal4
    211                            Via10
    77                            Metal4
    78                            Metal4
    213                            Via10
    79                            Metal4
    214                            Via10
    80                            Metal4
    225                          Metal11
    87                              Via4
    222                          Metal11
    89                              Via4
    96                            Metal5
    97                            Metal5
    98                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    108                             Via5
    110                             Via5
    117                           Metal6
    231                          Metal11
    230                          Metal11
    229                          Metal11
    228                          Metal11
    210                          Metal10
    209                          Metal10
    208                          Metal10
    207                          Metal10
    189                           Metal9
    188                           Metal9
    187                           Metal9
    186                           Metal9
    168                           Metal8
    167                           Metal8
    166                           Metal8
    165                           Metal8
    147                           Metal7
    146                           Metal7
    145                           Metal7
    144                           Metal7
    63                            Metal3
    62                            Metal3
    39                            Metal2
    105                           Metal5
    103                           Metal5
    123                           Metal6
    42                            Metal2
    41                            Metal2
    40                            Metal2
    20                            Metal1
    60                            Metal3
    18                            Metal1
    61                            Metal3
    102                           Metal5
    21                            Metal1
    19                            Metal1
    81                            Metal4
    104                           Metal5
    82                            Metal4
    83                            Metal4
    84                            Metal4
    124                           Metal6
    125                           Metal6
    126                           Metal6


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           1247

Ports/Pins                            81
    metal layer Metal2                39
    metal layer Metal3                21
    metal layer Metal4                14
    metal layer Metal5                 1
    metal layer Metal6                 5
    metal layer Metal8                 1

Nets                                3398
    metal layer Metal1               215
    metal layer Metal2              2137
    metal layer Metal3               944
    metal layer Metal4                93
    metal layer Metal5                 5
    metal layer Metal6                 4

    Via Instances                   2353

Special Nets                         105
    metal layer Metal1                87
    metal layer Metal10               14
    metal layer Metal11                4

    Via Instances                    550

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                 513
    metal layer Metal1                29
    metal layer Metal2               334
    metal layer Metal3               118
    metal layer Metal4                20
    metal layer Metal5                 2
    metal layer Metal6                 7
    metal layer Metal8                 1
    metal layer Metal10                2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> report_timing
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3805.07)
Total number of fetched objects 421
AAE_INFO-618: Total number of nets in the design is 468,  90.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3962.77 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3962.77 CPU=0:00:00.3 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3954.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3954.8M)
Starting SI iteration 2
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3890.77)
Total number of fetched objects 421
AAE_INFO-618: Total number of nets in the design is 468,  22.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3945.45 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3945.45 CPU=0:00:00.0 REAL=0:00:00.0)
Path 1: MET Setup Check with Pin clk_divider/clk_count_reg[31]/CK 
Endpoint:   clk_divider/clk_count_reg[31]/D (^) checked with  leading edge of 
'clk_230400'
Beginpoint: clk_divider/clk_count_reg[0]/Q  (^) triggered by  leading edge of 
'clk_230400'
Path Groups: {clk_230400}
Analysis View: WORST
Other End Arrival Time         -0.001
- Setup                         0.109
+ Phase Shift                  43.403
- Uncertainty                   0.100
= Required Time                43.193
- Arrival Time                  4.055
= Slack Time                   39.137
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                       |             |          |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------+-------+---------+----------| 
     | clk_divider/clk_count_reg[0]          | CK ^        |          |       |  -0.002 |   39.135 | 
     | clk_divider/clk_count_reg[0]          | CK ^ -> Q ^ | DFFHQX1  | 0.210 |   0.208 |   39.345 | 
     | clk_divider/inc_add_102_27_g464__2883 | A ^ -> Y ^  | AND2XL   | 0.138 |   0.346 |   39.483 | 
     | clk_divider/inc_add_102_27_g462__9315 | B ^ -> Y ^  | AND2XL   | 0.127 |   0.473 |   39.610 | 
     | clk_divider/inc_add_102_27_g460__4733 | B ^ -> Y ^  | AND2XL   | 0.127 |   0.599 |   39.737 | 
     | clk_divider/inc_add_102_27_g458__5115 | B ^ -> Y ^  | AND2XL   | 0.129 |   0.729 |   39.866 | 
     | clk_divider/inc_add_102_27_g456__6131 | B ^ -> CO ^ | ADDHX1   | 0.137 |   0.865 |   40.003 | 
     | clk_divider/inc_add_102_27_g455__7098 | B ^ -> Y ^  | AND2XL   | 0.121 |   0.986 |   40.123 | 
     | clk_divider/inc_add_102_27_g453__5122 | B ^ -> Y v  | NAND2X1  | 0.100 |   1.086 |   40.223 | 
     | clk_divider/inc_add_102_27_g451__2802 | B v -> Y ^  | NOR2BX1  | 0.099 |   1.185 |   40.322 | 
     | clk_divider/inc_add_102_27_g449__3680 | B ^ -> Y ^  | AND2XL   | 0.142 |   1.327 |   40.464 | 
     | clk_divider/inc_add_102_27_g447__5526 | B ^ -> Y ^  | AND2XL   | 0.135 |   1.461 |   40.599 | 
     | clk_divider/inc_add_102_27_g445__4319 | B ^ -> CO ^ | ADDHX1   | 0.135 |   1.597 |   40.734 | 
     | clk_divider/inc_add_102_27_g444__6260 | B ^ -> Y ^  | AND2XL   | 0.119 |   1.716 |   40.853 | 
     | clk_divider/inc_add_102_27_g442__2398 | B ^ -> CO ^ | ADDHX1   | 0.135 |   1.851 |   40.988 | 
     | clk_divider/inc_add_102_27_g441__5477 | B ^ -> Y ^  | AND2XL   | 0.121 |   1.972 |   41.109 | 
     | clk_divider/inc_add_102_27_g439__7410 | B ^ -> Y v  | NAND2X1  | 0.092 |   2.064 |   41.201 | 
     | clk_divider/inc_add_102_27_g437__2346 | AN v -> Y v | NAND2BX1 | 0.139 |   2.203 |   41.341 | 
     | clk_divider/inc_add_102_27_g435__9945 | B v -> Y ^  | NOR2BX1  | 0.088 |   2.291 |   41.428 | 
     | clk_divider/inc_add_102_27_g433__6161 | B ^ -> Y ^  | AND2XL   | 0.140 |   2.431 |   41.569 | 
     | clk_divider/inc_add_102_27_g431__7482 | B ^ -> Y v  | NAND2X1  | 0.104 |   2.535 |   41.672 | 
     | clk_divider/inc_add_102_27_g429__1881 | B v -> Y ^  | NOR2BX1  | 0.100 |   2.635 |   41.773 | 
     | clk_divider/inc_add_102_27_g427__7098 | B ^ -> Y ^  | AND2XL   | 0.144 |   2.779 |   41.916 | 
     | clk_divider/inc_add_102_27_g425__5122 | B ^ -> Y v  | NAND2X1  | 0.103 |   2.882 |   42.019 | 
     | clk_divider/inc_add_102_27_g423__2802 | B v -> Y ^  | NOR2BX1  | 0.096 |   2.977 |   42.115 | 
     | clk_divider/inc_add_102_27_g421__3680 | B ^ -> Y ^  | AND2XL   | 0.137 |   3.114 |   42.251 | 
     | clk_divider/inc_add_102_27_g419__5526 | B ^ -> Y ^  | AND2XL   | 0.134 |   3.247 |   42.385 | 
     | clk_divider/inc_add_102_27_g417__4319 | B ^ -> Y v  | NAND2X1  | 0.101 |   3.348 |   42.485 | 
     | clk_divider/inc_add_102_27_g415__5107 | B v -> Y ^  | NOR2BX1  | 0.100 |   3.448 |   42.586 | 
     | clk_divider/inc_add_102_27_g413__5477 | B ^ -> Y v  | NAND2X1  | 0.114 |   3.562 |   42.699 | 
     | clk_divider/inc_add_102_27_g411__7410 | B v -> Y ^  | NOR2BX1  | 0.106 |   3.668 |   42.806 | 
     | clk_divider/inc_add_102_27_g409__2346 | B ^ -> Y v  | NAND2X1  | 0.097 |   3.765 |   42.902 | 
     | clk_divider/inc_add_102_27_g407__9945 | B v -> Y ^  | XNOR2X1  | 0.184 |   3.949 |   43.086 | 
     | clk_divider/g1215__2883               | B ^ -> Y ^  | AND2XL   | 0.107 |   4.055 |   43.193 | 
     | clk_divider/clk_count_reg[31]         | D ^         | DFFHQX1  | 0.000 |   4.055 |   43.193 | 
     +---------------------------------------------------------------------------------------------+ 

<CMD> report_timing timing_final.rpt
**ERROR: (TCLCMD-981):	Unsupported extra argument 'timing_final.rpt' in command 'report_timing'.

<CMD> report_timing > timing_final.rpt
<CMD> extractRC
Extraction called for design 'uart_top' of instances=1247 and nets=468 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_CORNER
extractDetailRC Option : -outfile /tmp/innovus_temp_655221_kc-sse-tux01.umad.umsystem.edu_sdxnz_xmrJsN/uart_top_655221_RFBzfa.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3886.4M)
Extracted 10.04% (CPU Time= 0:00:00.0  MEM= 3922.4M)
Extracted 20.0467% (CPU Time= 0:00:00.0  MEM= 3946.4M)
Extracted 30.0534% (CPU Time= 0:00:00.0  MEM= 3946.4M)
Extracted 40.06% (CPU Time= 0:00:00.0  MEM= 3946.4M)
Extracted 50.0667% (CPU Time= 0:00:00.0  MEM= 3946.4M)
Extracted 60.04% (CPU Time= 0:00:00.0  MEM= 3946.4M)
Extracted 70.0467% (CPU Time= 0:00:00.1  MEM= 3946.4M)
Extracted 80.0534% (CPU Time= 0:00:00.1  MEM= 3946.4M)
Extracted 90.06% (CPU Time= 0:00:00.1  MEM= 3946.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 3946.4M)
Number of Extracted Resistors     : 5540
Number of Extracted Ground Cap.   : 5707
Number of Extracted Coupling Cap. : 6636
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_CORNER
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3930.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3938.445M)
Loading  (uart_top)
Traverse HInst (uart_top)
<CMD> selectObject Module uart
<CMD> deselectObject Module uart
<CMD> selectObject IO_Pin {baud_rate_sel[0]}
<CMD> selectObject IO_Pin {baud_rate_sel[1]}
<CMD> selectObject IO_Pin {baud_rate_sel[2]}
<CMD> selectObject IO_Pin {baud_rate_sel[3]}
<CMD> deselectObject IO_Pin {baud_rate_sel[0]}
<CMD> deselectObject IO_Pin {baud_rate_sel[1]}
<CMD> deselectObject IO_Pin {baud_rate_sel[2]}
<CMD> deselectObject IO_Pin {baud_rate_sel[3]}
<CMD> selectObject Module uart
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> deselectObject Module uart
<CMD> selectObject Module uart
<CMD> deselectObject Module uart
<CMD> selectObject Module uart
<CMD> deselectObject Module uart
<CMD> selectObject Module uart
<CMD> deselectObject Module uart
<CMD> selectObject Module uart
<CMD> deselectObject Module uart
<CMD> selectObject Module uart
Loading uart (uart)
Traverse HInst uart(uart)
Loading uart (uart)
Traverse HInst uart(uart)
<CMD> selectObject Module uart/recver
<CMD> deselectObject Module uart/recver
<CMD> selectObject Module uart/sender
<CMD> deselectObject Module uart/sender
<CMD> selectObject Net uart/UNCONNECTED_HIER_Z
<CMD> selectObject HTerm {uart/d_in[0]}
<CMD> selectObject HTerm {uart/d_in[1]}
<CMD> selectObject HTerm {uart/d_in[2]}
<CMD> selectObject HTerm {uart/d_in[3]}
<CMD> selectObject HTerm {uart/d_in[4]}
<CMD> selectObject HTerm {uart/d_in[5]}
<CMD> selectObject HTerm {uart/d_in[6]}
<CMD> selectObject HTerm {uart/d_in[7]}
<CMD> selectObject HTerm uart/wrn
<CMD> selectObject Module uart/sender
<CMD> deselectAll
<CMD> selectInst FILLER_T_0_247
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> getAnalysisMode -checkType -quiet
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=4060.98)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 421
AAE_INFO-618: Total number of nets in the design is 468,  90.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4086.67 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4086.67 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4086.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4086.7M)
Starting SI iteration 2
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3899.67)
Total number of fetched objects 421
AAE_INFO-618: Total number of nets in the design is 468,  22.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3954.35 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3954.35 CPU=0:00:00.0 REAL=0:00:00.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0 -isDrv 0
Parsing file top.mtarpt...
**WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
This could be because the report is not of the correct format,
or because it does not contain any paths (because there are no
failing paths in the design, for instance).
**ERROR: (IMPGTD-223):	load_timing_debug_report top.mtarpt failed.
**ERROR: (IMPQTF-4003):	Form 'tdgReport' does not exist.
Loading  (uart_top)
Traverse HInst (uart_top)
<CMD> ctd_win -side left -id ctdMain
<CMD> setLayerPreference node_inst -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> deselectAll
**ERROR: (IMPSYT-6000):	No Object Selected.
<CMD> setLayerPreference Metal1 -isVisible 1
<CMD> setLayerPreference Metal1 -isVisible 0
<CMD> setLayerPreference Metal2 -isVisible 1
<CMD> setLayerPreference Metal2 -isVisible 0
<CMD> setLayerPreference Metal2 -isVisible 1
<CMD> setLayerPreference Metal2 -isVisible 0
<CMD> setLayerPreference Metal3 -isVisible 1
<CMD> setLayerPreference Metal3 -isVisible 0
<CMD> setLayerPreference Metal9 -isVisible 1
<CMD> setLayerPreference Metal9 -isVisible 0
<CMD> setLayerPreference Metal8 -isVisible 1
<CMD> setLayerPreference Metal8 -isVisible 0
<CMD> setLayerPreference Metal7 -isVisible 1
<CMD> setLayerPreference Metal7 -isVisible 0
<CMD> setLayerPreference Metal6 -isVisible 1
<CMD> setLayerPreference Via5 -isVisible 1
<CMD> setLayerPreference Metal5 -isVisible 1
<CMD> setLayerPreference Metal4 -isVisible 1
<CMD> setLayerPreference Metal3 -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference instanceCell -isVisible 1
<CMD> setExtractRCMode -engine postRoute -effortLevel low -coupled true -capFilterMode relOnly -coupling_c_th 3 -total_c_th 5 -relative_c_th 0.03
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
RC_CORNER 
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 'uart_top' of instances=1247 and nets=468 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_CORNER
extractDetailRC Option : -outfile /tmp/innovus_temp_655221_kc-sse-tux01.umad.umsystem.edu_sdxnz_xmrJsN/uart_top_655221_tdBTIK.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3913.4M)
Extracted 10.04% (CPU Time= 0:00:00.0  MEM= 3949.4M)
Extracted 20.0467% (CPU Time= 0:00:00.0  MEM= 3973.4M)
Extracted 30.0534% (CPU Time= 0:00:00.0  MEM= 3973.4M)
Extracted 40.06% (CPU Time= 0:00:00.0  MEM= 3973.4M)
Extracted 50.0667% (CPU Time= 0:00:00.0  MEM= 3973.4M)
Extracted 60.04% (CPU Time= 0:00:00.0  MEM= 3973.4M)
Extracted 70.0467% (CPU Time= 0:00:00.0  MEM= 3973.4M)
Extracted 80.0534% (CPU Time= 0:00:00.1  MEM= 3973.4M)
Extracted 90.06% (CPU Time= 0:00:00.1  MEM= 3973.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 3973.4M)
Number of Extracted Resistors     : 5540
Number of Extracted Ground Cap.   : 5707
Number of Extracted Coupling Cap. : 6636
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_CORNER
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3957.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3965.352M)
<CMD> rcOut -spef uart_top.spef -rc_corner RC_CORNER
RC Out has the following PVT Info:
   RC:RC_CORNER, Operating temperature 25 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 3955.8M)
<CMD> getIoFlowFlag

