// Seed: 1709768470
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output wire id_5
);
  assign id_5[1] = 1;
  type_0 id_6 (
      .id_0 (1),
      .id_1 (id_4),
      .id_2 (1),
      .id_3 ((1)),
      .id_4 (id_0 - 1),
      .id_5 (id_2),
      .id_6 (1),
      .id_7 ({id_2, id_1 ? 1 - id_0 : 1}),
      .id_8 (id_2 < 1),
      .id_9 (id_1),
      .id_10(id_4),
      .id_11(),
      .id_12(id_5),
      .id_13(id_3),
      .id_14(1),
      .id_15(),
      .id_16(id_5),
      .id_17(1),
      .id_18(id_2)
  );
endmodule
