v 20110115 2
B 300 0 2900 3800 3 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 200 300 200 1 0 0
{
T -200 200 5 10 0 0 0 0 1
pintype=in
T 355 195 5 10 1 1 0 0 1
pinlabel=GND
}
T 311 4200 8 10 0 0 0 0 1
use-license=unlimited
T 300 4350 8 10 0 0 0 0 1
dist-license=GPLv3+
T 300 4050 8 10 0 0 0 0 1
author=2015 Nicolas Benes
P 0 3100 300 3100 1 0 0
{
T -200 3100 5 10 0 0 0 0 1
pintype=out
T 355 3095 5 10 1 1 0 0 1
pinlabel=ADC_REF
}
T 300 3900 8 10 1 0 0 0 1
source=subcircuit.sch
P 0 3500 300 3500 1 0 0
{
T -200 3500 5 10 0 0 0 0 1
pintype=in
T 355 3495 5 10 1 1 0 0 1
pinlabel=VCC_3V3
}
P 0 2800 300 2800 1 0 0
{
T -200 2800 5 10 0 0 0 0 1
pintype=out
T 355 2795 5 10 1 1 0 0 1
pinlabel=ADC_POTI_BIT_ERROR_RATE
}
P 0 2500 300 2500 1 0 0
{
T -200 2500 5 10 0 0 0 0 1
pintype=out
T 355 2495 5 10 1 1 0 0 1
pinlabel=ADC_POTI_DROP_RATE
}
P 0 2200 300 2200 1 0 0
{
T -200 2200 5 10 0 0 0 0 1
pintype=out
T 355 2195 5 10 1 1 0 0 1
pinlabel=ADC_POTI_DROP_DURATION
}
P 0 1800 300 1800 1 0 0
{
T -200 1800 5 10 0 0 0 0 1
pintype=out
T 355 1795 5 10 1 1 0 0 1
pinlabel=SW_PWR
}
P 0 1500 300 1500 1 0 0
{
T -200 1500 5 10 0 0 0 0 1
pintype=out
T 355 1495 5 10 1 1 0 0 1
pinlabel=SW_ERROR_INHIBIT
}
P 0 1200 300 1200 1 0 0
{
T -200 1200 5 10 0 0 0 0 1
pintype=out
T 355 1195 5 10 1 1 0 0 1
pinlabel=SW_LO
}
P 0 900 300 900 1 0 0
{
T -200 900 5 10 0 0 0 0 1
pintype=out
T 355 895 5 10 1 1 0 0 1
pinlabel=SW_SOE
}
P 0 600 300 600 1 0 0
{
T -200 600 5 10 0 0 0 0 1
pintype=out
T 355 595 5 10 1 1 0 0 1
pinlabel=SW_SODS
}
