#-----------------------------------------------------------
# xsim v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jan 28 23:50:50 2026
# Process ID: 13316
# Current directory: C:/FPGA/test_fpga/hls_test/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/conv2d/xsim_script.tcl}
# Log file: C:/FPGA/test_fpga/hls_test/solution1/sim/verilog/xsim.log
# Journal file: C:/FPGA/test_fpga/hls_test/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/conv2d/xsim_script.tcl
# xsim {conv2d} -autoloadwcfg -tclbatch {conv2d.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source conv2d.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "396755000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 396795 ns : File "C:/FPGA/test_fpga/hls_test/solution1/sim/verilog/conv2d.autotb.v" Line 319
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jan 28 23:50:57 2026...
