Time resolution is 1 ps
Error: Assertion violation
Time: 10 ns  Iteration: 0  Process: /decoder_4_16_tb/stimulus  File: D:/Progetti_VHDL/Esercizio1_1/Esercizio1_1.srcs/sim_1/new/decoder_4_16_tb.vhd
Error: Assertion violation
Time: 20 ns  Iteration: 0  Process: /decoder_4_16_tb/stimulus  File: D:/Progetti_VHDL/Esercizio1_1/Esercizio1_1.srcs/sim_1/new/decoder_4_16_tb.vhd
Error: Assertion violation
Time: 30 ns  Iteration: 0  Process: /decoder_4_16_tb/stimulus  File: D:/Progetti_VHDL/Esercizio1_1/Esercizio1_1.srcs/sim_1/new/decoder_4_16_tb.vhd
Error: Assertion violation
Time: 40 ns  Iteration: 0  Process: /decoder_4_16_tb/stimulus  File: D:/Progetti_VHDL/Esercizio1_1/Esercizio1_1.srcs/sim_1/new/decoder_4_16_tb.vhd
Error: Assertion violation
Time: 50 ns  Iteration: 0  Process: /decoder_4_16_tb/stimulus  File: D:/Progetti_VHDL/Esercizio1_1/Esercizio1_1.srcs/sim_1/new/decoder_4_16_tb.vhd
Error: Assertion violation
Time: 60 ns  Iteration: 0  Process: /decoder_4_16_tb/stimulus  File: D:/Progetti_VHDL/Esercizio1_1/Esercizio1_1.srcs/sim_1/new/decoder_4_16_tb.vhd
Error: Assertion violation
Time: 70 ns  Iteration: 0  Process: /decoder_4_16_tb/stimulus  File: D:/Progetti_VHDL/Esercizio1_1/Esercizio1_1.srcs/sim_1/new/decoder_4_16_tb.vhd
Error: Assertion violation
Time: 80 ns  Iteration: 0  Process: /decoder_4_16_tb/stimulus  File: D:/Progetti_VHDL/Esercizio1_1/Esercizio1_1.srcs/sim_1/new/decoder_4_16_tb.vhd
Error: Assertion violation
Time: 90 ns  Iteration: 0  Process: /decoder_4_16_tb/stimulus  File: D:/Progetti_VHDL/Esercizio1_1/Esercizio1_1.srcs/sim_1/new/decoder_4_16_tb.vhd
Error: Assertion violation
Time: 100 ns  Iteration: 0  Process: /decoder_4_16_tb/stimulus  File: D:/Progetti_VHDL/Esercizio1_1/Esercizio1_1.srcs/sim_1/new/decoder_4_16_tb.vhd
Error: Assertion violation
Time: 110 ns  Iteration: 0  Process: /decoder_4_16_tb/stimulus  File: D:/Progetti_VHDL/Esercizio1_1/Esercizio1_1.srcs/sim_1/new/decoder_4_16_tb.vhd
Error: Assertion violation
Time: 120 ns  Iteration: 0  Process: /decoder_4_16_tb/stimulus  File: D:/Progetti_VHDL/Esercizio1_1/Esercizio1_1.srcs/sim_1/new/decoder_4_16_tb.vhd
Error: Assertion violation
Time: 130 ns  Iteration: 0  Process: /decoder_4_16_tb/stimulus  File: D:/Progetti_VHDL/Esercizio1_1/Esercizio1_1.srcs/sim_1/new/decoder_4_16_tb.vhd
Error: Assertion violation
Time: 140 ns  Iteration: 0  Process: /decoder_4_16_tb/stimulus  File: D:/Progetti_VHDL/Esercizio1_1/Esercizio1_1.srcs/sim_1/new/decoder_4_16_tb.vhd
Error: Assertion violation
Time: 150 ns  Iteration: 0  Process: /decoder_4_16_tb/stimulus  File: D:/Progetti_VHDL/Esercizio1_1/Esercizio1_1.srcs/sim_1/new/decoder_4_16_tb.vhd
Error: Assertion violation
Time: 160 ns  Iteration: 0  Process: /decoder_4_16_tb/stimulus  File: D:/Progetti_VHDL/Esercizio1_1/Esercizio1_1.srcs/sim_1/new/decoder_4_16_tb.vhd
