[  130.478894] TX ISP driver initializing with new subdevice management system...
[  130.478917] *** Frame generation work queue initialized ***
[  130.478923] *** CREATING VIC DEVICE STRUCTURE AND LINKING TO ISP CORE ***
[  130.478928] *** tx_isp_create_vic_device: Creating VIC device structure ***
[  130.478937] *** VIC DEVICE ALLOCATED: 85219c00 (size=0x21c bytes) ***
[  130.478942] *** VIC DEVICE: Set NV12 format magic number 0x3231564e at offset 0xc ***
[  130.478948] *** CRITICAL: Mapping DUAL VIC register spaces for complete VIC control ***
[  130.478954] *** Primary VIC registers mapped: b33e0000 (0x133e0000) ***
[  130.478960] *** Secondary VIC registers mapped: b0023000 (0x10023000) ***
[  130.478966] *** CRITICAL: VIC buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[  130.478971] *** Buffers will be allocated on-demand during QBUF operations ***
[  130.478977] *** VIC: Buffer lists initialized - allocation deferred to prevent memory pressure ***
[  130.478983] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  130.478989] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[  130.478995] *** CRITICAL: VIC DEVICE LINKED TO ISP CORE ***
[  130.479001]   isp_dev->vic_dev = 85219c00
[  130.479006]   vic_dev->sd.isp = 85ba0000
[  130.479011]   vic_dev->sd.ops = c06a9554
[  130.479017]   vic_dev->vic_regs = b33e0000
[  130.479023]   vic_dev->state = 1
[  130.479028]   vic_dev dimensions = 1920x1080
[  130.479033] *** tx_isp_create_vic_device: VIC device creation complete ***
[  130.479039] *** NO MORE 'NO VIC DEVICE' ERROR SHOULD OCCUR ***
[  130.479044] *** VIN DEVICE CREATION DEFERRED TO tx_isp_core_probe (after memory mappings) ***
[  130.479050] *** This fixes the 'ISP core registers not available' error ***
[  130.486263] tx_isp_platform_probe called
[  130.491325] TX ISP driver initialized successfully
[  130.491335] Device nodes created:
[  130.491341]   /dev/tx-isp (major=10, minor=dynamic)
[  130.491345]   /proc/jz/isp/isp-w02
[  130.491351] I2C infrastructure prepared for dynamic sensor registration
[  130.491356] I2C devices will be created when sensors register via IOCTL
[  130.491361] *** INITIALIZING SUBDEVICE MANAGEMENT SYSTEM ***
[  130.491367] *** REGISTERING SUBDEVICES AT OFFSET 0x38 FOR tx_isp_video_link_stream ***
[  130.491373] *** REGISTERED VIC SUBDEV AT INDEX 0 WITH VIDEO OPS ***
[  130.491382] VIC subdev: 85219c00, ops: c06a9554, video: c06a959c, s_stream: c0677410
[  130.491388] *** REGISTERED CORE SUBDEV AT INDEX 4 ***
[  130.491403] *** CORE DEV ALLOCATED AND LINKED DURING PROBE: 85c20000 ***
[  130.491409] *** REGISTERING PLATFORM DEVICES FOR DUAL IRQ SETUP (37 + 38) ***
[  130.496329] *** CSI platform device registered for IRQ 38 (isp-w02) ***
[  130.498907] *** VIC platform device registered for IRQ 37 (isp-m0) ***
[  130.506457] *** VIN platform device registered for IRQ 37 (isp-m0) ***
[  130.509227] *** FS platform device registered for IRQ 38 (isp-w02) ***
[  130.511696] *** Core platform device registered for IRQ 37 (isp-m0) ***
[  130.511709] *** ALL PLATFORM DEVICES REGISTERED - SHOULD SEE IRQ 37 + 38 IN /proc/interrupts ***
[  130.511715] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[  130.511774] *** tx_isp_vic_probe: Starting VIC device probe ***
[  130.511783] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[  130.511792] *** tx_isp_subdev_init: pdev=c06a8a58, sd=85c20400, ops=c06a9554 ***
[  130.511798] *** tx_isp_subdev_init: ourISPdev=85ba0000 ***
[  130.511805] *** tx_isp_subdev_init: ops=c06a9554, ops->core=c06a9568 ***
[  130.511811] *** tx_isp_subdev_init: ops->core->init=c0660740 ***
[  130.511818] *** tx_isp_subdev_init: Set sd->dev=c06a8a68, sd->pdev=c06a8a58 ***
[  130.511825] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[  130.511831] tx_isp_module_init: Module initialized for isp-w02
[  130.511837] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  130.511846] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06a8a58, sd=85c20400, ourISPdev=85ba0000 ***
[  130.511853] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=85ba0000 ***
[  130.511859] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[  130.511864] *** DEBUG: About to check device name matches ***
[  130.511870] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[  130.511876] *** DEBUG: Retrieved vic_dev from subdev data: 85c20400 ***
[  130.511882] *** DEBUG: About to set ourISPdev->vic_dev = 85c20400 ***
[  130.511888] *** DEBUG: ourISPdev before linking: 85ba0000 ***
[  130.511894] *** DEBUG: ourISPdev->vic_dev set to: 85c20400 ***
[  130.511899] *** VIC AUTO-LINK: Registering VIC IRQ immediately after device linking ***
[  130.511907] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-w02 ***
[  130.511914] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-w02) ***
[  130.511924] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0668534, thread=c0669004, flags=0x80, name=isp-w02, dev_id=85ba0000) ***
[  130.511932] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0668534, thread=c0669004 ***
[  130.517649] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  130.517661] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[  130.517668] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-w02 ***
[  130.517674] *** VIC AUTO-LINK: VIC IRQ registered successfully ***
[  130.517679] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[  130.517685] *** VIC AUTO-LINK: Registers not mapped - cannot register interrupt ***
[  130.517693] *** tx_isp_vic_probe: VIC device initialized successfully ***
[  130.517700] VIC device: vic_dev=85c20400, size=676
[  130.517705]   sd: 85c20400
[  130.517710]   state: 1
[  130.518169] tx_isp_csi_probe
[  130.526740] VIN: vin_probe: starting VIN probe = 0x0
[  130.526753] VIN: vin_probe: registers mapped = 0x13300000
[  130.526759] VIN: vin_probe: IRQ obtained = 0x25
[  130.526768] VIN: vin_probe: failed to get clock = 0xffffffea
[  130.526775] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[  130.526783] *** tx_isp_subdev_init: pdev=c06a8838, sd=8540de00, ops=c06aa504 ***
[  130.526789] *** tx_isp_subdev_init: ourISPdev=85ba0000 ***
[  130.526796] *** tx_isp_subdev_init: ops=c06aa504, ops->core=c06aa524 ***
[  130.526802] *** tx_isp_subdev_init: ops->core->init=c068315c ***
[  130.526809] *** tx_isp_subdev_init: Set sd->dev=c06a8848, sd->pdev=c06a8838 ***
[  130.526815] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06aa504 ***
[  130.526822] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06a95dc ***
[  130.526828] tx_isp_module_init: Module initialized for isp-w01
[  130.526834] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  130.526843] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06a8838, sd=8540de00, ourISPdev=85ba0000 ***
[  130.526850] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=85ba0000 ***
[  130.526856] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[  130.526861] *** DEBUG: About to check device name matches ***
[  130.526867] *** DEBUG: VIN device name matched! Setting up VIN device ***
[  130.526873] *** LINKED VIN device: 8540de00 ***
[  130.526880] *** VIN SUBDEV OPS CONFIGURED: core=c06aa524, video=c06aa518, s_stream=c0683544 ***
[  130.526887] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[  130.526893] VIN: vin_probe: VIN probe completed successfully = 0x0
[  130.529539] *** tx_isp_fs_probe: Memory-safe implementation ***
[  130.529554] *** tx_isp_subdev_init: CALLED for device 'tx-isp-fs' ***
[  130.529563] *** tx_isp_subdev_init: pdev=c06a86c0, sd=8540dc00, ops=c06a9684 ***
[  130.529569] *** tx_isp_subdev_init: ourISPdev=85ba0000 ***
[  130.529576] *** tx_isp_subdev_init: ops=c06a9684, ops->core=c06a96a4 ***
[  130.529583] *** tx_isp_subdev_init: ops->core->init=c067891c ***
[  130.529589] *** tx_isp_subdev_init: Set sd->dev=c06a86d0, sd->pdev=c06a86c0 ***
[  130.529596] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06a9684 ***
[  130.529603] *** tx_isp_subdev_init: ops->sensor=c06a9698, csi_subdev_ops=c06a95dc ***
[  130.529609] tx_isp_module_init: Module initialized for tx-isp-fs
[  130.529615] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  130.529623] *** tx_isp_request_irq: platform_get_irq returned 38 for device tx-isp-fs ***
[  130.529630] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: tx-isp-fs) ***
[  130.529641] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0668534, thread=c0669004, flags=0x80, name=tx-isp-fs, dev_id=85ba0000) ***
[  130.529649] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0668534, thread=c0669004 ***
[  130.531875] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  130.531886] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[  130.531893] *** tx_isp_request_irq: IRQ 38 registered successfully for tx-isp-fs ***
[  130.531901] tx_isp_subdev_init: platform_get_resource returned c06a87fc for device tx-isp-fs
[  130.531910] tx_isp_subdev_init: Memory resource found: start=0x13310000, end=0x1331ffff, size=0x00010000
[  130.531923] tx_isp_fs_probe: channel_count=0
[  130.531929] *** tx_isp_fs_probe: FS device created successfully (size=436, channels=0) ***
[  130.531935] *** FS PROBE COMPLETE - /proc/jz/isp/isp-fs SHOULD NOW BE AVAILABLE ***
[  130.532273] *** tx_isp_core_probe: SAFE implementation using proper struct member access ***
[  130.532297] *** tx_isp_core_probe: SAFE platform device setup ***
[  130.532305] *** tx_isp_core_probe: Platform devices configured - count=5 ***
[  130.532311] *** tx_isp_core_probe: Created safe platform data structure ***
[  130.532317] *** tx_isp_core_probe: Initializing core subdev with operations ***
[  130.532322] *** tx_isp_core_probe: Global ISP device set early for linking ***
[  130.532329] *** tx_isp_core_probe: Core subdev initialized with ops=c06a9368 ***
[  130.532337] ***   - Core ops: start=c06715a0, stop=c066fcf8, set_format=c0671140 ***
[  130.532347] *** tx_isp_link_core_device: Linking core device 85c20800 to ISP device 85e0c000 ***
[  130.532352] *** tx_isp_link_core_device: Core device linked successfully ***
[  130.532358] *** Core subdev not found in subdev array - this may cause issues ***
[  130.532364] *** REGISTERED CORE SUBDEV AT INDEX 4 (sd=85e0c000) ***
[  130.532370] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[  130.532377] *** tx_isp_subdev_init: pdev=c06a85b0, sd=85e0c000, ops=c06a9368 ***
[  130.532384] *** tx_isp_subdev_init: ourISPdev=85e0c000 ***
[  130.532391] *** tx_isp_subdev_init: ops=c06a9368, ops->core=c06a937c ***
[  130.532397] *** tx_isp_subdev_init: ops->core->init=c065e998 ***
[  130.532403] *** tx_isp_subdev_init: Set sd->dev=c06a85c0, sd->pdev=c06a85b0 ***
[  130.532410] *** tx_isp_subdev_init: Core ISP subdev registered at slot 0 ***
[  130.532416] tx_isp_module_init: Module initialized for isp-m0
[  130.532422] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  130.532430] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[  130.532437] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[  130.532447] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0668534, thread=c0669004, flags=0x80, name=isp-m0, dev_id=85e0c000) ***
[  130.532455] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0668534, thread=c0669004 ***
[  130.534751] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  130.534762] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[  130.534769] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[  130.534778] tx_isp_subdev_init: platform_get_resource returned c06a8688 for device isp-m0
[  130.534786] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[  130.534793] tx_isp_subdev_init: Skipping request_mem_region/ioremap for isp-m0; using shared core_regs when available
[  130.534799] *** tx_isp_core_probe: Subdev init SUCCESS ***
[  130.534805] *** tx_isp_core_probe: Channel count = 6 ***
[  130.534819] *** tx_isp_core_probe: Creating VIC device ***
[  130.534825] *** tx_isp_create_vic_device: Creating VIC device structure ***
[  130.534832] *** VIC DEVICE ALLOCATED: 85c20c00 (size=0x21c bytes) ***
[  130.534838] *** VIC DEVICE: Set NV12 format magic number 0x3231564e at offset 0xc ***
[  130.534843] *** CRITICAL: Mapping DUAL VIC register spaces for complete VIC control ***
[  130.534849] *** Primary VIC registers mapped: b33e0000 (0x133e0000) ***
[  130.534856] *** Secondary VIC registers mapped: b0023000 (0x10023000) ***
[  130.534861] *** CRITICAL: VIC buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[  130.534867] *** Buffers will be allocated on-demand during QBUF operations ***
[  130.534873] *** VIC: Buffer lists initialized - allocation deferred to prevent memory pressure ***
[  130.534879] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  130.534885] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[  130.534890] *** CRITICAL: VIC DEVICE LINKED TO ISP CORE ***
[  130.534896]   isp_dev->vic_dev = 85c20c00
[  130.534901]   vic_dev->sd.isp = 85e0c000
[  130.534907]   vic_dev->sd.ops = c06a9554
[  130.534913]   vic_dev->vic_regs = b33e0000
[  130.534918]   vic_dev->state = 1
[  130.534923]   vic_dev dimensions = 1920x1080
[  130.534929] *** tx_isp_create_vic_device: VIC device creation complete ***
[  130.534934] *** NO MORE 'NO VIC DEVICE' ERROR SHOULD OCCUR ***
[  130.534939] *** tx_isp_core_probe: VIC device created successfully ***
[  130.534945] *** tx_isp_core_probe: Calling sensor_early_init ***
[  130.534950] sensor_early_init: Preparing sensor infrastructure
[  130.534955] *** tx_isp_core_probe: Basic initialization complete ***
[  130.534961] ***   - Core device size: 13464 bytes ***
[  130.534967] ***   - Channel count: 6 ***
[  130.534972] ***   - Global ISP device set: 85e0c000 ***
[  130.534977] *** tx_isp_core_probe: Setting up ISP memory mappings FIRST ***
[  130.534983] Initializing ISP memory mappings
[  130.534988] ISP core registers mapped at 0x13300000
[  130.534993] VIC registers mapped at 0x10023000
[  130.534997] CSI registers mapped at 0x10022000
[  130.535003] PHY registers mapped at 0x10021000
[  130.535007] All ISP memory mappings initialized successfully
[  130.535013] *** tx_isp_core_probe: ISP memory mappings initialized successfully ***
[  130.535018] *** tx_isp_core_probe: Global ISP device updated with register base ***
[  130.535024] *** tx_isp_core_probe: Calling isp_core_tuning_init AFTER memory mappings ***
[  130.535029] isp_core_tuning_init: Initializing tuning data structure
[  130.535042] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[  130.535048] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  130.535053] *** SAFE: mode_flag properly initialized using struct member access ***
[  130.535059] *** tx_isp_core_probe: Creating VIN device (after memory mappings) ***
[  130.535065] *** tx_isp_create_vin_device: Creating VIN device structure ***
[  130.535073] *** VIN USING ISP CORE REGISTERS: b3300000 (no separate mapping needed) ***
[  130.535079] *** VIN subdev operations set: c06aa504 ***
[  130.535084] *** VIN DEVICE CREATED AND CONNECTED TO ISP DEVICE ***
[  130.535091] VIN device: 8540d800, base: b3300000, irq: 37, state: 1
[  130.535097] *** CRITICAL: isp_dev->vin_dev = 8540d800 (should not be null!) ***
[  130.535103] *** tx_isp_core_probe: VIN device created successfully ***
[  130.535109] *** tx_isp_core_probe: About to create frame sync workqueue ***
[  130.537909] *** tx_isp_core_probe: Frame sync workqueue created successfully at 854ef400 ***
[  130.537921] *** tx_isp_core_probe: Frame sync work initialized at c06ab0bc ***
[  130.537927] *** tx_isp_core_probe: Frame sync work queue initialized with dedicated workqueue ***
[  130.537932] *** tx_isp_core_probe: Skipping direct frame sync test during probe ***
[  130.537937] *** tx_isp_core_probe: Calling tx_isp_create_graph_and_nodes ***
[  130.537943] tx_isp_create_graph_and_nodes: Redirecting to new subdevice management system
[  130.537950] *** tx_isp_create_subdev_graph: Creating ISP processing graph ***
[  130.537956] tx_isp_create_subdev_graph: No subdevices registered, creating basic setup
[  130.537961] tx_isp_create_basic_pipeline: Creating basic CSI->VIC pipeline
[  130.537966] Initializing CSI device
[  130.537973] CSI device initialized
[  130.537978] Initializing VIC device
[  130.537983] VIC device initialized
[  130.537989] Setting up ISP processing pipeline: CSI -> VIC -> Output
[  130.537994] CSI device ready for configuration
[  130.537999] VIC device ready for configuration
[  130.538003] Setting up media entity links
[  130.538008] Initializing subdevice pads
[  130.538013] CSI pad 0: OUTPUT -> VIC pad 0
[  130.538018] VIC pad 0: INPUT <- CSI pad 0
[  130.538023] VIC pad 1: OUTPUT -> Capture interface
[  130.538027] Subdevice pads initialized
[  130.538032] Creating subdevice links
[  130.538040] Registering link: csi_output[0] -> vic_input[0] (flags=0x1)
[  130.538045] Link enabled and configured
[  130.538050] Created CSI->VIC link successfully
[  130.538055] Subdevice links created
[  130.538059] Media entity links setup completed
[  130.538064] Configuring default link routing
[  130.538069] Default routing: Sensor -> CSI -> VIC -> Capture
[  130.538074] Configuring format propagation
[  130.538079] Format propagation configured
[  130.538085] Default link routing configured
[  130.538089] ISP pipeline setup completed
[  130.538095] tx_isp_create_basic_pipeline: Basic pipeline created successfully
[  130.538100] *** tx_isp_core_probe: tx_isp_create_graph_and_nodes SUCCESS ***
[  130.538105] *** tx_isp_core_probe: Creating frame channel devices ***
[  130.538111] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[  130.546928] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[  130.549613] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[  130.552145] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[  130.554713] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[  130.554724] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[  130.554729] *** tx_isp_core_probe: Frame channel devices created successfully ***
[  130.554735] *** tx_isp_core_probe: Creating ISP proc entries ***
[  130.554741] *** tx_isp_create_proc_entries: Creating proc entries to match reference driver ***
[  130.554766] Created proc entry: /proc/jz/isp/isp-w00
[  130.554775] Created proc entry: /proc/jz/isp/isp-w01
[  130.554783] *** CREATED PROC ENTRY: /proc/jz/isp/isp-w02 (CRITICAL FOR VIC FUNCTIONALITY) ***
[  130.554791] *** CREATED PROC ENTRY: /proc/jz/isp/isp-fs (CRITICAL FOR FS FUNCTIONALITY) ***
[  130.554800] *** CREATED PROC ENTRY: /proc/jz/isp/isp-m0 (CRITICAL FOR M0 FUNCTIONALITY) ***
[  130.554813] Created proc entry: /proc/jz/isp/csi
[  130.554821] Created proc entry: /proc/jz/isp/vic
[  130.554827] *** ALL PROC ENTRIES CREATED SUCCESSFULLY - MATCHES REFERENCE DRIVER LAYOUT ***
[  130.554833] *** /proc/jz/isp/ now contains: isp-w00, isp-w01, isp-w02, isp-fs, isp-m0, csi, vic ***
[  130.554838] *** tx_isp_core_probe: ISP proc entries created successfully ***
[  130.554844] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[  130.554849] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  130.554858] tisp_code_create_tuning_node: Allocated dynamic major 251
[  130.560082] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[  130.560093] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[  130.568040] All ISP subdev platform drivers registered successfully
[  130.568054] *** SUBDEV PLATFORM DRIVERS INITIALIZED - CSI/VIC/VIN/CORE DRIVERS REGISTERED ***
[  130.568061] *** tx_isp_init_subdev_registry: Initializing subdevice registry ***
[  130.568073] tx_isp_subdev_register: Registered subdevice 'tx-isp-csi' (type=1, id=0)
[  130.568081] Registered subdevice: tx-isp-csi (pdev=c06a8948)
[  130.568089] tx_isp_subdev_register: Registered subdevice 'isp-w02' (type=1, id=1)
[  130.568096] Registered subdevice: isp-w02 (pdev=c06a8a58)
[  130.568105] tx_isp_subdev_register: Registered subdevice 'tx-isp-vin' (type=1, id=2)
[  130.568111] Registered subdevice: tx-isp-vin (pdev=c06a8838)
[  130.568119] tx_isp_subdev_register: Registered subdevice 'tx-isp-fs' (type=1, id=3)
[  130.568125] Registered subdevice: tx-isp-fs (pdev=c06a86c0)
[  130.568139] tx_isp_subdev_register: Registered subdevice 'tx-isp-core' (type=2, id=4)
[  130.568146] Registered subdevice: tx-isp-core (pdev=c06a85b0)
[  130.568152] *** tx_isp_init_subdev_registry: Registry initialized with 5 subdevices ***
[  130.568157] *** SUBDEVICE REGISTRY INITIALIZED SUCCESSFULLY ***
[  130.568163] *** INITIALIZING CSI AS PROPER SUBDEV FOR MIPI INTERFACE ***
[  130.568168] *** csi_device_probe: EXACT Binary Ninja tx_isp_csi_probe implementation ***
[  130.568179] *** CSI BASIC REGISTERS MAPPED: 0x10022000 -> b0022000 ***
[  130.568185] *** ISP CSI REGISTERS MAPPED: b0029600 (Binary Ninja +0x13c region) ***
[  130.568191] *** CSI device structure initialized: ***
[  130.568195]   Size: 0x148 bytes
[  130.568201]   Basic regs (+0xb8): b0022000 (0x10022000)
[  130.568207]   ISP CSI regs (+0x13c): b0029600
[  130.568212]   State (+0x128): 1
[  130.568217] *** CRITICAL: LINKING CSI DEVICE TO ISP DEVICE ***
[  130.568223] *** CSI DEVICE LINKED: isp_dev->csi_dev = 85c21400 ***
[  130.568228] *** CRITICAL: INITIALIZING CSI HARDWARE AFTER DEVICE CREATION ***
[  130.568233] *** CSI: State updated to 2 for hardware initialization ***
[  130.568239] *** CSI: No init function available ***
[  130.568244] *** csi_device_probe: Binary Ninja CSI device created successfully ***
[  130.568249] *** POPULATING SUBDEV ARRAY USING SAFE STRUCT MEMBER ACCESS ***
[  130.568255] *** REGISTERED VIC SUBDEV AT INDEX 0 WITH VIDEO OPS ***
[  130.568260] *** REGISTERED CSI SUBDEV AT INDEX 1 ***
[  130.568266] CSI subdev: 85c21400, ops=  (null)
[  130.568271] *** SUBDEV ARRAY POPULATED SAFELY - tx_isp_video_link_stream SHOULD NOW WORK! ***
[  130.568278] *** RACE CONDITION FIX: SUBDEV INITIALIZATION MARKED COMPLETE ***
[  130.568283] *** tx_isp_video_link_stream CALLS WILL NOW PROCEED SAFELY ***
[  130.568289] Device subsystem initialization complete
[  130.568294] *** INITIALIZING VIC HARDWARE (irq + masks) VIA tx_isp_vic_hw_init ***
[  130.568300] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[  130.568305] *** VIC HW INIT: Interrupt configuration applied to PRIMARY VIC space ***
[  130.568326] *** VIC HW INIT: Interrupt handler registered for IRQ 38 ***
[  130.568333] *** VIC HW INIT: Hardware interrupt enabled for IRQ 38 ***
[  130.568339] Preparing sensor subdev infrastructure...
[  130.568344] Sensor subdev infrastructure prepared for dynamic registration
[  130.568349] Sensors will register via IOCTL 0x805056c1 when loaded
[  130.568355] *** INITIALIZING HARDWARE INTERRUPTS FOR IRQ 37 AND 38 ***
[  130.568360] *** USING BINARY NINJA tx_isp_request_irq FOR HARDWARE INTERRUPTS ***
[  130.568365] *** tx_isp_request_irq: EXACT Binary Ninja implementation ***
[  130.568371] *** Platform IRQ found: 37 ***
[  130.571532] *** tx_isp_request_irq: IRQ 37 registered and stored in isp_dev->isp_irq ***
[  130.571543] *** Hardware interrupts initialized with Binary Ninja method (IRQ 37) ***
[  130.571549] *** HARDWARE INTERRUPT INITIALIZATION COMPLETE ***
[  130.571554] *** SHOULD SEE BOTH IRQ 37 AND 38 IN /proc/interrupts NOW ***
[  130.571560] *** REGISTERING BOTH IRQ HANDLERS (37 + 38) FOR COMPLETE INTERRUPT SUPPORT ***
[  130.571633] *** SUCCESS: IRQ 37 (isp-m0) REGISTERED ***
[  130.571679] *** SUCCESS: IRQ 38 (isp-w02) REGISTERED ***
[  130.571685] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[  130.571691] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[  130.571696] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[  130.571701] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[  130.571707] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[  130.571713] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[  130.571719] *** vic_start_ok SET TO 1 - INTERRUPTS WILL NOW BE PROCESSED! ***
[  130.571724] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  130.571730] tisp_code_create_tuning_node: Device already created, skipping
[  130.571735] *** ISP M0 TUNING DEVICE NODE CREATED SUCCESSFULLY ***
[  130.571741] *** CREATING SUBDEVICE GRAPH WITH NEW MANAGEMENT SYSTEM ***
[  130.571747] *** tx_isp_create_subdev_graph: Creating ISP processing graph ***
[  130.571754] tx_isp_create_subdev_graph: Processing 5 registered subdevices
[  130.571761] tx_isp_init_source_subdev: tx-isp-csi stored at index 0
[  130.571768] tx_isp_init_source_subdev: isp-w02 stored at index 1
[  130.571775] tx_isp_init_source_subdev: tx-isp-vin stored at index 2
[  130.571781] tx_isp_init_source_subdev: tx-isp-fs stored at index 3
[  130.571790] tx_isp_create_subdev_link: Linking tx-isp-core (src=8520bc00, dst=85c09000)
[  130.571797] tx_isp_init_sink_subdev: Created link source[1] -> tx-isp-core[4]
[  130.571803] *** tx_isp_create_subdev_graph: Graph creation completed successfully ***
[  130.571809] *** SUBDEVICE GRAPH CREATED - FRAME DEVICES SHOULD NOW EXIST ***
[  130.571814] *** INITIALIZING V4L2 VIDEO DEVICES FOR ENCODER SUPPORT ***
[  130.571820] *** Initializing TX-ISP V4L2 video devices ***
[  130.571825] *** Creating V4L2 video device for channel 0 ***
[  130.577284] *** V4L2 video device created: /dev/video0 for channel 0 ***
[  130.577295] *** Creating V4L2 video device for channel 1 ***
[  130.580036] *** V4L2 video device created: /dev/video1 for channel 1 ***
[  130.580046] *** TX-ISP V4L2 devices initialized successfully ***
[  130.580053] *** V4L2 VIDEO DEVICES CREATED - /dev/video0, /dev/video1 NOW AVAILABLE ***
[  130.580058] TX ISP driver ready with new subdevice management system
[  131.474876] === gc2053 SENSOR MODULE INIT ===
[  131.477495] gc2053 I2C driver registered, waiting for device creation by ISP
[  133.959365] ISP opened successfully
[  133.959700] ISP IOCTL: cmd=0x805056c1 arg=0x777f0d60
[  133.959709] *** TX_ISP_SENSOR_REGISTER: FIXED TO CREATE ACTUAL SENSOR CONNECTION ***
[  133.959716] Sensor register: gc2053
[  133.959721] *** HANDLING SENSOR REGISTRATION WITH SAFE STRUCT ACCESS ***
[  133.959728] Checking module at index 0: 84cde000
[  133.959734] Processed sensor registration via direct ISP device integration
[  133.959740] Sensor registration complete, final_result=0x0
[  133.959746] *** ADDING SUCCESSFULLY REGISTERED SENSOR TO LIST: gc2053 ***
[  133.959754] *** SENSOR ADDED TO LIST: index=0 name=gc2053 ***
[  133.959759] *** CREATING I2C DEVICE FOR SENSOR gc2053 ***
[  133.959768] *** CREATING I2C CLIENT: name=gc2053, addr=0x37, adapter=i2c0 ***
[  133.959773] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[  133.959781] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[  133.959787] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[  133.968805] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[  133.969110] === GC2053 SENSOR PROBE START ===
[  133.969126] sensor_probe: client=854efe00, addr=0x37, adapter=84074c10 (i2c0)
[  133.969132] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[  133.969138] Requesting reset GPIO 18
[  133.969147] GPIO reset sequence: HIGH -> LOW -> HIGH
[  134.197922] GPIO reset sequence completed successfully
[  134.197935] === GPIO INITIALIZATION COMPLETE ===
[  134.197946] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[  134.197961] sensor_probe: data_interface=1, sensor_max_fps=30
[  134.197967] sensor_probe: MIPI 30fps
[  134.197974] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[  134.197982] *** tx_isp_subdev_init: pdev=c06cb168, sd=85bcc800, ops=c06cb248 ***
[  134.197988] *** tx_isp_subdev_init: ourISPdev=85e0c000 ***
[  134.197995] *** tx_isp_subdev_init: ops=c06cb248, ops->core=c06cb274 ***
[  134.198002] *** tx_isp_subdev_init: ops->core->init=c06c86bc ***
[  134.198008] *** tx_isp_subdev_init: Set sd->dev=c06cb178, sd->pdev=c06cb168 ***
[  134.198016] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06cb248, ops->sensor=c06cb25c ***
[  134.198021] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[  134.198028] *** tx_isp_subdev_init: SENSOR subdev registered at slot 2, sd=85bcc800 ***
[  134.198036] *** tx_isp_subdev_init: SENSOR ops=c06cb248, ops->sensor=c06cb25c ***
[  134.198041] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[  134.198048] tx_isp_module_init: Module initialized for (null)
[  134.198053] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  134.198062] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06cb168, sd=85bcc800, ourISPdev=85e0c000 ***
[  134.198069] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=85e0c000 ***
[  134.198075] *** DEBUG: Device name comparison - checking 'gc2053' ***
[  134.198080] *** DEBUG: About to check device name matches ***
[  134.198087] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[  134.198094] *** SENSOR 'gc2053' registered at subdev index 5 ***
[  134.198100] *** SENSOR subdev: 85bcc800, ops: c06cb248 ***
[  134.198106] *** SENSOR ops->sensor: c06cb25c ***
[  134.198112] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[  134.198118] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[  134.198194] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  134.198202] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[  134.198208] sensor_probe: I2C client association complete
[  134.198217]   sd=85bcc800, client=854efe00, addr=0x37, adapter=i2c0
[  134.198222] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[  134.198231] sensor_read: reg=0xf0, client=854efe00, adapter=i2c0, addr=0x37
[  134.198732] sensor_read: reg=0xf0 value=0x20 SUCCESS
[  134.198740] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[  134.198746] *** SUCCESS: I2C communication working after GPIO reset! ***
[  134.198755] sensor_read: reg=0xf1, client=854efe00, adapter=i2c0, addr=0x37
[  134.199310] sensor_read: reg=0xf1 value=0x53 SUCCESS
[  134.199320] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[  134.199326] === I2C COMMUNICATION TEST COMPLETE ===
[  134.199334] Registering gc2053 with ISP framework (sd=85bcc800, sensor=85bcc800)
[  134.199340] gc2053 registered with ISP framework successfully
[  134.199483] *** MIPS-SAFE: I2C device created successfully at 0x854efe00 ***
[  134.199494] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[  134.199500] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[  134.199508] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[  134.199513] *** SUCCESS: I2C CLIENT CREATED - SENSOR PROBE SHOULD BE CALLED! ***
[  134.199520] *** I2C CLIENT: gc2053 at 0x37 on i2c0 ***
[  134.199525] *** CREATING ACTUAL SENSOR STRUCTURE FOR gc2053 ***
[  134.199533] *** SENSOR STRUCTURE ALLOCATED: 85bcd400 (size=892 bytes) ***
[  134.199540] *** SENSOR ATTRIBUTES ALLOCATED: 85f66200 (size=300 bytes) ***
[  134.199548] *** GC2053 SENSOR ATTRIBUTES CONFIGURED: 1920x1080 output (MIPI interface) ***
[  134.199554] *** CRITICAL: SETTING UP SENSOR SUBDEV OPS STRUCTURE ***
[  134.199561] *** SENSOR SUBDEV OPS CONFIGURED: core=c06a8574, video=c06a8568, s_stream=c06680c4 ***
[  134.199567] *** SENSOR SUBDEV INITIALIZED WITH WORKING OPS STRUCTURE ***
[  134.199572] *** SKIPPING SENSOR CONNECTION - REAL SENSOR ALREADY CONNECTED ***
[  134.199579] Current: ourISPdev=85e0c000, ourISPdev->sensor=  (null) (REAL SENSOR)
[  134.199586] Dummy: sensor=85bcd400 (gc2053) - NOT CONNECTING TO PRESERVE REAL SENSOR
[  134.199592] *** REAL SENSOR PRESERVED - FRAME SYNC WILL WORK CORRECTLY ***
[  134.199597] *** SENSOR REGISTRY UPDATED ***
[  134.199634] ISP IOCTL: cmd=0xc050561a arg=0x7fab44c8
[  134.199641] *** TX_ISP_SENSOR_ENUM_INPUT: MEMORY SAFE implementation ***
[  134.199647] Sensor enumeration: requesting index 0
[  134.199654] *** FOUND SENSOR: index=0 name=gc2053 ***
[  134.199660] Sensor enumeration: index=0 name=gc2053
[  134.199668] ISP IOCTL: cmd=0xc050561a arg=0x7fab44c8
[  134.199673] *** TX_ISP_SENSOR_ENUM_INPUT: MEMORY SAFE implementation ***
[  134.199679] Sensor enumeration: requesting index 1
[  134.199686] No sensor found at index 1 (total registered: 1)
[  134.199693] ISP IOCTL: cmd=0xc0045627 arg=0x7fab4520
[  134.199700] Sensor input set to index 0 (gc2053)
[  134.199706] ISP IOCTL: cmd=0x800856d5 arg=0x7fab4518
[  134.199714] ISP buffer calculation: width=1920 height=1080 memopt=0
[  134.199719] *** BUFFER: Using NV12 calculation (width*height*3/2) ***
[  134.199726] *** NV12 BUFFER: 1920 x 1080 -> 3110400 bytes -> 3110400 aligned ***
[  134.199733] ISP calculated buffer size: 3110400 bytes (0x2f7600)
[  134.280884] ISP IOCTL: cmd=0x800856d4 arg=0x7fab4518
[  134.280898] TX_ISP_SET_BUF(legacy) recorded base=0x6300000 frame_size=3110400 for channel 0
[  134.280906] TX_ISP_SET_BUF(legacy) global cache: ch=0 base=0x6300000 step=3110400
[  134.280914] *** TX_ISP_SET_BUF ch0: Pre-program VIC slots base=0x6300000 step=3110400 ***
[  134.280922] *** TX_ISP_SET_BUF ch0: Using VIC hardware stride calculation: w=1920 h=1080 vic_stride=3840 step=6220800 ***
[  134.280928] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  134.280935] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  134.280941] *** vic_event_handler: Processing event 0x3000008 ***
[  134.280948] VIC EVENT: QBUF -> entry addr=0x6300000 idx=0 (calling ispvic_frame_channel_qbuf)
[  134.280956] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x6300000 -> VIC[0x318] (slot 0) ***
[  134.280964] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  134.280969] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  134.280976] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  134.280982] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  134.280988] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  134.280994] *** vic_event_handler: Processing event 0x3000008 ***
[  134.281000] VIC EVENT: QBUF -> entry addr=0x68eec00 idx=1 (calling ispvic_frame_channel_qbuf)
[  134.281008] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x68eec00 -> VIC[0x31c] (slot 1) ***
[  134.281014] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  134.281020] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  134.281026] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  134.281032] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  134.281038] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  134.281044] *** vic_event_handler: Processing event 0x3000008 ***
[  134.281051] VIC EVENT: QBUF -> entry addr=0x6edd800 idx=2 (calling ispvic_frame_channel_qbuf)
[  134.281058] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x6edd800 -> VIC[0x320] (slot 2) ***
[  134.281064] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  134.281070] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  134.281076] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  134.281082] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  134.281088] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  134.281094] *** vic_event_handler: Processing event 0x3000008 ***
[  134.281101] VIC EVENT: QBUF -> entry addr=0x74cc400 idx=3 (calling ispvic_frame_channel_qbuf)
[  134.281108] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x74cc400 -> VIC[0x324] (slot 3) ***
[  134.281116] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  134.281121] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  134.281127] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  134.281133] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  134.281140] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  134.281146] *** vic_event_handler: Processing event 0x3000008 ***
[  134.281152] VIC EVENT: QBUF -> entry addr=0x7abb000 idx=4 (calling ispvic_frame_channel_qbuf)
[  134.281160] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x7abb000 -> VIC[0x328] (slot 4) ***
[  134.281166] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  134.281172] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  134.281178] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  134.281183] *** TX_ISP_SET_BUF ch0: Programmed all 5 VIC slots (C6-CA) with VIC stride calculation ***
[  134.281416] ISP IOCTL: cmd=0x40045626 arg=0x7fab4530
[  134.281425] Sensor info request: returning success (1)
[  134.281432] ISP IOCTL: cmd=0x80045612 arg=0x0
[  134.281439] *** VIDIOC_STREAMON: Calling tx_isp_video_link_stream to enable ALL subdevs (VIC, CSI, sensor) ***
[  134.281446] *** tx_isp_video_link_stream: EXACT Binary Ninja implementation - enable=1 ***
[  134.281452] *** BINARY NINJA EXACT: Iterating through 16 subdevices at offset 0x38 ***
[  134.281458] *** tx_isp_video_link_stream: Activating all submodules before link_stream ***
[  134.281464] *** tx_isp_video_link_stream: Activation pass complete ***
[  134.281471] tx_isp_video_link_stream: No video ops for subdev 0
[  134.281476] tx_isp_video_link_stream: No video ops for subdev 1
[  134.281483] *** BINARY NINJA: Calling subdev 2 s_stream (enable=1) ***
[  134.281492] *** DEBUG: subdev=85bcc800, ops=c06cb248, video=c06cb268, s_stream=c06c8400 ***
[  134.281502] gc2053: s_stream called with enable=1
[  134.281508] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  134.281514] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  134.281521] gc2053: About to write streaming registers for interface 1
[  134.281527] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  134.281537] sensor_write: reg=0xfe val=0x00, client=854efe00, adapter=i2c0, addr=0x37
[  134.281862] sensor_write: reg=0xfe val=0x00 SUCCESS
[  134.281869] sensor_write_array: reg[1] 0xfe=0x00 OK
[  134.281878] sensor_write: reg=0x3e val=0x91, client=854efe00, adapter=i2c0, addr=0x37
[  134.282196] sensor_write: reg=0x3e val=0x91 SUCCESS
[  134.282204] sensor_write_array: reg[2] 0x3e=0x91 OK
[  134.282210] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  134.282217] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  134.282223] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  134.282229] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  134.282235] *** BINARY NINJA: Subdev 2 s_stream SUCCESS ***
[  134.282241] tx_isp_video_link_stream: Subdev 3 is NULL
[  134.282247] tx_isp_video_link_stream: No s_stream function for subdev 4
[  134.282253] *** BINARY NINJA: Calling subdev 5 s_stream (enable=1) ***
[  134.282262] *** DEBUG: subdev=85bcc800, ops=c06cb248, video=c06cb268, s_stream=c06c8400 ***
[  134.282268] gc2053: s_stream called with enable=1
[  134.282275] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  134.282281] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  134.282287] gc2053: About to write streaming registers for interface 1
[  134.282293] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  134.282302] sensor_write: reg=0xfe val=0x00, client=854efe00, adapter=i2c0, addr=0x37
[  134.282614] sensor_write: reg=0xfe val=0x00 SUCCESS
[  134.282620] sensor_write_array: reg[1] 0xfe=0x00 OK
[  134.282629] sensor_write: reg=0x3e val=0x91, client=854efe00, adapter=i2c0, addr=0x37
[  134.282942] sensor_write: reg=0x3e val=0x91 SUCCESS
[  134.282949] sensor_write_array: reg[2] 0x3e=0x91 OK
[  134.282956] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  134.282962] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  134.282968] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  134.282974] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  134.282980] *** BINARY NINJA: Subdev 5 s_stream SUCCESS ***
[  134.282986] tx_isp_video_link_stream: Subdev 6 is NULL
[  134.282991] tx_isp_video_link_stream: Subdev 7 is NULL
[  134.282996] tx_isp_video_link_stream: Subdev 8 is NULL
[  134.283002] tx_isp_video_link_stream: Subdev 9 is NULL
[  134.283008] tx_isp_video_link_stream: Subdev 10 is NULL
[  134.283014] tx_isp_video_link_stream: Subdev 11 is NULL
[  134.283019] tx_isp_video_link_stream: Subdev 12 is NULL
[  134.283024] tx_isp_video_link_stream: Subdev 13 is NULL
[  134.283030] tx_isp_video_link_stream: Subdev 14 is NULL
[  134.283036] tx_isp_video_link_stream: Subdev 15 is NULL
[  134.283041] *** BINARY NINJA: All 16 subdevices processed successfully ***
[  134.283050] ISP IOCTL: cmd=0x800456d0 arg=0x7fab4530
[  134.283056] Video link setup: config=0
[  134.283062] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  134.283068] *** tx_isp_video_link_stream: EXACT Binary Ninja implementation - enable=1 ***
[  134.283074] *** BINARY NINJA EXACT: Iterating through 16 subdevices at offset 0x38 ***
[  134.283080] *** tx_isp_video_link_stream: Activating all submodules before link_stream ***
[  134.283086] *** tx_isp_video_link_stream: Activation pass complete ***
[  134.283091] tx_isp_video_link_stream: No video ops for subdev 0
[  134.283097] tx_isp_video_link_stream: No video ops for subdev 1
[  134.283103] *** BINARY NINJA: Calling subdev 2 s_stream (enable=1) ***
[  134.283112] *** DEBUG: subdev=85bcc800, ops=c06cb248, video=c06cb268, s_stream=c06c8400 ***
[  134.283118] gc2053: s_stream called with enable=1
[  134.283124] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  134.283130] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  134.283136] gc2053: About to write streaming registers for interface 1
[  134.283142] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  134.283152] sensor_write: reg=0xfe val=0x00, client=854efe00, adapter=i2c0, addr=0x37
[  134.283466] sensor_write: reg=0xfe val=0x00 SUCCESS
[  134.283472] sensor_write_array: reg[1] 0xfe=0x00 OK
[  134.283481] sensor_write: reg=0x3e val=0x91, client=854efe00, adapter=i2c0, addr=0x37
[  134.283794] sensor_write: reg=0x3e val=0x91 SUCCESS
[  134.283802] sensor_write_array: reg[2] 0x3e=0x91 OK
[  134.283808] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  134.283814] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  134.283820] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  134.283826] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  134.283832] *** BINARY NINJA: Subdev 2 s_stream SUCCESS ***
[  134.283838] tx_isp_video_link_stream: Subdev 3 is NULL
[  134.283844] tx_isp_video_link_stream: No s_stream function for subdev 4
[  134.283850] *** BINARY NINJA: Calling subdev 5 s_stream (enable=1) ***
[  134.283858] *** DEBUG: subdev=85bcc800, ops=c06cb248, video=c06cb268, s_stream=c06c8400 ***
[  134.283865] gc2053: s_stream called with enable=1
[  134.283872] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  134.283878] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  134.283884] gc2053: About to write streaming registers for interface 1
[  134.283890] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  134.283898] sensor_write: reg=0xfe val=0x00, client=854efe00, adapter=i2c0, addr=0x37
[  134.284216] sensor_write: reg=0xfe val=0x00 SUCCESS
[  134.284224] sensor_write_array: reg[1] 0xfe=0x00 OK
[  134.284232] sensor_write: reg=0x3e val=0x91, client=854efe00, adapter=i2c0, addr=0x37
[  134.284545] sensor_write: reg=0x3e val=0x91 SUCCESS
[  134.284552] sensor_write_array: reg[2] 0x3e=0x91 OK
[  134.284558] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  134.284565] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  134.284571] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  134.284577] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  134.284583] *** BINARY NINJA: Subdev 5 s_stream SUCCESS ***
[  134.284588] tx_isp_video_link_stream: Subdev 6 is NULL
[  134.284594] tx_isp_video_link_stream: Subdev 7 is NULL
[  134.284600] tx_isp_video_link_stream: Subdev 8 is NULL
[  134.284605] tx_isp_video_link_stream: Subdev 9 is NULL
[  134.284611] tx_isp_video_link_stream: Subdev 10 is NULL
[  134.284616] tx_isp_video_link_stream: Subdev 11 is NULL
[  134.284622] tx_isp_video_link_stream: Subdev 12 is NULL
[  134.284628] tx_isp_video_link_stream: Subdev 13 is NULL
[  134.284633] tx_isp_video_link_stream: Subdev 14 is NULL
[  134.284639] tx_isp_video_link_stream: Subdev 15 is NULL
[  134.284644] *** BINARY NINJA: All 16 subdevices processed successfully ***
[  134.394744] ISP M0 device open called from pid 2551
[  134.394777] *** REFERENCE DRIVER IMPLEMENTATION ***
[  134.394785] ISP M0 tuning buffer allocated: 811d8000 (size=0x500c, aligned)
[  134.394791] tisp_par_ioctl global variable set: 811d8000
[  134.394848] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  134.394856] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  134.394863] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  134.394870] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  134.394877] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  134.394883] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  134.394889] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  134.394894] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  134.394916] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  134.394923] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  134.394928] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  134.394937] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  134.394943] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  134.394950] CRITICAL: Cannot access saturation field at 84bf6024 - PREVENTING BadVA CRASH
[  134.395398] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  134.395411] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  134.395418] Set control: cmd=0x980901 value=128
[  134.395552] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  134.395562] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  134.395568] Set control: cmd=0x98091b value=128
[  134.395688] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  134.395698] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  134.395704] Set control: cmd=0x980902 value=128
[  134.395711] tisp_bcsh_saturation: saturation=128
[  134.395830] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  134.395839] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  134.395846] Set control: cmd=0x980900 value=128
[  134.396029] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  134.396040] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  134.396046] Set control: cmd=0x980901 value=128
[  134.396176] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  134.396186] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  134.396192] Set control: cmd=0x98091b value=128
[  134.396313] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  134.396322] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  134.396328] Set control: cmd=0x980902 value=128
[  134.396335] tisp_bcsh_saturation: saturation=128
[  134.401094] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  134.401107] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  134.401114] Set control: cmd=0x980900 value=128
[  134.401332] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  134.401343] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  134.401349] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  134.401496] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  134.401505] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  134.401511] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  134.401648] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  134.401658] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  134.401665] Set control: cmd=0x980914 value=0
[  134.401877] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  134.401888] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  134.401895] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  134.401901] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  134.401906] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  134.401968] isp-w02 proc: outputting frame_count=0
[  134.401983] isp-w02 proc: outputting frame_count=0
[  134.402042] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  134.402050] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  134.402057] Set control: cmd=0x980915 value=0
[  134.402245] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  134.402256] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  134.402262] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  134.402413] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  134.402423] *** tx_isp_video_link_stream: EXACT Binary Ninja implementation - enable=0 ***
[  134.402429] *** BINARY NINJA EXACT: Iterating through 16 subdevices at offset 0x38 ***
[  134.402436] tx_isp_video_link_stream: No video ops for subdev 0
[  134.402442] tx_isp_video_link_stream: No video ops for subdev 1
[  134.402448] *** BINARY NINJA: Calling subdev 2 s_stream (enable=0) ***
[  134.402458] *** DEBUG: subdev=85bcc800, ops=c06cb248, video=c06cb268, s_stream=c06c8400 ***
[  134.402466] gc2053: s_stream called with enable=0
[  134.402474] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  134.402480] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  134.402486] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  134.402496] sensor_write: reg=0xfe val=0x00, client=854efe00, adapter=i2c0, addr=0x37
[  134.402819] sensor_write: reg=0xfe val=0x00 SUCCESS
[  134.402827] sensor_write_array: reg[1] 0xfe=0x00 OK
[  134.402836] sensor_write: reg=0x3e val=0x00, client=854efe00, adapter=i2c0, addr=0x37
[  134.403154] sensor_write: reg=0x3e val=0x00 SUCCESS
[  134.403162] sensor_write_array: reg[2] 0x3e=0x00 OK
[  134.403168] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  134.403174] gc2053: Sensor hardware streaming stopped
[  134.403180] *** BINARY NINJA: Subdev 2 s_stream SUCCESS ***
[  134.403186] tx_isp_video_link_stream: Subdev 3 is NULL
[  134.403192] tx_isp_video_link_stream: No s_stream function for subdev 4
[  134.403199] *** BINARY NINJA: Calling subdev 5 s_stream (enable=0) ***
[  134.403208] *** DEBUG: subdev=85bcc800, ops=c06cb248, video=c06cb268, s_stream=c06c8400 ***
[  134.403214] gc2053: s_stream called with enable=0
[  134.403220] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  134.403226] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  134.403232] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  134.403241] sensor_write: reg=0xfe val=0x00, client=854efe00, adapter=i2c0, addr=0x37
[  134.403555] sensor_write: reg=0xfe val=0x00 SUCCESS
[  134.403562] sensor_write_array: reg[1] 0xfe=0x00 OK
[  134.403571] sensor_write: reg=0x3e val=0x00, client=854efe00, adapter=i2c0, addr=0x37
[  134.403884] sensor_write: reg=0x3e val=0x00 SUCCESS
[  134.403891] sensor_write_array: reg[2] 0x3e=0x00 OK
[  134.403898] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  134.403904] gc2053: Sensor hardware streaming stopped
[  134.403909] *** BINARY NINJA: Subdev 5 s_stream SUCCESS ***
[  134.403915] tx_isp_video_link_stream: Subdev 6 is NULL
[  134.403920] tx_isp_video_link_stream: Subdev 7 is NULL
[  134.403926] tx_isp_video_link_stream: Subdev 8 is NULL
[  134.403932] tx_isp_video_link_stream: Subdev 9 is NULL
[  134.403938] tx_isp_video_link_stream: Subdev 10 is NULL
[  134.403943] tx_isp_video_link_stream: Subdev 11 is NULL
[  134.403949] tx_isp_video_link_stream: Subdev 12 is NULL
[  134.403954] tx_isp_video_link_stream: Subdev 13 is NULL
[  134.403960] tx_isp_video_link_stream: Subdev 14 is NULL
[  134.403966] tx_isp_video_link_stream: Subdev 15 is NULL
[  134.403971] *** BINARY NINJA: All 16 subdevices processed successfully ***
[  134.403980] ISP IOCTL: cmd=0x800456d1 arg=0x7fab4530
[  134.403986] Video link destroy: cleaning up pipeline connections
[  134.404066] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  134.404075] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  134.404082] Set control: cmd=0x8000164 value=1
[  134.404090] ISP IOCTL: cmd=0x800456d0 arg=0x7fab4530
[  134.404096] Video link setup: config=0
[  134.404102] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  134.404109] *** tx_isp_video_link_stream: EXACT Binary Ninja implementation - enable=1 ***
[  134.404114] *** BINARY NINJA EXACT: Iterating through 16 subdevices at offset 0x38 ***
[  134.404120] *** tx_isp_video_link_stream: Activating all submodules before link_stream ***
[  134.404126] *** tx_isp_video_link_stream: Activation pass complete ***
[  134.404132] tx_isp_video_link_stream: No video ops for subdev 0
[  134.404244] tx_isp_video_link_stream: No video ops for subdev 1
[  134.404254] *** BINARY NINJA: Calling subdev 2 s_stream (enable=1) ***
[  134.404263] *** DEBUG: subdev=85bcc800, ops=c06cb248, video=c06cb268, s_stream=c06c8400 ***
[  134.404270] gc2053: s_stream called with enable=1
[  134.404277] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  134.404284] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  134.404290] gc2053: About to write streaming registers for interface 1
[  134.404296] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  134.404305] sensor_write: reg=0xfe val=0x00, client=854efe00, adapter=i2c0, addr=0x37
[  134.404623] sensor_write: reg=0xfe val=0x00 SUCCESS
[  134.404631] sensor_write_array: reg[1] 0xfe=0x00 OK
[  134.404640] sensor_write: reg=0x3e val=0x91, client=854efe00, adapter=i2c0, addr=0x37
[  134.404956] sensor_write: reg=0x3e val=0x91 SUCCESS
[  134.404964] sensor_write_array: reg[2] 0x3e=0x91 OK
[  134.404970] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  134.404977] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  134.404984] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  134.404990] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  134.404996] *** BINARY NINJA: Subdev 2 s_stream SUCCESS ***
[  134.405001] tx_isp_video_link_stream: Subdev 3 is NULL
[  134.405007] tx_isp_video_link_stream: No s_stream function for subdev 4
[  134.405014] *** BINARY NINJA: Calling subdev 5 s_stream (enable=1) ***
[  134.405022] *** DEBUG: subdev=85bcc800, ops=c06cb248, video=c06cb268, s_stream=c06c8400 ***
[  134.405028] gc2053: s_stream called with enable=1
[  134.405035] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  134.405041] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  134.405048] gc2053: About to write streaming registers for interface 1
[  134.405054] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  134.405062] sensor_write: reg=0xfe val=0x00, client=854efe00, adapter=i2c0, addr=0x37
[  134.405374] sensor_write: reg=0xfe val=0x00 SUCCESS
[  134.405381] sensor_write_array: reg[1] 0xfe=0x00 OK
[  134.405390] sensor_write: reg=0x3e val=0x91, client=854efe00, adapter=i2c0, addr=0x37
[  134.405703] sensor_write: reg=0x3e val=0x91 SUCCESS
[  134.405710] sensor_write_array: reg[2] 0x3e=0x91 OK
[  134.405716] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  134.405723] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  134.405729] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  134.405735] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  134.405741] *** BINARY NINJA: Subdev 5 s_stream SUCCESS ***
[  134.405747] tx_isp_video_link_stream: Subdev 6 is NULL
[  134.405752] tx_isp_video_link_stream: Subdev 7 is NULL
[  134.405758] tx_isp_video_link_stream: Subdev 8 is NULL
[  134.405764] tx_isp_video_link_stream: Subdev 9 is NULL
[  134.405769] tx_isp_video_link_stream: Subdev 10 is NULL
[  134.405775] tx_isp_video_link_stream: Subdev 11 is NULL
[  134.405780] tx_isp_video_link_stream: Subdev 12 is NULL
[  134.405786] tx_isp_video_link_stream: Subdev 13 is NULL
[  134.405792] tx_isp_video_link_stream: Subdev 14 is NULL
[  134.405798] tx_isp_video_link_stream: Subdev 15 is NULL
[  134.405803] *** BINARY NINJA: All 16 subdevices processed successfully ***
[  134.406013] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  134.406024] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  134.406032] Set control: cmd=0x980918 value=2
[  134.406184] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  134.406194] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  134.406200] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  134.406337] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  134.406346] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  134.406352] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  134.406476] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  134.406484] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  134.406490] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  134.406605] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  134.406614] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  134.406620] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  134.407994] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  134.408006] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  134.408012] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  134.408217] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  134.408228] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  134.408233] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  134.408376] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  134.408386] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  134.408392] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  134.408524] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  134.408533] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  134.408538] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  134.408758] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  134.408768] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  134.408774] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  134.408906] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  134.408915] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  134.408921] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
root@ing-wyze-cam3-a000 ~# [INFO:WS.cpp]: Server started on port 8089
[ERROR:IMPFramesource.cpp]: IMP_FrameSource_EnableChn(0) = -1
d[ERROR:IMPFramesource.cpp]: IMP_FrameSource_EnableChn(1) = -1
set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# dmesg 
[  134.777365] system_reg_write: Writing ISP reg[0xa810] = 0x0
[  134.777371] system_reg_write: Writing ISP reg[0xa814] = 0x0
[  134.777377] system_reg_write: Writing ISP reg[0xa818] = 0x0
[  134.777383] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[  134.777390] system_reg_write: Writing ISP reg[0xa820] = 0x0
[  134.777396] system_reg_write: Writing ISP reg[0xa824] = 0x0
[  134.777403] system_reg_write: Writing ISP reg[0xa800] = 0x1
[  134.777409] system_reg_write: Writing ISP reg[0xa828] = 0x0
[  134.777415] tiziano_ae_set_hardware_param: Parameters written to AE1
[  134.777421] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  134.777429] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  134.777446] tiziano_deflicker_expt: Generated 119 LUT entries
[  134.777452] tisp_event_set_cb: Setting callback for event 1
[  134.777459] tisp_event_set_cb: Event 1 callback set to c067a508
[  134.777465] tisp_event_set_cb: Setting callback for event 6
[  134.777472] tisp_event_set_cb: Event 6 callback set to c06792e8
[  134.777478] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  134.777484] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  134.777491] tiziano_awb_init: Initializing Auto White Balance (-1066624068x8275)
[  134.777497] system_reg_write: Writing ISP reg[0xb000] = 0x1
[  134.777503] system_reg_write: Writing ISP reg[0x1800] = 0x1
[  134.777509] tiziano_awb_init: AWB hardware blocks enabled
[  134.777515] tiziano_gamma_init: Initializing Gamma processing
[  134.777520] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  134.777574] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  134.777579] tiziano_gib_init: Initializing GIB processing
[  134.777585] tiziano_lsc_init: Initializing LSC processing
[  134.777591] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  134.777597] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  134.777604] system_reg_write: Writing ISP reg[0x3800] = 0x11
[  134.777611] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[  134.777616] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  134.777676] tiziano_ccm_init: Initializing Color Correction Matrix
[  134.777681] tiziano_ccm_init: Using linear CCM parameters
[  134.777687] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  134.777693] jz_isp_ccm: EV=64, CT=9984
[  134.777700] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  134.777706] cm_control: saturation=128
[  134.777711] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  134.777718] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  134.777723] tiziano_ccm_init: CCM initialized successfully
[  134.777729] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[  134.777735] system_reg_write: Writing ISP reg[0x4800] = 0x0
[  134.777741] system_reg_write: Writing ISP reg[0x499c] = 0x1
[  134.777747] tiziano_sharpen_init: Initializing Sharpening
[  134.777753] tiziano_sharpen_init: Using linear sharpening parameters
[  134.777759] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  134.777765] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  134.777771] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  134.777797] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  134.777803] system_reg_write: Writing ISP reg[0xb400] = 0x1
[  134.777809] tiziano_sharpen_init: Sharpening initialized successfully
[  134.777814] tiziano_sdns_init: Initializing SDNS processing
[  134.777823] tiziano_sdns_init: Using linear SDNS parameters
[  134.777828] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  134.777835] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  134.777841] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  134.777871] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  134.777877] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[  134.777883] tiziano_sdns_init: SDNS processing initialized successfully
[  134.777890] tiziano_mdns_init: Initializing MDNS processing (-1066624068x8275)
[  134.777895] tiziano_mdns_init: Using linear MDNS parameters
[  134.778614] tiziano_mdns_init: MDNS processing initialized successfully
[  134.778775] tiziano_clm_init: Initializing CLM processing
[  134.778782] tiziano_dpc_init: Initializing DPC processing
[  134.778788] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  134.778794] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  134.778801] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  134.783541] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  134.784134] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  134.784157] system_reg_write: Writing ISP reg[0xa200] = 0x1
[  134.784163] tiziano_hldc_init: Initializing HLDC processing
[  134.784170] system_reg_write: Writing ISP reg[0x9044] = 0x3
[  134.784177] tiziano_defog_init: Initializing Defog processing (-1066624068x8275)
[  134.784185] tiziano_adr_init: Initializing ADR processing (-1066624068x8275)
[  134.784191] system_reg_write: Writing ISP reg[0x4000] = 0x281619f4
[  134.784198] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[  134.784205] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[  134.784212] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[  134.784219] system_reg_write: Writing ISP reg[0x401c] = 0x19f40000
[  134.784225] system_reg_write: Writing ISP reg[0x4020] = 0x4dfc33e8
[  134.784232] system_reg_write: Writing ISP reg[0x4024] = 0x67f64ddc
[  134.784239] system_reg_write: Writing ISP reg[0x4028] = 0xc06c9bbc
[  134.784245] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[  134.784252] system_reg_write: Writing ISP reg[0x4458] = 0x1d44867c
[  134.784258] tiziano_adr_params_refresh: Refreshing ADR parameters
[  134.784264] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  134.784270] tiziano_adr_params_init: Initializing ADR parameter arrays
[  134.784277] tisp_adr_set_params: Writing ADR parameters to registers
[  134.784307] tisp_adr_set_params: ADR parameters written to hardware
[  134.784313] tisp_event_set_cb: Setting callback for event 18
[  134.784320] tisp_event_set_cb: Event 18 callback set to c067abe8
[  134.784326] tisp_event_set_cb: Setting callback for event 2
[  134.784332] tisp_event_set_cb: Event 2 callback set to c0678f38
[  134.784337] tiziano_adr_init: ADR processing initialized successfully
[  134.784345] tiziano_af_init: Initializing Auto Focus (-1066624068x8275)
[  134.784350] tiziano_bcsh_init: Initializing BCSH processing
[  134.784355] tiziano_ydns_init: Initializing YDNS processing
[  134.784361] tiziano_rdns_init: Initializing RDNS processing
[  134.784366] *** tisp_init: INITIALIZING WDR-SPECIFIC COMPONENTS ***
[  134.784373] tiziano_wdr_init: Initializing WDR processing (-1066624068x8275)
[  134.784379] tisp_gb_init: Initializing GB processing for WDR
[  134.784385] tisp_dpc_wdr_en: Enable DPC WDR mode
[  134.784390] tisp_lsc_wdr_en: Enable LSC WDR mode
[  134.784395] tisp_gamma_wdr_en: Enable Gamma WDR mode
[  134.784401] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[  134.784407] tisp_ccm_wdr_en: Enable CCM WDR mode
[  134.784412] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[  134.784417] tisp_rdns_wdr_en: Enable RDNS WDR mode
[  134.784423] tisp_adr_wdr_en: Enable ADR WDR mode
[  134.784429] tisp_defog_wdr_en: Enable Defog WDR mode
[  134.784434] tisp_mdns_wdr_en: Enable MDNS WDR mode
[  134.784439] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[  134.784445] tisp_ae_wdr_en: Enable AE WDR mode
[  134.784451] tisp_sdns_wdr_en: Enable SDNS WDR mode
[  134.784456] tiziano_wdr_init: WDR processing initialized successfully
[  134.784461] tisp_gb_init: Initializing GB processing for WDR
[  134.784467] tisp_dpc_wdr_en: Enable DPC WDR mode
[  134.784472] tisp_lsc_wdr_en: Enable LSC WDR mode
[  134.784477] tisp_gamma_wdr_en: Enable Gamma WDR mode
[  134.784483] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[  134.784489] tisp_ccm_wdr_en: Enable CCM WDR mode
[  134.784494] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[  134.784499] tisp_rdns_wdr_en: Enable RDNS WDR mode
[  134.784505] tisp_adr_wdr_en: Enable ADR WDR mode
[  134.784510] tisp_defog_wdr_en: Enable Defog WDR mode
[  134.784515] tisp_mdns_wdr_en: Enable MDNS WDR mode
[  134.784521] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[  134.784527] tisp_ae_wdr_en: Enable AE WDR mode
[  134.784532] tisp_sdns_wdr_en: Enable SDNS WDR mode
[  134.784537] *** tisp_init: WDR COMPONENTS INITIALIZED ***
[  134.784542] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  134.784556] system_reg_write: Writing ISP reg[0xa02c] = 0x22b8000
[  134.784563] system_reg_write: Writing ISP reg[0xa030] = 0x22b9000
[  134.784570] system_reg_write: Writing ISP reg[0xa034] = 0x22ba000
[  134.784577] system_reg_write: Writing ISP reg[0xa038] = 0x22bb000
[  134.784583] system_reg_write: Writing ISP reg[0xa03c] = 0x22bc000
[  134.784590] system_reg_write: Writing ISP reg[0xa040] = 0x22bc800
[  134.784597] system_reg_write: Writing ISP reg[0xa044] = 0x22bd000
[  134.784603] system_reg_write: Writing ISP reg[0xa048] = 0x22bd800
[  134.784610] system_reg_write: Writing ISP reg[0xa04c] = 0x33
[  134.784616] *** tisp_init: AE0 buffer allocated at 0x022b8000 ***
[  134.784624] system_reg_write: Writing ISP reg[0xa82c] = 0x2270000
[  134.784631] system_reg_write: Writing ISP reg[0xa830] = 0x2271000
[  134.784637] system_reg_write: Writing ISP reg[0xa834] = 0x2272000
[  134.784644] system_reg_write: Writing ISP reg[0xa838] = 0x2273000
[  134.784651] system_reg_write: Writing ISP reg[0xa83c] = 0x2274000
[  134.784658] system_reg_write: Writing ISP reg[0xa840] = 0x2274800
[  134.784665] system_reg_write: Writing ISP reg[0xa844] = 0x2275000
[  134.784671] system_reg_write: Writing ISP reg[0xa848] = 0x2275800
[  134.784678] system_reg_write: Writing ISP reg[0xa84c] = 0x33
[  134.784684] *** tisp_init: AE1 buffer allocated at 0x02270000 ***
[  134.784690] system_reg_write: Writing ISP reg[0x804] = 0x12
[  134.784697] system_reg_write: Writing ISP reg[0x1c] = 0x8
[  134.784703] system_reg_write: Writing ISP reg[0x800] = 0x1
[  134.784708] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  134.784716] tiziano_ae_init: Initializing Auto Exposure (-1066624068x8275@1) - Binary Ninja EXACT
[  134.784726] tiziano_ae_params_refresh: Refreshing AE parameters
[  134.784739] tiziano_ae_params_refresh: AE parameters refreshed
[  134.784745] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  134.784751] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  134.784757] tiziano_ae_para_addr: Setting up AE parameter addresses
[  134.784762] tiziano_ae_para_addr: AE parameter addresses configured
[  134.784769] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  134.784775] system_reg_write: Writing ISP reg[0xa004] = 0xdb000
[  134.784782] system_reg_write: Writing ISP reg[0xa008] = 0x40d0b00
[  134.784789] system_reg_write: Writing ISP reg[0xa00c] = 0x80d0b00
[  134.784795] system_reg_write: Writing ISP reg[0xa010] = 0xc0d0b00
[  134.784802] system_reg_write: Writing ISP reg[0xa014] = 0xd0b00
[  134.784809] system_reg_write: Writing ISP reg[0xa018] = 0xd0b0010
[  134.784815] system_reg_write: Writing ISP reg[0xa01c] = 0x6aa3c814
[  134.784822] system_reg_write: Writing ISP reg[0xa020] = 0x1000c0
[  134.784829] system_reg_write: Writing ISP reg[0xa024] = 0x205300
[  134.784835] system_reg_write: Writing ISP reg[0xa000] = 0x1
[  134.784842] system_reg_write: Writing ISP reg[0xa028] = 0x100000
[  134.784848] tiziano_ae_set_hardware_param: Parameters written to AE0
[  134.784854] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  134.784861] system_reg_write: Writing ISP reg[0xa804] = 0x0
[  134.784867] system_reg_write: Writing ISP reg[0xa808] = 0x0
[  134.784873] system_reg_write: Writing ISP reg[0xa80c] = 0x0
[  134.784880] system_reg_write: Writing ISP reg[0xa810] = 0x0
[  134.784886] system_reg_write: Writing ISP reg[0xa814] = 0x0
[  134.784893] system_reg_write: Writing ISP reg[0xa818] = 0x0
[  134.784899] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[  134.784905] system_reg_write: Writing ISP reg[0xa820] = 0x0
[  134.784911] system_reg_write: Writing ISP reg[0xa824] = 0x0
[  134.784918] system_reg_write: Writing ISP reg[0xa800] = 0x1
[  134.784924] system_reg_write: Writing ISP reg[0xa828] = 0x0
[  134.784930] tiziano_ae_set_hardware_param: Parameters written to AE1
[  134.784936] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  134.784944] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  134.784961] tiziano_deflicker_expt: Generated 119 LUT entries
[  134.784967] tisp_event_set_cb: Setting callback for event 1
[  134.784973] tisp_event_set_cb: Event 1 callback set to c067a508
[  134.784979] tisp_event_set_cb: Setting callback for event 6
[  134.784985] tisp_event_set_cb: Event 6 callback set to c06792e8
[  134.784991] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  134.784997] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  134.785004] tiziano_awb_init: Initializing Auto White Balance (-1066624068x8275)
[  134.785011] system_reg_write: Writing ISP reg[0xb000] = 0x1
[  134.785017] system_reg_write: Writing ISP reg[0x1800] = 0x1
[  134.785022] tiziano_awb_init: AWB hardware blocks enabled
[  134.785027] tiziano_gamma_init: Initializing Gamma processing
[  134.785033] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  134.785087] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  134.785093] tiziano_gib_init: Initializing GIB processing
[  134.785098] tiziano_lsc_init: Initializing LSC processing
[  134.785103] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  134.785110] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  134.785117] system_reg_write: Writing ISP reg[0x3800] = 0x11
[  134.785123] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[  134.785129] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  134.785187] tiziano_ccm_init: Initializing Color Correction Matrix
[  134.785193] tiziano_ccm_init: Using linear CCM parameters
[  134.785198] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  134.785205] jz_isp_ccm: EV=64, CT=9984
[  134.785211] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  134.785217] cm_control: saturation=128
[  134.785223] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  134.785229] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  134.785234] tiziano_ccm_init: CCM initialized successfully
[  134.785239] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[  134.785247] system_reg_write: Writing ISP reg[0x4800] = 0x0
[  134.785253] system_reg_write: Writing ISP reg[0x499c] = 0x1
[  134.785258] tiziano_sharpen_init: Initializing Sharpening
[  134.785264] tiziano_sharpen_init: Using linear sharpening parameters
[  134.785269] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  134.785277] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  134.785282] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  134.785307] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  134.785313] system_reg_write: Writing ISP reg[0xb400] = 0x1
[  134.785319] tiziano_sharpen_init: Sharpening initialized successfully
[  134.785325] tiziano_sdns_init: Initializing SDNS processing
[  134.785333] tiziano_sdns_init: Using linear SDNS parameters
[  134.785339] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  134.785345] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  134.785351] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  134.785381] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  134.785388] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[  134.785393] tiziano_sdns_init: SDNS processing initialized successfully
[  134.785401] tiziano_mdns_init: Initializing MDNS processing (-1066624068x8275)
[  134.785406] tiziano_mdns_init: Using linear MDNS parameters
[  134.785415] tiziano_mdns_init: MDNS processing initialized successfully
[  134.785421] tiziano_clm_init: Initializing CLM processing
[  134.785426] tiziano_dpc_init: Initializing DPC processing
[  134.785431] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  134.785438] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  134.785445] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  134.785451] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  134.785465] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  134.785471] system_reg_write: Writing ISP reg[0xa200] = 0x1
[  134.785476] tiziano_hldc_init: Initializing HLDC processing
[  134.785483] system_reg_write: Writing ISP reg[0x9044] = 0x3
[  134.785489] tiziano_defog_init: Initializing Defog processing (-1066624068x8275)
[  134.785496] tiziano_adr_init: Initializing ADR processing (-1066624068x8275)
[  134.785503] system_reg_write: Writing ISP reg[0x4000] = 0x281619f4
[  134.785510] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[  134.785517] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[  134.785523] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[  134.785530] system_reg_write: Writing ISP reg[0x401c] = 0x19f40000
[  134.785537] system_reg_write: Writing ISP reg[0x4020] = 0x4dfc33e8
[  134.785543] system_reg_write: Writing ISP reg[0x4024] = 0x67f64ddc
[  134.785550] system_reg_write: Writing ISP reg[0x4028] = 0xc06c9bbc
[  134.785557] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[  134.785564] system_reg_write: Writing ISP reg[0x4458] = 0x1d44867c
[  134.785569] tiziano_adr_params_refresh: Refreshing ADR parameters
[  134.785575] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  134.785581] tiziano_adr_params_init: Initializing ADR parameter arrays
[  134.785587] tisp_adr_set_params: Writing ADR parameters to registers
[  134.785616] tisp_adr_set_params: ADR parameters written to hardware
[  134.785622] tisp_event_set_cb: Setting callback for event 18
[  134.785629] tisp_event_set_cb: Event 18 callback set to c067abe8
[  134.785635] tisp_event_set_cb: Setting callback for event 2
[  134.785641] tisp_event_set_cb: Event 2 callback set to c0678f38
[  134.785646] tiziano_adr_init: ADR processing initialized successfully
[  134.785653] tiziano_af_init: Initializing Auto Focus (-1066624068x8275)
[  134.785658] tiziano_bcsh_init: Initializing BCSH processing
[  134.785663] tiziano_ydns_init: Initializing YDNS processing
[  134.785669] tiziano_rdns_init: Initializing RDNS processing
[  134.785674] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  134.785679] tisp_event_init: Initializing ISP event system
[  134.785687] tisp_event_init: SAFE event system initialized with 20 nodes
[  134.785693] tisp_event_set_cb: Setting callback for event 4
[  134.785700] tisp_event_set_cb: Event 4 callback set to c0678f64
[  134.785705] tisp_event_set_cb: Setting callback for event 5
[  134.785712] tisp_event_set_cb: Event 5 callback set to c0679afc
[  134.785717] tisp_event_set_cb: Setting callback for event 7
[  134.785724] tisp_event_set_cb: Event 7 callback set to c0678fec
[  134.785730] tisp_event_set_cb: Setting callback for event 9
[  134.785736] tisp_event_set_cb: Event 9 callback set to c067906c
[  134.785742] tisp_event_set_cb: Setting callback for event 8
[  134.785748] tisp_event_set_cb: Event 8 callback set to c0679120
[  134.785753] *** tisp_init: STARTING EVENT PROCESSING THREAD ***
[  134.785760] *** system_irq_func_set: Registered handler at index 13 ***
[  134.785765] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[  134.785771] tisp_param_operate_init: Initializing parameter operations
[  134.785779] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  134.785785] tisp_code_create_tuning_node: Device already created, skipping
[  134.785791] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[  134.785797] *** tx_isp_subdev_pipo: SAFE struct member access implementation ***
[  134.785805] tx_isp_subdev_pipo: entry - sd=85c20c00, arg=811e1bf8
[  134.785811] tx_isp_subdev_pipo: vic_dev retrieved: 85c20c00
[  134.785816] tx_isp_subdev_pipo: set processing = 1 (safe struct access)
[  134.785822] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures
[  134.785827] tx_isp_subdev_pipo: initialized linked list heads (safe Linux API)
[  134.785833] tx_isp_subdev_pipo: initialized spinlock
[  134.785841] tx_isp_subdev_pipo: set function pointers - qbuf=c067547c, clearbuf=c06745d0, s_stream=c0674fd8, sd=85c20c00
[  134.785849] tx_isp_subdev_pipo: added buffer entry 0 to free list
[  134.785855] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[  134.785862] tx_isp_subdev_pipo: added buffer entry 1 to free list
[  134.785869] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[  134.785875] tx_isp_subdev_pipo: added buffer entry 2 to free list
[  134.785881] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[  134.785887] tx_isp_subdev_pipo: added buffer entry 3 to free list
[  134.785894] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[  134.785900] tx_isp_subdev_pipo: added buffer entry 4 to free list
[  134.785907] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[  134.785913] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[  134.785919] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[  134.785924] tx_isp_subdev_pipo: completed successfully, returning 0
[  134.785930] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[  134.785935] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[  134.785941] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  134.785947] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  134.785954] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[  134.785960] ispcore_core_ops_init: Complete, result=0<6>[  134.785967] FRAME CHANNEL OPEN: core init ret=0
[  134.785973] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[  134.785979] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[  134.785985] *** FRAME CHANNEL 0: Initialized state ***
[  134.785991] *** CRITICAL FIX: Frame channel device stored at file+0x70 to prevent crash ***
[  134.785997] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  134.786005] Channel 0: Format 1920x1080, pixfmt=0x3231564e, minor=54
[  134.786046] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc07056c3 ***
[  134.786056] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  134.786065] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[  134.786697] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[  134.786709] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  134.786717] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[  134.786724] Channel 0: Request 4 buffers, type=1 memory=2
[  134.786730] Channel 0: USERPTR mode - client will provide buffers
[  134.786736] Channel 0: USERPTR mode - 4 user buffers expected
[  134.786743] *** Channel 0: VIC active_buffer_count set to 4 ***
[  134.786749] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[  134.786773] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[  134.786781] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  134.786787] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[  134.786795] *** Channel 0: QBUF - Validation: index=0, buffer_count=4 ***
[  134.786801] *** Channel 0: QBUF - Queue buffer index=0 ***
[  134.786807] *** QBUF: No driver buffer for index 0 - continuing for VBM mode ***
[  134.786816] *** Channel 0: QBUF details: memory=2 index=0 length=3133440 bytesused=0 flags=0x0 field=0 ***
[  134.786825] *** Channel 0: QBUF - Using candidate phys=0x6f58700 from buffer (memory=2) ***
[  134.786833] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x6300000 (base=0x6300000 step=3110400 index=0) ***
[  134.786843] *** Channel 0: QBUF - Programming VIC buffer[0] = 0x6300000 (size=3136320) ***
[  134.786849] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  134.786855] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  134.786862] *** vic_event_handler: Processing event 0x3000008 ***
[  134.786869] VIC EVENT: QBUF -> entry addr=0x6300000 idx=0 (calling ispvic_frame_channel_qbuf)
[  134.786877] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x6300000 -> VIC[0x318] (slot 0) ***
[  134.786884] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  134.786890] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  134.786896] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  134.786903] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  134.786913] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[  134.786920] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  134.786926] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[  134.786933] *** Channel 0: QBUF - Validation: index=1, buffer_count=4 ***
[  134.786939] *** Channel 0: QBUF - Queue buffer index=1 ***
[  134.786945] *** QBUF: No driver buffer for index 1 - continuing for VBM mode ***
[  134.786955] *** Channel 0: QBUF details: memory=2 index=1 length=3133440 bytesused=0 flags=0x0 field=0 ***
[  134.786962] *** Channel 0: QBUF - Using candidate phys=0x7255700 from buffer (memory=2) ***
[  134.786971] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x65f7600 (base=0x6300000 step=3110400 index=1) ***
[  134.786981] *** Channel 0: QBUF - Adjusted phys by VIC stride: old=0x65f7600 -> new=0x68eec00 (base=0x6300000 stride=3840 h=1080 step=6220800 idx=1) ***
[  134.786990] *** Channel 0: QBUF - Programming VIC buffer[1] = 0x68eec00 (size=3136320) ***
[  134.786996] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  134.787003] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  134.787009] *** vic_event_handler: Processing event 0x3000008 ***
[  134.787015] VIC EVENT: QBUF -> entry addr=0x68eec00 idx=1 (calling ispvic_frame_channel_qbuf)
[  134.787023] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x68eec00 -> VIC[0x31c] (slot 1) ***
[  134.787029] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  134.787035] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  134.787041] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  134.787047] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  134.787055] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[  134.787063] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  134.787069] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[  134.787075] *** Channel 0: QBUF - Validation: index=2, buffer_count=4 ***
[  134.787081] *** Channel 0: QBUF - Queue buffer index=2 ***
[  134.787087] *** QBUF: No driver buffer for index 2 - continuing for VBM mode ***
[  134.787097] *** Channel 0: QBUF details: memory=2 index=2 length=3133440 bytesused=0 flags=0x0 field=0 ***
[  134.787104] *** Channel 0: QBUF - Using candidate phys=0x7552700 from buffer (memory=2) ***
[  134.787113] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x68eec00 (base=0x6300000 step=3110400 index=2) ***
[  134.787123] *** Channel 0: QBUF - Adjusted phys by VIC stride: old=0x68eec00 -> new=0x6edd800 (base=0x6300000 stride=3840 h=1080 step=6220800 idx=2) ***
[  134.787132] *** Channel 0: QBUF - Programming VIC buffer[2] = 0x6edd800 (size=3136320) ***
[  134.787139] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  134.787145] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  134.787151] *** vic_event_handler: Processing event 0x3000008 ***
[  134.787157] VIC EVENT: QBUF -> entry addr=0x6edd800 idx=2 (calling ispvic_frame_channel_qbuf)
[  134.787165] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x6edd800 -> VIC[0x320] (slot 2) ***
[  134.787171] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  134.787177] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  134.787183] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  134.787189] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  134.787197] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[  134.787205] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  134.787211] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[  134.787217] *** Channel 0: QBUF - Validation: index=3, buffer_count=4 ***
[  134.787223] *** Channel 0: QBUF - Queue buffer index=3 ***
[  134.787229] *** QBUF: No driver buffer for index 3 - continuing for VBM mode ***
[  134.787239] *** Channel 0: QBUF details: memory=2 index=3 length=3133440 bytesused=0 flags=0x0 field=0 ***
[  134.787246] *** Channel 0: QBUF - Using candidate phys=0x784f700 from buffer (memory=2) ***
[  134.787255] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x6be6200 (base=0x6300000 step=3110400 index=3) ***
[  134.787265] *** Channel 0: QBUF - Adjusted phys by VIC stride: old=0x6be6200 -> new=0x74cc400 (base=0x6300000 stride=3840 h=1080 step=6220800 idx=3) ***
[  134.787274] *** Channel 0: QBUF - Programming VIC buffer[3] = 0x74cc400 (size=3136320) ***
[  134.787280] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  134.787286] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  134.787292] *** vic_event_handler: Processing event 0x3000008 ***
[  134.787299] VIC EVENT: QBUF -> entry addr=0x74cc400 idx=3 (calling ispvic_frame_channel_qbuf)
[  134.787307] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x74cc400 -> VIC[0x324] (slot 3) ***
[  134.787313] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  134.787319] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  134.787324] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  134.787331] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  134.787419] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0x80045612 ***
[  134.787429] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  134.787436] Channel 0: VIDIOC_STREAMON request, type=1
[  134.787442] *** Channel 0: STREAMON aborted - no sensor registered yet ***
[  134.793271] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[  134.793400] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  134.793407] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[  134.793415] Channel 0: Request 0 buffers, type=1 memory=2
[  134.793421] Channel 0: Freeing existing buffers
[  134.793795] *** Channel 0: VIC active_buffer_count cleared ***
[  134.794285] *** FRAME CHANNEL 0 RELEASED ***
[  134.882757] *** FRAME CHANNEL OPEN: minor=53 ***
[  134.882771] *** ispcore_core_ops_init: ENTRY - sd=85e0c000, on=1 ***
[  134.882779] *** ispcore_core_ops_init: sd->dev_priv=85c20800, sd->host_priv=  (null) ***
[  134.882787] *** ispcore_core_ops_init: sd->pdev=c06a85b0, sd->ops=c06a9368 ***
[  134.882793] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  134.882799] *** ispcore_core_ops_init: ISP device=85e0c000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  134.882807] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  134.882817] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85bcc800 (name=gc2053) ***
[  134.882823] *** tx_isp_get_sensor: Found real sensor: 85bcc800 ***
[  134.882829] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  134.882834] *** ispcore_core_ops_init: s0 (core_dev) = 85c20800 from sd->dev_priv ***
[  134.882842] ispcore_core_ops_init: core_dev=85c20800, vic_dev=85c20c00, vic_state=1
[  134.882847] *** ispcore_core_ops_init: VIC state is 1 - MAIN INITIALIZATION PATH ****** ispcore_core_ops_init: Enabling ISP clocks with simple approach ***
[  134.882858] *** CGU_ISP clock enabled at 120MHz ****** ISP clock enabled ***
[  134.882869] *** CSI clock enabled ****** ispcore_core_ops_init: Simple clock enablement complete ***
[  134.882877] *** ispcore_core_ops_init: Calling tisp_init with sensor attributes ***<6>[  134.882883] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  134.882889] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  134.882897] tisp_init: Using sensor parameters - -1066624068x8275@1, mode=9
[  134.882903] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-t31.bin ***
[  134.882936] *** load_isp_tuning_file: File size = 159736 bytes ***
[  134.883520] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[  134.883565] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-t31.bin ***
[  134.883573] *** tisp_init: Standard tuning parameters loaded successfully ***
[  134.883579] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-cust-t31.bin ***
[  134.883624] *** load_isp_tuning_file: File size = 159736 bytes ***
[  134.884216] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[  134.884259] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-cust-t31.bin ***
[  134.884267] *** tisp_init: Custom tuning parameters loaded successfully ***
[  134.884275] system_reg_write: Writing ISP reg[0x4] = 0x9bbc2053
[  134.884282] system_reg_write: Writing ISP reg[0x8] = 0x0
[  134.884288] system_reg_write: Writing ISP reg[0x1c] = 0x3f00
[  134.884295] tisp_set_csc_version: Setting CSC version 0
[  134.884301] system_reg_write: Writing ISP reg[0xc] = 0x80700008
[  134.884308] tisp_init: Set ISP top bypass to 0x80700008 (reference-standardize)
[  134.884315] system_reg_write: Writing ISP reg[0x30] = 0xffffffff
[  134.884321] system_reg_write: Writing ISP reg[0x10] = 0x133
[  134.884326] tisp_init: ISP memory buffers configured
[  134.884331] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  134.884340] tiziano_ae_init: Initializing Auto Exposure (-1066624068x8275@1) - Binary Ninja EXACT
[  134.884349] tiziano_ae_params_refresh: Refreshing AE parameters
[  134.884361] tiziano_ae_params_refresh: AE parameters refreshed
[  134.884367] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  134.884373] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  134.884379] tiziano_ae_para_addr: Setting up AE parameter addresses
[  134.884385] tiziano_ae_para_addr: AE parameter addresses configured
[  134.884391] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  134.884399] system_reg_write: Writing ISP reg[0xa004] = 0xdb000
[  134.884405] system_reg_write: Writing ISP reg[0xa008] = 0x40d0b00
[  134.884412] system_reg_write: Writing ISP reg[0xa00c] = 0x80d0b00
[  134.884419] system_reg_write: Writing ISP reg[0xa010] = 0xc0d0b00
[  134.884425] system_reg_write: Writing ISP reg[0xa014] = 0xd0b00
[  134.884432] system_reg_write: Writing ISP reg[0xa018] = 0xd0b0010
[  134.884439] system_reg_write: Writing ISP reg[0xa01c] = 0x6aa3c814
[  134.884445] system_reg_write: Writing ISP reg[0xa020] = 0x1000c0
[  134.884452] system_reg_write: Writing ISP reg[0xa024] = 0x205300
[  134.884458] system_reg_write: Writing ISP reg[0xa000] = 0x1
[  134.884465] system_reg_write: Writing ISP reg[0xa028] = 0x100000
[  134.884471] tiziano_ae_set_hardware_param: Parameters written to AE0
[  134.884477] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  134.884483] system_reg_write: Writing ISP reg[0xa804] = 0x0
[  134.884490] system_reg_write: Writing ISP reg[0xa808] = 0x0
[  134.884497] system_reg_write: Writing ISP reg[0xa80c] = 0x0
[  134.884503] system_reg_write: Writing ISP reg[0xa810] = 0x0
[  134.884509] system_reg_write: Writing ISP reg[0xa814] = 0x0
[  134.884516] system_reg_write: Writing ISP reg[0xa818] = 0x0
[  134.884522] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[  134.884529] system_reg_write: Writing ISP reg[0xa820] = 0x0
[  134.884535] system_reg_write: Writing ISP reg[0xa824] = 0x0
[  134.884541] system_reg_write: Writing ISP reg[0xa800] = 0x1
[  134.884548] system_reg_write: Writing ISP reg[0xa828] = 0x0
[  134.884553] tiziano_ae_set_hardware_param: Parameters written to AE1
[  134.884559] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  134.884567] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  134.884585] tiziano_deflicker_expt: Generated 119 LUT entries
[  134.884591] tisp_event_set_cb: Setting callback for event 1
[  134.884599] tisp_event_set_cb: Event 1 callback set to c067a508
[  134.884605] tisp_event_set_cb: Setting callback for event 6
[  134.884611] tisp_event_set_cb: Event 6 callback set to c06792e8
[  134.884617] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  134.884623] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  134.884630] tiziano_awb_init: Initializing Auto White Balance (-1066624068x8275)
[  134.884637] system_reg_write: Writing ISP reg[0xb000] = 0x1
[  134.884643] system_reg_write: Writing ISP reg[0x1800] = 0x1
[  134.884649] tiziano_awb_init: AWB hardware blocks enabled
[  134.884654] tiziano_gamma_init: Initializing Gamma processing
[  134.884659] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  134.884713] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  134.884719] tiziano_gib_init: Initializing GIB processing
[  134.884725] tiziano_lsc_init: Initializing LSC processing
[  134.884730] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  134.884737] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  134.884743] system_reg_write: Writing ISP reg[0x3800] = 0x11
[  134.884750] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[  134.884756] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  134.884814] tiziano_ccm_init: Initializing Color Correction Matrix
[  134.884819] tiziano_ccm_init: Using linear CCM parameters
[  134.884825] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  134.884831] jz_isp_ccm: EV=64, CT=9984
[  134.884838] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  134.884844] cm_control: saturation=128
[  134.884849] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  134.884856] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  134.884861] tiziano_ccm_init: CCM initialized successfully
[  134.884867] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[  134.884873] system_reg_write: Writing ISP reg[0x4800] = 0x0
[  134.884880] system_reg_write: Writing ISP reg[0x499c] = 0x1
[  134.884885] tiziano_sharpen_init: Initializing Sharpening
[  134.884891] tiziano_sharpen_init: Using linear sharpening parameters
[  134.884897] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  134.884904] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  134.884910] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  134.884935] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  134.884941] system_reg_write: Writing ISP reg[0xb400] = 0x1
[  134.884947] tiziano_sharpen_init: Sharpening initialized successfully
[  134.884952] tiziano_sdns_init: Initializing SDNS processing
[  134.884960] tiziano_sdns_init: Using linear SDNS parameters
[  134.884966] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  134.884973] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  134.884979] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  134.885009] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  134.885015] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[  134.885021] tiziano_sdns_init: SDNS processing initialized successfully
[  134.885028] tiziano_mdns_init: Initializing MDNS processing (-1066624068x8275)
[  134.885033] tiziano_mdns_init: Using linear MDNS parameters
[  134.885043] tiziano_mdns_init: MDNS processing initialized successfully
[  134.885049] tiziano_clm_init: Initializing CLM processing
[  134.885054] tiziano_dpc_init: Initializing DPC processing
[  134.885059] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  134.885066] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  134.885073] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  134.885079] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  134.885093] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  134.885099] system_reg_write: Writing ISP reg[0xa200] = 0x1
[  134.885105] tiziano_hldc_init: Initializing HLDC processing
[  134.885111] system_reg_write: Writing ISP reg[0x9044] = 0x3
[  134.885118] tiziano_defog_init: Initializing Defog processing (-1066624068x8275)
[  134.885125] tiziano_adr_init: Initializing ADR processing (-1066624068x8275)
[  134.885131] system_reg_write: Writing ISP reg[0x4000] = 0x281619f4
[  134.885139] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[  134.885145] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[  134.885152] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[  134.885159] system_reg_write: Writing ISP reg[0x401c] = 0x19f40000
[  134.885165] system_reg_write: Writing ISP reg[0x4020] = 0x4dfc33e8
[  134.885172] system_reg_write: Writing ISP reg[0x4024] = 0x67f64ddc
[  134.885179] system_reg_write: Writing ISP reg[0x4028] = 0xc06c9bbc
[  134.885186] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[  134.885193] system_reg_write: Writing ISP reg[0x4458] = 0x1d44867c
[  134.885198] tiziano_adr_params_refresh: Refreshing ADR parameters
[  134.885204] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  134.885210] tiziano_adr_params_init: Initializing ADR parameter arrays
[  134.885217] tisp_adr_set_params: Writing ADR parameters to registers
[  134.885246] tisp_adr_set_params: ADR parameters written to hardware
[  134.885252] tisp_event_set_cb: Setting callback for event 18
[  134.885259] tisp_event_set_cb: Event 18 callback set to c067abe8
[  134.885264] tisp_event_set_cb: Setting callback for event 2
[  134.885271] tisp_event_set_cb: Event 2 callback set to c0678f38
[  134.885276] tiziano_adr_init: ADR processing initialized successfully
[  134.885283] tiziano_af_init: Initializing Auto Focus (-1066624068x8275)
[  134.885289] tiziano_bcsh_init: Initializing BCSH processing
[  134.885294] tiziano_ydns_init: Initializing YDNS processing
[  134.885299] tiziano_rdns_init: Initializing RDNS processing
[  134.885304] *** tisp_init: INITIALIZING WDR-SPECIFIC COMPONENTS ***
[  134.885311] tiziano_wdr_init: Initializing WDR processing (-1066624068x8275)
[  134.885317] tisp_gb_init: Initializing GB processing for WDR
[  134.885323] tisp_dpc_wdr_en: Enable DPC WDR mode
[  134.885328] tisp_lsc_wdr_en: Enable LSC WDR mode
[  134.885334] tisp_gamma_wdr_en: Enable Gamma WDR mode
[  134.885339] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[  134.885345] tisp_ccm_wdr_en: Enable CCM WDR mode
[  134.885351] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[  134.885356] tisp_rdns_wdr_en: Enable RDNS WDR mode
[  134.885362] tisp_adr_wdr_en: Enable ADR WDR mode
[  134.885367] tisp_defog_wdr_en: Enable Defog WDR mode
[  134.885373] tisp_mdns_wdr_en: Enable MDNS WDR mode
[  134.885378] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[  134.885384] tisp_ae_wdr_en: Enable AE WDR mode
[  134.885389] tisp_sdns_wdr_en: Enable SDNS WDR mode
[  134.885395] tiziano_wdr_init: WDR processing initialized successfully
[  134.885400] tisp_gb_init: Initializing GB processing for WDR
[  134.885405] tisp_dpc_wdr_en: Enable DPC WDR mode
[  134.885411] tisp_lsc_wdr_en: Enable LSC WDR mode
[  134.885416] tisp_gamma_wdr_en: Enable Gamma WDR mode
[  134.885422] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[  134.885427] tisp_ccm_wdr_en: Enable CCM WDR mode
[  134.885433] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[  134.885438] tisp_rdns_wdr_en: Enable RDNS WDR mode
[  134.885443] tisp_adr_wdr_en: Enable ADR WDR mode
[  134.885449] tisp_defog_wdr_en: Enable Defog WDR mode
[  134.885455] tisp_mdns_wdr_en: Enable MDNS WDR mode
[  134.885460] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[  134.885465] tisp_ae_wdr_en: Enable AE WDR mode
[  134.885471] tisp_sdns_wdr_en: Enable SDNS WDR mode
[  134.885476] *** tisp_init: WDR COMPONENTS INITIALIZED ***
[  134.885481] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  134.885493] system_reg_write: Writing ISP reg[0xa02c] = 0x22f8000
[  134.885500] system_reg_write: Writing ISP reg[0xa030] = 0x22f9000
[  134.885507] system_reg_write: Writing ISP reg[0xa034] = 0x22fa000
[  134.885513] system_reg_write: Writing ISP reg[0xa038] = 0x22fb000
[  134.885520] system_reg_write: Writing ISP reg[0xa03c] = 0x22fc000
[  134.885527] system_reg_write: Writing ISP reg[0xa040] = 0x22fc800
[  134.885533] system_reg_write: Writing ISP reg[0xa044] = 0x22fd000
[  134.885540] system_reg_write: Writing ISP reg[0xa048] = 0x22fd800
[  134.885547] system_reg_write: Writing ISP reg[0xa04c] = 0x33
[  134.885553] *** tisp_init: AE0 buffer allocated at 0x022f8000 ***
[  134.885561] system_reg_write: Writing ISP reg[0xa82c] = 0x2300000
[  134.885567] system_reg_write: Writing ISP reg[0xa830] = 0x2301000
[  134.885575] system_reg_write: Writing ISP reg[0xa834] = 0x2302000
[  134.885581] system_reg_write: Writing ISP reg[0xa838] = 0x2303000
[  134.885587] system_reg_write: Writing ISP reg[0xa83c] = 0x2304000
[  134.885594] system_reg_write: Writing ISP reg[0xa840] = 0x2304800
[  134.885601] system_reg_write: Writing ISP reg[0xa844] = 0x2305000
[  134.885608] system_reg_write: Writing ISP reg[0xa848] = 0x2305800
[  134.885614] system_reg_write: Writing ISP reg[0xa84c] = 0x33
[  134.885621] *** tisp_init: AE1 buffer allocated at 0x02300000 ***
[  134.885627] system_reg_write: Writing ISP reg[0x804] = 0x12
[  134.885633] system_reg_write: Writing ISP reg[0x1c] = 0x8
[  134.885639] system_reg_write: Writing ISP reg[0x800] = 0x1
[  134.885645] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  134.885652] tiziano_ae_init: Initializing Auto Exposure (-1066624068x8275@1) - Binary Ninja EXACT
[  134.885659] tiziano_ae_params_refresh: Refreshing AE parameters
[  134.885667] tiziano_ae_params_refresh: AE parameters refreshed
[  134.885673] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  134.885678] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  134.885683] tiziano_ae_para_addr: Setting up AE parameter addresses
[  134.885689] tiziano_ae_para_addr: AE parameter addresses configured
[  134.885695] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  134.885701] system_reg_write: Writing ISP reg[0xa004] = 0xdb000
[  134.885708] system_reg_write: Writing ISP reg[0xa008] = 0x40d0b00
[  134.885715] system_reg_write: Writing ISP reg[0xa00c] = 0x80d0b00
[  134.885722] system_reg_write: Writing ISP reg[0xa010] = 0xc0d0b00
[  134.885728] system_reg_write: Writing ISP reg[0xa014] = 0xd0b00
[  134.885735] system_reg_write: Writing ISP reg[0xa018] = 0xd0b0010
[  134.885741] system_reg_write: Writing ISP reg[0xa01c] = 0x6aa3c814
[  134.885748] system_reg_write: Writing ISP reg[0xa020] = 0x1000c0
[  134.885755] system_reg_write: Writing ISP reg[0xa024] = 0x205300
[  134.885761] system_reg_write: Writing ISP reg[0xa000] = 0x1
[  134.885768] system_reg_write: Writing ISP reg[0xa028] = 0x100000
[  134.885774] tiziano_ae_set_hardware_param: Parameters written to AE0
[  134.885780] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  134.885787] system_reg_write: Writing ISP reg[0xa804] = 0x0
[  134.885793] system_reg_write: Writing ISP reg[0xa808] = 0x0
[  134.885799] system_reg_write: Writing ISP reg[0xa80c] = 0x0
[  134.885806] system_reg_write: Writing ISP reg[0xa810] = 0x0
[  134.885812] system_reg_write: Writing ISP reg[0xa814] = 0x0
[  134.885819] system_reg_write: Writing ISP reg[0xa818] = 0x0
[  134.885825] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[  134.885831] system_reg_write: Writing ISP reg[0xa820] = 0x0
[  134.885838] system_reg_write: Writing ISP reg[0xa824] = 0x0
[  134.885844] system_reg_write: Writing ISP reg[0xa800] = 0x1
[  134.885851] system_reg_write: Writing ISP reg[0xa828] = 0x0
[  134.885856] tiziano_ae_set_hardware_param: Parameters written to AE1
[  134.885862] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  134.885869] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  134.885885] tiziano_deflicker_expt: Generated 119 LUT entries
[  134.885891] tisp_event_set_cb: Setting callback for event 1
[  134.885898] tisp_event_set_cb: Event 1 callback set to c067a508
[  134.885903] tisp_event_set_cb: Setting callback for event 6
[  134.885910] tisp_event_set_cb: Event 6 callback set to c06792e8
[  134.885915] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  134.885921] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  134.885928] tiziano_awb_init: Initializing Auto White Balance (-1066624068x8275)
[  134.885935] system_reg_write: Writing ISP reg[0xb000] = 0x1
[  134.885941] system_reg_write: Writing ISP reg[0x1800] = 0x1
[  134.885947] tiziano_awb_init: AWB hardware blocks enabled
[  134.885952] tiziano_gamma_init: Initializing Gamma processing
[  134.885957] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  134.886011] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  134.886017] tiziano_gib_init: Initializing GIB processing
[  134.886021] tiziano_lsc_init: Initializing LSC processing
[  134.886027] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  134.886033] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  134.886040] system_reg_write: Writing ISP reg[0x3800] = 0x11
[  134.886047] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[  134.886052] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  134.886101] tiziano_ccm_init: Initializing Color Correction Matrix
[  134.886107] tiziano_ccm_init: Using linear CCM parameters
[  134.886113] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  134.886119] jz_isp_ccm: EV=64, CT=9984
[  134.886125] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  134.886130] cm_control: saturation=128
[  134.886135] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  134.886142] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  134.886147] tiziano_ccm_init: CCM initialized successfully
[  134.886153] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[  134.886159] system_reg_write: Writing ISP reg[0x4800] = 0x0
[  134.886165] system_reg_write: Writing ISP reg[0x499c] = 0x1
[  134.886171] tiziano_sharpen_init: Initializing Sharpening
[  134.886177] tiziano_sharpen_init: Using linear sharpening parameters
[  134.886182] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  134.886189] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  134.886195] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  134.886218] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  134.886225] system_reg_write: Writing ISP reg[0xb400] = 0x1
[  134.886230] tiziano_sharpen_init: Sharpening initialized successfully
[  134.886235] tiziano_sdns_init: Initializing SDNS processing
[  134.886243] tiziano_sdns_init: Using linear SDNS parameters
[  134.886249] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  134.886255] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  134.886261] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  134.886291] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  134.886297] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[  134.886302] tiziano_sdns_init: SDNS processing initialized successfully
[  134.886309] tiziano_mdns_init: Initializing MDNS processing (-1066624068x8275)
[  134.886315] tiziano_mdns_init: Using linear MDNS parameters
[  134.886324] tiziano_mdns_init: MDNS processing initialized successfully
[  134.886329] tiziano_clm_init: Initializing CLM processing
[  134.886335] tiziano_dpc_init: Initializing DPC processing
[  134.886340] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  134.886346] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  134.886353] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  134.886358] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  134.886372] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  134.886379] system_reg_write: Writing ISP reg[0xa200] = 0x1
[  134.886383] tiziano_hldc_init: Initializing HLDC processing
[  134.886390] system_reg_write: Writing ISP reg[0x9044] = 0x3
[  134.886397] tiziano_defog_init: Initializing Defog processing (-1066624068x8275)
[  134.886403] tiziano_adr_init: Initializing ADR processing (-1066624068x8275)
[  134.886410] system_reg_write: Writing ISP reg[0x4000] = 0x281619f4
[  134.886417] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[  134.886423] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[  134.886430] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[  134.886437] system_reg_write: Writing ISP reg[0x401c] = 0x19f40000
[  134.886443] system_reg_write: Writing ISP reg[0x4020] = 0x4dfc33e8
[  134.886450] system_reg_write: Writing ISP reg[0x4024] = 0x67f64ddc
[  134.886457] system_reg_write: Writing ISP reg[0x4028] = 0xc06c9bbc
[  134.886464] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[  134.886471] system_reg_write: Writing ISP reg[0x4458] = 0x1d44867c
[  134.886476] tiziano_adr_params_refresh: Refreshing ADR parameters
[  134.886482] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  134.886487] tiziano_adr_params_init: Initializing ADR parameter arrays
[  134.886493] tisp_adr_set_params: Writing ADR parameters to registers
[  134.886523] tisp_adr_set_params: ADR parameters written to hardware
[  134.886529] tisp_event_set_cb: Setting callback for event 18
[  134.886535] tisp_event_set_cb: Event 18 callback set to c067abe8
[  134.886541] tisp_event_set_cb: Setting callback for event 2
[  134.886547] tisp_event_set_cb: Event 2 callback set to c0678f38
[  134.886553] tiziano_adr_init: ADR processing initialized successfully
[  134.886559] tiziano_af_init: Initializing Auto Focus (-1066624068x8275)
[  134.886565] tiziano_bcsh_init: Initializing BCSH processing
[  134.886570] tiziano_ydns_init: Initializing YDNS processing
[  134.886575] tiziano_rdns_init: Initializing RDNS processing
[  134.886581] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  134.886586] tisp_event_init: Initializing ISP event system
[  134.886594] tisp_event_init: SAFE event system initialized with 20 nodes
[  134.886600] tisp_event_set_cb: Setting callback for event 4
[  134.886607] tisp_event_set_cb: Event 4 callback set to c0678f64
[  134.886613] tisp_event_set_cb: Setting callback for event 5
[  134.886619] tisp_event_set_cb: Event 5 callback set to c0679afc
[  134.886625] tisp_event_set_cb: Setting callback for event 7
[  134.886631] tisp_event_set_cb: Event 7 callback set to c0678fec
[  134.886637] tisp_event_set_cb: Setting callback for event 9
[  134.886643] tisp_event_set_cb: Event 9 callback set to c067906c
[  134.886649] tisp_event_set_cb: Setting callback for event 8
[  134.886655] tisp_event_set_cb: Event 8 callback set to c0679120
[  134.886660] *** tisp_init: STARTING EVENT PROCESSING THREAD ***
[  134.886667] *** system_irq_func_set: Registered handler at index 13 ***
[  134.886673] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[  134.886679] tisp_param_operate_init: Initializing parameter operations
[  134.886686] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  134.886691] tisp_code_create_tuning_node: Device already created, skipping
[  134.886697] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[  134.886704] *** tx_isp_subdev_pipo: SAFE struct member access implementation ***
[  134.886711] tx_isp_subdev_pipo: entry - sd=85c20c00, arg=82211bf8
[  134.886717] tx_isp_subdev_pipo: vic_dev retrieved: 85c20c00
[  134.886722] tx_isp_subdev_pipo: set processing = 1 (safe struct access)
[  134.886727] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures
[  134.886733] tx_isp_subdev_pipo: initialized linked list heads (safe Linux API)
[  134.886739] tx_isp_subdev_pipo: initialized spinlock
[  134.886747] tx_isp_subdev_pipo: set function pointers - qbuf=c067547c, clearbuf=c06745d0, s_stream=c0674fd8, sd=85c20c00
[  134.886755] tx_isp_subdev_pipo: added buffer entry 0 to free list
[  134.886761] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[  134.886768] tx_isp_subdev_pipo: added buffer entry 1 to free list
[  134.886774] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[  134.886781] tx_isp_subdev_pipo: added buffer entry 2 to free list
[  134.886788] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[  134.886795] tx_isp_subdev_pipo: added buffer entry 3 to free list
[  134.886801] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[  134.886808] tx_isp_subdev_pipo: added buffer entry 4 to free list
[  134.886814] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[  134.886821] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[  134.886826] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[  134.886831] tx_isp_subdev_pipo: completed successfully, returning 0
[  134.886837] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[  134.886843] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[  134.886849] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  134.886855] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  134.886861] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[  134.886867] ispcore_core_ops_init: Complete, result=0<6>[  134.886873] FRAME CHANNEL OPEN: core init ret=0
[  134.886880] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[  134.886886] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[  134.886892] *** FRAME CHANNEL 1: Initialized state ***
[  134.886897] *** CRITICAL FIX: Frame channel device stored at file+0x70 to prevent crash ***
[  134.886904] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  134.886912] Channel 1: Format 640x360, pixfmt=0x3231564e, minor=53
[  134.886951] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc07056c3 ***
[  134.886961] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  134.886969] Channel 1: Set format 640x360 pixfmt=0x3231564e
[  134.887826] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[  134.887838] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  134.887845] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[  134.887852] Channel 1: Request 2 buffers, type=1 memory=2
[  134.887859] Channel 1: USERPTR mode - client will provide buffers
[  134.887865] Channel 1: USERPTR mode - 2 user buffers expected
[  134.887871] *** Channel 1: VIC active_buffer_count set to 2 ***
[  134.887878] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[  134.887893] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[  134.887900] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  134.892594] *** Channel 1: QBUF - EXACT Binary Ninja implementation ***
[  134.892608] *** Channel 1: QBUF - Validation: index=0, buffer_count=2 ***
[  134.892615] *** Channel 1: QBUF - Queue buffer index=0 ***
[  134.892621] *** QBUF: No driver buffer for index 0 - continuing for VBM mode ***
[  134.892630] *** Channel 1: QBUF details: memory=2 index=0 length=353280 bytesused=0 flags=0x0 field=0 ***
[  134.892639] *** VIC STRIDE (ch1): Programmed NV12 stride=656 (H=360, size=354240) ***
[  134.892647] *** Channel 1: QBUF - Using candidate phys=0x7092800 from buffer (memory=2) ***
[  134.892655] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  134.892677] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[  134.892685] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  134.892691] *** Channel 1: QBUF - EXACT Binary Ninja implementation ***
[  134.892698] *** Channel 1: QBUF - Validation: index=1, buffer_count=2 ***
[  134.892705] *** Channel 1: QBUF - Queue buffer index=1 ***
[  134.892711] *** QBUF: No driver buffer for index 1 - continuing for VBM mode ***
[  134.892719] *** Channel 1: QBUF details: memory=2 index=1 length=353280 bytesused=0 flags=0x0 field=0 ***
[  134.892727] *** VIC STRIDE (ch1): Programmed NV12 stride=656 (H=360, size=354240) ***
[  134.892735] *** Channel 1: QBUF - Using candidate phys=0x70e8c00 from buffer (memory=2) ***
[  134.892741] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  134.892831] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0x80045612 ***
[  134.892840] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  134.892847] Channel 1: VIDIOC_STREAMON request, type=1
[  134.892853] *** Channel 1: STREAMON aborted - no sensor registered yet ***
[  134.898091] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[  134.898104] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  134.898111] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[  134.898118] Channel 1: Request 0 buffers, type=1 memory=2
[  134.898124] Channel 1: Freeing existing buffers
[  134.898130] *** Channel 1: VIC active_buffer_count cleared ***
[  134.898841] *** FRAME CHANNEL 1 RELEASED ***
root@ing-wyze-cam3-a000 ~# dmesg 
[  134.777415] tiziano_ae_set_hardware_param: Parameters written to AE1
[  134.777421] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  134.777429] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  134.777446] tiziano_deflicker_expt: Generated 119 LUT entries
[  134.777452] tisp_event_set_cb: Setting callback for event 1
[  134.777459] tisp_event_set_cb: Event 1 callback set to c067a508
[  134.777465] tisp_event_set_cb: Setting callback for event 6
[  134.777472] tisp_event_set_cb: Event 6 callback set to c06792e8
[  134.777478] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  134.777484] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  134.777491] tiziano_awb_init: Initializing Auto White Balance (-1066624068x8275)
[  134.777497] system_reg_write: Writing ISP reg[0xb000] = 0x1
[  134.777503] system_reg_write: Writing ISP reg[0x1800] = 0x1
[  134.777509] tiziano_awb_init: AWB hardware blocks enabled
[  134.777515] tiziano_gamma_init: Initializing Gamma processing
[  134.777520] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  134.777574] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  134.777579] tiziano_gib_init: Initializing GIB processing
[  134.777585] tiziano_lsc_init: Initializing LSC processing
[  134.777591] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  134.777597] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  134.777604] system_reg_write: Writing ISP reg[0x3800] = 0x11
[  134.777611] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[  134.777616] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  134.777676] tiziano_ccm_init: Initializing Color Correction Matrix
[  134.777681] tiziano_ccm_init: Using linear CCM parameters
[  134.777687] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  134.777693] jz_isp_ccm: EV=64, CT=9984
[  134.777700] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  134.777706] cm_control: saturation=128
[  134.777711] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  134.777718] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  134.777723] tiziano_ccm_init: CCM initialized successfully
[  134.777729] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[  134.777735] system_reg_write: Writing ISP reg[0x4800] = 0x0
[  134.777741] system_reg_write: Writing ISP reg[0x499c] = 0x1
[  134.777747] tiziano_sharpen_init: Initializing Sharpening
[  134.777753] tiziano_sharpen_init: Using linear sharpening parameters
[  134.777759] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  134.777765] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  134.777771] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  134.777797] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  134.777803] system_reg_write: Writing ISP reg[0xb400] = 0x1
[  134.777809] tiziano_sharpen_init: Sharpening initialized successfully
[  134.777814] tiziano_sdns_init: Initializing SDNS processing
[  134.777823] tiziano_sdns_init: Using linear SDNS parameters
[  134.777828] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  134.777835] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  134.777841] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  134.777871] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  134.777877] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[  134.777883] tiziano_sdns_init: SDNS processing initialized successfully
[  134.777890] tiziano_mdns_init: Initializing MDNS processing (-1066624068x8275)
[  134.777895] tiziano_mdns_init: Using linear MDNS parameters
[  134.778614] tiziano_mdns_init: MDNS processing initialized successfully
[  134.778775] tiziano_clm_init: Initializing CLM processing
[  134.778782] tiziano_dpc_init: Initializing DPC processing
[  134.778788] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  134.778794] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  134.778801] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  134.783541] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  134.784134] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  134.784157] system_reg_write: Writing ISP reg[0xa200] = 0x1
[  134.784163] tiziano_hldc_init: Initializing HLDC processing
[  134.784170] system_reg_write: Writing ISP reg[0x9044] = 0x3
[  134.784177] tiziano_defog_init: Initializing Defog processing (-1066624068x8275)
[  134.784185] tiziano_adr_init: Initializing ADR processing (-1066624068x8275)
[  134.784191] system_reg_write: Writing ISP reg[0x4000] = 0x281619f4
[  134.784198] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[  134.784205] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[  134.784212] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[  134.784219] system_reg_write: Writing ISP reg[0x401c] = 0x19f40000
[  134.784225] system_reg_write: Writing ISP reg[0x4020] = 0x4dfc33e8
[  134.784232] system_reg_write: Writing ISP reg[0x4024] = 0x67f64ddc
[  134.784239] system_reg_write: Writing ISP reg[0x4028] = 0xc06c9bbc
[  134.784245] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[  134.784252] system_reg_write: Writing ISP reg[0x4458] = 0x1d44867c
[  134.784258] tiziano_adr_params_refresh: Refreshing ADR parameters
[  134.784264] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  134.784270] tiziano_adr_params_init: Initializing ADR parameter arrays
[  134.784277] tisp_adr_set_params: Writing ADR parameters to registers
[  134.784307] tisp_adr_set_params: ADR parameters written to hardware
[  134.784313] tisp_event_set_cb: Setting callback for event 18
[  134.784320] tisp_event_set_cb: Event 18 callback set to c067abe8
[  134.784326] tisp_event_set_cb: Setting callback for event 2
[  134.784332] tisp_event_set_cb: Event 2 callback set to c0678f38
[  134.784337] tiziano_adr_init: ADR processing initialized successfully
[  134.784345] tiziano_af_init: Initializing Auto Focus (-1066624068x8275)
[  134.784350] tiziano_bcsh_init: Initializing BCSH processing
[  134.784355] tiziano_ydns_init: Initializing YDNS processing
[  134.784361] tiziano_rdns_init: Initializing RDNS processing
[  134.784366] *** tisp_init: INITIALIZING WDR-SPECIFIC COMPONENTS ***
[  134.784373] tiziano_wdr_init: Initializing WDR processing (-1066624068x8275)
[  134.784379] tisp_gb_init: Initializing GB processing for WDR
[  134.784385] tisp_dpc_wdr_en: Enable DPC WDR mode
[  134.784390] tisp_lsc_wdr_en: Enable LSC WDR mode
[  134.784395] tisp_gamma_wdr_en: Enable Gamma WDR mode
[  134.784401] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[  134.784407] tisp_ccm_wdr_en: Enable CCM WDR mode
[  134.784412] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[  134.784417] tisp_rdns_wdr_en: Enable RDNS WDR mode
[  134.784423] tisp_adr_wdr_en: Enable ADR WDR mode
[  134.784429] tisp_defog_wdr_en: Enable Defog WDR mode
[  134.784434] tisp_mdns_wdr_en: Enable MDNS WDR mode
[  134.784439] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[  134.784445] tisp_ae_wdr_en: Enable AE WDR mode
[  134.784451] tisp_sdns_wdr_en: Enable SDNS WDR mode
[  134.784456] tiziano_wdr_init: WDR processing initialized successfully
[  134.784461] tisp_gb_init: Initializing GB processing for WDR
[  134.784467] tisp_dpc_wdr_en: Enable DPC WDR mode
[  134.784472] tisp_lsc_wdr_en: Enable LSC WDR mode
[  134.784477] tisp_gamma_wdr_en: Enable Gamma WDR mode
[  134.784483] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[  134.784489] tisp_ccm_wdr_en: Enable CCM WDR mode
[  134.784494] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[  134.784499] tisp_rdns_wdr_en: Enable RDNS WDR mode
[  134.784505] tisp_adr_wdr_en: Enable ADR WDR mode
[  134.784510] tisp_defog_wdr_en: Enable Defog WDR mode
[  134.784515] tisp_mdns_wdr_en: Enable MDNS WDR mode
[  134.784521] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[  134.784527] tisp_ae_wdr_en: Enable AE WDR mode
[  134.784532] tisp_sdns_wdr_en: Enable SDNS WDR mode
[  134.784537] *** tisp_init: WDR COMPONENTS INITIALIZED ***
[  134.784542] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  134.784556] system_reg_write: Writing ISP reg[0xa02c] = 0x22b8000
[  134.784563] system_reg_write: Writing ISP reg[0xa030] = 0x22b9000
[  134.784570] system_reg_write: Writing ISP reg[0xa034] = 0x22ba000
[  134.784577] system_reg_write: Writing ISP reg[0xa038] = 0x22bb000
[  134.784583] system_reg_write: Writing ISP reg[0xa03c] = 0x22bc000
[  134.784590] system_reg_write: Writing ISP reg[0xa040] = 0x22bc800
[  134.784597] system_reg_write: Writing ISP reg[0xa044] = 0x22bd000
[  134.784603] system_reg_write: Writing ISP reg[0xa048] = 0x22bd800
[  134.784610] system_reg_write: Writing ISP reg[0xa04c] = 0x33
[  134.784616] *** tisp_init: AE0 buffer allocated at 0x022b8000 ***
[  134.784624] system_reg_write: Writing ISP reg[0xa82c] = 0x2270000
[  134.784631] system_reg_write: Writing ISP reg[0xa830] = 0x2271000
[  134.784637] system_reg_write: Writing ISP reg[0xa834] = 0x2272000
[  134.784644] system_reg_write: Writing ISP reg[0xa838] = 0x2273000
[  134.784651] system_reg_write: Writing ISP reg[0xa83c] = 0x2274000
[  134.784658] system_reg_write: Writing ISP reg[0xa840] = 0x2274800
[  134.784665] system_reg_write: Writing ISP reg[0xa844] = 0x2275000
[  134.784671] system_reg_write: Writing ISP reg[0xa848] = 0x2275800
[  134.784678] system_reg_write: Writing ISP reg[0xa84c] = 0x33
[  134.784684] *** tisp_init: AE1 buffer allocated at 0x02270000 ***
[  134.784690] system_reg_write: Writing ISP reg[0x804] = 0x12
[  134.784697] system_reg_write: Writing ISP reg[0x1c] = 0x8
[  134.784703] system_reg_write: Writing ISP reg[0x800] = 0x1
[  134.784708] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  134.784716] tiziano_ae_init: Initializing Auto Exposure (-1066624068x8275@1) - Binary Ninja EXACT
[  134.784726] tiziano_ae_params_refresh: Refreshing AE parameters
[  134.784739] tiziano_ae_params_refresh: AE parameters refreshed
[  134.784745] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  134.784751] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  134.784757] tiziano_ae_para_addr: Setting up AE parameter addresses
[  134.784762] tiziano_ae_para_addr: AE parameter addresses configured
[  134.784769] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  134.784775] system_reg_write: Writing ISP reg[0xa004] = 0xdb000
[  134.784782] system_reg_write: Writing ISP reg[0xa008] = 0x40d0b00
[  134.784789] system_reg_write: Writing ISP reg[0xa00c] = 0x80d0b00
[  134.784795] system_reg_write: Writing ISP reg[0xa010] = 0xc0d0b00
[  134.784802] system_reg_write: Writing ISP reg[0xa014] = 0xd0b00
[  134.784809] system_reg_write: Writing ISP reg[0xa018] = 0xd0b0010
[  134.784815] system_reg_write: Writing ISP reg[0xa01c] = 0x6aa3c814
[  134.784822] system_reg_write: Writing ISP reg[0xa020] = 0x1000c0
[  134.784829] system_reg_write: Writing ISP reg[0xa024] = 0x205300
[  134.784835] system_reg_write: Writing ISP reg[0xa000] = 0x1
[  134.784842] system_reg_write: Writing ISP reg[0xa028] = 0x100000
[  134.784848] tiziano_ae_set_hardware_param: Parameters written to AE0
[  134.784854] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  134.784861] system_reg_write: Writing ISP reg[0xa804] = 0x0
[  134.784867] system_reg_write: Writing ISP reg[0xa808] = 0x0
[  134.784873] system_reg_write: Writing ISP reg[0xa80c] = 0x0
[  134.784880] system_reg_write: Writing ISP reg[0xa810] = 0x0
[  134.784886] system_reg_write: Writing ISP reg[0xa814] = 0x0
[  134.784893] system_reg_write: Writing ISP reg[0xa818] = 0x0
[  134.784899] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[  134.784905] system_reg_write: Writing ISP reg[0xa820] = 0x0
[  134.784911] system_reg_write: Writing ISP reg[0xa824] = 0x0
[  134.784918] system_reg_write: Writing ISP reg[0xa800] = 0x1
[  134.784924] system_reg_write: Writing ISP reg[0xa828] = 0x0
[  134.784930] tiziano_ae_set_hardware_param: Parameters written to AE1
[  134.784936] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  134.784944] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  134.784961] tiziano_deflicker_expt: Generated 119 LUT entries
[  134.784967] tisp_event_set_cb: Setting callback for event 1
[  134.784973] tisp_event_set_cb: Event 1 callback set to c067a508
[  134.784979] tisp_event_set_cb: Setting callback for event 6
[  134.784985] tisp_event_set_cb: Event 6 callback set to c06792e8
[  134.784991] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  134.784997] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  134.785004] tiziano_awb_init: Initializing Auto White Balance (-1066624068x8275)
[  134.785011] system_reg_write: Writing ISP reg[0xb000] = 0x1
[  134.785017] system_reg_write: Writing ISP reg[0x1800] = 0x1
[  134.785022] tiziano_awb_init: AWB hardware blocks enabled
[  134.785027] tiziano_gamma_init: Initializing Gamma processing
[  134.785033] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  134.785087] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  134.785093] tiziano_gib_init: Initializing GIB processing
[  134.785098] tiziano_lsc_init: Initializing LSC processing
[  134.785103] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  134.785110] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  134.785117] system_reg_write: Writing ISP reg[0x3800] = 0x11
[  134.785123] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[  134.785129] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  134.785187] tiziano_ccm_init: Initializing Color Correction Matrix
[  134.785193] tiziano_ccm_init: Using linear CCM parameters
[  134.785198] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  134.785205] jz_isp_ccm: EV=64, CT=9984
[  134.785211] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  134.785217] cm_control: saturation=128
[  134.785223] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  134.785229] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  134.785234] tiziano_ccm_init: CCM initialized successfully
[  134.785239] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[  134.785247] system_reg_write: Writing ISP reg[0x4800] = 0x0
[  134.785253] system_reg_write: Writing ISP reg[0x499c] = 0x1
[  134.785258] tiziano_sharpen_init: Initializing Sharpening
[  134.785264] tiziano_sharpen_init: Using linear sharpening parameters
[  134.785269] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  134.785277] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  134.785282] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  134.785307] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  134.785313] system_reg_write: Writing ISP reg[0xb400] = 0x1
[  134.785319] tiziano_sharpen_init: Sharpening initialized successfully
[  134.785325] tiziano_sdns_init: Initializing SDNS processing
[  134.785333] tiziano_sdns_init: Using linear SDNS parameters
[  134.785339] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  134.785345] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  134.785351] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  134.785381] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  134.785388] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[  134.785393] tiziano_sdns_init: SDNS processing initialized successfully
[  134.785401] tiziano_mdns_init: Initializing MDNS processing (-1066624068x8275)
[  134.785406] tiziano_mdns_init: Using linear MDNS parameters
[  134.785415] tiziano_mdns_init: MDNS processing initialized successfully
[  134.785421] tiziano_clm_init: Initializing CLM processing
[  134.785426] tiziano_dpc_init: Initializing DPC processing
[  134.785431] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  134.785438] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  134.785445] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  134.785451] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  134.785465] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  134.785471] system_reg_write: Writing ISP reg[0xa200] = 0x1
[  134.785476] tiziano_hldc_init: Initializing HLDC processing
[  134.785483] system_reg_write: Writing ISP reg[0x9044] = 0x3
[  134.785489] tiziano_defog_init: Initializing Defog processing (-1066624068x8275)
[  134.785496] tiziano_adr_init: Initializing ADR processing (-1066624068x8275)
[  134.785503] system_reg_write: Writing ISP reg[0x4000] = 0x281619f4
[  134.785510] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[  134.785517] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[  134.785523] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[  134.785530] system_reg_write: Writing ISP reg[0x401c] = 0x19f40000
[  134.785537] system_reg_write: Writing ISP reg[0x4020] = 0x4dfc33e8
[  134.785543] system_reg_write: Writing ISP reg[0x4024] = 0x67f64ddc
[  134.785550] system_reg_write: Writing ISP reg[0x4028] = 0xc06c9bbc
[  134.785557] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[  134.785564] system_reg_write: Writing ISP reg[0x4458] = 0x1d44867c
[  134.785569] tiziano_adr_params_refresh: Refreshing ADR parameters
[  134.785575] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  134.785581] tiziano_adr_params_init: Initializing ADR parameter arrays
[  134.785587] tisp_adr_set_params: Writing ADR parameters to registers
[  134.785616] tisp_adr_set_params: ADR parameters written to hardware
[  134.785622] tisp_event_set_cb: Setting callback for event 18
[  134.785629] tisp_event_set_cb: Event 18 callback set to c067abe8
[  134.785635] tisp_event_set_cb: Setting callback for event 2
[  134.785641] tisp_event_set_cb: Event 2 callback set to c0678f38
[  134.785646] tiziano_adr_init: ADR processing initialized successfully
[  134.785653] tiziano_af_init: Initializing Auto Focus (-1066624068x8275)
[  134.785658] tiziano_bcsh_init: Initializing BCSH processing
[  134.785663] tiziano_ydns_init: Initializing YDNS processing
[  134.785669] tiziano_rdns_init: Initializing RDNS processing
[  134.785674] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  134.785679] tisp_event_init: Initializing ISP event system
[  134.785687] tisp_event_init: SAFE event system initialized with 20 nodes
[  134.785693] tisp_event_set_cb: Setting callback for event 4
[  134.785700] tisp_event_set_cb: Event 4 callback set to c0678f64
[  134.785705] tisp_event_set_cb: Setting callback for event 5
[  134.785712] tisp_event_set_cb: Event 5 callback set to c0679afc
[  134.785717] tisp_event_set_cb: Setting callback for event 7
[  134.785724] tisp_event_set_cb: Event 7 callback set to c0678fec
[  134.785730] tisp_event_set_cb: Setting callback for event 9
[  134.785736] tisp_event_set_cb: Event 9 callback set to c067906c
[  134.785742] tisp_event_set_cb: Setting callback for event 8
[  134.785748] tisp_event_set_cb: Event 8 callback set to c0679120
[  134.785753] *** tisp_init: STARTING EVENT PROCESSING THREAD ***
[  134.785760] *** system_irq_func_set: Registered handler at index 13 ***
[  134.785765] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[  134.785771] tisp_param_operate_init: Initializing parameter operations
[  134.785779] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  134.785785] tisp_code_create_tuning_node: Device already created, skipping
[  134.785791] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[  134.785797] *** tx_isp_subdev_pipo: SAFE struct member access implementation ***
[  134.785805] tx_isp_subdev_pipo: entry - sd=85c20c00, arg=811e1bf8
[  134.785811] tx_isp_subdev_pipo: vic_dev retrieved: 85c20c00
[  134.785816] tx_isp_subdev_pipo: set processing = 1 (safe struct access)
[  134.785822] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures
[  134.785827] tx_isp_subdev_pipo: initialized linked list heads (safe Linux API)
[  134.785833] tx_isp_subdev_pipo: initialized spinlock
[  134.785841] tx_isp_subdev_pipo: set function pointers - qbuf=c067547c, clearbuf=c06745d0, s_stream=c0674fd8, sd=85c20c00
[  134.785849] tx_isp_subdev_pipo: added buffer entry 0 to free list
[  134.785855] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[  134.785862] tx_isp_subdev_pipo: added buffer entry 1 to free list
[  134.785869] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[  134.785875] tx_isp_subdev_pipo: added buffer entry 2 to free list
[  134.785881] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[  134.785887] tx_isp_subdev_pipo: added buffer entry 3 to free list
[  134.785894] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[  134.785900] tx_isp_subdev_pipo: added buffer entry 4 to free list
[  134.785907] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[  134.785913] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[  134.785919] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[  134.785924] tx_isp_subdev_pipo: completed successfully, returning 0
[  134.785930] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[  134.785935] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[  134.785941] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  134.785947] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  134.785954] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[  134.785960] ispcore_core_ops_init: Complete, result=0<6>[  134.785967] FRAME CHANNEL OPEN: core init ret=0
[  134.785973] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[  134.785979] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[  134.785985] *** FRAME CHANNEL 0: Initialized state ***
[  134.785991] *** CRITICAL FIX: Frame channel device stored at file+0x70 to prevent crash ***
[  134.785997] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  134.786005] Channel 0: Format 1920x1080, pixfmt=0x3231564e, minor=54
[  134.786046] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc07056c3 ***
[  134.786056] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  134.786065] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[  134.786697] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[  134.786709] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  134.786717] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[  134.786724] Channel 0: Request 4 buffers, type=1 memory=2
[  134.786730] Channel 0: USERPTR mode - client will provide buffers
[  134.786736] Channel 0: USERPTR mode - 4 user buffers expected
[  134.786743] *** Channel 0: VIC active_buffer_count set to 4 ***
[  134.786749] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[  134.786773] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[  134.786781] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  134.786787] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[  134.786795] *** Channel 0: QBUF - Validation: index=0, buffer_count=4 ***
[  134.786801] *** Channel 0: QBUF - Queue buffer index=0 ***
[  134.786807] *** QBUF: No driver buffer for index 0 - continuing for VBM mode ***
[  134.786816] *** Channel 0: QBUF details: memory=2 index=0 length=3133440 bytesused=0 flags=0x0 field=0 ***
[  134.786825] *** Channel 0: QBUF - Using candidate phys=0x6f58700 from buffer (memory=2) ***
[  134.786833] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x6300000 (base=0x6300000 step=3110400 index=0) ***
[  134.786843] *** Channel 0: QBUF - Programming VIC buffer[0] = 0x6300000 (size=3136320) ***
[  134.786849] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  134.786855] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  134.786862] *** vic_event_handler: Processing event 0x3000008 ***
[  134.786869] VIC EVENT: QBUF -> entry addr=0x6300000 idx=0 (calling ispvic_frame_channel_qbuf)
[  134.786877] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x6300000 -> VIC[0x318] (slot 0) ***
[  134.786884] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  134.786890] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  134.786896] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  134.786903] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  134.786913] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[  134.786920] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  134.786926] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[  134.786933] *** Channel 0: QBUF - Validation: index=1, buffer_count=4 ***
[  134.786939] *** Channel 0: QBUF - Queue buffer index=1 ***
[  134.786945] *** QBUF: No driver buffer for index 1 - continuing for VBM mode ***
[  134.786955] *** Channel 0: QBUF details: memory=2 index=1 length=3133440 bytesused=0 flags=0x0 field=0 ***
[  134.786962] *** Channel 0: QBUF - Using candidate phys=0x7255700 from buffer (memory=2) ***
[  134.786971] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x65f7600 (base=0x6300000 step=3110400 index=1) ***
[  134.786981] *** Channel 0: QBUF - Adjusted phys by VIC stride: old=0x65f7600 -> new=0x68eec00 (base=0x6300000 stride=3840 h=1080 step=6220800 idx=1) ***
[  134.786990] *** Channel 0: QBUF - Programming VIC buffer[1] = 0x68eec00 (size=3136320) ***
[  134.786996] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  134.787003] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  134.787009] *** vic_event_handler: Processing event 0x3000008 ***
[  134.787015] VIC EVENT: QBUF -> entry addr=0x68eec00 idx=1 (calling ispvic_frame_channel_qbuf)
[  134.787023] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x68eec00 -> VIC[0x31c] (slot 1) ***
[  134.787029] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  134.787035] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  134.787041] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  134.787047] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  134.787055] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[  134.787063] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  134.787069] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[  134.787075] *** Channel 0: QBUF - Validation: index=2, buffer_count=4 ***
[  134.787081] *** Channel 0: QBUF - Queue buffer index=2 ***
[  134.787087] *** QBUF: No driver buffer for index 2 - continuing for VBM mode ***
[  134.787097] *** Channel 0: QBUF details: memory=2 index=2 length=3133440 bytesused=0 flags=0x0 field=0 ***
[  134.787104] *** Channel 0: QBUF - Using candidate phys=0x7552700 from buffer (memory=2) ***
[  134.787113] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x68eec00 (base=0x6300000 step=3110400 index=2) ***
[  134.787123] *** Channel 0: QBUF - Adjusted phys by VIC stride: old=0x68eec00 -> new=0x6edd800 (base=0x6300000 stride=3840 h=1080 step=6220800 idx=2) ***
[  134.787132] *** Channel 0: QBUF - Programming VIC buffer[2] = 0x6edd800 (size=3136320) ***
[  134.787139] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  134.787145] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  134.787151] *** vic_event_handler: Processing event 0x3000008 ***
[  134.787157] VIC EVENT: QBUF -> entry addr=0x6edd800 idx=2 (calling ispvic_frame_channel_qbuf)
[  134.787165] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x6edd800 -> VIC[0x320] (slot 2) ***
[  134.787171] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  134.787177] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  134.787183] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  134.787189] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  134.787197] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[  134.787205] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  134.787211] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[  134.787217] *** Channel 0: QBUF - Validation: index=3, buffer_count=4 ***
[  134.787223] *** Channel 0: QBUF - Queue buffer index=3 ***
[  134.787229] *** QBUF: No driver buffer for index 3 - continuing for VBM mode ***
[  134.787239] *** Channel 0: QBUF details: memory=2 index=3 length=3133440 bytesused=0 flags=0x0 field=0 ***
[  134.787246] *** Channel 0: QBUF - Using candidate phys=0x784f700 from buffer (memory=2) ***
[  134.787255] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x6be6200 (base=0x6300000 step=3110400 index=3) ***
[  134.787265] *** Channel 0: QBUF - Adjusted phys by VIC stride: old=0x6be6200 -> new=0x74cc400 (base=0x6300000 stride=3840 h=1080 step=6220800 idx=3) ***
[  134.787274] *** Channel 0: QBUF - Programming VIC buffer[3] = 0x74cc400 (size=3136320) ***
[  134.787280] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[  134.787286] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[  134.787292] *** vic_event_handler: Processing event 0x3000008 ***
[  134.787299] VIC EVENT: QBUF -> entry addr=0x74cc400 idx=3 (calling ispvic_frame_channel_qbuf)
[  134.787307] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x74cc400 -> VIC[0x324] (slot 3) ***
[  134.787313] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[  134.787319] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[  134.787324] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[  134.787331] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  134.787419] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0x80045612 ***
[  134.787429] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  134.787436] Channel 0: VIDIOC_STREAMON request, type=1
[  134.787442] *** Channel 0: STREAMON aborted - no sensor registered yet ***
[  134.793271] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[  134.793400] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  134.793407] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[  134.793415] Channel 0: Request 0 buffers, type=1 memory=2
[  134.793421] Channel 0: Freeing existing buffers
[  134.793795] *** Channel 0: VIC active_buffer_count cleared ***
[  134.794285] *** FRAME CHANNEL 0 RELEASED ***
[  134.882757] *** FRAME CHANNEL OPEN: minor=53 ***
[  134.882771] *** ispcore_core_ops_init: ENTRY - sd=85e0c000, on=1 ***
[  134.882779] *** ispcore_core_ops_init: sd->dev_priv=85c20800, sd->host_priv=  (null) ***
[  134.882787] *** ispcore_core_ops_init: sd->pdev=c06a85b0, sd->ops=c06a9368 ***
[  134.882793] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  134.882799] *** ispcore_core_ops_init: ISP device=85e0c000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  134.882807] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  134.882817] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85bcc800 (name=gc2053) ***
[  134.882823] *** tx_isp_get_sensor: Found real sensor: 85bcc800 ***
[  134.882829] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  134.882834] *** ispcore_core_ops_init: s0 (core_dev) = 85c20800 from sd->dev_priv ***
[  134.882842] ispcore_core_ops_init: core_dev=85c20800, vic_dev=85c20c00, vic_state=1
[  134.882847] *** ispcore_core_ops_init: VIC state is 1 - MAIN INITIALIZATION PATH ****** ispcore_core_ops_init: Enabling ISP clocks with simple approach ***
[  134.882858] *** CGU_ISP clock enabled at 120MHz ****** ISP clock enabled ***
[  134.882869] *** CSI clock enabled ****** ispcore_core_ops_init: Simple clock enablement complete ***
[  134.882877] *** ispcore_core_ops_init: Calling tisp_init with sensor attributes ***<6>[  134.882883] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  134.882889] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  134.882897] tisp_init: Using sensor parameters - -1066624068x8275@1, mode=9
[  134.882903] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-t31.bin ***
[  134.882936] *** load_isp_tuning_file: File size = 159736 bytes ***
[  134.883520] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[  134.883565] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-t31.bin ***
[  134.883573] *** tisp_init: Standard tuning parameters loaded successfully ***
[  134.883579] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-cust-t31.bin ***
[  134.883624] *** load_isp_tuning_file: File size = 159736 bytes ***
[  134.884216] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[  134.884259] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-cust-t31.bin ***
[  134.884267] *** tisp_init: Custom tuning parameters loaded successfully ***
[  134.884275] system_reg_write: Writing ISP reg[0x4] = 0x9bbc2053
[  134.884282] system_reg_write: Writing ISP reg[0x8] = 0x0
[  134.884288] system_reg_write: Writing ISP reg[0x1c] = 0x3f00
[  134.884295] tisp_set_csc_version: Setting CSC version 0
[  134.884301] system_reg_write: Writing ISP reg[0xc] = 0x80700008
[  134.884308] tisp_init: Set ISP top bypass to 0x80700008 (reference-standardize)
[  134.884315] system_reg_write: Writing ISP reg[0x30] = 0xffffffff
[  134.884321] system_reg_write: Writing ISP reg[0x10] = 0x133
[  134.884326] tisp_init: ISP memory buffers configured
[  134.884331] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  134.884340] tiziano_ae_init: Initializing Auto Exposure (-1066624068x8275@1) - Binary Ninja EXACT
[  134.884349] tiziano_ae_params_refresh: Refreshing AE parameters
[  134.884361] tiziano_ae_params_refresh: AE parameters refreshed
[  134.884367] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  134.884373] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  134.884379] tiziano_ae_para_addr: Setting up AE parameter addresses
[  134.884385] tiziano_ae_para_addr: AE parameter addresses configured
[  134.884391] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  134.884399] system_reg_write: Writing ISP reg[0xa004] = 0xdb000
[  134.884405] system_reg_write: Writing ISP reg[0xa008] = 0x40d0b00
[  134.884412] system_reg_write: Writing ISP reg[0xa00c] = 0x80d0b00
[  134.884419] system_reg_write: Writing ISP reg[0xa010] = 0xc0d0b00
[  134.884425] system_reg_write: Writing ISP reg[0xa014] = 0xd0b00
[  134.884432] system_reg_write: Writing ISP reg[0xa018] = 0xd0b0010
[  134.884439] system_reg_write: Writing ISP reg[0xa01c] = 0x6aa3c814
[  134.884445] system_reg_write: Writing ISP reg[0xa020] = 0x1000c0
[  134.884452] system_reg_write: Writing ISP reg[0xa024] = 0x205300
[  134.884458] system_reg_write: Writing ISP reg[0xa000] = 0x1
[  134.884465] system_reg_write: Writing ISP reg[0xa028] = 0x100000
[  134.884471] tiziano_ae_set_hardware_param: Parameters written to AE0
[  134.884477] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  134.884483] system_reg_write: Writing ISP reg[0xa804] = 0x0
[  134.884490] system_reg_write: Writing ISP reg[0xa808] = 0x0
[  134.884497] system_reg_write: Writing ISP reg[0xa80c] = 0x0
[  134.884503] system_reg_write: Writing ISP reg[0xa810] = 0x0
[  134.884509] system_reg_write: Writing ISP reg[0xa814] = 0x0
[  134.884516] system_reg_write: Writing ISP reg[0xa818] = 0x0
[  134.884522] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[  134.884529] system_reg_write: Writing ISP reg[0xa820] = 0x0
[  134.884535] system_reg_write: Writing ISP reg[0xa824] = 0x0
[  134.884541] system_reg_write: Writing ISP reg[0xa800] = 0x1
[  134.884548] system_reg_write: Writing ISP reg[0xa828] = 0x0
[  134.884553] tiziano_ae_set_hardware_param: Parameters written to AE1
[  134.884559] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  134.884567] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  134.884585] tiziano_deflicker_expt: Generated 119 LUT entries
[  134.884591] tisp_event_set_cb: Setting callback for event 1
[  134.884599] tisp_event_set_cb: Event 1 callback set to c067a508
[  134.884605] tisp_event_set_cb: Setting callback for event 6
[  134.884611] tisp_event_set_cb: Event 6 callback set to c06792e8
[  134.884617] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  134.884623] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  134.884630] tiziano_awb_init: Initializing Auto White Balance (-1066624068x8275)
[  134.884637] system_reg_write: Writing ISP reg[0xb000] = 0x1
[  134.884643] system_reg_write: Writing ISP reg[0x1800] = 0x1
[  134.884649] tiziano_awb_init: AWB hardware blocks enabled
[  134.884654] tiziano_gamma_init: Initializing Gamma processing
[  134.884659] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  134.884713] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  134.884719] tiziano_gib_init: Initializing GIB processing
[  134.884725] tiziano_lsc_init: Initializing LSC processing
[  134.884730] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  134.884737] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  134.884743] system_reg_write: Writing ISP reg[0x3800] = 0x11
[  134.884750] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[  134.884756] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  134.884814] tiziano_ccm_init: Initializing Color Correction Matrix
[  134.884819] tiziano_ccm_init: Using linear CCM parameters
[  134.884825] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  134.884831] jz_isp_ccm: EV=64, CT=9984
[  134.884838] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  134.884844] cm_control: saturation=128
[  134.884849] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  134.884856] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  134.884861] tiziano_ccm_init: CCM initialized successfully
[  134.884867] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[  134.884873] system_reg_write: Writing ISP reg[0x4800] = 0x0
[  134.884880] system_reg_write: Writing ISP reg[0x499c] = 0x1
[  134.884885] tiziano_sharpen_init: Initializing Sharpening
[  134.884891] tiziano_sharpen_init: Using linear sharpening parameters
[  134.884897] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  134.884904] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  134.884910] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  134.884935] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  134.884941] system_reg_write: Writing ISP reg[0xb400] = 0x1
[  134.884947] tiziano_sharpen_init: Sharpening initialized successfully
[  134.884952] tiziano_sdns_init: Initializing SDNS processing
[  134.884960] tiziano_sdns_init: Using linear SDNS parameters
[  134.884966] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  134.884973] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  134.884979] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  134.885009] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  134.885015] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[  134.885021] tiziano_sdns_init: SDNS processing initialized successfully
[  134.885028] tiziano_mdns_init: Initializing MDNS processing (-1066624068x8275)
[  134.885033] tiziano_mdns_init: Using linear MDNS parameters
[  134.885043] tiziano_mdns_init: MDNS processing initialized successfully
[  134.885049] tiziano_clm_init: Initializing CLM processing
[  134.885054] tiziano_dpc_init: Initializing DPC processing
[  134.885059] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  134.885066] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  134.885073] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  134.885079] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  134.885093] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  134.885099] system_reg_write: Writing ISP reg[0xa200] = 0x1
[  134.885105] tiziano_hldc_init: Initializing HLDC processing
[  134.885111] system_reg_write: Writing ISP reg[0x9044] = 0x3
[  134.885118] tiziano_defog_init: Initializing Defog processing (-1066624068x8275)
[  134.885125] tiziano_adr_init: Initializing ADR processing (-1066624068x8275)
[  134.885131] system_reg_write: Writing ISP reg[0x4000] = 0x281619f4
[  134.885139] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[  134.885145] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[  134.885152] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[  134.885159] system_reg_write: Writing ISP reg[0x401c] = 0x19f40000
[  134.885165] system_reg_write: Writing ISP reg[0x4020] = 0x4dfc33e8
[  134.885172] system_reg_write: Writing ISP reg[0x4024] = 0x67f64ddc
[  134.885179] system_reg_write: Writing ISP reg[0x4028] = 0xc06c9bbc
[  134.885186] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[  134.885193] system_reg_write: Writing ISP reg[0x4458] = 0x1d44867c
[  134.885198] tiziano_adr_params_refresh: Refreshing ADR parameters
[  134.885204] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  134.885210] tiziano_adr_params_init: Initializing ADR parameter arrays
[  134.885217] tisp_adr_set_params: Writing ADR parameters to registers
[  134.885246] tisp_adr_set_params: ADR parameters written to hardware
[  134.885252] tisp_event_set_cb: Setting callback for event 18
[  134.885259] tisp_event_set_cb: Event 18 callback set to c067abe8
[  134.885264] tisp_event_set_cb: Setting callback for event 2
[  134.885271] tisp_event_set_cb: Event 2 callback set to c0678f38
[  134.885276] tiziano_adr_init: ADR processing initialized successfully
[  134.885283] tiziano_af_init: Initializing Auto Focus (-1066624068x8275)
[  134.885289] tiziano_bcsh_init: Initializing BCSH processing
[  134.885294] tiziano_ydns_init: Initializing YDNS processing
[  134.885299] tiziano_rdns_init: Initializing RDNS processing
[  134.885304] *** tisp_init: INITIALIZING WDR-SPECIFIC COMPONENTS ***
[  134.885311] tiziano_wdr_init: Initializing WDR processing (-1066624068x8275)
[  134.885317] tisp_gb_init: Initializing GB processing for WDR
[  134.885323] tisp_dpc_wdr_en: Enable DPC WDR mode
[  134.885328] tisp_lsc_wdr_en: Enable LSC WDR mode
[  134.885334] tisp_gamma_wdr_en: Enable Gamma WDR mode
[  134.885339] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[  134.885345] tisp_ccm_wdr_en: Enable CCM WDR mode
[  134.885351] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[  134.885356] tisp_rdns_wdr_en: Enable RDNS WDR mode
[  134.885362] tisp_adr_wdr_en: Enable ADR WDR mode
[  134.885367] tisp_defog_wdr_en: Enable Defog WDR mode
[  134.885373] tisp_mdns_wdr_en: Enable MDNS WDR mode
[  134.885378] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[  134.885384] tisp_ae_wdr_en: Enable AE WDR mode
[  134.885389] tisp_sdns_wdr_en: Enable SDNS WDR mode
[  134.885395] tiziano_wdr_init: WDR processing initialized successfully
[  134.885400] tisp_gb_init: Initializing GB processing for WDR
[  134.885405] tisp_dpc_wdr_en: Enable DPC WDR mode
[  134.885411] tisp_lsc_wdr_en: Enable LSC WDR mode
[  134.885416] tisp_gamma_wdr_en: Enable Gamma WDR mode
[  134.885422] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[  134.885427] tisp_ccm_wdr_en: Enable CCM WDR mode
[  134.885433] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[  134.885438] tisp_rdns_wdr_en: Enable RDNS WDR mode
[  134.885443] tisp_adr_wdr_en: Enable ADR WDR mode
[  134.885449] tisp_defog_wdr_en: Enable Defog WDR mode
[  134.885455] tisp_mdns_wdr_en: Enable MDNS WDR mode
[  134.885460] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[  134.885465] tisp_ae_wdr_en: Enable AE WDR mode
[  134.885471] tisp_sdns_wdr_en: Enable SDNS WDR mode
[  134.885476] *** tisp_init: WDR COMPONENTS INITIALIZED ***
[  134.885481] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  134.885493] system_reg_write: Writing ISP reg[0xa02c] = 0x22f8000
[  134.885500] system_reg_write: Writing ISP reg[0xa030] = 0x22f9000
[  134.885507] system_reg_write: Writing ISP reg[0xa034] = 0x22fa000
[  134.885513] system_reg_write: Writing ISP reg[0xa038] = 0x22fb000
[  134.885520] system_reg_write: Writing ISP reg[0xa03c] = 0x22fc000
[  134.885527] system_reg_write: Writing ISP reg[0xa040] = 0x22fc800
[  134.885533] system_reg_write: Writing ISP reg[0xa044] = 0x22fd000
[  134.885540] system_reg_write: Writing ISP reg[0xa048] = 0x22fd800
[  134.885547] system_reg_write: Writing ISP reg[0xa04c] = 0x33
[  134.885553] *** tisp_init: AE0 buffer allocated at 0x022f8000 ***
[  134.885561] system_reg_write: Writing ISP reg[0xa82c] = 0x2300000
[  134.885567] system_reg_write: Writing ISP reg[0xa830] = 0x2301000
[  134.885575] system_reg_write: Writing ISP reg[0xa834] = 0x2302000
[  134.885581] system_reg_write: Writing ISP reg[0xa838] = 0x2303000
[  134.885587] system_reg_write: Writing ISP reg[0xa83c] = 0x2304000
[  134.885594] system_reg_write: Writing ISP reg[0xa840] = 0x2304800
[  134.885601] system_reg_write: Writing ISP reg[0xa844] = 0x2305000
[  134.885608] system_reg_write: Writing ISP reg[0xa848] = 0x2305800
[  134.885614] system_reg_write: Writing ISP reg[0xa84c] = 0x33
[  134.885621] *** tisp_init: AE1 buffer allocated at 0x02300000 ***
[  134.885627] system_reg_write: Writing ISP reg[0x804] = 0x12
[  134.885633] system_reg_write: Writing ISP reg[0x1c] = 0x8
[  134.885639] system_reg_write: Writing ISP reg[0x800] = 0x1
[  134.885645] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  134.885652] tiziano_ae_init: Initializing Auto Exposure (-1066624068x8275@1) - Binary Ninja EXACT
[  134.885659] tiziano_ae_params_refresh: Refreshing AE parameters
[  134.885667] tiziano_ae_params_refresh: AE parameters refreshed
[  134.885673] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  134.885678] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  134.885683] tiziano_ae_para_addr: Setting up AE parameter addresses
[  134.885689] tiziano_ae_para_addr: AE parameter addresses configured
[  134.885695] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  134.885701] system_reg_write: Writing ISP reg[0xa004] = 0xdb000
[  134.885708] system_reg_write: Writing ISP reg[0xa008] = 0x40d0b00
[  134.885715] system_reg_write: Writing ISP reg[0xa00c] = 0x80d0b00
[  134.885722] system_reg_write: Writing ISP reg[0xa010] = 0xc0d0b00
[  134.885728] system_reg_write: Writing ISP reg[0xa014] = 0xd0b00
[  134.885735] system_reg_write: Writing ISP reg[0xa018] = 0xd0b0010
[  134.885741] system_reg_write: Writing ISP reg[0xa01c] = 0x6aa3c814
[  134.885748] system_reg_write: Writing ISP reg[0xa020] = 0x1000c0
[  134.885755] system_reg_write: Writing ISP reg[0xa024] = 0x205300
[  134.885761] system_reg_write: Writing ISP reg[0xa000] = 0x1
[  134.885768] system_reg_write: Writing ISP reg[0xa028] = 0x100000
[  134.885774] tiziano_ae_set_hardware_param: Parameters written to AE0
[  134.885780] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  134.885787] system_reg_write: Writing ISP reg[0xa804] = 0x0
[  134.885793] system_reg_write: Writing ISP reg[0xa808] = 0x0
[  134.885799] system_reg_write: Writing ISP reg[0xa80c] = 0x0
[  134.885806] system_reg_write: Writing ISP reg[0xa810] = 0x0
[  134.885812] system_reg_write: Writing ISP reg[0xa814] = 0x0
[  134.885819] system_reg_write: Writing ISP reg[0xa818] = 0x0
[  134.885825] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[  134.885831] system_reg_write: Writing ISP reg[0xa820] = 0x0
[  134.885838] system_reg_write: Writing ISP reg[0xa824] = 0x0
[  134.885844] system_reg_write: Writing ISP reg[0xa800] = 0x1
[  134.885851] system_reg_write: Writing ISP reg[0xa828] = 0x0
[  134.885856] tiziano_ae_set_hardware_param: Parameters written to AE1
[  134.885862] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  134.885869] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  134.885885] tiziano_deflicker_expt: Generated 119 LUT entries
[  134.885891] tisp_event_set_cb: Setting callback for event 1
[  134.885898] tisp_event_set_cb: Event 1 callback set to c067a508
[  134.885903] tisp_event_set_cb: Setting callback for event 6
[  134.885910] tisp_event_set_cb: Event 6 callback set to c06792e8
[  134.885915] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  134.885921] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  134.885928] tiziano_awb_init: Initializing Auto White Balance (-1066624068x8275)
[  134.885935] system_reg_write: Writing ISP reg[0xb000] = 0x1
[  134.885941] system_reg_write: Writing ISP reg[0x1800] = 0x1
[  134.885947] tiziano_awb_init: AWB hardware blocks enabled
[  134.885952] tiziano_gamma_init: Initializing Gamma processing
[  134.885957] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  134.886011] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  134.886017] tiziano_gib_init: Initializing GIB processing
[  134.886021] tiziano_lsc_init: Initializing LSC processing
[  134.886027] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  134.886033] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  134.886040] system_reg_write: Writing ISP reg[0x3800] = 0x11
[  134.886047] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[  134.886052] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  134.886101] tiziano_ccm_init: Initializing Color Correction Matrix
[  134.886107] tiziano_ccm_init: Using linear CCM parameters
[  134.886113] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  134.886119] jz_isp_ccm: EV=64, CT=9984
[  134.886125] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  134.886130] cm_control: saturation=128
[  134.886135] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  134.886142] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  134.886147] tiziano_ccm_init: CCM initialized successfully
[  134.886153] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[  134.886159] system_reg_write: Writing ISP reg[0x4800] = 0x0
[  134.886165] system_reg_write: Writing ISP reg[0x499c] = 0x1
[  134.886171] tiziano_sharpen_init: Initializing Sharpening
[  134.886177] tiziano_sharpen_init: Using linear sharpening parameters
[  134.886182] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  134.886189] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  134.886195] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  134.886218] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  134.886225] system_reg_write: Writing ISP reg[0xb400] = 0x1
[  134.886230] tiziano_sharpen_init: Sharpening initialized successfully
[  134.886235] tiziano_sdns_init: Initializing SDNS processing
[  134.886243] tiziano_sdns_init: Using linear SDNS parameters
[  134.886249] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  134.886255] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  134.886261] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  134.886291] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  134.886297] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[  134.886302] tiziano_sdns_init: SDNS processing initialized successfully
[  134.886309] tiziano_mdns_init: Initializing MDNS processing (-1066624068x8275)
[  134.886315] tiziano_mdns_init: Using linear MDNS parameters
[  134.886324] tiziano_mdns_init: MDNS processing initialized successfully
[  134.886329] tiziano_clm_init: Initializing CLM processing
[  134.886335] tiziano_dpc_init: Initializing DPC processing
[  134.886340] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  134.886346] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  134.886353] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  134.886358] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  134.886372] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  134.886379] system_reg_write: Writing ISP reg[0xa200] = 0x1
[  134.886383] tiziano_hldc_init: Initializing HLDC processing
[  134.886390] system_reg_write: Writing ISP reg[0x9044] = 0x3
[  134.886397] tiziano_defog_init: Initializing Defog processing (-1066624068x8275)
[  134.886403] tiziano_adr_init: Initializing ADR processing (-1066624068x8275)
[  134.886410] system_reg_write: Writing ISP reg[0x4000] = 0x281619f4
[  134.886417] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[  134.886423] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[  134.886430] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[  134.886437] system_reg_write: Writing ISP reg[0x401c] = 0x19f40000
[  134.886443] system_reg_write: Writing ISP reg[0x4020] = 0x4dfc33e8
[  134.886450] system_reg_write: Writing ISP reg[0x4024] = 0x67f64ddc
[  134.886457] system_reg_write: Writing ISP reg[0x4028] = 0xc06c9bbc
[  134.886464] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[  134.886471] system_reg_write: Writing ISP reg[0x4458] = 0x1d44867c
[  134.886476] tiziano_adr_params_refresh: Refreshing ADR parameters
[  134.886482] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  134.886487] tiziano_adr_params_init: Initializing ADR parameter arrays
[  134.886493] tisp_adr_set_params: Writing ADR parameters to registers
[  134.886523] tisp_adr_set_params: ADR parameters written to hardware
[  134.886529] tisp_event_set_cb: Setting callback for event 18
[  134.886535] tisp_event_set_cb: Event 18 callback set to c067abe8
[  134.886541] tisp_event_set_cb: Setting callback for event 2
[  134.886547] tisp_event_set_cb: Event 2 callback set to c0678f38
[  134.886553] tiziano_adr_init: ADR processing initialized successfully
[  134.886559] tiziano_af_init: Initializing Auto Focus (-1066624068x8275)
[  134.886565] tiziano_bcsh_init: Initializing BCSH processing
[  134.886570] tiziano_ydns_init: Initializing YDNS processing
[  134.886575] tiziano_rdns_init: Initializing RDNS processing
[  134.886581] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  134.886586] tisp_event_init: Initializing ISP event system
[  134.886594] tisp_event_init: SAFE event system initialized with 20 nodes
[  134.886600] tisp_event_set_cb: Setting callback for event 4
[  134.886607] tisp_event_set_cb: Event 4 callback set to c0678f64
[  134.886613] tisp_event_set_cb: Setting callback for event 5
[  134.886619] tisp_event_set_cb: Event 5 callback set to c0679afc
[  134.886625] tisp_event_set_cb: Setting callback for event 7
[  134.886631] tisp_event_set_cb: Event 7 callback set to c0678fec
[  134.886637] tisp_event_set_cb: Setting callback for event 9
[  134.886643] tisp_event_set_cb: Event 9 callback set to c067906c
[  134.886649] tisp_event_set_cb: Setting callback for event 8
[  134.886655] tisp_event_set_cb: Event 8 callback set to c0679120
[  134.886660] *** tisp_init: STARTING EVENT PROCESSING THREAD ***
[  134.886667] *** system_irq_func_set: Registered handler at index 13 ***
[  134.886673] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[  134.886679] tisp_param_operate_init: Initializing parameter operations
[  134.886686] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  134.886691] tisp_code_create_tuning_node: Device already created, skipping
[  134.886697] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[  134.886704] *** tx_isp_subdev_pipo: SAFE struct member access implementation ***
[  134.886711] tx_isp_subdev_pipo: entry - sd=85c20c00, arg=82211bf8
[  134.886717] tx_isp_subdev_pipo: vic_dev retrieved: 85c20c00
[  134.886722] tx_isp_subdev_pipo: set processing = 1 (safe struct access)
[  134.886727] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures
[  134.886733] tx_isp_subdev_pipo: initialized linked list heads (safe Linux API)
[  134.886739] tx_isp_subdev_pipo: initialized spinlock
[  134.886747] tx_isp_subdev_pipo: set function pointers - qbuf=c067547c, clearbuf=c06745d0, s_stream=c0674fd8, sd=85c20c00
[  134.886755] tx_isp_subdev_pipo: added buffer entry 0 to free list
[  134.886761] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[  134.886768] tx_isp_subdev_pipo: added buffer entry 1 to free list
[  134.886774] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[  134.886781] tx_isp_subdev_pipo: added buffer entry 2 to free list
[  134.886788] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[  134.886795] tx_isp_subdev_pipo: added buffer entry 3 to free list
[  134.886801] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[  134.886808] tx_isp_subdev_pipo: added buffer entry 4 to free list
[  134.886814] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[  134.886821] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[  134.886826] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[  134.886831] tx_isp_subdev_pipo: completed successfully, returning 0
[  134.886837] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[  134.886843] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[  134.886849] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  134.886855] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  134.886861] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[  134.886867] ispcore_core_ops_init: Complete, result=0<6>[  134.886873] FRAME CHANNEL OPEN: core init ret=0
[  134.886880] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[  134.886886] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[  134.886892] *** FRAME CHANNEL 1: Initialized state ***
[  134.886897] *** CRITICAL FIX: Frame channel device stored at file+0x70 to prevent crash ***
[  134.886904] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  134.886912] Channel 1: Format 640x360, pixfmt=0x3231564e, minor=53
[  134.886951] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc07056c3 ***
[  134.886961] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  134.886969] Channel 1: Set format 640x360 pixfmt=0x3231564e
[  134.887826] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[  134.887838] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  134.887845] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[  134.887852] Channel 1: Request 2 buffers, type=1 memory=2
[  134.887859] Channel 1: USERPTR mode - client will provide buffers
[  134.887865] Channel 1: USERPTR mode - 2 user buffers expected
[  134.887871] *** Channel 1: VIC active_buffer_count set to 2 ***
[  134.887878] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[  134.887893] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[  134.887900] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  134.892594] *** Channel 1: QBUF - EXACT Binary Ninja implementation ***
[  134.892608] *** Channel 1: QBUF - Validation: index=0, buffer_count=2 ***
[  134.892615] *** Channel 1: QBUF - Queue buffer index=0 ***
[  134.892621] *** QBUF: No driver buffer for index 0 - continuing for VBM mode ***
[  134.892630] *** Channel 1: QBUF details: memory=2 index=0 length=353280 bytesused=0 flags=0x0 field=0 ***
[  134.892639] *** VIC STRIDE (ch1): Programmed NV12 stride=656 (H=360, size=354240) ***
[  134.892647] *** Channel 1: QBUF - Using candidate phys=0x7092800 from buffer (memory=2) ***
[  134.892655] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  134.892677] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[  134.892685] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  134.892691] *** Channel 1: QBUF - EXACT Binary Ninja implementation ***
[  134.892698] *** Channel 1: QBUF - Validation: index=1, buffer_count=2 ***
[  134.892705] *** Channel 1: QBUF - Queue buffer index=1 ***
[  134.892711] *** QBUF: No driver buffer for index 1 - continuing for VBM mode ***
[  134.892719] *** Channel 1: QBUF details: memory=2 index=1 length=353280 bytesused=0 flags=0x0 field=0 ***
[  134.892727] *** VIC STRIDE (ch1): Programmed NV12 stride=656 (H=360, size=354240) ***
[  134.892735] *** Channel 1: QBUF - Using candidate phys=0x70e8c00 from buffer (memory=2) ***
[  134.892741] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  134.892831] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0x80045612 ***
[  134.892840] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  134.892847] Channel 1: VIDIOC_STREAMON request, type=1
[  134.892853] *** Channel 1: STREAMON aborted - no sensor registered yet ***
[  134.898091] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[  134.898104] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  134.898111] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[  134.898118] Channel 1: Request 0 buffers, type=1 memory=2
[  134.898124] Channel 1: Freeing existing buffers
[  134.898130] *** Channel 1: VIC active_buffer_count cleared ***
[  134.898841] *** FRAME CHANNEL 1 RELEASED ***
[  135.402254] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  135.402266] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  135.402272] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  135.402278] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  135.402284] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  135.402372] isp-w02 proc: outputting frame_count=0
[  135.402406] isp-w02 proc: outputting frame_count=0
root@ing-wyze-cam3-a000 ~# cat /opt/trace.txt 
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb000: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0x7 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
root@ing-wyze-cam3-a000 ~# cat /proc/jz/clock/clocks 
ID NAME       FRE        stat       count     parent
--------------------------------------------------------
 1 ext0          0.032MHz  enable   0 root
 2 ext1         24.000MHz  enable   11 root
 3 otg_phy      48.000MHz  enable   0 root
--------------------------------------------------------
 5 apll       1392.000MHz  enable   1 ext1
 6 mpll       1200.000MHz  enable   7 ext1
 7 vpll       1200.000MHz  enable   1 ext1
 8 sclka      1392.000MHz  enable   9 apll
--------------------------------------------------------
10 cclk       1392.000MHz  enable   0 sclka
11 l2clk       696.000MHz  enable   0 sclka
12 h0clk       200.000MHz  enable   3 mpll
13 h2clk       200.000MHz  enable   7 mpll
14 pclk        100.000MHz  enable   6 mpll
15 msc          24.000MHz  enable   0 ext1
--------------------------------------------------------
17 cgu_isp     120.000MHz  enable   2 mpll
18 cgu_cim      24.000MHz  enable   1 vpll
19 cgu_ssi      50.000MHz  enable   2 mpll
20 cgu_msc_mux 1392.000MHz  enable   0 sclka
21 cgu_i2s_spk    4.096MHz  enable   2 sclka
22 cgu_i2s_mic    2.048MHz  enable   1 sclka
23 cgu_msc1     24.000MHz  enable   1 sclka
24 cgu_msc0     24.000MHz  enable   0 sclka
25 cgu_lpc       4.687MHz disable   0 vpll
26 cgu_macphy    4.687MHz disable   0 mpll
27 cgu_vpu     600.000MHz  enable   2 mpll
28 cgu_ddr     600.000MHz  enable   0 mpll
29 cgu_rsa      75.000MHz disable   0 mpll
--------------------------------------------------------
31 ddr         200.000MHz  enable   0 h0clk
32 tcu         100.000MHz  enable   0 pclk
33 rtc         100.000MHz  enable   0 pclk
34 des         100.000MHz  enable   0 pclk
35 csi         100.000MHz  enable   2 pclk
36 lcd         200.000MHz disable   0 h0clk
37 isp         200.000MHz  enable   2 h0clk
38 pdma        200.000MHz  enable   1 h2clk
39 sfc         200.000MHz  enable   1 h2clk
40 uart2        24.000MHz disable   0 ext1
41 uart1        24.000MHz  enable   1 ext1
42 uart0        24.000MHz disable   0 ext1
43 sadc        100.000MHz  enable   0 pclk
44 dmic        100.000MHz disable   0 pclk
45 aic         100.000MHz  enable   1 pclk
46 hash        200.000MHz disable   0 h2clk
47 i2c1        100.000MHz disable   0 pclk
48 i2c0        100.000MHz disable   0 pclk
49 ssi0         50.000MHz  enable   0 cgu_ssi
50 ssi1         50.000MHz disable   0 cgu_ssi
51 ssi_slv     100.000MHz disable   0 pclk
52 msc1        200.000MHz  enable   0 h2clk
53 msc0        200.000MHz  enable   0 h2clk
54 otg1        200.000MHz  enable   1 h2clk
--------------------------------------------------------
56 cpu          24.000MHz  enable   0 ext1
57 apb0         24.000MHz  enable   0 ext1
58 sys_ost      24.000MHz  enable   2 ext1
59 ahb0         24.000MHz  enable   0 ext1
--------------------------------------------------------
61 riscv       200.000MHz  enable   0 h2clk
62 aes         200.000MHz disable   0 h2clk
63 rsa         100.000MHz disable   0 pclk
64 ahb1         24.000MHz  enable   2 ext1
65 gmac        200.000MHz  enable   0 h2clk
66 ipu         200.000MHz disable   0 h0clk
67 dtrng       100.000MHz disable   0 pclk
68 avpu        200.000MHz  enable   2 h0clk
root@ing-wyze-cam3-a000 ~# log^Ct

root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      37623   jz-intc  jz-timerost
 14:          0   jz-intc  ipu
 15:      73870   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          0   jz-intc  isp-w02, isp-m0, tx-isp, isp-m0
 38:          0   jz-intc  tx-isp-fs, tx-isp-vic, isp-w02
 44:      13422   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        381   jz-intc  uart1
 68:         20   jz-intc  jz-i2c.0
 70:          0   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
