// Seed: 1361955307
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input wand id_2,
    output tri1 id_3,
    output logic id_4
    , id_12,
    output wor id_5,
    input tri id_6,
    input logic id_7,
    output wire id_8,
    input tri1 id_9,
    output supply0 id_10
);
  tri0 id_13 = 1;
  always_comb @(posedge 1'd0 or posedge 1) id_4 <= id_7;
  module_0(
      id_12, id_12, id_13, id_13
  );
endmodule
