INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RAGHAV/Desktop/Cache Controller/Cache_Controller_Simulation_Project/Cache_Controller_Simulation_Project.srcs/sources_1/new/CACHE_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CACHE_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RAGHAV/Desktop/Cache Controller/Cache_Controller_Simulation_Project/Cache_Controller_Simulation_Project.srcs/sources_1/new/L1_CACHE_MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_CACHE_MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RAGHAV/Desktop/Cache Controller/Cache_Controller_Simulation_Project/Cache_Controller_Simulation_Project.srcs/sources_1/new/L2_CACHE_MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L2_CACHE_MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RAGHAV/Desktop/Cache Controller/Cache_Controller_Simulation_Project/Cache_Controller_Simulation_Project.srcs/sources_1/new/MAIN_MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAIN_MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RAGHAV/Desktop/Cache Controller/Cache_Controller_Simulation_Project/Cache_Controller_Simulation_Project.srcs/sim_1/new/TB_READ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_READ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RAGHAV/Desktop/Cache Controller/Cache_Controller_Simulation_Project/Cache_Controller_Simulation_Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
