vhdl xil_defaultlib  \
"../../../../../../../Users/EMELNIAP8/Downloads/suka/CntNbits_L_Sim_ILA_MA/CntNbits_L_Sim_ILA_MA.gen/sources_1/bd/Cnt4bits_ILA_MA/ip/Cnt4bits_ILA_MA_rst_clk_wiz_100M_0/sim/Cnt4bits_ILA_MA_rst_clk_wiz_100M_0.vhd" \
"../../../../../../../Users/EMELNIAP8/Downloads/suka/CntNbits_L_Sim_ILA_MA/CntNbits_L_Sim_ILA_MA.gen/sources_1/bd/Cnt4bits_ILA_MA/ip/Cnt4bits_ILA_MA_system_ila_0_0/bd_0/ip/ip_0/sim/bd_95ed_ila_lib_0.vhd" \
"../../../../../../../Users/EMELNIAP8/Downloads/suka/CntNbits_L_Sim_ILA_MA/CntNbits_L_Sim_ILA_MA.gen/sources_1/bd/Cnt4bits_ILA_MA/ip/Cnt4bits_ILA_MA_system_ila_0_0/bd_0/sim/bd_95ed.vhd" \
"../../../../../../../Users/EMELNIAP8/Downloads/suka/CntNbits_L_Sim_ILA_MA/CntNbits_L_Sim_ILA_MA.gen/sources_1/bd/Cnt4bits_ILA_MA/ip/Cnt4bits_ILA_MA_system_ila_0_0/sim/Cnt4bits_ILA_MA_system_ila_0_0.vhd" \
"../../../../../../../Users/EMELNIAP8/Downloads/suka/CntNbits_L_Sim_ILA_MA/CntNbits_L_Sim_ILA_MA.gen/sources_1/bd/Cnt4bits_ILA_MA/ip/Cnt4bits_ILA_MA_CntNbits_L_MA_0_0/sim/Cnt4bits_ILA_MA_CntNbits_L_MA_0_0.vhd" \
"../../../../../../../Users/EMELNIAP8/Downloads/suka/CntNbits_L_Sim_ILA_MA/CntNbits_L_Sim_ILA_MA.gen/sources_1/bd/Cnt4bits_ILA_MA/ip/Cnt4bits_ILA_MA_Divblock_0_0/sim/Cnt4bits_ILA_MA_Divblock_0_0.vhd" \
"../../../../../../../Users/EMELNIAP8/Downloads/suka/CntNbits_L_Sim_ILA_MA/CntNbits_L_Sim_ILA_MA.gen/sources_1/bd/Cnt4bits_ILA_MA/sim/Cnt4bits_ILA_MA.vhd" \

# Do not sort compile order
nosort
