<stg><name>MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5</name>


<trans_list>

<trans id="297" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %pix_40 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pix_40"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %pix_41 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pix_41"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %pix_42 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pix_42"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %pix_43 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pix_43"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %pix_44 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pix_44"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %pix_45 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pix_45"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %pix_46 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pix_46"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %pix_47 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pix_47"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1">
<![CDATA[
newFuncRoot:9 %muxLogicCE_to_cmp120_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_cmp120_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
newFuncRoot:10 %cmp120_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp120

]]></Node>
<StgValue><ssdm name="cmp120_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12">
<![CDATA[
newFuncRoot:11 %muxLogicCE_to_sub117_cast_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_sub117_cast_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="1">
<![CDATA[
newFuncRoot:12 %sub117_cast_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub117_cast

]]></Node>
<StgValue><ssdm name="sub117_cast_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1">
<![CDATA[
newFuncRoot:13 %muxLogicCE_to_icmp_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_icmp_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
newFuncRoot:14 %icmp_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp

]]></Node>
<StgValue><ssdm name="icmp_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1">
<![CDATA[
newFuncRoot:15 %muxLogicCE_to_cmp120_2_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_cmp120_2_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
newFuncRoot:16 %cmp120_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp120_2

]]></Node>
<StgValue><ssdm name="cmp120_2_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1">
<![CDATA[
newFuncRoot:17 %muxLogicCE_to_icmp_ln662_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_icmp_ln662_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
newFuncRoot:18 %icmp_ln662_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln662

]]></Node>
<StgValue><ssdm name="icmp_ln662_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12">
<![CDATA[
newFuncRoot:19 %muxLogicCE_to_trunc_ln658_2_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_trunc_ln658_2_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="1">
<![CDATA[
newFuncRoot:20 %trunc_ln658_2_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln658_2

]]></Node>
<StgValue><ssdm name="trunc_ln658_2_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="10">
<![CDATA[
newFuncRoot:21 %muxLogicCE_to_pix_12_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_pix_12_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="1">
<![CDATA[
newFuncRoot:22 %pix_12_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_12

]]></Node>
<StgValue><ssdm name="pix_12_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10">
<![CDATA[
newFuncRoot:23 %muxLogicCE_to_pix_13_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_pix_13_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="1">
<![CDATA[
newFuncRoot:24 %pix_13_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_13

]]></Node>
<StgValue><ssdm name="pix_13_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10">
<![CDATA[
newFuncRoot:25 %muxLogicCE_to_pix_14_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_pix_14_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="1">
<![CDATA[
newFuncRoot:26 %pix_14_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_14

]]></Node>
<StgValue><ssdm name="pix_14_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10">
<![CDATA[
newFuncRoot:27 %muxLogicCE_to_pix_15_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_pix_15_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="1">
<![CDATA[
newFuncRoot:28 %pix_15_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_15

]]></Node>
<StgValue><ssdm name="pix_15_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10">
<![CDATA[
newFuncRoot:29 %muxLogicCE_to_pix_16_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_pix_16_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="1">
<![CDATA[
newFuncRoot:30 %pix_16_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_16

]]></Node>
<StgValue><ssdm name="pix_16_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10">
<![CDATA[
newFuncRoot:31 %muxLogicCE_to_pix_17_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_pix_17_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="1">
<![CDATA[
newFuncRoot:32 %pix_17_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_17

]]></Node>
<StgValue><ssdm name="pix_17_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10">
<![CDATA[
newFuncRoot:33 %muxLogicCE_to_pix_18_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_pix_18_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="1">
<![CDATA[
newFuncRoot:34 %pix_18_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_18

]]></Node>
<StgValue><ssdm name="pix_18_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10">
<![CDATA[
newFuncRoot:35 %muxLogicCE_to_pix_19_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_pix_19_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="1">
<![CDATA[
newFuncRoot:36 %pix_19_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_19

]]></Node>
<StgValue><ssdm name="pix_19_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="12">
<![CDATA[
newFuncRoot:37 %sub117_cast_cast = sext i12 %sub117_cast_read

]]></Node>
<StgValue><ssdm name="sub117_cast_cast"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:38 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %bytePlanes_plane0, i64 666, i64 8, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %img, void @empty_5, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bytePlanes_plane0, void @empty_5, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="10">
<![CDATA[
newFuncRoot:41 %muxLogicData_to_store_ln329 = muxlogic i10 %pix_19_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln329"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="10">
<![CDATA[
newFuncRoot:42 %muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_47

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln329"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:43 %store_ln329 = store i10 %pix_19_read, i10 %pix_47

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="10">
<![CDATA[
newFuncRoot:44 %muxLogicData_to_store_ln329 = muxlogic i10 %pix_18_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln329"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="10">
<![CDATA[
newFuncRoot:45 %muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_46

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln329"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:46 %store_ln329 = store i10 %pix_18_read, i10 %pix_46

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="10">
<![CDATA[
newFuncRoot:47 %muxLogicData_to_store_ln329 = muxlogic i10 %pix_17_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln329"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="10">
<![CDATA[
newFuncRoot:48 %muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_45

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln329"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:49 %store_ln329 = store i10 %pix_17_read, i10 %pix_45

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="10">
<![CDATA[
newFuncRoot:50 %muxLogicData_to_store_ln329 = muxlogic i10 %pix_16_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln329"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="10">
<![CDATA[
newFuncRoot:51 %muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_44

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln329"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:52 %store_ln329 = store i10 %pix_16_read, i10 %pix_44

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="10">
<![CDATA[
newFuncRoot:53 %muxLogicData_to_store_ln329 = muxlogic i10 %pix_15_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln329"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="10">
<![CDATA[
newFuncRoot:54 %muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_43

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln329"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:55 %store_ln329 = store i10 %pix_15_read, i10 %pix_43

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="10">
<![CDATA[
newFuncRoot:56 %muxLogicData_to_store_ln329 = muxlogic i10 %pix_14_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln329"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="10">
<![CDATA[
newFuncRoot:57 %muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_42

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln329"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:58 %store_ln329 = store i10 %pix_14_read, i10 %pix_42

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="10">
<![CDATA[
newFuncRoot:59 %muxLogicData_to_store_ln329 = muxlogic i10 %pix_13_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln329"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="10">
<![CDATA[
newFuncRoot:60 %muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_41

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln329"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:61 %store_ln329 = store i10 %pix_13_read, i10 %pix_41

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="10">
<![CDATA[
newFuncRoot:62 %muxLogicData_to_store_ln329 = muxlogic i10 %pix_12_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln329"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="10">
<![CDATA[
newFuncRoot:63 %muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_40

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln329"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:64 %store_ln329 = store i10 %pix_12_read, i10 %pix_40

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="12">
<![CDATA[
newFuncRoot:65 %muxLogicData_to_store_ln674 = muxlogic i12 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln674"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="12">
<![CDATA[
newFuncRoot:66 %muxLogicAddr_to_store_ln674 = muxlogic i12 %x_1

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln674"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:67 %store_ln674 = store i12 0, i12 %x_1

]]></Node>
<StgValue><ssdm name="store_ln674"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:68 %br_ln0 = br void %VITIS_LOOP_677_6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_677_6:0 %MuxLogicAddr_to_x = muxlogic i12 %x_1

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_x"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_677_6:1 %x = load i12 %x_1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_677_6:18 %x_4 = add i12 %x, i12 1

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_677_6:20 %icmp_ln674 = icmp_eq  i12 %x, i12 %trunc_ln658_2_read

]]></Node>
<StgValue><ssdm name="icmp_ln674"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_677_6:21 %br_ln674 = br i1 %icmp_ln674, void %VITIS_LOOP_677_6.split, void %for.inc168.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln674"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_677_6.split:0 %zext_ln674 = zext i12 %x

]]></Node>
<StgValue><ssdm name="zext_ln674"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_677_6.split:3 %cmp118 = icmp_slt  i13 %zext_ln674, i13 %sub117_cast_cast

]]></Node>
<StgValue><ssdm name="cmp118"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_677_6.split:4 %or_ln679 = or i1 %cmp118, i1 %cmp120_read

]]></Node>
<StgValue><ssdm name="or_ln679"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="12">
<![CDATA[
for.inc149.3:43 %muxLogicData_to_store_ln674 = muxlogic i12 %x_4

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln674"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="12">
<![CDATA[
for.inc149.3:44 %muxLogicAddr_to_store_ln674 = muxlogic i12 %x_1

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln674"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc149.3:45 %store_ln674 = store i12 %x_4, i12 %x_1

]]></Node>
<StgValue><ssdm name="store_ln674"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_677_6:2 %MuxLogicAddr_to_pix = muxlogic i10 %pix_40

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_pix"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_677_6:3 %pix = load i10 %pix_40

]]></Node>
<StgValue><ssdm name="pix"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_677_6:4 %MuxLogicAddr_to_pix_294 = muxlogic i10 %pix_41

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_pix_294"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_677_6:5 %pix_294 = load i10 %pix_41

]]></Node>
<StgValue><ssdm name="pix_294"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_677_6:6 %MuxLogicAddr_to_pix_295 = muxlogic i10 %pix_42

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_pix_295"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_677_6:7 %pix_295 = load i10 %pix_42

]]></Node>
<StgValue><ssdm name="pix_295"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_677_6:8 %MuxLogicAddr_to_pix_296 = muxlogic i10 %pix_43

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_pix_296"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_677_6:9 %pix_296 = load i10 %pix_43

]]></Node>
<StgValue><ssdm name="pix_296"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_677_6:10 %MuxLogicAddr_to_pix_297 = muxlogic i10 %pix_44

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_pix_297"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_677_6:11 %pix_297 = load i10 %pix_44

]]></Node>
<StgValue><ssdm name="pix_297"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_677_6:12 %MuxLogicAddr_to_pix_298 = muxlogic i10 %pix_45

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_pix_298"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_677_6:13 %pix_298 = load i10 %pix_45

]]></Node>
<StgValue><ssdm name="pix_298"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_677_6:14 %MuxLogicAddr_to_pix_299 = muxlogic i10 %pix_46

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_pix_299"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_677_6:15 %pix_299 = load i10 %pix_46

]]></Node>
<StgValue><ssdm name="pix_299"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_677_6:16 %MuxLogicAddr_to_pix_300 = muxlogic i10 %pix_47

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_pix_300"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_677_6:17 %pix_300 = load i10 %pix_47

]]></Node>
<StgValue><ssdm name="pix_300"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_677_6:19 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2048, i64 2047

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_677_6.split:1 %specpipeline_ln676 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_23

]]></Node>
<StgValue><ssdm name="specpipeline_ln676"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_677_6.split:2 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_677_6.split:5 %br_ln679 = br i1 %or_ln679, void %for.inc149, void %if.then121

]]></Node>
<StgValue><ssdm name="br_ln679"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="120">
<![CDATA[
if.then121:0 %muxLogicCE_to_img_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_img_read"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="120" op_0_bw="120" op_1_bw="120" op_2_bw="1">
<![CDATA[
if.then121:1 %img_read = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img

]]></Node>
<StgValue><ssdm name="img_read"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="120">
<![CDATA[
if.then121:2 %pix_301 = trunc i120 %img_read

]]></Node>
<StgValue><ssdm name="pix_301"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121:3 %pix_112 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="pix_112"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121:4 %pix_113 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="pix_113"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121:5 %pix_114 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 40, i32 49

]]></Node>
<StgValue><ssdm name="pix_114"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121:6 %pix_115 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="pix_115"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121:7 %pix_124 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="pix_124"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121:8 %pix_125 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 90, i32 99

]]></Node>
<StgValue><ssdm name="pix_125"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121:9 %pix_126 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 100, i32 109

]]></Node>
<StgValue><ssdm name="pix_126"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
if.then121:10 %br_ln680 = br void %for.inc149

]]></Node>
<StgValue><ssdm name="br_ln680"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc149:16 %or_ln679_1 = or i1 %cmp118, i1 %icmp_read

]]></Node>
<StgValue><ssdm name="or_ln679_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc149.1:16 %or_ln679_2 = or i1 %cmp118, i1 %cmp120_2_read

]]></Node>
<StgValue><ssdm name="or_ln679_2"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc149.2:16 %or_ln679_3 = or i1 %cmp118, i1 %icmp_ln662_read

]]></Node>
<StgValue><ssdm name="or_ln679_3"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:0 %muxLogicData_to_store_ln0 = muxlogic i10 %pix_300

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:1 %muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_47_out

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:2 %store_ln0 = store i10 %pix_300, i10 %pix_47_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:3 %muxLogicData_to_store_ln0 = muxlogic i10 %pix_299

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:4 %muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_46_out

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:5 %store_ln0 = store i10 %pix_299, i10 %pix_46_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:6 %muxLogicData_to_store_ln0 = muxlogic i10 %pix_298

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:7 %muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_45_out

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:8 %store_ln0 = store i10 %pix_298, i10 %pix_45_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:9 %muxLogicData_to_store_ln0 = muxlogic i10 %pix_297

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:10 %muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_44_out

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:11 %store_ln0 = store i10 %pix_297, i10 %pix_44_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:12 %muxLogicData_to_store_ln0 = muxlogic i10 %pix_296

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:13 %muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_43_out

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:14 %store_ln0 = store i10 %pix_296, i10 %pix_43_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:15 %muxLogicData_to_store_ln0 = muxlogic i10 %pix_295

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:16 %muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_42_out

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:17 %store_ln0 = store i10 %pix_295, i10 %pix_42_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:18 %muxLogicData_to_store_ln0 = muxlogic i10 %pix_294

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:19 %muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_41_out

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:20 %store_ln0 = store i10 %pix_294, i10 %pix_41_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:21 %muxLogicData_to_store_ln0 = muxlogic i10 %pix

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:22 %muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_40_out

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc168.loopexit.exitStub:23 %store_ln0 = store i10 %pix, i10 %pix_40_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0">
<![CDATA[
for.inc168.loopexit.exitStub:24 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149:0 %pix_107 = phi i10 %pix_126, void %if.then121, i10 %pix_300, void %VITIS_LOOP_677_6.split

]]></Node>
<StgValue><ssdm name="pix_107"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149:1 %pix_106 = phi i10 %pix_125, void %if.then121, i10 %pix_299, void %VITIS_LOOP_677_6.split

]]></Node>
<StgValue><ssdm name="pix_106"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149:2 %pix_105 = phi i10 %pix_124, void %if.then121, i10 %pix_298, void %VITIS_LOOP_677_6.split

]]></Node>
<StgValue><ssdm name="pix_105"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149:3 %pix_104 = phi i10 %pix_115, void %if.then121, i10 %pix_297, void %VITIS_LOOP_677_6.split

]]></Node>
<StgValue><ssdm name="pix_104"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149:4 %pix_103 = phi i10 %pix_114, void %if.then121, i10 %pix_296, void %VITIS_LOOP_677_6.split

]]></Node>
<StgValue><ssdm name="pix_103"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149:5 %pix_102 = phi i10 %pix_113, void %if.then121, i10 %pix_295, void %VITIS_LOOP_677_6.split

]]></Node>
<StgValue><ssdm name="pix_102"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149:6 %pix_101 = phi i10 %pix_112, void %if.then121, i10 %pix_294, void %VITIS_LOOP_677_6.split

]]></Node>
<StgValue><ssdm name="pix_101"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149:7 %pix_100 = phi i10 %pix_301, void %if.then121, i10 %pix, void %VITIS_LOOP_677_6.split

]]></Node>
<StgValue><ssdm name="pix_100"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149:8 %trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_100, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149:9 %trunc_ln685_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_101, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_1"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149:10 %trunc_ln685_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_102, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_2"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149:11 %trunc_ln685_3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_103, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_3"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149:12 %trunc_ln685_4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_104, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_4"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149:13 %trunc_ln685_5 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_105, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_5"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149:14 %trunc_ln685_6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_106, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_6"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149:15 %trunc_ln685_7 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_107, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_7"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc149:17 %br_ln679 = br i1 %or_ln679_1, void %for.inc149.1, void %if.then121.1

]]></Node>
<StgValue><ssdm name="br_ln679"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="120">
<![CDATA[
if.then121.1:0 %muxLogicCE_to_img_read_13 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_img_read_13"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="120" op_0_bw="120" op_1_bw="120" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.then121.1:1 %img_read_13 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img

]]></Node>
<StgValue><ssdm name="img_read_13"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="120">
<![CDATA[
if.then121.1:2 %pix_302 = trunc i120 %img_read_13

]]></Node>
<StgValue><ssdm name="pix_302"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121.1:3 %pix_208 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_13, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="pix_208"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121.1:4 %pix_209 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_13, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="pix_209"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121.1:5 %pix_210 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_13, i32 40, i32 49

]]></Node>
<StgValue><ssdm name="pix_210"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121.1:6 %pix_211 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_13, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="pix_211"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121.1:7 %pix_212 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_13, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="pix_212"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121.1:8 %pix_213 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_13, i32 90, i32 99

]]></Node>
<StgValue><ssdm name="pix_213"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121.1:9 %pix_214 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_13, i32 100, i32 109

]]></Node>
<StgValue><ssdm name="pix_214"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
if.then121.1:10 %br_ln680 = br void %for.inc149.1

]]></Node>
<StgValue><ssdm name="br_ln680"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.1:0 %pix_163 = phi i10 %pix_214, void %if.then121.1, i10 %pix_107, void %for.inc149

]]></Node>
<StgValue><ssdm name="pix_163"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.1:1 %pix_162 = phi i10 %pix_213, void %if.then121.1, i10 %pix_106, void %for.inc149

]]></Node>
<StgValue><ssdm name="pix_162"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.1:2 %pix_161 = phi i10 %pix_212, void %if.then121.1, i10 %pix_105, void %for.inc149

]]></Node>
<StgValue><ssdm name="pix_161"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.1:3 %pix_160 = phi i10 %pix_211, void %if.then121.1, i10 %pix_104, void %for.inc149

]]></Node>
<StgValue><ssdm name="pix_160"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.1:4 %pix_159 = phi i10 %pix_210, void %if.then121.1, i10 %pix_103, void %for.inc149

]]></Node>
<StgValue><ssdm name="pix_159"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.1:5 %pix_158 = phi i10 %pix_209, void %if.then121.1, i10 %pix_102, void %for.inc149

]]></Node>
<StgValue><ssdm name="pix_158"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.1:6 %pix_157 = phi i10 %pix_208, void %if.then121.1, i10 %pix_101, void %for.inc149

]]></Node>
<StgValue><ssdm name="pix_157"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.1:7 %pix_156 = phi i10 %pix_302, void %if.then121.1, i10 %pix_100, void %for.inc149

]]></Node>
<StgValue><ssdm name="pix_156"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.1:8 %trunc_ln685_8 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_156, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_8"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.1:9 %trunc_ln685_9 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_157, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_9"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.1:10 %trunc_ln685_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_158, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_s"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.1:11 %trunc_ln685_10 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_159, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_10"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.1:12 %trunc_ln685_11 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_160, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_11"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.1:13 %trunc_ln685_12 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_161, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_12"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.1:14 %trunc_ln685_13 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_162, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_13"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.1:15 %trunc_ln685_14 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_163, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_14"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc149.1:17 %br_ln679 = br i1 %or_ln679_2, void %for.inc149.2, void %if.then121.2

]]></Node>
<StgValue><ssdm name="br_ln679"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="120">
<![CDATA[
if.then121.2:0 %muxLogicCE_to_img_read_14 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_img_read_14"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="120" op_0_bw="120" op_1_bw="120" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then121.2:1 %img_read_14 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img

]]></Node>
<StgValue><ssdm name="img_read_14"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="120">
<![CDATA[
if.then121.2:2 %pix_303 = trunc i120 %img_read_14

]]></Node>
<StgValue><ssdm name="pix_303"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121.2:3 %pix_264 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_14, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="pix_264"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121.2:4 %pix_265 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_14, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="pix_265"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121.2:5 %pix_266 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_14, i32 40, i32 49

]]></Node>
<StgValue><ssdm name="pix_266"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121.2:6 %pix_267 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_14, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="pix_267"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121.2:7 %pix_268 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_14, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="pix_268"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121.2:8 %pix_269 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_14, i32 90, i32 99

]]></Node>
<StgValue><ssdm name="pix_269"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121.2:9 %pix_270 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_14, i32 100, i32 109

]]></Node>
<StgValue><ssdm name="pix_270"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
if.then121.2:10 %br_ln680 = br void %for.inc149.2

]]></Node>
<StgValue><ssdm name="br_ln680"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.2:0 %pix_207 = phi i10 %pix_270, void %if.then121.2, i10 %pix_163, void %for.inc149.1

]]></Node>
<StgValue><ssdm name="pix_207"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.2:1 %pix_206 = phi i10 %pix_269, void %if.then121.2, i10 %pix_162, void %for.inc149.1

]]></Node>
<StgValue><ssdm name="pix_206"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.2:2 %pix_205 = phi i10 %pix_268, void %if.then121.2, i10 %pix_161, void %for.inc149.1

]]></Node>
<StgValue><ssdm name="pix_205"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.2:3 %pix_204 = phi i10 %pix_267, void %if.then121.2, i10 %pix_160, void %for.inc149.1

]]></Node>
<StgValue><ssdm name="pix_204"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.2:4 %pix_203 = phi i10 %pix_266, void %if.then121.2, i10 %pix_159, void %for.inc149.1

]]></Node>
<StgValue><ssdm name="pix_203"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.2:5 %pix_202 = phi i10 %pix_265, void %if.then121.2, i10 %pix_158, void %for.inc149.1

]]></Node>
<StgValue><ssdm name="pix_202"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.2:6 %pix_201 = phi i10 %pix_264, void %if.then121.2, i10 %pix_157, void %for.inc149.1

]]></Node>
<StgValue><ssdm name="pix_201"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.2:7 %pix_200 = phi i10 %pix_303, void %if.then121.2, i10 %pix_156, void %for.inc149.1

]]></Node>
<StgValue><ssdm name="pix_200"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.2:8 %trunc_ln685_15 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_200, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_15"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.2:9 %trunc_ln685_16 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_201, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_16"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.2:10 %trunc_ln685_17 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_202, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_17"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.2:11 %trunc_ln685_18 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_203, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_18"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.2:12 %trunc_ln685_19 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_204, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_19"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.2:13 %trunc_ln685_20 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_205, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_20"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.2:14 %trunc_ln685_21 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_206, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_21"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.2:15 %trunc_ln685_22 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_207, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_22"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc149.2:17 %br_ln679 = br i1 %or_ln679_3, void %for.inc149.3, void %if.then121.3

]]></Node>
<StgValue><ssdm name="br_ln679"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="120">
<![CDATA[
if.then121.3:0 %muxLogicCE_to_img_read_15 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_img_read_15"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="120" op_0_bw="120" op_1_bw="120" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then121.3:1 %img_read_15 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img

]]></Node>
<StgValue><ssdm name="img_read_15"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="120">
<![CDATA[
if.then121.3:2 %pix_304 = trunc i120 %img_read_15

]]></Node>
<StgValue><ssdm name="pix_304"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121.3:3 %pix_305 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_15, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="pix_305"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121.3:4 %pix_284 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_15, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="pix_284"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121.3:5 %pix_285 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_15, i32 40, i32 49

]]></Node>
<StgValue><ssdm name="pix_285"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121.3:6 %pix_286 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_15, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="pix_286"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121.3:7 %pix_287 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_15, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="pix_287"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121.3:8 %pix_288 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_15, i32 90, i32 99

]]></Node>
<StgValue><ssdm name="pix_288"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then121.3:9 %pix_289 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_15, i32 100, i32 109

]]></Node>
<StgValue><ssdm name="pix_289"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln674" val="0"/>
<literal name="or_ln679_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
if.then121.3:10 %br_ln680 = br void %for.inc149.3

]]></Node>
<StgValue><ssdm name="br_ln680"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.3:0 %pix_263 = phi i10 %pix_289, void %if.then121.3, i10 %pix_207, void %for.inc149.2

]]></Node>
<StgValue><ssdm name="pix_263"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.3:1 %pix_262 = phi i10 %pix_288, void %if.then121.3, i10 %pix_206, void %for.inc149.2

]]></Node>
<StgValue><ssdm name="pix_262"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.3:2 %pix_261 = phi i10 %pix_287, void %if.then121.3, i10 %pix_205, void %for.inc149.2

]]></Node>
<StgValue><ssdm name="pix_261"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.3:3 %pix_260 = phi i10 %pix_286, void %if.then121.3, i10 %pix_204, void %for.inc149.2

]]></Node>
<StgValue><ssdm name="pix_260"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.3:4 %pix_259 = phi i10 %pix_285, void %if.then121.3, i10 %pix_203, void %for.inc149.2

]]></Node>
<StgValue><ssdm name="pix_259"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.3:5 %pix_258 = phi i10 %pix_284, void %if.then121.3, i10 %pix_202, void %for.inc149.2

]]></Node>
<StgValue><ssdm name="pix_258"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.3:6 %pix_257 = phi i10 %pix_305, void %if.then121.3, i10 %pix_201, void %for.inc149.2

]]></Node>
<StgValue><ssdm name="pix_257"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc149.3:7 %pix_256 = phi i10 %pix_304, void %if.then121.3, i10 %pix_200, void %for.inc149.2

]]></Node>
<StgValue><ssdm name="pix_256"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.3:8 %trunc_ln685_23 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_256, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_23"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.3:9 %trunc_ln685_24 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_257, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_24"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.3:10 %trunc_ln685_25 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_258, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_25"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.3:11 %trunc_ln685_26 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_259, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_26"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.3:12 %trunc_ln685_27 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_260, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_27"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.3:13 %trunc_ln685_28 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_261, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_28"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.3:14 %trunc_ln685_29 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_262, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_29"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc149.3:15 %trunc_ln685_30 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_263, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln685_30"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="256" op_0_bw="256" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8">
<![CDATA[
for.inc149.3:16 %out_pix = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %trunc_ln685_30, i8 %trunc_ln685_29, i8 %trunc_ln685_28, i8 %trunc_ln685_27, i8 %trunc_ln685_26, i8 %trunc_ln685_25, i8 %trunc_ln685_24, i8 %trunc_ln685_23, i8 %trunc_ln685_22, i8 %trunc_ln685_21, i8 %trunc_ln685_20, i8 %trunc_ln685_19, i8 %trunc_ln685_18, i8 %trunc_ln685_17, i8 %trunc_ln685_16, i8 %trunc_ln685_15, i8 %trunc_ln685_14, i8 %trunc_ln685_13, i8 %trunc_ln685_12, i8 %trunc_ln685_11, i8 %trunc_ln685_10, i8 %trunc_ln685_s, i8 %trunc_ln685_9, i8 %trunc_ln685_8, i8 %trunc_ln685_7, i8 %trunc_ln685_6, i8 %trunc_ln685_5, i8 %trunc_ln685_4, i8 %trunc_ln685_3, i8 %trunc_ln685_2, i8 %trunc_ln685_1, i8 %trunc_ln7

]]></Node>
<StgValue><ssdm name="out_pix"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="256">
<![CDATA[
for.inc149.3:17 %muxLogicData_to_write_ln692 = muxlogic i256 %out_pix

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln692"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
for.inc149.3:18 %write_ln692 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %bytePlanes_plane0, i256 %out_pix

]]></Node>
<StgValue><ssdm name="write_ln692"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="10">
<![CDATA[
for.inc149.3:19 %muxLogicData_to_store_ln329 = muxlogic i10 %pix_263

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln329"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="10">
<![CDATA[
for.inc149.3:20 %muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_47

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln329"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc149.3:21 %store_ln329 = store i10 %pix_263, i10 %pix_47

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="10">
<![CDATA[
for.inc149.3:22 %muxLogicData_to_store_ln329 = muxlogic i10 %pix_262

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln329"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="10">
<![CDATA[
for.inc149.3:23 %muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_46

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln329"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc149.3:24 %store_ln329 = store i10 %pix_262, i10 %pix_46

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="10">
<![CDATA[
for.inc149.3:25 %muxLogicData_to_store_ln329 = muxlogic i10 %pix_261

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln329"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="10">
<![CDATA[
for.inc149.3:26 %muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_45

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln329"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc149.3:27 %store_ln329 = store i10 %pix_261, i10 %pix_45

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="10">
<![CDATA[
for.inc149.3:28 %muxLogicData_to_store_ln329 = muxlogic i10 %pix_260

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln329"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="10">
<![CDATA[
for.inc149.3:29 %muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_44

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln329"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc149.3:30 %store_ln329 = store i10 %pix_260, i10 %pix_44

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="10">
<![CDATA[
for.inc149.3:31 %muxLogicData_to_store_ln329 = muxlogic i10 %pix_259

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln329"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="10">
<![CDATA[
for.inc149.3:32 %muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_43

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln329"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc149.3:33 %store_ln329 = store i10 %pix_259, i10 %pix_43

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="10">
<![CDATA[
for.inc149.3:34 %muxLogicData_to_store_ln329 = muxlogic i10 %pix_258

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln329"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="10">
<![CDATA[
for.inc149.3:35 %muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_42

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln329"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc149.3:36 %store_ln329 = store i10 %pix_258, i10 %pix_42

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="10">
<![CDATA[
for.inc149.3:37 %muxLogicData_to_store_ln329 = muxlogic i10 %pix_257

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln329"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="10">
<![CDATA[
for.inc149.3:38 %muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_41

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln329"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc149.3:39 %store_ln329 = store i10 %pix_257, i10 %pix_41

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="10">
<![CDATA[
for.inc149.3:40 %muxLogicData_to_store_ln329 = muxlogic i10 %pix_256

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln329"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="10">
<![CDATA[
for.inc149.3:41 %muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_40

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln329"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc149.3:42 %store_ln329 = store i10 %pix_256, i10 %pix_40

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
for.inc149.3:46 %br_ln674 = br void %VITIS_LOOP_677_6

]]></Node>
<StgValue><ssdm name="br_ln674"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
