#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Nov 19 22:02:47 2025
# Process ID         : 713748
# Current directory  : /home/jason/Documents/Zynq/radio/radio.runs/system_dac_data_input_0_0_synth_1
# Command line       : vivado -log system_dac_data_input_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_dac_data_input_0_0.tcl
# Log file           : /home/jason/Documents/Zynq/radio/radio.runs/system_dac_data_input_0_0_synth_1/system_dac_data_input_0_0.vds
# Journal file       : /home/jason/Documents/Zynq/radio/radio.runs/system_dac_data_input_0_0_synth_1/vivado.jou
# Running On         : archlinux
# Platform           : Arch
# Operating System   : Arch Linux
# Processor Detail   : Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency      : 4435.077 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 33123 MB
# Swap memory        : 0 MB
# Total Virtual      : 33123 MB
# Available Virtual  : 13158 MB
#-----------------------------------------------------------
source system_dac_data_input_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jason/Documents/Zynq/ip_repo/dac_data_input_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top system_dac_data_input_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 713830
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2107.277 ; gain = 440.828 ; free physical = 383 ; free virtual = 10798
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_dac_data_input_0_0' [/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ip/system_dac_data_input_0_0/synth/system_dac_data_input_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'dac_data_input' [/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ipshared/e6c8/hdl/dac_data_input.v:4]
INFO: [Synth 8-6157] synthesizing module 'dac_data_input_slave_lite_v1_0_S00_AXI' [/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ipshared/e6c8/hdl/dac_data_input_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ipshared/e6c8/hdl/dac_data_input_slave_lite_v1_0_S00_AXI.v:141]
INFO: [Synth 8-226] default block is never used [/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ipshared/e6c8/hdl/dac_data_input_slave_lite_v1_0_S00_AXI.v:215]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ipshared/e6c8/hdl/dac_data_input_slave_lite_v1_0_S00_AXI.v:268]
INFO: [Synth 8-6155] done synthesizing module 'dac_data_input_slave_lite_v1_0_S00_AXI' (0#1) [/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ipshared/e6c8/hdl/dac_data_input_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'dac_data_input' (0#1) [/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ipshared/e6c8/hdl/dac_data_input.v:4]
WARNING: [Synth 8-7071] port 'dat' of module 'dac_data_input' is unconnected for instance 'inst' [/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ip/system_dac_data_input_0_0/synth/system_dac_data_input_0_0.v:137]
WARNING: [Synth 8-7023] instance 'inst' of module 'dac_data_input' has 24 connections declared, but only 23 given [/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ip/system_dac_data_input_0_0/synth/system_dac_data_input_0_0.v:137]
INFO: [Synth 8-6155] done synthesizing module 'system_dac_data_input_0_0' (0#1) [/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ip/system_dac_data_input_0_0/synth/system_dac_data_input_0_0.v:53]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module dac_data_input_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module dac_data_input_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module dac_data_input_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module dac_data_input_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module dac_data_input_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module dac_data_input_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2188.215 ; gain = 521.766 ; free physical = 530 ; free virtual = 10424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2203.059 ; gain = 536.609 ; free physical = 464 ; free virtual = 10358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2203.059 ; gain = 536.609 ; free physical = 463 ; free virtual = 10357
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2203.059 ; gain = 0.000 ; free physical = 465 ; free virtual = 10359
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2328.797 ; gain = 0.000 ; free physical = 390 ; free virtual = 10274
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2328.832 ; gain = 0.000 ; free physical = 386 ; free virtual = 10272
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2328.832 ; gain = 662.383 ; free physical = 320 ; free virtual = 10157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2336.801 ; gain = 670.352 ; free physical = 320 ; free virtual = 10157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2336.801 ; gain = 670.352 ; free physical = 320 ; free virtual = 10157
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'dac_data_input_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'dac_data_input_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Waddr |                               01 |                               10
                   Wdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'sequential' in module 'dac_data_input_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Raddr |                               01 |                               10
                   Rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'dac_data_input_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2336.801 ; gain = 670.352 ; free physical = 321 ; free virtual = 10158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module system_dac_data_input_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module system_dac_data_input_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module system_dac_data_input_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module system_dac_data_input_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module system_dac_data_input_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module system_dac_data_input_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2336.801 ; gain = 670.352 ; free physical = 359 ; free virtual = 10153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2359.801 ; gain = 693.352 ; free physical = 339 ; free virtual = 10046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2359.801 ; gain = 693.352 ; free physical = 338 ; free virtual = 10044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2370.824 ; gain = 704.375 ; free physical = 307 ; free virtual = 10013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2552.637 ; gain = 886.188 ; free physical = 438 ; free virtual = 9690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2552.637 ; gain = 886.188 ; free physical = 438 ; free virtual = 9690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2552.637 ; gain = 886.188 ; free physical = 438 ; free virtual = 9690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2552.637 ; gain = 886.188 ; free physical = 438 ; free virtual = 9690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2552.637 ; gain = 886.188 ; free physical = 438 ; free virtual = 9690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2552.637 ; gain = 886.188 ; free physical = 438 ; free virtual = 9690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     2|
|4     |LUT5 |     3|
|5     |LUT6 |    57|
|6     |FDRE |   141|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2552.637 ; gain = 886.188 ; free physical = 438 ; free virtual = 9690
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2552.637 ; gain = 760.414 ; free physical = 427 ; free virtual = 9680
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2552.645 ; gain = 886.188 ; free physical = 427 ; free virtual = 9680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2552.645 ; gain = 0.000 ; free physical = 418 ; free virtual = 9673
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.664 ; gain = 0.000 ; free physical = 503 ; free virtual = 9789
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a181929a
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2608.699 ; gain = 1084.883 ; free physical = 495 ; free virtual = 9781
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1598.475; main = 1598.475; forked = 242.214
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3299.891; main = 2608.668; forked = 963.086
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.676 ; gain = 0.000 ; free physical = 487 ; free virtual = 9773
INFO: [Common 17-1381] The checkpoint '/home/jason/Documents/Zynq/radio/radio.runs/system_dac_data_input_0_0_synth_1/system_dac_data_input_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_dac_data_input_0_0, cache-ID = 8d39f46c1e60e71e
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.676 ; gain = 0.000 ; free physical = 458 ; free virtual = 9747
INFO: [Common 17-1381] The checkpoint '/home/jason/Documents/Zynq/radio/radio.runs/system_dac_data_input_0_0_synth_1/system_dac_data_input_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_dac_data_input_0_0_utilization_synth.rpt -pb system_dac_data_input_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 19 22:03:05 2025...
