#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Feb  5 00:57:51 2015
# Process ID: 1747
# Log file: /root/base_zc706/base_zc706.runs/impl_1/Z_system_wrapper.vdi
# Journal file: /root/base_zc706/base_zc706.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Z_system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1628 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/Z_system_processing_system7_0_0.xdc] for cell 'Z_system_i/processing_system7_0/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/Z_system_processing_system7_0_0.xdc] for cell 'Z_system_i/processing_system7_0/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/bd_0_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/bd_0_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_rst_processing_system7_0_50M_0/Z_system_rst_processing_system7_0_50M_0_board.xdc] for cell 'Z_system_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_rst_processing_system7_0_50M_0/Z_system_rst_processing_system7_0_50M_0_board.xdc] for cell 'Z_system_i/rst_processing_system7_0_50M'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_rst_processing_system7_0_50M_0/Z_system_rst_processing_system7_0_50M_0.xdc] for cell 'Z_system_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_rst_processing_system7_0_50M_0/Z_system_rst_processing_system7_0_50M_0.xdc] for cell 'Z_system_i/rst_processing_system7_0_50M'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_dma_0/Z_system_axi_ethernet_0_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_0_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_dma_0/Z_system_axi_ethernet_0_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_0_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_0/bd_1_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_0/bd_1_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_buf/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_dma_0/Z_system_axi_ethernet_1_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_1_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_dma_0/Z_system_axi_ethernet_1_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_1_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_0/bd_2_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_0/bd_2_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_buf/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_dma_0/Z_system_axi_ethernet_2_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_2_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_dma_0/Z_system_axi_ethernet_2_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_2_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_0/bd_3_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_0/bd_3_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_buf/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_dma_0/Z_system_axi_ethernet_3_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_3_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_dma_0/Z_system_axi_ethernet_3_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_3_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/constrs_1/new/zc706_board.xdc]
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/constrs_1/new/zc706_board.xdc]
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_buf/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.xdc:65]
INFO: [Timing 38-2] Deriving generated clocks [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.xdc:65]
all_fanin: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1862.551 ; gain = 542.500 ; free physical = 537 ; free virtual = 2022
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_mac/inst'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'bd_0_eth_mac_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc:29]
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_dma_0/Z_system_axi_ethernet_0_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_0_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_dma_0/Z_system_axi_ethernet_0_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_0_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_0/synth/bd_1_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_0/synth/bd_1_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_buf/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_mac/inst'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'bd_1_eth_mac_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_clocks.xdc:29]
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_dma_0/Z_system_axi_ethernet_1_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_1_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_dma_0/Z_system_axi_ethernet_1_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_1_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_0/synth/bd_2_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_0/synth/bd_2_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_buf/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_mac/inst'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'bd_2_eth_mac_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_clocks.xdc:29]
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_dma_0/Z_system_axi_ethernet_2_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_2_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_dma_0/Z_system_axi_ethernet_2_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_2_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_0/synth/bd_3_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_0/synth/bd_3_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_buf/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_mac/inst'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'bd_3_eth_mac_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_clocks.xdc:29]
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_dma_0/Z_system_axi_ethernet_3_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_3_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_dma_0/Z_system_axi_ethernet_3_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_3_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_0/Z_system_auto_us_0_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_0/Z_system_auto_us_0_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_1/Z_system_auto_us_1_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_1/Z_system_auto_us_1_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_2/Z_system_auto_us_2_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_2/Z_system_auto_us_2_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_3/Z_system_auto_us_3_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_3/Z_system_auto_us_3_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_4/Z_system_auto_us_4_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s04_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_4/Z_system_auto_us_4_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s04_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_5/Z_system_auto_us_5_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_5/Z_system_auto_us_5_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_6/Z_system_auto_us_6_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_6/Z_system_auto_us_6_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_7/Z_system_auto_us_7_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s07_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_7/Z_system_auto_us_7_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s07_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_8/Z_system_auto_us_8_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_8/Z_system_auto_us_8_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_9/Z_system_auto_us_9_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_9/Z_system_auto_us_9_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_10/Z_system_auto_us_10_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s10_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_10/Z_system_auto_us_10_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s10_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_11/Z_system_auto_us_11_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_11/Z_system_auto_us_11_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 760 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 27 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 88 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 640 instances

link_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1869.551 ; gain = 1020.488 ; free physical = 534 ; free virtual = 2014
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1872.562 ; gain = 2.980 ; free physical = 533 ; free virtual = 2014

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 32 inverter(s) to 64 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ef86bd95

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1872.562 ; gain = 0.000 ; free physical = 532 ; free virtual = 2014

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 20 inverter(s) to 32 load pin(s).
INFO: [Opt 31-10] Eliminated 2375 cells.
Phase 2 Constant Propagation | Checksum: 133e36410

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1872.562 ; gain = 0.000 ; free physical = 530 ; free virtual = 2013

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 5089 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1955 unconnected cells.
Phase 3 Sweep | Checksum: 193f0b456

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1872.562 ; gain = 0.000 ; free physical = 530 ; free virtual = 2012
Ending Logic Optimization Task | Checksum: 193f0b456

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1872.562 ; gain = 0.000 ; free physical = 530 ; free virtual = 2012
Implement Debug Cores | Checksum: 11c0d9884
Logic Optimization | Checksum: 11c0d9884

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 24 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 48
Ending PowerOpt Patch Enables Task | Checksum: 25a752301

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2013.156 ; gain = 0.000 ; free physical = 254 ; free virtual = 1804
Ending Power Optimization Task | Checksum: 25a752301

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2013.156 ; gain = 140.594 ; free physical = 245 ; free virtual = 1802
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2013.156 ; gain = 143.605 ; free physical = 245 ; free virtual = 1802
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2029.164 ; gain = 0.000 ; free physical = 311 ; free virtual = 1877
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /root/base_zc706/base_zc706.runs/impl_1/Z_system_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (CKLD-2) Clock Net has direct IO Driver - Clock net Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf is directly driven by an IO rather than a Clock Buffer. Driver(s): Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O2000
WARNING: [Drc 23-20] Rule violation (CKLD-2) Clock Net has direct IO Driver - Clock net Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf is directly driven by an IO rather than a Clock Buffer. Driver(s): Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O2000
WARNING: [Drc 23-20] Rule violation (CKLD-2) Clock Net has direct IO Driver - Clock net Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf is directly driven by an IO rather than a Clock Buffer. Driver(s): Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O2000
WARNING: [Drc 23-20] Rule violation (CKLD-2) Clock Net has direct IO Driver - Clock net Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf is directly driven by an IO rather than a Clock Buffer. Driver(s): Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O2000
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 16e45ed2a

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2029.195 ; gain = 0.000 ; free physical = 221 ; free virtual = 1875

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2029.195 ; gain = 0.000 ; free physical = 221 ; free virtual = 1875
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2029.195 ; gain = 0.000 ; free physical = 221 ; free virtual = 1875

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 8cb2fc66

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2029.195 ; gain = 0.000 ; free physical = 221 ; free virtual = 1875
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'bd_0_eth_mac_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc:29]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'bd_1_eth_mac_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_clocks.xdc:29]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'bd_2_eth_mac_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_clocks.xdc:29]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'bd_3_eth_mac_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 8cb2fc66

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2053.176 ; gain = 23.980 ; free physical = 221 ; free virtual = 1875

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 8cb2fc66

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2053.176 ; gain = 23.980 ; free physical = 221 ; free virtual = 1875

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 09b20cbf

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2053.176 ; gain = 23.980 ; free physical = 221 ; free virtual = 1875
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f83399ac

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2053.176 ; gain = 23.980 ; free physical = 221 ; free virtual = 1875

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 1542db2db

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2053.176 ; gain = 23.980 ; free physical = 212 ; free virtual = 1856
Phase 2.1.2.1 Place Init Design | Checksum: 18ece6de7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 2053.176 ; gain = 23.980 ; free physical = 207 ; free virtual = 1854
Phase 2.1.2 Build Placer Netlist Model | Checksum: 18ece6de7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 2053.176 ; gain = 23.980 ; free physical = 207 ; free virtual = 1854

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 25f6e7250

Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 2053.176 ; gain = 23.980 ; free physical = 207 ; free virtual = 1854
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1a684f906

Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 2053.176 ; gain = 23.980 ; free physical = 207 ; free virtual = 1854
Phase 2.1 Placer Initialization Core | Checksum: 1a684f906

Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 2053.176 ; gain = 23.980 ; free physical = 207 ; free virtual = 1854
Phase 2 Placer Initialization | Checksum: 1a684f906

Time (s): cpu = 00:00:59 ; elapsed = 00:00:36 . Memory (MB): peak = 2053.176 ; gain = 23.980 ; free physical = 207 ; free virtual = 1854

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1432479d2

Time (s): cpu = 00:02:13 ; elapsed = 00:01:14 . Memory (MB): peak = 2158.145 ; gain = 128.949 ; free physical = 159 ; free virtual = 1783

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1432479d2

Time (s): cpu = 00:02:13 ; elapsed = 00:01:14 . Memory (MB): peak = 2158.145 ; gain = 128.949 ; free physical = 159 ; free virtual = 1783

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1409dc5d5

Time (s): cpu = 00:02:44 ; elapsed = 00:01:27 . Memory (MB): peak = 2158.145 ; gain = 128.949 ; free physical = 158 ; free virtual = 1783

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1de7a951c

Time (s): cpu = 00:02:45 ; elapsed = 00:01:28 . Memory (MB): peak = 2158.145 ; gain = 128.949 ; free physical = 158 ; free virtual = 1783

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1de7a951c

Time (s): cpu = 00:02:45 ; elapsed = 00:01:28 . Memory (MB): peak = 2158.145 ; gain = 128.949 ; free physical = 158 ; free virtual = 1783

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1f9882974

Time (s): cpu = 00:02:58 ; elapsed = 00:01:33 . Memory (MB): peak = 2158.145 ; gain = 128.949 ; free physical = 158 ; free virtual = 1783

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1f7e630ea

Time (s): cpu = 00:02:59 ; elapsed = 00:01:34 . Memory (MB): peak = 2158.145 ; gain = 128.949 ; free physical = 158 ; free virtual = 1783

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 23eddc40d

Time (s): cpu = 00:03:27 ; elapsed = 00:01:52 . Memory (MB): peak = 2198.035 ; gain = 168.840 ; free physical = 137 ; free virtual = 1723
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 23eddc40d

Time (s): cpu = 00:03:27 ; elapsed = 00:01:53 . Memory (MB): peak = 2198.035 ; gain = 168.840 ; free physical = 137 ; free virtual = 1723

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 23eddc40d

Time (s): cpu = 00:03:27 ; elapsed = 00:01:53 . Memory (MB): peak = 2200.035 ; gain = 170.840 ; free physical = 135 ; free virtual = 1720

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 23eddc40d

Time (s): cpu = 00:03:28 ; elapsed = 00:01:54 . Memory (MB): peak = 2202.035 ; gain = 172.840 ; free physical = 134 ; free virtual = 1719
Phase 4.6 Small Shape Detail Placement | Checksum: 23eddc40d

Time (s): cpu = 00:03:28 ; elapsed = 00:01:54 . Memory (MB): peak = 2202.035 ; gain = 172.840 ; free physical = 133 ; free virtual = 1719

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 23eddc40d

Time (s): cpu = 00:03:30 ; elapsed = 00:01:56 . Memory (MB): peak = 2202.035 ; gain = 172.840 ; free physical = 133 ; free virtual = 1719
Phase 4 Detail Placement | Checksum: 23eddc40d

Time (s): cpu = 00:03:31 ; elapsed = 00:01:56 . Memory (MB): peak = 2202.035 ; gain = 172.840 ; free physical = 133 ; free virtual = 1719

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1822ebb0f

Time (s): cpu = 00:03:31 ; elapsed = 00:01:57 . Memory (MB): peak = 2202.035 ; gain = 172.840 ; free physical = 133 ; free virtual = 1719

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1822ebb0f

Time (s): cpu = 00:03:32 ; elapsed = 00:01:57 . Memory (MB): peak = 2202.035 ; gain = 172.840 ; free physical = 133 ; free virtual = 1719

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.537. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 273247d48

Time (s): cpu = 00:03:50 ; elapsed = 00:02:04 . Memory (MB): peak = 2212.340 ; gain = 183.145 ; free physical = 131 ; free virtual = 1709
Phase 5.2.2 Post Placement Optimization | Checksum: 273247d48

Time (s): cpu = 00:03:50 ; elapsed = 00:02:04 . Memory (MB): peak = 2212.340 ; gain = 183.145 ; free physical = 131 ; free virtual = 1709
Phase 5.2 Post Commit Optimization | Checksum: 273247d48

Time (s): cpu = 00:03:50 ; elapsed = 00:02:04 . Memory (MB): peak = 2212.340 ; gain = 183.145 ; free physical = 131 ; free virtual = 1709

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 273247d48

Time (s): cpu = 00:03:51 ; elapsed = 00:02:05 . Memory (MB): peak = 2212.340 ; gain = 183.145 ; free physical = 131 ; free virtual = 1709

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 273247d48

Time (s): cpu = 00:03:51 ; elapsed = 00:02:05 . Memory (MB): peak = 2212.340 ; gain = 183.145 ; free physical = 131 ; free virtual = 1709

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 273247d48

Time (s): cpu = 00:03:51 ; elapsed = 00:02:05 . Memory (MB): peak = 2212.340 ; gain = 183.145 ; free physical = 131 ; free virtual = 1709
Phase 5.5 Placer Reporting | Checksum: 273247d48

Time (s): cpu = 00:03:51 ; elapsed = 00:02:05 . Memory (MB): peak = 2212.340 ; gain = 183.145 ; free physical = 131 ; free virtual = 1709

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 2204ca1e9

Time (s): cpu = 00:03:52 ; elapsed = 00:02:06 . Memory (MB): peak = 2212.340 ; gain = 183.145 ; free physical = 131 ; free virtual = 1709
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 2204ca1e9

Time (s): cpu = 00:03:52 ; elapsed = 00:02:06 . Memory (MB): peak = 2212.340 ; gain = 183.145 ; free physical = 131 ; free virtual = 1709
Ending Placer Task | Checksum: 1265a11b3

Time (s): cpu = 00:03:52 ; elapsed = 00:02:06 . Memory (MB): peak = 2212.340 ; gain = 183.145 ; free physical = 131 ; free virtual = 1709
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:59 ; elapsed = 00:02:10 . Memory (MB): peak = 2212.340 ; gain = 183.172 ; free physical = 131 ; free virtual = 1709
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2212.344 ; gain = 0.000 ; free physical = 123 ; free virtual = 1708
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2212.344 ; gain = 0.004 ; free physical = 218 ; free virtual = 1708
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2212.344 ; gain = 0.000 ; free physical = 216 ; free virtual = 1706
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2212.344 ; gain = 0.000 ; free physical = 215 ; free virtual = 1706
report_control_sets: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2212.344 ; gain = 0.000 ; free physical = 214 ; free virtual = 1706
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard HSTL_I_18; FIXED_IO_mio[26] of IOStandard HSTL_I_18; FIXED_IO_mio[25] of IOStandard HSTL_I_18; FIXED_IO_mio[24] of IOStandard HSTL_I_18; FIXED_IO_mio[23] of IOStandard HSTL_I_18; FIXED_IO_mio[22] of IOStandard HSTL_I_18; FIXED_IO_mio[21] of IOStandard HSTL_I_18; FIXED_IO_mio[20] of IOStandard HSTL_I_18; FIXED_IO_mio[19] of IOStandard HSTL_I_18; FIXED_IO_mio[18] of IOStandard HSTL_I_18; FIXED_IO_mio[17] of IOStandard HSTL_I_18; FIXED_IO_mio[16] of IOStandard HSTL_I_18; FIXED_IO_mio[15] of IOStandard LVCMOS18; FIXED_IO_mio[14] of IOStandard LVCMOS18; FIXED_IO_mio[13] of IOStandard LVCMOS18; FIXED_IO_mio[12] of IOStandard LVCMOS18; FIXED_IO_mio[11] of IOStandard LVCMOS18; FIXED_IO_mio[10] of IOStandard LVCMOS18; FIXED_IO_mio[9] of IOStandard LVCMOS18; FIXED_IO_mio[8] of IOStandard LVCMOS18; FIXED_IO_mio[7] of IOStandard LVCMOS18; FIXED_IO_mio[6] of IOStandard LVCMOS18; FIXED_IO_mio[5] of IOStandard LVCMOS18; FIXED_IO_mio[4] of IOStandard LVCMOS18; FIXED_IO_mio[3] of IOStandard LVCMOS18; FIXED_IO_mio[2] of IOStandard LVCMOS18; FIXED_IO_mio[1] of IOStandard LVCMOS18; FIXED_IO_mio[0] of IOStandard LVCMOS18;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e54a2f5d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:49 . Memory (MB): peak = 2338.996 ; gain = 102.430 ; free physical = 120 ; free virtual = 1581

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e54a2f5d

Time (s): cpu = 00:01:10 ; elapsed = 00:00:50 . Memory (MB): peak = 2342.996 ; gain = 106.430 ; free physical = 118 ; free virtual = 1580

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e54a2f5d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 2361.996 ; gain = 125.430 ; free physical = 148 ; free virtual = 1563
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 265c74e44

Time (s): cpu = 00:01:44 ; elapsed = 00:01:05 . Memory (MB): peak = 2443.402 ; gain = 206.836 ; free physical = 157 ; free virtual = 1499
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.5    | TNS=0      | WHS=-0.504 | THS=-1.75e+03|

Phase 2 Router Initialization | Checksum: 251f998d2

Time (s): cpu = 00:02:03 ; elapsed = 00:01:11 . Memory (MB): peak = 2443.402 ; gain = 206.836 ; free physical = 147 ; free virtual = 1489

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 233fb40f6

Time (s): cpu = 00:02:16 ; elapsed = 00:01:15 . Memory (MB): peak = 2443.402 ; gain = 206.836 ; free physical = 135 ; free virtual = 1487

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5299
 Number of Nodes with overlaps = 334
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1eee32386

Time (s): cpu = 00:02:52 ; elapsed = 00:01:27 . Memory (MB): peak = 2443.402 ; gain = 206.836 ; free physical = 133 ; free virtual = 1485
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.5    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18c5e9f91

Time (s): cpu = 00:02:53 ; elapsed = 00:01:28 . Memory (MB): peak = 2443.402 ; gain = 206.836 ; free physical = 132 ; free virtual = 1484

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1f8401dbd

Time (s): cpu = 00:02:56 ; elapsed = 00:01:30 . Memory (MB): peak = 2443.402 ; gain = 206.836 ; free physical = 128 ; free virtual = 1481
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.5    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b69e2496

Time (s): cpu = 00:02:56 ; elapsed = 00:01:31 . Memory (MB): peak = 2443.402 ; gain = 206.836 ; free physical = 128 ; free virtual = 1481
Phase 4 Rip-up And Reroute | Checksum: 1b69e2496

Time (s): cpu = 00:02:56 ; elapsed = 00:01:31 . Memory (MB): peak = 2443.402 ; gain = 206.836 ; free physical = 128 ; free virtual = 1481

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 15c545122

Time (s): cpu = 00:03:03 ; elapsed = 00:01:33 . Memory (MB): peak = 2443.402 ; gain = 206.836 ; free physical = 128 ; free virtual = 1481
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.5    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 15c545122

Time (s): cpu = 00:03:03 ; elapsed = 00:01:33 . Memory (MB): peak = 2443.402 ; gain = 206.836 ; free physical = 128 ; free virtual = 1481

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 15c545122

Time (s): cpu = 00:03:03 ; elapsed = 00:01:33 . Memory (MB): peak = 2443.402 ; gain = 206.836 ; free physical = 128 ; free virtual = 1481

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1a75896a3

Time (s): cpu = 00:03:13 ; elapsed = 00:01:37 . Memory (MB): peak = 2443.402 ; gain = 206.836 ; free physical = 128 ; free virtual = 1481
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.298  | TNS=0      | WHS=-0.01  | THS=-0.01  |

Phase 7 Post Hold Fix | Checksum: 1a259081f

Time (s): cpu = 00:03:14 ; elapsed = 00:01:37 . Memory (MB): peak = 2443.402 ; gain = 206.836 ; free physical = 128 ; free virtual = 1481

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.39525 %
  Global Horizontal Routing Utilization  = 3.93999 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1ae87ca9b

Time (s): cpu = 00:03:15 ; elapsed = 00:01:37 . Memory (MB): peak = 2443.402 ; gain = 206.836 ; free physical = 128 ; free virtual = 1481

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1ae87ca9b

Time (s): cpu = 00:03:15 ; elapsed = 00:01:37 . Memory (MB): peak = 2443.402 ; gain = 206.836 ; free physical = 128 ; free virtual = 1481

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1beb1d26b

Time (s): cpu = 00:03:18 ; elapsed = 00:01:41 . Memory (MB): peak = 2443.402 ; gain = 206.836 ; free physical = 127 ; free virtual = 1480

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 1beb1d26b

Time (s): cpu = 00:03:28 ; elapsed = 00:01:44 . Memory (MB): peak = 2443.402 ; gain = 206.836 ; free physical = 127 ; free virtual = 1480
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.298  | TNS=0      | WHS=0.05   | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1beb1d26b

Time (s): cpu = 00:03:28 ; elapsed = 00:01:44 . Memory (MB): peak = 2443.402 ; gain = 206.836 ; free physical = 127 ; free virtual = 1480
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:03:28 ; elapsed = 00:01:44 . Memory (MB): peak = 2443.402 ; gain = 206.836 ; free physical = 126 ; free virtual = 1479
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:35 ; elapsed = 00:01:48 . Memory (MB): peak = 2443.402 ; gain = 231.059 ; free physical = 126 ; free virtual = 1479
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2443.402 ; gain = 0.000 ; free physical = 159 ; free virtual = 1471
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2443.402 ; gain = 0.000 ; free physical = 236 ; free virtual = 1470
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /root/base_zc706/base_zc706.runs/impl_1/Z_system_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2521.746 ; gain = 78.344 ; free physical = 142 ; free virtual = 1377
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 2550.051 ; gain = 28.305 ; free physical = 137 ; free virtual = 1353
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_out]'  to set the static_probability to '1'  if desired.
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2573.113 ; gain = 23.062 ; free physical = 126 ; free virtual = 1335
INFO: [Common 17-206] Exiting Vivado at Thu Feb  5 01:03:48 2015...
