{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "16", "@year": "2019", "@timestamp": "2019-10-16T22:27:16.000016-04:00", "@month": "10"}, "ait:date-sort": {"@day": "09", "@year": "2011", "@month": "11"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "DETI"}, {"$": "IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, {"affiliation": {"city-group": "Tallinn", "country": "Estonia", "@afid": "60068861", "@country": "est", "organization": [{"$": "Department of Computer Engineering"}, {"$": "Tallinn University of Technology"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "@auid": "34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}], "citation-title": "Implementation in FPGA of address-based data sorting", "abstracts": "The paper describes the hardware implementation and optimization of sorting algorithms that use data items as memory addresses with one-bit flags indicating presence of data. The proposed technique enables such type of address-based sorting to be applied either directly or through tree-walk tables permitting number of bits in sorted data items to be increased by constructing and traversing N-ary trees (N>2) composed of so called no-match and working nodes. The latter are organized in well balanced sub-trees of equal depth. It is allowed more than one data item to be assigned to leaves of working sub-trees and such sets of items are processed by fast acceleration circuits. Experiments and comparisons demonstrate that the proposed technique can be used efficiently in low cost FPGAs. \u00a9 2011 IEEE.", "correspondence": {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "DETI"}, {"$": "IEETA"}, {"$": "University of Aveiro"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Data sort", "@xml:lang": "eng"}, {"$": "FPGA", "@xml:lang": "eng"}, {"$": "HFSM", "@xml:lang": "eng"}, {"$": "N-ary tree", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Proc. - Int. Conf. Field Program. Logic Appl., FPL", "@country": "usa", "issuetitle": "Proceedings - 21st International Conference on Field Programmable Logic and Applications, FPL 2011", "volisspag": {"pagerange": {"@first": "405", "@last": "410"}}, "@type": "p", "publicationyear": {"@first": "2011"}, "isbn": {"$": "9780769545295", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "21st International Conference on Field Programmable Logic and Applications, FPL 2011", "confsponsors": {"confsponsor": [{"$": "XILINX"}, {"$": "ALTERA"}, {"$": "Technical University of Crete"}, {"$": "MAXELER Technologies"}], "@complete": "y"}, "confcatnumber": "E4529", "conflocation": {"city-group": "Chania", "@country": "grc"}, "confcode": "87218", "confdate": {"enddate": {"@day": "07", "@year": "2011", "@month": "09"}, "startdate": {"@day": "05", "@year": "2011", "@month": "09"}}}}}, "sourcetitle": "Proceedings - 21st International Conference on Field Programmable Logic and Applications, FPL 2011", "article-number": "6044854", "@srcid": "20400195014", "publicationdate": {"year": "2011", "date-text": {"@xfab-added": "true", "$": "2011"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": "1706"}, {"@type": "CPXCLASS", "classification": [{"classification-code": "461.9", "classification-description": "Biology"}, {"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "723.1", "classification-description": "Computer Programming"}, {"classification-code": "921.4", "classification-description": "Combinatorial Mathematics, Includes Graph Theory, Set Theory"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2011 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "09", "@year": "2011", "@month": "11"}}, "itemidlist": {"itemid": [{"$": "362870084", "@idtype": "PUI"}, {"$": "20114514498793", "@idtype": "CPX"}, {"$": "80455168388", "@idtype": "SCP"}, {"$": "80455168388", "@idtype": "SGR"}], "ce:doi": "10.1109/FPL.2011.81"}}, "tail": {"bibliography": {"@refcount": "18", "reference": [{"ref-fulltext": "R. Mueller, J. Teubner, and G. Alonso, \"Data processing on FPGAs\", Proc. VLDB Endowment 2(1), 2009.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Data processing on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "77952261145", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2", "@issue": "1"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "Proc. VLDB Endowment"}}, {"ref-fulltext": "T.H. Cormen, C.E. Leiserson, R.L. Rivest, and C. Stain, Introduction to Algorithms, 2nd edition, MIT Press, 2002.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-text": "2nd edition, MIT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Stain", "ce:indexed-name": "Stain C."}]}, "ref-sourcetitle": "Introduction to Algorithms"}}, {"ref-fulltext": "R. Mueller, Data Stream Processing on Embedded Devices, Ph.D. thesis, ETH, Zurich, 2010.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "refd-itemidlist": {"itemid": {"$": "80052793432", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis, ETH, Zurich", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}]}, "ref-sourcetitle": "Data Stream Processing on Embedded Devices"}}, {"ref-fulltext": "X. Ye, D. Fan, W. Lin, N. Yuan, and P. Ienne, \"High Performance Comparison-Based Sorting Algorithm on Many-Core GPUs\", IEEE Symp. IPDPS, April, 2010.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "High performance comparison-based sorting algorithm on Many-Core GPUs"}, "refd-itemidlist": {"itemid": {"$": "77953975468", "@idtype": "SGR"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Ye", "ce:indexed-name": "Ye X."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Fan", "ce:indexed-name": "Fan D."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Lin", "ce:indexed-name": "Lin W."}, {"@seq": "4", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Yuan", "ce:indexed-name": "Yuan N."}, {"@seq": "5", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ienne", "ce:indexed-name": "Ienne P."}]}, "ref-sourcetitle": "IEEE Symp. IPDPS"}}, {"ref-fulltext": "N. Satish, M. Harris, and M. Garland, \"Designing efficient sorting algorithms for manycore GPUs\", IEEE Symp. IPDPS, 2009.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Designing efficient sorting algorithms for manycore GPUs"}, "refd-itemidlist": {"itemid": {"$": "70450077484", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Satish", "ce:indexed-name": "Satish N."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Harris", "ce:indexed-name": "Harris M."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Garland", "ce:indexed-name": "Garland M."}]}, "ref-sourcetitle": "IEEE Symp. IPDPS"}}, {"ref-fulltext": "D. Cederman and P. Tsigas, \"A practical quicksort algorithm for graphics processors\", Proc. 16th Annual European Symposium on Algorithms (ESA 2008), Sep. 2008, pp. 246-258.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "A practical quicksort algorithm for graphics processors"}, "refd-itemidlist": {"itemid": {"$": "57749169896", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "246", "@last": "258"}}, "ref-text": "Sep.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Cederman", "ce:indexed-name": "Cederman D."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Tsigas", "ce:indexed-name": "Tsigas P."}]}, "ref-sourcetitle": "Proc. 16th Annual European Symposium on Algorithms (ESA 2008)"}}, {"@date-locked": "2016-09-16T00:00:00.000", "ref-fulltext": "R. Baraglia, G. Capannini, F. M. Nardini, and F. Silvestri, \"Sorting using Bitonic Network with CUDA\", 7th Workshop on Large-Scale Distributed Systems for Information Retrieval (LSDS-IR), Boston, USA, July, 2009.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Sorting using bitonic network with CUDA"}, "refd-itemidlist": {"itemid": {"$": "84887245445", "@idtype": "SGR"}}, "ref-text": "Boston, USA, July", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Baraglia", "ce:indexed-name": "Baraglia R."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Capannini", "ce:indexed-name": "Capannini G."}, {"@seq": "3", "ce:initials": "F.M.", "@_fa": "true", "ce:surname": "Nardini", "ce:indexed-name": "Nardini F.M."}, {"@seq": "4", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Silvestri", "ce:indexed-name": "Silvestri F."}]}, "ref-sourcetitle": "7th Workshop on Large-Scale Distributed Systems for Information Retrieval (LSDS-IR)"}}, {"ref-fulltext": "S. Chey, J. Liz, J.W. Sheaffery, K. Skadrony, and J. Lach, \"Accelerating Compute-Intensive Applications with GPUs and FPGAs\", Proc. Symposium on Application Specific Processors, Anaheim, USA, June 2008, pp. 101-107.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Accelerating compute-intensive applications with GPUs and FPGAs"}, "refd-itemidlist": {"itemid": {"$": "52349084750", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "101", "@last": "107"}}, "ref-text": "Anaheim, USA, June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Chey", "ce:indexed-name": "Chey S."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Liz", "ce:indexed-name": "Liz J."}, {"@seq": "3", "ce:initials": "J.W.", "@_fa": "true", "ce:surname": "Sheaffery", "ce:indexed-name": "Sheaffery J.W."}, {"@seq": "4", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Skadrony", "ce:indexed-name": "Skadrony K."}, {"@seq": "5", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lach", "ce:indexed-name": "Lach J."}]}, "ref-sourcetitle": "Proc. Symposium on Application Specific Processors"}}, {"ref-fulltext": "D.J. Greaves and S. Singh, \"Kiwi: Synthesis of FPGA circuits from parallel programs\", Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), 2008.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Kiwi: Synthesis of FPGA circuits from parallel programs"}, "refd-itemidlist": {"itemid": {"$": "60349115275", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.J.", "@_fa": "true", "ce:surname": "Greaves", "ce:indexed-name": "Greaves D.J."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Singh", "ce:indexed-name": "Singh S."}]}, "ref-sourcetitle": "Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM)"}}, {"ref-fulltext": "S.S. Huang, A. Hormati, D.F. Bacon, and R. Rabbah, \"Liquid Metal: Object-oriented programming across the hardware/software boundary\", European Conference on Object-Oriented Programming, Paphos, Cyprus, 2008.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Liquid Metal: Object-oriented programming across the hardware/software boundary"}, "refd-itemidlist": {"itemid": {"$": "67650081614", "@idtype": "SGR"}}, "ref-text": "Paphos, Cyprus", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.S.", "@_fa": "true", "ce:surname": "Huang", "ce:indexed-name": "Huang S.S."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Hormati", "ce:indexed-name": "Hormati A."}, {"@seq": "3", "ce:initials": "D.F.", "@_fa": "true", "ce:surname": "Bacon", "ce:indexed-name": "Bacon D.F."}, {"@seq": "4", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Rabbah", "ce:indexed-name": "Rabbah R."}]}, "ref-sourcetitle": "European Conference on Object-Oriented Programming"}}, {"ref-fulltext": "A. Mitra, M.R. Vieira, P. Bakalov, V.J. Tsotras, and W. Najjar, \"Boosting XML Filtering through a scalable FPGA-based architecture\", Proc. Conference on Innovative Data Systems Research (CIDR), Asilomar, CA, USA, 2009.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Boosting XML Filtering through a scalable FPGA-based architecture"}, "refd-itemidlist": {"itemid": {"$": "84858633077", "@idtype": "SGR"}}, "ref-text": "Asilomar, CA, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Mitra", "ce:indexed-name": "Mitra A."}, {"@seq": "2", "ce:initials": "M.R.", "@_fa": "true", "ce:surname": "Vieira", "ce:indexed-name": "Vieira M.R."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Bakalov", "ce:indexed-name": "Bakalov P."}, {"@seq": "4", "ce:initials": "V.J.", "@_fa": "true", "ce:surname": "Tsotras", "ce:indexed-name": "Tsotras V.J."}, {"@seq": "5", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Najjar", "ce:indexed-name": "Najjar W."}]}, "ref-sourcetitle": "Proc. Conference on Innovative Data Systems Research (CIDR)"}}, {"ref-fulltext": "S. Rajasekaran and S. Sen, \"Optimal and Practical Algorithms for Sorting on the PDM,\" IEEE Trans. Computers, vol. 57, no. 4, pp. 547-561, Apr. 2008. (Pubitemid 351411562)", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Optimal and practical algorithms for sorting on the PDM"}, "refd-itemidlist": {"itemid": {"$": "40949116340", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "57", "@issue": "4"}, "pagerange": {"@first": "547", "@last": "561"}}, "ref-text": "DOI 10.1109/TC.2007.70810", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Rajasekaran", "ce:indexed-name": "Rajasekaran S."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Sen", "ce:indexed-name": "Sen S."}]}, "ref-sourcetitle": "IEEE Transactions on Computers"}}, {"ref-fulltext": "R.D. Chamberlain and N. Ganesan, \"Sorting on Architecturally Diverse Computer Systems\", Proc. 3rd Int'l Workshop on High-Performance Reconfigurable Computing Technology and Applications, November 2009.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Sorting on architecturally diverse computer systems"}, "refd-itemidlist": {"itemid": {"$": "74049156403", "@idtype": "SGR"}}, "ref-text": "November", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Chamberlain", "ce:indexed-name": "Chamberlain R.D."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ganesan", "ce:indexed-name": "Ganesan N."}]}, "ref-sourcetitle": "Proc. 3rd Int'l Workshop on High-Performance Reconfigurable Computing Technology and Applications"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Modeling, Design, and Implementation of a Priority Buffer for Embedded Systems\", Proc. 7th Asian Control Conference - ASCC'2009, Hong Kong, pp. 9-14, 2009.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Modeling, design, and implementation of a priority buffer for embedded systems"}, "refd-itemidlist": {"itemid": {"$": "71449091187", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "9", "@last": "14"}}, "ref-text": "Hong Kong", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. 7th Asian Control Conference - ASCC'2009"}}, {"ref-fulltext": "J.D. Davis, Z. Tan, F. Yu, and L. Zhang, \"A practical reconfigurable hardware accelerator for Boolean satisfiability solvers\", Proc. 45th ACM/IEEE Design Automation Conf., pp. 780 - 785, 2008.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "A practical reconfigurable hardware accelerator for Boolean satisfiability solvers"}, "refd-itemidlist": {"itemid": {"$": "51549097197", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "780", "@last": "785"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.D.", "@_fa": "true", "ce:surname": "Davis", "ce:indexed-name": "Davis J.D."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Tan", "ce:indexed-name": "Tan Z."}, {"@seq": "3", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Yu", "ce:indexed-name": "Yu F."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang L."}]}, "ref-sourcetitle": "Proc. 45th ACM/IEEE Design Automation Conf."}}, {"ref-fulltext": "V.Sklyarov, \"Hierarchical Finite-State Machines and Their Use for Digital Control\", IEEE Trans. on VLSI Syst., vol. 7, n. 2, pp. 222-228, 1999.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical finite-state machines and their use for digital control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Trans. on VLSI Syst."}}, {"ref-fulltext": "V. Sklyarov, \"Synthesis of Circuits and Systems from Hierarchical and Parallel Specifications\", Proc. 12th Biennial Baltic Electronics Conf., Invited paper, Tallinn, Estonia, pp. 37-48, 2010.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Synthesis of circuits and systems from hierarchical and parallel specifications"}, "refd-itemidlist": {"itemid": {"$": "79951754988", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "37", "@last": "48"}}, "ref-text": "Invited paper, Tallinn, Estonia", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. 12th Biennial Baltic Electronics Conf."}}, {"ref-fulltext": "D. Mihhailov, V. Sklyarov, I. Skliarova, and A. Sudnitson, \"Hardware Implementation of Recursive Algorithms\". Proc. MWSCAS'2010, Seattle, USA, pp. 225-228, Aug. 2010.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Hardware implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "77956588948", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "225", "@last": "228"}}, "ref-text": "Seattle, USA, Aug.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. MWSCAS'2010"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-80455168388", "dc:description": "The paper describes the hardware implementation and optimization of sorting algorithms that use data items as memory addresses with one-bit flags indicating presence of data. The proposed technique enables such type of address-based sorting to be applied either directly or through tree-walk tables permitting number of bits in sorted data items to be increased by constructing and traversing N-ary trees (N>2) composed of so called no-match and working nodes. The latter are organized in well balanced sub-trees of equal depth. It is allowed more than one data item to be assigned to leaves of working sub-trees and such sets of items are processed by fast acceleration circuits. Experiments and comparisons demonstrate that the proposed technique can be used efficiently in low cost FPGAs. \u00a9 2011 IEEE.", "prism:coverDate": "2011-11-09", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/80455168388", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/80455168388"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=80455168388&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=80455168388&origin=inward"}], "prism:isbn": "9780769545295", "prism:publicationName": "Proceedings - 21st International Conference on Field Programmable Logic and Applications, FPL 2011", "source-id": "20400195014", "citedby-count": "29", "subtype": "cp", "prism:pageRange": "405-410", "dc:title": "Implementation in FPGA of address-based data sorting", "prism:endingPage": "410", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/FPL.2011.81", "prism:startingPage": "405", "article-number": "6044854", "dc:identifier": "SCOPUS_ID:80455168388"}, "idxterms": {"mainterm": [{"$": "Data items", "@weight": "a", "@candidate": "n"}, {"$": "Data sort", "@weight": "a", "@candidate": "n"}, {"$": "Data sorting", "@weight": "a", "@candidate": "n"}, {"$": "Hardware implementations", "@weight": "a", "@candidate": "n"}, {"$": "HFSM", "@weight": "a", "@candidate": "n"}, {"$": "Low costs", "@weight": "a", "@candidate": "n"}, {"$": "Memory address", "@weight": "a", "@candidate": "n"}, {"$": "N-ary tree", "@weight": "a", "@candidate": "n"}, {"$": "Sorting algorithm", "@weight": "a", "@candidate": "n"}, {"$": "Working nodes", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Data sort"}, {"@_fa": "true", "$": "FPGA"}, {"@_fa": "true", "$": "HFSM"}, {"@_fa": "true", "$": "N-ary tree"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Science Applications", "@code": "1706", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "3", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}