{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765237742698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765237742698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  8 18:49:02 2025 " "Processing started: Mon Dec  8 18:49:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765237742698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765237742698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestFinal -c TestFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off TestFinal -c TestFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765237742699 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765237742968 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765237742969 ""}
{ "Warning" "WSGN_SEARCH_FILE" "testfinal.v 1 1 " "Using design file testfinal.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TestFinal " "Found entity 1: TestFinal" {  } { { "testfinal.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/testfinal.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765237751264 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765237751264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestFinal " "Elaborating entity \"TestFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765237751266 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 testfinal.v(172) " "Verilog HDL assignment warning at testfinal.v(172): truncated value with size 32 to match size of target (4)" {  } { { "testfinal.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/testfinal.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765237751268 "|TestFinal"}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_top.v 1 1 " "Using design file i2c_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_top " "Found entity 1: i2c_top" {  } { { "i2c_top.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/i2c_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765237751308 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765237751308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_top i2c_top:m0 " "Elaborating entity \"i2c_top\" for hierarchy \"i2c_top:m0\"" {  } { { "testfinal.v" "m0" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/testfinal.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765237751309 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_top.v(74) " "Verilog HDL assignment warning at i2c_top.v(74): truncated value with size 32 to match size of target (8)" {  } { { "i2c_top.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/i2c_top.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765237751310 "|TestFinal|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(110) " "Verilog HDL assignment warning at i2c_top.v(110): truncated value with size 32 to match size of target (1)" {  } { { "i2c_top.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/i2c_top.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765237751310 "|TestFinal|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_top.v(111) " "Verilog HDL assignment warning at i2c_top.v(111): truncated value with size 32 to match size of target (4)" {  } { { "i2c_top.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/i2c_top.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765237751310 "|TestFinal|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_top.v(139) " "Verilog HDL assignment warning at i2c_top.v(139): truncated value with size 32 to match size of target (4)" {  } { { "i2c_top.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/i2c_top.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765237751310 "|TestFinal|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(168) " "Verilog HDL assignment warning at i2c_top.v(168): truncated value with size 32 to match size of target (1)" {  } { { "i2c_top.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/i2c_top.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765237751310 "|TestFinal|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(169) " "Verilog HDL assignment warning at i2c_top.v(169): truncated value with size 32 to match size of target (1)" {  } { { "i2c_top.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/i2c_top.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765237751311 "|TestFinal|i2c_top:m0"}
{ "Warning" "WSGN_SEARCH_FILE" "led_mux.v 1 1 " "Using design file led_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LED_mux " "Found entity 1: LED_mux" {  } { { "led_mux.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/led_mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765237751319 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765237751319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_mux LED_mux:m1 " "Elaborating entity \"LED_mux\" for hierarchy \"LED_mux:m1\"" {  } { { "testfinal.v" "m1" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/testfinal.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765237751320 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "led_mux.v(50) " "Verilog HDL Case Statement warning at led_mux.v(50): incomplete case statement has no default case item" {  } { { "led_mux.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/led_mux.v" 50 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1765237751320 "|TestFinal|LED_mux:m1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "led_mux.v(63) " "Verilog HDL Case Statement warning at led_mux.v(63): incomplete case statement has no default case item" {  } { { "led_mux.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/led_mux.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1765237751320 "|TestFinal|LED_mux:m1"}
{ "Warning" "WSGN_SEARCH_FILE" "debounce_explicit.v 1 1 " "Using design file debounce_explicit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_explicit " "Found entity 1: debounce_explicit" {  } { { "debounce_explicit.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/debounce_explicit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765237751329 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765237751329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_explicit debounce_explicit:m2 " "Elaborating entity \"debounce_explicit\" for hierarchy \"debounce_explicit:m2\"" {  } { { "testfinal.v" "m2" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/testfinal.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765237751329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 debounce_explicit.v(88) " "Verilog HDL assignment warning at debounce_explicit.v(88): truncated value with size 32 to match size of target (21)" {  } { { "debounce_explicit.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/debounce_explicit.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765237751330 "|TestFinal|debounce_explicit:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 debounce_explicit.v(89) " "Verilog HDL assignment warning at debounce_explicit.v(89): truncated value with size 32 to match size of target (1)" {  } { { "debounce_explicit.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/debounce_explicit.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765237751330 "|TestFinal|debounce_explicit:m2"}
{ "Warning" "WSGN_SEARCH_FILE" "pruebapantallalcd.v 1 1 " "Using design file pruebapantallalcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PruebaPantallaLCD " "Found entity 1: PruebaPantallaLCD" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/pruebapantallalcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765237751338 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765237751338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PruebaPantallaLCD PruebaPantallaLCD:lcd0 " "Elaborating entity \"PruebaPantallaLCD\" for hierarchy \"PruebaPantallaLCD:lcd0\"" {  } { { "testfinal.v" "lcd0" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/testfinal.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765237751339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pruebapantallalcd.v(29) " "Verilog HDL assignment warning at pruebapantallalcd.v(29): truncated value with size 32 to match size of target (18)" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/pruebapantallalcd.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765237751340 "|TestFinal|PruebaPantallaLCD:lcd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pruebapantallalcd.v(49) " "Verilog HDL assignment warning at pruebapantallalcd.v(49): truncated value with size 32 to match size of target (6)" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/pruebapantallalcd.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765237751340 "|TestFinal|PruebaPantallaLCD:lcd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 pruebapantallalcd.v(66) " "Verilog HDL assignment warning at pruebapantallalcd.v(66): truncated value with size 32 to match size of target (26)" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/pruebapantallalcd.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765237751340 "|TestFinal|PruebaPantallaLCD:lcd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pruebapantallalcd.v(89) " "Verilog HDL assignment warning at pruebapantallalcd.v(89): truncated value with size 32 to match size of target (5)" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/pruebapantallalcd.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765237751340 "|TestFinal|PruebaPantallaLCD:lcd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pruebapantallalcd.v(91) " "Verilog HDL assignment warning at pruebapantallalcd.v(91): truncated value with size 32 to match size of target (6)" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/pruebapantallalcd.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765237751340 "|TestFinal|PruebaPantallaLCD:lcd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pruebapantallalcd.v(95) " "Verilog HDL assignment warning at pruebapantallalcd.v(95): truncated value with size 32 to match size of target (6)" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/pruebapantallalcd.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765237751340 "|TestFinal|PruebaPantallaLCD:lcd0"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LED_mux:m1\|Ram0 " "RAM logic \"LED_mux:m1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "led_mux.v" "Ram0" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/led_mux.v" 63 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765237751557 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765237751557 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "testfinal.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/testfinal.v" 81 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1765237751886 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1765237751886 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "testfinal.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/testfinal.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765237752035 "|TestFinal|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[6\] GND " "Pin \"lcd_data\[6\]\" is stuck at GND" {  } { { "testfinal.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/TestFinal/testfinal.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765237752035 "|TestFinal|lcd_data[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765237752035 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765237752098 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765237752713 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765237752847 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765237752847 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "483 " "Implemented 483 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765237752908 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765237752908 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1765237752908 ""} { "Info" "ICUT_CUT_TM_LCELLS" "433 " "Implemented 433 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765237752908 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765237752908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765237752925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  8 18:49:12 2025 " "Processing ended: Mon Dec  8 18:49:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765237752925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765237752925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765237752925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765237752925 ""}
