Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Oct 12 19:31:43 2017
| Host         : LAPTOP-MKE09LNG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a75t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -29.858     -440.624                     16                   16        1.792        0.000                      0                   16           NA           NA                      NA                    NA  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_virt  {0.000 10.000}     20.000          50.000          
tck       {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_virt          -29.858     -440.624                     16                   16        1.792        0.000                      0                   16                                                                          


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_virt
  To Clock:  clk_virt

Setup :           16  Failing Endpoints,  Worst Slack      -29.858ns,  Total Violation     -440.624ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.792ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -29.858ns  (required time - arrival time)
  Source:                 SW[5]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[5]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_virt rise@20.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 5.033ns (51.183%)  route 4.800ns (48.817%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            20.000ns
  Output Delay:           20.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    T10                                               0.000    20.000 r  SW[5] (IN)
                         net (fo=0)                   0.000    20.000    SW[5]
    T10                  IBUF (Prop_ibuf_I_O)         1.522    21.522 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           4.800    26.322    LED_OBUF[5]
    J5                   OBUF (Prop_obuf_I_O)         3.511    29.833 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    29.833    LED[5]
    J5                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay               -20.000    -0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                         -29.833    
  -------------------------------------------------------------------
                         slack                                -29.858    

Slack (VIOLATED) :        -28.111ns  (required time - arrival time)
  Source:                 SW[7]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[7]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_virt rise@20.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 5.047ns (62.419%)  route 3.039ns (37.581%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            20.000ns
  Output Delay:           20.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    R11                                               0.000    20.000 r  SW[7] (IN)
                         net (fo=0)                   0.000    20.000    SW[7]
    R11                  IBUF (Prop_ibuf_I_O)         1.486    21.486 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           3.039    24.525    LED_OBUF[7]
    T11                  OBUF (Prop_obuf_I_O)         3.561    28.086 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    28.086    LED[7]
    T11                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay               -20.000    -0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                         -28.086    
  -------------------------------------------------------------------
                         slack                                -28.111    

Slack (VIOLATED) :        -27.756ns  (required time - arrival time)
  Source:                 SW[8]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[8]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_virt rise@20.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        7.731ns  (logic 5.044ns (65.248%)  route 2.687ns (34.752%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            20.000ns
  Output Delay:           20.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    T16                                               0.000    20.000 r  SW[8] (IN)
                         net (fo=0)                   0.000    20.000    SW[8]
    T16                  IBUF (Prop_ibuf_I_O)         1.477    21.477 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           2.687    24.163    LED_OBUF[8]
    R12                  OBUF (Prop_obuf_I_O)         3.567    27.731 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    27.731    LED[8]
    R12                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay               -20.000    -0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                         -27.731    
  -------------------------------------------------------------------
                         slack                                -27.756    

Slack (VIOLATED) :        -27.726ns  (required time - arrival time)
  Source:                 SW[13]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[13]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_virt rise@20.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 4.997ns (64.885%)  route 2.704ns (35.115%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            20.000ns
  Output Delay:           20.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    F16                                               0.000    20.000 r  SW[13] (IN)
                         net (fo=0)                   0.000    20.000    SW[13]
    F16                  IBUF (Prop_ibuf_I_O)         1.467    21.467 r  SW_IBUF[13]_inst/O
                         net (fo=1, routed)           2.704    24.171    LED_OBUF[13]
    G13                  OBUF (Prop_obuf_I_O)         3.530    27.701 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    27.701    LED[13]
    G13                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay               -20.000    -0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                         -27.701    
  -------------------------------------------------------------------
                         slack                                -27.726    

Slack (VIOLATED) :        -27.716ns  (required time - arrival time)
  Source:                 SW[3]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[3]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_virt rise@20.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        7.691ns  (logic 5.005ns (65.071%)  route 2.686ns (34.929%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            20.000ns
  Output Delay:           20.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    H4                                                0.000    20.000 r  SW[3] (IN)
                         net (fo=0)                   0.000    20.000    SW[3]
    H4                   IBUF (Prop_ibuf_I_O)         1.461    21.461 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           2.686    24.147    LED_OBUF[3]
    D5                   OBUF (Prop_obuf_I_O)         3.544    27.691 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.691    LED[3]
    D5                                                                r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay               -20.000    -0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                         -27.691    
  -------------------------------------------------------------------
                         slack                                -27.716    

Slack (VIOLATED) :        -27.645ns  (required time - arrival time)
  Source:                 SW[15]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[15]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_virt rise@20.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 5.047ns (66.233%)  route 2.573ns (33.767%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            20.000ns
  Output Delay:           20.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    E15                                               0.000    20.000 r  SW[15] (IN)
                         net (fo=0)                   0.000    20.000    SW[15]
    E15                  IBUF (Prop_ibuf_I_O)         1.480    21.480 r  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           2.573    24.053    LED_OBUF[15]
    C16                  OBUF (Prop_obuf_I_O)         3.567    27.620 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    27.620    LED[15]
    C16                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay               -20.000    -0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                         -27.620    
  -------------------------------------------------------------------
                         slack                                -27.645    

Slack (VIOLATED) :        -27.549ns  (required time - arrival time)
  Source:                 SW[11]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[11]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_virt rise@20.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 5.003ns (66.499%)  route 2.521ns (33.501%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            20.000ns
  Output Delay:           20.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    J15                                               0.000    20.000 r  SW[11] (IN)
                         net (fo=0)                   0.000    20.000    SW[11]
    J15                  IBUF (Prop_ibuf_I_O)         1.478    21.478 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           2.521    23.998    LED_OBUF[11]
    H16                  OBUF (Prop_obuf_I_O)         3.526    27.524 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    27.524    LED[11]
    H16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay               -20.000    -0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                         -27.524    
  -------------------------------------------------------------------
                         slack                                -27.549    

Slack (VIOLATED) :        -27.363ns  (required time - arrival time)
  Source:                 SW[12]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[12]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_virt rise@20.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 4.999ns (68.120%)  route 2.339ns (31.880%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            20.000ns
  Output Delay:           20.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    G16                                               0.000    20.000 r  SW[12] (IN)
                         net (fo=0)                   0.000    20.000    SW[12]
    G16                  IBUF (Prop_ibuf_I_O)         1.460    21.460 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           2.339    23.799    LED_OBUF[12]
    H15                  OBUF (Prop_obuf_I_O)         3.539    27.338 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    27.338    LED[12]
    H15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay               -20.000    -0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                         -27.338    
  -------------------------------------------------------------------
                         slack                                -27.363    

Slack (VIOLATED) :        -27.355ns  (required time - arrival time)
  Source:                 SW[10]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[10]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_virt rise@20.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        7.330ns  (logic 4.990ns (68.084%)  route 2.339ns (31.916%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            20.000ns
  Output Delay:           20.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    J14                                               0.000    20.000 r  SW[10] (IN)
                         net (fo=0)                   0.000    20.000    SW[10]
    J14                  IBUF (Prop_ibuf_I_O)         1.497    21.497 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           2.339    23.837    LED_OBUF[10]
    K16                  OBUF (Prop_obuf_I_O)         3.493    27.330 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    27.330    LED[10]
    K16                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay               -20.000    -0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                         -27.330    
  -------------------------------------------------------------------
                         slack                                -27.355    

Slack (VIOLATED) :        -27.336ns  (required time - arrival time)
  Source:                 SW[0]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[0]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_virt rise@20.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        7.311ns  (logic 5.045ns (69.007%)  route 2.266ns (30.993%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            20.000ns
  Output Delay:           20.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    D4                                                0.000    20.000 r  SW[0] (IN)
                         net (fo=0)                   0.000    20.000    SW[0]
    D4                   IBUF (Prop_ibuf_I_O)         1.500    21.500 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.266    23.766    LED_OBUF[0]
    C4                   OBUF (Prop_obuf_I_O)         3.545    27.311 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.311    LED[0]
    C4                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay               -20.000    -0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                         -27.311    
  -------------------------------------------------------------------
                         slack                                -27.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.792ns  (arrival time - required time)
  Source:                 SW[4]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[4]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_virt rise@0.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 1.439ns (79.206%)  route 0.378ns (20.794%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    J3                                                0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    J3                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.378     0.600    LED_OBUF[4]
    J4                   OBUF (Prop_obuf_I_O)         1.218     1.817 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.817    LED[4]
    J4                                                                r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.795ns  (arrival time - required time)
  Source:                 SW[9]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[9]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_virt rise@0.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 1.453ns (79.822%)  route 0.367ns (20.178%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    M16                                               0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    M16                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           0.367     0.601    LED_OBUF[9]
    N15                  OBUF (Prop_obuf_I_O)         1.218     1.820 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.820    LED[9]
    N15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.833ns  (arrival time - required time)
  Source:                 SW[2]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[2]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_virt rise@0.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 1.484ns (79.899%)  route 0.373ns (20.101%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    G3                                                0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    G3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.373     0.622    LED_OBUF[2]
    G4                   OBUF (Prop_obuf_I_O)         1.236     1.858 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.858    LED[2]
    G4                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.896ns  (arrival time - required time)
  Source:                 SW[6]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[6]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_virt rise@0.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 1.543ns (80.330%)  route 0.378ns (19.670%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    R10                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    R10                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.378     0.646    LED_OBUF[6]
    T9                   OBUF (Prop_obuf_I_O)         1.275     1.921 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.921    LED[6]
    T9                                                                r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.897ns  (arrival time - required time)
  Source:                 SW[1]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[1]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_virt rise@0.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 1.485ns (77.256%)  route 0.437ns (22.744%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    F3                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    F3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.437     0.686    LED_OBUF[1]
    D3                   OBUF (Prop_obuf_I_O)         1.236     1.922 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.922    LED[1]
    D3                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             1.924ns  (arrival time - required time)
  Source:                 SW[14]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[14]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_virt rise@0.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 1.488ns (76.344%)  route 0.461ns (23.656%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    E16                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[14]_inst/O
                         net (fo=1, routed)           0.461     0.720    LED_OBUF[14]
    F15                  OBUF (Prop_obuf_I_O)         1.229     1.949 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.949    LED[14]
    F15                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             1.964ns  (arrival time - required time)
  Source:                 SW[10]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[10]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_virt rise@0.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 1.459ns (73.380%)  route 0.529ns (26.620%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    J14                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    J14                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.529     0.794    LED_OBUF[10]
    K16                  OBUF (Prop_obuf_I_O)         1.194     1.989 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.989    LED[10]
    K16                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.972ns  (arrival time - required time)
  Source:                 SW[12]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[12]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_virt rise@0.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 1.468ns (73.492%)  route 0.529ns (26.508%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    G16                                               0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           0.529     0.757    LED_OBUF[12]
    H15                  OBUF (Prop_obuf_I_O)         1.240     1.997 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.997    LED[12]
    H15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.976ns  (arrival time - required time)
  Source:                 SW[0]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[0]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_virt rise@0.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 1.513ns (75.622%)  route 0.488ns (24.378%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    D4                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    D4                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.488     0.756    LED_OBUF[0]
    C4                   OBUF (Prop_obuf_I_O)         1.245     2.001 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.001    LED[0]
    C4                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             2.052ns  (arrival time - required time)
  Source:                 SW[11]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[11]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_virt rise@0.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.472ns (70.887%)  route 0.605ns (29.113%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    J15                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           0.605     0.850    LED_OBUF[11]
    H16                  OBUF (Prop_obuf_I_O)         1.227     2.077 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.077    LED[11]
    H16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  2.052    






