module rgmii_udp_loopback_test(
	//系统时钟
	input clk,
	input rst_n,
	
	//eth接收端口
	input eth_rxc,
	input [3:0]eth_rxd,
	input eth_rxdv,
	
	//eth输出接口
	output eth_gtxc,
	output [3:0]eth_txd,
	output eth_txen,
	
	//mdio 目前未实现 后续安排
	output eth_rst_n
	};
	
	wire [7:0]fifo_wrdata;
	wire fifo_wrreq;
	
	wire clk_125m_o;
	wire [15:0]rx_data_len;
	wire one_pkt_done;
	
	//上电先清空FIFO
	reg [32:0]dly_cnt;
	always@(posedge clk or negedge rst_n)begin
		if(!rst_n)
			dly_cnt <= 24'd0;
		else if(dly_cnt >= 24'hfffffd)
			dly_cnt <= dly_cnt;
		else
			dly_cnt <= dly_cnt + 1'd1;
	end
	
	wire fifo_aclr;
	
	assign fifo_aclr = (dly_cnt >= 24'd100) ? 1'b0:1'b1;
	
	
	