
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
   0:	2000f638 	.word	0x2000f638
   4:	00004635 	.word	0x00004635
   8:	000126d3 	.word	0x000126d3
   c:	000045ed 	.word	0x000045ed
  10:	000045ed 	.word	0x000045ed
  14:	000045ed 	.word	0x000045ed
  18:	000045ed 	.word	0x000045ed
  1c:	000045ed 	.word	0x000045ed
	...
  2c:	000042ed 	.word	0x000042ed
  30:	000045ed 	.word	0x000045ed
  34:	00000000 	.word	0x00000000
  38:	00004291 	.word	0x00004291
  3c:	00012f43 	.word	0x00012f43

00000040 <_irq_vector_table>:
  40:	00004379 00004379 00004379 00004379     yC..yC..yC..yC..
  50:	00004379 00004379 00004379 00004379     yC..yC..yC..yC..
  60:	00004379 00004379 00004379 00004379     yC..yC..yC..yC..
  70:	00004379 00004379 00004379 00004379     yC..yC..yC..yC..
  80:	00004379 00004379 00004379 00004379     yC..yC..yC..yC..
  90:	00004379 00004379 00004379 00004379     yC..yC..yC..yC..
  a0:	00004379 00004379 00004379 00004379     yC..yC..yC..yC..
  b0:	00004379 00004379 00004379 00004379     yC..yC..yC..yC..
  c0:	00004379 00004379 00004379 00004379     yC..yC..yC..yC..
  d0:	00004379 00004379 00004379 00004379     yC..yC..yC..yC..
  e0:	00004379 00004379 00004379 00004379     yC..yC..yC..yC..
  f0:	00004379 00004379 00004379 00004379     yC..yC..yC..yC..
 100:	00004379 00004379 00004379 00004379     yC..yC..yC..yC..
 110:	00004379 00004379 00004379 00004379     yC..yC..yC..yC..
 120:	00004379 00004379 00004379 00004379     yC..yC..yC..yC..
 130:	00004379 00004379 00004379 00004379     yC..yC..yC..yC..
 140:	00004379 00004379 00004379 00004379     yC..yC..yC..yC..
 150:	00004379                                yC..

Disassembly of section text:

00000158 <__aeabi_drsub>:
     158:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
     15c:	e002      	b.n	164 <__adddf3>
     15e:	bf00      	nop

00000160 <__aeabi_dsub>:
     160:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00000164 <__adddf3>:
     164:	b530      	push	{r4, r5, lr}
     166:	ea4f 0441 	mov.w	r4, r1, lsl #1
     16a:	ea4f 0543 	mov.w	r5, r3, lsl #1
     16e:	ea94 0f05 	teq	r4, r5
     172:	bf08      	it	eq
     174:	ea90 0f02 	teqeq	r0, r2
     178:	bf1f      	itttt	ne
     17a:	ea54 0c00 	orrsne.w	ip, r4, r0
     17e:	ea55 0c02 	orrsne.w	ip, r5, r2
     182:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     186:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     18a:	f000 80e2 	beq.w	352 <__data_size+0xb5>
     18e:	ea4f 5454 	mov.w	r4, r4, lsr #21
     192:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     196:	bfb8      	it	lt
     198:	426d      	neglt	r5, r5
     19a:	dd0c      	ble.n	1b6 <__adddf3+0x52>
     19c:	442c      	add	r4, r5
     19e:	ea80 0202 	eor.w	r2, r0, r2
     1a2:	ea81 0303 	eor.w	r3, r1, r3
     1a6:	ea82 0000 	eor.w	r0, r2, r0
     1aa:	ea83 0101 	eor.w	r1, r3, r1
     1ae:	ea80 0202 	eor.w	r2, r0, r2
     1b2:	ea81 0303 	eor.w	r3, r1, r3
     1b6:	2d36      	cmp	r5, #54	; 0x36
     1b8:	bf88      	it	hi
     1ba:	bd30      	pophi	{r4, r5, pc}
     1bc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     1c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
     1c4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     1c8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     1cc:	d002      	beq.n	1d4 <__adddf3+0x70>
     1ce:	4240      	negs	r0, r0
     1d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     1d4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     1d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
     1dc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     1e0:	d002      	beq.n	1e8 <__adddf3+0x84>
     1e2:	4252      	negs	r2, r2
     1e4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     1e8:	ea94 0f05 	teq	r4, r5
     1ec:	f000 80a7 	beq.w	33e <__data_size+0xa1>
     1f0:	f1a4 0401 	sub.w	r4, r4, #1
     1f4:	f1d5 0e20 	rsbs	lr, r5, #32
     1f8:	db0d      	blt.n	216 <CONFIG_SRAM_SIZE+0x16>
     1fa:	fa02 fc0e 	lsl.w	ip, r2, lr
     1fe:	fa22 f205 	lsr.w	r2, r2, r5
     202:	1880      	adds	r0, r0, r2
     204:	f141 0100 	adc.w	r1, r1, #0
     208:	fa03 f20e 	lsl.w	r2, r3, lr
     20c:	1880      	adds	r0, r0, r2
     20e:	fa43 f305 	asr.w	r3, r3, r5
     212:	4159      	adcs	r1, r3
     214:	e00e      	b.n	234 <CONFIG_SRAM_SIZE+0x34>
     216:	f1a5 0520 	sub.w	r5, r5, #32
     21a:	f10e 0e20 	add.w	lr, lr, #32
     21e:	2a01      	cmp	r2, #1
     220:	fa03 fc0e 	lsl.w	ip, r3, lr
     224:	bf28      	it	cs
     226:	f04c 0c02 	orrcs.w	ip, ip, #2
     22a:	fa43 f305 	asr.w	r3, r3, r5
     22e:	18c0      	adds	r0, r0, r3
     230:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     234:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     238:	d507      	bpl.n	24a <CONFIG_SRAM_SIZE+0x4a>
     23a:	f04f 0e00 	mov.w	lr, #0
     23e:	f1dc 0c00 	rsbs	ip, ip, #0
     242:	eb7e 0000 	sbcs.w	r0, lr, r0
     246:	eb6e 0101 	sbc.w	r1, lr, r1
     24a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     24e:	d31b      	bcc.n	288 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x8>
     250:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     254:	d30c      	bcc.n	270 <CONFIG_SRAM_SIZE+0x70>
     256:	0849      	lsrs	r1, r1, #1
     258:	ea5f 0030 	movs.w	r0, r0, rrx
     25c:	ea4f 0c3c 	mov.w	ip, ip, rrx
     260:	f104 0401 	add.w	r4, r4, #1
     264:	ea4f 5244 	mov.w	r2, r4, lsl #21
     268:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     26c:	f080 809a 	bcs.w	3a4 <__data_size+0x107>
     270:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     274:	bf08      	it	eq
     276:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     27a:	f150 0000 	adcs.w	r0, r0, #0
     27e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     282:	ea41 0105 	orr.w	r1, r1, r5
     286:	bd30      	pop	{r4, r5, pc}
     288:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     28c:	4140      	adcs	r0, r0
     28e:	eb41 0101 	adc.w	r1, r1, r1
     292:	3c01      	subs	r4, #1
     294:	bf28      	it	cs
     296:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     29a:	d2e9      	bcs.n	270 <CONFIG_SRAM_SIZE+0x70>
     29c:	f091 0f00 	teq	r1, #0
     2a0:	bf04      	itt	eq
     2a2:	4601      	moveq	r1, r0
     2a4:	2000      	moveq	r0, #0
     2a6:	fab1 f381 	clz	r3, r1
     2aa:	bf08      	it	eq
     2ac:	3320      	addeq	r3, #32
     2ae:	f1a3 030b 	sub.w	r3, r3, #11
     2b2:	f1b3 0220 	subs.w	r2, r3, #32
     2b6:	da0c      	bge.n	2d2 <__data_size+0x35>
     2b8:	320c      	adds	r2, #12
     2ba:	dd08      	ble.n	2ce <__data_size+0x31>
     2bc:	f102 0c14 	add.w	ip, r2, #20
     2c0:	f1c2 020c 	rsb	r2, r2, #12
     2c4:	fa01 f00c 	lsl.w	r0, r1, ip
     2c8:	fa21 f102 	lsr.w	r1, r1, r2
     2cc:	e00c      	b.n	2e8 <__data_size+0x4b>
     2ce:	f102 0214 	add.w	r2, r2, #20
     2d2:	bfd8      	it	le
     2d4:	f1c2 0c20 	rsble	ip, r2, #32
     2d8:	fa01 f102 	lsl.w	r1, r1, r2
     2dc:	fa20 fc0c 	lsr.w	ip, r0, ip
     2e0:	bfdc      	itt	le
     2e2:	ea41 010c 	orrle.w	r1, r1, ip
     2e6:	4090      	lslle	r0, r2
     2e8:	1ae4      	subs	r4, r4, r3
     2ea:	bfa2      	ittt	ge
     2ec:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     2f0:	4329      	orrge	r1, r5
     2f2:	bd30      	popge	{r4, r5, pc}
     2f4:	ea6f 0404 	mvn.w	r4, r4
     2f8:	3c1f      	subs	r4, #31
     2fa:	da1c      	bge.n	336 <__data_size+0x99>
     2fc:	340c      	adds	r4, #12
     2fe:	dc0e      	bgt.n	31e <__data_size+0x81>
     300:	f104 0414 	add.w	r4, r4, #20
     304:	f1c4 0220 	rsb	r2, r4, #32
     308:	fa20 f004 	lsr.w	r0, r0, r4
     30c:	fa01 f302 	lsl.w	r3, r1, r2
     310:	ea40 0003 	orr.w	r0, r0, r3
     314:	fa21 f304 	lsr.w	r3, r1, r4
     318:	ea45 0103 	orr.w	r1, r5, r3
     31c:	bd30      	pop	{r4, r5, pc}
     31e:	f1c4 040c 	rsb	r4, r4, #12
     322:	f1c4 0220 	rsb	r2, r4, #32
     326:	fa20 f002 	lsr.w	r0, r0, r2
     32a:	fa01 f304 	lsl.w	r3, r1, r4
     32e:	ea40 0003 	orr.w	r0, r0, r3
     332:	4629      	mov	r1, r5
     334:	bd30      	pop	{r4, r5, pc}
     336:	fa21 f004 	lsr.w	r0, r1, r4
     33a:	4629      	mov	r1, r5
     33c:	bd30      	pop	{r4, r5, pc}
     33e:	f094 0f00 	teq	r4, #0
     342:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     346:	bf06      	itte	eq
     348:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     34c:	3401      	addeq	r4, #1
     34e:	3d01      	subne	r5, #1
     350:	e74e      	b.n	1f0 <__adddf3+0x8c>
     352:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     356:	bf18      	it	ne
     358:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     35c:	d029      	beq.n	3b2 <__data_size+0x115>
     35e:	ea94 0f05 	teq	r4, r5
     362:	bf08      	it	eq
     364:	ea90 0f02 	teqeq	r0, r2
     368:	d005      	beq.n	376 <__data_size+0xd9>
     36a:	ea54 0c00 	orrs.w	ip, r4, r0
     36e:	bf04      	itt	eq
     370:	4619      	moveq	r1, r3
     372:	4610      	moveq	r0, r2
     374:	bd30      	pop	{r4, r5, pc}
     376:	ea91 0f03 	teq	r1, r3
     37a:	bf1e      	ittt	ne
     37c:	2100      	movne	r1, #0
     37e:	2000      	movne	r0, #0
     380:	bd30      	popne	{r4, r5, pc}
     382:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     386:	d105      	bne.n	394 <__data_size+0xf7>
     388:	0040      	lsls	r0, r0, #1
     38a:	4149      	adcs	r1, r1
     38c:	bf28      	it	cs
     38e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     392:	bd30      	pop	{r4, r5, pc}
     394:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     398:	bf3c      	itt	cc
     39a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     39e:	bd30      	popcc	{r4, r5, pc}
     3a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     3a4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     3a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     3ac:	f04f 0000 	mov.w	r0, #0
     3b0:	bd30      	pop	{r4, r5, pc}
     3b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     3b6:	bf1a      	itte	ne
     3b8:	4619      	movne	r1, r3
     3ba:	4610      	movne	r0, r2
     3bc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     3c0:	bf1c      	itt	ne
     3c2:	460b      	movne	r3, r1
     3c4:	4602      	movne	r2, r0
     3c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     3ca:	bf06      	itte	eq
     3cc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     3d0:	ea91 0f03 	teqeq	r1, r3
     3d4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     3d8:	bd30      	pop	{r4, r5, pc}
     3da:	bf00      	nop

000003dc <__aeabi_ui2d>:
     3dc:	f090 0f00 	teq	r0, #0
     3e0:	bf04      	itt	eq
     3e2:	2100      	moveq	r1, #0
     3e4:	4770      	bxeq	lr
     3e6:	b530      	push	{r4, r5, lr}
     3e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
     3ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
     3f0:	f04f 0500 	mov.w	r5, #0
     3f4:	f04f 0100 	mov.w	r1, #0
     3f8:	e750      	b.n	29c <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1c>
     3fa:	bf00      	nop

000003fc <__aeabi_i2d>:
     3fc:	f090 0f00 	teq	r0, #0
     400:	bf04      	itt	eq
     402:	2100      	moveq	r1, #0
     404:	4770      	bxeq	lr
     406:	b530      	push	{r4, r5, lr}
     408:	f44f 6480 	mov.w	r4, #1024	; 0x400
     40c:	f104 0432 	add.w	r4, r4, #50	; 0x32
     410:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     414:	bf48      	it	mi
     416:	4240      	negmi	r0, r0
     418:	f04f 0100 	mov.w	r1, #0
     41c:	e73e      	b.n	29c <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1c>
     41e:	bf00      	nop

00000420 <__aeabi_f2d>:
     420:	0042      	lsls	r2, r0, #1
     422:	ea4f 01e2 	mov.w	r1, r2, asr #3
     426:	ea4f 0131 	mov.w	r1, r1, rrx
     42a:	ea4f 7002 	mov.w	r0, r2, lsl #28
     42e:	bf1f      	itttt	ne
     430:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     434:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     438:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     43c:	4770      	bxne	lr
     43e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     442:	bf08      	it	eq
     444:	4770      	bxeq	lr
     446:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     44a:	bf04      	itt	eq
     44c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     450:	4770      	bxeq	lr
     452:	b530      	push	{r4, r5, lr}
     454:	f44f 7460 	mov.w	r4, #896	; 0x380
     458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     45c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     460:	e71c      	b.n	29c <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1c>
     462:	bf00      	nop

00000464 <__aeabi_ul2d>:
     464:	ea50 0201 	orrs.w	r2, r0, r1
     468:	bf08      	it	eq
     46a:	4770      	bxeq	lr
     46c:	b530      	push	{r4, r5, lr}
     46e:	f04f 0500 	mov.w	r5, #0
     472:	e00a      	b.n	48a <__aeabi_l2d+0x16>

00000474 <__aeabi_l2d>:
     474:	ea50 0201 	orrs.w	r2, r0, r1
     478:	bf08      	it	eq
     47a:	4770      	bxeq	lr
     47c:	b530      	push	{r4, r5, lr}
     47e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     482:	d502      	bpl.n	48a <__aeabi_l2d+0x16>
     484:	4240      	negs	r0, r0
     486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     48a:	f44f 6480 	mov.w	r4, #1024	; 0x400
     48e:	f104 0432 	add.w	r4, r4, #50	; 0x32
     492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     496:	f43f aed8 	beq.w	24a <CONFIG_SRAM_SIZE+0x4a>
     49a:	f04f 0203 	mov.w	r2, #3
     49e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     4a2:	bf18      	it	ne
     4a4:	3203      	addne	r2, #3
     4a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     4aa:	bf18      	it	ne
     4ac:	3203      	addne	r2, #3
     4ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     4b2:	f1c2 0320 	rsb	r3, r2, #32
     4b6:	fa00 fc03 	lsl.w	ip, r0, r3
     4ba:	fa20 f002 	lsr.w	r0, r0, r2
     4be:	fa01 fe03 	lsl.w	lr, r1, r3
     4c2:	ea40 000e 	orr.w	r0, r0, lr
     4c6:	fa21 f102 	lsr.w	r1, r1, r2
     4ca:	4414      	add	r4, r2
     4cc:	e6bd      	b.n	24a <CONFIG_SRAM_SIZE+0x4a>
     4ce:	bf00      	nop

000004d0 <__aeabi_dmul>:
     4d0:	b570      	push	{r4, r5, r6, lr}
     4d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
     4d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     4da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     4de:	bf1d      	ittte	ne
     4e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     4e4:	ea94 0f0c 	teqne	r4, ip
     4e8:	ea95 0f0c 	teqne	r5, ip
     4ec:	f000 f8de 	bleq	6ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c4>
     4f0:	442c      	add	r4, r5
     4f2:	ea81 0603 	eor.w	r6, r1, r3
     4f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
     4fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
     4fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
     502:	bf18      	it	ne
     504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
     508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     50c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     510:	d038      	beq.n	584 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x9c>
     512:	fba0 ce02 	umull	ip, lr, r0, r2
     516:	f04f 0500 	mov.w	r5, #0
     51a:	fbe1 e502 	umlal	lr, r5, r1, r2
     51e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
     522:	fbe0 e503 	umlal	lr, r5, r0, r3
     526:	f04f 0600 	mov.w	r6, #0
     52a:	fbe1 5603 	umlal	r5, r6, r1, r3
     52e:	f09c 0f00 	teq	ip, #0
     532:	bf18      	it	ne
     534:	f04e 0e01 	orrne.w	lr, lr, #1
     538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
     53c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
     540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
     544:	d204      	bcs.n	550 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x68>
     546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
     54a:	416d      	adcs	r5, r5
     54c:	eb46 0606 	adc.w	r6, r6, r6
     550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
     554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
     558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
     55c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
     560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
     564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     568:	bf88      	it	hi
     56a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     56e:	d81e      	bhi.n	5ae <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc6>
     570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
     574:	bf08      	it	eq
     576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
     57a:	f150 0000 	adcs.w	r0, r0, #0
     57e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     582:	bd70      	pop	{r4, r5, r6, pc}
     584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
     588:	ea46 0101 	orr.w	r1, r6, r1
     58c:	ea40 0002 	orr.w	r0, r0, r2
     590:	ea81 0103 	eor.w	r1, r1, r3
     594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
     598:	bfc2      	ittt	gt
     59a:	ebd4 050c 	rsbsgt	r5, r4, ip
     59e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     5a2:	bd70      	popgt	{r4, r5, r6, pc}
     5a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     5a8:	f04f 0e00 	mov.w	lr, #0
     5ac:	3c01      	subs	r4, #1
     5ae:	f300 80ab 	bgt.w	708 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x220>
     5b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
     5b6:	bfde      	ittt	le
     5b8:	2000      	movle	r0, #0
     5ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
     5be:	bd70      	pople	{r4, r5, r6, pc}
     5c0:	f1c4 0400 	rsb	r4, r4, #0
     5c4:	3c20      	subs	r4, #32
     5c6:	da35      	bge.n	634 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x14c>
     5c8:	340c      	adds	r4, #12
     5ca:	dc1b      	bgt.n	604 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x11c>
     5cc:	f104 0414 	add.w	r4, r4, #20
     5d0:	f1c4 0520 	rsb	r5, r4, #32
     5d4:	fa00 f305 	lsl.w	r3, r0, r5
     5d8:	fa20 f004 	lsr.w	r0, r0, r4
     5dc:	fa01 f205 	lsl.w	r2, r1, r5
     5e0:	ea40 0002 	orr.w	r0, r0, r2
     5e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
     5e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     5ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     5f0:	fa21 f604 	lsr.w	r6, r1, r4
     5f4:	eb42 0106 	adc.w	r1, r2, r6
     5f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     5fc:	bf08      	it	eq
     5fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     602:	bd70      	pop	{r4, r5, r6, pc}
     604:	f1c4 040c 	rsb	r4, r4, #12
     608:	f1c4 0520 	rsb	r5, r4, #32
     60c:	fa00 f304 	lsl.w	r3, r0, r4
     610:	fa20 f005 	lsr.w	r0, r0, r5
     614:	fa01 f204 	lsl.w	r2, r1, r4
     618:	ea40 0002 	orr.w	r0, r0, r2
     61c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     624:	f141 0100 	adc.w	r1, r1, #0
     628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     62c:	bf08      	it	eq
     62e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     632:	bd70      	pop	{r4, r5, r6, pc}
     634:	f1c4 0520 	rsb	r5, r4, #32
     638:	fa00 f205 	lsl.w	r2, r0, r5
     63c:	ea4e 0e02 	orr.w	lr, lr, r2
     640:	fa20 f304 	lsr.w	r3, r0, r4
     644:	fa01 f205 	lsl.w	r2, r1, r5
     648:	ea43 0302 	orr.w	r3, r3, r2
     64c:	fa21 f004 	lsr.w	r0, r1, r4
     650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     654:	fa21 f204 	lsr.w	r2, r1, r4
     658:	ea20 0002 	bic.w	r0, r0, r2
     65c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
     660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     664:	bf08      	it	eq
     666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     66a:	bd70      	pop	{r4, r5, r6, pc}
     66c:	f094 0f00 	teq	r4, #0
     670:	d10f      	bne.n	692 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1aa>
     672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
     676:	0040      	lsls	r0, r0, #1
     678:	eb41 0101 	adc.w	r1, r1, r1
     67c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     680:	bf08      	it	eq
     682:	3c01      	subeq	r4, #1
     684:	d0f7      	beq.n	676 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x18e>
     686:	ea41 0106 	orr.w	r1, r1, r6
     68a:	f095 0f00 	teq	r5, #0
     68e:	bf18      	it	ne
     690:	4770      	bxne	lr
     692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
     696:	0052      	lsls	r2, r2, #1
     698:	eb43 0303 	adc.w	r3, r3, r3
     69c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
     6a0:	bf08      	it	eq
     6a2:	3d01      	subeq	r5, #1
     6a4:	d0f7      	beq.n	696 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1ae>
     6a6:	ea43 0306 	orr.w	r3, r3, r6
     6aa:	4770      	bx	lr
     6ac:	ea94 0f0c 	teq	r4, ip
     6b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     6b4:	bf18      	it	ne
     6b6:	ea95 0f0c 	teqne	r5, ip
     6ba:	d00c      	beq.n	6d6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1ee>
     6bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     6c0:	bf18      	it	ne
     6c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     6c6:	d1d1      	bne.n	66c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x184>
     6c8:	ea81 0103 	eor.w	r1, r1, r3
     6cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     6d0:	f04f 0000 	mov.w	r0, #0
     6d4:	bd70      	pop	{r4, r5, r6, pc}
     6d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     6da:	bf06      	itte	eq
     6dc:	4610      	moveq	r0, r2
     6de:	4619      	moveq	r1, r3
     6e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     6e4:	d019      	beq.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     6e6:	ea94 0f0c 	teq	r4, ip
     6ea:	d102      	bne.n	6f2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x20a>
     6ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
     6f0:	d113      	bne.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     6f2:	ea95 0f0c 	teq	r5, ip
     6f6:	d105      	bne.n	704 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x21c>
     6f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
     6fc:	bf1c      	itt	ne
     6fe:	4610      	movne	r0, r2
     700:	4619      	movne	r1, r3
     702:	d10a      	bne.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     704:	ea81 0103 	eor.w	r1, r1, r3
     708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     70c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     714:	f04f 0000 	mov.w	r0, #0
     718:	bd70      	pop	{r4, r5, r6, pc}
     71a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     71e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
     722:	bd70      	pop	{r4, r5, r6, pc}

00000724 <__aeabi_ddiv>:
     724:	b570      	push	{r4, r5, r6, lr}
     726:	f04f 0cff 	mov.w	ip, #255	; 0xff
     72a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     72e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     732:	bf1d      	ittte	ne
     734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     738:	ea94 0f0c 	teqne	r4, ip
     73c:	ea95 0f0c 	teqne	r5, ip
     740:	f000 f8a7 	bleq	892 <CONFIG_ISR_STACK_SIZE+0x92>
     744:	eba4 0405 	sub.w	r4, r4, r5
     748:	ea81 0e03 	eor.w	lr, r1, r3
     74c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     750:	ea4f 3101 	mov.w	r1, r1, lsl #12
     754:	f000 8088 	beq.w	868 <CONFIG_ISR_STACK_SIZE+0x68>
     758:	ea4f 3303 	mov.w	r3, r3, lsl #12
     75c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
     760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
     764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
     768:	ea4f 2202 	mov.w	r2, r2, lsl #8
     76c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
     770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
     774:	ea4f 2600 	mov.w	r6, r0, lsl #8
     778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
     77c:	429d      	cmp	r5, r3
     77e:	bf08      	it	eq
     780:	4296      	cmpeq	r6, r2
     782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
     786:	f504 7440 	add.w	r4, r4, #768	; 0x300
     78a:	d202      	bcs.n	792 <__aeabi_ddiv+0x6e>
     78c:	085b      	lsrs	r3, r3, #1
     78e:	ea4f 0232 	mov.w	r2, r2, rrx
     792:	1ab6      	subs	r6, r6, r2
     794:	eb65 0503 	sbc.w	r5, r5, r3
     798:	085b      	lsrs	r3, r3, #1
     79a:	ea4f 0232 	mov.w	r2, r2, rrx
     79e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
     7a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
     7a6:	ebb6 0e02 	subs.w	lr, r6, r2
     7aa:	eb75 0e03 	sbcs.w	lr, r5, r3
     7ae:	bf22      	ittt	cs
     7b0:	1ab6      	subcs	r6, r6, r2
     7b2:	4675      	movcs	r5, lr
     7b4:	ea40 000c 	orrcs.w	r0, r0, ip
     7b8:	085b      	lsrs	r3, r3, #1
     7ba:	ea4f 0232 	mov.w	r2, r2, rrx
     7be:	ebb6 0e02 	subs.w	lr, r6, r2
     7c2:	eb75 0e03 	sbcs.w	lr, r5, r3
     7c6:	bf22      	ittt	cs
     7c8:	1ab6      	subcs	r6, r6, r2
     7ca:	4675      	movcs	r5, lr
     7cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     7d0:	085b      	lsrs	r3, r3, #1
     7d2:	ea4f 0232 	mov.w	r2, r2, rrx
     7d6:	ebb6 0e02 	subs.w	lr, r6, r2
     7da:	eb75 0e03 	sbcs.w	lr, r5, r3
     7de:	bf22      	ittt	cs
     7e0:	1ab6      	subcs	r6, r6, r2
     7e2:	4675      	movcs	r5, lr
     7e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     7e8:	085b      	lsrs	r3, r3, #1
     7ea:	ea4f 0232 	mov.w	r2, r2, rrx
     7ee:	ebb6 0e02 	subs.w	lr, r6, r2
     7f2:	eb75 0e03 	sbcs.w	lr, r5, r3
     7f6:	bf22      	ittt	cs
     7f8:	1ab6      	subcs	r6, r6, r2
     7fa:	4675      	movcs	r5, lr
     7fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     800:	ea55 0e06 	orrs.w	lr, r5, r6
     804:	d018      	beq.n	838 <CONFIG_ISR_STACK_SIZE+0x38>
     806:	ea4f 1505 	mov.w	r5, r5, lsl #4
     80a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
     80e:	ea4f 1606 	mov.w	r6, r6, lsl #4
     812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
     81a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     81e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
     822:	d1c0      	bne.n	7a6 <__aeabi_ddiv+0x82>
     824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     828:	d10b      	bne.n	842 <CONFIG_ISR_STACK_SIZE+0x42>
     82a:	ea41 0100 	orr.w	r1, r1, r0
     82e:	f04f 0000 	mov.w	r0, #0
     832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
     836:	e7b6      	b.n	7a6 <__aeabi_ddiv+0x82>
     838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     83c:	bf04      	itt	eq
     83e:	4301      	orreq	r1, r0
     840:	2000      	moveq	r0, #0
     842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     846:	bf88      	it	hi
     848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     84c:	f63f aeaf 	bhi.w	5ae <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc6>
     850:	ebb5 0c03 	subs.w	ip, r5, r3
     854:	bf04      	itt	eq
     856:	ebb6 0c02 	subseq.w	ip, r6, r2
     85a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     85e:	f150 0000 	adcs.w	r0, r0, #0
     862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     866:	bd70      	pop	{r4, r5, r6, pc}
     868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
     86c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
     870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
     874:	bfc2      	ittt	gt
     876:	ebd4 050c 	rsbsgt	r5, r4, ip
     87a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     87e:	bd70      	popgt	{r4, r5, r6, pc}
     880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     884:	f04f 0e00 	mov.w	lr, #0
     888:	3c01      	subs	r4, #1
     88a:	e690      	b.n	5ae <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc6>
     88c:	ea45 0e06 	orr.w	lr, r5, r6
     890:	e68d      	b.n	5ae <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc6>
     892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     896:	ea94 0f0c 	teq	r4, ip
     89a:	bf08      	it	eq
     89c:	ea95 0f0c 	teqeq	r5, ip
     8a0:	f43f af3b 	beq.w	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     8a4:	ea94 0f0c 	teq	r4, ip
     8a8:	d10a      	bne.n	8c0 <CONFIG_ISR_STACK_SIZE+0xc0>
     8aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     8ae:	f47f af34 	bne.w	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     8b2:	ea95 0f0c 	teq	r5, ip
     8b6:	f47f af25 	bne.w	704 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x21c>
     8ba:	4610      	mov	r0, r2
     8bc:	4619      	mov	r1, r3
     8be:	e72c      	b.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     8c0:	ea95 0f0c 	teq	r5, ip
     8c4:	d106      	bne.n	8d4 <CONFIG_ISR_STACK_SIZE+0xd4>
     8c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     8ca:	f43f aefd 	beq.w	6c8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1e0>
     8ce:	4610      	mov	r0, r2
     8d0:	4619      	mov	r1, r3
     8d2:	e722      	b.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     8d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     8d8:	bf18      	it	ne
     8da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     8de:	f47f aec5 	bne.w	66c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x184>
     8e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
     8e6:	f47f af0d 	bne.w	704 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x21c>
     8ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
     8ee:	f47f aeeb 	bne.w	6c8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1e0>
     8f2:	e712      	b.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>

000008f4 <__gedf2>:
     8f4:	f04f 3cff 	mov.w	ip, #4294967295
     8f8:	e006      	b.n	908 <__cmpdf2+0x4>
     8fa:	bf00      	nop

000008fc <__ledf2>:
     8fc:	f04f 0c01 	mov.w	ip, #1
     900:	e002      	b.n	908 <__cmpdf2+0x4>
     902:	bf00      	nop

00000904 <__cmpdf2>:
     904:	f04f 0c01 	mov.w	ip, #1
     908:	f84d cd04 	str.w	ip, [sp, #-4]!
     90c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     918:	bf18      	it	ne
     91a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
     91e:	d01b      	beq.n	958 <__cmpdf2+0x54>
     920:	b001      	add	sp, #4
     922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
     926:	bf0c      	ite	eq
     928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
     92c:	ea91 0f03 	teqne	r1, r3
     930:	bf02      	ittt	eq
     932:	ea90 0f02 	teqeq	r0, r2
     936:	2000      	moveq	r0, #0
     938:	4770      	bxeq	lr
     93a:	f110 0f00 	cmn.w	r0, #0
     93e:	ea91 0f03 	teq	r1, r3
     942:	bf58      	it	pl
     944:	4299      	cmppl	r1, r3
     946:	bf08      	it	eq
     948:	4290      	cmpeq	r0, r2
     94a:	bf2c      	ite	cs
     94c:	17d8      	asrcs	r0, r3, #31
     94e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
     952:	f040 0001 	orr.w	r0, r0, #1
     956:	4770      	bx	lr
     958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     95c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     960:	d102      	bne.n	968 <__cmpdf2+0x64>
     962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
     966:	d107      	bne.n	978 <__cmpdf2+0x74>
     968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     96c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     970:	d1d6      	bne.n	920 <__cmpdf2+0x1c>
     972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
     976:	d0d3      	beq.n	920 <__cmpdf2+0x1c>
     978:	f85d 0b04 	ldr.w	r0, [sp], #4
     97c:	4770      	bx	lr
     97e:	bf00      	nop

00000980 <__aeabi_cdrcmple>:
     980:	4684      	mov	ip, r0
     982:	4610      	mov	r0, r2
     984:	4662      	mov	r2, ip
     986:	468c      	mov	ip, r1
     988:	4619      	mov	r1, r3
     98a:	4663      	mov	r3, ip
     98c:	e000      	b.n	990 <__aeabi_cdcmpeq>
     98e:	bf00      	nop

00000990 <__aeabi_cdcmpeq>:
     990:	b501      	push	{r0, lr}
     992:	f7ff ffb7 	bl	904 <__cmpdf2>
     996:	2800      	cmp	r0, #0
     998:	bf48      	it	mi
     99a:	f110 0f00 	cmnmi.w	r0, #0
     99e:	bd01      	pop	{r0, pc}

000009a0 <__aeabi_dcmpeq>:
     9a0:	f84d ed08 	str.w	lr, [sp, #-8]!
     9a4:	f7ff fff4 	bl	990 <__aeabi_cdcmpeq>
     9a8:	bf0c      	ite	eq
     9aa:	2001      	moveq	r0, #1
     9ac:	2000      	movne	r0, #0
     9ae:	f85d fb08 	ldr.w	pc, [sp], #8
     9b2:	bf00      	nop

000009b4 <__aeabi_dcmplt>:
     9b4:	f84d ed08 	str.w	lr, [sp, #-8]!
     9b8:	f7ff ffea 	bl	990 <__aeabi_cdcmpeq>
     9bc:	bf34      	ite	cc
     9be:	2001      	movcc	r0, #1
     9c0:	2000      	movcs	r0, #0
     9c2:	f85d fb08 	ldr.w	pc, [sp], #8
     9c6:	bf00      	nop

000009c8 <__aeabi_dcmple>:
     9c8:	f84d ed08 	str.w	lr, [sp, #-8]!
     9cc:	f7ff ffe0 	bl	990 <__aeabi_cdcmpeq>
     9d0:	bf94      	ite	ls
     9d2:	2001      	movls	r0, #1
     9d4:	2000      	movhi	r0, #0
     9d6:	f85d fb08 	ldr.w	pc, [sp], #8
     9da:	bf00      	nop

000009dc <__aeabi_dcmpge>:
     9dc:	f84d ed08 	str.w	lr, [sp, #-8]!
     9e0:	f7ff ffce 	bl	980 <__aeabi_cdrcmple>
     9e4:	bf94      	ite	ls
     9e6:	2001      	movls	r0, #1
     9e8:	2000      	movhi	r0, #0
     9ea:	f85d fb08 	ldr.w	pc, [sp], #8
     9ee:	bf00      	nop

000009f0 <__aeabi_dcmpgt>:
     9f0:	f84d ed08 	str.w	lr, [sp, #-8]!
     9f4:	f7ff ffc4 	bl	980 <__aeabi_cdrcmple>
     9f8:	bf34      	ite	cc
     9fa:	2001      	movcc	r0, #1
     9fc:	2000      	movcs	r0, #0
     9fe:	f85d fb08 	ldr.w	pc, [sp], #8
     a02:	bf00      	nop

00000a04 <__aeabi_d2iz>:
     a04:	ea4f 0241 	mov.w	r2, r1, lsl #1
     a08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
     a0c:	d215      	bcs.n	a3a <__aeabi_d2iz+0x36>
     a0e:	d511      	bpl.n	a34 <__aeabi_d2iz+0x30>
     a10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
     a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
     a18:	d912      	bls.n	a40 <__aeabi_d2iz+0x3c>
     a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     a1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
     a26:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     a2a:	fa23 f002 	lsr.w	r0, r3, r2
     a2e:	bf18      	it	ne
     a30:	4240      	negne	r0, r0
     a32:	4770      	bx	lr
     a34:	f04f 0000 	mov.w	r0, #0
     a38:	4770      	bx	lr
     a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
     a3e:	d105      	bne.n	a4c <__aeabi_d2iz+0x48>
     a40:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
     a44:	bf08      	it	eq
     a46:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
     a4a:	4770      	bx	lr
     a4c:	f04f 0000 	mov.w	r0, #0
     a50:	4770      	bx	lr
     a52:	bf00      	nop

00000a54 <__aeabi_d2f>:
     a54:	ea4f 0241 	mov.w	r2, r1, lsl #1
     a58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
     a5c:	bf24      	itt	cs
     a5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
     a62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
     a66:	d90d      	bls.n	a84 <__aeabi_d2f+0x30>
     a68:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     a6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
     a70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
     a74:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
     a78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
     a7c:	bf08      	it	eq
     a7e:	f020 0001 	biceq.w	r0, r0, #1
     a82:	4770      	bx	lr
     a84:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
     a88:	d121      	bne.n	ace <__aeabi_d2f+0x7a>
     a8a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
     a8e:	bfbc      	itt	lt
     a90:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
     a94:	4770      	bxlt	lr
     a96:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     a9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
     a9e:	f1c2 0218 	rsb	r2, r2, #24
     aa2:	f1c2 0c20 	rsb	ip, r2, #32
     aa6:	fa10 f30c 	lsls.w	r3, r0, ip
     aaa:	fa20 f002 	lsr.w	r0, r0, r2
     aae:	bf18      	it	ne
     ab0:	f040 0001 	orrne.w	r0, r0, #1
     ab4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     ab8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
     abc:	fa03 fc0c 	lsl.w	ip, r3, ip
     ac0:	ea40 000c 	orr.w	r0, r0, ip
     ac4:	fa23 f302 	lsr.w	r3, r3, r2
     ac8:	ea4f 0343 	mov.w	r3, r3, lsl #1
     acc:	e7cc      	b.n	a68 <__aeabi_d2f+0x14>
     ace:	ea7f 5362 	mvns.w	r3, r2, asr #21
     ad2:	d107      	bne.n	ae4 <__aeabi_d2f+0x90>
     ad4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
     ad8:	bf1e      	ittt	ne
     ada:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
     ade:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
     ae2:	4770      	bxne	lr
     ae4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
     ae8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     aec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     af0:	4770      	bx	lr
     af2:	bf00      	nop

00000af4 <__aeabi_frsub>:
     af4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
     af8:	e002      	b.n	b00 <__addsf3>
     afa:	bf00      	nop

00000afc <__aeabi_fsub>:
     afc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00000b00 <__addsf3>:
     b00:	0042      	lsls	r2, r0, #1
     b02:	bf1f      	itttt	ne
     b04:	ea5f 0341 	movsne.w	r3, r1, lsl #1
     b08:	ea92 0f03 	teqne	r2, r3
     b0c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
     b10:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     b14:	d06a      	beq.n	bec <__addsf3+0xec>
     b16:	ea4f 6212 	mov.w	r2, r2, lsr #24
     b1a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
     b1e:	bfc1      	itttt	gt
     b20:	18d2      	addgt	r2, r2, r3
     b22:	4041      	eorgt	r1, r0
     b24:	4048      	eorgt	r0, r1
     b26:	4041      	eorgt	r1, r0
     b28:	bfb8      	it	lt
     b2a:	425b      	neglt	r3, r3
     b2c:	2b19      	cmp	r3, #25
     b2e:	bf88      	it	hi
     b30:	4770      	bxhi	lr
     b32:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
     b36:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     b3a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
     b3e:	bf18      	it	ne
     b40:	4240      	negne	r0, r0
     b42:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     b46:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
     b4a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
     b4e:	bf18      	it	ne
     b50:	4249      	negne	r1, r1
     b52:	ea92 0f03 	teq	r2, r3
     b56:	d03f      	beq.n	bd8 <__addsf3+0xd8>
     b58:	f1a2 0201 	sub.w	r2, r2, #1
     b5c:	fa41 fc03 	asr.w	ip, r1, r3
     b60:	eb10 000c 	adds.w	r0, r0, ip
     b64:	f1c3 0320 	rsb	r3, r3, #32
     b68:	fa01 f103 	lsl.w	r1, r1, r3
     b6c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     b70:	d502      	bpl.n	b78 <__addsf3+0x78>
     b72:	4249      	negs	r1, r1
     b74:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
     b78:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
     b7c:	d313      	bcc.n	ba6 <__addsf3+0xa6>
     b7e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
     b82:	d306      	bcc.n	b92 <__addsf3+0x92>
     b84:	0840      	lsrs	r0, r0, #1
     b86:	ea4f 0131 	mov.w	r1, r1, rrx
     b8a:	f102 0201 	add.w	r2, r2, #1
     b8e:	2afe      	cmp	r2, #254	; 0xfe
     b90:	d251      	bcs.n	c36 <__addsf3+0x136>
     b92:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
     b96:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     b9a:	bf08      	it	eq
     b9c:	f020 0001 	biceq.w	r0, r0, #1
     ba0:	ea40 0003 	orr.w	r0, r0, r3
     ba4:	4770      	bx	lr
     ba6:	0049      	lsls	r1, r1, #1
     ba8:	eb40 0000 	adc.w	r0, r0, r0
     bac:	3a01      	subs	r2, #1
     bae:	bf28      	it	cs
     bb0:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
     bb4:	d2ed      	bcs.n	b92 <__addsf3+0x92>
     bb6:	fab0 fc80 	clz	ip, r0
     bba:	f1ac 0c08 	sub.w	ip, ip, #8
     bbe:	ebb2 020c 	subs.w	r2, r2, ip
     bc2:	fa00 f00c 	lsl.w	r0, r0, ip
     bc6:	bfaa      	itet	ge
     bc8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
     bcc:	4252      	neglt	r2, r2
     bce:	4318      	orrge	r0, r3
     bd0:	bfbc      	itt	lt
     bd2:	40d0      	lsrlt	r0, r2
     bd4:	4318      	orrlt	r0, r3
     bd6:	4770      	bx	lr
     bd8:	f092 0f00 	teq	r2, #0
     bdc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
     be0:	bf06      	itte	eq
     be2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
     be6:	3201      	addeq	r2, #1
     be8:	3b01      	subne	r3, #1
     bea:	e7b5      	b.n	b58 <__addsf3+0x58>
     bec:	ea4f 0341 	mov.w	r3, r1, lsl #1
     bf0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
     bf4:	bf18      	it	ne
     bf6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     bfa:	d021      	beq.n	c40 <__addsf3+0x140>
     bfc:	ea92 0f03 	teq	r2, r3
     c00:	d004      	beq.n	c0c <__addsf3+0x10c>
     c02:	f092 0f00 	teq	r2, #0
     c06:	bf08      	it	eq
     c08:	4608      	moveq	r0, r1
     c0a:	4770      	bx	lr
     c0c:	ea90 0f01 	teq	r0, r1
     c10:	bf1c      	itt	ne
     c12:	2000      	movne	r0, #0
     c14:	4770      	bxne	lr
     c16:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
     c1a:	d104      	bne.n	c26 <__addsf3+0x126>
     c1c:	0040      	lsls	r0, r0, #1
     c1e:	bf28      	it	cs
     c20:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
     c24:	4770      	bx	lr
     c26:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
     c2a:	bf3c      	itt	cc
     c2c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
     c30:	4770      	bxcc	lr
     c32:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     c36:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
     c3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     c3e:	4770      	bx	lr
     c40:	ea7f 6222 	mvns.w	r2, r2, asr #24
     c44:	bf16      	itet	ne
     c46:	4608      	movne	r0, r1
     c48:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
     c4c:	4601      	movne	r1, r0
     c4e:	0242      	lsls	r2, r0, #9
     c50:	bf06      	itte	eq
     c52:	ea5f 2341 	movseq.w	r3, r1, lsl #9
     c56:	ea90 0f01 	teqeq	r0, r1
     c5a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
     c5e:	4770      	bx	lr

00000c60 <__aeabi_ui2f>:
     c60:	f04f 0300 	mov.w	r3, #0
     c64:	e004      	b.n	c70 <__aeabi_i2f+0x8>
     c66:	bf00      	nop

00000c68 <__aeabi_i2f>:
     c68:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
     c6c:	bf48      	it	mi
     c6e:	4240      	negmi	r0, r0
     c70:	ea5f 0c00 	movs.w	ip, r0
     c74:	bf08      	it	eq
     c76:	4770      	bxeq	lr
     c78:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
     c7c:	4601      	mov	r1, r0
     c7e:	f04f 0000 	mov.w	r0, #0
     c82:	e01c      	b.n	cbe <__aeabi_l2f+0x2a>

00000c84 <__aeabi_ul2f>:
     c84:	ea50 0201 	orrs.w	r2, r0, r1
     c88:	bf08      	it	eq
     c8a:	4770      	bxeq	lr
     c8c:	f04f 0300 	mov.w	r3, #0
     c90:	e00a      	b.n	ca8 <__aeabi_l2f+0x14>
     c92:	bf00      	nop

00000c94 <__aeabi_l2f>:
     c94:	ea50 0201 	orrs.w	r2, r0, r1
     c98:	bf08      	it	eq
     c9a:	4770      	bxeq	lr
     c9c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
     ca0:	d502      	bpl.n	ca8 <__aeabi_l2f+0x14>
     ca2:	4240      	negs	r0, r0
     ca4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     ca8:	ea5f 0c01 	movs.w	ip, r1
     cac:	bf02      	ittt	eq
     cae:	4684      	moveq	ip, r0
     cb0:	4601      	moveq	r1, r0
     cb2:	2000      	moveq	r0, #0
     cb4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
     cb8:	bf08      	it	eq
     cba:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
     cbe:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
     cc2:	fabc f28c 	clz	r2, ip
     cc6:	3a08      	subs	r2, #8
     cc8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
     ccc:	db10      	blt.n	cf0 <__aeabi_l2f+0x5c>
     cce:	fa01 fc02 	lsl.w	ip, r1, r2
     cd2:	4463      	add	r3, ip
     cd4:	fa00 fc02 	lsl.w	ip, r0, r2
     cd8:	f1c2 0220 	rsb	r2, r2, #32
     cdc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     ce0:	fa20 f202 	lsr.w	r2, r0, r2
     ce4:	eb43 0002 	adc.w	r0, r3, r2
     ce8:	bf08      	it	eq
     cea:	f020 0001 	biceq.w	r0, r0, #1
     cee:	4770      	bx	lr
     cf0:	f102 0220 	add.w	r2, r2, #32
     cf4:	fa01 fc02 	lsl.w	ip, r1, r2
     cf8:	f1c2 0220 	rsb	r2, r2, #32
     cfc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
     d00:	fa21 f202 	lsr.w	r2, r1, r2
     d04:	eb43 0002 	adc.w	r0, r3, r2
     d08:	bf08      	it	eq
     d0a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     d0e:	4770      	bx	lr

00000d10 <__aeabi_fmul>:
     d10:	f04f 0cff 	mov.w	ip, #255	; 0xff
     d14:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
     d18:	bf1e      	ittt	ne
     d1a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
     d1e:	ea92 0f0c 	teqne	r2, ip
     d22:	ea93 0f0c 	teqne	r3, ip
     d26:	d06f      	beq.n	e08 <__aeabi_fmul+0xf8>
     d28:	441a      	add	r2, r3
     d2a:	ea80 0c01 	eor.w	ip, r0, r1
     d2e:	0240      	lsls	r0, r0, #9
     d30:	bf18      	it	ne
     d32:	ea5f 2141 	movsne.w	r1, r1, lsl #9
     d36:	d01e      	beq.n	d76 <__aeabi_fmul+0x66>
     d38:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
     d3c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
     d40:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
     d44:	fba0 3101 	umull	r3, r1, r0, r1
     d48:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
     d4c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
     d50:	bf3e      	ittt	cc
     d52:	0049      	lslcc	r1, r1, #1
     d54:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
     d58:	005b      	lslcc	r3, r3, #1
     d5a:	ea40 0001 	orr.w	r0, r0, r1
     d5e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
     d62:	2afd      	cmp	r2, #253	; 0xfd
     d64:	d81d      	bhi.n	da2 <__aeabi_fmul+0x92>
     d66:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
     d6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     d6e:	bf08      	it	eq
     d70:	f020 0001 	biceq.w	r0, r0, #1
     d74:	4770      	bx	lr
     d76:	f090 0f00 	teq	r0, #0
     d7a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
     d7e:	bf08      	it	eq
     d80:	0249      	lsleq	r1, r1, #9
     d82:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
     d86:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
     d8a:	3a7f      	subs	r2, #127	; 0x7f
     d8c:	bfc2      	ittt	gt
     d8e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
     d92:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
     d96:	4770      	bxgt	lr
     d98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     d9c:	f04f 0300 	mov.w	r3, #0
     da0:	3a01      	subs	r2, #1
     da2:	dc5d      	bgt.n	e60 <__aeabi_fmul+0x150>
     da4:	f112 0f19 	cmn.w	r2, #25
     da8:	bfdc      	itt	le
     daa:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
     dae:	4770      	bxle	lr
     db0:	f1c2 0200 	rsb	r2, r2, #0
     db4:	0041      	lsls	r1, r0, #1
     db6:	fa21 f102 	lsr.w	r1, r1, r2
     dba:	f1c2 0220 	rsb	r2, r2, #32
     dbe:	fa00 fc02 	lsl.w	ip, r0, r2
     dc2:	ea5f 0031 	movs.w	r0, r1, rrx
     dc6:	f140 0000 	adc.w	r0, r0, #0
     dca:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
     dce:	bf08      	it	eq
     dd0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     dd4:	4770      	bx	lr
     dd6:	f092 0f00 	teq	r2, #0
     dda:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
     dde:	bf02      	ittt	eq
     de0:	0040      	lsleq	r0, r0, #1
     de2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
     de6:	3a01      	subeq	r2, #1
     de8:	d0f9      	beq.n	dde <__aeabi_fmul+0xce>
     dea:	ea40 000c 	orr.w	r0, r0, ip
     dee:	f093 0f00 	teq	r3, #0
     df2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     df6:	bf02      	ittt	eq
     df8:	0049      	lsleq	r1, r1, #1
     dfa:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
     dfe:	3b01      	subeq	r3, #1
     e00:	d0f9      	beq.n	df6 <__aeabi_fmul+0xe6>
     e02:	ea41 010c 	orr.w	r1, r1, ip
     e06:	e78f      	b.n	d28 <__aeabi_fmul+0x18>
     e08:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
     e0c:	ea92 0f0c 	teq	r2, ip
     e10:	bf18      	it	ne
     e12:	ea93 0f0c 	teqne	r3, ip
     e16:	d00a      	beq.n	e2e <__aeabi_fmul+0x11e>
     e18:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
     e1c:	bf18      	it	ne
     e1e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
     e22:	d1d8      	bne.n	dd6 <__aeabi_fmul+0xc6>
     e24:	ea80 0001 	eor.w	r0, r0, r1
     e28:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     e2c:	4770      	bx	lr
     e2e:	f090 0f00 	teq	r0, #0
     e32:	bf17      	itett	ne
     e34:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
     e38:	4608      	moveq	r0, r1
     e3a:	f091 0f00 	teqne	r1, #0
     e3e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
     e42:	d014      	beq.n	e6e <__aeabi_fmul+0x15e>
     e44:	ea92 0f0c 	teq	r2, ip
     e48:	d101      	bne.n	e4e <__aeabi_fmul+0x13e>
     e4a:	0242      	lsls	r2, r0, #9
     e4c:	d10f      	bne.n	e6e <__aeabi_fmul+0x15e>
     e4e:	ea93 0f0c 	teq	r3, ip
     e52:	d103      	bne.n	e5c <__aeabi_fmul+0x14c>
     e54:	024b      	lsls	r3, r1, #9
     e56:	bf18      	it	ne
     e58:	4608      	movne	r0, r1
     e5a:	d108      	bne.n	e6e <__aeabi_fmul+0x15e>
     e5c:	ea80 0001 	eor.w	r0, r0, r1
     e60:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     e64:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     e68:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     e6c:	4770      	bx	lr
     e6e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     e72:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
     e76:	4770      	bx	lr

00000e78 <__aeabi_fdiv>:
     e78:	f04f 0cff 	mov.w	ip, #255	; 0xff
     e7c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
     e80:	bf1e      	ittt	ne
     e82:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
     e86:	ea92 0f0c 	teqne	r2, ip
     e8a:	ea93 0f0c 	teqne	r3, ip
     e8e:	d069      	beq.n	f64 <__aeabi_fdiv+0xec>
     e90:	eba2 0203 	sub.w	r2, r2, r3
     e94:	ea80 0c01 	eor.w	ip, r0, r1
     e98:	0249      	lsls	r1, r1, #9
     e9a:	ea4f 2040 	mov.w	r0, r0, lsl #9
     e9e:	d037      	beq.n	f10 <__aeabi_fdiv+0x98>
     ea0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
     ea4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
     ea8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
     eac:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
     eb0:	428b      	cmp	r3, r1
     eb2:	bf38      	it	cc
     eb4:	005b      	lslcc	r3, r3, #1
     eb6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
     eba:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
     ebe:	428b      	cmp	r3, r1
     ec0:	bf24      	itt	cs
     ec2:	1a5b      	subcs	r3, r3, r1
     ec4:	ea40 000c 	orrcs.w	r0, r0, ip
     ec8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
     ecc:	bf24      	itt	cs
     ece:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
     ed2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     ed6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
     eda:	bf24      	itt	cs
     edc:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
     ee0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     ee4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
     ee8:	bf24      	itt	cs
     eea:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
     eee:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     ef2:	011b      	lsls	r3, r3, #4
     ef4:	bf18      	it	ne
     ef6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
     efa:	d1e0      	bne.n	ebe <__aeabi_fdiv+0x46>
     efc:	2afd      	cmp	r2, #253	; 0xfd
     efe:	f63f af50 	bhi.w	da2 <__aeabi_fmul+0x92>
     f02:	428b      	cmp	r3, r1
     f04:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     f08:	bf08      	it	eq
     f0a:	f020 0001 	biceq.w	r0, r0, #1
     f0e:	4770      	bx	lr
     f10:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
     f14:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
     f18:	327f      	adds	r2, #127	; 0x7f
     f1a:	bfc2      	ittt	gt
     f1c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
     f20:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
     f24:	4770      	bxgt	lr
     f26:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     f2a:	f04f 0300 	mov.w	r3, #0
     f2e:	3a01      	subs	r2, #1
     f30:	e737      	b.n	da2 <__aeabi_fmul+0x92>
     f32:	f092 0f00 	teq	r2, #0
     f36:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
     f3a:	bf02      	ittt	eq
     f3c:	0040      	lsleq	r0, r0, #1
     f3e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
     f42:	3a01      	subeq	r2, #1
     f44:	d0f9      	beq.n	f3a <__aeabi_fdiv+0xc2>
     f46:	ea40 000c 	orr.w	r0, r0, ip
     f4a:	f093 0f00 	teq	r3, #0
     f4e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     f52:	bf02      	ittt	eq
     f54:	0049      	lsleq	r1, r1, #1
     f56:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
     f5a:	3b01      	subeq	r3, #1
     f5c:	d0f9      	beq.n	f52 <__aeabi_fdiv+0xda>
     f5e:	ea41 010c 	orr.w	r1, r1, ip
     f62:	e795      	b.n	e90 <__aeabi_fdiv+0x18>
     f64:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
     f68:	ea92 0f0c 	teq	r2, ip
     f6c:	d108      	bne.n	f80 <__aeabi_fdiv+0x108>
     f6e:	0242      	lsls	r2, r0, #9
     f70:	f47f af7d 	bne.w	e6e <__aeabi_fmul+0x15e>
     f74:	ea93 0f0c 	teq	r3, ip
     f78:	f47f af70 	bne.w	e5c <__aeabi_fmul+0x14c>
     f7c:	4608      	mov	r0, r1
     f7e:	e776      	b.n	e6e <__aeabi_fmul+0x15e>
     f80:	ea93 0f0c 	teq	r3, ip
     f84:	d104      	bne.n	f90 <__aeabi_fdiv+0x118>
     f86:	024b      	lsls	r3, r1, #9
     f88:	f43f af4c 	beq.w	e24 <__aeabi_fmul+0x114>
     f8c:	4608      	mov	r0, r1
     f8e:	e76e      	b.n	e6e <__aeabi_fmul+0x15e>
     f90:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
     f94:	bf18      	it	ne
     f96:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
     f9a:	d1ca      	bne.n	f32 <__aeabi_fdiv+0xba>
     f9c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
     fa0:	f47f af5c 	bne.w	e5c <__aeabi_fmul+0x14c>
     fa4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
     fa8:	f47f af3c 	bne.w	e24 <__aeabi_fmul+0x114>
     fac:	e75f      	b.n	e6e <__aeabi_fmul+0x15e>
     fae:	bf00      	nop

00000fb0 <__gesf2>:
     fb0:	f04f 3cff 	mov.w	ip, #4294967295
     fb4:	e006      	b.n	fc4 <__cmpsf2+0x4>
     fb6:	bf00      	nop

00000fb8 <__lesf2>:
     fb8:	f04f 0c01 	mov.w	ip, #1
     fbc:	e002      	b.n	fc4 <__cmpsf2+0x4>
     fbe:	bf00      	nop

00000fc0 <__cmpsf2>:
     fc0:	f04f 0c01 	mov.w	ip, #1
     fc4:	f84d cd04 	str.w	ip, [sp, #-4]!
     fc8:	ea4f 0240 	mov.w	r2, r0, lsl #1
     fcc:	ea4f 0341 	mov.w	r3, r1, lsl #1
     fd0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
     fd4:	bf18      	it	ne
     fd6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     fda:	d011      	beq.n	1000 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE>
     fdc:	b001      	add	sp, #4
     fde:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
     fe2:	bf18      	it	ne
     fe4:	ea90 0f01 	teqne	r0, r1
     fe8:	bf58      	it	pl
     fea:	ebb2 0003 	subspl.w	r0, r2, r3
     fee:	bf88      	it	hi
     ff0:	17c8      	asrhi	r0, r1, #31
     ff2:	bf38      	it	cc
     ff4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
     ff8:	bf18      	it	ne
     ffa:	f040 0001 	orrne.w	r0, r0, #1
     ffe:	4770      	bx	lr
    1000:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    1004:	d102      	bne.n	100c <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xc>
    1006:	ea5f 2c40 	movs.w	ip, r0, lsl #9
    100a:	d105      	bne.n	1018 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x18>
    100c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
    1010:	d1e4      	bne.n	fdc <__cmpsf2+0x1c>
    1012:	ea5f 2c41 	movs.w	ip, r1, lsl #9
    1016:	d0e1      	beq.n	fdc <__cmpsf2+0x1c>
    1018:	f85d 0b04 	ldr.w	r0, [sp], #4
    101c:	4770      	bx	lr
    101e:	bf00      	nop

00001020 <__aeabi_cfrcmple>:
    1020:	4684      	mov	ip, r0
    1022:	4608      	mov	r0, r1
    1024:	4661      	mov	r1, ip
    1026:	e7ff      	b.n	1028 <__aeabi_cfcmpeq>

00001028 <__aeabi_cfcmpeq>:
    1028:	b50f      	push	{r0, r1, r2, r3, lr}
    102a:	f7ff ffc9 	bl	fc0 <__cmpsf2>
    102e:	2800      	cmp	r0, #0
    1030:	bf48      	it	mi
    1032:	f110 0f00 	cmnmi.w	r0, #0
    1036:	bd0f      	pop	{r0, r1, r2, r3, pc}

00001038 <__aeabi_fcmpeq>:
    1038:	f84d ed08 	str.w	lr, [sp, #-8]!
    103c:	f7ff fff4 	bl	1028 <__aeabi_cfcmpeq>
    1040:	bf0c      	ite	eq
    1042:	2001      	moveq	r0, #1
    1044:	2000      	movne	r0, #0
    1046:	f85d fb08 	ldr.w	pc, [sp], #8
    104a:	bf00      	nop

0000104c <__aeabi_fcmplt>:
    104c:	f84d ed08 	str.w	lr, [sp, #-8]!
    1050:	f7ff ffea 	bl	1028 <__aeabi_cfcmpeq>
    1054:	bf34      	ite	cc
    1056:	2001      	movcc	r0, #1
    1058:	2000      	movcs	r0, #0
    105a:	f85d fb08 	ldr.w	pc, [sp], #8
    105e:	bf00      	nop

00001060 <__aeabi_fcmple>:
    1060:	f84d ed08 	str.w	lr, [sp, #-8]!
    1064:	f7ff ffe0 	bl	1028 <__aeabi_cfcmpeq>
    1068:	bf94      	ite	ls
    106a:	2001      	movls	r0, #1
    106c:	2000      	movhi	r0, #0
    106e:	f85d fb08 	ldr.w	pc, [sp], #8
    1072:	bf00      	nop

00001074 <__aeabi_fcmpge>:
    1074:	f84d ed08 	str.w	lr, [sp, #-8]!
    1078:	f7ff ffd2 	bl	1020 <__aeabi_cfrcmple>
    107c:	bf94      	ite	ls
    107e:	2001      	movls	r0, #1
    1080:	2000      	movhi	r0, #0
    1082:	f85d fb08 	ldr.w	pc, [sp], #8
    1086:	bf00      	nop

00001088 <__aeabi_fcmpgt>:
    1088:	f84d ed08 	str.w	lr, [sp, #-8]!
    108c:	f7ff ffc8 	bl	1020 <__aeabi_cfrcmple>
    1090:	bf34      	ite	cc
    1092:	2001      	movcc	r0, #1
    1094:	2000      	movcs	r0, #0
    1096:	f85d fb08 	ldr.w	pc, [sp], #8
    109a:	bf00      	nop

0000109c <__aeabi_f2iz>:
    109c:	ea4f 0240 	mov.w	r2, r0, lsl #1
    10a0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
    10a4:	d30f      	bcc.n	10c6 <__aeabi_f2iz+0x2a>
    10a6:	f04f 039e 	mov.w	r3, #158	; 0x9e
    10aa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
    10ae:	d90d      	bls.n	10cc <__aeabi_f2iz+0x30>
    10b0:	ea4f 2300 	mov.w	r3, r0, lsl #8
    10b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    10b8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    10bc:	fa23 f002 	lsr.w	r0, r3, r2
    10c0:	bf18      	it	ne
    10c2:	4240      	negne	r0, r0
    10c4:	4770      	bx	lr
    10c6:	f04f 0000 	mov.w	r0, #0
    10ca:	4770      	bx	lr
    10cc:	f112 0f61 	cmn.w	r2, #97	; 0x61
    10d0:	d101      	bne.n	10d6 <__aeabi_f2iz+0x3a>
    10d2:	0242      	lsls	r2, r0, #9
    10d4:	d105      	bne.n	10e2 <__aeabi_f2iz+0x46>
    10d6:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
    10da:	bf08      	it	eq
    10dc:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    10e0:	4770      	bx	lr
    10e2:	f04f 0000 	mov.w	r0, #0
    10e6:	4770      	bx	lr

000010e8 <__aeabi_uldivmod>:
    10e8:	b953      	cbnz	r3, 1100 <__aeabi_uldivmod+0x18>
    10ea:	b94a      	cbnz	r2, 1100 <__aeabi_uldivmod+0x18>
    10ec:	2900      	cmp	r1, #0
    10ee:	bf08      	it	eq
    10f0:	2800      	cmpeq	r0, #0
    10f2:	bf1c      	itt	ne
    10f4:	f04f 31ff 	movne.w	r1, #4294967295
    10f8:	f04f 30ff 	movne.w	r0, #4294967295
    10fc:	f000 b9a8 	b.w	1450 <__aeabi_idiv0>
    1100:	f1ad 0c08 	sub.w	ip, sp, #8
    1104:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    1108:	f000 f83e 	bl	1188 <__udivmoddi4>
    110c:	f8dd e004 	ldr.w	lr, [sp, #4]
    1110:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    1114:	b004      	add	sp, #16
    1116:	4770      	bx	lr

00001118 <__aeabi_d2lz>:
    1118:	b538      	push	{r3, r4, r5, lr}
    111a:	4605      	mov	r5, r0
    111c:	460c      	mov	r4, r1
    111e:	2200      	movs	r2, #0
    1120:	2300      	movs	r3, #0
    1122:	4628      	mov	r0, r5
    1124:	4621      	mov	r1, r4
    1126:	f7ff fc45 	bl	9b4 <__aeabi_dcmplt>
    112a:	b928      	cbnz	r0, 1138 <__aeabi_d2lz+0x20>
    112c:	4628      	mov	r0, r5
    112e:	4621      	mov	r1, r4
    1130:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    1134:	f000 b80a 	b.w	114c <__aeabi_d2ulz>
    1138:	4628      	mov	r0, r5
    113a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
    113e:	f000 f805 	bl	114c <__aeabi_d2ulz>
    1142:	4240      	negs	r0, r0
    1144:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    1148:	bd38      	pop	{r3, r4, r5, pc}
    114a:	bf00      	nop

0000114c <__aeabi_d2ulz>:
    114c:	b5d0      	push	{r4, r6, r7, lr}
    114e:	2200      	movs	r2, #0
    1150:	4b0b      	ldr	r3, [pc, #44]	; (1180 <__aeabi_d2ulz+0x34>)
    1152:	4606      	mov	r6, r0
    1154:	460f      	mov	r7, r1
    1156:	f7ff f9bb 	bl	4d0 <__aeabi_dmul>
    115a:	f000 f97b 	bl	1454 <__aeabi_d2uiz>
    115e:	4604      	mov	r4, r0
    1160:	f7ff f93c 	bl	3dc <__aeabi_ui2d>
    1164:	2200      	movs	r2, #0
    1166:	4b07      	ldr	r3, [pc, #28]	; (1184 <__aeabi_d2ulz+0x38>)
    1168:	f7ff f9b2 	bl	4d0 <__aeabi_dmul>
    116c:	4602      	mov	r2, r0
    116e:	460b      	mov	r3, r1
    1170:	4630      	mov	r0, r6
    1172:	4639      	mov	r1, r7
    1174:	f7fe fff4 	bl	160 <__aeabi_dsub>
    1178:	f000 f96c 	bl	1454 <__aeabi_d2uiz>
    117c:	4621      	mov	r1, r4
    117e:	bdd0      	pop	{r4, r6, r7, pc}
    1180:	3df00000 	.word	0x3df00000
    1184:	41f00000 	.word	0x41f00000

00001188 <__udivmoddi4>:
    1188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    118c:	9e08      	ldr	r6, [sp, #32]
    118e:	460d      	mov	r5, r1
    1190:	4604      	mov	r4, r0
    1192:	468a      	mov	sl, r1
    1194:	2b00      	cmp	r3, #0
    1196:	d17f      	bne.n	1298 <__udivmoddi4+0x110>
    1198:	428a      	cmp	r2, r1
    119a:	4617      	mov	r7, r2
    119c:	d941      	bls.n	1222 <__udivmoddi4+0x9a>
    119e:	fab2 f282 	clz	r2, r2
    11a2:	b14a      	cbz	r2, 11b8 <__udivmoddi4+0x30>
    11a4:	f1c2 0120 	rsb	r1, r2, #32
    11a8:	fa05 f302 	lsl.w	r3, r5, r2
    11ac:	4097      	lsls	r7, r2
    11ae:	4094      	lsls	r4, r2
    11b0:	fa20 f101 	lsr.w	r1, r0, r1
    11b4:	ea41 0a03 	orr.w	sl, r1, r3
    11b8:	ea4f 4817 	mov.w	r8, r7, lsr #16
    11bc:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    11c0:	fa1f f987 	uxth.w	r9, r7
    11c4:	fbba fef8 	udiv	lr, sl, r8
    11c8:	fb08 a31e 	mls	r3, r8, lr, sl
    11cc:	fb0e f109 	mul.w	r1, lr, r9
    11d0:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
    11d4:	4299      	cmp	r1, r3
    11d6:	d906      	bls.n	11e6 <__udivmoddi4+0x5e>
    11d8:	18fb      	adds	r3, r7, r3
    11da:	d202      	bcs.n	11e2 <__udivmoddi4+0x5a>
    11dc:	4299      	cmp	r1, r3
    11de:	f200 8124 	bhi.w	142a <__udivmoddi4+0x2a2>
    11e2:	f10e 3eff 	add.w	lr, lr, #4294967295
    11e6:	1a59      	subs	r1, r3, r1
    11e8:	b2a3      	uxth	r3, r4
    11ea:	fbb1 f0f8 	udiv	r0, r1, r8
    11ee:	fb08 1110 	mls	r1, r8, r0, r1
    11f2:	fb00 f909 	mul.w	r9, r0, r9
    11f6:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
    11fa:	45a1      	cmp	r9, r4
    11fc:	d905      	bls.n	120a <__udivmoddi4+0x82>
    11fe:	193c      	adds	r4, r7, r4
    1200:	d202      	bcs.n	1208 <__udivmoddi4+0x80>
    1202:	45a1      	cmp	r9, r4
    1204:	f200 810e 	bhi.w	1424 <__udivmoddi4+0x29c>
    1208:	3801      	subs	r0, #1
    120a:	eba4 0409 	sub.w	r4, r4, r9
    120e:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
    1212:	2100      	movs	r1, #0
    1214:	b11e      	cbz	r6, 121e <__udivmoddi4+0x96>
    1216:	40d4      	lsrs	r4, r2
    1218:	2300      	movs	r3, #0
    121a:	e9c6 4300 	strd	r4, r3, [r6]
    121e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1222:	b902      	cbnz	r2, 1226 <__udivmoddi4+0x9e>
    1224:	deff      	udf	#255	; 0xff
    1226:	fab2 f282 	clz	r2, r2
    122a:	2a00      	cmp	r2, #0
    122c:	d14f      	bne.n	12ce <__udivmoddi4+0x146>
    122e:	1bcb      	subs	r3, r1, r7
    1230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
    1234:	fa1f f887 	uxth.w	r8, r7
    1238:	2101      	movs	r1, #1
    123a:	0c25      	lsrs	r5, r4, #16
    123c:	fbb3 fcfe 	udiv	ip, r3, lr
    1240:	fb0e 301c 	mls	r0, lr, ip, r3
    1244:	462b      	mov	r3, r5
    1246:	fb08 f90c 	mul.w	r9, r8, ip
    124a:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
    124e:	45a9      	cmp	r9, r5
    1250:	d90a      	bls.n	1268 <__udivmoddi4+0xe0>
    1252:	197d      	adds	r5, r7, r5
    1254:	bf2c      	ite	cs
    1256:	2301      	movcs	r3, #1
    1258:	2300      	movcc	r3, #0
    125a:	45a9      	cmp	r9, r5
    125c:	d902      	bls.n	1264 <__udivmoddi4+0xdc>
    125e:	2b00      	cmp	r3, #0
    1260:	f000 80d9 	beq.w	1416 <__udivmoddi4+0x28e>
    1264:	f10c 3cff 	add.w	ip, ip, #4294967295
    1268:	eba5 0509 	sub.w	r5, r5, r9
    126c:	b2a3      	uxth	r3, r4
    126e:	fbb5 f0fe 	udiv	r0, r5, lr
    1272:	fb0e 5510 	mls	r5, lr, r0, r5
    1276:	fb08 f800 	mul.w	r8, r8, r0
    127a:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
    127e:	45a0      	cmp	r8, r4
    1280:	d905      	bls.n	128e <__udivmoddi4+0x106>
    1282:	193c      	adds	r4, r7, r4
    1284:	d202      	bcs.n	128c <__udivmoddi4+0x104>
    1286:	45a0      	cmp	r8, r4
    1288:	f200 80c9 	bhi.w	141e <__udivmoddi4+0x296>
    128c:	3801      	subs	r0, #1
    128e:	eba4 0408 	sub.w	r4, r4, r8
    1292:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
    1296:	e7bd      	b.n	1214 <__udivmoddi4+0x8c>
    1298:	428b      	cmp	r3, r1
    129a:	d908      	bls.n	12ae <__udivmoddi4+0x126>
    129c:	2e00      	cmp	r6, #0
    129e:	f000 80b1 	beq.w	1404 <__udivmoddi4+0x27c>
    12a2:	2100      	movs	r1, #0
    12a4:	e9c6 0500 	strd	r0, r5, [r6]
    12a8:	4608      	mov	r0, r1
    12aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    12ae:	fab3 f183 	clz	r1, r3
    12b2:	2900      	cmp	r1, #0
    12b4:	d146      	bne.n	1344 <__udivmoddi4+0x1bc>
    12b6:	42ab      	cmp	r3, r5
    12b8:	f0c0 80a7 	bcc.w	140a <__udivmoddi4+0x282>
    12bc:	4282      	cmp	r2, r0
    12be:	f240 80a4 	bls.w	140a <__udivmoddi4+0x282>
    12c2:	4608      	mov	r0, r1
    12c4:	2e00      	cmp	r6, #0
    12c6:	d0aa      	beq.n	121e <__udivmoddi4+0x96>
    12c8:	e9c6 4a00 	strd	r4, sl, [r6]
    12cc:	e7a7      	b.n	121e <__udivmoddi4+0x96>
    12ce:	f1c2 0020 	rsb	r0, r2, #32
    12d2:	4097      	lsls	r7, r2
    12d4:	fa01 f302 	lsl.w	r3, r1, r2
    12d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
    12dc:	40c1      	lsrs	r1, r0
    12de:	fa24 f500 	lsr.w	r5, r4, r0
    12e2:	fa1f f887 	uxth.w	r8, r7
    12e6:	4094      	lsls	r4, r2
    12e8:	431d      	orrs	r5, r3
    12ea:	fbb1 f0fe 	udiv	r0, r1, lr
    12ee:	0c2b      	lsrs	r3, r5, #16
    12f0:	fb0e 1110 	mls	r1, lr, r0, r1
    12f4:	fb00 fc08 	mul.w	ip, r0, r8
    12f8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    12fc:	459c      	cmp	ip, r3
    12fe:	d909      	bls.n	1314 <__udivmoddi4+0x18c>
    1300:	18fb      	adds	r3, r7, r3
    1302:	bf2c      	ite	cs
    1304:	2101      	movcs	r1, #1
    1306:	2100      	movcc	r1, #0
    1308:	459c      	cmp	ip, r3
    130a:	d902      	bls.n	1312 <__udivmoddi4+0x18a>
    130c:	2900      	cmp	r1, #0
    130e:	f000 8095 	beq.w	143c <__udivmoddi4+0x2b4>
    1312:	3801      	subs	r0, #1
    1314:	eba3 030c 	sub.w	r3, r3, ip
    1318:	b2ad      	uxth	r5, r5
    131a:	fbb3 f1fe 	udiv	r1, r3, lr
    131e:	fb0e 3311 	mls	r3, lr, r1, r3
    1322:	fb01 fc08 	mul.w	ip, r1, r8
    1326:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
    132a:	45ac      	cmp	ip, r5
    132c:	d905      	bls.n	133a <__udivmoddi4+0x1b2>
    132e:	197d      	adds	r5, r7, r5
    1330:	d202      	bcs.n	1338 <__udivmoddi4+0x1b0>
    1332:	45ac      	cmp	ip, r5
    1334:	f200 8089 	bhi.w	144a <__udivmoddi4+0x2c2>
    1338:	3901      	subs	r1, #1
    133a:	eba5 030c 	sub.w	r3, r5, ip
    133e:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
    1342:	e77a      	b.n	123a <__udivmoddi4+0xb2>
    1344:	f1c1 0420 	rsb	r4, r1, #32
    1348:	408b      	lsls	r3, r1
    134a:	fa02 f701 	lsl.w	r7, r2, r1
    134e:	fa05 fc01 	lsl.w	ip, r5, r1
    1352:	40e2      	lsrs	r2, r4
    1354:	fa20 f804 	lsr.w	r8, r0, r4
    1358:	40e5      	lsrs	r5, r4
    135a:	fa00 fe01 	lsl.w	lr, r0, r1
    135e:	4313      	orrs	r3, r2
    1360:	ea48 020c 	orr.w	r2, r8, ip
    1364:	ea4f 4813 	mov.w	r8, r3, lsr #16
    1368:	ea4f 4c12 	mov.w	ip, r2, lsr #16
    136c:	fa1f f983 	uxth.w	r9, r3
    1370:	fbb5 faf8 	udiv	sl, r5, r8
    1374:	fb08 551a 	mls	r5, r8, sl, r5
    1378:	fb0a f009 	mul.w	r0, sl, r9
    137c:	ea4c 4c05 	orr.w	ip, ip, r5, lsl #16
    1380:	4560      	cmp	r0, ip
    1382:	d90a      	bls.n	139a <__udivmoddi4+0x212>
    1384:	eb13 0c0c 	adds.w	ip, r3, ip
    1388:	bf2c      	ite	cs
    138a:	2501      	movcs	r5, #1
    138c:	2500      	movcc	r5, #0
    138e:	4560      	cmp	r0, ip
    1390:	d901      	bls.n	1396 <__udivmoddi4+0x20e>
    1392:	2d00      	cmp	r5, #0
    1394:	d055      	beq.n	1442 <__udivmoddi4+0x2ba>
    1396:	f10a 3aff 	add.w	sl, sl, #4294967295
    139a:	ebac 0c00 	sub.w	ip, ip, r0
    139e:	b292      	uxth	r2, r2
    13a0:	fbbc f0f8 	udiv	r0, ip, r8
    13a4:	fb08 cc10 	mls	ip, r8, r0, ip
    13a8:	fb00 f909 	mul.w	r9, r0, r9
    13ac:	ea42 4c0c 	orr.w	ip, r2, ip, lsl #16
    13b0:	45e1      	cmp	r9, ip
    13b2:	d905      	bls.n	13c0 <__udivmoddi4+0x238>
    13b4:	eb13 0c0c 	adds.w	ip, r3, ip
    13b8:	d201      	bcs.n	13be <__udivmoddi4+0x236>
    13ba:	45e1      	cmp	r9, ip
    13bc:	d83b      	bhi.n	1436 <__udivmoddi4+0x2ae>
    13be:	3801      	subs	r0, #1
    13c0:	ea40 400a 	orr.w	r0, r0, sl, lsl #16
    13c4:	ebac 0c09 	sub.w	ip, ip, r9
    13c8:	fba0 8907 	umull	r8, r9, r0, r7
    13cc:	45cc      	cmp	ip, r9
    13ce:	4645      	mov	r5, r8
    13d0:	464a      	mov	r2, r9
    13d2:	d302      	bcc.n	13da <__udivmoddi4+0x252>
    13d4:	d106      	bne.n	13e4 <__udivmoddi4+0x25c>
    13d6:	45c6      	cmp	lr, r8
    13d8:	d204      	bcs.n	13e4 <__udivmoddi4+0x25c>
    13da:	3801      	subs	r0, #1
    13dc:	ebb8 0507 	subs.w	r5, r8, r7
    13e0:	eb69 0203 	sbc.w	r2, r9, r3
    13e4:	b32e      	cbz	r6, 1432 <__udivmoddi4+0x2aa>
    13e6:	ebbe 0305 	subs.w	r3, lr, r5
    13ea:	eb6c 0c02 	sbc.w	ip, ip, r2
    13ee:	fa23 f201 	lsr.w	r2, r3, r1
    13f2:	fa0c f404 	lsl.w	r4, ip, r4
    13f6:	fa2c f301 	lsr.w	r3, ip, r1
    13fa:	2100      	movs	r1, #0
    13fc:	4314      	orrs	r4, r2
    13fe:	e9c6 4300 	strd	r4, r3, [r6]
    1402:	e70c      	b.n	121e <__udivmoddi4+0x96>
    1404:	4631      	mov	r1, r6
    1406:	4630      	mov	r0, r6
    1408:	e709      	b.n	121e <__udivmoddi4+0x96>
    140a:	1a84      	subs	r4, r0, r2
    140c:	eb65 0303 	sbc.w	r3, r5, r3
    1410:	2001      	movs	r0, #1
    1412:	469a      	mov	sl, r3
    1414:	e756      	b.n	12c4 <__udivmoddi4+0x13c>
    1416:	f1ac 0c02 	sub.w	ip, ip, #2
    141a:	443d      	add	r5, r7
    141c:	e724      	b.n	1268 <__udivmoddi4+0xe0>
    141e:	3802      	subs	r0, #2
    1420:	443c      	add	r4, r7
    1422:	e734      	b.n	128e <__udivmoddi4+0x106>
    1424:	3802      	subs	r0, #2
    1426:	443c      	add	r4, r7
    1428:	e6ef      	b.n	120a <__udivmoddi4+0x82>
    142a:	f1ae 0e02 	sub.w	lr, lr, #2
    142e:	443b      	add	r3, r7
    1430:	e6d9      	b.n	11e6 <__udivmoddi4+0x5e>
    1432:	4631      	mov	r1, r6
    1434:	e6f3      	b.n	121e <__udivmoddi4+0x96>
    1436:	3802      	subs	r0, #2
    1438:	449c      	add	ip, r3
    143a:	e7c1      	b.n	13c0 <__udivmoddi4+0x238>
    143c:	3802      	subs	r0, #2
    143e:	443b      	add	r3, r7
    1440:	e768      	b.n	1314 <__udivmoddi4+0x18c>
    1442:	f1aa 0a02 	sub.w	sl, sl, #2
    1446:	449c      	add	ip, r3
    1448:	e7a7      	b.n	139a <__udivmoddi4+0x212>
    144a:	3902      	subs	r1, #2
    144c:	443d      	add	r5, r7
    144e:	e774      	b.n	133a <__udivmoddi4+0x1b2>

00001450 <__aeabi_idiv0>:
    1450:	4770      	bx	lr
    1452:	bf00      	nop

00001454 <__aeabi_d2uiz>:
    1454:	004a      	lsls	r2, r1, #1
    1456:	d211      	bcs.n	147c <__aeabi_d2uiz+0x28>
    1458:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    145c:	d211      	bcs.n	1482 <__aeabi_d2uiz+0x2e>
    145e:	d50d      	bpl.n	147c <__aeabi_d2uiz+0x28>
    1460:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    1464:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    1468:	d40e      	bmi.n	1488 <__aeabi_d2uiz+0x34>
    146a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    146e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    1472:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    1476:	fa23 f002 	lsr.w	r0, r3, r2
    147a:	4770      	bx	lr
    147c:	f04f 0000 	mov.w	r0, #0
    1480:	4770      	bx	lr
    1482:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    1486:	d102      	bne.n	148e <__aeabi_d2uiz+0x3a>
    1488:	f04f 30ff 	mov.w	r0, #4294967295
    148c:	4770      	bx	lr
    148e:	f04f 0000 	mov.w	r0, #0
    1492:	4770      	bx	lr

00001494 <__aeabi_dcmpun>:
    1494:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    1498:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    149c:	d102      	bne.n	14a4 <__aeabi_dcmpun+0x10>
    149e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    14a2:	d10a      	bne.n	14ba <__aeabi_dcmpun+0x26>
    14a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    14a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    14ac:	d102      	bne.n	14b4 <__aeabi_dcmpun+0x20>
    14ae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    14b2:	d102      	bne.n	14ba <__aeabi_dcmpun+0x26>
    14b4:	f04f 0000 	mov.w	r0, #0
    14b8:	4770      	bx	lr
    14ba:	f04f 0001 	mov.w	r0, #1
    14be:	4770      	bx	lr

000014c0 <strcmp>:
    14c0:	f810 2b01 	ldrb.w	r2, [r0], #1
    14c4:	f811 3b01 	ldrb.w	r3, [r1], #1
    14c8:	2a01      	cmp	r2, #1
    14ca:	bf28      	it	cs
    14cc:	429a      	cmpcs	r2, r3
    14ce:	d0f7      	beq.n	14c0 <strcmp>
    14d0:	1ad0      	subs	r0, r2, r3
    14d2:	4770      	bx	lr

000014d4 <strlen>:
    14d4:	4603      	mov	r3, r0
    14d6:	f813 2b01 	ldrb.w	r2, [r3], #1
    14da:	2a00      	cmp	r2, #0
    14dc:	d1fb      	bne.n	14d6 <strlen+0x2>
    14de:	1a18      	subs	r0, r3, r0
    14e0:	3801      	subs	r0, #1
    14e2:	4770      	bx	lr
    14e4:	0000      	movs	r0, r0
	...

000014e8 <_ZN6tflite24PreprocessSoftmaxScalingEddiPiS0_>:
  }
}

void PreprocessSoftmaxScaling(double beta, double input_scale,
                              int input_integer_bits,
                              int32_t* quantized_multiplier, int* left_shift) {
    14e8:	b530      	push	{r4, r5, lr}
    14ea:	b085      	sub	sp, #20
  if (IntegerDoubleCompare(input_beta_real_multiplier, (1ll << 31) - 1.0) > 0) {
    input_beta_real_multiplier = (1ll << 31) - 1.0;
  }
#else   // TFLITE_EMULATE_FLOAT
  const double input_beta_real_multiplier = std::min<double>(
      beta * input_scale * (1 << (31 - input_integer_bits)), (1ll << 31) - 1.0);
    14ec:	f7fe fff0 	bl	4d0 <__aeabi_dmul>
    14f0:	4604      	mov	r4, r0
    14f2:	460d      	mov	r5, r1
    14f4:	9b08      	ldr	r3, [sp, #32]
    14f6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
    14fa:	40d8      	lsrs	r0, r3
    14fc:	f7fe ff7e 	bl	3fc <__aeabi_i2d>
    1500:	4622      	mov	r2, r4
    1502:	462b      	mov	r3, r5
    1504:	f7fe ffe4 	bl	4d0 <__aeabi_dmul>
    1508:	4602      	mov	r2, r0
    150a:	460b      	mov	r3, r1
    150c:	e9cd 2300 	strd	r2, r3, [sp]
    1510:	a309      	add	r3, pc, #36	; (adr r3, 1538 <_ZN6tflite24PreprocessSoftmaxScalingEddiPiS0_+0x50>)
    1512:	e9d3 2300 	ldrd	r2, r3, [r3]
    1516:	e9cd 2302 	strd	r2, r3, [sp, #8]
    min(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
    151a:	f7ff fa69 	bl	9f0 <__aeabi_dcmpgt>
    151e:	b940      	cbnz	r0, 1532 <_ZN6tflite24PreprocessSoftmaxScalingEddiPiS0_+0x4a>
	return __b;
      return __a;
    1520:	4669      	mov	r1, sp
#endif  // TFLITE_EMULATE_FLOAT

  QuantizeMultiplierGreaterThanOne(input_beta_real_multiplier,
    1522:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1524:	9a09      	ldr	r2, [sp, #36]	; 0x24
    1526:	e9d1 0100 	ldrd	r0, r1, [r1]
    152a:	f007 ff11 	bl	9350 <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPiS0_>
                                   quantized_multiplier, left_shift);
}
    152e:	b005      	add	sp, #20
    1530:	bd30      	pop	{r4, r5, pc}
	return __b;
    1532:	a902      	add	r1, sp, #8
    1534:	e7f5      	b.n	1522 <_ZN6tflite24PreprocessSoftmaxScalingEddiPiS0_+0x3a>
    1536:	bf00      	nop
    1538:	ffc00000 	.word	0xffc00000
    153c:	41dfffff 	.word	0x41dfffff

00001540 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>:
TfLiteStatus GetQuantizedConvolutionMultipler(TfLiteContext* context,
                                              const TfLiteTensor* input,
                                              const TfLiteTensor* filter,
                                              const TfLiteTensor* bias,
                                              TfLiteTensor* output,
                                              double* multiplier) {
    1540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1544:	b082      	sub	sp, #8
    1546:	4607      	mov	r7, r0
    1548:	460d      	mov	r5, r1
    154a:	4616      	mov	r6, r2
    154c:	461c      	mov	r4, r3
    154e:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  const double input_product_scale = static_cast<double>(input->params.scale) *
    1552:	68c8      	ldr	r0, [r1, #12]
    1554:	f7fe ff64 	bl	420 <__aeabi_f2d>
    1558:	4680      	mov	r8, r0
    155a:	4689      	mov	r9, r1
                                     static_cast<double>(filter->params.scale);
    155c:	68f0      	ldr	r0, [r6, #12]
    155e:	f7fe ff5f 	bl	420 <__aeabi_f2d>
    1562:	4602      	mov	r2, r0
    1564:	460b      	mov	r3, r1
  const double input_product_scale = static_cast<double>(input->params.scale) *
    1566:	4640      	mov	r0, r8
    1568:	4649      	mov	r1, r9
    156a:	f7fe ffb1 	bl	4d0 <__aeabi_dmul>
  // The following conditions must be guaranteed by the training pipeline.
  if (bias) {
    156e:	b1ec      	cbz	r4, 15ac <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x6c>
    1570:	4680      	mov	r8, r0
    1572:	4689      	mov	r9, r1
    const double bias_scale = static_cast<double>(bias->params.scale);
    1574:	68e0      	ldr	r0, [r4, #12]
    1576:	f7fe ff53 	bl	420 <__aeabi_f2d>
    157a:	4602      	mov	r2, r0
    157c:	460b      	mov	r3, r1
    // bias * (bias_scale - input_product_scale) / output_scale should be
    // a small number for an integer.
    // Since normally bias should be within a small range.
    // We should expect (bias_scale - input_product_scale) / output_scale to
    // be a small number like 0.02.
    const double scale_diff = std::abs(input_product_scale - bias_scale);
    157e:	4640      	mov	r0, r8
    1580:	4649      	mov	r1, r9
    1582:	f7fe fded 	bl	160 <__aeabi_dsub>
    1586:	4680      	mov	r8, r0
// 2735. std::abs(short), std::abs(signed char) and others should return int

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR double
  abs(double __x)
  { return __builtin_fabs(__x); }
    1588:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
    const double output_scale = static_cast<double>(output->params.scale);
    158c:	f8da 000c 	ldr.w	r0, [sl, #12]
    1590:	f7fe ff46 	bl	420 <__aeabi_f2d>
    1594:	4602      	mov	r2, r0
    1596:	460b      	mov	r3, r1

    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
    1598:	4640      	mov	r0, r8
    159a:	4621      	mov	r1, r4
    159c:	f7ff f8c2 	bl	724 <__aeabi_ddiv>
    15a0:	a30d      	add	r3, pc, #52	; (adr r3, 15d8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x98>)
    15a2:	e9d3 2300 	ldrd	r2, r3, [r3]
    15a6:	f7ff fa0f 	bl	9c8 <__aeabi_dcmple>
    15aa:	b150      	cbz	r0, 15c2 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x82>
  }
  return GetQuantizedConvolutionMultipler(context, input, filter, output,
    15ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    15ae:	9300      	str	r3, [sp, #0]
    15b0:	4653      	mov	r3, sl
    15b2:	4632      	mov	r2, r6
    15b4:	4629      	mov	r1, r5
    15b6:	4638      	mov	r0, r7
    15b8:	f008 f80e 	bl	95d8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd>
                                          multiplier);
}
    15bc:	b002      	add	sp, #8
    15be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
    15c2:	697c      	ldr	r4, [r7, #20]
    15c4:	4b06      	ldr	r3, [pc, #24]	; (15e0 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa0>)
    15c6:	9300      	str	r3, [sp, #0]
    15c8:	f44f 739f 	mov.w	r3, #318	; 0x13e
    15cc:	4a05      	ldr	r2, [pc, #20]	; (15e4 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa4>)
    15ce:	4906      	ldr	r1, [pc, #24]	; (15e8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa8>)
    15d0:	4638      	mov	r0, r7
    15d2:	47a0      	blx	r4
    15d4:	2001      	movs	r0, #1
    15d6:	e7f1      	b.n	15bc <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x7c>
    15d8:	47ae147b 	.word	0x47ae147b
    15dc:	3f947ae1 	.word	0x3f947ae1
    15e0:	00026964 	.word	0x00026964
    15e4:	000268d4 	.word	0x000268d4
    15e8:	000266d0 	.word	0x000266d0
    15ec:	00000000 	.word	0x00000000

000015f0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE>:

TfLiteStatus CalculateSoftmaxParams(TfLiteContext* context,
                                    const TfLiteTensor* input,
                                    TfLiteTensor* output,
                                    const TfLiteSoftmaxParams* params,
                                    SoftmaxParams* op_data) {
    15f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    15f4:	b088      	sub	sp, #32
    15f6:	4605      	mov	r5, r0
    15f8:	460e      	mov	r6, r1
    15fa:	461f      	mov	r7, r3
  if (input->type == kTfLiteInt8 || input->type == kTfLiteInt16) {
    15fc:	780c      	ldrb	r4, [r1, #0]
    15fe:	2c09      	cmp	r4, #9
    1600:	d013      	beq.n	162a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x3a>
    1602:	2c07      	cmp	r4, #7
    1604:	d011      	beq.n	162a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x3a>
      op_data->diff_min =
          -1.0 * tflite::CalculateInputRadius(kScaledDiffIntegerBits,
                                              op_data->input_left_shift);
    }
  } else {
    TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteFloat32);
    1606:	2c01      	cmp	r4, #1
    1608:	f040 8133 	bne.w	1872 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x282>
    TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteFloat32);
    160c:	7810      	ldrb	r0, [r2, #0]
    160e:	2801      	cmp	r0, #1
    1610:	f040 8144 	bne.w	189c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2ac>
    op_data->beta = static_cast<double>(params->beta);
    1614:	6818      	ldr	r0, [r3, #0]
    1616:	f7fe ff03 	bl	420 <__aeabi_f2d>
    161a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    161c:	e9c3 0100 	strd	r0, r1, [r3]
  }
  return kTfLiteOk;
    1620:	2400      	movs	r4, #0
}
    1622:	4620      	mov	r0, r4
    1624:	b008      	add	sp, #32
    1626:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (input->type == kTfLiteInt16) {
    162a:	2c07      	cmp	r4, #7
    162c:	d01e      	beq.n	166c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x7c>
      TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteInt8);
    162e:	2c09      	cmp	r4, #9
    1630:	f040 8086 	bne.w	1740 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x150>
      if (output->type == kTfLiteInt16) {
    1634:	7810      	ldrb	r0, [r2, #0]
    1636:	2807      	cmp	r0, #7
    1638:	f000 8097 	beq.w	176a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x17a>
        TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteInt8);
    163c:	2809      	cmp	r0, #9
    163e:	f040 80d5 	bne.w	17ec <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1fc>
        TF_LITE_ENSURE_EQ(context, output->params.zero_point, -128);
    1642:	6913      	ldr	r3, [r2, #16]
    1644:	f113 0f80 	cmn.w	r3, #128	; 0x80
    1648:	f000 80e4 	beq.w	1814 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x224>
    164c:	696c      	ldr	r4, [r5, #20]
    164e:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    1652:	9203      	str	r2, [sp, #12]
    1654:	9302      	str	r3, [sp, #8]
    1656:	4b9e      	ldr	r3, [pc, #632]	; (18d0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e0>)
    1658:	9301      	str	r3, [sp, #4]
    165a:	4b9e      	ldr	r3, [pc, #632]	; (18d4 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e4>)
    165c:	9300      	str	r3, [sp, #0]
    165e:	2330      	movs	r3, #48	; 0x30
    1660:	4a9d      	ldr	r2, [pc, #628]	; (18d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    1662:	499e      	ldr	r1, [pc, #632]	; (18dc <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2ec>)
    1664:	4628      	mov	r0, r5
    1666:	47a0      	blx	r4
    1668:	2401      	movs	r4, #1
    166a:	e7da      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
      TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
    166c:	6913      	ldr	r3, [r2, #16]
    166e:	2b00      	cmp	r3, #0
    1670:	d13b      	bne.n	16ea <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0xfa>
      TF_LITE_ENSURE_NEAR(context, output->params.scale, 1.f / 32768,
    1672:	f8d2 800c 	ldr.w	r8, [r2, #12]
    1676:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
    167a:	4640      	mov	r0, r8
    167c:	f7ff fd04 	bl	1088 <__aeabi_fcmpgt>
    1680:	2800      	cmp	r0, #0
    1682:	d041      	beq.n	1708 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x118>
    1684:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
    1688:	4640      	mov	r0, r8
    168a:	f7ff fa37 	bl	afc <__aeabi_fsub>
    168e:	4994      	ldr	r1, [pc, #592]	; (18e0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f0>)
    1690:	f7ff fcfa 	bl	1088 <__aeabi_fcmpgt>
    1694:	2800      	cmp	r0, #0
    1696:	d13d      	bne.n	1714 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x124>
    if (input->type == kTfLiteInt16) {
    1698:	2c07      	cmp	r4, #7
    169a:	f000 80cd 	beq.w	1838 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x248>
          static_cast<double>(params->beta),
    169e:	683f      	ldr	r7, [r7, #0]
      tflite::PreprocessSoftmaxScaling(
    16a0:	68f0      	ldr	r0, [r6, #12]
    16a2:	f7fe febd 	bl	420 <__aeabi_f2d>
    16a6:	4604      	mov	r4, r0
    16a8:	460d      	mov	r5, r1
    16aa:	4638      	mov	r0, r7
    16ac:	f7fe feb8 	bl	420 <__aeabi_f2d>
    16b0:	ab07      	add	r3, sp, #28
    16b2:	9302      	str	r3, [sp, #8]
    16b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    16b6:	3308      	adds	r3, #8
    16b8:	9301      	str	r3, [sp, #4]
    16ba:	2605      	movs	r6, #5
    16bc:	9600      	str	r6, [sp, #0]
    16be:	4622      	mov	r2, r4
    16c0:	462b      	mov	r3, r5
    16c2:	f7ff ff11 	bl	14e8 <_ZN6tflite24PreprocessSoftmaxScalingEddiPiS0_>
      op_data->input_left_shift = input_left_shift;
    16c6:	9907      	ldr	r1, [sp, #28]
    16c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    16ca:	60d9      	str	r1, [r3, #12]
          -1.0 * tflite::CalculateInputRadius(kScaledDiffIntegerBits,
    16cc:	221f      	movs	r2, #31
    16ce:	4630      	mov	r0, r6
    16d0:	f012 fa3c 	bl	13b4c <_ZN6tflite20CalculateInputRadiusEiii>
    16d4:	f7fe fe92 	bl	3fc <__aeabi_i2d>
      op_data->diff_min =
    16d8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
    16dc:	4619      	mov	r1, r3
    16de:	f7ff f991 	bl	a04 <__aeabi_d2iz>
    16e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    16e4:	6198      	str	r0, [r3, #24]
  return kTfLiteOk;
    16e6:	2400      	movs	r4, #0
    16e8:	e79b      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
      TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
    16ea:	696c      	ldr	r4, [r5, #20]
    16ec:	2200      	movs	r2, #0
    16ee:	9203      	str	r2, [sp, #12]
    16f0:	9302      	str	r3, [sp, #8]
    16f2:	4b7c      	ldr	r3, [pc, #496]	; (18e4 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f4>)
    16f4:	9301      	str	r3, [sp, #4]
    16f6:	4b77      	ldr	r3, [pc, #476]	; (18d4 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e4>)
    16f8:	9300      	str	r3, [sp, #0]
    16fa:	2325      	movs	r3, #37	; 0x25
    16fc:	4a76      	ldr	r2, [pc, #472]	; (18d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    16fe:	4977      	ldr	r1, [pc, #476]	; (18dc <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2ec>)
    1700:	4628      	mov	r0, r5
    1702:	47a0      	blx	r4
    1704:	2401      	movs	r4, #1
    1706:	e78c      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
      TF_LITE_ENSURE_NEAR(context, output->params.scale, 1.f / 32768,
    1708:	4641      	mov	r1, r8
    170a:	f04f 5060 	mov.w	r0, #939524096	; 0x38000000
    170e:	f7ff f9f5 	bl	afc <__aeabi_fsub>
    1712:	e7bc      	b.n	168e <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x9e>
    1714:	696c      	ldr	r4, [r5, #20]
    1716:	2200      	movs	r2, #0
    1718:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
    171c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1720:	4640      	mov	r0, r8
    1722:	f7fe fe7d 	bl	420 <__aeabi_f2d>
    1726:	e9cd 0102 	strd	r0, r1, [sp, #8]
    172a:	4b6f      	ldr	r3, [pc, #444]	; (18e8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f8>)
    172c:	9301      	str	r3, [sp, #4]
    172e:	4b6f      	ldr	r3, [pc, #444]	; (18ec <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2fc>)
    1730:	9300      	str	r3, [sp, #0]
    1732:	2326      	movs	r3, #38	; 0x26
    1734:	4a68      	ldr	r2, [pc, #416]	; (18d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    1736:	496e      	ldr	r1, [pc, #440]	; (18f0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x300>)
    1738:	4628      	mov	r0, r5
    173a:	47a0      	blx	r4
    173c:	2401      	movs	r4, #1
    173e:	e770      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
      TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteInt8);
    1740:	696e      	ldr	r6, [r5, #20]
    1742:	4620      	mov	r0, r4
    1744:	f007 fd60 	bl	9208 <TfLiteTypeGetName>
    1748:	4604      	mov	r4, r0
    174a:	2009      	movs	r0, #9
    174c:	f007 fd5c 	bl	9208 <TfLiteTypeGetName>
    1750:	9003      	str	r0, [sp, #12]
    1752:	9402      	str	r4, [sp, #8]
    1754:	4b67      	ldr	r3, [pc, #412]	; (18f4 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x304>)
    1756:	9301      	str	r3, [sp, #4]
    1758:	4b67      	ldr	r3, [pc, #412]	; (18f8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x308>)
    175a:	9300      	str	r3, [sp, #0]
    175c:	2329      	movs	r3, #41	; 0x29
    175e:	4a5e      	ldr	r2, [pc, #376]	; (18d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    1760:	4966      	ldr	r1, [pc, #408]	; (18fc <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x30c>)
    1762:	4628      	mov	r0, r5
    1764:	47b0      	blx	r6
    1766:	2401      	movs	r4, #1
    1768:	e75b      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
        TF_LITE_ENSURE_EQ(context, output->params.zero_point, -32768);
    176a:	6913      	ldr	r3, [r2, #16]
    176c:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
    1770:	d00e      	beq.n	1790 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1a0>
    1772:	696c      	ldr	r4, [r5, #20]
    1774:	4a62      	ldr	r2, [pc, #392]	; (1900 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x310>)
    1776:	9203      	str	r2, [sp, #12]
    1778:	9302      	str	r3, [sp, #8]
    177a:	4b62      	ldr	r3, [pc, #392]	; (1904 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x314>)
    177c:	9301      	str	r3, [sp, #4]
    177e:	4b55      	ldr	r3, [pc, #340]	; (18d4 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e4>)
    1780:	9300      	str	r3, [sp, #0]
    1782:	232b      	movs	r3, #43	; 0x2b
    1784:	4a54      	ldr	r2, [pc, #336]	; (18d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    1786:	4955      	ldr	r1, [pc, #340]	; (18dc <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2ec>)
    1788:	4628      	mov	r0, r5
    178a:	47a0      	blx	r4
    178c:	2401      	movs	r4, #1
    178e:	e748      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
        TF_LITE_ENSURE_NEAR(context, output->params.scale, 1.f / 65536,
    1790:	f8d2 800c 	ldr.w	r8, [r2, #12]
    1794:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
    1798:	4640      	mov	r0, r8
    179a:	f7ff fc75 	bl	1088 <__aeabi_fcmpgt>
    179e:	b1f8      	cbz	r0, 17e0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1f0>
    17a0:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
    17a4:	4640      	mov	r0, r8
    17a6:	f7ff f9a9 	bl	afc <__aeabi_fsub>
    17aa:	4957      	ldr	r1, [pc, #348]	; (1908 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x318>)
    17ac:	f7ff fc6c 	bl	1088 <__aeabi_fcmpgt>
    17b0:	2800      	cmp	r0, #0
    17b2:	f43f af71 	beq.w	1698 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0xa8>
    17b6:	696c      	ldr	r4, [r5, #20]
    17b8:	2200      	movs	r2, #0
    17ba:	4b54      	ldr	r3, [pc, #336]	; (190c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x31c>)
    17bc:	e9cd 2304 	strd	r2, r3, [sp, #16]
    17c0:	4640      	mov	r0, r8
    17c2:	f7fe fe2d 	bl	420 <__aeabi_f2d>
    17c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
    17ca:	4b51      	ldr	r3, [pc, #324]	; (1910 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x320>)
    17cc:	9301      	str	r3, [sp, #4]
    17ce:	4b47      	ldr	r3, [pc, #284]	; (18ec <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2fc>)
    17d0:	9300      	str	r3, [sp, #0]
    17d2:	232c      	movs	r3, #44	; 0x2c
    17d4:	4a40      	ldr	r2, [pc, #256]	; (18d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    17d6:	4946      	ldr	r1, [pc, #280]	; (18f0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x300>)
    17d8:	4628      	mov	r0, r5
    17da:	47a0      	blx	r4
    17dc:	2401      	movs	r4, #1
    17de:	e720      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
    17e0:	4641      	mov	r1, r8
    17e2:	f04f 505e 	mov.w	r0, #931135488	; 0x37800000
    17e6:	f7ff f989 	bl	afc <__aeabi_fsub>
    17ea:	e7de      	b.n	17aa <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1ba>
        TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteInt8);
    17ec:	696e      	ldr	r6, [r5, #20]
    17ee:	f007 fd0b 	bl	9208 <TfLiteTypeGetName>
    17f2:	4604      	mov	r4, r0
    17f4:	2009      	movs	r0, #9
    17f6:	f007 fd07 	bl	9208 <TfLiteTypeGetName>
    17fa:	9003      	str	r0, [sp, #12]
    17fc:	9402      	str	r4, [sp, #8]
    17fe:	4b3d      	ldr	r3, [pc, #244]	; (18f4 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x304>)
    1800:	9301      	str	r3, [sp, #4]
    1802:	4b44      	ldr	r3, [pc, #272]	; (1914 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x324>)
    1804:	9300      	str	r3, [sp, #0]
    1806:	232f      	movs	r3, #47	; 0x2f
    1808:	4a33      	ldr	r2, [pc, #204]	; (18d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    180a:	493c      	ldr	r1, [pc, #240]	; (18fc <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x30c>)
    180c:	4628      	mov	r0, r5
    180e:	47b0      	blx	r6
    1810:	2401      	movs	r4, #1
    1812:	e706      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
        TF_LITE_ENSURE(context, output->params.scale == 1.f / 256);
    1814:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
    1818:	68d0      	ldr	r0, [r2, #12]
    181a:	f7ff fc0d 	bl	1038 <__aeabi_fcmpeq>
    181e:	2800      	cmp	r0, #0
    1820:	f47f af3a 	bne.w	1698 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0xa8>
    1824:	696c      	ldr	r4, [r5, #20]
    1826:	4b3c      	ldr	r3, [pc, #240]	; (1918 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x328>)
    1828:	9300      	str	r3, [sp, #0]
    182a:	2331      	movs	r3, #49	; 0x31
    182c:	4a2a      	ldr	r2, [pc, #168]	; (18d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    182e:	493b      	ldr	r1, [pc, #236]	; (191c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32c>)
    1830:	4628      	mov	r0, r5
    1832:	47a0      	blx	r4
    1834:	2401      	movs	r4, #1
    1836:	e6f4      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
          static_cast<double>(input->params.scale) *
    1838:	68f0      	ldr	r0, [r6, #12]
    183a:	f7fe fdf1 	bl	420 <__aeabi_f2d>
    183e:	4604      	mov	r4, r0
    1840:	460d      	mov	r5, r1
          static_cast<double>(params->beta) /
    1842:	6838      	ldr	r0, [r7, #0]
    1844:	f7fe fdec 	bl	420 <__aeabi_f2d>
    1848:	4602      	mov	r2, r0
    184a:	460b      	mov	r3, r1
          static_cast<double>(input->params.scale) *
    184c:	4620      	mov	r0, r4
    184e:	4629      	mov	r1, r5
    1850:	f7fe fe3e 	bl	4d0 <__aeabi_dmul>
      double input_scale_beta_rescale =
    1854:	a31c      	add	r3, pc, #112	; (adr r3, 18c8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2d8>)
    1856:	e9d3 2300 	ldrd	r2, r3, [r3]
    185a:	f7fe ff63 	bl	724 <__aeabi_ddiv>
      QuantizeMultiplier(input_scale_beta_rescale, &op_data->input_multiplier,
    185e:	ab07      	add	r3, sp, #28
    1860:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    1862:	3208      	adds	r2, #8
    1864:	f007 fd26 	bl	92b4 <_ZN6tflite18QuantizeMultiplierEdPiS0_>
      op_data->input_left_shift = input_left_shift;
    1868:	9b07      	ldr	r3, [sp, #28]
    186a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    186c:	60d3      	str	r3, [r2, #12]
  return kTfLiteOk;
    186e:	2400      	movs	r4, #0
    1870:	e6d7      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
    TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteFloat32);
    1872:	6946      	ldr	r6, [r0, #20]
    1874:	4620      	mov	r0, r4
    1876:	f007 fcc7 	bl	9208 <TfLiteTypeGetName>
    187a:	4604      	mov	r4, r0
    187c:	2001      	movs	r0, #1
    187e:	f007 fcc3 	bl	9208 <TfLiteTypeGetName>
    1882:	9003      	str	r0, [sp, #12]
    1884:	9402      	str	r4, [sp, #8]
    1886:	4b26      	ldr	r3, [pc, #152]	; (1920 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x330>)
    1888:	9301      	str	r3, [sp, #4]
    188a:	4b1b      	ldr	r3, [pc, #108]	; (18f8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x308>)
    188c:	9300      	str	r3, [sp, #0]
    188e:	234e      	movs	r3, #78	; 0x4e
    1890:	4a11      	ldr	r2, [pc, #68]	; (18d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    1892:	491a      	ldr	r1, [pc, #104]	; (18fc <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x30c>)
    1894:	4628      	mov	r0, r5
    1896:	47b0      	blx	r6
    1898:	2401      	movs	r4, #1
    189a:	e6c2      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
    TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteFloat32);
    189c:	696f      	ldr	r7, [r5, #20]
    189e:	f007 fcb3 	bl	9208 <TfLiteTypeGetName>
    18a2:	4606      	mov	r6, r0
    18a4:	2001      	movs	r0, #1
    18a6:	f007 fcaf 	bl	9208 <TfLiteTypeGetName>
    18aa:	9003      	str	r0, [sp, #12]
    18ac:	9602      	str	r6, [sp, #8]
    18ae:	4b1c      	ldr	r3, [pc, #112]	; (1920 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x330>)
    18b0:	9301      	str	r3, [sp, #4]
    18b2:	4b18      	ldr	r3, [pc, #96]	; (1914 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x324>)
    18b4:	9300      	str	r3, [sp, #0]
    18b6:	234f      	movs	r3, #79	; 0x4f
    18b8:	4a07      	ldr	r2, [pc, #28]	; (18d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    18ba:	4910      	ldr	r1, [pc, #64]	; (18fc <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x30c>)
    18bc:	4628      	mov	r0, r5
    18be:	47b8      	blx	r7
    18c0:	e6af      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
    18c2:	bf00      	nop
    18c4:	f3af 8000 	nop.w
    18c8:	00140014 	.word	0x00140014
    18cc:	3f240014 	.word	0x3f240014
    18d0:	000276b4 	.word	0x000276b4
    18d4:	00027640 	.word	0x00027640
    18d8:	000275e8 	.word	0x000275e8
    18dc:	00026990 	.word	0x00026990
    18e0:	3303126f 	.word	0x3303126f
    18e4:	00026d7c 	.word	0x00026d7c
    18e8:	0002767c 	.word	0x0002767c
    18ec:	00027688 	.word	0x00027688
    18f0:	0002765c 	.word	0x0002765c
    18f4:	00026a6c 	.word	0x00026a6c
    18f8:	00026fb4 	.word	0x00026fb4
    18fc:	0002731c 	.word	0x0002731c
    1900:	ffff8000 	.word	0xffff8000
    1904:	000276a0 	.word	0x000276a0
    1908:	3283126f 	.word	0x3283126f
    190c:	3ef00000 	.word	0x3ef00000
    1910:	000276a8 	.word	0x000276a8
    1914:	00026fa4 	.word	0x00026fa4
    1918:	000276bc 	.word	0x000276bc
    191c:	000266d0 	.word	0x000266d0
    1920:	000276e0 	.word	0x000276e0
    1924:	00000000 	.word	0x00000000

00001928 <floor>:
    1928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    192a:	f3c1 570a 	ubfx	r7, r1, #20, #11
    192e:	460b      	mov	r3, r1
    1930:	4602      	mov	r2, r0
    1932:	460c      	mov	r4, r1
    1934:	f2a7 35ff 	subw	r5, r7, #1023	; 0x3ff
    1938:	4606      	mov	r6, r0
    193a:	2d13      	cmp	r5, #19
    193c:	dc20      	bgt.n	1980 <floor+0x58>
    193e:	2d00      	cmp	r5, #0
    1940:	db40      	blt.n	19c4 <floor+0x9c>
    1942:	4f35      	ldr	r7, [pc, #212]	; (1a18 <floor+0xf0>)
    1944:	412f      	asrs	r7, r5
    1946:	ea01 0c07 	and.w	ip, r1, r7
    194a:	ea5c 0c00 	orrs.w	ip, ip, r0
    194e:	d014      	beq.n	197a <floor+0x52>
    1950:	a32f      	add	r3, pc, #188	; (adr r3, 1a10 <floor+0xe8>)
    1952:	e9d3 2300 	ldrd	r2, r3, [r3]
    1956:	f7fe fc05 	bl	164 <__adddf3>
    195a:	2200      	movs	r2, #0
    195c:	2300      	movs	r3, #0
    195e:	f7ff f847 	bl	9f0 <__aeabi_dcmpgt>
    1962:	b140      	cbz	r0, 1976 <floor+0x4e>
    1964:	2c00      	cmp	r4, #0
    1966:	da03      	bge.n	1970 <floor+0x48>
    1968:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    196c:	412b      	asrs	r3, r5
    196e:	441c      	add	r4, r3
    1970:	ea24 0407 	bic.w	r4, r4, r7
    1974:	2600      	movs	r6, #0
    1976:	4632      	mov	r2, r6
    1978:	4623      	mov	r3, r4
    197a:	4610      	mov	r0, r2
    197c:	4619      	mov	r1, r3
    197e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1980:	2d33      	cmp	r5, #51	; 0x33
    1982:	dd07      	ble.n	1994 <floor+0x6c>
    1984:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
    1988:	d1f7      	bne.n	197a <floor+0x52>
    198a:	f7fe fbeb 	bl	164 <__adddf3>
    198e:	4602      	mov	r2, r0
    1990:	460b      	mov	r3, r1
    1992:	e7f2      	b.n	197a <floor+0x52>
    1994:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
    1998:	f04f 3cff 	mov.w	ip, #4294967295
    199c:	fa2c f707 	lsr.w	r7, ip, r7
    19a0:	4207      	tst	r7, r0
    19a2:	d0ea      	beq.n	197a <floor+0x52>
    19a4:	a31a      	add	r3, pc, #104	; (adr r3, 1a10 <floor+0xe8>)
    19a6:	e9d3 2300 	ldrd	r2, r3, [r3]
    19aa:	f7fe fbdb 	bl	164 <__adddf3>
    19ae:	2200      	movs	r2, #0
    19b0:	2300      	movs	r3, #0
    19b2:	f7ff f81d 	bl	9f0 <__aeabi_dcmpgt>
    19b6:	2800      	cmp	r0, #0
    19b8:	d0dd      	beq.n	1976 <floor+0x4e>
    19ba:	2c00      	cmp	r4, #0
    19bc:	db1b      	blt.n	19f6 <floor+0xce>
    19be:	ea26 0607 	bic.w	r6, r6, r7
    19c2:	e7d8      	b.n	1976 <floor+0x4e>
    19c4:	a312      	add	r3, pc, #72	; (adr r3, 1a10 <floor+0xe8>)
    19c6:	e9d3 2300 	ldrd	r2, r3, [r3]
    19ca:	f7fe fbcb 	bl	164 <__adddf3>
    19ce:	2200      	movs	r2, #0
    19d0:	2300      	movs	r3, #0
    19d2:	f7ff f80d 	bl	9f0 <__aeabi_dcmpgt>
    19d6:	2800      	cmp	r0, #0
    19d8:	d0cd      	beq.n	1976 <floor+0x4e>
    19da:	2c00      	cmp	r4, #0
    19dc:	db02      	blt.n	19e4 <floor+0xbc>
    19de:	2600      	movs	r6, #0
    19e0:	4634      	mov	r4, r6
    19e2:	e7c8      	b.n	1976 <floor+0x4e>
    19e4:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
    19e8:	4a0c      	ldr	r2, [pc, #48]	; (1a1c <floor+0xf4>)
    19ea:	4333      	orrs	r3, r6
    19ec:	2600      	movs	r6, #0
    19ee:	42b3      	cmp	r3, r6
    19f0:	bf18      	it	ne
    19f2:	4614      	movne	r4, r2
    19f4:	e7bf      	b.n	1976 <floor+0x4e>
    19f6:	2d14      	cmp	r5, #20
    19f8:	d008      	beq.n	1a0c <floor+0xe4>
    19fa:	2201      	movs	r2, #1
    19fc:	f1c5 0334 	rsb	r3, r5, #52	; 0x34
    1a00:	fa02 f303 	lsl.w	r3, r2, r3
    1a04:	199e      	adds	r6, r3, r6
    1a06:	bf28      	it	cs
    1a08:	18a4      	addcs	r4, r4, r2
    1a0a:	e7d8      	b.n	19be <floor+0x96>
    1a0c:	3401      	adds	r4, #1
    1a0e:	e7d6      	b.n	19be <floor+0x96>
    1a10:	8800759c 	.word	0x8800759c
    1a14:	7e37e43c 	.word	0x7e37e43c
    1a18:	000fffff 	.word	0x000fffff
    1a1c:	bff00000 	.word	0xbff00000

00001a20 <_dtoa_r>:
    1a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1a24:	4616      	mov	r6, r2
    1a26:	b099      	sub	sp, #100	; 0x64
    1a28:	461f      	mov	r7, r3
    1a2a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    1a2c:	4605      	mov	r5, r0
    1a2e:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
    1a32:	e9cd 6704 	strd	r6, r7, [sp, #16]
    1a36:	b93c      	cbnz	r4, 1a48 <_dtoa_r+0x28>
    1a38:	2010      	movs	r0, #16
    1a3a:	f00e ff87 	bl	1094c <malloc>
    1a3e:	6268      	str	r0, [r5, #36]	; 0x24
    1a40:	6004      	str	r4, [r0, #0]
    1a42:	60c4      	str	r4, [r0, #12]
    1a44:	e9c0 4401 	strd	r4, r4, [r0, #4]
    1a48:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1a4a:	6819      	ldr	r1, [r3, #0]
    1a4c:	b151      	cbz	r1, 1a64 <_dtoa_r+0x44>
    1a4e:	685a      	ldr	r2, [r3, #4]
    1a50:	2301      	movs	r3, #1
    1a52:	4628      	mov	r0, r5
    1a54:	4093      	lsls	r3, r2
    1a56:	604a      	str	r2, [r1, #4]
    1a58:	608b      	str	r3, [r1, #8]
    1a5a:	f014 fe31 	bl	166c0 <_Bfree>
    1a5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1a60:	2200      	movs	r2, #0
    1a62:	601a      	str	r2, [r3, #0]
    1a64:	1e3b      	subs	r3, r7, #0
    1a66:	bfb7      	itett	lt
    1a68:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
    1a6c:	2300      	movge	r3, #0
    1a6e:	2201      	movlt	r2, #1
    1a70:	9305      	strlt	r3, [sp, #20]
    1a72:	bfa8      	it	ge
    1a74:	f8c8 3000 	strge.w	r3, [r8]
    1a78:	f8dd 9014 	ldr.w	r9, [sp, #20]
    1a7c:	4bac      	ldr	r3, [pc, #688]	; (1d30 <_dtoa_r+0x310>)
    1a7e:	bfb8      	it	lt
    1a80:	f8c8 2000 	strlt.w	r2, [r8]
    1a84:	ea33 0309 	bics.w	r3, r3, r9
    1a88:	d119      	bne.n	1abe <_dtoa_r+0x9e>
    1a8a:	f242 730f 	movw	r3, #9999	; 0x270f
    1a8e:	9a24      	ldr	r2, [sp, #144]	; 0x90
    1a90:	6013      	str	r3, [r2, #0]
    1a92:	f3c9 0313 	ubfx	r3, r9, #0, #20
    1a96:	4333      	orrs	r3, r6
    1a98:	f000 856a 	beq.w	2570 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x570>
    1a9c:	9b26      	ldr	r3, [sp, #152]	; 0x98
    1a9e:	b953      	cbnz	r3, 1ab6 <_dtoa_r+0x96>
    1aa0:	4ba4      	ldr	r3, [pc, #656]	; (1d34 <_dtoa_r+0x314>)
    1aa2:	e023      	b.n	1aec <_dtoa_r+0xcc>
    1aa4:	4ba4      	ldr	r3, [pc, #656]	; (1d38 <_dtoa_r+0x318>)
    1aa6:	9303      	str	r3, [sp, #12]
    1aa8:	3308      	adds	r3, #8
    1aaa:	9a26      	ldr	r2, [sp, #152]	; 0x98
    1aac:	6013      	str	r3, [r2, #0]
    1aae:	9803      	ldr	r0, [sp, #12]
    1ab0:	b019      	add	sp, #100	; 0x64
    1ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1ab6:	4b9f      	ldr	r3, [pc, #636]	; (1d34 <_dtoa_r+0x314>)
    1ab8:	9303      	str	r3, [sp, #12]
    1aba:	3303      	adds	r3, #3
    1abc:	e7f5      	b.n	1aaa <_dtoa_r+0x8a>
    1abe:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
    1ac2:	2200      	movs	r2, #0
    1ac4:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
    1ac8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1acc:	2300      	movs	r3, #0
    1ace:	f7fe ff67 	bl	9a0 <__aeabi_dcmpeq>
    1ad2:	4680      	mov	r8, r0
    1ad4:	b160      	cbz	r0, 1af0 <_dtoa_r+0xd0>
    1ad6:	2301      	movs	r3, #1
    1ad8:	9a24      	ldr	r2, [sp, #144]	; 0x90
    1ada:	6013      	str	r3, [r2, #0]
    1adc:	9b26      	ldr	r3, [sp, #152]	; 0x98
    1ade:	2b00      	cmp	r3, #0
    1ae0:	f000 8543 	beq.w	256a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x56a>
    1ae4:	4b95      	ldr	r3, [pc, #596]	; (1d3c <_dtoa_r+0x31c>)
    1ae6:	9a26      	ldr	r2, [sp, #152]	; 0x98
    1ae8:	6013      	str	r3, [r2, #0]
    1aea:	3b01      	subs	r3, #1
    1aec:	9303      	str	r3, [sp, #12]
    1aee:	e7de      	b.n	1aae <_dtoa_r+0x8e>
    1af0:	ab16      	add	r3, sp, #88	; 0x58
    1af2:	f3c9 540a 	ubfx	r4, r9, #20, #11
    1af6:	4628      	mov	r0, r5
    1af8:	9301      	str	r3, [sp, #4]
    1afa:	ab17      	add	r3, sp, #92	; 0x5c
    1afc:	9300      	str	r3, [sp, #0]
    1afe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    1b02:	f015 f81c 	bl	16b3e <__d2b>
    1b06:	4683      	mov	fp, r0
    1b08:	2c00      	cmp	r4, #0
    1b0a:	d07c      	beq.n	1c06 <_dtoa_r+0x1e6>
    1b0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    1b0e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
    1b12:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
    1b16:	f3c3 0313 	ubfx	r3, r3, #0, #20
    1b1a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1b1e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
    1b22:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
    1b26:	2200      	movs	r2, #0
    1b28:	4b85      	ldr	r3, [pc, #532]	; (1d40 <_dtoa_r+0x320>)
    1b2a:	f7fe fb19 	bl	160 <__aeabi_dsub>
    1b2e:	a37a      	add	r3, pc, #488	; (adr r3, 1d18 <_dtoa_r+0x2f8>)
    1b30:	e9d3 2300 	ldrd	r2, r3, [r3]
    1b34:	f7fe fccc 	bl	4d0 <__aeabi_dmul>
    1b38:	a379      	add	r3, pc, #484	; (adr r3, 1d20 <_dtoa_r+0x300>)
    1b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
    1b3e:	f7fe fb11 	bl	164 <__adddf3>
    1b42:	4606      	mov	r6, r0
    1b44:	460f      	mov	r7, r1
    1b46:	4620      	mov	r0, r4
    1b48:	f7fe fc58 	bl	3fc <__aeabi_i2d>
    1b4c:	a376      	add	r3, pc, #472	; (adr r3, 1d28 <_dtoa_r+0x308>)
    1b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
    1b52:	f7fe fcbd 	bl	4d0 <__aeabi_dmul>
    1b56:	4602      	mov	r2, r0
    1b58:	460b      	mov	r3, r1
    1b5a:	4630      	mov	r0, r6
    1b5c:	4639      	mov	r1, r7
    1b5e:	f7fe fb01 	bl	164 <__adddf3>
    1b62:	4606      	mov	r6, r0
    1b64:	460f      	mov	r7, r1
    1b66:	f7fe ff4d 	bl	a04 <__aeabi_d2iz>
    1b6a:	2200      	movs	r2, #0
    1b6c:	4682      	mov	sl, r0
    1b6e:	2300      	movs	r3, #0
    1b70:	4630      	mov	r0, r6
    1b72:	4639      	mov	r1, r7
    1b74:	f7fe ff1e 	bl	9b4 <__aeabi_dcmplt>
    1b78:	b148      	cbz	r0, 1b8e <_dtoa_r+0x16e>
    1b7a:	4650      	mov	r0, sl
    1b7c:	f7fe fc3e 	bl	3fc <__aeabi_i2d>
    1b80:	4632      	mov	r2, r6
    1b82:	463b      	mov	r3, r7
    1b84:	f7fe ff0c 	bl	9a0 <__aeabi_dcmpeq>
    1b88:	b908      	cbnz	r0, 1b8e <_dtoa_r+0x16e>
    1b8a:	f10a 3aff 	add.w	sl, sl, #4294967295
    1b8e:	f1ba 0f16 	cmp.w	sl, #22
    1b92:	d856      	bhi.n	1c42 <_dtoa_r+0x222>
    1b94:	4b6b      	ldr	r3, [pc, #428]	; (1d44 <_dtoa_r+0x324>)
    1b96:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
    1b9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
    1ba2:	f7fe ff07 	bl	9b4 <__aeabi_dcmplt>
    1ba6:	2800      	cmp	r0, #0
    1ba8:	d04d      	beq.n	1c46 <_dtoa_r+0x226>
    1baa:	f10a 3aff 	add.w	sl, sl, #4294967295
    1bae:	2300      	movs	r3, #0
    1bb0:	930f      	str	r3, [sp, #60]	; 0x3c
    1bb2:	9b16      	ldr	r3, [sp, #88]	; 0x58
    1bb4:	1b1c      	subs	r4, r3, r4
    1bb6:	1e63      	subs	r3, r4, #1
    1bb8:	9309      	str	r3, [sp, #36]	; 0x24
    1bba:	bf49      	itett	mi
    1bbc:	f1c4 0301 	rsbmi	r3, r4, #1
    1bc0:	2300      	movpl	r3, #0
    1bc2:	9306      	strmi	r3, [sp, #24]
    1bc4:	2300      	movmi	r3, #0
    1bc6:	bf54      	ite	pl
    1bc8:	9306      	strpl	r3, [sp, #24]
    1bca:	9309      	strmi	r3, [sp, #36]	; 0x24
    1bcc:	f1ba 0f00 	cmp.w	sl, #0
    1bd0:	db3b      	blt.n	1c4a <_dtoa_r+0x22a>
    1bd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1bd4:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    1bd8:	4453      	add	r3, sl
    1bda:	9309      	str	r3, [sp, #36]	; 0x24
    1bdc:	2300      	movs	r3, #0
    1bde:	930a      	str	r3, [sp, #40]	; 0x28
    1be0:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1be2:	2b09      	cmp	r3, #9
    1be4:	f200 80b4 	bhi.w	1d50 <_dtoa_r+0x330>
    1be8:	2b05      	cmp	r3, #5
    1bea:	bfc5      	ittet	gt
    1bec:	3b04      	subgt	r3, #4
    1bee:	2400      	movgt	r4, #0
    1bf0:	2401      	movle	r4, #1
    1bf2:	9322      	strgt	r3, [sp, #136]	; 0x88
    1bf4:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1bf6:	3b02      	subs	r3, #2
    1bf8:	2b03      	cmp	r3, #3
    1bfa:	f200 80b5 	bhi.w	1d68 <_dtoa_r+0x348>
    1bfe:	e8df f003 	tbb	[pc, r3]
    1c02:	7d2e      	.short	0x7d2e
    1c04:	a57b      	.short	0xa57b
    1c06:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
    1c0a:	441c      	add	r4, r3
    1c0c:	f204 4332 	addw	r3, r4, #1074	; 0x432
    1c10:	2b20      	cmp	r3, #32
    1c12:	bfc6      	itte	gt
    1c14:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
    1c18:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
    1c1c:	f1c3 0320 	rsble	r3, r3, #32
    1c20:	f104 34ff 	add.w	r4, r4, #4294967295
    1c24:	bfc5      	ittet	gt
    1c26:	fa09 f303 	lslgt.w	r3, r9, r3
    1c2a:	fa26 f000 	lsrgt.w	r0, r6, r0
    1c2e:	fa06 f003 	lslle.w	r0, r6, r3
    1c32:	4318      	orrgt	r0, r3
    1c34:	f7fe fbd2 	bl	3dc <__aeabi_ui2d>
    1c38:	2301      	movs	r3, #1
    1c3a:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    1c3e:	9313      	str	r3, [sp, #76]	; 0x4c
    1c40:	e771      	b.n	1b26 <_dtoa_r+0x106>
    1c42:	2301      	movs	r3, #1
    1c44:	e7b4      	b.n	1bb0 <_dtoa_r+0x190>
    1c46:	900f      	str	r0, [sp, #60]	; 0x3c
    1c48:	e7b3      	b.n	1bb2 <_dtoa_r+0x192>
    1c4a:	9b06      	ldr	r3, [sp, #24]
    1c4c:	eba3 030a 	sub.w	r3, r3, sl
    1c50:	9306      	str	r3, [sp, #24]
    1c52:	f1ca 0300 	rsb	r3, sl, #0
    1c56:	930a      	str	r3, [sp, #40]	; 0x28
    1c58:	2300      	movs	r3, #0
    1c5a:	930e      	str	r3, [sp, #56]	; 0x38
    1c5c:	e7c0      	b.n	1be0 <_dtoa_r+0x1c0>
    1c5e:	2300      	movs	r3, #0
    1c60:	930b      	str	r3, [sp, #44]	; 0x2c
    1c62:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    1c64:	2b00      	cmp	r3, #0
    1c66:	f300 8082 	bgt.w	1d6e <_dtoa_r+0x34e>
    1c6a:	f04f 0901 	mov.w	r9, #1
    1c6e:	464b      	mov	r3, r9
    1c70:	f8cd 9020 	str.w	r9, [sp, #32]
    1c74:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
    1c78:	2200      	movs	r2, #0
    1c7a:	6a6e      	ldr	r6, [r5, #36]	; 0x24
    1c7c:	6072      	str	r2, [r6, #4]
    1c7e:	2204      	movs	r2, #4
    1c80:	f102 0014 	add.w	r0, r2, #20
    1c84:	6871      	ldr	r1, [r6, #4]
    1c86:	4298      	cmp	r0, r3
    1c88:	d977      	bls.n	1d7a <_dtoa_r+0x35a>
    1c8a:	4628      	mov	r0, r5
    1c8c:	f014 fce4 	bl	16658 <_Balloc>
    1c90:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1c92:	6030      	str	r0, [r6, #0]
    1c94:	681b      	ldr	r3, [r3, #0]
    1c96:	9303      	str	r3, [sp, #12]
    1c98:	9b08      	ldr	r3, [sp, #32]
    1c9a:	2b0e      	cmp	r3, #14
    1c9c:	f200 80ee 	bhi.w	1e7c <_dtoa_r+0x45c>
    1ca0:	2c00      	cmp	r4, #0
    1ca2:	f000 80eb 	beq.w	1e7c <_dtoa_r+0x45c>
    1ca6:	f1ba 0f00 	cmp.w	sl, #0
    1caa:	dd7a      	ble.n	1da2 <_dtoa_r+0x382>
    1cac:	f00a 030f 	and.w	r3, sl, #15
    1cb0:	4a24      	ldr	r2, [pc, #144]	; (1d44 <_dtoa_r+0x324>)
    1cb2:	f41a 7f80 	tst.w	sl, #256	; 0x100
    1cb6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    1cba:	e9d3 3400 	ldrd	r3, r4, [r3]
    1cbe:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
    1cc2:	ea4f 142a 	mov.w	r4, sl, asr #4
    1cc6:	d05c      	beq.n	1d82 <_dtoa_r+0x362>
    1cc8:	4b1f      	ldr	r3, [pc, #124]	; (1d48 <_dtoa_r+0x328>)
    1cca:	f004 040f 	and.w	r4, r4, #15
    1cce:	2703      	movs	r7, #3
    1cd0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    1cd4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1cd8:	f7fe fd24 	bl	724 <__aeabi_ddiv>
    1cdc:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1ce0:	4e19      	ldr	r6, [pc, #100]	; (1d48 <_dtoa_r+0x328>)
    1ce2:	2c00      	cmp	r4, #0
    1ce4:	d14f      	bne.n	1d86 <_dtoa_r+0x366>
    1ce6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    1cea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1cee:	f7fe fd19 	bl	724 <__aeabi_ddiv>
    1cf2:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1cf6:	e06e      	b.n	1dd6 <_dtoa_r+0x3b6>
    1cf8:	2301      	movs	r3, #1
    1cfa:	e7b1      	b.n	1c60 <_dtoa_r+0x240>
    1cfc:	2300      	movs	r3, #0
    1cfe:	930b      	str	r3, [sp, #44]	; 0x2c
    1d00:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    1d02:	eb0a 0903 	add.w	r9, sl, r3
    1d06:	f109 0301 	add.w	r3, r9, #1
    1d0a:	2b01      	cmp	r3, #1
    1d0c:	9308      	str	r3, [sp, #32]
    1d0e:	bfb8      	it	lt
    1d10:	2301      	movlt	r3, #1
    1d12:	e7b1      	b.n	1c78 <_dtoa_r+0x258>
    1d14:	f3af 8000 	nop.w
    1d18:	636f4361 	.word	0x636f4361
    1d1c:	3fd287a7 	.word	0x3fd287a7
    1d20:	8b60c8b3 	.word	0x8b60c8b3
    1d24:	3fc68a28 	.word	0x3fc68a28
    1d28:	509f79fb 	.word	0x509f79fb
    1d2c:	3fd34413 	.word	0x3fd34413
    1d30:	7ff00000 	.word	0x7ff00000
    1d34:	00027a8b 	.word	0x00027a8b
    1d38:	00027a82 	.word	0x00027a82
    1d3c:	00027a5f 	.word	0x00027a5f
    1d40:	3ff80000 	.word	0x3ff80000
    1d44:	00017140 	.word	0x00017140
    1d48:	00017118 	.word	0x00017118
    1d4c:	2301      	movs	r3, #1
    1d4e:	e7d6      	b.n	1cfe <_dtoa_r+0x2de>
    1d50:	2401      	movs	r4, #1
    1d52:	2300      	movs	r3, #0
    1d54:	940b      	str	r4, [sp, #44]	; 0x2c
    1d56:	9322      	str	r3, [sp, #136]	; 0x88
    1d58:	f04f 39ff 	mov.w	r9, #4294967295
    1d5c:	2200      	movs	r2, #0
    1d5e:	2312      	movs	r3, #18
    1d60:	f8cd 9020 	str.w	r9, [sp, #32]
    1d64:	9223      	str	r2, [sp, #140]	; 0x8c
    1d66:	e787      	b.n	1c78 <_dtoa_r+0x258>
    1d68:	2301      	movs	r3, #1
    1d6a:	930b      	str	r3, [sp, #44]	; 0x2c
    1d6c:	e7f4      	b.n	1d58 <_dtoa_r+0x338>
    1d6e:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
    1d72:	464b      	mov	r3, r9
    1d74:	f8cd 9020 	str.w	r9, [sp, #32]
    1d78:	e77e      	b.n	1c78 <_dtoa_r+0x258>
    1d7a:	3101      	adds	r1, #1
    1d7c:	0052      	lsls	r2, r2, #1
    1d7e:	6071      	str	r1, [r6, #4]
    1d80:	e77e      	b.n	1c80 <_dtoa_r+0x260>
    1d82:	2702      	movs	r7, #2
    1d84:	e7ac      	b.n	1ce0 <_dtoa_r+0x2c0>
    1d86:	07e1      	lsls	r1, r4, #31
    1d88:	d508      	bpl.n	1d9c <_dtoa_r+0x37c>
    1d8a:	3701      	adds	r7, #1
    1d8c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1d90:	e9d6 2300 	ldrd	r2, r3, [r6]
    1d94:	f7fe fb9c 	bl	4d0 <__aeabi_dmul>
    1d98:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1d9c:	1064      	asrs	r4, r4, #1
    1d9e:	3608      	adds	r6, #8
    1da0:	e79f      	b.n	1ce2 <_dtoa_r+0x2c2>
    1da2:	f000 80a5 	beq.w	1ef0 <_dtoa_r+0x4d0>
    1da6:	f1ca 0400 	rsb	r4, sl, #0
    1daa:	4ba3      	ldr	r3, [pc, #652]	; (2038 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x38>)
    1dac:	4ea3      	ldr	r6, [pc, #652]	; (203c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x3c>)
    1dae:	2702      	movs	r7, #2
    1db0:	f004 020f 	and.w	r2, r4, #15
    1db4:	1124      	asrs	r4, r4, #4
    1db6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    1dba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
    1dc2:	f7fe fb85 	bl	4d0 <__aeabi_dmul>
    1dc6:	2300      	movs	r3, #0
    1dc8:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1dcc:	2c00      	cmp	r4, #0
    1dce:	f040 8084 	bne.w	1eda <_dtoa_r+0x4ba>
    1dd2:	2b00      	cmp	r3, #0
    1dd4:	d18d      	bne.n	1cf2 <_dtoa_r+0x2d2>
    1dd6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    1dd8:	2b00      	cmp	r3, #0
    1dda:	f000 808b 	beq.w	1ef4 <_dtoa_r+0x4d4>
    1dde:	2200      	movs	r2, #0
    1de0:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
    1de4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
    1de8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1dec:	4b94      	ldr	r3, [pc, #592]	; (2040 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x40>)
    1dee:	f7fe fde1 	bl	9b4 <__aeabi_dcmplt>
    1df2:	2800      	cmp	r0, #0
    1df4:	d07e      	beq.n	1ef4 <_dtoa_r+0x4d4>
    1df6:	9b08      	ldr	r3, [sp, #32]
    1df8:	2b00      	cmp	r3, #0
    1dfa:	d07b      	beq.n	1ef4 <_dtoa_r+0x4d4>
    1dfc:	f1b9 0f00 	cmp.w	r9, #0
    1e00:	dd38      	ble.n	1e74 <_dtoa_r+0x454>
    1e02:	f10a 38ff 	add.w	r8, sl, #4294967295
    1e06:	3701      	adds	r7, #1
    1e08:	464c      	mov	r4, r9
    1e0a:	2200      	movs	r2, #0
    1e0c:	4b8d      	ldr	r3, [pc, #564]	; (2044 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x44>)
    1e0e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1e12:	f7fe fb5d 	bl	4d0 <__aeabi_dmul>
    1e16:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1e1a:	4638      	mov	r0, r7
    1e1c:	f7fe faee 	bl	3fc <__aeabi_i2d>
    1e20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    1e24:	f7fe fb54 	bl	4d0 <__aeabi_dmul>
    1e28:	2200      	movs	r2, #0
    1e2a:	4b87      	ldr	r3, [pc, #540]	; (2048 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x48>)
    1e2c:	f7fe f99a 	bl	164 <__adddf3>
    1e30:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
    1e34:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1e38:	9611      	str	r6, [sp, #68]	; 0x44
    1e3a:	2c00      	cmp	r4, #0
    1e3c:	d15d      	bne.n	1efa <_dtoa_r+0x4da>
    1e3e:	2200      	movs	r2, #0
    1e40:	4b82      	ldr	r3, [pc, #520]	; (204c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4c>)
    1e42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1e46:	f7fe f98b 	bl	160 <__aeabi_dsub>
    1e4a:	4602      	mov	r2, r0
    1e4c:	460b      	mov	r3, r1
    1e4e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1e52:	9a10      	ldr	r2, [sp, #64]	; 0x40
    1e54:	4633      	mov	r3, r6
    1e56:	f7fe fdcb 	bl	9f0 <__aeabi_dcmpgt>
    1e5a:	2800      	cmp	r0, #0
    1e5c:	f040 8294 	bne.w	2388 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x388>
    1e60:	9a10      	ldr	r2, [sp, #64]	; 0x40
    1e62:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
    1e66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1e6a:	f7fe fda3 	bl	9b4 <__aeabi_dcmplt>
    1e6e:	2800      	cmp	r0, #0
    1e70:	f040 8288 	bne.w	2384 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x384>
    1e74:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
    1e78:	e9cd 3404 	strd	r3, r4, [sp, #16]
    1e7c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    1e7e:	2b00      	cmp	r3, #0
    1e80:	f2c0 814f 	blt.w	2122 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x122>
    1e84:	f1ba 0f0e 	cmp.w	sl, #14
    1e88:	f300 814b 	bgt.w	2122 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x122>
    1e8c:	4b6a      	ldr	r3, [pc, #424]	; (2038 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x38>)
    1e8e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
    1e92:	e9d3 3400 	ldrd	r3, r4, [r3]
    1e96:	e9cd 3406 	strd	r3, r4, [sp, #24]
    1e9a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    1e9c:	2b00      	cmp	r3, #0
    1e9e:	f280 80d9 	bge.w	2054 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x54>
    1ea2:	9b08      	ldr	r3, [sp, #32]
    1ea4:	2b00      	cmp	r3, #0
    1ea6:	f300 80d5 	bgt.w	2054 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x54>
    1eaa:	f040 826a 	bne.w	2382 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x382>
    1eae:	2200      	movs	r2, #0
    1eb0:	4b66      	ldr	r3, [pc, #408]	; (204c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4c>)
    1eb2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    1eb6:	f7fe fb0b 	bl	4d0 <__aeabi_dmul>
    1eba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    1ebe:	f7fe fd8d 	bl	9dc <__aeabi_dcmpge>
    1ec2:	9c08      	ldr	r4, [sp, #32]
    1ec4:	4626      	mov	r6, r4
    1ec6:	2800      	cmp	r0, #0
    1ec8:	f040 8240 	bne.w	234c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x34c>
    1ecc:	9f03      	ldr	r7, [sp, #12]
    1ece:	2331      	movs	r3, #49	; 0x31
    1ed0:	f10a 0a01 	add.w	sl, sl, #1
    1ed4:	f807 3b01 	strb.w	r3, [r7], #1
    1ed8:	e23c      	b.n	2354 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x354>
    1eda:	07e2      	lsls	r2, r4, #31
    1edc:	d505      	bpl.n	1eea <_dtoa_r+0x4ca>
    1ede:	3701      	adds	r7, #1
    1ee0:	e9d6 2300 	ldrd	r2, r3, [r6]
    1ee4:	f7fe faf4 	bl	4d0 <__aeabi_dmul>
    1ee8:	2301      	movs	r3, #1
    1eea:	1064      	asrs	r4, r4, #1
    1eec:	3608      	adds	r6, #8
    1eee:	e76d      	b.n	1dcc <_dtoa_r+0x3ac>
    1ef0:	2702      	movs	r7, #2
    1ef2:	e770      	b.n	1dd6 <_dtoa_r+0x3b6>
    1ef4:	46d0      	mov	r8, sl
    1ef6:	9c08      	ldr	r4, [sp, #32]
    1ef8:	e78f      	b.n	1e1a <_dtoa_r+0x3fa>
    1efa:	9903      	ldr	r1, [sp, #12]
    1efc:	4b4e      	ldr	r3, [pc, #312]	; (2038 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x38>)
    1efe:	4421      	add	r1, r4
    1f00:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
    1f04:	9112      	str	r1, [sp, #72]	; 0x48
    1f06:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1f08:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
    1f0c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    1f10:	2900      	cmp	r1, #0
    1f12:	d046      	beq.n	1fa2 <_dtoa_r+0x582>
    1f14:	2000      	movs	r0, #0
    1f16:	494e      	ldr	r1, [pc, #312]	; (2050 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x50>)
    1f18:	f7fe fc04 	bl	724 <__aeabi_ddiv>
    1f1c:	463b      	mov	r3, r7
    1f1e:	4632      	mov	r2, r6
    1f20:	f7fe f91e 	bl	160 <__aeabi_dsub>
    1f24:	9f03      	ldr	r7, [sp, #12]
    1f26:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1f2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1f2e:	f7fe fd69 	bl	a04 <__aeabi_d2iz>
    1f32:	4604      	mov	r4, r0
    1f34:	f7fe fa62 	bl	3fc <__aeabi_i2d>
    1f38:	4602      	mov	r2, r0
    1f3a:	460b      	mov	r3, r1
    1f3c:	3430      	adds	r4, #48	; 0x30
    1f3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1f42:	f7fe f90d 	bl	160 <__aeabi_dsub>
    1f46:	4602      	mov	r2, r0
    1f48:	460b      	mov	r3, r1
    1f4a:	f807 4b01 	strb.w	r4, [r7], #1
    1f4e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1f52:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    1f56:	f7fe fd2d 	bl	9b4 <__aeabi_dcmplt>
    1f5a:	2800      	cmp	r0, #0
    1f5c:	d164      	bne.n	2028 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x28>
    1f5e:	2000      	movs	r0, #0
    1f60:	4937      	ldr	r1, [pc, #220]	; (2040 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x40>)
    1f62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    1f66:	f7fe f8fb 	bl	160 <__aeabi_dsub>
    1f6a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    1f6e:	f7fe fd21 	bl	9b4 <__aeabi_dcmplt>
    1f72:	2800      	cmp	r0, #0
    1f74:	f040 80b4 	bne.w	20e0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xe0>
    1f78:	9b12      	ldr	r3, [sp, #72]	; 0x48
    1f7a:	429f      	cmp	r7, r3
    1f7c:	f43f af7a 	beq.w	1e74 <_dtoa_r+0x454>
    1f80:	2200      	movs	r2, #0
    1f82:	4b30      	ldr	r3, [pc, #192]	; (2044 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x44>)
    1f84:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1f88:	f7fe faa2 	bl	4d0 <__aeabi_dmul>
    1f8c:	2200      	movs	r2, #0
    1f8e:	4b2d      	ldr	r3, [pc, #180]	; (2044 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x44>)
    1f90:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1f94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1f98:	f7fe fa9a 	bl	4d0 <__aeabi_dmul>
    1f9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1fa0:	e7c3      	b.n	1f2a <_dtoa_r+0x50a>
    1fa2:	4630      	mov	r0, r6
    1fa4:	4639      	mov	r1, r7
    1fa6:	f7fe fa93 	bl	4d0 <__aeabi_dmul>
    1faa:	9b12      	ldr	r3, [sp, #72]	; 0x48
    1fac:	9c03      	ldr	r4, [sp, #12]
    1fae:	9314      	str	r3, [sp, #80]	; 0x50
    1fb0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1fb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1fb8:	f7fe fd24 	bl	a04 <__aeabi_d2iz>
    1fbc:	9015      	str	r0, [sp, #84]	; 0x54
    1fbe:	f7fe fa1d 	bl	3fc <__aeabi_i2d>
    1fc2:	4602      	mov	r2, r0
    1fc4:	460b      	mov	r3, r1
    1fc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1fca:	f7fe f8c9 	bl	160 <__aeabi_dsub>
    1fce:	9b15      	ldr	r3, [sp, #84]	; 0x54
    1fd0:	4606      	mov	r6, r0
    1fd2:	460f      	mov	r7, r1
    1fd4:	3330      	adds	r3, #48	; 0x30
    1fd6:	2200      	movs	r2, #0
    1fd8:	f804 3b01 	strb.w	r3, [r4], #1
    1fdc:	9b12      	ldr	r3, [sp, #72]	; 0x48
    1fde:	429c      	cmp	r4, r3
    1fe0:	d124      	bne.n	202c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2c>
    1fe2:	4b1b      	ldr	r3, [pc, #108]	; (2050 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x50>)
    1fe4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1fe8:	f7fe f8bc 	bl	164 <__adddf3>
    1fec:	4602      	mov	r2, r0
    1fee:	460b      	mov	r3, r1
    1ff0:	4630      	mov	r0, r6
    1ff2:	4639      	mov	r1, r7
    1ff4:	f7fe fcfc 	bl	9f0 <__aeabi_dcmpgt>
    1ff8:	2800      	cmp	r0, #0
    1ffa:	d170      	bne.n	20de <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xde>
    1ffc:	2000      	movs	r0, #0
    1ffe:	4914      	ldr	r1, [pc, #80]	; (2050 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x50>)
    2000:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    2004:	f7fe f8ac 	bl	160 <__aeabi_dsub>
    2008:	4602      	mov	r2, r0
    200a:	460b      	mov	r3, r1
    200c:	4630      	mov	r0, r6
    200e:	4639      	mov	r1, r7
    2010:	f7fe fcd0 	bl	9b4 <__aeabi_dcmplt>
    2014:	2800      	cmp	r0, #0
    2016:	f43f af2d 	beq.w	1e74 <_dtoa_r+0x454>
    201a:	9f14      	ldr	r7, [sp, #80]	; 0x50
    201c:	1e7b      	subs	r3, r7, #1
    201e:	9314      	str	r3, [sp, #80]	; 0x50
    2020:	f817 3c01 	ldrb.w	r3, [r7, #-1]
    2024:	2b30      	cmp	r3, #48	; 0x30
    2026:	d0f8      	beq.n	201a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1a>
    2028:	46c2      	mov	sl, r8
    202a:	e048      	b.n	20be <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xbe>
    202c:	4b05      	ldr	r3, [pc, #20]	; (2044 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x44>)
    202e:	f7fe fa4f 	bl	4d0 <__aeabi_dmul>
    2032:	e9cd 0104 	strd	r0, r1, [sp, #16]
    2036:	e7bd      	b.n	1fb4 <_dtoa_r+0x594>
    2038:	00017140 	.word	0x00017140
    203c:	00017118 	.word	0x00017118
    2040:	3ff00000 	.word	0x3ff00000
    2044:	40240000 	.word	0x40240000
    2048:	401c0000 	.word	0x401c0000
    204c:	40140000 	.word	0x40140000
    2050:	3fe00000 	.word	0x3fe00000
    2054:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
    2058:	9f03      	ldr	r7, [sp, #12]
    205a:	4640      	mov	r0, r8
    205c:	4649      	mov	r1, r9
    205e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    2062:	f7fe fb5f 	bl	724 <__aeabi_ddiv>
    2066:	f7fe fccd 	bl	a04 <__aeabi_d2iz>
    206a:	4604      	mov	r4, r0
    206c:	f7fe f9c6 	bl	3fc <__aeabi_i2d>
    2070:	f104 0630 	add.w	r6, r4, #48	; 0x30
    2074:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    2078:	f7fe fa2a 	bl	4d0 <__aeabi_dmul>
    207c:	460b      	mov	r3, r1
    207e:	4602      	mov	r2, r0
    2080:	4649      	mov	r1, r9
    2082:	4640      	mov	r0, r8
    2084:	f7fe f86c 	bl	160 <__aeabi_dsub>
    2088:	f807 6b01 	strb.w	r6, [r7], #1
    208c:	9e03      	ldr	r6, [sp, #12]
    208e:	9b08      	ldr	r3, [sp, #32]
    2090:	1bbe      	subs	r6, r7, r6
    2092:	42b3      	cmp	r3, r6
    2094:	d138      	bne.n	2108 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x108>
    2096:	4602      	mov	r2, r0
    2098:	460b      	mov	r3, r1
    209a:	f7fe f863 	bl	164 <__adddf3>
    209e:	4680      	mov	r8, r0
    20a0:	4689      	mov	r9, r1
    20a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    20a6:	f7fe fca3 	bl	9f0 <__aeabi_dcmpgt>
    20aa:	bb58      	cbnz	r0, 2104 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x104>
    20ac:	4640      	mov	r0, r8
    20ae:	4649      	mov	r1, r9
    20b0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    20b4:	f7fe fc74 	bl	9a0 <__aeabi_dcmpeq>
    20b8:	b108      	cbz	r0, 20be <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xbe>
    20ba:	07e1      	lsls	r1, r4, #31
    20bc:	d422      	bmi.n	2104 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x104>
    20be:	4628      	mov	r0, r5
    20c0:	4659      	mov	r1, fp
    20c2:	f014 fafd 	bl	166c0 <_Bfree>
    20c6:	2300      	movs	r3, #0
    20c8:	f10a 0001 	add.w	r0, sl, #1
    20cc:	703b      	strb	r3, [r7, #0]
    20ce:	9b24      	ldr	r3, [sp, #144]	; 0x90
    20d0:	6018      	str	r0, [r3, #0]
    20d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
    20d4:	2b00      	cmp	r3, #0
    20d6:	f43f acea 	beq.w	1aae <_dtoa_r+0x8e>
    20da:	601f      	str	r7, [r3, #0]
    20dc:	e4e7      	b.n	1aae <_dtoa_r+0x8e>
    20de:	4627      	mov	r7, r4
    20e0:	463b      	mov	r3, r7
    20e2:	461f      	mov	r7, r3
    20e4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    20e8:	2a39      	cmp	r2, #57	; 0x39
    20ea:	d107      	bne.n	20fc <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xfc>
    20ec:	9a03      	ldr	r2, [sp, #12]
    20ee:	429a      	cmp	r2, r3
    20f0:	d1f7      	bne.n	20e2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xe2>
    20f2:	2230      	movs	r2, #48	; 0x30
    20f4:	9903      	ldr	r1, [sp, #12]
    20f6:	f108 0801 	add.w	r8, r8, #1
    20fa:	700a      	strb	r2, [r1, #0]
    20fc:	781a      	ldrb	r2, [r3, #0]
    20fe:	3201      	adds	r2, #1
    2100:	701a      	strb	r2, [r3, #0]
    2102:	e791      	b.n	2028 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x28>
    2104:	46d0      	mov	r8, sl
    2106:	e7eb      	b.n	20e0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xe0>
    2108:	2200      	movs	r2, #0
    210a:	4ba1      	ldr	r3, [pc, #644]	; (2390 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x390>)
    210c:	f7fe f9e0 	bl	4d0 <__aeabi_dmul>
    2110:	2200      	movs	r2, #0
    2112:	2300      	movs	r3, #0
    2114:	4680      	mov	r8, r0
    2116:	4689      	mov	r9, r1
    2118:	f7fe fc42 	bl	9a0 <__aeabi_dcmpeq>
    211c:	2800      	cmp	r0, #0
    211e:	d09c      	beq.n	205a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x5a>
    2120:	e7cd      	b.n	20be <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xbe>
    2122:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    2124:	2a00      	cmp	r2, #0
    2126:	f000 80cc 	beq.w	22c2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2c2>
    212a:	9a22      	ldr	r2, [sp, #136]	; 0x88
    212c:	2a01      	cmp	r2, #1
    212e:	f300 80af 	bgt.w	2290 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x290>
    2132:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    2134:	2a00      	cmp	r2, #0
    2136:	f000 80a7 	beq.w	2288 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x288>
    213a:	f203 4333 	addw	r3, r3, #1075	; 0x433
    213e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    2140:	9f06      	ldr	r7, [sp, #24]
    2142:	9a06      	ldr	r2, [sp, #24]
    2144:	2101      	movs	r1, #1
    2146:	4628      	mov	r0, r5
    2148:	441a      	add	r2, r3
    214a:	9206      	str	r2, [sp, #24]
    214c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    214e:	441a      	add	r2, r3
    2150:	9209      	str	r2, [sp, #36]	; 0x24
    2152:	f014 fb59 	bl	16808 <__i2b>
    2156:	4606      	mov	r6, r0
    2158:	2f00      	cmp	r7, #0
    215a:	dd0c      	ble.n	2176 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x176>
    215c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    215e:	2b00      	cmp	r3, #0
    2160:	dd09      	ble.n	2176 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x176>
    2162:	42bb      	cmp	r3, r7
    2164:	9a06      	ldr	r2, [sp, #24]
    2166:	bfa8      	it	ge
    2168:	463b      	movge	r3, r7
    216a:	1ad2      	subs	r2, r2, r3
    216c:	1aff      	subs	r7, r7, r3
    216e:	9206      	str	r2, [sp, #24]
    2170:	9a09      	ldr	r2, [sp, #36]	; 0x24
    2172:	1ad3      	subs	r3, r2, r3
    2174:	9309      	str	r3, [sp, #36]	; 0x24
    2176:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2178:	b1f3      	cbz	r3, 21b8 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1b8>
    217a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    217c:	2b00      	cmp	r3, #0
    217e:	f000 80a4 	beq.w	22ca <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2ca>
    2182:	2c00      	cmp	r4, #0
    2184:	dd10      	ble.n	21a8 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1a8>
    2186:	4631      	mov	r1, r6
    2188:	4622      	mov	r2, r4
    218a:	4628      	mov	r0, r5
    218c:	f00f fc92 	bl	11ab4 <__pow5mult>
    2190:	465a      	mov	r2, fp
    2192:	4601      	mov	r1, r0
    2194:	4606      	mov	r6, r0
    2196:	4628      	mov	r0, r5
    2198:	f014 fb3f 	bl	1681a <__multiply>
    219c:	4680      	mov	r8, r0
    219e:	4659      	mov	r1, fp
    21a0:	4628      	mov	r0, r5
    21a2:	46c3      	mov	fp, r8
    21a4:	f014 fa8c 	bl	166c0 <_Bfree>
    21a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    21aa:	1b1a      	subs	r2, r3, r4
    21ac:	d004      	beq.n	21b8 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1b8>
    21ae:	4659      	mov	r1, fp
    21b0:	4628      	mov	r0, r5
    21b2:	f00f fc7f 	bl	11ab4 <__pow5mult>
    21b6:	4683      	mov	fp, r0
    21b8:	2101      	movs	r1, #1
    21ba:	4628      	mov	r0, r5
    21bc:	f014 fb24 	bl	16808 <__i2b>
    21c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    21c2:	4604      	mov	r4, r0
    21c4:	2b00      	cmp	r3, #0
    21c6:	f340 8082 	ble.w	22ce <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2ce>
    21ca:	461a      	mov	r2, r3
    21cc:	4601      	mov	r1, r0
    21ce:	4628      	mov	r0, r5
    21d0:	f00f fc70 	bl	11ab4 <__pow5mult>
    21d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
    21d6:	4604      	mov	r4, r0
    21d8:	2b01      	cmp	r3, #1
    21da:	dd7b      	ble.n	22d4 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2d4>
    21dc:	f04f 0800 	mov.w	r8, #0
    21e0:	6923      	ldr	r3, [r4, #16]
    21e2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    21e6:	6918      	ldr	r0, [r3, #16]
    21e8:	f014 fac0 	bl	1676c <__hi0bits>
    21ec:	f1c0 0020 	rsb	r0, r0, #32
    21f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    21f2:	4418      	add	r0, r3
    21f4:	f010 001f 	ands.w	r0, r0, #31
    21f8:	f000 808d 	beq.w	2316 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x316>
    21fc:	f1c0 0320 	rsb	r3, r0, #32
    2200:	2b04      	cmp	r3, #4
    2202:	f340 8086 	ble.w	2312 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x312>
    2206:	f1c0 001c 	rsb	r0, r0, #28
    220a:	9b06      	ldr	r3, [sp, #24]
    220c:	4407      	add	r7, r0
    220e:	4403      	add	r3, r0
    2210:	9306      	str	r3, [sp, #24]
    2212:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2214:	4403      	add	r3, r0
    2216:	9309      	str	r3, [sp, #36]	; 0x24
    2218:	9b06      	ldr	r3, [sp, #24]
    221a:	2b00      	cmp	r3, #0
    221c:	dd05      	ble.n	222a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x22a>
    221e:	4659      	mov	r1, fp
    2220:	461a      	mov	r2, r3
    2222:	4628      	mov	r0, r5
    2224:	f014 fb94 	bl	16950 <__lshift>
    2228:	4683      	mov	fp, r0
    222a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    222c:	2b00      	cmp	r3, #0
    222e:	dd05      	ble.n	223c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x23c>
    2230:	4621      	mov	r1, r4
    2232:	461a      	mov	r2, r3
    2234:	4628      	mov	r0, r5
    2236:	f014 fb8b 	bl	16950 <__lshift>
    223a:	4604      	mov	r4, r0
    223c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    223e:	2b00      	cmp	r3, #0
    2240:	d06b      	beq.n	231a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x31a>
    2242:	4621      	mov	r1, r4
    2244:	4658      	mov	r0, fp
    2246:	f014 fbe2 	bl	16a0e <__mcmp>
    224a:	2800      	cmp	r0, #0
    224c:	da65      	bge.n	231a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x31a>
    224e:	2300      	movs	r3, #0
    2250:	4659      	mov	r1, fp
    2252:	220a      	movs	r2, #10
    2254:	4628      	mov	r0, r5
    2256:	f014 fa4a 	bl	166ee <__multadd>
    225a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    225c:	f10a 3aff 	add.w	sl, sl, #4294967295
    2260:	4683      	mov	fp, r0
    2262:	2b00      	cmp	r3, #0
    2264:	f000 818b 	beq.w	257e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x57e>
    2268:	4631      	mov	r1, r6
    226a:	2300      	movs	r3, #0
    226c:	220a      	movs	r2, #10
    226e:	4628      	mov	r0, r5
    2270:	f014 fa3d 	bl	166ee <__multadd>
    2274:	f1b9 0f00 	cmp.w	r9, #0
    2278:	4606      	mov	r6, r0
    227a:	f300 8091 	bgt.w	23a0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x3a0>
    227e:	9b22      	ldr	r3, [sp, #136]	; 0x88
    2280:	2b02      	cmp	r3, #2
    2282:	f340 808d 	ble.w	23a0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x3a0>
    2286:	e050      	b.n	232a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x32a>
    2288:	9b16      	ldr	r3, [sp, #88]	; 0x58
    228a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    228e:	e756      	b.n	213e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x13e>
    2290:	9b08      	ldr	r3, [sp, #32]
    2292:	1e5c      	subs	r4, r3, #1
    2294:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2296:	42a3      	cmp	r3, r4
    2298:	bfb7      	itett	lt
    229a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
    229c:	1b1c      	subge	r4, r3, r4
    229e:	940a      	strlt	r4, [sp, #40]	; 0x28
    22a0:	1ae2      	sublt	r2, r4, r3
    22a2:	bfbf      	itttt	lt
    22a4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
    22a6:	2400      	movlt	r4, #0
    22a8:	189b      	addlt	r3, r3, r2
    22aa:	930e      	strlt	r3, [sp, #56]	; 0x38
    22ac:	9b08      	ldr	r3, [sp, #32]
    22ae:	2b00      	cmp	r3, #0
    22b0:	bfbb      	ittet	lt
    22b2:	9b06      	ldrlt	r3, [sp, #24]
    22b4:	9a08      	ldrlt	r2, [sp, #32]
    22b6:	9f06      	ldrge	r7, [sp, #24]
    22b8:	1a9f      	sublt	r7, r3, r2
    22ba:	bfac      	ite	ge
    22bc:	9b08      	ldrge	r3, [sp, #32]
    22be:	2300      	movlt	r3, #0
    22c0:	e73f      	b.n	2142 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x142>
    22c2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    22c4:	9f06      	ldr	r7, [sp, #24]
    22c6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    22c8:	e746      	b.n	2158 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x158>
    22ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    22cc:	e76f      	b.n	21ae <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1ae>
    22ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
    22d0:	2b01      	cmp	r3, #1
    22d2:	dc19      	bgt.n	2308 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x308>
    22d4:	9b04      	ldr	r3, [sp, #16]
    22d6:	b9bb      	cbnz	r3, 2308 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x308>
    22d8:	9b05      	ldr	r3, [sp, #20]
    22da:	f3c3 0313 	ubfx	r3, r3, #0, #20
    22de:	b99b      	cbnz	r3, 2308 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x308>
    22e0:	9b05      	ldr	r3, [sp, #20]
    22e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
    22e6:	0d1b      	lsrs	r3, r3, #20
    22e8:	051b      	lsls	r3, r3, #20
    22ea:	b183      	cbz	r3, 230e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x30e>
    22ec:	9b06      	ldr	r3, [sp, #24]
    22ee:	f04f 0801 	mov.w	r8, #1
    22f2:	3301      	adds	r3, #1
    22f4:	9306      	str	r3, [sp, #24]
    22f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    22f8:	3301      	adds	r3, #1
    22fa:	9309      	str	r3, [sp, #36]	; 0x24
    22fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    22fe:	2b00      	cmp	r3, #0
    2300:	f47f af6e 	bne.w	21e0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1e0>
    2304:	2001      	movs	r0, #1
    2306:	e773      	b.n	21f0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1f0>
    2308:	f04f 0800 	mov.w	r8, #0
    230c:	e7f6      	b.n	22fc <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2fc>
    230e:	4698      	mov	r8, r3
    2310:	e7f4      	b.n	22fc <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2fc>
    2312:	d081      	beq.n	2218 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x218>
    2314:	4618      	mov	r0, r3
    2316:	301c      	adds	r0, #28
    2318:	e777      	b.n	220a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x20a>
    231a:	9b08      	ldr	r3, [sp, #32]
    231c:	2b00      	cmp	r3, #0
    231e:	dc39      	bgt.n	2394 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x394>
    2320:	9b22      	ldr	r3, [sp, #136]	; 0x88
    2322:	2b02      	cmp	r3, #2
    2324:	dd36      	ble.n	2394 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x394>
    2326:	f8dd 9020 	ldr.w	r9, [sp, #32]
    232a:	f1b9 0f00 	cmp.w	r9, #0
    232e:	d10d      	bne.n	234c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x34c>
    2330:	4621      	mov	r1, r4
    2332:	464b      	mov	r3, r9
    2334:	2205      	movs	r2, #5
    2336:	4628      	mov	r0, r5
    2338:	f014 f9d9 	bl	166ee <__multadd>
    233c:	4601      	mov	r1, r0
    233e:	4604      	mov	r4, r0
    2340:	4658      	mov	r0, fp
    2342:	f014 fb64 	bl	16a0e <__mcmp>
    2346:	2800      	cmp	r0, #0
    2348:	f73f adc0 	bgt.w	1ecc <_dtoa_r+0x4ac>
    234c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    234e:	9f03      	ldr	r7, [sp, #12]
    2350:	ea6f 0a03 	mvn.w	sl, r3
    2354:	f04f 0800 	mov.w	r8, #0
    2358:	4621      	mov	r1, r4
    235a:	4628      	mov	r0, r5
    235c:	f014 f9b0 	bl	166c0 <_Bfree>
    2360:	2e00      	cmp	r6, #0
    2362:	f43f aeac 	beq.w	20be <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xbe>
    2366:	f1b8 0f00 	cmp.w	r8, #0
    236a:	d005      	beq.n	2378 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x378>
    236c:	45b0      	cmp	r8, r6
    236e:	d003      	beq.n	2378 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x378>
    2370:	4641      	mov	r1, r8
    2372:	4628      	mov	r0, r5
    2374:	f014 f9a4 	bl	166c0 <_Bfree>
    2378:	4631      	mov	r1, r6
    237a:	4628      	mov	r0, r5
    237c:	f014 f9a0 	bl	166c0 <_Bfree>
    2380:	e69d      	b.n	20be <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xbe>
    2382:	2400      	movs	r4, #0
    2384:	4626      	mov	r6, r4
    2386:	e7e1      	b.n	234c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x34c>
    2388:	46c2      	mov	sl, r8
    238a:	4626      	mov	r6, r4
    238c:	e59e      	b.n	1ecc <_dtoa_r+0x4ac>
    238e:	bf00      	nop
    2390:	40240000 	.word	0x40240000
    2394:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2396:	f8dd 9020 	ldr.w	r9, [sp, #32]
    239a:	2b00      	cmp	r3, #0
    239c:	f000 80f6 	beq.w	258c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x58c>
    23a0:	2f00      	cmp	r7, #0
    23a2:	dd05      	ble.n	23b0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x3b0>
    23a4:	4631      	mov	r1, r6
    23a6:	463a      	mov	r2, r7
    23a8:	4628      	mov	r0, r5
    23aa:	f014 fad1 	bl	16950 <__lshift>
    23ae:	4606      	mov	r6, r0
    23b0:	f1b8 0f00 	cmp.w	r8, #0
    23b4:	d055      	beq.n	2462 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x462>
    23b6:	6871      	ldr	r1, [r6, #4]
    23b8:	4628      	mov	r0, r5
    23ba:	f014 f94d 	bl	16658 <_Balloc>
    23be:	6932      	ldr	r2, [r6, #16]
    23c0:	4607      	mov	r7, r0
    23c2:	f106 010c 	add.w	r1, r6, #12
    23c6:	3202      	adds	r2, #2
    23c8:	300c      	adds	r0, #12
    23ca:	0092      	lsls	r2, r2, #2
    23cc:	f013 fe8e 	bl	160ec <memcpy>
    23d0:	2201      	movs	r2, #1
    23d2:	4639      	mov	r1, r7
    23d4:	4628      	mov	r0, r5
    23d6:	f014 fabb 	bl	16950 <__lshift>
    23da:	9b03      	ldr	r3, [sp, #12]
    23dc:	46b0      	mov	r8, r6
    23de:	4606      	mov	r6, r0
    23e0:	3301      	adds	r3, #1
    23e2:	9308      	str	r3, [sp, #32]
    23e4:	9b03      	ldr	r3, [sp, #12]
    23e6:	444b      	add	r3, r9
    23e8:	930a      	str	r3, [sp, #40]	; 0x28
    23ea:	9b04      	ldr	r3, [sp, #16]
    23ec:	f003 0301 	and.w	r3, r3, #1
    23f0:	9309      	str	r3, [sp, #36]	; 0x24
    23f2:	9b08      	ldr	r3, [sp, #32]
    23f4:	4621      	mov	r1, r4
    23f6:	4658      	mov	r0, fp
    23f8:	3b01      	subs	r3, #1
    23fa:	9304      	str	r3, [sp, #16]
    23fc:	f014 f844 	bl	16488 <quorem>
    2400:	4603      	mov	r3, r0
    2402:	4641      	mov	r1, r8
    2404:	9006      	str	r0, [sp, #24]
    2406:	4658      	mov	r0, fp
    2408:	3330      	adds	r3, #48	; 0x30
    240a:	930b      	str	r3, [sp, #44]	; 0x2c
    240c:	f014 faff 	bl	16a0e <__mcmp>
    2410:	4632      	mov	r2, r6
    2412:	4681      	mov	r9, r0
    2414:	4621      	mov	r1, r4
    2416:	4628      	mov	r0, r5
    2418:	f014 fb14 	bl	16a44 <__mdiff>
    241c:	68c2      	ldr	r2, [r0, #12]
    241e:	4607      	mov	r7, r0
    2420:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2422:	bb02      	cbnz	r2, 2466 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x466>
    2424:	4601      	mov	r1, r0
    2426:	4658      	mov	r0, fp
    2428:	f014 faf1 	bl	16a0e <__mcmp>
    242c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    242e:	4602      	mov	r2, r0
    2430:	4639      	mov	r1, r7
    2432:	4628      	mov	r0, r5
    2434:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
    2438:	f014 f942 	bl	166c0 <_Bfree>
    243c:	9b22      	ldr	r3, [sp, #136]	; 0x88
    243e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    2440:	9f08      	ldr	r7, [sp, #32]
    2442:	ea43 0102 	orr.w	r1, r3, r2
    2446:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2448:	430b      	orrs	r3, r1
    244a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    244c:	d10d      	bne.n	246a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x46a>
    244e:	2b39      	cmp	r3, #57	; 0x39
    2450:	d029      	beq.n	24a6 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4a6>
    2452:	f1b9 0f00 	cmp.w	r9, #0
    2456:	dd01      	ble.n	245c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x45c>
    2458:	9b06      	ldr	r3, [sp, #24]
    245a:	3331      	adds	r3, #49	; 0x31
    245c:	9a04      	ldr	r2, [sp, #16]
    245e:	7013      	strb	r3, [r2, #0]
    2460:	e77a      	b.n	2358 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x358>
    2462:	4630      	mov	r0, r6
    2464:	e7b9      	b.n	23da <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x3da>
    2466:	2201      	movs	r2, #1
    2468:	e7e2      	b.n	2430 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x430>
    246a:	f1b9 0f00 	cmp.w	r9, #0
    246e:	db06      	blt.n	247e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x47e>
    2470:	9922      	ldr	r1, [sp, #136]	; 0x88
    2472:	ea41 0909 	orr.w	r9, r1, r9
    2476:	9909      	ldr	r1, [sp, #36]	; 0x24
    2478:	ea59 0101 	orrs.w	r1, r9, r1
    247c:	d120      	bne.n	24c0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4c0>
    247e:	2a00      	cmp	r2, #0
    2480:	ddec      	ble.n	245c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x45c>
    2482:	4659      	mov	r1, fp
    2484:	2201      	movs	r2, #1
    2486:	4628      	mov	r0, r5
    2488:	9308      	str	r3, [sp, #32]
    248a:	f014 fa61 	bl	16950 <__lshift>
    248e:	4621      	mov	r1, r4
    2490:	4683      	mov	fp, r0
    2492:	f014 fabc 	bl	16a0e <__mcmp>
    2496:	2800      	cmp	r0, #0
    2498:	9b08      	ldr	r3, [sp, #32]
    249a:	dc02      	bgt.n	24a2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4a2>
    249c:	d1de      	bne.n	245c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x45c>
    249e:	07da      	lsls	r2, r3, #31
    24a0:	d5dc      	bpl.n	245c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x45c>
    24a2:	2b39      	cmp	r3, #57	; 0x39
    24a4:	d1d8      	bne.n	2458 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x458>
    24a6:	2339      	movs	r3, #57	; 0x39
    24a8:	9a04      	ldr	r2, [sp, #16]
    24aa:	7013      	strb	r3, [r2, #0]
    24ac:	463b      	mov	r3, r7
    24ae:	461f      	mov	r7, r3
    24b0:	3b01      	subs	r3, #1
    24b2:	f817 2c01 	ldrb.w	r2, [r7, #-1]
    24b6:	2a39      	cmp	r2, #57	; 0x39
    24b8:	d050      	beq.n	255c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x55c>
    24ba:	3201      	adds	r2, #1
    24bc:	701a      	strb	r2, [r3, #0]
    24be:	e74b      	b.n	2358 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x358>
    24c0:	2a00      	cmp	r2, #0
    24c2:	dd03      	ble.n	24cc <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4cc>
    24c4:	2b39      	cmp	r3, #57	; 0x39
    24c6:	d0ee      	beq.n	24a6 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4a6>
    24c8:	3301      	adds	r3, #1
    24ca:	e7c7      	b.n	245c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x45c>
    24cc:	9a08      	ldr	r2, [sp, #32]
    24ce:	990a      	ldr	r1, [sp, #40]	; 0x28
    24d0:	f802 3c01 	strb.w	r3, [r2, #-1]
    24d4:	428a      	cmp	r2, r1
    24d6:	d02a      	beq.n	252e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x52e>
    24d8:	4659      	mov	r1, fp
    24da:	2300      	movs	r3, #0
    24dc:	220a      	movs	r2, #10
    24de:	4628      	mov	r0, r5
    24e0:	f014 f905 	bl	166ee <__multadd>
    24e4:	45b0      	cmp	r8, r6
    24e6:	4683      	mov	fp, r0
    24e8:	f04f 0300 	mov.w	r3, #0
    24ec:	f04f 020a 	mov.w	r2, #10
    24f0:	4641      	mov	r1, r8
    24f2:	4628      	mov	r0, r5
    24f4:	d107      	bne.n	2506 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x506>
    24f6:	f014 f8fa 	bl	166ee <__multadd>
    24fa:	4680      	mov	r8, r0
    24fc:	4606      	mov	r6, r0
    24fe:	9b08      	ldr	r3, [sp, #32]
    2500:	3301      	adds	r3, #1
    2502:	9308      	str	r3, [sp, #32]
    2504:	e775      	b.n	23f2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x3f2>
    2506:	f014 f8f2 	bl	166ee <__multadd>
    250a:	4631      	mov	r1, r6
    250c:	4680      	mov	r8, r0
    250e:	2300      	movs	r3, #0
    2510:	220a      	movs	r2, #10
    2512:	4628      	mov	r0, r5
    2514:	f014 f8eb 	bl	166ee <__multadd>
    2518:	4606      	mov	r6, r0
    251a:	e7f0      	b.n	24fe <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4fe>
    251c:	f1b9 0f00 	cmp.w	r9, #0
    2520:	9a03      	ldr	r2, [sp, #12]
    2522:	f04f 0800 	mov.w	r8, #0
    2526:	bfcc      	ite	gt
    2528:	464f      	movgt	r7, r9
    252a:	2701      	movle	r7, #1
    252c:	4417      	add	r7, r2
    252e:	4659      	mov	r1, fp
    2530:	2201      	movs	r2, #1
    2532:	4628      	mov	r0, r5
    2534:	9308      	str	r3, [sp, #32]
    2536:	f014 fa0b 	bl	16950 <__lshift>
    253a:	4621      	mov	r1, r4
    253c:	4683      	mov	fp, r0
    253e:	f014 fa66 	bl	16a0e <__mcmp>
    2542:	2800      	cmp	r0, #0
    2544:	dcb2      	bgt.n	24ac <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4ac>
    2546:	d102      	bne.n	254e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x54e>
    2548:	9b08      	ldr	r3, [sp, #32]
    254a:	07db      	lsls	r3, r3, #31
    254c:	d4ae      	bmi.n	24ac <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4ac>
    254e:	463b      	mov	r3, r7
    2550:	461f      	mov	r7, r3
    2552:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    2556:	2a30      	cmp	r2, #48	; 0x30
    2558:	d0fa      	beq.n	2550 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x550>
    255a:	e6fd      	b.n	2358 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x358>
    255c:	9a03      	ldr	r2, [sp, #12]
    255e:	429a      	cmp	r2, r3
    2560:	d1a5      	bne.n	24ae <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4ae>
    2562:	f10a 0a01 	add.w	sl, sl, #1
    2566:	2331      	movs	r3, #49	; 0x31
    2568:	e779      	b.n	245e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x45e>
    256a:	4b13      	ldr	r3, [pc, #76]	; (25b8 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x5b8>)
    256c:	f7ff babe 	b.w	1aec <_dtoa_r+0xcc>
    2570:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2572:	2b00      	cmp	r3, #0
    2574:	f47f aa96 	bne.w	1aa4 <_dtoa_r+0x84>
    2578:	4b10      	ldr	r3, [pc, #64]	; (25bc <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x5bc>)
    257a:	f7ff bab7 	b.w	1aec <_dtoa_r+0xcc>
    257e:	f1b9 0f00 	cmp.w	r9, #0
    2582:	dc03      	bgt.n	258c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x58c>
    2584:	9b22      	ldr	r3, [sp, #136]	; 0x88
    2586:	2b02      	cmp	r3, #2
    2588:	f73f aecf 	bgt.w	232a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x32a>
    258c:	9f03      	ldr	r7, [sp, #12]
    258e:	4621      	mov	r1, r4
    2590:	4658      	mov	r0, fp
    2592:	f013 ff79 	bl	16488 <quorem>
    2596:	9a03      	ldr	r2, [sp, #12]
    2598:	f100 0330 	add.w	r3, r0, #48	; 0x30
    259c:	f807 3b01 	strb.w	r3, [r7], #1
    25a0:	1aba      	subs	r2, r7, r2
    25a2:	4591      	cmp	r9, r2
    25a4:	ddba      	ble.n	251c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x51c>
    25a6:	4659      	mov	r1, fp
    25a8:	2300      	movs	r3, #0
    25aa:	220a      	movs	r2, #10
    25ac:	4628      	mov	r0, r5
    25ae:	f014 f89e 	bl	166ee <__multadd>
    25b2:	4683      	mov	fp, r0
    25b4:	e7eb      	b.n	258e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x58e>
    25b6:	bf00      	nop
    25b8:	00027a5e 	.word	0x00027a5e
    25bc:	00027a82 	.word	0x00027a82

000025c0 <_Z18ee_serial_callbackc>:
 * from the UART ISR for each new character received. When the parser sees the
 * termination character, the user-defined th_command_ready() command is called.
 * It is up to the application to then dispatch this command outside the ISR
 * as soon as possible by calling ee_serial_command_parser_callback(), below.
 */
void ee_serial_callback(char c) {
    25c0:	b538      	push	{r3, r4, r5, lr}
  if (c == EE_CMD_TERMINATOR) {
    25c2:	2825      	cmp	r0, #37	; 0x25
    25c4:	d00c      	beq.n	25e0 <_Z18ee_serial_callbackc+0x20>
    g_cmd_buf[g_cmd_pos] = (char)0;
    th_command_ready(g_cmd_buf);
    g_cmd_pos = 0;
  } else {
    g_cmd_buf[g_cmd_pos] = c;
    25c6:	4b0c      	ldr	r3, [pc, #48]	; (25f8 <_Z18ee_serial_callbackc+0x38>)
    25c8:	681a      	ldr	r2, [r3, #0]
    25ca:	490c      	ldr	r1, [pc, #48]	; (25fc <_Z18ee_serial_callbackc+0x3c>)
    25cc:	5488      	strb	r0, [r1, r2]
    g_cmd_pos = g_cmd_pos >= EE_CMD_SIZE ? EE_CMD_SIZE : g_cmd_pos + 1;
    25ce:	681b      	ldr	r3, [r3, #0]
    25d0:	2b4f      	cmp	r3, #79	; 0x4f
    25d2:	d80e      	bhi.n	25f2 <_Z18ee_serial_callbackc+0x32>
    25d4:	4b08      	ldr	r3, [pc, #32]	; (25f8 <_Z18ee_serial_callbackc+0x38>)
    25d6:	681b      	ldr	r3, [r3, #0]
    25d8:	3301      	adds	r3, #1
    25da:	4a07      	ldr	r2, [pc, #28]	; (25f8 <_Z18ee_serial_callbackc+0x38>)
    25dc:	6013      	str	r3, [r2, #0]
  }
}
    25de:	bd38      	pop	{r3, r4, r5, pc}
    g_cmd_buf[g_cmd_pos] = (char)0;
    25e0:	4c05      	ldr	r4, [pc, #20]	; (25f8 <_Z18ee_serial_callbackc+0x38>)
    25e2:	6823      	ldr	r3, [r4, #0]
    25e4:	4805      	ldr	r0, [pc, #20]	; (25fc <_Z18ee_serial_callbackc+0x3c>)
    25e6:	2500      	movs	r5, #0
    25e8:	54c5      	strb	r5, [r0, r3]
    th_command_ready(g_cmd_buf);
    25ea:	f00f fba4 	bl	11d36 <_Z16th_command_readyPVc>
    g_cmd_pos = 0;
    25ee:	6025      	str	r5, [r4, #0]
    25f0:	e7f5      	b.n	25de <_Z18ee_serial_callbackc+0x1e>
    g_cmd_pos = g_cmd_pos >= EE_CMD_SIZE ? EE_CMD_SIZE : g_cmd_pos + 1;
    25f2:	2350      	movs	r3, #80	; 0x50
    25f4:	e7f1      	b.n	25da <_Z18ee_serial_callbackc+0x1a>
    25f6:	bf00      	nop
    25f8:	20006924 	.word	0x20006924
    25fc:	200068d0 	.word	0x200068d0

00002600 <_Z23ee_benchmark_initializev>:
}

/**
 * Perform the basic setup.
 */
void ee_benchmark_initialize(void) {
    2600:	b508      	push	{r3, lr}
  th_serialport_initialize();
    2602:	f00f fbb2 	bl	11d6a <_Z24th_serialport_initializev>
  th_timestamp_initialize();
    2606:	f000 fadb 	bl	2bc0 <_Z23th_timestamp_initializev>
  th_final_initialize();
    260a:	f000 fae3 	bl	2bd4 <_Z19th_final_initializev>
  th_printf(EE_MSG_INIT_DONE);
    260e:	4805      	ldr	r0, [pc, #20]	; (2624 <_Z23ee_benchmark_initializev+0x24>)
    2610:	f00f fb9d 	bl	11d4e <_Z9th_printfPKcz>
  // Enable the command parser here (the callback is connected)
  g_state_parser_enabled = true;
    2614:	4b04      	ldr	r3, [pc, #16]	; (2628 <_Z23ee_benchmark_initializev+0x28>)
    2616:	2201      	movs	r2, #1
    2618:	701a      	strb	r2, [r3, #0]
  // At this point, the serial monitor should be up and running,
  th_printf(EE_MSG_READY);
    261a:	4804      	ldr	r0, [pc, #16]	; (262c <_Z23ee_benchmark_initializev+0x2c>)
    261c:	f00f fb97 	bl	11d4e <_Z9th_printfPKcz>
  
}
    2620:	bd08      	pop	{r3, pc}
    2622:	bf00      	nop
    2624:	00017208 	.word	0x00017208
    2628:	20007470 	.word	0x20007470
    262c:	00017218 	.word	0x00017218

00002630 <_Z8ee_inferjj>:
 *
 * For testing, you can pre-load known-good data into the buffer during the
 * th_final_initialize() function.
 *
 */
void ee_infer(size_t n, size_t n_warmup) {
    2630:	b570      	push	{r4, r5, r6, lr}
    2632:	4604      	mov	r4, r0
    2634:	460d      	mov	r5, r1
  th_load_tensor(); /* if necessary */
    2636:	f000 fa01 	bl	2a3c <_Z14th_load_tensorv>
  th_printf("m-warmup-start-%d\r\n", n_warmup);
    263a:	4629      	mov	r1, r5
    263c:	4811      	ldr	r0, [pc, #68]	; (2684 <_Z8ee_inferjj+0x54>)
    263e:	f00f fb86 	bl	11d4e <_Z9th_printfPKcz>
  while (n_warmup-- > 0) {
    2642:	1e6e      	subs	r6, r5, #1
    2644:	b11d      	cbz	r5, 264e <_Z8ee_inferjj+0x1e>
    th_infer(); /* call the API inference function */
    2646:	f000 f9e7 	bl	2a18 <_Z8th_inferv>
  while (n_warmup-- > 0) {
    264a:	4635      	mov	r5, r6
    264c:	e7f9      	b.n	2642 <_Z8ee_inferjj+0x12>
  }
  th_printf("m-warmup-done\r\n");
    264e:	480e      	ldr	r0, [pc, #56]	; (2688 <_Z8ee_inferjj+0x58>)
    2650:	f00f fb7d 	bl	11d4e <_Z9th_printfPKcz>
  th_printf("m-infer-start-%d\r\n", n);
    2654:	4621      	mov	r1, r4
    2656:	480d      	ldr	r0, [pc, #52]	; (268c <_Z8ee_inferjj+0x5c>)
    2658:	f00f fb79 	bl	11d4e <_Z9th_printfPKcz>
  th_timestamp();
    265c:	f000 fa9a 	bl	2b94 <_Z12th_timestampv>
  th_pre();
    2660:	f00f fb67 	bl	11d32 <_Z6th_prev>
  while (n-- > 0) {
    2664:	1e65      	subs	r5, r4, #1
    2666:	b11c      	cbz	r4, 2670 <_Z8ee_inferjj+0x40>
    th_infer(); /* call the API inference function */
    2668:	f000 f9d6 	bl	2a18 <_Z8th_inferv>
  while (n-- > 0) {
    266c:	462c      	mov	r4, r5
    266e:	e7f9      	b.n	2664 <_Z8ee_inferjj+0x34>
  }
  th_post();
    2670:	f00f fb60 	bl	11d34 <_Z7th_postv>
  th_timestamp();
    2674:	f000 fa8e 	bl	2b94 <_Z12th_timestampv>
  th_printf("m-infer-done\r\n");
    2678:	4805      	ldr	r0, [pc, #20]	; (2690 <_Z8ee_inferjj+0x60>)
    267a:	f00f fb68 	bl	11d4e <_Z9th_printfPKcz>
  th_results();
    267e:	f000 fa07 	bl	2a90 <_Z10th_resultsv>
}
    2682:	bd70      	pop	{r4, r5, r6, pc}
    2684:	00017224 	.word	0x00017224
    2688:	00017238 	.word	0x00017238
    268c:	00017248 	.word	0x00017248
    2690:	0001725c 	.word	0x0001725c

00002694 <_Z15ee_buffer_parsePc>:

arg_claimed_t ee_buffer_parse(char *p_command) {
    2694:	b570      	push	{r4, r5, r6, lr}
    2696:	b082      	sub	sp, #8
  char *p_next;

  if (strncmp(p_command, "db", EE_CMD_SIZE) != 0) {
    2698:	2250      	movs	r2, #80	; 0x50
    269a:	4951      	ldr	r1, [pc, #324]	; (27e0 <_Z15ee_buffer_parsePc+0x14c>)
    269c:	f013 fe9a 	bl	163d4 <strncmp>
    26a0:	b110      	cbz	r0, 26a8 <_Z15ee_buffer_parsePc+0x14>
    return EE_ARG_UNCLAIMED;
    26a2:	2001      	movs	r0, #1
        }
      }
    }
  }
  return EE_ARG_CLAIMED;
}
    26a4:	b002      	add	sp, #8
    26a6:	bd70      	pop	{r4, r5, r6, pc}
  p_next = strtok(NULL, EE_CMD_DELIMITER);
    26a8:	494e      	ldr	r1, [pc, #312]	; (27e4 <_Z15ee_buffer_parsePc+0x150>)
    26aa:	f00e feb1 	bl	11410 <strtok>
  if (p_next == NULL) {
    26ae:	4605      	mov	r5, r0
    26b0:	b1d8      	cbz	r0, 26ea <_Z15ee_buffer_parsePc+0x56>
  } else if (strncmp(p_next, "load", EE_CMD_SIZE) == 0) {
    26b2:	2250      	movs	r2, #80	; 0x50
    26b4:	494c      	ldr	r1, [pc, #304]	; (27e8 <_Z15ee_buffer_parsePc+0x154>)
    26b6:	f013 fe8d 	bl	163d4 <strncmp>
    26ba:	bb50      	cbnz	r0, 2712 <_Z15ee_buffer_parsePc+0x7e>
    p_next = strtok(NULL, EE_CMD_DELIMITER);
    26bc:	4949      	ldr	r1, [pc, #292]	; (27e4 <_Z15ee_buffer_parsePc+0x150>)
    26be:	f00e fea7 	bl	11410 <strtok>
    if (p_next == NULL) {
    26c2:	b1b8      	cbz	r0, 26f4 <_Z15ee_buffer_parsePc+0x60>
      g_buff_size = (size_t)atoi(p_next);
    26c4:	f013 fd00 	bl	160c8 <atoi>
    26c8:	4601      	mov	r1, r0
    26ca:	4b48      	ldr	r3, [pc, #288]	; (27ec <_Z15ee_buffer_parsePc+0x158>)
    26cc:	6018      	str	r0, [r3, #0]
      if (g_buff_size == 0) {
    26ce:	b1b0      	cbz	r0, 26fe <_Z15ee_buffer_parsePc+0x6a>
        g_buff_pos = 0;
    26d0:	4b47      	ldr	r3, [pc, #284]	; (27f0 <_Z15ee_buffer_parsePc+0x15c>)
    26d2:	2200      	movs	r2, #0
    26d4:	601a      	str	r2, [r3, #0]
        if (g_buff_size > MAX_DB_INPUT_SIZE) {
    26d6:	f5b0 7ff5 	cmp.w	r0, #490	; 0x1ea
    26da:	d915      	bls.n	2708 <_Z15ee_buffer_parsePc+0x74>
          th_printf("Supplied buffer size %d exceeds maximum of %d\n",
    26dc:	f44f 72f5 	mov.w	r2, #490	; 0x1ea
    26e0:	4844      	ldr	r0, [pc, #272]	; (27f4 <_Z15ee_buffer_parsePc+0x160>)
    26e2:	f00f fb34 	bl	11d4e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    26e6:	2000      	movs	r0, #0
    26e8:	e7dc      	b.n	26a4 <_Z15ee_buffer_parsePc+0x10>
    th_printf("e-[Command 'db' requires a subcommand]\r\n");
    26ea:	4843      	ldr	r0, [pc, #268]	; (27f8 <_Z15ee_buffer_parsePc+0x164>)
    26ec:	f00f fb2f 	bl	11d4e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    26f0:	2000      	movs	r0, #0
    26f2:	e7d7      	b.n	26a4 <_Z15ee_buffer_parsePc+0x10>
      th_printf("e-[Command 'db load' requires the # of bytes]\r\n");
    26f4:	4841      	ldr	r0, [pc, #260]	; (27fc <_Z15ee_buffer_parsePc+0x168>)
    26f6:	f00f fb2a 	bl	11d4e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    26fa:	2000      	movs	r0, #0
    26fc:	e7d2      	b.n	26a4 <_Z15ee_buffer_parsePc+0x10>
        th_printf("e-[Command 'db load' must be >0 bytes]\r\n");
    26fe:	4840      	ldr	r0, [pc, #256]	; (2800 <_Z15ee_buffer_parsePc+0x16c>)
    2700:	f00f fb25 	bl	11d4e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    2704:	2000      	movs	r0, #0
    2706:	e7cd      	b.n	26a4 <_Z15ee_buffer_parsePc+0x10>
          th_printf("m-[Expecting %d bytes]\r\n", g_buff_size);
    2708:	483e      	ldr	r0, [pc, #248]	; (2804 <_Z15ee_buffer_parsePc+0x170>)
    270a:	f00f fb20 	bl	11d4e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    270e:	2000      	movs	r0, #0
    2710:	e7c8      	b.n	26a4 <_Z15ee_buffer_parsePc+0x10>
  } else if (strncmp(p_next, "print", EE_CMD_SIZE) == 0) {
    2712:	2250      	movs	r2, #80	; 0x50
    2714:	493c      	ldr	r1, [pc, #240]	; (2808 <_Z15ee_buffer_parsePc+0x174>)
    2716:	4628      	mov	r0, r5
    2718:	f013 fe5c 	bl	163d4 <strncmp>
    271c:	bb60      	cbnz	r0, 2778 <_Z15ee_buffer_parsePc+0xe4>
    size_t i = 0;
    271e:	2400      	movs	r4, #0
    2720:	e012      	b.n	2748 <_Z15ee_buffer_parsePc+0xb4>
        th_printf("m-buffer-");
    2722:	483a      	ldr	r0, [pc, #232]	; (280c <_Z15ee_buffer_parsePc+0x178>)
    2724:	f00f fb13 	bl	11d4e <_Z9th_printfPKcz>
    th_printf("%02x", gp_buff[i]);
    2728:	4b39      	ldr	r3, [pc, #228]	; (2810 <_Z15ee_buffer_parsePc+0x17c>)
    272a:	5d19      	ldrb	r1, [r3, r4]
    272c:	4839      	ldr	r0, [pc, #228]	; (2814 <_Z15ee_buffer_parsePc+0x180>)
    272e:	f00f fb0e 	bl	11d4e <_Z9th_printfPKcz>
    if (((i + 1) % max == 0) || ((i + 1) == g_buff_size)) {
    2732:	3401      	adds	r4, #1
    2734:	f014 0f07 	tst.w	r4, #7
    2738:	d003      	beq.n	2742 <_Z15ee_buffer_parsePc+0xae>
    273a:	4b2c      	ldr	r3, [pc, #176]	; (27ec <_Z15ee_buffer_parsePc+0x158>)
    273c:	681b      	ldr	r3, [r3, #0]
    273e:	429c      	cmp	r4, r3
    2740:	d10c      	bne.n	275c <_Z15ee_buffer_parsePc+0xc8>
        th_printf("\r\n");
    2742:	4835      	ldr	r0, [pc, #212]	; (2818 <_Z15ee_buffer_parsePc+0x184>)
    2744:	f00f fb03 	bl	11d4e <_Z9th_printfPKcz>
    for (; i < g_buff_size; ++i) {
    2748:	4b28      	ldr	r3, [pc, #160]	; (27ec <_Z15ee_buffer_parsePc+0x158>)
    274a:	681b      	ldr	r3, [r3, #0]
    274c:	42a3      	cmp	r3, r4
    274e:	d909      	bls.n	2764 <_Z15ee_buffer_parsePc+0xd0>
    if ((i + max) % max == 0 || i == 0) {
    2750:	f014 0f07 	tst.w	r4, #7
    2754:	d0e5      	beq.n	2722 <_Z15ee_buffer_parsePc+0x8e>
    2756:	2c00      	cmp	r4, #0
    2758:	d1e6      	bne.n	2728 <_Z15ee_buffer_parsePc+0x94>
    275a:	e7e2      	b.n	2722 <_Z15ee_buffer_parsePc+0x8e>
        th_printf("-");
    275c:	482f      	ldr	r0, [pc, #188]	; (281c <_Z15ee_buffer_parsePc+0x188>)
    275e:	f00f faf6 	bl	11d4e <_Z9th_printfPKcz>
    2762:	e7f1      	b.n	2748 <_Z15ee_buffer_parsePc+0xb4>
    if (i % max != 0) {
    2764:	f014 0f07 	tst.w	r4, #7
    2768:	d101      	bne.n	276e <_Z15ee_buffer_parsePc+0xda>
  return EE_ARG_CLAIMED;
    276a:	2000      	movs	r0, #0
    276c:	e79a      	b.n	26a4 <_Z15ee_buffer_parsePc+0x10>
    th_printf("\r\n");
    276e:	482a      	ldr	r0, [pc, #168]	; (2818 <_Z15ee_buffer_parsePc+0x184>)
    2770:	f00f faed 	bl	11d4e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    2774:	2000      	movs	r0, #0
    2776:	e795      	b.n	26a4 <_Z15ee_buffer_parsePc+0x10>
     numbytes = th_strnlen(p_next, EE_CMD_SIZE);
    2778:	2150      	movs	r1, #80	; 0x50
    277a:	4628      	mov	r0, r5
    277c:	f00f fadf 	bl	11d3e <_Z10th_strnlenPKcj>
    2780:	4606      	mov	r6, r0
    if ((numbytes & 1) != 0) {
    2782:	f010 0401 	ands.w	r4, r0, #1
    2786:	d11f      	bne.n	27c8 <_Z15ee_buffer_parsePc+0x134>
    test[2] = 0;
    2788:	2300      	movs	r3, #0
    278a:	f88d 3006 	strb.w	r3, [sp, #6]
    for (size_t i = 0; i < numbytes;) {
    278e:	42b4      	cmp	r4, r6
    2790:	d224      	bcs.n	27dc <_Z15ee_buffer_parsePc+0x148>
      test[0] = p_next[i++];
    2792:	1c63      	adds	r3, r4, #1
    2794:	5d2a      	ldrb	r2, [r5, r4]
    2796:	f88d 2004 	strb.w	r2, [sp, #4]
      test[1] = p_next[i++];
    279a:	5ceb      	ldrb	r3, [r5, r3]
    279c:	3402      	adds	r4, #2
    279e:	f88d 3005 	strb.w	r3, [sp, #5]
      res = ee_hexdec(test);
    27a2:	a801      	add	r0, sp, #4
    27a4:	f00f fa3c 	bl	11c20 <_Z9ee_hexdecPc>
      if (res < 0) {
    27a8:	2800      	cmp	r0, #0
    27aa:	db11      	blt.n	27d0 <_Z15ee_buffer_parsePc+0x13c>
        gp_buff[g_buff_pos] = (uint8_t)res;
    27ac:	4a10      	ldr	r2, [pc, #64]	; (27f0 <_Z15ee_buffer_parsePc+0x15c>)
    27ae:	6813      	ldr	r3, [r2, #0]
    27b0:	4917      	ldr	r1, [pc, #92]	; (2810 <_Z15ee_buffer_parsePc+0x17c>)
    27b2:	54c8      	strb	r0, [r1, r3]
        g_buff_pos++;
    27b4:	3301      	adds	r3, #1
    27b6:	6013      	str	r3, [r2, #0]
        if (g_buff_pos == g_buff_size) {
    27b8:	4a0c      	ldr	r2, [pc, #48]	; (27ec <_Z15ee_buffer_parsePc+0x158>)
    27ba:	6812      	ldr	r2, [r2, #0]
    27bc:	4293      	cmp	r3, r2
    27be:	d1e6      	bne.n	278e <_Z15ee_buffer_parsePc+0xfa>
          th_printf("m-load-done\r\n");
    27c0:	4817      	ldr	r0, [pc, #92]	; (2820 <_Z15ee_buffer_parsePc+0x18c>)
    27c2:	f00f fac4 	bl	11d4e <_Z9th_printfPKcz>
          return EE_ARG_CLAIMED;
    27c6:	e007      	b.n	27d8 <_Z15ee_buffer_parsePc+0x144>
      th_printf("e-[Insufficent number of hex digits]\r\n");
    27c8:	4816      	ldr	r0, [pc, #88]	; (2824 <_Z15ee_buffer_parsePc+0x190>)
    27ca:	f00f fac0 	bl	11d4e <_Z9th_printfPKcz>
      return EE_ARG_CLAIMED;
    27ce:	e003      	b.n	27d8 <_Z15ee_buffer_parsePc+0x144>
        th_printf("e-[Invalid hex digit '%s']\r\n", test);
    27d0:	a901      	add	r1, sp, #4
    27d2:	4815      	ldr	r0, [pc, #84]	; (2828 <_Z15ee_buffer_parsePc+0x194>)
    27d4:	f00f fabb 	bl	11d4e <_Z9th_printfPKcz>
      return EE_ARG_CLAIMED;
    27d8:	2000      	movs	r0, #0
    27da:	e763      	b.n	26a4 <_Z15ee_buffer_parsePc+0x10>
  return EE_ARG_CLAIMED;
    27dc:	2000      	movs	r0, #0
    27de:	e761      	b.n	26a4 <_Z15ee_buffer_parsePc+0x10>
    27e0:	0001726c 	.word	0x0001726c
    27e4:	00017270 	.word	0x00017270
    27e8:	000172a0 	.word	0x000172a0
    27ec:	200068cc 	.word	0x200068cc
    27f0:	200068c8 	.word	0x200068c8
    27f4:	00017304 	.word	0x00017304
    27f8:	00017274 	.word	0x00017274
    27fc:	000172a8 	.word	0x000172a8
    2800:	000172d8 	.word	0x000172d8
    2804:	00017334 	.word	0x00017334
    2808:	00017350 	.word	0x00017350
    280c:	00017358 	.word	0x00017358
    2810:	20006928 	.word	0x20006928
    2814:	00017364 	.word	0x00017364
    2818:	0002784c 	.word	0x0002784c
    281c:	00017360 	.word	0x00017360
    2820:	000173b4 	.word	0x000173b4
    2824:	0001736c 	.word	0x0001736c
    2828:	00017394 	.word	0x00017394

0000282c <_Z16ee_profile_parsePc>:
arg_claimed_t ee_profile_parse(char *command) {
    282c:	b510      	push	{r4, lr}
    282e:	4604      	mov	r4, r0
  if (strncmp(command, "profile", EE_CMD_SIZE) == 0) {
    2830:	2250      	movs	r2, #80	; 0x50
    2832:	493b      	ldr	r1, [pc, #236]	; (2920 <_Z16ee_profile_parsePc+0xf4>)
    2834:	f013 fdce 	bl	163d4 <strncmp>
    2838:	b948      	cbnz	r0, 284e <_Z16ee_profile_parsePc+0x22>
    th_printf("m-profile-[%s]\r\n", EE_FW_VERSION);
    283a:	493a      	ldr	r1, [pc, #232]	; (2924 <_Z16ee_profile_parsePc+0xf8>)
    283c:	483a      	ldr	r0, [pc, #232]	; (2928 <_Z16ee_profile_parsePc+0xfc>)
    283e:	f00f fa86 	bl	11d4e <_Z9th_printfPKcz>
    th_printf("m-model-[%s]\r\n", TH_MODEL_VERSION);
    2842:	493a      	ldr	r1, [pc, #232]	; (292c <_Z16ee_profile_parsePc+0x100>)
    2844:	483a      	ldr	r0, [pc, #232]	; (2930 <_Z16ee_profile_parsePc+0x104>)
    2846:	f00f fa82 	bl	11d4e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    284a:	2000      	movs	r0, #0
}
    284c:	bd10      	pop	{r4, pc}
  } else if (strncmp(command, "help", EE_CMD_SIZE) == 0) {
    284e:	2250      	movs	r2, #80	; 0x50
    2850:	4938      	ldr	r1, [pc, #224]	; (2934 <_Z16ee_profile_parsePc+0x108>)
    2852:	4620      	mov	r0, r4
    2854:	f013 fdbe 	bl	163d4 <strncmp>
    2858:	bb30      	cbnz	r0, 28a8 <_Z16ee_profile_parsePc+0x7c>
    th_printf("%s\r\n", EE_FW_VERSION);
    285a:	4932      	ldr	r1, [pc, #200]	; (2924 <_Z16ee_profile_parsePc+0xf8>)
    285c:	4836      	ldr	r0, [pc, #216]	; (2938 <_Z16ee_profile_parsePc+0x10c>)
    285e:	f00f fa76 	bl	11d4e <_Z9th_printfPKcz>
    th_printf("\r\n");
    2862:	4836      	ldr	r0, [pc, #216]	; (293c <_Z16ee_profile_parsePc+0x110>)
    2864:	f00f fa73 	bl	11d4e <_Z9th_printfPKcz>
    th_printf("help         : Print this information\r\n");
    2868:	4835      	ldr	r0, [pc, #212]	; (2940 <_Z16ee_profile_parsePc+0x114>)
    286a:	f00f fa70 	bl	11d4e <_Z9th_printfPKcz>
    th_printf("name         : Print the name of the device\r\n");
    286e:	4835      	ldr	r0, [pc, #212]	; (2944 <_Z16ee_profile_parsePc+0x118>)
    2870:	f00f fa6d 	bl	11d4e <_Z9th_printfPKcz>
    th_printf("timestsamp   : Generate a timetsamp\r\n");
    2874:	4834      	ldr	r0, [pc, #208]	; (2948 <_Z16ee_profile_parsePc+0x11c>)
    2876:	f00f fa6a 	bl	11d4e <_Z9th_printfPKcz>
    th_printf("db SUBCMD    : Manipulate a generic byte buffer\r\n");
    287a:	4834      	ldr	r0, [pc, #208]	; (294c <_Z16ee_profile_parsePc+0x120>)
    287c:	f00f fa67 	bl	11d4e <_Z9th_printfPKcz>
    th_printf("  load N     : Allocate N bytes and set load counter\r\n");
    2880:	4833      	ldr	r0, [pc, #204]	; (2950 <_Z16ee_profile_parsePc+0x124>)
    2882:	f00f fa64 	bl	11d4e <_Z9th_printfPKcz>
    th_printf("  db HH[HH]* : Load 8-bit hex byte(s) until N bytes\r\n");
    2886:	4833      	ldr	r0, [pc, #204]	; (2954 <_Z16ee_profile_parsePc+0x128>)
    2888:	f00f fa61 	bl	11d4e <_Z9th_printfPKcz>
    th_printf("  print [N=16] [offset=0]\r\n");
    288c:	4832      	ldr	r0, [pc, #200]	; (2958 <_Z16ee_profile_parsePc+0x12c>)
    288e:	f00f fa5e 	bl	11d4e <_Z9th_printfPKcz>
    th_printf("             : Print N bytes at offset as hex\r\n");
    2892:	4832      	ldr	r0, [pc, #200]	; (295c <_Z16ee_profile_parsePc+0x130>)
    2894:	f00f fa5b 	bl	11d4e <_Z9th_printfPKcz>
    th_printf(
    2898:	4831      	ldr	r0, [pc, #196]	; (2960 <_Z16ee_profile_parsePc+0x134>)
    289a:	f00f fa58 	bl	11d4e <_Z9th_printfPKcz>
    th_printf("results      : Return the result fp32 vector\r\n");
    289e:	4831      	ldr	r0, [pc, #196]	; (2964 <_Z16ee_profile_parsePc+0x138>)
    28a0:	f00f fa55 	bl	11d4e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    28a4:	2000      	movs	r0, #0
    28a6:	e7d1      	b.n	284c <_Z16ee_profile_parsePc+0x20>
  } else if (ee_buffer_parse(command) == EE_ARG_CLAIMED) {
    28a8:	4620      	mov	r0, r4
    28aa:	f7ff fef3 	bl	2694 <_Z15ee_buffer_parsePc>
    28ae:	2800      	cmp	r0, #0
    28b0:	d0cc      	beq.n	284c <_Z16ee_profile_parsePc+0x20>
  } else if (strncmp(command, "infer", EE_CMD_SIZE) == 0) {
    28b2:	2250      	movs	r2, #80	; 0x50
    28b4:	492c      	ldr	r1, [pc, #176]	; (2968 <_Z16ee_profile_parsePc+0x13c>)
    28b6:	4620      	mov	r0, r4
    28b8:	f013 fd8c 	bl	163d4 <strncmp>
    28bc:	bb18      	cbnz	r0, 2906 <_Z16ee_profile_parsePc+0xda>
    p_next = strtok(NULL, EE_CMD_DELIMITER);
    28be:	492b      	ldr	r1, [pc, #172]	; (296c <_Z16ee_profile_parsePc+0x140>)
    28c0:	f00e fda6 	bl	11410 <strtok>
    if (p_next) {
    28c4:	b1b0      	cbz	r0, 28f4 <_Z16ee_profile_parsePc+0xc8>
      i = atoi(p_next);
    28c6:	f013 fbff 	bl	160c8 <atoi>
      if (i <= 0) {
    28ca:	1e04      	subs	r4, r0, #0
    28cc:	dd0d      	ble.n	28ea <_Z16ee_profile_parsePc+0xbe>
      p_next = strtok(NULL, EE_CMD_DELIMITER);
    28ce:	4927      	ldr	r1, [pc, #156]	; (296c <_Z16ee_profile_parsePc+0x140>)
    28d0:	2000      	movs	r0, #0
    28d2:	f00e fd9d 	bl	11410 <strtok>
      if (p_next) {
    28d6:	b1a0      	cbz	r0, 2902 <_Z16ee_profile_parsePc+0xd6>
        i = atoi(p_next);
    28d8:	f013 fbf6 	bl	160c8 <atoi>
        if (i < 0) {
    28dc:	1e01      	subs	r1, r0, #0
    28de:	da0b      	bge.n	28f8 <_Z16ee_profile_parsePc+0xcc>
          th_printf("e-[Inference warmup must be >=0]\r\n");
    28e0:	4823      	ldr	r0, [pc, #140]	; (2970 <_Z16ee_profile_parsePc+0x144>)
    28e2:	f00f fa34 	bl	11d4e <_Z9th_printfPKcz>
          return EE_ARG_CLAIMED;
    28e6:	2000      	movs	r0, #0
    28e8:	e7b0      	b.n	284c <_Z16ee_profile_parsePc+0x20>
        th_printf("e-[Inference iterations must be >0]\r\n");
    28ea:	4822      	ldr	r0, [pc, #136]	; (2974 <_Z16ee_profile_parsePc+0x148>)
    28ec:	f00f fa2f 	bl	11d4e <_Z9th_printfPKcz>
        return EE_ARG_CLAIMED;
    28f0:	2000      	movs	r0, #0
    28f2:	e7ab      	b.n	284c <_Z16ee_profile_parsePc+0x20>
    size_t w = 10;
    28f4:	210a      	movs	r1, #10
    size_t n = 1;
    28f6:	2401      	movs	r4, #1
    ee_infer(n, w);
    28f8:	4620      	mov	r0, r4
    28fa:	f7ff fe99 	bl	2630 <_Z8ee_inferjj>
  return EE_ARG_CLAIMED;
    28fe:	2000      	movs	r0, #0
    2900:	e7a4      	b.n	284c <_Z16ee_profile_parsePc+0x20>
    size_t w = 10;
    2902:	210a      	movs	r1, #10
    2904:	e7f8      	b.n	28f8 <_Z16ee_profile_parsePc+0xcc>
  } else if (strncmp(command, "results", EE_CMD_SIZE) == 0) {
    2906:	2250      	movs	r2, #80	; 0x50
    2908:	491b      	ldr	r1, [pc, #108]	; (2978 <_Z16ee_profile_parsePc+0x14c>)
    290a:	4620      	mov	r0, r4
    290c:	f013 fd62 	bl	163d4 <strncmp>
    2910:	b108      	cbz	r0, 2916 <_Z16ee_profile_parsePc+0xea>
    return EE_ARG_UNCLAIMED;
    2912:	2001      	movs	r0, #1
    2914:	e79a      	b.n	284c <_Z16ee_profile_parsePc+0x20>
    th_results();
    2916:	f000 f8bb 	bl	2a90 <_Z10th_resultsv>
  return EE_ARG_CLAIMED;
    291a:	2000      	movs	r0, #0
    291c:	e796      	b.n	284c <_Z16ee_profile_parsePc+0x20>
    291e:	bf00      	nop
    2920:	000173c4 	.word	0x000173c4
    2924:	000173cc 	.word	0x000173cc
    2928:	000173f0 	.word	0x000173f0
    292c:	00017404 	.word	0x00017404
    2930:	0001740c 	.word	0x0001740c
    2934:	0001741c 	.word	0x0001741c
    2938:	00017424 	.word	0x00017424
    293c:	0002784c 	.word	0x0002784c
    2940:	0001742c 	.word	0x0001742c
    2944:	00017454 	.word	0x00017454
    2948:	00017484 	.word	0x00017484
    294c:	000174ac 	.word	0x000174ac
    2950:	000174e0 	.word	0x000174e0
    2954:	00017518 	.word	0x00017518
    2958:	00017550 	.word	0x00017550
    295c:	0001756c 	.word	0x0001756c
    2960:	0001759c 	.word	0x0001759c
    2964:	000175e4 	.word	0x000175e4
    2968:	00017614 	.word	0x00017614
    296c:	00017270 	.word	0x00017270
    2970:	00017644 	.word	0x00017644
    2974:	0001761c 	.word	0x0001761c
    2978:	00017668 	.word	0x00017668

0000297c <_Z33ee_serial_command_parser_callbackPc>:
  if (g_state_parser_enabled != true) {
    297c:	4b14      	ldr	r3, [pc, #80]	; (29d0 <_Z33ee_serial_command_parser_callbackPc+0x54>)
    297e:	781b      	ldrb	r3, [r3, #0]
    2980:	b903      	cbnz	r3, 2984 <_Z33ee_serial_command_parser_callbackPc+0x8>
    2982:	4770      	bx	lr
void ee_serial_command_parser_callback(char *p_command) {
    2984:	b510      	push	{r4, lr}
  tok = strtok(p_command, EE_CMD_DELIMITER);
    2986:	4913      	ldr	r1, [pc, #76]	; (29d4 <_Z33ee_serial_command_parser_callbackPc+0x58>)
    2988:	f00e fd42 	bl	11410 <strtok>
    298c:	4604      	mov	r4, r0
  if (strncmp(tok, EE_CMD_NAME, EE_CMD_SIZE) == 0) {
    298e:	2250      	movs	r2, #80	; 0x50
    2990:	4911      	ldr	r1, [pc, #68]	; (29d8 <_Z33ee_serial_command_parser_callbackPc+0x5c>)
    2992:	f013 fd1f 	bl	163d4 <strncmp>
    2996:	b940      	cbnz	r0, 29aa <_Z33ee_serial_command_parser_callbackPc+0x2e>
    th_printf(EE_MSG_NAME, EE_DEVICE_NAME, TH_VENDOR_NAME_STRING);
    2998:	4a10      	ldr	r2, [pc, #64]	; (29dc <_Z33ee_serial_command_parser_callbackPc+0x60>)
    299a:	4911      	ldr	r1, [pc, #68]	; (29e0 <_Z33ee_serial_command_parser_callbackPc+0x64>)
    299c:	4811      	ldr	r0, [pc, #68]	; (29e4 <_Z33ee_serial_command_parser_callbackPc+0x68>)
    299e:	f00f f9d6 	bl	11d4e <_Z9th_printfPKcz>
  th_printf(EE_MSG_READY);
    29a2:	4811      	ldr	r0, [pc, #68]	; (29e8 <_Z33ee_serial_command_parser_callbackPc+0x6c>)
    29a4:	f00f f9d3 	bl	11d4e <_Z9th_printfPKcz>
}
    29a8:	bd10      	pop	{r4, pc}
  } else if (strncmp(tok, EE_CMD_TIMESTAMP, EE_CMD_SIZE) == 0) {
    29aa:	2250      	movs	r2, #80	; 0x50
    29ac:	490f      	ldr	r1, [pc, #60]	; (29ec <_Z33ee_serial_command_parser_callbackPc+0x70>)
    29ae:	4620      	mov	r0, r4
    29b0:	f013 fd10 	bl	163d4 <strncmp>
    29b4:	b910      	cbnz	r0, 29bc <_Z33ee_serial_command_parser_callbackPc+0x40>
    th_timestamp();
    29b6:	f000 f8ed 	bl	2b94 <_Z12th_timestampv>
    29ba:	e7f2      	b.n	29a2 <_Z33ee_serial_command_parser_callbackPc+0x26>
  } else if (ee_profile_parse(tok) == EE_ARG_CLAIMED) {
    29bc:	4620      	mov	r0, r4
    29be:	f7ff ff35 	bl	282c <_Z16ee_profile_parsePc>
    29c2:	2800      	cmp	r0, #0
    29c4:	d0ed      	beq.n	29a2 <_Z33ee_serial_command_parser_callbackPc+0x26>
    th_printf(EE_ERR_CMD, tok);
    29c6:	4621      	mov	r1, r4
    29c8:	4809      	ldr	r0, [pc, #36]	; (29f0 <_Z33ee_serial_command_parser_callbackPc+0x74>)
    29ca:	f00f f9c0 	bl	11d4e <_Z9th_printfPKcz>
    29ce:	e7e8      	b.n	29a2 <_Z33ee_serial_command_parser_callbackPc+0x26>
    29d0:	20007470 	.word	0x20007470
    29d4:	00017270 	.word	0x00017270
    29d8:	00017670 	.word	0x00017670
    29dc:	00017678 	.word	0x00017678
    29e0:	00017684 	.word	0x00017684
    29e4:	00017688 	.word	0x00017688
    29e8:	00017218 	.word	0x00017218
    29ec:	0001769c 	.word	0x0001769c
    29f0:	000176a8 	.word	0x000176a8

000029f4 <_Z13ee_get_bufferPhj>:
 * typically the length of the provided buffer.
 *
 * @return number of bytes copied from internal buffer.
 *
 */
size_t ee_get_buffer(uint8_t* buffer, size_t max_len) {
    29f4:	b510      	push	{r4, lr}
  int len = max_len < g_buff_pos ? max_len : g_buff_pos;
    29f6:	4b06      	ldr	r3, [pc, #24]	; (2a10 <_Z13ee_get_bufferPhj+0x1c>)
    29f8:	681c      	ldr	r4, [r3, #0]
    29fa:	428c      	cmp	r4, r1
    29fc:	d900      	bls.n	2a00 <_Z13ee_get_bufferPhj+0xc>
    29fe:	460c      	mov	r4, r1
  if (buffer != nullptr) {
    2a00:	b118      	cbz	r0, 2a0a <_Z13ee_get_bufferPhj+0x16>
    memcpy(buffer, gp_buff, len * sizeof(uint8_t));
    2a02:	4622      	mov	r2, r4
    2a04:	4903      	ldr	r1, [pc, #12]	; (2a14 <_Z13ee_get_bufferPhj+0x20>)
    2a06:	f013 fb71 	bl	160ec <memcpy>
  }
  return len;
    2a0a:	4620      	mov	r0, r4
    2a0c:	bd10      	pop	{r4, pc}
    2a0e:	bf00      	nop
    2a10:	200068c8 	.word	0x200068c8
    2a14:	20006928 	.word	0x20006928

00002a18 <_Z8th_inferv>:
  }
  th_printf("]\r\n");
}

// Implement this method with the logic to perform one inference cycle.
void th_infer() { runner->Invoke(); }
    2a18:	b510      	push	{r4, lr}
    2a1a:	4b06      	ldr	r3, [pc, #24]	; (2a34 <_Z8th_inferv+0x1c>)
    2a1c:	681c      	ldr	r4, [r3, #0]
    interpreter_.AllocateTensors();
  }

  void Invoke() {
    // Run the model on this input and make sure it succeeds.
    TfLiteStatus invoke_status = interpreter_.Invoke();
    2a1e:	f104 000c 	add.w	r0, r4, #12
    2a22:	f005 f8c1 	bl	7ba8 <_ZN6tflite16MicroInterpreter6InvokeEv>
    if (invoke_status != kTfLiteOk) {
    2a26:	b900      	cbnz	r0, 2a2a <_Z8th_inferv+0x12>
    2a28:	bd10      	pop	{r4, pc}
      TF_LITE_REPORT_ERROR(reporter_, "Invoke failed.");
    2a2a:	4903      	ldr	r1, [pc, #12]	; (2a38 <_Z8th_inferv+0x20>)
    2a2c:	68a0      	ldr	r0, [r4, #8]
    2a2e:	f011 f92e 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
    2a32:	e7f9      	b.n	2a28 <_Z8th_inferv+0x10>
    2a34:	20006cb0 	.word	0x20006cb0
    2a38:	000176c4 	.word	0x000176c4

00002a3c <_Z14th_load_tensorv>:
void th_load_tensor() {
    2a3c:	b500      	push	{lr}
    2a3e:	b0fd      	sub	sp, #500	; 0x1f4
  size_t bytes = ee_get_buffer(reinterpret_cast<uint8_t *>(input),
    2a40:	f44f 71f5 	mov.w	r1, #490	; 0x1ea
    2a44:	a801      	add	r0, sp, #4
    2a46:	f7ff ffd5 	bl	29f4 <_Z13ee_get_bufferPhj>
  if (bytes / sizeof(int8_t) != kKwsInputSize) {
    2a4a:	f5b0 7ff5 	cmp.w	r0, #490	; 0x1ea
    2a4e:	d008      	beq.n	2a62 <_Z14th_load_tensorv+0x26>
    2a50:	4601      	mov	r1, r0
    th_printf("Input db has %d elemented, expected %d\n", bytes / sizeof(int8_t),
    2a52:	f44f 72f5 	mov.w	r2, #490	; 0x1ea
    2a56:	480c      	ldr	r0, [pc, #48]	; (2a88 <_Z14th_load_tensorv+0x4c>)
    2a58:	f00f f979 	bl	11d4e <_Z9th_printfPKcz>
}
    2a5c:	b07d      	add	sp, #500	; 0x1f4
    2a5e:	f85d fb04 	ldr.w	pc, [sp], #4
  runner->SetInput(input);
    2a62:	4b0a      	ldr	r3, [pc, #40]	; (2a8c <_Z14th_load_tensorv+0x50>)
    2a64:	6818      	ldr	r0, [r3, #0]
    }
  }

  void SetInput(const inputT* custom_input) {
    // Populate input tensor with an image with no person.
    TfLiteTensor* input = interpreter_.input(0);
    2a66:	2100      	movs	r1, #0
    2a68:	300c      	adds	r0, #12
    2a6a:	f004 fb1b 	bl	70a4 <_ZN6tflite16MicroInterpreter5inputEj>

namespace tflite {

template <typename T>
inline T* GetTensorData(TfLiteTensor* tensor) {
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
    2a6e:	4603      	mov	r3, r0
    2a70:	b100      	cbz	r0, 2a74 <_Z14th_load_tensorv+0x38>
    2a72:	6840      	ldr	r0, [r0, #4]
    inputT* input_buffer = tflite::GetTensorData<inputT>(input);
    int input_length = input->bytes / sizeof(inputT);
    2a74:	6999      	ldr	r1, [r3, #24]
    for (int i = 0; i < input_length; i++) {
    2a76:	2300      	movs	r3, #0
    2a78:	4299      	cmp	r1, r3
    2a7a:	ddef      	ble.n	2a5c <_Z14th_load_tensorv+0x20>
      input_buffer[i] = custom_input[i];
    2a7c:	aa01      	add	r2, sp, #4
    2a7e:	56d2      	ldrsb	r2, [r2, r3]
    2a80:	54c2      	strb	r2, [r0, r3]
    for (int i = 0; i < input_length; i++) {
    2a82:	3301      	adds	r3, #1
    2a84:	e7f8      	b.n	2a78 <_Z14th_load_tensorv+0x3c>
    2a86:	bf00      	nop
    2a88:	000176d4 	.word	0x000176d4
    2a8c:	20006cb0 	.word	0x20006cb0

00002a90 <_Z10th_resultsv>:
void th_results() {
    2a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  th_printf("m-results-[");
    2a92:	4830      	ldr	r0, [pc, #192]	; (2b54 <_Z10th_resultsv+0xc4>)
    2a94:	f00f f95b 	bl	11d4e <_Z9th_printfPKcz>
  for (size_t i = 0; i < kCategoryCount; i++) {
    2a98:	2400      	movs	r4, #0
    2a9a:	e049      	b.n	2b30 <_Z10th_resultsv+0xa0>
        DequantizeInt8ToFloat(runner->GetOutput()[i], runner->output_scale(),
    2a9c:	571f      	ldrsb	r7, [r3, r4]
    2a9e:	4d2e      	ldr	r5, [pc, #184]	; (2b58 <_Z10th_resultsv+0xc8>)
    2aa0:	6828      	ldr	r0, [r5, #0]

  int input_size() { return interpreter_.input(0)->bytes / sizeof(inputT); }

  int output_size() { return interpreter_.output(0)->bytes / sizeof(outputT); }

  float output_scale() { return interpreter_.output(0)->params.scale; }
    2aa2:	2100      	movs	r1, #0
    2aa4:	300c      	adds	r0, #12
    2aa6:	f004 faa1 	bl	6fec <_ZN6tflite16MicroInterpreter6outputEj>
    2aaa:	68c6      	ldr	r6, [r0, #12]
    2aac:	6828      	ldr	r0, [r5, #0]

  int output_zero_point() { return interpreter_.output(0)->params.zero_point; }
    2aae:	2100      	movs	r1, #0
    2ab0:	300c      	adds	r0, #12
    2ab2:	f004 fa9b 	bl	6fec <_ZN6tflite16MicroInterpreter6outputEj>
    2ab6:	6900      	ldr	r0, [r0, #16]

#include <limits.h>
#include <math.h>

inline float DequantizeInt8ToFloat(int8_t value, float scale, int zero_point) {
  return static_cast<float>(value - zero_point) * scale;
    2ab8:	1a38      	subs	r0, r7, r0
    2aba:	f7fe f8d5 	bl	c68 <__aeabi_i2f>
    2abe:	4631      	mov	r1, r6
    2ac0:	f7fe f926 	bl	d10 <__aeabi_fmul>
    2ac4:	4607      	mov	r7, r0
    th_printf("0.%d", static_cast<int>(converted * 10));
    2ac6:	4925      	ldr	r1, [pc, #148]	; (2b5c <_Z10th_resultsv+0xcc>)
    2ac8:	f7fe f922 	bl	d10 <__aeabi_fmul>
    2acc:	f7fe fae6 	bl	109c <__aeabi_f2iz>
    2ad0:	4601      	mov	r1, r0
    2ad2:	4823      	ldr	r0, [pc, #140]	; (2b60 <_Z10th_resultsv+0xd0>)
    2ad4:	f00f f93b 	bl	11d4e <_Z9th_printfPKcz>
    th_printf("%d", static_cast<int>(converted * 100) % 10);
    2ad8:	4922      	ldr	r1, [pc, #136]	; (2b64 <_Z10th_resultsv+0xd4>)
    2ada:	4638      	mov	r0, r7
    2adc:	f7fe f918 	bl	d10 <__aeabi_fmul>
    2ae0:	f7fe fadc 	bl	109c <__aeabi_f2iz>
    2ae4:	4e20      	ldr	r6, [pc, #128]	; (2b68 <_Z10th_resultsv+0xd8>)
    2ae6:	fb86 3100 	smull	r3, r1, r6, r0
    2aea:	17c3      	asrs	r3, r0, #31
    2aec:	ebc3 03a1 	rsb	r3, r3, r1, asr #2
    2af0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    2af4:	4d1d      	ldr	r5, [pc, #116]	; (2b6c <_Z10th_resultsv+0xdc>)
    2af6:	eba0 0143 	sub.w	r1, r0, r3, lsl #1
    2afa:	4628      	mov	r0, r5
    2afc:	f00f f927 	bl	11d4e <_Z9th_printfPKcz>
    th_printf("%d", static_cast<int>(converted * 1000) % 10);
    2b00:	491b      	ldr	r1, [pc, #108]	; (2b70 <_Z10th_resultsv+0xe0>)
    2b02:	4638      	mov	r0, r7
    2b04:	f7fe f904 	bl	d10 <__aeabi_fmul>
    2b08:	f7fe fac8 	bl	109c <__aeabi_f2iz>
    2b0c:	fb86 3600 	smull	r3, r6, r6, r0
    2b10:	17c3      	asrs	r3, r0, #31
    2b12:	ebc3 03a6 	rsb	r3, r3, r6, asr #2
    2b16:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    2b1a:	eba0 0143 	sub.w	r1, r0, r3, lsl #1
    2b1e:	4628      	mov	r0, r5
    2b20:	f00f f915 	bl	11d4e <_Z9th_printfPKcz>
    if (i < (kCategoryCount - 1)) {
    2b24:	2c0a      	cmp	r4, #10
    2b26:	d802      	bhi.n	2b2e <_Z10th_resultsv+0x9e>
      th_printf(",");
    2b28:	4812      	ldr	r0, [pc, #72]	; (2b74 <_Z10th_resultsv+0xe4>)
    2b2a:	f00f f910 	bl	11d4e <_Z9th_printfPKcz>
  for (size_t i = 0; i < kCategoryCount; i++) {
    2b2e:	3401      	adds	r4, #1
    2b30:	2c0b      	cmp	r4, #11
    2b32:	d80a      	bhi.n	2b4a <_Z10th_resultsv+0xba>
        DequantizeInt8ToFloat(runner->GetOutput()[i], runner->output_scale(),
    2b34:	4b08      	ldr	r3, [pc, #32]	; (2b58 <_Z10th_resultsv+0xc8>)
    2b36:	6818      	ldr	r0, [r3, #0]
    return tflite::GetTensorData<outputT>(interpreter_.output(0));
    2b38:	2100      	movs	r1, #0
    2b3a:	300c      	adds	r0, #12
    2b3c:	f004 fa56 	bl	6fec <_ZN6tflite16MicroInterpreter6outputEj>
    2b40:	4603      	mov	r3, r0
    2b42:	2800      	cmp	r0, #0
    2b44:	d0aa      	beq.n	2a9c <_Z10th_resultsv+0xc>
    2b46:	6843      	ldr	r3, [r0, #4]
    2b48:	e7a8      	b.n	2a9c <_Z10th_resultsv+0xc>
  th_printf("]\r\n");
    2b4a:	480b      	ldr	r0, [pc, #44]	; (2b78 <_Z10th_resultsv+0xe8>)
    2b4c:	f00f f8ff 	bl	11d4e <_Z9th_printfPKcz>
}
    2b50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2b52:	bf00      	nop
    2b54:	000176fc 	.word	0x000176fc
    2b58:	20006cb0 	.word	0x20006cb0
    2b5c:	41200000 	.word	0x41200000
    2b60:	00017708 	.word	0x00017708
    2b64:	42c80000 	.word	0x42c80000
    2b68:	66666667 	.word	0x66666667
    2b6c:	00026638 	.word	0x00026638
    2b70:	447a0000 	.word	0x447a0000
    2b74:	00017710 	.word	0x00017710
    2b78:	00017568 	.word	0x00017568

00002b7c <_Z12PIN_functionv>:
{
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);

#if defined(GPIO_PIN_CNF_MCUSEL_Msk)
    /* Preserve MCUSEL setting. */
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    2b7c:	4a04      	ldr	r2, [pc, #16]	; (2b90 <_Z12PIN_functionv+0x14>)
    2b7e:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
    2b82:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
#else
    uint32_t cnf = 0;
#endif
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    2b86:	f043 0303 	orr.w	r3, r3, #3
           ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos) |
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
           ((uint32_t)sense << GPIO_PIN_CNF_SENSE_Pos);

    reg->PIN_CNF[pin_number] = cnf;
    2b8a:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c
#define PIN7(port, bit) ((port)*32 + (bit))

void PIN_function() {
  nrf_gpio_cfg_output(PIN7(1,7));
  //nrf_gpio_pin_clear(PIN7);
}
    2b8e:	4770      	bx	lr
    2b90:	50842800 	.word	0x50842800

00002b94 <_Z12th_timestampv>:



void th_timestamp(void) {
    2b94:	b508      	push	{r3, lr}
#if EE_CFG_ENERGY_MODE == 1
/* USER CODE 1 BEGIN */
/* Step 1. Pull pin low */
       // 100000
       PIN_function();
    2b96:	f7ff fff1 	bl	2b7c <_Z12PIN_functionv>
}


NRF_STATIC_INLINE void nrf_gpio_port_out_clear(NRF_GPIO_Type * p_reg, uint32_t clr_mask)
{
    p_reg->OUTCLR = clr_mask;
    2b9a:	4b07      	ldr	r3, [pc, #28]	; (2bb8 <_Z12th_timestampv+0x24>)
    2b9c:	2280      	movs	r2, #128	; 0x80
    2b9e:	60da      	str	r2, [r3, #12]
       nrf_gpio_pin_clear(PIN7(1,7));
      // th_printf("start --------------");
       for (int i=0; i<20000000; ++i) {
    2ba0:	2300      	movs	r3, #0
    2ba2:	4a06      	ldr	r2, [pc, #24]	; (2bbc <_Z12th_timestampv+0x28>)
    2ba4:	4293      	cmp	r3, r2
    2ba6:	dc02      	bgt.n	2bae <_Z12th_timestampv+0x1a>
                asm("nop");
    2ba8:	bf00      	nop
       for (int i=0; i<20000000; ++i) {
    2baa:	3301      	adds	r3, #1
    2bac:	e7f9      	b.n	2ba2 <_Z12th_timestampv+0xe>
    p_reg->OUTSET = set_mask;
    2bae:	4b02      	ldr	r3, [pc, #8]	; (2bb8 <_Z12th_timestampv+0x24>)
    2bb0:	2280      	movs	r2, #128	; 0x80
    2bb2:	609a      	str	r2, [r3, #8]
    //   microSeconds = us_ticker_read();
       /* USER CODE 2 END */
       /* This message must NOT be changed. */
       th_printf(EE_MSG_TIMESTAMP, microSeconds);
#endif
}
    2bb4:	bd08      	pop	{r3, pc}
    2bb6:	bf00      	nop
    2bb8:	50842800 	.word	0x50842800
    2bbc:	01312cff 	.word	0x01312cff

00002bc0 <_Z23th_timestamp_initializev>:

void th_timestamp_initialize(void) {
    2bc0:	b508      	push	{r3, lr}
  /* USER CODE 1 BEGIN */
  // Setting up BOTH perf and energy here
  /* USER CODE 1 END */
  /* This message must NOT be changed. */
  th_printf(EE_MSG_TIMESTAMP_MODE);
    2bc2:	4803      	ldr	r0, [pc, #12]	; (2bd0 <_Z23th_timestamp_initializev+0x10>)
    2bc4:	f00f f8c3 	bl	11d4e <_Z9th_printfPKcz>
  /* Always call the timestamp on initialize so that the open-drain output
     is set to "1" (so that we catch a falling edge) */
  th_timestamp();
    2bc8:	f7ff ffe4 	bl	2b94 <_Z12th_timestampv>
}
    2bcc:	bd08      	pop	{r3, pc}
    2bce:	bf00      	nop
    2bd0:	00017714 	.word	0x00017714

00002bd4 <_Z19th_final_initializev>:
void th_final_initialize(void) {
    2bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2bd6:	b08d      	sub	sp, #52	; 0x34
  static tflite::MicroMutableOpResolver<6> resolver;
    2bd8:	4bb0      	ldr	r3, [pc, #704]	; (2e9c <_Z19th_final_initializev+0x2c8>)
    2bda:	681b      	ldr	r3, [r3, #0]
    2bdc:	f013 0f01 	tst.w	r3, #1
    2be0:	d012      	beq.n	2c08 <_Z19th_final_initializev+0x34>
  resolver.AddFullyConnected();
    2be2:	a804      	add	r0, sp, #16
    2be4:	f009 fd14 	bl	c610 <_ZN6tflite24Register_FULLY_CONNECTEDEv>
                             "AddBuiltin function.");
      }
      return kTfLiteError;
    }

    if (FindOp(op) != nullptr) {
    2be8:	48ad      	ldr	r0, [pc, #692]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2bea:	6803      	ldr	r3, [r0, #0]
    2bec:	699b      	ldr	r3, [r3, #24]
    2bee:	2109      	movs	r1, #9
    2bf0:	4798      	blx	r3
    2bf2:	b1d8      	cbz	r0, 2c2c <_Z19th_final_initializev+0x58>
      if (error_reporter_ != nullptr) {
    2bf4:	4baa      	ldr	r3, [pc, #680]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2bf6:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2bfa:	2800      	cmp	r0, #0
    2bfc:	d03a      	beq.n	2c74 <_Z19th_final_initializev+0xa0>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2bfe:	2209      	movs	r2, #9
    2c00:	49a8      	ldr	r1, [pc, #672]	; (2ea4 <_Z19th_final_initializev+0x2d0>)
    2c02:	f011 f844 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             "Calling AddBuiltin with the same op more than "
                             "once is not supported (Op: #%d).",
                             op);
      }
      return kTfLiteError;
    2c06:	e035      	b.n	2c74 <_Z19th_final_initializev+0xa0>
      : error_reporter_(error_reporter) {}
    2c08:	48a5      	ldr	r0, [pc, #660]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2c0a:	4ba7      	ldr	r3, [pc, #668]	; (2ea8 <_Z19th_final_initializev+0x2d4>)
    2c0c:	6003      	str	r3, [r0, #0]
    2c0e:	2300      	movs	r3, #0
    2c10:	f8c0 30c4 	str.w	r3, [r0, #196]	; 0xc4
    2c14:	f8c0 30e8 	str.w	r3, [r0, #232]	; 0xe8
    2c18:	f8c0 30ec 	str.w	r3, [r0, #236]	; 0xec
  static tflite::MicroMutableOpResolver<6> resolver;
    2c1c:	4b9f      	ldr	r3, [pc, #636]	; (2e9c <_Z19th_final_initializev+0x2c8>)
    2c1e:	2201      	movs	r2, #1
    2c20:	601a      	str	r2, [r3, #0]
    2c22:	4aa2      	ldr	r2, [pc, #648]	; (2eac <_Z19th_final_initializev+0x2d8>)
    2c24:	49a2      	ldr	r1, [pc, #648]	; (2eb0 <_Z19th_final_initializev+0x2dc>)
    2c26:	f00f fd5f 	bl	126e8 <__aeabi_atexit>
    2c2a:	e7da      	b.n	2be2 <_Z19th_final_initializev+0xe>
    }

    if (registrations_len_ >= tOpCount) {
    2c2c:	4b9c      	ldr	r3, [pc, #624]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2c2e:	f8d3 60c4 	ldr.w	r6, [r3, #196]	; 0xc4
    2c32:	2e05      	cmp	r6, #5
    2c34:	d830      	bhi.n	2c98 <_Z19th_final_initializev+0xc4>
                             op, tOpCount);
      }
      return kTfLiteError;
    }

    registrations_[registrations_len_] = registration;
    2c36:	4f9a      	ldr	r7, [pc, #616]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2c38:	eb07 1c46 	add.w	ip, r7, r6, lsl #5
    2c3c:	f10c 0404 	add.w	r4, ip, #4
    2c40:	ad04      	add	r5, sp, #16
    2c42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2c44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2c46:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2c4a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    // Strictly speaking, the builtin_code is not necessary for TFLM but filling
    // it in regardless.
    registrations_[registrations_len_].builtin_code = op;
    2c4e:	2209      	movs	r2, #9
    2c50:	f8cc 2018 	str.w	r2, [ip, #24]
    registrations_len_++;
    2c54:	3601      	adds	r6, #1
    2c56:	f8c7 60c4 	str.w	r6, [r7, #196]	; 0xc4

    builtin_codes_[num_buitin_ops_] = op;
    2c5a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    2c5e:	18f9      	adds	r1, r7, r3
    2c60:	f881 20c8 	strb.w	r2, [r1, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
    2c64:	f103 0234 	add.w	r2, r3, #52	; 0x34
    2c68:	4992      	ldr	r1, [pc, #584]	; (2eb4 <_Z19th_final_initializev+0x2e0>)
    2c6a:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
    num_buitin_ops_++;
    2c6e:	3301      	adds	r3, #1
    2c70:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  resolver.AddConv2D();
    2c74:	a804      	add	r0, sp, #16
    2c76:	f007 ff37 	bl	aae8 <_ZN6tflite16Register_CONV_2DEv>
    if (FindOp(op) != nullptr) {
    2c7a:	4889      	ldr	r0, [pc, #548]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2c7c:	6803      	ldr	r3, [r0, #0]
    2c7e:	699b      	ldr	r3, [r3, #24]
    2c80:	2103      	movs	r1, #3
    2c82:	4798      	blx	r3
    2c84:	b190      	cbz	r0, 2cac <_Z19th_final_initializev+0xd8>
      if (error_reporter_ != nullptr) {
    2c86:	4b86      	ldr	r3, [pc, #536]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2c88:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2c8c:	b390      	cbz	r0, 2cf4 <_Z19th_final_initializev+0x120>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2c8e:	2203      	movs	r2, #3
    2c90:	4984      	ldr	r1, [pc, #528]	; (2ea4 <_Z19th_final_initializev+0x2d0>)
    2c92:	f010 fffc 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2c96:	e02d      	b.n	2cf4 <_Z19th_final_initializev+0x120>
      if (error_reporter_) {
    2c98:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2c9c:	2800      	cmp	r0, #0
    2c9e:	d0e9      	beq.n	2c74 <_Z19th_final_initializev+0xa0>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2ca0:	2306      	movs	r3, #6
    2ca2:	2209      	movs	r2, #9
    2ca4:	4984      	ldr	r1, [pc, #528]	; (2eb8 <_Z19th_final_initializev+0x2e4>)
    2ca6:	f010 fff2 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2caa:	e7e3      	b.n	2c74 <_Z19th_final_initializev+0xa0>
    if (registrations_len_ >= tOpCount) {
    2cac:	4b7c      	ldr	r3, [pc, #496]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2cae:	f8d3 60c4 	ldr.w	r6, [r3, #196]	; 0xc4
    2cb2:	2e05      	cmp	r6, #5
    2cb4:	d830      	bhi.n	2d18 <_Z19th_final_initializev+0x144>
    registrations_[registrations_len_] = registration;
    2cb6:	4f7a      	ldr	r7, [pc, #488]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2cb8:	eb07 1c46 	add.w	ip, r7, r6, lsl #5
    2cbc:	f10c 0404 	add.w	r4, ip, #4
    2cc0:	ad04      	add	r5, sp, #16
    2cc2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2cc4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2cc6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2cca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
    2cce:	2203      	movs	r2, #3
    2cd0:	f8cc 2018 	str.w	r2, [ip, #24]
    registrations_len_++;
    2cd4:	3601      	adds	r6, #1
    2cd6:	f8c7 60c4 	str.w	r6, [r7, #196]	; 0xc4
    builtin_codes_[num_buitin_ops_] = op;
    2cda:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    2cde:	18f9      	adds	r1, r7, r3
    2ce0:	f881 20c8 	strb.w	r2, [r1, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
    2ce4:	f103 0234 	add.w	r2, r3, #52	; 0x34
    2ce8:	4974      	ldr	r1, [pc, #464]	; (2ebc <_Z19th_final_initializev+0x2e8>)
    2cea:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
    num_buitin_ops_++;
    2cee:	3301      	adds	r3, #1
    2cf0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
                      Register_DEPTHWISE_CONV_2D(), ParseDepthwiseConv2D);
    2cf4:	a804      	add	r0, sp, #16
    2cf6:	f008 fdc5 	bl	b884 <_ZN6tflite26Register_DEPTHWISE_CONV_2DEv>
    if (FindOp(op) != nullptr) {
    2cfa:	4869      	ldr	r0, [pc, #420]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2cfc:	6803      	ldr	r3, [r0, #0]
    2cfe:	699b      	ldr	r3, [r3, #24]
    2d00:	2104      	movs	r1, #4
    2d02:	4798      	blx	r3
    2d04:	b190      	cbz	r0, 2d2c <_Z19th_final_initializev+0x158>
      if (error_reporter_ != nullptr) {
    2d06:	4b66      	ldr	r3, [pc, #408]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2d08:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2d0c:	b390      	cbz	r0, 2d74 <_Z19th_final_initializev+0x1a0>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2d0e:	2204      	movs	r2, #4
    2d10:	4964      	ldr	r1, [pc, #400]	; (2ea4 <_Z19th_final_initializev+0x2d0>)
    2d12:	f010 ffbc 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2d16:	e02d      	b.n	2d74 <_Z19th_final_initializev+0x1a0>
      if (error_reporter_) {
    2d18:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2d1c:	2800      	cmp	r0, #0
    2d1e:	d0e9      	beq.n	2cf4 <_Z19th_final_initializev+0x120>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2d20:	2306      	movs	r3, #6
    2d22:	2203      	movs	r2, #3
    2d24:	4964      	ldr	r1, [pc, #400]	; (2eb8 <_Z19th_final_initializev+0x2e4>)
    2d26:	f010 ffb2 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2d2a:	e7e3      	b.n	2cf4 <_Z19th_final_initializev+0x120>
    if (registrations_len_ >= tOpCount) {
    2d2c:	4b5c      	ldr	r3, [pc, #368]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2d2e:	f8d3 60c4 	ldr.w	r6, [r3, #196]	; 0xc4
    2d32:	2e05      	cmp	r6, #5
    2d34:	d830      	bhi.n	2d98 <_Z19th_final_initializev+0x1c4>
    registrations_[registrations_len_] = registration;
    2d36:	4f5a      	ldr	r7, [pc, #360]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2d38:	eb07 1c46 	add.w	ip, r7, r6, lsl #5
    2d3c:	f10c 0404 	add.w	r4, ip, #4
    2d40:	ad04      	add	r5, sp, #16
    2d42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2d44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2d46:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2d4a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
    2d4e:	2204      	movs	r2, #4
    2d50:	f8cc 2018 	str.w	r2, [ip, #24]
    registrations_len_++;
    2d54:	3601      	adds	r6, #1
    2d56:	f8c7 60c4 	str.w	r6, [r7, #196]	; 0xc4
    builtin_codes_[num_buitin_ops_] = op;
    2d5a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    2d5e:	18f9      	adds	r1, r7, r3
    2d60:	f881 20c8 	strb.w	r2, [r1, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
    2d64:	f103 0234 	add.w	r2, r3, #52	; 0x34
    2d68:	4955      	ldr	r1, [pc, #340]	; (2ec0 <_Z19th_final_initializev+0x2ec>)
    2d6a:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
    num_buitin_ops_++;
    2d6e:	3301      	adds	r3, #1
    2d70:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
                      tflite::ops::micro::Register_RESHAPE(), ParseReshape);
    2d74:	a804      	add	r0, sp, #16
    2d76:	f00a fe61 	bl	da3c <_ZN6tflite3ops5micro16Register_RESHAPEEv>
    if (FindOp(op) != nullptr) {
    2d7a:	4849      	ldr	r0, [pc, #292]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2d7c:	6803      	ldr	r3, [r0, #0]
    2d7e:	699b      	ldr	r3, [r3, #24]
    2d80:	2116      	movs	r1, #22
    2d82:	4798      	blx	r3
    2d84:	b190      	cbz	r0, 2dac <_Z19th_final_initializev+0x1d8>
      if (error_reporter_ != nullptr) {
    2d86:	4b46      	ldr	r3, [pc, #280]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2d88:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2d8c:	b390      	cbz	r0, 2df4 <_Z19th_final_initializev+0x220>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2d8e:	2216      	movs	r2, #22
    2d90:	4944      	ldr	r1, [pc, #272]	; (2ea4 <_Z19th_final_initializev+0x2d0>)
    2d92:	f010 ff7c 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2d96:	e02d      	b.n	2df4 <_Z19th_final_initializev+0x220>
      if (error_reporter_) {
    2d98:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2d9c:	2800      	cmp	r0, #0
    2d9e:	d0e9      	beq.n	2d74 <_Z19th_final_initializev+0x1a0>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2da0:	2306      	movs	r3, #6
    2da2:	2204      	movs	r2, #4
    2da4:	4944      	ldr	r1, [pc, #272]	; (2eb8 <_Z19th_final_initializev+0x2e4>)
    2da6:	f010 ff72 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2daa:	e7e3      	b.n	2d74 <_Z19th_final_initializev+0x1a0>
    if (registrations_len_ >= tOpCount) {
    2dac:	4b3c      	ldr	r3, [pc, #240]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2dae:	f8d3 60c4 	ldr.w	r6, [r3, #196]	; 0xc4
    2db2:	2e05      	cmp	r6, #5
    2db4:	d830      	bhi.n	2e18 <_Z19th_final_initializev+0x244>
    registrations_[registrations_len_] = registration;
    2db6:	4f3a      	ldr	r7, [pc, #232]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2db8:	eb07 1c46 	add.w	ip, r7, r6, lsl #5
    2dbc:	f10c 0404 	add.w	r4, ip, #4
    2dc0:	ad04      	add	r5, sp, #16
    2dc2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2dc4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2dc6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2dca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
    2dce:	2216      	movs	r2, #22
    2dd0:	f8cc 2018 	str.w	r2, [ip, #24]
    registrations_len_++;
    2dd4:	3601      	adds	r6, #1
    2dd6:	f8c7 60c4 	str.w	r6, [r7, #196]	; 0xc4
    builtin_codes_[num_buitin_ops_] = op;
    2dda:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    2dde:	18f9      	adds	r1, r7, r3
    2de0:	f881 20c8 	strb.w	r2, [r1, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
    2de4:	f103 0234 	add.w	r2, r3, #52	; 0x34
    2de8:	4936      	ldr	r1, [pc, #216]	; (2ec4 <_Z19th_final_initializev+0x2f0>)
    2dea:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
    num_buitin_ops_++;
    2dee:	3301      	adds	r3, #1
    2df0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  resolver.AddSoftmax();
    2df4:	a804      	add	r0, sp, #16
    2df6:	f00a fe31 	bl	da5c <_ZN6tflite16Register_SOFTMAXEv>
    if (FindOp(op) != nullptr) {
    2dfa:	4829      	ldr	r0, [pc, #164]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2dfc:	6803      	ldr	r3, [r0, #0]
    2dfe:	699b      	ldr	r3, [r3, #24]
    2e00:	2119      	movs	r1, #25
    2e02:	4798      	blx	r3
    2e04:	b190      	cbz	r0, 2e2c <_Z19th_final_initializev+0x258>
      if (error_reporter_ != nullptr) {
    2e06:	4b26      	ldr	r3, [pc, #152]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2e08:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2e0c:	b390      	cbz	r0, 2e74 <_Z19th_final_initializev+0x2a0>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2e0e:	2219      	movs	r2, #25
    2e10:	4924      	ldr	r1, [pc, #144]	; (2ea4 <_Z19th_final_initializev+0x2d0>)
    2e12:	f010 ff3c 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2e16:	e02d      	b.n	2e74 <_Z19th_final_initializev+0x2a0>
      if (error_reporter_) {
    2e18:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2e1c:	2800      	cmp	r0, #0
    2e1e:	d0e9      	beq.n	2df4 <_Z19th_final_initializev+0x220>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2e20:	2306      	movs	r3, #6
    2e22:	2216      	movs	r2, #22
    2e24:	4924      	ldr	r1, [pc, #144]	; (2eb8 <_Z19th_final_initializev+0x2e4>)
    2e26:	f010 ff32 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2e2a:	e7e3      	b.n	2df4 <_Z19th_final_initializev+0x220>
    if (registrations_len_ >= tOpCount) {
    2e2c:	4b1c      	ldr	r3, [pc, #112]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2e2e:	f8d3 60c4 	ldr.w	r6, [r3, #196]	; 0xc4
    2e32:	2e05      	cmp	r6, #5
    2e34:	d84a      	bhi.n	2ecc <_Z19th_final_initializev+0x2f8>
    registrations_[registrations_len_] = registration;
    2e36:	4f1a      	ldr	r7, [pc, #104]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2e38:	eb07 1c46 	add.w	ip, r7, r6, lsl #5
    2e3c:	f10c 0404 	add.w	r4, ip, #4
    2e40:	ad04      	add	r5, sp, #16
    2e42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2e44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2e46:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2e4a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
    2e4e:	2219      	movs	r2, #25
    2e50:	f8cc 2018 	str.w	r2, [ip, #24]
    registrations_len_++;
    2e54:	3601      	adds	r6, #1
    2e56:	f8c7 60c4 	str.w	r6, [r7, #196]	; 0xc4
    builtin_codes_[num_buitin_ops_] = op;
    2e5a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    2e5e:	18f9      	adds	r1, r7, r3
    2e60:	f881 20c8 	strb.w	r2, [r1, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
    2e64:	f103 0234 	add.w	r2, r3, #52	; 0x34
    2e68:	4917      	ldr	r1, [pc, #92]	; (2ec8 <_Z19th_final_initializev+0x2f4>)
    2e6a:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
    num_buitin_ops_++;
    2e6e:	3301      	adds	r3, #1
    2e70:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
                      tflite::Register_AVERAGE_POOL_2D(), ParsePool);
    2e74:	a804      	add	r0, sp, #16
    2e76:	f00a fc65 	bl	d744 <_ZN6tflite24Register_AVERAGE_POOL_2DEv>
    if (FindOp(op) != nullptr) {
    2e7a:	4809      	ldr	r0, [pc, #36]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2e7c:	6803      	ldr	r3, [r0, #0]
    2e7e:	699b      	ldr	r3, [r3, #24]
    2e80:	2101      	movs	r1, #1
    2e82:	4798      	blx	r3
    2e84:	b360      	cbz	r0, 2ee0 <_Z19th_final_initializev+0x30c>
      if (error_reporter_ != nullptr) {
    2e86:	4b06      	ldr	r3, [pc, #24]	; (2ea0 <_Z19th_final_initializev+0x2cc>)
    2e88:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2e8c:	2800      	cmp	r0, #0
    2e8e:	d04b      	beq.n	2f28 <_Z19th_final_initializev+0x354>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2e90:	2201      	movs	r2, #1
    2e92:	4904      	ldr	r1, [pc, #16]	; (2ea4 <_Z19th_final_initializev+0x2d0>)
    2e94:	f010 fefb 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2e98:	e046      	b.n	2f28 <_Z19th_final_initializev+0x354>
    2e9a:	bf00      	nop
    2e9c:	20006b18 	.word	0x20006b18
    2ea0:	20006bc0 	.word	0x20006bc0
    2ea4:	00017730 	.word	0x00017730
    2ea8:	000177cc 	.word	0x000177cc
    2eac:	20006d18 	.word	0x20006d18
    2eb0:	00011cb1 	.word	0x00011cb1
    2eb4:	00009f3d 	.word	0x00009f3d
    2eb8:	00017780 	.word	0x00017780
    2ebc:	00009d41 	.word	0x00009d41
    2ec0:	0000a0ed 	.word	0x0000a0ed
    2ec4:	00009a21 	.word	0x00009a21
    2ec8:	0000a321 	.word	0x0000a321
      if (error_reporter_) {
    2ecc:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2ed0:	2800      	cmp	r0, #0
    2ed2:	d0cf      	beq.n	2e74 <_Z19th_final_initializev+0x2a0>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2ed4:	2306      	movs	r3, #6
    2ed6:	2219      	movs	r2, #25
    2ed8:	492f      	ldr	r1, [pc, #188]	; (2f98 <_Z19th_final_initializev+0x3c4>)
    2eda:	f010 fed8 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2ede:	e7c9      	b.n	2e74 <_Z19th_final_initializev+0x2a0>
    if (registrations_len_ >= tOpCount) {
    2ee0:	4b2e      	ldr	r3, [pc, #184]	; (2f9c <_Z19th_final_initializev+0x3c8>)
    2ee2:	f8d3 60c4 	ldr.w	r6, [r3, #196]	; 0xc4
    2ee6:	2e05      	cmp	r6, #5
    2ee8:	d828      	bhi.n	2f3c <_Z19th_final_initializev+0x368>
    registrations_[registrations_len_] = registration;
    2eea:	4f2c      	ldr	r7, [pc, #176]	; (2f9c <_Z19th_final_initializev+0x3c8>)
    2eec:	eb07 1c46 	add.w	ip, r7, r6, lsl #5
    2ef0:	f10c 0404 	add.w	r4, ip, #4
    2ef4:	ad04      	add	r5, sp, #16
    2ef6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2ef8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2efa:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2efe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
    2f02:	2201      	movs	r2, #1
    2f04:	f8cc 2018 	str.w	r2, [ip, #24]
    registrations_len_++;
    2f08:	4416      	add	r6, r2
    2f0a:	f8c7 60c4 	str.w	r6, [r7, #196]	; 0xc4
    builtin_codes_[num_buitin_ops_] = op;
    2f0e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    2f12:	18f9      	adds	r1, r7, r3
    2f14:	f881 20c8 	strb.w	r2, [r1, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
    2f18:	f103 0234 	add.w	r2, r3, #52	; 0x34
    2f1c:	4920      	ldr	r1, [pc, #128]	; (2fa0 <_Z19th_final_initializev+0x3cc>)
    2f1e:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
    num_buitin_ops_++;
    2f22:	3301      	adds	r3, #1
    2f24:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
         g_kws_model_data, resolver, tensor_arena, kTensorArenaSize);
    2f28:	4b1e      	ldr	r3, [pc, #120]	; (2fa4 <_Z19th_final_initializev+0x3d0>)
    2f2a:	681b      	ldr	r3, [r3, #0]
    2f2c:	f013 0f01 	tst.w	r3, #1
    2f30:	d00e      	beq.n	2f50 <_Z19th_final_initializev+0x37c>
  runner = &model_runner;
    2f32:	4b1d      	ldr	r3, [pc, #116]	; (2fa8 <_Z19th_final_initializev+0x3d4>)
    2f34:	4a1d      	ldr	r2, [pc, #116]	; (2fac <_Z19th_final_initializev+0x3d8>)
    2f36:	601a      	str	r2, [r3, #0]
}
    2f38:	b00d      	add	sp, #52	; 0x34
    2f3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (error_reporter_) {
    2f3c:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2f40:	2800      	cmp	r0, #0
    2f42:	d0f1      	beq.n	2f28 <_Z19th_final_initializev+0x354>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2f44:	2306      	movs	r3, #6
    2f46:	2201      	movs	r2, #1
    2f48:	4913      	ldr	r1, [pc, #76]	; (2f98 <_Z19th_final_initializev+0x3c4>)
    2f4a:	f010 fea0 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2f4e:	e7eb      	b.n	2f28 <_Z19th_final_initializev+0x354>
  value = nullptr;
  type = BuiltinOptions_NONE;
}

inline const tflite::Model *GetModel(const void *buf) {
  return flatbuffers::GetRoot<tflite::Model>(buf);
    2f50:	4817      	ldr	r0, [pc, #92]	; (2fb0 <_Z19th_final_initializev+0x3dc>)
    2f52:	f00e ff3c 	bl	11dce <_ZN11flatbuffers7GetRootIN6tflite5ModelEEEPKT_PKv>
    2f56:	4601      	mov	r1, r0
                     reporter_) {
    2f58:	4c14      	ldr	r4, [pc, #80]	; (2fac <_Z19th_final_initializev+0x3d8>)
    2f5a:	6020      	str	r0, [r4, #0]
namespace tflite {

// Get a pointer to a singleton global error reporter.
ErrorReporter* GetMicroErrorReporter();

class MicroErrorReporter : public ErrorReporter {
    2f5c:	4623      	mov	r3, r4
    2f5e:	4a15      	ldr	r2, [pc, #84]	; (2fb4 <_Z19th_final_initializev+0x3e0>)
    2f60:	f843 2f04 	str.w	r2, [r3, #4]!
    2f64:	60a3      	str	r3, [r4, #8]
    2f66:	f104 050c 	add.w	r5, r4, #12
    2f6a:	2200      	movs	r2, #0
    2f6c:	9202      	str	r2, [sp, #8]
    2f6e:	9301      	str	r3, [sp, #4]
    2f70:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
    2f74:	9300      	str	r3, [sp, #0]
    2f76:	4b10      	ldr	r3, [pc, #64]	; (2fb8 <_Z19th_final_initializev+0x3e4>)
    2f78:	4a08      	ldr	r2, [pc, #32]	; (2f9c <_Z19th_final_initializev+0x3c8>)
    2f7a:	4628      	mov	r0, r5
    2f7c:	f010 faec 	bl	13558 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_13MicroProfilerE>
    interpreter_.AllocateTensors();
    2f80:	4628      	mov	r0, r5
    2f82:	f004 faf9 	bl	7578 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
         g_kws_model_data, resolver, tensor_arena, kTensorArenaSize);
    2f86:	4b07      	ldr	r3, [pc, #28]	; (2fa4 <_Z19th_final_initializev+0x3d0>)
    2f88:	2201      	movs	r2, #1
    2f8a:	601a      	str	r2, [r3, #0]
    2f8c:	4a0b      	ldr	r2, [pc, #44]	; (2fbc <_Z19th_final_initializev+0x3e8>)
    2f8e:	490c      	ldr	r1, [pc, #48]	; (2fc0 <_Z19th_final_initializev+0x3ec>)
    2f90:	4620      	mov	r0, r4
    2f92:	f00f fba9 	bl	126e8 <__aeabi_atexit>
    2f96:	e7cc      	b.n	2f32 <_Z19th_final_initializev+0x35e>
    2f98:	00017780 	.word	0x00017780
    2f9c:	20006bc0 	.word	0x20006bc0
    2fa0:	00009b49 	.word	0x00009b49
    2fa4:	20006b14 	.word	0x20006b14
    2fa8:	20006cb0 	.word	0x20006cb0
    2fac:	20006b1c 	.word	0x20006b1c
    2fb0:	000177f0 	.word	0x000177f0
    2fb4:	00024e14 	.word	0x00024e14
    2fb8:	20000340 	.word	0x20000340
    2fbc:	20006d18 	.word	0x20006d18
    2fc0:	00011cb3 	.word	0x00011cb3

00002fc4 <char_out>:
struct out_context {
	int count;
};

static int char_out(int c, void *ctx_p)
{
    2fc4:	b508      	push	{r3, lr}
	struct out_context *ctx = ctx_p;

	ctx->count++;
    2fc6:	680b      	ldr	r3, [r1, #0]
    2fc8:	3301      	adds	r3, #1
    2fca:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    2fcc:	4b01      	ldr	r3, [pc, #4]	; (2fd4 <char_out+0x10>)
    2fce:	681b      	ldr	r3, [r3, #0]
    2fd0:	4798      	blx	r3
}
    2fd2:	bd08      	pop	{r3, pc}
    2fd4:	20000000 	.word	0x20000000

00002fd8 <__printk_hook_install>:
	_char_out = fn;
    2fd8:	4b01      	ldr	r3, [pc, #4]	; (2fe0 <__printk_hook_install+0x8>)
    2fda:	6018      	str	r0, [r3, #0]
}
    2fdc:	4770      	bx	lr
    2fde:	bf00      	nop
    2fe0:	20000000 	.word	0x20000000

00002fe4 <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
    2fe4:	b500      	push	{lr}
    2fe6:	b083      	sub	sp, #12
    2fe8:	4602      	mov	r2, r0
    2fea:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
    2fec:	2100      	movs	r1, #0
    2fee:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
    2ff0:	a901      	add	r1, sp, #4
    2ff2:	4803      	ldr	r0, [pc, #12]	; (3000 <vprintk+0x1c>)
    2ff4:	f000 f94e 	bl	3294 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
    2ff8:	b003      	add	sp, #12
    2ffa:	f85d fb04 	ldr.w	pc, [sp], #4
    2ffe:	bf00      	nop
    3000:	00002fc5 	.word	0x00002fc5

00003004 <vsnprintk>:

	return ret;
}

int vsnprintk(char *str, size_t size, const char *fmt, va_list ap)
{
    3004:	b510      	push	{r4, lr}
    3006:	b084      	sub	sp, #16
    3008:	4604      	mov	r4, r0
	struct str_context ctx = { str, size, 0 };
    300a:	9001      	str	r0, [sp, #4]
    300c:	9102      	str	r1, [sp, #8]
    300e:	2100      	movs	r1, #0
    3010:	9103      	str	r1, [sp, #12]

	cbvprintf(str_out, &ctx, fmt, ap);
    3012:	a901      	add	r1, sp, #4
    3014:	4805      	ldr	r0, [pc, #20]	; (302c <vsnprintk+0x28>)
    3016:	f000 f93d 	bl	3294 <cbvprintf>

	if (ctx.count < ctx.max) {
    301a:	9b03      	ldr	r3, [sp, #12]
    301c:	9a02      	ldr	r2, [sp, #8]
    301e:	4293      	cmp	r3, r2
    3020:	da01      	bge.n	3026 <vsnprintk+0x22>
		str[ctx.count] = '\0';
    3022:	2200      	movs	r2, #0
    3024:	54e2      	strb	r2, [r4, r3]
	}

	return ctx.count;
}
    3026:	9803      	ldr	r0, [sp, #12]
    3028:	b004      	add	sp, #16
    302a:	bd10      	pop	{r4, pc}
    302c:	00011e23 	.word	0x00011e23

00003030 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    3030:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3034:	b083      	sub	sp, #12
    3036:	4604      	mov	r4, r0
    3038:	4608      	mov	r0, r1
    303a:	4615      	mov	r5, r2
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    303c:	8ba3      	ldrh	r3, [r4, #28]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    303e:	f013 0f08 	tst.w	r3, #8
    3042:	d105      	bne.n	3050 <process_event+0x20>
    3044:	f003 0607 	and.w	r6, r3, #7
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    3048:	2300      	movs	r3, #0
    304a:	9300      	str	r3, [sp, #0]
	list->tail = NULL;
    304c:	9301      	str	r3, [sp, #4]
}
    304e:	e069      	b.n	3124 <process_event+0xf4>
		if (evt == EVT_COMPLETE) {
    3050:	2901      	cmp	r1, #1
    3052:	d009      	beq.n	3068 <process_event+0x38>
			mgr->flags |= ONOFF_FLAG_COMPLETE;
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    3054:	f043 0320 	orr.w	r3, r3, #32
    3058:	83a3      	strh	r3, [r4, #28]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    305a:	f385 8811 	msr	BASEPRI, r5
    305e:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
    3062:	b003      	add	sp, #12
    3064:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    3068:	f043 0310 	orr.w	r3, r3, #16
    306c:	83a3      	strh	r3, [r4, #28]
    306e:	e7f4      	b.n	305a <process_event+0x2a>
			evt = process_recheck(mgr);
    3070:	4620      	mov	r0, r4
    3072:	f00e ff31 	bl	11ed8 <process_recheck>
    3076:	e057      	b.n	3128 <process_event+0xf8>
			res = mgr->last_res;
    3078:	f8d4 9018 	ldr.w	r9, [r4, #24]
			process_complete(mgr, &clients, res);
    307c:	464a      	mov	r2, r9
    307e:	4669      	mov	r1, sp
    3080:	4620      	mov	r0, r4
    3082:	f00e ff42 	bl	11f0a <process_complete>
		onoff_transition_fn transit = NULL;
    3086:	2700      	movs	r7, #0
    3088:	e05a      	b.n	3140 <process_event+0x110>
			transit = mgr->transitions->start;
    308a:	6923      	ldr	r3, [r4, #16]
    308c:	681f      	ldr	r7, [r3, #0]
			set_state(mgr, ONOFF_STATE_TO_ON);
    308e:	2106      	movs	r1, #6
    3090:	4620      	mov	r0, r4
    3092:	f00e fefa 	bl	11e8a <set_state>
		res = 0;
    3096:	f04f 0900 	mov.w	r9, #0
    309a:	e051      	b.n	3140 <process_event+0x110>
			transit = mgr->transitions->stop;
    309c:	6923      	ldr	r3, [r4, #16]
    309e:	685f      	ldr	r7, [r3, #4]
			set_state(mgr, ONOFF_STATE_TO_OFF);
    30a0:	2104      	movs	r1, #4
    30a2:	4620      	mov	r0, r4
    30a4:	f00e fef1 	bl	11e8a <set_state>
		res = 0;
    30a8:	f04f 0900 	mov.w	r9, #0
    30ac:	e048      	b.n	3140 <process_event+0x110>
			transit = mgr->transitions->reset;
    30ae:	6923      	ldr	r3, [r4, #16]
    30b0:	689f      	ldr	r7, [r3, #8]
			set_state(mgr, ONOFF_STATE_RESETTING);
    30b2:	2105      	movs	r1, #5
    30b4:	4620      	mov	r0, r4
    30b6:	f00e fee8 	bl	11e8a <set_state>
		res = 0;
    30ba:	f04f 0900 	mov.w	r9, #0
    30be:	e03f      	b.n	3140 <process_event+0x110>
				   && !sys_slist_is_empty(&mgr->monitors);
    30c0:	2200      	movs	r2, #0
    30c2:	e046      	b.n	3152 <process_event+0x122>
    30c4:	2200      	movs	r2, #0
    30c6:	e044      	b.n	3152 <process_event+0x122>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    30c8:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
    30cc:	83a3      	strh	r3, [r4, #28]
    30ce:	f385 8811 	msr	BASEPRI, r5
    30d2:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    30d6:	2900      	cmp	r1, #0
    30d8:	d144      	bne.n	3164 <process_event+0x134>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    30da:	9b00      	ldr	r3, [sp, #0]
			if (!sys_slist_is_empty(&clients)) {
    30dc:	b12b      	cbz	r3, 30ea <process_event+0xba>
				notify_all(mgr, &clients, state, res);
    30de:	464b      	mov	r3, r9
    30e0:	4642      	mov	r2, r8
    30e2:	4669      	mov	r1, sp
    30e4:	4620      	mov	r0, r4
    30e6:	f00e ff86 	bl	11ff6 <notify_all>
			if (transit != NULL) {
    30ea:	b117      	cbz	r7, 30f2 <process_event+0xc2>
				transit(mgr, transition_complete);
    30ec:	4925      	ldr	r1, [pc, #148]	; (3184 <process_event+0x154>)
    30ee:	4620      	mov	r0, r4
    30f0:	47b8      	blx	r7
	__asm__ volatile(
    30f2:	f04f 0320 	mov.w	r3, #32
    30f6:	f3ef 8511 	mrs	r5, BASEPRI
    30fa:	f383 8812 	msr	BASEPRI_MAX, r3
    30fe:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    3102:	8ba3      	ldrh	r3, [r4, #28]
    3104:	f023 0308 	bic.w	r3, r3, #8
    3108:	83a3      	strh	r3, [r4, #28]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    310a:	8ba3      	ldrh	r3, [r4, #28]
    310c:	f013 0f10 	tst.w	r3, #16
    3110:	d02e      	beq.n	3170 <process_event+0x140>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    3112:	f023 0310 	bic.w	r3, r3, #16
    3116:	83a3      	strh	r3, [r4, #28]
			evt = EVT_COMPLETE;
    3118:	2001      	movs	r0, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    311a:	8ba6      	ldrh	r6, [r4, #28]
    311c:	f006 0607 	and.w	r6, r6, #7
	} while (evt != EVT_NOP);
    3120:	2800      	cmp	r0, #0
    3122:	d09a      	beq.n	305a <process_event+0x2a>
		if (evt == EVT_RECHECK) {
    3124:	2802      	cmp	r0, #2
    3126:	d0a3      	beq.n	3070 <process_event+0x40>
		if (evt == EVT_NOP) {
    3128:	2800      	cmp	r0, #0
    312a:	d096      	beq.n	305a <process_event+0x2a>
		if (evt == EVT_COMPLETE) {
    312c:	2801      	cmp	r0, #1
    312e:	d0a3      	beq.n	3078 <process_event+0x48>
		} else if (evt == EVT_START) {
    3130:	2803      	cmp	r0, #3
    3132:	d0aa      	beq.n	308a <process_event+0x5a>
		} else if (evt == EVT_STOP) {
    3134:	2804      	cmp	r0, #4
    3136:	d0b1      	beq.n	309c <process_event+0x6c>
		} else if (evt == EVT_RESET) {
    3138:	2805      	cmp	r0, #5
    313a:	d0b8      	beq.n	30ae <process_event+0x7e>
		onoff_transition_fn transit = NULL;
    313c:	2700      	movs	r7, #0
		res = 0;
    313e:	46b9      	mov	r9, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    3140:	8ba3      	ldrh	r3, [r4, #28]
    3142:	f003 0807 	and.w	r8, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    3146:	45b0      	cmp	r8, r6
    3148:	d0ba      	beq.n	30c0 <process_event+0x90>
    314a:	68a2      	ldr	r2, [r4, #8]
    314c:	2a00      	cmp	r2, #0
    314e:	d0b9      	beq.n	30c4 <process_event+0x94>
    3150:	2201      	movs	r2, #1
		if (do_monitors
    3152:	4611      	mov	r1, r2
    3154:	2a00      	cmp	r2, #0
    3156:	d1b7      	bne.n	30c8 <process_event+0x98>
    3158:	9a00      	ldr	r2, [sp, #0]
		    || !sys_slist_is_empty(&clients)
    315a:	2a00      	cmp	r2, #0
    315c:	d1b4      	bne.n	30c8 <process_event+0x98>
		    || (transit != NULL)) {
    315e:	2f00      	cmp	r7, #0
    3160:	d1b2      	bne.n	30c8 <process_event+0x98>
    3162:	e7d2      	b.n	310a <process_event+0xda>
				notify_monitors(mgr, state, res);
    3164:	464a      	mov	r2, r9
    3166:	4641      	mov	r1, r8
    3168:	4620      	mov	r0, r4
    316a:	f00e fe96 	bl	11e9a <notify_monitors>
    316e:	e7b4      	b.n	30da <process_event+0xaa>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    3170:	f013 0f20 	tst.w	r3, #32
    3174:	d004      	beq.n	3180 <process_event+0x150>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    3176:	f023 0320 	bic.w	r3, r3, #32
    317a:	83a3      	strh	r3, [r4, #28]
			evt = EVT_RECHECK;
    317c:	2002      	movs	r0, #2
    317e:	e7cc      	b.n	311a <process_event+0xea>
		evt = EVT_NOP;
    3180:	2000      	movs	r0, #0
    3182:	e7ca      	b.n	311a <process_event+0xea>
    3184:	00012025 	.word	0x00012025

00003188 <extract_decimal>:
 * the referenced text.
 *
 * @return the decoded integer value.
 */
static size_t extract_decimal(const char **str)
{
    3188:	b410      	push	{r4}
    318a:	4604      	mov	r4, r0
	const char *sp = *str;
    318c:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
    318e:	2000      	movs	r0, #0

	while (isdigit((int)(unsigned char)*sp)) {
    3190:	7813      	ldrb	r3, [r2, #0]
    3192:	4907      	ldr	r1, [pc, #28]	; (31b0 <extract_decimal+0x28>)
    3194:	5c59      	ldrb	r1, [r3, r1]
    3196:	f011 0f04 	tst.w	r1, #4
    319a:	d006      	beq.n	31aa <extract_decimal+0x22>
		val = 10U * val + *sp++ - '0';
    319c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    31a0:	3201      	adds	r2, #1
    31a2:	eb03 0040 	add.w	r0, r3, r0, lsl #1
    31a6:	3830      	subs	r0, #48	; 0x30
    31a8:	e7f2      	b.n	3190 <extract_decimal+0x8>
	}
	*str = sp;
    31aa:	6022      	str	r2, [r4, #0]
	return val;
}
    31ac:	bc10      	pop	{r4}
    31ae:	4770      	bx	lr
    31b0:	0002793d 	.word	0x0002793d

000031b4 <encode_uint>:
 */
static char *encode_uint(uint_value_type value,
			 struct conversion *conv,
			 char *bps,
			 const char *bpe)
{
    31b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    31b8:	b083      	sub	sp, #12
    31ba:	4604      	mov	r4, r0
    31bc:	460d      	mov	r5, r1
    31be:	9201      	str	r2, [sp, #4]
    31c0:	469a      	mov	sl, r3
    31c2:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
	bool upcase = isupper((int)conv->specifier);
    31c6:	78d3      	ldrb	r3, [r2, #3]
    31c8:	4a31      	ldr	r2, [pc, #196]	; (3290 <encode_uint+0xdc>)
    31ca:	f813 b002 	ldrb.w	fp, [r3, r2]
    31ce:	f00b 0b03 	and.w	fp, fp, #3
	switch (specifier) {
    31d2:	2b6f      	cmp	r3, #111	; 0x6f
    31d4:	d00f      	beq.n	31f6 <encode_uint+0x42>
    31d6:	d906      	bls.n	31e6 <encode_uint+0x32>
    31d8:	2b70      	cmp	r3, #112	; 0x70
    31da:	d00f      	beq.n	31fc <encode_uint+0x48>
    31dc:	2b78      	cmp	r3, #120	; 0x78
    31de:	d110      	bne.n	3202 <encode_uint+0x4e>
		return 16;
    31e0:	f04f 0910 	mov.w	r9, #16
    31e4:	e023      	b.n	322e <encode_uint+0x7a>
	switch (specifier) {
    31e6:	2b58      	cmp	r3, #88	; 0x58
    31e8:	d002      	beq.n	31f0 <encode_uint+0x3c>
    31ea:	f04f 090a 	mov.w	r9, #10
    31ee:	e01e      	b.n	322e <encode_uint+0x7a>
		return 16;
    31f0:	f04f 0910 	mov.w	r9, #16
    31f4:	e01b      	b.n	322e <encode_uint+0x7a>
		return 8;
    31f6:	f04f 0908 	mov.w	r9, #8
    31fa:	e018      	b.n	322e <encode_uint+0x7a>
		return 16;
    31fc:	f04f 0910 	mov.w	r9, #16
    3200:	e015      	b.n	322e <encode_uint+0x7a>
	switch (specifier) {
    3202:	f04f 090a 	mov.w	r9, #10
	const unsigned int radix = conversion_radix(conv->specifier);
	char *bp = bps + (bpe - bps);
    3206:	e012      	b.n	322e <encode_uint+0x7a>

	do {
		unsigned int lsv = (unsigned int)(value % radix);

		*--bp = (lsv <= 9) ? ('0' + lsv)
    3208:	b2d2      	uxtb	r2, r2
    320a:	3230      	adds	r2, #48	; 0x30
    320c:	b2d2      	uxtb	r2, r2
    320e:	f808 2d01 	strb.w	r2, [r8, #-1]!
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
		value /= radix;
    3212:	4632      	mov	r2, r6
    3214:	463b      	mov	r3, r7
    3216:	4620      	mov	r0, r4
    3218:	4629      	mov	r1, r5
    321a:	f7fd ff65 	bl	10e8 <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
    321e:	42bd      	cmp	r5, r7
    3220:	bf08      	it	eq
    3222:	42b4      	cmpeq	r4, r6
    3224:	d318      	bcc.n	3258 <encode_uint+0xa4>
    3226:	45d0      	cmp	r8, sl
    3228:	d916      	bls.n	3258 <encode_uint+0xa4>
		value /= radix;
    322a:	4604      	mov	r4, r0
    322c:	460d      	mov	r5, r1
		unsigned int lsv = (unsigned int)(value % radix);
    322e:	464e      	mov	r6, r9
    3230:	2700      	movs	r7, #0
    3232:	464a      	mov	r2, r9
    3234:	463b      	mov	r3, r7
    3236:	4620      	mov	r0, r4
    3238:	4629      	mov	r1, r5
    323a:	f7fd ff55 	bl	10e8 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    323e:	2a09      	cmp	r2, #9
    3240:	d9e2      	bls.n	3208 <encode_uint+0x54>
    3242:	f1bb 0f01 	cmp.w	fp, #1
    3246:	d003      	beq.n	3250 <encode_uint+0x9c>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    3248:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    324a:	3257      	adds	r2, #87	; 0x57
    324c:	b2d2      	uxtb	r2, r2
    324e:	e7de      	b.n	320e <encode_uint+0x5a>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    3250:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    3252:	3237      	adds	r2, #55	; 0x37
    3254:	b2d2      	uxtb	r2, r2
    3256:	e7da      	b.n	320e <encode_uint+0x5a>

	/* Record required alternate forms.  This can be determined
	 * from the radix without re-checking specifier.
	 */
	if (conv->flag_hash) {
    3258:	9b01      	ldr	r3, [sp, #4]
    325a:	781b      	ldrb	r3, [r3, #0]
    325c:	f013 0f20 	tst.w	r3, #32
    3260:	d005      	beq.n	326e <encode_uint+0xba>
		if (radix == 8) {
    3262:	f1b9 0f08 	cmp.w	r9, #8
    3266:	d006      	beq.n	3276 <encode_uint+0xc2>
			conv->altform_0 = true;
		} else if (radix == 16) {
    3268:	f1b9 0f10 	cmp.w	r9, #16
    326c:	d009      	beq.n	3282 <encode_uint+0xce>
			;
		}
	}

	return bp;
}
    326e:	4640      	mov	r0, r8
    3270:	b003      	add	sp, #12
    3272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
    3276:	9a01      	ldr	r2, [sp, #4]
    3278:	7893      	ldrb	r3, [r2, #2]
    327a:	f043 0308 	orr.w	r3, r3, #8
    327e:	7093      	strb	r3, [r2, #2]
    3280:	e7f5      	b.n	326e <encode_uint+0xba>
			conv->altform_0c = true;
    3282:	9a01      	ldr	r2, [sp, #4]
    3284:	7893      	ldrb	r3, [r2, #2]
    3286:	f043 0310 	orr.w	r3, r3, #16
    328a:	7093      	strb	r3, [r2, #2]
    328c:	e7ef      	b.n	326e <encode_uint+0xba>
    328e:	bf00      	nop
    3290:	0002793d 	.word	0x0002793d

00003294 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    3294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3298:	b093      	sub	sp, #76	; 0x4c
    329a:	4606      	mov	r6, r0
    329c:	460d      	mov	r5, r1
    329e:	4692      	mov	sl, r2
    32a0:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    32a2:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    32a4:	f89a 0000 	ldrb.w	r0, [sl]
    32a8:	2800      	cmp	r0, #0
    32aa:	f000 84d6 	beq.w	3c5a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c2>
		if (*fp != '%') {
    32ae:	2825      	cmp	r0, #37	; 0x25
    32b0:	d008      	beq.n	32c4 <cbvprintf+0x30>
			OUTC(*fp++);
    32b2:	f10a 0a01 	add.w	sl, sl, #1
    32b6:	4629      	mov	r1, r5
    32b8:	47b0      	blx	r6
    32ba:	2800      	cmp	r0, #0
    32bc:	f2c0 84ce 	blt.w	3c5c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c4>
    32c0:	3401      	adds	r4, #1
			continue;
    32c2:	e7ef      	b.n	32a4 <cbvprintf+0x10>
		 * mitigate LLVM code generation bug.
		 */
		struct {
			union argument_value value;
			struct conversion conv;
		} state = {
    32c4:	2300      	movs	r3, #0
    32c6:	9306      	str	r3, [sp, #24]
    32c8:	9307      	str	r3, [sp, #28]
    32ca:	930b      	str	r3, [sp, #44]	; 0x2c
	*conv = (struct conversion) {
    32cc:	9308      	str	r3, [sp, #32]
    32ce:	9309      	str	r3, [sp, #36]	; 0x24
    32d0:	930a      	str	r3, [sp, #40]	; 0x28
	++sp;
    32d2:	f10a 0801 	add.w	r8, sl, #1
	if (*sp == '%') {
    32d6:	f89a 3001 	ldrb.w	r3, [sl, #1]
    32da:	2b25      	cmp	r3, #37	; 0x25
    32dc:	d001      	beq.n	32e2 <cbvprintf+0x4e>
	bool loop = true;
    32de:	2701      	movs	r7, #1
    32e0:	e02c      	b.n	333c <cbvprintf+0xa8>
		conv->specifier = *sp++;
    32e2:	f10a 0802 	add.w	r8, sl, #2
    32e6:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
		return sp;
    32ea:	e1a8      	b.n	363e <cbvprintf+0x3aa>
			conv->flag_dash = true;
    32ec:	f89d 3020 	ldrb.w	r3, [sp, #32]
    32f0:	f043 0304 	orr.w	r3, r3, #4
    32f4:	f88d 3020 	strb.w	r3, [sp, #32]
		if (loop) {
    32f8:	b1ff      	cbz	r7, 333a <cbvprintf+0xa6>
			++sp;
    32fa:	f108 0801 	add.w	r8, r8, #1
    32fe:	e01c      	b.n	333a <cbvprintf+0xa6>
			conv->flag_plus = true;
    3300:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3304:	f043 0308 	orr.w	r3, r3, #8
    3308:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    330c:	e7f4      	b.n	32f8 <cbvprintf+0x64>
			conv->flag_space = true;
    330e:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3312:	f043 0310 	orr.w	r3, r3, #16
    3316:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    331a:	e7ed      	b.n	32f8 <cbvprintf+0x64>
			conv->flag_hash = true;
    331c:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3320:	f043 0320 	orr.w	r3, r3, #32
    3324:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    3328:	e7e6      	b.n	32f8 <cbvprintf+0x64>
			conv->flag_zero = true;
    332a:	f89d 3020 	ldrb.w	r3, [sp, #32]
    332e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    3332:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    3336:	e7df      	b.n	32f8 <cbvprintf+0x64>
		switch (*sp) {
    3338:	2700      	movs	r7, #0
	} while (loop);
    333a:	b34f      	cbz	r7, 3390 <cbvprintf+0xfc>
		switch (*sp) {
    333c:	f898 3000 	ldrb.w	r3, [r8]
    3340:	3b20      	subs	r3, #32
    3342:	2b10      	cmp	r3, #16
    3344:	d8f8      	bhi.n	3338 <cbvprintf+0xa4>
    3346:	a201      	add	r2, pc, #4	; (adr r2, 334c <cbvprintf+0xb8>)
    3348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    334c:	0000330f 	.word	0x0000330f
    3350:	00003339 	.word	0x00003339
    3354:	00003339 	.word	0x00003339
    3358:	0000331d 	.word	0x0000331d
    335c:	00003339 	.word	0x00003339
    3360:	00003339 	.word	0x00003339
    3364:	00003339 	.word	0x00003339
    3368:	00003339 	.word	0x00003339
    336c:	00003339 	.word	0x00003339
    3370:	00003339 	.word	0x00003339
    3374:	00003339 	.word	0x00003339
    3378:	00003301 	.word	0x00003301
    337c:	00003339 	.word	0x00003339
    3380:	000032ed 	.word	0x000032ed
    3384:	00003339 	.word	0x00003339
    3388:	00003339 	.word	0x00003339
    338c:	0000332b 	.word	0x0000332b
	if (conv->flag_zero && conv->flag_dash) {
    3390:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3394:	f003 0344 	and.w	r3, r3, #68	; 0x44
    3398:	2b44      	cmp	r3, #68	; 0x44
    339a:	d06d      	beq.n	3478 <cbvprintf+0x1e4>
	sp = extract_width(conv, sp);
    339c:	f8cd 8014 	str.w	r8, [sp, #20]
	conv->width_present = true;
    33a0:	f89d 3020 	ldrb.w	r3, [sp, #32]
    33a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    33a8:	f88d 3020 	strb.w	r3, [sp, #32]
	if (*sp == '*') {
    33ac:	f898 3000 	ldrb.w	r3, [r8]
    33b0:	2b2a      	cmp	r3, #42	; 0x2a
    33b2:	d068      	beq.n	3486 <cbvprintf+0x1f2>
	size_t width = extract_decimal(&sp);
    33b4:	a805      	add	r0, sp, #20
    33b6:	f7ff fee7 	bl	3188 <extract_decimal>
	if (sp != wp) {
    33ba:	9b05      	ldr	r3, [sp, #20]
    33bc:	4598      	cmp	r8, r3
    33be:	d012      	beq.n	33e6 <cbvprintf+0x152>
		conv->width_present = true;
    33c0:	f89d 3020 	ldrb.w	r3, [sp, #32]
    33c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    33c8:	f88d 3020 	strb.w	r3, [sp, #32]
		conv->width_value = width;
    33cc:	9009      	str	r0, [sp, #36]	; 0x24
		conv->unsupported |= ((conv->width_value < 0)
    33ce:	f3c3 0340 	ubfx	r3, r3, #1, #1
				      || (width != (size_t)conv->width_value));
    33d2:	2800      	cmp	r0, #0
    33d4:	db60      	blt.n	3498 <cbvprintf+0x204>
    33d6:	2200      	movs	r2, #0
		conv->unsupported |= ((conv->width_value < 0)
    33d8:	4313      	orrs	r3, r2
    33da:	f89d 2020 	ldrb.w	r2, [sp, #32]
    33de:	f363 0241 	bfi	r2, r3, #1, #1
    33e2:	f88d 2020 	strb.w	r2, [sp, #32]
	return sp;
    33e6:	9b05      	ldr	r3, [sp, #20]
	sp = extract_prec(conv, sp);
    33e8:	9305      	str	r3, [sp, #20]
	conv->prec_present = (*sp == '.');
    33ea:	781b      	ldrb	r3, [r3, #0]
    33ec:	2b2e      	cmp	r3, #46	; 0x2e
    33ee:	bf14      	ite	ne
    33f0:	2300      	movne	r3, #0
    33f2:	2301      	moveq	r3, #1
    33f4:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
    33f8:	f363 0241 	bfi	r2, r3, #1, #1
    33fc:	f88d 2021 	strb.w	r2, [sp, #33]	; 0x21
	if (!conv->prec_present) {
    3400:	2b00      	cmp	r3, #0
    3402:	d04b      	beq.n	349c <cbvprintf+0x208>
	++sp;
    3404:	9b05      	ldr	r3, [sp, #20]
    3406:	1c5a      	adds	r2, r3, #1
    3408:	9205      	str	r2, [sp, #20]
	if (*sp == '*') {
    340a:	785b      	ldrb	r3, [r3, #1]
    340c:	2b2a      	cmp	r3, #42	; 0x2a
    340e:	d048      	beq.n	34a2 <cbvprintf+0x20e>
	size_t prec = extract_decimal(&sp);
    3410:	a805      	add	r0, sp, #20
    3412:	f7ff feb9 	bl	3188 <extract_decimal>
	conv->prec_value = prec;
    3416:	900a      	str	r0, [sp, #40]	; 0x28
	conv->unsupported |= ((conv->prec_value < 0)
    3418:	f89d 3020 	ldrb.w	r3, [sp, #32]
    341c:	f3c3 0340 	ubfx	r3, r3, #1, #1
			      || (prec != (size_t)conv->prec_value));
    3420:	2800      	cmp	r0, #0
    3422:	db47      	blt.n	34b4 <cbvprintf+0x220>
    3424:	2200      	movs	r2, #0
	conv->unsupported |= ((conv->prec_value < 0)
    3426:	4313      	orrs	r3, r2
    3428:	f89d 2020 	ldrb.w	r2, [sp, #32]
    342c:	f363 0241 	bfi	r2, r3, #1, #1
    3430:	f88d 2020 	strb.w	r2, [sp, #32]
	return sp;
    3434:	f8dd 8014 	ldr.w	r8, [sp, #20]
	switch (*sp) {
    3438:	f898 3000 	ldrb.w	r3, [r8]
    343c:	3b4c      	subs	r3, #76	; 0x4c
    343e:	2b2e      	cmp	r3, #46	; 0x2e
    3440:	f200 80dc 	bhi.w	35fc <cbvprintf+0x368>
    3444:	e8df f003 	tbb	[pc, r3]
    3448:	dadadaca 	.word	0xdadadaca
    344c:	dadadada 	.word	0xdadadada
    3450:	dadadada 	.word	0xdadadada
    3454:	dadadada 	.word	0xdadadada
    3458:	dadadada 	.word	0xdadadada
    345c:	dadadada 	.word	0xdadadada
    3460:	dadadada 	.word	0xdadadada
    3464:	da6ada38 	.word	0xda6ada38
    3468:	dadada51 	.word	0xdadada51
    346c:	dadadada 	.word	0xdadadada
    3470:	dadadac0 	.word	0xdadadac0
    3474:	dada      	.short	0xdada
    3476:	b6          	.byte	0xb6
    3477:	00          	.byte	0x00
		conv->flag_zero = false;
    3478:	f89d 3020 	ldrb.w	r3, [sp, #32]
    347c:	f36f 1386 	bfc	r3, #6, #1
    3480:	f88d 3020 	strb.w	r3, [sp, #32]
    3484:	e78a      	b.n	339c <cbvprintf+0x108>
		conv->width_star = true;
    3486:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    348a:	f043 0301 	orr.w	r3, r3, #1
    348e:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		return ++sp;
    3492:	4643      	mov	r3, r8
    3494:	3301      	adds	r3, #1
    3496:	e7a7      	b.n	33e8 <cbvprintf+0x154>
				      || (width != (size_t)conv->width_value));
    3498:	2201      	movs	r2, #1
    349a:	e79d      	b.n	33d8 <cbvprintf+0x144>
		return sp;
    349c:	f8dd 8014 	ldr.w	r8, [sp, #20]
    34a0:	e7ca      	b.n	3438 <cbvprintf+0x1a4>
		conv->prec_star = true;
    34a2:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    34a6:	f043 0304 	orr.w	r3, r3, #4
    34aa:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		return ++sp;
    34ae:	f102 0801 	add.w	r8, r2, #1
    34b2:	e7c1      	b.n	3438 <cbvprintf+0x1a4>
			      || (prec != (size_t)conv->prec_value));
    34b4:	2201      	movs	r2, #1
    34b6:	e7b6      	b.n	3426 <cbvprintf+0x192>
		if (*++sp == 'h') {
    34b8:	f108 0201 	add.w	r2, r8, #1
    34bc:	f898 3001 	ldrb.w	r3, [r8, #1]
    34c0:	2b68      	cmp	r3, #104	; 0x68
    34c2:	d008      	beq.n	34d6 <cbvprintf+0x242>
			conv->length_mod = LENGTH_H;
    34c4:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    34c8:	2102      	movs	r1, #2
    34ca:	f361 03c6 	bfi	r3, r1, #3, #4
    34ce:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		if (*++sp == 'h') {
    34d2:	4690      	mov	r8, r2
    34d4:	e02b      	b.n	352e <cbvprintf+0x29a>
			conv->length_mod = LENGTH_HH;
    34d6:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    34da:	2201      	movs	r2, #1
    34dc:	f362 03c6 	bfi	r3, r2, #3, #4
    34e0:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
			++sp;
    34e4:	f108 0802 	add.w	r8, r8, #2
    34e8:	e021      	b.n	352e <cbvprintf+0x29a>
		if (*++sp == 'l') {
    34ea:	f108 0201 	add.w	r2, r8, #1
    34ee:	f898 3001 	ldrb.w	r3, [r8, #1]
    34f2:	2b6c      	cmp	r3, #108	; 0x6c
    34f4:	d008      	beq.n	3508 <cbvprintf+0x274>
			conv->length_mod = LENGTH_L;
    34f6:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    34fa:	2103      	movs	r1, #3
    34fc:	f361 03c6 	bfi	r3, r1, #3, #4
    3500:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		if (*++sp == 'l') {
    3504:	4690      	mov	r8, r2
    3506:	e012      	b.n	352e <cbvprintf+0x29a>
			conv->length_mod = LENGTH_LL;
    3508:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    350c:	2204      	movs	r2, #4
    350e:	f362 03c6 	bfi	r3, r2, #3, #4
    3512:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
			++sp;
    3516:	f108 0802 	add.w	r8, r8, #2
    351a:	e008      	b.n	352e <cbvprintf+0x29a>
		conv->length_mod = LENGTH_J;
    351c:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3520:	2205      	movs	r2, #5
    3522:	f362 03c6 	bfi	r3, r2, #3, #4
    3526:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    352a:	f108 0801 	add.w	r8, r8, #1
	conv->specifier = *sp++;
    352e:	f818 3b01 	ldrb.w	r3, [r8], #1
    3532:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
	switch (conv->specifier) {
    3536:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
    353a:	2a37      	cmp	r2, #55	; 0x37
    353c:	f200 8150 	bhi.w	37e0 <cbvprintf+0x54c>
    3540:	e8df f012 	tbh	[pc, r2, lsl #1]
    3544:	014e0126 	.word	0x014e0126
    3548:	014e014e 	.word	0x014e014e
    354c:	01260126 	.word	0x01260126
    3550:	014e0126 	.word	0x014e0126
    3554:	014e014e 	.word	0x014e014e
    3558:	014e014e 	.word	0x014e014e
    355c:	014e014e 	.word	0x014e014e
    3560:	014e014e 	.word	0x014e014e
    3564:	014e014e 	.word	0x014e014e
    3568:	014e014e 	.word	0x014e014e
    356c:	014e014e 	.word	0x014e014e
    3570:	0113014e 	.word	0x0113014e
    3574:	014e014e 	.word	0x014e014e
    3578:	014e014e 	.word	0x014e014e
    357c:	014e014e 	.word	0x014e014e
    3580:	014e014e 	.word	0x014e014e
    3584:	014e0126 	.word	0x014e0126
    3588:	00630113 	.word	0x00630113
    358c:	01260126 	.word	0x01260126
    3590:	014e0126 	.word	0x014e0126
    3594:	014e0063 	.word	0x014e0063
    3598:	014e014e 	.word	0x014e014e
    359c:	012f014e 	.word	0x012f014e
    35a0:	013f0113 	.word	0x013f0113
    35a4:	014e014e 	.word	0x014e014e
    35a8:	014e013f 	.word	0x014e013f
    35ac:	014e0113 	.word	0x014e0113
    35b0:	0113014e 	.word	0x0113014e
		conv->length_mod = LENGTH_Z;
    35b4:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    35b8:	2206      	movs	r2, #6
    35ba:	f362 03c6 	bfi	r3, r2, #3, #4
    35be:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    35c2:	f108 0801 	add.w	r8, r8, #1
		break;
    35c6:	e7b2      	b.n	352e <cbvprintf+0x29a>
		conv->length_mod = LENGTH_T;
    35c8:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    35cc:	2207      	movs	r2, #7
    35ce:	f362 03c6 	bfi	r3, r2, #3, #4
    35d2:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    35d6:	f108 0801 	add.w	r8, r8, #1
		break;
    35da:	e7a8      	b.n	352e <cbvprintf+0x29a>
		conv->length_mod = LENGTH_UPPER_L;
    35dc:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    35e0:	2208      	movs	r2, #8
    35e2:	f362 03c6 	bfi	r3, r2, #3, #4
    35e6:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    35ea:	f108 0801 	add.w	r8, r8, #1
		conv->unsupported = true;
    35ee:	f89d 3020 	ldrb.w	r3, [sp, #32]
    35f2:	f043 0302 	orr.w	r3, r3, #2
    35f6:	f88d 3020 	strb.w	r3, [sp, #32]
		break;
    35fa:	e798      	b.n	352e <cbvprintf+0x29a>
		conv->length_mod = LENGTH_NONE;
    35fc:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3600:	f36f 03c6 	bfc	r3, #3, #4
    3604:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		break;
    3608:	e791      	b.n	352e <cbvprintf+0x29a>
		conv->specifier_cat = SPECIFIER_SINT;
    360a:	f89d 2022 	ldrb.w	r2, [sp, #34]	; 0x22
    360e:	2101      	movs	r1, #1
    3610:	f361 0202 	bfi	r2, r1, #0, #3
    3614:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
		if (conv->length_mod == LENGTH_UPPER_L) {
    3618:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
    361c:	f002 0278 	and.w	r2, r2, #120	; 0x78
    3620:	2a40      	cmp	r2, #64	; 0x40
    3622:	f000 80aa 	beq.w	377a <cbvprintf+0x4e6>
		if (conv->specifier == 'c') {
    3626:	2b63      	cmp	r3, #99	; 0x63
    3628:	f000 80ae 	beq.w	3788 <cbvprintf+0x4f4>
	conv->unsupported |= unsupported;
    362c:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3630:	f3c3 0240 	ubfx	r2, r3, #1, #1
    3634:	4317      	orrs	r7, r2
    3636:	f367 0341 	bfi	r3, r7, #1, #1
    363a:	f88d 3020 	strb.w	r3, [sp, #32]
		fp = extract_conversion(conv, sp);

		/* If dynamic width is specified, process it,
		 * otherwise set width if present.
		 */
		if (conv->width_star) {
    363e:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3642:	f013 0f01 	tst.w	r3, #1
    3646:	f000 80da 	beq.w	37fe <cbvprintf+0x56a>
			width = va_arg(ap, int);
    364a:	9b03      	ldr	r3, [sp, #12]
    364c:	1d1a      	adds	r2, r3, #4
    364e:	9203      	str	r2, [sp, #12]
    3650:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
    3652:	2f00      	cmp	r7, #0
    3654:	f2c0 80cb 	blt.w	37ee <cbvprintf+0x55a>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv->prec_star) {
    3658:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    365c:	f013 0f04 	tst.w	r3, #4
    3660:	f000 80df 	beq.w	3822 <cbvprintf+0x58e>
			int arg = va_arg(ap, int);
    3664:	9b03      	ldr	r3, [sp, #12]
    3666:	1d1a      	adds	r2, r3, #4
    3668:	9203      	str	r2, [sp, #12]
    366a:	f8d3 b000 	ldr.w	fp, [r3]

			if (arg < 0) {
    366e:	f1bb 0f00 	cmp.w	fp, #0
    3672:	f2c0 80cd 	blt.w	3810 <cbvprintf+0x57c>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv->pad0_value = 0;
    3676:	2300      	movs	r3, #0
    3678:	9309      	str	r3, [sp, #36]	; 0x24
		conv->pad0_pre_exp = 0;
    367a:	930a      	str	r3, [sp, #40]	; 0x28
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv->specifier_cat;
    367c:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    3680:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv->length_mod;
    3684:	f89d 1021 	ldrb.w	r1, [sp, #33]	; 0x21
    3688:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
    368c:	2b01      	cmp	r3, #1
    368e:	f000 80d1 	beq.w	3834 <cbvprintf+0x5a0>
			if (length_mod == LENGTH_HH) {
				value->sint = (char)value->sint;
			} else if (length_mod == LENGTH_H) {
				value->sint = (short)value->sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
    3692:	2b02      	cmp	r3, #2
    3694:	f000 8116 	beq.w	38c4 <cbvprintf+0x630>
			if (length_mod == LENGTH_HH) {
				value->uint = (unsigned char)value->uint;
			} else if (length_mod == LENGTH_H) {
				value->uint = (unsigned short)value->uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
    3698:	2b04      	cmp	r3, #4
    369a:	f000 8167 	beq.w	396c <cbvprintf+0x6d8>
			if (length_mod == LENGTH_UPPER_L) {
				value->ldbl = va_arg(ap, long double);
			} else {
				value->dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
    369e:	2b03      	cmp	r3, #3
    36a0:	f000 817e 	beq.w	39a0 <cbvprintf+0x70c>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv->invalid || conv->unsupported) {
    36a4:	f89d 9020 	ldrb.w	r9, [sp, #32]
    36a8:	f019 0303 	ands.w	r3, r9, #3
    36ac:	9302      	str	r3, [sp, #8]
    36ae:	f040 817d 	bne.w	39ac <cbvprintf+0x718>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
    36b2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    36b6:	3b25      	subs	r3, #37	; 0x25
    36b8:	2b53      	cmp	r3, #83	; 0x53
    36ba:	f200 8233 	bhi.w	3b24 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x8c>
    36be:	e8df f013 	tbh	[pc, r3, lsl #1]
    36c2:	0181      	.short	0x0181
    36c4:	02310231 	.word	0x02310231
    36c8:	02310231 	.word	0x02310231
    36cc:	02310231 	.word	0x02310231
    36d0:	02310231 	.word	0x02310231
    36d4:	02310231 	.word	0x02310231
    36d8:	02310231 	.word	0x02310231
    36dc:	02310231 	.word	0x02310231
    36e0:	02310231 	.word	0x02310231
    36e4:	02310231 	.word	0x02310231
    36e8:	02310231 	.word	0x02310231
    36ec:	02310231 	.word	0x02310231
    36f0:	02310231 	.word	0x02310231
    36f4:	02310231 	.word	0x02310231
    36f8:	02310231 	.word	0x02310231
    36fc:	02310231 	.word	0x02310231
    3700:	02310231 	.word	0x02310231
    3704:	02310231 	.word	0x02310231
    3708:	02310231 	.word	0x02310231
    370c:	02310231 	.word	0x02310231
    3710:	02310231 	.word	0x02310231
    3714:	02310231 	.word	0x02310231
    3718:	02310231 	.word	0x02310231
    371c:	02310231 	.word	0x02310231
    3720:	02310231 	.word	0x02310231
    3724:	02310231 	.word	0x02310231
    3728:	023101c7 	.word	0x023101c7
    372c:	02310231 	.word	0x02310231
    3730:	02310231 	.word	0x02310231
    3734:	02310231 	.word	0x02310231
    3738:	02310231 	.word	0x02310231
    373c:	01a10231 	.word	0x01a10231
    3740:	023101ab 	.word	0x023101ab
    3744:	02310231 	.word	0x02310231
    3748:	01ab0231 	.word	0x01ab0231
    374c:	02310231 	.word	0x02310231
    3750:	02310231 	.word	0x02310231
    3754:	01c70208 	.word	0x01c70208
    3758:	023101ea 	.word	0x023101ea
    375c:	018f0231 	.word	0x018f0231
    3760:	01c70231 	.word	0x01c70231
    3764:	02310231 	.word	0x02310231
    3768:	01c7      	.short	0x01c7
		conv->specifier_cat = SPECIFIER_UINT;
    376a:	f89d 2022 	ldrb.w	r2, [sp, #34]	; 0x22
    376e:	2102      	movs	r1, #2
    3770:	f361 0202 	bfi	r2, r1, #0, #3
    3774:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
    3778:	e74e      	b.n	3618 <cbvprintf+0x384>
			conv->invalid = true;
    377a:	f89d 1020 	ldrb.w	r1, [sp, #32]
    377e:	f041 0101 	orr.w	r1, r1, #1
    3782:	f88d 1020 	strb.w	r1, [sp, #32]
    3786:	e74e      	b.n	3626 <cbvprintf+0x392>
			unsupported = (conv->length_mod != LENGTH_NONE);
    3788:	1e17      	subs	r7, r2, #0
    378a:	bf18      	it	ne
    378c:	2701      	movne	r7, #1
    378e:	e74d      	b.n	362c <cbvprintf+0x398>
		conv->specifier_cat = SPECIFIER_FP;
    3790:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    3794:	2204      	movs	r2, #4
    3796:	f362 0302 	bfi	r3, r2, #0, #3
    379a:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
			unsupported = true;
    379e:	2701      	movs	r7, #1
			break;
    37a0:	e744      	b.n	362c <cbvprintf+0x398>
		conv->specifier_cat = SPECIFIER_PTR;
    37a2:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    37a6:	2203      	movs	r2, #3
    37a8:	f362 0302 	bfi	r3, r2, #0, #3
    37ac:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
		if (conv->length_mod == LENGTH_UPPER_L) {
    37b0:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    37b4:	f003 0378 	and.w	r3, r3, #120	; 0x78
    37b8:	2b40      	cmp	r3, #64	; 0x40
    37ba:	f47f af37 	bne.w	362c <cbvprintf+0x398>
			unsupported = true;
    37be:	2701      	movs	r7, #1
    37c0:	e734      	b.n	362c <cbvprintf+0x398>
		conv->specifier_cat = SPECIFIER_PTR;
    37c2:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    37c6:	2203      	movs	r2, #3
    37c8:	f362 0302 	bfi	r3, r2, #0, #3
    37cc:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
		if (conv->length_mod != LENGTH_NONE) {
    37d0:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    37d4:	f013 0f78 	tst.w	r3, #120	; 0x78
    37d8:	f43f af28 	beq.w	362c <cbvprintf+0x398>
			unsupported = true;
    37dc:	2701      	movs	r7, #1
    37de:	e725      	b.n	362c <cbvprintf+0x398>
		conv->invalid = true;
    37e0:	f89d 3020 	ldrb.w	r3, [sp, #32]
    37e4:	f043 0301 	orr.w	r3, r3, #1
    37e8:	f88d 3020 	strb.w	r3, [sp, #32]
		break;
    37ec:	e71e      	b.n	362c <cbvprintf+0x398>
				conv->flag_dash = true;
    37ee:	f89d 3020 	ldrb.w	r3, [sp, #32]
    37f2:	f043 0304 	orr.w	r3, r3, #4
    37f6:	f88d 3020 	strb.w	r3, [sp, #32]
				width = -width;
    37fa:	427f      	negs	r7, r7
    37fc:	e72c      	b.n	3658 <cbvprintf+0x3c4>
		} else if (conv->width_present) {
    37fe:	f99d 3020 	ldrsb.w	r3, [sp, #32]
    3802:	2b00      	cmp	r3, #0
    3804:	db02      	blt.n	380c <cbvprintf+0x578>
		int width = -1;
    3806:	f04f 37ff 	mov.w	r7, #4294967295
    380a:	e725      	b.n	3658 <cbvprintf+0x3c4>
			width = conv->width_value;
    380c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    380e:	e723      	b.n	3658 <cbvprintf+0x3c4>
				conv->prec_present = false;
    3810:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3814:	f36f 0341 	bfc	r3, #1, #1
    3818:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		int precision = -1;
    381c:	f04f 3bff 	mov.w	fp, #4294967295
    3820:	e729      	b.n	3676 <cbvprintf+0x3e2>
		} else if (conv->prec_present) {
    3822:	f013 0f02 	tst.w	r3, #2
    3826:	d002      	beq.n	382e <cbvprintf+0x59a>
			precision = conv->prec_value;
    3828:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
    382c:	e723      	b.n	3676 <cbvprintf+0x3e2>
		int precision = -1;
    382e:	f04f 3bff 	mov.w	fp, #4294967295
    3832:	e720      	b.n	3676 <cbvprintf+0x3e2>
			switch (length_mod) {
    3834:	1ecb      	subs	r3, r1, #3
    3836:	2b04      	cmp	r3, #4
    3838:	d804      	bhi.n	3844 <cbvprintf+0x5b0>
    383a:	e8df f003 	tbb	[pc, r3]
    383e:	1d0b      	.short	0x1d0b
    3840:	3529      	.short	0x3529
    3842:	35          	.byte	0x35
    3843:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
    3844:	9b03      	ldr	r3, [sp, #12]
    3846:	1d1a      	adds	r2, r3, #4
    3848:	9203      	str	r2, [sp, #12]
    384a:	681a      	ldr	r2, [r3, #0]
    384c:	17d3      	asrs	r3, r2, #31
    384e:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    3852:	e006      	b.n	3862 <cbvprintf+0x5ce>
					value->sint = va_arg(ap, long);
    3854:	9b03      	ldr	r3, [sp, #12]
    3856:	1d1a      	adds	r2, r3, #4
    3858:	9203      	str	r2, [sp, #12]
    385a:	681a      	ldr	r2, [r3, #0]
    385c:	17d3      	asrs	r3, r2, #31
    385e:	e9cd 2306 	strd	r2, r3, [sp, #24]
			if (length_mod == LENGTH_HH) {
    3862:	2901      	cmp	r1, #1
    3864:	d028      	beq.n	38b8 <cbvprintf+0x624>
			} else if (length_mod == LENGTH_H) {
    3866:	2902      	cmp	r1, #2
    3868:	f47f af1c 	bne.w	36a4 <cbvprintf+0x410>
				value->sint = (short)value->sint;
    386c:	f9bd 2018 	ldrsh.w	r2, [sp, #24]
    3870:	17d3      	asrs	r3, r2, #31
    3872:	e9cd 2306 	strd	r2, r3, [sp, #24]
    3876:	e715      	b.n	36a4 <cbvprintf+0x410>
					(sint_value_type)va_arg(ap, long long);
    3878:	9b03      	ldr	r3, [sp, #12]
    387a:	3307      	adds	r3, #7
    387c:	f023 0307 	bic.w	r3, r3, #7
    3880:	f103 0208 	add.w	r2, r3, #8
    3884:	9203      	str	r2, [sp, #12]
    3886:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
    388a:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    388e:	e7e8      	b.n	3862 <cbvprintf+0x5ce>
					(sint_value_type)va_arg(ap, intmax_t);
    3890:	9b03      	ldr	r3, [sp, #12]
    3892:	3307      	adds	r3, #7
    3894:	f023 0307 	bic.w	r3, r3, #7
    3898:	f103 0208 	add.w	r2, r3, #8
    389c:	9203      	str	r2, [sp, #12]
    389e:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
    38a2:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    38a6:	e7dc      	b.n	3862 <cbvprintf+0x5ce>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    38a8:	9b03      	ldr	r3, [sp, #12]
    38aa:	1d1a      	adds	r2, r3, #4
    38ac:	9203      	str	r2, [sp, #12]
    38ae:	681a      	ldr	r2, [r3, #0]
    38b0:	17d3      	asrs	r3, r2, #31
				value->sint =
    38b2:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    38b6:	e7d4      	b.n	3862 <cbvprintf+0x5ce>
				value->sint = (char)value->sint;
    38b8:	f89d 3018 	ldrb.w	r3, [sp, #24]
    38bc:	9306      	str	r3, [sp, #24]
    38be:	2300      	movs	r3, #0
    38c0:	9307      	str	r3, [sp, #28]
    38c2:	e6ef      	b.n	36a4 <cbvprintf+0x410>
			switch (length_mod) {
    38c4:	1ecb      	subs	r3, r1, #3
    38c6:	2b04      	cmp	r3, #4
    38c8:	d804      	bhi.n	38d4 <cbvprintf+0x640>
    38ca:	e8df f003 	tbb	[pc, r3]
    38ce:	1f0b      	.short	0x1f0b
    38d0:	4135      	.short	0x4135
    38d2:	41          	.byte	0x41
    38d3:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
    38d4:	9b03      	ldr	r3, [sp, #12]
    38d6:	1d1a      	adds	r2, r3, #4
    38d8:	9203      	str	r2, [sp, #12]
    38da:	681b      	ldr	r3, [r3, #0]
    38dc:	9306      	str	r3, [sp, #24]
    38de:	2300      	movs	r3, #0
    38e0:	9307      	str	r3, [sp, #28]
				break;
    38e2:	e01e      	b.n	3922 <cbvprintf+0x68e>
				    && (conv->specifier == 'c')) {
    38e4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
				if ((!WCHAR_IS_SIGNED)
    38e8:	2b63      	cmp	r3, #99	; 0x63
    38ea:	d007      	beq.n	38fc <cbvprintf+0x668>
					value->uint = va_arg(ap, unsigned long);
    38ec:	9b03      	ldr	r3, [sp, #12]
    38ee:	1d1a      	adds	r2, r3, #4
    38f0:	9203      	str	r2, [sp, #12]
    38f2:	681b      	ldr	r3, [r3, #0]
    38f4:	9306      	str	r3, [sp, #24]
    38f6:	2300      	movs	r3, #0
    38f8:	9307      	str	r3, [sp, #28]
    38fa:	e012      	b.n	3922 <cbvprintf+0x68e>
					value->uint = (wchar_t)va_arg(ap,
    38fc:	9b03      	ldr	r3, [sp, #12]
    38fe:	1d1a      	adds	r2, r3, #4
    3900:	9203      	str	r2, [sp, #12]
    3902:	681b      	ldr	r3, [r3, #0]
    3904:	9306      	str	r3, [sp, #24]
    3906:	2300      	movs	r3, #0
    3908:	9307      	str	r3, [sp, #28]
    390a:	e00a      	b.n	3922 <cbvprintf+0x68e>
					(uint_value_type)va_arg(ap,
    390c:	9b03      	ldr	r3, [sp, #12]
    390e:	3307      	adds	r3, #7
    3910:	f023 0307 	bic.w	r3, r3, #7
    3914:	f103 0208 	add.w	r2, r3, #8
    3918:	9203      	str	r2, [sp, #12]
    391a:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
    391e:	e9cd 2306 	strd	r2, r3, [sp, #24]
			if (length_mod == LENGTH_HH) {
    3922:	2901      	cmp	r1, #1
    3924:	d01c      	beq.n	3960 <cbvprintf+0x6cc>
			} else if (length_mod == LENGTH_H) {
    3926:	2902      	cmp	r1, #2
    3928:	f47f aebc 	bne.w	36a4 <cbvprintf+0x410>
				value->uint = (unsigned short)value->uint;
    392c:	f8bd 3018 	ldrh.w	r3, [sp, #24]
    3930:	9306      	str	r3, [sp, #24]
    3932:	2300      	movs	r3, #0
    3934:	9307      	str	r3, [sp, #28]
    3936:	e6b5      	b.n	36a4 <cbvprintf+0x410>
					(uint_value_type)va_arg(ap,
    3938:	9b03      	ldr	r3, [sp, #12]
    393a:	3307      	adds	r3, #7
    393c:	f023 0307 	bic.w	r3, r3, #7
    3940:	f103 0208 	add.w	r2, r3, #8
    3944:	9203      	str	r2, [sp, #12]
    3946:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
    394a:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    394e:	e7e8      	b.n	3922 <cbvprintf+0x68e>
					(uint_value_type)va_arg(ap, size_t);
    3950:	9b03      	ldr	r3, [sp, #12]
    3952:	1d1a      	adds	r2, r3, #4
    3954:	9203      	str	r2, [sp, #12]
    3956:	681b      	ldr	r3, [r3, #0]
				value->uint =
    3958:	9306      	str	r3, [sp, #24]
    395a:	2300      	movs	r3, #0
    395c:	9307      	str	r3, [sp, #28]
				break;
    395e:	e7e0      	b.n	3922 <cbvprintf+0x68e>
				value->uint = (unsigned char)value->uint;
    3960:	f89d 3018 	ldrb.w	r3, [sp, #24]
    3964:	9306      	str	r3, [sp, #24]
    3966:	2300      	movs	r3, #0
    3968:	9307      	str	r3, [sp, #28]
    396a:	e69b      	b.n	36a4 <cbvprintf+0x410>
			if (length_mod == LENGTH_UPPER_L) {
    396c:	2908      	cmp	r1, #8
    396e:	d00b      	beq.n	3988 <cbvprintf+0x6f4>
				value->dbl = va_arg(ap, double);
    3970:	9b03      	ldr	r3, [sp, #12]
    3972:	3307      	adds	r3, #7
    3974:	f023 0307 	bic.w	r3, r3, #7
    3978:	f103 0208 	add.w	r2, r3, #8
    397c:	9203      	str	r2, [sp, #12]
    397e:	e9d3 2300 	ldrd	r2, r3, [r3]
    3982:	e9cd 2306 	strd	r2, r3, [sp, #24]
    3986:	e68d      	b.n	36a4 <cbvprintf+0x410>
				value->ldbl = va_arg(ap, long double);
    3988:	9b03      	ldr	r3, [sp, #12]
    398a:	3307      	adds	r3, #7
    398c:	f023 0307 	bic.w	r3, r3, #7
    3990:	f103 0208 	add.w	r2, r3, #8
    3994:	9203      	str	r2, [sp, #12]
    3996:	e9d3 2300 	ldrd	r2, r3, [r3]
    399a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    399e:	e681      	b.n	36a4 <cbvprintf+0x410>
			value->ptr = va_arg(ap, void *);
    39a0:	9b03      	ldr	r3, [sp, #12]
    39a2:	1d1a      	adds	r2, r3, #4
    39a4:	9203      	str	r2, [sp, #12]
    39a6:	681b      	ldr	r3, [r3, #0]
    39a8:	9306      	str	r3, [sp, #24]
    39aa:	e67b      	b.n	36a4 <cbvprintf+0x410>
			OUTS(sp, fp);
    39ac:	4643      	mov	r3, r8
    39ae:	4652      	mov	r2, sl
    39b0:	4629      	mov	r1, r5
    39b2:	4630      	mov	r0, r6
    39b4:	f00e fcbc 	bl	12330 <outs>
    39b8:	2800      	cmp	r0, #0
    39ba:	f2c0 814f 	blt.w	3c5c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c4>
    39be:	4404      	add	r4, r0
		fp = extract_conversion(conv, sp);
    39c0:	46c2      	mov	sl, r8
			continue;
    39c2:	e46f      	b.n	32a4 <cbvprintf+0x10>
		case '%':
			OUTC('%');
    39c4:	4629      	mov	r1, r5
    39c6:	2025      	movs	r0, #37	; 0x25
    39c8:	47b0      	blx	r6
    39ca:	2800      	cmp	r0, #0
    39cc:	f2c0 8146 	blt.w	3c5c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c4>
    39d0:	3401      	adds	r4, #1
		char sign = 0;
    39d2:	f8dd 9008 	ldr.w	r9, [sp, #8]
		const char *bpe = buf + sizeof(buf);
    39d6:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
		const char *bps = NULL;
    39da:	f04f 0a00 	mov.w	sl, #0
			break;
    39de:	e0a7      	b.n	3b30 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x98>
		case 's': {
			bps = (const char *)value->ptr;
    39e0:	f8dd a018 	ldr.w	sl, [sp, #24]

			size_t len;

			if (precision >= 0) {
    39e4:	f1bb 0f00 	cmp.w	fp, #0
    39e8:	db08      	blt.n	39fc <cbvprintf+0x768>
				len = strnlen(bps, precision);
    39ea:	4659      	mov	r1, fp
    39ec:	4650      	mov	r0, sl
    39ee:	f012 fd16 	bl	1641e <strnlen>
			} else {
				len = strlen(bps);
			}

			bpe = bps + len;
    39f2:	eb0a 0b00 	add.w	fp, sl, r0
		char sign = 0;
    39f6:	f8dd 9008 	ldr.w	r9, [sp, #8]
			precision = -1;

			break;
    39fa:	e099      	b.n	3b30 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x98>
				len = strlen(bps);
    39fc:	4650      	mov	r0, sl
    39fe:	f7fd fd69 	bl	14d4 <strlen>
    3a02:	e7f6      	b.n	39f2 <cbvprintf+0x75e>
		}
		case 'c':
			bps = buf;
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    3a04:	9b06      	ldr	r3, [sp, #24]
    3a06:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
		char sign = 0;
    3a0a:	f8dd 9008 	ldr.w	r9, [sp, #8]
			bpe = buf + 1;
    3a0e:	f10d 0b31 	add.w	fp, sp, #49	; 0x31
			bps = buf;
    3a12:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
			break;
    3a16:	e08b      	b.n	3b30 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x98>
		case 'd':
		case 'i':
			if (conv->flag_plus) {
    3a18:	f019 0f08 	tst.w	r9, #8
    3a1c:	d105      	bne.n	3a2a <cbvprintf+0x796>
				sign = '+';
			} else if (conv->flag_space) {
    3a1e:	f019 0910 	ands.w	r9, r9, #16
    3a22:	d004      	beq.n	3a2e <cbvprintf+0x79a>
				sign = ' ';
    3a24:	f04f 0920 	mov.w	r9, #32
    3a28:	e001      	b.n	3a2e <cbvprintf+0x79a>
				sign = '+';
    3a2a:	f04f 092b 	mov.w	r9, #43	; 0x2b

			/* sint/uint overlay in the union, and so
			 * can't appear in read and write operations
			 * in the same statement.
			 */
			sint = value->sint;
    3a2e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
			if (sint < 0) {
    3a32:	2a00      	cmp	r2, #0
    3a34:	f173 0100 	sbcs.w	r1, r3, #0
    3a38:	db02      	blt.n	3a40 <cbvprintf+0x7ac>
				sign = '-';
				value->uint = (uint_value_type)-sint;
			} else {
				value->uint = (uint_value_type)sint;
    3a3a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    3a3e:	e009      	b.n	3a54 <cbvprintf+0x7c0>
				value->uint = (uint_value_type)-sint;
    3a40:	4252      	negs	r2, r2
    3a42:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    3a46:	e9cd 2306 	strd	r2, r3, [sp, #24]
				sign = '-';
    3a4a:	f04f 092d 	mov.w	r9, #45	; 0x2d
    3a4e:	e001      	b.n	3a54 <cbvprintf+0x7c0>
		switch (conv->specifier) {
    3a50:	f8dd 9008 	ldr.w	r9, [sp, #8]
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value->uint, conv, buf, bpe);
    3a54:	f10d 0346 	add.w	r3, sp, #70	; 0x46
    3a58:	9300      	str	r3, [sp, #0]
    3a5a:	ab0c      	add	r3, sp, #48	; 0x30
    3a5c:	aa08      	add	r2, sp, #32
    3a5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    3a62:	f7ff fba7 	bl	31b4 <encode_uint>
    3a66:	4682      	mov	sl, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
    3a68:	f1bb 0f00 	cmp.w	fp, #0
    3a6c:	f2c0 8090 	blt.w	3b90 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xf8>
				size_t len = bpe - bps;
    3a70:	f10d 0346 	add.w	r3, sp, #70	; 0x46
    3a74:	eba3 030a 	sub.w	r3, r3, sl

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv->flag_zero = false;
    3a78:	f89d 2020 	ldrb.w	r2, [sp, #32]
    3a7c:	f36f 1286 	bfc	r2, #6, #1
    3a80:	f88d 2020 	strb.w	r2, [sp, #32]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
    3a84:	459b      	cmp	fp, r3
    3a86:	f240 8086 	bls.w	3b96 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xfe>
					conv->pad0_value = precision - (int)len;
    3a8a:	ebab 0303 	sub.w	r3, fp, r3
    3a8e:	9309      	str	r3, [sp, #36]	; 0x24
		const char *bpe = buf + sizeof(buf);
    3a90:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    3a94:	e04c      	b.n	3b30 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x98>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value->ptr != NULL) {
    3a96:	9806      	ldr	r0, [sp, #24]
    3a98:	b930      	cbnz	r0, 3aa8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x10>
		char sign = 0;
    3a9a:	f8dd 9008 	ldr.w	r9, [sp, #8]

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
    3a9e:	f8df b1c4 	ldr.w	fp, [pc, #452]	; 3c64 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1cc>
			bps = "(nil)";
    3aa2:	f1ab 0a05 	sub.w	sl, fp, #5
    3aa6:	e043      	b.n	3b30 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x98>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    3aa8:	f10d 0346 	add.w	r3, sp, #70	; 0x46
    3aac:	9300      	str	r3, [sp, #0]
    3aae:	ab0c      	add	r3, sp, #48	; 0x30
    3ab0:	aa08      	add	r2, sp, #32
    3ab2:	2100      	movs	r1, #0
    3ab4:	f7ff fb7e 	bl	31b4 <encode_uint>
    3ab8:	4682      	mov	sl, r0
				conv->altform_0c = true;
    3aba:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    3abe:	f043 0310 	orr.w	r3, r3, #16
    3ac2:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
				conv->specifier = 'x';
    3ac6:	2378      	movs	r3, #120	; 0x78
    3ac8:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
		char sign = 0;
    3acc:	f8dd 9008 	ldr.w	r9, [sp, #8]
				goto prec_int_pad0;
    3ad0:	e7ca      	b.n	3a68 <cbvprintf+0x7d4>

			break;
		case 'n':
			if (IS_ENABLED(CONFIG_CBPRINTF_N_SPECIFIER)) {
				store_count(conv, value->ptr, count);
    3ad2:	9a06      	ldr	r2, [sp, #24]
	switch ((enum length_mod_enum)conv->length_mod) {
    3ad4:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3ad8:	f3c3 03c3 	ubfx	r3, r3, #3, #4
    3adc:	2b07      	cmp	r3, #7
    3ade:	d806      	bhi.n	3aee <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x56>
    3ae0:	e8df f003 	tbb	[pc, r3]
    3ae4:	100e0c04 	.word	0x100e0c04
    3ae8:	1e1c1712 	.word	0x1e1c1712
		*(int *)dp = count;
    3aec:	6014      	str	r4, [r2, #0]
		char sign = 0;
    3aee:	f8dd 9008 	ldr.w	r9, [sp, #8]
		const char *bpe = buf + sizeof(buf);
    3af2:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
		const char *bps = NULL;
    3af6:	f04f 0a00 	mov.w	sl, #0
}
    3afa:	e019      	b.n	3b30 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x98>
		*(signed char *)dp = (signed char)count;
    3afc:	7014      	strb	r4, [r2, #0]
		break;
    3afe:	e7f6      	b.n	3aee <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x56>
		*(short *)dp = (short)count;
    3b00:	8014      	strh	r4, [r2, #0]
		break;
    3b02:	e7f4      	b.n	3aee <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x56>
		*(long *)dp = (long)count;
    3b04:	6014      	str	r4, [r2, #0]
		break;
    3b06:	e7f2      	b.n	3aee <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x56>
		*(long long *)dp = (long long)count;
    3b08:	4620      	mov	r0, r4
    3b0a:	17e1      	asrs	r1, r4, #31
    3b0c:	e9c2 0100 	strd	r0, r1, [r2]
		break;
    3b10:	e7ed      	b.n	3aee <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x56>
		*(intmax_t *)dp = (intmax_t)count;
    3b12:	4620      	mov	r0, r4
    3b14:	17e1      	asrs	r1, r4, #31
    3b16:	e9c2 0100 	strd	r0, r1, [r2]
		break;
    3b1a:	e7e8      	b.n	3aee <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x56>
		*(size_t *)dp = (size_t)count;
    3b1c:	6014      	str	r4, [r2, #0]
		break;
    3b1e:	e7e6      	b.n	3aee <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x56>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    3b20:	6014      	str	r4, [r2, #0]
		break;
    3b22:	e7e4      	b.n	3aee <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x56>
		switch (conv->specifier) {
    3b24:	f8dd 9008 	ldr.w	r9, [sp, #8]
    3b28:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    3b2c:	f04f 0a00 	mov.w	sl, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
    3b30:	f1ba 0f00 	cmp.w	sl, #0
    3b34:	f000 808e 	beq.w	3c54 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1bc>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
    3b38:	ebab 020a 	sub.w	r2, fp, sl
		int pad_len = 0;

		if (sign != 0) {
    3b3c:	f1b9 0f00 	cmp.w	r9, #0
    3b40:	d000      	beq.n	3b44 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xac>
			nj_len += 1U;
    3b42:	3201      	adds	r2, #1
		}

		if (conv->altform_0c) {
    3b44:	f89d 1022 	ldrb.w	r1, [sp, #34]	; 0x22
    3b48:	f011 0f10 	tst.w	r1, #16
    3b4c:	d026      	beq.n	3b9c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x104>
			nj_len += 2U;
    3b4e:	3202      	adds	r2, #2
		} else if (conv->altform_0) {
			nj_len += 1U;
		}

		nj_len += conv->pad0_value;
    3b50:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3b52:	4413      	add	r3, r2
		if (conv->pad_fp) {
    3b54:	f011 0f40 	tst.w	r1, #64	; 0x40
    3b58:	d001      	beq.n	3b5e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xc6>
			nj_len += conv->pad0_pre_exp;
    3b5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3b5c:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
    3b5e:	2f00      	cmp	r7, #0
    3b60:	dd32      	ble.n	3bc8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x130>
			width -= (int)nj_len;
    3b62:	1aff      	subs	r7, r7, r3

			if (!conv->flag_dash) {
    3b64:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3b68:	f013 0f04 	tst.w	r3, #4
    3b6c:	d12c      	bne.n	3bc8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x130>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv->flag_zero) {
    3b6e:	f013 0f40 	tst.w	r3, #64	; 0x40
    3b72:	d018      	beq.n	3ba6 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x10e>
					if (sign != 0) {
    3b74:	f1b9 0f00 	cmp.w	r9, #0
    3b78:	d018      	beq.n	3bac <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x114>
						OUTC(sign);
    3b7a:	4629      	mov	r1, r5
    3b7c:	4648      	mov	r0, r9
    3b7e:	47b0      	blx	r6
    3b80:	2800      	cmp	r0, #0
    3b82:	db6b      	blt.n	3c5c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c4>
    3b84:	3401      	adds	r4, #1
						sign = 0;
    3b86:	f8dd 9008 	ldr.w	r9, [sp, #8]
					}
					pad = '0';
    3b8a:	2330      	movs	r3, #48	; 0x30
    3b8c:	9302      	str	r3, [sp, #8]
    3b8e:	e00f      	b.n	3bb0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x118>
		const char *bpe = buf + sizeof(buf);
    3b90:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    3b94:	e7cc      	b.n	3b30 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x98>
    3b96:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    3b9a:	e7c9      	b.n	3b30 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x98>
		} else if (conv->altform_0) {
    3b9c:	f011 0f08 	tst.w	r1, #8
    3ba0:	d0d6      	beq.n	3b50 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xb8>
			nj_len += 1U;
    3ba2:	3201      	adds	r2, #1
    3ba4:	e7d4      	b.n	3b50 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xb8>
				char pad = ' ';
    3ba6:	2320      	movs	r3, #32
    3ba8:	9302      	str	r3, [sp, #8]
    3baa:	e001      	b.n	3bb0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x118>
					pad = '0';
    3bac:	2330      	movs	r3, #48	; 0x30
    3bae:	9302      	str	r3, [sp, #8]
    3bb0:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
    3bb2:	1e5f      	subs	r7, r3, #1
    3bb4:	2b00      	cmp	r3, #0
    3bb6:	dd07      	ble.n	3bc8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x130>
					OUTC(pad);
    3bb8:	4629      	mov	r1, r5
    3bba:	9802      	ldr	r0, [sp, #8]
    3bbc:	47b0      	blx	r6
    3bbe:	2800      	cmp	r0, #0
    3bc0:	db4c      	blt.n	3c5c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c4>
    3bc2:	3401      	adds	r4, #1
				while (width-- > 0) {
    3bc4:	463b      	mov	r3, r7
    3bc6:	e7f4      	b.n	3bb2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x11a>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
    3bc8:	f1b9 0f00 	cmp.w	r9, #0
    3bcc:	d005      	beq.n	3bda <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x142>
			OUTC(sign);
    3bce:	4629      	mov	r1, r5
    3bd0:	4648      	mov	r0, r9
    3bd2:	47b0      	blx	r6
    3bd4:	2800      	cmp	r0, #0
    3bd6:	db41      	blt.n	3c5c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c4>
    3bd8:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv->altform_0c | conv->altform_0) {
    3bda:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    3bde:	f3c3 1200 	ubfx	r2, r3, #4, #1
    3be2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
    3be6:	4313      	orrs	r3, r2
    3be8:	d005      	beq.n	3bf6 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x15e>
				OUTC('0');
    3bea:	4629      	mov	r1, r5
    3bec:	2030      	movs	r0, #48	; 0x30
    3bee:	47b0      	blx	r6
    3bf0:	2800      	cmp	r0, #0
    3bf2:	db33      	blt.n	3c5c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c4>
    3bf4:	3401      	adds	r4, #1
			}

			if (conv->altform_0c) {
    3bf6:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    3bfa:	f013 0f10 	tst.w	r3, #16
    3bfe:	d006      	beq.n	3c0e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x176>
				OUTC(conv->specifier);
    3c00:	4629      	mov	r1, r5
    3c02:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
    3c06:	47b0      	blx	r6
    3c08:	2800      	cmp	r0, #0
    3c0a:	db27      	blt.n	3c5c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c4>
    3c0c:	3401      	adds	r4, #1
			}

			pad_len = conv->pad0_value;
    3c0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
			while (pad_len-- > 0) {
    3c10:	f103 39ff 	add.w	r9, r3, #4294967295
    3c14:	2b00      	cmp	r3, #0
    3c16:	dd07      	ble.n	3c28 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x190>
				OUTC('0');
    3c18:	4629      	mov	r1, r5
    3c1a:	2030      	movs	r0, #48	; 0x30
    3c1c:	47b0      	blx	r6
    3c1e:	2800      	cmp	r0, #0
    3c20:	db1c      	blt.n	3c5c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c4>
    3c22:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
    3c24:	464b      	mov	r3, r9
    3c26:	e7f3      	b.n	3c10 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x178>
			}

			OUTS(bps, bpe);
    3c28:	465b      	mov	r3, fp
    3c2a:	4652      	mov	r2, sl
    3c2c:	4629      	mov	r1, r5
    3c2e:	4630      	mov	r0, r6
    3c30:	f00e fb7e 	bl	12330 <outs>
    3c34:	2800      	cmp	r0, #0
    3c36:	db11      	blt.n	3c5c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c4>
    3c38:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
    3c3a:	2f00      	cmp	r7, #0
    3c3c:	dd07      	ble.n	3c4e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1b6>
			OUTC(' ');
    3c3e:	4629      	mov	r1, r5
    3c40:	2020      	movs	r0, #32
    3c42:	47b0      	blx	r6
    3c44:	2800      	cmp	r0, #0
    3c46:	db09      	blt.n	3c5c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c4>
    3c48:	3401      	adds	r4, #1
			--width;
    3c4a:	3f01      	subs	r7, #1
    3c4c:	e7f5      	b.n	3c3a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1a2>
		fp = extract_conversion(conv, sp);
    3c4e:	46c2      	mov	sl, r8
    3c50:	f7ff bb28 	b.w	32a4 <cbvprintf+0x10>
    3c54:	46c2      	mov	sl, r8
    3c56:	f7ff bb25 	b.w	32a4 <cbvprintf+0x10>
		}
	}

	return count;
    3c5a:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
    3c5c:	b013      	add	sp, #76	; 0x4c
    3c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3c62:	bf00      	nop
    3c64:	00024aa5 	.word	0x00024aa5

00003c68 <sys_reboot>:

extern void sys_arch_reboot(int type);
extern void sys_clock_disable(void);

FUNC_NORETURN void sys_reboot(int type)
{
    3c68:	b508      	push	{r3, lr}
    3c6a:	4604      	mov	r4, r0
    3c6c:	f04f 0220 	mov.w	r2, #32
    3c70:	f3ef 8311 	mrs	r3, BASEPRI
    3c74:	f382 8812 	msr	BASEPRI_MAX, r2
    3c78:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
#ifdef CONFIG_SYS_CLOCK_EXISTS
	sys_clock_disable();
    3c7c:	f00f f963 	bl	12f46 <sys_clock_disable>
#endif

	sys_arch_reboot(type);
    3c80:	4620      	mov	r0, r4
    3c82:	f000 fd07 	bl	4694 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    3c86:	4803      	ldr	r0, [pc, #12]	; (3c94 <sys_reboot+0x2c>)
    3c88:	f00e f8e3 	bl	11e52 <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    3c8c:	f000 fa78 	bl	4180 <arch_cpu_idle>
    3c90:	e7fc      	b.n	3c8c <sys_reboot+0x24>
    3c92:	bf00      	nop
    3c94:	00024aa8 	.word	0x00024aa8

00003c98 <nordicsemi_nrf53_init>:

#define LOG_LEVEL CONFIG_SOC_LOG_LEVEL
LOG_MODULE_REGISTER(soc);

static int nordicsemi_nrf53_init(const struct device *arg)
{
    3c98:	b410      	push	{r4}
    3c9a:	f04f 0320 	mov.w	r3, #32
    3c9e:	f3ef 8411 	mrs	r4, BASEPRI
    3ca2:	f383 8812 	msr	BASEPRI_MAX, r3
    3ca6:	f3bf 8f6f 	isb	sy

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_cache_enable(NRF_CACHE_Type * p_reg)
{
    p_reg->ENABLE = CACHE_ENABLE_ENABLE_Enabled;
    3caa:	2101      	movs	r1, #1
    3cac:	4b12      	ldr	r3, [pc, #72]	; (3cf8 <nordicsemi_nrf53_init+0x60>)
    3cae:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
}

NRF_STATIC_INLINE void nrf_oscillators_lfxo_cap_set(NRF_OSCILLATORS_Type *     p_reg,
                                                    nrf_oscillators_lfxo_cap_t cap)
{
    p_reg->XOSC32KI.INTCAP = (uint32_t)cap;
    3cb2:	4a12      	ldr	r2, [pc, #72]	; (3cfc <nordicsemi_nrf53_init+0x64>)
    3cb4:	2302      	movs	r3, #2
    3cb6:	f8c2 36d0 	str.w	r3, [r2, #1744]	; 0x6d0

#if defined(GPIO_PIN_CNF_MCUSEL_Msk)
NRF_STATIC_INLINE void nrf_gpio_pin_mcu_select(uint32_t pin_number, nrf_gpio_pin_mcusel_t mcu)
{
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_MCUSEL_Msk;
    3cba:	4811      	ldr	r0, [pc, #68]	; (3d00 <nordicsemi_nrf53_init+0x68>)
    3cbc:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
    3cc0:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
    reg->PIN_CNF[pin_number] = cnf | (mcu << GPIO_PIN_CNF_MCUSEL_Pos);
    3cc4:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
    3cc8:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_MCUSEL_Msk;
    3ccc:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
    3cd0:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
    reg->PIN_CNF[pin_number] = cnf | (mcu << GPIO_PIN_CNF_MCUSEL_Pos);
    3cd4:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
    3cd8:	f8c0 3204 	str.w	r3, [r0, #516]	; 0x204
NRF_STATIC_INLINE void nrf_regulators_dcdcen_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
#if defined(REGULATORS_DCDCEN_DCDCEN_Msk)
    p_reg->DCDCEN = (enable ? REGULATORS_DCDCEN_DCDCEN_Msk : 0);
#else
    p_reg->VREGMAIN.DCDCEN = (enable ? REGULATORS_VREGMAIN_DCDCEN_DCDCEN_Msk : 0);
    3cdc:	f8c2 1704 	str.w	r1, [r2, #1796]	; 0x704
#endif

#if NRF_REGULATORS_HAS_DCDCEN_RADIO
NRF_STATIC_INLINE void nrf_regulators_dcdcen_radio_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
    p_reg->VREGRADIO.DCDCEN = (enable) ? REGULATORS_VREGRADIO_DCDCEN_DCDCEN_Enabled :
    3ce0:	f8c2 1904 	str.w	r1, [r2, #2308]	; 0x904
    p_reg->VREGH.DCDCEN = (enable) ? REGULATORS_VREGH_DCDCEN_DCDCEN_Enabled :
    3ce4:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
	__asm__ volatile(
    3ce8:	f384 8811 	msr	BASEPRI, r4
    3cec:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    3cf0:	2000      	movs	r0, #0
    3cf2:	bc10      	pop	{r4}
    3cf4:	4770      	bx	lr
    3cf6:	bf00      	nop
    3cf8:	50001000 	.word	0x50001000
    3cfc:	50004000 	.word	0x50004000
    3d00:	50842500 	.word	0x50842500

00003d04 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    3d04:	b170      	cbz	r0, 3d24 <arch_busy_wait+0x20>

void arch_busy_wait(uint32_t time_us)
{
    3d06:	b508      	push	{r3, lr}
    3d08:	4602      	mov	r2, r0

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    3d0a:	4b07      	ldr	r3, [pc, #28]	; (3d28 <arch_busy_wait+0x24>)
    3d0c:	681b      	ldr	r3, [r3, #0]
    3d0e:	4807      	ldr	r0, [pc, #28]	; (3d2c <arch_busy_wait+0x28>)
    3d10:	fba0 1303 	umull	r1, r3, r0, r3
    3d14:	0c9b      	lsrs	r3, r3, #18
    delay_cycles(cycles);
    3d16:	fb03 f002 	mul.w	r0, r3, r2
    3d1a:	4b05      	ldr	r3, [pc, #20]	; (3d30 <arch_busy_wait+0x2c>)
    3d1c:	f043 0301 	orr.w	r3, r3, #1
    3d20:	4798      	blx	r3
	nrfx_coredep_delay_us(time_us);
}
    3d22:	bd08      	pop	{r3, pc}
    3d24:	4770      	bx	lr
    3d26:	bf00      	nop
    3d28:	20000060 	.word	0x20000060
    3d2c:	431bde83 	.word	0x431bde83
    3d30:	00017110 	.word	0x00017110

00003d34 <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
    3d34:	b084      	sub	sp, #16
    3d36:	ab04      	add	r3, sp, #16
    3d38:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    3d3c:	f89d 3004 	ldrb.w	r3, [sp, #4]
    3d40:	2b06      	cmp	r3, #6
    3d42:	d001      	beq.n	3d48 <pm_power_state_set+0x14>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    3d44:	b004      	add	sp, #16
    3d46:	4770      	bx	lr
    p_reg->SYSTEMOFF = REGULATORS_SYSTEMOFF_SYSTEMOFF_Msk;
    3d48:	4b03      	ldr	r3, [pc, #12]	; (3d58 <pm_power_state_set+0x24>)
    3d4a:	2201      	movs	r2, #1
    3d4c:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    3d50:	f3bf 8f4f 	dsb	sy
        __WFE();
    3d54:	bf20      	wfe
    while (true)
    3d56:	e7fd      	b.n	3d54 <pm_power_state_set+0x20>
    3d58:	50004000 	.word	0x50004000

00003d5c <tty_init>:
	return out_size;
}

int tty_init(struct tty_serial *tty, const struct device *uart_dev)
{
	if (!uart_dev) {
    3d5c:	b1c1      	cbz	r1, 3d90 <tty_init+0x34>
{
    3d5e:	b508      	push	{r3, lr}
    3d60:	4602      	mov	r2, r0
    3d62:	4608      	mov	r0, r1
		return -ENODEV;
	}

	tty->uart_dev = uart_dev;
    3d64:	6011      	str	r1, [r2, #0]

	/* We start in unbuffer mode. */
	tty->rx_ringbuf = NULL;
    3d66:	2300      	movs	r3, #0
    3d68:	6153      	str	r3, [r2, #20]
	tty->rx_ringbuf_sz = 0U;
    3d6a:	6193      	str	r3, [r2, #24]
	tty->tx_ringbuf = NULL;
    3d6c:	6353      	str	r3, [r2, #52]	; 0x34
	tty->tx_ringbuf_sz = 0U;
    3d6e:	6393      	str	r3, [r2, #56]	; 0x38

	tty->rx_get = tty->rx_put = tty->tx_get = tty->tx_put = 0U;
    3d70:	87d3      	strh	r3, [r2, #62]	; 0x3e
    3d72:	8793      	strh	r3, [r2, #60]	; 0x3c
    3d74:	83d3      	strh	r3, [r2, #30]
    3d76:	8393      	strh	r3, [r2, #28]

	tty->rx_timeout = SYS_FOREVER_MS;
    3d78:	f04f 33ff 	mov.w	r3, #4294967295
    3d7c:	6213      	str	r3, [r2, #32]
	tty->tx_timeout = SYS_FOREVER_MS;
    3d7e:	6413      	str	r3, [r2, #64]	; 0x40
static inline void uart_irq_callback_user_data_set(const struct device *dev,
						   uart_irq_callback_user_data_t cb,
						   void *user_data)
{
#ifdef CONFIG_UART_INTERRUPT_DRIVEN
	const struct uart_driver_api *api =
    3d80:	688b      	ldr	r3, [r1, #8]
		(const struct uart_driver_api *)dev->api;

	if ((api != NULL) && (api->irq_callback_set != NULL)) {
    3d82:	b143      	cbz	r3, 3d96 <tty_init+0x3a>
    3d84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3d86:	b143      	cbz	r3, 3d9a <tty_init+0x3e>
		api->irq_callback_set(dev, cb, user_data);
    3d88:	4905      	ldr	r1, [pc, #20]	; (3da0 <tty_init+0x44>)
    3d8a:	4798      	blx	r3

	uart_irq_callback_user_data_set(uart_dev, tty_uart_isr, tty);

	return 0;
    3d8c:	2000      	movs	r0, #0
}
    3d8e:	bd08      	pop	{r3, pc}
		return -ENODEV;
    3d90:	f06f 0012 	mvn.w	r0, #18
}
    3d94:	4770      	bx	lr
	return 0;
    3d96:	2000      	movs	r0, #0
    3d98:	e7f9      	b.n	3d8e <tty_init+0x32>
    3d9a:	2000      	movs	r0, #0
    3d9c:	e7f7      	b.n	3d8e <tty_init+0x32>
    3d9e:	bf00      	nop
    3da0:	0001255b 	.word	0x0001255b

00003da4 <console_getchar>:
{
	return tty_write(&console_serial, &c, 1);
}

int console_getchar(void)
{
    3da4:	b500      	push	{lr}
    3da6:	b083      	sub	sp, #12
	uint8_t c;
	int res;

	res = tty_read(&console_serial, &c, 1);
    3da8:	2201      	movs	r2, #1
    3daa:	f10d 0107 	add.w	r1, sp, #7
    3dae:	4805      	ldr	r0, [pc, #20]	; (3dc4 <console_getchar+0x20>)
    3db0:	f00e fc19 	bl	125e6 <tty_read>
	if (res < 0) {
    3db4:	2800      	cmp	r0, #0
    3db6:	db01      	blt.n	3dbc <console_getchar+0x18>
		return res;
	}

	return c;
    3db8:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
    3dbc:	b003      	add	sp, #12
    3dbe:	f85d fb04 	ldr.w	pc, [sp], #4
    3dc2:	bf00      	nop
    3dc4:	20006cc4 	.word	0x20006cc4

00003dc8 <console_init>:

int console_init(void)
{
    3dc8:	b538      	push	{r3, r4, r5, lr}
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    3dca:	4810      	ldr	r0, [pc, #64]	; (3e0c <console_init+0x44>)
    3dcc:	f011 ff05 	bl	15bda <z_device_ready>
    3dd0:	b1b0      	cbz	r0, 3e00 <console_init+0x38>
	uart_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
	if (!device_is_ready(uart_dev)) {
		return -ENODEV;
	}

	ret = tty_init(&console_serial, uart_dev);
    3dd2:	490e      	ldr	r1, [pc, #56]	; (3e0c <console_init+0x44>)
    3dd4:	480e      	ldr	r0, [pc, #56]	; (3e10 <console_init+0x48>)
    3dd6:	f7ff ffc1 	bl	3d5c <tty_init>

	if (ret) {
    3dda:	4604      	mov	r4, r0
    3ddc:	b970      	cbnz	r0, 3dfc <console_init+0x34>
		return ret;
	}

	/* Checks device driver supports for interrupt driven data transfers. */
	if (CONFIG_CONSOLE_GETCHAR_BUFSIZE + CONFIG_CONSOLE_PUTCHAR_BUFSIZE) {
		const struct uart_driver_api *api =
    3dde:	4b0b      	ldr	r3, [pc, #44]	; (3e0c <console_init+0x44>)
    3de0:	689b      	ldr	r3, [r3, #8]
			(const struct uart_driver_api *)uart_dev->api;
		if (!api->irq_callback_set) {
    3de2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3de4:	b17b      	cbz	r3, 3e06 <console_init+0x3e>
			return -ENOTSUP;
		}
	}

	tty_set_tx_buf(&console_serial, console_txbuf, sizeof(console_txbuf));
    3de6:	4d0a      	ldr	r5, [pc, #40]	; (3e10 <console_init+0x48>)
    3de8:	2210      	movs	r2, #16
    3dea:	490a      	ldr	r1, [pc, #40]	; (3e14 <console_init+0x4c>)
    3dec:	4628      	mov	r0, r5
    3dee:	f00e fc3b 	bl	12668 <tty_set_tx_buf>
	tty_set_rx_buf(&console_serial, console_rxbuf, sizeof(console_rxbuf));
    3df2:	2210      	movs	r2, #16
    3df4:	4908      	ldr	r1, [pc, #32]	; (3e18 <console_init+0x50>)
    3df6:	4628      	mov	r0, r5
    3df8:	f00e fc1b 	bl	12632 <tty_set_rx_buf>

	return 0;
}
    3dfc:	4620      	mov	r0, r4
    3dfe:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
    3e00:	f06f 0412 	mvn.w	r4, #18
    3e04:	e7fa      	b.n	3dfc <console_init+0x34>
			return -ENOTSUP;
    3e06:	f06f 0485 	mvn.w	r4, #133	; 0x85
    3e0a:	e7f7      	b.n	3dfc <console_init+0x34>
    3e0c:	00016d40 	.word	0x00016d40
    3e10:	20006cc4 	.word	0x20006cc4
    3e14:	20006d08 	.word	0x20006d08
    3e18:	20006cb4 	.word	0x20006cb4

00003e1c <__do_init_array_aux>:
 * @brief Execute initialization routines referenced in .init_array section
 *
 * @return N/A
 */
void __do_init_array_aux(void)
{
    3e1c:	b510      	push	{r4, lr}
	for (func_ptr *func = __init_array_start;
    3e1e:	4c04      	ldr	r4, [pc, #16]	; (3e30 <__do_init_array_aux+0x14>)
    3e20:	4b04      	ldr	r3, [pc, #16]	; (3e34 <__do_init_array_aux+0x18>)
    3e22:	429c      	cmp	r4, r3
    3e24:	d203      	bcs.n	3e2e <__do_init_array_aux+0x12>
		func < __init_array_end;
		func++) {
		(*func)();
    3e26:	f854 3b04 	ldr.w	r3, [r4], #4
    3e2a:	4798      	blx	r3
		func++) {
    3e2c:	e7f8      	b.n	3e20 <__do_init_array_aux+0x4>
	}
}
    3e2e:	bd10      	pop	{r4, pc}
    3e30:	00016fd0 	.word	0x00016fd0
    3e34:	00016fd0 	.word	0x00016fd0

00003e38 <__do_global_ctors_aux>:
 */
void __do_global_ctors_aux(void)
{
	unsigned int nCtors;

	nCtors = (unsigned long)__CTOR_LIST__[0];
    3e38:	4b06      	ldr	r3, [pc, #24]	; (3e54 <__do_global_ctors_aux+0x1c>)
    3e3a:	681b      	ldr	r3, [r3, #0]

	while (nCtors >= 1U) {
    3e3c:	b14b      	cbz	r3, 3e52 <__do_global_ctors_aux+0x1a>
{
    3e3e:	b510      	push	{r4, lr}
		__CTOR_LIST__[nCtors--]();
    3e40:	1e5c      	subs	r4, r3, #1
    3e42:	4a04      	ldr	r2, [pc, #16]	; (3e54 <__do_global_ctors_aux+0x1c>)
    3e44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    3e48:	4798      	blx	r3
    3e4a:	4623      	mov	r3, r4
	while (nCtors >= 1U) {
    3e4c:	2c00      	cmp	r4, #0
    3e4e:	d1f7      	bne.n	3e40 <__do_global_ctors_aux+0x8>
	}
}
    3e50:	bd10      	pop	{r4, pc}
    3e52:	4770      	bx	lr
    3e54:	00016fc8 	.word	0x00016fc8

00003e58 <pm_system_resume>:
	 * and it may schedule another thread.
	 *
	 * Call pm_idle_exit_notification_disable() if this
	 * notification is not required.
	 */
	if (!post_ops_done) {
    3e58:	4b1b      	ldr	r3, [pc, #108]	; (3ec8 <pm_system_resume+0x70>)
    3e5a:	681b      	ldr	r3, [r3, #0]
    3e5c:	2b00      	cmp	r3, #0
    3e5e:	d132      	bne.n	3ec6 <pm_system_resume+0x6e>
{
    3e60:	b530      	push	{r4, r5, lr}
    3e62:	b085      	sub	sp, #20
		post_ops_done = 1;
    3e64:	4b18      	ldr	r3, [pc, #96]	; (3ec8 <pm_system_resume+0x70>)
    3e66:	2201      	movs	r2, #1
    3e68:	601a      	str	r2, [r3, #0]
		exit_pos_ops(z_power_state);
    3e6a:	4b18      	ldr	r3, [pc, #96]	; (3ecc <pm_system_resume+0x74>)
    3e6c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    3e70:	ab04      	add	r3, sp, #16
    3e72:	e903 0007 	stmdb	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
    3e76:	4b16      	ldr	r3, [pc, #88]	; (3ed0 <pm_system_resume+0x78>)
    3e78:	b163      	cbz	r3, 3e94 <pm_system_resume+0x3c>
		pm_power_state_exit_post_ops(info);
    3e7a:	f00e fa74 	bl	12366 <pm_power_state_exit_post_ops>
	__asm__ volatile(
    3e7e:	f04f 0320 	mov.w	r3, #32
    3e82:	f3ef 8511 	mrs	r5, BASEPRI
    3e86:	f383 8812 	msr	BASEPRI_MAX, r3
    3e8a:	f3bf 8f6f 	isb	sy
    3e8e:	4b11      	ldr	r3, [pc, #68]	; (3ed4 <pm_system_resume+0x7c>)
    3e90:	681c      	ldr	r4, [r3, #0]
    3e92:	e00a      	b.n	3eaa <pm_system_resume+0x52>
	__asm__ volatile(
    3e94:	2300      	movs	r3, #0
    3e96:	f383 8811 	msr	BASEPRI, r3
    3e9a:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    3e9e:	e7ee      	b.n	3e7e <pm_system_resume+0x26>
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    3ea0:	4623      	mov	r3, r4
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
    3ea2:	b10c      	cbz	r4, 3ea8 <pm_system_resume+0x50>
	return node->next;
    3ea4:	6823      	ldr	r3, [r4, #0]
    3ea6:	b143      	cbz	r3, 3eba <pm_system_resume+0x62>
{
    3ea8:	461c      	mov	r4, r3
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    3eaa:	b134      	cbz	r4, 3eba <pm_system_resume+0x62>
			callback = notifier->state_exit;
    3eac:	68a3      	ldr	r3, [r4, #8]
		if (callback) {
    3eae:	2b00      	cmp	r3, #0
    3eb0:	d0f6      	beq.n	3ea0 <pm_system_resume+0x48>
			callback(z_power_state.state);
    3eb2:	4a06      	ldr	r2, [pc, #24]	; (3ecc <pm_system_resume+0x74>)
    3eb4:	7810      	ldrb	r0, [r2, #0]
    3eb6:	4798      	blx	r3
    3eb8:	e7f2      	b.n	3ea0 <pm_system_resume+0x48>
	__asm__ volatile(
    3eba:	f385 8811 	msr	BASEPRI, r5
    3ebe:	f3bf 8f6f 	isb	sy
		pm_state_notify(false);
	}
}
    3ec2:	b005      	add	sp, #20
    3ec4:	bd30      	pop	{r4, r5, pc}
    3ec6:	4770      	bx	lr
    3ec8:	20000004 	.word	0x20000004
    3ecc:	20006d24 	.word	0x20006d24
    3ed0:	00012367 	.word	0x00012367
    3ed4:	20006d1c 	.word	0x20006d1c

00003ed8 <pm_system_suspend>:
	return PM_STATE_ACTIVE;
}
#endif

enum pm_state pm_system_suspend(int32_t ticks)
{
    3ed8:	b570      	push	{r4, r5, r6, lr}
    3eda:	b088      	sub	sp, #32
    3edc:	4606      	mov	r6, r0
	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);
	z_power_state = pm_policy_next_state(ticks);
    3ede:	4c2a      	ldr	r4, [pc, #168]	; (3f88 <pm_system_suspend+0xb0>)
    3ee0:	466d      	mov	r5, sp
    3ee2:	4601      	mov	r1, r0
    3ee4:	4628      	mov	r0, r5
    3ee6:	f00e fbdb 	bl	126a0 <pm_policy_next_state>
    3eea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
    3eee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	if (z_power_state.state == PM_STATE_ACTIVE) {
    3ef2:	7820      	ldrb	r0, [r4, #0]
    3ef4:	2800      	cmp	r0, #0
    3ef6:	d045      	beq.n	3f84 <pm_system_suspend+0xac>
		LOG_DBG("No PM operations done.");
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks, z_power_state.state);
		return z_power_state.state;
	}
	post_ops_done = 0;
    3ef8:	4b24      	ldr	r3, [pc, #144]	; (3f8c <pm_system_suspend+0xb4>)
    3efa:	2200      	movs	r2, #0
    3efc:	601a      	str	r2, [r3, #0]

	if (ticks != K_TICKS_FOREVER) {
    3efe:	f1b6 3fff 	cmp.w	r6, #4294967295
    3f02:	d10c      	bne.n	3f1e <pm_system_suspend+0x46>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    3f04:	f00b fc48 	bl	f798 <k_sched_lock>
	__asm__ volatile(
    3f08:	f04f 0320 	mov.w	r3, #32
    3f0c:	f3ef 8511 	mrs	r5, BASEPRI
    3f10:	f383 8812 	msr	BASEPRI_MAX, r3
    3f14:	f3bf 8f6f 	isb	sy
	return list->head;
    3f18:	4b1d      	ldr	r3, [pc, #116]	; (3f90 <pm_system_suspend+0xb8>)
    3f1a:	681c      	ldr	r4, [r3, #0]
    3f1c:	e016      	b.n	3f4c <pm_system_suspend+0x74>
		     k_us_to_ticks_ceil32(z_power_state.exit_latency_us), true);
    3f1e:	68a3      	ldr	r3, [r4, #8]
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    3f20:	0c59      	lsrs	r1, r3, #17
    3f22:	03d8      	lsls	r0, r3, #15
    3f24:	4c1b      	ldr	r4, [pc, #108]	; (3f94 <pm_system_suspend+0xbc>)
    3f26:	4a1c      	ldr	r2, [pc, #112]	; (3f98 <pm_system_suspend+0xc0>)
    3f28:	2300      	movs	r3, #0
    3f2a:	1900      	adds	r0, r0, r4
    3f2c:	f04f 0400 	mov.w	r4, #0
    3f30:	eb44 0101 	adc.w	r1, r4, r1
    3f34:	f7fd f8d8 	bl	10e8 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    3f38:	2101      	movs	r1, #1
    3f3a:	1a30      	subs	r0, r6, r0
    3f3c:	f012 f868 	bl	16010 <z_set_timeout_expiry>
    3f40:	e7e0      	b.n	3f04 <pm_system_suspend+0x2c>
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    3f42:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    3f44:	b10c      	cbz	r4, 3f4a <pm_system_suspend+0x72>
	return node->next;
    3f46:	6823      	ldr	r3, [r4, #0]
    3f48:	b143      	cbz	r3, 3f5c <pm_system_suspend+0x84>
{
    3f4a:	461c      	mov	r4, r3
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    3f4c:	b134      	cbz	r4, 3f5c <pm_system_suspend+0x84>
			callback = notifier->state_entry;
    3f4e:	6863      	ldr	r3, [r4, #4]
		if (callback) {
    3f50:	2b00      	cmp	r3, #0
    3f52:	d0f6      	beq.n	3f42 <pm_system_suspend+0x6a>
			callback(z_power_state.state);
    3f54:	4a0c      	ldr	r2, [pc, #48]	; (3f88 <pm_system_suspend+0xb0>)
    3f56:	7810      	ldrb	r0, [r2, #0]
    3f58:	4798      	blx	r3
    3f5a:	e7f2      	b.n	3f42 <pm_system_suspend+0x6a>
	__asm__ volatile(
    3f5c:	f385 8811 	msr	BASEPRI, r5
    3f60:	f3bf 8f6f 	isb	sy
	pm_debug_start_timer();
	/* Enter power state */
	pm_state_notify(true);
	pm_state_set(z_power_state);
    3f64:	4b08      	ldr	r3, [pc, #32]	; (3f88 <pm_system_suspend+0xb0>)
    3f66:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    3f6a:	ab08      	add	r3, sp, #32
    3f6c:	e903 0007 	stmdb	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
    3f70:	4b0a      	ldr	r3, [pc, #40]	; (3f9c <pm_system_suspend+0xc4>)
    3f72:	b10b      	cbz	r3, 3f78 <pm_system_suspend+0xa0>
		pm_power_state_set(info);
    3f74:	f7ff fede 	bl	3d34 <pm_power_state_set>
		/* Turn on peripherals and restore device states as necessary */
		pm_resume_devices();
	}
#endif
	pm_log_debug_info(z_power_state.state);
	pm_system_resume();
    3f78:	f7ff ff6e 	bl	3e58 <pm_system_resume>
	k_sched_unlock();
    3f7c:	f00b fe0a 	bl	fb94 <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks, z_power_state.state);
	return z_power_state.state;
    3f80:	4b01      	ldr	r3, [pc, #4]	; (3f88 <pm_system_suspend+0xb0>)
    3f82:	7818      	ldrb	r0, [r3, #0]
}
    3f84:	b008      	add	sp, #32
    3f86:	bd70      	pop	{r4, r5, r6, pc}
    3f88:	20006d24 	.word	0x20006d24
    3f8c:	20000004 	.word	0x20000004
    3f90:	20006d1c 	.word	0x20006d1c
    3f94:	000f423f 	.word	0x000f423f
    3f98:	000f4240 	.word	0x000f4240
    3f9c:	00003d35 	.word	0x00003d35

00003fa0 <nrf_cc3xx_platform_abort_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
    3fa0:	b508      	push	{r3, lr}
	nrf_cc3xx_platform_set_abort(&apis);
    3fa2:	4802      	ldr	r0, [pc, #8]	; (3fac <nrf_cc3xx_platform_abort_init+0xc>)
    3fa4:	f00c f962 	bl	1026c <nrf_cc3xx_platform_set_abort>
}
    3fa8:	bd08      	pop	{r3, pc}
    3faa:	bf00      	nop
    3fac:	00024ad4 	.word	0x00024ad4

00003fb0 <mutex_unlock_platform>:
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    3fb0:	b308      	cbz	r0, 3ff6 <mutex_unlock_platform+0x46>
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3fb2:	b508      	push	{r3, lr}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    3fb4:	6843      	ldr	r3, [r0, #4]
    3fb6:	2b04      	cmp	r3, #4
    3fb8:	d007      	beq.n	3fca <mutex_unlock_platform+0x1a>
    3fba:	2b08      	cmp	r3, #8
    3fbc:	d012      	beq.n	3fe4 <mutex_unlock_platform+0x34>

#endif /* defined(NRF5340_XXAA_APPLICATION) */

    default:
        /* Ensure that the mutex has been initialized */
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    3fbe:	b1fb      	cbz	r3, 4000 <CONFIG_FPROTECT_BLOCK_SIZE>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
        }

        p_mutex = (struct k_mutex *)mutex->mutex;
    3fc0:	6800      	ldr	r0, [r0, #0]
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke1(*(uintptr_t *)&mutex, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    3fc2:	f00b fad9 	bl	f578 <z_impl_k_mutex_unlock>

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    3fc6:	2000      	movs	r0, #0
    3fc8:	e014      	b.n	3ff4 <mutex_unlock_platform+0x44>
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
    3fca:	6803      	ldr	r3, [r0, #0]
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    3fcc:	2200      	movs	r2, #0
    3fce:	e8d3 1fef 	ldaex	r1, [r3]
    3fd2:	2901      	cmp	r1, #1
    3fd4:	d103      	bne.n	3fde <mutex_unlock_platform+0x2e>
    3fd6:	e8c3 2fe0 	stlex	r0, r2, [r3]
    3fda:	2800      	cmp	r0, #0
    3fdc:	d1f7      	bne.n	3fce <mutex_unlock_platform+0x1e>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3fde:	d10d      	bne.n	3ffc <mutex_unlock_platform+0x4c>
    3fe0:	4610      	mov	r0, r2
    3fe2:	e007      	b.n	3ff4 <mutex_unlock_platform+0x44>
        nrf_mutex_unlock(NRF_MUTEX, *((uint8_t *)mutex->mutex));
    3fe4:	6803      	ldr	r3, [r0, #0]
    3fe6:	781b      	ldrb	r3, [r3, #0]
    return (p_reg->MUTEX[mutex] == MUTEX_MUTEX_MUTEX_Unlocked);
}

NRF_STATIC_INLINE void nrf_mutex_unlock(NRF_MUTEX_Type * p_reg, uint8_t mutex)
{
    p_reg->MUTEX[mutex] = MUTEX_MUTEX_MUTEX_Unlocked;
    3fe8:	f503 7380 	add.w	r3, r3, #256	; 0x100
    3fec:	2000      	movs	r0, #0
    3fee:	4a05      	ldr	r2, [pc, #20]	; (4004 <CONFIG_FPROTECT_BLOCK_SIZE+0x4>)
    3ff0:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    }
}
    3ff4:	bd08      	pop	{r3, pc}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    3ff6:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    3ffa:	4770      	bx	lr
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3ffc:	4802      	ldr	r0, [pc, #8]	; (4008 <CONFIG_FPROTECT_BLOCK_SIZE+0x8>)
    3ffe:	e7f9      	b.n	3ff4 <mutex_unlock_platform+0x44>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    4000:	4802      	ldr	r0, [pc, #8]	; (400c <CONFIG_FPROTECT_BLOCK_SIZE+0xc>)
    4002:	e7f7      	b.n	3ff4 <mutex_unlock_platform+0x44>
    4004:	50030000 	.word	0x50030000
    4008:	ffff8fe9 	.word	0xffff8fe9
    400c:	ffff8fea 	.word	0xffff8fea

00004010 <mutex_lock_platform>:
    if(mutex == NULL) {
    4010:	b370      	cbz	r0, 4070 <mutex_lock_platform+0x60>
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    4012:	b508      	push	{r3, lr}
    switch (mutex->flags) {
    4014:	6843      	ldr	r3, [r0, #4]
    4016:	2b04      	cmp	r3, #4
    4018:	d004      	beq.n	4024 <mutex_lock_platform+0x14>
    401a:	2b08      	cmp	r3, #8
    401c:	d00f      	beq.n	403e <mutex_lock_platform+0x2e>
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    401e:	b9c3      	cbnz	r3, 4052 <mutex_lock_platform+0x42>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    4020:	4815      	ldr	r0, [pc, #84]	; (4078 <mutex_lock_platform+0x68>)
    4022:	e00b      	b.n	403c <mutex_lock_platform+0x2c>
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
    4024:	6803      	ldr	r3, [r0, #0]
    4026:	2201      	movs	r2, #1
    4028:	e8d3 1fef 	ldaex	r1, [r3]
    402c:	2900      	cmp	r1, #0
    402e:	d103      	bne.n	4038 <mutex_lock_platform+0x28>
    4030:	e8c3 2fe0 	stlex	r0, r2, [r3]
    4034:	2800      	cmp	r0, #0
    4036:	d1f7      	bne.n	4028 <mutex_lock_platform+0x18>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    4038:	d116      	bne.n	4068 <mutex_lock_platform+0x58>
    403a:	2000      	movs	r0, #0
}
    403c:	bd08      	pop	{r3, pc}
        return nrf_mutex_lock(NRF_MUTEX, *((uint8_t *)mutex->mutex)) ?
    403e:	6803      	ldr	r3, [r0, #0]
    4040:	781b      	ldrb	r3, [r3, #0]
    return (p_reg->MUTEX[mutex] == MUTEX_MUTEX_MUTEX_Unlocked);
    4042:	f503 7380 	add.w	r3, r3, #256	; 0x100
    4046:	4a0d      	ldr	r2, [pc, #52]	; (407c <mutex_lock_platform+0x6c>)
    4048:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                       NRF_CC3XX_PLATFORM_SUCCESS :
    404c:	b973      	cbnz	r3, 406c <mutex_lock_platform+0x5c>
    404e:	2000      	movs	r0, #0
    4050:	e7f4      	b.n	403c <mutex_lock_platform+0x2c>
        p_mutex = (struct k_mutex *)mutex->mutex;
    4052:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    4054:	f04f 32ff 	mov.w	r2, #4294967295
    4058:	f04f 33ff 	mov.w	r3, #4294967295
    405c:	f00b fa02 	bl	f464 <z_impl_k_mutex_lock>
        if (ret == 0) {
    4060:	2800      	cmp	r0, #0
    4062:	d0eb      	beq.n	403c <mutex_lock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
    4064:	4806      	ldr	r0, [pc, #24]	; (4080 <mutex_lock_platform+0x70>)
    4066:	e7e9      	b.n	403c <mutex_lock_platform+0x2c>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    4068:	4805      	ldr	r0, [pc, #20]	; (4080 <mutex_lock_platform+0x70>)
    406a:	e7e7      	b.n	403c <mutex_lock_platform+0x2c>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    406c:	4804      	ldr	r0, [pc, #16]	; (4080 <mutex_lock_platform+0x70>)
    406e:	e7e5      	b.n	403c <mutex_lock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    4070:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    4074:	4770      	bx	lr
    4076:	bf00      	nop
    4078:	ffff8fea 	.word	0xffff8fea
    407c:	50030000 	.word	0x50030000
    4080:	ffff8fe9 	.word	0xffff8fe9

00004084 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    4084:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    4086:	4604      	mov	r4, r0
    4088:	b190      	cbz	r0, 40b0 <mutex_free_platform+0x2c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    408a:	6863      	ldr	r3, [r4, #4]
    408c:	2b04      	cmp	r3, #4
    408e:	d00e      	beq.n	40ae <mutex_free_platform+0x2a>
    4090:	2b08      	cmp	r3, #8
    4092:	d00c      	beq.n	40ae <mutex_free_platform+0x2a>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    4094:	b15b      	cbz	r3, 40ae <mutex_free_platform+0x2a>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    4096:	f013 0f02 	tst.w	r3, #2
    409a:	d10e      	bne.n	40ba <mutex_free_platform+0x36>
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    409c:	6823      	ldr	r3, [r4, #0]

__BEGIN_DECLS
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
__ssp_bos_icheck3(memmove, void *, const void *)
__ssp_bos_icheck3_restrict(mempcpy, void *, const void *)
__ssp_bos_icheck3(memset, void *, int)
    409e:	2200      	movs	r2, #0
    40a0:	601a      	str	r2, [r3, #0]
    40a2:	605a      	str	r2, [r3, #4]
    40a4:	609a      	str	r2, [r3, #8]
    40a6:	60da      	str	r2, [r3, #12]
    40a8:	611a      	str	r2, [r3, #16]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    40aa:	2300      	movs	r3, #0
    40ac:	6063      	str	r3, [r4, #4]
}
    40ae:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    40b0:	4b05      	ldr	r3, [pc, #20]	; (40c8 <mutex_free_platform+0x44>)
    40b2:	685b      	ldr	r3, [r3, #4]
    40b4:	4805      	ldr	r0, [pc, #20]	; (40cc <mutex_free_platform+0x48>)
    40b6:	4798      	blx	r3
    40b8:	e7e7      	b.n	408a <mutex_free_platform+0x6>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    40ba:	4621      	mov	r1, r4
    40bc:	4804      	ldr	r0, [pc, #16]	; (40d0 <mutex_free_platform+0x4c>)
    40be:	f011 fdd9 	bl	15c74 <k_mem_slab_free>
        mutex->mutex = NULL;
    40c2:	2300      	movs	r3, #0
    40c4:	6023      	str	r3, [r4, #0]
    40c6:	e7f0      	b.n	40aa <mutex_free_platform+0x26>
    40c8:	2000006c 	.word	0x2000006c
    40cc:	00024adc 	.word	0x00024adc
    40d0:	20006d30 	.word	0x20006d30

000040d4 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    40d4:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    40d6:	4604      	mov	r4, r0
    40d8:	b178      	cbz	r0, 40fa <mutex_init_platform+0x26>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    40da:	6863      	ldr	r3, [r4, #4]
    40dc:	2b04      	cmp	r3, #4
    40de:	d00b      	beq.n	40f8 <mutex_init_platform+0x24>
    40e0:	2b08      	cmp	r3, #8
    40e2:	d009      	beq.n	40f8 <mutex_init_platform+0x24>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    40e4:	b90b      	cbnz	r3, 40ea <mutex_init_platform+0x16>
        mutex->mutex == NULL) {
    40e6:	6823      	ldr	r3, [r4, #0]
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    40e8:	b163      	cbz	r3, 4104 <mutex_init_platform+0x30>
    p_mutex = (struct k_mutex *)mutex->mutex;
    40ea:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    40ec:	f011 fe37 	bl	15d5e <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    40f0:	6863      	ldr	r3, [r4, #4]
    40f2:	f043 0301 	orr.w	r3, r3, #1
    40f6:	6063      	str	r3, [r4, #4]
}
    40f8:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    40fa:	4b10      	ldr	r3, [pc, #64]	; (413c <mutex_init_platform+0x68>)
    40fc:	685b      	ldr	r3, [r3, #4]
    40fe:	4810      	ldr	r0, [pc, #64]	; (4140 <mutex_init_platform+0x6c>)
    4100:	4798      	blx	r3
    4102:	e7ea      	b.n	40da <mutex_init_platform+0x6>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    4104:	f04f 32ff 	mov.w	r2, #4294967295
    4108:	f04f 33ff 	mov.w	r3, #4294967295
    410c:	4621      	mov	r1, r4
    410e:	480d      	ldr	r0, [pc, #52]	; (4144 <mutex_init_platform+0x70>)
    4110:	f00b f880 	bl	f214 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    4114:	b908      	cbnz	r0, 411a <mutex_init_platform+0x46>
    4116:	6823      	ldr	r3, [r4, #0]
    4118:	b91b      	cbnz	r3, 4122 <mutex_init_platform+0x4e>
            platform_abort_apis.abort_fn(
    411a:	4b08      	ldr	r3, [pc, #32]	; (413c <mutex_init_platform+0x68>)
    411c:	685b      	ldr	r3, [r3, #4]
    411e:	480a      	ldr	r0, [pc, #40]	; (4148 <mutex_init_platform+0x74>)
    4120:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    4122:	6823      	ldr	r3, [r4, #0]
    4124:	2200      	movs	r2, #0
    4126:	601a      	str	r2, [r3, #0]
    4128:	605a      	str	r2, [r3, #4]
    412a:	609a      	str	r2, [r3, #8]
    412c:	60da      	str	r2, [r3, #12]
    412e:	611a      	str	r2, [r3, #16]
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    4130:	6863      	ldr	r3, [r4, #4]
    4132:	f043 0302 	orr.w	r3, r3, #2
    4136:	6063      	str	r3, [r4, #4]
    4138:	e7d7      	b.n	40ea <mutex_init_platform+0x16>
    413a:	bf00      	nop
    413c:	2000006c 	.word	0x2000006c
    4140:	00024adc 	.word	0x00024adc
    4144:	20006d30 	.word	0x20006d30
    4148:	00024b04 	.word	0x00024b04

0000414c <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    414c:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    414e:	2340      	movs	r3, #64	; 0x40
    4150:	2214      	movs	r2, #20
    4152:	4904      	ldr	r1, [pc, #16]	; (4164 <nrf_cc3xx_platform_mutex_init+0x18>)
    4154:	4804      	ldr	r0, [pc, #16]	; (4168 <nrf_cc3xx_platform_mutex_init+0x1c>)
    4156:	f011 fd7e 	bl	15c56 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    415a:	4904      	ldr	r1, [pc, #16]	; (416c <nrf_cc3xx_platform_mutex_init+0x20>)
    415c:	4804      	ldr	r0, [pc, #16]	; (4170 <nrf_cc3xx_platform_mutex_init+0x24>)
    415e:	f00c f8e3 	bl	10328 <nrf_cc3xx_platform_set_mutexes>
}
    4162:	bd08      	pop	{r3, pc}
    4164:	20006d50 	.word	0x20006d50
    4168:	20006d30 	.word	0x20006d30
    416c:	00024b44 	.word	0x00024b44
    4170:	00024b34 	.word	0x00024b34

00004174 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    4174:	4901      	ldr	r1, [pc, #4]	; (417c <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    4176:	2210      	movs	r2, #16
	str	r2, [r1]
    4178:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    417a:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    417c:	e000ed10 	.word	0xe000ed10

00004180 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    4180:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    4182:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    4184:	f380 8811 	msr	BASEPRI, r0
	isb
    4188:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    418c:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    4190:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    4192:	b662      	cpsie	i
	isb
    4194:	f3bf 8f6f 	isb	sy

	bx	lr
    4198:	4770      	bx	lr
    419a:	bf00      	nop

0000419c <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    419c:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    419e:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    41a0:	f381 8811 	msr	BASEPRI, r1

	wfe
    41a4:	bf20      	wfe

	msr	BASEPRI, r0
    41a6:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    41aa:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    41ac:	4770      	bx	lr
    41ae:	bf00      	nop

000041b0 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    41b0:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    41b2:	2b00      	cmp	r3, #0
    41b4:	db08      	blt.n	41c8 <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    41b6:	f000 001f 	and.w	r0, r0, #31
    41ba:	095b      	lsrs	r3, r3, #5
    41bc:	2201      	movs	r2, #1
    41be:	fa02 f000 	lsl.w	r0, r2, r0
    41c2:	4a02      	ldr	r2, [pc, #8]	; (41cc <arch_irq_enable+0x1c>)
    41c4:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    41c8:	4770      	bx	lr
    41ca:	bf00      	nop
    41cc:	e000e100 	.word	0xe000e100

000041d0 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    41d0:	0942      	lsrs	r2, r0, #5
    41d2:	4b05      	ldr	r3, [pc, #20]	; (41e8 <arch_irq_is_enabled+0x18>)
    41d4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    41d8:	f000 001f 	and.w	r0, r0, #31
    41dc:	2301      	movs	r3, #1
    41de:	fa03 f000 	lsl.w	r0, r3, r0
}
    41e2:	4010      	ands	r0, r2
    41e4:	4770      	bx	lr
    41e6:	bf00      	nop
    41e8:	e000e100 	.word	0xe000e100

000041ec <z_arm_irq_priority_set>:
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    41ec:	3101      	adds	r1, #1
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    41ee:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    41f0:	2b00      	cmp	r3, #0
    41f2:	db08      	blt.n	4206 <z_arm_irq_priority_set+0x1a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    41f4:	0149      	lsls	r1, r1, #5
    41f6:	b2c9      	uxtb	r1, r1
    41f8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    41fc:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    4200:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    4204:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    4206:	f000 000f 	and.w	r0, r0, #15
    420a:	0149      	lsls	r1, r1, #5
    420c:	b2c9      	uxtb	r1, r1
    420e:	4b01      	ldr	r3, [pc, #4]	; (4214 <z_arm_irq_priority_set+0x28>)
    4210:	5419      	strb	r1, [r3, r0]
}
    4212:	4770      	bx	lr
    4214:	e000ed14 	.word	0xe000ed14

00004218 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    4218:	bf30      	wfi
    b z_SysNmiOnReset
    421a:	f7ff bffd 	b.w	4218 <z_SysNmiOnReset>
    421e:	bf00      	nop

00004220 <z_arm_prep_c>:
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    4220:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    4222:	4b0b      	ldr	r3, [pc, #44]	; (4250 <z_arm_prep_c+0x30>)
    4224:	4a0b      	ldr	r2, [pc, #44]	; (4254 <z_arm_prep_c+0x34>)
    4226:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    422a:	609a      	str	r2, [r3, #8]
    422c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    4230:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    4234:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    4238:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    423c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    4240:	f00a ff88 	bl	f154 <z_bss_zero>
	z_data_copy();
    4244:	f00b fe16 	bl	fe74 <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    4248:	f000 f9da 	bl	4600 <z_arm_interrupt_init>
	z_cstart();
    424c:	f00a ff8e 	bl	f16c <z_cstart>
    4250:	e000ed00 	.word	0xe000ed00
    4254:	00000000 	.word	0x00000000

00004258 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    4258:	4a0a      	ldr	r2, [pc, #40]	; (4284 <arch_swap+0x2c>)
    425a:	6893      	ldr	r3, [r2, #8]
    425c:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	_current->arch.swap_return_value = _k_neg_eagain;
    4260:	4909      	ldr	r1, [pc, #36]	; (4288 <arch_swap+0x30>)
    4262:	6809      	ldr	r1, [r1, #0]
    4264:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    4268:	4908      	ldr	r1, [pc, #32]	; (428c <arch_swap+0x34>)
    426a:	684b      	ldr	r3, [r1, #4]
    426c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    4270:	604b      	str	r3, [r1, #4]
    4272:	2300      	movs	r3, #0
    4274:	f383 8811 	msr	BASEPRI, r3
    4278:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    427c:	6893      	ldr	r3, [r2, #8]
}
    427e:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
    4282:	4770      	bx	lr
    4284:	20007404 	.word	0x20007404
    4288:	00027788 	.word	0x00027788
    428c:	e000ed00 	.word	0xe000ed00

00004290 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    4290:	4914      	ldr	r1, [pc, #80]	; (42e4 <z_arm_pendsv+0x54>)
    ldr r2, [r1, #_kernel_offset_to_current]
    4292:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    4294:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    4298:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    429a:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    429e:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    42a2:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    42a4:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    42a8:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    42ac:	4f0e      	ldr	r7, [pc, #56]	; (42e8 <z_arm_pendsv+0x58>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    42ae:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    42b2:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    42b4:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    42b6:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    42b8:	f8d2 00a8 	ldr.w	r0, [r2, #168]	; 0xa8
    movs r3, #0
    42bc:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    42be:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    42c2:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    42c6:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    42ca:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    42ce:	f38c 8809 	msr	PSP, ip
#endif

#ifdef CONFIG_BUILTIN_STACK_GUARD
    /* r2 contains k_thread */
    add r0, r2, #0
    42d2:	f102 0000 	add.w	r0, r2, #0
    push {r2, lr}
    42d6:	b504      	push	{r2, lr}
    bl configure_builtin_stack_guard
    42d8:	f00e fa01 	bl	126de <configure_builtin_stack_guard>
    pop {r2, lr}
    42dc:	e8bd 4004 	ldmia.w	sp!, {r2, lr}

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    42e0:	4770      	bx	lr
    42e2:	0000      	.short	0x0000
    ldr r1, =_kernel
    42e4:	20007404 	.word	0x20007404
    ldr v4, =_SCS_ICSR
    42e8:	e000ed04 	.word	0xe000ed04

000042ec <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    42ec:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    42f0:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    42f2:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    42f6:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    42fa:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    42fc:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    4300:	2902      	cmp	r1, #2
    beq _oops
    4302:	d0ff      	beq.n	4304 <_oops>

00004304 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    4304:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    4306:	f00e f9d8 	bl	126ba <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    430a:	bd01      	pop	{r0, pc}

0000430c <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
    430c:	b410      	push	{r4}
		thread->stack_info.size -= FP_GUARD_EXTRA_SIZE;
	}
#endif /* FP_GUARD_EXTRA_SIZE */
#endif /* CONFIG_MPU_STACK_GUARD */

	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    430e:	f1a2 0420 	sub.w	r4, r2, #32
		iframe->pc = (uint32_t)arch_user_mode_enter;
	} else {
		iframe->pc = (uint32_t)z_thread_entry;
	}
#else
	iframe->pc = (uint32_t)z_thread_entry;
    4312:	490d      	ldr	r1, [pc, #52]	; (4348 <arch_new_thread+0x3c>)
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
    4314:	f021 0101 	bic.w	r1, r1, #1
    4318:	f842 1c08 	str.w	r1, [r2, #-8]
#endif
	iframe->a1 = (uint32_t)entry;
    431c:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    4320:	9b01      	ldr	r3, [sp, #4]
    4322:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    4326:	9b02      	ldr	r3, [sp, #8]
    4328:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    432c:	9b03      	ldr	r3, [sp, #12]
    432e:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    4332:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    4336:	f842 3c04 	str.w	r3, [r2, #-4]
#if defined(CONFIG_COMPILER_ISA_THUMB2)
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
    433a:	6504      	str	r4, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    433c:	2300      	movs	r3, #0
    433e:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    4342:	bc10      	pop	{r4}
    4344:	4770      	bx	lr
    4346:	bf00      	nop
    4348:	00012131 	.word	0x00012131

0000434c <arch_switch_to_main_thread>:
void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    434c:	4b09      	ldr	r3, [pc, #36]	; (4374 <arch_switch_to_main_thread+0x28>)
    434e:	6098      	str	r0, [r3, #8]
#endif

#if defined(CONFIG_BUILTIN_STACK_GUARD)
	/* Set PSPLIM register for built-in stack guarding of main thread. */
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
	__set_PSPLIM(main_thread->stack_info.start);
    4350:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure PSPLIM is RAZ/WI
  (void)ProcStackPtrLimit;
#else
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    4354:	f383 880b 	msr	PSPLIM, r3

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    4358:	4610      	mov	r0, r2
    435a:	f381 8809 	msr	PSP, r1
    435e:	2100      	movs	r1, #0
    4360:	b663      	cpsie	if
    4362:	f381 8811 	msr	BASEPRI, r1
    4366:	f3bf 8f6f 	isb	sy
    436a:	2200      	movs	r2, #0
    436c:	2300      	movs	r3, #0
    436e:	f00d fedf 	bl	12130 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    4372:	bf00      	nop
    4374:	20007404 	.word	0x20007404

00004378 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    4378:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    437a:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    437c:	4a0b      	ldr	r2, [pc, #44]	; (43ac <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    437e:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    4380:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    4382:	bf1e      	ittt	ne
	movne	r1, #0
    4384:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    4386:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    4388:	f011 fcc1 	blne	15d0e <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    438c:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    438e:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    4392:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    4396:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    439a:	4905      	ldr	r1, [pc, #20]	; (43b0 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    439c:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    439e:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    43a0:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    43a2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    43a6:	4903      	ldr	r1, [pc, #12]	; (43b4 <_isr_wrapper+0x3c>)
	bx r1
    43a8:	4708      	bx	r1
    43aa:	0000      	.short	0x0000
	ldr r2, =_kernel
    43ac:	20007404 	.word	0x20007404
	ldr r1, =_sw_isr_table
    43b0:	00016da0 	.word	0x00016da0
	ldr r1, =z_arm_int_exit
    43b4:	000043b9 	.word	0x000043b9

000043b8 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    43b8:	4b04      	ldr	r3, [pc, #16]	; (43cc <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    43ba:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    43bc:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    43be:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    43c0:	d003      	beq.n	43ca <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    43c2:	4903      	ldr	r1, [pc, #12]	; (43d0 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    43c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    43c8:	600a      	str	r2, [r1, #0]

000043ca <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    43ca:	4770      	bx	lr
	ldr r3, =_kernel
    43cc:	20007404 	.word	0x20007404
	ldr r1, =_SCS_ICSR
    43d0:	e000ed04 	.word	0xe000ed04

000043d4 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    43d4:	b510      	push	{r4, lr}
    43d6:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    43d8:	4b13      	ldr	r3, [pc, #76]	; (4428 <mem_manage_fault+0x54>)
    43da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    43dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    43de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    43e0:	f013 0f02 	tst.w	r3, #2
    43e4:	d00b      	beq.n	43fe <mem_manage_fault+0x2a>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    43e6:	4b10      	ldr	r3, [pc, #64]	; (4428 <mem_manage_fault+0x54>)
    43e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    43ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    43ec:	f013 0f80 	tst.w	r3, #128	; 0x80
    43f0:	d005      	beq.n	43fe <mem_manage_fault+0x2a>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    43f2:	b121      	cbz	r1, 43fe <mem_manage_fault+0x2a>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    43f4:	4a0c      	ldr	r2, [pc, #48]	; (4428 <mem_manage_fault+0x54>)
    43f6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    43f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    43fc:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    43fe:	4b0a      	ldr	r3, [pc, #40]	; (4428 <mem_manage_fault+0x54>)
    4400:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    4402:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    4404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4406:	f013 0f10 	tst.w	r3, #16
    440a:	d101      	bne.n	4410 <mem_manage_fault+0x3c>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    440c:	4b06      	ldr	r3, [pc, #24]	; (4428 <mem_manage_fault+0x54>)
    440e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    4410:	4a05      	ldr	r2, [pc, #20]	; (4428 <mem_manage_fault+0x54>)
    4412:	6a93      	ldr	r3, [r2, #40]	; 0x28
    4414:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    4418:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    441a:	2101      	movs	r1, #1
    441c:	f00e f96b 	bl	126f6 <memory_fault_recoverable>
    4420:	7020      	strb	r0, [r4, #0]

	return reason;
}
    4422:	2000      	movs	r0, #0
    4424:	bd10      	pop	{r4, pc}
    4426:	bf00      	nop
    4428:	e000ed00 	.word	0xe000ed00

0000442c <bus_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return N/A
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
{
    442c:	b510      	push	{r4, lr}
    442e:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    4430:	4b12      	ldr	r3, [pc, #72]	; (447c <bus_fault+0x50>)
    4432:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    4434:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    4436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4438:	f413 7f00 	tst.w	r3, #512	; 0x200
    443c:	d00b      	beq.n	4456 <bus_fault+0x2a>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    443e:	4b0f      	ldr	r3, [pc, #60]	; (447c <bus_fault+0x50>)
    4440:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    4442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4444:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    4448:	d005      	beq.n	4456 <bus_fault+0x2a>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    444a:	b121      	cbz	r1, 4456 <bus_fault+0x2a>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    444c:	4a0b      	ldr	r2, [pc, #44]	; (447c <bus_fault+0x50>)
    444e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    4450:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    4454:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    4456:	4b09      	ldr	r3, [pc, #36]	; (447c <bus_fault+0x50>)
    4458:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    445a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    445c:	f413 7f80 	tst.w	r3, #256	; 0x100
    4460:	d101      	bne.n	4466 <bus_fault+0x3a>
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    4462:	4b06      	ldr	r3, [pc, #24]	; (447c <bus_fault+0x50>)
    4464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    4466:	4a05      	ldr	r2, [pc, #20]	; (447c <bus_fault+0x50>)
    4468:	6a93      	ldr	r3, [r2, #40]	; 0x28
    446a:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    446e:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    4470:	2101      	movs	r1, #1
    4472:	f00e f940 	bl	126f6 <memory_fault_recoverable>
    4476:	7020      	strb	r0, [r4, #0]

	return reason;
}
    4478:	2000      	movs	r0, #0
    447a:	bd10      	pop	{r4, pc}
    447c:	e000ed00 	.word	0xe000ed00

00004480 <usage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    4480:	4b0a      	ldr	r3, [pc, #40]	; (44ac <usage_fault+0x2c>)
    4482:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    4484:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unaligned memory access");
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    4486:	6a98      	ldr	r0, [r3, #40]	; 0x28
    4488:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
    448c:	d10b      	bne.n	44a6 <usage_fault+0x26>
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    448e:	4b07      	ldr	r3, [pc, #28]	; (44ac <usage_fault+0x2c>)
    4490:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    4492:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    4494:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    4496:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    4498:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    449a:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    449e:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    44a2:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    44a4:	4770      	bx	lr
		reason = K_ERR_STACK_CHK_FAIL;
    44a6:	2002      	movs	r0, #2
    44a8:	e7f1      	b.n	448e <usage_fault+0xe>
    44aa:	bf00      	nop
    44ac:	e000ed00 	.word	0xe000ed00

000044b0 <hard_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t hard_fault(z_arch_esf_t *esf, bool *recoverable)
{
    44b0:	b510      	push	{r4, lr}
    44b2:	4604      	mov	r4, r0
		reason = esf->basic.r0;
	}

	*recoverable = memory_fault_recoverable(esf, true);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	*recoverable = false;
    44b4:	2300      	movs	r3, #0
    44b6:	700b      	strb	r3, [r1, #0]

	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    44b8:	4b1b      	ldr	r3, [pc, #108]	; (4528 <hard_fault+0x78>)
    44ba:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    44bc:	f010 0002 	ands.w	r0, r0, #2
    44c0:	d12d      	bne.n	451e <hard_fault+0x6e>
		PR_EXC("  Bus fault on vector table read");
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    44c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    44c4:	2b00      	cmp	r3, #0
    44c6:	db2b      	blt.n	4520 <hard_fault+0x70>
		PR_EXC("  Debug event");
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    44c8:	4b17      	ldr	r3, [pc, #92]	; (4528 <hard_fault+0x78>)
    44ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    44cc:	f013 4380 	ands.w	r3, r3, #1073741824	; 0x40000000
    44d0:	d027      	beq.n	4522 <hard_fault+0x72>
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    44d2:	69a3      	ldr	r3, [r4, #24]
	uint16_t fault_insn = *(ret_addr - 1);
    44d4:	f833 2c02 	ldrh.w	r2, [r3, #-2]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    44d8:	f64d 7302 	movw	r3, #57090	; 0xdf02
    44dc:	429a      	cmp	r2, r3
    44de:	d010      	beq.n	4502 <hard_fault+0x52>
		PR_EXC("  Fault escalation (see below)");
		if (z_arm_is_synchronous_svc(esf)) {
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
			reason = esf->basic.r0;
		} else if (SCB_MMFSR != 0) {
    44e0:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    44e4:	f603 6326 	addw	r3, r3, #3622	; 0xe26
    44e8:	781b      	ldrb	r3, [r3, #0]
    44ea:	b963      	cbnz	r3, 4506 <hard_fault+0x56>
			reason = mem_manage_fault(esf, 1, recoverable);
		} else if (SCB_BFSR != 0) {
    44ec:	4b0f      	ldr	r3, [pc, #60]	; (452c <hard_fault+0x7c>)
    44ee:	781b      	ldrb	r3, [r3, #0]
    44f0:	b97b      	cbnz	r3, 4512 <hard_fault+0x62>
			reason = bus_fault(esf, 1, recoverable);
		} else if (SCB_UFSR != 0) {
    44f2:	4b0f      	ldr	r3, [pc, #60]	; (4530 <hard_fault+0x80>)
    44f4:	881b      	ldrh	r3, [r3, #0]
    44f6:	b29b      	uxth	r3, r3
    44f8:	b193      	cbz	r3, 4520 <hard_fault+0x70>
			reason = usage_fault(esf);
    44fa:	4620      	mov	r0, r4
    44fc:	f7ff ffc0 	bl	4480 <usage_fault>
    4500:	e00e      	b.n	4520 <hard_fault+0x70>
			reason = esf->basic.r0;
    4502:	6820      	ldr	r0, [r4, #0]
    4504:	e00c      	b.n	4520 <hard_fault+0x70>
			reason = mem_manage_fault(esf, 1, recoverable);
    4506:	460a      	mov	r2, r1
    4508:	2101      	movs	r1, #1
    450a:	4620      	mov	r0, r4
    450c:	f7ff ff62 	bl	43d4 <mem_manage_fault>
    4510:	e006      	b.n	4520 <hard_fault+0x70>
			reason = bus_fault(esf, 1, recoverable);
    4512:	460a      	mov	r2, r1
    4514:	2101      	movs	r1, #1
    4516:	4620      	mov	r0, r4
    4518:	f7ff ff88 	bl	442c <bus_fault>
    451c:	e000      	b.n	4520 <hard_fault+0x70>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    451e:	2000      	movs	r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	return reason;
}
    4520:	bd10      	pop	{r4, pc}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    4522:	4618      	mov	r0, r3
	return reason;
    4524:	e7fc      	b.n	4520 <hard_fault+0x70>
    4526:	bf00      	nop
    4528:	e000ed00 	.word	0xe000ed00
    452c:	e000ed29 	.word	0xe000ed29
    4530:	e000ed2a 	.word	0xe000ed2a

00004534 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    4534:	b5f0      	push	{r4, r5, r6, r7, lr}
    4536:	b08b      	sub	sp, #44	; 0x2c
    4538:	460c      	mov	r4, r1
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    453a:	4b25      	ldr	r3, [pc, #148]	; (45d0 <z_arm_fault+0x9c>)
    453c:	6859      	ldr	r1, [r3, #4]
    453e:	f3c1 0108 	ubfx	r1, r1, #0, #9
    4542:	2300      	movs	r3, #0
    4544:	f383 8811 	msr	BASEPRI, r3
    4548:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    454c:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    4550:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    4554:	d115      	bne.n	4582 <z_arm_fault+0x4e>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    4556:	f002 030c 	and.w	r3, r2, #12
    455a:	2b08      	cmp	r3, #8
    455c:	d014      	beq.n	4588 <z_arm_fault+0x54>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    455e:	f012 0f08 	tst.w	r2, #8
    4562:	d00b      	beq.n	457c <z_arm_fault+0x48>
	*nested_exc = false;
    4564:	2700      	movs	r7, #0

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
    4566:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    456a:	4620      	mov	r0, r4
    456c:	f00e f8c8 	bl	12700 <fault_handle>
    4570:	4606      	mov	r6, r0
	if (recoverable) {
    4572:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    4576:	b153      	cbz	r3, 458e <z_arm_fault+0x5a>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
    4578:	b00b      	add	sp, #44	; 0x2c
    457a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			ptr_esf = (z_arch_esf_t *)msp;
    457c:	4604      	mov	r4, r0
			*nested_exc = true;
    457e:	2701      	movs	r7, #1
    4580:	e7f1      	b.n	4566 <z_arm_fault+0x32>
	*nested_exc = false;
    4582:	2700      	movs	r7, #0
		return NULL;
    4584:	463c      	mov	r4, r7
    4586:	e7ee      	b.n	4566 <z_arm_fault+0x32>
	*nested_exc = false;
    4588:	2700      	movs	r7, #0
		return NULL;
    458a:	463c      	mov	r4, r7
    458c:	e7eb      	b.n	4566 <z_arm_fault+0x32>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    458e:	ad01      	add	r5, sp, #4
    4590:	6820      	ldr	r0, [r4, #0]
    4592:	6861      	ldr	r1, [r4, #4]
    4594:	68a2      	ldr	r2, [r4, #8]
    4596:	68e3      	ldr	r3, [r4, #12]
    4598:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    459a:	6920      	ldr	r0, [r4, #16]
    459c:	6961      	ldr	r1, [r4, #20]
    459e:	69a2      	ldr	r2, [r4, #24]
    45a0:	69e3      	ldr	r3, [r4, #28]
    45a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
	if (nested_exc) {
    45a4:	b14f      	cbz	r7, 45ba <z_arm_fault+0x86>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    45a6:	9b08      	ldr	r3, [sp, #32]
    45a8:	f3c3 0208 	ubfx	r2, r3, #0, #9
    45ac:	b95a      	cbnz	r2, 45c6 <z_arm_fault+0x92>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    45ae:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    45b2:	ea6f 2343 	mvn.w	r3, r3, lsl #9
    45b6:	9308      	str	r3, [sp, #32]
    45b8:	e005      	b.n	45c6 <z_arm_fault+0x92>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    45ba:	9b08      	ldr	r3, [sp, #32]
    45bc:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    45c0:	f023 0301 	bic.w	r3, r3, #1
    45c4:	9308      	str	r3, [sp, #32]
	z_arm_fatal_error(reason, &esf_copy);
    45c6:	a901      	add	r1, sp, #4
    45c8:	4630      	mov	r0, r6
    45ca:	f00e f872 	bl	126b2 <z_arm_fatal_error>
    45ce:	e7d3      	b.n	4578 <z_arm_fault+0x44>
    45d0:	e000ed00 	.word	0xe000ed00

000045d4 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    45d4:	4b04      	ldr	r3, [pc, #16]	; (45e8 <z_arm_fault_init+0x14>)
    45d6:	695a      	ldr	r2, [r3, #20]
    45d8:	f042 0210 	orr.w	r2, r2, #16
    45dc:	615a      	str	r2, [r3, #20]
	 *
	 * For Non-Secure Firmware this could allow the Non-Secure Main
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
    45de:	695a      	ldr	r2, [r3, #20]
    45e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    45e4:	615a      	str	r2, [r3, #20]
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    45e6:	4770      	bx	lr
    45e8:	e000ed00 	.word	0xe000ed00

000045ec <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    45ec:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    45f0:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    45f4:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    45f6:	4672      	mov	r2, lr
	bl z_arm_fault
    45f8:	f7ff ff9c 	bl	4534 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    45fc:	bd01      	pop	{r0, pc}
    45fe:	bf00      	nop

00004600 <z_arm_interrupt_init>:
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    4600:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    4602:	e006      	b.n	4612 <z_arm_interrupt_init+0x12>
    4604:	f002 010f 	and.w	r1, r2, #15
    4608:	4b09      	ldr	r3, [pc, #36]	; (4630 <z_arm_interrupt_init+0x30>)
    460a:	440b      	add	r3, r1
    460c:	2120      	movs	r1, #32
    460e:	7619      	strb	r1, [r3, #24]
    4610:	3201      	adds	r2, #1
    4612:	2a44      	cmp	r2, #68	; 0x44
    4614:	dc0a      	bgt.n	462c <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
    4616:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    4618:	2b00      	cmp	r3, #0
    461a:	dbf3      	blt.n	4604 <z_arm_interrupt_init+0x4>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    461c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    4620:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    4624:	2120      	movs	r1, #32
    4626:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    462a:	e7f1      	b.n	4610 <z_arm_interrupt_init+0x10>
	}
}
    462c:	4770      	bx	lr
    462e:	bf00      	nop
    4630:	e000ecfc 	.word	0xe000ecfc

00004634 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    4634:	2000      	movs	r0, #0
    msr CONTROL, r0
    4636:	f380 8814 	msr	CONTROL, r0
    isb
    463a:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
    /* Clear SPLIM registers */
    movs.n r0, #0
    463e:	2000      	movs	r0, #0
    msr MSPLIM, r0
    4640:	f380 880a 	msr	MSPLIM, r0
    msr PSPLIM, r0
    4644:	f380 880b 	msr	PSPLIM, r0
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    4648:	f012 fb38 	bl	16cbc <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    464c:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    464e:	490e      	ldr	r1, [pc, #56]	; (4688 <__start+0x54>)
    str r0, [r1]
    4650:	6008      	str	r0, [r1, #0]
    dsb
    4652:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    4656:	480d      	ldr	r0, [pc, #52]	; (468c <__start+0x58>)
    msr msp, r0
    4658:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    465c:	f000 f83c 	bl	46d8 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    4660:	2020      	movs	r0, #32
    msr BASEPRI, r0
    4662:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    4666:	480a      	ldr	r0, [pc, #40]	; (4690 <__start+0x5c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    4668:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    466c:	1840      	adds	r0, r0, r1
    msr PSP, r0
    466e:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    4672:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    4676:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    4678:	4308      	orrs	r0, r1
    msr CONTROL, r0
    467a:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    467e:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    4682:	f7ff fdcd 	bl	4220 <z_arm_prep_c>
    4686:	0000      	.short	0x0000
    ldr r1, =_SCS_MPU_CTRL
    4688:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    468c:	2000f638 	.word	0x2000f638
    ldr r0, =z_interrupt_stacks
    4690:	2000f778 	.word	0x2000f778

00004694 <sys_arch_reboot>:
  __ASM volatile ("dsb 0xF":::"memory");
    4694:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    4698:	4905      	ldr	r1, [pc, #20]	; (46b0 <sys_arch_reboot+0x1c>)
    469a:	68ca      	ldr	r2, [r1, #12]
    469c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    46a0:	4b04      	ldr	r3, [pc, #16]	; (46b4 <sys_arch_reboot+0x20>)
    46a2:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    46a4:	60cb      	str	r3, [r1, #12]
    46a6:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    46aa:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    46ac:	e7fd      	b.n	46aa <sys_arch_reboot+0x16>
    46ae:	bf00      	nop
    46b0:	e000ed00 	.word	0xe000ed00
    46b4:	05fa0004 	.word	0x05fa0004

000046b8 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    46b8:	4b06      	ldr	r3, [pc, #24]	; (46d4 <z_arm_clear_arm_mpu_config+0x1c>)
    46ba:	6818      	ldr	r0, [r3, #0]
	int num_regions =
    46bc:	f3c0 2007 	ubfx	r0, r0, #8, #8

	for (i = 0; i < num_regions; i++) {
    46c0:	2300      	movs	r3, #0
    46c2:	4283      	cmp	r3, r0
    46c4:	da05      	bge.n	46d2 <z_arm_clear_arm_mpu_config+0x1a>
* \param mpu Pointer to MPU to be used.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
{
  mpu->RNR = rnr;
    46c6:	4a03      	ldr	r2, [pc, #12]	; (46d4 <z_arm_clear_arm_mpu_config+0x1c>)
    46c8:	6093      	str	r3, [r2, #8]
  mpu->RLAR = 0U;
    46ca:	2100      	movs	r1, #0
    46cc:	6111      	str	r1, [r2, #16]
    46ce:	3301      	adds	r3, #1
    46d0:	e7f7      	b.n	46c2 <z_arm_clear_arm_mpu_config+0xa>
		ARM_MPU_ClrRegion(i);
	}
}
    46d2:	4770      	bx	lr
    46d4:	e000ed90 	.word	0xe000ed90

000046d8 <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    46d8:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    46da:	b672      	cpsid	i
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    46dc:	2400      	movs	r4, #0
    46de:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    46e2:	f7ff ffe9 	bl	46b8 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    46e6:	4623      	mov	r3, r4
    46e8:	2b0f      	cmp	r3, #15
    46ea:	d809      	bhi.n	4700 <z_arm_init_arch_hw_at_boot+0x28>
		NVIC->ICER[i] = 0xFFFFFFFF;
    46ec:	f103 0120 	add.w	r1, r3, #32
    46f0:	4a0d      	ldr	r2, [pc, #52]	; (4728 <z_arm_init_arch_hw_at_boot+0x50>)
    46f2:	f04f 30ff 	mov.w	r0, #4294967295
    46f6:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    46fa:	3301      	adds	r3, #1
    46fc:	b2db      	uxtb	r3, r3
    46fe:	e7f3      	b.n	46e8 <z_arm_init_arch_hw_at_boot+0x10>
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    4700:	2300      	movs	r3, #0
    4702:	2b0f      	cmp	r3, #15
    4704:	d809      	bhi.n	471a <z_arm_init_arch_hw_at_boot+0x42>
		NVIC->ICPR[i] = 0xFFFFFFFF;
    4706:	f103 0160 	add.w	r1, r3, #96	; 0x60
    470a:	4a07      	ldr	r2, [pc, #28]	; (4728 <z_arm_init_arch_hw_at_boot+0x50>)
    470c:	f04f 30ff 	mov.w	r0, #4294967295
    4710:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    4714:	3301      	adds	r3, #1
    4716:	b2db      	uxtb	r3, r3
    4718:	e7f3      	b.n	4702 <z_arm_init_arch_hw_at_boot+0x2a>
  __ASM volatile ("cpsie i" : : : "memory");
    471a:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    471c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    4720:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    4724:	bd10      	pop	{r4, pc}
    4726:	bf00      	nop
    4728:	e000e100 	.word	0xe000e100

0000472c <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
    472c:	b508      	push	{r3, lr}
	if (_current == thread) {
    472e:	4b08      	ldr	r3, [pc, #32]	; (4750 <z_impl_k_thread_abort+0x24>)
    4730:	689b      	ldr	r3, [r3, #8]
    4732:	4283      	cmp	r3, r0
    4734:	d002      	beq.n	473c <z_impl_k_thread_abort+0x10>
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
		}
	}

	z_thread_abort(thread);
    4736:	f00b fb75 	bl	fe24 <z_thread_abort>
}
    473a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    473c:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    4740:	2b00      	cmp	r3, #0
    4742:	d0f8      	beq.n	4736 <z_impl_k_thread_abort+0xa>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    4744:	4a03      	ldr	r2, [pc, #12]	; (4754 <z_impl_k_thread_abort+0x28>)
    4746:	6853      	ldr	r3, [r2, #4]
    4748:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    474c:	6053      	str	r3, [r2, #4]
    474e:	e7f2      	b.n	4736 <z_impl_k_thread_abort+0xa>
    4750:	20007404 	.word	0x20007404
    4754:	e000ed00 	.word	0xe000ed00

00004758 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    4758:	b510      	push	{r4, lr}
    475a:	b084      	sub	sp, #16
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    475c:	4c09      	ldr	r4, [pc, #36]	; (4784 <z_arm_configure_static_mpu_regions+0x2c>)
    475e:	4623      	mov	r3, r4
    4760:	4a09      	ldr	r2, [pc, #36]	; (4788 <z_arm_configure_static_mpu_regions+0x30>)
    4762:	2101      	movs	r1, #1
    4764:	4809      	ldr	r0, [pc, #36]	; (478c <z_arm_configure_static_mpu_regions+0x34>)
    4766:	f00e f830 	bl	127ca <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of z_arm_mpu_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    476a:	2300      	movs	r3, #0
    476c:	9303      	str	r3, [sp, #12]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
    476e:	4b08      	ldr	r3, [pc, #32]	; (4790 <z_arm_configure_static_mpu_regions+0x38>)
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    4770:	9301      	str	r3, [sp, #4]
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
    4772:	1ae4      	subs	r4, r4, r3
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    4774:	9402      	str	r4, [sp, #8]
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    4776:	2101      	movs	r1, #1
    4778:	a801      	add	r0, sp, #4
    477a:	f00e f82a 	bl	127d2 <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    477e:	b004      	add	sp, #16
    4780:	bd10      	pop	{r4, pc}
    4782:	bf00      	nop
    4784:	20080000 	.word	0x20080000
    4788:	20000000 	.word	0x20000000
    478c:	00024b58 	.word	0x00024b58
    4790:	20000340 	.word	0x20000340

00004794 <mpu_init>:

	/* Flash region(s): Attribute-0
	 * SRAM region(s): Attribute-1
	 * SRAM no cache-able regions(s): Attribute-2
	 */
	MPU->MAIR0 =
    4794:	4b01      	ldr	r3, [pc, #4]	; (479c <mpu_init+0x8>)
    4796:	4a02      	ldr	r2, [pc, #8]	; (47a0 <mpu_init+0xc>)
    4798:	631a      	str	r2, [r3, #48]	; 0x30
		((MPU_MAIR_ATTR_SRAM << MPU_MAIR0_Attr1_Pos) &
			MPU_MAIR0_Attr1_Msk)
		|
		((MPU_MAIR_ATTR_SRAM_NOCACHE << MPU_MAIR0_Attr2_Pos) &
			MPU_MAIR0_Attr2_Msk);
}
    479a:	4770      	bx	lr
    479c:	e000ed90 	.word	0xe000ed90
    47a0:	0044ffaa 	.word	0x0044ffaa

000047a4 <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const uint32_t index,
	const struct arm_mpu_region *region_conf)
{
    47a4:	b410      	push	{r4}
	ARM_MPU_SetRegion(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
    47a6:	680b      	ldr	r3, [r1, #0]
    47a8:	f023 021f 	bic.w	r2, r3, #31
		| (region_conf->attr.rbar &
    47ac:	7a0c      	ldrb	r4, [r1, #8]
    47ae:	f004 031f 	and.w	r3, r4, #31
    47b2:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    47b4:	68cb      	ldr	r3, [r1, #12]
    47b6:	f023 031f 	bic.w	r3, r3, #31
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    47ba:	0964      	lsrs	r4, r4, #5
    47bc:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
    47c0:	f043 0301 	orr.w	r3, r3, #1
* \param rbar Value for RBAR register.
* \param rlar Value for RLAR register.
*/   
__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
  mpu->RNR = rnr;
    47c4:	4902      	ldr	r1, [pc, #8]	; (47d0 <region_init+0x2c>)
    47c6:	6088      	str	r0, [r1, #8]
  mpu->RBAR = rbar;
    47c8:	60ca      	str	r2, [r1, #12]
  mpu->RLAR = rlar;
    47ca:	610b      	str	r3, [r1, #16]
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
    47cc:	bc10      	pop	{r4}
    47ce:	4770      	bx	lr
    47d0:	e000ed90 	.word	0xe000ed90

000047d4 <mpu_configure_regions_and_partition>:
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    47d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    47d8:	b087      	sub	sp, #28
    47da:	4681      	mov	r9, r0
    47dc:	9100      	str	r1, [sp, #0]
    47de:	9301      	str	r3, [sp, #4]
	int i;
	int reg_index = start_reg_index;
    47e0:	4614      	mov	r4, r2

	for (i = 0; i < regions_num; i++) {
    47e2:	2700      	movs	r7, #0
    47e4:	e034      	b.n	4850 <mpu_configure_regions_and_partition+0x7c>
	return -EINVAL;
    47e6:	f06f 0615 	mvn.w	r6, #21
    47ea:	e053      	b.n	4894 <mpu_configure_regions_and_partition+0xc0>
		 */
		uint32_t u_reg_base = mpu_region_get_base(u_reg_index);
		uint32_t u_reg_last = mpu_region_get_last_addr(u_reg_index);
		uint32_t reg_last = regions[i].start + regions[i].size - 1;

		if ((regions[i].start == u_reg_base) &&
    47ec:	45d8      	cmp	r8, fp
    47ee:	d169      	bne.n	48c4 <mpu_configure_regions_and_partition+0xf0>
			 * underlying region. In this case we simply
			 * update the partition attributes of the
			 * underlying region with those of the new
			 * region.
			 */
			mpu_configure_region(u_reg_index, &regions[i]);
    47f0:	4629      	mov	r1, r5
    47f2:	b2f0      	uxtb	r0, r6
    47f4:	f00d ffce 	bl	12794 <mpu_configure_region>
    47f8:	e029      	b.n	484e <mpu_configure_regions_and_partition+0x7a>
	MPU->RNR = index;
    47fa:	4b58      	ldr	r3, [pc, #352]	; (495c <mpu_configure_regions_and_partition+0x188>)
    47fc:	6098      	str	r0, [r3, #8]
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    47fe:	68d9      	ldr	r1, [r3, #12]
    4800:	f001 011f 	and.w	r1, r1, #31
		| (base & MPU_RBAR_BASE_Msk);
    4804:	f022 021f 	bic.w	r2, r2, #31
    4808:	430a      	orrs	r2, r1
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    480a:	60da      	str	r2, [r3, #12]
			 */
			mpu_region_set_base(u_reg_index,
				regions[i].start + regions[i].size);

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);
    480c:	4629      	mov	r1, r5
    480e:	b2e0      	uxtb	r0, r4
    4810:	f00d ffc0 	bl	12794 <mpu_configure_region>
    4814:	4604      	mov	r4, r0

			if (reg_index == -EINVAL) {
    4816:	f110 0f16 	cmn.w	r0, #22
    481a:	f000 8097 	beq.w	494c <mpu_configure_regions_and_partition+0x178>
				return reg_index;
			}

			reg_index++;
    481e:	3401      	adds	r4, #1
    4820:	e015      	b.n	484e <mpu_configure_regions_and_partition+0x7a>
			 * underlying region; the end of the underlying
			 * region needs to be set to the start of the
			 * new region.
			 */
			mpu_region_set_limit(u_reg_index,
				regions[i].start - 1);
    4822:	3b01      	subs	r3, #1
	MPU->RNR = index;
    4824:	494d      	ldr	r1, [pc, #308]	; (495c <mpu_configure_regions_and_partition+0x188>)
    4826:	6088      	str	r0, [r1, #8]
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    4828:	690a      	ldr	r2, [r1, #16]
    482a:	f002 021f 	and.w	r2, r2, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    482e:	f023 031f 	bic.w	r3, r3, #31
    4832:	4313      	orrs	r3, r2
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    4834:	610b      	str	r3, [r1, #16]

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);
    4836:	4629      	mov	r1, r5
    4838:	b2e0      	uxtb	r0, r4
    483a:	f00d ffab 	bl	12794 <mpu_configure_region>
    483e:	4604      	mov	r4, r0

			if (reg_index == -EINVAL) {
    4840:	f110 0f16 	cmn.w	r0, #22
    4844:	f000 8082 	beq.w	494c <mpu_configure_regions_and_partition+0x178>
				return reg_index;
			}

			reg_index++;
    4848:	3401      	adds	r4, #1
    484a:	e000      	b.n	484e <mpu_configure_regions_and_partition+0x7a>

			if (reg_index == -EINVAL) {
				return reg_index;
			}

			reg_index++;
    484c:	3401      	adds	r4, #1
	for (i = 0; i < regions_num; i++) {
    484e:	3701      	adds	r7, #1
    4850:	9b00      	ldr	r3, [sp, #0]
    4852:	429f      	cmp	r7, r3
    4854:	da7a      	bge.n	494c <mpu_configure_regions_and_partition+0x178>
		if (regions[i].size == 0U) {
    4856:	eb07 0547 	add.w	r5, r7, r7, lsl #1
    485a:	ea4f 0a85 	mov.w	sl, r5, lsl #2
    485e:	eb09 0585 	add.w	r5, r9, r5, lsl #2
    4862:	f8d5 8004 	ldr.w	r8, [r5, #4]
    4866:	f1b8 0f00 	cmp.w	r8, #0
    486a:	d0f0      	beq.n	484e <mpu_configure_regions_and_partition+0x7a>
		if (do_sanity_check &&
    486c:	9b01      	ldr	r3, [sp, #4]
    486e:	b123      	cbz	r3, 487a <mpu_configure_regions_and_partition+0xa6>
			(!mpu_partition_is_valid(&regions[i]))) {
    4870:	4628      	mov	r0, r5
    4872:	f00d ff72 	bl	1275a <mpu_partition_is_valid>
		if (do_sanity_check &&
    4876:	2800      	cmp	r0, #0
    4878:	d064      	beq.n	4944 <mpu_configure_regions_and_partition+0x170>
			get_region_index(regions[i].start, regions[i].size);
    487a:	f859 b00a 	ldr.w	fp, [r9, sl]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    487e:	4658      	mov	r0, fp
    4880:	f00d ff61 	bl	12746 <arm_cmse_mpu_region_get>
    4884:	4606      	mov	r6, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    4886:	eb08 000b 	add.w	r0, r8, fp
    488a:	3801      	subs	r0, #1
    488c:	f00d ff5b 	bl	12746 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    4890:	4286      	cmp	r6, r0
    4892:	d1a8      	bne.n	47e6 <mpu_configure_regions_and_partition+0x12>
		if ((u_reg_index == -EINVAL) ||
    4894:	f116 0f16 	cmn.w	r6, #22
    4898:	d057      	beq.n	494a <mpu_configure_regions_and_partition+0x176>
			(u_reg_index > (reg_index - 1))) {
    489a:	1e63      	subs	r3, r4, #1
		if ((u_reg_index == -EINVAL) ||
    489c:	42b3      	cmp	r3, r6
    489e:	db59      	blt.n	4954 <mpu_configure_regions_and_partition+0x180>
		uint32_t u_reg_base = mpu_region_get_base(u_reg_index);
    48a0:	4630      	mov	r0, r6
	MPU->RNR = index;
    48a2:	4b2e      	ldr	r3, [pc, #184]	; (495c <mpu_configure_regions_and_partition+0x188>)
    48a4:	609e      	str	r6, [r3, #8]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    48a6:	68d9      	ldr	r1, [r3, #12]
    48a8:	f021 011f 	bic.w	r1, r1, #31
	MPU->RNR = index;
    48ac:	609e      	str	r6, [r3, #8]
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    48ae:	691b      	ldr	r3, [r3, #16]
    48b0:	f043 081f 	orr.w	r8, r3, #31
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
    48b4:	f859 300a 	ldr.w	r3, [r9, sl]
    48b8:	686a      	ldr	r2, [r5, #4]
    48ba:	441a      	add	r2, r3
    48bc:	f102 3bff 	add.w	fp, r2, #4294967295
		if ((regions[i].start == u_reg_base) &&
    48c0:	4299      	cmp	r1, r3
    48c2:	d093      	beq.n	47ec <mpu_configure_regions_and_partition+0x18>
		} else if (regions[i].start == u_reg_base) {
    48c4:	4299      	cmp	r1, r3
    48c6:	d098      	beq.n	47fa <mpu_configure_regions_and_partition+0x26>
		} else if (reg_last == u_reg_last) {
    48c8:	45d8      	cmp	r8, fp
    48ca:	d0aa      	beq.n	4822 <mpu_configure_regions_and_partition+0x4e>
				regions[i].start - 1);
    48cc:	3b01      	subs	r3, #1
	MPU->RNR = index;
    48ce:	4923      	ldr	r1, [pc, #140]	; (495c <mpu_configure_regions_and_partition+0x188>)
    48d0:	4606      	mov	r6, r0
    48d2:	6088      	str	r0, [r1, #8]
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    48d4:	690a      	ldr	r2, [r1, #16]
    48d6:	f002 021f 	and.w	r2, r2, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    48da:	f023 031f 	bic.w	r3, r3, #31
    48de:	4313      	orrs	r3, r2
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    48e0:	610b      	str	r3, [r1, #16]
				mpu_configure_region(reg_index, &regions[i]);
    48e2:	4629      	mov	r1, r5
    48e4:	b2e0      	uxtb	r0, r4
    48e6:	f00d ff55 	bl	12794 <mpu_configure_region>
    48ea:	4604      	mov	r4, r0
			if (reg_index == -EINVAL) {
    48ec:	f110 0f16 	cmn.w	r0, #22
    48f0:	d02c      	beq.n	494c <mpu_configure_regions_and_partition+0x178>
			reg_index++;
    48f2:	3001      	adds	r0, #1
	MPU->RNR = index;
    48f4:	4b19      	ldr	r3, [pc, #100]	; (495c <mpu_configure_regions_and_partition+0x188>)
    48f6:	609e      	str	r6, [r3, #8]
	attr->rbar = MPU->RBAR &
    48f8:	68d9      	ldr	r1, [r3, #12]
    48fa:	f89d 2010 	ldrb.w	r2, [sp, #16]
    48fe:	f361 0204 	bfi	r2, r1, #0, #5
    4902:	f88d 2010 	strb.w	r2, [sp, #16]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    4906:	691b      	ldr	r3, [r3, #16]
    4908:	f3c3 0342 	ubfx	r3, r3, #1, #3
    490c:	b2d2      	uxtb	r2, r2
    490e:	f363 1247 	bfi	r2, r3, #5, #3
    4912:	f88d 2010 	strb.w	r2, [sp, #16]
			fill_region.base = regions[i].start +
    4916:	f859 300a 	ldr.w	r3, [r9, sl]
				regions[i].size;
    491a:	686a      	ldr	r2, [r5, #4]
			fill_region.base = regions[i].start +
    491c:	4413      	add	r3, r2
    491e:	9302      	str	r3, [sp, #8]
			REGION_LIMIT_ADDR((regions[i].start +
    4920:	f023 031f 	bic.w	r3, r3, #31
    4924:	eba8 080b 	sub.w	r8, r8, fp
    4928:	4443      	add	r3, r8
    492a:	3b01      	subs	r3, #1
    492c:	f023 031f 	bic.w	r3, r3, #31
			fill_region.attr.r_limit =
    4930:	9305      	str	r3, [sp, #20]
				region_allocate_and_init(reg_index,
    4932:	a902      	add	r1, sp, #8
    4934:	b2c0      	uxtb	r0, r0
    4936:	f00d ff22 	bl	1277e <region_allocate_and_init>
    493a:	4604      	mov	r4, r0
			if (reg_index == -EINVAL) {
    493c:	f110 0f16 	cmn.w	r0, #22
    4940:	d184      	bne.n	484c <mpu_configure_regions_and_partition+0x78>
    4942:	e003      	b.n	494c <mpu_configure_regions_and_partition+0x178>
			return -EINVAL;
    4944:	f06f 0415 	mvn.w	r4, #21
    4948:	e000      	b.n	494c <mpu_configure_regions_and_partition+0x178>
			return -EINVAL;
    494a:	4634      	mov	r4, r6
		}
	}

	return reg_index;
}
    494c:	4620      	mov	r0, r4
    494e:	b007      	add	sp, #28
    4950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			return -EINVAL;
    4954:	f06f 0415 	mvn.w	r4, #21
    4958:	e7f8      	b.n	494c <mpu_configure_regions_and_partition+0x178>
    495a:	bf00      	nop
    495c:	e000ed90 	.word	0xe000ed90

00004960 <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
    4960:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
    4962:	4c03      	ldr	r4, [pc, #12]	; (4970 <mpu_configure_static_mpu_regions+0x10>)
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
    4964:	2301      	movs	r3, #1
    4966:	7822      	ldrb	r2, [r4, #0]
    4968:	f7ff ff34 	bl	47d4 <mpu_configure_regions_and_partition>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    496c:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
    496e:	bd10      	pop	{r4, pc}
    4970:	20007471 	.word	0x20007471

00004974 <mpu_mark_areas_for_dynamic_regions>:
 * -EINVAL on error.
 */
static int mpu_mark_areas_for_dynamic_regions(
		const struct z_arm_mpu_partition dyn_region_areas[],
		const uint8_t dyn_region_areas_num)
{
    4974:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4978:	4607      	mov	r7, r0
    497a:	4688      	mov	r8, r1
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
    497c:	2400      	movs	r4, #0
    497e:	e003      	b.n	4988 <mpu_mark_areas_for_dynamic_regions+0x14>
	return -EINVAL;
    4980:	f06f 0515 	mvn.w	r5, #21
    4984:	e017      	b.n	49b6 <mpu_mark_areas_for_dynamic_regions+0x42>
	for (int i = 0; i < dyn_region_areas_num; i++) {
    4986:	3401      	adds	r4, #1
    4988:	45a0      	cmp	r8, r4
    498a:	dd3c      	ble.n	4a06 <mpu_mark_areas_for_dynamic_regions+0x92>
		if (dyn_region_areas[i].size == 0U) {
    498c:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    4990:	009a      	lsls	r2, r3, #2
    4992:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    4996:	685e      	ldr	r6, [r3, #4]
    4998:	2e00      	cmp	r6, #0
    499a:	d0f4      	beq.n	4986 <mpu_mark_areas_for_dynamic_regions+0x12>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
    499c:	f857 9002 	ldr.w	r9, [r7, r2]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    49a0:	4648      	mov	r0, r9
    49a2:	f00d fed0 	bl	12746 <arm_cmse_mpu_region_get>
    49a6:	4605      	mov	r5, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    49a8:	eb06 0009 	add.w	r0, r6, r9
    49ac:	3801      	subs	r0, #1
    49ae:	f00d feca 	bl	12746 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    49b2:	4285      	cmp	r5, r0
    49b4:	d1e4      	bne.n	4980 <mpu_mark_areas_for_dynamic_regions+0xc>
		dyn_reg_info[i].index =
    49b6:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    49ba:	4a16      	ldr	r2, [pc, #88]	; (4a14 <mpu_mark_areas_for_dynamic_regions+0xa0>)
    49bc:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
    49c0:	f115 0f16 	cmn.w	r5, #22
    49c4:	d020      	beq.n	4a08 <mpu_mark_areas_for_dynamic_regions+0x94>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
    49c6:	4b14      	ldr	r3, [pc, #80]	; (4a18 <mpu_mark_areas_for_dynamic_regions+0xa4>)
    49c8:	781b      	ldrb	r3, [r3, #0]
    49ca:	42ab      	cmp	r3, r5
    49cc:	dd1f      	ble.n	4a0e <mpu_mark_areas_for_dynamic_regions+0x9a>

			return -EINVAL;
		}

		/* Store default configuration */
		mpu_region_get_conf(dyn_reg_info[i].index,
    49ce:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    49d2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
	MPU->RNR = index;
    49d6:	4a11      	ldr	r2, [pc, #68]	; (4a1c <mpu_mark_areas_for_dynamic_regions+0xa8>)
    49d8:	6095      	str	r5, [r2, #8]
	MPU->RNR = index;
    49da:	6095      	str	r5, [r2, #8]
	attr->rbar = MPU->RBAR &
    49dc:	68d5      	ldr	r5, [r2, #12]
    49de:	7b18      	ldrb	r0, [r3, #12]
    49e0:	f365 0004 	bfi	r0, r5, #0, #5
    49e4:	7318      	strb	r0, [r3, #12]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    49e6:	6910      	ldr	r0, [r2, #16]
    49e8:	f3c0 0042 	ubfx	r0, r0, #1, #3
    49ec:	7b1d      	ldrb	r5, [r3, #12]
    49ee:	f360 1547 	bfi	r5, r0, #5, #3
    49f2:	731d      	strb	r5, [r3, #12]
	region_conf->base = (MPU->RBAR & MPU_RBAR_BASE_Msk);
    49f4:	68d1      	ldr	r1, [r2, #12]
    49f6:	f021 011f 	bic.w	r1, r1, #31
    49fa:	6059      	str	r1, [r3, #4]
	region_conf->attr.r_limit = MPU->RLAR & MPU_RLAR_LIMIT_Msk;
    49fc:	6912      	ldr	r2, [r2, #16]
    49fe:	f022 021f 	bic.w	r2, r2, #31
    4a02:	611a      	str	r2, [r3, #16]
}
    4a04:	e7bf      	b.n	4986 <mpu_mark_areas_for_dynamic_regions+0x12>
			&dyn_reg_info[i].region_conf);
	}

	return 0;
    4a06:	2500      	movs	r5, #0
}
    4a08:	4628      	mov	r0, r5
    4a0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			return -EINVAL;
    4a0e:	f06f 0515 	mvn.w	r5, #21
    4a12:	e7f9      	b.n	4a08 <mpu_mark_areas_for_dynamic_regions+0x94>
    4a14:	20007250 	.word	0x20007250
    4a18:	20007471 	.word	0x20007471
    4a1c:	e000ed90 	.word	0xe000ed90

00004a20 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    4a20:	4b03      	ldr	r3, [pc, #12]	; (4a30 <arm_core_mpu_enable+0x10>)
    4a22:	2205      	movs	r2, #5
    4a24:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    4a26:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    4a2a:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    4a2e:	4770      	bx	lr
    4a30:	e000ed90 	.word	0xe000ed90

00004a34 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    4a34:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    4a38:	4b01      	ldr	r3, [pc, #4]	; (4a40 <arm_core_mpu_disable+0xc>)
    4a3a:	2200      	movs	r2, #0
    4a3c:	605a      	str	r2, [r3, #4]
}
    4a3e:	4770      	bx	lr
    4a40:	e000ed90 	.word	0xe000ed90

00004a44 <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    4a44:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    4a46:	4b0e      	ldr	r3, [pc, #56]	; (4a80 <z_arm_mpu_init+0x3c>)
    4a48:	681d      	ldr	r5, [r3, #0]
    4a4a:	2d08      	cmp	r5, #8
    4a4c:	d815      	bhi.n	4a7a <z_arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    4a4e:	f7ff fff1 	bl	4a34 <arm_core_mpu_disable>
	}
#endif
#endif /* CONFIG_NOCACHE_MEMORY */

	/* Architecture-specific configuration */
	mpu_init();
    4a52:	f7ff fe9f 	bl	4794 <mpu_init>

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    4a56:	2400      	movs	r4, #0
    4a58:	42a5      	cmp	r5, r4
    4a5a:	d908      	bls.n	4a6e <z_arm_mpu_init+0x2a>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    4a5c:	4b08      	ldr	r3, [pc, #32]	; (4a80 <z_arm_mpu_init+0x3c>)
    4a5e:	6859      	ldr	r1, [r3, #4]
    4a60:	eb01 1104 	add.w	r1, r1, r4, lsl #4
    4a64:	4620      	mov	r0, r4
    4a66:	f7ff fe9d 	bl	47a4 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    4a6a:	3401      	adds	r4, #1
    4a6c:	e7f4      	b.n	4a58 <z_arm_mpu_init+0x14>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    4a6e:	4b05      	ldr	r3, [pc, #20]	; (4a84 <z_arm_mpu_init+0x40>)
    4a70:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    4a72:	f7ff ffd5 	bl	4a20 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    4a76:	2000      	movs	r0, #0
}
    4a78:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
    4a7a:	f04f 30ff 	mov.w	r0, #4294967295
    4a7e:	e7fb      	b.n	4a78 <z_arm_mpu_init+0x34>
    4a80:	00024b7c 	.word	0x00024b7c
    4a84:	20007471 	.word	0x20007471

00004a88 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    4a88:	4b01      	ldr	r3, [pc, #4]	; (4a90 <__stdout_hook_install+0x8>)
    4a8a:	6018      	str	r0, [r3, #0]
}
    4a8c:	4770      	bx	lr
    4a8e:	bf00      	nop
    4a90:	2000002c 	.word	0x2000002c

00004a94 <z_impl_zephyr_read_stdin>:
{
	_stdin_hook = hook;
}

int z_impl_zephyr_read_stdin(char *buf, int nbytes)
{
    4a94:	b570      	push	{r4, r5, r6, lr}
    4a96:	4606      	mov	r6, r0
    4a98:	460d      	mov	r5, r1
	int i = 0;

	for (i = 0; i < nbytes; i++) {
    4a9a:	2400      	movs	r4, #0
    4a9c:	e000      	b.n	4aa0 <z_impl_zephyr_read_stdin+0xc>
    4a9e:	3401      	adds	r4, #1
    4aa0:	42ac      	cmp	r4, r5
    4aa2:	da08      	bge.n	4ab6 <z_impl_zephyr_read_stdin+0x22>
		*(buf + i) = _stdin_hook();
    4aa4:	4b05      	ldr	r3, [pc, #20]	; (4abc <z_impl_zephyr_read_stdin+0x28>)
    4aa6:	681b      	ldr	r3, [r3, #0]
    4aa8:	4798      	blx	r3
    4aaa:	5530      	strb	r0, [r6, r4]
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
    4aac:	280a      	cmp	r0, #10
    4aae:	d001      	beq.n	4ab4 <z_impl_zephyr_read_stdin+0x20>
    4ab0:	280d      	cmp	r0, #13
    4ab2:	d1f4      	bne.n	4a9e <z_impl_zephyr_read_stdin+0xa>
			i++;
    4ab4:	3401      	adds	r4, #1
			break;
		}
	}
	return i;
}
    4ab6:	4620      	mov	r0, r4
    4ab8:	bd70      	pop	{r4, r5, r6, pc}
    4aba:	bf00      	nop
    4abc:	20000028 	.word	0x20000028

00004ac0 <z_impl_zephyr_write_stdout>:
}
#include <syscalls/zephyr_read_stdin_mrsh.c>
#endif

int z_impl_zephyr_write_stdout(const void *buffer, int nbytes)
{
    4ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4ac2:	4605      	mov	r5, r0
    4ac4:	460f      	mov	r7, r1
	const char *buf = buffer;
	int i;

	for (i = 0; i < nbytes; i++) {
    4ac6:	2400      	movs	r4, #0
    4ac8:	e004      	b.n	4ad4 <z_impl_zephyr_write_stdout+0x14>
		if (*(buf + i) == '\n') {
			_stdout_hook('\r');
		}
		_stdout_hook(*(buf + i));
    4aca:	4b09      	ldr	r3, [pc, #36]	; (4af0 <z_impl_zephyr_write_stdout+0x30>)
    4acc:	681b      	ldr	r3, [r3, #0]
    4ace:	7830      	ldrb	r0, [r6, #0]
    4ad0:	4798      	blx	r3
	for (i = 0; i < nbytes; i++) {
    4ad2:	3401      	adds	r4, #1
    4ad4:	42bc      	cmp	r4, r7
    4ad6:	da08      	bge.n	4aea <z_impl_zephyr_write_stdout+0x2a>
		if (*(buf + i) == '\n') {
    4ad8:	192e      	adds	r6, r5, r4
    4ada:	5d2b      	ldrb	r3, [r5, r4]
    4adc:	2b0a      	cmp	r3, #10
    4ade:	d1f4      	bne.n	4aca <z_impl_zephyr_write_stdout+0xa>
			_stdout_hook('\r');
    4ae0:	4b03      	ldr	r3, [pc, #12]	; (4af0 <z_impl_zephyr_write_stdout+0x30>)
    4ae2:	681b      	ldr	r3, [r3, #0]
    4ae4:	200d      	movs	r0, #13
    4ae6:	4798      	blx	r3
    4ae8:	e7ef      	b.n	4aca <z_impl_zephyr_write_stdout+0xa>
	}
	return nbytes;
}
    4aea:	4638      	mov	r0, r7
    4aec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4aee:	bf00      	nop
    4af0:	2000002c 	.word	0x2000002c

00004af4 <_exit>:
	return 0;
}
__weak FUNC_ALIAS(_fstat, fstat, int);

__weak void _exit(int status)
{
    4af4:	b508      	push	{r3, lr}
	_write(1, "exit\n", 5);
    4af6:	2205      	movs	r2, #5
    4af8:	4902      	ldr	r1, [pc, #8]	; (4b04 <_exit+0x10>)
    4afa:	2001      	movs	r0, #1
    4afc:	f00d fe7a 	bl	127f4 <_write>
	while (1) {
    4b00:	e7fe      	b.n	4b00 <_exit+0xc>
    4b02:	bf00      	nop
    4b04:	00024b64 	.word	0x00024b64

00004b08 <_sbrk>:
		;
	}
}

void *_sbrk(intptr_t count)
{
    4b08:	4602      	mov	r2, r0
	void *ret, *ptr;

	ptr = ((char *)HEAP_BASE) + heap_sz;
    4b0a:	4b08      	ldr	r3, [pc, #32]	; (4b2c <_sbrk+0x24>)
    4b0c:	6819      	ldr	r1, [r3, #0]
    4b0e:	4b08      	ldr	r3, [pc, #32]	; (4b30 <_sbrk+0x28>)
    4b10:	18c8      	adds	r0, r1, r3

	if ((heap_sz + count) < MAX_HEAP_SIZE) {
    4b12:	440a      	add	r2, r1
    4b14:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
    4b18:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
    4b1c:	429a      	cmp	r2, r3
    4b1e:	d202      	bcs.n	4b26 <_sbrk+0x1e>
		heap_sz += count;
    4b20:	4b02      	ldr	r3, [pc, #8]	; (4b2c <_sbrk+0x24>)
    4b22:	601a      	str	r2, [r3, #0]
		ret = ptr;
    4b24:	4770      	bx	lr
	} else {
		ret = (void *)-1;
    4b26:	f04f 30ff 	mov.w	r0, #4294967295
	}

	return ret;
}
    4b2a:	4770      	bx	lr
    4b2c:	20007264 	.word	0x20007264
    4b30:	2000ff78 	.word	0x2000ff78

00004b34 <get_hf_flags>:
static uint32_t *get_hf_flags(void)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;

	return &data->subsys[CLOCK_CONTROL_NRF_TYPE_HFCLK].flags;
}
    4b34:	4800      	ldr	r0, [pc, #0]	; (4b38 <get_hf_flags+0x4>)
    4b36:	4770      	bx	lr
    4b38:	20007300 	.word	0x20007300

00004b3c <get_subsys>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    4b3c:	4b01      	ldr	r3, [pc, #4]	; (4b44 <get_subsys+0x8>)
    4b3e:	1ac0      	subs	r0, r0, r3

	return (clock_control_subsys_t)offset;
}
    4b40:	1140      	asrs	r0, r0, #5
    4b42:	4770      	bx	lr
    4b44:	20007278 	.word	0x20007278

00004b48 <onoff_stop>:

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    4b48:	b538      	push	{r3, r4, r5, lr}
    4b4a:	4605      	mov	r5, r0
    4b4c:	460c      	mov	r4, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    4b4e:	f7ff fff5 	bl	4b3c <get_subsys>
    4b52:	4601      	mov	r1, r0
    4b54:	2240      	movs	r2, #64	; 0x40
    4b56:	4803      	ldr	r0, [pc, #12]	; (4b64 <onoff_stop+0x1c>)
    4b58:	f00d fef3 	bl	12942 <stop>
    4b5c:	4601      	mov	r1, r0
	notify(mgr, res);
    4b5e:	4628      	mov	r0, r5
    4b60:	47a0      	blx	r4
}
    4b62:	bd38      	pop	{r3, r4, r5, pc}
    4b64:	00016d28 	.word	0x00016d28

00004b68 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    4b68:	b530      	push	{r4, r5, lr}
    4b6a:	b083      	sub	sp, #12
    4b6c:	4605      	mov	r5, r0
    4b6e:	460c      	mov	r4, r1
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    4b70:	f7ff ffe4 	bl	4b3c <get_subsys>
    4b74:	4601      	mov	r1, r0
    4b76:	2340      	movs	r3, #64	; 0x40
    4b78:	9300      	str	r3, [sp, #0]
    4b7a:	4623      	mov	r3, r4
    4b7c:	4a05      	ldr	r2, [pc, #20]	; (4b94 <onoff_start+0x2c>)
    4b7e:	4806      	ldr	r0, [pc, #24]	; (4b98 <onoff_start+0x30>)
    4b80:	f00d fef9 	bl	12976 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    4b84:	1e01      	subs	r1, r0, #0
    4b86:	db01      	blt.n	4b8c <onoff_start+0x24>
		notify(mgr, err);
	}
}
    4b88:	b003      	add	sp, #12
    4b8a:	bd30      	pop	{r4, r5, pc}
		notify(mgr, err);
    4b8c:	4628      	mov	r0, r5
    4b8e:	47a0      	blx	r4
}
    4b90:	e7fa      	b.n	4b88 <onoff_start+0x20>
    4b92:	bf00      	nop
    4b94:	000129bf 	.word	0x000129bf
    4b98:	00016d28 	.word	0x00016d28

00004b9c <clock_event_handler>:
		__ASSERT_NO_MSG(false);
	}
}

static void clock_event_handler(nrfx_clock_evt_type_t event)
{
    4b9c:	b508      	push	{r3, lr}
	const struct device *dev = CLOCK_DEVICE;

	switch (event) {
    4b9e:	2805      	cmp	r0, #5
    4ba0:	d815      	bhi.n	4bce <clock_event_handler+0x32>
    4ba2:	e8df f000 	tbb	[pc, r0]
    4ba6:	1a03      	.short	0x1a03
    4ba8:	10151414 	.word	0x10151414
	case NRFX_CLOCK_EVT_HFCLK_STARTED:
	{
		struct nrf_clock_control_sub_data *data =
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    4bac:	2100      	movs	r1, #0
    4bae:	480d      	ldr	r0, [pc, #52]	; (4be4 <clock_event_handler+0x48>)
    4bb0:	f00d fe52 	bl	12858 <get_sub_data>

		/* Check needed due to anomaly 201:
		 * HFCLKSTARTED may be generated twice.
		 */
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    4bb4:	6883      	ldr	r3, [r0, #8]
    4bb6:	f013 0f07 	tst.w	r3, #7
    4bba:	d108      	bne.n	4bce <clock_event_handler+0x32>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    4bbc:	2100      	movs	r1, #0
    4bbe:	4809      	ldr	r0, [pc, #36]	; (4be4 <clock_event_handler+0x48>)
    4bc0:	f00d fead 	bl	1291e <clkstarted_handle>
    4bc4:	e003      	b.n	4bce <clock_event_handler+0x32>

		break;
	}
#if NRF_CLOCK_HAS_HFCLK192M
	case NRFX_CLOCK_EVT_HFCLK192M_STARTED:
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK192M);
    4bc6:	2102      	movs	r1, #2
    4bc8:	4806      	ldr	r0, [pc, #24]	; (4be4 <clock_event_handler+0x48>)
    4bca:	f00d fea8 	bl	1291e <clkstarted_handle>
		break;
	default:
		__ASSERT_NO_MSG(0);
		break;
	}
}
    4bce:	bd08      	pop	{r3, pc}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLKAUDIO);
    4bd0:	2103      	movs	r1, #3
    4bd2:	4804      	ldr	r0, [pc, #16]	; (4be4 <clock_event_handler+0x48>)
    4bd4:	f00d fea3 	bl	1291e <clkstarted_handle>
		break;
    4bd8:	e7f9      	b.n	4bce <clock_event_handler+0x32>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    4bda:	2101      	movs	r1, #1
    4bdc:	4801      	ldr	r0, [pc, #4]	; (4be4 <clock_event_handler+0x48>)
    4bde:	f00d fe9e 	bl	1291e <clkstarted_handle>
}
    4be2:	e7f4      	b.n	4bce <clock_event_handler+0x32>
    4be4:	00016d28 	.word	0x00016d28

00004be8 <generic_hfclk_start>:
{
    4be8:	b510      	push	{r4, lr}
	__asm__ volatile(
    4bea:	f04f 0320 	mov.w	r3, #32
    4bee:	f3ef 8411 	mrs	r4, BASEPRI
    4bf2:	f383 8812 	msr	BASEPRI_MAX, r3
    4bf6:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    4bfa:	4a13      	ldr	r2, [pc, #76]	; (4c48 <generic_hfclk_start+0x60>)
    4bfc:	6813      	ldr	r3, [r2, #0]
    4bfe:	f043 0302 	orr.w	r3, r3, #2
    4c02:	6013      	str	r3, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    4c04:	f013 0f01 	tst.w	r3, #1
    4c08:	d108      	bne.n	4c1c <generic_hfclk_start+0x34>
	bool already_started = false;
    4c0a:	2300      	movs	r3, #0
	__asm__ volatile(
    4c0c:	f384 8811 	msr	BASEPRI, r4
    4c10:	f3bf 8f6f 	isb	sy
	if (already_started) {
    4c14:	b99b      	cbnz	r3, 4c3e <generic_hfclk_start+0x56>
	hfclk_start();
    4c16:	f00d feda 	bl	129ce <hfclk_start>
}
    4c1a:	bd10      	pop	{r4, pc}
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    4c1c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4c20:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    4c24:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    4c28:	f012 0f01 	tst.w	r2, #1
    4c2c:	d101      	bne.n	4c32 <generic_hfclk_start+0x4a>
	bool already_started = false;
    4c2e:	2300      	movs	r3, #0
    4c30:	e7ec      	b.n	4c0c <generic_hfclk_start+0x24>
			set_on_state(get_hf_flags());
    4c32:	f7ff ff7f 	bl	4b34 <get_hf_flags>
    4c36:	f00d fe5f 	bl	128f8 <set_on_state>
			already_started = true;
    4c3a:	2301      	movs	r3, #1
    4c3c:	e7e6      	b.n	4c0c <generic_hfclk_start+0x24>
		clkstarted_handle(CLOCK_DEVICE,
    4c3e:	2100      	movs	r1, #0
    4c40:	4802      	ldr	r0, [pc, #8]	; (4c4c <generic_hfclk_start+0x64>)
    4c42:	f00d fe6c 	bl	1291e <clkstarted_handle>
		return;
    4c46:	e7e8      	b.n	4c1a <generic_hfclk_start+0x32>
    4c48:	20007328 	.word	0x20007328
    4c4c:	00016d28 	.word	0x00016d28

00004c50 <generic_hfclk_stop>:
{
    4c50:	b508      	push	{r3, lr}
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    4c52:	4b08      	ldr	r3, [pc, #32]	; (4c74 <generic_hfclk_stop+0x24>)
    4c54:	e8d3 2fef 	ldaex	r2, [r3]
    4c58:	f022 0102 	bic.w	r1, r2, #2
    4c5c:	e8c3 1fe0 	stlex	r0, r1, [r3]
    4c60:	2800      	cmp	r0, #0
    4c62:	d1f7      	bne.n	4c54 <generic_hfclk_stop+0x4>
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    4c64:	f012 0f01 	tst.w	r2, #1
    4c68:	d000      	beq.n	4c6c <generic_hfclk_stop+0x1c>
}
    4c6a:	bd08      	pop	{r3, pc}
	hfclk_stop();
    4c6c:	f00d fec3 	bl	129f6 <hfclk_stop>
    4c70:	e7fb      	b.n	4c6a <generic_hfclk_stop+0x1a>
    4c72:	bf00      	nop
    4c74:	20007328 	.word	0x20007328

00004c78 <api_blocking_start>:
{
    4c78:	b500      	push	{lr}
    4c7a:	b085      	sub	sp, #20
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    4c7c:	f8cd d000 	str.w	sp, [sp]
    4c80:	f8cd d004 	str.w	sp, [sp, #4]
    4c84:	2300      	movs	r3, #0
    4c86:	9302      	str	r3, [sp, #8]
    4c88:	2301      	movs	r3, #1
    4c8a:	9303      	str	r3, [sp, #12]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    4c8c:	466b      	mov	r3, sp
    4c8e:	4a07      	ldr	r2, [pc, #28]	; (4cac <api_blocking_start+0x34>)
    4c90:	f00d fe8d 	bl	129ae <api_start>
	if (err < 0) {
    4c94:	2800      	cmp	r0, #0
    4c96:	db05      	blt.n	4ca4 <api_blocking_start+0x2c>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    4c98:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    4c9c:	2300      	movs	r3, #0
    4c9e:	4668      	mov	r0, sp
    4ca0:	f00a fcd2 	bl	f648 <z_impl_k_sem_take>
}
    4ca4:	b005      	add	sp, #20
    4ca6:	f85d fb04 	ldr.w	pc, [sp], #4
    4caa:	bf00      	nop
    4cac:	00012a1f 	.word	0x00012a1f

00004cb0 <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
    4cb0:	b570      	push	{r4, r5, r6, lr}
    4cb2:	4606      	mov	r6, r0
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    4cb4:	2200      	movs	r2, #0
    4cb6:	2101      	movs	r1, #1
    4cb8:	2005      	movs	r0, #5
    4cba:	f7ff fa97 	bl	41ec <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    4cbe:	2005      	movs	r0, #5
    4cc0:	f7ff fa76 	bl	41b0 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    4cc4:	4811      	ldr	r0, [pc, #68]	; (4d0c <clk_init+0x5c>)
    4cc6:	f001 f917 	bl	5ef8 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    4cca:	4b11      	ldr	r3, [pc, #68]	; (4d10 <clk_init+0x60>)
    4ccc:	4298      	cmp	r0, r3
    4cce:	d119      	bne.n	4d04 <clk_init+0x54>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    4cd0:	f00e f9c8 	bl	13064 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
    4cd4:	2400      	movs	r4, #0
    4cd6:	2c03      	cmp	r4, #3
    4cd8:	d812      	bhi.n	4d00 <clk_init+0x50>
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    4cda:	4621      	mov	r1, r4
    4cdc:	4630      	mov	r0, r6
    4cde:	f00d fdbb 	bl	12858 <get_sub_data>
    4ce2:	4605      	mov	r5, r0

		err = onoff_manager_init(get_onoff_manager(dev, i),
    4ce4:	4621      	mov	r1, r4
    4ce6:	4630      	mov	r0, r6
    4ce8:	f00d fdc1 	bl	1286e <get_onoff_manager>
    4cec:	4909      	ldr	r1, [pc, #36]	; (4d14 <clk_init+0x64>)
    4cee:	f00d f9a7 	bl	12040 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    4cf2:	2800      	cmp	r0, #0
    4cf4:	db05      	blt.n	4d02 <clk_init+0x52>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    4cf6:	2301      	movs	r3, #1
    4cf8:	60ab      	str	r3, [r5, #8]
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    4cfa:	441c      	add	r4, r3
    4cfc:	b2e4      	uxtb	r4, r4
    4cfe:	e7ea      	b.n	4cd6 <clk_init+0x26>
	}

	return 0;
    4d00:	2000      	movs	r0, #0
}
    4d02:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    4d04:	f06f 0004 	mvn.w	r0, #4
    4d08:	e7fb      	b.n	4d02 <clk_init+0x52>
    4d0a:	bf00      	nop
    4d0c:	00004b9d 	.word	0x00004b9d
    4d10:	0bad0000 	.word	0x0bad0000
    4d14:	00024be0 	.word	0x00024be0

00004d18 <lfclk_spinwait>:
{
    4d18:	b570      	push	{r4, r5, r6, lr}
    4d1a:	4605      	mov	r5, r0
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    4d1c:	2801      	cmp	r0, #1
    4d1e:	d107      	bne.n	4d30 <lfclk_spinwait+0x18>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    4d20:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4d24:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    4d28:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    4d2c:	2b02      	cmp	r3, #2
    4d2e:	d03f      	beq.n	4db0 <lfclk_spinwait+0x98>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    4d30:	f010 ffd8 	bl	15ce4 <k_is_in_isr>
    4d34:	b920      	cbnz	r0, 4d40 <lfclk_spinwait+0x28>
	return !z_sys_post_kernel;
    4d36:	4b30      	ldr	r3, [pc, #192]	; (4df8 <lfclk_spinwait+0xe0>)
    4d38:	781b      	ldrb	r3, [r3, #0]
    4d3a:	b19b      	cbz	r3, 4d64 <lfclk_spinwait+0x4c>
    4d3c:	2300      	movs	r3, #0
    4d3e:	e000      	b.n	4d42 <lfclk_spinwait+0x2a>
    4d40:	2301      	movs	r3, #1
	int key = isr_mode ? irq_lock() : 0;
    4d42:	461c      	mov	r4, r3
    4d44:	b183      	cbz	r3, 4d68 <lfclk_spinwait+0x50>
	__asm__ volatile(
    4d46:	f04f 0320 	mov.w	r3, #32
    4d4a:	f3ef 8611 	mrs	r6, BASEPRI
    4d4e:	f383 8812 	msr	BASEPRI_MAX, r3
    4d52:	f3bf 8f6f 	isb	sy
	if (!isr_mode) {
    4d56:	b9a4      	cbnz	r4, 4d82 <lfclk_spinwait+0x6a>
    p_reg->INTENCLR = mask;
    4d58:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4d5c:	2202      	movs	r2, #2
    4d5e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    4d62:	e00e      	b.n	4d82 <lfclk_spinwait+0x6a>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    4d64:	2301      	movs	r3, #1
    4d66:	e7ec      	b.n	4d42 <lfclk_spinwait+0x2a>
	int key = isr_mode ? irq_lock() : 0;
    4d68:	2600      	movs	r6, #0
    4d6a:	e7f4      	b.n	4d56 <lfclk_spinwait+0x3e>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    4d6c:	b30c      	cbz	r4, 4db2 <lfclk_spinwait+0x9a>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    4d6e:	4630      	mov	r0, r6
    4d70:	f7ff fa14 	bl	419c <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    4d74:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4d78:	f8d3 3518 	ldr.w	r3, [r3, #1304]	; 0x518
    4d7c:	b2db      	uxtb	r3, r3
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    4d7e:	2b01      	cmp	r3, #1
    4d80:	d01c      	beq.n	4dbc <lfclk_spinwait+0xa4>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    4d82:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    4d86:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    4d8a:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    4d8e:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    4d92:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    4d96:	d126      	bne.n	4de6 <lfclk_spinwait+0xce>
    return false;
    4d98:	2200      	movs	r2, #0
	while (!(nrfx_clock_is_running(d, (void *)&type)
    4d9a:	2a00      	cmp	r2, #0
    4d9c:	d0e6      	beq.n	4d6c <lfclk_spinwait+0x54>
    4d9e:	2b02      	cmp	r3, #2
    4da0:	d001      	beq.n	4da6 <lfclk_spinwait+0x8e>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    4da2:	2d01      	cmp	r5, #1
    4da4:	d1e2      	bne.n	4d6c <lfclk_spinwait+0x54>
	if (isr_mode) {
    4da6:	b304      	cbz	r4, 4dea <lfclk_spinwait+0xd2>
	__asm__ volatile(
    4da8:	f386 8811 	msr	BASEPRI, r6
    4dac:	f3bf 8f6f 	isb	sy
}
    4db0:	bd70      	pop	{r4, r5, r6, pc}
	return z_impl_k_sleep(timeout);
    4db2:	2021      	movs	r0, #33	; 0x21
    4db4:	2100      	movs	r1, #0
    4db6:	f00b f803 	bl	fdc0 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    4dba:	e7db      	b.n	4d74 <lfclk_spinwait+0x5c>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    4dbc:	4b0f      	ldr	r3, [pc, #60]	; (4dfc <lfclk_spinwait+0xe4>)
    4dbe:	681b      	ldr	r3, [r3, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    4dc0:	2b00      	cmp	r3, #0
    4dc2:	d0de      	beq.n	4d82 <lfclk_spinwait+0x6a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4dc4:	4b0d      	ldr	r3, [pc, #52]	; (4dfc <lfclk_spinwait+0xe4>)
    4dc6:	2200      	movs	r2, #0
    4dc8:	601a      	str	r2, [r3, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    4dca:	681b      	ldr	r3, [r3, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    4dcc:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4dd0:	2202      	movs	r2, #2
    4dd2:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    4dd6:	4b0a      	ldr	r3, [pc, #40]	; (4e00 <lfclk_spinwait+0xe8>)
    4dd8:	2220      	movs	r2, #32
    4dda:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4dde:	4b09      	ldr	r3, [pc, #36]	; (4e04 <lfclk_spinwait+0xec>)
    4de0:	2201      	movs	r2, #1
    4de2:	601a      	str	r2, [r3, #0]
}
    4de4:	e7cd      	b.n	4d82 <lfclk_spinwait+0x6a>
                return true;
    4de6:	2201      	movs	r2, #1
    4de8:	e7d7      	b.n	4d9a <lfclk_spinwait+0x82>
    p_reg->INTENSET = mask;
    4dea:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4dee:	2202      	movs	r2, #2
    4df0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    4df4:	e7dc      	b.n	4db0 <lfclk_spinwait+0x98>
    4df6:	bf00      	nop
    4df8:	20007473 	.word	0x20007473
    4dfc:	50005104 	.word	0x50005104
    4e00:	e000e100 	.word	0xe000e100
    4e04:	50005008 	.word	0x50005008

00004e08 <z_nrf_clock_control_lf_on>:
{
    4e08:	b510      	push	{r4, lr}
    4e0a:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    4e0c:	4b0e      	ldr	r3, [pc, #56]	; (4e48 <z_nrf_clock_control_lf_on+0x40>)
    4e0e:	2101      	movs	r1, #1
    4e10:	e8d3 2fef 	ldaex	r2, [r3]
    4e14:	e8c3 1fe0 	stlex	r0, r1, [r3]
    4e18:	2800      	cmp	r0, #0
    4e1a:	d1f9      	bne.n	4e10 <z_nrf_clock_control_lf_on+0x8>
	if (atomic_set(&on, 1) == 0) {
    4e1c:	b11a      	cbz	r2, 4e26 <z_nrf_clock_control_lf_on+0x1e>
	switch (start_mode) {
    4e1e:	1e63      	subs	r3, r4, #1
    4e20:	2b01      	cmp	r3, #1
    4e22:	d90c      	bls.n	4e3e <z_nrf_clock_control_lf_on+0x36>
}
    4e24:	bd10      	pop	{r4, pc}
				get_onoff_manager(CLOCK_DEVICE,
    4e26:	4809      	ldr	r0, [pc, #36]	; (4e4c <z_nrf_clock_control_lf_on+0x44>)
    4e28:	f00d fd21 	bl	1286e <get_onoff_manager>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    4e2c:	4908      	ldr	r1, [pc, #32]	; (4e50 <z_nrf_clock_control_lf_on+0x48>)
    4e2e:	2300      	movs	r3, #0
    4e30:	604b      	str	r3, [r1, #4]
    4e32:	60cb      	str	r3, [r1, #12]
    4e34:	2301      	movs	r3, #1
    4e36:	608b      	str	r3, [r1, #8]
		err = onoff_request(mgr, &cli);
    4e38:	f00d f91e 	bl	12078 <onoff_request>
    4e3c:	e7ef      	b.n	4e1e <z_nrf_clock_control_lf_on+0x16>
		lfclk_spinwait(start_mode);
    4e3e:	4620      	mov	r0, r4
    4e40:	f7ff ff6a 	bl	4d18 <lfclk_spinwait>
		break;
    4e44:	e7ee      	b.n	4e24 <z_nrf_clock_control_lf_on+0x1c>
    4e46:	bf00      	nop
    4e48:	2000732c 	.word	0x2000732c
    4e4c:	00016d28 	.word	0x00016d28
    4e50:	20007268 	.word	0x20007268

00004e54 <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
    4e54:	b538      	push	{r3, r4, r5, lr}
    4e56:	4604      	mov	r4, r0
#ifdef CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS

	int handled_by_debug_server = HANDLE_DEBUG_HOOK_OUT(c);
    4e58:	b2c5      	uxtb	r5, r0
    4e5a:	4b0b      	ldr	r3, [pc, #44]	; (4e88 <console_out+0x34>)
    4e5c:	681b      	ldr	r3, [r3, #0]
    4e5e:	4628      	mov	r0, r5
    4e60:	4798      	blx	r3

	if (handled_by_debug_server) {
    4e62:	2801      	cmp	r0, #1
    4e64:	d007      	beq.n	4e76 <console_out+0x22>
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
    4e66:	2c0a      	cmp	r4, #10
    4e68:	d007      	beq.n	4e7a <console_out+0x26>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
    4e6a:	4b08      	ldr	r3, [pc, #32]	; (4e8c <console_out+0x38>)
    4e6c:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    4e6e:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    4e70:	685b      	ldr	r3, [r3, #4]
    4e72:	4629      	mov	r1, r5
    4e74:	4798      	blx	r3

	return c;
}
    4e76:	4620      	mov	r0, r4
    4e78:	bd38      	pop	{r3, r4, r5, pc}
		uart_poll_out(uart_console_dev, '\r');
    4e7a:	4b04      	ldr	r3, [pc, #16]	; (4e8c <console_out+0x38>)
    4e7c:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    4e7e:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    4e80:	685b      	ldr	r3, [r3, #4]
    4e82:	210d      	movs	r1, #13
    4e84:	4798      	blx	r3
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_poll_out(dev, out_char);
}
    4e86:	e7f0      	b.n	4e6a <console_out+0x16>
    4e88:	20000030 	.word	0x20000030
    4e8c:	20007330 	.word	0x20007330

00004e90 <uart_console_hook_install>:
 *
 * @return N/A
 */

static void uart_console_hook_install(void)
{
    4e90:	b510      	push	{r4, lr}
	__stdout_hook_install(console_out);
    4e92:	4c04      	ldr	r4, [pc, #16]	; (4ea4 <uart_console_hook_install+0x14>)
    4e94:	4620      	mov	r0, r4
    4e96:	f7ff fdf7 	bl	4a88 <__stdout_hook_install>
	__printk_hook_install(console_out);
    4e9a:	4620      	mov	r0, r4
    4e9c:	f7fe f89c 	bl	2fd8 <__printk_hook_install>
}
    4ea0:	bd10      	pop	{r4, pc}
    4ea2:	bf00      	nop
    4ea4:	00004e55 	.word	0x00004e55

00004ea8 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    4ea8:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    4eaa:	4806      	ldr	r0, [pc, #24]	; (4ec4 <uart_console_init+0x1c>)
    4eac:	4b06      	ldr	r3, [pc, #24]	; (4ec8 <uart_console_init+0x20>)
    4eae:	6018      	str	r0, [r3, #0]
    4eb0:	f010 fe93 	bl	15bda <z_device_ready>
    4eb4:	b118      	cbz	r0, 4ebe <uart_console_init+0x16>
	if (!device_is_ready(uart_console_dev)) {
		return -ENODEV;
	}

	uart_console_hook_install();
    4eb6:	f7ff ffeb 	bl	4e90 <uart_console_hook_install>

	return 0;
    4eba:	2000      	movs	r0, #0
}
    4ebc:	bd08      	pop	{r3, pc}
		return -ENODEV;
    4ebe:	f06f 0012 	mvn.w	r0, #18
    4ec2:	e7fb      	b.n	4ebc <uart_console_init+0x14>
    4ec4:	00016d40 	.word	0x00016d40
    4ec8:	20007330 	.word	0x20007330

00004ecc <gpio_nrfx_config>:
	return res;
}

static int gpio_nrfx_config(const struct device *port,
			    gpio_pin_t pin, gpio_flags_t flags)
{
    4ecc:	b4f0      	push	{r4, r5, r6, r7}
	return port->config;
    4ece:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4ed0:	f8d3 c004 	ldr.w	ip, [r3, #4]
	nrf_gpio_pin_pull_t pull;
	nrf_gpio_pin_drive_t drive;
	nrf_gpio_pin_dir_t dir;
	nrf_gpio_pin_input_t input;

	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4ed4:	4b38      	ldr	r3, [pc, #224]	; (4fb8 <gpio_nrfx_config+0xec>)
    4ed6:	4013      	ands	r3, r2
    4ed8:	4c38      	ldr	r4, [pc, #224]	; (4fbc <gpio_nrfx_config+0xf0>)
    4eda:	42a3      	cmp	r3, r4
    4edc:	d027      	beq.n	4f2e <gpio_nrfx_config+0x62>
    4ede:	d812      	bhi.n	4f06 <gpio_nrfx_config+0x3a>
    4ee0:	2b06      	cmp	r3, #6
    4ee2:	d026      	beq.n	4f32 <gpio_nrfx_config+0x66>
    4ee4:	d904      	bls.n	4ef0 <gpio_nrfx_config+0x24>
    4ee6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    4eea:	d109      	bne.n	4f00 <gpio_nrfx_config+0x34>
	case GPIO_DS_DFLT_LOW | GPIO_OPEN_DRAIN:
		drive = NRF_GPIO_PIN_S0D1;
		break;

	case GPIO_DS_ALT_LOW | GPIO_DS_DFLT_HIGH:
		drive = NRF_GPIO_PIN_H0S1;
    4eec:	2501      	movs	r5, #1
    4eee:	e016      	b.n	4f1e <gpio_nrfx_config+0x52>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4ef0:	b30b      	cbz	r3, 4f36 <gpio_nrfx_config+0x6a>
    4ef2:	2b02      	cmp	r3, #2
    4ef4:	d101      	bne.n	4efa <gpio_nrfx_config+0x2e>
	case GPIO_DS_ALT_LOW | GPIO_OPEN_DRAIN:
		drive = NRF_GPIO_PIN_H0D1;
		break;

	case GPIO_DS_DFLT_HIGH | GPIO_OPEN_SOURCE:
		drive = NRF_GPIO_PIN_D0S1;
    4ef6:	2504      	movs	r5, #4
    4ef8:	e011      	b.n	4f1e <gpio_nrfx_config+0x52>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4efa:	f06f 0015 	mvn.w	r0, #21
    4efe:	e049      	b.n	4f94 <gpio_nrfx_config+0xc8>
    4f00:	f06f 0015 	mvn.w	r0, #21
    4f04:	e046      	b.n	4f94 <gpio_nrfx_config+0xc8>
    4f06:	4c2e      	ldr	r4, [pc, #184]	; (4fc0 <gpio_nrfx_config+0xf4>)
    4f08:	42a3      	cmp	r3, r4
    4f0a:	d016      	beq.n	4f3a <gpio_nrfx_config+0x6e>
    4f0c:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    4f10:	d101      	bne.n	4f16 <gpio_nrfx_config+0x4a>
		drive = NRF_GPIO_PIN_H0H1;
    4f12:	2503      	movs	r5, #3
    4f14:	e003      	b.n	4f1e <gpio_nrfx_config+0x52>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4f16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    4f1a:	d149      	bne.n	4fb0 <gpio_nrfx_config+0xe4>
		drive = NRF_GPIO_PIN_S0H1;
    4f1c:	2502      	movs	r5, #2

	default:
		return -EINVAL;
	}

	if ((flags & GPIO_PULL_UP) != 0) {
    4f1e:	f012 0f10 	tst.w	r2, #16
    4f22:	d10c      	bne.n	4f3e <gpio_nrfx_config+0x72>
		pull = NRF_GPIO_PIN_PULLUP;
	} else if ((flags & GPIO_PULL_DOWN) != 0) {
    4f24:	f012 0f20 	tst.w	r2, #32
    4f28:	d036      	beq.n	4f98 <gpio_nrfx_config+0xcc>
		pull = NRF_GPIO_PIN_PULLDOWN;
    4f2a:	2601      	movs	r6, #1
    4f2c:	e008      	b.n	4f40 <gpio_nrfx_config+0x74>
		drive = NRF_GPIO_PIN_H0D1;
    4f2e:	2507      	movs	r5, #7
    4f30:	e7f5      	b.n	4f1e <gpio_nrfx_config+0x52>
		drive = NRF_GPIO_PIN_S0D1;
    4f32:	2506      	movs	r5, #6
    4f34:	e7f3      	b.n	4f1e <gpio_nrfx_config+0x52>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4f36:	2500      	movs	r5, #0
    4f38:	e7f1      	b.n	4f1e <gpio_nrfx_config+0x52>
		drive = NRF_GPIO_PIN_D0H1;
    4f3a:	2505      	movs	r5, #5
    4f3c:	e7ef      	b.n	4f1e <gpio_nrfx_config+0x52>
		pull = NRF_GPIO_PIN_PULLUP;
    4f3e:	2603      	movs	r6, #3
	} else {
		pull = NRF_GPIO_PIN_NOPULL;
	}

	dir = ((flags & GPIO_OUTPUT) != 0)
    4f40:	f3c2 2440 	ubfx	r4, r2, #9, #1
	      ? NRF_GPIO_PIN_DIR_OUTPUT
	      : NRF_GPIO_PIN_DIR_INPUT;

	input = ((flags & GPIO_INPUT) != 0)
		? NRF_GPIO_PIN_INPUT_CONNECT
		: NRF_GPIO_PIN_INPUT_DISCONNECT;
    4f44:	f412 7f80 	tst.w	r2, #256	; 0x100
    4f48:	bf0c      	ite	eq
    4f4a:	2701      	moveq	r7, #1
    4f4c:	2700      	movne	r7, #0

	if ((flags & GPIO_OUTPUT) != 0) {
    4f4e:	f412 7f00 	tst.w	r2, #512	; 0x200
    4f52:	d006      	beq.n	4f62 <gpio_nrfx_config+0x96>
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
    4f54:	f412 6f00 	tst.w	r2, #2048	; 0x800
    4f58:	d020      	beq.n	4f9c <gpio_nrfx_config+0xd0>
			nrf_gpio_port_out_set(reg, BIT(pin));
    4f5a:	2301      	movs	r3, #1
    4f5c:	408b      	lsls	r3, r1
    p_reg->OUTSET = set_mask;
    4f5e:	f8cc 3008 	str.w	r3, [ip, #8]
	return port->config;
    4f62:	6843      	ldr	r3, [r0, #4]
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
			nrf_gpio_port_out_clear(reg, BIT(pin));
		}
	}

	nrf_gpio_cfg(NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin),
    4f64:	7a18      	ldrb	r0, [r3, #8]
    4f66:	f001 031f 	and.w	r3, r1, #31
    4f6a:	ea43 1140 	orr.w	r1, r3, r0, lsl #5
NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;

    return pin_number >> 5;
    4f6e:	0949      	lsrs	r1, r1, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4f70:	2901      	cmp	r1, #1
    4f72:	d01b      	beq.n	4fac <gpio_nrfx_config+0xe0>
        case 0: return NRF_P0;
    4f74:	4813      	ldr	r0, [pc, #76]	; (4fc4 <gpio_nrfx_config+0xf8>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    4f76:	3380      	adds	r3, #128	; 0x80
    4f78:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
    4f7c:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    4f80:	ea44 0247 	orr.w	r2, r4, r7, lsl #1
           ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos) |
    4f84:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    4f88:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    4f8c:	430a      	orrs	r2, r1
    reg->PIN_CNF[pin_number] = cnf;
    4f8e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		     dir, input, pull, drive, NRF_GPIO_PIN_NOSENSE);

	return 0;
    4f92:	2000      	movs	r0, #0
}
    4f94:	bcf0      	pop	{r4, r5, r6, r7}
    4f96:	4770      	bx	lr
		pull = NRF_GPIO_PIN_NOPULL;
    4f98:	2600      	movs	r6, #0
    4f9a:	e7d1      	b.n	4f40 <gpio_nrfx_config+0x74>
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
    4f9c:	f412 6f80 	tst.w	r2, #1024	; 0x400
    4fa0:	d0df      	beq.n	4f62 <gpio_nrfx_config+0x96>
			nrf_gpio_port_out_clear(reg, BIT(pin));
    4fa2:	2301      	movs	r3, #1
    4fa4:	408b      	lsls	r3, r1
    p_reg->OUTCLR = clr_mask;
    4fa6:	f8cc 300c 	str.w	r3, [ip, #12]
}
    4faa:	e7da      	b.n	4f62 <gpio_nrfx_config+0x96>
        case 1: return NRF_P1;
    4fac:	4806      	ldr	r0, [pc, #24]	; (4fc8 <gpio_nrfx_config+0xfc>)
    4fae:	e7e2      	b.n	4f76 <gpio_nrfx_config+0xaa>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4fb0:	f06f 0015 	mvn.w	r0, #21
    4fb4:	e7ee      	b.n	4f94 <gpio_nrfx_config+0xc8>
    4fb6:	bf00      	nop
    4fb8:	00f00006 	.word	0x00f00006
    4fbc:	00100006 	.word	0x00100006
    4fc0:	00400002 	.word	0x00400002
    4fc4:	50842500 	.word	0x50842500
    4fc8:	50842800 	.word	0x50842800

00004fcc <cfg_level_pins>:
	 */
	return out;
}

static void cfg_level_pins(const struct device *port)
{
    4fcc:	b4f0      	push	{r4, r5, r6, r7}
	return port->data;
    4fce:	6905      	ldr	r5, [r0, #16]
	return port->config;
    4fd0:	6846      	ldr	r6, [r0, #4]
	uint32_t out = data->pin_int_en;
    4fd2:	68e9      	ldr	r1, [r5, #12]
	out &= ~data->trig_edge & ~data->double_edge;
    4fd4:	696a      	ldr	r2, [r5, #20]
    4fd6:	69ab      	ldr	r3, [r5, #24]
    4fd8:	4313      	orrs	r3, r2
    4fda:	ea21 0103 	bic.w	r1, r1, r3
	const struct gpio_nrfx_data *data = get_port_data(port);
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
	uint32_t pin = 0U;
	uint32_t bit = 1U << pin;
    4fde:	2301      	movs	r3, #1
	uint32_t pin = 0U;
    4fe0:	2000      	movs	r0, #0
	uint32_t level_pins = get_level_pins(port);

	/* Configure sense detection on all pins that use it. */
	while (level_pins) {
    4fe2:	e010      	b.n	5006 <cfg_level_pins+0x3a>
		return NRF_GPIO_PIN_SENSE_HIGH;
    4fe4:	f04f 0c02 	mov.w	ip, #2
    4fe8:	e01c      	b.n	5024 <cfg_level_pins+0x58>
    4fea:	4f13      	ldr	r7, [pc, #76]	; (5038 <cfg_level_pins+0x6c>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    4fec:	3480      	adds	r4, #128	; 0x80
    4fee:	f857 2024 	ldr.w	r2, [r7, r4, lsl #2]
    4ff2:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    4ff6:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
    4ffa:	f847 2024 	str.w	r2, [r7, r4, lsl #2]
		if (level_pins & bit) {
			uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
			uint32_t sense = sense_for_pin(data, pin);

			nrf_gpio_cfg_sense_set(abs_pin, sense);
			level_pins &= ~bit;
    4ffe:	ea21 0103 	bic.w	r1, r1, r3
		}
		++pin;
    5002:	3001      	adds	r0, #1
		bit <<= 1;
    5004:	005b      	lsls	r3, r3, #1
	while (level_pins) {
    5006:	b1a1      	cbz	r1, 5032 <cfg_level_pins+0x66>
		if (level_pins & bit) {
    5008:	420b      	tst	r3, r1
    500a:	d0fa      	beq.n	5002 <cfg_level_pins+0x36>
			uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    500c:	7a34      	ldrb	r4, [r6, #8]
    500e:	f000 021f 	and.w	r2, r0, #31
    5012:	ea42 1244 	orr.w	r2, r2, r4, lsl #5
	if ((BIT(pin) & data->int_active_level) != 0U) {
    5016:	692c      	ldr	r4, [r5, #16]
    5018:	40c4      	lsrs	r4, r0
    501a:	f014 0f01 	tst.w	r4, #1
    501e:	d1e1      	bne.n	4fe4 <cfg_level_pins+0x18>
	return NRF_GPIO_PIN_SENSE_LOW;
    5020:	f04f 0c03 	mov.w	ip, #3
    *p_pin = pin_number & 0x1F;
    5024:	f002 041f 	and.w	r4, r2, #31
    return pin_number >> 5;
    5028:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    502a:	2a01      	cmp	r2, #1
    502c:	d0dd      	beq.n	4fea <cfg_level_pins+0x1e>
        case 0: return NRF_P0;
    502e:	4f03      	ldr	r7, [pc, #12]	; (503c <cfg_level_pins+0x70>)
    5030:	e7dc      	b.n	4fec <cfg_level_pins+0x20>
	}
}
    5032:	bcf0      	pop	{r4, r5, r6, r7}
    5034:	4770      	bx	lr
    5036:	bf00      	nop
    5038:	50842800 	.word	0x50842800
    503c:	50842500 	.word	0x50842500

00005040 <check_level_trigger_pins>:
 *
 * @return Bitmask where 1 marks pin as trigger source.
 */
static uint32_t check_level_trigger_pins(const struct device *port,
					 uint32_t *sense_levels)
{
    5040:	b5f0      	push	{r4, r5, r6, r7, lr}
    5042:	468c      	mov	ip, r1
	return port->data;
    5044:	6903      	ldr	r3, [r0, #16]
	return port->config;
    5046:	6841      	ldr	r1, [r0, #4]
	uint32_t out = data->pin_int_en;
    5048:	68df      	ldr	r7, [r3, #12]
	out &= ~data->trig_edge & ~data->double_edge;
    504a:	695a      	ldr	r2, [r3, #20]
    504c:	6998      	ldr	r0, [r3, #24]
    504e:	4302      	orrs	r2, r0
    5050:	ea27 0702 	bic.w	r7, r7, r2
	struct gpio_nrfx_data *data = get_port_data(port);
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
	uint32_t level_pins = get_level_pins(port);
	uint32_t port_in = nrf_gpio_port_in_read(cfg->port);
    5054:	684a      	ldr	r2, [r1, #4]
    return p_reg->IN;
    5056:	6912      	ldr	r2, [r2, #16]

	/* Extract which pins have logic level same as interrupt trigger level.
	 */
	uint32_t pin_states = ~(port_in ^ data->int_active_level);
    5058:	6918      	ldr	r0, [r3, #16]
    505a:	4050      	eors	r0, r2

	/* Discard pins that aren't configured for level. */
	uint32_t out = pin_states & level_pins;
    505c:	ea27 0000 	bic.w	r0, r7, r0
	uint32_t pin = 0U;
	uint32_t bit = 1U << pin;

	uint32_t port_latch = 0;

	uint32_t check_pins = level_pins;
    5060:	463c      	mov	r4, r7
	uint32_t bit = 1U << pin;
    5062:	2301      	movs	r3, #1
	uint32_t pin = 0U;
    5064:	2500      	movs	r5, #0
#if IS_ENABLED(CONFIG_GPIO_NRF_INT_EDGE_USING_SENSE)
	/* Read LATCH, which will tell us which pin has changed its state. */
	port_latch = cfg->port->LATCH;
#endif

	while (check_pins) {
    5066:	e015      	b.n	5094 <check_level_trigger_pins+0x54>
        case 1: return NRF_P1;
    5068:	f8df e070 	ldr.w	lr, [pc, #112]	; 50dc <check_level_trigger_pins+0x9c>
    506c:	e025      	b.n	50ba <check_level_trigger_pins+0x7a>
    *p_pin = pin_number & 0x1F;
    506e:	f002 061f 	and.w	r6, r2, #31
    return pin_number >> 5;
    5072:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5074:	2a01      	cmp	r2, #1
    5076:	d02d      	beq.n	50d4 <check_level_trigger_pins+0x94>
        case 0: return NRF_P0;
    5078:	f8df e064 	ldr.w	lr, [pc, #100]	; 50e0 <check_level_trigger_pins+0xa0>
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    507c:	f106 0280 	add.w	r2, r6, #128	; 0x80
    5080:	f85e 6022 	ldr.w	r6, [lr, r2, lsl #2]
    5084:	f426 3640 	bic.w	r6, r6, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    5088:	f84e 6022 	str.w	r6, [lr, r2, lsl #2]
					*sense_levels |= bit;
				}
			}

			nrf_gpio_cfg_sense_set(abs_pin, NRF_GPIO_PIN_NOSENSE);
			check_pins &= ~bit;
    508c:	ea24 0403 	bic.w	r4, r4, r3
		}
		++pin;
    5090:	3501      	adds	r5, #1
		bit <<= 1;
    5092:	005b      	lsls	r3, r3, #1
	while (check_pins) {
    5094:	b30c      	cbz	r4, 50da <check_level_trigger_pins+0x9a>
		if (check_pins & bit) {
    5096:	4223      	tst	r3, r4
    5098:	d0fa      	beq.n	5090 <check_level_trigger_pins+0x50>
			uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    509a:	7a0e      	ldrb	r6, [r1, #8]
    509c:	f005 021f 	and.w	r2, r5, #31
    50a0:	ea42 1246 	orr.w	r2, r2, r6, lsl #5
			if (!(level_pins & bit)) {
    50a4:	423b      	tst	r3, r7
    50a6:	d1e2      	bne.n	506e <check_level_trigger_pins+0x2e>
    *p_pin = pin_number & 0x1F;
    50a8:	f002 061f 	and.w	r6, r2, #31
    return pin_number >> 5;
    50ac:	ea4f 1e52 	mov.w	lr, r2, lsr #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    50b0:	f1be 0f01 	cmp.w	lr, #1
    50b4:	d0d8      	beq.n	5068 <check_level_trigger_pins+0x28>
        case 0: return NRF_P0;
    50b6:	f8df e028 	ldr.w	lr, [pc, #40]	; 50e0 <check_level_trigger_pins+0xa0>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    50ba:	3680      	adds	r6, #128	; 0x80
    50bc:	f85e 6026 	ldr.w	r6, [lr, r6, lsl #2]
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    50c0:	f3c6 4601 	ubfx	r6, r6, #16, #2
				if (high) {
    50c4:	2e02      	cmp	r6, #2
    50c6:	d1d2      	bne.n	506e <check_level_trigger_pins+0x2e>
					*sense_levels |= bit;
    50c8:	f8dc 6000 	ldr.w	r6, [ip]
    50cc:	431e      	orrs	r6, r3
    50ce:	f8cc 6000 	str.w	r6, [ip]
    50d2:	e7cc      	b.n	506e <check_level_trigger_pins+0x2e>
        case 1: return NRF_P1;
    50d4:	f8df e004 	ldr.w	lr, [pc, #4]	; 50dc <check_level_trigger_pins+0x9c>
    50d8:	e7d0      	b.n	507c <check_level_trigger_pins+0x3c>
	 */
	cfg->port->LATCH = port_latch;
#endif

	return out;
}
    50da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    50dc:	50842800 	.word	0x50842800
    50e0:	50842500 	.word	0x50842500

000050e4 <gpiote_pin_cleanup>:
{
    50e4:	b510      	push	{r4, lr}
    p_reg->INTENCLR = mask;
}

NRF_STATIC_INLINE uint32_t nrf_gpiote_int_enable_check(NRF_GPIOTE_Type const * p_reg, uint32_t mask)
{
    return p_reg->INTENSET & mask;
    50e6:	4b14      	ldr	r3, [pc, #80]	; (5138 <gpiote_pin_cleanup+0x54>)
    50e8:	f8d3 4304 	ldr.w	r4, [r3, #772]	; 0x304
    50ec:	b2e4      	uxtb	r4, r4
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    50ee:	2300      	movs	r3, #0
    50f0:	e000      	b.n	50f4 <gpiote_pin_cleanup+0x10>
    50f2:	3301      	adds	r3, #1
    50f4:	2b07      	cmp	r3, #7
    50f6:	d81d      	bhi.n	5134 <gpiote_pin_cleanup+0x50>
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
}

NRF_STATIC_INLINE uint32_t nrf_gpiote_event_pin_get(NRF_GPIOTE_Type const * p_reg, uint32_t idx)
{
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    50f8:	f503 72a2 	add.w	r2, r3, #324	; 0x144
    50fc:	490e      	ldr	r1, [pc, #56]	; (5138 <gpiote_pin_cleanup+0x54>)
    50fe:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    5102:	f3c2 2205 	ubfx	r2, r2, #8, #6
		if ((nrf_gpiote_event_pin_get(NRF_GPIOTE, i) == abs_pin)
    5106:	4290      	cmp	r0, r2
    5108:	d1f3      	bne.n	50f2 <gpiote_pin_cleanup+0xe>
		    && (intenset & BIT(i))) {
    510a:	fa24 f203 	lsr.w	r2, r4, r3
    510e:	f012 0f01 	tst.w	r2, #1
    5112:	d0ee      	beq.n	50f2 <gpiote_pin_cleanup+0xe>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Event;
    5114:	460a      	mov	r2, r1
    5116:	f503 70a2 	add.w	r0, r3, #324	; 0x144
    511a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
    511e:	f021 0101 	bic.w	r1, r1, #1
    5122:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
			nrf_gpiote_int_disable(NRF_GPIOTE, BIT(i));
    5126:	2101      	movs	r1, #1
    5128:	4099      	lsls	r1, r3
    p_reg->INTENCLR = mask;
    512a:	f8c2 1308 	str.w	r1, [r2, #776]	; 0x308
			nrfx_gpiote_channel_free(i);
    512e:	b2d8      	uxtb	r0, r3
    5130:	f001 f8d8 	bl	62e4 <nrfx_gpiote_channel_free>
}
    5134:	bd10      	pop	{r4, pc}
    5136:	bf00      	nop
    5138:	5000d000 	.word	0x5000d000

0000513c <gpiote_channel_alloc>:
{
    513c:	b570      	push	{r4, r5, r6, lr}
    513e:	b082      	sub	sp, #8
    5140:	4604      	mov	r4, r0
    5142:	460d      	mov	r5, r1
	if (nrfx_gpiote_channel_alloc(&channel) != NRFX_SUCCESS) {
    5144:	f10d 0007 	add.w	r0, sp, #7
    5148:	f001 f8e8 	bl	631c <nrfx_gpiote_channel_alloc>
    514c:	4b1c      	ldr	r3, [pc, #112]	; (51c0 <gpiote_channel_alloc+0x84>)
    514e:	4298      	cmp	r0, r3
    5150:	d132      	bne.n	51b8 <gpiote_channel_alloc+0x7c>
	nrf_gpiote_event_t evt = offsetof(NRF_GPIOTE_Type, EVENTS_IN[channel]);
    5152:	f89d 3007 	ldrb.w	r3, [sp, #7]
    5156:	f103 0240 	add.w	r2, r3, #64	; 0x40
    515a:	0092      	lsls	r2, r2, #2
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    515c:	4e19      	ldr	r6, [pc, #100]	; (51c4 <gpiote_channel_alloc+0x88>)
    515e:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    5162:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
    5166:	f421 314f 	bic.w	r1, r1, #211968	; 0x33c00
    516a:	f421 7140 	bic.w	r1, r1, #768	; 0x300
    516e:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5172:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
    5176:	0224      	lsls	r4, r4, #8
    5178:	f404 547c 	and.w	r4, r4, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
    517c:	042d      	lsls	r5, r5, #16
    517e:	f405 3540 	and.w	r5, r5, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5182:	432c      	orrs	r4, r5
    5184:	430c      	orrs	r4, r1
    5186:	f846 4023 	str.w	r4, [r6, r3, lsl #2]
    return ((uint32_t)p_reg + event);
    518a:	f102 43a0 	add.w	r3, r2, #1342177280	; 0x50000000
    518e:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5192:	2000      	movs	r0, #0
    5194:	6018      	str	r0, [r3, #0]
    5196:	681b      	ldr	r3, [r3, #0]
	nrf_gpiote_event_enable(NRF_GPIOTE, channel);
    5198:	f89d 1007 	ldrb.w	r1, [sp, #7]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    519c:	f501 73a2 	add.w	r3, r1, #324	; 0x144
    51a0:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
    51a4:	f042 0201 	orr.w	r2, r2, #1
    51a8:	f846 2023 	str.w	r2, [r6, r3, lsl #2]
	nrf_gpiote_int_enable(NRF_GPIOTE, BIT(channel));
    51ac:	2301      	movs	r3, #1
    51ae:	408b      	lsls	r3, r1
    p_reg->INTENSET = mask;
    51b0:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304
}
    51b4:	b002      	add	sp, #8
    51b6:	bd70      	pop	{r4, r5, r6, pc}
		return -ENODEV;
    51b8:	f06f 0012 	mvn.w	r0, #18
    51bc:	e7fa      	b.n	51b4 <gpiote_channel_alloc+0x78>
    51be:	bf00      	nop
    51c0:	0bad0000 	.word	0x0bad0000
    51c4:	5000d000 	.word	0x5000d000

000051c8 <gpiote_pin_int_cfg>:
{
    51c8:	b570      	push	{r4, r5, r6, lr}
    51ca:	460d      	mov	r5, r1
	return port->data;
    51cc:	6906      	ldr	r6, [r0, #16]
	return port->config;
    51ce:	6843      	ldr	r3, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    51d0:	7a1b      	ldrb	r3, [r3, #8]
    51d2:	f001 041f 	and.w	r4, r1, #31
    51d6:	ea44 1443 	orr.w	r4, r4, r3, lsl #5
	gpiote_pin_cleanup(abs_pin);
    51da:	4620      	mov	r0, r4
    51dc:	f7ff ff82 	bl	50e4 <gpiote_pin_cleanup>
    *p_pin = pin_number & 0x1F;
    51e0:	f004 001f 	and.w	r0, r4, #31
    return pin_number >> 5;
    51e4:	0963      	lsrs	r3, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    51e6:	2b01      	cmp	r3, #1
    51e8:	d01f      	beq.n	522a <gpiote_pin_int_cfg+0x62>
        case 0: return NRF_P0;
    51ea:	4a1f      	ldr	r2, [pc, #124]	; (5268 <gpiote_pin_int_cfg+0xa0>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    51ec:	f100 0180 	add.w	r1, r0, #128	; 0x80
    51f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    51f4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    51f8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	if (data->pin_int_en & BIT(pin)) {
    51fc:	68f3      	ldr	r3, [r6, #12]
    51fe:	40eb      	lsrs	r3, r5
    5200:	f013 0f01 	tst.w	r3, #1
    5204:	d02e      	beq.n	5264 <gpiote_pin_int_cfg+0x9c>
		if (data->trig_edge & BIT(pin)) {
    5206:	6973      	ldr	r3, [r6, #20]
    5208:	40eb      	lsrs	r3, r5
    520a:	f013 0f01 	tst.w	r3, #1
    520e:	d015      	beq.n	523c <gpiote_pin_int_cfg+0x74>
				if (data->double_edge & BIT(pin)) {
    5210:	69b3      	ldr	r3, [r6, #24]
    5212:	40eb      	lsrs	r3, r5
    5214:	f013 0f01 	tst.w	r3, #1
    5218:	d109      	bne.n	522e <gpiote_pin_int_cfg+0x66>
				} else if ((data->int_active_level & BIT(pin)) != 0U) {
    521a:	6931      	ldr	r1, [r6, #16]
    521c:	fa21 f505 	lsr.w	r5, r1, r5
    5220:	f015 0f01 	tst.w	r5, #1
    5224:	d008      	beq.n	5238 <gpiote_pin_int_cfg+0x70>
					pol = NRF_GPIOTE_POLARITY_LOTOHI;
    5226:	2101      	movs	r1, #1
    5228:	e002      	b.n	5230 <gpiote_pin_int_cfg+0x68>
        case 1: return NRF_P1;
    522a:	4a10      	ldr	r2, [pc, #64]	; (526c <gpiote_pin_int_cfg+0xa4>)
    522c:	e7de      	b.n	51ec <gpiote_pin_int_cfg+0x24>
					pol = NRF_GPIOTE_POLARITY_TOGGLE;
    522e:	2103      	movs	r1, #3
				res = gpiote_channel_alloc(abs_pin, pol);
    5230:	4620      	mov	r0, r4
    5232:	f7ff ff83 	bl	513c <gpiote_channel_alloc>
    5236:	e016      	b.n	5266 <gpiote_pin_int_cfg+0x9e>
					pol = NRF_GPIOTE_POLARITY_HITOLO;
    5238:	2102      	movs	r1, #2
    523a:	e7f9      	b.n	5230 <gpiote_pin_int_cfg+0x68>
	if ((BIT(pin) & data->int_active_level) != 0U) {
    523c:	6931      	ldr	r1, [r6, #16]
    523e:	fa21 f505 	lsr.w	r5, r1, r5
    5242:	f015 0f01 	tst.w	r5, #1
    5246:	d10b      	bne.n	5260 <gpiote_pin_int_cfg+0x98>
	return NRF_GPIO_PIN_SENSE_LOW;
    5248:	2103      	movs	r1, #3
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    524a:	3080      	adds	r0, #128	; 0x80
    524c:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
    5250:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    5254:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    5258:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
	int res = 0;
    525c:	2000      	movs	r0, #0
}
    525e:	e002      	b.n	5266 <gpiote_pin_int_cfg+0x9e>
		return NRF_GPIO_PIN_SENSE_HIGH;
    5260:	2102      	movs	r1, #2
    5262:	e7f2      	b.n	524a <gpiote_pin_int_cfg+0x82>
	int res = 0;
    5264:	2000      	movs	r0, #0
}
    5266:	bd70      	pop	{r4, r5, r6, pc}
    5268:	50842500 	.word	0x50842500
    526c:	50842800 	.word	0x50842800

00005270 <gpio_nrfx_pin_interrupt_configure>:
{
    5270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return port->data;
    5272:	6904      	ldr	r4, [r0, #16]
	return port->config;
    5274:	6845      	ldr	r5, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    5276:	7a2e      	ldrb	r6, [r5, #8]
    5278:	f001 051f 	and.w	r5, r1, #31
    527c:	ea45 1546 	orr.w	r5, r5, r6, lsl #5
	if (!IS_ENABLED(CONFIG_GPIO_NRF_INT_EDGE_USING_SENSE) &&
    5280:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    5284:	d025      	beq.n	52d2 <gpio_nrfx_pin_interrupt_configure+0x62>
	WRITE_BIT(data->pin_int_en, pin, mode != GPIO_INT_MODE_DISABLED);
    5286:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
    528a:	d034      	beq.n	52f6 <gpio_nrfx_pin_interrupt_configure+0x86>
    528c:	68e5      	ldr	r5, [r4, #12]
    528e:	2601      	movs	r6, #1
    5290:	408e      	lsls	r6, r1
    5292:	4335      	orrs	r5, r6
    5294:	60e5      	str	r5, [r4, #12]
	WRITE_BIT(data->trig_edge, pin, mode == GPIO_INT_MODE_EDGE);
    5296:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    529a:	d032      	beq.n	5302 <gpio_nrfx_pin_interrupt_configure+0x92>
    529c:	6962      	ldr	r2, [r4, #20]
    529e:	2501      	movs	r5, #1
    52a0:	408d      	lsls	r5, r1
    52a2:	ea22 0205 	bic.w	r2, r2, r5
    52a6:	6162      	str	r2, [r4, #20]
	WRITE_BIT(data->double_edge, pin, trig == GPIO_INT_TRIG_BOTH);
    52a8:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    52ac:	d02e      	beq.n	530c <gpio_nrfx_pin_interrupt_configure+0x9c>
    52ae:	69a2      	ldr	r2, [r4, #24]
    52b0:	2501      	movs	r5, #1
    52b2:	408d      	lsls	r5, r1
    52b4:	ea22 0205 	bic.w	r2, r2, r5
    52b8:	61a2      	str	r2, [r4, #24]
	WRITE_BIT(data->int_active_level, pin, trig == GPIO_INT_TRIG_HIGH);
    52ba:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
    52be:	d02a      	beq.n	5316 <gpio_nrfx_pin_interrupt_configure+0xa6>
    52c0:	6923      	ldr	r3, [r4, #16]
    52c2:	2201      	movs	r2, #1
    52c4:	408a      	lsls	r2, r1
    52c6:	ea23 0302 	bic.w	r3, r3, r2
    52ca:	6123      	str	r3, [r4, #16]
	return gpiote_pin_int_cfg(port, pin);
    52cc:	f7ff ff7c 	bl	51c8 <gpiote_pin_int_cfg>
}
    52d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    *p_pin = pin_number & 0x1F;
    52d2:	f005 061f 	and.w	r6, r5, #31
    return pin_number >> 5;
    52d6:	096d      	lsrs	r5, r5, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    52d8:	2d01      	cmp	r5, #1
    52da:	d00a      	beq.n	52f2 <gpio_nrfx_pin_interrupt_configure+0x82>
        case 0: return NRF_P0;
    52dc:	4f10      	ldr	r7, [pc, #64]	; (5320 <gpio_nrfx_pin_interrupt_configure+0xb0>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    52de:	f106 0580 	add.w	r5, r6, #128	; 0x80
    52e2:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    52e6:	f015 0f01 	tst.w	r5, #1
    52ea:	d0cc      	beq.n	5286 <gpio_nrfx_pin_interrupt_configure+0x16>
		return -ENOTSUP;
    52ec:	f06f 0085 	mvn.w	r0, #133	; 0x85
    52f0:	e7ee      	b.n	52d0 <gpio_nrfx_pin_interrupt_configure+0x60>
        case 1: return NRF_P1;
    52f2:	4f0c      	ldr	r7, [pc, #48]	; (5324 <gpio_nrfx_pin_interrupt_configure+0xb4>)
    52f4:	e7f3      	b.n	52de <gpio_nrfx_pin_interrupt_configure+0x6e>
	WRITE_BIT(data->pin_int_en, pin, mode != GPIO_INT_MODE_DISABLED);
    52f6:	68e5      	ldr	r5, [r4, #12]
    52f8:	2601      	movs	r6, #1
    52fa:	408e      	lsls	r6, r1
    52fc:	ea25 0506 	bic.w	r5, r5, r6
    5300:	e7c8      	b.n	5294 <gpio_nrfx_pin_interrupt_configure+0x24>
	WRITE_BIT(data->trig_edge, pin, mode == GPIO_INT_MODE_EDGE);
    5302:	6962      	ldr	r2, [r4, #20]
    5304:	2501      	movs	r5, #1
    5306:	408d      	lsls	r5, r1
    5308:	432a      	orrs	r2, r5
    530a:	e7cc      	b.n	52a6 <gpio_nrfx_pin_interrupt_configure+0x36>
	WRITE_BIT(data->double_edge, pin, trig == GPIO_INT_TRIG_BOTH);
    530c:	69a2      	ldr	r2, [r4, #24]
    530e:	2501      	movs	r5, #1
    5310:	408d      	lsls	r5, r1
    5312:	432a      	orrs	r2, r5
    5314:	e7d0      	b.n	52b8 <gpio_nrfx_pin_interrupt_configure+0x48>
	WRITE_BIT(data->int_active_level, pin, trig == GPIO_INT_TRIG_HIGH);
    5316:	6923      	ldr	r3, [r4, #16]
    5318:	2201      	movs	r2, #1
    531a:	408a      	lsls	r2, r1
    531c:	4313      	orrs	r3, r2
    531e:	e7d4      	b.n	52ca <gpio_nrfx_pin_interrupt_configure+0x5a>
    5320:	50842500 	.word	0x50842500
    5324:	50842800 	.word	0x50842800

00005328 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    5328:	b508      	push	{r3, lr}
	static bool gpio_initialized;

	if (!gpio_initialized) {
    532a:	4b0b      	ldr	r3, [pc, #44]	; (5358 <gpio_nrfx_init+0x30>)
    532c:	781b      	ldrb	r3, [r3, #0]
    532e:	b10b      	cbz	r3, 5334 <gpio_nrfx_init+0xc>
		irq_enable(DT_IRQN(GPIOTE_NODE));
		nrf_gpiote_int_enable(NRF_GPIOTE, NRF_GPIOTE_INT_PORT_MASK);
	}

	return 0;
}
    5330:	2000      	movs	r0, #0
    5332:	bd08      	pop	{r3, pc}
		gpio_initialized = true;
    5334:	4b08      	ldr	r3, [pc, #32]	; (5358 <gpio_nrfx_init+0x30>)
    5336:	2201      	movs	r2, #1
    5338:	701a      	strb	r2, [r3, #0]
		IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    533a:	2200      	movs	r2, #0
    533c:	2105      	movs	r1, #5
    533e:	200d      	movs	r0, #13
    5340:	f7fe ff54 	bl	41ec <z_arm_irq_priority_set>
		irq_enable(DT_IRQN(GPIOTE_NODE));
    5344:	200d      	movs	r0, #13
    5346:	f7fe ff33 	bl	41b0 <arch_irq_enable>
    534a:	4b04      	ldr	r3, [pc, #16]	; (535c <gpio_nrfx_init+0x34>)
    534c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    5350:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    5354:	e7ec      	b.n	5330 <gpio_nrfx_init+0x8>
    5356:	bf00      	nop
    5358:	20007472 	.word	0x20007472
    535c:	5000d000 	.word	0x5000d000

00005360 <gpiote_event_handler>:
{
    5360:	b570      	push	{r4, r5, r6, lr}
    5362:	b084      	sub	sp, #16
	uint32_t fired_triggers[GPIO_COUNT] = {0};
    5364:	2300      	movs	r3, #0
    5366:	9302      	str	r3, [sp, #8]
    5368:	9303      	str	r3, [sp, #12]
	uint32_t sense_levels[GPIO_COUNT] = {0};
    536a:	9300      	str	r3, [sp, #0]
    536c:	9301      	str	r3, [sp, #4]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    536e:	4b46      	ldr	r3, [pc, #280]	; (5488 <gpiote_event_handler+0x128>)
    5370:	681c      	ldr	r4, [r3, #0]
	if (port_event) {
    5372:	b90c      	cbnz	r4, 5378 <gpiote_event_handler+0x18>
{
    5374:	2100      	movs	r1, #0
    5376:	e011      	b.n	539c <gpiote_event_handler+0x3c>
			check_level_trigger_pins(DEVICE_DT_GET(GPIO(0)),
    5378:	4d44      	ldr	r5, [pc, #272]	; (548c <gpiote_event_handler+0x12c>)
    537a:	4669      	mov	r1, sp
    537c:	4628      	mov	r0, r5
    537e:	f7ff fe5f 	bl	5040 <check_level_trigger_pins>
		fired_triggers[0] =
    5382:	9002      	str	r0, [sp, #8]
			check_level_trigger_pins(DEVICE_DT_GET(GPIO(1)),
    5384:	a901      	add	r1, sp, #4
    5386:	f105 0018 	add.w	r0, r5, #24
    538a:	f7ff fe59 	bl	5040 <check_level_trigger_pins>
		fired_triggers[1] =
    538e:	9003      	str	r0, [sp, #12]
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5390:	4b3d      	ldr	r3, [pc, #244]	; (5488 <gpiote_event_handler+0x128>)
    5392:	2200      	movs	r2, #0
    5394:	601a      	str	r2, [r3, #0]
    5396:	681b      	ldr	r3, [r3, #0]
}
    5398:	e7ec      	b.n	5374 <gpiote_event_handler+0x14>
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    539a:	3101      	adds	r1, #1
    539c:	2907      	cmp	r1, #7
    539e:	d82d      	bhi.n	53fc <gpiote_event_handler+0x9c>
		nrf_gpiote_event_t evt =
    53a0:	f101 0340 	add.w	r3, r1, #64	; 0x40
    53a4:	009b      	lsls	r3, r3, #2
    53a6:	b29a      	uxth	r2, r3
		if (nrf_gpiote_int_enable_check(NRF_GPIOTE, BIT(i)) &&
    53a8:	2301      	movs	r3, #1
    53aa:	408b      	lsls	r3, r1
    return p_reg->INTENSET & mask;
    53ac:	4838      	ldr	r0, [pc, #224]	; (5490 <gpiote_event_handler+0x130>)
    53ae:	f8d0 0304 	ldr.w	r0, [r0, #772]	; 0x304
    53b2:	4203      	tst	r3, r0
    53b4:	d0f1      	beq.n	539a <gpiote_event_handler+0x3a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    53b6:	f102 43a0 	add.w	r3, r2, #1342177280	; 0x50000000
    53ba:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    53be:	681b      	ldr	r3, [r3, #0]
    53c0:	2b00      	cmp	r3, #0
    53c2:	d0ea      	beq.n	539a <gpiote_event_handler+0x3a>
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    53c4:	f501 73a2 	add.w	r3, r1, #324	; 0x144
    53c8:	4831      	ldr	r0, [pc, #196]	; (5490 <gpiote_event_handler+0x130>)
    53ca:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
			fired_triggers[abs_pin / 32U] |= BIT(abs_pin % 32);
    53ce:	f3c0 3340 	ubfx	r3, r0, #13, #1
    53d2:	f3c0 2004 	ubfx	r0, r0, #8, #5
    53d6:	2501      	movs	r5, #1
    53d8:	fa05 f000 	lsl.w	r0, r5, r0
    53dc:	ad04      	add	r5, sp, #16
    53de:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    53e2:	f853 5c08 	ldr.w	r5, [r3, #-8]
    53e6:	4305      	orrs	r5, r0
    53e8:	f843 5c08 	str.w	r5, [r3, #-8]
    return ((uint32_t)p_reg + event);
    53ec:	f102 43a0 	add.w	r3, r2, #1342177280	; 0x50000000
    53f0:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    53f4:	2200      	movs	r2, #0
    53f6:	601a      	str	r2, [r3, #0]
    53f8:	681b      	ldr	r3, [r3, #0]
}
    53fa:	e7ce      	b.n	539a <gpiote_event_handler+0x3a>
	if (fired_triggers[0]) {
    53fc:	9e02      	ldr	r6, [sp, #8]
    53fe:	b92e      	cbnz	r6, 540c <gpiote_event_handler+0xac>
	if (fired_triggers[1]) {
    5400:	9e03      	ldr	r6, [sp, #12]
    5402:	b9ee      	cbnz	r6, 5440 <gpiote_event_handler+0xe0>
	if (port_event) {
    5404:	2c00      	cmp	r4, #0
    5406:	d135      	bne.n	5474 <gpiote_event_handler+0x114>
}
    5408:	b004      	add	sp, #16
    540a:	bd70      	pop	{r4, r5, r6, pc}
	return list->head;
    540c:	4b21      	ldr	r3, [pc, #132]	; (5494 <gpiote_event_handler+0x134>)
    540e:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    5410:	b119      	cbz	r1, 541a <gpiote_event_handler+0xba>
    5412:	460d      	mov	r5, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    5414:	b149      	cbz	r1, 542a <gpiote_event_handler+0xca>
	return node->next;
    5416:	680d      	ldr	r5, [r1, #0]
    5418:	e007      	b.n	542a <gpiote_event_handler+0xca>
    541a:	460d      	mov	r5, r1
    541c:	e005      	b.n	542a <gpiote_event_handler+0xca>
    541e:	b16d      	cbz	r5, 543c <gpiote_event_handler+0xdc>
    5420:	462b      	mov	r3, r5
Z_GENLIST_PEEK_NEXT(slist, snode)
    5422:	b105      	cbz	r5, 5426 <gpiote_event_handler+0xc6>
	return node->next;
    5424:	682b      	ldr	r3, [r5, #0]
    5426:	4629      	mov	r1, r5
    5428:	461d      	mov	r5, r3
    542a:	2900      	cmp	r1, #0
    542c:	d0e8      	beq.n	5400 <gpiote_event_handler+0xa0>
		if (cb->pin_mask & pins) {
    542e:	688a      	ldr	r2, [r1, #8]
    5430:	4032      	ands	r2, r6
    5432:	d0f4      	beq.n	541e <gpiote_event_handler+0xbe>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    5434:	684b      	ldr	r3, [r1, #4]
    5436:	4815      	ldr	r0, [pc, #84]	; (548c <gpiote_event_handler+0x12c>)
    5438:	4798      	blx	r3
    543a:	e7f0      	b.n	541e <gpiote_event_handler+0xbe>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    543c:	462b      	mov	r3, r5
    543e:	e7f2      	b.n	5426 <gpiote_event_handler+0xc6>
	return list->head;
    5440:	4b15      	ldr	r3, [pc, #84]	; (5498 <gpiote_event_handler+0x138>)
    5442:	6859      	ldr	r1, [r3, #4]
    5444:	b119      	cbz	r1, 544e <gpiote_event_handler+0xee>
    5446:	460d      	mov	r5, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    5448:	b149      	cbz	r1, 545e <gpiote_event_handler+0xfe>
	return node->next;
    544a:	680d      	ldr	r5, [r1, #0]
    544c:	e007      	b.n	545e <gpiote_event_handler+0xfe>
    544e:	460d      	mov	r5, r1
    5450:	e005      	b.n	545e <gpiote_event_handler+0xfe>
    5452:	b16d      	cbz	r5, 5470 <gpiote_event_handler+0x110>
    5454:	462b      	mov	r3, r5
Z_GENLIST_PEEK_NEXT(slist, snode)
    5456:	b105      	cbz	r5, 545a <gpiote_event_handler+0xfa>
	return node->next;
    5458:	682b      	ldr	r3, [r5, #0]
    545a:	4629      	mov	r1, r5
    545c:	461d      	mov	r5, r3
    545e:	2900      	cmp	r1, #0
    5460:	d0d0      	beq.n	5404 <gpiote_event_handler+0xa4>
		if (cb->pin_mask & pins) {
    5462:	688a      	ldr	r2, [r1, #8]
    5464:	4032      	ands	r2, r6
    5466:	d0f4      	beq.n	5452 <gpiote_event_handler+0xf2>
			cb->handler(port, cb, cb->pin_mask & pins);
    5468:	684b      	ldr	r3, [r1, #4]
    546a:	480c      	ldr	r0, [pc, #48]	; (549c <gpiote_event_handler+0x13c>)
    546c:	4798      	blx	r3
    546e:	e7f0      	b.n	5452 <gpiote_event_handler+0xf2>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    5470:	462b      	mov	r3, r5
    5472:	e7f2      	b.n	545a <gpiote_event_handler+0xfa>
		cfg_level_pins(DEVICE_DT_GET(GPIO(0)));
    5474:	4c05      	ldr	r4, [pc, #20]	; (548c <gpiote_event_handler+0x12c>)
    5476:	4620      	mov	r0, r4
    5478:	f7ff fda8 	bl	4fcc <cfg_level_pins>
		cfg_level_pins(DEVICE_DT_GET(GPIO(1)));
    547c:	f104 0018 	add.w	r0, r4, #24
    5480:	f7ff fda4 	bl	4fcc <cfg_level_pins>
}
    5484:	e7c0      	b.n	5408 <gpiote_event_handler+0xa8>
    5486:	bf00      	nop
    5488:	5000d17c 	.word	0x5000d17c
    548c:	00016d70 	.word	0x00016d70
    5490:	5000d000 	.word	0x5000d000
    5494:	20007334 	.word	0x20007334
    5498:	20007350 	.word	0x20007350
    549c:	00016d88 	.word	0x00016d88

000054a0 <baudrate_set>:
	return dev->data;
}

static inline const struct uarte_nrfx_config *get_dev_config(const struct device *dev)
{
	return dev->config;
    54a0:	6843      	ldr	r3, [r0, #4]

static inline NRF_UARTE_Type *get_uarte_instance(const struct device *dev)
{
	const struct uarte_nrfx_config *config = get_dev_config(dev);

	return config->uarte_regs;
    54a2:	681a      	ldr	r2, [r3, #0]
static int baudrate_set(const struct device *dev, uint32_t baudrate)
{
	nrf_uarte_baudrate_t nrf_baudrate; /* calculated baudrate divisor */
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	switch (baudrate) {
    54a4:	f5b1 4f16 	cmp.w	r1, #38400	; 0x9600
    54a8:	d06f      	beq.n	558a <baudrate_set+0xea>
    54aa:	d83a      	bhi.n	5522 <baudrate_set+0x82>
    54ac:	f5b1 5f16 	cmp.w	r1, #9600	; 0x2580
    54b0:	d06e      	beq.n	5590 <baudrate_set+0xf0>
    54b2:	d90a      	bls.n	54ca <baudrate_set+0x2a>
    54b4:	f5b1 4fe1 	cmp.w	r1, #28800	; 0x7080
    54b8:	d075      	beq.n	55a6 <baudrate_set+0x106>
    54ba:	d924      	bls.n	5506 <baudrate_set+0x66>
    54bc:	f647 2312 	movw	r3, #31250	; 0x7a12
    54c0:	4299      	cmp	r1, r3
    54c2:	d12b      	bne.n	551c <baudrate_set+0x7c>
		break;
	case 28800:
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
		break;
	case 31250:
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    54c4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    54c8:	e013      	b.n	54f2 <baudrate_set+0x52>
	switch (baudrate) {
    54ca:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
    54ce:	d061      	beq.n	5594 <baudrate_set+0xf4>
    54d0:	d907      	bls.n	54e2 <baudrate_set+0x42>
    54d2:	f5b1 6f16 	cmp.w	r1, #2400	; 0x960
    54d6:	d063      	beq.n	55a0 <baudrate_set+0x100>
    54d8:	f5b1 5f96 	cmp.w	r1, #4800	; 0x12c0
    54dc:	d110      	bne.n	5500 <baudrate_set+0x60>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    54de:	4b3c      	ldr	r3, [pc, #240]	; (55d0 <baudrate_set+0x130>)
    54e0:	e007      	b.n	54f2 <baudrate_set+0x52>
	switch (baudrate) {
    54e2:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
    54e6:	d058      	beq.n	559a <baudrate_set+0xfa>
    54e8:	f5b1 7f16 	cmp.w	r1, #600	; 0x258
    54ec:	d105      	bne.n	54fa <baudrate_set+0x5a>
		nrf_baudrate = 0x00027000;
    54ee:	f44f 331c 	mov.w	r3, #159744	; 0x27000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    54f2:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
		return -EINVAL;
	}

	nrf_uarte_baudrate_set(uarte, nrf_baudrate);

	return 0;
    54f6:	2000      	movs	r0, #0
    54f8:	4770      	bx	lr
	switch (baudrate) {
    54fa:	f06f 0015 	mvn.w	r0, #21
    54fe:	4770      	bx	lr
    5500:	f06f 0015 	mvn.w	r0, #21
    5504:	4770      	bx	lr
    5506:	f5b1 5f61 	cmp.w	r1, #14400	; 0x3840
    550a:	d04e      	beq.n	55aa <baudrate_set+0x10a>
    550c:	f5b1 4f96 	cmp.w	r1, #19200	; 0x4b00
    5510:	d101      	bne.n	5516 <baudrate_set+0x76>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    5512:	4b30      	ldr	r3, [pc, #192]	; (55d4 <baudrate_set+0x134>)
    5514:	e7ed      	b.n	54f2 <baudrate_set+0x52>
	switch (baudrate) {
    5516:	f06f 0015 	mvn.w	r0, #21
    551a:	4770      	bx	lr
    551c:	f06f 0015 	mvn.w	r0, #21
    5520:	4770      	bx	lr
    5522:	f5b1 3f61 	cmp.w	r1, #230400	; 0x38400
    5526:	d042      	beq.n	55ae <baudrate_set+0x10e>
    5528:	d909      	bls.n	553e <baudrate_set+0x9e>
    552a:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
    552e:	d046      	beq.n	55be <baudrate_set+0x11e>
    5530:	d91f      	bls.n	5572 <baudrate_set+0xd2>
    5532:	4b29      	ldr	r3, [pc, #164]	; (55d8 <baudrate_set+0x138>)
    5534:	4299      	cmp	r1, r3
    5536:	d148      	bne.n	55ca <baudrate_set+0x12a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    5538:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    553c:	e7d9      	b.n	54f2 <baudrate_set+0x52>
	switch (baudrate) {
    553e:	f5b1 3f96 	cmp.w	r1, #76800	; 0x12c00
    5542:	d037      	beq.n	55b4 <baudrate_set+0x114>
    5544:	d905      	bls.n	5552 <baudrate_set+0xb2>
    5546:	f5b1 3fe1 	cmp.w	r1, #115200	; 0x1c200
    554a:	d10f      	bne.n	556c <baudrate_set+0xcc>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    554c:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    5550:	e7cf      	b.n	54f2 <baudrate_set+0x52>
	switch (baudrate) {
    5552:	f64d 23c0 	movw	r3, #56000	; 0xdac0
    5556:	4299      	cmp	r1, r3
    5558:	d02e      	beq.n	55b8 <baudrate_set+0x118>
    555a:	f5b1 4f61 	cmp.w	r1, #57600	; 0xe100
    555e:	d102      	bne.n	5566 <baudrate_set+0xc6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    5560:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    5564:	e7c5      	b.n	54f2 <baudrate_set+0x52>
	switch (baudrate) {
    5566:	f06f 0015 	mvn.w	r0, #21
    556a:	4770      	bx	lr
    556c:	f06f 0015 	mvn.w	r0, #21
    5570:	4770      	bx	lr
    5572:	4b1a      	ldr	r3, [pc, #104]	; (55dc <baudrate_set+0x13c>)
    5574:	4299      	cmp	r1, r3
    5576:	d025      	beq.n	55c4 <baudrate_set+0x124>
    5578:	f5b1 2fe1 	cmp.w	r1, #460800	; 0x70800
    557c:	d102      	bne.n	5584 <baudrate_set+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    557e:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    5582:	e7b6      	b.n	54f2 <baudrate_set+0x52>
	switch (baudrate) {
    5584:	f06f 0015 	mvn.w	r0, #21
    5588:	4770      	bx	lr
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    558a:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    558e:	e7b0      	b.n	54f2 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    5590:	4b13      	ldr	r3, [pc, #76]	; (55e0 <baudrate_set+0x140>)
    5592:	e7ae      	b.n	54f2 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    5594:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    5598:	e7ab      	b.n	54f2 <baudrate_set+0x52>
	switch (baudrate) {
    559a:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    559e:	e7a8      	b.n	54f2 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    55a0:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    55a4:	e7a5      	b.n	54f2 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    55a6:	4b0f      	ldr	r3, [pc, #60]	; (55e4 <baudrate_set+0x144>)
    55a8:	e7a3      	b.n	54f2 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    55aa:	4b0f      	ldr	r3, [pc, #60]	; (55e8 <baudrate_set+0x148>)
    55ac:	e7a1      	b.n	54f2 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    55ae:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    55b2:	e79e      	b.n	54f2 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    55b4:	4b0d      	ldr	r3, [pc, #52]	; (55ec <baudrate_set+0x14c>)
    55b6:	e79c      	b.n	54f2 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    55b8:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    55bc:	e799      	b.n	54f2 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    55be:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    55c2:	e796      	b.n	54f2 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    55c4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    55c8:	e793      	b.n	54f2 <baudrate_set+0x52>
	switch (baudrate) {
    55ca:	f06f 0015 	mvn.w	r0, #21
}
    55ce:	4770      	bx	lr
    55d0:	0013b000 	.word	0x0013b000
    55d4:	004ea000 	.word	0x004ea000
    55d8:	000f4240 	.word	0x000f4240
    55dc:	0003d090 	.word	0x0003d090
    55e0:	00275000 	.word	0x00275000
    55e4:	0075c000 	.word	0x0075c000
    55e8:	003af000 	.word	0x003af000
    55ec:	013a9000 	.word	0x013a9000

000055f0 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    55f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    55f4:	4605      	mov	r5, r0
    55f6:	460f      	mov	r7, r1
	return dev->data;
    55f8:	f8d0 8010 	ldr.w	r8, [r0, #16]
	struct uarte_nrfx_data *data = get_dev_data(dev);
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    55fc:	f010 fb72 	bl	15ce4 <k_is_in_isr>
    5600:	b920      	cbnz	r0, 560c <uarte_nrfx_poll_out+0x1c>
	return !z_sys_post_kernel;
    5602:	4b16      	ldr	r3, [pc, #88]	; (565c <uarte_nrfx_poll_out+0x6c>)
    5604:	781b      	ldrb	r3, [r3, #0]
    5606:	b1ab      	cbz	r3, 5634 <uarte_nrfx_poll_out+0x44>
    5608:	2300      	movs	r3, #0
    560a:	e000      	b.n	560e <uarte_nrfx_poll_out+0x1e>
    560c:	2301      	movs	r3, #1
	int key;

	if (isr_mode) {
    560e:	b19b      	cbz	r3, 5638 <uarte_nrfx_poll_out+0x48>
	__asm__ volatile(
    5610:	f04f 0320 	mov.w	r3, #32
    5614:	f3ef 8411 	mrs	r4, BASEPRI
    5618:	f383 8812 	msr	BASEPRI_MAX, r3
    561c:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
    5620:	4626      	mov	r6, r4
			if (is_tx_ready(dev)) {
    5622:	4628      	mov	r0, r5
    5624:	f00d fb3a 	bl	12c9c <is_tx_ready>
    5628:	b950      	cbnz	r0, 5640 <uarte_nrfx_poll_out+0x50>
	__asm__ volatile(
    562a:	f384 8811 	msr	BASEPRI, r4
    562e:	f3bf 8f6f 	isb	sy
}
    5632:	e7ed      	b.n	5610 <uarte_nrfx_poll_out+0x20>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    5634:	2301      	movs	r3, #1
    5636:	e7ea      	b.n	560e <uarte_nrfx_poll_out+0x1e>
			}

			irq_unlock(key);
		}
	} else {
		key = wait_tx_ready(dev);
    5638:	4628      	mov	r0, r5
    563a:	f00d fc4c 	bl	12ed6 <wait_tx_ready>
    563e:	4606      	mov	r6, r0
	}

	data->char_out = c;
    5640:	4641      	mov	r1, r8
    5642:	f801 7f14 	strb.w	r7, [r1, #20]!
	tx_start(dev, &data->char_out, 1);
    5646:	2201      	movs	r2, #1
    5648:	4628      	mov	r0, r5
    564a:	f00d fb41 	bl	12cd0 <tx_start>
	__asm__ volatile(
    564e:	f386 8811 	msr	BASEPRI, r6
    5652:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    5656:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    565a:	bf00      	nop
    565c:	20007473 	.word	0x20007473

00005660 <endtx_stoptx_ppi_init>:
#endif /* UARTE_INTERRUPT_DRIVEN */
};

static int endtx_stoptx_ppi_init(NRF_UARTE_Type *uarte,
				 struct uarte_nrfx_data *data)
{
    5660:	b538      	push	{r3, r4, r5, lr}
    5662:	4605      	mov	r5, r0
    5664:	460c      	mov	r4, r1
	nrfx_err_t ret;

	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    5666:	f101 0016 	add.w	r0, r1, #22
    566a:	f000 fded 	bl	6248 <nrfx_dppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    566e:	4b0a      	ldr	r3, [pc, #40]	; (5698 <endtx_stoptx_ppi_init+0x38>)
    5670:	4298      	cmp	r0, r3
    5672:	d10e      	bne.n	5692 <endtx_stoptx_ppi_init+0x32>
		LOG_ERR("Failed to allocate PPI Channel");
		return -EIO;
	}

	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    5674:	7da3      	ldrb	r3, [r4, #22]
}

__STATIC_INLINE void nrfx_gppi_event_endpoint_setup(uint8_t channel, uint32_t eep)
{
    NRFX_ASSERT(eep);
    *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    5676:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    567a:	f8c5 31a0 	str.w	r3, [r5, #416]	; 0x1a0
}

__STATIC_INLINE void nrfx_gppi_task_endpoint_setup(uint8_t channel, uint32_t tep)
{
    NRFX_ASSERT(tep);
    *((volatile uint32_t *)(tep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    567e:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
		nrf_uarte_event_address_get(uarte, NRF_UARTE_EVENT_ENDTX),
		nrf_uarte_task_address_get(uarte, NRF_UARTE_TASK_STOPTX));
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    5682:	7da2      	ldrb	r2, [r4, #22]
    5684:	2301      	movs	r3, #1
    5686:	4093      	lsls	r3, r2
    p_reg->CHENCLR = 0xFFFFFFFFuL;
}

NRF_STATIC_INLINE void nrf_dppi_channels_enable(NRF_DPPIC_Type * p_reg, uint32_t mask)
{
    p_reg->CHENSET = mask;
    5688:	4a04      	ldr	r2, [pc, #16]	; (569c <endtx_stoptx_ppi_init+0x3c>)
    568a:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504

	return 0;
    568e:	2000      	movs	r0, #0
}
    5690:	bd38      	pop	{r3, r4, r5, pc}
		return -EIO;
    5692:	f06f 0004 	mvn.w	r0, #4
    5696:	e7fb      	b.n	5690 <endtx_stoptx_ppi_init+0x30>
    5698:	0bad0000 	.word	0x0bad0000
    569c:	50017000 	.word	0x50017000

000056a0 <uarte_instance_init>:

static int uarte_instance_init(const struct device *dev,
			       uint8_t interrupts_active)
{
    56a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return dev->config;
    56a2:	6844      	ldr	r4, [r0, #4]
	return config->uarte_regs;
    56a4:	6825      	ldr	r5, [r4, #0]
	return dev->data;
    56a6:	6906      	ldr	r6, [r0, #16]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    56a8:	2300      	movs	r3, #0
    56aa:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
	struct uarte_nrfx_data *data = get_dev_data(dev);
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    56ae:	6030      	str	r0, [r6, #0]

	nrf_gpio_pin_write(cfg->pseltxd, 1);
    56b0:	68a3      	ldr	r3, [r4, #8]
    *p_pin = pin_number & 0x1F;
    56b2:	f003 011f 	and.w	r1, r3, #31
    return pin_number >> 5;
    56b6:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    56b8:	2b01      	cmp	r3, #1
    56ba:	f000 80a0 	beq.w	57fe <uarte_instance_init+0x15e>
        case 0: return NRF_P0;
    56be:	4a5a      	ldr	r2, [pc, #360]	; (5828 <uarte_instance_init+0x188>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    56c0:	2301      	movs	r3, #1
    56c2:	408b      	lsls	r3, r1
    p_reg->OUTSET = set_mask;
    56c4:	6093      	str	r3, [r2, #8]
	nrf_gpio_cfg_output(cfg->pseltxd);
    56c6:	68a3      	ldr	r3, [r4, #8]
    *p_pin = pin_number & 0x1F;
    56c8:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    56cc:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    56ce:	2b01      	cmp	r3, #1
    56d0:	f000 8097 	beq.w	5802 <uarte_instance_init+0x162>
        case 0: return NRF_P0;
    56d4:	4954      	ldr	r1, [pc, #336]	; (5828 <uarte_instance_init+0x188>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    56d6:	3280      	adds	r2, #128	; 0x80
    56d8:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    56dc:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    56e0:	f043 0303 	orr.w	r3, r3, #3
    reg->PIN_CNF[pin_number] = cnf;
    56e4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

	if (cfg->pselrxd !=  NRF_UARTE_PSEL_DISCONNECTED) {
    56e8:	68e3      	ldr	r3, [r4, #12]
    56ea:	f1b3 3fff 	cmp.w	r3, #4294967295
    56ee:	d010      	beq.n	5712 <uarte_instance_init+0x72>
		nrf_gpio_cfg_input(cfg->pselrxd, cfg->rxd_pull);
    56f0:	7e27      	ldrb	r7, [r4, #24]
    *p_pin = pin_number & 0x1F;
    56f2:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    56f6:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    56f8:	2b01      	cmp	r3, #1
    56fa:	f000 8084 	beq.w	5806 <uarte_instance_init+0x166>
        case 0: return NRF_P0;
    56fe:	494a      	ldr	r1, [pc, #296]	; (5828 <uarte_instance_init+0x188>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    5700:	3280      	adds	r2, #128	; 0x80
    5702:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    5706:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    570a:	ea43 0387 	orr.w	r3, r3, r7, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    570e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	}

	nrf_uarte_txrx_pins_set(uarte, cfg->pseltxd, cfg->pselrxd);
    5712:	68a2      	ldr	r2, [r4, #8]
    5714:	68e3      	ldr	r3, [r4, #12]
    p_reg->PSEL.TXD = pseltxd;
    5716:	f8c5 250c 	str.w	r2, [r5, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    571a:	f8c5 3514 	str.w	r3, [r5, #1300]	; 0x514

	if (cfg->pselcts != NRF_UARTE_PSEL_DISCONNECTED) {
    571e:	6923      	ldr	r3, [r4, #16]
    5720:	f1b3 3fff 	cmp.w	r3, #4294967295
    5724:	d00f      	beq.n	5746 <uarte_instance_init+0xa6>
		nrf_gpio_cfg_input(cfg->pselcts, cfg->cts_pull);
    5726:	7e67      	ldrb	r7, [r4, #25]
    *p_pin = pin_number & 0x1F;
    5728:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    572c:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    572e:	2b01      	cmp	r3, #1
    5730:	d06b      	beq.n	580a <uarte_instance_init+0x16a>
        case 0: return NRF_P0;
    5732:	493d      	ldr	r1, [pc, #244]	; (5828 <uarte_instance_init+0x188>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    5734:	3280      	adds	r2, #128	; 0x80
    5736:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    573a:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    573e:	ea43 0387 	orr.w	r3, r3, r7, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    5742:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	}

	if (cfg->pselrts != NRF_UARTE_PSEL_DISCONNECTED) {
    5746:	6963      	ldr	r3, [r4, #20]
    5748:	f1b3 3fff 	cmp.w	r3, #4294967295
    574c:	d018      	beq.n	5780 <uarte_instance_init+0xe0>
    *p_pin = pin_number & 0x1F;
    574e:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    5752:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5754:	2b01      	cmp	r3, #1
    5756:	d05a      	beq.n	580e <uarte_instance_init+0x16e>
        case 0: return NRF_P0;
    5758:	4933      	ldr	r1, [pc, #204]	; (5828 <uarte_instance_init+0x188>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    575a:	2301      	movs	r3, #1
    575c:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    575e:	608b      	str	r3, [r1, #8]
		nrf_gpio_pin_write(cfg->pselrts, 1);
		nrf_gpio_cfg_output(cfg->pselrts);
    5760:	6963      	ldr	r3, [r4, #20]
    *p_pin = pin_number & 0x1F;
    5762:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    5766:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5768:	2b01      	cmp	r3, #1
    576a:	d052      	beq.n	5812 <uarte_instance_init+0x172>
        case 0: return NRF_P0;
    576c:	492e      	ldr	r1, [pc, #184]	; (5828 <uarte_instance_init+0x188>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    576e:	3280      	adds	r2, #128	; 0x80
    5770:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    5774:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    5778:	f043 0303 	orr.w	r3, r3, #3
    reg->PIN_CNF[pin_number] = cnf;
    577c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	}

	nrf_uarte_hwfc_pins_set(uarte, cfg->pselrts, cfg->pselcts);
    5780:	6962      	ldr	r2, [r4, #20]
    5782:	6923      	ldr	r3, [r4, #16]
    p_reg->PSEL.RTS = pselrts;
    5784:	f8c5 2508 	str.w	r2, [r5, #1288]	; 0x508
    p_reg->PSEL.CTS = pselcts;
    5788:	f8c5 3510 	str.w	r3, [r5, #1296]	; 0x510
	return dev->data;
    578c:	6901      	ldr	r1, [r0, #16]

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    578e:	3104      	adds	r1, #4
    5790:	f00d fa08 	bl	12ba4 <uarte_nrfx_configure>
	if (err) {
    5794:	4607      	mov	r7, r0
    5796:	bb80      	cbnz	r0, 57fa <uarte_instance_init+0x15a>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    5798:	6863      	ldr	r3, [r4, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    579a:	f013 0f08 	tst.w	r3, #8
    579e:	d13a      	bne.n	5816 <uarte_instance_init+0x176>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    57a0:	2308      	movs	r3, #8
    57a2:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (cfg->pselrxd != NRF_UARTE_PSEL_DISCONNECTED) {
    57a6:	68e3      	ldr	r3, [r4, #12]
    57a8:	f1b3 3fff 	cmp.w	r3, #4294967295
    57ac:	d00c      	beq.n	57c8 <uarte_instance_init+0x128>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    57ae:	2300      	movs	r3, #0
    57b0:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
    57b4:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    57b8:	f106 0315 	add.w	r3, r6, #21

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    57bc:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    57c0:	2301      	movs	r3, #1
    57c2:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    57c6:	602b      	str	r3, [r5, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    57c8:	6863      	ldr	r3, [r4, #4]
    57ca:	f013 0f08 	tst.w	r3, #8
    57ce:	d103      	bne.n	57d8 <uarte_instance_init+0x138>
    p_reg->INTENSET = mask;
    57d0:	f44f 7380 	mov.w	r3, #256	; 0x100
    57d4:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    57d8:	6863      	ldr	r3, [r4, #4]
    57da:	f013 0f10 	tst.w	r3, #16
    57de:	d003      	beq.n	57e8 <uarte_instance_init+0x148>
    57e0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    57e4:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    57e8:	3614      	adds	r6, #20
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    57ea:	f8c5 6544 	str.w	r6, [r5, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    57ee:	2300      	movs	r3, #0
    57f0:	f8c5 3548 	str.w	r3, [r5, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    57f4:	2301      	movs	r3, #1
    57f6:	60ab      	str	r3, [r5, #8]
    57f8:	60eb      	str	r3, [r5, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    57fa:	4638      	mov	r0, r7
    57fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        case 1: return NRF_P1;
    57fe:	4a0b      	ldr	r2, [pc, #44]	; (582c <uarte_instance_init+0x18c>)
    5800:	e75e      	b.n	56c0 <uarte_instance_init+0x20>
    5802:	490a      	ldr	r1, [pc, #40]	; (582c <uarte_instance_init+0x18c>)
    5804:	e767      	b.n	56d6 <uarte_instance_init+0x36>
    5806:	4909      	ldr	r1, [pc, #36]	; (582c <uarte_instance_init+0x18c>)
    5808:	e77a      	b.n	5700 <uarte_instance_init+0x60>
    580a:	4908      	ldr	r1, [pc, #32]	; (582c <uarte_instance_init+0x18c>)
    580c:	e792      	b.n	5734 <uarte_instance_init+0x94>
    580e:	4907      	ldr	r1, [pc, #28]	; (582c <uarte_instance_init+0x18c>)
    5810:	e7a3      	b.n	575a <uarte_instance_init+0xba>
    5812:	4906      	ldr	r1, [pc, #24]	; (582c <uarte_instance_init+0x18c>)
    5814:	e7ab      	b.n	576e <uarte_instance_init+0xce>
		err = endtx_stoptx_ppi_init(uarte, data);
    5816:	4631      	mov	r1, r6
    5818:	4628      	mov	r0, r5
    581a:	f7ff ff21 	bl	5660 <endtx_stoptx_ppi_init>
		if (err < 0) {
    581e:	2800      	cmp	r0, #0
    5820:	dabe      	bge.n	57a0 <uarte_instance_init+0x100>
			return err;
    5822:	4607      	mov	r7, r0
    5824:	e7e9      	b.n	57fa <uarte_instance_init+0x15a>
    5826:	bf00      	nop
    5828:	50842500 	.word	0x50842500
    582c:	50842800 	.word	0x50842800

00005830 <set_comparator>:
	return (a - b) & COUNTER_MAX;
}

static void set_comparator(int32_t chan, uint32_t cyc)
{
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    5830:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
    5834:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    5838:	4b01      	ldr	r3, [pc, #4]	; (5840 <set_comparator+0x10>)
    583a:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
}
    583e:	4770      	bx	lr
    5840:	50015000 	.word	0x50015000

00005844 <get_comparator>:
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    5844:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    5848:	4b01      	ldr	r3, [pc, #4]	; (5850 <get_comparator+0xc>)
    584a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

static uint32_t get_comparator(int32_t chan)
{
	return nrf_rtc_cc_get(RTC, chan);
}
    584e:	4770      	bx	lr
    5850:	50015000 	.word	0x50015000

00005854 <event_enable>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
}

static void event_enable(int32_t chan)
{
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    5854:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    5858:	4083      	lsls	r3, r0
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    585a:	4a02      	ldr	r2, [pc, #8]	; (5864 <event_enable+0x10>)
    585c:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
}
    5860:	4770      	bx	lr
    5862:	bf00      	nop
    5864:	50015000 	.word	0x50015000

00005868 <event_disable>:

static void event_disable(int32_t chan)
{
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    5868:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    586c:	4083      	lsls	r3, r0
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    586e:	4a02      	ldr	r2, [pc, #8]	; (5878 <event_disable+0x10>)
    5870:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
}
    5874:	4770      	bx	lr
    5876:	bf00      	nop
    5878:	50015000 	.word	0x50015000

0000587c <counter>:
     return p_reg->COUNTER;
    587c:	4b01      	ldr	r3, [pc, #4]	; (5884 <counter+0x8>)
    587e:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504

static uint32_t counter(void)
{
	return nrf_rtc_counter_get(RTC);
}
    5882:	4770      	bx	lr
    5884:	50015000 	.word	0x50015000

00005888 <compare_int_lock>:
	__ASSERT_NO_MSG(chan < CHAN_COUNT);
	return nrf_rtc_event_address_get(RTC, nrf_rtc_compare_event_get(chan));
}

static bool compare_int_lock(int32_t chan)
{
    5888:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    588a:	2301      	movs	r3, #1
    588c:	4083      	lsls	r3, r0
    588e:	43dc      	mvns	r4, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    5890:	4a0d      	ldr	r2, [pc, #52]	; (58c8 <compare_int_lock+0x40>)
    5892:	e8d2 1fef 	ldaex	r1, [r2]
    5896:	ea01 0c04 	and.w	ip, r1, r4
    589a:	e8c2 cfee 	stlex	lr, ip, [r2]
    589e:	f1be 0f00 	cmp.w	lr, #0
    58a2:	d1f6      	bne.n	5892 <compare_int_lock+0xa>

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    58a4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    58a8:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    58ac:	f102 2250 	add.w	r2, r2, #1342197760	; 0x50005000
    58b0:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
    58b4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    58b8:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    58bc:	420b      	tst	r3, r1
}
    58be:	bf14      	ite	ne
    58c0:	2001      	movne	r0, #1
    58c2:	2000      	moveq	r0, #0
    58c4:	bd10      	pop	{r4, pc}
    58c6:	bf00      	nop
    58c8:	20007390 	.word	0x20007390

000058cc <channel_processing_check_and_clear>:
		event_enable(chan);
	}
}

static bool channel_processing_check_and_clear(int32_t chan)
{
    58cc:	b570      	push	{r4, r5, r6, lr}
    58ce:	4604      	mov	r4, r0
	bool result = false;

	uint32_t mcu_critical_state = full_int_lock();
    58d0:	f00d fb4d 	bl	12f6e <full_int_lock>
    58d4:	4605      	mov	r5, r0

	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    58d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    58da:	40a3      	lsls	r3, r4
    return p_reg->INTENSET & mask;
    58dc:	4a15      	ldr	r2, [pc, #84]	; (5934 <channel_processing_check_and_clear+0x68>)
    58de:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    58e2:	4213      	tst	r3, r2
    58e4:	d105      	bne.n	58f2 <channel_processing_check_and_clear+0x26>
	bool result = false;
    58e6:	2600      	movs	r6, #0
		if (result) {
			event_clear(chan);
		}
	}

	full_int_unlock(mcu_critical_state);
    58e8:	4628      	mov	r0, r5
    58ea:	f00d fb49 	bl	12f80 <full_int_unlock>

	return result;
}
    58ee:	4630      	mov	r0, r6
    58f0:	bd70      	pop	{r4, r5, r6, pc}
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    58f2:	2301      	movs	r3, #1
    58f4:	40a3      	lsls	r3, r4
    58f6:	43db      	mvns	r3, r3
    58f8:	4a0f      	ldr	r2, [pc, #60]	; (5938 <channel_processing_check_and_clear+0x6c>)
    58fa:	e8d2 1fef 	ldaex	r1, [r2]
    58fe:	ea01 0003 	and.w	r0, r1, r3
    5902:	e8c2 0fe6 	stlex	r6, r0, [r2]
    5906:	2e00      	cmp	r6, #0
    5908:	d1f7      	bne.n	58fa <channel_processing_check_and_clear+0x2e>
    590a:	b959      	cbnz	r1, 5924 <channel_processing_check_and_clear+0x58>
			 nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    590c:	f104 0350 	add.w	r3, r4, #80	; 0x50
    5910:	009b      	lsls	r3, r3, #2
    5912:	b29b      	uxth	r3, r3
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5914:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    5918:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
    591c:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    591e:	b113      	cbz	r3, 5926 <channel_processing_check_and_clear+0x5a>
    5920:	2301      	movs	r3, #1
    5922:	e000      	b.n	5926 <channel_processing_check_and_clear+0x5a>
    5924:	2301      	movs	r3, #1
		if (result) {
    5926:	461e      	mov	r6, r3
    5928:	2b00      	cmp	r3, #0
    592a:	d0dd      	beq.n	58e8 <channel_processing_check_and_clear+0x1c>
			event_clear(chan);
    592c:	4620      	mov	r0, r4
    592e:	f00d fb0f 	bl	12f50 <event_clear>
    5932:	e7d9      	b.n	58e8 <channel_processing_check_and_clear+0x1c>
    5934:	50015000 	.word	0x50015000
    5938:	2000738c 	.word	0x2000738c

0000593c <compare_int_unlock>:
	if (key) {
    593c:	b901      	cbnz	r1, 5940 <compare_int_unlock+0x4>
}
    593e:	4770      	bx	lr
		atomic_or(&int_mask, BIT(chan));
    5940:	2301      	movs	r3, #1
    5942:	4083      	lsls	r3, r0
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    5944:	4a0e      	ldr	r2, [pc, #56]	; (5980 <compare_int_unlock+0x44>)
    5946:	e8d2 1fef 	ldaex	r1, [r2]
    594a:	4319      	orrs	r1, r3
    594c:	e8c2 1fec 	stlex	ip, r1, [r2]
    5950:	f1bc 0f00 	cmp.w	ip, #0
    5954:	d1f7      	bne.n	5946 <compare_int_unlock+0xa>
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    5956:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    595a:	4083      	lsls	r3, r0
    p_reg->INTENSET = mask;
    595c:	4a09      	ldr	r2, [pc, #36]	; (5984 <compare_int_unlock+0x48>)
    595e:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    5962:	4b09      	ldr	r3, [pc, #36]	; (5988 <compare_int_unlock+0x4c>)
    5964:	e8d3 3faf 	lda	r3, [r3]
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    5968:	fa23 f000 	lsr.w	r0, r3, r0
    596c:	f010 0f01 	tst.w	r0, #1
    5970:	d0e5      	beq.n	593e <compare_int_unlock+0x2>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5972:	4b06      	ldr	r3, [pc, #24]	; (598c <compare_int_unlock+0x50>)
    5974:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    5978:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    597c:	e7df      	b.n	593e <compare_int_unlock+0x2>
    597e:	bf00      	nop
    5980:	20007390 	.word	0x20007390
    5984:	50015000 	.word	0x50015000
    5988:	2000738c 	.word	0x2000738c
    598c:	e000e100 	.word	0xe000e100

00005990 <sys_clock_timeout_handler>:
{
    5990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5992:	4607      	mov	r7, r0
    5994:	4614      	mov	r4, r2
    5996:	461e      	mov	r6, r3
	uint32_t cc_value = absolute_time_to_cc(expire_time);
    5998:	4610      	mov	r0, r2
    599a:	4619      	mov	r1, r3
    599c:	f00d fae4 	bl	12f68 <absolute_time_to_cc>
    59a0:	4605      	mov	r5, r0
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    59a2:	4b15      	ldr	r3, [pc, #84]	; (59f8 <sys_clock_timeout_handler+0x68>)
    59a4:	681a      	ldr	r2, [r3, #0]
    59a6:	1aa0      	subs	r0, r4, r2
	last_count += dticks * CYC_PER_TICK;
    59a8:	601c      	str	r4, [r3, #0]
    59aa:	605e      	str	r6, [r3, #4]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    59ac:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    59b0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    59b4:	d308      	bcc.n	59c8 <sys_clock_timeout_handler+0x38>
	return false;
    59b6:	2400      	movs	r4, #0
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    59b8:	f00a fb68 	bl	1008c <sys_clock_announce>
	if (cc_value == get_comparator(chan)) {
    59bc:	4638      	mov	r0, r7
    59be:	f7ff ff41 	bl	5844 <get_comparator>
    59c2:	42a8      	cmp	r0, r5
    59c4:	d00c      	beq.n	59e0 <sys_clock_timeout_handler+0x50>
}
    59c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    59c8:	4b0c      	ldr	r3, [pc, #48]	; (59fc <sys_clock_timeout_handler+0x6c>)
    59ca:	6819      	ldr	r1, [r3, #0]
    59cc:	0a0b      	lsrs	r3, r1, #8
    59ce:	060a      	lsls	r2, r1, #24
    59d0:	1952      	adds	r2, r2, r5
    59d2:	f143 0300 	adc.w	r3, r3, #0
    59d6:	490a      	ldr	r1, [pc, #40]	; (5a00 <sys_clock_timeout_handler+0x70>)
    59d8:	e9c1 2300 	strd	r2, r3, [r1]
		return true;
    59dc:	2401      	movs	r4, #1
    59de:	e7eb      	b.n	59b8 <sys_clock_timeout_handler+0x28>
		if (!anchor_updated) {
    59e0:	b11c      	cbz	r4, 59ea <sys_clock_timeout_handler+0x5a>
		event_enable(chan);
    59e2:	4638      	mov	r0, r7
    59e4:	f7ff ff36 	bl	5854 <event_enable>
}
    59e8:	e7ed      	b.n	59c6 <sys_clock_timeout_handler+0x36>
			set_comparator(chan, COUNTER_HALF_SPAN);
    59ea:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
    59ee:	4638      	mov	r0, r7
    59f0:	f7ff ff1e 	bl	5830 <set_comparator>
    59f4:	e7f5      	b.n	59e2 <sys_clock_timeout_handler+0x52>
    59f6:	bf00      	nop
    59f8:	20006758 	.word	0x20006758
    59fc:	20007394 	.word	0x20007394
    5a00:	20006740 	.word	0x20006740

00005a04 <z_nrf_rtc_timer_read>:
{
    5a04:	b538      	push	{r3, r4, r5, lr}
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    5a06:	4b0d      	ldr	r3, [pc, #52]	; (5a3c <z_nrf_rtc_timer_read+0x38>)
    5a08:	681b      	ldr	r3, [r3, #0]
    5a0a:	0a1d      	lsrs	r5, r3, #8
    5a0c:	061c      	lsls	r4, r3, #24
  __ASM volatile ("dmb 0xF":::"memory");
    5a0e:	f3bf 8f5f 	dmb	sy
	uint32_t cntr = counter();
    5a12:	f7ff ff33 	bl	587c <counter>
    5a16:	4603      	mov	r3, r0
	val += cntr;
    5a18:	1820      	adds	r0, r4, r0
    5a1a:	f145 0100 	adc.w	r1, r5, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    5a1e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    5a22:	d20a      	bcs.n	5a3a <z_nrf_rtc_timer_read+0x36>
		if (val < anchor) {
    5a24:	4b06      	ldr	r3, [pc, #24]	; (5a40 <z_nrf_rtc_timer_read+0x3c>)
    5a26:	e9d3 2300 	ldrd	r2, r3, [r3]
    5a2a:	4299      	cmp	r1, r3
    5a2c:	bf08      	it	eq
    5a2e:	4290      	cmpeq	r0, r2
    5a30:	d203      	bcs.n	5a3a <z_nrf_rtc_timer_read+0x36>
			val += COUNTER_SPAN;
    5a32:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    5a36:	f141 0100 	adc.w	r1, r1, #0
}
    5a3a:	bd38      	pop	{r3, r4, r5, pc}
    5a3c:	20007394 	.word	0x20007394
    5a40:	20006740 	.word	0x20006740

00005a44 <compare_set_nolocks>:
{
    5a44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5a48:	4606      	mov	r6, r0
    5a4a:	4614      	mov	r4, r2
    5a4c:	461d      	mov	r5, r3
	uint32_t cc_value = absolute_time_to_cc(target_time);
    5a4e:	4610      	mov	r0, r2
    5a50:	4619      	mov	r1, r3
    5a52:	f00d fa89 	bl	12f68 <absolute_time_to_cc>
    5a56:	4607      	mov	r7, r0
	uint64_t curr_time = z_nrf_rtc_timer_read();
    5a58:	f7ff ffd4 	bl	5a04 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    5a5c:	42a9      	cmp	r1, r5
    5a5e:	bf08      	it	eq
    5a60:	42a0      	cmpeq	r0, r4
    5a62:	d21e      	bcs.n	5aa2 <compare_set_nolocks+0x5e>
		if (target_time - curr_time > COUNTER_SPAN) {
    5a64:	ebb4 0800 	subs.w	r8, r4, r0
    5a68:	eb65 0901 	sbc.w	r9, r5, r1
    5a6c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    5a70:	2300      	movs	r3, #0
    5a72:	454b      	cmp	r3, r9
    5a74:	bf08      	it	eq
    5a76:	4542      	cmpeq	r2, r8
    5a78:	d32a      	bcc.n	5ad0 <compare_set_nolocks+0x8c>
		if (target_time != cc_data[chan].target_time) {
    5a7a:	4b17      	ldr	r3, [pc, #92]	; (5ad8 <compare_set_nolocks+0x94>)
    5a7c:	eb03 1306 	add.w	r3, r3, r6, lsl #4
    5a80:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    5a84:	42ab      	cmp	r3, r5
    5a86:	bf08      	it	eq
    5a88:	42a2      	cmpeq	r2, r4
    5a8a:	d014      	beq.n	5ab6 <compare_set_nolocks+0x72>
			uint32_t cc_set = set_absolute_alarm(chan, cc_value);
    5a8c:	4639      	mov	r1, r7
    5a8e:	4630      	mov	r0, r6
    5a90:	f00d fa7b 	bl	12f8a <set_absolute_alarm>
			target_time += counter_sub(cc_set, cc_value);
    5a94:	4639      	mov	r1, r7
    5a96:	f00d fa57 	bl	12f48 <counter_sub>
    5a9a:	1824      	adds	r4, r4, r0
    5a9c:	f145 0500 	adc.w	r5, r5, #0
    5aa0:	e009      	b.n	5ab6 <compare_set_nolocks+0x72>
		atomic_or(&force_isr_mask, BIT(chan));
    5aa2:	2301      	movs	r3, #1
    5aa4:	40b3      	lsls	r3, r6
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    5aa6:	4a0d      	ldr	r2, [pc, #52]	; (5adc <compare_set_nolocks+0x98>)
    5aa8:	e8d2 1fef 	ldaex	r1, [r2]
    5aac:	4319      	orrs	r1, r3
    5aae:	e8c2 1fe0 	stlex	r0, r1, [r2]
    5ab2:	2800      	cmp	r0, #0
    5ab4:	d1f8      	bne.n	5aa8 <compare_set_nolocks+0x64>
	cc_data[chan].target_time = target_time;
    5ab6:	4b08      	ldr	r3, [pc, #32]	; (5ad8 <compare_set_nolocks+0x94>)
    5ab8:	0132      	lsls	r2, r6, #4
    5aba:	eb03 1606 	add.w	r6, r3, r6, lsl #4
    5abe:	e9c6 4502 	strd	r4, r5, [r6, #8]
	cc_data[chan].callback = handler;
    5ac2:	9908      	ldr	r1, [sp, #32]
    5ac4:	5099      	str	r1, [r3, r2]
	cc_data[chan].user_context = user_data;
    5ac6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5ac8:	6073      	str	r3, [r6, #4]
	return ret;
    5aca:	2000      	movs	r0, #0
}
    5acc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			return -EINVAL;
    5ad0:	f06f 0015 	mvn.w	r0, #21
    5ad4:	e7fa      	b.n	5acc <compare_set_nolocks+0x88>
    5ad6:	bf00      	nop
    5ad8:	20006748 	.word	0x20006748
    5adc:	2000738c 	.word	0x2000738c

00005ae0 <process_channel>:

static void process_channel(int32_t chan)
{
    5ae0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5ae4:	b082      	sub	sp, #8
    5ae6:	4604      	mov	r4, r0
	if (channel_processing_check_and_clear(chan)) {
    5ae8:	f7ff fef0 	bl	58cc <channel_processing_check_and_clear>
    5aec:	b910      	cbnz	r0, 5af4 <process_channel+0x14>

		if (handler) {
			handler(chan, expire_time, user_context);
		}
	}
}
    5aee:	b002      	add	sp, #8
    5af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		curr_time = z_nrf_rtc_timer_read();
    5af4:	f7ff ff86 	bl	5a04 <z_nrf_rtc_timer_read>
    5af8:	4606      	mov	r6, r0
    5afa:	460f      	mov	r7, r1
		mcu_critical_state = full_int_lock();
    5afc:	f00d fa37 	bl	12f6e <full_int_lock>
    5b00:	4682      	mov	sl, r0
		expire_time = cc_data[chan].target_time;
    5b02:	4b13      	ldr	r3, [pc, #76]	; (5b50 <process_channel+0x70>)
    5b04:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    5b08:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    5b0c:	454f      	cmp	r7, r9
    5b0e:	bf08      	it	eq
    5b10:	4546      	cmpeq	r6, r8
    5b12:	d20b      	bcs.n	5b2c <process_channel+0x4c>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    5b14:	2600      	movs	r6, #0
		full_int_unlock(mcu_critical_state);
    5b16:	4650      	mov	r0, sl
    5b18:	f00d fa32 	bl	12f80 <full_int_unlock>
		if (handler) {
    5b1c:	2e00      	cmp	r6, #0
    5b1e:	d0e6      	beq.n	5aee <process_channel+0xe>
			handler(chan, expire_time, user_context);
    5b20:	9500      	str	r5, [sp, #0]
    5b22:	4642      	mov	r2, r8
    5b24:	464b      	mov	r3, r9
    5b26:	4620      	mov	r0, r4
    5b28:	47b0      	blx	r6
}
    5b2a:	e7e0      	b.n	5aee <process_channel+0xe>
			handler = cc_data[chan].callback;
    5b2c:	4a08      	ldr	r2, [pc, #32]	; (5b50 <process_channel+0x70>)
    5b2e:	0123      	lsls	r3, r4, #4
    5b30:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    5b34:	58d6      	ldr	r6, [r2, r3]
			user_context = cc_data[chan].user_context;
    5b36:	684d      	ldr	r5, [r1, #4]
			cc_data[chan].callback = NULL;
    5b38:	2000      	movs	r0, #0
    5b3a:	50d0      	str	r0, [r2, r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    5b3c:	f04f 32ff 	mov.w	r2, #4294967295
    5b40:	f04f 33ff 	mov.w	r3, #4294967295
    5b44:	e9c1 2302 	strd	r2, r3, [r1, #8]
			event_disable(chan);
    5b48:	4620      	mov	r0, r4
    5b4a:	f7ff fe8d 	bl	5868 <event_disable>
    5b4e:	e7e2      	b.n	5b16 <process_channel+0x36>
    5b50:	20006748 	.word	0x20006748

00005b54 <rtc_nrf_isr>:
 * probably better abstract that at some point (e.g. query and reset
 * it by pointer at runtime, maybe?) so we don't have this leaky
 * symbol.
 */
void rtc_nrf_isr(const void *arg)
{
    5b54:	b510      	push	{r4, lr}
    return p_reg->INTENSET & mask;
    5b56:	4b0d      	ldr	r3, [pc, #52]	; (5b8c <rtc_nrf_isr+0x38>)
    5b58:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
	ARG_UNUSED(arg);

	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    5b5c:	f013 0f02 	tst.w	r3, #2
    5b60:	d00a      	beq.n	5b78 <rtc_nrf_isr+0x24>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5b62:	4b0b      	ldr	r3, [pc, #44]	; (5b90 <rtc_nrf_isr+0x3c>)
    5b64:	681b      	ldr	r3, [r3, #0]
    5b66:	b13b      	cbz	r3, 5b78 <rtc_nrf_isr+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    5b68:	4b09      	ldr	r3, [pc, #36]	; (5b90 <rtc_nrf_isr+0x3c>)
    5b6a:	2200      	movs	r2, #0
    5b6c:	601a      	str	r2, [r3, #0]
    5b6e:	681b      	ldr	r3, [r3, #0]
	    nrf_rtc_event_check(RTC, NRF_RTC_EVENT_OVERFLOW)) {
		nrf_rtc_event_clear(RTC, NRF_RTC_EVENT_OVERFLOW);
		overflow_cnt++;
    5b70:	4a08      	ldr	r2, [pc, #32]	; (5b94 <rtc_nrf_isr+0x40>)
    5b72:	6813      	ldr	r3, [r2, #0]
    5b74:	3301      	adds	r3, #1
    5b76:	6013      	str	r3, [r2, #0]
{
    5b78:	2400      	movs	r4, #0
	}

	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    5b7a:	2c00      	cmp	r4, #0
    5b7c:	dd00      	ble.n	5b80 <rtc_nrf_isr+0x2c>
		process_channel(chan);
	}
}
    5b7e:	bd10      	pop	{r4, pc}
		process_channel(chan);
    5b80:	4620      	mov	r0, r4
    5b82:	f7ff ffad 	bl	5ae0 <process_channel>
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    5b86:	3401      	adds	r4, #1
    5b88:	e7f7      	b.n	5b7a <rtc_nrf_isr+0x26>
    5b8a:	bf00      	nop
    5b8c:	50015000 	.word	0x50015000
    5b90:	50015104 	.word	0x50015104
    5b94:	20007394 	.word	0x20007394

00005b98 <sys_clock_driver_init>:

	atomic_or(&alloc_mask, BIT(chan));
}

int sys_clock_driver_init(const struct device *dev)
{
    5b98:	b530      	push	{r4, r5, lr}
    5b9a:	b083      	sub	sp, #12
    p_reg->PRESCALER = val;
    5b9c:	2300      	movs	r3, #0
    5b9e:	4a1f      	ldr	r2, [pc, #124]	; (5c1c <sys_clock_driver_init+0x84>)
    5ba0:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			CLOCK_CONTROL_NRF_LF_START_AVAILABLE :
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    5ba4:	2b00      	cmp	r3, #0
    5ba6:	dd27      	ble.n	5bf8 <sys_clock_driver_init+0x60>
    p_reg->INTENSET = mask;
    5ba8:	4c1c      	ldr	r4, [pc, #112]	; (5c1c <sys_clock_driver_init+0x84>)
    5baa:	2502      	movs	r5, #2
    5bac:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5bb0:	4b1b      	ldr	r3, [pc, #108]	; (5c20 <sys_clock_driver_init+0x88>)
    5bb2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    5bb6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    5bba:	2200      	movs	r2, #0
    5bbc:	2101      	movs	r1, #1
    5bbe:	2015      	movs	r0, #21
    5bc0:	f7fe fb14 	bl	41ec <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    5bc4:	2015      	movs	r0, #21
    5bc6:	f7fe faf3 	bl	41b0 <arch_irq_enable>
    5bca:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    5bce:	2301      	movs	r3, #1
    5bd0:	4a14      	ldr	r2, [pc, #80]	; (5c24 <sys_clock_driver_init+0x8c>)
    5bd2:	6013      	str	r3, [r2, #0]
    5bd4:	6023      	str	r3, [r4, #0]

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    5bd6:	4a14      	ldr	r2, [pc, #80]	; (5c28 <sys_clock_driver_init+0x90>)
    5bd8:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
				(COUNTER_HALF_SPAN - 1) :
				(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    5bda:	2400      	movs	r4, #0
    5bdc:	9401      	str	r4, [sp, #4]
    5bde:	4b13      	ldr	r3, [pc, #76]	; (5c2c <sys_clock_driver_init+0x94>)
    5be0:	9300      	str	r3, [sp, #0]
    5be2:	4a13      	ldr	r2, [pc, #76]	; (5c30 <sys_clock_driver_init+0x98>)
    5be4:	2300      	movs	r3, #0
    5be6:	4620      	mov	r0, r4
    5be8:	f00d fa0a 	bl	13000 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    5bec:	4628      	mov	r0, r5
    5bee:	f7ff f90b 	bl	4e08 <z_nrf_clock_control_lf_on>

	return 0;
}
    5bf2:	4620      	mov	r0, r4
    5bf4:	b003      	add	sp, #12
    5bf6:	bd30      	pop	{r4, r5, pc}
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    5bf8:	4a0e      	ldr	r2, [pc, #56]	; (5c34 <sys_clock_driver_init+0x9c>)
    5bfa:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    5bfe:	f04f 30ff 	mov.w	r0, #4294967295
    5c02:	f04f 31ff 	mov.w	r1, #4294967295
    5c06:	e9c2 0102 	strd	r0, r1, [r2, #8]
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    5c0a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    5c0e:	409a      	lsls	r2, r3
    p_reg->INTENSET = mask;
    5c10:	4902      	ldr	r1, [pc, #8]	; (5c1c <sys_clock_driver_init+0x84>)
    5c12:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    5c16:	3301      	adds	r3, #1
    5c18:	e7c4      	b.n	5ba4 <sys_clock_driver_init+0xc>
    5c1a:	bf00      	nop
    5c1c:	50015000 	.word	0x50015000
    5c20:	e000e100 	.word	0xe000e100
    5c24:	50015008 	.word	0x50015008
    5c28:	20007390 	.word	0x20007390
    5c2c:	00005991 	.word	0x00005991
    5c30:	007fffff 	.word	0x007fffff
    5c34:	20006748 	.word	0x20006748

00005c38 <sys_clock_set_timeout>:

void sys_clock_set_timeout(int32_t ticks, bool idle)
{
    5c38:	b510      	push	{r4, lr}
    5c3a:	b082      	sub	sp, #8

	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return;
	}

	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    5c3c:	f1b0 3fff 	cmp.w	r0, #4294967295
    5c40:	d007      	beq.n	5c52 <sys_clock_set_timeout+0x1a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    5c42:	1e44      	subs	r4, r0, #1
    5c44:	2c00      	cmp	r4, #0
    5c46:	dd07      	ble.n	5c58 <sys_clock_set_timeout+0x20>
    5c48:	4b11      	ldr	r3, [pc, #68]	; (5c90 <sys_clock_set_timeout+0x58>)
    5c4a:	429c      	cmp	r4, r3
    5c4c:	dd05      	ble.n	5c5a <sys_clock_set_timeout+0x22>
    5c4e:	4c11      	ldr	r4, [pc, #68]	; (5c94 <sys_clock_set_timeout+0x5c>)
    5c50:	e003      	b.n	5c5a <sys_clock_set_timeout+0x22>
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    5c52:	f500 0000 	add.w	r0, r0, #8388608	; 0x800000
    5c56:	e7f4      	b.n	5c42 <sys_clock_set_timeout+0xa>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    5c58:	2400      	movs	r4, #0

	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    5c5a:	f7ff fed3 	bl	5a04 <z_nrf_rtc_timer_read>
    5c5e:	4b0e      	ldr	r3, [pc, #56]	; (5c98 <sys_clock_set_timeout+0x60>)
    5c60:	e9d3 2300 	ldrd	r2, r3, [r3]
    5c64:	1a80      	subs	r0, r0, r2
	/* If we haven't announced for more than half the 24-bit wrap
	 * duration, then force an announce to avoid loss of a wrap
	 * event.  This can happen if new timeouts keep being set
	 * before the existing one triggers the interrupt.
	 */
	if (unannounced >= COUNTER_HALF_SPAN) {
    5c66:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    5c6a:	d300      	bcc.n	5c6e <sys_clock_set_timeout+0x36>
		ticks = 0;
    5c6c:	2400      	movs	r4, #0
	}

	/* Get the cycles from last_count to the tick boundary after
	 * the requested ticks have passed starting now.
	 */
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    5c6e:	4404      	add	r4, r0
    5c70:	3401      	adds	r4, #1
	cyc = (cyc / CYC_PER_TICK) * CYC_PER_TICK;

	/* Due to elapsed time the calculation above might produce a
	 * duration that laps the counter.  Don't let it.
	 */
	if (cyc > MAX_CYCLES) {
    5c72:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
    5c76:	d300      	bcc.n	5c7a <sys_clock_set_timeout+0x42>
		cyc = MAX_CYCLES;
    5c78:	4c06      	ldr	r4, [pc, #24]	; (5c94 <sys_clock_set_timeout+0x5c>)
	}

	uint64_t target_time = cyc + last_count;

	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    5c7a:	2000      	movs	r0, #0
    5c7c:	9001      	str	r0, [sp, #4]
    5c7e:	4907      	ldr	r1, [pc, #28]	; (5c9c <sys_clock_set_timeout+0x64>)
    5c80:	9100      	str	r1, [sp, #0]
    5c82:	1912      	adds	r2, r2, r4
    5c84:	f143 0300 	adc.w	r3, r3, #0
    5c88:	f00d f9ba 	bl	13000 <compare_set>
}
    5c8c:	b002      	add	sp, #8
    5c8e:	bd10      	pop	{r4, pc}
    5c90:	007ffffe 	.word	0x007ffffe
    5c94:	007fffff 	.word	0x007fffff
    5c98:	20006758 	.word	0x20006758
    5c9c:	00005991 	.word	0x00005991

00005ca0 <sys_clock_elapsed>:

uint32_t sys_clock_elapsed(void)
{
    5ca0:	b508      	push	{r3, lr}
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return 0;
	}

	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    5ca2:	f7ff feaf 	bl	5a04 <z_nrf_rtc_timer_read>
    5ca6:	4b02      	ldr	r3, [pc, #8]	; (5cb0 <sys_clock_elapsed+0x10>)
    5ca8:	681b      	ldr	r3, [r3, #0]
}
    5caa:	1ac0      	subs	r0, r0, r3
    5cac:	bd08      	pop	{r3, pc}
    5cae:	bf00      	nop
    5cb0:	20006758 	.word	0x20006758

00005cb4 <nrf53_errata_42>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    5cb4:	4b08      	ldr	r3, [pc, #32]	; (5cd8 <nrf53_errata_42+0x24>)
    5cb6:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    5cb8:	3304      	adds	r3, #4
    5cba:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    5cbc:	2a07      	cmp	r2, #7
    5cbe:	d001      	beq.n	5cc4 <nrf53_errata_42+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5cc0:	2000      	movs	r0, #0
    5cc2:	4770      	bx	lr
                    switch(var2)
    5cc4:	3b02      	subs	r3, #2
    5cc6:	2b00      	cmp	r3, #0
    5cc8:	d804      	bhi.n	5cd4 <nrf53_errata_42+0x20>
    5cca:	e8df f003 	tbb	[pc, r3]
    5cce:	01          	.byte	0x01
    5ccf:	00          	.byte	0x00
                if (var1 == 0x07)
    5cd0:	2001      	movs	r0, #1
    5cd2:	4770      	bx	lr
                            return false;
    5cd4:	2000      	movs	r0, #0
    #endif
}
    5cd6:	4770      	bx	lr
    5cd8:	00ff0130 	.word	0x00ff0130

00005cdc <nrf53_errata_46>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    5cdc:	4b0a      	ldr	r3, [pc, #40]	; (5d08 <nrf53_errata_46+0x2c>)
    5cde:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    5ce0:	3304      	adds	r3, #4
    5ce2:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    5ce4:	2a07      	cmp	r2, #7
    5ce6:	d001      	beq.n	5cec <nrf53_errata_46+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5ce8:	2000      	movs	r0, #0
    5cea:	4770      	bx	lr
                    switch(var2)
    5cec:	2b04      	cmp	r3, #4
    5cee:	d007      	beq.n	5d00 <nrf53_errata_46+0x24>
    5cf0:	d808      	bhi.n	5d04 <nrf53_errata_46+0x28>
    5cf2:	3b02      	subs	r3, #2
    5cf4:	2b01      	cmp	r3, #1
    5cf6:	d801      	bhi.n	5cfc <nrf53_errata_46+0x20>
    5cf8:	2001      	movs	r0, #1
    #endif
}
    5cfa:	4770      	bx	lr
                            return false;
    5cfc:	2000      	movs	r0, #0
    5cfe:	4770      	bx	lr
                            return false;
    5d00:	2000      	movs	r0, #0
    5d02:	4770      	bx	lr
                            return false;
    5d04:	2000      	movs	r0, #0
    5d06:	4770      	bx	lr
    5d08:	00ff0130 	.word	0x00ff0130

00005d0c <nrf53_errata_49>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    5d0c:	4b08      	ldr	r3, [pc, #32]	; (5d30 <nrf53_errata_49+0x24>)
    5d0e:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    5d10:	3304      	adds	r3, #4
    5d12:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    5d14:	2a07      	cmp	r2, #7
    5d16:	d001      	beq.n	5d1c <nrf53_errata_49+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5d18:	2000      	movs	r0, #0
    5d1a:	4770      	bx	lr
                    switch(var2)
    5d1c:	3b02      	subs	r3, #2
    5d1e:	2b00      	cmp	r3, #0
    5d20:	d804      	bhi.n	5d2c <nrf53_errata_49+0x20>
    5d22:	e8df f003 	tbb	[pc, r3]
    5d26:	01          	.byte	0x01
    5d27:	00          	.byte	0x00
                if (var1 == 0x07)
    5d28:	2001      	movs	r0, #1
    5d2a:	4770      	bx	lr
                            return false;
    5d2c:	2000      	movs	r0, #0
    #endif
}
    5d2e:	4770      	bx	lr
    5d30:	00ff0130 	.word	0x00ff0130

00005d34 <nrf53_errata_55>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    5d34:	4b03      	ldr	r3, [pc, #12]	; (5d44 <nrf53_errata_55+0x10>)
    5d36:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    5d38:	2b07      	cmp	r3, #7
    5d3a:	d001      	beq.n	5d40 <nrf53_errata_55+0xc>
                            return true;
                    }
                }
            #endif
        #endif
        return false;
    5d3c:	2000      	movs	r0, #0
    5d3e:	4770      	bx	lr
                            return true;
    5d40:	2001      	movs	r0, #1
    #endif
}
    5d42:	4770      	bx	lr
    5d44:	00ff0130 	.word	0x00ff0130

00005d48 <nrf53_errata_64>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    5d48:	4b08      	ldr	r3, [pc, #32]	; (5d6c <nrf53_errata_64+0x24>)
    5d4a:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    5d4c:	3304      	adds	r3, #4
    5d4e:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    5d50:	2a07      	cmp	r2, #7
    5d52:	d001      	beq.n	5d58 <nrf53_errata_64+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5d54:	2000      	movs	r0, #0
    5d56:	4770      	bx	lr
                    switch(var2)
    5d58:	3b02      	subs	r3, #2
    5d5a:	2b00      	cmp	r3, #0
    5d5c:	d804      	bhi.n	5d68 <nrf53_errata_64+0x20>
    5d5e:	e8df f003 	tbb	[pc, r3]
    5d62:	01          	.byte	0x01
    5d63:	00          	.byte	0x00
                if (var1 == 0x07)
    5d64:	2001      	movs	r0, #1
    5d66:	4770      	bx	lr
                            return false;
    5d68:	2000      	movs	r0, #0
    #endif
}
    5d6a:	4770      	bx	lr
    5d6c:	00ff0130 	.word	0x00ff0130

00005d70 <nrf53_errata_69>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    5d70:	4b08      	ldr	r3, [pc, #32]	; (5d94 <nrf53_errata_69+0x24>)
    5d72:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    5d74:	3304      	adds	r3, #4
    5d76:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    5d78:	2a07      	cmp	r2, #7
    5d7a:	d001      	beq.n	5d80 <nrf53_errata_69+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5d7c:	2000      	movs	r0, #0
    5d7e:	4770      	bx	lr
                    switch(var2)
    5d80:	3b02      	subs	r3, #2
    5d82:	2b00      	cmp	r3, #0
    5d84:	d804      	bhi.n	5d90 <nrf53_errata_69+0x20>
    5d86:	e8df f003 	tbb	[pc, r3]
    5d8a:	01          	.byte	0x01
    5d8b:	00          	.byte	0x00
                if (var1 == 0x07)
    5d8c:	2001      	movs	r0, #1
    5d8e:	4770      	bx	lr
                            return false;
    5d90:	2000      	movs	r0, #0
    #endif
}
    5d92:	4770      	bx	lr
    5d94:	00ff0130 	.word	0x00ff0130

00005d98 <nrf53_errata_97>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    5d98:	4b08      	ldr	r3, [pc, #32]	; (5dbc <nrf53_errata_97+0x24>)
    5d9a:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    5d9c:	3304      	adds	r3, #4
    5d9e:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    5da0:	2a07      	cmp	r2, #7
    5da2:	d001      	beq.n	5da8 <nrf53_errata_97+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5da4:	2000      	movs	r0, #0
    5da6:	4770      	bx	lr
                    switch(var2)
    5da8:	3b02      	subs	r3, #2
    5daa:	2b00      	cmp	r3, #0
    5dac:	d804      	bhi.n	5db8 <nrf53_errata_97+0x20>
    5dae:	e8df f003 	tbb	[pc, r3]
    5db2:	01          	.byte	0x01
    5db3:	00          	.byte	0x00
                if (var1 == 0x07)
    5db4:	2001      	movs	r0, #1
    5db6:	4770      	bx	lr
                            return false;
    5db8:	2000      	movs	r0, #0
    #endif
}
    5dba:	4770      	bx	lr
    5dbc:	00ff0130 	.word	0x00ff0130

00005dc0 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
#if defined(NRF_TRUSTZONE_NONSECURE)
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_NS->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
#else
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_S->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
    5dc0:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5dc4:	f8d3 2558 	ldr.w	r2, [r3, #1368]	; 0x558
    5dc8:	f002 0203 	and.w	r2, r2, #3
    5dcc:	4b02      	ldr	r3, [pc, #8]	; (5dd8 <SystemCoreClockUpdate+0x18>)
    5dce:	40d3      	lsrs	r3, r2
    5dd0:	4a02      	ldr	r2, [pc, #8]	; (5ddc <SystemCoreClockUpdate+0x1c>)
    5dd2:	6013      	str	r3, [r2, #0]
#endif
}
    5dd4:	4770      	bx	lr
    5dd6:	bf00      	nop
    5dd8:	07a12000 	.word	0x07a12000
    5ddc:	20000060 	.word	0x20000060

00005de0 <SystemInit>:

void SystemInit(void)
{
    5de0:	b508      	push	{r3, lr}
            SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
        #endif

        /* Workaround for Errata 97 "ERASEPROTECT, APPROTECT, or startup problems" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_97())
    5de2:	f7ff ffd9 	bl	5d98 <nrf53_errata_97>
    5de6:	b158      	cbz	r0, 5e00 <SystemInit+0x20>
        {
            if (*((volatile uint32_t *)0x50004A20ul) == 0)
    5de8:	4b3b      	ldr	r3, [pc, #236]	; (5ed8 <SystemInit+0xf8>)
    5dea:	681b      	ldr	r3, [r3, #0]
    5dec:	b943      	cbnz	r3, 5e00 <SystemInit+0x20>
            {
                *((volatile uint32_t *)0x50004A20ul) = 0xDul;
    5dee:	4b3a      	ldr	r3, [pc, #232]	; (5ed8 <SystemInit+0xf8>)
    5df0:	220d      	movs	r2, #13
    5df2:	601a      	str	r2, [r3, #0]
                *((volatile uint32_t *)0x5000491Cul) = 0x1ul;
    5df4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
    5df8:	2201      	movs	r2, #1
    5dfa:	601a      	str	r2, [r3, #0]
                *((volatile uint32_t *)0x5000491Cul) = 0x0ul;
    5dfc:	2200      	movs	r2, #0
    5dfe:	601a      	str	r2, [r3, #0]
{
    5e00:	2200      	movs	r2, #0
        }

        /* Trimming of the device. Copy all the trimming values from FICR into the target addresses. Trim
         until one ADDR is not initialized. */
        uint32_t index = 0;
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    5e02:	2a1f      	cmp	r2, #31
    5e04:	d815      	bhi.n	5e32 <SystemInit+0x52>
    5e06:	f102 0360 	add.w	r3, r2, #96	; 0x60
    5e0a:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    5e0e:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
    5e12:	f1b3 3fff 	cmp.w	r3, #4294967295
    5e16:	d00c      	beq.n	5e32 <SystemInit+0x52>
            #if defined ( __ICCARM__ )
                /* IAR will complain about the order of volatile pointer accesses. */
                #pragma diag_suppress=Pa082
            #endif
            *((volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR) = NRF_FICR_S->TRIMCNF[index].DATA;
    5e18:	f102 0360 	add.w	r3, r2, #96	; 0x60
    5e1c:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    5e20:	f851 1033 	ldr.w	r1, [r1, r3, lsl #3]
    5e24:	00db      	lsls	r3, r3, #3
    5e26:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
    5e2a:	685b      	ldr	r3, [r3, #4]
    5e2c:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    5e2e:	3201      	adds	r2, #1
    5e30:	e7e7      	b.n	5e02 <SystemInit+0x22>
        }

        /* errata 64 must be before errata 42, as errata 42 is dependant on the changes in errata 64*/
        /* Workaround for Errata 64 "VREGMAIN has invalid configuration when CPU is running at 128 MHz" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_64())
    5e32:	f7ff ff89 	bl	5d48 <nrf53_errata_64>
    5e36:	b128      	cbz	r0, 5e44 <SystemInit+0x64>
        {
            *((volatile uint32_t *)0x5000470Cul) = 0x29ul;
    5e38:	4b28      	ldr	r3, [pc, #160]	; (5edc <SystemInit+0xfc>)
    5e3a:	2229      	movs	r2, #41	; 0x29
    5e3c:	601a      	str	r2, [r3, #0]
            *((volatile uint32_t *)0x5000473Cul) = 0x3ul;
    5e3e:	3330      	adds	r3, #48	; 0x30
    5e40:	2203      	movs	r2, #3
    5e42:	601a      	str	r2, [r3, #0]
        }

        /* Workaround for Errata 42 "Reset value of HFCLKCTRL is invalid" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_42())
    5e44:	f7ff ff36 	bl	5cb4 <nrf53_errata_42>
    5e48:	b138      	cbz	r0, 5e5a <SystemInit+0x7a>
        {
            *((volatile uint32_t *)0x50039530ul) = 0xBEEF0044ul;
    5e4a:	4b25      	ldr	r3, [pc, #148]	; (5ee0 <SystemInit+0x100>)
    5e4c:	4a25      	ldr	r2, [pc, #148]	; (5ee4 <SystemInit+0x104>)
    5e4e:	601a      	str	r2, [r3, #0]
            NRF_CLOCK_S->HFCLKCTRL = CLOCK_HFCLKCTRL_HCLK_Div2 << CLOCK_HFCLKCTRL_HCLK_Pos;
    5e50:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5e54:	2201      	movs	r2, #1
    5e56:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558
        }

        /* Workaround for Errata 46 "Higher power consumption of LFRC" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_46())
    5e5a:	f7ff ff3f 	bl	5cdc <nrf53_errata_46>
    5e5e:	b110      	cbz	r0, 5e66 <SystemInit+0x86>
        {
            *((volatile uint32_t *)0x5003254Cul) = 0;
    5e60:	4b21      	ldr	r3, [pc, #132]	; (5ee8 <SystemInit+0x108>)
    5e62:	2200      	movs	r2, #0
    5e64:	601a      	str	r2, [r3, #0]
        }

        /* Workaround for Errata 49 "SLEEPENTER and SLEEPEXIT events asserted after pin reset" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_49())
    5e66:	f7ff ff51 	bl	5d0c <nrf53_errata_49>
    5e6a:	b168      	cbz	r0, 5e88 <SystemInit+0xa8>
        {
            if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk)
    5e6c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5e70:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    5e74:	f013 0f01 	tst.w	r3, #1
    5e78:	d006      	beq.n	5e88 <SystemInit+0xa8>
            {
                NRF_POWER_S->EVENTS_SLEEPENTER = 0;
    5e7a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5e7e:	2200      	movs	r2, #0
    5e80:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
                NRF_POWER_S->EVENTS_SLEEPEXIT = 0;
    5e84:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
            }
        }

        /* Workaround for Errata 55 "Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_55())
    5e88:	f7ff ff54 	bl	5d34 <nrf53_errata_55>
    5e8c:	b160      	cbz	r0, 5ea8 <SystemInit+0xc8>
        {
            if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk){
    5e8e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5e92:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    5e96:	f013 0f01 	tst.w	r3, #1
    5e9a:	d005      	beq.n	5ea8 <SystemInit+0xc8>
                NRF_RESET_S->RESETREAS = ~RESET_RESETREAS_RESETPIN_Msk;
    5e9c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5ea0:	f06f 0201 	mvn.w	r2, #1
    5ea4:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
            }
        }

        /* Workaround for Errata 69 "VREGMAIN configuration is not retained in System OFF" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_69())
    5ea8:	f7ff ff62 	bl	5d70 <nrf53_errata_69>
    5eac:	b110      	cbz	r0, 5eb4 <SystemInit+0xd4>
        {
            *((volatile uint32_t *)0x5000470Cul) =0x65ul;
    5eae:	4b0b      	ldr	r3, [pc, #44]	; (5edc <SystemInit+0xfc>)
    5eb0:	2265      	movs	r2, #101	; 0x65
    5eb2:	601a      	str	r2, [r3, #0]

        #endif

        /* Allow Non-Secure code to run FPU instructions.
         * If only the secure code should control FPU power state these registers should be configured accordingly in the secure application code. */
        SCB->NSACR |= (3UL << 10);
    5eb4:	4a0d      	ldr	r2, [pc, #52]	; (5eec <SystemInit+0x10c>)
    5eb6:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    5eba:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    5ebe:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
                /* Do nothing, allow user code to handle APPROTECT. Use this if you want to enable authenticated debug. */

        #else
            /* Load APPROTECT soft branch from UICR.
               If UICR->APPROTECT is disabled, CTRLAP->APPROTECT will be disabled. */
            NRF_CTRLAP_S->APPROTECT.DISABLE = NRF_UICR_S->APPROTECT;
    5ec2:	4a0b      	ldr	r2, [pc, #44]	; (5ef0 <SystemInit+0x110>)
    5ec4:	6811      	ldr	r1, [r2, #0]
    5ec6:	4b0b      	ldr	r3, [pc, #44]	; (5ef4 <SystemInit+0x114>)
    5ec8:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
                /* Do nothing, allow user code to handle SECURE APPROTECT. Use this if you want to enable authenticated debug. */

        #else
            /* Load SECURE APPROTECT soft branch from UICR.
               If UICR->SECUREAPPROTECT is disabled, CTRLAP->SECUREAPPROTECT will be disabled. */
            NRF_CTRLAP_S->SECUREAPPROTECT.DISABLE = NRF_UICR_S->SECUREAPPROTECT;
    5ecc:	69d2      	ldr	r2, [r2, #28]
    5ece:	f8c3 254c 	str.w	r2, [r3, #1356]	; 0x54c
        SCB->CPACR |= (3UL << 20) | (3UL << 22);
        __DSB();
        __ISB();
    #endif

    SystemCoreClockUpdate();
    5ed2:	f7ff ff75 	bl	5dc0 <SystemCoreClockUpdate>
}
    5ed6:	bd08      	pop	{r3, pc}
    5ed8:	50004a20 	.word	0x50004a20
    5edc:	5000470c 	.word	0x5000470c
    5ee0:	50039530 	.word	0x50039530
    5ee4:	beef0044 	.word	0xbeef0044
    5ee8:	5003254c 	.word	0x5003254c
    5eec:	e000ed00 	.word	0xe000ed00
    5ef0:	00ff8000 	.word	0x00ff8000
    5ef4:	50006000 	.word	0x50006000

00005ef8 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    5ef8:	4b05      	ldr	r3, [pc, #20]	; (5f10 <nrfx_clock_init+0x18>)
    5efa:	791b      	ldrb	r3, [r3, #4]
    5efc:	b92b      	cbnz	r3, 5f0a <nrfx_clock_init+0x12>
    else
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
    5efe:	4b04      	ldr	r3, [pc, #16]	; (5f10 <nrfx_clock_init+0x18>)
    5f00:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    5f02:	2201      	movs	r2, #1
    5f04:	711a      	strb	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    5f06:	4803      	ldr	r0, [pc, #12]	; (5f14 <nrfx_clock_init+0x1c>)
    5f08:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    5f0a:	4803      	ldr	r0, [pc, #12]	; (5f18 <nrfx_clock_init+0x20>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    5f0c:	4770      	bx	lr
    5f0e:	bf00      	nop
    5f10:	20007398 	.word	0x20007398
    5f14:	0bad0000 	.word	0x0bad0000
    5f18:	0bad000c 	.word	0x0bad000c

00005f1c <nrfx_clock_start>:
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    5f1c:	2803      	cmp	r0, #3
    5f1e:	d84e      	bhi.n	5fbe <nrfx_clock_start+0xa2>
    5f20:	e8df f000 	tbb	[pc, r0]
    5f24:	40322702 	.word	0x40322702
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5f28:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    5f2c:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    5f30:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5f34:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    5f38:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    5f3c:	d111      	bne.n	5f62 <nrfx_clock_start+0x46>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5f3e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5f42:	2201      	movs	r2, #1
    5f44:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5f48:	4b1d      	ldr	r3, [pc, #116]	; (5fc0 <nrfx_clock_start+0xa4>)
    5f4a:	2200      	movs	r2, #0
    5f4c:	601a      	str	r2, [r3, #0]
    5f4e:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5f50:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5f54:	2202      	movs	r2, #2
    5f56:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5f5a:	3308      	adds	r3, #8
    5f5c:	2201      	movs	r2, #1
    5f5e:	601a      	str	r2, [r3, #0]
}
    5f60:	4770      	bx	lr
    {
        case NRF_CLOCK_DOMAIN_LFCLK:
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
            {
                nrf_clock_lfclk_t lfclksrc;
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    5f62:	2b02      	cmp	r3, #2
    5f64:	d1eb      	bne.n	5f3e <nrfx_clock_start+0x22>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5f66:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5f6a:	2202      	movs	r2, #2
    5f6c:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
    5f70:	e7ea      	b.n	5f48 <nrfx_clock_start+0x2c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5f72:	4b14      	ldr	r3, [pc, #80]	; (5fc4 <nrfx_clock_start+0xa8>)
    5f74:	2200      	movs	r2, #0
    5f76:	601a      	str	r2, [r3, #0]
    5f78:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5f7a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5f7e:	2201      	movs	r2, #1
    5f80:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5f84:	601a      	str	r2, [r3, #0]
}
    5f86:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5f88:	4b0f      	ldr	r3, [pc, #60]	; (5fc8 <nrfx_clock_start+0xac>)
    5f8a:	2200      	movs	r2, #0
    5f8c:	601a      	str	r2, [r3, #0]
    5f8e:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5f90:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5f94:	f44f 7200 	mov.w	r2, #512	; 0x200
    5f98:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5f9c:	3320      	adds	r3, #32
    5f9e:	2201      	movs	r2, #1
    5fa0:	601a      	str	r2, [r3, #0]
}
    5fa2:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5fa4:	4b09      	ldr	r3, [pc, #36]	; (5fcc <nrfx_clock_start+0xb0>)
    5fa6:	2200      	movs	r2, #0
    5fa8:	601a      	str	r2, [r3, #0]
    5faa:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5fac:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5fb0:	f44f 7280 	mov.w	r2, #256	; 0x100
    5fb4:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5fb8:	3318      	adds	r3, #24
    5fba:	2201      	movs	r2, #1
    5fbc:	601a      	str	r2, [r3, #0]
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    5fbe:	4770      	bx	lr
    5fc0:	50005104 	.word	0x50005104
    5fc4:	50005100 	.word	0x50005100
    5fc8:	50005124 	.word	0x50005124
    5fcc:	50005120 	.word	0x50005120

00005fd0 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    5fd0:	b570      	push	{r4, r5, r6, lr}
    5fd2:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    5fd4:	2803      	cmp	r0, #3
    5fd6:	f200 80cd 	bhi.w	6174 <nrfx_clock_stop+0x1a4>
    5fda:	e8df f000 	tbb	[pc, r0]
    5fde:	1402      	.short	0x1402
    5fe0:	3021      	.short	0x3021
    p_reg->INTENCLR = mask;
    5fe2:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5fe6:	2202      	movs	r2, #2
    5fe8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5fec:	f503 7382 	add.w	r3, r3, #260	; 0x104
    5ff0:	2200      	movs	r2, #0
    5ff2:	601a      	str	r2, [r3, #0]
    5ff4:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5ff6:	4b60      	ldr	r3, [pc, #384]	; (6178 <nrfx_clock_stop+0x1a8>)
    5ff8:	2201      	movs	r2, #1
    5ffa:	601a      	str	r2, [r3, #0]
            NRFX_ASSERT(0);
            return;
    }

    bool stopped;
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    5ffc:	2c01      	cmp	r4, #1
    5ffe:	d02d      	beq.n	605c <nrfx_clock_stop+0x8c>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
                       (clk_src != NRF_CLOCK_HFCLK_HIGH_ACCURACY)), 10000, 1, stopped);
    }
    else
    {
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    6000:	f242 7510 	movw	r5, #10000	; 0x2710
    6004:	e0a1      	b.n	614a <nrfx_clock_stop+0x17a>
    p_reg->INTENCLR = mask;
    6006:	2301      	movs	r3, #1
    6008:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    600c:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6010:	f502 7280 	add.w	r2, r2, #256	; 0x100
    6014:	2100      	movs	r1, #0
    6016:	6011      	str	r1, [r2, #0]
    6018:	6812      	ldr	r2, [r2, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    601a:	4a58      	ldr	r2, [pc, #352]	; (617c <nrfx_clock_stop+0x1ac>)
    601c:	6013      	str	r3, [r2, #0]
}
    601e:	e7ed      	b.n	5ffc <nrfx_clock_stop+0x2c>
    p_reg->INTENCLR = mask;
    6020:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6024:	f44f 7200 	mov.w	r2, #512	; 0x200
    6028:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    602c:	f503 7392 	add.w	r3, r3, #292	; 0x124
    6030:	2200      	movs	r2, #0
    6032:	601a      	str	r2, [r3, #0]
    6034:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6036:	4b52      	ldr	r3, [pc, #328]	; (6180 <nrfx_clock_stop+0x1b0>)
    6038:	2201      	movs	r2, #1
    603a:	601a      	str	r2, [r3, #0]
}
    603c:	e7de      	b.n	5ffc <nrfx_clock_stop+0x2c>
    p_reg->INTENCLR = mask;
    603e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6042:	f44f 7280 	mov.w	r2, #256	; 0x100
    6046:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    604a:	f503 7390 	add.w	r3, r3, #288	; 0x120
    604e:	2200      	movs	r2, #0
    6050:	601a      	str	r2, [r3, #0]
    6052:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6054:	4b4b      	ldr	r3, [pc, #300]	; (6184 <nrfx_clock_stop+0x1b4>)
    6056:	2201      	movs	r2, #1
    6058:	601a      	str	r2, [r3, #0]
}
    605a:	e7cf      	b.n	5ffc <nrfx_clock_stop+0x2c>
        nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    605c:	4626      	mov	r6, r4
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    605e:	f242 7510 	movw	r5, #10000	; 0x2710
    6062:	e035      	b.n	60d0 <nrfx_clock_stop+0x100>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    6064:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6068:	f8d3 6418 	ldr.w	r6, [r3, #1048]	; 0x418
    606c:	f006 0603 	and.w	r6, r6, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    6070:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
    6074:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    6078:	d13a      	bne.n	60f0 <nrfx_clock_stop+0x120>
    return false;
    607a:	2300      	movs	r3, #0
    607c:	e01f      	b.n	60be <nrfx_clock_stop+0xee>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    607e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6082:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
    6086:	f006 0601 	and.w	r6, r6, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    608a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    608e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    6092:	d12f      	bne.n	60f4 <nrfx_clock_stop+0x124>
    return false;
    6094:	2300      	movs	r3, #0
    6096:	e012      	b.n	60be <nrfx_clock_stop+0xee>
                    (nrf_clock_hfclk_t)((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_SRC_Msk)
    6098:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    609c:	f8d3 645c 	ldr.w	r6, [r3, #1116]	; 0x45c
    60a0:	f006 0601 	and.w	r6, r6, #1
            if ((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_STATE_Msk)
    60a4:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
    60a8:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    60ac:	d124      	bne.n	60f8 <nrfx_clock_stop+0x128>
    return false;
    60ae:	2300      	movs	r3, #0
    60b0:	e005      	b.n	60be <nrfx_clock_stop+0xee>
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
    60b2:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    60b6:	f8d3 3454 	ldr.w	r3, [r3, #1108]	; 0x454
    60ba:	f3c3 4300 	ubfx	r3, r3, #16, #1
    60be:	2b00      	cmp	r3, #0
    60c0:	d058      	beq.n	6174 <nrfx_clock_stop+0x1a4>
    60c2:	2e01      	cmp	r6, #1
    60c4:	d156      	bne.n	6174 <nrfx_clock_stop+0x1a4>
    60c6:	2001      	movs	r0, #1
    60c8:	f00c ffc8 	bl	1305c <nrfx_busy_wait>
    60cc:	3d01      	subs	r5, #1
    60ce:	d051      	beq.n	6174 <nrfx_clock_stop+0x1a4>
    switch (domain)
    60d0:	2c03      	cmp	r4, #3
    60d2:	d80b      	bhi.n	60ec <nrfx_clock_stop+0x11c>
    60d4:	a301      	add	r3, pc, #4	; (adr r3, 60dc <nrfx_clock_stop+0x10c>)
    60d6:	f853 f024 	ldr.w	pc, [r3, r4, lsl #2]
    60da:	bf00      	nop
    60dc:	00006065 	.word	0x00006065
    60e0:	0000607f 	.word	0x0000607f
    60e4:	00006099 	.word	0x00006099
    60e8:	000060b3 	.word	0x000060b3
    60ec:	2300      	movs	r3, #0
    60ee:	e7e6      	b.n	60be <nrfx_clock_stop+0xee>
                return true;
    60f0:	2301      	movs	r3, #1
    60f2:	e7e4      	b.n	60be <nrfx_clock_stop+0xee>
                return true;
    60f4:	2301      	movs	r3, #1
    60f6:	e7e2      	b.n	60be <nrfx_clock_stop+0xee>
                return true;
    60f8:	2301      	movs	r3, #1
    60fa:	e7e0      	b.n	60be <nrfx_clock_stop+0xee>
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    60fc:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6100:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
    6104:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    6108:	d12e      	bne.n	6168 <nrfx_clock_stop+0x198>
    return false;
    610a:	2300      	movs	r3, #0
    610c:	e017      	b.n	613e <nrfx_clock_stop+0x16e>
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    610e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6112:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    6116:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    611a:	d127      	bne.n	616c <nrfx_clock_stop+0x19c>
    return false;
    611c:	2300      	movs	r3, #0
    611e:	e00e      	b.n	613e <nrfx_clock_stop+0x16e>
            if ((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_STATE_Msk)
    6120:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6124:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
    6128:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    612c:	d120      	bne.n	6170 <nrfx_clock_stop+0x1a0>
    return false;
    612e:	2300      	movs	r3, #0
    6130:	e005      	b.n	613e <nrfx_clock_stop+0x16e>
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
    6132:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6136:	f8d3 3454 	ldr.w	r3, [r3, #1108]	; 0x454
    613a:	f3c3 4300 	ubfx	r3, r3, #16, #1
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    613e:	b1cb      	cbz	r3, 6174 <nrfx_clock_stop+0x1a4>
    6140:	2001      	movs	r0, #1
    6142:	f00c ff8b 	bl	1305c <nrfx_busy_wait>
    6146:	3d01      	subs	r5, #1
    6148:	d014      	beq.n	6174 <nrfx_clock_stop+0x1a4>
    switch (domain)
    614a:	2c03      	cmp	r4, #3
    614c:	d80a      	bhi.n	6164 <nrfx_clock_stop+0x194>
    614e:	a301      	add	r3, pc, #4	; (adr r3, 6154 <nrfx_clock_stop+0x184>)
    6150:	f853 f024 	ldr.w	pc, [r3, r4, lsl #2]
    6154:	000060fd 	.word	0x000060fd
    6158:	0000610f 	.word	0x0000610f
    615c:	00006121 	.word	0x00006121
    6160:	00006133 	.word	0x00006133
    6164:	2300      	movs	r3, #0
    6166:	e7ea      	b.n	613e <nrfx_clock_stop+0x16e>
                return true;
    6168:	2301      	movs	r3, #1
    616a:	e7e8      	b.n	613e <nrfx_clock_stop+0x16e>
                return true;
    616c:	2301      	movs	r3, #1
    616e:	e7e6      	b.n	613e <nrfx_clock_stop+0x16e>
                return true;
    6170:	2301      	movs	r3, #1
    6172:	e7e4      	b.n	613e <nrfx_clock_stop+0x16e>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    6174:	bd70      	pop	{r4, r5, r6, pc}
    6176:	bf00      	nop
    6178:	5000500c 	.word	0x5000500c
    617c:	50005004 	.word	0x50005004
    6180:	50005024 	.word	0x50005024
    6184:	5000501c 	.word	0x5000501c

00006188 <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    6188:	b508      	push	{r3, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    618a:	4b2a      	ldr	r3, [pc, #168]	; (6234 <nrfx_power_clock_irq_handler+0xac>)
    618c:	681b      	ldr	r3, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    618e:	b15b      	cbz	r3, 61a8 <nrfx_power_clock_irq_handler+0x20>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6190:	4b28      	ldr	r3, [pc, #160]	; (6234 <nrfx_power_clock_irq_handler+0xac>)
    6192:	2000      	movs	r0, #0
    6194:	6018      	str	r0, [r3, #0]
    6196:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    6198:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    619c:	2201      	movs	r2, #1
    619e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    61a2:	4b25      	ldr	r3, [pc, #148]	; (6238 <nrfx_power_clock_irq_handler+0xb0>)
    61a4:	681b      	ldr	r3, [r3, #0]
    61a6:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    61a8:	4b24      	ldr	r3, [pc, #144]	; (623c <nrfx_power_clock_irq_handler+0xb4>)
    61aa:	681b      	ldr	r3, [r3, #0]
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    61ac:	b1b3      	cbz	r3, 61dc <nrfx_power_clock_irq_handler+0x54>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    61ae:	4b23      	ldr	r3, [pc, #140]	; (623c <nrfx_power_clock_irq_handler+0xb4>)
    61b0:	2200      	movs	r2, #0
    61b2:	601a      	str	r2, [r3, #0]
    61b4:	681b      	ldr	r3, [r3, #0]
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    61b6:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    61ba:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    61be:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    61c2:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    61c6:	2b01      	cmp	r3, #1
    61c8:	d02b      	beq.n	6222 <nrfx_power_clock_irq_handler+0x9a>
    p_reg->INTENCLR = mask;
    61ca:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    61ce:	2202      	movs	r2, #2
    61d0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        else
#endif
        {
            // After the LF clock external source start invoke user callback.
            nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_LF_STARTED_MASK);
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    61d4:	4b18      	ldr	r3, [pc, #96]	; (6238 <nrfx_power_clock_irq_handler+0xb0>)
    61d6:	681b      	ldr	r3, [r3, #0]
    61d8:	2001      	movs	r0, #1
    61da:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    61dc:	4b18      	ldr	r3, [pc, #96]	; (6240 <nrfx_power_clock_irq_handler+0xb8>)
    61de:	681b      	ldr	r3, [r3, #0]
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_CAL_DONE);
    }
#endif // NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)

#if NRF_CLOCK_HAS_HFCLKAUDIO
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED))
    61e0:	b16b      	cbz	r3, 61fe <nrfx_power_clock_irq_handler+0x76>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    61e2:	4b17      	ldr	r3, [pc, #92]	; (6240 <nrfx_power_clock_irq_handler+0xb8>)
    61e4:	2200      	movs	r2, #0
    61e6:	601a      	str	r2, [r3, #0]
    61e8:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    61ea:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    61ee:	f44f 7280 	mov.w	r2, #256	; 0x100
    61f2:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLKAUDIO_STARTED);
    61f6:	4b10      	ldr	r3, [pc, #64]	; (6238 <nrfx_power_clock_irq_handler+0xb0>)
    61f8:	681b      	ldr	r3, [r3, #0]
    61fa:	2004      	movs	r0, #4
    61fc:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    61fe:	4b11      	ldr	r3, [pc, #68]	; (6244 <nrfx_power_clock_irq_handler+0xbc>)
    6200:	681b      	ldr	r3, [r3, #0]
    }
#endif

#if NRF_CLOCK_HAS_HFCLK192M
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED))
    6202:	b16b      	cbz	r3, 6220 <nrfx_power_clock_irq_handler+0x98>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6204:	4b0f      	ldr	r3, [pc, #60]	; (6244 <nrfx_power_clock_irq_handler+0xbc>)
    6206:	2200      	movs	r2, #0
    6208:	601a      	str	r2, [r3, #0]
    620a:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    620c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6210:	f44f 7200 	mov.w	r2, #512	; 0x200
    6214:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLK192MSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    6218:	4b07      	ldr	r3, [pc, #28]	; (6238 <nrfx_power_clock_irq_handler+0xb0>)
    621a:	681b      	ldr	r3, [r3, #0]
    621c:	2005      	movs	r0, #5
    621e:	4798      	blx	r3
    }
#endif
}
    6220:	bd08      	pop	{r3, pc}
    p_reg->LFCLKSRC = (uint32_t)(source);
    6222:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6226:	2202      	movs	r2, #2
    6228:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    622c:	3308      	adds	r3, #8
    622e:	2201      	movs	r2, #1
    6230:	601a      	str	r2, [r3, #0]
}
    6232:	e7d3      	b.n	61dc <nrfx_power_clock_irq_handler+0x54>
    6234:	50005100 	.word	0x50005100
    6238:	20007398 	.word	0x20007398
    623c:	50005104 	.word	0x50005104
    6240:	50005120 	.word	0x50005120
    6244:	50005124 	.word	0x50005124

00006248 <nrfx_dppi_channel_alloc>:
    // Clear all allocated groups.
    m_allocated_groups = 0;
}

nrfx_err_t nrfx_dppi_channel_alloc(uint8_t * p_channel)
{
    6248:	b470      	push	{r4, r5, r6}
	__asm__ volatile(
    624a:	f04f 0320 	mov.w	r3, #32
    624e:	f3ef 8611 	mrs	r6, BASEPRI
    6252:	f383 8812 	msr	BASEPRI_MAX, r3
    6256:	f3bf 8f6f 	isb	sy
    nrfx_err_t err_code;

    NRFX_CRITICAL_SECTION_ENTER();
    // Get mask of available DPPI channels
    uint32_t remaining_channels = DPPI_AVAILABLE_CHANNELS_MASK & ~(m_allocated_channels);
    625a:	4b0e      	ldr	r3, [pc, #56]	; (6294 <nrfx_dppi_channel_alloc+0x4c>)
    625c:	681d      	ldr	r5, [r3, #0]
    uint8_t channel = 0;

    if (!remaining_channels)
    625e:	43e9      	mvns	r1, r5
    6260:	d016      	beq.n	6290 <nrfx_dppi_channel_alloc+0x48>
    uint8_t channel = 0;
    6262:	2300      	movs	r3, #0
        err_code = NRFX_ERROR_NO_MEM;
    }
    else
    {
        // Find first free channel
        while (!(remaining_channels & DPPI_BIT_SET(channel)))
    6264:	fa21 f203 	lsr.w	r2, r1, r3
    6268:	f012 0f01 	tst.w	r2, #1
    626c:	d102      	bne.n	6274 <nrfx_dppi_channel_alloc+0x2c>
        {
            channel++;
    626e:	3301      	adds	r3, #1
    6270:	b2db      	uxtb	r3, r3
    6272:	e7f7      	b.n	6264 <nrfx_dppi_channel_alloc+0x1c>
        }

        m_allocated_channels |= DPPI_BIT_SET(channel);
    6274:	2201      	movs	r2, #1
    6276:	fa02 f403 	lsl.w	r4, r2, r3
    627a:	4325      	orrs	r5, r4
    627c:	4a05      	ldr	r2, [pc, #20]	; (6294 <nrfx_dppi_channel_alloc+0x4c>)
    627e:	6015      	str	r5, [r2, #0]
        *p_channel = channel;
    6280:	7003      	strb	r3, [r0, #0]

        err_code = NRFX_SUCCESS;
    6282:	4805      	ldr	r0, [pc, #20]	; (6298 <nrfx_dppi_channel_alloc+0x50>)
	__asm__ volatile(
    6284:	f386 8811 	msr	BASEPRI, r6
    6288:	f3bf 8f6f 	isb	sy
        NRFX_LOG_INFO("Function: %s, error code: %s.",
                      __func__,
                      NRFX_LOG_ERROR_STRING_GET(err_code));
    }
    return err_code;
}
    628c:	bc70      	pop	{r4, r5, r6}
    628e:	4770      	bx	lr
        err_code = NRFX_ERROR_NO_MEM;
    6290:	4802      	ldr	r0, [pc, #8]	; (629c <nrfx_dppi_channel_alloc+0x54>)
    6292:	e7f7      	b.n	6284 <nrfx_dppi_channel_alloc+0x3c>
    6294:	200073a0 	.word	0x200073a0
    6298:	0bad0000 	.word	0x0bad0000
    629c:	0bad0002 	.word	0x0bad0002

000062a0 <is_allocated_channel>:
    NRFX_LOG_INFO("Uninitialized.");
}

static bool is_allocated_channel(uint8_t index)
{
    return m_cb.allocated_channels_mask & (1UL << index);
    62a0:	4b04      	ldr	r3, [pc, #16]	; (62b4 <is_allocated_channel+0x14>)
    62a2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
    62a4:	2301      	movs	r3, #1
    62a6:	4083      	lsls	r3, r0
    62a8:	421a      	tst	r2, r3
}
    62aa:	bf14      	ite	ne
    62ac:	2001      	movne	r0, #1
    62ae:	2000      	moveq	r0, #0
    62b0:	4770      	bx	lr
    62b2:	bf00      	nop
    62b4:	200073a4 	.word	0x200073a4

000062b8 <channel_allocated_set>:
    return NRFX_GPIOTE_APP_CHANNELS_MASK & (1UL << index);
}

static void channel_allocated_set(uint8_t index)
{
    m_cb.allocated_channels_mask |= (1UL << index);
    62b8:	2301      	movs	r3, #1
    62ba:	fa03 f000 	lsl.w	r0, r3, r0
    62be:	4a02      	ldr	r2, [pc, #8]	; (62c8 <channel_allocated_set+0x10>)
    62c0:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
    62c2:	4303      	orrs	r3, r0
    62c4:	65d3      	str	r3, [r2, #92]	; 0x5c
}
    62c6:	4770      	bx	lr
    62c8:	200073a4 	.word	0x200073a4

000062cc <channel_allocated_clr>:

static void channel_allocated_clr(uint8_t index)
{
    m_cb.allocated_channels_mask &= ~(1UL << index);
    62cc:	2301      	movs	r3, #1
    62ce:	fa03 f000 	lsl.w	r0, r3, r0
    62d2:	4a03      	ldr	r2, [pc, #12]	; (62e0 <channel_allocated_clr+0x14>)
    62d4:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
    62d6:	ea23 0300 	bic.w	r3, r3, r0
    62da:	65d3      	str	r3, [r2, #92]	; 0x5c
}
    62dc:	4770      	bx	lr
    62de:	bf00      	nop
    62e0:	200073a4 	.word	0x200073a4

000062e4 <nrfx_gpiote_channel_free>:

nrfx_err_t nrfx_gpiote_channel_free(uint8_t channel)
{
    62e4:	b538      	push	{r3, r4, r5, lr}
    62e6:	4604      	mov	r4, r0
    nrfx_err_t err_code = NRFX_SUCCESS;

    if (!is_app_channel(channel))
    62e8:	f00c fecd 	bl	13086 <is_app_channel>
    62ec:	b908      	cbnz	r0, 62f2 <nrfx_gpiote_channel_free+0xe>
    {
        err_code = NRFX_ERROR_INVALID_PARAM;
    62ee:	4809      	ldr	r0, [pc, #36]	; (6314 <nrfx_gpiote_channel_free+0x30>)
        NRFX_CRITICAL_SECTION_EXIT();
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    62f0:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    62f2:	f04f 0320 	mov.w	r3, #32
    62f6:	f3ef 8511 	mrs	r5, BASEPRI
    62fa:	f383 8812 	msr	BASEPRI_MAX, r3
    62fe:	f3bf 8f6f 	isb	sy
        channel_allocated_clr(channel);
    6302:	4620      	mov	r0, r4
    6304:	f7ff ffe2 	bl	62cc <channel_allocated_clr>
	__asm__ volatile(
    6308:	f385 8811 	msr	BASEPRI, r5
    630c:	f3bf 8f6f 	isb	sy
    nrfx_err_t err_code = NRFX_SUCCESS;
    6310:	4801      	ldr	r0, [pc, #4]	; (6318 <nrfx_gpiote_channel_free+0x34>)
}
    6312:	e7ed      	b.n	62f0 <nrfx_gpiote_channel_free+0xc>
    6314:	0bad0004 	.word	0x0bad0004
    6318:	0bad0000 	.word	0x0bad0000

0000631c <nrfx_gpiote_channel_alloc>:

nrfx_err_t nrfx_gpiote_channel_alloc(uint8_t * p_channel)
{
    631c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    6320:	4680      	mov	r8, r0
    nrfx_err_t err_code = NRFX_ERROR_NO_MEM;
    uint32_t mask = NRFX_GPIOTE_APP_CHANNELS_MASK;

    for (uint8_t ch_idx = 0; mask != 0; ch_idx++)
    6322:	2400      	movs	r4, #0
    uint32_t mask = NRFX_GPIOTE_APP_CHANNELS_MASK;
    6324:	25ff      	movs	r5, #255	; 0xff
    nrfx_err_t err_code = NRFX_ERROR_NO_MEM;
    6326:	4f17      	ldr	r7, [pc, #92]	; (6384 <nrfx_gpiote_channel_alloc+0x68>)
    for (uint8_t ch_idx = 0; mask != 0; ch_idx++)
    6328:	e013      	b.n	6352 <nrfx_gpiote_channel_alloc+0x36>
    {
        NRFX_CRITICAL_SECTION_ENTER();
        if ((mask & (1UL << ch_idx)) && (!is_allocated_channel(ch_idx)))
        {
            channel_allocated_set(ch_idx);
    632a:	4620      	mov	r0, r4
    632c:	f7ff ffc4 	bl	62b8 <channel_allocated_set>
            *p_channel = ch_idx;
    6330:	f888 4000 	strb.w	r4, [r8]
            err_code = NRFX_SUCCESS;
    6334:	4f14      	ldr	r7, [pc, #80]	; (6388 <nrfx_gpiote_channel_alloc+0x6c>)
	__asm__ volatile(
    6336:	f386 8811 	msr	BASEPRI, r6
    633a:	f3bf 8f6f 	isb	sy
        }
        NRFX_CRITICAL_SECTION_EXIT();

        if (err_code == NRFX_SUCCESS)
    633e:	4b12      	ldr	r3, [pc, #72]	; (6388 <nrfx_gpiote_channel_alloc+0x6c>)
    6340:	429f      	cmp	r7, r3
    6342:	d01b      	beq.n	637c <nrfx_gpiote_channel_alloc+0x60>
        {
            NRFX_LOG_INFO("Allocated channel: %d.", ch_idx);
            break;
        }

        mask &= ~(1UL << ch_idx);
    6344:	2301      	movs	r3, #1
    6346:	fa03 f309 	lsl.w	r3, r3, r9
    634a:	ea25 0503 	bic.w	r5, r5, r3
    for (uint8_t ch_idx = 0; mask != 0; ch_idx++)
    634e:	3401      	adds	r4, #1
    6350:	b2e4      	uxtb	r4, r4
    6352:	b19d      	cbz	r5, 637c <nrfx_gpiote_channel_alloc+0x60>
	__asm__ volatile(
    6354:	f04f 0320 	mov.w	r3, #32
    6358:	f3ef 8611 	mrs	r6, BASEPRI
    635c:	f383 8812 	msr	BASEPRI_MAX, r3
    6360:	f3bf 8f6f 	isb	sy
        if ((mask & (1UL << ch_idx)) && (!is_allocated_channel(ch_idx)))
    6364:	46a1      	mov	r9, r4
    6366:	fa25 f304 	lsr.w	r3, r5, r4
    636a:	f013 0f01 	tst.w	r3, #1
    636e:	d0e2      	beq.n	6336 <nrfx_gpiote_channel_alloc+0x1a>
    6370:	4620      	mov	r0, r4
    6372:	f7ff ff95 	bl	62a0 <is_allocated_channel>
    6376:	2800      	cmp	r0, #0
    6378:	d1dd      	bne.n	6336 <nrfx_gpiote_channel_alloc+0x1a>
    637a:	e7d6      	b.n	632a <nrfx_gpiote_channel_alloc+0xe>
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    637c:	4638      	mov	r0, r7
    637e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    6382:	bf00      	nop
    6384:	0bad0002 	.word	0x0bad0002
    6388:	0bad0000 	.word	0x0bad0000

0000638c <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj>:
}

SimpleMemoryAllocator::~SimpleMemoryAllocator() {}

TfLiteStatus SimpleMemoryAllocator::SetHeadBufferSize(size_t size,
                                                      size_t alignment) {
    638c:	b570      	push	{r4, r5, r6, lr}
    638e:	b082      	sub	sp, #8
    6390:	4604      	mov	r4, r0
  if (head_ != temp_) {
    6392:	6905      	ldr	r5, [r0, #16]
    6394:	6983      	ldr	r3, [r0, #24]
    6396:	429d      	cmp	r5, r3
    6398:	d006      	beq.n	63a8 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x1c>
    TF_LITE_REPORT_ERROR(
    639a:	490f      	ldr	r1, [pc, #60]	; (63d8 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x4c>)
    639c:	6840      	ldr	r0, [r0, #4]
    639e:	f00d fc76 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Internal error: SetHeadBufferSize() needs to be called "
        "after ResetTempAllocations().");
    return kTfLiteError;
    63a2:	2001      	movs	r0, #1
  }
  head_ = aligned_result + size;
  temp_ = head_;

  return kTfLiteOk;
}
    63a4:	b002      	add	sp, #8
    63a6:	bd70      	pop	{r4, r5, r6, pc}
    63a8:	460e      	mov	r6, r1
  uint8_t* const aligned_result = AlignPointerUp(buffer_head_, alignment);
    63aa:	4611      	mov	r1, r2
    63ac:	6880      	ldr	r0, [r0, #8]
    63ae:	f00c feae 	bl	1310e <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
    63b2:	6963      	ldr	r3, [r4, #20]
    63b4:	1a1b      	subs	r3, r3, r0
  if (available_memory < size) {
    63b6:	42b3      	cmp	r3, r6
    63b8:	d304      	bcc.n	63c4 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x38>
  head_ = aligned_result + size;
    63ba:	4430      	add	r0, r6
    63bc:	6120      	str	r0, [r4, #16]
  temp_ = head_;
    63be:	61a0      	str	r0, [r4, #24]
  return kTfLiteOk;
    63c0:	2000      	movs	r0, #0
    63c2:	e7ef      	b.n	63a4 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x18>
    TF_LITE_REPORT_ERROR(
    63c4:	1af2      	subs	r2, r6, r3
    63c6:	9200      	str	r2, [sp, #0]
    63c8:	4632      	mov	r2, r6
    63ca:	4904      	ldr	r1, [pc, #16]	; (63dc <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x50>)
    63cc:	6860      	ldr	r0, [r4, #4]
    63ce:	f00d fc5e 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    63d2:	2001      	movs	r0, #1
    63d4:	e7e6      	b.n	63a4 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x18>
    63d6:	bf00      	nop
    63d8:	00024cb4 	.word	0x00024cb4
    63dc:	00024d0c 	.word	0x00024d0c

000063e0 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj>:
  }
  tail_ = aligned_result;
  return aligned_result;
}

uint8_t* SimpleMemoryAllocator::AllocateTemp(size_t size, size_t alignment) {
    63e0:	b530      	push	{r4, r5, lr}
    63e2:	b083      	sub	sp, #12
    63e4:	4605      	mov	r5, r0
    63e6:	460c      	mov	r4, r1
  uint8_t* const aligned_result = AlignPointerUp(temp_, alignment);
    63e8:	4611      	mov	r1, r2
    63ea:	6980      	ldr	r0, [r0, #24]
    63ec:	f00c fe8f 	bl	1310e <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
    63f0:	696b      	ldr	r3, [r5, #20]
    63f2:	1a1b      	subs	r3, r3, r0
  if (available_memory < size) {
    63f4:	42a3      	cmp	r3, r4
    63f6:	d303      	bcc.n	6400 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x20>
                         "Failed to allocate temp memory. Requested: %u, "
                         "available %u, missing: %u",
                         size, available_memory, size - available_memory);
    return nullptr;
  }
  temp_ = aligned_result + size;
    63f8:	4404      	add	r4, r0
    63fa:	61ac      	str	r4, [r5, #24]
  return aligned_result;
}
    63fc:	b003      	add	sp, #12
    63fe:	bd30      	pop	{r4, r5, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
    6400:	1ae2      	subs	r2, r4, r3
    6402:	9200      	str	r2, [sp, #0]
    6404:	4622      	mov	r2, r4
    6406:	4903      	ldr	r1, [pc, #12]	; (6414 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x34>)
    6408:	6868      	ldr	r0, [r5, #4]
    640a:	f00d fc40 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    640e:	2000      	movs	r0, #0
    6410:	e7f4      	b.n	63fc <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x1c>
    6412:	bf00      	nop
    6414:	00024d50 	.word	0x00024d50

00006418 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj>:
                                                 size_t alignment) {
    6418:	b530      	push	{r4, r5, lr}
    641a:	b083      	sub	sp, #12
    641c:	4604      	mov	r4, r0
    641e:	460d      	mov	r5, r1
  uint8_t* const aligned_result = AlignPointerDown(tail_ - size, alignment);
    6420:	6940      	ldr	r0, [r0, #20]
    6422:	4611      	mov	r1, r2
    6424:	1b40      	subs	r0, r0, r5
    6426:	f00c fe79 	bl	1311c <_ZN6tflite16AlignPointerDownEPhj>
  if (aligned_result < head_) {
    642a:	6923      	ldr	r3, [r4, #16]
    642c:	4283      	cmp	r3, r0
    642e:	d802      	bhi.n	6436 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x1e>
  tail_ = aligned_result;
    6430:	6160      	str	r0, [r4, #20]
}
    6432:	b003      	add	sp, #12
    6434:	bd30      	pop	{r4, r5, pc}
    const size_t missing_memory = head_ - aligned_result;
    6436:	1a1b      	subs	r3, r3, r0
    TF_LITE_REPORT_ERROR(error_reporter_,
    6438:	9300      	str	r3, [sp, #0]
    643a:	1aeb      	subs	r3, r5, r3
    643c:	462a      	mov	r2, r5
    643e:	4903      	ldr	r1, [pc, #12]	; (644c <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x34>)
    6440:	6860      	ldr	r0, [r4, #4]
    6442:	f00d fc24 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    6446:	2000      	movs	r0, #0
    6448:	e7f3      	b.n	6432 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x1a>
    644a:	bf00      	nop
    644c:	00024d9c 	.word	0x00024d9c

00006450 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhS3_>:
SimpleMemoryAllocator::SimpleMemoryAllocator(ErrorReporter* error_reporter,
    6450:	b430      	push	{r4, r5}
      temp_(buffer_head_) {}
    6452:	4d05      	ldr	r5, [pc, #20]	; (6468 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhS3_+0x18>)
    6454:	6005      	str	r5, [r0, #0]
    6456:	6041      	str	r1, [r0, #4]
    6458:	6082      	str	r2, [r0, #8]
    645a:	60c3      	str	r3, [r0, #12]
    645c:	6102      	str	r2, [r0, #16]
    645e:	6143      	str	r3, [r0, #20]
    6460:	6182      	str	r2, [r0, #24]
    6462:	bc30      	pop	{r4, r5}
    6464:	4770      	bx	lr
    6466:	bf00      	nop
    6468:	00024df0 	.word	0x00024df0

0000646c <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj>:
    ErrorReporter* error_reporter, uint8_t* buffer_head, size_t buffer_size) {
    646c:	b510      	push	{r4, lr}
    646e:	b088      	sub	sp, #32
  TFLITE_DCHECK(error_reporter != nullptr);
    6470:	b300      	cbz	r0, 64b4 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x48>
    6472:	460c      	mov	r4, r1
    6474:	4613      	mov	r3, r2
    6476:	4601      	mov	r1, r0
  TFLITE_DCHECK(buffer_head != nullptr);
    6478:	b1f4      	cbz	r4, 64b8 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x4c>
      SimpleMemoryAllocator(error_reporter, buffer_head, buffer_size);
    647a:	4622      	mov	r2, r4
    647c:	a801      	add	r0, sp, #4
    647e:	f00c fe14 	bl	130aa <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhj>
  uint8_t* allocator_buffer = tmp.AllocateFromTail(
    6482:	2204      	movs	r2, #4
    6484:	211c      	movs	r1, #28
    6486:	eb0d 0002 	add.w	r0, sp, r2
    648a:	f7ff ffc5 	bl	6418 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj>
  return new (allocator_buffer) SimpleMemoryAllocator(tmp);
    648e:	4603      	mov	r3, r0
    6490:	b168      	cbz	r0, 64ae <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x42>
namespace tflite {

// TODO(petewarden): This allocator never frees up or reuses  any memory, even
// though we have enough information about lifetimes of the tensors to do so.
// This makes it pretty wasteful, so we should use a more intelligent method.
class SimpleMemoryAllocator {
    6492:	4a0a      	ldr	r2, [pc, #40]	; (64bc <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x50>)
    6494:	6002      	str	r2, [r0, #0]
    6496:	9a02      	ldr	r2, [sp, #8]
    6498:	6042      	str	r2, [r0, #4]
    649a:	9a03      	ldr	r2, [sp, #12]
    649c:	6082      	str	r2, [r0, #8]
    649e:	9a04      	ldr	r2, [sp, #16]
    64a0:	60c2      	str	r2, [r0, #12]
    64a2:	9a05      	ldr	r2, [sp, #20]
    64a4:	6102      	str	r2, [r0, #16]
    64a6:	9a06      	ldr	r2, [sp, #24]
    64a8:	6142      	str	r2, [r0, #20]
    64aa:	9a07      	ldr	r2, [sp, #28]
    64ac:	6182      	str	r2, [r0, #24]
}
    64ae:	4618      	mov	r0, r3
    64b0:	b008      	add	sp, #32
    64b2:	bd10      	pop	{r4, pc}
  TFLITE_DCHECK(error_reporter != nullptr);
    64b4:	f00f fe01 	bl	160ba <abort>
  TFLITE_DCHECK(buffer_head != nullptr);
    64b8:	f00f fdff 	bl	160ba <abort>
    64bc:	00024df0 	.word	0x00024df0

000064c0 <DebugLog>:

#ifndef TF_LITE_STRIP_ERROR_STRINGS
#include <cstdio>
#endif

extern "C" void DebugLog(const char* s) {
    64c0:	b508      	push	{r3, lr}
    64c2:	4602      	mov	r2, r0
#ifndef TF_LITE_STRIP_ERROR_STRINGS
  // Reusing TF_LITE_STRIP_ERROR_STRINGS to disable DebugLog completely to get
  // maximum reduction in binary size. This is because we have DebugLog calls
  // via TF_LITE_CHECK that are not stubbed out by TF_LITE_REPORT_ERROR.
  fprintf(stderr, "%s", s);
    64c4:	4b03      	ldr	r3, [pc, #12]	; (64d4 <DebugLog+0x14>)
    64c6:	681b      	ldr	r3, [r3, #0]
    64c8:	4903      	ldr	r1, [pc, #12]	; (64d8 <DebugLog+0x18>)
    64ca:	68d8      	ldr	r0, [r3, #12]
    64cc:	f00a fa2c 	bl	10928 <fiprintf>
#endif
}
    64d0:	bd08      	pop	{r3, pc}
    64d2:	bf00      	nop
    64d4:	200000cc 	.word	0x200000cc
    64d8:	00024e08 	.word	0x00024e08

000064dc <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list>:

namespace {
uint8_t micro_error_reporter_buffer[sizeof(tflite::MicroErrorReporter)];
tflite::MicroErrorReporter* error_reporter_ = nullptr;

void Log(const char* format, va_list args) {
    64dc:	b500      	push	{lr}
    64de:	b0c1      	sub	sp, #260	; 0x104
    64e0:	4602      	mov	r2, r0
    64e2:	460b      	mov	r3, r1
  // Only pulling in the implementation of this function for builds where we
  // expect to make use of it to be extra cautious about not increasing the code
  // size.
  static constexpr int kMaxLogLen = 256;
  char log_buffer[kMaxLogLen];
  MicroVsnprintf(log_buffer, kMaxLogLen, format, args);
    64e4:	f44f 7180 	mov.w	r1, #256	; 0x100
    64e8:	4668      	mov	r0, sp
    64ea:	f000 f917 	bl	671c <MicroVsnprintf>
  DebugLog(log_buffer);
    64ee:	4668      	mov	r0, sp
    64f0:	f7ff ffe6 	bl	64c0 <DebugLog>
  DebugLog("\r\n");
    64f4:	4802      	ldr	r0, [pc, #8]	; (6500 <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list+0x24>)
    64f6:	f7ff ffe3 	bl	64c0 <DebugLog>
#endif
}
    64fa:	b041      	add	sp, #260	; 0x104
    64fc:	f85d fb04 	ldr.w	pc, [sp], #4
    6500:	0002784c 	.word	0x0002784c

00006504 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE>:
  return kTfLiteOk;
}

TfLiteStatus BytesRequiredForTensor(const tflite::Tensor& flatbuffer_tensor,
                                    size_t* bytes, size_t* type_size,
                                    ErrorReporter* error_reporter) {
    6504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6508:	b083      	sub	sp, #12
    650a:	4680      	mov	r8, r0
    650c:	468b      	mov	fp, r1
    650e:	4692      	mov	sl, r2
    6510:	4699      	mov	r9, r3
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_SHAPE);
    6512:	4606      	mov	r6, r0
// "tables" use an offset table (possibly shared) that allows fields to be
// omitted and added at will, but uses an extra indirection to read.
class Table {
 public:
  const uint8_t *GetVTable() const {
    return data_ - ReadScalar<soffset_t>(data_);
    6514:	f00c fe78 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6518:	eba8 0400 	sub.w	r4, r8, r0
  // if the field was not present.
  voffset_t GetOptionalFieldOffset(voffset_t field) const {
    // The vtable offset is always at the start.
    auto vtable = GetVTable();
    // The first element is the size of the vtable (fields + type id + itself).
    auto vtsize = ReadScalar<voffset_t>(vtable);
    651c:	4620      	mov	r0, r4
    651e:	f00c fe79 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    // If the field we're accessing is outside the vtable, we're reading older
    // data, so it's the same as if the offset was 0 (not present).
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6522:	2804      	cmp	r0, #4
    6524:	d90d      	bls.n	6542 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x3e>
    6526:	1d20      	adds	r0, r4, #4
    6528:	f00c fe74 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
  }

  template<typename P> P GetPointer(voffset_t field) {
    auto field_offset = GetOptionalFieldOffset(field);
    auto p = data_ + field_offset;
    652c:	eb08 0400 	add.w	r4, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6530:	b148      	cbz	r0, 6546 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x42>
    6532:	4620      	mov	r0, r4
    6534:	f00c fe62 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6538:	4404      	add	r4, r0
  int element_count = 1;
  // If flatbuffer_tensor.shape == nullptr, then flatbuffer_tensor is a scalar
  // so has 1 element.
  if (flatbuffer_tensor.shape() != nullptr) {
    653a:	b3ac      	cbz	r4, 65a8 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xa4>
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
    653c:	2500      	movs	r5, #0
  int element_count = 1;
    653e:	2701      	movs	r7, #1
    6540:	e01e      	b.n	6580 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x7c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6542:	2000      	movs	r0, #0
    6544:	e7f2      	b.n	652c <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x28>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6546:	2400      	movs	r4, #0
    6548:	e7f7      	b.n	653a <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x36>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    654a:	1d20      	adds	r0, r4, #4
    654c:	f00c fe62 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6550:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6552:	b300      	cbz	r0, 6596 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x92>
    6554:	4620      	mov	r0, r4
    6556:	f00c fe51 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    655a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    655c:	6820      	ldr	r0, [r4, #0]
    655e:	f00b fc2e 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
    6562:	4285      	cmp	r5, r0
    6564:	d221      	bcs.n	65aa <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xa6>
    6566:	6820      	ldr	r0, [r4, #0]
    6568:	f00b fc29 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    656c:	4285      	cmp	r5, r0
    656e:	d214      	bcs.n	659a <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x96>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6570:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    6572:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
    6576:	f00c fe46 	bl	13206 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
      element_count *= flatbuffer_tensor.shape()->Get(n);
    657a:	fb00 f707 	mul.w	r7, r0, r7
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
    657e:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    6580:	4630      	mov	r0, r6
    6582:	f00c fe41 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6586:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6588:	4620      	mov	r0, r4
    658a:	f00c fe43 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    658e:	2804      	cmp	r0, #4
    6590:	d8db      	bhi.n	654a <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x46>
    6592:	2000      	movs	r0, #0
    6594:	e7dc      	b.n	6550 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x4c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6596:	2400      	movs	r4, #0
    6598:	e7e0      	b.n	655c <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x58>
    FLATBUFFERS_ASSERT(i < size());
    659a:	4b1a      	ldr	r3, [pc, #104]	; (6604 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x100>)
    659c:	4a1a      	ldr	r2, [pc, #104]	; (6608 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x104>)
    659e:	f44f 7183 	mov.w	r1, #262	; 0x106
    65a2:	481a      	ldr	r0, [pc, #104]	; (660c <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x108>)
    65a4:	f00a f9a2 	bl	108ec <__assert_func>
  int element_count = 1;
    65a8:	2701      	movs	r7, #1
    return data_ - ReadScalar<soffset_t>(data_);
    65aa:	4640      	mov	r0, r8
    65ac:	f00c fe2c 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    65b0:	eba8 0400 	sub.w	r4, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    65b4:	4620      	mov	r0, r4
    65b6:	f00c fe2d 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    65ba:	2806      	cmp	r0, #6
    65bc:	d910      	bls.n	65e0 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xdc>
    65be:	1da0      	adds	r0, r4, #6
    65c0:	f00c fe28 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    65c4:	b170      	cbz	r0, 65e4 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xe0>
    65c6:	4440      	add	r0, r8
    65c8:	f00c fe2a 	bl	13220 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    }
  }

  TfLiteType tf_lite_type;
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
    65cc:	464a      	mov	r2, r9
    65ce:	f10d 0107 	add.w	r1, sp, #7
    65d2:	b2c0      	uxtb	r0, r0
    65d4:	f003 f98a 	bl	98ec <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
    65d8:	b130      	cbz	r0, 65e8 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xe4>
                                          &tf_lite_type, error_reporter));
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(tf_lite_type, type_size));
  *bytes = element_count * (*type_size);
  return kTfLiteOk;
}
    65da:	b003      	add	sp, #12
    65dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    65e0:	2000      	movs	r0, #0
    65e2:	e7ef      	b.n	65c4 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xc0>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    65e4:	2000      	movs	r0, #0
    65e6:	e7f1      	b.n	65cc <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xc8>
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(tf_lite_type, type_size));
    65e8:	4651      	mov	r1, sl
    65ea:	f89d 0007 	ldrb.w	r0, [sp, #7]
    65ee:	f00c fda1 	bl	13134 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
    65f2:	2800      	cmp	r0, #0
    65f4:	d1f1      	bne.n	65da <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xd6>
  *bytes = element_count * (*type_size);
    65f6:	f8da 3000 	ldr.w	r3, [sl]
    65fa:	fb07 f703 	mul.w	r7, r7, r3
    65fe:	f8cb 7000 	str.w	r7, [fp]
  return kTfLiteOk;
    6602:	e7ea      	b.n	65da <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xd6>
    6604:	00024e20 	.word	0x00024e20
    6608:	00024e2c 	.word	0x00024e2c
    660c:	00024eec 	.word	0x00024eec

00006610 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc>:

// Populates the provided buffer with ASCII representation of the float number.
// Avoids the use of any floating point instructions (since these aren't
// supported on many microcontrollers) and as a consequence prints values with
// power-of-two exponents.
char* FastFloatToBufferLeft(float f, char* buffer) {
    6610:	b5f0      	push	{r4, r5, r6, r7, lr}
    6612:	b089      	sub	sp, #36	; 0x24
    6614:	9001      	str	r0, [sp, #4]
    6616:	460e      	mov	r6, r1
  char* current = buffer;
  char* current_end = buffer + (kFastToBufferSize - 1);
    6618:	f101 052f 	add.w	r5, r1, #47	; 0x2f
  const uint32_t exponent_mask = 0x7f800000;
  const int32_t exponent_shift = 23;
  const int32_t exponent_bias = 127;
  const uint32_t fraction_mask = 0x007fffff;
  uint32_t u;
  memcpy(&u, &f, sizeof(int32_t));
    661c:	2204      	movs	r2, #4
    661e:	eb0d 0102 	add.w	r1, sp, r2
    6622:	a807      	add	r0, sp, #28
    6624:	f00f fd62 	bl	160ec <memcpy>
  const int32_t exponent =
      ((u & exponent_mask) >> exponent_shift) - exponent_bias;
    6628:	9b07      	ldr	r3, [sp, #28]
    662a:	f3c3 54c7 	ubfx	r4, r3, #23, #8
    662e:	3c7f      	subs	r4, #127	; 0x7f
  const uint32_t fraction = (u & fraction_mask);
    6630:	f3c3 0716 	ubfx	r7, r3, #0, #23
  // Expect ~0x2B1B9D3 for fraction.
  if (u & sign_mask) {
    6634:	2b00      	cmp	r3, #0
    6636:	db0e      	blt.n	6656 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x46>
    *current = '-';
    current += 1;
  }
  *current = 0;
    6638:	2300      	movs	r3, #0
    663a:	7033      	strb	r3, [r6, #0]
  // These are special cases for infinities and not-a-numbers.
  if (exponent == 128) {
    663c:	2c80      	cmp	r4, #128	; 0x80
    663e:	d00e      	beq.n	665e <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x4e>
  // conversion function. This scale should be 10000000/8388608 = 1.1920928955.
  // We can approximate this using multiply-adds and right-shifts using the
  // values in this array. The 1. portion of the number string is printed out
  // in a fixed way before the fraction, below.
  const int32_t scale_shifts_size = 13;
  const int8_t scale_shifts[13] = {3,  4,  8,  11, 13, 14, 17,
    6640:	4b32      	ldr	r3, [pc, #200]	; (670c <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xfc>)
    6642:	f10d 0c0c 	add.w	ip, sp, #12
    6646:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    6648:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    664c:	f88c 3000 	strb.w	r3, [ip]
                                   18, 19, 20, 21, 22, 23};
  uint32_t scaled_fraction = fraction;
    6650:	463a      	mov	r2, r7
  for (int i = 0; i < scale_shifts_size; ++i) {
    6652:	2300      	movs	r3, #0
    6654:	e01a      	b.n	668c <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x7c>
    *current = '-';
    6656:	232d      	movs	r3, #45	; 0x2d
    6658:	f806 3b01 	strb.w	r3, [r6], #1
    current += 1;
    665c:	e7ec      	b.n	6638 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x28>
    if (fraction == 0) {
    665e:	b937      	cbnz	r7, 666e <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x5e>
      current = StrCatStr(current, (current_end - current), "Inf");
    6660:	4a2b      	ldr	r2, [pc, #172]	; (6710 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x100>)
    6662:	1ba9      	subs	r1, r5, r6
    6664:	4630      	mov	r0, r6
    6666:	f00c fdf2 	bl	1324e <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
    666a:	4607      	mov	r7, r0
      return current;
    666c:	e04a      	b.n	6704 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xf4>
      current = StrCatStr(current, (current_end - current), "NaN");
    666e:	4a29      	ldr	r2, [pc, #164]	; (6714 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x104>)
    6670:	1ba9      	subs	r1, r5, r6
    6672:	4630      	mov	r0, r6
    6674:	f00c fdeb 	bl	1324e <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
    6678:	4607      	mov	r7, r0
      return current;
    667a:	e043      	b.n	6704 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xf4>
    scaled_fraction += (fraction >> scale_shifts[i]);
    667c:	a908      	add	r1, sp, #32
    667e:	18c8      	adds	r0, r1, r3
    6680:	f910 0c14 	ldrsb.w	r0, [r0, #-20]
    6684:	fa27 f000 	lsr.w	r0, r7, r0
    6688:	4402      	add	r2, r0
  for (int i = 0; i < scale_shifts_size; ++i) {
    668a:	3301      	adds	r3, #1
    668c:	2b0c      	cmp	r3, #12
    668e:	ddf5      	ble.n	667c <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x6c>
  }
  *current = '1';
    6690:	2331      	movs	r3, #49	; 0x31
    6692:	7033      	strb	r3, [r6, #0]
  current += 1;
  *current = '.';
    6694:	232e      	movs	r3, #46	; 0x2e
    6696:	7073      	strb	r3, [r6, #1]
  current += 1;
    6698:	1cb7      	adds	r7, r6, #2
  *current = 0;
    669a:	2300      	movs	r3, #0
    669c:	70b3      	strb	r3, [r6, #2]
  // For example, 2500 would be written into the buffer as 0002500 since it
  // represents .00025.
  constexpr int kMaxFractionalDigits = 7;

  // Abort early if there is not enough space in the buffer.
  if (current_end - current <= kMaxFractionalDigits) {
    669e:	1be9      	subs	r1, r5, r7
    66a0:	2907      	cmp	r1, #7
    66a2:	dd2f      	ble.n	6704 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xf4>
    return current;
  }

  // Pre-fill buffer with zeros to ensure zero-truncation works properly.
  for (int i = 1; i < kMaxFractionalDigits; i++) {
    66a4:	2301      	movs	r3, #1
    66a6:	2b06      	cmp	r3, #6
    66a8:	dc03      	bgt.n	66b2 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xa2>
    *(current + i) = '0';
    66aa:	2030      	movs	r0, #48	; 0x30
    66ac:	54f8      	strb	r0, [r7, r3]
  for (int i = 1; i < kMaxFractionalDigits; i++) {
    66ae:	3301      	adds	r3, #1
    66b0:	e7f9      	b.n	66a6 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x96>
  }

  // Track how large the fraction is to add leading zeros.
  char* previous = current;
  current = StrCatUInt32(current, (current_end - current), scaled_fraction, 10);
    66b2:	230a      	movs	r3, #10
    66b4:	4638      	mov	r0, r7
    66b6:	f00c fe17 	bl	132e8 <_ZN12_GLOBAL__N_112StrCatUInt32EPciji>
  int fraction_digits = current - previous;
    66ba:	1bc1      	subs	r1, r0, r7
  int leading_zeros = kMaxFractionalDigits - fraction_digits;

  // Overwrite the null terminator from StrCatUInt32 to ensure zero-trunctaion
  // works properly.
  *current = '0';
    66bc:	2330      	movs	r3, #48	; 0x30
    66be:	7003      	strb	r3, [r0, #0]

  // Shift fraction values and prepend zeros if necessary.
  if (leading_zeros != 0) {
    66c0:	f1d1 0607 	rsbs	r6, r1, #7
    66c4:	d00c      	beq.n	66e0 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xd0>
    for (int i = 0; i < fraction_digits; i++) {
    66c6:	2300      	movs	r3, #0
    66c8:	428b      	cmp	r3, r1
    66ca:	da06      	bge.n	66da <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xca>
      current--;
      *(current + leading_zeros) = *current;
    66cc:	f810 2d01 	ldrb.w	r2, [r0, #-1]!
    66d0:	5582      	strb	r2, [r0, r6]
      *current = '0';
    66d2:	2230      	movs	r2, #48	; 0x30
    66d4:	7002      	strb	r2, [r0, #0]
    for (int i = 0; i < fraction_digits; i++) {
    66d6:	3301      	adds	r3, #1
    66d8:	e7f6      	b.n	66c8 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xb8>
    }
    current += kMaxFractionalDigits;
    66da:	3007      	adds	r0, #7
    66dc:	e000      	b.n	66e0 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xd0>
  }

  // Truncate trailing zeros for cleaner logs. Ensure we leave at least one
  // fractional character for the case when scaled_fraction is 0.
  while (*(current - 1) == '0' && (current - 1) > previous) {
    current--;
    66de:	4618      	mov	r0, r3
  while (*(current - 1) == '0' && (current - 1) > previous) {
    66e0:	f810 3c01 	ldrb.w	r3, [r0, #-1]
    66e4:	2b30      	cmp	r3, #48	; 0x30
    66e6:	d102      	bne.n	66ee <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xde>
    66e8:	1e43      	subs	r3, r0, #1
    66ea:	42bb      	cmp	r3, r7
    66ec:	d8f7      	bhi.n	66de <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xce>
  }
  *current = 0;
    66ee:	2300      	movs	r3, #0
    66f0:	7003      	strb	r3, [r0, #0]
  current = StrCatStr(current, (current_end - current), "*2^");
    66f2:	4a09      	ldr	r2, [pc, #36]	; (6718 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x108>)
    66f4:	1a29      	subs	r1, r5, r0
    66f6:	f00c fdaa 	bl	1324e <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
  current = StrCatInt32(current, (current_end - current), exponent);
    66fa:	4622      	mov	r2, r4
    66fc:	1a29      	subs	r1, r5, r0
    66fe:	f00c fde4 	bl	132ca <_ZN12_GLOBAL__N_111StrCatInt32EPcii>
    6702:	4607      	mov	r7, r0
  return current;
}
    6704:	4638      	mov	r0, r7
    6706:	b009      	add	sp, #36	; 0x24
    6708:	bdf0      	pop	{r4, r5, r6, r7, pc}
    670a:	bf00      	nop
    670c:	00024f60 	.word	0x00024f60
    6710:	00024f54 	.word	0x00024f54
    6714:	00024f58 	.word	0x00024f58
    6718:	00024f5c 	.word	0x00024f5c

0000671c <MicroVsnprintf>:
}

}  // namespace

extern "C" int MicroVsnprintf(char* output, int len, const char* format,
                              va_list args) {
    671c:	b5f0      	push	{r4, r5, r6, r7, lr}
    671e:	b083      	sub	sp, #12
    6720:	4607      	mov	r7, r0
    6722:	4615      	mov	r5, r2
    6724:	9301      	str	r3, [sp, #4]
  int output_index = 0;
  const char* current = format;
  // One extra character must be left for the null terminator.
  const int usable_length = len - 1;
    6726:	1e4e      	subs	r6, r1, #1
  int output_index = 0;
    6728:	2400      	movs	r4, #0
    672a:	e07c      	b.n	6826 <MicroVsnprintf+0x10a>
    if (*current == '%') {
      current++;
      switch (*current) {
        case 'd':
          // Cut off log message if format could exceed log buffer length.
          if (usable_length - output_index < kMaxIntCharsNeeded) {
    672c:	1b33      	subs	r3, r6, r4
    672e:	2b0a      	cmp	r3, #10
    6730:	dd09      	ble.n	6746 <MicroVsnprintf+0x2a>
            output[output_index++] = '\0';
            return output_index;
          }
          output_index +=
              FormatInt32(&output[output_index], va_arg(args, int32_t));
    6732:	9b01      	ldr	r3, [sp, #4]
    6734:	1d1a      	adds	r2, r3, #4
    6736:	9201      	str	r2, [sp, #4]
    6738:	6819      	ldr	r1, [r3, #0]
    673a:	1938      	adds	r0, r7, r4
    673c:	f00c fde4 	bl	13308 <_ZN12_GLOBAL__N_111FormatInt32EPci>
          output_index +=
    6740:	4404      	add	r4, r0
          current++;
    6742:	1caa      	adds	r2, r5, #2
          break;
    6744:	e06e      	b.n	6824 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    6746:	1c60      	adds	r0, r4, #1
    6748:	2300      	movs	r3, #0
    674a:	553b      	strb	r3, [r7, r4]
            return output_index;
    674c:	e0b1      	b.n	68b2 <MicroVsnprintf+0x196>
        case 'u':
          if (usable_length - output_index < kMaxIntCharsNeeded) {
    674e:	1b33      	subs	r3, r6, r4
    6750:	2b0a      	cmp	r3, #10
    6752:	dd09      	ble.n	6768 <MicroVsnprintf+0x4c>
            output[output_index++] = '\0';
            return output_index;
          }
          output_index +=
              FormatUInt32(&output[output_index], va_arg(args, uint32_t));
    6754:	9b01      	ldr	r3, [sp, #4]
    6756:	1d1a      	adds	r2, r3, #4
    6758:	9201      	str	r2, [sp, #4]
    675a:	6819      	ldr	r1, [r3, #0]
    675c:	1938      	adds	r0, r7, r4
    675e:	f00c fddb 	bl	13318 <_ZN12_GLOBAL__N_112FormatUInt32EPcj>
          output_index +=
    6762:	4404      	add	r4, r0
          current++;
    6764:	1caa      	adds	r2, r5, #2
          break;
    6766:	e05d      	b.n	6824 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    6768:	1c60      	adds	r0, r4, #1
    676a:	2300      	movs	r3, #0
    676c:	553b      	strb	r3, [r7, r4]
            return output_index;
    676e:	e0a0      	b.n	68b2 <MicroVsnprintf+0x196>
        case 'x':
          if (usable_length - output_index < kMaxHexCharsNeeded) {
    6770:	1b33      	subs	r3, r6, r4
    6772:	2b09      	cmp	r3, #9
    6774:	dd0f      	ble.n	6796 <MicroVsnprintf+0x7a>
            output[output_index++] = '\0';
            return output_index;
          }
          output[output_index++] = '0';
    6776:	1c63      	adds	r3, r4, #1
    6778:	2230      	movs	r2, #48	; 0x30
    677a:	553a      	strb	r2, [r7, r4]
          output[output_index++] = 'x';
    677c:	3402      	adds	r4, #2
    677e:	2278      	movs	r2, #120	; 0x78
    6780:	54fa      	strb	r2, [r7, r3]
          output_index +=
              FormatHex(&output[output_index], va_arg(args, uint32_t));
    6782:	9b01      	ldr	r3, [sp, #4]
    6784:	1d1a      	adds	r2, r3, #4
    6786:	9201      	str	r2, [sp, #4]
    6788:	6819      	ldr	r1, [r3, #0]
    678a:	1938      	adds	r0, r7, r4
    678c:	f00c fdcd 	bl	1332a <_ZN12_GLOBAL__N_19FormatHexEPcj>
          output_index +=
    6790:	4404      	add	r4, r0
          current++;
    6792:	1caa      	adds	r2, r5, #2
          break;
    6794:	e046      	b.n	6824 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    6796:	1c60      	adds	r0, r4, #1
    6798:	2300      	movs	r3, #0
    679a:	553b      	strb	r3, [r7, r4]
            return output_index;
    679c:	e089      	b.n	68b2 <MicroVsnprintf+0x196>
        case 'f':
          if (usable_length - output_index < kMaxFloatCharsNeeded) {
    679e:	1b30      	subs	r0, r6, r4
    67a0:	f7fa fa62 	bl	c68 <__aeabi_i2f>
    67a4:	4944      	ldr	r1, [pc, #272]	; (68b8 <MicroVsnprintf+0x19c>)
    67a6:	f7fa fc51 	bl	104c <__aeabi_fcmplt>
    67aa:	b988      	cbnz	r0, 67d0 <MicroVsnprintf+0xb4>
            output[output_index++] = '\0';
            return output_index;
          }
          output_index +=
              FormatFloat(&output[output_index], va_arg(args, double));
    67ac:	9b01      	ldr	r3, [sp, #4]
    67ae:	3307      	adds	r3, #7
    67b0:	f023 0307 	bic.w	r3, r3, #7
    67b4:	f103 0208 	add.w	r2, r3, #8
    67b8:	9201      	str	r2, [sp, #4]
    67ba:	e9d3 0100 	ldrd	r0, r1, [r3]
    67be:	f7fa f949 	bl	a54 <__aeabi_d2f>
    67c2:	4601      	mov	r1, r0
    67c4:	1938      	adds	r0, r7, r4
    67c6:	f00c fdb9 	bl	1333c <_ZN12_GLOBAL__N_111FormatFloatEPcf>
          output_index +=
    67ca:	4404      	add	r4, r0
          current++;
    67cc:	1caa      	adds	r2, r5, #2
          break;
    67ce:	e029      	b.n	6824 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    67d0:	1c60      	adds	r0, r4, #1
    67d2:	2300      	movs	r3, #0
    67d4:	553b      	strb	r3, [r7, r4]
            return output_index;
    67d6:	e06c      	b.n	68b2 <MicroVsnprintf+0x196>
        case '%':
          output[output_index++] = *current++;
    67d8:	1caa      	adds	r2, r5, #2
    67da:	553b      	strb	r3, [r7, r4]
    67dc:	3401      	adds	r4, #1
          break;
    67de:	e021      	b.n	6824 <MicroVsnprintf+0x108>
        case 'c':
          if (usable_length - output_index < 1) {
    67e0:	1b33      	subs	r3, r6, r4
    67e2:	2b00      	cmp	r3, #0
    67e4:	dd07      	ble.n	67f6 <MicroVsnprintf+0xda>
            output[output_index++] = '\0';
            return output_index;
          }
          output[output_index++] = va_arg(args, int32_t);
    67e6:	9b01      	ldr	r3, [sp, #4]
    67e8:	1d1a      	adds	r2, r3, #4
    67ea:	9201      	str	r2, [sp, #4]
    67ec:	681b      	ldr	r3, [r3, #0]
    67ee:	553b      	strb	r3, [r7, r4]
          current++;
    67f0:	1caa      	adds	r2, r5, #2
          output[output_index++] = va_arg(args, int32_t);
    67f2:	3401      	adds	r4, #1
          break;
    67f4:	e016      	b.n	6824 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    67f6:	1c60      	adds	r0, r4, #1
    67f8:	2300      	movs	r3, #0
    67fa:	553b      	strb	r3, [r7, r4]
            return output_index;
    67fc:	e059      	b.n	68b2 <MicroVsnprintf+0x196>
        case 's':
          char* string = va_arg(args, char*);
    67fe:	9b01      	ldr	r3, [sp, #4]
    6800:	1d1a      	adds	r2, r3, #4
    6802:	9201      	str	r2, [sp, #4]
    6804:	6819      	ldr	r1, [r3, #0]
          int string_idx = 0;
    6806:	2300      	movs	r3, #0
          while (string_idx + output_index < usable_length &&
    6808:	18e2      	adds	r2, r4, r3
    680a:	42b2      	cmp	r2, r6
    680c:	da05      	bge.n	681a <MicroVsnprintf+0xfe>
                 string[string_idx] != '\0') {
    680e:	5cca      	ldrb	r2, [r1, r3]
          while (string_idx + output_index < usable_length &&
    6810:	b11a      	cbz	r2, 681a <MicroVsnprintf+0xfe>
            output[output_index++] = string[string_idx++];
    6812:	3301      	adds	r3, #1
    6814:	553a      	strb	r2, [r7, r4]
    6816:	3401      	adds	r4, #1
          while (string_idx + output_index < usable_length &&
    6818:	e7f6      	b.n	6808 <MicroVsnprintf+0xec>
          }
          current++;
    681a:	1caa      	adds	r2, r5, #2
    681c:	e002      	b.n	6824 <MicroVsnprintf+0x108>
      }
    } else {
      output[output_index++] = *current++;
    681e:	1c6a      	adds	r2, r5, #1
    6820:	553b      	strb	r3, [r7, r4]
    6822:	3401      	adds	r4, #1
          output[output_index++] = va_arg(args, int32_t);
    6824:	4615      	mov	r5, r2
  while (*current != '\0' && output_index < usable_length) {
    6826:	782b      	ldrb	r3, [r5, #0]
    6828:	2b00      	cmp	r3, #0
    682a:	d03f      	beq.n	68ac <MicroVsnprintf+0x190>
    682c:	42b4      	cmp	r4, r6
    682e:	da3d      	bge.n	68ac <MicroVsnprintf+0x190>
    if (*current == '%') {
    6830:	2b25      	cmp	r3, #37	; 0x25
    6832:	d1f4      	bne.n	681e <MicroVsnprintf+0x102>
      current++;
    6834:	1c6a      	adds	r2, r5, #1
      switch (*current) {
    6836:	786b      	ldrb	r3, [r5, #1]
    6838:	2b25      	cmp	r3, #37	; 0x25
    683a:	d0cd      	beq.n	67d8 <MicroVsnprintf+0xbc>
    683c:	d3f2      	bcc.n	6824 <MicroVsnprintf+0x108>
    683e:	2b78      	cmp	r3, #120	; 0x78
    6840:	d8f0      	bhi.n	6824 <MicroVsnprintf+0x108>
    6842:	2b63      	cmp	r3, #99	; 0x63
    6844:	d3ee      	bcc.n	6824 <MicroVsnprintf+0x108>
    6846:	3b63      	subs	r3, #99	; 0x63
    6848:	2b15      	cmp	r3, #21
    684a:	d8eb      	bhi.n	6824 <MicroVsnprintf+0x108>
    684c:	a101      	add	r1, pc, #4	; (adr r1, 6854 <MicroVsnprintf+0x138>)
    684e:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
    6852:	bf00      	nop
    6854:	000067e1 	.word	0x000067e1
    6858:	0000672d 	.word	0x0000672d
    685c:	00006825 	.word	0x00006825
    6860:	0000679f 	.word	0x0000679f
    6864:	00006825 	.word	0x00006825
    6868:	00006825 	.word	0x00006825
    686c:	00006825 	.word	0x00006825
    6870:	00006825 	.word	0x00006825
    6874:	00006825 	.word	0x00006825
    6878:	00006825 	.word	0x00006825
    687c:	00006825 	.word	0x00006825
    6880:	00006825 	.word	0x00006825
    6884:	00006825 	.word	0x00006825
    6888:	00006825 	.word	0x00006825
    688c:	00006825 	.word	0x00006825
    6890:	00006825 	.word	0x00006825
    6894:	000067ff 	.word	0x000067ff
    6898:	00006825 	.word	0x00006825
    689c:	0000674f 	.word	0x0000674f
    68a0:	00006825 	.word	0x00006825
    68a4:	00006825 	.word	0x00006825
    68a8:	00006771 	.word	0x00006771
    }
  }
  output[output_index++] = '\0';
    68ac:	1c60      	adds	r0, r4, #1
    68ae:	2300      	movs	r3, #0
    68b0:	553b      	strb	r3, [r7, r4]
  return output_index;
}
    68b2:	b003      	add	sp, #12
    68b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    68b6:	bf00      	nop
    68b8:	41600000 	.word	0x41600000

000068bc <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>:
  } else {
    return 0;
  }
}
// TODO(b/192589496): Ops must always be there. Remove this function when fixed
uint32_t NumSubgraphOperators(const Model* model, int subgraph_idx) {
    68bc:	b570      	push	{r4, r5, r6, lr}
    68be:	4604      	mov	r4, r0
    68c0:	460d      	mov	r5, r1
    return data_ - ReadScalar<soffset_t>(data_);
    68c2:	f00c fca1 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    68c6:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    68c8:	4630      	mov	r0, r6
    68ca:	f00c fca3 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    68ce:	2808      	cmp	r0, #8
    68d0:	d918      	bls.n	6904 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x48>
    68d2:	f106 0008 	add.w	r0, r6, #8
    68d6:	f00c fc9d 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    68da:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    68dc:	b1a0      	cbz	r0, 6908 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x4c>
    68de:	4620      	mov	r0, r4
    68e0:	f00c fc8c 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    68e4:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    68e6:	6820      	ldr	r0, [r4, #0]
    68e8:	f00b fa69 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    68ec:	4285      	cmp	r5, r0
    68ee:	d20d      	bcs.n	690c <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x50>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    68f0:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    68f2:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    68f6:	4620      	mov	r0, r4
    68f8:	f00c fc80 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
  return NumSubgraphOperators(subgraph);
    68fc:	4420      	add	r0, r4
    68fe:	f00c fd33 	bl	13368 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
}
    6902:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6904:	2000      	movs	r0, #0
    6906:	e7e8      	b.n	68da <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x1e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6908:	2400      	movs	r4, #0
    690a:	e7ec      	b.n	68e6 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x2a>
    FLATBUFFERS_ASSERT(i < size());
    690c:	4b03      	ldr	r3, [pc, #12]	; (691c <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x60>)
    690e:	4a04      	ldr	r2, [pc, #16]	; (6920 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x64>)
    6910:	f44f 7183 	mov.w	r1, #262	; 0x106
    6914:	4803      	ldr	r0, [pc, #12]	; (6924 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x68>)
    6916:	f009 ffe9 	bl	108ec <__assert_func>
    691a:	bf00      	nop
    691c:	00024e20 	.word	0x00024e20
    6920:	00024f70 	.word	0x00024f70
    6924:	00024eec 	.word	0x00024eec

00006928 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>:
namespace tflite {
namespace {

#ifndef TF_LITE_STRIP_ERROR_STRINGS
const char* OpNameFromRegistration(const TfLiteRegistration* registration) {
  if (registration->builtin_code == BuiltinOperator_CUSTOM) {
    6928:	6943      	ldr	r3, [r0, #20]
    692a:	2b20      	cmp	r3, #32
    692c:	d007      	beq.n	693e <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x16>
    return registration->custom_name;
  } else {
    return EnumNameBuiltinOperator(BuiltinOperator(registration->builtin_code));
    692e:	b2da      	uxtb	r2, r3
  return (v < low) || (high < v);
    6930:	2a91      	cmp	r2, #145	; 0x91
    6932:	d806      	bhi.n	6942 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x1a>
  const size_t index = static_cast<size_t>(e);
    6934:	4613      	mov	r3, r2
  return EnumNamesBuiltinOperator()[index];
    6936:	4a04      	ldr	r2, [pc, #16]	; (6948 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x20>)
    6938:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
    693c:	4770      	bx	lr
    return registration->custom_name;
    693e:	6980      	ldr	r0, [r0, #24]
    6940:	4770      	bx	lr
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    6942:	4802      	ldr	r0, [pc, #8]	; (694c <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x24>)
  }
}
    6944:	4770      	bx	lr
    6946:	bf00      	nop
    6948:	0002597c 	.word	0x0002597c
    694c:	000173b0 	.word	0x000173b0

00006950 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv>:
  current_subgraph_index_ = previous_subgraph_idx;

  return kTfLiteOk;
}

TfLiteStatus MicroGraph::PrepareSubgraphs() {
    6950:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    6954:	4605      	mov	r5, r0
  int previous_subgraph_idx = current_subgraph_index_;
    6956:	f8d0 8014 	ldr.w	r8, [r0, #20]

  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    695a:	2600      	movs	r6, #0
    695c:	e024      	b.n	69a8 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x58>
          MicroPrintf("Node %s (number %df) failed to prepare with status %d",
                      OpNameFromRegistration(registration), i, prepare_status);
          return kTfLiteError;
        }
      }
      allocator_->FinishPrepareNodeAllocations(/*node_id=*/i);
    695e:	4621      	mov	r1, r4
    6960:	68e8      	ldr	r0, [r5, #12]
    6962:	f00c ff3d 	bl	137e0 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>
    for (size_t i = 0; i < operators_size; ++i) {
    6966:	3401      	adds	r4, #1
    6968:	42bc      	cmp	r4, r7
    696a:	d21c      	bcs.n	69a6 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x56>
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
    696c:	692b      	ldr	r3, [r5, #16]
    696e:	f853 3036 	ldr.w	r3, [r3, r6, lsl #3]
    6972:	212c      	movs	r1, #44	; 0x2c
    6974:	fb01 3104 	mla	r1, r1, r4, r3
      const TfLiteRegistration* registration =
    6978:	f8d1 9028 	ldr.w	r9, [r1, #40]	; 0x28
      if (registration->prepare != nullptr) {
    697c:	f8d9 3008 	ldr.w	r3, [r9, #8]
    6980:	2b00      	cmp	r3, #0
    6982:	d0ec      	beq.n	695e <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0xe>
        TfLiteStatus prepare_status = registration->prepare(context_, node);
    6984:	6868      	ldr	r0, [r5, #4]
    6986:	4798      	blx	r3
        if (prepare_status != kTfLiteOk) {
    6988:	4682      	mov	sl, r0
    698a:	2800      	cmp	r0, #0
    698c:	d0e7      	beq.n	695e <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0xe>
          MicroPrintf("Node %s (number %df) failed to prepare with status %d",
    698e:	4648      	mov	r0, r9
    6990:	f7ff ffca 	bl	6928 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
    6994:	4601      	mov	r1, r0
    6996:	4653      	mov	r3, sl
    6998:	4622      	mov	r2, r4
    699a:	480c      	ldr	r0, [pc, #48]	; (69cc <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x7c>)
    699c:	f00c fba9 	bl	130f2 <_Z11MicroPrintfPKcz>
          return kTfLiteError;
    69a0:	2001      	movs	r0, #1
    }
  }
  current_subgraph_index_ = previous_subgraph_idx;

  return kTfLiteOk;
}
    69a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    69a6:	3601      	adds	r6, #1
    69a8:	69ab      	ldr	r3, [r5, #24]
  uoffset_t size() const { return EndianScalar(length_); }
    69aa:	6818      	ldr	r0, [r3, #0]
    69ac:	f00b fa07 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    69b0:	4286      	cmp	r6, r0
    69b2:	d207      	bcs.n	69c4 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x74>
    current_subgraph_index_ = subgraph_idx;
    69b4:	616e      	str	r6, [r5, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
    69b6:	4631      	mov	r1, r6
    69b8:	68a8      	ldr	r0, [r5, #8]
    69ba:	f7ff ff7f 	bl	68bc <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    69be:	4607      	mov	r7, r0
    for (size_t i = 0; i < operators_size; ++i) {
    69c0:	2400      	movs	r4, #0
    69c2:	e7d1      	b.n	6968 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x18>
  current_subgraph_index_ = previous_subgraph_idx;
    69c4:	f8c5 8014 	str.w	r8, [r5, #20]
  return kTfLiteOk;
    69c8:	2000      	movs	r0, #0
    69ca:	e7ea      	b.n	69a2 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x52>
    69cc:	00025068 	.word	0x00025068

000069d0 <_ZN6tflite10MicroGraph14InvokeSubgraphEi>:
  current_subgraph_index_ = previous_subgraph_idx;

  return kTfLiteOk;
}

TfLiteStatus MicroGraph::InvokeSubgraph(int subgraph_idx) {
    69d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    69d4:	b083      	sub	sp, #12
    69d6:	4606      	mov	r6, r0
    69d8:	460c      	mov	r4, r1
  int previous_subgraph_idx = current_subgraph_index_;
    69da:	f8d0 b014 	ldr.w	fp, [r0, #20]
  current_subgraph_index_ = subgraph_idx;
    69de:	6141      	str	r1, [r0, #20]

  if (static_cast<size_t>(subgraph_idx) >= subgraphs_->size()) {
    69e0:	6983      	ldr	r3, [r0, #24]
    69e2:	6818      	ldr	r0, [r3, #0]
    69e4:	f00b f9eb 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    69e8:	4284      	cmp	r4, r0
    69ea:	d207      	bcs.n	69fc <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x2c>
    69ec:	46a2      	mov	sl, r4
    MicroPrintf("Accessing subgraph %d but only %d subgraphs found",
                subgraph_idx, subgraphs_->size());
    return kTfLiteError;
  }
  uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
    69ee:	4621      	mov	r1, r4
    69f0:	68b0      	ldr	r0, [r6, #8]
    69f2:	f7ff ff63 	bl	68bc <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    69f6:	4681      	mov	r9, r0
  for (size_t i = 0; i < operators_size; ++i) {
    69f8:	2700      	movs	r7, #0
    69fa:	e01d      	b.n	6a38 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x68>
    MicroPrintf("Accessing subgraph %d but only %d subgraphs found",
    69fc:	4602      	mov	r2, r0
    69fe:	4621      	mov	r1, r4
    6a00:	4827      	ldr	r0, [pc, #156]	; (6aa0 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xd0>)
    6a02:	f00c fb76 	bl	130f2 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
    6a06:	2501      	movs	r5, #1
      return invoke_status;
    }
  }
  current_subgraph_index_ = previous_subgraph_idx;
  return kTfLiteOk;
}
    6a08:	4628      	mov	r0, r5
    6a0a:	b003      	add	sp, #12
    6a0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TFLITE_DCHECK(registration->invoke);
    6a10:	f00f fb53 	bl	160ba <abort>
      MicroPrintf("Node %s (number %d) failed to invoke with status %d",
    6a14:	4640      	mov	r0, r8
    6a16:	f7ff ff87 	bl	6928 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
    6a1a:	4601      	mov	r1, r0
    6a1c:	462b      	mov	r3, r5
    6a1e:	463a      	mov	r2, r7
    6a20:	4820      	ldr	r0, [pc, #128]	; (6aa4 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xd4>)
    6a22:	f00c fb66 	bl	130f2 <_Z11MicroPrintfPKcz>
      event_handle_ = profiler_->BeginEvent(tag);
    }
  }

  ~ScopedMicroProfiler() {
    if (profiler_ != nullptr) {
    6a26:	2c00      	cmp	r4, #0
    6a28:	d0ee      	beq.n	6a08 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x38>
      profiler_->EndEvent(event_handle_);
    6a2a:	6823      	ldr	r3, [r4, #0]
    6a2c:	68db      	ldr	r3, [r3, #12]
    6a2e:	9900      	ldr	r1, [sp, #0]
    6a30:	4620      	mov	r0, r4
    6a32:	4798      	blx	r3
    6a34:	e7e8      	b.n	6a08 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x38>
  for (size_t i = 0; i < operators_size; ++i) {
    6a36:	3701      	adds	r7, #1
    6a38:	454f      	cmp	r7, r9
    6a3a:	d22d      	bcs.n	6a98 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xc8>
        &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
    6a3c:	6933      	ldr	r3, [r6, #16]
    6a3e:	f853 303a 	ldr.w	r3, [r3, sl, lsl #3]
    6a42:	252c      	movs	r5, #44	; 0x2c
    6a44:	fb05 3507 	mla	r5, r5, r7, r3
    const TfLiteRegistration* registration = subgraph_allocations_[subgraph_idx]
    6a48:	f8d5 8028 	ldr.w	r8, [r5, #40]	; 0x28
        reinterpret_cast<MicroProfiler*>(context_->profiler));
    6a4c:	4640      	mov	r0, r8
    6a4e:	f7ff ff6b 	bl	6928 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
    6a52:	4601      	mov	r1, r0
    6a54:	6873      	ldr	r3, [r6, #4]
    6a56:	6b5c      	ldr	r4, [r3, #52]	; 0x34
      : profiler_(profiler) {
    6a58:	2300      	movs	r3, #0
    6a5a:	9300      	str	r3, [sp, #0]
    if (profiler_ != nullptr) {
    6a5c:	b124      	cbz	r4, 6a68 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x98>
      event_handle_ = profiler_->BeginEvent(tag);
    6a5e:	6823      	ldr	r3, [r4, #0]
    6a60:	689b      	ldr	r3, [r3, #8]
    6a62:	4620      	mov	r0, r4
    6a64:	4798      	blx	r3
    6a66:	9000      	str	r0, [sp, #0]
    TFLITE_DCHECK(registration->invoke);
    6a68:	f8d8 300c 	ldr.w	r3, [r8, #12]
    6a6c:	2b00      	cmp	r3, #0
    6a6e:	d0cf      	beq.n	6a10 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x40>
    TfLiteStatus invoke_status = registration->invoke(context_, node);
    6a70:	4629      	mov	r1, r5
    6a72:	6870      	ldr	r0, [r6, #4]
    6a74:	4798      	blx	r3
    6a76:	4605      	mov	r5, r0
    allocator_->ResetTempAllocations();
    6a78:	68f0      	ldr	r0, [r6, #12]
    6a7a:	6803      	ldr	r3, [r0, #0]
    6a7c:	689b      	ldr	r3, [r3, #8]
    6a7e:	4798      	blx	r3
    if (invoke_status == kTfLiteError) {
    6a80:	2d01      	cmp	r5, #1
    6a82:	d0c7      	beq.n	6a14 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x44>
    } else if (invoke_status != kTfLiteOk) {
    6a84:	2d00      	cmp	r5, #0
    6a86:	d1ce      	bne.n	6a26 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x56>
    if (profiler_ != nullptr) {
    6a88:	2c00      	cmp	r4, #0
    6a8a:	d0d4      	beq.n	6a36 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x66>
      profiler_->EndEvent(event_handle_);
    6a8c:	6823      	ldr	r3, [r4, #0]
    6a8e:	68db      	ldr	r3, [r3, #12]
    6a90:	9900      	ldr	r1, [sp, #0]
    6a92:	4620      	mov	r0, r4
    6a94:	4798      	blx	r3
    6a96:	e7ce      	b.n	6a36 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x66>
  current_subgraph_index_ = previous_subgraph_idx;
    6a98:	f8c6 b014 	str.w	fp, [r6, #20]
  return kTfLiteOk;
    6a9c:	2500      	movs	r5, #0
    6a9e:	e7b3      	b.n	6a08 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x38>
    6aa0:	000250a0 	.word	0x000250a0
    6aa4:	000250d4 	.word	0x000250d4

00006aa8 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE>:
MicroGraph::MicroGraph(TfLiteContext* context, const Model* model,
    6aa8:	b570      	push	{r4, r5, r6, lr}
    6aaa:	4604      	mov	r4, r0
    6aac:	4615      	mov	r5, r2
      current_subgraph_index_(0) {
    6aae:	4a11      	ldr	r2, [pc, #68]	; (6af4 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x4c>)
    6ab0:	6002      	str	r2, [r0, #0]
    6ab2:	6041      	str	r1, [r0, #4]
    6ab4:	6085      	str	r5, [r0, #8]
    6ab6:	60c3      	str	r3, [r0, #12]
    6ab8:	2300      	movs	r3, #0
    6aba:	6103      	str	r3, [r0, #16]
    6abc:	6143      	str	r3, [r0, #20]
  if (model != nullptr) {
    6abe:	b19d      	cbz	r5, 6ae8 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x40>
    return data_ - ReadScalar<soffset_t>(data_);
    6ac0:	4628      	mov	r0, r5
    6ac2:	f00c fba1 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6ac6:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6ac8:	4630      	mov	r0, r6
    6aca:	f00c fba3 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6ace:	2808      	cmp	r0, #8
    6ad0:	d90c      	bls.n	6aec <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x44>
    6ad2:	f106 0008 	add.w	r0, r6, #8
    6ad6:	f00c fb9d 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6ada:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6adc:	b140      	cbz	r0, 6af0 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x48>
    6ade:	4628      	mov	r0, r5
    6ae0:	f00c fb8c 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6ae4:	4405      	add	r5, r0
    subgraphs_ = model->subgraphs();
    6ae6:	61a5      	str	r5, [r4, #24]
}
    6ae8:	4620      	mov	r0, r4
    6aea:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6aec:	2000      	movs	r0, #0
    6aee:	e7f4      	b.n	6ada <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x32>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6af0:	2500      	movs	r5, #0
    6af2:	e7f8      	b.n	6ae6 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x3e>
    6af4:	00025bd0 	.word	0x00025bd0

00006af8 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi>:
  int tensor_idx =
      model_->subgraphs()->Get(subgraph_idx)->inputs()->Get(input_idx);
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
}

size_t MicroGraph::NumSubgraphOutputs(int subgraph_idx) {
    6af8:	b570      	push	{r4, r5, r6, lr}
    6afa:	460d      	mov	r5, r1
  return model_->subgraphs()->Get(subgraph_idx)->outputs()->size();
    6afc:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    6afe:	4620      	mov	r0, r4
    6b00:	f00c fb82 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6b04:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6b06:	4630      	mov	r0, r6
    6b08:	f00c fb84 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b0c:	2808      	cmp	r0, #8
    6b0e:	d92c      	bls.n	6b6a <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x72>
    6b10:	f106 0008 	add.w	r0, r6, #8
    6b14:	f00c fb7e 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6b18:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6b1a:	b340      	cbz	r0, 6b6e <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x76>
    6b1c:	4620      	mov	r0, r4
    6b1e:	f00c fb6d 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6b22:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6b24:	6820      	ldr	r0, [r4, #0]
    6b26:	f00b f94a 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6b2a:	4285      	cmp	r5, r0
    6b2c:	d221      	bcs.n	6b72 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x7a>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6b2e:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6b30:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6b34:	4620      	mov	r0, r4
    6b36:	f00c fb61 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6b3a:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6b3c:	4620      	mov	r0, r4
    6b3e:	f00c fb63 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6b42:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6b44:	4628      	mov	r0, r5
    6b46:	f00c fb65 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b4a:	2808      	cmp	r0, #8
    6b4c:	d918      	bls.n	6b80 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x88>
    6b4e:	f105 0008 	add.w	r0, r5, #8
    6b52:	f00c fb5f 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6b56:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6b58:	b1a0      	cbz	r0, 6b84 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x8c>
    6b5a:	4620      	mov	r0, r4
    6b5c:	f00c fb4e 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6b60:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6b62:	6820      	ldr	r0, [r4, #0]
    6b64:	f00b f92b 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
    6b68:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b6a:	2000      	movs	r0, #0
    6b6c:	e7d4      	b.n	6b18 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x20>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6b6e:	2400      	movs	r4, #0
    6b70:	e7d8      	b.n	6b24 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x2c>
    FLATBUFFERS_ASSERT(i < size());
    6b72:	4b05      	ldr	r3, [pc, #20]	; (6b88 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x90>)
    6b74:	4a05      	ldr	r2, [pc, #20]	; (6b8c <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x94>)
    6b76:	f44f 7183 	mov.w	r1, #262	; 0x106
    6b7a:	4805      	ldr	r0, [pc, #20]	; (6b90 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x98>)
    6b7c:	f009 feb6 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b80:	2000      	movs	r0, #0
    6b82:	e7e8      	b.n	6b56 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x5e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6b84:	2400      	movs	r4, #0
    6b86:	e7ec      	b.n	6b62 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x6a>
    6b88:	00024e20 	.word	0x00024e20
    6b8c:	00024f70 	.word	0x00024f70
    6b90:	00024eec 	.word	0x00024eec

00006b94 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi>:
size_t MicroGraph::NumSubgraphInputs(int subgraph_idx) {
    6b94:	b570      	push	{r4, r5, r6, lr}
    6b96:	460d      	mov	r5, r1
  return model_->subgraphs()->Get(subgraph_idx)->inputs()->size();
    6b98:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    6b9a:	4620      	mov	r0, r4
    6b9c:	f00c fb34 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6ba0:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6ba2:	4630      	mov	r0, r6
    6ba4:	f00c fb36 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6ba8:	2808      	cmp	r0, #8
    6baa:	d92b      	bls.n	6c04 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x70>
    6bac:	f106 0008 	add.w	r0, r6, #8
    6bb0:	f00c fb30 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6bb4:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6bb6:	b338      	cbz	r0, 6c08 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x74>
    6bb8:	4620      	mov	r0, r4
    6bba:	f00c fb1f 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6bbe:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6bc0:	6820      	ldr	r0, [r4, #0]
    6bc2:	f00b f8fc 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6bc6:	4285      	cmp	r5, r0
    6bc8:	d220      	bcs.n	6c0c <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x78>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6bca:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6bcc:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6bd0:	4620      	mov	r0, r4
    6bd2:	f00c fb13 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6bd6:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6bd8:	4620      	mov	r0, r4
    6bda:	f00c fb15 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6bde:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6be0:	4628      	mov	r0, r5
    6be2:	f00c fb17 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6be6:	2806      	cmp	r0, #6
    6be8:	d917      	bls.n	6c1a <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x86>
    6bea:	1da8      	adds	r0, r5, #6
    6bec:	f00c fb12 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6bf0:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6bf2:	b1a0      	cbz	r0, 6c1e <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x8a>
    6bf4:	4620      	mov	r0, r4
    6bf6:	f00c fb01 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6bfa:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6bfc:	6820      	ldr	r0, [r4, #0]
    6bfe:	f00b f8de 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
    6c02:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6c04:	2000      	movs	r0, #0
    6c06:	e7d5      	b.n	6bb4 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x20>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6c08:	2400      	movs	r4, #0
    6c0a:	e7d9      	b.n	6bc0 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x2c>
    FLATBUFFERS_ASSERT(i < size());
    6c0c:	4b05      	ldr	r3, [pc, #20]	; (6c24 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x90>)
    6c0e:	4a06      	ldr	r2, [pc, #24]	; (6c28 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x94>)
    6c10:	f44f 7183 	mov.w	r1, #262	; 0x106
    6c14:	4805      	ldr	r0, [pc, #20]	; (6c2c <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x98>)
    6c16:	f009 fe69 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6c1a:	2000      	movs	r0, #0
    6c1c:	e7e8      	b.n	6bf0 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x5c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6c1e:	2400      	movs	r4, #0
    6c20:	e7ec      	b.n	6bfc <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x68>
    6c22:	bf00      	nop
    6c24:	00024e20 	.word	0x00024e20
    6c28:	00024f70 	.word	0x00024f70
    6c2c:	00024eec 	.word	0x00024eec

00006c30 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii>:

TfLiteEvalTensor* MicroGraph::GetSubgraphOutput(int subgraph_idx,
                                                int output_idx) {
    6c30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6c34:	4606      	mov	r6, r0
    6c36:	460d      	mov	r5, r1
    6c38:	4617      	mov	r7, r2
  int tensor_idx =
      model_->subgraphs()->Get(subgraph_idx)->outputs()->Get(output_idx);
    6c3a:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    6c3c:	4620      	mov	r0, r4
    6c3e:	f00c fae3 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6c42:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6c46:	4640      	mov	r0, r8
    6c48:	f00c fae4 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6c4c:	2808      	cmp	r0, #8
    6c4e:	d93d      	bls.n	6ccc <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x9c>
    6c50:	f108 0008 	add.w	r0, r8, #8
    6c54:	f00c fade 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6c58:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6c5a:	b3c8      	cbz	r0, 6cd0 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xa0>
    6c5c:	4620      	mov	r0, r4
    6c5e:	f00c facd 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6c62:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6c64:	6820      	ldr	r0, [r4, #0]
    6c66:	f00b f8aa 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6c6a:	4285      	cmp	r5, r0
    6c6c:	d232      	bcs.n	6cd4 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xa4>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6c6e:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6c70:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6c74:	4620      	mov	r0, r4
    6c76:	f00c fac1 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6c7a:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6c7c:	4620      	mov	r0, r4
    6c7e:	f00c fac3 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6c82:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6c86:	4640      	mov	r0, r8
    6c88:	f00c fac4 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6c8c:	2808      	cmp	r0, #8
    6c8e:	d928      	bls.n	6ce2 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xb2>
    6c90:	f108 0008 	add.w	r0, r8, #8
    6c94:	f00c fabe 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6c98:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6c9a:	b320      	cbz	r0, 6ce6 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xb6>
    6c9c:	4620      	mov	r0, r4
    6c9e:	f00c faad 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6ca2:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6ca4:	6820      	ldr	r0, [r4, #0]
    6ca6:	f00b f88a 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6caa:	4287      	cmp	r7, r0
    6cac:	d21d      	bcs.n	6cea <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xba>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6cae:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    6cb0:	f854 0027 	ldr.w	r0, [r4, r7, lsl #2]
    6cb4:	f00c faa7 	bl	13206 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
    6cb8:	6931      	ldr	r1, [r6, #16]
    6cba:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
    6cbe:	686b      	ldr	r3, [r5, #4]
    6cc0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
}
    6cc4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    6cc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6ccc:	2000      	movs	r0, #0
    6cce:	e7c3      	b.n	6c58 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x28>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6cd0:	2400      	movs	r4, #0
    6cd2:	e7c7      	b.n	6c64 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x34>
    FLATBUFFERS_ASSERT(i < size());
    6cd4:	4b08      	ldr	r3, [pc, #32]	; (6cf8 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xc8>)
    6cd6:	4a09      	ldr	r2, [pc, #36]	; (6cfc <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xcc>)
    6cd8:	f44f 7183 	mov.w	r1, #262	; 0x106
    6cdc:	4808      	ldr	r0, [pc, #32]	; (6d00 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xd0>)
    6cde:	f009 fe05 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6ce2:	2000      	movs	r0, #0
    6ce4:	e7d8      	b.n	6c98 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x68>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6ce6:	2400      	movs	r4, #0
    6ce8:	e7dc      	b.n	6ca4 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x74>
    FLATBUFFERS_ASSERT(i < size());
    6cea:	4b03      	ldr	r3, [pc, #12]	; (6cf8 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xc8>)
    6cec:	4a05      	ldr	r2, [pc, #20]	; (6d04 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xd4>)
    6cee:	f44f 7183 	mov.w	r1, #262	; 0x106
    6cf2:	4803      	ldr	r0, [pc, #12]	; (6d00 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xd0>)
    6cf4:	f009 fdfa 	bl	108ec <__assert_func>
    6cf8:	00024e20 	.word	0x00024e20
    6cfc:	00024f70 	.word	0x00024f70
    6d00:	00024eec 	.word	0x00024eec
    6d04:	00024e2c 	.word	0x00024e2c

00006d08 <_ZN6tflite10MicroGraph16GetSubgraphInputEii>:
                                               int input_idx) {
    6d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6d0c:	4606      	mov	r6, r0
    6d0e:	460d      	mov	r5, r1
    6d10:	4617      	mov	r7, r2
      model_->subgraphs()->Get(subgraph_idx)->inputs()->Get(input_idx);
    6d12:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    6d14:	4620      	mov	r0, r4
    6d16:	f00c fa77 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6d1a:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6d1e:	4640      	mov	r0, r8
    6d20:	f00c fa78 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6d24:	2808      	cmp	r0, #8
    6d26:	d93d      	bls.n	6da4 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x9c>
    6d28:	f108 0008 	add.w	r0, r8, #8
    6d2c:	f00c fa72 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6d30:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6d32:	b3c8      	cbz	r0, 6da8 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xa0>
    6d34:	4620      	mov	r0, r4
    6d36:	f00c fa61 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6d3a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6d3c:	6820      	ldr	r0, [r4, #0]
    6d3e:	f00b f83e 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6d42:	4285      	cmp	r5, r0
    6d44:	d232      	bcs.n	6dac <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xa4>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6d46:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6d48:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6d4c:	4620      	mov	r0, r4
    6d4e:	f00c fa55 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6d52:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6d54:	4620      	mov	r0, r4
    6d56:	f00c fa57 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6d5a:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6d5e:	4640      	mov	r0, r8
    6d60:	f00c fa58 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6d64:	2806      	cmp	r0, #6
    6d66:	d928      	bls.n	6dba <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xb2>
    6d68:	f108 0006 	add.w	r0, r8, #6
    6d6c:	f00c fa52 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6d70:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6d72:	b320      	cbz	r0, 6dbe <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xb6>
    6d74:	4620      	mov	r0, r4
    6d76:	f00c fa41 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6d7a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6d7c:	6820      	ldr	r0, [r4, #0]
    6d7e:	f00b f81e 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6d82:	4287      	cmp	r7, r0
    6d84:	d21d      	bcs.n	6dc2 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xba>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6d86:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    6d88:	f854 0027 	ldr.w	r0, [r4, r7, lsl #2]
    6d8c:	f00c fa3b 	bl	13206 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
    6d90:	6931      	ldr	r1, [r6, #16]
    6d92:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
    6d96:	686b      	ldr	r3, [r5, #4]
    6d98:	eb00 0040 	add.w	r0, r0, r0, lsl #1
}
    6d9c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    6da0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6da4:	2000      	movs	r0, #0
    6da6:	e7c3      	b.n	6d30 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x28>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6da8:	2400      	movs	r4, #0
    6daa:	e7c7      	b.n	6d3c <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x34>
    FLATBUFFERS_ASSERT(i < size());
    6dac:	4b08      	ldr	r3, [pc, #32]	; (6dd0 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xc8>)
    6dae:	4a09      	ldr	r2, [pc, #36]	; (6dd4 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xcc>)
    6db0:	f44f 7183 	mov.w	r1, #262	; 0x106
    6db4:	4808      	ldr	r0, [pc, #32]	; (6dd8 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xd0>)
    6db6:	f009 fd99 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6dba:	2000      	movs	r0, #0
    6dbc:	e7d8      	b.n	6d70 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x68>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6dbe:	2400      	movs	r4, #0
    6dc0:	e7dc      	b.n	6d7c <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x74>
    FLATBUFFERS_ASSERT(i < size());
    6dc2:	4b03      	ldr	r3, [pc, #12]	; (6dd0 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xc8>)
    6dc4:	4a05      	ldr	r2, [pc, #20]	; (6ddc <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xd4>)
    6dc6:	f44f 7183 	mov.w	r1, #262	; 0x106
    6dca:	4803      	ldr	r0, [pc, #12]	; (6dd8 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xd0>)
    6dcc:	f009 fd8e 	bl	108ec <__assert_func>
    6dd0:	00024e20 	.word	0x00024e20
    6dd4:	00024f70 	.word	0x00024f70
    6dd8:	00024eec 	.word	0x00024eec
    6ddc:	00024e2c 	.word	0x00024e2c

00006de0 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv>:
TfLiteStatus MicroGraph::ResetVariableTensors() {
    6de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6de4:	b083      	sub	sp, #12
    6de6:	4680      	mov	r8, r0
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    6de8:	2700      	movs	r7, #0
    6dea:	e0c8      	b.n	6f7e <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x19e>
    6dec:	4b71      	ldr	r3, [pc, #452]	; (6fb4 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d4>)
    6dee:	4a72      	ldr	r2, [pc, #456]	; (6fb8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d8>)
    6df0:	f44f 7183 	mov.w	r1, #262	; 0x106
    6df4:	4871      	ldr	r0, [pc, #452]	; (6fbc <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1dc>)
    6df6:	f009 fd79 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6dfa:	2000      	movs	r0, #0
    6dfc:	e01d      	b.n	6e3a <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x5a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6dfe:	2400      	movs	r4, #0
    6e00:	e022      	b.n	6e48 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x68>
    FLATBUFFERS_ASSERT(i < size());
    6e02:	4b6c      	ldr	r3, [pc, #432]	; (6fb4 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d4>)
    6e04:	4a6e      	ldr	r2, [pc, #440]	; (6fc0 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1e0>)
    6e06:	f44f 7183 	mov.w	r1, #262	; 0x106
    6e0a:	486c      	ldr	r0, [pc, #432]	; (6fbc <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1dc>)
    6e0c:	f009 fd6e 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6e10:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6e12:	b118      	cbz	r0, 6e1c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x3c>
    6e14:	4420      	add	r0, r4
    6e16:	f00c fac6 	bl	133a6 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    6e1a:	e000      	b.n	6e1e <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x3e>
    6e1c:	2000      	movs	r0, #0
      if (tensor->is_variable()) {
    6e1e:	bba0      	cbnz	r0, 6e8a <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xaa>
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    6e20:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    6e22:	4630      	mov	r0, r6
    6e24:	f00c f9f0 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6e28:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6e2a:	4620      	mov	r0, r4
    6e2c:	f00c f9f2 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6e30:	2804      	cmp	r0, #4
    6e32:	d9e2      	bls.n	6dfa <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1a>
    6e34:	1d20      	adds	r0, r4, #4
    6e36:	f00c f9ed 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6e3a:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6e3c:	2800      	cmp	r0, #0
    6e3e:	d0de      	beq.n	6dfe <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1e>
    6e40:	4620      	mov	r0, r4
    6e42:	f00c f9db 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6e46:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6e48:	6820      	ldr	r0, [r4, #0]
    6e4a:	f00a ffb8 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    6e4e:	4285      	cmp	r5, r0
    6e50:	f080 8094 	bcs.w	6f7c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x19c>
    6e54:	6820      	ldr	r0, [r4, #0]
    6e56:	f00a ffb2 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6e5a:	4285      	cmp	r5, r0
    6e5c:	d2d1      	bcs.n	6e02 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x22>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6e5e:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6e60:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6e64:	4620      	mov	r0, r4
    6e66:	f00c f9c9 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6e6a:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6e6c:	4620      	mov	r0, r4
    6e6e:	f00c f9cb 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6e72:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6e76:	4648      	mov	r0, r9
    6e78:	f00c f9cc 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6e7c:	280e      	cmp	r0, #14
    6e7e:	d9c7      	bls.n	6e10 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x30>
    6e80:	f109 000e 	add.w	r0, r9, #14
    6e84:	f00c f9c6 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    6e88:	e7c3      	b.n	6e12 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x32>
        TF_LITE_ENSURE_STATUS(TfLiteEvalTensorByteLength(
    6e8a:	f8d8 3010 	ldr.w	r3, [r8, #16]
    6e8e:	ea4f 0ac7 	mov.w	sl, r7, lsl #3
    6e92:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
    6e96:	6858      	ldr	r0, [r3, #4]
    6e98:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    6e9c:	ea4f 0b83 	mov.w	fp, r3, lsl #2
    6ea0:	a901      	add	r1, sp, #4
    6ea2:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    6ea6:	f00c f988 	bl	131ba <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
    6eaa:	4603      	mov	r3, r0
    6eac:	2800      	cmp	r0, #0
    6eae:	d17d      	bne.n	6fac <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1cc>
    return data_ - ReadScalar<soffset_t>(data_);
    6eb0:	4620      	mov	r0, r4
    6eb2:	f00c f9a9 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6eb6:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6eba:	4648      	mov	r0, r9
    6ebc:	f00c f9aa 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6ec0:	2806      	cmp	r0, #6
    6ec2:	d914      	bls.n	6eee <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x10e>
    6ec4:	f109 0006 	add.w	r0, r9, #6
    6ec8:	f00c f9a4 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6ecc:	b188      	cbz	r0, 6ef2 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x112>
    6ece:	4420      	add	r0, r4
    6ed0:	f00c f9a6 	bl	13220 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
        if (tensor->type() == tflite::TensorType_INT8) {
    6ed4:	2809      	cmp	r0, #9
    6ed6:	d00e      	beq.n	6ef6 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x116>
        int value = 0;
    6ed8:	2100      	movs	r1, #0
        memset(subgraph_allocations_[subgraph_idx].tensors[i].data.raw, value,
    6eda:	f8d8 3010 	ldr.w	r3, [r8, #16]
    6ede:	4453      	add	r3, sl
    6ee0:	685b      	ldr	r3, [r3, #4]
    6ee2:	9a01      	ldr	r2, [sp, #4]
    6ee4:	f853 000b 	ldr.w	r0, [r3, fp]
    6ee8:	f00f f90d 	bl	16106 <memset>
    6eec:	e798      	b.n	6e20 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x40>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6eee:	2000      	movs	r0, #0
    6ef0:	e7ec      	b.n	6ecc <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xec>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6ef2:	2000      	movs	r0, #0
    6ef4:	e7ee      	b.n	6ed4 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xf4>
    return data_ - ReadScalar<soffset_t>(data_);
    6ef6:	4620      	mov	r0, r4
    6ef8:	f00c f986 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6efc:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6f00:	4648      	mov	r0, r9
    6f02:	f00c f987 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6f06:	280c      	cmp	r0, #12
    6f08:	d928      	bls.n	6f5c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x17c>
    6f0a:	f109 000c 	add.w	r0, r9, #12
    6f0e:	f00c f981 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6f12:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6f14:	b320      	cbz	r0, 6f60 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x180>
    6f16:	4620      	mov	r0, r4
    6f18:	f00c f970 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6f1c:	4404      	add	r4, r0
    return GetPointer<const flatbuffers::Vector<int64_t> *>(VT_ZERO_POINT);
    6f1e:	46a1      	mov	r9, r4
    return data_ - ReadScalar<soffset_t>(data_);
    6f20:	4620      	mov	r0, r4
    6f22:	f00c f971 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6f26:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6f28:	4620      	mov	r0, r4
    6f2a:	f00c f973 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6f2e:	280a      	cmp	r0, #10
    6f30:	d918      	bls.n	6f64 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x184>
    6f32:	f104 000a 	add.w	r0, r4, #10
    6f36:	f00c f96d 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6f3a:	4481      	add	r9, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6f3c:	b1a0      	cbz	r0, 6f68 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x188>
    6f3e:	4648      	mov	r0, r9
    6f40:	f00c f95c 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6f44:	4481      	add	r9, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6f46:	f8d9 0000 	ldr.w	r0, [r9]
    6f4a:	f00a ff38 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6f4e:	b170      	cbz	r0, 6f6e <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x18e>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    6f50:	e9d9 0101 	ldrd	r0, r1, [r9, #4]
    6f54:	f00c fa2c 	bl	133b0 <_ZN11flatbuffers12EndianScalarIxEET_S1_>
    6f58:	4601      	mov	r1, r0
    6f5a:	e7be      	b.n	6eda <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xfa>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6f5c:	2000      	movs	r0, #0
    6f5e:	e7d8      	b.n	6f12 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x132>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6f60:	2400      	movs	r4, #0
    6f62:	e7dc      	b.n	6f1e <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x13e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6f64:	2000      	movs	r0, #0
    6f66:	e7e8      	b.n	6f3a <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x15a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6f68:	f04f 0900 	mov.w	r9, #0
    6f6c:	e7eb      	b.n	6f46 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x166>
    FLATBUFFERS_ASSERT(i < size());
    6f6e:	4b11      	ldr	r3, [pc, #68]	; (6fb4 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d4>)
    6f70:	4a14      	ldr	r2, [pc, #80]	; (6fc4 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1e4>)
    6f72:	f44f 7183 	mov.w	r1, #262	; 0x106
    6f76:	4811      	ldr	r0, [pc, #68]	; (6fbc <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1dc>)
    6f78:	f009 fcb8 	bl	108ec <__assert_func>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    6f7c:	3701      	adds	r7, #1
    6f7e:	f8d8 6018 	ldr.w	r6, [r8, #24]
  uoffset_t size() const { return EndianScalar(length_); }
    6f82:	6830      	ldr	r0, [r6, #0]
    6f84:	f00a ff1b 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    6f88:	4287      	cmp	r7, r0
    6f8a:	d20e      	bcs.n	6faa <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1ca>
    6f8c:	6830      	ldr	r0, [r6, #0]
    6f8e:	f00a ff16 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6f92:	4287      	cmp	r7, r0
    6f94:	f4bf af2a 	bcs.w	6dec <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xc>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6f98:	3604      	adds	r6, #4
    p += i * sizeof(uoffset_t);
    6f9a:	eb06 0687 	add.w	r6, r6, r7, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6f9e:	4630      	mov	r0, r6
    6fa0:	f00c f92c 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6fa4:	4406      	add	r6, r0
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    6fa6:	2500      	movs	r5, #0
    6fa8:	e73b      	b.n	6e22 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x42>
  return kTfLiteOk;
    6faa:	2300      	movs	r3, #0
}
    6fac:	4618      	mov	r0, r3
    6fae:	b003      	add	sp, #12
    6fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6fb4:	00024e20 	.word	0x00024e20
    6fb8:	00024f70 	.word	0x00024f70
    6fbc:	00024eec 	.word	0x00024eec
    6fc0:	00025108 	.word	0x00025108
    6fc4:	000251fc 	.word	0x000251fc

00006fc8 <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE>:
    graph_.FreeSubgraphs();
  }
}

void MicroInterpreter::Init(MicroProfiler* profiler) {
  context_.impl_ = static_cast<void*>(this);
    6fc8:	6180      	str	r0, [r0, #24]
  context_.ReportError = ReportOpError;
    6fca:	4b05      	ldr	r3, [pc, #20]	; (6fe0 <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE+0x18>)
    6fcc:	6203      	str	r3, [r0, #32]
  context_.GetTensor = GetTensor;
    6fce:	4b05      	ldr	r3, [pc, #20]	; (6fe4 <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE+0x1c>)
    6fd0:	65c3      	str	r3, [r0, #92]	; 0x5c
  context_.ReportError = ReportOpError;
  context_.GetTensor = GetTensor;
  context_.GetEvalTensor = GetEvalTensor;
    6fd2:	4b05      	ldr	r3, [pc, #20]	; (6fe8 <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE+0x20>)
    6fd4:	6603      	str	r3, [r0, #96]	; 0x60
  context_.profiler = profiler;
    6fd6:	6401      	str	r1, [r0, #64]	; 0x40

  initialization_status_ = kTfLiteOk;
    6fd8:	2300      	movs	r3, #0
    6fda:	f880 3089 	strb.w	r3, [r0, #137]	; 0x89
}
    6fde:	4770      	bx	lr
    6fe0:	00013537 	.word	0x00013537
    6fe4:	000134e5 	.word	0x000134e5
    6fe8:	00013503 	.word	0x00013503

00006fec <_ZN6tflite16MicroInterpreter6outputEj>:
    return nullptr;
  }
  return input_tensors_[index];
}

TfLiteTensor* MicroInterpreter::output(size_t index) {
    6fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6fee:	4605      	mov	r5, r0
    6ff0:	460e      	mov	r6, r1
    return nullptr;
  }

  TfLiteTensor* output(size_t index);
  size_t outputs_size() const {
    return model_->subgraphs()->Get(0)->outputs()->size();
    6ff2:	6804      	ldr	r4, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    6ff4:	4620      	mov	r0, r4
    6ff6:	f00c f907 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6ffa:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6ffc:	4638      	mov	r0, r7
    6ffe:	f00c f909 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7002:	2808      	cmp	r0, #8
    7004:	d92f      	bls.n	7066 <_ZN6tflite16MicroInterpreter6outputEj+0x7a>
    7006:	f107 0008 	add.w	r0, r7, #8
    700a:	f00c f903 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    700e:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7010:	b358      	cbz	r0, 706a <_ZN6tflite16MicroInterpreter6outputEj+0x7e>
    7012:	4620      	mov	r0, r4
    7014:	f00c f8f2 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7018:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    701a:	6820      	ldr	r0, [r4, #0]
    701c:	f00a fecf 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7020:	b328      	cbz	r0, 706e <_ZN6tflite16MicroInterpreter6outputEj+0x82>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7022:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7024:	4620      	mov	r0, r4
    7026:	f00c f8e9 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    702a:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    702c:	4620      	mov	r0, r4
    702e:	f00c f8eb 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7032:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7034:	4638      	mov	r0, r7
    7036:	f00c f8ed 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    703a:	2808      	cmp	r0, #8
    703c:	d91e      	bls.n	707c <_ZN6tflite16MicroInterpreter6outputEj+0x90>
    703e:	f107 0008 	add.w	r0, r7, #8
    7042:	f00c f8e7 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7046:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7048:	b1d0      	cbz	r0, 7080 <_ZN6tflite16MicroInterpreter6outputEj+0x94>
    704a:	4620      	mov	r0, r4
    704c:	f00c f8d6 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7050:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7052:	6820      	ldr	r0, [r4, #0]
    7054:	f00a feb3 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  const size_t length = outputs_size();
  if (index >= length) {
    7058:	4286      	cmp	r6, r0
    705a:	d213      	bcs.n	7084 <_ZN6tflite16MicroInterpreter6outputEj+0x98>
    TF_LITE_REPORT_ERROR(error_reporter_,
                         "Output index %d out of range (length is %d)", index,
                         length);
    return nullptr;
  }
  return output_tensors_[index];
    705c:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
    7060:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
}
    7064:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7066:	2000      	movs	r0, #0
    7068:	e7d1      	b.n	700e <_ZN6tflite16MicroInterpreter6outputEj+0x22>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    706a:	2400      	movs	r4, #0
    706c:	e7d5      	b.n	701a <_ZN6tflite16MicroInterpreter6outputEj+0x2e>
    FLATBUFFERS_ASSERT(i < size());
    706e:	4b09      	ldr	r3, [pc, #36]	; (7094 <_ZN6tflite16MicroInterpreter6outputEj+0xa8>)
    7070:	4a09      	ldr	r2, [pc, #36]	; (7098 <_ZN6tflite16MicroInterpreter6outputEj+0xac>)
    7072:	f44f 7183 	mov.w	r1, #262	; 0x106
    7076:	4809      	ldr	r0, [pc, #36]	; (709c <_ZN6tflite16MicroInterpreter6outputEj+0xb0>)
    7078:	f009 fc38 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    707c:	2000      	movs	r0, #0
    707e:	e7e2      	b.n	7046 <_ZN6tflite16MicroInterpreter6outputEj+0x5a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7080:	2400      	movs	r4, #0
    7082:	e7e6      	b.n	7052 <_ZN6tflite16MicroInterpreter6outputEj+0x66>
    TF_LITE_REPORT_ERROR(error_reporter_,
    7084:	4603      	mov	r3, r0
    7086:	4632      	mov	r2, r6
    7088:	4905      	ldr	r1, [pc, #20]	; (70a0 <_ZN6tflite16MicroInterpreter6outputEj+0xb4>)
    708a:	68a8      	ldr	r0, [r5, #8]
    708c:	f00c fdff 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    7090:	2000      	movs	r0, #0
    7092:	e7e7      	b.n	7064 <_ZN6tflite16MicroInterpreter6outputEj+0x78>
    7094:	00024e20 	.word	0x00024e20
    7098:	00024f70 	.word	0x00024f70
    709c:	00024eec 	.word	0x00024eec
    70a0:	00025c00 	.word	0x00025c00

000070a4 <_ZN6tflite16MicroInterpreter5inputEj>:
TfLiteTensor* MicroInterpreter::input(size_t index) {
    70a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    70a6:	4605      	mov	r5, r0
    70a8:	460e      	mov	r6, r1
    return model_->subgraphs()->Get(0)->inputs()->size();
    70aa:	6804      	ldr	r4, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    70ac:	4620      	mov	r0, r4
    70ae:	f00c f8ab 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    70b2:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    70b4:	4638      	mov	r0, r7
    70b6:	f00c f8ad 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    70ba:	2808      	cmp	r0, #8
    70bc:	d92e      	bls.n	711c <_ZN6tflite16MicroInterpreter5inputEj+0x78>
    70be:	f107 0008 	add.w	r0, r7, #8
    70c2:	f00c f8a7 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    70c6:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    70c8:	b350      	cbz	r0, 7120 <_ZN6tflite16MicroInterpreter5inputEj+0x7c>
    70ca:	4620      	mov	r0, r4
    70cc:	f00c f896 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    70d0:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    70d2:	6820      	ldr	r0, [r4, #0]
    70d4:	f00a fe73 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    70d8:	b320      	cbz	r0, 7124 <_ZN6tflite16MicroInterpreter5inputEj+0x80>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    70da:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    70dc:	4620      	mov	r0, r4
    70de:	f00c f88d 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    70e2:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    70e4:	4620      	mov	r0, r4
    70e6:	f00c f88f 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    70ea:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    70ec:	4638      	mov	r0, r7
    70ee:	f00c f891 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    70f2:	2806      	cmp	r0, #6
    70f4:	d91d      	bls.n	7132 <_ZN6tflite16MicroInterpreter5inputEj+0x8e>
    70f6:	1db8      	adds	r0, r7, #6
    70f8:	f00c f88c 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    70fc:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    70fe:	b1d0      	cbz	r0, 7136 <_ZN6tflite16MicroInterpreter5inputEj+0x92>
    7100:	4620      	mov	r0, r4
    7102:	f00c f87b 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7106:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7108:	6820      	ldr	r0, [r4, #0]
    710a:	f00a fe58 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  if (index >= length) {
    710e:	4286      	cmp	r6, r0
    7110:	d213      	bcs.n	713a <_ZN6tflite16MicroInterpreter5inputEj+0x96>
  return input_tensors_[index];
    7112:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
    7116:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
}
    711a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    711c:	2000      	movs	r0, #0
    711e:	e7d2      	b.n	70c6 <_ZN6tflite16MicroInterpreter5inputEj+0x22>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7120:	2400      	movs	r4, #0
    7122:	e7d6      	b.n	70d2 <_ZN6tflite16MicroInterpreter5inputEj+0x2e>
    FLATBUFFERS_ASSERT(i < size());
    7124:	4b09      	ldr	r3, [pc, #36]	; (714c <_ZN6tflite16MicroInterpreter5inputEj+0xa8>)
    7126:	4a0a      	ldr	r2, [pc, #40]	; (7150 <_ZN6tflite16MicroInterpreter5inputEj+0xac>)
    7128:	f44f 7183 	mov.w	r1, #262	; 0x106
    712c:	4809      	ldr	r0, [pc, #36]	; (7154 <_ZN6tflite16MicroInterpreter5inputEj+0xb0>)
    712e:	f009 fbdd 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7132:	2000      	movs	r0, #0
    7134:	e7e2      	b.n	70fc <_ZN6tflite16MicroInterpreter5inputEj+0x58>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7136:	2400      	movs	r4, #0
    7138:	e7e6      	b.n	7108 <_ZN6tflite16MicroInterpreter5inputEj+0x64>
    TF_LITE_REPORT_ERROR(error_reporter_,
    713a:	4603      	mov	r3, r0
    713c:	4632      	mov	r2, r6
    713e:	4906      	ldr	r1, [pc, #24]	; (7158 <_ZN6tflite16MicroInterpreter5inputEj+0xb4>)
    7140:	68a8      	ldr	r0, [r5, #8]
    7142:	f00c fda4 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    7146:	2000      	movs	r0, #0
    7148:	e7e7      	b.n	711a <_ZN6tflite16MicroInterpreter5inputEj+0x76>
    714a:	bf00      	nop
    714c:	00024e20 	.word	0x00024e20
    7150:	00024f70 	.word	0x00024f70
    7154:	00024eec 	.word	0x00024eec
    7158:	00025c2c 	.word	0x00025c2c

0000715c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv>:
TfLiteStatus MicroInterpreter::PrepareNodeAndRegistrationDataFromFlatbuffer() {
    715c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7160:	b08b      	sub	sp, #44	; 0x2c
    7162:	4683      	mov	fp, r0
  for (int subgraph_idx = 0; subgraph_idx < graph_.NumSubgraphs();
    7164:	2300      	movs	r3, #0
    7166:	9305      	str	r3, [sp, #20]
    7168:	f10b 006c 	add.w	r0, fp, #108	; 0x6c
    716c:	f00c f990 	bl	13490 <_ZN6tflite10MicroGraph12NumSubgraphsEv>
    7170:	9b05      	ldr	r3, [sp, #20]
    7172:	4298      	cmp	r0, r3
    7174:	f340 81f6 	ble.w	7564 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x408>
    const SubGraph* subgraph = model_->subgraphs()->Get(subgraph_idx);
    7178:	f8db 5000 	ldr.w	r5, [fp]
    return data_ - ReadScalar<soffset_t>(data_);
    717c:	4628      	mov	r0, r5
    717e:	f00c f843 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7182:	1a2c      	subs	r4, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7184:	4620      	mov	r0, r4
    7186:	f00c f845 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    718a:	2808      	cmp	r0, #8
    718c:	d927      	bls.n	71de <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x82>
    718e:	f104 0008 	add.w	r0, r4, #8
    7192:	f00c f83f 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7196:	182c      	adds	r4, r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7198:	b318      	cbz	r0, 71e2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x86>
    719a:	4620      	mov	r0, r4
    719c:	f00c f82e 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    71a0:	4404      	add	r4, r0
    71a2:	9e05      	ldr	r6, [sp, #20]
    71a4:	9600      	str	r6, [sp, #0]
  uoffset_t size() const { return EndianScalar(length_); }
    71a6:	6820      	ldr	r0, [r4, #0]
    71a8:	f00a fe09 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    71ac:	4286      	cmp	r6, r0
    71ae:	d21a      	bcs.n	71e6 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x8a>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    71b0:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    71b2:	9b05      	ldr	r3, [sp, #20]
    71b4:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    71b8:	4620      	mov	r0, r4
    71ba:	f00c f81f 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    TFLITE_DCHECK(subgraph != nullptr);
    71be:	1823      	adds	r3, r4, r0
    71c0:	9302      	str	r3, [sp, #8]
    71c2:	d017      	beq.n	71f4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x98>
    return data_ - ReadScalar<soffset_t>(data_);
    71c4:	4628      	mov	r0, r5
    71c6:	f00c f81f 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    71ca:	1a2c      	subs	r4, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    71cc:	4620      	mov	r0, r4
    71ce:	f00c f821 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    71d2:	2806      	cmp	r0, #6
    71d4:	d910      	bls.n	71f8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x9c>
    71d6:	1da0      	adds	r0, r4, #6
    71d8:	f00c f81c 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    71dc:	e00d      	b.n	71fa <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x9e>
    71de:	2000      	movs	r0, #0
    71e0:	e7d9      	b.n	7196 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    71e2:	2400      	movs	r4, #0
    71e4:	e7dd      	b.n	71a2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x46>
    FLATBUFFERS_ASSERT(i < size());
    71e6:	4b4e      	ldr	r3, [pc, #312]	; (7320 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c4>)
    71e8:	4a4e      	ldr	r2, [pc, #312]	; (7324 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c8>)
    71ea:	f44f 7183 	mov.w	r1, #262	; 0x106
    71ee:	484e      	ldr	r0, [pc, #312]	; (7328 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1cc>)
    71f0:	f009 fb7c 	bl	108ec <__assert_func>
    71f4:	f00e ff61 	bl	160ba <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    71f8:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    71fa:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    71fc:	b178      	cbz	r0, 721e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc2>
    71fe:	4628      	mov	r0, r5
    7200:	f00b fffc 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7204:	eb05 0900 	add.w	r9, r5, r0
        allocator_.GetBuiltinDataAllocator();
    7208:	f8db 0068 	ldr.w	r0, [fp, #104]	; 0x68
    720c:	f00c fb07 	bl	1381e <_ZN6tflite14MicroAllocator23GetBuiltinDataAllocatorEv>
    7210:	9004      	str	r0, [sp, #16]
    uint32_t operators_size = NumSubgraphOperators(subgraph);
    7212:	9802      	ldr	r0, [sp, #8]
    7214:	f00c f8a8 	bl	13368 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
    7218:	9003      	str	r0, [sp, #12]
    for (size_t i = 0; i < operators_size; ++i) {
    721a:	2700      	movs	r7, #0
    721c:	e0dd      	b.n	73da <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x27e>
    721e:	f04f 0900 	mov.w	r9, #0
    7222:	e7f1      	b.n	7208 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xac>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7224:	2000      	movs	r0, #0
    7226:	e0eb      	b.n	7400 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2a4>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7228:	2400      	movs	r4, #0
    722a:	e0f2      	b.n	7412 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b6>
    FLATBUFFERS_ASSERT(i < size());
    722c:	4b3c      	ldr	r3, [pc, #240]	; (7320 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c4>)
    722e:	4a3f      	ldr	r2, [pc, #252]	; (732c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1d0>)
    7230:	f44f 7183 	mov.w	r1, #262	; 0x106
    7234:	483c      	ldr	r0, [pc, #240]	; (7328 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1cc>)
    7236:	f009 fb59 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    723a:	2000      	movs	r0, #0
    723c:	e103      	b.n	7446 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2ea>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    723e:	2600      	movs	r6, #0
    7240:	e108      	b.n	7454 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2f8>
        MicroPrintf("Missing registration for opcode_index %d\n", index);
    7242:	4631      	mov	r1, r6
    7244:	483a      	ldr	r0, [pc, #232]	; (7330 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1d4>)
    7246:	f00b ff54 	bl	130f2 <_Z11MicroPrintfPKcz>
        return kTfLiteError;
    724a:	2301      	movs	r3, #1
    724c:	461c      	mov	r4, r3
}
    724e:	4620      	mov	r0, r4
    7250:	b00b      	add	sp, #44	; 0x2c
    7252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    FLATBUFFERS_ASSERT(i < size());
    7256:	4b32      	ldr	r3, [pc, #200]	; (7320 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c4>)
    7258:	4a36      	ldr	r2, [pc, #216]	; (7334 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1d8>)
    725a:	f44f 7183 	mov.w	r1, #262	; 0x106
    725e:	4832      	ldr	r0, [pc, #200]	; (7328 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1cc>)
    7260:	f009 fb44 	bl	108ec <__assert_func>
    7264:	4604      	mov	r4, r0
        MicroPrintf("Failed to get registration from op code %s\n ",
    7266:	4650      	mov	r0, sl
    7268:	f00c fd2f 	bl	13cca <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>
  return (v < low) || (high < v);
    726c:	2891      	cmp	r0, #145	; 0x91
    726e:	d806      	bhi.n	727e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x122>
  return EnumNamesBuiltinOperator()[index];
    7270:	4b31      	ldr	r3, [pc, #196]	; (7338 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1dc>)
    7272:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
    7276:	4831      	ldr	r0, [pc, #196]	; (733c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e0>)
    7278:	f00b ff3b 	bl	130f2 <_Z11MicroPrintfPKcz>
        return status;
    727c:	e7e7      	b.n	724e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    727e:	4930      	ldr	r1, [pc, #192]	; (7340 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e4>)
    7280:	e7f9      	b.n	7276 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x11a>
        MicroPrintf("Skipping op for opcode_index %d\n", index);
    7282:	4631      	mov	r1, r6
    7284:	482f      	ldr	r0, [pc, #188]	; (7344 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e8>)
    7286:	f00b ff34 	bl	130f2 <_Z11MicroPrintfPKcz>
        return kTfLiteError;
    728a:	2301      	movs	r3, #1
    728c:	461c      	mov	r4, r3
    728e:	e7de      	b.n	724e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    return data_ - ReadScalar<soffset_t>(data_);
    7290:	4620      	mov	r0, r4
    7292:	f00b ffb9 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7296:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7298:	4630      	mov	r0, r6
    729a:	f00b ffbb 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    729e:	280e      	cmp	r0, #14
    72a0:	d904      	bls.n	72ac <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x150>
    72a2:	f106 000e 	add.w	r0, r6, #14
    72a6:	f00b ffb5 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    72aa:	e000      	b.n	72ae <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x152>
    72ac:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    72ae:	1826      	adds	r6, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    72b0:	b160      	cbz	r0, 72cc <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x170>
    72b2:	4630      	mov	r0, r6
    72b4:	f00b ffa2 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    72b8:	4430      	add	r0, r6
        if (op->custom_options() != nullptr) {
    72ba:	b360      	cbz	r0, 7316 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ba>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    72bc:	4603      	mov	r3, r0
  uoffset_t size() const { return EndianScalar(length_); }
    72be:	f853 0b04 	ldr.w	r0, [r3], #4
    72c2:	9301      	str	r3, [sp, #4]
    72c4:	f00a fd7b 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    72c8:	4682      	mov	sl, r0
    72ca:	e131      	b.n	7530 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3d4>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    72cc:	2000      	movs	r0, #0
    72ce:	e7f4      	b.n	72ba <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x15e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    72d0:	2000      	movs	r0, #0
    72d2:	e10b      	b.n	74ec <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x390>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    72d4:	2300      	movs	r3, #0
    72d6:	9301      	str	r3, [sp, #4]
    72d8:	e113      	b.n	7502 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3a6>
  return (v < low) || (high < v);
    72da:	f1ba 0f91 	cmp.w	sl, #145	; 0x91
    72de:	d809      	bhi.n	72f4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x198>
  const size_t index = static_cast<size_t>(e);
    72e0:	b2f2      	uxtb	r2, r6
  return EnumNamesBuiltinOperator()[index];
    72e2:	4b15      	ldr	r3, [pc, #84]	; (7338 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1dc>)
    72e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
          MicroPrintf(
    72e8:	4817      	ldr	r0, [pc, #92]	; (7348 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ec>)
    72ea:	f00b ff02 	bl	130f2 <_Z11MicroPrintfPKcz>
          return kTfLiteError;
    72ee:	2301      	movs	r3, #1
    72f0:	461c      	mov	r4, r3
    72f2:	e7ac      	b.n	724e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    72f4:	4912      	ldr	r1, [pc, #72]	; (7340 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e4>)
    72f6:	e7f7      	b.n	72e8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x18c>
    72f8:	f1ba 0f91 	cmp.w	sl, #145	; 0x91
    72fc:	d804      	bhi.n	7308 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ac>
  const size_t index = static_cast<size_t>(e);
    72fe:	b2f3      	uxtb	r3, r6
  return EnumNamesBuiltinOperator()[index];
    7300:	4a0d      	ldr	r2, [pc, #52]	; (7338 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1dc>)
    7302:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    7306:	e000      	b.n	730a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ae>
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    7308:	490d      	ldr	r1, [pc, #52]	; (7340 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e4>)
          MicroPrintf("Did not find a parser for %s",
    730a:	4810      	ldr	r0, [pc, #64]	; (734c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f0>)
    730c:	f00b fef1 	bl	130f2 <_Z11MicroPrintfPKcz>
          return kTfLiteError;
    7310:	2301      	movs	r3, #1
    7312:	461c      	mov	r4, r3
    7314:	e79b      	b.n	724e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
      const char* custom_data = nullptr;
    7316:	9001      	str	r0, [sp, #4]
      size_t custom_data_size = 0;
    7318:	f04f 0a00 	mov.w	sl, #0
    731c:	e108      	b.n	7530 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3d4>
    731e:	bf00      	nop
    7320:	00024e20 	.word	0x00024e20
    7324:	00024f70 	.word	0x00024f70
    7328:	00024eec 	.word	0x00024eec
    732c:	00025c58 	.word	0x00025c58
    7330:	00025d50 	.word	0x00025d50
    7334:	00025d7c 	.word	0x00025d7c
    7338:	0002597c 	.word	0x0002597c
    733c:	00025e7c 	.word	0x00025e7c
    7340:	000173b0 	.word	0x000173b0
    7344:	00025eac 	.word	0x00025eac
    7348:	00025ed0 	.word	0x00025ed0
    734c:	00025f18 	.word	0x00025f18
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7350:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7352:	1826      	adds	r6, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7354:	2800      	cmp	r0, #0
    7356:	f000 80fb 	beq.w	7550 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3f4>
    735a:	4630      	mov	r0, r6
    735c:	f00b ff4e 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7360:	1831      	adds	r1, r6, r0
      TF_LITE_ENSURE_STATUS(allocator_.FlatBufferVectorToTfLiteTypeArray(
    7362:	aa08      	add	r2, sp, #32
    7364:	4640      	mov	r0, r8
    7366:	f00c fa66 	bl	13836 <_ZN6tflite14MicroAllocator33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIiEEPP14TfLiteIntArray>
    736a:	2800      	cmp	r0, #0
    736c:	f040 80ff 	bne.w	756e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x412>
      TF_LITE_ENSURE_STATUS(allocator_.FlatBufferVectorToTfLiteTypeArray(
    7370:	f8db 8068 	ldr.w	r8, [fp, #104]	; 0x68
    return data_ - ReadScalar<soffset_t>(data_);
    7374:	4620      	mov	r0, r4
    7376:	f00b ff47 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    737a:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    737c:	4630      	mov	r0, r6
    737e:	f00b ff49 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7382:	2808      	cmp	r0, #8
    7384:	f240 80e6 	bls.w	7554 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3f8>
    7388:	f106 0008 	add.w	r0, r6, #8
    738c:	f00b ff42 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7390:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7392:	2800      	cmp	r0, #0
    7394:	f000 80e0 	beq.w	7558 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3fc>
    7398:	4620      	mov	r0, r4
    739a:	f00b ff2f 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    739e:	1821      	adds	r1, r4, r0
    73a0:	aa09      	add	r2, sp, #36	; 0x24
    73a2:	4640      	mov	r0, r8
    73a4:	f00c fa47 	bl	13836 <_ZN6tflite14MicroAllocator33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIiEEPP14TfLiteIntArray>
    73a8:	2800      	cmp	r0, #0
    73aa:	f040 80e2 	bne.w	7572 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x416>
  // to be the subgraph of that operator.
  int GetCurrentSubgraphIndex() { return current_subgraph_index_; }

  // Gets the list of alloctions for each subgraph. This is the source of truth
  // for all per-subgraph allocation data.
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }
    73ae:	f8db 307c 	ldr.w	r3, [fp, #124]	; 0x7c
          graph_.GetAllocations()[subgraph_idx].node_and_registrations[i].node);
    73b2:	9a00      	ldr	r2, [sp, #0]
    73b4:	f853 6032 	ldr.w	r6, [r3, r2, lsl #3]
    73b8:	1974      	adds	r4, r6, r5
      *node = {};
    73ba:	2228      	movs	r2, #40	; 0x28
    73bc:	2100      	movs	r1, #0
    73be:	4620      	mov	r0, r4
    73c0:	f00e fea1 	bl	16106 <memset>
      node->inputs = inputs_array;
    73c4:	9b08      	ldr	r3, [sp, #32]
    73c6:	5173      	str	r3, [r6, r5]
      node->outputs = outputs_array;
    73c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    73ca:	6063      	str	r3, [r4, #4]
      node->builtin_data = reinterpret_cast<void*>(builtin_data);
    73cc:	9b07      	ldr	r3, [sp, #28]
    73ce:	6163      	str	r3, [r4, #20]
      node->custom_initial_data = custom_data;
    73d0:	9b01      	ldr	r3, [sp, #4]
    73d2:	61a3      	str	r3, [r4, #24]
      node->custom_initial_data_size = custom_data_size;
    73d4:	f8c4 a01c 	str.w	sl, [r4, #28]
    for (size_t i = 0; i < operators_size; ++i) {
    73d8:	3701      	adds	r7, #1
    73da:	9b03      	ldr	r3, [sp, #12]
    73dc:	429f      	cmp	r7, r3
    73de:	f080 80bd 	bcs.w	755c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x400>
    return data_ - ReadScalar<soffset_t>(data_);
    73e2:	9c02      	ldr	r4, [sp, #8]
    73e4:	4620      	mov	r0, r4
    73e6:	f00b ff0f 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    73ea:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    73ec:	4620      	mov	r0, r4
    73ee:	f00b ff11 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    73f2:	280a      	cmp	r0, #10
    73f4:	f67f af16 	bls.w	7224 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc8>
    73f8:	f104 000a 	add.w	r0, r4, #10
    73fc:	f00b ff0a 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7400:	9b02      	ldr	r3, [sp, #8]
    7402:	181c      	adds	r4, r3, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7404:	2800      	cmp	r0, #0
    7406:	f43f af0f 	beq.w	7228 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xcc>
    740a:	4620      	mov	r0, r4
    740c:	f00b fef6 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7410:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7412:	6820      	ldr	r0, [r4, #0]
    7414:	f00a fcd3 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7418:	4287      	cmp	r7, r0
    741a:	f4bf af07 	bcs.w	722c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xd0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    741e:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7420:	eb04 0487 	add.w	r4, r4, r7, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7424:	4620      	mov	r0, r4
    7426:	f00b fee9 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    742a:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    742c:	4620      	mov	r0, r4
    742e:	f00b feeb 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7432:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7434:	4628      	mov	r0, r5
    7436:	f00b feed 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    743a:	2804      	cmp	r0, #4
    743c:	f67f aefd 	bls.w	723a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xde>
    7440:	1d28      	adds	r0, r5, #4
    7442:	f00b fee7 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7446:	2800      	cmp	r0, #0
    7448:	f43f aef9 	beq.w	723e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xe2>
    744c:	4420      	add	r0, r4
    744e:	f00b fed5 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7452:	4606      	mov	r6, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7454:	f8d9 0000 	ldr.w	r0, [r9]
    7458:	f00a fcb1 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      if (index >= opcodes->size()) {
    745c:	42b0      	cmp	r0, r6
    745e:	f67f aef0 	bls.w	7242 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xe6>
    7462:	f8d9 0000 	ldr.w	r0, [r9]
    7466:	f00a fcaa 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    746a:	4286      	cmp	r6, r0
    746c:	f4bf aef3 	bcs.w	7256 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xfa>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7470:	f109 0a04 	add.w	sl, r9, #4
    p += i * sizeof(uoffset_t);
    7474:	eb0a 0a86 	add.w	sl, sl, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7478:	4650      	mov	r0, sl
    747a:	f00b febf 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    747e:	4482      	add	sl, r0
    7480:	f8db 307c 	ldr.w	r3, [fp, #124]	; 0x7c
                                          .node_and_registrations[i]
    7484:	9a00      	ldr	r2, [sp, #0]
    7486:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    748a:	252c      	movs	r5, #44	; 0x2c
    748c:	fb05 f507 	mul.w	r5, r5, r7
    7490:	442b      	add	r3, r5
          GetRegistrationFromOpCode(opcode, op_resolver_, error_reporter_,
    7492:	3328      	adds	r3, #40	; 0x28
    7494:	f8db 2008 	ldr.w	r2, [fp, #8]
    7498:	f8db 1004 	ldr.w	r1, [fp, #4]
    749c:	4650      	mov	r0, sl
    749e:	f002 ffbd 	bl	a41c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration>
      if (status != kTfLiteOk) {
    74a2:	2800      	cmp	r0, #0
    74a4:	f47f aede 	bne.w	7264 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x108>
    74a8:	f8db 307c 	ldr.w	r3, [fp, #124]	; 0x7c
                                     .node_and_registrations[i]
    74ac:	9a00      	ldr	r2, [sp, #0]
    74ae:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    74b2:	442b      	add	r3, r5
                                     .registration;
    74b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (registration == nullptr) {
    74b6:	2b00      	cmp	r3, #0
    74b8:	f43f aee3 	beq.w	7282 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x126>
          static_cast<BuiltinOperator>(registration->builtin_code);
    74bc:	695e      	ldr	r6, [r3, #20]
      BuiltinOperator op_type =
    74be:	fa5f fa86 	uxtb.w	sl, r6
      unsigned char* builtin_data = nullptr;
    74c2:	2300      	movs	r3, #0
    74c4:	9307      	str	r3, [sp, #28]
      if (op_type == BuiltinOperator_CUSTOM) {
    74c6:	f1ba 0f20 	cmp.w	sl, #32
    74ca:	f43f aee1 	beq.w	7290 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x134>
    return data_ - ReadScalar<soffset_t>(data_);
    74ce:	4620      	mov	r0, r4
    74d0:	f00b fe9a 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    74d4:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    74d8:	4640      	mov	r0, r8
    74da:	f00b fe9b 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    74de:	280e      	cmp	r0, #14
    74e0:	f67f aef6 	bls.w	72d0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x174>
    74e4:	f108 000e 	add.w	r0, r8, #14
    74e8:	f00b fe94 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    74ec:	eb04 0800 	add.w	r8, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    74f0:	2800      	cmp	r0, #0
    74f2:	f43f aeef 	beq.w	72d4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x178>
    74f6:	4640      	mov	r0, r8
    74f8:	f00b fe80 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    74fc:	eb08 0300 	add.w	r3, r8, r0
    7500:	9301      	str	r3, [sp, #4]
        if (op->custom_options() != nullptr) {
    7502:	9b01      	ldr	r3, [sp, #4]
    7504:	2b00      	cmp	r3, #0
    7506:	f47f aee8 	bne.w	72da <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x17e>
            op_resolver_.GetOpDataParser(op_type);
    750a:	f8db 0004 	ldr.w	r0, [fp, #4]
    750e:	6803      	ldr	r3, [r0, #0]
    7510:	6a1b      	ldr	r3, [r3, #32]
    7512:	4651      	mov	r1, sl
    7514:	4798      	blx	r3
        if (parser == nullptr) {
    7516:	4680      	mov	r8, r0
    7518:	2800      	cmp	r0, #0
    751a:	f43f aeed 	beq.w	72f8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x19c>
        TF_LITE_ENSURE_STATUS(parser(op, error_reporter_,
    751e:	ab07      	add	r3, sp, #28
    7520:	9a04      	ldr	r2, [sp, #16]
    7522:	f8db 1008 	ldr.w	r1, [fp, #8]
    7526:	4620      	mov	r0, r4
    7528:	47c0      	blx	r8
    752a:	b9f0      	cbnz	r0, 756a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x40e>
      size_t custom_data_size = 0;
    752c:	f04f 0a00 	mov.w	sl, #0
      TF_LITE_ENSURE_STATUS(allocator_.FlatBufferVectorToTfLiteTypeArray(
    7530:	f8db 8068 	ldr.w	r8, [fp, #104]	; 0x68
    return data_ - ReadScalar<soffset_t>(data_);
    7534:	4620      	mov	r0, r4
    7536:	f00b fe67 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    753a:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    753c:	4630      	mov	r0, r6
    753e:	f00b fe69 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7542:	2806      	cmp	r0, #6
    7544:	f67f af04 	bls.w	7350 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f4>
    7548:	1db0      	adds	r0, r6, #6
    754a:	f00b fe63 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    754e:	e700      	b.n	7352 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f6>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7550:	2100      	movs	r1, #0
    7552:	e706      	b.n	7362 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x206>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7554:	2000      	movs	r0, #0
    7556:	e71b      	b.n	7390 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x234>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7558:	2100      	movs	r1, #0
    755a:	e721      	b.n	73a0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x244>
  for (int subgraph_idx = 0; subgraph_idx < graph_.NumSubgraphs();
    755c:	9b05      	ldr	r3, [sp, #20]
    755e:	3301      	adds	r3, #1
    7560:	9305      	str	r3, [sp, #20]
    7562:	e601      	b.n	7168 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc>
  return kTfLiteOk;
    7564:	2300      	movs	r3, #0
    7566:	461c      	mov	r4, r3
    7568:	e671      	b.n	724e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    756a:	4604      	mov	r4, r0
    756c:	e66f      	b.n	724e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    756e:	4604      	mov	r4, r0
    7570:	e66d      	b.n	724e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    7572:	4604      	mov	r4, r0
    7574:	e66b      	b.n	724e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    7576:	bf00      	nop

00007578 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>:
TfLiteStatus MicroInterpreter::AllocateTensors() {
    7578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    757c:	b083      	sub	sp, #12
    757e:	4605      	mov	r5, r0
  SubgraphAllocations* allocations = allocator_.StartModelAllocation(model_);
    7580:	6801      	ldr	r1, [r0, #0]
    7582:	6e80      	ldr	r0, [r0, #104]	; 0x68
    7584:	f000 fe60 	bl	8248 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE>
  if (allocations == nullptr) {
    7588:	b170      	cbz	r0, 75a8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x30>
    758a:	4601      	mov	r1, r0
  graph_.SetSubgraphAllocations(allocations);
    758c:	f105 066c 	add.w	r6, r5, #108	; 0x6c
    7590:	4630      	mov	r0, r6
    7592:	f00b ff1b 	bl	133cc <_ZN6tflite10MicroGraph22SetSubgraphAllocationsEPNS_19SubgraphAllocationsE>
  TF_LITE_ENSURE_STATUS(PrepareNodeAndRegistrationDataFromFlatbuffer());
    7596:	4628      	mov	r0, r5
    7598:	f7ff fde0 	bl	715c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv>
    759c:	4603      	mov	r3, r0
    759e:	b158      	cbz	r0, 75b8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x40>
}
    75a0:	4618      	mov	r0, r3
    75a2:	b003      	add	sp, #12
    75a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
    75a8:	49bc      	ldr	r1, [pc, #752]	; (789c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x324>)
    75aa:	68a8      	ldr	r0, [r5, #8]
    75ac:	f00c fb6f 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
    initialization_status_ = kTfLiteError;
    75b0:	2301      	movs	r3, #1
    75b2:	f885 3089 	strb.w	r3, [r5, #137]	; 0x89
    return kTfLiteError;
    75b6:	e7f3      	b.n	75a0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
  context_.AllocatePersistentBuffer = AllocatePersistentBuffer;
    75b8:	4bb9      	ldr	r3, [pc, #740]	; (78a0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x328>)
    75ba:	646b      	str	r3, [r5, #68]	; 0x44
  context_.RequestScratchBufferInArena = nullptr;
    75bc:	2400      	movs	r4, #0
    75be:	64ec      	str	r4, [r5, #76]	; 0x4c
  context_.GetScratchBuffer = nullptr;
    75c0:	652c      	str	r4, [r5, #80]	; 0x50
  context_.GetExecutionPlan = GetGraph;
    75c2:	4bb8      	ldr	r3, [pc, #736]	; (78a4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x32c>)
    75c4:	612b      	str	r3, [r5, #16]
  graph_.InitSubgraphs();
    75c6:	4630      	mov	r0, r6
    75c8:	f00b ff02 	bl	133d0 <_ZN6tflite10MicroGraph13InitSubgraphsEv>
  context_.RequestScratchBufferInArena = RequestScratchBufferInArena;
    75cc:	4bb6      	ldr	r3, [pc, #728]	; (78a8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x330>)
    75ce:	64eb      	str	r3, [r5, #76]	; 0x4c
  graph_.PrepareSubgraphs();
    75d0:	4630      	mov	r0, r6
    75d2:	f7ff f9bd 	bl	6950 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv>
  context_.AllocatePersistentBuffer = nullptr;
    75d6:	646c      	str	r4, [r5, #68]	; 0x44
  context_.RequestScratchBufferInArena = nullptr;
    75d8:	64ec      	str	r4, [r5, #76]	; 0x4c
  context_.GetScratchBuffer = GetScratchBuffer;
    75da:	4bb4      	ldr	r3, [pc, #720]	; (78ac <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x334>)
    75dc:	652b      	str	r3, [r5, #80]	; 0x50
  TF_LITE_ENSURE_OK(&context_, allocator_.FinishModelAllocation(
    75de:	462b      	mov	r3, r5
    75e0:	f853 1b8c 	ldr.w	r1, [r3], #140
    75e4:	6fea      	ldr	r2, [r5, #124]	; 0x7c
    75e6:	6ea8      	ldr	r0, [r5, #104]	; 0x68
    75e8:	f000 fb90 	bl	7d0c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE>
    75ec:	4603      	mov	r3, r0
    75ee:	2800      	cmp	r0, #0
    75f0:	d1d6      	bne.n	75a0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    75f2:	6eae      	ldr	r6, [r5, #104]	; 0x68
          sizeof(TfLiteTensor*) * inputs_size()));
    75f4:	6833      	ldr	r3, [r6, #0]
    75f6:	68df      	ldr	r7, [r3, #12]
    75f8:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    75fa:	4620      	mov	r0, r4
    75fc:	f00b fe04 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7600:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7604:	4640      	mov	r0, r8
    7606:	f00b fe05 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    760a:	2808      	cmp	r0, #8
    760c:	d921      	bls.n	7652 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xda>
    760e:	f108 0008 	add.w	r0, r8, #8
    7612:	f00b fdff 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7616:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7618:	b1e8      	cbz	r0, 7656 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xde>
    761a:	4620      	mov	r0, r4
    761c:	f00b fdee 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7620:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7622:	6820      	ldr	r0, [r4, #0]
    7624:	f00a fbcb 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7628:	b1b8      	cbz	r0, 765a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xe2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    762a:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    762c:	4620      	mov	r0, r4
    762e:	f00b fde5 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7632:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7634:	4620      	mov	r0, r4
    7636:	f00b fde7 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    763a:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    763e:	4640      	mov	r0, r8
    7640:	f00b fde8 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7644:	2806      	cmp	r0, #6
    7646:	d90f      	bls.n	7668 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xf0>
    7648:	f108 0006 	add.w	r0, r8, #6
    764c:	f00b fde2 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7650:	e00b      	b.n	766a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xf2>
    7652:	2000      	movs	r0, #0
    7654:	e7df      	b.n	7616 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x9e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7656:	2400      	movs	r4, #0
    7658:	e7e3      	b.n	7622 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xaa>
    FLATBUFFERS_ASSERT(i < size());
    765a:	4b95      	ldr	r3, [pc, #596]	; (78b0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    765c:	4a95      	ldr	r2, [pc, #596]	; (78b4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    765e:	f44f 7183 	mov.w	r1, #262	; 0x106
    7662:	4895      	ldr	r0, [pc, #596]	; (78b8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    7664:	f009 f942 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7668:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    766a:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    766c:	b178      	cbz	r0, 768e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x116>
    766e:	4620      	mov	r0, r4
    7670:	f00b fdc4 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7674:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7676:	6820      	ldr	r0, [r4, #0]
    7678:	f00a fba1 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    767c:	0081      	lsls	r1, r0, #2
    767e:	4630      	mov	r0, r6
    7680:	47b8      	blx	r7
    7682:	4604      	mov	r4, r0
  input_tensors_ =
    7684:	f8c5 0090 	str.w	r0, [r5, #144]	; 0x90
  if (input_tensors_ == nullptr) {
    7688:	b118      	cbz	r0, 7692 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x11a>
  for (size_t i = 0; i < inputs_size(); ++i) {
    768a:	2600      	movs	r6, #0
    768c:	e09c      	b.n	77c8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x250>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    768e:	2400      	movs	r4, #0
    7690:	e7f1      	b.n	7676 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xfe>
    TF_LITE_REPORT_ERROR(
    7692:	68ae      	ldr	r6, [r5, #8]
    7694:	682d      	ldr	r5, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    7696:	4628      	mov	r0, r5
    7698:	f00b fdb6 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    769c:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    769e:	4638      	mov	r0, r7
    76a0:	f00b fdb8 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    76a4:	2808      	cmp	r0, #8
    76a6:	d91f      	bls.n	76e8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x170>
    76a8:	f107 0008 	add.w	r0, r7, #8
    76ac:	f00b fdb2 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    76b0:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    76b2:	b1d8      	cbz	r0, 76ec <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x174>
    76b4:	4628      	mov	r0, r5
    76b6:	f00b fda1 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    76ba:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    76bc:	6828      	ldr	r0, [r5, #0]
    76be:	f00a fb7e 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    76c2:	b1a8      	cbz	r0, 76f0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x178>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    76c4:	3504      	adds	r5, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    76c6:	4628      	mov	r0, r5
    76c8:	f00b fd98 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    76cc:	4405      	add	r5, r0
    return data_ - ReadScalar<soffset_t>(data_);
    76ce:	4628      	mov	r0, r5
    76d0:	f00b fd9a 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    76d4:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    76d6:	4638      	mov	r0, r7
    76d8:	f00b fd9c 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    76dc:	2806      	cmp	r0, #6
    76de:	d90e      	bls.n	76fe <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x186>
    76e0:	1db8      	adds	r0, r7, #6
    76e2:	f00b fd97 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    76e6:	e00b      	b.n	7700 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x188>
    76e8:	2000      	movs	r0, #0
    76ea:	e7e1      	b.n	76b0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x138>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    76ec:	4625      	mov	r5, r4
    76ee:	e7e5      	b.n	76bc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x144>
    FLATBUFFERS_ASSERT(i < size());
    76f0:	4b6f      	ldr	r3, [pc, #444]	; (78b0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    76f2:	4a70      	ldr	r2, [pc, #448]	; (78b4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    76f4:	f44f 7183 	mov.w	r1, #262	; 0x106
    76f8:	486f      	ldr	r0, [pc, #444]	; (78b8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    76fa:	f009 f8f7 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    76fe:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7700:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7702:	b118      	cbz	r0, 770c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x194>
    7704:	4628      	mov	r0, r5
    7706:	f00b fd79 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    770a:	182c      	adds	r4, r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    770c:	6820      	ldr	r0, [r4, #0]
    770e:	f00a fb56 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    7712:	0082      	lsls	r2, r0, #2
    7714:	4969      	ldr	r1, [pc, #420]	; (78bc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x344>)
    7716:	4630      	mov	r0, r6
    7718:	f00c fab9 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    771c:	2301      	movs	r3, #1
    771e:	e73f      	b.n	75a0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7720:	2000      	movs	r0, #0
    7722:	e05f      	b.n	77e4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x26c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7724:	2400      	movs	r4, #0
    7726:	e064      	b.n	77f2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x27a>
    FLATBUFFERS_ASSERT(i < size());
    7728:	4b61      	ldr	r3, [pc, #388]	; (78b0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    772a:	4a62      	ldr	r2, [pc, #392]	; (78b4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    772c:	f44f 7183 	mov.w	r1, #262	; 0x106
    7730:	4861      	ldr	r0, [pc, #388]	; (78b8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    7732:	f009 f8db 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7736:	2000      	movs	r0, #0
    7738:	e071      	b.n	781e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2a6>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    773a:	2400      	movs	r4, #0
    773c:	e076      	b.n	782c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2b4>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    773e:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7740:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7742:	2800      	cmp	r0, #0
    7744:	f000 808f 	beq.w	7866 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2ee>
    7748:	4620      	mov	r0, r4
    774a:	f00b fd57 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    774e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7750:	6820      	ldr	r0, [r4, #0]
    7752:	f00a fb34 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7756:	2800      	cmp	r0, #0
    7758:	f000 8087 	beq.w	786a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2f2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    775c:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    775e:	4620      	mov	r0, r4
    7760:	f00b fd4c 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7764:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7766:	4620      	mov	r0, r4
    7768:	f00b fd4e 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    776c:	eba4 0b00 	sub.w	fp, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7770:	4658      	mov	r0, fp
    7772:	f00b fd4f 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7776:	2806      	cmp	r0, #6
    7778:	d97e      	bls.n	7878 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x300>
    777a:	f10b 0006 	add.w	r0, fp, #6
    777e:	f00b fd49 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7782:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7784:	2800      	cmp	r0, #0
    7786:	d079      	beq.n	787c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x304>
    7788:	4620      	mov	r0, r4
    778a:	f00b fd37 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    778e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7790:	6820      	ldr	r0, [r4, #0]
    7792:	f00a fb14 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7796:	4286      	cmp	r6, r0
    7798:	d272      	bcs.n	7880 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x308>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    779a:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    779c:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
    77a0:	f00b fd31 	bl	13206 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    77a4:	4603      	mov	r3, r0
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    77a6:	f8d5 4090 	ldr.w	r4, [r5, #144]	; 0x90
    77aa:	2200      	movs	r2, #0
    77ac:	9200      	str	r2, [sp, #0]
    77ae:	4652      	mov	r2, sl
    77b0:	4639      	mov	r1, r7
    77b2:	4640      	mov	r0, r8
    77b4:	47c8      	blx	r9
    77b6:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
    if (input_tensors_[i] == nullptr) {
    77ba:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
    77be:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
    77c2:	2b00      	cmp	r3, #0
    77c4:	d063      	beq.n	788e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x316>
  for (size_t i = 0; i < inputs_size(); ++i) {
    77c6:	3601      	adds	r6, #1
    77c8:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    77ca:	4620      	mov	r0, r4
    77cc:	f00b fd1c 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    77d0:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    77d2:	4638      	mov	r0, r7
    77d4:	f00b fd1e 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    77d8:	2808      	cmp	r0, #8
    77da:	d9a1      	bls.n	7720 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1a8>
    77dc:	f107 0008 	add.w	r0, r7, #8
    77e0:	f00b fd18 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    77e4:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    77e6:	2800      	cmp	r0, #0
    77e8:	d09c      	beq.n	7724 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1ac>
    77ea:	4620      	mov	r0, r4
    77ec:	f00b fd06 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    77f0:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    77f2:	6820      	ldr	r0, [r4, #0]
    77f4:	f00a fae3 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    77f8:	2800      	cmp	r0, #0
    77fa:	d095      	beq.n	7728 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1b0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    77fc:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    77fe:	4620      	mov	r0, r4
    7800:	f00b fcfc 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7804:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7806:	4620      	mov	r0, r4
    7808:	f00b fcfe 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    780c:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    780e:	4638      	mov	r0, r7
    7810:	f00b fd00 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7814:	2806      	cmp	r0, #6
    7816:	d98e      	bls.n	7736 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1be>
    7818:	1db8      	adds	r0, r7, #6
    781a:	f00b fcfb 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    781e:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7820:	2800      	cmp	r0, #0
    7822:	d08a      	beq.n	773a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1c2>
    7824:	4620      	mov	r0, r4
    7826:	f00b fce9 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    782a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    782c:	6820      	ldr	r0, [r4, #0]
    782e:	f00a fac6 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    7832:	4286      	cmp	r6, r0
    7834:	d248      	bcs.n	78c8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x350>
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    7836:	f8d5 8068 	ldr.w	r8, [r5, #104]	; 0x68
        model_, graph_.GetAllocations(), inputs().Get(i), 0);
    783a:	f8d8 3000 	ldr.w	r3, [r8]
    783e:	f8d3 9000 	ldr.w	r9, [r3]
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    7842:	682f      	ldr	r7, [r5, #0]
    7844:	f8d5 a07c 	ldr.w	sl, [r5, #124]	; 0x7c
    return data_ - ReadScalar<soffset_t>(data_);
    7848:	4638      	mov	r0, r7
    784a:	f00b fcdd 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    784e:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7850:	4620      	mov	r0, r4
    7852:	f00b fcdf 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7856:	2808      	cmp	r0, #8
    7858:	f67f af71 	bls.w	773e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1c6>
    785c:	f104 0008 	add.w	r0, r4, #8
    7860:	f00b fcd8 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7864:	e76c      	b.n	7740 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1c8>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7866:	2400      	movs	r4, #0
    7868:	e772      	b.n	7750 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1d8>
    FLATBUFFERS_ASSERT(i < size());
    786a:	4b11      	ldr	r3, [pc, #68]	; (78b0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    786c:	4a11      	ldr	r2, [pc, #68]	; (78b4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    786e:	f44f 7183 	mov.w	r1, #262	; 0x106
    7872:	4811      	ldr	r0, [pc, #68]	; (78b8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    7874:	f009 f83a 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7878:	2000      	movs	r0, #0
    787a:	e782      	b.n	7782 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x20a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    787c:	2400      	movs	r4, #0
    787e:	e787      	b.n	7790 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x218>
    FLATBUFFERS_ASSERT(i < size());
    7880:	4b0b      	ldr	r3, [pc, #44]	; (78b0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    7882:	4a0f      	ldr	r2, [pc, #60]	; (78c0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x348>)
    7884:	f44f 7183 	mov.w	r1, #262	; 0x106
    7888:	480b      	ldr	r0, [pc, #44]	; (78b8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    788a:	f009 f82f 	bl	108ec <__assert_func>
      TF_LITE_REPORT_ERROR(error_reporter_,
    788e:	4632      	mov	r2, r6
    7890:	490c      	ldr	r1, [pc, #48]	; (78c4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x34c>)
    7892:	68a8      	ldr	r0, [r5, #8]
    7894:	f00c f9fb 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    7898:	2301      	movs	r3, #1
    789a:	e681      	b.n	75a0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    789c:	00025f38 	.word	0x00025f38
    78a0:	000134cb 	.word	0x000134cb
    78a4:	0001351b 	.word	0x0001351b
    78a8:	00013525 	.word	0x00013525
    78ac:	000134d9 	.word	0x000134d9
    78b0:	00024e20 	.word	0x00024e20
    78b4:	00024f70 	.word	0x00024f70
    78b8:	00024eec 	.word	0x00024eec
    78bc:	00025f5c 	.word	0x00025f5c
    78c0:	00024e2c 	.word	0x00024e2c
    78c4:	00025fa8 	.word	0x00025fa8
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    78c8:	6eae      	ldr	r6, [r5, #104]	; 0x68
          sizeof(TfLiteTensor*) * outputs_size()));
    78ca:	6833      	ldr	r3, [r6, #0]
    78cc:	68df      	ldr	r7, [r3, #12]
    return model_->subgraphs()->Get(0)->outputs()->size();
    78ce:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    78d0:	4620      	mov	r0, r4
    78d2:	f00b fc99 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    78d6:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    78da:	4640      	mov	r0, r8
    78dc:	f00b fc9a 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    78e0:	2808      	cmp	r0, #8
    78e2:	d904      	bls.n	78ee <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x376>
    78e4:	f108 0008 	add.w	r0, r8, #8
    78e8:	f00b fc94 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    78ec:	e000      	b.n	78f0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x378>
    78ee:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    78f0:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    78f2:	b360      	cbz	r0, 794e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3d6>
    78f4:	4620      	mov	r0, r4
    78f6:	f00b fc81 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    78fa:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    78fc:	6820      	ldr	r0, [r4, #0]
    78fe:	f00a fa5e 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7902:	b330      	cbz	r0, 7952 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3da>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7904:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7906:	4620      	mov	r0, r4
    7908:	f00b fc78 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    790c:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    790e:	4620      	mov	r0, r4
    7910:	f00b fc7a 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7914:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7918:	4640      	mov	r0, r8
    791a:	f00b fc7b 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    791e:	2808      	cmp	r0, #8
    7920:	d91e      	bls.n	7960 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3e8>
    7922:	f108 0008 	add.w	r0, r8, #8
    7926:	f00b fc75 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    792a:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    792c:	b1d0      	cbz	r0, 7964 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3ec>
    792e:	4620      	mov	r0, r4
    7930:	f00b fc64 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7934:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7936:	6820      	ldr	r0, [r4, #0]
    7938:	f00a fa41 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    793c:	0081      	lsls	r1, r0, #2
    793e:	4630      	mov	r0, r6
    7940:	47b8      	blx	r7
    7942:	4604      	mov	r4, r0
  output_tensors_ =
    7944:	f8c5 0094 	str.w	r0, [r5, #148]	; 0x94
  if (output_tensors_ == nullptr) {
    7948:	b170      	cbz	r0, 7968 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3f0>
  for (size_t i = 0; i < outputs_size(); ++i) {
    794a:	2600      	movs	r6, #0
    794c:	e0c6      	b.n	7adc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x564>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    794e:	2400      	movs	r4, #0
    7950:	e7d4      	b.n	78fc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x384>
    FLATBUFFERS_ASSERT(i < size());
    7952:	4b8f      	ldr	r3, [pc, #572]	; (7b90 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    7954:	4a8f      	ldr	r2, [pc, #572]	; (7b94 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    7956:	f44f 7183 	mov.w	r1, #262	; 0x106
    795a:	488f      	ldr	r0, [pc, #572]	; (7b98 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    795c:	f008 ffc6 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7960:	2000      	movs	r0, #0
    7962:	e7e2      	b.n	792a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3b2>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7964:	2400      	movs	r4, #0
    7966:	e7e6      	b.n	7936 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3be>
    TF_LITE_REPORT_ERROR(
    7968:	68ae      	ldr	r6, [r5, #8]
    796a:	682d      	ldr	r5, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    796c:	4628      	mov	r0, r5
    796e:	f00b fc4b 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7972:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7974:	4638      	mov	r0, r7
    7976:	f00b fc4d 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    797a:	2808      	cmp	r0, #8
    797c:	d920      	bls.n	79c0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x448>
    797e:	f107 0008 	add.w	r0, r7, #8
    7982:	f00b fc47 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7986:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7988:	b1e0      	cbz	r0, 79c4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x44c>
    798a:	4628      	mov	r0, r5
    798c:	f00b fc36 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7990:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7992:	6828      	ldr	r0, [r5, #0]
    7994:	f00a fa13 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7998:	b1b0      	cbz	r0, 79c8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x450>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    799a:	3504      	adds	r5, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    799c:	4628      	mov	r0, r5
    799e:	f00b fc2d 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    79a2:	4405      	add	r5, r0
    return data_ - ReadScalar<soffset_t>(data_);
    79a4:	4628      	mov	r0, r5
    79a6:	f00b fc2f 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    79aa:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    79ac:	4638      	mov	r0, r7
    79ae:	f00b fc31 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    79b2:	2808      	cmp	r0, #8
    79b4:	d90f      	bls.n	79d6 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x45e>
    79b6:	f107 0008 	add.w	r0, r7, #8
    79ba:	f00b fc2b 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    79be:	e00b      	b.n	79d8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x460>
    79c0:	2000      	movs	r0, #0
    79c2:	e7e0      	b.n	7986 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x40e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    79c4:	4625      	mov	r5, r4
    79c6:	e7e4      	b.n	7992 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x41a>
    FLATBUFFERS_ASSERT(i < size());
    79c8:	4b71      	ldr	r3, [pc, #452]	; (7b90 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    79ca:	4a72      	ldr	r2, [pc, #456]	; (7b94 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    79cc:	f44f 7183 	mov.w	r1, #262	; 0x106
    79d0:	4871      	ldr	r0, [pc, #452]	; (7b98 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    79d2:	f008 ff8b 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    79d6:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    79d8:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    79da:	b118      	cbz	r0, 79e4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x46c>
    79dc:	4628      	mov	r0, r5
    79de:	f00b fc0d 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    79e2:	182c      	adds	r4, r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    79e4:	6820      	ldr	r0, [r4, #0]
    79e6:	f00a f9ea 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    79ea:	0082      	lsls	r2, r0, #2
    79ec:	496b      	ldr	r1, [pc, #428]	; (7b9c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x624>)
    79ee:	4630      	mov	r0, r6
    79f0:	f00c f94d 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    79f4:	2301      	movs	r3, #1
    79f6:	e5d3      	b.n	75a0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    79f8:	2000      	movs	r0, #0
    79fa:	e07d      	b.n	7af8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x580>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    79fc:	2400      	movs	r4, #0
    79fe:	e083      	b.n	7b08 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x590>
    FLATBUFFERS_ASSERT(i < size());
    7a00:	4b63      	ldr	r3, [pc, #396]	; (7b90 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    7a02:	4a64      	ldr	r2, [pc, #400]	; (7b94 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    7a04:	f44f 7183 	mov.w	r1, #262	; 0x106
    7a08:	4863      	ldr	r0, [pc, #396]	; (7b98 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    7a0a:	f008 ff6f 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7a0e:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7a10:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7a12:	2800      	cmp	r0, #0
    7a14:	f000 8092 	beq.w	7b3c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5c4>
    7a18:	4620      	mov	r0, r4
    7a1a:	f00b fbef 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7a1e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7a20:	6820      	ldr	r0, [r4, #0]
    7a22:	f00a f9cc 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t i = 0; i < outputs_size(); ++i) {
    7a26:	4286      	cmp	r6, r0
    7a28:	f080 80a7 	bcs.w	7b7a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x602>
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    7a2c:	f8d5 8068 	ldr.w	r8, [r5, #104]	; 0x68
        model_, graph_.GetAllocations(), outputs().Get(i), 0);
    7a30:	f8d8 3000 	ldr.w	r3, [r8]
    7a34:	f8d3 9000 	ldr.w	r9, [r3]
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    7a38:	682f      	ldr	r7, [r5, #0]
    7a3a:	f8d5 a07c 	ldr.w	sl, [r5, #124]	; 0x7c
    return data_ - ReadScalar<soffset_t>(data_);
    7a3e:	4638      	mov	r0, r7
    7a40:	f00b fbe2 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7a44:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7a46:	4620      	mov	r0, r4
    7a48:	f00b fbe4 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7a4c:	2808      	cmp	r0, #8
    7a4e:	d977      	bls.n	7b40 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5c8>
    7a50:	f104 0008 	add.w	r0, r4, #8
    7a54:	f00b fbde 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7a58:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7a5a:	2800      	cmp	r0, #0
    7a5c:	d072      	beq.n	7b44 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5cc>
    7a5e:	4620      	mov	r0, r4
    7a60:	f00b fbcc 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7a64:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7a66:	6820      	ldr	r0, [r4, #0]
    7a68:	f00a f9a9 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7a6c:	2800      	cmp	r0, #0
    7a6e:	d06b      	beq.n	7b48 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5d0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7a70:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7a72:	4620      	mov	r0, r4
    7a74:	f00b fbc2 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7a78:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7a7a:	4620      	mov	r0, r4
    7a7c:	f00b fbc4 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7a80:	eba4 0b00 	sub.w	fp, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7a84:	4658      	mov	r0, fp
    7a86:	f00b fbc5 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7a8a:	2808      	cmp	r0, #8
    7a8c:	d963      	bls.n	7b56 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5de>
    7a8e:	f10b 0008 	add.w	r0, fp, #8
    7a92:	f00b fbbf 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7a96:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7a98:	2800      	cmp	r0, #0
    7a9a:	d05e      	beq.n	7b5a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5e2>
    7a9c:	4620      	mov	r0, r4
    7a9e:	f00b fbad 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7aa2:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7aa4:	6820      	ldr	r0, [r4, #0]
    7aa6:	f00a f98a 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7aaa:	4286      	cmp	r6, r0
    7aac:	d257      	bcs.n	7b5e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5e6>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7aae:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    7ab0:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
    7ab4:	f00b fba7 	bl	13206 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    7ab8:	4603      	mov	r3, r0
    7aba:	f8d5 4094 	ldr.w	r4, [r5, #148]	; 0x94
    7abe:	2200      	movs	r2, #0
    7ac0:	9200      	str	r2, [sp, #0]
    7ac2:	4652      	mov	r2, sl
    7ac4:	4639      	mov	r1, r7
    7ac6:	4640      	mov	r0, r8
    7ac8:	47c8      	blx	r9
    7aca:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
    if (output_tensors_[i] == nullptr) {
    7ace:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
    7ad2:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
    7ad6:	2b00      	cmp	r3, #0
    7ad8:	d048      	beq.n	7b6c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5f4>
  for (size_t i = 0; i < outputs_size(); ++i) {
    7ada:	3601      	adds	r6, #1
    7adc:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    7ade:	4620      	mov	r0, r4
    7ae0:	f00b fb92 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7ae4:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7ae6:	4638      	mov	r0, r7
    7ae8:	f00b fb94 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7aec:	2808      	cmp	r0, #8
    7aee:	d983      	bls.n	79f8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x480>
    7af0:	f107 0008 	add.w	r0, r7, #8
    7af4:	f00b fb8e 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7af8:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7afa:	2800      	cmp	r0, #0
    7afc:	f43f af7e 	beq.w	79fc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x484>
    7b00:	4620      	mov	r0, r4
    7b02:	f00b fb7b 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7b06:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7b08:	6820      	ldr	r0, [r4, #0]
    7b0a:	f00a f958 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7b0e:	2800      	cmp	r0, #0
    7b10:	f43f af76 	beq.w	7a00 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x488>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7b14:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7b16:	4620      	mov	r0, r4
    7b18:	f00b fb70 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7b1c:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7b1e:	4620      	mov	r0, r4
    7b20:	f00b fb72 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7b24:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7b26:	4638      	mov	r0, r7
    7b28:	f00b fb74 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7b2c:	2808      	cmp	r0, #8
    7b2e:	f67f af6e 	bls.w	7a0e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x496>
    7b32:	f107 0008 	add.w	r0, r7, #8
    7b36:	f00b fb6d 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7b3a:	e769      	b.n	7a10 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x498>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7b3c:	2400      	movs	r4, #0
    7b3e:	e76f      	b.n	7a20 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x4a8>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7b40:	2000      	movs	r0, #0
    7b42:	e789      	b.n	7a58 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x4e0>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7b44:	2400      	movs	r4, #0
    7b46:	e78e      	b.n	7a66 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x4ee>
    FLATBUFFERS_ASSERT(i < size());
    7b48:	4b11      	ldr	r3, [pc, #68]	; (7b90 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    7b4a:	4a12      	ldr	r2, [pc, #72]	; (7b94 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    7b4c:	f44f 7183 	mov.w	r1, #262	; 0x106
    7b50:	4811      	ldr	r0, [pc, #68]	; (7b98 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    7b52:	f008 fecb 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7b56:	2000      	movs	r0, #0
    7b58:	e79d      	b.n	7a96 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x51e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7b5a:	2400      	movs	r4, #0
    7b5c:	e7a2      	b.n	7aa4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x52c>
    FLATBUFFERS_ASSERT(i < size());
    7b5e:	4b0c      	ldr	r3, [pc, #48]	; (7b90 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    7b60:	4a0f      	ldr	r2, [pc, #60]	; (7ba0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x628>)
    7b62:	f44f 7183 	mov.w	r1, #262	; 0x106
    7b66:	480c      	ldr	r0, [pc, #48]	; (7b98 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    7b68:	f008 fec0 	bl	108ec <__assert_func>
      TF_LITE_REPORT_ERROR(error_reporter_,
    7b6c:	4632      	mov	r2, r6
    7b6e:	490d      	ldr	r1, [pc, #52]	; (7ba4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x62c>)
    7b70:	68a8      	ldr	r0, [r5, #8]
    7b72:	f00c f88c 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    7b76:	2301      	movs	r3, #1
    7b78:	e512      	b.n	75a0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
  TF_LITE_ENSURE_STATUS(ResetVariableTensors());
    7b7a:	4628      	mov	r0, r5
    7b7c:	f00b fd2b 	bl	135d6 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv>
    7b80:	4603      	mov	r3, r0
    7b82:	2800      	cmp	r0, #0
    7b84:	f47f ad0c 	bne.w	75a0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
  tensors_allocated_ = true;
    7b88:	2201      	movs	r2, #1
    7b8a:	f885 2088 	strb.w	r2, [r5, #136]	; 0x88
  return kTfLiteOk;
    7b8e:	e507      	b.n	75a0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    7b90:	00024e20 	.word	0x00024e20
    7b94:	00024f70 	.word	0x00024f70
    7b98:	00024eec 	.word	0x00024eec
    7b9c:	00025fd0 	.word	0x00025fd0
    7ba0:	00024e2c 	.word	0x00024e2c
    7ba4:	0002601c 	.word	0x0002601c

00007ba8 <_ZN6tflite16MicroInterpreter6InvokeEv>:
TfLiteStatus MicroInterpreter::Invoke() {
    7ba8:	b510      	push	{r4, lr}
    7baa:	4604      	mov	r4, r0
  if (initialization_status_ != kTfLiteOk) {
    7bac:	f890 3089 	ldrb.w	r3, [r0, #137]	; 0x89
    7bb0:	b95b      	cbnz	r3, 7bca <_ZN6tflite16MicroInterpreter6InvokeEv+0x22>
  if (!tensors_allocated_) {
    7bb2:	f890 3088 	ldrb.w	r3, [r0, #136]	; 0x88
    7bb6:	b913      	cbnz	r3, 7bbe <_ZN6tflite16MicroInterpreter6InvokeEv+0x16>
    TF_LITE_ENSURE_OK(&context_, AllocateTensors());
    7bb8:	f7ff fcde 	bl	7578 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
    7bbc:	b920      	cbnz	r0, 7bc8 <_ZN6tflite16MicroInterpreter6InvokeEv+0x20>
  return graph_.InvokeSubgraph(0);
    7bbe:	2100      	movs	r1, #0
    7bc0:	f104 006c 	add.w	r0, r4, #108	; 0x6c
    7bc4:	f7fe ff04 	bl	69d0 <_ZN6tflite10MicroGraph14InvokeSubgraphEi>
}
    7bc8:	bd10      	pop	{r4, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
    7bca:	4903      	ldr	r1, [pc, #12]	; (7bd8 <_ZN6tflite16MicroInterpreter6InvokeEv+0x30>)
    7bcc:	6880      	ldr	r0, [r0, #8]
    7bce:	f00c f85e 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    7bd2:	2001      	movs	r0, #1
    7bd4:	e7f8      	b.n	7bc8 <_ZN6tflite16MicroInterpreter6InvokeEv+0x20>
    7bd6:	bf00      	nop
    7bd8:	00026044 	.word	0x00026044

00007bdc <_ZN6tflite14MicroAllocatorC1EPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>:
  return kTfLiteOk;
}

}  // namespace internal

MicroAllocator::MicroAllocator(SimpleMemoryAllocator* memory_allocator,
    7bdc:	b410      	push	{r4}
                               ErrorReporter* error_reporter)
    : memory_allocator_(memory_allocator),
      error_reporter_(error_reporter),
      model_is_allocating_(false) {}
    7bde:	4c05      	ldr	r4, [pc, #20]	; (7bf4 <_ZN6tflite14MicroAllocatorC1EPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x18>)
    7be0:	6004      	str	r4, [r0, #0]
    7be2:	6041      	str	r1, [r0, #4]
    7be4:	60c2      	str	r2, [r0, #12]
    7be6:	2200      	movs	r2, #0
    7be8:	7402      	strb	r2, [r0, #16]
    7bea:	6142      	str	r2, [r0, #20]
    7bec:	6182      	str	r2, [r0, #24]
    7bee:	bc10      	pop	{r4}
    7bf0:	4770      	bx	lr
    7bf2:	bf00      	nop
    7bf4:	00026790 	.word	0x00026790

00007bf8 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi>:
  return memory_allocator_->AllocateFromTail(bytes, kBufferAlignment);
}

TfLiteStatus MicroAllocator::RequestScratchBufferInArena(size_t bytes,
                                                         int subgraph_idx,
                                                         int* buffer_idx) {
    7bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7bfa:	4605      	mov	r5, r0
    7bfc:	460f      	mov	r7, r1
    7bfe:	461e      	mov	r6, r3
  // All scratch buffer requests are stored in the head section of the arena
  // when a model is in the prepare phase. First align a scratch buffer request
  // pointer to the start of the head:
  internal::ScratchBufferRequest* requests = GetScratchBufferRequests();
    7c00:	f00b fde6 	bl	137d0 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>

  // Count the number of requested scratch buffers for the current node:
  size_t current_node_request_count = 0;
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
    7c04:	2200      	movs	r2, #0
  size_t current_node_request_count = 0;
    7c06:	4613      	mov	r3, r2
    7c08:	e000      	b.n	7c0c <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x14>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
    7c0a:	3201      	adds	r2, #1
    7c0c:	696c      	ldr	r4, [r5, #20]
    7c0e:	4294      	cmp	r4, r2
    7c10:	d907      	bls.n	7c22 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x2a>
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
    7c12:	eb00 04c2 	add.w	r4, r0, r2, lsl #3
    7c16:	6864      	ldr	r4, [r4, #4]
    7c18:	f1b4 3fff 	cmp.w	r4, #4294967295
    7c1c:	d1f5      	bne.n	7c0a <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x12>
      ++current_node_request_count;
    7c1e:	3301      	adds	r3, #1
    7c20:	e7f3      	b.n	7c0a <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x12>
    }
  }

  // First, ensure that the per-kernel request has not exceeded the limit:
  if (current_node_request_count >= kMaxScratchBuffersPerOp) {
    7c22:	2b0b      	cmp	r3, #11
    7c24:	d80d      	bhi.n	7c42 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x4a>
        kMaxScratchBuffersPerOp);
    return kTfLiteError;
  }

  // Initialize and assign values for the request at the current index:
  internal::ScratchBufferRequest* current_request =
    7c26:	eb00 03c4 	add.w	r3, r0, r4, lsl #3
      &requests[scratch_buffer_request_count_];
  *current_request = {};
  // Assign -1 as a sentinel value that will be updated when the node finishes
  // allocating:
  current_request->bytes = bytes;
    7c2a:	f840 7034 	str.w	r7, [r0, r4, lsl #3]
  current_request->node_idx = kUnassignedScratchBufferRequestIndex;
    7c2e:	f04f 32ff 	mov.w	r2, #4294967295
    7c32:	605a      	str	r2, [r3, #4]

  // Assign the current request index to the out-param:
  *buffer_idx = scratch_buffer_request_count_;
    7c34:	696b      	ldr	r3, [r5, #20]
    7c36:	6033      	str	r3, [r6, #0]

  // Bump the request count to prepare for the next request:
  ++scratch_buffer_request_count_;
    7c38:	696b      	ldr	r3, [r5, #20]
    7c3a:	3301      	adds	r3, #1
    7c3c:	616b      	str	r3, [r5, #20]
  return kTfLiteOk;
    7c3e:	2000      	movs	r0, #0
}
    7c40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TF_LITE_REPORT_ERROR(
    7c42:	220c      	movs	r2, #12
    7c44:	4902      	ldr	r1, [pc, #8]	; (7c50 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x58>)
    7c46:	68e8      	ldr	r0, [r5, #12]
    7c48:	f00c f821 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    7c4c:	2001      	movs	r0, #1
    7c4e:	e7f7      	b.n	7c40 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x48>
    7c50:	00026074 	.word	0x00026074

00007c54 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:
size_t MicroAllocator::used_bytes() const {
  return memory_allocator_->GetUsedBytes();
}

TfLiteStatus MicroAllocator::AllocateNodeAndRegistrations(
    const Model* model, SubgraphAllocations* subgraph_allocations) {
    7c54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    7c58:	b122      	cbz	r2, 7c64 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x10>
    7c5a:	4607      	mov	r7, r0
    7c5c:	460e      	mov	r6, r1
    7c5e:	4690      	mov	r8, r2

  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7c60:	2500      	movs	r5, #0
    7c62:	e029      	b.n	7cb8 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x64>
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    7c64:	f00e fa29 	bl	160ba <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7c68:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7c6a:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7c6c:	b390      	cbz	r0, 7cd4 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x80>
    7c6e:	4620      	mov	r0, r4
    7c70:	f00b fac4 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7c74:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7c76:	6820      	ldr	r0, [r4, #0]
    7c78:	f00a f8a1 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7c7c:	4285      	cmp	r5, r0
    7c7e:	d23a      	bcs.n	7cf6 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa2>
    7c80:	6820      	ldr	r0, [r4, #0]
    7c82:	f00a f89c 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7c86:	4285      	cmp	r5, r0
    7c88:	d226      	bcs.n	7cd8 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x84>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7c8a:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7c8c:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7c90:	4620      	mov	r0, r4
    7c92:	f00b fab3 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
       subgraph_idx++) {
    const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
    TFLITE_DCHECK(subgraph != nullptr);
    7c96:	1820      	adds	r0, r4, r0
    7c98:	d025      	beq.n	7ce6 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x92>

    uint32_t operators_size = NumSubgraphOperators(subgraph);
    7c9a:	f00b fb65 	bl	13368 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>

    // Initialize NodeAndRegistrations for the subgraph.
    NodeAndRegistration* output = reinterpret_cast<NodeAndRegistration*>(
        memory_allocator_->AllocateFromTail(
    7c9e:	687b      	ldr	r3, [r7, #4]
            sizeof(NodeAndRegistration) * operators_size,
            alignof(NodeAndRegistration)));
    7ca0:	681a      	ldr	r2, [r3, #0]
    7ca2:	68d4      	ldr	r4, [r2, #12]
        memory_allocator_->AllocateFromTail(
    7ca4:	2204      	movs	r2, #4
    7ca6:	212c      	movs	r1, #44	; 0x2c
    7ca8:	fb01 f100 	mul.w	r1, r1, r0
    7cac:	4618      	mov	r0, r3
    7cae:	47a0      	blx	r4
    if (output == nullptr) {
    7cb0:	b1d8      	cbz	r0, 7cea <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x96>
      TF_LITE_REPORT_ERROR(
          error_reporter_,
          "Failed to allocate memory for node_and_registrations.");
      return kTfLiteError;
    }
    subgraph_allocations[subgraph_idx].node_and_registrations = output;
    7cb2:	f848 0035 	str.w	r0, [r8, r5, lsl #3]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7cb6:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    7cb8:	4630      	mov	r0, r6
    7cba:	f00b faa5 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7cbe:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7cc0:	4620      	mov	r0, r4
    7cc2:	f00b faa7 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7cc6:	2808      	cmp	r0, #8
    7cc8:	d9ce      	bls.n	7c68 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x14>
    7cca:	f104 0008 	add.w	r0, r4, #8
    7cce:	f00b faa1 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7cd2:	e7ca      	b.n	7c6a <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x16>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7cd4:	2400      	movs	r4, #0
    7cd6:	e7ce      	b.n	7c76 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x22>
    FLATBUFFERS_ASSERT(i < size());
    7cd8:	4b08      	ldr	r3, [pc, #32]	; (7cfc <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa8>)
    7cda:	4a09      	ldr	r2, [pc, #36]	; (7d00 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xac>)
    7cdc:	f44f 7183 	mov.w	r1, #262	; 0x106
    7ce0:	4808      	ldr	r0, [pc, #32]	; (7d04 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xb0>)
    7ce2:	f008 fe03 	bl	108ec <__assert_func>
    TFLITE_DCHECK(subgraph != nullptr);
    7ce6:	f00e f9e8 	bl	160ba <abort>
      TF_LITE_REPORT_ERROR(
    7cea:	4907      	ldr	r1, [pc, #28]	; (7d08 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xb4>)
    7cec:	68f8      	ldr	r0, [r7, #12]
    7cee:	f00b ffce 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    7cf2:	2001      	movs	r0, #1
    7cf4:	e000      	b.n	7cf8 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa4>
  }
  return kTfLiteOk;
    7cf6:	2000      	movs	r0, #0
}
    7cf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7cfc:	00024e20 	.word	0x00024e20
    7d00:	00024f70 	.word	0x00024f70
    7d04:	00024eec 	.word	0x00024eec
    7d08:	000260ac 	.word	0x000260ac

00007d0c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE>:
    ScratchBufferHandle** scratch_buffer_handles) {
    7d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7d10:	b083      	sub	sp, #12
    7d12:	4605      	mov	r5, r0
    7d14:	4698      	mov	r8, r3
  if (!model_is_allocating_) {
    7d16:	7c03      	ldrb	r3, [r0, #16]
    7d18:	b11b      	cbz	r3, 7d22 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x16>
    7d1a:	460f      	mov	r7, r1
    7d1c:	4691      	mov	r9, r2
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7d1e:	2600      	movs	r6, #0
    7d20:	e043      	b.n	7daa <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x9e>
    TF_LITE_REPORT_ERROR(error_reporter_,
    7d22:	4930      	ldr	r1, [pc, #192]	; (7de4 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xd8>)
    7d24:	68c0      	ldr	r0, [r0, #12]
    7d26:	f00b ffb2 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    7d2a:	2301      	movs	r3, #1
    7d2c:	e055      	b.n	7dda <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7d2e:	f104 0008 	add.w	r0, r4, #8
    7d32:	f00b fa6f 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7d36:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7d38:	2800      	cmp	r0, #0
    7d3a:	d041      	beq.n	7dc0 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xb4>
    7d3c:	4620      	mov	r0, r4
    7d3e:	f00b fa5d 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7d42:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7d44:	6820      	ldr	r0, [r4, #0]
    7d46:	f00a f83a 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7d4a:	4286      	cmp	r6, r0
    7d4c:	d243      	bcs.n	7dd6 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xca>
    7d4e:	6820      	ldr	r0, [r4, #0]
    7d50:	f00a f835 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7d54:	4286      	cmp	r6, r0
    7d56:	d235      	bcs.n	7dc4 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xb8>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7d58:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7d5a:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7d5e:	4620      	mov	r0, r4
    7d60:	f00b fa4c 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    TFLITE_DCHECK(subgraph != nullptr);
    7d64:	1824      	adds	r4, r4, r0
    7d66:	d034      	beq.n	7dd2 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xc6>
    TF_LITE_ENSURE_STATUS(AllocateScratchBufferHandles(
    7d68:	682b      	ldr	r3, [r5, #0]
    7d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    7d6c:	696a      	ldr	r2, [r5, #20]
    7d6e:	4641      	mov	r1, r8
    7d70:	4628      	mov	r0, r5
    7d72:	4798      	blx	r3
    7d74:	4603      	mov	r3, r0
    7d76:	bb80      	cbnz	r0, 7dda <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
    TF_LITE_ENSURE_STATUS(CommitStaticMemoryPlan(
    7d78:	682b      	ldr	r3, [r5, #0]
    7d7a:	f8d3 b02c 	ldr.w	fp, [r3, #44]	; 0x2c
    7d7e:	eb09 0ac6 	add.w	sl, r9, r6, lsl #3
    7d82:	9600      	str	r6, [sp, #0]
    7d84:	f8d8 3000 	ldr.w	r3, [r8]
    7d88:	f8da 2004 	ldr.w	r2, [sl, #4]
    7d8c:	4639      	mov	r1, r7
    7d8e:	4628      	mov	r0, r5
    7d90:	47d8      	blx	fp
    7d92:	4603      	mov	r3, r0
    7d94:	bb08      	cbnz	r0, 7dda <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
    TF_LITE_ENSURE_STATUS(AllocateVariables(
    7d96:	682b      	ldr	r3, [r5, #0]
    7d98:	6a1b      	ldr	r3, [r3, #32]
    7d9a:	f8da 2004 	ldr.w	r2, [sl, #4]
    7d9e:	4621      	mov	r1, r4
    7da0:	4628      	mov	r0, r5
    7da2:	4798      	blx	r3
    7da4:	4603      	mov	r3, r0
    7da6:	b9c0      	cbnz	r0, 7dda <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7da8:	3601      	adds	r6, #1
    return data_ - ReadScalar<soffset_t>(data_);
    7daa:	4638      	mov	r0, r7
    7dac:	f00b fa2c 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7db0:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7db2:	4620      	mov	r0, r4
    7db4:	f00b fa2e 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7db8:	2808      	cmp	r0, #8
    7dba:	d8b8      	bhi.n	7d2e <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x22>
    7dbc:	2000      	movs	r0, #0
    7dbe:	e7ba      	b.n	7d36 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x2a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7dc0:	2400      	movs	r4, #0
    7dc2:	e7bf      	b.n	7d44 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x38>
    FLATBUFFERS_ASSERT(i < size());
    7dc4:	4b08      	ldr	r3, [pc, #32]	; (7de8 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xdc>)
    7dc6:	4a09      	ldr	r2, [pc, #36]	; (7dec <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xe0>)
    7dc8:	f44f 7183 	mov.w	r1, #262	; 0x106
    7dcc:	4808      	ldr	r0, [pc, #32]	; (7df0 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xe4>)
    7dce:	f008 fd8d 	bl	108ec <__assert_func>
    TFLITE_DCHECK(subgraph != nullptr);
    7dd2:	f00e f972 	bl	160ba <abort>
  model_is_allocating_ = false;
    7dd6:	2300      	movs	r3, #0
    7dd8:	742b      	strb	r3, [r5, #16]
}
    7dda:	4618      	mov	r0, r3
    7ddc:	b003      	add	sp, #12
    7dde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7de2:	bf00      	nop
    7de4:	000260e4 	.word	0x000260e4
    7de8:	00024e20 	.word	0x00024e20
    7dec:	00024f70 	.word	0x00024f70
    7df0:	00024eec 	.word	0x00024eec

00007df4 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>:
    const flatbuffers::Vector<flatbuffers::Offset<Buffer>>* buffers) {
    7df4:	b570      	push	{r4, r5, r6, lr}
    7df6:	4606      	mov	r6, r0
    7df8:	460d      	mov	r5, r1
    return data_ - ReadScalar<soffset_t>(data_);
    7dfa:	f00b fa05 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7dfe:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7e00:	4620      	mov	r0, r4
    7e02:	f00b fa07 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7e06:	2808      	cmp	r0, #8
    7e08:	d923      	bls.n	7e52 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x5e>
    7e0a:	f104 0008 	add.w	r0, r4, #8
    7e0e:	f00b fa01 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7e12:	b300      	cbz	r0, 7e56 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x62>
    7e14:	4430      	add	r0, r6
    7e16:	f00b f9f1 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7e1a:	4606      	mov	r6, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7e1c:	6828      	ldr	r0, [r5, #0]
    7e1e:	f009 ffce 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7e22:	42b0      	cmp	r0, r6
    7e24:	d919      	bls.n	7e5a <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x66>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7e26:	1d2c      	adds	r4, r5, #4
    p += i * sizeof(uoffset_t);
    7e28:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7e2c:	4620      	mov	r0, r4
    7e2e:	f00b f9e5 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  if (auto* buffer = (*buffers)[flatbuffer_tensor.buffer()]) {
    7e32:	1824      	adds	r4, r4, r0
    7e34:	d025      	beq.n	7e82 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x8e>
    return GetPointer<const flatbuffers::Vector<uint8_t> *>(VT_DATA);
    7e36:	4625      	mov	r5, r4
    return data_ - ReadScalar<soffset_t>(data_);
    7e38:	4620      	mov	r0, r4
    7e3a:	f00b f9e5 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7e3e:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7e40:	4620      	mov	r0, r4
    7e42:	f00b f9e7 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7e46:	2804      	cmp	r0, #4
    7e48:	d90e      	bls.n	7e68 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x74>
    7e4a:	1d20      	adds	r0, r4, #4
    7e4c:	f00b f9e2 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7e50:	e00b      	b.n	7e6a <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x76>
    7e52:	2000      	movs	r0, #0
    7e54:	e7dd      	b.n	7e12 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x1e>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7e56:	2600      	movs	r6, #0
    7e58:	e7e0      	b.n	7e1c <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x28>
    FLATBUFFERS_ASSERT(i < size());
    7e5a:	4b0d      	ldr	r3, [pc, #52]	; (7e90 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x9c>)
    7e5c:	4a0d      	ldr	r2, [pc, #52]	; (7e94 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0xa0>)
    7e5e:	f44f 7183 	mov.w	r1, #262	; 0x106
    7e62:	480d      	ldr	r0, [pc, #52]	; (7e98 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0xa4>)
    7e64:	f008 fd42 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7e68:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7e6a:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7e6c:	b158      	cbz	r0, 7e86 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x92>
    7e6e:	4628      	mov	r0, r5
    7e70:	f00b f9c4 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7e74:	182c      	adds	r4, r5, r0
    if (auto* array = buffer->data()) {
    7e76:	b124      	cbz	r4, 7e82 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x8e>
  uoffset_t size() const { return EndianScalar(length_); }
    7e78:	6820      	ldr	r0, [r4, #0]
    7e7a:	f009 ffa0 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      if (array->size()) {
    7e7e:	b120      	cbz	r0, 7e8a <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x96>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7e80:	3404      	adds	r4, #4
}
    7e82:	4620      	mov	r0, r4
    7e84:	bd70      	pop	{r4, r5, r6, pc}
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7e86:	2400      	movs	r4, #0
    7e88:	e7f5      	b.n	7e76 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x82>
  void* out_buffer = nullptr;
    7e8a:	2400      	movs	r4, #0
  return out_buffer;
    7e8c:	e7f9      	b.n	7e82 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x8e>
    7e8e:	bf00      	nop
    7e90:	00024e20 	.word	0x00024e20
    7e94:	00026130 	.word	0x00026130
    7e98:	00024eec 	.word	0x00024eec

00007e9c <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii>:
TfLiteTensor* MicroAllocator::AllocatePersistentTfLiteTensor(
    const Model* model, const SubgraphAllocations* subgraph_allocations,
    int tensor_index, int subgraph_index) {
    7e9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7ea0:	b082      	sub	sp, #8
    7ea2:	4606      	mov	r6, r0
    7ea4:	460f      	mov	r7, r1
    7ea6:	4690      	mov	r8, r2
    7ea8:	461d      	mov	r5, r3
    7eaa:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
    return data_ - ReadScalar<soffset_t>(data_);
    7eae:	4608      	mov	r0, r1
    7eb0:	f00b f9aa 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7eb4:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7eb6:	4620      	mov	r0, r4
    7eb8:	f00b f9ac 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7ebc:	2808      	cmp	r0, #8
    7ebe:	d93e      	bls.n	7f3e <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa2>
    7ec0:	f104 0008 	add.w	r0, r4, #8
    7ec4:	f00b f9a6 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7ec8:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7eca:	2800      	cmp	r0, #0
    7ecc:	d039      	beq.n	7f42 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa6>
    7ece:	4620      	mov	r0, r4
    7ed0:	f00b f994 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7ed4:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7ed6:	6820      	ldr	r0, [r4, #0]
    7ed8:	f009 ff71 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7edc:	4581      	cmp	r9, r0
    7ede:	d232      	bcs.n	7f46 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xaa>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7ee0:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7ee2:	eb04 0489 	add.w	r4, r4, r9, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7ee6:	4620      	mov	r0, r4
    7ee8:	f00b f988 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_index);
  TFLITE_DCHECK(subgraph != nullptr);
    7eec:	42c4      	cmn	r4, r0
    7eee:	d031      	beq.n	7f54 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb8>

  // This value is allocated from persistent arena space. It is guaranteed to be
  // around for the lifetime of the application.
  TfLiteTensor* tensor = AllocatePersistentTfLiteTensorInternal();
    7ef0:	6833      	ldr	r3, [r6, #0]
    7ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    7ef4:	4630      	mov	r0, r6
    7ef6:	4798      	blx	r3
    7ef8:	4604      	mov	r4, r0
  // Populate any fields from the flatbuffer, since this TfLiteTensor struct is
  // allocated in the persistent section of the arena, ensure that additional
  // allocations also take place in that section of the arena.
  if (PopulateTfLiteTensorFromFlatbuffer(
          model, tensor, tensor_index, subgraph_index,
          /*allocate_temp=*/false) != kTfLiteOk) {
    7efa:	6833      	ldr	r3, [r6, #0]
    7efc:	f8d3 a028 	ldr.w	sl, [r3, #40]	; 0x28
  if (PopulateTfLiteTensorFromFlatbuffer(
    7f00:	2300      	movs	r3, #0
    7f02:	9301      	str	r3, [sp, #4]
    7f04:	f8cd 9000 	str.w	r9, [sp]
    7f08:	462b      	mov	r3, r5
    7f0a:	4602      	mov	r2, r0
    7f0c:	4639      	mov	r1, r7
    7f0e:	4630      	mov	r0, r6
    7f10:	47d0      	blx	sl
    7f12:	bb08      	cbnz	r0, 7f58 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xbc>
                         "Failed to populate a persistent TfLiteTensor struct "
                         "from flatbuffer data!");
    return nullptr;
  }

  if (subgraph_allocations != nullptr) {
    7f14:	f1b8 0f00 	cmp.w	r8, #0
    7f18:	d00d      	beq.n	7f36 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9a>
    // Tensor buffers that are allocated at runtime (e.g. non-weight buffers)
    // and not located in the flatbuffer are stored on the pre-allocated list of
    // TfLiteEvalTensors structs. These structs are the source of truth, simply
    // point the corresponding buffer to the new TfLiteTensor data value.
    tensor->data.data =
        subgraph_allocations[subgraph_index].tensors[tensor_index].data.data;
    7f1a:	eb08 08c9 	add.w	r8, r8, r9, lsl #3
    7f1e:	f8d8 3004 	ldr.w	r3, [r8, #4]
    7f22:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    7f26:	00ad      	lsls	r5, r5, #2
    7f28:	595b      	ldr	r3, [r3, r5]
    tensor->data.data =
    7f2a:	6063      	str	r3, [r4, #4]
    // TfLiteEvalTensor structs must also be the source of truth for the
    // TfLiteTensor dims.
    tensor->dims =
        subgraph_allocations[subgraph_index].tensors[tensor_index].dims;
    7f2c:	f8d8 3004 	ldr.w	r3, [r8, #4]
    7f30:	441d      	add	r5, r3
    7f32:	686b      	ldr	r3, [r5, #4]
    tensor->dims =
    7f34:	60a3      	str	r3, [r4, #8]
  }
  return tensor;
}
    7f36:	4620      	mov	r0, r4
    7f38:	b002      	add	sp, #8
    7f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7f3e:	2000      	movs	r0, #0
    7f40:	e7c2      	b.n	7ec8 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x2c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7f42:	2400      	movs	r4, #0
    7f44:	e7c7      	b.n	7ed6 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    7f46:	4b07      	ldr	r3, [pc, #28]	; (7f64 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xc8>)
    7f48:	4a07      	ldr	r2, [pc, #28]	; (7f68 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xcc>)
    7f4a:	f44f 7183 	mov.w	r1, #262	; 0x106
    7f4e:	4807      	ldr	r0, [pc, #28]	; (7f6c <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd0>)
    7f50:	f008 fccc 	bl	108ec <__assert_func>
  TFLITE_DCHECK(subgraph != nullptr);
    7f54:	f00e f8b1 	bl	160ba <abort>
    TF_LITE_REPORT_ERROR(error_reporter_,
    7f58:	4905      	ldr	r1, [pc, #20]	; (7f70 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd4>)
    7f5a:	68f0      	ldr	r0, [r6, #12]
    7f5c:	f00b fe97 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    7f60:	2400      	movs	r4, #0
    7f62:	e7e8      	b.n	7f36 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9a>
    7f64:	00024e20 	.word	0x00024e20
    7f68:	00024f70 	.word	0x00024f70
    7f6c:	00024eec 	.word	0x00024eec
    7f70:	00026224 	.word	0x00026224

00007f74 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii>:

TfLiteTensor* MicroAllocator::AllocateTempTfLiteTensor(
    const Model* model, const SubgraphAllocations* subgraph_allocations,
    int tensor_index, int subgraph_index) {
    7f74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7f78:	b082      	sub	sp, #8
    7f7a:	4680      	mov	r8, r0
    7f7c:	460e      	mov	r6, r1
    7f7e:	4617      	mov	r7, r2
    7f80:	461d      	mov	r5, r3
    7f82:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
    return data_ - ReadScalar<soffset_t>(data_);
    7f86:	4608      	mov	r0, r1
    7f88:	f00b f93e 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7f8c:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7f8e:	4620      	mov	r0, r4
    7f90:	f00b f940 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7f94:	2808      	cmp	r0, #8
    7f96:	d93e      	bls.n	8016 <CONFIG_MAIN_STACK_SIZE+0x16>
    7f98:	f104 0008 	add.w	r0, r4, #8
    7f9c:	f00b f93a 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7fa0:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7fa2:	2800      	cmp	r0, #0
    7fa4:	d039      	beq.n	801a <CONFIG_MAIN_STACK_SIZE+0x1a>
    7fa6:	4620      	mov	r0, r4
    7fa8:	f00b f928 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7fac:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7fae:	6820      	ldr	r0, [r4, #0]
    7fb0:	f009 ff05 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7fb4:	4581      	cmp	r9, r0
    7fb6:	d232      	bcs.n	801e <CONFIG_MAIN_STACK_SIZE+0x1e>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7fb8:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7fba:	eb04 0489 	add.w	r4, r4, r9, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7fbe:	4620      	mov	r0, r4
    7fc0:	f00b f91c 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_index);
  TFLITE_DCHECK(subgraph != nullptr);
    7fc4:	42c4      	cmn	r4, r0
    7fc6:	d031      	beq.n	802c <CONFIG_MAIN_STACK_SIZE+0x2c>

  // This value is allocated from temporary arena space. It is guaranteed to be
  // around for at least the scope of the calling function. Since this struct
  // allocation takes place in temp space, no need to own or cleanup.
  TfLiteTensor* tensor =
      reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateTemp(
    7fc8:	f8d8 0004 	ldr.w	r0, [r8, #4]
          sizeof(TfLiteTensor), alignof(TfLiteTensor)));
    7fcc:	6803      	ldr	r3, [r0, #0]
    7fce:	691b      	ldr	r3, [r3, #16]
      reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateTemp(
    7fd0:	2204      	movs	r2, #4
    7fd2:	2140      	movs	r1, #64	; 0x40
    7fd4:	4798      	blx	r3
    7fd6:	4604      	mov	r4, r0
  // Populate any fields from the flatbuffer, since this TfLiteTensor struct is
  // allocated in the temp section of the arena, ensure that additional
  // allocations also take place in that section of the arena.
  if (PopulateTfLiteTensorFromFlatbuffer(model, tensor, tensor_index,
                                         subgraph_index,
                                         /*allocate_temp=*/true) != kTfLiteOk) {
    7fd8:	f8d8 3000 	ldr.w	r3, [r8]
    7fdc:	f8d3 a028 	ldr.w	sl, [r3, #40]	; 0x28
  if (PopulateTfLiteTensorFromFlatbuffer(model, tensor, tensor_index,
    7fe0:	2301      	movs	r3, #1
    7fe2:	9301      	str	r3, [sp, #4]
    7fe4:	f8cd 9000 	str.w	r9, [sp]
    7fe8:	462b      	mov	r3, r5
    7fea:	4602      	mov	r2, r0
    7fec:	4631      	mov	r1, r6
    7fee:	4640      	mov	r0, r8
    7ff0:	47d0      	blx	sl
    7ff2:	b9e8      	cbnz	r0, 8030 <CONFIG_MAIN_STACK_SIZE+0x30>
        error_reporter_,
        "Failed to populate a temp TfLiteTensor struct from flatbuffer data!");
    return nullptr;
  }

  if (subgraph_allocations != nullptr) {
    7ff4:	b15f      	cbz	r7, 800e <CONFIG_MAIN_STACK_SIZE+0xe>
    // Tensor buffers that are allocated at runtime (e.g. non-weight buffers)
    // and not located in the flatbuffer are stored on the pre-allocated list of
    // TfLiteEvalTensors structs. These structs are the source of truth, simply
    // point the corresponding buffer to the new TfLiteTensor data value.
    tensor->data.data =
        subgraph_allocations[subgraph_index].tensors[tensor_index].data.data;
    7ff6:	eb07 07c9 	add.w	r7, r7, r9, lsl #3
    7ffa:	687b      	ldr	r3, [r7, #4]
    7ffc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    8000:	00ad      	lsls	r5, r5, #2
    8002:	595b      	ldr	r3, [r3, r5]
    tensor->data.data =
    8004:	6063      	str	r3, [r4, #4]
    // TfLiteEvalTensor structs must also be the source of truth for the
    // TfLiteTensor dims.
    tensor->dims =
        subgraph_allocations[subgraph_index].tensors[tensor_index].dims;
    8006:	687b      	ldr	r3, [r7, #4]
    8008:	441d      	add	r5, r3
    800a:	686b      	ldr	r3, [r5, #4]
    tensor->dims =
    800c:	60a3      	str	r3, [r4, #8]
  }
  return tensor;
}
    800e:	4620      	mov	r0, r4
    8010:	b002      	add	sp, #8
    8012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8016:	2000      	movs	r0, #0
    8018:	e7c2      	b.n	7fa0 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x2c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    801a:	2400      	movs	r4, #0
    801c:	e7c7      	b.n	7fae <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    801e:	4b08      	ldr	r3, [pc, #32]	; (8040 <CONFIG_MAIN_STACK_SIZE+0x40>)
    8020:	4a08      	ldr	r2, [pc, #32]	; (8044 <CONFIG_MAIN_STACK_SIZE+0x44>)
    8022:	f44f 7183 	mov.w	r1, #262	; 0x106
    8026:	4808      	ldr	r0, [pc, #32]	; (8048 <CONFIG_MAIN_STACK_SIZE+0x48>)
    8028:	f008 fc60 	bl	108ec <__assert_func>
  TFLITE_DCHECK(subgraph != nullptr);
    802c:	f00e f845 	bl	160ba <abort>
    TF_LITE_REPORT_ERROR(
    8030:	4906      	ldr	r1, [pc, #24]	; (804c <CONFIG_MAIN_STACK_SIZE+0x4c>)
    8032:	f8d8 000c 	ldr.w	r0, [r8, #12]
    8036:	f00b fe2a 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    803a:	2400      	movs	r4, #0
    803c:	e7e7      	b.n	800e <CONFIG_MAIN_STACK_SIZE+0xe>
    803e:	bf00      	nop
    8040:	00024e20 	.word	0x00024e20
    8044:	00024f70 	.word	0x00024f70
    8048:	00024eec 	.word	0x00024eec
    804c:	00026270 	.word	0x00026270

00008050 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi>:
    const Model* model, const int32_t** offline_planner_offsets) {
    8050:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    8054:	4607      	mov	r7, r0
    8056:	460c      	mov	r4, r1
    8058:	4690      	mov	r8, r2
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::Metadata>> *>(VT_METADATA);
    805a:	460e      	mov	r6, r1
    return data_ - ReadScalar<soffset_t>(data_);
    805c:	4608      	mov	r0, r1
    805e:	f00b f8d3 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8062:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8064:	4628      	mov	r0, r5
    8066:	f00b f8d5 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    806a:	2810      	cmp	r0, #16
    806c:	d904      	bls.n	8078 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x28>
    806e:	f105 0010 	add.w	r0, r5, #16
    8072:	f00b f8cf 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8076:	e000      	b.n	807a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x2a>
    8078:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    807a:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    807c:	b140      	cbz	r0, 8090 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x40>
    807e:	4620      	mov	r0, r4
    8080:	f00b f8bc 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8084:	4404      	add	r4, r0
  if (model->metadata()) {
    8086:	2c00      	cmp	r4, #0
    8088:	f000 80cc 	beq.w	8224 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1d4>
    for (size_t i = 0; i < model->metadata()->size(); ++i) {
    808c:	2500      	movs	r5, #0
    808e:	e023      	b.n	80d8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x88>
    8090:	2400      	movs	r4, #0
    8092:	e7f8      	b.n	8086 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x36>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8094:	2000      	movs	r0, #0
    8096:	e02c      	b.n	80f2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xa2>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8098:	2400      	movs	r4, #0
    809a:	e031      	b.n	8100 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xb0>
    FLATBUFFERS_ASSERT(i < size());
    809c:	4b64      	ldr	r3, [pc, #400]	; (8230 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e0>)
    809e:	4a65      	ldr	r2, [pc, #404]	; (8234 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e4>)
    80a0:	f44f 7183 	mov.w	r1, #262	; 0x106
    80a4:	4864      	ldr	r0, [pc, #400]	; (8238 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e8>)
    80a6:	f008 fc21 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    80aa:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    80ac:	eb04 0900 	add.w	r9, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    80b0:	2800      	cmp	r0, #0
    80b2:	d046      	beq.n	8142 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xf2>
    80b4:	4648      	mov	r0, r9
    80b6:	f00b f8a1 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    80ba:	4481      	add	r9, r0
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    80bc:	f109 0904 	add.w	r9, r9, #4
      if (strncmp(metadata->name()->c_str(), kOfflineMemAllocMetadata,
    80c0:	f8df a180 	ldr.w	sl, [pc, #384]	; 8244 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1f4>
    80c4:	4650      	mov	r0, sl
    80c6:	f7f9 fa05 	bl	14d4 <strlen>
    80ca:	4602      	mov	r2, r0
    80cc:	4651      	mov	r1, sl
    80ce:	4648      	mov	r0, r9
    80d0:	f00e f980 	bl	163d4 <strncmp>
    80d4:	b3c0      	cbz	r0, 8148 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xf8>
    for (size_t i = 0; i < model->metadata()->size(); ++i) {
    80d6:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    80d8:	4630      	mov	r0, r6
    80da:	f00b f895 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    80de:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    80e0:	4620      	mov	r0, r4
    80e2:	f00b f897 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    80e6:	2810      	cmp	r0, #16
    80e8:	d9d4      	bls.n	8094 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x44>
    80ea:	f104 0010 	add.w	r0, r4, #16
    80ee:	f00b f891 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    80f2:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    80f4:	2800      	cmp	r0, #0
    80f6:	d0cf      	beq.n	8098 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x48>
    80f8:	4620      	mov	r0, r4
    80fa:	f00b f87f 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    80fe:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8100:	6820      	ldr	r0, [r4, #0]
    8102:	f009 fe5c 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8106:	4285      	cmp	r5, r0
    8108:	f080 808e 	bcs.w	8228 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1d8>
    810c:	6820      	ldr	r0, [r4, #0]
    810e:	f009 fe56 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8112:	4285      	cmp	r5, r0
    8114:	d2c2      	bcs.n	809c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x4c>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8116:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8118:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    811c:	4620      	mov	r0, r4
    811e:	f00b f86d 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8122:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8124:	4620      	mov	r0, r4
    8126:	f00b f86f 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    812a:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    812e:	4648      	mov	r0, r9
    8130:	f00b f870 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8134:	2804      	cmp	r0, #4
    8136:	d9b8      	bls.n	80aa <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x5a>
    8138:	f109 0004 	add.w	r0, r9, #4
    813c:	f00b f86a 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8140:	e7b4      	b.n	80ac <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x5c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8142:	f04f 0900 	mov.w	r9, #0
    8146:	e7b9      	b.n	80bc <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x6c>
    return data_ - ReadScalar<soffset_t>(data_);
    8148:	4630      	mov	r0, r6
    814a:	f00b f85d 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    814e:	eba6 0900 	sub.w	r9, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8152:	4648      	mov	r0, r9
    8154:	f00b f85e 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8158:	280c      	cmp	r0, #12
    815a:	d94e      	bls.n	81fa <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1aa>
    815c:	f109 000c 	add.w	r0, r9, #12
    8160:	f00b f858 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8164:	eb06 0900 	add.w	r9, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8168:	2800      	cmp	r0, #0
    816a:	d048      	beq.n	81fe <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1ae>
    816c:	4648      	mov	r0, r9
    816e:	f00b f845 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8172:	4481      	add	r9, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8174:	4620      	mov	r0, r4
    8176:	f00b f847 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    817a:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    817e:	4650      	mov	r0, sl
    8180:	f00b f848 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8184:	2806      	cmp	r0, #6
    8186:	d93d      	bls.n	8204 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1b4>
    8188:	f10a 0006 	add.w	r0, sl, #6
    818c:	f00b f842 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8190:	b3d0      	cbz	r0, 8208 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1b8>
    8192:	4420      	add	r0, r4
    8194:	f00b f832 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8198:	4682      	mov	sl, r0
  uoffset_t size() const { return EndianScalar(length_); }
    819a:	f8d9 0000 	ldr.w	r0, [r9]
    819e:	f009 fe0e 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    81a2:	4550      	cmp	r0, sl
    81a4:	d933      	bls.n	820e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1be>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    81a6:	f109 0404 	add.w	r4, r9, #4
    p += i * sizeof(uoffset_t);
    81aa:	eb04 048a 	add.w	r4, r4, sl, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    81ae:	4620      	mov	r0, r4
    81b0:	f00b f824 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    81b4:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    81b6:	4620      	mov	r0, r4
    81b8:	f00b f826 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    81bc:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    81c0:	4648      	mov	r0, r9
    81c2:	f00b f827 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    81c6:	2804      	cmp	r0, #4
    81c8:	d928      	bls.n	821c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1cc>
    81ca:	f109 0004 	add.w	r0, r9, #4
    81ce:	f00b f821 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    81d2:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    81d4:	b320      	cbz	r0, 8220 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1d0>
    81d6:	4620      	mov	r0, r4
    81d8:	f00b f810 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    81dc:	4420      	add	r0, r4
        const size_t nbr_tensors = static_cast<size_t>(metadata_buffer[2]);
    81de:	68c2      	ldr	r2, [r0, #12]
            reinterpret_cast<const int32_t*>(&metadata_buffer[3]);
    81e0:	3010      	adds	r0, #16
        *offline_planner_offsets =
    81e2:	f8c8 0000 	str.w	r0, [r8]
        if (tensor_count_ != nbr_tensors) {
    81e6:	687b      	ldr	r3, [r7, #4]
    81e8:	4293      	cmp	r3, r2
    81ea:	f43f af74 	beq.w	80d6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x86>
          TF_LITE_REPORT_ERROR(reporter_,
    81ee:	4913      	ldr	r1, [pc, #76]	; (823c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1ec>)
    81f0:	68f8      	ldr	r0, [r7, #12]
    81f2:	f00b fd4c 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
          return kTfLiteError;
    81f6:	2001      	movs	r0, #1
    81f8:	e017      	b.n	822a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1da>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    81fa:	2000      	movs	r0, #0
    81fc:	e7b2      	b.n	8164 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x114>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    81fe:	f04f 0900 	mov.w	r9, #0
    8202:	e7b7      	b.n	8174 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x124>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8204:	2000      	movs	r0, #0
    8206:	e7c3      	b.n	8190 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x140>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8208:	f04f 0a00 	mov.w	sl, #0
    820c:	e7c5      	b.n	819a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x14a>
    FLATBUFFERS_ASSERT(i < size());
    820e:	4b08      	ldr	r3, [pc, #32]	; (8230 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e0>)
    8210:	4a0b      	ldr	r2, [pc, #44]	; (8240 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1f0>)
    8212:	f44f 7183 	mov.w	r1, #262	; 0x106
    8216:	4808      	ldr	r0, [pc, #32]	; (8238 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e8>)
    8218:	f008 fb68 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    821c:	2000      	movs	r0, #0
    821e:	e7d8      	b.n	81d2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x182>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8220:	2000      	movs	r0, #0
    8222:	e7dc      	b.n	81de <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x18e>
  return kTfLiteOk;
    8224:	2000      	movs	r0, #0
    8226:	e000      	b.n	822a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1da>
    8228:	2000      	movs	r0, #0
}
    822a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    822e:	bf00      	nop
    8230:	00024e20 	.word	0x00024e20
    8234:	000262b4 	.word	0x000262b4
    8238:	00024eec 	.word	0x00024eec
    823c:	000263ac 	.word	0x000263ac
    8240:	00026130 	.word	0x00026130
    8244:	00026758 	.word	0x00026758

00008248 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE>:
SubgraphAllocations* MicroAllocator::StartModelAllocation(const Model* model) {
    8248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TFLITE_DCHECK(model != nullptr);
    824c:	b349      	cbz	r1, 82a2 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x5a>
    824e:	4604      	mov	r4, r0
    8250:	460d      	mov	r5, r1
  if (model_is_allocating_) {
    8252:	7c03      	ldrb	r3, [r0, #16]
    8254:	bb3b      	cbnz	r3, 82a6 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x5e>
  model_is_allocating_ = true;
    8256:	2301      	movs	r3, #1
    8258:	7403      	strb	r3, [r0, #16]
  uint8_t* data_allocator_buffer = memory_allocator_->AllocateFromTail(
    825a:	6840      	ldr	r0, [r0, #4]
      sizeof(MicroBuiltinDataAllocator), alignof(MicroBuiltinDataAllocator));
    825c:	6803      	ldr	r3, [r0, #0]
    825e:	68db      	ldr	r3, [r3, #12]
  uint8_t* data_allocator_buffer = memory_allocator_->AllocateFromTail(
    8260:	2204      	movs	r2, #4
    8262:	2108      	movs	r1, #8
    8264:	4798      	blx	r3
      new (data_allocator_buffer) MicroBuiltinDataAllocator(memory_allocator_);
    8266:	4603      	mov	r3, r0
    8268:	b118      	cbz	r0, 8272 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x2a>
    826a:	6862      	ldr	r2, [r4, #4]
      : memory_allocator_(memory_allocator) {}
    826c:	4926      	ldr	r1, [pc, #152]	; (8308 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xc0>)
    826e:	6001      	str	r1, [r0, #0]
    8270:	6042      	str	r2, [r0, #4]
  builtin_data_allocator_ =
    8272:	60a3      	str	r3, [r4, #8]
  if (InitScratchBufferData() != kTfLiteOk) {
    8274:	4620      	mov	r0, r4
    8276:	f00b faa1 	bl	137bc <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv>
    827a:	2800      	cmp	r0, #0
    827c:	d142      	bne.n	8304 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xbc>
      memory_allocator_->AllocateFromTail(
    827e:	6867      	ldr	r7, [r4, #4]
          alignof(SubgraphAllocations)));
    8280:	683b      	ldr	r3, [r7, #0]
    8282:	f8d3 800c 	ldr.w	r8, [r3, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    8286:	4628      	mov	r0, r5
    8288:	f00a ffbe 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    828c:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    828e:	4630      	mov	r0, r6
    8290:	f00a ffc0 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8294:	2808      	cmp	r0, #8
    8296:	d90c      	bls.n	82b2 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x6a>
    8298:	f106 0008 	add.w	r0, r6, #8
    829c:	f00a ffba 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    82a0:	e008      	b.n	82b4 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x6c>
  TFLITE_DCHECK(model != nullptr);
    82a2:	f00d ff0a 	bl	160ba <abort>
    TF_LITE_REPORT_ERROR(error_reporter_,
    82a6:	4919      	ldr	r1, [pc, #100]	; (830c <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xc4>)
    82a8:	68c0      	ldr	r0, [r0, #12]
    82aa:	f00b fcf0 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    82ae:	2600      	movs	r6, #0
    82b0:	e01d      	b.n	82ee <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    82b2:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    82b4:	182e      	adds	r6, r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    82b6:	b1e8      	cbz	r0, 82f4 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xac>
    82b8:	4630      	mov	r0, r6
    82ba:	f00a ff9f 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    82be:	4406      	add	r6, r0
  uoffset_t size() const { return EndianScalar(length_); }
    82c0:	6830      	ldr	r0, [r6, #0]
    82c2:	f009 fd7c 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      memory_allocator_->AllocateFromTail(
    82c6:	2204      	movs	r2, #4
    82c8:	00c1      	lsls	r1, r0, #3
    82ca:	4638      	mov	r0, r7
    82cc:	47c0      	blx	r8
  if (output == nullptr) {
    82ce:	4606      	mov	r6, r0
    82d0:	b190      	cbz	r0, 82f8 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xb0>
  if (AllocateTfLiteEvalTensors(model, output) != kTfLiteOk ||
    82d2:	6823      	ldr	r3, [r4, #0]
    82d4:	69db      	ldr	r3, [r3, #28]
    82d6:	4602      	mov	r2, r0
    82d8:	4629      	mov	r1, r5
    82da:	4620      	mov	r0, r4
    82dc:	4798      	blx	r3
    82de:	b978      	cbnz	r0, 8300 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xb8>
      AllocateNodeAndRegistrations(model, output) != kTfLiteOk) {
    82e0:	6823      	ldr	r3, [r4, #0]
    82e2:	699b      	ldr	r3, [r3, #24]
    82e4:	4632      	mov	r2, r6
    82e6:	4629      	mov	r1, r5
    82e8:	4620      	mov	r0, r4
    82ea:	4798      	blx	r3
  if (AllocateTfLiteEvalTensors(model, output) != kTfLiteOk ||
    82ec:	b940      	cbnz	r0, 8300 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xb8>
}
    82ee:	4630      	mov	r0, r6
    82f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    82f4:	2600      	movs	r6, #0
    82f6:	e7e3      	b.n	82c0 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x78>
    MicroPrintf("Failed to allocate memory for model metadata.");
    82f8:	4805      	ldr	r0, [pc, #20]	; (8310 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xc8>)
    82fa:	f00a fefa 	bl	130f2 <_Z11MicroPrintfPKcz>
    return nullptr;
    82fe:	e7f6      	b.n	82ee <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    return nullptr;
    8300:	2600      	movs	r6, #0
    8302:	e7f4      	b.n	82ee <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    return nullptr;
    8304:	2600      	movs	r6, #0
    8306:	e7f2      	b.n	82ee <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    8308:	00026778 	.word	0x00026778
    830c:	000263f8 	.word	0x000263f8
    8310:	00026450 	.word	0x00026450

00008314 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor>:
    subgraph_allocations[subgraph_idx].tensors = tensors;
  }
  return kTfLiteOk;
}
TfLiteStatus MicroAllocator::AllocateVariables(const SubGraph* subgraph,
                                               TfLiteEvalTensor* eval_tensors) {
    8314:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    8318:	b083      	sub	sp, #12
    831a:	4680      	mov	r8, r0
    831c:	460e      	mov	r6, r1
    831e:	4617      	mov	r7, r2
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    8320:	2500      	movs	r5, #0
    8322:	e013      	b.n	834c <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x38>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8324:	2000      	movs	r0, #0
    8326:	e01d      	b.n	8364 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x50>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8328:	2400      	movs	r4, #0
    832a:	e022      	b.n	8372 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x5e>
    FLATBUFFERS_ASSERT(i < size());
    832c:	4b31      	ldr	r3, [pc, #196]	; (83f4 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xe0>)
    832e:	4a32      	ldr	r2, [pc, #200]	; (83f8 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xe4>)
    8330:	f44f 7183 	mov.w	r1, #262	; 0x106
    8334:	4831      	ldr	r0, [pc, #196]	; (83fc <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xe8>)
    8336:	f008 fad9 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    833a:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    833c:	b118      	cbz	r0, 8346 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x32>
    833e:	4420      	add	r0, r4
    8340:	f00b f831 	bl	133a6 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    8344:	e000      	b.n	8348 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x34>
    8346:	2000      	movs	r0, #0
    auto* tensor = subgraph->tensors()->Get(i);
    if (tensor->is_variable()) {
    8348:	bb98      	cbnz	r0, 83b2 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x9e>
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    834a:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    834c:	4630      	mov	r0, r6
    834e:	f00a ff5b 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8352:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8354:	4620      	mov	r0, r4
    8356:	f00a ff5d 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    835a:	2804      	cmp	r0, #4
    835c:	d9e2      	bls.n	8324 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x10>
    835e:	1d20      	adds	r0, r4, #4
    8360:	f00a ff58 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8364:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8366:	2800      	cmp	r0, #0
    8368:	d0de      	beq.n	8328 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x14>
    836a:	4620      	mov	r0, r4
    836c:	f00a ff46 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8370:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8372:	6820      	ldr	r0, [r4, #0]
    8374:	f009 fd23 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8378:	4285      	cmp	r5, r0
    837a:	d236      	bcs.n	83ea <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xd6>
    837c:	6820      	ldr	r0, [r4, #0]
    837e:	f009 fd1e 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8382:	4285      	cmp	r5, r0
    8384:	d2d2      	bcs.n	832c <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x18>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8386:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8388:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    838c:	4620      	mov	r0, r4
    838e:	f00a ff35 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8392:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8394:	4620      	mov	r0, r4
    8396:	f00a ff37 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    839a:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    839e:	4648      	mov	r0, r9
    83a0:	f00a ff38 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    83a4:	280e      	cmp	r0, #14
    83a6:	d9c8      	bls.n	833a <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x26>
    83a8:	f109 000e 	add.w	r0, r9, #14
    83ac:	f00a ff32 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    83b0:	e7c4      	b.n	833c <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x28>
      size_t buffer_size;
      TF_LITE_ENSURE_STATUS(
    83b2:	eb05 0045 	add.w	r0, r5, r5, lsl #1
    83b6:	0084      	lsls	r4, r0, #2
    83b8:	a901      	add	r1, sp, #4
    83ba:	eb07 0080 	add.w	r0, r7, r0, lsl #2
    83be:	f00a fefc 	bl	131ba <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
    83c2:	4603      	mov	r3, r0
    83c4:	b990      	cbnz	r0, 83ec <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xd8>
          TfLiteEvalTensorByteLength(&eval_tensors[i], &buffer_size));

      eval_tensors[i].data.data =
          memory_allocator_->AllocateFromTail(buffer_size, kBufferAlignment);
    83c6:	f8d8 0004 	ldr.w	r0, [r8, #4]
    83ca:	6803      	ldr	r3, [r0, #0]
    83cc:	68db      	ldr	r3, [r3, #12]
    83ce:	2210      	movs	r2, #16
    83d0:	9901      	ldr	r1, [sp, #4]
    83d2:	4798      	blx	r3
      eval_tensors[i].data.data =
    83d4:	5138      	str	r0, [r7, r4]

      if (eval_tensors[i].data.data == nullptr) {
    83d6:	2800      	cmp	r0, #0
    83d8:	d1b7      	bne.n	834a <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x36>
        TF_LITE_REPORT_ERROR(error_reporter_,
    83da:	9a01      	ldr	r2, [sp, #4]
    83dc:	4908      	ldr	r1, [pc, #32]	; (8400 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xec>)
    83de:	f8d8 000c 	ldr.w	r0, [r8, #12]
    83e2:	f00b fc54 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             "Failed to allocate variable tensor of size %d",
                             buffer_size);
        return kTfLiteError;
    83e6:	2301      	movs	r3, #1
    83e8:	e000      	b.n	83ec <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xd8>
      }
    }
  }
  return kTfLiteOk;
    83ea:	2300      	movs	r3, #0
}
    83ec:	4618      	mov	r0, r3
    83ee:	b003      	add	sp, #12
    83f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    83f4:	00024e20 	.word	0x00024e20
    83f8:	00025108 	.word	0x00025108
    83fc:	00024eec 	.word	0x00024eec
    8400:	00026480 	.word	0x00026480

00008404 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor>:
                                               TfLiteEvalTensor* eval_tensors) {
    8404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8408:	b083      	sub	sp, #12
  TFLITE_DCHECK(eval_tensors != nullptr);
    840a:	b12b      	cbz	r3, 8418 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x14>
    840c:	4604      	mov	r4, r0
    840e:	4688      	mov	r8, r1
    8410:	4692      	mov	sl, r2
    8412:	4699      	mov	r9, r3
  for (size_t i = 0; i < tensor_count_; ++i) {
    8414:	2600      	movs	r6, #0
    8416:	e04b      	b.n	84b0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xac>
  TFLITE_DCHECK(eval_tensors != nullptr);
    8418:	f00d fe4f 	bl	160ba <abort>
    return data_ - ReadScalar<soffset_t>(data_);
    841c:	4640      	mov	r0, r8
    841e:	f00a fef3 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8422:	eba8 0b00 	sub.w	fp, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8426:	4658      	mov	r0, fp
    8428:	f00a fef4 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    842c:	2804      	cmp	r0, #4
    842e:	d92e      	bls.n	848e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x8a>
    8430:	f10b 0004 	add.w	r0, fp, #4
    8434:	f00a feee 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8438:	eb08 0b00 	add.w	fp, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    843c:	b120      	cbz	r0, 8448 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x44>
    843e:	4658      	mov	r0, fp
    8440:	f00a fedc 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8444:	eb0b 0700 	add.w	r7, fp, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8448:	6838      	ldr	r0, [r7, #0]
    844a:	f009 fcb8 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    844e:	4286      	cmp	r6, r0
    8450:	d21f      	bcs.n	8492 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x8e>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8452:	3704      	adds	r7, #4
    p += i * sizeof(uoffset_t);
    8454:	eb07 0786 	add.w	r7, r7, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8458:	4638      	mov	r0, r7
    845a:	f00a fecf 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    845e:	4407      	add	r7, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8460:	4638      	mov	r0, r7
    8462:	f00a fed1 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8466:	eba7 0b00 	sub.w	fp, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    846a:	4658      	mov	r0, fp
    846c:	f00a fed2 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8470:	280e      	cmp	r0, #14
    8472:	d915      	bls.n	84a0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x9c>
    8474:	f10b 000e 	add.w	r0, fp, #14
    8478:	f00a fecc 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    847c:	b118      	cbz	r0, 8486 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x82>
    847e:	4438      	add	r0, r7
    8480:	f00a ff91 	bl	133a6 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    8484:	9001      	str	r0, [sp, #4]
    current->needs_allocating = (eval_tensors[i].data.data == nullptr) &&
    8486:	9b01      	ldr	r3, [sp, #4]
    8488:	b963      	cbnz	r3, 84a4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xa0>
    848a:	2301      	movs	r3, #1
    848c:	e02c      	b.n	84e8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xe4>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    848e:	2000      	movs	r0, #0
    8490:	e7d2      	b.n	8438 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x34>
    FLATBUFFERS_ASSERT(i < size());
    8492:	4bb6      	ldr	r3, [pc, #728]	; (876c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    8494:	4ab6      	ldr	r2, [pc, #728]	; (8770 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x36c>)
    8496:	f44f 7183 	mov.w	r1, #262	; 0x106
    849a:	48b6      	ldr	r0, [pc, #728]	; (8774 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    849c:	f008 fa26 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    84a0:	2000      	movs	r0, #0
    84a2:	e7eb      	b.n	847c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x78>
    84a4:	2300      	movs	r3, #0
    84a6:	e01f      	b.n	84e8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xe4>
      current->offline_offset = kOnlinePlannedBuffer;
    84a8:	f04f 33ff 	mov.w	r3, #4294967295
    84ac:	612b      	str	r3, [r5, #16]
  for (size_t i = 0; i < tensor_count_; ++i) {
    84ae:	3601      	adds	r6, #1
    84b0:	6863      	ldr	r3, [r4, #4]
    84b2:	42b3      	cmp	r3, r6
    84b4:	d920      	bls.n	84f8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xf4>
    AllocationInfo* current = &info_[i];
    84b6:	6825      	ldr	r5, [r4, #0]
    84b8:	eb06 0346 	add.w	r3, r6, r6, lsl #1
    84bc:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
    current->output_ptr = &(eval_tensors[i].data.data);
    84c0:	009f      	lsls	r7, r3, #2
    84c2:	eb09 0083 	add.w	r0, r9, r3, lsl #2
    84c6:	6068      	str	r0, [r5, #4]
    TF_LITE_ENSURE_STATUS(
    84c8:	4629      	mov	r1, r5
    84ca:	f00a fe76 	bl	131ba <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
    84ce:	9001      	str	r0, [sp, #4]
    84d0:	2800      	cmp	r0, #0
    84d2:	f040 8146 	bne.w	8762 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x35e>
    current->first_created = -1;
    84d6:	f04f 33ff 	mov.w	r3, #4294967295
    84da:	60ab      	str	r3, [r5, #8]
    current->last_used = -1;
    84dc:	60eb      	str	r3, [r5, #12]
    current->needs_allocating = (eval_tensors[i].data.data == nullptr) &&
    84de:	f859 7007 	ldr.w	r7, [r9, r7]
    84e2:	2f00      	cmp	r7, #0
    84e4:	d09a      	beq.n	841c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x18>
    84e6:	2300      	movs	r3, #0
    84e8:	752b      	strb	r3, [r5, #20]
    if (offline_offsets) {
    84ea:	f1ba 0f00 	cmp.w	sl, #0
    84ee:	d0db      	beq.n	84a8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xa4>
      current->offline_offset = offline_offsets[i];
    84f0:	f85a 3026 	ldr.w	r3, [sl, r6, lsl #2]
    84f4:	612b      	str	r3, [r5, #16]
    84f6:	e7da      	b.n	84ae <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xaa>
  uint32_t operators_size = NumSubgraphOperators(subgraph);
    84f8:	4640      	mov	r0, r8
    84fa:	f00a ff35 	bl	13368 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
    84fe:	4607      	mov	r7, r0
  for (size_t i = 0; i < subgraph->inputs()->size(); ++i) {
    8500:	f04f 0900 	mov.w	r9, #0
    8504:	e01f      	b.n	8546 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x142>
    8506:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8508:	eb08 0500 	add.w	r5, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    850c:	b350      	cbz	r0, 8564 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x160>
    850e:	4628      	mov	r0, r5
    8510:	f00a fe74 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8514:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8516:	6828      	ldr	r0, [r5, #0]
    8518:	f009 fc51 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    851c:	4581      	cmp	r9, r0
    851e:	d22a      	bcs.n	8576 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x172>
    8520:	6828      	ldr	r0, [r5, #0]
    8522:	f009 fc4c 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8526:	4581      	cmp	r9, r0
    8528:	d21e      	bcs.n	8568 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x164>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    852a:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    852c:	f855 0029 	ldr.w	r0, [r5, r9, lsl #2]
    8530:	f00a fe69 	bl	13206 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    AllocationInfo* current = &info_[tensor_index];
    8534:	6823      	ldr	r3, [r4, #0]
    8536:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    853a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    current->first_created = 0;
    853e:	2300      	movs	r3, #0
    8540:	6083      	str	r3, [r0, #8]
  for (size_t i = 0; i < subgraph->inputs()->size(); ++i) {
    8542:	f109 0901 	add.w	r9, r9, #1
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_INPUTS);
    8546:	4646      	mov	r6, r8
    return data_ - ReadScalar<soffset_t>(data_);
    8548:	4640      	mov	r0, r8
    854a:	f00a fe5d 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    854e:	eba8 0500 	sub.w	r5, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8552:	4628      	mov	r0, r5
    8554:	f00a fe5e 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8558:	2806      	cmp	r0, #6
    855a:	d9d4      	bls.n	8506 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x102>
    855c:	1da8      	adds	r0, r5, #6
    855e:	f00a fe59 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8562:	e7d1      	b.n	8508 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x104>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8564:	2500      	movs	r5, #0
    8566:	e7d6      	b.n	8516 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x112>
    FLATBUFFERS_ASSERT(i < size());
    8568:	4b80      	ldr	r3, [pc, #512]	; (876c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    856a:	4a83      	ldr	r2, [pc, #524]	; (8778 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x374>)
    856c:	f44f 7183 	mov.w	r1, #262	; 0x106
    8570:	4880      	ldr	r0, [pc, #512]	; (8774 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    8572:	f008 f9bb 	bl	108ec <__assert_func>
  for (size_t i = 0; i < subgraph->outputs()->size(); ++i) {
    8576:	f04f 0800 	mov.w	r8, #0
    857a:	e01e      	b.n	85ba <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1b6>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    857c:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    857e:	1835      	adds	r5, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8580:	b348      	cbz	r0, 85d6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1d2>
    8582:	4628      	mov	r0, r5
    8584:	f00a fe3a 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8588:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    858a:	6828      	ldr	r0, [r5, #0]
    858c:	f009 fc17 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8590:	4580      	cmp	r8, r0
    8592:	d229      	bcs.n	85e8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1e4>
    8594:	6828      	ldr	r0, [r5, #0]
    8596:	f009 fc12 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    859a:	4580      	cmp	r8, r0
    859c:	d21d      	bcs.n	85da <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1d6>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    859e:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    85a0:	f855 0028 	ldr.w	r0, [r5, r8, lsl #2]
    85a4:	f00a fe2f 	bl	13206 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    AllocationInfo* current = &info_[tensor_index];
    85a8:	6823      	ldr	r3, [r4, #0]
    85aa:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    85ae:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    current->last_used = operators_size - 1;
    85b2:	1e7b      	subs	r3, r7, #1
    85b4:	60c3      	str	r3, [r0, #12]
  for (size_t i = 0; i < subgraph->outputs()->size(); ++i) {
    85b6:	f108 0801 	add.w	r8, r8, #1
    return data_ - ReadScalar<soffset_t>(data_);
    85ba:	4630      	mov	r0, r6
    85bc:	f00a fe24 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    85c0:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    85c2:	4628      	mov	r0, r5
    85c4:	f00a fe26 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    85c8:	2808      	cmp	r0, #8
    85ca:	d9d7      	bls.n	857c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x178>
    85cc:	f105 0008 	add.w	r0, r5, #8
    85d0:	f00a fe20 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    85d4:	e7d3      	b.n	857e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x17a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    85d6:	2500      	movs	r5, #0
    85d8:	e7d7      	b.n	858a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x186>
    FLATBUFFERS_ASSERT(i < size());
    85da:	4b64      	ldr	r3, [pc, #400]	; (876c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    85dc:	4a66      	ldr	r2, [pc, #408]	; (8778 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x374>)
    85de:	f44f 7183 	mov.w	r1, #262	; 0x106
    85e2:	4864      	ldr	r0, [pc, #400]	; (8774 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    85e4:	f008 f982 	bl	108ec <__assert_func>
  for (int i = (operators_size - 1); i >= 0; --i) {
    85e8:	3f01      	subs	r7, #1
    85ea:	e08d      	b.n	8708 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x304>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    85ec:	2000      	movs	r0, #0
    85ee:	e09b      	b.n	8728 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x324>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    85f0:	f04f 0900 	mov.w	r9, #0
    85f4:	e0a1      	b.n	873a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x336>
    FLATBUFFERS_ASSERT(i < size());
    85f6:	4b5d      	ldr	r3, [pc, #372]	; (876c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    85f8:	4a60      	ldr	r2, [pc, #384]	; (877c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x378>)
    85fa:	f44f 7183 	mov.w	r1, #262	; 0x106
    85fe:	485d      	ldr	r0, [pc, #372]	; (8774 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    8600:	f008 f974 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8604:	2000      	movs	r0, #0
    8606:	e019      	b.n	863c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x238>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8608:	2500      	movs	r5, #0
    860a:	e01f      	b.n	864c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x248>
    FLATBUFFERS_ASSERT(i < size());
    860c:	4b57      	ldr	r3, [pc, #348]	; (876c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    860e:	4a5a      	ldr	r2, [pc, #360]	; (8778 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x374>)
    8610:	f44f 7183 	mov.w	r1, #262	; 0x106
    8614:	4857      	ldr	r0, [pc, #348]	; (8774 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    8616:	f008 f969 	bl	108ec <__assert_func>
        current->last_used = i;
    861a:	60c7      	str	r7, [r0, #12]
    for (size_t n = 0; n < op->inputs()->size(); ++n) {
    861c:	f10a 0a01 	add.w	sl, sl, #1
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_INPUTS);
    8620:	46c8      	mov	r8, r9
    return data_ - ReadScalar<soffset_t>(data_);
    8622:	4648      	mov	r0, r9
    8624:	f00a fdf0 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8628:	eba9 0500 	sub.w	r5, r9, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    862c:	4628      	mov	r0, r5
    862e:	f00a fdf1 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8632:	2806      	cmp	r0, #6
    8634:	d9e6      	bls.n	8604 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x200>
    8636:	1da8      	adds	r0, r5, #6
    8638:	f00a fdec 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    863c:	eb09 0500 	add.w	r5, r9, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8640:	2800      	cmp	r0, #0
    8642:	d0e1      	beq.n	8608 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x204>
    8644:	4628      	mov	r0, r5
    8646:	f00a fdd9 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    864a:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    864c:	6828      	ldr	r0, [r5, #0]
    864e:	f009 fbb6 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8652:	4582      	cmp	sl, r0
    8654:	d215      	bcs.n	8682 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x27e>
    8656:	6828      	ldr	r0, [r5, #0]
    8658:	f009 fbb1 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    865c:	4582      	cmp	sl, r0
    865e:	d2d5      	bcs.n	860c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x208>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8660:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    8662:	f855 002a 	ldr.w	r0, [r5, sl, lsl #2]
    8666:	f00a fdce 	bl	13206 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
      AllocationInfo* current = &info_[tensor_index];
    866a:	6823      	ldr	r3, [r4, #0]
    866c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    8670:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
      if (((current->last_used == -1) || (current->last_used < i))) {
    8674:	68c3      	ldr	r3, [r0, #12]
    8676:	f1b3 3fff 	cmp.w	r3, #4294967295
    867a:	d0ce      	beq.n	861a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x216>
    867c:	42bb      	cmp	r3, r7
    867e:	dacd      	bge.n	861c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x218>
    8680:	e7cb      	b.n	861a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x216>
    for (size_t n = 0; n < op->outputs()->size(); ++n) {
    8682:	f04f 0900 	mov.w	r9, #0
    8686:	e00d      	b.n	86a4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x2a0>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8688:	2000      	movs	r0, #0
    868a:	e019      	b.n	86c0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x2bc>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    868c:	2500      	movs	r5, #0
    868e:	e01f      	b.n	86d0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x2cc>
    FLATBUFFERS_ASSERT(i < size());
    8690:	4b36      	ldr	r3, [pc, #216]	; (876c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    8692:	4a39      	ldr	r2, [pc, #228]	; (8778 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x374>)
    8694:	f44f 7183 	mov.w	r1, #262	; 0x106
    8698:	4836      	ldr	r0, [pc, #216]	; (8774 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    869a:	f008 f927 	bl	108ec <__assert_func>
        current->first_created = i;
    869e:	6087      	str	r7, [r0, #8]
    for (size_t n = 0; n < op->outputs()->size(); ++n) {
    86a0:	f109 0901 	add.w	r9, r9, #1
    return data_ - ReadScalar<soffset_t>(data_);
    86a4:	4640      	mov	r0, r8
    86a6:	f00a fdaf 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    86aa:	eba8 0500 	sub.w	r5, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    86ae:	4628      	mov	r0, r5
    86b0:	f00a fdb0 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    86b4:	2808      	cmp	r0, #8
    86b6:	d9e7      	bls.n	8688 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x284>
    86b8:	f105 0008 	add.w	r0, r5, #8
    86bc:	f00a fdaa 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    86c0:	eb08 0500 	add.w	r5, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    86c4:	2800      	cmp	r0, #0
    86c6:	d0e1      	beq.n	868c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x288>
    86c8:	4628      	mov	r0, r5
    86ca:	f00a fd97 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    86ce:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    86d0:	6828      	ldr	r0, [r5, #0]
    86d2:	f009 fb74 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    86d6:	4581      	cmp	r9, r0
    86d8:	d215      	bcs.n	8706 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x302>
    86da:	6828      	ldr	r0, [r5, #0]
    86dc:	f009 fb6f 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    86e0:	4581      	cmp	r9, r0
    86e2:	d2d5      	bcs.n	8690 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x28c>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    86e4:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    86e6:	f855 0029 	ldr.w	r0, [r5, r9, lsl #2]
    86ea:	f00a fd8c 	bl	13206 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
      AllocationInfo* current = &info_[tensor_index];
    86ee:	6823      	ldr	r3, [r4, #0]
    86f0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    86f4:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
      if ((current->first_created == -1) || (current->first_created > i)) {
    86f8:	6883      	ldr	r3, [r0, #8]
    86fa:	f1b3 3fff 	cmp.w	r3, #4294967295
    86fe:	d0ce      	beq.n	869e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x29a>
    8700:	42bb      	cmp	r3, r7
    8702:	ddcd      	ble.n	86a0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x29c>
    8704:	e7cb      	b.n	869e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x29a>
  for (int i = (operators_size - 1); i >= 0; --i) {
    8706:	3f01      	subs	r7, #1
    8708:	2f00      	cmp	r7, #0
    870a:	db28      	blt.n	875e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x35a>
    return data_ - ReadScalar<soffset_t>(data_);
    870c:	4630      	mov	r0, r6
    870e:	f00a fd7b 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8712:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8714:	4628      	mov	r0, r5
    8716:	f00a fd7d 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    871a:	280a      	cmp	r0, #10
    871c:	f67f af66 	bls.w	85ec <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1e8>
    8720:	f105 000a 	add.w	r0, r5, #10
    8724:	f00a fd76 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8728:	eb06 0900 	add.w	r9, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    872c:	2800      	cmp	r0, #0
    872e:	f43f af5f 	beq.w	85f0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1ec>
    8732:	4648      	mov	r0, r9
    8734:	f00a fd62 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8738:	4481      	add	r9, r0
  uoffset_t size() const { return EndianScalar(length_); }
    873a:	f8d9 0000 	ldr.w	r0, [r9]
    873e:	f009 fb3e 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8742:	4287      	cmp	r7, r0
    8744:	f4bf af57 	bcs.w	85f6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1f2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8748:	f109 0904 	add.w	r9, r9, #4
    p += i * sizeof(uoffset_t);
    874c:	eb09 0987 	add.w	r9, r9, r7, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8750:	4648      	mov	r0, r9
    8752:	f00a fd53 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8756:	4481      	add	r9, r0
    for (size_t n = 0; n < op->inputs()->size(); ++n) {
    8758:	f04f 0a00 	mov.w	sl, #0
    875c:	e760      	b.n	8620 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x21c>
  return kTfLiteOk;
    875e:	2300      	movs	r3, #0
    8760:	9301      	str	r3, [sp, #4]
}
    8762:	9801      	ldr	r0, [sp, #4]
    8764:	b003      	add	sp, #12
    8766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    876a:	bf00      	nop
    876c:	00024e20 	.word	0x00024e20
    8770:	00025108 	.word	0x00025108
    8774:	00024eec 	.word	0x00024eec
    8778:	00024e2c 	.word	0x00024e2c
    877c:	00025c58 	.word	0x00025c58

00008780 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor>:
    ErrorReporter* error_reporter, TfLiteTensor* result) {
    8780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8784:	b083      	sub	sp, #12
    8786:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
    878a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  TFLITE_DCHECK(result != nullptr);
    878c:	b31d      	cbz	r5, 87d6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x56>
    878e:	4607      	mov	r7, r0
    8790:	4688      	mov	r8, r1
    8792:	4614      	mov	r4, r2
    8794:	469a      	mov	sl, r3
  *result = {};
    8796:	2240      	movs	r2, #64	; 0x40
    8798:	2100      	movs	r1, #0
    879a:	4628      	mov	r0, r5
    879c:	f00d fcb3 	bl	16106 <memset>
    return data_ - ReadScalar<soffset_t>(data_);
    87a0:	4620      	mov	r0, r4
    87a2:	f00a fd31 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    87a6:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    87a8:	4630      	mov	r0, r6
    87aa:	f00a fd33 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    87ae:	2806      	cmp	r0, #6
    87b0:	d913      	bls.n	87da <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x5a>
    87b2:	1db0      	adds	r0, r6, #6
    87b4:	f00a fd2e 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    87b8:	b188      	cbz	r0, 87de <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x5e>
    87ba:	4420      	add	r0, r4
    87bc:	f00a fd30 	bl	13220 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
    87c0:	464a      	mov	r2, r9
    87c2:	4629      	mov	r1, r5
    87c4:	b2c0      	uxtb	r0, r0
    87c6:	f001 f891 	bl	98ec <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
    87ca:	4606      	mov	r6, r0
    87cc:	b148      	cbz	r0, 87e2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x62>
}
    87ce:	4630      	mov	r0, r6
    87d0:	b003      	add	sp, #12
    87d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TFLITE_DCHECK(result != nullptr);
    87d6:	f00d fc70 	bl	160ba <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    87da:	2000      	movs	r0, #0
    87dc:	e7ec      	b.n	87b8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x38>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    87de:	2000      	movs	r0, #0
    87e0:	e7ee      	b.n	87c0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x40>
    return data_ - ReadScalar<soffset_t>(data_);
    87e2:	4620      	mov	r0, r4
    87e4:	f00a fd10 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    87e8:	eba4 0b00 	sub.w	fp, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    87ec:	4658      	mov	r0, fp
    87ee:	f00a fd11 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    87f2:	280e      	cmp	r0, #14
    87f4:	d93f      	bls.n	8876 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xf6>
    87f6:	f10b 000e 	add.w	r0, fp, #14
    87fa:	f00a fd0b 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    87fe:	b118      	cbz	r0, 8808 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x88>
    8800:	4420      	add	r0, r4
    8802:	f00a fdd0 	bl	133a6 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    8806:	4606      	mov	r6, r0
    return GetField<uint8_t>(VT_IS_VARIABLE, 0) != 0;
    8808:	3e00      	subs	r6, #0
    880a:	bf18      	it	ne
    880c:	2601      	movne	r6, #1
  result->is_variable = flatbuffer_tensor.is_variable();
    880e:	f885 602d 	strb.w	r6, [r5, #45]	; 0x2d
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
    8812:	4651      	mov	r1, sl
    8814:	4620      	mov	r0, r4
    8816:	f7ff faed 	bl	7df4 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>
    881a:	6068      	str	r0, [r5, #4]
  if (result->data.data == nullptr) {
    881c:	b368      	cbz	r0, 887a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xfa>
    result->allocation_type = kTfLiteMmapRo;
    881e:	2301      	movs	r3, #1
    8820:	752b      	strb	r3, [r5, #20]
  TF_LITE_ENSURE_STATUS(BytesRequiredForTensor(
    8822:	464b      	mov	r3, r9
    8824:	aa01      	add	r2, sp, #4
    8826:	f105 0118 	add.w	r1, r5, #24
    882a:	4620      	mov	r0, r4
    882c:	f7fd fe6a 	bl	6504 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE>
    8830:	4606      	mov	r6, r0
    8832:	2800      	cmp	r0, #0
    8834:	d1cb      	bne.n	87ce <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return data_ - ReadScalar<soffset_t>(data_);
    8836:	4620      	mov	r0, r4
    8838:	f00a fce6 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    883c:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8840:	4650      	mov	r0, sl
    8842:	f00a fce7 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8846:	2804      	cmp	r0, #4
    8848:	d91a      	bls.n	8880 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x100>
    884a:	f10a 0004 	add.w	r0, sl, #4
    884e:	f00a fce1 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8852:	eb04 0a00 	add.w	sl, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8856:	b1a8      	cbz	r0, 8884 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x104>
    8858:	4650      	mov	r0, sl
    885a:	f00a fccf 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    885e:	eb0a 0200 	add.w	r2, sl, r0
  if (flatbuffer_tensor.shape() == nullptr) {
    8862:	b18a      	cbz	r2, 8888 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x108>
    TF_LITE_ENSURE_STATUS(FlatBufferVectorToTfLiteTypeArray(
    8864:	f105 0308 	add.w	r3, r5, #8
    8868:	4649      	mov	r1, r9
    886a:	4638      	mov	r0, r7
    886c:	f00a ffd9 	bl	13822 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
    8870:	b160      	cbz	r0, 888c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x10c>
    8872:	4606      	mov	r6, r0
    8874:	e7ab      	b.n	87ce <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8876:	2000      	movs	r0, #0
    8878:	e7c1      	b.n	87fe <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x7e>
    result->allocation_type = kTfLiteArenaRw;
    887a:	2302      	movs	r3, #2
    887c:	752b      	strb	r3, [r5, #20]
    887e:	e7d0      	b.n	8822 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xa2>
    8880:	2000      	movs	r0, #0
    8882:	e7e6      	b.n	8852 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xd2>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8884:	2200      	movs	r2, #0
    8886:	e7ec      	b.n	8862 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xe2>
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
    8888:	4bb6      	ldr	r3, [pc, #728]	; (8b64 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e4>)
    888a:	60ab      	str	r3, [r5, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    888c:	4620      	mov	r0, r4
    888e:	f00a fcbb 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8892:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8896:	4650      	mov	r0, sl
    8898:	f00a fcbc 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    889c:	280c      	cmp	r0, #12
    889e:	d91a      	bls.n	88d6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x156>
    88a0:	f10a 000c 	add.w	r0, sl, #12
    88a4:	f00a fcb6 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    88a8:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    88aa:	b1b0      	cbz	r0, 88da <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x15a>
    88ac:	4620      	mov	r0, r4
    88ae:	f00a fca5 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    88b2:	4404      	add	r4, r0
      src_quantization->zero_point() &&
    88b4:	2c00      	cmp	r4, #0
    88b6:	d08a      	beq.n	87ce <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return GetPointer<const flatbuffers::Vector<float> *>(VT_SCALE);
    88b8:	46a2      	mov	sl, r4
    return data_ - ReadScalar<soffset_t>(data_);
    88ba:	4620      	mov	r0, r4
    88bc:	f00a fca4 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    88c0:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    88c2:	4620      	mov	r0, r4
    88c4:	f00a fca6 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    88c8:	2808      	cmp	r0, #8
    88ca:	d908      	bls.n	88de <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x15e>
    88cc:	f104 0008 	add.w	r0, r4, #8
    88d0:	f00a fca0 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    88d4:	e004      	b.n	88e0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x160>
    88d6:	2000      	movs	r0, #0
    88d8:	e7e6      	b.n	88a8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x128>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    88da:	2400      	movs	r4, #0
    88dc:	e7ea      	b.n	88b4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x134>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    88de:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    88e0:	eb0a 0400 	add.w	r4, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    88e4:	2800      	cmp	r0, #0
    88e6:	d060      	beq.n	89aa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x22a>
    88e8:	4620      	mov	r0, r4
    88ea:	f00a fc87 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    88ee:	4404      	add	r4, r0
  if (src_quantization && src_quantization->scale() &&
    88f0:	2c00      	cmp	r4, #0
    88f2:	f43f af6c 	beq.w	87ce <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
  uoffset_t size() const { return EndianScalar(length_); }
    88f6:	6820      	ldr	r0, [r4, #0]
    88f8:	f009 fa61 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    88fc:	2800      	cmp	r0, #0
    88fe:	f43f af66 	beq.w	87ce <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return data_ - ReadScalar<soffset_t>(data_);
    8902:	4650      	mov	r0, sl
    8904:	f00a fc80 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8908:	ebaa 0b00 	sub.w	fp, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    890c:	4658      	mov	r0, fp
    890e:	f00a fc81 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8912:	280a      	cmp	r0, #10
    8914:	d94b      	bls.n	89ae <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x22e>
    8916:	f10b 000a 	add.w	r0, fp, #10
    891a:	f00a fc7b 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    891e:	eb0a 0b00 	add.w	fp, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8922:	2800      	cmp	r0, #0
    8924:	d045      	beq.n	89b2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x232>
    8926:	4658      	mov	r0, fp
    8928:	f00a fc68 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    892c:	4458      	add	r0, fp
      (src_quantization->scale()->size() > 0) &&
    892e:	2800      	cmp	r0, #0
    8930:	f43f af4d 	beq.w	87ce <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
  uoffset_t size() const { return EndianScalar(length_); }
    8934:	6800      	ldr	r0, [r0, #0]
    8936:	f009 fa42 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      src_quantization->zero_point() &&
    893a:	2800      	cmp	r0, #0
    893c:	f43f af47 	beq.w	87ce <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    8940:	6820      	ldr	r0, [r4, #0]
    8942:	f009 fa3c 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8946:	b3b0      	cbz	r0, 89b6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x236>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    8948:	6860      	ldr	r0, [r4, #4]
    894a:	f00a fd32 	bl	133b2 <_ZN11flatbuffers12EndianScalarIfEET_S1_>
    result->params.scale = src_quantization->scale()->Get(0);
    894e:	60e8      	str	r0, [r5, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    8950:	4650      	mov	r0, sl
    8952:	f00a fc59 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8956:	ebaa 0400 	sub.w	r4, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    895a:	4620      	mov	r0, r4
    895c:	f00a fc5a 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8960:	280a      	cmp	r0, #10
    8962:	d92f      	bls.n	89c4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x244>
    8964:	f104 000a 	add.w	r0, r4, #10
    8968:	f00a fc54 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    896c:	eb0a 0400 	add.w	r4, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8970:	b350      	cbz	r0, 89c8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x248>
    8972:	4620      	mov	r0, r4
    8974:	f00a fc42 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8978:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    897a:	6820      	ldr	r0, [r4, #0]
    897c:	f009 fa1f 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8980:	b320      	cbz	r0, 89cc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x24c>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    8982:	e9d4 0101 	ldrd	r0, r1, [r4, #4]
    8986:	f00a fd13 	bl	133b0 <_ZN11flatbuffers12EndianScalarIxEET_S1_>
    result->params.zero_point =
    898a:	6128      	str	r0, [r5, #16]
    return data_ - ReadScalar<soffset_t>(data_);
    898c:	4650      	mov	r0, sl
    898e:	f00a fc3b 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8992:	ebaa 0400 	sub.w	r4, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8996:	4620      	mov	r0, r4
    8998:	f00a fc3c 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    899c:	2808      	cmp	r0, #8
    899e:	d91c      	bls.n	89da <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x25a>
    89a0:	f104 0008 	add.w	r0, r4, #8
    89a4:	f00a fc36 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    89a8:	e018      	b.n	89dc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x25c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    89aa:	2400      	movs	r4, #0
    89ac:	e7a0      	b.n	88f0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x170>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    89ae:	2000      	movs	r0, #0
    89b0:	e7b5      	b.n	891e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x19e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    89b2:	2000      	movs	r0, #0
    89b4:	e7bb      	b.n	892e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1ae>
    FLATBUFFERS_ASSERT(i < size());
    89b6:	4b6c      	ldr	r3, [pc, #432]	; (8b68 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e8>)
    89b8:	4a6c      	ldr	r2, [pc, #432]	; (8b6c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3ec>)
    89ba:	f44f 7183 	mov.w	r1, #262	; 0x106
    89be:	486c      	ldr	r0, [pc, #432]	; (8b70 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f0>)
    89c0:	f007 ff94 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    89c4:	2000      	movs	r0, #0
    89c6:	e7d1      	b.n	896c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1ec>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    89c8:	2400      	movs	r4, #0
    89ca:	e7d6      	b.n	897a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1fa>
    FLATBUFFERS_ASSERT(i < size());
    89cc:	4b66      	ldr	r3, [pc, #408]	; (8b68 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e8>)
    89ce:	4a69      	ldr	r2, [pc, #420]	; (8b74 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f4>)
    89d0:	f44f 7183 	mov.w	r1, #262	; 0x106
    89d4:	4866      	ldr	r0, [pc, #408]	; (8b70 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f0>)
    89d6:	f007 ff89 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    89da:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    89dc:	eb0a 0400 	add.w	r4, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    89e0:	b390      	cbz	r0, 8a48 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2c8>
    89e2:	4620      	mov	r0, r4
    89e4:	f00a fc0a 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    89e8:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    89ea:	6820      	ldr	r0, [r4, #0]
    89ec:	f009 f9e7 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    89f0:	4604      	mov	r4, r0
            ? reinterpret_cast<TfLiteAffineQuantization*>(
    89f2:	f1b8 0f00 	cmp.w	r8, #0
    89f6:	d029      	beq.n	8a4c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2cc>
                                          alignof(TfLiteAffineQuantization)))
    89f8:	683b      	ldr	r3, [r7, #0]
    89fa:	691b      	ldr	r3, [r3, #16]
                  allocator->AllocateTemp(sizeof(TfLiteAffineQuantization),
    89fc:	2204      	movs	r2, #4
    89fe:	210c      	movs	r1, #12
    8a00:	4638      	mov	r0, r7
    8a02:	4798      	blx	r3
    8a04:	4683      	mov	fp, r0
    if (quantization == nullptr) {
    8a06:	f1bb 0f00 	cmp.w	fp, #0
    8a0a:	d027      	beq.n	8a5c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2dc>
            ? reinterpret_cast<TfLiteIntArray*>(allocator->AllocateTemp(
    8a0c:	f1b8 0f00 	cmp.w	r8, #0
    8a10:	d02a      	beq.n	8a68 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2e8>
                  alignof(TfLiteIntArray)))
    8a12:	683b      	ldr	r3, [r7, #0]
    8a14:	691e      	ldr	r6, [r3, #16]
                  TfLiteIntArrayGetSizeInBytes(channels),
    8a16:	4620      	mov	r0, r4
    8a18:	f00b f895 	bl	13b46 <TfLiteIntArrayGetSizeInBytes>
    8a1c:	4601      	mov	r1, r0
            ? reinterpret_cast<TfLiteIntArray*>(allocator->AllocateTemp(
    8a1e:	2204      	movs	r2, #4
    8a20:	4638      	mov	r0, r7
    8a22:	47b0      	blx	r6
    quantization->zero_point =
    8a24:	f8cb 0004 	str.w	r0, [fp, #4]
    if (quantization->zero_point == nullptr) {
    8a28:	b340      	cbz	r0, 8a7c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2fc>
    return data_ - ReadScalar<soffset_t>(data_);
    8a2a:	4650      	mov	r0, sl
    8a2c:	f00a fbec 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8a30:	ebaa 0600 	sub.w	r6, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8a34:	4630      	mov	r0, r6
    8a36:	f00a fbed 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8a3a:	2808      	cmp	r0, #8
    8a3c:	d924      	bls.n	8a88 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x308>
    8a3e:	f106 0008 	add.w	r0, r6, #8
    8a42:	f00a fbe7 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8a46:	e020      	b.n	8a8a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x30a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8a48:	2400      	movs	r4, #0
    8a4a:	e7ce      	b.n	89ea <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x26a>
                      alignof(TfLiteAffineQuantization)));
    8a4c:	683b      	ldr	r3, [r7, #0]
    8a4e:	68db      	ldr	r3, [r3, #12]
                  allocator->AllocateFromTail(
    8a50:	2204      	movs	r2, #4
    8a52:	210c      	movs	r1, #12
    8a54:	4638      	mov	r0, r7
    8a56:	4798      	blx	r3
    8a58:	4683      	mov	fp, r0
    8a5a:	e7d4      	b.n	8a06 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x286>
      TF_LITE_REPORT_ERROR(error_reporter,
    8a5c:	4946      	ldr	r1, [pc, #280]	; (8b78 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f8>)
    8a5e:	4648      	mov	r0, r9
    8a60:	f00b f915 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    8a64:	2601      	movs	r6, #1
    8a66:	e6b2      	b.n	87ce <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
                  alignof(TfLiteIntArray)));
    8a68:	683b      	ldr	r3, [r7, #0]
    8a6a:	68de      	ldr	r6, [r3, #12]
                  TfLiteIntArrayGetSizeInBytes(channels),
    8a6c:	4620      	mov	r0, r4
    8a6e:	f00b f86a 	bl	13b46 <TfLiteIntArrayGetSizeInBytes>
    8a72:	4601      	mov	r1, r0
            : reinterpret_cast<TfLiteIntArray*>(allocator->AllocateFromTail(
    8a74:	2204      	movs	r2, #4
    8a76:	4638      	mov	r0, r7
    8a78:	47b0      	blx	r6
    8a7a:	e7d3      	b.n	8a24 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2a4>
      TF_LITE_REPORT_ERROR(error_reporter,
    8a7c:	493f      	ldr	r1, [pc, #252]	; (8b7c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3fc>)
    8a7e:	4648      	mov	r0, r9
    8a80:	f00b f905 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    8a84:	2601      	movs	r6, #1
    8a86:	e6a2      	b.n	87ce <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8a88:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8a8a:	eb0a 0600 	add.w	r6, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8a8e:	b1b0      	cbz	r0, 8abe <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x33e>
    8a90:	4630      	mov	r0, r6
    8a92:	f00a fbb3 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8a96:	1832      	adds	r2, r6, r0
    TF_LITE_ENSURE_STATUS(FlatBufferVectorToTfLiteTypeArray(
    8a98:	465b      	mov	r3, fp
    8a9a:	4649      	mov	r1, r9
    8a9c:	4638      	mov	r0, r7
    8a9e:	f00a fed2 	bl	13846 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
    8aa2:	4606      	mov	r6, r0
    8aa4:	2800      	cmp	r0, #0
    8aa6:	f47f ae92 	bne.w	87ce <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    quantization->zero_point->size = channels;
    8aaa:	f8db 3004 	ldr.w	r3, [fp, #4]
    8aae:	601c      	str	r4, [r3, #0]
    int* zero_point_data = quantization->zero_point->data;
    8ab0:	f8db 3004 	ldr.w	r3, [fp, #4]
    8ab4:	f103 0904 	add.w	r9, r3, #4
    for (int i = 0; i < channels; i++) {
    8ab8:	f04f 0800 	mov.w	r8, #0
    8abc:	e019      	b.n	8af2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x372>
    8abe:	2200      	movs	r2, #0
    8ac0:	e7ea      	b.n	8a98 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x318>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8ac2:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8ac4:	eb0a 0700 	add.w	r7, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8ac8:	b320      	cbz	r0, 8b14 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x394>
    8aca:	4638      	mov	r0, r7
    8acc:	f00a fb96 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8ad0:	4407      	add	r7, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8ad2:	6838      	ldr	r0, [r7, #0]
    8ad4:	f009 f973 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8ad8:	4580      	cmp	r8, r0
    8ada:	d21d      	bcs.n	8b18 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x398>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8adc:	3704      	adds	r7, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    8ade:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
    8ae2:	e9d7 0100 	ldrd	r0, r1, [r7]
    8ae6:	f00a fc63 	bl	133b0 <_ZN11flatbuffers12EndianScalarIxEET_S1_>
      zero_point_data[i] = src_quantization->zero_point()->Get(i);
    8aea:	f849 0028 	str.w	r0, [r9, r8, lsl #2]
    for (int i = 0; i < channels; i++) {
    8aee:	f108 0801 	add.w	r8, r8, #1
    8af2:	45a0      	cmp	r8, r4
    8af4:	da17      	bge.n	8b26 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3a6>
    return data_ - ReadScalar<soffset_t>(data_);
    8af6:	4650      	mov	r0, sl
    8af8:	f00a fb86 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8afc:	ebaa 0700 	sub.w	r7, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8b00:	4638      	mov	r0, r7
    8b02:	f00a fb87 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8b06:	280a      	cmp	r0, #10
    8b08:	d9db      	bls.n	8ac2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x342>
    8b0a:	f107 000a 	add.w	r0, r7, #10
    8b0e:	f00a fb81 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8b12:	e7d7      	b.n	8ac4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x344>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8b14:	2700      	movs	r7, #0
    8b16:	e7dc      	b.n	8ad2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x352>
    FLATBUFFERS_ASSERT(i < size());
    8b18:	4b13      	ldr	r3, [pc, #76]	; (8b68 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e8>)
    8b1a:	4a16      	ldr	r2, [pc, #88]	; (8b74 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f4>)
    8b1c:	f44f 7183 	mov.w	r1, #262	; 0x106
    8b20:	4813      	ldr	r0, [pc, #76]	; (8b70 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f0>)
    8b22:	f007 fee3 	bl	108ec <__assert_func>
    return data_ - ReadScalar<soffset_t>(data_);
    8b26:	4650      	mov	r0, sl
    8b28:	f00a fb6e 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8b2c:	ebaa 0400 	sub.w	r4, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8b30:	4620      	mov	r0, r4
    8b32:	f00a fb6f 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8b36:	2810      	cmp	r0, #16
    8b38:	d90f      	bls.n	8b5a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3da>
    8b3a:	f104 0010 	add.w	r0, r4, #16
    8b3e:	f00a fb69 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8b42:	b160      	cbz	r0, 8b5e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3de>
    8b44:	4450      	add	r0, sl
    8b46:	f00a fb5f 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    quantization->quantized_dimension = src_quantization->quantized_dimension();
    8b4a:	f8cb 0008 	str.w	r0, [fp, #8]
    result->quantization = {kTfLiteAffineQuantization, quantization};
    8b4e:	2301      	movs	r3, #1
    8b50:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
    8b54:	f8c5 b034 	str.w	fp, [r5, #52]	; 0x34
    8b58:	e639      	b.n	87ce <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8b5a:	2000      	movs	r0, #0
    8b5c:	e7f1      	b.n	8b42 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3c2>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8b5e:	2000      	movs	r0, #0
    8b60:	e7f3      	b.n	8b4a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3ca>
    8b62:	bf00      	nop
    8b64:	00026754 	.word	0x00026754
    8b68:	00024e20 	.word	0x00024e20
    8b6c:	000264b0 	.word	0x000264b0
    8b70:	00024eec 	.word	0x00024eec
    8b74:	000251fc 	.word	0x000251fc
    8b78:	00026574 	.word	0x00026574
    8b7c:	000265a4 	.word	0x000265a4

00008b80 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib>:
      sizeof(TfLiteTensor), alignof(TfLiteTensor)));
}

TfLiteStatus MicroAllocator::PopulateTfLiteTensorFromFlatbuffer(
    const Model* model, TfLiteTensor* tensor, int tensor_index,
    int subgraph_idx, bool allocate_temp) {
    8b80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    8b84:	b082      	sub	sp, #8
    8b86:	4607      	mov	r7, r0
    8b88:	460e      	mov	r6, r1
    8b8a:	4690      	mov	r8, r2
    8b8c:	469a      	mov	sl, r3
    8b8e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  // TODO(b/162311891): This method serves as a stub to ensure quantized
  // allocations in the tail can be recorded. Once the interpreter has APIs for
  // accessing buffers on TfLiteEvalTensor this method can be dropped.
  return internal::InitializeTfLiteTensorFromFlatbuffer(
    8b90:	f8d0 9004 	ldr.w	r9, [r0, #4]
    return data_ - ReadScalar<soffset_t>(data_);
    8b94:	4608      	mov	r0, r1
    8b96:	f00a fb37 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8b9a:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8b9c:	4628      	mov	r0, r5
    8b9e:	f00a fb39 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8ba2:	2808      	cmp	r0, #8
    8ba4:	d941      	bls.n	8c2a <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xaa>
    8ba6:	f105 0008 	add.w	r0, r5, #8
    8baa:	f00a fb33 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8bae:	1835      	adds	r5, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8bb0:	b3e8      	cbz	r0, 8c2e <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xae>
    8bb2:	4628      	mov	r0, r5
    8bb4:	f00a fb22 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8bb8:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8bba:	6828      	ldr	r0, [r5, #0]
    8bbc:	f009 f8ff 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8bc0:	4284      	cmp	r4, r0
    8bc2:	d236      	bcs.n	8c32 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xb2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8bc4:	3504      	adds	r5, #4
    p += i * sizeof(uoffset_t);
    8bc6:	eb05 0484 	add.w	r4, r5, r4, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8bca:	4620      	mov	r0, r4
    8bcc:	f00a fb16 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8bd0:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8bd2:	4620      	mov	r0, r4
    8bd4:	f00a fb18 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8bd8:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8bda:	4628      	mov	r0, r5
    8bdc:	f00a fb1a 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8be0:	2804      	cmp	r0, #4
    8be2:	d92d      	bls.n	8c40 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc0>
    8be4:	1d28      	adds	r0, r5, #4
    8be6:	f00a fb15 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8bea:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8bec:	b350      	cbz	r0, 8c44 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc4>
    8bee:	4620      	mov	r0, r4
    8bf0:	f00a fb04 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8bf4:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8bf6:	6820      	ldr	r0, [r4, #0]
    8bf8:	f009 f8e1 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8bfc:	4582      	cmp	sl, r0
    8bfe:	d223      	bcs.n	8c48 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc8>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8c00:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8c02:	eb04 048a 	add.w	r4, r4, sl, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8c06:	4620      	mov	r0, r4
    8c08:	f00a faf8 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8c0c:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8c0e:	4630      	mov	r0, r6
    8c10:	f00a fafa 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8c14:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8c16:	4628      	mov	r0, r5
    8c18:	f00a fafc 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8c1c:	280c      	cmp	r0, #12
    8c1e:	d91a      	bls.n	8c56 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xd6>
    8c20:	f105 000c 	add.w	r0, r5, #12
    8c24:	f00a faf6 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8c28:	e016      	b.n	8c58 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xd8>
    8c2a:	2000      	movs	r0, #0
    8c2c:	e7bf      	b.n	8bae <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x2e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8c2e:	2500      	movs	r5, #0
    8c30:	e7c3      	b.n	8bba <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    8c32:	4b14      	ldr	r3, [pc, #80]	; (8c84 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x104>)
    8c34:	4a14      	ldr	r2, [pc, #80]	; (8c88 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x108>)
    8c36:	f44f 7183 	mov.w	r1, #262	; 0x106
    8c3a:	4814      	ldr	r0, [pc, #80]	; (8c8c <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x10c>)
    8c3c:	f007 fe56 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8c40:	2000      	movs	r0, #0
    8c42:	e7d2      	b.n	8bea <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x6a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8c44:	2400      	movs	r4, #0
    8c46:	e7d6      	b.n	8bf6 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x76>
    FLATBUFFERS_ASSERT(i < size());
    8c48:	4b0e      	ldr	r3, [pc, #56]	; (8c84 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x104>)
    8c4a:	4a11      	ldr	r2, [pc, #68]	; (8c90 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x110>)
    8c4c:	f44f 7183 	mov.w	r1, #262	; 0x106
    8c50:	480e      	ldr	r0, [pc, #56]	; (8c8c <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x10c>)
    8c52:	f007 fe4b 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8c56:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8c58:	4406      	add	r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8c5a:	b180      	cbz	r0, 8c7e <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xfe>
    8c5c:	4630      	mov	r0, r6
    8c5e:	f00a facd 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8c62:	1833      	adds	r3, r6, r0
    8c64:	f8cd 8004 	str.w	r8, [sp, #4]
    8c68:	68fa      	ldr	r2, [r7, #12]
    8c6a:	9200      	str	r2, [sp, #0]
    8c6c:	4622      	mov	r2, r4
    8c6e:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
    8c72:	4648      	mov	r0, r9
    8c74:	f7ff fd84 	bl	8780 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor>
      memory_allocator_, allocate_temp,
      *model->subgraphs()->Get(subgraph_idx)->tensors()->Get(tensor_index),
      model->buffers(), error_reporter_, tensor);
}
    8c78:	b002      	add	sp, #8
    8c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    8c7e:	2300      	movs	r3, #0
    8c80:	e7f0      	b.n	8c64 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xe4>
    8c82:	bf00      	nop
    8c84:	00024e20 	.word	0x00024e20
    8c88:	00024f70 	.word	0x00024f70
    8c8c:	00024eec 	.word	0x00024eec
    8c90:	00025108 	.word	0x00025108

00008c94 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor>:
    ErrorReporter* error_reporter, TfLiteEvalTensor* result) {
    8c94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8c98:	4680      	mov	r8, r0
    8c9a:	460c      	mov	r4, r1
    8c9c:	4691      	mov	r9, r2
    8c9e:	461f      	mov	r7, r3
    8ca0:	9d08      	ldr	r5, [sp, #32]
  *result = {};
    8ca2:	2300      	movs	r3, #0
    8ca4:	602b      	str	r3, [r5, #0]
    8ca6:	606b      	str	r3, [r5, #4]
    8ca8:	60ab      	str	r3, [r5, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    8caa:	4608      	mov	r0, r1
    8cac:	f00a faac 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8cb0:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8cb2:	4630      	mov	r0, r6
    8cb4:	f00a faae 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8cb8:	2806      	cmp	r0, #6
    8cba:	d911      	bls.n	8ce0 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x4c>
    8cbc:	1db0      	adds	r0, r6, #6
    8cbe:	f00a faa9 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8cc2:	b178      	cbz	r0, 8ce4 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x50>
    8cc4:	4420      	add	r0, r4
    8cc6:	f00a faab 	bl	13220 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
    8cca:	463a      	mov	r2, r7
    8ccc:	f105 0108 	add.w	r1, r5, #8
    8cd0:	b2c0      	uxtb	r0, r0
    8cd2:	f000 fe0b 	bl	98ec <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
    8cd6:	4606      	mov	r6, r0
    8cd8:	b130      	cbz	r0, 8ce8 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x54>
}
    8cda:	4630      	mov	r0, r6
    8cdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8ce0:	2000      	movs	r0, #0
    8ce2:	e7ee      	b.n	8cc2 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x2e>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8ce4:	2000      	movs	r0, #0
    8ce6:	e7f0      	b.n	8cca <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x36>
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
    8ce8:	4649      	mov	r1, r9
    8cea:	4620      	mov	r0, r4
    8cec:	f7ff f882 	bl	7df4 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>
    8cf0:	6028      	str	r0, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    8cf2:	4620      	mov	r0, r4
    8cf4:	f00a fa88 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8cf8:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8cfc:	4648      	mov	r0, r9
    8cfe:	f00a fa89 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8d02:	2804      	cmp	r0, #4
    8d04:	d911      	bls.n	8d2a <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x96>
    8d06:	f109 0004 	add.w	r0, r9, #4
    8d0a:	f00a fa83 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8d0e:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8d10:	b168      	cbz	r0, 8d2e <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x9a>
    8d12:	4620      	mov	r0, r4
    8d14:	f00a fa72 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8d18:	1822      	adds	r2, r4, r0
  if (flatbuffer_tensor.shape() == nullptr) {
    8d1a:	b152      	cbz	r2, 8d32 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x9e>
    TF_LITE_ENSURE_STATUS(FlatBufferVectorToTfLiteTypeArray(
    8d1c:	1d2b      	adds	r3, r5, #4
    8d1e:	4639      	mov	r1, r7
    8d20:	4640      	mov	r0, r8
    8d22:	f00a fd7e 	bl	13822 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
    8d26:	4606      	mov	r6, r0
    8d28:	e7d7      	b.n	8cda <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x46>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8d2a:	2000      	movs	r0, #0
    8d2c:	e7ef      	b.n	8d0e <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x7a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8d2e:	2200      	movs	r2, #0
    8d30:	e7f3      	b.n	8d1a <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x86>
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
    8d32:	4b01      	ldr	r3, [pc, #4]	; (8d38 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0xa4>)
    8d34:	606b      	str	r3, [r5, #4]
    8d36:	e7d0      	b.n	8cda <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x46>
    8d38:	00026754 	.word	0x00026754

00008d3c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:
    const Model* model, SubgraphAllocations* subgraph_allocations) {
    8d3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8d40:	b087      	sub	sp, #28
    8d42:	9104      	str	r1, [sp, #16]
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    8d44:	9205      	str	r2, [sp, #20]
    8d46:	b192      	cbz	r2, 8d6e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x32>
    8d48:	4683      	mov	fp, r0
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    8d4a:	2300      	movs	r3, #0
    8d4c:	9303      	str	r3, [sp, #12]
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::SubGraph>> *>(VT_SUBGRAPHS);
    8d4e:	9c04      	ldr	r4, [sp, #16]
    8d50:	46a0      	mov	r8, r4
    return data_ - ReadScalar<soffset_t>(data_);
    8d52:	4620      	mov	r0, r4
    8d54:	f00a fa58 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8d58:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8d5a:	4620      	mov	r0, r4
    8d5c:	f00a fa5a 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8d60:	2808      	cmp	r0, #8
    8d62:	d906      	bls.n	8d72 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x36>
    8d64:	f104 0008 	add.w	r0, r4, #8
    8d68:	f00a fa54 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8d6c:	e002      	b.n	8d74 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x38>
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    8d6e:	f00d f9a4 	bl	160ba <abort>
    8d72:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8d74:	9b04      	ldr	r3, [sp, #16]
    8d76:	181c      	adds	r4, r3, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8d78:	2800      	cmp	r0, #0
    8d7a:	d03d      	beq.n	8df8 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xbc>
    8d7c:	4620      	mov	r0, r4
    8d7e:	f00a fa3d 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8d82:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8d84:	6820      	ldr	r0, [r4, #0]
    8d86:	f009 f81a 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    8d8a:	9d03      	ldr	r5, [sp, #12]
    8d8c:	4285      	cmp	r5, r0
    8d8e:	f080 80b3 	bcs.w	8ef8 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1bc>
    8d92:	6820      	ldr	r0, [r4, #0]
    8d94:	f009 f813 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8d98:	4285      	cmp	r5, r0
    8d9a:	d22f      	bcs.n	8dfc <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xc0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8d9c:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8d9e:	9b03      	ldr	r3, [sp, #12]
    8da0:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8da4:	4620      	mov	r0, r4
    8da6:	f00a fa29 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    TFLITE_DCHECK(subgraph != nullptr);
    8daa:	1824      	adds	r4, r4, r0
    8dac:	d02d      	beq.n	8e0a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xce>
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::Tensor>> *>(VT_TENSORS);
    8dae:	4627      	mov	r7, r4
    return data_ - ReadScalar<soffset_t>(data_);
    8db0:	4620      	mov	r0, r4
    8db2:	f00a fa29 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8db6:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8db8:	4628      	mov	r0, r5
    8dba:	f00a fa2b 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8dbe:	2804      	cmp	r0, #4
    8dc0:	d925      	bls.n	8e0e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xd2>
    8dc2:	1d28      	adds	r0, r5, #4
    8dc4:	f00a fa26 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8dc8:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8dca:	b310      	cbz	r0, 8e12 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xd6>
    8dcc:	4620      	mov	r0, r4
    8dce:	f00a fa15 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8dd2:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8dd4:	6820      	ldr	r0, [r4, #0]
    8dd6:	f008 fff2 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8dda:	4682      	mov	sl, r0
        reinterpret_cast<TfLiteEvalTensor*>(memory_allocator_->AllocateFromTail(
    8ddc:	f8db 0004 	ldr.w	r0, [fp, #4]
            sizeof(TfLiteEvalTensor) * alloc_count, alignof(TfLiteEvalTensor)));
    8de0:	6803      	ldr	r3, [r0, #0]
    8de2:	68db      	ldr	r3, [r3, #12]
        reinterpret_cast<TfLiteEvalTensor*>(memory_allocator_->AllocateFromTail(
    8de4:	eb0a 014a 	add.w	r1, sl, sl, lsl #1
    8de8:	0089      	lsls	r1, r1, #2
    8dea:	460c      	mov	r4, r1
    8dec:	2204      	movs	r2, #4
    8dee:	4798      	blx	r3
    if (tensors == nullptr) {
    8df0:	9002      	str	r0, [sp, #8]
    8df2:	b180      	cbz	r0, 8e16 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xda>
    for (size_t i = 0; i < alloc_count; ++i) {
    8df4:	2500      	movs	r5, #0
    8df6:	e038      	b.n	8e6a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x12e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8df8:	2400      	movs	r4, #0
    8dfa:	e7c3      	b.n	8d84 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x48>
    FLATBUFFERS_ASSERT(i < size());
    8dfc:	4b3f      	ldr	r3, [pc, #252]	; (8efc <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c0>)
    8dfe:	4a40      	ldr	r2, [pc, #256]	; (8f00 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c4>)
    8e00:	f44f 7183 	mov.w	r1, #262	; 0x106
    8e04:	483f      	ldr	r0, [pc, #252]	; (8f04 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c8>)
    8e06:	f007 fd71 	bl	108ec <__assert_func>
    TFLITE_DCHECK(subgraph != nullptr);
    8e0a:	f00d f956 	bl	160ba <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8e0e:	2000      	movs	r0, #0
    8e10:	e7da      	b.n	8dc8 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x8c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8e12:	2400      	movs	r4, #0
    8e14:	e7de      	b.n	8dd4 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x98>
      TF_LITE_REPORT_ERROR(
    8e16:	4622      	mov	r2, r4
    8e18:	493b      	ldr	r1, [pc, #236]	; (8f08 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1cc>)
    8e1a:	f8db 000c 	ldr.w	r0, [fp, #12]
    8e1e:	f00a ff36 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    8e22:	2001      	movs	r0, #1
    8e24:	e05c      	b.n	8ee0 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1a4>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8e26:	2000      	movs	r0, #0
    8e28:	e02f      	b.n	8e8a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x14e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8e2a:	2400      	movs	r4, #0
    8e2c:	e034      	b.n	8e98 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x15c>
    FLATBUFFERS_ASSERT(i < size());
    8e2e:	4b33      	ldr	r3, [pc, #204]	; (8efc <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c0>)
    8e30:	4a36      	ldr	r2, [pc, #216]	; (8f0c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1d0>)
    8e32:	f44f 7183 	mov.w	r1, #262	; 0x106
    8e36:	4833      	ldr	r0, [pc, #204]	; (8f04 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c8>)
    8e38:	f007 fd58 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8e3c:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8e3e:	eb08 0600 	add.w	r6, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8e42:	2800      	cmp	r0, #0
    8e44:	d043      	beq.n	8ece <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x192>
    8e46:	4630      	mov	r0, r6
    8e48:	f00a f9d8 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8e4c:	1832      	adds	r2, r6, r0
          error_reporter_, &tensors[i]);
    8e4e:	eb05 0345 	add.w	r3, r5, r5, lsl #1
      TfLiteStatus status = internal::InitializeTfLiteEvalTensorFromFlatbuffer(
    8e52:	9902      	ldr	r1, [sp, #8]
    8e54:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    8e58:	9300      	str	r3, [sp, #0]
    8e5a:	f8db 300c 	ldr.w	r3, [fp, #12]
    8e5e:	4621      	mov	r1, r4
    8e60:	4648      	mov	r0, r9
    8e62:	f7ff ff17 	bl	8c94 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor>
      if (status != kTfLiteOk) {
    8e66:	bba0      	cbnz	r0, 8ed2 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x196>
    for (size_t i = 0; i < alloc_count; ++i) {
    8e68:	3501      	adds	r5, #1
    8e6a:	4555      	cmp	r5, sl
    8e6c:	d23b      	bcs.n	8ee6 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1aa>
      TfLiteStatus status = internal::InitializeTfLiteEvalTensorFromFlatbuffer(
    8e6e:	f8db 9004 	ldr.w	r9, [fp, #4]
    return data_ - ReadScalar<soffset_t>(data_);
    8e72:	4638      	mov	r0, r7
    8e74:	f00a f9c8 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8e78:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8e7a:	4620      	mov	r0, r4
    8e7c:	f00a f9ca 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8e80:	2804      	cmp	r0, #4
    8e82:	d9d0      	bls.n	8e26 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xea>
    8e84:	1d20      	adds	r0, r4, #4
    8e86:	f00a f9c5 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8e8a:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8e8c:	2800      	cmp	r0, #0
    8e8e:	d0cc      	beq.n	8e2a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xee>
    8e90:	4620      	mov	r0, r4
    8e92:	f00a f9b3 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8e96:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8e98:	6820      	ldr	r0, [r4, #0]
    8e9a:	f008 ff90 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8e9e:	4285      	cmp	r5, r0
    8ea0:	d2c5      	bcs.n	8e2e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xf2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8ea2:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8ea4:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8ea8:	4620      	mov	r0, r4
    8eaa:	f00a f9a7 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8eae:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8eb0:	4640      	mov	r0, r8
    8eb2:	f00a f9a9 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8eb6:	eba8 0600 	sub.w	r6, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8eba:	4630      	mov	r0, r6
    8ebc:	f00a f9aa 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8ec0:	280c      	cmp	r0, #12
    8ec2:	d9bb      	bls.n	8e3c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x100>
    8ec4:	f106 000c 	add.w	r0, r6, #12
    8ec8:	f00a f9a4 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8ecc:	e7b7      	b.n	8e3e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x102>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8ece:	2200      	movs	r2, #0
    8ed0:	e7bd      	b.n	8e4e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x112>
        TF_LITE_REPORT_ERROR(error_reporter_, "Failed to initialize tensor %d",
    8ed2:	462a      	mov	r2, r5
    8ed4:	490e      	ldr	r1, [pc, #56]	; (8f10 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1d4>)
    8ed6:	f8db 000c 	ldr.w	r0, [fp, #12]
    8eda:	f00a fed8 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
        return kTfLiteError;
    8ede:	2001      	movs	r0, #1
}
    8ee0:	b007      	add	sp, #28
    8ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    subgraph_allocations[subgraph_idx].tensors = tensors;
    8ee6:	9b05      	ldr	r3, [sp, #20]
    8ee8:	9a03      	ldr	r2, [sp, #12]
    8eea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    8eee:	9902      	ldr	r1, [sp, #8]
    8ef0:	6059      	str	r1, [r3, #4]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    8ef2:	1c53      	adds	r3, r2, #1
    8ef4:	9303      	str	r3, [sp, #12]
    8ef6:	e72a      	b.n	8d4e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x12>
  return kTfLiteOk;
    8ef8:	2000      	movs	r0, #0
    8efa:	e7f1      	b.n	8ee0 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1a4>
    8efc:	00024e20 	.word	0x00024e20
    8f00:	00024f70 	.word	0x00024f70
    8f04:	00024eec 	.word	0x00024eec
    8f08:	000265d4 	.word	0x000265d4
    8f0c:	00025108 	.word	0x00025108
    8f10:	0002661c 	.word	0x0002661c

00008f14 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi>:
  return error_reporter_;
}

TfLiteStatus MicroAllocator::CommitStaticMemoryPlan(
    const Model* model, TfLiteEvalTensor* eval_tensors,
    ScratchBufferHandle* scratch_buffer_handles, int subgraph_idx) {
    8f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8f18:	b093      	sub	sp, #76	; 0x4c
    8f1a:	4606      	mov	r6, r0
    8f1c:	460f      	mov	r7, r1
    8f1e:	4690      	mov	r8, r2
    8f20:	4699      	mov	r9, r3
    8f22:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    return data_ - ReadScalar<soffset_t>(data_);
    8f26:	4608      	mov	r0, r1
    8f28:	f00a f96e 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8f2c:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8f2e:	4620      	mov	r0, r4
    8f30:	f00a f970 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8f34:	2808      	cmp	r0, #8
    8f36:	d948      	bls.n	8fca <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xb6>
    8f38:	f104 0008 	add.w	r0, r4, #8
    8f3c:	f00a f96a 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8f40:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8f42:	2800      	cmp	r0, #0
    8f44:	d043      	beq.n	8fce <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xba>
    8f46:	4620      	mov	r0, r4
    8f48:	f00a f958 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8f4c:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8f4e:	6820      	ldr	r0, [r4, #0]
    8f50:	f008 ff35 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8f54:	4582      	cmp	sl, r0
    8f56:	d23c      	bcs.n	8fd2 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xbe>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8f58:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8f5a:	eb04 048a 	add.w	r4, r4, sl, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8f5e:	4620      	mov	r0, r4
    8f60:	f00a f94c 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8f64:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8f66:	4620      	mov	r0, r4
    8f68:	f00a f94e 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8f6c:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8f6e:	4628      	mov	r0, r5
    8f70:	f00a f950 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8f74:	2804      	cmp	r0, #4
    8f76:	d933      	bls.n	8fe0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xcc>
    8f78:	1d28      	adds	r0, r5, #4
    8f7a:	f00a f94b 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8f7e:	1825      	adds	r5, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8f80:	b380      	cbz	r0, 8fe4 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xd0>
    8f82:	4628      	mov	r0, r5
    8f84:	f00a f93a 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8f88:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8f8a:	6828      	ldr	r0, [r5, #0]
    8f8c:	f008 ff17 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  // allocated from the temp section and cleaned up at the bottom of this
  // function.

  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
  size_t allocation_info_count =
      subgraph->tensors()->size() + scratch_buffer_request_count_;
    8f90:	6973      	ldr	r3, [r6, #20]
    8f92:	18c5      	adds	r5, r0, r3
  size_t bytes = sizeof(AllocationInfo) * allocation_info_count;
    8f94:	eb05 0a45 	add.w	sl, r5, r5, lsl #1
    8f98:	ea4f 0aca 	mov.w	sl, sl, lsl #3

  // Allocate an array of AllocationInfo structs from the temp section. This
  // struct will be used by AllocationInfoBuilder to find buffer usage.
  AllocationInfo* allocation_info = reinterpret_cast<AllocationInfo*>(
      memory_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
    8f9c:	6870      	ldr	r0, [r6, #4]
    8f9e:	6803      	ldr	r3, [r0, #0]
    8fa0:	691b      	ldr	r3, [r3, #16]
    8fa2:	2204      	movs	r2, #4
    8fa4:	4651      	mov	r1, sl
    8fa6:	4798      	blx	r3
  if (allocation_info == nullptr) {
    8fa8:	4683      	mov	fp, r0
    8faa:	b1e8      	cbz	r0, 8fe8 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xd4>
    return data_ - ReadScalar<soffset_t>(data_);
    8fac:	4620      	mov	r0, r4
    8fae:	f00a f92b 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8fb2:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8fb6:	4650      	mov	r0, sl
    8fb8:	f00a f92c 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8fbc:	2804      	cmp	r0, #4
    8fbe:	d91a      	bls.n	8ff6 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xe2>
    8fc0:	f10a 0004 	add.w	r0, sl, #4
    8fc4:	f00a f926 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8fc8:	e016      	b.n	8ff8 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xe4>
    8fca:	2000      	movs	r0, #0
    8fcc:	e7b8      	b.n	8f40 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x2c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8fce:	2400      	movs	r4, #0
    8fd0:	e7bd      	b.n	8f4e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    8fd2:	4b55      	ldr	r3, [pc, #340]	; (9128 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x214>)
    8fd4:	4a55      	ldr	r2, [pc, #340]	; (912c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x218>)
    8fd6:	f44f 7183 	mov.w	r1, #262	; 0x106
    8fda:	4855      	ldr	r0, [pc, #340]	; (9130 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x21c>)
    8fdc:	f007 fc86 	bl	108ec <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8fe0:	2000      	movs	r0, #0
    8fe2:	e7cc      	b.n	8f7e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x6a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8fe4:	2500      	movs	r5, #0
    8fe6:	e7d0      	b.n	8f8a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x76>
    TF_LITE_REPORT_ERROR(
    8fe8:	4652      	mov	r2, sl
    8fea:	4952      	ldr	r1, [pc, #328]	; (9134 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x220>)
    8fec:	68f0      	ldr	r0, [r6, #12]
    8fee:	f00a fe4e 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Failed to allocate memory for allocation_info, %d bytes required",
        bytes);
    return kTfLiteError;
    8ff2:	2701      	movs	r7, #1
    8ff4:	e01b      	b.n	902e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8ff6:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8ff8:	eb04 0a00 	add.w	sl, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8ffc:	b1d8      	cbz	r0, 9036 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x122>
    8ffe:	4650      	mov	r0, sl
    9000:	f00a f8fc 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    9004:	4482      	add	sl, r0
  uoffset_t size() const { return EndianScalar(length_); }
    9006:	f8da 0000 	ldr.w	r0, [sl]
    900a:	f008 fed8 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  }

  // Use the AllocationInfoBuilder class to help determine where buffers are
  // used in the subgraph.
  AllocationInfoBuilder builder(allocation_info, subgraph->tensors()->size(),
                                scratch_buffer_request_count_, error_reporter_);
    900e:	6972      	ldr	r2, [r6, #20]
    9010:	68f3      	ldr	r3, [r6, #12]
        reporter_(reporter) {}
    9012:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
    9016:	900f      	str	r0, [sp, #60]	; 0x3c
    9018:	9210      	str	r2, [sp, #64]	; 0x40
    901a:	9311      	str	r3, [sp, #68]	; 0x44

  const int32_t* offline_planner_offsets = nullptr;
    901c:	2300      	movs	r3, #0
    901e:	930d      	str	r3, [sp, #52]	; 0x34
  TF_LITE_ENSURE_STATUS(
    9020:	aa0d      	add	r2, sp, #52	; 0x34
    9022:	4639      	mov	r1, r7
    9024:	a80e      	add	r0, sp, #56	; 0x38
    9026:	f7ff f813 	bl	8050 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi>
    902a:	4607      	mov	r7, r0
    902c:	b130      	cbz	r0, 903c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x128>
  // memory plan in this function. Ensure that the head is set to the largest
  // memory plan sent through the allocator:
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
      max_head_buffer_usage_, kBufferAlignment));
  return kTfLiteOk;
}
    902e:	4638      	mov	r0, r7
    9030:	b013      	add	sp, #76	; 0x4c
    9032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9036:	f04f 0a00 	mov.w	sl, #0
    903a:	e7e4      	b.n	9006 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xf2>
  TF_LITE_ENSURE_STATUS(
    903c:	4643      	mov	r3, r8
    903e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    9040:	4621      	mov	r1, r4
    9042:	a80e      	add	r0, sp, #56	; 0x38
    9044:	f7ff f9de 	bl	8404 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor>
    9048:	4607      	mov	r7, r0
    904a:	2800      	cmp	r0, #0
    904c:	d1ef      	bne.n	902e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
      GetScratchBufferRequests();
    904e:	4630      	mov	r0, r6
    9050:	f00a fbbe 	bl	137d0 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>
    9054:	4601      	mov	r1, r0
  TF_LITE_ENSURE_STATUS(builder.AddScratchBuffers(scratch_buffer_requests,
    9056:	464a      	mov	r2, r9
    9058:	a80e      	add	r0, sp, #56	; 0x38
    905a:	f00a fac8 	bl	135ee <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE>
    905e:	4607      	mov	r7, r0
    9060:	2800      	cmp	r0, #0
    9062:	d1e4      	bne.n	902e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
      memory_allocator_->GetAvailableMemory(kBufferAlignment);
    9064:	2110      	movs	r1, #16
    9066:	6870      	ldr	r0, [r6, #4]
    9068:	f00a f828 	bl	130bc <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>
    906c:	4604      	mov	r4, r0
      memory_allocator_->AllocateTemp(remaining_arena_size, kBufferAlignment);
    906e:	6870      	ldr	r0, [r6, #4]
    9070:	6803      	ldr	r3, [r0, #0]
    9072:	691b      	ldr	r3, [r3, #16]
    9074:	2210      	movs	r2, #16
    9076:	4621      	mov	r1, r4
    9078:	4798      	blx	r3
  TF_LITE_ENSURE(error_reporter_, planner_arena != nullptr);
    907a:	4601      	mov	r1, r0
    907c:	2800      	cmp	r0, #0
    907e:	d036      	beq.n	90ee <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x1da>
  GreedyMemoryPlanner planner(planner_arena, remaining_arena_size);
    9080:	4622      	mov	r2, r4
    9082:	a802      	add	r0, sp, #8
    9084:	f000 f882 	bl	918c <_ZN6tflite19GreedyMemoryPlannerC1EPhi>
  TF_LITE_ENSURE_STATUS(CreatePlan(error_reporter_, &planner, allocation_info,
    9088:	462b      	mov	r3, r5
    908a:	465a      	mov	r2, fp
    908c:	a902      	add	r1, sp, #8
    908e:	68f0      	ldr	r0, [r6, #12]
    9090:	f00a fb34 	bl	136fc <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj>
    9094:	4607      	mov	r7, r0
    9096:	2800      	cmp	r0, #0
    9098:	d141      	bne.n	911e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x20a>
  memory_allocator_->ResetTempAllocations();
    909a:	6870      	ldr	r0, [r6, #4]
    909c:	6803      	ldr	r3, [r0, #0]
    909e:	695b      	ldr	r3, [r3, #20]
    90a0:	4798      	blx	r3
      memory_allocator_->GetAvailableMemory(kBufferAlignment);
    90a2:	2110      	movs	r1, #16
    90a4:	6870      	ldr	r0, [r6, #4]
    90a6:	f00a f809 	bl	130bc <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>
    90aa:	4604      	mov	r4, r0
  if (planner.GetMaximumMemorySize() > actual_available_arena_size) {
    90ac:	a802      	add	r0, sp, #8
    90ae:	f00a fd27 	bl	13b00 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
    90b2:	42a0      	cmp	r0, r4
    90b4:	d828      	bhi.n	9108 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x1f4>
  TF_LITE_ENSURE_STATUS(CommitPlan(error_reporter_, &planner,
    90b6:	68f4      	ldr	r4, [r6, #12]
    90b8:	6870      	ldr	r0, [r6, #4]
    90ba:	f009 fffd 	bl	130b8 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>
    90be:	4602      	mov	r2, r0
    90c0:	9500      	str	r5, [sp, #0]
    90c2:	465b      	mov	r3, fp
    90c4:	a902      	add	r1, sp, #8
    90c6:	4620      	mov	r0, r4
    90c8:	f00a fab5 	bl	13636 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj>
    90cc:	4607      	mov	r7, r0
    90ce:	bb30      	cbnz	r0, 911e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x20a>
  head_usage = planner.GetMaximumMemorySize();
    90d0:	a802      	add	r0, sp, #8
    90d2:	f00a fd15 	bl	13b00 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
  if (max_head_buffer_usage_ < head_usage) {
    90d6:	69b3      	ldr	r3, [r6, #24]
    90d8:	4283      	cmp	r3, r0
    90da:	d200      	bcs.n	90de <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x1ca>
    max_head_buffer_usage_ = head_usage;
    90dc:	61b0      	str	r0, [r6, #24]
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
    90de:	6870      	ldr	r0, [r6, #4]
    90e0:	6803      	ldr	r3, [r0, #0]
    90e2:	689b      	ldr	r3, [r3, #8]
    90e4:	2210      	movs	r2, #16
    90e6:	69b1      	ldr	r1, [r6, #24]
    90e8:	4798      	blx	r3
    90ea:	4607      	mov	r7, r0
    90ec:	e017      	b.n	911e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x20a>
  TF_LITE_ENSURE(error_reporter_, planner_arena != nullptr);
    90ee:	68f0      	ldr	r0, [r6, #12]
    90f0:	4b11      	ldr	r3, [pc, #68]	; (9138 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x224>)
    90f2:	9301      	str	r3, [sp, #4]
    90f4:	f240 33d2 	movw	r3, #978	; 0x3d2
    90f8:	9300      	str	r3, [sp, #0]
    90fa:	4b10      	ldr	r3, [pc, #64]	; (913c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x228>)
    90fc:	4a10      	ldr	r2, [pc, #64]	; (9140 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x22c>)
    90fe:	4601      	mov	r1, r0
    9100:	f00a fdd4 	bl	13cac <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    9104:	2701      	movs	r7, #1
    9106:	e792      	b.n	902e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
    TF_LITE_REPORT_ERROR(
    9108:	68f5      	ldr	r5, [r6, #12]
    910a:	a802      	add	r0, sp, #8
    910c:	f00a fcf8 	bl	13b00 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
    9110:	4602      	mov	r2, r0
    9112:	4623      	mov	r3, r4
    9114:	490b      	ldr	r1, [pc, #44]	; (9144 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x230>)
    9116:	4628      	mov	r0, r5
    9118:	f00a fdb9 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    911c:	2701      	movs	r7, #1
  GreedyMemoryPlanner planner(planner_arena, remaining_arena_size);
    911e:	a802      	add	r0, sp, #8
    9120:	f00a fb9b 	bl	1385a <_ZN6tflite19GreedyMemoryPlannerD1Ev>
    9124:	e783      	b.n	902e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
    9126:	bf00      	nop
    9128:	00024e20 	.word	0x00024e20
    912c:	00024f70 	.word	0x00024f70
    9130:	00024eec 	.word	0x00024eec
    9134:	0002663c 	.word	0x0002663c
    9138:	000266e8 	.word	0x000266e8
    913c:	00026680 	.word	0x00026680
    9140:	000266d0 	.word	0x000266d0
    9144:	00026704 	.word	0x00026704

00009148 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii>:
  // We don't own the scratch buffer, so don't deallocate anything.
}

TfLiteStatus GreedyMemoryPlanner::AddBuffer(
    tflite::ErrorReporter* error_reporter, int size, int first_time_used,
    int last_time_used) {
    9148:	b538      	push	{r3, r4, r5, lr}
    914a:	4604      	mov	r4, r0
    914c:	4608      	mov	r0, r1
  if (buffer_count_ >= max_buffer_count_) {
    914e:	68a5      	ldr	r5, [r4, #8]
    9150:	6861      	ldr	r1, [r4, #4]
    9152:	428d      	cmp	r5, r1
    9154:	da12      	bge.n	917c <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x34>
    TF_LITE_REPORT_ERROR(error_reporter, "Too many buffers (max is %d)",
                         max_buffer_count_);
    return kTfLiteError;
  }
  BufferRequirements* current = &requirements_[buffer_count_];
    9156:	68e1      	ldr	r1, [r4, #12]
    9158:	0128      	lsls	r0, r5, #4
    915a:	eb01 1505 	add.w	r5, r1, r5, lsl #4
  current->size = size;
    915e:	500a      	str	r2, [r1, r0]
  current->first_time_used = first_time_used;
    9160:	60ab      	str	r3, [r5, #8]
  current->last_time_used = last_time_used;
    9162:	9b04      	ldr	r3, [sp, #16]
    9164:	60eb      	str	r3, [r5, #12]
  current->offline_offset = kOnlinePlannedBuffer;
    9166:	f04f 33ff 	mov.w	r3, #4294967295
    916a:	606b      	str	r3, [r5, #4]
  ++buffer_count_;
    916c:	68a3      	ldr	r3, [r4, #8]
    916e:	3301      	adds	r3, #1
    9170:	60a3      	str	r3, [r4, #8]
  need_to_calculate_offsets_ = true;
    9172:	2301      	movs	r3, #1
    9174:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
  return kTfLiteOk;
    9178:	2000      	movs	r0, #0
}
    917a:	bd38      	pop	{r3, r4, r5, pc}
    TF_LITE_REPORT_ERROR(error_reporter, "Too many buffers (max is %d)",
    917c:	460a      	mov	r2, r1
    917e:	4902      	ldr	r1, [pc, #8]	; (9188 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x40>)
    9180:	f00a fd85 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    9184:	2001      	movs	r0, #1
    9186:	e7f8      	b.n	917a <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x32>
    9188:	000267c4 	.word	0x000267c4

0000918c <_ZN6tflite19GreedyMemoryPlannerC1EPhi>:
GreedyMemoryPlanner::GreedyMemoryPlanner(unsigned char* scratch_buffer,
    918c:	b410      	push	{r4}
    : buffer_count_(0), need_to_calculate_offsets_(true) {
    918e:	4c0f      	ldr	r4, [pc, #60]	; (91cc <_ZN6tflite19GreedyMemoryPlannerC1EPhi+0x40>)
    9190:	6004      	str	r4, [r0, #0]
    9192:	2400      	movs	r4, #0
    9194:	6084      	str	r4, [r0, #8]
    9196:	2401      	movs	r4, #1
    9198:	f880 4028 	strb.w	r4, [r0, #40]	; 0x28
  max_buffer_count_ = scratch_buffer_size / per_buffer_size();
    919c:	f104 34cc 	add.w	r4, r4, #3435973836	; 0xcccccccc
    91a0:	fba4 4202 	umull	r4, r2, r4, r2
    91a4:	0952      	lsrs	r2, r2, #5
    91a6:	6042      	str	r2, [r0, #4]
  requirements_ = reinterpret_cast<BufferRequirements*>(next_free);
    91a8:	60c1      	str	r1, [r0, #12]
  next_free += sizeof(BufferRequirements) * max_buffer_count_;
    91aa:	eb01 1102 	add.w	r1, r1, r2, lsl #4
  buffer_sizes_sorted_ = reinterpret_cast<int*>(next_free);
    91ae:	6101      	str	r1, [r0, #16]
  next_free += sizeof(int) * max_buffer_count_;
    91b0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffer_ids_sorted_ = reinterpret_cast<int*>(next_free);
    91b4:	6141      	str	r1, [r0, #20]
  next_free += sizeof(int) * max_buffer_count_;
    91b6:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffers_sorted_by_offset_ = reinterpret_cast<ListEntry*>(next_free);
    91ba:	6181      	str	r1, [r0, #24]
  next_free += sizeof(ListEntry) * max_buffer_count_;
    91bc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    91c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffer_offsets_ = reinterpret_cast<int*>(next_free);
    91c4:	6241      	str	r1, [r0, #36]	; 0x24
}
    91c6:	bc10      	pop	{r4}
    91c8:	4770      	bx	lr
    91ca:	bf00      	nop
    91cc:	00026818 	.word	0x00026818

000091d0 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi>:
}

int GreedyMemoryPlanner::GetBufferCount() { return buffer_count_; }

TfLiteStatus GreedyMemoryPlanner::GetOffsetForBuffer(
    tflite::ErrorReporter* error_reporter, int buffer_index, int* offset) {
    91d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    91d2:	4605      	mov	r5, r0
    91d4:	460f      	mov	r7, r1
    91d6:	4614      	mov	r4, r2
    91d8:	461e      	mov	r6, r3
  CalculateOffsetsIfNeeded();
    91da:	f00a fbb6 	bl	1394a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if ((buffer_index < 0) || (buffer_index >= buffer_count_)) {
    91de:	2c00      	cmp	r4, #0
    91e0:	db08      	blt.n	91f4 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x24>
    91e2:	68ab      	ldr	r3, [r5, #8]
    91e4:	42a3      	cmp	r3, r4
    91e6:	dd05      	ble.n	91f4 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x24>
    TF_LITE_REPORT_ERROR(error_reporter,
                         "buffer index %d is outside range 0 to %d",
                         buffer_index, buffer_count_);
    return kTfLiteError;
  }
  *offset = buffer_offsets_[buffer_index];
    91e8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    91ea:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
    91ee:	6033      	str	r3, [r6, #0]
  return kTfLiteOk;
    91f0:	2000      	movs	r0, #0
}
    91f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TF_LITE_REPORT_ERROR(error_reporter,
    91f4:	68ab      	ldr	r3, [r5, #8]
    91f6:	4622      	mov	r2, r4
    91f8:	4902      	ldr	r1, [pc, #8]	; (9204 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x34>)
    91fa:	4638      	mov	r0, r7
    91fc:	f00a fd47 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    9200:	2001      	movs	r0, #1
    9202:	e7f6      	b.n	91f2 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x22>
    9204:	000267e4 	.word	0x000267e4

00009208 <TfLiteTypeGetName>:
  tensor->bytes = num_bytes;
}
#endif  // TF_LITE_STATIC_MEMORY

const char* TfLiteTypeGetName(TfLiteType type) {
  switch (type) {
    9208:	2810      	cmp	r0, #16
    920a:	d82a      	bhi.n	9262 <TfLiteTypeGetName+0x5a>
    920c:	e8df f000 	tbb	[pc, r0]
    9210:	110d2b09 	.word	0x110d2b09
    9214:	0b191f15 	.word	0x0b191f15
    9218:	2321131b 	.word	0x2321131b
    921c:	2725171d 	.word	0x2725171d
    9220:	0f          	.byte	0x0f
    9221:	00          	.byte	0x00
    case kTfLiteFloat64:
      return "FLOAT64";
    case kTfLiteResource:
      return "RESOURCE";
    case kTfLiteVariant:
      return "VARIANT";
    9222:	4812      	ldr	r0, [pc, #72]	; (926c <TfLiteTypeGetName+0x64>)
    9224:	4770      	bx	lr
      return "INT16";
    9226:	4812      	ldr	r0, [pc, #72]	; (9270 <TfLiteTypeGetName+0x68>)
    9228:	4770      	bx	lr
      return "INT32";
    922a:	4812      	ldr	r0, [pc, #72]	; (9274 <TfLiteTypeGetName+0x6c>)
    922c:	4770      	bx	lr
      return "UINT32";
    922e:	4812      	ldr	r0, [pc, #72]	; (9278 <TfLiteTypeGetName+0x70>)
    9230:	4770      	bx	lr
      return "UINT8";
    9232:	4812      	ldr	r0, [pc, #72]	; (927c <TfLiteTypeGetName+0x74>)
    9234:	4770      	bx	lr
      return "INT8";
    9236:	4812      	ldr	r0, [pc, #72]	; (9280 <TfLiteTypeGetName+0x78>)
    9238:	4770      	bx	lr
      return "INT64";
    923a:	4812      	ldr	r0, [pc, #72]	; (9284 <TfLiteTypeGetName+0x7c>)
    923c:	4770      	bx	lr
      return "UINT64";
    923e:	4812      	ldr	r0, [pc, #72]	; (9288 <TfLiteTypeGetName+0x80>)
    9240:	4770      	bx	lr
      return "BOOL";
    9242:	4812      	ldr	r0, [pc, #72]	; (928c <TfLiteTypeGetName+0x84>)
    9244:	4770      	bx	lr
      return "COMPLEX64";
    9246:	4812      	ldr	r0, [pc, #72]	; (9290 <TfLiteTypeGetName+0x88>)
    9248:	4770      	bx	lr
      return "COMPLEX128";
    924a:	4812      	ldr	r0, [pc, #72]	; (9294 <TfLiteTypeGetName+0x8c>)
    924c:	4770      	bx	lr
      return "STRING";
    924e:	4812      	ldr	r0, [pc, #72]	; (9298 <TfLiteTypeGetName+0x90>)
    9250:	4770      	bx	lr
      return "FLOAT16";
    9252:	4812      	ldr	r0, [pc, #72]	; (929c <TfLiteTypeGetName+0x94>)
    9254:	4770      	bx	lr
      return "FLOAT64";
    9256:	4812      	ldr	r0, [pc, #72]	; (92a0 <TfLiteTypeGetName+0x98>)
    9258:	4770      	bx	lr
      return "RESOURCE";
    925a:	4812      	ldr	r0, [pc, #72]	; (92a4 <TfLiteTypeGetName+0x9c>)
    925c:	4770      	bx	lr
      return "VARIANT";
    925e:	4812      	ldr	r0, [pc, #72]	; (92a8 <TfLiteTypeGetName+0xa0>)
    9260:	4770      	bx	lr
  }
  return "Unknown type";
    9262:	4812      	ldr	r0, [pc, #72]	; (92ac <TfLiteTypeGetName+0xa4>)
    9264:	4770      	bx	lr
      return "FLOAT32";
    9266:	4812      	ldr	r0, [pc, #72]	; (92b0 <TfLiteTypeGetName+0xa8>)
}
    9268:	4770      	bx	lr
    926a:	bf00      	nop
    926c:	000268cc 	.word	0x000268cc
    9270:	00026848 	.word	0x00026848
    9274:	00026850 	.word	0x00026850
    9278:	00026858 	.word	0x00026858
    927c:	00026860 	.word	0x00026860
    9280:	00026868 	.word	0x00026868
    9284:	00026870 	.word	0x00026870
    9288:	00026878 	.word	0x00026878
    928c:	00026880 	.word	0x00026880
    9290:	00026888 	.word	0x00026888
    9294:	00026894 	.word	0x00026894
    9298:	000268a0 	.word	0x000268a0
    929c:	000268a8 	.word	0x000268a8
    92a0:	000268b0 	.word	0x000268b0
    92a4:	000268b8 	.word	0x000268b8
    92a8:	000268c4 	.word	0x000268c4
    92ac:	00026830 	.word	0x00026830
    92b0:	00026840 	.word	0x00026840

000092b4 <_ZN6tflite18QuantizeMultiplierEdPiS0_>:
                        int* shift) {
    92b4:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
    92b8:	4606      	mov	r6, r0
    92ba:	460f      	mov	r7, r1
    92bc:	4615      	mov	r5, r2
    92be:	461c      	mov	r4, r3
  if (double_multiplier == 0.) {
    92c0:	2200      	movs	r2, #0
    92c2:	2300      	movs	r3, #0
    92c4:	f7f7 fb6c 	bl	9a0 <__aeabi_dcmpeq>
    92c8:	b120      	cbz	r0, 92d4 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x20>
    *quantized_multiplier = 0;
    92ca:	2300      	movs	r3, #0
    92cc:	602b      	str	r3, [r5, #0]
    *shift = 0;
    92ce:	6023      	str	r3, [r4, #0]
}
    92d0:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
  const double q = std::frexp(double_multiplier, shift);
    92d4:	4622      	mov	r2, r4
    92d6:	4630      	mov	r0, r6
    92d8:	4639      	mov	r1, r7
    92da:	f007 f8ef 	bl	104bc <frexp>
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1ll << 31)));
    92de:	2200      	movs	r2, #0
    92e0:	4b1a      	ldr	r3, [pc, #104]	; (934c <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x98>)
    92e2:	f7f7 f8f5 	bl	4d0 <__aeabi_dmul>
  template <class T>                                  \
  inline T tf_name(const T x) {                       \
    return TF_LITE_GLOBAL_STD_PREFIX::std_name(x);    \
  }

DECLARE_STD_GLOBAL_SWITCH1(TfLiteRound, round);
    92e6:	f007 f921 	bl	1052c <round>
    92ea:	f7f7 ff15 	bl	1118 <__aeabi_d2lz>
    92ee:	4606      	mov	r6, r0
    92f0:	460f      	mov	r7, r1
  TFLITE_CHECK(q_fixed <= (1ll << 31));
    92f2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    92f6:	2300      	movs	r3, #0
    92f8:	4282      	cmp	r2, r0
    92fa:	418b      	sbcs	r3, r1
    92fc:	db12      	blt.n	9324 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x70>
  if (q_fixed == (1ll << 31)) {
    92fe:	2900      	cmp	r1, #0
    9300:	bf08      	it	eq
    9302:	f1b0 4f00 	cmpeq.w	r0, #2147483648	; 0x80000000
    9306:	d00f      	beq.n	9328 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x74>
  TFLITE_CHECK_LE(q_fixed, std::numeric_limits<int32_t>::max());
    9308:	f1b6 4f00 	cmp.w	r6, #2147483648	; 0x80000000
    930c:	f177 0300 	sbcs.w	r3, r7, #0
    9310:	da19      	bge.n	9346 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x92>
  if (*shift < -31) {
    9312:	6823      	ldr	r3, [r4, #0]
    9314:	f113 0f1f 	cmn.w	r3, #31
    9318:	da02      	bge.n	9320 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x6c>
    *shift = 0;
    931a:	2300      	movs	r3, #0
    931c:	6023      	str	r3, [r4, #0]
    q_fixed = 0;
    931e:	2600      	movs	r6, #0
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
    9320:	602e      	str	r6, [r5, #0]
    9322:	e7d5      	b.n	92d0 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x1c>
  TFLITE_CHECK(q_fixed <= (1ll << 31));
    9324:	f00c fec9 	bl	160ba <abort>
    q_fixed /= 2;
    9328:	0fc9      	lsrs	r1, r1, #31
    932a:	eb16 0b01 	adds.w	fp, r6, r1
    932e:	f147 0c00 	adc.w	ip, r7, #0
    9332:	ea4f 025b 	mov.w	r2, fp, lsr #1
    9336:	ea42 76cc 	orr.w	r6, r2, ip, lsl #31
    933a:	ea4f 076c 	mov.w	r7, ip, asr #1
    ++*shift;
    933e:	6823      	ldr	r3, [r4, #0]
    9340:	3301      	adds	r3, #1
    9342:	6023      	str	r3, [r4, #0]
    9344:	e7e0      	b.n	9308 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x54>
  TFLITE_CHECK_LE(q_fixed, std::numeric_limits<int32_t>::max());
    9346:	f00c feb8 	bl	160ba <abort>
    934a:	bf00      	nop
    934c:	41e00000 	.word	0x41e00000

00009350 <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPiS0_>:
                                      int* left_shift) {
    9350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9352:	4606      	mov	r6, r0
    9354:	460f      	mov	r7, r1
    9356:	4615      	mov	r5, r2
    9358:	461c      	mov	r4, r3
  TFLITE_CHECK_GT(double_multiplier, 1.);
    935a:	2200      	movs	r2, #0
    935c:	4b08      	ldr	r3, [pc, #32]	; (9380 <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPiS0_+0x30>)
    935e:	f7f7 fb47 	bl	9f0 <__aeabi_dcmpgt>
    9362:	b148      	cbz	r0, 9378 <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPiS0_+0x28>
  QuantizeMultiplier(double_multiplier, quantized_multiplier, left_shift);
    9364:	4623      	mov	r3, r4
    9366:	462a      	mov	r2, r5
    9368:	4630      	mov	r0, r6
    936a:	4639      	mov	r1, r7
    936c:	f7ff ffa2 	bl	92b4 <_ZN6tflite18QuantizeMultiplierEdPiS0_>
  TFLITE_CHECK_GE(*left_shift, 0);
    9370:	6823      	ldr	r3, [r4, #0]
    9372:	2b00      	cmp	r3, #0
    9374:	db02      	blt.n	937c <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPiS0_+0x2c>
}
    9376:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  TFLITE_CHECK_GT(double_multiplier, 1.);
    9378:	f00c fe9f 	bl	160ba <abort>
  TFLITE_CHECK_GE(*left_shift, 0);
    937c:	f00c fe9d 	bl	160ba <abort>
    9380:	3ff00000 	.word	0x3ff00000

00009384 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_>:
  return kTfLiteOk;
}

TfLiteStatus CalculateActivationRangeQuantizedImpl(
    TfLiteContext* context, TfLiteFusedActivation activation, int32_t qmin,
    int32_t qmax, TfLiteTensor* output, int32_t* act_min, int32_t* act_max) {
    9384:	b5f0      	push	{r4, r5, r6, r7, lr}
    9386:	b087      	sub	sp, #28
    9388:	4605      	mov	r5, r0
    938a:	460c      	mov	r4, r1
    938c:	9203      	str	r2, [sp, #12]
    938e:	9302      	str	r3, [sp, #8]
    9390:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  const auto scale = output->params.scale;
    9392:	68de      	ldr	r6, [r3, #12]
  const auto zero_point = output->params.zero_point;
    9394:	691f      	ldr	r7, [r3, #16]

  int32_t tmp_q;
  if (activation == kTfLiteActRelu) {
    9396:	2901      	cmp	r1, #1
    9398:	d00e      	beq.n	93b8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x34>
    TF_LITE_ENSURE_OK(context,
                      Quantize(context, scale, zero_point, 0.0, tmp_q));
    *act_min = std::max(qmin, tmp_q);
    *act_max = qmax;
  } else if (activation == kTfLiteActRelu6) {
    939a:	2903      	cmp	r1, #3
    939c:	d042      	beq.n	9424 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xa0>
                      Quantize(context, scale, zero_point, 0.0, tmp_q));
    *act_min = std::max(qmin, tmp_q);
    TF_LITE_ENSURE_OK(context,
                      Quantize(context, scale, zero_point, 6.0, tmp_q));
    *act_max = std::min(qmax, tmp_q);
  } else if (activation == kTfLiteActReluN1To1) {
    939e:	2902      	cmp	r1, #2
    93a0:	f000 80a7 	beq.w	94f2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x16e>
    *act_min = std::max(qmin, tmp_q);
    TF_LITE_ENSURE_OK(context,
                      Quantize(context, scale, zero_point, 1.0, tmp_q));
    *act_max = std::min(qmax, tmp_q);
  } else {
    *act_min = qmin;
    93a4:	9b03      	ldr	r3, [sp, #12]
    93a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    93a8:	6013      	str	r3, [r2, #0]
    *act_max = qmax;
    93aa:	9b02      	ldr	r3, [sp, #8]
    93ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    93ae:	6013      	str	r3, [r2, #0]
  }
  return kTfLiteOk;
    93b0:	2400      	movs	r4, #0
}
    93b2:	4620      	mov	r0, r4
    93b4:	b007      	add	sp, #28
    93b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  const float tmp = TfLiteRound(f / scale);
    93b8:	4631      	mov	r1, r6
    93ba:	2000      	movs	r0, #0
    93bc:	f7f7 fd5c 	bl	e78 <__aeabi_fdiv>
    93c0:	f7f7 f82e 	bl	420 <__aeabi_f2d>
    93c4:	f007 f8b2 	bl	1052c <round>
    93c8:	f7f7 fb44 	bl	a54 <__aeabi_d2f>
    93cc:	4606      	mov	r6, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    93ce:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    93d2:	f7f7 fe4f 	bl	1074 <__aeabi_fcmpge>
    93d6:	b160      	cbz	r0, 93f2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x6e>
    93d8:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    93dc:	4630      	mov	r0, r6
    93de:	f7f7 fe3f 	bl	1060 <__aeabi_fcmple>
    93e2:	b130      	cbz	r0, 93f2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x6e>
  q = zero_point + static_cast<int32_t>(tmp);
    93e4:	4630      	mov	r0, r6
    93e6:	f7f7 fe59 	bl	109c <__aeabi_f2iz>
    93ea:	4407      	add	r7, r0
    93ec:	9705      	str	r7, [sp, #20]
  return kTfLiteOk;
    93ee:	2400      	movs	r4, #0
    93f0:	e008      	b.n	9404 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x80>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    93f2:	696e      	ldr	r6, [r5, #20]
    93f4:	4b73      	ldr	r3, [pc, #460]	; (95c4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    93f6:	9300      	str	r3, [sp, #0]
    93f8:	f240 1359 	movw	r3, #345	; 0x159
    93fc:	4a72      	ldr	r2, [pc, #456]	; (95c8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    93fe:	4973      	ldr	r1, [pc, #460]	; (95cc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    9400:	4628      	mov	r0, r5
    9402:	47b0      	blx	r6
    TF_LITE_ENSURE_OK(context,
    9404:	2c00      	cmp	r4, #0
    9406:	d1d4      	bne.n	93b2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
    max(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
    9408:	9a05      	ldr	r2, [sp, #20]
    940a:	9b03      	ldr	r3, [sp, #12]
    940c:	429a      	cmp	r2, r3
    940e:	dc07      	bgt.n	9420 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x9c>
	return __b;
      return __a;
    9410:	ab03      	add	r3, sp, #12
    *act_min = std::max(qmin, tmp_q);
    9412:	681b      	ldr	r3, [r3, #0]
    9414:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    9416:	6013      	str	r3, [r2, #0]
    *act_max = qmax;
    9418:	9b02      	ldr	r3, [sp, #8]
    941a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    941c:	6013      	str	r3, [r2, #0]
    941e:	e7c8      	b.n	93b2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
	return __b;
    9420:	ab05      	add	r3, sp, #20
    9422:	e7f6      	b.n	9412 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x8e>
  const float tmp = TfLiteRound(f / scale);
    9424:	4631      	mov	r1, r6
    9426:	2000      	movs	r0, #0
    9428:	f7f7 fd26 	bl	e78 <__aeabi_fdiv>
    942c:	f7f6 fff8 	bl	420 <__aeabi_f2d>
    9430:	f007 f87c 	bl	1052c <round>
    9434:	f7f7 fb0e 	bl	a54 <__aeabi_d2f>
    9438:	4604      	mov	r4, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    943a:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    943e:	f7f7 fe19 	bl	1074 <__aeabi_fcmpge>
    9442:	b160      	cbz	r0, 945e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xda>
    9444:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    9448:	4620      	mov	r0, r4
    944a:	f7f7 fe09 	bl	1060 <__aeabi_fcmple>
    944e:	b130      	cbz	r0, 945e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xda>
  q = zero_point + static_cast<int32_t>(tmp);
    9450:	4620      	mov	r0, r4
    9452:	f7f7 fe23 	bl	109c <__aeabi_f2iz>
    9456:	4438      	add	r0, r7
    9458:	9005      	str	r0, [sp, #20]
  return kTfLiteOk;
    945a:	2400      	movs	r4, #0
    945c:	e009      	b.n	9472 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xee>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    945e:	696c      	ldr	r4, [r5, #20]
    9460:	4b58      	ldr	r3, [pc, #352]	; (95c4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    9462:	9300      	str	r3, [sp, #0]
    9464:	f240 1359 	movw	r3, #345	; 0x159
    9468:	4a57      	ldr	r2, [pc, #348]	; (95c8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    946a:	4958      	ldr	r1, [pc, #352]	; (95cc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    946c:	4628      	mov	r0, r5
    946e:	47a0      	blx	r4
    9470:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    9472:	2c00      	cmp	r4, #0
    9474:	d19d      	bne.n	93b2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__a < __b)
    9476:	9a03      	ldr	r2, [sp, #12]
    9478:	9b05      	ldr	r3, [sp, #20]
    947a:	429a      	cmp	r2, r3
    947c:	db1f      	blt.n	94be <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x13a>
      return __a;
    947e:	ab03      	add	r3, sp, #12
    *act_min = std::max(qmin, tmp_q);
    9480:	681b      	ldr	r3, [r3, #0]
    9482:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    9484:	6013      	str	r3, [r2, #0]
  const float tmp = TfLiteRound(f / scale);
    9486:	4631      	mov	r1, r6
    9488:	4851      	ldr	r0, [pc, #324]	; (95d0 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x24c>)
    948a:	f7f7 fcf5 	bl	e78 <__aeabi_fdiv>
    948e:	f7f6 ffc7 	bl	420 <__aeabi_f2d>
    9492:	f007 f84b 	bl	1052c <round>
    9496:	f7f7 fadd 	bl	a54 <__aeabi_d2f>
    949a:	4606      	mov	r6, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    949c:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    94a0:	f7f7 fde8 	bl	1074 <__aeabi_fcmpge>
    94a4:	b168      	cbz	r0, 94c2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x13e>
    94a6:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    94aa:	4630      	mov	r0, r6
    94ac:	f7f7 fdd8 	bl	1060 <__aeabi_fcmple>
    94b0:	b138      	cbz	r0, 94c2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x13e>
  q = zero_point + static_cast<int32_t>(tmp);
    94b2:	4630      	mov	r0, r6
    94b4:	f7f7 fdf2 	bl	109c <__aeabi_f2iz>
    94b8:	4407      	add	r7, r0
    94ba:	9705      	str	r7, [sp, #20]
  return kTfLiteOk;
    94bc:	e00b      	b.n	94d6 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x152>
	return __b;
    94be:	ab05      	add	r3, sp, #20
    94c0:	e7de      	b.n	9480 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xfc>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    94c2:	696c      	ldr	r4, [r5, #20]
    94c4:	4b3f      	ldr	r3, [pc, #252]	; (95c4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    94c6:	9300      	str	r3, [sp, #0]
    94c8:	f240 1359 	movw	r3, #345	; 0x159
    94cc:	4a3e      	ldr	r2, [pc, #248]	; (95c8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    94ce:	493f      	ldr	r1, [pc, #252]	; (95cc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    94d0:	4628      	mov	r0, r5
    94d2:	47a0      	blx	r4
    94d4:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    94d6:	2c00      	cmp	r4, #0
    94d8:	f47f af6b 	bne.w	93b2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__b < __a)
    94dc:	9a05      	ldr	r2, [sp, #20]
    94de:	9b02      	ldr	r3, [sp, #8]
    94e0:	429a      	cmp	r2, r3
    94e2:	db04      	blt.n	94ee <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x16a>
      return __a;
    94e4:	ab02      	add	r3, sp, #8
    *act_max = std::min(qmax, tmp_q);
    94e6:	681b      	ldr	r3, [r3, #0]
    94e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    94ea:	6013      	str	r3, [r2, #0]
    94ec:	e761      	b.n	93b2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
	return __b;
    94ee:	ab05      	add	r3, sp, #20
    94f0:	e7f9      	b.n	94e6 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x162>
  const float tmp = TfLiteRound(f / scale);
    94f2:	4631      	mov	r1, r6
    94f4:	4837      	ldr	r0, [pc, #220]	; (95d4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x250>)
    94f6:	f7f7 fcbf 	bl	e78 <__aeabi_fdiv>
    94fa:	f7f6 ff91 	bl	420 <__aeabi_f2d>
    94fe:	f007 f815 	bl	1052c <round>
    9502:	f7f7 faa7 	bl	a54 <__aeabi_d2f>
    9506:	4604      	mov	r4, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    9508:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    950c:	f7f7 fdb2 	bl	1074 <__aeabi_fcmpge>
    9510:	b160      	cbz	r0, 952c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1a8>
    9512:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    9516:	4620      	mov	r0, r4
    9518:	f7f7 fda2 	bl	1060 <__aeabi_fcmple>
    951c:	b130      	cbz	r0, 952c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1a8>
  q = zero_point + static_cast<int32_t>(tmp);
    951e:	4620      	mov	r0, r4
    9520:	f7f7 fdbc 	bl	109c <__aeabi_f2iz>
    9524:	4438      	add	r0, r7
    9526:	9005      	str	r0, [sp, #20]
  return kTfLiteOk;
    9528:	2400      	movs	r4, #0
    952a:	e009      	b.n	9540 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1bc>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    952c:	696c      	ldr	r4, [r5, #20]
    952e:	4b25      	ldr	r3, [pc, #148]	; (95c4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    9530:	9300      	str	r3, [sp, #0]
    9532:	f240 1359 	movw	r3, #345	; 0x159
    9536:	4a24      	ldr	r2, [pc, #144]	; (95c8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    9538:	4924      	ldr	r1, [pc, #144]	; (95cc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    953a:	4628      	mov	r0, r5
    953c:	47a0      	blx	r4
    953e:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    9540:	2c00      	cmp	r4, #0
    9542:	f47f af36 	bne.w	93b2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__a < __b)
    9546:	9a03      	ldr	r2, [sp, #12]
    9548:	9b05      	ldr	r3, [sp, #20]
    954a:	429a      	cmp	r2, r3
    954c:	db20      	blt.n	9590 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x20c>
      return __a;
    954e:	ab03      	add	r3, sp, #12
    *act_min = std::max(qmin, tmp_q);
    9550:	681b      	ldr	r3, [r3, #0]
    9552:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    9554:	6013      	str	r3, [r2, #0]
  const float tmp = TfLiteRound(f / scale);
    9556:	4631      	mov	r1, r6
    9558:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
    955c:	f7f7 fc8c 	bl	e78 <__aeabi_fdiv>
    9560:	f7f6 ff5e 	bl	420 <__aeabi_f2d>
    9564:	f006 ffe2 	bl	1052c <round>
    9568:	f7f7 fa74 	bl	a54 <__aeabi_d2f>
    956c:	4606      	mov	r6, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    956e:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    9572:	f7f7 fd7f 	bl	1074 <__aeabi_fcmpge>
    9576:	b168      	cbz	r0, 9594 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x210>
    9578:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    957c:	4630      	mov	r0, r6
    957e:	f7f7 fd6f 	bl	1060 <__aeabi_fcmple>
    9582:	b138      	cbz	r0, 9594 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x210>
  q = zero_point + static_cast<int32_t>(tmp);
    9584:	4630      	mov	r0, r6
    9586:	f7f7 fd89 	bl	109c <__aeabi_f2iz>
    958a:	4407      	add	r7, r0
    958c:	9705      	str	r7, [sp, #20]
  return kTfLiteOk;
    958e:	e00b      	b.n	95a8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x224>
	return __b;
    9590:	ab05      	add	r3, sp, #20
    9592:	e7dd      	b.n	9550 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1cc>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    9594:	696c      	ldr	r4, [r5, #20]
    9596:	4b0b      	ldr	r3, [pc, #44]	; (95c4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    9598:	9300      	str	r3, [sp, #0]
    959a:	f240 1359 	movw	r3, #345	; 0x159
    959e:	4a0a      	ldr	r2, [pc, #40]	; (95c8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    95a0:	490a      	ldr	r1, [pc, #40]	; (95cc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    95a2:	4628      	mov	r0, r5
    95a4:	47a0      	blx	r4
    95a6:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    95a8:	2c00      	cmp	r4, #0
    95aa:	f47f af02 	bne.w	93b2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__b < __a)
    95ae:	9a05      	ldr	r2, [sp, #20]
    95b0:	9b02      	ldr	r3, [sp, #8]
    95b2:	429a      	cmp	r2, r3
    95b4:	db04      	blt.n	95c0 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x23c>
      return __a;
    95b6:	ab02      	add	r3, sp, #8
    *act_max = std::min(qmax, tmp_q);
    95b8:	681b      	ldr	r3, [r3, #0]
    95ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    95bc:	6013      	str	r3, [r2, #0]
    95be:	e6f8      	b.n	93b2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
	return __b;
    95c0:	ab05      	add	r3, sp, #20
    95c2:	e7f9      	b.n	95b8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x234>
    95c4:	00026920 	.word	0x00026920
    95c8:	000268d4 	.word	0x000268d4
    95cc:	000266d0 	.word	0x000266d0
    95d0:	40c00000 	.word	0x40c00000
    95d4:	bf800000 	.word	0xbf800000

000095d8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd>:
                                              double* multiplier) {
    95d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    95dc:	b082      	sub	sp, #8
    95de:	4680      	mov	r8, r0
    95e0:	4608      	mov	r0, r1
    95e2:	461d      	mov	r5, r3
      static_cast<double>(input->params.scale * filter->params.scale);
    95e4:	68d1      	ldr	r1, [r2, #12]
    95e6:	68c0      	ldr	r0, [r0, #12]
    95e8:	f7f7 fb92 	bl	d10 <__aeabi_fmul>
    95ec:	4604      	mov	r4, r0
  const double input_product_scale =
    95ee:	f7f6 ff17 	bl	420 <__aeabi_f2d>
    95f2:	4606      	mov	r6, r0
    95f4:	460f      	mov	r7, r1
  TF_LITE_ENSURE(context, input_product_scale >= 0);
    95f6:	2100      	movs	r1, #0
    95f8:	4620      	mov	r0, r4
    95fa:	f7f7 fd3b 	bl	1074 <__aeabi_fcmpge>
    95fe:	b178      	cbz	r0, 9620 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x48>
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
    9600:	68e8      	ldr	r0, [r5, #12]
    9602:	f7f6 ff0d 	bl	420 <__aeabi_f2d>
    9606:	4602      	mov	r2, r0
    9608:	460b      	mov	r3, r1
    960a:	4630      	mov	r0, r6
    960c:	4639      	mov	r1, r7
    960e:	f7f7 f889 	bl	724 <__aeabi_ddiv>
    9612:	9b08      	ldr	r3, [sp, #32]
    9614:	e9c3 0100 	strd	r0, r1, [r3]
  return kTfLiteOk;
    9618:	2000      	movs	r0, #0
}
    961a:	b002      	add	sp, #8
    961c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TF_LITE_ENSURE(context, input_product_scale >= 0);
    9620:	f8d8 4014 	ldr.w	r4, [r8, #20]
    9624:	4b04      	ldr	r3, [pc, #16]	; (9638 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x60>)
    9626:	9300      	str	r3, [sp, #0]
    9628:	f240 134b 	movw	r3, #331	; 0x14b
    962c:	4a03      	ldr	r2, [pc, #12]	; (963c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x64>)
    962e:	4904      	ldr	r1, [pc, #16]	; (9640 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x68>)
    9630:	4640      	mov	r0, r8
    9632:	47a0      	blx	r4
    9634:	2001      	movs	r0, #1
    9636:	e7f0      	b.n	961a <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x42>
    9638:	00026948 	.word	0x00026948
    963c:	000268d4 	.word	0x000268d4
    9640:	000266d0 	.word	0x000266d0

00009644 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_>:

TfLiteStatus CalculateActivationRangeQuantized(TfLiteContext* context,
                                               TfLiteFusedActivation activation,
                                               TfLiteTensor* output,
                                               int32_t* act_min,
                                               int32_t* act_max) {
    9644:	b570      	push	{r4, r5, r6, lr}
    9646:	b084      	sub	sp, #16
    9648:	4614      	mov	r4, r2
    964a:	461d      	mov	r5, r3
  int32_t qmin = 0;
  int32_t qmax = 0;
  if (output->type == kTfLiteUInt8) {
    964c:	7813      	ldrb	r3, [r2, #0]
    964e:	2b03      	cmp	r3, #3
    9650:	d00d      	beq.n	966e <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x2a>
    qmin = std::numeric_limits<uint8_t>::min();
    qmax = std::numeric_limits<uint8_t>::max();
  } else if (output->type == kTfLiteInt8) {
    9652:	2b09      	cmp	r3, #9
    9654:	d00e      	beq.n	9674 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x30>
    qmin = std::numeric_limits<int8_t>::min();
    qmax = std::numeric_limits<int8_t>::max();
  } else if (output->type == kTfLiteInt16) {
    9656:	2b07      	cmp	r3, #7
    9658:	d017      	beq.n	968a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x46>
    qmin = std::numeric_limits<int16_t>::min();
    qmax = std::numeric_limits<int16_t>::max();
  } else {
    TF_LITE_ENSURE(context, false);
    965a:	6944      	ldr	r4, [r0, #20]
    965c:	4b0d      	ldr	r3, [pc, #52]	; (9694 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x50>)
    965e:	9300      	str	r3, [sp, #0]
    9660:	f240 1391 	movw	r3, #401	; 0x191
    9664:	4a0c      	ldr	r2, [pc, #48]	; (9698 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x54>)
    9666:	490d      	ldr	r1, [pc, #52]	; (969c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x58>)
    9668:	47a0      	blx	r4
    966a:	2001      	movs	r0, #1
    966c:	e00b      	b.n	9686 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x42>
    qmax = std::numeric_limits<uint8_t>::max();
    966e:	23ff      	movs	r3, #255	; 0xff
    qmin = std::numeric_limits<uint8_t>::min();
    9670:	2200      	movs	r2, #0
    9672:	e002      	b.n	967a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x36>
    qmax = std::numeric_limits<int8_t>::max();
    9674:	237f      	movs	r3, #127	; 0x7f
    qmin = std::numeric_limits<int8_t>::min();
    9676:	f06f 027f 	mvn.w	r2, #127	; 0x7f
  }

  return CalculateActivationRangeQuantizedImpl(context, activation, qmin, qmax,
    967a:	9e08      	ldr	r6, [sp, #32]
    967c:	9602      	str	r6, [sp, #8]
    967e:	9501      	str	r5, [sp, #4]
    9680:	9400      	str	r4, [sp, #0]
    9682:	f7ff fe7f 	bl	9384 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_>
                                               output, act_min, act_max);
}
    9686:	b004      	add	sp, #16
    9688:	bd70      	pop	{r4, r5, r6, pc}
    qmax = std::numeric_limits<int16_t>::max();
    968a:	f647 73ff 	movw	r3, #32767	; 0x7fff
    qmin = std::numeric_limits<int16_t>::min();
    968e:	4a04      	ldr	r2, [pc, #16]	; (96a0 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x5c>)
    9690:	e7f3      	b.n	967a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x36>
    9692:	bf00      	nop
    9694:	00026988 	.word	0x00026988
    9698:	000268d4 	.word	0x000268d4
    969c:	000266d0 	.word	0x000266d0
    96a0:	ffff8000 	.word	0xffff8000

000096a4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i>:
    int num_channels) {
    96a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    96a8:	b08d      	sub	sp, #52	; 0x34
    96aa:	4604      	mov	r4, r0
    96ac:	9304      	str	r3, [sp, #16]
  TF_LITE_ENSURE_EQ(context, input->quantization.type,
    96ae:	f891 6030 	ldrb.w	r6, [r1, #48]	; 0x30
    96b2:	2e01      	cmp	r6, #1
    96b4:	d010      	beq.n	96d8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x34>
    96b6:	6947      	ldr	r7, [r0, #20]
    96b8:	2501      	movs	r5, #1
    96ba:	9503      	str	r5, [sp, #12]
    96bc:	9602      	str	r6, [sp, #8]
    96be:	4b7d      	ldr	r3, [pc, #500]	; (98b4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x210>)
    96c0:	9301      	str	r3, [sp, #4]
    96c2:	4b7d      	ldr	r3, [pc, #500]	; (98b8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x214>)
    96c4:	9300      	str	r3, [sp, #0]
    96c6:	23da      	movs	r3, #218	; 0xda
    96c8:	4a7c      	ldr	r2, [pc, #496]	; (98bc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    96ca:	497d      	ldr	r1, [pc, #500]	; (98c0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x21c>)
    96cc:	47b8      	blx	r7
    96ce:	462e      	mov	r6, r5
}
    96d0:	4630      	mov	r0, r6
    96d2:	b00d      	add	sp, #52	; 0x34
    96d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    96d8:	460d      	mov	r5, r1
    96da:	4692      	mov	sl, r2
  TF_LITE_ENSURE_EQ(context, filter->quantization.type,
    96dc:	f892 8030 	ldrb.w	r8, [r2, #48]	; 0x30
    96e0:	f1b8 0f01 	cmp.w	r8, #1
    96e4:	d00d      	beq.n	9702 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x5e>
    96e6:	6945      	ldr	r5, [r0, #20]
    96e8:	2301      	movs	r3, #1
    96ea:	9303      	str	r3, [sp, #12]
    96ec:	f8cd 8008 	str.w	r8, [sp, #8]
    96f0:	4b70      	ldr	r3, [pc, #448]	; (98b4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x210>)
    96f2:	9301      	str	r3, [sp, #4]
    96f4:	4b73      	ldr	r3, [pc, #460]	; (98c4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x220>)
    96f6:	9300      	str	r3, [sp, #0]
    96f8:	23dc      	movs	r3, #220	; 0xdc
    96fa:	4a70      	ldr	r2, [pc, #448]	; (98bc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    96fc:	4970      	ldr	r1, [pc, #448]	; (98c0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x21c>)
    96fe:	47a8      	blx	r5
    9700:	e7e6      	b.n	96d0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
  const auto* affine_quantization =
    9702:	6b53      	ldr	r3, [r2, #52]	; 0x34
  TF_LITE_ENSURE(context, affine_quantization);
    9704:	b1b3      	cbz	r3, 9734 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x90>
  TF_LITE_ENSURE(context, affine_quantization->scale);
    9706:	f8d3 b000 	ldr.w	fp, [r3]
    970a:	f1bb 0f00 	cmp.w	fp, #0
    970e:	d01a      	beq.n	9746 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0xa2>
  const bool is_per_channel = affine_quantization->scale->size > 1;
    9710:	f8db 7000 	ldr.w	r7, [fp]
  if (is_per_channel) {
    9714:	2f01      	cmp	r7, #1
    9716:	dd5a      	ble.n	97ce <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x12a>
    TF_LITE_ENSURE(context,
    9718:	780a      	ldrb	r2, [r1, #0]
    971a:	2a09      	cmp	r2, #9
    971c:	d01c      	beq.n	9758 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0xb4>
    971e:	2a07      	cmp	r2, #7
    9720:	d01a      	beq.n	9758 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0xb4>
    9722:	6945      	ldr	r5, [r0, #20]
    9724:	4b68      	ldr	r3, [pc, #416]	; (98c8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x224>)
    9726:	9300      	str	r3, [sp, #0]
    9728:	23ec      	movs	r3, #236	; 0xec
    972a:	4a64      	ldr	r2, [pc, #400]	; (98bc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    972c:	4967      	ldr	r1, [pc, #412]	; (98cc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x228>)
    972e:	47a8      	blx	r5
    9730:	4646      	mov	r6, r8
    9732:	e7cd      	b.n	96d0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
  TF_LITE_ENSURE(context, affine_quantization);
    9734:	6945      	ldr	r5, [r0, #20]
    9736:	4b66      	ldr	r3, [pc, #408]	; (98d0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x22c>)
    9738:	9300      	str	r3, [sp, #0]
    973a:	23e7      	movs	r3, #231	; 0xe7
    973c:	4a5f      	ldr	r2, [pc, #380]	; (98bc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    973e:	4963      	ldr	r1, [pc, #396]	; (98cc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x228>)
    9740:	47a8      	blx	r5
    9742:	4646      	mov	r6, r8
    9744:	e7c4      	b.n	96d0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
  TF_LITE_ENSURE(context, affine_quantization->scale);
    9746:	6945      	ldr	r5, [r0, #20]
    9748:	4b62      	ldr	r3, [pc, #392]	; (98d4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x230>)
    974a:	9300      	str	r3, [sp, #0]
    974c:	23e8      	movs	r3, #232	; 0xe8
    974e:	4a5b      	ldr	r2, [pc, #364]	; (98bc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    9750:	495e      	ldr	r1, [pc, #376]	; (98cc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x228>)
    9752:	47a8      	blx	r5
    9754:	4646      	mov	r6, r8
    9756:	e7bb      	b.n	96d0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
    TF_LITE_ENSURE_EQ(context, filter->type, kTfLiteInt8);
    9758:	f89a 2000 	ldrb.w	r2, [sl]
    975c:	2a09      	cmp	r2, #9
    975e:	d00e      	beq.n	977e <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0xda>
    9760:	6965      	ldr	r5, [r4, #20]
    9762:	2309      	movs	r3, #9
    9764:	9303      	str	r3, [sp, #12]
    9766:	9202      	str	r2, [sp, #8]
    9768:	4b5b      	ldr	r3, [pc, #364]	; (98d8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x234>)
    976a:	9301      	str	r3, [sp, #4]
    976c:	4b5b      	ldr	r3, [pc, #364]	; (98dc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x238>)
    976e:	9300      	str	r3, [sp, #0]
    9770:	23ee      	movs	r3, #238	; 0xee
    9772:	4a52      	ldr	r2, [pc, #328]	; (98bc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    9774:	4952      	ldr	r1, [pc, #328]	; (98c0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x21c>)
    9776:	4620      	mov	r0, r4
    9778:	47a8      	blx	r5
    977a:	4646      	mov	r6, r8
    977c:	e7a8      	b.n	96d0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
    TF_LITE_ENSURE_EQ(context, affine_quantization->scale->size, num_channels);
    977e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    9780:	4297      	cmp	r7, r2
    9782:	d00d      	beq.n	97a0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0xfc>
    9784:	6965      	ldr	r5, [r4, #20]
    9786:	9203      	str	r2, [sp, #12]
    9788:	9702      	str	r7, [sp, #8]
    978a:	4b55      	ldr	r3, [pc, #340]	; (98e0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x23c>)
    978c:	9301      	str	r3, [sp, #4]
    978e:	4b55      	ldr	r3, [pc, #340]	; (98e4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x240>)
    9790:	9300      	str	r3, [sp, #0]
    9792:	23ef      	movs	r3, #239	; 0xef
    9794:	4a49      	ldr	r2, [pc, #292]	; (98bc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    9796:	494a      	ldr	r1, [pc, #296]	; (98c0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x21c>)
    9798:	4620      	mov	r0, r4
    979a:	47a8      	blx	r5
    979c:	4646      	mov	r6, r8
    979e:	e797      	b.n	96d0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
    TF_LITE_ENSURE_EQ(
    97a0:	f8da 2008 	ldr.w	r2, [sl, #8]
    97a4:	689b      	ldr	r3, [r3, #8]
    97a6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    97aa:	6853      	ldr	r3, [r2, #4]
    97ac:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    97ae:	4293      	cmp	r3, r2
    97b0:	d00d      	beq.n	97ce <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x12a>
    97b2:	6965      	ldr	r5, [r4, #20]
    97b4:	9303      	str	r3, [sp, #12]
    97b6:	9202      	str	r2, [sp, #8]
    97b8:	4b4b      	ldr	r3, [pc, #300]	; (98e8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x244>)
    97ba:	9301      	str	r3, [sp, #4]
    97bc:	4b48      	ldr	r3, [pc, #288]	; (98e0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x23c>)
    97be:	9300      	str	r3, [sp, #0]
    97c0:	23f0      	movs	r3, #240	; 0xf0
    97c2:	4a3e      	ldr	r2, [pc, #248]	; (98bc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    97c4:	493e      	ldr	r1, [pc, #248]	; (98c0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x21c>)
    97c6:	4620      	mov	r0, r4
    97c8:	47a8      	blx	r5
    97ca:	4646      	mov	r6, r8
    97cc:	e780      	b.n	96d0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
  const float input_scale = input->params.scale;
    97ce:	f8d5 900c 	ldr.w	r9, [r5, #12]
  const float output_scale = output->params.scale;
    97d2:	9b16      	ldr	r3, [sp, #88]	; 0x58
    97d4:	f8d3 800c 	ldr.w	r8, [r3, #12]
  const float* filter_scales = affine_quantization->scale->data;
    97d8:	f10b 0304 	add.w	r3, fp, #4
  for (int i = 0; i < num_channels; ++i) {
    97dc:	2600      	movs	r6, #0
    97de:	9405      	str	r4, [sp, #20]
    97e0:	9506      	str	r5, [sp, #24]
    97e2:	f8cd a01c 	str.w	sl, [sp, #28]
    97e6:	469a      	mov	sl, r3
    97e8:	e024      	b.n	9834 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x190>
    const float scale = is_per_channel ? filter_scales[i] : filter_scales[0];
    97ea:	f8db 0004 	ldr.w	r0, [fp, #4]
    const double filter_scale = static_cast<double>(scale);
    97ee:	f7f6 fe17 	bl	420 <__aeabi_f2d>
    97f2:	4604      	mov	r4, r0
    97f4:	460d      	mov	r5, r1
    const double effective_output_scale = static_cast<double>(input_scale) *
    97f6:	4648      	mov	r0, r9
    97f8:	f7f6 fe12 	bl	420 <__aeabi_f2d>
    97fc:	4622      	mov	r2, r4
    97fe:	462b      	mov	r3, r5
    9800:	f7f6 fe66 	bl	4d0 <__aeabi_dmul>
    9804:	4604      	mov	r4, r0
    9806:	460d      	mov	r5, r1
                                          static_cast<double>(output_scale);
    9808:	4640      	mov	r0, r8
    980a:	f7f6 fe09 	bl	420 <__aeabi_f2d>
    980e:	4602      	mov	r2, r0
    9810:	460b      	mov	r3, r1
    const double effective_output_scale = static_cast<double>(input_scale) *
    9812:	4620      	mov	r0, r4
    9814:	4629      	mov	r1, r5
    9816:	f7f6 ff85 	bl	724 <__aeabi_ddiv>
    QuantizeMultiplier(effective_output_scale, &significand, &channel_shift);
    981a:	ab0a      	add	r3, sp, #40	; 0x28
    981c:	aa09      	add	r2, sp, #36	; 0x24
    981e:	f7ff fd49 	bl	92b4 <_ZN6tflite18QuantizeMultiplierEdPiS0_>
    per_channel_multiplier[i] = significand;
    9822:	9b09      	ldr	r3, [sp, #36]	; 0x24
    9824:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    9826:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
    per_channel_shift[i] = channel_shift;
    982a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    982c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    982e:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
  for (int i = 0; i < num_channels; ++i) {
    9832:	3601      	adds	r6, #1
    9834:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    9836:	429e      	cmp	r6, r3
    9838:	da04      	bge.n	9844 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x1a0>
    const float scale = is_per_channel ? filter_scales[i] : filter_scales[0];
    983a:	2f01      	cmp	r7, #1
    983c:	ddd5      	ble.n	97ea <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x146>
    983e:	f85a 0026 	ldr.w	r0, [sl, r6, lsl #2]
    9842:	e7d4      	b.n	97ee <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x14a>
    9844:	9c05      	ldr	r4, [sp, #20]
    9846:	9d06      	ldr	r5, [sp, #24]
    9848:	f8dd a01c 	ldr.w	sl, [sp, #28]
  if (input->type == kTfLiteUInt8) {
    984c:	782b      	ldrb	r3, [r5, #0]
    984e:	2b03      	cmp	r3, #3
    9850:	d008      	beq.n	9864 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x1c0>
  if (input->type == kTfLiteInt8 || input->type == kTfLiteUInt8 ||
    9852:	782b      	ldrb	r3, [r5, #0]
    9854:	2b09      	cmp	r3, #9
    9856:	d022      	beq.n	989e <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x1fa>
    9858:	2b03      	cmp	r3, #3
    985a:	d020      	beq.n	989e <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x1fa>
    985c:	2b07      	cmp	r3, #7
    985e:	d01e      	beq.n	989e <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x1fa>
  return kTfLiteOk;
    9860:	2600      	movs	r6, #0
    9862:	e735      	b.n	96d0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
    double real_multiplier = 0.0;
    9864:	2200      	movs	r2, #0
    9866:	2300      	movs	r3, #0
    9868:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
    986c:	ab0a      	add	r3, sp, #40	; 0x28
    986e:	9301      	str	r3, [sp, #4]
    9870:	9b16      	ldr	r3, [sp, #88]	; 0x58
    9872:	9300      	str	r3, [sp, #0]
    9874:	9b04      	ldr	r3, [sp, #16]
    9876:	4652      	mov	r2, sl
    9878:	4629      	mov	r1, r5
    987a:	4620      	mov	r0, r4
    987c:	f7f7 fe60 	bl	1540 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>
    9880:	4606      	mov	r6, r0
    9882:	2800      	cmp	r0, #0
    9884:	f47f af24 	bne.w	96d0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
    QuantizeMultiplier(real_multiplier, multiplier, &exponent);
    9888:	ab09      	add	r3, sp, #36	; 0x24
    988a:	9a18      	ldr	r2, [sp, #96]	; 0x60
    988c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
    9890:	f7ff fd10 	bl	92b4 <_ZN6tflite18QuantizeMultiplierEdPiS0_>
    *shift = -exponent;
    9894:	9b09      	ldr	r3, [sp, #36]	; 0x24
    9896:	425b      	negs	r3, r3
    9898:	9a19      	ldr	r2, [sp, #100]	; 0x64
    989a:	6013      	str	r3, [r2, #0]
    989c:	e7d9      	b.n	9852 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x1ae>
    TF_LITE_ENSURE_STATUS(CalculateActivationRangeQuantized(
    989e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    98a0:	9300      	str	r3, [sp, #0]
    98a2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    98a4:	9a16      	ldr	r2, [sp, #88]	; 0x58
    98a6:	9917      	ldr	r1, [sp, #92]	; 0x5c
    98a8:	7809      	ldrb	r1, [r1, #0]
    98aa:	4620      	mov	r0, r4
    98ac:	f7ff feca 	bl	9644 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_>
    98b0:	4606      	mov	r6, r0
    98b2:	e70d      	b.n	96d0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
    98b4:	000269ac 	.word	0x000269ac
    98b8:	000269c8 	.word	0x000269c8
    98bc:	000268d4 	.word	0x000268d4
    98c0:	00026990 	.word	0x00026990
    98c4:	000269e4 	.word	0x000269e4
    98c8:	00026a30 	.word	0x00026a30
    98cc:	000266d0 	.word	0x000266d0
    98d0:	00026a00 	.word	0x00026a00
    98d4:	00026a14 	.word	0x00026a14
    98d8:	00026a6c 	.word	0x00026a6c
    98dc:	00026a78 	.word	0x00026a78
    98e0:	00026a88 	.word	0x00026a88
    98e4:	00026a98 	.word	0x00026a98
    98e8:	00026abc 	.word	0x00026abc

000098ec <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>:
}  // NOLINT[readability/fn_size]
#endif  // !defined(TF_LITE_STATIC_MEMORY)
}  // namespace

TfLiteStatus ConvertTensorType(TensorType tensor_type, TfLiteType* type,
                               ErrorReporter* error_reporter) {
    98ec:	b508      	push	{r3, lr}
    98ee:	4613      	mov	r3, r2
  switch (tensor_type) {
    98f0:	280f      	cmp	r0, #15
    98f2:	d848      	bhi.n	9986 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x9a>
    98f4:	e8df f000 	tbb	[pc, r0]
    98f8:	1f17080c 	.word	0x1f17080c
    98fc:	13332f27 	.word	0x13332f27
    9900:	3b0f2337 	.word	0x3b0f2337
    9904:	1b433f2b 	.word	0x1b433f2b
    case TensorType_FLOAT16:
      *type = kTfLiteFloat16;
    9908:	230a      	movs	r3, #10
    990a:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    990c:	2000      	movs	r0, #0
      *type = kTfLiteNoType;
      TF_LITE_REPORT_ERROR(error_reporter,
                           "Unsupported data type %d in tensor\n", tensor_type);
      return kTfLiteError;
  }
}
    990e:	bd08      	pop	{r3, pc}
      *type = kTfLiteFloat32;
    9910:	2301      	movs	r3, #1
    9912:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9914:	e7fb      	b.n	990e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteFloat64;
    9916:	230b      	movs	r3, #11
    9918:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    991a:	2000      	movs	r0, #0
    991c:	e7f7      	b.n	990e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt16;
    991e:	2307      	movs	r3, #7
    9920:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9922:	2000      	movs	r0, #0
    9924:	e7f3      	b.n	990e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt32;
    9926:	2302      	movs	r3, #2
    9928:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    992a:	2000      	movs	r0, #0
    992c:	e7ef      	b.n	990e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt32;
    992e:	2310      	movs	r3, #16
    9930:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9932:	2000      	movs	r0, #0
    9934:	e7eb      	b.n	990e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt8;
    9936:	2303      	movs	r3, #3
    9938:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    993a:	2000      	movs	r0, #0
    993c:	e7e7      	b.n	990e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt8;
    993e:	2309      	movs	r3, #9
    9940:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9942:	2000      	movs	r0, #0
    9944:	e7e3      	b.n	990e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt64;
    9946:	2304      	movs	r3, #4
    9948:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    994a:	2000      	movs	r0, #0
    994c:	e7df      	b.n	990e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt64;
    994e:	230d      	movs	r3, #13
    9950:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9952:	2000      	movs	r0, #0
    9954:	e7db      	b.n	990e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteString;
    9956:	2305      	movs	r3, #5
    9958:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    995a:	2000      	movs	r0, #0
    995c:	e7d7      	b.n	990e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteBool;
    995e:	2306      	movs	r3, #6
    9960:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9962:	2000      	movs	r0, #0
    9964:	e7d3      	b.n	990e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteComplex64;
    9966:	2308      	movs	r3, #8
    9968:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    996a:	2000      	movs	r0, #0
    996c:	e7cf      	b.n	990e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteComplex128;
    996e:	230c      	movs	r3, #12
    9970:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9972:	2000      	movs	r0, #0
    9974:	e7cb      	b.n	990e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteResource;
    9976:	230e      	movs	r3, #14
    9978:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    997a:	2000      	movs	r0, #0
    997c:	e7c7      	b.n	990e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteVariant;
    997e:	230f      	movs	r3, #15
    9980:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9982:	2000      	movs	r0, #0
    9984:	e7c3      	b.n	990e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteNoType;
    9986:	2200      	movs	r2, #0
    9988:	700a      	strb	r2, [r1, #0]
      TF_LITE_REPORT_ERROR(error_reporter,
    998a:	4602      	mov	r2, r0
    998c:	4902      	ldr	r1, [pc, #8]	; (9998 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xac>)
    998e:	4618      	mov	r0, r3
    9990:	f00a f97d 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    9994:	2001      	movs	r0, #1
    9996:	e7ba      	b.n	990e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
    9998:	00026afc 	.word	0x00026afc

0000999c <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc>:
    int* buffer, ErrorReporter* error_reporter, const char* op_name) {
    999c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    99a0:	461c      	mov	r4, r3
  if (!flat_vector) {
    99a2:	b1d1      	cbz	r1, 99da <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x3e>
    99a4:	4680      	mov	r8, r0
    99a6:	4617      	mov	r7, r2
    99a8:	460d      	mov	r5, r1
  uoffset_t size() const { return EndianScalar(length_); }
    99aa:	6808      	ldr	r0, [r1, #0]
    99ac:	f008 fa07 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    99b0:	4606      	mov	r6, r0
    if (num_dimensions > max_size_of_buffer / sizeof(int)) {
    99b2:	ebb0 0f98 	cmp.w	r0, r8, lsr #2
    99b6:	d817      	bhi.n	99e8 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x4c>
      for (size_t i = 0; i < num_dimensions; ++i) {
    99b8:	2400      	movs	r4, #0
    99ba:	42b4      	cmp	r4, r6
    99bc:	d222      	bcs.n	9a04 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x68>
    99be:	6828      	ldr	r0, [r5, #0]
    99c0:	f008 f9fd 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    99c4:	4284      	cmp	r4, r0
    99c6:	d216      	bcs.n	99f6 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x5a>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    99c8:	1d2b      	adds	r3, r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    99ca:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
    99ce:	f009 fc1a 	bl	13206 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
        buffer[i] = flat_vector->Get(i);
    99d2:	f847 0024 	str.w	r0, [r7, r4, lsl #2]
      for (size_t i = 0; i < num_dimensions; ++i) {
    99d6:	3401      	adds	r4, #1
    99d8:	e7ef      	b.n	99ba <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x1e>
    TF_LITE_REPORT_ERROR(error_reporter,
    99da:	9a06      	ldr	r2, [sp, #24]
    99dc:	490b      	ldr	r1, [pc, #44]	; (9a0c <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x70>)
    99de:	4618      	mov	r0, r3
    99e0:	f00a f955 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    99e4:	2001      	movs	r0, #1
    99e6:	e00e      	b.n	9a06 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x6a>
      TF_LITE_REPORT_ERROR(
    99e8:	9a06      	ldr	r2, [sp, #24]
    99ea:	4909      	ldr	r1, [pc, #36]	; (9a10 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x74>)
    99ec:	4620      	mov	r0, r4
    99ee:	f00a f94e 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    99f2:	2001      	movs	r0, #1
    99f4:	e007      	b.n	9a06 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x6a>
    FLATBUFFERS_ASSERT(i < size());
    99f6:	4b07      	ldr	r3, [pc, #28]	; (9a14 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x78>)
    99f8:	4a07      	ldr	r2, [pc, #28]	; (9a18 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x7c>)
    99fa:	f44f 7183 	mov.w	r1, #262	; 0x106
    99fe:	4807      	ldr	r0, [pc, #28]	; (9a1c <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x80>)
    9a00:	f006 ff74 	bl	108ec <__assert_func>
  return kTfLiteOk;
    9a04:	2000      	movs	r0, #0
}
    9a06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9a0a:	bf00      	nop
    9a0c:	00026b20 	.word	0x00026b20
    9a10:	00026b50 	.word	0x00026b50
    9a14:	00024e20 	.word	0x00024e20
    9a18:	00024e2c 	.word	0x00024e2c
    9a1c:	00024eec 	.word	0x00024eec

00009a20 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
  return kTfLiteOk;
}

TfLiteStatus ParseReshape(const Operator* op, ErrorReporter* error_reporter,
                          BuiltinDataAllocator* allocator,
                          void** builtin_data) {
    9a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9a24:	b084      	sub	sp, #16
    9a26:	4604      	mov	r4, r0
    9a28:	4688      	mov	r8, r1
    9a2a:	4615      	mov	r5, r2
    9a2c:	461f      	mov	r7, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
    9a2e:	f00a f920 	bl	13c72 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
  template <typename T>
  T* AllocatePOD() {
    // TODO(b/154346074): Change this to is_trivially_destructible when all
    // platform targets support that properly.
    static_assert(std::is_pod<T>::value, "Builtin data structure must be POD.");
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
    9a32:	682b      	ldr	r3, [r5, #0]
    9a34:	681b      	ldr	r3, [r3, #0]
    9a36:	2204      	movs	r2, #4
    9a38:	2124      	movs	r1, #36	; 0x24
    9a3a:	4628      	mov	r0, r5
    9a3c:	4798      	blx	r3
    return new (allocated_memory) T();
    9a3e:	4606      	mov	r6, r0
    9a40:	b118      	cbz	r0, 9a4a <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x2a>
    9a42:	2224      	movs	r2, #36	; 0x24
    9a44:	2100      	movs	r1, #0
    9a46:	f00c fb5e 	bl	16106 <memset>
      constexpr _Head_base(const _Head_base&) = default;
      constexpr _Head_base(_Head_base&&) = default;

      template<typename _UHead>
        constexpr _Head_base(_UHead&& __h)
	: _M_head_impl(std::forward<_UHead>(__h)) { }
    9a4a:	9502      	str	r5, [sp, #8]
    9a4c:	9603      	str	r6, [sp, #12]
  SafeBuiltinDataAllocator safe_allocator(allocator);

  std::unique_ptr<TfLiteReshapeParams,
                  SafeBuiltinDataAllocator::BuiltinDataDeleter>
      params = safe_allocator.Allocate<TfLiteReshapeParams>();
  TF_LITE_ENSURE(error_reporter, params != nullptr);
    9a4e:	b336      	cbz	r6, 9a9e <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x7e>
    return data_ - ReadScalar<soffset_t>(data_);
    9a50:	4620      	mov	r0, r4
    9a52:	f009 fbd9 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9a56:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9a58:	4628      	mov	r0, r5
    9a5a:	f009 fbdb 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9a5e:	280a      	cmp	r0, #10
    9a60:	d92a      	bls.n	9ab8 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x98>
    9a62:	f105 000a 	add.w	r0, r5, #10
    9a66:	f009 fbd5 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9a6a:	b338      	cbz	r0, 9abc <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x9c>
    9a6c:	4420      	add	r0, r4
    9a6e:	f009 fc9a 	bl	133a6 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    return builtin_options_type() == tflite::BuiltinOptions_ReshapeOptions ? static_cast<const tflite::ReshapeOptions *>(builtin_options()) : nullptr;
    9a72:	2811      	cmp	r0, #17
    9a74:	d128      	bne.n	9ac8 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa8>
    return data_ - ReadScalar<soffset_t>(data_);
    9a76:	4620      	mov	r0, r4
    9a78:	f009 fbc6 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9a7c:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9a7e:	4628      	mov	r0, r5
    9a80:	f009 fbc8 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9a84:	280c      	cmp	r0, #12
    9a86:	d91b      	bls.n	9ac0 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa0>
    9a88:	f105 000c 	add.w	r0, r5, #12
    9a8c:	f009 fbc2 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    9a90:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9a92:	b1b8      	cbz	r0, 9ac4 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa4>
    9a94:	4620      	mov	r0, r4
    9a96:	f009 fbb1 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    9a9a:	4404      	add	r4, r0
    9a9c:	e015      	b.n	9aca <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xaa>
    9a9e:	4b26      	ldr	r3, [pc, #152]	; (9b38 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x118>)
    9aa0:	9301      	str	r3, [sp, #4]
    9aa2:	f240 63c3 	movw	r3, #1731	; 0x6c3
    9aa6:	9300      	str	r3, [sp, #0]
    9aa8:	4b24      	ldr	r3, [pc, #144]	; (9b3c <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x11c>)
    9aaa:	4a25      	ldr	r2, [pc, #148]	; (9b40 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x120>)
    9aac:	4641      	mov	r1, r8
    9aae:	4640      	mov	r0, r8
    9ab0:	f00a f8fc 	bl	13cac <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    9ab4:	2501      	movs	r5, #1
    9ab6:	e030      	b.n	9b1a <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xfa>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9ab8:	2000      	movs	r0, #0
    9aba:	e7d6      	b.n	9a6a <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x4a>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9abc:	2000      	movs	r0, #0
    9abe:	e7d8      	b.n	9a72 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x52>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9ac0:	2000      	movs	r0, #0
    9ac2:	e7e5      	b.n	9a90 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x70>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9ac4:	2400      	movs	r4, #0
    9ac6:	e000      	b.n	9aca <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xaa>
    9ac8:	2400      	movs	r4, #0

  const ReshapeOptions* schema_params = op->builtin_options_as_ReshapeOptions();

  if (schema_params != nullptr) {
    9aca:	b314      	cbz	r4, 9b12 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf2>
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_NEW_SHAPE);
    9acc:	4625      	mov	r5, r4
    return data_ - ReadScalar<soffset_t>(data_);
    9ace:	4620      	mov	r0, r4
    9ad0:	f009 fb9a 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9ad4:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9ad6:	4620      	mov	r0, r4
    9ad8:	f009 fb9c 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9adc:	2804      	cmp	r0, #4
    9ade:	d926      	bls.n	9b2e <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x10e>
    9ae0:	1d20      	adds	r0, r4, #4
    9ae2:	f009 fb97 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    9ae6:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9ae8:	b318      	cbz	r0, 9b32 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x112>
    9aea:	4628      	mov	r0, r5
    9aec:	f009 fb86 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    9af0:	182c      	adds	r4, r5, r0
    const flatbuffers::Vector<int32_t>* new_shape = schema_params->new_shape();
    if (new_shape != nullptr) {
    9af2:	b174      	cbz	r4, 9b12 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf2>
      TF_LITE_ENSURE_STATUS(
    9af4:	4b13      	ldr	r3, [pc, #76]	; (9b44 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x124>)
    9af6:	9300      	str	r3, [sp, #0]
    9af8:	4643      	mov	r3, r8
    9afa:	4632      	mov	r2, r6
    9afc:	4621      	mov	r1, r4
    9afe:	2020      	movs	r0, #32
    9b00:	f7ff ff4c 	bl	999c <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc>
    9b04:	4605      	mov	r5, r0
    9b06:	b940      	cbnz	r0, 9b1a <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xfa>
  uoffset_t size() const { return EndianScalar(length_); }
    9b08:	6820      	ldr	r0, [r4, #0]
    9b0a:	f008 f958 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      template<typename _Del>
      __uniq_ptr_impl(pointer __p, _Del&& __d)
	: _M_t(__p, std::forward<_Del>(__d)) { }

      pointer&   _M_ptr() { return std::get<0>(_M_t); }
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
    9b0e:	9b03      	ldr	r3, [sp, #12]
          FlatBufferIntVectorToArray(sizeof(params->shape), new_shape,
                                     params->shape, error_reporter, "reshape"));
      params->num_dimensions = new_shape->size();
    9b10:	6218      	str	r0, [r3, #32]
    9b12:	9b03      	ldr	r3, [sp, #12]
      /// Release ownership of any stored pointer.
      pointer
      release() noexcept
      {
	pointer __p = get();
	_M_t._M_ptr() = pointer();
    9b14:	2500      	movs	r5, #0
    9b16:	9503      	str	r5, [sp, #12]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better undertand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
    9b18:	603b      	str	r3, [r7, #0]
	if (__ptr != nullptr)
    9b1a:	9903      	ldr	r1, [sp, #12]
    9b1c:	b119      	cbz	r1, 9b26 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x106>
    void operator()(void* data) { allocator_->Deallocate(data); }
    9b1e:	9802      	ldr	r0, [sp, #8]
    9b20:	6803      	ldr	r3, [r0, #0]
    9b22:	685b      	ldr	r3, [r3, #4]
    9b24:	4798      	blx	r3
  return kTfLiteOk;
}
    9b26:	4628      	mov	r0, r5
    9b28:	b004      	add	sp, #16
    9b2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9b2e:	2000      	movs	r0, #0
    9b30:	e7d9      	b.n	9ae6 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc6>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9b32:	2400      	movs	r4, #0
    9b34:	e7dd      	b.n	9af2 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd2>
    9b36:	bf00      	nop
    9b38:	00026bec 	.word	0x00026bec
    9b3c:	00026b94 	.word	0x00026b94
    9b40:	000266d0 	.word	0x000266d0
    9b44:	00026c00 	.word	0x00026c00

00009b48 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                       BuiltinDataAllocator* allocator, void** builtin_data) {
    9b48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9b4c:	b084      	sub	sp, #16
    9b4e:	4604      	mov	r4, r0
    9b50:	4688      	mov	r8, r1
    9b52:	4615      	mov	r5, r2
    9b54:	461e      	mov	r6, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
    9b56:	f00a f88c 	bl	13c72 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
    9b5a:	682b      	ldr	r3, [r5, #0]
    9b5c:	681b      	ldr	r3, [r3, #0]
    9b5e:	2204      	movs	r2, #4
    9b60:	2128      	movs	r1, #40	; 0x28
    9b62:	4628      	mov	r0, r5
    9b64:	4798      	blx	r3
    return new (allocated_memory) T();
    9b66:	4607      	mov	r7, r0
    9b68:	b118      	cbz	r0, 9b72 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x2a>
    9b6a:	2228      	movs	r2, #40	; 0x28
    9b6c:	2100      	movs	r1, #0
    9b6e:	f00c faca 	bl	16106 <memset>
    9b72:	9502      	str	r5, [sp, #8]
    9b74:	9703      	str	r7, [sp, #12]
  TF_LITE_ENSURE(error_reporter, params != nullptr);
    9b76:	b337      	cbz	r7, 9bc6 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x7e>
    return data_ - ReadScalar<soffset_t>(data_);
    9b78:	4620      	mov	r0, r4
    9b7a:	f009 fb45 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9b7e:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9b80:	4628      	mov	r0, r5
    9b82:	f009 fb47 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9b86:	280a      	cmp	r0, #10
    9b88:	d92a      	bls.n	9be0 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x98>
    9b8a:	f105 000a 	add.w	r0, r5, #10
    9b8e:	f009 fb41 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9b92:	b338      	cbz	r0, 9be4 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x9c>
    9b94:	4420      	add	r0, r4
    9b96:	f009 fc06 	bl	133a6 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    return builtin_options_type() == tflite::BuiltinOptions_Pool2DOptions ? static_cast<const tflite::Pool2DOptions *>(builtin_options()) : nullptr;
    9b9a:	2805      	cmp	r0, #5
    9b9c:	d128      	bne.n	9bf0 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa8>
    return data_ - ReadScalar<soffset_t>(data_);
    9b9e:	4620      	mov	r0, r4
    9ba0:	f009 fb32 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9ba4:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9ba6:	4628      	mov	r0, r5
    9ba8:	f009 fb34 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9bac:	280c      	cmp	r0, #12
    9bae:	d91b      	bls.n	9be8 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa0>
    9bb0:	f105 000c 	add.w	r0, r5, #12
    9bb4:	f009 fb2e 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    9bb8:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9bba:	b1b8      	cbz	r0, 9bec <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa4>
    9bbc:	4620      	mov	r0, r4
    9bbe:	f009 fb1d 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    9bc2:	4404      	add	r4, r0
    9bc4:	e015      	b.n	9bf2 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xaa>
    9bc6:	4b5b      	ldr	r3, [pc, #364]	; (9d34 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ec>)
    9bc8:	9301      	str	r3, [sp, #4]
    9bca:	f240 6361 	movw	r3, #1633	; 0x661
    9bce:	9300      	str	r3, [sp, #0]
    9bd0:	4b59      	ldr	r3, [pc, #356]	; (9d38 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1f0>)
    9bd2:	4a5a      	ldr	r2, [pc, #360]	; (9d3c <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1f4>)
    9bd4:	4641      	mov	r1, r8
    9bd6:	4640      	mov	r0, r8
    9bd8:	f00a f868 	bl	13cac <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    9bdc:	2401      	movs	r4, #1
    9bde:	e086      	b.n	9cee <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a6>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9be0:	2000      	movs	r0, #0
    9be2:	e7d6      	b.n	9b92 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x4a>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9be4:	2000      	movs	r0, #0
    9be6:	e7d8      	b.n	9b9a <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x52>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9be8:	2000      	movs	r0, #0
    9bea:	e7e5      	b.n	9bb8 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x70>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9bec:	2400      	movs	r4, #0
    9bee:	e000      	b.n	9bf2 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xaa>
    9bf0:	2400      	movs	r4, #0
  if (schema_params != nullptr) {
    9bf2:	2c00      	cmp	r4, #0
    9bf4:	d077      	beq.n	9ce6 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x19e>
    return static_cast<tflite::Padding>(GetField<int8_t>(VT_PADDING, 0));
    9bf6:	4625      	mov	r5, r4
    return data_ - ReadScalar<soffset_t>(data_);
    9bf8:	4620      	mov	r0, r4
    9bfa:	f009 fb05 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9bfe:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9c00:	4620      	mov	r0, r4
    9c02:	f009 fb07 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9c06:	2804      	cmp	r0, #4
    9c08:	d97b      	bls.n	9d02 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ba>
    9c0a:	1d20      	adds	r0, r4, #4
    9c0c:	f009 fb02 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9c10:	2800      	cmp	r0, #0
    9c12:	d078      	beq.n	9d06 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1be>
    9c14:	4428      	add	r0, r5
    9c16:	f009 fb03 	bl	13220 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    params->padding = ConvertPadding(schema_params->padding());
    9c1a:	b2c0      	uxtb	r0, r0
    9c1c:	f00a f820 	bl	13c60 <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE>
    9c20:	7038      	strb	r0, [r7, #0]
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
    9c22:	9f03      	ldr	r7, [sp, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    9c24:	4628      	mov	r0, r5
    9c26:	f009 faef 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9c2a:	1a2c      	subs	r4, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9c2c:	4620      	mov	r0, r4
    9c2e:	f009 faf1 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9c32:	2806      	cmp	r0, #6
    9c34:	d969      	bls.n	9d0a <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1c2>
    9c36:	1da0      	adds	r0, r4, #6
    9c38:	f009 faec 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9c3c:	2800      	cmp	r0, #0
    9c3e:	d066      	beq.n	9d0e <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1c6>
    9c40:	4428      	add	r0, r5
    9c42:	f009 fae1 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->stride_width = schema_params->stride_w();
    9c46:	6078      	str	r0, [r7, #4]
    9c48:	9c03      	ldr	r4, [sp, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    9c4a:	4628      	mov	r0, r5
    9c4c:	f009 fadc 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9c50:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9c52:	4638      	mov	r0, r7
    9c54:	f009 fade 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9c58:	2808      	cmp	r0, #8
    9c5a:	d95a      	bls.n	9d12 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ca>
    9c5c:	f107 0008 	add.w	r0, r7, #8
    9c60:	f009 fad8 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9c64:	2800      	cmp	r0, #0
    9c66:	d056      	beq.n	9d16 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ce>
    9c68:	4428      	add	r0, r5
    9c6a:	f009 facd 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->stride_height = schema_params->stride_h();
    9c6e:	60a0      	str	r0, [r4, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    9c70:	4628      	mov	r0, r5
    9c72:	f009 fac9 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9c76:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9c78:	4638      	mov	r0, r7
    9c7a:	f009 facb 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9c7e:	280a      	cmp	r0, #10
    9c80:	d94b      	bls.n	9d1a <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1d2>
    9c82:	f107 000a 	add.w	r0, r7, #10
    9c86:	f009 fac5 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9c8a:	2800      	cmp	r0, #0
    9c8c:	d047      	beq.n	9d1e <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1d6>
    9c8e:	4428      	add	r0, r5
    9c90:	f009 faba 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->filter_width = schema_params->filter_width();
    9c94:	60e0      	str	r0, [r4, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    9c96:	4628      	mov	r0, r5
    9c98:	f009 fab6 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9c9c:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9c9e:	4638      	mov	r0, r7
    9ca0:	f009 fab8 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9ca4:	280c      	cmp	r0, #12
    9ca6:	d93c      	bls.n	9d22 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1da>
    9ca8:	f107 000c 	add.w	r0, r7, #12
    9cac:	f009 fab2 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9cb0:	2800      	cmp	r0, #0
    9cb2:	d038      	beq.n	9d26 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1de>
    9cb4:	4428      	add	r0, r5
    9cb6:	f009 faa7 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->filter_height = schema_params->filter_height();
    9cba:	6120      	str	r0, [r4, #16]
    return data_ - ReadScalar<soffset_t>(data_);
    9cbc:	4628      	mov	r0, r5
    9cbe:	f009 faa3 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9cc2:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9cc4:	4638      	mov	r0, r7
    9cc6:	f009 faa5 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9cca:	280e      	cmp	r0, #14
    9ccc:	d92d      	bls.n	9d2a <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1e2>
    9cce:	f107 000e 	add.w	r0, r7, #14
    9cd2:	f009 fa9f 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9cd6:	b350      	cbz	r0, 9d2e <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1e6>
    9cd8:	4428      	add	r0, r5
    9cda:	f009 faa1 	bl	13220 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
        ConvertActivation(schema_params->fused_activation_function());
    9cde:	b2c0      	uxtb	r0, r0
    9ce0:	f009 ffb4 	bl	13c4c <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>
    params->activation =
    9ce4:	7520      	strb	r0, [r4, #20]
    9ce6:	9b03      	ldr	r3, [sp, #12]
	_M_t._M_ptr() = pointer();
    9ce8:	2400      	movs	r4, #0
    9cea:	9403      	str	r4, [sp, #12]
  *builtin_data = params.release();
    9cec:	6033      	str	r3, [r6, #0]
	if (__ptr != nullptr)
    9cee:	9903      	ldr	r1, [sp, #12]
    9cf0:	b119      	cbz	r1, 9cfa <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1b2>
    void operator()(void* data) { allocator_->Deallocate(data); }
    9cf2:	9802      	ldr	r0, [sp, #8]
    9cf4:	6803      	ldr	r3, [r0, #0]
    9cf6:	685b      	ldr	r3, [r3, #4]
    9cf8:	4798      	blx	r3
}
    9cfa:	4620      	mov	r0, r4
    9cfc:	b004      	add	sp, #16
    9cfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9d02:	2000      	movs	r0, #0
    9d04:	e784      	b.n	9c10 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc8>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9d06:	2000      	movs	r0, #0
    9d08:	e787      	b.n	9c1a <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd2>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9d0a:	2000      	movs	r0, #0
    9d0c:	e796      	b.n	9c3c <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf4>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9d0e:	2000      	movs	r0, #0
    9d10:	e799      	b.n	9c46 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xfe>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9d12:	2000      	movs	r0, #0
    9d14:	e7a6      	b.n	9c64 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x11c>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9d16:	2000      	movs	r0, #0
    9d18:	e7a9      	b.n	9c6e <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x126>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9d1a:	2000      	movs	r0, #0
    9d1c:	e7b5      	b.n	9c8a <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x142>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9d1e:	2000      	movs	r0, #0
    9d20:	e7b8      	b.n	9c94 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x14c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9d22:	2000      	movs	r0, #0
    9d24:	e7c4      	b.n	9cb0 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x168>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9d26:	2000      	movs	r0, #0
    9d28:	e7c7      	b.n	9cba <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x172>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9d2a:	2000      	movs	r0, #0
    9d2c:	e7d3      	b.n	9cd6 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x18e>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9d2e:	2000      	movs	r0, #0
    9d30:	e7d5      	b.n	9cde <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x196>
    9d32:	bf00      	nop
    9d34:	00026bec 	.word	0x00026bec
    9d38:	00026b94 	.word	0x00026b94
    9d3c:	000266d0 	.word	0x000266d0

00009d40 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                         BuiltinDataAllocator* allocator, void** builtin_data) {
    9d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9d44:	b084      	sub	sp, #16
    9d46:	4604      	mov	r4, r0
    9d48:	4688      	mov	r8, r1
    9d4a:	4615      	mov	r5, r2
    9d4c:	461f      	mov	r7, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
    9d4e:	f009 ff90 	bl	13c72 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
    9d52:	682b      	ldr	r3, [r5, #0]
    9d54:	681b      	ldr	r3, [r3, #0]
    9d56:	2204      	movs	r2, #4
    9d58:	2118      	movs	r1, #24
    9d5a:	4628      	mov	r0, r5
    9d5c:	4798      	blx	r3
    return new (allocated_memory) T();
    9d5e:	4606      	mov	r6, r0
    9d60:	b130      	cbz	r0, 9d70 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x30>
    9d62:	2300      	movs	r3, #0
    9d64:	6003      	str	r3, [r0, #0]
    9d66:	6043      	str	r3, [r0, #4]
    9d68:	6083      	str	r3, [r0, #8]
    9d6a:	60c3      	str	r3, [r0, #12]
    9d6c:	6103      	str	r3, [r0, #16]
    9d6e:	6143      	str	r3, [r0, #20]
    9d70:	9502      	str	r5, [sp, #8]
    9d72:	9603      	str	r6, [sp, #12]
  TF_LITE_ENSURE(error_reporter, params != nullptr);
    9d74:	b336      	cbz	r6, 9dc4 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x84>
    return data_ - ReadScalar<soffset_t>(data_);
    9d76:	4620      	mov	r0, r4
    9d78:	f009 fa46 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9d7c:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9d7e:	4628      	mov	r0, r5
    9d80:	f009 fa48 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9d84:	280a      	cmp	r0, #10
    9d86:	d92a      	bls.n	9dde <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x9e>
    9d88:	f105 000a 	add.w	r0, r5, #10
    9d8c:	f009 fa42 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9d90:	b338      	cbz	r0, 9de2 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa2>
    9d92:	4420      	add	r0, r4
    9d94:	f009 fb07 	bl	133a6 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    return builtin_options_type() == tflite::BuiltinOptions_Conv2DOptions ? static_cast<const tflite::Conv2DOptions *>(builtin_options()) : nullptr;
    9d98:	2801      	cmp	r0, #1
    9d9a:	d128      	bne.n	9dee <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xae>
    return data_ - ReadScalar<soffset_t>(data_);
    9d9c:	4620      	mov	r0, r4
    9d9e:	f009 fa33 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9da2:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9da4:	4628      	mov	r0, r5
    9da6:	f009 fa35 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9daa:	280c      	cmp	r0, #12
    9dac:	d91b      	bls.n	9de6 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa6>
    9dae:	f105 000c 	add.w	r0, r5, #12
    9db2:	f009 fa2f 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    9db6:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9db8:	b1b8      	cbz	r0, 9dea <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xaa>
    9dba:	4620      	mov	r0, r4
    9dbc:	f009 fa1e 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    9dc0:	4404      	add	r4, r0
    9dc2:	e015      	b.n	9df0 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb0>
    9dc4:	4b5a      	ldr	r3, [pc, #360]	; (9f30 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1f0>)
    9dc6:	9301      	str	r3, [sp, #4]
    9dc8:	f240 434d 	movw	r3, #1101	; 0x44d
    9dcc:	9300      	str	r3, [sp, #0]
    9dce:	4b59      	ldr	r3, [pc, #356]	; (9f34 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1f4>)
    9dd0:	4a59      	ldr	r2, [pc, #356]	; (9f38 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1f8>)
    9dd2:	4641      	mov	r1, r8
    9dd4:	4640      	mov	r0, r8
    9dd6:	f009 ff69 	bl	13cac <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    9dda:	2401      	movs	r4, #1
    9ddc:	e086      	b.n	9eec <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ac>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9dde:	2000      	movs	r0, #0
    9de0:	e7d6      	b.n	9d90 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x50>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9de2:	2000      	movs	r0, #0
    9de4:	e7d8      	b.n	9d98 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x58>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9de6:	2000      	movs	r0, #0
    9de8:	e7e5      	b.n	9db6 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x76>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9dea:	2400      	movs	r4, #0
    9dec:	e000      	b.n	9df0 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb0>
    9dee:	2400      	movs	r4, #0
  if (schema_params != nullptr) {
    9df0:	2c00      	cmp	r4, #0
    9df2:	d077      	beq.n	9ee4 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a4>
    return static_cast<tflite::Padding>(GetField<int8_t>(VT_PADDING, 0));
    9df4:	4625      	mov	r5, r4
    return data_ - ReadScalar<soffset_t>(data_);
    9df6:	4620      	mov	r0, r4
    9df8:	f009 fa06 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9dfc:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9dfe:	4620      	mov	r0, r4
    9e00:	f009 fa08 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9e04:	2804      	cmp	r0, #4
    9e06:	d97b      	bls.n	9f00 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1c0>
    9e08:	1d20      	adds	r0, r4, #4
    9e0a:	f009 fa03 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9e0e:	2800      	cmp	r0, #0
    9e10:	d078      	beq.n	9f04 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1c4>
    9e12:	4428      	add	r0, r5
    9e14:	f009 fa04 	bl	13220 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    params->padding = ConvertPadding(schema_params->padding());
    9e18:	b2c0      	uxtb	r0, r0
    9e1a:	f009 ff21 	bl	13c60 <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE>
    9e1e:	7030      	strb	r0, [r6, #0]
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
    9e20:	9e03      	ldr	r6, [sp, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    9e22:	4628      	mov	r0, r5
    9e24:	f009 f9f0 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9e28:	1a2c      	subs	r4, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9e2a:	4620      	mov	r0, r4
    9e2c:	f009 f9f2 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9e30:	2806      	cmp	r0, #6
    9e32:	d969      	bls.n	9f08 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1c8>
    9e34:	1da0      	adds	r0, r4, #6
    9e36:	f009 f9ed 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9e3a:	2800      	cmp	r0, #0
    9e3c:	d066      	beq.n	9f0c <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1cc>
    9e3e:	4428      	add	r0, r5
    9e40:	f009 f9e2 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->stride_width = schema_params->stride_w();
    9e44:	6070      	str	r0, [r6, #4]
    9e46:	9c03      	ldr	r4, [sp, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    9e48:	4628      	mov	r0, r5
    9e4a:	f009 f9dd 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9e4e:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9e50:	4630      	mov	r0, r6
    9e52:	f009 f9df 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9e56:	2808      	cmp	r0, #8
    9e58:	d95a      	bls.n	9f10 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1d0>
    9e5a:	f106 0008 	add.w	r0, r6, #8
    9e5e:	f009 f9d9 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9e62:	2800      	cmp	r0, #0
    9e64:	d056      	beq.n	9f14 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1d4>
    9e66:	4428      	add	r0, r5
    9e68:	f009 f9ce 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->stride_height = schema_params->stride_h();
    9e6c:	60a0      	str	r0, [r4, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    9e6e:	4628      	mov	r0, r5
    9e70:	f009 f9ca 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9e74:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9e76:	4630      	mov	r0, r6
    9e78:	f009 f9cc 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9e7c:	280a      	cmp	r0, #10
    9e7e:	d94b      	bls.n	9f18 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1d8>
    9e80:	f106 000a 	add.w	r0, r6, #10
    9e84:	f009 f9c6 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9e88:	2800      	cmp	r0, #0
    9e8a:	d047      	beq.n	9f1c <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1dc>
    9e8c:	4428      	add	r0, r5
    9e8e:	f009 f9c7 	bl	13220 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
        ConvertActivation(schema_params->fused_activation_function());
    9e92:	b2c0      	uxtb	r0, r0
    9e94:	f009 feda 	bl	13c4c <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>
    params->activation =
    9e98:	7320      	strb	r0, [r4, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    9e9a:	4628      	mov	r0, r5
    9e9c:	f009 f9b4 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9ea0:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9ea2:	4630      	mov	r0, r6
    9ea4:	f009 f9b6 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9ea8:	280c      	cmp	r0, #12
    9eaa:	d939      	bls.n	9f20 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1e0>
    9eac:	f106 000c 	add.w	r0, r6, #12
    9eb0:	f009 f9b0 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9eb4:	2800      	cmp	r0, #0
    9eb6:	d035      	beq.n	9f24 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1e4>
    9eb8:	4428      	add	r0, r5
    9eba:	f009 f9a5 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->dilation_width_factor = schema_params->dilation_w_factor();
    9ebe:	6120      	str	r0, [r4, #16]
    return data_ - ReadScalar<soffset_t>(data_);
    9ec0:	4628      	mov	r0, r5
    9ec2:	f009 f9a1 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9ec6:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9ec8:	4630      	mov	r0, r6
    9eca:	f009 f9a3 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9ece:	280e      	cmp	r0, #14
    9ed0:	d92a      	bls.n	9f28 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1e8>
    9ed2:	f106 000e 	add.w	r0, r6, #14
    9ed6:	f009 f99d 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9eda:	b338      	cbz	r0, 9f2c <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ec>
    9edc:	4428      	add	r0, r5
    9ede:	f009 f993 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->dilation_height_factor = schema_params->dilation_h_factor();
    9ee2:	6160      	str	r0, [r4, #20]
    9ee4:	9b03      	ldr	r3, [sp, #12]
	_M_t._M_ptr() = pointer();
    9ee6:	2400      	movs	r4, #0
    9ee8:	9403      	str	r4, [sp, #12]
  *builtin_data = params.release();
    9eea:	603b      	str	r3, [r7, #0]
	if (__ptr != nullptr)
    9eec:	9903      	ldr	r1, [sp, #12]
    9eee:	b119      	cbz	r1, 9ef8 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1b8>
    void operator()(void* data) { allocator_->Deallocate(data); }
    9ef0:	9802      	ldr	r0, [sp, #8]
    9ef2:	6803      	ldr	r3, [r0, #0]
    9ef4:	685b      	ldr	r3, [r3, #4]
    9ef6:	4798      	blx	r3
}
    9ef8:	4620      	mov	r0, r4
    9efa:	b004      	add	sp, #16
    9efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9f00:	2000      	movs	r0, #0
    9f02:	e784      	b.n	9e0e <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xce>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9f04:	2000      	movs	r0, #0
    9f06:	e787      	b.n	9e18 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd8>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9f08:	2000      	movs	r0, #0
    9f0a:	e796      	b.n	9e3a <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xfa>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9f0c:	2000      	movs	r0, #0
    9f0e:	e799      	b.n	9e44 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x104>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9f10:	2000      	movs	r0, #0
    9f12:	e7a6      	b.n	9e62 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x122>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9f14:	2000      	movs	r0, #0
    9f16:	e7a9      	b.n	9e6c <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9f18:	2000      	movs	r0, #0
    9f1a:	e7b5      	b.n	9e88 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x148>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9f1c:	2000      	movs	r0, #0
    9f1e:	e7b8      	b.n	9e92 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x152>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9f20:	2000      	movs	r0, #0
    9f22:	e7c7      	b.n	9eb4 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x174>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9f24:	2001      	movs	r0, #1
    9f26:	e7ca      	b.n	9ebe <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x17e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9f28:	2000      	movs	r0, #0
    9f2a:	e7d6      	b.n	9eda <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x19a>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9f2c:	2001      	movs	r0, #1
    9f2e:	e7d8      	b.n	9ee2 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a2>
    9f30:	00026bec 	.word	0x00026bec
    9f34:	00026b94 	.word	0x00026b94
    9f38:	000266d0 	.word	0x000266d0

00009f3c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                                 void** builtin_data) {
    9f3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9f40:	b084      	sub	sp, #16
    9f42:	4604      	mov	r4, r0
    9f44:	4688      	mov	r8, r1
    9f46:	4616      	mov	r6, r2
    9f48:	461f      	mov	r7, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
    9f4a:	f009 fe92 	bl	13c72 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
    9f4e:	6833      	ldr	r3, [r6, #0]
    9f50:	681b      	ldr	r3, [r3, #0]
    9f52:	2201      	movs	r2, #1
    9f54:	2104      	movs	r1, #4
    9f56:	4630      	mov	r0, r6
    9f58:	4798      	blx	r3
    return new (allocated_memory) T();
    9f5a:	4605      	mov	r5, r0
    9f5c:	b108      	cbz	r0, 9f62 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x26>
    9f5e:	2300      	movs	r3, #0
    9f60:	6003      	str	r3, [r0, #0]
    9f62:	9602      	str	r6, [sp, #8]
    9f64:	9503      	str	r5, [sp, #12]
  TF_LITE_ENSURE(error_reporter, params != nullptr);
    9f66:	b305      	cbz	r5, 9faa <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x6e>
    return data_ - ReadScalar<soffset_t>(data_);
    9f68:	4620      	mov	r0, r4
    9f6a:	f009 f94d 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9f6e:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9f70:	4630      	mov	r0, r6
    9f72:	f009 f94f 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9f76:	280a      	cmp	r0, #10
    9f78:	d924      	bls.n	9fc4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x88>
    9f7a:	f106 000a 	add.w	r0, r6, #10
    9f7e:	f009 f949 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9f82:	b308      	cbz	r0, 9fc8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x8c>
    9f84:	4420      	add	r0, r4
    9f86:	f009 fa0e 	bl	133a6 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    return builtin_options_type() == tflite::BuiltinOptions_FullyConnectedOptions ? static_cast<const tflite::FullyConnectedOptions *>(builtin_options()) : nullptr;
    9f8a:	2808      	cmp	r0, #8
    9f8c:	d128      	bne.n	9fe0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa4>
    return data_ - ReadScalar<soffset_t>(data_);
    9f8e:	4620      	mov	r0, r4
    9f90:	f009 f93a 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9f94:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9f96:	4630      	mov	r0, r6
    9f98:	f009 f93c 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9f9c:	280c      	cmp	r0, #12
    9f9e:	d915      	bls.n	9fcc <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x90>
    9fa0:	f106 000c 	add.w	r0, r6, #12
    9fa4:	f009 f936 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    9fa8:	e011      	b.n	9fce <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x92>
    9faa:	4b4c      	ldr	r3, [pc, #304]	; (a0dc <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a0>)
    9fac:	9301      	str	r3, [sp, #4]
    9fae:	f240 531d 	movw	r3, #1309	; 0x51d
    9fb2:	9300      	str	r3, [sp, #0]
    9fb4:	4b4a      	ldr	r3, [pc, #296]	; (a0e0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a4>)
    9fb6:	4a4b      	ldr	r2, [pc, #300]	; (a0e4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a8>)
    9fb8:	4641      	mov	r1, r8
    9fba:	4640      	mov	r0, r8
    9fbc:	f009 fe76 	bl	13cac <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    9fc0:	2401      	movs	r4, #1
    9fc2:	e07d      	b.n	a0c0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x184>
    9fc4:	2000      	movs	r0, #0
    9fc6:	e7dc      	b.n	9f82 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x46>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9fc8:	2000      	movs	r0, #0
    9fca:	e7de      	b.n	9f8a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9fcc:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    9fce:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9fd0:	b120      	cbz	r0, 9fdc <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa0>
    9fd2:	4620      	mov	r0, r4
    9fd4:	f009 f912 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    9fd8:	4404      	add	r4, r0
    9fda:	e002      	b.n	9fe2 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa6>
    9fdc:	2400      	movs	r4, #0
    9fde:	e000      	b.n	9fe2 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa6>
    9fe0:	2400      	movs	r4, #0
  if (schema_params != nullptr) {
    9fe2:	2c00      	cmp	r4, #0
    9fe4:	d069      	beq.n	a0ba <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x17e>
    return static_cast<tflite::ActivationFunctionType>(GetField<int8_t>(VT_FUSED_ACTIVATION_FUNCTION, 0));
    9fe6:	4626      	mov	r6, r4
    return data_ - ReadScalar<soffset_t>(data_);
    9fe8:	4620      	mov	r0, r4
    9fea:	f009 f90d 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9fee:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9ff0:	4620      	mov	r0, r4
    9ff2:	f009 f90f 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9ff6:	2804      	cmp	r0, #4
    9ff8:	d903      	bls.n	a002 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc6>
    9ffa:	1d20      	adds	r0, r4, #4
    9ffc:	f009 f90a 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    a000:	e000      	b.n	a004 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc8>
    a002:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a004:	b118      	cbz	r0, a00e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd2>
    a006:	4430      	add	r0, r6
    a008:	f009 f90a 	bl	13220 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    a00c:	e000      	b.n	a010 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd4>
    a00e:	2000      	movs	r0, #0
        ConvertActivation(schema_params->fused_activation_function());
    a010:	b2c0      	uxtb	r0, r0
    a012:	f009 fe1b 	bl	13c4c <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>
    params->activation =
    a016:	7028      	strb	r0, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    a018:	4630      	mov	r0, r6
    a01a:	f009 f8f5 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a01e:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a020:	4620      	mov	r0, r4
    a022:	f009 f8f7 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a026:	2808      	cmp	r0, #8
    a028:	d904      	bls.n	a034 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf8>
    a02a:	f104 0008 	add.w	r0, r4, #8
    a02e:	f009 f8f1 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    a032:	e000      	b.n	a036 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xfa>
    a034:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a036:	b118      	cbz	r0, a040 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x104>
    a038:	4430      	add	r0, r6
    a03a:	f009 f9b4 	bl	133a6 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    a03e:	e000      	b.n	a042 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x106>
    a040:	2000      	movs	r0, #0
    return GetField<uint8_t>(VT_KEEP_NUM_DIMS, 0) != 0;
    a042:	3800      	subs	r0, #0
    a044:	bf18      	it	ne
    a046:	2001      	movne	r0, #1
    params->keep_num_dims = schema_params->keep_num_dims();
    a048:	70a8      	strb	r0, [r5, #2]
    return data_ - ReadScalar<soffset_t>(data_);
    a04a:	4630      	mov	r0, r6
    a04c:	f009 f8dc 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a050:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a052:	4620      	mov	r0, r4
    a054:	f009 f8de 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a058:	280a      	cmp	r0, #10
    a05a:	d904      	bls.n	a066 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12a>
    a05c:	f104 000a 	add.w	r0, r4, #10
    a060:	f009 f8d8 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    a064:	e000      	b.n	a068 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12c>
    a066:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a068:	b118      	cbz	r0, a072 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x136>
    a06a:	4430      	add	r0, r6
    a06c:	f009 f99b 	bl	133a6 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    a070:	e000      	b.n	a074 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x138>
    a072:	2000      	movs	r0, #0
    return GetField<uint8_t>(VT_ASYMMETRIC_QUANTIZE_INPUTS, 0) != 0;
    a074:	3800      	subs	r0, #0
    a076:	bf18      	it	ne
    a078:	2001      	movne	r0, #1
    params->asymmetric_quantize_inputs =
    a07a:	70e8      	strb	r0, [r5, #3]
    return data_ - ReadScalar<soffset_t>(data_);
    a07c:	4630      	mov	r0, r6
    a07e:	f009 f8c3 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a082:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a084:	4620      	mov	r0, r4
    a086:	f009 f8c5 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a08a:	2806      	cmp	r0, #6
    a08c:	d903      	bls.n	a096 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x15a>
    a08e:	1da0      	adds	r0, r4, #6
    a090:	f009 f8c0 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    a094:	e000      	b.n	a098 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x15c>
    a096:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a098:	b118      	cbz	r0, a0a2 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x166>
    a09a:	4430      	add	r0, r6
    a09c:	f009 f8c0 	bl	13220 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    a0a0:	e000      	b.n	a0a4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x168>
    a0a2:	2000      	movs	r0, #0
    switch (schema_params->weights_format()) {
    a0a4:	b138      	cbz	r0, a0b6 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x17a>
    a0a6:	2801      	cmp	r0, #1
    a0a8:	d014      	beq.n	a0d4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x198>
        TF_LITE_REPORT_ERROR(error_reporter,
    a0aa:	490f      	ldr	r1, [pc, #60]	; (a0e8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ac>)
    a0ac:	4640      	mov	r0, r8
    a0ae:	f009 fdee 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
        return kTfLiteError;
    a0b2:	2401      	movs	r4, #1
    a0b4:	e004      	b.n	a0c0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x184>
        params->weights_format = kTfLiteFullyConnectedWeightsFormatDefault;
    a0b6:	2300      	movs	r3, #0
    a0b8:	706b      	strb	r3, [r5, #1]
	_M_t._M_ptr() = pointer();
    a0ba:	2400      	movs	r4, #0
    a0bc:	9403      	str	r4, [sp, #12]
  *builtin_data = params.release();
    a0be:	603d      	str	r5, [r7, #0]
	if (__ptr != nullptr)
    a0c0:	9903      	ldr	r1, [sp, #12]
    a0c2:	b119      	cbz	r1, a0cc <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x190>
    void operator()(void* data) { allocator_->Deallocate(data); }
    a0c4:	9802      	ldr	r0, [sp, #8]
    a0c6:	6803      	ldr	r3, [r0, #0]
    a0c8:	685b      	ldr	r3, [r3, #4]
    a0ca:	4798      	blx	r3
}
    a0cc:	4620      	mov	r0, r4
    a0ce:	b004      	add	sp, #16
    a0d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        params->weights_format =
    a0d4:	2301      	movs	r3, #1
    a0d6:	706b      	strb	r3, [r5, #1]
        break;
    a0d8:	e7ef      	b.n	a0ba <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x17e>
    a0da:	bf00      	nop
    a0dc:	00026bec 	.word	0x00026bec
    a0e0:	00026b94 	.word	0x00026b94
    a0e4:	000266d0 	.word	0x000266d0
    a0e8:	00026c08 	.word	0x00026c08

0000a0ec <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                                  void** builtin_data) {
    a0ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a0f0:	b084      	sub	sp, #16
    a0f2:	4604      	mov	r4, r0
    a0f4:	4688      	mov	r8, r1
    a0f6:	4615      	mov	r5, r2
    a0f8:	461f      	mov	r7, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
    a0fa:	f009 fdba 	bl	13c72 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
    a0fe:	682b      	ldr	r3, [r5, #0]
    a100:	681b      	ldr	r3, [r3, #0]
    a102:	2204      	movs	r2, #4
    a104:	211c      	movs	r1, #28
    a106:	4628      	mov	r0, r5
    a108:	4798      	blx	r3
    return new (allocated_memory) T();
    a10a:	4606      	mov	r6, r0
    a10c:	b138      	cbz	r0, a11e <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x32>
    a10e:	2300      	movs	r3, #0
    a110:	6003      	str	r3, [r0, #0]
    a112:	6043      	str	r3, [r0, #4]
    a114:	6083      	str	r3, [r0, #8]
    a116:	60c3      	str	r3, [r0, #12]
    a118:	6103      	str	r3, [r0, #16]
    a11a:	6143      	str	r3, [r0, #20]
    a11c:	6183      	str	r3, [r0, #24]
    a11e:	9502      	str	r5, [sp, #8]
    a120:	9603      	str	r6, [sp, #12]
  TF_LITE_ENSURE(error_reporter, params != nullptr);
    a122:	b336      	cbz	r6, a172 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x86>
    return data_ - ReadScalar<soffset_t>(data_);
    a124:	4620      	mov	r0, r4
    a126:	f009 f86f 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a12a:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a12c:	4628      	mov	r0, r5
    a12e:	f009 f871 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a132:	280a      	cmp	r0, #10
    a134:	d92a      	bls.n	a18c <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa0>
    a136:	f105 000a 	add.w	r0, r5, #10
    a13a:	f009 f86b 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a13e:	b338      	cbz	r0, a190 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa4>
    a140:	4420      	add	r0, r4
    a142:	f009 f930 	bl	133a6 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    return builtin_options_type() == tflite::BuiltinOptions_DepthwiseConv2DOptions ? static_cast<const tflite::DepthwiseConv2DOptions *>(builtin_options()) : nullptr;
    a146:	2802      	cmp	r0, #2
    a148:	d128      	bne.n	a19c <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb0>
    return data_ - ReadScalar<soffset_t>(data_);
    a14a:	4620      	mov	r0, r4
    a14c:	f009 f85c 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a150:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a152:	4628      	mov	r0, r5
    a154:	f009 f85e 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a158:	280c      	cmp	r0, #12
    a15a:	d91b      	bls.n	a194 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa8>
    a15c:	f105 000c 	add.w	r0, r5, #12
    a160:	f009 f858 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    a164:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    a166:	b1b8      	cbz	r0, a198 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xac>
    a168:	4620      	mov	r0, r4
    a16a:	f009 f847 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    a16e:	4404      	add	r4, r0
    a170:	e015      	b.n	a19e <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb2>
    a172:	4b68      	ldr	r3, [pc, #416]	; (a314 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x228>)
    a174:	9301      	str	r3, [sp, #4]
    a176:	f240 43a2 	movw	r3, #1186	; 0x4a2
    a17a:	9300      	str	r3, [sp, #0]
    a17c:	4b66      	ldr	r3, [pc, #408]	; (a318 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x22c>)
    a17e:	4a67      	ldr	r2, [pc, #412]	; (a31c <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x230>)
    a180:	4641      	mov	r1, r8
    a182:	4640      	mov	r0, r8
    a184:	f009 fd92 	bl	13cac <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    a188:	2401      	movs	r4, #1
    a18a:	e09c      	b.n	a2c6 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1da>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a18c:	2000      	movs	r0, #0
    a18e:	e7d6      	b.n	a13e <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x52>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a190:	2000      	movs	r0, #0
    a192:	e7d8      	b.n	a146 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5a>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a194:	2000      	movs	r0, #0
    a196:	e7e5      	b.n	a164 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x78>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    a198:	2400      	movs	r4, #0
    a19a:	e000      	b.n	a19e <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb2>
    a19c:	2400      	movs	r4, #0
  if (schema_params != nullptr) {
    a19e:	2c00      	cmp	r4, #0
    a1a0:	f000 808d 	beq.w	a2be <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1d2>
    return static_cast<tflite::Padding>(GetField<int8_t>(VT_PADDING, 0));
    a1a4:	4625      	mov	r5, r4
    return data_ - ReadScalar<soffset_t>(data_);
    a1a6:	4620      	mov	r0, r4
    a1a8:	f009 f82e 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a1ac:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a1ae:	4620      	mov	r0, r4
    a1b0:	f009 f830 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a1b4:	2804      	cmp	r0, #4
    a1b6:	f240 8090 	bls.w	a2da <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ee>
    a1ba:	1d20      	adds	r0, r4, #4
    a1bc:	f009 f82a 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a1c0:	2800      	cmp	r0, #0
    a1c2:	f000 808c 	beq.w	a2de <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1f2>
    a1c6:	4428      	add	r0, r5
    a1c8:	f009 f82a 	bl	13220 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    params->padding = ConvertPadding(schema_params->padding());
    a1cc:	b2c0      	uxtb	r0, r0
    a1ce:	f009 fd47 	bl	13c60 <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE>
    a1d2:	7030      	strb	r0, [r6, #0]
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
    a1d4:	9e03      	ldr	r6, [sp, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    a1d6:	4628      	mov	r0, r5
    a1d8:	f009 f816 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a1dc:	1a2c      	subs	r4, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a1de:	4620      	mov	r0, r4
    a1e0:	f009 f818 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a1e4:	2806      	cmp	r0, #6
    a1e6:	d97c      	bls.n	a2e2 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1f6>
    a1e8:	1da0      	adds	r0, r4, #6
    a1ea:	f009 f813 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a1ee:	2800      	cmp	r0, #0
    a1f0:	d079      	beq.n	a2e6 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1fa>
    a1f2:	4428      	add	r0, r5
    a1f4:	f009 f808 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->stride_width = schema_params->stride_w();
    a1f8:	6070      	str	r0, [r6, #4]
    a1fa:	9c03      	ldr	r4, [sp, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    a1fc:	4628      	mov	r0, r5
    a1fe:	f009 f803 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a202:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a204:	4630      	mov	r0, r6
    a206:	f009 f805 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a20a:	2808      	cmp	r0, #8
    a20c:	d96d      	bls.n	a2ea <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1fe>
    a20e:	f106 0008 	add.w	r0, r6, #8
    a212:	f008 ffff 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a216:	2800      	cmp	r0, #0
    a218:	d069      	beq.n	a2ee <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x202>
    a21a:	4428      	add	r0, r5
    a21c:	f008 fff4 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->stride_height = schema_params->stride_h();
    a220:	60a0      	str	r0, [r4, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    a222:	4628      	mov	r0, r5
    a224:	f008 fff0 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a228:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a22a:	4630      	mov	r0, r6
    a22c:	f008 fff2 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a230:	280a      	cmp	r0, #10
    a232:	d95e      	bls.n	a2f2 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x206>
    a234:	f106 000a 	add.w	r0, r6, #10
    a238:	f008 ffec 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a23c:	2800      	cmp	r0, #0
    a23e:	d05a      	beq.n	a2f6 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x20a>
    a240:	4428      	add	r0, r5
    a242:	f008 ffe1 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->depth_multiplier = schema_params->depth_multiplier();
    a246:	60e0      	str	r0, [r4, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    a248:	4628      	mov	r0, r5
    a24a:	f008 ffdd 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a24e:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a250:	4630      	mov	r0, r6
    a252:	f008 ffdf 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a256:	280c      	cmp	r0, #12
    a258:	d94f      	bls.n	a2fa <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x20e>
    a25a:	f106 000c 	add.w	r0, r6, #12
    a25e:	f008 ffd9 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a262:	2800      	cmp	r0, #0
    a264:	d04b      	beq.n	a2fe <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x212>
    a266:	4428      	add	r0, r5
    a268:	f008 ffda 	bl	13220 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
        ConvertActivation(schema_params->fused_activation_function());
    a26c:	b2c0      	uxtb	r0, r0
    a26e:	f009 fced 	bl	13c4c <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>
    params->activation =
    a272:	7420      	strb	r0, [r4, #16]
    return data_ - ReadScalar<soffset_t>(data_);
    a274:	4628      	mov	r0, r5
    a276:	f008 ffc7 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a27a:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a27c:	4630      	mov	r0, r6
    a27e:	f008 ffc9 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a282:	280e      	cmp	r0, #14
    a284:	d93d      	bls.n	a302 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x216>
    a286:	f106 000e 	add.w	r0, r6, #14
    a28a:	f008 ffc3 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a28e:	2800      	cmp	r0, #0
    a290:	d039      	beq.n	a306 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x21a>
    a292:	4428      	add	r0, r5
    a294:	f008 ffb8 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->dilation_width_factor = schema_params->dilation_w_factor();
    a298:	6160      	str	r0, [r4, #20]
    return data_ - ReadScalar<soffset_t>(data_);
    a29a:	4628      	mov	r0, r5
    a29c:	f008 ffb4 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a2a0:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a2a2:	4630      	mov	r0, r6
    a2a4:	f008 ffb6 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a2a8:	2810      	cmp	r0, #16
    a2aa:	d92e      	bls.n	a30a <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x21e>
    a2ac:	f106 0010 	add.w	r0, r6, #16
    a2b0:	f008 ffb0 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a2b4:	b358      	cbz	r0, a30e <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x222>
    a2b6:	4428      	add	r0, r5
    a2b8:	f008 ffa6 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->dilation_height_factor = schema_params->dilation_h_factor();
    a2bc:	61a0      	str	r0, [r4, #24]
    a2be:	9b03      	ldr	r3, [sp, #12]
	_M_t._M_ptr() = pointer();
    a2c0:	2400      	movs	r4, #0
    a2c2:	9403      	str	r4, [sp, #12]
  *builtin_data = params.release();
    a2c4:	603b      	str	r3, [r7, #0]
	if (__ptr != nullptr)
    a2c6:	9903      	ldr	r1, [sp, #12]
    a2c8:	b119      	cbz	r1, a2d2 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1e6>
    void operator()(void* data) { allocator_->Deallocate(data); }
    a2ca:	9802      	ldr	r0, [sp, #8]
    a2cc:	6803      	ldr	r3, [r0, #0]
    a2ce:	685b      	ldr	r3, [r3, #4]
    a2d0:	4798      	blx	r3
}
    a2d2:	4620      	mov	r0, r4
    a2d4:	b004      	add	sp, #16
    a2d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a2da:	2000      	movs	r0, #0
    a2dc:	e770      	b.n	a1c0 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd4>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a2de:	2000      	movs	r0, #0
    a2e0:	e774      	b.n	a1cc <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xe0>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a2e2:	2000      	movs	r0, #0
    a2e4:	e783      	b.n	a1ee <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x102>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a2e6:	2000      	movs	r0, #0
    a2e8:	e786      	b.n	a1f8 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x10c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a2ea:	2000      	movs	r0, #0
    a2ec:	e793      	b.n	a216 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12a>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a2ee:	2000      	movs	r0, #0
    a2f0:	e796      	b.n	a220 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x134>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a2f2:	2000      	movs	r0, #0
    a2f4:	e7a2      	b.n	a23c <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x150>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a2f6:	2000      	movs	r0, #0
    a2f8:	e7a5      	b.n	a246 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x15a>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a2fa:	2000      	movs	r0, #0
    a2fc:	e7b1      	b.n	a262 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x176>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a2fe:	2000      	movs	r0, #0
    a300:	e7b4      	b.n	a26c <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x180>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a302:	2000      	movs	r0, #0
    a304:	e7c3      	b.n	a28e <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a2>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a306:	2001      	movs	r0, #1
    a308:	e7c6      	b.n	a298 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ac>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a30a:	2000      	movs	r0, #0
    a30c:	e7d2      	b.n	a2b4 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1c8>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a30e:	2001      	movs	r0, #1
    a310:	e7d4      	b.n	a2bc <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1d0>
    a312:	bf00      	nop
    a314:	00026bec 	.word	0x00026bec
    a318:	00026b94 	.word	0x00026b94
    a31c:	000266d0 	.word	0x000266d0

0000a320 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
  return kTfLiteOk;
}

TfLiteStatus ParseSoftmax(const Operator* op, ErrorReporter* error_reporter,
                          BuiltinDataAllocator* allocator,
                          void** builtin_data) {
    a320:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a324:	b084      	sub	sp, #16
    a326:	4604      	mov	r4, r0
    a328:	4688      	mov	r8, r1
    a32a:	4615      	mov	r5, r2
    a32c:	461f      	mov	r7, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
    a32e:	f009 fca0 	bl	13c72 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
    a332:	682b      	ldr	r3, [r5, #0]
    a334:	681b      	ldr	r3, [r3, #0]
    a336:	2204      	movs	r2, #4
    a338:	4611      	mov	r1, r2
    a33a:	4628      	mov	r0, r5
    a33c:	4798      	blx	r3
    return new (allocated_memory) T();
    a33e:	4606      	mov	r6, r0
    a340:	b108      	cbz	r0, a346 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x26>
    a342:	2300      	movs	r3, #0
    a344:	6003      	str	r3, [r0, #0]
    a346:	9502      	str	r5, [sp, #8]
    a348:	9603      	str	r6, [sp, #12]

  SafeBuiltinDataAllocator safe_allocator(allocator);
  std::unique_ptr<TfLiteSoftmaxParams,
                  SafeBuiltinDataAllocator::BuiltinDataDeleter>
      params = safe_allocator.Allocate<TfLiteSoftmaxParams>();
  TF_LITE_ENSURE(error_reporter, params != nullptr);
    a34a:	b336      	cbz	r6, a39a <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x7a>
    return data_ - ReadScalar<soffset_t>(data_);
    a34c:	4620      	mov	r0, r4
    a34e:	f008 ff5b 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a352:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a354:	4628      	mov	r0, r5
    a356:	f008 ff5d 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a35a:	280a      	cmp	r0, #10
    a35c:	d92a      	bls.n	a3b4 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x94>
    a35e:	f105 000a 	add.w	r0, r5, #10
    a362:	f008 ff57 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a366:	b338      	cbz	r0, a3b8 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x98>
    a368:	4420      	add	r0, r4
    a36a:	f009 f81c 	bl	133a6 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    return builtin_options_type() == tflite::BuiltinOptions_SoftmaxOptions ? static_cast<const tflite::SoftmaxOptions *>(builtin_options()) : nullptr;
    a36e:	2809      	cmp	r0, #9
    a370:	d128      	bne.n	a3c4 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa4>
    return data_ - ReadScalar<soffset_t>(data_);
    a372:	4620      	mov	r0, r4
    a374:	f008 ff48 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a378:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a37a:	4628      	mov	r0, r5
    a37c:	f008 ff4a 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a380:	280c      	cmp	r0, #12
    a382:	d91b      	bls.n	a3bc <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x9c>
    a384:	f105 000c 	add.w	r0, r5, #12
    a388:	f008 ff44 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    a38c:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    a38e:	b1b8      	cbz	r0, a3c0 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa0>
    a390:	4620      	mov	r0, r4
    a392:	f008 ff33 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    a396:	4404      	add	r4, r0
    a398:	e015      	b.n	a3c6 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa6>
    a39a:	4b1d      	ldr	r3, [pc, #116]	; (a410 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf0>)
    a39c:	9301      	str	r3, [sp, #4]
    a39e:	f240 734c 	movw	r3, #1868	; 0x74c
    a3a2:	9300      	str	r3, [sp, #0]
    a3a4:	4b1b      	ldr	r3, [pc, #108]	; (a414 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf4>)
    a3a6:	4a1c      	ldr	r2, [pc, #112]	; (a418 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf8>)
    a3a8:	4641      	mov	r1, r8
    a3aa:	4640      	mov	r0, r8
    a3ac:	f009 fc7e 	bl	13cac <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    a3b0:	2401      	movs	r4, #1
    a3b2:	e01e      	b.n	a3f2 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd2>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a3b4:	2000      	movs	r0, #0
    a3b6:	e7d6      	b.n	a366 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x46>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a3b8:	2000      	movs	r0, #0
    a3ba:	e7d8      	b.n	a36e <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a3bc:	2000      	movs	r0, #0
    a3be:	e7e5      	b.n	a38c <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x6c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    a3c0:	2400      	movs	r4, #0
    a3c2:	e000      	b.n	a3c6 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa6>
    a3c4:	2400      	movs	r4, #0

  const SoftmaxOptions* schema_params = op->builtin_options_as_SoftmaxOptions();

  if (schema_params != nullptr) {
    a3c6:	b18c      	cbz	r4, a3ec <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xcc>
    return GetField<float>(VT_BETA, 0.0f);
    a3c8:	4625      	mov	r5, r4
    return data_ - ReadScalar<soffset_t>(data_);
    a3ca:	4620      	mov	r0, r4
    a3cc:	f008 ff1c 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a3d0:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a3d2:	4620      	mov	r0, r4
    a3d4:	f008 ff1e 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a3d8:	2804      	cmp	r0, #4
    a3da:	d914      	bls.n	a406 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xe6>
    a3dc:	1d20      	adds	r0, r4, #4
    a3de:	f008 ff19 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a3e2:	b190      	cbz	r0, a40a <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xea>
    a3e4:	4428      	add	r0, r5
    a3e6:	f008 ffe5 	bl	133b4 <_ZN11flatbuffers10ReadScalarIfEET_PKv>
    params->beta = schema_params->beta();
    a3ea:	6030      	str	r0, [r6, #0]
	_M_t._M_ptr() = pointer();
    a3ec:	2400      	movs	r4, #0
    a3ee:	9403      	str	r4, [sp, #12]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better undertand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
    a3f0:	603e      	str	r6, [r7, #0]
	if (__ptr != nullptr)
    a3f2:	9903      	ldr	r1, [sp, #12]
    a3f4:	b119      	cbz	r1, a3fe <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xde>
    void operator()(void* data) { allocator_->Deallocate(data); }
    a3f6:	9802      	ldr	r0, [sp, #8]
    a3f8:	6803      	ldr	r3, [r0, #0]
    a3fa:	685b      	ldr	r3, [r3, #4]
    a3fc:	4798      	blx	r3
  return kTfLiteOk;
}
    a3fe:	4620      	mov	r0, r4
    a400:	b004      	add	sp, #16
    a402:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a406:	2000      	movs	r0, #0
    a408:	e7eb      	b.n	a3e2 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc2>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a40a:	2000      	movs	r0, #0
    a40c:	e7ed      	b.n	a3ea <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xca>
    a40e:	bf00      	nop
    a410:	00026bec 	.word	0x00026bec
    a414:	00026b94 	.word	0x00026b94
    a418:	000266d0 	.word	0x000266d0

0000a41c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration>:

namespace tflite {

TfLiteStatus GetRegistrationFromOpCode(
    const OperatorCode* opcode, const OpResolver& op_resolver,
    ErrorReporter* error_reporter, const TfLiteRegistration** registration) {
    a41c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    a420:	4604      	mov	r4, r0
    a422:	4688      	mov	r8, r1
    a424:	4691      	mov	r9, r2
    a426:	461e      	mov	r6, r3
  TfLiteStatus status = kTfLiteOk;
  *registration = nullptr;
    a428:	2300      	movs	r3, #0
    a42a:	6033      	str	r3, [r6, #0]
  auto builtin_code = GetBuiltinCode(opcode);
    a42c:	f009 fc4d 	bl	13cca <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>
    a430:	4605      	mov	r5, r0
    return data_ - ReadScalar<soffset_t>(data_);
    a432:	4620      	mov	r0, r4
    a434:	f008 fee8 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a438:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a43a:	4638      	mov	r0, r7
    a43c:	f008 feea 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a440:	2808      	cmp	r0, #8
    a442:	d904      	bls.n	a44e <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x32>
    a444:	f107 0008 	add.w	r0, r7, #8
    a448:	f008 fee4 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    a44c:	e000      	b.n	a450 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x34>
    a44e:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a450:	b120      	cbz	r0, a45c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x40>
    a452:	4420      	add	r0, r4
    a454:	f008 fed8 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a458:	4607      	mov	r7, r0
    a45a:	e000      	b.n	a45e <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x42>
    a45c:	2701      	movs	r7, #1
  int version = opcode->version();

  if (builtin_code > BuiltinOperator_MAX) {
    a45e:	2d91      	cmp	r5, #145	; 0x91
    a460:	d80d      	bhi.n	a47e <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x62>
        error_reporter,
        "Op builtin_code out of range: %d. Are you using old TFLite binary "
        "with newer model?",
        builtin_code);
    status = kTfLiteError;
  } else if (builtin_code != BuiltinOperator_CUSTOM) {
    a462:	2d20      	cmp	r5, #32
    a464:	d01c      	beq.n	a4a0 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x84>
    *registration = op_resolver.FindOp(builtin_code, version);
    a466:	f8d8 3000 	ldr.w	r3, [r8]
    a46a:	681b      	ldr	r3, [r3, #0]
    a46c:	463a      	mov	r2, r7
    a46e:	4629      	mov	r1, r5
    a470:	4640      	mov	r0, r8
    a472:	4798      	blx	r3
    a474:	6030      	str	r0, [r6, #0]
    if (*registration == nullptr) {
    a476:	b148      	cbz	r0, a48c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x70>
  TfLiteStatus status = kTfLiteOk;
    a478:	2000      	movs	r0, #0
      // while preparing ops.
      status = kTfLiteError;
    }
  }
  return status;
}
    a47a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    TF_LITE_REPORT_ERROR(
    a47e:	462a      	mov	r2, r5
    a480:	491c      	ldr	r1, [pc, #112]	; (a4f4 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xd8>)
    a482:	4648      	mov	r0, r9
    a484:	f009 fc03 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
    status = kTfLiteError;
    a488:	2001      	movs	r0, #1
    a48a:	e7f6      	b.n	a47a <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
      TF_LITE_REPORT_ERROR(
    a48c:	463b      	mov	r3, r7
    a48e:	4a1a      	ldr	r2, [pc, #104]	; (a4f8 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xdc>)
    a490:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
    a494:	4919      	ldr	r1, [pc, #100]	; (a4fc <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xe0>)
    a496:	4648      	mov	r0, r9
    a498:	f009 fbf9 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
      status = kTfLiteError;
    a49c:	2001      	movs	r0, #1
    a49e:	e7ec      	b.n	a47a <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
    return data_ - ReadScalar<soffset_t>(data_);
    a4a0:	4620      	mov	r0, r4
    a4a2:	f008 feb1 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a4a6:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a4a8:	4628      	mov	r0, r5
    a4aa:	f008 feb3 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a4ae:	2806      	cmp	r0, #6
    a4b0:	d914      	bls.n	a4dc <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xc0>
    a4b2:	1da8      	adds	r0, r5, #6
    a4b4:	f008 feae 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    a4b8:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    a4ba:	b188      	cbz	r0, a4e0 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xc4>
    a4bc:	4620      	mov	r0, r4
    a4be:	f008 fe9d 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    a4c2:	1821      	adds	r1, r4, r0
  } else if (!opcode->custom_code()) {
    a4c4:	b171      	cbz	r1, a4e4 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xc8>
    *registration = op_resolver.FindOp(name, version);
    a4c6:	f8d8 3000 	ldr.w	r3, [r8]
    a4ca:	685b      	ldr	r3, [r3, #4]
    a4cc:	463a      	mov	r2, r7
    a4ce:	3104      	adds	r1, #4
    a4d0:	4640      	mov	r0, r8
    a4d2:	4798      	blx	r3
    a4d4:	6030      	str	r0, [r6, #0]
    if (*registration == nullptr) {
    a4d6:	b158      	cbz	r0, a4f0 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xd4>
  TfLiteStatus status = kTfLiteOk;
    a4d8:	2000      	movs	r0, #0
    a4da:	e7ce      	b.n	a47a <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a4dc:	2000      	movs	r0, #0
    a4de:	e7eb      	b.n	a4b8 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x9c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    a4e0:	2100      	movs	r1, #0
    a4e2:	e7ef      	b.n	a4c4 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xa8>
    TF_LITE_REPORT_ERROR(
    a4e4:	4906      	ldr	r1, [pc, #24]	; (a500 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xe4>)
    a4e6:	4648      	mov	r0, r9
    a4e8:	f009 fbd1 	bl	13c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>
    status = kTfLiteError;
    a4ec:	2001      	movs	r0, #1
    a4ee:	e7c4      	b.n	a47a <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
      status = kTfLiteError;
    a4f0:	2001      	movs	r0, #1
    a4f2:	e7c2      	b.n	a47a <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
    a4f4:	00026c34 	.word	0x00026c34
    a4f8:	0002597c 	.word	0x0002597c
    a4fc:	00026c88 	.word	0x00026c88
    a500:	00026d2c 	.word	0x00026d2c

0000a504 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>:
// Calculates the useful range of an activation layer given its activation
// tensor.a
template <typename T>
void CalculateActivationRange(TfLiteFusedActivation activation,
                              T* activation_min, T* activation_max) {
  if (activation == kTfLiteActRelu) {
    a504:	2801      	cmp	r0, #1
    a506:	d009      	beq.n	a51c <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x18>
    *activation_min = 0;
    *activation_max = std::numeric_limits<T>::max();
  } else if (activation == kTfLiteActRelu6) {
    a508:	2803      	cmp	r0, #3
    a50a:	d00c      	beq.n	a526 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x22>
    *activation_min = 0;
    *activation_max = 6;
  } else if (activation == kTfLiteActReluN1To1) {
    a50c:	2802      	cmp	r0, #2
    a50e:	d00f      	beq.n	a530 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x2c>
    *activation_min = -1;
    *activation_max = 1;
  } else {
    *activation_min = std::numeric_limits<T>::lowest();
    a510:	f46f 0300 	mvn.w	r3, #8388608	; 0x800000
    a514:	600b      	str	r3, [r1, #0]
    *activation_max = std::numeric_limits<T>::max();
    a516:	4b09      	ldr	r3, [pc, #36]	; (a53c <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x38>)
    a518:	6013      	str	r3, [r2, #0]
  }
}
    a51a:	4770      	bx	lr
    *activation_min = 0;
    a51c:	2300      	movs	r3, #0
    a51e:	600b      	str	r3, [r1, #0]
    *activation_max = std::numeric_limits<T>::max();
    a520:	4b06      	ldr	r3, [pc, #24]	; (a53c <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x38>)
    a522:	6013      	str	r3, [r2, #0]
    a524:	4770      	bx	lr
    *activation_min = 0;
    a526:	2300      	movs	r3, #0
    a528:	600b      	str	r3, [r1, #0]
    *activation_max = 6;
    a52a:	4b05      	ldr	r3, [pc, #20]	; (a540 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x3c>)
    a52c:	6013      	str	r3, [r2, #0]
    a52e:	4770      	bx	lr
    *activation_min = -1;
    a530:	4b04      	ldr	r3, [pc, #16]	; (a544 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x40>)
    a532:	600b      	str	r3, [r1, #0]
    *activation_max = 1;
    a534:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    a538:	6013      	str	r3, [r2, #0]
    a53a:	4770      	bx	lr
    a53c:	7f7fffff 	.word	0x7f7fffff
    a540:	40c00000 	.word	0x40c00000
    a544:	bf800000 	.word	0xbf800000

0000a548 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps>:
    const ConvParams& params, const int32_t* output_multiplier,
    const int32_t* output_shift, const RuntimeShape& input_shape,
    const int16_t* input_data, const RuntimeShape& filter_shape,
    const int8_t* filter_data, const RuntimeShape& bias_shape,
    const std::int64_t* bias_data, const RuntimeShape& output_shape,
    int16_t* output_data) {
    a548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a54c:	b0a5      	sub	sp, #148	; 0x94
    a54e:	9118      	str	r1, [sp, #96]	; 0x60
    a550:	9219      	str	r2, [sp, #100]	; 0x64
    a552:	461d      	mov	r5, r3
    a554:	f8dd e0bc 	ldr.w	lr, [sp, #188]	; 0xbc
    a558:	9b31      	ldr	r3, [sp, #196]	; 0xc4
    a55a:	f8dd 90cc 	ldr.w	r9, [sp, #204]	; 0xcc
  // Get parameters.
  const int stride_width = params.stride_width;
    a55e:	f9b0 200a 	ldrsh.w	r2, [r0, #10]
    a562:	920e      	str	r2, [sp, #56]	; 0x38
  const int stride_height = params.stride_height;
    a564:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    a568:	920f      	str	r2, [sp, #60]	; 0x3c
  const int dilation_width_factor = params.dilation_width_factor;
    a56a:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
    a56e:	9210      	str	r2, [sp, #64]	; 0x40
  const int dilation_height_factor = params.dilation_height_factor;
    a570:	f9b0 2010 	ldrsh.w	r2, [r0, #16]
    a574:	9211      	str	r2, [sp, #68]	; 0x44
  const int pad_width = params.padding_values.width;
    a576:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
    a57a:	9212      	str	r2, [sp, #72]	; 0x48
  const int pad_height = params.padding_values.height;
    a57c:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
    a580:	9213      	str	r2, [sp, #76]	; 0x4c

  // Set min and max value of the output.
  const int32_t output_activation_min = params.quantized_activation_min;
    a582:	6a82      	ldr	r2, [r0, #40]	; 0x28
    a584:	921d      	str	r2, [sp, #116]	; 0x74
  const int32_t output_activation_max = params.quantized_activation_max;
    a586:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
    a588:	911c      	str	r1, [sp, #112]	; 0x70

  // Consistency check.
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    a58a:	428a      	cmp	r2, r1
    a58c:	f300 8086 	bgt.w	a69c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x154>
      delete[] dims_pointer_;
#endif  // TF_LITE_STATIC_MEMORY
    }
  }

  inline int32_t DimensionsCount() const { return size_; }
    a590:	682a      	ldr	r2, [r5, #0]
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
    a592:	2a04      	cmp	r2, #4
    a594:	f040 8084 	bne.w	a6a0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x158>
    a598:	f8de 2000 	ldr.w	r2, [lr]
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
    a59c:	2a04      	cmp	r2, #4
    a59e:	f040 8081 	bne.w	a6a4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x15c>
    a5a2:	f8d9 2000 	ldr.w	r2, [r9]
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
    a5a6:	2a04      	cmp	r2, #4
    a5a8:	d17e      	bne.n	a6a8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x160>
  inline int32_t Dims(int i) const {
    TFLITE_DCHECK_GE(i, 0);
    TFLITE_DCHECK_LT(i, size_);
    a5aa:	682a      	ldr	r2, [r5, #0]
    a5ac:	2a00      	cmp	r2, #0
    a5ae:	dd7d      	ble.n	a6ac <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x164>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a5b0:	2a05      	cmp	r2, #5
    a5b2:	dd7d      	ble.n	a6b0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x168>
    a5b4:	686a      	ldr	r2, [r5, #4]
    a5b6:	6811      	ldr	r1, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
    a5b8:	f8d9 2000 	ldr.w	r2, [r9]
    a5bc:	2a00      	cmp	r2, #0
    a5be:	dd79      	ble.n	a6b4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x16c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a5c0:	2a05      	cmp	r2, #5
    a5c2:	dd79      	ble.n	a6b8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x170>
    a5c4:	f8d9 2004 	ldr.w	r2, [r9, #4]
    a5c8:	6812      	ldr	r2, [r2, #0]
}

// Get common shape dim, DCHECKing that they all agree.
inline int MatchingDim(const RuntimeShape& shape1, int index1,
                       const RuntimeShape& shape2, int index2) {
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    a5ca:	428a      	cmp	r2, r1
    a5cc:	d177      	bne.n	a6be <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x176>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a5ce:	9123      	str	r1, [sp, #140]	; 0x8c
    TFLITE_DCHECK_LT(i, size_);
    a5d0:	f8d9 2000 	ldr.w	r2, [r9]
    a5d4:	2a00      	cmp	r2, #0
    a5d6:	dd74      	ble.n	a6c2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x17a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a5d8:	2a05      	cmp	r2, #5
    a5da:	dd74      	ble.n	a6c6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x17e>
    a5dc:	f8d9 2004 	ldr.w	r2, [r9, #4]
    a5e0:	6812      	ldr	r2, [r2, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a5e2:	9222      	str	r2, [sp, #136]	; 0x88
      if (__b < __a)
    a5e4:	4291      	cmp	r1, r2
    a5e6:	dc71      	bgt.n	a6cc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x184>
      return __a;
    a5e8:	aa23      	add	r2, sp, #140	; 0x8c
    a5ea:	6812      	ldr	r2, [r2, #0]
    a5ec:	9217      	str	r2, [sp, #92]	; 0x5c
    TFLITE_DCHECK_LT(i, size_);
    a5ee:	682a      	ldr	r2, [r5, #0]
    a5f0:	2a03      	cmp	r2, #3
    a5f2:	dd6d      	ble.n	a6d0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x188>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a5f4:	2a05      	cmp	r2, #5
    a5f6:	dd6d      	ble.n	a6d4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x18c>
    a5f8:	686a      	ldr	r2, [r5, #4]
    a5fa:	68d1      	ldr	r1, [r2, #12]
    TFLITE_DCHECK_LT(i, size_);
    a5fc:	f8de 2000 	ldr.w	r2, [lr]
    a600:	2a03      	cmp	r2, #3
    a602:	dd69      	ble.n	a6d8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x190>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a604:	2a05      	cmp	r2, #5
    a606:	dd69      	ble.n	a6dc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x194>
    a608:	f8de 2004 	ldr.w	r2, [lr, #4]
    a60c:	68d2      	ldr	r2, [r2, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    a60e:	428a      	cmp	r2, r1
    a610:	d167      	bne.n	a6e2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x19a>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a612:	9121      	str	r1, [sp, #132]	; 0x84
    TFLITE_DCHECK_LT(i, size_);
    a614:	f8de 2000 	ldr.w	r2, [lr]
    a618:	2a03      	cmp	r2, #3
    a61a:	dd64      	ble.n	a6e6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x19e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a61c:	2a05      	cmp	r2, #5
    a61e:	dd64      	ble.n	a6ea <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1a2>
    a620:	f8de 2004 	ldr.w	r2, [lr, #4]
    a624:	68d2      	ldr	r2, [r2, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a626:	9220      	str	r2, [sp, #128]	; 0x80
      if (__b < __a)
    a628:	4291      	cmp	r1, r2
    a62a:	dc61      	bgt.n	a6f0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1a8>
      return __a;
    a62c:	aa21      	add	r2, sp, #132	; 0x84
    a62e:	6812      	ldr	r2, [r2, #0]
    a630:	9216      	str	r2, [sp, #88]	; 0x58
    TFLITE_DCHECK_LT(i, size_);
    a632:	f8de 2000 	ldr.w	r2, [lr]
    a636:	2a00      	cmp	r2, #0
    a638:	dd5c      	ble.n	a6f4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1ac>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a63a:	2a05      	cmp	r2, #5
    a63c:	dd5c      	ble.n	a6f8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1b0>
    a63e:	f8de 2004 	ldr.w	r2, [lr, #4]
    a642:	6811      	ldr	r1, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
    a644:	f8d9 2000 	ldr.w	r2, [r9]
    a648:	2a03      	cmp	r2, #3
    a64a:	dd58      	ble.n	a6fe <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1b6>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a64c:	2a05      	cmp	r2, #5
    a64e:	dd58      	ble.n	a702 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1ba>
    a650:	f8d9 2004 	ldr.w	r2, [r9, #4]
    a654:	68d2      	ldr	r2, [r2, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    a656:	428a      	cmp	r2, r1
    a658:	d156      	bne.n	a708 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1c0>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a65a:	911f      	str	r1, [sp, #124]	; 0x7c
    TFLITE_DCHECK_LT(i, size_);
    a65c:	f8d9 2000 	ldr.w	r2, [r9]
    a660:	2a03      	cmp	r2, #3
    a662:	dd53      	ble.n	a70c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1c4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a664:	2a05      	cmp	r2, #5
    a666:	dd53      	ble.n	a710 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1c8>
    a668:	f8d9 2004 	ldr.w	r2, [r9, #4]
    a66c:	68d2      	ldr	r2, [r2, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a66e:	921e      	str	r2, [sp, #120]	; 0x78
      if (__b < __a)
    a670:	4291      	cmp	r1, r2
    a672:	dc50      	bgt.n	a716 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1ce>
      return __a;
    a674:	aa1f      	add	r2, sp, #124	; 0x7c
    a676:	6812      	ldr	r2, [r2, #0]
    a678:	9205      	str	r2, [sp, #20]
  const int batches = MatchingDim(input_shape, 0, output_shape, 0);
  const int input_depth = MatchingDim(input_shape, 3, filter_shape, 3);
  const int output_depth = MatchingDim(filter_shape, 0, output_shape, 3);
  if (bias_data) {
    a67a:	9a32      	ldr	r2, [sp, #200]	; 0xc8
    a67c:	2a00      	cmp	r2, #0
    a67e:	d051      	beq.n	a724 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1dc>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    a680:	6818      	ldr	r0, [r3, #0]
    a682:	2805      	cmp	r0, #5
    a684:	dd49      	ble.n	a71a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1d2>
    a686:	685b      	ldr	r3, [r3, #4]
    for (int i = 0; i < size_; i++) {
    a688:	2100      	movs	r1, #0
    int buffer_size = 1;
    a68a:	2401      	movs	r4, #1
    for (int i = 0; i < size_; i++) {
    a68c:	4281      	cmp	r1, r0
    a68e:	da46      	bge.n	a71e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1d6>
      buffer_size *= dims_data[i];
    a690:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
    a694:	fb02 f404 	mul.w	r4, r2, r4
    for (int i = 0; i < size_; i++) {
    a698:	3101      	adds	r1, #1
    a69a:	e7f7      	b.n	a68c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x144>
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    a69c:	f00b fd0d 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
    a6a0:	f00b fd0b 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
    a6a4:	f00b fd09 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
    a6a8:	f00b fd07 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    a6ac:	f00b fd05 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a6b0:	6869      	ldr	r1, [r5, #4]
    a6b2:	e781      	b.n	a5b8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x70>
    TFLITE_DCHECK_LT(i, size_);
    a6b4:	f00b fd01 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a6b8:	f8d9 2004 	ldr.w	r2, [r9, #4]
    a6bc:	e785      	b.n	a5ca <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x82>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    a6be:	f00b fcfc 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    a6c2:	f00b fcfa 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a6c6:	f8d9 2004 	ldr.w	r2, [r9, #4]
    a6ca:	e78a      	b.n	a5e2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x9a>
	return __b;
    a6cc:	aa22      	add	r2, sp, #136	; 0x88
    a6ce:	e78c      	b.n	a5ea <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0xa2>
    TFLITE_DCHECK_LT(i, size_);
    a6d0:	f00b fcf3 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a6d4:	6929      	ldr	r1, [r5, #16]
    a6d6:	e791      	b.n	a5fc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0xb4>
    TFLITE_DCHECK_LT(i, size_);
    a6d8:	f00b fcef 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a6dc:	f8de 2010 	ldr.w	r2, [lr, #16]
    a6e0:	e795      	b.n	a60e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0xc6>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    a6e2:	f00b fcea 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    a6e6:	f00b fce8 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a6ea:	f8de 2010 	ldr.w	r2, [lr, #16]
    a6ee:	e79a      	b.n	a626 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0xde>
    a6f0:	aa20      	add	r2, sp, #128	; 0x80
    a6f2:	e79c      	b.n	a62e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0xe6>
    TFLITE_DCHECK_LT(i, size_);
    a6f4:	f00b fce1 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a6f8:	f8de 1004 	ldr.w	r1, [lr, #4]
    a6fc:	e7a2      	b.n	a644 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0xfc>
    TFLITE_DCHECK_LT(i, size_);
    a6fe:	f00b fcdc 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a702:	f8d9 2010 	ldr.w	r2, [r9, #16]
    a706:	e7a6      	b.n	a656 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x10e>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    a708:	f00b fcd7 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    a70c:	f00b fcd5 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a710:	f8d9 2010 	ldr.w	r2, [r9, #16]
    a714:	e7ab      	b.n	a66e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x126>
    a716:	aa1e      	add	r2, sp, #120	; 0x78
    a718:	e7ad      	b.n	a676 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x12e>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    a71a:	3304      	adds	r3, #4
    a71c:	e7b4      	b.n	a688 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x140>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
    a71e:	9b05      	ldr	r3, [sp, #20]
    a720:	429c      	cmp	r4, r3
    a722:	d160      	bne.n	a7e6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x29e>
    TFLITE_DCHECK_LT(i, size_);
    a724:	682b      	ldr	r3, [r5, #0]
    a726:	2b01      	cmp	r3, #1
    a728:	dd5f      	ble.n	a7ea <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2a2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a72a:	2b05      	cmp	r3, #5
    a72c:	dd5f      	ble.n	a7ee <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2a6>
    a72e:	686b      	ldr	r3, [r5, #4]
    a730:	685b      	ldr	r3, [r3, #4]
    a732:	930b      	str	r3, [sp, #44]	; 0x2c
    TFLITE_DCHECK_LT(i, size_);
    a734:	682b      	ldr	r3, [r5, #0]
    a736:	2b02      	cmp	r3, #2
    a738:	dd5c      	ble.n	a7f4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2ac>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a73a:	2b05      	cmp	r3, #5
    a73c:	dd5c      	ble.n	a7f8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2b0>
    a73e:	686b      	ldr	r3, [r5, #4]
    a740:	689b      	ldr	r3, [r3, #8]
    a742:	930a      	str	r3, [sp, #40]	; 0x28
    TFLITE_DCHECK_LT(i, size_);
    a744:	f8de 3000 	ldr.w	r3, [lr]
    a748:	2b01      	cmp	r3, #1
    a74a:	dd58      	ble.n	a7fe <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2b6>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a74c:	2b05      	cmp	r3, #5
    a74e:	dd58      	ble.n	a802 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2ba>
    a750:	f8de 3004 	ldr.w	r3, [lr, #4]
    a754:	685b      	ldr	r3, [r3, #4]
    a756:	9309      	str	r3, [sp, #36]	; 0x24
    TFLITE_DCHECK_LT(i, size_);
    a758:	f8de 3000 	ldr.w	r3, [lr]
    a75c:	2b02      	cmp	r3, #2
    a75e:	dd54      	ble.n	a80a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2c2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a760:	2b05      	cmp	r3, #5
    a762:	dd54      	ble.n	a80e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2c6>
    a764:	f8de 3004 	ldr.w	r3, [lr, #4]
    a768:	689b      	ldr	r3, [r3, #8]
    a76a:	9308      	str	r3, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
    a76c:	f8d9 3000 	ldr.w	r3, [r9]
    a770:	2b01      	cmp	r3, #1
    a772:	dd50      	ble.n	a816 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2ce>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a774:	2b05      	cmp	r3, #5
    a776:	dd50      	ble.n	a81a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2d2>
    a778:	f8d9 3004 	ldr.w	r3, [r9, #4]
    a77c:	685b      	ldr	r3, [r3, #4]
    a77e:	9307      	str	r3, [sp, #28]
    TFLITE_DCHECK_LT(i, size_);
    a780:	f8d9 3000 	ldr.w	r3, [r9]
    a784:	2b02      	cmp	r3, #2
    a786:	dd4c      	ble.n	a822 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2da>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a788:	2b05      	cmp	r3, #5
    a78a:	dd4c      	ble.n	a826 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2de>
    a78c:	f8d9 3004 	ldr.w	r3, [r9, #4]
    a790:	689b      	ldr	r3, [r3, #8]
    a792:	9306      	str	r3, [sp, #24]
  const int input_width = input_shape.Dims(2);
  const int filter_height = filter_shape.Dims(1);
  const int filter_width = filter_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  for (int batch = 0; batch < batches; ++batch) {
    a794:	2300      	movs	r3, #0
    a796:	9300      	str	r3, [sp, #0]
    a798:	46f0      	mov	r8, lr
    a79a:	464c      	mov	r4, r9
    a79c:	46a9      	mov	r9, r5
    a79e:	9b00      	ldr	r3, [sp, #0]
    a7a0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    a7a2:	4293      	cmp	r3, r2
    a7a4:	f280 8190 	bge.w	aac8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x580>
    for (int out_y = 0; out_y < output_height; ++out_y) {
    a7a8:	2300      	movs	r3, #0
    a7aa:	9301      	str	r3, [sp, #4]
    a7ac:	46ce      	mov	lr, r9
    a7ae:	46c1      	mov	r9, r8
    a7b0:	9b01      	ldr	r3, [sp, #4]
    a7b2:	9907      	ldr	r1, [sp, #28]
    a7b4:	428b      	cmp	r3, r1
    a7b6:	f280 8181 	bge.w	aabc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x574>
      const int in_y_origin = (out_y * stride_height) - pad_height;
    a7ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    a7bc:	fb02 f303 	mul.w	r3, r2, r3
    a7c0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    a7c2:	1a9b      	subs	r3, r3, r2
    a7c4:	9314      	str	r3, [sp, #80]	; 0x50
      for (int out_x = 0; out_x < output_width; ++out_x) {
    a7c6:	2300      	movs	r3, #0
    a7c8:	9304      	str	r3, [sp, #16]
    a7ca:	46f0      	mov	r8, lr
    a7cc:	9b04      	ldr	r3, [sp, #16]
    a7ce:	9906      	ldr	r1, [sp, #24]
    a7d0:	428b      	cmp	r3, r1
    a7d2:	f280 816e 	bge.w	aab2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x56a>
        const int in_x_origin = (out_x * stride_width) - pad_width;
    a7d6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    a7d8:	fb02 f303 	mul.w	r3, r2, r3
    a7dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
    a7de:	1a9b      	subs	r3, r3, r2
    a7e0:	9315      	str	r3, [sp, #84]	; 0x54
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
    a7e2:	2100      	movs	r1, #0
    a7e4:	e135      	b.n	aa52 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x50a>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
    a7e6:	f00b fc68 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    a7ea:	f00b fc66 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a7ee:	68ab      	ldr	r3, [r5, #8]
    a7f0:	930b      	str	r3, [sp, #44]	; 0x2c
    a7f2:	e79f      	b.n	a734 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1ec>
    TFLITE_DCHECK_LT(i, size_);
    a7f4:	f00b fc61 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a7f8:	68eb      	ldr	r3, [r5, #12]
    a7fa:	930a      	str	r3, [sp, #40]	; 0x28
    a7fc:	e7a2      	b.n	a744 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1fc>
    TFLITE_DCHECK_LT(i, size_);
    a7fe:	f00b fc5c 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a802:	f8de 3008 	ldr.w	r3, [lr, #8]
    a806:	9309      	str	r3, [sp, #36]	; 0x24
    a808:	e7a6      	b.n	a758 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x210>
    TFLITE_DCHECK_LT(i, size_);
    a80a:	f00b fc56 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a80e:	f8de 300c 	ldr.w	r3, [lr, #12]
    a812:	9308      	str	r3, [sp, #32]
    a814:	e7aa      	b.n	a76c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x224>
    TFLITE_DCHECK_LT(i, size_);
    a816:	f00b fc50 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a81a:	f8d9 3008 	ldr.w	r3, [r9, #8]
    a81e:	9307      	str	r3, [sp, #28]
    a820:	e7ae      	b.n	a780 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x238>
    TFLITE_DCHECK_LT(i, size_);
    a822:	f00b fc4a 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a826:	f8d9 300c 	ldr.w	r3, [r9, #12]
    a82a:	9306      	str	r3, [sp, #24]
    a82c:	e7b2      	b.n	a794 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x24c>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    a82e:	f00b fc44 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    a832:	f00b fc42 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    a836:	f00b fc40 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    a83a:	f00b fc3e 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    a83e:	f00b fc3c 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    a842:	f00b fc3a 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    a846:	f00b fc38 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    a84a:	f00b fc36 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    a84e:	f00b fc34 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    a852:	f00b fc32 	bl	160ba <abort>
    a856:	9c33      	ldr	r4, [sp, #204]	; 0xcc
          std::int64_t acc = 0;
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
    a858:	3501      	adds	r5, #1
    a85a:	9b08      	ldr	r3, [sp, #32]
    a85c:	429d      	cmp	r5, r3
    a85e:	da68      	bge.n	a932 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x3ea>
              const int in_x = in_x_origin + dilation_width_factor * filter_x;
    a860:	9b10      	ldr	r3, [sp, #64]	; 0x40
    a862:	9a15      	ldr	r2, [sp, #84]	; 0x54
    a864:	fb03 2205 	mla	r2, r3, r5, r2

              // Zero padding by omitting the areas outside the image.
              const bool is_point_inside_image =
                  (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
    a868:	2a00      	cmp	r2, #0
    a86a:	dbf5      	blt.n	a858 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x310>
    a86c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a86e:	429a      	cmp	r2, r3
    a870:	daf2      	bge.n	a858 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x310>
    a872:	2f00      	cmp	r7, #0
    a874:	dbf0      	blt.n	a858 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x310>
    a876:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a878:	429f      	cmp	r7, r3
    a87a:	daed      	bge.n	a858 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x310>
    a87c:	2300      	movs	r3, #0
    a87e:	9433      	str	r4, [sp, #204]	; 0xcc

              if (!is_point_inside_image) {
                continue;
              }

              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
    a880:	9c16      	ldr	r4, [sp, #88]	; 0x58
    a882:	42a3      	cmp	r3, r4
    a884:	dae7      	bge.n	a856 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x30e>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    a886:	f8d8 4000 	ldr.w	r4, [r8]
    a88a:	2c04      	cmp	r4, #4
    a88c:	d1cf      	bne.n	a82e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2e6>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    a88e:	2800      	cmp	r0, #0
    a890:	dbcf      	blt.n	a832 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2ea>
    a892:	f8d8 4004 	ldr.w	r4, [r8, #4]
    a896:	42a0      	cmp	r0, r4
    a898:	dacb      	bge.n	a832 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2ea>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    a89a:	2f00      	cmp	r7, #0
    a89c:	dbcb      	blt.n	a836 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2ee>
    a89e:	f8d8 a008 	ldr.w	sl, [r8, #8]
    a8a2:	4557      	cmp	r7, sl
    a8a4:	dac7      	bge.n	a836 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2ee>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    a8a6:	2a00      	cmp	r2, #0
    a8a8:	dbc7      	blt.n	a83a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2f2>
    a8aa:	f8d8 e00c 	ldr.w	lr, [r8, #12]
    a8ae:	4572      	cmp	r2, lr
    a8b0:	dac3      	bge.n	a83a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2f2>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    a8b2:	2b00      	cmp	r3, #0
    a8b4:	dbc3      	blt.n	a83e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2f6>
    a8b6:	f8d8 c010 	ldr.w	ip, [r8, #16]
    a8ba:	4563      	cmp	r3, ip
    a8bc:	dabf      	bge.n	a83e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2f6>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    a8be:	fb0a 7a00 	mla	sl, sl, r0, r7
    a8c2:	fb0a 2a0e 	mla	sl, sl, lr, r2
    a8c6:	fb0a 3c0c 	mla	ip, sl, ip, r3
                int32_t input_val = input_data[Offset(input_shape, batch, in_y,
                                                      in_x, in_channel)];
    a8ca:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
    a8cc:	f934 e01c 	ldrsh.w	lr, [r4, ip, lsl #1]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    a8d0:	f8d9 4000 	ldr.w	r4, [r9]
    a8d4:	2c04      	cmp	r4, #4
    a8d6:	d1b4      	bne.n	a842 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2fa>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    a8d8:	2900      	cmp	r1, #0
    a8da:	dbb4      	blt.n	a846 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2fe>
    a8dc:	f8d9 4004 	ldr.w	r4, [r9, #4]
    a8e0:	42a1      	cmp	r1, r4
    a8e2:	dab0      	bge.n	a846 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2fe>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    a8e4:	2e00      	cmp	r6, #0
    a8e6:	dbb0      	blt.n	a84a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x302>
    a8e8:	f8d9 c008 	ldr.w	ip, [r9, #8]
    a8ec:	4566      	cmp	r6, ip
    a8ee:	daac      	bge.n	a84a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x302>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    a8f0:	2d00      	cmp	r5, #0
    a8f2:	dbac      	blt.n	a84e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x306>
    a8f4:	f8d9 b00c 	ldr.w	fp, [r9, #12]
    a8f8:	455d      	cmp	r5, fp
    a8fa:	daa8      	bge.n	a84e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x306>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    a8fc:	2b00      	cmp	r3, #0
    a8fe:	dba8      	blt.n	a852 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x30a>
    a900:	f8d9 a010 	ldr.w	sl, [r9, #16]
    a904:	4553      	cmp	r3, sl
    a906:	daa4      	bge.n	a852 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x30a>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    a908:	fb0c 6c01 	mla	ip, ip, r1, r6
    a90c:	fb0c 5c0b 	mla	ip, ip, fp, r5
    a910:	fb0c 3c0a 	mla	ip, ip, sl, r3
                int32_t filter_val = filter_data[Offset(
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
    a914:	9c30      	ldr	r4, [sp, #192]	; 0xc0
    a916:	f914 c00c 	ldrsb.w	ip, [r4, ip]
                // int64_t += int8_t * int16_t so the highest value we can
                // get from each accumulation is [-127, 127] * ([-32768,
                // 32767] -
                // [-32768, 32767]), which is [-8322945, 8322945].
                // log2(8322945) = 22.99.
                acc += filter_val * input_val;
    a91a:	fb0c fe0e 	mul.w	lr, ip, lr
    a91e:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    a922:	eb1a 0a0e 	adds.w	sl, sl, lr
    a926:	eb4b 7bee 	adc.w	fp, fp, lr, asr #31
    a92a:	e9cd ab02 	strd	sl, fp, [sp, #8]
              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
    a92e:	3301      	adds	r3, #1
    a930:	e7a6      	b.n	a880 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x338>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
    a932:	3601      	adds	r6, #1
    a934:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a936:	429e      	cmp	r6, r3
    a938:	da06      	bge.n	a948 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x400>
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
    a93a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    a93c:	9a14      	ldr	r2, [sp, #80]	; 0x50
    a93e:	fb03 2706 	mla	r7, r3, r6, r2
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
    a942:	2500      	movs	r5, #0
    a944:	9800      	ldr	r0, [sp, #0]
    a946:	e788      	b.n	a85a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x312>
    a948:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
              }
            }
          }
          if (bias_data) {
    a94c:	9832      	ldr	r0, [sp, #200]	; 0xc8
    a94e:	b130      	cbz	r0, a95e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x416>
            acc += bias_data[out_channel];
    a950:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
    a954:	6828      	ldr	r0, [r5, #0]
    a956:	686d      	ldr	r5, [r5, #4]
    a958:	1812      	adds	r2, r2, r0
    a95a:	eb45 0303 	adc.w	r3, r5, r3
          }
          int32_t scaled_acc = MultiplyByQuantizedMultiplier(
    a95e:	9818      	ldr	r0, [sp, #96]	; 0x60
    a960:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    a964:	9d19      	ldr	r5, [sp, #100]	; 0x64
    a966:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
  //
  // Assumptions: The following input ranges are assumed
  // - quantize_scale>=0  (the usual range is (1<<30) to (1>>31)-1)
  // - scaling is chosen so final scaled result fits in int32_t
  // - input x is in the range -(1<<47) <= x < (1<<47)
  assert(quantized_multiplier >= 0);
    a96a:	2800      	cmp	r0, #0
    a96c:	db7a      	blt.n	aa64 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x51c>
  assert(shift >= -31 && shift < 8);
    a96e:	f105 061f 	add.w	r6, r5, #31
    a972:	2e26      	cmp	r6, #38	; 0x26
    a974:	d87c      	bhi.n	aa70 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x528>
  assert(x >= -(static_cast<int64_t>(1) << 47) &&
    a976:	1c16      	adds	r6, r2, #0
    a978:	960c      	str	r6, [sp, #48]	; 0x30
    a97a:	f543 4600 	adc.w	r6, r3, #32768	; 0x8000
    a97e:	960d      	str	r6, [sp, #52]	; 0x34
    a980:	e9dd 670c 	ldrd	r6, r7, [sp, #48]	; 0x30
    a984:	f5b7 3f80 	cmp.w	r7, #65536	; 0x10000
    a988:	bf08      	it	eq
    a98a:	2e00      	cmpeq	r6, #0
    a98c:	d276      	bcs.n	aa7c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x534>
         x < (static_cast<int64_t>(1) << 47));

  int32_t reduced_multiplier = (quantized_multiplier < 0x7FFF0000)
                                   ? ((quantized_multiplier + (1 << 15)) >> 16)
    a98e:	4e50      	ldr	r6, [pc, #320]	; (aad0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x588>)
    a990:	42b0      	cmp	r0, r6
    a992:	dc79      	bgt.n	aa88 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x540>
    a994:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
    a998:	1400      	asrs	r0, r0, #16
                                   : 0x7FFF;
  int total_shift = 15 - shift;
    a99a:	f1c5 0c0f 	rsb	ip, r5, #15
  x = (x * (int64_t)reduced_multiplier) + ((int64_t)1 << (total_shift - 1));
    a99e:	17c7      	asrs	r7, r0, #31
    a9a0:	fb02 f607 	mul.w	r6, r2, r7
    a9a4:	fb00 6603 	mla	r6, r0, r3, r6
    a9a8:	fba2 2300 	umull	r2, r3, r2, r0
    a9ac:	4433      	add	r3, r6
    a9ae:	f1c5 070e 	rsb	r7, r5, #14
    a9b2:	2001      	movs	r0, #1
    a9b4:	f1a7 0a20 	sub.w	sl, r7, #32
    a9b8:	f1c7 0e20 	rsb	lr, r7, #32
    a9bc:	fa00 f60a 	lsl.w	r6, r0, sl
    a9c0:	fa20 fe0e 	lsr.w	lr, r0, lr
    a9c4:	ea46 060e 	orr.w	r6, r6, lr
    a9c8:	40b8      	lsls	r0, r7
    a9ca:	1810      	adds	r0, r2, r0
    a9cc:	eb43 0606 	adc.w	r6, r3, r6
  int32_t result = x >> total_shift;
    a9d0:	3511      	adds	r5, #17
    a9d2:	f1bc 0320 	subs.w	r3, ip, #32
    a9d6:	fa20 f00c 	lsr.w	r0, r0, ip
    a9da:	fa06 f505 	lsl.w	r5, r6, r5
    a9de:	ea40 0005 	orr.w	r0, r0, r5
    a9e2:	d402      	bmi.n	a9ea <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x4a2>
    a9e4:	fa46 f303 	asr.w	r3, r6, r3
    a9e8:	4318      	orrs	r0, r3
              acc, output_multiplier[out_channel], output_shift[out_channel]);
    a9ea:	901b      	str	r0, [sp, #108]	; 0x6c
      if (__a < __b)
    a9ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    a9ee:	4283      	cmp	r3, r0
    a9f0:	dc4d      	bgt.n	aa8e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x546>
      return __a;
    a9f2:	ab1b      	add	r3, sp, #108	; 0x6c
          scaled_acc = std::max(scaled_acc, output_activation_min);
    a9f4:	681a      	ldr	r2, [r3, #0]
    a9f6:	921b      	str	r2, [sp, #108]	; 0x6c
      if (__b < __a)
    a9f8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    a9fa:	429a      	cmp	r2, r3
    a9fc:	dc49      	bgt.n	aa92 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x54a>
      return __a;
    a9fe:	ab1b      	add	r3, sp, #108	; 0x6c
          scaled_acc = std::min(scaled_acc, output_activation_max);
    aa00:	681a      	ldr	r2, [r3, #0]
    aa02:	921b      	str	r2, [sp, #108]	; 0x6c
  inline int32_t DimensionsCount() const { return size_; }
    aa04:	6823      	ldr	r3, [r4, #0]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    aa06:	2b04      	cmp	r3, #4
    aa08:	d145      	bne.n	aa96 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x54e>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    aa0a:	9800      	ldr	r0, [sp, #0]
    aa0c:	2800      	cmp	r0, #0
    aa0e:	db44      	blt.n	aa9a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x552>
    aa10:	6863      	ldr	r3, [r4, #4]
    aa12:	4298      	cmp	r0, r3
    aa14:	da41      	bge.n	aa9a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x552>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    aa16:	9b01      	ldr	r3, [sp, #4]
    aa18:	2b00      	cmp	r3, #0
    aa1a:	db40      	blt.n	aa9e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x556>
    aa1c:	68a5      	ldr	r5, [r4, #8]
    aa1e:	42ab      	cmp	r3, r5
    aa20:	da3d      	bge.n	aa9e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x556>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    aa22:	9b04      	ldr	r3, [sp, #16]
    aa24:	2b00      	cmp	r3, #0
    aa26:	db3c      	blt.n	aaa2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x55a>
    aa28:	68e0      	ldr	r0, [r4, #12]
    aa2a:	4283      	cmp	r3, r0
    aa2c:	da39      	bge.n	aaa2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x55a>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    aa2e:	2900      	cmp	r1, #0
    aa30:	db39      	blt.n	aaa6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x55e>
    aa32:	6923      	ldr	r3, [r4, #16]
    aa34:	4299      	cmp	r1, r3
    aa36:	da36      	bge.n	aaa6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x55e>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    aa38:	9e00      	ldr	r6, [sp, #0]
    aa3a:	9f01      	ldr	r7, [sp, #4]
    aa3c:	fb05 7506 	mla	r5, r5, r6, r7
    aa40:	9e04      	ldr	r6, [sp, #16]
    aa42:	fb05 6000 	mla	r0, r5, r0, r6
    aa46:	fb00 1303 	mla	r3, r0, r3, r1
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
    aa4a:	9834      	ldr	r0, [sp, #208]	; 0xd0
    aa4c:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
    aa50:	3101      	adds	r1, #1
    aa52:	9b05      	ldr	r3, [sp, #20]
    aa54:	4299      	cmp	r1, r3
    aa56:	da28      	bge.n	aaaa <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x562>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
    aa58:	2600      	movs	r6, #0
          std::int64_t acc = 0;
    aa5a:	2200      	movs	r2, #0
    aa5c:	2300      	movs	r3, #0
    aa5e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    aa62:	e767      	b.n	a934 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x3ec>
  assert(quantized_multiplier >= 0);
    aa64:	4b1b      	ldr	r3, [pc, #108]	; (aad4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x58c>)
    aa66:	4a1c      	ldr	r2, [pc, #112]	; (aad8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x590>)
    aa68:	21b3      	movs	r1, #179	; 0xb3
    aa6a:	481c      	ldr	r0, [pc, #112]	; (aadc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x594>)
    aa6c:	f005 ff3e 	bl	108ec <__assert_func>
  assert(shift >= -31 && shift < 8);
    aa70:	4b1b      	ldr	r3, [pc, #108]	; (aae0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x598>)
    aa72:	4a19      	ldr	r2, [pc, #100]	; (aad8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x590>)
    aa74:	21b4      	movs	r1, #180	; 0xb4
    aa76:	4819      	ldr	r0, [pc, #100]	; (aadc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x594>)
    aa78:	f005 ff38 	bl	108ec <__assert_func>
  assert(x >= -(static_cast<int64_t>(1) << 47) &&
    aa7c:	4b19      	ldr	r3, [pc, #100]	; (aae4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x59c>)
    aa7e:	4a16      	ldr	r2, [pc, #88]	; (aad8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x590>)
    aa80:	21b5      	movs	r1, #181	; 0xb5
    aa82:	4816      	ldr	r0, [pc, #88]	; (aadc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x594>)
    aa84:	f005 ff32 	bl	108ec <__assert_func>
                                   ? ((quantized_multiplier + (1 << 15)) >> 16)
    aa88:	f647 70ff 	movw	r0, #32767	; 0x7fff
    aa8c:	e785      	b.n	a99a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x452>
	return __b;
    aa8e:	ab1d      	add	r3, sp, #116	; 0x74
    aa90:	e7b0      	b.n	a9f4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x4ac>
	return __b;
    aa92:	ab1c      	add	r3, sp, #112	; 0x70
    aa94:	e7b4      	b.n	aa00 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x4b8>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    aa96:	f00b fb10 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    aa9a:	f00b fb0e 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    aa9e:	f00b fb0c 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    aaa2:	f00b fb0a 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    aaa6:	f00b fb08 	bl	160ba <abort>
      for (int out_x = 0; out_x < output_width; ++out_x) {
    aaaa:	9b04      	ldr	r3, [sp, #16]
    aaac:	3301      	adds	r3, #1
    aaae:	9304      	str	r3, [sp, #16]
    aab0:	e68c      	b.n	a7cc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x284>
    aab2:	46c6      	mov	lr, r8
    for (int out_y = 0; out_y < output_height; ++out_y) {
    aab4:	9b01      	ldr	r3, [sp, #4]
    aab6:	3301      	adds	r3, #1
    aab8:	9301      	str	r3, [sp, #4]
    aaba:	e679      	b.n	a7b0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x268>
    aabc:	46c8      	mov	r8, r9
    aabe:	46f1      	mov	r9, lr
  for (int batch = 0; batch < batches; ++batch) {
    aac0:	9b00      	ldr	r3, [sp, #0]
    aac2:	3301      	adds	r3, #1
    aac4:	9300      	str	r3, [sp, #0]
    aac6:	e66a      	b.n	a79e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x256>
              static_cast<int16_t>(scaled_acc);
        }
      }
    }
  }
}
    aac8:	b025      	add	sp, #148	; 0x94
    aaca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    aace:	bf00      	nop
    aad0:	7ffeffff 	.word	0x7ffeffff
    aad4:	00026d64 	.word	0x00026d64
    aad8:	00026d80 	.word	0x00026d80
    aadc:	00026dc8 	.word	0x00026dc8
    aae0:	00026e18 	.word	0x00026e18
    aae4:	00026e34 	.word	0x00026e34

0000aae8 <_ZN6tflite16Register_CONV_2DEv>:
  return kTfLiteOk;
}

}  // namespace

TfLiteRegistration Register_CONV_2D() {
    aae8:	b470      	push	{r4, r5, r6}
    aaea:	4606      	mov	r6, r0
          /*prepare=*/ConvPrepare,
          /*invoke=*/Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    aaec:	4604      	mov	r4, r0
    aaee:	4d05      	ldr	r5, [pc, #20]	; (ab04 <_ZN6tflite16Register_CONV_2DEv+0x1c>)
    aaf0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    aaf2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    aaf4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    aaf8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    aafc:	4630      	mov	r0, r6
    aafe:	bc70      	pop	{r4, r5, r6}
    ab00:	4770      	bx	lr
    ab02:	bf00      	nop
    ab04:	00017030 	.word	0x00017030

0000ab08 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa>:
    int8_t* output_data) {
    ab08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ab0c:	b0a7      	sub	sp, #156	; 0x9c
    ab0e:	911a      	str	r1, [sp, #104]	; 0x68
    ab10:	921b      	str	r2, [sp, #108]	; 0x6c
    ab12:	469a      	mov	sl, r3
    ab14:	9f31      	ldr	r7, [sp, #196]	; 0xc4
    ab16:	9b33      	ldr	r3, [sp, #204]	; 0xcc
    ab18:	f8dd 80d4 	ldr.w	r8, [sp, #212]	; 0xd4
  const int32_t input_offset = params.input_offset;  // r = s(q - Z)
    ab1c:	6942      	ldr	r2, [r0, #20]
    ab1e:	920c      	str	r2, [sp, #48]	; 0x30
  const int stride_width = params.stride_width;
    ab20:	f9b0 200a 	ldrsh.w	r2, [r0, #10]
    ab24:	920d      	str	r2, [sp, #52]	; 0x34
  const int stride_height = params.stride_height;
    ab26:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    ab2a:	920e      	str	r2, [sp, #56]	; 0x38
  const int dilation_width_factor = params.dilation_width_factor;
    ab2c:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
    ab30:	920f      	str	r2, [sp, #60]	; 0x3c
  const int dilation_height_factor = params.dilation_height_factor;
    ab32:	f9b0 2010 	ldrsh.w	r2, [r0, #16]
    ab36:	9210      	str	r2, [sp, #64]	; 0x40
  const int pad_width = params.padding_values.width;
    ab38:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
    ab3c:	9211      	str	r2, [sp, #68]	; 0x44
  const int pad_height = params.padding_values.height;
    ab3e:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
    ab42:	9212      	str	r2, [sp, #72]	; 0x48
  const int32_t output_offset = params.output_offset;
    ab44:	69c2      	ldr	r2, [r0, #28]
    ab46:	9213      	str	r2, [sp, #76]	; 0x4c
  const int32_t output_activation_min = params.quantized_activation_min;
    ab48:	6a81      	ldr	r1, [r0, #40]	; 0x28
    ab4a:	911f      	str	r1, [sp, #124]	; 0x7c
  const int32_t output_activation_max = params.quantized_activation_max;
    ab4c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    ab4e:	921e      	str	r2, [sp, #120]	; 0x78
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    ab50:	4291      	cmp	r1, r2
    ab52:	f300 8082 	bgt.w	ac5a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x152>
  inline int32_t DimensionsCount() const { return size_; }
    ab56:	f8da 2000 	ldr.w	r2, [sl]
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
    ab5a:	2a04      	cmp	r2, #4
    ab5c:	d17f      	bne.n	ac5e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x156>
    ab5e:	683a      	ldr	r2, [r7, #0]
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
    ab60:	2a04      	cmp	r2, #4
    ab62:	d17e      	bne.n	ac62 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x15a>
    ab64:	f8d8 2000 	ldr.w	r2, [r8]
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
    ab68:	2a04      	cmp	r2, #4
    ab6a:	d17c      	bne.n	ac66 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x15e>
    TFLITE_DCHECK_LT(i, size_);
    ab6c:	f8da 2000 	ldr.w	r2, [sl]
    ab70:	2a00      	cmp	r2, #0
    ab72:	dd7a      	ble.n	ac6a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x162>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ab74:	2a05      	cmp	r2, #5
    ab76:	dd7a      	ble.n	ac6e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x166>
    ab78:	f8da 2004 	ldr.w	r2, [sl, #4]
    ab7c:	6812      	ldr	r2, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
    ab7e:	f8d8 1000 	ldr.w	r1, [r8]
    ab82:	2900      	cmp	r1, #0
    ab84:	dd76      	ble.n	ac74 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x16c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ab86:	2905      	cmp	r1, #5
    ab88:	dd76      	ble.n	ac78 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x170>
    ab8a:	f8d8 1004 	ldr.w	r1, [r8, #4]
    ab8e:	6809      	ldr	r1, [r1, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    ab90:	4291      	cmp	r1, r2
    ab92:	d174      	bne.n	ac7e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x176>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    ab94:	9225      	str	r2, [sp, #148]	; 0x94
    TFLITE_DCHECK_LT(i, size_);
    ab96:	f8d8 1000 	ldr.w	r1, [r8]
    ab9a:	2900      	cmp	r1, #0
    ab9c:	dd71      	ble.n	ac82 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x17a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ab9e:	2905      	cmp	r1, #5
    aba0:	dd71      	ble.n	ac86 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x17e>
    aba2:	f8d8 1004 	ldr.w	r1, [r8, #4]
    aba6:	6809      	ldr	r1, [r1, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    aba8:	9124      	str	r1, [sp, #144]	; 0x90
      if (__b < __a)
    abaa:	428a      	cmp	r2, r1
    abac:	dc6e      	bgt.n	ac8c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x184>
      return __a;
    abae:	aa25      	add	r2, sp, #148	; 0x94
    abb0:	6812      	ldr	r2, [r2, #0]
    abb2:	9217      	str	r2, [sp, #92]	; 0x5c
    TFLITE_DCHECK_LT(i, size_);
    abb4:	f8da 2000 	ldr.w	r2, [sl]
    abb8:	2a03      	cmp	r2, #3
    abba:	dd69      	ble.n	ac90 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x188>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    abbc:	2a05      	cmp	r2, #5
    abbe:	dd69      	ble.n	ac94 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x18c>
    abc0:	f8da 2004 	ldr.w	r2, [sl, #4]
    abc4:	68d2      	ldr	r2, [r2, #12]
    TFLITE_DCHECK_LT(i, size_);
    abc6:	6839      	ldr	r1, [r7, #0]
    abc8:	2903      	cmp	r1, #3
    abca:	dd66      	ble.n	ac9a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x192>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    abcc:	2905      	cmp	r1, #5
    abce:	dd66      	ble.n	ac9e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x196>
    abd0:	6879      	ldr	r1, [r7, #4]
    abd2:	68c9      	ldr	r1, [r1, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    abd4:	4291      	cmp	r1, r2
    abd6:	d164      	bne.n	aca2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x19a>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    abd8:	9223      	str	r2, [sp, #140]	; 0x8c
    TFLITE_DCHECK_LT(i, size_);
    abda:	6839      	ldr	r1, [r7, #0]
    abdc:	2903      	cmp	r1, #3
    abde:	dd62      	ble.n	aca6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x19e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    abe0:	2905      	cmp	r1, #5
    abe2:	dd62      	ble.n	acaa <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1a2>
    abe4:	6879      	ldr	r1, [r7, #4]
    abe6:	68c9      	ldr	r1, [r1, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    abe8:	9122      	str	r1, [sp, #136]	; 0x88
      if (__b < __a)
    abea:	428a      	cmp	r2, r1
    abec:	dc5f      	bgt.n	acae <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1a6>
      return __a;
    abee:	aa23      	add	r2, sp, #140	; 0x8c
    abf0:	6812      	ldr	r2, [r2, #0]
    abf2:	9216      	str	r2, [sp, #88]	; 0x58
    TFLITE_DCHECK_LT(i, size_);
    abf4:	683a      	ldr	r2, [r7, #0]
    abf6:	2a00      	cmp	r2, #0
    abf8:	dd5b      	ble.n	acb2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1aa>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    abfa:	2a05      	cmp	r2, #5
    abfc:	dd5b      	ble.n	acb6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1ae>
    abfe:	687a      	ldr	r2, [r7, #4]
    ac00:	6812      	ldr	r2, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
    ac02:	f8d8 1000 	ldr.w	r1, [r8]
    ac06:	2903      	cmp	r1, #3
    ac08:	dd57      	ble.n	acba <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1b2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ac0a:	2905      	cmp	r1, #5
    ac0c:	dd57      	ble.n	acbe <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1b6>
    ac0e:	f8d8 1004 	ldr.w	r1, [r8, #4]
    ac12:	68c9      	ldr	r1, [r1, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    ac14:	4291      	cmp	r1, r2
    ac16:	d155      	bne.n	acc4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1bc>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    ac18:	9221      	str	r2, [sp, #132]	; 0x84
    TFLITE_DCHECK_LT(i, size_);
    ac1a:	f8d8 1000 	ldr.w	r1, [r8]
    ac1e:	2903      	cmp	r1, #3
    ac20:	dd52      	ble.n	acc8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1c0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ac22:	2905      	cmp	r1, #5
    ac24:	dd52      	ble.n	accc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1c4>
    ac26:	f8d8 1004 	ldr.w	r1, [r8, #4]
    ac2a:	68c9      	ldr	r1, [r1, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    ac2c:	9120      	str	r1, [sp, #128]	; 0x80
      if (__b < __a)
    ac2e:	428a      	cmp	r2, r1
    ac30:	dc4f      	bgt.n	acd2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1ca>
      return __a;
    ac32:	aa21      	add	r2, sp, #132	; 0x84
    ac34:	6812      	ldr	r2, [r2, #0]
    ac36:	9203      	str	r2, [sp, #12]
  if (bias_data) {
    ac38:	9a34      	ldr	r2, [sp, #208]	; 0xd0
    ac3a:	2a00      	cmp	r2, #0
    ac3c:	d050      	beq.n	ace0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1d8>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    ac3e:	681c      	ldr	r4, [r3, #0]
    ac40:	2c05      	cmp	r4, #5
    ac42:	dd48      	ble.n	acd6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1ce>
    ac44:	685b      	ldr	r3, [r3, #4]
    for (int i = 0; i < size_; i++) {
    ac46:	2200      	movs	r2, #0
    int buffer_size = 1;
    ac48:	2101      	movs	r1, #1
    for (int i = 0; i < size_; i++) {
    ac4a:	42a2      	cmp	r2, r4
    ac4c:	da45      	bge.n	acda <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1d2>
      buffer_size *= dims_data[i];
    ac4e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    ac52:	fb00 f101 	mul.w	r1, r0, r1
    for (int i = 0; i < size_; i++) {
    ac56:	3201      	adds	r2, #1
    ac58:	e7f7      	b.n	ac4a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x142>
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    ac5a:	f00b fa2e 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
    ac5e:	f00b fa2c 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
    ac62:	f00b fa2a 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
    ac66:	f00b fa28 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    ac6a:	f00b fa26 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ac6e:	f8da 2004 	ldr.w	r2, [sl, #4]
    ac72:	e784      	b.n	ab7e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x76>
    TFLITE_DCHECK_LT(i, size_);
    ac74:	f00b fa21 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ac78:	f8d8 1004 	ldr.w	r1, [r8, #4]
    ac7c:	e788      	b.n	ab90 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x88>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    ac7e:	f00b fa1c 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    ac82:	f00b fa1a 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ac86:	f8d8 1004 	ldr.w	r1, [r8, #4]
    ac8a:	e78d      	b.n	aba8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xa0>
	return __b;
    ac8c:	aa24      	add	r2, sp, #144	; 0x90
    ac8e:	e78f      	b.n	abb0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xa8>
    TFLITE_DCHECK_LT(i, size_);
    ac90:	f00b fa13 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ac94:	f8da 2010 	ldr.w	r2, [sl, #16]
    ac98:	e795      	b.n	abc6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xbe>
    TFLITE_DCHECK_LT(i, size_);
    ac9a:	f00b fa0e 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ac9e:	6939      	ldr	r1, [r7, #16]
    aca0:	e798      	b.n	abd4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xcc>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    aca2:	f00b fa0a 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    aca6:	f00b fa08 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    acaa:	6939      	ldr	r1, [r7, #16]
    acac:	e79c      	b.n	abe8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xe0>
    acae:	aa22      	add	r2, sp, #136	; 0x88
    acb0:	e79e      	b.n	abf0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xe8>
    TFLITE_DCHECK_LT(i, size_);
    acb2:	f00b fa02 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    acb6:	687a      	ldr	r2, [r7, #4]
    acb8:	e7a3      	b.n	ac02 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xfa>
    TFLITE_DCHECK_LT(i, size_);
    acba:	f00b f9fe 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    acbe:	f8d8 1010 	ldr.w	r1, [r8, #16]
    acc2:	e7a7      	b.n	ac14 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x10c>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    acc4:	f00b f9f9 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    acc8:	f00b f9f7 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    accc:	f8d8 1010 	ldr.w	r1, [r8, #16]
    acd0:	e7ac      	b.n	ac2c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x124>
    acd2:	aa20      	add	r2, sp, #128	; 0x80
    acd4:	e7ae      	b.n	ac34 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x12c>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    acd6:	3304      	adds	r3, #4
    acd8:	e7b5      	b.n	ac46 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x13e>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
    acda:	9b03      	ldr	r3, [sp, #12]
    acdc:	4299      	cmp	r1, r3
    acde:	d167      	bne.n	adb0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2a8>
    TFLITE_DCHECK_LT(i, size_);
    ace0:	f8da 3000 	ldr.w	r3, [sl]
    ace4:	2b01      	cmp	r3, #1
    ace6:	dd65      	ble.n	adb4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ac>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ace8:	2b05      	cmp	r3, #5
    acea:	dd65      	ble.n	adb8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2b0>
    acec:	f8da 3004 	ldr.w	r3, [sl, #4]
    acf0:	685b      	ldr	r3, [r3, #4]
    acf2:	9309      	str	r3, [sp, #36]	; 0x24
    TFLITE_DCHECK_LT(i, size_);
    acf4:	f8da 3000 	ldr.w	r3, [sl]
    acf8:	2b02      	cmp	r3, #2
    acfa:	dd61      	ble.n	adc0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2b8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    acfc:	2b05      	cmp	r3, #5
    acfe:	dd61      	ble.n	adc4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2bc>
    ad00:	f8da 3004 	ldr.w	r3, [sl, #4]
    ad04:	689b      	ldr	r3, [r3, #8]
    ad06:	9308      	str	r3, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
    ad08:	683b      	ldr	r3, [r7, #0]
    ad0a:	2b01      	cmp	r3, #1
    ad0c:	dd5e      	ble.n	adcc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2c4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ad0e:	2b05      	cmp	r3, #5
    ad10:	dd5e      	ble.n	add0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2c8>
    ad12:	687b      	ldr	r3, [r7, #4]
    ad14:	685b      	ldr	r3, [r3, #4]
    ad16:	9307      	str	r3, [sp, #28]
    TFLITE_DCHECK_LT(i, size_);
    ad18:	683b      	ldr	r3, [r7, #0]
    ad1a:	2b02      	cmp	r3, #2
    ad1c:	dd5b      	ble.n	add6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ce>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ad1e:	2b05      	cmp	r3, #5
    ad20:	dd5b      	ble.n	adda <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2d2>
    ad22:	687b      	ldr	r3, [r7, #4]
    ad24:	689b      	ldr	r3, [r3, #8]
    ad26:	9306      	str	r3, [sp, #24]
    TFLITE_DCHECK_LT(i, size_);
    ad28:	f8d8 3000 	ldr.w	r3, [r8]
    ad2c:	2b01      	cmp	r3, #1
    ad2e:	dd57      	ble.n	ade0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2d8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ad30:	2b05      	cmp	r3, #5
    ad32:	dd57      	ble.n	ade4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2dc>
    ad34:	f8d8 3004 	ldr.w	r3, [r8, #4]
    ad38:	685b      	ldr	r3, [r3, #4]
    ad3a:	9305      	str	r3, [sp, #20]
    TFLITE_DCHECK_LT(i, size_);
    ad3c:	f8d8 3000 	ldr.w	r3, [r8]
    ad40:	2b02      	cmp	r3, #2
    ad42:	dd53      	ble.n	adec <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2e4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ad44:	2b05      	cmp	r3, #5
    ad46:	dd53      	ble.n	adf0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2e8>
    ad48:	f8d8 3004 	ldr.w	r3, [r8, #4]
    ad4c:	689b      	ldr	r3, [r3, #8]
    ad4e:	9304      	str	r3, [sp, #16]
  for (int batch = 0; batch < batches; ++batch) {
    ad50:	f04f 0b00 	mov.w	fp, #0
    ad54:	46d1      	mov	r9, sl
    ad56:	46ba      	mov	sl, r7
    ad58:	4647      	mov	r7, r8
    ad5a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    ad5c:	459b      	cmp	fp, r3
    ad5e:	f280 81cd 	bge.w	b0fc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5f4>
    for (int out_y = 0; out_y < output_height; ++out_y) {
    ad62:	2300      	movs	r3, #0
    ad64:	9301      	str	r3, [sp, #4]
    ad66:	46c8      	mov	r8, r9
    ad68:	46d1      	mov	r9, sl
    ad6a:	46da      	mov	sl, fp
    ad6c:	46bb      	mov	fp, r7
    ad6e:	9b01      	ldr	r3, [sp, #4]
    ad70:	9905      	ldr	r1, [sp, #20]
    ad72:	428b      	cmp	r3, r1
    ad74:	f280 81bb 	bge.w	b0ee <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5e6>
      const int in_y_origin = (out_y * stride_height) - pad_height;
    ad78:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    ad7a:	fb02 f303 	mul.w	r3, r2, r3
    ad7e:	9a12      	ldr	r2, [sp, #72]	; 0x48
    ad80:	1a9b      	subs	r3, r3, r2
    ad82:	9314      	str	r3, [sp, #80]	; 0x50
      for (int out_x = 0; out_x < output_width; ++out_x) {
    ad84:	2300      	movs	r3, #0
    ad86:	9302      	str	r3, [sp, #8]
    ad88:	f8cd b0d4 	str.w	fp, [sp, #212]	; 0xd4
    ad8c:	46c3      	mov	fp, r8
    ad8e:	46c8      	mov	r8, r9
    ad90:	46d1      	mov	r9, sl
    ad92:	f8dd a0d4 	ldr.w	sl, [sp, #212]	; 0xd4
    ad96:	9b02      	ldr	r3, [sp, #8]
    ad98:	9904      	ldr	r1, [sp, #16]
    ad9a:	428b      	cmp	r3, r1
    ad9c:	f280 819c 	bge.w	b0d8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5d0>
        const int in_x_origin = (out_x * stride_width) - pad_width;
    ada0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    ada2:	fb02 f303 	mul.w	r3, r2, r3
    ada6:	9a11      	ldr	r2, [sp, #68]	; 0x44
    ada8:	1a9b      	subs	r3, r3, r2
    adaa:	9315      	str	r3, [sp, #84]	; 0x54
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
    adac:	2400      	movs	r4, #0
    adae:	e157      	b.n	b060 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x558>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
    adb0:	f00b f983 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    adb4:	f00b f981 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    adb8:	f8da 3008 	ldr.w	r3, [sl, #8]
    adbc:	9309      	str	r3, [sp, #36]	; 0x24
    adbe:	e799      	b.n	acf4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1ec>
    TFLITE_DCHECK_LT(i, size_);
    adc0:	f00b f97b 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    adc4:	f8da 300c 	ldr.w	r3, [sl, #12]
    adc8:	9308      	str	r3, [sp, #32]
    adca:	e79d      	b.n	ad08 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x200>
    TFLITE_DCHECK_LT(i, size_);
    adcc:	f00b f975 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    add0:	68bb      	ldr	r3, [r7, #8]
    add2:	9307      	str	r3, [sp, #28]
    add4:	e7a0      	b.n	ad18 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x210>
    TFLITE_DCHECK_LT(i, size_);
    add6:	f00b f970 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    adda:	68fb      	ldr	r3, [r7, #12]
    addc:	9306      	str	r3, [sp, #24]
    adde:	e7a3      	b.n	ad28 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x220>
    TFLITE_DCHECK_LT(i, size_);
    ade0:	f00b f96b 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ade4:	f8d8 3008 	ldr.w	r3, [r8, #8]
    ade8:	9305      	str	r3, [sp, #20]
    adea:	e7a7      	b.n	ad3c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x234>
    TFLITE_DCHECK_LT(i, size_);
    adec:	f00b f965 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    adf0:	f8d8 300c 	ldr.w	r3, [r8, #12]
    adf4:	9304      	str	r3, [sp, #16]
    adf6:	e7ab      	b.n	ad50 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x248>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    adf8:	f00b f95f 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    adfc:	f00b f95d 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    ae00:	f00b f95b 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    ae04:	f00b f959 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    ae08:	f00b f957 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    ae0c:	f00b f955 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    ae10:	f00b f953 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    ae14:	f00b f951 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    ae18:	f00b f94f 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    ae1c:	f00b f94d 	bl	160ba <abort>
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
    ae20:	3201      	adds	r2, #1
    ae22:	9b06      	ldr	r3, [sp, #24]
    ae24:	429a      	cmp	r2, r3
    ae26:	da63      	bge.n	aef0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3e8>
              const int in_x = in_x_origin + dilation_width_factor * filter_x;
    ae28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    ae2a:	9815      	ldr	r0, [sp, #84]	; 0x54
    ae2c:	fb03 0002 	mla	r0, r3, r2, r0
                  (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
    ae30:	2800      	cmp	r0, #0
    ae32:	dbf5      	blt.n	ae20 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x318>
    ae34:	9b08      	ldr	r3, [sp, #32]
    ae36:	4298      	cmp	r0, r3
    ae38:	daf2      	bge.n	ae20 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x318>
    ae3a:	2900      	cmp	r1, #0
    ae3c:	dbf0      	blt.n	ae20 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x318>
    ae3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    ae40:	4299      	cmp	r1, r3
    ae42:	daed      	bge.n	ae20 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x318>
    ae44:	2300      	movs	r3, #0
              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
    ae46:	9d16      	ldr	r5, [sp, #88]	; 0x58
    ae48:	42ab      	cmp	r3, r5
    ae4a:	dae9      	bge.n	ae20 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x318>
  inline int32_t DimensionsCount() const { return size_; }
    ae4c:	f8db 5000 	ldr.w	r5, [fp]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    ae50:	2d04      	cmp	r5, #4
    ae52:	d1d1      	bne.n	adf8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f0>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    ae54:	f1b9 0f00 	cmp.w	r9, #0
    ae58:	dbd0      	blt.n	adfc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f4>
    ae5a:	f8db 5004 	ldr.w	r5, [fp, #4]
    ae5e:	45a9      	cmp	r9, r5
    ae60:	dacc      	bge.n	adfc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f4>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    ae62:	2900      	cmp	r1, #0
    ae64:	dbcc      	blt.n	ae00 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f8>
    ae66:	f8db c008 	ldr.w	ip, [fp, #8]
    ae6a:	4561      	cmp	r1, ip
    ae6c:	dac8      	bge.n	ae00 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f8>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    ae6e:	2800      	cmp	r0, #0
    ae70:	dbc8      	blt.n	ae04 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2fc>
    ae72:	f8db 700c 	ldr.w	r7, [fp, #12]
    ae76:	42b8      	cmp	r0, r7
    ae78:	dac4      	bge.n	ae04 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2fc>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    ae7a:	2b00      	cmp	r3, #0
    ae7c:	dbc4      	blt.n	ae08 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x300>
    ae7e:	f8db 5010 	ldr.w	r5, [fp, #16]
    ae82:	42ab      	cmp	r3, r5
    ae84:	dac0      	bge.n	ae08 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x300>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    ae86:	fb0c 1c09 	mla	ip, ip, r9, r1
    ae8a:	fb0c 0707 	mla	r7, ip, r7, r0
    ae8e:	fb07 3505 	mla	r5, r7, r5, r3
                                                      in_x, in_channel)];
    ae92:	9f30      	ldr	r7, [sp, #192]	; 0xc0
    ae94:	577f      	ldrsb	r7, [r7, r5]
  inline int32_t DimensionsCount() const { return size_; }
    ae96:	f8d8 5000 	ldr.w	r5, [r8]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    ae9a:	2d04      	cmp	r5, #4
    ae9c:	d1b6      	bne.n	ae0c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x304>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    ae9e:	2c00      	cmp	r4, #0
    aea0:	dbb6      	blt.n	ae10 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x308>
    aea2:	f8d8 5004 	ldr.w	r5, [r8, #4]
    aea6:	42ac      	cmp	r4, r5
    aea8:	dab2      	bge.n	ae10 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x308>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    aeaa:	2e00      	cmp	r6, #0
    aeac:	dbb2      	blt.n	ae14 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x30c>
    aeae:	f8d8 e008 	ldr.w	lr, [r8, #8]
    aeb2:	4576      	cmp	r6, lr
    aeb4:	daae      	bge.n	ae14 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x30c>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    aeb6:	2a00      	cmp	r2, #0
    aeb8:	dbae      	blt.n	ae18 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x310>
    aeba:	f8d8 c00c 	ldr.w	ip, [r8, #12]
    aebe:	4562      	cmp	r2, ip
    aec0:	daaa      	bge.n	ae18 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x310>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    aec2:	2b00      	cmp	r3, #0
    aec4:	dbaa      	blt.n	ae1c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x314>
    aec6:	f8d8 5010 	ldr.w	r5, [r8, #16]
    aeca:	42ab      	cmp	r3, r5
    aecc:	daa6      	bge.n	ae1c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x314>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    aece:	fb0e 6e04 	mla	lr, lr, r4, r6
    aed2:	fb0e 2c0c 	mla	ip, lr, ip, r2
    aed6:	fb0c 3c05 	mla	ip, ip, r5, r3
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
    aeda:	9d32      	ldr	r5, [sp, #200]	; 0xc8
    aedc:	f915 c00c 	ldrsb.w	ip, [r5, ip]
                acc += filter_val * (input_val + input_offset);
    aee0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    aee2:	442f      	add	r7, r5
    aee4:	9d1d      	ldr	r5, [sp, #116]	; 0x74
    aee6:	fb0c 5507 	mla	r5, ip, r7, r5
    aeea:	951d      	str	r5, [sp, #116]	; 0x74
              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
    aeec:	3301      	adds	r3, #1
    aeee:	e7aa      	b.n	ae46 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x33e>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
    aef0:	3601      	adds	r6, #1
    aef2:	9b07      	ldr	r3, [sp, #28]
    aef4:	429e      	cmp	r6, r3
    aef6:	da05      	bge.n	af04 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3fc>
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
    aef8:	9b10      	ldr	r3, [sp, #64]	; 0x40
    aefa:	9a14      	ldr	r2, [sp, #80]	; 0x50
    aefc:	fb03 2106 	mla	r1, r3, r6, r2
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
    af00:	2200      	movs	r2, #0
    af02:	e78e      	b.n	ae22 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x31a>
          if (bias_data) {
    af04:	9b34      	ldr	r3, [sp, #208]	; 0xd0
    af06:	b123      	cbz	r3, af12 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x40a>
            acc += bias_data[out_channel];
    af08:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
    af0c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    af0e:	4413      	add	r3, r2
    af10:	931d      	str	r3, [sp, #116]	; 0x74
          acc = MultiplyByQuantizedMultiplier(
    af12:	9d1d      	ldr	r5, [sp, #116]	; 0x74
    af14:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    af16:	f853 c024 	ldr.w	ip, [r3, r4, lsl #2]
    af1a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    af1c:	f853 6024 	ldr.w	r6, [r3, r4, lsl #2]
  int left_shift = shift > 0 ? shift : 0;
    af20:	ea26 73e6 	bic.w	r3, r6, r6, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    af24:	2e00      	cmp	r6, #0
    af26:	f340 80a1 	ble.w	b06c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x564>
    af2a:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    af2c:	409d      	lsls	r5, r3
// This function implements the same computation as the ARMv7 NEON VQRDMULH
// instruction.
template <>
inline std::int32_t SaturatingRoundingDoublingHighMul(std::int32_t a,
                                                      std::int32_t b) {
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    af2e:	45ac      	cmp	ip, r5
    af30:	f000 809e 	beq.w	b070 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x568>
    af34:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    af36:	17eb      	asrs	r3, r5, #31
  std::int64_t b_64(b);
    af38:	4660      	mov	r0, ip
    af3a:	17c1      	asrs	r1, r0, #31
  std::int64_t ab_64 = a_64 * b_64;
    af3c:	fb05 f101 	mul.w	r1, r5, r1
    af40:	fb0c 1103 	mla	r1, ip, r3, r1
    af44:	fba5 230c 	umull	r2, r3, r5, ip
    af48:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    af4a:	2a00      	cmp	r2, #0
    af4c:	f173 0100 	sbcs.w	r1, r3, #0
    af50:	f2c0 8095 	blt.w	b07e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x576>
    af54:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  std::int32_t ab_x2_high32 =
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    af58:	1852      	adds	r2, r2, r1
    af5a:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    af5e:	4611      	mov	r1, r2
    af60:	461d      	mov	r5, r3
    af62:	2a00      	cmp	r2, #0
    af64:	f173 0000 	sbcs.w	r0, r3, #0
    af68:	f2c0 808b 	blt.w	b082 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x57a>
    af6c:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    af6e:	ea41 0545 	orr.w	r5, r1, r5, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    af72:	2f00      	cmp	r7, #0
    af74:	f040 808d 	bne.w	b092 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x58a>

// Correctly-rounded-to-nearest division by a power-of-two.
// Also known as a rounding arithmetic right shift.
template <typename IntegerType>
inline IntegerType RoundingDivideByPOT(IntegerType x, int exponent) {
  assert(exponent >= 0);
    af78:	2e00      	cmp	r6, #0
    af7a:	f2c0 808d 	blt.w	b098 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x590>
  assert(exponent <= 31);
    af7e:	2e1f      	cmp	r6, #31
    af80:	f300 8091 	bgt.w	b0a6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x59e>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    af84:	2701      	movs	r7, #1
    af86:	fa07 f006 	lsl.w	r0, r7, r6
    af8a:	3801      	subs	r0, #1
    af8c:	f008 feef 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    af90:	900a      	str	r0, [sp, #40]	; 0x28
  const IntegerType zero = Dup<IntegerType>(0);
    af92:	2000      	movs	r0, #0
    af94:	f008 feeb 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    af98:	9018      	str	r0, [sp, #96]	; 0x60
  const IntegerType one = Dup<IntegerType>(1);
    af9a:	4638      	mov	r0, r7
    af9c:	f008 fee7 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    afa0:	900b      	str	r0, [sp, #44]	; 0x2c
  const IntegerType remainder = BitAnd(x, mask);
    afa2:	990a      	ldr	r1, [sp, #40]	; 0x28
    afa4:	4628      	mov	r0, r5
    afa6:	f008 fee3 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    afaa:	9019      	str	r0, [sp, #100]	; 0x64
  const IntegerType threshold =
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    afac:	4639      	mov	r1, r7
    afae:	980a      	ldr	r0, [sp, #40]	; 0x28
    afb0:	f008 fee0 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    afb4:	4607      	mov	r7, r0
    afb6:	9918      	ldr	r1, [sp, #96]	; 0x60
    afb8:	4628      	mov	r0, r5
    afba:	f008 fee7 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    afbe:	990b      	ldr	r1, [sp, #44]	; 0x2c
    afc0:	f008 fed6 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    afc4:	4601      	mov	r1, r0
    afc6:	4638      	mov	r0, r7
    afc8:	f008 fed6 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    afcc:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    afce:	4631      	mov	r1, r6
    afd0:	4628      	mov	r0, r5
    afd2:	f008 fecf 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    afd6:	4605      	mov	r5, r0
    afd8:	4639      	mov	r1, r7
    afda:	9819      	ldr	r0, [sp, #100]	; 0x64
    afdc:	f008 fede 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    afe0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    afe2:	f008 fec5 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    afe6:	4601      	mov	r1, r0
    afe8:	4628      	mov	r0, r5
    afea:	f008 fec5 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
          acc += output_offset;
    afee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    aff0:	4418      	add	r0, r3
    aff2:	901d      	str	r0, [sp, #116]	; 0x74
      if (__a < __b)
    aff4:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    aff6:	4290      	cmp	r0, r2
    aff8:	db5c      	blt.n	b0b4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5ac>
      return __a;
    affa:	ab1d      	add	r3, sp, #116	; 0x74
          acc = std::max(acc, output_activation_min);
    affc:	681b      	ldr	r3, [r3, #0]
    affe:	931d      	str	r3, [sp, #116]	; 0x74
      if (__b < __a)
    b000:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    b002:	4293      	cmp	r3, r2
    b004:	dc58      	bgt.n	b0b8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b0>
      return __a;
    b006:	ab1d      	add	r3, sp, #116	; 0x74
          acc = std::min(acc, output_activation_max);
    b008:	6818      	ldr	r0, [r3, #0]
    b00a:	901d      	str	r0, [sp, #116]	; 0x74
  inline int32_t DimensionsCount() const { return size_; }
    b00c:	f8da 3000 	ldr.w	r3, [sl]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    b010:	2b04      	cmp	r3, #4
    b012:	d153      	bne.n	b0bc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b4>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    b014:	f1b9 0f00 	cmp.w	r9, #0
    b018:	db52      	blt.n	b0c0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b8>
    b01a:	f8da 3004 	ldr.w	r3, [sl, #4]
    b01e:	4599      	cmp	r9, r3
    b020:	da4e      	bge.n	b0c0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b8>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    b022:	9b01      	ldr	r3, [sp, #4]
    b024:	2b00      	cmp	r3, #0
    b026:	db4d      	blt.n	b0c4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5bc>
    b028:	f8da 1008 	ldr.w	r1, [sl, #8]
    b02c:	428b      	cmp	r3, r1
    b02e:	da49      	bge.n	b0c4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5bc>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    b030:	9b02      	ldr	r3, [sp, #8]
    b032:	2b00      	cmp	r3, #0
    b034:	db48      	blt.n	b0c8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5c0>
    b036:	f8da 200c 	ldr.w	r2, [sl, #12]
    b03a:	4293      	cmp	r3, r2
    b03c:	da44      	bge.n	b0c8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5c0>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    b03e:	2c00      	cmp	r4, #0
    b040:	db44      	blt.n	b0cc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5c4>
    b042:	f8da 3010 	ldr.w	r3, [sl, #16]
    b046:	429c      	cmp	r4, r3
    b048:	da40      	bge.n	b0cc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5c4>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    b04a:	9d01      	ldr	r5, [sp, #4]
    b04c:	fb01 5109 	mla	r1, r1, r9, r5
    b050:	9d02      	ldr	r5, [sp, #8]
    b052:	fb01 5202 	mla	r2, r1, r2, r5
    b056:	fb02 4303 	mla	r3, r2, r3, r4
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
    b05a:	9a36      	ldr	r2, [sp, #216]	; 0xd8
    b05c:	54d0      	strb	r0, [r2, r3]
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
    b05e:	3401      	adds	r4, #1
    b060:	9b03      	ldr	r3, [sp, #12]
    b062:	429c      	cmp	r4, r3
    b064:	da34      	bge.n	b0d0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5c8>
          int32_t acc = 0;
    b066:	2600      	movs	r6, #0
    b068:	961d      	str	r6, [sp, #116]	; 0x74
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
    b06a:	e742      	b.n	aef2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3ea>
  int right_shift = shift > 0 ? 0 : -shift;
    b06c:	4276      	negs	r6, r6
    b06e:	e75d      	b.n	af2c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x424>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    b070:	f1b5 4f00 	cmp.w	r5, #2147483648	; 0x80000000
    b074:	d001      	beq.n	b07a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x572>
    b076:	2700      	movs	r7, #0
    b078:	e75d      	b.n	af36 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x42e>
    b07a:	2701      	movs	r7, #1
    b07c:	e75b      	b.n	af36 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x42e>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    b07e:	4921      	ldr	r1, [pc, #132]	; (b104 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5fc>)
    b080:	e76a      	b.n	af58 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x450>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    b082:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    b086:	1851      	adds	r1, r2, r1
    b088:	f04f 0500 	mov.w	r5, #0
    b08c:	eb43 0505 	adc.w	r5, r3, r5
    b090:	e76c      	b.n	af6c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x464>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    b092:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
    b096:	e76f      	b.n	af78 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x470>
  assert(exponent >= 0);
    b098:	4b1b      	ldr	r3, [pc, #108]	; (b108 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x600>)
    b09a:	4a1c      	ldr	r2, [pc, #112]	; (b10c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x604>)
    b09c:	f44f 71b3 	mov.w	r1, #358	; 0x166
    b0a0:	481b      	ldr	r0, [pc, #108]	; (b110 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x608>)
    b0a2:	f005 fc23 	bl	108ec <__assert_func>
  assert(exponent <= 31);
    b0a6:	4b1b      	ldr	r3, [pc, #108]	; (b114 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x60c>)
    b0a8:	4a18      	ldr	r2, [pc, #96]	; (b10c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x604>)
    b0aa:	f240 1167 	movw	r1, #359	; 0x167
    b0ae:	4818      	ldr	r0, [pc, #96]	; (b110 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x608>)
    b0b0:	f005 fc1c 	bl	108ec <__assert_func>
	return __b;
    b0b4:	ab1f      	add	r3, sp, #124	; 0x7c
    b0b6:	e7a1      	b.n	affc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x4f4>
	return __b;
    b0b8:	ab1e      	add	r3, sp, #120	; 0x78
    b0ba:	e7a5      	b.n	b008 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x500>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    b0bc:	f00a fffd 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    b0c0:	f00a fffb 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    b0c4:	f00a fff9 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    b0c8:	f00a fff7 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    b0cc:	f00a fff5 	bl	160ba <abort>
      for (int out_x = 0; out_x < output_width; ++out_x) {
    b0d0:	9b02      	ldr	r3, [sp, #8]
    b0d2:	3301      	adds	r3, #1
    b0d4:	9302      	str	r3, [sp, #8]
    b0d6:	e65e      	b.n	ad96 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x28e>
    b0d8:	f8cd a0d4 	str.w	sl, [sp, #212]	; 0xd4
    b0dc:	46ca      	mov	sl, r9
    b0de:	46c1      	mov	r9, r8
    b0e0:	46d8      	mov	r8, fp
    b0e2:	f8dd b0d4 	ldr.w	fp, [sp, #212]	; 0xd4
    for (int out_y = 0; out_y < output_height; ++out_y) {
    b0e6:	9b01      	ldr	r3, [sp, #4]
    b0e8:	3301      	adds	r3, #1
    b0ea:	9301      	str	r3, [sp, #4]
    b0ec:	e63f      	b.n	ad6e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x266>
    b0ee:	465f      	mov	r7, fp
    b0f0:	46d3      	mov	fp, sl
    b0f2:	46ca      	mov	sl, r9
    b0f4:	46c1      	mov	r9, r8
  for (int batch = 0; batch < batches; ++batch) {
    b0f6:	f10b 0b01 	add.w	fp, fp, #1
    b0fa:	e62e      	b.n	ad5a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x252>
}
    b0fc:	b027      	add	sp, #156	; 0x9c
    b0fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b102:	bf00      	nop
    b104:	c0000001 	.word	0xc0000001
    b108:	00026e84 	.word	0x00026e84
    b10c:	00026e94 	.word	0x00026e94
    b110:	00026eec 	.word	0x00026eec
    b114:	00026f48 	.word	0x00026f48

0000b118 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
    b118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b11c:	b0e7      	sub	sp, #412	; 0x19c
      tflite::micro::GetEvalInput(context, node, kConvInputTensor);
    b11e:	4bae      	ldr	r3, [pc, #696]	; (b3d8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2c0>)
    b120:	681a      	ldr	r2, [r3, #0]
// Returns a mutable tensor for a given input index. is_variable must be checked
// during prepare when the full TfLiteTensor is available.
inline TfLiteEvalTensor* GetMutableEvalInput(const TfLiteContext* context,
                                             const TfLiteNode* node,
                                             int index) {
  TFLITE_DCHECK(context != nullptr);
    b122:	2800      	cmp	r0, #0
    b124:	d052      	beq.n	b1cc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb4>
    b126:	4688      	mov	r8, r1
    b128:	4681      	mov	r9, r0
  TFLITE_DCHECK(node != nullptr);
    b12a:	2900      	cmp	r1, #0
    b12c:	d050      	beq.n	b1d0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb8>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    b12e:	6d44      	ldr	r4, [r0, #84]	; 0x54
    b130:	680b      	ldr	r3, [r1, #0]
    b132:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    b136:	6859      	ldr	r1, [r3, #4]
    b138:	47a0      	blx	r4
    b13a:	4607      	mov	r7, r0
      tflite::micro::GetEvalInput(context, node, kConvWeightsTensor);
    b13c:	4ba7      	ldr	r3, [pc, #668]	; (b3dc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2c4>)
    b13e:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    b140:	f1b9 0f00 	cmp.w	r9, #0
    b144:	d046      	beq.n	b1d4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xbc>
  TFLITE_DCHECK(node != nullptr);
    b146:	f1b8 0f00 	cmp.w	r8, #0
    b14a:	d045      	beq.n	b1d8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xc0>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    b14c:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
    b150:	f8d8 3000 	ldr.w	r3, [r8]
    b154:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    b158:	6859      	ldr	r1, [r3, #4]
    b15a:	4648      	mov	r0, r9
    b15c:	4790      	blx	r2
    b15e:	4605      	mov	r5, r0
inline int NumInputs(const TfLiteNode* node) { return node->inputs->size; }
    b160:	f8d8 3000 	ldr.w	r3, [r8]
    b164:	681b      	ldr	r3, [r3, #0]
          ? tflite::micro::GetEvalInput(context, node, kConvBiasTensor)
    b166:	2b03      	cmp	r3, #3
    b168:	d038      	beq.n	b1dc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xc4>
    b16a:	2600      	movs	r6, #0
      tflite::micro::GetEvalOutput(context, node, kConvOutputTensor);
    b16c:	4b9c      	ldr	r3, [pc, #624]	; (b3e0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2c8>)
    b16e:	6819      	ldr	r1, [r3, #0]
}

// Returns the TfLiteEvalTensor struct for a given output index in a node.
inline TfLiteEvalTensor* GetEvalOutput(const TfLiteContext* context,
                                       const TfLiteNode* node, int index) {
  TFLITE_DCHECK(context != nullptr);
    b170:	f1b9 0f00 	cmp.w	r9, #0
    b174:	d049      	beq.n	b20a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xf2>
  TFLITE_DCHECK(node != nullptr);
    b176:	f1b8 0f00 	cmp.w	r8, #0
    b17a:	d048      	beq.n	b20e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xf6>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    b17c:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
    b180:	f8d8 3004 	ldr.w	r3, [r8, #4]
    b184:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    b188:	6859      	ldr	r1, [r3, #4]
    b18a:	4648      	mov	r0, r9
    b18c:	4790      	blx	r2
    b18e:	4604      	mov	r4, r0
  TFLITE_DCHECK(node->builtin_data != nullptr);
    b190:	f8d8 1014 	ldr.w	r1, [r8, #20]
    b194:	2900      	cmp	r1, #0
    b196:	d03c      	beq.n	b212 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xfa>
  TFLITE_DCHECK(node->user_data != nullptr);
    b198:	f8d8 b010 	ldr.w	fp, [r8, #16]
    b19c:	f1bb 0f00 	cmp.w	fp, #0
    b1a0:	d039      	beq.n	b216 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xfe>
  TF_LITE_ENSURE_EQ(context, input->type, output->type);
    b1a2:	7a38      	ldrb	r0, [r7, #8]
    b1a4:	7a23      	ldrb	r3, [r4, #8]
    b1a6:	4298      	cmp	r0, r3
    b1a8:	d037      	beq.n	b21a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x102>
    b1aa:	f8d9 4014 	ldr.w	r4, [r9, #20]
    b1ae:	9303      	str	r3, [sp, #12]
    b1b0:	9002      	str	r0, [sp, #8]
    b1b2:	4b8c      	ldr	r3, [pc, #560]	; (b3e4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2cc>)
    b1b4:	9301      	str	r3, [sp, #4]
    b1b6:	4b8c      	ldr	r3, [pc, #560]	; (b3e8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2d0>)
    b1b8:	9300      	str	r3, [sp, #0]
    b1ba:	2337      	movs	r3, #55	; 0x37
    b1bc:	4a8b      	ldr	r2, [pc, #556]	; (b3ec <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2d4>)
    b1be:	498c      	ldr	r1, [pc, #560]	; (b3f0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2d8>)
    b1c0:	4648      	mov	r0, r9
    b1c2:	47a0      	blx	r4
    b1c4:	2001      	movs	r0, #1
}
    b1c6:	b067      	add	sp, #412	; 0x19c
    b1c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TFLITE_DCHECK(context != nullptr);
    b1cc:	f00a ff75 	bl	160ba <abort>
  TFLITE_DCHECK(node != nullptr);
    b1d0:	f00a ff73 	bl	160ba <abort>
  TFLITE_DCHECK(context != nullptr);
    b1d4:	f00a ff71 	bl	160ba <abort>
  TFLITE_DCHECK(node != nullptr);
    b1d8:	f00a ff6f 	bl	160ba <abort>
          ? tflite::micro::GetEvalInput(context, node, kConvBiasTensor)
    b1dc:	4b85      	ldr	r3, [pc, #532]	; (b3f4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2dc>)
    b1de:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    b1e0:	f1b9 0f00 	cmp.w	r9, #0
    b1e4:	d00d      	beq.n	b202 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xea>
  TFLITE_DCHECK(node != nullptr);
    b1e6:	f1b8 0f00 	cmp.w	r8, #0
    b1ea:	d00c      	beq.n	b206 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xee>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    b1ec:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
    b1f0:	f8d8 3000 	ldr.w	r3, [r8]
    b1f4:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    b1f8:	6859      	ldr	r1, [r3, #4]
    b1fa:	4648      	mov	r0, r9
    b1fc:	4790      	blx	r2
    b1fe:	4606      	mov	r6, r0
    b200:	e7b4      	b.n	b16c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x54>
  TFLITE_DCHECK(context != nullptr);
    b202:	f00a ff5a 	bl	160ba <abort>
  TFLITE_DCHECK(node != nullptr);
    b206:	f00a ff58 	bl	160ba <abort>
  TFLITE_DCHECK(context != nullptr);
    b20a:	f00a ff56 	bl	160ba <abort>
  TFLITE_DCHECK(node != nullptr);
    b20e:	f00a ff54 	bl	160ba <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    b212:	f00a ff52 	bl	160ba <abort>
  TFLITE_DCHECK(node->user_data != nullptr);
    b216:	f00a ff50 	bl	160ba <abort>
  TF_LITE_ENSURE_MSG(
    b21a:	7a2b      	ldrb	r3, [r5, #8]
    b21c:	4298      	cmp	r0, r3
    b21e:	d00a      	beq.n	b236 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x11e>
    b220:	2807      	cmp	r0, #7
    b222:	d101      	bne.n	b228 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x110>
    b224:	2b09      	cmp	r3, #9
    b226:	d006      	beq.n	b236 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x11e>
    b228:	f8d9 3014 	ldr.w	r3, [r9, #20]
    b22c:	4972      	ldr	r1, [pc, #456]	; (b3f8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2e0>)
    b22e:	4648      	mov	r0, r9
    b230:	4798      	blx	r3
    b232:	2001      	movs	r0, #1
    b234:	e7c7      	b.n	b1c6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xae>
  switch (input->type) {  // Already know in/out types are same.
    b236:	2807      	cmp	r0, #7
    b238:	d073      	beq.n	b322 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x20a>
    b23a:	2809      	cmp	r0, #9
    b23c:	f000 80e0 	beq.w	b400 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2e8>
    b240:	2801      	cmp	r0, #1
    b242:	d00a      	beq.n	b25a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x142>
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
    b244:	f8d9 4014 	ldr.w	r4, [r9, #20]
    b248:	f7fd ffde 	bl	9208 <TfLiteTypeGetName>
    b24c:	4602      	mov	r2, r0
    b24e:	7a3b      	ldrb	r3, [r7, #8]
    b250:	496a      	ldr	r1, [pc, #424]	; (b3fc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2e4>)
    b252:	4648      	mov	r0, r9
    b254:	47a0      	blx	r4
      return kTfLiteError;
    b256:	2001      	movs	r0, #1
    b258:	e7b5      	b.n	b1c6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xae>
          ConvParamsFloat(params, data), tflite::micro::GetTensorShape(input),
    b25a:	465a      	mov	r2, fp
    b25c:	a80a      	add	r0, sp, #40	; 0x28
    b25e:	f009 f83e 	bl	142de <_ZN6tflite15ConvParamsFloatERK16TfLiteConvParamsRKNS_10OpDataConvE>
    b262:	4639      	mov	r1, r7
    b264:	a818      	add	r0, sp, #96	; 0x60
    b266:	f009 fb57 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Conv(
    b26a:	4638      	mov	r0, r7
    b26c:	f008 fd6b 	bl	13d46 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    b270:	4607      	mov	r7, r0
          tflite::micro::GetTensorShape(filter),
    b272:	4629      	mov	r1, r5
    b274:	a81e      	add	r0, sp, #120	; 0x78
    b276:	f009 fb4f 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Conv(
    b27a:	4628      	mov	r0, r5
    b27c:	f008 fd63 	bl	13d46 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    b280:	4605      	mov	r5, r0
          tflite::micro::GetTensorShape(bias),
    b282:	f10d 0890 	add.w	r8, sp, #144	; 0x90
    b286:	4631      	mov	r1, r6
    b288:	4640      	mov	r0, r8
    b28a:	f009 fb45 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Conv(
    b28e:	4630      	mov	r0, r6
    b290:	f008 fd59 	bl	13d46 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    b294:	4606      	mov	r6, r0
          tflite::micro::GetTensorShape(output),
    b296:	f10d 09a8 	add.w	r9, sp, #168	; 0xa8
    b29a:	4621      	mov	r1, r4
    b29c:	4648      	mov	r0, r9
    b29e:	f009 fb3b 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Conv(
    b2a2:	4620      	mov	r0, r4
    b2a4:	f008 fd55 	bl	13d52 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    b2a8:	4604      	mov	r4, r0
          tflite::micro::GetTensorShape(nullptr), nullptr);
    b2aa:	f10d 0ac0 	add.w	sl, sp, #192	; 0xc0
    b2ae:	2100      	movs	r1, #0
    b2b0:	4650      	mov	r0, sl
    b2b2:	f009 fb31 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Conv(
    b2b6:	2300      	movs	r3, #0
    b2b8:	9306      	str	r3, [sp, #24]
    b2ba:	f8cd a014 	str.w	sl, [sp, #20]
    b2be:	9404      	str	r4, [sp, #16]
    b2c0:	f8cd 900c 	str.w	r9, [sp, #12]
    b2c4:	9602      	str	r6, [sp, #8]
    b2c6:	f8cd 8004 	str.w	r8, [sp, #4]
    b2ca:	9500      	str	r5, [sp, #0]
    b2cc:	ab1e      	add	r3, sp, #120	; 0x78
    b2ce:	463a      	mov	r2, r7
    b2d0:	a918      	add	r1, sp, #96	; 0x60
    b2d2:	a80a      	add	r0, sp, #40	; 0x28
    b2d4:	f008 fd88 	bl	13de8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_>
    if (size_ > kMaxSmallSize) {
    b2d8:	9b30      	ldr	r3, [sp, #192]	; 0xc0
    b2da:	2b05      	cmp	r3, #5
    b2dc:	dd03      	ble.n	b2e6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ce>
      delete[] dims_pointer_;
    b2de:	9831      	ldr	r0, [sp, #196]	; 0xc4
    b2e0:	b108      	cbz	r0, b2e6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ce>
    b2e2:	f00a fed5 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b2e6:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    b2e8:	2b05      	cmp	r3, #5
    b2ea:	dd03      	ble.n	b2f4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1dc>
      delete[] dims_pointer_;
    b2ec:	982b      	ldr	r0, [sp, #172]	; 0xac
    b2ee:	b108      	cbz	r0, b2f4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1dc>
    b2f0:	f00a fece 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b2f4:	9b24      	ldr	r3, [sp, #144]	; 0x90
    b2f6:	2b05      	cmp	r3, #5
    b2f8:	dd03      	ble.n	b302 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ea>
      delete[] dims_pointer_;
    b2fa:	9825      	ldr	r0, [sp, #148]	; 0x94
    b2fc:	b108      	cbz	r0, b302 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ea>
    b2fe:	f00a fec7 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b302:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    b304:	2b05      	cmp	r3, #5
    b306:	dd03      	ble.n	b310 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f8>
      delete[] dims_pointer_;
    b308:	981f      	ldr	r0, [sp, #124]	; 0x7c
    b30a:	b108      	cbz	r0, b310 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f8>
    b30c:	f00a fec0 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b310:	9b18      	ldr	r3, [sp, #96]	; 0x60
    b312:	2b05      	cmp	r3, #5
    b314:	dd03      	ble.n	b31e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x206>
      delete[] dims_pointer_;
    b316:	9819      	ldr	r0, [sp, #100]	; 0x64
    b318:	b108      	cbz	r0, b31e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x206>
    b31a:	f00a feb9 	bl	16090 <_ZdaPv>
  return kTfLiteOk;
    b31e:	2000      	movs	r0, #0
      break;
    b320:	e751      	b.n	b1c6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xae>
          ConvParamsQuantized(params, data), data.per_channel_output_multiplier,
    b322:	465a      	mov	r2, fp
    b324:	a80a      	add	r0, sp, #40	; 0x28
    b326:	f008 ffb3 	bl	14290 <_ZN6tflite19ConvParamsQuantizedERK16TfLiteConvParamsRKNS_10OpDataConvE>
    b32a:	f8db a024 	ldr.w	sl, [fp, #36]	; 0x24
          data.per_channel_output_shift, tflite::micro::GetTensorShape(input),
    b32e:	f8db b028 	ldr.w	fp, [fp, #40]	; 0x28
    b332:	4639      	mov	r1, r7
    b334:	a836      	add	r0, sp, #216	; 0xd8
    b336:	f009 faef 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b33a:	4638      	mov	r0, r7
    b33c:	f008 fd36 	bl	13dac <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
    b340:	9009      	str	r0, [sp, #36]	; 0x24
          tflite::micro::GetTensorShape(filter),
    b342:	af3c      	add	r7, sp, #240	; 0xf0
    b344:	4629      	mov	r1, r5
    b346:	4638      	mov	r0, r7
    b348:	f009 fae6 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b34c:	4628      	mov	r0, r5
    b34e:	f008 fd04 	bl	13d5a <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    b352:	4605      	mov	r5, r0
          tflite::micro::GetTensorShape(bias),
    b354:	f50d 7884 	add.w	r8, sp, #264	; 0x108
    b358:	4631      	mov	r1, r6
    b35a:	4640      	mov	r0, r8
    b35c:	f009 fadc 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b360:	4630      	mov	r0, r6
    b362:	f008 fd33 	bl	13dcc <_ZN6tflite5micro13GetTensorDataIxEEPKT_PK16TfLiteEvalTensor>
    b366:	4606      	mov	r6, r0
          tflite::micro::GetTensorShape(output),
    b368:	f50d 7990 	add.w	r9, sp, #288	; 0x120
    b36c:	4621      	mov	r1, r4
    b36e:	4648      	mov	r0, r9
    b370:	f009 fad2 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b374:	4620      	mov	r0, r4
    b376:	f008 fd1f 	bl	13db8 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
    b37a:	9006      	str	r0, [sp, #24]
    b37c:	f8cd 9014 	str.w	r9, [sp, #20]
    b380:	9604      	str	r6, [sp, #16]
    b382:	f8cd 800c 	str.w	r8, [sp, #12]
    b386:	9502      	str	r5, [sp, #8]
    b388:	9701      	str	r7, [sp, #4]
    b38a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b38c:	9300      	str	r3, [sp, #0]
    b38e:	ab36      	add	r3, sp, #216	; 0xd8
    b390:	465a      	mov	r2, fp
    b392:	4651      	mov	r1, sl
    b394:	a80a      	add	r0, sp, #40	; 0x28
    b396:	f7ff f8d7 	bl	a548 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps>
    if (size_ > kMaxSmallSize) {
    b39a:	9b48      	ldr	r3, [sp, #288]	; 0x120
    b39c:	2b05      	cmp	r3, #5
    b39e:	dd03      	ble.n	b3a8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x290>
      delete[] dims_pointer_;
    b3a0:	9849      	ldr	r0, [sp, #292]	; 0x124
    b3a2:	b108      	cbz	r0, b3a8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x290>
    b3a4:	f00a fe74 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b3a8:	9b42      	ldr	r3, [sp, #264]	; 0x108
    b3aa:	2b05      	cmp	r3, #5
    b3ac:	dd03      	ble.n	b3b6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x29e>
      delete[] dims_pointer_;
    b3ae:	9843      	ldr	r0, [sp, #268]	; 0x10c
    b3b0:	b108      	cbz	r0, b3b6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x29e>
    b3b2:	f00a fe6d 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b3b6:	9b3c      	ldr	r3, [sp, #240]	; 0xf0
    b3b8:	2b05      	cmp	r3, #5
    b3ba:	dd03      	ble.n	b3c4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ac>
      delete[] dims_pointer_;
    b3bc:	983d      	ldr	r0, [sp, #244]	; 0xf4
    b3be:	b108      	cbz	r0, b3c4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ac>
    b3c0:	f00a fe66 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b3c4:	9b36      	ldr	r3, [sp, #216]	; 0xd8
    b3c6:	2b05      	cmp	r3, #5
    b3c8:	dd03      	ble.n	b3d2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ba>
      delete[] dims_pointer_;
    b3ca:	9837      	ldr	r0, [sp, #220]	; 0xdc
    b3cc:	b108      	cbz	r0, b3d2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ba>
    b3ce:	f00a fe5f 	bl	16090 <_ZdaPv>
  return kTfLiteOk;
    b3d2:	2000      	movs	r0, #0
      break;
    b3d4:	e6f7      	b.n	b1c6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xae>
    b3d6:	bf00      	nop
    b3d8:	000271c8 	.word	0x000271c8
    b3dc:	000271d0 	.word	0x000271d0
    b3e0:	000271cc 	.word	0x000271cc
    b3e4:	00026fa4 	.word	0x00026fa4
    b3e8:	00026fb4 	.word	0x00026fb4
    b3ec:	00026f58 	.word	0x00026f58
    b3f0:	00026990 	.word	0x00026990
    b3f4:	000271c4 	.word	0x000271c4
    b3f8:	00026fc0 	.word	0x00026fc0
    b3fc:	0002703c 	.word	0x0002703c
          ConvParamsQuantized(params, data), data.per_channel_output_multiplier,
    b400:	465a      	mov	r2, fp
    b402:	a80a      	add	r0, sp, #40	; 0x28
    b404:	f008 ff44 	bl	14290 <_ZN6tflite19ConvParamsQuantizedERK16TfLiteConvParamsRKNS_10OpDataConvE>
    b408:	f8db 8024 	ldr.w	r8, [fp, #36]	; 0x24
          data.per_channel_output_shift, tflite::micro::GetTensorShape(input),
    b40c:	f8db 9028 	ldr.w	r9, [fp, #40]	; 0x28
    b410:	4639      	mov	r1, r7
    b412:	a84e      	add	r0, sp, #312	; 0x138
    b414:	f009 fa80 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b418:	4638      	mov	r0, r7
    b41a:	f008 fc9e 	bl	13d5a <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    b41e:	9009      	str	r0, [sp, #36]	; 0x24
          tflite::micro::GetTensorShape(filter),
    b420:	af54      	add	r7, sp, #336	; 0x150
    b422:	4629      	mov	r1, r5
    b424:	4638      	mov	r0, r7
    b426:	f009 fa77 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b42a:	4628      	mov	r0, r5
    b42c:	f008 fc95 	bl	13d5a <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    b430:	4605      	mov	r5, r0
          tflite::micro::GetTensorShape(bias),
    b432:	f50d 7ab4 	add.w	sl, sp, #360	; 0x168
    b436:	4631      	mov	r1, r6
    b438:	4650      	mov	r0, sl
    b43a:	f009 fa6d 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b43e:	4630      	mov	r0, r6
    b440:	f008 fcbe 	bl	13dc0 <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor>
    b444:	4606      	mov	r6, r0
          tflite::micro::GetTensorShape(output),
    b446:	f50d 7bc0 	add.w	fp, sp, #384	; 0x180
    b44a:	4621      	mov	r1, r4
    b44c:	4658      	mov	r0, fp
    b44e:	f009 fa63 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b452:	4620      	mov	r0, r4
    b454:	f008 fc87 	bl	13d66 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    b458:	9006      	str	r0, [sp, #24]
    b45a:	f8cd b014 	str.w	fp, [sp, #20]
    b45e:	9604      	str	r6, [sp, #16]
    b460:	f8cd a00c 	str.w	sl, [sp, #12]
    b464:	9502      	str	r5, [sp, #8]
    b466:	9701      	str	r7, [sp, #4]
    b468:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b46a:	9300      	str	r3, [sp, #0]
    b46c:	ab4e      	add	r3, sp, #312	; 0x138
    b46e:	464a      	mov	r2, r9
    b470:	4641      	mov	r1, r8
    b472:	a80a      	add	r0, sp, #40	; 0x28
    b474:	f7ff fb48 	bl	ab08 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa>
    if (size_ > kMaxSmallSize) {
    b478:	9b60      	ldr	r3, [sp, #384]	; 0x180
    b47a:	2b05      	cmp	r3, #5
    b47c:	dd03      	ble.n	b486 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x36e>
      delete[] dims_pointer_;
    b47e:	9861      	ldr	r0, [sp, #388]	; 0x184
    b480:	b108      	cbz	r0, b486 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x36e>
    b482:	f00a fe05 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b486:	9b5a      	ldr	r3, [sp, #360]	; 0x168
    b488:	2b05      	cmp	r3, #5
    b48a:	dd03      	ble.n	b494 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x37c>
      delete[] dims_pointer_;
    b48c:	985b      	ldr	r0, [sp, #364]	; 0x16c
    b48e:	b108      	cbz	r0, b494 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x37c>
    b490:	f00a fdfe 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b494:	9b54      	ldr	r3, [sp, #336]	; 0x150
    b496:	2b05      	cmp	r3, #5
    b498:	dd03      	ble.n	b4a2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x38a>
      delete[] dims_pointer_;
    b49a:	9855      	ldr	r0, [sp, #340]	; 0x154
    b49c:	b108      	cbz	r0, b4a2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x38a>
    b49e:	f00a fdf7 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b4a2:	9b4e      	ldr	r3, [sp, #312]	; 0x138
    b4a4:	2b05      	cmp	r3, #5
    b4a6:	dd03      	ble.n	b4b0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x398>
      delete[] dims_pointer_;
    b4a8:	984f      	ldr	r0, [sp, #316]	; 0x13c
    b4aa:	b108      	cbz	r0, b4b0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x398>
    b4ac:	f00a fdf0 	bl	16090 <_ZdaPv>
  return kTfLiteOk;
    b4b0:	2000      	movs	r0, #0
      break;
    b4b2:	e688      	b.n	b1c6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xae>

0000b4b4 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE>:
TfLiteStatus CalculateOpDataConv(TfLiteContext* context, TfLiteNode* node,
                                 const TfLiteConvParams& params, int width,
                                 int height, int filter_width,
                                 int filter_height, int out_width,
                                 int out_height, const TfLiteType data_type,
                                 OpDataConv* data) {
    b4b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    b4b8:	b08f      	sub	sp, #60	; 0x3c
    b4ba:	4604      	mov	r4, r0
    b4bc:	460d      	mov	r5, r1
    b4be:	4616      	mov	r6, r2
  bool has_bias = node->inputs->size == 3;
    b4c0:	6809      	ldr	r1, [r1, #0]
    b4c2:	6809      	ldr	r1, [r1, #0]
  // Check number of inputs/outputs
  TF_LITE_ENSURE(context, has_bias || node->inputs->size == 2);
    b4c4:	2903      	cmp	r1, #3
    b4c6:	d00a      	beq.n	b4de <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x2a>
    b4c8:	2902      	cmp	r1, #2
    b4ca:	d008      	beq.n	b4de <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x2a>
    b4cc:	6945      	ldr	r5, [r0, #20]
    b4ce:	4b77      	ldr	r3, [pc, #476]	; (b6ac <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1f8>)
    b4d0:	9300      	str	r3, [sp, #0]
    b4d2:	2356      	movs	r3, #86	; 0x56
    b4d4:	4a76      	ldr	r2, [pc, #472]	; (b6b0 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1fc>)
    b4d6:	4977      	ldr	r1, [pc, #476]	; (b6b4 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x200>)
    b4d8:	47a8      	blx	r5
    b4da:	2001      	movs	r0, #1
    b4dc:	e011      	b.n	b502 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE_EQ(context, node->outputs->size, 1);
    b4de:	686a      	ldr	r2, [r5, #4]
    b4e0:	6812      	ldr	r2, [r2, #0]
    b4e2:	2a01      	cmp	r2, #1
    b4e4:	d010      	beq.n	b508 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x54>
    b4e6:	6966      	ldr	r6, [r4, #20]
    b4e8:	2501      	movs	r5, #1
    b4ea:	9503      	str	r5, [sp, #12]
    b4ec:	9202      	str	r2, [sp, #8]
    b4ee:	4b72      	ldr	r3, [pc, #456]	; (b6b8 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x204>)
    b4f0:	9301      	str	r3, [sp, #4]
    b4f2:	4b72      	ldr	r3, [pc, #456]	; (b6bc <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x208>)
    b4f4:	9300      	str	r3, [sp, #0]
    b4f6:	2357      	movs	r3, #87	; 0x57
    b4f8:	4a6d      	ldr	r2, [pc, #436]	; (b6b0 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1fc>)
    b4fa:	4971      	ldr	r1, [pc, #452]	; (b6c0 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x20c>)
    b4fc:	4620      	mov	r0, r4
    b4fe:	47b0      	blx	r6
    b500:	4628      	mov	r0, r5
  data->input_zero_point = input->params.zero_point;
  data->filter_zero_point = filter->params.zero_point;
  data->output_zero_point = output->params.zero_point;

  return kTfLiteOk;
}
    b502:	b00f      	add	sp, #60	; 0x3c
    b504:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  auto padding = params.padding;
    b508:	f896 e000 	ldrb.w	lr, [r6]
      params.stride_height, params.stride_width, params.dilation_height_factor,
    b50c:	68b1      	ldr	r1, [r6, #8]
    b50e:	6872      	ldr	r2, [r6, #4]
    b510:	f8d6 8014 	ldr.w	r8, [r6, #20]
}

// Matching GetWindowedOutputSize in TensorFlow.
inline int ComputeOutSize(TfLitePadding padding, int image_size,
                          int filter_size, int stride, int dilation_rate = 1) {
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
    b514:	9817      	ldr	r0, [sp, #92]	; 0x5c
    b516:	3801      	subs	r0, #1
    b518:	6937      	ldr	r7, [r6, #16]
    b51a:	fb00 f007 	mul.w	r0, r0, r7
    b51e:	f100 0901 	add.w	r9, r0, #1

  // TODO(b/186448822): This uses 0 since the function has no other way to
  // report error case
  if (stride == 0) return 0;
    b522:	b1b2      	cbz	r2, b552 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x9e>

  switch (padding) {
    b524:	f1be 0f01 	cmp.w	lr, #1
    b528:	d005      	beq.n	b536 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x82>
    b52a:	f1be 0f02 	cmp.w	lr, #2
    b52e:	d009      	beq.n	b544 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x90>
    b530:	f04f 0c00 	mov.w	ip, #0
    b534:	e00e      	b.n	b554 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xa0>
    case kTfLitePaddingSame:
      return (image_size + stride - 1) / stride;
    b536:	eb02 0c03 	add.w	ip, r2, r3
    b53a:	f10c 3cff 	add.w	ip, ip, #4294967295
    b53e:	fb9c fcf2 	sdiv	ip, ip, r2
    b542:	e007      	b.n	b554 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xa0>
    case kTfLitePaddingValid:
      return (image_size + stride - effective_filter_size) / stride;
    b544:	eb02 0c03 	add.w	ip, r2, r3
    b548:	ebac 0c09 	sub.w	ip, ip, r9
    b54c:	fb9c fcf2 	sdiv	ip, ip, r2
    b550:	e000      	b.n	b554 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xa0>
  if (stride == 0) return 0;
    b552:	4694      	mov	ip, r2
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
    b554:	9f18      	ldr	r7, [sp, #96]	; 0x60
    b556:	3f01      	subs	r7, #1
    b558:	fb07 f708 	mul.w	r7, r7, r8
    b55c:	3701      	adds	r7, #1
  if (stride == 0) return 0;
    b55e:	b1c1      	cbz	r1, b592 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xde>
  switch (padding) {
    b560:	f1be 0f01 	cmp.w	lr, #1
    b564:	d005      	beq.n	b572 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xbe>
    b566:	f1be 0f02 	cmp.w	lr, #2
    b56a:	d00a      	beq.n	b582 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xce>
    b56c:	f04f 0e00 	mov.w	lr, #0
    b570:	e010      	b.n	b594 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xe0>
      return (image_size + stride - 1) / stride;
    b572:	9816      	ldr	r0, [sp, #88]	; 0x58
    b574:	eb01 0e00 	add.w	lr, r1, r0
    b578:	f10e 3eff 	add.w	lr, lr, #4294967295
    b57c:	fb9e fef1 	sdiv	lr, lr, r1
    b580:	e008      	b.n	b594 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xe0>
      return (image_size + stride - effective_filter_size) / stride;
    b582:	9816      	ldr	r0, [sp, #88]	; 0x58
    b584:	eb01 0e00 	add.w	lr, r1, r0
    b588:	ebae 0e07 	sub.w	lr, lr, r7
    b58c:	fb9e fef1 	sdiv	lr, lr, r1
    b590:	e000      	b.n	b594 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xe0>
  if (stride == 0) return 0;
    b592:	468e      	mov	lr, r1
      ((out_size - 1) * stride + effective_filter_size - in_size);
    b594:	f10e 3eff 	add.w	lr, lr, #4294967295
    b598:	fb0e 7101 	mla	r1, lr, r1, r7
  int total_padding =
    b59c:	9f16      	ldr	r7, [sp, #88]	; 0x58
    b59e:	1bc9      	subs	r1, r1, r7
  total_padding = total_padding > 0 ? total_padding : 0;
    b5a0:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
  *offset = total_padding % 2;
    b5a4:	f001 0701 	and.w	r7, r1, #1
  return total_padding / 2;
    b5a8:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
    b5ac:	1049      	asrs	r1, r1, #1
  *out_height = ComputeOutSize(padding, in_height, filter_height, stride_height,
                               dilation_rate_height);

  TfLitePaddingValues padding_values;
  int offset = 0;
  padding_values.height =
    b5ae:	910b      	str	r1, [sp, #44]	; 0x2c
      ComputePaddingWithOffset(stride_height, dilation_rate_height, in_height,
                               filter_height, *out_height, &offset);
  padding_values.height_offset = offset;
    b5b0:	970d      	str	r7, [sp, #52]	; 0x34
      ((out_size - 1) * stride + effective_filter_size - in_size);
    b5b2:	f10c 3cff 	add.w	ip, ip, #4294967295
    b5b6:	fb0c 9202 	mla	r2, ip, r2, r9
  int total_padding =
    b5ba:	1ad2      	subs	r2, r2, r3
  total_padding = total_padding > 0 ? total_padding : 0;
    b5bc:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
  *offset = total_padding % 2;
    b5c0:	f002 0301 	and.w	r3, r2, #1
  return total_padding / 2;
    b5c4:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
    b5c8:	1052      	asrs	r2, r2, #1
  padding_values.width =
    b5ca:	920a      	str	r2, [sp, #40]	; 0x28
      ComputePaddingWithOffset(stride_width, dilation_rate_width, in_width,
                               filter_width, *out_width, &offset);
  padding_values.width_offset = offset;
    b5cc:	930c      	str	r3, [sp, #48]	; 0x30
      padding, &out_height, &out_width);
    b5ce:	ab0e      	add	r3, sp, #56	; 0x38
    b5d0:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
    b5d4:	9f1c      	ldr	r7, [sp, #112]	; 0x70
    b5d6:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
  const TfLiteTensor* input = GetInput(context, node, kConvInputTensor);
    b5da:	2200      	movs	r2, #0
    b5dc:	4629      	mov	r1, r5
    b5de:	4620      	mov	r0, r4
    b5e0:	f008 faf2 	bl	13bc8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    b5e4:	4607      	mov	r7, r0
    b5e6:	b308      	cbz	r0, b62c <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x178>
  const TfLiteTensor* filter = GetInput(context, node, kConvWeightsTensor);
    b5e8:	2201      	movs	r2, #1
    b5ea:	4629      	mov	r1, r5
    b5ec:	4620      	mov	r0, r4
    b5ee:	f008 faeb 	bl	13bc8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, filter != nullptr);
    b5f2:	4680      	mov	r8, r0
    b5f4:	b320      	cbz	r0, b640 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x18c>
      GetOptionalInputTensor(context, node, kConvBiasTensor);
    b5f6:	2202      	movs	r2, #2
    b5f8:	4629      	mov	r1, r5
    b5fa:	4620      	mov	r0, r4
    b5fc:	f008 fb22 	bl	13c44 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>
    b600:	4681      	mov	r9, r0
  TfLiteTensor* output = GetOutput(context, node, kConvOutputTensor);
    b602:	2200      	movs	r2, #0
    b604:	4629      	mov	r1, r5
    b606:	4620      	mov	r0, r4
    b608:	f008 fafd 	bl	13c06 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    b60c:	4605      	mov	r5, r0
    b60e:	b308      	cbz	r0, b654 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1a0>
  if (data_type != kTfLiteFloat32) {
    b610:	f89d 306c 	ldrb.w	r3, [sp, #108]	; 0x6c
    b614:	2b01      	cmp	r3, #1
    b616:	d127      	bne.n	b668 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1b4>
  data->input_zero_point = input->params.zero_point;
    b618:	693b      	ldr	r3, [r7, #16]
    b61a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    b61c:	6113      	str	r3, [r2, #16]
  data->filter_zero_point = filter->params.zero_point;
    b61e:	f8d8 3010 	ldr.w	r3, [r8, #16]
    b622:	6153      	str	r3, [r2, #20]
  data->output_zero_point = output->params.zero_point;
    b624:	692b      	ldr	r3, [r5, #16]
    b626:	6193      	str	r3, [r2, #24]
  return kTfLiteOk;
    b628:	2000      	movs	r0, #0
    b62a:	e76a      	b.n	b502 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE(context, input != nullptr);
    b62c:	6965      	ldr	r5, [r4, #20]
    b62e:	4b25      	ldr	r3, [pc, #148]	; (b6c4 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x210>)
    b630:	9300      	str	r3, [sp, #0]
    b632:	2361      	movs	r3, #97	; 0x61
    b634:	4a1e      	ldr	r2, [pc, #120]	; (b6b0 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1fc>)
    b636:	491f      	ldr	r1, [pc, #124]	; (b6b4 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x200>)
    b638:	4620      	mov	r0, r4
    b63a:	47a8      	blx	r5
    b63c:	2001      	movs	r0, #1
    b63e:	e760      	b.n	b502 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE(context, filter != nullptr);
    b640:	6965      	ldr	r5, [r4, #20]
    b642:	4b21      	ldr	r3, [pc, #132]	; (b6c8 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x214>)
    b644:	9300      	str	r3, [sp, #0]
    b646:	2363      	movs	r3, #99	; 0x63
    b648:	4a19      	ldr	r2, [pc, #100]	; (b6b0 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1fc>)
    b64a:	491a      	ldr	r1, [pc, #104]	; (b6b4 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x200>)
    b64c:	4620      	mov	r0, r4
    b64e:	47a8      	blx	r5
    b650:	2001      	movs	r0, #1
    b652:	e756      	b.n	b502 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE(context, output != nullptr);
    b654:	6965      	ldr	r5, [r4, #20]
    b656:	4b1d      	ldr	r3, [pc, #116]	; (b6cc <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x218>)
    b658:	9300      	str	r3, [sp, #0]
    b65a:	2367      	movs	r3, #103	; 0x67
    b65c:	4a14      	ldr	r2, [pc, #80]	; (b6b0 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1fc>)
    b65e:	4915      	ldr	r1, [pc, #84]	; (b6b4 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x200>)
    b660:	4620      	mov	r0, r4
    b662:	47a8      	blx	r5
    b664:	2001      	movs	r0, #1
    b666:	e74c      	b.n	b502 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
    int output_channels = filter->dims->data[kConvQuantizedDimension];
    b668:	f8d8 3008 	ldr.w	r3, [r8, #8]
    b66c:	685b      	ldr	r3, [r3, #4]
    TF_LITE_ENSURE_STATUS(tflite::PopulateConvolutionQuantizationParams(
    b66e:	360c      	adds	r6, #12
    b670:	9308      	str	r3, [sp, #32]
    b672:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    b674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    b676:	9307      	str	r3, [sp, #28]
    b678:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    b67a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    b67c:	9306      	str	r3, [sp, #24]
    b67e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    b680:	3330      	adds	r3, #48	; 0x30
    b682:	9305      	str	r3, [sp, #20]
    b684:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    b686:	332c      	adds	r3, #44	; 0x2c
    b688:	9304      	str	r3, [sp, #16]
    b68a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    b68c:	3320      	adds	r3, #32
    b68e:	9303      	str	r3, [sp, #12]
    b690:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    b692:	331c      	adds	r3, #28
    b694:	9302      	str	r3, [sp, #8]
    b696:	9601      	str	r6, [sp, #4]
    b698:	9000      	str	r0, [sp, #0]
    b69a:	464b      	mov	r3, r9
    b69c:	4642      	mov	r2, r8
    b69e:	4639      	mov	r1, r7
    b6a0:	4620      	mov	r0, r4
    b6a2:	f7fd ffff 	bl	96a4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i>
    b6a6:	2800      	cmp	r0, #0
    b6a8:	d0b6      	beq.n	b618 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x164>
    b6aa:	e72a      	b.n	b502 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
    b6ac:	000270ac 	.word	0x000270ac
    b6b0:	00027058 	.word	0x00027058
    b6b4:	000266d0 	.word	0x000266d0
    b6b8:	00027718 	.word	0x00027718
    b6bc:	000270d0 	.word	0x000270d0
    b6c0:	00026990 	.word	0x00026990
    b6c4:	000270e4 	.word	0x000270e4
    b6c8:	000270f8 	.word	0x000270f8
    b6cc:	0002710c 	.word	0x0002710c

0000b6d0 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus ConvPrepare(TfLiteContext* context, TfLiteNode* node) {
    b6d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b6d4:	b08f      	sub	sp, #60	; 0x3c
  TFLITE_DCHECK(node->user_data != nullptr);
    b6d6:	690e      	ldr	r6, [r1, #16]
    b6d8:	2e00      	cmp	r6, #0
    b6da:	d052      	beq.n	b782 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xb2>
    b6dc:	4604      	mov	r4, r0
    b6de:	460d      	mov	r5, r1
  TFLITE_DCHECK(node->builtin_data != nullptr);
    b6e0:	694f      	ldr	r7, [r1, #20]
    b6e2:	2f00      	cmp	r7, #0
    b6e4:	d04f      	beq.n	b786 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xb6>

  OpDataConv* data = static_cast<OpDataConv*>(node->user_data);
  const auto& params =
      *(static_cast<const TfLiteConvParams*>(node->builtin_data));

  TfLiteTensor* output = GetOutput(context, node, kConvOutputTensor);
    b6e6:	2200      	movs	r2, #0
    b6e8:	f008 fa8d 	bl	13c06 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    b6ec:	4680      	mov	r8, r0
    b6ee:	2800      	cmp	r0, #0
    b6f0:	d04b      	beq.n	b78a <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xba>
  const TfLiteTensor* input = GetInput(context, node, kConvInputTensor);
    b6f2:	2200      	movs	r2, #0
    b6f4:	4629      	mov	r1, r5
    b6f6:	4620      	mov	r0, r4
    b6f8:	f008 fa66 	bl	13bc8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    b6fc:	4681      	mov	r9, r0
    b6fe:	2800      	cmp	r0, #0
    b700:	d051      	beq.n	b7a6 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xd6>
  const TfLiteTensor* filter = GetInput(context, node, kConvWeightsTensor);
    b702:	2201      	movs	r2, #1
    b704:	4629      	mov	r1, r5
    b706:	4620      	mov	r0, r4
    b708:	f008 fa5e 	bl	13bc8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, filter != nullptr);
    b70c:	4682      	mov	sl, r0
    b70e:	2800      	cmp	r0, #0
    b710:	d054      	beq.n	b7bc <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xec>

  const int input_width = input->dims->data[2];
    b712:	f8d9 3008 	ldr.w	r3, [r9, #8]
    b716:	68da      	ldr	r2, [r3, #12]
    b718:	9209      	str	r2, [sp, #36]	; 0x24
  const int input_height = input->dims->data[1];
    b71a:	689b      	ldr	r3, [r3, #8]
    b71c:	930a      	str	r3, [sp, #40]	; 0x28
  const int filter_width = filter->dims->data[2];
    b71e:	6883      	ldr	r3, [r0, #8]
    b720:	68da      	ldr	r2, [r3, #12]
    b722:	920b      	str	r2, [sp, #44]	; 0x2c
  const int filter_height = filter->dims->data[1];
    b724:	689a      	ldr	r2, [r3, #8]
    b726:	920c      	str	r2, [sp, #48]	; 0x30
  const int output_width = output->dims->data[2];
    b728:	f8d8 2008 	ldr.w	r2, [r8, #8]
    b72c:	68d1      	ldr	r1, [r2, #12]
    b72e:	910d      	str	r1, [sp, #52]	; 0x34
  const int output_height = output->dims->data[1];
    b730:	f8d2 b008 	ldr.w	fp, [r2, #8]

  // Dynamically allocate per-channel quantization parameters.
  const int num_channels = filter->dims->data[kConvQuantizedDimension];
    b734:	685a      	ldr	r2, [r3, #4]
  data->per_channel_output_multiplier =
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
    b736:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    b738:	ea4f 0882 	mov.w	r8, r2, lsl #2
    b73c:	4641      	mov	r1, r8
    b73e:	4620      	mov	r0, r4
    b740:	4798      	blx	r3
  data->per_channel_output_multiplier =
    b742:	6270      	str	r0, [r6, #36]	; 0x24
          context, num_channels * sizeof(int32_t)));
  data->per_channel_output_shift =
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
    b744:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    b746:	4641      	mov	r1, r8
    b748:	4620      	mov	r0, r4
    b74a:	4798      	blx	r3
  data->per_channel_output_shift =
    b74c:	62b0      	str	r0, [r6, #40]	; 0x28
          context, num_channels * sizeof(int32_t)));

  // All per-channel quantized tensors need valid zero point and scale arrays.
  if (input->type == kTfLiteInt8 || input->type == kTfLiteInt16) {
    b74e:	f899 3000 	ldrb.w	r3, [r9]
    b752:	2b09      	cmp	r3, #9
    b754:	d03d      	beq.n	b7d2 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x102>
    b756:	2b07      	cmp	r3, #7
    b758:	d03b      	beq.n	b7d2 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x102>
                           filter->dims->data[kConvQuantizedDimension]);
    TF_LITE_ENSURE_EQ(context, affine_quantization->scale->size,
                      affine_quantization->zero_point->size);
  }

  TF_LITE_ENSURE_STATUS(CalculateOpDataConv(
    b75a:	9606      	str	r6, [sp, #24]
    b75c:	9305      	str	r3, [sp, #20]
    b75e:	f8cd b010 	str.w	fp, [sp, #16]
    b762:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    b764:	9303      	str	r3, [sp, #12]
    b766:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    b768:	9302      	str	r3, [sp, #8]
    b76a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b76c:	9301      	str	r3, [sp, #4]
    b76e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b770:	9300      	str	r3, [sp, #0]
    b772:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b774:	463a      	mov	r2, r7
    b776:	4629      	mov	r1, r5
    b778:	4620      	mov	r0, r4
    b77a:	f7ff fe9b 	bl	b4b4 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE>
    b77e:	4680      	mov	r8, r0
    b780:	e00d      	b.n	b79e <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xce>
  TFLITE_DCHECK(node->user_data != nullptr);
    b782:	f00a fc9a 	bl	160ba <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    b786:	f00a fc98 	bl	160ba <abort>
  TF_LITE_ENSURE(context, output != nullptr);
    b78a:	6965      	ldr	r5, [r4, #20]
    b78c:	4b32      	ldr	r3, [pc, #200]	; (b858 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x188>)
    b78e:	9300      	str	r3, [sp, #0]
    b790:	2386      	movs	r3, #134	; 0x86
    b792:	4a32      	ldr	r2, [pc, #200]	; (b85c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    b794:	4932      	ldr	r1, [pc, #200]	; (b860 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x190>)
    b796:	4620      	mov	r0, r4
    b798:	47a8      	blx	r5
    b79a:	f04f 0801 	mov.w	r8, #1
      context, node, params, input_width, input_height, filter_width,
      filter_height, output_width, output_height, input->type, data));

  return kTfLiteOk;
}
    b79e:	4640      	mov	r0, r8
    b7a0:	b00f      	add	sp, #60	; 0x3c
    b7a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TF_LITE_ENSURE(context, input != nullptr);
    b7a6:	6965      	ldr	r5, [r4, #20]
    b7a8:	4b2e      	ldr	r3, [pc, #184]	; (b864 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x194>)
    b7aa:	9300      	str	r3, [sp, #0]
    b7ac:	2388      	movs	r3, #136	; 0x88
    b7ae:	4a2b      	ldr	r2, [pc, #172]	; (b85c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    b7b0:	492b      	ldr	r1, [pc, #172]	; (b860 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x190>)
    b7b2:	4620      	mov	r0, r4
    b7b4:	47a8      	blx	r5
    b7b6:	f04f 0801 	mov.w	r8, #1
    b7ba:	e7f0      	b.n	b79e <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xce>
  TF_LITE_ENSURE(context, filter != nullptr);
    b7bc:	6965      	ldr	r5, [r4, #20]
    b7be:	4b2a      	ldr	r3, [pc, #168]	; (b868 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x198>)
    b7c0:	9300      	str	r3, [sp, #0]
    b7c2:	238a      	movs	r3, #138	; 0x8a
    b7c4:	4a25      	ldr	r2, [pc, #148]	; (b85c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    b7c6:	4926      	ldr	r1, [pc, #152]	; (b860 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x190>)
    b7c8:	4620      	mov	r0, r4
    b7ca:	47a8      	blx	r5
    b7cc:	f04f 0801 	mov.w	r8, #1
    b7d0:	e7e5      	b.n	b79e <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xce>
    TF_LITE_ENSURE_EQ(context, filter->quantization.type,
    b7d2:	f89a 8030 	ldrb.w	r8, [sl, #48]	; 0x30
    b7d6:	f1b8 0f01 	cmp.w	r8, #1
    b7da:	d00f      	beq.n	b7fc <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x12c>
    b7dc:	6966      	ldr	r6, [r4, #20]
    b7de:	2501      	movs	r5, #1
    b7e0:	9503      	str	r5, [sp, #12]
    b7e2:	f8cd 8008 	str.w	r8, [sp, #8]
    b7e6:	4b21      	ldr	r3, [pc, #132]	; (b86c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x19c>)
    b7e8:	9301      	str	r3, [sp, #4]
    b7ea:	4b21      	ldr	r3, [pc, #132]	; (b870 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1a0>)
    b7ec:	9300      	str	r3, [sp, #0]
    b7ee:	239e      	movs	r3, #158	; 0x9e
    b7f0:	4a1a      	ldr	r2, [pc, #104]	; (b85c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    b7f2:	4920      	ldr	r1, [pc, #128]	; (b874 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1a4>)
    b7f4:	4620      	mov	r0, r4
    b7f6:	47b0      	blx	r6
    b7f8:	46a8      	mov	r8, r5
    b7fa:	e7d0      	b.n	b79e <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xce>
    const auto* affine_quantization =
    b7fc:	f8da 2034 	ldr.w	r2, [sl, #52]	; 0x34
    TFLITE_DCHECK(affine_quantization != nullptr);
    b800:	b1a2      	cbz	r2, b82c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x15c>
    TFLITE_DCHECK(affine_quantization->scale != nullptr);
    b802:	6811      	ldr	r1, [r2, #0]
    b804:	b1a1      	cbz	r1, b830 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x160>
    TFLITE_DCHECK(affine_quantization->zero_point != nullptr);
    b806:	6850      	ldr	r0, [r2, #4]
    b808:	b1a0      	cbz	r0, b834 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x164>
    TF_LITE_ENSURE(context,
    b80a:	680a      	ldr	r2, [r1, #0]
    b80c:	2a01      	cmp	r2, #1
    b80e:	d013      	beq.n	b838 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x168>
    b810:	f8da 1008 	ldr.w	r1, [sl, #8]
    b814:	6849      	ldr	r1, [r1, #4]
    b816:	428a      	cmp	r2, r1
    b818:	d00e      	beq.n	b838 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x168>
    b81a:	6965      	ldr	r5, [r4, #20]
    b81c:	4b16      	ldr	r3, [pc, #88]	; (b878 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1a8>)
    b81e:	9300      	str	r3, [sp, #0]
    b820:	23a7      	movs	r3, #167	; 0xa7
    b822:	4a0e      	ldr	r2, [pc, #56]	; (b85c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    b824:	490e      	ldr	r1, [pc, #56]	; (b860 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x190>)
    b826:	4620      	mov	r0, r4
    b828:	47a8      	blx	r5
    b82a:	e7b8      	b.n	b79e <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xce>
    TFLITE_DCHECK(affine_quantization != nullptr);
    b82c:	f00a fc45 	bl	160ba <abort>
    TFLITE_DCHECK(affine_quantization->scale != nullptr);
    b830:	f00a fc43 	bl	160ba <abort>
    TFLITE_DCHECK(affine_quantization->zero_point != nullptr);
    b834:	f00a fc41 	bl	160ba <abort>
    TF_LITE_ENSURE_EQ(context, affine_quantization->scale->size,
    b838:	6801      	ldr	r1, [r0, #0]
    b83a:	428a      	cmp	r2, r1
    b83c:	d08d      	beq.n	b75a <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x8a>
    b83e:	6965      	ldr	r5, [r4, #20]
    b840:	9103      	str	r1, [sp, #12]
    b842:	9202      	str	r2, [sp, #8]
    b844:	4b0d      	ldr	r3, [pc, #52]	; (b87c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1ac>)
    b846:	9301      	str	r3, [sp, #4]
    b848:	4b0d      	ldr	r3, [pc, #52]	; (b880 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1b0>)
    b84a:	9300      	str	r3, [sp, #0]
    b84c:	23ab      	movs	r3, #171	; 0xab
    b84e:	4a03      	ldr	r2, [pc, #12]	; (b85c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    b850:	4908      	ldr	r1, [pc, #32]	; (b874 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1a4>)
    b852:	4620      	mov	r0, r4
    b854:	47a8      	blx	r5
    b856:	e7a2      	b.n	b79e <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xce>
    b858:	0002710c 	.word	0x0002710c
    b85c:	00027058 	.word	0x00027058
    b860:	000266d0 	.word	0x000266d0
    b864:	000270e4 	.word	0x000270e4
    b868:	000270f8 	.word	0x000270f8
    b86c:	000269ac 	.word	0x000269ac
    b870:	000269e4 	.word	0x000269e4
    b874:	00026990 	.word	0x00026990
    b878:	00027120 	.word	0x00027120
    b87c:	0002719c 	.word	0x0002719c
    b880:	00026a98 	.word	0x00026a98

0000b884 <_ZN6tflite26Register_DEPTHWISE_CONV_2DEv>:
  return kTfLiteOk;
}

}  // namespace

TfLiteRegistration Register_DEPTHWISE_CONV_2D() {
    b884:	b470      	push	{r4, r5, r6}
    b886:	4606      	mov	r6, r0
          /*prepare=*/DepthwiseConvPrepare,
          /*invoke=*/Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    b888:	4604      	mov	r4, r0
    b88a:	4d05      	ldr	r5, [pc, #20]	; (b8a0 <_ZN6tflite26Register_DEPTHWISE_CONV_2DEv+0x1c>)
    b88c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    b88e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    b890:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    b894:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    b898:	4630      	mov	r0, r6
    b89a:	bc70      	pop	{r4, r5, r6}
    b89c:	4770      	bx	lr
    b89e:	bf00      	nop
    b8a0:	00017050 	.word	0x00017050

0000b8a4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa>:
    const DepthwiseParams& params, const int32_t* output_multiplier,
    const int32_t* output_shift, const RuntimeShape& input_shape,
    const int8_t* input_data, const RuntimeShape& filter_shape,
    const int8_t* filter_data, const RuntimeShape& bias_shape,
    const int32_t* bias_data, const RuntimeShape& output_shape,
    int8_t* output_data) {
    b8a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b8a8:	b0a5      	sub	sp, #148	; 0x94
    b8aa:	911a      	str	r1, [sp, #104]	; 0x68
    b8ac:	921b      	str	r2, [sp, #108]	; 0x6c
    b8ae:	461f      	mov	r7, r3
    b8b0:	f8dd 80bc 	ldr.w	r8, [sp, #188]	; 0xbc
    b8b4:	9b31      	ldr	r3, [sp, #196]	; 0xc4
    b8b6:	f8dd 90cc 	ldr.w	r9, [sp, #204]	; 0xcc
  // Get parameters.
  // TODO(b/141565753): Re-introduce ScopedProfilingLabel on Micro.
  const int stride_width = params.stride_width;
    b8ba:	f9b0 200a 	ldrsh.w	r2, [r0, #10]
    b8be:	920f      	str	r2, [sp, #60]	; 0x3c
  const int stride_height = params.stride_height;
    b8c0:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    b8c4:	9210      	str	r2, [sp, #64]	; 0x40
  const int dilation_width_factor = params.dilation_width_factor;
    b8c6:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
    b8ca:	9211      	str	r2, [sp, #68]	; 0x44
  const int dilation_height_factor = params.dilation_height_factor;
    b8cc:	f9b0 2010 	ldrsh.w	r2, [r0, #16]
    b8d0:	9212      	str	r2, [sp, #72]	; 0x48
  const int pad_width = params.padding_values.width;
    b8d2:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
    b8d6:	9213      	str	r2, [sp, #76]	; 0x4c
  const int pad_height = params.padding_values.height;
    b8d8:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
    b8dc:	9214      	str	r2, [sp, #80]	; 0x50
  const int depth_multiplier = params.depth_multiplier;
    b8de:	f9b0 2012 	ldrsh.w	r2, [r0, #18]
    b8e2:	9206      	str	r2, [sp, #24]
  const int32_t input_offset = params.input_offset;
    b8e4:	6942      	ldr	r2, [r0, #20]
    b8e6:	9215      	str	r2, [sp, #84]	; 0x54
  const int32_t output_offset = params.output_offset;
    b8e8:	69c2      	ldr	r2, [r0, #28]
    b8ea:	9216      	str	r2, [sp, #88]	; 0x58
  const int32_t output_activation_min = params.quantized_activation_min;
    b8ec:	6a81      	ldr	r1, [r0, #40]	; 0x28
    b8ee:	911f      	str	r1, [sp, #124]	; 0x7c
  const int32_t output_activation_max = params.quantized_activation_max;
    b8f0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    b8f2:	921e      	str	r2, [sp, #120]	; 0x78
  inline int32_t DimensionsCount() const { return size_; }
    b8f4:	6838      	ldr	r0, [r7, #0]

  // Check dimensions of the tensors.
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
    b8f6:	2804      	cmp	r0, #4
    b8f8:	f040 80b6 	bne.w	ba68 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1c4>
    b8fc:	f8d8 0000 	ldr.w	r0, [r8]
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
    b900:	2804      	cmp	r0, #4
    b902:	f040 80b3 	bne.w	ba6c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1c8>
    b906:	f8d9 0000 	ldr.w	r0, [r9]
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
    b90a:	2804      	cmp	r0, #4
    b90c:	f040 80b0 	bne.w	ba70 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1cc>

  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    b910:	4291      	cmp	r1, r2
    b912:	f300 80af 	bgt.w	ba74 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1d0>
    TFLITE_DCHECK_LT(i, size_);
    b916:	683a      	ldr	r2, [r7, #0]
    b918:	2a00      	cmp	r2, #0
    b91a:	f340 80ad 	ble.w	ba78 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1d4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b91e:	2a05      	cmp	r2, #5
    b920:	f340 80ac 	ble.w	ba7c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1d8>
    b924:	687a      	ldr	r2, [r7, #4]
    b926:	6812      	ldr	r2, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
    b928:	f8d9 1000 	ldr.w	r1, [r9]
    b92c:	2900      	cmp	r1, #0
    b92e:	f340 80a7 	ble.w	ba80 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1dc>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b932:	2905      	cmp	r1, #5
    b934:	f340 80a6 	ble.w	ba84 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1e0>
    b938:	f8d9 1004 	ldr.w	r1, [r9, #4]
    b93c:	6809      	ldr	r1, [r1, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    b93e:	4291      	cmp	r1, r2
    b940:	f040 80a3 	bne.w	ba8a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1e6>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    b944:	9223      	str	r2, [sp, #140]	; 0x8c
    TFLITE_DCHECK_LT(i, size_);
    b946:	f8d9 1000 	ldr.w	r1, [r9]
    b94a:	2900      	cmp	r1, #0
    b94c:	f340 809f 	ble.w	ba8e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1ea>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b950:	2905      	cmp	r1, #5
    b952:	f340 809e 	ble.w	ba92 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1ee>
    b956:	f8d9 1004 	ldr.w	r1, [r9, #4]
    b95a:	6809      	ldr	r1, [r1, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    b95c:	9122      	str	r1, [sp, #136]	; 0x88
      if (__b < __a)
    b95e:	428a      	cmp	r2, r1
    b960:	f300 809a 	bgt.w	ba98 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1f4>
      return __a;
    b964:	aa23      	add	r2, sp, #140	; 0x8c
    b966:	6812      	ldr	r2, [r2, #0]
    b968:	9217      	str	r2, [sp, #92]	; 0x5c
    TFLITE_DCHECK_LT(i, size_);
    b96a:	f8d8 2000 	ldr.w	r2, [r8]
    b96e:	2a03      	cmp	r2, #3
    b970:	f340 8094 	ble.w	ba9c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1f8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b974:	2a05      	cmp	r2, #5
    b976:	f340 8093 	ble.w	baa0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1fc>
    b97a:	f8d8 2004 	ldr.w	r2, [r8, #4]
    b97e:	68d2      	ldr	r2, [r2, #12]
    TFLITE_DCHECK_LT(i, size_);
    b980:	f8d9 1000 	ldr.w	r1, [r9]
    b984:	2903      	cmp	r1, #3
    b986:	f340 808e 	ble.w	baa6 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x202>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b98a:	2905      	cmp	r1, #5
    b98c:	f340 808d 	ble.w	baaa <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x206>
    b990:	f8d9 1004 	ldr.w	r1, [r9, #4]
    b994:	68c9      	ldr	r1, [r1, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    b996:	4291      	cmp	r1, r2
    b998:	f040 808a 	bne.w	bab0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x20c>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    b99c:	9221      	str	r2, [sp, #132]	; 0x84
    TFLITE_DCHECK_LT(i, size_);
    b99e:	f8d9 1000 	ldr.w	r1, [r9]
    b9a2:	2903      	cmp	r1, #3
    b9a4:	f340 8086 	ble.w	bab4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x210>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b9a8:	2905      	cmp	r1, #5
    b9aa:	f340 8085 	ble.w	bab8 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x214>
    b9ae:	f8d9 1004 	ldr.w	r1, [r9, #4]
    b9b2:	68c9      	ldr	r1, [r1, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    b9b4:	9120      	str	r1, [sp, #128]	; 0x80
      if (__b < __a)
    b9b6:	428a      	cmp	r2, r1
    b9b8:	f300 8081 	bgt.w	babe <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x21a>
      return __a;
    b9bc:	aa21      	add	r2, sp, #132	; 0x84
    b9be:	6811      	ldr	r1, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
    b9c0:	683a      	ldr	r2, [r7, #0]
    b9c2:	2a01      	cmp	r2, #1
    b9c4:	dd7d      	ble.n	bac2 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x21e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b9c6:	2a05      	cmp	r2, #5
    b9c8:	dd7d      	ble.n	bac6 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x222>
    b9ca:	687a      	ldr	r2, [r7, #4]
    b9cc:	6852      	ldr	r2, [r2, #4]
    b9ce:	920c      	str	r2, [sp, #48]	; 0x30
    TFLITE_DCHECK_LT(i, size_);
    b9d0:	683a      	ldr	r2, [r7, #0]
    b9d2:	2a02      	cmp	r2, #2
    b9d4:	dd7a      	ble.n	bacc <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x228>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b9d6:	2a05      	cmp	r2, #5
    b9d8:	dd7a      	ble.n	bad0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x22c>
    b9da:	687a      	ldr	r2, [r7, #4]
    b9dc:	6892      	ldr	r2, [r2, #8]
    b9de:	920b      	str	r2, [sp, #44]	; 0x2c
    TFLITE_DCHECK_LT(i, size_);
    b9e0:	683a      	ldr	r2, [r7, #0]
    b9e2:	2a03      	cmp	r2, #3
    b9e4:	dd77      	ble.n	bad6 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x232>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b9e6:	2a05      	cmp	r2, #5
    b9e8:	dd77      	ble.n	bada <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x236>
    b9ea:	687a      	ldr	r2, [r7, #4]
    b9ec:	68d2      	ldr	r2, [r2, #12]
    b9ee:	9205      	str	r2, [sp, #20]
    TFLITE_DCHECK_LT(i, size_);
    b9f0:	f8d8 2000 	ldr.w	r2, [r8]
    b9f4:	2a01      	cmp	r2, #1
    b9f6:	dd73      	ble.n	bae0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x23c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b9f8:	2a05      	cmp	r2, #5
    b9fa:	dd73      	ble.n	bae4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x240>
    b9fc:	f8d8 2004 	ldr.w	r2, [r8, #4]
    ba00:	6852      	ldr	r2, [r2, #4]
    ba02:	920a      	str	r2, [sp, #40]	; 0x28
    TFLITE_DCHECK_LT(i, size_);
    ba04:	f8d8 2000 	ldr.w	r2, [r8]
    ba08:	2a02      	cmp	r2, #2
    ba0a:	dd6f      	ble.n	baec <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x248>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ba0c:	2a05      	cmp	r2, #5
    ba0e:	dd6f      	ble.n	baf0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x24c>
    ba10:	f8d8 2004 	ldr.w	r2, [r8, #4]
    ba14:	6892      	ldr	r2, [r2, #8]
    ba16:	9209      	str	r2, [sp, #36]	; 0x24
    TFLITE_DCHECK_LT(i, size_);
    ba18:	f8d9 2000 	ldr.w	r2, [r9]
    ba1c:	2a01      	cmp	r2, #1
    ba1e:	dd6b      	ble.n	baf8 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x254>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ba20:	2a05      	cmp	r2, #5
    ba22:	dd6b      	ble.n	bafc <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x258>
    ba24:	f8d9 2004 	ldr.w	r2, [r9, #4]
    ba28:	6852      	ldr	r2, [r2, #4]
    ba2a:	9208      	str	r2, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
    ba2c:	f8d9 2000 	ldr.w	r2, [r9]
    ba30:	2a02      	cmp	r2, #2
    ba32:	dd67      	ble.n	bb04 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x260>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ba34:	2a05      	cmp	r2, #5
    ba36:	dd67      	ble.n	bb08 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x264>
    ba38:	f8d9 2004 	ldr.w	r2, [r9, #4]
    ba3c:	6892      	ldr	r2, [r2, #8]
    ba3e:	9207      	str	r2, [sp, #28]
  const int input_depth = input_shape.Dims(3);
  const int filter_height = filter_shape.Dims(1);
  const int filter_width = filter_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  TFLITE_DCHECK_EQ(output_depth, input_depth * depth_multiplier);
    ba40:	9a05      	ldr	r2, [sp, #20]
    ba42:	9806      	ldr	r0, [sp, #24]
    ba44:	fb02 f200 	mul.w	r2, r2, r0
    ba48:	428a      	cmp	r2, r1
    ba4a:	d161      	bne.n	bb10 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x26c>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    ba4c:	681c      	ldr	r4, [r3, #0]
    ba4e:	2c05      	cmp	r4, #5
    ba50:	dd60      	ble.n	bb14 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x270>
    ba52:	685b      	ldr	r3, [r3, #4]
    for (int i = 0; i < size_; i++) {
    ba54:	2200      	movs	r2, #0
    int buffer_size = 1;
    ba56:	2501      	movs	r5, #1
    for (int i = 0; i < size_; i++) {
    ba58:	42a2      	cmp	r2, r4
    ba5a:	da5d      	bge.n	bb18 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x274>
      buffer_size *= dims_data[i];
    ba5c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    ba60:	fb00 f505 	mul.w	r5, r0, r5
    for (int i = 0; i < size_; i++) {
    ba64:	3201      	adds	r2, #1
    ba66:	e7f7      	b.n	ba58 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1b4>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
    ba68:	f00a fb27 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
    ba6c:	f00a fb25 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
    ba70:	f00a fb23 	bl	160ba <abort>
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    ba74:	f00a fb21 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    ba78:	f00a fb1f 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ba7c:	687a      	ldr	r2, [r7, #4]
    ba7e:	e753      	b.n	b928 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x84>
    TFLITE_DCHECK_LT(i, size_);
    ba80:	f00a fb1b 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ba84:	f8d9 1004 	ldr.w	r1, [r9, #4]
    ba88:	e759      	b.n	b93e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x9a>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    ba8a:	f00a fb16 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    ba8e:	f00a fb14 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ba92:	f8d9 1004 	ldr.w	r1, [r9, #4]
    ba96:	e761      	b.n	b95c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xb8>
	return __b;
    ba98:	aa22      	add	r2, sp, #136	; 0x88
    ba9a:	e764      	b.n	b966 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xc2>
    TFLITE_DCHECK_LT(i, size_);
    ba9c:	f00a fb0d 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    baa0:	f8d8 2010 	ldr.w	r2, [r8, #16]
    baa4:	e76c      	b.n	b980 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xdc>
    TFLITE_DCHECK_LT(i, size_);
    baa6:	f00a fb08 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    baaa:	f8d9 1010 	ldr.w	r1, [r9, #16]
    baae:	e772      	b.n	b996 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xf2>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    bab0:	f00a fb03 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    bab4:	f00a fb01 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    bab8:	f8d9 1010 	ldr.w	r1, [r9, #16]
    babc:	e77a      	b.n	b9b4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x110>
    babe:	aa20      	add	r2, sp, #128	; 0x80
    bac0:	e77d      	b.n	b9be <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x11a>
    TFLITE_DCHECK_LT(i, size_);
    bac2:	f00a fafa 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    bac6:	68ba      	ldr	r2, [r7, #8]
    bac8:	920c      	str	r2, [sp, #48]	; 0x30
    baca:	e781      	b.n	b9d0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x12c>
    TFLITE_DCHECK_LT(i, size_);
    bacc:	f00a faf5 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    bad0:	68fa      	ldr	r2, [r7, #12]
    bad2:	920b      	str	r2, [sp, #44]	; 0x2c
    bad4:	e784      	b.n	b9e0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x13c>
    TFLITE_DCHECK_LT(i, size_);
    bad6:	f00a faf0 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    bada:	693a      	ldr	r2, [r7, #16]
    badc:	9205      	str	r2, [sp, #20]
    bade:	e787      	b.n	b9f0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x14c>
    TFLITE_DCHECK_LT(i, size_);
    bae0:	f00a faeb 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    bae4:	f8d8 2008 	ldr.w	r2, [r8, #8]
    bae8:	920a      	str	r2, [sp, #40]	; 0x28
    baea:	e78b      	b.n	ba04 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x160>
    TFLITE_DCHECK_LT(i, size_);
    baec:	f00a fae5 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    baf0:	f8d8 200c 	ldr.w	r2, [r8, #12]
    baf4:	9209      	str	r2, [sp, #36]	; 0x24
    baf6:	e78f      	b.n	ba18 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x174>
    TFLITE_DCHECK_LT(i, size_);
    baf8:	f00a fadf 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    bafc:	f8d9 2008 	ldr.w	r2, [r9, #8]
    bb00:	9208      	str	r2, [sp, #32]
    bb02:	e793      	b.n	ba2c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x188>
    TFLITE_DCHECK_LT(i, size_);
    bb04:	f00a fad9 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    bb08:	f8d9 200c 	ldr.w	r2, [r9, #12]
    bb0c:	9207      	str	r2, [sp, #28]
    bb0e:	e797      	b.n	ba40 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x19c>
  TFLITE_DCHECK_EQ(output_depth, input_depth * depth_multiplier);
    bb10:	f00a fad3 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    bb14:	3304      	adds	r3, #4
    bb16:	e79d      	b.n	ba54 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1b0>
  TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
    bb18:	428d      	cmp	r5, r1
    bb1a:	d128      	bne.n	bb6e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ca>

  for (int batch = 0; batch < batches; ++batch) {
    bb1c:	f04f 0a00 	mov.w	sl, #0
    bb20:	46c3      	mov	fp, r8
    bb22:	f8cd 90cc 	str.w	r9, [sp, #204]	; 0xcc
    bb26:	46d1      	mov	r9, sl
    bb28:	46ba      	mov	sl, r7
    bb2a:	9f33      	ldr	r7, [sp, #204]	; 0xcc
    bb2c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    bb2e:	4599      	cmp	r9, r3
    bb30:	f280 81b4 	bge.w	be9c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5f8>
    for (int out_y = 0; out_y < output_height; ++out_y) {
    bb34:	2300      	movs	r3, #0
    bb36:	9301      	str	r3, [sp, #4]
    bb38:	f8cd 900c 	str.w	r9, [sp, #12]
    bb3c:	46d0      	mov	r8, sl
    bb3e:	46d9      	mov	r9, fp
    bb40:	46ba      	mov	sl, r7
    bb42:	9b01      	ldr	r3, [sp, #4]
    bb44:	9a08      	ldr	r2, [sp, #32]
    bb46:	4293      	cmp	r3, r2
    bb48:	f280 81a0 	bge.w	be8c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5e8>
      for (int out_x = 0; out_x < output_width; ++out_x) {
    bb4c:	2300      	movs	r3, #0
    bb4e:	9302      	str	r3, [sp, #8]
    bb50:	464f      	mov	r7, r9
    bb52:	46c1      	mov	r9, r8
    bb54:	46d0      	mov	r8, sl
    bb56:	9b02      	ldr	r3, [sp, #8]
    bb58:	9a07      	ldr	r2, [sp, #28]
    bb5a:	4293      	cmp	r3, r2
    bb5c:	f280 818f 	bge.w	be7e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5da>
        for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
    bb60:	f04f 0b00 	mov.w	fp, #0
    bb64:	46da      	mov	sl, fp
    bb66:	46cb      	mov	fp, r9
    bb68:	46c1      	mov	r9, r8
    bb6a:	46b8      	mov	r8, r7
    bb6c:	e17a      	b.n	be64 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5c0>
  TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
    bb6e:	f00a faa4 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    bb72:	f00a faa2 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    bb76:	f00a faa0 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    bb7a:	f00a fa9e 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    bb7e:	f00a fa9c 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    bb82:	f00a fa9a 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    bb86:	f00a fa98 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    bb8a:	f00a fa96 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    bb8e:	f00a fa94 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    bb92:	f00a fa92 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    bb96:	f00a fa90 	bl	160ba <abort>
            const int output_channel = m + in_channel * depth_multiplier;
            const int in_x_origin = (out_x * stride_width) - pad_width;
            const int in_y_origin = (out_y * stride_height) - pad_height;
            int32_t acc = 0;
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
              for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
    bb9a:	3201      	adds	r2, #1
    bb9c:	9909      	ldr	r1, [sp, #36]	; 0x24
    bb9e:	428a      	cmp	r2, r1
    bba0:	da5e      	bge.n	bc60 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3bc>
                const int in_x = in_x_origin + dilation_width_factor * filter_x;
    bba2:	9911      	ldr	r1, [sp, #68]	; 0x44
    bba4:	980d      	ldr	r0, [sp, #52]	; 0x34
    bba6:	fb01 0602 	mla	r6, r1, r2, r0
                const int in_y =
    bbaa:	9912      	ldr	r1, [sp, #72]	; 0x48
    bbac:	fb01 4703 	mla	r7, r1, r3, r4
                    in_y_origin + dilation_height_factor * filter_y;
                // Zero padding by omitting the areas outside the image.
                const bool is_point_inside_image =
                    (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
    bbb0:	2e00      	cmp	r6, #0
    bbb2:	dbf2      	blt.n	bb9a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f6>
    bbb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    bbb6:	428e      	cmp	r6, r1
    bbb8:	daef      	bge.n	bb9a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f6>
    bbba:	2f00      	cmp	r7, #0
    bbbc:	dbed      	blt.n	bb9a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f6>
    bbbe:	990c      	ldr	r1, [sp, #48]	; 0x30
    bbc0:	428f      	cmp	r7, r1
    bbc2:	daea      	bge.n	bb9a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f6>
  inline int32_t DimensionsCount() const { return size_; }
    bbc4:	f8db 0000 	ldr.w	r0, [fp]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    bbc8:	2804      	cmp	r0, #4
    bbca:	d1d2      	bne.n	bb72 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ce>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    bbcc:	9903      	ldr	r1, [sp, #12]
    bbce:	2900      	cmp	r1, #0
    bbd0:	dbd1      	blt.n	bb76 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2d2>
    bbd2:	f8db 0004 	ldr.w	r0, [fp, #4]
    bbd6:	4281      	cmp	r1, r0
    bbd8:	dacd      	bge.n	bb76 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2d2>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    bbda:	2f00      	cmp	r7, #0
    bbdc:	dbcd      	blt.n	bb7a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2d6>
    bbde:	f8db e008 	ldr.w	lr, [fp, #8]
    bbe2:	4577      	cmp	r7, lr
    bbe4:	dac9      	bge.n	bb7a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2d6>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    bbe6:	2e00      	cmp	r6, #0
    bbe8:	dbc9      	blt.n	bb7e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2da>
    bbea:	f8db c00c 	ldr.w	ip, [fp, #12]
    bbee:	4566      	cmp	r6, ip
    bbf0:	dac5      	bge.n	bb7e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2da>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    bbf2:	f1ba 0f00 	cmp.w	sl, #0
    bbf6:	dbc4      	blt.n	bb82 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2de>
    bbf8:	f8db 0010 	ldr.w	r0, [fp, #16]
    bbfc:	4582      	cmp	sl, r0
    bbfe:	dac0      	bge.n	bb82 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2de>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    bc00:	9903      	ldr	r1, [sp, #12]
    bc02:	fb0e 7701 	mla	r7, lr, r1, r7
    bc06:	fb07 660c 	mla	r6, r7, ip, r6
    bc0a:	fb06 a000 	mla	r0, r6, r0, sl
                    (in_y < input_height);
                if (is_point_inside_image) {
                  int32_t input_val = input_data[Offset(
                      input_shape, batch, in_y, in_x, in_channel)];
    bc0e:	992e      	ldr	r1, [sp, #184]	; 0xb8
    bc10:	560e      	ldrsb	r6, [r1, r0]
  inline int32_t DimensionsCount() const { return size_; }
    bc12:	f8d8 0000 	ldr.w	r0, [r8]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    bc16:	2804      	cmp	r0, #4
    bc18:	d1b5      	bne.n	bb86 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2e2>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    bc1a:	f8d8 0004 	ldr.w	r0, [r8, #4]
    bc1e:	2800      	cmp	r0, #0
    bc20:	ddb3      	ble.n	bb8a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2e6>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    bc22:	2b00      	cmp	r3, #0
    bc24:	dbb3      	blt.n	bb8e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ea>
    bc26:	f8d8 0008 	ldr.w	r0, [r8, #8]
    bc2a:	4283      	cmp	r3, r0
    bc2c:	daaf      	bge.n	bb8e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ea>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    bc2e:	2a00      	cmp	r2, #0
    bc30:	dbaf      	blt.n	bb92 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ee>
    bc32:	f8d8 700c 	ldr.w	r7, [r8, #12]
    bc36:	42ba      	cmp	r2, r7
    bc38:	daab      	bge.n	bb92 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ee>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    bc3a:	2d00      	cmp	r5, #0
    bc3c:	dbab      	blt.n	bb96 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f2>
    bc3e:	f8d8 0010 	ldr.w	r0, [r8, #16]
    bc42:	4285      	cmp	r5, r0
    bc44:	daa7      	bge.n	bb96 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f2>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    bc46:	fb07 2703 	mla	r7, r7, r3, r2
    bc4a:	fb07 5000 	mla	r0, r7, r0, r5
                  int32_t filter_val = filter_data[Offset(
                      filter_shape, 0, filter_y, filter_x, output_channel)];
    bc4e:	9930      	ldr	r1, [sp, #192]	; 0xc0
    bc50:	560f      	ldrsb	r7, [r1, r0]
                  // long as the filter size (filter_y * filter_x * in_channel)
                  // does not exceed 2^16, which is the case in all the models
                  // we have seen so far.
                  // TODO(b/174275578): Add a check to make sure the
                  // accumulator depth is smaller than 2^16.
                  acc += filter_val * (input_val + input_offset);
    bc52:	9915      	ldr	r1, [sp, #84]	; 0x54
    bc54:	440e      	add	r6, r1
    bc56:	981d      	ldr	r0, [sp, #116]	; 0x74
    bc58:	fb07 0006 	mla	r0, r7, r6, r0
    bc5c:	901d      	str	r0, [sp, #116]	; 0x74
    bc5e:	e79c      	b.n	bb9a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f6>
    bc60:	990d      	ldr	r1, [sp, #52]	; 0x34
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
    bc62:	3301      	adds	r3, #1
    bc64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    bc66:	4293      	cmp	r3, r2
    bc68:	da02      	bge.n	bc70 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3cc>
              for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
    bc6a:	2200      	movs	r2, #0
    bc6c:	910d      	str	r1, [sp, #52]	; 0x34
    bc6e:	e795      	b.n	bb9c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f8>
                }
              }
            }
            if (bias_data) {
    bc70:	9b32      	ldr	r3, [sp, #200]	; 0xc8
    bc72:	b123      	cbz	r3, bc7e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3da>
              acc += bias_data[output_channel];
    bc74:	f853 2025 	ldr.w	r2, [r3, r5, lsl #2]
    bc78:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    bc7a:	4413      	add	r3, r2
    bc7c:	931d      	str	r3, [sp, #116]	; 0x74
            }
            acc = MultiplyByQuantizedMultiplier(
    bc7e:	9c1d      	ldr	r4, [sp, #116]	; 0x74
    bc80:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    bc82:	f853 c025 	ldr.w	ip, [r3, r5, lsl #2]
    bc86:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    bc88:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
  int left_shift = shift > 0 ? shift : 0;
    bc8c:	ea26 73e6 	bic.w	r3, r6, r6, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    bc90:	2e00      	cmp	r6, #0
    bc92:	f340 80b3 	ble.w	bdfc <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x558>
    bc96:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    bc98:	409c      	lsls	r4, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    bc9a:	45a4      	cmp	ip, r4
    bc9c:	f000 80b0 	beq.w	be00 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x55c>
    bca0:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    bca2:	17e3      	asrs	r3, r4, #31
  std::int64_t b_64(b);
    bca4:	4660      	mov	r0, ip
    bca6:	17c1      	asrs	r1, r0, #31
  std::int64_t ab_64 = a_64 * b_64;
    bca8:	fb04 f101 	mul.w	r1, r4, r1
    bcac:	fb0c 1103 	mla	r1, ip, r3, r1
    bcb0:	fba4 230c 	umull	r2, r3, r4, ip
    bcb4:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    bcb6:	2a00      	cmp	r2, #0
    bcb8:	f173 0100 	sbcs.w	r1, r3, #0
    bcbc:	f2c0 80a7 	blt.w	be0e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x56a>
    bcc0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    bcc4:	1852      	adds	r2, r2, r1
    bcc6:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    bcca:	4611      	mov	r1, r2
    bccc:	461c      	mov	r4, r3
    bcce:	2a00      	cmp	r2, #0
    bcd0:	f173 0000 	sbcs.w	r0, r3, #0
    bcd4:	f2c0 809d 	blt.w	be12 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x56e>
    bcd8:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    bcda:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    bcde:	2f00      	cmp	r7, #0
    bce0:	f040 809f 	bne.w	be22 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x57e>
  assert(exponent >= 0);
    bce4:	2e00      	cmp	r6, #0
    bce6:	f2c0 809f 	blt.w	be28 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x584>
  assert(exponent <= 31);
    bcea:	2e1f      	cmp	r6, #31
    bcec:	f300 80a3 	bgt.w	be36 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x592>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    bcf0:	2701      	movs	r7, #1
    bcf2:	fa07 f006 	lsl.w	r0, r7, r6
    bcf6:	3801      	subs	r0, #1
    bcf8:	f008 f839 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    bcfc:	900d      	str	r0, [sp, #52]	; 0x34
  const IntegerType zero = Dup<IntegerType>(0);
    bcfe:	2000      	movs	r0, #0
    bd00:	f008 f835 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    bd04:	9018      	str	r0, [sp, #96]	; 0x60
  const IntegerType one = Dup<IntegerType>(1);
    bd06:	4638      	mov	r0, r7
    bd08:	f008 f831 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    bd0c:	900e      	str	r0, [sp, #56]	; 0x38
  const IntegerType remainder = BitAnd(x, mask);
    bd0e:	990d      	ldr	r1, [sp, #52]	; 0x34
    bd10:	4620      	mov	r0, r4
    bd12:	f008 f82d 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    bd16:	9019      	str	r0, [sp, #100]	; 0x64
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    bd18:	4639      	mov	r1, r7
    bd1a:	980d      	ldr	r0, [sp, #52]	; 0x34
    bd1c:	f008 f82a 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    bd20:	4607      	mov	r7, r0
    bd22:	9918      	ldr	r1, [sp, #96]	; 0x60
    bd24:	4620      	mov	r0, r4
    bd26:	f008 f831 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    bd2a:	990e      	ldr	r1, [sp, #56]	; 0x38
    bd2c:	f008 f820 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    bd30:	4601      	mov	r1, r0
    bd32:	4638      	mov	r0, r7
    bd34:	f008 f820 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    bd38:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    bd3a:	4631      	mov	r1, r6
    bd3c:	4620      	mov	r0, r4
    bd3e:	f008 f819 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    bd42:	4604      	mov	r4, r0
    bd44:	4639      	mov	r1, r7
    bd46:	9819      	ldr	r0, [sp, #100]	; 0x64
    bd48:	f008 f828 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    bd4c:	990e      	ldr	r1, [sp, #56]	; 0x38
    bd4e:	f008 f80f 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    bd52:	4601      	mov	r1, r0
    bd54:	4620      	mov	r0, r4
    bd56:	f008 f80f 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
                acc, output_multiplier[output_channel],
                output_shift[output_channel]);
            acc += output_offset;
    bd5a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    bd5c:	4418      	add	r0, r3
    bd5e:	901d      	str	r0, [sp, #116]	; 0x74
      if (__a < __b)
    bd60:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    bd62:	4290      	cmp	r0, r2
    bd64:	db6e      	blt.n	be44 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5a0>
      return __a;
    bd66:	ab1d      	add	r3, sp, #116	; 0x74
            acc = std::max(acc, output_activation_min);
    bd68:	681b      	ldr	r3, [r3, #0]
    bd6a:	931d      	str	r3, [sp, #116]	; 0x74
      if (__b < __a)
    bd6c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    bd6e:	4293      	cmp	r3, r2
    bd70:	dc6a      	bgt.n	be48 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5a4>
      return __a;
    bd72:	ab1d      	add	r3, sp, #116	; 0x74
            acc = std::min(acc, output_activation_max);
    bd74:	6818      	ldr	r0, [r3, #0]
    bd76:	901d      	str	r0, [sp, #116]	; 0x74
  inline int32_t DimensionsCount() const { return size_; }
    bd78:	f8d9 3000 	ldr.w	r3, [r9]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    bd7c:	2b04      	cmp	r3, #4
    bd7e:	d165      	bne.n	be4c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5a8>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    bd80:	9a03      	ldr	r2, [sp, #12]
    bd82:	2a00      	cmp	r2, #0
    bd84:	db64      	blt.n	be50 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5ac>
    bd86:	f8d9 3004 	ldr.w	r3, [r9, #4]
    bd8a:	429a      	cmp	r2, r3
    bd8c:	da60      	bge.n	be50 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5ac>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    bd8e:	9b01      	ldr	r3, [sp, #4]
    bd90:	2b00      	cmp	r3, #0
    bd92:	db5f      	blt.n	be54 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b0>
    bd94:	f8d9 1008 	ldr.w	r1, [r9, #8]
    bd98:	428b      	cmp	r3, r1
    bd9a:	da5b      	bge.n	be54 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b0>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    bd9c:	9b02      	ldr	r3, [sp, #8]
    bd9e:	2b00      	cmp	r3, #0
    bda0:	db5a      	blt.n	be58 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b4>
    bda2:	f8d9 200c 	ldr.w	r2, [r9, #12]
    bda6:	4293      	cmp	r3, r2
    bda8:	da56      	bge.n	be58 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b4>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    bdaa:	2d00      	cmp	r5, #0
    bdac:	db56      	blt.n	be5c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b8>
    bdae:	f8d9 3010 	ldr.w	r3, [r9, #16]
    bdb2:	429d      	cmp	r5, r3
    bdb4:	da52      	bge.n	be5c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b8>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    bdb6:	9c03      	ldr	r4, [sp, #12]
    bdb8:	9e01      	ldr	r6, [sp, #4]
    bdba:	fb01 6104 	mla	r1, r1, r4, r6
    bdbe:	9c02      	ldr	r4, [sp, #8]
    bdc0:	fb01 4202 	mla	r2, r1, r2, r4
    bdc4:	fb02 5303 	mla	r3, r2, r3, r5
            output_data[Offset(output_shape, batch, out_y, out_x,
                               output_channel)] = static_cast<int8_t>(acc);
    bdc8:	9a34      	ldr	r2, [sp, #208]	; 0xd0
    bdca:	54d0      	strb	r0, [r2, r3]
          for (int m = 0; m < depth_multiplier; ++m) {
    bdcc:	9b04      	ldr	r3, [sp, #16]
    bdce:	3301      	adds	r3, #1
    bdd0:	9304      	str	r3, [sp, #16]
    bdd2:	9904      	ldr	r1, [sp, #16]
    bdd4:	9b06      	ldr	r3, [sp, #24]
    bdd6:	4299      	cmp	r1, r3
    bdd8:	da42      	bge.n	be60 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5bc>
            const int output_channel = m + in_channel * depth_multiplier;
    bdda:	fb03 150a 	mla	r5, r3, sl, r1
            const int in_x_origin = (out_x * stride_width) - pad_width;
    bdde:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    bde0:	9a02      	ldr	r2, [sp, #8]
    bde2:	fb03 f102 	mul.w	r1, r3, r2
    bde6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    bde8:	1ac9      	subs	r1, r1, r3
            const int in_y_origin = (out_y * stride_height) - pad_height;
    bdea:	9b10      	ldr	r3, [sp, #64]	; 0x40
    bdec:	9a01      	ldr	r2, [sp, #4]
    bdee:	fb03 f402 	mul.w	r4, r3, r2
    bdf2:	9b14      	ldr	r3, [sp, #80]	; 0x50
    bdf4:	1ae4      	subs	r4, r4, r3
            int32_t acc = 0;
    bdf6:	2300      	movs	r3, #0
    bdf8:	931d      	str	r3, [sp, #116]	; 0x74
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
    bdfa:	e733      	b.n	bc64 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3c0>
  int right_shift = shift > 0 ? 0 : -shift;
    bdfc:	4276      	negs	r6, r6
    bdfe:	e74b      	b.n	bc98 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3f4>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    be00:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    be04:	d001      	beq.n	be0a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x566>
    be06:	2700      	movs	r7, #0
    be08:	e74b      	b.n	bca2 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3fe>
    be0a:	2701      	movs	r7, #1
    be0c:	e749      	b.n	bca2 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3fe>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    be0e:	4925      	ldr	r1, [pc, #148]	; (bea4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x600>)
    be10:	e758      	b.n	bcc4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x420>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    be12:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    be16:	1851      	adds	r1, r2, r1
    be18:	f04f 0400 	mov.w	r4, #0
    be1c:	eb43 0404 	adc.w	r4, r3, r4
    be20:	e75a      	b.n	bcd8 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x434>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    be22:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    be26:	e75d      	b.n	bce4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x440>
  assert(exponent >= 0);
    be28:	4b1f      	ldr	r3, [pc, #124]	; (bea8 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x604>)
    be2a:	4a20      	ldr	r2, [pc, #128]	; (beac <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x608>)
    be2c:	f44f 71b3 	mov.w	r1, #358	; 0x166
    be30:	481f      	ldr	r0, [pc, #124]	; (beb0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x60c>)
    be32:	f004 fd5b 	bl	108ec <__assert_func>
  assert(exponent <= 31);
    be36:	4b1f      	ldr	r3, [pc, #124]	; (beb4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x610>)
    be38:	4a1c      	ldr	r2, [pc, #112]	; (beac <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x608>)
    be3a:	f240 1167 	movw	r1, #359	; 0x167
    be3e:	481c      	ldr	r0, [pc, #112]	; (beb0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x60c>)
    be40:	f004 fd54 	bl	108ec <__assert_func>
	return __b;
    be44:	ab1f      	add	r3, sp, #124	; 0x7c
    be46:	e78f      	b.n	bd68 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x4c4>
	return __b;
    be48:	ab1e      	add	r3, sp, #120	; 0x78
    be4a:	e793      	b.n	bd74 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x4d0>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    be4c:	f00a f935 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    be50:	f00a f933 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    be54:	f00a f931 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    be58:	f00a f92f 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    be5c:	f00a f92d 	bl	160ba <abort>
        for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
    be60:	f10a 0a01 	add.w	sl, sl, #1
    be64:	9b05      	ldr	r3, [sp, #20]
    be66:	459a      	cmp	sl, r3
    be68:	da02      	bge.n	be70 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5cc>
          for (int m = 0; m < depth_multiplier; ++m) {
    be6a:	2300      	movs	r3, #0
    be6c:	9304      	str	r3, [sp, #16]
    be6e:	e7b0      	b.n	bdd2 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x52e>
    be70:	4647      	mov	r7, r8
    be72:	46c8      	mov	r8, r9
    be74:	46d9      	mov	r9, fp
      for (int out_x = 0; out_x < output_width; ++out_x) {
    be76:	9b02      	ldr	r3, [sp, #8]
    be78:	3301      	adds	r3, #1
    be7a:	9302      	str	r3, [sp, #8]
    be7c:	e66b      	b.n	bb56 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2b2>
    be7e:	46c2      	mov	sl, r8
    be80:	46c8      	mov	r8, r9
    be82:	46b9      	mov	r9, r7
    for (int out_y = 0; out_y < output_height; ++out_y) {
    be84:	9b01      	ldr	r3, [sp, #4]
    be86:	3301      	adds	r3, #1
    be88:	9301      	str	r3, [sp, #4]
    be8a:	e65a      	b.n	bb42 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x29e>
    be8c:	46cb      	mov	fp, r9
    be8e:	f8dd 900c 	ldr.w	r9, [sp, #12]
    be92:	4657      	mov	r7, sl
    be94:	46c2      	mov	sl, r8
  for (int batch = 0; batch < batches; ++batch) {
    be96:	f109 0901 	add.w	r9, r9, #1
    be9a:	e647      	b.n	bb2c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x288>
          }
        }
      }
    }
  }
}
    be9c:	b025      	add	sp, #148	; 0x94
    be9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bea2:	bf00      	nop
    bea4:	c0000001 	.word	0xc0000001
    bea8:	00026e84 	.word	0x00026e84
    beac:	00026e94 	.word	0x00026e94
    beb0:	00026eec 	.word	0x00026eec
    beb4:	00026f48 	.word	0x00026f48

0000beb8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
    beb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bebc:	b0cb      	sub	sp, #300	; 0x12c
  TFLITE_DCHECK(node->user_data != nullptr);
    bebe:	f8d1 9010 	ldr.w	r9, [r1, #16]
    bec2:	f1b9 0f00 	cmp.w	r9, #0
    bec6:	d041      	beq.n	bf4c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x94>
    bec8:	4605      	mov	r5, r0
    beca:	460e      	mov	r6, r1
  TFLITE_DCHECK(node->builtin_data != nullptr);
    becc:	f8d1 a014 	ldr.w	sl, [r1, #20]
    bed0:	f1ba 0f00 	cmp.w	sl, #0
    bed4:	d03c      	beq.n	bf50 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x98>
      tflite::micro::GetEvalOutput(context, node, kDepthwiseConvOutputTensor);
    bed6:	4b86      	ldr	r3, [pc, #536]	; (c0f0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x238>)
    bed8:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    beda:	2800      	cmp	r0, #0
    bedc:	d03a      	beq.n	bf54 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x9c>
  TFLITE_DCHECK(node != nullptr);
    bede:	2e00      	cmp	r6, #0
    bee0:	d03a      	beq.n	bf58 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa0>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    bee2:	6d42      	ldr	r2, [r0, #84]	; 0x54
    bee4:	6873      	ldr	r3, [r6, #4]
    bee6:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    beea:	6859      	ldr	r1, [r3, #4]
    beec:	4790      	blx	r2
    beee:	4604      	mov	r4, r0
      tflite::micro::GetEvalInput(context, node, kDepthwiseConvInputTensor);
    bef0:	4b80      	ldr	r3, [pc, #512]	; (c0f4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x23c>)
    bef2:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    bef4:	2d00      	cmp	r5, #0
    bef6:	d031      	beq.n	bf5c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa4>
  TFLITE_DCHECK(node != nullptr);
    bef8:	2e00      	cmp	r6, #0
    befa:	d031      	beq.n	bf60 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa8>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    befc:	6d6a      	ldr	r2, [r5, #84]	; 0x54
    befe:	6833      	ldr	r3, [r6, #0]
    bf00:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    bf04:	6859      	ldr	r1, [r3, #4]
    bf06:	4628      	mov	r0, r5
    bf08:	4790      	blx	r2
    bf0a:	4607      	mov	r7, r0
      tflite::micro::GetEvalInput(context, node, kDepthwiseConvWeightsTensor);
    bf0c:	4b7a      	ldr	r3, [pc, #488]	; (c0f8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x240>)
    bf0e:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    bf10:	b345      	cbz	r5, bf64 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xac>
  TFLITE_DCHECK(node != nullptr);
    bf12:	b34e      	cbz	r6, bf68 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb0>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    bf14:	6d6a      	ldr	r2, [r5, #84]	; 0x54
    bf16:	6833      	ldr	r3, [r6, #0]
    bf18:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    bf1c:	6859      	ldr	r1, [r3, #4]
    bf1e:	4628      	mov	r0, r5
    bf20:	4790      	blx	r2
    bf22:	4680      	mov	r8, r0
    bf24:	6833      	ldr	r3, [r6, #0]
    bf26:	681b      	ldr	r3, [r3, #0]
          ? tflite::micro::GetEvalInput(context, node, kDepthwiseConvBiasTensor)
    bf28:	2b03      	cmp	r3, #3
    bf2a:	d01f      	beq.n	bf6c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb4>
    bf2c:	2600      	movs	r6, #0
  switch (input->type) {  // Already know in/out types are same.
    bf2e:	7a38      	ldrb	r0, [r7, #8]
    bf30:	2801      	cmp	r0, #1
    bf32:	d02c      	beq.n	bf8e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xd6>
    bf34:	2809      	cmp	r0, #9
    bf36:	d07f      	beq.n	c038 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x180>
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
    bf38:	696c      	ldr	r4, [r5, #20]
    bf3a:	f7fd f965 	bl	9208 <TfLiteTypeGetName>
    bf3e:	4602      	mov	r2, r0
    bf40:	7a3b      	ldrb	r3, [r7, #8]
    bf42:	496e      	ldr	r1, [pc, #440]	; (c0fc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x244>)
    bf44:	4628      	mov	r0, r5
    bf46:	47a0      	blx	r4
      return kTfLiteError;
    bf48:	2001      	movs	r0, #1
    bf4a:	e072      	b.n	c032 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x17a>
  TFLITE_DCHECK(node->user_data != nullptr);
    bf4c:	f00a f8b5 	bl	160ba <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    bf50:	f00a f8b3 	bl	160ba <abort>
  TFLITE_DCHECK(context != nullptr);
    bf54:	f00a f8b1 	bl	160ba <abort>
  TFLITE_DCHECK(node != nullptr);
    bf58:	f00a f8af 	bl	160ba <abort>
  TFLITE_DCHECK(context != nullptr);
    bf5c:	f00a f8ad 	bl	160ba <abort>
  TFLITE_DCHECK(node != nullptr);
    bf60:	f00a f8ab 	bl	160ba <abort>
  TFLITE_DCHECK(context != nullptr);
    bf64:	f00a f8a9 	bl	160ba <abort>
  TFLITE_DCHECK(node != nullptr);
    bf68:	f00a f8a7 	bl	160ba <abort>
          ? tflite::micro::GetEvalInput(context, node, kDepthwiseConvBiasTensor)
    bf6c:	4b64      	ldr	r3, [pc, #400]	; (c100 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x248>)
    bf6e:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    bf70:	b14d      	cbz	r5, bf86 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xce>
  TFLITE_DCHECK(node != nullptr);
    bf72:	b156      	cbz	r6, bf8a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xd2>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    bf74:	6d6a      	ldr	r2, [r5, #84]	; 0x54
    bf76:	6833      	ldr	r3, [r6, #0]
    bf78:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    bf7c:	6859      	ldr	r1, [r3, #4]
    bf7e:	4628      	mov	r0, r5
    bf80:	4790      	blx	r2
    bf82:	4606      	mov	r6, r0
    bf84:	e7d3      	b.n	bf2e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x76>
  TFLITE_DCHECK(context != nullptr);
    bf86:	f00a f898 	bl	160ba <abort>
  TFLITE_DCHECK(node != nullptr);
    bf8a:	f00a f896 	bl	160ba <abort>
          DepthwiseConvParamsFloat(params, data),
    bf8e:	464a      	mov	r2, r9
    bf90:	4651      	mov	r1, sl
    bf92:	a80a      	add	r0, sp, #40	; 0x28
    bf94:	f008 fc46 	bl	14824 <_ZN6tflite24DepthwiseConvParamsFloatERK25TfLiteDepthwiseConvParamsRKNS_10OpDataConvE>
          tflite::micro::GetTensorShape(input),
    bf98:	4639      	mov	r1, r7
    bf9a:	a81a      	add	r0, sp, #104	; 0x68
    bf9c:	f008 fcbc 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::DepthwiseConv(
    bfa0:	4638      	mov	r0, r7
    bfa2:	f007 fed0 	bl	13d46 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    bfa6:	4605      	mov	r5, r0
          tflite::micro::GetTensorShape(filter),
    bfa8:	4641      	mov	r1, r8
    bfaa:	a820      	add	r0, sp, #128	; 0x80
    bfac:	f008 fcb4 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::DepthwiseConv(
    bfb0:	4640      	mov	r0, r8
    bfb2:	f007 fec8 	bl	13d46 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    bfb6:	4607      	mov	r7, r0
          tflite::micro::GetTensorShape(bias),
    bfb8:	f10d 0898 	add.w	r8, sp, #152	; 0x98
    bfbc:	4631      	mov	r1, r6
    bfbe:	4640      	mov	r0, r8
    bfc0:	f008 fcaa 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::DepthwiseConv(
    bfc4:	4630      	mov	r0, r6
    bfc6:	f007 febe 	bl	13d46 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    bfca:	4606      	mov	r6, r0
          tflite::micro::GetTensorShape(output),
    bfcc:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
    bfd0:	4621      	mov	r1, r4
    bfd2:	4648      	mov	r0, r9
    bfd4:	f008 fca0 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::DepthwiseConv(
    bfd8:	4620      	mov	r0, r4
    bfda:	f007 feba 	bl	13d52 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    bfde:	9004      	str	r0, [sp, #16]
    bfe0:	f8cd 900c 	str.w	r9, [sp, #12]
    bfe4:	9602      	str	r6, [sp, #8]
    bfe6:	f8cd 8004 	str.w	r8, [sp, #4]
    bfea:	9700      	str	r7, [sp, #0]
    bfec:	ab20      	add	r3, sp, #128	; 0x80
    bfee:	462a      	mov	r2, r5
    bff0:	a91a      	add	r1, sp, #104	; 0x68
    bff2:	a80a      	add	r0, sp, #40	; 0x28
    bff4:	f008 f998 	bl	14328 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf>
    if (size_ > kMaxSmallSize) {
    bff8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
    bffa:	2b05      	cmp	r3, #5
    bffc:	dd03      	ble.n	c006 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x14e>
      delete[] dims_pointer_;
    bffe:	982d      	ldr	r0, [sp, #180]	; 0xb4
    c000:	b108      	cbz	r0, c006 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x14e>
    c002:	f00a f845 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c006:	9b26      	ldr	r3, [sp, #152]	; 0x98
    c008:	2b05      	cmp	r3, #5
    c00a:	dd03      	ble.n	c014 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x15c>
      delete[] dims_pointer_;
    c00c:	9827      	ldr	r0, [sp, #156]	; 0x9c
    c00e:	b108      	cbz	r0, c014 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x15c>
    c010:	f00a f83e 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c014:	9b20      	ldr	r3, [sp, #128]	; 0x80
    c016:	2b05      	cmp	r3, #5
    c018:	dd03      	ble.n	c022 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x16a>
      delete[] dims_pointer_;
    c01a:	9821      	ldr	r0, [sp, #132]	; 0x84
    c01c:	b108      	cbz	r0, c022 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x16a>
    c01e:	f00a f837 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c022:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    c024:	2b05      	cmp	r3, #5
    c026:	dd03      	ble.n	c030 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x178>
      delete[] dims_pointer_;
    c028:	981b      	ldr	r0, [sp, #108]	; 0x6c
    c02a:	b108      	cbz	r0, c030 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x178>
    c02c:	f00a f830 	bl	16090 <_ZdaPv>
  return kTfLiteOk;
    c030:	2000      	movs	r0, #0
}
    c032:	b04b      	add	sp, #300	; 0x12c
    c034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          DepthwiseConvParamsQuantized(params, data),
    c038:	464a      	mov	r2, r9
    c03a:	4651      	mov	r1, sl
    c03c:	a80a      	add	r0, sp, #40	; 0x28
    c03e:	f008 fbc8 	bl	147d2 <_ZN6tflite28DepthwiseConvParamsQuantizedERK25TfLiteDepthwiseConvParamsRKNS_10OpDataConvE>
          data.per_channel_output_multiplier, data.per_channel_output_shift,
    c042:	f8d9 a024 	ldr.w	sl, [r9, #36]	; 0x24
    c046:	f8d9 b028 	ldr.w	fp, [r9, #40]	; 0x28
          tflite::micro::GetTensorShape(input),
    c04a:	4639      	mov	r1, r7
    c04c:	a832      	add	r0, sp, #200	; 0xc8
    c04e:	f008 fc63 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::DepthwiseConvPerChannel(
    c052:	4638      	mov	r0, r7
    c054:	f007 fe81 	bl	13d5a <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    c058:	9009      	str	r0, [sp, #36]	; 0x24
          tflite::micro::GetTensorShape(filter),
    c05a:	af38      	add	r7, sp, #224	; 0xe0
    c05c:	4641      	mov	r1, r8
    c05e:	4638      	mov	r0, r7
    c060:	f008 fc5a 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::DepthwiseConvPerChannel(
    c064:	4640      	mov	r0, r8
    c066:	f007 fe78 	bl	13d5a <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    c06a:	4605      	mov	r5, r0
          tflite::micro::GetTensorShape(bias),
    c06c:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
    c070:	4631      	mov	r1, r6
    c072:	4640      	mov	r0, r8
    c074:	f008 fc50 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::DepthwiseConvPerChannel(
    c078:	4630      	mov	r0, r6
    c07a:	f007 fea1 	bl	13dc0 <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor>
    c07e:	4606      	mov	r6, r0
          tflite::micro::GetTensorShape(output),
    c080:	f50d 7988 	add.w	r9, sp, #272	; 0x110
    c084:	4621      	mov	r1, r4
    c086:	4648      	mov	r0, r9
    c088:	f008 fc46 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::DepthwiseConvPerChannel(
    c08c:	4620      	mov	r0, r4
    c08e:	f007 fe6a 	bl	13d66 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    c092:	9006      	str	r0, [sp, #24]
    c094:	f8cd 9014 	str.w	r9, [sp, #20]
    c098:	9604      	str	r6, [sp, #16]
    c09a:	f8cd 800c 	str.w	r8, [sp, #12]
    c09e:	9502      	str	r5, [sp, #8]
    c0a0:	9701      	str	r7, [sp, #4]
    c0a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c0a4:	9300      	str	r3, [sp, #0]
    c0a6:	ab32      	add	r3, sp, #200	; 0xc8
    c0a8:	465a      	mov	r2, fp
    c0aa:	4651      	mov	r1, sl
    c0ac:	a80a      	add	r0, sp, #40	; 0x28
    c0ae:	f7ff fbf9 	bl	b8a4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa>
    if (size_ > kMaxSmallSize) {
    c0b2:	9b44      	ldr	r3, [sp, #272]	; 0x110
    c0b4:	2b05      	cmp	r3, #5
    c0b6:	dd03      	ble.n	c0c0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x208>
      delete[] dims_pointer_;
    c0b8:	9845      	ldr	r0, [sp, #276]	; 0x114
    c0ba:	b108      	cbz	r0, c0c0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x208>
    c0bc:	f009 ffe8 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c0c0:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
    c0c2:	2b05      	cmp	r3, #5
    c0c4:	dd03      	ble.n	c0ce <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x216>
      delete[] dims_pointer_;
    c0c6:	983f      	ldr	r0, [sp, #252]	; 0xfc
    c0c8:	b108      	cbz	r0, c0ce <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x216>
    c0ca:	f009 ffe1 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c0ce:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    c0d0:	2b05      	cmp	r3, #5
    c0d2:	dd03      	ble.n	c0dc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x224>
      delete[] dims_pointer_;
    c0d4:	9839      	ldr	r0, [sp, #228]	; 0xe4
    c0d6:	b108      	cbz	r0, c0dc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x224>
    c0d8:	f009 ffda 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c0dc:	9b32      	ldr	r3, [sp, #200]	; 0xc8
    c0de:	2b05      	cmp	r3, #5
    c0e0:	dd03      	ble.n	c0ea <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x232>
      delete[] dims_pointer_;
    c0e2:	9833      	ldr	r0, [sp, #204]	; 0xcc
    c0e4:	b108      	cbz	r0, c0ea <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x232>
    c0e6:	f009 ffd3 	bl	16090 <_ZdaPv>
  return kTfLiteOk;
    c0ea:	2000      	movs	r0, #0
      break;
    c0ec:	e7a1      	b.n	c032 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x17a>
    c0ee:	bf00      	nop
    c0f0:	000272bc 	.word	0x000272bc
    c0f4:	000272b8 	.word	0x000272b8
    c0f8:	000272c0 	.word	0x000272c0
    c0fc:	0002703c 	.word	0x0002703c
    c100:	000272b4 	.word	0x000272b4

0000c104 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE>:

TfLiteStatus CalculateOpDataDepthwiseConv(
    TfLiteContext* context, TfLiteNode* node,
    const TfLiteDepthwiseConvParams& params, int width, int height,
    int filter_width, int filter_height, int out_width, int out_height,
    const TfLiteType data_type, OpDataConv* data) {
    c104:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    c108:	b08f      	sub	sp, #60	; 0x3c
    c10a:	4604      	mov	r4, r0
    c10c:	460d      	mov	r5, r1
    c10e:	4616      	mov	r6, r2
  bool has_bias = node->inputs->size == 3;
    c110:	6809      	ldr	r1, [r1, #0]
    c112:	6809      	ldr	r1, [r1, #0]
  // Check number of inputs/outputs
  TF_LITE_ENSURE(context, has_bias || node->inputs->size == 2);
    c114:	2903      	cmp	r1, #3
    c116:	d00a      	beq.n	c12e <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x2a>
    c118:	2902      	cmp	r1, #2
    c11a:	d008      	beq.n	c12e <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x2a>
    c11c:	6945      	ldr	r5, [r0, #20]
    c11e:	4b79      	ldr	r3, [pc, #484]	; (c304 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x200>)
    c120:	9300      	str	r3, [sp, #0]
    c122:	2357      	movs	r3, #87	; 0x57
    c124:	4a78      	ldr	r2, [pc, #480]	; (c308 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x204>)
    c126:	4979      	ldr	r1, [pc, #484]	; (c30c <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x208>)
    c128:	47a8      	blx	r5
    c12a:	2001      	movs	r0, #1
    c12c:	e011      	b.n	c152 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE_EQ(context, node->outputs->size, 1);
    c12e:	686a      	ldr	r2, [r5, #4]
    c130:	6812      	ldr	r2, [r2, #0]
    c132:	2a01      	cmp	r2, #1
    c134:	d010      	beq.n	c158 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x54>
    c136:	6966      	ldr	r6, [r4, #20]
    c138:	2501      	movs	r5, #1
    c13a:	9503      	str	r5, [sp, #12]
    c13c:	9202      	str	r2, [sp, #8]
    c13e:	4b74      	ldr	r3, [pc, #464]	; (c310 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x20c>)
    c140:	9301      	str	r3, [sp, #4]
    c142:	4b74      	ldr	r3, [pc, #464]	; (c314 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x210>)
    c144:	9300      	str	r3, [sp, #0]
    c146:	2358      	movs	r3, #88	; 0x58
    c148:	4a6f      	ldr	r2, [pc, #444]	; (c308 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x204>)
    c14a:	4973      	ldr	r1, [pc, #460]	; (c318 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x214>)
    c14c:	4620      	mov	r0, r4
    c14e:	47b0      	blx	r6
    c150:	4628      	mov	r0, r5
  data->input_zero_point = input->params.zero_point;
  data->filter_zero_point = filter->params.zero_point;
  data->output_zero_point = output->params.zero_point;

  return kTfLiteOk;
}
    c152:	b00f      	add	sp, #60	; 0x3c
    c154:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  auto padding = params.padding;
    c158:	f896 e000 	ldrb.w	lr, [r6]
      params.stride_height, params.stride_width, params.dilation_height_factor,
    c15c:	68b1      	ldr	r1, [r6, #8]
    c15e:	6872      	ldr	r2, [r6, #4]
    c160:	f8d6 8018 	ldr.w	r8, [r6, #24]
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
    c164:	9817      	ldr	r0, [sp, #92]	; 0x5c
    c166:	3801      	subs	r0, #1
    c168:	6977      	ldr	r7, [r6, #20]
    c16a:	fb00 f007 	mul.w	r0, r0, r7
    c16e:	f100 0901 	add.w	r9, r0, #1
  if (stride == 0) return 0;
    c172:	b1b2      	cbz	r2, c1a2 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x9e>
  switch (padding) {
    c174:	f1be 0f01 	cmp.w	lr, #1
    c178:	d005      	beq.n	c186 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x82>
    c17a:	f1be 0f02 	cmp.w	lr, #2
    c17e:	d009      	beq.n	c194 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x90>
    c180:	f04f 0c00 	mov.w	ip, #0
    c184:	e00e      	b.n	c1a4 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xa0>
      return (image_size + stride - 1) / stride;
    c186:	eb02 0c03 	add.w	ip, r2, r3
    c18a:	f10c 3cff 	add.w	ip, ip, #4294967295
    c18e:	fb9c fcf2 	sdiv	ip, ip, r2
    c192:	e007      	b.n	c1a4 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xa0>
      return (image_size + stride - effective_filter_size) / stride;
    c194:	eb02 0c03 	add.w	ip, r2, r3
    c198:	ebac 0c09 	sub.w	ip, ip, r9
    c19c:	fb9c fcf2 	sdiv	ip, ip, r2
    c1a0:	e000      	b.n	c1a4 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xa0>
  if (stride == 0) return 0;
    c1a2:	4694      	mov	ip, r2
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
    c1a4:	9f18      	ldr	r7, [sp, #96]	; 0x60
    c1a6:	3f01      	subs	r7, #1
    c1a8:	fb07 f708 	mul.w	r7, r7, r8
    c1ac:	3701      	adds	r7, #1
  if (stride == 0) return 0;
    c1ae:	b1c1      	cbz	r1, c1e2 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xde>
  switch (padding) {
    c1b0:	f1be 0f01 	cmp.w	lr, #1
    c1b4:	d005      	beq.n	c1c2 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xbe>
    c1b6:	f1be 0f02 	cmp.w	lr, #2
    c1ba:	d00a      	beq.n	c1d2 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xce>
    c1bc:	f04f 0e00 	mov.w	lr, #0
    c1c0:	e010      	b.n	c1e4 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xe0>
      return (image_size + stride - 1) / stride;
    c1c2:	9816      	ldr	r0, [sp, #88]	; 0x58
    c1c4:	eb01 0e00 	add.w	lr, r1, r0
    c1c8:	f10e 3eff 	add.w	lr, lr, #4294967295
    c1cc:	fb9e fef1 	sdiv	lr, lr, r1
    c1d0:	e008      	b.n	c1e4 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xe0>
      return (image_size + stride - effective_filter_size) / stride;
    c1d2:	9816      	ldr	r0, [sp, #88]	; 0x58
    c1d4:	eb01 0e00 	add.w	lr, r1, r0
    c1d8:	ebae 0e07 	sub.w	lr, lr, r7
    c1dc:	fb9e fef1 	sdiv	lr, lr, r1
    c1e0:	e000      	b.n	c1e4 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xe0>
  if (stride == 0) return 0;
    c1e2:	468e      	mov	lr, r1
      ((out_size - 1) * stride + effective_filter_size - in_size);
    c1e4:	f10e 3eff 	add.w	lr, lr, #4294967295
    c1e8:	fb0e 7101 	mla	r1, lr, r1, r7
  int total_padding =
    c1ec:	9f16      	ldr	r7, [sp, #88]	; 0x58
    c1ee:	1bc9      	subs	r1, r1, r7
  total_padding = total_padding > 0 ? total_padding : 0;
    c1f0:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
  *offset = total_padding % 2;
    c1f4:	f001 0701 	and.w	r7, r1, #1
  return total_padding / 2;
    c1f8:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
    c1fc:	1049      	asrs	r1, r1, #1
  padding_values.height =
    c1fe:	910b      	str	r1, [sp, #44]	; 0x2c
  padding_values.height_offset = offset;
    c200:	970d      	str	r7, [sp, #52]	; 0x34
      ((out_size - 1) * stride + effective_filter_size - in_size);
    c202:	f10c 3cff 	add.w	ip, ip, #4294967295
    c206:	fb0c 9202 	mla	r2, ip, r2, r9
  int total_padding =
    c20a:	1ad2      	subs	r2, r2, r3
  total_padding = total_padding > 0 ? total_padding : 0;
    c20c:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
  *offset = total_padding % 2;
    c210:	f002 0301 	and.w	r3, r2, #1
  return total_padding / 2;
    c214:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
    c218:	1052      	asrs	r2, r2, #1
  padding_values.width =
    c21a:	920a      	str	r2, [sp, #40]	; 0x28
  padding_values.width_offset = offset;
    c21c:	930c      	str	r3, [sp, #48]	; 0x30
      padding, &out_height, &out_width);
    c21e:	ab0e      	add	r3, sp, #56	; 0x38
    c220:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
    c224:	9f1c      	ldr	r7, [sp, #112]	; 0x70
    c226:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
  const TfLiteTensor* input = GetInput(context, node, kConvInputTensor);
    c22a:	4b3c      	ldr	r3, [pc, #240]	; (c31c <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x218>)
    c22c:	681a      	ldr	r2, [r3, #0]
    c22e:	4629      	mov	r1, r5
    c230:	4620      	mov	r0, r4
    c232:	f007 fcc9 	bl	13bc8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    c236:	4607      	mov	r7, r0
    c238:	b320      	cbz	r0, c284 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x180>
  const TfLiteTensor* filter = GetInput(context, node, kConvWeightsTensor);
    c23a:	4b39      	ldr	r3, [pc, #228]	; (c320 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x21c>)
    c23c:	681a      	ldr	r2, [r3, #0]
    c23e:	4629      	mov	r1, r5
    c240:	4620      	mov	r0, r4
    c242:	f007 fcc1 	bl	13bc8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, filter != nullptr);
    c246:	4680      	mov	r8, r0
    c248:	b330      	cbz	r0, c298 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x194>
      GetOptionalInputTensor(context, node, kConvBiasTensor);
    c24a:	4b36      	ldr	r3, [pc, #216]	; (c324 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x220>)
    c24c:	681a      	ldr	r2, [r3, #0]
    c24e:	4629      	mov	r1, r5
    c250:	4620      	mov	r0, r4
    c252:	f007 fcf7 	bl	13c44 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>
    c256:	4681      	mov	r9, r0
  TfLiteTensor* output = GetOutput(context, node, kConvOutputTensor);
    c258:	4b33      	ldr	r3, [pc, #204]	; (c328 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x224>)
    c25a:	681a      	ldr	r2, [r3, #0]
    c25c:	4629      	mov	r1, r5
    c25e:	4620      	mov	r0, r4
    c260:	f007 fcd1 	bl	13c06 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    c264:	4605      	mov	r5, r0
    c266:	b308      	cbz	r0, c2ac <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1a8>
  if (data_type != kTfLiteFloat32) {
    c268:	f89d 306c 	ldrb.w	r3, [sp, #108]	; 0x6c
    c26c:	2b01      	cmp	r3, #1
    c26e:	d127      	bne.n	c2c0 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1bc>
  data->input_zero_point = input->params.zero_point;
    c270:	693b      	ldr	r3, [r7, #16]
    c272:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    c274:	6113      	str	r3, [r2, #16]
  data->filter_zero_point = filter->params.zero_point;
    c276:	f8d8 3010 	ldr.w	r3, [r8, #16]
    c27a:	6153      	str	r3, [r2, #20]
  data->output_zero_point = output->params.zero_point;
    c27c:	692b      	ldr	r3, [r5, #16]
    c27e:	6193      	str	r3, [r2, #24]
  return kTfLiteOk;
    c280:	2000      	movs	r0, #0
    c282:	e766      	b.n	c152 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE(context, input != nullptr);
    c284:	6965      	ldr	r5, [r4, #20]
    c286:	4b29      	ldr	r3, [pc, #164]	; (c32c <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x228>)
    c288:	9300      	str	r3, [sp, #0]
    c28a:	2362      	movs	r3, #98	; 0x62
    c28c:	4a1e      	ldr	r2, [pc, #120]	; (c308 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x204>)
    c28e:	491f      	ldr	r1, [pc, #124]	; (c30c <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x208>)
    c290:	4620      	mov	r0, r4
    c292:	47a8      	blx	r5
    c294:	2001      	movs	r0, #1
    c296:	e75c      	b.n	c152 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE(context, filter != nullptr);
    c298:	6965      	ldr	r5, [r4, #20]
    c29a:	4b25      	ldr	r3, [pc, #148]	; (c330 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x22c>)
    c29c:	9300      	str	r3, [sp, #0]
    c29e:	2364      	movs	r3, #100	; 0x64
    c2a0:	4a19      	ldr	r2, [pc, #100]	; (c308 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x204>)
    c2a2:	491a      	ldr	r1, [pc, #104]	; (c30c <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x208>)
    c2a4:	4620      	mov	r0, r4
    c2a6:	47a8      	blx	r5
    c2a8:	2001      	movs	r0, #1
    c2aa:	e752      	b.n	c152 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE(context, output != nullptr);
    c2ac:	6965      	ldr	r5, [r4, #20]
    c2ae:	4b21      	ldr	r3, [pc, #132]	; (c334 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x230>)
    c2b0:	9300      	str	r3, [sp, #0]
    c2b2:	2368      	movs	r3, #104	; 0x68
    c2b4:	4a14      	ldr	r2, [pc, #80]	; (c308 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x204>)
    c2b6:	4915      	ldr	r1, [pc, #84]	; (c30c <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x208>)
    c2b8:	4620      	mov	r0, r4
    c2ba:	47a8      	blx	r5
    c2bc:	2001      	movs	r0, #1
    c2be:	e748      	b.n	c152 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
    int output_channels = filter->dims->data[kDepthwiseConvQuantizedDimension];
    c2c0:	f8d8 3008 	ldr.w	r3, [r8, #8]
    c2c4:	691b      	ldr	r3, [r3, #16]
    TF_LITE_ENSURE_STATUS(tflite::PopulateConvolutionQuantizationParams(
    c2c6:	3610      	adds	r6, #16
    c2c8:	9308      	str	r3, [sp, #32]
    c2ca:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    c2cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    c2ce:	9307      	str	r3, [sp, #28]
    c2d0:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    c2d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    c2d4:	9306      	str	r3, [sp, #24]
    c2d6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    c2d8:	3330      	adds	r3, #48	; 0x30
    c2da:	9305      	str	r3, [sp, #20]
    c2dc:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    c2de:	332c      	adds	r3, #44	; 0x2c
    c2e0:	9304      	str	r3, [sp, #16]
    c2e2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    c2e4:	3320      	adds	r3, #32
    c2e6:	9303      	str	r3, [sp, #12]
    c2e8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    c2ea:	331c      	adds	r3, #28
    c2ec:	9302      	str	r3, [sp, #8]
    c2ee:	9601      	str	r6, [sp, #4]
    c2f0:	9000      	str	r0, [sp, #0]
    c2f2:	464b      	mov	r3, r9
    c2f4:	4642      	mov	r2, r8
    c2f6:	4639      	mov	r1, r7
    c2f8:	4620      	mov	r0, r4
    c2fa:	f7fd f9d3 	bl	96a4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i>
    c2fe:	2800      	cmp	r0, #0
    c300:	d0b6      	beq.n	c270 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x16c>
    c302:	e726      	b.n	c152 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
    c304:	000270ac 	.word	0x000270ac
    c308:	000271d4 	.word	0x000271d4
    c30c:	000266d0 	.word	0x000266d0
    c310:	00027718 	.word	0x00027718
    c314:	000270d0 	.word	0x000270d0
    c318:	00026990 	.word	0x00026990
    c31c:	000271c8 	.word	0x000271c8
    c320:	000271d0 	.word	0x000271d0
    c324:	000271c4 	.word	0x000271c4
    c328:	000271cc 	.word	0x000271cc
    c32c:	000270e4 	.word	0x000270e4
    c330:	000270f8 	.word	0x000270f8
    c334:	0002710c 	.word	0x0002710c

0000c338 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus DepthwiseConvPrepare(TfLiteContext* context, TfLiteNode* node) {
    c338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c33c:	b08f      	sub	sp, #60	; 0x3c
  TFLITE_DCHECK(node->user_data != nullptr);
    c33e:	690e      	ldr	r6, [r1, #16]
    c340:	2e00      	cmp	r6, #0
    c342:	d051      	beq.n	c3e8 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xb0>
    c344:	4604      	mov	r4, r0
    c346:	460d      	mov	r5, r1
  TFLITE_DCHECK(node->builtin_data != nullptr);
    c348:	694f      	ldr	r7, [r1, #20]
    c34a:	2f00      	cmp	r7, #0
    c34c:	d04e      	beq.n	c3ec <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xb4>

  OpDataConv* data = static_cast<OpDataConv*>(node->user_data);
  const auto& params =
      *(static_cast<const TfLiteDepthwiseConvParams*>(node->builtin_data));

  TfLiteTensor* output = GetOutput(context, node, kDepthwiseConvOutputTensor);
    c34e:	2200      	movs	r2, #0
    c350:	f007 fc59 	bl	13c06 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    c354:	4680      	mov	r8, r0
    c356:	2800      	cmp	r0, #0
    c358:	d04a      	beq.n	c3f0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xb8>
  const TfLiteTensor* input =
      GetInput(context, node, kDepthwiseConvInputTensor);
    c35a:	2200      	movs	r2, #0
    c35c:	4629      	mov	r1, r5
    c35e:	4620      	mov	r0, r4
    c360:	f007 fc32 	bl	13bc8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    c364:	4681      	mov	r9, r0
    c366:	2800      	cmp	r0, #0
    c368:	d050      	beq.n	c40c <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xd4>
  const TfLiteTensor* filter =
      GetInput(context, node, kDepthwiseConvWeightsTensor);
    c36a:	2201      	movs	r2, #1
    c36c:	4629      	mov	r1, r5
    c36e:	4620      	mov	r0, r4
    c370:	f007 fc2a 	bl	13bc8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, filter != nullptr);
    c374:	4682      	mov	sl, r0
    c376:	2800      	cmp	r0, #0
    c378:	d053      	beq.n	c422 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xea>

  const int input_width = input->dims->data[2];
    c37a:	f8d9 3008 	ldr.w	r3, [r9, #8]
    c37e:	68da      	ldr	r2, [r3, #12]
    c380:	9209      	str	r2, [sp, #36]	; 0x24
  const int input_height = input->dims->data[1];
    c382:	689b      	ldr	r3, [r3, #8]
    c384:	930a      	str	r3, [sp, #40]	; 0x28
  const int filter_width = filter->dims->data[2];
    c386:	6883      	ldr	r3, [r0, #8]
    c388:	68da      	ldr	r2, [r3, #12]
    c38a:	920b      	str	r2, [sp, #44]	; 0x2c
  const int filter_height = filter->dims->data[1];
    c38c:	689a      	ldr	r2, [r3, #8]
    c38e:	920c      	str	r2, [sp, #48]	; 0x30
  const int output_width = output->dims->data[2];
    c390:	f8d8 2008 	ldr.w	r2, [r8, #8]
    c394:	68d1      	ldr	r1, [r2, #12]
    c396:	910d      	str	r1, [sp, #52]	; 0x34
  const int output_height = output->dims->data[1];
    c398:	f8d2 b008 	ldr.w	fp, [r2, #8]

  // Dynamically allocate per-channel quantization parameters.
  const int num_channels = filter->dims->data[kDepthwiseConvQuantizedDimension];
    c39c:	691a      	ldr	r2, [r3, #16]
  data->per_channel_output_multiplier =
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
    c39e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    c3a0:	ea4f 0882 	mov.w	r8, r2, lsl #2
    c3a4:	4641      	mov	r1, r8
    c3a6:	4620      	mov	r0, r4
    c3a8:	4798      	blx	r3
  data->per_channel_output_multiplier =
    c3aa:	6270      	str	r0, [r6, #36]	; 0x24
          context, num_channels * sizeof(int32_t)));
  data->per_channel_output_shift =
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
    c3ac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    c3ae:	4641      	mov	r1, r8
    c3b0:	4620      	mov	r0, r4
    c3b2:	4798      	blx	r3
  data->per_channel_output_shift =
    c3b4:	62b0      	str	r0, [r6, #40]	; 0x28
          context, num_channels * sizeof(int32_t)));

  // All per-channel quantized tensors need valid zero point and scale arrays.
  if (input->type == kTfLiteInt8) {
    c3b6:	f899 3000 	ldrb.w	r3, [r9]
    c3ba:	2b09      	cmp	r3, #9
    c3bc:	d16a      	bne.n	c494 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x15c>
    TF_LITE_ENSURE_EQ(context, filter->quantization.type,
    c3be:	f89a 8030 	ldrb.w	r8, [sl, #48]	; 0x30
    c3c2:	f1b8 0f01 	cmp.w	r8, #1
    c3c6:	d037      	beq.n	c438 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x100>
    c3c8:	6966      	ldr	r6, [r4, #20]
    c3ca:	2501      	movs	r5, #1
    c3cc:	9503      	str	r5, [sp, #12]
    c3ce:	f8cd 8008 	str.w	r8, [sp, #8]
    c3d2:	4b3a      	ldr	r3, [pc, #232]	; (c4bc <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x184>)
    c3d4:	9301      	str	r3, [sp, #4]
    c3d6:	4b3a      	ldr	r3, [pc, #232]	; (c4c0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x188>)
    c3d8:	9300      	str	r3, [sp, #0]
    c3da:	23a1      	movs	r3, #161	; 0xa1
    c3dc:	4a39      	ldr	r2, [pc, #228]	; (c4c4 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    c3de:	493a      	ldr	r1, [pc, #232]	; (c4c8 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x190>)
    c3e0:	4620      	mov	r0, r4
    c3e2:	47b0      	blx	r6
    c3e4:	46a8      	mov	r8, r5
    c3e6:	e00d      	b.n	c404 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xcc>
  TFLITE_DCHECK(node->user_data != nullptr);
    c3e8:	f009 fe67 	bl	160ba <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    c3ec:	f009 fe65 	bl	160ba <abort>
  TF_LITE_ENSURE(context, output != nullptr);
    c3f0:	6965      	ldr	r5, [r4, #20]
    c3f2:	4b36      	ldr	r3, [pc, #216]	; (c4cc <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x194>)
    c3f4:	9300      	str	r3, [sp, #0]
    c3f6:	2387      	movs	r3, #135	; 0x87
    c3f8:	4a32      	ldr	r2, [pc, #200]	; (c4c4 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    c3fa:	4935      	ldr	r1, [pc, #212]	; (c4d0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x198>)
    c3fc:	4620      	mov	r0, r4
    c3fe:	47a8      	blx	r5
    c400:	f04f 0801 	mov.w	r8, #1
  TF_LITE_ENSURE_STATUS(CalculateOpDataDepthwiseConv(
      context, node, params, input_width, input_height, filter_width,
      filter_height, output_width, output_height, input->type, data));

  return kTfLiteOk;
}
    c404:	4640      	mov	r0, r8
    c406:	b00f      	add	sp, #60	; 0x3c
    c408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TF_LITE_ENSURE(context, input != nullptr);
    c40c:	6965      	ldr	r5, [r4, #20]
    c40e:	4b31      	ldr	r3, [pc, #196]	; (c4d4 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x19c>)
    c410:	9300      	str	r3, [sp, #0]
    c412:	238a      	movs	r3, #138	; 0x8a
    c414:	4a2b      	ldr	r2, [pc, #172]	; (c4c4 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    c416:	492e      	ldr	r1, [pc, #184]	; (c4d0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x198>)
    c418:	4620      	mov	r0, r4
    c41a:	47a8      	blx	r5
    c41c:	f04f 0801 	mov.w	r8, #1
    c420:	e7f0      	b.n	c404 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xcc>
  TF_LITE_ENSURE(context, filter != nullptr);
    c422:	6965      	ldr	r5, [r4, #20]
    c424:	4b2c      	ldr	r3, [pc, #176]	; (c4d8 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x1a0>)
    c426:	9300      	str	r3, [sp, #0]
    c428:	238d      	movs	r3, #141	; 0x8d
    c42a:	4a26      	ldr	r2, [pc, #152]	; (c4c4 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    c42c:	4928      	ldr	r1, [pc, #160]	; (c4d0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x198>)
    c42e:	4620      	mov	r0, r4
    c430:	47a8      	blx	r5
    c432:	f04f 0801 	mov.w	r8, #1
    c436:	e7e5      	b.n	c404 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xcc>
    const auto* affine_quantization =
    c438:	f8da 2034 	ldr.w	r2, [sl, #52]	; 0x34
    TFLITE_DCHECK(affine_quantization != nullptr);
    c43c:	b1a2      	cbz	r2, c468 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x130>
    TFLITE_DCHECK(affine_quantization->scale != nullptr);
    c43e:	6811      	ldr	r1, [r2, #0]
    c440:	b1a1      	cbz	r1, c46c <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x134>
    TFLITE_DCHECK(affine_quantization->zero_point != nullptr);
    c442:	6850      	ldr	r0, [r2, #4]
    c444:	b1a0      	cbz	r0, c470 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x138>
    TF_LITE_ENSURE(
    c446:	680a      	ldr	r2, [r1, #0]
    c448:	2a01      	cmp	r2, #1
    c44a:	d013      	beq.n	c474 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x13c>
    c44c:	f8da 1008 	ldr.w	r1, [sl, #8]
    c450:	6909      	ldr	r1, [r1, #16]
    c452:	428a      	cmp	r2, r1
    c454:	d00e      	beq.n	c474 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x13c>
    c456:	6965      	ldr	r5, [r4, #20]
    c458:	4b20      	ldr	r3, [pc, #128]	; (c4dc <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x1a4>)
    c45a:	9300      	str	r3, [sp, #0]
    c45c:	23aa      	movs	r3, #170	; 0xaa
    c45e:	4a19      	ldr	r2, [pc, #100]	; (c4c4 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    c460:	491b      	ldr	r1, [pc, #108]	; (c4d0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x198>)
    c462:	4620      	mov	r0, r4
    c464:	47a8      	blx	r5
    c466:	e7cd      	b.n	c404 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xcc>
    TFLITE_DCHECK(affine_quantization != nullptr);
    c468:	f009 fe27 	bl	160ba <abort>
    TFLITE_DCHECK(affine_quantization->scale != nullptr);
    c46c:	f009 fe25 	bl	160ba <abort>
    TFLITE_DCHECK(affine_quantization->zero_point != nullptr);
    c470:	f009 fe23 	bl	160ba <abort>
    TF_LITE_ENSURE_EQ(context, affine_quantization->scale->size,
    c474:	6801      	ldr	r1, [r0, #0]
    c476:	428a      	cmp	r2, r1
    c478:	d00c      	beq.n	c494 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x15c>
    c47a:	6965      	ldr	r5, [r4, #20]
    c47c:	9103      	str	r1, [sp, #12]
    c47e:	9202      	str	r2, [sp, #8]
    c480:	4b17      	ldr	r3, [pc, #92]	; (c4e0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x1a8>)
    c482:	9301      	str	r3, [sp, #4]
    c484:	4b17      	ldr	r3, [pc, #92]	; (c4e4 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x1ac>)
    c486:	9300      	str	r3, [sp, #0]
    c488:	23af      	movs	r3, #175	; 0xaf
    c48a:	4a0e      	ldr	r2, [pc, #56]	; (c4c4 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    c48c:	490e      	ldr	r1, [pc, #56]	; (c4c8 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x190>)
    c48e:	4620      	mov	r0, r4
    c490:	47a8      	blx	r5
    c492:	e7b7      	b.n	c404 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xcc>
  TF_LITE_ENSURE_STATUS(CalculateOpDataDepthwiseConv(
    c494:	9606      	str	r6, [sp, #24]
    c496:	9305      	str	r3, [sp, #20]
    c498:	f8cd b010 	str.w	fp, [sp, #16]
    c49c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    c49e:	9303      	str	r3, [sp, #12]
    c4a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    c4a2:	9302      	str	r3, [sp, #8]
    c4a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    c4a6:	9301      	str	r3, [sp, #4]
    c4a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    c4aa:	9300      	str	r3, [sp, #0]
    c4ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c4ae:	463a      	mov	r2, r7
    c4b0:	4629      	mov	r1, r5
    c4b2:	4620      	mov	r0, r4
    c4b4:	f7ff fe26 	bl	c104 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE>
    c4b8:	4680      	mov	r8, r0
    c4ba:	e7a3      	b.n	c404 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xcc>
    c4bc:	000269ac 	.word	0x000269ac
    c4c0:	000269e4 	.word	0x000269e4
    c4c4:	000271d4 	.word	0x000271d4
    c4c8:	00026990 	.word	0x00026990
    c4cc:	0002710c 	.word	0x0002710c
    c4d0:	000266d0 	.word	0x000266d0
    c4d4:	000270e4 	.word	0x000270e4
    c4d8:	000270f8 	.word	0x000270f8
    c4dc:	00027230 	.word	0x00027230
    c4e0:	0002719c 	.word	0x0002719c
    c4e4:	00026a98 	.word	0x00026a98

0000c4e8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode>:
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
  return context->AllocatePersistentBuffer(context,
                                           sizeof(OpDataFullyConnected));
}

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
    c4e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    c4ec:	b084      	sub	sp, #16
  TFLITE_DCHECK(node->user_data != nullptr);
    c4ee:	690d      	ldr	r5, [r1, #16]
    c4f0:	b37d      	cbz	r5, c552 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x6a>
    c4f2:	4607      	mov	r7, r0
    c4f4:	460c      	mov	r4, r1
  TFLITE_DCHECK(node->builtin_data != nullptr);
    c4f6:	694e      	ldr	r6, [r1, #20]
    c4f8:	b36e      	cbz	r6, c556 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x6e>
  auto* data = static_cast<OpDataFullyConnected*>(node->user_data);
  const auto params =
      static_cast<const TfLiteFullyConnectedParams*>(node->builtin_data);

  const TfLiteTensor* input =
      GetInput(context, node, kFullyConnectedInputTensor);
    c4fa:	4b38      	ldr	r3, [pc, #224]	; (c5dc <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xf4>)
    c4fc:	681a      	ldr	r2, [r3, #0]
    c4fe:	f007 fb63 	bl	13bc8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    c502:	4681      	mov	r9, r0
    c504:	b348      	cbz	r0, c55a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x72>
  const TfLiteTensor* filter =
      GetInput(context, node, kFullyConnectedWeightsTensor);
    c506:	4b36      	ldr	r3, [pc, #216]	; (c5e0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xf8>)
    c508:	681a      	ldr	r2, [r3, #0]
    c50a:	4621      	mov	r1, r4
    c50c:	4638      	mov	r0, r7
    c50e:	f007 fb5b 	bl	13bc8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, filter != nullptr);
    c512:	4682      	mov	sl, r0
    c514:	b368      	cbz	r0, c572 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x8a>
  const TfLiteTensor* bias =
      GetOptionalInputTensor(context, node, kFullyConnectedBiasTensor);
    c516:	4b33      	ldr	r3, [pc, #204]	; (c5e4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xfc>)
    c518:	681a      	ldr	r2, [r3, #0]
    c51a:	4621      	mov	r1, r4
    c51c:	4638      	mov	r0, r7
    c51e:	f007 fb91 	bl	13c44 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>
    c522:	4680      	mov	r8, r0
  TfLiteTensor* output = GetOutput(context, node, kFullyConnectedOutputTensor);
    c524:	4b30      	ldr	r3, [pc, #192]	; (c5e8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x100>)
    c526:	681a      	ldr	r2, [r3, #0]
    c528:	4621      	mov	r1, r4
    c52a:	4638      	mov	r0, r7
    c52c:	f007 fb6b 	bl	13c06 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    c530:	4604      	mov	r4, r0
    c532:	b340      	cbz	r0, c586 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x9e>

  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
    c534:	f899 0000 	ldrb.w	r0, [r9]
    c538:	7823      	ldrb	r3, [r4, #0]
    c53a:	4298      	cmp	r0, r3
    c53c:	d12d      	bne.n	c59a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xb2>
  TF_LITE_ENSURE_MSG(context, input->type == filter->type,
    c53e:	f89a 3000 	ldrb.w	r3, [sl]
    c542:	4298      	cmp	r0, r3
    c544:	d03d      	beq.n	c5c2 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xda>
    c546:	697b      	ldr	r3, [r7, #20]
    c548:	4928      	ldr	r1, [pc, #160]	; (c5ec <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x104>)
    c54a:	4638      	mov	r0, r7
    c54c:	4798      	blx	r3
    c54e:	2001      	movs	r0, #1
    c550:	e00c      	b.n	c56c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  TFLITE_DCHECK(node->user_data != nullptr);
    c552:	f009 fdb2 	bl	160ba <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    c556:	f009 fdb0 	bl	160ba <abort>
  TF_LITE_ENSURE(context, input != nullptr);
    c55a:	697c      	ldr	r4, [r7, #20]
    c55c:	4b24      	ldr	r3, [pc, #144]	; (c5f0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x108>)
    c55e:	9300      	str	r3, [sp, #0]
    c560:	232f      	movs	r3, #47	; 0x2f
    c562:	4a24      	ldr	r2, [pc, #144]	; (c5f4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    c564:	4924      	ldr	r1, [pc, #144]	; (c5f8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x110>)
    c566:	4638      	mov	r0, r7
    c568:	47a0      	blx	r4
    c56a:	2001      	movs	r0, #1
                     "Hybrid models are not supported on TFLite Micro.");

  return CalculateOpDataFullyConnected(context, params->activation, input->type,
                                       input, filter, bias, output, data);
}
    c56c:	b004      	add	sp, #16
    c56e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  TF_LITE_ENSURE(context, filter != nullptr);
    c572:	697c      	ldr	r4, [r7, #20]
    c574:	4b21      	ldr	r3, [pc, #132]	; (c5fc <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x114>)
    c576:	9300      	str	r3, [sp, #0]
    c578:	2332      	movs	r3, #50	; 0x32
    c57a:	4a1e      	ldr	r2, [pc, #120]	; (c5f4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    c57c:	491e      	ldr	r1, [pc, #120]	; (c5f8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x110>)
    c57e:	4638      	mov	r0, r7
    c580:	47a0      	blx	r4
    c582:	2001      	movs	r0, #1
    c584:	e7f2      	b.n	c56c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  TF_LITE_ENSURE(context, output != nullptr);
    c586:	697c      	ldr	r4, [r7, #20]
    c588:	4b1d      	ldr	r3, [pc, #116]	; (c600 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x118>)
    c58a:	9300      	str	r3, [sp, #0]
    c58c:	2336      	movs	r3, #54	; 0x36
    c58e:	4a19      	ldr	r2, [pc, #100]	; (c5f4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    c590:	4919      	ldr	r1, [pc, #100]	; (c5f8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x110>)
    c592:	4638      	mov	r0, r7
    c594:	47a0      	blx	r4
    c596:	2001      	movs	r0, #1
    c598:	e7e8      	b.n	c56c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
    c59a:	697e      	ldr	r6, [r7, #20]
    c59c:	f7fc fe34 	bl	9208 <TfLiteTypeGetName>
    c5a0:	4605      	mov	r5, r0
    c5a2:	7820      	ldrb	r0, [r4, #0]
    c5a4:	f7fc fe30 	bl	9208 <TfLiteTypeGetName>
    c5a8:	9003      	str	r0, [sp, #12]
    c5aa:	9502      	str	r5, [sp, #8]
    c5ac:	4b15      	ldr	r3, [pc, #84]	; (c604 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x11c>)
    c5ae:	9301      	str	r3, [sp, #4]
    c5b0:	4b15      	ldr	r3, [pc, #84]	; (c608 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x120>)
    c5b2:	9300      	str	r3, [sp, #0]
    c5b4:	2338      	movs	r3, #56	; 0x38
    c5b6:	4a0f      	ldr	r2, [pc, #60]	; (c5f4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    c5b8:	4914      	ldr	r1, [pc, #80]	; (c60c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x124>)
    c5ba:	4638      	mov	r0, r7
    c5bc:	47b0      	blx	r6
    c5be:	2001      	movs	r0, #1
    c5c0:	e7d4      	b.n	c56c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  return CalculateOpDataFullyConnected(context, params->activation, input->type,
    c5c2:	7831      	ldrb	r1, [r6, #0]
    c5c4:	9503      	str	r5, [sp, #12]
    c5c6:	9402      	str	r4, [sp, #8]
    c5c8:	f8cd 8004 	str.w	r8, [sp, #4]
    c5cc:	f8cd a000 	str.w	sl, [sp]
    c5d0:	464b      	mov	r3, r9
    c5d2:	4602      	mov	r2, r0
    c5d4:	4638      	mov	r0, r7
    c5d6:	f008 f95d 	bl	14894 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>
                                       input, filter, bias, output, data);
    c5da:	e7c7      	b.n	c56c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
    c5dc:	000273c4 	.word	0x000273c4
    c5e0:	000273cc 	.word	0x000273cc
    c5e4:	000273c0 	.word	0x000273c0
    c5e8:	000273c8 	.word	0x000273c8
    c5ec:	00027338 	.word	0x00027338
    c5f0:	000270e4 	.word	0x000270e4
    c5f4:	000272c4 	.word	0x000272c4
    c5f8:	000266d0 	.word	0x000266d0
    c5fc:	000270f8 	.word	0x000270f8
    c600:	0002710c 	.word	0x0002710c
    c604:	00026fa4 	.word	0x00026fa4
    c608:	00026fb4 	.word	0x00026fb4
    c60c:	0002731c 	.word	0x0002731c

0000c610 <_ZN6tflite24Register_FULLY_CONNECTEDEv>:
  return kTfLiteOk;
}

}  // namespace

TfLiteRegistration Register_FULLY_CONNECTED() {
    c610:	b470      	push	{r4, r5, r6}
    c612:	4606      	mov	r6, r0
          /*prepare=*/Prepare,
          /*invoke=*/Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    c614:	4604      	mov	r4, r0
    c616:	4d05      	ldr	r5, [pc, #20]	; (c62c <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x1c>)
    c618:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    c61a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    c61c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    c620:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    c624:	4630      	mov	r0, r6
    c626:	bc70      	pop	{r4, r5, r6}
    c628:	4770      	bx	lr
    c62a:	bf00      	nop
    c62c:	00017070 	.word	0x00017070

0000c630 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
    c630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c634:	b0cf      	sub	sp, #316	; 0x13c
  TFLITE_DCHECK(node->builtin_data != nullptr);
    c636:	f8d1 a014 	ldr.w	sl, [r1, #20]
    c63a:	f1ba 0f00 	cmp.w	sl, #0
    c63e:	d04c      	beq.n	c6da <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xaa>
    c640:	4604      	mov	r4, r0
    c642:	460e      	mov	r6, r1
      tflite::micro::GetEvalInput(context, node, kFullyConnectedInputTensor);
    c644:	4ba5      	ldr	r3, [pc, #660]	; (c8dc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ac>)
    c646:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    c648:	2800      	cmp	r0, #0
    c64a:	d048      	beq.n	c6de <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xae>
  TFLITE_DCHECK(node != nullptr);
    c64c:	2e00      	cmp	r6, #0
    c64e:	d048      	beq.n	c6e2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb2>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    c650:	6d42      	ldr	r2, [r0, #84]	; 0x54
    c652:	6833      	ldr	r3, [r6, #0]
    c654:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    c658:	6859      	ldr	r1, [r3, #4]
    c65a:	4790      	blx	r2
    c65c:	4680      	mov	r8, r0
      tflite::micro::GetEvalInput(context, node, kFullyConnectedWeightsTensor);
    c65e:	4ba0      	ldr	r3, [pc, #640]	; (c8e0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b0>)
    c660:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    c662:	2c00      	cmp	r4, #0
    c664:	d03f      	beq.n	c6e6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb6>
  TFLITE_DCHECK(node != nullptr);
    c666:	2e00      	cmp	r6, #0
    c668:	d03f      	beq.n	c6ea <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xba>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    c66a:	6d62      	ldr	r2, [r4, #84]	; 0x54
    c66c:	6833      	ldr	r3, [r6, #0]
    c66e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    c672:	6859      	ldr	r1, [r3, #4]
    c674:	4620      	mov	r0, r4
    c676:	4790      	blx	r2
    c678:	4681      	mov	r9, r0
      tflite::micro::GetEvalInput(context, node, kFullyConnectedBiasTensor);
    c67a:	4b9a      	ldr	r3, [pc, #616]	; (c8e4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b4>)
    c67c:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    c67e:	2c00      	cmp	r4, #0
    c680:	d035      	beq.n	c6ee <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xbe>
  TFLITE_DCHECK(node != nullptr);
    c682:	2e00      	cmp	r6, #0
    c684:	d035      	beq.n	c6f2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xc2>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    c686:	6d62      	ldr	r2, [r4, #84]	; 0x54
    c688:	6833      	ldr	r3, [r6, #0]
    c68a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    c68e:	6859      	ldr	r1, [r3, #4]
    c690:	4620      	mov	r0, r4
    c692:	4790      	blx	r2
    c694:	4607      	mov	r7, r0
      tflite::micro::GetEvalOutput(context, node, kFullyConnectedOutputTensor);
    c696:	4b94      	ldr	r3, [pc, #592]	; (c8e8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b8>)
    c698:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    c69a:	b364      	cbz	r4, c6f6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xc6>
  TFLITE_DCHECK(node != nullptr);
    c69c:	b36e      	cbz	r6, c6fa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xca>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    c69e:	6d62      	ldr	r2, [r4, #84]	; 0x54
    c6a0:	6873      	ldr	r3, [r6, #4]
    c6a2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    c6a6:	6859      	ldr	r1, [r3, #4]
    c6a8:	4620      	mov	r0, r4
    c6aa:	4790      	blx	r2
    c6ac:	4605      	mov	r5, r0
  TFLITE_DCHECK(node->user_data != nullptr);
    c6ae:	6931      	ldr	r1, [r6, #16]
    c6b0:	b329      	cbz	r1, c6fe <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xce>
  switch (input->type) {
    c6b2:	f898 0008 	ldrb.w	r0, [r8, #8]
    c6b6:	2801      	cmp	r0, #1
    c6b8:	d023      	beq.n	c702 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xd2>
    c6ba:	2809      	cmp	r0, #9
    c6bc:	f000 8136 	beq.w	c92c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2fc>
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
    c6c0:	6965      	ldr	r5, [r4, #20]
    c6c2:	f7fc fda1 	bl	9208 <TfLiteTypeGetName>
    c6c6:	4602      	mov	r2, r0
    c6c8:	f898 3008 	ldrb.w	r3, [r8, #8]
    c6cc:	4987      	ldr	r1, [pc, #540]	; (c8ec <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2bc>)
    c6ce:	4620      	mov	r0, r4
    c6d0:	47a8      	blx	r5
      return kTfLiteError;
    c6d2:	2001      	movs	r0, #1
}
    c6d4:	b04f      	add	sp, #316	; 0x13c
    c6d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TFLITE_DCHECK(node->builtin_data != nullptr);
    c6da:	f009 fcee 	bl	160ba <abort>
  TFLITE_DCHECK(context != nullptr);
    c6de:	f009 fcec 	bl	160ba <abort>
  TFLITE_DCHECK(node != nullptr);
    c6e2:	f009 fcea 	bl	160ba <abort>
  TFLITE_DCHECK(context != nullptr);
    c6e6:	f009 fce8 	bl	160ba <abort>
  TFLITE_DCHECK(node != nullptr);
    c6ea:	f009 fce6 	bl	160ba <abort>
  TFLITE_DCHECK(context != nullptr);
    c6ee:	f009 fce4 	bl	160ba <abort>
  TFLITE_DCHECK(node != nullptr);
    c6f2:	f009 fce2 	bl	160ba <abort>
  TFLITE_DCHECK(context != nullptr);
    c6f6:	f009 fce0 	bl	160ba <abort>
  TFLITE_DCHECK(node != nullptr);
    c6fa:	f009 fcde 	bl	160ba <abort>
  TFLITE_DCHECK(node->user_data != nullptr);
    c6fe:	f009 fcdc 	bl	160ba <abort>
          FullyConnectedParamsFloat(params->activation),
    c702:	f89a 1000 	ldrb.w	r1, [sl]
    c706:	a812      	add	r0, sp, #72	; 0x48
    c708:	f008 f8fb 	bl	14902 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation>
          tflite::micro::GetTensorShape(input),
    c70c:	4641      	mov	r1, r8
    c70e:	a81c      	add	r0, sp, #112	; 0x70
    c710:	f008 f902 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    c714:	4640      	mov	r0, r8
    c716:	f007 fb16 	bl	13d46 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    c71a:	9001      	str	r0, [sp, #4]
          tflite::micro::GetTensorShape(filter),
    c71c:	4649      	mov	r1, r9
    c71e:	a822      	add	r0, sp, #136	; 0x88
    c720:	f008 f8fa 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    c724:	4648      	mov	r0, r9
    c726:	f007 fb0e 	bl	13d46 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    c72a:	9002      	str	r0, [sp, #8]
          tflite::micro::GetTensorShape(bias),
    c72c:	4639      	mov	r1, r7
    c72e:	a828      	add	r0, sp, #160	; 0xa0
    c730:	f008 f8f2 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    c734:	4638      	mov	r0, r7
    c736:	f007 fb06 	bl	13d46 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    c73a:	4606      	mov	r6, r0
          tflite::micro::GetTensorShape(output),
    c73c:	4629      	mov	r1, r5
    c73e:	a82e      	add	r0, sp, #184	; 0xb8
    c740:	f008 f8ea 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    c744:	4628      	mov	r0, r5
    c746:	f007 fb04 	bl	13d52 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    c74a:	9003      	str	r0, [sp, #12]
    const FullyConnectedParams& params, const RuntimeShape& input_shape,
    const float* input_data, const RuntimeShape& weights_shape,
    const float* weights_data, const RuntimeShape& bias_shape,
    const float* bias_data, const RuntimeShape& output_shape,
    float* output_data) {
  const float output_activation_min = params.float_activation_min;
    c74c:	9b19      	ldr	r3, [sp, #100]	; 0x64
    c74e:	9304      	str	r3, [sp, #16]
  const float output_activation_max = params.float_activation_max;
    c750:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
  inline int32_t DimensionsCount() const { return size_; }
    c754:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
    c756:	9922      	ldr	r1, [sp, #136]	; 0x88
    c758:	461c      	mov	r4, r3
// Data is required to be contiguous, and so many operators can use either the
// full array flat size or the flat size with one dimension skipped (commonly
// the depth).
inline int FlatSizeSkipDim(const RuntimeShape& shape, int skip_dim) {
  const int dims_count = shape.DimensionsCount();
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    c75a:	1e5a      	subs	r2, r3, #1
    c75c:	d405      	bmi.n	c76a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x13a>
    c75e:	429a      	cmp	r2, r3
    c760:	da03      	bge.n	c76a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x13a>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    c762:	2b05      	cmp	r3, #5
    c764:	dd03      	ble.n	c76e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x13e>
    c766:	9d2f      	ldr	r5, [sp, #188]	; 0xbc
    c768:	e002      	b.n	c770 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x140>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    c76a:	f009 fca6 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    c76e:	ad2f      	add	r5, sp, #188	; 0xbc
  const auto* dims_data = shape.DimsData();
  int flat_size = 1;
  for (int i = 0; i < dims_count; ++i) {
    c770:	2300      	movs	r3, #0
  int flat_size = 1;
    c772:	f04f 0801 	mov.w	r8, #1
    c776:	e004      	b.n	c782 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x152>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    c778:	f855 0023 	ldr.w	r0, [r5, r3, lsl #2]
    c77c:	fb00 f808 	mul.w	r8, r0, r8
  for (int i = 0; i < dims_count; ++i) {
    c780:	3301      	adds	r3, #1
    c782:	429c      	cmp	r4, r3
    c784:	dd03      	ble.n	c78e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x15e>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    c786:	429a      	cmp	r2, r3
    c788:	d1f6      	bne.n	c778 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x148>
    c78a:	2001      	movs	r0, #1
    c78c:	e7f6      	b.n	c77c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x14c>
    TFLITE_DCHECK_GE(i, 0);
    c78e:	1e8b      	subs	r3, r1, #2
    c790:	d433      	bmi.n	c7fa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ca>
    TFLITE_DCHECK_LT(i, size_);
    c792:	9822      	ldr	r0, [sp, #136]	; 0x88
    c794:	4283      	cmp	r3, r0
    c796:	da32      	bge.n	c7fe <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ce>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c798:	2805      	cmp	r0, #5
    c79a:	dd32      	ble.n	c802 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1d2>
    c79c:	9823      	ldr	r0, [sp, #140]	; 0x8c
    c79e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    c7a2:	2a00      	cmp	r2, #0
    c7a4:	db33      	blt.n	c80e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1de>
    TFLITE_DCHECK_LT(i, size_);
    c7a6:	982e      	ldr	r0, [sp, #184]	; 0xb8
    c7a8:	4282      	cmp	r2, r0
    c7aa:	da32      	bge.n	c812 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c7ac:	2805      	cmp	r0, #5
    c7ae:	dd32      	ble.n	c816 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e6>
    c7b0:	982f      	ldr	r0, [sp, #188]	; 0xbc
    c7b2:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    c7b6:	4298      	cmp	r0, r3
    c7b8:	d133      	bne.n	c822 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f2>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    c7ba:	934d      	str	r3, [sp, #308]	; 0x134
    TFLITE_DCHECK_GE(i, 0);
    c7bc:	2a00      	cmp	r2, #0
    c7be:	db32      	blt.n	c826 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f6>
    TFLITE_DCHECK_LT(i, size_);
    c7c0:	982e      	ldr	r0, [sp, #184]	; 0xb8
    c7c2:	4282      	cmp	r2, r0
    c7c4:	da31      	bge.n	c82a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1fa>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c7c6:	2805      	cmp	r0, #5
    c7c8:	dd31      	ble.n	c82e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1fe>
    c7ca:	982f      	ldr	r0, [sp, #188]	; 0xbc
    c7cc:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    c7d0:	924c      	str	r2, [sp, #304]	; 0x130
      if (__b < __a)
    c7d2:	4293      	cmp	r3, r2
    c7d4:	dc31      	bgt.n	c83a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x20a>
      return __a;
    c7d6:	ab4d      	add	r3, sp, #308	; 0x134
    c7d8:	f8d3 b000 	ldr.w	fp, [r3]
    TFLITE_DCHECK_GE(i, 0);
    c7dc:	3901      	subs	r1, #1
    c7de:	d42e      	bmi.n	c83e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x20e>
    TFLITE_DCHECK_LT(i, size_);
    c7e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
    c7e2:	4299      	cmp	r1, r3
    c7e4:	da2d      	bge.n	c842 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x212>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c7e6:	2b05      	cmp	r3, #5
    c7e8:	dd2d      	ble.n	c846 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x216>
    c7ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    c7ec:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
  const int weights_dims_count = weights_shape.DimensionsCount();
  const int batches = FlatSizeSkipDim(output_shape, output_dims_count - 1);
  const int output_depth = MatchingDim(weights_shape, weights_dims_count - 2,
                                       output_shape, output_dims_count - 1);
  const int accum_depth = weights_shape.Dims(weights_dims_count - 1);
  for (int b = 0; b < batches; ++b) {
    c7f0:	2700      	movs	r7, #0
    c7f2:	f8cd 8014 	str.w	r8, [sp, #20]
    c7f6:	46b0      	mov	r8, r6
    c7f8:	e06a      	b.n	c8d0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2a0>
    TFLITE_DCHECK_GE(i, 0);
    c7fa:	f009 fc5e 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    c7fe:	f009 fc5c 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c802:	a84e      	add	r0, sp, #312	; 0x138
    c804:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    c808:	f853 3cac 	ldr.w	r3, [r3, #-172]
    c80c:	e7c9      	b.n	c7a2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x172>
    TFLITE_DCHECK_GE(i, 0);
    c80e:	f009 fc54 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    c812:	f009 fc52 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c816:	a84e      	add	r0, sp, #312	; 0x138
    c818:	eb00 0082 	add.w	r0, r0, r2, lsl #2
    c81c:	f850 0c7c 	ldr.w	r0, [r0, #-124]
    c820:	e7c9      	b.n	c7b6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x186>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    c822:	f009 fc4a 	bl	160ba <abort>
    TFLITE_DCHECK_GE(i, 0);
    c826:	f009 fc48 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    c82a:	f009 fc46 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c82e:	a84e      	add	r0, sp, #312	; 0x138
    c830:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    c834:	f852 2c7c 	ldr.w	r2, [r2, #-124]
    c838:	e7ca      	b.n	c7d0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1a0>
	return __b;
    c83a:	ab4c      	add	r3, sp, #304	; 0x130
    c83c:	e7cc      	b.n	c7d8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1a8>
    TFLITE_DCHECK_GE(i, 0);
    c83e:	f009 fc3c 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    c842:	f009 fc3a 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c846:	ab4e      	add	r3, sp, #312	; 0x138
    c848:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    c84c:	f851 9cac 	ldr.w	r9, [r1, #-172]
    c850:	e7ce      	b.n	c7f0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1c0>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
      float total = 0.f;
      for (int d = 0; d < accum_depth; ++d) {
        total += input_data[b * accum_depth + d] *
    c852:	fb09 6307 	mla	r3, r9, r7, r6
                 weights_data[out_c * accum_depth + d];
    c856:	fb09 6204 	mla	r2, r9, r4, r6
        total += input_data[b * accum_depth + d] *
    c85a:	9902      	ldr	r1, [sp, #8]
    c85c:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
    c860:	9a01      	ldr	r2, [sp, #4]
    c862:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
    c866:	f7f4 fa53 	bl	d10 <__aeabi_fmul>
    c86a:	4601      	mov	r1, r0
    c86c:	4628      	mov	r0, r5
    c86e:	f7f4 f947 	bl	b00 <__addsf3>
    c872:	4605      	mov	r5, r0
      for (int d = 0; d < accum_depth; ++d) {
    c874:	3601      	adds	r6, #1
    c876:	454e      	cmp	r6, r9
    c878:	dbeb      	blt.n	c852 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x222>
      }
      float bias_value = 0.0f;
      if (bias_data) {
    c87a:	f1b8 0f00 	cmp.w	r8, #0
    c87e:	d020      	beq.n	c8c2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x292>
        bias_value = bias_data[out_c];
    c880:	f858 1024 	ldr.w	r1, [r8, r4, lsl #2]
      }
      output_data[out_c + output_depth * b] = ActivationFunctionWithMinMax(
    c884:	4628      	mov	r0, r5
    c886:	f7f4 f93b 	bl	b00 <__addsf3>
    c88a:	4601      	mov	r1, r0
    c88c:	fb0b 4607 	mla	r6, fp, r7, r4
    c890:	9011      	str	r0, [sp, #68]	; 0x44
    c892:	9b04      	ldr	r3, [sp, #16]
    c894:	9310      	str	r3, [sp, #64]	; 0x40
    c896:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
      if (__a < __b)
    c89a:	4618      	mov	r0, r3
    c89c:	f7f4 fbf4 	bl	1088 <__aeabi_fcmpgt>
    c8a0:	b988      	cbnz	r0, c8c6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x296>
      return __a;
    c8a2:	ad11      	add	r5, sp, #68	; 0x44
      if (__b < __a)
    c8a4:	6829      	ldr	r1, [r5, #0]
    c8a6:	4650      	mov	r0, sl
    c8a8:	f7f4 fbd0 	bl	104c <__aeabi_fcmplt>
    c8ac:	b968      	cbnz	r0, c8ca <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x29a>
  return min(max(x, output_activation_min), output_activation_max);
    c8ae:	682b      	ldr	r3, [r5, #0]
    c8b0:	9a03      	ldr	r2, [sp, #12]
    c8b2:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    c8b6:	3401      	adds	r4, #1
    c8b8:	455c      	cmp	r4, fp
    c8ba:	da08      	bge.n	c8ce <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x29e>
      for (int d = 0; d < accum_depth; ++d) {
    c8bc:	2600      	movs	r6, #0
      float total = 0.f;
    c8be:	2500      	movs	r5, #0
    c8c0:	e7d9      	b.n	c876 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x246>
      float bias_value = 0.0f;
    c8c2:	2100      	movs	r1, #0
    c8c4:	e7de      	b.n	c884 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x254>
	return __b;
    c8c6:	ad10      	add	r5, sp, #64	; 0x40
    c8c8:	e7ec      	b.n	c8a4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x274>
	return __b;
    c8ca:	ad0f      	add	r5, sp, #60	; 0x3c
    c8cc:	e7ef      	b.n	c8ae <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x27e>
  for (int b = 0; b < batches; ++b) {
    c8ce:	3701      	adds	r7, #1
    c8d0:	9b05      	ldr	r3, [sp, #20]
    c8d2:	429f      	cmp	r7, r3
    c8d4:	da0c      	bge.n	c8f0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2c0>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    c8d6:	2400      	movs	r4, #0
    c8d8:	e7ee      	b.n	c8b8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x288>
    c8da:	bf00      	nop
    c8dc:	000273c4 	.word	0x000273c4
    c8e0:	000273cc 	.word	0x000273cc
    c8e4:	000273c0 	.word	0x000273c0
    c8e8:	000273c8 	.word	0x000273c8
    c8ec:	0002703c 	.word	0x0002703c
    if (size_ > kMaxSmallSize) {
    c8f0:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
    c8f2:	2b05      	cmp	r3, #5
    c8f4:	dd03      	ble.n	c8fe <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ce>
      delete[] dims_pointer_;
    c8f6:	982f      	ldr	r0, [sp, #188]	; 0xbc
    c8f8:	b108      	cbz	r0, c8fe <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ce>
    c8fa:	f009 fbc9 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c8fe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    c900:	2b05      	cmp	r3, #5
    c902:	dd03      	ble.n	c90c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2dc>
      delete[] dims_pointer_;
    c904:	9829      	ldr	r0, [sp, #164]	; 0xa4
    c906:	b108      	cbz	r0, c90c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2dc>
    c908:	f009 fbc2 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c90c:	9b22      	ldr	r3, [sp, #136]	; 0x88
    c90e:	2b05      	cmp	r3, #5
    c910:	dd03      	ble.n	c91a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ea>
      delete[] dims_pointer_;
    c912:	9823      	ldr	r0, [sp, #140]	; 0x8c
    c914:	b108      	cbz	r0, c91a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ea>
    c916:	f009 fbbb 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c91a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    c91c:	2b05      	cmp	r3, #5
    c91e:	dd03      	ble.n	c928 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2f8>
      delete[] dims_pointer_;
    c920:	981d      	ldr	r0, [sp, #116]	; 0x74
    c922:	b108      	cbz	r0, c928 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2f8>
    c924:	f009 fbb4 	bl	16090 <_ZdaPv>
  return kTfLiteOk;
    c928:	2000      	movs	r0, #0
      break;
    c92a:	e6d3      	b.n	c6d4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa4>
          FullyConnectedParamsQuantized(data),
    c92c:	a812      	add	r0, sp, #72	; 0x48
    c92e:	f007 ffa0 	bl	14872 <_ZN6tflite29FullyConnectedParamsQuantizedERKNS_20OpDataFullyConnectedE>
          tflite::micro::GetTensorShape(input),
    c932:	4641      	mov	r1, r8
    c934:	a834      	add	r0, sp, #208	; 0xd0
    c936:	f007 ffef 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    c93a:	4640      	mov	r0, r8
    c93c:	f007 fa0d 	bl	13d5a <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    c940:	9005      	str	r0, [sp, #20]
          tflite::micro::GetTensorShape(filter),
    c942:	4649      	mov	r1, r9
    c944:	a83a      	add	r0, sp, #232	; 0xe8
    c946:	f007 ffe7 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    c94a:	4648      	mov	r0, r9
    c94c:	f007 fa05 	bl	13d5a <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    c950:	9006      	str	r0, [sp, #24]
          tflite::micro::GetTensorShape(bias),
    c952:	4639      	mov	r1, r7
    c954:	a840      	add	r0, sp, #256	; 0x100
    c956:	f007 ffdf 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    c95a:	4638      	mov	r0, r7
    c95c:	f007 fa30 	bl	13dc0 <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor>
    c960:	9007      	str	r0, [sp, #28]
          tflite::micro::GetTensorShape(output),
    c962:	4629      	mov	r1, r5
    c964:	a846      	add	r0, sp, #280	; 0x118
    c966:	f007 ffd7 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    c96a:	4628      	mov	r0, r5
    c96c:	f007 f9fb 	bl	13d66 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    c970:	9008      	str	r0, [sp, #32]
    const FullyConnectedParams& params, const RuntimeShape& input_shape,
    const int8_t* input_data, const RuntimeShape& filter_shape,
    const int8_t* filter_data, const RuntimeShape& bias_shape,
    const int32_t* bias_data, const RuntimeShape& output_shape,
    int8_t* output_data) {
  const int32_t input_offset = params.input_offset;
    c972:	9b12      	ldr	r3, [sp, #72]	; 0x48
    c974:	9309      	str	r3, [sp, #36]	; 0x24
  const int32_t filter_offset = params.weights_offset;
    c976:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    c978:	930a      	str	r3, [sp, #40]	; 0x28
  const int32_t output_offset = params.output_offset;
    c97a:	9b14      	ldr	r3, [sp, #80]	; 0x50
    c97c:	930b      	str	r3, [sp, #44]	; 0x2c
  const int32_t output_multiplier = params.output_multiplier;
    c97e:	f8dd 9054 	ldr.w	r9, [sp, #84]	; 0x54
  const int output_shift = params.output_shift;
    c982:	f8dd b058 	ldr.w	fp, [sp, #88]	; 0x58
  const int32_t output_activation_min = params.quantized_activation_min;
    c986:	9917      	ldr	r1, [sp, #92]	; 0x5c
    c988:	910f      	str	r1, [sp, #60]	; 0x3c
  const int32_t output_activation_max = params.quantized_activation_max;
    c98a:	9a18      	ldr	r2, [sp, #96]	; 0x60
    c98c:	9210      	str	r2, [sp, #64]	; 0x40
  inline int32_t DimensionsCount() const { return size_; }
    c98e:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
  TFLITE_DCHECK_GE(filter_shape.DimensionsCount(), 2);
    c990:	2b01      	cmp	r3, #1
    c992:	dd33      	ble.n	c9fc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3cc>
    c994:	9846      	ldr	r0, [sp, #280]	; 0x118
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 2);
    c996:	2802      	cmp	r0, #2
    c998:	d132      	bne.n	ca00 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d0>

  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    c99a:	4291      	cmp	r1, r2
    c99c:	dc32      	bgt.n	ca04 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d4>
    TFLITE_DCHECK_LT(i, size_);
    c99e:	9a46      	ldr	r2, [sp, #280]	; 0x118
    c9a0:	2a00      	cmp	r2, #0
    c9a2:	dd31      	ble.n	ca08 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c9a4:	2a05      	cmp	r2, #5
    c9a6:	dd31      	ble.n	ca0c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3dc>
    c9a8:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    c9aa:	6812      	ldr	r2, [r2, #0]
    c9ac:	920c      	str	r2, [sp, #48]	; 0x30
    TFLITE_DCHECK_LT(i, size_);
    c9ae:	9a46      	ldr	r2, [sp, #280]	; 0x118
    c9b0:	2a01      	cmp	r2, #1
    c9b2:	dd2e      	ble.n	ca12 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3e2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c9b4:	2a05      	cmp	r2, #5
    c9b6:	dd2e      	ble.n	ca16 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3e6>
    c9b8:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    c9ba:	6852      	ldr	r2, [r2, #4]
    c9bc:	9201      	str	r2, [sp, #4]
    TFLITE_DCHECK_GE(i, 0);
    c9be:	1e9a      	subs	r2, r3, #2
    c9c0:	d42c      	bmi.n	ca1c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3ec>
    TFLITE_DCHECK_LT(i, size_);
    c9c2:	993a      	ldr	r1, [sp, #232]	; 0xe8
    c9c4:	428a      	cmp	r2, r1
    c9c6:	da2b      	bge.n	ca20 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3f0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c9c8:	2905      	cmp	r1, #5
    c9ca:	dd2b      	ble.n	ca24 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3f4>
    c9cc:	993b      	ldr	r1, [sp, #236]	; 0xec
    c9ce:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
  const int filter_dim_count = filter_shape.DimensionsCount();
  const int batches = output_shape.Dims(0);
  const int output_depth = output_shape.Dims(1);
  TFLITE_DCHECK_LE(output_depth, filter_shape.Dims(filter_dim_count - 2));
    c9d2:	9901      	ldr	r1, [sp, #4]
    c9d4:	428a      	cmp	r2, r1
    c9d6:	db2b      	blt.n	ca30 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x400>
    TFLITE_DCHECK_GE(i, 0);
    c9d8:	3b01      	subs	r3, #1
    c9da:	d42b      	bmi.n	ca34 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x404>
    TFLITE_DCHECK_LT(i, size_);
    c9dc:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
    c9de:	4293      	cmp	r3, r2
    c9e0:	da2a      	bge.n	ca38 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x408>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c9e2:	2a05      	cmp	r2, #5
    c9e4:	dd2a      	ble.n	ca3c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x40c>
    c9e6:	9a3b      	ldr	r2, [sp, #236]	; 0xec
    c9e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c9ec:	930d      	str	r3, [sp, #52]	; 0x34
  const int accum_depth = filter_shape.Dims(filter_dim_count - 1);
  for (int b = 0; b < batches; ++b) {
    c9ee:	f04f 0a00 	mov.w	sl, #0
    c9f2:	4653      	mov	r3, sl
    c9f4:	46ca      	mov	sl, r9
    c9f6:	46d9      	mov	r9, fp
    c9f8:	469b      	mov	fp, r3
    c9fa:	e0ee      	b.n	cbda <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5aa>
  TFLITE_DCHECK_GE(filter_shape.DimensionsCount(), 2);
    c9fc:	f009 fb5d 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 2);
    ca00:	f009 fb5b 	bl	160ba <abort>
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    ca04:	f009 fb59 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    ca08:	f009 fb57 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ca0c:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    ca0e:	920c      	str	r2, [sp, #48]	; 0x30
    ca10:	e7cd      	b.n	c9ae <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x37e>
    TFLITE_DCHECK_LT(i, size_);
    ca12:	f009 fb52 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ca16:	9a48      	ldr	r2, [sp, #288]	; 0x120
    ca18:	9201      	str	r2, [sp, #4]
    ca1a:	e7d0      	b.n	c9be <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x38e>
    TFLITE_DCHECK_GE(i, 0);
    ca1c:	f009 fb4d 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    ca20:	f009 fb4b 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ca24:	a94e      	add	r1, sp, #312	; 0x138
    ca26:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    ca2a:	f852 2c4c 	ldr.w	r2, [r2, #-76]
    ca2e:	e7d0      	b.n	c9d2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3a2>
  TFLITE_DCHECK_LE(output_depth, filter_shape.Dims(filter_dim_count - 2));
    ca30:	f009 fb43 	bl	160ba <abort>
    TFLITE_DCHECK_GE(i, 0);
    ca34:	f009 fb41 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    ca38:	f009 fb3f 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ca3c:	aa4e      	add	r2, sp, #312	; 0x138
    ca3e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    ca42:	f853 3c4c 	ldr.w	r3, [r3, #-76]
    ca46:	930d      	str	r3, [sp, #52]	; 0x34
    ca48:	e7d1      	b.n	c9ee <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3be>
      for (int d = 0; d < accum_depth; ++d) {
        int32_t input_val = input_data[b * accum_depth + d];
        int32_t filter_val = filter_data[out_c * accum_depth + d];
        acc += (filter_val + filter_offset) * (input_val + input_offset);
      }
      if (bias_data) {
    ca4a:	9b07      	ldr	r3, [sp, #28]
    ca4c:	b123      	cbz	r3, ca58 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x428>
        acc += bias_data[out_c];
    ca4e:	f853 2025 	ldr.w	r2, [r3, r5, lsl #2]
    ca52:	9b11      	ldr	r3, [sp, #68]	; 0x44
    ca54:	4413      	add	r3, r2
    ca56:	9311      	str	r3, [sp, #68]	; 0x44
      }
      acc = MultiplyByQuantizedMultiplier(acc, output_multiplier, output_shift);
    ca58:	9a11      	ldr	r2, [sp, #68]	; 0x44
  int left_shift = shift > 0 ? shift : 0;
    ca5a:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    ca5e:	f1b9 0f00 	cmp.w	r9, #0
    ca62:	f340 808f 	ble.w	cb84 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x554>
    ca66:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    ca68:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    ca6a:	4592      	cmp	sl, r2
    ca6c:	f000 808d 	beq.w	cb8a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x55a>
    ca70:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    ca72:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    ca74:	4653      	mov	r3, sl
    ca76:	17dc      	asrs	r4, r3, #31
  std::int64_t ab_64 = a_64 * b_64;
    ca78:	fb02 f304 	mul.w	r3, r2, r4
    ca7c:	fb0a 3101 	mla	r1, sl, r1, r3
    ca80:	fba2 230a 	umull	r2, r3, r2, sl
    ca84:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    ca86:	2a00      	cmp	r2, #0
    ca88:	f173 0100 	sbcs.w	r1, r3, #0
    ca8c:	f2c0 8084 	blt.w	cb98 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x568>
    ca90:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    ca94:	1852      	adds	r2, r2, r1
    ca96:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    ca9a:	4611      	mov	r1, r2
    ca9c:	461c      	mov	r4, r3
    ca9e:	2a00      	cmp	r2, #0
    caa0:	f173 0000 	sbcs.w	r0, r3, #0
    caa4:	db7a      	blt.n	cb9c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x56c>
    caa6:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    caa8:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    caac:	2f00      	cmp	r7, #0
    caae:	d17d      	bne.n	cbac <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x57c>
  assert(exponent >= 0);
    cab0:	2e00      	cmp	r6, #0
    cab2:	db7e      	blt.n	cbb2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x582>
  assert(exponent <= 31);
    cab4:	2e1f      	cmp	r6, #31
    cab6:	f300 8083 	bgt.w	cbc0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x590>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    caba:	2701      	movs	r7, #1
    cabc:	fa07 f006 	lsl.w	r0, r7, r6
    cac0:	3801      	subs	r0, #1
    cac2:	f007 f954 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cac6:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    cac8:	2000      	movs	r0, #0
    caca:	f007 f950 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cace:	9002      	str	r0, [sp, #8]
  const IntegerType one = Dup<IntegerType>(1);
    cad0:	4638      	mov	r0, r7
    cad2:	f007 f94c 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cad6:	9003      	str	r0, [sp, #12]
  const IntegerType remainder = BitAnd(x, mask);
    cad8:	4641      	mov	r1, r8
    cada:	4620      	mov	r0, r4
    cadc:	f007 f948 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cae0:	9004      	str	r0, [sp, #16]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    cae2:	4639      	mov	r1, r7
    cae4:	4640      	mov	r0, r8
    cae6:	f007 f945 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    caea:	4680      	mov	r8, r0
    caec:	9902      	ldr	r1, [sp, #8]
    caee:	4620      	mov	r0, r4
    caf0:	f007 f94c 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    caf4:	9f03      	ldr	r7, [sp, #12]
    caf6:	4639      	mov	r1, r7
    caf8:	f007 f93a 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cafc:	4601      	mov	r1, r0
    cafe:	4640      	mov	r0, r8
    cb00:	f007 f93a 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    cb04:	4680      	mov	r8, r0
  return Add(ShiftRight(x, exponent),
    cb06:	4631      	mov	r1, r6
    cb08:	4620      	mov	r0, r4
    cb0a:	f007 f933 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    cb0e:	4604      	mov	r4, r0
    cb10:	4641      	mov	r1, r8
    cb12:	9804      	ldr	r0, [sp, #16]
    cb14:	f007 f942 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    cb18:	4639      	mov	r1, r7
    cb1a:	f007 f929 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cb1e:	4601      	mov	r1, r0
    cb20:	4620      	mov	r0, r4
    cb22:	f007 f929 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
      acc += output_offset;
    cb26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    cb28:	4418      	add	r0, r3
    cb2a:	9011      	str	r0, [sp, #68]	; 0x44
      if (__a < __b)
    cb2c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    cb2e:	4298      	cmp	r0, r3
    cb30:	db4d      	blt.n	cbce <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x59e>
      return __a;
    cb32:	ab11      	add	r3, sp, #68	; 0x44
      acc = std::max(acc, output_activation_min);
    cb34:	681b      	ldr	r3, [r3, #0]
    cb36:	9311      	str	r3, [sp, #68]	; 0x44
      if (__b < __a)
    cb38:	9a10      	ldr	r2, [sp, #64]	; 0x40
    cb3a:	4293      	cmp	r3, r2
    cb3c:	dc49      	bgt.n	cbd2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5a2>
      return __a;
    cb3e:	ab11      	add	r3, sp, #68	; 0x44
      acc = std::min(acc, output_activation_max);
    cb40:	681a      	ldr	r2, [r3, #0]
      output_data[out_c + output_depth * b] = static_cast<int8_t>(acc);
    cb42:	9b01      	ldr	r3, [sp, #4]
    cb44:	fb03 530b 	mla	r3, r3, fp, r5
    cb48:	9908      	ldr	r1, [sp, #32]
    cb4a:	54ca      	strb	r2, [r1, r3]
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    cb4c:	3501      	adds	r5, #1
    cb4e:	9b01      	ldr	r3, [sp, #4]
    cb50:	429d      	cmp	r5, r3
    cb52:	da40      	bge.n	cbd6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5a6>
      int32_t acc = 0;
    cb54:	2300      	movs	r3, #0
    cb56:	9311      	str	r3, [sp, #68]	; 0x44
      for (int d = 0; d < accum_depth; ++d) {
    cb58:	980d      	ldr	r0, [sp, #52]	; 0x34
    cb5a:	4283      	cmp	r3, r0
    cb5c:	f6bf af75 	bge.w	ca4a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x41a>
        int32_t input_val = input_data[b * accum_depth + d];
    cb60:	fb00 320b 	mla	r2, r0, fp, r3
    cb64:	9905      	ldr	r1, [sp, #20]
    cb66:	5689      	ldrsb	r1, [r1, r2]
        int32_t filter_val = filter_data[out_c * accum_depth + d];
    cb68:	fb00 3205 	mla	r2, r0, r5, r3
    cb6c:	9c06      	ldr	r4, [sp, #24]
    cb6e:	56a2      	ldrsb	r2, [r4, r2]
        acc += (filter_val + filter_offset) * (input_val + input_offset);
    cb70:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    cb72:	4422      	add	r2, r4
    cb74:	9c09      	ldr	r4, [sp, #36]	; 0x24
    cb76:	4421      	add	r1, r4
    cb78:	9c11      	ldr	r4, [sp, #68]	; 0x44
    cb7a:	fb01 4202 	mla	r2, r1, r2, r4
    cb7e:	9211      	str	r2, [sp, #68]	; 0x44
      for (int d = 0; d < accum_depth; ++d) {
    cb80:	3301      	adds	r3, #1
    cb82:	e7ea      	b.n	cb5a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x52a>
  int right_shift = shift > 0 ? 0 : -shift;
    cb84:	f1c9 0600 	rsb	r6, r9, #0
    cb88:	e76e      	b.n	ca68 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x438>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    cb8a:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    cb8e:	d001      	beq.n	cb94 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x564>
    cb90:	2700      	movs	r7, #0
    cb92:	e76e      	b.n	ca72 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x442>
    cb94:	2701      	movs	r7, #1
    cb96:	e76c      	b.n	ca72 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x442>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    cb98:	4921      	ldr	r1, [pc, #132]	; (cc20 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f0>)
    cb9a:	e77b      	b.n	ca94 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x464>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    cb9c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    cba0:	1851      	adds	r1, r2, r1
    cba2:	f04f 0400 	mov.w	r4, #0
    cba6:	eb43 0404 	adc.w	r4, r3, r4
    cbaa:	e77c      	b.n	caa6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x476>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    cbac:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    cbb0:	e77e      	b.n	cab0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x480>
  assert(exponent >= 0);
    cbb2:	4b1c      	ldr	r3, [pc, #112]	; (cc24 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f4>)
    cbb4:	4a1c      	ldr	r2, [pc, #112]	; (cc28 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f8>)
    cbb6:	f44f 71b3 	mov.w	r1, #358	; 0x166
    cbba:	481c      	ldr	r0, [pc, #112]	; (cc2c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5fc>)
    cbbc:	f003 fe96 	bl	108ec <__assert_func>
  assert(exponent <= 31);
    cbc0:	4b1b      	ldr	r3, [pc, #108]	; (cc30 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x600>)
    cbc2:	4a19      	ldr	r2, [pc, #100]	; (cc28 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f8>)
    cbc4:	f240 1167 	movw	r1, #359	; 0x167
    cbc8:	4818      	ldr	r0, [pc, #96]	; (cc2c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5fc>)
    cbca:	f003 fe8f 	bl	108ec <__assert_func>
	return __b;
    cbce:	ab0f      	add	r3, sp, #60	; 0x3c
    cbd0:	e7b0      	b.n	cb34 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x504>
	return __b;
    cbd2:	ab10      	add	r3, sp, #64	; 0x40
    cbd4:	e7b4      	b.n	cb40 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x510>
  for (int b = 0; b < batches; ++b) {
    cbd6:	f10b 0b01 	add.w	fp, fp, #1
    cbda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    cbdc:	459b      	cmp	fp, r3
    cbde:	da01      	bge.n	cbe4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5b4>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    cbe0:	2500      	movs	r5, #0
    cbe2:	e7b4      	b.n	cb4e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x51e>
    if (size_ > kMaxSmallSize) {
    cbe4:	9b46      	ldr	r3, [sp, #280]	; 0x118
    cbe6:	2b05      	cmp	r3, #5
    cbe8:	dd03      	ble.n	cbf2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5c2>
      delete[] dims_pointer_;
    cbea:	9847      	ldr	r0, [sp, #284]	; 0x11c
    cbec:	b108      	cbz	r0, cbf2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5c2>
    cbee:	f009 fa4f 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    cbf2:	9b40      	ldr	r3, [sp, #256]	; 0x100
    cbf4:	2b05      	cmp	r3, #5
    cbf6:	dd03      	ble.n	cc00 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5d0>
      delete[] dims_pointer_;
    cbf8:	9841      	ldr	r0, [sp, #260]	; 0x104
    cbfa:	b108      	cbz	r0, cc00 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5d0>
    cbfc:	f009 fa48 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    cc00:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
    cc02:	2b05      	cmp	r3, #5
    cc04:	dd03      	ble.n	cc0e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5de>
      delete[] dims_pointer_;
    cc06:	983b      	ldr	r0, [sp, #236]	; 0xec
    cc08:	b108      	cbz	r0, cc0e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5de>
    cc0a:	f009 fa41 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    cc0e:	9b34      	ldr	r3, [sp, #208]	; 0xd0
    cc10:	2b05      	cmp	r3, #5
    cc12:	dd03      	ble.n	cc1c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5ec>
      delete[] dims_pointer_;
    cc14:	9835      	ldr	r0, [sp, #212]	; 0xd4
    cc16:	b108      	cbz	r0, cc1c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5ec>
    cc18:	f009 fa3a 	bl	16090 <_ZdaPv>
  return kTfLiteOk;
    cc1c:	2000      	movs	r0, #0
      break;
    cc1e:	e559      	b.n	c6d4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa4>
    cc20:	c0000001 	.word	0xc0000001
    cc24:	00026e84 	.word	0x00026e84
    cc28:	00026e94 	.word	0x00026e94
    cc2c:	00026eec 	.word	0x00026eec
    cc30:	00026f48 	.word	0x00026f48

0000cc34 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>:
// A FixedPoint multiplication is just a
// SaturatingRoundingDoublingHighMul operation on the underlying
// raw integer values. The IntegerBits simply add up, as is obvious
// from the fact that the range is [-2^IntegerBits, 2^IntegerBits).
template <typename tRawType, int tIntegerBits_a, int tIntegerBits_b>
FixedPoint<tRawType, tIntegerBits_a + tIntegerBits_b> operator*(
    cc34:	b4f0      	push	{r4, r5, r6, r7}
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    cc36:	4288      	cmp	r0, r1
    cc38:	d01e      	beq.n	cc78 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x44>
    cc3a:	2500      	movs	r5, #0
  std::int64_t a_64(a);
    cc3c:	17c7      	asrs	r7, r0, #31
  std::int64_t b_64(b);
    cc3e:	17cb      	asrs	r3, r1, #31
  std::int64_t ab_64 = a_64 * b_64;
    cc40:	fb01 f407 	mul.w	r4, r1, r7
    cc44:	fb00 4403 	mla	r4, r0, r3, r4
    cc48:	fba1 2300 	umull	r2, r3, r1, r0
    cc4c:	4423      	add	r3, r4
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    cc4e:	2a00      	cmp	r2, #0
    cc50:	f173 0100 	sbcs.w	r1, r3, #0
    cc54:	db17      	blt.n	cc86 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x52>
    cc56:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    cc5a:	1852      	adds	r2, r2, r1
    cc5c:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    cc60:	4611      	mov	r1, r2
    cc62:	4618      	mov	r0, r3
    cc64:	2a00      	cmp	r2, #0
    cc66:	f173 0400 	sbcs.w	r4, r3, #0
    cc6a:	db0e      	blt.n	cc8a <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x56>
    cc6c:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    cc6e:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    cc72:	b995      	cbnz	r5, cc9a <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x66>
    FixedPoint<tRawType, tIntegerBits_a> a,
    FixedPoint<tRawType, tIntegerBits_b> b) {
  FixedPoint<tRawType, tIntegerBits_a + tIntegerBits_b> c;
  c.raw() = SaturatingRoundingDoublingHighMul(a.raw(), b.raw());
  return c;
}
    cc74:	bcf0      	pop	{r4, r5, r6, r7}
    cc76:	4770      	bx	lr
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    cc78:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
    cc7c:	d001      	beq.n	cc82 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x4e>
    cc7e:	2500      	movs	r5, #0
    cc80:	e7dc      	b.n	cc3c <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x8>
    cc82:	2501      	movs	r5, #1
    cc84:	e7da      	b.n	cc3c <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x8>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    cc86:	4906      	ldr	r1, [pc, #24]	; (cca0 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x6c>)
    cc88:	e7e7      	b.n	cc5a <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x26>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    cc8a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    cc8e:	1851      	adds	r1, r2, r1
    cc90:	f04f 0000 	mov.w	r0, #0
    cc94:	eb43 0000 	adc.w	r0, r3, r0
    cc98:	e7e8      	b.n	cc6c <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x38>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    cc9a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    cc9e:	e7e9      	b.n	cc74 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x40>
    cca0:	c0000001 	.word	0xc0000001

0000cca4 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBits_a + tIntegerBits_b> operator*(
    cca4:	b4f0      	push	{r4, r5, r6, r7}
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    cca6:	4288      	cmp	r0, r1
    cca8:	d01e      	beq.n	cce8 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x44>
    ccaa:	2500      	movs	r5, #0
  std::int64_t a_64(a);
    ccac:	17c7      	asrs	r7, r0, #31
  std::int64_t b_64(b);
    ccae:	17cb      	asrs	r3, r1, #31
  std::int64_t ab_64 = a_64 * b_64;
    ccb0:	fb01 f407 	mul.w	r4, r1, r7
    ccb4:	fb00 4403 	mla	r4, r0, r3, r4
    ccb8:	fba1 2300 	umull	r2, r3, r1, r0
    ccbc:	4423      	add	r3, r4
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    ccbe:	2a00      	cmp	r2, #0
    ccc0:	f173 0100 	sbcs.w	r1, r3, #0
    ccc4:	db17      	blt.n	ccf6 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x52>
    ccc6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    ccca:	1852      	adds	r2, r2, r1
    cccc:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    ccd0:	4611      	mov	r1, r2
    ccd2:	4618      	mov	r0, r3
    ccd4:	2a00      	cmp	r2, #0
    ccd6:	f173 0400 	sbcs.w	r4, r3, #0
    ccda:	db0e      	blt.n	ccfa <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x56>
    ccdc:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    ccde:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    cce2:	b995      	cbnz	r5, cd0a <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x66>
}
    cce4:	bcf0      	pop	{r4, r5, r6, r7}
    cce6:	4770      	bx	lr
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    cce8:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
    ccec:	d001      	beq.n	ccf2 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x4e>
    ccee:	2500      	movs	r5, #0
    ccf0:	e7dc      	b.n	ccac <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x8>
    ccf2:	2501      	movs	r5, #1
    ccf4:	e7da      	b.n	ccac <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x8>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    ccf6:	4906      	ldr	r1, [pc, #24]	; (cd10 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x6c>)
    ccf8:	e7e7      	b.n	ccca <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x26>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    ccfa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    ccfe:	1851      	adds	r1, r2, r1
    cd00:	f04f 0000 	mov.w	r0, #0
    cd04:	eb43 0000 	adc.w	r0, r3, r0
    cd08:	e7e8      	b.n	ccdc <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x38>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    cd0a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    cd0e:	e7e9      	b.n	cce4 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x40>
    cd10:	c0000001 	.word	0xc0000001

0000cd14 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi2EiEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
    cd14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    cd18:	4604      	mov	r4, r0
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::min());
    cd1a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
    cd1e:	f007 f826 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cd22:	4606      	mov	r6, r0
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::max());
    cd24:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    cd28:	f007 f821 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cd2c:	4680      	mov	r8, r0
        MaskIfGreaterThan(x, Dup<IntegerType>(threshold));
    cd2e:	f06f 4060 	mvn.w	r0, #3758096384	; 0xe0000000
    cd32:	f007 f81c 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cd36:	4601      	mov	r1, r0
    cd38:	4620      	mov	r0, r4
    cd3a:	f007 f82f 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    cd3e:	4607      	mov	r7, r0
        MaskIfLessThan(x, Dup<IntegerType>(-threshold));
    cd40:	480b      	ldr	r0, [pc, #44]	; (cd70 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi2EiEET0_S1_+0x5c>)
    cd42:	f007 f814 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cd46:	4601      	mov	r1, r0
    cd48:	4620      	mov	r0, r4
    cd4a:	f007 f81f 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    cd4e:	4605      	mov	r5, r0
    IntegerType result = ShiftLeft(x, Exponent);
    cd50:	2102      	movs	r1, #2
    cd52:	4620      	mov	r0, r4
    cd54:	f007 fe49 	bl	149ea <_ZN8gemmlowp9ShiftLeftIiEET_S1_i>
    cd58:	4602      	mov	r2, r0
    result = SelectUsingMask(positive_mask, max, result);
    cd5a:	4641      	mov	r1, r8
    cd5c:	4638      	mov	r0, r7
    cd5e:	f007 fe65 	bl	14a2c <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>
    cd62:	4602      	mov	r2, r0
    result = SelectUsingMask(negative_mask, min, result);
    cd64:	4631      	mov	r1, r6
    cd66:	4628      	mov	r0, r5
    cd68:	f007 fe60 	bl	14a2c <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>
}
    cd6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    cd70:	e0000001 	.word	0xe0000001

0000cd74 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi1EiEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
    cd74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    cd78:	4604      	mov	r4, r0
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::min());
    cd7a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
    cd7e:	f006 fff6 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cd82:	4606      	mov	r6, r0
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::max());
    cd84:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    cd88:	f006 fff1 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cd8c:	4680      	mov	r8, r0
        MaskIfGreaterThan(x, Dup<IntegerType>(threshold));
    cd8e:	f06f 4040 	mvn.w	r0, #3221225472	; 0xc0000000
    cd92:	f006 ffec 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cd96:	4601      	mov	r1, r0
    cd98:	4620      	mov	r0, r4
    cd9a:	f006 ffff 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    cd9e:	4607      	mov	r7, r0
        MaskIfLessThan(x, Dup<IntegerType>(-threshold));
    cda0:	480b      	ldr	r0, [pc, #44]	; (cdd0 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi1EiEET0_S1_+0x5c>)
    cda2:	f006 ffe4 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cda6:	4601      	mov	r1, r0
    cda8:	4620      	mov	r0, r4
    cdaa:	f006 ffef 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    cdae:	4605      	mov	r5, r0
    IntegerType result = ShiftLeft(x, Exponent);
    cdb0:	2101      	movs	r1, #1
    cdb2:	4620      	mov	r0, r4
    cdb4:	f007 fe19 	bl	149ea <_ZN8gemmlowp9ShiftLeftIiEET_S1_i>
    cdb8:	4602      	mov	r2, r0
    result = SelectUsingMask(positive_mask, max, result);
    cdba:	4641      	mov	r1, r8
    cdbc:	4638      	mov	r0, r7
    cdbe:	f007 fe35 	bl	14a2c <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>
    cdc2:	4602      	mov	r2, r0
    result = SelectUsingMask(negative_mask, min, result);
    cdc4:	4631      	mov	r1, r6
    cdc6:	4628      	mov	r0, r5
    cdc8:	f007 fe30 	bl	14a2c <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>
}
    cdcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    cdd0:	c0000001 	.word	0xc0000001

0000cdd4 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IiEENS_10FixedPointIT_Li0EEES3_>:

// Implementation of logistic function.

// Returns 1 / (1 + x) for x in (0, 1).
template <typename tRawType>
FixedPoint<tRawType, 0> one_over_one_plus_x_for_x_in_0_1(
    cdd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    cdd8:	4604      	mov	r4, r0
    retval.raw() = Dup<RawType>(x);
    cdda:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    cdde:	f006 ffc6 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cde2:	4601      	mov	r1, r0
    FixedPoint<tRawType, 0> a) {
  typedef FixedPoint<tRawType, 0> F0;
  typedef FixedPoint<tRawType, 2> F2;
  F0 half_denominator = RoundingHalfSum(a, F0::One());
    cde4:	4620      	mov	r0, r4
    cde6:	f007 fe32 	bl	14a4e <_ZN8gemmlowp15RoundingHalfSumIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
    cdea:	4607      	mov	r7, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    cdec:	2000      	movs	r0, #0
    cdee:	f006 ffbe 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cdf2:	4605      	mov	r5, r0
  const IntegerType zero = Dup<IntegerType>(0);
    cdf4:	2000      	movs	r0, #0
    cdf6:	f006 ffba 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cdfa:	4680      	mov	r8, r0
  const IntegerType one = Dup<IntegerType>(1);
    cdfc:	2001      	movs	r0, #1
    cdfe:	f006 ffb6 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ce02:	4604      	mov	r4, r0
  const IntegerType remainder = BitAnd(x, mask);
    ce04:	4629      	mov	r1, r5
    ce06:	f04f 305a 	mov.w	r0, #1515870810	; 0x5a5a5a5a
    ce0a:	f006 ffb1 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ce0e:	4606      	mov	r6, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    ce10:	2101      	movs	r1, #1
    ce12:	4628      	mov	r0, r5
    ce14:	f006 ffae 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ce18:	4605      	mov	r5, r0
    ce1a:	4641      	mov	r1, r8
    ce1c:	f04f 305a 	mov.w	r0, #1515870810	; 0x5a5a5a5a
    ce20:	f006 ffb4 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    ce24:	4621      	mov	r1, r4
    ce26:	f006 ffa3 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ce2a:	4601      	mov	r1, r0
    ce2c:	4628      	mov	r0, r5
    ce2e:	f006 ffa3 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    ce32:	4680      	mov	r8, r0
  return Add(ShiftRight(x, exponent),
    ce34:	2100      	movs	r1, #0
    ce36:	f04f 305a 	mov.w	r0, #1515870810	; 0x5a5a5a5a
    ce3a:	f006 ff9b 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ce3e:	4605      	mov	r5, r0
    ce40:	4641      	mov	r1, r8
    ce42:	4630      	mov	r0, r6
    ce44:	f006 ffaa 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    ce48:	4621      	mov	r1, r4
    ce4a:	f006 ff91 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ce4e:	4601      	mov	r1, r0
    ce50:	4628      	mov	r0, r5
    ce52:	f006 ff91 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    ce56:	f006 ff8a 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ce5a:	4606      	mov	r6, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    ce5c:	2000      	movs	r0, #0
    ce5e:	f006 ff86 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ce62:	4605      	mov	r5, r0
  const IntegerType zero = Dup<IntegerType>(0);
    ce64:	2000      	movs	r0, #0
    ce66:	f006 ff82 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ce6a:	4681      	mov	r9, r0
  const IntegerType one = Dup<IntegerType>(1);
    ce6c:	2001      	movs	r0, #1
    ce6e:	f006 ff7e 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ce72:	4604      	mov	r4, r0
  const IntegerType remainder = BitAnd(x, mask);
    ce74:	f8df a0a8 	ldr.w	sl, [pc, #168]	; cf20 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IiEENS_10FixedPointIT_Li0EEES3_+0x14c>
    ce78:	4629      	mov	r1, r5
    ce7a:	4650      	mov	r0, sl
    ce7c:	f006 ff78 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ce80:	4680      	mov	r8, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    ce82:	2101      	movs	r1, #1
    ce84:	4628      	mov	r0, r5
    ce86:	f006 ff75 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ce8a:	4605      	mov	r5, r0
    ce8c:	4649      	mov	r1, r9
    ce8e:	4650      	mov	r0, sl
    ce90:	f006 ff7c 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    ce94:	4621      	mov	r1, r4
    ce96:	f006 ff6b 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ce9a:	4601      	mov	r1, r0
    ce9c:	4628      	mov	r0, r5
    ce9e:	f006 ff6b 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    cea2:	4681      	mov	r9, r0
  return Add(ShiftRight(x, exponent),
    cea4:	2100      	movs	r1, #0
    cea6:	4650      	mov	r0, sl
    cea8:	f006 ff64 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ceac:	4605      	mov	r5, r0
    ceae:	4649      	mov	r1, r9
    ceb0:	4640      	mov	r0, r8
    ceb2:	f006 ff73 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    ceb6:	4621      	mov	r1, r4
    ceb8:	f006 ff5a 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cebc:	4601      	mov	r1, r0
    cebe:	4628      	mov	r0, r5
    cec0:	f006 ff5a 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    cec4:	f006 ff53 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cec8:	4601      	mov	r1, r0
  // Refer to that page for the logic behind the 48/17 and 32/17 constants.
  const F2 constant_48_over_17 =
      GEMMLOWP_CHECKED_FIXEDPOINT_CONSTANT(F2, 1515870810, 48.0 / 17.0);
  const F2 constant_neg_32_over_17 =
      GEMMLOWP_CHECKED_FIXEDPOINT_CONSTANT(F2, -1010580540, -32.0 / 17.0);
  F2 x = constant_48_over_17 + half_denominator * constant_neg_32_over_17;
    ceca:	4638      	mov	r0, r7
    cecc:	f7ff feb2 	bl	cc34 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    ced0:	4601      	mov	r1, r0
    ced2:	4630      	mov	r0, r6
    ced4:	f007 fdd6 	bl	14a84 <_ZN8gemmlowpplIiLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>
    ced8:	4604      	mov	r4, r0
  for (int i = 0; i < 3; i++) {
    ceda:	2600      	movs	r6, #0
    cedc:	e017      	b.n	cf0e <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IiEENS_10FixedPointIT_Li0EEES3_+0x13a>
    F2 half_denominator_times_x = half_denominator * x;
    cede:	4621      	mov	r1, r4
    cee0:	4638      	mov	r0, r7
    cee2:	f7ff fea7 	bl	cc34 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    cee6:	4605      	mov	r5, r0
    retval.raw() = Dup<RawType>(x);
    cee8:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
    ceec:	f006 ff3f 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    F2 one_minus_half_denominator_times_x =
        F2::One() - half_denominator_times_x;
    cef0:	4629      	mov	r1, r5
    cef2:	f007 fdcc 	bl	14a8e <_ZN8gemmlowpmiIiLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>
    cef6:	4601      	mov	r1, r0
    x = x + Rescale<2>(x * one_minus_half_denominator_times_x);
    cef8:	4620      	mov	r0, r4
    cefa:	f7ff fed3 	bl	cca4 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    cefe:	f007 fdd1 	bl	14aa4 <_ZN8gemmlowp7RescaleILi2EiLi4EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
    cf02:	4601      	mov	r1, r0
    cf04:	4620      	mov	r0, r4
    cf06:	f007 fdbd 	bl	14a84 <_ZN8gemmlowpplIiLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>
    cf0a:	4604      	mov	r4, r0
  for (int i = 0; i < 3; i++) {
    cf0c:	3601      	adds	r6, #1
    cf0e:	2e02      	cmp	r6, #2
    cf10:	dde5      	ble.n	cede <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IiEENS_10FixedPointIT_Li0EEES3_+0x10a>
  }
  return Rescale<0>(ExactMulByPot<-1>(x));
    cf12:	4620      	mov	r0, r4
    cf14:	f007 fdba 	bl	14a8c <_ZN8gemmlowp13ExactMulByPotILin1EiLi2EEENS_10FixedPointIT0_XplT_T1_EEENS1_IS2_XT1_EEE>
    cf18:	f007 fdc8 	bl	14aac <_ZN8gemmlowp7RescaleILi0EiLi1EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
}
    cf1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    cf20:	c3c3c3c4 	.word	0xc3c3c3c4

0000cf24 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBits_a + tIntegerBits_b> operator*(
    cf24:	b4f0      	push	{r4, r5, r6, r7}
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    cf26:	4288      	cmp	r0, r1
    cf28:	d01e      	beq.n	cf68 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x44>
    cf2a:	2500      	movs	r5, #0
  std::int64_t a_64(a);
    cf2c:	17c7      	asrs	r7, r0, #31
  std::int64_t b_64(b);
    cf2e:	17cb      	asrs	r3, r1, #31
  std::int64_t ab_64 = a_64 * b_64;
    cf30:	fb01 f407 	mul.w	r4, r1, r7
    cf34:	fb00 4403 	mla	r4, r0, r3, r4
    cf38:	fba1 2300 	umull	r2, r3, r1, r0
    cf3c:	4423      	add	r3, r4
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    cf3e:	2a00      	cmp	r2, #0
    cf40:	f173 0100 	sbcs.w	r1, r3, #0
    cf44:	db17      	blt.n	cf76 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x52>
    cf46:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    cf4a:	1852      	adds	r2, r2, r1
    cf4c:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    cf50:	4611      	mov	r1, r2
    cf52:	4618      	mov	r0, r3
    cf54:	2a00      	cmp	r2, #0
    cf56:	f173 0400 	sbcs.w	r4, r3, #0
    cf5a:	db0e      	blt.n	cf7a <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x56>
    cf5c:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    cf5e:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    cf62:	b995      	cbnz	r5, cf8a <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x66>
}
    cf64:	bcf0      	pop	{r4, r5, r6, r7}
    cf66:	4770      	bx	lr
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    cf68:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
    cf6c:	d001      	beq.n	cf72 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x4e>
    cf6e:	2500      	movs	r5, #0
    cf70:	e7dc      	b.n	cf2c <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x8>
    cf72:	2501      	movs	r5, #1
    cf74:	e7da      	b.n	cf2c <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x8>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    cf76:	4906      	ldr	r1, [pc, #24]	; (cf90 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x6c>)
    cf78:	e7e7      	b.n	cf4a <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x26>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    cf7a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    cf7e:	1851      	adds	r1, r2, r1
    cf80:	f04f 0000 	mov.w	r0, #0
    cf84:	eb43 0000 	adc.w	r0, r3, r0
    cf88:	e7e8      	b.n	cf5c <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x38>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    cf8a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    cf8e:	e7e9      	b.n	cf64 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x40>
    cf90:	c0000001 	.word	0xc0000001

0000cf94 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIiEENS_10FixedPointIT_Li0EEES3_>:
FixedPoint<tRawType, 0> exp_on_interval_between_negative_one_quarter_and_0_excl(
    cf94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    cf98:	4680      	mov	r8, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    cf9a:	2000      	movs	r0, #0
    cf9c:	f006 fee7 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cfa0:	4605      	mov	r5, r0
  const IntegerType zero = Dup<IntegerType>(0);
    cfa2:	2000      	movs	r0, #0
    cfa4:	f006 fee3 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cfa8:	4607      	mov	r7, r0
  const IntegerType one = Dup<IntegerType>(1);
    cfaa:	2001      	movs	r0, #1
    cfac:	f006 fedf 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cfb0:	4604      	mov	r4, r0
  const IntegerType remainder = BitAnd(x, mask);
    cfb2:	f8df 9124 	ldr.w	r9, [pc, #292]	; d0d8 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIiEENS_10FixedPointIT_Li0EEES3_+0x144>
    cfb6:	4629      	mov	r1, r5
    cfb8:	4648      	mov	r0, r9
    cfba:	f006 fed9 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cfbe:	4606      	mov	r6, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    cfc0:	2101      	movs	r1, #1
    cfc2:	4628      	mov	r0, r5
    cfc4:	f006 fed6 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    cfc8:	4605      	mov	r5, r0
    cfca:	4639      	mov	r1, r7
    cfcc:	4648      	mov	r0, r9
    cfce:	f006 fedd 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    cfd2:	4621      	mov	r1, r4
    cfd4:	f006 fecc 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cfd8:	4601      	mov	r1, r0
    cfda:	4628      	mov	r0, r5
    cfdc:	f006 fecc 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    cfe0:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    cfe2:	2100      	movs	r1, #0
    cfe4:	4648      	mov	r0, r9
    cfe6:	f006 fec5 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    cfea:	4605      	mov	r5, r0
    cfec:	4639      	mov	r1, r7
    cfee:	4630      	mov	r0, r6
    cff0:	f006 fed4 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    cff4:	4621      	mov	r1, r4
    cff6:	f006 febb 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cffa:	4601      	mov	r1, r0
    cffc:	4628      	mov	r0, r5
    cffe:	f006 febb 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d002:	f006 feb4 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d006:	4606      	mov	r6, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    d008:	2000      	movs	r0, #0
    d00a:	f006 feb0 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d00e:	4605      	mov	r5, r0
  const IntegerType zero = Dup<IntegerType>(0);
    d010:	2000      	movs	r0, #0
    d012:	f006 feac 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d016:	4681      	mov	r9, r0
  const IntegerType one = Dup<IntegerType>(1);
    d018:	2001      	movs	r0, #1
    d01a:	f006 fea8 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d01e:	4604      	mov	r4, r0
  const IntegerType remainder = BitAnd(x, mask);
    d020:	f8df a0b8 	ldr.w	sl, [pc, #184]	; d0dc <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIiEENS_10FixedPointIT_Li0EEES3_+0x148>
    d024:	4629      	mov	r1, r5
    d026:	4650      	mov	r0, sl
    d028:	f006 fea2 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d02c:	4607      	mov	r7, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d02e:	2101      	movs	r1, #1
    d030:	4628      	mov	r0, r5
    d032:	f006 fe9f 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d036:	4605      	mov	r5, r0
    d038:	4649      	mov	r1, r9
    d03a:	4650      	mov	r0, sl
    d03c:	f006 fea6 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d040:	4621      	mov	r1, r4
    d042:	f006 fe95 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d046:	4601      	mov	r1, r0
    d048:	4628      	mov	r0, r5
    d04a:	f006 fe95 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d04e:	4681      	mov	r9, r0
  return Add(ShiftRight(x, exponent),
    d050:	2100      	movs	r1, #0
    d052:	4650      	mov	r0, sl
    d054:	f006 fe8e 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d058:	4605      	mov	r5, r0
    d05a:	4649      	mov	r1, r9
    d05c:	4638      	mov	r0, r7
    d05e:	f006 fe9d 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d062:	4621      	mov	r1, r4
    d064:	f006 fe84 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d068:	4601      	mov	r1, r0
    d06a:	4628      	mov	r0, r5
    d06c:	f006 fe84 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d070:	f006 fe7d 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d074:	4607      	mov	r7, r0
    d076:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
    d07a:	f006 fe78 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d07e:	4601      	mov	r1, r0
  F x = a + F::template ConstantPOT<-3>();
    d080:	4640      	mov	r0, r8
    d082:	f007 fd1b 	bl	14abc <_ZN8gemmlowpplIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
    d086:	4604      	mov	r4, r0
  F x2 = x * x;
    d088:	4601      	mov	r1, r0
    d08a:	f7ff ff4b 	bl	cf24 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d08e:	4605      	mov	r5, r0
  F x3 = x2 * x;
    d090:	4621      	mov	r1, r4
    d092:	f7ff ff47 	bl	cf24 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d096:	4680      	mov	r8, r0
  F x4 = x2 * x2;
    d098:	4629      	mov	r1, r5
    d09a:	4628      	mov	r0, r5
    d09c:	f7ff ff42 	bl	cf24 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
  F x4_over_4 = SaturatingRoundingMultiplyByPOT<-2>(x4);
    d0a0:	f007 fd4b 	bl	14b3a <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin2EiLi0EEENS_10FixedPointIT0_XT1_EEES3_>
      SaturatingRoundingMultiplyByPOT<-1>(
    d0a4:	4641      	mov	r1, r8
    d0a6:	f007 fd09 	bl	14abc <_ZN8gemmlowpplIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
    d0aa:	4639      	mov	r1, r7
    d0ac:	f7ff ff3a 	bl	cf24 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d0b0:	4629      	mov	r1, r5
    d0b2:	f007 fd03 	bl	14abc <_ZN8gemmlowpplIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
    d0b6:	f007 fd05 	bl	14ac4 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin1EiLi0EEENS_10FixedPointIT0_XT1_EEES3_>
    d0ba:	4601      	mov	r1, r0
  return AddSaturatingIf16Bit(
    d0bc:	4620      	mov	r0, r4
    d0be:	f007 fcfd 	bl	14abc <_ZN8gemmlowpplIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
    d0c2:	4601      	mov	r1, r0
    d0c4:	4630      	mov	r0, r6
    d0c6:	f7ff ff2d 	bl	cf24 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d0ca:	4601      	mov	r1, r0
    d0cc:	4630      	mov	r0, r6
    d0ce:	f007 fd3c 	bl	14b4a <_ZN8gemmlowp20AddSaturatingIf16BitIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
}
    d0d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    d0d6:	bf00      	nop
    d0d8:	70f5a894 	.word	0x70f5a894
    d0dc:	2aaaaaab 	.word	0x2aaaaaab

0000d0e0 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi5EiEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
    d0e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d0e4:	4604      	mov	r4, r0
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::min());
    d0e6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
    d0ea:	f006 fe40 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d0ee:	4606      	mov	r6, r0
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::max());
    d0f0:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    d0f4:	f006 fe3b 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d0f8:	4680      	mov	r8, r0
        MaskIfGreaterThan(x, Dup<IntegerType>(threshold));
    d0fa:	f06f 407c 	mvn.w	r0, #4227858432	; 0xfc000000
    d0fe:	f006 fe36 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d102:	4601      	mov	r1, r0
    d104:	4620      	mov	r0, r4
    d106:	f006 fe49 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d10a:	4607      	mov	r7, r0
        MaskIfLessThan(x, Dup<IntegerType>(-threshold));
    d10c:	480b      	ldr	r0, [pc, #44]	; (d13c <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi5EiEET0_S1_+0x5c>)
    d10e:	f006 fe2e 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d112:	4601      	mov	r1, r0
    d114:	4620      	mov	r0, r4
    d116:	f006 fe39 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d11a:	4605      	mov	r5, r0
    IntegerType result = ShiftLeft(x, Exponent);
    d11c:	2105      	movs	r1, #5
    d11e:	4620      	mov	r0, r4
    d120:	f007 fc63 	bl	149ea <_ZN8gemmlowp9ShiftLeftIiEET_S1_i>
    d124:	4602      	mov	r2, r0
    result = SelectUsingMask(positive_mask, max, result);
    d126:	4641      	mov	r1, r8
    d128:	4638      	mov	r0, r7
    d12a:	f007 fc7f 	bl	14a2c <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>
    d12e:	4602      	mov	r2, r0
    result = SelectUsingMask(negative_mask, min, result);
    d130:	4631      	mov	r1, r6
    d132:	4628      	mov	r0, r5
    d134:	f007 fc7a 	bl	14a2c <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>
}
    d138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d13c:	fc000001 	.word	0xfc000001

0000d140 <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>:
FixedPoint<tRawType, 0> exp_on_negative_values(
    d140:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d144:	4606      	mov	r6, r0
    retval.raw() = Dup<RawType>(x);
    d146:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
    d14a:	f006 fe10 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d14e:	4604      	mov	r4, r0
    d150:	2001      	movs	r0, #1
    d152:	f006 fe0c 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d156:	4601      	mov	r1, r0
  InputF mask = kOneQuarter - InputF::FromScalarRaw(1);
    d158:	4620      	mov	r0, r4
    d15a:	f007 fcfe 	bl	14b5a <_ZN8gemmlowpmiIiLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>
    d15e:	4601      	mov	r1, r0
  InputF a_mod_quarter_minus_one_quarter = (a & mask) - kOneQuarter;
    d160:	4630      	mov	r0, r6
    d162:	f007 fcfe 	bl	14b62 <_ZN8gemmlowpanIiLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>
    d166:	4621      	mov	r1, r4
    d168:	f007 fcf7 	bl	14b5a <_ZN8gemmlowpmiIiLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>
    d16c:	4605      	mov	r5, r0
  ResultF result = exp_on_interval_between_negative_one_quarter_and_0_excl(
    d16e:	f007 fd3c 	bl	14bea <_ZN8gemmlowp7RescaleILi0EiLi5EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
    d172:	f7ff ff0f 	bl	cf94 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIiEENS_10FixedPointIT_Li0EEES3_>
    d176:	4604      	mov	r4, r0
  tRawType remainder = (a_mod_quarter_minus_one_quarter - a).raw();
    d178:	4631      	mov	r1, r6
    d17a:	4628      	mov	r0, r5
    d17c:	f007 fced 	bl	14b5a <_ZN8gemmlowpmiIiLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>
    d180:	4605      	mov	r5, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    d182:	2000      	movs	r0, #0
    d184:	f006 fdf3 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d188:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    d18a:	2000      	movs	r0, #0
    d18c:	f006 fdef 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d190:	4682      	mov	sl, r0
  const IntegerType one = Dup<IntegerType>(1);
    d192:	2001      	movs	r0, #1
    d194:	f006 fdeb 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d198:	4607      	mov	r7, r0
  const IntegerType remainder = BitAnd(x, mask);
    d19a:	f8df b428 	ldr.w	fp, [pc, #1064]	; d5c4 <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x484>
    d19e:	4641      	mov	r1, r8
    d1a0:	4658      	mov	r0, fp
    d1a2:	f006 fde5 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d1a6:	4681      	mov	r9, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d1a8:	2101      	movs	r1, #1
    d1aa:	4640      	mov	r0, r8
    d1ac:	f006 fde2 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d1b0:	4680      	mov	r8, r0
    d1b2:	4651      	mov	r1, sl
    d1b4:	4658      	mov	r0, fp
    d1b6:	f006 fde9 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d1ba:	4639      	mov	r1, r7
    d1bc:	f006 fdd8 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d1c0:	4601      	mov	r1, r0
    d1c2:	4640      	mov	r0, r8
    d1c4:	f006 fdd8 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d1c8:	4682      	mov	sl, r0
  return Add(ShiftRight(x, exponent),
    d1ca:	2100      	movs	r1, #0
    d1cc:	4658      	mov	r0, fp
    d1ce:	f006 fdd1 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d1d2:	4680      	mov	r8, r0
    d1d4:	4651      	mov	r1, sl
    d1d6:	4648      	mov	r0, r9
    d1d8:	f006 fde0 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d1dc:	4639      	mov	r1, r7
    d1de:	f006 fdc7 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d1e2:	4601      	mov	r1, r0
    d1e4:	4640      	mov	r0, r8
    d1e6:	f006 fdc7 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d1ea:	f006 fdc0 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d1ee:	4680      	mov	r8, r0
  GEMMLOWP_EXP_BARREL_SHIFTER(-2, 1672461947);
    d1f0:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
    d1f4:	f006 fdbb 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d1f8:	4601      	mov	r1, r0
    d1fa:	4628      	mov	r0, r5
    d1fc:	f006 fdb8 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d200:	f006 fdbe 	bl	13d80 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
    d204:	4607      	mov	r7, r0
    d206:	4641      	mov	r1, r8
    d208:	4620      	mov	r0, r4
    d20a:	f7ff fe8b 	bl	cf24 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d20e:	4601      	mov	r1, r0
    d210:	4622      	mov	r2, r4
    d212:	4638      	mov	r0, r7
    d214:	f007 fc4e 	bl	14ab4 <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
    d218:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    d21a:	2000      	movs	r0, #0
    d21c:	f006 fda7 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d220:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    d222:	2000      	movs	r0, #0
    d224:	f006 fda3 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d228:	4682      	mov	sl, r0
  const IntegerType one = Dup<IntegerType>(1);
    d22a:	2001      	movs	r0, #1
    d22c:	f006 fd9f 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d230:	4607      	mov	r7, r0
  const IntegerType remainder = BitAnd(x, mask);
    d232:	f8df b394 	ldr.w	fp, [pc, #916]	; d5c8 <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x488>
    d236:	4641      	mov	r1, r8
    d238:	4658      	mov	r0, fp
    d23a:	f006 fd99 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d23e:	4681      	mov	r9, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d240:	2101      	movs	r1, #1
    d242:	4640      	mov	r0, r8
    d244:	f006 fd96 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d248:	4680      	mov	r8, r0
    d24a:	4651      	mov	r1, sl
    d24c:	4658      	mov	r0, fp
    d24e:	f006 fd9d 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d252:	4639      	mov	r1, r7
    d254:	f006 fd8c 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d258:	4601      	mov	r1, r0
    d25a:	4640      	mov	r0, r8
    d25c:	f006 fd8c 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d260:	4682      	mov	sl, r0
  return Add(ShiftRight(x, exponent),
    d262:	2100      	movs	r1, #0
    d264:	4658      	mov	r0, fp
    d266:	f006 fd85 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d26a:	4680      	mov	r8, r0
    d26c:	4651      	mov	r1, sl
    d26e:	4648      	mov	r0, r9
    d270:	f006 fd94 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d274:	4639      	mov	r1, r7
    d276:	f006 fd7b 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d27a:	4601      	mov	r1, r0
    d27c:	4640      	mov	r0, r8
    d27e:	f006 fd7b 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d282:	f006 fd74 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d286:	4680      	mov	r8, r0
  GEMMLOWP_EXP_BARREL_SHIFTER(-1, 1302514674);
    d288:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
    d28c:	f006 fd6f 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d290:	4601      	mov	r1, r0
    d292:	4628      	mov	r0, r5
    d294:	f006 fd6c 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d298:	f006 fd72 	bl	13d80 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
    d29c:	4607      	mov	r7, r0
    d29e:	4641      	mov	r1, r8
    d2a0:	4620      	mov	r0, r4
    d2a2:	f7ff fe3f 	bl	cf24 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d2a6:	4601      	mov	r1, r0
    d2a8:	4622      	mov	r2, r4
    d2aa:	4638      	mov	r0, r7
    d2ac:	f007 fc02 	bl	14ab4 <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
    d2b0:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    d2b2:	2000      	movs	r0, #0
    d2b4:	f006 fd5b 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d2b8:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    d2ba:	2000      	movs	r0, #0
    d2bc:	f006 fd57 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d2c0:	4682      	mov	sl, r0
  const IntegerType one = Dup<IntegerType>(1);
    d2c2:	2001      	movs	r0, #1
    d2c4:	f006 fd53 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d2c8:	4607      	mov	r7, r0
  const IntegerType remainder = BitAnd(x, mask);
    d2ca:	f8df b300 	ldr.w	fp, [pc, #768]	; d5cc <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x48c>
    d2ce:	4641      	mov	r1, r8
    d2d0:	4658      	mov	r0, fp
    d2d2:	f006 fd4d 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d2d6:	4681      	mov	r9, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d2d8:	2101      	movs	r1, #1
    d2da:	4640      	mov	r0, r8
    d2dc:	f006 fd4a 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d2e0:	4680      	mov	r8, r0
    d2e2:	4651      	mov	r1, sl
    d2e4:	4658      	mov	r0, fp
    d2e6:	f006 fd51 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d2ea:	4639      	mov	r1, r7
    d2ec:	f006 fd40 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d2f0:	4601      	mov	r1, r0
    d2f2:	4640      	mov	r0, r8
    d2f4:	f006 fd40 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d2f8:	4682      	mov	sl, r0
  return Add(ShiftRight(x, exponent),
    d2fa:	2100      	movs	r1, #0
    d2fc:	4658      	mov	r0, fp
    d2fe:	f006 fd39 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d302:	4680      	mov	r8, r0
    d304:	4651      	mov	r1, sl
    d306:	4648      	mov	r0, r9
    d308:	f006 fd48 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d30c:	4639      	mov	r1, r7
    d30e:	f006 fd2f 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d312:	4601      	mov	r1, r0
    d314:	4640      	mov	r0, r8
    d316:	f006 fd2f 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d31a:	f006 fd28 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d31e:	4680      	mov	r8, r0
  GEMMLOWP_EXP_BARREL_SHIFTER(+0, 790015084);
    d320:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
    d324:	f006 fd23 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d328:	4601      	mov	r1, r0
    d32a:	4628      	mov	r0, r5
    d32c:	f006 fd20 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d330:	f006 fd26 	bl	13d80 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
    d334:	4607      	mov	r7, r0
    d336:	4641      	mov	r1, r8
    d338:	4620      	mov	r0, r4
    d33a:	f7ff fdf3 	bl	cf24 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d33e:	4601      	mov	r1, r0
    d340:	4622      	mov	r2, r4
    d342:	4638      	mov	r0, r7
    d344:	f007 fbb6 	bl	14ab4 <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
    d348:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    d34a:	2000      	movs	r0, #0
    d34c:	f006 fd0f 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d350:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    d352:	2000      	movs	r0, #0
    d354:	f006 fd0b 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d358:	4682      	mov	sl, r0
  const IntegerType one = Dup<IntegerType>(1);
    d35a:	2001      	movs	r0, #1
    d35c:	f006 fd07 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d360:	4607      	mov	r7, r0
  const IntegerType remainder = BitAnd(x, mask);
    d362:	f8df b26c 	ldr.w	fp, [pc, #620]	; d5d0 <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x490>
    d366:	4641      	mov	r1, r8
    d368:	4658      	mov	r0, fp
    d36a:	f006 fd01 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d36e:	4681      	mov	r9, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d370:	2101      	movs	r1, #1
    d372:	4640      	mov	r0, r8
    d374:	f006 fcfe 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d378:	4680      	mov	r8, r0
    d37a:	4651      	mov	r1, sl
    d37c:	4658      	mov	r0, fp
    d37e:	f006 fd05 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d382:	4639      	mov	r1, r7
    d384:	f006 fcf4 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d388:	4601      	mov	r1, r0
    d38a:	4640      	mov	r0, r8
    d38c:	f006 fcf4 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d390:	4682      	mov	sl, r0
  return Add(ShiftRight(x, exponent),
    d392:	2100      	movs	r1, #0
    d394:	4658      	mov	r0, fp
    d396:	f006 fced 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d39a:	4680      	mov	r8, r0
    d39c:	4651      	mov	r1, sl
    d39e:	4648      	mov	r0, r9
    d3a0:	f006 fcfc 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d3a4:	4639      	mov	r1, r7
    d3a6:	f006 fce3 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d3aa:	4601      	mov	r1, r0
    d3ac:	4640      	mov	r0, r8
    d3ae:	f006 fce3 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d3b2:	f006 fcdc 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d3b6:	4680      	mov	r8, r0
  GEMMLOWP_EXP_BARREL_SHIFTER(+1, 290630308);
    d3b8:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
    d3bc:	f006 fcd7 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d3c0:	4601      	mov	r1, r0
    d3c2:	4628      	mov	r0, r5
    d3c4:	f006 fcd4 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d3c8:	f006 fcda 	bl	13d80 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
    d3cc:	4607      	mov	r7, r0
    d3ce:	4641      	mov	r1, r8
    d3d0:	4620      	mov	r0, r4
    d3d2:	f7ff fda7 	bl	cf24 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d3d6:	4601      	mov	r1, r0
    d3d8:	4622      	mov	r2, r4
    d3da:	4638      	mov	r0, r7
    d3dc:	f007 fb6a 	bl	14ab4 <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
    d3e0:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    d3e2:	2000      	movs	r0, #0
    d3e4:	f006 fcc3 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d3e8:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    d3ea:	2000      	movs	r0, #0
    d3ec:	f006 fcbf 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d3f0:	4682      	mov	sl, r0
  const IntegerType one = Dup<IntegerType>(1);
    d3f2:	2001      	movs	r0, #1
    d3f4:	f006 fcbb 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d3f8:	4607      	mov	r7, r0
  const IntegerType remainder = BitAnd(x, mask);
    d3fa:	f8df b1d8 	ldr.w	fp, [pc, #472]	; d5d4 <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x494>
    d3fe:	4641      	mov	r1, r8
    d400:	4658      	mov	r0, fp
    d402:	f006 fcb5 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d406:	4681      	mov	r9, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d408:	2101      	movs	r1, #1
    d40a:	4640      	mov	r0, r8
    d40c:	f006 fcb2 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d410:	4680      	mov	r8, r0
    d412:	4651      	mov	r1, sl
    d414:	4658      	mov	r0, fp
    d416:	f006 fcb9 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d41a:	4639      	mov	r1, r7
    d41c:	f006 fca8 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d420:	4601      	mov	r1, r0
    d422:	4640      	mov	r0, r8
    d424:	f006 fca8 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d428:	4682      	mov	sl, r0
  return Add(ShiftRight(x, exponent),
    d42a:	2100      	movs	r1, #0
    d42c:	4658      	mov	r0, fp
    d42e:	f006 fca1 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d432:	4680      	mov	r8, r0
    d434:	4651      	mov	r1, sl
    d436:	4648      	mov	r0, r9
    d438:	f006 fcb0 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d43c:	4639      	mov	r1, r7
    d43e:	f006 fc97 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d442:	4601      	mov	r1, r0
    d444:	4640      	mov	r0, r8
    d446:	f006 fc97 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d44a:	f006 fc90 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d44e:	4680      	mov	r8, r0
  GEMMLOWP_EXP_BARREL_SHIFTER(+2, 39332535);
    d450:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
    d454:	f006 fc8b 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d458:	4601      	mov	r1, r0
    d45a:	4628      	mov	r0, r5
    d45c:	f006 fc88 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d460:	f006 fc8e 	bl	13d80 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
    d464:	4607      	mov	r7, r0
    d466:	4641      	mov	r1, r8
    d468:	4620      	mov	r0, r4
    d46a:	f7ff fd5b 	bl	cf24 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d46e:	4601      	mov	r1, r0
    d470:	4622      	mov	r2, r4
    d472:	4638      	mov	r0, r7
    d474:	f007 fb1e 	bl	14ab4 <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
    d478:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    d47a:	2000      	movs	r0, #0
    d47c:	f006 fc77 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d480:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    d482:	2000      	movs	r0, #0
    d484:	f006 fc73 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d488:	4682      	mov	sl, r0
  const IntegerType one = Dup<IntegerType>(1);
    d48a:	2001      	movs	r0, #1
    d48c:	f006 fc6f 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d490:	4607      	mov	r7, r0
  const IntegerType remainder = BitAnd(x, mask);
    d492:	f8df b144 	ldr.w	fp, [pc, #324]	; d5d8 <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x498>
    d496:	4641      	mov	r1, r8
    d498:	4658      	mov	r0, fp
    d49a:	f006 fc69 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d49e:	4681      	mov	r9, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d4a0:	2101      	movs	r1, #1
    d4a2:	4640      	mov	r0, r8
    d4a4:	f006 fc66 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d4a8:	4680      	mov	r8, r0
    d4aa:	4651      	mov	r1, sl
    d4ac:	4658      	mov	r0, fp
    d4ae:	f006 fc6d 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d4b2:	4639      	mov	r1, r7
    d4b4:	f006 fc5c 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d4b8:	4601      	mov	r1, r0
    d4ba:	4640      	mov	r0, r8
    d4bc:	f006 fc5c 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d4c0:	4682      	mov	sl, r0
  return Add(ShiftRight(x, exponent),
    d4c2:	2100      	movs	r1, #0
    d4c4:	4658      	mov	r0, fp
    d4c6:	f006 fc55 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d4ca:	4680      	mov	r8, r0
    d4cc:	4651      	mov	r1, sl
    d4ce:	4648      	mov	r0, r9
    d4d0:	f006 fc64 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d4d4:	4639      	mov	r1, r7
    d4d6:	f006 fc4b 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d4da:	4601      	mov	r1, r0
    d4dc:	4640      	mov	r0, r8
    d4de:	f006 fc4b 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d4e2:	f006 fc44 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d4e6:	4680      	mov	r8, r0
  GEMMLOWP_EXP_BARREL_SHIFTER(+3, 720401);
    d4e8:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
    d4ec:	f006 fc3f 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d4f0:	4601      	mov	r1, r0
    d4f2:	4628      	mov	r0, r5
    d4f4:	f006 fc3c 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d4f8:	f006 fc42 	bl	13d80 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
    d4fc:	4607      	mov	r7, r0
    d4fe:	4641      	mov	r1, r8
    d500:	4620      	mov	r0, r4
    d502:	f7ff fd0f 	bl	cf24 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d506:	4601      	mov	r1, r0
    d508:	4622      	mov	r2, r4
    d50a:	4638      	mov	r0, r7
    d50c:	f007 fad2 	bl	14ab4 <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
    d510:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    d512:	2000      	movs	r0, #0
    d514:	f006 fc2b 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d518:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    d51a:	2000      	movs	r0, #0
    d51c:	f006 fc27 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d520:	4682      	mov	sl, r0
  const IntegerType one = Dup<IntegerType>(1);
    d522:	2001      	movs	r0, #1
    d524:	f006 fc23 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d528:	4607      	mov	r7, r0
  const IntegerType remainder = BitAnd(x, mask);
    d52a:	4641      	mov	r1, r8
    d52c:	20f2      	movs	r0, #242	; 0xf2
    d52e:	f006 fc1f 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d532:	4681      	mov	r9, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d534:	2101      	movs	r1, #1
    d536:	4640      	mov	r0, r8
    d538:	f006 fc1c 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d53c:	4680      	mov	r8, r0
    d53e:	4651      	mov	r1, sl
    d540:	20f2      	movs	r0, #242	; 0xf2
    d542:	f006 fc23 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d546:	4639      	mov	r1, r7
    d548:	f006 fc12 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d54c:	4601      	mov	r1, r0
    d54e:	4640      	mov	r0, r8
    d550:	f006 fc12 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d554:	4682      	mov	sl, r0
  return Add(ShiftRight(x, exponent),
    d556:	2100      	movs	r1, #0
    d558:	20f2      	movs	r0, #242	; 0xf2
    d55a:	f006 fc0b 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d55e:	4680      	mov	r8, r0
    d560:	4651      	mov	r1, sl
    d562:	4648      	mov	r0, r9
    d564:	f006 fc1a 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d568:	4639      	mov	r1, r7
    d56a:	f006 fc01 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d56e:	4601      	mov	r1, r0
    d570:	4640      	mov	r0, r8
    d572:	f006 fc01 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d576:	f006 fbfa 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d57a:	4607      	mov	r7, r0
  GEMMLOWP_EXP_BARREL_SHIFTER(+4, 242);
    d57c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
    d580:	f006 fbf5 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d584:	4601      	mov	r1, r0
    d586:	4628      	mov	r0, r5
    d588:	f006 fbf2 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d58c:	f006 fbf8 	bl	13d80 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
    d590:	4605      	mov	r5, r0
    d592:	4639      	mov	r1, r7
    d594:	4620      	mov	r0, r4
    d596:	f7ff fcc5 	bl	cf24 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d59a:	4601      	mov	r1, r0
    d59c:	4622      	mov	r2, r4
    d59e:	4628      	mov	r0, r5
    d5a0:	f007 fa88 	bl	14ab4 <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
    d5a4:	4604      	mov	r4, r0
  result = SelectUsingMask(MaskIfZero(a), ResultF::One(), result);
    d5a6:	4630      	mov	r0, r6
    d5a8:	f007 fb1b 	bl	14be2 <_ZN8gemmlowp10MaskIfZeroIiLi5EEET_NS_10FixedPointIS1_XT0_EEE>
    d5ac:	4605      	mov	r5, r0
    retval.raw() = Dup<RawType>(x);
    d5ae:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    d5b2:	f006 fbdc 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d5b6:	4601      	mov	r1, r0
  result = SelectUsingMask(MaskIfZero(a), ResultF::One(), result);
    d5b8:	4622      	mov	r2, r4
    d5ba:	4628      	mov	r0, r5
    d5bc:	f007 fa7a 	bl	14ab4 <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
}
    d5c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d5c4:	63afbe7b 	.word	0x63afbe7b
    d5c8:	4da2cbf2 	.word	0x4da2cbf2
    d5cc:	2f16ac6c 	.word	0x2f16ac6c
    d5d0:	1152aaa4 	.word	0x1152aaa4
    d5d4:	02582ab7 	.word	0x02582ab7
    d5d8:	000afe11 	.word	0x000afe11

0000d5dc <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode>:
      return kTfLiteError;
  }
  return kTfLiteOk;
}

TfLiteStatus MaxEval(TfLiteContext* context, TfLiteNode* node) {
    d5dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d5e0:	b082      	sub	sp, #8
  TFLITE_DCHECK(node->builtin_data != nullptr);
    d5e2:	694f      	ldr	r7, [r1, #20]
    d5e4:	b35f      	cbz	r7, d63e <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x62>
    d5e6:	4604      	mov	r4, r0
    d5e8:	460d      	mov	r5, r1
  auto* params = reinterpret_cast<TfLitePoolParams*>(node->builtin_data);

  TFLITE_DCHECK(node->user_data != nullptr);
    d5ea:	f8d1 8010 	ldr.w	r8, [r1, #16]
    d5ee:	f1b8 0f00 	cmp.w	r8, #0
    d5f2:	d026      	beq.n	d642 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x66>
  const OpDataPooling* data =
      static_cast<const OpDataPooling*>(node->user_data);

  const TfLiteEvalTensor* input =
      micro::GetEvalInput(context, node, kPoolingInputTensor);
    d5f4:	4b23      	ldr	r3, [pc, #140]	; (d684 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0xa8>)
    d5f6:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    d5f8:	b328      	cbz	r0, d646 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x6a>
  TFLITE_DCHECK(node != nullptr);
    d5fa:	b335      	cbz	r5, d64a <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x6e>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    d5fc:	6d42      	ldr	r2, [r0, #84]	; 0x54
    d5fe:	682b      	ldr	r3, [r5, #0]
    d600:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    d604:	6859      	ldr	r1, [r3, #4]
    d606:	4790      	blx	r2
    d608:	4606      	mov	r6, r0
  TfLiteEvalTensor* output =
      micro::GetEvalOutput(context, node, kPoolingOutputTensor);
    d60a:	4b1f      	ldr	r3, [pc, #124]	; (d688 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0xac>)
    d60c:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    d60e:	b1f4      	cbz	r4, d64e <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x72>
  TFLITE_DCHECK(node != nullptr);
    d610:	b1fd      	cbz	r5, d652 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x76>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    d612:	6d62      	ldr	r2, [r4, #84]	; 0x54
    d614:	686b      	ldr	r3, [r5, #4]
    d616:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    d61a:	6859      	ldr	r1, [r3, #4]
    d61c:	4620      	mov	r0, r4
    d61e:	4790      	blx	r2

  switch (input->type) {
    d620:	7a33      	ldrb	r3, [r6, #8]
    d622:	2b01      	cmp	r3, #1
    d624:	d017      	beq.n	d656 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x7a>
    d626:	2b09      	cmp	r3, #9
    d628:	d021      	beq.n	d66e <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x92>
      break;
    case kTfLiteInt8:
      MaxPoolingEvalQuantized(context, node, params, data, input, output);
      break;
    default:
      TF_LITE_KERNEL_LOG(context, "Type %s not currently supported.",
    d62a:	6965      	ldr	r5, [r4, #20]
    d62c:	4618      	mov	r0, r3
    d62e:	f7fb fdeb 	bl	9208 <TfLiteTypeGetName>
    d632:	4602      	mov	r2, r0
    d634:	4915      	ldr	r1, [pc, #84]	; (d68c <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0xb0>)
    d636:	4620      	mov	r0, r4
    d638:	47a8      	blx	r5
                         TfLiteTypeGetName(input->type));
      return kTfLiteError;
    d63a:	2001      	movs	r0, #1
    d63c:	e014      	b.n	d668 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x8c>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    d63e:	f008 fd3c 	bl	160ba <abort>
  TFLITE_DCHECK(node->user_data != nullptr);
    d642:	f008 fd3a 	bl	160ba <abort>
  TFLITE_DCHECK(context != nullptr);
    d646:	f008 fd38 	bl	160ba <abort>
  TFLITE_DCHECK(node != nullptr);
    d64a:	f008 fd36 	bl	160ba <abort>
  TFLITE_DCHECK(context != nullptr);
    d64e:	f008 fd34 	bl	160ba <abort>
  TFLITE_DCHECK(node != nullptr);
    d652:	f008 fd32 	bl	160ba <abort>
      MaxPoolingEvalFloat(context, node, params, data, input, output);
    d656:	9001      	str	r0, [sp, #4]
    d658:	9600      	str	r6, [sp, #0]
    d65a:	4643      	mov	r3, r8
    d65c:	463a      	mov	r2, r7
    d65e:	4629      	mov	r1, r5
    d660:	4620      	mov	r0, r4
    d662:	f007 fcf1 	bl	15048 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_>
  }
  return kTfLiteOk;
    d666:	2000      	movs	r0, #0
}
    d668:	b002      	add	sp, #8
    d66a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      MaxPoolingEvalQuantized(context, node, params, data, input, output);
    d66e:	9001      	str	r0, [sp, #4]
    d670:	9600      	str	r6, [sp, #0]
    d672:	4643      	mov	r3, r8
    d674:	463a      	mov	r2, r7
    d676:	4629      	mov	r1, r5
    d678:	4620      	mov	r0, r4
    d67a:	f008 f882 	bl	15782 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_>
  return kTfLiteOk;
    d67e:	2000      	movs	r0, #0
      break;
    d680:	e7f2      	b.n	d668 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x8c>
    d682:	bf00      	nop
    d684:	00027478 	.word	0x00027478
    d688:	0002747c 	.word	0x0002747c
    d68c:	000273d0 	.word	0x000273d0

0000d690 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus AverageEval(TfLiteContext* context, TfLiteNode* node) {
    d690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d694:	b082      	sub	sp, #8
  TFLITE_DCHECK(node->builtin_data != nullptr);
    d696:	694f      	ldr	r7, [r1, #20]
    d698:	b35f      	cbz	r7, d6f2 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x62>
    d69a:	4604      	mov	r4, r0
    d69c:	460d      	mov	r5, r1
  TFLITE_DCHECK(node->user_data != nullptr);
    d69e:	f8d1 8010 	ldr.w	r8, [r1, #16]
    d6a2:	f1b8 0f00 	cmp.w	r8, #0
    d6a6:	d026      	beq.n	d6f6 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x66>
      micro::GetEvalInput(context, node, kPoolingInputTensor);
    d6a8:	4b23      	ldr	r3, [pc, #140]	; (d738 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0xa8>)
    d6aa:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    d6ac:	b328      	cbz	r0, d6fa <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x6a>
  TFLITE_DCHECK(node != nullptr);
    d6ae:	b335      	cbz	r5, d6fe <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x6e>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    d6b0:	6d42      	ldr	r2, [r0, #84]	; 0x54
    d6b2:	682b      	ldr	r3, [r5, #0]
    d6b4:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    d6b8:	6859      	ldr	r1, [r3, #4]
    d6ba:	4790      	blx	r2
    d6bc:	4606      	mov	r6, r0
      micro::GetEvalOutput(context, node, kPoolingOutputTensor);
    d6be:	4b1f      	ldr	r3, [pc, #124]	; (d73c <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0xac>)
    d6c0:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    d6c2:	b1f4      	cbz	r4, d702 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x72>
  TFLITE_DCHECK(node != nullptr);
    d6c4:	b1fd      	cbz	r5, d706 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x76>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    d6c6:	6d62      	ldr	r2, [r4, #84]	; 0x54
    d6c8:	686b      	ldr	r3, [r5, #4]
    d6ca:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    d6ce:	6859      	ldr	r1, [r3, #4]
    d6d0:	4620      	mov	r0, r4
    d6d2:	4790      	blx	r2
  switch (input->type) {
    d6d4:	7a33      	ldrb	r3, [r6, #8]
    d6d6:	2b01      	cmp	r3, #1
    d6d8:	d017      	beq.n	d70a <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x7a>
    d6da:	2b09      	cmp	r3, #9
    d6dc:	d021      	beq.n	d722 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x92>
      TF_LITE_KERNEL_LOG(context, "Input type %s is not currently supported",
    d6de:	6965      	ldr	r5, [r4, #20]
    d6e0:	4618      	mov	r0, r3
    d6e2:	f7fb fd91 	bl	9208 <TfLiteTypeGetName>
    d6e6:	4602      	mov	r2, r0
    d6e8:	4915      	ldr	r1, [pc, #84]	; (d740 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0xb0>)
    d6ea:	4620      	mov	r0, r4
    d6ec:	47a8      	blx	r5
      return kTfLiteError;
    d6ee:	2001      	movs	r0, #1
    d6f0:	e014      	b.n	d71c <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x8c>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    d6f2:	f008 fce2 	bl	160ba <abort>
  TFLITE_DCHECK(node->user_data != nullptr);
    d6f6:	f008 fce0 	bl	160ba <abort>
  TFLITE_DCHECK(context != nullptr);
    d6fa:	f008 fcde 	bl	160ba <abort>
  TFLITE_DCHECK(node != nullptr);
    d6fe:	f008 fcdc 	bl	160ba <abort>
  TFLITE_DCHECK(context != nullptr);
    d702:	f008 fcda 	bl	160ba <abort>
  TFLITE_DCHECK(node != nullptr);
    d706:	f008 fcd8 	bl	160ba <abort>
      AveragePoolingEvalFloat(context, node, params, data, input, output);
    d70a:	9001      	str	r0, [sp, #4]
    d70c:	9600      	str	r6, [sp, #0]
    d70e:	4643      	mov	r3, r8
    d710:	463a      	mov	r2, r7
    d712:	4629      	mov	r1, r5
    d714:	4620      	mov	r0, r4
    d716:	f007 fac6 	bl	14ca6 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_>
  return kTfLiteOk;
    d71a:	2000      	movs	r0, #0
}
    d71c:	b002      	add	sp, #8
    d71e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      AveragePoolingEvalQuantized(context, node, params, data, input, output);
    d722:	9001      	str	r0, [sp, #4]
    d724:	9600      	str	r6, [sp, #0]
    d726:	4643      	mov	r3, r8
    d728:	463a      	mov	r2, r7
    d72a:	4629      	mov	r1, r5
    d72c:	4620      	mov	r0, r4
    d72e:	f007 fe59 	bl	153e4 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_>
  return kTfLiteOk;
    d732:	2000      	movs	r0, #0
      break;
    d734:	e7f2      	b.n	d71c <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x8c>
    d736:	bf00      	nop
    d738:	00027478 	.word	0x00027478
    d73c:	0002747c 	.word	0x0002747c
    d740:	000273f4 	.word	0x000273f4

0000d744 <_ZN6tflite24Register_AVERAGE_POOL_2DEv>:
  return context->AllocatePersistentBuffer(context, sizeof(OpDataPooling));
}

}  // namespace

TfLiteRegistration Register_AVERAGE_POOL_2D() {
    d744:	b470      	push	{r4, r5, r6}
    d746:	4606      	mov	r6, r0
          /*prepare=*/PoolingPrepare,
          /*invoke=*/AverageEval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    d748:	4604      	mov	r4, r0
    d74a:	4d05      	ldr	r5, [pc, #20]	; (d760 <_ZN6tflite24Register_AVERAGE_POOL_2DEv+0x1c>)
    d74c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    d74e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    d750:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    d754:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    d758:	4630      	mov	r0, r6
    d75a:	bc70      	pop	{r4, r5, r6}
    d75c:	4770      	bx	lr
    d75e:	bf00      	nop
    d760:	00017090 	.word	0x00017090

0000d764 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode>:
      params->filter_width, params->padding, &out_height, &out_width);

  return kTfLiteOk;
}

TfLiteStatus PoolingPrepare(TfLiteContext* context, TfLiteNode* node) {
    d764:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    d768:	b083      	sub	sp, #12
  TFLITE_DCHECK(node->builtin_data != nullptr);
    d76a:	694f      	ldr	r7, [r1, #20]
    d76c:	b34f      	cbz	r7, d7c2 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x5e>
    d76e:	4605      	mov	r5, r0
    d770:	460c      	mov	r4, r1
  auto* params = reinterpret_cast<TfLitePoolParams*>(node->builtin_data);

  TFLITE_DCHECK(node->user_data != nullptr);
    d772:	690e      	ldr	r6, [r1, #16]
    d774:	b33e      	cbz	r6, d7c6 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x62>
  OpDataPooling* data = static_cast<OpDataPooling*>(node->user_data);

  const TfLiteTensor* input = GetInput(context, node, kPoolingInputTensor);
    d776:	2200      	movs	r2, #0
    d778:	f006 fa26 	bl	13bc8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    d77c:	4680      	mov	r8, r0
    d77e:	b320      	cbz	r0, d7ca <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x66>
  TfLiteTensor* output = GetOutput(context, node, kPoolingOutputTensor);
    d780:	2200      	movs	r2, #0
    d782:	4621      	mov	r1, r4
    d784:	4628      	mov	r0, r5
    d786:	f006 fa3e 	bl	13c06 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    d78a:	4681      	mov	r9, r0
    d78c:	b350      	cbz	r0, d7e4 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x80>

  TF_LITE_ENSURE_STATUS(
    d78e:	9600      	str	r6, [sp, #0]
    d790:	4603      	mov	r3, r0
    d792:	4642      	mov	r2, r8
    d794:	4639      	mov	r1, r7
    d796:	4628      	mov	r0, r5
    d798:	f007 fa33 	bl	14c02 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE>
    d79c:	4604      	mov	r4, r0
    d79e:	b9e8      	cbnz	r0, d7dc <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x78>
      CalculateOpDataPooling(context, params, input, output, data));

  if (input->type == kTfLiteFloat32) {
    d7a0:	f898 3000 	ldrb.w	r3, [r8]
    d7a4:	2b01      	cmp	r3, #1
    d7a6:	d027      	beq.n	d7f8 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x94>
    CalculateActivationRange(params->activation, &data->activation_min_f32,
                             &data->activation_max_f32);
  } else if (input->type == kTfLiteInt8) {
    d7a8:	2b09      	cmp	r3, #9
    d7aa:	d117      	bne.n	d7dc <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x78>
    CalculateActivationRangeQuantized(context, params->activation, output,
    d7ac:	7d39      	ldrb	r1, [r7, #20]
    d7ae:	f106 0314 	add.w	r3, r6, #20
    d7b2:	9300      	str	r3, [sp, #0]
    d7b4:	f106 0310 	add.w	r3, r6, #16
    d7b8:	464a      	mov	r2, r9
    d7ba:	4628      	mov	r0, r5
    d7bc:	f7fb ff42 	bl	9644 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_>
    d7c0:	e00c      	b.n	d7dc <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x78>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    d7c2:	f008 fc7a 	bl	160ba <abort>
  TFLITE_DCHECK(node->user_data != nullptr);
    d7c6:	f008 fc78 	bl	160ba <abort>
  TF_LITE_ENSURE(context, input != nullptr);
    d7ca:	696c      	ldr	r4, [r5, #20]
    d7cc:	4b0e      	ldr	r3, [pc, #56]	; (d808 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xa4>)
    d7ce:	9300      	str	r3, [sp, #0]
    d7d0:	233a      	movs	r3, #58	; 0x3a
    d7d2:	4a0e      	ldr	r2, [pc, #56]	; (d80c <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xa8>)
    d7d4:	490e      	ldr	r1, [pc, #56]	; (d810 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xac>)
    d7d6:	4628      	mov	r0, r5
    d7d8:	47a0      	blx	r4
    d7da:	2401      	movs	r4, #1
                                      &data->activation_min,
                                      &data->activation_max);
  }

  return kTfLiteOk;
}
    d7dc:	4620      	mov	r0, r4
    d7de:	b003      	add	sp, #12
    d7e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  TF_LITE_ENSURE(context, output != nullptr);
    d7e4:	696c      	ldr	r4, [r5, #20]
    d7e6:	4b0b      	ldr	r3, [pc, #44]	; (d814 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xb0>)
    d7e8:	9300      	str	r3, [sp, #0]
    d7ea:	233c      	movs	r3, #60	; 0x3c
    d7ec:	4a07      	ldr	r2, [pc, #28]	; (d80c <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xa8>)
    d7ee:	4908      	ldr	r1, [pc, #32]	; (d810 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xac>)
    d7f0:	4628      	mov	r0, r5
    d7f2:	47a0      	blx	r4
    d7f4:	2401      	movs	r4, #1
    d7f6:	e7f1      	b.n	d7dc <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x78>
    CalculateActivationRange(params->activation, &data->activation_min_f32,
    d7f8:	f106 021c 	add.w	r2, r6, #28
    d7fc:	f106 0118 	add.w	r1, r6, #24
    d800:	7d38      	ldrb	r0, [r7, #20]
    d802:	f7fc fe7f 	bl	a504 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>
    d806:	e7e9      	b.n	d7dc <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x78>
    d808:	000270e4 	.word	0x000270e4
    d80c:	00027420 	.word	0x00027420
    d810:	000266d0 	.word	0x000266d0
    d814:	0002710c 	.word	0x0002710c

0000d818 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode>:
namespace reshape {

constexpr int kInputTensor = 0;
constexpr int kOutputTensor = 0;

TfLiteStatus ReshapeOutput(TfLiteContext* context, TfLiteNode* node) {
    d818:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d81c:	b084      	sub	sp, #16
    d81e:	4604      	mov	r4, r0
    d820:	460f      	mov	r7, r1
  const TfLiteTensor* input = GetInput(context, node, kInputTensor);
    d822:	2200      	movs	r2, #0
    d824:	f006 f9d0 	bl	13bc8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    d828:	b308      	cbz	r0, d86e <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x56>
    d82a:	4605      	mov	r5, r0
  TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
    d82c:	2200      	movs	r2, #0
    d82e:	4639      	mov	r1, r7
    d830:	4620      	mov	r0, r4
    d832:	f006 f9e8 	bl	13c06 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    d836:	4606      	mov	r6, r0
    d838:	b328      	cbz	r0, d886 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x6e>
  return NumElements(t->dims);
    d83a:	f8d5 8008 	ldr.w	r8, [r5, #8]
  for (int i = 0; i < dims->size; ++i) {
    d83e:	f04f 0c00 	mov.w	ip, #0
  int64_t count = 1;
    d842:	2201      	movs	r2, #1
    d844:	2300      	movs	r3, #0
  for (int i = 0; i < dims->size; ++i) {
    d846:	f8d8 1000 	ldr.w	r1, [r8]
    d84a:	4561      	cmp	r1, ip
    d84c:	dd25      	ble.n	d89a <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x82>
    count *= dims->data[i];
    d84e:	eb08 018c 	add.w	r1, r8, ip, lsl #2
    d852:	f8d1 e004 	ldr.w	lr, [r1, #4]
    d856:	4670      	mov	r0, lr
    d858:	17c1      	asrs	r1, r0, #31
    d85a:	fb02 f101 	mul.w	r1, r2, r1
    d85e:	fb0e 1103 	mla	r1, lr, r3, r1
    d862:	fba2 230e 	umull	r2, r3, r2, lr
    d866:	440b      	add	r3, r1
  for (int i = 0; i < dims->size; ++i) {
    d868:	f10c 0c01 	add.w	ip, ip, #1
    d86c:	e7eb      	b.n	d846 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, input != nullptr);
    d86e:	6965      	ldr	r5, [r4, #20]
    d870:	4b3e      	ldr	r3, [pc, #248]	; (d96c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x154>)
    d872:	9300      	str	r3, [sp, #0]
    d874:	2323      	movs	r3, #35	; 0x23
    d876:	4a3e      	ldr	r2, [pc, #248]	; (d970 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x158>)
    d878:	493e      	ldr	r1, [pc, #248]	; (d974 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x15c>)
    d87a:	4620      	mov	r0, r4
    d87c:	47a8      	blx	r5
    d87e:	2001      	movs	r0, #1
  }

  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
  TF_LITE_ENSURE_EQ(context, num_input_elements, num_output_elements);
  return kTfLiteOk;
}
    d880:	b004      	add	sp, #16
    d882:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TF_LITE_ENSURE(context, output != nullptr);
    d886:	6965      	ldr	r5, [r4, #20]
    d888:	4b3b      	ldr	r3, [pc, #236]	; (d978 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x160>)
    d88a:	9300      	str	r3, [sp, #0]
    d88c:	2325      	movs	r3, #37	; 0x25
    d88e:	4a38      	ldr	r2, [pc, #224]	; (d970 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x158>)
    d890:	4938      	ldr	r1, [pc, #224]	; (d974 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x15c>)
    d892:	4620      	mov	r0, r4
    d894:	47a8      	blx	r5
    d896:	2001      	movs	r0, #1
    d898:	e7f2      	b.n	d880 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x68>
  TfLiteIntArray* output_shape = output->dims;
    d89a:	68b0      	ldr	r0, [r6, #8]
inline int NumInputs(const TfLiteNode* node) { return node->inputs->size; }
    d89c:	683b      	ldr	r3, [r7, #0]
    d89e:	681b      	ldr	r3, [r3, #0]
      output_shape->size == 1 && output_shape->data[0] == 0) {
    d8a0:	2b01      	cmp	r3, #1
    d8a2:	d004      	beq.n	d8ae <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x96>
  for (int i = 0; i < output_shape->size; ++i) {
    d8a4:	2300      	movs	r3, #0
  int stretch_dim = -1;
    d8a6:	f04f 3cff 	mov.w	ip, #4294967295
  int num_output_elements = 1;
    d8aa:	2701      	movs	r7, #1
    d8ac:	e01b      	b.n	d8e6 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xce>
      output_shape->size == 1 && output_shape->data[0] == 0) {
    d8ae:	6803      	ldr	r3, [r0, #0]
  if (NumInputs(node) == 1 &&  // Legacy scalar supported with params.
    d8b0:	2b01      	cmp	r3, #1
    d8b2:	d1f7      	bne.n	d8a4 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x8c>
      output_shape->size == 1 && output_shape->data[0] == 0) {
    d8b4:	6843      	ldr	r3, [r0, #4]
    d8b6:	2b00      	cmp	r3, #0
    d8b8:	d1f4      	bne.n	d8a4 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x8c>
    output_shape->size = 0;
    d8ba:	6003      	str	r3, [r0, #0]
    d8bc:	e7f2      	b.n	d8a4 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x8c>
      TF_LITE_ENSURE_EQ(context, stretch_dim, -1);
    d8be:	6965      	ldr	r5, [r4, #20]
    d8c0:	f04f 33ff 	mov.w	r3, #4294967295
    d8c4:	9303      	str	r3, [sp, #12]
    d8c6:	f8cd c008 	str.w	ip, [sp, #8]
    d8ca:	4b2c      	ldr	r3, [pc, #176]	; (d97c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x164>)
    d8cc:	9301      	str	r3, [sp, #4]
    d8ce:	4b2c      	ldr	r3, [pc, #176]	; (d980 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x168>)
    d8d0:	9300      	str	r3, [sp, #0]
    d8d2:	233a      	movs	r3, #58	; 0x3a
    d8d4:	4a26      	ldr	r2, [pc, #152]	; (d970 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x158>)
    d8d6:	492b      	ldr	r1, [pc, #172]	; (d984 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x16c>)
    d8d8:	4620      	mov	r0, r4
    d8da:	47a8      	blx	r5
    d8dc:	2001      	movs	r0, #1
    d8de:	e7cf      	b.n	d880 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x68>
      num_output_elements *= value;
    d8e0:	fb01 f707 	mul.w	r7, r1, r7
  for (int i = 0; i < output_shape->size; ++i) {
    d8e4:	3301      	adds	r3, #1
    d8e6:	6801      	ldr	r1, [r0, #0]
    d8e8:	4299      	cmp	r1, r3
    d8ea:	dd0a      	ble.n	d902 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xea>
    int value = output_shape->data[i];
    d8ec:	eb00 0183 	add.w	r1, r0, r3, lsl #2
    d8f0:	6849      	ldr	r1, [r1, #4]
    if (value == -1) {
    d8f2:	f1b1 3fff 	cmp.w	r1, #4294967295
    d8f6:	d1f3      	bne.n	d8e0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xc8>
      TF_LITE_ENSURE_EQ(context, stretch_dim, -1);
    d8f8:	f1bc 3fff 	cmp.w	ip, #4294967295
    d8fc:	d1df      	bne.n	d8be <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xa6>
      stretch_dim = i;
    d8fe:	469c      	mov	ip, r3
    d900:	e7f0      	b.n	d8e4 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xcc>
  if (stretch_dim != -1) {
    d902:	f1bc 3fff 	cmp.w	ip, #4294967295
    d906:	d006      	beq.n	d916 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xfe>
    output_shape->data[stretch_dim] = num_input_elements / num_output_elements;
    d908:	fb92 f3f7 	sdiv	r3, r2, r7
    d90c:	eb00 008c 	add.w	r0, r0, ip, lsl #2
    d910:	6043      	str	r3, [r0, #4]
    num_output_elements *= output_shape->data[stretch_dim];
    d912:	fb03 f707 	mul.w	r7, r3, r7
  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
    d916:	7828      	ldrb	r0, [r5, #0]
    d918:	7833      	ldrb	r3, [r6, #0]
    d91a:	4298      	cmp	r0, r3
    d91c:	d10f      	bne.n	d93e <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x126>
  TF_LITE_ENSURE_EQ(context, num_input_elements, num_output_elements);
    d91e:	4297      	cmp	r7, r2
    d920:	d021      	beq.n	d966 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x14e>
    d922:	6965      	ldr	r5, [r4, #20]
    d924:	9703      	str	r7, [sp, #12]
    d926:	9202      	str	r2, [sp, #8]
    d928:	4b17      	ldr	r3, [pc, #92]	; (d988 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x170>)
    d92a:	9301      	str	r3, [sp, #4]
    d92c:	4b17      	ldr	r3, [pc, #92]	; (d98c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x174>)
    d92e:	9300      	str	r3, [sp, #0]
    d930:	2346      	movs	r3, #70	; 0x46
    d932:	4a0f      	ldr	r2, [pc, #60]	; (d970 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x158>)
    d934:	4913      	ldr	r1, [pc, #76]	; (d984 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x16c>)
    d936:	4620      	mov	r0, r4
    d938:	47a8      	blx	r5
    d93a:	2001      	movs	r0, #1
    d93c:	e7a0      	b.n	d880 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x68>
  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
    d93e:	6967      	ldr	r7, [r4, #20]
    d940:	f7fb fc62 	bl	9208 <TfLiteTypeGetName>
    d944:	4605      	mov	r5, r0
    d946:	7830      	ldrb	r0, [r6, #0]
    d948:	f7fb fc5e 	bl	9208 <TfLiteTypeGetName>
    d94c:	9003      	str	r0, [sp, #12]
    d94e:	9502      	str	r5, [sp, #8]
    d950:	4b0f      	ldr	r3, [pc, #60]	; (d990 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x178>)
    d952:	9301      	str	r3, [sp, #4]
    d954:	4b0f      	ldr	r3, [pc, #60]	; (d994 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x17c>)
    d956:	9300      	str	r3, [sp, #0]
    d958:	2345      	movs	r3, #69	; 0x45
    d95a:	4a05      	ldr	r2, [pc, #20]	; (d970 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x158>)
    d95c:	490e      	ldr	r1, [pc, #56]	; (d998 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x180>)
    d95e:	4620      	mov	r0, r4
    d960:	47b8      	blx	r7
    d962:	2001      	movs	r0, #1
    d964:	e78c      	b.n	d880 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x68>
  return kTfLiteOk;
    d966:	2000      	movs	r0, #0
    d968:	e78a      	b.n	d880 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x68>
    d96a:	bf00      	nop
    d96c:	000270e4 	.word	0x000270e4
    d970:	00027480 	.word	0x00027480
    d974:	000266d0 	.word	0x000266d0
    d978:	0002710c 	.word	0x0002710c
    d97c:	000274d0 	.word	0x000274d0
    d980:	000274d4 	.word	0x000274d4
    d984:	00026990 	.word	0x00026990
    d988:	000274e0 	.word	0x000274e0
    d98c:	000274f4 	.word	0x000274f4
    d990:	00026fa4 	.word	0x00026fa4
    d994:	00026fb4 	.word	0x00026fb4
    d998:	0002731c 	.word	0x0002731c

0000d99c <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
    d99c:	b570      	push	{r4, r5, r6, lr}
    d99e:	b084      	sub	sp, #16
    d9a0:	4605      	mov	r5, r0
    d9a2:	460c      	mov	r4, r1
    d9a4:	680b      	ldr	r3, [r1, #0]
    d9a6:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE(context, NumInputs(node) == 1 || NumInputs(node) == 2);
    d9a8:	2b01      	cmp	r3, #1
    d9aa:	d00a      	beq.n	d9c2 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x26>
    d9ac:	2b02      	cmp	r3, #2
    d9ae:	d008      	beq.n	d9c2 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x26>
    d9b0:	6944      	ldr	r4, [r0, #20]
    d9b2:	4b1a      	ldr	r3, [pc, #104]	; (da1c <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x80>)
    d9b4:	9300      	str	r3, [sp, #0]
    d9b6:	234b      	movs	r3, #75	; 0x4b
    d9b8:	4a19      	ldr	r2, [pc, #100]	; (da20 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x84>)
    d9ba:	491a      	ldr	r1, [pc, #104]	; (da24 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x88>)
    d9bc:	47a0      	blx	r4
    d9be:	2001      	movs	r0, #1
    d9c0:	e011      	b.n	d9e6 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x4a>
inline int NumOutputs(const TfLiteNode* node) { return node->outputs->size; }
    d9c2:	6863      	ldr	r3, [r4, #4]
    d9c4:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
    d9c6:	2b01      	cmp	r3, #1
    d9c8:	d00f      	beq.n	d9ea <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x4e>
    d9ca:	696e      	ldr	r6, [r5, #20]
    d9cc:	2401      	movs	r4, #1
    d9ce:	9403      	str	r4, [sp, #12]
    d9d0:	9302      	str	r3, [sp, #8]
    d9d2:	4b15      	ldr	r3, [pc, #84]	; (da28 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x8c>)
    d9d4:	9301      	str	r3, [sp, #4]
    d9d6:	4b15      	ldr	r3, [pc, #84]	; (da2c <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x90>)
    d9d8:	9300      	str	r3, [sp, #0]
    d9da:	234c      	movs	r3, #76	; 0x4c
    d9dc:	4a10      	ldr	r2, [pc, #64]	; (da20 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x84>)
    d9de:	4914      	ldr	r1, [pc, #80]	; (da30 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x94>)
    d9e0:	4628      	mov	r0, r5
    d9e2:	47b0      	blx	r6
    d9e4:	4620      	mov	r0, r4
  TF_LITE_ENSURE_EQ(context, ReshapeOutput(context, node), kTfLiteOk);
  return kTfLiteOk;
}
    d9e6:	b004      	add	sp, #16
    d9e8:	bd70      	pop	{r4, r5, r6, pc}
  TF_LITE_ENSURE_EQ(context, ReshapeOutput(context, node), kTfLiteOk);
    d9ea:	4621      	mov	r1, r4
    d9ec:	4628      	mov	r0, r5
    d9ee:	f7ff ff13 	bl	d818 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode>
    d9f2:	2800      	cmp	r0, #0
    d9f4:	d0f7      	beq.n	d9e6 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x4a>
    d9f6:	696e      	ldr	r6, [r5, #20]
    d9f8:	4621      	mov	r1, r4
    d9fa:	4628      	mov	r0, r5
    d9fc:	f7ff ff0c 	bl	d818 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode>
    da00:	2300      	movs	r3, #0
    da02:	9303      	str	r3, [sp, #12]
    da04:	9002      	str	r0, [sp, #8]
    da06:	4b0b      	ldr	r3, [pc, #44]	; (da34 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x98>)
    da08:	9301      	str	r3, [sp, #4]
    da0a:	4b0b      	ldr	r3, [pc, #44]	; (da38 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x9c>)
    da0c:	9300      	str	r3, [sp, #0]
    da0e:	234d      	movs	r3, #77	; 0x4d
    da10:	4a03      	ldr	r2, [pc, #12]	; (da20 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x84>)
    da12:	4907      	ldr	r1, [pc, #28]	; (da30 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x94>)
    da14:	4628      	mov	r0, r5
    da16:	47b0      	blx	r6
    da18:	2001      	movs	r0, #1
    da1a:	e7e4      	b.n	d9e6 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x4a>
    da1c:	00027508 	.word	0x00027508
    da20:	00027480 	.word	0x00027480
    da24:	000266d0 	.word	0x000266d0
    da28:	00027718 	.word	0x00027718
    da2c:	00027538 	.word	0x00027538
    da30:	00026990 	.word	0x00026990
    da34:	0002754c 	.word	0x0002754c
    da38:	00027558 	.word	0x00027558

0000da3c <_ZN6tflite3ops5micro16Register_RESHAPEEv>:
  return kTfLiteOk;
}

}  // namespace reshape

TfLiteRegistration Register_RESHAPE() {
    da3c:	b470      	push	{r4, r5, r6}
    da3e:	4606      	mov	r6, r0
          /*prepare=*/reshape::Prepare,
          /*invoke=*/reshape::Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    da40:	4604      	mov	r4, r0
    da42:	4d05      	ldr	r5, [pc, #20]	; (da58 <_ZN6tflite3ops5micro16Register_RESHAPEEv+0x1c>)
    da44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    da46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    da48:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    da4c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    da50:	4630      	mov	r0, r6
    da52:	bc70      	pop	{r4, r5, r6}
    da54:	4770      	bx	lr
    da56:	bf00      	nop
    da58:	000170d0 	.word	0x000170d0

0000da5c <_ZN6tflite16Register_SOFTMAXEv>:
      return kTfLiteError;
  }
}
}  // namespace

TfLiteRegistration Register_SOFTMAX() {
    da5c:	b470      	push	{r4, r5, r6}
    da5e:	4606      	mov	r6, r0
          /*prepare=*/SoftmaxPrepare,
          /*invoke=*/SoftmaxEval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    da60:	4604      	mov	r4, r0
    da62:	4d05      	ldr	r5, [pc, #20]	; (da78 <_ZN6tflite16Register_SOFTMAXEv+0x1c>)
    da64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    da66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    da68:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    da6c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    da70:	4630      	mov	r0, r6
    da72:	bc70      	pop	{r4, r5, r6}
    da74:	4770      	bx	lr
    da76:	bf00      	nop
    da78:	000170f0 	.word	0x000170f0

0000da7c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>:
}

// Quantized softmax with int8_t/uint8_t input and int8_t/uint8_t/int16_t
// output.
template <typename InputT, typename OutputT>
inline void Softmax(const SoftmaxParams& params,
    da7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    da80:	b091      	sub	sp, #68	; 0x44
    da82:	4691      	mov	r9, r2
                    const RuntimeShape& input_shape, const InputT* input_data,
                    const RuntimeShape& output_shape, OutputT* output_data) {
  const int32_t input_beta_multiplier = params.input_multiplier;
    da84:	f8d0 8008 	ldr.w	r8, [r0, #8]
  const int32_t input_beta_left_shift = params.input_left_shift;
    da88:	68c2      	ldr	r2, [r0, #12]
    da8a:	9206      	str	r2, [sp, #24]
  const int diff_min = params.diff_min;
    da8c:	6987      	ldr	r7, [r0, #24]
  inline int32_t DimensionsCount() const { return size_; }
    da8e:	680d      	ldr	r5, [r1, #0]
      gemmlowp::FixedPoint<int32_t, kScaledDiffIntegerBits>;
  using FixedPointAccum =
      gemmlowp::FixedPoint<int32_t, kAccumulationIntegerBits>;
  using FixedPoint0 = gemmlowp::FixedPoint<int32_t, 0>;

  const int trailing_dim = input_shape.DimensionsCount() - 1;
    da90:	1e68      	subs	r0, r5, #1

// A combination of MatchingFlatSize() and FlatSizeSkipDim().
inline int MatchingFlatSizeSkipDim(const RuntimeShape& shape, int skip_dim,
                                   const RuntimeShape& check_shape_0) {
  const int dims_count = shape.DimensionsCount();
  for (int i = 0; i < dims_count; ++i) {
    da92:	2200      	movs	r2, #0
    da94:	e011      	b.n	daba <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e>
    TFLITE_DCHECK_GE(i, 0);
    da96:	f008 fb10 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    da9a:	f008 fb0e 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    da9e:	eb01 0482 	add.w	r4, r1, r2, lsl #2
    daa2:	6866      	ldr	r6, [r4, #4]
    daa4:	e017      	b.n	dad6 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x5a>
    TFLITE_DCHECK_GE(i, 0);
    daa6:	f008 fb08 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    daaa:	f008 fb06 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    daae:	eb03 0482 	add.w	r4, r3, r2, lsl #2
    dab2:	6864      	ldr	r4, [r4, #4]
    if (i != skip_dim) {
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    dab4:	42b4      	cmp	r4, r6
    dab6:	d119      	bne.n	daec <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x70>
  for (int i = 0; i < dims_count; ++i) {
    dab8:	3201      	adds	r2, #1
    daba:	4295      	cmp	r5, r2
    dabc:	dd18      	ble.n	daf0 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x74>
    if (i != skip_dim) {
    dabe:	4290      	cmp	r0, r2
    dac0:	d0fa      	beq.n	dab8 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3c>
    TFLITE_DCHECK_GE(i, 0);
    dac2:	2a00      	cmp	r2, #0
    dac4:	dbe7      	blt.n	da96 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1a>
    TFLITE_DCHECK_LT(i, size_);
    dac6:	680c      	ldr	r4, [r1, #0]
    dac8:	42a2      	cmp	r2, r4
    daca:	dae6      	bge.n	da9a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dacc:	2c05      	cmp	r4, #5
    dace:	dde6      	ble.n	da9e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x22>
    dad0:	684c      	ldr	r4, [r1, #4]
    dad2:	f854 6022 	ldr.w	r6, [r4, r2, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    dad6:	2a00      	cmp	r2, #0
    dad8:	dbe5      	blt.n	daa6 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2a>
    TFLITE_DCHECK_LT(i, size_);
    dada:	681c      	ldr	r4, [r3, #0]
    dadc:	42a2      	cmp	r2, r4
    dade:	dae4      	bge.n	daaa <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dae0:	2c05      	cmp	r4, #5
    dae2:	dde4      	ble.n	daae <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x32>
    dae4:	685c      	ldr	r4, [r3, #4]
    dae6:	f854 4022 	ldr.w	r4, [r4, r2, lsl #2]
    daea:	e7e3      	b.n	dab4 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x38>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    daec:	f008 fae5 	bl	160ba <abort>
  inline int32_t DimensionsCount() const { return size_; }
    daf0:	680d      	ldr	r5, [r1, #0]
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    daf2:	2800      	cmp	r0, #0
    daf4:	db08      	blt.n	db08 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x8c>
    daf6:	42a8      	cmp	r0, r5
    daf8:	da06      	bge.n	db08 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x8c>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    dafa:	2d05      	cmp	r5, #5
    dafc:	dd06      	ble.n	db0c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x90>
    dafe:	684e      	ldr	r6, [r1, #4]
  for (int i = 0; i < dims_count; ++i) {
    db00:	2200      	movs	r2, #0
  int flat_size = 1;
    db02:	2401      	movs	r4, #1
    db04:	46ac      	mov	ip, r5
    db06:	e007      	b.n	db18 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x9c>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    db08:	f008 fad7 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    db0c:	1d0e      	adds	r6, r1, #4
    db0e:	e7f7      	b.n	db00 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x84>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    db10:	2501      	movs	r5, #1
    db12:	fb05 f404 	mul.w	r4, r5, r4
  for (int i = 0; i < dims_count; ++i) {
    db16:	3201      	adds	r2, #1
    db18:	4594      	cmp	ip, r2
    db1a:	dd04      	ble.n	db26 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xaa>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    db1c:	4290      	cmp	r0, r2
    db1e:	d0f7      	beq.n	db10 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x94>
    db20:	f856 5022 	ldr.w	r5, [r6, r2, lsl #2]
    db24:	e7f5      	b.n	db12 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x96>
    db26:	9409      	str	r4, [sp, #36]	; 0x24
    TFLITE_DCHECK_GE(i, 0);
    db28:	2800      	cmp	r0, #0
    db2a:	db2e      	blt.n	db8a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x10e>
    TFLITE_DCHECK_LT(i, size_);
    db2c:	680a      	ldr	r2, [r1, #0]
    db2e:	4290      	cmp	r0, r2
    db30:	da2d      	bge.n	db8e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x112>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    db32:	2a05      	cmp	r2, #5
    db34:	dd2d      	ble.n	db92 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x116>
    db36:	684a      	ldr	r2, [r1, #4]
    db38:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    db3c:	2800      	cmp	r0, #0
    db3e:	db2c      	blt.n	db9a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x11e>
    TFLITE_DCHECK_LT(i, size_);
    db40:	6819      	ldr	r1, [r3, #0]
    db42:	4288      	cmp	r0, r1
    db44:	da2b      	bge.n	db9e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x122>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    db46:	2905      	cmp	r1, #5
    db48:	dd2b      	ble.n	dba2 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x126>
    db4a:	6859      	ldr	r1, [r3, #4]
    db4c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    db50:	4291      	cmp	r1, r2
    db52:	d12a      	bne.n	dbaa <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x12e>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    db54:	920f      	str	r2, [sp, #60]	; 0x3c
    TFLITE_DCHECK_GE(i, 0);
    db56:	2800      	cmp	r0, #0
    db58:	db29      	blt.n	dbae <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x132>
    TFLITE_DCHECK_LT(i, size_);
    db5a:	6819      	ldr	r1, [r3, #0]
    db5c:	4288      	cmp	r0, r1
    db5e:	da28      	bge.n	dbb2 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x136>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    db60:	2905      	cmp	r1, #5
    db62:	dd28      	ble.n	dbb6 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x13a>
    db64:	685b      	ldr	r3, [r3, #4]
    db66:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    db6a:	930e      	str	r3, [sp, #56]	; 0x38
      if (__b < __a)
    db6c:	429a      	cmp	r2, r3
    db6e:	dc26      	bgt.n	dbbe <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x142>
      return __a;
    db70:	ab0f      	add	r3, sp, #60	; 0x3c
    db72:	f8d3 b000 	ldr.w	fp, [r3]
  const int outer_size =
      MatchingFlatSizeSkipDim(input_shape, trailing_dim, output_shape);
  const int depth =
      MatchingDim(input_shape, trailing_dim, output_shape, trailing_dim);

  for (int i = 0; i < outer_size; ++i) {
    db76:	f04f 0a00 	mov.w	sl, #0
    db7a:	4642      	mov	r2, r8
    db7c:	46d0      	mov	r8, sl
    db7e:	9702      	str	r7, [sp, #8]
    db80:	464b      	mov	r3, r9
    db82:	46d9      	mov	r9, fp
    db84:	469b      	mov	fp, r3
    db86:	4692      	mov	sl, r2
    db88:	e15d      	b.n	de46 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ca>
    TFLITE_DCHECK_GE(i, 0);
    db8a:	f008 fa96 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    db8e:	f008 fa94 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    db92:	eb01 0180 	add.w	r1, r1, r0, lsl #2
    db96:	684a      	ldr	r2, [r1, #4]
    db98:	e7d0      	b.n	db3c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xc0>
    TFLITE_DCHECK_GE(i, 0);
    db9a:	f008 fa8e 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    db9e:	f008 fa8c 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dba2:	eb03 0180 	add.w	r1, r3, r0, lsl #2
    dba6:	6849      	ldr	r1, [r1, #4]
    dba8:	e7d2      	b.n	db50 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xd4>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    dbaa:	f008 fa86 	bl	160ba <abort>
    TFLITE_DCHECK_GE(i, 0);
    dbae:	f008 fa84 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    dbb2:	f008 fa82 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dbb6:	eb03 0380 	add.w	r3, r3, r0, lsl #2
    dbba:	685b      	ldr	r3, [r3, #4]
    dbbc:	e7d5      	b.n	db6a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xee>
	return __b;
    dbbe:	ab0e      	add	r3, sp, #56	; 0x38
    dbc0:	e7d7      	b.n	db72 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xf6>
    InputT max_in_row = std::numeric_limits<InputT>::min();
    for (int c = 0; c < depth; ++c) {
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
    dbc2:	f991 2000 	ldrsb.w	r2, [r1]
    dbc6:	f88d 202b 	strb.w	r2, [sp, #43]	; 0x2b
    for (int c = 0; c < depth; ++c) {
    dbca:	3301      	adds	r3, #1
    dbcc:	454b      	cmp	r3, r9
    dbce:	da0c      	bge.n	dbea <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x16e>
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
    dbd0:	fb09 3208 	mla	r2, r9, r8, r3
    dbd4:	eb0b 0102 	add.w	r1, fp, r2
      if (__a < __b)
    dbd8:	f99d 002b 	ldrsb.w	r0, [sp, #43]	; 0x2b
    dbdc:	f91b 2002 	ldrsb.w	r2, [fp, r2]
    dbe0:	4282      	cmp	r2, r0
    dbe2:	dcee      	bgt.n	dbc2 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x146>
      return __a;
    dbe4:	f10d 012b 	add.w	r1, sp, #43	; 0x2b
    dbe8:	e7eb      	b.n	dbc2 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x146>
    retval.raw() = Dup<RawType>(x);
    dbea:	2000      	movs	r0, #0
    dbec:	f006 f8bf 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    }

    FixedPointAccum sum_of_exps = FixedPointAccum::Zero();
    dbf0:	4605      	mov	r5, r0
    for (int c = 0; c < depth; ++c) {
    dbf2:	2400      	movs	r4, #0
    dbf4:	9f06      	ldr	r7, [sp, #24]
    dbf6:	9e02      	ldr	r6, [sp, #8]
    dbf8:	e01a      	b.n	dc30 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1b4>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    dbfa:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    dbfe:	d002      	beq.n	dc06 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x18a>
    dc00:	f04f 0c00 	mov.w	ip, #0
    dc04:	e024      	b.n	dc50 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1d4>
    dc06:	f04f 0c01 	mov.w	ip, #1
    dc0a:	e021      	b.n	dc50 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1d4>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    dc0c:	4993      	ldr	r1, [pc, #588]	; (de5c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e0>)
    dc0e:	e02f      	b.n	dc70 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1f4>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    dc10:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    dc12:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    dc16:	f1bc 0f00 	cmp.w	ip, #0
    dc1a:	d13a      	bne.n	dc92 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x216>
        const int32_t input_diff_rescaled =
            MultiplyByQuantizedMultiplierGreaterThanOne(
                input_diff, input_beta_multiplier, input_beta_left_shift);
        const FixedPointScaledDiff scaled_diff_f8 =
            FixedPointScaledDiff::FromRaw(input_diff_rescaled);
        sum_of_exps = sum_of_exps + gemmlowp::Rescale<kAccumulationIntegerBits>(
    dc1c:	f7ff fa90 	bl	d140 <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
    dc20:	f006 ffdb 	bl	14bda <_ZN8gemmlowp7RescaleILi12EiLi0EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
    dc24:	4601      	mov	r1, r0
    dc26:	4628      	mov	r0, r5
    dc28:	f006 ff93 	bl	14b52 <_ZN8gemmlowpplIiLi12EEENS_10FixedPointIT_XT0_EEES3_S3_>
    dc2c:	4605      	mov	r5, r0
    for (int c = 0; c < depth; ++c) {
    dc2e:	3401      	adds	r4, #1
    dc30:	454c      	cmp	r4, r9
    dc32:	da31      	bge.n	dc98 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x21c>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
    dc34:	fb09 4308 	mla	r3, r9, r8, r4
    dc38:	f91b 2003 	ldrsb.w	r2, [fp, r3]
    dc3c:	f99d 302b 	ldrsb.w	r3, [sp, #43]	; 0x2b
      int32_t input_diff =
    dc40:	1ad2      	subs	r2, r2, r3
      if (input_diff >= diff_min) {
    dc42:	4296      	cmp	r6, r2
    dc44:	dcf3      	bgt.n	dc2e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1b2>
  return SaturatingRoundingDoublingHighMul(x * (1 << left_shift),
    dc46:	40ba      	lsls	r2, r7
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    dc48:	4592      	cmp	sl, r2
    dc4a:	d0d6      	beq.n	dbfa <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x17e>
    dc4c:	f04f 0c00 	mov.w	ip, #0
  std::int64_t a_64(a);
    dc50:	17d1      	asrs	r1, r2, #31
  std::int64_t ab_64 = a_64 * b_64;
    dc52:	fb0a f301 	mul.w	r3, sl, r1
    dc56:	4650      	mov	r0, sl
    dc58:	17c1      	asrs	r1, r0, #31
    dc5a:	fb02 3101 	mla	r1, r2, r1, r3
    dc5e:	fbaa 2302 	umull	r2, r3, sl, r2
    dc62:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    dc64:	2a00      	cmp	r2, #0
    dc66:	f173 0100 	sbcs.w	r1, r3, #0
    dc6a:	dbcf      	blt.n	dc0c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x190>
    dc6c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    dc70:	1852      	adds	r2, r2, r1
    dc72:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    dc76:	4611      	mov	r1, r2
    dc78:	4618      	mov	r0, r3
    dc7a:	2a00      	cmp	r2, #0
    dc7c:	f173 0e00 	sbcs.w	lr, r3, #0
    dc80:	dac6      	bge.n	dc10 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x194>
    dc82:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    dc86:	1851      	adds	r1, r2, r1
    dc88:	f04f 0000 	mov.w	r0, #0
    dc8c:	eb43 0000 	adc.w	r0, r3, r0
    dc90:	e7be      	b.n	dc10 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x194>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    dc92:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    dc96:	e7c1      	b.n	dc1c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1a0>
      input_val);
}

inline int32_t GetReciprocal(int32_t x, int x_integer_digits,
                             int* num_bits_over_unit) {
  int headroom_plus_one = CountLeadingZeros(static_cast<uint32_t>(x));
    dc98:	4628      	mov	r0, r5
    dc9a:	f006 fe67 	bl	1496c <_ZN6tflite17CountLeadingZerosIjEEiT_>
  // This is the number of bits to the left of the binary point above 1.0.
  // Consider x=1.25.  In that case shifted_scale=0.8 and
  // no later adjustment will be needed.
  *num_bits_over_unit = x_integer_digits - headroom_plus_one;
    dc9e:	f1c0 030c 	rsb	r3, r0, #12
    dca2:	9307      	str	r3, [sp, #28]
  const int32_t shifted_sum_minus_one =
      static_cast<int32_t>((static_cast<uint32_t>(x) << headroom_plus_one) -
    dca4:	fa05 f000 	lsl.w	r0, r5, r0
                           (static_cast<uint32_t>(1) << 31));

  gemmlowp::FixedPoint<int32_t, 0> shifted_scale =
      gemmlowp::one_over_one_plus_x_for_x_in_0_1(
          gemmlowp::FixedPoint<int32_t, 0>::FromRaw(shifted_sum_minus_one));
    dca8:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
    dcac:	f7ff f892 	bl	cdd4 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IiEENS_10FixedPointIT_Li0EEES3_>
                                        exp_on_negative_values(scaled_diff_f8));
      }
    }

    int num_bits_over_unit;
    FixedPoint0 shifted_scale = FixedPoint0::FromRaw(GetReciprocal(
    dcb0:	9008      	str	r0, [sp, #32]
        sum_of_exps.raw(), kAccumulationIntegerBits, &num_bits_over_unit));

    for (int c = 0; c < depth; ++c) {
    dcb2:	2600      	movs	r6, #0
    dcb4:	f8cd 8000 	str.w	r8, [sp]
    dcb8:	4657      	mov	r7, sl
    dcba:	46ca      	mov	sl, r9
    dcbc:	f8cd b004 	str.w	fp, [sp, #4]
    dcc0:	e02b      	b.n	dd1a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x29e>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    dcc2:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    dcc6:	d001      	beq.n	dccc <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x250>
    dcc8:	2500      	movs	r5, #0
    dcca:	e039      	b.n	dd40 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2c4>
    dccc:	2501      	movs	r5, #1
    dcce:	e037      	b.n	dd40 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2c4>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    dcd0:	4962      	ldr	r1, [pc, #392]	; (de5c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e0>)
    dcd2:	e045      	b.n	dd60 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2e4>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    dcd4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    dcd8:	1851      	adds	r1, r2, r1
    dcda:	f04f 0000 	mov.w	r0, #0
    dcde:	eb43 0000 	adc.w	r0, r3, r0
    dce2:	e046      	b.n	dd72 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2f6>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    dce4:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    dce8:	e048      	b.n	dd7c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x300>
  assert(exponent >= 0);
    dcea:	4b5d      	ldr	r3, [pc, #372]	; (de60 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e4>)
    dcec:	4a5d      	ldr	r2, [pc, #372]	; (de64 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e8>)
    dcee:	f44f 71b3 	mov.w	r1, #358	; 0x166
    dcf2:	485d      	ldr	r0, [pc, #372]	; (de68 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>)
    dcf4:	f002 fdfa 	bl	108ec <__assert_func>
  assert(exponent <= 31);
    dcf8:	4b5c      	ldr	r3, [pc, #368]	; (de6c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3f0>)
    dcfa:	4a5a      	ldr	r2, [pc, #360]	; (de64 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e8>)
    dcfc:	f240 1167 	movw	r1, #359	; 0x167
    dd00:	4859      	ldr	r0, [pc, #356]	; (de68 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>)
    dd02:	f002 fdf3 	bl	108ec <__assert_func>
	return __b;
    dd06:	ab0c      	add	r3, sp, #48	; 0x30
    dd08:	e089      	b.n	de1e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3a2>
	return __b;
    dd0a:	ab0d      	add	r3, sp, #52	; 0x34
    dd0c:	e08e      	b.n	de2c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3b0>
        output_data[i * depth + c] = static_cast<OutputT>(std::max(
            std::min(shifted_output,
                     static_cast<int32_t>(std::numeric_limits<OutputT>::max())),
            static_cast<int32_t>(std::numeric_limits<OutputT>::min())));
      } else {
        output_data[i * depth + c] = std::numeric_limits<OutputT>::min();
    dd0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    dd12:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    dd14:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
    for (int c = 0; c < depth; ++c) {
    dd18:	3601      	adds	r6, #1
    dd1a:	4556      	cmp	r6, sl
    dd1c:	f280 808b 	bge.w	de36 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ba>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
    dd20:	9b00      	ldr	r3, [sp, #0]
    dd22:	fb0a 6403 	mla	r4, sl, r3, r6
    dd26:	9b01      	ldr	r3, [sp, #4]
    dd28:	571a      	ldrsb	r2, [r3, r4]
    dd2a:	f99d 302b 	ldrsb.w	r3, [sp, #43]	; 0x2b
      int32_t input_diff =
    dd2e:	1ad2      	subs	r2, r2, r3
      if (input_diff >= diff_min) {
    dd30:	9b02      	ldr	r3, [sp, #8]
    dd32:	4293      	cmp	r3, r2
    dd34:	dceb      	bgt.n	dd0e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x292>
  return SaturatingRoundingDoublingHighMul(x * (1 << left_shift),
    dd36:	9b06      	ldr	r3, [sp, #24]
    dd38:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    dd3a:	4297      	cmp	r7, r2
    dd3c:	d0c1      	beq.n	dcc2 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x246>
    dd3e:	2500      	movs	r5, #0
  std::int64_t a_64(a);
    dd40:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    dd42:	ea4f 79e7 	mov.w	r9, r7, asr #31
  std::int64_t ab_64 = a_64 * b_64;
    dd46:	fb02 f309 	mul.w	r3, r2, r9
    dd4a:	fb07 3101 	mla	r1, r7, r1, r3
    dd4e:	fba2 2307 	umull	r2, r3, r2, r7
    dd52:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    dd54:	2a00      	cmp	r2, #0
    dd56:	f173 0100 	sbcs.w	r1, r3, #0
    dd5a:	dbb9      	blt.n	dcd0 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x254>
    dd5c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    dd60:	1852      	adds	r2, r2, r1
    dd62:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    dd66:	4611      	mov	r1, r2
    dd68:	4618      	mov	r0, r3
    dd6a:	2a00      	cmp	r2, #0
    dd6c:	f173 0c00 	sbcs.w	ip, r3, #0
    dd70:	dbb0      	blt.n	dcd4 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x258>
    dd72:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    dd74:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    dd78:	2d00      	cmp	r5, #0
    dd7a:	d1b3      	bne.n	dce4 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x268>
        FixedPoint0 exp_in_0 = exp_on_negative_values(scaled_diff_f8);
    dd7c:	f7ff f9e0 	bl	d140 <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
    dd80:	4601      	mov	r1, r0
            (shifted_scale * exp_in_0).raw(),
    dd82:	9808      	ldr	r0, [sp, #32]
    dd84:	f7ff f8ce 	bl	cf24 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    dd88:	4605      	mov	r5, r0
  assert(exponent >= 0);
    dd8a:	9b07      	ldr	r3, [sp, #28]
    dd8c:	f113 090f 	adds.w	r9, r3, #15
    dd90:	d4ab      	bmi.n	dcea <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x26e>
  assert(exponent <= 31);
    dd92:	f1b9 0f1f 	cmp.w	r9, #31
    dd96:	dcaf      	bgt.n	dcf8 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x27c>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    dd98:	f04f 0b01 	mov.w	fp, #1
    dd9c:	fa0b f009 	lsl.w	r0, fp, r9
    dda0:	3801      	subs	r0, #1
    dda2:	f005 ffe4 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    dda6:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    dda8:	2000      	movs	r0, #0
    ddaa:	f005 ffe0 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ddae:	9003      	str	r0, [sp, #12]
  const IntegerType one = Dup<IntegerType>(1);
    ddb0:	4658      	mov	r0, fp
    ddb2:	f005 ffdc 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ddb6:	9004      	str	r0, [sp, #16]
  const IntegerType remainder = BitAnd(x, mask);
    ddb8:	4641      	mov	r1, r8
    ddba:	4628      	mov	r0, r5
    ddbc:	f005 ffd8 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ddc0:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    ddc2:	4659      	mov	r1, fp
    ddc4:	4640      	mov	r0, r8
    ddc6:	f005 ffd5 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ddca:	4680      	mov	r8, r0
    ddcc:	9903      	ldr	r1, [sp, #12]
    ddce:	4628      	mov	r0, r5
    ddd0:	f005 ffdc 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    ddd4:	f8dd b010 	ldr.w	fp, [sp, #16]
    ddd8:	4659      	mov	r1, fp
    ddda:	f005 ffc9 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ddde:	4601      	mov	r1, r0
    dde0:	4640      	mov	r0, r8
    dde2:	f005 ffc9 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    dde6:	4680      	mov	r8, r0
  return Add(ShiftRight(x, exponent),
    dde8:	4649      	mov	r1, r9
    ddea:	4628      	mov	r0, r5
    ddec:	f005 ffc2 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ddf0:	4605      	mov	r5, r0
    ddf2:	4641      	mov	r1, r8
    ddf4:	9805      	ldr	r0, [sp, #20]
    ddf6:	f005 ffd1 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    ddfa:	4659      	mov	r1, fp
    ddfc:	f005 ffb8 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    de00:	4601      	mov	r1, r0
    de02:	4628      	mov	r0, r5
    de04:	f005 ffb8 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
            unsat_output +
    de08:	f5a0 4000 	sub.w	r0, r0, #32768	; 0x8000
        const int32_t shifted_output =
    de0c:	900b      	str	r0, [sp, #44]	; 0x2c
                     static_cast<int32_t>(std::numeric_limits<OutputT>::max())),
    de0e:	f647 73ff 	movw	r3, #32767	; 0x7fff
    de12:	930c      	str	r3, [sp, #48]	; 0x30
      if (__b < __a)
    de14:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
    de18:	f6bf af75 	bge.w	dd06 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x28a>
      return __a;
    de1c:	ab0b      	add	r3, sp, #44	; 0x2c
            static_cast<int32_t>(std::numeric_limits<OutputT>::min())));
    de1e:	4a14      	ldr	r2, [pc, #80]	; (de70 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3f4>)
    de20:	920d      	str	r2, [sp, #52]	; 0x34
      if (__a < __b)
    de22:	681a      	ldr	r2, [r3, #0]
    de24:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
    de28:	f6ff af6f 	blt.w	dd0a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x28e>
        output_data[i * depth + c] = static_cast<OutputT>(std::max(
    de2c:	681b      	ldr	r3, [r3, #0]
    de2e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    de30:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
    de34:	e770      	b.n	dd18 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x29c>
    de36:	f8dd 8000 	ldr.w	r8, [sp]
    de3a:	46d1      	mov	r9, sl
    de3c:	46ba      	mov	sl, r7
    de3e:	f8dd b004 	ldr.w	fp, [sp, #4]
  for (int i = 0; i < outer_size; ++i) {
    de42:	f108 0801 	add.w	r8, r8, #1
    de46:	9b09      	ldr	r3, [sp, #36]	; 0x24
    de48:	4598      	cmp	r8, r3
    de4a:	da04      	bge.n	de56 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3da>
    InputT max_in_row = std::numeric_limits<InputT>::min();
    de4c:	2380      	movs	r3, #128	; 0x80
    de4e:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
    for (int c = 0; c < depth; ++c) {
    de52:	2300      	movs	r3, #0
    de54:	e6ba      	b.n	dbcc <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x150>
      }
    }
  }
}
    de56:	b011      	add	sp, #68	; 0x44
    de58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    de5c:	c0000001 	.word	0xc0000001
    de60:	00026e84 	.word	0x00026e84
    de64:	00026e94 	.word	0x00026e94
    de68:	00026eec 	.word	0x00026eec
    de6c:	00026f48 	.word	0x00026f48
    de70:	ffff8000 	.word	0xffff8000

0000de74 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>:
inline void Softmax(const SoftmaxParams& params,
    de74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    de78:	b091      	sub	sp, #68	; 0x44
    de7a:	4691      	mov	r9, r2
  const int32_t input_beta_multiplier = params.input_multiplier;
    de7c:	f8d0 8008 	ldr.w	r8, [r0, #8]
  const int32_t input_beta_left_shift = params.input_left_shift;
    de80:	68c2      	ldr	r2, [r0, #12]
    de82:	9206      	str	r2, [sp, #24]
  const int diff_min = params.diff_min;
    de84:	6987      	ldr	r7, [r0, #24]
  inline int32_t DimensionsCount() const { return size_; }
    de86:	680d      	ldr	r5, [r1, #0]
  const int trailing_dim = input_shape.DimensionsCount() - 1;
    de88:	1e68      	subs	r0, r5, #1
  for (int i = 0; i < dims_count; ++i) {
    de8a:	2200      	movs	r2, #0
    de8c:	e011      	b.n	deb2 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e>
    TFLITE_DCHECK_GE(i, 0);
    de8e:	f008 f914 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    de92:	f008 f912 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    de96:	eb01 0482 	add.w	r4, r1, r2, lsl #2
    de9a:	6866      	ldr	r6, [r4, #4]
    de9c:	e017      	b.n	dece <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x5a>
    TFLITE_DCHECK_GE(i, 0);
    de9e:	f008 f90c 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    dea2:	f008 f90a 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dea6:	eb03 0482 	add.w	r4, r3, r2, lsl #2
    deaa:	6864      	ldr	r4, [r4, #4]
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    deac:	42b4      	cmp	r4, r6
    deae:	d119      	bne.n	dee4 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x70>
  for (int i = 0; i < dims_count; ++i) {
    deb0:	3201      	adds	r2, #1
    deb2:	4295      	cmp	r5, r2
    deb4:	dd18      	ble.n	dee8 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x74>
    if (i != skip_dim) {
    deb6:	4290      	cmp	r0, r2
    deb8:	d0fa      	beq.n	deb0 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3c>
    TFLITE_DCHECK_GE(i, 0);
    deba:	2a00      	cmp	r2, #0
    debc:	dbe7      	blt.n	de8e <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1a>
    TFLITE_DCHECK_LT(i, size_);
    debe:	680c      	ldr	r4, [r1, #0]
    dec0:	42a2      	cmp	r2, r4
    dec2:	dae6      	bge.n	de92 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dec4:	2c05      	cmp	r4, #5
    dec6:	dde6      	ble.n	de96 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x22>
    dec8:	684c      	ldr	r4, [r1, #4]
    deca:	f854 6022 	ldr.w	r6, [r4, r2, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    dece:	2a00      	cmp	r2, #0
    ded0:	dbe5      	blt.n	de9e <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2a>
    TFLITE_DCHECK_LT(i, size_);
    ded2:	681c      	ldr	r4, [r3, #0]
    ded4:	42a2      	cmp	r2, r4
    ded6:	dae4      	bge.n	dea2 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ded8:	2c05      	cmp	r4, #5
    deda:	dde4      	ble.n	dea6 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x32>
    dedc:	685c      	ldr	r4, [r3, #4]
    dede:	f854 4022 	ldr.w	r4, [r4, r2, lsl #2]
    dee2:	e7e3      	b.n	deac <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x38>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    dee4:	f008 f8e9 	bl	160ba <abort>
  inline int32_t DimensionsCount() const { return size_; }
    dee8:	680d      	ldr	r5, [r1, #0]
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    deea:	2800      	cmp	r0, #0
    deec:	db08      	blt.n	df00 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x8c>
    deee:	42a8      	cmp	r0, r5
    def0:	da06      	bge.n	df00 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x8c>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    def2:	2d05      	cmp	r5, #5
    def4:	dd06      	ble.n	df04 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x90>
    def6:	684e      	ldr	r6, [r1, #4]
  for (int i = 0; i < dims_count; ++i) {
    def8:	2200      	movs	r2, #0
  int flat_size = 1;
    defa:	2401      	movs	r4, #1
    defc:	46ac      	mov	ip, r5
    defe:	e007      	b.n	df10 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x9c>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    df00:	f008 f8db 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    df04:	1d0e      	adds	r6, r1, #4
    df06:	e7f7      	b.n	def8 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x84>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    df08:	2501      	movs	r5, #1
    df0a:	fb05 f404 	mul.w	r4, r5, r4
  for (int i = 0; i < dims_count; ++i) {
    df0e:	3201      	adds	r2, #1
    df10:	4594      	cmp	ip, r2
    df12:	dd04      	ble.n	df1e <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xaa>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    df14:	4290      	cmp	r0, r2
    df16:	d0f7      	beq.n	df08 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x94>
    df18:	f856 5022 	ldr.w	r5, [r6, r2, lsl #2]
    df1c:	e7f5      	b.n	df0a <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x96>
    df1e:	9409      	str	r4, [sp, #36]	; 0x24
    TFLITE_DCHECK_GE(i, 0);
    df20:	2800      	cmp	r0, #0
    df22:	db2e      	blt.n	df82 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x10e>
    TFLITE_DCHECK_LT(i, size_);
    df24:	680a      	ldr	r2, [r1, #0]
    df26:	4290      	cmp	r0, r2
    df28:	da2d      	bge.n	df86 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x112>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    df2a:	2a05      	cmp	r2, #5
    df2c:	dd2d      	ble.n	df8a <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x116>
    df2e:	684a      	ldr	r2, [r1, #4]
    df30:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    df34:	2800      	cmp	r0, #0
    df36:	db2c      	blt.n	df92 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x11e>
    TFLITE_DCHECK_LT(i, size_);
    df38:	6819      	ldr	r1, [r3, #0]
    df3a:	4288      	cmp	r0, r1
    df3c:	da2b      	bge.n	df96 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x122>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    df3e:	2905      	cmp	r1, #5
    df40:	dd2b      	ble.n	df9a <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x126>
    df42:	6859      	ldr	r1, [r3, #4]
    df44:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    df48:	4291      	cmp	r1, r2
    df4a:	d12a      	bne.n	dfa2 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x12e>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    df4c:	920f      	str	r2, [sp, #60]	; 0x3c
    TFLITE_DCHECK_GE(i, 0);
    df4e:	2800      	cmp	r0, #0
    df50:	db29      	blt.n	dfa6 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x132>
    TFLITE_DCHECK_LT(i, size_);
    df52:	6819      	ldr	r1, [r3, #0]
    df54:	4288      	cmp	r0, r1
    df56:	da28      	bge.n	dfaa <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x136>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    df58:	2905      	cmp	r1, #5
    df5a:	dd28      	ble.n	dfae <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x13a>
    df5c:	685b      	ldr	r3, [r3, #4]
    df5e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    df62:	930e      	str	r3, [sp, #56]	; 0x38
      if (__b < __a)
    df64:	429a      	cmp	r2, r3
    df66:	dc26      	bgt.n	dfb6 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x142>
      return __a;
    df68:	ab0f      	add	r3, sp, #60	; 0x3c
    df6a:	f8d3 b000 	ldr.w	fp, [r3]
  for (int i = 0; i < outer_size; ++i) {
    df6e:	f04f 0a00 	mov.w	sl, #0
    df72:	4642      	mov	r2, r8
    df74:	46d0      	mov	r8, sl
    df76:	9702      	str	r7, [sp, #8]
    df78:	464b      	mov	r3, r9
    df7a:	46d9      	mov	r9, fp
    df7c:	469b      	mov	fp, r3
    df7e:	4692      	mov	sl, r2
    df80:	e158      	b.n	e234 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3c0>
    TFLITE_DCHECK_GE(i, 0);
    df82:	f008 f89a 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    df86:	f008 f898 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    df8a:	eb01 0180 	add.w	r1, r1, r0, lsl #2
    df8e:	684a      	ldr	r2, [r1, #4]
    df90:	e7d0      	b.n	df34 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xc0>
    TFLITE_DCHECK_GE(i, 0);
    df92:	f008 f892 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    df96:	f008 f890 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    df9a:	eb03 0180 	add.w	r1, r3, r0, lsl #2
    df9e:	6849      	ldr	r1, [r1, #4]
    dfa0:	e7d2      	b.n	df48 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xd4>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    dfa2:	f008 f88a 	bl	160ba <abort>
    TFLITE_DCHECK_GE(i, 0);
    dfa6:	f008 f888 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    dfaa:	f008 f886 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dfae:	eb03 0380 	add.w	r3, r3, r0, lsl #2
    dfb2:	685b      	ldr	r3, [r3, #4]
    dfb4:	e7d5      	b.n	df62 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xee>
	return __b;
    dfb6:	ab0e      	add	r3, sp, #56	; 0x38
    dfb8:	e7d7      	b.n	df6a <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xf6>
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
    dfba:	f991 2000 	ldrsb.w	r2, [r1]
    dfbe:	f88d 202b 	strb.w	r2, [sp, #43]	; 0x2b
    for (int c = 0; c < depth; ++c) {
    dfc2:	3301      	adds	r3, #1
    dfc4:	454b      	cmp	r3, r9
    dfc6:	da0c      	bge.n	dfe2 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x16e>
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
    dfc8:	fb09 3208 	mla	r2, r9, r8, r3
    dfcc:	eb0b 0102 	add.w	r1, fp, r2
      if (__a < __b)
    dfd0:	f99d 002b 	ldrsb.w	r0, [sp, #43]	; 0x2b
    dfd4:	f91b 2002 	ldrsb.w	r2, [fp, r2]
    dfd8:	4282      	cmp	r2, r0
    dfda:	dcee      	bgt.n	dfba <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x146>
      return __a;
    dfdc:	f10d 012b 	add.w	r1, sp, #43	; 0x2b
    dfe0:	e7eb      	b.n	dfba <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x146>
    retval.raw() = Dup<RawType>(x);
    dfe2:	2000      	movs	r0, #0
    dfe4:	f005 fec3 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    FixedPointAccum sum_of_exps = FixedPointAccum::Zero();
    dfe8:	4605      	mov	r5, r0
    for (int c = 0; c < depth; ++c) {
    dfea:	2400      	movs	r4, #0
    dfec:	9f06      	ldr	r7, [sp, #24]
    dfee:	9e02      	ldr	r6, [sp, #8]
    dff0:	e01a      	b.n	e028 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1b4>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    dff2:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    dff6:	d002      	beq.n	dffe <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x18a>
    dff8:	f04f 0c00 	mov.w	ip, #0
    dffc:	e024      	b.n	e048 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1d4>
    dffe:	f04f 0c01 	mov.w	ip, #1
    e002:	e021      	b.n	e048 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1d4>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    e004:	4991      	ldr	r1, [pc, #580]	; (e24c <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3d8>)
    e006:	e02f      	b.n	e068 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1f4>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    e008:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    e00a:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    e00e:	f1bc 0f00 	cmp.w	ip, #0
    e012:	d13a      	bne.n	e08a <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x216>
        sum_of_exps = sum_of_exps + gemmlowp::Rescale<kAccumulationIntegerBits>(
    e014:	f7ff f894 	bl	d140 <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
    e018:	f006 fddf 	bl	14bda <_ZN8gemmlowp7RescaleILi12EiLi0EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
    e01c:	4601      	mov	r1, r0
    e01e:	4628      	mov	r0, r5
    e020:	f006 fd97 	bl	14b52 <_ZN8gemmlowpplIiLi12EEENS_10FixedPointIT_XT0_EEES3_S3_>
    e024:	4605      	mov	r5, r0
    for (int c = 0; c < depth; ++c) {
    e026:	3401      	adds	r4, #1
    e028:	454c      	cmp	r4, r9
    e02a:	da31      	bge.n	e090 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x21c>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
    e02c:	fb09 4308 	mla	r3, r9, r8, r4
    e030:	f91b 2003 	ldrsb.w	r2, [fp, r3]
    e034:	f99d 302b 	ldrsb.w	r3, [sp, #43]	; 0x2b
      int32_t input_diff =
    e038:	1ad2      	subs	r2, r2, r3
      if (input_diff >= diff_min) {
    e03a:	4296      	cmp	r6, r2
    e03c:	dcf3      	bgt.n	e026 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1b2>
    e03e:	40ba      	lsls	r2, r7
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    e040:	4592      	cmp	sl, r2
    e042:	d0d6      	beq.n	dff2 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x17e>
    e044:	f04f 0c00 	mov.w	ip, #0
  std::int64_t a_64(a);
    e048:	17d1      	asrs	r1, r2, #31
  std::int64_t ab_64 = a_64 * b_64;
    e04a:	fb0a f301 	mul.w	r3, sl, r1
    e04e:	4650      	mov	r0, sl
    e050:	17c1      	asrs	r1, r0, #31
    e052:	fb02 3101 	mla	r1, r2, r1, r3
    e056:	fbaa 2302 	umull	r2, r3, sl, r2
    e05a:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    e05c:	2a00      	cmp	r2, #0
    e05e:	f173 0100 	sbcs.w	r1, r3, #0
    e062:	dbcf      	blt.n	e004 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x190>
    e064:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    e068:	1852      	adds	r2, r2, r1
    e06a:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    e06e:	4611      	mov	r1, r2
    e070:	4618      	mov	r0, r3
    e072:	2a00      	cmp	r2, #0
    e074:	f173 0e00 	sbcs.w	lr, r3, #0
    e078:	dac6      	bge.n	e008 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x194>
    e07a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    e07e:	1851      	adds	r1, r2, r1
    e080:	f04f 0000 	mov.w	r0, #0
    e084:	eb43 0000 	adc.w	r0, r3, r0
    e088:	e7be      	b.n	e008 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x194>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    e08a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    e08e:	e7c1      	b.n	e014 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1a0>
  int headroom_plus_one = CountLeadingZeros(static_cast<uint32_t>(x));
    e090:	4628      	mov	r0, r5
    e092:	f006 fc6b 	bl	1496c <_ZN6tflite17CountLeadingZerosIjEEiT_>
  *num_bits_over_unit = x_integer_digits - headroom_plus_one;
    e096:	f1c0 030c 	rsb	r3, r0, #12
    e09a:	9307      	str	r3, [sp, #28]
      static_cast<int32_t>((static_cast<uint32_t>(x) << headroom_plus_one) -
    e09c:	fa05 f000 	lsl.w	r0, r5, r0
          gemmlowp::FixedPoint<int32_t, 0>::FromRaw(shifted_sum_minus_one));
    e0a0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
    e0a4:	f7fe fe96 	bl	cdd4 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IiEENS_10FixedPointIT_Li0EEES3_>
    FixedPoint0 shifted_scale = FixedPoint0::FromRaw(GetReciprocal(
    e0a8:	9008      	str	r0, [sp, #32]
    for (int c = 0; c < depth; ++c) {
    e0aa:	2600      	movs	r6, #0
    e0ac:	f8cd 8000 	str.w	r8, [sp]
    e0b0:	4657      	mov	r7, sl
    e0b2:	46ca      	mov	sl, r9
    e0b4:	f8cd b004 	str.w	fp, [sp, #4]
    e0b8:	e029      	b.n	e10e <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x29a>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    e0ba:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    e0be:	d001      	beq.n	e0c4 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x250>
    e0c0:	2500      	movs	r5, #0
    e0c2:	e037      	b.n	e134 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2c0>
    e0c4:	2501      	movs	r5, #1
    e0c6:	e035      	b.n	e134 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2c0>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    e0c8:	4960      	ldr	r1, [pc, #384]	; (e24c <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3d8>)
    e0ca:	e043      	b.n	e154 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2e0>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    e0cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    e0d0:	1851      	adds	r1, r2, r1
    e0d2:	f04f 0000 	mov.w	r0, #0
    e0d6:	eb43 0000 	adc.w	r0, r3, r0
    e0da:	e044      	b.n	e166 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2f2>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    e0dc:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    e0e0:	e046      	b.n	e170 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2fc>
  assert(exponent >= 0);
    e0e2:	4b5b      	ldr	r3, [pc, #364]	; (e250 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3dc>)
    e0e4:	4a5b      	ldr	r2, [pc, #364]	; (e254 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e0>)
    e0e6:	f44f 71b3 	mov.w	r1, #358	; 0x166
    e0ea:	485b      	ldr	r0, [pc, #364]	; (e258 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e4>)
    e0ec:	f002 fbfe 	bl	108ec <__assert_func>
  assert(exponent <= 31);
    e0f0:	4b5a      	ldr	r3, [pc, #360]	; (e25c <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e8>)
    e0f2:	4a58      	ldr	r2, [pc, #352]	; (e254 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e0>)
    e0f4:	f240 1167 	movw	r1, #359	; 0x167
    e0f8:	4857      	ldr	r0, [pc, #348]	; (e258 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e4>)
    e0fa:	f002 fbf7 	bl	108ec <__assert_func>
	return __b;
    e0fe:	ab0c      	add	r3, sp, #48	; 0x30
    e100:	e084      	b.n	e20c <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x398>
	return __b;
    e102:	ab0d      	add	r3, sp, #52	; 0x34
    e104:	e08a      	b.n	e21c <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3a8>
        output_data[i * depth + c] = std::numeric_limits<OutputT>::min();
    e106:	2380      	movs	r3, #128	; 0x80
    e108:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    e10a:	5513      	strb	r3, [r2, r4]
    for (int c = 0; c < depth; ++c) {
    e10c:	3601      	adds	r6, #1
    e10e:	4556      	cmp	r6, sl
    e110:	f280 8088 	bge.w	e224 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3b0>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
    e114:	9b00      	ldr	r3, [sp, #0]
    e116:	fb0a 6403 	mla	r4, sl, r3, r6
    e11a:	9b01      	ldr	r3, [sp, #4]
    e11c:	571a      	ldrsb	r2, [r3, r4]
    e11e:	f99d 302b 	ldrsb.w	r3, [sp, #43]	; 0x2b
      int32_t input_diff =
    e122:	1ad2      	subs	r2, r2, r3
      if (input_diff >= diff_min) {
    e124:	9b02      	ldr	r3, [sp, #8]
    e126:	4293      	cmp	r3, r2
    e128:	dced      	bgt.n	e106 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x292>
  return SaturatingRoundingDoublingHighMul(x * (1 << left_shift),
    e12a:	9b06      	ldr	r3, [sp, #24]
    e12c:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    e12e:	4297      	cmp	r7, r2
    e130:	d0c3      	beq.n	e0ba <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x246>
    e132:	2500      	movs	r5, #0
  std::int64_t a_64(a);
    e134:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    e136:	ea4f 79e7 	mov.w	r9, r7, asr #31
  std::int64_t ab_64 = a_64 * b_64;
    e13a:	fb02 f309 	mul.w	r3, r2, r9
    e13e:	fb07 3101 	mla	r1, r7, r1, r3
    e142:	fba2 2307 	umull	r2, r3, r2, r7
    e146:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    e148:	2a00      	cmp	r2, #0
    e14a:	f173 0100 	sbcs.w	r1, r3, #0
    e14e:	dbbb      	blt.n	e0c8 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x254>
    e150:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    e154:	1852      	adds	r2, r2, r1
    e156:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    e15a:	4611      	mov	r1, r2
    e15c:	4618      	mov	r0, r3
    e15e:	2a00      	cmp	r2, #0
    e160:	f173 0c00 	sbcs.w	ip, r3, #0
    e164:	dbb2      	blt.n	e0cc <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x258>
    e166:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    e168:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    e16c:	2d00      	cmp	r5, #0
    e16e:	d1b5      	bne.n	e0dc <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x268>
        FixedPoint0 exp_in_0 = exp_on_negative_values(scaled_diff_f8);
    e170:	f7fe ffe6 	bl	d140 <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
    e174:	4601      	mov	r1, r0
            (shifted_scale * exp_in_0).raw(),
    e176:	9808      	ldr	r0, [sp, #32]
    e178:	f7fe fed4 	bl	cf24 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    e17c:	4605      	mov	r5, r0
  assert(exponent >= 0);
    e17e:	9b07      	ldr	r3, [sp, #28]
    e180:	f113 0917 	adds.w	r9, r3, #23
    e184:	d4ad      	bmi.n	e0e2 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x26e>
  assert(exponent <= 31);
    e186:	f1b9 0f1f 	cmp.w	r9, #31
    e18a:	dcb1      	bgt.n	e0f0 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x27c>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    e18c:	f04f 0b01 	mov.w	fp, #1
    e190:	fa0b f009 	lsl.w	r0, fp, r9
    e194:	3801      	subs	r0, #1
    e196:	f005 fdea 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    e19a:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    e19c:	2000      	movs	r0, #0
    e19e:	f005 fde6 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    e1a2:	9003      	str	r0, [sp, #12]
  const IntegerType one = Dup<IntegerType>(1);
    e1a4:	4658      	mov	r0, fp
    e1a6:	f005 fde2 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    e1aa:	9004      	str	r0, [sp, #16]
  const IntegerType remainder = BitAnd(x, mask);
    e1ac:	4641      	mov	r1, r8
    e1ae:	4628      	mov	r0, r5
    e1b0:	f005 fdde 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    e1b4:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    e1b6:	4659      	mov	r1, fp
    e1b8:	4640      	mov	r0, r8
    e1ba:	f005 fddb 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    e1be:	4680      	mov	r8, r0
    e1c0:	9903      	ldr	r1, [sp, #12]
    e1c2:	4628      	mov	r0, r5
    e1c4:	f005 fde2 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    e1c8:	f8dd b010 	ldr.w	fp, [sp, #16]
    e1cc:	4659      	mov	r1, fp
    e1ce:	f005 fdcf 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    e1d2:	4601      	mov	r1, r0
    e1d4:	4640      	mov	r0, r8
    e1d6:	f005 fdcf 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    e1da:	4680      	mov	r8, r0
  return Add(ShiftRight(x, exponent),
    e1dc:	4649      	mov	r1, r9
    e1de:	4628      	mov	r0, r5
    e1e0:	f005 fdc8 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    e1e4:	4605      	mov	r5, r0
    e1e6:	4641      	mov	r1, r8
    e1e8:	9805      	ldr	r0, [sp, #20]
    e1ea:	f005 fdd7 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    e1ee:	4659      	mov	r1, fp
    e1f0:	f005 fdbe 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    e1f4:	4601      	mov	r1, r0
    e1f6:	4628      	mov	r0, r5
    e1f8:	f005 fdbe 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
            unsat_output +
    e1fc:	3880      	subs	r0, #128	; 0x80
        const int32_t shifted_output =
    e1fe:	900b      	str	r0, [sp, #44]	; 0x2c
                     static_cast<int32_t>(std::numeric_limits<OutputT>::max())),
    e200:	237f      	movs	r3, #127	; 0x7f
    e202:	930c      	str	r3, [sp, #48]	; 0x30
      if (__b < __a)
    e204:	4298      	cmp	r0, r3
    e206:	f73f af7a 	bgt.w	e0fe <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x28a>
      return __a;
    e20a:	ab0b      	add	r3, sp, #44	; 0x2c
            static_cast<int32_t>(std::numeric_limits<OutputT>::min())));
    e20c:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    e210:	920d      	str	r2, [sp, #52]	; 0x34
      if (__a < __b)
    e212:	681a      	ldr	r2, [r3, #0]
    e214:	f112 0f80 	cmn.w	r2, #128	; 0x80
    e218:	f6ff af73 	blt.w	e102 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x28e>
        output_data[i * depth + c] = static_cast<OutputT>(std::max(
    e21c:	681b      	ldr	r3, [r3, #0]
    e21e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    e220:	5513      	strb	r3, [r2, r4]
    e222:	e773      	b.n	e10c <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x298>
    e224:	f8dd 8000 	ldr.w	r8, [sp]
    e228:	46d1      	mov	r9, sl
    e22a:	46ba      	mov	sl, r7
    e22c:	f8dd b004 	ldr.w	fp, [sp, #4]
  for (int i = 0; i < outer_size; ++i) {
    e230:	f108 0801 	add.w	r8, r8, #1
    e234:	9b09      	ldr	r3, [sp, #36]	; 0x24
    e236:	4598      	cmp	r8, r3
    e238:	da04      	bge.n	e244 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3d0>
    InputT max_in_row = std::numeric_limits<InputT>::min();
    e23a:	2380      	movs	r3, #128	; 0x80
    e23c:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
    for (int c = 0; c < depth; ++c) {
    e240:	2300      	movs	r3, #0
    e242:	e6bf      	b.n	dfc4 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x150>
}
    e244:	b011      	add	sp, #68	; 0x44
    e246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e24a:	bf00      	nop
    e24c:	c0000001 	.word	0xc0000001
    e250:	00026e84 	.word	0x00026e84
    e254:	00026e94 	.word	0x00026e94
    e258:	00026eec 	.word	0x00026eec
    e25c:	00026f48 	.word	0x00026f48

0000e260 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE>:
                      const SoftmaxParams& op_data) {
    e260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e264:	b0bf      	sub	sp, #252	; 0xfc
    e266:	4604      	mov	r4, r0
    e268:	460d      	mov	r5, r1
    e26a:	4693      	mov	fp, r2
  if (input->type == kTfLiteInt8) {
    e26c:	7a03      	ldrb	r3, [r0, #8]
    e26e:	2b09      	cmp	r3, #9
    e270:	d152      	bne.n	e318 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xb8>
    if (output->type == kTfLiteInt16) {
    e272:	7a0b      	ldrb	r3, [r1, #8]
    e274:	2b07      	cmp	r3, #7
    e276:	d027      	beq.n	e2c8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x68>
          op_data, tflite::micro::GetTensorShape(input),
    e278:	4601      	mov	r1, r0
    e27a:	a81e      	add	r0, sp, #120	; 0x78
    e27c:	f006 fb4c 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
    e280:	4620      	mov	r0, r4
    e282:	f005 fd6a 	bl	13d5a <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    e286:	4604      	mov	r4, r0
          tflite::micro::GetTensorShape(output),
    e288:	4629      	mov	r1, r5
    e28a:	a824      	add	r0, sp, #144	; 0x90
    e28c:	f006 fb44 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
    e290:	4628      	mov	r0, r5
    e292:	f005 fd68 	bl	13d66 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    e296:	9000      	str	r0, [sp, #0]
    e298:	ab24      	add	r3, sp, #144	; 0x90
    e29a:	4622      	mov	r2, r4
    e29c:	a91e      	add	r1, sp, #120	; 0x78
    e29e:	4658      	mov	r0, fp
    e2a0:	f7ff fde8 	bl	de74 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>
    if (size_ > kMaxSmallSize) {
    e2a4:	9b24      	ldr	r3, [sp, #144]	; 0x90
    e2a6:	2b05      	cmp	r3, #5
    e2a8:	dd03      	ble.n	e2b2 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x52>
      delete[] dims_pointer_;
    e2aa:	9825      	ldr	r0, [sp, #148]	; 0x94
    e2ac:	b108      	cbz	r0, e2b2 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x52>
    e2ae:	f007 feef 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    e2b2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    e2b4:	2b05      	cmp	r3, #5
    e2b6:	f340 828b 	ble.w	e7d0 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
      delete[] dims_pointer_;
    e2ba:	981f      	ldr	r0, [sp, #124]	; 0x7c
    e2bc:	2800      	cmp	r0, #0
    e2be:	f000 8287 	beq.w	e7d0 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
    e2c2:	f007 fee5 	bl	16090 <_ZdaPv>
    e2c6:	e283      	b.n	e7d0 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
          op_data, tflite::micro::GetTensorShape(input),
    e2c8:	4601      	mov	r1, r0
    e2ca:	a812      	add	r0, sp, #72	; 0x48
    e2cc:	f006 fb24 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
    e2d0:	4620      	mov	r0, r4
    e2d2:	f005 fd42 	bl	13d5a <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    e2d6:	4604      	mov	r4, r0
          tflite::micro::GetTensorShape(output),
    e2d8:	4629      	mov	r1, r5
    e2da:	a818      	add	r0, sp, #96	; 0x60
    e2dc:	f006 fb1c 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
    e2e0:	4628      	mov	r0, r5
    e2e2:	f005 fd69 	bl	13db8 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
    e2e6:	9000      	str	r0, [sp, #0]
    e2e8:	ab18      	add	r3, sp, #96	; 0x60
    e2ea:	4622      	mov	r2, r4
    e2ec:	a912      	add	r1, sp, #72	; 0x48
    e2ee:	4658      	mov	r0, fp
    e2f0:	f7ff fbc4 	bl	da7c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>
    if (size_ > kMaxSmallSize) {
    e2f4:	9b18      	ldr	r3, [sp, #96]	; 0x60
    e2f6:	2b05      	cmp	r3, #5
    e2f8:	dd03      	ble.n	e302 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xa2>
      delete[] dims_pointer_;
    e2fa:	9819      	ldr	r0, [sp, #100]	; 0x64
    e2fc:	b108      	cbz	r0, e302 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xa2>
    e2fe:	f007 fec7 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    e302:	9b12      	ldr	r3, [sp, #72]	; 0x48
    e304:	2b05      	cmp	r3, #5
    e306:	f340 8263 	ble.w	e7d0 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
      delete[] dims_pointer_;
    e30a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    e30c:	2800      	cmp	r0, #0
    e30e:	f000 825f 	beq.w	e7d0 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
    e312:	f007 febd 	bl	16090 <_ZdaPv>
    e316:	e25b      	b.n	e7d0 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
        op_data, tflite::micro::GetTensorShape(input),
    e318:	4601      	mov	r1, r0
    e31a:	a82a      	add	r0, sp, #168	; 0xa8
    e31c:	f006 fafc 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    tflite::reference_ops::SoftmaxInt16(
    e320:	4620      	mov	r0, r4
    e322:	f005 fd43 	bl	13dac <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
    e326:	9005      	str	r0, [sp, #20]
        tflite::micro::GetTensorShape(output),
    e328:	4629      	mov	r1, r5
    e32a:	a830      	add	r0, sp, #192	; 0xc0
    e32c:	f006 faf4 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    tflite::reference_ops::SoftmaxInt16(
    e330:	4628      	mov	r0, r5
    e332:	f005 fd41 	bl	13db8 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
    e336:	9006      	str	r0, [sp, #24]
  inline int32_t DimensionsCount() const { return size_; }
    e338:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
inline void SoftmaxInt16(const SoftmaxParams& params,
                         const RuntimeShape& input_shape,
                         const int16_t* input_data,
                         const RuntimeShape& output_shape,
                         int16_t* output_data) {
  const int trailing_dim = input_shape.DimensionsCount() - 1;
    e33a:	1e62      	subs	r2, r4, #1
  for (int i = 0; i < dims_count; ++i) {
    e33c:	2300      	movs	r3, #0
    e33e:	e015      	b.n	e36c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x10c>
    TFLITE_DCHECK_GE(i, 0);
    e340:	f007 febb 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    e344:	f007 feb9 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e348:	a93e      	add	r1, sp, #248	; 0xf8
    e34a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    e34e:	f851 1c4c 	ldr.w	r1, [r1, #-76]
    e352:	e019      	b.n	e388 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x128>
    TFLITE_DCHECK_GE(i, 0);
    e354:	f007 feb1 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    e358:	f007 feaf 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e35c:	a83e      	add	r0, sp, #248	; 0xf8
    e35e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    e362:	f850 0c34 	ldr.w	r0, [r0, #-52]
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    e366:	4288      	cmp	r0, r1
    e368:	d119      	bne.n	e39e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x13e>
  for (int i = 0; i < dims_count; ++i) {
    e36a:	3301      	adds	r3, #1
    e36c:	429c      	cmp	r4, r3
    e36e:	dd18      	ble.n	e3a2 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x142>
    if (i != skip_dim) {
    e370:	429a      	cmp	r2, r3
    e372:	d0fa      	beq.n	e36a <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x10a>
    TFLITE_DCHECK_GE(i, 0);
    e374:	2b00      	cmp	r3, #0
    e376:	dbe3      	blt.n	e340 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xe0>
    TFLITE_DCHECK_LT(i, size_);
    e378:	992a      	ldr	r1, [sp, #168]	; 0xa8
    e37a:	428b      	cmp	r3, r1
    e37c:	dae2      	bge.n	e344 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xe4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e37e:	2905      	cmp	r1, #5
    e380:	dde2      	ble.n	e348 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xe8>
    e382:	992b      	ldr	r1, [sp, #172]	; 0xac
    e384:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    e388:	2b00      	cmp	r3, #0
    e38a:	dbe3      	blt.n	e354 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xf4>
    TFLITE_DCHECK_LT(i, size_);
    e38c:	9830      	ldr	r0, [sp, #192]	; 0xc0
    e38e:	4283      	cmp	r3, r0
    e390:	dae2      	bge.n	e358 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xf8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e392:	2805      	cmp	r0, #5
    e394:	dde2      	ble.n	e35c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xfc>
    e396:	9831      	ldr	r0, [sp, #196]	; 0xc4
    e398:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
    e39c:	e7e3      	b.n	e366 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x106>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    e39e:	f007 fe8c 	bl	160ba <abort>
  inline int32_t DimensionsCount() const { return size_; }
    e3a2:	982a      	ldr	r0, [sp, #168]	; 0xa8
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    e3a4:	2a00      	cmp	r2, #0
    e3a6:	db05      	blt.n	e3b4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x154>
    e3a8:	4282      	cmp	r2, r0
    e3aa:	da03      	bge.n	e3b4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x154>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    e3ac:	2805      	cmp	r0, #5
    e3ae:	dd03      	ble.n	e3b8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x158>
    e3b0:	9c2b      	ldr	r4, [sp, #172]	; 0xac
    e3b2:	e002      	b.n	e3ba <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x15a>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    e3b4:	f007 fe81 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    e3b8:	ac2b      	add	r4, sp, #172	; 0xac
  for (int i = 0; i < dims_count; ++i) {
    e3ba:	2300      	movs	r3, #0
  int flat_size = 1;
    e3bc:	2501      	movs	r5, #1
    e3be:	e004      	b.n	e3ca <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x16a>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    e3c0:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
    e3c4:	fb01 f505 	mul.w	r5, r1, r5
  for (int i = 0; i < dims_count; ++i) {
    e3c8:	3301      	adds	r3, #1
    e3ca:	4298      	cmp	r0, r3
    e3cc:	dd03      	ble.n	e3d6 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x176>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    e3ce:	429a      	cmp	r2, r3
    e3d0:	d1f6      	bne.n	e3c0 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x160>
    e3d2:	2101      	movs	r1, #1
    e3d4:	e7f6      	b.n	e3c4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x164>
    e3d6:	950d      	str	r5, [sp, #52]	; 0x34
    TFLITE_DCHECK_GE(i, 0);
    e3d8:	2a00      	cmp	r2, #0
    e3da:	db2a      	blt.n	e432 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1d2>
    TFLITE_DCHECK_LT(i, size_);
    e3dc:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    e3de:	429a      	cmp	r2, r3
    e3e0:	da29      	bge.n	e436 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1d6>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e3e2:	2b05      	cmp	r3, #5
    e3e4:	dd29      	ble.n	e43a <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1da>
    e3e6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    e3e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    e3ec:	2a00      	cmp	r2, #0
    e3ee:	db2a      	blt.n	e446 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1e6>
    TFLITE_DCHECK_LT(i, size_);
    e3f0:	9930      	ldr	r1, [sp, #192]	; 0xc0
    e3f2:	428a      	cmp	r2, r1
    e3f4:	da29      	bge.n	e44a <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1ea>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e3f6:	2905      	cmp	r1, #5
    e3f8:	dd29      	ble.n	e44e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1ee>
    e3fa:	9931      	ldr	r1, [sp, #196]	; 0xc4
    e3fc:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    e400:	4299      	cmp	r1, r3
    e402:	d12a      	bne.n	e45a <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1fa>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    e404:	933b      	str	r3, [sp, #236]	; 0xec
    TFLITE_DCHECK_GE(i, 0);
    e406:	2a00      	cmp	r2, #0
    e408:	db29      	blt.n	e45e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1fe>
    TFLITE_DCHECK_LT(i, size_);
    e40a:	9930      	ldr	r1, [sp, #192]	; 0xc0
    e40c:	428a      	cmp	r2, r1
    e40e:	da28      	bge.n	e462 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x202>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e410:	2905      	cmp	r1, #5
    e412:	dd28      	ble.n	e466 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x206>
    e414:	9931      	ldr	r1, [sp, #196]	; 0xc4
    e416:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    e41a:	923a      	str	r2, [sp, #232]	; 0xe8
      if (__b < __a)
    e41c:	4293      	cmp	r3, r2
    e41e:	dc28      	bgt.n	e472 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x212>
      return __a;
    e420:	ab3b      	add	r3, sp, #236	; 0xec
    e422:	f8d3 a000 	ldr.w	sl, [r3]
  const int outer_size =
      MatchingFlatSizeSkipDim(input_shape, trailing_dim, output_shape);
  const int depth =
      MatchingDim(input_shape, trailing_dim, output_shape, trailing_dim);

  for (int i = 0; i < outer_size; ++i) {
    e426:	f04f 0800 	mov.w	r8, #0
    e42a:	46c1      	mov	r9, r8
    e42c:	46d8      	mov	r8, fp
    e42e:	46d3      	mov	fp, sl
    e430:	e1b6      	b.n	e7a0 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x540>
    TFLITE_DCHECK_GE(i, 0);
    e432:	f007 fe42 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    e436:	f007 fe40 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e43a:	ab3e      	add	r3, sp, #248	; 0xf8
    e43c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    e440:	f853 3c4c 	ldr.w	r3, [r3, #-76]
    e444:	e7d2      	b.n	e3ec <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x18c>
    TFLITE_DCHECK_GE(i, 0);
    e446:	f007 fe38 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    e44a:	f007 fe36 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e44e:	a93e      	add	r1, sp, #248	; 0xf8
    e450:	eb01 0182 	add.w	r1, r1, r2, lsl #2
    e454:	f851 1c34 	ldr.w	r1, [r1, #-52]
    e458:	e7d2      	b.n	e400 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1a0>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    e45a:	f007 fe2e 	bl	160ba <abort>
    TFLITE_DCHECK_GE(i, 0);
    e45e:	f007 fe2c 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    e462:	f007 fe2a 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e466:	a93e      	add	r1, sp, #248	; 0xf8
    e468:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    e46c:	f852 2c34 	ldr.w	r2, [r2, #-52]
    e470:	e7d3      	b.n	e41a <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1ba>
	return __b;
    e472:	ab3a      	add	r3, sp, #232	; 0xe8
    e474:	e7d5      	b.n	e422 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1c2>
    // Find the largest element
    int16_t max_in_row = std::numeric_limits<int16_t>::min();
    for (int c = 0; c < depth; ++c) {
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
    e476:	f9b2 2000 	ldrsh.w	r2, [r2]
    e47a:	f8ad 203e 	strh.w	r2, [sp, #62]	; 0x3e
    for (int c = 0; c < depth; ++c) {
    e47e:	3301      	adds	r3, #1
    e480:	455b      	cmp	r3, fp
    e482:	da0c      	bge.n	e49e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x23e>
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
    e484:	fb0b 3109 	mla	r1, fp, r9, r3
    e488:	eb00 0241 	add.w	r2, r0, r1, lsl #1
      if (__a < __b)
    e48c:	f9bd 403e 	ldrsh.w	r4, [sp, #62]	; 0x3e
    e490:	f930 1011 	ldrsh.w	r1, [r0, r1, lsl #1]
    e494:	428c      	cmp	r4, r1
    e496:	dbee      	blt.n	e476 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x216>
      return __a;
    e498:	f10d 023e 	add.w	r2, sp, #62	; 0x3e
    e49c:	e7eb      	b.n	e476 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x216>
    // This loops computes the exp values and their sum. We will need the exp
    // values later on in the function so we cache them in the output_data
    // buffer. This is an optimization done to avoid calculating the exp values
    // twice making use of the output_data buffer as scratch memory.
    int32_t sum_of_exps = 0;  // Q16.15 fixed point format.
    int16_t* exp_results_Q015 = output_data + i * depth;
    e49e:	fb0b f309 	mul.w	r3, fp, r9
    e4a2:	9307      	str	r3, [sp, #28]
    e4a4:	9a06      	ldr	r2, [sp, #24]
    e4a6:	eb02 0343 	add.w	r3, r2, r3, lsl #1
    e4aa:	9303      	str	r3, [sp, #12]
    for (int c = 0; c < depth; ++c) {
    e4ac:	2600      	movs	r6, #0
    int32_t sum_of_exps = 0;  // Q16.15 fixed point format.
    e4ae:	46b2      	mov	sl, r6
    e4b0:	f8cd 9010 	str.w	r9, [sp, #16]
    e4b4:	e07c      	b.n	e5b0 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x350>
  int right_shift = shift > 0 ? 0 : -shift;
    e4b6:	426d      	negs	r5, r5
    e4b8:	e091      	b.n	e5de <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x37e>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    e4ba:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    e4be:	d001      	beq.n	e4c4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x264>
    e4c0:	2700      	movs	r7, #0
    e4c2:	e091      	b.n	e5e8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x388>
    e4c4:	2701      	movs	r7, #1
    e4c6:	e08f      	b.n	e5e8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x388>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    e4c8:	49c3      	ldr	r1, [pc, #780]	; (e7d8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x578>)
    e4ca:	e0a1      	b.n	e610 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x3b0>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    e4cc:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    e4ce:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    e4d2:	2f00      	cmp	r7, #0
    e4d4:	f040 80ae 	bne.w	e634 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x3d4>
  assert(exponent >= 0);
    e4d8:	2d00      	cmp	r5, #0
    e4da:	f2c0 80ae 	blt.w	e63a <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x3da>
  assert(exponent <= 31);
    e4de:	2d1f      	cmp	r5, #31
    e4e0:	f300 80b2 	bgt.w	e648 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x3e8>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    e4e4:	2701      	movs	r7, #1
    e4e6:	fa07 f005 	lsl.w	r0, r7, r5
    e4ea:	3801      	subs	r0, #1
    e4ec:	f005 fc3f 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    e4f0:	4681      	mov	r9, r0
  const IntegerType zero = Dup<IntegerType>(0);
    e4f2:	2000      	movs	r0, #0
    e4f4:	f005 fc3b 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    e4f8:	9008      	str	r0, [sp, #32]
  const IntegerType one = Dup<IntegerType>(1);
    e4fa:	4638      	mov	r0, r7
    e4fc:	f005 fc37 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    e500:	900a      	str	r0, [sp, #40]	; 0x28
  const IntegerType remainder = BitAnd(x, mask);
    e502:	4649      	mov	r1, r9
    e504:	4620      	mov	r0, r4
    e506:	f005 fc33 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    e50a:	900b      	str	r0, [sp, #44]	; 0x2c
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    e50c:	4639      	mov	r1, r7
    e50e:	4648      	mov	r0, r9
    e510:	f005 fc30 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    e514:	4681      	mov	r9, r0
    e516:	9908      	ldr	r1, [sp, #32]
    e518:	4620      	mov	r0, r4
    e51a:	f005 fc37 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    e51e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    e520:	4639      	mov	r1, r7
    e522:	f005 fc25 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    e526:	4601      	mov	r1, r0
    e528:	4648      	mov	r0, r9
    e52a:	f005 fc25 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    e52e:	4681      	mov	r9, r0
  return Add(ShiftRight(x, exponent),
    e530:	4629      	mov	r1, r5
    e532:	4620      	mov	r0, r4
    e534:	f005 fc1e 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    e538:	4604      	mov	r4, r0
    e53a:	4649      	mov	r1, r9
    e53c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    e53e:	f005 fc2d 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    e542:	4639      	mov	r1, r7
    e544:	f005 fc14 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    e548:	4601      	mov	r1, r0
    e54a:	4620      	mov	r0, r4
    e54c:	f005 fc14 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
  int32_t sym_scaled_diff = scaled_diff + 32767;
    e550:	f500 40ff 	add.w	r0, r0, #32640	; 0x7f80
    e554:	307f      	adds	r0, #127	; 0x7f
    e556:	9011      	str	r0, [sp, #68]	; 0x44
      std::min(std::max(sym_scaled_diff, static_cast<int32_t>(-32768)),
    e558:	4ba0      	ldr	r3, [pc, #640]	; (e7dc <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x57c>)
    e55a:	933d      	str	r3, [sp, #244]	; 0xf4
      if (__a < __b)
    e55c:	4298      	cmp	r0, r3
    e55e:	db7a      	blt.n	e656 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x3f6>
      return __a;
    e560:	ab11      	add	r3, sp, #68	; 0x44
               static_cast<int32_t>(32767));
    e562:	f647 72ff 	movw	r2, #32767	; 0x7fff
    e566:	923c      	str	r2, [sp, #240]	; 0xf0
      if (__b < __a)
    e568:	681a      	ldr	r2, [r3, #0]
    e56a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    e56e:	da74      	bge.n	e65a <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x3fa>
    e570:	f9b3 3000 	ldrsh.w	r3, [r3]
  return generic_int16_table_lookup(sat_sym_scaled_diff, params.exp_lut);
    e574:	f8d8 0028 	ldr.w	r0, [r8, #40]	; 0x28
  uint16_t index = static_cast<uint16_t>(256 + (value >> 7));
    e578:	11da      	asrs	r2, r3, #7
    e57a:	f502 7280 	add.w	r2, r2, #256	; 0x100
    e57e:	b292      	uxth	r2, r2
  assert(index < 512 && "LUT index out of range.");
    e580:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
    e584:	d26b      	bcs.n	e65e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x3fe>
  int16_t offset = value & 0x7f;
    e586:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  int16_t base = lut[index];
    e58a:	f930 1012 	ldrsh.w	r1, [r0, r2, lsl #1]
  int16_t slope = lut[index + 1] - lut[index];
    e58e:	3201      	adds	r2, #1
    e590:	f930 2012 	ldrsh.w	r2, [r0, r2, lsl #1]
    e594:	1a52      	subs	r2, r2, r1
    e596:	b212      	sxth	r2, r2
  int32_t delta = (static_cast<int32_t>(slope) * offset + 64) >> 7;
    e598:	fb03 f302 	mul.w	r3, r3, r2
    e59c:	3340      	adds	r3, #64	; 0x40
  return base + delta;
    e59e:	f343 13cf 	sbfx	r3, r3, #7, #16
    e5a2:	440b      	add	r3, r1
    e5a4:	b21b      	sxth	r3, r3
      exp_results_Q015[c] =
    e5a6:	9a03      	ldr	r2, [sp, #12]
    e5a8:	990c      	ldr	r1, [sp, #48]	; 0x30
    e5aa:	5253      	strh	r3, [r2, r1]
          SoftMaxCalculateExp(params, input_data, depth, max_in_row, i, c);
      sum_of_exps += exp_results_Q015[c];
    e5ac:	449a      	add	sl, r3
    for (int c = 0; c < depth; ++c) {
    e5ae:	3601      	adds	r6, #1
    e5b0:	455e      	cmp	r6, fp
    e5b2:	da5b      	bge.n	e66c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x40c>
          SoftMaxCalculateExp(params, input_data, depth, max_in_row, i, c);
    e5b4:	f9bd 303e 	ldrsh.w	r3, [sp, #62]	; 0x3e
      exp_results_Q015[c] =
    e5b8:	0072      	lsls	r2, r6, #1
    e5ba:	920c      	str	r2, [sp, #48]	; 0x30
  int32_t input_diff = input_data[i * depth + c] - max_in_row;
    e5bc:	9a04      	ldr	r2, [sp, #16]
    e5be:	fb0b 6202 	mla	r2, fp, r2, r6
    e5c2:	9905      	ldr	r1, [sp, #20]
    e5c4:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
    e5c8:	1ad2      	subs	r2, r2, r3
      input_diff, params.input_multiplier, params.input_left_shift);
    e5ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
    e5ce:	f8d8 500c 	ldr.w	r5, [r8, #12]
  int left_shift = shift > 0 ? shift : 0;
    e5d2:	ea25 71e5 	bic.w	r1, r5, r5, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    e5d6:	2d00      	cmp	r5, #0
    e5d8:	f77f af6d 	ble.w	e4b6 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x256>
    e5dc:	2500      	movs	r5, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    e5de:	408a      	lsls	r2, r1
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    e5e0:	4293      	cmp	r3, r2
    e5e2:	f43f af6a 	beq.w	e4ba <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x25a>
    e5e6:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    e5e8:	4610      	mov	r0, r2
    e5ea:	17d1      	asrs	r1, r2, #31
    e5ec:	e9cd 0108 	strd	r0, r1, [sp, #32]
  std::int64_t b_64(b);
    e5f0:	17d9      	asrs	r1, r3, #31
  std::int64_t ab_64 = a_64 * b_64;
    e5f2:	fb02 f001 	mul.w	r0, r2, r1
    e5f6:	9909      	ldr	r1, [sp, #36]	; 0x24
    e5f8:	fb03 0101 	mla	r1, r3, r1, r0
    e5fc:	fba2 2303 	umull	r2, r3, r2, r3
    e600:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    e602:	2a00      	cmp	r2, #0
    e604:	f173 0100 	sbcs.w	r1, r3, #0
    e608:	f6ff af5e 	blt.w	e4c8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x268>
    e60c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    e610:	1852      	adds	r2, r2, r1
    e612:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    e616:	4611      	mov	r1, r2
    e618:	461c      	mov	r4, r3
    e61a:	2a00      	cmp	r2, #0
    e61c:	f173 0000 	sbcs.w	r0, r3, #0
    e620:	f6bf af54 	bge.w	e4cc <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x26c>
    e624:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    e628:	1851      	adds	r1, r2, r1
    e62a:	f04f 0400 	mov.w	r4, #0
    e62e:	eb43 0404 	adc.w	r4, r3, r4
    e632:	e74b      	b.n	e4cc <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x26c>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    e634:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    e638:	e74e      	b.n	e4d8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x278>
  assert(exponent >= 0);
    e63a:	4b69      	ldr	r3, [pc, #420]	; (e7e0 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x580>)
    e63c:	4a69      	ldr	r2, [pc, #420]	; (e7e4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x584>)
    e63e:	f44f 71b3 	mov.w	r1, #358	; 0x166
    e642:	4869      	ldr	r0, [pc, #420]	; (e7e8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x588>)
    e644:	f002 f952 	bl	108ec <__assert_func>
  assert(exponent <= 31);
    e648:	4b68      	ldr	r3, [pc, #416]	; (e7ec <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x58c>)
    e64a:	4a66      	ldr	r2, [pc, #408]	; (e7e4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x584>)
    e64c:	f240 1167 	movw	r1, #359	; 0x167
    e650:	4865      	ldr	r0, [pc, #404]	; (e7e8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x588>)
    e652:	f002 f94b 	bl	108ec <__assert_func>
	return __b;
    e656:	ab3d      	add	r3, sp, #244	; 0xf4
    e658:	e783      	b.n	e562 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x302>
	return __b;
    e65a:	ab3c      	add	r3, sp, #240	; 0xf0
    e65c:	e788      	b.n	e570 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x310>
  assert(index < 512 && "LUT index out of range.");
    e65e:	4b64      	ldr	r3, [pc, #400]	; (e7f0 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x590>)
    e660:	4a64      	ldr	r2, [pc, #400]	; (e7f4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x594>)
    e662:	f44f 71ac 	mov.w	r1, #344	; 0x158
    e666:	4864      	ldr	r0, [pc, #400]	; (e7f8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x598>)
    e668:	f002 f940 	bl	108ec <__assert_func>
    e66c:	f8dd 9010 	ldr.w	r9, [sp, #16]
    }

    // Compute the reciprocal 1/sum_of_exps
    uint8_t headroom_plus_one =
        CountLeadingZeros(static_cast<uint32_t>(sum_of_exps));
    e670:	4650      	mov	r0, sl
    e672:	f006 f97b 	bl	1496c <_ZN6tflite17CountLeadingZerosIjEEiT_>
    int32_t shifted_sum =
        ((static_cast<int64_t>(sum_of_exps) << (headroom_plus_one - 1)) +
    e676:	4652      	mov	r2, sl
    e678:	17d3      	asrs	r3, r2, #31
    e67a:	b2c1      	uxtb	r1, r0
    e67c:	1e4d      	subs	r5, r1, #1
    e67e:	f1a1 0421 	sub.w	r4, r1, #33	; 0x21
    e682:	f1c1 0121 	rsb	r1, r1, #33	; 0x21
    e686:	fa03 f205 	lsl.w	r2, r3, r5
    e68a:	fa0a f404 	lsl.w	r4, sl, r4
    e68e:	4322      	orrs	r2, r4
    e690:	fa2a f101 	lsr.w	r1, sl, r1
    e694:	430a      	orrs	r2, r1
    e696:	fa0a f305 	lsl.w	r3, sl, r5
    e69a:	f513 5300 	adds.w	r3, r3, #8192	; 0x2000
    e69e:	f142 0200 	adc.w	r2, r2, #0
         (1 << 13)) >>
    e6a2:	0b9b      	lsrs	r3, r3, #14
    e6a4:	ea43 4382 	orr.w	r3, r3, r2, lsl #18
        14;
    // since the LUT computes 1/(1 + x) we need to first compute x = (sum - 1).
    // also, the LUT expects a symmetrical input, so we must also recenter x
    // from [0, 65535] to [-32768, 32767].
    int32_t sym_shifted_sum = shifted_sum + (-((1 << 15) + (1 << 16)));
    e6a8:	f5a3 33c0 	sub.w	r3, r3, #98304	; 0x18000
    e6ac:	9310      	str	r3, [sp, #64]	; 0x40
    int16_t sat_sym_shifted_sum = static_cast<int16_t>(
        std::min(std::max(sym_shifted_sum, static_cast<int32_t>(-32768)),
    e6ae:	4a4b      	ldr	r2, [pc, #300]	; (e7dc <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x57c>)
    e6b0:	9239      	str	r2, [sp, #228]	; 0xe4
      if (__a < __b)
    e6b2:	4293      	cmp	r3, r2
    e6b4:	db25      	blt.n	e702 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4a2>
      return __a;
    e6b6:	ab10      	add	r3, sp, #64	; 0x40
                 static_cast<int32_t>(32767)));
    e6b8:	f647 72ff 	movw	r2, #32767	; 0x7fff
    e6bc:	9238      	str	r2, [sp, #224]	; 0xe0
      if (__b < __a)
    e6be:	681a      	ldr	r2, [r3, #0]
    e6c0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    e6c4:	da1f      	bge.n	e706 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4a6>
    e6c6:	f9b3 2000 	ldrsh.w	r2, [r3]
    // apply 1/(1 + x) LUT activation function
    int16_t reciprocal_scale_Q015 = generic_int16_table_lookup(
        sat_sym_shifted_sum, params.one_over_one_plus_x_lut);
    e6ca:	f8d8 102c 	ldr.w	r1, [r8, #44]	; 0x2c
  uint16_t index = static_cast<uint16_t>(256 + (value >> 7));
    e6ce:	11d3      	asrs	r3, r2, #7
    e6d0:	f503 7380 	add.w	r3, r3, #256	; 0x100
    e6d4:	b29b      	uxth	r3, r3
  assert(index < 512 && "LUT index out of range.");
    e6d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    e6da:	d216      	bcs.n	e70a <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4aa>
  int16_t offset = value & 0x7f;
    e6dc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
  int16_t base = lut[index];
    e6e0:	f931 4013 	ldrsh.w	r4, [r1, r3, lsl #1]
  int16_t slope = lut[index + 1] - lut[index];
    e6e4:	3301      	adds	r3, #1
    e6e6:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
    e6ea:	1b1b      	subs	r3, r3, r4
    e6ec:	b21b      	sxth	r3, r3
  int32_t delta = (static_cast<int32_t>(slope) * offset + 64) >> 7;
    e6ee:	fb02 f303 	mul.w	r3, r2, r3
    e6f2:	3340      	adds	r3, #64	; 0x40
  return base + delta;
    e6f4:	f343 13cf 	sbfx	r3, r3, #7, #16
    e6f8:	18e2      	adds	r2, r4, r3
    e6fa:	b212      	sxth	r2, r2

    // Rescale the exp_result with reciprocal
    // range of output is [0, 32767] correspond to [0.0, 1.0]
    for (int c = 0; c < depth; ++c) {
    e6fc:	2100      	movs	r1, #0
    e6fe:	465f      	mov	r7, fp
    e700:	e01e      	b.n	e740 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4e0>
	return __b;
    e702:	ab39      	add	r3, sp, #228	; 0xe4
    e704:	e7d8      	b.n	e6b8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x458>
	return __b;
    e706:	ab38      	add	r3, sp, #224	; 0xe0
    e708:	e7dd      	b.n	e6c6 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x466>
  assert(index < 512 && "LUT index out of range.");
    e70a:	4b39      	ldr	r3, [pc, #228]	; (e7f0 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x590>)
    e70c:	4a39      	ldr	r2, [pc, #228]	; (e7f4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x594>)
    e70e:	f44f 71ac 	mov.w	r1, #344	; 0x158
    e712:	4839      	ldr	r0, [pc, #228]	; (e7f8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x598>)
    e714:	f002 f8ea 	bl	108ec <__assert_func>
      uint8_t right_shift = 31 - headroom_plus_one;
      int64_t round = 1 << (right_shift - 1);
      int32_t result = (static_cast<int64_t>(exp_results_Q015[c]) *
    e718:	9311      	str	r3, [sp, #68]	; 0x44
                            static_cast<int64_t>(reciprocal_scale_Q015) +
                        round) >>
                       right_shift;
      output_data[i * depth + c] = static_cast<int16_t>(
          std::min(std::max(result, static_cast<int32_t>(0)),
    e71a:	2400      	movs	r4, #0
    e71c:	9437      	str	r4, [sp, #220]	; 0xdc
      if (__a < __b)
    e71e:	42a3      	cmp	r3, r4
    e720:	db37      	blt.n	e792 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x532>
      return __a;
    e722:	ab11      	add	r3, sp, #68	; 0x44
                   static_cast<int32_t>(32767)));
    e724:	f647 74ff 	movw	r4, #32767	; 0x7fff
    e728:	9436      	str	r4, [sp, #216]	; 0xd8
      if (__b < __a)
    e72a:	681c      	ldr	r4, [r3, #0]
    e72c:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
    e730:	da31      	bge.n	e796 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x536>
          std::min(std::max(result, static_cast<int32_t>(0)),
    e732:	681c      	ldr	r4, [r3, #0]
      output_data[i * depth + c] = static_cast<int16_t>(
    e734:	9b07      	ldr	r3, [sp, #28]
    e736:	440b      	add	r3, r1
    e738:	9d06      	ldr	r5, [sp, #24]
    e73a:	f825 4013 	strh.w	r4, [r5, r3, lsl #1]
    for (int c = 0; c < depth; ++c) {
    e73e:	3101      	adds	r1, #1
    e740:	42b9      	cmp	r1, r7
    e742:	da2a      	bge.n	e79a <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x53a>
      uint8_t right_shift = 31 - headroom_plus_one;
    e744:	f1c0 031f 	rsb	r3, r0, #31
    e748:	b2db      	uxtb	r3, r3
      int64_t round = 1 << (right_shift - 1);
    e74a:	1e5c      	subs	r4, r3, #1
    e74c:	2601      	movs	r6, #1
    e74e:	40a6      	lsls	r6, r4
      int32_t result = (static_cast<int64_t>(exp_results_Q015[c]) *
    e750:	9c03      	ldr	r4, [sp, #12]
    e752:	f934 4011 	ldrsh.w	r4, [r4, r1, lsl #1]
    e756:	17e5      	asrs	r5, r4, #31
                            static_cast<int64_t>(reciprocal_scale_Q015) +
    e758:	fa0f fa82 	sxth.w	sl, r2
    e75c:	ea4f 7bea 	mov.w	fp, sl, asr #31
      int32_t result = (static_cast<int64_t>(exp_results_Q015[c]) *
    e760:	fb04 fc0b 	mul.w	ip, r4, fp
    e764:	fb02 cc05 	mla	ip, r2, r5, ip
    e768:	fba4 450a 	umull	r4, r5, r4, sl
    e76c:	4465      	add	r5, ip
                            static_cast<int64_t>(reciprocal_scale_Q015) +
    e76e:	19a4      	adds	r4, r4, r6
    e770:	eb45 75e6 	adc.w	r5, r5, r6, asr #31
                        round) >>
    e774:	f1c3 0c20 	rsb	ip, r3, #32
    e778:	f1b3 0620 	subs.w	r6, r3, #32
    e77c:	fa24 f303 	lsr.w	r3, r4, r3
    e780:	fa05 fc0c 	lsl.w	ip, r5, ip
    e784:	ea43 030c 	orr.w	r3, r3, ip
    e788:	d4c6      	bmi.n	e718 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4b8>
    e78a:	fa45 f606 	asr.w	r6, r5, r6
    e78e:	4333      	orrs	r3, r6
    e790:	e7c2      	b.n	e718 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4b8>
	return __b;
    e792:	ab37      	add	r3, sp, #220	; 0xdc
    e794:	e7c6      	b.n	e724 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4c4>
	return __b;
    e796:	ab36      	add	r3, sp, #216	; 0xd8
    e798:	e7cb      	b.n	e732 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4d2>
    e79a:	46bb      	mov	fp, r7
  for (int i = 0; i < outer_size; ++i) {
    e79c:	f109 0901 	add.w	r9, r9, #1
    e7a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    e7a2:	4599      	cmp	r9, r3
    e7a4:	da06      	bge.n	e7b4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x554>
    int16_t max_in_row = std::numeric_limits<int16_t>::min();
    e7a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    e7aa:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
    for (int c = 0; c < depth; ++c) {
    e7ae:	2300      	movs	r3, #0
    e7b0:	9805      	ldr	r0, [sp, #20]
    e7b2:	e665      	b.n	e480 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x220>
    if (size_ > kMaxSmallSize) {
    e7b4:	9b30      	ldr	r3, [sp, #192]	; 0xc0
    e7b6:	2b05      	cmp	r3, #5
    e7b8:	dd03      	ble.n	e7c2 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x562>
      delete[] dims_pointer_;
    e7ba:	9831      	ldr	r0, [sp, #196]	; 0xc4
    e7bc:	b108      	cbz	r0, e7c2 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x562>
    e7be:	f007 fc67 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    e7c2:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    e7c4:	2b05      	cmp	r3, #5
    e7c6:	dd03      	ble.n	e7d0 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
      delete[] dims_pointer_;
    e7c8:	982b      	ldr	r0, [sp, #172]	; 0xac
    e7ca:	b108      	cbz	r0, e7d0 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
    e7cc:	f007 fc60 	bl	16090 <_ZdaPv>
}
    e7d0:	b03f      	add	sp, #252	; 0xfc
    e7d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e7d6:	bf00      	nop
    e7d8:	c0000001 	.word	0xc0000001
    e7dc:	ffff8000 	.word	0xffff8000
    e7e0:	00026e84 	.word	0x00026e84
    e7e4:	00026e94 	.word	0x00026e94
    e7e8:	00026eec 	.word	0x00026eec
    e7ec:	00026f48 	.word	0x00026f48
    e7f0:	00027578 	.word	0x00027578
    e7f4:	000275a4 	.word	0x000275a4
    e7f8:	00026dc8 	.word	0x00026dc8

0000e7fc <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus SoftmaxEval(TfLiteContext* context, TfLiteNode* node) {
    e7fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e800:	b0a1      	sub	sp, #132	; 0x84
  TFLITE_DCHECK(context != nullptr);
    e802:	2800      	cmp	r0, #0
    e804:	d030      	beq.n	e868 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x6c>
    e806:	460c      	mov	r4, r1
    e808:	4606      	mov	r6, r0
  TFLITE_DCHECK(node != nullptr);
    e80a:	2900      	cmp	r1, #0
    e80c:	d02e      	beq.n	e86c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x70>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    e80e:	6d43      	ldr	r3, [r0, #84]	; 0x54
    e810:	680a      	ldr	r2, [r1, #0]
    e812:	6851      	ldr	r1, [r2, #4]
    e814:	4798      	blx	r3
    e816:	4607      	mov	r7, r0
  TFLITE_DCHECK(context != nullptr);
    e818:	b356      	cbz	r6, e870 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x74>
  TFLITE_DCHECK(node != nullptr);
    e81a:	b35c      	cbz	r4, e874 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x78>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    e81c:	6d73      	ldr	r3, [r6, #84]	; 0x54
    e81e:	6862      	ldr	r2, [r4, #4]
    e820:	6851      	ldr	r1, [r2, #4]
    e822:	4630      	mov	r0, r6
    e824:	4798      	blx	r3
    e826:	4681      	mov	r9, r0
  TFLITE_DCHECK(node->user_data != nullptr);
    e828:	6924      	ldr	r4, [r4, #16]
    e82a:	b32c      	cbz	r4, e878 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x7c>
  SoftmaxParams op_data = *static_cast<SoftmaxParams*>(node->user_data);
    e82c:	ad04      	add	r5, sp, #16
    e82e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    e830:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    e832:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    e834:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    e836:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    e838:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    e83a:	e894 0003 	ldmia.w	r4, {r0, r1}
    e83e:	e885 0003 	stmia.w	r5, {r0, r1}
  switch (input->type) {
    e842:	7a38      	ldrb	r0, [r7, #8]
    e844:	2807      	cmp	r0, #7
    e846:	f000 811a 	beq.w	ea7e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x282>
    e84a:	2809      	cmp	r0, #9
    e84c:	f000 8117 	beq.w	ea7e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x282>
    e850:	2801      	cmp	r0, #1
    e852:	d013      	beq.n	e87c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x80>
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
    e854:	6974      	ldr	r4, [r6, #20]
    e856:	f7fa fcd7 	bl	9208 <TfLiteTypeGetName>
    e85a:	4602      	mov	r2, r0
    e85c:	7a3b      	ldrb	r3, [r7, #8]
    e85e:	498c      	ldr	r1, [pc, #560]	; (ea90 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x294>)
    e860:	4630      	mov	r0, r6
    e862:	47a0      	blx	r4
      return kTfLiteError;
    e864:	2001      	movs	r0, #1
    e866:	e110      	b.n	ea8a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x28e>
  TFLITE_DCHECK(context != nullptr);
    e868:	f007 fc27 	bl	160ba <abort>
  TFLITE_DCHECK(node != nullptr);
    e86c:	f007 fc25 	bl	160ba <abort>
  TFLITE_DCHECK(context != nullptr);
    e870:	f007 fc23 	bl	160ba <abort>
  TFLITE_DCHECK(node != nullptr);
    e874:	f007 fc21 	bl	160ba <abort>
  TFLITE_DCHECK(node->user_data != nullptr);
    e878:	f007 fc1f 	bl	160ba <abort>
          op_data, tflite::micro::GetTensorShape(input),
    e87c:	4639      	mov	r1, r7
    e87e:	a812      	add	r0, sp, #72	; 0x48
    e880:	f006 f84a 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
    e884:	4638      	mov	r0, r7
    e886:	f005 fa5e 	bl	13d46 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    e88a:	4680      	mov	r8, r0
          tflite::micro::GetTensorShape(output),
    e88c:	4649      	mov	r1, r9
    e88e:	a818      	add	r0, sp, #96	; 0x60
    e890:	f006 f842 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
    e894:	4648      	mov	r0, r9
    e896:	f005 fa5c 	bl	13d52 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    e89a:	4681      	mov	r9, r0
  inline int32_t DimensionsCount() const { return size_; }
    e89c:	9812      	ldr	r0, [sp, #72]	; 0x48
  const int trailing_dim = input_shape.DimensionsCount() - 1;
    e89e:	1e44      	subs	r4, r0, #1
  for (int i = 0; i < dims_count; ++i) {
    e8a0:	2300      	movs	r3, #0
    e8a2:	e013      	b.n	e8cc <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xd0>
    TFLITE_DCHECK_GE(i, 0);
    e8a4:	f007 fc09 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    e8a8:	f007 fc07 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e8ac:	aa20      	add	r2, sp, #128	; 0x80
    e8ae:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    e8b2:	f852 2c34 	ldr.w	r2, [r2, #-52]
    e8b6:	e017      	b.n	e8e8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xec>
    TFLITE_DCHECK_GE(i, 0);
    e8b8:	f007 fbff 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    e8bc:	f007 fbfd 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e8c0:	9919      	ldr	r1, [sp, #100]	; 0x64
    e8c2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    e8c6:	4291      	cmp	r1, r2
    e8c8:	d11b      	bne.n	e902 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x106>
  for (int i = 0; i < dims_count; ++i) {
    e8ca:	3301      	adds	r3, #1
    e8cc:	4298      	cmp	r0, r3
    e8ce:	dd1a      	ble.n	e906 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x10a>
    if (i != skip_dim) {
    e8d0:	429c      	cmp	r4, r3
    e8d2:	d0fa      	beq.n	e8ca <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xce>
    TFLITE_DCHECK_GE(i, 0);
    e8d4:	2b00      	cmp	r3, #0
    e8d6:	dbe5      	blt.n	e8a4 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xa8>
    TFLITE_DCHECK_LT(i, size_);
    e8d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
    e8da:	4293      	cmp	r3, r2
    e8dc:	dae4      	bge.n	e8a8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xac>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e8de:	2a05      	cmp	r2, #5
    e8e0:	dde4      	ble.n	e8ac <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xb0>
    e8e2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    e8e4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    e8e8:	2b00      	cmp	r3, #0
    e8ea:	dbe5      	blt.n	e8b8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xbc>
    TFLITE_DCHECK_LT(i, size_);
    e8ec:	9918      	ldr	r1, [sp, #96]	; 0x60
    e8ee:	428b      	cmp	r3, r1
    e8f0:	dae4      	bge.n	e8bc <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xc0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e8f2:	2905      	cmp	r1, #5
    e8f4:	dce4      	bgt.n	e8c0 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xc4>
    e8f6:	a920      	add	r1, sp, #128	; 0x80
    e8f8:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    e8fc:	f851 1c1c 	ldr.w	r1, [r1, #-28]
    e900:	e7e1      	b.n	e8c6 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xca>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    e902:	f007 fbda 	bl	160ba <abort>
  inline int32_t DimensionsCount() const { return size_; }
    e906:	9b12      	ldr	r3, [sp, #72]	; 0x48
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    e908:	2c00      	cmp	r4, #0
    e90a:	db08      	blt.n	e91e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x122>
    e90c:	429c      	cmp	r4, r3
    e90e:	da06      	bge.n	e91e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x122>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    e910:	2b05      	cmp	r3, #5
    e912:	dd06      	ble.n	e922 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x126>
    e914:	9813      	ldr	r0, [sp, #76]	; 0x4c
  for (int i = 0; i < dims_count; ++i) {
    e916:	2200      	movs	r2, #0
  int flat_size = 1;
    e918:	f04f 0a01 	mov.w	sl, #1
    e91c:	e007      	b.n	e92e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x132>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    e91e:	f007 fbcc 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    e922:	a813      	add	r0, sp, #76	; 0x4c
    e924:	e7f7      	b.n	e916 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x11a>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    e926:	2101      	movs	r1, #1
    e928:	fb01 fa0a 	mul.w	sl, r1, sl
  for (int i = 0; i < dims_count; ++i) {
    e92c:	3201      	adds	r2, #1
    e92e:	4293      	cmp	r3, r2
    e930:	dd04      	ble.n	e93c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x140>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    e932:	4294      	cmp	r4, r2
    e934:	d0f7      	beq.n	e926 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x12a>
    e936:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
    e93a:	e7f5      	b.n	e928 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x12c>
    TFLITE_DCHECK_GE(i, 0);
    e93c:	2c00      	cmp	r4, #0
    e93e:	db25      	blt.n	e98c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x190>
    TFLITE_DCHECK_LT(i, size_);
    e940:	9b12      	ldr	r3, [sp, #72]	; 0x48
    e942:	429c      	cmp	r4, r3
    e944:	da24      	bge.n	e990 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x194>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e946:	2b05      	cmp	r3, #5
    e948:	dd24      	ble.n	e994 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x198>
    e94a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    e94c:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    e950:	2c00      	cmp	r4, #0
    e952:	db25      	blt.n	e9a0 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1a4>
    TFLITE_DCHECK_LT(i, size_);
    e954:	9b18      	ldr	r3, [sp, #96]	; 0x60
    e956:	429c      	cmp	r4, r3
    e958:	da24      	bge.n	e9a4 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1a8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e95a:	2b05      	cmp	r3, #5
    e95c:	dd24      	ble.n	e9a8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1ac>
    e95e:	9b19      	ldr	r3, [sp, #100]	; 0x64
    e960:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    e964:	4293      	cmp	r3, r2
    e966:	d125      	bne.n	e9b4 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1b8>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    e968:	921f      	str	r2, [sp, #124]	; 0x7c
    TFLITE_DCHECK_GE(i, 0);
    e96a:	2c00      	cmp	r4, #0
    e96c:	db24      	blt.n	e9b8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1bc>
    TFLITE_DCHECK_LT(i, size_);
    e96e:	9b18      	ldr	r3, [sp, #96]	; 0x60
    e970:	429c      	cmp	r4, r3
    e972:	da23      	bge.n	e9bc <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1c0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e974:	2b05      	cmp	r3, #5
    e976:	dd23      	ble.n	e9c0 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1c4>
    e978:	9b19      	ldr	r3, [sp, #100]	; 0x64
    e97a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    e97e:	931e      	str	r3, [sp, #120]	; 0x78
      if (__b < __a)
    e980:	429a      	cmp	r2, r3
    e982:	dc23      	bgt.n	e9cc <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1d0>
      return __a;
    e984:	ab1f      	add	r3, sp, #124	; 0x7c
    e986:	681d      	ldr	r5, [r3, #0]
  for (int i = 0; i < outer_size; ++i) {
    e988:	2400      	movs	r4, #0
    e98a:	e061      	b.n	ea50 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x254>
    TFLITE_DCHECK_GE(i, 0);
    e98c:	f007 fb95 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    e990:	f007 fb93 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e994:	ab20      	add	r3, sp, #128	; 0x80
    e996:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    e99a:	f853 2c34 	ldr.w	r2, [r3, #-52]
    e99e:	e7d7      	b.n	e950 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x154>
    TFLITE_DCHECK_GE(i, 0);
    e9a0:	f007 fb8b 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    e9a4:	f007 fb89 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e9a8:	ab20      	add	r3, sp, #128	; 0x80
    e9aa:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    e9ae:	f853 3c1c 	ldr.w	r3, [r3, #-28]
    e9b2:	e7d7      	b.n	e964 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x168>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    e9b4:	f007 fb81 	bl	160ba <abort>
    TFLITE_DCHECK_GE(i, 0);
    e9b8:	f007 fb7f 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
    e9bc:	f007 fb7d 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e9c0:	ab20      	add	r3, sp, #128	; 0x80
    e9c2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    e9c6:	f853 3c1c 	ldr.w	r3, [r3, #-28]
    e9ca:	e7d8      	b.n	e97e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x182>
	return __b;
    e9cc:	ab1e      	add	r3, sp, #120	; 0x78
    e9ce:	e7da      	b.n	e986 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x18a>
      max = std::max(max, input_data[i * depth + c]);
    e9d0:	683b      	ldr	r3, [r7, #0]
    e9d2:	9303      	str	r3, [sp, #12]
    for (int c = 0; c < depth; ++c) {
    e9d4:	3601      	adds	r6, #1
    e9d6:	42ae      	cmp	r6, r5
    e9d8:	da0c      	bge.n	e9f4 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1f8>
      max = std::max(max, input_data[i * depth + c]);
    e9da:	fb05 6304 	mla	r3, r5, r4, r6
    e9de:	eb08 0783 	add.w	r7, r8, r3, lsl #2
      if (__a < __b)
    e9e2:	f858 1023 	ldr.w	r1, [r8, r3, lsl #2]
    e9e6:	9803      	ldr	r0, [sp, #12]
    e9e8:	f7f2 fb30 	bl	104c <__aeabi_fcmplt>
    e9ec:	2800      	cmp	r0, #0
    e9ee:	d1ef      	bne.n	e9d0 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1d4>
      return __a;
    e9f0:	af03      	add	r7, sp, #12
    e9f2:	e7ed      	b.n	e9d0 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1d4>
    for (int c = 0; c < depth; ++c) {
    e9f4:	2700      	movs	r7, #0
    float sum = 0.f;
    e9f6:	2600      	movs	r6, #0
    for (int c = 0; c < depth; ++c) {
    e9f8:	42af      	cmp	r7, r5
    e9fa:	da1a      	bge.n	ea32 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x236>
      const float exp_c = std::exp((input_data[i * depth + c] - max) *
    e9fc:	fb05 7b04 	mla	fp, r5, r4, r7
    ea00:	9903      	ldr	r1, [sp, #12]
    ea02:	f858 002b 	ldr.w	r0, [r8, fp, lsl #2]
    ea06:	f7f2 f879 	bl	afc <__aeabi_fsub>
    ea0a:	9001      	str	r0, [sp, #4]
                                   static_cast<float>(params.beta));
    ea0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    ea10:	f7f2 f820 	bl	a54 <__aeabi_d2f>
    ea14:	4601      	mov	r1, r0
      const float exp_c = std::exp((input_data[i * depth + c] - max) *
    ea16:	9801      	ldr	r0, [sp, #4]
    ea18:	f7f2 f97a 	bl	d10 <__aeabi_fmul>
  using ::exp;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  exp(float __x)
  { return __builtin_expf(__x); }
    ea1c:	f001 fdce 	bl	105bc <expf>
    ea20:	4601      	mov	r1, r0
      output_data[i * depth + c] = exp_c;
    ea22:	f849 002b 	str.w	r0, [r9, fp, lsl #2]
      sum += exp_c;
    ea26:	4630      	mov	r0, r6
    ea28:	f7f2 f86a 	bl	b00 <__addsf3>
    ea2c:	4606      	mov	r6, r0
    for (int c = 0; c < depth; ++c) {
    ea2e:	3701      	adds	r7, #1
    ea30:	e7e2      	b.n	e9f8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1fc>
    for (int c = 0; c < depth; ++c) {
    ea32:	2700      	movs	r7, #0
    ea34:	42af      	cmp	r7, r5
    ea36:	da0a      	bge.n	ea4e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x252>
      output_data[i * depth + c] = output_data[i * depth + c] / sum;
    ea38:	fb05 7b04 	mla	fp, r5, r4, r7
    ea3c:	4631      	mov	r1, r6
    ea3e:	f859 002b 	ldr.w	r0, [r9, fp, lsl #2]
    ea42:	f7f2 fa19 	bl	e78 <__aeabi_fdiv>
    ea46:	f849 002b 	str.w	r0, [r9, fp, lsl #2]
    for (int c = 0; c < depth; ++c) {
    ea4a:	3701      	adds	r7, #1
    ea4c:	e7f2      	b.n	ea34 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x238>
  for (int i = 0; i < outer_size; ++i) {
    ea4e:	3401      	adds	r4, #1
    ea50:	4554      	cmp	r4, sl
    ea52:	da04      	bge.n	ea5e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x262>
    float max = std::numeric_limits<float>::lowest();
    ea54:	f46f 0300 	mvn.w	r3, #8388608	; 0x800000
    ea58:	9303      	str	r3, [sp, #12]
    for (int c = 0; c < depth; ++c) {
    ea5a:	2600      	movs	r6, #0
    ea5c:	e7bb      	b.n	e9d6 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1da>
    if (size_ > kMaxSmallSize) {
    ea5e:	9b18      	ldr	r3, [sp, #96]	; 0x60
    ea60:	2b05      	cmp	r3, #5
    ea62:	dd03      	ble.n	ea6c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x270>
      delete[] dims_pointer_;
    ea64:	9819      	ldr	r0, [sp, #100]	; 0x64
    ea66:	b108      	cbz	r0, ea6c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x270>
    ea68:	f007 fb12 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    ea6c:	9b12      	ldr	r3, [sp, #72]	; 0x48
    ea6e:	2b05      	cmp	r3, #5
    ea70:	dd03      	ble.n	ea7a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x27e>
      delete[] dims_pointer_;
    ea72:	9813      	ldr	r0, [sp, #76]	; 0x4c
    ea74:	b108      	cbz	r0, ea7a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x27e>
    ea76:	f007 fb0b 	bl	16090 <_ZdaPv>
      return kTfLiteOk;
    ea7a:	2000      	movs	r0, #0
    ea7c:	e005      	b.n	ea8a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x28e>
      SoftmaxQuantized(input, output, op_data);
    ea7e:	aa04      	add	r2, sp, #16
    ea80:	4649      	mov	r1, r9
    ea82:	4638      	mov	r0, r7
    ea84:	f7ff fbec 	bl	e260 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE>
      return kTfLiteOk;
    ea88:	2000      	movs	r0, #0
}
    ea8a:	b021      	add	sp, #132	; 0x84
    ea8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ea90:	0002703c 	.word	0x0002703c

0000ea94 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode>:
void* SoftmaxInit(TfLiteContext* context, const char* buffer, size_t length) {
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
  return context->AllocatePersistentBuffer(context, sizeof(SoftmaxParams));
}

TfLiteStatus SoftmaxPrepare(TfLiteContext* context, TfLiteNode* node) {
    ea94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ea98:	b097      	sub	sp, #92	; 0x5c
    ea9a:	4604      	mov	r4, r0
inline int NumInputs(const TfLiteNode* node) { return node->inputs->size; }
    ea9c:	680b      	ldr	r3, [r1, #0]
    ea9e:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
    eaa0:	2b01      	cmp	r3, #1
    eaa2:	d00f      	beq.n	eac4 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x30>
    eaa4:	6946      	ldr	r6, [r0, #20]
    eaa6:	2501      	movs	r5, #1
    eaa8:	9503      	str	r5, [sp, #12]
    eaaa:	9302      	str	r3, [sp, #8]
    eaac:	4ba9      	ldr	r3, [pc, #676]	; (ed54 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c0>)
    eaae:	9301      	str	r3, [sp, #4]
    eab0:	4ba9      	ldr	r3, [pc, #676]	; (ed58 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c4>)
    eab2:	9300      	str	r3, [sp, #0]
    eab4:	235d      	movs	r3, #93	; 0x5d
    eab6:	4aa9      	ldr	r2, [pc, #676]	; (ed5c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    eab8:	49a9      	ldr	r1, [pc, #676]	; (ed60 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2cc>)
    eaba:	47b0      	blx	r6
    eabc:	4628      	mov	r0, r5
    op_data->scale = output->params.scale;
  }

  auto* params = static_cast<TfLiteSoftmaxParams*>(node->builtin_data);
  return CalculateSoftmaxParams(context, input, output, params, op_data);
}
    eabe:	b017      	add	sp, #92	; 0x5c
    eac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    eac4:	460d      	mov	r5, r1
inline int NumOutputs(const TfLiteNode* node) { return node->outputs->size; }
    eac6:	684b      	ldr	r3, [r1, #4]
    eac8:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
    eaca:	2b01      	cmp	r3, #1
    eacc:	d00d      	beq.n	eaea <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x56>
    eace:	6946      	ldr	r6, [r0, #20]
    ead0:	2501      	movs	r5, #1
    ead2:	9503      	str	r5, [sp, #12]
    ead4:	9302      	str	r3, [sp, #8]
    ead6:	4b9f      	ldr	r3, [pc, #636]	; (ed54 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c0>)
    ead8:	9301      	str	r3, [sp, #4]
    eada:	4ba2      	ldr	r3, [pc, #648]	; (ed64 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2d0>)
    eadc:	9300      	str	r3, [sp, #0]
    eade:	235e      	movs	r3, #94	; 0x5e
    eae0:	4a9e      	ldr	r2, [pc, #632]	; (ed5c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    eae2:	499f      	ldr	r1, [pc, #636]	; (ed60 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2cc>)
    eae4:	47b0      	blx	r6
    eae6:	4628      	mov	r0, r5
    eae8:	e7e9      	b.n	eabe <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
  const TfLiteTensor* input = GetInput(context, node, 0);
    eaea:	2200      	movs	r2, #0
    eaec:	f005 f86c 	bl	13bc8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    eaf0:	4606      	mov	r6, r0
    eaf2:	b340      	cbz	r0, eb46 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xb2>
inline int NumDimensions(const TfLiteTensor* t) { return t->dims->size; }
    eaf4:	6883      	ldr	r3, [r0, #8]
    eaf6:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE(context, NumDimensions(input) >= 1);
    eaf8:	2b00      	cmp	r3, #0
    eafa:	dd2e      	ble.n	eb5a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xc6>
  TfLiteTensor* output = GetOutput(context, node, 0);
    eafc:	2200      	movs	r2, #0
    eafe:	4629      	mov	r1, r5
    eb00:	4620      	mov	r0, r4
    eb02:	f005 f880 	bl	13c06 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    eb06:	9005      	str	r0, [sp, #20]
    eb08:	2800      	cmp	r0, #0
    eb0a:	d030      	beq.n	eb6e <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xda>
  TF_LITE_ENSURE(context, node->user_data != nullptr);
    eb0c:	f8d5 9010 	ldr.w	r9, [r5, #16]
    eb10:	f1b9 0f00 	cmp.w	r9, #0
    eb14:	d035      	beq.n	eb82 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xee>
  if (input->type == kTfLiteInt16) {
    eb16:	7833      	ldrb	r3, [r6, #0]
    eb18:	2b07      	cmp	r3, #7
    eb1a:	d03c      	beq.n	eb96 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x102>
  if (output->type == kTfLiteInt16) {
    eb1c:	9b05      	ldr	r3, [sp, #20]
    eb1e:	781b      	ldrb	r3, [r3, #0]
    eb20:	2b07      	cmp	r3, #7
    eb22:	d05d      	beq.n	ebe0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x14c>
    TF_LITE_ENSURE_EQ(context, input->type, output->type);
    eb24:	7832      	ldrb	r2, [r6, #0]
    eb26:	4293      	cmp	r3, r2
    eb28:	d069      	beq.n	ebfe <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x16a>
    eb2a:	6965      	ldr	r5, [r4, #20]
    eb2c:	9303      	str	r3, [sp, #12]
    eb2e:	9202      	str	r2, [sp, #8]
    eb30:	4b8d      	ldr	r3, [pc, #564]	; (ed68 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2d4>)
    eb32:	9301      	str	r3, [sp, #4]
    eb34:	4b8d      	ldr	r3, [pc, #564]	; (ed6c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2d8>)
    eb36:	9300      	str	r3, [sp, #0]
    eb38:	2378      	movs	r3, #120	; 0x78
    eb3a:	4a88      	ldr	r2, [pc, #544]	; (ed5c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    eb3c:	4988      	ldr	r1, [pc, #544]	; (ed60 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2cc>)
    eb3e:	4620      	mov	r0, r4
    eb40:	47a8      	blx	r5
    eb42:	2001      	movs	r0, #1
    eb44:	e7bb      	b.n	eabe <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
  TF_LITE_ENSURE(context, input != nullptr);
    eb46:	6965      	ldr	r5, [r4, #20]
    eb48:	4b89      	ldr	r3, [pc, #548]	; (ed70 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2dc>)
    eb4a:	9300      	str	r3, [sp, #0]
    eb4c:	2360      	movs	r3, #96	; 0x60
    eb4e:	4a83      	ldr	r2, [pc, #524]	; (ed5c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    eb50:	4988      	ldr	r1, [pc, #544]	; (ed74 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
    eb52:	4620      	mov	r0, r4
    eb54:	47a8      	blx	r5
    eb56:	2001      	movs	r0, #1
    eb58:	e7b1      	b.n	eabe <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
  TF_LITE_ENSURE(context, NumDimensions(input) >= 1);
    eb5a:	6965      	ldr	r5, [r4, #20]
    eb5c:	4b86      	ldr	r3, [pc, #536]	; (ed78 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e4>)
    eb5e:	9300      	str	r3, [sp, #0]
    eb60:	2361      	movs	r3, #97	; 0x61
    eb62:	4a7e      	ldr	r2, [pc, #504]	; (ed5c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    eb64:	4983      	ldr	r1, [pc, #524]	; (ed74 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
    eb66:	4620      	mov	r0, r4
    eb68:	47a8      	blx	r5
    eb6a:	2001      	movs	r0, #1
    eb6c:	e7a7      	b.n	eabe <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
  TF_LITE_ENSURE(context, output != nullptr);
    eb6e:	6965      	ldr	r5, [r4, #20]
    eb70:	4b82      	ldr	r3, [pc, #520]	; (ed7c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e8>)
    eb72:	9300      	str	r3, [sp, #0]
    eb74:	2363      	movs	r3, #99	; 0x63
    eb76:	4a79      	ldr	r2, [pc, #484]	; (ed5c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    eb78:	497e      	ldr	r1, [pc, #504]	; (ed74 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
    eb7a:	4620      	mov	r0, r4
    eb7c:	47a8      	blx	r5
    eb7e:	2001      	movs	r0, #1
    eb80:	e79d      	b.n	eabe <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
  TF_LITE_ENSURE(context, node->user_data != nullptr);
    eb82:	6965      	ldr	r5, [r4, #20]
    eb84:	4b7e      	ldr	r3, [pc, #504]	; (ed80 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2ec>)
    eb86:	9300      	str	r3, [sp, #0]
    eb88:	2365      	movs	r3, #101	; 0x65
    eb8a:	4a74      	ldr	r2, [pc, #464]	; (ed5c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    eb8c:	4979      	ldr	r1, [pc, #484]	; (ed74 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
    eb8e:	4620      	mov	r0, r4
    eb90:	47a8      	blx	r5
    eb92:	2001      	movs	r0, #1
    eb94:	e793      	b.n	eabe <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
    void* raw_exp_lut = context->AllocatePersistentBuffer(
    eb96:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    eb98:	f240 4102 	movw	r1, #1026	; 0x402
    eb9c:	4620      	mov	r0, r4
    eb9e:	4798      	blx	r3
    TF_LITE_ENSURE(context, raw_exp_lut != nullptr);
    eba0:	b150      	cbz	r0, ebb8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x124>
    op_data->exp_lut = reinterpret_cast<int16_t*>(raw_exp_lut);
    eba2:	f8c9 0028 	str.w	r0, [r9, #40]	; 0x28
    void* one_over_one_plus_x_lut = context->AllocatePersistentBuffer(
    eba6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    eba8:	f240 4102 	movw	r1, #1026	; 0x402
    ebac:	4620      	mov	r0, r4
    ebae:	4798      	blx	r3
    TF_LITE_ENSURE(context, one_over_one_plus_x_lut != nullptr);
    ebb0:	b160      	cbz	r0, ebcc <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x138>
    op_data->one_over_one_plus_x_lut =
    ebb2:	f8c9 002c 	str.w	r0, [r9, #44]	; 0x2c
    ebb6:	e7b1      	b.n	eb1c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x88>
    TF_LITE_ENSURE(context, raw_exp_lut != nullptr);
    ebb8:	6965      	ldr	r5, [r4, #20]
    ebba:	4b72      	ldr	r3, [pc, #456]	; (ed84 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2f0>)
    ebbc:	9300      	str	r3, [sp, #0]
    ebbe:	236b      	movs	r3, #107	; 0x6b
    ebc0:	4a66      	ldr	r2, [pc, #408]	; (ed5c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    ebc2:	496c      	ldr	r1, [pc, #432]	; (ed74 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
    ebc4:	4620      	mov	r0, r4
    ebc6:	47a8      	blx	r5
    ebc8:	2001      	movs	r0, #1
    ebca:	e778      	b.n	eabe <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
    TF_LITE_ENSURE(context, one_over_one_plus_x_lut != nullptr);
    ebcc:	6965      	ldr	r5, [r4, #20]
    ebce:	4b6e      	ldr	r3, [pc, #440]	; (ed88 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2f4>)
    ebd0:	9300      	str	r3, [sp, #0]
    ebd2:	236f      	movs	r3, #111	; 0x6f
    ebd4:	4a61      	ldr	r2, [pc, #388]	; (ed5c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    ebd6:	4967      	ldr	r1, [pc, #412]	; (ed74 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
    ebd8:	4620      	mov	r0, r4
    ebda:	47a8      	blx	r5
    ebdc:	2001      	movs	r0, #1
    ebde:	e76e      	b.n	eabe <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
    TF_LITE_ENSURE(context,
    ebe0:	7833      	ldrb	r3, [r6, #0]
    ebe2:	2b09      	cmp	r3, #9
    ebe4:	d00b      	beq.n	ebfe <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x16a>
    ebe6:	2b07      	cmp	r3, #7
    ebe8:	d009      	beq.n	ebfe <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x16a>
    ebea:	6965      	ldr	r5, [r4, #20]
    ebec:	4b67      	ldr	r3, [pc, #412]	; (ed8c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2f8>)
    ebee:	9300      	str	r3, [sp, #0]
    ebf0:	2375      	movs	r3, #117	; 0x75
    ebf2:	4a5a      	ldr	r2, [pc, #360]	; (ed5c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    ebf4:	495f      	ldr	r1, [pc, #380]	; (ed74 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
    ebf6:	4620      	mov	r0, r4
    ebf8:	47a8      	blx	r5
    ebfa:	2001      	movs	r0, #1
    ebfc:	e75f      	b.n	eabe <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
  if (input->type == kTfLiteInt16) {
    ebfe:	7833      	ldrb	r3, [r6, #0]
    ec00:	2b07      	cmp	r3, #7
    ec02:	f040 81b7 	bne.w	ef74 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4e0>
    TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
    ec06:	9b05      	ldr	r3, [sp, #20]
    ec08:	f8d3 b010 	ldr.w	fp, [r3, #16]
    ec0c:	f1bb 0f00 	cmp.w	fp, #0
    ec10:	d00f      	beq.n	ec32 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x19e>
    ec12:	6965      	ldr	r5, [r4, #20]
    ec14:	2300      	movs	r3, #0
    ec16:	9303      	str	r3, [sp, #12]
    ec18:	f8cd b008 	str.w	fp, [sp, #8]
    ec1c:	4b5c      	ldr	r3, [pc, #368]	; (ed90 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2fc>)
    ec1e:	9301      	str	r3, [sp, #4]
    ec20:	4b5c      	ldr	r3, [pc, #368]	; (ed94 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x300>)
    ec22:	9300      	str	r3, [sp, #0]
    ec24:	237d      	movs	r3, #125	; 0x7d
    ec26:	4a4d      	ldr	r2, [pc, #308]	; (ed5c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    ec28:	494d      	ldr	r1, [pc, #308]	; (ed60 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2cc>)
    ec2a:	4620      	mov	r0, r4
    ec2c:	47a8      	blx	r5
    ec2e:	2001      	movs	r0, #1
    ec30:	e745      	b.n	eabe <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
    gen_lut([](float value) { return std::exp(value); }, -10.0f, 0.0f,
    ec32:	f8d9 3028 	ldr.w	r3, [r9, #40]	; 0x28
    ec36:	9306      	str	r3, [sp, #24]
  for (int i = 0; i < num - 1; i++) {
    ec38:	465f      	mov	r7, fp
    ec3a:	f8cd 901c 	str.w	r9, [sp, #28]
    ec3e:	f8cd b020 	str.w	fp, [sp, #32]
    ec42:	469b      	mov	fp, r3
    ec44:	9609      	str	r6, [sp, #36]	; 0x24
    ec46:	e007      	b.n	ec58 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x1c4>
	return __b;
    ec48:	ae14      	add	r6, sp, #80	; 0x50
    ec4a:	e079      	b.n	ed40 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2ac>
    table[i] = std::min<float>(std::max<float>(sample_val - bias, -32768.0f),
    ec4c:	6830      	ldr	r0, [r6, #0]
    ec4e:	f7f2 fa25 	bl	109c <__aeabi_f2iz>
    ec52:	f82b 0017 	strh.w	r0, [fp, r7, lsl #1]
  for (int i = 0; i < num - 1; i++) {
    ec56:	4657      	mov	r7, sl
    ec58:	f5b7 7f00 	cmp.w	r7, #512	; 0x200
    ec5c:	f280 80a4 	bge.w	eda8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x314>
    float sample_val = TfLiteRound(func(min + i * step) * 32768.0f);
    ec60:	4638      	mov	r0, r7
    ec62:	f7f2 f801 	bl	c68 <__aeabi_i2f>
    ec66:	494c      	ldr	r1, [pc, #304]	; (ed98 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x304>)
    ec68:	f7f2 f852 	bl	d10 <__aeabi_fmul>
    ec6c:	494b      	ldr	r1, [pc, #300]	; (ed9c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x308>)
    ec6e:	f7f1 ff45 	bl	afc <__aeabi_fsub>
    ec72:	4606      	mov	r6, r0
    ec74:	f006 ffa5 	bl	15bc2 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE_4_FUNEf>
    ec78:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ec7c:	f7f2 f848 	bl	d10 <__aeabi_fmul>
    ec80:	f7f1 fbce 	bl	420 <__aeabi_f2d>
    ec84:	f001 fc52 	bl	1052c <round>
    ec88:	f7f1 fee4 	bl	a54 <__aeabi_d2f>
    ec8c:	4680      	mov	r8, r0
        TfLiteRound((func(min + (i + 1) * step) * 32768.0f +
    ec8e:	f107 0a01 	add.w	sl, r7, #1
    ec92:	4650      	mov	r0, sl
    ec94:	f7f1 ffe8 	bl	c68 <__aeabi_i2f>
    ec98:	493f      	ldr	r1, [pc, #252]	; (ed98 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x304>)
    ec9a:	f7f2 f839 	bl	d10 <__aeabi_fmul>
    ec9e:	493f      	ldr	r1, [pc, #252]	; (ed9c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x308>)
    eca0:	f7f1 ff2c 	bl	afc <__aeabi_fsub>
    eca4:	f006 ff8d 	bl	15bc2 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE_4_FUNEf>
    eca8:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ecac:	f7f2 f830 	bl	d10 <__aeabi_fmul>
    ecb0:	4681      	mov	r9, r0
                     TfLiteRound(func(min + i * step) * 32768.0f)) /
    ecb2:	4630      	mov	r0, r6
    ecb4:	f006 ff85 	bl	15bc2 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE_4_FUNEf>
    ecb8:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ecbc:	f7f2 f828 	bl	d10 <__aeabi_fmul>
    ecc0:	f7f1 fbae 	bl	420 <__aeabi_f2d>
    ecc4:	f001 fc32 	bl	1052c <round>
    ecc8:	f7f1 fec4 	bl	a54 <__aeabi_d2f>
    eccc:	4601      	mov	r1, r0
        TfLiteRound((func(min + (i + 1) * step) * 32768.0f +
    ecce:	4648      	mov	r0, r9
    ecd0:	f7f1 ff16 	bl	b00 <__addsf3>
    ecd4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
    ecd8:	f7f2 f81a 	bl	d10 <__aeabi_fmul>
    ecdc:	f7f1 fba0 	bl	420 <__aeabi_f2d>
    ece0:	f001 fc24 	bl	1052c <round>
    ece4:	f7f1 feb6 	bl	a54 <__aeabi_d2f>
    ece8:	4681      	mov	r9, r0
        TfLiteRound(func(min + i * step + half_step) * 32768.0f);
    ecea:	492d      	ldr	r1, [pc, #180]	; (eda0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x30c>)
    ecec:	4630      	mov	r0, r6
    ecee:	f7f1 ff07 	bl	b00 <__addsf3>
    ecf2:	f006 ff66 	bl	15bc2 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE_4_FUNEf>
    ecf6:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ecfa:	f7f2 f809 	bl	d10 <__aeabi_fmul>
    ecfe:	f7f1 fb8f 	bl	420 <__aeabi_f2d>
    ed02:	f001 fc13 	bl	1052c <round>
    ed06:	f7f1 fea5 	bl	a54 <__aeabi_d2f>
    ed0a:	4601      	mov	r1, r0
    float midpoint_err = midpoint_interp_val - midpoint_val;
    ed0c:	4648      	mov	r0, r9
    ed0e:	f7f1 fef5 	bl	afc <__aeabi_fsub>
    float bias = TfLiteRound(midpoint_err / 2.0f);
    ed12:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
    ed16:	f7f1 fffb 	bl	d10 <__aeabi_fmul>
    ed1a:	f7f1 fb81 	bl	420 <__aeabi_f2d>
    ed1e:	f001 fc05 	bl	1052c <round>
    ed22:	f7f1 fe97 	bl	a54 <__aeabi_d2f>
    ed26:	4601      	mov	r1, r0
    table[i] = std::min<float>(std::max<float>(sample_val - bias, -32768.0f),
    ed28:	4640      	mov	r0, r8
    ed2a:	f7f1 fee7 	bl	afc <__aeabi_fsub>
    ed2e:	9015      	str	r0, [sp, #84]	; 0x54
    ed30:	f04f 4147 	mov.w	r1, #3338665984	; 0xc7000000
    ed34:	9114      	str	r1, [sp, #80]	; 0x50
      if (__a < __b)
    ed36:	f7f2 f989 	bl	104c <__aeabi_fcmplt>
    ed3a:	2800      	cmp	r0, #0
    ed3c:	d184      	bne.n	ec48 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x1b4>
      return __a;
    ed3e:	ae15      	add	r6, sp, #84	; 0x54
                               32767.0f);
    ed40:	4918      	ldr	r1, [pc, #96]	; (eda4 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x310>)
    ed42:	9113      	str	r1, [sp, #76]	; 0x4c
      if (__b < __a)
    ed44:	6830      	ldr	r0, [r6, #0]
    ed46:	f7f2 f99f 	bl	1088 <__aeabi_fcmpgt>
    ed4a:	2800      	cmp	r0, #0
    ed4c:	f43f af7e 	beq.w	ec4c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x1b8>
	return __b;
    ed50:	ae13      	add	r6, sp, #76	; 0x4c
    ed52:	e77b      	b.n	ec4c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x1b8>
    ed54:	00027718 	.word	0x00027718
    ed58:	000276f0 	.word	0x000276f0
    ed5c:	000275e8 	.word	0x000275e8
    ed60:	00026990 	.word	0x00026990
    ed64:	00027538 	.word	0x00027538
    ed68:	00026fa4 	.word	0x00026fa4
    ed6c:	00026fb4 	.word	0x00026fb4
    ed70:	000270e4 	.word	0x000270e4
    ed74:	000266d0 	.word	0x000266d0
    ed78:	00027700 	.word	0x00027700
    ed7c:	0002710c 	.word	0x0002710c
    ed80:	0002771c 	.word	0x0002771c
    ed84:	00027738 	.word	0x00027738
    ed88:	00027750 	.word	0x00027750
    ed8c:	00026a30 	.word	0x00026a30
    ed90:	00026d7c 	.word	0x00026d7c
    ed94:	00027640 	.word	0x00027640
    ed98:	3ca00000 	.word	0x3ca00000
    ed9c:	41200000 	.word	0x41200000
    eda0:	3c200000 	.word	0x3c200000
    eda4:	46fffe00 	.word	0x46fffe00
    eda8:	f8dd 901c 	ldr.w	r9, [sp, #28]
    edac:	f8dd b020 	ldr.w	fp, [sp, #32]
    edb0:	9e09      	ldr	r6, [sp, #36]	; 0x24
      std::max<float>(TfLiteRound(func(max) * 32768.0f), -32768.0f), 32767.0f);
    edb2:	2000      	movs	r0, #0
    edb4:	f006 ff05 	bl	15bc2 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE_4_FUNEf>
    edb8:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    edbc:	f7f1 ffa8 	bl	d10 <__aeabi_fmul>
    edc0:	f7f1 fb2e 	bl	420 <__aeabi_f2d>
    edc4:	f001 fbb2 	bl	1052c <round>
    edc8:	f7f1 fe44 	bl	a54 <__aeabi_d2f>
    edcc:	9012      	str	r0, [sp, #72]	; 0x48
    edce:	f04f 4147 	mov.w	r1, #3338665984	; 0xc7000000
    edd2:	9111      	str	r1, [sp, #68]	; 0x44
      if (__a < __b)
    edd4:	f7f2 f93a 	bl	104c <__aeabi_fcmplt>
    edd8:	b9a0      	cbnz	r0, ee04 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x370>
      return __a;
    edda:	af12      	add	r7, sp, #72	; 0x48
    eddc:	496c      	ldr	r1, [pc, #432]	; (ef90 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4fc>)
    edde:	9110      	str	r1, [sp, #64]	; 0x40
      if (__b < __a)
    ede0:	6838      	ldr	r0, [r7, #0]
    ede2:	f7f2 f951 	bl	1088 <__aeabi_fcmpgt>
    ede6:	b978      	cbnz	r0, ee08 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x374>
  table[num - 1] = std::min<float>(
    ede8:	6838      	ldr	r0, [r7, #0]
    edea:	f7f2 f957 	bl	109c <__aeabi_f2iz>
    edee:	9b06      	ldr	r3, [sp, #24]
    edf0:	f8a3 0400 	strh.w	r0, [r3, #1024]	; 0x400
    gen_lut([](float value) { return 1.0f / (1.0f + value); }, 0.0f, 1.0f,
    edf4:	f8d9 302c 	ldr.w	r3, [r9, #44]	; 0x2c
    edf8:	9306      	str	r3, [sp, #24]
    edfa:	f8cd 901c 	str.w	r9, [sp, #28]
    edfe:	469a      	mov	sl, r3
    ee00:	9608      	str	r6, [sp, #32]
    ee02:	e00b      	b.n	ee1c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x388>
	return __b;
    ee04:	af11      	add	r7, sp, #68	; 0x44
    ee06:	e7e9      	b.n	eddc <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x348>
	return __b;
    ee08:	af10      	add	r7, sp, #64	; 0x40
    ee0a:	e7ed      	b.n	ede8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x354>
	return __b;
    ee0c:	ae0e      	add	r6, sp, #56	; 0x38
    ee0e:	e07b      	b.n	ef08 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x474>
    table[i] = std::min<float>(std::max<float>(sample_val - bias, -32768.0f),
    ee10:	6830      	ldr	r0, [r6, #0]
    ee12:	f7f2 f943 	bl	109c <__aeabi_f2iz>
    ee16:	f82a 001b 	strh.w	r0, [sl, fp, lsl #1]
  for (int i = 0; i < num - 1; i++) {
    ee1a:	46cb      	mov	fp, r9
    ee1c:	f5bb 7f00 	cmp.w	fp, #512	; 0x200
    ee20:	da7c      	bge.n	ef1c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x488>
    float sample_val = TfLiteRound(func(min + i * step) * 32768.0f);
    ee22:	4658      	mov	r0, fp
    ee24:	f7f1 ff20 	bl	c68 <__aeabi_i2f>
    ee28:	f04f 516c 	mov.w	r1, #989855744	; 0x3b000000
    ee2c:	f7f1 ff70 	bl	d10 <__aeabi_fmul>
    ee30:	2100      	movs	r1, #0
    ee32:	f7f1 fe65 	bl	b00 <__addsf3>
    ee36:	4606      	mov	r6, r0
    ee38:	f006 feb8 	bl	15bac <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE0_4_FUNEf>
    ee3c:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ee40:	f7f1 ff66 	bl	d10 <__aeabi_fmul>
    ee44:	f7f1 faec 	bl	420 <__aeabi_f2d>
    ee48:	f001 fb70 	bl	1052c <round>
    ee4c:	f7f1 fe02 	bl	a54 <__aeabi_d2f>
    ee50:	4607      	mov	r7, r0
        TfLiteRound((func(min + (i + 1) * step) * 32768.0f +
    ee52:	f10b 0901 	add.w	r9, fp, #1
    ee56:	4648      	mov	r0, r9
    ee58:	f7f1 ff06 	bl	c68 <__aeabi_i2f>
    ee5c:	f04f 516c 	mov.w	r1, #989855744	; 0x3b000000
    ee60:	f7f1 ff56 	bl	d10 <__aeabi_fmul>
    ee64:	2100      	movs	r1, #0
    ee66:	f7f1 fe4b 	bl	b00 <__addsf3>
    ee6a:	f006 fe9f 	bl	15bac <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE0_4_FUNEf>
    ee6e:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ee72:	f7f1 ff4d 	bl	d10 <__aeabi_fmul>
    ee76:	4680      	mov	r8, r0
                     TfLiteRound(func(min + i * step) * 32768.0f)) /
    ee78:	4630      	mov	r0, r6
    ee7a:	f006 fe97 	bl	15bac <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE0_4_FUNEf>
    ee7e:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ee82:	f7f1 ff45 	bl	d10 <__aeabi_fmul>
    ee86:	f7f1 facb 	bl	420 <__aeabi_f2d>
    ee8a:	f001 fb4f 	bl	1052c <round>
    ee8e:	f7f1 fde1 	bl	a54 <__aeabi_d2f>
    ee92:	4601      	mov	r1, r0
        TfLiteRound((func(min + (i + 1) * step) * 32768.0f +
    ee94:	4640      	mov	r0, r8
    ee96:	f7f1 fe33 	bl	b00 <__addsf3>
    ee9a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
    ee9e:	f7f1 ff37 	bl	d10 <__aeabi_fmul>
    eea2:	f7f1 fabd 	bl	420 <__aeabi_f2d>
    eea6:	f001 fb41 	bl	1052c <round>
    eeaa:	f7f1 fdd3 	bl	a54 <__aeabi_d2f>
    eeae:	4680      	mov	r8, r0
        TfLiteRound(func(min + i * step + half_step) * 32768.0f);
    eeb0:	f04f 516a 	mov.w	r1, #981467136	; 0x3a800000
    eeb4:	4630      	mov	r0, r6
    eeb6:	f7f1 fe23 	bl	b00 <__addsf3>
    eeba:	f006 fe77 	bl	15bac <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE0_4_FUNEf>
    eebe:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    eec2:	f7f1 ff25 	bl	d10 <__aeabi_fmul>
    eec6:	f7f1 faab 	bl	420 <__aeabi_f2d>
    eeca:	f001 fb2f 	bl	1052c <round>
    eece:	f7f1 fdc1 	bl	a54 <__aeabi_d2f>
    eed2:	4601      	mov	r1, r0
    float midpoint_err = midpoint_interp_val - midpoint_val;
    eed4:	4640      	mov	r0, r8
    eed6:	f7f1 fe11 	bl	afc <__aeabi_fsub>
    float bias = TfLiteRound(midpoint_err / 2.0f);
    eeda:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
    eede:	f7f1 ff17 	bl	d10 <__aeabi_fmul>
    eee2:	f7f1 fa9d 	bl	420 <__aeabi_f2d>
    eee6:	f001 fb21 	bl	1052c <round>
    eeea:	f7f1 fdb3 	bl	a54 <__aeabi_d2f>
    eeee:	4601      	mov	r1, r0
    table[i] = std::min<float>(std::max<float>(sample_val - bias, -32768.0f),
    eef0:	4638      	mov	r0, r7
    eef2:	f7f1 fe03 	bl	afc <__aeabi_fsub>
    eef6:	900f      	str	r0, [sp, #60]	; 0x3c
    eef8:	f04f 4147 	mov.w	r1, #3338665984	; 0xc7000000
    eefc:	910e      	str	r1, [sp, #56]	; 0x38
      if (__a < __b)
    eefe:	f7f2 f8a5 	bl	104c <__aeabi_fcmplt>
    ef02:	2800      	cmp	r0, #0
    ef04:	d182      	bne.n	ee0c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x378>
      return __a;
    ef06:	ae0f      	add	r6, sp, #60	; 0x3c
                               32767.0f);
    ef08:	4921      	ldr	r1, [pc, #132]	; (ef90 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4fc>)
    ef0a:	910d      	str	r1, [sp, #52]	; 0x34
      if (__b < __a)
    ef0c:	6830      	ldr	r0, [r6, #0]
    ef0e:	f7f2 f8bb 	bl	1088 <__aeabi_fcmpgt>
    ef12:	2800      	cmp	r0, #0
    ef14:	f43f af7c 	beq.w	ee10 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x37c>
	return __b;
    ef18:	ae0d      	add	r6, sp, #52	; 0x34
    ef1a:	e779      	b.n	ee10 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x37c>
    ef1c:	f8dd 901c 	ldr.w	r9, [sp, #28]
    ef20:	9e08      	ldr	r6, [sp, #32]
      std::max<float>(TfLiteRound(func(max) * 32768.0f), -32768.0f), 32767.0f);
    ef22:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
    ef26:	f006 fe41 	bl	15bac <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE0_4_FUNEf>
    ef2a:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ef2e:	f7f1 feef 	bl	d10 <__aeabi_fmul>
    ef32:	f7f1 fa75 	bl	420 <__aeabi_f2d>
    ef36:	f001 faf9 	bl	1052c <round>
    ef3a:	f7f1 fd8b 	bl	a54 <__aeabi_d2f>
    ef3e:	900c      	str	r0, [sp, #48]	; 0x30
    ef40:	f04f 4147 	mov.w	r1, #3338665984	; 0xc7000000
    ef44:	910b      	str	r1, [sp, #44]	; 0x2c
      if (__a < __b)
    ef46:	f7f2 f881 	bl	104c <__aeabi_fcmplt>
    ef4a:	b9e0      	cbnz	r0, ef86 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4f2>
      return __a;
    ef4c:	af0c      	add	r7, sp, #48	; 0x30
    ef4e:	4910      	ldr	r1, [pc, #64]	; (ef90 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4fc>)
    ef50:	910a      	str	r1, [sp, #40]	; 0x28
      if (__b < __a)
    ef52:	6838      	ldr	r0, [r7, #0]
    ef54:	f7f2 f898 	bl	1088 <__aeabi_fcmpgt>
    ef58:	b9b8      	cbnz	r0, ef8a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4f6>
  table[num - 1] = std::min<float>(
    ef5a:	6838      	ldr	r0, [r7, #0]
    ef5c:	f7f2 f89e 	bl	109c <__aeabi_f2iz>
    ef60:	9b06      	ldr	r3, [sp, #24]
    ef62:	f8a3 0400 	strh.w	r0, [r3, #1024]	; 0x400
    op_data->zero_point = output->params.zero_point;
    ef66:	9a05      	ldr	r2, [sp, #20]
    ef68:	6913      	ldr	r3, [r2, #16]
    ef6a:	f8c9 301c 	str.w	r3, [r9, #28]
    op_data->scale = output->params.scale;
    ef6e:	68d3      	ldr	r3, [r2, #12]
    ef70:	f8c9 3020 	str.w	r3, [r9, #32]
  return CalculateSoftmaxParams(context, input, output, params, op_data);
    ef74:	f8cd 9000 	str.w	r9, [sp]
    ef78:	696b      	ldr	r3, [r5, #20]
    ef7a:	9a05      	ldr	r2, [sp, #20]
    ef7c:	4631      	mov	r1, r6
    ef7e:	4620      	mov	r0, r4
    ef80:	f7f2 fb36 	bl	15f0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE>
    ef84:	e59b      	b.n	eabe <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
	return __b;
    ef86:	af0b      	add	r7, sp, #44	; 0x2c
    ef88:	e7e1      	b.n	ef4e <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4ba>
	return __b;
    ef8a:	af0a      	add	r7, sp, #40	; 0x28
    ef8c:	e7e5      	b.n	ef5a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4c6>
    ef8e:	bf00      	nop
    ef90:	46fffe00 	.word	0x46fffe00

0000ef94 <z_device_state_init>:
 * The state object is always zero-initialized, but this may not be
 * sufficient.
 */
void z_device_state_init(void)
{
	const struct device *dev = __device_start;
    ef94:	4b03      	ldr	r3, [pc, #12]	; (efa4 <z_device_state_init+0x10>)

	while (dev < __device_end) {
    ef96:	4a04      	ldr	r2, [pc, #16]	; (efa8 <z_device_state_init+0x14>)
    ef98:	4293      	cmp	r3, r2
    ef9a:	d201      	bcs.n	efa0 <z_device_state_init+0xc>
		z_object_init(dev);
		++dev;
    ef9c:	3318      	adds	r3, #24
    ef9e:	e7fa      	b.n	ef96 <z_device_state_init+0x2>
	}
}
    efa0:	4770      	bx	lr
    efa2:	bf00      	nop
    efa4:	00016d28 	.word	0x00016d28
    efa8:	00016da0 	.word	0x00016da0

0000efac <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
    efac:	b570      	push	{r4, r5, r6, lr}
    efae:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    efb0:	4b11      	ldr	r3, [pc, #68]	; (eff8 <z_sys_init_run_level+0x4c>)
    efb2:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    efb6:	e009      	b.n	efcc <z_sys_init_run_level+0x20>
			/* Mark device initialized.  If initialization
			 * failed, record the error condition.
			 */
			if (rc != 0) {
				if (rc < 0) {
					rc = -rc;
    efb8:	4240      	negs	r0, r0
    efba:	e017      	b.n	efec <z_sys_init_run_level+0x40>
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
    efbc:	68eb      	ldr	r3, [r5, #12]
    efbe:	7018      	strb	r0, [r3, #0]
			}
			dev->state->initialized = true;
    efc0:	68ea      	ldr	r2, [r5, #12]
    efc2:	7853      	ldrb	r3, [r2, #1]
    efc4:	f043 0301 	orr.w	r3, r3, #1
    efc8:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    efca:	3408      	adds	r4, #8
    efcc:	1c73      	adds	r3, r6, #1
    efce:	4a0a      	ldr	r2, [pc, #40]	; (eff8 <z_sys_init_run_level+0x4c>)
    efd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    efd4:	42a3      	cmp	r3, r4
    efd6:	d90d      	bls.n	eff4 <z_sys_init_run_level+0x48>
		const struct device *dev = entry->dev;
    efd8:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
    efda:	6823      	ldr	r3, [r4, #0]
    efdc:	4628      	mov	r0, r5
    efde:	4798      	blx	r3
		if (dev != NULL) {
    efe0:	2d00      	cmp	r5, #0
    efe2:	d0f2      	beq.n	efca <z_sys_init_run_level+0x1e>
			if (rc != 0) {
    efe4:	2800      	cmp	r0, #0
    efe6:	d0eb      	beq.n	efc0 <z_sys_init_run_level+0x14>
				if (rc < 0) {
    efe8:	2800      	cmp	r0, #0
    efea:	dbe5      	blt.n	efb8 <z_sys_init_run_level+0xc>
				if (rc > UINT8_MAX) {
    efec:	28ff      	cmp	r0, #255	; 0xff
    efee:	dde5      	ble.n	efbc <z_sys_init_run_level+0x10>
					rc = UINT8_MAX;
    eff0:	20ff      	movs	r0, #255	; 0xff
    eff2:	e7e3      	b.n	efbc <z_sys_init_run_level+0x10>
		}
	}
}
    eff4:	bd70      	pop	{r4, r5, r6, pc}
    eff6:	bf00      	nop
    eff8:	00027774 	.word	0x00027774

0000effc <z_impl_z_errno>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
    effc:	4b01      	ldr	r3, [pc, #4]	; (f004 <z_impl_z_errno+0x8>)
    effe:	6898      	ldr	r0, [r3, #8]
}
    f000:	3094      	adds	r0, #148	; 0x94
    f002:	4770      	bx	lr
    f004:	20007404 	.word	0x20007404

0000f008 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    f008:	b5f0      	push	{r4, r5, r6, r7, lr}
    f00a:	b089      	sub	sp, #36	; 0x24
    f00c:	4604      	mov	r4, r0
	struct k_thread *thread = &z_idle_threads[i];
    f00e:	4b15      	ldr	r3, [pc, #84]	; (f064 <init_idle_thread+0x5c>)
    f010:	25b0      	movs	r5, #176	; 0xb0
    f012:	fb05 3500 	mla	r5, r5, r0, r3
	k_thread_stack_t *stack = z_idle_stacks[i];
    f016:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    f01a:	4e13      	ldr	r6, [pc, #76]	; (f068 <init_idle_thread+0x60>)
    f01c:	eb06 1683 	add.w	r6, r6, r3, lsl #6

#ifdef CONFIG_THREAD_NAME
	char tname[8];

	snprintk(tname, 8, "idle %02d", i);
    f020:	af06      	add	r7, sp, #24
    f022:	4603      	mov	r3, r0
    f024:	4a11      	ldr	r2, [pc, #68]	; (f06c <init_idle_thread+0x64>)
    f026:	2108      	movs	r1, #8
    f028:	4638      	mov	r0, r7
    f02a:	f002 ff20 	bl	11e6e <snprintk>
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    f02e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    f032:	480f      	ldr	r0, [pc, #60]	; (f070 <init_idle_thread+0x68>)
    f034:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
	z_setup_new_thread(thread, stack,
    f038:	9705      	str	r7, [sp, #20]
    f03a:	2301      	movs	r3, #1
    f03c:	9304      	str	r3, [sp, #16]
    f03e:	230f      	movs	r3, #15
    f040:	9303      	str	r3, [sp, #12]
    f042:	2300      	movs	r3, #0
    f044:	9302      	str	r3, [sp, #8]
    f046:	9301      	str	r3, [sp, #4]
    f048:	9400      	str	r4, [sp, #0]
    f04a:	4b0a      	ldr	r3, [pc, #40]	; (f074 <init_idle_thread+0x6c>)
    f04c:	f44f 72a0 	mov.w	r2, #320	; 0x140
    f050:	4631      	mov	r1, r6
    f052:	4628      	mov	r0, r5
    f054:	f000 f946 	bl	f2e4 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    f058:	7b6b      	ldrb	r3, [r5, #13]
    f05a:	f023 0304 	bic.w	r3, r3, #4
    f05e:	736b      	strb	r3, [r5, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    f060:	b009      	add	sp, #36	; 0x24
    f062:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f064:	20006760 	.word	0x20006760
    f068:	2000f638 	.word	0x2000f638
    f06c:	0002778c 	.word	0x0002778c
    f070:	20007404 	.word	0x20007404
    f074:	00015d1b 	.word	0x00015d1b

0000f078 <prepare_multithreading>:
 *
 * @return initial stack pointer for the main thread
 */
__boot_func
static char *prepare_multithreading(void)
{
    f078:	b570      	push	{r4, r5, r6, lr}
    f07a:	b086      	sub	sp, #24
	char *stack_ptr;

	/* _kernel.ready_q is all zeroes */
	z_sched_init();
    f07c:	f000 fdfe 	bl	fc7c <z_sched_init>
	 * - the main thread will be the one to run first
	 * - no other thread is initialized yet and thus their priority fields
	 *   contain garbage, which would prevent the cache loading algorithm
	 *   to work as intended
	 */
	_kernel.ready_q.cache = &z_main_thread;
    f080:	4d1a      	ldr	r5, [pc, #104]	; (f0ec <prepare_multithreading+0x74>)
    f082:	4b1b      	ldr	r3, [pc, #108]	; (f0f0 <prepare_multithreading+0x78>)
    f084:	61dd      	str	r5, [r3, #28]
#endif
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    f086:	4b1b      	ldr	r3, [pc, #108]	; (f0f4 <prepare_multithreading+0x7c>)
    f088:	9305      	str	r3, [sp, #20]
    f08a:	2301      	movs	r3, #1
    f08c:	9304      	str	r3, [sp, #16]
    f08e:	2400      	movs	r4, #0
    f090:	9403      	str	r4, [sp, #12]
    f092:	9402      	str	r4, [sp, #8]
    f094:	9401      	str	r4, [sp, #4]
    f096:	9400      	str	r4, [sp, #0]
    f098:	4b17      	ldr	r3, [pc, #92]	; (f0f8 <prepare_multithreading+0x80>)
    f09a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    f09e:	4917      	ldr	r1, [pc, #92]	; (f0fc <prepare_multithreading+0x84>)
    f0a0:	4628      	mov	r0, r5
    f0a2:	f000 f91f 	bl	f2e4 <z_setup_new_thread>
    f0a6:	4606      	mov	r6, r0
    f0a8:	7b6b      	ldrb	r3, [r5, #13]
    f0aa:	f023 0304 	bic.w	r3, r3, #4
    f0ae:	736b      	strb	r3, [r5, #13]
				       CONFIG_MAIN_STACK_SIZE, bg_thread_main,
				       NULL, NULL, NULL,
				       CONFIG_MAIN_THREAD_PRIORITY,
				       K_ESSENTIAL, "main");
	z_mark_thread_as_started(&z_main_thread);
	z_ready_thread(&z_main_thread);
    f0b0:	4628      	mov	r0, r5
    f0b2:	f006 fe9c 	bl	15dee <z_ready_thread>

	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
    f0b6:	2c00      	cmp	r4, #0
    f0b8:	dd02      	ble.n	f0c0 <prepare_multithreading+0x48>
			(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[i]) +
			 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[i]));
	}

	return stack_ptr;
}
    f0ba:	4630      	mov	r0, r6
    f0bc:	b006      	add	sp, #24
    f0be:	bd70      	pop	{r4, r5, r6, pc}
		init_idle_thread(i);
    f0c0:	4620      	mov	r0, r4
    f0c2:	f7ff ffa1 	bl	f008 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    f0c6:	4b0e      	ldr	r3, [pc, #56]	; (f100 <prepare_multithreading+0x88>)
    f0c8:	22b0      	movs	r2, #176	; 0xb0
    f0ca:	fb02 3204 	mla	r2, r2, r4, r3
    f0ce:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    f0d2:	4b07      	ldr	r3, [pc, #28]	; (f0f0 <prepare_multithreading+0x78>)
    f0d4:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
    f0d8:	60da      	str	r2, [r3, #12]
		_kernel.cpus[i].id = i;
    f0da:	751c      	strb	r4, [r3, #20]
			(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[i]) +
    f0dc:	4a09      	ldr	r2, [pc, #36]	; (f104 <prepare_multithreading+0x8c>)
    f0de:	eb02 22c4 	add.w	r2, r2, r4, lsl #11
    f0e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
		_kernel.cpus[i].irq_stack =
    f0e6:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
    f0e8:	3401      	adds	r4, #1
    f0ea:	e7e4      	b.n	f0b6 <prepare_multithreading+0x3e>
    f0ec:	20006810 	.word	0x20006810
    f0f0:	20007404 	.word	0x20007404
    f0f4:	00027798 	.word	0x00027798
    f0f8:	0000f109 	.word	0x0000f109
    f0fc:	20007638 	.word	0x20007638
    f100:	20006760 	.word	0x20006760
    f104:	2000f778 	.word	0x2000f778

0000f108 <bg_thread_main>:
{
    f108:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    f10a:	4b0b      	ldr	r3, [pc, #44]	; (f138 <bg_thread_main+0x30>)
    f10c:	2201      	movs	r2, #1
    f10e:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    f110:	2002      	movs	r0, #2
    f112:	f7ff ff4b 	bl	efac <z_sys_init_run_level>
	boot_banner();
    f116:	f001 f83b 	bl	10190 <boot_banner>
	z_cpp_init_static();
    f11a:	f003 fab9 	bl	12690 <z_cpp_init_static>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    f11e:	2003      	movs	r0, #3
    f120:	f7ff ff44 	bl	efac <z_sys_init_run_level>
	z_init_static_threads();
    f124:	f000 f942 	bl	f3ac <z_init_static_threads>
	main();
    f128:	f002 fe20 	bl	11d6c <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    f12c:	4a03      	ldr	r2, [pc, #12]	; (f13c <bg_thread_main+0x34>)
    f12e:	7b13      	ldrb	r3, [r2, #12]
    f130:	f023 0301 	bic.w	r3, r3, #1
    f134:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    f136:	bd08      	pop	{r3, pc}
    f138:	20007473 	.word	0x20007473
    f13c:	20006810 	.word	0x20006810

0000f140 <switch_to_main_thread>:

__boot_func
static FUNC_NORETURN void switch_to_main_thread(char *stack_ptr)
{
    f140:	b508      	push	{r3, lr}
    f142:	4601      	mov	r1, r0
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    f144:	4a01      	ldr	r2, [pc, #4]	; (f14c <switch_to_main_thread+0xc>)
    f146:	4802      	ldr	r0, [pc, #8]	; (f150 <switch_to_main_thread+0x10>)
    f148:	f7f5 f900 	bl	434c <arch_switch_to_main_thread>
	 * current fake thread is not on a wait queue or ready queue, so it
	 * will never be rescheduled in.
	 */
	z_swap_unlocked();
#endif
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    f14c:	0000f109 	.word	0x0000f109
    f150:	20006810 	.word	0x20006810

0000f154 <z_bss_zero>:
{
    f154:	b508      	push	{r3, lr}
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    f156:	4803      	ldr	r0, [pc, #12]	; (f164 <z_bss_zero+0x10>)
    f158:	4a03      	ldr	r2, [pc, #12]	; (f168 <z_bss_zero+0x14>)
    f15a:	1a12      	subs	r2, r2, r0
    f15c:	2100      	movs	r1, #0
    f15e:	f006 ffd2 	bl	16106 <memset>
}
    f162:	bd08      	pop	{r3, pc}
    f164:	20000340 	.word	0x20000340
    f168:	20007634 	.word	0x20007634

0000f16c <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    f16c:	b500      	push	{lr}
    f16e:	b0ad      	sub	sp, #180	; 0xb4
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
		(uint32_t)(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[0])) +
    f170:	4b1c      	ldr	r3, [pc, #112]	; (f1e4 <z_cstart+0x78>)
	uint32_t msp =
    f172:	f503 6200 	add.w	r2, r3, #2048	; 0x800
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    f176:	f382 8808 	msr	MSP, r2
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure MSPLIM is RAZ/WI
  (void)MainStackPtrLimit;
#else
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
    f17a:	f383 880a 	msr	MSPLIM, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    f17e:	4c1a      	ldr	r4, [pc, #104]	; (f1e8 <z_cstart+0x7c>)
    f180:	23e0      	movs	r3, #224	; 0xe0
    f182:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    f186:	2500      	movs	r5, #0
    f188:	77e5      	strb	r5, [r4, #31]
    f18a:	7625      	strb	r5, [r4, #24]
    f18c:	7665      	strb	r5, [r4, #25]
    f18e:	76a5      	strb	r5, [r4, #26]
    f190:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    f194:	6a63      	ldr	r3, [r4, #36]	; 0x24
    f196:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    f19a:	6263      	str	r3, [r4, #36]	; 0x24
    f19c:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    f1a0:	f7f5 fa18 	bl	45d4 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    f1a4:	f7f4 ffe6 	bl	4174 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    f1a8:	f04f 33ff 	mov.w	r3, #4294967295
    f1ac:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    f1ae:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    f1b0:	f7f5 fc48 	bl	4a44 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    f1b4:	f7f5 fad0 	bl	4758 <z_arm_configure_static_mpu_regions>
 *
 * The memory of the dummy thread can be completely uninitialized.
 */
static inline void z_dummy_thread_init(struct k_thread *dummy_thread)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
    f1b8:	2401      	movs	r4, #1
    f1ba:	f88d 400d 	strb.w	r4, [sp, #13]
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    f1be:	f88d 400c 	strb.w	r4, [sp, #12]
#ifdef CONFIG_THREAD_STACK_INFO
	dummy_thread->stack_info.start = 0U;
    f1c2:	9526      	str	r5, [sp, #152]	; 0x98
	dummy_thread->stack_info.size = 0U;
    f1c4:	9527      	str	r5, [sp, #156]	; 0x9c
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    f1c6:	4b09      	ldr	r3, [pc, #36]	; (f1ec <z_cstart+0x80>)
    f1c8:	f8c3 d008 	str.w	sp, [r3, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    f1cc:	f7ff fee2 	bl	ef94 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    f1d0:	4628      	mov	r0, r5
    f1d2:	f7ff feeb 	bl	efac <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    f1d6:	4620      	mov	r0, r4
    f1d8:	f7ff fee8 	bl	efac <z_sys_init_run_level>
	timing_init();
	timing_start();
#endif

#ifdef CONFIG_MULTITHREADING
	switch_to_main_thread(prepare_multithreading());
    f1dc:	f7ff ff4c 	bl	f078 <prepare_multithreading>
    f1e0:	f7ff ffae 	bl	f140 <switch_to_main_thread>
    f1e4:	2000f778 	.word	0x2000f778
    f1e8:	e000ed00 	.word	0xe000ed00
    f1ec:	20007404 	.word	0x20007404

0000f1f0 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    f1f0:	b510      	push	{r4, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    f1f2:	4c06      	ldr	r4, [pc, #24]	; (f20c <init_mem_slab_module+0x1c>)
	int rc = 0;
    f1f4:	2000      	movs	r0, #0
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    f1f6:	4b06      	ldr	r3, [pc, #24]	; (f210 <init_mem_slab_module+0x20>)
    f1f8:	429c      	cmp	r4, r3
    f1fa:	d206      	bcs.n	f20a <init_mem_slab_module+0x1a>
		rc = create_free_list(slab);
    f1fc:	4620      	mov	r0, r4
    f1fe:	f006 fd13 	bl	15c28 <create_free_list>
		if (rc < 0) {
    f202:	2800      	cmp	r0, #0
    f204:	db01      	blt.n	f20a <init_mem_slab_module+0x1a>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    f206:	3420      	adds	r4, #32
    f208:	e7f5      	b.n	f1f6 <init_mem_slab_module+0x6>
		z_object_init(slab);
	}

out:
	return rc;
}
    f20a:	bd10      	pop	{r4, pc}
    f20c:	200002b4 	.word	0x200002b4
    f210:	200002b4 	.word	0x200002b4

0000f214 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    f214:	b5f0      	push	{r4, r5, r6, r7, lr}
    f216:	b083      	sub	sp, #12
    f218:	460c      	mov	r4, r1
    f21a:	461f      	mov	r7, r3
    f21c:	f04f 0320 	mov.w	r3, #32
    f220:	f3ef 8111 	mrs	r1, BASEPRI
    f224:	f383 8812 	msr	BASEPRI_MAX, r3
    f228:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    f22c:	6983      	ldr	r3, [r0, #24]
    f22e:	b16b      	cbz	r3, f24c <k_mem_slab_alloc+0x38>
		/* take a free block */
		*mem = slab->free_list;
    f230:	6023      	str	r3, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    f232:	6983      	ldr	r3, [r0, #24]
    f234:	681b      	ldr	r3, [r3, #0]
    f236:	6183      	str	r3, [r0, #24]
		slab->num_used++;
    f238:	69c3      	ldr	r3, [r0, #28]
    f23a:	3301      	adds	r3, #1
    f23c:	61c3      	str	r3, [r0, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    f23e:	2000      	movs	r0, #0
	__asm__ volatile(
    f240:	f381 8811 	msr	BASEPRI, r1
    f244:	f3bf 8f6f 	isb	sy
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
}
    f248:	b003      	add	sp, #12
    f24a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f24c:	4616      	mov	r6, r2
    f24e:	f100 0508 	add.w	r5, r0, #8
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    f252:	ea56 0307 	orrs.w	r3, r6, r7
    f256:	d104      	bne.n	f262 <k_mem_slab_alloc+0x4e>
		*mem = NULL;
    f258:	2300      	movs	r3, #0
    f25a:	6023      	str	r3, [r4, #0]
		result = -ENOMEM;
    f25c:	f06f 000b 	mvn.w	r0, #11
    f260:	e7ee      	b.n	f240 <k_mem_slab_alloc+0x2c>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    f262:	e9cd 6700 	strd	r6, r7, [sp]
    f266:	4602      	mov	r2, r0
    f268:	4628      	mov	r0, r5
    f26a:	f000 fbdd 	bl	fa28 <z_pend_curr>
		if (result == 0) {
    f26e:	2800      	cmp	r0, #0
    f270:	d1ea      	bne.n	f248 <k_mem_slab_alloc+0x34>
			*mem = _current->base.swap_data;
    f272:	4b02      	ldr	r3, [pc, #8]	; (f27c <k_mem_slab_alloc+0x68>)
    f274:	689b      	ldr	r3, [r3, #8]
    f276:	695b      	ldr	r3, [r3, #20]
    f278:	6023      	str	r3, [r4, #0]
		return result;
    f27a:	e7e5      	b.n	f248 <k_mem_slab_alloc+0x34>
    f27c:	20007404 	.word	0x20007404

0000f280 <z_thread_monitor_exit>:
	__asm__ volatile(
    f280:	f04f 0320 	mov.w	r3, #32
    f284:	f3ef 8111 	mrs	r1, BASEPRI
    f288:	f383 8812 	msr	BASEPRI_MAX, r3
    f28c:	f3bf 8f6f 	isb	sy
 */
void z_thread_monitor_exit(struct k_thread *thread)
{
	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	if (thread == _kernel.threads) {
    f290:	4b0a      	ldr	r3, [pc, #40]	; (f2bc <z_thread_monitor_exit+0x3c>)
    f292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    f294:	4283      	cmp	r3, r0
    f296:	d104      	bne.n	f2a2 <z_thread_monitor_exit+0x22>
		_kernel.threads = _kernel.threads->next_thread;
    f298:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    f29a:	4b08      	ldr	r3, [pc, #32]	; (f2bc <z_thread_monitor_exit+0x3c>)
    f29c:	629a      	str	r2, [r3, #40]	; 0x28
    f29e:	e007      	b.n	f2b0 <z_thread_monitor_exit+0x30>
		struct k_thread *prev_thread;

		prev_thread = _kernel.threads;
		while ((prev_thread != NULL) &&
			(thread != prev_thread->next_thread)) {
			prev_thread = prev_thread->next_thread;
    f2a0:	4613      	mov	r3, r2
		while ((prev_thread != NULL) &&
    f2a2:	b113      	cbz	r3, f2aa <z_thread_monitor_exit+0x2a>
			(thread != prev_thread->next_thread)) {
    f2a4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
		while ((prev_thread != NULL) &&
    f2a6:	4282      	cmp	r2, r0
    f2a8:	d1fa      	bne.n	f2a0 <z_thread_monitor_exit+0x20>
		}
		if (prev_thread != NULL) {
    f2aa:	b10b      	cbz	r3, f2b0 <z_thread_monitor_exit+0x30>
			prev_thread->next_thread = thread->next_thread;
    f2ac:	6f02      	ldr	r2, [r0, #112]	; 0x70
    f2ae:	671a      	str	r2, [r3, #112]	; 0x70
	__asm__ volatile(
    f2b0:	f381 8811 	msr	BASEPRI, r1
    f2b4:	f3bf 8f6f 	isb	sy
		}
	}

	k_spin_unlock(&z_thread_monitor_lock, key);
}
    f2b8:	4770      	bx	lr
    f2ba:	bf00      	nop
    f2bc:	20007404 	.word	0x20007404

0000f2c0 <schedule_new_thread>:
#endif
#endif

#ifdef CONFIG_MULTITHREADING
static void schedule_new_thread(struct k_thread *thread, k_timeout_t delay)
{
    f2c0:	b538      	push	{r3, r4, r5, lr}
    f2c2:	4614      	mov	r4, r2
    f2c4:	461d      	mov	r5, r3
#ifdef CONFIG_SYS_CLOCK_EXISTS
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    f2c6:	ea54 0305 	orrs.w	r3, r4, r5
    f2ca:	d102      	bne.n	f2d2 <schedule_new_thread+0x12>
	z_impl_k_thread_start(thread);
    f2cc:	f006 fd10 	bl	15cf0 <z_impl_k_thread_start>
	}
#else
	ARG_UNUSED(delay);
	k_thread_start(thread);
#endif
}
    f2d0:	bd38      	pop	{r3, r4, r5, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    f2d2:	462b      	mov	r3, r5
    f2d4:	4902      	ldr	r1, [pc, #8]	; (f2e0 <schedule_new_thread+0x20>)
    f2d6:	3018      	adds	r0, #24
    f2d8:	f000 fe2e 	bl	ff38 <z_add_timeout>
    f2dc:	e7f8      	b.n	f2d0 <schedule_new_thread+0x10>
    f2de:	bf00      	nop
    f2e0:	00015e27 	.word	0x00015e27

0000f2e4 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    f2e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f2e8:	b085      	sub	sp, #20
    f2ea:	4604      	mov	r4, r0
    f2ec:	460f      	mov	r7, r1
    f2ee:	4615      	mov	r5, r2
    f2f0:	461e      	mov	r6, r3
    f2f2:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    f2f6:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
    f2fa:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
    f2fe:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    f302:	f100 0358 	add.w	r3, r0, #88	; 0x58
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    f306:	6583      	str	r3, [r0, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
    f308:	65c3      	str	r3, [r0, #92]	; 0x5c
	k_object_access_grant(new_thread, new_thread);
#endif
	z_waitq_init(&new_thread->join_queue);

	/* Initialize various struct k_thread members */
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);
    f30a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    f30c:	2204      	movs	r2, #4
    f30e:	9911      	ldr	r1, [sp, #68]	; 0x44
    f310:	f006 fcf2 	bl	15cf8 <z_init_thread_base>
	stack_ptr = setup_thread_stack(new_thread, stack, stack_size);
    f314:	462a      	mov	r2, r5
    f316:	4639      	mov	r1, r7
    f318:	4620      	mov	r0, r4
    f31a:	f006 fcd7 	bl	15ccc <setup_thread_stack>
    f31e:	4605      	mov	r5, r0
	 */
	__ASSERT_NO_MSG(arch_mem_coherent(new_thread));
	__ASSERT_NO_MSG(!arch_mem_coherent(stack));
#endif

	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    f320:	f8cd 8008 	str.w	r8, [sp, #8]
    f324:	f8cd 9004 	str.w	r9, [sp, #4]
    f328:	f8cd a000 	str.w	sl, [sp]
    f32c:	4633      	mov	r3, r6
    f32e:	4602      	mov	r2, r0
    f330:	4639      	mov	r1, r7
    f332:	4620      	mov	r0, r4
    f334:	f7f4 ffea 	bl	430c <arch_new_thread>

	/* static threads overwrite it afterwards with real value */
	new_thread->init_data = NULL;
    f338:	2300      	movs	r3, #0
    f33a:	6563      	str	r3, [r4, #84]	; 0x54
#ifdef CONFIG_THREAD_CUSTOM_DATA
	/* Initialize custom data field (value is opaque to kernel) */
	new_thread->custom_data = NULL;
#endif
#ifdef CONFIG_THREAD_MONITOR
	new_thread->entry.pEntry = entry;
    f33c:	6626      	str	r6, [r4, #96]	; 0x60
	new_thread->entry.parameter1 = p1;
    f33e:	f8c4 a064 	str.w	sl, [r4, #100]	; 0x64
	new_thread->entry.parameter2 = p2;
    f342:	f8c4 9068 	str.w	r9, [r4, #104]	; 0x68
	new_thread->entry.parameter3 = p3;
    f346:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
	__asm__ volatile(
    f34a:	f04f 0320 	mov.w	r3, #32
    f34e:	f3ef 8211 	mrs	r2, BASEPRI
    f352:	f383 8812 	msr	BASEPRI_MAX, r3
    f356:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	new_thread->next_thread = _kernel.threads;
    f35a:	4b13      	ldr	r3, [pc, #76]	; (f3a8 <z_setup_new_thread+0xc4>)
    f35c:	6a99      	ldr	r1, [r3, #40]	; 0x28
    f35e:	6721      	str	r1, [r4, #112]	; 0x70
	_kernel.threads = new_thread;
    f360:	629c      	str	r4, [r3, #40]	; 0x28
	__asm__ volatile(
    f362:	f382 8811 	msr	BASEPRI, r2
    f366:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&z_thread_monitor_lock, key);
#endif
#ifdef CONFIG_THREAD_NAME
	if (name != NULL) {
    f36a:	f1bb 0f00 	cmp.w	fp, #0
    f36e:	d013      	beq.n	f398 <z_setup_new_thread+0xb4>
#if __GNUC_PREREQ__(4,8) || defined(__clang__)
__ssp_bos_icheck3_restrict(stpncpy, char *, const char *)
#endif
__ssp_bos_icheck2_restrict(strcpy, char *, const char *)
__ssp_bos_icheck2_restrict(strcat, char *, const char *)
__ssp_bos_icheck3_restrict(strncpy, char *, const char *)
    f370:	221f      	movs	r2, #31
    f372:	4659      	mov	r1, fp
    f374:	f104 0074 	add.w	r0, r4, #116	; 0x74
    f378:	f007 f83e 	bl	163f8 <strncpy>
		strncpy(new_thread->name, name,
			CONFIG_THREAD_MAX_NAME_LEN - 1);
		/* Ensure NULL termination, truncate if longer */
		new_thread->name[CONFIG_THREAD_MAX_NAME_LEN - 1] = '\0';
    f37c:	2300      	movs	r3, #0
    f37e:	f884 3093 	strb.w	r3, [r4, #147]	; 0x93
#ifdef CONFIG_SCHED_CPU_MASK
	new_thread->base.cpu_mask = -1;
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
    f382:	4b09      	ldr	r3, [pc, #36]	; (f3a8 <z_setup_new_thread+0xc4>)
    f384:	689b      	ldr	r3, [r3, #8]
    f386:	b15b      	cbz	r3, f3a0 <z_setup_new_thread+0xbc>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
    f388:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    f38c:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
#ifdef CONFIG_THREAD_RUNTIME_STATS
	memset(&new_thread->rt_stats, 0, sizeof(new_thread->rt_stats));
#endif

	return stack_ptr;
}
    f390:	4628      	mov	r0, r5
    f392:	b005      	add	sp, #20
    f394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		new_thread->name[0] = '\0';
    f398:	2300      	movs	r3, #0
    f39a:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    f39e:	e7f0      	b.n	f382 <z_setup_new_thread+0x9e>
		new_thread->resource_pool = NULL;
    f3a0:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
		return stack_ptr;
    f3a4:	e7f4      	b.n	f390 <z_setup_new_thread+0xac>
    f3a6:	bf00      	nop
    f3a8:	20007404 	.word	0x20007404

0000f3ac <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
    f3ac:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
    f3b0:	b086      	sub	sp, #24
	_FOREACH_STATIC_THREAD(thread_data) {
    f3b2:	4c23      	ldr	r4, [pc, #140]	; (f440 <z_init_static_threads+0x94>)
    f3b4:	4b23      	ldr	r3, [pc, #140]	; (f444 <z_init_static_threads+0x98>)
    f3b6:	429c      	cmp	r4, r3
    f3b8:	d215      	bcs.n	f3e6 <z_init_static_threads+0x3a>
		z_setup_new_thread(
    f3ba:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    f3bc:	9305      	str	r3, [sp, #20]
    f3be:	6a23      	ldr	r3, [r4, #32]
    f3c0:	9304      	str	r3, [sp, #16]
    f3c2:	69e3      	ldr	r3, [r4, #28]
    f3c4:	9303      	str	r3, [sp, #12]
    f3c6:	69a3      	ldr	r3, [r4, #24]
    f3c8:	9302      	str	r3, [sp, #8]
    f3ca:	6963      	ldr	r3, [r4, #20]
    f3cc:	9301      	str	r3, [sp, #4]
    f3ce:	6923      	ldr	r3, [r4, #16]
    f3d0:	9300      	str	r3, [sp, #0]
    f3d2:	68e3      	ldr	r3, [r4, #12]
    f3d4:	68a2      	ldr	r2, [r4, #8]
    f3d6:	6861      	ldr	r1, [r4, #4]
    f3d8:	6820      	ldr	r0, [r4, #0]
    f3da:	f7ff ff83 	bl	f2e4 <z_setup_new_thread>
			thread_data->init_p3,
			thread_data->init_prio,
			thread_data->init_options,
			thread_data->init_name);

		thread_data->init_thread->init_data = thread_data;
    f3de:	6823      	ldr	r3, [r4, #0]
    f3e0:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    f3e2:	3430      	adds	r4, #48	; 0x30
    f3e4:	e7e6      	b.n	f3b4 <z_init_static_threads+0x8>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
    f3e6:	f000 f9d7 	bl	f798 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    f3ea:	4c15      	ldr	r4, [pc, #84]	; (f440 <z_init_static_threads+0x94>)
    f3ec:	e01b      	b.n	f426 <z_init_static_threads+0x7a>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
			schedule_new_thread(thread_data->init_thread,
    f3ee:	6826      	ldr	r6, [r4, #0]
					    K_MSEC(thread_data->init_delay));
    f3f0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    f3f4:	ea4f 79e3 	mov.w	r9, r3, asr #31
		} else {
			return (t * to_hz + off) / from_hz;
    f3f8:	ea4f 31c9 	mov.w	r1, r9, lsl #15
    f3fc:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
    f400:	03d8      	lsls	r0, r3, #15
    f402:	f240 35e7 	movw	r5, #999	; 0x3e7
    f406:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    f40a:	2300      	movs	r3, #0
    f40c:	1940      	adds	r0, r0, r5
    f40e:	f04f 0500 	mov.w	r5, #0
    f412:	eb45 0101 	adc.w	r1, r5, r1
    f416:	f7f1 fe67 	bl	10e8 <__aeabi_uldivmod>
    f41a:	4602      	mov	r2, r0
    f41c:	460b      	mov	r3, r1
			schedule_new_thread(thread_data->init_thread,
    f41e:	4630      	mov	r0, r6
    f420:	f7ff ff4e 	bl	f2c0 <schedule_new_thread>
	_FOREACH_STATIC_THREAD(thread_data) {
    f424:	3430      	adds	r4, #48	; 0x30
    f426:	4b07      	ldr	r3, [pc, #28]	; (f444 <z_init_static_threads+0x98>)
    f428:	429c      	cmp	r4, r3
    f42a:	d204      	bcs.n	f436 <z_init_static_threads+0x8a>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    f42c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    f42e:	f1b3 3fff 	cmp.w	r3, #4294967295
    f432:	d0f7      	beq.n	f424 <z_init_static_threads+0x78>
    f434:	e7db      	b.n	f3ee <z_init_static_threads+0x42>
		}
	}
	k_sched_unlock();
    f436:	f000 fbad 	bl	fb94 <k_sched_unlock>
}
    f43a:	b006      	add	sp, #24
    f43c:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    f440:	200002b4 	.word	0x200002b4
    f444:	200002b4 	.word	0x200002b4

0000f448 <pm_save_idle>:
 *
 * Sets the kernel data structure idle field to either a positive value or
 * K_FOREVER.
 */
static void pm_save_idle(void)
{
    f448:	b508      	push	{r3, lr}
#ifdef CONFIG_PM
	int32_t ticks = z_get_next_timeout_expiry();
    f44a:	f006 fdcb 	bl	15fe4 <z_get_next_timeout_expiry>
	_kernel.idle = ticks;
    f44e:	4b04      	ldr	r3, [pc, #16]	; (f460 <pm_save_idle+0x18>)
    f450:	6198      	str	r0, [r3, #24]
	 * before exiting. This is because the kernel does not do its own idle
	 * processing in those cases i.e. skips k_cpu_idle(). The kernel's
	 * idle processing re-enables interrupts which is essential for
	 * the kernel's scheduling logic.
	 */
	if (pm_system_suspend(ticks) == PM_STATE_ACTIVE) {
    f452:	f7f4 fd41 	bl	3ed8 <pm_system_suspend>
    f456:	b100      	cbz	r0, f45a <pm_save_idle+0x12>
		k_cpu_idle();
	}
#endif
}
    f458:	bd08      	pop	{r3, pc}
	arch_cpu_idle();
    f45a:	f7f4 fe91 	bl	4180 <arch_cpu_idle>
    f45e:	e7fb      	b.n	f458 <pm_save_idle+0x10>
    f460:	20007404 	.word	0x20007404

0000f464 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    f464:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    f468:	b083      	sub	sp, #12
    f46a:	4604      	mov	r4, r0
    f46c:	461d      	mov	r5, r3
	__asm__ volatile(
    f46e:	f04f 0320 	mov.w	r3, #32
    f472:	f3ef 8711 	mrs	r7, BASEPRI
    f476:	f383 8812 	msr	BASEPRI_MAX, r3
    f47a:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    f47e:	68c1      	ldr	r1, [r0, #12]
    f480:	b999      	cbnz	r1, f4aa <z_impl_k_mutex_lock+0x46>

		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
					_current->base.prio :
    f482:	2900      	cmp	r1, #0
    f484:	d14f      	bne.n	f526 <z_impl_k_mutex_lock+0xc2>
    f486:	4b3a      	ldr	r3, [pc, #232]	; (f570 <z_impl_k_mutex_lock+0x10c>)
    f488:	689b      	ldr	r3, [r3, #8]
    f48a:	f993 300e 	ldrsb.w	r3, [r3, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    f48e:	6123      	str	r3, [r4, #16]
					mutex->owner_orig_prio;

		mutex->lock_count++;
    f490:	3101      	adds	r1, #1
    f492:	60e1      	str	r1, [r4, #12]
		mutex->owner = _current;
    f494:	4b36      	ldr	r3, [pc, #216]	; (f570 <z_impl_k_mutex_lock+0x10c>)
    f496:	689b      	ldr	r3, [r3, #8]
    f498:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
    f49a:	f387 8811 	msr	BASEPRI, r7
    f49e:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
    f4a2:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    f4a4:	b003      	add	sp, #12
    f4a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    f4aa:	4616      	mov	r6, r2
	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    f4ac:	6882      	ldr	r2, [r0, #8]
    f4ae:	4b30      	ldr	r3, [pc, #192]	; (f570 <z_impl_k_mutex_lock+0x10c>)
    f4b0:	689b      	ldr	r3, [r3, #8]
    f4b2:	429a      	cmp	r2, r3
    f4b4:	d0e5      	beq.n	f482 <z_impl_k_mutex_lock+0x1e>
	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    f4b6:	ea55 0106 	orrs.w	r1, r5, r6
    f4ba:	bf0c      	ite	eq
    f4bc:	f04f 0801 	moveq.w	r8, #1
    f4c0:	f04f 0800 	movne.w	r8, #0
    f4c4:	d031      	beq.n	f52a <z_impl_k_mutex_lock+0xc6>
					    mutex->owner->base.prio);
    f4c6:	f992 900e 	ldrsb.w	r9, [r2, #14]
	new_prio = new_prio_for_inheritance(_current->base.prio,
    f4ca:	4649      	mov	r1, r9
    f4cc:	f993 000e 	ldrsb.w	r0, [r3, #14]
    f4d0:	f006 fc2f 	bl	15d32 <new_prio_for_inheritance>
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    f4d4:	4581      	cmp	r9, r0
    f4d6:	dc2f      	bgt.n	f538 <z_impl_k_mutex_lock+0xd4>
	bool resched = false;
    f4d8:	f04f 0900 	mov.w	r9, #0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    f4dc:	9600      	str	r6, [sp, #0]
    f4de:	9501      	str	r5, [sp, #4]
    f4e0:	4622      	mov	r2, r4
    f4e2:	4639      	mov	r1, r7
    f4e4:	4823      	ldr	r0, [pc, #140]	; (f574 <z_impl_k_mutex_lock+0x110>)
    f4e6:	f000 fa9f 	bl	fa28 <z_pend_curr>
	if (got_mutex == 0) {
    f4ea:	2800      	cmp	r0, #0
    f4ec:	d0da      	beq.n	f4a4 <z_impl_k_mutex_lock+0x40>
	__asm__ volatile(
    f4ee:	f04f 0320 	mov.w	r3, #32
    f4f2:	f3ef 8511 	mrs	r5, BASEPRI
    f4f6:	f383 8812 	msr	BASEPRI_MAX, r3
    f4fa:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    f4fe:	6823      	ldr	r3, [r4, #0]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    f500:	429c      	cmp	r4, r3
    f502:	d01f      	beq.n	f544 <z_impl_k_mutex_lock+0xe0>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    f504:	b1f3      	cbz	r3, f544 <z_impl_k_mutex_lock+0xe0>
    f506:	6921      	ldr	r1, [r4, #16]
    f508:	f993 000e 	ldrsb.w	r0, [r3, #14]
    f50c:	f006 fc11 	bl	15d32 <new_prio_for_inheritance>
    f510:	4601      	mov	r1, r0
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    f512:	4620      	mov	r0, r4
    f514:	f006 fc18 	bl	15d48 <adjust_owner_prio>
    f518:	b9b0      	cbnz	r0, f548 <z_impl_k_mutex_lock+0xe4>
    f51a:	f1b9 0f00 	cmp.w	r9, #0
    f51e:	d015      	beq.n	f54c <z_impl_k_mutex_lock+0xe8>
    f520:	f04f 0801 	mov.w	r8, #1
    f524:	e012      	b.n	f54c <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
    f526:	6923      	ldr	r3, [r4, #16]
    f528:	e7b1      	b.n	f48e <z_impl_k_mutex_lock+0x2a>
	__asm__ volatile(
    f52a:	f387 8811 	msr	BASEPRI, r7
    f52e:	f3bf 8f6f 	isb	sy
		return -EBUSY;
    f532:	f06f 000f 	mvn.w	r0, #15
    f536:	e7b5      	b.n	f4a4 <z_impl_k_mutex_lock+0x40>
		resched = adjust_owner_prio(mutex, new_prio);
    f538:	4601      	mov	r1, r0
    f53a:	4620      	mov	r0, r4
    f53c:	f006 fc04 	bl	15d48 <adjust_owner_prio>
    f540:	4681      	mov	r9, r0
    f542:	e7cb      	b.n	f4dc <z_impl_k_mutex_lock+0x78>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    f544:	6921      	ldr	r1, [r4, #16]
    f546:	e7e4      	b.n	f512 <z_impl_k_mutex_lock+0xae>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    f548:	f04f 0801 	mov.w	r8, #1
	if (resched) {
    f54c:	f1b8 0f00 	cmp.w	r8, #0
    f550:	d106      	bne.n	f560 <z_impl_k_mutex_lock+0xfc>
    f552:	f385 8811 	msr	BASEPRI, r5
    f556:	f3bf 8f6f 	isb	sy
	return -EAGAIN;
    f55a:	f06f 000a 	mvn.w	r0, #10
    f55e:	e7a1      	b.n	f4a4 <z_impl_k_mutex_lock+0x40>
		z_reschedule(&lock, key);
    f560:	4629      	mov	r1, r5
    f562:	4804      	ldr	r0, [pc, #16]	; (f574 <z_impl_k_mutex_lock+0x110>)
    f564:	f000 f8fc 	bl	f760 <z_reschedule>
	return -EAGAIN;
    f568:	f06f 000a 	mvn.w	r0, #10
    f56c:	e79a      	b.n	f4a4 <z_impl_k_mutex_lock+0x40>
    f56e:	bf00      	nop
    f570:	20007404 	.word	0x20007404
    f574:	20007430 	.word	0x20007430

0000f578 <z_impl_k_mutex_unlock>:

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    f578:	6882      	ldr	r2, [r0, #8]
    f57a:	2a00      	cmp	r2, #0
    f57c:	d035      	beq.n	f5ea <z_impl_k_mutex_unlock+0x72>
{
    f57e:	b538      	push	{r3, r4, r5, lr}
    f580:	4604      	mov	r4, r0
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    f582:	4b1d      	ldr	r3, [pc, #116]	; (f5f8 <z_impl_k_mutex_unlock+0x80>)
    f584:	689b      	ldr	r3, [r3, #8]
    f586:	429a      	cmp	r2, r3
    f588:	d132      	bne.n	f5f0 <z_impl_k_mutex_unlock+0x78>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    f58a:	7bda      	ldrb	r2, [r3, #15]
    f58c:	3a01      	subs	r2, #1
    f58e:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    f590:	68c3      	ldr	r3, [r0, #12]
    f592:	2b01      	cmp	r3, #1
    f594:	d905      	bls.n	f5a2 <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    f596:	3b01      	subs	r3, #1
    f598:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    f59a:	f000 fafb 	bl	fb94 <k_sched_unlock>

	return 0;
    f59e:	2000      	movs	r0, #0
}
    f5a0:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    f5a2:	f04f 0320 	mov.w	r3, #32
    f5a6:	f3ef 8511 	mrs	r5, BASEPRI
    f5aa:	f383 8812 	msr	BASEPRI_MAX, r3
    f5ae:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    f5b2:	6901      	ldr	r1, [r0, #16]
    f5b4:	f006 fbc8 	bl	15d48 <adjust_owner_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    f5b8:	4620      	mov	r0, r4
    f5ba:	f006 fcb3 	bl	15f24 <z_unpend_first_thread>
	mutex->owner = new_owner;
    f5be:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    f5c0:	b160      	cbz	r0, f5dc <z_impl_k_mutex_unlock+0x64>
		mutex->owner_orig_prio = new_owner->base.prio;
    f5c2:	f990 300e 	ldrsb.w	r3, [r0, #14]
    f5c6:	6123      	str	r3, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    f5c8:	2300      	movs	r3, #0
    f5ca:	f8c0 30ac 	str.w	r3, [r0, #172]	; 0xac
		z_ready_thread(new_owner);
    f5ce:	f006 fc0e 	bl	15dee <z_ready_thread>
		z_reschedule(&lock, key);
    f5d2:	4629      	mov	r1, r5
    f5d4:	4809      	ldr	r0, [pc, #36]	; (f5fc <z_impl_k_mutex_unlock+0x84>)
    f5d6:	f000 f8c3 	bl	f760 <z_reschedule>
    f5da:	e7de      	b.n	f59a <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    f5dc:	2300      	movs	r3, #0
    f5de:	60e3      	str	r3, [r4, #12]
	__asm__ volatile(
    f5e0:	f385 8811 	msr	BASEPRI, r5
    f5e4:	f3bf 8f6f 	isb	sy
    f5e8:	e7d7      	b.n	f59a <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    f5ea:	f06f 0015 	mvn.w	r0, #21
}
    f5ee:	4770      	bx	lr
		return -EPERM;
    f5f0:	f04f 30ff 	mov.w	r0, #4294967295
    f5f4:	e7d4      	b.n	f5a0 <z_impl_k_mutex_unlock+0x28>
    f5f6:	bf00      	nop
    f5f8:	20007404 	.word	0x20007404
    f5fc:	20007430 	.word	0x20007430

0000f600 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    f600:	b538      	push	{r3, r4, r5, lr}
    f602:	4604      	mov	r4, r0
	__asm__ volatile(
    f604:	f04f 0320 	mov.w	r3, #32
    f608:	f3ef 8511 	mrs	r5, BASEPRI
    f60c:	f383 8812 	msr	BASEPRI_MAX, r3
    f610:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    f614:	f006 fc86 	bl	15f24 <z_unpend_first_thread>

	if (thread != NULL) {
    f618:	b148      	cbz	r0, f62e <z_impl_k_sem_give+0x2e>
    f61a:	2200      	movs	r2, #0
    f61c:	f8c0 20ac 	str.w	r2, [r0, #172]	; 0xac
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    f620:	f006 fbe5 	bl	15dee <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    f624:	4629      	mov	r1, r5
    f626:	4807      	ldr	r0, [pc, #28]	; (f644 <z_impl_k_sem_give+0x44>)
    f628:	f000 f89a 	bl	f760 <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    f62c:	bd38      	pop	{r3, r4, r5, pc}
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    f62e:	68a3      	ldr	r3, [r4, #8]
    f630:	68e2      	ldr	r2, [r4, #12]
    f632:	4293      	cmp	r3, r2
    f634:	d003      	beq.n	f63e <z_impl_k_sem_give+0x3e>
    f636:	2201      	movs	r2, #1
    f638:	4413      	add	r3, r2
    f63a:	60a3      	str	r3, [r4, #8]
}
    f63c:	e7f2      	b.n	f624 <z_impl_k_sem_give+0x24>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    f63e:	2200      	movs	r2, #0
    f640:	e7fa      	b.n	f638 <z_impl_k_sem_give+0x38>
    f642:	bf00      	nop
    f644:	20007434 	.word	0x20007434

0000f648 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    f648:	b530      	push	{r4, r5, lr}
    f64a:	b083      	sub	sp, #12
    f64c:	461d      	mov	r5, r3
    f64e:	f04f 0320 	mov.w	r3, #32
    f652:	f3ef 8111 	mrs	r1, BASEPRI
    f656:	f383 8812 	msr	BASEPRI_MAX, r3
    f65a:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    f65e:	6883      	ldr	r3, [r0, #8]
    f660:	b143      	cbz	r3, f674 <z_impl_k_sem_take+0x2c>
		sem->count--;
    f662:	3b01      	subs	r3, #1
    f664:	6083      	str	r3, [r0, #8]
	__asm__ volatile(
    f666:	f381 8811 	msr	BASEPRI, r1
    f66a:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    f66e:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    f670:	b003      	add	sp, #12
    f672:	bd30      	pop	{r4, r5, pc}
    f674:	4614      	mov	r4, r2
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    f676:	ea54 0305 	orrs.w	r3, r4, r5
    f67a:	d006      	beq.n	f68a <z_impl_k_sem_take+0x42>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    f67c:	e9cd 4500 	strd	r4, r5, [sp]
    f680:	4602      	mov	r2, r0
    f682:	4805      	ldr	r0, [pc, #20]	; (f698 <z_impl_k_sem_take+0x50>)
    f684:	f000 f9d0 	bl	fa28 <z_pend_curr>
	return ret;
    f688:	e7f2      	b.n	f670 <z_impl_k_sem_take+0x28>
    f68a:	f381 8811 	msr	BASEPRI, r1
    f68e:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    f692:	f06f 000f 	mvn.w	r0, #15
    f696:	e7eb      	b.n	f670 <z_impl_k_sem_take+0x28>
    f698:	20007434 	.word	0x20007434

0000f69c <add_thread_timeout>:
		z_priq_wait_add(&wait_q->waitq, thread);
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
    f69c:	b538      	push	{r3, r4, r5, lr}
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    f69e:	f1b3 3fff 	cmp.w	r3, #4294967295
    f6a2:	bf08      	it	eq
    f6a4:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    f6a8:	d100      	bne.n	f6ac <add_thread_timeout+0x10>
		z_add_thread_timeout(thread, timeout);
	}
}
    f6aa:	bd38      	pop	{r3, r4, r5, pc}
    f6ac:	4902      	ldr	r1, [pc, #8]	; (f6b8 <add_thread_timeout+0x1c>)
    f6ae:	3018      	adds	r0, #24
    f6b0:	f000 fc42 	bl	ff38 <z_add_timeout>
    f6b4:	e7f9      	b.n	f6aa <add_thread_timeout+0xe>
    f6b6:	bf00      	nop
    f6b8:	00015e27 	.word	0x00015e27

0000f6bc <z_reset_time_slice>:
{
    f6bc:	b508      	push	{r3, lr}
	if (slice_time != 0) {
    f6be:	4b08      	ldr	r3, [pc, #32]	; (f6e0 <z_reset_time_slice+0x24>)
    f6c0:	681b      	ldr	r3, [r3, #0]
    f6c2:	b903      	cbnz	r3, f6c6 <z_reset_time_slice+0xa>
}
    f6c4:	bd08      	pop	{r3, pc}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    f6c6:	f7f6 faeb 	bl	5ca0 <sys_clock_elapsed>
    f6ca:	4603      	mov	r3, r0
    f6cc:	4a04      	ldr	r2, [pc, #16]	; (f6e0 <z_reset_time_slice+0x24>)
    f6ce:	6810      	ldr	r0, [r2, #0]
    f6d0:	4403      	add	r3, r0
    f6d2:	4a04      	ldr	r2, [pc, #16]	; (f6e4 <z_reset_time_slice+0x28>)
    f6d4:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    f6d6:	2100      	movs	r1, #0
    f6d8:	f006 fc9a 	bl	16010 <z_set_timeout_expiry>
}
    f6dc:	e7f2      	b.n	f6c4 <z_reset_time_slice+0x8>
    f6de:	bf00      	nop
    f6e0:	20007444 	.word	0x20007444
    f6e4:	20007404 	.word	0x20007404

0000f6e8 <k_sched_time_slice_set>:
{
    f6e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f6ec:	4606      	mov	r6, r0
    f6ee:	4688      	mov	r8, r1
	LOCKED(&sched_spinlock) {
    f6f0:	2300      	movs	r3, #0
	__asm__ volatile(
    f6f2:	f04f 0220 	mov.w	r2, #32
    f6f6:	f3ef 8711 	mrs	r7, BASEPRI
    f6fa:	f382 8812 	msr	BASEPRI_MAX, r2
    f6fe:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    f702:	e009      	b.n	f718 <k_sched_time_slice_set+0x30>
		slice_max_prio = prio;
    f704:	4b13      	ldr	r3, [pc, #76]	; (f754 <k_sched_time_slice_set+0x6c>)
    f706:	f8c3 8000 	str.w	r8, [r3]
		z_reset_time_slice();
    f70a:	f7ff ffd7 	bl	f6bc <z_reset_time_slice>
	__asm__ volatile(
    f70e:	f387 8811 	msr	BASEPRI, r7
    f712:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    f716:	2301      	movs	r3, #1
    f718:	b9cb      	cbnz	r3, f74e <k_sched_time_slice_set+0x66>
		_current_cpu->slice_ticks = 0;
    f71a:	2300      	movs	r3, #0
    f71c:	4a0e      	ldr	r2, [pc, #56]	; (f758 <k_sched_time_slice_set+0x70>)
    f71e:	6113      	str	r3, [r2, #16]
			return (uint32_t)((t * to_hz + off) / from_hz);
    f720:	0c75      	lsrs	r5, r6, #17
    f722:	03f4      	lsls	r4, r6, #15
    f724:	f240 30e7 	movw	r0, #999	; 0x3e7
    f728:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    f72c:	2300      	movs	r3, #0
    f72e:	1820      	adds	r0, r4, r0
    f730:	f04f 0100 	mov.w	r1, #0
    f734:	eb45 0101 	adc.w	r1, r5, r1
    f738:	f7f1 fcd6 	bl	10e8 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
    f73c:	4b07      	ldr	r3, [pc, #28]	; (f75c <k_sched_time_slice_set+0x74>)
    f73e:	6018      	str	r0, [r3, #0]
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    f740:	2e00      	cmp	r6, #0
    f742:	dddf      	ble.n	f704 <k_sched_time_slice_set+0x1c>
			slice_time = MAX(2, slice_time);
    f744:	2802      	cmp	r0, #2
    f746:	bfb8      	it	lt
    f748:	2002      	movlt	r0, #2
    f74a:	6018      	str	r0, [r3, #0]
    f74c:	e7da      	b.n	f704 <k_sched_time_slice_set+0x1c>
}
    f74e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    f752:	bf00      	nop
    f754:	20007440 	.word	0x20007440
    f758:	20007404 	.word	0x20007404
    f75c:	20007444 	.word	0x20007444

0000f760 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    f760:	b508      	push	{r3, lr}
	if (resched(key.key) && need_swap()) {
    f762:	4608      	mov	r0, r1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    f764:	b921      	cbnz	r1, f770 <z_reschedule+0x10>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    f766:	f3ef 8305 	mrs	r3, IPSR
    f76a:	b913      	cbnz	r3, f772 <z_reschedule+0x12>
    f76c:	2101      	movs	r1, #1
    f76e:	e000      	b.n	f772 <z_reschedule+0x12>
    f770:	2100      	movs	r1, #0
	if (resched(key.key) && need_swap()) {
    f772:	f011 0f01 	tst.w	r1, #1
    f776:	d007      	beq.n	f788 <z_reschedule+0x28>
	new_thread = _kernel.ready_q.cache;
    f778:	4b06      	ldr	r3, [pc, #24]	; (f794 <z_reschedule+0x34>)
    f77a:	69da      	ldr	r2, [r3, #28]
	return new_thread != _current;
    f77c:	689b      	ldr	r3, [r3, #8]
	if (resched(key.key) && need_swap()) {
    f77e:	429a      	cmp	r2, r3
    f780:	d002      	beq.n	f788 <z_reschedule+0x28>
	ret = arch_swap(key);
    f782:	f7f4 fd69 	bl	4258 <arch_swap>
		z_swap(lock, key);
    f786:	e003      	b.n	f790 <z_reschedule+0x30>
    f788:	f380 8811 	msr	BASEPRI, r0
    f78c:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
	}
}
    f790:	bd08      	pop	{r3, pc}
    f792:	bf00      	nop
    f794:	20007404 	.word	0x20007404

0000f798 <k_sched_lock>:
	}
}

void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
    f798:	2300      	movs	r3, #0
	__asm__ volatile(
    f79a:	f04f 0220 	mov.w	r2, #32
    f79e:	f3ef 8111 	mrs	r1, BASEPRI
    f7a2:	f382 8812 	msr	BASEPRI_MAX, r2
    f7a6:	f3bf 8f6f 	isb	sy
    f7aa:	b953      	cbnz	r3, f7c2 <k_sched_lock+0x2a>
    f7ac:	4b05      	ldr	r3, [pc, #20]	; (f7c4 <k_sched_lock+0x2c>)
    f7ae:	689a      	ldr	r2, [r3, #8]
    f7b0:	7bd3      	ldrb	r3, [r2, #15]
    f7b2:	3b01      	subs	r3, #1
    f7b4:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    f7b6:	f381 8811 	msr	BASEPRI, r1
    f7ba:	f3bf 8f6f 	isb	sy
    f7be:	2301      	movs	r3, #1
    f7c0:	e7f3      	b.n	f7aa <k_sched_lock+0x12>
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    f7c2:	4770      	bx	lr
    f7c4:	20007404 	.word	0x20007404

0000f7c8 <update_cache>:
{
    f7c8:	b538      	push	{r3, r4, r5, lr}
    f7ca:	4604      	mov	r4, r0
	thread = _priq_run_best(&_kernel.ready_q.runq);
    f7cc:	480f      	ldr	r0, [pc, #60]	; (f80c <update_cache+0x44>)
    f7ce:	f006 fb07 	bl	15de0 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    f7d2:	4605      	mov	r5, r0
    f7d4:	b170      	cbz	r0, f7f4 <update_cache+0x2c>
	if (preempt_ok != 0) {
    f7d6:	b984      	cbnz	r4, f7fa <update_cache+0x32>
	if (z_is_thread_prevented_from_running(_current)) {
    f7d8:	4b0d      	ldr	r3, [pc, #52]	; (f810 <update_cache+0x48>)
    f7da:	689b      	ldr	r3, [r3, #8]
	uint8_t state = thread->base.thread_state;
    f7dc:	7b5a      	ldrb	r2, [r3, #13]
    f7de:	f012 0f1f 	tst.w	r2, #31
    f7e2:	d10a      	bne.n	f7fa <update_cache+0x32>
	return node->next != NULL;
    f7e4:	69aa      	ldr	r2, [r5, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    f7e6:	b942      	cbnz	r2, f7fa <update_cache+0x32>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    f7e8:	89da      	ldrh	r2, [r3, #14]
	if (is_preempt(_current) || is_metairq(thread)) {
    f7ea:	2a7f      	cmp	r2, #127	; 0x7f
    f7ec:	d905      	bls.n	f7fa <update_cache+0x32>
		_kernel.ready_q.cache = _current;
    f7ee:	4a08      	ldr	r2, [pc, #32]	; (f810 <update_cache+0x48>)
    f7f0:	61d3      	str	r3, [r2, #28]
    f7f2:	e00a      	b.n	f80a <update_cache+0x42>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    f7f4:	4b06      	ldr	r3, [pc, #24]	; (f810 <update_cache+0x48>)
    f7f6:	68dd      	ldr	r5, [r3, #12]
    f7f8:	e7ed      	b.n	f7d6 <update_cache+0xe>
		if (thread != _current) {
    f7fa:	4b05      	ldr	r3, [pc, #20]	; (f810 <update_cache+0x48>)
    f7fc:	689b      	ldr	r3, [r3, #8]
    f7fe:	42ab      	cmp	r3, r5
    f800:	d001      	beq.n	f806 <update_cache+0x3e>
			z_reset_time_slice();
    f802:	f7ff ff5b 	bl	f6bc <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    f806:	4b02      	ldr	r3, [pc, #8]	; (f810 <update_cache+0x48>)
    f808:	61dd      	str	r5, [r3, #28]
}
    f80a:	bd38      	pop	{r3, r4, r5, pc}
    f80c:	20007424 	.word	0x20007424
    f810:	20007404 	.word	0x20007404

0000f814 <move_thread_to_end_of_prio_q>:
{
    f814:	b538      	push	{r3, r4, r5, lr}
    f816:	4605      	mov	r5, r0
	return (thread->base.thread_state & state) != 0U;
    f818:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    f81a:	f990 300d 	ldrsb.w	r3, [r0, #13]
    f81e:	2b00      	cmp	r3, #0
    f820:	db28      	blt.n	f874 <move_thread_to_end_of_prio_q+0x60>
	thread->base.thread_state |= _THREAD_QUEUED;
    f822:	7b6b      	ldrb	r3, [r5, #13]
    f824:	f063 037f 	orn	r3, r3, #127	; 0x7f
    f828:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    f82a:	4b1a      	ldr	r3, [pc, #104]	; (f894 <move_thread_to_end_of_prio_q+0x80>)
    f82c:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    f830:	429c      	cmp	r4, r3
    f832:	d02d      	beq.n	f890 <move_thread_to_end_of_prio_q+0x7c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f834:	b16c      	cbz	r4, f852 <move_thread_to_end_of_prio_q+0x3e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    f836:	4621      	mov	r1, r4
    f838:	4628      	mov	r0, r5
    f83a:	f006 faaa 	bl	15d92 <z_sched_prio_cmp>
    f83e:	2800      	cmp	r0, #0
    f840:	dc20      	bgt.n	f884 <move_thread_to_end_of_prio_q+0x70>
 */

static inline sys_dnode_t *sys_dlist_peek_next(sys_dlist_t *list,
					       sys_dnode_t *node)
{
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    f842:	b134      	cbz	r4, f852 <move_thread_to_end_of_prio_q+0x3e>
	return (node == list->tail) ? NULL : node->next;
    f844:	4b13      	ldr	r3, [pc, #76]	; (f894 <move_thread_to_end_of_prio_q+0x80>)
    f846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f848:	429c      	cmp	r4, r3
    f84a:	d002      	beq.n	f852 <move_thread_to_end_of_prio_q+0x3e>
    f84c:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f84e:	2c00      	cmp	r4, #0
    f850:	d1f0      	bne.n	f834 <move_thread_to_end_of_prio_q+0x20>
 * @return N/A
 */

static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;
    f852:	4b10      	ldr	r3, [pc, #64]	; (f894 <move_thread_to_end_of_prio_q+0x80>)
    f854:	6a5a      	ldr	r2, [r3, #36]	; 0x24

	node->next = list;
    f856:	f103 0120 	add.w	r1, r3, #32
    f85a:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    f85c:	606a      	str	r2, [r5, #4]

	tail->next = node;
    f85e:	6015      	str	r5, [r2, #0]
	list->tail = node;
    f860:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(thread == _current);
    f862:	4b0c      	ldr	r3, [pc, #48]	; (f894 <move_thread_to_end_of_prio_q+0x80>)
    f864:	6898      	ldr	r0, [r3, #8]
    f866:	42a8      	cmp	r0, r5
    f868:	bf14      	ite	ne
    f86a:	2000      	movne	r0, #0
    f86c:	2001      	moveq	r0, #1
    f86e:	f7ff ffab 	bl	f7c8 <update_cache>
}
    f872:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    f874:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    f878:	7342      	strb	r2, [r0, #13]
		_priq_run_remove(pq, thread);
    f87a:	4601      	mov	r1, r0
    f87c:	4806      	ldr	r0, [pc, #24]	; (f898 <move_thread_to_end_of_prio_q+0x84>)
    f87e:	f006 faa7 	bl	15dd0 <z_priq_dumb_remove>
}
    f882:	e7ce      	b.n	f822 <move_thread_to_end_of_prio_q+0xe>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    f884:	6863      	ldr	r3, [r4, #4]

	node->prev = prev;
    f886:	606b      	str	r3, [r5, #4]
	node->next = successor;
    f888:	602c      	str	r4, [r5, #0]
	prev->next = node;
    f88a:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    f88c:	6065      	str	r5, [r4, #4]
}
    f88e:	e7e8      	b.n	f862 <move_thread_to_end_of_prio_q+0x4e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f890:	2400      	movs	r4, #0
    f892:	e7cf      	b.n	f834 <move_thread_to_end_of_prio_q+0x20>
    f894:	20007404 	.word	0x20007404
    f898:	20007424 	.word	0x20007424

0000f89c <z_time_slice>:
{
    f89c:	b510      	push	{r4, lr}
	__asm__ volatile(
    f89e:	f04f 0320 	mov.w	r3, #32
    f8a2:	f3ef 8411 	mrs	r4, BASEPRI
    f8a6:	f383 8812 	msr	BASEPRI_MAX, r3
    f8aa:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    f8ae:	4b1c      	ldr	r3, [pc, #112]	; (f920 <z_time_slice+0x84>)
    f8b0:	689b      	ldr	r3, [r3, #8]
    f8b2:	4a1c      	ldr	r2, [pc, #112]	; (f924 <z_time_slice+0x88>)
    f8b4:	6812      	ldr	r2, [r2, #0]
    f8b6:	4293      	cmp	r3, r2
    f8b8:	d01d      	beq.n	f8f6 <z_time_slice+0x5a>
	pending_current = NULL;
    f8ba:	4a1a      	ldr	r2, [pc, #104]	; (f924 <z_time_slice+0x88>)
    f8bc:	2100      	movs	r1, #0
    f8be:	6011      	str	r1, [r2, #0]
	if (slice_time && sliceable(_current)) {
    f8c0:	4a19      	ldr	r2, [pc, #100]	; (f928 <z_time_slice+0x8c>)
    f8c2:	6812      	ldr	r2, [r2, #0]
    f8c4:	b322      	cbz	r2, f910 <z_time_slice+0x74>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    f8c6:	89da      	ldrh	r2, [r3, #14]
		&& !z_is_idle_thread_object(thread);
    f8c8:	2a7f      	cmp	r2, #127	; 0x7f
    f8ca:	d821      	bhi.n	f910 <z_time_slice+0x74>
	uint8_t state = thread->base.thread_state;
    f8cc:	7b5a      	ldrb	r2, [r3, #13]
		&& !z_is_thread_prevented_from_running(thread)
    f8ce:	f012 0f1f 	tst.w	r2, #31
    f8d2:	d11d      	bne.n	f910 <z_time_slice+0x74>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    f8d4:	f993 100e 	ldrsb.w	r1, [r3, #14]
    f8d8:	4a14      	ldr	r2, [pc, #80]	; (f92c <z_time_slice+0x90>)
    f8da:	6812      	ldr	r2, [r2, #0]
    f8dc:	4291      	cmp	r1, r2
    f8de:	db17      	blt.n	f910 <z_time_slice+0x74>
		&& !z_is_idle_thread_object(thread);
    f8e0:	4a13      	ldr	r2, [pc, #76]	; (f930 <z_time_slice+0x94>)
    f8e2:	4293      	cmp	r3, r2
    f8e4:	d014      	beq.n	f910 <z_time_slice+0x74>
		if (ticks >= _current_cpu->slice_ticks) {
    f8e6:	4a0e      	ldr	r2, [pc, #56]	; (f920 <z_time_slice+0x84>)
    f8e8:	6912      	ldr	r2, [r2, #16]
    f8ea:	4282      	cmp	r2, r0
    f8ec:	dd0a      	ble.n	f904 <z_time_slice+0x68>
			_current_cpu->slice_ticks -= ticks;
    f8ee:	1a10      	subs	r0, r2, r0
    f8f0:	4b0b      	ldr	r3, [pc, #44]	; (f920 <z_time_slice+0x84>)
    f8f2:	6118      	str	r0, [r3, #16]
    f8f4:	e00f      	b.n	f916 <z_time_slice+0x7a>
		z_reset_time_slice();
    f8f6:	f7ff fee1 	bl	f6bc <z_reset_time_slice>
	__asm__ volatile(
    f8fa:	f384 8811 	msr	BASEPRI, r4
    f8fe:	f3bf 8f6f 	isb	sy
		return;
    f902:	e00c      	b.n	f91e <z_time_slice+0x82>
			move_thread_to_end_of_prio_q(_current);
    f904:	4618      	mov	r0, r3
    f906:	f7ff ff85 	bl	f814 <move_thread_to_end_of_prio_q>
			z_reset_time_slice();
    f90a:	f7ff fed7 	bl	f6bc <z_reset_time_slice>
    f90e:	e002      	b.n	f916 <z_time_slice+0x7a>
		_current_cpu->slice_ticks = 0;
    f910:	4b03      	ldr	r3, [pc, #12]	; (f920 <z_time_slice+0x84>)
    f912:	2200      	movs	r2, #0
    f914:	611a      	str	r2, [r3, #16]
    f916:	f384 8811 	msr	BASEPRI, r4
    f91a:	f3bf 8f6f 	isb	sy
}
    f91e:	bd10      	pop	{r4, pc}
    f920:	20007404 	.word	0x20007404
    f924:	20007438 	.word	0x20007438
    f928:	20007444 	.word	0x20007444
    f92c:	20007440 	.word	0x20007440
    f930:	20006760 	.word	0x20006760

0000f934 <ready_thread>:
{
    f934:	b538      	push	{r3, r4, r5, lr}
	return (thread->base.thread_state & state) != 0U;
    f936:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    f938:	f990 200d 	ldrsb.w	r2, [r0, #13]
    f93c:	2a00      	cmp	r2, #0
    f93e:	db2d      	blt.n	f99c <ready_thread+0x68>
    f940:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    f942:	f013 0f1f 	tst.w	r3, #31
    f946:	d105      	bne.n	f954 <ready_thread+0x20>
	return node->next != NULL;
    f948:	6982      	ldr	r2, [r0, #24]
    f94a:	b10a      	cbz	r2, f950 <ready_thread+0x1c>
    f94c:	2200      	movs	r2, #0
    f94e:	e002      	b.n	f956 <ready_thread+0x22>
    f950:	2201      	movs	r2, #1
    f952:	e000      	b.n	f956 <ready_thread+0x22>
    f954:	2200      	movs	r2, #0
    f956:	b30a      	cbz	r2, f99c <ready_thread+0x68>
	thread->base.thread_state |= _THREAD_QUEUED;
    f958:	f063 037f 	orn	r3, r3, #127	; 0x7f
    f95c:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    f95e:	4b14      	ldr	r3, [pc, #80]	; (f9b0 <ready_thread+0x7c>)
    f960:	f853 5f20 	ldr.w	r5, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    f964:	429d      	cmp	r5, r3
    f966:	d020      	beq.n	f9aa <ready_thread+0x76>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f968:	b16d      	cbz	r5, f986 <ready_thread+0x52>
		if (z_sched_prio_cmp(thread, t) > 0) {
    f96a:	4629      	mov	r1, r5
    f96c:	4620      	mov	r0, r4
    f96e:	f006 fa10 	bl	15d92 <z_sched_prio_cmp>
    f972:	2800      	cmp	r0, #0
    f974:	dc13      	bgt.n	f99e <ready_thread+0x6a>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    f976:	b135      	cbz	r5, f986 <ready_thread+0x52>
	return (node == list->tail) ? NULL : node->next;
    f978:	4b0d      	ldr	r3, [pc, #52]	; (f9b0 <ready_thread+0x7c>)
    f97a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f97c:	429d      	cmp	r5, r3
    f97e:	d002      	beq.n	f986 <ready_thread+0x52>
    f980:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f982:	2d00      	cmp	r5, #0
    f984:	d1f0      	bne.n	f968 <ready_thread+0x34>
	sys_dnode_t *const tail = list->tail;
    f986:	4b0a      	ldr	r3, [pc, #40]	; (f9b0 <ready_thread+0x7c>)
    f988:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    f98a:	f103 0120 	add.w	r1, r3, #32
    f98e:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    f990:	6062      	str	r2, [r4, #4]
	tail->next = node;
    f992:	6014      	str	r4, [r2, #0]
	list->tail = node;
    f994:	625c      	str	r4, [r3, #36]	; 0x24
		update_cache(0);
    f996:	2000      	movs	r0, #0
    f998:	f7ff ff16 	bl	f7c8 <update_cache>
}
    f99c:	bd38      	pop	{r3, r4, r5, pc}
	sys_dnode_t *const prev = successor->prev;
    f99e:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    f9a0:	6063      	str	r3, [r4, #4]
	node->next = successor;
    f9a2:	6025      	str	r5, [r4, #0]
	prev->next = node;
    f9a4:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    f9a6:	606c      	str	r4, [r5, #4]
}
    f9a8:	e7f5      	b.n	f996 <ready_thread+0x62>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f9aa:	2500      	movs	r5, #0
    f9ac:	e7dc      	b.n	f968 <ready_thread+0x34>
    f9ae:	bf00      	nop
    f9b0:	20007404 	.word	0x20007404

0000f9b4 <z_sched_start>:
{
    f9b4:	b510      	push	{r4, lr}
	__asm__ volatile(
    f9b6:	f04f 0320 	mov.w	r3, #32
    f9ba:	f3ef 8411 	mrs	r4, BASEPRI
    f9be:	f383 8812 	msr	BASEPRI_MAX, r3
    f9c2:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    f9c6:	7b43      	ldrb	r3, [r0, #13]
	if (z_has_thread_started(thread)) {
    f9c8:	f013 0f04 	tst.w	r3, #4
    f9cc:	d104      	bne.n	f9d8 <z_sched_start+0x24>
	__asm__ volatile(
    f9ce:	f384 8811 	msr	BASEPRI, r4
    f9d2:	f3bf 8f6f 	isb	sy
}
    f9d6:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    f9d8:	f023 0304 	bic.w	r3, r3, #4
    f9dc:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
    f9de:	f7ff ffa9 	bl	f934 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    f9e2:	4621      	mov	r1, r4
    f9e4:	4801      	ldr	r0, [pc, #4]	; (f9ec <z_sched_start+0x38>)
    f9e6:	f7ff febb 	bl	f760 <z_reschedule>
    f9ea:	e7f4      	b.n	f9d6 <z_sched_start+0x22>
    f9ec:	2000743c 	.word	0x2000743c

0000f9f0 <unready_thread>:
{
    f9f0:	b510      	push	{r4, lr}
    f9f2:	4604      	mov	r4, r0
	return (thread->base.thread_state & state) != 0U;
    f9f4:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    f9f6:	f990 300d 	ldrsb.w	r3, [r0, #13]
    f9fa:	2b00      	cmp	r3, #0
    f9fc:	db08      	blt.n	fa10 <unready_thread+0x20>
	update_cache(thread == _current);
    f9fe:	4b08      	ldr	r3, [pc, #32]	; (fa20 <unready_thread+0x30>)
    fa00:	6898      	ldr	r0, [r3, #8]
    fa02:	42a0      	cmp	r0, r4
    fa04:	bf14      	ite	ne
    fa06:	2000      	movne	r0, #0
    fa08:	2001      	moveq	r0, #1
    fa0a:	f7ff fedd 	bl	f7c8 <update_cache>
}
    fa0e:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    fa10:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    fa14:	7342      	strb	r2, [r0, #13]
		_priq_run_remove(pq, thread);
    fa16:	4601      	mov	r1, r0
    fa18:	4802      	ldr	r0, [pc, #8]	; (fa24 <unready_thread+0x34>)
    fa1a:	f006 f9d9 	bl	15dd0 <z_priq_dumb_remove>
}
    fa1e:	e7ee      	b.n	f9fe <unready_thread+0xe>
    fa20:	20007404 	.word	0x20007404
    fa24:	20007424 	.word	0x20007424

0000fa28 <z_pend_curr>:
{
    fa28:	b510      	push	{r4, lr}
    fa2a:	460c      	mov	r4, r1
    fa2c:	4611      	mov	r1, r2
	pending_current = _current;
    fa2e:	4b06      	ldr	r3, [pc, #24]	; (fa48 <z_pend_curr+0x20>)
    fa30:	6898      	ldr	r0, [r3, #8]
    fa32:	4b06      	ldr	r3, [pc, #24]	; (fa4c <z_pend_curr+0x24>)
    fa34:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
    fa36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    fa3a:	f006 fa52 	bl	15ee2 <pend>
    fa3e:	4620      	mov	r0, r4
    fa40:	f7f4 fc0a 	bl	4258 <arch_swap>
}
    fa44:	bd10      	pop	{r4, pc}
    fa46:	bf00      	nop
    fa48:	20007404 	.word	0x20007404
    fa4c:	20007438 	.word	0x20007438

0000fa50 <z_set_prio>:
{
    fa50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    fa54:	4604      	mov	r4, r0
    fa56:	460f      	mov	r7, r1
	LOCKED(&sched_spinlock) {
    fa58:	2300      	movs	r3, #0
	__asm__ volatile(
    fa5a:	f04f 0220 	mov.w	r2, #32
    fa5e:	f3ef 8611 	mrs	r6, BASEPRI
    fa62:	f382 8812 	msr	BASEPRI_MAX, r2
    fa66:	f3bf 8f6f 	isb	sy
	bool need_sched = 0;
    fa6a:	4698      	mov	r8, r3
    fa6c:	e008      	b.n	fa80 <z_set_prio+0x30>
		if (need_sched) {
    fa6e:	f012 0801 	ands.w	r8, r2, #1
    fa72:	d111      	bne.n	fa98 <z_set_prio+0x48>
			thread->base.prio = prio;
    fa74:	73a7      	strb	r7, [r4, #14]
	__asm__ volatile(
    fa76:	f386 8811 	msr	BASEPRI, r6
    fa7a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    fa7e:	2301      	movs	r3, #1
    fa80:	461a      	mov	r2, r3
    fa82:	2b00      	cmp	r3, #0
    fa84:	d13d      	bne.n	fb02 <z_set_prio+0xb2>
	uint8_t state = thread->base.thread_state;
    fa86:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    fa88:	f013 0f1f 	tst.w	r3, #31
    fa8c:	d1ef      	bne.n	fa6e <z_set_prio+0x1e>
	return node->next != NULL;
    fa8e:	69a1      	ldr	r1, [r4, #24]
    fa90:	2900      	cmp	r1, #0
    fa92:	d1ec      	bne.n	fa6e <z_set_prio+0x1e>
    fa94:	2201      	movs	r2, #1
    fa96:	e7ea      	b.n	fa6e <z_set_prio+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    fa98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    fa9c:	7363      	strb	r3, [r4, #13]
		_priq_run_remove(pq, thread);
    fa9e:	f8df 906c 	ldr.w	r9, [pc, #108]	; fb0c <z_set_prio+0xbc>
    faa2:	4621      	mov	r1, r4
    faa4:	4648      	mov	r0, r9
    faa6:	f006 f993 	bl	15dd0 <z_priq_dumb_remove>
				thread->base.prio = prio;
    faaa:	73a7      	strb	r7, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    faac:	7b63      	ldrb	r3, [r4, #13]
    faae:	f063 037f 	orn	r3, r3, #127	; 0x7f
    fab2:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    fab4:	f8d9 5000 	ldr.w	r5, [r9]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    fab8:	454d      	cmp	r5, r9
    faba:	d020      	beq.n	fafe <z_set_prio+0xae>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    fabc:	b16d      	cbz	r5, fada <z_set_prio+0x8a>
		if (z_sched_prio_cmp(thread, t) > 0) {
    fabe:	4629      	mov	r1, r5
    fac0:	4620      	mov	r0, r4
    fac2:	f006 f966 	bl	15d92 <z_sched_prio_cmp>
    fac6:	2800      	cmp	r0, #0
    fac8:	dc13      	bgt.n	faf2 <z_set_prio+0xa2>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    faca:	b135      	cbz	r5, fada <z_set_prio+0x8a>
	return (node == list->tail) ? NULL : node->next;
    facc:	4b0e      	ldr	r3, [pc, #56]	; (fb08 <z_set_prio+0xb8>)
    face:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    fad0:	429d      	cmp	r5, r3
    fad2:	d002      	beq.n	fada <z_set_prio+0x8a>
    fad4:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    fad6:	2d00      	cmp	r5, #0
    fad8:	d1f0      	bne.n	fabc <z_set_prio+0x6c>
	sys_dnode_t *const tail = list->tail;
    fada:	4b0b      	ldr	r3, [pc, #44]	; (fb08 <z_set_prio+0xb8>)
    fadc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    fade:	f103 0120 	add.w	r1, r3, #32
    fae2:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    fae4:	6062      	str	r2, [r4, #4]
	tail->next = node;
    fae6:	6014      	str	r4, [r2, #0]
	list->tail = node;
    fae8:	625c      	str	r4, [r3, #36]	; 0x24
			update_cache(1);
    faea:	2001      	movs	r0, #1
    faec:	f7ff fe6c 	bl	f7c8 <update_cache>
    faf0:	e7c1      	b.n	fa76 <z_set_prio+0x26>
	sys_dnode_t *const prev = successor->prev;
    faf2:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    faf4:	6063      	str	r3, [r4, #4]
	node->next = successor;
    faf6:	6025      	str	r5, [r4, #0]
	prev->next = node;
    faf8:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    fafa:	606c      	str	r4, [r5, #4]
}
    fafc:	e7f5      	b.n	faea <z_set_prio+0x9a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    fafe:	2500      	movs	r5, #0
    fb00:	e7dc      	b.n	fabc <z_set_prio+0x6c>
}
    fb02:	4640      	mov	r0, r8
    fb04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    fb08:	20007404 	.word	0x20007404
    fb0c:	20007424 	.word	0x20007424

0000fb10 <z_impl_k_thread_suspend>:
{
    fb10:	b538      	push	{r3, r4, r5, lr}
    fb12:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    fb14:	3018      	adds	r0, #24
    fb16:	f006 fa47 	bl	15fa8 <z_abort_timeout>
	LOCKED(&sched_spinlock) {
    fb1a:	2300      	movs	r3, #0
	__asm__ volatile(
    fb1c:	f04f 0220 	mov.w	r2, #32
    fb20:	f3ef 8511 	mrs	r5, BASEPRI
    fb24:	f382 8812 	msr	BASEPRI_MAX, r2
    fb28:	f3bf 8f6f 	isb	sy
    fb2c:	e010      	b.n	fb50 <z_impl_k_thread_suspend+0x40>
	thread->base.thread_state |= _THREAD_SUSPENDED;
    fb2e:	7b63      	ldrb	r3, [r4, #13]
    fb30:	f043 0310 	orr.w	r3, r3, #16
    fb34:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    fb36:	4b15      	ldr	r3, [pc, #84]	; (fb8c <z_impl_k_thread_suspend+0x7c>)
    fb38:	6898      	ldr	r0, [r3, #8]
    fb3a:	42a0      	cmp	r0, r4
    fb3c:	bf14      	ite	ne
    fb3e:	2000      	movne	r0, #0
    fb40:	2001      	moveq	r0, #1
    fb42:	f7ff fe41 	bl	f7c8 <update_cache>
	__asm__ volatile(
    fb46:	f385 8811 	msr	BASEPRI, r5
    fb4a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    fb4e:	2301      	movs	r3, #1
    fb50:	b963      	cbnz	r3, fb6c <z_impl_k_thread_suspend+0x5c>
	return (thread->base.thread_state & state) != 0U;
    fb52:	7b62      	ldrb	r2, [r4, #13]
		if (z_is_thread_queued(thread)) {
    fb54:	f994 300d 	ldrsb.w	r3, [r4, #13]
    fb58:	2b00      	cmp	r3, #0
    fb5a:	dae8      	bge.n	fb2e <z_impl_k_thread_suspend+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    fb5c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    fb60:	7362      	strb	r2, [r4, #13]
		_priq_run_remove(pq, thread);
    fb62:	4621      	mov	r1, r4
    fb64:	480a      	ldr	r0, [pc, #40]	; (fb90 <z_impl_k_thread_suspend+0x80>)
    fb66:	f006 f933 	bl	15dd0 <z_priq_dumb_remove>
}
    fb6a:	e7e0      	b.n	fb2e <z_impl_k_thread_suspend+0x1e>
	if (thread == _current) {
    fb6c:	4b07      	ldr	r3, [pc, #28]	; (fb8c <z_impl_k_thread_suspend+0x7c>)
    fb6e:	689b      	ldr	r3, [r3, #8]
    fb70:	42a3      	cmp	r3, r4
    fb72:	d000      	beq.n	fb76 <z_impl_k_thread_suspend+0x66>
}
    fb74:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    fb76:	f04f 0320 	mov.w	r3, #32
    fb7a:	f3ef 8011 	mrs	r0, BASEPRI
    fb7e:	f383 8812 	msr	BASEPRI_MAX, r3
    fb82:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    fb86:	f006 f90e 	bl	15da6 <z_reschedule_irqlock>
    fb8a:	e7f3      	b.n	fb74 <z_impl_k_thread_suspend+0x64>
    fb8c:	20007404 	.word	0x20007404
    fb90:	20007424 	.word	0x20007424

0000fb94 <k_sched_unlock>:

void k_sched_unlock(void)
{
    fb94:	b510      	push	{r4, lr}
	LOCKED(&sched_spinlock) {
    fb96:	2300      	movs	r3, #0
    fb98:	f04f 0220 	mov.w	r2, #32
    fb9c:	f3ef 8411 	mrs	r4, BASEPRI
    fba0:	f382 8812 	msr	BASEPRI_MAX, r2
    fba4:	f3bf 8f6f 	isb	sy
    fba8:	b96b      	cbnz	r3, fbc6 <k_sched_unlock+0x32>
		__ASSERT(_current->base.sched_locked != 0U, "");
		__ASSERT(!arch_is_in_isr(), "");

		++_current->base.sched_locked;
    fbaa:	4b0c      	ldr	r3, [pc, #48]	; (fbdc <k_sched_unlock+0x48>)
    fbac:	689a      	ldr	r2, [r3, #8]
    fbae:	7bd3      	ldrb	r3, [r2, #15]
    fbb0:	3301      	adds	r3, #1
    fbb2:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    fbb4:	2000      	movs	r0, #0
    fbb6:	f7ff fe07 	bl	f7c8 <update_cache>
	__asm__ volatile(
    fbba:	f384 8811 	msr	BASEPRI, r4
    fbbe:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    fbc2:	2301      	movs	r3, #1
    fbc4:	e7f0      	b.n	fba8 <k_sched_unlock+0x14>
	__asm__ volatile(
    fbc6:	f04f 0320 	mov.w	r3, #32
    fbca:	f3ef 8011 	mrs	r0, BASEPRI
    fbce:	f383 8812 	msr	BASEPRI_MAX, r3
    fbd2:	f3bf 8f6f 	isb	sy
    fbd6:	f006 f8e6 	bl	15da6 <z_reschedule_irqlock>
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
}
    fbda:	bd10      	pop	{r4, pc}
    fbdc:	20007404 	.word	0x20007404

0000fbe0 <end_thread>:
#ifdef CONFIG_CMSIS_RTOS_V1
extern void z_thread_cmsis_status_mask_clear(struct k_thread *thread);
#endif

static void end_thread(struct k_thread *thread)
{
    fbe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* We hold the lock, and the thread is known not to be running
	 * anywhere.
	 */
	if ((thread->base.thread_state & _THREAD_DEAD) == 0U) {
    fbe2:	7b43      	ldrb	r3, [r0, #13]
    fbe4:	f013 0f08 	tst.w	r3, #8
    fbe8:	d145      	bne.n	fc76 <end_thread+0x96>
    fbea:	4605      	mov	r5, r0
		thread->base.thread_state |= _THREAD_DEAD;
    fbec:	f043 0308 	orr.w	r3, r3, #8
		thread->base.thread_state &= ~_THREAD_ABORTING;
    fbf0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
    fbf4:	7343      	strb	r3, [r0, #13]
		if (z_is_thread_queued(thread)) {
    fbf6:	f013 0f80 	tst.w	r3, #128	; 0x80
    fbfa:	d114      	bne.n	fc26 <end_thread+0x46>
			dequeue_thread(&_kernel.ready_q.runq, thread);
		}
		if (thread->base.pended_on != NULL) {
    fbfc:	68ab      	ldr	r3, [r5, #8]
    fbfe:	b15b      	cbz	r3, fc18 <end_thread+0x38>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    fc00:	4628      	mov	r0, r5
    fc02:	f006 f8c4 	bl	15d8e <pended_on_thread>
    fc06:	4629      	mov	r1, r5
    fc08:	f006 f8e2 	bl	15dd0 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    fc0c:	7b6b      	ldrb	r3, [r5, #13]
    fc0e:	f023 0302 	bic.w	r3, r3, #2
    fc12:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
    fc14:	2300      	movs	r3, #0
    fc16:	60ab      	str	r3, [r5, #8]
    fc18:	f105 0018 	add.w	r0, r5, #24
    fc1c:	f006 f9c4 	bl	15fa8 <z_abort_timeout>
			unpend_thread_no_timeout(thread);
		}
		(void)z_abort_thread_timeout(thread);
		unpend_all(&thread->join_queue);
    fc20:	f105 0758 	add.w	r7, r5, #88	; 0x58
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    fc24:	e01c      	b.n	fc60 <end_thread+0x80>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    fc26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    fc2a:	7343      	strb	r3, [r0, #13]
		_priq_run_remove(pq, thread);
    fc2c:	4601      	mov	r1, r0
    fc2e:	4812      	ldr	r0, [pc, #72]	; (fc78 <end_thread+0x98>)
    fc30:	f006 f8ce 	bl	15dd0 <z_priq_dumb_remove>
}
    fc34:	e7e2      	b.n	fbfc <end_thread+0x1c>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    fc36:	4620      	mov	r0, r4
    fc38:	f006 f8a9 	bl	15d8e <pended_on_thread>
    fc3c:	4621      	mov	r1, r4
    fc3e:	f006 f8c7 	bl	15dd0 <z_priq_dumb_remove>
    fc42:	7b63      	ldrb	r3, [r4, #13]
    fc44:	f023 0302 	bic.w	r3, r3, #2
    fc48:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    fc4a:	2600      	movs	r6, #0
    fc4c:	60a6      	str	r6, [r4, #8]
    fc4e:	f104 0018 	add.w	r0, r4, #24
    fc52:	f006 f9a9 	bl	15fa8 <z_abort_timeout>
    fc56:	f8c4 60ac 	str.w	r6, [r4, #172]	; 0xac
		ready_thread(thread);
    fc5a:	4620      	mov	r0, r4
    fc5c:	f7ff fe6a 	bl	f934 <ready_thread>
	return list->head == list;
    fc60:	683c      	ldr	r4, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    fc62:	42bc      	cmp	r4, r7
    fc64:	d001      	beq.n	fc6a <end_thread+0x8a>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    fc66:	2c00      	cmp	r4, #0
    fc68:	d1e5      	bne.n	fc36 <end_thread+0x56>
		update_cache(1);
    fc6a:	2001      	movs	r0, #1
    fc6c:	f7ff fdac 	bl	f7c8 <update_cache>

		SYS_PORT_TRACING_FUNC(k_thread, sched_abort, thread);

		z_thread_monitor_exit(thread);
    fc70:	4628      	mov	r0, r5
    fc72:	f7ff fb05 	bl	f280 <z_thread_monitor_exit>
		z_thread_perms_all_clear(thread);
		z_object_uninit(thread->stack_obj);
		z_object_uninit(thread);
#endif
	}
}
    fc76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    fc78:	20007424 	.word	0x20007424

0000fc7c <z_sched_init>:
{
    fc7c:	b508      	push	{r3, lr}
	list->head = (sys_dnode_t *)list;
    fc7e:	4b05      	ldr	r3, [pc, #20]	; (fc94 <z_sched_init+0x18>)
    fc80:	f103 0220 	add.w	r2, r3, #32
    fc84:	621a      	str	r2, [r3, #32]
	list->tail = (sys_dnode_t *)list;
    fc86:	625a      	str	r2, [r3, #36]	; 0x24
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    fc88:	2100      	movs	r1, #0
    fc8a:	4608      	mov	r0, r1
    fc8c:	f7ff fd2c 	bl	f6e8 <k_sched_time_slice_set>
}
    fc90:	bd08      	pop	{r3, pc}
    fc92:	bf00      	nop
    fc94:	20007404 	.word	0x20007404

0000fc98 <z_impl_k_yield>:
{
    fc98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fc9a:	f04f 0320 	mov.w	r3, #32
    fc9e:	f3ef 8611 	mrs	r6, BASEPRI
    fca2:	f383 8812 	msr	BASEPRI_MAX, r3
    fca6:	f3bf 8f6f 	isb	sy
		dequeue_thread(&_kernel.ready_q.runq,
    fcaa:	4c1c      	ldr	r4, [pc, #112]	; (fd1c <z_impl_k_yield+0x84>)
    fcac:	68a1      	ldr	r1, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    fcae:	7b4b      	ldrb	r3, [r1, #13]
    fcb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    fcb4:	734b      	strb	r3, [r1, #13]
		_priq_run_remove(pq, thread);
    fcb6:	f104 0720 	add.w	r7, r4, #32
    fcba:	4638      	mov	r0, r7
    fcbc:	f006 f888 	bl	15dd0 <z_priq_dumb_remove>
	queue_thread(&_kernel.ready_q.runq, _current);
    fcc0:	68a5      	ldr	r5, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    fcc2:	7b6b      	ldrb	r3, [r5, #13]
    fcc4:	f063 037f 	orn	r3, r3, #127	; 0x7f
    fcc8:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    fcca:	6a24      	ldr	r4, [r4, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    fccc:	42bc      	cmp	r4, r7
    fcce:	d023      	beq.n	fd18 <z_impl_k_yield+0x80>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    fcd0:	b16c      	cbz	r4, fcee <z_impl_k_yield+0x56>
		if (z_sched_prio_cmp(thread, t) > 0) {
    fcd2:	4621      	mov	r1, r4
    fcd4:	4628      	mov	r0, r5
    fcd6:	f006 f85c 	bl	15d92 <z_sched_prio_cmp>
    fcda:	2800      	cmp	r0, #0
    fcdc:	dc16      	bgt.n	fd0c <z_impl_k_yield+0x74>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    fcde:	b134      	cbz	r4, fcee <z_impl_k_yield+0x56>
	return (node == list->tail) ? NULL : node->next;
    fce0:	4b0e      	ldr	r3, [pc, #56]	; (fd1c <z_impl_k_yield+0x84>)
    fce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    fce4:	429c      	cmp	r4, r3
    fce6:	d002      	beq.n	fcee <z_impl_k_yield+0x56>
    fce8:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    fcea:	2c00      	cmp	r4, #0
    fcec:	d1f0      	bne.n	fcd0 <z_impl_k_yield+0x38>
	sys_dnode_t *const tail = list->tail;
    fcee:	4b0b      	ldr	r3, [pc, #44]	; (fd1c <z_impl_k_yield+0x84>)
    fcf0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    fcf2:	f103 0120 	add.w	r1, r3, #32
    fcf6:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    fcf8:	606a      	str	r2, [r5, #4]
	tail->next = node;
    fcfa:	6015      	str	r5, [r2, #0]
	list->tail = node;
    fcfc:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(1);
    fcfe:	2001      	movs	r0, #1
    fd00:	f7ff fd62 	bl	f7c8 <update_cache>
    fd04:	4630      	mov	r0, r6
    fd06:	f7f4 faa7 	bl	4258 <arch_swap>
}
    fd0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	sys_dnode_t *const prev = successor->prev;
    fd0c:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    fd0e:	606b      	str	r3, [r5, #4]
	node->next = successor;
    fd10:	602c      	str	r4, [r5, #0]
	prev->next = node;
    fd12:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    fd14:	6065      	str	r5, [r4, #4]
}
    fd16:	e7f2      	b.n	fcfe <z_impl_k_yield+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    fd18:	2400      	movs	r4, #0
    fd1a:	e7d9      	b.n	fcd0 <z_impl_k_yield+0x38>
    fd1c:	20007404 	.word	0x20007404

0000fd20 <z_tick_sleep>:
{
    fd20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    fd24:	4604      	mov	r4, r0
    fd26:	460d      	mov	r5, r1
	if (ticks == 0) {
    fd28:	ea54 0105 	orrs.w	r1, r4, r5
    fd2c:	d037      	beq.n	fd9e <z_tick_sleep+0x7e>
	if (Z_TICK_ABS(ticks) <= 0) {
    fd2e:	f06f 0101 	mvn.w	r1, #1
    fd32:	1a0a      	subs	r2, r1, r0
    fd34:	f04f 31ff 	mov.w	r1, #4294967295
    fd38:	eb61 0305 	sbc.w	r3, r1, r5
    fd3c:	2a01      	cmp	r2, #1
    fd3e:	f173 0300 	sbcs.w	r3, r3, #0
    fd42:	db30      	blt.n	fda6 <z_tick_sleep+0x86>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    fd44:	f06f 0601 	mvn.w	r6, #1
    fd48:	1a36      	subs	r6, r6, r0
    fd4a:	f04f 0320 	mov.w	r3, #32
    fd4e:	f3ef 8811 	mrs	r8, BASEPRI
    fd52:	f383 8812 	msr	BASEPRI_MAX, r3
    fd56:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    fd5a:	4f16      	ldr	r7, [pc, #88]	; (fdb4 <z_tick_sleep+0x94>)
    fd5c:	68b8      	ldr	r0, [r7, #8]
    fd5e:	4b16      	ldr	r3, [pc, #88]	; (fdb8 <z_tick_sleep+0x98>)
    fd60:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    fd62:	f7ff fe45 	bl	f9f0 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    fd66:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    fd68:	4622      	mov	r2, r4
    fd6a:	462b      	mov	r3, r5
    fd6c:	4913      	ldr	r1, [pc, #76]	; (fdbc <z_tick_sleep+0x9c>)
    fd6e:	3018      	adds	r0, #24
    fd70:	f000 f8e2 	bl	ff38 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    fd74:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    fd76:	7b53      	ldrb	r3, [r2, #13]
    fd78:	f043 0310 	orr.w	r3, r3, #16
    fd7c:	7353      	strb	r3, [r2, #13]
    fd7e:	4640      	mov	r0, r8
    fd80:	f7f4 fa6a 	bl	4258 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    fd84:	2500      	movs	r5, #0
    fd86:	f006 f96e 	bl	16066 <sys_clock_tick_get_32>
    fd8a:	1a34      	subs	r4, r6, r0
    fd8c:	f165 0500 	sbc.w	r5, r5, #0
	if (ticks > 0) {
    fd90:	2c01      	cmp	r4, #1
    fd92:	f175 0300 	sbcs.w	r3, r5, #0
    fd96:	da0a      	bge.n	fdae <z_tick_sleep+0x8e>
	return 0;
    fd98:	2000      	movs	r0, #0
}
    fd9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	z_impl_k_yield();
    fd9e:	f7ff ff7b 	bl	fc98 <z_impl_k_yield>
		return 0;
    fda2:	2000      	movs	r0, #0
    fda4:	e7f9      	b.n	fd9a <z_tick_sleep+0x7a>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    fda6:	f006 f95e 	bl	16066 <sys_clock_tick_get_32>
    fdaa:	1906      	adds	r6, r0, r4
    fdac:	e7cd      	b.n	fd4a <z_tick_sleep+0x2a>
		return ticks;
    fdae:	4620      	mov	r0, r4
    fdb0:	e7f3      	b.n	fd9a <z_tick_sleep+0x7a>
    fdb2:	bf00      	nop
    fdb4:	20007404 	.word	0x20007404
    fdb8:	20007438 	.word	0x20007438
    fdbc:	00015e27 	.word	0x00015e27

0000fdc0 <z_impl_k_sleep>:
{
    fdc0:	b538      	push	{r3, r4, r5, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    fdc2:	f1b1 3fff 	cmp.w	r1, #4294967295
    fdc6:	bf08      	it	eq
    fdc8:	f1b0 3fff 	cmpeq.w	r0, #4294967295
    fdcc:	d01a      	beq.n	fe04 <z_impl_k_sleep+0x44>
	ticks = z_tick_sleep(ticks);
    fdce:	f7ff ffa7 	bl	fd20 <z_tick_sleep>
	int32_t ret = k_ticks_to_ms_floor64(ticks);
    fdd2:	4604      	mov	r4, r0
    fdd4:	17c5      	asrs	r5, r0, #31
			return (t * to_hz + off) / from_hz;
    fdd6:	0169      	lsls	r1, r5, #5
    fdd8:	0143      	lsls	r3, r0, #5
    fdda:	ea41 62d0 	orr.w	r2, r1, r0, lsr #27
    fdde:	1a18      	subs	r0, r3, r0
    fde0:	eb62 0305 	sbc.w	r3, r2, r5
    fde4:	009a      	lsls	r2, r3, #2
    fde6:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
    fdea:	0081      	lsls	r1, r0, #2
    fdec:	4613      	mov	r3, r2
    fdee:	1908      	adds	r0, r1, r4
    fdf0:	eb45 0303 	adc.w	r3, r5, r3
    fdf4:	00da      	lsls	r2, r3, #3
    fdf6:	ea42 7250 	orr.w	r2, r2, r0, lsr #29
    fdfa:	00c1      	lsls	r1, r0, #3
    fdfc:	0bc8      	lsrs	r0, r1, #15
    fdfe:	ea40 4042 	orr.w	r0, r0, r2, lsl #17
}
    fe02:	bd38      	pop	{r3, r4, r5, pc}
		k_thread_suspend(_current);
    fe04:	4b03      	ldr	r3, [pc, #12]	; (fe14 <z_impl_k_sleep+0x54>)
    fe06:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    fe08:	f7ff fe82 	bl	fb10 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
    fe0c:	f04f 30ff 	mov.w	r0, #4294967295
    fe10:	e7f7      	b.n	fe02 <z_impl_k_sleep+0x42>
    fe12:	bf00      	nop
    fe14:	20007404 	.word	0x20007404

0000fe18 <z_impl_z_current_get>:
}
    fe18:	4b01      	ldr	r3, [pc, #4]	; (fe20 <z_impl_z_current_get+0x8>)
    fe1a:	6898      	ldr	r0, [r3, #8]
    fe1c:	4770      	bx	lr
    fe1e:	bf00      	nop
    fe20:	20007404 	.word	0x20007404

0000fe24 <z_thread_abort>:

void z_thread_abort(struct k_thread *thread)
{
    fe24:	b538      	push	{r3, r4, r5, lr}
    fe26:	f04f 0320 	mov.w	r3, #32
    fe2a:	f3ef 8511 	mrs	r5, BASEPRI
    fe2e:	f383 8812 	msr	BASEPRI_MAX, r3
    fe32:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    fe36:	7b43      	ldrb	r3, [r0, #13]
    fe38:	f013 0f08 	tst.w	r3, #8
    fe3c:	d004      	beq.n	fe48 <z_thread_abort+0x24>
	__asm__ volatile(
    fe3e:	f385 8811 	msr	BASEPRI, r5
    fe42:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    fe46:	bd38      	pop	{r3, r4, r5, pc}
    fe48:	4604      	mov	r4, r0
	end_thread(thread);
    fe4a:	f7ff fec9 	bl	fbe0 <end_thread>
	if (thread == _current && !arch_is_in_isr()) {
    fe4e:	4b08      	ldr	r3, [pc, #32]	; (fe70 <z_thread_abort+0x4c>)
    fe50:	689b      	ldr	r3, [r3, #8]
    fe52:	42a3      	cmp	r3, r4
    fe54:	d004      	beq.n	fe60 <z_thread_abort+0x3c>
    fe56:	f385 8811 	msr	BASEPRI, r5
    fe5a:	f3bf 8f6f 	isb	sy
    fe5e:	e7f2      	b.n	fe46 <z_thread_abort+0x22>
    fe60:	f3ef 8305 	mrs	r3, IPSR
    fe64:	2b00      	cmp	r3, #0
    fe66:	d1f6      	bne.n	fe56 <z_thread_abort+0x32>
    fe68:	4628      	mov	r0, r5
    fe6a:	f7f4 f9f5 	bl	4258 <arch_swap>
	return ret;
    fe6e:	e7f2      	b.n	fe56 <z_thread_abort+0x32>
    fe70:	20007404 	.word	0x20007404

0000fe74 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    fe74:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    fe76:	4806      	ldr	r0, [pc, #24]	; (fe90 <z_data_copy+0x1c>)
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    fe78:	4a06      	ldr	r2, [pc, #24]	; (fe94 <z_data_copy+0x20>)
    fe7a:	1a12      	subs	r2, r2, r0
    fe7c:	4906      	ldr	r1, [pc, #24]	; (fe98 <z_data_copy+0x24>)
    fe7e:	f006 f935 	bl	160ec <memcpy>
    fe82:	4a06      	ldr	r2, [pc, #24]	; (fe9c <z_data_copy+0x28>)
    fe84:	4906      	ldr	r1, [pc, #24]	; (fea0 <z_data_copy+0x2c>)
    fe86:	4807      	ldr	r0, [pc, #28]	; (fea4 <z_data_copy+0x30>)
    fe88:	f006 f930 	bl	160ec <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    fe8c:	bd08      	pop	{r3, pc}
    fe8e:	bf00      	nop
    fe90:	20000000 	.word	0x20000000
    fe94:	20000340 	.word	0x20000340
    fe98:	00027a9c 	.word	0x00027a9c
    fe9c:	00000000 	.word	0x00000000
    fea0:	00027a9c 	.word	0x00027a9c
    fea4:	20000000 	.word	0x20000000

0000fea8 <first>:
	return list->head == list;
    fea8:	4b03      	ldr	r3, [pc, #12]	; (feb8 <first+0x10>)
    feaa:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    feac:	4298      	cmp	r0, r3
    feae:	d000      	beq.n	feb2 <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
    feb0:	4770      	bx	lr
    feb2:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
    feb4:	e7fc      	b.n	feb0 <first+0x8>
    feb6:	bf00      	nop
    feb8:	20000064 	.word	0x20000064

0000febc <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    febc:	b130      	cbz	r0, fecc <next+0x10>
	return (node == list->tail) ? NULL : node->next;
    febe:	4a04      	ldr	r2, [pc, #16]	; (fed0 <next+0x14>)
    fec0:	6852      	ldr	r2, [r2, #4]
    fec2:	4290      	cmp	r0, r2
    fec4:	d001      	beq.n	feca <next+0xe>
    fec6:	6800      	ldr	r0, [r0, #0]
    fec8:	4770      	bx	lr
    feca:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
    fecc:	4770      	bx	lr
    fece:	bf00      	nop
    fed0:	20000064 	.word	0x20000064

0000fed4 <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
    fed4:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    fed6:	4b04      	ldr	r3, [pc, #16]	; (fee8 <elapsed+0x14>)
    fed8:	681b      	ldr	r3, [r3, #0]
    feda:	b10b      	cbz	r3, fee0 <elapsed+0xc>
    fedc:	2000      	movs	r0, #0
}
    fede:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    fee0:	f7f5 fede 	bl	5ca0 <sys_clock_elapsed>
    fee4:	e7fb      	b.n	fede <elapsed+0xa>
    fee6:	bf00      	nop
    fee8:	20007448 	.word	0x20007448

0000feec <next_timeout>:

static int32_t next_timeout(void)
{
    feec:	b510      	push	{r4, lr}
	struct _timeout *to = first();
    feee:	f7ff ffdb 	bl	fea8 <first>
    fef2:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
    fef4:	f7ff ffee 	bl	fed4 <elapsed>
	int32_t ret = to == NULL ? MAX_WAIT
    fef8:	b18c      	cbz	r4, ff1e <next_timeout+0x32>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    fefa:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
    fefe:	1a12      	subs	r2, r2, r0
    ff00:	eb63 73e0 	sbc.w	r3, r3, r0, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    ff04:	2a01      	cmp	r2, #1
    ff06:	f173 0100 	sbcs.w	r1, r3, #0
    ff0a:	db11      	blt.n	ff30 <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    ff0c:	4610      	mov	r0, r2
    ff0e:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    ff12:	f173 0300 	sbcs.w	r3, r3, #0
    ff16:	db04      	blt.n	ff22 <next_timeout+0x36>
    ff18:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    ff1c:	e001      	b.n	ff22 <next_timeout+0x36>
	int32_t ret = to == NULL ? MAX_WAIT
    ff1e:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    ff22:	4b04      	ldr	r3, [pc, #16]	; (ff34 <next_timeout+0x48>)
    ff24:	691b      	ldr	r3, [r3, #16]
    ff26:	b113      	cbz	r3, ff2e <next_timeout+0x42>
    ff28:	4283      	cmp	r3, r0
    ff2a:	da00      	bge.n	ff2e <next_timeout+0x42>
		ret = _current_cpu->slice_ticks;
    ff2c:	4618      	mov	r0, r3
	}
#endif
	return ret;
}
    ff2e:	bd10      	pop	{r4, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    ff30:	2000      	movs	r0, #0
    ff32:	e7f6      	b.n	ff22 <next_timeout+0x36>
    ff34:	20007404 	.word	0x20007404

0000ff38 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    ff38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ff3c:	b083      	sub	sp, #12
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    ff3e:	f1b3 3fff 	cmp.w	r3, #4294967295
    ff42:	bf08      	it	eq
    ff44:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    ff48:	f000 8096 	beq.w	10078 <z_add_timeout+0x140>
    ff4c:	4682      	mov	sl, r0
    ff4e:	4614      	mov	r4, r2
    ff50:	461d      	mov	r5, r3
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    ff52:	6081      	str	r1, [r0, #8]

	LOCKED(&timeout_lock) {
    ff54:	2300      	movs	r3, #0
	__asm__ volatile(
    ff56:	f04f 0220 	mov.w	r2, #32
    ff5a:	f3ef 8b11 	mrs	fp, BASEPRI
    ff5e:	f382 8812 	msr	BASEPRI_MAX, r2
    ff62:	f3bf 8f6f 	isb	sy
    ff66:	e02e      	b.n	ffc6 <z_add_timeout+0x8e>

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;

			to->dticks = MAX(1, ticks);
    ff68:	2201      	movs	r2, #1
    ff6a:	2300      	movs	r3, #0
    ff6c:	e04b      	b.n	10006 <z_add_timeout+0xce>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    ff6e:	f7ff ffb1 	bl	fed4 <elapsed>
    ff72:	1822      	adds	r2, r4, r0
    ff74:	eb45 73e0 	adc.w	r3, r5, r0, asr #31
    ff78:	3201      	adds	r2, #1
    ff7a:	f143 0300 	adc.w	r3, r3, #0
    ff7e:	f8ca 2010 	str.w	r2, [sl, #16]
    ff82:	f8ca 3014 	str.w	r3, [sl, #20]
    ff86:	e042      	b.n	1000e <z_add_timeout+0xd6>
		}

		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
    ff88:	9b00      	ldr	r3, [sp, #0]
    ff8a:	1ac2      	subs	r2, r0, r3
    ff8c:	9b01      	ldr	r3, [sp, #4]
    ff8e:	eb61 0303 	sbc.w	r3, r1, r3
    ff92:	f8cc 2010 	str.w	r2, [ip, #16]
    ff96:	f8cc 3014 	str.w	r3, [ip, #20]
	sys_dnode_t *const prev = successor->prev;
    ff9a:	f8dc 3004 	ldr.w	r3, [ip, #4]
	node->prev = prev;
    ff9e:	f8ca 3004 	str.w	r3, [sl, #4]
	node->next = successor;
    ffa2:	f8ca c000 	str.w	ip, [sl]
	prev->next = node;
    ffa6:	f8c3 a000 	str.w	sl, [r3]
	successor->prev = node;
    ffaa:	f8cc a004 	str.w	sl, [ip, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
    ffae:	f1bc 0f00 	cmp.w	ip, #0
    ffb2:	d049      	beq.n	10048 <z_add_timeout+0x110>
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    ffb4:	f7ff ff78 	bl	fea8 <first>
    ffb8:	4582      	cmp	sl, r0
    ffba:	d050      	beq.n	1005e <z_add_timeout+0x126>
	__asm__ volatile(
    ffbc:	f38b 8811 	msr	BASEPRI, fp
    ffc0:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    ffc4:	2301      	movs	r3, #1
    ffc6:	2b00      	cmp	r3, #0
    ffc8:	d156      	bne.n	10078 <z_add_timeout+0x140>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    ffca:	f06f 0301 	mvn.w	r3, #1
    ffce:	ebb3 0804 	subs.w	r8, r3, r4
    ffd2:	f04f 30ff 	mov.w	r0, #4294967295
    ffd6:	eb60 0905 	sbc.w	r9, r0, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    ffda:	f1b8 0f00 	cmp.w	r8, #0
    ffde:	f179 0300 	sbcs.w	r3, r9, #0
    ffe2:	dbc4      	blt.n	ff6e <z_add_timeout+0x36>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    ffe4:	4a26      	ldr	r2, [pc, #152]	; (10080 <z_add_timeout+0x148>)
    ffe6:	6813      	ldr	r3, [r2, #0]
    ffe8:	6852      	ldr	r2, [r2, #4]
    ffea:	18e3      	adds	r3, r4, r3
    ffec:	eb45 0202 	adc.w	r2, r5, r2
    fff0:	f06f 0101 	mvn.w	r1, #1
    fff4:	1ace      	subs	r6, r1, r3
    fff6:	eb60 0702 	sbc.w	r7, r0, r2
			to->dticks = MAX(1, ticks);
    fffa:	4632      	mov	r2, r6
    fffc:	463b      	mov	r3, r7
    fffe:	2e01      	cmp	r6, #1
   10000:	f177 0100 	sbcs.w	r1, r7, #0
   10004:	dbb0      	blt.n	ff68 <z_add_timeout+0x30>
   10006:	f8ca 2010 	str.w	r2, [sl, #16]
   1000a:	f8ca 3014 	str.w	r3, [sl, #20]
		for (t = first(); t != NULL; t = next(t)) {
   1000e:	f7ff ff4b 	bl	fea8 <first>
   10012:	4684      	mov	ip, r0
   10014:	f1bc 0f00 	cmp.w	ip, #0
   10018:	d0c9      	beq.n	ffae <z_add_timeout+0x76>
			if (t->dticks > to->dticks) {
   1001a:	e9dc 0104 	ldrd	r0, r1, [ip, #16]
   1001e:	e9da 2304 	ldrd	r2, r3, [sl, #16]
   10022:	e9cd 2300 	strd	r2, r3, [sp]
   10026:	4282      	cmp	r2, r0
   10028:	418b      	sbcs	r3, r1
   1002a:	dbad      	blt.n	ff88 <z_add_timeout+0x50>
			to->dticks -= t->dticks;
   1002c:	9b00      	ldr	r3, [sp, #0]
   1002e:	1a1a      	subs	r2, r3, r0
   10030:	9b01      	ldr	r3, [sp, #4]
   10032:	eb63 0301 	sbc.w	r3, r3, r1
   10036:	f8ca 2010 	str.w	r2, [sl, #16]
   1003a:	f8ca 3014 	str.w	r3, [sl, #20]
		for (t = first(); t != NULL; t = next(t)) {
   1003e:	4660      	mov	r0, ip
   10040:	f7ff ff3c 	bl	febc <next>
   10044:	4684      	mov	ip, r0
   10046:	e7e5      	b.n	10014 <z_add_timeout+0xdc>
	sys_dnode_t *const tail = list->tail;
   10048:	4b0e      	ldr	r3, [pc, #56]	; (10084 <z_add_timeout+0x14c>)
   1004a:	685a      	ldr	r2, [r3, #4]
	node->next = list;
   1004c:	f8ca 3000 	str.w	r3, [sl]
	node->prev = tail;
   10050:	f8ca 2004 	str.w	r2, [sl, #4]
	tail->next = node;
   10054:	f8c2 a000 	str.w	sl, [r2]
	list->tail = node;
   10058:	f8c3 a004 	str.w	sl, [r3, #4]
}
   1005c:	e7aa      	b.n	ffb4 <z_add_timeout+0x7c>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
   1005e:	f7ff ff45 	bl	feec <next_timeout>

			if (next_time == 0 ||
   10062:	4603      	mov	r3, r0
   10064:	b118      	cbz	r0, 1006e <z_add_timeout+0x136>
			    _current_cpu->slice_ticks != next_time) {
   10066:	4a08      	ldr	r2, [pc, #32]	; (10088 <z_add_timeout+0x150>)
   10068:	6912      	ldr	r2, [r2, #16]
			if (next_time == 0 ||
   1006a:	4282      	cmp	r2, r0
   1006c:	d0a6      	beq.n	ffbc <z_add_timeout+0x84>
				sys_clock_set_timeout(next_time, false);
   1006e:	2100      	movs	r1, #0
   10070:	4618      	mov	r0, r3
   10072:	f7f5 fde1 	bl	5c38 <sys_clock_set_timeout>
   10076:	e7a1      	b.n	ffbc <z_add_timeout+0x84>
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
   10078:	b003      	add	sp, #12
   1007a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1007e:	bf00      	nop
   10080:	200068c0 	.word	0x200068c0
   10084:	20000064 	.word	0x20000064
   10088:	20007404 	.word	0x20007404

0001008c <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
   1008c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1008e:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
   10090:	f7ff fc04 	bl	f89c <z_time_slice>
	__asm__ volatile(
   10094:	f04f 0320 	mov.w	r3, #32
   10098:	f3ef 8511 	mrs	r5, BASEPRI
   1009c:	f383 8812 	msr	BASEPRI_MAX, r3
   100a0:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
   100a4:	4b28      	ldr	r3, [pc, #160]	; (10148 <sys_clock_announce+0xbc>)
   100a6:	601c      	str	r4, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
   100a8:	f7ff fefe 	bl	fea8 <first>
   100ac:	4604      	mov	r4, r0
   100ae:	b350      	cbz	r0, 10106 <sys_clock_announce+0x7a>
   100b0:	e9d0 6704 	ldrd	r6, r7, [r0, #16]
   100b4:	4b24      	ldr	r3, [pc, #144]	; (10148 <sys_clock_announce+0xbc>)
   100b6:	681b      	ldr	r3, [r3, #0]
   100b8:	17d9      	asrs	r1, r3, #31
   100ba:	42b3      	cmp	r3, r6
   100bc:	eb71 0207 	sbcs.w	r2, r1, r7
   100c0:	db21      	blt.n	10106 <sys_clock_announce+0x7a>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
   100c2:	4a22      	ldr	r2, [pc, #136]	; (1014c <sys_clock_announce+0xc0>)
   100c4:	e9d2 0100 	ldrd	r0, r1, [r2]
   100c8:	1980      	adds	r0, r0, r6
   100ca:	eb41 71e6 	adc.w	r1, r1, r6, asr #31
   100ce:	e9c2 0100 	strd	r0, r1, [r2]
		announce_remaining -= dt;
   100d2:	1b9b      	subs	r3, r3, r6
   100d4:	4a1c      	ldr	r2, [pc, #112]	; (10148 <sys_clock_announce+0xbc>)
   100d6:	6013      	str	r3, [r2, #0]
		t->dticks = 0;
   100d8:	2200      	movs	r2, #0
   100da:	2300      	movs	r3, #0
   100dc:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
   100e0:	4620      	mov	r0, r4
   100e2:	f005 ff4a 	bl	15f7a <remove_timeout>
	__asm__ volatile(
   100e6:	f385 8811 	msr	BASEPRI, r5
   100ea:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
   100ee:	68a3      	ldr	r3, [r4, #8]
   100f0:	4620      	mov	r0, r4
   100f2:	4798      	blx	r3
	__asm__ volatile(
   100f4:	f04f 0320 	mov.w	r3, #32
   100f8:	f3ef 8511 	mrs	r5, BASEPRI
   100fc:	f383 8812 	msr	BASEPRI_MAX, r3
   10100:	f3bf 8f6f 	isb	sy
   10104:	e7d0      	b.n	100a8 <sys_clock_announce+0x1c>
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
   10106:	b144      	cbz	r4, 1011a <sys_clock_announce+0x8e>
		first()->dticks -= announce_remaining;
   10108:	4b0f      	ldr	r3, [pc, #60]	; (10148 <sys_clock_announce+0xbc>)
   1010a:	6819      	ldr	r1, [r3, #0]
   1010c:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
   10110:	1a52      	subs	r2, r2, r1
   10112:	eb63 73e1 	sbc.w	r3, r3, r1, asr #31
   10116:	e9c4 2304 	strd	r2, r3, [r4, #16]
	}

	curr_tick += announce_remaining;
   1011a:	480c      	ldr	r0, [pc, #48]	; (1014c <sys_clock_announce+0xc0>)
   1011c:	490a      	ldr	r1, [pc, #40]	; (10148 <sys_clock_announce+0xbc>)
   1011e:	680c      	ldr	r4, [r1, #0]
   10120:	e9d0 2300 	ldrd	r2, r3, [r0]
   10124:	1912      	adds	r2, r2, r4
   10126:	eb43 73e4 	adc.w	r3, r3, r4, asr #31
   1012a:	e9c0 2300 	strd	r2, r3, [r0]
	announce_remaining = 0;
   1012e:	2400      	movs	r4, #0
   10130:	600c      	str	r4, [r1, #0]

	sys_clock_set_timeout(next_timeout(), false);
   10132:	f7ff fedb 	bl	feec <next_timeout>
   10136:	4621      	mov	r1, r4
   10138:	f7f5 fd7e 	bl	5c38 <sys_clock_set_timeout>
	__asm__ volatile(
   1013c:	f385 8811 	msr	BASEPRI, r5
   10140:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
   10144:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10146:	bf00      	nop
   10148:	20007448 	.word	0x20007448
   1014c:	200068c0 	.word	0x200068c0

00010150 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
   10150:	b510      	push	{r4, lr}
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
   10152:	2100      	movs	r1, #0
	__asm__ volatile(
   10154:	f04f 0320 	mov.w	r3, #32
   10158:	f3ef 8411 	mrs	r4, BASEPRI
   1015c:	f383 8812 	msr	BASEPRI_MAX, r3
   10160:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;
   10164:	2200      	movs	r2, #0
   10166:	2300      	movs	r3, #0
	LOCKED(&timeout_lock) {
   10168:	b969      	cbnz	r1, 10186 <sys_clock_tick_get+0x36>
		t = curr_tick + sys_clock_elapsed();
   1016a:	f7f5 fd99 	bl	5ca0 <sys_clock_elapsed>
   1016e:	4b07      	ldr	r3, [pc, #28]	; (1018c <sys_clock_tick_get+0x3c>)
   10170:	e9d3 2300 	ldrd	r2, r3, [r3]
   10174:	1812      	adds	r2, r2, r0
   10176:	f143 0300 	adc.w	r3, r3, #0
	__asm__ volatile(
   1017a:	f384 8811 	msr	BASEPRI, r4
   1017e:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
   10182:	2101      	movs	r1, #1
   10184:	e7f0      	b.n	10168 <sys_clock_tick_get+0x18>
	}
	return t;
}
   10186:	4610      	mov	r0, r2
   10188:	4619      	mov	r1, r3
   1018a:	bd10      	pop	{r4, pc}
   1018c:	200068c0 	.word	0x200068c0

00010190 <boot_banner>:
#define BOOT_DELAY_BANNER ""
#endif

#if defined(CONFIG_BOOT_DELAY) || CONFIG_BOOT_DELAY > 0
void boot_banner(void)
{
   10190:	b508      	push	{r3, lr}
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
   10192:	4a03      	ldr	r2, [pc, #12]	; (101a0 <boot_banner+0x10>)
   10194:	4903      	ldr	r1, [pc, #12]	; (101a4 <boot_banner+0x14>)
   10196:	4804      	ldr	r0, [pc, #16]	; (101a8 <boot_banner+0x18>)
   10198:	f001 fe5b 	bl	11e52 <printk>
#else
	printk("*** Booting Zephyr OS version %s %s ***\n",
	       KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif
}
   1019c:	bd08      	pop	{r3, pc}
   1019e:	bf00      	nop
   101a0:	000173b0 	.word	0x000173b0
   101a4:	000277a0 	.word	0x000277a0
   101a8:	000277bc 	.word	0x000277bc

000101ac <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
   101ac:	b510      	push	{r4, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
   101ae:	4c06      	ldr	r4, [pc, #24]	; (101c8 <statics_init+0x1c>)
   101b0:	4b06      	ldr	r3, [pc, #24]	; (101cc <statics_init+0x20>)
   101b2:	429c      	cmp	r4, r3
   101b4:	d206      	bcs.n	101c4 <statics_init+0x18>
		}

		if (do_clear)
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
   101b6:	68a2      	ldr	r2, [r4, #8]
   101b8:	6861      	ldr	r1, [r4, #4]
   101ba:	4620      	mov	r0, r4
   101bc:	f005 ff5d 	bl	1607a <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
   101c0:	3418      	adds	r4, #24
   101c2:	e7f5      	b.n	101b0 <statics_init+0x4>
		}
	}
	return 0;
}
   101c4:	2000      	movs	r0, #0
   101c6:	bd10      	pop	{r4, pc}
   101c8:	200002b4 	.word	0x200002b4
   101cc:	200002b4 	.word	0x200002b4

000101d0 <nrf_cc3xx_platform_init_no_rng>:
   101d0:	b510      	push	{r4, lr}
   101d2:	4c0a      	ldr	r4, [pc, #40]	; (101fc <nrf_cc3xx_platform_init_no_rng+0x2c>)
   101d4:	6823      	ldr	r3, [r4, #0]
   101d6:	b11b      	cbz	r3, 101e0 <nrf_cc3xx_platform_init_no_rng+0x10>
   101d8:	2301      	movs	r3, #1
   101da:	2000      	movs	r0, #0
   101dc:	6023      	str	r3, [r4, #0]
   101de:	bd10      	pop	{r4, pc}
   101e0:	f000 f8d4 	bl	1038c <CC_LibInitNoRng>
   101e4:	2800      	cmp	r0, #0
   101e6:	d0f7      	beq.n	101d8 <nrf_cc3xx_platform_init_no_rng+0x8>
   101e8:	3801      	subs	r0, #1
   101ea:	2807      	cmp	r0, #7
   101ec:	d803      	bhi.n	101f6 <nrf_cc3xx_platform_init_no_rng+0x26>
   101ee:	4b04      	ldr	r3, [pc, #16]	; (10200 <nrf_cc3xx_platform_init_no_rng+0x30>)
   101f0:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
   101f4:	bd10      	pop	{r4, pc}
   101f6:	4803      	ldr	r0, [pc, #12]	; (10204 <nrf_cc3xx_platform_init_no_rng+0x34>)
   101f8:	bd10      	pop	{r4, pc}
   101fa:	bf00      	nop
   101fc:	2000744c 	.word	0x2000744c
   10200:	000277e4 	.word	0x000277e4
   10204:	ffff8ffe 	.word	0xffff8ffe

00010208 <nrf_cc3xx_platform_abort>:
   10208:	f3bf 8f4f 	dsb	sy
   1020c:	4905      	ldr	r1, [pc, #20]	; (10224 <nrf_cc3xx_platform_abort+0x1c>)
   1020e:	4b06      	ldr	r3, [pc, #24]	; (10228 <nrf_cc3xx_platform_abort+0x20>)
   10210:	68ca      	ldr	r2, [r1, #12]
   10212:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
   10216:	4313      	orrs	r3, r2
   10218:	60cb      	str	r3, [r1, #12]
   1021a:	f3bf 8f4f 	dsb	sy
   1021e:	bf00      	nop
   10220:	e7fd      	b.n	1021e <nrf_cc3xx_platform_abort+0x16>
   10222:	bf00      	nop
   10224:	e000ed00 	.word	0xe000ed00
   10228:	05fa0004 	.word	0x05fa0004

0001022c <CC_PalAbort>:
   1022c:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
   10230:	2100      	movs	r1, #0
   10232:	b430      	push	{r4, r5}
   10234:	4a08      	ldr	r2, [pc, #32]	; (10258 <CC_PalAbort+0x2c>)
   10236:	4c09      	ldr	r4, [pc, #36]	; (1025c <CC_PalAbort+0x30>)
   10238:	4d09      	ldr	r5, [pc, #36]	; (10260 <CC_PalAbort+0x34>)
   1023a:	6023      	str	r3, [r4, #0]
   1023c:	602b      	str	r3, [r5, #0]
   1023e:	6013      	str	r3, [r2, #0]
   10240:	60e3      	str	r3, [r4, #12]
   10242:	60eb      	str	r3, [r5, #12]
   10244:	60d3      	str	r3, [r2, #12]
   10246:	61a3      	str	r3, [r4, #24]
   10248:	4a06      	ldr	r2, [pc, #24]	; (10264 <CC_PalAbort+0x38>)
   1024a:	4c07      	ldr	r4, [pc, #28]	; (10268 <CC_PalAbort+0x3c>)
   1024c:	61ab      	str	r3, [r5, #24]
   1024e:	6863      	ldr	r3, [r4, #4]
   10250:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
   10254:	bc30      	pop	{r4, r5}
   10256:	4718      	bx	r3
   10258:	50845408 	.word	0x50845408
   1025c:	50845400 	.word	0x50845400
   10260:	50845404 	.word	0x50845404
   10264:	50844000 	.word	0x50844000
   10268:	2000006c 	.word	0x2000006c

0001026c <nrf_cc3xx_platform_set_abort>:
   1026c:	4b02      	ldr	r3, [pc, #8]	; (10278 <nrf_cc3xx_platform_set_abort+0xc>)
   1026e:	e9d0 1200 	ldrd	r1, r2, [r0]
   10272:	e9c3 1200 	strd	r1, r2, [r3]
   10276:	4770      	bx	lr
   10278:	2000006c 	.word	0x2000006c

0001027c <mutex_free>:
   1027c:	b510      	push	{r4, lr}
   1027e:	4604      	mov	r4, r0
   10280:	b130      	cbz	r0, 10290 <mutex_free+0x14>
   10282:	6863      	ldr	r3, [r4, #4]
   10284:	06db      	lsls	r3, r3, #27
   10286:	d502      	bpl.n	1028e <mutex_free+0x12>
   10288:	2300      	movs	r3, #0
   1028a:	6023      	str	r3, [r4, #0]
   1028c:	6063      	str	r3, [r4, #4]
   1028e:	bd10      	pop	{r4, pc}
   10290:	4b02      	ldr	r3, [pc, #8]	; (1029c <mutex_free+0x20>)
   10292:	4803      	ldr	r0, [pc, #12]	; (102a0 <mutex_free+0x24>)
   10294:	685b      	ldr	r3, [r3, #4]
   10296:	4798      	blx	r3
   10298:	e7f3      	b.n	10282 <mutex_free+0x6>
   1029a:	bf00      	nop
   1029c:	2000006c 	.word	0x2000006c
   102a0:	00027804 	.word	0x00027804

000102a4 <mutex_unlock>:
   102a4:	b168      	cbz	r0, 102c2 <mutex_unlock+0x1e>
   102a6:	6843      	ldr	r3, [r0, #4]
   102a8:	b13b      	cbz	r3, 102ba <mutex_unlock+0x16>
   102aa:	06db      	lsls	r3, r3, #27
   102ac:	d507      	bpl.n	102be <mutex_unlock+0x1a>
   102ae:	f3bf 8f5f 	dmb	sy
   102b2:	2300      	movs	r3, #0
   102b4:	6003      	str	r3, [r0, #0]
   102b6:	4618      	mov	r0, r3
   102b8:	4770      	bx	lr
   102ba:	4803      	ldr	r0, [pc, #12]	; (102c8 <mutex_unlock+0x24>)
   102bc:	4770      	bx	lr
   102be:	4803      	ldr	r0, [pc, #12]	; (102cc <mutex_unlock+0x28>)
   102c0:	4770      	bx	lr
   102c2:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
   102c6:	4770      	bx	lr
   102c8:	ffff8fea 	.word	0xffff8fea
   102cc:	ffff8fe9 	.word	0xffff8fe9

000102d0 <mutex_init>:
   102d0:	b510      	push	{r4, lr}
   102d2:	4604      	mov	r4, r0
   102d4:	b120      	cbz	r0, 102e0 <mutex_init+0x10>
   102d6:	2200      	movs	r2, #0
   102d8:	2311      	movs	r3, #17
   102da:	6022      	str	r2, [r4, #0]
   102dc:	6063      	str	r3, [r4, #4]
   102de:	bd10      	pop	{r4, pc}
   102e0:	4801      	ldr	r0, [pc, #4]	; (102e8 <mutex_init+0x18>)
   102e2:	f7ff ffa3 	bl	1022c <CC_PalAbort>
   102e6:	e7f6      	b.n	102d6 <mutex_init+0x6>
   102e8:	0002782c 	.word	0x0002782c

000102ec <mutex_lock>:
   102ec:	b1a0      	cbz	r0, 10318 <mutex_lock+0x2c>
   102ee:	6843      	ldr	r3, [r0, #4]
   102f0:	b183      	cbz	r3, 10314 <mutex_lock+0x28>
   102f2:	06db      	lsls	r3, r3, #27
   102f4:	d50c      	bpl.n	10310 <mutex_lock+0x24>
   102f6:	2201      	movs	r2, #1
   102f8:	e8d0 3fef 	ldaex	r3, [r0]
   102fc:	e8c0 2fe1 	stlex	r1, r2, [r0]
   10300:	2900      	cmp	r1, #0
   10302:	d1f9      	bne.n	102f8 <mutex_lock+0xc>
   10304:	2b01      	cmp	r3, #1
   10306:	d0f7      	beq.n	102f8 <mutex_lock+0xc>
   10308:	f3bf 8f5f 	dmb	sy
   1030c:	2000      	movs	r0, #0
   1030e:	4770      	bx	lr
   10310:	4803      	ldr	r0, [pc, #12]	; (10320 <mutex_lock+0x34>)
   10312:	4770      	bx	lr
   10314:	4803      	ldr	r0, [pc, #12]	; (10324 <mutex_lock+0x38>)
   10316:	4770      	bx	lr
   10318:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
   1031c:	4770      	bx	lr
   1031e:	bf00      	nop
   10320:	ffff8fe9 	.word	0xffff8fe9
   10324:	ffff8fea 	.word	0xffff8fea

00010328 <nrf_cc3xx_platform_set_mutexes>:
   10328:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1032c:	4c14      	ldr	r4, [pc, #80]	; (10380 <nrf_cc3xx_platform_set_mutexes+0x58>)
   1032e:	6802      	ldr	r2, [r0, #0]
   10330:	68c3      	ldr	r3, [r0, #12]
   10332:	e9d0 5601 	ldrd	r5, r6, [r0, #4]
   10336:	e9c4 6302 	strd	r6, r3, [r4, #8]
   1033a:	e9c4 2500 	strd	r2, r5, [r4]
   1033e:	4b11      	ldr	r3, [pc, #68]	; (10384 <nrf_cc3xx_platform_set_mutexes+0x5c>)
   10340:	680e      	ldr	r6, [r1, #0]
   10342:	6848      	ldr	r0, [r1, #4]
   10344:	4d10      	ldr	r5, [pc, #64]	; (10388 <nrf_cc3xx_platform_set_mutexes+0x60>)
   10346:	e9c3 6000 	strd	r6, r0, [r3]
   1034a:	e9d1 7602 	ldrd	r7, r6, [r1, #8]
   1034e:	6908      	ldr	r0, [r1, #16]
   10350:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
   10354:	e9c3 7602 	strd	r7, r6, [r3, #8]
   10358:	6118      	str	r0, [r3, #16]
   1035a:	06cb      	lsls	r3, r1, #27
   1035c:	d50d      	bpl.n	1037a <nrf_cc3xx_platform_set_mutexes+0x52>
   1035e:	2300      	movs	r3, #0
   10360:	f505 7088 	add.w	r0, r5, #272	; 0x110
   10364:	e9c5 3344 	strd	r3, r3, [r5, #272]	; 0x110
   10368:	e9c5 336d 	strd	r3, r3, [r5, #436]	; 0x1b4
   1036c:	4790      	blx	r2
   1036e:	6823      	ldr	r3, [r4, #0]
   10370:	f505 70da 	add.w	r0, r5, #436	; 0x1b4
   10374:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   10378:	4718      	bx	r3
   1037a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1037e:	bf00      	nop
   10380:	2000007c 	.word	0x2000007c
   10384:	2000008c 	.word	0x2000008c
   10388:	20007474 	.word	0x20007474

0001038c <CC_LibInitNoRng>:
   1038c:	b508      	push	{r3, lr}
   1038e:	f000 f80f 	bl	103b0 <CC_HalInit>
   10392:	b928      	cbnz	r0, 103a0 <CC_LibInitNoRng+0x14>
   10394:	f000 f80e 	bl	103b4 <CC_PalInit>
   10398:	b930      	cbnz	r0, 103a8 <CC_LibInitNoRng+0x1c>
   1039a:	4a04      	ldr	r2, [pc, #16]	; (103ac <CC_LibInitNoRng+0x20>)
   1039c:	6010      	str	r0, [r2, #0]
   1039e:	bd08      	pop	{r3, pc}
   103a0:	f000 f836 	bl	10410 <CC_PalTerminate>
   103a4:	2003      	movs	r0, #3
   103a6:	bd08      	pop	{r3, pc}
   103a8:	2004      	movs	r0, #4
   103aa:	bd08      	pop	{r3, pc}
   103ac:	50845a0c 	.word	0x50845a0c

000103b0 <CC_HalInit>:
   103b0:	2000      	movs	r0, #0
   103b2:	4770      	bx	lr

000103b4 <CC_PalInit>:
   103b4:	b510      	push	{r4, lr}
   103b6:	4811      	ldr	r0, [pc, #68]	; (103fc <CC_PalInit+0x48>)
   103b8:	f000 f848 	bl	1044c <CC_PalMutexCreate>
   103bc:	b100      	cbz	r0, 103c0 <CC_PalInit+0xc>
   103be:	bd10      	pop	{r4, pc}
   103c0:	480f      	ldr	r0, [pc, #60]	; (10400 <CC_PalInit+0x4c>)
   103c2:	f000 f843 	bl	1044c <CC_PalMutexCreate>
   103c6:	2800      	cmp	r0, #0
   103c8:	d1f9      	bne.n	103be <CC_PalInit+0xa>
   103ca:	4c0e      	ldr	r4, [pc, #56]	; (10404 <CC_PalInit+0x50>)
   103cc:	4620      	mov	r0, r4
   103ce:	f000 f83d 	bl	1044c <CC_PalMutexCreate>
   103d2:	2800      	cmp	r0, #0
   103d4:	d1f3      	bne.n	103be <CC_PalInit+0xa>
   103d6:	4b0c      	ldr	r3, [pc, #48]	; (10408 <CC_PalInit+0x54>)
   103d8:	480c      	ldr	r0, [pc, #48]	; (1040c <CC_PalInit+0x58>)
   103da:	601c      	str	r4, [r3, #0]
   103dc:	f000 f836 	bl	1044c <CC_PalMutexCreate>
   103e0:	4601      	mov	r1, r0
   103e2:	2800      	cmp	r0, #0
   103e4:	d1eb      	bne.n	103be <CC_PalInit+0xa>
   103e6:	f000 f82d 	bl	10444 <CC_PalDmaInit>
   103ea:	4604      	mov	r4, r0
   103ec:	b108      	cbz	r0, 103f2 <CC_PalInit+0x3e>
   103ee:	4620      	mov	r0, r4
   103f0:	bd10      	pop	{r4, pc}
   103f2:	f000 f83f 	bl	10474 <CC_PalPowerSaveModeInit>
   103f6:	4620      	mov	r0, r4
   103f8:	e7fa      	b.n	103f0 <CC_PalInit+0x3c>
   103fa:	bf00      	nop
   103fc:	200000c4 	.word	0x200000c4
   10400:	200000b8 	.word	0x200000b8
   10404:	200000c0 	.word	0x200000c0
   10408:	200000c8 	.word	0x200000c8
   1040c:	200000bc 	.word	0x200000bc

00010410 <CC_PalTerminate>:
   10410:	b508      	push	{r3, lr}
   10412:	4808      	ldr	r0, [pc, #32]	; (10434 <CC_PalTerminate+0x24>)
   10414:	f000 f824 	bl	10460 <CC_PalMutexDestroy>
   10418:	4807      	ldr	r0, [pc, #28]	; (10438 <CC_PalTerminate+0x28>)
   1041a:	f000 f821 	bl	10460 <CC_PalMutexDestroy>
   1041e:	4807      	ldr	r0, [pc, #28]	; (1043c <CC_PalTerminate+0x2c>)
   10420:	f000 f81e 	bl	10460 <CC_PalMutexDestroy>
   10424:	4806      	ldr	r0, [pc, #24]	; (10440 <CC_PalTerminate+0x30>)
   10426:	f000 f81b 	bl	10460 <CC_PalMutexDestroy>
   1042a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   1042e:	f000 b80b 	b.w	10448 <CC_PalDmaTerminate>
   10432:	bf00      	nop
   10434:	200000c4 	.word	0x200000c4
   10438:	200000b8 	.word	0x200000b8
   1043c:	200000c0 	.word	0x200000c0
   10440:	200000bc 	.word	0x200000bc

00010444 <CC_PalDmaInit>:
   10444:	2000      	movs	r0, #0
   10446:	4770      	bx	lr

00010448 <CC_PalDmaTerminate>:
   10448:	4770      	bx	lr
   1044a:	bf00      	nop

0001044c <CC_PalMutexCreate>:
   1044c:	b508      	push	{r3, lr}
   1044e:	4b03      	ldr	r3, [pc, #12]	; (1045c <CC_PalMutexCreate+0x10>)
   10450:	6802      	ldr	r2, [r0, #0]
   10452:	681b      	ldr	r3, [r3, #0]
   10454:	6810      	ldr	r0, [r2, #0]
   10456:	4798      	blx	r3
   10458:	2000      	movs	r0, #0
   1045a:	bd08      	pop	{r3, pc}
   1045c:	2000007c 	.word	0x2000007c

00010460 <CC_PalMutexDestroy>:
   10460:	b508      	push	{r3, lr}
   10462:	4b03      	ldr	r3, [pc, #12]	; (10470 <CC_PalMutexDestroy+0x10>)
   10464:	6802      	ldr	r2, [r0, #0]
   10466:	685b      	ldr	r3, [r3, #4]
   10468:	6810      	ldr	r0, [r2, #0]
   1046a:	4798      	blx	r3
   1046c:	2000      	movs	r0, #0
   1046e:	bd08      	pop	{r3, pc}
   10470:	2000007c 	.word	0x2000007c

00010474 <CC_PalPowerSaveModeInit>:
   10474:	b570      	push	{r4, r5, r6, lr}
   10476:	4c09      	ldr	r4, [pc, #36]	; (1049c <CC_PalPowerSaveModeInit+0x28>)
   10478:	4d09      	ldr	r5, [pc, #36]	; (104a0 <CC_PalPowerSaveModeInit+0x2c>)
   1047a:	6920      	ldr	r0, [r4, #16]
   1047c:	68ab      	ldr	r3, [r5, #8]
   1047e:	4798      	blx	r3
   10480:	b118      	cbz	r0, 1048a <CC_PalPowerSaveModeInit+0x16>
   10482:	4b08      	ldr	r3, [pc, #32]	; (104a4 <CC_PalPowerSaveModeInit+0x30>)
   10484:	4808      	ldr	r0, [pc, #32]	; (104a8 <CC_PalPowerSaveModeInit+0x34>)
   10486:	685b      	ldr	r3, [r3, #4]
   10488:	4798      	blx	r3
   1048a:	2100      	movs	r1, #0
   1048c:	4a07      	ldr	r2, [pc, #28]	; (104ac <CC_PalPowerSaveModeInit+0x38>)
   1048e:	68eb      	ldr	r3, [r5, #12]
   10490:	6011      	str	r1, [r2, #0]
   10492:	6920      	ldr	r0, [r4, #16]
   10494:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   10498:	4718      	bx	r3
   1049a:	bf00      	nop
   1049c:	2000008c 	.word	0x2000008c
   104a0:	2000007c 	.word	0x2000007c
   104a4:	2000006c 	.word	0x2000006c
   104a8:	00027850 	.word	0x00027850
   104ac:	20007460 	.word	0x20007460

000104b0 <_ZSt15get_new_handlerv>:
   104b0:	4b01      	ldr	r3, [pc, #4]	; (104b8 <_ZSt15get_new_handlerv+0x8>)
   104b2:	e8d3 0faf 	lda	r0, [r3]
   104b6:	4770      	bx	lr
   104b8:	20007464 	.word	0x20007464

000104bc <frexp>:
   104bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   104be:	f8df c064 	ldr.w	ip, [pc, #100]	; 10524 <frexp+0x68>
   104c2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   104c6:	2700      	movs	r7, #0
   104c8:	4604      	mov	r4, r0
   104ca:	4563      	cmp	r3, ip
   104cc:	460d      	mov	r5, r1
   104ce:	4616      	mov	r6, r2
   104d0:	6017      	str	r7, [r2, #0]
   104d2:	dc20      	bgt.n	10516 <frexp+0x5a>
   104d4:	4684      	mov	ip, r0
   104d6:	ea53 0c0c 	orrs.w	ip, r3, ip
   104da:	d01c      	beq.n	10516 <frexp+0x5a>
   104dc:	f8df c048 	ldr.w	ip, [pc, #72]	; 10528 <frexp+0x6c>
   104e0:	460a      	mov	r2, r1
   104e2:	ea01 0c0c 	and.w	ip, r1, ip
   104e6:	f1bc 0f00 	cmp.w	ip, #0
   104ea:	d109      	bne.n	10500 <frexp+0x44>
   104ec:	2200      	movs	r2, #0
   104ee:	4b0b      	ldr	r3, [pc, #44]	; (1051c <frexp+0x60>)
   104f0:	f7ef ffee 	bl	4d0 <__aeabi_dmul>
   104f4:	f06f 0735 	mvn.w	r7, #53	; 0x35
   104f8:	4604      	mov	r4, r0
   104fa:	460a      	mov	r2, r1
   104fc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   10500:	4907      	ldr	r1, [pc, #28]	; (10520 <frexp+0x64>)
   10502:	151b      	asrs	r3, r3, #20
   10504:	4011      	ands	r1, r2
   10506:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
   1050a:	f041 557f 	orr.w	r5, r1, #1069547520	; 0x3fc00000
   1050e:	443b      	add	r3, r7
   10510:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
   10514:	6033      	str	r3, [r6, #0]
   10516:	4620      	mov	r0, r4
   10518:	4629      	mov	r1, r5
   1051a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1051c:	43500000 	.word	0x43500000
   10520:	800fffff 	.word	0x800fffff
   10524:	7fefffff 	.word	0x7fefffff
   10528:	7ff00000 	.word	0x7ff00000

0001052c <round>:
   1052c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1052e:	f3c1 570a 	ubfx	r7, r1, #20, #11
   10532:	460d      	mov	r5, r1
   10534:	460b      	mov	r3, r1
   10536:	4602      	mov	r2, r0
   10538:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
   1053c:	2c13      	cmp	r4, #19
   1053e:	dc12      	bgt.n	10566 <round+0x3a>
   10540:	2c00      	cmp	r4, #0
   10542:	db2c      	blt.n	1059e <round+0x72>
   10544:	491b      	ldr	r1, [pc, #108]	; (105b4 <round+0x88>)
   10546:	4121      	asrs	r1, r4
   10548:	ea05 0001 	and.w	r0, r5, r1
   1054c:	4310      	orrs	r0, r2
   1054e:	d007      	beq.n	10560 <round+0x34>
   10550:	f44f 2300 	mov.w	r3, #524288	; 0x80000
   10554:	2200      	movs	r2, #0
   10556:	4123      	asrs	r3, r4
   10558:	441d      	add	r5, r3
   1055a:	ea25 0501 	bic.w	r5, r5, r1
   1055e:	462b      	mov	r3, r5
   10560:	4610      	mov	r0, r2
   10562:	4619      	mov	r1, r3
   10564:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10566:	2c33      	cmp	r4, #51	; 0x33
   10568:	dd07      	ble.n	1057a <round+0x4e>
   1056a:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
   1056e:	d1f7      	bne.n	10560 <round+0x34>
   10570:	f7ef fdf8 	bl	164 <__adddf3>
   10574:	4602      	mov	r2, r0
   10576:	460b      	mov	r3, r1
   10578:	e7f2      	b.n	10560 <round+0x34>
   1057a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
   1057e:	f04f 31ff 	mov.w	r1, #4294967295
   10582:	fa21 f707 	lsr.w	r7, r1, r7
   10586:	4238      	tst	r0, r7
   10588:	d0ea      	beq.n	10560 <round+0x34>
   1058a:	f1c4 0333 	rsb	r3, r4, #51	; 0x33
   1058e:	2201      	movs	r2, #1
   10590:	409a      	lsls	r2, r3
   10592:	1882      	adds	r2, r0, r2
   10594:	bf28      	it	cs
   10596:	3501      	addcs	r5, #1
   10598:	ea22 0207 	bic.w	r2, r2, r7
   1059c:	e7df      	b.n	1055e <round+0x32>
   1059e:	3401      	adds	r4, #1
   105a0:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
   105a4:	d002      	beq.n	105ac <round+0x80>
   105a6:	461d      	mov	r5, r3
   105a8:	2200      	movs	r2, #0
   105aa:	e7d8      	b.n	1055e <round+0x32>
   105ac:	4d02      	ldr	r5, [pc, #8]	; (105b8 <round+0x8c>)
   105ae:	2200      	movs	r2, #0
   105b0:	431d      	orrs	r5, r3
   105b2:	e7d4      	b.n	1055e <round+0x32>
   105b4:	000fffff 	.word	0x000fffff
   105b8:	3ff00000 	.word	0x3ff00000

000105bc <expf>:
   105bc:	b5f0      	push	{r4, r5, r6, r7, lr}
   105be:	4e33      	ldr	r6, [pc, #204]	; (1068c <expf+0xd0>)
   105c0:	b08b      	sub	sp, #44	; 0x2c
   105c2:	4605      	mov	r5, r0
   105c4:	f000 f86e 	bl	106a4 <__ieee754_expf>
   105c8:	f996 3000 	ldrsb.w	r3, [r6]
   105cc:	4604      	mov	r4, r0
   105ce:	3301      	adds	r3, #1
   105d0:	d00f      	beq.n	105f2 <expf+0x36>
   105d2:	4628      	mov	r0, r5
   105d4:	f000 f982 	bl	108dc <finitef>
   105d8:	b158      	cbz	r0, 105f2 <expf+0x36>
   105da:	492d      	ldr	r1, [pc, #180]	; (10690 <expf+0xd4>)
   105dc:	4628      	mov	r0, r5
   105de:	f7f0 fd53 	bl	1088 <__aeabi_fcmpgt>
   105e2:	4607      	mov	r7, r0
   105e4:	2800      	cmp	r0, #0
   105e6:	d134      	bne.n	10652 <expf+0x96>
   105e8:	492a      	ldr	r1, [pc, #168]	; (10694 <expf+0xd8>)
   105ea:	4628      	mov	r0, r5
   105ec:	f7f0 fd2e 	bl	104c <__aeabi_fcmplt>
   105f0:	b910      	cbnz	r0, 105f8 <expf+0x3c>
   105f2:	4620      	mov	r0, r4
   105f4:	b00b      	add	sp, #44	; 0x2c
   105f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   105f8:	4b27      	ldr	r3, [pc, #156]	; (10698 <expf+0xdc>)
   105fa:	2204      	movs	r2, #4
   105fc:	4628      	mov	r0, r5
   105fe:	9708      	str	r7, [sp, #32]
   10600:	2400      	movs	r4, #0
   10602:	2500      	movs	r5, #0
   10604:	e9cd 2300 	strd	r2, r3, [sp]
   10608:	f7ef ff0a 	bl	420 <__aeabi_f2d>
   1060c:	f996 3000 	ldrsb.w	r3, [r6]
   10610:	2b02      	cmp	r3, #2
   10612:	e9cd 4506 	strd	r4, r5, [sp, #24]
   10616:	e9cd 0104 	strd	r0, r1, [sp, #16]
   1061a:	e9cd 0102 	strd	r0, r1, [sp, #8]
   1061e:	d013      	beq.n	10648 <expf+0x8c>
   10620:	4668      	mov	r0, sp
   10622:	f000 f959 	bl	108d8 <matherr>
   10626:	b178      	cbz	r0, 10648 <expf+0x8c>
   10628:	9b08      	ldr	r3, [sp, #32]
   1062a:	bb4b      	cbnz	r3, 10680 <expf+0xc4>
   1062c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   10630:	f7f0 fa10 	bl	a54 <__aeabi_d2f>
   10634:	4604      	mov	r4, r0
   10636:	4620      	mov	r0, r4
   10638:	b00b      	add	sp, #44	; 0x2c
   1063a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1063c:	2000      	movs	r0, #0
   1063e:	4917      	ldr	r1, [pc, #92]	; (1069c <expf+0xe0>)
   10640:	2b02      	cmp	r3, #2
   10642:	e9cd 0106 	strd	r0, r1, [sp, #24]
   10646:	d1eb      	bne.n	10620 <expf+0x64>
   10648:	f002 f902 	bl	12850 <__errno>
   1064c:	2322      	movs	r3, #34	; 0x22
   1064e:	6003      	str	r3, [r0, #0]
   10650:	e7ea      	b.n	10628 <expf+0x6c>
   10652:	2300      	movs	r3, #0
   10654:	2103      	movs	r1, #3
   10656:	4a10      	ldr	r2, [pc, #64]	; (10698 <expf+0xdc>)
   10658:	4628      	mov	r0, r5
   1065a:	9308      	str	r3, [sp, #32]
   1065c:	e9cd 1200 	strd	r1, r2, [sp]
   10660:	f7ef fede 	bl	420 <__aeabi_f2d>
   10664:	f996 3000 	ldrsb.w	r3, [r6]
   10668:	e9cd 0104 	strd	r0, r1, [sp, #16]
   1066c:	e9cd 0102 	strd	r0, r1, [sp, #8]
   10670:	2b00      	cmp	r3, #0
   10672:	d1e3      	bne.n	1063c <expf+0x80>
   10674:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
   10678:	4b09      	ldr	r3, [pc, #36]	; (106a0 <expf+0xe4>)
   1067a:	e9cd 2306 	strd	r2, r3, [sp, #24]
   1067e:	e7cf      	b.n	10620 <expf+0x64>
   10680:	f002 f8e6 	bl	12850 <__errno>
   10684:	9b08      	ldr	r3, [sp, #32]
   10686:	6003      	str	r3, [r0, #0]
   10688:	e7d0      	b.n	1062c <expf+0x70>
   1068a:	bf00      	nop
   1068c:	2000029c 	.word	0x2000029c
   10690:	42b17180 	.word	0x42b17180
   10694:	c2cff1b5 	.word	0xc2cff1b5
   10698:	00027870 	.word	0x00027870
   1069c:	7ff00000 	.word	0x7ff00000
   106a0:	47efffff 	.word	0x47efffff

000106a4 <__ieee754_expf>:
   106a4:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
   106a8:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
   106ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   106b0:	4604      	mov	r4, r0
   106b2:	d86e      	bhi.n	10792 <__ieee754_expf+0xee>
   106b4:	ea4f 75d0 	mov.w	r5, r0, lsr #31
   106b8:	f000 80bf 	beq.w	1083a <__ieee754_expf+0x196>
   106bc:	4976      	ldr	r1, [pc, #472]	; (10898 <__ieee754_expf+0x1f4>)
   106be:	4288      	cmp	r0, r1
   106c0:	dc6c      	bgt.n	1079c <__ieee754_expf+0xf8>
   106c2:	b12d      	cbz	r5, 106d0 <__ieee754_expf+0x2c>
   106c4:	4b75      	ldr	r3, [pc, #468]	; (1089c <__ieee754_expf+0x1f8>)
   106c6:	429a      	cmp	r2, r3
   106c8:	d902      	bls.n	106d0 <__ieee754_expf+0x2c>
   106ca:	2000      	movs	r0, #0
   106cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   106d0:	4b73      	ldr	r3, [pc, #460]	; (108a0 <__ieee754_expf+0x1fc>)
   106d2:	429a      	cmp	r2, r3
   106d4:	d968      	bls.n	107a8 <__ieee754_expf+0x104>
   106d6:	4b73      	ldr	r3, [pc, #460]	; (108a4 <__ieee754_expf+0x200>)
   106d8:	429a      	cmp	r2, r3
   106da:	f200 80ba 	bhi.w	10852 <__ieee754_expf+0x1ae>
   106de:	4b72      	ldr	r3, [pc, #456]	; (108a8 <__ieee754_expf+0x204>)
   106e0:	4620      	mov	r0, r4
   106e2:	f1c5 0401 	rsb	r4, r5, #1
   106e6:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
   106ea:	f7f0 fa07 	bl	afc <__aeabi_fsub>
   106ee:	4b6f      	ldr	r3, [pc, #444]	; (108ac <__ieee754_expf+0x208>)
   106f0:	4680      	mov	r8, r0
   106f2:	f853 9025 	ldr.w	r9, [r3, r5, lsl #2]
   106f6:	1b65      	subs	r5, r4, r5
   106f8:	4649      	mov	r1, r9
   106fa:	4640      	mov	r0, r8
   106fc:	f7f0 f9fe 	bl	afc <__aeabi_fsub>
   10700:	4601      	mov	r1, r0
   10702:	4606      	mov	r6, r0
   10704:	4604      	mov	r4, r0
   10706:	f7f0 fb03 	bl	d10 <__aeabi_fmul>
   1070a:	4969      	ldr	r1, [pc, #420]	; (108b0 <__ieee754_expf+0x20c>)
   1070c:	4607      	mov	r7, r0
   1070e:	f7f0 faff 	bl	d10 <__aeabi_fmul>
   10712:	4968      	ldr	r1, [pc, #416]	; (108b4 <__ieee754_expf+0x210>)
   10714:	f7f0 f9f2 	bl	afc <__aeabi_fsub>
   10718:	4639      	mov	r1, r7
   1071a:	f7f0 faf9 	bl	d10 <__aeabi_fmul>
   1071e:	4966      	ldr	r1, [pc, #408]	; (108b8 <__ieee754_expf+0x214>)
   10720:	f7f0 f9ee 	bl	b00 <__addsf3>
   10724:	4639      	mov	r1, r7
   10726:	f7f0 faf3 	bl	d10 <__aeabi_fmul>
   1072a:	4964      	ldr	r1, [pc, #400]	; (108bc <__ieee754_expf+0x218>)
   1072c:	f7f0 f9e6 	bl	afc <__aeabi_fsub>
   10730:	4639      	mov	r1, r7
   10732:	f7f0 faed 	bl	d10 <__aeabi_fmul>
   10736:	4962      	ldr	r1, [pc, #392]	; (108c0 <__ieee754_expf+0x21c>)
   10738:	f7f0 f9e2 	bl	b00 <__addsf3>
   1073c:	4639      	mov	r1, r7
   1073e:	f7f0 fae7 	bl	d10 <__aeabi_fmul>
   10742:	4601      	mov	r1, r0
   10744:	4630      	mov	r0, r6
   10746:	f7f0 f9d9 	bl	afc <__aeabi_fsub>
   1074a:	4607      	mov	r7, r0
   1074c:	4682      	mov	sl, r0
   1074e:	2d00      	cmp	r5, #0
   10750:	d05c      	beq.n	1080c <__ieee754_expf+0x168>
   10752:	4639      	mov	r1, r7
   10754:	4630      	mov	r0, r6
   10756:	f7f0 fadb 	bl	d10 <__aeabi_fmul>
   1075a:	4604      	mov	r4, r0
   1075c:	4639      	mov	r1, r7
   1075e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
   10762:	f7f0 f9cb 	bl	afc <__aeabi_fsub>
   10766:	4601      	mov	r1, r0
   10768:	4620      	mov	r0, r4
   1076a:	f7f0 fb85 	bl	e78 <__aeabi_fdiv>
   1076e:	4601      	mov	r1, r0
   10770:	4648      	mov	r0, r9
   10772:	f7f0 f9c3 	bl	afc <__aeabi_fsub>
   10776:	4641      	mov	r1, r8
   10778:	f7f0 f9c0 	bl	afc <__aeabi_fsub>
   1077c:	4601      	mov	r1, r0
   1077e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
   10782:	f7f0 f9bb 	bl	afc <__aeabi_fsub>
   10786:	f115 0f7d 	cmn.w	r5, #125	; 0x7d
   1078a:	db5a      	blt.n	10842 <__ieee754_expf+0x19e>
   1078c:	eb00 50c5 	add.w	r0, r0, r5, lsl #23
   10790:	e002      	b.n	10798 <__ieee754_expf+0xf4>
   10792:	4601      	mov	r1, r0
   10794:	f7f0 f9b4 	bl	b00 <__addsf3>
   10798:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1079c:	4949      	ldr	r1, [pc, #292]	; (108c4 <__ieee754_expf+0x220>)
   1079e:	4608      	mov	r0, r1
   107a0:	f7f0 fab6 	bl	d10 <__aeabi_fmul>
   107a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   107a8:	f1b2 5f46 	cmp.w	r2, #830472192	; 0x31800000
   107ac:	d209      	bcs.n	107c2 <__ieee754_expf+0x11e>
   107ae:	4945      	ldr	r1, [pc, #276]	; (108c4 <__ieee754_expf+0x220>)
   107b0:	4620      	mov	r0, r4
   107b2:	f7f0 f9a5 	bl	b00 <__addsf3>
   107b6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
   107ba:	f7f0 fc65 	bl	1088 <__aeabi_fcmpgt>
   107be:	2800      	cmp	r0, #0
   107c0:	d164      	bne.n	1088c <__ieee754_expf+0x1e8>
   107c2:	4621      	mov	r1, r4
   107c4:	4620      	mov	r0, r4
   107c6:	f7f0 faa3 	bl	d10 <__aeabi_fmul>
   107ca:	4939      	ldr	r1, [pc, #228]	; (108b0 <__ieee754_expf+0x20c>)
   107cc:	4605      	mov	r5, r0
   107ce:	f7f0 fa9f 	bl	d10 <__aeabi_fmul>
   107d2:	4938      	ldr	r1, [pc, #224]	; (108b4 <__ieee754_expf+0x210>)
   107d4:	f7f0 f992 	bl	afc <__aeabi_fsub>
   107d8:	4629      	mov	r1, r5
   107da:	f7f0 fa99 	bl	d10 <__aeabi_fmul>
   107de:	4936      	ldr	r1, [pc, #216]	; (108b8 <__ieee754_expf+0x214>)
   107e0:	f7f0 f98e 	bl	b00 <__addsf3>
   107e4:	4629      	mov	r1, r5
   107e6:	f7f0 fa93 	bl	d10 <__aeabi_fmul>
   107ea:	4934      	ldr	r1, [pc, #208]	; (108bc <__ieee754_expf+0x218>)
   107ec:	f7f0 f986 	bl	afc <__aeabi_fsub>
   107f0:	4629      	mov	r1, r5
   107f2:	f7f0 fa8d 	bl	d10 <__aeabi_fmul>
   107f6:	4932      	ldr	r1, [pc, #200]	; (108c0 <__ieee754_expf+0x21c>)
   107f8:	f7f0 f982 	bl	b00 <__addsf3>
   107fc:	4629      	mov	r1, r5
   107fe:	f7f0 fa87 	bl	d10 <__aeabi_fmul>
   10802:	4601      	mov	r1, r0
   10804:	4620      	mov	r0, r4
   10806:	f7f0 f979 	bl	afc <__aeabi_fsub>
   1080a:	4682      	mov	sl, r0
   1080c:	4651      	mov	r1, sl
   1080e:	4620      	mov	r0, r4
   10810:	f7f0 fa7e 	bl	d10 <__aeabi_fmul>
   10814:	4605      	mov	r5, r0
   10816:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   1081a:	4650      	mov	r0, sl
   1081c:	f7f0 f96e 	bl	afc <__aeabi_fsub>
   10820:	4601      	mov	r1, r0
   10822:	4628      	mov	r0, r5
   10824:	f7f0 fb28 	bl	e78 <__aeabi_fdiv>
   10828:	4621      	mov	r1, r4
   1082a:	f7f0 f967 	bl	afc <__aeabi_fsub>
   1082e:	4601      	mov	r1, r0
   10830:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
   10834:	f7f0 f962 	bl	afc <__aeabi_fsub>
   10838:	e7ae      	b.n	10798 <__ieee754_expf+0xf4>
   1083a:	2d00      	cmp	r5, #0
   1083c:	f47f af45 	bne.w	106ca <__ieee754_expf+0x26>
   10840:	e7aa      	b.n	10798 <__ieee754_expf+0xf4>
   10842:	3564      	adds	r5, #100	; 0x64
   10844:	f04f 6158 	mov.w	r1, #226492416	; 0xd800000
   10848:	eb00 50c5 	add.w	r0, r0, r5, lsl #23
   1084c:	f7f0 fa60 	bl	d10 <__aeabi_fmul>
   10850:	e7a2      	b.n	10798 <__ieee754_expf+0xf4>
   10852:	491d      	ldr	r1, [pc, #116]	; (108c8 <__ieee754_expf+0x224>)
   10854:	4620      	mov	r0, r4
   10856:	f7f0 fa5b 	bl	d10 <__aeabi_fmul>
   1085a:	4b1c      	ldr	r3, [pc, #112]	; (108cc <__ieee754_expf+0x228>)
   1085c:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
   10860:	f7f0 f94e 	bl	b00 <__addsf3>
   10864:	f7f0 fc1a 	bl	109c <__aeabi_f2iz>
   10868:	4605      	mov	r5, r0
   1086a:	f7f0 f9fd 	bl	c68 <__aeabi_i2f>
   1086e:	4918      	ldr	r1, [pc, #96]	; (108d0 <__ieee754_expf+0x22c>)
   10870:	4606      	mov	r6, r0
   10872:	f7f0 fa4d 	bl	d10 <__aeabi_fmul>
   10876:	4601      	mov	r1, r0
   10878:	4620      	mov	r0, r4
   1087a:	f7f0 f93f 	bl	afc <__aeabi_fsub>
   1087e:	4915      	ldr	r1, [pc, #84]	; (108d4 <__ieee754_expf+0x230>)
   10880:	4680      	mov	r8, r0
   10882:	4630      	mov	r0, r6
   10884:	f7f0 fa44 	bl	d10 <__aeabi_fmul>
   10888:	4681      	mov	r9, r0
   1088a:	e735      	b.n	106f8 <__ieee754_expf+0x54>
   1088c:	4620      	mov	r0, r4
   1088e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
   10892:	f7f0 f935 	bl	b00 <__addsf3>
   10896:	e77f      	b.n	10798 <__ieee754_expf+0xf4>
   10898:	42b17217 	.word	0x42b17217
   1089c:	42cff1b5 	.word	0x42cff1b5
   108a0:	3eb17218 	.word	0x3eb17218
   108a4:	3f851591 	.word	0x3f851591
   108a8:	00027880 	.word	0x00027880
   108ac:	00027888 	.word	0x00027888
   108b0:	3331bb4c 	.word	0x3331bb4c
   108b4:	35ddea0e 	.word	0x35ddea0e
   108b8:	388ab355 	.word	0x388ab355
   108bc:	3b360b61 	.word	0x3b360b61
   108c0:	3e2aaaab 	.word	0x3e2aaaab
   108c4:	7149f2ca 	.word	0x7149f2ca
   108c8:	3fb8aa3b 	.word	0x3fb8aa3b
   108cc:	00027878 	.word	0x00027878
   108d0:	3f317180 	.word	0x3f317180
   108d4:	3717f7d1 	.word	0x3717f7d1

000108d8 <matherr>:
   108d8:	2000      	movs	r0, #0
   108da:	4770      	bx	lr

000108dc <finitef>:
   108dc:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
   108e0:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
   108e4:	bfac      	ite	ge
   108e6:	2000      	movge	r0, #0
   108e8:	2001      	movlt	r0, #1
   108ea:	4770      	bx	lr

000108ec <__assert_func>:
   108ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   108ee:	4614      	mov	r4, r2
   108f0:	461a      	mov	r2, r3
   108f2:	4b09      	ldr	r3, [pc, #36]	; (10918 <__assert_func+0x2c>)
   108f4:	4605      	mov	r5, r0
   108f6:	681b      	ldr	r3, [r3, #0]
   108f8:	68d8      	ldr	r0, [r3, #12]
   108fa:	b14c      	cbz	r4, 10910 <__assert_func+0x24>
   108fc:	4b07      	ldr	r3, [pc, #28]	; (1091c <__assert_func+0x30>)
   108fe:	9100      	str	r1, [sp, #0]
   10900:	4907      	ldr	r1, [pc, #28]	; (10920 <__assert_func+0x34>)
   10902:	e9cd 3401 	strd	r3, r4, [sp, #4]
   10906:	462b      	mov	r3, r5
   10908:	f000 f80e 	bl	10928 <fiprintf>
   1090c:	f005 fbd5 	bl	160ba <abort>
   10910:	4b04      	ldr	r3, [pc, #16]	; (10924 <__assert_func+0x38>)
   10912:	461c      	mov	r4, r3
   10914:	e7f3      	b.n	108fe <__assert_func+0x12>
   10916:	bf00      	nop
   10918:	200000cc 	.word	0x200000cc
   1091c:	00027900 	.word	0x00027900
   10920:	0002790d 	.word	0x0002790d
   10924:	0002793b 	.word	0x0002793b

00010928 <fiprintf>:
   10928:	b40e      	push	{r1, r2, r3}
   1092a:	b503      	push	{r0, r1, lr}
   1092c:	ab03      	add	r3, sp, #12
   1092e:	4601      	mov	r1, r0
   10930:	4805      	ldr	r0, [pc, #20]	; (10948 <fiprintf+0x20>)
   10932:	f853 2b04 	ldr.w	r2, [r3], #4
   10936:	6800      	ldr	r0, [r0, #0]
   10938:	9301      	str	r3, [sp, #4]
   1093a:	f000 f8bf 	bl	10abc <_vfiprintf_r>
   1093e:	b002      	add	sp, #8
   10940:	f85d eb04 	ldr.w	lr, [sp], #4
   10944:	b003      	add	sp, #12
   10946:	4770      	bx	lr
   10948:	200000cc 	.word	0x200000cc

0001094c <malloc>:
   1094c:	4b02      	ldr	r3, [pc, #8]	; (10958 <malloc+0xc>)
   1094e:	4601      	mov	r1, r0
   10950:	6818      	ldr	r0, [r3, #0]
   10952:	f000 b859 	b.w	10a08 <_malloc_r>
   10956:	bf00      	nop
   10958:	200000cc 	.word	0x200000cc

0001095c <free>:
   1095c:	4b02      	ldr	r3, [pc, #8]	; (10968 <free+0xc>)
   1095e:	4601      	mov	r1, r0
   10960:	6818      	ldr	r0, [r3, #0]
   10962:	f000 b803 	b.w	1096c <_free_r>
   10966:	bf00      	nop
   10968:	200000cc 	.word	0x200000cc

0001096c <_free_r>:
   1096c:	b538      	push	{r3, r4, r5, lr}
   1096e:	4605      	mov	r5, r0
   10970:	2900      	cmp	r1, #0
   10972:	d045      	beq.n	10a00 <_free_r+0x94>
   10974:	f851 3c04 	ldr.w	r3, [r1, #-4]
   10978:	1f0c      	subs	r4, r1, #4
   1097a:	2b00      	cmp	r3, #0
   1097c:	bfb8      	it	lt
   1097e:	18e4      	addlt	r4, r4, r3
   10980:	f001 f88c 	bl	11a9c <__malloc_lock>
   10984:	4a1f      	ldr	r2, [pc, #124]	; (10a04 <_free_r+0x98>)
   10986:	6813      	ldr	r3, [r2, #0]
   10988:	4610      	mov	r0, r2
   1098a:	b933      	cbnz	r3, 1099a <_free_r+0x2e>
   1098c:	6063      	str	r3, [r4, #4]
   1098e:	6014      	str	r4, [r2, #0]
   10990:	4628      	mov	r0, r5
   10992:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   10996:	f001 b887 	b.w	11aa8 <__malloc_unlock>
   1099a:	42a3      	cmp	r3, r4
   1099c:	d90b      	bls.n	109b6 <_free_r+0x4a>
   1099e:	6821      	ldr	r1, [r4, #0]
   109a0:	1862      	adds	r2, r4, r1
   109a2:	4293      	cmp	r3, r2
   109a4:	bf02      	ittt	eq
   109a6:	681a      	ldreq	r2, [r3, #0]
   109a8:	685b      	ldreq	r3, [r3, #4]
   109aa:	1852      	addeq	r2, r2, r1
   109ac:	6063      	str	r3, [r4, #4]
   109ae:	bf08      	it	eq
   109b0:	6022      	streq	r2, [r4, #0]
   109b2:	6004      	str	r4, [r0, #0]
   109b4:	e7ec      	b.n	10990 <_free_r+0x24>
   109b6:	461a      	mov	r2, r3
   109b8:	685b      	ldr	r3, [r3, #4]
   109ba:	b10b      	cbz	r3, 109c0 <_free_r+0x54>
   109bc:	42a3      	cmp	r3, r4
   109be:	d9fa      	bls.n	109b6 <_free_r+0x4a>
   109c0:	6811      	ldr	r1, [r2, #0]
   109c2:	1850      	adds	r0, r2, r1
   109c4:	42a0      	cmp	r0, r4
   109c6:	d10b      	bne.n	109e0 <_free_r+0x74>
   109c8:	6820      	ldr	r0, [r4, #0]
   109ca:	4401      	add	r1, r0
   109cc:	1850      	adds	r0, r2, r1
   109ce:	6011      	str	r1, [r2, #0]
   109d0:	4283      	cmp	r3, r0
   109d2:	d1dd      	bne.n	10990 <_free_r+0x24>
   109d4:	6818      	ldr	r0, [r3, #0]
   109d6:	685b      	ldr	r3, [r3, #4]
   109d8:	4401      	add	r1, r0
   109da:	6053      	str	r3, [r2, #4]
   109dc:	6011      	str	r1, [r2, #0]
   109de:	e7d7      	b.n	10990 <_free_r+0x24>
   109e0:	d902      	bls.n	109e8 <_free_r+0x7c>
   109e2:	230c      	movs	r3, #12
   109e4:	602b      	str	r3, [r5, #0]
   109e6:	e7d3      	b.n	10990 <_free_r+0x24>
   109e8:	6820      	ldr	r0, [r4, #0]
   109ea:	1821      	adds	r1, r4, r0
   109ec:	428b      	cmp	r3, r1
   109ee:	bf02      	ittt	eq
   109f0:	6819      	ldreq	r1, [r3, #0]
   109f2:	685b      	ldreq	r3, [r3, #4]
   109f4:	1809      	addeq	r1, r1, r0
   109f6:	6063      	str	r3, [r4, #4]
   109f8:	bf08      	it	eq
   109fa:	6021      	streq	r1, [r4, #0]
   109fc:	6054      	str	r4, [r2, #4]
   109fe:	e7c7      	b.n	10990 <_free_r+0x24>
   10a00:	bd38      	pop	{r3, r4, r5, pc}
   10a02:	bf00      	nop
   10a04:	20007468 	.word	0x20007468

00010a08 <_malloc_r>:
   10a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10a0a:	1ccd      	adds	r5, r1, #3
   10a0c:	4606      	mov	r6, r0
   10a0e:	f025 0503 	bic.w	r5, r5, #3
   10a12:	3508      	adds	r5, #8
   10a14:	2d0c      	cmp	r5, #12
   10a16:	bf38      	it	cc
   10a18:	250c      	movcc	r5, #12
   10a1a:	2d00      	cmp	r5, #0
   10a1c:	db01      	blt.n	10a22 <_malloc_r+0x1a>
   10a1e:	42a9      	cmp	r1, r5
   10a20:	d903      	bls.n	10a2a <_malloc_r+0x22>
   10a22:	230c      	movs	r3, #12
   10a24:	6033      	str	r3, [r6, #0]
   10a26:	2000      	movs	r0, #0
   10a28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10a2a:	f001 f837 	bl	11a9c <__malloc_lock>
   10a2e:	4921      	ldr	r1, [pc, #132]	; (10ab4 <_malloc_r+0xac>)
   10a30:	680a      	ldr	r2, [r1, #0]
   10a32:	4614      	mov	r4, r2
   10a34:	b99c      	cbnz	r4, 10a5e <_malloc_r+0x56>
   10a36:	4f20      	ldr	r7, [pc, #128]	; (10ab8 <_malloc_r+0xb0>)
   10a38:	683b      	ldr	r3, [r7, #0]
   10a3a:	b923      	cbnz	r3, 10a46 <_malloc_r+0x3e>
   10a3c:	4621      	mov	r1, r4
   10a3e:	4630      	mov	r0, r6
   10a40:	f000 fcbc 	bl	113bc <_sbrk_r>
   10a44:	6038      	str	r0, [r7, #0]
   10a46:	4629      	mov	r1, r5
   10a48:	4630      	mov	r0, r6
   10a4a:	f000 fcb7 	bl	113bc <_sbrk_r>
   10a4e:	1c43      	adds	r3, r0, #1
   10a50:	d123      	bne.n	10a9a <_malloc_r+0x92>
   10a52:	230c      	movs	r3, #12
   10a54:	4630      	mov	r0, r6
   10a56:	6033      	str	r3, [r6, #0]
   10a58:	f001 f826 	bl	11aa8 <__malloc_unlock>
   10a5c:	e7e3      	b.n	10a26 <_malloc_r+0x1e>
   10a5e:	6823      	ldr	r3, [r4, #0]
   10a60:	1b5b      	subs	r3, r3, r5
   10a62:	d417      	bmi.n	10a94 <_malloc_r+0x8c>
   10a64:	2b0b      	cmp	r3, #11
   10a66:	d903      	bls.n	10a70 <_malloc_r+0x68>
   10a68:	6023      	str	r3, [r4, #0]
   10a6a:	441c      	add	r4, r3
   10a6c:	6025      	str	r5, [r4, #0]
   10a6e:	e004      	b.n	10a7a <_malloc_r+0x72>
   10a70:	6863      	ldr	r3, [r4, #4]
   10a72:	42a2      	cmp	r2, r4
   10a74:	bf0c      	ite	eq
   10a76:	600b      	streq	r3, [r1, #0]
   10a78:	6053      	strne	r3, [r2, #4]
   10a7a:	4630      	mov	r0, r6
   10a7c:	f001 f814 	bl	11aa8 <__malloc_unlock>
   10a80:	f104 000b 	add.w	r0, r4, #11
   10a84:	1d23      	adds	r3, r4, #4
   10a86:	f020 0007 	bic.w	r0, r0, #7
   10a8a:	1ac2      	subs	r2, r0, r3
   10a8c:	d0cc      	beq.n	10a28 <_malloc_r+0x20>
   10a8e:	1a1b      	subs	r3, r3, r0
   10a90:	50a3      	str	r3, [r4, r2]
   10a92:	e7c9      	b.n	10a28 <_malloc_r+0x20>
   10a94:	4622      	mov	r2, r4
   10a96:	6864      	ldr	r4, [r4, #4]
   10a98:	e7cc      	b.n	10a34 <_malloc_r+0x2c>
   10a9a:	1cc4      	adds	r4, r0, #3
   10a9c:	f024 0403 	bic.w	r4, r4, #3
   10aa0:	42a0      	cmp	r0, r4
   10aa2:	d0e3      	beq.n	10a6c <_malloc_r+0x64>
   10aa4:	1a21      	subs	r1, r4, r0
   10aa6:	4630      	mov	r0, r6
   10aa8:	f000 fc88 	bl	113bc <_sbrk_r>
   10aac:	3001      	adds	r0, #1
   10aae:	d1dd      	bne.n	10a6c <_malloc_r+0x64>
   10ab0:	e7cf      	b.n	10a52 <_malloc_r+0x4a>
   10ab2:	bf00      	nop
   10ab4:	20007468 	.word	0x20007468
   10ab8:	2000746c 	.word	0x2000746c

00010abc <_vfiprintf_r>:
   10abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10ac0:	460d      	mov	r5, r1
   10ac2:	b09d      	sub	sp, #116	; 0x74
   10ac4:	4614      	mov	r4, r2
   10ac6:	4698      	mov	r8, r3
   10ac8:	4606      	mov	r6, r0
   10aca:	b118      	cbz	r0, 10ad4 <_vfiprintf_r+0x18>
   10acc:	6983      	ldr	r3, [r0, #24]
   10ace:	b90b      	cbnz	r3, 10ad4 <_vfiprintf_r+0x18>
   10ad0:	f000 ff22 	bl	11918 <__sinit>
   10ad4:	4b89      	ldr	r3, [pc, #548]	; (10cfc <_vfiprintf_r+0x240>)
   10ad6:	429d      	cmp	r5, r3
   10ad8:	d11b      	bne.n	10b12 <_vfiprintf_r+0x56>
   10ada:	6875      	ldr	r5, [r6, #4]
   10adc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   10ade:	07d9      	lsls	r1, r3, #31
   10ae0:	d405      	bmi.n	10aee <_vfiprintf_r+0x32>
   10ae2:	89ab      	ldrh	r3, [r5, #12]
   10ae4:	059a      	lsls	r2, r3, #22
   10ae6:	d402      	bmi.n	10aee <_vfiprintf_r+0x32>
   10ae8:	6da8      	ldr	r0, [r5, #88]	; 0x58
   10aea:	f001 fea5 	bl	12838 <__retarget_lock_acquire_recursive>
   10aee:	89ab      	ldrh	r3, [r5, #12]
   10af0:	071b      	lsls	r3, r3, #28
   10af2:	d501      	bpl.n	10af8 <_vfiprintf_r+0x3c>
   10af4:	692b      	ldr	r3, [r5, #16]
   10af6:	b9eb      	cbnz	r3, 10b34 <_vfiprintf_r+0x78>
   10af8:	4629      	mov	r1, r5
   10afa:	4630      	mov	r0, r6
   10afc:	f000 fd9c 	bl	11638 <__swsetup_r>
   10b00:	b1c0      	cbz	r0, 10b34 <_vfiprintf_r+0x78>
   10b02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   10b04:	07dc      	lsls	r4, r3, #31
   10b06:	d50e      	bpl.n	10b26 <_vfiprintf_r+0x6a>
   10b08:	f04f 30ff 	mov.w	r0, #4294967295
   10b0c:	b01d      	add	sp, #116	; 0x74
   10b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10b12:	4b7b      	ldr	r3, [pc, #492]	; (10d00 <_vfiprintf_r+0x244>)
   10b14:	429d      	cmp	r5, r3
   10b16:	d101      	bne.n	10b1c <_vfiprintf_r+0x60>
   10b18:	68b5      	ldr	r5, [r6, #8]
   10b1a:	e7df      	b.n	10adc <_vfiprintf_r+0x20>
   10b1c:	4b79      	ldr	r3, [pc, #484]	; (10d04 <_vfiprintf_r+0x248>)
   10b1e:	429d      	cmp	r5, r3
   10b20:	bf08      	it	eq
   10b22:	68f5      	ldreq	r5, [r6, #12]
   10b24:	e7da      	b.n	10adc <_vfiprintf_r+0x20>
   10b26:	89ab      	ldrh	r3, [r5, #12]
   10b28:	0598      	lsls	r0, r3, #22
   10b2a:	d4ed      	bmi.n	10b08 <_vfiprintf_r+0x4c>
   10b2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
   10b2e:	f001 fe8b 	bl	12848 <__retarget_lock_release_recursive>
   10b32:	e7e9      	b.n	10b08 <_vfiprintf_r+0x4c>
   10b34:	2300      	movs	r3, #0
   10b36:	f8cd 800c 	str.w	r8, [sp, #12]
   10b3a:	f04f 0901 	mov.w	r9, #1
   10b3e:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 10d08 <_vfiprintf_r+0x24c>
   10b42:	9309      	str	r3, [sp, #36]	; 0x24
   10b44:	2320      	movs	r3, #32
   10b46:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
   10b4a:	2330      	movs	r3, #48	; 0x30
   10b4c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
   10b50:	4623      	mov	r3, r4
   10b52:	469a      	mov	sl, r3
   10b54:	f813 2b01 	ldrb.w	r2, [r3], #1
   10b58:	b10a      	cbz	r2, 10b5e <_vfiprintf_r+0xa2>
   10b5a:	2a25      	cmp	r2, #37	; 0x25
   10b5c:	d1f9      	bne.n	10b52 <_vfiprintf_r+0x96>
   10b5e:	ebba 0b04 	subs.w	fp, sl, r4
   10b62:	d00b      	beq.n	10b7c <_vfiprintf_r+0xc0>
   10b64:	465b      	mov	r3, fp
   10b66:	4622      	mov	r2, r4
   10b68:	4629      	mov	r1, r5
   10b6a:	4630      	mov	r0, r6
   10b6c:	f005 fae8 	bl	16140 <__sfputs_r>
   10b70:	3001      	adds	r0, #1
   10b72:	f000 80aa 	beq.w	10cca <_vfiprintf_r+0x20e>
   10b76:	9a09      	ldr	r2, [sp, #36]	; 0x24
   10b78:	445a      	add	r2, fp
   10b7a:	9209      	str	r2, [sp, #36]	; 0x24
   10b7c:	f89a 3000 	ldrb.w	r3, [sl]
   10b80:	2b00      	cmp	r3, #0
   10b82:	f000 80a2 	beq.w	10cca <_vfiprintf_r+0x20e>
   10b86:	2300      	movs	r3, #0
   10b88:	f04f 32ff 	mov.w	r2, #4294967295
   10b8c:	f10a 0a01 	add.w	sl, sl, #1
   10b90:	9304      	str	r3, [sp, #16]
   10b92:	9307      	str	r3, [sp, #28]
   10b94:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
   10b98:	931a      	str	r3, [sp, #104]	; 0x68
   10b9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
   10b9e:	4654      	mov	r4, sl
   10ba0:	2205      	movs	r2, #5
   10ba2:	4859      	ldr	r0, [pc, #356]	; (10d08 <_vfiprintf_r+0x24c>)
   10ba4:	f814 1b01 	ldrb.w	r1, [r4], #1
   10ba8:	f005 fa92 	bl	160d0 <memchr>
   10bac:	9a04      	ldr	r2, [sp, #16]
   10bae:	b9d8      	cbnz	r0, 10be8 <_vfiprintf_r+0x12c>
   10bb0:	06d1      	lsls	r1, r2, #27
   10bb2:	bf44      	itt	mi
   10bb4:	2320      	movmi	r3, #32
   10bb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
   10bba:	0713      	lsls	r3, r2, #28
   10bbc:	bf44      	itt	mi
   10bbe:	232b      	movmi	r3, #43	; 0x2b
   10bc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
   10bc4:	f89a 3000 	ldrb.w	r3, [sl]
   10bc8:	2b2a      	cmp	r3, #42	; 0x2a
   10bca:	d015      	beq.n	10bf8 <_vfiprintf_r+0x13c>
   10bcc:	9a07      	ldr	r2, [sp, #28]
   10bce:	4654      	mov	r4, sl
   10bd0:	2000      	movs	r0, #0
   10bd2:	f04f 0c0a 	mov.w	ip, #10
   10bd6:	4621      	mov	r1, r4
   10bd8:	f811 3b01 	ldrb.w	r3, [r1], #1
   10bdc:	3b30      	subs	r3, #48	; 0x30
   10bde:	2b09      	cmp	r3, #9
   10be0:	d94e      	bls.n	10c80 <_vfiprintf_r+0x1c4>
   10be2:	b1b0      	cbz	r0, 10c12 <_vfiprintf_r+0x156>
   10be4:	9207      	str	r2, [sp, #28]
   10be6:	e014      	b.n	10c12 <_vfiprintf_r+0x156>
   10be8:	eba0 0308 	sub.w	r3, r0, r8
   10bec:	46a2      	mov	sl, r4
   10bee:	fa09 f303 	lsl.w	r3, r9, r3
   10bf2:	4313      	orrs	r3, r2
   10bf4:	9304      	str	r3, [sp, #16]
   10bf6:	e7d2      	b.n	10b9e <_vfiprintf_r+0xe2>
   10bf8:	9b03      	ldr	r3, [sp, #12]
   10bfa:	1d19      	adds	r1, r3, #4
   10bfc:	681b      	ldr	r3, [r3, #0]
   10bfe:	2b00      	cmp	r3, #0
   10c00:	9103      	str	r1, [sp, #12]
   10c02:	bfbb      	ittet	lt
   10c04:	425b      	neglt	r3, r3
   10c06:	f042 0202 	orrlt.w	r2, r2, #2
   10c0a:	9307      	strge	r3, [sp, #28]
   10c0c:	9307      	strlt	r3, [sp, #28]
   10c0e:	bfb8      	it	lt
   10c10:	9204      	strlt	r2, [sp, #16]
   10c12:	7823      	ldrb	r3, [r4, #0]
   10c14:	2b2e      	cmp	r3, #46	; 0x2e
   10c16:	d10c      	bne.n	10c32 <_vfiprintf_r+0x176>
   10c18:	7863      	ldrb	r3, [r4, #1]
   10c1a:	2b2a      	cmp	r3, #42	; 0x2a
   10c1c:	d135      	bne.n	10c8a <_vfiprintf_r+0x1ce>
   10c1e:	9b03      	ldr	r3, [sp, #12]
   10c20:	3402      	adds	r4, #2
   10c22:	1d1a      	adds	r2, r3, #4
   10c24:	681b      	ldr	r3, [r3, #0]
   10c26:	2b00      	cmp	r3, #0
   10c28:	9203      	str	r2, [sp, #12]
   10c2a:	bfb8      	it	lt
   10c2c:	f04f 33ff 	movlt.w	r3, #4294967295
   10c30:	9305      	str	r3, [sp, #20]
   10c32:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 10d18 <_vfiprintf_r+0x25c>
   10c36:	2203      	movs	r2, #3
   10c38:	7821      	ldrb	r1, [r4, #0]
   10c3a:	4650      	mov	r0, sl
   10c3c:	f005 fa48 	bl	160d0 <memchr>
   10c40:	b140      	cbz	r0, 10c54 <_vfiprintf_r+0x198>
   10c42:	2340      	movs	r3, #64	; 0x40
   10c44:	eba0 000a 	sub.w	r0, r0, sl
   10c48:	3401      	adds	r4, #1
   10c4a:	fa03 f000 	lsl.w	r0, r3, r0
   10c4e:	9b04      	ldr	r3, [sp, #16]
   10c50:	4303      	orrs	r3, r0
   10c52:	9304      	str	r3, [sp, #16]
   10c54:	f814 1b01 	ldrb.w	r1, [r4], #1
   10c58:	2206      	movs	r2, #6
   10c5a:	482c      	ldr	r0, [pc, #176]	; (10d0c <_vfiprintf_r+0x250>)
   10c5c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
   10c60:	f005 fa36 	bl	160d0 <memchr>
   10c64:	2800      	cmp	r0, #0
   10c66:	d03f      	beq.n	10ce8 <_vfiprintf_r+0x22c>
   10c68:	4b29      	ldr	r3, [pc, #164]	; (10d10 <_vfiprintf_r+0x254>)
   10c6a:	bb1b      	cbnz	r3, 10cb4 <_vfiprintf_r+0x1f8>
   10c6c:	9b03      	ldr	r3, [sp, #12]
   10c6e:	3307      	adds	r3, #7
   10c70:	f023 0307 	bic.w	r3, r3, #7
   10c74:	3308      	adds	r3, #8
   10c76:	9303      	str	r3, [sp, #12]
   10c78:	9b09      	ldr	r3, [sp, #36]	; 0x24
   10c7a:	443b      	add	r3, r7
   10c7c:	9309      	str	r3, [sp, #36]	; 0x24
   10c7e:	e767      	b.n	10b50 <_vfiprintf_r+0x94>
   10c80:	fb0c 3202 	mla	r2, ip, r2, r3
   10c84:	460c      	mov	r4, r1
   10c86:	2001      	movs	r0, #1
   10c88:	e7a5      	b.n	10bd6 <_vfiprintf_r+0x11a>
   10c8a:	2300      	movs	r3, #0
   10c8c:	3401      	adds	r4, #1
   10c8e:	f04f 0c0a 	mov.w	ip, #10
   10c92:	4619      	mov	r1, r3
   10c94:	9305      	str	r3, [sp, #20]
   10c96:	4620      	mov	r0, r4
   10c98:	f810 2b01 	ldrb.w	r2, [r0], #1
   10c9c:	3a30      	subs	r2, #48	; 0x30
   10c9e:	2a09      	cmp	r2, #9
   10ca0:	d903      	bls.n	10caa <_vfiprintf_r+0x1ee>
   10ca2:	2b00      	cmp	r3, #0
   10ca4:	d0c5      	beq.n	10c32 <_vfiprintf_r+0x176>
   10ca6:	9105      	str	r1, [sp, #20]
   10ca8:	e7c3      	b.n	10c32 <_vfiprintf_r+0x176>
   10caa:	fb0c 2101 	mla	r1, ip, r1, r2
   10cae:	4604      	mov	r4, r0
   10cb0:	2301      	movs	r3, #1
   10cb2:	e7f0      	b.n	10c96 <_vfiprintf_r+0x1da>
   10cb4:	ab03      	add	r3, sp, #12
   10cb6:	462a      	mov	r2, r5
   10cb8:	a904      	add	r1, sp, #16
   10cba:	4630      	mov	r0, r6
   10cbc:	9300      	str	r3, [sp, #0]
   10cbe:	4b15      	ldr	r3, [pc, #84]	; (10d14 <_vfiprintf_r+0x258>)
   10cc0:	f000 f82c 	bl	10d1c <_printf_float>
   10cc4:	4607      	mov	r7, r0
   10cc6:	1c78      	adds	r0, r7, #1
   10cc8:	d1d6      	bne.n	10c78 <_vfiprintf_r+0x1bc>
   10cca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   10ccc:	07d9      	lsls	r1, r3, #31
   10cce:	d405      	bmi.n	10cdc <_vfiprintf_r+0x220>
   10cd0:	89ab      	ldrh	r3, [r5, #12]
   10cd2:	059a      	lsls	r2, r3, #22
   10cd4:	d402      	bmi.n	10cdc <_vfiprintf_r+0x220>
   10cd6:	6da8      	ldr	r0, [r5, #88]	; 0x58
   10cd8:	f001 fdb6 	bl	12848 <__retarget_lock_release_recursive>
   10cdc:	89ab      	ldrh	r3, [r5, #12]
   10cde:	065b      	lsls	r3, r3, #25
   10ce0:	f53f af12 	bmi.w	10b08 <_vfiprintf_r+0x4c>
   10ce4:	9809      	ldr	r0, [sp, #36]	; 0x24
   10ce6:	e711      	b.n	10b0c <_vfiprintf_r+0x50>
   10ce8:	ab03      	add	r3, sp, #12
   10cea:	462a      	mov	r2, r5
   10cec:	a904      	add	r1, sp, #16
   10cee:	4630      	mov	r0, r6
   10cf0:	9300      	str	r3, [sp, #0]
   10cf2:	4b08      	ldr	r3, [pc, #32]	; (10d14 <_vfiprintf_r+0x258>)
   10cf4:	f000 fa3c 	bl	11170 <_printf_i>
   10cf8:	e7e4      	b.n	10cc4 <_vfiprintf_r+0x208>
   10cfa:	bf00      	nop
   10cfc:	000278b4 	.word	0x000278b4
   10d00:	000278d4 	.word	0x000278d4
   10d04:	00027894 	.word	0x00027894
   10d08:	00027a3d 	.word	0x00027a3d
   10d0c:	00027a47 	.word	0x00027a47
   10d10:	00010d1d 	.word	0x00010d1d
   10d14:	00016141 	.word	0x00016141
   10d18:	00027a43 	.word	0x00027a43

00010d1c <_printf_float>:
   10d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10d20:	b091      	sub	sp, #68	; 0x44
   10d22:	460c      	mov	r4, r1
   10d24:	4616      	mov	r6, r2
   10d26:	461f      	mov	r7, r3
   10d28:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
   10d2c:	4605      	mov	r5, r0
   10d2e:	f000 fe71 	bl	11a14 <_localeconv_r>
   10d32:	6803      	ldr	r3, [r0, #0]
   10d34:	4618      	mov	r0, r3
   10d36:	9309      	str	r3, [sp, #36]	; 0x24
   10d38:	f7f0 fbcc 	bl	14d4 <strlen>
   10d3c:	2300      	movs	r3, #0
   10d3e:	900a      	str	r0, [sp, #40]	; 0x28
   10d40:	930e      	str	r3, [sp, #56]	; 0x38
   10d42:	f8d8 3000 	ldr.w	r3, [r8]
   10d46:	f894 9018 	ldrb.w	r9, [r4, #24]
   10d4a:	3307      	adds	r3, #7
   10d4c:	f8d4 b000 	ldr.w	fp, [r4]
   10d50:	f023 0307 	bic.w	r3, r3, #7
   10d54:	f103 0208 	add.w	r2, r3, #8
   10d58:	f8c8 2000 	str.w	r2, [r8]
   10d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
   10d60:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
   10d64:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
   10d68:	f04f 32ff 	mov.w	r2, #4294967295
   10d6c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
   10d70:	4640      	mov	r0, r8
   10d72:	930b      	str	r3, [sp, #44]	; 0x2c
   10d74:	990b      	ldr	r1, [sp, #44]	; 0x2c
   10d76:	4b9b      	ldr	r3, [pc, #620]	; (10fe4 <_printf_float+0x2c8>)
   10d78:	f7f0 fb8c 	bl	1494 <__aeabi_dcmpun>
   10d7c:	bb70      	cbnz	r0, 10ddc <_printf_float+0xc0>
   10d7e:	f04f 32ff 	mov.w	r2, #4294967295
   10d82:	4b98      	ldr	r3, [pc, #608]	; (10fe4 <_printf_float+0x2c8>)
   10d84:	4640      	mov	r0, r8
   10d86:	990b      	ldr	r1, [sp, #44]	; 0x2c
   10d88:	f7ef fe1e 	bl	9c8 <__aeabi_dcmple>
   10d8c:	bb30      	cbnz	r0, 10ddc <_printf_float+0xc0>
   10d8e:	2200      	movs	r2, #0
   10d90:	2300      	movs	r3, #0
   10d92:	4640      	mov	r0, r8
   10d94:	4651      	mov	r1, sl
   10d96:	f7ef fe0d 	bl	9b4 <__aeabi_dcmplt>
   10d9a:	b110      	cbz	r0, 10da2 <_printf_float+0x86>
   10d9c:	232d      	movs	r3, #45	; 0x2d
   10d9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   10da2:	4b91      	ldr	r3, [pc, #580]	; (10fe8 <_printf_float+0x2cc>)
   10da4:	4891      	ldr	r0, [pc, #580]	; (10fec <_printf_float+0x2d0>)
   10da6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
   10daa:	bf94      	ite	ls
   10dac:	4698      	movls	r8, r3
   10dae:	4680      	movhi	r8, r0
   10db0:	2303      	movs	r3, #3
   10db2:	f04f 0a00 	mov.w	sl, #0
   10db6:	6123      	str	r3, [r4, #16]
   10db8:	f02b 0304 	bic.w	r3, fp, #4
   10dbc:	6023      	str	r3, [r4, #0]
   10dbe:	4633      	mov	r3, r6
   10dc0:	aa0f      	add	r2, sp, #60	; 0x3c
   10dc2:	4621      	mov	r1, r4
   10dc4:	4628      	mov	r0, r5
   10dc6:	9700      	str	r7, [sp, #0]
   10dc8:	f005 fa6a 	bl	162a0 <_printf_common>
   10dcc:	3001      	adds	r0, #1
   10dce:	f040 808f 	bne.w	10ef0 <_printf_float+0x1d4>
   10dd2:	f04f 30ff 	mov.w	r0, #4294967295
   10dd6:	b011      	add	sp, #68	; 0x44
   10dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10ddc:	4642      	mov	r2, r8
   10dde:	4653      	mov	r3, sl
   10de0:	4640      	mov	r0, r8
   10de2:	4651      	mov	r1, sl
   10de4:	f7f0 fb56 	bl	1494 <__aeabi_dcmpun>
   10de8:	b140      	cbz	r0, 10dfc <_printf_float+0xe0>
   10dea:	f1ba 0f00 	cmp.w	sl, #0
   10dee:	4880      	ldr	r0, [pc, #512]	; (10ff0 <_printf_float+0x2d4>)
   10df0:	bfbc      	itt	lt
   10df2:	232d      	movlt	r3, #45	; 0x2d
   10df4:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
   10df8:	4b7e      	ldr	r3, [pc, #504]	; (10ff4 <_printf_float+0x2d8>)
   10dfa:	e7d4      	b.n	10da6 <_printf_float+0x8a>
   10dfc:	6863      	ldr	r3, [r4, #4]
   10dfe:	f009 01df 	and.w	r1, r9, #223	; 0xdf
   10e02:	1c5a      	adds	r2, r3, #1
   10e04:	d142      	bne.n	10e8c <_printf_float+0x170>
   10e06:	2306      	movs	r3, #6
   10e08:	6063      	str	r3, [r4, #4]
   10e0a:	2200      	movs	r2, #0
   10e0c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
   10e10:	4628      	mov	r0, r5
   10e12:	910b      	str	r1, [sp, #44]	; 0x2c
   10e14:	9206      	str	r2, [sp, #24]
   10e16:	aa0e      	add	r2, sp, #56	; 0x38
   10e18:	6023      	str	r3, [r4, #0]
   10e1a:	e9cd 9204 	strd	r9, r2, [sp, #16]
   10e1e:	aa0d      	add	r2, sp, #52	; 0x34
   10e20:	9203      	str	r2, [sp, #12]
   10e22:	f10d 0233 	add.w	r2, sp, #51	; 0x33
   10e26:	e9cd 3201 	strd	r3, r2, [sp, #4]
   10e2a:	6863      	ldr	r3, [r4, #4]
   10e2c:	4642      	mov	r2, r8
   10e2e:	9300      	str	r3, [sp, #0]
   10e30:	4653      	mov	r3, sl
   10e32:	f005 f997 	bl	16164 <__cvt>
   10e36:	990b      	ldr	r1, [sp, #44]	; 0x2c
   10e38:	4680      	mov	r8, r0
   10e3a:	2947      	cmp	r1, #71	; 0x47
   10e3c:	990d      	ldr	r1, [sp, #52]	; 0x34
   10e3e:	d108      	bne.n	10e52 <_printf_float+0x136>
   10e40:	1cc8      	adds	r0, r1, #3
   10e42:	db02      	blt.n	10e4a <_printf_float+0x12e>
   10e44:	6863      	ldr	r3, [r4, #4]
   10e46:	4299      	cmp	r1, r3
   10e48:	dd40      	ble.n	10ecc <_printf_float+0x1b0>
   10e4a:	f1a9 0902 	sub.w	r9, r9, #2
   10e4e:	fa5f f989 	uxtb.w	r9, r9
   10e52:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
   10e56:	d81f      	bhi.n	10e98 <_printf_float+0x17c>
   10e58:	3901      	subs	r1, #1
   10e5a:	464a      	mov	r2, r9
   10e5c:	f104 0050 	add.w	r0, r4, #80	; 0x50
   10e60:	910d      	str	r1, [sp, #52]	; 0x34
   10e62:	f005 f9df 	bl	16224 <__exponent>
   10e66:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   10e68:	4682      	mov	sl, r0
   10e6a:	1813      	adds	r3, r2, r0
   10e6c:	2a01      	cmp	r2, #1
   10e6e:	6123      	str	r3, [r4, #16]
   10e70:	dc02      	bgt.n	10e78 <_printf_float+0x15c>
   10e72:	6822      	ldr	r2, [r4, #0]
   10e74:	07d2      	lsls	r2, r2, #31
   10e76:	d501      	bpl.n	10e7c <_printf_float+0x160>
   10e78:	3301      	adds	r3, #1
   10e7a:	6123      	str	r3, [r4, #16]
   10e7c:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
   10e80:	2b00      	cmp	r3, #0
   10e82:	d09c      	beq.n	10dbe <_printf_float+0xa2>
   10e84:	232d      	movs	r3, #45	; 0x2d
   10e86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   10e8a:	e798      	b.n	10dbe <_printf_float+0xa2>
   10e8c:	2947      	cmp	r1, #71	; 0x47
   10e8e:	d1bc      	bne.n	10e0a <_printf_float+0xee>
   10e90:	2b00      	cmp	r3, #0
   10e92:	d1ba      	bne.n	10e0a <_printf_float+0xee>
   10e94:	2301      	movs	r3, #1
   10e96:	e7b7      	b.n	10e08 <_printf_float+0xec>
   10e98:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
   10e9c:	d118      	bne.n	10ed0 <_printf_float+0x1b4>
   10e9e:	2900      	cmp	r1, #0
   10ea0:	6863      	ldr	r3, [r4, #4]
   10ea2:	dd0b      	ble.n	10ebc <_printf_float+0x1a0>
   10ea4:	6121      	str	r1, [r4, #16]
   10ea6:	b913      	cbnz	r3, 10eae <_printf_float+0x192>
   10ea8:	6822      	ldr	r2, [r4, #0]
   10eaa:	07d0      	lsls	r0, r2, #31
   10eac:	d502      	bpl.n	10eb4 <_printf_float+0x198>
   10eae:	3301      	adds	r3, #1
   10eb0:	440b      	add	r3, r1
   10eb2:	6123      	str	r3, [r4, #16]
   10eb4:	f04f 0a00 	mov.w	sl, #0
   10eb8:	65a1      	str	r1, [r4, #88]	; 0x58
   10eba:	e7df      	b.n	10e7c <_printf_float+0x160>
   10ebc:	b913      	cbnz	r3, 10ec4 <_printf_float+0x1a8>
   10ebe:	6822      	ldr	r2, [r4, #0]
   10ec0:	07d2      	lsls	r2, r2, #31
   10ec2:	d501      	bpl.n	10ec8 <_printf_float+0x1ac>
   10ec4:	3302      	adds	r3, #2
   10ec6:	e7f4      	b.n	10eb2 <_printf_float+0x196>
   10ec8:	2301      	movs	r3, #1
   10eca:	e7f2      	b.n	10eb2 <_printf_float+0x196>
   10ecc:	f04f 0967 	mov.w	r9, #103	; 0x67
   10ed0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   10ed2:	4299      	cmp	r1, r3
   10ed4:	db05      	blt.n	10ee2 <_printf_float+0x1c6>
   10ed6:	6823      	ldr	r3, [r4, #0]
   10ed8:	6121      	str	r1, [r4, #16]
   10eda:	07d8      	lsls	r0, r3, #31
   10edc:	d5ea      	bpl.n	10eb4 <_printf_float+0x198>
   10ede:	1c4b      	adds	r3, r1, #1
   10ee0:	e7e7      	b.n	10eb2 <_printf_float+0x196>
   10ee2:	2900      	cmp	r1, #0
   10ee4:	bfd4      	ite	le
   10ee6:	f1c1 0202 	rsble	r2, r1, #2
   10eea:	2201      	movgt	r2, #1
   10eec:	4413      	add	r3, r2
   10eee:	e7e0      	b.n	10eb2 <_printf_float+0x196>
   10ef0:	6823      	ldr	r3, [r4, #0]
   10ef2:	055a      	lsls	r2, r3, #21
   10ef4:	d407      	bmi.n	10f06 <_printf_float+0x1ea>
   10ef6:	6923      	ldr	r3, [r4, #16]
   10ef8:	4642      	mov	r2, r8
   10efa:	4631      	mov	r1, r6
   10efc:	4628      	mov	r0, r5
   10efe:	47b8      	blx	r7
   10f00:	3001      	adds	r0, #1
   10f02:	d12b      	bne.n	10f5c <_printf_float+0x240>
   10f04:	e765      	b.n	10dd2 <_printf_float+0xb6>
   10f06:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
   10f0a:	f240 80dc 	bls.w	110c6 <_printf_float+0x3aa>
   10f0e:	2200      	movs	r2, #0
   10f10:	2300      	movs	r3, #0
   10f12:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
   10f16:	f7ef fd43 	bl	9a0 <__aeabi_dcmpeq>
   10f1a:	2800      	cmp	r0, #0
   10f1c:	d033      	beq.n	10f86 <_printf_float+0x26a>
   10f1e:	2301      	movs	r3, #1
   10f20:	4a35      	ldr	r2, [pc, #212]	; (10ff8 <_printf_float+0x2dc>)
   10f22:	4631      	mov	r1, r6
   10f24:	4628      	mov	r0, r5
   10f26:	47b8      	blx	r7
   10f28:	3001      	adds	r0, #1
   10f2a:	f43f af52 	beq.w	10dd2 <_printf_float+0xb6>
   10f2e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
   10f32:	429a      	cmp	r2, r3
   10f34:	db02      	blt.n	10f3c <_printf_float+0x220>
   10f36:	6823      	ldr	r3, [r4, #0]
   10f38:	07d8      	lsls	r0, r3, #31
   10f3a:	d50f      	bpl.n	10f5c <_printf_float+0x240>
   10f3c:	4631      	mov	r1, r6
   10f3e:	4628      	mov	r0, r5
   10f40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
   10f44:	47b8      	blx	r7
   10f46:	3001      	adds	r0, #1
   10f48:	f43f af43 	beq.w	10dd2 <_printf_float+0xb6>
   10f4c:	f04f 0800 	mov.w	r8, #0
   10f50:	f104 091a 	add.w	r9, r4, #26
   10f54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   10f56:	3b01      	subs	r3, #1
   10f58:	4543      	cmp	r3, r8
   10f5a:	dc09      	bgt.n	10f70 <_printf_float+0x254>
   10f5c:	6823      	ldr	r3, [r4, #0]
   10f5e:	079b      	lsls	r3, r3, #30
   10f60:	f100 8101 	bmi.w	11166 <_printf_float+0x44a>
   10f64:	68e0      	ldr	r0, [r4, #12]
   10f66:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   10f68:	4298      	cmp	r0, r3
   10f6a:	bfb8      	it	lt
   10f6c:	4618      	movlt	r0, r3
   10f6e:	e732      	b.n	10dd6 <_printf_float+0xba>
   10f70:	2301      	movs	r3, #1
   10f72:	464a      	mov	r2, r9
   10f74:	4631      	mov	r1, r6
   10f76:	4628      	mov	r0, r5
   10f78:	47b8      	blx	r7
   10f7a:	3001      	adds	r0, #1
   10f7c:	f43f af29 	beq.w	10dd2 <_printf_float+0xb6>
   10f80:	f108 0801 	add.w	r8, r8, #1
   10f84:	e7e6      	b.n	10f54 <_printf_float+0x238>
   10f86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   10f88:	2b00      	cmp	r3, #0
   10f8a:	dc37      	bgt.n	10ffc <_printf_float+0x2e0>
   10f8c:	2301      	movs	r3, #1
   10f8e:	4a1a      	ldr	r2, [pc, #104]	; (10ff8 <_printf_float+0x2dc>)
   10f90:	4631      	mov	r1, r6
   10f92:	4628      	mov	r0, r5
   10f94:	47b8      	blx	r7
   10f96:	3001      	adds	r0, #1
   10f98:	f43f af1b 	beq.w	10dd2 <_printf_float+0xb6>
   10f9c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
   10fa0:	4313      	orrs	r3, r2
   10fa2:	d102      	bne.n	10faa <_printf_float+0x28e>
   10fa4:	6823      	ldr	r3, [r4, #0]
   10fa6:	07d9      	lsls	r1, r3, #31
   10fa8:	d5d8      	bpl.n	10f5c <_printf_float+0x240>
   10faa:	4631      	mov	r1, r6
   10fac:	4628      	mov	r0, r5
   10fae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
   10fb2:	47b8      	blx	r7
   10fb4:	3001      	adds	r0, #1
   10fb6:	f43f af0c 	beq.w	10dd2 <_printf_float+0xb6>
   10fba:	f04f 0900 	mov.w	r9, #0
   10fbe:	f104 0a1a 	add.w	sl, r4, #26
   10fc2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   10fc4:	425b      	negs	r3, r3
   10fc6:	454b      	cmp	r3, r9
   10fc8:	dc01      	bgt.n	10fce <_printf_float+0x2b2>
   10fca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   10fcc:	e794      	b.n	10ef8 <_printf_float+0x1dc>
   10fce:	2301      	movs	r3, #1
   10fd0:	4652      	mov	r2, sl
   10fd2:	4631      	mov	r1, r6
   10fd4:	4628      	mov	r0, r5
   10fd6:	47b8      	blx	r7
   10fd8:	3001      	adds	r0, #1
   10fda:	f43f aefa 	beq.w	10dd2 <_printf_float+0xb6>
   10fde:	f109 0901 	add.w	r9, r9, #1
   10fe2:	e7ee      	b.n	10fc2 <_printf_float+0x2a6>
   10fe4:	7fefffff 	.word	0x7fefffff
   10fe8:	00027a4e 	.word	0x00027a4e
   10fec:	00027a52 	.word	0x00027a52
   10ff0:	00027a5a 	.word	0x00027a5a
   10ff4:	00027a56 	.word	0x00027a56
   10ff8:	00027a5e 	.word	0x00027a5e
   10ffc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   10ffe:	6da3      	ldr	r3, [r4, #88]	; 0x58
   11000:	429a      	cmp	r2, r3
   11002:	bfa8      	it	ge
   11004:	461a      	movge	r2, r3
   11006:	2a00      	cmp	r2, #0
   11008:	4691      	mov	r9, r2
   1100a:	dc37      	bgt.n	1107c <_printf_float+0x360>
   1100c:	f04f 0b00 	mov.w	fp, #0
   11010:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
   11014:	f104 021a 	add.w	r2, r4, #26
   11018:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
   1101c:	ebaa 0309 	sub.w	r3, sl, r9
   11020:	455b      	cmp	r3, fp
   11022:	dc33      	bgt.n	1108c <_printf_float+0x370>
   11024:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
   11028:	429a      	cmp	r2, r3
   1102a:	db3b      	blt.n	110a4 <_printf_float+0x388>
   1102c:	6823      	ldr	r3, [r4, #0]
   1102e:	07da      	lsls	r2, r3, #31
   11030:	d438      	bmi.n	110a4 <_printf_float+0x388>
   11032:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   11034:	990d      	ldr	r1, [sp, #52]	; 0x34
   11036:	eba2 030a 	sub.w	r3, r2, sl
   1103a:	eba2 0901 	sub.w	r9, r2, r1
   1103e:	4599      	cmp	r9, r3
   11040:	bfa8      	it	ge
   11042:	4699      	movge	r9, r3
   11044:	f1b9 0f00 	cmp.w	r9, #0
   11048:	dc34      	bgt.n	110b4 <_printf_float+0x398>
   1104a:	f04f 0800 	mov.w	r8, #0
   1104e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
   11052:	f104 0a1a 	add.w	sl, r4, #26
   11056:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
   1105a:	1a9b      	subs	r3, r3, r2
   1105c:	eba3 0309 	sub.w	r3, r3, r9
   11060:	4543      	cmp	r3, r8
   11062:	f77f af7b 	ble.w	10f5c <_printf_float+0x240>
   11066:	2301      	movs	r3, #1
   11068:	4652      	mov	r2, sl
   1106a:	4631      	mov	r1, r6
   1106c:	4628      	mov	r0, r5
   1106e:	47b8      	blx	r7
   11070:	3001      	adds	r0, #1
   11072:	f43f aeae 	beq.w	10dd2 <_printf_float+0xb6>
   11076:	f108 0801 	add.w	r8, r8, #1
   1107a:	e7ec      	b.n	11056 <_printf_float+0x33a>
   1107c:	4613      	mov	r3, r2
   1107e:	4631      	mov	r1, r6
   11080:	4642      	mov	r2, r8
   11082:	4628      	mov	r0, r5
   11084:	47b8      	blx	r7
   11086:	3001      	adds	r0, #1
   11088:	d1c0      	bne.n	1100c <_printf_float+0x2f0>
   1108a:	e6a2      	b.n	10dd2 <_printf_float+0xb6>
   1108c:	2301      	movs	r3, #1
   1108e:	4631      	mov	r1, r6
   11090:	4628      	mov	r0, r5
   11092:	920b      	str	r2, [sp, #44]	; 0x2c
   11094:	47b8      	blx	r7
   11096:	3001      	adds	r0, #1
   11098:	f43f ae9b 	beq.w	10dd2 <_printf_float+0xb6>
   1109c:	f10b 0b01 	add.w	fp, fp, #1
   110a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   110a2:	e7b9      	b.n	11018 <_printf_float+0x2fc>
   110a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
   110a8:	4631      	mov	r1, r6
   110aa:	4628      	mov	r0, r5
   110ac:	47b8      	blx	r7
   110ae:	3001      	adds	r0, #1
   110b0:	d1bf      	bne.n	11032 <_printf_float+0x316>
   110b2:	e68e      	b.n	10dd2 <_printf_float+0xb6>
   110b4:	464b      	mov	r3, r9
   110b6:	eb08 020a 	add.w	r2, r8, sl
   110ba:	4631      	mov	r1, r6
   110bc:	4628      	mov	r0, r5
   110be:	47b8      	blx	r7
   110c0:	3001      	adds	r0, #1
   110c2:	d1c2      	bne.n	1104a <_printf_float+0x32e>
   110c4:	e685      	b.n	10dd2 <_printf_float+0xb6>
   110c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   110c8:	2a01      	cmp	r2, #1
   110ca:	dc01      	bgt.n	110d0 <_printf_float+0x3b4>
   110cc:	07db      	lsls	r3, r3, #31
   110ce:	d537      	bpl.n	11140 <_printf_float+0x424>
   110d0:	2301      	movs	r3, #1
   110d2:	4642      	mov	r2, r8
   110d4:	4631      	mov	r1, r6
   110d6:	4628      	mov	r0, r5
   110d8:	47b8      	blx	r7
   110da:	3001      	adds	r0, #1
   110dc:	f43f ae79 	beq.w	10dd2 <_printf_float+0xb6>
   110e0:	4631      	mov	r1, r6
   110e2:	4628      	mov	r0, r5
   110e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
   110e8:	47b8      	blx	r7
   110ea:	3001      	adds	r0, #1
   110ec:	f43f ae71 	beq.w	10dd2 <_printf_float+0xb6>
   110f0:	2200      	movs	r2, #0
   110f2:	2300      	movs	r3, #0
   110f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
   110f8:	f7ef fc52 	bl	9a0 <__aeabi_dcmpeq>
   110fc:	b9d8      	cbnz	r0, 11136 <_printf_float+0x41a>
   110fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   11100:	f108 0201 	add.w	r2, r8, #1
   11104:	3b01      	subs	r3, #1
   11106:	4631      	mov	r1, r6
   11108:	4628      	mov	r0, r5
   1110a:	47b8      	blx	r7
   1110c:	3001      	adds	r0, #1
   1110e:	d10e      	bne.n	1112e <_printf_float+0x412>
   11110:	e65f      	b.n	10dd2 <_printf_float+0xb6>
   11112:	2301      	movs	r3, #1
   11114:	464a      	mov	r2, r9
   11116:	4631      	mov	r1, r6
   11118:	4628      	mov	r0, r5
   1111a:	47b8      	blx	r7
   1111c:	3001      	adds	r0, #1
   1111e:	f43f ae58 	beq.w	10dd2 <_printf_float+0xb6>
   11122:	f108 0801 	add.w	r8, r8, #1
   11126:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   11128:	3b01      	subs	r3, #1
   1112a:	4543      	cmp	r3, r8
   1112c:	dcf1      	bgt.n	11112 <_printf_float+0x3f6>
   1112e:	4653      	mov	r3, sl
   11130:	f104 0250 	add.w	r2, r4, #80	; 0x50
   11134:	e6e1      	b.n	10efa <_printf_float+0x1de>
   11136:	f04f 0800 	mov.w	r8, #0
   1113a:	f104 091a 	add.w	r9, r4, #26
   1113e:	e7f2      	b.n	11126 <_printf_float+0x40a>
   11140:	2301      	movs	r3, #1
   11142:	4642      	mov	r2, r8
   11144:	e7df      	b.n	11106 <_printf_float+0x3ea>
   11146:	2301      	movs	r3, #1
   11148:	464a      	mov	r2, r9
   1114a:	4631      	mov	r1, r6
   1114c:	4628      	mov	r0, r5
   1114e:	47b8      	blx	r7
   11150:	3001      	adds	r0, #1
   11152:	f43f ae3e 	beq.w	10dd2 <_printf_float+0xb6>
   11156:	f108 0801 	add.w	r8, r8, #1
   1115a:	68e3      	ldr	r3, [r4, #12]
   1115c:	990f      	ldr	r1, [sp, #60]	; 0x3c
   1115e:	1a5b      	subs	r3, r3, r1
   11160:	4543      	cmp	r3, r8
   11162:	dcf0      	bgt.n	11146 <_printf_float+0x42a>
   11164:	e6fe      	b.n	10f64 <_printf_float+0x248>
   11166:	f04f 0800 	mov.w	r8, #0
   1116a:	f104 0919 	add.w	r9, r4, #25
   1116e:	e7f4      	b.n	1115a <_printf_float+0x43e>

00011170 <_printf_i>:
   11170:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   11174:	460c      	mov	r4, r1
   11176:	4691      	mov	r9, r2
   11178:	4680      	mov	r8, r0
   1117a:	469a      	mov	sl, r3
   1117c:	7e27      	ldrb	r7, [r4, #24]
   1117e:	f104 0243 	add.w	r2, r4, #67	; 0x43
   11182:	990c      	ldr	r1, [sp, #48]	; 0x30
   11184:	2f78      	cmp	r7, #120	; 0x78
   11186:	d807      	bhi.n	11198 <_printf_i+0x28>
   11188:	2f62      	cmp	r7, #98	; 0x62
   1118a:	d80a      	bhi.n	111a2 <_printf_i+0x32>
   1118c:	2f00      	cmp	r7, #0
   1118e:	f000 80d8 	beq.w	11342 <_printf_i+0x1d2>
   11192:	2f58      	cmp	r7, #88	; 0x58
   11194:	f000 80a3 	beq.w	112de <_printf_i+0x16e>
   11198:	f104 0642 	add.w	r6, r4, #66	; 0x42
   1119c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
   111a0:	e03a      	b.n	11218 <_printf_i+0xa8>
   111a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
   111a6:	2b15      	cmp	r3, #21
   111a8:	d8f6      	bhi.n	11198 <_printf_i+0x28>
   111aa:	a001      	add	r0, pc, #4	; (adr r0, 111b0 <_printf_i+0x40>)
   111ac:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
   111b0:	00011209 	.word	0x00011209
   111b4:	0001121d 	.word	0x0001121d
   111b8:	00011199 	.word	0x00011199
   111bc:	00011199 	.word	0x00011199
   111c0:	00011199 	.word	0x00011199
   111c4:	00011199 	.word	0x00011199
   111c8:	0001121d 	.word	0x0001121d
   111cc:	00011199 	.word	0x00011199
   111d0:	00011199 	.word	0x00011199
   111d4:	00011199 	.word	0x00011199
   111d8:	00011199 	.word	0x00011199
   111dc:	00011329 	.word	0x00011329
   111e0:	0001124d 	.word	0x0001124d
   111e4:	0001130b 	.word	0x0001130b
   111e8:	00011199 	.word	0x00011199
   111ec:	00011199 	.word	0x00011199
   111f0:	0001134b 	.word	0x0001134b
   111f4:	00011199 	.word	0x00011199
   111f8:	0001124d 	.word	0x0001124d
   111fc:	00011199 	.word	0x00011199
   11200:	00011199 	.word	0x00011199
   11204:	00011313 	.word	0x00011313
   11208:	680b      	ldr	r3, [r1, #0]
   1120a:	f104 0642 	add.w	r6, r4, #66	; 0x42
   1120e:	1d1a      	adds	r2, r3, #4
   11210:	681b      	ldr	r3, [r3, #0]
   11212:	600a      	str	r2, [r1, #0]
   11214:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
   11218:	2301      	movs	r3, #1
   1121a:	e0a3      	b.n	11364 <_printf_i+0x1f4>
   1121c:	6825      	ldr	r5, [r4, #0]
   1121e:	6808      	ldr	r0, [r1, #0]
   11220:	062e      	lsls	r6, r5, #24
   11222:	f100 0304 	add.w	r3, r0, #4
   11226:	d50a      	bpl.n	1123e <_printf_i+0xce>
   11228:	6805      	ldr	r5, [r0, #0]
   1122a:	600b      	str	r3, [r1, #0]
   1122c:	2d00      	cmp	r5, #0
   1122e:	da03      	bge.n	11238 <_printf_i+0xc8>
   11230:	232d      	movs	r3, #45	; 0x2d
   11232:	426d      	negs	r5, r5
   11234:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   11238:	485e      	ldr	r0, [pc, #376]	; (113b4 <_printf_i+0x244>)
   1123a:	230a      	movs	r3, #10
   1123c:	e019      	b.n	11272 <_printf_i+0x102>
   1123e:	f015 0f40 	tst.w	r5, #64	; 0x40
   11242:	6805      	ldr	r5, [r0, #0]
   11244:	600b      	str	r3, [r1, #0]
   11246:	bf18      	it	ne
   11248:	b22d      	sxthne	r5, r5
   1124a:	e7ef      	b.n	1122c <_printf_i+0xbc>
   1124c:	680b      	ldr	r3, [r1, #0]
   1124e:	6825      	ldr	r5, [r4, #0]
   11250:	1d18      	adds	r0, r3, #4
   11252:	6008      	str	r0, [r1, #0]
   11254:	0628      	lsls	r0, r5, #24
   11256:	d501      	bpl.n	1125c <_printf_i+0xec>
   11258:	681d      	ldr	r5, [r3, #0]
   1125a:	e002      	b.n	11262 <_printf_i+0xf2>
   1125c:	0669      	lsls	r1, r5, #25
   1125e:	d5fb      	bpl.n	11258 <_printf_i+0xe8>
   11260:	881d      	ldrh	r5, [r3, #0]
   11262:	2f6f      	cmp	r7, #111	; 0x6f
   11264:	4853      	ldr	r0, [pc, #332]	; (113b4 <_printf_i+0x244>)
   11266:	bf0c      	ite	eq
   11268:	2308      	moveq	r3, #8
   1126a:	230a      	movne	r3, #10
   1126c:	2100      	movs	r1, #0
   1126e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
   11272:	6866      	ldr	r6, [r4, #4]
   11274:	2e00      	cmp	r6, #0
   11276:	60a6      	str	r6, [r4, #8]
   11278:	bfa2      	ittt	ge
   1127a:	6821      	ldrge	r1, [r4, #0]
   1127c:	f021 0104 	bicge.w	r1, r1, #4
   11280:	6021      	strge	r1, [r4, #0]
   11282:	b90d      	cbnz	r5, 11288 <_printf_i+0x118>
   11284:	2e00      	cmp	r6, #0
   11286:	d04d      	beq.n	11324 <_printf_i+0x1b4>
   11288:	4616      	mov	r6, r2
   1128a:	fbb5 f1f3 	udiv	r1, r5, r3
   1128e:	fb03 5711 	mls	r7, r3, r1, r5
   11292:	5dc7      	ldrb	r7, [r0, r7]
   11294:	f806 7d01 	strb.w	r7, [r6, #-1]!
   11298:	462f      	mov	r7, r5
   1129a:	460d      	mov	r5, r1
   1129c:	42bb      	cmp	r3, r7
   1129e:	d9f4      	bls.n	1128a <_printf_i+0x11a>
   112a0:	2b08      	cmp	r3, #8
   112a2:	d10b      	bne.n	112bc <_printf_i+0x14c>
   112a4:	6823      	ldr	r3, [r4, #0]
   112a6:	07df      	lsls	r7, r3, #31
   112a8:	d508      	bpl.n	112bc <_printf_i+0x14c>
   112aa:	6923      	ldr	r3, [r4, #16]
   112ac:	6861      	ldr	r1, [r4, #4]
   112ae:	4299      	cmp	r1, r3
   112b0:	bfde      	ittt	le
   112b2:	2330      	movle	r3, #48	; 0x30
   112b4:	f806 3c01 	strble.w	r3, [r6, #-1]
   112b8:	f106 36ff 	addle.w	r6, r6, #4294967295
   112bc:	1b92      	subs	r2, r2, r6
   112be:	6122      	str	r2, [r4, #16]
   112c0:	464b      	mov	r3, r9
   112c2:	aa03      	add	r2, sp, #12
   112c4:	4621      	mov	r1, r4
   112c6:	4640      	mov	r0, r8
   112c8:	f8cd a000 	str.w	sl, [sp]
   112cc:	f004 ffe8 	bl	162a0 <_printf_common>
   112d0:	3001      	adds	r0, #1
   112d2:	d14c      	bne.n	1136e <_printf_i+0x1fe>
   112d4:	f04f 30ff 	mov.w	r0, #4294967295
   112d8:	b004      	add	sp, #16
   112da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   112de:	4835      	ldr	r0, [pc, #212]	; (113b4 <_printf_i+0x244>)
   112e0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
   112e4:	6823      	ldr	r3, [r4, #0]
   112e6:	680e      	ldr	r6, [r1, #0]
   112e8:	061f      	lsls	r7, r3, #24
   112ea:	f856 5b04 	ldr.w	r5, [r6], #4
   112ee:	600e      	str	r6, [r1, #0]
   112f0:	d514      	bpl.n	1131c <_printf_i+0x1ac>
   112f2:	07d9      	lsls	r1, r3, #31
   112f4:	bf44      	itt	mi
   112f6:	f043 0320 	orrmi.w	r3, r3, #32
   112fa:	6023      	strmi	r3, [r4, #0]
   112fc:	b91d      	cbnz	r5, 11306 <_printf_i+0x196>
   112fe:	6823      	ldr	r3, [r4, #0]
   11300:	f023 0320 	bic.w	r3, r3, #32
   11304:	6023      	str	r3, [r4, #0]
   11306:	2310      	movs	r3, #16
   11308:	e7b0      	b.n	1126c <_printf_i+0xfc>
   1130a:	6823      	ldr	r3, [r4, #0]
   1130c:	f043 0320 	orr.w	r3, r3, #32
   11310:	6023      	str	r3, [r4, #0]
   11312:	2378      	movs	r3, #120	; 0x78
   11314:	4828      	ldr	r0, [pc, #160]	; (113b8 <_printf_i+0x248>)
   11316:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
   1131a:	e7e3      	b.n	112e4 <_printf_i+0x174>
   1131c:	065e      	lsls	r6, r3, #25
   1131e:	bf48      	it	mi
   11320:	b2ad      	uxthmi	r5, r5
   11322:	e7e6      	b.n	112f2 <_printf_i+0x182>
   11324:	4616      	mov	r6, r2
   11326:	e7bb      	b.n	112a0 <_printf_i+0x130>
   11328:	680b      	ldr	r3, [r1, #0]
   1132a:	6826      	ldr	r6, [r4, #0]
   1132c:	1d1d      	adds	r5, r3, #4
   1132e:	6960      	ldr	r0, [r4, #20]
   11330:	600d      	str	r5, [r1, #0]
   11332:	0635      	lsls	r5, r6, #24
   11334:	681b      	ldr	r3, [r3, #0]
   11336:	d501      	bpl.n	1133c <_printf_i+0x1cc>
   11338:	6018      	str	r0, [r3, #0]
   1133a:	e002      	b.n	11342 <_printf_i+0x1d2>
   1133c:	0671      	lsls	r1, r6, #25
   1133e:	d5fb      	bpl.n	11338 <_printf_i+0x1c8>
   11340:	8018      	strh	r0, [r3, #0]
   11342:	2300      	movs	r3, #0
   11344:	4616      	mov	r6, r2
   11346:	6123      	str	r3, [r4, #16]
   11348:	e7ba      	b.n	112c0 <_printf_i+0x150>
   1134a:	680b      	ldr	r3, [r1, #0]
   1134c:	1d1a      	adds	r2, r3, #4
   1134e:	600a      	str	r2, [r1, #0]
   11350:	2100      	movs	r1, #0
   11352:	681e      	ldr	r6, [r3, #0]
   11354:	6862      	ldr	r2, [r4, #4]
   11356:	4630      	mov	r0, r6
   11358:	f004 feba 	bl	160d0 <memchr>
   1135c:	b108      	cbz	r0, 11362 <_printf_i+0x1f2>
   1135e:	1b80      	subs	r0, r0, r6
   11360:	6060      	str	r0, [r4, #4]
   11362:	6863      	ldr	r3, [r4, #4]
   11364:	6123      	str	r3, [r4, #16]
   11366:	2300      	movs	r3, #0
   11368:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   1136c:	e7a8      	b.n	112c0 <_printf_i+0x150>
   1136e:	6923      	ldr	r3, [r4, #16]
   11370:	4632      	mov	r2, r6
   11372:	4649      	mov	r1, r9
   11374:	4640      	mov	r0, r8
   11376:	47d0      	blx	sl
   11378:	3001      	adds	r0, #1
   1137a:	d0ab      	beq.n	112d4 <_printf_i+0x164>
   1137c:	6823      	ldr	r3, [r4, #0]
   1137e:	079b      	lsls	r3, r3, #30
   11380:	d413      	bmi.n	113aa <_printf_i+0x23a>
   11382:	68e0      	ldr	r0, [r4, #12]
   11384:	9b03      	ldr	r3, [sp, #12]
   11386:	4298      	cmp	r0, r3
   11388:	bfb8      	it	lt
   1138a:	4618      	movlt	r0, r3
   1138c:	e7a4      	b.n	112d8 <_printf_i+0x168>
   1138e:	2301      	movs	r3, #1
   11390:	4632      	mov	r2, r6
   11392:	4649      	mov	r1, r9
   11394:	4640      	mov	r0, r8
   11396:	47d0      	blx	sl
   11398:	3001      	adds	r0, #1
   1139a:	d09b      	beq.n	112d4 <_printf_i+0x164>
   1139c:	3501      	adds	r5, #1
   1139e:	68e3      	ldr	r3, [r4, #12]
   113a0:	9903      	ldr	r1, [sp, #12]
   113a2:	1a5b      	subs	r3, r3, r1
   113a4:	42ab      	cmp	r3, r5
   113a6:	dcf2      	bgt.n	1138e <_printf_i+0x21e>
   113a8:	e7eb      	b.n	11382 <_printf_i+0x212>
   113aa:	2500      	movs	r5, #0
   113ac:	f104 0619 	add.w	r6, r4, #25
   113b0:	e7f5      	b.n	1139e <_printf_i+0x22e>
   113b2:	bf00      	nop
   113b4:	00027a60 	.word	0x00027a60
   113b8:	00027a71 	.word	0x00027a71

000113bc <_sbrk_r>:
   113bc:	b538      	push	{r3, r4, r5, lr}
   113be:	2300      	movs	r3, #0
   113c0:	4d05      	ldr	r5, [pc, #20]	; (113d8 <_sbrk_r+0x1c>)
   113c2:	4604      	mov	r4, r0
   113c4:	4608      	mov	r0, r1
   113c6:	602b      	str	r3, [r5, #0]
   113c8:	f7f3 fb9e 	bl	4b08 <_sbrk>
   113cc:	1c43      	adds	r3, r0, #1
   113ce:	d102      	bne.n	113d6 <_sbrk_r+0x1a>
   113d0:	682b      	ldr	r3, [r5, #0]
   113d2:	b103      	cbz	r3, 113d6 <_sbrk_r+0x1a>
   113d4:	6023      	str	r3, [r4, #0]
   113d6:	bd38      	pop	{r3, r4, r5, pc}
   113d8:	20007630 	.word	0x20007630

000113dc <raise>:
   113dc:	4b02      	ldr	r3, [pc, #8]	; (113e8 <raise+0xc>)
   113de:	4601      	mov	r1, r0
   113e0:	6818      	ldr	r0, [r3, #0]
   113e2:	f004 bfcd 	b.w	16380 <_raise_r>
   113e6:	bf00      	nop
   113e8:	200000cc 	.word	0x200000cc

000113ec <_kill_r>:
   113ec:	b538      	push	{r3, r4, r5, lr}
   113ee:	2300      	movs	r3, #0
   113f0:	4d06      	ldr	r5, [pc, #24]	; (1140c <_kill_r+0x20>)
   113f2:	4604      	mov	r4, r0
   113f4:	4608      	mov	r0, r1
   113f6:	4611      	mov	r1, r2
   113f8:	602b      	str	r3, [r5, #0]
   113fa:	f001 fa0b 	bl	12814 <_kill>
   113fe:	1c43      	adds	r3, r0, #1
   11400:	d102      	bne.n	11408 <_kill_r+0x1c>
   11402:	682b      	ldr	r3, [r5, #0]
   11404:	b103      	cbz	r3, 11408 <_kill_r+0x1c>
   11406:	6023      	str	r3, [r4, #0]
   11408:	bd38      	pop	{r3, r4, r5, pc}
   1140a:	bf00      	nop
   1140c:	20007630 	.word	0x20007630

00011410 <strtok>:
   11410:	4b13      	ldr	r3, [pc, #76]	; (11460 <strtok+0x50>)
   11412:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11416:	681f      	ldr	r7, [r3, #0]
   11418:	4605      	mov	r5, r0
   1141a:	460e      	mov	r6, r1
   1141c:	6dbc      	ldr	r4, [r7, #88]	; 0x58
   1141e:	b9b4      	cbnz	r4, 1144e <strtok+0x3e>
   11420:	2050      	movs	r0, #80	; 0x50
   11422:	f7ff fa93 	bl	1094c <malloc>
   11426:	65b8      	str	r0, [r7, #88]	; 0x58
   11428:	6184      	str	r4, [r0, #24]
   1142a:	7704      	strb	r4, [r0, #28]
   1142c:	6244      	str	r4, [r0, #36]	; 0x24
   1142e:	e9c0 4400 	strd	r4, r4, [r0]
   11432:	e9c0 4402 	strd	r4, r4, [r0, #8]
   11436:	e9c0 4404 	strd	r4, r4, [r0, #16]
   1143a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
   1143e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
   11442:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
   11446:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
   1144a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
   1144e:	6dba      	ldr	r2, [r7, #88]	; 0x58
   11450:	4631      	mov	r1, r6
   11452:	4628      	mov	r0, r5
   11454:	2301      	movs	r3, #1
   11456:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   1145a:	f004 bfed 	b.w	16438 <__strtok_r>
   1145e:	bf00      	nop
   11460:	200000cc 	.word	0x200000cc

00011464 <_strtol_l.isra.0>:
   11464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   11468:	468c      	mov	ip, r1
   1146a:	4686      	mov	lr, r0
   1146c:	4e38      	ldr	r6, [pc, #224]	; (11550 <_strtol_l.isra.0+0xec>)
   1146e:	4660      	mov	r0, ip
   11470:	f81c 4b01 	ldrb.w	r4, [ip], #1
   11474:	5da5      	ldrb	r5, [r4, r6]
   11476:	f015 0508 	ands.w	r5, r5, #8
   1147a:	d1f8      	bne.n	1146e <_strtol_l.isra.0+0xa>
   1147c:	2c2d      	cmp	r4, #45	; 0x2d
   1147e:	d133      	bne.n	114e8 <_strtol_l.isra.0+0x84>
   11480:	f89c 4000 	ldrb.w	r4, [ip]
   11484:	f04f 0801 	mov.w	r8, #1
   11488:	f100 0c02 	add.w	ip, r0, #2
   1148c:	2b00      	cmp	r3, #0
   1148e:	d05b      	beq.n	11548 <_strtol_l.isra.0+0xe4>
   11490:	2b10      	cmp	r3, #16
   11492:	d10c      	bne.n	114ae <_strtol_l.isra.0+0x4a>
   11494:	2c30      	cmp	r4, #48	; 0x30
   11496:	d10a      	bne.n	114ae <_strtol_l.isra.0+0x4a>
   11498:	f89c 0000 	ldrb.w	r0, [ip]
   1149c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
   114a0:	2858      	cmp	r0, #88	; 0x58
   114a2:	d14c      	bne.n	1153e <_strtol_l.isra.0+0xda>
   114a4:	f89c 4001 	ldrb.w	r4, [ip, #1]
   114a8:	2310      	movs	r3, #16
   114aa:	f10c 0c02 	add.w	ip, ip, #2
   114ae:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
   114b2:	2600      	movs	r6, #0
   114b4:	3f01      	subs	r7, #1
   114b6:	4630      	mov	r0, r6
   114b8:	fbb7 f9f3 	udiv	r9, r7, r3
   114bc:	fb03 7a19 	mls	sl, r3, r9, r7
   114c0:	f1a4 0530 	sub.w	r5, r4, #48	; 0x30
   114c4:	2d09      	cmp	r5, #9
   114c6:	d817      	bhi.n	114f8 <_strtol_l.isra.0+0x94>
   114c8:	462c      	mov	r4, r5
   114ca:	42a3      	cmp	r3, r4
   114cc:	dd23      	ble.n	11516 <_strtol_l.isra.0+0xb2>
   114ce:	1c75      	adds	r5, r6, #1
   114d0:	d007      	beq.n	114e2 <_strtol_l.isra.0+0x7e>
   114d2:	4581      	cmp	r9, r0
   114d4:	d31c      	bcc.n	11510 <_strtol_l.isra.0+0xac>
   114d6:	d101      	bne.n	114dc <_strtol_l.isra.0+0x78>
   114d8:	45a2      	cmp	sl, r4
   114da:	db19      	blt.n	11510 <_strtol_l.isra.0+0xac>
   114dc:	fb00 4003 	mla	r0, r0, r3, r4
   114e0:	2601      	movs	r6, #1
   114e2:	f81c 4b01 	ldrb.w	r4, [ip], #1
   114e6:	e7eb      	b.n	114c0 <_strtol_l.isra.0+0x5c>
   114e8:	2c2b      	cmp	r4, #43	; 0x2b
   114ea:	46a8      	mov	r8, r5
   114ec:	bf04      	itt	eq
   114ee:	f89c 4000 	ldrbeq.w	r4, [ip]
   114f2:	f100 0c02 	addeq.w	ip, r0, #2
   114f6:	e7c9      	b.n	1148c <_strtol_l.isra.0+0x28>
   114f8:	f1a4 0541 	sub.w	r5, r4, #65	; 0x41
   114fc:	2d19      	cmp	r5, #25
   114fe:	d801      	bhi.n	11504 <_strtol_l.isra.0+0xa0>
   11500:	3c37      	subs	r4, #55	; 0x37
   11502:	e7e2      	b.n	114ca <_strtol_l.isra.0+0x66>
   11504:	f1a4 0561 	sub.w	r5, r4, #97	; 0x61
   11508:	2d19      	cmp	r5, #25
   1150a:	d804      	bhi.n	11516 <_strtol_l.isra.0+0xb2>
   1150c:	3c57      	subs	r4, #87	; 0x57
   1150e:	e7dc      	b.n	114ca <_strtol_l.isra.0+0x66>
   11510:	f04f 36ff 	mov.w	r6, #4294967295
   11514:	e7e5      	b.n	114e2 <_strtol_l.isra.0+0x7e>
   11516:	1c73      	adds	r3, r6, #1
   11518:	d106      	bne.n	11528 <_strtol_l.isra.0+0xc4>
   1151a:	2322      	movs	r3, #34	; 0x22
   1151c:	4638      	mov	r0, r7
   1151e:	f8ce 3000 	str.w	r3, [lr]
   11522:	b942      	cbnz	r2, 11536 <_strtol_l.isra.0+0xd2>
   11524:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   11528:	f1b8 0f00 	cmp.w	r8, #0
   1152c:	d000      	beq.n	11530 <_strtol_l.isra.0+0xcc>
   1152e:	4240      	negs	r0, r0
   11530:	2a00      	cmp	r2, #0
   11532:	d0f7      	beq.n	11524 <_strtol_l.isra.0+0xc0>
   11534:	b10e      	cbz	r6, 1153a <_strtol_l.isra.0+0xd6>
   11536:	f10c 31ff 	add.w	r1, ip, #4294967295
   1153a:	6011      	str	r1, [r2, #0]
   1153c:	e7f2      	b.n	11524 <_strtol_l.isra.0+0xc0>
   1153e:	2430      	movs	r4, #48	; 0x30
   11540:	2b00      	cmp	r3, #0
   11542:	d1b4      	bne.n	114ae <_strtol_l.isra.0+0x4a>
   11544:	2308      	movs	r3, #8
   11546:	e7b2      	b.n	114ae <_strtol_l.isra.0+0x4a>
   11548:	2c30      	cmp	r4, #48	; 0x30
   1154a:	d0a5      	beq.n	11498 <_strtol_l.isra.0+0x34>
   1154c:	230a      	movs	r3, #10
   1154e:	e7ae      	b.n	114ae <_strtol_l.isra.0+0x4a>
   11550:	0002793d 	.word	0x0002793d

00011554 <strtol>:
   11554:	4613      	mov	r3, r2
   11556:	460a      	mov	r2, r1
   11558:	4601      	mov	r1, r0
   1155a:	4802      	ldr	r0, [pc, #8]	; (11564 <strtol+0x10>)
   1155c:	6800      	ldr	r0, [r0, #0]
   1155e:	f7ff bf81 	b.w	11464 <_strtol_l.isra.0>
   11562:	bf00      	nop
   11564:	200000cc 	.word	0x200000cc

00011568 <viprintf>:
   11568:	4b09      	ldr	r3, [pc, #36]	; (11590 <viprintf+0x28>)
   1156a:	b570      	push	{r4, r5, r6, lr}
   1156c:	681c      	ldr	r4, [r3, #0]
   1156e:	4605      	mov	r5, r0
   11570:	460e      	mov	r6, r1
   11572:	b124      	cbz	r4, 1157e <viprintf+0x16>
   11574:	69a3      	ldr	r3, [r4, #24]
   11576:	b913      	cbnz	r3, 1157e <viprintf+0x16>
   11578:	4620      	mov	r0, r4
   1157a:	f000 f9cd 	bl	11918 <__sinit>
   1157e:	4633      	mov	r3, r6
   11580:	462a      	mov	r2, r5
   11582:	68a1      	ldr	r1, [r4, #8]
   11584:	4620      	mov	r0, r4
   11586:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   1158a:	f7ff ba97 	b.w	10abc <_vfiprintf_r>
   1158e:	bf00      	nop
   11590:	200000cc 	.word	0x200000cc

00011594 <__swbuf_r>:
   11594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11596:	460e      	mov	r6, r1
   11598:	4614      	mov	r4, r2
   1159a:	4605      	mov	r5, r0
   1159c:	b118      	cbz	r0, 115a6 <__swbuf_r+0x12>
   1159e:	6983      	ldr	r3, [r0, #24]
   115a0:	b90b      	cbnz	r3, 115a6 <__swbuf_r+0x12>
   115a2:	f000 f9b9 	bl	11918 <__sinit>
   115a6:	4b21      	ldr	r3, [pc, #132]	; (1162c <__swbuf_r+0x98>)
   115a8:	429c      	cmp	r4, r3
   115aa:	d12b      	bne.n	11604 <__swbuf_r+0x70>
   115ac:	686c      	ldr	r4, [r5, #4]
   115ae:	69a3      	ldr	r3, [r4, #24]
   115b0:	60a3      	str	r3, [r4, #8]
   115b2:	89a3      	ldrh	r3, [r4, #12]
   115b4:	071a      	lsls	r2, r3, #28
   115b6:	d52f      	bpl.n	11618 <__swbuf_r+0x84>
   115b8:	6923      	ldr	r3, [r4, #16]
   115ba:	b36b      	cbz	r3, 11618 <__swbuf_r+0x84>
   115bc:	6923      	ldr	r3, [r4, #16]
   115be:	b2f6      	uxtb	r6, r6
   115c0:	6820      	ldr	r0, [r4, #0]
   115c2:	4637      	mov	r7, r6
   115c4:	1ac0      	subs	r0, r0, r3
   115c6:	6963      	ldr	r3, [r4, #20]
   115c8:	4283      	cmp	r3, r0
   115ca:	dc04      	bgt.n	115d6 <__swbuf_r+0x42>
   115cc:	4621      	mov	r1, r4
   115ce:	4628      	mov	r0, r5
   115d0:	f000 f924 	bl	1181c <_fflush_r>
   115d4:	bb30      	cbnz	r0, 11624 <__swbuf_r+0x90>
   115d6:	68a3      	ldr	r3, [r4, #8]
   115d8:	3001      	adds	r0, #1
   115da:	3b01      	subs	r3, #1
   115dc:	60a3      	str	r3, [r4, #8]
   115de:	6823      	ldr	r3, [r4, #0]
   115e0:	1c5a      	adds	r2, r3, #1
   115e2:	6022      	str	r2, [r4, #0]
   115e4:	701e      	strb	r6, [r3, #0]
   115e6:	6963      	ldr	r3, [r4, #20]
   115e8:	4283      	cmp	r3, r0
   115ea:	d004      	beq.n	115f6 <__swbuf_r+0x62>
   115ec:	89a3      	ldrh	r3, [r4, #12]
   115ee:	07db      	lsls	r3, r3, #31
   115f0:	d506      	bpl.n	11600 <__swbuf_r+0x6c>
   115f2:	2e0a      	cmp	r6, #10
   115f4:	d104      	bne.n	11600 <__swbuf_r+0x6c>
   115f6:	4621      	mov	r1, r4
   115f8:	4628      	mov	r0, r5
   115fa:	f000 f90f 	bl	1181c <_fflush_r>
   115fe:	b988      	cbnz	r0, 11624 <__swbuf_r+0x90>
   11600:	4638      	mov	r0, r7
   11602:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11604:	4b0a      	ldr	r3, [pc, #40]	; (11630 <__swbuf_r+0x9c>)
   11606:	429c      	cmp	r4, r3
   11608:	d101      	bne.n	1160e <__swbuf_r+0x7a>
   1160a:	68ac      	ldr	r4, [r5, #8]
   1160c:	e7cf      	b.n	115ae <__swbuf_r+0x1a>
   1160e:	4b09      	ldr	r3, [pc, #36]	; (11634 <__swbuf_r+0xa0>)
   11610:	429c      	cmp	r4, r3
   11612:	bf08      	it	eq
   11614:	68ec      	ldreq	r4, [r5, #12]
   11616:	e7ca      	b.n	115ae <__swbuf_r+0x1a>
   11618:	4621      	mov	r1, r4
   1161a:	4628      	mov	r0, r5
   1161c:	f000 f80c 	bl	11638 <__swsetup_r>
   11620:	2800      	cmp	r0, #0
   11622:	d0cb      	beq.n	115bc <__swbuf_r+0x28>
   11624:	f04f 37ff 	mov.w	r7, #4294967295
   11628:	e7ea      	b.n	11600 <__swbuf_r+0x6c>
   1162a:	bf00      	nop
   1162c:	000278b4 	.word	0x000278b4
   11630:	000278d4 	.word	0x000278d4
   11634:	00027894 	.word	0x00027894

00011638 <__swsetup_r>:
   11638:	4b32      	ldr	r3, [pc, #200]	; (11704 <__swsetup_r+0xcc>)
   1163a:	b570      	push	{r4, r5, r6, lr}
   1163c:	681d      	ldr	r5, [r3, #0]
   1163e:	4606      	mov	r6, r0
   11640:	460c      	mov	r4, r1
   11642:	b125      	cbz	r5, 1164e <__swsetup_r+0x16>
   11644:	69ab      	ldr	r3, [r5, #24]
   11646:	b913      	cbnz	r3, 1164e <__swsetup_r+0x16>
   11648:	4628      	mov	r0, r5
   1164a:	f000 f965 	bl	11918 <__sinit>
   1164e:	4b2e      	ldr	r3, [pc, #184]	; (11708 <__swsetup_r+0xd0>)
   11650:	429c      	cmp	r4, r3
   11652:	d10f      	bne.n	11674 <__swsetup_r+0x3c>
   11654:	686c      	ldr	r4, [r5, #4]
   11656:	89a3      	ldrh	r3, [r4, #12]
   11658:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   1165c:	0719      	lsls	r1, r3, #28
   1165e:	d42c      	bmi.n	116ba <__swsetup_r+0x82>
   11660:	06dd      	lsls	r5, r3, #27
   11662:	d411      	bmi.n	11688 <__swsetup_r+0x50>
   11664:	2309      	movs	r3, #9
   11666:	6033      	str	r3, [r6, #0]
   11668:	f042 0340 	orr.w	r3, r2, #64	; 0x40
   1166c:	f04f 30ff 	mov.w	r0, #4294967295
   11670:	81a3      	strh	r3, [r4, #12]
   11672:	e03e      	b.n	116f2 <__swsetup_r+0xba>
   11674:	4b25      	ldr	r3, [pc, #148]	; (1170c <__swsetup_r+0xd4>)
   11676:	429c      	cmp	r4, r3
   11678:	d101      	bne.n	1167e <__swsetup_r+0x46>
   1167a:	68ac      	ldr	r4, [r5, #8]
   1167c:	e7eb      	b.n	11656 <__swsetup_r+0x1e>
   1167e:	4b24      	ldr	r3, [pc, #144]	; (11710 <__swsetup_r+0xd8>)
   11680:	429c      	cmp	r4, r3
   11682:	bf08      	it	eq
   11684:	68ec      	ldreq	r4, [r5, #12]
   11686:	e7e6      	b.n	11656 <__swsetup_r+0x1e>
   11688:	0758      	lsls	r0, r3, #29
   1168a:	d512      	bpl.n	116b2 <__swsetup_r+0x7a>
   1168c:	6b61      	ldr	r1, [r4, #52]	; 0x34
   1168e:	b141      	cbz	r1, 116a2 <__swsetup_r+0x6a>
   11690:	f104 0344 	add.w	r3, r4, #68	; 0x44
   11694:	4299      	cmp	r1, r3
   11696:	d002      	beq.n	1169e <__swsetup_r+0x66>
   11698:	4630      	mov	r0, r6
   1169a:	f7ff f967 	bl	1096c <_free_r>
   1169e:	2300      	movs	r3, #0
   116a0:	6363      	str	r3, [r4, #52]	; 0x34
   116a2:	89a3      	ldrh	r3, [r4, #12]
   116a4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
   116a8:	81a3      	strh	r3, [r4, #12]
   116aa:	2300      	movs	r3, #0
   116ac:	6063      	str	r3, [r4, #4]
   116ae:	6923      	ldr	r3, [r4, #16]
   116b0:	6023      	str	r3, [r4, #0]
   116b2:	89a3      	ldrh	r3, [r4, #12]
   116b4:	f043 0308 	orr.w	r3, r3, #8
   116b8:	81a3      	strh	r3, [r4, #12]
   116ba:	6923      	ldr	r3, [r4, #16]
   116bc:	b94b      	cbnz	r3, 116d2 <__swsetup_r+0x9a>
   116be:	89a3      	ldrh	r3, [r4, #12]
   116c0:	f403 7320 	and.w	r3, r3, #640	; 0x280
   116c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   116c8:	d003      	beq.n	116d2 <__swsetup_r+0x9a>
   116ca:	4621      	mov	r1, r4
   116cc:	4630      	mov	r0, r6
   116ce:	f000 f9a5 	bl	11a1c <__smakebuf_r>
   116d2:	89a0      	ldrh	r0, [r4, #12]
   116d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   116d8:	f010 0301 	ands.w	r3, r0, #1
   116dc:	d00a      	beq.n	116f4 <__swsetup_r+0xbc>
   116de:	2300      	movs	r3, #0
   116e0:	60a3      	str	r3, [r4, #8]
   116e2:	6963      	ldr	r3, [r4, #20]
   116e4:	425b      	negs	r3, r3
   116e6:	61a3      	str	r3, [r4, #24]
   116e8:	6923      	ldr	r3, [r4, #16]
   116ea:	b943      	cbnz	r3, 116fe <__swsetup_r+0xc6>
   116ec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
   116f0:	d1ba      	bne.n	11668 <__swsetup_r+0x30>
   116f2:	bd70      	pop	{r4, r5, r6, pc}
   116f4:	0781      	lsls	r1, r0, #30
   116f6:	bf58      	it	pl
   116f8:	6963      	ldrpl	r3, [r4, #20]
   116fa:	60a3      	str	r3, [r4, #8]
   116fc:	e7f4      	b.n	116e8 <__swsetup_r+0xb0>
   116fe:	2000      	movs	r0, #0
   11700:	e7f7      	b.n	116f2 <__swsetup_r+0xba>
   11702:	bf00      	nop
   11704:	200000cc 	.word	0x200000cc
   11708:	000278b4 	.word	0x000278b4
   1170c:	000278d4 	.word	0x000278d4
   11710:	00027894 	.word	0x00027894

00011714 <__sflush_r>:
   11714:	898a      	ldrh	r2, [r1, #12]
   11716:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1171a:	4605      	mov	r5, r0
   1171c:	0710      	lsls	r0, r2, #28
   1171e:	460c      	mov	r4, r1
   11720:	d458      	bmi.n	117d4 <__sflush_r+0xc0>
   11722:	684b      	ldr	r3, [r1, #4]
   11724:	2b00      	cmp	r3, #0
   11726:	dc05      	bgt.n	11734 <__sflush_r+0x20>
   11728:	6c0b      	ldr	r3, [r1, #64]	; 0x40
   1172a:	2b00      	cmp	r3, #0
   1172c:	dc02      	bgt.n	11734 <__sflush_r+0x20>
   1172e:	2000      	movs	r0, #0
   11730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   11734:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   11736:	2e00      	cmp	r6, #0
   11738:	d0f9      	beq.n	1172e <__sflush_r+0x1a>
   1173a:	2300      	movs	r3, #0
   1173c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
   11740:	682f      	ldr	r7, [r5, #0]
   11742:	602b      	str	r3, [r5, #0]
   11744:	d032      	beq.n	117ac <__sflush_r+0x98>
   11746:	6d60      	ldr	r0, [r4, #84]	; 0x54
   11748:	89a3      	ldrh	r3, [r4, #12]
   1174a:	075a      	lsls	r2, r3, #29
   1174c:	d505      	bpl.n	1175a <__sflush_r+0x46>
   1174e:	6863      	ldr	r3, [r4, #4]
   11750:	1ac0      	subs	r0, r0, r3
   11752:	6b63      	ldr	r3, [r4, #52]	; 0x34
   11754:	b10b      	cbz	r3, 1175a <__sflush_r+0x46>
   11756:	6c23      	ldr	r3, [r4, #64]	; 0x40
   11758:	1ac0      	subs	r0, r0, r3
   1175a:	2300      	movs	r3, #0
   1175c:	4602      	mov	r2, r0
   1175e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   11760:	4628      	mov	r0, r5
   11762:	6a21      	ldr	r1, [r4, #32]
   11764:	47b0      	blx	r6
   11766:	1c43      	adds	r3, r0, #1
   11768:	89a3      	ldrh	r3, [r4, #12]
   1176a:	d106      	bne.n	1177a <__sflush_r+0x66>
   1176c:	6829      	ldr	r1, [r5, #0]
   1176e:	291d      	cmp	r1, #29
   11770:	d82c      	bhi.n	117cc <__sflush_r+0xb8>
   11772:	4a29      	ldr	r2, [pc, #164]	; (11818 <__sflush_r+0x104>)
   11774:	40ca      	lsrs	r2, r1
   11776:	07d6      	lsls	r6, r2, #31
   11778:	d528      	bpl.n	117cc <__sflush_r+0xb8>
   1177a:	2200      	movs	r2, #0
   1177c:	04d9      	lsls	r1, r3, #19
   1177e:	6062      	str	r2, [r4, #4]
   11780:	6922      	ldr	r2, [r4, #16]
   11782:	6022      	str	r2, [r4, #0]
   11784:	d504      	bpl.n	11790 <__sflush_r+0x7c>
   11786:	1c42      	adds	r2, r0, #1
   11788:	d101      	bne.n	1178e <__sflush_r+0x7a>
   1178a:	682b      	ldr	r3, [r5, #0]
   1178c:	b903      	cbnz	r3, 11790 <__sflush_r+0x7c>
   1178e:	6560      	str	r0, [r4, #84]	; 0x54
   11790:	6b61      	ldr	r1, [r4, #52]	; 0x34
   11792:	602f      	str	r7, [r5, #0]
   11794:	2900      	cmp	r1, #0
   11796:	d0ca      	beq.n	1172e <__sflush_r+0x1a>
   11798:	f104 0344 	add.w	r3, r4, #68	; 0x44
   1179c:	4299      	cmp	r1, r3
   1179e:	d002      	beq.n	117a6 <__sflush_r+0x92>
   117a0:	4628      	mov	r0, r5
   117a2:	f7ff f8e3 	bl	1096c <_free_r>
   117a6:	2000      	movs	r0, #0
   117a8:	6360      	str	r0, [r4, #52]	; 0x34
   117aa:	e7c1      	b.n	11730 <__sflush_r+0x1c>
   117ac:	6a21      	ldr	r1, [r4, #32]
   117ae:	2301      	movs	r3, #1
   117b0:	4628      	mov	r0, r5
   117b2:	47b0      	blx	r6
   117b4:	1c41      	adds	r1, r0, #1
   117b6:	d1c7      	bne.n	11748 <__sflush_r+0x34>
   117b8:	682b      	ldr	r3, [r5, #0]
   117ba:	2b00      	cmp	r3, #0
   117bc:	d0c4      	beq.n	11748 <__sflush_r+0x34>
   117be:	2b1d      	cmp	r3, #29
   117c0:	d001      	beq.n	117c6 <__sflush_r+0xb2>
   117c2:	2b16      	cmp	r3, #22
   117c4:	d101      	bne.n	117ca <__sflush_r+0xb6>
   117c6:	602f      	str	r7, [r5, #0]
   117c8:	e7b1      	b.n	1172e <__sflush_r+0x1a>
   117ca:	89a3      	ldrh	r3, [r4, #12]
   117cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   117d0:	81a3      	strh	r3, [r4, #12]
   117d2:	e7ad      	b.n	11730 <__sflush_r+0x1c>
   117d4:	690f      	ldr	r7, [r1, #16]
   117d6:	2f00      	cmp	r7, #0
   117d8:	d0a9      	beq.n	1172e <__sflush_r+0x1a>
   117da:	0793      	lsls	r3, r2, #30
   117dc:	680e      	ldr	r6, [r1, #0]
   117de:	600f      	str	r7, [r1, #0]
   117e0:	bf0c      	ite	eq
   117e2:	694b      	ldreq	r3, [r1, #20]
   117e4:	2300      	movne	r3, #0
   117e6:	eba6 0807 	sub.w	r8, r6, r7
   117ea:	608b      	str	r3, [r1, #8]
   117ec:	f1b8 0f00 	cmp.w	r8, #0
   117f0:	dd9d      	ble.n	1172e <__sflush_r+0x1a>
   117f2:	4643      	mov	r3, r8
   117f4:	463a      	mov	r2, r7
   117f6:	6a21      	ldr	r1, [r4, #32]
   117f8:	4628      	mov	r0, r5
   117fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   117fc:	47b0      	blx	r6
   117fe:	2800      	cmp	r0, #0
   11800:	dc06      	bgt.n	11810 <__sflush_r+0xfc>
   11802:	89a3      	ldrh	r3, [r4, #12]
   11804:	f04f 30ff 	mov.w	r0, #4294967295
   11808:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   1180c:	81a3      	strh	r3, [r4, #12]
   1180e:	e78f      	b.n	11730 <__sflush_r+0x1c>
   11810:	4407      	add	r7, r0
   11812:	eba8 0800 	sub.w	r8, r8, r0
   11816:	e7e9      	b.n	117ec <__sflush_r+0xd8>
   11818:	20400001 	.word	0x20400001

0001181c <_fflush_r>:
   1181c:	b538      	push	{r3, r4, r5, lr}
   1181e:	690b      	ldr	r3, [r1, #16]
   11820:	4605      	mov	r5, r0
   11822:	460c      	mov	r4, r1
   11824:	b913      	cbnz	r3, 1182c <_fflush_r+0x10>
   11826:	2500      	movs	r5, #0
   11828:	4628      	mov	r0, r5
   1182a:	bd38      	pop	{r3, r4, r5, pc}
   1182c:	b118      	cbz	r0, 11836 <_fflush_r+0x1a>
   1182e:	6983      	ldr	r3, [r0, #24]
   11830:	b90b      	cbnz	r3, 11836 <_fflush_r+0x1a>
   11832:	f000 f871 	bl	11918 <__sinit>
   11836:	4b14      	ldr	r3, [pc, #80]	; (11888 <_fflush_r+0x6c>)
   11838:	429c      	cmp	r4, r3
   1183a:	d11b      	bne.n	11874 <_fflush_r+0x58>
   1183c:	686c      	ldr	r4, [r5, #4]
   1183e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   11842:	2b00      	cmp	r3, #0
   11844:	d0ef      	beq.n	11826 <_fflush_r+0xa>
   11846:	6e62      	ldr	r2, [r4, #100]	; 0x64
   11848:	07d0      	lsls	r0, r2, #31
   1184a:	d404      	bmi.n	11856 <_fflush_r+0x3a>
   1184c:	0599      	lsls	r1, r3, #22
   1184e:	d402      	bmi.n	11856 <_fflush_r+0x3a>
   11850:	6da0      	ldr	r0, [r4, #88]	; 0x58
   11852:	f000 fff1 	bl	12838 <__retarget_lock_acquire_recursive>
   11856:	4628      	mov	r0, r5
   11858:	4621      	mov	r1, r4
   1185a:	f7ff ff5b 	bl	11714 <__sflush_r>
   1185e:	6e63      	ldr	r3, [r4, #100]	; 0x64
   11860:	4605      	mov	r5, r0
   11862:	07da      	lsls	r2, r3, #31
   11864:	d4e0      	bmi.n	11828 <_fflush_r+0xc>
   11866:	89a3      	ldrh	r3, [r4, #12]
   11868:	059b      	lsls	r3, r3, #22
   1186a:	d4dd      	bmi.n	11828 <_fflush_r+0xc>
   1186c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1186e:	f000 ffeb 	bl	12848 <__retarget_lock_release_recursive>
   11872:	e7d9      	b.n	11828 <_fflush_r+0xc>
   11874:	4b05      	ldr	r3, [pc, #20]	; (1188c <_fflush_r+0x70>)
   11876:	429c      	cmp	r4, r3
   11878:	d101      	bne.n	1187e <_fflush_r+0x62>
   1187a:	68ac      	ldr	r4, [r5, #8]
   1187c:	e7df      	b.n	1183e <_fflush_r+0x22>
   1187e:	4b04      	ldr	r3, [pc, #16]	; (11890 <_fflush_r+0x74>)
   11880:	429c      	cmp	r4, r3
   11882:	bf08      	it	eq
   11884:	68ec      	ldreq	r4, [r5, #12]
   11886:	e7da      	b.n	1183e <_fflush_r+0x22>
   11888:	000278b4 	.word	0x000278b4
   1188c:	000278d4 	.word	0x000278d4
   11890:	00027894 	.word	0x00027894

00011894 <std>:
   11894:	2300      	movs	r3, #0
   11896:	b510      	push	{r4, lr}
   11898:	4604      	mov	r4, r0
   1189a:	6083      	str	r3, [r0, #8]
   1189c:	8181      	strh	r1, [r0, #12]
   1189e:	4619      	mov	r1, r3
   118a0:	6643      	str	r3, [r0, #100]	; 0x64
   118a2:	81c2      	strh	r2, [r0, #14]
   118a4:	2208      	movs	r2, #8
   118a6:	6183      	str	r3, [r0, #24]
   118a8:	e9c0 3300 	strd	r3, r3, [r0]
   118ac:	e9c0 3304 	strd	r3, r3, [r0, #16]
   118b0:	305c      	adds	r0, #92	; 0x5c
   118b2:	f004 fc28 	bl	16106 <memset>
   118b6:	4b05      	ldr	r3, [pc, #20]	; (118cc <std+0x38>)
   118b8:	6224      	str	r4, [r4, #32]
   118ba:	6263      	str	r3, [r4, #36]	; 0x24
   118bc:	4b04      	ldr	r3, [pc, #16]	; (118d0 <std+0x3c>)
   118be:	62a3      	str	r3, [r4, #40]	; 0x28
   118c0:	4b04      	ldr	r3, [pc, #16]	; (118d4 <std+0x40>)
   118c2:	62e3      	str	r3, [r4, #44]	; 0x2c
   118c4:	4b04      	ldr	r3, [pc, #16]	; (118d8 <std+0x44>)
   118c6:	6323      	str	r3, [r4, #48]	; 0x30
   118c8:	bd10      	pop	{r4, pc}
   118ca:	bf00      	nop
   118cc:	00016bf9 	.word	0x00016bf9
   118d0:	00016c1b 	.word	0x00016c1b
   118d4:	00016c53 	.word	0x00016c53
   118d8:	00016c77 	.word	0x00016c77

000118dc <_cleanup_r>:
   118dc:	4901      	ldr	r1, [pc, #4]	; (118e4 <_cleanup_r+0x8>)
   118de:	f004 be78 	b.w	165d2 <_fwalk_reent>
   118e2:	bf00      	nop
   118e4:	0001181d 	.word	0x0001181d

000118e8 <__sfp_lock_acquire>:
   118e8:	4801      	ldr	r0, [pc, #4]	; (118f0 <__sfp_lock_acquire+0x8>)
   118ea:	f000 bfa5 	b.w	12838 <__retarget_lock_acquire_recursive>
   118ee:	bf00      	nop
   118f0:	200002c8 	.word	0x200002c8

000118f4 <__sfp_lock_release>:
   118f4:	4801      	ldr	r0, [pc, #4]	; (118fc <__sfp_lock_release+0x8>)
   118f6:	f000 bfa7 	b.w	12848 <__retarget_lock_release_recursive>
   118fa:	bf00      	nop
   118fc:	200002c8 	.word	0x200002c8

00011900 <__sinit_lock_acquire>:
   11900:	4801      	ldr	r0, [pc, #4]	; (11908 <__sinit_lock_acquire+0x8>)
   11902:	f000 bf99 	b.w	12838 <__retarget_lock_acquire_recursive>
   11906:	bf00      	nop
   11908:	200002dc 	.word	0x200002dc

0001190c <__sinit_lock_release>:
   1190c:	4801      	ldr	r0, [pc, #4]	; (11914 <__sinit_lock_release+0x8>)
   1190e:	f000 bf9b 	b.w	12848 <__retarget_lock_release_recursive>
   11912:	bf00      	nop
   11914:	200002dc 	.word	0x200002dc

00011918 <__sinit>:
   11918:	b510      	push	{r4, lr}
   1191a:	4604      	mov	r4, r0
   1191c:	f7ff fff0 	bl	11900 <__sinit_lock_acquire>
   11920:	69a3      	ldr	r3, [r4, #24]
   11922:	b11b      	cbz	r3, 1192c <__sinit+0x14>
   11924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   11928:	f7ff bff0 	b.w	1190c <__sinit_lock_release>
   1192c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
   11930:	6523      	str	r3, [r4, #80]	; 0x50
   11932:	4620      	mov	r0, r4
   11934:	4b12      	ldr	r3, [pc, #72]	; (11980 <__sinit+0x68>)
   11936:	4a13      	ldr	r2, [pc, #76]	; (11984 <__sinit+0x6c>)
   11938:	681b      	ldr	r3, [r3, #0]
   1193a:	62a2      	str	r2, [r4, #40]	; 0x28
   1193c:	42a3      	cmp	r3, r4
   1193e:	bf04      	itt	eq
   11940:	2301      	moveq	r3, #1
   11942:	61a3      	streq	r3, [r4, #24]
   11944:	f000 f820 	bl	11988 <__sfp>
   11948:	6060      	str	r0, [r4, #4]
   1194a:	4620      	mov	r0, r4
   1194c:	f000 f81c 	bl	11988 <__sfp>
   11950:	60a0      	str	r0, [r4, #8]
   11952:	4620      	mov	r0, r4
   11954:	f000 f818 	bl	11988 <__sfp>
   11958:	2200      	movs	r2, #0
   1195a:	2104      	movs	r1, #4
   1195c:	60e0      	str	r0, [r4, #12]
   1195e:	6860      	ldr	r0, [r4, #4]
   11960:	f7ff ff98 	bl	11894 <std>
   11964:	2201      	movs	r2, #1
   11966:	2109      	movs	r1, #9
   11968:	68a0      	ldr	r0, [r4, #8]
   1196a:	f7ff ff93 	bl	11894 <std>
   1196e:	2202      	movs	r2, #2
   11970:	2112      	movs	r1, #18
   11972:	68e0      	ldr	r0, [r4, #12]
   11974:	f7ff ff8e 	bl	11894 <std>
   11978:	2301      	movs	r3, #1
   1197a:	61a3      	str	r3, [r4, #24]
   1197c:	e7d2      	b.n	11924 <__sinit+0xc>
   1197e:	bf00      	nop
   11980:	00027890 	.word	0x00027890
   11984:	000118dd 	.word	0x000118dd

00011988 <__sfp>:
   11988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1198a:	4607      	mov	r7, r0
   1198c:	f7ff ffac 	bl	118e8 <__sfp_lock_acquire>
   11990:	4b1e      	ldr	r3, [pc, #120]	; (11a0c <__sfp+0x84>)
   11992:	681e      	ldr	r6, [r3, #0]
   11994:	69b3      	ldr	r3, [r6, #24]
   11996:	b913      	cbnz	r3, 1199e <__sfp+0x16>
   11998:	4630      	mov	r0, r6
   1199a:	f7ff ffbd 	bl	11918 <__sinit>
   1199e:	3648      	adds	r6, #72	; 0x48
   119a0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
   119a4:	3b01      	subs	r3, #1
   119a6:	d503      	bpl.n	119b0 <__sfp+0x28>
   119a8:	6833      	ldr	r3, [r6, #0]
   119aa:	b30b      	cbz	r3, 119f0 <__sfp+0x68>
   119ac:	6836      	ldr	r6, [r6, #0]
   119ae:	e7f7      	b.n	119a0 <__sfp+0x18>
   119b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
   119b4:	b9d5      	cbnz	r5, 119ec <__sfp+0x64>
   119b6:	4b16      	ldr	r3, [pc, #88]	; (11a10 <__sfp+0x88>)
   119b8:	f104 0058 	add.w	r0, r4, #88	; 0x58
   119bc:	6665      	str	r5, [r4, #100]	; 0x64
   119be:	60e3      	str	r3, [r4, #12]
   119c0:	f000 ff31 	bl	12826 <__retarget_lock_init_recursive>
   119c4:	f7ff ff96 	bl	118f4 <__sfp_lock_release>
   119c8:	2208      	movs	r2, #8
   119ca:	4629      	mov	r1, r5
   119cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
   119d0:	6025      	str	r5, [r4, #0]
   119d2:	61a5      	str	r5, [r4, #24]
   119d4:	e9c4 5501 	strd	r5, r5, [r4, #4]
   119d8:	e9c4 5504 	strd	r5, r5, [r4, #16]
   119dc:	f004 fb93 	bl	16106 <memset>
   119e0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
   119e4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
   119e8:	4620      	mov	r0, r4
   119ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   119ec:	3468      	adds	r4, #104	; 0x68
   119ee:	e7d9      	b.n	119a4 <__sfp+0x1c>
   119f0:	2104      	movs	r1, #4
   119f2:	4638      	mov	r0, r7
   119f4:	f004 fdd7 	bl	165a6 <__sfmoreglue>
   119f8:	4604      	mov	r4, r0
   119fa:	6030      	str	r0, [r6, #0]
   119fc:	2800      	cmp	r0, #0
   119fe:	d1d5      	bne.n	119ac <__sfp+0x24>
   11a00:	f7ff ff78 	bl	118f4 <__sfp_lock_release>
   11a04:	230c      	movs	r3, #12
   11a06:	603b      	str	r3, [r7, #0]
   11a08:	e7ee      	b.n	119e8 <__sfp+0x60>
   11a0a:	bf00      	nop
   11a0c:	00027890 	.word	0x00027890
   11a10:	ffff0001 	.word	0xffff0001

00011a14 <_localeconv_r>:
   11a14:	4800      	ldr	r0, [pc, #0]	; (11a18 <_localeconv_r+0x4>)
   11a16:	4770      	bx	lr
   11a18:	20000220 	.word	0x20000220

00011a1c <__smakebuf_r>:
   11a1c:	898b      	ldrh	r3, [r1, #12]
   11a1e:	b573      	push	{r0, r1, r4, r5, r6, lr}
   11a20:	079d      	lsls	r5, r3, #30
   11a22:	4606      	mov	r6, r0
   11a24:	460c      	mov	r4, r1
   11a26:	d507      	bpl.n	11a38 <__smakebuf_r+0x1c>
   11a28:	f104 0347 	add.w	r3, r4, #71	; 0x47
   11a2c:	6023      	str	r3, [r4, #0]
   11a2e:	6123      	str	r3, [r4, #16]
   11a30:	2301      	movs	r3, #1
   11a32:	6163      	str	r3, [r4, #20]
   11a34:	b002      	add	sp, #8
   11a36:	bd70      	pop	{r4, r5, r6, pc}
   11a38:	ab01      	add	r3, sp, #4
   11a3a:	466a      	mov	r2, sp
   11a3c:	f004 fde8 	bl	16610 <__swhatbuf_r>
   11a40:	9900      	ldr	r1, [sp, #0]
   11a42:	4605      	mov	r5, r0
   11a44:	4630      	mov	r0, r6
   11a46:	f7fe ffdf 	bl	10a08 <_malloc_r>
   11a4a:	b948      	cbnz	r0, 11a60 <__smakebuf_r+0x44>
   11a4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   11a50:	059a      	lsls	r2, r3, #22
   11a52:	d4ef      	bmi.n	11a34 <__smakebuf_r+0x18>
   11a54:	f023 0303 	bic.w	r3, r3, #3
   11a58:	f043 0302 	orr.w	r3, r3, #2
   11a5c:	81a3      	strh	r3, [r4, #12]
   11a5e:	e7e3      	b.n	11a28 <__smakebuf_r+0xc>
   11a60:	4b0d      	ldr	r3, [pc, #52]	; (11a98 <__smakebuf_r+0x7c>)
   11a62:	62b3      	str	r3, [r6, #40]	; 0x28
   11a64:	89a3      	ldrh	r3, [r4, #12]
   11a66:	6020      	str	r0, [r4, #0]
   11a68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   11a6c:	6120      	str	r0, [r4, #16]
   11a6e:	81a3      	strh	r3, [r4, #12]
   11a70:	9b00      	ldr	r3, [sp, #0]
   11a72:	6163      	str	r3, [r4, #20]
   11a74:	9b01      	ldr	r3, [sp, #4]
   11a76:	b15b      	cbz	r3, 11a90 <__smakebuf_r+0x74>
   11a78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   11a7c:	4630      	mov	r0, r6
   11a7e:	f000 f89b 	bl	11bb8 <_isatty_r>
   11a82:	b128      	cbz	r0, 11a90 <__smakebuf_r+0x74>
   11a84:	89a3      	ldrh	r3, [r4, #12]
   11a86:	f023 0303 	bic.w	r3, r3, #3
   11a8a:	f043 0301 	orr.w	r3, r3, #1
   11a8e:	81a3      	strh	r3, [r4, #12]
   11a90:	89a0      	ldrh	r0, [r4, #12]
   11a92:	4305      	orrs	r5, r0
   11a94:	81a5      	strh	r5, [r4, #12]
   11a96:	e7cd      	b.n	11a34 <__smakebuf_r+0x18>
   11a98:	000118dd 	.word	0x000118dd

00011a9c <__malloc_lock>:
   11a9c:	4801      	ldr	r0, [pc, #4]	; (11aa4 <__malloc_lock+0x8>)
   11a9e:	f000 becb 	b.w	12838 <__retarget_lock_acquire_recursive>
   11aa2:	bf00      	nop
   11aa4:	200002b4 	.word	0x200002b4

00011aa8 <__malloc_unlock>:
   11aa8:	4801      	ldr	r0, [pc, #4]	; (11ab0 <__malloc_unlock+0x8>)
   11aaa:	f000 becd 	b.w	12848 <__retarget_lock_release_recursive>
   11aae:	bf00      	nop
   11ab0:	200002b4 	.word	0x200002b4

00011ab4 <__pow5mult>:
   11ab4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   11ab8:	4615      	mov	r5, r2
   11aba:	f012 0203 	ands.w	r2, r2, #3
   11abe:	4606      	mov	r6, r0
   11ac0:	460f      	mov	r7, r1
   11ac2:	d007      	beq.n	11ad4 <__pow5mult+0x20>
   11ac4:	3a01      	subs	r2, #1
   11ac6:	4c21      	ldr	r4, [pc, #132]	; (11b4c <__pow5mult+0x98>)
   11ac8:	2300      	movs	r3, #0
   11aca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
   11ace:	f004 fe0e 	bl	166ee <__multadd>
   11ad2:	4607      	mov	r7, r0
   11ad4:	10ad      	asrs	r5, r5, #2
   11ad6:	d035      	beq.n	11b44 <__pow5mult+0x90>
   11ad8:	6a74      	ldr	r4, [r6, #36]	; 0x24
   11ada:	b93c      	cbnz	r4, 11aec <__pow5mult+0x38>
   11adc:	2010      	movs	r0, #16
   11ade:	f7fe ff35 	bl	1094c <malloc>
   11ae2:	6270      	str	r0, [r6, #36]	; 0x24
   11ae4:	6004      	str	r4, [r0, #0]
   11ae6:	60c4      	str	r4, [r0, #12]
   11ae8:	e9c0 4401 	strd	r4, r4, [r0, #4]
   11aec:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
   11af0:	f8d8 4008 	ldr.w	r4, [r8, #8]
   11af4:	b94c      	cbnz	r4, 11b0a <__pow5mult+0x56>
   11af6:	f240 2171 	movw	r1, #625	; 0x271
   11afa:	4630      	mov	r0, r6
   11afc:	f004 fe84 	bl	16808 <__i2b>
   11b00:	2300      	movs	r3, #0
   11b02:	4604      	mov	r4, r0
   11b04:	f8c8 0008 	str.w	r0, [r8, #8]
   11b08:	6003      	str	r3, [r0, #0]
   11b0a:	f04f 0900 	mov.w	r9, #0
   11b0e:	07eb      	lsls	r3, r5, #31
   11b10:	d50a      	bpl.n	11b28 <__pow5mult+0x74>
   11b12:	4639      	mov	r1, r7
   11b14:	4622      	mov	r2, r4
   11b16:	4630      	mov	r0, r6
   11b18:	f004 fe7f 	bl	1681a <__multiply>
   11b1c:	4680      	mov	r8, r0
   11b1e:	4639      	mov	r1, r7
   11b20:	4630      	mov	r0, r6
   11b22:	4647      	mov	r7, r8
   11b24:	f004 fdcc 	bl	166c0 <_Bfree>
   11b28:	106d      	asrs	r5, r5, #1
   11b2a:	d00b      	beq.n	11b44 <__pow5mult+0x90>
   11b2c:	6820      	ldr	r0, [r4, #0]
   11b2e:	b938      	cbnz	r0, 11b40 <__pow5mult+0x8c>
   11b30:	4622      	mov	r2, r4
   11b32:	4621      	mov	r1, r4
   11b34:	4630      	mov	r0, r6
   11b36:	f004 fe70 	bl	1681a <__multiply>
   11b3a:	6020      	str	r0, [r4, #0]
   11b3c:	f8c0 9000 	str.w	r9, [r0]
   11b40:	4604      	mov	r4, r0
   11b42:	e7e4      	b.n	11b0e <__pow5mult+0x5a>
   11b44:	4638      	mov	r0, r7
   11b46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   11b4a:	bf00      	nop
   11b4c:	000278f4 	.word	0x000278f4

00011b50 <_write_r>:
   11b50:	b538      	push	{r3, r4, r5, lr}
   11b52:	4604      	mov	r4, r0
   11b54:	4d06      	ldr	r5, [pc, #24]	; (11b70 <_write_r+0x20>)
   11b56:	4608      	mov	r0, r1
   11b58:	4611      	mov	r1, r2
   11b5a:	2200      	movs	r2, #0
   11b5c:	602a      	str	r2, [r5, #0]
   11b5e:	461a      	mov	r2, r3
   11b60:	f000 fe48 	bl	127f4 <_write>
   11b64:	1c43      	adds	r3, r0, #1
   11b66:	d102      	bne.n	11b6e <_write_r+0x1e>
   11b68:	682b      	ldr	r3, [r5, #0]
   11b6a:	b103      	cbz	r3, 11b6e <_write_r+0x1e>
   11b6c:	6023      	str	r3, [r4, #0]
   11b6e:	bd38      	pop	{r3, r4, r5, pc}
   11b70:	20007630 	.word	0x20007630

00011b74 <_close_r>:
   11b74:	b538      	push	{r3, r4, r5, lr}
   11b76:	2300      	movs	r3, #0
   11b78:	4d05      	ldr	r5, [pc, #20]	; (11b90 <_close_r+0x1c>)
   11b7a:	4604      	mov	r4, r0
   11b7c:	4608      	mov	r0, r1
   11b7e:	602b      	str	r3, [r5, #0]
   11b80:	f000 fe3e 	bl	12800 <_close>
   11b84:	1c43      	adds	r3, r0, #1
   11b86:	d102      	bne.n	11b8e <_close_r+0x1a>
   11b88:	682b      	ldr	r3, [r5, #0]
   11b8a:	b103      	cbz	r3, 11b8e <_close_r+0x1a>
   11b8c:	6023      	str	r3, [r4, #0]
   11b8e:	bd38      	pop	{r3, r4, r5, pc}
   11b90:	20007630 	.word	0x20007630

00011b94 <_fstat_r>:
   11b94:	b538      	push	{r3, r4, r5, lr}
   11b96:	2300      	movs	r3, #0
   11b98:	4d06      	ldr	r5, [pc, #24]	; (11bb4 <_fstat_r+0x20>)
   11b9a:	4604      	mov	r4, r0
   11b9c:	4608      	mov	r0, r1
   11b9e:	4611      	mov	r1, r2
   11ba0:	602b      	str	r3, [r5, #0]
   11ba2:	f000 fe3b 	bl	1281c <_fstat>
   11ba6:	1c43      	adds	r3, r0, #1
   11ba8:	d102      	bne.n	11bb0 <_fstat_r+0x1c>
   11baa:	682b      	ldr	r3, [r5, #0]
   11bac:	b103      	cbz	r3, 11bb0 <_fstat_r+0x1c>
   11bae:	6023      	str	r3, [r4, #0]
   11bb0:	bd38      	pop	{r3, r4, r5, pc}
   11bb2:	bf00      	nop
   11bb4:	20007630 	.word	0x20007630

00011bb8 <_isatty_r>:
   11bb8:	b538      	push	{r3, r4, r5, lr}
   11bba:	2300      	movs	r3, #0
   11bbc:	4d05      	ldr	r5, [pc, #20]	; (11bd4 <_isatty_r+0x1c>)
   11bbe:	4604      	mov	r4, r0
   11bc0:	4608      	mov	r0, r1
   11bc2:	602b      	str	r3, [r5, #0]
   11bc4:	f000 fe21 	bl	1280a <_isatty>
   11bc8:	1c43      	adds	r3, r0, #1
   11bca:	d102      	bne.n	11bd2 <_isatty_r+0x1a>
   11bcc:	682b      	ldr	r3, [r5, #0]
   11bce:	b103      	cbz	r3, 11bd2 <_isatty_r+0x1a>
   11bd0:	6023      	str	r3, [r4, #0]
   11bd2:	bd38      	pop	{r3, r4, r5, pc}
   11bd4:	20007630 	.word	0x20007630

00011bd8 <_lseek_r>:
   11bd8:	b538      	push	{r3, r4, r5, lr}
   11bda:	4604      	mov	r4, r0
   11bdc:	4d06      	ldr	r5, [pc, #24]	; (11bf8 <_lseek_r+0x20>)
   11bde:	4608      	mov	r0, r1
   11be0:	4611      	mov	r1, r2
   11be2:	2200      	movs	r2, #0
   11be4:	602a      	str	r2, [r5, #0]
   11be6:	461a      	mov	r2, r3
   11be8:	f000 fe0d 	bl	12806 <_lseek>
   11bec:	1c43      	adds	r3, r0, #1
   11bee:	d102      	bne.n	11bf6 <_lseek_r+0x1e>
   11bf0:	682b      	ldr	r3, [r5, #0]
   11bf2:	b103      	cbz	r3, 11bf6 <_lseek_r+0x1e>
   11bf4:	6023      	str	r3, [r4, #0]
   11bf6:	bd38      	pop	{r3, r4, r5, pc}
   11bf8:	20007630 	.word	0x20007630

00011bfc <_read_r>:
   11bfc:	b538      	push	{r3, r4, r5, lr}
   11bfe:	4604      	mov	r4, r0
   11c00:	4d06      	ldr	r5, [pc, #24]	; (11c1c <_read_r+0x20>)
   11c02:	4608      	mov	r0, r1
   11c04:	4611      	mov	r1, r2
   11c06:	2200      	movs	r2, #0
   11c08:	602a      	str	r2, [r5, #0]
   11c0a:	461a      	mov	r2, r3
   11c0c:	f000 fdec 	bl	127e8 <_read>
   11c10:	1c43      	adds	r3, r0, #1
   11c12:	d102      	bne.n	11c1a <_read_r+0x1e>
   11c14:	682b      	ldr	r3, [r5, #0]
   11c16:	b103      	cbz	r3, 11c1a <_read_r+0x1e>
   11c18:	6023      	str	r3, [r4, #0]
   11c1a:	bd38      	pop	{r3, r4, r5, pc}
   11c1c:	20007630 	.word	0x20007630

00011c20 <_Z9ee_hexdecPc>:
long ee_hexdec(char *hex) {
   11c20:	4601      	mov	r1, r0
  long ret = 0;
   11c22:	2000      	movs	r0, #0
   11c24:	e007      	b.n	11c36 <_Z9ee_hexdecPc+0x16>
    } else if (c >= 'a' && c <= 'f') {
   11c26:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
   11c2a:	b2d2      	uxtb	r2, r2
   11c2c:	2a05      	cmp	r2, #5
   11c2e:	d80e      	bhi.n	11c4e <_Z9ee_hexdecPc+0x2e>
      dec = c - 'a' + 10;
   11c30:	3b57      	subs	r3, #87	; 0x57
    ret = (ret << 4) + dec;
   11c32:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  while (*hex && ret >= 0) {
   11c36:	780b      	ldrb	r3, [r1, #0]
   11c38:	b193      	cbz	r3, 11c60 <_Z9ee_hexdecPc+0x40>
   11c3a:	2800      	cmp	r0, #0
   11c3c:	db10      	blt.n	11c60 <_Z9ee_hexdecPc+0x40>
    c = *hex++;
   11c3e:	3101      	adds	r1, #1
    if (c >= '0' && c <= '9') {
   11c40:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   11c44:	b2d2      	uxtb	r2, r2
   11c46:	2a09      	cmp	r2, #9
   11c48:	d8ed      	bhi.n	11c26 <_Z9ee_hexdecPc+0x6>
      dec = c - '0';
   11c4a:	3b30      	subs	r3, #48	; 0x30
   11c4c:	e7f1      	b.n	11c32 <_Z9ee_hexdecPc+0x12>
    } else if (c >= 'A' && c <= 'F') {
   11c4e:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
   11c52:	b2d2      	uxtb	r2, r2
   11c54:	2a05      	cmp	r2, #5
   11c56:	d801      	bhi.n	11c5c <_Z9ee_hexdecPc+0x3c>
      dec = c - 'A' + 10;
   11c58:	3b37      	subs	r3, #55	; 0x37
   11c5a:	e7ea      	b.n	11c32 <_Z9ee_hexdecPc+0x12>
      return -1;
   11c5c:	f04f 30ff 	mov.w	r0, #4294967295
}
   11c60:	4770      	bx	lr

00011c62 <_ZNK6tflite10OpResolver12GetDelegatesEi>:
  // model. This may be used in addition to the standard TfLiteRegistration
  // lookup for graph resolution.
  using TfLiteDelegatePtrVector =
      std::vector<std::unique_ptr<TfLiteDelegate, void (*)(TfLiteDelegate*)>>;
  virtual TfLiteDelegatePtrVector GetDelegates(int num_threads) const {
    return TfLiteDelegatePtrVector();
   11c62:	2200      	movs	r2, #0
   11c64:	6002      	str	r2, [r0, #0]
   11c66:	6042      	str	r2, [r0, #4]
   11c68:	6082      	str	r2, [r0, #8]
  }
   11c6a:	4770      	bx	lr

00011c6c <_ZNK6tflite10OpResolver24MayContainUserDefinedOpsEv>:
  /// user-defined ops can't be guaranteed.
  ///
  /// Note that "user-defined" ops are not the same as "custom" ops;
  /// BuiltinOpResolver may support certain "custom" ops, in addition to
  /// "builtin" ops, and may not support all of the "builtin" op enum values.
  virtual bool MayContainUserDefinedOps() const { return true; }
   11c6c:	2001      	movs	r0, #1
   11c6e:	4770      	bx	lr

00011c70 <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi>:
  // name.
  virtual const TfLiteRegistration* FindOp(const char* op) const = 0;

  // This implementation exists for compatibility with the OpResolver base class
  // and disregards the version parameter.
  const TfLiteRegistration* FindOp(BuiltinOperator op,
   11c70:	b508      	push	{r3, lr}
                                   int version) const final {
    return FindOp(op);
   11c72:	6803      	ldr	r3, [r0, #0]
   11c74:	699b      	ldr	r3, [r3, #24]
   11c76:	4798      	blx	r3
  }
   11c78:	bd08      	pop	{r3, pc}

00011c7a <_ZNK6tflite15MicroOpResolver6FindOpEPKci>:

  // This implementation exists for compatibility with the OpResolver base class
  // and disregards the version parameter.
  const TfLiteRegistration* FindOp(const char* op, int version) const final {
   11c7a:	b508      	push	{r3, lr}
    return FindOp(op);
   11c7c:	6803      	ldr	r3, [r0, #0]
   11c7e:	69db      	ldr	r3, [r3, #28]
   11c80:	4798      	blx	r3
  }
   11c82:	bd08      	pop	{r3, pc}

00011c84 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE>:
    if (op == BuiltinOperator_CUSTOM) return nullptr;
   11c84:	2920      	cmp	r1, #32
   11c86:	d00e      	beq.n	11ca6 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x22>
  const TfLiteRegistration* FindOp(tflite::BuiltinOperator op) const override {
   11c88:	b410      	push	{r4}
   11c8a:	4604      	mov	r4, r0
    for (unsigned int i = 0; i < registrations_len_; ++i) {
   11c8c:	2300      	movs	r3, #0
   11c8e:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
   11c92:	429a      	cmp	r2, r3
   11c94:	d909      	bls.n	11caa <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x26>
      const TfLiteRegistration& registration = registrations_[i];
   11c96:	eb04 1243 	add.w	r2, r4, r3, lsl #5
   11c9a:	1d10      	adds	r0, r2, #4
      if (registration.builtin_code == op) {
   11c9c:	6992      	ldr	r2, [r2, #24]
   11c9e:	428a      	cmp	r2, r1
   11ca0:	d004      	beq.n	11cac <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x28>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
   11ca2:	3301      	adds	r3, #1
   11ca4:	e7f3      	b.n	11c8e <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0xa>
    if (op == BuiltinOperator_CUSTOM) return nullptr;
   11ca6:	2000      	movs	r0, #0
  }
   11ca8:	4770      	bx	lr
    return nullptr;
   11caa:	2000      	movs	r0, #0
  }
   11cac:	bc10      	pop	{r4}
   11cae:	4770      	bx	lr

00011cb0 <_ZN6tflite22MicroMutableOpResolverILj6EED1Ev>:
class MicroMutableOpResolver : public MicroOpResolver {
   11cb0:	4770      	bx	lr

00011cb2 <_ZN6tflite16MicroModelRunnerIaaLi6EED1Ev>:
class MicroModelRunner {
   11cb2:	b510      	push	{r4, lr}
   11cb4:	4604      	mov	r4, r0
   11cb6:	300c      	adds	r0, #12
   11cb8:	f001 fc80 	bl	135bc <_ZN6tflite16MicroInterpreterD1Ev>
   11cbc:	4620      	mov	r0, r4
   11cbe:	bd10      	pop	{r4, pc}

00011cc0 <_ZN6tflite22MicroMutableOpResolverILj6EED0Ev>:
   11cc0:	b510      	push	{r4, lr}
   11cc2:	4604      	mov	r4, r0
   11cc4:	f004 f9e2 	bl	1608c <_ZdlPv>
   11cc8:	4620      	mov	r0, r4
   11cca:	bd10      	pop	{r4, pc}

00011ccc <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE>:
  MicroOpResolver::BuiltinParseFunction GetOpDataParser(
   11ccc:	b510      	push	{r4, lr}
    TFLITE_DCHECK(num_buitin_ops_ <= tOpCount);
   11cce:	f8d0 40e8 	ldr.w	r4, [r0, #232]	; 0xe8
   11cd2:	2c06      	cmp	r4, #6
   11cd4:	d801      	bhi.n	11cda <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0xe>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
   11cd6:	2300      	movs	r3, #0
   11cd8:	e002      	b.n	11ce0 <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x14>
    TFLITE_DCHECK(num_buitin_ops_ <= tOpCount);
   11cda:	f004 f9ee 	bl	160ba <abort>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
   11cde:	3301      	adds	r3, #1
   11ce0:	429c      	cmp	r4, r3
   11ce2:	d908      	bls.n	11cf6 <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x2a>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
   11ce4:	18c2      	adds	r2, r0, r3
   11ce6:	f892 20c8 	ldrb.w	r2, [r2, #200]	; 0xc8
   11cea:	428a      	cmp	r2, r1
   11cec:	d1f7      	bne.n	11cde <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x12>
   11cee:	3334      	adds	r3, #52	; 0x34
   11cf0:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
   11cf4:	e000      	b.n	11cf8 <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x2c>
    return nullptr;
   11cf6:	2000      	movs	r0, #0
  }
   11cf8:	bd10      	pop	{r4, pc}

00011cfa <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc>:
  const TfLiteRegistration* FindOp(const char* op) const override {
   11cfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11cfc:	4605      	mov	r5, r0
   11cfe:	460f      	mov	r7, r1
    for (unsigned int i = 0; i < registrations_len_; ++i) {
   11d00:	2400      	movs	r4, #0
   11d02:	e000      	b.n	11d06 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0xc>
   11d04:	3401      	adds	r4, #1
   11d06:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
   11d0a:	42a3      	cmp	r3, r4
   11d0c:	d90e      	bls.n	11d2c <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x32>
      const TfLiteRegistration& registration = registrations_[i];
   11d0e:	eb05 1344 	add.w	r3, r5, r4, lsl #5
   11d12:	1d1e      	adds	r6, r3, #4
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
   11d14:	699b      	ldr	r3, [r3, #24]
   11d16:	2b20      	cmp	r3, #32
   11d18:	d1f4      	bne.n	11d04 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0xa>
          (strcmp(registration.custom_name, op) == 0)) {
   11d1a:	eb05 1344 	add.w	r3, r5, r4, lsl #5
   11d1e:	4639      	mov	r1, r7
   11d20:	69d8      	ldr	r0, [r3, #28]
   11d22:	f7ef fbcd 	bl	14c0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
   11d26:	2800      	cmp	r0, #0
   11d28:	d1ec      	bne.n	11d04 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0xa>
   11d2a:	e000      	b.n	11d2e <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x34>
    return nullptr;
   11d2c:	2600      	movs	r6, #0
  }
   11d2e:	4630      	mov	r0, r6
   11d30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00011d32 <_Z6th_prev>:
void th_pre() {}
   11d32:	4770      	bx	lr

00011d34 <_Z7th_postv>:
void th_post() {}
   11d34:	4770      	bx	lr

00011d36 <_Z16th_command_readyPVc>:
void th_command_ready(char volatile *p_command) {
   11d36:	b508      	push	{r3, lr}
  ee_serial_command_parser_callback((char *)p_command);
   11d38:	f7f0 fe20 	bl	297c <_Z33ee_serial_command_parser_callbackPc>
}
   11d3c:	bd08      	pop	{r3, pc}

00011d3e <_Z10th_strnlenPKcj>:
size_t th_strnlen(const char *str, size_t maxlen) {
   11d3e:	b508      	push	{r3, lr}
  return strnlen(str, maxlen);
   11d40:	f004 fb6d 	bl	1641e <strnlen>
}
   11d44:	bd08      	pop	{r3, pc}

00011d46 <_Z10th_vprintfPKcSt9__va_list>:
int th_vprintf(const char *format, va_list ap) { return vprintf(format, ap); }
   11d46:	b508      	push	{r3, lr}
   11d48:	f7ff fc0e 	bl	11568 <viprintf>
   11d4c:	bd08      	pop	{r3, pc}

00011d4e <_Z9th_printfPKcz>:
void th_printf(const char *p_fmt, ...) {
   11d4e:	b40f      	push	{r0, r1, r2, r3}
   11d50:	b500      	push	{lr}
   11d52:	b083      	sub	sp, #12
   11d54:	a904      	add	r1, sp, #16
   11d56:	f851 0b04 	ldr.w	r0, [r1], #4
  va_start(args, p_fmt);
   11d5a:	9101      	str	r1, [sp, #4]
  (void)th_vprintf(p_fmt, args); /* ignore return */
   11d5c:	f7ff fff3 	bl	11d46 <_Z10th_vprintfPKcSt9__va_list>
}
   11d60:	b003      	add	sp, #12
   11d62:	f85d eb04 	ldr.w	lr, [sp], #4
   11d66:	b004      	add	sp, #16
   11d68:	4770      	bx	lr

00011d6a <_Z24th_serialport_initializev>:
}
   11d6a:	4770      	bx	lr

00011d6c <main>:





int main(int argc, char *argv[]) {
   11d6c:	b508      	push	{r3, lr}
console_init();
   11d6e:	f7f2 f82b 	bl	3dc8 <console_init>
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
   11d72:	2001      	movs	r0, #1
   11d74:	f7f4 f8d2 	bl	5f1c <nrfx_clock_start>
}
   11d78:	e003      	b.n	11d82 <main+0x16>
                return true;
   11d7a:	2301      	movs	r3, #1
   11d7c:	e00d      	b.n	11d9a <main+0x2e>

NRFX_STATIC_INLINE bool nrfx_clock_hfclk_is_running(void)
{
    nrf_clock_hfclk_t clk_src;
    bool ret = nrfx_clock_is_running(NRF_CLOCK_DOMAIN_HFCLK, &clk_src);
    return (ret && (clk_src == NRF_CLOCK_HFCLK_HIGH_ACCURACY));
   11d7e:	2300      	movs	r3, #0
// Enable 128MHz clock:
 
//nrfx_clock_divider_set(NRF_CLOCK_DOMAIN_HFCLK, NRF_CLOCK_HFCLK_DIV_1);

nrfx_clock_hfclk_start();
while (!nrfx_clock_hfclk_is_running()) { }
   11d80:	b98b      	cbnz	r3, 11da6 <main+0x3a>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
   11d82:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
   11d86:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
   11d8a:	f002 0201 	and.w	r2, r2, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
   11d8e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
   11d92:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   11d96:	d1f0      	bne.n	11d7a <main+0xe>
    return false;
   11d98:	2300      	movs	r3, #0
   11d9a:	2b00      	cmp	r3, #0
   11d9c:	d0ef      	beq.n	11d7e <main+0x12>
   11d9e:	2a00      	cmp	r2, #0
   11da0:	d1ee      	bne.n	11d80 <main+0x14>
   11da2:	2300      	movs	r3, #0
   11da4:	e7ec      	b.n	11d80 <main+0x14>


ee_benchmark_initialize();
   11da6:	f7f0 fc2b 	bl	2600 <_Z23ee_benchmark_initializev>
    c = (int) cmd_buf[i];
    ee_serial_callback(c);
  }
  }
#else
  console_init();
   11daa:	f7f2 f80d 	bl	3dc8 <console_init>
  
  
    while (1) {
    int c;

    c = console_getchar();
   11dae:	f7f1 fff9 	bl	3da4 <console_getchar>
    if (c < 0) {
   11db2:	2800      	cmp	r0, #0
   11db4:	dbfb      	blt.n	11dae <main+0x42>
      continue;
    }
    // printk("c: %d", c);
    ee_serial_callback(c);
   11db6:	b2c0      	uxtb	r0, r0
   11db8:	f7f0 fc02 	bl	25c0 <_Z18ee_serial_callbackc>
   11dbc:	e7f7      	b.n	11dae <main+0x42>

00011dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>:
  #if FLATBUFFERS_LITTLEENDIAN
    return t;
  #else
    return EndianSwap(t);
  #endif
}
   11dbe:	4770      	bx	lr

00011dc0 <_ZN11flatbuffers14GetMutableRootIN6tflite5ModelEEEPT_Pv>:
template<typename T> T *GetMutableRoot(void *buf) {
   11dc0:	b510      	push	{r4, lr}
   11dc2:	4604      	mov	r4, r0
      EndianScalar(*reinterpret_cast<uoffset_t *>(buf)));
   11dc4:	6800      	ldr	r0, [r0, #0]
   11dc6:	f7ff fffa 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
   11dca:	4420      	add	r0, r4
   11dcc:	bd10      	pop	{r4, pc}

00011dce <_ZN11flatbuffers7GetRootIN6tflite5ModelEEEPKT_PKv>:
template<typename T> const T *GetRoot(const void *buf) {
   11dce:	b508      	push	{r3, lr}
  return GetMutableRoot<T>(const_cast<void *>(buf));
   11dd0:	f7ff fff6 	bl	11dc0 <_ZN11flatbuffers14GetMutableRootIN6tflite5ModelEEEPT_Pv>
}
   11dd4:	bd08      	pop	{r3, pc}

00011dd6 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
   11dd6:	4602      	mov	r2, r0
   11dd8:	b158      	cbz	r0, 11df2 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
   11dda:	6843      	ldr	r3, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
   11ddc:	f003 0303 	and.w	r3, r3, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
   11de0:	2b01      	cmp	r3, #1
   11de2:	d003      	beq.n	11dec <sys_notify_validate+0x16>
   11de4:	2b03      	cmp	r3, #3
   11de6:	d107      	bne.n	11df8 <sys_notify_validate+0x22>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
   11de8:	6803      	ldr	r3, [r0, #0]
   11dea:	b143      	cbz	r3, 11dfe <sys_notify_validate+0x28>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
   11dec:	2000      	movs	r0, #0
   11dee:	6090      	str	r0, [r2, #8]
   11df0:	4770      	bx	lr
		return -EINVAL;
   11df2:	f06f 0015 	mvn.w	r0, #21
   11df6:	4770      	bx	lr
	switch (sys_notify_get_method(notify)) {
   11df8:	f06f 0015 	mvn.w	r0, #21
   11dfc:	4770      	bx	lr
			rv = -EINVAL;
   11dfe:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
   11e02:	4770      	bx	lr

00011e04 <sys_notify_finalize>:

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
   11e04:	4603      	mov	r3, r0
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
   11e06:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
   11e08:	f002 0203 	and.w	r2, r2, #3
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
   11e0c:	6081      	str	r1, [r0, #8]
	switch (method) {
   11e0e:	2a03      	cmp	r2, #3
   11e10:	d103      	bne.n	11e1a <sys_notify_finalize+0x16>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
   11e12:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
   11e14:	2200      	movs	r2, #0
   11e16:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
   11e18:	4770      	bx	lr
	sys_notify_generic_callback rv = NULL;
   11e1a:	2000      	movs	r0, #0
   11e1c:	e7fa      	b.n	11e14 <sys_notify_finalize+0x10>

00011e1e <arch_printk_char_out>:
}
   11e1e:	2000      	movs	r0, #0
   11e20:	4770      	bx	lr

00011e22 <str_out>:
{
   11e22:	b410      	push	{r4}
	if (ctx->str == NULL || ctx->count >= ctx->max) {
   11e24:	680c      	ldr	r4, [r1, #0]
   11e26:	b154      	cbz	r4, 11e3e <str_out+0x1c>
   11e28:	688a      	ldr	r2, [r1, #8]
   11e2a:	684b      	ldr	r3, [r1, #4]
   11e2c:	429a      	cmp	r2, r3
   11e2e:	da06      	bge.n	11e3e <str_out+0x1c>
	if (ctx->count == ctx->max - 1) {
   11e30:	3b01      	subs	r3, #1
   11e32:	429a      	cmp	r2, r3
   11e34:	d008      	beq.n	11e48 <str_out+0x26>
		ctx->str[ctx->count++] = c;
   11e36:	1c53      	adds	r3, r2, #1
   11e38:	608b      	str	r3, [r1, #8]
   11e3a:	54a0      	strb	r0, [r4, r2]
   11e3c:	e002      	b.n	11e44 <str_out+0x22>
		ctx->count++;
   11e3e:	688b      	ldr	r3, [r1, #8]
   11e40:	3301      	adds	r3, #1
   11e42:	608b      	str	r3, [r1, #8]
}
   11e44:	bc10      	pop	{r4}
   11e46:	4770      	bx	lr
		ctx->str[ctx->count++] = '\0';
   11e48:	1c53      	adds	r3, r2, #1
   11e4a:	608b      	str	r3, [r1, #8]
   11e4c:	2300      	movs	r3, #0
   11e4e:	54a3      	strb	r3, [r4, r2]
   11e50:	e7f8      	b.n	11e44 <str_out+0x22>

00011e52 <printk>:
{
   11e52:	b40f      	push	{r0, r1, r2, r3}
   11e54:	b500      	push	{lr}
   11e56:	b083      	sub	sp, #12
   11e58:	a904      	add	r1, sp, #16
   11e5a:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
   11e5e:	9101      	str	r1, [sp, #4]
		vprintk(fmt, ap);
   11e60:	f7f1 f8c0 	bl	2fe4 <vprintk>
}
   11e64:	b003      	add	sp, #12
   11e66:	f85d eb04 	ldr.w	lr, [sp], #4
   11e6a:	b004      	add	sp, #16
   11e6c:	4770      	bx	lr

00011e6e <snprintk>:
{
   11e6e:	b40c      	push	{r2, r3}
   11e70:	b500      	push	{lr}
   11e72:	b083      	sub	sp, #12
   11e74:	ab04      	add	r3, sp, #16
   11e76:	f853 2b04 	ldr.w	r2, [r3], #4
	va_start(ap, fmt);
   11e7a:	9301      	str	r3, [sp, #4]
	ret = vsnprintk(str, size, fmt, ap);
   11e7c:	f7f1 f8c2 	bl	3004 <vsnprintk>
}
   11e80:	b003      	add	sp, #12
   11e82:	f85d eb04 	ldr.w	lr, [sp], #4
   11e86:	b002      	add	sp, #8
   11e88:	4770      	bx	lr

00011e8a <set_state>:
	mgr->flags = (state & ONOFF_STATE_MASK)
   11e8a:	f001 0307 	and.w	r3, r1, #7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
   11e8e:	8b81      	ldrh	r1, [r0, #28]
   11e90:	f021 0107 	bic.w	r1, r1, #7
   11e94:	4319      	orrs	r1, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
   11e96:	8381      	strh	r1, [r0, #28]
}
   11e98:	4770      	bx	lr

00011e9a <notify_monitors>:
{
   11e9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11e9e:	4606      	mov	r6, r0
   11ea0:	460f      	mov	r7, r1
   11ea2:	4690      	mov	r8, r2
	return list->head;
   11ea4:	6881      	ldr	r1, [r0, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
   11ea6:	b119      	cbz	r1, 11eb0 <notify_monitors+0x16>
   11ea8:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
   11eaa:	b131      	cbz	r1, 11eba <notify_monitors+0x20>
	return node->next;
   11eac:	680c      	ldr	r4, [r1, #0]
   11eae:	e004      	b.n	11eba <notify_monitors+0x20>
   11eb0:	460c      	mov	r4, r1
   11eb2:	e002      	b.n	11eba <notify_monitors+0x20>
   11eb4:	4623      	mov	r3, r4
   11eb6:	4621      	mov	r1, r4
   11eb8:	461c      	mov	r4, r3
   11eba:	b159      	cbz	r1, 11ed4 <notify_monitors+0x3a>
		mon->callback(mgr, mon, state, res);
   11ebc:	684d      	ldr	r5, [r1, #4]
   11ebe:	4643      	mov	r3, r8
   11ec0:	463a      	mov	r2, r7
   11ec2:	4630      	mov	r0, r6
   11ec4:	47a8      	blx	r5
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
   11ec6:	2c00      	cmp	r4, #0
   11ec8:	d0f4      	beq.n	11eb4 <notify_monitors+0x1a>
   11eca:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
   11ecc:	2c00      	cmp	r4, #0
   11ece:	d0f2      	beq.n	11eb6 <notify_monitors+0x1c>
	return node->next;
   11ed0:	6823      	ldr	r3, [r4, #0]
   11ed2:	e7f0      	b.n	11eb6 <notify_monitors+0x1c>
}
   11ed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00011ed8 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   11ed8:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
   11eda:	f013 0307 	ands.w	r3, r3, #7
   11ede:	d103      	bne.n	11ee8 <process_recheck+0x10>
	return list->head;
   11ee0:	6802      	ldr	r2, [r0, #0]
	    && !sys_slist_is_empty(&mgr->clients)) {
   11ee2:	b10a      	cbz	r2, 11ee8 <process_recheck+0x10>
		evt = EVT_START;
   11ee4:	2003      	movs	r0, #3
   11ee6:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
   11ee8:	2b02      	cmp	r3, #2
   11eea:	d003      	beq.n	11ef4 <process_recheck+0x1c>
	} else if ((state == ONOFF_STATE_ERROR)
   11eec:	2b01      	cmp	r3, #1
   11eee:	d006      	beq.n	11efe <process_recheck+0x26>
	int evt = EVT_NOP;
   11ef0:	2000      	movs	r0, #0
   11ef2:	4770      	bx	lr
		   && (mgr->refs == 0U)) {
   11ef4:	8bc2      	ldrh	r2, [r0, #30]
   11ef6:	2a00      	cmp	r2, #0
   11ef8:	d1f8      	bne.n	11eec <process_recheck+0x14>
		evt = EVT_STOP;
   11efa:	2004      	movs	r0, #4
   11efc:	4770      	bx	lr
   11efe:	6803      	ldr	r3, [r0, #0]
		   && !sys_slist_is_empty(&mgr->clients)) {
   11f00:	b10b      	cbz	r3, 11f06 <process_recheck+0x2e>
		evt = EVT_RESET;
   11f02:	2005      	movs	r0, #5
}
   11f04:	4770      	bx	lr
	int evt = EVT_NOP;
   11f06:	2000      	movs	r0, #0
   11f08:	4770      	bx	lr

00011f0a <process_complete>:
{
   11f0a:	b538      	push	{r3, r4, r5, lr}
   11f0c:	4604      	mov	r4, r0
   11f0e:	460d      	mov	r5, r1
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   11f10:	8b83      	ldrh	r3, [r0, #28]
	if (res < 0) {
   11f12:	2a00      	cmp	r2, #0
   11f14:	db07      	blt.n	11f26 <process_complete+0x1c>
   11f16:	f003 0307 	and.w	r3, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
   11f1a:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
   11f1c:	2a01      	cmp	r2, #1
   11f1e:	d90e      	bls.n	11f3e <process_complete+0x34>
	} else if (state == ONOFF_STATE_TO_OFF) {
   11f20:	2b04      	cmp	r3, #4
   11f22:	d032      	beq.n	11f8a <process_complete+0x80>
}
   11f24:	bd38      	pop	{r3, r4, r5, pc}
		*clients = mgr->clients;
   11f26:	e9d0 0100 	ldrd	r0, r1, [r0]
   11f2a:	e885 0003 	stmia.w	r5, {r0, r1}
	list->head = NULL;
   11f2e:	2300      	movs	r3, #0
   11f30:	6023      	str	r3, [r4, #0]
	list->tail = NULL;
   11f32:	6063      	str	r3, [r4, #4]
		set_state(mgr, ONOFF_STATE_ERROR);
   11f34:	2101      	movs	r1, #1
   11f36:	4620      	mov	r0, r4
   11f38:	f7ff ffa7 	bl	11e8a <set_state>
   11f3c:	e7f2      	b.n	11f24 <process_complete+0x1a>
		*clients = mgr->clients;
   11f3e:	e9d0 0100 	ldrd	r0, r1, [r0]
   11f42:	e885 0003 	stmia.w	r5, {r0, r1}
	list->head = NULL;
   11f46:	2200      	movs	r2, #0
   11f48:	6022      	str	r2, [r4, #0]
	list->tail = NULL;
   11f4a:	6062      	str	r2, [r4, #4]
		if (state == ONOFF_STATE_TO_ON) {
   11f4c:	2b06      	cmp	r3, #6
   11f4e:	d117      	bne.n	11f80 <process_complete+0x76>
	return list->head;
   11f50:	682b      	ldr	r3, [r5, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
   11f52:	b13b      	cbz	r3, 11f64 <process_complete+0x5a>
				mgr->refs += 1U;
   11f54:	8be2      	ldrh	r2, [r4, #30]
   11f56:	3201      	adds	r2, #1
   11f58:	83e2      	strh	r2, [r4, #30]
Z_GENLIST_PEEK_NEXT(slist, snode)
   11f5a:	2b00      	cmp	r3, #0
   11f5c:	d0f9      	beq.n	11f52 <process_complete+0x48>
	return node->next;
   11f5e:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
   11f60:	2b00      	cmp	r3, #0
   11f62:	d1f6      	bne.n	11f52 <process_complete+0x48>
			set_state(mgr, ONOFF_STATE_ON);
   11f64:	2102      	movs	r1, #2
   11f66:	4620      	mov	r0, r4
   11f68:	f7ff ff8f 	bl	11e8a <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
   11f6c:	4620      	mov	r0, r4
   11f6e:	f7ff ffb3 	bl	11ed8 <process_recheck>
   11f72:	2800      	cmp	r0, #0
   11f74:	d0d6      	beq.n	11f24 <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
   11f76:	8ba3      	ldrh	r3, [r4, #28]
   11f78:	f043 0320 	orr.w	r3, r3, #32
   11f7c:	83a3      	strh	r3, [r4, #28]
   11f7e:	e7d1      	b.n	11f24 <process_complete+0x1a>
			set_state(mgr, ONOFF_STATE_OFF);
   11f80:	2100      	movs	r1, #0
   11f82:	4620      	mov	r0, r4
   11f84:	f7ff ff81 	bl	11e8a <set_state>
   11f88:	e7f0      	b.n	11f6c <process_complete+0x62>
		set_state(mgr, ONOFF_STATE_OFF);
   11f8a:	2100      	movs	r1, #0
   11f8c:	f7ff ff7d 	bl	11e8a <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
   11f90:	4620      	mov	r0, r4
   11f92:	f7ff ffa1 	bl	11ed8 <process_recheck>
   11f96:	2800      	cmp	r0, #0
   11f98:	d0c4      	beq.n	11f24 <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
   11f9a:	8ba3      	ldrh	r3, [r4, #28]
   11f9c:	f043 0320 	orr.w	r3, r3, #32
   11fa0:	83a3      	strh	r3, [r4, #28]
}
   11fa2:	e7bf      	b.n	11f24 <process_complete+0x1a>

00011fa4 <validate_args>:
	if ((mgr == NULL) || (cli == NULL)) {
   11fa4:	b158      	cbz	r0, 11fbe <validate_args+0x1a>
{
   11fa6:	b510      	push	{r4, lr}
   11fa8:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
   11faa:	b159      	cbz	r1, 11fc4 <validate_args+0x20>
	int rv = sys_notify_validate(&cli->notify);
   11fac:	1d08      	adds	r0, r1, #4
   11fae:	f7ff ff12 	bl	11dd6 <sys_notify_validate>
	if ((rv == 0)
   11fb2:	b918      	cbnz	r0, 11fbc <validate_args+0x18>
	    && ((cli->notify.flags
   11fb4:	68a3      	ldr	r3, [r4, #8]
   11fb6:	f033 0303 	bics.w	r3, r3, #3
   11fba:	d106      	bne.n	11fca <validate_args+0x26>
}
   11fbc:	bd10      	pop	{r4, pc}
		return -EINVAL;
   11fbe:	f06f 0015 	mvn.w	r0, #21
}
   11fc2:	4770      	bx	lr
		return -EINVAL;
   11fc4:	f06f 0015 	mvn.w	r0, #21
   11fc8:	e7f8      	b.n	11fbc <validate_args+0x18>
		rv = -EINVAL;
   11fca:	f06f 0015 	mvn.w	r0, #21
   11fce:	e7f5      	b.n	11fbc <validate_args+0x18>

00011fd0 <notify_one>:
{
   11fd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11fd4:	4607      	mov	r7, r0
   11fd6:	460c      	mov	r4, r1
   11fd8:	4616      	mov	r6, r2
   11fda:	461d      	mov	r5, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
   11fdc:	4619      	mov	r1, r3
   11fde:	1d20      	adds	r0, r4, #4
   11fe0:	f7ff ff10 	bl	11e04 <sys_notify_finalize>
	if (cb) {
   11fe4:	b128      	cbz	r0, 11ff2 <notify_one+0x22>
   11fe6:	4680      	mov	r8, r0
		cb(mgr, cli, state, res);
   11fe8:	462b      	mov	r3, r5
   11fea:	4632      	mov	r2, r6
   11fec:	4621      	mov	r1, r4
   11fee:	4638      	mov	r0, r7
   11ff0:	47c0      	blx	r8
}
   11ff2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00011ff6 <notify_all>:
{
   11ff6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   11ffa:	4681      	mov	r9, r0
   11ffc:	460c      	mov	r4, r1
   11ffe:	4690      	mov	r8, r2
   12000:	461f      	mov	r7, r3
	while (!sys_slist_is_empty(list)) {
   12002:	e005      	b.n	12010 <notify_all+0x1a>
	list->tail = node;
   12004:	6065      	str	r5, [r4, #4]
		notify_one(mgr, cli, state, res);
   12006:	463b      	mov	r3, r7
   12008:	4642      	mov	r2, r8
   1200a:	4648      	mov	r0, r9
   1200c:	f7ff ffe0 	bl	11fd0 <notify_one>
	return list->head;
   12010:	6821      	ldr	r1, [r4, #0]
	while (!sys_slist_is_empty(list)) {
   12012:	b129      	cbz	r1, 12020 <notify_all+0x2a>
	return node->next;
   12014:	680d      	ldr	r5, [r1, #0]
	list->head = node;
   12016:	6025      	str	r5, [r4, #0]
	return list->tail;
   12018:	6866      	ldr	r6, [r4, #4]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   1201a:	428e      	cmp	r6, r1
   1201c:	d1f3      	bne.n	12006 <notify_all+0x10>
   1201e:	e7f1      	b.n	12004 <notify_all+0xe>
}
   12020:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00012024 <transition_complete>:
{
   12024:	b510      	push	{r4, lr}
	__asm__ volatile(
   12026:	f04f 0420 	mov.w	r4, #32
   1202a:	f3ef 8211 	mrs	r2, BASEPRI
   1202e:	f384 8812 	msr	BASEPRI_MAX, r4
   12032:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
   12036:	6181      	str	r1, [r0, #24]
	process_event(mgr, EVT_COMPLETE, key);
   12038:	2101      	movs	r1, #1
   1203a:	f7f0 fff9 	bl	3030 <process_event>
}
   1203e:	bd10      	pop	{r4, pc}

00012040 <onoff_manager_init>:
	if ((mgr == NULL)
   12040:	b170      	cbz	r0, 12060 <onoff_manager_init+0x20>
{
   12042:	b538      	push	{r3, r4, r5, lr}
   12044:	460c      	mov	r4, r1
   12046:	4605      	mov	r5, r0
	    || (transitions == NULL)
   12048:	b169      	cbz	r1, 12066 <onoff_manager_init+0x26>
	    || (transitions->start == NULL)
   1204a:	680b      	ldr	r3, [r1, #0]
   1204c:	b173      	cbz	r3, 1206c <onoff_manager_init+0x2c>
	    || (transitions->stop == NULL)) {
   1204e:	684b      	ldr	r3, [r1, #4]
   12050:	b17b      	cbz	r3, 12072 <onoff_manager_init+0x32>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
   12052:	2220      	movs	r2, #32
   12054:	2100      	movs	r1, #0
   12056:	f004 f856 	bl	16106 <memset>
   1205a:	612c      	str	r4, [r5, #16]
	return 0;
   1205c:	2000      	movs	r0, #0
}
   1205e:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
   12060:	f06f 0015 	mvn.w	r0, #21
}
   12064:	4770      	bx	lr
		return -EINVAL;
   12066:	f06f 0015 	mvn.w	r0, #21
   1206a:	e7f8      	b.n	1205e <onoff_manager_init+0x1e>
   1206c:	f06f 0015 	mvn.w	r0, #21
   12070:	e7f5      	b.n	1205e <onoff_manager_init+0x1e>
   12072:	f06f 0015 	mvn.w	r0, #21
   12076:	e7f2      	b.n	1205e <onoff_manager_init+0x1e>

00012078 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
   12078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1207a:	4604      	mov	r4, r0
   1207c:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
   1207e:	f7ff ff91 	bl	11fa4 <validate_args>

	if (rv < 0) {
   12082:	1e06      	subs	r6, r0, #0
   12084:	db37      	blt.n	120f6 <onoff_request+0x7e>
   12086:	f04f 0320 	mov.w	r3, #32
   1208a:	f3ef 8211 	mrs	r2, BASEPRI
   1208e:	f383 8812 	msr	BASEPRI_MAX, r3
   12092:	f3bf 8f6f 	isb	sy
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   12096:	8ba5      	ldrh	r5, [r4, #28]
   12098:	f005 0507 	and.w	r5, r5, #7

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
   1209c:	8be3      	ldrh	r3, [r4, #30]
   1209e:	f64f 71ff 	movw	r1, #65535	; 0xffff
   120a2:	428b      	cmp	r3, r1
   120a4:	d02f      	beq.n	12106 <onoff_request+0x8e>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
   120a6:	462e      	mov	r6, r5
	if (state == ONOFF_STATE_ON) {
   120a8:	2d02      	cmp	r5, #2
   120aa:	d00c      	beq.n	120c6 <onoff_request+0x4e>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
	} else if ((state == ONOFF_STATE_OFF)
   120ac:	b18d      	cbz	r5, 120d2 <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_OFF)
   120ae:	2d04      	cmp	r5, #4
   120b0:	d00f      	beq.n	120d2 <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_ON)) {
   120b2:	2d06      	cmp	r5, #6
   120b4:	d00d      	beq.n	120d2 <onoff_request+0x5a>
		/* Start if OFF, queue client */
		start = (state == ONOFF_STATE_OFF);
		add_client = true;
	} else if (state == ONOFF_STATE_RESETTING) {
   120b6:	2d05      	cmp	r5, #5
   120b8:	d01f      	beq.n	120fa <onoff_request+0x82>
		rv = -ENOTSUP;
	} else {
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
		rv = -EIO;
   120ba:	f06f 0604 	mvn.w	r6, #4
	bool notify = false;            /* do client notification */
   120be:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
   120c0:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
   120c2:	4608      	mov	r0, r1
   120c4:	e00a      	b.n	120dc <onoff_request+0x64>
		mgr->refs += 1U;
   120c6:	3301      	adds	r3, #1
   120c8:	83e3      	strh	r3, [r4, #30]
		notify = true;
   120ca:	2101      	movs	r1, #1
	bool start = false;             /* trigger a start transition */
   120cc:	2300      	movs	r3, #0
	bool add_client = false;        /* add client to pending list */
   120ce:	4618      	mov	r0, r3
   120d0:	e004      	b.n	120dc <onoff_request+0x64>
		start = (state == ONOFF_STATE_OFF);
   120d2:	fab5 f385 	clz	r3, r5
   120d6:	095b      	lsrs	r3, r3, #5
	bool notify = false;            /* do client notification */
   120d8:	2100      	movs	r1, #0
		add_client = true;
   120da:	2001      	movs	r0, #1
	}

out:
	if (add_client) {
   120dc:	b128      	cbz	r0, 120ea <onoff_request+0x72>
	parent->next = child;
   120de:	2000      	movs	r0, #0
   120e0:	6038      	str	r0, [r7, #0]
	return list->tail;
   120e2:	6860      	ldr	r0, [r4, #4]
Z_GENLIST_APPEND(slist, snode)
   120e4:	b1a8      	cbz	r0, 12112 <onoff_request+0x9a>
	parent->next = child;
   120e6:	6007      	str	r7, [r0, #0]
	list->tail = node;
   120e8:	6067      	str	r7, [r4, #4]
		sys_slist_append(&mgr->clients, &cli->node);
	}

	if (start) {
   120ea:	b9ab      	cbnz	r3, 12118 <onoff_request+0xa0>
	__asm__ volatile(
   120ec:	f382 8811 	msr	BASEPRI, r2
   120f0:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
   120f4:	b9a9      	cbnz	r1, 12122 <onoff_request+0xaa>
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
   120f6:	4630      	mov	r0, r6
   120f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		rv = -ENOTSUP;
   120fa:	f06f 0685 	mvn.w	r6, #133	; 0x85
	bool notify = false;            /* do client notification */
   120fe:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
   12100:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
   12102:	4608      	mov	r0, r1
   12104:	e7ea      	b.n	120dc <onoff_request+0x64>
		rv = -EAGAIN;
   12106:	f06f 060a 	mvn.w	r6, #10
	bool notify = false;            /* do client notification */
   1210a:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
   1210c:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
   1210e:	4608      	mov	r0, r1
   12110:	e7e4      	b.n	120dc <onoff_request+0x64>
   12112:	6067      	str	r7, [r4, #4]
	list->head = node;
   12114:	6027      	str	r7, [r4, #0]
}
   12116:	e7e8      	b.n	120ea <onoff_request+0x72>
		process_event(mgr, EVT_RECHECK, key);
   12118:	2102      	movs	r1, #2
   1211a:	4620      	mov	r0, r4
   1211c:	f7f0 ff88 	bl	3030 <process_event>
   12120:	e7e9      	b.n	120f6 <onoff_request+0x7e>
			notify_one(mgr, cli, state, 0);
   12122:	2300      	movs	r3, #0
   12124:	462a      	mov	r2, r5
   12126:	4639      	mov	r1, r7
   12128:	4620      	mov	r0, r4
   1212a:	f7ff ff51 	bl	11fd0 <notify_one>
   1212e:	e7e2      	b.n	120f6 <onoff_request+0x7e>

00012130 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
   12130:	b508      	push	{r3, lr}
   12132:	4604      	mov	r4, r0
   12134:	4608      	mov	r0, r1
   12136:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
   12138:	461a      	mov	r2, r3
   1213a:	47a0      	blx	r4
	return z_impl_z_current_get();
   1213c:	f7fd fe6c 	bl	fe18 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
   12140:	f7f2 faf4 	bl	472c <z_impl_k_thread_abort>

00012144 <free_list_add_bidx>:
		free_list_remove_bidx(h, c, bidx);
	}
}

static void free_list_add_bidx(struct z_heap *h, chunkid_t c, int bidx)
{
   12144:	b470      	push	{r4, r5, r6}
	struct z_heap_bucket *b = &h->buckets[bidx];

	if (b->next == 0U) {
   12146:	1d13      	adds	r3, r2, #4
   12148:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
   1214c:	b9d3      	cbnz	r3, 12184 <free_list_add_bidx+0x40>
		CHECK((h->avail_buckets & (1 << bidx)) == 0);

		/* Empty list, first item */
		h->avail_buckets |= (1 << bidx);
   1214e:	2301      	movs	r3, #1
   12150:	fa03 f402 	lsl.w	r4, r3, r2
   12154:	68c3      	ldr	r3, [r0, #12]
   12156:	4323      	orrs	r3, r4
   12158:	60c3      	str	r3, [r0, #12]
		b->next = c;
   1215a:	3204      	adds	r2, #4
   1215c:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
			     enum chunk_fields f, chunkid_t val)
{
	CHECK(c <= h->end_chunk);

	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];
   12160:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
	return big_heap_chunks(h->end_chunk);
   12164:	6882      	ldr	r2, [r0, #8]

	if (big_heap(h)) {
   12166:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
   1216a:	d307      	bcc.n	1217c <free_list_add_bidx+0x38>
		CHECK(val == (uint32_t)val);
		((uint32_t *)cmem)[f] = val;
   1216c:	6099      	str	r1, [r3, #8]
	return big_heap_chunks(h->end_chunk);
   1216e:	6882      	ldr	r2, [r0, #8]
	if (big_heap(h)) {
   12170:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
   12174:	d304      	bcc.n	12180 <free_list_add_bidx+0x3c>
		((uint32_t *)cmem)[f] = val;
   12176:	60d9      	str	r1, [r3, #12]
		set_prev_free_chunk(h, c, first);
		set_next_free_chunk(h, c, second);
		set_next_free_chunk(h, first, c);
		set_prev_free_chunk(h, second, c);
	}
}
   12178:	bc70      	pop	{r4, r5, r6}
   1217a:	4770      	bx	lr
	} else {
		CHECK(val == (uint16_t)val);
		((uint16_t *)cmem)[f] = val;
   1217c:	8099      	strh	r1, [r3, #4]
   1217e:	e7f6      	b.n	1216e <free_list_add_bidx+0x2a>
   12180:	80d9      	strh	r1, [r3, #6]
   12182:	e7f9      	b.n	12178 <free_list_add_bidx+0x34>
	void *cmem = &buf[c];
   12184:	eb00 04c3 	add.w	r4, r0, r3, lsl #3
	return big_heap_chunks(h->end_chunk);
   12188:	6886      	ldr	r6, [r0, #8]
	if (big_heap(h)) {
   1218a:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
   1218e:	d318      	bcc.n	121c2 <free_list_add_bidx+0x7e>
		return ((uint32_t *)cmem)[f];
   12190:	68a2      	ldr	r2, [r4, #8]
	void *cmem = &buf[c];
   12192:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
	if (big_heap(h)) {
   12196:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
   1219a:	d314      	bcc.n	121c6 <free_list_add_bidx+0x82>
		((uint32_t *)cmem)[f] = val;
   1219c:	60aa      	str	r2, [r5, #8]
	return big_heap_chunks(h->end_chunk);
   1219e:	6886      	ldr	r6, [r0, #8]
	if (big_heap(h)) {
   121a0:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
   121a4:	d311      	bcc.n	121ca <free_list_add_bidx+0x86>
		((uint32_t *)cmem)[f] = val;
   121a6:	60eb      	str	r3, [r5, #12]
	void *cmem = &buf[c];
   121a8:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
	return big_heap_chunks(h->end_chunk);
   121ac:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
   121ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   121b2:	d30c      	bcc.n	121ce <free_list_add_bidx+0x8a>
		((uint32_t *)cmem)[f] = val;
   121b4:	60d1      	str	r1, [r2, #12]
	return big_heap_chunks(h->end_chunk);
   121b6:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
   121b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   121bc:	d309      	bcc.n	121d2 <free_list_add_bidx+0x8e>
		((uint32_t *)cmem)[f] = val;
   121be:	60a1      	str	r1, [r4, #8]
   121c0:	e7da      	b.n	12178 <free_list_add_bidx+0x34>
		return ((uint16_t *)cmem)[f];
   121c2:	88a2      	ldrh	r2, [r4, #4]
   121c4:	e7e5      	b.n	12192 <free_list_add_bidx+0x4e>
		((uint16_t *)cmem)[f] = val;
   121c6:	80aa      	strh	r2, [r5, #4]
   121c8:	e7e9      	b.n	1219e <free_list_add_bidx+0x5a>
   121ca:	80eb      	strh	r3, [r5, #6]
   121cc:	e7ec      	b.n	121a8 <free_list_add_bidx+0x64>
   121ce:	80d1      	strh	r1, [r2, #6]
   121d0:	e7f1      	b.n	121b6 <free_list_add_bidx+0x72>
   121d2:	80a1      	strh	r1, [r4, #4]
   121d4:	e7d0      	b.n	12178 <free_list_add_bidx+0x34>

000121d6 <free_list_add>:

static void free_list_add(struct z_heap *h, chunkid_t c)
{
   121d6:	b508      	push	{r3, lr}
	return big_heap_chunks(h->end_chunk);
   121d8:	6883      	ldr	r3, [r0, #8]
	chunk_set(h, c, LEFT_SIZE, size);
}

static inline bool solo_free_header(struct z_heap *h, chunkid_t c)
{
	return big_heap(h) && chunk_size(h, c) == 1U;
   121da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   121de:	d307      	bcc.n	121f0 <free_list_add+0x1a>
	void *cmem = &buf[c];
   121e0:	eb00 02c1 	add.w	r2, r0, r1, lsl #3
		return ((uint32_t *)cmem)[f];
   121e4:	6852      	ldr	r2, [r2, #4]
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
   121e6:	0852      	lsrs	r2, r2, #1
	return big_heap(h) && chunk_size(h, c) == 1U;
   121e8:	2a01      	cmp	r2, #1
   121ea:	d002      	beq.n	121f2 <free_list_add+0x1c>
   121ec:	2200      	movs	r2, #0
   121ee:	e000      	b.n	121f2 <free_list_add+0x1c>
   121f0:	2200      	movs	r2, #0
	if (!solo_free_header(h, c)) {
   121f2:	b9a2      	cbnz	r2, 1221e <free_list_add+0x48>
	void *cmem = &buf[c];
   121f4:	eb00 02c1 	add.w	r2, r0, r1, lsl #3
	if (big_heap(h)) {
   121f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   121fc:	d310      	bcc.n	12220 <free_list_add+0x4a>
		return ((uint32_t *)cmem)[f];
   121fe:	6852      	ldr	r2, [r2, #4]
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
   12200:	0852      	lsrs	r2, r2, #1
}

static inline size_t chunk_header_bytes(struct z_heap *h)
{
	return big_heap(h) ? 8 : 4;
   12202:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   12206:	d30d      	bcc.n	12224 <free_list_add+0x4e>
   12208:	2308      	movs	r3, #8
	return big_heap_bytes(size) ? 8 : 4;
}

static inline chunksz_t chunksz(size_t bytes)
{
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
   1220a:	3308      	adds	r3, #8
	return chunksz_in * CHUNK_UNIT - chunk_header_bytes(h);
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
   1220c:	eba2 02d3 	sub.w	r2, r2, r3, lsr #3
   12210:	3201      	adds	r2, #1
	return 31 - __builtin_clz(usable_sz);
   12212:	fab2 f282 	clz	r2, r2
		int bidx = bucket_idx(h, chunk_size(h, c));
		free_list_add_bidx(h, c, bidx);
   12216:	f1c2 021f 	rsb	r2, r2, #31
   1221a:	f7ff ff93 	bl	12144 <free_list_add_bidx>
	}
}
   1221e:	bd08      	pop	{r3, pc}
		return ((uint16_t *)cmem)[f];
   12220:	8852      	ldrh	r2, [r2, #2]
   12222:	e7ed      	b.n	12200 <free_list_add+0x2a>
	return big_heap(h) ? 8 : 4;
   12224:	2304      	movs	r3, #4
   12226:	e7f0      	b.n	1220a <free_list_add+0x34>

00012228 <sys_heap_init>:
	}
	return ptr2;
}

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
   12228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1222a:	4603      	mov	r3, r0
	return big_heap_bytes(size) ? 8 : 4;
   1222c:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
   12230:	d32a      	bcc.n	12288 <sys_heap_init+0x60>
   12232:	2508      	movs	r5, #8
	/* Must fit in a 31 bit count of HUNK_UNIT */
	__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
	bytes -= heap_footer_bytes(bytes);
   12234:	1b55      	subs	r5, r2, r5

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
   12236:	1dc8      	adds	r0, r1, #7
   12238:	f020 0007 	bic.w	r0, r0, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
   1223c:	440d      	add	r5, r1
   1223e:	f025 0507 	bic.w	r5, r5, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
   12242:	1a2d      	subs	r5, r5, r0
   12244:	08ef      	lsrs	r7, r5, #3

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
   12246:	4606      	mov	r6, r0
	heap->heap = h;
   12248:	6018      	str	r0, [r3, #0]
	h->end_chunk = heap_sz;
   1224a:	6087      	str	r7, [r0, #8]
	h->avail_buckets = 0;
   1224c:	2300      	movs	r3, #0
   1224e:	60c3      	str	r3, [r0, #12]
	return big_heap(h) ? 8 : 4;
   12250:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
   12254:	d31a      	bcc.n	1228c <sys_heap_init+0x64>
   12256:	2308      	movs	r3, #8
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
   12258:	3308      	adds	r3, #8
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
   1225a:	eba7 03d3 	sub.w	r3, r7, r3, lsr #3
   1225e:	3301      	adds	r3, #1
	return 31 - __builtin_clz(usable_sz);
   12260:	fab3 f383 	clz	r3, r3

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
   12264:	f1c3 0c20 	rsb	ip, r3, #32
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
   12268:	f1c3 0324 	rsb	r3, r3, #36	; 0x24
   1226c:	009b      	lsls	r3, r3, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
   1226e:	f103 0e07 	add.w	lr, r3, #7
   12272:	ea4f 01de 	mov.w	r1, lr, lsr #3
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
   12276:	2300      	movs	r3, #0
   12278:	4563      	cmp	r3, ip
   1227a:	da09      	bge.n	12290 <sys_heap_init+0x68>
		h->buckets[i].next = 0;
   1227c:	1d1a      	adds	r2, r3, #4
   1227e:	2400      	movs	r4, #0
   12280:	f846 4022 	str.w	r4, [r6, r2, lsl #2]
	for (int i = 0; i < nb_buckets; i++) {
   12284:	3301      	adds	r3, #1
   12286:	e7f7      	b.n	12278 <sys_heap_init+0x50>
	return big_heap_bytes(size) ? 8 : 4;
   12288:	2504      	movs	r5, #4
   1228a:	e7d3      	b.n	12234 <sys_heap_init+0xc>
	return big_heap(h) ? 8 : 4;
   1228c:	2304      	movs	r3, #4
   1228e:	e7e3      	b.n	12258 <sys_heap_init+0x30>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   12290:	004b      	lsls	r3, r1, #1
	if (big_heap(h)) {
   12292:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
   12296:	d333      	bcc.n	12300 <sys_heap_init+0xd8>
		((uint32_t *)cmem)[f] = val;
   12298:	6043      	str	r3, [r0, #4]
	if (big_heap(h)) {
   1229a:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
   1229e:	d331      	bcc.n	12304 <sys_heap_init+0xdc>
		((uint32_t *)cmem)[f] = val;
   122a0:	2300      	movs	r3, #0
   122a2:	6003      	str	r3, [r0, #0]
	if (big_heap(h)) {
   122a4:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
   122a8:	d32f      	bcc.n	1230a <sys_heap_init+0xe2>
			((uint32_t *)cmem)[SIZE_AND_USED] |= 1U;
   122aa:	6843      	ldr	r3, [r0, #4]
   122ac:	f043 0301 	orr.w	r3, r3, #1
   122b0:	6043      	str	r3, [r0, #4]
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
   122b2:	1a7a      	subs	r2, r7, r1
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   122b4:	0056      	lsls	r6, r2, #1
	void *cmem = &buf[c];
   122b6:	f02e 0307 	bic.w	r3, lr, #7
   122ba:	18c4      	adds	r4, r0, r3
	if (big_heap(h)) {
   122bc:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
   122c0:	d328      	bcc.n	12314 <sys_heap_init+0xec>
		((uint32_t *)cmem)[f] = val;
   122c2:	6066      	str	r6, [r4, #4]
	return big_heap_chunks(h->end_chunk);
   122c4:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
   122c6:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
   122ca:	d325      	bcc.n	12318 <sys_heap_init+0xf0>
		((uint32_t *)cmem)[f] = val;
   122cc:	50c1      	str	r1, [r0, r3]
	void *cmem = &buf[c];
   122ce:	f025 0307 	bic.w	r3, r5, #7
   122d2:	4405      	add	r5, r0
	return big_heap_chunks(h->end_chunk);
   122d4:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
   122d6:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
   122da:	d31f      	bcc.n	1231c <sys_heap_init+0xf4>
		((uint32_t *)cmem)[f] = val;
   122dc:	2400      	movs	r4, #0
   122de:	606c      	str	r4, [r5, #4]
	return big_heap_chunks(h->end_chunk);
   122e0:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
   122e2:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
   122e6:	d31c      	bcc.n	12322 <sys_heap_init+0xfa>
		((uint32_t *)cmem)[f] = val;
   122e8:	50c2      	str	r2, [r0, r3]
	return big_heap_chunks(h->end_chunk);
   122ea:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
   122ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   122f0:	d319      	bcc.n	12326 <sys_heap_init+0xfe>
			((uint32_t *)cmem)[SIZE_AND_USED] |= 1U;
   122f2:	686b      	ldr	r3, [r5, #4]
   122f4:	f043 0301 	orr.w	r3, r3, #1
   122f8:	606b      	str	r3, [r5, #4]
	/* the end marker chunk */
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
   122fa:	f7ff ff6c 	bl	121d6 <free_list_add>
}
   122fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		((uint16_t *)cmem)[f] = val;
   12300:	8043      	strh	r3, [r0, #2]
   12302:	e7ca      	b.n	1229a <sys_heap_init+0x72>
   12304:	2300      	movs	r3, #0
   12306:	8003      	strh	r3, [r0, #0]
   12308:	e7cc      	b.n	122a4 <sys_heap_init+0x7c>
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
   1230a:	8843      	ldrh	r3, [r0, #2]
   1230c:	f043 0301 	orr.w	r3, r3, #1
   12310:	8043      	strh	r3, [r0, #2]
   12312:	e7ce      	b.n	122b2 <sys_heap_init+0x8a>
		((uint16_t *)cmem)[f] = val;
   12314:	8066      	strh	r6, [r4, #2]
   12316:	e7d5      	b.n	122c4 <sys_heap_init+0x9c>
   12318:	52c1      	strh	r1, [r0, r3]
   1231a:	e7d8      	b.n	122ce <sys_heap_init+0xa6>
   1231c:	2400      	movs	r4, #0
   1231e:	806c      	strh	r4, [r5, #2]
   12320:	e7de      	b.n	122e0 <sys_heap_init+0xb8>
   12322:	52c2      	strh	r2, [r0, r3]
   12324:	e7e1      	b.n	122ea <sys_heap_init+0xc2>
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
   12326:	886b      	ldrh	r3, [r5, #2]
   12328:	f043 0301 	orr.w	r3, r3, #1
   1232c:	806b      	strh	r3, [r5, #2]
   1232e:	e7e4      	b.n	122fa <sys_heap_init+0xd2>

00012330 <outs>:
{
   12330:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   12334:	4607      	mov	r7, r0
   12336:	460e      	mov	r6, r1
   12338:	4614      	mov	r4, r2
   1233a:	4698      	mov	r8, r3
	size_t count = 0;
   1233c:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
   1233e:	e006      	b.n	1234e <outs+0x1e>
		int rc = out((int)*sp++, ctx);
   12340:	4631      	mov	r1, r6
   12342:	f814 0b01 	ldrb.w	r0, [r4], #1
   12346:	47b8      	blx	r7
		if (rc < 0) {
   12348:	2800      	cmp	r0, #0
   1234a:	db09      	blt.n	12360 <outs+0x30>
		++count;
   1234c:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
   1234e:	4544      	cmp	r4, r8
   12350:	d3f6      	bcc.n	12340 <outs+0x10>
   12352:	f1b8 0f00 	cmp.w	r8, #0
   12356:	d102      	bne.n	1235e <outs+0x2e>
   12358:	7823      	ldrb	r3, [r4, #0]
   1235a:	2b00      	cmp	r3, #0
   1235c:	d1f0      	bne.n	12340 <outs+0x10>
	return (int)count;
   1235e:	4628      	mov	r0, r5
}
   12360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00012364 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
   12364:	4770      	bx	lr

00012366 <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
   12366:	b084      	sub	sp, #16
   12368:	ab04      	add	r3, sp, #16
   1236a:	e903 0007 	stmdb	r3, {r0, r1, r2}
   1236e:	2300      	movs	r3, #0
   12370:	f383 8811 	msr	BASEPRI, r3
   12374:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
   12378:	b004      	add	sp, #16
   1237a:	4770      	bx	lr

0001237c <tty_putchar>:
{
   1237c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   12380:	4604      	mov	r4, r0
   12382:	460d      	mov	r5, r1
	res = k_sem_take(&tty->tx_sem,
   12384:	f100 0624 	add.w	r6, r0, #36	; 0x24
			 k_is_in_isr() ? K_NO_WAIT :
   12388:	f003 fcac 	bl	15ce4 <k_is_in_isr>
	res = k_sem_take(&tty->tx_sem,
   1238c:	b330      	cbz	r0, 123dc <tty_putchar+0x60>
   1238e:	2200      	movs	r2, #0
   12390:	4613      	mov	r3, r2
	return z_impl_k_sem_take(sem, timeout);
   12392:	4630      	mov	r0, r6
   12394:	f7fd f958 	bl	f648 <z_impl_k_sem_take>
	if (res < 0) {
   12398:	2800      	cmp	r0, #0
   1239a:	db1d      	blt.n	123d8 <tty_putchar+0x5c>
	__asm__ volatile(
   1239c:	f04f 0320 	mov.w	r3, #32
   123a0:	f3ef 8111 	mrs	r1, BASEPRI
   123a4:	f383 8812 	msr	BASEPRI_MAX, r3
   123a8:	f3bf 8f6f 	isb	sy
	tx_next = tty->tx_put + 1;
   123ac:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
   123ae:	1c53      	adds	r3, r2, #1
	if (tx_next >= tty->tx_ringbuf_sz) {
   123b0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
   123b2:	4298      	cmp	r0, r3
   123b4:	d800      	bhi.n	123b8 <tty_putchar+0x3c>
		tx_next = 0;
   123b6:	2300      	movs	r3, #0
	if (tx_next == tty->tx_get) {
   123b8:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
   123ba:	4298      	cmp	r0, r3
   123bc:	d02e      	beq.n	1241c <tty_putchar+0xa0>
	tty->tx_ringbuf[tty->tx_put] = c;
   123be:	6b60      	ldr	r0, [r4, #52]	; 0x34
   123c0:	5485      	strb	r5, [r0, r2]
	tty->tx_put = tx_next;
   123c2:	87e3      	strh	r3, [r4, #62]	; 0x3e
	__asm__ volatile(
   123c4:	f381 8811 	msr	BASEPRI, r1
   123c8:	f3bf 8f6f 	isb	sy
	uart_irq_tx_enable(tty->uart_dev);
   123cc:	6820      	ldr	r0, [r4, #0]
	const struct uart_driver_api *api =
   123ce:	6883      	ldr	r3, [r0, #8]
	if (api->irq_tx_enable != NULL) {
   123d0:	69db      	ldr	r3, [r3, #28]
   123d2:	b353      	cbz	r3, 1242a <tty_putchar+0xae>
		api->irq_tx_enable(dev);
   123d4:	4798      	blx	r3
	return 0;
   123d6:	2000      	movs	r0, #0
}
   123d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					 SYS_TIMEOUT_MS(tty->tx_timeout));
   123dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
	res = k_sem_take(&tty->tx_sem,
   123de:	f1b3 3fff 	cmp.w	r3, #4294967295
   123e2:	d017      	beq.n	12414 <tty_putchar+0x98>
					 SYS_TIMEOUT_MS(tty->tx_timeout));
   123e4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   123e8:	ea4f 79e3 	mov.w	r9, r3, asr #31
   123ec:	ea4f 31c9 	mov.w	r1, r9, lsl #15
   123f0:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
   123f4:	03d8      	lsls	r0, r3, #15
   123f6:	f240 37e7 	movw	r7, #999	; 0x3e7
   123fa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   123fe:	2300      	movs	r3, #0
   12400:	19c0      	adds	r0, r0, r7
   12402:	f04f 0700 	mov.w	r7, #0
   12406:	eb47 0101 	adc.w	r1, r7, r1
   1240a:	f7ee fe6d 	bl	10e8 <__aeabi_uldivmod>
	res = k_sem_take(&tty->tx_sem,
   1240e:	4602      	mov	r2, r0
   12410:	460b      	mov	r3, r1
   12412:	e7be      	b.n	12392 <tty_putchar+0x16>
   12414:	f04f 32ff 	mov.w	r2, #4294967295
   12418:	4613      	mov	r3, r2
   1241a:	e7ba      	b.n	12392 <tty_putchar+0x16>
   1241c:	f381 8811 	msr	BASEPRI, r1
   12420:	f3bf 8f6f 	isb	sy
		return -ENOSPC;
   12424:	f06f 001b 	mvn.w	r0, #27
   12428:	e7d6      	b.n	123d8 <tty_putchar+0x5c>
	return 0;
   1242a:	2000      	movs	r0, #0
   1242c:	e7d4      	b.n	123d8 <tty_putchar+0x5c>

0001242e <tty_getchar>:
{
   1242e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12430:	4604      	mov	r4, r0
	res = k_sem_take(&tty->rx_sem, SYS_TIMEOUT_MS(tty->rx_timeout));
   12432:	1d05      	adds	r5, r0, #4
   12434:	6a03      	ldr	r3, [r0, #32]
   12436:	f1b3 3fff 	cmp.w	r3, #4294967295
   1243a:	d031      	beq.n	124a0 <tty_getchar+0x72>
   1243c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   12440:	17df      	asrs	r7, r3, #31
   12442:	03f9      	lsls	r1, r7, #15
   12444:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
   12448:	03d8      	lsls	r0, r3, #15
   1244a:	f240 36e7 	movw	r6, #999	; 0x3e7
   1244e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   12452:	2300      	movs	r3, #0
   12454:	1980      	adds	r0, r0, r6
   12456:	f04f 0600 	mov.w	r6, #0
   1245a:	eb46 0101 	adc.w	r1, r6, r1
   1245e:	f7ee fe43 	bl	10e8 <__aeabi_uldivmod>
   12462:	4602      	mov	r2, r0
   12464:	460b      	mov	r3, r1
   12466:	4628      	mov	r0, r5
   12468:	f7fd f8ee 	bl	f648 <z_impl_k_sem_take>
	if (res < 0) {
   1246c:	2800      	cmp	r0, #0
   1246e:	db16      	blt.n	1249e <tty_getchar+0x70>
	__asm__ volatile(
   12470:	f04f 0320 	mov.w	r3, #32
   12474:	f3ef 8111 	mrs	r1, BASEPRI
   12478:	f383 8812 	msr	BASEPRI_MAX, r3
   1247c:	f3bf 8f6f 	isb	sy
	c = tty->rx_ringbuf[tty->rx_get++];
   12480:	6960      	ldr	r0, [r4, #20]
   12482:	8ba2      	ldrh	r2, [r4, #28]
   12484:	1c53      	adds	r3, r2, #1
   12486:	b29b      	uxth	r3, r3
   12488:	83a3      	strh	r3, [r4, #28]
   1248a:	5c80      	ldrb	r0, [r0, r2]
	if (tty->rx_get >= tty->rx_ringbuf_sz) {
   1248c:	69a2      	ldr	r2, [r4, #24]
   1248e:	4293      	cmp	r3, r2
   12490:	d301      	bcc.n	12496 <tty_getchar+0x68>
		tty->rx_get = 0U;
   12492:	2300      	movs	r3, #0
   12494:	83a3      	strh	r3, [r4, #28]
	__asm__ volatile(
   12496:	f381 8811 	msr	BASEPRI, r1
   1249a:	f3bf 8f6f 	isb	sy
}
   1249e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	res = k_sem_take(&tty->rx_sem, SYS_TIMEOUT_MS(tty->rx_timeout));
   124a0:	f04f 32ff 	mov.w	r2, #4294967295
   124a4:	4613      	mov	r3, r2
   124a6:	e7de      	b.n	12466 <tty_getchar+0x38>

000124a8 <tty_read_unbuf>:
{
   124a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   124ac:	b083      	sub	sp, #12
   124ae:	4681      	mov	r9, r0
   124b0:	460e      	mov	r6, r1
   124b2:	4615      	mov	r5, r2
	uint32_t timeout = tty->rx_timeout;
   124b4:	6a07      	ldr	r7, [r0, #32]
	size_t out_size = 0;
   124b6:	f04f 0800 	mov.w	r8, #0
	while (size) {
   124ba:	e01a      	b.n	124f2 <tty_read_unbuf+0x4a>
		return -ENOSYS;
   124bc:	f06f 0457 	mvn.w	r4, #87	; 0x57
			if (out_size == 0) {
   124c0:	f1b8 0f00 	cmp.w	r8, #0
   124c4:	d003      	beq.n	124ce <tty_read_unbuf+0x26>
	return out_size;
   124c6:	4640      	mov	r0, r8
}
   124c8:	b003      	add	sp, #12
   124ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				errno = res;
   124ce:	f000 f9bf 	bl	12850 <__errno>
   124d2:	6004      	str	r4, [r0, #0]
				return -1;
   124d4:	f04f 30ff 	mov.w	r0, #4294967295
   124d8:	e7f6      	b.n	124c8 <tty_read_unbuf+0x20>
		if (size == 0 ||
   124da:	2d00      	cmp	r5, #0
   124dc:	d0f3      	beq.n	124c6 <tty_read_unbuf+0x1e>
   124de:	f1b7 3fff 	cmp.w	r7, #4294967295
   124e2:	d003      	beq.n	124ec <tty_read_unbuf+0x44>
		    ((timeout != SYS_FOREVER_MS) && timeout-- == 0U)) {
   124e4:	1e7b      	subs	r3, r7, #1
   124e6:	2f00      	cmp	r7, #0
   124e8:	d0ed      	beq.n	124c6 <tty_read_unbuf+0x1e>
   124ea:	461f      	mov	r7, r3
		if (res == -1) {
   124ec:	f1b4 3fff 	cmp.w	r4, #4294967295
   124f0:	d018      	beq.n	12524 <tty_read_unbuf+0x7c>
	while (size) {
   124f2:	2d00      	cmp	r5, #0
   124f4:	d0e7      	beq.n	124c6 <tty_read_unbuf+0x1e>
		res = uart_poll_in(tty->uart_dev, &c);
   124f6:	f8d9 0000 	ldr.w	r0, [r9]
	const struct uart_driver_api *api =
   124fa:	6883      	ldr	r3, [r0, #8]
	if (api->poll_in == NULL) {
   124fc:	681b      	ldr	r3, [r3, #0]
   124fe:	2b00      	cmp	r3, #0
   12500:	d0dc      	beq.n	124bc <tty_read_unbuf+0x14>
	return api->poll_in(dev, p_char);
   12502:	f10d 0107 	add.w	r1, sp, #7
   12506:	4798      	blx	r3
   12508:	4604      	mov	r4, r0
		if (res <= -2) {
   1250a:	f1b0 3fff 	cmp.w	r0, #4294967295
   1250e:	dbd7      	blt.n	124c0 <tty_read_unbuf+0x18>
		if (res == 0) {
   12510:	2800      	cmp	r0, #0
   12512:	d1e2      	bne.n	124da <tty_read_unbuf+0x32>
			*p++ = c;
   12514:	f89d 3007 	ldrb.w	r3, [sp, #7]
   12518:	f806 3b01 	strb.w	r3, [r6], #1
			out_size++;
   1251c:	f108 0801 	add.w	r8, r8, #1
			size--;
   12520:	3d01      	subs	r5, #1
   12522:	e7da      	b.n	124da <tty_read_unbuf+0x32>
	return z_impl_k_sleep(timeout);
   12524:	2021      	movs	r0, #33	; 0x21
   12526:	2100      	movs	r1, #0
   12528:	f7fd fc4a 	bl	fdc0 <z_impl_k_sleep>
   1252c:	e7e1      	b.n	124f2 <tty_read_unbuf+0x4a>

0001252e <tty_irq_input_hook>:
{
   1252e:	b510      	push	{r4, lr}
	int rx_next = tty->rx_put + 1;
   12530:	8bc2      	ldrh	r2, [r0, #30]
   12532:	1c53      	adds	r3, r2, #1
	if (rx_next >= tty->rx_ringbuf_sz) {
   12534:	6984      	ldr	r4, [r0, #24]
   12536:	429c      	cmp	r4, r3
   12538:	d800      	bhi.n	1253c <tty_irq_input_hook+0xe>
		rx_next = 0;
   1253a:	2300      	movs	r3, #0
	if (rx_next == tty->rx_get) {
   1253c:	8b84      	ldrh	r4, [r0, #28]
   1253e:	429c      	cmp	r4, r3
   12540:	d007      	beq.n	12552 <tty_irq_input_hook+0x24>
	tty->rx_ringbuf[tty->rx_put] = c;
   12542:	6944      	ldr	r4, [r0, #20]
   12544:	54a1      	strb	r1, [r4, r2]
	tty->rx_put = rx_next;
   12546:	83c3      	strh	r3, [r0, #30]
	k_sem_give(&tty->rx_sem);
   12548:	3004      	adds	r0, #4
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
   1254a:	f7fd f859 	bl	f600 <z_impl_k_sem_give>
}
   1254e:	2001      	movs	r0, #1
   12550:	bd10      	pop	{r4, pc}
		tty_putchar(tty, '~');
   12552:	217e      	movs	r1, #126	; 0x7e
   12554:	f7ff ff12 	bl	1237c <tty_putchar>
		return 1;
   12558:	e7f9      	b.n	1254e <tty_irq_input_hook+0x20>

0001255a <tty_uart_isr>:
{
   1255a:	b530      	push	{r4, r5, lr}
   1255c:	b083      	sub	sp, #12
   1255e:	4604      	mov	r4, r0
   12560:	460d      	mov	r5, r1
	const struct uart_driver_api *api =
   12562:	6883      	ldr	r3, [r0, #8]
	if (api->irq_update == NULL) {
   12564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   12566:	b103      	cbz	r3, 1256a <tty_uart_isr+0x10>
	return api->irq_update(dev);
   12568:	4798      	blx	r3
	const struct uart_driver_api *api =
   1256a:	68a3      	ldr	r3, [r4, #8]
	if (api->irq_rx_ready == NULL) {
   1256c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   1256e:	b143      	cbz	r3, 12582 <tty_uart_isr+0x28>
	return api->irq_rx_ready(dev);
   12570:	4620      	mov	r0, r4
   12572:	4798      	blx	r3
	if (uart_irq_rx_ready(dev)) {
   12574:	b180      	cbz	r0, 12598 <tty_uart_isr+0x3e>
   12576:	e004      	b.n	12582 <tty_uart_isr+0x28>
			tty_irq_input_hook(tty, c);
   12578:	f89d 1007 	ldrb.w	r1, [sp, #7]
   1257c:	4628      	mov	r0, r5
   1257e:	f7ff ffd6 	bl	1252e <tty_irq_input_hook>
	const struct uart_driver_api *api =
   12582:	68a3      	ldr	r3, [r4, #8]
	if (api->fifo_read == NULL) {
   12584:	699b      	ldr	r3, [r3, #24]
   12586:	2b00      	cmp	r3, #0
   12588:	d0f6      	beq.n	12578 <tty_uart_isr+0x1e>
	return api->fifo_read(dev, rx_data, size);
   1258a:	2201      	movs	r2, #1
   1258c:	f10d 0107 	add.w	r1, sp, #7
   12590:	4620      	mov	r0, r4
   12592:	4798      	blx	r3
			if (uart_fifo_read(dev, &c, 1) == 0) {
   12594:	2800      	cmp	r0, #0
   12596:	d1ef      	bne.n	12578 <tty_uart_isr+0x1e>
	const struct uart_driver_api *api =
   12598:	68a3      	ldr	r3, [r4, #8]
	if (api->irq_tx_ready == NULL) {
   1259a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1259c:	b113      	cbz	r3, 125a4 <tty_uart_isr+0x4a>
	return api->irq_tx_ready(dev);
   1259e:	4620      	mov	r0, r4
   125a0:	4798      	blx	r3
	if (uart_irq_tx_ready(dev)) {
   125a2:	b1b8      	cbz	r0, 125d4 <tty_uart_isr+0x7a>
		if (tty->tx_get == tty->tx_put) {
   125a4:	8fa9      	ldrh	r1, [r5, #60]	; 0x3c
   125a6:	8feb      	ldrh	r3, [r5, #62]	; 0x3e
   125a8:	4299      	cmp	r1, r3
   125aa:	d015      	beq.n	125d8 <tty_uart_isr+0x7e>
			uart_fifo_fill(dev, &tty->tx_ringbuf[tty->tx_get++], 1);
   125ac:	6b6b      	ldr	r3, [r5, #52]	; 0x34
   125ae:	1c4a      	adds	r2, r1, #1
   125b0:	87aa      	strh	r2, [r5, #60]	; 0x3c
   125b2:	4419      	add	r1, r3
	const struct uart_driver_api *api =
   125b4:	68a3      	ldr	r3, [r4, #8]
	if (api->fifo_fill == NULL) {
   125b6:	695b      	ldr	r3, [r3, #20]
   125b8:	b113      	cbz	r3, 125c0 <tty_uart_isr+0x66>
	return api->fifo_fill(dev, tx_data, size);
   125ba:	2201      	movs	r2, #1
   125bc:	4620      	mov	r0, r4
   125be:	4798      	blx	r3
			if (tty->tx_get >= tty->tx_ringbuf_sz) {
   125c0:	8faa      	ldrh	r2, [r5, #60]	; 0x3c
   125c2:	6bab      	ldr	r3, [r5, #56]	; 0x38
   125c4:	429a      	cmp	r2, r3
   125c6:	d301      	bcc.n	125cc <tty_uart_isr+0x72>
				tty->tx_get = 0U;
   125c8:	2300      	movs	r3, #0
   125ca:	87ab      	strh	r3, [r5, #60]	; 0x3c
			k_sem_give(&tty->tx_sem);
   125cc:	f105 0024 	add.w	r0, r5, #36	; 0x24
   125d0:	f7fd f816 	bl	f600 <z_impl_k_sem_give>
}
   125d4:	b003      	add	sp, #12
   125d6:	bd30      	pop	{r4, r5, pc}
	const struct uart_driver_api *api =
   125d8:	68a3      	ldr	r3, [r4, #8]
	if (api->irq_tx_disable != NULL) {
   125da:	6a1b      	ldr	r3, [r3, #32]
   125dc:	2b00      	cmp	r3, #0
   125de:	d0f9      	beq.n	125d4 <tty_uart_isr+0x7a>
		api->irq_tx_disable(dev);
   125e0:	4620      	mov	r0, r4
   125e2:	4798      	blx	r3
   125e4:	e7f6      	b.n	125d4 <tty_uart_isr+0x7a>

000125e6 <tty_read>:
{
   125e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   125ea:	4607      	mov	r7, r0
   125ec:	460d      	mov	r5, r1
	if (tty->rx_ringbuf_sz == 0U) {
   125ee:	6983      	ldr	r3, [r0, #24]
   125f0:	b17b      	cbz	r3, 12612 <tty_read+0x2c>
	size_t out_size = 0;
   125f2:	2600      	movs	r6, #0
	while (size--) {
   125f4:	f102 38ff 	add.w	r8, r2, #4294967295
   125f8:	b1ba      	cbz	r2, 1262a <tty_read+0x44>
		res = tty_getchar(tty);
   125fa:	4638      	mov	r0, r7
   125fc:	f7ff ff17 	bl	1242e <tty_getchar>
		if (res < 0) {
   12600:	1e04      	subs	r4, r0, #0
   12602:	db0a      	blt.n	1261a <tty_read+0x34>
		*p++ = (uint8_t)res;
   12604:	4629      	mov	r1, r5
   12606:	f801 4b01 	strb.w	r4, [r1], #1
		out_size++;
   1260a:	3601      	adds	r6, #1
		*p++ = (uint8_t)res;
   1260c:	460d      	mov	r5, r1
	while (size--) {
   1260e:	4642      	mov	r2, r8
   12610:	e7f0      	b.n	125f4 <tty_read+0xe>
		return tty_read_unbuf(tty, buf, size);
   12612:	f7ff ff49 	bl	124a8 <tty_read_unbuf>
   12616:	4604      	mov	r4, r0
   12618:	e008      	b.n	1262c <tty_read+0x46>
			if (out_size == 0) {
   1261a:	b10e      	cbz	r6, 12620 <tty_read+0x3a>
			return out_size;
   1261c:	4634      	mov	r4, r6
   1261e:	e005      	b.n	1262c <tty_read+0x46>
				errno = -res;
   12620:	f000 f916 	bl	12850 <__errno>
   12624:	4263      	negs	r3, r4
   12626:	6003      	str	r3, [r0, #0]
				return res;
   12628:	e000      	b.n	1262c <tty_read+0x46>
	return out_size;
   1262a:	4634      	mov	r4, r6
}
   1262c:	4620      	mov	r0, r4
   1262e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00012632 <tty_set_rx_buf>:

int tty_set_rx_buf(struct tty_serial *tty, void *buf, size_t size)
{
   12632:	b570      	push	{r4, r5, r6, lr}
   12634:	4604      	mov	r4, r0
   12636:	460e      	mov	r6, r1
   12638:	4615      	mov	r5, r2
	uart_irq_rx_disable(tty->uart_dev);
   1263a:	6800      	ldr	r0, [r0, #0]
	const struct uart_driver_api *api =
   1263c:	6883      	ldr	r3, [r0, #8]
	if (api->irq_rx_disable != NULL) {
   1263e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12640:	b103      	cbz	r3, 12644 <tty_set_rx_buf+0x12>
		api->irq_rx_disable(dev);
   12642:	4798      	blx	r3

	tty->rx_ringbuf = buf;
   12644:	6166      	str	r6, [r4, #20]
	tty->rx_ringbuf_sz = size;
   12646:	61a5      	str	r5, [r4, #24]

	if (size > 0) {
   12648:	b90d      	cbnz	r5, 1264e <tty_set_rx_buf+0x1c>
		k_sem_init(&tty->rx_sem, 0, K_SEM_MAX_LIMIT);
		uart_irq_rx_enable(tty->uart_dev);
	}

	return 0;
}
   1264a:	2000      	movs	r0, #0
   1264c:	bd70      	pop	{r4, r5, r6, pc}
		k_sem_init(&tty->rx_sem, 0, K_SEM_MAX_LIMIT);
   1264e:	1d20      	adds	r0, r4, #4
	return z_impl_k_sem_init(sem, initial_count, limit);
   12650:	f04f 32ff 	mov.w	r2, #4294967295
   12654:	2100      	movs	r1, #0
   12656:	f003 fb89 	bl	15d6c <z_impl_k_sem_init>
		uart_irq_rx_enable(tty->uart_dev);
   1265a:	6820      	ldr	r0, [r4, #0]
	const struct uart_driver_api *api =
   1265c:	6883      	ldr	r3, [r0, #8]
	if (api->irq_rx_enable != NULL) {
   1265e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   12660:	2b00      	cmp	r3, #0
   12662:	d0f2      	beq.n	1264a <tty_set_rx_buf+0x18>
		api->irq_rx_enable(dev);
   12664:	4798      	blx	r3
   12666:	e7f0      	b.n	1264a <tty_set_rx_buf+0x18>

00012668 <tty_set_tx_buf>:

int tty_set_tx_buf(struct tty_serial *tty, void *buf, size_t size)
{
   12668:	b570      	push	{r4, r5, r6, lr}
   1266a:	4604      	mov	r4, r0
   1266c:	460e      	mov	r6, r1
   1266e:	4615      	mov	r5, r2
	uart_irq_tx_disable(tty->uart_dev);
   12670:	6800      	ldr	r0, [r0, #0]
	const struct uart_driver_api *api =
   12672:	6883      	ldr	r3, [r0, #8]
	if (api->irq_tx_disable != NULL) {
   12674:	6a1b      	ldr	r3, [r3, #32]
   12676:	b103      	cbz	r3, 1267a <tty_set_tx_buf+0x12>
		api->irq_tx_disable(dev);
   12678:	4798      	blx	r3

	tty->tx_ringbuf = buf;
   1267a:	6366      	str	r6, [r4, #52]	; 0x34
	tty->tx_ringbuf_sz = size;
   1267c:	63a5      	str	r5, [r4, #56]	; 0x38

	k_sem_init(&tty->tx_sem, size - 1, K_SEM_MAX_LIMIT);
   1267e:	f104 0024 	add.w	r0, r4, #36	; 0x24
   12682:	1e69      	subs	r1, r5, #1
   12684:	f04f 32ff 	mov.w	r2, #4294967295
   12688:	f003 fb70 	bl	15d6c <z_impl_k_sem_init>
	/* New buffer is initially empty, no need to re-enable interrupts,
	 * it will be done when needed (on first output char).
	 */

	return 0;
}
   1268c:	2000      	movs	r0, #0
   1268e:	bd70      	pop	{r4, r5, r6, pc}

00012690 <z_cpp_init_static>:

void __do_global_ctors_aux(void);
void __do_init_array_aux(void);

void z_cpp_init_static(void)
{
   12690:	b508      	push	{r3, lr}
	__do_global_ctors_aux();
   12692:	f7f1 fbd1 	bl	3e38 <__do_global_ctors_aux>
	__do_init_array_aux();
   12696:	f7f1 fbc1 	bl	3e1c <__do_init_array_aux>
}
   1269a:	bd08      	pop	{r3, pc}

0001269c <__cxa_atexit>:
{
	ARG_UNUSED(destructor);
	ARG_UNUSED(objptr);
	ARG_UNUSED(dso);
	return 0;
}
   1269c:	2000      	movs	r0, #0
   1269e:	4770      	bx	lr

000126a0 <pm_policy_next_state>:
			return pm_min_residency[i];
		}
	}

	LOG_DBG("No suitable power state found!");
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
   126a0:	2200      	movs	r2, #0
   126a2:	6002      	str	r2, [r0, #0]
   126a4:	6042      	str	r2, [r0, #4]
   126a6:	6082      	str	r2, [r0, #8]
}
   126a8:	4770      	bx	lr

000126aa <abort_function>:
{
   126aa:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
   126ac:	2000      	movs	r0, #0
   126ae:	f7f1 fadb 	bl	3c68 <sys_reboot>

000126b2 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
   126b2:	b508      	push	{r3, lr}

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
   126b4:	f003 fa9e 	bl	15bf4 <z_fatal_error>
}
   126b8:	bd08      	pop	{r3, pc}

000126ba <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
   126ba:	b508      	push	{r3, lr}
   126bc:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
   126be:	6800      	ldr	r0, [r0, #0]
   126c0:	f7ff fff7 	bl	126b2 <z_arm_fatal_error>

	memcpy(&esf_copy, esf, offsetof(z_arch_esf_t, extra_info));
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
   126c4:	bd08      	pop	{r3, pc}

000126c6 <z_irq_spurious>:
 * called.
 *
 * @return N/A
 */
void z_irq_spurious(const void *unused)
{
   126c6:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
   126c8:	2100      	movs	r1, #0
   126ca:	2001      	movs	r0, #1
   126cc:	f7ff fff1 	bl	126b2 <z_arm_fatal_error>
}
   126d0:	bd08      	pop	{r3, pc}

000126d2 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
   126d2:	b508      	push	{r3, lr}
	handler();
   126d4:	f7f1 fda0 	bl	4218 <z_SysNmiOnReset>
	z_arm_int_exit();
   126d8:	f7f1 fe6e 	bl	43b8 <z_arm_exc_exit>
}
   126dc:	bd08      	pop	{r3, pc}

000126de <configure_builtin_stack_guard>:
	uint32_t guard_start = thread->stack_info.start;
   126de:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
   126e2:	f383 880b 	msr	PSPLIM, r3
}
   126e6:	4770      	bx	lr

000126e8 <__aeabi_atexit>:
 * @param dso Dynamic Shared Object handle for shared libraries
 *
 * Wrapper for __cxa_atexit()
 */
int __aeabi_atexit(void *objptr, void (*destructor)(void *), void *dso)
{
   126e8:	b508      	push	{r3, lr}
   126ea:	460b      	mov	r3, r1
	return __cxa_atexit(destructor, objptr, dso);
   126ec:	4601      	mov	r1, r0
   126ee:	4618      	mov	r0, r3
   126f0:	f7ff ffd4 	bl	1269c <__cxa_atexit>
}
   126f4:	bd08      	pop	{r3, pc}

000126f6 <memory_fault_recoverable>:
}
   126f6:	2000      	movs	r0, #0
   126f8:	4770      	bx	lr

000126fa <debug_monitor>:
	*recoverable = false;
   126fa:	2300      	movs	r3, #0
   126fc:	700b      	strb	r3, [r1, #0]
}
   126fe:	4770      	bx	lr

00012700 <fault_handle>:
{
   12700:	b508      	push	{r3, lr}
	*recoverable = false;
   12702:	2300      	movs	r3, #0
   12704:	7013      	strb	r3, [r2, #0]
	switch (fault) {
   12706:	1ecb      	subs	r3, r1, #3
   12708:	2b09      	cmp	r3, #9
   1270a:	d81a      	bhi.n	12742 <fault_handle+0x42>
   1270c:	e8df f003 	tbb	[pc, r3]
   12710:	110d0905 	.word	0x110d0905
   12714:	19191919 	.word	0x19191919
   12718:	1419      	.short	0x1419
		reason = hard_fault(esf, recoverable);
   1271a:	4611      	mov	r1, r2
   1271c:	f7f1 fec8 	bl	44b0 <hard_fault>
		break;
   12720:	e010      	b.n	12744 <fault_handle+0x44>
		reason = mem_manage_fault(esf, 0, recoverable);
   12722:	2100      	movs	r1, #0
   12724:	f7f1 fe56 	bl	43d4 <mem_manage_fault>
		break;
   12728:	e00c      	b.n	12744 <fault_handle+0x44>
		reason = bus_fault(esf, 0, recoverable);
   1272a:	2100      	movs	r1, #0
   1272c:	f7f1 fe7e 	bl	442c <bus_fault>
		break;
   12730:	e008      	b.n	12744 <fault_handle+0x44>
		reason = usage_fault(esf);
   12732:	f7f1 fea5 	bl	4480 <usage_fault>
		break;
   12736:	e005      	b.n	12744 <fault_handle+0x44>
		debug_monitor(esf, recoverable);
   12738:	4611      	mov	r1, r2
   1273a:	f7ff ffde 	bl	126fa <debug_monitor>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
   1273e:	2000      	movs	r0, #0
		break;
   12740:	e000      	b.n	12744 <fault_handle+0x44>
	*recoverable = false;
   12742:	2000      	movs	r0, #0
}
   12744:	bd08      	pop	{r3, pc}

00012746 <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
   12746:	e840 f000 	tt	r0, r0

int arm_cmse_mpu_region_get(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
   1274a:	f410 3f80 	tst.w	r0, #65536	; 0x10000
   1274e:	d001      	beq.n	12754 <arm_cmse_mpu_region_get+0xe>
		return addr_info.flags.mpu_region;
   12750:	b2c0      	uxtb	r0, r0
   12752:	4770      	bx	lr
	}

	return -EINVAL;
   12754:	f06f 0015 	mvn.w	r0, #21
}
   12758:	4770      	bx	lr

0001275a <mpu_partition_is_valid>:
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
   1275a:	6843      	ldr	r3, [r0, #4]
		&&
   1275c:	2b1f      	cmp	r3, #31
   1275e:	d90a      	bls.n	12776 <mpu_partition_is_valid+0x1c>
		&&
   12760:	f013 0f1f 	tst.w	r3, #31
   12764:	d001      	beq.n	1276a <mpu_partition_is_valid+0x10>
		&&
   12766:	2000      	movs	r0, #0
   12768:	4770      	bx	lr
		((part->start &
   1276a:	6803      	ldr	r3, [r0, #0]
		&&
   1276c:	f013 0f1f 	tst.w	r3, #31
   12770:	d003      	beq.n	1277a <mpu_partition_is_valid+0x20>
   12772:	2000      	movs	r0, #0
   12774:	4770      	bx	lr
   12776:	2000      	movs	r0, #0
   12778:	4770      	bx	lr
   1277a:	2001      	movs	r0, #1
}
   1277c:	4770      	bx	lr

0001277e <region_allocate_and_init>:
	if (index > (get_num_regions() - 1U)) {
   1277e:	2807      	cmp	r0, #7
   12780:	d805      	bhi.n	1278e <region_allocate_and_init+0x10>
{
   12782:	b510      	push	{r4, lr}
   12784:	4604      	mov	r4, r0
	region_init(index, region_conf);
   12786:	f7f2 f80d 	bl	47a4 <region_init>
	return index;
   1278a:	4620      	mov	r0, r4
}
   1278c:	bd10      	pop	{r4, pc}
		return -EINVAL;
   1278e:	f06f 0015 	mvn.w	r0, #21
}
   12792:	4770      	bx	lr

00012794 <mpu_configure_region>:
{
   12794:	b530      	push	{r4, r5, lr}
   12796:	b085      	sub	sp, #20
	region_conf.base = new_region->start;
   12798:	680b      	ldr	r3, [r1, #0]
   1279a:	9300      	str	r3, [sp, #0]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
   1279c:	684c      	ldr	r4, [r1, #4]
	p_attr->rbar = attr->rbar &
   1279e:	890d      	ldrh	r5, [r1, #8]
   127a0:	f89d 2008 	ldrb.w	r2, [sp, #8]
   127a4:	f365 0204 	bfi	r2, r5, #0, #5
	p_attr->mair_idx = attr->mair_idx;
   127a8:	7a89      	ldrb	r1, [r1, #10]
   127aa:	f361 1247 	bfi	r2, r1, #5, #3
   127ae:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
   127b2:	f023 031f 	bic.w	r3, r3, #31
   127b6:	4423      	add	r3, r4
   127b8:	3b01      	subs	r3, #1
   127ba:	f023 031f 	bic.w	r3, r3, #31
   127be:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
   127c0:	4669      	mov	r1, sp
   127c2:	f7ff ffdc 	bl	1277e <region_allocate_and_init>
}
   127c6:	b005      	add	sp, #20
   127c8:	bd30      	pop	{r4, r5, pc}

000127ca <arm_core_mpu_configure_static_mpu_regions>:
{
   127ca:	b508      	push	{r3, lr}
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
   127cc:	f7f2 f8c8 	bl	4960 <mpu_configure_static_mpu_regions>
}
   127d0:	bd08      	pop	{r3, pc}

000127d2 <arm_core_mpu_mark_areas_for_dynamic_regions>:
{
   127d2:	b508      	push	{r3, lr}
	if (mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
   127d4:	f7f2 f8ce 	bl	4974 <mpu_mark_areas_for_dynamic_regions>
}
   127d8:	bd08      	pop	{r3, pc}

000127da <malloc_prepare>:
}
   127da:	2000      	movs	r0, #0
   127dc:	4770      	bx	lr

000127de <_stdout_hook_default>:
}
   127de:	f04f 30ff 	mov.w	r0, #4294967295
   127e2:	4770      	bx	lr

000127e4 <_stdin_hook_default>:
}
   127e4:	2000      	movs	r0, #0
   127e6:	4770      	bx	lr

000127e8 <_read>:
{
   127e8:	b508      	push	{r3, lr}
   127ea:	4608      	mov	r0, r1
   127ec:	4611      	mov	r1, r2
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&buf, *(uintptr_t *)&nbytes, K_SYSCALL_ZEPHYR_READ_STDIN);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_read_stdin(buf, nbytes);
   127ee:	f7f2 f951 	bl	4a94 <z_impl_zephyr_read_stdin>
}
   127f2:	bd08      	pop	{r3, pc}

000127f4 <_write>:
{
   127f4:	b508      	push	{r3, lr}
   127f6:	4608      	mov	r0, r1
   127f8:	4611      	mov	r1, r2
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&buf, *(uintptr_t *)&nbytes, K_SYSCALL_ZEPHYR_WRITE_STDOUT);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_write_stdout(buf, nbytes);
   127fa:	f7f2 f961 	bl	4ac0 <z_impl_zephyr_write_stdout>
}
   127fe:	bd08      	pop	{r3, pc}

00012800 <_close>:
}
   12800:	f04f 30ff 	mov.w	r0, #4294967295
   12804:	4770      	bx	lr

00012806 <_lseek>:
}
   12806:	2000      	movs	r0, #0
   12808:	4770      	bx	lr

0001280a <_isatty>:
}
   1280a:	2802      	cmp	r0, #2
   1280c:	bfcc      	ite	gt
   1280e:	2000      	movgt	r0, #0
   12810:	2001      	movle	r0, #1
   12812:	4770      	bx	lr

00012814 <_kill>:
}
   12814:	2000      	movs	r0, #0
   12816:	4770      	bx	lr

00012818 <_getpid>:
}
   12818:	2000      	movs	r0, #0
   1281a:	4770      	bx	lr

0001281c <_fstat>:
	st->st_mode = S_IFCHR;
   1281c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   12820:	604b      	str	r3, [r1, #4]
}
   12822:	2000      	movs	r0, #0
   12824:	4770      	bx	lr

00012826 <__retarget_lock_init_recursive>:
	k_sem_init((struct k_sem *)*lock, 1, 1);
}

/* Create a new dynamic recursive lock */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
   12826:	b510      	push	{r4, lr}
   12828:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(lock != NULL);

	/* Allocate mutex object */
#ifndef CONFIG_USERSPACE
	*lock = malloc(sizeof(struct k_mutex));
   1282a:	2014      	movs	r0, #20
   1282c:	f7fe f88e 	bl	1094c <malloc>
   12830:	6020      	str	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
   12832:	f003 fa94 	bl	15d5e <z_impl_k_mutex_init>
	*lock = k_object_alloc(K_OBJ_MUTEX);
#endif /* !CONFIG_USERSPACE */
	__ASSERT(*lock != NULL, "recursive lock allocation failed");

	k_mutex_init((struct k_mutex *)*lock);
}
   12836:	bd10      	pop	{r4, pc}

00012838 <__retarget_lock_acquire_recursive>:
	k_sem_take((struct k_sem *)lock, K_FOREVER);
}

/* Acquiure recursive lock */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
   12838:	b508      	push	{r3, lr}
	return z_impl_k_mutex_lock(mutex, timeout);
   1283a:	f04f 32ff 	mov.w	r2, #4294967295
   1283e:	f04f 33ff 	mov.w	r3, #4294967295
   12842:	f7fc fe0f 	bl	f464 <z_impl_k_mutex_lock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_lock((struct k_mutex *)lock, K_FOREVER);
}
   12846:	bd08      	pop	{r3, pc}

00012848 <__retarget_lock_release_recursive>:
	k_sem_give((struct k_sem *)lock);
}

/* Release recursive lock */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
   12848:	b508      	push	{r3, lr}
	return z_impl_k_mutex_unlock(mutex);
   1284a:	f7fc fe95 	bl	f578 <z_impl_k_mutex_unlock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_unlock((struct k_mutex *)lock);
}
   1284e:	bd08      	pop	{r3, pc}

00012850 <__errno>:
#endif /* CONFIG_MULTITHREADING */

__weak int *__errno(void)
{
   12850:	b508      	push	{r3, lr}
		/* coverity[OVERRUN] */
		return (int *) arch_syscall_invoke0(K_SYSCALL_Z_ERRNO);
	}
#endif
	compiler_barrier();
	return z_impl_z_errno();
   12852:	f7fc fbd3 	bl	effc <z_impl_z_errno>
	return z_errno();
}
   12856:	bd08      	pop	{r3, pc}

00012858 <get_sub_data>:
	struct nrf_clock_control_data *data = dev->data;
   12858:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
   1285a:	eb01 0141 	add.w	r1, r1, r1, lsl #1
   1285e:	0089      	lsls	r1, r1, #2
   12860:	3180      	adds	r1, #128	; 0x80
}
   12862:	4408      	add	r0, r1
   12864:	4770      	bx	lr

00012866 <get_sub_config>:
	const struct nrf_clock_control_config *config =
   12866:	6840      	ldr	r0, [r0, #4]
}
   12868:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
   1286c:	4770      	bx	lr

0001286e <get_onoff_manager>:
	struct nrf_clock_control_data *data = dev->data;
   1286e:	6900      	ldr	r0, [r0, #16]
}
   12870:	eb00 1041 	add.w	r0, r0, r1, lsl #5
   12874:	4770      	bx	lr

00012876 <get_status>:
{
   12876:	b508      	push	{r3, lr}
	return GET_STATUS(get_sub_data(dev, type)->flags);
   12878:	b2c9      	uxtb	r1, r1
   1287a:	f7ff ffed 	bl	12858 <get_sub_data>
   1287e:	6880      	ldr	r0, [r0, #8]
}
   12880:	f000 0007 	and.w	r0, r0, #7
   12884:	bd08      	pop	{r3, pc}

00012886 <set_off_state>:
	__asm__ volatile(
   12886:	f04f 0320 	mov.w	r3, #32
   1288a:	f3ef 8211 	mrs	r2, BASEPRI
   1288e:	f383 8812 	msr	BASEPRI_MAX, r3
   12892:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
   12896:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
   12898:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
   1289c:	d001      	beq.n	128a2 <set_off_state+0x1c>
   1289e:	428b      	cmp	r3, r1
   128a0:	d107      	bne.n	128b2 <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
   128a2:	2301      	movs	r3, #1
   128a4:	6003      	str	r3, [r0, #0]
	int err = 0;
   128a6:	2000      	movs	r0, #0
	__asm__ volatile(
   128a8:	f382 8811 	msr	BASEPRI, r2
   128ac:	f3bf 8f6f 	isb	sy
}
   128b0:	4770      	bx	lr
		err = -EPERM;
   128b2:	f04f 30ff 	mov.w	r0, #4294967295
   128b6:	e7f7      	b.n	128a8 <set_off_state+0x22>

000128b8 <set_starting_state>:
{
   128b8:	b410      	push	{r4}
	__asm__ volatile(
   128ba:	f04f 0320 	mov.w	r3, #32
   128be:	f3ef 8211 	mrs	r2, BASEPRI
   128c2:	f383 8812 	msr	BASEPRI_MAX, r3
   128c6:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
   128ca:	6803      	ldr	r3, [r0, #0]
   128cc:	f003 04c0 	and.w	r4, r3, #192	; 0xc0
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
   128d0:	f003 0307 	and.w	r3, r3, #7
   128d4:	2b01      	cmp	r3, #1
   128d6:	d009      	beq.n	128ec <set_starting_state+0x34>
	} else if (current_ctx != ctx) {
   128d8:	428c      	cmp	r4, r1
   128da:	d00a      	beq.n	128f2 <set_starting_state+0x3a>
		err = -EPERM;
   128dc:	f04f 30ff 	mov.w	r0, #4294967295
	__asm__ volatile(
   128e0:	f382 8811 	msr	BASEPRI, r2
   128e4:	f3bf 8f6f 	isb	sy
}
   128e8:	bc10      	pop	{r4}
   128ea:	4770      	bx	lr
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
   128ec:	6001      	str	r1, [r0, #0]
	int err = 0;
   128ee:	2000      	movs	r0, #0
   128f0:	e7f6      	b.n	128e0 <set_starting_state+0x28>
		err = -EALREADY;
   128f2:	f06f 0077 	mvn.w	r0, #119	; 0x77
   128f6:	e7f3      	b.n	128e0 <set_starting_state+0x28>

000128f8 <set_on_state>:
	__asm__ volatile(
   128f8:	f04f 0320 	mov.w	r3, #32
   128fc:	f3ef 8211 	mrs	r2, BASEPRI
   12900:	f383 8812 	msr	BASEPRI_MAX, r3
   12904:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
   12908:	6803      	ldr	r3, [r0, #0]
   1290a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   1290e:	f043 0302 	orr.w	r3, r3, #2
   12912:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
   12914:	f382 8811 	msr	BASEPRI, r2
   12918:	f3bf 8f6f 	isb	sy
}
   1291c:	4770      	bx	lr

0001291e <clkstarted_handle>:
{
   1291e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12920:	4606      	mov	r6, r0
   12922:	460c      	mov	r4, r1
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
   12924:	f7ff ff98 	bl	12858 <get_sub_data>
	clock_control_cb_t callback = sub_data->cb;
   12928:	6805      	ldr	r5, [r0, #0]
	void *user_data = sub_data->user_data;
   1292a:	6847      	ldr	r7, [r0, #4]
	sub_data->cb = NULL;
   1292c:	2300      	movs	r3, #0
   1292e:	f840 3b08 	str.w	r3, [r0], #8
	set_on_state(&sub_data->flags);
   12932:	f7ff ffe1 	bl	128f8 <set_on_state>
	if (callback) {
   12936:	b11d      	cbz	r5, 12940 <clkstarted_handle+0x22>
		callback(dev, (clock_control_subsys_t)type, user_data);
   12938:	463a      	mov	r2, r7
   1293a:	4621      	mov	r1, r4
   1293c:	4630      	mov	r0, r6
   1293e:	47a8      	blx	r5
}
   12940:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00012942 <stop>:
{
   12942:	b570      	push	{r4, r5, r6, lr}
   12944:	4606      	mov	r6, r0
   12946:	4615      	mov	r5, r2
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
   12948:	b2cc      	uxtb	r4, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
   1294a:	4621      	mov	r1, r4
   1294c:	f7ff ff84 	bl	12858 <get_sub_data>
	err = set_off_state(&subdata->flags, ctx);
   12950:	4629      	mov	r1, r5
   12952:	3008      	adds	r0, #8
   12954:	f7ff ff97 	bl	12886 <set_off_state>
	if (err < 0) {
   12958:	2800      	cmp	r0, #0
   1295a:	db06      	blt.n	1296a <stop+0x28>
	get_sub_config(dev, type)->stop();
   1295c:	4621      	mov	r1, r4
   1295e:	4630      	mov	r0, r6
   12960:	f7ff ff81 	bl	12866 <get_sub_config>
   12964:	6843      	ldr	r3, [r0, #4]
   12966:	4798      	blx	r3
	return 0;
   12968:	2000      	movs	r0, #0
}
   1296a:	bd70      	pop	{r4, r5, r6, pc}

0001296c <api_stop>:
{
   1296c:	b508      	push	{r3, lr}
	return stop(dev, subsys, CTX_API);
   1296e:	2280      	movs	r2, #128	; 0x80
   12970:	f7ff ffe7 	bl	12942 <stop>
}
   12974:	bd08      	pop	{r3, pc}

00012976 <async_start>:
{
   12976:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1297a:	4606      	mov	r6, r0
   1297c:	4690      	mov	r8, r2
   1297e:	461f      	mov	r7, r3
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
   12980:	b2cd      	uxtb	r5, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
   12982:	4629      	mov	r1, r5
   12984:	f7ff ff68 	bl	12858 <get_sub_data>
   12988:	4604      	mov	r4, r0
	err = set_starting_state(&subdata->flags, ctx);
   1298a:	9906      	ldr	r1, [sp, #24]
   1298c:	3008      	adds	r0, #8
   1298e:	f7ff ff93 	bl	128b8 <set_starting_state>
	if (err < 0) {
   12992:	2800      	cmp	r0, #0
   12994:	db09      	blt.n	129aa <async_start+0x34>
	subdata->cb = cb;
   12996:	f8c4 8000 	str.w	r8, [r4]
	subdata->user_data = user_data;
   1299a:	6067      	str	r7, [r4, #4]
	 get_sub_config(dev, type)->start();
   1299c:	4629      	mov	r1, r5
   1299e:	4630      	mov	r0, r6
   129a0:	f7ff ff61 	bl	12866 <get_sub_config>
   129a4:	6803      	ldr	r3, [r0, #0]
   129a6:	4798      	blx	r3
	return 0;
   129a8:	2000      	movs	r0, #0
}
   129aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000129ae <api_start>:
{
   129ae:	b510      	push	{r4, lr}
   129b0:	b082      	sub	sp, #8
	return async_start(dev, subsys, cb, user_data, CTX_API);
   129b2:	2480      	movs	r4, #128	; 0x80
   129b4:	9400      	str	r4, [sp, #0]
   129b6:	f7ff ffde 	bl	12976 <async_start>
}
   129ba:	b002      	add	sp, #8
   129bc:	bd10      	pop	{r4, pc}

000129be <onoff_started_callback>:
{
   129be:	b510      	push	{r4, lr}
   129c0:	4614      	mov	r4, r2
	struct onoff_manager *mgr = get_onoff_manager(dev, type);
   129c2:	b2c9      	uxtb	r1, r1
   129c4:	f7ff ff53 	bl	1286e <get_onoff_manager>
	notify(mgr, 0);
   129c8:	2100      	movs	r1, #0
   129ca:	47a0      	blx	r4
}
   129cc:	bd10      	pop	{r4, pc}

000129ce <hfclk_start>:
{
   129ce:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
   129d0:	2001      	movs	r0, #1
   129d2:	f7f3 faa3 	bl	5f1c <nrfx_clock_start>
}
   129d6:	bd08      	pop	{r3, pc}

000129d8 <hfclkaudio_start>:
{
   129d8:	b508      	push	{r3, lr}
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
   129da:	2003      	movs	r0, #3
   129dc:	f7f3 fa9e 	bl	5f1c <nrfx_clock_start>
}
   129e0:	bd08      	pop	{r3, pc}

000129e2 <hfclk192m_start>:
{
   129e2:	b508      	push	{r3, lr}
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK192M);
   129e4:	2002      	movs	r0, #2
   129e6:	f7f3 fa99 	bl	5f1c <nrfx_clock_start>
}
   129ea:	bd08      	pop	{r3, pc}

000129ec <lfclk_start>:
{
   129ec:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
   129ee:	2000      	movs	r0, #0
   129f0:	f7f3 fa94 	bl	5f1c <nrfx_clock_start>
}
   129f4:	bd08      	pop	{r3, pc}

000129f6 <hfclk_stop>:
{
   129f6:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
   129f8:	2001      	movs	r0, #1
   129fa:	f7f3 fae9 	bl	5fd0 <nrfx_clock_stop>
}
   129fe:	bd08      	pop	{r3, pc}

00012a00 <hfclkaudio_stop>:
{
   12a00:	b508      	push	{r3, lr}
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
   12a02:	2003      	movs	r0, #3
   12a04:	f7f3 fae4 	bl	5fd0 <nrfx_clock_stop>
}
   12a08:	bd08      	pop	{r3, pc}

00012a0a <hfclk192m_stop>:
{
   12a0a:	b508      	push	{r3, lr}
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK192M);
   12a0c:	2002      	movs	r0, #2
   12a0e:	f7f3 fadf 	bl	5fd0 <nrfx_clock_stop>
}
   12a12:	bd08      	pop	{r3, pc}

00012a14 <lfclk_stop>:
{
   12a14:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
   12a16:	2000      	movs	r0, #0
   12a18:	f7f3 fada 	bl	5fd0 <nrfx_clock_stop>
}
   12a1c:	bd08      	pop	{r3, pc}

00012a1e <blocking_start_callback>:
{
   12a1e:	b508      	push	{r3, lr}
   12a20:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
   12a22:	f7fc fded 	bl	f600 <z_impl_k_sem_give>
}
   12a26:	bd08      	pop	{r3, pc}

00012a28 <debug_hook_out_nop>:
}
   12a28:	2000      	movs	r0, #0
   12a2a:	4770      	bx	lr

00012a2c <gpio_nrfx_port_get_raw>:
	return port->config;
   12a2c:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   12a2e:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
   12a30:	691b      	ldr	r3, [r3, #16]
	*value = nrf_gpio_port_in_read(reg);
   12a32:	600b      	str	r3, [r1, #0]
}
   12a34:	2000      	movs	r0, #0
   12a36:	4770      	bx	lr

00012a38 <gpio_nrfx_port_set_masked_raw>:
	return port->config;
   12a38:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   12a3a:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
   12a3c:	6858      	ldr	r0, [r3, #4]
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
   12a3e:	4042      	eors	r2, r0
   12a40:	400a      	ands	r2, r1
   12a42:	4042      	eors	r2, r0
    p_reg->OUT = value;
   12a44:	605a      	str	r2, [r3, #4]
}
   12a46:	2000      	movs	r0, #0
   12a48:	4770      	bx	lr

00012a4a <gpio_nrfx_port_set_bits_raw>:
	return port->config;
   12a4a:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   12a4c:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
   12a4e:	6099      	str	r1, [r3, #8]
}
   12a50:	2000      	movs	r0, #0
   12a52:	4770      	bx	lr

00012a54 <gpio_nrfx_port_clear_bits_raw>:
	return port->config;
   12a54:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   12a56:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
   12a58:	60d9      	str	r1, [r3, #12]
}
   12a5a:	2000      	movs	r0, #0
   12a5c:	4770      	bx	lr

00012a5e <gpio_nrfx_port_toggle_bits>:
	return port->config;
   12a5e:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   12a60:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
   12a62:	6853      	ldr	r3, [r2, #4]
	nrf_gpio_port_out_write(reg, value ^ mask);
   12a64:	404b      	eors	r3, r1
    p_reg->OUT = value;
   12a66:	6053      	str	r3, [r2, #4]
}
   12a68:	2000      	movs	r0, #0
   12a6a:	4770      	bx	lr

00012a6c <gpio_nrfx_manage_callback>:
{
   12a6c:	b470      	push	{r4, r5, r6}
	return port->data;
   12a6e:	6900      	ldr	r0, [r0, #16]
	return gpio_manage_callback(&get_port_data(port)->callbacks,
   12a70:	1d05      	adds	r5, r0, #4
	return list->head;
   12a72:	6843      	ldr	r3, [r0, #4]
	if (!sys_slist_is_empty(callbacks)) {
   12a74:	b1db      	cbz	r3, 12aae <gpio_nrfx_manage_callback+0x42>
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
   12a76:	460e      	mov	r6, r1
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   12a78:	2400      	movs	r4, #0
   12a7a:	e00a      	b.n	12a92 <gpio_nrfx_manage_callback+0x26>
	return node->next;
   12a7c:	680b      	ldr	r3, [r1, #0]
	list->head = node;
   12a7e:	6043      	str	r3, [r0, #4]
	return list->tail;
   12a80:	686c      	ldr	r4, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
   12a82:	42a1      	cmp	r1, r4
   12a84:	d10f      	bne.n	12aa6 <gpio_nrfx_manage_callback+0x3a>
	list->tail = node;
   12a86:	606b      	str	r3, [r5, #4]
}
   12a88:	e00d      	b.n	12aa6 <gpio_nrfx_manage_callback+0x3a>
	list->tail = node;
   12a8a:	606c      	str	r4, [r5, #4]
}
   12a8c:	e00b      	b.n	12aa6 <gpio_nrfx_manage_callback+0x3a>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   12a8e:	461c      	mov	r4, r3
   12a90:	681b      	ldr	r3, [r3, #0]
   12a92:	b15b      	cbz	r3, 12aac <gpio_nrfx_manage_callback+0x40>
   12a94:	429e      	cmp	r6, r3
   12a96:	d1fa      	bne.n	12a8e <gpio_nrfx_manage_callback+0x22>
Z_GENLIST_REMOVE(slist, snode)
   12a98:	2c00      	cmp	r4, #0
   12a9a:	d0ef      	beq.n	12a7c <gpio_nrfx_manage_callback+0x10>
	return node->next;
   12a9c:	680b      	ldr	r3, [r1, #0]
	parent->next = child;
   12a9e:	6023      	str	r3, [r4, #0]
	return list->tail;
   12aa0:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
   12aa2:	4299      	cmp	r1, r3
   12aa4:	d0f1      	beq.n	12a8a <gpio_nrfx_manage_callback+0x1e>
	parent->next = child;
   12aa6:	2300      	movs	r3, #0
   12aa8:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   12aaa:	e000      	b.n	12aae <gpio_nrfx_manage_callback+0x42>
			if (!set) {
   12aac:	b152      	cbz	r2, 12ac4 <gpio_nrfx_manage_callback+0x58>
	if (set) {
   12aae:	b162      	cbz	r2, 12aca <gpio_nrfx_manage_callback+0x5e>
	return list->head;
   12ab0:	6843      	ldr	r3, [r0, #4]
	parent->next = child;
   12ab2:	600b      	str	r3, [r1, #0]
	list->head = node;
   12ab4:	6041      	str	r1, [r0, #4]
	return list->tail;
   12ab6:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_PREPEND(slist, snode)
   12ab8:	b10b      	cbz	r3, 12abe <gpio_nrfx_manage_callback+0x52>
	return 0;
   12aba:	2000      	movs	r0, #0
   12abc:	e006      	b.n	12acc <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
   12abe:	6069      	str	r1, [r5, #4]
   12ac0:	2000      	movs	r0, #0
}
   12ac2:	e003      	b.n	12acc <gpio_nrfx_manage_callback+0x60>
				return -EINVAL;
   12ac4:	f06f 0015 	mvn.w	r0, #21
   12ac8:	e000      	b.n	12acc <gpio_nrfx_manage_callback+0x60>
	return 0;
   12aca:	2000      	movs	r0, #0
}
   12acc:	bc70      	pop	{r4, r5, r6}
   12ace:	4770      	bx	lr

00012ad0 <endtx_isr>:
	return dev->config;
   12ad0:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12ad2:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
   12ad4:	f04f 0120 	mov.w	r1, #32
   12ad8:	f3ef 8211 	mrs	r2, BASEPRI
   12adc:	f381 8812 	msr	BASEPRI_MAX, r1
   12ae0:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12ae4:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
   12ae8:	b131      	cbz	r1, 12af8 <endtx_isr+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   12aea:	2100      	movs	r1, #0
   12aec:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
   12af0:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   12af4:	2101      	movs	r1, #1
   12af6:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
   12af8:	f382 8811 	msr	BASEPRI, r2
   12afc:	f3bf 8f6f 	isb	sy
}
   12b00:	4770      	bx	lr

00012b02 <uarte_nrfx_isr_int>:
{
   12b02:	b538      	push	{r3, r4, r5, lr}
   12b04:	4604      	mov	r4, r0
	return dev->config;
   12b06:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12b08:	681d      	ldr	r5, [r3, #0]
    return p_reg->INTENSET & mask;
   12b0a:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
   12b0e:	f413 7f80 	tst.w	r3, #256	; 0x100
   12b12:	d003      	beq.n	12b1c <uarte_nrfx_isr_int+0x1a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12b14:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
   12b18:	2b00      	cmp	r3, #0
   12b1a:	d139      	bne.n	12b90 <uarte_nrfx_isr_int+0x8e>
	return dev->config;
   12b1c:	6863      	ldr	r3, [r4, #4]
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
   12b1e:	685b      	ldr	r3, [r3, #4]
   12b20:	f013 0f10 	tst.w	r3, #16
   12b24:	d01a      	beq.n	12b5c <uarte_nrfx_isr_int+0x5a>
	__asm__ volatile(
   12b26:	f04f 0320 	mov.w	r3, #32
   12b2a:	f3ef 8211 	mrs	r2, BASEPRI
   12b2e:	f383 8812 	msr	BASEPRI_MAX, r3
   12b32:	f3bf 8f6f 	isb	sy
   12b36:	f8d5 3158 	ldr.w	r3, [r5, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
   12b3a:	b113      	cbz	r3, 12b42 <uarte_nrfx_isr_int+0x40>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
   12b3c:	2300      	movs	r3, #0
   12b3e:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
	return dev->data;
   12b42:	6923      	ldr	r3, [r4, #16]
		if (!data->int_driven || data->int_driven->fifo_fill_lock == 0)
   12b44:	68db      	ldr	r3, [r3, #12]
   12b46:	b10b      	cbz	r3, 12b4c <uarte_nrfx_isr_int+0x4a>
   12b48:	691b      	ldr	r3, [r3, #16]
   12b4a:	b91b      	cbnz	r3, 12b54 <uarte_nrfx_isr_int+0x52>
    p_reg->INTENCLR = mask;
   12b4c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   12b50:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
	__asm__ volatile(
   12b54:	f382 8811 	msr	BASEPRI, r2
   12b58:	f3bf 8f6f 	isb	sy
	return dev->data;
   12b5c:	6923      	ldr	r3, [r4, #16]
	if (!data->int_driven) {
   12b5e:	68da      	ldr	r2, [r3, #12]
   12b60:	b1aa      	cbz	r2, 12b8e <uarte_nrfx_isr_int+0x8c>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12b62:	f8d5 1158 	ldr.w	r1, [r5, #344]	; 0x158
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
   12b66:	b121      	cbz	r1, 12b72 <uarte_nrfx_isr_int+0x70>
		data->int_driven->fifo_fill_lock = 0;
   12b68:	2100      	movs	r1, #0
   12b6a:	6111      	str	r1, [r2, #16]
		if (data->int_driven->disable_tx_irq) {
   12b6c:	68da      	ldr	r2, [r3, #12]
   12b6e:	7b92      	ldrb	r2, [r2, #14]
   12b70:	b98a      	cbnz	r2, 12b96 <uarte_nrfx_isr_int+0x94>
   12b72:	f8d5 2124 	ldr.w	r2, [r5, #292]	; 0x124
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ERROR)) {
   12b76:	b122      	cbz	r2, 12b82 <uarte_nrfx_isr_int+0x80>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   12b78:	2200      	movs	r2, #0
   12b7a:	f8c5 2124 	str.w	r2, [r5, #292]	; 0x124
   12b7e:	f8d5 2124 	ldr.w	r2, [r5, #292]	; 0x124
	if (data->int_driven->cb) {
   12b82:	68da      	ldr	r2, [r3, #12]
   12b84:	6813      	ldr	r3, [r2, #0]
   12b86:	b113      	cbz	r3, 12b8e <uarte_nrfx_isr_int+0x8c>
		data->int_driven->cb(dev, data->int_driven->cb_data);
   12b88:	6851      	ldr	r1, [r2, #4]
   12b8a:	4620      	mov	r0, r4
   12b8c:	4798      	blx	r3
}
   12b8e:	bd38      	pop	{r3, r4, r5, pc}
		endtx_isr(dev);
   12b90:	f7ff ff9e 	bl	12ad0 <endtx_isr>
   12b94:	e7c2      	b.n	12b1c <uarte_nrfx_isr_int+0x1a>
    p_reg->INTENCLR = mask;
   12b96:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   12b9a:	f8c5 2308 	str.w	r2, [r5, #776]	; 0x308
			data->int_driven->disable_tx_irq = false;
   12b9e:	68db      	ldr	r3, [r3, #12]
   12ba0:	7399      	strb	r1, [r3, #14]
			return;
   12ba2:	e7f4      	b.n	12b8e <uarte_nrfx_isr_int+0x8c>

00012ba4 <uarte_nrfx_configure>:
{
   12ba4:	b530      	push	{r4, r5, lr}
   12ba6:	b083      	sub	sp, #12
   12ba8:	4605      	mov	r5, r0
   12baa:	460c      	mov	r4, r1
	switch (cfg->stop_bits) {
   12bac:	794b      	ldrb	r3, [r1, #5]
   12bae:	2b01      	cmp	r3, #1
   12bb0:	d006      	beq.n	12bc0 <uarte_nrfx_configure+0x1c>
   12bb2:	2b03      	cmp	r3, #3
   12bb4:	d011      	beq.n	12bda <uarte_nrfx_configure+0x36>
   12bb6:	f06f 0285 	mvn.w	r2, #133	; 0x85
}
   12bba:	4610      	mov	r0, r2
   12bbc:	b003      	add	sp, #12
   12bbe:	bd30      	pop	{r4, r5, pc}
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
   12bc0:	2300      	movs	r3, #0
   12bc2:	f88d 3002 	strb.w	r3, [sp, #2]
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
   12bc6:	79a3      	ldrb	r3, [r4, #6]
   12bc8:	2b03      	cmp	r3, #3
   12bca:	d14f      	bne.n	12c6c <uarte_nrfx_configure+0xc8>
	switch (cfg->flow_ctrl) {
   12bcc:	79e3      	ldrb	r3, [r4, #7]
   12bce:	b143      	cbz	r3, 12be2 <uarte_nrfx_configure+0x3e>
   12bd0:	2b01      	cmp	r3, #1
   12bd2:	d015      	beq.n	12c00 <uarte_nrfx_configure+0x5c>
   12bd4:	f06f 0285 	mvn.w	r2, #133	; 0x85
   12bd8:	e7ef      	b.n	12bba <uarte_nrfx_configure+0x16>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
   12bda:	2310      	movs	r3, #16
   12bdc:	f88d 3002 	strb.w	r3, [sp, #2]
		break;
   12be0:	e7f1      	b.n	12bc6 <uarte_nrfx_configure+0x22>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
   12be2:	2300      	movs	r3, #0
   12be4:	f88d 3000 	strb.w	r3, [sp]
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
   12be8:	2300      	movs	r3, #0
   12bea:	f8ad 3004 	strh.w	r3, [sp, #4]
	switch (cfg->parity) {
   12bee:	7923      	ldrb	r3, [r4, #4]
   12bf0:	2b01      	cmp	r3, #1
   12bf2:	d033      	beq.n	12c5c <uarte_nrfx_configure+0xb8>
   12bf4:	2b02      	cmp	r3, #2
   12bf6:	d02d      	beq.n	12c54 <uarte_nrfx_configure+0xb0>
   12bf8:	b173      	cbz	r3, 12c18 <uarte_nrfx_configure+0x74>
   12bfa:	f06f 0285 	mvn.w	r2, #133	; 0x85
   12bfe:	e7dc      	b.n	12bba <uarte_nrfx_configure+0x16>
	return dev->config;
   12c00:	686b      	ldr	r3, [r5, #4]
		if (IS_HWFC_PINS_USED(get_dev_config(dev)->flags)) {
   12c02:	685b      	ldr	r3, [r3, #4]
   12c04:	f003 0201 	and.w	r2, r3, #1
   12c08:	f003 0302 	and.w	r3, r3, #2
   12c0c:	4313      	orrs	r3, r2
   12c0e:	d030      	beq.n	12c72 <uarte_nrfx_configure+0xce>
			uarte_cfg.hwfc = NRF_UARTE_HWFC_ENABLED;
   12c10:	2301      	movs	r3, #1
   12c12:	f88d 3000 	strb.w	r3, [sp]
		break;
   12c16:	e7e7      	b.n	12be8 <uarte_nrfx_configure+0x44>
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
   12c18:	f88d 3001 	strb.w	r3, [sp, #1]
	if (baudrate_set(dev, cfg->baudrate) != 0) {
   12c1c:	6821      	ldr	r1, [r4, #0]
   12c1e:	4628      	mov	r0, r5
   12c20:	f7f2 fc3e 	bl	54a0 <baudrate_set>
   12c24:	4602      	mov	r2, r0
   12c26:	bb38      	cbnz	r0, 12c78 <uarte_nrfx_configure+0xd4>
	return dev->config;
   12c28:	686b      	ldr	r3, [r5, #4]
	return config->uarte_regs;
   12c2a:	6819      	ldr	r1, [r3, #0]
    p_reg->CONFIG = (uint32_t)p_cfg->parity
   12c2c:	f89d 3001 	ldrb.w	r3, [sp, #1]
                    | (uint32_t)p_cfg->stop
   12c30:	f89d 0002 	ldrb.w	r0, [sp, #2]
   12c34:	4303      	orrs	r3, r0
                    | (uint32_t)p_cfg->paritytype
   12c36:	f8bd 0004 	ldrh.w	r0, [sp, #4]
   12c3a:	4303      	orrs	r3, r0
                    | (uint32_t)p_cfg->hwfc;
   12c3c:	f89d 0000 	ldrb.w	r0, [sp]
   12c40:	4303      	orrs	r3, r0
    p_reg->CONFIG = (uint32_t)p_cfg->parity
   12c42:	f8c1 356c 	str.w	r3, [r1, #1388]	; 0x56c
	return dev->data;
   12c46:	692b      	ldr	r3, [r5, #16]
	get_dev_data(dev)->uart_config = *cfg;
   12c48:	3304      	adds	r3, #4
   12c4a:	e894 0003 	ldmia.w	r4, {r0, r1}
   12c4e:	e883 0003 	stmia.w	r3, {r0, r1}
	return 0;
   12c52:	e7b2      	b.n	12bba <uarte_nrfx_configure+0x16>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
   12c54:	230e      	movs	r3, #14
   12c56:	f88d 3001 	strb.w	r3, [sp, #1]
		break;
   12c5a:	e7df      	b.n	12c1c <uarte_nrfx_configure+0x78>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
   12c5c:	230e      	movs	r3, #14
   12c5e:	f88d 3001 	strb.w	r3, [sp, #1]
		uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_ODD;
   12c62:	f44f 7380 	mov.w	r3, #256	; 0x100
   12c66:	f8ad 3004 	strh.w	r3, [sp, #4]
		break;
   12c6a:	e7d7      	b.n	12c1c <uarte_nrfx_configure+0x78>
		return -ENOTSUP;
   12c6c:	f06f 0285 	mvn.w	r2, #133	; 0x85
   12c70:	e7a3      	b.n	12bba <uarte_nrfx_configure+0x16>
			return -ENOTSUP;
   12c72:	f06f 0285 	mvn.w	r2, #133	; 0x85
   12c76:	e7a0      	b.n	12bba <uarte_nrfx_configure+0x16>
		return -ENOTSUP;
   12c78:	f06f 0285 	mvn.w	r2, #133	; 0x85
   12c7c:	e79d      	b.n	12bba <uarte_nrfx_configure+0x16>

00012c7e <uarte_nrfx_config_get>:
{
   12c7e:	460b      	mov	r3, r1
	return dev->data;
   12c80:	6902      	ldr	r2, [r0, #16]
	*cfg = get_dev_data(dev)->uart_config;
   12c82:	6891      	ldr	r1, [r2, #8]
   12c84:	6850      	ldr	r0, [r2, #4]
   12c86:	e883 0003 	stmia.w	r3, {r0, r1}
}
   12c8a:	2000      	movs	r0, #0
   12c8c:	4770      	bx	lr

00012c8e <uarte_nrfx_err_check>:
	return dev->config;
   12c8e:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12c90:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
   12c92:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
   12c96:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
   12c9a:	4770      	bx	lr

00012c9c <is_tx_ready>:
	return dev->config;
   12c9c:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12c9e:	681a      	ldr	r2, [r3, #0]
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
   12ca0:	685b      	ldr	r3, [r3, #4]
   12ca2:	f003 0308 	and.w	r3, r3, #8
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12ca6:	f8d2 1158 	ldr.w	r1, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
   12caa:	b929      	cbnz	r1, 12cb8 <is_tx_ready+0x1c>
   12cac:	b933      	cbnz	r3, 12cbc <is_tx_ready+0x20>
   12cae:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
   12cb2:	b92b      	cbnz	r3, 12cc0 <is_tx_ready+0x24>
   12cb4:	2000      	movs	r0, #0
   12cb6:	4770      	bx	lr
   12cb8:	2001      	movs	r0, #1
   12cba:	4770      	bx	lr
   12cbc:	2000      	movs	r0, #0
   12cbe:	4770      	bx	lr
   12cc0:	2001      	movs	r0, #1
}
   12cc2:	4770      	bx	lr

00012cc4 <uarte_enable>:
	return dev->config;
   12cc4:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12cc6:	681b      	ldr	r3, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
   12cc8:	2208      	movs	r2, #8
   12cca:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
   12cce:	4770      	bx	lr

00012cd0 <tx_start>:
{
   12cd0:	b510      	push	{r4, lr}
	return dev->config;
   12cd2:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12cd4:	681c      	ldr	r4, [r3, #0]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   12cd6:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
   12cda:	f8c4 2548 	str.w	r2, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   12cde:	2300      	movs	r3, #0
   12ce0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
   12ce4:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
   12ce8:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158
   12cec:	f8d4 3158 	ldr.w	r3, [r4, #344]	; 0x158
	return dev->config;
   12cf0:	6843      	ldr	r3, [r0, #4]
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
   12cf2:	685b      	ldr	r3, [r3, #4]
   12cf4:	f013 0f10 	tst.w	r3, #16
   12cf8:	d102      	bne.n	12d00 <tx_start+0x30>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   12cfa:	2301      	movs	r3, #1
   12cfc:	60a3      	str	r3, [r4, #8]
}
   12cfe:	bd10      	pop	{r4, pc}
		uarte_enable(dev, UARTE_LOW_POWER_TX);
   12d00:	2101      	movs	r1, #1
   12d02:	f7ff ffdf 	bl	12cc4 <uarte_enable>
    p_reg->INTENSET = mask;
   12d06:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   12d0a:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
   12d0e:	e7f4      	b.n	12cfa <tx_start+0x2a>

00012d10 <uarte_nrfx_poll_in>:
{
   12d10:	b410      	push	{r4}
	return dev->data;
   12d12:	6904      	ldr	r4, [r0, #16]
	return dev->config;
   12d14:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12d16:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12d18:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
   12d1c:	b152      	cbz	r2, 12d34 <uarte_nrfx_poll_in+0x24>
	*c = data->rx_data;
   12d1e:	7d62      	ldrb	r2, [r4, #21]
   12d20:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   12d22:	2000      	movs	r0, #0
   12d24:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
   12d28:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   12d2c:	2201      	movs	r2, #1
   12d2e:	601a      	str	r2, [r3, #0]
}
   12d30:	bc10      	pop	{r4}
   12d32:	4770      	bx	lr
		return -1;
   12d34:	f04f 30ff 	mov.w	r0, #4294967295
   12d38:	e7fa      	b.n	12d30 <uarte_nrfx_poll_in+0x20>

00012d3a <uarte_nrfx_fifo_fill>:
{
   12d3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   12d3e:	4680      	mov	r8, r0
	return dev->data;
   12d40:	6907      	ldr	r7, [r0, #16]
	len = MIN(len, data->int_driven->tx_buff_size);
   12d42:	68fb      	ldr	r3, [r7, #12]
   12d44:	899e      	ldrh	r6, [r3, #12]
   12d46:	4296      	cmp	r6, r2
   12d48:	bfa8      	it	ge
   12d4a:	4616      	movge	r6, r2
	if (!atomic_cas(&data->int_driven->fifo_fill_lock, 0, 1)) {
   12d4c:	3310      	adds	r3, #16
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   12d4e:	2201      	movs	r2, #1
   12d50:	e8d3 0fef 	ldaex	r0, [r3]
   12d54:	2800      	cmp	r0, #0
   12d56:	d103      	bne.n	12d60 <uarte_nrfx_fifo_fill+0x26>
   12d58:	e8c3 2fe4 	stlex	r4, r2, [r3]
   12d5c:	2c00      	cmp	r4, #0
   12d5e:	d1f7      	bne.n	12d50 <uarte_nrfx_fifo_fill+0x16>
   12d60:	d101      	bne.n	12d66 <uarte_nrfx_fifo_fill+0x2c>
	for (int i = 0; i < len; i++) {
   12d62:	2300      	movs	r3, #0
   12d64:	e006      	b.n	12d74 <uarte_nrfx_fifo_fill+0x3a>
		return 0;
   12d66:	2600      	movs	r6, #0
   12d68:	e019      	b.n	12d9e <uarte_nrfx_fifo_fill+0x64>
		data->int_driven->tx_buffer[i] = tx_data[i];
   12d6a:	68fc      	ldr	r4, [r7, #12]
   12d6c:	68a4      	ldr	r4, [r4, #8]
   12d6e:	5ccd      	ldrb	r5, [r1, r3]
   12d70:	54e5      	strb	r5, [r4, r3]
	for (int i = 0; i < len; i++) {
   12d72:	3301      	adds	r3, #1
   12d74:	42b3      	cmp	r3, r6
   12d76:	dbf8      	blt.n	12d6a <uarte_nrfx_fifo_fill+0x30>
	__asm__ volatile(
   12d78:	f04f 0320 	mov.w	r3, #32
   12d7c:	f3ef 8411 	mrs	r4, BASEPRI
   12d80:	f383 8812 	msr	BASEPRI_MAX, r3
   12d84:	f3bf 8f6f 	isb	sy
	if (!is_tx_ready(dev)) {
   12d88:	4640      	mov	r0, r8
   12d8a:	f7ff ff87 	bl	12c9c <is_tx_ready>
   12d8e:	b948      	cbnz	r0, 12da4 <uarte_nrfx_fifo_fill+0x6a>
		data->int_driven->fifo_fill_lock = 0;
   12d90:	68fb      	ldr	r3, [r7, #12]
   12d92:	2600      	movs	r6, #0
   12d94:	611e      	str	r6, [r3, #16]
	__asm__ volatile(
   12d96:	f384 8811 	msr	BASEPRI, r4
   12d9a:	f3bf 8f6f 	isb	sy
}
   12d9e:	4630      	mov	r0, r6
   12da0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		tx_start(dev, data->int_driven->tx_buffer, len);
   12da4:	68fb      	ldr	r3, [r7, #12]
   12da6:	4632      	mov	r2, r6
   12da8:	6899      	ldr	r1, [r3, #8]
   12daa:	4640      	mov	r0, r8
   12dac:	f7ff ff90 	bl	12cd0 <tx_start>
   12db0:	e7f1      	b.n	12d96 <uarte_nrfx_fifo_fill+0x5c>

00012db2 <uarte_nrfx_fifo_read>:
	return dev->config;
   12db2:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12db4:	681b      	ldr	r3, [r3, #0]
	return dev->data;
   12db6:	6900      	ldr	r0, [r0, #16]
	if (size > 0 && nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
   12db8:	2a00      	cmp	r2, #0
   12dba:	dd0c      	ble.n	12dd6 <uarte_nrfx_fifo_read+0x24>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12dbc:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
   12dc0:	b15a      	cbz	r2, 12dda <uarte_nrfx_fifo_read+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   12dc2:	2200      	movs	r2, #0
   12dc4:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
   12dc8:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
		rx_data[num_rx++] = (uint8_t)data->rx_data;
   12dcc:	7d42      	ldrb	r2, [r0, #21]
   12dce:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   12dd0:	2001      	movs	r0, #1
   12dd2:	6018      	str	r0, [r3, #0]
}
   12dd4:	4770      	bx	lr
	int num_rx = 0;
   12dd6:	2000      	movs	r0, #0
   12dd8:	4770      	bx	lr
   12dda:	2000      	movs	r0, #0
}
   12ddc:	4770      	bx	lr

00012dde <uarte_nrfx_irq_tx_enable>:
	return dev->config;
   12dde:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12de0:	681a      	ldr	r2, [r3, #0]
	return dev->data;
   12de2:	6901      	ldr	r1, [r0, #16]
	__asm__ volatile(
   12de4:	f04f 0020 	mov.w	r0, #32
   12de8:	f3ef 8311 	mrs	r3, BASEPRI
   12dec:	f380 8812 	msr	BASEPRI_MAX, r0
   12df0:	f3bf 8f6f 	isb	sy
	data->int_driven->disable_tx_irq = false;
   12df4:	68c9      	ldr	r1, [r1, #12]
   12df6:	2000      	movs	r0, #0
   12df8:	7388      	strb	r0, [r1, #14]
    p_reg->INTENSET = mask;
   12dfa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
   12dfe:	f8c2 1304 	str.w	r1, [r2, #772]	; 0x304
	__asm__ volatile(
   12e02:	f383 8811 	msr	BASEPRI, r3
   12e06:	f3bf 8f6f 	isb	sy
}
   12e0a:	4770      	bx	lr

00012e0c <uarte_nrfx_irq_tx_disable>:
	return dev->data;
   12e0c:	6903      	ldr	r3, [r0, #16]
	data->int_driven->disable_tx_irq = true;
   12e0e:	68db      	ldr	r3, [r3, #12]
   12e10:	2201      	movs	r2, #1
   12e12:	739a      	strb	r2, [r3, #14]
}
   12e14:	4770      	bx	lr

00012e16 <uarte_nrfx_irq_tx_ready_complete>:
	return dev->config;
   12e16:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12e18:	6819      	ldr	r1, [r3, #0]
	return dev->data;
   12e1a:	6903      	ldr	r3, [r0, #16]
	bool ready = !data->int_driven->disable_tx_irq &&
   12e1c:	68db      	ldr	r3, [r3, #12]
   12e1e:	7b9a      	ldrb	r2, [r3, #14]
		     nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) &&
   12e20:	b94a      	cbnz	r2, 12e36 <uarte_nrfx_irq_tx_ready_complete+0x20>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12e22:	f8d1 2158 	ldr.w	r2, [r1, #344]	; 0x158
	bool ready = !data->int_driven->disable_tx_irq &&
   12e26:	b15a      	cbz	r2, 12e40 <uarte_nrfx_irq_tx_ready_complete+0x2a>
    return p_reg->INTENSET & mask;
   12e28:	f8d1 2304 	ldr.w	r2, [r1, #772]	; 0x304
		     nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) &&
   12e2c:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
   12e30:	d008      	beq.n	12e44 <uarte_nrfx_irq_tx_ready_complete+0x2e>
   12e32:	2001      	movs	r0, #1
   12e34:	e000      	b.n	12e38 <uarte_nrfx_irq_tx_ready_complete+0x22>
   12e36:	2000      	movs	r0, #0
	if (ready) {
   12e38:	b108      	cbz	r0, 12e3e <uarte_nrfx_irq_tx_ready_complete+0x28>
		data->int_driven->fifo_fill_lock = 0;
   12e3a:	2200      	movs	r2, #0
   12e3c:	611a      	str	r2, [r3, #16]
}
   12e3e:	4770      	bx	lr
		     nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) &&
   12e40:	2000      	movs	r0, #0
   12e42:	e7f9      	b.n	12e38 <uarte_nrfx_irq_tx_ready_complete+0x22>
   12e44:	2000      	movs	r0, #0
   12e46:	e7f7      	b.n	12e38 <uarte_nrfx_irq_tx_ready_complete+0x22>

00012e48 <uarte_nrfx_irq_rx_ready>:
	return dev->config;
   12e48:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12e4a:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12e4c:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
}
   12e50:	3800      	subs	r0, #0
   12e52:	bf18      	it	ne
   12e54:	2001      	movne	r0, #1
   12e56:	4770      	bx	lr

00012e58 <uarte_nrfx_irq_rx_enable>:
	return dev->config;
   12e58:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12e5a:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
   12e5c:	2210      	movs	r2, #16
   12e5e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
   12e62:	4770      	bx	lr

00012e64 <uarte_nrfx_irq_rx_disable>:
	return dev->config;
   12e64:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12e66:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
   12e68:	2210      	movs	r2, #16
   12e6a:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
   12e6e:	4770      	bx	lr

00012e70 <uarte_nrfx_irq_err_enable>:
	return dev->config;
   12e70:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12e72:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
   12e74:	f44f 7200 	mov.w	r2, #512	; 0x200
   12e78:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
   12e7c:	4770      	bx	lr

00012e7e <uarte_nrfx_irq_err_disable>:
	return dev->config;
   12e7e:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12e80:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
   12e82:	f44f 7200 	mov.w	r2, #512	; 0x200
   12e86:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
   12e8a:	4770      	bx	lr

00012e8c <uarte_nrfx_irq_is_pending>:
{
   12e8c:	b538      	push	{r3, r4, r5, lr}
   12e8e:	4604      	mov	r4, r0
	return dev->config;
   12e90:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12e92:	681d      	ldr	r5, [r3, #0]
    return p_reg->INTENSET & mask;
   12e94:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
		||
   12e98:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
   12e9c:	d106      	bne.n	12eac <uarte_nrfx_irq_is_pending+0x20>
   12e9e:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
   12ea2:	f013 0f10 	tst.w	r3, #16
   12ea6:	d107      	bne.n	12eb8 <uarte_nrfx_irq_is_pending+0x2c>
   12ea8:	2000      	movs	r0, #0
}
   12eaa:	bd38      	pop	{r3, r4, r5, pc}
		 uarte_nrfx_irq_tx_ready_complete(dev))
   12eac:	f7ff ffb3 	bl	12e16 <uarte_nrfx_irq_tx_ready_complete>
					    NRF_UARTE_INT_TXSTOPPED_MASK) &&
   12eb0:	2800      	cmp	r0, #0
   12eb2:	d0f4      	beq.n	12e9e <uarte_nrfx_irq_is_pending+0x12>
		||
   12eb4:	2001      	movs	r0, #1
   12eb6:	e7f8      	b.n	12eaa <uarte_nrfx_irq_is_pending+0x1e>
		 uarte_nrfx_irq_rx_ready(dev)));
   12eb8:	4620      	mov	r0, r4
   12eba:	f7ff ffc5 	bl	12e48 <uarte_nrfx_irq_rx_ready>
					    NRF_UARTE_INT_ENDRX_MASK) &&
   12ebe:	2800      	cmp	r0, #0
   12ec0:	d0f3      	beq.n	12eaa <uarte_nrfx_irq_is_pending+0x1e>
		||
   12ec2:	2001      	movs	r0, #1
   12ec4:	e7f1      	b.n	12eaa <uarte_nrfx_irq_is_pending+0x1e>

00012ec6 <uarte_nrfx_irq_update>:
}
   12ec6:	2001      	movs	r0, #1
   12ec8:	4770      	bx	lr

00012eca <uarte_nrfx_irq_callback_set>:
	return dev->data;
   12eca:	6903      	ldr	r3, [r0, #16]
	data->int_driven->cb = cb;
   12ecc:	68d8      	ldr	r0, [r3, #12]
   12ece:	6001      	str	r1, [r0, #0]
	data->int_driven->cb_data = cb_data;
   12ed0:	68db      	ldr	r3, [r3, #12]
   12ed2:	605a      	str	r2, [r3, #4]
}
   12ed4:	4770      	bx	lr

00012ed6 <wait_tx_ready>:
{
   12ed6:	b570      	push	{r4, r5, r6, lr}
   12ed8:	4606      	mov	r6, r0
   12eda:	e014      	b.n	12f06 <wait_tx_ready+0x30>
		if (res) {
   12edc:	b17d      	cbz	r5, 12efe <wait_tx_ready+0x28>
	__asm__ volatile(
   12ede:	f04f 0320 	mov.w	r3, #32
   12ee2:	f3ef 8411 	mrs	r4, BASEPRI
   12ee6:	f383 8812 	msr	BASEPRI_MAX, r3
   12eea:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
   12eee:	4630      	mov	r0, r6
   12ef0:	f7ff fed4 	bl	12c9c <is_tx_ready>
   12ef4:	b9a0      	cbnz	r0, 12f20 <wait_tx_ready+0x4a>
	__asm__ volatile(
   12ef6:	f384 8811 	msr	BASEPRI, r4
   12efa:	f3bf 8f6f 	isb	sy
	return z_impl_k_sleep(timeout);
   12efe:	2021      	movs	r0, #33	; 0x21
   12f00:	2100      	movs	r1, #0
   12f02:	f7fc ff5d 	bl	fdc0 <z_impl_k_sleep>
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
   12f06:	2464      	movs	r4, #100	; 0x64
   12f08:	4630      	mov	r0, r6
   12f0a:	f7ff fec7 	bl	12c9c <is_tx_ready>
   12f0e:	4605      	mov	r5, r0
   12f10:	2800      	cmp	r0, #0
   12f12:	d1e3      	bne.n	12edc <wait_tx_ready+0x6>
   12f14:	2001      	movs	r0, #1
   12f16:	f000 f8a1 	bl	1305c <nrfx_busy_wait>
   12f1a:	3c01      	subs	r4, #1
   12f1c:	d1f4      	bne.n	12f08 <wait_tx_ready+0x32>
   12f1e:	e7dd      	b.n	12edc <wait_tx_ready+0x6>
}
   12f20:	4620      	mov	r0, r4
   12f22:	bd70      	pop	{r4, r5, r6, pc}

00012f24 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
   12f24:	b510      	push	{r4, lr}
   12f26:	4604      	mov	r4, r0
   12f28:	2200      	movs	r2, #0
   12f2a:	2101      	movs	r1, #1
   12f2c:	2008      	movs	r0, #8
   12f2e:	f7f1 f95d 	bl	41ec <z_arm_irq_priority_set>
   12f32:	2008      	movs	r0, #8
   12f34:	f7f1 f93c 	bl	41b0 <arch_irq_enable>
   12f38:	2101      	movs	r1, #1
   12f3a:	4620      	mov	r0, r4
   12f3c:	f7f2 fbb0 	bl	56a0 <uarte_instance_init>
   12f40:	bd10      	pop	{r4, pc}

00012f42 <sys_clock_isr>:
/* Weak-linked noop defaults for optional driver interfaces*/

void __weak sys_clock_isr(void *arg)
{
	__ASSERT_NO_MSG(false);
}
   12f42:	4770      	bx	lr

00012f44 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
   12f44:	4770      	bx	lr

00012f46 <sys_clock_disable>:

void __weak sys_clock_disable(void)
{
}
   12f46:	4770      	bx	lr

00012f48 <counter_sub>:
	return (a - b) & COUNTER_MAX;
   12f48:	1a40      	subs	r0, r0, r1
}
   12f4a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   12f4e:	4770      	bx	lr

00012f50 <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
   12f50:	f100 0350 	add.w	r3, r0, #80	; 0x50
   12f54:	009b      	lsls	r3, r3, #2
   12f56:	b29b      	uxth	r3, r3
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   12f58:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
   12f5c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
   12f60:	2200      	movs	r2, #0
   12f62:	601a      	str	r2, [r3, #0]
   12f64:	681b      	ldr	r3, [r3, #0]
}
   12f66:	4770      	bx	lr

00012f68 <absolute_time_to_cc>:
}
   12f68:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   12f6c:	4770      	bx	lr

00012f6e <full_int_lock>:
	__asm__ volatile(
   12f6e:	f04f 0320 	mov.w	r3, #32
   12f72:	f3ef 8011 	mrs	r0, BASEPRI
   12f76:	f383 8812 	msr	BASEPRI_MAX, r3
   12f7a:	f3bf 8f6f 	isb	sy
}
   12f7e:	4770      	bx	lr

00012f80 <full_int_unlock>:
	__asm__ volatile(
   12f80:	f380 8811 	msr	BASEPRI, r0
   12f84:	f3bf 8f6f 	isb	sy
}
   12f88:	4770      	bx	lr

00012f8a <set_absolute_alarm>:
{
   12f8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12f8c:	4606      	mov	r6, r0
	uint32_t cc_val = abs_val & COUNTER_MAX;
   12f8e:	f021 457f 	bic.w	r5, r1, #4278190080	; 0xff000000
	uint32_t prev_cc = get_comparator(chan);
   12f92:	f7f2 fc57 	bl	5844 <get_comparator>
   12f96:	4607      	mov	r7, r0
   12f98:	e019      	b.n	12fce <set_absolute_alarm+0x44>
	z_impl_k_busy_wait(usec_to_wait);
   12f9a:	2013      	movs	r0, #19
   12f9c:	f003 f867 	bl	1606e <z_impl_k_busy_wait>
}
   12fa0:	e022      	b.n	12fe8 <set_absolute_alarm+0x5e>
		event_clear(chan);
   12fa2:	4630      	mov	r0, r6
   12fa4:	f7ff ffd4 	bl	12f50 <event_clear>
		event_enable(chan);
   12fa8:	4630      	mov	r0, r6
   12faa:	f7f2 fc53 	bl	5854 <event_enable>
		set_comparator(chan, cc_val);
   12fae:	4629      	mov	r1, r5
   12fb0:	4630      	mov	r0, r6
   12fb2:	f7f2 fc3d 	bl	5830 <set_comparator>
		now2 = counter();
   12fb6:	f7f2 fc61 	bl	587c <counter>
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
   12fba:	4284      	cmp	r4, r0
   12fbc:	d01e      	beq.n	12ffc <set_absolute_alarm+0x72>
   12fbe:	1c81      	adds	r1, r0, #2
   12fc0:	4628      	mov	r0, r5
   12fc2:	f7ff ffc1 	bl	12f48 <counter_sub>
	} while ((now2 != now) &&
   12fc6:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   12fca:	d917      	bls.n	12ffc <set_absolute_alarm+0x72>
		prev_cc = cc_val;
   12fcc:	462f      	mov	r7, r5
		now = counter();
   12fce:	f7f2 fc55 	bl	587c <counter>
   12fd2:	4604      	mov	r4, r0
		set_comparator(chan, now);
   12fd4:	4601      	mov	r1, r0
   12fd6:	4630      	mov	r0, r6
   12fd8:	f7f2 fc2a 	bl	5830 <set_comparator>
		if (counter_sub(prev_cc, now) == 1) {
   12fdc:	4621      	mov	r1, r4
   12fde:	4638      	mov	r0, r7
   12fe0:	f7ff ffb2 	bl	12f48 <counter_sub>
   12fe4:	2801      	cmp	r0, #1
   12fe6:	d0d8      	beq.n	12f9a <set_absolute_alarm+0x10>
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
   12fe8:	1ca7      	adds	r7, r4, #2
   12fea:	4639      	mov	r1, r7
   12fec:	4628      	mov	r0, r5
   12fee:	f7ff ffab 	bl	12f48 <counter_sub>
   12ff2:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   12ff6:	d9d4      	bls.n	12fa2 <set_absolute_alarm+0x18>
			cc_val = now + 2;
   12ff8:	463d      	mov	r5, r7
   12ffa:	e7d2      	b.n	12fa2 <set_absolute_alarm+0x18>
}
   12ffc:	4628      	mov	r0, r5
   12ffe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00013000 <compare_set>:
{
   13000:	b5f0      	push	{r4, r5, r6, r7, lr}
   13002:	b083      	sub	sp, #12
   13004:	4604      	mov	r4, r0
   13006:	4617      	mov	r7, r2
   13008:	461d      	mov	r5, r3
	key = compare_int_lock(chan);
   1300a:	f7f2 fc3d 	bl	5888 <compare_int_lock>
   1300e:	4606      	mov	r6, r0
	int ret = compare_set_nolocks(chan, target_time, handler, user_data);
   13010:	9b09      	ldr	r3, [sp, #36]	; 0x24
   13012:	9301      	str	r3, [sp, #4]
   13014:	9b08      	ldr	r3, [sp, #32]
   13016:	9300      	str	r3, [sp, #0]
   13018:	463a      	mov	r2, r7
   1301a:	462b      	mov	r3, r5
   1301c:	4620      	mov	r0, r4
   1301e:	f7f2 fd11 	bl	5a44 <compare_set_nolocks>
   13022:	4605      	mov	r5, r0
	compare_int_unlock(chan, key);
   13024:	4631      	mov	r1, r6
   13026:	4620      	mov	r0, r4
   13028:	f7f2 fc88 	bl	593c <compare_int_unlock>
}
   1302c:	4628      	mov	r0, r5
   1302e:	b003      	add	sp, #12
   13030:	bdf0      	pop	{r4, r5, r6, r7, pc}

00013032 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
   13032:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
   13034:	2000      	movs	r0, #0
   13036:	f7f1 fb2d 	bl	4694 <sys_arch_reboot>

0001303a <hw_cc3xx_init_internal>:
#include <nrf_cc3xx_platform.h>

#if CONFIG_HW_CC3XX

static int hw_cc3xx_init_internal(const struct device *dev)
{
   1303a:	b508      	push	{r3, lr}

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
   1303c:	f7fd f8c8 	bl	101d0 <nrf_cc3xx_platform_init_no_rng>
#endif

	return res;
}
   13040:	bd08      	pop	{r3, pc}

00013042 <hw_cc3xx_init>:

static int hw_cc3xx_init(const struct device *dev)
{
   13042:	b510      	push	{r4, lr}
   13044:	4604      	mov	r4, r0
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
   13046:	f7f0 ffab 	bl	3fa0 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
   1304a:	f7f1 f87f 	bl	414c <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
   1304e:	4620      	mov	r0, r4
   13050:	f7ff fff3 	bl	1303a <hw_cc3xx_init_internal>
	return res;
}
   13054:	bd10      	pop	{r4, pc}

00013056 <nrfx_isr>:

#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
   13056:	b508      	push	{r3, lr}
	((nrfx_irq_handler_t)irq_handler)();
   13058:	4780      	blx	r0
}
   1305a:	bd08      	pop	{r3, pc}

0001305c <nrfx_busy_wait>:

void nrfx_busy_wait(uint32_t usec_to_wait)
{
   1305c:	b508      	push	{r3, lr}
	z_impl_k_busy_wait(usec_to_wait);
   1305e:	f003 f806 	bl	1606e <z_impl_k_busy_wait>
	k_busy_wait(usec_to_wait);
}
   13062:	bd08      	pop	{r3, pc}

00013064 <nrfx_clock_enable>:
{
   13064:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
   13066:	2005      	movs	r0, #5
   13068:	f7f1 f8b2 	bl	41d0 <arch_irq_is_enabled>
   1306c:	b138      	cbz	r0, 1307e <nrfx_clock_enable+0x1a>
}

#if NRF_CLOCK_HAS_HFCLKSRC
NRF_STATIC_INLINE void nrf_clock_hf_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_t source)
{
    p_reg->HFCLKSRC = (uint32_t)(source);
   1306e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
   13072:	2201      	movs	r2, #1
   13074:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
                                   >> CLOCK_HFCLK192MCTRL_HCLK192M_Pos);
}

NRF_STATIC_INLINE void nrf_clock_hfclk192m_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_t source)
{
    p_reg->HFCLK192MSRC = (uint32_t)(source);
   13078:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
}
   1307c:	bd08      	pop	{r3, pc}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
   1307e:	2005      	movs	r0, #5
   13080:	f7f1 f896 	bl	41b0 <arch_irq_enable>
   13084:	e7f3      	b.n	1306e <nrfx_clock_enable+0xa>

00013086 <is_app_channel>:
    return NRFX_GPIOTE_APP_CHANNELS_MASK & (1UL << index);
   13086:	2301      	movs	r3, #1
   13088:	4083      	lsls	r3, r0
   1308a:	f013 0fff 	tst.w	r3, #255	; 0xff
}
   1308e:	bf14      	ite	ne
   13090:	2001      	movne	r0, #1
   13092:	2000      	moveq	r0, #0
   13094:	4770      	bx	lr

00013096 <_ZN6tflite21SimpleMemoryAllocatorD1Ev>:
SimpleMemoryAllocator::~SimpleMemoryAllocator() {}
   13096:	4770      	bx	lr

00013098 <_ZN6tflite21SimpleMemoryAllocator20ResetTempAllocationsEv>:

void SimpleMemoryAllocator::ResetTempAllocations() { temp_ = head_; }
   13098:	6903      	ldr	r3, [r0, #16]
   1309a:	6183      	str	r3, [r0, #24]
   1309c:	4770      	bx	lr

0001309e <_ZN6tflite21SimpleMemoryAllocatorD0Ev>:
SimpleMemoryAllocator::~SimpleMemoryAllocator() {}
   1309e:	b510      	push	{r4, lr}
   130a0:	4604      	mov	r4, r0
   130a2:	f002 fff3 	bl	1608c <_ZdlPv>
   130a6:	4620      	mov	r0, r4
   130a8:	bd10      	pop	{r4, pc}

000130aa <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhj>:
SimpleMemoryAllocator::SimpleMemoryAllocator(ErrorReporter* error_reporter,
   130aa:	b510      	push	{r4, lr}
   130ac:	4604      	mov	r4, r0
    : SimpleMemoryAllocator(error_reporter, buffer, buffer + buffer_size) {}
   130ae:	4413      	add	r3, r2
   130b0:	f7f3 f9ce 	bl	6450 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhS3_>
   130b4:	4620      	mov	r0, r4
   130b6:	bd10      	pop	{r4, pc}

000130b8 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>:

uint8_t* SimpleMemoryAllocator::GetHeadBuffer() const { return buffer_head_; }
   130b8:	6880      	ldr	r0, [r0, #8]
   130ba:	4770      	bx	lr

000130bc <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>:

size_t SimpleMemoryAllocator::GetTailUsedBytes() const {
  return buffer_tail_ - tail_;
}

size_t SimpleMemoryAllocator::GetAvailableMemory(size_t alignment) const {
   130bc:	b570      	push	{r4, r5, r6, lr}
   130be:	4604      	mov	r4, r0
   130c0:	460e      	mov	r6, r1
  uint8_t* const aligned_temp = AlignPointerUp(temp_, alignment);
   130c2:	6980      	ldr	r0, [r0, #24]
   130c4:	f000 f823 	bl	1310e <_ZN6tflite14AlignPointerUpEPhj>
   130c8:	4605      	mov	r5, r0
  uint8_t* const aligned_tail = AlignPointerDown(tail_, alignment);
   130ca:	4631      	mov	r1, r6
   130cc:	6960      	ldr	r0, [r4, #20]
   130ce:	f000 f825 	bl	1311c <_ZN6tflite16AlignPointerDownEPhj>
  return aligned_tail - aligned_temp;
}
   130d2:	1b40      	subs	r0, r0, r5
   130d4:	bd70      	pop	{r4, r5, r6, pc}

000130d6 <_ZN6tflite18MicroErrorReporterD1Ev>:
 public:
  ~MicroErrorReporter() override {}
   130d6:	4770      	bx	lr

000130d8 <_ZN6tflite18MicroErrorReporter6ReportEPKcSt9__va_list>:
    error_reporter_ = new (micro_error_reporter_buffer) MicroErrorReporter();
  }
  return error_reporter_;
}

int MicroErrorReporter::Report(const char* format, va_list args) {
   130d8:	b508      	push	{r3, lr}
   130da:	4608      	mov	r0, r1
  Log(format, args);
   130dc:	4611      	mov	r1, r2
   130de:	f7f3 f9fd 	bl	64dc <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list>
  return 0;
}
   130e2:	2000      	movs	r0, #0
   130e4:	bd08      	pop	{r3, pc}

000130e6 <_ZN6tflite18MicroErrorReporterD0Ev>:
   130e6:	b510      	push	{r4, lr}
   130e8:	4604      	mov	r4, r0
   130ea:	f002 ffcf 	bl	1608c <_ZdlPv>
   130ee:	4620      	mov	r0, r4
   130f0:	bd10      	pop	{r4, pc}

000130f2 <_Z11MicroPrintfPKcz>:
void MicroPrintf(const char* format, ...) {
   130f2:	b40f      	push	{r0, r1, r2, r3}
   130f4:	b500      	push	{lr}
   130f6:	b083      	sub	sp, #12
   130f8:	a904      	add	r1, sp, #16
   130fa:	f851 0b04 	ldr.w	r0, [r1], #4
  va_start(args, format);
   130fe:	9101      	str	r1, [sp, #4]
  Log(format, args);
   13100:	f7f3 f9ec 	bl	64dc <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list>
}
   13104:	b003      	add	sp, #12
   13106:	f85d eb04 	ldr.w	lr, [sp], #4
   1310a:	b004      	add	sp, #16
   1310c:	4770      	bx	lr

0001310e <_ZN6tflite14AlignPointerUpEPhj>:
      ((data_as_uintptr_t + (alignment - 1)) / alignment) * alignment);
   1310e:	4408      	add	r0, r1
   13110:	3801      	subs	r0, #1
   13112:	fbb0 f0f1 	udiv	r0, r0, r1
}
   13116:	fb01 f000 	mul.w	r0, r1, r0
   1311a:	4770      	bx	lr

0001311c <_ZN6tflite16AlignPointerDownEPhj>:
      reinterpret_cast<uint8_t*>((data_as_uintptr_t / alignment) * alignment);
   1311c:	fbb0 f0f1 	udiv	r0, r0, r1
}
   13120:	fb01 f000 	mul.w	r0, r1, r0
   13124:	4770      	bx	lr

00013126 <_ZN6tflite11AlignSizeUpEjj>:
  size_t aligned_size = (((size + (alignment - 1)) / alignment) * alignment);
   13126:	4408      	add	r0, r1
   13128:	3801      	subs	r0, #1
   1312a:	fbb0 f0f1 	udiv	r0, r0, r1
}
   1312e:	fb01 f000 	mul.w	r0, r1, r0
   13132:	4770      	bx	lr

00013134 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>:
  switch (type) {
   13134:	3801      	subs	r0, #1
   13136:	280f      	cmp	r0, #15
   13138:	d83d      	bhi.n	131b6 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x82>
   1313a:	e8df f000 	tbb	[pc, r0]
   1313e:	180c      	.short	0x180c
   13140:	303c2820 	.word	0x303c2820
   13144:	08243414 	.word	0x08243414
   13148:	3c2c3810 	.word	0x3c2c3810
   1314c:	1c3c      	.short	0x1c3c
      *size = sizeof(int16_t);
   1314e:	2302      	movs	r3, #2
   13150:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   13152:	2000      	movs	r0, #0
      break;
   13154:	4770      	bx	lr
      *size = sizeof(float);
   13156:	2304      	movs	r3, #4
   13158:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   1315a:	2000      	movs	r0, #0
      break;
   1315c:	4770      	bx	lr
      *size = sizeof(double);
   1315e:	2308      	movs	r3, #8
   13160:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   13162:	2000      	movs	r0, #0
      break;
   13164:	4770      	bx	lr
      *size = sizeof(int16_t);
   13166:	2302      	movs	r3, #2
   13168:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   1316a:	2000      	movs	r0, #0
      break;
   1316c:	4770      	bx	lr
      *size = sizeof(int32_t);
   1316e:	2304      	movs	r3, #4
   13170:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   13172:	2000      	movs	r0, #0
      break;
   13174:	4770      	bx	lr
      *size = sizeof(uint32_t);
   13176:	2304      	movs	r3, #4
   13178:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   1317a:	2000      	movs	r0, #0
      break;
   1317c:	4770      	bx	lr
      *size = sizeof(uint8_t);
   1317e:	2301      	movs	r3, #1
   13180:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   13182:	2000      	movs	r0, #0
      break;
   13184:	4770      	bx	lr
      *size = sizeof(int8_t);
   13186:	2301      	movs	r3, #1
   13188:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   1318a:	2000      	movs	r0, #0
      break;
   1318c:	4770      	bx	lr
      *size = sizeof(int64_t);
   1318e:	2308      	movs	r3, #8
   13190:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   13192:	2000      	movs	r0, #0
      break;
   13194:	4770      	bx	lr
      *size = sizeof(uint64_t);
   13196:	2308      	movs	r3, #8
   13198:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   1319a:	2000      	movs	r0, #0
      break;
   1319c:	4770      	bx	lr
      *size = sizeof(bool);
   1319e:	2301      	movs	r3, #1
   131a0:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   131a2:	2000      	movs	r0, #0
      break;
   131a4:	4770      	bx	lr
      *size = sizeof(float) * 2;
   131a6:	2308      	movs	r3, #8
   131a8:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   131aa:	2000      	movs	r0, #0
      break;
   131ac:	4770      	bx	lr
      *size = sizeof(double) * 2;
   131ae:	2310      	movs	r3, #16
   131b0:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   131b2:	2000      	movs	r0, #0
      break;
   131b4:	4770      	bx	lr
  return kTfLiteOk;
   131b6:	2001      	movs	r0, #1
}
   131b8:	4770      	bx	lr

000131ba <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>:

TfLiteStatus TfLiteEvalTensorByteLength(const TfLiteEvalTensor* eval_tensor,
                                        size_t* out_bytes) {
   131ba:	b530      	push	{r4, r5, lr}
   131bc:	b083      	sub	sp, #12
  TFLITE_DCHECK(out_bytes != nullptr);
   131be:	b129      	cbz	r1, 131cc <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x12>
   131c0:	460d      	mov	r5, r1

  int element_count = 1;
  // If eval_tensor->dims == nullptr, then tensor is a scalar so has 1 element.
  if (eval_tensor->dims != nullptr) {
   131c2:	6842      	ldr	r2, [r0, #4]
   131c4:	b1c2      	cbz	r2, 131f8 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x3e>
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
   131c6:	2300      	movs	r3, #0
  int element_count = 1;
   131c8:	2401      	movs	r4, #1
   131ca:	e007      	b.n	131dc <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x22>
  TFLITE_DCHECK(out_bytes != nullptr);
   131cc:	f002 ff75 	bl	160ba <abort>
      element_count *= eval_tensor->dims->data[n];
   131d0:	eb02 0183 	add.w	r1, r2, r3, lsl #2
   131d4:	6849      	ldr	r1, [r1, #4]
   131d6:	fb01 f404 	mul.w	r4, r1, r4
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
   131da:	3301      	adds	r3, #1
   131dc:	6811      	ldr	r1, [r2, #0]
   131de:	4299      	cmp	r1, r3
   131e0:	dcf6      	bgt.n	131d0 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x16>
    }
  }
  size_t type_size;
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(eval_tensor->type, &type_size));
   131e2:	a901      	add	r1, sp, #4
   131e4:	7a00      	ldrb	r0, [r0, #8]
   131e6:	f7ff ffa5 	bl	13134 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
   131ea:	b918      	cbnz	r0, 131f4 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x3a>
  *out_bytes = element_count * type_size;
   131ec:	9b01      	ldr	r3, [sp, #4]
   131ee:	fb03 f404 	mul.w	r4, r3, r4
   131f2:	602c      	str	r4, [r5, #0]
  return kTfLiteOk;
}
   131f4:	b003      	add	sp, #12
   131f6:	bd30      	pop	{r4, r5, pc}
  int element_count = 1;
   131f8:	2401      	movs	r4, #1
   131fa:	e7f2      	b.n	131e2 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x28>

000131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>:

template<typename T>
// UBSAN: C++ aliasing type rules, see std::bit_cast<> for details.
__supress_ubsan__("alignment")
T ReadScalar(const void *p) {
   131fc:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
   131fe:	6800      	ldr	r0, [r0, #0]
   13200:	f7fe fddd 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
   13204:	bd08      	pop	{r3, pc}

00013206 <_ZN11flatbuffers12EndianScalarIiEET_S1_>:
}
   13206:	4770      	bx	lr

00013208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>:
T ReadScalar(const void *p) {
   13208:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
   1320a:	6800      	ldr	r0, [r0, #0]
   1320c:	f7ff fffb 	bl	13206 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
}
   13210:	bd08      	pop	{r3, pc}

00013212 <_ZN11flatbuffers12EndianScalarItEET_S1_>:
}
   13212:	4770      	bx	lr

00013214 <_ZN11flatbuffers10ReadScalarItEET_PKv>:
T ReadScalar(const void *p) {
   13214:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
   13216:	8800      	ldrh	r0, [r0, #0]
   13218:	f7ff fffb 	bl	13212 <_ZN11flatbuffers12EndianScalarItEET_S1_>
}
   1321c:	bd08      	pop	{r3, pc}

0001321e <_ZN11flatbuffers12EndianScalarIaEET_S1_>:
}
   1321e:	4770      	bx	lr

00013220 <_ZN11flatbuffers10ReadScalarIaEET_PKv>:
T ReadScalar(const void *p) {
   13220:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
   13222:	f990 0000 	ldrsb.w	r0, [r0]
   13226:	f7ff fffa 	bl	1321e <_ZN11flatbuffers12EndianScalarIaEET_S1_>
}
   1322a:	bd08      	pop	{r3, pc}

0001322c <_ZN11flatbuffers12EndianScalarIhEET_S1_>:
}
   1322c:	4770      	bx	lr

0001322e <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_>:
  char* p2 = end - 1;
   1322e:	3901      	subs	r1, #1
  char* p1 = start;
   13230:	4603      	mov	r3, r0
  while (p1 < p2) {
   13232:	4288      	cmp	r0, r1
   13234:	d20a      	bcs.n	1324c <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_+0x1e>
char* ReverseStringInPlace(char* start, char* end) {
   13236:	b410      	push	{r4}
    char tmp = *p1;
   13238:	781a      	ldrb	r2, [r3, #0]
    *p1++ = *p2;
   1323a:	780c      	ldrb	r4, [r1, #0]
   1323c:	f803 4b01 	strb.w	r4, [r3], #1
    *p2-- = tmp;
   13240:	f801 2901 	strb.w	r2, [r1], #-1
  while (p1 < p2) {
   13244:	428b      	cmp	r3, r1
   13246:	d3f7      	bcc.n	13238 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_+0xa>
}
   13248:	bc10      	pop	{r4}
   1324a:	4770      	bx	lr
   1324c:	4770      	bx	lr

0001324e <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>:
char* StrCatStr(char* main, int main_max_length, const char* to_append) {
   1324e:	b410      	push	{r4}
   13250:	4604      	mov	r4, r0
  while (*current != 0) {
   13252:	7803      	ldrb	r3, [r0, #0]
   13254:	b10b      	cbz	r3, 1325a <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0xc>
    ++current;
   13256:	3001      	adds	r0, #1
  while (*current != 0) {
   13258:	e7fb      	b.n	13252 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x4>
  char* current_end = main + (main_max_length - 1);
   1325a:	3901      	subs	r1, #1
   1325c:	4421      	add	r1, r4
  while ((*to_append != 0) && (current < current_end)) {
   1325e:	7813      	ldrb	r3, [r2, #0]
   13260:	b12b      	cbz	r3, 1326e <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x20>
   13262:	4288      	cmp	r0, r1
   13264:	d203      	bcs.n	1326e <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x20>
    *current = *to_append;
   13266:	f800 3b01 	strb.w	r3, [r0], #1
    ++to_append;
   1326a:	3201      	adds	r2, #1
  while ((*to_append != 0) && (current < current_end)) {
   1326c:	e7f7      	b.n	1325e <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x10>
  *current = 0;
   1326e:	2300      	movs	r3, #0
   13270:	7003      	strb	r3, [r0, #0]
}
   13272:	bc10      	pop	{r4}
   13274:	4770      	bx	lr

00013276 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>:
char* FastUInt32ToBufferLeft(uint32_t i, char* buffer, int base) {
   13276:	b538      	push	{r3, r4, r5, lr}
   13278:	4605      	mov	r5, r0
   1327a:	4608      	mov	r0, r1
   1327c:	460c      	mov	r4, r1
   1327e:	e008      	b.n	13292 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0x1c>
      character = '0' + digit;
   13280:	3330      	adds	r3, #48	; 0x30
   13282:	b2db      	uxtb	r3, r3
    *buffer++ = character;
   13284:	f804 3b01 	strb.w	r3, [r4], #1
    i /= base;
   13288:	fbb5 f3f2 	udiv	r3, r5, r2
  } while (i > 0);
   1328c:	42aa      	cmp	r2, r5
   1328e:	d809      	bhi.n	132a4 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0x2e>
    i /= base;
   13290:	461d      	mov	r5, r3
    int32_t digit = i % base;
   13292:	fbb5 f3f2 	udiv	r3, r5, r2
   13296:	fb02 5313 	mls	r3, r2, r3, r5
    if (digit < 10) {
   1329a:	2b09      	cmp	r3, #9
   1329c:	ddf0      	ble.n	13280 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0xa>
      character = 'a' + (digit - 10);
   1329e:	3357      	adds	r3, #87	; 0x57
   132a0:	b2db      	uxtb	r3, r3
   132a2:	e7ef      	b.n	13284 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0xe>
  *buffer = 0;
   132a4:	2300      	movs	r3, #0
   132a6:	7023      	strb	r3, [r4, #0]
  ReverseStringInPlace(start, buffer);
   132a8:	4621      	mov	r1, r4
   132aa:	f7ff ffc0 	bl	1322e <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_>
}
   132ae:	4620      	mov	r0, r4
   132b0:	bd38      	pop	{r3, r4, r5, pc}

000132b2 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc>:
char* FastInt32ToBufferLeft(int32_t i, char* buffer) {
   132b2:	b508      	push	{r3, lr}
  if (i < 0) {
   132b4:	2800      	cmp	r0, #0
   132b6:	db03      	blt.n	132c0 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc+0xe>
  return FastUInt32ToBufferLeft(u, buffer, 10);
   132b8:	220a      	movs	r2, #10
   132ba:	f7ff ffdc 	bl	13276 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
}
   132be:	bd08      	pop	{r3, pc}
    *buffer++ = '-';
   132c0:	222d      	movs	r2, #45	; 0x2d
   132c2:	f801 2b01 	strb.w	r2, [r1], #1
    u = -u;
   132c6:	4240      	negs	r0, r0
   132c8:	e7f6      	b.n	132b8 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc+0x6>

000132ca <_ZN12_GLOBAL__N_111StrCatInt32EPcii>:
char* StrCatInt32(char* main, int main_max_length, int32_t number) {
   132ca:	b530      	push	{r4, r5, lr}
   132cc:	b08d      	sub	sp, #52	; 0x34
   132ce:	4604      	mov	r4, r0
   132d0:	460d      	mov	r5, r1
  FastInt32ToBufferLeft(number, number_string);
   132d2:	4669      	mov	r1, sp
   132d4:	4610      	mov	r0, r2
   132d6:	f7ff ffec 	bl	132b2 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc>
  return StrCatStr(main, main_max_length, number_string);
   132da:	466a      	mov	r2, sp
   132dc:	4629      	mov	r1, r5
   132de:	4620      	mov	r0, r4
   132e0:	f7ff ffb5 	bl	1324e <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
}
   132e4:	b00d      	add	sp, #52	; 0x34
   132e6:	bd30      	pop	{r4, r5, pc}

000132e8 <_ZN12_GLOBAL__N_112StrCatUInt32EPciji>:
char* StrCatUInt32(char* main, int main_max_length, uint32_t number, int base) {
   132e8:	b530      	push	{r4, r5, lr}
   132ea:	b08d      	sub	sp, #52	; 0x34
   132ec:	4604      	mov	r4, r0
   132ee:	460d      	mov	r5, r1
   132f0:	4610      	mov	r0, r2
  FastUInt32ToBufferLeft(number, number_string, base);
   132f2:	461a      	mov	r2, r3
   132f4:	4669      	mov	r1, sp
   132f6:	f7ff ffbe 	bl	13276 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
  return StrCatStr(main, main_max_length, number_string);
   132fa:	466a      	mov	r2, sp
   132fc:	4629      	mov	r1, r5
   132fe:	4620      	mov	r0, r4
   13300:	f7ff ffa5 	bl	1324e <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
}
   13304:	b00d      	add	sp, #52	; 0x34
   13306:	bd30      	pop	{r4, r5, pc}

00013308 <_ZN12_GLOBAL__N_111FormatInt32EPci>:
int FormatInt32(char* output, int32_t i) {
   13308:	b510      	push	{r4, lr}
   1330a:	4604      	mov	r4, r0
   1330c:	4608      	mov	r0, r1
  return static_cast<int>(FastInt32ToBufferLeft(i, output) - output);
   1330e:	4621      	mov	r1, r4
   13310:	f7ff ffcf 	bl	132b2 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc>
}
   13314:	1b00      	subs	r0, r0, r4
   13316:	bd10      	pop	{r4, pc}

00013318 <_ZN12_GLOBAL__N_112FormatUInt32EPcj>:
int FormatUInt32(char* output, uint32_t i) {
   13318:	b510      	push	{r4, lr}
   1331a:	4604      	mov	r4, r0
   1331c:	4608      	mov	r0, r1
  return static_cast<int>(FastUInt32ToBufferLeft(i, output, 10) - output);
   1331e:	220a      	movs	r2, #10
   13320:	4621      	mov	r1, r4
   13322:	f7ff ffa8 	bl	13276 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
}
   13326:	1b00      	subs	r0, r0, r4
   13328:	bd10      	pop	{r4, pc}

0001332a <_ZN12_GLOBAL__N_19FormatHexEPcj>:
int FormatHex(char* output, uint32_t i) {
   1332a:	b510      	push	{r4, lr}
   1332c:	4604      	mov	r4, r0
   1332e:	4608      	mov	r0, r1
  return static_cast<int>(FastUInt32ToBufferLeft(i, output, 16) - output);
   13330:	2210      	movs	r2, #16
   13332:	4621      	mov	r1, r4
   13334:	f7ff ff9f 	bl	13276 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
}
   13338:	1b00      	subs	r0, r0, r4
   1333a:	bd10      	pop	{r4, pc}

0001333c <_ZN12_GLOBAL__N_111FormatFloatEPcf>:
int FormatFloat(char* output, float i) {
   1333c:	b510      	push	{r4, lr}
   1333e:	4604      	mov	r4, r0
   13340:	4608      	mov	r0, r1
  return static_cast<int>(FastFloatToBufferLeft(i, output) - output);
   13342:	4621      	mov	r1, r4
   13344:	f7f3 f964 	bl	6610 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc>
}
   13348:	1b00      	subs	r0, r0, r4
   1334a:	bd10      	pop	{r4, pc}

0001334c <_ZN6tflite12ElementCountERK14TfLiteIntArray>:
#include "tensorflow/lite/kernels/op_macros.h"
#include "tensorflow/lite/micro/micro_error_reporter.h"

namespace tflite {

int ElementCount(const TfLiteIntArray& dims) {
   1334c:	4602      	mov	r2, r0
  int result = 1;
  for (int i = 0; i < dims.size; ++i) {
   1334e:	2300      	movs	r3, #0
  int result = 1;
   13350:	2001      	movs	r0, #1
  for (int i = 0; i < dims.size; ++i) {
   13352:	6811      	ldr	r1, [r2, #0]
   13354:	4299      	cmp	r1, r3
   13356:	dd06      	ble.n	13366 <_ZN6tflite12ElementCountERK14TfLiteIntArray+0x1a>
    result *= dims.data[i];
   13358:	eb02 0183 	add.w	r1, r2, r3, lsl #2
   1335c:	6849      	ldr	r1, [r1, #4]
   1335e:	fb01 f000 	mul.w	r0, r1, r0
  for (int i = 0; i < dims.size; ++i) {
   13362:	3301      	adds	r3, #1
   13364:	e7f5      	b.n	13352 <_ZN6tflite12ElementCountERK14TfLiteIntArray+0x6>
  }
  return result;
}
   13366:	4770      	bx	lr

00013368 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>:
uint32_t NumSubgraphOperators(const SubGraph* subgraph) {
   13368:	b538      	push	{r3, r4, r5, lr}
   1336a:	4604      	mov	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
   1336c:	f7ff ff4c 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
   13370:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
   13372:	4628      	mov	r0, r5
   13374:	f7ff ff4e 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   13378:	280a      	cmp	r0, #10
   1337a:	d90e      	bls.n	1339a <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x32>
   1337c:	f105 000a 	add.w	r0, r5, #10
   13380:	f7ff ff48 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
   13384:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
   13386:	b150      	cbz	r0, 1339e <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x36>
   13388:	4620      	mov	r0, r4
   1338a:	f7ff ff37 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
   1338e:	4420      	add	r0, r4
  if (subgraph->operators() != nullptr) {
   13390:	b138      	cbz	r0, 133a2 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x3a>
  uoffset_t size() const { return EndianScalar(length_); }
   13392:	6800      	ldr	r0, [r0, #0]
   13394:	f7fe fd13 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
   13398:	bd38      	pop	{r3, r4, r5, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   1339a:	2000      	movs	r0, #0
   1339c:	e7f2      	b.n	13384 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x1c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
   1339e:	2000      	movs	r0, #0
   133a0:	e7f6      	b.n	13390 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x28>
    return 0;
   133a2:	2000      	movs	r0, #0
   133a4:	e7f8      	b.n	13398 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x30>

000133a6 <_ZN11flatbuffers10ReadScalarIhEET_PKv>:
T ReadScalar(const void *p) {
   133a6:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
   133a8:	7800      	ldrb	r0, [r0, #0]
   133aa:	f7ff ff3f 	bl	1322c <_ZN11flatbuffers12EndianScalarIhEET_S1_>
}
   133ae:	bd08      	pop	{r3, pc}

000133b0 <_ZN11flatbuffers12EndianScalarIxEET_S1_>:
}
   133b0:	4770      	bx	lr

000133b2 <_ZN11flatbuffers12EndianScalarIfEET_S1_>:
   133b2:	4770      	bx	lr

000133b4 <_ZN11flatbuffers10ReadScalarIfEET_PKv>:
T ReadScalar(const void *p) {
   133b4:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
   133b6:	6800      	ldr	r0, [r0, #0]
   133b8:	f7ff fffb 	bl	133b2 <_ZN11flatbuffers12EndianScalarIfEET_S1_>
}
   133bc:	bd08      	pop	{r3, pc}

000133be <_ZN6tflite10MicroGraphD1Ev>:
MicroGraph::~MicroGraph() {}
   133be:	4770      	bx	lr

000133c0 <_ZN6tflite10MicroGraphD0Ev>:
   133c0:	b510      	push	{r4, lr}
   133c2:	4604      	mov	r4, r0
   133c4:	f002 fe62 	bl	1608c <_ZdlPv>
   133c8:	4620      	mov	r0, r4
   133ca:	bd10      	pop	{r4, pc}

000133cc <_ZN6tflite10MicroGraph22SetSubgraphAllocationsEPNS_19SubgraphAllocationsE>:
  subgraph_allocations_ = subgraph_allocations;
   133cc:	6101      	str	r1, [r0, #16]
}
   133ce:	4770      	bx	lr

000133d0 <_ZN6tflite10MicroGraph13InitSubgraphsEv>:
TfLiteStatus MicroGraph::InitSubgraphs() {
   133d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   133d4:	4606      	mov	r6, r0
  int previous_subgraph_idx = current_subgraph_index_;
   133d6:	f8d0 9014 	ldr.w	r9, [r0, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
   133da:	2700      	movs	r7, #0
   133dc:	e017      	b.n	1340e <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x3e>
        init_data = reinterpret_cast<const char*>(node->builtin_data);
   133de:	6961      	ldr	r1, [r4, #20]
        init_data_size = 0;
   133e0:	2200      	movs	r2, #0
      if (registration->init) {
   133e2:	681b      	ldr	r3, [r3, #0]
   133e4:	b113      	cbz	r3, 133ec <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x1c>
            registration->init(context_, init_data, init_data_size);
   133e6:	6870      	ldr	r0, [r6, #4]
   133e8:	4798      	blx	r3
        node->user_data =
   133ea:	6120      	str	r0, [r4, #16]
    for (size_t i = 0; i < operators_size; ++i) {
   133ec:	3501      	adds	r5, #1
   133ee:	4545      	cmp	r5, r8
   133f0:	d20c      	bcs.n	1340c <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x3c>
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
   133f2:	6933      	ldr	r3, [r6, #16]
   133f4:	f853 3037 	ldr.w	r3, [r3, r7, lsl #3]
   133f8:	242c      	movs	r4, #44	; 0x2c
   133fa:	fb04 3405 	mla	r4, r4, r5, r3
      const TfLiteRegistration* registration =
   133fe:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      if (registration->builtin_code == BuiltinOperator_CUSTOM) {
   13400:	695a      	ldr	r2, [r3, #20]
   13402:	2a20      	cmp	r2, #32
   13404:	d1eb      	bne.n	133de <_ZN6tflite10MicroGraph13InitSubgraphsEv+0xe>
        init_data = reinterpret_cast<const char*>(node->custom_initial_data);
   13406:	69a1      	ldr	r1, [r4, #24]
        init_data_size = node->custom_initial_data_size;
   13408:	69e2      	ldr	r2, [r4, #28]
   1340a:	e7ea      	b.n	133e2 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x12>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
   1340c:	3701      	adds	r7, #1
   1340e:	69b3      	ldr	r3, [r6, #24]
  uoffset_t size() const { return EndianScalar(length_); }
   13410:	6818      	ldr	r0, [r3, #0]
   13412:	f7fe fcd4 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
   13416:	4287      	cmp	r7, r0
   13418:	d207      	bcs.n	1342a <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x5a>
    current_subgraph_index_ = subgraph_idx;
   1341a:	6177      	str	r7, [r6, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
   1341c:	4639      	mov	r1, r7
   1341e:	68b0      	ldr	r0, [r6, #8]
   13420:	f7f3 fa4c 	bl	68bc <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
   13424:	4680      	mov	r8, r0
    for (size_t i = 0; i < operators_size; ++i) {
   13426:	2500      	movs	r5, #0
   13428:	e7e1      	b.n	133ee <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x1e>
  current_subgraph_index_ = previous_subgraph_idx;
   1342a:	f8c6 9014 	str.w	r9, [r6, #20]
}
   1342e:	2000      	movs	r0, #0
   13430:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00013434 <_ZN6tflite10MicroGraph13FreeSubgraphsEv>:
TfLiteStatus MicroGraph::FreeSubgraphs() {
   13434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   13438:	4605      	mov	r5, r0
  int previous_subgraph_idx = current_subgraph_index_;
   1343a:	f8d0 8014 	ldr.w	r8, [r0, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
   1343e:	2600      	movs	r6, #0
   13440:	e013      	b.n	1346a <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x36>
    for (size_t i = 0; i < operators_size; ++i) {
   13442:	3401      	adds	r4, #1
   13444:	42bc      	cmp	r4, r7
   13446:	d20f      	bcs.n	13468 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x34>
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
   13448:	692b      	ldr	r3, [r5, #16]
   1344a:	f853 2036 	ldr.w	r2, [r3, r6, lsl #3]
   1344e:	232c      	movs	r3, #44	; 0x2c
   13450:	fb03 2304 	mla	r3, r3, r4, r2
      const TfLiteRegistration* registration =
   13454:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      if (registration != nullptr && registration->free != nullptr) {
   13456:	2a00      	cmp	r2, #0
   13458:	d0f3      	beq.n	13442 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0xe>
   1345a:	6852      	ldr	r2, [r2, #4]
   1345c:	2a00      	cmp	r2, #0
   1345e:	d0f0      	beq.n	13442 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0xe>
        registration->free(context_, node->user_data);
   13460:	6919      	ldr	r1, [r3, #16]
   13462:	6868      	ldr	r0, [r5, #4]
   13464:	4790      	blx	r2
   13466:	e7ec      	b.n	13442 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0xe>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
   13468:	3601      	adds	r6, #1
   1346a:	69ab      	ldr	r3, [r5, #24]
   1346c:	6818      	ldr	r0, [r3, #0]
   1346e:	f7fe fca6 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
   13472:	4286      	cmp	r6, r0
   13474:	d207      	bcs.n	13486 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x52>
    current_subgraph_index_ = subgraph_idx;
   13476:	616e      	str	r6, [r5, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
   13478:	4631      	mov	r1, r6
   1347a:	68a8      	ldr	r0, [r5, #8]
   1347c:	f7f3 fa1e 	bl	68bc <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
   13480:	4607      	mov	r7, r0
    for (size_t i = 0; i < operators_size; ++i) {
   13482:	2400      	movs	r4, #0
   13484:	e7de      	b.n	13444 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x10>
  current_subgraph_index_ = previous_subgraph_idx;
   13486:	f8c5 8014 	str.w	r8, [r5, #20]
}
   1348a:	2000      	movs	r0, #0
   1348c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00013490 <_ZN6tflite10MicroGraph12NumSubgraphsEv>:
int MicroGraph::NumSubgraphs() { return model_->subgraphs()->size(); }
   13490:	b538      	push	{r3, r4, r5, lr}
   13492:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
   13494:	4620      	mov	r0, r4
   13496:	f7ff feb7 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
   1349a:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
   1349c:	4628      	mov	r0, r5
   1349e:	f7ff feb9 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   134a2:	2808      	cmp	r0, #8
   134a4:	d90d      	bls.n	134c2 <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x32>
   134a6:	f105 0008 	add.w	r0, r5, #8
   134aa:	f7ff feb3 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
   134ae:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
   134b0:	b148      	cbz	r0, 134c6 <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x36>
   134b2:	4620      	mov	r0, r4
   134b4:	f7ff fea2 	bl	131fc <_ZN11flatbuffers10ReadScalarIjEET_PKv>
   134b8:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
   134ba:	6820      	ldr	r0, [r4, #0]
   134bc:	f7fe fc7f 	bl	11dbe <_ZN11flatbuffers12EndianScalarIjEET_S1_>
   134c0:	bd38      	pop	{r3, r4, r5, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   134c2:	2000      	movs	r0, #0
   134c4:	e7f3      	b.n	134ae <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x1e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
   134c6:	2400      	movs	r4, #0
   134c8:	e7f7      	b.n	134ba <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x2a>

000134ca <_ZN6tflite16MicroInterpreter24AllocatePersistentBufferEP13TfLiteContextj>:
TfLiteStatus MicroInterpreter::ResetVariableTensors() {
  return graph_.ResetVariableTensors();
}

void* MicroInterpreter::AllocatePersistentBuffer(TfLiteContext* ctx,
                                                 size_t bytes) {
   134ca:	b508      	push	{r3, lr}
  return reinterpret_cast<MicroInterpreter*>(ctx->impl_)
   134cc:	68c3      	ldr	r3, [r0, #12]
      ->allocator_.AllocatePersistentBuffer(bytes);
   134ce:	6e98      	ldr	r0, [r3, #104]	; 0x68
   134d0:	6803      	ldr	r3, [r0, #0]
   134d2:	68db      	ldr	r3, [r3, #12]
   134d4:	4798      	blx	r3
}
   134d6:	bd08      	pop	{r3, pc}

000134d8 <_ZN6tflite16MicroInterpreter16GetScratchBufferEP13TfLiteContexti>:
  return interpreter->allocator_.RequestScratchBufferInArena(
      bytes, interpreter->graph_.GetCurrentSubgraphIndex(), buffer_idx);
}

void* MicroInterpreter::GetScratchBuffer(TfLiteContext* ctx, int buffer_idx) {
  MicroInterpreter* interpreter =
   134d8:	68c3      	ldr	r3, [r0, #12]
      reinterpret_cast<MicroInterpreter*>(ctx->impl_);
  ScratchBufferHandle* handle =
      interpreter->scratch_buffer_handles_ + buffer_idx;
   134da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
  return handle->data;
}
   134de:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
   134e2:	4770      	bx	lr

000134e4 <_ZN6tflite16MicroInterpreter9GetTensorEPK13TfLiteContexti>:
  va_end(args);
#endif
}

TfLiteTensor* MicroInterpreter::GetTensor(const struct TfLiteContext* context,
                                          int tensor_idx) {
   134e4:	b570      	push	{r4, r5, r6, lr}
   134e6:	b082      	sub	sp, #8
   134e8:	460b      	mov	r3, r1
  MicroInterpreter* interpreter =
   134ea:	68c4      	ldr	r4, [r0, #12]
      static_cast<MicroInterpreter*>(context->impl_);
  return interpreter->allocator_.AllocateTempTfLiteTensor(
   134ec:	6ea0      	ldr	r0, [r4, #104]	; 0x68
      interpreter->model_, interpreter->graph_.GetAllocations(), tensor_idx,
      interpreter->get_subgraph_index());
   134ee:	6802      	ldr	r2, [r0, #0]
   134f0:	6855      	ldr	r5, [r2, #4]
   134f2:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
  int GetCurrentSubgraphIndex() { return current_subgraph_index_; }
   134f4:	f8d4 6080 	ldr.w	r6, [r4, #128]	; 0x80
  return interpreter->allocator_.AllocateTempTfLiteTensor(
   134f8:	6821      	ldr	r1, [r4, #0]
   134fa:	9600      	str	r6, [sp, #0]
   134fc:	47a8      	blx	r5
}
   134fe:	b002      	add	sp, #8
   13500:	bd70      	pop	{r4, r5, r6, pc}

00013502 <_ZN6tflite16MicroInterpreter13GetEvalTensorEPK13TfLiteContexti>:

TfLiteEvalTensor* MicroInterpreter::GetEvalTensor(
    const struct TfLiteContext* context, int tensor_idx) {
  MicroInterpreter* interpreter =
   13502:	68c2      	ldr	r2, [r0, #12]
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }
   13504:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
  int GetCurrentSubgraphIndex() { return current_subgraph_index_; }
   13506:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
      reinterpret_cast<MicroInterpreter*>(context->impl_);
  return &interpreter->graph_
              .GetAllocations()[interpreter->get_subgraph_index()]
   1350a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
              .tensors[tensor_idx];
   1350e:	6858      	ldr	r0, [r3, #4]
   13510:	eb01 0141 	add.w	r1, r1, r1, lsl #1
}
   13514:	eb00 0081 	add.w	r0, r0, r1, lsl #2
   13518:	4770      	bx	lr

0001351a <_ZN6tflite16MicroInterpreter8GetGraphEP13TfLiteContextPP14TfLiteIntArray>:

TfLiteStatus MicroInterpreter::GetGraph(struct TfLiteContext* context,
                                        TfLiteIntArray** args) {
  MicroInterpreter* interpreter =
   1351a:	68c3      	ldr	r3, [r0, #12]
      reinterpret_cast<MicroInterpreter*>(context->impl_);
  *args = reinterpret_cast<TfLiteIntArray*>(&interpreter->graph_);
   1351c:	336c      	adds	r3, #108	; 0x6c
   1351e:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
}
   13520:	2000      	movs	r0, #0
   13522:	4770      	bx	lr

00013524 <_ZN6tflite16MicroInterpreter27RequestScratchBufferInArenaEP13TfLiteContextjPi>:
                                                           int* buffer_idx) {
   13524:	b508      	push	{r3, lr}
   13526:	4613      	mov	r3, r2
  MicroInterpreter* interpreter =
   13528:	68c0      	ldr	r0, [r0, #12]
  return interpreter->allocator_.RequestScratchBufferInArena(
   1352a:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
   1352e:	6e80      	ldr	r0, [r0, #104]	; 0x68
   13530:	f7f4 fb62 	bl	7bf8 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi>
}
   13534:	bd08      	pop	{r3, pc}

00013536 <_ZN6tflite16MicroInterpreter13ReportOpErrorEP13TfLiteContextPKcz>:
                                     const char* format, ...) {
   13536:	b40e      	push	{r1, r2, r3}
   13538:	b500      	push	{lr}
   1353a:	b082      	sub	sp, #8
   1353c:	aa03      	add	r2, sp, #12
   1353e:	f852 1b04 	ldr.w	r1, [r2], #4
  MicroInterpreter* interpreter =
   13542:	68c3      	ldr	r3, [r0, #12]
  va_start(args, format);
   13544:	9201      	str	r2, [sp, #4]
  TF_LITE_REPORT_ERROR(interpreter->error_reporter_, format, args);
   13546:	6898      	ldr	r0, [r3, #8]
   13548:	6803      	ldr	r3, [r0, #0]
   1354a:	689b      	ldr	r3, [r3, #8]
   1354c:	4798      	blx	r3
}
   1354e:	b002      	add	sp, #8
   13550:	f85d eb04 	ldr.w	lr, [sp], #4
   13554:	b003      	add	sp, #12
   13556:	4770      	bx	lr

00013558 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_13MicroProfilerE>:
MicroInterpreter::MicroInterpreter(const Model* model,
   13558:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1355c:	4604      	mov	r4, r0
   1355e:	460d      	mov	r5, r1
   13560:	461e      	mov	r6, r3
   13562:	f8dd 801c 	ldr.w	r8, [sp, #28]
      output_tensors_(nullptr) {
   13566:	6001      	str	r1, [r0, #0]
   13568:	6042      	str	r2, [r0, #4]
   1356a:	f8c0 8008 	str.w	r8, [r0, #8]
   1356e:	f100 070c 	add.w	r7, r0, #12
   13572:	225c      	movs	r2, #92	; 0x5c
   13574:	2100      	movs	r1, #0
   13576:	4638      	mov	r0, r7
   13578:	f002 fdc5 	bl	16106 <memset>
      allocator_(*MicroAllocator::Create(tensor_arena, tensor_arena_size,
   1357c:	4642      	mov	r2, r8
   1357e:	9906      	ldr	r1, [sp, #24]
   13580:	4630      	mov	r0, r6
   13582:	f000 f90a 	bl	1379a <_ZN6tflite14MicroAllocator6CreateEPhjPNS_13ErrorReporterE>
   13586:	4603      	mov	r3, r0
      output_tensors_(nullptr) {
   13588:	66a0      	str	r0, [r4, #104]	; 0x68
   1358a:	462a      	mov	r2, r5
   1358c:	4639      	mov	r1, r7
   1358e:	f104 006c 	add.w	r0, r4, #108	; 0x6c
   13592:	f7f3 fa89 	bl	6aa8 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE>
   13596:	2300      	movs	r3, #0
   13598:	f884 3088 	strb.w	r3, [r4, #136]	; 0x88
   1359c:	2201      	movs	r2, #1
   1359e:	f884 2089 	strb.w	r2, [r4, #137]	; 0x89
   135a2:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
   135a6:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
   135aa:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
  Init(profiler);
   135ae:	9908      	ldr	r1, [sp, #32]
   135b0:	4620      	mov	r0, r4
   135b2:	f7f3 fd09 	bl	6fc8 <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE>
}
   135b6:	4620      	mov	r0, r4
   135b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000135bc <_ZN6tflite16MicroInterpreterD1Ev>:
MicroInterpreter::~MicroInterpreter() {
   135bc:	b510      	push	{r4, lr}
   135be:	4604      	mov	r4, r0
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }
   135c0:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
  if (graph_.GetAllocations() != nullptr) {
   135c2:	b113      	cbz	r3, 135ca <_ZN6tflite16MicroInterpreterD1Ev+0xe>
    graph_.FreeSubgraphs();
   135c4:	306c      	adds	r0, #108	; 0x6c
   135c6:	f7ff ff35 	bl	13434 <_ZN6tflite10MicroGraph13FreeSubgraphsEv>
MicroInterpreter::~MicroInterpreter() {
   135ca:	f104 006c 	add.w	r0, r4, #108	; 0x6c
   135ce:	f7ff fef6 	bl	133be <_ZN6tflite10MicroGraphD1Ev>
}
   135d2:	4620      	mov	r0, r4
   135d4:	bd10      	pop	{r4, pc}

000135d6 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv>:
TfLiteStatus MicroInterpreter::ResetVariableTensors() {
   135d6:	b508      	push	{r3, lr}
  return graph_.ResetVariableTensors();
   135d8:	306c      	adds	r0, #108	; 0x6c
   135da:	f7f3 fc01 	bl	6de0 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv>
}
   135de:	bd08      	pop	{r3, pc}

000135e0 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator8AllocateEjj>:
  void* Allocate(size_t size, size_t alignment_hint) override {
   135e0:	b508      	push	{r3, lr}
    return memory_allocator_->AllocateFromTail(size, alignment_hint);
   135e2:	6840      	ldr	r0, [r0, #4]
   135e4:	6803      	ldr	r3, [r0, #0]
   135e6:	68db      	ldr	r3, [r3, #12]
   135e8:	4798      	blx	r3
  }
   135ea:	bd08      	pop	{r3, pc}

000135ec <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator10DeallocateEPv>:
  }
   135ec:	4770      	bx	lr

000135ee <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE>:
    ScratchBufferHandle* scratch_buffer_handles) {
   135ee:	b5f0      	push	{r4, r5, r6, r7, lr}
  for (size_t i = tensor_count_; i < tensor_count_ + buffer_count_; ++i) {
   135f0:	6844      	ldr	r4, [r0, #4]
   135f2:	6843      	ldr	r3, [r0, #4]
   135f4:	6885      	ldr	r5, [r0, #8]
   135f6:	441d      	add	r5, r3
   135f8:	42a5      	cmp	r5, r4
   135fa:	d91a      	bls.n	13632 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE+0x44>
        &(scratch_buffer_requests[i - tensor_count_]);
   135fc:	1ae3      	subs	r3, r4, r3
    internal::ScratchBufferRequest* current_request =
   135fe:	eb01 0cc3 	add.w	ip, r1, r3, lsl #3
    ScratchBufferHandle* current_handle =
   13602:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
    AllocationInfo* current = &info_[i];
   13606:	6806      	ldr	r6, [r0, #0]
   13608:	eb04 0744 	add.w	r7, r4, r4, lsl #1
   1360c:	eb06 05c7 	add.w	r5, r6, r7, lsl #3
    current->output_ptr = reinterpret_cast<void**>(&current_handle->data);
   13610:	f8c5 e004 	str.w	lr, [r5, #4]
    current->bytes = current_request->bytes;
   13614:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
   13618:	f846 3037 	str.w	r3, [r6, r7, lsl #3]
    current->first_created = current_request->node_idx;
   1361c:	f8dc 3004 	ldr.w	r3, [ip, #4]
   13620:	60ab      	str	r3, [r5, #8]
    current->last_used = current_request->node_idx;
   13622:	60eb      	str	r3, [r5, #12]
    current->offline_offset = kOnlinePlannedBuffer;
   13624:	f04f 33ff 	mov.w	r3, #4294967295
   13628:	612b      	str	r3, [r5, #16]
    current->needs_allocating = true;
   1362a:	2301      	movs	r3, #1
   1362c:	752b      	strb	r3, [r5, #20]
  for (size_t i = tensor_count_; i < tensor_count_ + buffer_count_; ++i) {
   1362e:	441c      	add	r4, r3
   13630:	e7df      	b.n	135f2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE+0x4>
}
   13632:	2000      	movs	r0, #0
   13634:	bdf0      	pop	{r4, r5, r6, r7, pc}

00013636 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj>:
                        size_t allocation_info_size) {
   13636:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1363a:	b085      	sub	sp, #20
   1363c:	9001      	str	r0, [sp, #4]
   1363e:	4688      	mov	r8, r1
   13640:	4693      	mov	fp, r2
   13642:	461f      	mov	r7, r3
   13644:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  for (size_t i = 0; i < allocation_info_size; ++i) {
   13648:	2400      	movs	r4, #0
  int planner_index = 0;
   1364a:	4626      	mov	r6, r4
   1364c:	e000      	b.n	13650 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x1a>
  for (size_t i = 0; i < allocation_info_size; ++i) {
   1364e:	3401      	adds	r4, #1
   13650:	454c      	cmp	r4, r9
   13652:	d21a      	bcs.n	1368a <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x54>
    const AllocationInfo* current = &allocation_info[i];
   13654:	eb04 0544 	add.w	r5, r4, r4, lsl #1
   13658:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
    if (current->needs_allocating) {
   1365c:	7d2b      	ldrb	r3, [r5, #20]
   1365e:	2b00      	cmp	r3, #0
   13660:	d0f5      	beq.n	1364e <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x18>
      int offset = -1;
   13662:	f04f 33ff 	mov.w	r3, #4294967295
   13666:	9303      	str	r3, [sp, #12]
      TF_LITE_ENSURE_STATUS(
   13668:	f8d8 3000 	ldr.w	r3, [r8]
   1366c:	f8d3 a014 	ldr.w	sl, [r3, #20]
   13670:	ab03      	add	r3, sp, #12
   13672:	4632      	mov	r2, r6
   13674:	9901      	ldr	r1, [sp, #4]
   13676:	4640      	mov	r0, r8
   13678:	47d0      	blx	sl
   1367a:	4603      	mov	r3, r0
   1367c:	b930      	cbnz	r0, 1368c <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x56>
      *current->output_ptr = reinterpret_cast<void*>(starting_point + offset);
   1367e:	686a      	ldr	r2, [r5, #4]
   13680:	9b03      	ldr	r3, [sp, #12]
   13682:	445b      	add	r3, fp
   13684:	6013      	str	r3, [r2, #0]
      ++planner_index;
   13686:	3601      	adds	r6, #1
   13688:	e7e1      	b.n	1364e <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x18>
  return kTfLiteOk;
   1368a:	2300      	movs	r3, #0
}
   1368c:	4618      	mov	r0, r3
   1368e:	b005      	add	sp, #20
   13690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00013694 <_ZN6tflite14MicroAllocatorD1Ev>:
MicroAllocator::~MicroAllocator() {}
   13694:	4770      	bx	lr

00013696 <_ZN6tflite14MicroAllocator24AllocatePersistentBufferEj>:
void* MicroAllocator::AllocatePersistentBuffer(size_t bytes) {
   13696:	b508      	push	{r3, lr}
  return memory_allocator_->AllocateFromTail(bytes, kBufferAlignment);
   13698:	6840      	ldr	r0, [r0, #4]
   1369a:	6803      	ldr	r3, [r0, #0]
   1369c:	68db      	ldr	r3, [r3, #12]
   1369e:	2210      	movs	r2, #16
   136a0:	4798      	blx	r3
}
   136a2:	bd08      	pop	{r3, pc}

000136a4 <_ZN6tflite14MicroAllocator20ResetTempAllocationsEv>:
void MicroAllocator::ResetTempAllocations() {
   136a4:	b508      	push	{r3, lr}
  memory_allocator_->ResetTempAllocations();
   136a6:	6840      	ldr	r0, [r0, #4]
   136a8:	6803      	ldr	r3, [r0, #0]
   136aa:	695b      	ldr	r3, [r3, #20]
   136ac:	4798      	blx	r3
}
   136ae:	bd08      	pop	{r3, pc}

000136b0 <_ZN6tflite14MicroAllocator38AllocatePersistentTfLiteTensorInternalEv>:
TfLiteTensor* MicroAllocator::AllocatePersistentTfLiteTensorInternal() {
   136b0:	b508      	push	{r3, lr}
  return reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateFromTail(
   136b2:	6840      	ldr	r0, [r0, #4]
      sizeof(TfLiteTensor), alignof(TfLiteTensor)));
   136b4:	6803      	ldr	r3, [r0, #0]
   136b6:	68db      	ldr	r3, [r3, #12]
  return reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateFromTail(
   136b8:	2204      	movs	r2, #4
   136ba:	2140      	movs	r1, #64	; 0x40
   136bc:	4798      	blx	r3
}
   136be:	bd08      	pop	{r3, pc}

000136c0 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD1Ev>:
class MicroBuiltinDataAllocator : public BuiltinDataAllocator {
   136c0:	4770      	bx	lr

000136c2 <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj>:

TfLiteStatus MicroAllocator::AllocateScratchBufferHandles(
    ScratchBufferHandle** scratch_buffer_handles, size_t handle_count) {
   136c2:	b538      	push	{r3, r4, r5, lr}
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
   136c4:	b161      	cbz	r1, 136e0 <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x1e>
   136c6:	4613      	mov	r3, r2
   136c8:	460c      	mov	r4, r1

  if (scratch_buffer_request_count_ == 0) {
   136ca:	6942      	ldr	r2, [r0, #20]
   136cc:	b132      	cbz	r2, 136dc <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x1a>
  }

  // Allocate a consecutive block of memory store the scratch buffer handles.
  // This alignment ensures quick lookup during inference time for the model:
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
      memory_allocator_->AllocateFromTail(
   136ce:	6840      	ldr	r0, [r0, #4]
          sizeof(ScratchBufferHandle) * handle_count,
          alignof(ScratchBufferHandle)));
   136d0:	6802      	ldr	r2, [r0, #0]
   136d2:	68d5      	ldr	r5, [r2, #12]
      memory_allocator_->AllocateFromTail(
   136d4:	2204      	movs	r2, #4
   136d6:	0099      	lsls	r1, r3, #2
   136d8:	47a8      	blx	r5
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
   136da:	6020      	str	r0, [r4, #0]

  return kTfLiteOk;
}
   136dc:	2000      	movs	r0, #0
   136de:	bd38      	pop	{r3, r4, r5, pc}
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
   136e0:	f002 fceb 	bl	160ba <abort>

000136e4 <_ZN6tflite14MicroAllocatorD0Ev>:
MicroAllocator::~MicroAllocator() {}
   136e4:	b510      	push	{r4, lr}
   136e6:	4604      	mov	r4, r0
   136e8:	f002 fcd0 	bl	1608c <_ZdlPv>
   136ec:	4620      	mov	r0, r4
   136ee:	bd10      	pop	{r4, pc}

000136f0 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD0Ev>:
class MicroBuiltinDataAllocator : public BuiltinDataAllocator {
   136f0:	b510      	push	{r4, lr}
   136f2:	4604      	mov	r4, r0
   136f4:	f002 fcca 	bl	1608c <_ZdlPv>
   136f8:	4620      	mov	r0, r4
   136fa:	bd10      	pop	{r4, pc}

000136fc <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj>:
                        size_t allocation_info_size) {
   136fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   13700:	b082      	sub	sp, #8
   13702:	4682      	mov	sl, r0
   13704:	4689      	mov	r9, r1
   13706:	4617      	mov	r7, r2
   13708:	4698      	mov	r8, r3
  for (size_t i = 0; i < allocation_info_size; ++i) {
   1370a:	2500      	movs	r5, #0
   1370c:	e00a      	b.n	13724 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x28>
        TF_LITE_ENSURE_STATUS(planner->AddBuffer(
   1370e:	68e1      	ldr	r1, [r4, #12]
   13710:	9301      	str	r3, [sp, #4]
   13712:	9100      	str	r1, [sp, #0]
   13714:	68a3      	ldr	r3, [r4, #8]
   13716:	4651      	mov	r1, sl
   13718:	4648      	mov	r0, r9
   1371a:	f000 f8c9 	bl	138b0 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii>
   1371e:	4603      	mov	r3, r0
   13720:	bb08      	cbnz	r0, 13766 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x6a>
  for (size_t i = 0; i < allocation_info_size; ++i) {
   13722:	3501      	adds	r5, #1
   13724:	4545      	cmp	r5, r8
   13726:	d21d      	bcs.n	13764 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x68>
    const AllocationInfo* current = &allocation_info[i];
   13728:	eb05 0445 	add.w	r4, r5, r5, lsl #1
   1372c:	00e3      	lsls	r3, r4, #3
   1372e:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
    if (current->needs_allocating) {
   13732:	7d26      	ldrb	r6, [r4, #20]
   13734:	2e00      	cmp	r6, #0
   13736:	d0f4      	beq.n	13722 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x26>
          AlignSizeUp(current->bytes, kBufferAlignment);
   13738:	2110      	movs	r1, #16
   1373a:	58f8      	ldr	r0, [r7, r3]
   1373c:	f7ff fcf3 	bl	13126 <_ZN6tflite11AlignSizeUpEjj>
   13740:	4602      	mov	r2, r0
      if (current->offline_offset == kOnlinePlannedBuffer) {
   13742:	6923      	ldr	r3, [r4, #16]
   13744:	f1b3 3fff 	cmp.w	r3, #4294967295
   13748:	d1e1      	bne.n	1370e <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x12>
        TF_LITE_ENSURE_STATUS(
   1374a:	f8d9 3000 	ldr.w	r3, [r9]
   1374e:	689e      	ldr	r6, [r3, #8]
   13750:	68e3      	ldr	r3, [r4, #12]
   13752:	9300      	str	r3, [sp, #0]
   13754:	68a3      	ldr	r3, [r4, #8]
   13756:	4651      	mov	r1, sl
   13758:	4648      	mov	r0, r9
   1375a:	47b0      	blx	r6
   1375c:	4603      	mov	r3, r0
   1375e:	2800      	cmp	r0, #0
   13760:	d0df      	beq.n	13722 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x26>
   13762:	e000      	b.n	13766 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x6a>
  return kTfLiteOk;
   13764:	2300      	movs	r3, #0
}
   13766:	4618      	mov	r0, r3
   13768:	b002      	add	sp, #8
   1376a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0001376e <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>:
                                       ErrorReporter* error_reporter) {
   1376e:	b570      	push	{r4, r5, r6, lr}
  TFLITE_DCHECK(memory_allocator != nullptr);
   13770:	b178      	cbz	r0, 13792 <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x24>
   13772:	460c      	mov	r4, r1
   13774:	4605      	mov	r5, r0
  TFLITE_DCHECK(error_reporter != nullptr);
   13776:	b171      	cbz	r1, 13796 <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x28>
      sizeof(MicroAllocator), alignof(MicroAllocator));
   13778:	6803      	ldr	r3, [r0, #0]
   1377a:	68db      	ldr	r3, [r3, #12]
  uint8_t* allocator_buffer = memory_allocator->AllocateFromTail(
   1377c:	2204      	movs	r2, #4
   1377e:	211c      	movs	r1, #28
   13780:	4798      	blx	r3
      new (allocator_buffer) MicroAllocator(memory_allocator, error_reporter);
   13782:	4606      	mov	r6, r0
   13784:	b118      	cbz	r0, 1378e <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x20>
   13786:	4622      	mov	r2, r4
   13788:	4629      	mov	r1, r5
   1378a:	f7f4 fa27 	bl	7bdc <_ZN6tflite14MicroAllocatorC1EPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>
}
   1378e:	4630      	mov	r0, r6
   13790:	bd70      	pop	{r4, r5, r6, pc}
  TFLITE_DCHECK(memory_allocator != nullptr);
   13792:	f002 fc92 	bl	160ba <abort>
  TFLITE_DCHECK(error_reporter != nullptr);
   13796:	f002 fc90 	bl	160ba <abort>

0001379a <_ZN6tflite14MicroAllocator6CreateEPhjPNS_13ErrorReporterE>:
                                       ErrorReporter* error_reporter) {
   1379a:	b570      	push	{r4, r5, r6, lr}
   1379c:	4604      	mov	r4, r0
   1379e:	460e      	mov	r6, r1
   137a0:	4615      	mov	r5, r2
  uint8_t* aligned_arena = AlignPointerUp(tensor_arena, kBufferAlignment);
   137a2:	2110      	movs	r1, #16
   137a4:	f7ff fcb3 	bl	1310e <_ZN6tflite14AlignPointerUpEPhj>
   137a8:	4601      	mov	r1, r0
  size_t aligned_arena_size = tensor_arena + arena_size - aligned_arena;
   137aa:	4434      	add	r4, r6
  return Create(SimpleMemoryAllocator::Create(error_reporter, aligned_arena,
   137ac:	1a22      	subs	r2, r4, r0
   137ae:	4628      	mov	r0, r5
   137b0:	f7f2 fe5c 	bl	646c <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj>
   137b4:	4629      	mov	r1, r5
   137b6:	f7ff ffda 	bl	1376e <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>
}
   137ba:	bd70      	pop	{r4, r5, r6, pc}

000137bc <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv>:

TfLiteStatus MicroAllocator::InitScratchBufferData() {
   137bc:	b508      	push	{r3, lr}
  // A model is preparing to allocate resources, ensure that scratch buffer
  // request counter is cleared:
  scratch_buffer_request_count_ = 0;
   137be:	2300      	movs	r3, #0
   137c0:	6143      	str	r3, [r0, #20]

  // All requests will be stored in the head section. Each kernel is allowed at
  // most kMaxScratchBuffersPerOp requests. Adjust the head to reserve at most
  // that many requests to begin:
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
   137c2:	6840      	ldr	r0, [r0, #4]
   137c4:	6803      	ldr	r3, [r0, #0]
   137c6:	689b      	ldr	r3, [r3, #8]
   137c8:	2204      	movs	r2, #4
   137ca:	2160      	movs	r1, #96	; 0x60
   137cc:	4798      	blx	r3
      sizeof(internal::ScratchBufferRequest) * kMaxScratchBuffersPerOp,
      alignof(internal::ScratchBufferRequest)));

  return kTfLiteOk;
}
   137ce:	bd08      	pop	{r3, pc}

000137d0 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>:

internal::ScratchBufferRequest* MicroAllocator::GetScratchBufferRequests() {
   137d0:	b508      	push	{r3, lr}
  return reinterpret_cast<internal::ScratchBufferRequest*>(
      AlignPointerUp(memory_allocator_->GetHeadBuffer(),
   137d2:	6840      	ldr	r0, [r0, #4]
   137d4:	f7ff fc70 	bl	130b8 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>
   137d8:	2104      	movs	r1, #4
   137da:	f7ff fc98 	bl	1310e <_ZN6tflite14AlignPointerUpEPhj>
                     alignof(internal::ScratchBufferRequest)));
}
   137de:	bd08      	pop	{r3, pc}

000137e0 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>:
TfLiteStatus MicroAllocator::FinishPrepareNodeAllocations(int node_id) {
   137e0:	b570      	push	{r4, r5, r6, lr}
   137e2:	4605      	mov	r5, r0
   137e4:	460e      	mov	r6, r1
  ResetTempAllocations();
   137e6:	6803      	ldr	r3, [r0, #0]
   137e8:	689b      	ldr	r3, [r3, #8]
   137ea:	4798      	blx	r3
  internal::ScratchBufferRequest* requests = GetScratchBufferRequests();
   137ec:	4628      	mov	r0, r5
   137ee:	f7ff ffef 	bl	137d0 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
   137f2:	2300      	movs	r3, #0
   137f4:	e000      	b.n	137f8 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x18>
   137f6:	3301      	adds	r3, #1
   137f8:	6969      	ldr	r1, [r5, #20]
   137fa:	4299      	cmp	r1, r3
   137fc:	d907      	bls.n	1380e <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x2e>
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
   137fe:	eb00 02c3 	add.w	r2, r0, r3, lsl #3
   13802:	6854      	ldr	r4, [r2, #4]
   13804:	f1b4 3fff 	cmp.w	r4, #4294967295
   13808:	d1f5      	bne.n	137f6 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x16>
      requests[i].node_idx = node_id;
   1380a:	6056      	str	r6, [r2, #4]
   1380c:	e7f3      	b.n	137f6 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x16>
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
   1380e:	6868      	ldr	r0, [r5, #4]
   13810:	6803      	ldr	r3, [r0, #0]
   13812:	689b      	ldr	r3, [r3, #8]
   13814:	310c      	adds	r1, #12
   13816:	2204      	movs	r2, #4
   13818:	00c9      	lsls	r1, r1, #3
   1381a:	4798      	blx	r3
}
   1381c:	bd70      	pop	{r4, r5, r6, pc}

0001381e <_ZN6tflite14MicroAllocator23GetBuiltinDataAllocatorEv>:
      memory_allocator_, error_reporter_, flatbuffer_array, result);
}

BuiltinDataAllocator* MicroAllocator::GetBuiltinDataAllocator() {
  return builtin_data_allocator_;
}
   1381e:	6880      	ldr	r0, [r0, #8]
   13820:	4770      	bx	lr

00013822 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>:
TfLiteStatus FlatBufferVectorToTfLiteTypeArray(
   13822:	b508      	push	{r3, lr}
  TFLITE_DCHECK(error_reporter != nullptr);
   13824:	b119      	cbz	r1, 1382e <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0xc>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
   13826:	b122      	cbz	r2, 13832 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0x10>
    *result = const_cast<kTfLiteArrayType*>(
   13828:	601a      	str	r2, [r3, #0]
}
   1382a:	2000      	movs	r0, #0
   1382c:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(error_reporter != nullptr);
   1382e:	f002 fc44 	bl	160ba <abort>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
   13832:	f002 fc42 	bl	160ba <abort>

00013836 <_ZN6tflite14MicroAllocator33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIiEEPP14TfLiteIntArray>:
    TfLiteIntArray** result) {
   13836:	b508      	push	{r3, lr}
   13838:	4613      	mov	r3, r2
  return internal::FlatBufferVectorToTfLiteTypeArray(
   1383a:	460a      	mov	r2, r1
   1383c:	68c1      	ldr	r1, [r0, #12]
   1383e:	6840      	ldr	r0, [r0, #4]
   13840:	f7ff ffef 	bl	13822 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
}
   13844:	bd08      	pop	{r3, pc}

00013846 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>:
TfLiteStatus FlatBufferVectorToTfLiteTypeArray(
   13846:	b508      	push	{r3, lr}
  TFLITE_DCHECK(error_reporter != nullptr);
   13848:	b119      	cbz	r1, 13852 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0xc>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
   1384a:	b122      	cbz	r2, 13856 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0x10>
    *result = const_cast<kTfLiteArrayType*>(
   1384c:	601a      	str	r2, [r3, #0]
}
   1384e:	2000      	movs	r0, #0
   13850:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(error_reporter != nullptr);
   13852:	f002 fc32 	bl	160ba <abort>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
   13856:	f002 fc30 	bl	160ba <abort>

0001385a <_ZN6tflite19GreedyMemoryPlannerD1Ev>:
}
   1385a:	4770      	bx	lr

0001385c <_ZN6tflite19GreedyMemoryPlanner14GetBufferCountEv>:
int GreedyMemoryPlanner::GetBufferCount() { return buffer_count_; }
   1385c:	6880      	ldr	r0, [r0, #8]
   1385e:	4770      	bx	lr

00013860 <_ZN6tflite19GreedyMemoryPlannerD0Ev>:
GreedyMemoryPlanner::~GreedyMemoryPlanner() {
   13860:	b510      	push	{r4, lr}
   13862:	4604      	mov	r4, r0
}
   13864:	f002 fc12 	bl	1608c <_ZdlPv>
   13868:	4620      	mov	r0, r4
   1386a:	bd10      	pop	{r4, pc}

0001386c <_ZN6tflite18ReverseSortInPlaceEPiS0_i>:
void ReverseSortInPlace(int* values, int* ids, int size) {
   1386c:	b4f0      	push	{r4, r5, r6, r7}
    for (int i = 1; i < size; ++i) {
   1386e:	2301      	movs	r3, #1
    any_swapped = false;
   13870:	2700      	movs	r7, #0
   13872:	e000      	b.n	13876 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0xa>
    for (int i = 1; i < size; ++i) {
   13874:	3301      	adds	r3, #1
   13876:	4293      	cmp	r3, r2
   13878:	da16      	bge.n	138a8 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x3c>
      if (values[i - 1] < values[i]) {
   1387a:	f103 4480 	add.w	r4, r3, #1073741824	; 0x40000000
   1387e:	3c01      	subs	r4, #1
   13880:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
   13884:	f850 6023 	ldr.w	r6, [r0, r3, lsl #2]
   13888:	42b5      	cmp	r5, r6
   1388a:	daf3      	bge.n	13874 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x8>
        values[i - 1] = values[i];
   1388c:	f840 6024 	str.w	r6, [r0, r4, lsl #2]
        values[i] = value_temp;
   13890:	f840 5023 	str.w	r5, [r0, r3, lsl #2]
        const int id_temp = ids[i - 1];
   13894:	f851 5024 	ldr.w	r5, [r1, r4, lsl #2]
        ids[i - 1] = ids[i];
   13898:	f851 6023 	ldr.w	r6, [r1, r3, lsl #2]
   1389c:	f841 6024 	str.w	r6, [r1, r4, lsl #2]
        ids[i] = id_temp;
   138a0:	f841 5023 	str.w	r5, [r1, r3, lsl #2]
        any_swapped = true;
   138a4:	2701      	movs	r7, #1
   138a6:	e7e5      	b.n	13874 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x8>
  do {
   138a8:	2f00      	cmp	r7, #0
   138aa:	d1e0      	bne.n	1386e <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x2>
}
   138ac:	bcf0      	pop	{r4, r5, r6, r7}
   138ae:	4770      	bx	lr

000138b0 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii>:
    int last_time_used, int offline_offset) {
   138b0:	b570      	push	{r4, r5, r6, lr}
   138b2:	b082      	sub	sp, #8
  BufferRequirements* current = &requirements_[buffer_count_];
   138b4:	68c5      	ldr	r5, [r0, #12]
   138b6:	6886      	ldr	r6, [r0, #8]
   138b8:	eb05 1506 	add.w	r5, r5, r6, lsl #4
  if (AddBuffer(error_reporter, size, first_time_used, last_time_used) !=
   138bc:	6804      	ldr	r4, [r0, #0]
   138be:	68a4      	ldr	r4, [r4, #8]
   138c0:	9e06      	ldr	r6, [sp, #24]
   138c2:	9600      	str	r6, [sp, #0]
   138c4:	47a0      	blx	r4
   138c6:	b918      	cbnz	r0, 138d0 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii+0x20>
  current->offline_offset = offline_offset;
   138c8:	9b07      	ldr	r3, [sp, #28]
   138ca:	606b      	str	r3, [r5, #4]
}
   138cc:	b002      	add	sp, #8
   138ce:	bd70      	pop	{r4, r5, r6, pc}
    return kTfLiteError;
   138d0:	2001      	movs	r0, #1
   138d2:	e7fb      	b.n	138cc <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii+0x1c>

000138d4 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii>:
      &requirements_[entry->requirements_index];
   138d4:	68c0      	ldr	r0, [r0, #12]
   138d6:	6849      	ldr	r1, [r1, #4]
  const BufferRequirements* entry_requirements =
   138d8:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  if (entry_requirements->first_time_used > last_time_used) {
   138dc:	6888      	ldr	r0, [r1, #8]
   138de:	4298      	cmp	r0, r3
   138e0:	dc04      	bgt.n	138ec <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x18>
  if (first_time_used > entry_requirements->last_time_used) {
   138e2:	68cb      	ldr	r3, [r1, #12]
   138e4:	4293      	cmp	r3, r2
   138e6:	db03      	blt.n	138f0 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x1c>
  return true;
   138e8:	2001      	movs	r0, #1
   138ea:	4770      	bx	lr
    return false;
   138ec:	2000      	movs	r0, #0
   138ee:	4770      	bx	lr
    return false;
   138f0:	2000      	movs	r0, #0
}
   138f2:	4770      	bx	lr

000138f4 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii>:
    const int last_time_used) {
   138f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   138f6:	4605      	mov	r5, r0
   138f8:	4616      	mov	r6, r2
   138fa:	461f      	mov	r7, r3
  if (start == nullptr) {
   138fc:	b1c9      	cbz	r1, 13932 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x3e>
    if (start->next_entry_index == -1) {
   138fe:	688b      	ldr	r3, [r1, #8]
   13900:	f1b3 3fff 	cmp.w	r3, #4294967295
   13904:	d01c      	beq.n	13940 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x4c>
    candidate_next_entry = &buffers_sorted_by_offset_[start->next_entry_index];
   13906:	6984      	ldr	r4, [r0, #24]
   13908:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   1390c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    if (DoesEntryOverlapInTime(candidate_next_entry, first_time_used,
   13910:	463b      	mov	r3, r7
   13912:	4632      	mov	r2, r6
   13914:	4621      	mov	r1, r4
   13916:	4628      	mov	r0, r5
   13918:	f7ff ffdc 	bl	138d4 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii>
   1391c:	b998      	cbnz	r0, 13946 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x52>
    if (candidate_next_entry->next_entry_index == -1) {
   1391e:	68a4      	ldr	r4, [r4, #8]
   13920:	f1b4 3fff 	cmp.w	r4, #4294967295
   13924:	d00e      	beq.n	13944 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x50>
        &buffers_sorted_by_offset_[candidate_next_entry->next_entry_index];
   13926:	69a9      	ldr	r1, [r5, #24]
   13928:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    candidate_next_entry =
   1392c:	eb01 0484 	add.w	r4, r1, r4, lsl #2
    if (DoesEntryOverlapInTime(candidate_next_entry, first_time_used,
   13930:	e7ee      	b.n	13910 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x1c>
    candidate_next_entry = &buffers_sorted_by_offset_[first_entry_index_];
   13932:	6984      	ldr	r4, [r0, #24]
   13934:	6a03      	ldr	r3, [r0, #32]
   13936:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   1393a:	eb04 0483 	add.w	r4, r4, r3, lsl #2
   1393e:	e7e7      	b.n	13910 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x1c>
      return nullptr;
   13940:	2400      	movs	r4, #0
   13942:	e000      	b.n	13946 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x52>
  ListEntry* result = nullptr;
   13944:	2400      	movs	r4, #0
}
   13946:	4620      	mov	r0, r4
   13948:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001394a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>:
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
   1394a:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
   1394e:	2b00      	cmp	r3, #0
   13950:	f000 80d5 	beq.w	13afe <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1b4>
void GreedyMemoryPlanner::CalculateOffsetsIfNeeded() {
   13954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13958:	b083      	sub	sp, #12
   1395a:	4604      	mov	r4, r0
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
   1395c:	6886      	ldr	r6, [r0, #8]
   1395e:	2e00      	cmp	r6, #0
   13960:	f000 80ca 	beq.w	13af8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1ae>
  need_to_calculate_offsets_ = false;
   13964:	2000      	movs	r0, #0
   13966:	f884 0028 	strb.w	r0, [r4, #40]	; 0x28
  for (int i = 0; i < buffer_count_; ++i) {
   1396a:	4603      	mov	r3, r0
   1396c:	e00e      	b.n	1398c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x42>
      buffer_sizes_sorted_[idx_from_head] = requirements_[i].size;
   1396e:	6925      	ldr	r5, [r4, #16]
   13970:	5852      	ldr	r2, [r2, r1]
   13972:	f845 2020 	str.w	r2, [r5, r0, lsl #2]
      buffer_ids_sorted_[idx_from_head] = i;
   13976:	6962      	ldr	r2, [r4, #20]
   13978:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
      buffer_offsets_[i] = requirements_[i].offline_offset;
   1397c:	68e2      	ldr	r2, [r4, #12]
   1397e:	4411      	add	r1, r2
   13980:	6a62      	ldr	r2, [r4, #36]	; 0x24
   13982:	6849      	ldr	r1, [r1, #4]
   13984:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      idx_from_head++;
   13988:	3001      	adds	r0, #1
  for (int i = 0; i < buffer_count_; ++i) {
   1398a:	3301      	adds	r3, #1
   1398c:	68a2      	ldr	r2, [r4, #8]
   1398e:	429a      	cmp	r2, r3
   13990:	dd15      	ble.n	139be <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x74>
    if (requirements_[i].offline_offset == kOnlinePlannedBuffer) {
   13992:	68e2      	ldr	r2, [r4, #12]
   13994:	0119      	lsls	r1, r3, #4
   13996:	eb02 1503 	add.w	r5, r2, r3, lsl #4
   1399a:	686d      	ldr	r5, [r5, #4]
   1399c:	f1b5 3fff 	cmp.w	r5, #4294967295
   139a0:	d1e5      	bne.n	1396e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x24>
      idx_from_tail--;
   139a2:	3e01      	subs	r6, #1
      buffer_sizes_sorted_[idx_from_tail] = requirements_[i].size;
   139a4:	6925      	ldr	r5, [r4, #16]
   139a6:	5852      	ldr	r2, [r2, r1]
   139a8:	f845 2026 	str.w	r2, [r5, r6, lsl #2]
      buffer_ids_sorted_[idx_from_tail] = i;
   139ac:	6962      	ldr	r2, [r4, #20]
   139ae:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
      buffer_offsets_[i] = -1;
   139b2:	6a62      	ldr	r2, [r4, #36]	; 0x24
   139b4:	f04f 31ff 	mov.w	r1, #4294967295
   139b8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   139bc:	e7e5      	b.n	1398a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x40>
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
   139be:	6923      	ldr	r3, [r4, #16]
                     &buffer_ids_sorted_[idx_from_head],
   139c0:	6961      	ldr	r1, [r4, #20]
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
   139c2:	1a12      	subs	r2, r2, r0
   139c4:	eb01 0180 	add.w	r1, r1, r0, lsl #2
   139c8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   139cc:	f7ff ff4e 	bl	1386c <_ZN6tflite18ReverseSortInPlaceEPiS0_i>
  first_entry_index_ = 0;
   139d0:	2300      	movs	r3, #0
   139d2:	6223      	str	r3, [r4, #32]
  next_free_entry_ = 1;
   139d4:	2301      	movs	r3, #1
   139d6:	61e3      	str	r3, [r4, #28]
  ListEntry* first_entry = &buffers_sorted_by_offset_[first_entry_index_];
   139d8:	f8d4 a018 	ldr.w	sl, [r4, #24]
  first_entry->next_entry_index = -1;  // to mark the entry as end of list
   139dc:	f04f 33ff 	mov.w	r3, #4294967295
   139e0:	f8ca 3008 	str.w	r3, [sl, #8]
  int buffer_id = buffer_ids_sorted_[0];
   139e4:	6963      	ldr	r3, [r4, #20]
   139e6:	681b      	ldr	r3, [r3, #0]
  first_entry->requirements_index = buffer_id;
   139e8:	f8ca 3004 	str.w	r3, [sl, #4]
  if (requirements_[buffer_id].offline_offset == kOnlinePlannedBuffer) {
   139ec:	68e2      	ldr	r2, [r4, #12]
   139ee:	eb02 1203 	add.w	r2, r2, r3, lsl #4
   139f2:	6852      	ldr	r2, [r2, #4]
   139f4:	f1b2 3fff 	cmp.w	r2, #4294967295
   139f8:	d007      	beq.n	13a0a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xc0>
  first_entry->offset = buffer_offsets_[buffer_id];
   139fa:	6a62      	ldr	r2, [r4, #36]	; 0x24
   139fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13a00:	f8ca 3000 	str.w	r3, [sl]
  for (int i = 1; i < buffer_count_; ++i) {
   13a04:	f04f 0901 	mov.w	r9, #1
   13a08:	e036      	b.n	13a78 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x12e>
    buffer_offsets_[buffer_id] = 0;
   13a0a:	6a62      	ldr	r2, [r4, #36]	; 0x24
   13a0c:	2100      	movs	r1, #0
   13a0e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   13a12:	e7f2      	b.n	139fa <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xb0>
      ListEntry* prior_entry = nullptr;
   13a14:	2100      	movs	r1, #0
    int candidate_offset = 0;
   13a16:	460d      	mov	r5, r1
   13a18:	f8cd a000 	str.w	sl, [sp]
   13a1c:	f8cd 9004 	str.w	r9, [sp, #4]
   13a20:	4681      	mov	r9, r0
   13a22:	4692      	mov	sl, r2
   13a24:	e004      	b.n	13a30 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xe6>
        if (next_entry == nullptr) {
   13a26:	b1d9      	cbz	r1, 13a60 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x116>
        const int gap = next_entry->offset - candidate_offset;
   13a28:	680b      	ldr	r3, [r1, #0]
   13a2a:	1b5b      	subs	r3, r3, r5
        if (gap >= wanted_size) {
   13a2c:	459b      	cmp	fp, r3
   13a2e:	dd12      	ble.n	13a56 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x10c>
        ListEntry* next_entry = NextSimultaneouslyActiveBuffer(
   13a30:	460e      	mov	r6, r1
   13a32:	4653      	mov	r3, sl
   13a34:	464a      	mov	r2, r9
   13a36:	4620      	mov	r0, r4
   13a38:	f7ff ff5c 	bl	138f4 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii>
   13a3c:	4601      	mov	r1, r0
        if (prior_entry) {
   13a3e:	2e00      	cmp	r6, #0
   13a40:	d0f1      	beq.n	13a26 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xdc>
              &requirements_[prior_entry->requirements_index];
   13a42:	6873      	ldr	r3, [r6, #4]
   13a44:	011a      	lsls	r2, r3, #4
              prior_entry->offset + candidate_requirements->size;
   13a46:	6833      	ldr	r3, [r6, #0]
   13a48:	f858 2002 	ldr.w	r2, [r8, r2]
          const int prior_entry_offset =
   13a4c:	4413      	add	r3, r2
          if (prior_entry_offset > candidate_offset) {
   13a4e:	429d      	cmp	r5, r3
   13a50:	dae9      	bge.n	13a26 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xdc>
            candidate_offset = prior_entry_offset;
   13a52:	461d      	mov	r5, r3
   13a54:	e7e7      	b.n	13a26 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xdc>
   13a56:	f8dd a000 	ldr.w	sl, [sp]
   13a5a:	f8dd 9004 	ldr.w	r9, [sp, #4]
   13a5e:	e01f      	b.n	13aa0 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x156>
   13a60:	f8dd a000 	ldr.w	sl, [sp]
   13a64:	f8dd 9004 	ldr.w	r9, [sp, #4]
   13a68:	e01a      	b.n	13aa0 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x156>
      first_entry->next_entry_index = first_entry_index_;
   13a6a:	6a23      	ldr	r3, [r4, #32]
   13a6c:	f8cc 3008 	str.w	r3, [ip, #8]
      first_entry_index_ = new_entry_index;
   13a70:	6227      	str	r7, [r4, #32]
      first_entry = new_entry;
   13a72:	46e2      	mov	sl, ip
  for (int i = 1; i < buffer_count_; ++i) {
   13a74:	f109 0901 	add.w	r9, r9, #1
   13a78:	68a3      	ldr	r3, [r4, #8]
   13a7a:	454b      	cmp	r3, r9
   13a7c:	dd3c      	ble.n	13af8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1ae>
    buffer_id = buffer_ids_sorted_[i];
   13a7e:	6963      	ldr	r3, [r4, #20]
   13a80:	f853 7029 	ldr.w	r7, [r3, r9, lsl #2]
    BufferRequirements* wanted_requirements = &requirements_[buffer_id];
   13a84:	f8d4 800c 	ldr.w	r8, [r4, #12]
   13a88:	013a      	lsls	r2, r7, #4
   13a8a:	eb08 1307 	add.w	r3, r8, r7, lsl #4
    const int wanted_size = wanted_requirements->size;
   13a8e:	f858 b002 	ldr.w	fp, [r8, r2]
    const int wanted_first_time_used = wanted_requirements->first_time_used;
   13a92:	689a      	ldr	r2, [r3, #8]
   13a94:	4610      	mov	r0, r2
    const int wanted_last_time_used = wanted_requirements->last_time_used;
   13a96:	68da      	ldr	r2, [r3, #12]
    if (wanted_requirements->offline_offset == kOnlinePlannedBuffer) {
   13a98:	685d      	ldr	r5, [r3, #4]
   13a9a:	f1b5 3fff 	cmp.w	r5, #4294967295
   13a9e:	d0b9      	beq.n	13a14 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xca>
    buffer_offsets_[buffer_id] = candidate_offset;
   13aa0:	6a63      	ldr	r3, [r4, #36]	; 0x24
   13aa2:	f843 5027 	str.w	r5, [r3, r7, lsl #2]
    ListEntry* new_entry = &buffers_sorted_by_offset_[next_free_entry_];
   13aa6:	69a2      	ldr	r2, [r4, #24]
   13aa8:	69e3      	ldr	r3, [r4, #28]
   13aaa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   13aae:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
    new_entry->offset = candidate_offset;
   13ab2:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
    new_entry->requirements_index = buffer_id;
   13ab6:	f8cc 7004 	str.w	r7, [ip, #4]
    const int new_entry_index = next_free_entry_;
   13aba:	69e7      	ldr	r7, [r4, #28]
    ++next_free_entry_;
   13abc:	1c7b      	adds	r3, r7, #1
   13abe:	61e3      	str	r3, [r4, #28]
    if (first_entry->offset > candidate_offset) {
   13ac0:	f8da 3000 	ldr.w	r3, [sl]
   13ac4:	42ab      	cmp	r3, r5
   13ac6:	dcd0      	bgt.n	13a6a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x120>
      ListEntry* current_entry = first_entry;
   13ac8:	4650      	mov	r0, sl
   13aca:	e000      	b.n	13ace <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x184>
        current_entry = next_entry;
   13acc:	4630      	mov	r0, r6
        const int next_entry_index = current_entry->next_entry_index;
   13ace:	6883      	ldr	r3, [r0, #8]
        if (next_entry_index == -1) {
   13ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
   13ad4:	d00c      	beq.n	13af0 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1a6>
        ListEntry* next_entry = &buffers_sorted_by_offset_[next_entry_index];
   13ad6:	69a2      	ldr	r2, [r4, #24]
   13ad8:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   13adc:	eb02 0681 	add.w	r6, r2, r1, lsl #2
        if (next_entry->offset > candidate_offset) {
   13ae0:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
   13ae4:	42aa      	cmp	r2, r5
   13ae6:	ddf1      	ble.n	13acc <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x182>
          new_entry->next_entry_index = current_entry->next_entry_index;
   13ae8:	f8cc 3008 	str.w	r3, [ip, #8]
          current_entry->next_entry_index = new_entry_index;
   13aec:	6087      	str	r7, [r0, #8]
          break;
   13aee:	e7c1      	b.n	13a74 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x12a>
          current_entry->next_entry_index = new_entry_index;
   13af0:	6087      	str	r7, [r0, #8]
          new_entry->next_entry_index = -1;
   13af2:	f8cc 3008 	str.w	r3, [ip, #8]
          break;
   13af6:	e7bd      	b.n	13a74 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x12a>
}
   13af8:	b003      	add	sp, #12
   13afa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13afe:	4770      	bx	lr

00013b00 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>:
size_t GreedyMemoryPlanner::GetMaximumMemorySize() {
   13b00:	b570      	push	{r4, r5, r6, lr}
   13b02:	4604      	mov	r4, r0
  CalculateOffsetsIfNeeded();
   13b04:	f7ff ff21 	bl	1394a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if (buffer_count_ == 0) {
   13b08:	68a3      	ldr	r3, [r4, #8]
   13b0a:	b1d3      	cbz	r3, 13b42 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x42>
  ListEntry* entry = &buffers_sorted_by_offset_[first_entry_index_];
   13b0c:	69a6      	ldr	r6, [r4, #24]
   13b0e:	6a23      	ldr	r3, [r4, #32]
   13b10:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   13b14:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  size_t max_size = 0;
   13b18:	2000      	movs	r0, #0
   13b1a:	e007      	b.n	13b2c <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x2c>
    if (entry->next_entry_index == -1) {
   13b1c:	689b      	ldr	r3, [r3, #8]
   13b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
   13b22:	d00f      	beq.n	13b44 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x44>
    entry = &buffers_sorted_by_offset_[entry->next_entry_index];
   13b24:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   13b28:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  while (entry) {
   13b2c:	b153      	cbz	r3, 13b44 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x44>
        &requirements_[entry->requirements_index];
   13b2e:	68e5      	ldr	r5, [r4, #12]
   13b30:	685a      	ldr	r2, [r3, #4]
   13b32:	0111      	lsls	r1, r2, #4
    const size_t current_size = entry->offset + requirements->size;
   13b34:	681a      	ldr	r2, [r3, #0]
   13b36:	5869      	ldr	r1, [r5, r1]
   13b38:	440a      	add	r2, r1
    if (current_size > max_size) {
   13b3a:	4290      	cmp	r0, r2
   13b3c:	d2ee      	bcs.n	13b1c <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x1c>
      max_size = current_size;
   13b3e:	4610      	mov	r0, r2
   13b40:	e7ec      	b.n	13b1c <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x1c>
    return 0;
   13b42:	2000      	movs	r0, #0
}
   13b44:	bd70      	pop	{r4, r5, r6, pc}

00013b46 <TfLiteIntArrayGetSizeInBytes>:
  return sizeof(dummy) + sizeof(dummy.data[0]) * size;
   13b46:	3001      	adds	r0, #1
}
   13b48:	0080      	lsls	r0, r0, #2
   13b4a:	4770      	bx	lr

00013b4c <_ZN6tflite20CalculateInputRadiusEiii>:
                                              reverse_scaling_divisor,
                                              reverse_scaling_left_shift);
}

int CalculateInputRadius(int input_integer_bits, int input_left_shift,
                         int total_signed_bits) {
   13b4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   13b50:	460e      	mov	r6, r1
  result <<= (total_signed_bits - input_integer_bits);
  result >>= input_left_shift;
  return result;
#else   // TFLITE_EMULATE_FLOAT
  const double max_input_rescaled =
      1.0 * ((1 << input_integer_bits) - 1) *
   13b52:	2401      	movs	r4, #1
   13b54:	fa04 fc00 	lsl.w	ip, r4, r0
      (1ll << (total_signed_bits - input_integer_bits)) /
   13b58:	1a12      	subs	r2, r2, r0
   13b5a:	f1a2 0120 	sub.w	r1, r2, #32
   13b5e:	f1c2 0320 	rsb	r3, r2, #32
   13b62:	fa04 f101 	lsl.w	r1, r4, r1
   13b66:	fa24 f303 	lsr.w	r3, r4, r3
   13b6a:	ea41 0703 	orr.w	r7, r1, r3
   13b6e:	fa04 f502 	lsl.w	r5, r4, r2
      1.0 * ((1 << input_integer_bits) - 1) *
   13b72:	f10c 30ff 	add.w	r0, ip, #4294967295
   13b76:	f7ec fc41 	bl	3fc <__aeabi_i2d>
   13b7a:	4680      	mov	r8, r0
   13b7c:	4689      	mov	r9, r1
   13b7e:	4628      	mov	r0, r5
   13b80:	4639      	mov	r1, r7
   13b82:	f7ec fc77 	bl	474 <__aeabi_l2d>
   13b86:	4602      	mov	r2, r0
   13b88:	460b      	mov	r3, r1
   13b8a:	4640      	mov	r0, r8
   13b8c:	4649      	mov	r1, r9
   13b8e:	f7ec fc9f 	bl	4d0 <__aeabi_dmul>
   13b92:	4680      	mov	r8, r0
   13b94:	4689      	mov	r9, r1
      (1ll << input_left_shift);
   13b96:	f1a6 0120 	sub.w	r1, r6, #32
   13b9a:	f1c6 0320 	rsb	r3, r6, #32
   13b9e:	fa04 f101 	lsl.w	r1, r4, r1
   13ba2:	fa24 f303 	lsr.w	r3, r4, r3
      (1ll << (total_signed_bits - input_integer_bits)) /
   13ba6:	fa04 f006 	lsl.w	r0, r4, r6
   13baa:	4319      	orrs	r1, r3
   13bac:	f7ec fc62 	bl	474 <__aeabi_l2d>
   13bb0:	4602      	mov	r2, r0
   13bb2:	460b      	mov	r3, r1
  const double max_input_rescaled =
   13bb4:	4640      	mov	r0, r8
   13bb6:	4649      	mov	r1, r9
   13bb8:	f7ec fdb4 	bl	724 <__aeabi_ddiv>
  // Tighten bound using floor.  Suppose that we could use the exact value.
  // After scaling the difference, the result would be at the maximum.  Thus we
  // must ensure that our value has lower magnitude.
  return static_cast<int>(std::floor(max_input_rescaled));
   13bbc:	f7ed feb4 	bl	1928 <floor>
   13bc0:	f7ec ff20 	bl	a04 <__aeabi_d2iz>
#endif  // TFLITE_EMULATE_FLOAT
}
   13bc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00013bc8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>:
                             const TfLiteNode* node, int index) {
   13bc8:	b508      	push	{r3, lr}
  const int tensor_index = ValidateTensorIndexing(
   13bca:	680b      	ldr	r3, [r1, #0]
   13bcc:	f853 1b04 	ldr.w	r1, [r3], #4
  if (index >= 0 && index < max_size) {
   13bd0:	2a00      	cmp	r2, #0
   13bd2:	db10      	blt.n	13bf6 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x2e>
   13bd4:	428a      	cmp	r2, r1
   13bd6:	da10      	bge.n	13bfa <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x32>
    const int tensor_index = tensor_indices[index];
   13bd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    if (tensor_index != kTfLiteOptionalTensor) {
   13bdc:	f1b1 3fff 	cmp.w	r1, #4294967295
   13be0:	d00d      	beq.n	13bfe <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x36>
  if (tensor_index < 0) {
   13be2:	2900      	cmp	r1, #0
   13be4:	db0d      	blt.n	13c02 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x3a>
  if (context->tensors != nullptr) {
   13be6:	6883      	ldr	r3, [r0, #8]
   13be8:	b113      	cbz	r3, 13bf0 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x28>
    return &context->tensors[tensor_index];
   13bea:	eb03 1081 	add.w	r0, r3, r1, lsl #6
}
   13bee:	bd08      	pop	{r3, pc}
    return context->GetTensor(context, tensor_index);
   13bf0:	6d03      	ldr	r3, [r0, #80]	; 0x50
   13bf2:	4798      	blx	r3
   13bf4:	e7fb      	b.n	13bee <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
    return nullptr;
   13bf6:	2000      	movs	r0, #0
   13bf8:	e7f9      	b.n	13bee <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
   13bfa:	2000      	movs	r0, #0
   13bfc:	e7f7      	b.n	13bee <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
   13bfe:	2000      	movs	r0, #0
   13c00:	e7f5      	b.n	13bee <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
   13c02:	2000      	movs	r0, #0
  return GetMutableInput(context, node, index);
   13c04:	e7f3      	b.n	13bee <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>

00013c06 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>:
                        int index) {
   13c06:	b508      	push	{r3, lr}
  const int tensor_index = ValidateTensorIndexing(
   13c08:	684b      	ldr	r3, [r1, #4]
   13c0a:	f853 1b04 	ldr.w	r1, [r3], #4
  if (index >= 0 && index < max_size) {
   13c0e:	2a00      	cmp	r2, #0
   13c10:	db10      	blt.n	13c34 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x2e>
   13c12:	4291      	cmp	r1, r2
   13c14:	dd10      	ble.n	13c38 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x32>
    const int tensor_index = tensor_indices[index];
   13c16:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    if (tensor_index != kTfLiteOptionalTensor) {
   13c1a:	f1b1 3fff 	cmp.w	r1, #4294967295
   13c1e:	d00d      	beq.n	13c3c <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x36>
  if (tensor_index < 0) {
   13c20:	2900      	cmp	r1, #0
   13c22:	db0d      	blt.n	13c40 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x3a>
  if (context->tensors != nullptr) {
   13c24:	6883      	ldr	r3, [r0, #8]
   13c26:	b113      	cbz	r3, 13c2e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x28>
    return &context->tensors[tensor_index];
   13c28:	eb03 1081 	add.w	r0, r3, r1, lsl #6
}
   13c2c:	bd08      	pop	{r3, pc}
    return context->GetTensor(context, tensor_index);
   13c2e:	6d03      	ldr	r3, [r0, #80]	; 0x50
   13c30:	4798      	blx	r3
   13c32:	e7fb      	b.n	13c2c <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
    return nullptr;
   13c34:	2000      	movs	r0, #0
   13c36:	e7f9      	b.n	13c2c <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
   13c38:	2000      	movs	r0, #0
   13c3a:	e7f7      	b.n	13c2c <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
   13c3c:	2000      	movs	r0, #0
   13c3e:	e7f5      	b.n	13c2c <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
   13c40:	2000      	movs	r0, #0
   13c42:	e7f3      	b.n	13c2c <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>

00013c44 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>:
                                           const TfLiteNode* node, int index) {
   13c44:	b508      	push	{r3, lr}
  return GetInput(context, node, index);
   13c46:	f7ff ffbf 	bl	13bc8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
}
   13c4a:	bd08      	pop	{r3, pc}

00013c4c <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>:
  switch (activation) {
   13c4c:	1e43      	subs	r3, r0, #1
   13c4e:	2b04      	cmp	r3, #4
   13c50:	d804      	bhi.n	13c5c <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x10>
   13c52:	e8df f003 	tbb	[pc, r3]
   13c56:	0404      	.short	0x0404
   13c58:	0404      	.short	0x0404
   13c5a:	04          	.byte	0x04
   13c5b:	00          	.byte	0x00
TfLiteFusedActivation ConvertActivation(ActivationFunctionType activation) {
   13c5c:	2000      	movs	r0, #0
}
   13c5e:	4770      	bx	lr

00013c60 <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE>:
  switch (padding) {
   13c60:	b118      	cbz	r0, 13c6a <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE+0xa>
   13c62:	2801      	cmp	r0, #1
   13c64:	d103      	bne.n	13c6e <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE+0xe>
      return kTfLitePaddingValid;
   13c66:	2002      	movs	r0, #2
   13c68:	4770      	bx	lr
  switch (padding) {
   13c6a:	2001      	movs	r0, #1
   13c6c:	4770      	bx	lr
  return kTfLitePaddingUnknown;
   13c6e:	2000      	movs	r0, #0
}
   13c70:	4770      	bx	lr

00013c72 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                             void** builtin_data) {
   13c72:	b508      	push	{r3, lr}
  TFLITE_DCHECK(op != nullptr);
   13c74:	b118      	cbz	r0, 13c7e <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc>
  TFLITE_DCHECK(error_reporter != nullptr);
   13c76:	b121      	cbz	r1, 13c82 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x10>
  TFLITE_DCHECK(allocator != nullptr);
   13c78:	b12a      	cbz	r2, 13c86 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x14>
  TFLITE_DCHECK(builtin_data != nullptr);
   13c7a:	b133      	cbz	r3, 13c8a <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x18>
}
   13c7c:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(op != nullptr);
   13c7e:	f002 fa1c 	bl	160ba <abort>
  TFLITE_DCHECK(error_reporter != nullptr);
   13c82:	f002 fa1a 	bl	160ba <abort>
  TFLITE_DCHECK(allocator != nullptr);
   13c86:	f002 fa18 	bl	160ba <abort>
  TFLITE_DCHECK(builtin_data != nullptr);
   13c8a:	f002 fa16 	bl	160ba <abort>

00013c8e <_ZN6tflite13ErrorReporter6ReportEPKcz>:
#include "tensorflow/lite/core/api/error_reporter.h"
#include <cstdarg>

namespace tflite {

int ErrorReporter::Report(const char* format, ...) {
   13c8e:	b40e      	push	{r1, r2, r3}
   13c90:	b500      	push	{lr}
   13c92:	b082      	sub	sp, #8
   13c94:	aa03      	add	r2, sp, #12
   13c96:	f852 1b04 	ldr.w	r1, [r2], #4
  va_list args;
  va_start(args, format);
   13c9a:	9201      	str	r2, [sp, #4]
  int code = Report(format, args);
   13c9c:	6803      	ldr	r3, [r0, #0]
   13c9e:	689b      	ldr	r3, [r3, #8]
   13ca0:	4798      	blx	r3
  va_end(args);
  return code;
}
   13ca2:	b002      	add	sp, #8
   13ca4:	f85d eb04 	ldr.w	lr, [sp], #4
   13ca8:	b003      	add	sp, #12
   13caa:	4770      	bx	lr

00013cac <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>:

// TODO(aselle): Make the name of ReportError on context the same, so
// we can use the ensure functions w/o a context and w/ a reporter.
int ErrorReporter::ReportError(void*, const char* format, ...) {
   13cac:	b40c      	push	{r2, r3}
   13cae:	b500      	push	{lr}
   13cb0:	b083      	sub	sp, #12
   13cb2:	aa04      	add	r2, sp, #16
   13cb4:	f852 1b04 	ldr.w	r1, [r2], #4
  va_list args;
  va_start(args, format);
   13cb8:	9201      	str	r2, [sp, #4]
  int code = Report(format, args);
   13cba:	6803      	ldr	r3, [r0, #0]
   13cbc:	689b      	ldr	r3, [r3, #8]
   13cbe:	4798      	blx	r3
  va_end(args);
  return code;
}
   13cc0:	b003      	add	sp, #12
   13cc2:	f85d eb04 	ldr.w	lr, [sp], #4
   13cc6:	b002      	add	sp, #8
   13cc8:	4770      	bx	lr

00013cca <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>:
// assigned to the `deprecated_builtin_code` field. In such cases, the
// value of the `builtin_code` field should be used for the builtin operator
// code. In the case, the maximum value of the two fields will be the value of
// the `builtin_code` as the right value.

BuiltinOperator GetBuiltinCode(const OperatorCode* op_code) {
   13cca:	b570      	push	{r4, r5, r6, lr}
   13ccc:	b082      	sub	sp, #8
  // Caller should guarantee that the given argument value is not a nullptr.
  TFLITE_DCHECK(op_code != nullptr);
   13cce:	b368      	cbz	r0, 13d2c <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x62>
   13cd0:	4604      	mov	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
   13cd2:	f7ff fa99 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
   13cd6:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
   13cd8:	4628      	mov	r0, r5
   13cda:	f7ff fa9b 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   13cde:	280a      	cmp	r0, #10
   13ce0:	d926      	bls.n	13d30 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x66>
   13ce2:	f105 000a 	add.w	r0, r5, #10
   13ce6:	f7ff fa95 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
   13cea:	b318      	cbz	r0, 13d34 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x6a>
   13cec:	4420      	add	r0, r4
   13cee:	f7ff fa8b 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    return static_cast<tflite::BuiltinOperator>(GetField<int32_t>(VT_BUILTIN_CODE, 0));
   13cf2:	b2c5      	uxtb	r5, r0

  return std::max(
      op_code->builtin_code(),
   13cf4:	f88d 5006 	strb.w	r5, [sp, #6]
    return data_ - ReadScalar<soffset_t>(data_);
   13cf8:	4620      	mov	r0, r4
   13cfa:	f7ff fa85 	bl	13208 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
   13cfe:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
   13d00:	4630      	mov	r0, r6
   13d02:	f7ff fa87 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   13d06:	2804      	cmp	r0, #4
   13d08:	d916      	bls.n	13d38 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x6e>
   13d0a:	1d30      	adds	r0, r6, #4
   13d0c:	f7ff fa82 	bl	13214 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
   13d10:	b1a0      	cbz	r0, 13d3c <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x72>
   13d12:	4420      	add	r0, r4
   13d14:	f7ff fa84 	bl	13220 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
      static_cast<BuiltinOperator>(op_code->deprecated_builtin_code()));
   13d18:	b2c0      	uxtb	r0, r0
   13d1a:	f88d 0007 	strb.w	r0, [sp, #7]
      if (__a < __b)
   13d1e:	42a8      	cmp	r0, r5
   13d20:	d80e      	bhi.n	13d40 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x76>
      return __a;
   13d22:	f10d 0306 	add.w	r3, sp, #6
}
   13d26:	7818      	ldrb	r0, [r3, #0]
   13d28:	b002      	add	sp, #8
   13d2a:	bd70      	pop	{r4, r5, r6, pc}
  TFLITE_DCHECK(op_code != nullptr);
   13d2c:	f002 f9c5 	bl	160ba <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   13d30:	2000      	movs	r0, #0
   13d32:	e7da      	b.n	13cea <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x20>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
   13d34:	2000      	movs	r0, #0
   13d36:	e7dc      	b.n	13cf2 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x28>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   13d38:	2000      	movs	r0, #0
   13d3a:	e7e9      	b.n	13d10 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x46>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
   13d3c:	2000      	movs	r0, #0
   13d3e:	e7eb      	b.n	13d18 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x4e>
	return __b;
   13d40:	f10d 0307 	add.w	r3, sp, #7
   13d44:	e7ef      	b.n	13d26 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x5c>

00013d46 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
}

// Returns const data for a TfLiteEvalTensor struct.
template <typename T>
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
   13d46:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
   13d48:	b108      	cbz	r0, 13d4e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor+0x8>
  return reinterpret_cast<const T*>(tensor->data.raw);
}
   13d4a:	6800      	ldr	r0, [r0, #0]
   13d4c:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
   13d4e:	f002 f9b4 	bl	160ba <abort>

00013d52 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
   13d52:	b108      	cbz	r0, 13d58 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor+0x6>
   13d54:	6800      	ldr	r0, [r0, #0]
   13d56:	4770      	bx	lr
}
   13d58:	4770      	bx	lr

00013d5a <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
   13d5a:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
   13d5c:	b108      	cbz	r0, 13d62 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor+0x8>
}
   13d5e:	6800      	ldr	r0, [r0, #0]
   13d60:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
   13d62:	f002 f9aa 	bl	160ba <abort>

00013d66 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
   13d66:	b108      	cbz	r0, 13d6c <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor+0x6>
   13d68:	6800      	ldr	r0, [r0, #0]
   13d6a:	4770      	bx	lr
}
   13d6c:	4770      	bx	lr

00013d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>:
}
   13d6e:	4770      	bx	lr

00013d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>:
}
   13d70:	4008      	ands	r0, r1
   13d72:	4770      	bx	lr

00013d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>:
}
   13d74:	4108      	asrs	r0, r1
   13d76:	4770      	bx	lr

00013d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>:
}
   13d78:	4408      	add	r0, r1
   13d7a:	4770      	bx	lr

00013d7c <_ZN8gemmlowp6BitNotIiEET_S1_>:
}
   13d7c:	43c0      	mvns	r0, r0
   13d7e:	4770      	bx	lr

00013d80 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>:
tIntegerType MaskIfNonZero(tIntegerType a) {
   13d80:	b508      	push	{r3, lr}
  return a ? BitNot(zero) : zero;
   13d82:	b110      	cbz	r0, 13d8a <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_+0xa>
   13d84:	2000      	movs	r0, #0
   13d86:	f7ff fff9 	bl	13d7c <_ZN8gemmlowp6BitNotIiEET_S1_>
}
   13d8a:	bd08      	pop	{r3, pc}

00013d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>:
tIntegerType MaskIfLessThan(tIntegerType a, tIntegerType b) {
   13d8c:	b508      	push	{r3, lr}
  return MaskIfNonZero<tIntegerType>(a < b);
   13d8e:	4288      	cmp	r0, r1
   13d90:	bfac      	ite	ge
   13d92:	2000      	movge	r0, #0
   13d94:	2001      	movlt	r0, #1
   13d96:	f7ff fff3 	bl	13d80 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
}
   13d9a:	bd08      	pop	{r3, pc}

00013d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>:
tIntegerType MaskIfGreaterThan(tIntegerType a, tIntegerType b) {
   13d9c:	b508      	push	{r3, lr}
  return MaskIfNonZero<tIntegerType>(a > b);
   13d9e:	4288      	cmp	r0, r1
   13da0:	bfd4      	ite	le
   13da2:	2000      	movle	r0, #0
   13da4:	2001      	movgt	r0, #1
   13da6:	f7ff ffeb 	bl	13d80 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
}
   13daa:	bd08      	pop	{r3, pc}

00013dac <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
   13dac:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
   13dae:	b108      	cbz	r0, 13db4 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor+0x8>
}
   13db0:	6800      	ldr	r0, [r0, #0]
   13db2:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
   13db4:	f002 f981 	bl	160ba <abort>

00013db8 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
   13db8:	b108      	cbz	r0, 13dbe <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor+0x6>
   13dba:	6800      	ldr	r0, [r0, #0]
   13dbc:	4770      	bx	lr
}
   13dbe:	4770      	bx	lr

00013dc0 <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
   13dc0:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
   13dc2:	b108      	cbz	r0, 13dc8 <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor+0x8>
}
   13dc4:	6800      	ldr	r0, [r0, #0]
   13dc6:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
   13dc8:	f002 f977 	bl	160ba <abort>

00013dcc <_ZN6tflite5micro13GetTensorDataIxEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
   13dcc:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
   13dce:	b108      	cbz	r0, 13dd4 <_ZN6tflite5micro13GetTensorDataIxEEPKT_PK16TfLiteEvalTensor+0x8>
}
   13dd0:	6800      	ldr	r0, [r0, #0]
   13dd2:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
   13dd4:	f002 f971 	bl	160ba <abort>

00013dd8 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
   13dd8:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   13dda:	6b83      	ldr	r3, [r0, #56]	; 0x38
   13ddc:	b113      	cbz	r3, 13de4 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context, sizeof(OpDataConv));
   13dde:	2134      	movs	r1, #52	; 0x34
   13de0:	4798      	blx	r3
}
   13de2:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   13de4:	f002 f969 	bl	160ba <abort>

00013de8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_>:
inline void Conv(const ConvParams& params, const RuntimeShape& input_shape,
                 const float* input_data, const RuntimeShape& filter_shape,
                 const float* filter_data, const RuntimeShape& bias_shape,
                 const float* bias_data, const RuntimeShape& output_shape,
                 float* output_data, const RuntimeShape& im2col_shape,
                 float* im2col_data) {
   13de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13dec:	b0a3      	sub	sp, #140	; 0x8c
   13dee:	9217      	str	r2, [sp, #92]	; 0x5c
   13df0:	461e      	mov	r6, r3
   13df2:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
   13df4:	9f2f      	ldr	r7, [sp, #188]	; 0xbc
  const int stride_width = params.stride_width;
   13df6:	f9b0 200a 	ldrsh.w	r2, [r0, #10]
   13dfa:	920c      	str	r2, [sp, #48]	; 0x30
  const int stride_height = params.stride_height;
   13dfc:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
   13e00:	920d      	str	r2, [sp, #52]	; 0x34
  const int dilation_width_factor = params.dilation_width_factor;
   13e02:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
   13e06:	920e      	str	r2, [sp, #56]	; 0x38
  const int dilation_height_factor = params.dilation_height_factor;
   13e08:	f9b0 2010 	ldrsh.w	r2, [r0, #16]
   13e0c:	920f      	str	r2, [sp, #60]	; 0x3c
  const int pad_width = params.padding_values.width;
   13e0e:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
   13e12:	9210      	str	r2, [sp, #64]	; 0x40
  const int pad_height = params.padding_values.height;
   13e14:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
   13e18:	9211      	str	r2, [sp, #68]	; 0x44
  const float output_activation_min = params.float_activation_min;
   13e1a:	6b02      	ldr	r2, [r0, #48]	; 0x30
   13e1c:	9212      	str	r2, [sp, #72]	; 0x48
  const float output_activation_max = params.float_activation_max;
   13e1e:	6b42      	ldr	r2, [r0, #52]	; 0x34
   13e20:	9204      	str	r2, [sp, #16]
  inline int32_t DimensionsCount() const { return size_; }
   13e22:	680a      	ldr	r2, [r1, #0]
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   13e24:	2a04      	cmp	r2, #4
   13e26:	d173      	bne.n	13f10 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x128>
   13e28:	468b      	mov	fp, r1
   13e2a:	6832      	ldr	r2, [r6, #0]
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
   13e2c:	2a04      	cmp	r2, #4
   13e2e:	d171      	bne.n	13f14 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x12c>
   13e30:	683a      	ldr	r2, [r7, #0]
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   13e32:	2a04      	cmp	r2, #4
   13e34:	d170      	bne.n	13f18 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x130>
    TFLITE_DCHECK_LT(i, size_);
   13e36:	680a      	ldr	r2, [r1, #0]
   13e38:	2a00      	cmp	r2, #0
   13e3a:	dd6f      	ble.n	13f1c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x134>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13e3c:	2a05      	cmp	r2, #5
   13e3e:	dd6f      	ble.n	13f20 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x138>
   13e40:	684a      	ldr	r2, [r1, #4]
   13e42:	6812      	ldr	r2, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
   13e44:	6839      	ldr	r1, [r7, #0]
   13e46:	2900      	cmp	r1, #0
   13e48:	dd6c      	ble.n	13f24 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x13c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13e4a:	2905      	cmp	r1, #5
   13e4c:	dd6c      	ble.n	13f28 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x140>
   13e4e:	6879      	ldr	r1, [r7, #4]
   13e50:	6809      	ldr	r1, [r1, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   13e52:	4291      	cmp	r1, r2
   13e54:	d16a      	bne.n	13f2c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x144>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   13e56:	9221      	str	r2, [sp, #132]	; 0x84
    TFLITE_DCHECK_LT(i, size_);
   13e58:	6839      	ldr	r1, [r7, #0]
   13e5a:	2900      	cmp	r1, #0
   13e5c:	dd68      	ble.n	13f30 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x148>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13e5e:	2905      	cmp	r1, #5
   13e60:	dd68      	ble.n	13f34 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x14c>
   13e62:	6879      	ldr	r1, [r7, #4]
   13e64:	6809      	ldr	r1, [r1, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   13e66:	9120      	str	r1, [sp, #128]	; 0x80
      if (__b < __a)
   13e68:	428a      	cmp	r2, r1
   13e6a:	dc65      	bgt.n	13f38 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x150>
      return __a;
   13e6c:	aa21      	add	r2, sp, #132	; 0x84
   13e6e:	6812      	ldr	r2, [r2, #0]
   13e70:	9216      	str	r2, [sp, #88]	; 0x58
    TFLITE_DCHECK_LT(i, size_);
   13e72:	f8db 2000 	ldr.w	r2, [fp]
   13e76:	2a03      	cmp	r2, #3
   13e78:	dd60      	ble.n	13f3c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x154>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13e7a:	2a05      	cmp	r2, #5
   13e7c:	dd60      	ble.n	13f40 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x158>
   13e7e:	f8db 2004 	ldr.w	r2, [fp, #4]
   13e82:	68d2      	ldr	r2, [r2, #12]
    TFLITE_DCHECK_LT(i, size_);
   13e84:	6831      	ldr	r1, [r6, #0]
   13e86:	2903      	cmp	r1, #3
   13e88:	dd5d      	ble.n	13f46 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x15e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13e8a:	2905      	cmp	r1, #5
   13e8c:	dd5d      	ble.n	13f4a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x162>
   13e8e:	6871      	ldr	r1, [r6, #4]
   13e90:	68c9      	ldr	r1, [r1, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   13e92:	4291      	cmp	r1, r2
   13e94:	d15b      	bne.n	13f4e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x166>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   13e96:	921f      	str	r2, [sp, #124]	; 0x7c
    TFLITE_DCHECK_LT(i, size_);
   13e98:	6831      	ldr	r1, [r6, #0]
   13e9a:	2903      	cmp	r1, #3
   13e9c:	dd59      	ble.n	13f52 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x16a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13e9e:	2905      	cmp	r1, #5
   13ea0:	dd59      	ble.n	13f56 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x16e>
   13ea2:	6871      	ldr	r1, [r6, #4]
   13ea4:	68c9      	ldr	r1, [r1, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   13ea6:	911e      	str	r1, [sp, #120]	; 0x78
      if (__b < __a)
   13ea8:	428a      	cmp	r2, r1
   13eaa:	dc56      	bgt.n	13f5a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x172>
      return __a;
   13eac:	aa1f      	add	r2, sp, #124	; 0x7c
   13eae:	6812      	ldr	r2, [r2, #0]
   13eb0:	9215      	str	r2, [sp, #84]	; 0x54
    TFLITE_DCHECK_LT(i, size_);
   13eb2:	6832      	ldr	r2, [r6, #0]
   13eb4:	2a00      	cmp	r2, #0
   13eb6:	dd52      	ble.n	13f5e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x176>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13eb8:	2a05      	cmp	r2, #5
   13eba:	dd52      	ble.n	13f62 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x17a>
   13ebc:	6872      	ldr	r2, [r6, #4]
   13ebe:	6812      	ldr	r2, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
   13ec0:	6839      	ldr	r1, [r7, #0]
   13ec2:	2903      	cmp	r1, #3
   13ec4:	dd4f      	ble.n	13f66 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x17e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13ec6:	2905      	cmp	r1, #5
   13ec8:	dd4f      	ble.n	13f6a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x182>
   13eca:	6879      	ldr	r1, [r7, #4]
   13ecc:	68c9      	ldr	r1, [r1, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   13ece:	4291      	cmp	r1, r2
   13ed0:	d14d      	bne.n	13f6e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x186>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   13ed2:	921d      	str	r2, [sp, #116]	; 0x74
    TFLITE_DCHECK_LT(i, size_);
   13ed4:	6839      	ldr	r1, [r7, #0]
   13ed6:	2903      	cmp	r1, #3
   13ed8:	dd4b      	ble.n	13f72 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x18a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13eda:	2905      	cmp	r1, #5
   13edc:	dd4b      	ble.n	13f76 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x18e>
   13ede:	6879      	ldr	r1, [r7, #4]
   13ee0:	68c9      	ldr	r1, [r1, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   13ee2:	911c      	str	r1, [sp, #112]	; 0x70
      if (__b < __a)
   13ee4:	428a      	cmp	r2, r1
   13ee6:	dc48      	bgt.n	13f7a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x192>
      return __a;
   13ee8:	aa1d      	add	r2, sp, #116	; 0x74
   13eea:	6812      	ldr	r2, [r2, #0]
   13eec:	9205      	str	r2, [sp, #20]
  (void)im2col_data;   // only used in optimized code.
  (void)im2col_shape;  // only used in optimized code.
  const int batches = MatchingDim(input_shape, 0, output_shape, 0);
  const int input_depth = MatchingDim(input_shape, 3, filter_shape, 3);
  const int output_depth = MatchingDim(filter_shape, 0, output_shape, 3);
  if (bias_data) {
   13eee:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
   13ef0:	2a00      	cmp	r2, #0
   13ef2:	d049      	beq.n	13f88 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1a0>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
   13ef4:	681c      	ldr	r4, [r3, #0]
   13ef6:	2c05      	cmp	r4, #5
   13ef8:	dd41      	ble.n	13f7e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x196>
   13efa:	685b      	ldr	r3, [r3, #4]
    for (int i = 0; i < size_; i++) {
   13efc:	2200      	movs	r2, #0
    int buffer_size = 1;
   13efe:	2101      	movs	r1, #1
    for (int i = 0; i < size_; i++) {
   13f00:	42a2      	cmp	r2, r4
   13f02:	da3e      	bge.n	13f82 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x19a>
      buffer_size *= dims_data[i];
   13f04:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   13f08:	fb00 f101 	mul.w	r1, r0, r1
    for (int i = 0; i < size_; i++) {
   13f0c:	3201      	adds	r2, #1
   13f0e:	e7f7      	b.n	13f00 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x118>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   13f10:	f002 f8d3 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
   13f14:	f002 f8d1 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   13f18:	f002 f8cf 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
   13f1c:	f002 f8cd 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f20:	684a      	ldr	r2, [r1, #4]
   13f22:	e78f      	b.n	13e44 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x5c>
    TFLITE_DCHECK_LT(i, size_);
   13f24:	f002 f8c9 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f28:	6879      	ldr	r1, [r7, #4]
   13f2a:	e792      	b.n	13e52 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x6a>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   13f2c:	f002 f8c5 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
   13f30:	f002 f8c3 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f34:	6879      	ldr	r1, [r7, #4]
   13f36:	e796      	b.n	13e66 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x7e>
	return __b;
   13f38:	aa20      	add	r2, sp, #128	; 0x80
   13f3a:	e798      	b.n	13e6e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x86>
    TFLITE_DCHECK_LT(i, size_);
   13f3c:	f002 f8bd 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f40:	f8db 2010 	ldr.w	r2, [fp, #16]
   13f44:	e79e      	b.n	13e84 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x9c>
    TFLITE_DCHECK_LT(i, size_);
   13f46:	f002 f8b8 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f4a:	6931      	ldr	r1, [r6, #16]
   13f4c:	e7a1      	b.n	13e92 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0xaa>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   13f4e:	f002 f8b4 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
   13f52:	f002 f8b2 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f56:	6931      	ldr	r1, [r6, #16]
   13f58:	e7a5      	b.n	13ea6 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0xbe>
   13f5a:	aa1e      	add	r2, sp, #120	; 0x78
   13f5c:	e7a7      	b.n	13eae <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0xc6>
    TFLITE_DCHECK_LT(i, size_);
   13f5e:	f002 f8ac 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f62:	6872      	ldr	r2, [r6, #4]
   13f64:	e7ac      	b.n	13ec0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0xd8>
    TFLITE_DCHECK_LT(i, size_);
   13f66:	f002 f8a8 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f6a:	6939      	ldr	r1, [r7, #16]
   13f6c:	e7af      	b.n	13ece <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0xe6>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   13f6e:	f002 f8a4 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
   13f72:	f002 f8a2 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f76:	6939      	ldr	r1, [r7, #16]
   13f78:	e7b3      	b.n	13ee2 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0xfa>
   13f7a:	aa1c      	add	r2, sp, #112	; 0x70
   13f7c:	e7b5      	b.n	13eea <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x102>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
   13f7e:	3304      	adds	r3, #4
   13f80:	e7bc      	b.n	13efc <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x114>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
   13f82:	9b05      	ldr	r3, [sp, #20]
   13f84:	4299      	cmp	r1, r3
   13f86:	d161      	bne.n	1404c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x264>
    TFLITE_DCHECK_LT(i, size_);
   13f88:	f8db 3000 	ldr.w	r3, [fp]
   13f8c:	2b01      	cmp	r3, #1
   13f8e:	dd5f      	ble.n	14050 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x268>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f90:	2b05      	cmp	r3, #5
   13f92:	dd5f      	ble.n	14054 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x26c>
   13f94:	f8db 3004 	ldr.w	r3, [fp, #4]
   13f98:	685b      	ldr	r3, [r3, #4]
   13f9a:	930b      	str	r3, [sp, #44]	; 0x2c
    TFLITE_DCHECK_LT(i, size_);
   13f9c:	f8db 3000 	ldr.w	r3, [fp]
   13fa0:	2b02      	cmp	r3, #2
   13fa2:	dd5b      	ble.n	1405c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x274>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13fa4:	2b05      	cmp	r3, #5
   13fa6:	dd5b      	ble.n	14060 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x278>
   13fa8:	f8db 3004 	ldr.w	r3, [fp, #4]
   13fac:	689b      	ldr	r3, [r3, #8]
   13fae:	930a      	str	r3, [sp, #40]	; 0x28
    TFLITE_DCHECK_LT(i, size_);
   13fb0:	6833      	ldr	r3, [r6, #0]
   13fb2:	2b01      	cmp	r3, #1
   13fb4:	dd58      	ble.n	14068 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x280>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13fb6:	2b05      	cmp	r3, #5
   13fb8:	dd58      	ble.n	1406c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x284>
   13fba:	6873      	ldr	r3, [r6, #4]
   13fbc:	685b      	ldr	r3, [r3, #4]
   13fbe:	9309      	str	r3, [sp, #36]	; 0x24
    TFLITE_DCHECK_LT(i, size_);
   13fc0:	6833      	ldr	r3, [r6, #0]
   13fc2:	2b02      	cmp	r3, #2
   13fc4:	dd55      	ble.n	14072 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x28a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13fc6:	2b05      	cmp	r3, #5
   13fc8:	dd55      	ble.n	14076 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x28e>
   13fca:	6873      	ldr	r3, [r6, #4]
   13fcc:	689b      	ldr	r3, [r3, #8]
   13fce:	9308      	str	r3, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
   13fd0:	683b      	ldr	r3, [r7, #0]
   13fd2:	2b01      	cmp	r3, #1
   13fd4:	dd52      	ble.n	1407c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x294>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13fd6:	2b05      	cmp	r3, #5
   13fd8:	dd52      	ble.n	14080 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x298>
   13fda:	687b      	ldr	r3, [r7, #4]
   13fdc:	685b      	ldr	r3, [r3, #4]
   13fde:	9307      	str	r3, [sp, #28]
    TFLITE_DCHECK_LT(i, size_);
   13fe0:	683b      	ldr	r3, [r7, #0]
   13fe2:	2b02      	cmp	r3, #2
   13fe4:	dd4f      	ble.n	14086 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x29e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13fe6:	2b05      	cmp	r3, #5
   13fe8:	dd4f      	ble.n	1408a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2a2>
   13fea:	687b      	ldr	r3, [r7, #4]
   13fec:	689b      	ldr	r3, [r3, #8]
   13fee:	9306      	str	r3, [sp, #24]
  const int input_width = input_shape.Dims(2);
  const int filter_height = filter_shape.Dims(1);
  const int filter_width = filter_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  for (int batch = 0; batch < batches; ++batch) {
   13ff0:	f04f 0a00 	mov.w	sl, #0
   13ff4:	46d1      	mov	r9, sl
   13ff6:	46da      	mov	sl, fp
   13ff8:	46b3      	mov	fp, r6
   13ffa:	463e      	mov	r6, r7
   13ffc:	9b16      	ldr	r3, [sp, #88]	; 0x58
   13ffe:	4599      	cmp	r9, r3
   14000:	f280 8143 	bge.w	1428a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x4a2>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   14004:	2300      	movs	r3, #0
   14006:	9300      	str	r3, [sp, #0]
   14008:	46c8      	mov	r8, r9
   1400a:	46d9      	mov	r9, fp
   1400c:	46d3      	mov	fp, sl
   1400e:	46b2      	mov	sl, r6
   14010:	9b00      	ldr	r3, [sp, #0]
   14012:	9907      	ldr	r1, [sp, #28]
   14014:	428b      	cmp	r3, r1
   14016:	f280 8132 	bge.w	1427e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x496>
      const int in_y_origin = (out_y * stride_height) - pad_height;
   1401a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   1401c:	fb02 f303 	mul.w	r3, r2, r3
   14020:	9a11      	ldr	r2, [sp, #68]	; 0x44
   14022:	1a9b      	subs	r3, r3, r2
   14024:	9313      	str	r3, [sp, #76]	; 0x4c
      for (int out_x = 0; out_x < output_width; ++out_x) {
   14026:	2300      	movs	r3, #0
   14028:	9301      	str	r3, [sp, #4]
   1402a:	4647      	mov	r7, r8
   1402c:	46d8      	mov	r8, fp
   1402e:	9b01      	ldr	r3, [sp, #4]
   14030:	9906      	ldr	r1, [sp, #24]
   14032:	428b      	cmp	r3, r1
   14034:	f280 811d 	bge.w	14272 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x48a>
        const int in_x_origin = (out_x * stride_width) - pad_width;
   14038:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   1403a:	fb02 f303 	mul.w	r3, r2, r3
   1403e:	9a10      	ldr	r2, [sp, #64]	; 0x40
   14040:	1a9b      	subs	r3, r3, r2
   14042:	9314      	str	r3, [sp, #80]	; 0x50
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
   14044:	f04f 0b00 	mov.w	fp, #0
   14048:	463e      	mov	r6, r7
   1404a:	e0f3      	b.n	14234 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x44c>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
   1404c:	f002 f835 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
   14050:	f002 f833 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14054:	f8db 3008 	ldr.w	r3, [fp, #8]
   14058:	930b      	str	r3, [sp, #44]	; 0x2c
   1405a:	e79f      	b.n	13f9c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1b4>
    TFLITE_DCHECK_LT(i, size_);
   1405c:	f002 f82d 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14060:	f8db 300c 	ldr.w	r3, [fp, #12]
   14064:	930a      	str	r3, [sp, #40]	; 0x28
   14066:	e7a3      	b.n	13fb0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1c8>
    TFLITE_DCHECK_LT(i, size_);
   14068:	f002 f827 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1406c:	68b3      	ldr	r3, [r6, #8]
   1406e:	9309      	str	r3, [sp, #36]	; 0x24
   14070:	e7a6      	b.n	13fc0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1d8>
    TFLITE_DCHECK_LT(i, size_);
   14072:	f002 f822 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14076:	68f3      	ldr	r3, [r6, #12]
   14078:	9308      	str	r3, [sp, #32]
   1407a:	e7a9      	b.n	13fd0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1e8>
    TFLITE_DCHECK_LT(i, size_);
   1407c:	f002 f81d 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14080:	68bb      	ldr	r3, [r7, #8]
   14082:	9307      	str	r3, [sp, #28]
   14084:	e7ac      	b.n	13fe0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1f8>
    TFLITE_DCHECK_LT(i, size_);
   14086:	f002 f818 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1408a:	68fb      	ldr	r3, [r7, #12]
   1408c:	9306      	str	r3, [sp, #24]
   1408e:	e7af      	b.n	13ff0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x208>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14090:	f002 f813 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14094:	f002 f811 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14098:	f002 f80f 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   1409c:	f002 f80d 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   140a0:	f002 f80b 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   140a4:	f002 f809 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   140a8:	f002 f807 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   140ac:	f002 f805 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   140b0:	f002 f803 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   140b4:	f002 f801 	bl	160ba <abort>
          float total = 0.f;
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
   140b8:	3501      	adds	r5, #1
   140ba:	9b08      	ldr	r3, [sp, #32]
   140bc:	429d      	cmp	r5, r3
   140be:	da69      	bge.n	14194 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x3ac>
              const int in_x = in_x_origin + dilation_width_factor * filter_x;
   140c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   140c2:	9a14      	ldr	r2, [sp, #80]	; 0x50
   140c4:	fb03 2a05 	mla	sl, r3, r5, r2

              // Zero padding by omitting the areas outside the image.
              const bool is_point_inside_image =
                  (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
   140c8:	f1ba 0f00 	cmp.w	sl, #0
   140cc:	dbf4      	blt.n	140b8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2d0>
   140ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   140d0:	459a      	cmp	sl, r3
   140d2:	daf1      	bge.n	140b8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2d0>
   140d4:	2e00      	cmp	r6, #0
   140d6:	dbef      	blt.n	140b8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2d0>
   140d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   140da:	429e      	cmp	r6, r3
   140dc:	daec      	bge.n	140b8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2d0>
   140de:	2400      	movs	r4, #0

              if (!is_point_inside_image) {
                continue;
              }

              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
   140e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
   140e2:	429c      	cmp	r4, r3
   140e4:	dae8      	bge.n	140b8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2d0>
  inline int32_t DimensionsCount() const { return size_; }
   140e6:	f8d8 3000 	ldr.w	r3, [r8]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   140ea:	2b04      	cmp	r3, #4
   140ec:	d1d0      	bne.n	14090 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2a8>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   140ee:	9a03      	ldr	r2, [sp, #12]
   140f0:	2a00      	cmp	r2, #0
   140f2:	dbcf      	blt.n	14094 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2ac>
   140f4:	f8d8 3004 	ldr.w	r3, [r8, #4]
   140f8:	429a      	cmp	r2, r3
   140fa:	dacb      	bge.n	14094 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2ac>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   140fc:	2e00      	cmp	r6, #0
   140fe:	dbcb      	blt.n	14098 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2b0>
   14100:	f8d8 1008 	ldr.w	r1, [r8, #8]
   14104:	428e      	cmp	r6, r1
   14106:	dac7      	bge.n	14098 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2b0>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14108:	f1ba 0f00 	cmp.w	sl, #0
   1410c:	dbc6      	blt.n	1409c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2b4>
   1410e:	f8d8 200c 	ldr.w	r2, [r8, #12]
   14112:	4592      	cmp	sl, r2
   14114:	dac2      	bge.n	1409c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2b4>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14116:	2c00      	cmp	r4, #0
   14118:	dbc2      	blt.n	140a0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2b8>
   1411a:	f8d8 3010 	ldr.w	r3, [r8, #16]
   1411e:	429c      	cmp	r4, r3
   14120:	dabe      	bge.n	140a0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2b8>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   14122:	9803      	ldr	r0, [sp, #12]
   14124:	fb01 6100 	mla	r1, r1, r0, r6
   14128:	fb01 a202 	mla	r2, r1, r2, sl
   1412c:	fb02 4303 	mla	r3, r2, r3, r4
                float input_value = input_data[Offset(input_shape, batch, in_y,
                                                      in_x, in_channel)];
   14130:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   14132:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  inline int32_t DimensionsCount() const { return size_; }
   14136:	f8d9 3000 	ldr.w	r3, [r9]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   1413a:	2b04      	cmp	r3, #4
   1413c:	d1b2      	bne.n	140a4 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2bc>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   1413e:	f1bb 0f00 	cmp.w	fp, #0
   14142:	dbb1      	blt.n	140a8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2c0>
   14144:	f8d9 3004 	ldr.w	r3, [r9, #4]
   14148:	459b      	cmp	fp, r3
   1414a:	daad      	bge.n	140a8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2c0>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   1414c:	2f00      	cmp	r7, #0
   1414e:	dbad      	blt.n	140ac <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2c4>
   14150:	f8d9 1008 	ldr.w	r1, [r9, #8]
   14154:	428f      	cmp	r7, r1
   14156:	daa9      	bge.n	140ac <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2c4>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14158:	2d00      	cmp	r5, #0
   1415a:	dba9      	blt.n	140b0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2c8>
   1415c:	f8d9 200c 	ldr.w	r2, [r9, #12]
   14160:	4295      	cmp	r5, r2
   14162:	daa5      	bge.n	140b0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2c8>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14164:	2c00      	cmp	r4, #0
   14166:	dba5      	blt.n	140b4 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2cc>
   14168:	f8d9 3010 	ldr.w	r3, [r9, #16]
   1416c:	429c      	cmp	r4, r3
   1416e:	daa1      	bge.n	140b4 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2cc>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   14170:	fb01 710b 	mla	r1, r1, fp, r7
   14174:	fb01 5202 	mla	r2, r1, r2, r5
   14178:	fb02 4303 	mla	r3, r2, r3, r4
                float filter_value = filter_data[Offset(
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
                total += (input_value * filter_value);
   1417c:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
   1417e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
   14182:	f7ec fdc5 	bl	d10 <__aeabi_fmul>
   14186:	4601      	mov	r1, r0
   14188:	9802      	ldr	r0, [sp, #8]
   1418a:	f7ec fcb9 	bl	b00 <__addsf3>
   1418e:	9002      	str	r0, [sp, #8]
              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
   14190:	3401      	adds	r4, #1
   14192:	e7a5      	b.n	140e0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2f8>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
   14194:	3701      	adds	r7, #1
   14196:	9b09      	ldr	r3, [sp, #36]	; 0x24
   14198:	429f      	cmp	r7, r3
   1419a:	da05      	bge.n	141a8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x3c0>
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
   1419c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1419e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   141a0:	fb03 2607 	mla	r6, r3, r7, r2
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
   141a4:	2500      	movs	r5, #0
   141a6:	e788      	b.n	140ba <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2d2>
   141a8:	9e03      	ldr	r6, [sp, #12]
   141aa:	f8dd a0bc 	ldr.w	sl, [sp, #188]	; 0xbc
              }
            }
          }
          float bias_value = 0.0f;
          if (bias_data) {
   141ae:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
   141b0:	2b00      	cmp	r3, #0
   141b2:	d049      	beq.n	14248 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x460>
            bias_value = bias_data[out_channel];
   141b4:	f853 102b 	ldr.w	r1, [r3, fp, lsl #2]
          }
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
              ActivationFunctionWithMinMax(total + bias_value,
   141b8:	9802      	ldr	r0, [sp, #8]
   141ba:	f7ec fca1 	bl	b00 <__addsf3>
  inline int32_t DimensionsCount() const { return size_; }
   141be:	f8da 3000 	ldr.w	r3, [sl]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   141c2:	2b04      	cmp	r3, #4
   141c4:	d142      	bne.n	1424c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x464>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   141c6:	2e00      	cmp	r6, #0
   141c8:	db42      	blt.n	14250 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x468>
   141ca:	f8da 3004 	ldr.w	r3, [sl, #4]
   141ce:	429e      	cmp	r6, r3
   141d0:	da3e      	bge.n	14250 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x468>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   141d2:	9b00      	ldr	r3, [sp, #0]
   141d4:	2b00      	cmp	r3, #0
   141d6:	db3d      	blt.n	14254 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x46c>
   141d8:	f8da 2008 	ldr.w	r2, [sl, #8]
   141dc:	4293      	cmp	r3, r2
   141de:	da39      	bge.n	14254 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x46c>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   141e0:	9901      	ldr	r1, [sp, #4]
   141e2:	2900      	cmp	r1, #0
   141e4:	db38      	blt.n	14258 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x470>
   141e6:	f8da 300c 	ldr.w	r3, [sl, #12]
   141ea:	4299      	cmp	r1, r3
   141ec:	da34      	bge.n	14258 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x470>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   141ee:	f1bb 0f00 	cmp.w	fp, #0
   141f2:	db33      	blt.n	1425c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x474>
   141f4:	f8da 4010 	ldr.w	r4, [sl, #16]
   141f8:	45a3      	cmp	fp, r4
   141fa:	da2f      	bge.n	1425c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x474>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   141fc:	9900      	ldr	r1, [sp, #0]
   141fe:	fb02 1206 	mla	r2, r2, r6, r1
   14202:	9901      	ldr	r1, [sp, #4]
   14204:	fb02 1303 	mla	r3, r2, r3, r1
   14208:	fb03 b404 	mla	r4, r3, r4, fp
   1420c:	9019      	str	r0, [sp, #100]	; 0x64
   1420e:	9912      	ldr	r1, [sp, #72]	; 0x48
   14210:	911a      	str	r1, [sp, #104]	; 0x68
   14212:	9b04      	ldr	r3, [sp, #16]
   14214:	931b      	str	r3, [sp, #108]	; 0x6c
      if (__a < __b)
   14216:	f7ec ff19 	bl	104c <__aeabi_fcmplt>
   1421a:	bb08      	cbnz	r0, 14260 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x478>
      return __a;
   1421c:	ad19      	add	r5, sp, #100	; 0x64
      if (__b < __a)
   1421e:	6829      	ldr	r1, [r5, #0]
   14220:	9804      	ldr	r0, [sp, #16]
   14222:	f7ec ff13 	bl	104c <__aeabi_fcmplt>
   14226:	b9e8      	cbnz	r0, 14264 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x47c>
  return min(max(x, output_activation_min), output_activation_max);
   14228:	682b      	ldr	r3, [r5, #0]
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
   1422a:	9a30      	ldr	r2, [sp, #192]	; 0xc0
   1422c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
   14230:	f10b 0b01 	add.w	fp, fp, #1
   14234:	9b05      	ldr	r3, [sp, #20]
   14236:	459b      	cmp	fp, r3
   14238:	da16      	bge.n	14268 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x480>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
   1423a:	2700      	movs	r7, #0
          float total = 0.f;
   1423c:	2300      	movs	r3, #0
   1423e:	9302      	str	r3, [sp, #8]
   14240:	9603      	str	r6, [sp, #12]
   14242:	f8cd a0bc 	str.w	sl, [sp, #188]	; 0xbc
   14246:	e7a6      	b.n	14196 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x3ae>
          float bias_value = 0.0f;
   14248:	2100      	movs	r1, #0
   1424a:	e7b5      	b.n	141b8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x3d0>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   1424c:	f001 ff35 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14250:	f001 ff33 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14254:	f001 ff31 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14258:	f001 ff2f 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   1425c:	f001 ff2d 	bl	160ba <abort>
	return __b;
   14260:	ad1a      	add	r5, sp, #104	; 0x68
   14262:	e7dc      	b.n	1421e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x436>
	return __b;
   14264:	ad1b      	add	r5, sp, #108	; 0x6c
   14266:	e7df      	b.n	14228 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x440>
   14268:	4637      	mov	r7, r6
      for (int out_x = 0; out_x < output_width; ++out_x) {
   1426a:	9b01      	ldr	r3, [sp, #4]
   1426c:	3301      	adds	r3, #1
   1426e:	9301      	str	r3, [sp, #4]
   14270:	e6dd      	b.n	1402e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x246>
   14272:	46c3      	mov	fp, r8
   14274:	46b8      	mov	r8, r7
    for (int out_y = 0; out_y < output_height; ++out_y) {
   14276:	9b00      	ldr	r3, [sp, #0]
   14278:	3301      	adds	r3, #1
   1427a:	9300      	str	r3, [sp, #0]
   1427c:	e6c8      	b.n	14010 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x228>
   1427e:	4656      	mov	r6, sl
   14280:	46da      	mov	sl, fp
   14282:	46cb      	mov	fp, r9
  for (int batch = 0; batch < batches; ++batch) {
   14284:	f108 0901 	add.w	r9, r8, #1
   14288:	e6b8      	b.n	13ffc <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x214>
                                           output_activation_max);
        }
      }
    }
  }
}
   1428a:	b023      	add	sp, #140	; 0x8c
   1428c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00014290 <_ZN6tflite19ConvParamsQuantizedERK16TfLiteConvParamsRKNS_10OpDataConvE>:
                               const OpDataConv& data) {
   14290:	b570      	push	{r4, r5, r6, lr}
   14292:	4604      	mov	r4, r0
   14294:	460e      	mov	r6, r1
   14296:	4615      	mov	r5, r2
  op_params.input_offset = -data.input_zero_point;
   14298:	6913      	ldr	r3, [r2, #16]
   1429a:	425b      	negs	r3, r3
   1429c:	6143      	str	r3, [r0, #20]
  op_params.weights_offset = -data.filter_zero_point;
   1429e:	6953      	ldr	r3, [r2, #20]
   142a0:	425b      	negs	r3, r3
   142a2:	6183      	str	r3, [r0, #24]
  op_params.output_offset = data.output_zero_point;
   142a4:	6993      	ldr	r3, [r2, #24]
   142a6:	61c3      	str	r3, [r0, #28]
  op_params.output_multiplier = data.output_multiplier;
   142a8:	69d3      	ldr	r3, [r2, #28]
   142aa:	6203      	str	r3, [r0, #32]
  op_params.output_shift = -data.output_shift;
   142ac:	6a13      	ldr	r3, [r2, #32]
   142ae:	425b      	negs	r3, r3
   142b0:	6243      	str	r3, [r0, #36]	; 0x24
  op_params.padding_type = tflite::micro::RuntimePaddingType(params.padding);
   142b2:	7808      	ldrb	r0, [r1, #0]
   142b4:	f000 fb54 	bl	14960 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>
   142b8:	7020      	strb	r0, [r4, #0]
  op_params.padding_values.height = data.padding.height;
   142ba:	686b      	ldr	r3, [r5, #4]
   142bc:	80a3      	strh	r3, [r4, #4]
  op_params.padding_values.width = data.padding.width;
   142be:	682b      	ldr	r3, [r5, #0]
   142c0:	8063      	strh	r3, [r4, #2]
  op_params.stride_height = params.stride_height;
   142c2:	68b3      	ldr	r3, [r6, #8]
   142c4:	81a3      	strh	r3, [r4, #12]
  op_params.stride_width = params.stride_width;
   142c6:	6873      	ldr	r3, [r6, #4]
   142c8:	8163      	strh	r3, [r4, #10]
  op_params.dilation_height_factor = params.dilation_height_factor;
   142ca:	6973      	ldr	r3, [r6, #20]
   142cc:	8223      	strh	r3, [r4, #16]
  op_params.dilation_width_factor = params.dilation_width_factor;
   142ce:	6933      	ldr	r3, [r6, #16]
   142d0:	81e3      	strh	r3, [r4, #14]
  op_params.quantized_activation_min = data.output_activation_min;
   142d2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   142d4:	62a3      	str	r3, [r4, #40]	; 0x28
  op_params.quantized_activation_max = data.output_activation_max;
   142d6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   142d8:	62e3      	str	r3, [r4, #44]	; 0x2c
}
   142da:	4620      	mov	r0, r4
   142dc:	bd70      	pop	{r4, r5, r6, pc}

000142de <_ZN6tflite15ConvParamsFloatERK16TfLiteConvParamsRKNS_10OpDataConvE>:
                           const OpDataConv& data) {
   142de:	b570      	push	{r4, r5, r6, lr}
   142e0:	4604      	mov	r4, r0
   142e2:	460d      	mov	r5, r1
   142e4:	4616      	mov	r6, r2
  CalculateActivationRange(params.activation, &op_params.float_activation_min,
   142e6:	f100 0234 	add.w	r2, r0, #52	; 0x34
   142ea:	f100 0130 	add.w	r1, r0, #48	; 0x30
   142ee:	7b28      	ldrb	r0, [r5, #12]
   142f0:	f7f6 f908 	bl	a504 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>
  op_params.padding_type = tflite::micro::RuntimePaddingType(params.padding);
   142f4:	7828      	ldrb	r0, [r5, #0]
   142f6:	f000 fb33 	bl	14960 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>
   142fa:	7020      	strb	r0, [r4, #0]
  op_params.padding_values.width = data.padding.width;
   142fc:	6833      	ldr	r3, [r6, #0]
   142fe:	8063      	strh	r3, [r4, #2]
  op_params.padding_values.height = data.padding.height;
   14300:	6873      	ldr	r3, [r6, #4]
   14302:	80a3      	strh	r3, [r4, #4]
  op_params.stride_width = params.stride_width;
   14304:	686b      	ldr	r3, [r5, #4]
   14306:	8163      	strh	r3, [r4, #10]
  op_params.stride_height = params.stride_height;
   14308:	68ab      	ldr	r3, [r5, #8]
   1430a:	81a3      	strh	r3, [r4, #12]
  op_params.dilation_width_factor = params.dilation_width_factor;
   1430c:	692b      	ldr	r3, [r5, #16]
   1430e:	81e3      	strh	r3, [r4, #14]
  op_params.dilation_height_factor = params.dilation_height_factor;
   14310:	696b      	ldr	r3, [r5, #20]
   14312:	8223      	strh	r3, [r4, #16]
}
   14314:	4620      	mov	r0, r4
   14316:	bd70      	pop	{r4, r5, r6, pc}

00014318 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
   14318:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   1431a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   1431c:	b113      	cbz	r3, 14324 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context, sizeof(OpDataConv));
   1431e:	2134      	movs	r1, #52	; 0x34
   14320:	4798      	blx	r3
}
   14322:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   14324:	f001 fec9 	bl	160ba <abort>

00014328 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf>:
inline void DepthwiseConv(
    const DepthwiseParams& params, const RuntimeShape& input_shape,
    const float* input_data, const RuntimeShape& filter_shape,
    const float* filter_data, const RuntimeShape& bias_shape,
    const float* bias_data, const RuntimeShape& output_shape,
    float* output_data) {
   14328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1432c:	b0a1      	sub	sp, #132	; 0x84
   1432e:	9217      	str	r2, [sp, #92]	; 0x5c
   14330:	461e      	mov	r6, r3
   14332:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   14334:	f8dd 90b4 	ldr.w	r9, [sp, #180]	; 0xb4
  const int stride_width = params.stride_width;
   14338:	f9b0 200a 	ldrsh.w	r2, [r0, #10]
   1433c:	920d      	str	r2, [sp, #52]	; 0x34
  const int stride_height = params.stride_height;
   1433e:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
   14342:	920e      	str	r2, [sp, #56]	; 0x38
  const int dilation_width_factor = params.dilation_width_factor;
   14344:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
   14348:	920f      	str	r2, [sp, #60]	; 0x3c
  const int dilation_height_factor = params.dilation_height_factor;
   1434a:	f9b0 2010 	ldrsh.w	r2, [r0, #16]
   1434e:	9210      	str	r2, [sp, #64]	; 0x40
  const int pad_width = params.padding_values.width;
   14350:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
   14354:	9211      	str	r2, [sp, #68]	; 0x44
  const int pad_height = params.padding_values.height;
   14356:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
   1435a:	9212      	str	r2, [sp, #72]	; 0x48
  const int depth_multiplier = params.depth_multiplier;
   1435c:	f9b0 2012 	ldrsh.w	r2, [r0, #18]
   14360:	9205      	str	r2, [sp, #20]
  const float output_activation_min = params.float_activation_min;
   14362:	6b02      	ldr	r2, [r0, #48]	; 0x30
   14364:	9213      	str	r2, [sp, #76]	; 0x4c
  const float output_activation_max = params.float_activation_max;
   14366:	6b42      	ldr	r2, [r0, #52]	; 0x34
   14368:	9206      	str	r2, [sp, #24]
  inline int32_t DimensionsCount() const { return size_; }
   1436a:	680a      	ldr	r2, [r1, #0]
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   1436c:	2a04      	cmp	r2, #4
   1436e:	f040 80b2 	bne.w	144d6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1ae>
   14372:	468b      	mov	fp, r1
   14374:	6832      	ldr	r2, [r6, #0]
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
   14376:	2a04      	cmp	r2, #4
   14378:	f040 80af 	bne.w	144da <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1b2>
   1437c:	f8d9 2000 	ldr.w	r2, [r9]
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   14380:	2a04      	cmp	r2, #4
   14382:	f040 80ac 	bne.w	144de <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1b6>
    TFLITE_DCHECK_LT(i, size_);
   14386:	680a      	ldr	r2, [r1, #0]
   14388:	2a00      	cmp	r2, #0
   1438a:	f340 80aa 	ble.w	144e2 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1ba>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1438e:	2a05      	cmp	r2, #5
   14390:	f340 80a9 	ble.w	144e6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1be>
   14394:	684a      	ldr	r2, [r1, #4]
   14396:	6812      	ldr	r2, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
   14398:	f8d9 1000 	ldr.w	r1, [r9]
   1439c:	2900      	cmp	r1, #0
   1439e:	f340 80a4 	ble.w	144ea <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1c2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   143a2:	2905      	cmp	r1, #5
   143a4:	f340 80a3 	ble.w	144ee <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1c6>
   143a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
   143ac:	6809      	ldr	r1, [r1, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   143ae:	4291      	cmp	r1, r2
   143b0:	f040 80a0 	bne.w	144f4 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1cc>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   143b4:	921f      	str	r2, [sp, #124]	; 0x7c
    TFLITE_DCHECK_LT(i, size_);
   143b6:	f8d9 1000 	ldr.w	r1, [r9]
   143ba:	2900      	cmp	r1, #0
   143bc:	f340 809c 	ble.w	144f8 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1d0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   143c0:	2905      	cmp	r1, #5
   143c2:	f340 809b 	ble.w	144fc <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1d4>
   143c6:	f8d9 1004 	ldr.w	r1, [r9, #4]
   143ca:	6809      	ldr	r1, [r1, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   143cc:	911e      	str	r1, [sp, #120]	; 0x78
      if (__b < __a)
   143ce:	428a      	cmp	r2, r1
   143d0:	f300 8097 	bgt.w	14502 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1da>
      return __a;
   143d4:	aa1f      	add	r2, sp, #124	; 0x7c
   143d6:	6812      	ldr	r2, [r2, #0]
   143d8:	9216      	str	r2, [sp, #88]	; 0x58
    TFLITE_DCHECK_LT(i, size_);
   143da:	6832      	ldr	r2, [r6, #0]
   143dc:	2a03      	cmp	r2, #3
   143de:	f340 8092 	ble.w	14506 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1de>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   143e2:	2a05      	cmp	r2, #5
   143e4:	f340 8091 	ble.w	1450a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1e2>
   143e8:	6872      	ldr	r2, [r6, #4]
   143ea:	68d2      	ldr	r2, [r2, #12]
    TFLITE_DCHECK_LT(i, size_);
   143ec:	f8d9 1000 	ldr.w	r1, [r9]
   143f0:	2903      	cmp	r1, #3
   143f2:	f340 808c 	ble.w	1450e <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1e6>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   143f6:	2905      	cmp	r1, #5
   143f8:	f340 808b 	ble.w	14512 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1ea>
   143fc:	f8d9 1004 	ldr.w	r1, [r9, #4]
   14400:	68c9      	ldr	r1, [r1, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   14402:	4291      	cmp	r1, r2
   14404:	f040 8088 	bne.w	14518 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1f0>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   14408:	921d      	str	r2, [sp, #116]	; 0x74
    TFLITE_DCHECK_LT(i, size_);
   1440a:	f8d9 1000 	ldr.w	r1, [r9]
   1440e:	2903      	cmp	r1, #3
   14410:	f340 8084 	ble.w	1451c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1f4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14414:	2905      	cmp	r1, #5
   14416:	f340 8083 	ble.w	14520 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1f8>
   1441a:	f8d9 1004 	ldr.w	r1, [r9, #4]
   1441e:	68c9      	ldr	r1, [r1, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   14420:	911c      	str	r1, [sp, #112]	; 0x70
      if (__b < __a)
   14422:	428a      	cmp	r2, r1
   14424:	dc7f      	bgt.n	14526 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1fe>
      return __a;
   14426:	aa1d      	add	r2, sp, #116	; 0x74
   14428:	6811      	ldr	r1, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
   1442a:	f8db 2000 	ldr.w	r2, [fp]
   1442e:	2a01      	cmp	r2, #1
   14430:	dd7b      	ble.n	1452a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x202>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14432:	2a05      	cmp	r2, #5
   14434:	dd7b      	ble.n	1452e <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x206>
   14436:	f8db 2004 	ldr.w	r2, [fp, #4]
   1443a:	6852      	ldr	r2, [r2, #4]
   1443c:	920c      	str	r2, [sp, #48]	; 0x30
    TFLITE_DCHECK_LT(i, size_);
   1443e:	f8db 2000 	ldr.w	r2, [fp]
   14442:	2a02      	cmp	r2, #2
   14444:	dd77      	ble.n	14536 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x20e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14446:	2a05      	cmp	r2, #5
   14448:	dd77      	ble.n	1453a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x212>
   1444a:	f8db 2004 	ldr.w	r2, [fp, #4]
   1444e:	6892      	ldr	r2, [r2, #8]
   14450:	920b      	str	r2, [sp, #44]	; 0x2c
    TFLITE_DCHECK_LT(i, size_);
   14452:	f8db 2000 	ldr.w	r2, [fp]
   14456:	2a03      	cmp	r2, #3
   14458:	dd73      	ble.n	14542 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x21a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1445a:	2a05      	cmp	r2, #5
   1445c:	dd73      	ble.n	14546 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x21e>
   1445e:	f8db 2004 	ldr.w	r2, [fp, #4]
   14462:	68d2      	ldr	r2, [r2, #12]
   14464:	9204      	str	r2, [sp, #16]
    TFLITE_DCHECK_LT(i, size_);
   14466:	6832      	ldr	r2, [r6, #0]
   14468:	2a01      	cmp	r2, #1
   1446a:	dd70      	ble.n	1454e <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x226>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1446c:	2a05      	cmp	r2, #5
   1446e:	dd70      	ble.n	14552 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x22a>
   14470:	6872      	ldr	r2, [r6, #4]
   14472:	6852      	ldr	r2, [r2, #4]
   14474:	920a      	str	r2, [sp, #40]	; 0x28
    TFLITE_DCHECK_LT(i, size_);
   14476:	6832      	ldr	r2, [r6, #0]
   14478:	2a02      	cmp	r2, #2
   1447a:	dd6d      	ble.n	14558 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x230>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1447c:	2a05      	cmp	r2, #5
   1447e:	dd6d      	ble.n	1455c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x234>
   14480:	6872      	ldr	r2, [r6, #4]
   14482:	6892      	ldr	r2, [r2, #8]
   14484:	9209      	str	r2, [sp, #36]	; 0x24
    TFLITE_DCHECK_LT(i, size_);
   14486:	f8d9 2000 	ldr.w	r2, [r9]
   1448a:	2a01      	cmp	r2, #1
   1448c:	dd69      	ble.n	14562 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x23a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1448e:	2a05      	cmp	r2, #5
   14490:	dd69      	ble.n	14566 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x23e>
   14492:	f8d9 2004 	ldr.w	r2, [r9, #4]
   14496:	6852      	ldr	r2, [r2, #4]
   14498:	9208      	str	r2, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
   1449a:	f8d9 2000 	ldr.w	r2, [r9]
   1449e:	2a02      	cmp	r2, #2
   144a0:	dd65      	ble.n	1456e <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x246>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   144a2:	2a05      	cmp	r2, #5
   144a4:	dd65      	ble.n	14572 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x24a>
   144a6:	f8d9 2004 	ldr.w	r2, [r9, #4]
   144aa:	6892      	ldr	r2, [r2, #8]
   144ac:	9207      	str	r2, [sp, #28]
  const int input_depth = input_shape.Dims(3);
  const int filter_height = filter_shape.Dims(1);
  const int filter_width = filter_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  TFLITE_DCHECK_EQ(output_depth, input_depth * depth_multiplier);
   144ae:	9a04      	ldr	r2, [sp, #16]
   144b0:	9805      	ldr	r0, [sp, #20]
   144b2:	fb02 f200 	mul.w	r2, r2, r0
   144b6:	428a      	cmp	r2, r1
   144b8:	d15f      	bne.n	1457a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x252>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
   144ba:	681c      	ldr	r4, [r3, #0]
   144bc:	2c05      	cmp	r4, #5
   144be:	dd5e      	ble.n	1457e <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x256>
   144c0:	685b      	ldr	r3, [r3, #4]
    for (int i = 0; i < size_; i++) {
   144c2:	2200      	movs	r2, #0
    int buffer_size = 1;
   144c4:	2501      	movs	r5, #1
    for (int i = 0; i < size_; i++) {
   144c6:	42a2      	cmp	r2, r4
   144c8:	da5b      	bge.n	14582 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x25a>
      buffer_size *= dims_data[i];
   144ca:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   144ce:	fb00 f505 	mul.w	r5, r0, r5
    for (int i = 0; i < size_; i++) {
   144d2:	3201      	adds	r2, #1
   144d4:	e7f7      	b.n	144c6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x19e>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   144d6:	f001 fdf0 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
   144da:	f001 fdee 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   144de:	f001 fdec 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
   144e2:	f001 fdea 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   144e6:	684a      	ldr	r2, [r1, #4]
   144e8:	e756      	b.n	14398 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x70>
    TFLITE_DCHECK_LT(i, size_);
   144ea:	f001 fde6 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   144ee:	f8d9 1004 	ldr.w	r1, [r9, #4]
   144f2:	e75c      	b.n	143ae <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x86>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   144f4:	f001 fde1 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
   144f8:	f001 fddf 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   144fc:	f8d9 1004 	ldr.w	r1, [r9, #4]
   14500:	e764      	b.n	143cc <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0xa4>
	return __b;
   14502:	aa1e      	add	r2, sp, #120	; 0x78
   14504:	e767      	b.n	143d6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0xae>
    TFLITE_DCHECK_LT(i, size_);
   14506:	f001 fdd8 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1450a:	6932      	ldr	r2, [r6, #16]
   1450c:	e76e      	b.n	143ec <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0xc4>
    TFLITE_DCHECK_LT(i, size_);
   1450e:	f001 fdd4 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14512:	f8d9 1010 	ldr.w	r1, [r9, #16]
   14516:	e774      	b.n	14402 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0xda>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   14518:	f001 fdcf 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
   1451c:	f001 fdcd 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14520:	f8d9 1010 	ldr.w	r1, [r9, #16]
   14524:	e77c      	b.n	14420 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0xf8>
   14526:	aa1c      	add	r2, sp, #112	; 0x70
   14528:	e77e      	b.n	14428 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x100>
    TFLITE_DCHECK_LT(i, size_);
   1452a:	f001 fdc6 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1452e:	f8db 2008 	ldr.w	r2, [fp, #8]
   14532:	920c      	str	r2, [sp, #48]	; 0x30
   14534:	e783      	b.n	1443e <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x116>
    TFLITE_DCHECK_LT(i, size_);
   14536:	f001 fdc0 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1453a:	f8db 200c 	ldr.w	r2, [fp, #12]
   1453e:	920b      	str	r2, [sp, #44]	; 0x2c
   14540:	e787      	b.n	14452 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x12a>
    TFLITE_DCHECK_LT(i, size_);
   14542:	f001 fdba 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14546:	f8db 2010 	ldr.w	r2, [fp, #16]
   1454a:	9204      	str	r2, [sp, #16]
   1454c:	e78b      	b.n	14466 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x13e>
    TFLITE_DCHECK_LT(i, size_);
   1454e:	f001 fdb4 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14552:	68b2      	ldr	r2, [r6, #8]
   14554:	920a      	str	r2, [sp, #40]	; 0x28
   14556:	e78e      	b.n	14476 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x14e>
    TFLITE_DCHECK_LT(i, size_);
   14558:	f001 fdaf 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1455c:	68f2      	ldr	r2, [r6, #12]
   1455e:	9209      	str	r2, [sp, #36]	; 0x24
   14560:	e791      	b.n	14486 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x15e>
    TFLITE_DCHECK_LT(i, size_);
   14562:	f001 fdaa 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14566:	f8d9 2008 	ldr.w	r2, [r9, #8]
   1456a:	9208      	str	r2, [sp, #32]
   1456c:	e795      	b.n	1449a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x172>
    TFLITE_DCHECK_LT(i, size_);
   1456e:	f001 fda4 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14572:	f8d9 200c 	ldr.w	r2, [r9, #12]
   14576:	9207      	str	r2, [sp, #28]
   14578:	e799      	b.n	144ae <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x186>
  TFLITE_DCHECK_EQ(output_depth, input_depth * depth_multiplier);
   1457a:	f001 fd9e 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
   1457e:	3304      	adds	r3, #4
   14580:	e79f      	b.n	144c2 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x19a>
  TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
   14582:	428d      	cmp	r5, r1
   14584:	d11e      	bne.n	145c4 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x29c>

  for (int b = 0; b < batches; ++b) {
   14586:	f04f 0a00 	mov.w	sl, #0
   1458a:	464c      	mov	r4, r9
   1458c:	46d1      	mov	r9, sl
   1458e:	46b2      	mov	sl, r6
   14590:	9b16      	ldr	r3, [sp, #88]	; 0x58
   14592:	4599      	cmp	r9, r3
   14594:	f280 811a 	bge.w	147cc <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x4a4>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   14598:	2300      	movs	r3, #0
   1459a:	9300      	str	r3, [sp, #0]
   1459c:	46c8      	mov	r8, r9
   1459e:	46d1      	mov	r9, sl
   145a0:	46a2      	mov	sl, r4
   145a2:	9b00      	ldr	r3, [sp, #0]
   145a4:	9a08      	ldr	r2, [sp, #32]
   145a6:	4293      	cmp	r3, r2
   145a8:	f280 810b 	bge.w	147c2 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x49a>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   145ac:	2300      	movs	r3, #0
   145ae:	9301      	str	r3, [sp, #4]
   145b0:	4647      	mov	r7, r8
   145b2:	46d0      	mov	r8, sl
   145b4:	9b01      	ldr	r3, [sp, #4]
   145b6:	9a07      	ldr	r2, [sp, #28]
   145b8:	4293      	cmp	r3, r2
   145ba:	f280 80fc 	bge.w	147b6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x48e>
        for (int ic = 0; ic < input_depth; ++ic) {
   145be:	f04f 0a00 	mov.w	sl, #0
   145c2:	e0ee      	b.n	147a2 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x47a>
  TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
   145c4:	f001 fd79 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   145c8:	f001 fd77 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   145cc:	f001 fd75 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   145d0:	f001 fd73 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   145d4:	f001 fd71 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   145d8:	f001 fd6f 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   145dc:	f001 fd6d 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   145e0:	f001 fd6b 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   145e4:	f001 fd69 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   145e8:	f001 fd67 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   145ec:	f001 fd65 	bl	160ba <abort>
            const int oc = m + ic * depth_multiplier;
            const int in_x_origin = (out_x * stride_width) - pad_width;
            const int in_y_origin = (out_y * stride_height) - pad_height;
            float total = 0.f;
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
              for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
   145f0:	3601      	adds	r6, #1
   145f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   145f4:	429e      	cmp	r6, r3
   145f6:	da60      	bge.n	146ba <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x392>
                const int in_x = in_x_origin + dilation_width_factor * filter_x;
   145f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   145fa:	9a14      	ldr	r2, [sp, #80]	; 0x50
   145fc:	fb03 2306 	mla	r3, r3, r6, r2
                const int in_y =
   14600:	9a10      	ldr	r2, [sp, #64]	; 0x40
   14602:	9915      	ldr	r1, [sp, #84]	; 0x54
   14604:	fb02 1205 	mla	r2, r2, r5, r1
                    in_y_origin + dilation_height_factor * filter_y;
                // If the location is outside the bounds of the input image,
                // use zero as a default value.
                if ((in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
   14608:	2b00      	cmp	r3, #0
   1460a:	dbf1      	blt.n	145f0 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c8>
   1460c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   1460e:	428b      	cmp	r3, r1
   14610:	daee      	bge.n	145f0 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c8>
   14612:	2a00      	cmp	r2, #0
   14614:	dbec      	blt.n	145f0 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c8>
   14616:	990c      	ldr	r1, [sp, #48]	; 0x30
   14618:	428a      	cmp	r2, r1
   1461a:	dae9      	bge.n	145f0 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c8>
  inline int32_t DimensionsCount() const { return size_; }
   1461c:	f8db 1000 	ldr.w	r1, [fp]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14620:	2904      	cmp	r1, #4
   14622:	d1d1      	bne.n	145c8 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2a0>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14624:	2f00      	cmp	r7, #0
   14626:	dbd1      	blt.n	145cc <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2a4>
   14628:	f8db 1004 	ldr.w	r1, [fp, #4]
   1462c:	428f      	cmp	r7, r1
   1462e:	dacd      	bge.n	145cc <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2a4>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14630:	2a00      	cmp	r2, #0
   14632:	dbcd      	blt.n	145d0 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2a8>
   14634:	f8db c008 	ldr.w	ip, [fp, #8]
   14638:	4562      	cmp	r2, ip
   1463a:	dac9      	bge.n	145d0 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2a8>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   1463c:	2b00      	cmp	r3, #0
   1463e:	dbc9      	blt.n	145d4 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2ac>
   14640:	f8db 000c 	ldr.w	r0, [fp, #12]
   14644:	4283      	cmp	r3, r0
   14646:	dac5      	bge.n	145d4 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2ac>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14648:	f1ba 0f00 	cmp.w	sl, #0
   1464c:	dbc4      	blt.n	145d8 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2b0>
   1464e:	f8db 1010 	ldr.w	r1, [fp, #16]
   14652:	458a      	cmp	sl, r1
   14654:	dac0      	bge.n	145d8 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2b0>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   14656:	fb0c 2207 	mla	r2, ip, r7, r2
   1465a:	fb02 3300 	mla	r3, r2, r0, r3
   1465e:	fb03 a101 	mla	r1, r3, r1, sl
                    (in_y < input_height)) {
                  float input_value =
                      input_data[Offset(input_shape, b, in_y, in_x, ic)];
   14662:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   14664:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
  inline int32_t DimensionsCount() const { return size_; }
   14668:	f8d9 3000 	ldr.w	r3, [r9]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   1466c:	2b04      	cmp	r3, #4
   1466e:	d1b5      	bne.n	145dc <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2b4>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14670:	f8d9 3004 	ldr.w	r3, [r9, #4]
   14674:	2b00      	cmp	r3, #0
   14676:	ddb3      	ble.n	145e0 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2b8>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14678:	2d00      	cmp	r5, #0
   1467a:	dbb3      	blt.n	145e4 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2bc>
   1467c:	f8d9 3008 	ldr.w	r3, [r9, #8]
   14680:	429d      	cmp	r5, r3
   14682:	daaf      	bge.n	145e4 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2bc>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14684:	2e00      	cmp	r6, #0
   14686:	dbaf      	blt.n	145e8 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c0>
   14688:	f8d9 200c 	ldr.w	r2, [r9, #12]
   1468c:	4296      	cmp	r6, r2
   1468e:	daab      	bge.n	145e8 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c0>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14690:	2c00      	cmp	r4, #0
   14692:	dbab      	blt.n	145ec <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c4>
   14694:	f8d9 3010 	ldr.w	r3, [r9, #16]
   14698:	429c      	cmp	r4, r3
   1469a:	daa7      	bge.n	145ec <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c4>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   1469c:	fb02 6205 	mla	r2, r2, r5, r6
   146a0:	fb02 4303 	mla	r3, r2, r3, r4
                  float filter_value = filter_data[Offset(
                      filter_shape, 0, filter_y, filter_x, oc)];
                  total += (input_value * filter_value);
   146a4:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
   146a6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
   146aa:	f7ec fb31 	bl	d10 <__aeabi_fmul>
   146ae:	4601      	mov	r1, r0
   146b0:	9803      	ldr	r0, [sp, #12]
   146b2:	f7ec fa25 	bl	b00 <__addsf3>
   146b6:	9003      	str	r0, [sp, #12]
   146b8:	e79a      	b.n	145f0 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c8>
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
   146ba:	3501      	adds	r5, #1
   146bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   146be:	429d      	cmp	r5, r3
   146c0:	da01      	bge.n	146c6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x39e>
              for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
   146c2:	2600      	movs	r6, #0
   146c4:	e795      	b.n	145f2 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2ca>
                }
              }
            }
            float bias_value = 0.0f;
            if (bias_data) {
   146c6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   146c8:	2b00      	cmp	r3, #0
   146ca:	d058      	beq.n	1477e <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x456>
              bias_value = bias_data[oc];
   146cc:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
            }
            output_data[Offset(output_shape, b, out_y, out_x, oc)] =
                ActivationFunctionWithMinMax(total + bias_value,
   146d0:	9803      	ldr	r0, [sp, #12]
   146d2:	f7ec fa15 	bl	b00 <__addsf3>
  inline int32_t DimensionsCount() const { return size_; }
   146d6:	f8d8 3000 	ldr.w	r3, [r8]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   146da:	2b04      	cmp	r3, #4
   146dc:	d151      	bne.n	14782 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x45a>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   146de:	2f00      	cmp	r7, #0
   146e0:	db51      	blt.n	14786 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x45e>
   146e2:	f8d8 3004 	ldr.w	r3, [r8, #4]
   146e6:	429f      	cmp	r7, r3
   146e8:	da4d      	bge.n	14786 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x45e>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   146ea:	9b00      	ldr	r3, [sp, #0]
   146ec:	2b00      	cmp	r3, #0
   146ee:	db4c      	blt.n	1478a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x462>
   146f0:	f8d8 2008 	ldr.w	r2, [r8, #8]
   146f4:	4293      	cmp	r3, r2
   146f6:	da48      	bge.n	1478a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x462>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   146f8:	9901      	ldr	r1, [sp, #4]
   146fa:	2900      	cmp	r1, #0
   146fc:	db47      	blt.n	1478e <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x466>
   146fe:	f8d8 300c 	ldr.w	r3, [r8, #12]
   14702:	4299      	cmp	r1, r3
   14704:	da43      	bge.n	1478e <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x466>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14706:	2c00      	cmp	r4, #0
   14708:	db43      	blt.n	14792 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x46a>
   1470a:	f8d8 1010 	ldr.w	r1, [r8, #16]
   1470e:	428c      	cmp	r4, r1
   14710:	da3f      	bge.n	14792 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x46a>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   14712:	9d00      	ldr	r5, [sp, #0]
   14714:	fb02 5207 	mla	r2, r2, r7, r5
   14718:	9d01      	ldr	r5, [sp, #4]
   1471a:	fb02 5303 	mla	r3, r2, r3, r5
   1471e:	fb03 4401 	mla	r4, r3, r1, r4
   14722:	9019      	str	r0, [sp, #100]	; 0x64
   14724:	9913      	ldr	r1, [sp, #76]	; 0x4c
   14726:	911a      	str	r1, [sp, #104]	; 0x68
   14728:	9b06      	ldr	r3, [sp, #24]
   1472a:	931b      	str	r3, [sp, #108]	; 0x6c
      if (__a < __b)
   1472c:	f7ec fc8e 	bl	104c <__aeabi_fcmplt>
   14730:	2800      	cmp	r0, #0
   14732:	d130      	bne.n	14796 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x46e>
      return __a;
   14734:	ad19      	add	r5, sp, #100	; 0x64
      if (__b < __a)
   14736:	6829      	ldr	r1, [r5, #0]
   14738:	9806      	ldr	r0, [sp, #24]
   1473a:	f7ec fc87 	bl	104c <__aeabi_fcmplt>
   1473e:	bb60      	cbnz	r0, 1479a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x472>
   14740:	682b      	ldr	r3, [r5, #0]
            output_data[Offset(output_shape, b, out_y, out_x, oc)] =
   14742:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
   14744:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
          for (int m = 0; m < depth_multiplier; m++) {
   14748:	9b02      	ldr	r3, [sp, #8]
   1474a:	3301      	adds	r3, #1
   1474c:	9302      	str	r3, [sp, #8]
   1474e:	9902      	ldr	r1, [sp, #8]
   14750:	9b05      	ldr	r3, [sp, #20]
   14752:	4299      	cmp	r1, r3
   14754:	da23      	bge.n	1479e <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x476>
            const int oc = m + ic * depth_multiplier;
   14756:	fb03 140a 	mla	r4, r3, sl, r1
            const int in_x_origin = (out_x * stride_width) - pad_width;
   1475a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   1475c:	9a01      	ldr	r2, [sp, #4]
   1475e:	fb03 f302 	mul.w	r3, r3, r2
   14762:	9a11      	ldr	r2, [sp, #68]	; 0x44
   14764:	1a9b      	subs	r3, r3, r2
   14766:	9314      	str	r3, [sp, #80]	; 0x50
            const int in_y_origin = (out_y * stride_height) - pad_height;
   14768:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1476a:	9a00      	ldr	r2, [sp, #0]
   1476c:	fb03 f302 	mul.w	r3, r3, r2
   14770:	9a12      	ldr	r2, [sp, #72]	; 0x48
   14772:	1a9b      	subs	r3, r3, r2
   14774:	9315      	str	r3, [sp, #84]	; 0x54
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
   14776:	2500      	movs	r5, #0
            float total = 0.f;
   14778:	2300      	movs	r3, #0
   1477a:	9303      	str	r3, [sp, #12]
   1477c:	e79e      	b.n	146bc <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x394>
            float bias_value = 0.0f;
   1477e:	2100      	movs	r1, #0
   14780:	e7a6      	b.n	146d0 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x3a8>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14782:	f001 fc9a 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14786:	f001 fc98 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   1478a:	f001 fc96 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   1478e:	f001 fc94 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14792:	f001 fc92 	bl	160ba <abort>
	return __b;
   14796:	ad1a      	add	r5, sp, #104	; 0x68
   14798:	e7cd      	b.n	14736 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x40e>
	return __b;
   1479a:	ad1b      	add	r5, sp, #108	; 0x6c
   1479c:	e7d0      	b.n	14740 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x418>
        for (int ic = 0; ic < input_depth; ++ic) {
   1479e:	f10a 0a01 	add.w	sl, sl, #1
   147a2:	9b04      	ldr	r3, [sp, #16]
   147a4:	459a      	cmp	sl, r3
   147a6:	da02      	bge.n	147ae <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x486>
          for (int m = 0; m < depth_multiplier; m++) {
   147a8:	2300      	movs	r3, #0
   147aa:	9302      	str	r3, [sp, #8]
   147ac:	e7cf      	b.n	1474e <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x426>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   147ae:	9b01      	ldr	r3, [sp, #4]
   147b0:	3301      	adds	r3, #1
   147b2:	9301      	str	r3, [sp, #4]
   147b4:	e6fe      	b.n	145b4 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x28c>
   147b6:	46c2      	mov	sl, r8
   147b8:	46b8      	mov	r8, r7
    for (int out_y = 0; out_y < output_height; ++out_y) {
   147ba:	9b00      	ldr	r3, [sp, #0]
   147bc:	3301      	adds	r3, #1
   147be:	9300      	str	r3, [sp, #0]
   147c0:	e6ef      	b.n	145a2 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x27a>
   147c2:	4654      	mov	r4, sl
   147c4:	46ca      	mov	sl, r9
  for (int b = 0; b < batches; ++b) {
   147c6:	f108 0901 	add.w	r9, r8, #1
   147ca:	e6e1      	b.n	14590 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x268>
          }
        }
      }
    }
  }
}
   147cc:	b021      	add	sp, #132	; 0x84
   147ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000147d2 <_ZN6tflite28DepthwiseConvParamsQuantizedERK25TfLiteDepthwiseConvParamsRKNS_10OpDataConvE>:
    const TfLiteDepthwiseConvParams& params, const OpDataConv& data) {
   147d2:	b570      	push	{r4, r5, r6, lr}
   147d4:	4604      	mov	r4, r0
   147d6:	460e      	mov	r6, r1
   147d8:	4615      	mov	r5, r2
  op_params.input_offset = -data.input_zero_point;
   147da:	6913      	ldr	r3, [r2, #16]
   147dc:	425b      	negs	r3, r3
   147de:	6143      	str	r3, [r0, #20]
  op_params.weights_offset = -data.filter_zero_point;
   147e0:	6953      	ldr	r3, [r2, #20]
   147e2:	425b      	negs	r3, r3
   147e4:	6183      	str	r3, [r0, #24]
  op_params.output_offset = data.output_zero_point;
   147e6:	6993      	ldr	r3, [r2, #24]
   147e8:	61c3      	str	r3, [r0, #28]
  op_params.output_multiplier = data.output_multiplier;
   147ea:	69d3      	ldr	r3, [r2, #28]
   147ec:	6203      	str	r3, [r0, #32]
  op_params.output_shift = -data.output_shift;
   147ee:	6a13      	ldr	r3, [r2, #32]
   147f0:	425b      	negs	r3, r3
   147f2:	6243      	str	r3, [r0, #36]	; 0x24
  op_params.padding_type = tflite::micro::RuntimePaddingType(params.padding);
   147f4:	7808      	ldrb	r0, [r1, #0]
   147f6:	f000 f8b3 	bl	14960 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>
   147fa:	7020      	strb	r0, [r4, #0]
  op_params.padding_values.height = data.padding.height;
   147fc:	686b      	ldr	r3, [r5, #4]
   147fe:	80a3      	strh	r3, [r4, #4]
  op_params.padding_values.width = data.padding.width;
   14800:	682b      	ldr	r3, [r5, #0]
   14802:	8063      	strh	r3, [r4, #2]
  op_params.stride_height = params.stride_height;
   14804:	68b3      	ldr	r3, [r6, #8]
   14806:	81a3      	strh	r3, [r4, #12]
  op_params.stride_width = params.stride_width;
   14808:	6873      	ldr	r3, [r6, #4]
   1480a:	8163      	strh	r3, [r4, #10]
  op_params.dilation_height_factor = params.dilation_height_factor;
   1480c:	69b3      	ldr	r3, [r6, #24]
   1480e:	8223      	strh	r3, [r4, #16]
  op_params.dilation_width_factor = params.dilation_width_factor;
   14810:	6973      	ldr	r3, [r6, #20]
   14812:	81e3      	strh	r3, [r4, #14]
  op_params.depth_multiplier = params.depth_multiplier;
   14814:	68f3      	ldr	r3, [r6, #12]
   14816:	8263      	strh	r3, [r4, #18]
  op_params.quantized_activation_min = data.output_activation_min;
   14818:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   1481a:	62a3      	str	r3, [r4, #40]	; 0x28
  op_params.quantized_activation_max = data.output_activation_max;
   1481c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   1481e:	62e3      	str	r3, [r4, #44]	; 0x2c
}
   14820:	4620      	mov	r0, r4
   14822:	bd70      	pop	{r4, r5, r6, pc}

00014824 <_ZN6tflite24DepthwiseConvParamsFloatERK25TfLiteDepthwiseConvParamsRKNS_10OpDataConvE>:
    const TfLiteDepthwiseConvParams& params, const OpDataConv& data) {
   14824:	b570      	push	{r4, r5, r6, lr}
   14826:	4604      	mov	r4, r0
   14828:	460d      	mov	r5, r1
   1482a:	4616      	mov	r6, r2
  CalculateActivationRange(params.activation, &op_params.float_activation_min,
   1482c:	f100 0234 	add.w	r2, r0, #52	; 0x34
   14830:	f100 0130 	add.w	r1, r0, #48	; 0x30
   14834:	7c28      	ldrb	r0, [r5, #16]
   14836:	f7f5 fe65 	bl	a504 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>
  op_params.padding_type = tflite::micro::RuntimePaddingType(params.padding);
   1483a:	7828      	ldrb	r0, [r5, #0]
   1483c:	f000 f890 	bl	14960 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>
   14840:	7020      	strb	r0, [r4, #0]
  op_params.padding_values.width = data.padding.width;
   14842:	6833      	ldr	r3, [r6, #0]
   14844:	8063      	strh	r3, [r4, #2]
  op_params.padding_values.height = data.padding.height;
   14846:	6873      	ldr	r3, [r6, #4]
   14848:	80a3      	strh	r3, [r4, #4]
  op_params.stride_width = params.stride_width;
   1484a:	686b      	ldr	r3, [r5, #4]
   1484c:	8163      	strh	r3, [r4, #10]
  op_params.stride_height = params.stride_height;
   1484e:	68ab      	ldr	r3, [r5, #8]
   14850:	81a3      	strh	r3, [r4, #12]
  op_params.dilation_width_factor = params.dilation_width_factor;
   14852:	696b      	ldr	r3, [r5, #20]
   14854:	81e3      	strh	r3, [r4, #14]
  op_params.dilation_height_factor = params.dilation_height_factor;
   14856:	69ab      	ldr	r3, [r5, #24]
   14858:	8223      	strh	r3, [r4, #16]
  op_params.depth_multiplier = params.depth_multiplier;
   1485a:	68eb      	ldr	r3, [r5, #12]
   1485c:	8263      	strh	r3, [r4, #18]
}
   1485e:	4620      	mov	r0, r4
   14860:	bd70      	pop	{r4, r5, r6, pc}

00014862 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
   14862:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   14864:	6b83      	ldr	r3, [r0, #56]	; 0x38
   14866:	b113      	cbz	r3, 1486e <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context,
   14868:	2120      	movs	r1, #32
   1486a:	4798      	blx	r3
}
   1486c:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   1486e:	f001 fc24 	bl	160ba <abort>

00014872 <_ZN6tflite29FullyConnectedParamsQuantizedERKNS_20OpDataFullyConnectedE>:
const int kFullyConnectedOutputTensor = 0;

FullyConnectedParams FullyConnectedParamsQuantized(
    const OpDataFullyConnected& op_data) {
  FullyConnectedParams op_params;
  op_params.input_offset = -op_data.input_zero_point;
   14872:	694a      	ldr	r2, [r1, #20]
   14874:	4252      	negs	r2, r2
   14876:	6002      	str	r2, [r0, #0]
  op_params.weights_offset = -op_data.filter_zero_point;
   14878:	698a      	ldr	r2, [r1, #24]
   1487a:	4252      	negs	r2, r2
   1487c:	6042      	str	r2, [r0, #4]
  op_params.output_offset = op_data.output_zero_point;
   1487e:	69ca      	ldr	r2, [r1, #28]
   14880:	6082      	str	r2, [r0, #8]
  op_params.output_multiplier = op_data.output_multiplier;
   14882:	680a      	ldr	r2, [r1, #0]
   14884:	60c2      	str	r2, [r0, #12]
  op_params.output_shift = op_data.output_shift;
   14886:	684a      	ldr	r2, [r1, #4]
   14888:	6102      	str	r2, [r0, #16]
  op_params.quantized_activation_min = op_data.output_activation_min;
   1488a:	688a      	ldr	r2, [r1, #8]
   1488c:	6142      	str	r2, [r0, #20]
  op_params.quantized_activation_max = op_data.output_activation_max;
   1488e:	68ca      	ldr	r2, [r1, #12]
   14890:	6182      	str	r2, [r0, #24]
  return op_params;
}
   14892:	4770      	bx	lr

00014894 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>:

TfLiteStatus CalculateOpDataFullyConnected(
    TfLiteContext* context, TfLiteFusedActivation activation,
    TfLiteType data_type, const TfLiteTensor* input, const TfLiteTensor* filter,
    const TfLiteTensor* bias, TfLiteTensor* output,
    OpDataFullyConnected* data) {
   14894:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   14898:	b084      	sub	sp, #16
   1489a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   1489c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  if (data_type != kTfLiteFloat32) {
   1489e:	2a01      	cmp	r2, #1
   148a0:	d103      	bne.n	148aa <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x16>

    return CalculateActivationRangeQuantized(context, activation, output,
                                             &data->output_activation_min,
                                             &data->output_activation_max);
  }
  return kTfLiteOk;
   148a2:	2000      	movs	r0, #0
}
   148a4:	b004      	add	sp, #16
   148a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   148aa:	4604      	mov	r4, r0
   148ac:	4688      	mov	r8, r1
   148ae:	461f      	mov	r7, r3
    double real_multiplier = 0.0;
   148b0:	2200      	movs	r2, #0
   148b2:	2300      	movs	r3, #0
   148b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
   148b8:	ab02      	add	r3, sp, #8
   148ba:	9301      	str	r3, [sp, #4]
   148bc:	9600      	str	r6, [sp, #0]
   148be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   148c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   148c2:	4639      	mov	r1, r7
   148c4:	f7ec fe3c 	bl	1540 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>
   148c8:	2800      	cmp	r0, #0
   148ca:	d1eb      	bne.n	148a4 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x10>
    QuantizeMultiplier(real_multiplier, &data->output_multiplier,
   148cc:	1d2b      	adds	r3, r5, #4
   148ce:	462a      	mov	r2, r5
   148d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   148d4:	f7f4 fcee 	bl	92b4 <_ZN6tflite18QuantizeMultiplierEdPiS0_>
    data->input_zero_point = input->params.zero_point;
   148d8:	693b      	ldr	r3, [r7, #16]
   148da:	616b      	str	r3, [r5, #20]
    TFLITE_DCHECK(filter->params.zero_point == 0);
   148dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   148de:	691b      	ldr	r3, [r3, #16]
   148e0:	b96b      	cbnz	r3, 148fe <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x6a>
    data->filter_zero_point = filter->params.zero_point;
   148e2:	61ab      	str	r3, [r5, #24]
    data->output_zero_point = output->params.zero_point;
   148e4:	6933      	ldr	r3, [r6, #16]
   148e6:	61eb      	str	r3, [r5, #28]
    return CalculateActivationRangeQuantized(context, activation, output,
   148e8:	f105 030c 	add.w	r3, r5, #12
   148ec:	9300      	str	r3, [sp, #0]
   148ee:	f105 0308 	add.w	r3, r5, #8
   148f2:	4632      	mov	r2, r6
   148f4:	4641      	mov	r1, r8
   148f6:	4620      	mov	r0, r4
   148f8:	f7f4 fea4 	bl	9644 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_>
                                             &data->output_activation_max);
   148fc:	e7d2      	b.n	148a4 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x10>
    TFLITE_DCHECK(filter->params.zero_point == 0);
   148fe:	f001 fbdc 	bl	160ba <abort>

00014902 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation>:
    TfLiteFusedActivation activation) {
   14902:	b510      	push	{r4, lr}
   14904:	4604      	mov	r4, r0
   14906:	4608      	mov	r0, r1
  CalculateActivationRange(activation, &op_params.float_activation_min,
   14908:	f104 0220 	add.w	r2, r4, #32
   1490c:	f104 011c 	add.w	r1, r4, #28
   14910:	f7f5 fdf8 	bl	a504 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>
}
   14914:	4620      	mov	r0, r4
   14916:	bd10      	pop	{r4, pc}

00014918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>:
  TFLITE_DCHECK(input1 != nullptr);
  TFLITE_DCHECK(input2 != nullptr);
  return TfLiteIntArrayEqual(input1->dims, input2->dims);
}

const RuntimeShape GetTensorShape(const TfLiteEvalTensor* tensor) {
   14918:	b570      	push	{r4, r5, r6, lr}
   1491a:	4604      	mov	r4, r0
  if (tensor == nullptr || tensor->dims == nullptr) {
   1491c:	b1b9      	cbz	r1, 1494e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x36>
   1491e:	684d      	ldr	r5, [r1, #4]
   14920:	b1ad      	cbz	r5, 1494e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x36>
    return RuntimeShape();
  }
  TfLiteIntArray* dims = tensor->dims;
  const int dims_size = dims->size;
   14922:	f855 6b04 	ldr.w	r6, [r5], #4
    size_ = dimensions_count;
   14926:	6006      	str	r6, [r0, #0]
    if (dimensions_count > kMaxSmallSize) {
   14928:	2e05      	cmp	r6, #5
   1492a:	dd07      	ble.n	1493c <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x24>
      dims_pointer_ = new int32_t[dimensions_count];
   1492c:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
   14930:	429e      	cmp	r6, r3
   14932:	d210      	bcs.n	14956 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x3e>
   14934:	00b0      	lsls	r0, r6, #2
   14936:	f001 fbbe 	bl	160b6 <_Znaj>
   1493a:	6060      	str	r0, [r4, #4]
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
   1493c:	6823      	ldr	r3, [r4, #0]
   1493e:	2b05      	cmp	r3, #5
   14940:	dd0c      	ble.n	1495c <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x44>
   14942:	6860      	ldr	r0, [r4, #4]
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
   14944:	00b2      	lsls	r2, r6, #2
   14946:	4629      	mov	r1, r5
   14948:	f001 fbd0 	bl	160ec <memcpy>
  }
   1494c:	e001      	b.n	14952 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x3a>
  RuntimeShape() : size_(0) {}
   1494e:	2300      	movs	r3, #0
   14950:	6023      	str	r3, [r4, #0]
  const int32_t* dims_data = reinterpret_cast<const int32_t*>(dims->data);
  return RuntimeShape(dims_size, dims_data);
}
   14952:	4620      	mov	r0, r4
   14954:	bd70      	pop	{r4, r5, r6, pc}
      dims_pointer_ = new int32_t[dimensions_count];
   14956:	f04f 30ff 	mov.w	r0, #4294967295
   1495a:	e7ec      	b.n	14936 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x1e>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
   1495c:	1d20      	adds	r0, r4, #4
   1495e:	e7f1      	b.n	14944 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x2c>

00014960 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>:

PaddingType RuntimePaddingType(TfLitePadding padding) {
  switch (padding) {
   14960:	2801      	cmp	r0, #1
   14962:	d002      	beq.n	1496a <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding+0xa>
   14964:	2802      	cmp	r0, #2
   14966:	d000      	beq.n	1496a <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding+0xa>
      return PaddingType::kSame;
    case TfLitePadding::kTfLitePaddingValid:
      return PaddingType::kValid;
    case TfLitePadding::kTfLitePaddingUnknown:
    default:
      return PaddingType::kNone;
   14968:	2000      	movs	r0, #0
  }
}
   1496a:	4770      	bx	lr

0001496c <_ZN6tflite17CountLeadingZerosIjEEiT_>:
  return integer_input ? __builtin_clz(integer_input)
   1496c:	b110      	cbz	r0, 14974 <_ZN6tflite17CountLeadingZerosIjEEiT_+0x8>
   1496e:	fab0 f080 	clz	r0, r0
   14972:	4770      	bx	lr
   14974:	2020      	movs	r0, #32
}
   14976:	4770      	bx	lr

00014978 <_ZN8gemmlowp3SubIiEET_S1_S1_>:
}
   14978:	1a40      	subs	r0, r0, r1
   1497a:	4770      	bx	lr

0001497c <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin1EiEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
   1497c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   14980:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
   14982:	2001      	movs	r0, #1
   14984:	f7ff f9f3 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14988:	4606      	mov	r6, r0
  const IntegerType zero = Dup<IntegerType>(0);
   1498a:	2000      	movs	r0, #0
   1498c:	f7ff f9ef 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14990:	4680      	mov	r8, r0
  const IntegerType one = Dup<IntegerType>(1);
   14992:	2001      	movs	r0, #1
   14994:	f7ff f9eb 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14998:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
   1499a:	4631      	mov	r1, r6
   1499c:	4620      	mov	r0, r4
   1499e:	f7ff f9e7 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   149a2:	4607      	mov	r7, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
   149a4:	2101      	movs	r1, #1
   149a6:	4630      	mov	r0, r6
   149a8:	f7ff f9e4 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
   149ac:	4606      	mov	r6, r0
   149ae:	4641      	mov	r1, r8
   149b0:	4620      	mov	r0, r4
   149b2:	f7ff f9eb 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
   149b6:	4629      	mov	r1, r5
   149b8:	f7ff f9da 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   149bc:	4601      	mov	r1, r0
   149be:	4630      	mov	r0, r6
   149c0:	f7ff f9da 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
   149c4:	4606      	mov	r6, r0
  return Add(ShiftRight(x, exponent),
   149c6:	2101      	movs	r1, #1
   149c8:	4620      	mov	r0, r4
   149ca:	f7ff f9d3 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
   149ce:	4604      	mov	r4, r0
   149d0:	4631      	mov	r1, r6
   149d2:	4638      	mov	r0, r7
   149d4:	f7ff f9e2 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
   149d8:	4629      	mov	r1, r5
   149da:	f7ff f9c9 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   149de:	4601      	mov	r1, r0
   149e0:	4620      	mov	r0, r4
   149e2:	f7ff f9c9 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
}
   149e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000149ea <_ZN8gemmlowp9ShiftLeftIiEET_S1_i>:
tIntegerType ShiftLeft(tIntegerType a, int offset) {
   149ea:	b4f0      	push	{r4, r5, r6, r7}
  const std::int64_t wide_a = static_cast<std::int64_t>(a);
   149ec:	17c7      	asrs	r7, r0, #31
  const std::int64_t wide_shifted = wide_a * (1 << offset);
   149ee:	2301      	movs	r3, #1
   149f0:	fa03 f101 	lsl.w	r1, r3, r1
   149f4:	17cd      	asrs	r5, r1, #31
   149f6:	fb01 f307 	mul.w	r3, r1, r7
   149fa:	fb00 3305 	mla	r3, r0, r5, r3
   149fe:	fba1 0100 	umull	r0, r1, r1, r0
   14a02:	4419      	add	r1, r3
             ? min
   14a04:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
   14a08:	f171 33ff 	sbcs.w	r3, r1, #4294967295
   14a0c:	db06      	blt.n	14a1c <_ZN8gemmlowp9ShiftLeftIiEET_S1_i+0x32>
             : wide_shifted > max ? max
   14a0e:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
   14a12:	f171 0300 	sbcs.w	r3, r1, #0
   14a16:	da04      	bge.n	14a22 <_ZN8gemmlowp9ShiftLeftIiEET_S1_i+0x38>
}
   14a18:	bcf0      	pop	{r4, r5, r6, r7}
   14a1a:	4770      	bx	lr
             ? min
   14a1c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
   14a20:	e7fa      	b.n	14a18 <_ZN8gemmlowp9ShiftLeftIiEET_S1_i+0x2e>
             : wide_shifted > max ? max
   14a22:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
                                  : static_cast<tIntegerType>(wide_shifted);
   14a26:	e7f7      	b.n	14a18 <_ZN8gemmlowp9ShiftLeftIiEET_S1_i+0x2e>

00014a28 <_ZN8gemmlowp6BitXorIiEET_S1_S1_>:
}
   14a28:	4048      	eors	r0, r1
   14a2a:	4770      	bx	lr

00014a2c <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>:
tIntegerType SelectUsingMask(tIntegerType if_mask, tIntegerType then_val,
   14a2c:	b570      	push	{r4, r5, r6, lr}
   14a2e:	4606      	mov	r6, r0
   14a30:	4615      	mov	r5, r2
  return BitXor(BitAnd(if_mask, then_val), BitAnd(BitNot(if_mask), else_val));
   14a32:	f7ff f99d 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14a36:	4604      	mov	r4, r0
   14a38:	4630      	mov	r0, r6
   14a3a:	f7ff f99f 	bl	13d7c <_ZN8gemmlowp6BitNotIiEET_S1_>
   14a3e:	4629      	mov	r1, r5
   14a40:	f7ff f996 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14a44:	4601      	mov	r1, r0
   14a46:	4620      	mov	r0, r4
   14a48:	f7ff ffee 	bl	14a28 <_ZN8gemmlowp6BitXorIiEET_S1_S1_>
}
   14a4c:	bd70      	pop	{r4, r5, r6, pc}

00014a4e <_ZN8gemmlowp15RoundingHalfSumIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(RoundingHalfSum, RoundingHalfSum)
   14a4e:	b430      	push	{r4, r5}
  std::int64_t b64 = b;
   14a50:	17cb      	asrs	r3, r1, #31
  std::int64_t sum = a64 + b64;
   14a52:	180a      	adds	r2, r1, r0
   14a54:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
  std::int64_t sign = sum >= 0 ? 1 : -1;
   14a58:	2a00      	cmp	r2, #0
   14a5a:	f173 0100 	sbcs.w	r1, r3, #0
   14a5e:	db0d      	blt.n	14a7c <_ZN8gemmlowp15RoundingHalfSumIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_+0x2e>
   14a60:	2101      	movs	r1, #1
   14a62:	2000      	movs	r0, #0
  return static_cast<std::int32_t>((sum + sign) / 2);
   14a64:	1854      	adds	r4, r2, r1
   14a66:	eb43 0500 	adc.w	r5, r3, r0
   14a6a:	0feb      	lsrs	r3, r5, #31
   14a6c:	18e4      	adds	r4, r4, r3
   14a6e:	f145 0500 	adc.w	r5, r5, #0
   14a72:	0860      	lsrs	r0, r4, #1
MAKE_FIXEDPOINT_BINARY_FUNC(RoundingHalfSum, RoundingHalfSum)
   14a74:	ea40 70c5 	orr.w	r0, r0, r5, lsl #31
   14a78:	bc30      	pop	{r4, r5}
   14a7a:	4770      	bx	lr
  std::int64_t sign = sum >= 0 ? 1 : -1;
   14a7c:	f04f 31ff 	mov.w	r1, #4294967295
   14a80:	4608      	mov	r0, r1
   14a82:	e7ef      	b.n	14a64 <_ZN8gemmlowp15RoundingHalfSumIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_+0x16>

00014a84 <_ZN8gemmlowpplIiLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator+, Add)
   14a84:	b508      	push	{r3, lr}
   14a86:	f7ff f977 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
   14a8a:	bd08      	pop	{r3, pc}

00014a8c <_ZN8gemmlowp13ExactMulByPotILin1EiLi2EEENS_10FixedPointIT0_XplT_T1_EEENS1_IS2_XT1_EEE>:
}
   14a8c:	4770      	bx	lr

00014a8e <_ZN8gemmlowpmiIiLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator-, Sub)
   14a8e:	b508      	push	{r3, lr}
   14a90:	f7ff ff72 	bl	14978 <_ZN8gemmlowp3SubIiEET_S1_S1_>
   14a94:	bd08      	pop	{r3, pc}

00014a96 <_ZN8gemmlowp10MaskIfZeroIiEET_S1_>:
tIntegerType MaskIfZero(tIntegerType a) {
   14a96:	b508      	push	{r3, lr}
  return MaskIfNonZero<tIntegerType>(!a);
   14a98:	fab0 f080 	clz	r0, r0
   14a9c:	0940      	lsrs	r0, r0, #5
   14a9e:	f7ff f96f 	bl	13d80 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
}
   14aa2:	bd08      	pop	{r3, pc}

00014aa4 <_ZN8gemmlowp7RescaleILi2EiLi4EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBitsDst> Rescale(
   14aa4:	b508      	push	{r3, lr}
  result.raw() = SaturatingRoundingMultiplyByPOT<kExponent>(x.raw());
   14aa6:	f7f8 f935 	bl	cd14 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi2EiEET0_S1_>
}
   14aaa:	bd08      	pop	{r3, pc}

00014aac <_ZN8gemmlowp7RescaleILi0EiLi1EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBitsDst> Rescale(
   14aac:	b508      	push	{r3, lr}
  result.raw() = SaturatingRoundingMultiplyByPOT<kExponent>(x.raw());
   14aae:	f7f8 f961 	bl	cd74 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi1EiEET0_S1_>
}
   14ab2:	bd08      	pop	{r3, pc}

00014ab4 <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>:
FixedPoint<tRawType, tIntegerBits> SelectUsingMask(
   14ab4:	b508      	push	{r3, lr}
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
   14ab6:	f7ff ffb9 	bl	14a2c <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>
}
   14aba:	bd08      	pop	{r3, pc}

00014abc <_ZN8gemmlowpplIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator+, Add)
   14abc:	b508      	push	{r3, lr}
   14abe:	f7ff f95b 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
   14ac2:	bd08      	pop	{r3, pc}

00014ac4 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin1EiLi0EEENS_10FixedPointIT0_XT1_EEES3_>:
FixedPoint<tRawType, tIntegerBits> SaturatingRoundingMultiplyByPOT(
   14ac4:	b508      	push	{r3, lr}
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
   14ac6:	f7ff ff59 	bl	1497c <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin1EiEET0_S1_>
}
   14aca:	bd08      	pop	{r3, pc}

00014acc <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin2EiEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
   14acc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   14ad0:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
   14ad2:	2003      	movs	r0, #3
   14ad4:	f7ff f94b 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14ad8:	4606      	mov	r6, r0
  const IntegerType zero = Dup<IntegerType>(0);
   14ada:	2000      	movs	r0, #0
   14adc:	f7ff f947 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14ae0:	4680      	mov	r8, r0
  const IntegerType one = Dup<IntegerType>(1);
   14ae2:	2001      	movs	r0, #1
   14ae4:	f7ff f943 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14ae8:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
   14aea:	4631      	mov	r1, r6
   14aec:	4620      	mov	r0, r4
   14aee:	f7ff f93f 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14af2:	4607      	mov	r7, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
   14af4:	2101      	movs	r1, #1
   14af6:	4630      	mov	r0, r6
   14af8:	f7ff f93c 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
   14afc:	4606      	mov	r6, r0
   14afe:	4641      	mov	r1, r8
   14b00:	4620      	mov	r0, r4
   14b02:	f7ff f943 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
   14b06:	4629      	mov	r1, r5
   14b08:	f7ff f932 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14b0c:	4601      	mov	r1, r0
   14b0e:	4630      	mov	r0, r6
   14b10:	f7ff f932 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
   14b14:	4606      	mov	r6, r0
  return Add(ShiftRight(x, exponent),
   14b16:	2102      	movs	r1, #2
   14b18:	4620      	mov	r0, r4
   14b1a:	f7ff f92b 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
   14b1e:	4604      	mov	r4, r0
   14b20:	4631      	mov	r1, r6
   14b22:	4638      	mov	r0, r7
   14b24:	f7ff f93a 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
   14b28:	4629      	mov	r1, r5
   14b2a:	f7ff f921 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14b2e:	4601      	mov	r1, r0
   14b30:	4620      	mov	r0, r4
   14b32:	f7ff f921 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
}
   14b36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00014b3a <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin2EiLi0EEENS_10FixedPointIT0_XT1_EEES3_>:
FixedPoint<tRawType, tIntegerBits> SaturatingRoundingMultiplyByPOT(
   14b3a:	b508      	push	{r3, lr}
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
   14b3c:	f7ff ffc6 	bl	14acc <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin2EiEET0_S1_>
}
   14b40:	bd08      	pop	{r3, pc}

00014b42 <_ZN8gemmlowp20AddSaturatingIf16BitIiEET_S1_S1_>:
IntegerType AddSaturatingIf16Bit(IntegerType a, IntegerType b) {
   14b42:	b508      	push	{r3, lr}
  static IntegerType Run(IntegerType a, IntegerType b) { return Add(a, b); }
   14b44:	f7ff f918 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
}
   14b48:	bd08      	pop	{r3, pc}

00014b4a <_ZN8gemmlowp20AddSaturatingIf16BitIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>:
FixedPoint<tRawType, tIntegerBits> AddSaturatingIf16Bit(
   14b4a:	b508      	push	{r3, lr}
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
   14b4c:	f7ff fff9 	bl	14b42 <_ZN8gemmlowp20AddSaturatingIf16BitIiEET_S1_S1_>
}
   14b50:	bd08      	pop	{r3, pc}

00014b52 <_ZN8gemmlowpplIiLi12EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator+, Add)
   14b52:	b508      	push	{r3, lr}
   14b54:	f7ff f910 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
   14b58:	bd08      	pop	{r3, pc}

00014b5a <_ZN8gemmlowpmiIiLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator-, Sub)
   14b5a:	b508      	push	{r3, lr}
   14b5c:	f7ff ff0c 	bl	14978 <_ZN8gemmlowp3SubIiEET_S1_S1_>
   14b60:	bd08      	pop	{r3, pc}

00014b62 <_ZN8gemmlowpanIiLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator&, BitAnd)
   14b62:	b508      	push	{r3, lr}
   14b64:	f7ff f904 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14b68:	bd08      	pop	{r3, pc}

00014b6a <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin12EiEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
   14b6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   14b6e:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
   14b70:	f640 70ff 	movw	r0, #4095	; 0xfff
   14b74:	f7ff f8fb 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14b78:	4606      	mov	r6, r0
  const IntegerType zero = Dup<IntegerType>(0);
   14b7a:	2000      	movs	r0, #0
   14b7c:	f7ff f8f7 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14b80:	4680      	mov	r8, r0
  const IntegerType one = Dup<IntegerType>(1);
   14b82:	2001      	movs	r0, #1
   14b84:	f7ff f8f3 	bl	13d6e <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14b88:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
   14b8a:	4631      	mov	r1, r6
   14b8c:	4620      	mov	r0, r4
   14b8e:	f7ff f8ef 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14b92:	4607      	mov	r7, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
   14b94:	2101      	movs	r1, #1
   14b96:	4630      	mov	r0, r6
   14b98:	f7ff f8ec 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
   14b9c:	4606      	mov	r6, r0
   14b9e:	4641      	mov	r1, r8
   14ba0:	4620      	mov	r0, r4
   14ba2:	f7ff f8f3 	bl	13d8c <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
   14ba6:	4629      	mov	r1, r5
   14ba8:	f7ff f8e2 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14bac:	4601      	mov	r1, r0
   14bae:	4630      	mov	r0, r6
   14bb0:	f7ff f8e2 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
   14bb4:	4606      	mov	r6, r0
  return Add(ShiftRight(x, exponent),
   14bb6:	210c      	movs	r1, #12
   14bb8:	4620      	mov	r0, r4
   14bba:	f7ff f8db 	bl	13d74 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
   14bbe:	4604      	mov	r4, r0
   14bc0:	4631      	mov	r1, r6
   14bc2:	4638      	mov	r0, r7
   14bc4:	f7ff f8ea 	bl	13d9c <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
   14bc8:	4629      	mov	r1, r5
   14bca:	f7ff f8d1 	bl	13d70 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14bce:	4601      	mov	r1, r0
   14bd0:	4620      	mov	r0, r4
   14bd2:	f7ff f8d1 	bl	13d78 <_ZN8gemmlowp3AddIiEET_S1_S1_>
}
   14bd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00014bda <_ZN8gemmlowp7RescaleILi12EiLi0EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBitsDst> Rescale(
   14bda:	b508      	push	{r3, lr}
  result.raw() = SaturatingRoundingMultiplyByPOT<kExponent>(x.raw());
   14bdc:	f7ff ffc5 	bl	14b6a <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin12EiEET0_S1_>
}
   14be0:	bd08      	pop	{r3, pc}

00014be2 <_ZN8gemmlowp10MaskIfZeroIiLi5EEET_NS_10FixedPointIS1_XT0_EEE>:
MAKE_FIXEDPOINT_UNARY_FUNC_RETURNING_RAW(MaskIfZero)
   14be2:	b508      	push	{r3, lr}
   14be4:	f7ff ff57 	bl	14a96 <_ZN8gemmlowp10MaskIfZeroIiEET_S1_>
   14be8:	bd08      	pop	{r3, pc}

00014bea <_ZN8gemmlowp7RescaleILi0EiLi5EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBitsDst> Rescale(
   14bea:	b508      	push	{r3, lr}
  result.raw() = SaturatingRoundingMultiplyByPOT<kExponent>(x.raw());
   14bec:	f7f8 fa78 	bl	d0e0 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi5EiEET0_S1_>
}
   14bf0:	bd08      	pop	{r3, pc}

00014bf2 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
   14bf2:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   14bf4:	6b83      	ldr	r3, [r0, #56]	; 0x38
   14bf6:	b113      	cbz	r3, 14bfe <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context, sizeof(OpDataPooling));
   14bf8:	2120      	movs	r1, #32
   14bfa:	4798      	blx	r3
}
   14bfc:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   14bfe:	f001 fa5c 	bl	160ba <abort>

00014c02 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE>:
                                    OpDataPooling* data) {
   14c02:	b4f0      	push	{r4, r5, r6, r7}
   14c04:	b084      	sub	sp, #16
  return t->dims->data[dim];
   14c06:	6893      	ldr	r3, [r2, #8]
   14c08:	689e      	ldr	r6, [r3, #8]
   14c0a:	68dc      	ldr	r4, [r3, #12]
      params->stride_height, params->stride_width,
   14c0c:	688a      	ldr	r2, [r1, #8]
   14c0e:	684b      	ldr	r3, [r1, #4]
      /*dilation_rate_width=*/1, height, width, params->filter_height,
   14c10:	690f      	ldr	r7, [r1, #16]
      params->filter_width, params->padding, &out_height, &out_width);
   14c12:	68cd      	ldr	r5, [r1, #12]
   14c14:	7808      	ldrb	r0, [r1, #0]
  if (stride == 0) return 0;
   14c16:	b17b      	cbz	r3, 14c38 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x36>
  switch (padding) {
   14c18:	2801      	cmp	r0, #1
   14c1a:	d003      	beq.n	14c24 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x22>
   14c1c:	2802      	cmp	r0, #2
   14c1e:	d006      	beq.n	14c2e <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x2c>
   14c20:	2100      	movs	r1, #0
   14c22:	e00a      	b.n	14c3a <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x38>
      return (image_size + stride - 1) / stride;
   14c24:	1919      	adds	r1, r3, r4
   14c26:	3901      	subs	r1, #1
   14c28:	fb91 f1f3 	sdiv	r1, r1, r3
   14c2c:	e005      	b.n	14c3a <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x38>
      return (image_size + stride - effective_filter_size) / stride;
   14c2e:	1919      	adds	r1, r3, r4
   14c30:	1b49      	subs	r1, r1, r5
   14c32:	fb91 f1f3 	sdiv	r1, r1, r3
   14c36:	e000      	b.n	14c3a <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x38>
  if (stride == 0) return 0;
   14c38:	4619      	mov	r1, r3
   14c3a:	b17a      	cbz	r2, 14c5c <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x5a>
  switch (padding) {
   14c3c:	2801      	cmp	r0, #1
   14c3e:	d003      	beq.n	14c48 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x46>
   14c40:	2802      	cmp	r0, #2
   14c42:	d006      	beq.n	14c52 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x50>
   14c44:	2000      	movs	r0, #0
   14c46:	e00a      	b.n	14c5e <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x5c>
      return (image_size + stride - 1) / stride;
   14c48:	1990      	adds	r0, r2, r6
   14c4a:	3801      	subs	r0, #1
   14c4c:	fb90 f0f2 	sdiv	r0, r0, r2
   14c50:	e005      	b.n	14c5e <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x5c>
      return (image_size + stride - effective_filter_size) / stride;
   14c52:	1990      	adds	r0, r2, r6
   14c54:	1bc0      	subs	r0, r0, r7
   14c56:	fb90 f0f2 	sdiv	r0, r0, r2
   14c5a:	e000      	b.n	14c5e <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x5c>
  if (stride == 0) return 0;
   14c5c:	4610      	mov	r0, r2
      ((out_size - 1) * stride + effective_filter_size - in_size);
   14c5e:	3801      	subs	r0, #1
   14c60:	fb00 7202 	mla	r2, r0, r2, r7
  int total_padding =
   14c64:	1b92      	subs	r2, r2, r6
  total_padding = total_padding > 0 ? total_padding : 0;
   14c66:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
  *offset = total_padding % 2;
   14c6a:	f002 0001 	and.w	r0, r2, #1
  return total_padding / 2;
   14c6e:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
   14c72:	1052      	asrs	r2, r2, #1
  padding_values.height =
   14c74:	9201      	str	r2, [sp, #4]
  padding_values.height_offset = offset;
   14c76:	9003      	str	r0, [sp, #12]
      ((out_size - 1) * stride + effective_filter_size - in_size);
   14c78:	3901      	subs	r1, #1
   14c7a:	fb01 5303 	mla	r3, r1, r3, r5
  int total_padding =
   14c7e:	1b1b      	subs	r3, r3, r4
  total_padding = total_padding > 0 ? total_padding : 0;
   14c80:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  *offset = total_padding % 2;
   14c84:	f003 0201 	and.w	r2, r3, #1
  return total_padding / 2;
   14c88:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
   14c8c:	105b      	asrs	r3, r3, #1
  padding_values.width =
   14c8e:	9300      	str	r3, [sp, #0]
  padding_values.width_offset = offset;
   14c90:	9202      	str	r2, [sp, #8]
   14c92:	ab04      	add	r3, sp, #16
   14c94:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
   14c98:	9c08      	ldr	r4, [sp, #32]
   14c9a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
   14c9e:	2000      	movs	r0, #0
   14ca0:	b004      	add	sp, #16
   14ca2:	bcf0      	pop	{r4, r5, r6, r7}
   14ca4:	4770      	bx	lr

00014ca6 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_>:
void AveragePoolingEvalFloat(const TfLiteContext* context,
                             const TfLiteNode* node,
                             const TfLitePoolParams* params,
                             const OpDataPooling* data,
                             const TfLiteEvalTensor* input,
                             TfLiteEvalTensor* output) {
   14ca6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14caa:	b0b5      	sub	sp, #212	; 0xd4
   14cac:	9d3e      	ldr	r5, [sp, #248]	; 0xf8
   14cae:	9c3f      	ldr	r4, [sp, #252]	; 0xfc
  PoolParams op_params;
  op_params.stride_height = params->stride_height;
   14cb0:	6891      	ldr	r1, [r2, #8]
   14cb2:	9116      	str	r1, [sp, #88]	; 0x58
  op_params.stride_width = params->stride_width;
   14cb4:	6851      	ldr	r1, [r2, #4]
   14cb6:	9117      	str	r1, [sp, #92]	; 0x5c
  op_params.filter_height = params->filter_height;
   14cb8:	6911      	ldr	r1, [r2, #16]
   14cba:	9118      	str	r1, [sp, #96]	; 0x60
  op_params.filter_width = params->filter_width;
   14cbc:	68d2      	ldr	r2, [r2, #12]
   14cbe:	9219      	str	r2, [sp, #100]	; 0x64
  op_params.padding_values.height = data->padding.height;
   14cc0:	685a      	ldr	r2, [r3, #4]
   14cc2:	f8ad 2050 	strh.w	r2, [sp, #80]	; 0x50
  op_params.padding_values.width = data->padding.width;
   14cc6:	681a      	ldr	r2, [r3, #0]
   14cc8:	f8ad 204e 	strh.w	r2, [sp, #78]	; 0x4e
  op_params.float_activation_min = data->activation_min_f32;
   14ccc:	699a      	ldr	r2, [r3, #24]
   14cce:	921c      	str	r2, [sp, #112]	; 0x70
  op_params.float_activation_max = data->activation_max_f32;
   14cd0:	69db      	ldr	r3, [r3, #28]
   14cd2:	931d      	str	r3, [sp, #116]	; 0x74
  reference_ops::AveragePool(op_params, tflite::micro::GetTensorShape(input),
   14cd4:	4629      	mov	r1, r5
   14cd6:	a81e      	add	r0, sp, #120	; 0x78
   14cd8:	f7ff fe1e 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
   14cdc:	4628      	mov	r0, r5
   14cde:	f7ff f832 	bl	13d46 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
   14ce2:	9002      	str	r0, [sp, #8]
                             tflite::micro::GetTensorData<float>(input),
                             tflite::micro::GetTensorShape(output),
   14ce4:	4621      	mov	r1, r4
   14ce6:	a824      	add	r0, sp, #144	; 0x90
   14ce8:	f7ff fe16 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_ops::AveragePool(op_params, tflite::micro::GetTensorShape(input),
   14cec:	4620      	mov	r0, r4
   14cee:	f7ff f830 	bl	13d52 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
   14cf2:	9003      	str	r0, [sp, #12]
  inline int32_t DimensionsCount() const { return size_; }
   14cf4:	9b1e      	ldr	r3, [sp, #120]	; 0x78

inline bool AveragePool(const PoolParams& params,
                        const RuntimeShape& input_shape,
                        const float* input_data,
                        const RuntimeShape& output_shape, float* output_data) {
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   14cf6:	2b04      	cmp	r3, #4
   14cf8:	d17b      	bne.n	14df2 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x14c>
   14cfa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   14cfc:	2b04      	cmp	r3, #4
   14cfe:	d17a      	bne.n	14df6 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x150>
    TFLITE_DCHECK_LT(i, size_);
   14d00:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   14d02:	2b00      	cmp	r3, #0
   14d04:	dd79      	ble.n	14dfa <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x154>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d06:	2b05      	cmp	r3, #5
   14d08:	dd79      	ble.n	14dfe <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x158>
   14d0a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14d0c:	681b      	ldr	r3, [r3, #0]
    TFLITE_DCHECK_LT(i, size_);
   14d0e:	9a24      	ldr	r2, [sp, #144]	; 0x90
   14d10:	2a00      	cmp	r2, #0
   14d12:	dd76      	ble.n	14e02 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x15c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d14:	2a05      	cmp	r2, #5
   14d16:	dd76      	ble.n	14e06 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x160>
   14d18:	9a25      	ldr	r2, [sp, #148]	; 0x94
   14d1a:	6812      	ldr	r2, [r2, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   14d1c:	429a      	cmp	r2, r3
   14d1e:	d174      	bne.n	14e0a <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x164>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   14d20:	9333      	str	r3, [sp, #204]	; 0xcc
    TFLITE_DCHECK_LT(i, size_);
   14d22:	9a24      	ldr	r2, [sp, #144]	; 0x90
   14d24:	2a00      	cmp	r2, #0
   14d26:	dd72      	ble.n	14e0e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x168>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d28:	2a05      	cmp	r2, #5
   14d2a:	dd72      	ble.n	14e12 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x16c>
   14d2c:	9a25      	ldr	r2, [sp, #148]	; 0x94
   14d2e:	6812      	ldr	r2, [r2, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   14d30:	9232      	str	r2, [sp, #200]	; 0xc8
      if (__b < __a)
   14d32:	4293      	cmp	r3, r2
   14d34:	dc6f      	bgt.n	14e16 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x170>
      return __a;
   14d36:	ab33      	add	r3, sp, #204	; 0xcc
   14d38:	681b      	ldr	r3, [r3, #0]
   14d3a:	9308      	str	r3, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
   14d3c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   14d3e:	2b03      	cmp	r3, #3
   14d40:	dd6b      	ble.n	14e1a <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x174>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d42:	2b05      	cmp	r3, #5
   14d44:	dd6b      	ble.n	14e1e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x178>
   14d46:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14d48:	68db      	ldr	r3, [r3, #12]
    TFLITE_DCHECK_LT(i, size_);
   14d4a:	9a24      	ldr	r2, [sp, #144]	; 0x90
   14d4c:	2a03      	cmp	r2, #3
   14d4e:	dd68      	ble.n	14e22 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x17c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d50:	2a05      	cmp	r2, #5
   14d52:	dd68      	ble.n	14e26 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x180>
   14d54:	9a25      	ldr	r2, [sp, #148]	; 0x94
   14d56:	68d2      	ldr	r2, [r2, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   14d58:	429a      	cmp	r2, r3
   14d5a:	d166      	bne.n	14e2a <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x184>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   14d5c:	9331      	str	r3, [sp, #196]	; 0xc4
    TFLITE_DCHECK_LT(i, size_);
   14d5e:	9a24      	ldr	r2, [sp, #144]	; 0x90
   14d60:	2a03      	cmp	r2, #3
   14d62:	dd64      	ble.n	14e2e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x188>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d64:	2a05      	cmp	r2, #5
   14d66:	dd64      	ble.n	14e32 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x18c>
   14d68:	9a25      	ldr	r2, [sp, #148]	; 0x94
   14d6a:	68d2      	ldr	r2, [r2, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   14d6c:	9230      	str	r2, [sp, #192]	; 0xc0
      if (__b < __a)
   14d6e:	4293      	cmp	r3, r2
   14d70:	dc61      	bgt.n	14e36 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x190>
      return __a;
   14d72:	ab31      	add	r3, sp, #196	; 0xc4
   14d74:	681b      	ldr	r3, [r3, #0]
   14d76:	9309      	str	r3, [sp, #36]	; 0x24
    TFLITE_DCHECK_LT(i, size_);
   14d78:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   14d7a:	2b01      	cmp	r3, #1
   14d7c:	dd5d      	ble.n	14e3a <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x194>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d7e:	2b05      	cmp	r3, #5
   14d80:	dd5d      	ble.n	14e3e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x198>
   14d82:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14d84:	685b      	ldr	r3, [r3, #4]
   14d86:	930f      	str	r3, [sp, #60]	; 0x3c
    TFLITE_DCHECK_LT(i, size_);
   14d88:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   14d8a:	2b02      	cmp	r3, #2
   14d8c:	dd5a      	ble.n	14e44 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x19e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d8e:	2b05      	cmp	r3, #5
   14d90:	dd5a      	ble.n	14e48 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1a2>
   14d92:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14d94:	689b      	ldr	r3, [r3, #8]
   14d96:	930e      	str	r3, [sp, #56]	; 0x38
    TFLITE_DCHECK_LT(i, size_);
   14d98:	9b24      	ldr	r3, [sp, #144]	; 0x90
   14d9a:	2b01      	cmp	r3, #1
   14d9c:	dd57      	ble.n	14e4e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1a8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d9e:	2b05      	cmp	r3, #5
   14da0:	dd57      	ble.n	14e52 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1ac>
   14da2:	9b25      	ldr	r3, [sp, #148]	; 0x94
   14da4:	685b      	ldr	r3, [r3, #4]
   14da6:	930d      	str	r3, [sp, #52]	; 0x34
    TFLITE_DCHECK_LT(i, size_);
   14da8:	9b24      	ldr	r3, [sp, #144]	; 0x90
   14daa:	2b02      	cmp	r3, #2
   14dac:	dd54      	ble.n	14e58 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1b2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14dae:	2b05      	cmp	r3, #5
   14db0:	dd54      	ble.n	14e5c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1b6>
   14db2:	9b25      	ldr	r3, [sp, #148]	; 0x94
   14db4:	689b      	ldr	r3, [r3, #8]
   14db6:	930c      	str	r3, [sp, #48]	; 0x30
  const int depth = MatchingDim(input_shape, 3, output_shape, 3);
  const int input_height = input_shape.Dims(1);
  const int input_width = input_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  const int stride_height = params.stride_height;
   14db8:	9b16      	ldr	r3, [sp, #88]	; 0x58
   14dba:	930a      	str	r3, [sp, #40]	; 0x28
  const int stride_width = params.stride_width;
   14dbc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   14dbe:	930b      	str	r3, [sp, #44]	; 0x2c
  for (int batch = 0; batch < batches; ++batch) {
   14dc0:	f04f 0b00 	mov.w	fp, #0
   14dc4:	9b08      	ldr	r3, [sp, #32]
   14dc6:	459b      	cmp	fp, r3
   14dc8:	f280 812d 	bge.w	15026 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x380>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   14dcc:	f04f 0a00 	mov.w	sl, #0
   14dd0:	46d1      	mov	r9, sl
   14dd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   14dd4:	4599      	cmp	r9, r3
   14dd6:	f280 8123 	bge.w	15020 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x37a>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   14dda:	f04f 0a00 	mov.w	sl, #0
   14dde:	46d8      	mov	r8, fp
   14de0:	46cb      	mov	fp, r9
   14de2:	46d1      	mov	r9, sl
   14de4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   14de6:	4599      	cmp	r9, r3
   14de8:	f280 8115 	bge.w	15016 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x370>
        for (int channel = 0; channel < depth; ++channel) {
   14dec:	f04f 0a00 	mov.w	sl, #0
   14df0:	e0c6      	b.n	14f80 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x2da>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   14df2:	f001 f962 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   14df6:	f001 f960 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
   14dfa:	f001 f95e 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14dfe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14e00:	e785      	b.n	14d0e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x68>
    TFLITE_DCHECK_LT(i, size_);
   14e02:	f001 f95a 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14e06:	9a25      	ldr	r2, [sp, #148]	; 0x94
   14e08:	e788      	b.n	14d1c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x76>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   14e0a:	f001 f956 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
   14e0e:	f001 f954 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14e12:	9a25      	ldr	r2, [sp, #148]	; 0x94
   14e14:	e78c      	b.n	14d30 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x8a>
	return __b;
   14e16:	ab32      	add	r3, sp, #200	; 0xc8
   14e18:	e78e      	b.n	14d38 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x92>
    TFLITE_DCHECK_LT(i, size_);
   14e1a:	f001 f94e 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14e1e:	9b22      	ldr	r3, [sp, #136]	; 0x88
   14e20:	e793      	b.n	14d4a <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0xa4>
    TFLITE_DCHECK_LT(i, size_);
   14e22:	f001 f94a 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14e26:	9a28      	ldr	r2, [sp, #160]	; 0xa0
   14e28:	e796      	b.n	14d58 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0xb2>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   14e2a:	f001 f946 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
   14e2e:	f001 f944 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14e32:	9a28      	ldr	r2, [sp, #160]	; 0xa0
   14e34:	e79a      	b.n	14d6c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0xc6>
   14e36:	ab30      	add	r3, sp, #192	; 0xc0
   14e38:	e79c      	b.n	14d74 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0xce>
    TFLITE_DCHECK_LT(i, size_);
   14e3a:	f001 f93e 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14e3e:	9b20      	ldr	r3, [sp, #128]	; 0x80
   14e40:	930f      	str	r3, [sp, #60]	; 0x3c
   14e42:	e7a1      	b.n	14d88 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0xe2>
    TFLITE_DCHECK_LT(i, size_);
   14e44:	f001 f939 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14e48:	9b21      	ldr	r3, [sp, #132]	; 0x84
   14e4a:	930e      	str	r3, [sp, #56]	; 0x38
   14e4c:	e7a4      	b.n	14d98 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0xf2>
    TFLITE_DCHECK_LT(i, size_);
   14e4e:	f001 f934 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14e52:	9b26      	ldr	r3, [sp, #152]	; 0x98
   14e54:	930d      	str	r3, [sp, #52]	; 0x34
   14e56:	e7a7      	b.n	14da8 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x102>
    TFLITE_DCHECK_LT(i, size_);
   14e58:	f001 f92f 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14e5c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
   14e5e:	930c      	str	r3, [sp, #48]	; 0x30
   14e60:	e7aa      	b.n	14db8 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x112>
	return __b;
   14e62:	a92e      	add	r1, sp, #184	; 0xb8
   14e64:	e0a5      	b.n	14fb2 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x30c>
	return __b;
   14e66:	aa2d      	add	r2, sp, #180	; 0xb4
   14e68:	e0ad      	b.n	14fc6 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x320>
	return __b;
   14e6a:	aa2b      	add	r2, sp, #172	; 0xac
   14e6c:	e0b5      	b.n	14fda <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x334>
	return __b;
   14e6e:	ab2a      	add	r3, sp, #168	; 0xa8
   14e70:	e0bc      	b.n	14fec <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x346>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14e72:	f001 f922 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14e76:	f001 f920 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14e7a:	f001 f91e 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14e7e:	f001 f91c 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14e82:	f001 f91a 	bl	160ba <abort>
          const int filter_y_start = std::max(0, -in_y_origin);
          const int filter_y_end =
              std::min(params.filter_height, input_height - in_y_origin);
          float total = 0.f;
          float filter_count = 0;
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
   14e86:	3601      	adds	r6, #1
   14e88:	42b5      	cmp	r5, r6
   14e8a:	dd37      	ble.n	14efc <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x256>
               ++filter_y) {
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   14e8c:	9f06      	ldr	r7, [sp, #24]
   14e8e:	9b07      	ldr	r3, [sp, #28]
   14e90:	42bb      	cmp	r3, r7
   14e92:	ddf8      	ble.n	14e86 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1e0>
                 ++filter_x) {
              const int in_x = in_x_origin + filter_x;
   14e94:	9b04      	ldr	r3, [sp, #16]
   14e96:	19d8      	adds	r0, r3, r7
              const int in_y = in_y_origin + filter_y;
   14e98:	9b05      	ldr	r3, [sp, #20]
   14e9a:	eb03 0c06 	add.w	ip, r3, r6
  inline int32_t DimensionsCount() const { return size_; }
   14e9e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14ea0:	2b04      	cmp	r3, #4
   14ea2:	d1e6      	bne.n	14e72 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1cc>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14ea4:	f1b8 0f00 	cmp.w	r8, #0
   14ea8:	dbe5      	blt.n	14e76 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1d0>
   14eaa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14eac:	4598      	cmp	r8, r3
   14eae:	dae2      	bge.n	14e76 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1d0>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14eb0:	f1bc 0f00 	cmp.w	ip, #0
   14eb4:	dbe1      	blt.n	14e7a <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1d4>
   14eb6:	9920      	ldr	r1, [sp, #128]	; 0x80
   14eb8:	458c      	cmp	ip, r1
   14eba:	dade      	bge.n	14e7a <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1d4>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14ebc:	2800      	cmp	r0, #0
   14ebe:	dbde      	blt.n	14e7e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1d8>
   14ec0:	9a21      	ldr	r2, [sp, #132]	; 0x84
   14ec2:	4290      	cmp	r0, r2
   14ec4:	dadb      	bge.n	14e7e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1d8>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14ec6:	f1ba 0f00 	cmp.w	sl, #0
   14eca:	dbda      	blt.n	14e82 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1dc>
   14ecc:	9b22      	ldr	r3, [sp, #136]	; 0x88
   14ece:	459a      	cmp	sl, r3
   14ed0:	dad7      	bge.n	14e82 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1dc>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   14ed2:	fb01 c108 	mla	r1, r1, r8, ip
   14ed6:	fb01 0202 	mla	r2, r1, r2, r0
   14eda:	fb02 a303 	mla	r3, r2, r3, sl
              total +=
   14ede:	9a02      	ldr	r2, [sp, #8]
   14ee0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
   14ee4:	9801      	ldr	r0, [sp, #4]
   14ee6:	f7eb fe0b 	bl	b00 <__addsf3>
   14eea:	9001      	str	r0, [sp, #4]
                  input_data[Offset(input_shape, batch, in_y, in_x, channel)];
              filter_count++;
   14eec:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
   14ef0:	4620      	mov	r0, r4
   14ef2:	f7eb fe05 	bl	b00 <__addsf3>
   14ef6:	4604      	mov	r4, r0
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   14ef8:	3701      	adds	r7, #1
   14efa:	e7c8      	b.n	14e8e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1e8>
            }
          }
          if (filter_count == 0) return false;
   14efc:	2100      	movs	r1, #0
   14efe:	4620      	mov	r0, r4
   14f00:	f7ec f89a 	bl	1038 <__aeabi_fcmpeq>
   14f04:	2800      	cmp	r0, #0
   14f06:	f040 808e 	bne.w	15026 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x380>
          const float average = total / filter_count;
   14f0a:	4621      	mov	r1, r4
   14f0c:	9801      	ldr	r0, [sp, #4]
   14f0e:	f7eb ffb3 	bl	e78 <__aeabi_fdiv>
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
              ActivationFunctionWithMinMax(average, params.float_activation_min,
   14f12:	991c      	ldr	r1, [sp, #112]	; 0x70
                                           params.float_activation_max);
   14f14:	9e1d      	ldr	r6, [sp, #116]	; 0x74
  inline int32_t DimensionsCount() const { return size_; }
   14f16:	9b24      	ldr	r3, [sp, #144]	; 0x90
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14f18:	2b04      	cmp	r3, #4
   14f1a:	d16b      	bne.n	14ff4 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x34e>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14f1c:	f1b8 0f00 	cmp.w	r8, #0
   14f20:	db6a      	blt.n	14ff8 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x352>
   14f22:	9b25      	ldr	r3, [sp, #148]	; 0x94
   14f24:	4598      	cmp	r8, r3
   14f26:	da67      	bge.n	14ff8 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x352>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14f28:	f1bb 0f00 	cmp.w	fp, #0
   14f2c:	db66      	blt.n	14ffc <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x356>
   14f2e:	9a26      	ldr	r2, [sp, #152]	; 0x98
   14f30:	4593      	cmp	fp, r2
   14f32:	da63      	bge.n	14ffc <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x356>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14f34:	f1b9 0f00 	cmp.w	r9, #0
   14f38:	db62      	blt.n	15000 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x35a>
   14f3a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
   14f3c:	4599      	cmp	r9, r3
   14f3e:	da5f      	bge.n	15000 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x35a>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14f40:	f1ba 0f00 	cmp.w	sl, #0
   14f44:	db5e      	blt.n	15004 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x35e>
   14f46:	9c28      	ldr	r4, [sp, #160]	; 0xa0
   14f48:	45a2      	cmp	sl, r4
   14f4a:	da5b      	bge.n	15004 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x35e>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   14f4c:	fb02 b208 	mla	r2, r2, r8, fp
   14f50:	fb02 9303 	mla	r3, r2, r3, r9
   14f54:	fb03 a404 	mla	r4, r3, r4, sl
   14f58:	9012      	str	r0, [sp, #72]	; 0x48
   14f5a:	9111      	str	r1, [sp, #68]	; 0x44
   14f5c:	9610      	str	r6, [sp, #64]	; 0x40
      if (__a < __b)
   14f5e:	f7ec f875 	bl	104c <__aeabi_fcmplt>
   14f62:	2800      	cmp	r0, #0
   14f64:	d150      	bne.n	15008 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x362>
      return __a;
   14f66:	ad12      	add	r5, sp, #72	; 0x48
      if (__b < __a)
   14f68:	6829      	ldr	r1, [r5, #0]
   14f6a:	4630      	mov	r0, r6
   14f6c:	f7ec f86e 	bl	104c <__aeabi_fcmplt>
   14f70:	2800      	cmp	r0, #0
   14f72:	d14b      	bne.n	1500c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x366>
  return min(max(x, output_activation_min), output_activation_max);
   14f74:	682b      	ldr	r3, [r5, #0]
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
   14f76:	9a03      	ldr	r2, [sp, #12]
   14f78:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
        for (int channel = 0; channel < depth; ++channel) {
   14f7c:	f10a 0a01 	add.w	sl, sl, #1
   14f80:	9b09      	ldr	r3, [sp, #36]	; 0x24
   14f82:	459a      	cmp	sl, r3
   14f84:	da44      	bge.n	15010 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x36a>
              (out_x * stride_width) - params.padding_values.width;
   14f86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   14f88:	fb09 f203 	mul.w	r2, r9, r3
   14f8c:	f9bd 104e 	ldrsh.w	r1, [sp, #78]	; 0x4e
          const int in_x_origin =
   14f90:	1a53      	subs	r3, r2, r1
   14f92:	9304      	str	r3, [sp, #16]
              (out_y * stride_height) - params.padding_values.height;
   14f94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   14f96:	fb0b f003 	mul.w	r0, fp, r3
   14f9a:	f9bd 3050 	ldrsh.w	r3, [sp, #80]	; 0x50
          const int in_y_origin =
   14f9e:	1ac4      	subs	r4, r0, r3
   14fa0:	9405      	str	r4, [sp, #20]
          const int filter_x_start = std::max(0, -in_x_origin);
   14fa2:	2400      	movs	r4, #0
   14fa4:	942f      	str	r4, [sp, #188]	; 0xbc
   14fa6:	1a8a      	subs	r2, r1, r2
   14fa8:	922e      	str	r2, [sp, #184]	; 0xb8
      if (__a < __b)
   14faa:	42a2      	cmp	r2, r4
   14fac:	f73f af59 	bgt.w	14e62 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1bc>
      return __a;
   14fb0:	a92f      	add	r1, sp, #188	; 0xbc
   14fb2:	6809      	ldr	r1, [r1, #0]
   14fb4:	9106      	str	r1, [sp, #24]
              std::min(params.filter_width, input_width - in_x_origin);
   14fb6:	990e      	ldr	r1, [sp, #56]	; 0x38
   14fb8:	440a      	add	r2, r1
   14fba:	922d      	str	r2, [sp, #180]	; 0xb4
      if (__b < __a)
   14fbc:	9919      	ldr	r1, [sp, #100]	; 0x64
   14fbe:	428a      	cmp	r2, r1
   14fc0:	f6ff af51 	blt.w	14e66 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1c0>
      return __a;
   14fc4:	aa19      	add	r2, sp, #100	; 0x64
   14fc6:	6812      	ldr	r2, [r2, #0]
   14fc8:	9207      	str	r2, [sp, #28]
          const int filter_y_start = std::max(0, -in_y_origin);
   14fca:	2200      	movs	r2, #0
   14fcc:	922c      	str	r2, [sp, #176]	; 0xb0
   14fce:	1a1b      	subs	r3, r3, r0
   14fd0:	932b      	str	r3, [sp, #172]	; 0xac
      if (__a < __b)
   14fd2:	4293      	cmp	r3, r2
   14fd4:	f73f af49 	bgt.w	14e6a <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1c4>
      return __a;
   14fd8:	aa2c      	add	r2, sp, #176	; 0xb0
   14fda:	6816      	ldr	r6, [r2, #0]
              std::min(params.filter_height, input_height - in_y_origin);
   14fdc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   14fde:	4413      	add	r3, r2
   14fe0:	932a      	str	r3, [sp, #168]	; 0xa8
      if (__b < __a)
   14fe2:	9a18      	ldr	r2, [sp, #96]	; 0x60
   14fe4:	4293      	cmp	r3, r2
   14fe6:	f6ff af42 	blt.w	14e6e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1c8>
      return __a;
   14fea:	ab18      	add	r3, sp, #96	; 0x60
   14fec:	681d      	ldr	r5, [r3, #0]
          float filter_count = 0;
   14fee:	2400      	movs	r4, #0
          float total = 0.f;
   14ff0:	9401      	str	r4, [sp, #4]
   14ff2:	e749      	b.n	14e88 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1e2>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14ff4:	f001 f861 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14ff8:	f001 f85f 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14ffc:	f001 f85d 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   15000:	f001 f85b 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   15004:	f001 f859 	bl	160ba <abort>
	return __b;
   15008:	ad11      	add	r5, sp, #68	; 0x44
   1500a:	e7ad      	b.n	14f68 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x2c2>
	return __b;
   1500c:	ad10      	add	r5, sp, #64	; 0x40
   1500e:	e7b1      	b.n	14f74 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x2ce>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   15010:	f109 0901 	add.w	r9, r9, #1
   15014:	e6e6      	b.n	14de4 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x13e>
   15016:	46d9      	mov	r9, fp
   15018:	46c3      	mov	fp, r8
    for (int out_y = 0; out_y < output_height; ++out_y) {
   1501a:	f109 0901 	add.w	r9, r9, #1
   1501e:	e6d8      	b.n	14dd2 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x12c>
  for (int batch = 0; batch < batches; ++batch) {
   15020:	f10b 0b01 	add.w	fp, fp, #1
   15024:	e6ce      	b.n	14dc4 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x11e>
    if (size_ > kMaxSmallSize) {
   15026:	9b24      	ldr	r3, [sp, #144]	; 0x90
   15028:	2b05      	cmp	r3, #5
   1502a:	dd03      	ble.n	15034 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x38e>
      delete[] dims_pointer_;
   1502c:	9825      	ldr	r0, [sp, #148]	; 0x94
   1502e:	b108      	cbz	r0, 15034 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x38e>
   15030:	f001 f82e 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
   15034:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   15036:	2b05      	cmp	r3, #5
   15038:	dd03      	ble.n	15042 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x39c>
      delete[] dims_pointer_;
   1503a:	981f      	ldr	r0, [sp, #124]	; 0x7c
   1503c:	b108      	cbz	r0, 15042 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x39c>
   1503e:	f001 f827 	bl	16090 <_ZdaPv>
                             tflite::micro::GetTensorData<float>(output));
}
   15042:	b035      	add	sp, #212	; 0xd4
   15044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00015048 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_>:
}

void MaxPoolingEvalFloat(TfLiteContext* context, TfLiteNode* node,
                         TfLitePoolParams* params, const OpDataPooling* data,
                         const TfLiteEvalTensor* input,
                         TfLiteEvalTensor* output) {
   15048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1504c:	b0b5      	sub	sp, #212	; 0xd4
   1504e:	9d3e      	ldr	r5, [sp, #248]	; 0xf8
   15050:	9c3f      	ldr	r4, [sp, #252]	; 0xfc
  tflite::PoolParams op_params;
  op_params.stride_height = params->stride_height;
   15052:	6891      	ldr	r1, [r2, #8]
   15054:	9116      	str	r1, [sp, #88]	; 0x58
  op_params.stride_width = params->stride_width;
   15056:	6851      	ldr	r1, [r2, #4]
   15058:	9117      	str	r1, [sp, #92]	; 0x5c
  op_params.filter_height = params->filter_height;
   1505a:	6911      	ldr	r1, [r2, #16]
   1505c:	9118      	str	r1, [sp, #96]	; 0x60
  op_params.filter_width = params->filter_width;
   1505e:	68d2      	ldr	r2, [r2, #12]
   15060:	9219      	str	r2, [sp, #100]	; 0x64
  op_params.padding_values.height = data->padding.height;
   15062:	685a      	ldr	r2, [r3, #4]
   15064:	f8ad 2050 	strh.w	r2, [sp, #80]	; 0x50
  op_params.padding_values.width = data->padding.width;
   15068:	681a      	ldr	r2, [r3, #0]
   1506a:	f8ad 204e 	strh.w	r2, [sp, #78]	; 0x4e
  op_params.float_activation_min = data->activation_min_f32;
   1506e:	699a      	ldr	r2, [r3, #24]
   15070:	921c      	str	r2, [sp, #112]	; 0x70
  op_params.float_activation_max = data->activation_max_f32;
   15072:	69db      	ldr	r3, [r3, #28]
   15074:	931d      	str	r3, [sp, #116]	; 0x74
  reference_ops::MaxPool(op_params, tflite::micro::GetTensorShape(input),
   15076:	4629      	mov	r1, r5
   15078:	a81e      	add	r0, sp, #120	; 0x78
   1507a:	f7ff fc4d 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
   1507e:	4628      	mov	r0, r5
   15080:	f7fe fe61 	bl	13d46 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
   15084:	4682      	mov	sl, r0
                         tflite::micro::GetTensorData<float>(input),
                         tflite::micro::GetTensorShape(output),
   15086:	4621      	mov	r1, r4
   15088:	a824      	add	r0, sp, #144	; 0x90
   1508a:	f7ff fc45 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_ops::MaxPool(op_params, tflite::micro::GetTensorShape(input),
   1508e:	4620      	mov	r0, r4
   15090:	f7fe fe5f 	bl	13d52 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
   15094:	9000      	str	r0, [sp, #0]
  inline int32_t DimensionsCount() const { return size_; }
   15096:	9b1e      	ldr	r3, [sp, #120]	; 0x78
}

inline void MaxPool(const PoolParams& params, const RuntimeShape& input_shape,
                    const float* input_data, const RuntimeShape& output_shape,
                    float* output_data) {
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   15098:	2b04      	cmp	r3, #4
   1509a:	f040 8081 	bne.w	151a0 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x158>
   1509e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   150a0:	2b04      	cmp	r3, #4
   150a2:	d17f      	bne.n	151a4 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x15c>
    TFLITE_DCHECK_LT(i, size_);
   150a4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   150a6:	2b00      	cmp	r3, #0
   150a8:	dd7e      	ble.n	151a8 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x160>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   150aa:	2b05      	cmp	r3, #5
   150ac:	dd7e      	ble.n	151ac <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x164>
   150ae:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   150b0:	681b      	ldr	r3, [r3, #0]
    TFLITE_DCHECK_LT(i, size_);
   150b2:	9a24      	ldr	r2, [sp, #144]	; 0x90
   150b4:	2a00      	cmp	r2, #0
   150b6:	dd7b      	ble.n	151b0 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x168>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   150b8:	2a05      	cmp	r2, #5
   150ba:	dd7b      	ble.n	151b4 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x16c>
   150bc:	9a25      	ldr	r2, [sp, #148]	; 0x94
   150be:	6812      	ldr	r2, [r2, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   150c0:	429a      	cmp	r2, r3
   150c2:	d179      	bne.n	151b8 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x170>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   150c4:	9333      	str	r3, [sp, #204]	; 0xcc
    TFLITE_DCHECK_LT(i, size_);
   150c6:	9a24      	ldr	r2, [sp, #144]	; 0x90
   150c8:	2a00      	cmp	r2, #0
   150ca:	dd77      	ble.n	151bc <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x174>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   150cc:	2a05      	cmp	r2, #5
   150ce:	dd77      	ble.n	151c0 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x178>
   150d0:	9a25      	ldr	r2, [sp, #148]	; 0x94
   150d2:	6812      	ldr	r2, [r2, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   150d4:	9232      	str	r2, [sp, #200]	; 0xc8
      if (__b < __a)
   150d6:	4293      	cmp	r3, r2
   150d8:	dc74      	bgt.n	151c4 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x17c>
      return __a;
   150da:	ab33      	add	r3, sp, #204	; 0xcc
   150dc:	681b      	ldr	r3, [r3, #0]
   150de:	9306      	str	r3, [sp, #24]
    TFLITE_DCHECK_LT(i, size_);
   150e0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   150e2:	2b03      	cmp	r3, #3
   150e4:	dd70      	ble.n	151c8 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x180>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   150e6:	2b05      	cmp	r3, #5
   150e8:	dd70      	ble.n	151cc <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x184>
   150ea:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   150ec:	68db      	ldr	r3, [r3, #12]
    TFLITE_DCHECK_LT(i, size_);
   150ee:	9a24      	ldr	r2, [sp, #144]	; 0x90
   150f0:	2a03      	cmp	r2, #3
   150f2:	dd6d      	ble.n	151d0 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x188>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   150f4:	2a05      	cmp	r2, #5
   150f6:	dd6d      	ble.n	151d4 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x18c>
   150f8:	9a25      	ldr	r2, [sp, #148]	; 0x94
   150fa:	68d2      	ldr	r2, [r2, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   150fc:	429a      	cmp	r2, r3
   150fe:	d16b      	bne.n	151d8 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x190>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   15100:	9331      	str	r3, [sp, #196]	; 0xc4
    TFLITE_DCHECK_LT(i, size_);
   15102:	9a24      	ldr	r2, [sp, #144]	; 0x90
   15104:	2a03      	cmp	r2, #3
   15106:	dd69      	ble.n	151dc <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x194>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15108:	2a05      	cmp	r2, #5
   1510a:	dd69      	ble.n	151e0 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x198>
   1510c:	9a25      	ldr	r2, [sp, #148]	; 0x94
   1510e:	68d2      	ldr	r2, [r2, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   15110:	9230      	str	r2, [sp, #192]	; 0xc0
      if (__b < __a)
   15112:	4293      	cmp	r3, r2
   15114:	dc66      	bgt.n	151e4 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x19c>
      return __a;
   15116:	ab31      	add	r3, sp, #196	; 0xc4
   15118:	681b      	ldr	r3, [r3, #0]
   1511a:	9307      	str	r3, [sp, #28]
    TFLITE_DCHECK_LT(i, size_);
   1511c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   1511e:	2b01      	cmp	r3, #1
   15120:	dd62      	ble.n	151e8 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1a0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15122:	2b05      	cmp	r3, #5
   15124:	dd62      	ble.n	151ec <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1a4>
   15126:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15128:	685b      	ldr	r3, [r3, #4]
   1512a:	930d      	str	r3, [sp, #52]	; 0x34
    TFLITE_DCHECK_LT(i, size_);
   1512c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   1512e:	2b02      	cmp	r3, #2
   15130:	dd5f      	ble.n	151f2 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1aa>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15132:	2b05      	cmp	r3, #5
   15134:	dd5f      	ble.n	151f6 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ae>
   15136:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15138:	689b      	ldr	r3, [r3, #8]
   1513a:	930c      	str	r3, [sp, #48]	; 0x30
    TFLITE_DCHECK_LT(i, size_);
   1513c:	9b24      	ldr	r3, [sp, #144]	; 0x90
   1513e:	2b01      	cmp	r3, #1
   15140:	dd5c      	ble.n	151fc <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1b4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15142:	2b05      	cmp	r3, #5
   15144:	dd5c      	ble.n	15200 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1b8>
   15146:	9b25      	ldr	r3, [sp, #148]	; 0x94
   15148:	685b      	ldr	r3, [r3, #4]
   1514a:	930b      	str	r3, [sp, #44]	; 0x2c
    TFLITE_DCHECK_LT(i, size_);
   1514c:	9b24      	ldr	r3, [sp, #144]	; 0x90
   1514e:	2b02      	cmp	r3, #2
   15150:	dd59      	ble.n	15206 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1be>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15152:	2b05      	cmp	r3, #5
   15154:	dd59      	ble.n	1520a <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1c2>
   15156:	9b25      	ldr	r3, [sp, #148]	; 0x94
   15158:	689b      	ldr	r3, [r3, #8]
   1515a:	930a      	str	r3, [sp, #40]	; 0x28
  const int depth = MatchingDim(input_shape, 3, output_shape, 3);
  const int input_height = input_shape.Dims(1);
  const int input_width = input_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  const int stride_height = params.stride_height;
   1515c:	9b16      	ldr	r3, [sp, #88]	; 0x58
   1515e:	9308      	str	r3, [sp, #32]
  const int stride_width = params.stride_width;
   15160:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   15162:	9309      	str	r3, [sp, #36]	; 0x24
  for (int batch = 0; batch < batches; ++batch) {
   15164:	f04f 0b00 	mov.w	fp, #0
   15168:	46d9      	mov	r9, fp
   1516a:	46d3      	mov	fp, sl
   1516c:	9b06      	ldr	r3, [sp, #24]
   1516e:	4599      	cmp	r9, r3
   15170:	f280 8127 	bge.w	153c2 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x37a>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   15174:	f04f 0a00 	mov.w	sl, #0
   15178:	46d8      	mov	r8, fp
   1517a:	46cb      	mov	fp, r9
   1517c:	46d1      	mov	r9, sl
   1517e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   15180:	4599      	cmp	r9, r3
   15182:	f280 8119 	bge.w	153b8 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x370>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   15186:	f04f 0a00 	mov.w	sl, #0
   1518a:	464f      	mov	r7, r9
   1518c:	4653      	mov	r3, sl
   1518e:	46c2      	mov	sl, r8
   15190:	4698      	mov	r8, r3
   15192:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   15194:	4598      	cmp	r8, r3
   15196:	f280 810b 	bge.w	153b0 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x368>
        for (int channel = 0; channel < depth; ++channel) {
   1519a:	f04f 0900 	mov.w	r9, #0
   1519e:	e0ba      	b.n	15316 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2ce>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   151a0:	f000 ff8b 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   151a4:	f000 ff89 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
   151a8:	f000 ff87 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   151ac:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   151ae:	e780      	b.n	150b2 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x6a>
    TFLITE_DCHECK_LT(i, size_);
   151b0:	f000 ff83 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   151b4:	9a25      	ldr	r2, [sp, #148]	; 0x94
   151b6:	e783      	b.n	150c0 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x78>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   151b8:	f000 ff7f 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
   151bc:	f000 ff7d 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   151c0:	9a25      	ldr	r2, [sp, #148]	; 0x94
   151c2:	e787      	b.n	150d4 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x8c>
	return __b;
   151c4:	ab32      	add	r3, sp, #200	; 0xc8
   151c6:	e789      	b.n	150dc <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x94>
    TFLITE_DCHECK_LT(i, size_);
   151c8:	f000 ff77 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   151cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
   151ce:	e78e      	b.n	150ee <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xa6>
    TFLITE_DCHECK_LT(i, size_);
   151d0:	f000 ff73 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   151d4:	9a28      	ldr	r2, [sp, #160]	; 0xa0
   151d6:	e791      	b.n	150fc <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xb4>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   151d8:	f000 ff6f 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
   151dc:	f000 ff6d 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   151e0:	9a28      	ldr	r2, [sp, #160]	; 0xa0
   151e2:	e795      	b.n	15110 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xc8>
   151e4:	ab30      	add	r3, sp, #192	; 0xc0
   151e6:	e797      	b.n	15118 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xd0>
    TFLITE_DCHECK_LT(i, size_);
   151e8:	f000 ff67 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   151ec:	9b20      	ldr	r3, [sp, #128]	; 0x80
   151ee:	930d      	str	r3, [sp, #52]	; 0x34
   151f0:	e79c      	b.n	1512c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xe4>
    TFLITE_DCHECK_LT(i, size_);
   151f2:	f000 ff62 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   151f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
   151f8:	930c      	str	r3, [sp, #48]	; 0x30
   151fa:	e79f      	b.n	1513c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xf4>
    TFLITE_DCHECK_LT(i, size_);
   151fc:	f000 ff5d 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15200:	9b26      	ldr	r3, [sp, #152]	; 0x98
   15202:	930b      	str	r3, [sp, #44]	; 0x2c
   15204:	e7a2      	b.n	1514c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x104>
    TFLITE_DCHECK_LT(i, size_);
   15206:	f000 ff58 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1520a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
   1520c:	930a      	str	r3, [sp, #40]	; 0x28
   1520e:	e7a5      	b.n	1515c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x114>
	return __b;
   15210:	a92e      	add	r1, sp, #184	; 0xb8
   15212:	e099      	b.n	15348 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x300>
	return __b;
   15214:	aa2d      	add	r2, sp, #180	; 0xb4
   15216:	e0a1      	b.n	1535c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x314>
	return __b;
   15218:	aa2b      	add	r2, sp, #172	; 0xac
   1521a:	e0a9      	b.n	15370 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x328>
	return __b;
   1521c:	ab2a      	add	r3, sp, #168	; 0xa8
   1521e:	e0b0      	b.n	15382 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x33a>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   15220:	f000 ff4b 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   15224:	f000 ff49 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   15228:	f000 ff47 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   1522c:	f000 ff45 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   15230:	f000 ff43 	bl	160ba <abort>
               ++filter_y) {
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
                 ++filter_x) {
              const int in_x = in_x_origin + filter_x;
              const int in_y = in_y_origin + filter_y;
              max = std::max(
   15234:	6833      	ldr	r3, [r6, #0]
   15236:	930f      	str	r3, [sp, #60]	; 0x3c
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   15238:	3501      	adds	r5, #1
   1523a:	9b04      	ldr	r3, [sp, #16]
   1523c:	42ab      	cmp	r3, r5
   1523e:	dd2d      	ble.n	1529c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x254>
              const int in_x = in_x_origin + filter_x;
   15240:	9b01      	ldr	r3, [sp, #4]
   15242:	1958      	adds	r0, r3, r5
              const int in_y = in_y_origin + filter_y;
   15244:	9b02      	ldr	r3, [sp, #8]
   15246:	191e      	adds	r6, r3, r4
  inline int32_t DimensionsCount() const { return size_; }
   15248:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   1524a:	2b04      	cmp	r3, #4
   1524c:	d1e8      	bne.n	15220 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1d8>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   1524e:	f1bb 0f00 	cmp.w	fp, #0
   15252:	dbe7      	blt.n	15224 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1dc>
   15254:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15256:	459b      	cmp	fp, r3
   15258:	dae4      	bge.n	15224 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1dc>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   1525a:	2e00      	cmp	r6, #0
   1525c:	dbe4      	blt.n	15228 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e0>
   1525e:	9920      	ldr	r1, [sp, #128]	; 0x80
   15260:	428e      	cmp	r6, r1
   15262:	dae1      	bge.n	15228 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e0>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   15264:	2800      	cmp	r0, #0
   15266:	dbe1      	blt.n	1522c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e4>
   15268:	9a21      	ldr	r2, [sp, #132]	; 0x84
   1526a:	4290      	cmp	r0, r2
   1526c:	dade      	bge.n	1522c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e4>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   1526e:	f1b9 0f00 	cmp.w	r9, #0
   15272:	dbdd      	blt.n	15230 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e8>
   15274:	9b22      	ldr	r3, [sp, #136]	; 0x88
   15276:	4599      	cmp	r9, r3
   15278:	dada      	bge.n	15230 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e8>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   1527a:	fb01 610b 	mla	r1, r1, fp, r6
   1527e:	fb01 0202 	mla	r2, r1, r2, r0
   15282:	fb02 9303 	mla	r3, r2, r3, r9
                  max,
                  input_data[Offset(input_shape, batch, in_y, in_x, channel)]);
   15286:	eb0a 0683 	add.w	r6, sl, r3, lsl #2
      if (__a < __b)
   1528a:	f85a 1023 	ldr.w	r1, [sl, r3, lsl #2]
   1528e:	980f      	ldr	r0, [sp, #60]	; 0x3c
   15290:	f7eb fedc 	bl	104c <__aeabi_fcmplt>
   15294:	2800      	cmp	r0, #0
   15296:	d1cd      	bne.n	15234 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ec>
      return __a;
   15298:	ae0f      	add	r6, sp, #60	; 0x3c
   1529a:	e7cb      	b.n	15234 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ec>
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
   1529c:	3401      	adds	r4, #1
   1529e:	9b05      	ldr	r3, [sp, #20]
   152a0:	42a3      	cmp	r3, r4
   152a2:	dd01      	ble.n	152a8 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x260>
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   152a4:	9d03      	ldr	r5, [sp, #12]
   152a6:	e7c8      	b.n	1523a <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1f2>
            }
          }
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
              ActivationFunctionWithMinMax(max, params.float_activation_min,
   152a8:	980f      	ldr	r0, [sp, #60]	; 0x3c
   152aa:	991c      	ldr	r1, [sp, #112]	; 0x70
                                           params.float_activation_max);
   152ac:	9e1d      	ldr	r6, [sp, #116]	; 0x74
  inline int32_t DimensionsCount() const { return size_; }
   152ae:	9b24      	ldr	r3, [sp, #144]	; 0x90
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   152b0:	2b04      	cmp	r3, #4
   152b2:	d16c      	bne.n	1538e <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x346>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   152b4:	f1bb 0f00 	cmp.w	fp, #0
   152b8:	db6b      	blt.n	15392 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x34a>
   152ba:	9b25      	ldr	r3, [sp, #148]	; 0x94
   152bc:	459b      	cmp	fp, r3
   152be:	da68      	bge.n	15392 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x34a>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   152c0:	2f00      	cmp	r7, #0
   152c2:	db68      	blt.n	15396 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x34e>
   152c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
   152c6:	4297      	cmp	r7, r2
   152c8:	da65      	bge.n	15396 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x34e>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   152ca:	f1b8 0f00 	cmp.w	r8, #0
   152ce:	db64      	blt.n	1539a <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x352>
   152d0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
   152d2:	4598      	cmp	r8, r3
   152d4:	da61      	bge.n	1539a <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x352>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   152d6:	f1b9 0f00 	cmp.w	r9, #0
   152da:	db60      	blt.n	1539e <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x356>
   152dc:	9c28      	ldr	r4, [sp, #160]	; 0xa0
   152de:	45a1      	cmp	r9, r4
   152e0:	da5d      	bge.n	1539e <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x356>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   152e2:	fb02 720b 	mla	r2, r2, fp, r7
   152e6:	fb02 8303 	mla	r3, r2, r3, r8
   152ea:	fb03 9404 	mla	r4, r3, r4, r9
   152ee:	9012      	str	r0, [sp, #72]	; 0x48
   152f0:	9111      	str	r1, [sp, #68]	; 0x44
   152f2:	9610      	str	r6, [sp, #64]	; 0x40
      if (__a < __b)
   152f4:	f7eb feaa 	bl	104c <__aeabi_fcmplt>
   152f8:	2800      	cmp	r0, #0
   152fa:	d152      	bne.n	153a2 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x35a>
      return __a;
   152fc:	ad12      	add	r5, sp, #72	; 0x48
      if (__b < __a)
   152fe:	6829      	ldr	r1, [r5, #0]
   15300:	4630      	mov	r0, r6
   15302:	f7eb fea3 	bl	104c <__aeabi_fcmplt>
   15306:	2800      	cmp	r0, #0
   15308:	d14d      	bne.n	153a6 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x35e>
   1530a:	682b      	ldr	r3, [r5, #0]
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
   1530c:	9a00      	ldr	r2, [sp, #0]
   1530e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
        for (int channel = 0; channel < depth; ++channel) {
   15312:	f109 0901 	add.w	r9, r9, #1
   15316:	9b07      	ldr	r3, [sp, #28]
   15318:	4599      	cmp	r9, r3
   1531a:	da46      	bge.n	153aa <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x362>
              (out_x * stride_width) - params.padding_values.width;
   1531c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1531e:	fb08 f203 	mul.w	r2, r8, r3
   15322:	f9bd 104e 	ldrsh.w	r1, [sp, #78]	; 0x4e
          const int in_x_origin =
   15326:	1a53      	subs	r3, r2, r1
   15328:	9301      	str	r3, [sp, #4]
              (out_y * stride_height) - params.padding_values.height;
   1532a:	9b08      	ldr	r3, [sp, #32]
   1532c:	fb07 f003 	mul.w	r0, r7, r3
   15330:	f9bd 3050 	ldrsh.w	r3, [sp, #80]	; 0x50
          const int in_y_origin =
   15334:	1ac4      	subs	r4, r0, r3
   15336:	9402      	str	r4, [sp, #8]
          const int filter_x_start = std::max(0, -in_x_origin);
   15338:	2400      	movs	r4, #0
   1533a:	942f      	str	r4, [sp, #188]	; 0xbc
   1533c:	1a8a      	subs	r2, r1, r2
   1533e:	922e      	str	r2, [sp, #184]	; 0xb8
      if (__a < __b)
   15340:	42a2      	cmp	r2, r4
   15342:	f73f af65 	bgt.w	15210 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1c8>
      return __a;
   15346:	a92f      	add	r1, sp, #188	; 0xbc
   15348:	6809      	ldr	r1, [r1, #0]
   1534a:	9103      	str	r1, [sp, #12]
              std::min(params.filter_width, input_width - in_x_origin);
   1534c:	990c      	ldr	r1, [sp, #48]	; 0x30
   1534e:	440a      	add	r2, r1
   15350:	922d      	str	r2, [sp, #180]	; 0xb4
      if (__b < __a)
   15352:	9919      	ldr	r1, [sp, #100]	; 0x64
   15354:	428a      	cmp	r2, r1
   15356:	f6ff af5d 	blt.w	15214 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1cc>
      return __a;
   1535a:	aa19      	add	r2, sp, #100	; 0x64
   1535c:	6812      	ldr	r2, [r2, #0]
   1535e:	9204      	str	r2, [sp, #16]
          const int filter_y_start = std::max(0, -in_y_origin);
   15360:	2200      	movs	r2, #0
   15362:	922c      	str	r2, [sp, #176]	; 0xb0
   15364:	1a1b      	subs	r3, r3, r0
   15366:	932b      	str	r3, [sp, #172]	; 0xac
      if (__a < __b)
   15368:	4293      	cmp	r3, r2
   1536a:	f73f af55 	bgt.w	15218 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1d0>
      return __a;
   1536e:	aa2c      	add	r2, sp, #176	; 0xb0
   15370:	6814      	ldr	r4, [r2, #0]
              std::min(params.filter_height, input_height - in_y_origin);
   15372:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   15374:	4413      	add	r3, r2
   15376:	932a      	str	r3, [sp, #168]	; 0xa8
      if (__b < __a)
   15378:	9a18      	ldr	r2, [sp, #96]	; 0x60
   1537a:	4293      	cmp	r3, r2
   1537c:	f6ff af4e 	blt.w	1521c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1d4>
      return __a;
   15380:	ab18      	add	r3, sp, #96	; 0x60
   15382:	681b      	ldr	r3, [r3, #0]
   15384:	9305      	str	r3, [sp, #20]
          float max = std::numeric_limits<float>::lowest();
   15386:	f46f 0300 	mvn.w	r3, #8388608	; 0x800000
   1538a:	930f      	str	r3, [sp, #60]	; 0x3c
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
   1538c:	e787      	b.n	1529e <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x256>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   1538e:	f000 fe94 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   15392:	f000 fe92 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   15396:	f000 fe90 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   1539a:	f000 fe8e 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   1539e:	f000 fe8c 	bl	160ba <abort>
	return __b;
   153a2:	ad11      	add	r5, sp, #68	; 0x44
   153a4:	e7ab      	b.n	152fe <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2b6>
	return __b;
   153a6:	ad10      	add	r5, sp, #64	; 0x40
   153a8:	e7af      	b.n	1530a <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2c2>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   153aa:	f108 0801 	add.w	r8, r8, #1
   153ae:	e6f0      	b.n	15192 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x14a>
   153b0:	46d0      	mov	r8, sl
    for (int out_y = 0; out_y < output_height; ++out_y) {
   153b2:	f107 0901 	add.w	r9, r7, #1
   153b6:	e6e2      	b.n	1517e <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x136>
   153b8:	46d9      	mov	r9, fp
   153ba:	46c3      	mov	fp, r8
  for (int batch = 0; batch < batches; ++batch) {
   153bc:	f109 0901 	add.w	r9, r9, #1
   153c0:	e6d4      	b.n	1516c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x124>
    if (size_ > kMaxSmallSize) {
   153c2:	9b24      	ldr	r3, [sp, #144]	; 0x90
   153c4:	2b05      	cmp	r3, #5
   153c6:	dd03      	ble.n	153d0 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x388>
      delete[] dims_pointer_;
   153c8:	9825      	ldr	r0, [sp, #148]	; 0x94
   153ca:	b108      	cbz	r0, 153d0 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x388>
   153cc:	f000 fe60 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
   153d0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   153d2:	2b05      	cmp	r3, #5
   153d4:	dd03      	ble.n	153de <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x396>
      delete[] dims_pointer_;
   153d6:	981f      	ldr	r0, [sp, #124]	; 0x7c
   153d8:	b108      	cbz	r0, 153de <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x396>
   153da:	f000 fe59 	bl	16090 <_ZdaPv>
                         tflite::micro::GetTensorData<float>(output));
}
   153de:	b035      	add	sp, #212	; 0xd4
   153e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000153e4 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_>:
                                 TfLiteEvalTensor* output) {
   153e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   153e8:	b0b1      	sub	sp, #196	; 0xc4
   153ea:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
   153ec:	9d3b      	ldr	r5, [sp, #236]	; 0xec
  TFLITE_DCHECK(input->type == kTfLiteInt8);
   153ee:	7a21      	ldrb	r1, [r4, #8]
   153f0:	2909      	cmp	r1, #9
   153f2:	f040 80a0 	bne.w	15536 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x152>
  op_params.stride_height = params->stride_height;
   153f6:	6891      	ldr	r1, [r2, #8]
   153f8:	9112      	str	r1, [sp, #72]	; 0x48
  op_params.stride_width = params->stride_width;
   153fa:	6851      	ldr	r1, [r2, #4]
   153fc:	9113      	str	r1, [sp, #76]	; 0x4c
  op_params.filter_height = params->filter_height;
   153fe:	6911      	ldr	r1, [r2, #16]
   15400:	9114      	str	r1, [sp, #80]	; 0x50
  op_params.filter_width = params->filter_width;
   15402:	68d2      	ldr	r2, [r2, #12]
   15404:	9215      	str	r2, [sp, #84]	; 0x54
  op_params.padding_values.height = data->padding.height;
   15406:	685a      	ldr	r2, [r3, #4]
   15408:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
  op_params.padding_values.width = data->padding.width;
   1540c:	681a      	ldr	r2, [r3, #0]
   1540e:	f8ad 203e 	strh.w	r2, [sp, #62]	; 0x3e
  op_params.quantized_activation_min = data->activation_min;
   15412:	691a      	ldr	r2, [r3, #16]
   15414:	9216      	str	r2, [sp, #88]	; 0x58
  op_params.quantized_activation_max = data->activation_max;
   15416:	695b      	ldr	r3, [r3, #20]
   15418:	9317      	str	r3, [sp, #92]	; 0x5c
      op_params, tflite::micro::GetTensorShape(input),
   1541a:	4621      	mov	r1, r4
   1541c:	a81a      	add	r0, sp, #104	; 0x68
   1541e:	f7ff fa7b 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::AveragePool(
   15422:	4620      	mov	r0, r4
   15424:	f7fe fc99 	bl	13d5a <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
   15428:	9004      	str	r0, [sp, #16]
      tflite::micro::GetTensorShape(output),
   1542a:	4629      	mov	r1, r5
   1542c:	a820      	add	r0, sp, #128	; 0x80
   1542e:	f7ff fa73 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::AveragePool(
   15432:	4628      	mov	r0, r5
   15434:	f7fe fc97 	bl	13d66 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
   15438:	9005      	str	r0, [sp, #20]

inline bool AveragePool(const PoolParams& params,
                        const RuntimeShape& input_shape,
                        const int8_t* input_data,
                        const RuntimeShape& output_shape, int8_t* output_data) {
  TFLITE_DCHECK_LE(params.quantized_activation_min,
   1543a:	9a16      	ldr	r2, [sp, #88]	; 0x58
   1543c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   1543e:	429a      	cmp	r2, r3
   15440:	dc7b      	bgt.n	1553a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x156>
  inline int32_t DimensionsCount() const { return size_; }
   15442:	9b1a      	ldr	r3, [sp, #104]	; 0x68
                   params.quantized_activation_max);
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   15444:	2b04      	cmp	r3, #4
   15446:	d17a      	bne.n	1553e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x15a>
   15448:	9b20      	ldr	r3, [sp, #128]	; 0x80
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   1544a:	2b04      	cmp	r3, #4
   1544c:	d179      	bne.n	15542 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x15e>
    TFLITE_DCHECK_LT(i, size_);
   1544e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   15450:	2b00      	cmp	r3, #0
   15452:	dd78      	ble.n	15546 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x162>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15454:	2b05      	cmp	r3, #5
   15456:	dd78      	ble.n	1554a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x166>
   15458:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   1545a:	681b      	ldr	r3, [r3, #0]
    TFLITE_DCHECK_LT(i, size_);
   1545c:	9a20      	ldr	r2, [sp, #128]	; 0x80
   1545e:	2a00      	cmp	r2, #0
   15460:	dd75      	ble.n	1554e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x16a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15462:	2a05      	cmp	r2, #5
   15464:	dd75      	ble.n	15552 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x16e>
   15466:	9a21      	ldr	r2, [sp, #132]	; 0x84
   15468:	6812      	ldr	r2, [r2, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   1546a:	429a      	cmp	r2, r3
   1546c:	d173      	bne.n	15556 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x172>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   1546e:	932f      	str	r3, [sp, #188]	; 0xbc
    TFLITE_DCHECK_LT(i, size_);
   15470:	9a20      	ldr	r2, [sp, #128]	; 0x80
   15472:	2a00      	cmp	r2, #0
   15474:	dd71      	ble.n	1555a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x176>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15476:	2a05      	cmp	r2, #5
   15478:	dd71      	ble.n	1555e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x17a>
   1547a:	9a21      	ldr	r2, [sp, #132]	; 0x84
   1547c:	6812      	ldr	r2, [r2, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   1547e:	922e      	str	r2, [sp, #184]	; 0xb8
      if (__b < __a)
   15480:	4293      	cmp	r3, r2
   15482:	dc6e      	bgt.n	15562 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x17e>
      return __a;
   15484:	ab2f      	add	r3, sp, #188	; 0xbc
   15486:	681b      	ldr	r3, [r3, #0]
   15488:	9306      	str	r3, [sp, #24]
    TFLITE_DCHECK_LT(i, size_);
   1548a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   1548c:	2b03      	cmp	r3, #3
   1548e:	dd6a      	ble.n	15566 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x182>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15490:	2b05      	cmp	r3, #5
   15492:	dd6a      	ble.n	1556a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x186>
   15494:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   15496:	68db      	ldr	r3, [r3, #12]
    TFLITE_DCHECK_LT(i, size_);
   15498:	9a20      	ldr	r2, [sp, #128]	; 0x80
   1549a:	2a03      	cmp	r2, #3
   1549c:	dd67      	ble.n	1556e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x18a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1549e:	2a05      	cmp	r2, #5
   154a0:	dd67      	ble.n	15572 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x18e>
   154a2:	9a21      	ldr	r2, [sp, #132]	; 0x84
   154a4:	68d2      	ldr	r2, [r2, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   154a6:	429a      	cmp	r2, r3
   154a8:	d165      	bne.n	15576 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x192>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   154aa:	932d      	str	r3, [sp, #180]	; 0xb4
    TFLITE_DCHECK_LT(i, size_);
   154ac:	9a20      	ldr	r2, [sp, #128]	; 0x80
   154ae:	2a03      	cmp	r2, #3
   154b0:	dd63      	ble.n	1557a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x196>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   154b2:	2a05      	cmp	r2, #5
   154b4:	dd63      	ble.n	1557e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x19a>
   154b6:	9a21      	ldr	r2, [sp, #132]	; 0x84
   154b8:	68d2      	ldr	r2, [r2, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   154ba:	922c      	str	r2, [sp, #176]	; 0xb0
      if (__b < __a)
   154bc:	4293      	cmp	r3, r2
   154be:	dc60      	bgt.n	15582 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x19e>
      return __a;
   154c0:	ab2d      	add	r3, sp, #180	; 0xb4
   154c2:	681b      	ldr	r3, [r3, #0]
   154c4:	9307      	str	r3, [sp, #28]
    TFLITE_DCHECK_LT(i, size_);
   154c6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   154c8:	2b01      	cmp	r3, #1
   154ca:	dd5c      	ble.n	15586 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1a2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   154cc:	2b05      	cmp	r3, #5
   154ce:	dd5c      	ble.n	1558a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1a6>
   154d0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   154d2:	685b      	ldr	r3, [r3, #4]
   154d4:	930a      	str	r3, [sp, #40]	; 0x28
    TFLITE_DCHECK_LT(i, size_);
   154d6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   154d8:	2b02      	cmp	r3, #2
   154da:	dd59      	ble.n	15590 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1ac>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   154dc:	2b05      	cmp	r3, #5
   154de:	dd59      	ble.n	15594 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1b0>
   154e0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   154e2:	689b      	ldr	r3, [r3, #8]
   154e4:	9309      	str	r3, [sp, #36]	; 0x24
    TFLITE_DCHECK_LT(i, size_);
   154e6:	9b20      	ldr	r3, [sp, #128]	; 0x80
   154e8:	2b01      	cmp	r3, #1
   154ea:	dd56      	ble.n	1559a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1b6>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   154ec:	2b05      	cmp	r3, #5
   154ee:	dd56      	ble.n	1559e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1ba>
   154f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
   154f2:	685b      	ldr	r3, [r3, #4]
   154f4:	9308      	str	r3, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
   154f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
   154f8:	2b02      	cmp	r3, #2
   154fa:	dd53      	ble.n	155a4 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1c0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   154fc:	2b05      	cmp	r3, #5
   154fe:	dd53      	ble.n	155a8 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1c4>
   15500:	9b21      	ldr	r3, [sp, #132]	; 0x84
   15502:	689b      	ldr	r3, [r3, #8]
   15504:	930d      	str	r3, [sp, #52]	; 0x34
  const int depth = MatchingDim(input_shape, 3, output_shape, 3);
  const int input_height = input_shape.Dims(1);
  const int input_width = input_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  const int stride_height = params.stride_height;
   15506:	9b12      	ldr	r3, [sp, #72]	; 0x48
   15508:	930b      	str	r3, [sp, #44]	; 0x2c
  const int stride_width = params.stride_width;
   1550a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   1550c:	930c      	str	r3, [sp, #48]	; 0x30
  for (int batch = 0; batch < batches; ++batch) {
   1550e:	f04f 0800 	mov.w	r8, #0
   15512:	9b06      	ldr	r3, [sp, #24]
   15514:	4598      	cmp	r8, r3
   15516:	f280 8123 	bge.w	15760 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x37c>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   1551a:	2700      	movs	r7, #0
   1551c:	46c6      	mov	lr, r8
   1551e:	46b8      	mov	r8, r7
   15520:	9b08      	ldr	r3, [sp, #32]
   15522:	4598      	cmp	r8, r3
   15524:	f280 8119 	bge.w	1575a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x376>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   15528:	2600      	movs	r6, #0
   1552a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   1552c:	429e      	cmp	r6, r3
   1552e:	f280 8111 	bge.w	15754 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x370>
        for (int channel = 0; channel < depth; ++channel) {
   15532:	2200      	movs	r2, #0
   15534:	e0bc      	b.n	156b0 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x2cc>
  TFLITE_DCHECK(input->type == kTfLiteInt8);
   15536:	f000 fdc0 	bl	160ba <abort>
  TFLITE_DCHECK_LE(params.quantized_activation_min,
   1553a:	f000 fdbe 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   1553e:	f000 fdbc 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   15542:	f000 fdba 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
   15546:	f000 fdb8 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1554a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   1554c:	e786      	b.n	1545c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x78>
    TFLITE_DCHECK_LT(i, size_);
   1554e:	f000 fdb4 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15552:	9a21      	ldr	r2, [sp, #132]	; 0x84
   15554:	e789      	b.n	1546a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x86>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   15556:	f000 fdb0 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
   1555a:	f000 fdae 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1555e:	9a21      	ldr	r2, [sp, #132]	; 0x84
   15560:	e78d      	b.n	1547e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x9a>
	return __b;
   15562:	ab2e      	add	r3, sp, #184	; 0xb8
   15564:	e78f      	b.n	15486 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0xa2>
    TFLITE_DCHECK_LT(i, size_);
   15566:	f000 fda8 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1556a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   1556c:	e794      	b.n	15498 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0xb4>
    TFLITE_DCHECK_LT(i, size_);
   1556e:	f000 fda4 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15572:	9a24      	ldr	r2, [sp, #144]	; 0x90
   15574:	e797      	b.n	154a6 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0xc2>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   15576:	f000 fda0 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
   1557a:	f000 fd9e 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1557e:	9a24      	ldr	r2, [sp, #144]	; 0x90
   15580:	e79b      	b.n	154ba <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0xd6>
   15582:	ab2c      	add	r3, sp, #176	; 0xb0
   15584:	e79d      	b.n	154c2 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0xde>
    TFLITE_DCHECK_LT(i, size_);
   15586:	f000 fd98 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1558a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
   1558c:	930a      	str	r3, [sp, #40]	; 0x28
   1558e:	e7a2      	b.n	154d6 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0xf2>
    TFLITE_DCHECK_LT(i, size_);
   15590:	f000 fd93 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15594:	9b1d      	ldr	r3, [sp, #116]	; 0x74
   15596:	9309      	str	r3, [sp, #36]	; 0x24
   15598:	e7a5      	b.n	154e6 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x102>
    TFLITE_DCHECK_LT(i, size_);
   1559a:	f000 fd8e 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1559e:	9b22      	ldr	r3, [sp, #136]	; 0x88
   155a0:	9308      	str	r3, [sp, #32]
   155a2:	e7a8      	b.n	154f6 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x112>
    TFLITE_DCHECK_LT(i, size_);
   155a4:	f000 fd89 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   155a8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   155aa:	930d      	str	r3, [sp, #52]	; 0x34
   155ac:	e7ab      	b.n	15506 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x122>
	return __b;
   155ae:	a82a      	add	r0, sp, #168	; 0xa8
   155b0:	e097      	b.n	156e2 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x2fe>
	return __b;
   155b2:	a929      	add	r1, sp, #164	; 0xa4
   155b4:	e09f      	b.n	156f6 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x312>
	return __b;
   155b6:	a927      	add	r1, sp, #156	; 0x9c
   155b8:	e0a7      	b.n	1570a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x326>
	return __b;
   155ba:	ab26      	add	r3, sp, #152	; 0x98
   155bc:	e0ae      	b.n	1571c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x338>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   155be:	f000 fd7c 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   155c2:	f000 fd7a 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   155c6:	f000 fd78 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   155ca:	f000 fd76 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   155ce:	f000 fd74 	bl	160ba <abort>
          const int filter_y_start = std::max(0, -in_y_origin);
          const int filter_y_end =
              std::min(params.filter_height, input_height - in_y_origin);
          int32_t acc = 0;
          int filter_count = 0;
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
   155d2:	3101      	adds	r1, #1
   155d4:	9803      	ldr	r0, [sp, #12]
   155d6:	4288      	cmp	r0, r1
   155d8:	dd2f      	ble.n	1563a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x256>
               ++filter_y) {
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   155da:	9801      	ldr	r0, [sp, #4]
   155dc:	9c02      	ldr	r4, [sp, #8]
   155de:	4284      	cmp	r4, r0
   155e0:	ddf7      	ble.n	155d2 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1ee>
                 ++filter_x) {
              const int in_x = in_x_origin + filter_x;
   155e2:	eb0c 0700 	add.w	r7, ip, r0
              const int in_y = in_y_origin + filter_y;
   155e6:	eb09 0a01 	add.w	sl, r9, r1
  inline int32_t DimensionsCount() const { return size_; }
   155ea:	9d1a      	ldr	r5, [sp, #104]	; 0x68
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   155ec:	2d04      	cmp	r5, #4
   155ee:	d1e6      	bne.n	155be <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1da>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   155f0:	f1be 0f00 	cmp.w	lr, #0
   155f4:	dbe5      	blt.n	155c2 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1de>
   155f6:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
   155f8:	45ae      	cmp	lr, r5
   155fa:	dae2      	bge.n	155c2 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1de>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   155fc:	f1ba 0f00 	cmp.w	sl, #0
   15600:	dbe1      	blt.n	155c6 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1e2>
   15602:	f8dd b070 	ldr.w	fp, [sp, #112]	; 0x70
   15606:	45da      	cmp	sl, fp
   15608:	dadd      	bge.n	155c6 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1e2>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   1560a:	2f00      	cmp	r7, #0
   1560c:	dbdd      	blt.n	155ca <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1e6>
   1560e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
   15610:	42af      	cmp	r7, r5
   15612:	dada      	bge.n	155ca <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1e6>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   15614:	2a00      	cmp	r2, #0
   15616:	dbda      	blt.n	155ce <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1ea>
   15618:	9c1e      	ldr	r4, [sp, #120]	; 0x78
   1561a:	42a2      	cmp	r2, r4
   1561c:	dad7      	bge.n	155ce <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1ea>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   1561e:	fb0b aa0e 	mla	sl, fp, lr, sl
   15622:	fb0a 7705 	mla	r7, sl, r5, r7
   15626:	fb07 2404 	mla	r4, r7, r4, r2
              acc +=
                  input_data[Offset(input_shape, batch, in_y, in_x, channel)];
   1562a:	9d04      	ldr	r5, [sp, #16]
   1562c:	572d      	ldrsb	r5, [r5, r4]
              acc +=
   1562e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   15630:	442c      	add	r4, r5
   15632:	940e      	str	r4, [sp, #56]	; 0x38
              filter_count++;
   15634:	3301      	adds	r3, #1
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   15636:	3001      	adds	r0, #1
   15638:	e7d0      	b.n	155dc <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1f8>
            }
          }
          if (filter_count == 0) return false;
   1563a:	2b00      	cmp	r3, #0
   1563c:	f000 8090 	beq.w	15760 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x37c>
          // Round to the closest integer value.
          acc = acc > 0 ? (acc + filter_count / 2) / filter_count
   15640:	990e      	ldr	r1, [sp, #56]	; 0x38
   15642:	2900      	cmp	r1, #0
   15644:	dd6f      	ble.n	15726 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x342>
   15646:	eb03 70d3 	add.w	r0, r3, r3, lsr #31
   1564a:	eb01 0160 	add.w	r1, r1, r0, asr #1
   1564e:	fb91 f3f3 	sdiv	r3, r1, r3
   15652:	930e      	str	r3, [sp, #56]	; 0x38
      if (__a < __b)
   15654:	9916      	ldr	r1, [sp, #88]	; 0x58
   15656:	428b      	cmp	r3, r1
   15658:	db6c      	blt.n	15734 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x350>
      return __a;
   1565a:	ab0e      	add	r3, sp, #56	; 0x38
                        : (acc - filter_count / 2) / filter_count;
          acc = std::max(acc, params.quantized_activation_min);
   1565c:	681b      	ldr	r3, [r3, #0]
   1565e:	930e      	str	r3, [sp, #56]	; 0x38
      if (__b < __a)
   15660:	9917      	ldr	r1, [sp, #92]	; 0x5c
   15662:	428b      	cmp	r3, r1
   15664:	dc68      	bgt.n	15738 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x354>
      return __a;
   15666:	ab0e      	add	r3, sp, #56	; 0x38
          acc = std::min(acc, params.quantized_activation_max);
   15668:	681c      	ldr	r4, [r3, #0]
   1566a:	940e      	str	r4, [sp, #56]	; 0x38
  inline int32_t DimensionsCount() const { return size_; }
   1566c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   1566e:	2b04      	cmp	r3, #4
   15670:	d164      	bne.n	1573c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x358>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   15672:	f1be 0f00 	cmp.w	lr, #0
   15676:	db63      	blt.n	15740 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x35c>
   15678:	9b21      	ldr	r3, [sp, #132]	; 0x84
   1567a:	459e      	cmp	lr, r3
   1567c:	da60      	bge.n	15740 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x35c>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   1567e:	f1b8 0f00 	cmp.w	r8, #0
   15682:	db5f      	blt.n	15744 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x360>
   15684:	9822      	ldr	r0, [sp, #136]	; 0x88
   15686:	4580      	cmp	r8, r0
   15688:	da5c      	bge.n	15744 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x360>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   1568a:	2e00      	cmp	r6, #0
   1568c:	db5c      	blt.n	15748 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x364>
   1568e:	9923      	ldr	r1, [sp, #140]	; 0x8c
   15690:	428e      	cmp	r6, r1
   15692:	da59      	bge.n	15748 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x364>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   15694:	2a00      	cmp	r2, #0
   15696:	db59      	blt.n	1574c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x368>
   15698:	9b24      	ldr	r3, [sp, #144]	; 0x90
   1569a:	429a      	cmp	r2, r3
   1569c:	da56      	bge.n	1574c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x368>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   1569e:	fb00 800e 	mla	r0, r0, lr, r8
   156a2:	fb00 6101 	mla	r1, r0, r1, r6
   156a6:	fb01 2303 	mla	r3, r1, r3, r2
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
   156aa:	9905      	ldr	r1, [sp, #20]
   156ac:	54cc      	strb	r4, [r1, r3]
        for (int channel = 0; channel < depth; ++channel) {
   156ae:	3201      	adds	r2, #1
   156b0:	9b07      	ldr	r3, [sp, #28]
   156b2:	429a      	cmp	r2, r3
   156b4:	da4c      	bge.n	15750 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x36c>
              (out_x * stride_width) - params.padding_values.width;
   156b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   156b8:	fb06 f103 	mul.w	r1, r6, r3
   156bc:	f9bd 003e 	ldrsh.w	r0, [sp, #62]	; 0x3e
          const int in_x_origin =
   156c0:	eba1 0c00 	sub.w	ip, r1, r0
              (out_y * stride_height) - params.padding_values.height;
   156c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   156c6:	fb08 f403 	mul.w	r4, r8, r3
   156ca:	f9bd 3040 	ldrsh.w	r3, [sp, #64]	; 0x40
          const int in_y_origin =
   156ce:	eba4 0903 	sub.w	r9, r4, r3
          const int filter_x_start = std::max(0, -in_x_origin);
   156d2:	2500      	movs	r5, #0
   156d4:	952b      	str	r5, [sp, #172]	; 0xac
   156d6:	1a41      	subs	r1, r0, r1
   156d8:	912a      	str	r1, [sp, #168]	; 0xa8
      if (__a < __b)
   156da:	42a9      	cmp	r1, r5
   156dc:	f73f af67 	bgt.w	155ae <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1ca>
      return __a;
   156e0:	a82b      	add	r0, sp, #172	; 0xac
   156e2:	6800      	ldr	r0, [r0, #0]
   156e4:	9001      	str	r0, [sp, #4]
              std::min(params.filter_width, input_width - in_x_origin);
   156e6:	9809      	ldr	r0, [sp, #36]	; 0x24
   156e8:	4401      	add	r1, r0
   156ea:	9129      	str	r1, [sp, #164]	; 0xa4
      if (__b < __a)
   156ec:	9815      	ldr	r0, [sp, #84]	; 0x54
   156ee:	4281      	cmp	r1, r0
   156f0:	f6ff af5f 	blt.w	155b2 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1ce>
      return __a;
   156f4:	a915      	add	r1, sp, #84	; 0x54
   156f6:	6809      	ldr	r1, [r1, #0]
   156f8:	9102      	str	r1, [sp, #8]
          const int filter_y_start = std::max(0, -in_y_origin);
   156fa:	2100      	movs	r1, #0
   156fc:	9128      	str	r1, [sp, #160]	; 0xa0
   156fe:	1b1b      	subs	r3, r3, r4
   15700:	9327      	str	r3, [sp, #156]	; 0x9c
      if (__a < __b)
   15702:	428b      	cmp	r3, r1
   15704:	f73f af57 	bgt.w	155b6 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1d2>
      return __a;
   15708:	a928      	add	r1, sp, #160	; 0xa0
   1570a:	6809      	ldr	r1, [r1, #0]
              std::min(params.filter_height, input_height - in_y_origin);
   1570c:	980a      	ldr	r0, [sp, #40]	; 0x28
   1570e:	4403      	add	r3, r0
   15710:	9326      	str	r3, [sp, #152]	; 0x98
      if (__b < __a)
   15712:	9814      	ldr	r0, [sp, #80]	; 0x50
   15714:	4283      	cmp	r3, r0
   15716:	f6ff af50 	blt.w	155ba <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1d6>
      return __a;
   1571a:	ab14      	add	r3, sp, #80	; 0x50
   1571c:	681b      	ldr	r3, [r3, #0]
   1571e:	9303      	str	r3, [sp, #12]
          int32_t acc = 0;
   15720:	2300      	movs	r3, #0
   15722:	930e      	str	r3, [sp, #56]	; 0x38
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
   15724:	e756      	b.n	155d4 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1f0>
                        : (acc - filter_count / 2) / filter_count;
   15726:	eb03 70d3 	add.w	r0, r3, r3, lsr #31
   1572a:	eba1 0160 	sub.w	r1, r1, r0, asr #1
          acc = acc > 0 ? (acc + filter_count / 2) / filter_count
   1572e:	fb91 f3f3 	sdiv	r3, r1, r3
   15732:	e78e      	b.n	15652 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x26e>
	return __b;
   15734:	ab16      	add	r3, sp, #88	; 0x58
   15736:	e791      	b.n	1565c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x278>
	return __b;
   15738:	ab17      	add	r3, sp, #92	; 0x5c
   1573a:	e795      	b.n	15668 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x284>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   1573c:	f000 fcbd 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   15740:	f000 fcbb 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   15744:	f000 fcb9 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   15748:	f000 fcb7 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   1574c:	f000 fcb5 	bl	160ba <abort>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   15750:	3601      	adds	r6, #1
   15752:	e6ea      	b.n	1552a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x146>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   15754:	f108 0801 	add.w	r8, r8, #1
   15758:	e6e2      	b.n	15520 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x13c>
  for (int batch = 0; batch < batches; ++batch) {
   1575a:	f10e 0801 	add.w	r8, lr, #1
   1575e:	e6d8      	b.n	15512 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x12e>
    if (size_ > kMaxSmallSize) {
   15760:	9b20      	ldr	r3, [sp, #128]	; 0x80
   15762:	2b05      	cmp	r3, #5
   15764:	dd03      	ble.n	1576e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x38a>
      delete[] dims_pointer_;
   15766:	9821      	ldr	r0, [sp, #132]	; 0x84
   15768:	b108      	cbz	r0, 1576e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x38a>
   1576a:	f000 fc91 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
   1576e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   15770:	2b05      	cmp	r3, #5
   15772:	dd03      	ble.n	1577c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x398>
      delete[] dims_pointer_;
   15774:	981b      	ldr	r0, [sp, #108]	; 0x6c
   15776:	b108      	cbz	r0, 1577c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x398>
   15778:	f000 fc8a 	bl	16090 <_ZdaPv>
}
   1577c:	b031      	add	sp, #196	; 0xc4
   1577e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00015782 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_>:

void MaxPoolingEvalQuantized(TfLiteContext* context, TfLiteNode* node,
                             TfLitePoolParams* params,
                             const OpDataPooling* data,
                             const TfLiteEvalTensor* input,
                             TfLiteEvalTensor* output) {
   15782:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15786:	b0b1      	sub	sp, #196	; 0xc4
   15788:	9d3a      	ldr	r5, [sp, #232]	; 0xe8
   1578a:	9c3b      	ldr	r4, [sp, #236]	; 0xec
  tflite::PoolParams op_params;
  op_params.stride_height = params->stride_height;
   1578c:	6891      	ldr	r1, [r2, #8]
   1578e:	9111      	str	r1, [sp, #68]	; 0x44
  op_params.stride_width = params->stride_width;
   15790:	6851      	ldr	r1, [r2, #4]
   15792:	9112      	str	r1, [sp, #72]	; 0x48
  op_params.filter_height = params->filter_height;
   15794:	6911      	ldr	r1, [r2, #16]
   15796:	9113      	str	r1, [sp, #76]	; 0x4c
  op_params.filter_width = params->filter_width;
   15798:	68d2      	ldr	r2, [r2, #12]
   1579a:	9214      	str	r2, [sp, #80]	; 0x50
  op_params.padding_values.height = data->padding.height;
   1579c:	685a      	ldr	r2, [r3, #4]
   1579e:	f8ad 203c 	strh.w	r2, [sp, #60]	; 0x3c
  op_params.padding_values.width = data->padding.width;
   157a2:	681a      	ldr	r2, [r3, #0]
   157a4:	f8ad 203a 	strh.w	r2, [sp, #58]	; 0x3a
  op_params.quantized_activation_min = data->activation_min;
   157a8:	691a      	ldr	r2, [r3, #16]
   157aa:	9215      	str	r2, [sp, #84]	; 0x54
  op_params.quantized_activation_max = data->activation_max;
   157ac:	695b      	ldr	r3, [r3, #20]
   157ae:	9316      	str	r3, [sp, #88]	; 0x58

  reference_integer_ops::MaxPool(op_params,
                                 tflite::micro::GetTensorShape(input),
   157b0:	4629      	mov	r1, r5
   157b2:	a819      	add	r0, sp, #100	; 0x64
   157b4:	f7ff f8b0 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::MaxPool(op_params,
   157b8:	4628      	mov	r0, r5
   157ba:	f7fe face 	bl	13d5a <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
   157be:	4681      	mov	r9, r0
                                 tflite::micro::GetTensorData<int8_t>(input),
                                 tflite::micro::GetTensorShape(output),
   157c0:	4621      	mov	r1, r4
   157c2:	a81f      	add	r0, sp, #124	; 0x7c
   157c4:	f7ff f8a8 	bl	14918 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::MaxPool(op_params,
   157c8:	4620      	mov	r0, r4
   157ca:	f7fe facc 	bl	13d66 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
   157ce:	9000      	str	r0, [sp, #0]
}

inline void MaxPool(const PoolParams& params, const RuntimeShape& input_shape,
                    const int8_t* input_data, const RuntimeShape& output_shape,
                    int8_t* output_data) {
  TFLITE_DCHECK_LE(params.quantized_activation_min,
   157d0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   157d2:	9b16      	ldr	r3, [sp, #88]	; 0x58
   157d4:	429a      	cmp	r2, r3
   157d6:	f300 8081 	bgt.w	158dc <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x15a>
                   params.quantized_activation_max);
  TFLITE_DCHECK_GE(params.quantized_activation_min,
   157da:	f112 0f80 	cmn.w	r2, #128	; 0x80
   157de:	db7f      	blt.n	158e0 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x15e>
                   std::numeric_limits<int8_t>::min());
  TFLITE_DCHECK_LE(params.quantized_activation_max,
   157e0:	2b7f      	cmp	r3, #127	; 0x7f
   157e2:	dc7f      	bgt.n	158e4 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x162>
  inline int32_t DimensionsCount() const { return size_; }
   157e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
                   std::numeric_limits<int8_t>::max());
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   157e6:	2b04      	cmp	r3, #4
   157e8:	d17e      	bne.n	158e8 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x166>
   157ea:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   157ec:	2b04      	cmp	r3, #4
   157ee:	d17d      	bne.n	158ec <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x16a>
    TFLITE_DCHECK_LT(i, size_);
   157f0:	9b19      	ldr	r3, [sp, #100]	; 0x64
   157f2:	2b00      	cmp	r3, #0
   157f4:	dd7c      	ble.n	158f0 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x16e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   157f6:	2b05      	cmp	r3, #5
   157f8:	dd7c      	ble.n	158f4 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x172>
   157fa:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   157fc:	681b      	ldr	r3, [r3, #0]
    TFLITE_DCHECK_LT(i, size_);
   157fe:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   15800:	2a00      	cmp	r2, #0
   15802:	dd79      	ble.n	158f8 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x176>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15804:	2a05      	cmp	r2, #5
   15806:	dd79      	ble.n	158fc <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x17a>
   15808:	9a20      	ldr	r2, [sp, #128]	; 0x80
   1580a:	6812      	ldr	r2, [r2, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   1580c:	429a      	cmp	r2, r3
   1580e:	d177      	bne.n	15900 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x17e>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   15810:	932f      	str	r3, [sp, #188]	; 0xbc
    TFLITE_DCHECK_LT(i, size_);
   15812:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   15814:	2a00      	cmp	r2, #0
   15816:	dd75      	ble.n	15904 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x182>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15818:	2a05      	cmp	r2, #5
   1581a:	dd75      	ble.n	15908 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x186>
   1581c:	9a20      	ldr	r2, [sp, #128]	; 0x80
   1581e:	6812      	ldr	r2, [r2, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   15820:	922e      	str	r2, [sp, #184]	; 0xb8
      if (__b < __a)
   15822:	4293      	cmp	r3, r2
   15824:	dc72      	bgt.n	1590c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x18a>
      return __a;
   15826:	ab2f      	add	r3, sp, #188	; 0xbc
   15828:	681b      	ldr	r3, [r3, #0]
   1582a:	9304      	str	r3, [sp, #16]
    TFLITE_DCHECK_LT(i, size_);
   1582c:	9b19      	ldr	r3, [sp, #100]	; 0x64
   1582e:	2b03      	cmp	r3, #3
   15830:	dd6e      	ble.n	15910 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x18e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15832:	2b05      	cmp	r3, #5
   15834:	dd6e      	ble.n	15914 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x192>
   15836:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   15838:	68db      	ldr	r3, [r3, #12]
    TFLITE_DCHECK_LT(i, size_);
   1583a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   1583c:	2a03      	cmp	r2, #3
   1583e:	dd6b      	ble.n	15918 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x196>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15840:	2a05      	cmp	r2, #5
   15842:	dd6b      	ble.n	1591c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x19a>
   15844:	9a20      	ldr	r2, [sp, #128]	; 0x80
   15846:	68d2      	ldr	r2, [r2, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   15848:	429a      	cmp	r2, r3
   1584a:	d169      	bne.n	15920 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x19e>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   1584c:	932d      	str	r3, [sp, #180]	; 0xb4
    TFLITE_DCHECK_LT(i, size_);
   1584e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   15850:	2a03      	cmp	r2, #3
   15852:	dd67      	ble.n	15924 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1a2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15854:	2a05      	cmp	r2, #5
   15856:	dd67      	ble.n	15928 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1a6>
   15858:	9a20      	ldr	r2, [sp, #128]	; 0x80
   1585a:	68d2      	ldr	r2, [r2, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   1585c:	922c      	str	r2, [sp, #176]	; 0xb0
      if (__b < __a)
   1585e:	4293      	cmp	r3, r2
   15860:	dc64      	bgt.n	1592c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1aa>
      return __a;
   15862:	ab2d      	add	r3, sp, #180	; 0xb4
   15864:	681b      	ldr	r3, [r3, #0]
   15866:	9307      	str	r3, [sp, #28]
    TFLITE_DCHECK_LT(i, size_);
   15868:	9b19      	ldr	r3, [sp, #100]	; 0x64
   1586a:	2b01      	cmp	r3, #1
   1586c:	dd60      	ble.n	15930 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ae>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1586e:	2b05      	cmp	r3, #5
   15870:	dd60      	ble.n	15934 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1b2>
   15872:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   15874:	685b      	ldr	r3, [r3, #4]
   15876:	9306      	str	r3, [sp, #24]
    TFLITE_DCHECK_LT(i, size_);
   15878:	9b19      	ldr	r3, [sp, #100]	; 0x64
   1587a:	2b02      	cmp	r3, #2
   1587c:	dd5d      	ble.n	1593a <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1b8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1587e:	2b05      	cmp	r3, #5
   15880:	dd5d      	ble.n	1593e <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1bc>
   15882:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   15884:	689b      	ldr	r3, [r3, #8]
   15886:	9305      	str	r3, [sp, #20]
    TFLITE_DCHECK_LT(i, size_);
   15888:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1588a:	2b01      	cmp	r3, #1
   1588c:	dd5a      	ble.n	15944 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1c2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1588e:	2b05      	cmp	r3, #5
   15890:	dd5a      	ble.n	15948 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1c6>
   15892:	9b20      	ldr	r3, [sp, #128]	; 0x80
   15894:	685b      	ldr	r3, [r3, #4]
   15896:	930b      	str	r3, [sp, #44]	; 0x2c
    TFLITE_DCHECK_LT(i, size_);
   15898:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1589a:	2b02      	cmp	r3, #2
   1589c:	dd57      	ble.n	1594e <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1cc>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1589e:	2b05      	cmp	r3, #5
   158a0:	dd57      	ble.n	15952 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1d0>
   158a2:	9b20      	ldr	r3, [sp, #128]	; 0x80
   158a4:	689b      	ldr	r3, [r3, #8]
   158a6:	930a      	str	r3, [sp, #40]	; 0x28
  const int depth = MatchingDim(input_shape, 3, output_shape, 3);
  const int input_height = input_shape.Dims(1);
  const int input_width = input_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  const int stride_height = params.stride_height;
   158a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
   158aa:	9308      	str	r3, [sp, #32]
  const int stride_width = params.stride_width;
   158ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
   158ae:	9309      	str	r3, [sp, #36]	; 0x24
  for (int batch = 0; batch < batches; ++batch) {
   158b0:	f04f 0c00 	mov.w	ip, #0
   158b4:	46c8      	mov	r8, r9
   158b6:	46e1      	mov	r9, ip
   158b8:	9b04      	ldr	r3, [sp, #16]
   158ba:	4599      	cmp	r9, r3
   158bc:	f280 812b 	bge.w	15b16 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x394>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   158c0:	2700      	movs	r7, #0
   158c2:	46c6      	mov	lr, r8
   158c4:	46b8      	mov	r8, r7
   158c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   158c8:	4598      	cmp	r8, r3
   158ca:	f280 8120 	bge.w	15b0e <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x38c>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   158ce:	2600      	movs	r6, #0
   158d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   158d2:	429e      	cmp	r6, r3
   158d4:	f280 8118 	bge.w	15b08 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x386>
        for (int channel = 0; channel < depth; ++channel) {
   158d8:	2300      	movs	r3, #0
   158da:	e0c7      	b.n	15a6c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2ea>
  TFLITE_DCHECK_LE(params.quantized_activation_min,
   158dc:	f000 fbed 	bl	160ba <abort>
  TFLITE_DCHECK_GE(params.quantized_activation_min,
   158e0:	f000 fbeb 	bl	160ba <abort>
  TFLITE_DCHECK_LE(params.quantized_activation_max,
   158e4:	f000 fbe9 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   158e8:	f000 fbe7 	bl	160ba <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   158ec:	f000 fbe5 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
   158f0:	f000 fbe3 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   158f4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   158f6:	e782      	b.n	157fe <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x7c>
    TFLITE_DCHECK_LT(i, size_);
   158f8:	f000 fbdf 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   158fc:	9a20      	ldr	r2, [sp, #128]	; 0x80
   158fe:	e785      	b.n	1580c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x8a>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   15900:	f000 fbdb 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
   15904:	f000 fbd9 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15908:	9a20      	ldr	r2, [sp, #128]	; 0x80
   1590a:	e789      	b.n	15820 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x9e>
	return __b;
   1590c:	ab2e      	add	r3, sp, #184	; 0xb8
   1590e:	e78b      	b.n	15828 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xa6>
    TFLITE_DCHECK_LT(i, size_);
   15910:	f000 fbd3 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15914:	9b1d      	ldr	r3, [sp, #116]	; 0x74
   15916:	e790      	b.n	1583a <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xb8>
    TFLITE_DCHECK_LT(i, size_);
   15918:	f000 fbcf 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1591c:	9a23      	ldr	r2, [sp, #140]	; 0x8c
   1591e:	e793      	b.n	15848 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xc6>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   15920:	f000 fbcb 	bl	160ba <abort>
    TFLITE_DCHECK_LT(i, size_);
   15924:	f000 fbc9 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15928:	9a23      	ldr	r2, [sp, #140]	; 0x8c
   1592a:	e797      	b.n	1585c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xda>
   1592c:	ab2c      	add	r3, sp, #176	; 0xb0
   1592e:	e799      	b.n	15864 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xe2>
    TFLITE_DCHECK_LT(i, size_);
   15930:	f000 fbc3 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15934:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   15936:	9306      	str	r3, [sp, #24]
   15938:	e79e      	b.n	15878 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xf6>
    TFLITE_DCHECK_LT(i, size_);
   1593a:	f000 fbbe 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1593e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
   15940:	9305      	str	r3, [sp, #20]
   15942:	e7a1      	b.n	15888 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x106>
    TFLITE_DCHECK_LT(i, size_);
   15944:	f000 fbb9 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15948:	9b21      	ldr	r3, [sp, #132]	; 0x84
   1594a:	930b      	str	r3, [sp, #44]	; 0x2c
   1594c:	e7a4      	b.n	15898 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x116>
    TFLITE_DCHECK_LT(i, size_);
   1594e:	f000 fbb4 	bl	160ba <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15952:	9b22      	ldr	r3, [sp, #136]	; 0x88
   15954:	930a      	str	r3, [sp, #40]	; 0x28
   15956:	e7a7      	b.n	158a8 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x126>
	return __b;
   15958:	aa2a      	add	r2, sp, #168	; 0xa8
   1595a:	e0a0      	b.n	15a9e <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x31c>
	return __b;
   1595c:	aa29      	add	r2, sp, #164	; 0xa4
   1595e:	e0a8      	b.n	15ab2 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x330>
	return __b;
   15960:	a927      	add	r1, sp, #156	; 0x9c
   15962:	e0b0      	b.n	15ac6 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x344>
	return __b;
   15964:	aa26      	add	r2, sp, #152	; 0x98
   15966:	e0b7      	b.n	15ad8 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x356>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   15968:	f000 fba7 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   1596c:	f000 fba5 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   15970:	f000 fba3 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   15974:	f000 fba1 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   15978:	f000 fb9f 	bl	160ba <abort>
               ++filter_y) {
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
                 ++filter_x) {
              const int in_x = in_x_origin + filter_x;
              const int in_y = in_y_origin + filter_y;
              max = std::max(
   1597c:	f994 2000 	ldrsb.w	r2, [r4]
   15980:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   15984:	3001      	adds	r0, #1
   15986:	9a02      	ldr	r2, [sp, #8]
   15988:	4282      	cmp	r2, r0
   1598a:	dd2d      	ble.n	159e8 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x266>
              const int in_x = in_x_origin + filter_x;
   1598c:	eb0c 0400 	add.w	r4, ip, r0
              const int in_y = in_y_origin + filter_y;
   15990:	eb0a 0701 	add.w	r7, sl, r1
  inline int32_t DimensionsCount() const { return size_; }
   15994:	9d19      	ldr	r5, [sp, #100]	; 0x64
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   15996:	2d04      	cmp	r5, #4
   15998:	d1e6      	bne.n	15968 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e6>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   1599a:	f1b9 0f00 	cmp.w	r9, #0
   1599e:	dbe5      	blt.n	1596c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ea>
   159a0:	9d1a      	ldr	r5, [sp, #104]	; 0x68
   159a2:	45a9      	cmp	r9, r5
   159a4:	dae2      	bge.n	1596c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ea>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   159a6:	2f00      	cmp	r7, #0
   159a8:	dbe2      	blt.n	15970 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ee>
   159aa:	f8dd b06c 	ldr.w	fp, [sp, #108]	; 0x6c
   159ae:	455f      	cmp	r7, fp
   159b0:	dade      	bge.n	15970 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ee>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   159b2:	2c00      	cmp	r4, #0
   159b4:	dbde      	blt.n	15974 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1f2>
   159b6:	9d1c      	ldr	r5, [sp, #112]	; 0x70
   159b8:	42ac      	cmp	r4, r5
   159ba:	dadb      	bge.n	15974 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1f2>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   159bc:	2b00      	cmp	r3, #0
   159be:	dbdb      	blt.n	15978 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1f6>
   159c0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
   159c2:	4293      	cmp	r3, r2
   159c4:	dad8      	bge.n	15978 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1f6>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   159c6:	fb0b 7709 	mla	r7, fp, r9, r7
   159ca:	fb07 4405 	mla	r4, r7, r5, r4
   159ce:	fb04 3202 	mla	r2, r4, r2, r3
                  max,
                  input_data[Offset(input_shape, batch, in_y, in_x, channel)]);
   159d2:	eb0e 0402 	add.w	r4, lr, r2
      if (__a < __b)
   159d6:	f99d 5037 	ldrsb.w	r5, [sp, #55]	; 0x37
   159da:	f91e 2002 	ldrsb.w	r2, [lr, r2]
   159de:	4295      	cmp	r5, r2
   159e0:	dbcc      	blt.n	1597c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1fa>
      return __a;
   159e2:	f10d 0437 	add.w	r4, sp, #55	; 0x37
   159e6:	e7c9      	b.n	1597c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1fa>
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
   159e8:	3101      	adds	r1, #1
   159ea:	9a03      	ldr	r2, [sp, #12]
   159ec:	428a      	cmp	r2, r1
   159ee:	dd01      	ble.n	159f4 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x272>
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   159f0:	9801      	ldr	r0, [sp, #4]
   159f2:	e7c8      	b.n	15986 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x204>
            }
          }
          max = std::max<int8_t>(max, params.quantized_activation_min);
   159f4:	f99d 2054 	ldrsb.w	r2, [sp, #84]	; 0x54
   159f8:	f88d 2097 	strb.w	r2, [sp, #151]	; 0x97
      if (__a < __b)
   159fc:	f99d 1037 	ldrsb.w	r1, [sp, #55]	; 0x37
   15a00:	428a      	cmp	r2, r1
   15a02:	dc6f      	bgt.n	15ae4 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x362>
      return __a;
   15a04:	f10d 0237 	add.w	r2, sp, #55	; 0x37
   15a08:	f992 1000 	ldrsb.w	r1, [r2]
   15a0c:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
          max = std::min<int8_t>(max, params.quantized_activation_max);
   15a10:	f99d 2058 	ldrsb.w	r2, [sp, #88]	; 0x58
   15a14:	f88d 2096 	strb.w	r2, [sp, #150]	; 0x96
      if (__b < __a)
   15a18:	4291      	cmp	r1, r2
   15a1a:	dc66      	bgt.n	15aea <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x368>
      return __a;
   15a1c:	f10d 0237 	add.w	r2, sp, #55	; 0x37
   15a20:	f992 4000 	ldrsb.w	r4, [r2]
   15a24:	f88d 4037 	strb.w	r4, [sp, #55]	; 0x37
  inline int32_t DimensionsCount() const { return size_; }
   15a28:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   15a2a:	2a04      	cmp	r2, #4
   15a2c:	d160      	bne.n	15af0 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x36e>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   15a2e:	f1b9 0f00 	cmp.w	r9, #0
   15a32:	db5f      	blt.n	15af4 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x372>
   15a34:	9a20      	ldr	r2, [sp, #128]	; 0x80
   15a36:	4591      	cmp	r9, r2
   15a38:	da5c      	bge.n	15af4 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x372>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   15a3a:	f1b8 0f00 	cmp.w	r8, #0
   15a3e:	db5b      	blt.n	15af8 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x376>
   15a40:	9821      	ldr	r0, [sp, #132]	; 0x84
   15a42:	4580      	cmp	r8, r0
   15a44:	da58      	bge.n	15af8 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x376>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   15a46:	2e00      	cmp	r6, #0
   15a48:	db58      	blt.n	15afc <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x37a>
   15a4a:	9922      	ldr	r1, [sp, #136]	; 0x88
   15a4c:	428e      	cmp	r6, r1
   15a4e:	da55      	bge.n	15afc <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x37a>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   15a50:	2b00      	cmp	r3, #0
   15a52:	db55      	blt.n	15b00 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x37e>
   15a54:	9a23      	ldr	r2, [sp, #140]	; 0x8c
   15a56:	4293      	cmp	r3, r2
   15a58:	da52      	bge.n	15b00 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x37e>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   15a5a:	fb00 8009 	mla	r0, r0, r9, r8
   15a5e:	fb00 6101 	mla	r1, r0, r1, r6
   15a62:	fb01 3202 	mla	r2, r1, r2, r3
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
   15a66:	9900      	ldr	r1, [sp, #0]
   15a68:	548c      	strb	r4, [r1, r2]
        for (int channel = 0; channel < depth; ++channel) {
   15a6a:	3301      	adds	r3, #1
   15a6c:	9a07      	ldr	r2, [sp, #28]
   15a6e:	4293      	cmp	r3, r2
   15a70:	da48      	bge.n	15b04 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x382>
              (out_x * stride_width) - params.padding_values.width;
   15a72:	9a09      	ldr	r2, [sp, #36]	; 0x24
   15a74:	fb06 f002 	mul.w	r0, r6, r2
   15a78:	f9bd 203a 	ldrsh.w	r2, [sp, #58]	; 0x3a
          const int in_x_origin =
   15a7c:	eba0 0c02 	sub.w	ip, r0, r2
              (out_y * stride_height) - params.padding_values.height;
   15a80:	9908      	ldr	r1, [sp, #32]
   15a82:	fb08 f401 	mul.w	r4, r8, r1
   15a86:	f9bd 103c 	ldrsh.w	r1, [sp, #60]	; 0x3c
          const int in_y_origin =
   15a8a:	eba4 0a01 	sub.w	sl, r4, r1
          const int filter_x_start = std::max(0, -in_x_origin);
   15a8e:	2500      	movs	r5, #0
   15a90:	952b      	str	r5, [sp, #172]	; 0xac
   15a92:	1a10      	subs	r0, r2, r0
   15a94:	902a      	str	r0, [sp, #168]	; 0xa8
      if (__a < __b)
   15a96:	42a8      	cmp	r0, r5
   15a98:	f73f af5e 	bgt.w	15958 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1d6>
      return __a;
   15a9c:	aa2b      	add	r2, sp, #172	; 0xac
   15a9e:	6812      	ldr	r2, [r2, #0]
   15aa0:	9201      	str	r2, [sp, #4]
              std::min(params.filter_width, input_width - in_x_origin);
   15aa2:	9a05      	ldr	r2, [sp, #20]
   15aa4:	4410      	add	r0, r2
   15aa6:	9029      	str	r0, [sp, #164]	; 0xa4
      if (__b < __a)
   15aa8:	9a14      	ldr	r2, [sp, #80]	; 0x50
   15aaa:	4290      	cmp	r0, r2
   15aac:	f6ff af56 	blt.w	1595c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1da>
      return __a;
   15ab0:	aa14      	add	r2, sp, #80	; 0x50
   15ab2:	6812      	ldr	r2, [r2, #0]
   15ab4:	9202      	str	r2, [sp, #8]
          const int filter_y_start = std::max(0, -in_y_origin);
   15ab6:	2200      	movs	r2, #0
   15ab8:	9228      	str	r2, [sp, #160]	; 0xa0
   15aba:	1b0a      	subs	r2, r1, r4
   15abc:	9227      	str	r2, [sp, #156]	; 0x9c
      if (__a < __b)
   15abe:	2a00      	cmp	r2, #0
   15ac0:	f73f af4e 	bgt.w	15960 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1de>
      return __a;
   15ac4:	a928      	add	r1, sp, #160	; 0xa0
   15ac6:	6809      	ldr	r1, [r1, #0]
              std::min(params.filter_height, input_height - in_y_origin);
   15ac8:	9806      	ldr	r0, [sp, #24]
   15aca:	4402      	add	r2, r0
   15acc:	9226      	str	r2, [sp, #152]	; 0x98
      if (__b < __a)
   15ace:	9813      	ldr	r0, [sp, #76]	; 0x4c
   15ad0:	4282      	cmp	r2, r0
   15ad2:	f6ff af47 	blt.w	15964 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e2>
      return __a;
   15ad6:	aa13      	add	r2, sp, #76	; 0x4c
   15ad8:	6812      	ldr	r2, [r2, #0]
   15ada:	9203      	str	r2, [sp, #12]
          int8_t max = std::numeric_limits<int8_t>::lowest();
   15adc:	2280      	movs	r2, #128	; 0x80
   15ade:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
   15ae2:	e782      	b.n	159ea <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x268>
	return __b;
   15ae4:	f10d 0297 	add.w	r2, sp, #151	; 0x97
   15ae8:	e78e      	b.n	15a08 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x286>
	return __b;
   15aea:	f10d 0296 	add.w	r2, sp, #150	; 0x96
   15aee:	e797      	b.n	15a20 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x29e>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   15af0:	f000 fae3 	bl	160ba <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   15af4:	f000 fae1 	bl	160ba <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   15af8:	f000 fadf 	bl	160ba <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   15afc:	f000 fadd 	bl	160ba <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   15b00:	f000 fadb 	bl	160ba <abort>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   15b04:	3601      	adds	r6, #1
   15b06:	e6e3      	b.n	158d0 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x14e>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   15b08:	f108 0801 	add.w	r8, r8, #1
   15b0c:	e6db      	b.n	158c6 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x144>
   15b0e:	46f0      	mov	r8, lr
  for (int batch = 0; batch < batches; ++batch) {
   15b10:	f109 0901 	add.w	r9, r9, #1
   15b14:	e6d0      	b.n	158b8 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x136>
    if (size_ > kMaxSmallSize) {
   15b16:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15b18:	2b05      	cmp	r3, #5
   15b1a:	dd03      	ble.n	15b24 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x3a2>
      delete[] dims_pointer_;
   15b1c:	9820      	ldr	r0, [sp, #128]	; 0x80
   15b1e:	b108      	cbz	r0, 15b24 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x3a2>
   15b20:	f000 fab6 	bl	16090 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
   15b24:	9b19      	ldr	r3, [sp, #100]	; 0x64
   15b26:	2b05      	cmp	r3, #5
   15b28:	dd03      	ble.n	15b32 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x3b0>
      delete[] dims_pointer_;
   15b2a:	981a      	ldr	r0, [sp, #104]	; 0x68
   15b2c:	b108      	cbz	r0, 15b32 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x3b0>
   15b2e:	f000 faaf 	bl	16090 <_ZdaPv>
                                 tflite::micro::GetTensorData<int8_t>(output));
}
   15b32:	b031      	add	sp, #196	; 0xc4
   15b34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00015b38 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
   15b38:	b570      	push	{r4, r5, r6, lr}
   15b3a:	b082      	sub	sp, #8
  TFLITE_DCHECK(context != nullptr);
   15b3c:	b1c0      	cbz	r0, 15b70 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x38>
   15b3e:	460d      	mov	r5, r1
   15b40:	4606      	mov	r6, r0
  TFLITE_DCHECK(node != nullptr);
   15b42:	b1b9      	cbz	r1, 15b74 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x3c>
  return context->GetEvalTensor(context, node->inputs->data[index]);
   15b44:	6d43      	ldr	r3, [r0, #84]	; 0x54
   15b46:	680a      	ldr	r2, [r1, #0]
   15b48:	6851      	ldr	r1, [r2, #4]
   15b4a:	4798      	blx	r3
   15b4c:	4604      	mov	r4, r0
  TFLITE_DCHECK(context != nullptr);
   15b4e:	b19e      	cbz	r6, 15b78 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x40>
  TFLITE_DCHECK(node != nullptr);
   15b50:	b1a5      	cbz	r5, 15b7c <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x44>
  return context->GetEvalTensor(context, node->outputs->data[index]);
   15b52:	6d73      	ldr	r3, [r6, #84]	; 0x54
   15b54:	686a      	ldr	r2, [r5, #4]
   15b56:	6851      	ldr	r1, [r2, #4]
   15b58:	4630      	mov	r0, r6
   15b5a:	4798      	blx	r3
   15b5c:	4605      	mov	r5, r0
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(input->type, &input_bytes));
   15b5e:	a901      	add	r1, sp, #4
   15b60:	7a20      	ldrb	r0, [r4, #8]
   15b62:	f7fd fae7 	bl	13134 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
   15b66:	4606      	mov	r6, r0
   15b68:	b150      	cbz	r0, 15b80 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x48>
}
   15b6a:	4630      	mov	r0, r6
   15b6c:	b002      	add	sp, #8
   15b6e:	bd70      	pop	{r4, r5, r6, pc}
  TFLITE_DCHECK(context != nullptr);
   15b70:	f000 faa3 	bl	160ba <abort>
  TFLITE_DCHECK(node != nullptr);
   15b74:	f000 faa1 	bl	160ba <abort>
  TFLITE_DCHECK(context != nullptr);
   15b78:	f000 fa9f 	bl	160ba <abort>
  TFLITE_DCHECK(node != nullptr);
   15b7c:	f000 fa9d 	bl	160ba <abort>
  input_bytes *= ElementCount(*input->dims);
   15b80:	6860      	ldr	r0, [r4, #4]
   15b82:	f7fd fbe3 	bl	1334c <_ZN6tflite12ElementCountERK14TfLiteIntArray>
   15b86:	9b01      	ldr	r3, [sp, #4]
   15b88:	fb00 f003 	mul.w	r0, r0, r3
   15b8c:	9001      	str	r0, [sp, #4]
  if (input->data.raw != output->data.raw) {
   15b8e:	6822      	ldr	r2, [r4, #0]
   15b90:	682b      	ldr	r3, [r5, #0]
   15b92:	429a      	cmp	r2, r3
   15b94:	d0e9      	beq.n	15b6a <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x32>
    for (size_t i = 0; i < input_bytes; ++i) {
   15b96:	2300      	movs	r3, #0
   15b98:	e004      	b.n	15ba4 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x6c>
      output->data.raw[i] = input->data.raw[i];
   15b9a:	6821      	ldr	r1, [r4, #0]
   15b9c:	682a      	ldr	r2, [r5, #0]
   15b9e:	5cc9      	ldrb	r1, [r1, r3]
   15ba0:	54d1      	strb	r1, [r2, r3]
    for (size_t i = 0; i < input_bytes; ++i) {
   15ba2:	3301      	adds	r3, #1
   15ba4:	9a01      	ldr	r2, [sp, #4]
   15ba6:	429a      	cmp	r2, r3
   15ba8:	d8f7      	bhi.n	15b9a <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x62>
   15baa:	e7de      	b.n	15b6a <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x32>

00015bac <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE0_4_FUNEf>:
    gen_lut([](float value) { return 1.0f / (1.0f + value); }, 0.0f, 1.0f,
   15bac:	b508      	push	{r3, lr}
   15bae:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
   15bb2:	f7ea ffa5 	bl	b00 <__addsf3>
   15bb6:	4601      	mov	r1, r0
   15bb8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
   15bbc:	f7eb f95c 	bl	e78 <__aeabi_fdiv>
   15bc0:	bd08      	pop	{r3, pc}

00015bc2 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE_4_FUNEf>:
    gen_lut([](float value) { return std::exp(value); }, -10.0f, 0.0f,
   15bc2:	b508      	push	{r3, lr}
   15bc4:	f7fa fcfa 	bl	105bc <expf>
   15bc8:	bd08      	pop	{r3, pc}

00015bca <_ZN6tflite11SoftmaxInitEP13TfLiteContextPKcj>:
void* SoftmaxInit(TfLiteContext* context, const char* buffer, size_t length) {
   15bca:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   15bcc:	6b83      	ldr	r3, [r0, #56]	; 0x38
   15bce:	b113      	cbz	r3, 15bd6 <_ZN6tflite11SoftmaxInitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context, sizeof(SoftmaxParams));
   15bd0:	2138      	movs	r1, #56	; 0x38
   15bd2:	4798      	blx	r3
}
   15bd4:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   15bd6:	f000 fa70 	bl	160ba <abort>

00015bda <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
   15bda:	b148      	cbz	r0, 15bf0 <z_device_ready+0x16>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
   15bdc:	68c3      	ldr	r3, [r0, #12]
   15bde:	8818      	ldrh	r0, [r3, #0]
   15be0:	f3c0 0008 	ubfx	r0, r0, #0, #9
   15be4:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
   15be8:	bf14      	ite	ne
   15bea:	2000      	movne	r0, #0
   15bec:	2001      	moveq	r0, #1
   15bee:	4770      	bx	lr
		return false;
   15bf0:	2000      	movs	r0, #0
}
   15bf2:	4770      	bx	lr

00015bf4 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
   15bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   15bf6:	4605      	mov	r5, r0
   15bf8:	460e      	mov	r6, r1
	__asm__ volatile(
   15bfa:	f04f 0320 	mov.w	r3, #32
   15bfe:	f3ef 8711 	mrs	r7, BASEPRI
   15c02:	f383 8812 	msr	BASEPRI_MAX, r3
   15c06:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
   15c0a:	f7fa f905 	bl	fe18 <z_impl_z_current_get>
   15c0e:	4604      	mov	r4, r0
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
   15c10:	4631      	mov	r1, r6
   15c12:	4628      	mov	r0, r5
   15c14:	f7fd fa0d 	bl	13032 <k_sys_fatal_error_handler>
	__asm__ volatile(
   15c18:	f387 8811 	msr	BASEPRI, r7
   15c1c:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
   15c20:	4620      	mov	r0, r4
   15c22:	f7ee fd83 	bl	472c <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
   15c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00015c28 <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
   15c28:	6902      	ldr	r2, [r0, #16]
   15c2a:	6943      	ldr	r3, [r0, #20]
   15c2c:	431a      	orrs	r2, r3
   15c2e:	f012 0203 	ands.w	r2, r2, #3
   15c32:	d10d      	bne.n	15c50 <create_free_list+0x28>
	slab->free_list = NULL;
   15c34:	2100      	movs	r1, #0
   15c36:	6181      	str	r1, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
   15c38:	e005      	b.n	15c46 <create_free_list+0x1e>
		*(char **)p = slab->free_list;
   15c3a:	6981      	ldr	r1, [r0, #24]
   15c3c:	6019      	str	r1, [r3, #0]
		slab->free_list = p;
   15c3e:	6183      	str	r3, [r0, #24]
		p += slab->block_size;
   15c40:	6901      	ldr	r1, [r0, #16]
   15c42:	440b      	add	r3, r1
	for (j = 0U; j < slab->num_blocks; j++) {
   15c44:	3201      	adds	r2, #1
   15c46:	68c1      	ldr	r1, [r0, #12]
   15c48:	4291      	cmp	r1, r2
   15c4a:	d8f6      	bhi.n	15c3a <create_free_list+0x12>
	return 0;
   15c4c:	2000      	movs	r0, #0
   15c4e:	4770      	bx	lr
		return -EINVAL;
   15c50:	f06f 0015 	mvn.w	r0, #21
}
   15c54:	4770      	bx	lr

00015c56 <k_mem_slab_init>:
{
   15c56:	b510      	push	{r4, lr}
   15c58:	4604      	mov	r4, r0
	slab->num_blocks = num_blocks;
   15c5a:	60c3      	str	r3, [r0, #12]
	slab->block_size = block_size;
   15c5c:	6102      	str	r2, [r0, #16]
	slab->buffer = buffer;
   15c5e:	6141      	str	r1, [r0, #20]
	slab->num_used = 0U;
   15c60:	2300      	movs	r3, #0
   15c62:	61c3      	str	r3, [r0, #28]
	slab->lock = (struct k_spinlock) {};
   15c64:	7203      	strb	r3, [r0, #8]
	rc = create_free_list(slab);
   15c66:	f7ff ffdf 	bl	15c28 <create_free_list>
	if (rc < 0) {
   15c6a:	2800      	cmp	r0, #0
   15c6c:	db01      	blt.n	15c72 <k_mem_slab_init+0x1c>
	list->head = (sys_dnode_t *)list;
   15c6e:	6024      	str	r4, [r4, #0]
	list->tail = (sys_dnode_t *)list;
   15c70:	6064      	str	r4, [r4, #4]
}
   15c72:	bd10      	pop	{r4, pc}

00015c74 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
   15c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   15c76:	4604      	mov	r4, r0
   15c78:	460d      	mov	r5, r1
	__asm__ volatile(
   15c7a:	f04f 0320 	mov.w	r3, #32
   15c7e:	f3ef 8611 	mrs	r6, BASEPRI
   15c82:	f383 8812 	msr	BASEPRI_MAX, r3
   15c86:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
   15c8a:	6983      	ldr	r3, [r0, #24]
   15c8c:	b163      	cbz	r3, 15ca8 <k_mem_slab_free+0x34>
			z_ready_thread(pending_thread);
			z_reschedule(&slab->lock, key);
			return;
		}
	}
	**(char ***) mem = slab->free_list;
   15c8e:	682b      	ldr	r3, [r5, #0]
   15c90:	69a2      	ldr	r2, [r4, #24]
   15c92:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
   15c94:	682b      	ldr	r3, [r5, #0]
   15c96:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
   15c98:	69e3      	ldr	r3, [r4, #28]
   15c9a:	3b01      	subs	r3, #1
   15c9c:	61e3      	str	r3, [r4, #28]
	__asm__ volatile(
   15c9e:	f386 8811 	msr	BASEPRI, r6
   15ca2:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
   15ca6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   15ca8:	f100 0708 	add.w	r7, r0, #8
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
   15cac:	f000 f93a 	bl	15f24 <z_unpend_first_thread>
		if (pending_thread != NULL) {
   15cb0:	2800      	cmp	r0, #0
   15cb2:	d0ec      	beq.n	15c8e <k_mem_slab_free+0x1a>
			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
   15cb4:	682a      	ldr	r2, [r5, #0]
   15cb6:	2100      	movs	r1, #0
   15cb8:	f8c0 10ac 	str.w	r1, [r0, #172]	; 0xac
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
   15cbc:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
   15cbe:	f000 f896 	bl	15dee <z_ready_thread>
			z_reschedule(&slab->lock, key);
   15cc2:	4631      	mov	r1, r6
   15cc4:	4638      	mov	r0, r7
   15cc6:	f7f9 fd4b 	bl	f760 <z_reschedule>
			return;
   15cca:	e7ec      	b.n	15ca6 <k_mem_slab_free+0x32>

00015ccc <setup_thread_stack>:
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
   15ccc:	3207      	adds	r2, #7
   15cce:	f022 0207 	bic.w	r2, r2, #7
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
   15cd2:	f8c0 1098 	str.w	r1, [r0, #152]	; 0x98
	new_thread->stack_info.size = stack_buf_size;
   15cd6:	f8c0 209c 	str.w	r2, [r0, #156]	; 0x9c
	new_thread->stack_info.delta = delta;
   15cda:	2300      	movs	r3, #0
   15cdc:	f8c0 30a0 	str.w	r3, [r0, #160]	; 0xa0
}
   15ce0:	1888      	adds	r0, r1, r2
   15ce2:	4770      	bx	lr

00015ce4 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   15ce4:	f3ef 8005 	mrs	r0, IPSR
}
   15ce8:	3800      	subs	r0, #0
   15cea:	bf18      	it	ne
   15cec:	2001      	movne	r0, #1
   15cee:	4770      	bx	lr

00015cf0 <z_impl_k_thread_start>:
{
   15cf0:	b508      	push	{r3, lr}
	z_sched_start(thread);
   15cf2:	f7f9 fe5f 	bl	f9b4 <z_sched_start>
}
   15cf6:	bd08      	pop	{r3, pc}

00015cf8 <z_init_thread_base>:
#endif

void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
   15cf8:	b410      	push	{r4}
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
   15cfa:	2400      	movs	r4, #0
   15cfc:	6084      	str	r4, [r0, #8]
	thread_base->user_options = (uint8_t)options;
   15cfe:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
   15d00:	7342      	strb	r2, [r0, #13]

	thread_base->prio = priority;
   15d02:	7381      	strb	r1, [r0, #14]

	thread_base->sched_locked = 0U;
   15d04:	73c4      	strb	r4, [r0, #15]
	node->next = NULL;
   15d06:	6184      	str	r4, [r0, #24]
	node->prev = NULL;
   15d08:	61c4      	str	r4, [r0, #28]
#endif

	/* swap_data does not need to be initialized */

	z_init_thread_timeout(thread_base);
}
   15d0a:	bc10      	pop	{r4}
   15d0c:	4770      	bx	lr

00015d0e <z_pm_save_idle_exit>:

void z_pm_save_idle_exit(int32_t ticks)
{
   15d0e:	b508      	push	{r3, lr}
	/* Some CPU low power states require notification at the ISR
	 * to allow any operations that needs to be done before kernel
	 * switches task or processes nested interrupts.
	 * This can be simply ignored if not required.
	 */
	pm_system_resume();
   15d10:	f7ee f8a2 	bl	3e58 <pm_system_resume>
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
   15d14:	f7fd f916 	bl	12f44 <sys_clock_idle_exit>
}
   15d18:	bd08      	pop	{r3, pc}

00015d1a <idle>:

void idle(void *unused1, void *unused2, void *unused3)
{
   15d1a:	b508      	push	{r3, lr}
	__asm__ volatile(
   15d1c:	f04f 0220 	mov.w	r2, #32
   15d20:	f3ef 8311 	mrs	r3, BASEPRI
   15d24:	f382 8812 	msr	BASEPRI_MAX, r2
   15d28:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

		if (IS_ENABLED(CONFIG_PM)) {
			pm_save_idle();
   15d2c:	f7f9 fb8c 	bl	f448 <pm_save_idle>
   15d30:	e7f4      	b.n	15d1c <idle+0x2>

00015d32 <new_prio_for_inheritance>:
	int new_prio = z_is_prio_higher(target, limit) ? target : limit;
   15d32:	4288      	cmp	r0, r1
   15d34:	da00      	bge.n	15d38 <new_prio_for_inheritance+0x6>
   15d36:	4601      	mov	r1, r0
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
   15d38:	f111 0f7f 	cmn.w	r1, #127	; 0x7f
   15d3c:	db01      	blt.n	15d42 <new_prio_for_inheritance+0x10>
   15d3e:	4608      	mov	r0, r1
   15d40:	4770      	bx	lr
   15d42:	f06f 007e 	mvn.w	r0, #126	; 0x7e
}
   15d46:	4770      	bx	lr

00015d48 <adjust_owner_prio>:
{
   15d48:	b508      	push	{r3, lr}
	if (mutex->owner->base.prio != new_prio) {
   15d4a:	6880      	ldr	r0, [r0, #8]
   15d4c:	f990 300e 	ldrsb.w	r3, [r0, #14]
   15d50:	428b      	cmp	r3, r1
   15d52:	d101      	bne.n	15d58 <adjust_owner_prio+0x10>
	return false;
   15d54:	2000      	movs	r0, #0
}
   15d56:	bd08      	pop	{r3, pc}
		return z_set_prio(mutex->owner, new_prio);
   15d58:	f7f9 fe7a 	bl	fa50 <z_set_prio>
   15d5c:	e7fb      	b.n	15d56 <adjust_owner_prio+0xe>

00015d5e <z_impl_k_mutex_init>:
{
   15d5e:	4603      	mov	r3, r0
	mutex->owner = NULL;
   15d60:	2000      	movs	r0, #0
   15d62:	6098      	str	r0, [r3, #8]
	mutex->lock_count = 0U;
   15d64:	60d8      	str	r0, [r3, #12]
	list->head = (sys_dnode_t *)list;
   15d66:	601b      	str	r3, [r3, #0]
	list->tail = (sys_dnode_t *)list;
   15d68:	605b      	str	r3, [r3, #4]
}
   15d6a:	4770      	bx	lr

00015d6c <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
   15d6c:	b13a      	cbz	r2, 15d7e <z_impl_k_sem_init+0x12>
   15d6e:	428a      	cmp	r2, r1
   15d70:	d308      	bcc.n	15d84 <z_impl_k_sem_init+0x18>
	sem->count = initial_count;
   15d72:	6081      	str	r1, [r0, #8]
	sem->limit = limit;
   15d74:	60c2      	str	r2, [r0, #12]
	list->head = (sys_dnode_t *)list;
   15d76:	6000      	str	r0, [r0, #0]
	list->tail = (sys_dnode_t *)list;
   15d78:	6040      	str	r0, [r0, #4]
	return 0;
   15d7a:	2000      	movs	r0, #0
   15d7c:	4770      	bx	lr
		return -EINVAL;
   15d7e:	f06f 0015 	mvn.w	r0, #21
   15d82:	4770      	bx	lr
   15d84:	f06f 0015 	mvn.w	r0, #21
}
   15d88:	4770      	bx	lr

00015d8a <thread_active_elsewhere>:
}
   15d8a:	2000      	movs	r0, #0
   15d8c:	4770      	bx	lr

00015d8e <pended_on_thread>:
}
   15d8e:	6880      	ldr	r0, [r0, #8]
   15d90:	4770      	bx	lr

00015d92 <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
   15d92:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
   15d96:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
   15d9a:	4283      	cmp	r3, r0
   15d9c:	d001      	beq.n	15da2 <z_sched_prio_cmp+0x10>
		return b2 - b1;
   15d9e:	1ac0      	subs	r0, r0, r3
   15da0:	4770      	bx	lr
	return 0;
   15da2:	2000      	movs	r0, #0
}
   15da4:	4770      	bx	lr

00015da6 <z_reschedule_irqlock>:
{
   15da6:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   15da8:	4603      	mov	r3, r0
   15daa:	b920      	cbnz	r0, 15db6 <z_reschedule_irqlock+0x10>
   15dac:	f3ef 8205 	mrs	r2, IPSR
   15db0:	b942      	cbnz	r2, 15dc4 <z_reschedule_irqlock+0x1e>
   15db2:	2201      	movs	r2, #1
   15db4:	e000      	b.n	15db8 <z_reschedule_irqlock+0x12>
   15db6:	2200      	movs	r2, #0
	if (resched(key)) {
   15db8:	b932      	cbnz	r2, 15dc8 <z_reschedule_irqlock+0x22>
	__asm__ volatile(
   15dba:	f383 8811 	msr	BASEPRI, r3
   15dbe:	f3bf 8f6f 	isb	sy
}
   15dc2:	bd08      	pop	{r3, pc}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   15dc4:	2200      	movs	r2, #0
   15dc6:	e7f7      	b.n	15db8 <z_reschedule_irqlock+0x12>
	ret = arch_swap(key);
   15dc8:	4618      	mov	r0, r3
   15dca:	f7ee fa45 	bl	4258 <arch_swap>
	return ret;
   15dce:	e7f8      	b.n	15dc2 <z_reschedule_irqlock+0x1c>

00015dd0 <z_priq_dumb_remove>:
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
   15dd0:	684a      	ldr	r2, [r1, #4]
	sys_dnode_t *const next = node->next;
   15dd2:	680b      	ldr	r3, [r1, #0]

	prev->next = next;
   15dd4:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   15dd6:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   15dd8:	2300      	movs	r3, #0
   15dda:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
   15ddc:	604b      	str	r3, [r1, #4]
}
   15dde:	4770      	bx	lr

00015de0 <z_priq_dumb_best>:
{
   15de0:	4603      	mov	r3, r0
	return list->head == list;
   15de2:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   15de4:	4283      	cmp	r3, r0
   15de6:	d000      	beq.n	15dea <z_priq_dumb_best+0xa>
}
   15de8:	4770      	bx	lr
	struct k_thread *thread = NULL;
   15dea:	2000      	movs	r0, #0
	return thread;
   15dec:	e7fc      	b.n	15de8 <z_priq_dumb_best+0x8>

00015dee <z_ready_thread>:
{
   15dee:	b538      	push	{r3, r4, r5, lr}
   15df0:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
   15df2:	2300      	movs	r3, #0
	__asm__ volatile(
   15df4:	f04f 0220 	mov.w	r2, #32
   15df8:	f3ef 8511 	mrs	r5, BASEPRI
   15dfc:	f382 8812 	msr	BASEPRI_MAX, r2
   15e00:	f3bf 8f6f 	isb	sy
   15e04:	e007      	b.n	15e16 <z_ready_thread+0x28>
			ready_thread(thread);
   15e06:	4620      	mov	r0, r4
   15e08:	f7f9 fd94 	bl	f934 <ready_thread>
	__asm__ volatile(
   15e0c:	f385 8811 	msr	BASEPRI, r5
   15e10:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   15e14:	2301      	movs	r3, #1
   15e16:	b92b      	cbnz	r3, 15e24 <z_ready_thread+0x36>
		if (!thread_active_elsewhere(thread)) {
   15e18:	4620      	mov	r0, r4
   15e1a:	f7ff ffb6 	bl	15d8a <thread_active_elsewhere>
   15e1e:	2800      	cmp	r0, #0
   15e20:	d1f4      	bne.n	15e0c <z_ready_thread+0x1e>
   15e22:	e7f0      	b.n	15e06 <z_ready_thread+0x18>
}
   15e24:	bd38      	pop	{r3, r4, r5, pc}

00015e26 <z_thread_timeout>:
{
   15e26:	b570      	push	{r4, r5, r6, lr}
   15e28:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
   15e2a:	f1a0 0518 	sub.w	r5, r0, #24
	LOCKED(&sched_spinlock) {
   15e2e:	2300      	movs	r3, #0
	__asm__ volatile(
   15e30:	f04f 0220 	mov.w	r2, #32
   15e34:	f3ef 8611 	mrs	r6, BASEPRI
   15e38:	f382 8812 	msr	BASEPRI_MAX, r2
   15e3c:	f3bf 8f6f 	isb	sy
   15e40:	e019      	b.n	15e76 <z_thread_timeout+0x50>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
   15e42:	4628      	mov	r0, r5
   15e44:	f7ff ffa3 	bl	15d8e <pended_on_thread>
   15e48:	4629      	mov	r1, r5
   15e4a:	f7ff ffc1 	bl	15dd0 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
   15e4e:	7b6b      	ldrb	r3, [r5, #13]
   15e50:	f023 0302 	bic.w	r3, r3, #2
   15e54:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
   15e56:	2300      	movs	r3, #0
   15e58:	60ab      	str	r3, [r5, #8]
	thread->base.thread_state &= ~_THREAD_PRESTART;
   15e5a:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
   15e5e:	f003 03eb 	and.w	r3, r3, #235	; 0xeb
   15e62:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
   15e66:	4628      	mov	r0, r5
   15e68:	f7f9 fd64 	bl	f934 <ready_thread>
	__asm__ volatile(
   15e6c:	f386 8811 	msr	BASEPRI, r6
   15e70:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   15e74:	2301      	movs	r3, #1
   15e76:	b94b      	cbnz	r3, 15e8c <z_thread_timeout+0x66>
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
   15e78:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		if (!killed) {
   15e7c:	f013 0f28 	tst.w	r3, #40	; 0x28
   15e80:	d1f4      	bne.n	15e6c <z_thread_timeout+0x46>
			if (thread->base.pended_on != NULL) {
   15e82:	f854 3c10 	ldr.w	r3, [r4, #-16]
   15e86:	2b00      	cmp	r3, #0
   15e88:	d1db      	bne.n	15e42 <z_thread_timeout+0x1c>
   15e8a:	e7e6      	b.n	15e5a <z_thread_timeout+0x34>
}
   15e8c:	bd70      	pop	{r4, r5, r6, pc}

00015e8e <add_to_waitq_locked>:
{
   15e8e:	b570      	push	{r4, r5, r6, lr}
   15e90:	4605      	mov	r5, r0
   15e92:	460e      	mov	r6, r1
	unready_thread(thread);
   15e94:	f7f9 fdac 	bl	f9f0 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
   15e98:	7b6b      	ldrb	r3, [r5, #13]
   15e9a:	f043 0302 	orr.w	r3, r3, #2
   15e9e:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
   15ea0:	b1b6      	cbz	r6, 15ed0 <add_to_waitq_locked+0x42>
		thread->base.pended_on = wait_q;
   15ea2:	60ae      	str	r6, [r5, #8]
	return list->head == list;
   15ea4:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   15ea6:	42a6      	cmp	r6, r4
   15ea8:	d019      	beq.n	15ede <add_to_waitq_locked+0x50>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   15eaa:	b164      	cbz	r4, 15ec6 <add_to_waitq_locked+0x38>
		if (z_sched_prio_cmp(thread, t) > 0) {
   15eac:	4621      	mov	r1, r4
   15eae:	4628      	mov	r0, r5
   15eb0:	f7ff ff6f 	bl	15d92 <z_sched_prio_cmp>
   15eb4:	2800      	cmp	r0, #0
   15eb6:	dc0c      	bgt.n	15ed2 <add_to_waitq_locked+0x44>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   15eb8:	b12c      	cbz	r4, 15ec6 <add_to_waitq_locked+0x38>
	return (node == list->tail) ? NULL : node->next;
   15eba:	6873      	ldr	r3, [r6, #4]
   15ebc:	429c      	cmp	r4, r3
   15ebe:	d002      	beq.n	15ec6 <add_to_waitq_locked+0x38>
   15ec0:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   15ec2:	2c00      	cmp	r4, #0
   15ec4:	d1f1      	bne.n	15eaa <add_to_waitq_locked+0x1c>
	sys_dnode_t *const tail = list->tail;
   15ec6:	6873      	ldr	r3, [r6, #4]
	node->next = list;
   15ec8:	602e      	str	r6, [r5, #0]
	node->prev = tail;
   15eca:	606b      	str	r3, [r5, #4]
	tail->next = node;
   15ecc:	601d      	str	r5, [r3, #0]
	list->tail = node;
   15ece:	6075      	str	r5, [r6, #4]
}
   15ed0:	bd70      	pop	{r4, r5, r6, pc}
	sys_dnode_t *const prev = successor->prev;
   15ed2:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
   15ed4:	606b      	str	r3, [r5, #4]
	node->next = successor;
   15ed6:	602c      	str	r4, [r5, #0]
	prev->next = node;
   15ed8:	601d      	str	r5, [r3, #0]
	successor->prev = node;
   15eda:	6065      	str	r5, [r4, #4]
}
   15edc:	e7f8      	b.n	15ed0 <add_to_waitq_locked+0x42>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   15ede:	2400      	movs	r4, #0
   15ee0:	e7e3      	b.n	15eaa <add_to_waitq_locked+0x1c>

00015ee2 <pend>:
{
   15ee2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   15ee6:	4605      	mov	r5, r0
   15ee8:	460f      	mov	r7, r1
   15eea:	4691      	mov	r9, r2
   15eec:	4698      	mov	r8, r3
	LOCKED(&sched_spinlock) {
   15eee:	2400      	movs	r4, #0
	__asm__ volatile(
   15ef0:	f04f 0320 	mov.w	r3, #32
   15ef4:	f3ef 8611 	mrs	r6, BASEPRI
   15ef8:	f383 8812 	msr	BASEPRI_MAX, r3
   15efc:	f3bf 8f6f 	isb	sy
   15f00:	b94c      	cbnz	r4, 15f16 <pend+0x34>
		add_to_waitq_locked(thread, wait_q);
   15f02:	4639      	mov	r1, r7
   15f04:	4628      	mov	r0, r5
   15f06:	f7ff ffc2 	bl	15e8e <add_to_waitq_locked>
	__asm__ volatile(
   15f0a:	f386 8811 	msr	BASEPRI, r6
   15f0e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   15f12:	2401      	movs	r4, #1
   15f14:	e7f4      	b.n	15f00 <pend+0x1e>
	add_thread_timeout(thread, timeout);
   15f16:	464a      	mov	r2, r9
   15f18:	4643      	mov	r3, r8
   15f1a:	4628      	mov	r0, r5
   15f1c:	f7f9 fbbe 	bl	f69c <add_thread_timeout>
}
   15f20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00015f24 <z_unpend_first_thread>:
{
   15f24:	b570      	push	{r4, r5, r6, lr}
   15f26:	4606      	mov	r6, r0
	LOCKED(&sched_spinlock) {
   15f28:	2300      	movs	r3, #0
	__asm__ volatile(
   15f2a:	f04f 0220 	mov.w	r2, #32
   15f2e:	f3ef 8511 	mrs	r5, BASEPRI
   15f32:	f382 8812 	msr	BASEPRI_MAX, r2
   15f36:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
   15f3a:	461c      	mov	r4, r3
   15f3c:	e013      	b.n	15f66 <z_unpend_first_thread+0x42>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
   15f3e:	f7ff ff26 	bl	15d8e <pended_on_thread>
   15f42:	4621      	mov	r1, r4
   15f44:	f7ff ff44 	bl	15dd0 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
   15f48:	7b63      	ldrb	r3, [r4, #13]
   15f4a:	f023 0302 	bic.w	r3, r3, #2
   15f4e:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
   15f50:	2300      	movs	r3, #0
   15f52:	60a3      	str	r3, [r4, #8]
	return z_abort_timeout(&thread->base.timeout);
   15f54:	f104 0018 	add.w	r0, r4, #24
   15f58:	f000 f826 	bl	15fa8 <z_abort_timeout>
	__asm__ volatile(
   15f5c:	f385 8811 	msr	BASEPRI, r5
   15f60:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   15f64:	2301      	movs	r3, #1
   15f66:	b933      	cbnz	r3, 15f76 <z_unpend_first_thread+0x52>
		thread = _priq_wait_best(&wait_q->waitq);
   15f68:	4630      	mov	r0, r6
   15f6a:	f7ff ff39 	bl	15de0 <z_priq_dumb_best>
		if (thread != NULL) {
   15f6e:	4604      	mov	r4, r0
   15f70:	2800      	cmp	r0, #0
   15f72:	d1e4      	bne.n	15f3e <z_unpend_first_thread+0x1a>
   15f74:	e7f2      	b.n	15f5c <z_unpend_first_thread+0x38>
}
   15f76:	4620      	mov	r0, r4
   15f78:	bd70      	pop	{r4, r5, r6, pc}

00015f7a <remove_timeout>:
{
   15f7a:	b538      	push	{r3, r4, r5, lr}
   15f7c:	4604      	mov	r4, r0
	if (next(t) != NULL) {
   15f7e:	f7f9 ff9d 	bl	febc <next>
   15f82:	b148      	cbz	r0, 15f98 <remove_timeout+0x1e>
   15f84:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
   15f86:	6920      	ldr	r0, [r4, #16]
   15f88:	6965      	ldr	r5, [r4, #20]
   15f8a:	6913      	ldr	r3, [r2, #16]
   15f8c:	6951      	ldr	r1, [r2, #20]
   15f8e:	181b      	adds	r3, r3, r0
   15f90:	eb45 0101 	adc.w	r1, r5, r1
   15f94:	6113      	str	r3, [r2, #16]
   15f96:	6151      	str	r1, [r2, #20]
	sys_dnode_t *const prev = node->prev;
   15f98:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
   15f9a:	6823      	ldr	r3, [r4, #0]
	prev->next = next;
   15f9c:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   15f9e:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   15fa0:	2300      	movs	r3, #0
   15fa2:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
   15fa4:	6063      	str	r3, [r4, #4]
}
   15fa6:	bd38      	pop	{r3, r4, r5, pc}

00015fa8 <z_abort_timeout>:
{
   15fa8:	b570      	push	{r4, r5, r6, lr}
   15faa:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
   15fac:	2300      	movs	r3, #0
	__asm__ volatile(
   15fae:	f04f 0220 	mov.w	r2, #32
   15fb2:	f3ef 8611 	mrs	r6, BASEPRI
   15fb6:	f382 8812 	msr	BASEPRI_MAX, r2
   15fba:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
   15fbe:	f06f 0015 	mvn.w	r0, #21
   15fc2:	e008      	b.n	15fd6 <z_abort_timeout+0x2e>
			remove_timeout(to);
   15fc4:	4620      	mov	r0, r4
   15fc6:	f7ff ffd8 	bl	15f7a <remove_timeout>
			ret = 0;
   15fca:	4628      	mov	r0, r5
	__asm__ volatile(
   15fcc:	f386 8811 	msr	BASEPRI, r6
   15fd0:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
   15fd4:	2301      	movs	r3, #1
   15fd6:	461d      	mov	r5, r3
   15fd8:	b91b      	cbnz	r3, 15fe2 <z_abort_timeout+0x3a>
	return node->next != NULL;
   15fda:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
   15fdc:	2b00      	cmp	r3, #0
   15fde:	d1f1      	bne.n	15fc4 <z_abort_timeout+0x1c>
   15fe0:	e7f4      	b.n	15fcc <z_abort_timeout+0x24>
}
   15fe2:	bd70      	pop	{r4, r5, r6, pc}

00015fe4 <z_get_next_timeout_expiry>:
{
   15fe4:	b510      	push	{r4, lr}
	LOCKED(&timeout_lock) {
   15fe6:	2300      	movs	r3, #0
	__asm__ volatile(
   15fe8:	f04f 0220 	mov.w	r2, #32
   15fec:	f3ef 8411 	mrs	r4, BASEPRI
   15ff0:	f382 8812 	msr	BASEPRI_MAX, r2
   15ff4:	f3bf 8f6f 	isb	sy
	int32_t ret = (int32_t) K_TICKS_FOREVER;
   15ff8:	f04f 30ff 	mov.w	r0, #4294967295
	LOCKED(&timeout_lock) {
   15ffc:	b93b      	cbnz	r3, 1600e <z_get_next_timeout_expiry+0x2a>
		ret = next_timeout();
   15ffe:	f7f9 ff75 	bl	feec <next_timeout>
	__asm__ volatile(
   16002:	f384 8811 	msr	BASEPRI, r4
   16006:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
   1600a:	2301      	movs	r3, #1
   1600c:	e7f6      	b.n	15ffc <z_get_next_timeout_expiry+0x18>
}
   1600e:	bd10      	pop	{r4, pc}

00016010 <z_set_timeout_expiry>:
{
   16010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   16012:	4606      	mov	r6, r0
   16014:	460f      	mov	r7, r1
	LOCKED(&timeout_lock) {
   16016:	2300      	movs	r3, #0
	__asm__ volatile(
   16018:	f04f 0220 	mov.w	r2, #32
   1601c:	f3ef 8511 	mrs	r5, BASEPRI
   16020:	f382 8812 	msr	BASEPRI_MAX, r2
   16024:	f3bf 8f6f 	isb	sy
   16028:	e00a      	b.n	16040 <z_set_timeout_expiry+0x30>
			      || (ticks <= next_to);
   1602a:	2401      	movs	r4, #1
		bool sooner = (next_to == K_TICKS_FOREVER)
   1602c:	f004 0401 	and.w	r4, r4, #1
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
   16030:	2801      	cmp	r0, #1
   16032:	dd00      	ble.n	16036 <z_set_timeout_expiry+0x26>
   16034:	b97c      	cbnz	r4, 16056 <z_set_timeout_expiry+0x46>
	__asm__ volatile(
   16036:	f385 8811 	msr	BASEPRI, r5
   1603a:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
   1603e:	2301      	movs	r3, #1
   16040:	461c      	mov	r4, r3
   16042:	b97b      	cbnz	r3, 16064 <z_set_timeout_expiry+0x54>
		int next_to = next_timeout();
   16044:	f7f9 ff52 	bl	feec <next_timeout>
			      || (ticks <= next_to);
   16048:	f1b0 3fff 	cmp.w	r0, #4294967295
   1604c:	d0ed      	beq.n	1602a <z_set_timeout_expiry+0x1a>
   1604e:	42b0      	cmp	r0, r6
   16050:	dbec      	blt.n	1602c <z_set_timeout_expiry+0x1c>
   16052:	2401      	movs	r4, #1
   16054:	e7ea      	b.n	1602c <z_set_timeout_expiry+0x1c>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
   16056:	4639      	mov	r1, r7
   16058:	42b0      	cmp	r0, r6
   1605a:	bfa8      	it	ge
   1605c:	4630      	movge	r0, r6
   1605e:	f7ef fdeb 	bl	5c38 <sys_clock_set_timeout>
   16062:	e7e8      	b.n	16036 <z_set_timeout_expiry+0x26>
}
   16064:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00016066 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
   16066:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
   16068:	f7fa f872 	bl	10150 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
   1606c:	bd08      	pop	{r3, pc}

0001606e <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
   1606e:	b900      	cbnz	r0, 16072 <z_impl_k_busy_wait+0x4>
   16070:	4770      	bx	lr
{
   16072:	b508      	push	{r3, lr}
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
   16074:	f7ed fe46 	bl	3d04 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
   16078:	bd08      	pop	{r3, pc}

0001607a <k_heap_init>:
{
   1607a:	b510      	push	{r4, lr}
   1607c:	f100 040c 	add.w	r4, r0, #12
	list->head = (sys_dnode_t *)list;
   16080:	60c4      	str	r4, [r0, #12]
	list->tail = (sys_dnode_t *)list;
   16082:	6104      	str	r4, [r0, #16]
	sys_heap_init(&h->heap, mem, bytes);
   16084:	f7fc f8d0 	bl	12228 <sys_heap_init>
}
   16088:	bd10      	pop	{r4, pc}

0001608a <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
   1608a:	4770      	bx	lr

0001608c <_ZdlPv>:
   1608c:	f7fa bc66 	b.w	1095c <free>

00016090 <_ZdaPv>:
   16090:	f7ff bffc 	b.w	1608c <_ZdlPv>

00016094 <_Znwj>:
   16094:	2801      	cmp	r0, #1
   16096:	bf38      	it	cc
   16098:	2001      	movcc	r0, #1
   1609a:	b510      	push	{r4, lr}
   1609c:	4604      	mov	r4, r0
   1609e:	4620      	mov	r0, r4
   160a0:	f7fa fc54 	bl	1094c <malloc>
   160a4:	b930      	cbnz	r0, 160b4 <_Znwj+0x20>
   160a6:	f7fa fa03 	bl	104b0 <_ZSt15get_new_handlerv>
   160aa:	b908      	cbnz	r0, 160b0 <_Znwj+0x1c>
   160ac:	f000 f805 	bl	160ba <abort>
   160b0:	4780      	blx	r0
   160b2:	e7f4      	b.n	1609e <_Znwj+0xa>
   160b4:	bd10      	pop	{r4, pc}

000160b6 <_Znaj>:
   160b6:	f7ff bfed 	b.w	16094 <_Znwj>

000160ba <abort>:
   160ba:	2006      	movs	r0, #6
   160bc:	b508      	push	{r3, lr}
   160be:	f7fb f98d 	bl	113dc <raise>
   160c2:	2001      	movs	r0, #1
   160c4:	f7ee fd16 	bl	4af4 <_exit>

000160c8 <atoi>:
   160c8:	220a      	movs	r2, #10
   160ca:	2100      	movs	r1, #0
   160cc:	f7fb ba42 	b.w	11554 <strtol>

000160d0 <memchr>:
   160d0:	b2c9      	uxtb	r1, r1
   160d2:	4603      	mov	r3, r0
   160d4:	4402      	add	r2, r0
   160d6:	b510      	push	{r4, lr}
   160d8:	4293      	cmp	r3, r2
   160da:	4618      	mov	r0, r3
   160dc:	d101      	bne.n	160e2 <memchr+0x12>
   160de:	2000      	movs	r0, #0
   160e0:	e003      	b.n	160ea <memchr+0x1a>
   160e2:	7804      	ldrb	r4, [r0, #0]
   160e4:	3301      	adds	r3, #1
   160e6:	428c      	cmp	r4, r1
   160e8:	d1f6      	bne.n	160d8 <memchr+0x8>
   160ea:	bd10      	pop	{r4, pc}

000160ec <memcpy>:
   160ec:	440a      	add	r2, r1
   160ee:	1e43      	subs	r3, r0, #1
   160f0:	4291      	cmp	r1, r2
   160f2:	d100      	bne.n	160f6 <memcpy+0xa>
   160f4:	4770      	bx	lr
   160f6:	b510      	push	{r4, lr}
   160f8:	f811 4b01 	ldrb.w	r4, [r1], #1
   160fc:	4291      	cmp	r1, r2
   160fe:	f803 4f01 	strb.w	r4, [r3, #1]!
   16102:	d1f9      	bne.n	160f8 <memcpy+0xc>
   16104:	bd10      	pop	{r4, pc}

00016106 <memset>:
   16106:	4402      	add	r2, r0
   16108:	4603      	mov	r3, r0
   1610a:	4293      	cmp	r3, r2
   1610c:	d100      	bne.n	16110 <memset+0xa>
   1610e:	4770      	bx	lr
   16110:	f803 1b01 	strb.w	r1, [r3], #1
   16114:	e7f9      	b.n	1610a <memset+0x4>

00016116 <__sfputc_r>:
   16116:	6893      	ldr	r3, [r2, #8]
   16118:	3b01      	subs	r3, #1
   1611a:	2b00      	cmp	r3, #0
   1611c:	6093      	str	r3, [r2, #8]
   1611e:	b410      	push	{r4}
   16120:	da07      	bge.n	16132 <__sfputc_r+0x1c>
   16122:	6994      	ldr	r4, [r2, #24]
   16124:	42a3      	cmp	r3, r4
   16126:	db01      	blt.n	1612c <__sfputc_r+0x16>
   16128:	290a      	cmp	r1, #10
   1612a:	d102      	bne.n	16132 <__sfputc_r+0x1c>
   1612c:	bc10      	pop	{r4}
   1612e:	f7fb ba31 	b.w	11594 <__swbuf_r>
   16132:	6813      	ldr	r3, [r2, #0]
   16134:	1c58      	adds	r0, r3, #1
   16136:	6010      	str	r0, [r2, #0]
   16138:	4608      	mov	r0, r1
   1613a:	7019      	strb	r1, [r3, #0]
   1613c:	bc10      	pop	{r4}
   1613e:	4770      	bx	lr

00016140 <__sfputs_r>:
   16140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   16142:	4606      	mov	r6, r0
   16144:	460f      	mov	r7, r1
   16146:	4614      	mov	r4, r2
   16148:	18d5      	adds	r5, r2, r3
   1614a:	42ac      	cmp	r4, r5
   1614c:	d101      	bne.n	16152 <__sfputs_r+0x12>
   1614e:	2000      	movs	r0, #0
   16150:	e007      	b.n	16162 <__sfputs_r+0x22>
   16152:	463a      	mov	r2, r7
   16154:	f814 1b01 	ldrb.w	r1, [r4], #1
   16158:	4630      	mov	r0, r6
   1615a:	f7ff ffdc 	bl	16116 <__sfputc_r>
   1615e:	1c43      	adds	r3, r0, #1
   16160:	d1f3      	bne.n	1614a <__sfputs_r+0xa>
   16162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00016164 <__cvt>:
   16164:	2b00      	cmp	r3, #0
   16166:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1616a:	461f      	mov	r7, r3
   1616c:	b088      	sub	sp, #32
   1616e:	bfb4      	ite	lt
   16170:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
   16174:	2300      	movge	r3, #0
   16176:	4614      	mov	r4, r2
   16178:	9a12      	ldr	r2, [sp, #72]	; 0x48
   1617a:	bfbc      	itt	lt
   1617c:	461f      	movlt	r7, r3
   1617e:	232d      	movlt	r3, #45	; 0x2d
   16180:	9d10      	ldr	r5, [sp, #64]	; 0x40
   16182:	7013      	strb	r3, [r2, #0]
   16184:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16186:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
   1618a:	f023 0820 	bic.w	r8, r3, #32
   1618e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
   16192:	d005      	beq.n	161a0 <__cvt+0x3c>
   16194:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
   16198:	d100      	bne.n	1619c <__cvt+0x38>
   1619a:	3501      	adds	r5, #1
   1619c:	2302      	movs	r3, #2
   1619e:	e000      	b.n	161a2 <__cvt+0x3e>
   161a0:	2303      	movs	r3, #3
   161a2:	aa07      	add	r2, sp, #28
   161a4:	9204      	str	r2, [sp, #16]
   161a6:	aa06      	add	r2, sp, #24
   161a8:	e9cd 3500 	strd	r3, r5, [sp]
   161ac:	e9cd a202 	strd	sl, r2, [sp, #8]
   161b0:	463b      	mov	r3, r7
   161b2:	4622      	mov	r2, r4
   161b4:	f7eb fc34 	bl	1a20 <_dtoa_r>
   161b8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
   161bc:	4606      	mov	r6, r0
   161be:	d102      	bne.n	161c6 <__cvt+0x62>
   161c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
   161c2:	07db      	lsls	r3, r3, #31
   161c4:	d522      	bpl.n	1620c <__cvt+0xa8>
   161c6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
   161ca:	eb06 0905 	add.w	r9, r6, r5
   161ce:	d110      	bne.n	161f2 <__cvt+0x8e>
   161d0:	7833      	ldrb	r3, [r6, #0]
   161d2:	2b30      	cmp	r3, #48	; 0x30
   161d4:	d10a      	bne.n	161ec <__cvt+0x88>
   161d6:	2200      	movs	r2, #0
   161d8:	2300      	movs	r3, #0
   161da:	4620      	mov	r0, r4
   161dc:	4639      	mov	r1, r7
   161de:	f7ea fbdf 	bl	9a0 <__aeabi_dcmpeq>
   161e2:	b918      	cbnz	r0, 161ec <__cvt+0x88>
   161e4:	f1c5 0501 	rsb	r5, r5, #1
   161e8:	f8ca 5000 	str.w	r5, [sl]
   161ec:	f8da 3000 	ldr.w	r3, [sl]
   161f0:	4499      	add	r9, r3
   161f2:	2200      	movs	r2, #0
   161f4:	2300      	movs	r3, #0
   161f6:	4620      	mov	r0, r4
   161f8:	4639      	mov	r1, r7
   161fa:	f7ea fbd1 	bl	9a0 <__aeabi_dcmpeq>
   161fe:	b108      	cbz	r0, 16204 <__cvt+0xa0>
   16200:	f8cd 901c 	str.w	r9, [sp, #28]
   16204:	2230      	movs	r2, #48	; 0x30
   16206:	9b07      	ldr	r3, [sp, #28]
   16208:	454b      	cmp	r3, r9
   1620a:	d307      	bcc.n	1621c <__cvt+0xb8>
   1620c:	9b07      	ldr	r3, [sp, #28]
   1620e:	4630      	mov	r0, r6
   16210:	9a15      	ldr	r2, [sp, #84]	; 0x54
   16212:	1b9b      	subs	r3, r3, r6
   16214:	6013      	str	r3, [r2, #0]
   16216:	b008      	add	sp, #32
   16218:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1621c:	1c59      	adds	r1, r3, #1
   1621e:	9107      	str	r1, [sp, #28]
   16220:	701a      	strb	r2, [r3, #0]
   16222:	e7f0      	b.n	16206 <__cvt+0xa2>

00016224 <__exponent>:
   16224:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   16226:	2900      	cmp	r1, #0
   16228:	4603      	mov	r3, r0
   1622a:	bfb8      	it	lt
   1622c:	4249      	neglt	r1, r1
   1622e:	f803 2b02 	strb.w	r2, [r3], #2
   16232:	bfb4      	ite	lt
   16234:	222d      	movlt	r2, #45	; 0x2d
   16236:	222b      	movge	r2, #43	; 0x2b
   16238:	2909      	cmp	r1, #9
   1623a:	7042      	strb	r2, [r0, #1]
   1623c:	dd2a      	ble.n	16294 <__exponent+0x70>
   1623e:	f10d 0407 	add.w	r4, sp, #7
   16242:	270a      	movs	r7, #10
   16244:	46a4      	mov	ip, r4
   16246:	460a      	mov	r2, r1
   16248:	46a6      	mov	lr, r4
   1624a:	3c01      	subs	r4, #1
   1624c:	2a63      	cmp	r2, #99	; 0x63
   1624e:	fb91 f6f7 	sdiv	r6, r1, r7
   16252:	fb07 1516 	mls	r5, r7, r6, r1
   16256:	4631      	mov	r1, r6
   16258:	f105 0530 	add.w	r5, r5, #48	; 0x30
   1625c:	f80e 5c01 	strb.w	r5, [lr, #-1]
   16260:	dcf1      	bgt.n	16246 <__exponent+0x22>
   16262:	3130      	adds	r1, #48	; 0x30
   16264:	f1ae 0502 	sub.w	r5, lr, #2
   16268:	f804 1c01 	strb.w	r1, [r4, #-1]
   1626c:	1c44      	adds	r4, r0, #1
   1626e:	4629      	mov	r1, r5
   16270:	4561      	cmp	r1, ip
   16272:	d30a      	bcc.n	1628a <__exponent+0x66>
   16274:	f10d 0209 	add.w	r2, sp, #9
   16278:	eba2 020e 	sub.w	r2, r2, lr
   1627c:	4565      	cmp	r5, ip
   1627e:	bf88      	it	hi
   16280:	2200      	movhi	r2, #0
   16282:	4413      	add	r3, r2
   16284:	1a18      	subs	r0, r3, r0
   16286:	b003      	add	sp, #12
   16288:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1628a:	f811 2b01 	ldrb.w	r2, [r1], #1
   1628e:	f804 2f01 	strb.w	r2, [r4, #1]!
   16292:	e7ed      	b.n	16270 <__exponent+0x4c>
   16294:	2330      	movs	r3, #48	; 0x30
   16296:	3130      	adds	r1, #48	; 0x30
   16298:	7083      	strb	r3, [r0, #2]
   1629a:	1d03      	adds	r3, r0, #4
   1629c:	70c1      	strb	r1, [r0, #3]
   1629e:	e7f1      	b.n	16284 <__exponent+0x60>

000162a0 <_printf_common>:
   162a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   162a4:	4616      	mov	r6, r2
   162a6:	4699      	mov	r9, r3
   162a8:	688a      	ldr	r2, [r1, #8]
   162aa:	4607      	mov	r7, r0
   162ac:	690b      	ldr	r3, [r1, #16]
   162ae:	460c      	mov	r4, r1
   162b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
   162b4:	4293      	cmp	r3, r2
   162b6:	bfb8      	it	lt
   162b8:	4613      	movlt	r3, r2
   162ba:	6033      	str	r3, [r6, #0]
   162bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
   162c0:	b10a      	cbz	r2, 162c6 <_printf_common+0x26>
   162c2:	3301      	adds	r3, #1
   162c4:	6033      	str	r3, [r6, #0]
   162c6:	6823      	ldr	r3, [r4, #0]
   162c8:	0699      	lsls	r1, r3, #26
   162ca:	bf42      	ittt	mi
   162cc:	6833      	ldrmi	r3, [r6, #0]
   162ce:	3302      	addmi	r3, #2
   162d0:	6033      	strmi	r3, [r6, #0]
   162d2:	6825      	ldr	r5, [r4, #0]
   162d4:	f015 0506 	ands.w	r5, r5, #6
   162d8:	d106      	bne.n	162e8 <_printf_common+0x48>
   162da:	f104 0a19 	add.w	sl, r4, #25
   162de:	68e3      	ldr	r3, [r4, #12]
   162e0:	6832      	ldr	r2, [r6, #0]
   162e2:	1a9b      	subs	r3, r3, r2
   162e4:	42ab      	cmp	r3, r5
   162e6:	dc29      	bgt.n	1633c <_printf_common+0x9c>
   162e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
   162ec:	1e13      	subs	r3, r2, #0
   162ee:	6822      	ldr	r2, [r4, #0]
   162f0:	bf18      	it	ne
   162f2:	2301      	movne	r3, #1
   162f4:	0692      	lsls	r2, r2, #26
   162f6:	d42e      	bmi.n	16356 <_printf_common+0xb6>
   162f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
   162fc:	4649      	mov	r1, r9
   162fe:	4638      	mov	r0, r7
   16300:	47c0      	blx	r8
   16302:	3001      	adds	r0, #1
   16304:	d021      	beq.n	1634a <_printf_common+0xaa>
   16306:	6823      	ldr	r3, [r4, #0]
   16308:	341a      	adds	r4, #26
   1630a:	f854 5c0e 	ldr.w	r5, [r4, #-14]
   1630e:	f003 0306 	and.w	r3, r3, #6
   16312:	6832      	ldr	r2, [r6, #0]
   16314:	2600      	movs	r6, #0
   16316:	2b04      	cmp	r3, #4
   16318:	f854 3c12 	ldr.w	r3, [r4, #-18]
   1631c:	bf08      	it	eq
   1631e:	1aad      	subeq	r5, r5, r2
   16320:	f854 2c0a 	ldr.w	r2, [r4, #-10]
   16324:	bf14      	ite	ne
   16326:	2500      	movne	r5, #0
   16328:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
   1632c:	4293      	cmp	r3, r2
   1632e:	bfc4      	itt	gt
   16330:	1a9b      	subgt	r3, r3, r2
   16332:	18ed      	addgt	r5, r5, r3
   16334:	42b5      	cmp	r5, r6
   16336:	d11a      	bne.n	1636e <_printf_common+0xce>
   16338:	2000      	movs	r0, #0
   1633a:	e008      	b.n	1634e <_printf_common+0xae>
   1633c:	2301      	movs	r3, #1
   1633e:	4652      	mov	r2, sl
   16340:	4649      	mov	r1, r9
   16342:	4638      	mov	r0, r7
   16344:	47c0      	blx	r8
   16346:	3001      	adds	r0, #1
   16348:	d103      	bne.n	16352 <_printf_common+0xb2>
   1634a:	f04f 30ff 	mov.w	r0, #4294967295
   1634e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   16352:	3501      	adds	r5, #1
   16354:	e7c3      	b.n	162de <_printf_common+0x3e>
   16356:	18e1      	adds	r1, r4, r3
   16358:	1c5a      	adds	r2, r3, #1
   1635a:	2030      	movs	r0, #48	; 0x30
   1635c:	3302      	adds	r3, #2
   1635e:	4422      	add	r2, r4
   16360:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
   16364:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
   16368:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
   1636c:	e7c4      	b.n	162f8 <_printf_common+0x58>
   1636e:	2301      	movs	r3, #1
   16370:	4622      	mov	r2, r4
   16372:	4649      	mov	r1, r9
   16374:	4638      	mov	r0, r7
   16376:	47c0      	blx	r8
   16378:	3001      	adds	r0, #1
   1637a:	d0e6      	beq.n	1634a <_printf_common+0xaa>
   1637c:	3601      	adds	r6, #1
   1637e:	e7d9      	b.n	16334 <_printf_common+0x94>

00016380 <_raise_r>:
   16380:	291f      	cmp	r1, #31
   16382:	b538      	push	{r3, r4, r5, lr}
   16384:	4604      	mov	r4, r0
   16386:	460d      	mov	r5, r1
   16388:	d904      	bls.n	16394 <_raise_r+0x14>
   1638a:	2316      	movs	r3, #22
   1638c:	6003      	str	r3, [r0, #0]
   1638e:	f04f 30ff 	mov.w	r0, #4294967295
   16392:	bd38      	pop	{r3, r4, r5, pc}
   16394:	6c42      	ldr	r2, [r0, #68]	; 0x44
   16396:	b112      	cbz	r2, 1639e <_raise_r+0x1e>
   16398:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
   1639c:	b94b      	cbnz	r3, 163b2 <_raise_r+0x32>
   1639e:	4620      	mov	r0, r4
   163a0:	f000 f816 	bl	163d0 <_getpid_r>
   163a4:	462a      	mov	r2, r5
   163a6:	4601      	mov	r1, r0
   163a8:	4620      	mov	r0, r4
   163aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   163ae:	f7fb b81d 	b.w	113ec <_kill_r>
   163b2:	2b01      	cmp	r3, #1
   163b4:	d00a      	beq.n	163cc <_raise_r+0x4c>
   163b6:	1c59      	adds	r1, r3, #1
   163b8:	d103      	bne.n	163c2 <_raise_r+0x42>
   163ba:	2316      	movs	r3, #22
   163bc:	6003      	str	r3, [r0, #0]
   163be:	2001      	movs	r0, #1
   163c0:	e7e7      	b.n	16392 <_raise_r+0x12>
   163c2:	2400      	movs	r4, #0
   163c4:	4628      	mov	r0, r5
   163c6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
   163ca:	4798      	blx	r3
   163cc:	2000      	movs	r0, #0
   163ce:	e7e0      	b.n	16392 <_raise_r+0x12>

000163d0 <_getpid_r>:
   163d0:	f7fc ba22 	b.w	12818 <_getpid>

000163d4 <strncmp>:
   163d4:	b510      	push	{r4, lr}
   163d6:	b16a      	cbz	r2, 163f4 <strncmp+0x20>
   163d8:	3901      	subs	r1, #1
   163da:	1884      	adds	r4, r0, r2
   163dc:	f810 3b01 	ldrb.w	r3, [r0], #1
   163e0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
   163e4:	4293      	cmp	r3, r2
   163e6:	d103      	bne.n	163f0 <strncmp+0x1c>
   163e8:	42a0      	cmp	r0, r4
   163ea:	d001      	beq.n	163f0 <strncmp+0x1c>
   163ec:	2b00      	cmp	r3, #0
   163ee:	d1f5      	bne.n	163dc <strncmp+0x8>
   163f0:	1a98      	subs	r0, r3, r2
   163f2:	bd10      	pop	{r4, pc}
   163f4:	4610      	mov	r0, r2
   163f6:	e7fc      	b.n	163f2 <strncmp+0x1e>

000163f8 <strncpy>:
   163f8:	3901      	subs	r1, #1
   163fa:	4603      	mov	r3, r0
   163fc:	b510      	push	{r4, lr}
   163fe:	b132      	cbz	r2, 1640e <strncpy+0x16>
   16400:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   16404:	3a01      	subs	r2, #1
   16406:	f803 4b01 	strb.w	r4, [r3], #1
   1640a:	2c00      	cmp	r4, #0
   1640c:	d1f7      	bne.n	163fe <strncpy+0x6>
   1640e:	441a      	add	r2, r3
   16410:	2100      	movs	r1, #0
   16412:	4293      	cmp	r3, r2
   16414:	d100      	bne.n	16418 <strncpy+0x20>
   16416:	bd10      	pop	{r4, pc}
   16418:	f803 1b01 	strb.w	r1, [r3], #1
   1641c:	e7f9      	b.n	16412 <strncpy+0x1a>

0001641e <strnlen>:
   1641e:	4602      	mov	r2, r0
   16420:	4401      	add	r1, r0
   16422:	b510      	push	{r4, lr}
   16424:	428a      	cmp	r2, r1
   16426:	4613      	mov	r3, r2
   16428:	d101      	bne.n	1642e <strnlen+0x10>
   1642a:	1a18      	subs	r0, r3, r0
   1642c:	bd10      	pop	{r4, pc}
   1642e:	781c      	ldrb	r4, [r3, #0]
   16430:	3201      	adds	r2, #1
   16432:	2c00      	cmp	r4, #0
   16434:	d1f6      	bne.n	16424 <strnlen+0x6>
   16436:	e7f8      	b.n	1642a <strnlen+0xc>

00016438 <__strtok_r>:
   16438:	b5f0      	push	{r4, r5, r6, r7, lr}
   1643a:	b908      	cbnz	r0, 16440 <__strtok_r+0x8>
   1643c:	6810      	ldr	r0, [r2, #0]
   1643e:	b188      	cbz	r0, 16464 <__strtok_r+0x2c>
   16440:	4604      	mov	r4, r0
   16442:	4620      	mov	r0, r4
   16444:	460f      	mov	r7, r1
   16446:	f814 5b01 	ldrb.w	r5, [r4], #1
   1644a:	f817 6b01 	ldrb.w	r6, [r7], #1
   1644e:	b91e      	cbnz	r6, 16458 <__strtok_r+0x20>
   16450:	b965      	cbnz	r5, 1646c <__strtok_r+0x34>
   16452:	4628      	mov	r0, r5
   16454:	6015      	str	r5, [r2, #0]
   16456:	e005      	b.n	16464 <__strtok_r+0x2c>
   16458:	42b5      	cmp	r5, r6
   1645a:	d1f6      	bne.n	1644a <__strtok_r+0x12>
   1645c:	2b00      	cmp	r3, #0
   1645e:	d1f0      	bne.n	16442 <__strtok_r+0xa>
   16460:	6014      	str	r4, [r2, #0]
   16462:	7003      	strb	r3, [r0, #0]
   16464:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16466:	461c      	mov	r4, r3
   16468:	e00c      	b.n	16484 <__strtok_r+0x4c>
   1646a:	b915      	cbnz	r5, 16472 <__strtok_r+0x3a>
   1646c:	f814 3b01 	ldrb.w	r3, [r4], #1
   16470:	460e      	mov	r6, r1
   16472:	f816 5b01 	ldrb.w	r5, [r6], #1
   16476:	42ab      	cmp	r3, r5
   16478:	d1f7      	bne.n	1646a <__strtok_r+0x32>
   1647a:	2b00      	cmp	r3, #0
   1647c:	d0f3      	beq.n	16466 <__strtok_r+0x2e>
   1647e:	2300      	movs	r3, #0
   16480:	f804 3c01 	strb.w	r3, [r4, #-1]
   16484:	6014      	str	r4, [r2, #0]
   16486:	e7ed      	b.n	16464 <__strtok_r+0x2c>

00016488 <quorem>:
   16488:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1648c:	6903      	ldr	r3, [r0, #16]
   1648e:	4607      	mov	r7, r0
   16490:	690c      	ldr	r4, [r1, #16]
   16492:	42a3      	cmp	r3, r4
   16494:	f2c0 8085 	blt.w	165a2 <quorem+0x11a>
   16498:	3c01      	subs	r4, #1
   1649a:	f100 0514 	add.w	r5, r0, #20
   1649e:	f101 0814 	add.w	r8, r1, #20
   164a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   164a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   164aa:	ea4f 0b84 	mov.w	fp, r4, lsl #2
   164ae:	9301      	str	r3, [sp, #4]
   164b0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
   164b4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
   164b8:	3301      	adds	r3, #1
   164ba:	429a      	cmp	r2, r3
   164bc:	fbb2 f6f3 	udiv	r6, r2, r3
   164c0:	d333      	bcc.n	1652a <quorem+0xa2>
   164c2:	f04f 0e00 	mov.w	lr, #0
   164c6:	4640      	mov	r0, r8
   164c8:	46ac      	mov	ip, r5
   164ca:	46f2      	mov	sl, lr
   164cc:	f850 2b04 	ldr.w	r2, [r0], #4
   164d0:	b293      	uxth	r3, r2
   164d2:	4581      	cmp	r9, r0
   164d4:	ea4f 4212 	mov.w	r2, r2, lsr #16
   164d8:	fb06 e303 	mla	r3, r6, r3, lr
   164dc:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   164e0:	b29b      	uxth	r3, r3
   164e2:	fb06 e202 	mla	r2, r6, r2, lr
   164e6:	ebaa 0303 	sub.w	r3, sl, r3
   164ea:	f8dc a000 	ldr.w	sl, [ip]
   164ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
   164f2:	fa1f fa8a 	uxth.w	sl, sl
   164f6:	4453      	add	r3, sl
   164f8:	fa1f fa82 	uxth.w	sl, r2
   164fc:	f8dc 2000 	ldr.w	r2, [ip]
   16500:	ebca 4212 	rsb	r2, sl, r2, lsr #16
   16504:	eb02 4223 	add.w	r2, r2, r3, asr #16
   16508:	b29b      	uxth	r3, r3
   1650a:	ea4f 4a22 	mov.w	sl, r2, asr #16
   1650e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   16512:	f84c 3b04 	str.w	r3, [ip], #4
   16516:	d2d9      	bcs.n	164cc <quorem+0x44>
   16518:	f855 300b 	ldr.w	r3, [r5, fp]
   1651c:	b92b      	cbnz	r3, 1652a <quorem+0xa2>
   1651e:	9b01      	ldr	r3, [sp, #4]
   16520:	3b04      	subs	r3, #4
   16522:	429d      	cmp	r5, r3
   16524:	461a      	mov	r2, r3
   16526:	d330      	bcc.n	1658a <quorem+0x102>
   16528:	613c      	str	r4, [r7, #16]
   1652a:	4638      	mov	r0, r7
   1652c:	f000 fa6f 	bl	16a0e <__mcmp>
   16530:	2800      	cmp	r0, #0
   16532:	db26      	blt.n	16582 <quorem+0xfa>
   16534:	3601      	adds	r6, #1
   16536:	4628      	mov	r0, r5
   16538:	f04f 0c00 	mov.w	ip, #0
   1653c:	f858 1b04 	ldr.w	r1, [r8], #4
   16540:	f8d0 e000 	ldr.w	lr, [r0]
   16544:	b28b      	uxth	r3, r1
   16546:	45c1      	cmp	r9, r8
   16548:	fa1f f28e 	uxth.w	r2, lr
   1654c:	ebac 0303 	sub.w	r3, ip, r3
   16550:	4413      	add	r3, r2
   16552:	ea4f 4211 	mov.w	r2, r1, lsr #16
   16556:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
   1655a:	eb02 4223 	add.w	r2, r2, r3, asr #16
   1655e:	b29b      	uxth	r3, r3
   16560:	ea4f 4c22 	mov.w	ip, r2, asr #16
   16564:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   16568:	f840 3b04 	str.w	r3, [r0], #4
   1656c:	d2e6      	bcs.n	1653c <quorem+0xb4>
   1656e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   16572:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   16576:	b922      	cbnz	r2, 16582 <quorem+0xfa>
   16578:	3b04      	subs	r3, #4
   1657a:	429d      	cmp	r5, r3
   1657c:	461a      	mov	r2, r3
   1657e:	d30a      	bcc.n	16596 <quorem+0x10e>
   16580:	613c      	str	r4, [r7, #16]
   16582:	4630      	mov	r0, r6
   16584:	b003      	add	sp, #12
   16586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1658a:	6812      	ldr	r2, [r2, #0]
   1658c:	3b04      	subs	r3, #4
   1658e:	2a00      	cmp	r2, #0
   16590:	d1ca      	bne.n	16528 <quorem+0xa0>
   16592:	3c01      	subs	r4, #1
   16594:	e7c5      	b.n	16522 <quorem+0x9a>
   16596:	6812      	ldr	r2, [r2, #0]
   16598:	3b04      	subs	r3, #4
   1659a:	2a00      	cmp	r2, #0
   1659c:	d1f0      	bne.n	16580 <quorem+0xf8>
   1659e:	3c01      	subs	r4, #1
   165a0:	e7eb      	b.n	1657a <quorem+0xf2>
   165a2:	2000      	movs	r0, #0
   165a4:	e7ee      	b.n	16584 <quorem+0xfc>

000165a6 <__sfmoreglue>:
   165a6:	b570      	push	{r4, r5, r6, lr}
   165a8:	1e4a      	subs	r2, r1, #1
   165aa:	2568      	movs	r5, #104	; 0x68
   165ac:	460e      	mov	r6, r1
   165ae:	4355      	muls	r5, r2
   165b0:	f105 0174 	add.w	r1, r5, #116	; 0x74
   165b4:	f7fa fa28 	bl	10a08 <_malloc_r>
   165b8:	4604      	mov	r4, r0
   165ba:	b140      	cbz	r0, 165ce <__sfmoreglue+0x28>
   165bc:	2100      	movs	r1, #0
   165be:	f105 0268 	add.w	r2, r5, #104	; 0x68
   165c2:	e9c0 1600 	strd	r1, r6, [r0]
   165c6:	300c      	adds	r0, #12
   165c8:	60a0      	str	r0, [r4, #8]
   165ca:	f7ff fd9c 	bl	16106 <memset>
   165ce:	4620      	mov	r0, r4
   165d0:	bd70      	pop	{r4, r5, r6, pc}

000165d2 <_fwalk_reent>:
   165d2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   165d6:	4606      	mov	r6, r0
   165d8:	4688      	mov	r8, r1
   165da:	f100 0448 	add.w	r4, r0, #72	; 0x48
   165de:	2700      	movs	r7, #0
   165e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
   165e4:	f1b9 0901 	subs.w	r9, r9, #1
   165e8:	d505      	bpl.n	165f6 <_fwalk_reent+0x24>
   165ea:	6824      	ldr	r4, [r4, #0]
   165ec:	2c00      	cmp	r4, #0
   165ee:	d1f7      	bne.n	165e0 <_fwalk_reent+0xe>
   165f0:	4638      	mov	r0, r7
   165f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   165f6:	89ab      	ldrh	r3, [r5, #12]
   165f8:	2b01      	cmp	r3, #1
   165fa:	d907      	bls.n	1660c <_fwalk_reent+0x3a>
   165fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
   16600:	3301      	adds	r3, #1
   16602:	d003      	beq.n	1660c <_fwalk_reent+0x3a>
   16604:	4629      	mov	r1, r5
   16606:	4630      	mov	r0, r6
   16608:	47c0      	blx	r8
   1660a:	4307      	orrs	r7, r0
   1660c:	3568      	adds	r5, #104	; 0x68
   1660e:	e7e9      	b.n	165e4 <_fwalk_reent+0x12>

00016610 <__swhatbuf_r>:
   16610:	b570      	push	{r4, r5, r6, lr}
   16612:	460e      	mov	r6, r1
   16614:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   16618:	b096      	sub	sp, #88	; 0x58
   1661a:	4614      	mov	r4, r2
   1661c:	2900      	cmp	r1, #0
   1661e:	461d      	mov	r5, r3
   16620:	da07      	bge.n	16632 <__swhatbuf_r+0x22>
   16622:	2300      	movs	r3, #0
   16624:	602b      	str	r3, [r5, #0]
   16626:	89b3      	ldrh	r3, [r6, #12]
   16628:	061a      	lsls	r2, r3, #24
   1662a:	d410      	bmi.n	1664e <__swhatbuf_r+0x3e>
   1662c:	f44f 6380 	mov.w	r3, #1024	; 0x400
   16630:	e00e      	b.n	16650 <__swhatbuf_r+0x40>
   16632:	466a      	mov	r2, sp
   16634:	f7fb faae 	bl	11b94 <_fstat_r>
   16638:	2800      	cmp	r0, #0
   1663a:	dbf2      	blt.n	16622 <__swhatbuf_r+0x12>
   1663c:	9a01      	ldr	r2, [sp, #4]
   1663e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   16642:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
   16646:	425a      	negs	r2, r3
   16648:	415a      	adcs	r2, r3
   1664a:	602a      	str	r2, [r5, #0]
   1664c:	e7ee      	b.n	1662c <__swhatbuf_r+0x1c>
   1664e:	2340      	movs	r3, #64	; 0x40
   16650:	2000      	movs	r0, #0
   16652:	6023      	str	r3, [r4, #0]
   16654:	b016      	add	sp, #88	; 0x58
   16656:	bd70      	pop	{r4, r5, r6, pc}

00016658 <_Balloc>:
   16658:	b570      	push	{r4, r5, r6, lr}
   1665a:	6a46      	ldr	r6, [r0, #36]	; 0x24
   1665c:	4604      	mov	r4, r0
   1665e:	460d      	mov	r5, r1
   16660:	b93e      	cbnz	r6, 16672 <_Balloc+0x1a>
   16662:	2010      	movs	r0, #16
   16664:	f7fa f972 	bl	1094c <malloc>
   16668:	6260      	str	r0, [r4, #36]	; 0x24
   1666a:	6006      	str	r6, [r0, #0]
   1666c:	60c6      	str	r6, [r0, #12]
   1666e:	e9c0 6601 	strd	r6, r6, [r0, #4]
   16672:	6a66      	ldr	r6, [r4, #36]	; 0x24
   16674:	68f3      	ldr	r3, [r6, #12]
   16676:	b183      	cbz	r3, 1669a <_Balloc+0x42>
   16678:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1667a:	68db      	ldr	r3, [r3, #12]
   1667c:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
   16680:	b9b8      	cbnz	r0, 166b2 <_Balloc+0x5a>
   16682:	2101      	movs	r1, #1
   16684:	4620      	mov	r0, r4
   16686:	fa01 f605 	lsl.w	r6, r1, r5
   1668a:	1d72      	adds	r2, r6, #5
   1668c:	0092      	lsls	r2, r2, #2
   1668e:	f000 faa5 	bl	16bdc <_calloc_r>
   16692:	b160      	cbz	r0, 166ae <_Balloc+0x56>
   16694:	e9c0 5601 	strd	r5, r6, [r0, #4]
   16698:	e00e      	b.n	166b8 <_Balloc+0x60>
   1669a:	2221      	movs	r2, #33	; 0x21
   1669c:	2104      	movs	r1, #4
   1669e:	4620      	mov	r0, r4
   166a0:	f000 fa9c 	bl	16bdc <_calloc_r>
   166a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
   166a6:	60f0      	str	r0, [r6, #12]
   166a8:	68db      	ldr	r3, [r3, #12]
   166aa:	2b00      	cmp	r3, #0
   166ac:	d1e4      	bne.n	16678 <_Balloc+0x20>
   166ae:	2000      	movs	r0, #0
   166b0:	bd70      	pop	{r4, r5, r6, pc}
   166b2:	6802      	ldr	r2, [r0, #0]
   166b4:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
   166b8:	2300      	movs	r3, #0
   166ba:	e9c0 3303 	strd	r3, r3, [r0, #12]
   166be:	e7f7      	b.n	166b0 <_Balloc+0x58>

000166c0 <_Bfree>:
   166c0:	b570      	push	{r4, r5, r6, lr}
   166c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
   166c4:	4605      	mov	r5, r0
   166c6:	460c      	mov	r4, r1
   166c8:	b93e      	cbnz	r6, 166da <_Bfree+0x1a>
   166ca:	2010      	movs	r0, #16
   166cc:	f7fa f93e 	bl	1094c <malloc>
   166d0:	6268      	str	r0, [r5, #36]	; 0x24
   166d2:	6006      	str	r6, [r0, #0]
   166d4:	60c6      	str	r6, [r0, #12]
   166d6:	e9c0 6601 	strd	r6, r6, [r0, #4]
   166da:	b13c      	cbz	r4, 166ec <_Bfree+0x2c>
   166dc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   166de:	6862      	ldr	r2, [r4, #4]
   166e0:	68db      	ldr	r3, [r3, #12]
   166e2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   166e6:	6021      	str	r1, [r4, #0]
   166e8:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
   166ec:	bd70      	pop	{r4, r5, r6, pc}

000166ee <__multadd>:
   166ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   166f2:	4607      	mov	r7, r0
   166f4:	4698      	mov	r8, r3
   166f6:	460c      	mov	r4, r1
   166f8:	690e      	ldr	r6, [r1, #16]
   166fa:	f101 0014 	add.w	r0, r1, #20
   166fe:	2300      	movs	r3, #0
   16700:	6805      	ldr	r5, [r0, #0]
   16702:	3301      	adds	r3, #1
   16704:	b2a9      	uxth	r1, r5
   16706:	429e      	cmp	r6, r3
   16708:	ea4f 4515 	mov.w	r5, r5, lsr #16
   1670c:	fb02 8101 	mla	r1, r2, r1, r8
   16710:	ea4f 4c11 	mov.w	ip, r1, lsr #16
   16714:	b289      	uxth	r1, r1
   16716:	fb02 c505 	mla	r5, r2, r5, ip
   1671a:	eb01 4105 	add.w	r1, r1, r5, lsl #16
   1671e:	ea4f 4815 	mov.w	r8, r5, lsr #16
   16722:	f840 1b04 	str.w	r1, [r0], #4
   16726:	dceb      	bgt.n	16700 <__multadd+0x12>
   16728:	f1b8 0f00 	cmp.w	r8, #0
   1672c:	d01b      	beq.n	16766 <__multadd+0x78>
   1672e:	68a3      	ldr	r3, [r4, #8]
   16730:	42b3      	cmp	r3, r6
   16732:	dc12      	bgt.n	1675a <__multadd+0x6c>
   16734:	6861      	ldr	r1, [r4, #4]
   16736:	4638      	mov	r0, r7
   16738:	3101      	adds	r1, #1
   1673a:	f7ff ff8d 	bl	16658 <_Balloc>
   1673e:	6922      	ldr	r2, [r4, #16]
   16740:	4605      	mov	r5, r0
   16742:	f104 010c 	add.w	r1, r4, #12
   16746:	3202      	adds	r2, #2
   16748:	300c      	adds	r0, #12
   1674a:	0092      	lsls	r2, r2, #2
   1674c:	f7ff fcce 	bl	160ec <memcpy>
   16750:	4621      	mov	r1, r4
   16752:	462c      	mov	r4, r5
   16754:	4638      	mov	r0, r7
   16756:	f7ff ffb3 	bl	166c0 <_Bfree>
   1675a:	eb04 0386 	add.w	r3, r4, r6, lsl #2
   1675e:	3601      	adds	r6, #1
   16760:	f8c3 8014 	str.w	r8, [r3, #20]
   16764:	6126      	str	r6, [r4, #16]
   16766:	4620      	mov	r0, r4
   16768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0001676c <__hi0bits>:
   1676c:	0c02      	lsrs	r2, r0, #16
   1676e:	4603      	mov	r3, r0
   16770:	0412      	lsls	r2, r2, #16
   16772:	b9ca      	cbnz	r2, 167a8 <__hi0bits+0x3c>
   16774:	0403      	lsls	r3, r0, #16
   16776:	2010      	movs	r0, #16
   16778:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   1677c:	bf04      	itt	eq
   1677e:	021b      	lsleq	r3, r3, #8
   16780:	3008      	addeq	r0, #8
   16782:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   16786:	bf04      	itt	eq
   16788:	011b      	lsleq	r3, r3, #4
   1678a:	3004      	addeq	r0, #4
   1678c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   16790:	bf04      	itt	eq
   16792:	009b      	lsleq	r3, r3, #2
   16794:	3002      	addeq	r0, #2
   16796:	2b00      	cmp	r3, #0
   16798:	db05      	blt.n	167a6 <__hi0bits+0x3a>
   1679a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
   1679e:	f100 0001 	add.w	r0, r0, #1
   167a2:	bf08      	it	eq
   167a4:	2020      	moveq	r0, #32
   167a6:	4770      	bx	lr
   167a8:	2000      	movs	r0, #0
   167aa:	e7e5      	b.n	16778 <__hi0bits+0xc>

000167ac <__lo0bits>:
   167ac:	6803      	ldr	r3, [r0, #0]
   167ae:	4602      	mov	r2, r0
   167b0:	f013 0007 	ands.w	r0, r3, #7
   167b4:	d00b      	beq.n	167ce <__lo0bits+0x22>
   167b6:	07d9      	lsls	r1, r3, #31
   167b8:	d422      	bmi.n	16800 <__lo0bits+0x54>
   167ba:	0798      	lsls	r0, r3, #30
   167bc:	bf47      	ittee	mi
   167be:	085b      	lsrmi	r3, r3, #1
   167c0:	2001      	movmi	r0, #1
   167c2:	089b      	lsrpl	r3, r3, #2
   167c4:	2002      	movpl	r0, #2
   167c6:	bf4c      	ite	mi
   167c8:	6013      	strmi	r3, [r2, #0]
   167ca:	6013      	strpl	r3, [r2, #0]
   167cc:	4770      	bx	lr
   167ce:	b299      	uxth	r1, r3
   167d0:	b909      	cbnz	r1, 167d6 <__lo0bits+0x2a>
   167d2:	0c1b      	lsrs	r3, r3, #16
   167d4:	2010      	movs	r0, #16
   167d6:	f013 0fff 	tst.w	r3, #255	; 0xff
   167da:	bf04      	itt	eq
   167dc:	0a1b      	lsreq	r3, r3, #8
   167de:	3008      	addeq	r0, #8
   167e0:	0719      	lsls	r1, r3, #28
   167e2:	bf04      	itt	eq
   167e4:	091b      	lsreq	r3, r3, #4
   167e6:	3004      	addeq	r0, #4
   167e8:	0799      	lsls	r1, r3, #30
   167ea:	bf04      	itt	eq
   167ec:	089b      	lsreq	r3, r3, #2
   167ee:	3002      	addeq	r0, #2
   167f0:	07d9      	lsls	r1, r3, #31
   167f2:	d403      	bmi.n	167fc <__lo0bits+0x50>
   167f4:	085b      	lsrs	r3, r3, #1
   167f6:	f100 0001 	add.w	r0, r0, #1
   167fa:	d003      	beq.n	16804 <__lo0bits+0x58>
   167fc:	6013      	str	r3, [r2, #0]
   167fe:	4770      	bx	lr
   16800:	2000      	movs	r0, #0
   16802:	4770      	bx	lr
   16804:	2020      	movs	r0, #32
   16806:	4770      	bx	lr

00016808 <__i2b>:
   16808:	b510      	push	{r4, lr}
   1680a:	460c      	mov	r4, r1
   1680c:	2101      	movs	r1, #1
   1680e:	f7ff ff23 	bl	16658 <_Balloc>
   16812:	2201      	movs	r2, #1
   16814:	6144      	str	r4, [r0, #20]
   16816:	6102      	str	r2, [r0, #16]
   16818:	bd10      	pop	{r4, pc}

0001681a <__multiply>:
   1681a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1681e:	4615      	mov	r5, r2
   16820:	690a      	ldr	r2, [r1, #16]
   16822:	460c      	mov	r4, r1
   16824:	b085      	sub	sp, #20
   16826:	692b      	ldr	r3, [r5, #16]
   16828:	429a      	cmp	r2, r3
   1682a:	bfbe      	ittt	lt
   1682c:	460b      	movlt	r3, r1
   1682e:	462c      	movlt	r4, r5
   16830:	461d      	movlt	r5, r3
   16832:	6927      	ldr	r7, [r4, #16]
   16834:	68a3      	ldr	r3, [r4, #8]
   16836:	f8d5 9010 	ldr.w	r9, [r5, #16]
   1683a:	6861      	ldr	r1, [r4, #4]
   1683c:	eb07 0609 	add.w	r6, r7, r9
   16840:	42b3      	cmp	r3, r6
   16842:	bfb8      	it	lt
   16844:	3101      	addlt	r1, #1
   16846:	f7ff ff07 	bl	16658 <_Balloc>
   1684a:	f100 0114 	add.w	r1, r0, #20
   1684e:	2200      	movs	r2, #0
   16850:	eb01 0886 	add.w	r8, r1, r6, lsl #2
   16854:	460b      	mov	r3, r1
   16856:	4543      	cmp	r3, r8
   16858:	d31d      	bcc.n	16896 <__multiply+0x7c>
   1685a:	f104 0314 	add.w	r3, r4, #20
   1685e:	f105 0214 	add.w	r2, r5, #20
   16862:	f104 0515 	add.w	r5, r4, #21
   16866:	eb03 0787 	add.w	r7, r3, r7, lsl #2
   1686a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
   1686e:	9302      	str	r3, [sp, #8]
   16870:	1b3b      	subs	r3, r7, r4
   16872:	3b15      	subs	r3, #21
   16874:	f023 0303 	bic.w	r3, r3, #3
   16878:	3304      	adds	r3, #4
   1687a:	42af      	cmp	r7, r5
   1687c:	bf38      	it	cc
   1687e:	2304      	movcc	r3, #4
   16880:	9301      	str	r3, [sp, #4]
   16882:	9b02      	ldr	r3, [sp, #8]
   16884:	9203      	str	r2, [sp, #12]
   16886:	4293      	cmp	r3, r2
   16888:	d808      	bhi.n	1689c <__multiply+0x82>
   1688a:	2e00      	cmp	r6, #0
   1688c:	dc5a      	bgt.n	16944 <__multiply+0x12a>
   1688e:	6106      	str	r6, [r0, #16]
   16890:	b005      	add	sp, #20
   16892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16896:	f843 2b04 	str.w	r2, [r3], #4
   1689a:	e7dc      	b.n	16856 <__multiply+0x3c>
   1689c:	f8b2 a000 	ldrh.w	sl, [r2]
   168a0:	f1ba 0f00 	cmp.w	sl, #0
   168a4:	d024      	beq.n	168f0 <__multiply+0xd6>
   168a6:	f104 0e14 	add.w	lr, r4, #20
   168aa:	4689      	mov	r9, r1
   168ac:	f04f 0c00 	mov.w	ip, #0
   168b0:	f85e 5b04 	ldr.w	r5, [lr], #4
   168b4:	f8d9 b000 	ldr.w	fp, [r9]
   168b8:	b2ab      	uxth	r3, r5
   168ba:	4577      	cmp	r7, lr
   168bc:	fa1f fb8b 	uxth.w	fp, fp
   168c0:	fb0a b303 	mla	r3, sl, r3, fp
   168c4:	ea4f 4b15 	mov.w	fp, r5, lsr #16
   168c8:	f8d9 5000 	ldr.w	r5, [r9]
   168cc:	4463      	add	r3, ip
   168ce:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   168d2:	fb0a c50b 	mla	r5, sl, fp, ip
   168d6:	eb05 4513 	add.w	r5, r5, r3, lsr #16
   168da:	b29b      	uxth	r3, r3
   168dc:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   168e0:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
   168e4:	f849 3b04 	str.w	r3, [r9], #4
   168e8:	d8e2      	bhi.n	168b0 <__multiply+0x96>
   168ea:	9b01      	ldr	r3, [sp, #4]
   168ec:	f841 c003 	str.w	ip, [r1, r3]
   168f0:	9b03      	ldr	r3, [sp, #12]
   168f2:	3204      	adds	r2, #4
   168f4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
   168f8:	f1b9 0f00 	cmp.w	r9, #0
   168fc:	d020      	beq.n	16940 <__multiply+0x126>
   168fe:	680b      	ldr	r3, [r1, #0]
   16900:	f104 0c14 	add.w	ip, r4, #20
   16904:	468e      	mov	lr, r1
   16906:	f04f 0a00 	mov.w	sl, #0
   1690a:	f8bc 5000 	ldrh.w	r5, [ip]
   1690e:	b29b      	uxth	r3, r3
   16910:	f8be b002 	ldrh.w	fp, [lr, #2]
   16914:	fb09 b505 	mla	r5, r9, r5, fp
   16918:	44aa      	add	sl, r5
   1691a:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
   1691e:	f84e 3b04 	str.w	r3, [lr], #4
   16922:	f85c 3b04 	ldr.w	r3, [ip], #4
   16926:	f8be 5000 	ldrh.w	r5, [lr]
   1692a:	0c1b      	lsrs	r3, r3, #16
   1692c:	4567      	cmp	r7, ip
   1692e:	fb09 5303 	mla	r3, r9, r3, r5
   16932:	eb03 431a 	add.w	r3, r3, sl, lsr #16
   16936:	ea4f 4a13 	mov.w	sl, r3, lsr #16
   1693a:	d8e6      	bhi.n	1690a <__multiply+0xf0>
   1693c:	9d01      	ldr	r5, [sp, #4]
   1693e:	514b      	str	r3, [r1, r5]
   16940:	3104      	adds	r1, #4
   16942:	e79e      	b.n	16882 <__multiply+0x68>
   16944:	f858 3d04 	ldr.w	r3, [r8, #-4]!
   16948:	2b00      	cmp	r3, #0
   1694a:	d1a0      	bne.n	1688e <__multiply+0x74>
   1694c:	3e01      	subs	r6, #1
   1694e:	e79c      	b.n	1688a <__multiply+0x70>

00016950 <__lshift>:
   16950:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   16954:	460c      	mov	r4, r1
   16956:	4607      	mov	r7, r0
   16958:	4691      	mov	r9, r2
   1695a:	ea4f 1a62 	mov.w	sl, r2, asr #5
   1695e:	6923      	ldr	r3, [r4, #16]
   16960:	6849      	ldr	r1, [r1, #4]
   16962:	eb03 1862 	add.w	r8, r3, r2, asr #5
   16966:	68a3      	ldr	r3, [r4, #8]
   16968:	f108 0601 	add.w	r6, r8, #1
   1696c:	42b3      	cmp	r3, r6
   1696e:	db3f      	blt.n	169f0 <__lshift+0xa0>
   16970:	4638      	mov	r0, r7
   16972:	f7ff fe71 	bl	16658 <_Balloc>
   16976:	2300      	movs	r3, #0
   16978:	4605      	mov	r5, r0
   1697a:	f100 0114 	add.w	r1, r0, #20
   1697e:	f100 0210 	add.w	r2, r0, #16
   16982:	4618      	mov	r0, r3
   16984:	4553      	cmp	r3, sl
   16986:	db36      	blt.n	169f6 <__lshift+0xa6>
   16988:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
   1698c:	f104 0314 	add.w	r3, r4, #20
   16990:	6920      	ldr	r0, [r4, #16]
   16992:	f019 091f 	ands.w	r9, r9, #31
   16996:	eb01 018a 	add.w	r1, r1, sl, lsl #2
   1699a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
   1699e:	d02e      	beq.n	169fe <__lshift+0xae>
   169a0:	f1c9 0e20 	rsb	lr, r9, #32
   169a4:	468a      	mov	sl, r1
   169a6:	2200      	movs	r2, #0
   169a8:	6818      	ldr	r0, [r3, #0]
   169aa:	fa00 f009 	lsl.w	r0, r0, r9
   169ae:	4302      	orrs	r2, r0
   169b0:	f84a 2b04 	str.w	r2, [sl], #4
   169b4:	f853 2b04 	ldr.w	r2, [r3], #4
   169b8:	459c      	cmp	ip, r3
   169ba:	fa22 f20e 	lsr.w	r2, r2, lr
   169be:	d8f3      	bhi.n	169a8 <__lshift+0x58>
   169c0:	ebac 0304 	sub.w	r3, ip, r4
   169c4:	f104 0015 	add.w	r0, r4, #21
   169c8:	3b15      	subs	r3, #21
   169ca:	f023 0303 	bic.w	r3, r3, #3
   169ce:	3304      	adds	r3, #4
   169d0:	4560      	cmp	r0, ip
   169d2:	bf88      	it	hi
   169d4:	2304      	movhi	r3, #4
   169d6:	50ca      	str	r2, [r1, r3]
   169d8:	b10a      	cbz	r2, 169de <__lshift+0x8e>
   169da:	f108 0602 	add.w	r6, r8, #2
   169de:	3e01      	subs	r6, #1
   169e0:	4638      	mov	r0, r7
   169e2:	4621      	mov	r1, r4
   169e4:	612e      	str	r6, [r5, #16]
   169e6:	f7ff fe6b 	bl	166c0 <_Bfree>
   169ea:	4628      	mov	r0, r5
   169ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   169f0:	3101      	adds	r1, #1
   169f2:	005b      	lsls	r3, r3, #1
   169f4:	e7ba      	b.n	1696c <__lshift+0x1c>
   169f6:	3301      	adds	r3, #1
   169f8:	f842 0f04 	str.w	r0, [r2, #4]!
   169fc:	e7c2      	b.n	16984 <__lshift+0x34>
   169fe:	3904      	subs	r1, #4
   16a00:	f853 2b04 	ldr.w	r2, [r3], #4
   16a04:	459c      	cmp	ip, r3
   16a06:	f841 2f04 	str.w	r2, [r1, #4]!
   16a0a:	d8f9      	bhi.n	16a00 <__lshift+0xb0>
   16a0c:	e7e7      	b.n	169de <__lshift+0x8e>

00016a0e <__mcmp>:
   16a0e:	4603      	mov	r3, r0
   16a10:	690a      	ldr	r2, [r1, #16]
   16a12:	6900      	ldr	r0, [r0, #16]
   16a14:	1a80      	subs	r0, r0, r2
   16a16:	b530      	push	{r4, r5, lr}
   16a18:	d10d      	bne.n	16a36 <__mcmp+0x28>
   16a1a:	3314      	adds	r3, #20
   16a1c:	3114      	adds	r1, #20
   16a1e:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   16a22:	eb01 0182 	add.w	r1, r1, r2, lsl #2
   16a26:	f854 5d04 	ldr.w	r5, [r4, #-4]!
   16a2a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   16a2e:	4295      	cmp	r5, r2
   16a30:	d002      	beq.n	16a38 <__mcmp+0x2a>
   16a32:	d304      	bcc.n	16a3e <__mcmp+0x30>
   16a34:	2001      	movs	r0, #1
   16a36:	bd30      	pop	{r4, r5, pc}
   16a38:	42a3      	cmp	r3, r4
   16a3a:	d3f4      	bcc.n	16a26 <__mcmp+0x18>
   16a3c:	e7fb      	b.n	16a36 <__mcmp+0x28>
   16a3e:	f04f 30ff 	mov.w	r0, #4294967295
   16a42:	e7f8      	b.n	16a36 <__mcmp+0x28>

00016a44 <__mdiff>:
   16a44:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16a48:	460c      	mov	r4, r1
   16a4a:	4606      	mov	r6, r0
   16a4c:	4611      	mov	r1, r2
   16a4e:	4692      	mov	sl, r2
   16a50:	4620      	mov	r0, r4
   16a52:	f7ff ffdc 	bl	16a0e <__mcmp>
   16a56:	1e05      	subs	r5, r0, #0
   16a58:	d108      	bne.n	16a6c <__mdiff+0x28>
   16a5a:	4629      	mov	r1, r5
   16a5c:	4630      	mov	r0, r6
   16a5e:	f7ff fdfb 	bl	16658 <_Balloc>
   16a62:	2301      	movs	r3, #1
   16a64:	e9c0 3504 	strd	r3, r5, [r0, #16]
   16a68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16a6c:	bfa3      	ittte	ge
   16a6e:	4653      	movge	r3, sl
   16a70:	46a2      	movge	sl, r4
   16a72:	2500      	movge	r5, #0
   16a74:	2501      	movlt	r5, #1
   16a76:	bfa8      	it	ge
   16a78:	461c      	movge	r4, r3
   16a7a:	f8da 1004 	ldr.w	r1, [sl, #4]
   16a7e:	4630      	mov	r0, r6
   16a80:	f7ff fdea 	bl	16658 <_Balloc>
   16a84:	f104 0914 	add.w	r9, r4, #20
   16a88:	f8da 7010 	ldr.w	r7, [sl, #16]
   16a8c:	f100 0814 	add.w	r8, r0, #20
   16a90:	6926      	ldr	r6, [r4, #16]
   16a92:	f10a 0210 	add.w	r2, sl, #16
   16a96:	60c5      	str	r5, [r0, #12]
   16a98:	f10a 0514 	add.w	r5, sl, #20
   16a9c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
   16aa0:	46c2      	mov	sl, r8
   16aa2:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
   16aa6:	f04f 0c00 	mov.w	ip, #0
   16aaa:	f852 bf04 	ldr.w	fp, [r2, #4]!
   16aae:	f859 3b04 	ldr.w	r3, [r9], #4
   16ab2:	fa1f f18b 	uxth.w	r1, fp
   16ab6:	454e      	cmp	r6, r9
   16ab8:	4461      	add	r1, ip
   16aba:	fa1f fc83 	uxth.w	ip, r3
   16abe:	ea4f 4313 	mov.w	r3, r3, lsr #16
   16ac2:	eba1 010c 	sub.w	r1, r1, ip
   16ac6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
   16aca:	eb03 4321 	add.w	r3, r3, r1, asr #16
   16ace:	b289      	uxth	r1, r1
   16ad0:	ea4f 4c23 	mov.w	ip, r3, asr #16
   16ad4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
   16ad8:	f84a 3b04 	str.w	r3, [sl], #4
   16adc:	d8e5      	bhi.n	16aaa <__mdiff+0x66>
   16ade:	1b33      	subs	r3, r6, r4
   16ae0:	3415      	adds	r4, #21
   16ae2:	3b15      	subs	r3, #21
   16ae4:	f023 0303 	bic.w	r3, r3, #3
   16ae8:	3304      	adds	r3, #4
   16aea:	42a6      	cmp	r6, r4
   16aec:	bf38      	it	cc
   16aee:	2304      	movcc	r3, #4
   16af0:	441d      	add	r5, r3
   16af2:	4443      	add	r3, r8
   16af4:	462c      	mov	r4, r5
   16af6:	461e      	mov	r6, r3
   16af8:	4574      	cmp	r4, lr
   16afa:	d30e      	bcc.n	16b1a <__mdiff+0xd6>
   16afc:	f10e 0203 	add.w	r2, lr, #3
   16b00:	1b52      	subs	r2, r2, r5
   16b02:	3d03      	subs	r5, #3
   16b04:	f022 0203 	bic.w	r2, r2, #3
   16b08:	45ae      	cmp	lr, r5
   16b0a:	bf38      	it	cc
   16b0c:	2200      	movcc	r2, #0
   16b0e:	441a      	add	r2, r3
   16b10:	f852 3d04 	ldr.w	r3, [r2, #-4]!
   16b14:	b18b      	cbz	r3, 16b3a <__mdiff+0xf6>
   16b16:	6107      	str	r7, [r0, #16]
   16b18:	e7a6      	b.n	16a68 <__mdiff+0x24>
   16b1a:	f854 8b04 	ldr.w	r8, [r4], #4
   16b1e:	fa1f f288 	uxth.w	r2, r8
   16b22:	4462      	add	r2, ip
   16b24:	1411      	asrs	r1, r2, #16
   16b26:	b292      	uxth	r2, r2
   16b28:	eb01 4118 	add.w	r1, r1, r8, lsr #16
   16b2c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   16b30:	ea4f 4c21 	mov.w	ip, r1, asr #16
   16b34:	f846 2b04 	str.w	r2, [r6], #4
   16b38:	e7de      	b.n	16af8 <__mdiff+0xb4>
   16b3a:	3f01      	subs	r7, #1
   16b3c:	e7e8      	b.n	16b10 <__mdiff+0xcc>

00016b3e <__d2b>:
   16b3e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   16b42:	461c      	mov	r4, r3
   16b44:	2101      	movs	r1, #1
   16b46:	4690      	mov	r8, r2
   16b48:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
   16b4c:	f7ff fd84 	bl	16658 <_Balloc>
   16b50:	f3c4 0313 	ubfx	r3, r4, #0, #20
   16b54:	f3c4 540a 	ubfx	r4, r4, #20, #11
   16b58:	4607      	mov	r7, r0
   16b5a:	bb2c      	cbnz	r4, 16ba8 <__d2b+0x6a>
   16b5c:	9301      	str	r3, [sp, #4]
   16b5e:	f1b8 0300 	subs.w	r3, r8, #0
   16b62:	d026      	beq.n	16bb2 <__d2b+0x74>
   16b64:	4668      	mov	r0, sp
   16b66:	9300      	str	r3, [sp, #0]
   16b68:	f7ff fe20 	bl	167ac <__lo0bits>
   16b6c:	9900      	ldr	r1, [sp, #0]
   16b6e:	b1f0      	cbz	r0, 16bae <__d2b+0x70>
   16b70:	9a01      	ldr	r2, [sp, #4]
   16b72:	f1c0 0320 	rsb	r3, r0, #32
   16b76:	fa02 f303 	lsl.w	r3, r2, r3
   16b7a:	40c2      	lsrs	r2, r0
   16b7c:	430b      	orrs	r3, r1
   16b7e:	9201      	str	r2, [sp, #4]
   16b80:	617b      	str	r3, [r7, #20]
   16b82:	9b01      	ldr	r3, [sp, #4]
   16b84:	2b00      	cmp	r3, #0
   16b86:	61bb      	str	r3, [r7, #24]
   16b88:	bf14      	ite	ne
   16b8a:	2102      	movne	r1, #2
   16b8c:	2101      	moveq	r1, #1
   16b8e:	6139      	str	r1, [r7, #16]
   16b90:	b1c4      	cbz	r4, 16bc4 <__d2b+0x86>
   16b92:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
   16b96:	4404      	add	r4, r0
   16b98:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   16b9c:	6034      	str	r4, [r6, #0]
   16b9e:	6028      	str	r0, [r5, #0]
   16ba0:	4638      	mov	r0, r7
   16ba2:	b002      	add	sp, #8
   16ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   16ba8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   16bac:	e7d6      	b.n	16b5c <__d2b+0x1e>
   16bae:	6179      	str	r1, [r7, #20]
   16bb0:	e7e7      	b.n	16b82 <__d2b+0x44>
   16bb2:	a801      	add	r0, sp, #4
   16bb4:	f7ff fdfa 	bl	167ac <__lo0bits>
   16bb8:	9b01      	ldr	r3, [sp, #4]
   16bba:	2101      	movs	r1, #1
   16bbc:	3020      	adds	r0, #32
   16bbe:	617b      	str	r3, [r7, #20]
   16bc0:	6139      	str	r1, [r7, #16]
   16bc2:	e7e5      	b.n	16b90 <__d2b+0x52>
   16bc4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
   16bc8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   16bcc:	6030      	str	r0, [r6, #0]
   16bce:	6918      	ldr	r0, [r3, #16]
   16bd0:	f7ff fdcc 	bl	1676c <__hi0bits>
   16bd4:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
   16bd8:	6029      	str	r1, [r5, #0]
   16bda:	e7e1      	b.n	16ba0 <__d2b+0x62>

00016bdc <_calloc_r>:
   16bdc:	b538      	push	{r3, r4, r5, lr}
   16bde:	fb02 f501 	mul.w	r5, r2, r1
   16be2:	4629      	mov	r1, r5
   16be4:	f7f9 ff10 	bl	10a08 <_malloc_r>
   16be8:	4604      	mov	r4, r0
   16bea:	b118      	cbz	r0, 16bf4 <_calloc_r+0x18>
   16bec:	462a      	mov	r2, r5
   16bee:	2100      	movs	r1, #0
   16bf0:	f7ff fa89 	bl	16106 <memset>
   16bf4:	4620      	mov	r0, r4
   16bf6:	bd38      	pop	{r3, r4, r5, pc}

00016bf8 <__sread>:
   16bf8:	b510      	push	{r4, lr}
   16bfa:	460c      	mov	r4, r1
   16bfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   16c00:	f7fa fffc 	bl	11bfc <_read_r>
   16c04:	2800      	cmp	r0, #0
   16c06:	bfab      	itete	ge
   16c08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
   16c0a:	89a3      	ldrhlt	r3, [r4, #12]
   16c0c:	181b      	addge	r3, r3, r0
   16c0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
   16c12:	bfac      	ite	ge
   16c14:	6563      	strge	r3, [r4, #84]	; 0x54
   16c16:	81a3      	strhlt	r3, [r4, #12]
   16c18:	bd10      	pop	{r4, pc}

00016c1a <__swrite>:
   16c1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   16c1e:	461f      	mov	r7, r3
   16c20:	898b      	ldrh	r3, [r1, #12]
   16c22:	4605      	mov	r5, r0
   16c24:	460c      	mov	r4, r1
   16c26:	05db      	lsls	r3, r3, #23
   16c28:	4616      	mov	r6, r2
   16c2a:	d505      	bpl.n	16c38 <__swrite+0x1e>
   16c2c:	2302      	movs	r3, #2
   16c2e:	2200      	movs	r2, #0
   16c30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   16c34:	f7fa ffd0 	bl	11bd8 <_lseek_r>
   16c38:	89a3      	ldrh	r3, [r4, #12]
   16c3a:	4632      	mov	r2, r6
   16c3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   16c40:	4628      	mov	r0, r5
   16c42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   16c46:	81a3      	strh	r3, [r4, #12]
   16c48:	463b      	mov	r3, r7
   16c4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   16c4e:	f7fa bf7f 	b.w	11b50 <_write_r>

00016c52 <__sseek>:
   16c52:	b510      	push	{r4, lr}
   16c54:	460c      	mov	r4, r1
   16c56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   16c5a:	f7fa ffbd 	bl	11bd8 <_lseek_r>
   16c5e:	1c43      	adds	r3, r0, #1
   16c60:	89a3      	ldrh	r3, [r4, #12]
   16c62:	bf15      	itete	ne
   16c64:	6560      	strne	r0, [r4, #84]	; 0x54
   16c66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   16c6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   16c6e:	81a3      	strheq	r3, [r4, #12]
   16c70:	bf18      	it	ne
   16c72:	81a3      	strhne	r3, [r4, #12]
   16c74:	bd10      	pop	{r4, pc}

00016c76 <__sclose>:
   16c76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   16c7a:	f7fa bf7b 	b.w	11b74 <_close_r>

00016c7e <__ascii_mbtowc>:
   16c7e:	b082      	sub	sp, #8
   16c80:	b901      	cbnz	r1, 16c84 <__ascii_mbtowc+0x6>
   16c82:	a901      	add	r1, sp, #4
   16c84:	b142      	cbz	r2, 16c98 <__ascii_mbtowc+0x1a>
   16c86:	b14b      	cbz	r3, 16c9c <__ascii_mbtowc+0x1e>
   16c88:	7813      	ldrb	r3, [r2, #0]
   16c8a:	600b      	str	r3, [r1, #0]
   16c8c:	7812      	ldrb	r2, [r2, #0]
   16c8e:	1e10      	subs	r0, r2, #0
   16c90:	bf18      	it	ne
   16c92:	2001      	movne	r0, #1
   16c94:	b002      	add	sp, #8
   16c96:	4770      	bx	lr
   16c98:	4610      	mov	r0, r2
   16c9a:	e7fb      	b.n	16c94 <__ascii_mbtowc+0x16>
   16c9c:	f06f 0001 	mvn.w	r0, #1
   16ca0:	e7f8      	b.n	16c94 <__ascii_mbtowc+0x16>

00016ca2 <__ascii_wctomb>:
   16ca2:	4603      	mov	r3, r0
   16ca4:	4608      	mov	r0, r1
   16ca6:	b141      	cbz	r1, 16cba <__ascii_wctomb+0x18>
   16ca8:	2aff      	cmp	r2, #255	; 0xff
   16caa:	d904      	bls.n	16cb6 <__ascii_wctomb+0x14>
   16cac:	228a      	movs	r2, #138	; 0x8a
   16cae:	f04f 30ff 	mov.w	r0, #4294967295
   16cb2:	601a      	str	r2, [r3, #0]
   16cb4:	4770      	bx	lr
   16cb6:	2001      	movs	r0, #1
   16cb8:	700a      	strb	r2, [r1, #0]
   16cba:	4770      	bx	lr

00016cbc <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
   16cbc:	f7ef b890 	b.w	5de0 <SystemInit>
