#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d78b80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d60460 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1d79df0 .functor NOT 1, L_0x1d9eb20, C4<0>, C4<0>, C4<0>;
L_0x1d9e290 .functor XOR 5, L_0x1d9e7e0, L_0x1d9e880, C4<00000>, C4<00000>;
L_0x1d9ea10 .functor XOR 5, L_0x1d9e290, L_0x1d9e970, C4<00000>, C4<00000>;
v0x1d9b5c0_0 .net *"_ivl_10", 4 0, L_0x1d9e970;  1 drivers
v0x1d9b6c0_0 .net *"_ivl_12", 4 0, L_0x1d9ea10;  1 drivers
v0x1d9b7a0_0 .net *"_ivl_2", 4 0, L_0x1d9e740;  1 drivers
v0x1d9b860_0 .net *"_ivl_4", 4 0, L_0x1d9e7e0;  1 drivers
v0x1d9b940_0 .net *"_ivl_6", 4 0, L_0x1d9e880;  1 drivers
v0x1d9ba70_0 .net *"_ivl_8", 4 0, L_0x1d9e290;  1 drivers
v0x1d9bb50_0 .var "clk", 0 0;
v0x1d9bbf0_0 .var/2u "stats1", 159 0;
v0x1d9bcb0_0 .var/2u "strobe", 0 0;
v0x1d9bd70_0 .net "sum_dut", 4 0, L_0x1d9e3a0;  1 drivers
v0x1d9be30_0 .net "sum_ref", 4 0, L_0x1d9c540;  1 drivers
v0x1d9bed0_0 .net "tb_match", 0 0, L_0x1d9eb20;  1 drivers
v0x1d9bf70_0 .net "tb_mismatch", 0 0, L_0x1d79df0;  1 drivers
v0x1d9c030_0 .net "x", 3 0, v0x1d98320_0;  1 drivers
v0x1d9c0f0_0 .net "y", 3 0, v0x1d983e0_0;  1 drivers
L_0x1d9e740 .concat [ 5 0 0 0], L_0x1d9c540;
L_0x1d9e7e0 .concat [ 5 0 0 0], L_0x1d9c540;
L_0x1d9e880 .concat [ 5 0 0 0], L_0x1d9e3a0;
L_0x1d9e970 .concat [ 5 0 0 0], L_0x1d9c540;
L_0x1d9eb20 .cmp/eeq 5, L_0x1d9e740, L_0x1d9ea10;
S_0x1d74640 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1d60460;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1d5ffa0_0 .net *"_ivl_0", 4 0, L_0x1d9c230;  1 drivers
L_0x7fe1aaf67018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d5d6b0_0 .net *"_ivl_3", 0 0, L_0x7fe1aaf67018;  1 drivers
v0x1d602c0_0 .net *"_ivl_4", 4 0, L_0x1d9c3c0;  1 drivers
L_0x7fe1aaf67060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d5da00_0 .net *"_ivl_7", 0 0, L_0x7fe1aaf67060;  1 drivers
v0x1d97cb0_0 .net "sum", 4 0, L_0x1d9c540;  alias, 1 drivers
v0x1d97de0_0 .net "x", 3 0, v0x1d98320_0;  alias, 1 drivers
v0x1d97ec0_0 .net "y", 3 0, v0x1d983e0_0;  alias, 1 drivers
L_0x1d9c230 .concat [ 4 1 0 0], v0x1d98320_0, L_0x7fe1aaf67018;
L_0x1d9c3c0 .concat [ 4 1 0 0], v0x1d983e0_0, L_0x7fe1aaf67060;
L_0x1d9c540 .arith/sum 5, L_0x1d9c230, L_0x1d9c3c0;
S_0x1d98020 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1d60460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1d98240_0 .net "clk", 0 0, v0x1d9bb50_0;  1 drivers
v0x1d98320_0 .var "x", 3 0;
v0x1d983e0_0 .var "y", 3 0;
E_0x1d662b0/0 .event negedge, v0x1d98240_0;
E_0x1d662b0/1 .event posedge, v0x1d98240_0;
E_0x1d662b0 .event/or E_0x1d662b0/0, E_0x1d662b0/1;
S_0x1d984c0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1d60460;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1d9ad70_0 .net *"_ivl_47", 0 0, L_0x1d9e650;  1 drivers
v0x1d9ae70_0 .net "carry", 3 0, L_0x1d9e150;  1 drivers
v0x1d9af50_0 .net "overflow", 0 0, L_0x1d9e300;  1 drivers
v0x1d9aff0_0 .net "sum", 4 0, L_0x1d9e3a0;  alias, 1 drivers
v0x1d9b0d0_0 .net "x", 3 0, v0x1d98320_0;  alias, 1 drivers
v0x1d9b230_0 .net "y", 3 0, v0x1d983e0_0;  alias, 1 drivers
L_0x1d9ca10 .part v0x1d98320_0, 0, 1;
L_0x1d9cab0 .part v0x1d983e0_0, 0, 1;
L_0x1d9d020 .part v0x1d98320_0, 1, 1;
L_0x1d9d0c0 .part v0x1d983e0_0, 1, 1;
L_0x1d9d190 .part L_0x1d9e150, 0, 1;
L_0x1d9d700 .part v0x1d98320_0, 2, 1;
L_0x1d9d7e0 .part v0x1d983e0_0, 2, 1;
L_0x1d9d880 .part L_0x1d9e150, 1, 1;
L_0x1d9de00 .part v0x1d98320_0, 3, 1;
L_0x1d9dea0 .part v0x1d983e0_0, 3, 1;
L_0x1d9e0b0 .part L_0x1d9e150, 2, 1;
L_0x1d9e150 .concat8 [ 1 1 1 1], L_0x1d9c900, L_0x1d9cf10, L_0x1d9d5f0, L_0x1d9dcf0;
L_0x1d9e300 .part L_0x1d9e150, 3, 1;
LS_0x1d9e3a0_0_0 .concat8 [ 1 1 1 1], L_0x1d7a570, L_0x1d9cbf0, L_0x1d9d2d0, L_0x1d9da30;
LS_0x1d9e3a0_0_4 .concat8 [ 1 0 0 0], L_0x1d9e650;
L_0x1d9e3a0 .concat8 [ 4 1 0 0], LS_0x1d9e3a0_0_0, LS_0x1d9e3a0_0_4;
L_0x1d9e650 .part L_0x1d9e150, 3, 1;
S_0x1d986a0 .scope module, "adder0" "full_adder" 4 11, 4 23 0, S_0x1d984c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1d6b590 .functor XOR 1, L_0x1d9ca10, L_0x1d9cab0, C4<0>, C4<0>;
L_0x7fe1aaf670a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1d7a570 .functor XOR 1, L_0x1d6b590, L_0x7fe1aaf670a8, C4<0>, C4<0>;
L_0x1d9c6d0 .functor AND 1, L_0x1d6b590, L_0x7fe1aaf670a8, C4<1>, C4<1>;
L_0x1d9c7c0 .functor AND 1, L_0x1d9ca10, L_0x1d9cab0, C4<1>, C4<1>;
L_0x1d9c900 .functor OR 1, L_0x1d9c6d0, L_0x1d9c7c0, C4<0>, C4<0>;
v0x1d98930_0 .net "a", 0 0, L_0x1d6b590;  1 drivers
v0x1d98a10_0 .net "b", 0 0, L_0x1d9c6d0;  1 drivers
v0x1d98ad0_0 .net "c", 0 0, L_0x1d9c7c0;  1 drivers
v0x1d98ba0_0 .net "cin", 0 0, L_0x7fe1aaf670a8;  1 drivers
v0x1d98c60_0 .net "cout", 0 0, L_0x1d9c900;  1 drivers
v0x1d98d70_0 .net "sum", 0 0, L_0x1d7a570;  1 drivers
v0x1d98e30_0 .net "x", 0 0, L_0x1d9ca10;  1 drivers
v0x1d98ef0_0 .net "y", 0 0, L_0x1d9cab0;  1 drivers
S_0x1d99050 .scope module, "adder1" "full_adder" 4 12, 4 23 0, S_0x1d984c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1d9cb50 .functor XOR 1, L_0x1d9d020, L_0x1d9d0c0, C4<0>, C4<0>;
L_0x1d9cbf0 .functor XOR 1, L_0x1d9cb50, L_0x1d9d190, C4<0>, C4<0>;
L_0x1d9cce0 .functor AND 1, L_0x1d9cb50, L_0x1d9d190, C4<1>, C4<1>;
L_0x1d9cdd0 .functor AND 1, L_0x1d9d020, L_0x1d9d0c0, C4<1>, C4<1>;
L_0x1d9cf10 .functor OR 1, L_0x1d9cce0, L_0x1d9cdd0, C4<0>, C4<0>;
v0x1d99300_0 .net "a", 0 0, L_0x1d9cb50;  1 drivers
v0x1d993c0_0 .net "b", 0 0, L_0x1d9cce0;  1 drivers
v0x1d99480_0 .net "c", 0 0, L_0x1d9cdd0;  1 drivers
v0x1d99550_0 .net "cin", 0 0, L_0x1d9d190;  1 drivers
v0x1d99610_0 .net "cout", 0 0, L_0x1d9cf10;  1 drivers
v0x1d99720_0 .net "sum", 0 0, L_0x1d9cbf0;  1 drivers
v0x1d997e0_0 .net "x", 0 0, L_0x1d9d020;  1 drivers
v0x1d998a0_0 .net "y", 0 0, L_0x1d9d0c0;  1 drivers
S_0x1d99a00 .scope module, "adder2" "full_adder" 4 13, 4 23 0, S_0x1d984c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1d9d230 .functor XOR 1, L_0x1d9d700, L_0x1d9d7e0, C4<0>, C4<0>;
L_0x1d9d2d0 .functor XOR 1, L_0x1d9d230, L_0x1d9d880, C4<0>, C4<0>;
L_0x1d9d3c0 .functor AND 1, L_0x1d9d230, L_0x1d9d880, C4<1>, C4<1>;
L_0x1d9d4b0 .functor AND 1, L_0x1d9d700, L_0x1d9d7e0, C4<1>, C4<1>;
L_0x1d9d5f0 .functor OR 1, L_0x1d9d3c0, L_0x1d9d4b0, C4<0>, C4<0>;
v0x1d99cc0_0 .net "a", 0 0, L_0x1d9d230;  1 drivers
v0x1d99d80_0 .net "b", 0 0, L_0x1d9d3c0;  1 drivers
v0x1d99e40_0 .net "c", 0 0, L_0x1d9d4b0;  1 drivers
v0x1d99f10_0 .net "cin", 0 0, L_0x1d9d880;  1 drivers
v0x1d99fd0_0 .net "cout", 0 0, L_0x1d9d5f0;  1 drivers
v0x1d9a0e0_0 .net "sum", 0 0, L_0x1d9d2d0;  1 drivers
v0x1d9a1a0_0 .net "x", 0 0, L_0x1d9d700;  1 drivers
v0x1d9a260_0 .net "y", 0 0, L_0x1d9d7e0;  1 drivers
S_0x1d9a3c0 .scope module, "adder3" "full_adder" 4 14, 4 23 0, S_0x1d984c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1d9d9c0 .functor XOR 1, L_0x1d9de00, L_0x1d9dea0, C4<0>, C4<0>;
L_0x1d9da30 .functor XOR 1, L_0x1d9d9c0, L_0x1d9e0b0, C4<0>, C4<0>;
L_0x1d9daf0 .functor AND 1, L_0x1d9d9c0, L_0x1d9e0b0, C4<1>, C4<1>;
L_0x1d9dbb0 .functor AND 1, L_0x1d9de00, L_0x1d9dea0, C4<1>, C4<1>;
L_0x1d9dcf0 .functor OR 1, L_0x1d9daf0, L_0x1d9dbb0, C4<0>, C4<0>;
v0x1d9a650_0 .net "a", 0 0, L_0x1d9d9c0;  1 drivers
v0x1d9a730_0 .net "b", 0 0, L_0x1d9daf0;  1 drivers
v0x1d9a7f0_0 .net "c", 0 0, L_0x1d9dbb0;  1 drivers
v0x1d9a8c0_0 .net "cin", 0 0, L_0x1d9e0b0;  1 drivers
v0x1d9a980_0 .net "cout", 0 0, L_0x1d9dcf0;  1 drivers
v0x1d9aa90_0 .net "sum", 0 0, L_0x1d9da30;  1 drivers
v0x1d9ab50_0 .net "x", 0 0, L_0x1d9de00;  1 drivers
v0x1d9ac10_0 .net "y", 0 0, L_0x1d9dea0;  1 drivers
S_0x1d9b3c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1d60460;
 .timescale -12 -12;
E_0x1d65b90 .event anyedge, v0x1d9bcb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d9bcb0_0;
    %nor/r;
    %assign/vec4 v0x1d9bcb0_0, 0;
    %wait E_0x1d65b90;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d98020;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d662b0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1d983e0_0, 0;
    %assign/vec4 v0x1d98320_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1d60460;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d9bb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d9bcb0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1d60460;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d9bb50_0;
    %inv;
    %store/vec4 v0x1d9bb50_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1d60460;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d98240_0, v0x1d9bf70_0, v0x1d9c030_0, v0x1d9c0f0_0, v0x1d9be30_0, v0x1d9bd70_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1d60460;
T_5 ;
    %load/vec4 v0x1d9bbf0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1d9bbf0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d9bbf0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1d9bbf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d9bbf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d9bbf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d9bbf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1d60460;
T_6 ;
    %wait E_0x1d662b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d9bbf0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9bbf0_0, 4, 32;
    %load/vec4 v0x1d9bed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1d9bbf0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9bbf0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d9bbf0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9bbf0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1d9be30_0;
    %load/vec4 v0x1d9be30_0;
    %load/vec4 v0x1d9bd70_0;
    %xor;
    %load/vec4 v0x1d9be30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1d9bbf0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9bbf0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1d9bbf0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9bbf0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/m2014_q4j/iter0/response36/top_module.sv";
