Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr  4 03:32:54 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.407        0.000                      0                 1533        0.024        0.000                      0                 1533       54.305        0.000                       0                   567  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.407        0.000                      0                 1529        0.024        0.000                      0                 1529       54.305        0.000                       0                   567  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.775        0.000                      0                    4        0.954        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.607ns  (logic 60.637ns (57.966%)  route 43.971ns (42.034%))
  Logic Levels:           320  (CARRY4=286 LUT2=2 LUT3=23 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X31Y18         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.981     7.575    sm/D_states_q[3]
    SLICE_X35Y16         LUT4 (Prop_lut4_I1_O)        0.152     7.727 r  sm/ram_reg_i_74__0/O
                         net (fo=1, routed)           0.436     8.163    sm/ram_reg_i_74__0_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I5_O)        0.326     8.489 r  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.544     9.034    sm/ram_reg_i_60_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.158 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.665    10.823    L_reg/M_sm_ra1[0]
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.947 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.222    12.168    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X48Y29         LUT3 (Prop_lut3_I2_O)        0.150    12.318 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.911    13.229    sm/M_alum_a[31]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.326    13.555 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.555    alum/S[0]
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.087 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.087    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.201 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.201    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.315 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.315    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.429 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.429    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.543 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.543    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.657 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.657    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.771 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.771    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.885 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.885    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.156 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.901    16.057    alum/temp_out0[31]
    SLICE_X45Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.886 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.886    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.000 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.000    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.114 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.114    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.228 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.228    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.342 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.342    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.456 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.456    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.570 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.570    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.684 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.684    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.841 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.942    18.783    alum/temp_out0[30]
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.329    19.112 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.112    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.645 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.645    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.762 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.762    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.879 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.879    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.996 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.996    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.113 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.113    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.230 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.230    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.347 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.347    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.464 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.464    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.621 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.984    21.605    alum/temp_out0[29]
    SLICE_X41Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.393 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.393    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.507 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.507    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.621 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.621    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.735 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.735    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.849 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.849    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.963 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.963    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.077 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.077    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.191 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.191    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.348 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.905    24.254    alum/temp_out0[28]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    24.583 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.583    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.133 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.133    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.247    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.361 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.361    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.475 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.475    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.589 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.589    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.703 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.703    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.817 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.817    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.931 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.931    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.088 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.911    26.999    alum/temp_out0[27]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329    27.328 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.328    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.878 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.878    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.833 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.053    29.886    alum/temp_out0[26]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.329    30.215 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.215    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.748 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.748    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.865 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.865    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.982 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.982    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.099 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.099    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.216 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.216    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.333 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.333    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.450 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.450    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.567 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.567    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.724 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.128    32.852    alum/temp_out0[25]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.332    33.184 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.184    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.734 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.734    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.848 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.848    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.962 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.962    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.076 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.076    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.190 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.190    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.304 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.304    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.418 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.418    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.532 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.532    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.689 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.070    35.759    alum/temp_out0[24]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.329    36.088 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.088    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.638 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.752 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.752    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.866 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.866    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.980 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.980    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.094 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.094    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.208 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.208    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.322 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.322    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.436 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.436    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.593 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.000    38.593    alum/temp_out0[23]
    SLICE_X50Y31         LUT3 (Prop_lut3_I0_O)        0.329    38.922 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.922    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.455 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.455    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.572 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.572    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.689 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.689    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.806 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.806    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.923 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.923    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.040 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.040    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.157 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.157    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.314 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.014    41.328    alum/temp_out0[22]
    SLICE_X52Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.131 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.131    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.248 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.365 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.365    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.482    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.599 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.599    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.716 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.833 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.833    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.950 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.950    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.107 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.960    44.067    alum/temp_out0[21]
    SLICE_X49Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.855 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.855    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.969 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.969    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.083 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.083    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.197 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.197    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.311 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.311    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.425 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.425    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.539 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.539    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.653 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.653    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.810 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.067    46.878    alum/temp_out0[20]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.329    47.207 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.207    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.757 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.757    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.871 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.871    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.985 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.099 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.099    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.213 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.213    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.327 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.327    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.441 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.441    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.555 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.555    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.712 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.748    49.459    alum/temp_out0[19]
    SLICE_X56Y32         LUT3 (Prop_lut3_I0_O)        0.329    49.788 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.788    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.321 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.321    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.438 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.438    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.555 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.672 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.672    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.789 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.789    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.906 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.906    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.023 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.140 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.140    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.297 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.124    52.421    alum/temp_out0[18]
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.332    52.753 r  alum/D_registers_q[7][17]_i_51/O
                         net (fo=1, routed)           0.000    52.753    alum/D_registers_q[7][17]_i_51_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.303 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.303    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.417 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.417    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.531 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.531    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.645 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.645    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.759 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.759    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.873 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.873    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.987 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.987    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.144 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.244    55.389    alum/temp_out0[17]
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.329    55.717 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.717    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.267 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.609    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.723    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.837 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.837    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.951 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.065 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.065    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.222 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.130    58.352    alum/temp_out0[16]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.137 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.137    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.251 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.251    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.365 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.365    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.479 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.479    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.593 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.593    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.707 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.707    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.821 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.821    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.935 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.935    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.092 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.907    61.000    alum/temp_out0[15]
    SLICE_X54Y26         LUT3 (Prop_lut3_I0_O)        0.329    61.329 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.329    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.862 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.862    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.979 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.979    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.096 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.213 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.213    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.330 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.330    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.447 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.447    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.564 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.564    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.681 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.681    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.838 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.375    64.212    alum/temp_out0[14]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.332    64.544 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.544    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.077 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.077    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.194 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.194    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.311 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.311    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.428 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.428    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.545 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.009    65.554    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.671 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.671    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.788 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.788    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.905 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.905    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.062 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.213    67.275    alum/temp_out0[13]
    SLICE_X56Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    68.078 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.078    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.195 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.195    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.312 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.429 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.429    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.546 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.663 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.672    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.789 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.789    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.906 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.906    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.063 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.179    70.242    alum/temp_out0[12]
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.332    70.574 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.574    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.124 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.124    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.238 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.238    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.352 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.352    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.466 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.466    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.580 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.580    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.694 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    71.703    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.817 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.817    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.931 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.931    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.088 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.214    73.302    alum/temp_out0[11]
    SLICE_X53Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    74.087 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.087    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.201 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.201    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.315 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.315    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.429 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.429    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.543 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.543    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.657 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.657    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.771 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.780    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.894 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.894    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.051 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.957    76.008    alum/temp_out0[10]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    76.337 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.337    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.870 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.870    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.987 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.987    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.104 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.104    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.221 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.221    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.338 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.338    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.455 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.455    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.572 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.581    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.698 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.698    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.855 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.910    78.765    alum/temp_out0[9]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    79.097 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.097    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.647 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.647    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.761 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.761    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.875 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.875    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.989 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.989    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.103 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.103    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.217 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.217    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.331 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    80.340    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.454 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.454    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.611 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.359    81.970    alum/temp_out0[8]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    82.299 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.299    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.832 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.832    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.949 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.949    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.066 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.066    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.183 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.300 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.300    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.417 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.417    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.534 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.534    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.651 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    83.660    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.817 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.987    84.803    alum/temp_out0[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.332    85.135 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.135    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.685 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.255 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.255    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.369 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.369    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.483 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.483    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.640 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.933    87.573    alum/temp_out0[6]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    87.902 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.902    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.435 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.435    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.552 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.552    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.669 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.669    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.786 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.786    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.903 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.903    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.020 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.020    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.137 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.137    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.254 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.411 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.092    90.504    alum/temp_out0[5]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.292 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.292    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.406 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.406    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.520 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.520    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.634 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.634    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.748 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.748    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.862 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.862    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.976 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.976    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.090 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.090    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.247 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.872    93.118    alum/temp_out0[4]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    93.447 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.447    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.997 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.997    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.111 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.111    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.225 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.225    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.339 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.339    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.453 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.453    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.567 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.567    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.681 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.681    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.795 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.795    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.952 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.026    95.978    alum/temp_out0[3]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    96.307 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.307    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.840 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.840    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.957 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.957    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.074 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.074    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.191 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.191    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.308 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.308    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.425 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.425    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.542 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.542    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.659 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.659    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.816 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.011    98.827    alum/temp_out0[2]
    SLICE_X37Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    99.615 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.615    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.729 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.729    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.843 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.843    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.957 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.957    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.071 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.071    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.185 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.185    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.299 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.299    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.413 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.413    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.570 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.938   101.508    alum/temp_out0[1]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329   101.837 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.837    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.387 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.387    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.501 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.501    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.615 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.615    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.729 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.729    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.843 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.843    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.957 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.957    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.071 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.071    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.185 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.185    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.342 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.711   104.053    sm/temp_out0[0]
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.329   104.382 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.592   104.974    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X50Y25         LUT4 (Prop_lut4_I1_O)        0.124   105.098 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.492   105.590    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124   105.714 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.530   107.244    sm/M_alum_out[0]
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   107.394 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.986   108.380    sm/D_states_q[4]_i_18_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I0_O)        0.356   108.736 r  sm/D_states_q[3]_i_5/O
                         net (fo=1, routed)           0.494   109.230    sm/D_states_q[3]_i_5_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I3_O)        0.326   109.556 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.190   109.746    sm/D_states_d__0[3]
    SLICE_X31Y18         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.435   115.951    sm/clk_IBUF_BUFG
    SLICE_X31Y18         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.298   116.249    
                         clock uncertainty           -0.035   116.214    
    SLICE_X31Y18         FDSE (Setup_fdse_C_D)       -0.061   116.153    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.153    
                         arrival time                        -109.746    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.459ns  (logic 60.281ns (58.266%)  route 43.178ns (41.734%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=23 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 116.004 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X31Y18         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.981     7.575    sm/D_states_q[3]
    SLICE_X35Y16         LUT4 (Prop_lut4_I1_O)        0.152     7.727 r  sm/ram_reg_i_74__0/O
                         net (fo=1, routed)           0.436     8.163    sm/ram_reg_i_74__0_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I5_O)        0.326     8.489 r  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.544     9.034    sm/ram_reg_i_60_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.158 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.665    10.823    L_reg/M_sm_ra1[0]
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.947 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.222    12.168    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X48Y29         LUT3 (Prop_lut3_I2_O)        0.150    12.318 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.911    13.229    sm/M_alum_a[31]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.326    13.555 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.555    alum/S[0]
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.087 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.087    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.201 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.201    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.315 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.315    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.429 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.429    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.543 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.543    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.657 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.657    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.771 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.771    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.885 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.885    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.156 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.901    16.057    alum/temp_out0[31]
    SLICE_X45Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.886 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.886    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.000 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.000    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.114 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.114    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.228 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.228    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.342 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.342    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.456 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.456    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.570 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.570    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.684 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.684    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.841 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.942    18.783    alum/temp_out0[30]
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.329    19.112 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.112    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.645 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.645    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.762 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.762    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.879 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.879    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.996 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.996    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.113 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.113    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.230 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.230    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.347 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.347    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.464 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.464    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.621 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.984    21.605    alum/temp_out0[29]
    SLICE_X41Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.393 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.393    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.507 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.507    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.621 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.621    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.735 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.735    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.849 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.849    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.963 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.963    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.077 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.077    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.191 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.191    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.348 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.905    24.254    alum/temp_out0[28]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    24.583 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.583    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.133 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.133    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.247    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.361 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.361    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.475 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.475    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.589 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.589    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.703 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.703    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.817 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.817    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.931 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.931    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.088 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.911    26.999    alum/temp_out0[27]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329    27.328 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.328    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.878 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.878    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.833 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.053    29.886    alum/temp_out0[26]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.329    30.215 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.215    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.748 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.748    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.865 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.865    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.982 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.982    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.099 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.099    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.216 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.216    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.333 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.333    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.450 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.450    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.567 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.567    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.724 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.128    32.852    alum/temp_out0[25]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.332    33.184 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.184    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.734 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.734    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.848 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.848    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.962 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.962    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.076 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.076    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.190 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.190    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.304 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.304    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.418 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.418    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.532 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.532    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.689 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.070    35.759    alum/temp_out0[24]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.329    36.088 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.088    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.638 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.752 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.752    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.866 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.866    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.980 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.980    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.094 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.094    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.208 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.208    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.322 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.322    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.436 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.436    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.593 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.000    38.593    alum/temp_out0[23]
    SLICE_X50Y31         LUT3 (Prop_lut3_I0_O)        0.329    38.922 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.922    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.455 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.455    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.572 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.572    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.689 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.689    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.806 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.806    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.923 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.923    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.040 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.040    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.157 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.157    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.314 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.014    41.328    alum/temp_out0[22]
    SLICE_X52Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.131 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.131    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.248 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.365 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.365    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.482    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.599 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.599    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.716 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.833 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.833    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.950 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.950    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.107 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.960    44.067    alum/temp_out0[21]
    SLICE_X49Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.855 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.855    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.969 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.969    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.083 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.083    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.197 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.197    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.311 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.311    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.425 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.425    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.539 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.539    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.653 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.653    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.810 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.067    46.878    alum/temp_out0[20]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.329    47.207 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.207    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.757 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.757    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.871 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.871    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.985 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.099 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.099    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.213 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.213    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.327 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.327    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.441 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.441    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.555 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.555    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.712 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.748    49.459    alum/temp_out0[19]
    SLICE_X56Y32         LUT3 (Prop_lut3_I0_O)        0.329    49.788 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.788    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.321 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.321    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.438 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.438    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.555 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.672 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.672    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.789 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.789    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.906 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.906    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.023 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.140 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.140    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.297 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.124    52.421    alum/temp_out0[18]
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.332    52.753 r  alum/D_registers_q[7][17]_i_51/O
                         net (fo=1, routed)           0.000    52.753    alum/D_registers_q[7][17]_i_51_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.303 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.303    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.417 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.417    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.531 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.531    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.645 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.645    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.759 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.759    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.873 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.873    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.987 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.987    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.144 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.244    55.389    alum/temp_out0[17]
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.329    55.717 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.717    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.267 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.609    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.723    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.837 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.837    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.951 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.065 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.065    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.222 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.130    58.352    alum/temp_out0[16]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.137 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.137    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.251 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.251    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.365 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.365    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.479 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.479    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.593 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.593    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.707 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.707    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.821 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.821    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.935 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.935    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.092 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.907    61.000    alum/temp_out0[15]
    SLICE_X54Y26         LUT3 (Prop_lut3_I0_O)        0.329    61.329 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.329    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.862 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.862    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.979 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.979    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.096 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.213 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.213    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.330 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.330    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.447 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.447    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.564 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.564    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.681 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.681    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.838 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.375    64.212    alum/temp_out0[14]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.332    64.544 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.544    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.077 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.077    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.194 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.194    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.311 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.311    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.428 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.428    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.545 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.009    65.554    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.671 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.671    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.788 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.788    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.905 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.905    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.062 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.213    67.275    alum/temp_out0[13]
    SLICE_X56Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    68.078 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.078    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.195 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.195    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.312 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.429 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.429    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.546 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.663 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.672    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.789 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.789    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.906 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.906    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.063 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.179    70.242    alum/temp_out0[12]
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.332    70.574 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.574    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.124 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.124    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.238 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.238    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.352 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.352    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.466 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.466    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.580 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.580    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.694 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    71.703    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.817 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.817    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.931 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.931    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.088 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.214    73.302    alum/temp_out0[11]
    SLICE_X53Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    74.087 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.087    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.201 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.201    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.315 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.315    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.429 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.429    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.543 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.543    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.657 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.657    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.771 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.780    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.894 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.894    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.051 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.957    76.008    alum/temp_out0[10]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    76.337 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.337    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.870 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.870    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.987 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.987    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.104 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.104    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.221 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.221    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.338 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.338    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.455 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.455    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.572 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.581    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.698 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.698    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.855 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.910    78.765    alum/temp_out0[9]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    79.097 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.097    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.647 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.647    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.761 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.761    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.875 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.875    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.989 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.989    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.103 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.103    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.217 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.217    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.331 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    80.340    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.454 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.454    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.611 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.359    81.970    alum/temp_out0[8]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    82.299 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.299    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.832 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.832    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.949 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.949    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.066 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.066    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.183 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.300 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.300    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.417 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.417    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.534 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.534    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.651 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    83.660    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.817 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.987    84.803    alum/temp_out0[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.332    85.135 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.135    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.685 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.255 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.255    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.369 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.369    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.483 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.483    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.640 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.933    87.573    alum/temp_out0[6]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    87.902 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.902    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.435 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.435    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.552 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.552    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.669 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.669    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.786 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.786    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.903 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.903    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.020 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.020    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.137 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.137    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.254 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.411 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.092    90.504    alum/temp_out0[5]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.292 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.292    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.406 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.406    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.520 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.520    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.634 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.634    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.748 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.748    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.862 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.862    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.976 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.976    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.090 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.090    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.247 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.872    93.118    alum/temp_out0[4]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    93.447 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.447    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.997 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.997    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.111 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.111    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.225 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.225    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.339 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.339    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.453 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.453    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.567 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.567    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.681 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.681    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.795 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.795    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.952 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.026    95.978    alum/temp_out0[3]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    96.307 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.307    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.840 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.840    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.957 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.957    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.074 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.074    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.191 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.191    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.308 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.308    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.425 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.425    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.542 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.542    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.659 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.659    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.816 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.011    98.827    alum/temp_out0[2]
    SLICE_X37Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    99.615 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.615    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.729 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.729    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.843 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.843    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.957 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.957    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.071 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.071    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.185 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.185    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.299 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.299    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.413 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.413    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.570 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.938   101.508    alum/temp_out0[1]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329   101.837 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.837    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.387 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.387    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.501 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.501    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.615 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.615    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.729 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.729    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.843 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.843    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.957 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.957    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.071 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.071    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.185 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.185    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.342 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.711   104.053    sm/temp_out0[0]
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.329   104.382 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.592   104.974    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X50Y25         LUT4 (Prop_lut4_I1_O)        0.124   105.098 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.492   105.590    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124   105.714 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.380   107.093    sm/M_alum_out[0]
    SLICE_X45Y13         LUT5 (Prop_lut5_I4_O)        0.150   107.243 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           0.308   107.552    sm/D_bram_addr_q_reg[4][0]
    SLICE_X45Y11         LUT6 (Prop_lut6_I3_O)        0.326   107.878 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.719   108.597    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y5          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.489   116.004    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y5          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.192    
                         clock uncertainty           -0.035   116.157    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.591    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.591    
                         arrival time                        -108.597    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             7.081ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.902ns  (logic 60.407ns (58.138%)  route 43.495ns (41.862%))
  Logic Levels:           320  (CARRY4=286 LUT2=2 LUT3=23 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X31Y18         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.981     7.575    sm/D_states_q[3]
    SLICE_X35Y16         LUT4 (Prop_lut4_I1_O)        0.152     7.727 r  sm/ram_reg_i_74__0/O
                         net (fo=1, routed)           0.436     8.163    sm/ram_reg_i_74__0_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I5_O)        0.326     8.489 r  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.544     9.034    sm/ram_reg_i_60_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.158 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.665    10.823    L_reg/M_sm_ra1[0]
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.947 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.222    12.168    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X48Y29         LUT3 (Prop_lut3_I2_O)        0.150    12.318 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.911    13.229    sm/M_alum_a[31]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.326    13.555 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.555    alum/S[0]
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.087 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.087    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.201 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.201    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.315 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.315    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.429 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.429    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.543 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.543    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.657 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.657    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.771 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.771    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.885 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.885    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.156 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.901    16.057    alum/temp_out0[31]
    SLICE_X45Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.886 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.886    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.000 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.000    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.114 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.114    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.228 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.228    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.342 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.342    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.456 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.456    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.570 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.570    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.684 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.684    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.841 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.942    18.783    alum/temp_out0[30]
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.329    19.112 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.112    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.645 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.645    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.762 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.762    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.879 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.879    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.996 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.996    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.113 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.113    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.230 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.230    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.347 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.347    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.464 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.464    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.621 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.984    21.605    alum/temp_out0[29]
    SLICE_X41Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.393 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.393    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.507 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.507    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.621 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.621    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.735 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.735    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.849 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.849    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.963 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.963    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.077 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.077    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.191 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.191    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.348 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.905    24.254    alum/temp_out0[28]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    24.583 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.583    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.133 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.133    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.247    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.361 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.361    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.475 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.475    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.589 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.589    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.703 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.703    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.817 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.817    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.931 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.931    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.088 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.911    26.999    alum/temp_out0[27]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329    27.328 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.328    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.878 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.878    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.833 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.053    29.886    alum/temp_out0[26]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.329    30.215 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.215    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.748 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.748    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.865 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.865    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.982 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.982    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.099 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.099    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.216 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.216    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.333 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.333    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.450 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.450    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.567 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.567    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.724 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.128    32.852    alum/temp_out0[25]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.332    33.184 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.184    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.734 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.734    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.848 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.848    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.962 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.962    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.076 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.076    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.190 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.190    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.304 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.304    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.418 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.418    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.532 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.532    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.689 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.070    35.759    alum/temp_out0[24]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.329    36.088 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.088    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.638 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.752 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.752    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.866 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.866    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.980 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.980    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.094 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.094    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.208 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.208    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.322 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.322    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.436 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.436    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.593 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.000    38.593    alum/temp_out0[23]
    SLICE_X50Y31         LUT3 (Prop_lut3_I0_O)        0.329    38.922 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.922    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.455 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.455    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.572 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.572    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.689 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.689    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.806 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.806    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.923 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.923    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.040 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.040    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.157 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.157    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.314 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.014    41.328    alum/temp_out0[22]
    SLICE_X52Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.131 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.131    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.248 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.365 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.365    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.482    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.599 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.599    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.716 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.833 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.833    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.950 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.950    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.107 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.960    44.067    alum/temp_out0[21]
    SLICE_X49Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.855 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.855    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.969 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.969    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.083 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.083    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.197 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.197    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.311 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.311    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.425 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.425    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.539 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.539    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.653 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.653    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.810 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.067    46.878    alum/temp_out0[20]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.329    47.207 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.207    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.757 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.757    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.871 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.871    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.985 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.099 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.099    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.213 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.213    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.327 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.327    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.441 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.441    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.555 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.555    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.712 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.748    49.459    alum/temp_out0[19]
    SLICE_X56Y32         LUT3 (Prop_lut3_I0_O)        0.329    49.788 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.788    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.321 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.321    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.438 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.438    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.555 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.672 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.672    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.789 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.789    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.906 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.906    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.023 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.140 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.140    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.297 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.124    52.421    alum/temp_out0[18]
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.332    52.753 r  alum/D_registers_q[7][17]_i_51/O
                         net (fo=1, routed)           0.000    52.753    alum/D_registers_q[7][17]_i_51_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.303 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.303    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.417 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.417    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.531 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.531    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.645 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.645    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.759 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.759    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.873 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.873    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.987 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.987    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.144 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.244    55.389    alum/temp_out0[17]
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.329    55.717 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.717    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.267 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.609    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.723    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.837 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.837    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.951 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.065 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.065    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.222 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.130    58.352    alum/temp_out0[16]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.137 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.137    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.251 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.251    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.365 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.365    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.479 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.479    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.593 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.593    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.707 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.707    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.821 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.821    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.935 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.935    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.092 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.907    61.000    alum/temp_out0[15]
    SLICE_X54Y26         LUT3 (Prop_lut3_I0_O)        0.329    61.329 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.329    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.862 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.862    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.979 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.979    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.096 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.213 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.213    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.330 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.330    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.447 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.447    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.564 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.564    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.681 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.681    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.838 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.375    64.212    alum/temp_out0[14]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.332    64.544 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.544    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.077 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.077    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.194 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.194    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.311 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.311    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.428 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.428    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.545 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.009    65.554    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.671 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.671    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.788 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.788    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.905 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.905    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.062 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.213    67.275    alum/temp_out0[13]
    SLICE_X56Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    68.078 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.078    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.195 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.195    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.312 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.429 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.429    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.546 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.663 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.672    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.789 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.789    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.906 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.906    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.063 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.179    70.242    alum/temp_out0[12]
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.332    70.574 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.574    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.124 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.124    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.238 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.238    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.352 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.352    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.466 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.466    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.580 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.580    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.694 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    71.703    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.817 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.817    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.931 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.931    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.088 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.214    73.302    alum/temp_out0[11]
    SLICE_X53Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    74.087 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.087    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.201 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.201    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.315 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.315    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.429 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.429    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.543 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.543    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.657 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.657    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.771 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.780    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.894 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.894    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.051 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.957    76.008    alum/temp_out0[10]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    76.337 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.337    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.870 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.870    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.987 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.987    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.104 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.104    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.221 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.221    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.338 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.338    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.455 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.455    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.572 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.581    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.698 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.698    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.855 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.910    78.765    alum/temp_out0[9]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    79.097 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.097    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.647 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.647    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.761 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.761    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.875 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.875    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.989 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.989    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.103 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.103    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.217 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.217    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.331 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    80.340    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.454 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.454    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.611 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.359    81.970    alum/temp_out0[8]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    82.299 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.299    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.832 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.832    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.949 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.949    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.066 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.066    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.183 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.300 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.300    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.417 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.417    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.534 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.534    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.651 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    83.660    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.817 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.987    84.803    alum/temp_out0[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.332    85.135 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.135    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.685 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.255 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.255    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.369 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.369    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.483 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.483    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.640 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.933    87.573    alum/temp_out0[6]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    87.902 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.902    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.435 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.435    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.552 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.552    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.669 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.669    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.786 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.786    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.903 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.903    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.020 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.020    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.137 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.137    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.254 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.411 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.092    90.504    alum/temp_out0[5]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.292 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.292    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.406 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.406    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.520 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.520    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.634 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.634    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.748 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.748    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.862 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.862    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.976 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.976    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.090 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.090    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.247 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.872    93.118    alum/temp_out0[4]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    93.447 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.447    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.997 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.997    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.111 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.111    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.225 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.225    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.339 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.339    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.453 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.453    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.567 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.567    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.681 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.681    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.795 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.795    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.952 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.026    95.978    alum/temp_out0[3]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    96.307 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.307    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.840 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.840    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.957 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.957    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.074 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.074    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.191 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.191    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.308 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.308    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.425 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.425    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.542 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.542    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.659 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.659    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.816 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.011    98.827    alum/temp_out0[2]
    SLICE_X37Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    99.615 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.615    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.729 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.729    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.843 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.843    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.957 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.957    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.071 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.071    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.185 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.185    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.299 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.299    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.413 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.413    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.570 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.938   101.508    alum/temp_out0[1]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329   101.837 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.837    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.387 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.387    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.501 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.501    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.615 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.615    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.729 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.729    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.843 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.843    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.957 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.957    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.071 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.071    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.185 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.185    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.342 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.711   104.053    sm/temp_out0[0]
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.329   104.382 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.592   104.974    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X50Y25         LUT4 (Prop_lut4_I1_O)        0.124   105.098 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.492   105.590    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124   105.714 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.530   107.244    sm/M_alum_out[0]
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   107.394 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.363   107.757    sm/D_states_q[4]_i_18_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I2_O)        0.328   108.085 r  sm/D_states_q[2]_i_5/O
                         net (fo=1, routed)           0.641   108.726    sm/D_states_q[2]_i_5_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.124   108.850 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.190   109.040    sm/D_states_d__0[2]
    SLICE_X31Y20         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.434   115.950    sm/clk_IBUF_BUFG
    SLICE_X31Y20         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.274   116.224    
                         clock uncertainty           -0.035   116.189    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.067   116.122    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.122    
                         arrival time                        -109.041    
  -------------------------------------------------------------------
                         slack                                  7.081    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.267ns  (logic 60.281ns (58.374%)  route 42.986ns (41.626%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=23 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 116.004 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X31Y18         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.981     7.575    sm/D_states_q[3]
    SLICE_X35Y16         LUT4 (Prop_lut4_I1_O)        0.152     7.727 r  sm/ram_reg_i_74__0/O
                         net (fo=1, routed)           0.436     8.163    sm/ram_reg_i_74__0_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I5_O)        0.326     8.489 r  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.544     9.034    sm/ram_reg_i_60_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.158 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.665    10.823    L_reg/M_sm_ra1[0]
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.947 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.222    12.168    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X48Y29         LUT3 (Prop_lut3_I2_O)        0.150    12.318 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.911    13.229    sm/M_alum_a[31]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.326    13.555 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.555    alum/S[0]
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.087 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.087    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.201 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.201    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.315 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.315    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.429 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.429    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.543 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.543    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.657 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.657    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.771 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.771    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.885 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.885    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.156 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.901    16.057    alum/temp_out0[31]
    SLICE_X45Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.886 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.886    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.000 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.000    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.114 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.114    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.228 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.228    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.342 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.342    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.456 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.456    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.570 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.570    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.684 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.684    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.841 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.942    18.783    alum/temp_out0[30]
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.329    19.112 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.112    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.645 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.645    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.762 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.762    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.879 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.879    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.996 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.996    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.113 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.113    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.230 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.230    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.347 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.347    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.464 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.464    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.621 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.984    21.605    alum/temp_out0[29]
    SLICE_X41Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.393 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.393    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.507 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.507    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.621 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.621    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.735 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.735    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.849 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.849    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.963 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.963    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.077 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.077    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.191 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.191    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.348 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.905    24.254    alum/temp_out0[28]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    24.583 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.583    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.133 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.133    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.247    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.361 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.361    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.475 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.475    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.589 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.589    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.703 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.703    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.817 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.817    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.931 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.931    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.088 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.911    26.999    alum/temp_out0[27]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329    27.328 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.328    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.878 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.878    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.833 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.053    29.886    alum/temp_out0[26]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.329    30.215 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.215    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.748 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.748    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.865 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.865    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.982 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.982    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.099 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.099    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.216 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.216    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.333 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.333    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.450 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.450    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.567 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.567    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.724 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.128    32.852    alum/temp_out0[25]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.332    33.184 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.184    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.734 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.734    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.848 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.848    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.962 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.962    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.076 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.076    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.190 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.190    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.304 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.304    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.418 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.418    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.532 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.532    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.689 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.070    35.759    alum/temp_out0[24]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.329    36.088 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.088    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.638 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.752 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.752    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.866 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.866    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.980 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.980    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.094 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.094    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.208 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.208    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.322 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.322    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.436 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.436    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.593 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.000    38.593    alum/temp_out0[23]
    SLICE_X50Y31         LUT3 (Prop_lut3_I0_O)        0.329    38.922 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.922    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.455 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.455    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.572 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.572    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.689 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.689    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.806 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.806    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.923 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.923    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.040 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.040    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.157 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.157    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.314 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.014    41.328    alum/temp_out0[22]
    SLICE_X52Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.131 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.131    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.248 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.365 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.365    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.482    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.599 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.599    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.716 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.833 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.833    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.950 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.950    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.107 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.960    44.067    alum/temp_out0[21]
    SLICE_X49Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.855 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.855    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.969 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.969    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.083 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.083    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.197 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.197    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.311 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.311    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.425 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.425    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.539 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.539    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.653 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.653    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.810 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.067    46.878    alum/temp_out0[20]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.329    47.207 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.207    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.757 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.757    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.871 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.871    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.985 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.099 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.099    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.213 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.213    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.327 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.327    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.441 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.441    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.555 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.555    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.712 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.748    49.459    alum/temp_out0[19]
    SLICE_X56Y32         LUT3 (Prop_lut3_I0_O)        0.329    49.788 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.788    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.321 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.321    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.438 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.438    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.555 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.672 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.672    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.789 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.789    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.906 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.906    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.023 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.140 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.140    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.297 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.124    52.421    alum/temp_out0[18]
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.332    52.753 r  alum/D_registers_q[7][17]_i_51/O
                         net (fo=1, routed)           0.000    52.753    alum/D_registers_q[7][17]_i_51_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.303 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.303    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.417 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.417    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.531 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.531    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.645 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.645    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.759 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.759    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.873 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.873    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.987 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.987    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.144 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.244    55.389    alum/temp_out0[17]
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.329    55.717 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.717    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.267 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.609    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.723    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.837 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.837    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.951 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.065 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.065    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.222 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.130    58.352    alum/temp_out0[16]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.137 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.137    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.251 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.251    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.365 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.365    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.479 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.479    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.593 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.593    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.707 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.707    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.821 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.821    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.935 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.935    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.092 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.907    61.000    alum/temp_out0[15]
    SLICE_X54Y26         LUT3 (Prop_lut3_I0_O)        0.329    61.329 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.329    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.862 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.862    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.979 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.979    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.096 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.213 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.213    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.330 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.330    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.447 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.447    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.564 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.564    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.681 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.681    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.838 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.375    64.212    alum/temp_out0[14]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.332    64.544 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.544    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.077 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.077    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.194 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.194    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.311 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.311    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.428 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.428    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.545 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.009    65.554    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.671 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.671    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.788 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.788    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.905 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.905    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.062 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.213    67.275    alum/temp_out0[13]
    SLICE_X56Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    68.078 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.078    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.195 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.195    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.312 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.429 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.429    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.546 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.663 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.672    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.789 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.789    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.906 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.906    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.063 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.179    70.242    alum/temp_out0[12]
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.332    70.574 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.574    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.124 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.124    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.238 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.238    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.352 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.352    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.466 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.466    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.580 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.580    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.694 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    71.703    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.817 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.817    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.931 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.931    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.088 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.214    73.302    alum/temp_out0[11]
    SLICE_X53Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    74.087 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.087    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.201 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.201    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.315 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.315    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.429 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.429    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.543 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.543    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.657 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.657    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.771 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.780    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.894 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.894    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.051 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.957    76.008    alum/temp_out0[10]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    76.337 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.337    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.870 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.870    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.987 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.987    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.104 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.104    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.221 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.221    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.338 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.338    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.455 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.455    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.572 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.581    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.698 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.698    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.855 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.910    78.765    alum/temp_out0[9]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    79.097 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.097    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.647 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.647    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.761 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.761    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.875 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.875    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.989 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.989    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.103 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.103    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.217 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.217    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.331 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    80.340    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.454 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.454    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.611 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.359    81.970    alum/temp_out0[8]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    82.299 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.299    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.832 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.832    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.949 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.949    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.066 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.066    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.183 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.300 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.300    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.417 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.417    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.534 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.534    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.651 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    83.660    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.817 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.987    84.803    alum/temp_out0[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.332    85.135 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.135    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.685 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.255 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.255    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.369 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.369    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.483 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.483    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.640 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.933    87.573    alum/temp_out0[6]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    87.902 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.902    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.435 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.435    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.552 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.552    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.669 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.669    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.786 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.786    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.903 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.903    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.020 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.020    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.137 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.137    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.254 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.411 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.092    90.504    alum/temp_out0[5]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.292 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.292    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.406 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.406    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.520 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.520    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.634 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.634    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.748 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.748    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.862 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.862    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.976 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.976    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.090 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.090    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.247 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.872    93.118    alum/temp_out0[4]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    93.447 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.447    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.997 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.997    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.111 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.111    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.225 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.225    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.339 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.339    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.453 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.453    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.567 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.567    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.681 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.681    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.795 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.795    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.952 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.026    95.978    alum/temp_out0[3]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    96.307 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.307    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.840 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.840    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.957 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.957    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.074 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.074    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.191 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.191    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.308 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.308    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.425 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.425    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.542 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.542    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.659 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.659    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.816 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.011    98.827    alum/temp_out0[2]
    SLICE_X37Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    99.615 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.615    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.729 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.729    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.843 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.843    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.957 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.957    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.071 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.071    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.185 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.185    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.299 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.299    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.413 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.413    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.570 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.938   101.508    alum/temp_out0[1]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329   101.837 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.837    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.387 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.387    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.501 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.501    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.615 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.615    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.729 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.729    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.843 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.843    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.957 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.957    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.071 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.071    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.185 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.185    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.342 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.711   104.053    sm/temp_out0[0]
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.329   104.382 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.592   104.974    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X50Y25         LUT4 (Prop_lut4_I1_O)        0.124   105.098 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.492   105.590    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124   105.714 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.380   107.093    sm/M_alum_out[0]
    SLICE_X45Y13         LUT5 (Prop_lut5_I4_O)        0.150   107.243 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           0.305   107.549    gamecounter/override_address[0]
    SLICE_X45Y11         LUT4 (Prop_lut4_I0_O)        0.326   107.875 r  gamecounter/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.531   108.405    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y4          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.489   116.004    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.192    
                         clock uncertainty           -0.035   116.157    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.591    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.591    
                         arrival time                        -108.406    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.301ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.694ns  (logic 60.177ns (58.034%)  route 43.517ns (41.967%))
  Logic Levels:           320  (CARRY4=286 LUT2=1 LUT3=23 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X31Y18         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.981     7.575    sm/D_states_q[3]
    SLICE_X35Y16         LUT4 (Prop_lut4_I1_O)        0.152     7.727 r  sm/ram_reg_i_74__0/O
                         net (fo=1, routed)           0.436     8.163    sm/ram_reg_i_74__0_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I5_O)        0.326     8.489 r  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.544     9.034    sm/ram_reg_i_60_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.158 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.665    10.823    L_reg/M_sm_ra1[0]
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.947 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.222    12.168    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X48Y29         LUT3 (Prop_lut3_I2_O)        0.150    12.318 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.911    13.229    sm/M_alum_a[31]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.326    13.555 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.555    alum/S[0]
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.087 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.087    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.201 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.201    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.315 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.315    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.429 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.429    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.543 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.543    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.657 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.657    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.771 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.771    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.885 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.885    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.156 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.901    16.057    alum/temp_out0[31]
    SLICE_X45Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.886 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.886    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.000 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.000    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.114 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.114    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.228 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.228    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.342 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.342    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.456 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.456    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.570 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.570    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.684 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.684    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.841 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.942    18.783    alum/temp_out0[30]
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.329    19.112 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.112    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.645 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.645    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.762 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.762    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.879 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.879    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.996 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.996    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.113 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.113    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.230 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.230    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.347 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.347    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.464 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.464    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.621 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.984    21.605    alum/temp_out0[29]
    SLICE_X41Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.393 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.393    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.507 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.507    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.621 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.621    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.735 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.735    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.849 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.849    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.963 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.963    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.077 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.077    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.191 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.191    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.348 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.905    24.254    alum/temp_out0[28]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    24.583 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.583    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.133 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.133    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.247    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.361 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.361    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.475 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.475    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.589 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.589    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.703 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.703    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.817 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.817    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.931 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.931    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.088 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.911    26.999    alum/temp_out0[27]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329    27.328 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.328    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.878 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.878    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.833 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.053    29.886    alum/temp_out0[26]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.329    30.215 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.215    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.748 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.748    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.865 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.865    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.982 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.982    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.099 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.099    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.216 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.216    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.333 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.333    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.450 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.450    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.567 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.567    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.724 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.128    32.852    alum/temp_out0[25]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.332    33.184 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.184    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.734 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.734    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.848 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.848    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.962 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.962    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.076 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.076    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.190 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.190    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.304 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.304    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.418 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.418    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.532 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.532    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.689 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.070    35.759    alum/temp_out0[24]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.329    36.088 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.088    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.638 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.752 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.752    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.866 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.866    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.980 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.980    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.094 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.094    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.208 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.208    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.322 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.322    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.436 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.436    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.593 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.000    38.593    alum/temp_out0[23]
    SLICE_X50Y31         LUT3 (Prop_lut3_I0_O)        0.329    38.922 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.922    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.455 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.455    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.572 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.572    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.689 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.689    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.806 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.806    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.923 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.923    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.040 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.040    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.157 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.157    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.314 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.014    41.328    alum/temp_out0[22]
    SLICE_X52Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.131 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.131    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.248 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.365 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.365    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.482    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.599 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.599    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.716 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.833 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.833    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.950 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.950    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.107 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.960    44.067    alum/temp_out0[21]
    SLICE_X49Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.855 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.855    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.969 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.969    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.083 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.083    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.197 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.197    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.311 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.311    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.425 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.425    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.539 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.539    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.653 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.653    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.810 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.067    46.878    alum/temp_out0[20]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.329    47.207 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.207    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.757 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.757    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.871 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.871    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.985 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.099 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.099    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.213 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.213    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.327 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.327    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.441 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.441    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.555 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.555    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.712 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.748    49.459    alum/temp_out0[19]
    SLICE_X56Y32         LUT3 (Prop_lut3_I0_O)        0.329    49.788 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.788    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.321 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.321    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.438 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.438    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.555 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.672 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.672    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.789 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.789    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.906 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.906    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.023 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.140 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.140    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.297 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.124    52.421    alum/temp_out0[18]
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.332    52.753 r  alum/D_registers_q[7][17]_i_51/O
                         net (fo=1, routed)           0.000    52.753    alum/D_registers_q[7][17]_i_51_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.303 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.303    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.417 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.417    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.531 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.531    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.645 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.645    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.759 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.759    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.873 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.873    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.987 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.987    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.144 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.244    55.389    alum/temp_out0[17]
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.329    55.717 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.717    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.267 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.609    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.723    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.837 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.837    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.951 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.065 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.065    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.222 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.130    58.352    alum/temp_out0[16]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.137 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.137    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.251 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.251    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.365 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.365    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.479 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.479    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.593 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.593    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.707 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.707    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.821 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.821    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.935 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.935    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.092 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.907    61.000    alum/temp_out0[15]
    SLICE_X54Y26         LUT3 (Prop_lut3_I0_O)        0.329    61.329 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.329    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.862 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.862    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.979 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.979    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.096 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.213 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.213    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.330 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.330    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.447 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.447    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.564 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.564    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.681 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.681    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.838 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.375    64.212    alum/temp_out0[14]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.332    64.544 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.544    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.077 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.077    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.194 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.194    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.311 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.311    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.428 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.428    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.545 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.009    65.554    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.671 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.671    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.788 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.788    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.905 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.905    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.062 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.213    67.275    alum/temp_out0[13]
    SLICE_X56Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    68.078 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.078    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.195 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.195    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.312 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.429 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.429    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.546 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.663 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.672    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.789 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.789    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.906 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.906    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.063 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.179    70.242    alum/temp_out0[12]
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.332    70.574 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.574    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.124 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.124    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.238 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.238    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.352 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.352    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.466 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.466    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.580 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.580    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.694 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    71.703    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.817 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.817    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.931 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.931    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.088 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.214    73.302    alum/temp_out0[11]
    SLICE_X53Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    74.087 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.087    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.201 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.201    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.315 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.315    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.429 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.429    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.543 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.543    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.657 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.657    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.771 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.780    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.894 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.894    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.051 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.957    76.008    alum/temp_out0[10]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    76.337 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.337    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.870 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.870    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.987 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.987    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.104 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.104    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.221 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.221    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.338 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.338    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.455 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.455    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.572 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.581    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.698 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.698    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.855 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.910    78.765    alum/temp_out0[9]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    79.097 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.097    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.647 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.647    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.761 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.761    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.875 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.875    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.989 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.989    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.103 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.103    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.217 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.217    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.331 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    80.340    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.454 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.454    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.611 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.359    81.970    alum/temp_out0[8]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    82.299 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.299    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.832 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.832    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.949 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.949    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.066 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.066    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.183 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.300 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.300    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.417 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.417    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.534 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.534    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.651 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    83.660    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.817 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.987    84.803    alum/temp_out0[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.332    85.135 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.135    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.685 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.255 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.255    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.369 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.369    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.483 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.483    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.640 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.933    87.573    alum/temp_out0[6]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    87.902 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.902    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.435 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.435    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.552 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.552    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.669 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.669    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.786 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.786    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.903 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.903    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.020 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.020    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.137 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.137    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.254 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.411 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.092    90.504    alum/temp_out0[5]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.292 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.292    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.406 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.406    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.520 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.520    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.634 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.634    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.748 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.748    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.862 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.862    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.976 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.976    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.090 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.090    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.247 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.872    93.118    alum/temp_out0[4]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    93.447 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.447    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.997 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.997    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.111 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.111    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.225 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.225    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.339 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.339    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.453 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.453    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.567 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.567    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.681 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.681    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.795 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.795    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.952 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.026    95.978    alum/temp_out0[3]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    96.307 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.307    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.840 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.840    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.957 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.957    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.074 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.074    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.191 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.191    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.308 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.308    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.425 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.425    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.542 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.542    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.659 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.659    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.816 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.011    98.827    alum/temp_out0[2]
    SLICE_X37Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    99.615 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.615    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.729 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.729    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.843 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.843    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.957 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.957    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.071 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.071    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.185 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.185    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.299 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.299    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.413 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.413    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.570 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.938   101.508    alum/temp_out0[1]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329   101.837 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.837    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.387 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.387    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.501 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.501    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.615 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.615    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.729 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.729    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.843 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.843    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.957 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.957    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.071 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.071    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.185 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.185    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.342 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.711   104.053    sm/temp_out0[0]
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.329   104.382 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.592   104.974    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X50Y25         LUT4 (Prop_lut4_I1_O)        0.124   105.098 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.492   105.590    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124   105.714 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.224   106.937    sm/M_alum_out[0]
    SLICE_X33Y16         LUT6 (Prop_lut6_I3_O)        0.124   107.061 f  sm/D_states_q[1]_i_20/O
                         net (fo=1, routed)           0.584   107.645    sm/D_states_q[1]_i_20_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.124   107.769 r  sm/D_states_q[1]_i_6/O
                         net (fo=2, routed)           0.417   108.187    sm/D_states_q[1]_i_6_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I4_O)        0.124   108.311 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.521   108.832    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X31Y18         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.435   115.951    sm/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.298   116.249    
                         clock uncertainty           -0.035   116.214    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)       -0.081   116.133    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.133    
                         arrival time                        -108.832    
  -------------------------------------------------------------------
                         slack                                  7.301    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.599ns  (logic 60.407ns (58.308%)  route 43.193ns (41.692%))
  Logic Levels:           320  (CARRY4=286 LUT2=2 LUT3=23 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X31Y18         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.981     7.575    sm/D_states_q[3]
    SLICE_X35Y16         LUT4 (Prop_lut4_I1_O)        0.152     7.727 r  sm/ram_reg_i_74__0/O
                         net (fo=1, routed)           0.436     8.163    sm/ram_reg_i_74__0_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I5_O)        0.326     8.489 r  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.544     9.034    sm/ram_reg_i_60_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.158 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.665    10.823    L_reg/M_sm_ra1[0]
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.947 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.222    12.168    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X48Y29         LUT3 (Prop_lut3_I2_O)        0.150    12.318 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.911    13.229    sm/M_alum_a[31]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.326    13.555 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.555    alum/S[0]
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.087 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.087    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.201 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.201    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.315 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.315    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.429 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.429    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.543 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.543    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.657 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.657    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.771 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.771    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.885 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.885    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.156 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.901    16.057    alum/temp_out0[31]
    SLICE_X45Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.886 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.886    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.000 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.000    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.114 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.114    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.228 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.228    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.342 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.342    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.456 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.456    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.570 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.570    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.684 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.684    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.841 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.942    18.783    alum/temp_out0[30]
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.329    19.112 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.112    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.645 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.645    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.762 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.762    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.879 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.879    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.996 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.996    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.113 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.113    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.230 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.230    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.347 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.347    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.464 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.464    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.621 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.984    21.605    alum/temp_out0[29]
    SLICE_X41Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.393 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.393    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.507 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.507    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.621 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.621    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.735 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.735    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.849 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.849    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.963 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.963    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.077 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.077    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.191 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.191    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.348 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.905    24.254    alum/temp_out0[28]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    24.583 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.583    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.133 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.133    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.247    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.361 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.361    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.475 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.475    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.589 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.589    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.703 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.703    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.817 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.817    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.931 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.931    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.088 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.911    26.999    alum/temp_out0[27]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329    27.328 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.328    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.878 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.878    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.833 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.053    29.886    alum/temp_out0[26]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.329    30.215 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.215    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.748 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.748    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.865 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.865    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.982 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.982    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.099 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.099    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.216 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.216    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.333 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.333    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.450 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.450    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.567 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.567    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.724 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.128    32.852    alum/temp_out0[25]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.332    33.184 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.184    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.734 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.734    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.848 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.848    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.962 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.962    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.076 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.076    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.190 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.190    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.304 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.304    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.418 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.418    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.532 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.532    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.689 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.070    35.759    alum/temp_out0[24]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.329    36.088 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.088    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.638 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.752 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.752    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.866 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.866    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.980 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.980    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.094 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.094    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.208 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.208    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.322 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.322    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.436 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.436    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.593 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.000    38.593    alum/temp_out0[23]
    SLICE_X50Y31         LUT3 (Prop_lut3_I0_O)        0.329    38.922 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.922    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.455 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.455    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.572 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.572    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.689 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.689    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.806 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.806    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.923 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.923    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.040 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.040    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.157 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.157    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.314 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.014    41.328    alum/temp_out0[22]
    SLICE_X52Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.131 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.131    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.248 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.365 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.365    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.482    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.599 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.599    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.716 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.833 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.833    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.950 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.950    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.107 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.960    44.067    alum/temp_out0[21]
    SLICE_X49Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.855 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.855    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.969 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.969    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.083 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.083    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.197 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.197    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.311 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.311    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.425 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.425    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.539 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.539    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.653 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.653    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.810 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.067    46.878    alum/temp_out0[20]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.329    47.207 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.207    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.757 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.757    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.871 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.871    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.985 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.099 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.099    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.213 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.213    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.327 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.327    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.441 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.441    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.555 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.555    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.712 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.748    49.459    alum/temp_out0[19]
    SLICE_X56Y32         LUT3 (Prop_lut3_I0_O)        0.329    49.788 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.788    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.321 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.321    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.438 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.438    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.555 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.672 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.672    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.789 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.789    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.906 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.906    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.023 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.140 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.140    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.297 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.124    52.421    alum/temp_out0[18]
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.332    52.753 r  alum/D_registers_q[7][17]_i_51/O
                         net (fo=1, routed)           0.000    52.753    alum/D_registers_q[7][17]_i_51_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.303 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.303    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.417 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.417    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.531 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.531    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.645 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.645    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.759 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.759    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.873 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.873    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.987 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.987    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.144 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.244    55.389    alum/temp_out0[17]
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.329    55.717 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.717    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.267 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.609    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.723    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.837 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.837    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.951 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.065 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.065    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.222 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.130    58.352    alum/temp_out0[16]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.137 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.137    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.251 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.251    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.365 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.365    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.479 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.479    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.593 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.593    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.707 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.707    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.821 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.821    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.935 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.935    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.092 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.907    61.000    alum/temp_out0[15]
    SLICE_X54Y26         LUT3 (Prop_lut3_I0_O)        0.329    61.329 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.329    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.862 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.862    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.979 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.979    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.096 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.213 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.213    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.330 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.330    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.447 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.447    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.564 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.564    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.681 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.681    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.838 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.375    64.212    alum/temp_out0[14]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.332    64.544 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.544    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.077 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.077    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.194 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.194    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.311 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.311    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.428 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.428    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.545 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.009    65.554    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.671 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.671    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.788 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.788    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.905 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.905    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.062 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.213    67.275    alum/temp_out0[13]
    SLICE_X56Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    68.078 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.078    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.195 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.195    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.312 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.429 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.429    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.546 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.663 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.672    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.789 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.789    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.906 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.906    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.063 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.179    70.242    alum/temp_out0[12]
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.332    70.574 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.574    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.124 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.124    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.238 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.238    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.352 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.352    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.466 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.466    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.580 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.580    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.694 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    71.703    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.817 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.817    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.931 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.931    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.088 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.214    73.302    alum/temp_out0[11]
    SLICE_X53Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    74.087 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.087    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.201 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.201    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.315 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.315    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.429 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.429    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.543 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.543    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.657 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.657    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.771 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.780    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.894 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.894    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.051 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.957    76.008    alum/temp_out0[10]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    76.337 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.337    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.870 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.870    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.987 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.987    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.104 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.104    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.221 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.221    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.338 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.338    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.455 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.455    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.572 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.581    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.698 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.698    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.855 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.910    78.765    alum/temp_out0[9]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    79.097 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.097    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.647 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.647    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.761 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.761    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.875 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.875    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.989 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.989    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.103 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.103    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.217 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.217    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.331 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    80.340    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.454 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.454    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.611 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.359    81.970    alum/temp_out0[8]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    82.299 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.299    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.832 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.832    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.949 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.949    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.066 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.066    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.183 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.300 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.300    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.417 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.417    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.534 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.534    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.651 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    83.660    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.817 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.987    84.803    alum/temp_out0[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.332    85.135 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.135    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.685 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.255 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.255    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.369 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.369    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.483 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.483    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.640 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.933    87.573    alum/temp_out0[6]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    87.902 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.902    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.435 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.435    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.552 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.552    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.669 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.669    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.786 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.786    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.903 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.903    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.020 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.020    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.137 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.137    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.254 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.411 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.092    90.504    alum/temp_out0[5]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.292 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.292    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.406 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.406    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.520 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.520    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.634 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.634    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.748 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.748    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.862 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.862    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.976 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.976    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.090 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.090    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.247 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.872    93.118    alum/temp_out0[4]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    93.447 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.447    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.997 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.997    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.111 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.111    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.225 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.225    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.339 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.339    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.453 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.453    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.567 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.567    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.681 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.681    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.795 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.795    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.952 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.026    95.978    alum/temp_out0[3]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    96.307 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.307    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.840 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.840    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.957 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.957    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.074 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.074    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.191 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.191    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.308 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.308    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.425 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.425    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.542 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.542    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.659 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.659    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.816 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.011    98.827    alum/temp_out0[2]
    SLICE_X37Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    99.615 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.615    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.729 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.729    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.843 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.843    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.957 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.957    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.071 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.071    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.185 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.185    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.299 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.299    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.413 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.413    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.570 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.938   101.508    alum/temp_out0[1]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329   101.837 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.837    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.387 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.387    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.501 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.501    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.615 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.615    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.729 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.729    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.843 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.843    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.957 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.957    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.071 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.071    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.185 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.185    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.342 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.711   104.053    sm/temp_out0[0]
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.329   104.382 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.592   104.974    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X50Y25         LUT4 (Prop_lut4_I1_O)        0.124   105.098 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.492   105.590    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124   105.714 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.530   107.244    sm/M_alum_out[0]
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   107.394 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.485   107.879    sm/D_states_q[4]_i_18_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I3_O)        0.328   108.207 r  sm/D_states_q[4]_i_7/O
                         net (fo=1, routed)           0.407   108.614    sm/D_states_q[4]_i_7_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I5_O)        0.124   108.738 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.000   108.738    sm/D_states_d__0[4]
    SLICE_X31Y20         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.434   115.950    sm/clk_IBUF_BUFG
    SLICE_X31Y20         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.274   116.224    
                         clock uncertainty           -0.035   116.189    
    SLICE_X31Y20         FDSE (Setup_fdse_C_D)        0.031   116.220    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.220    
                         arrival time                        -108.738    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.430ns  (logic 60.283ns (58.284%)  route 43.147ns (41.716%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=23 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X31Y18         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.981     7.575    sm/D_states_q[3]
    SLICE_X35Y16         LUT4 (Prop_lut4_I1_O)        0.152     7.727 r  sm/ram_reg_i_74__0/O
                         net (fo=1, routed)           0.436     8.163    sm/ram_reg_i_74__0_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I5_O)        0.326     8.489 r  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.544     9.034    sm/ram_reg_i_60_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.158 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.665    10.823    L_reg/M_sm_ra1[0]
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.947 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.222    12.168    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X48Y29         LUT3 (Prop_lut3_I2_O)        0.150    12.318 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.911    13.229    sm/M_alum_a[31]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.326    13.555 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.555    alum/S[0]
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.087 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.087    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.201 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.201    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.315 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.315    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.429 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.429    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.543 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.543    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.657 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.657    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.771 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.771    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.885 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.885    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.156 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.901    16.057    alum/temp_out0[31]
    SLICE_X45Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.886 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.886    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.000 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.000    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.114 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.114    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.228 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.228    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.342 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.342    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.456 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.456    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.570 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.570    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.684 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.684    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.841 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.942    18.783    alum/temp_out0[30]
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.329    19.112 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.112    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.645 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.645    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.762 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.762    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.879 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.879    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.996 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.996    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.113 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.113    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.230 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.230    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.347 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.347    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.464 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.464    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.621 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.984    21.605    alum/temp_out0[29]
    SLICE_X41Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.393 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.393    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.507 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.507    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.621 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.621    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.735 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.735    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.849 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.849    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.963 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.963    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.077 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.077    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.191 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.191    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.348 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.905    24.254    alum/temp_out0[28]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    24.583 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.583    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.133 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.133    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.247    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.361 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.361    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.475 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.475    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.589 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.589    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.703 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.703    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.817 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.817    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.931 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.931    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.088 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.911    26.999    alum/temp_out0[27]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329    27.328 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.328    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.878 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.878    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.833 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.053    29.886    alum/temp_out0[26]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.329    30.215 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.215    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.748 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.748    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.865 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.865    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.982 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.982    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.099 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.099    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.216 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.216    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.333 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.333    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.450 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.450    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.567 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.567    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.724 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.128    32.852    alum/temp_out0[25]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.332    33.184 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.184    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.734 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.734    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.848 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.848    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.962 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.962    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.076 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.076    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.190 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.190    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.304 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.304    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.418 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.418    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.532 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.532    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.689 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.070    35.759    alum/temp_out0[24]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.329    36.088 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.088    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.638 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.752 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.752    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.866 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.866    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.980 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.980    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.094 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.094    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.208 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.208    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.322 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.322    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.436 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.436    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.593 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.000    38.593    alum/temp_out0[23]
    SLICE_X50Y31         LUT3 (Prop_lut3_I0_O)        0.329    38.922 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.922    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.455 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.455    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.572 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.572    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.689 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.689    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.806 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.806    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.923 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.923    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.040 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.040    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.157 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.157    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.314 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.014    41.328    alum/temp_out0[22]
    SLICE_X52Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.131 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.131    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.248 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.365 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.365    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.482    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.599 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.599    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.716 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.833 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.833    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.950 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.950    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.107 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.960    44.067    alum/temp_out0[21]
    SLICE_X49Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.855 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.855    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.969 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.969    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.083 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.083    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.197 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.197    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.311 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.311    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.425 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.425    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.539 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.539    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.653 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.653    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.810 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.067    46.878    alum/temp_out0[20]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.329    47.207 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.207    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.757 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.757    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.871 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.871    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.985 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.099 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.099    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.213 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.213    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.327 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.327    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.441 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.441    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.555 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.555    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.712 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.748    49.459    alum/temp_out0[19]
    SLICE_X56Y32         LUT3 (Prop_lut3_I0_O)        0.329    49.788 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.788    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.321 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.321    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.438 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.438    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.555 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.672 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.672    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.789 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.789    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.906 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.906    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.023 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.140 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.140    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.297 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.124    52.421    alum/temp_out0[18]
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.332    52.753 r  alum/D_registers_q[7][17]_i_51/O
                         net (fo=1, routed)           0.000    52.753    alum/D_registers_q[7][17]_i_51_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.303 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.303    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.417 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.417    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.531 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.531    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.645 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.645    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.759 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.759    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.873 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.873    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.987 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.987    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.144 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.244    55.389    alum/temp_out0[17]
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.329    55.717 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.717    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.267 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.609    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.723    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.837 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.837    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.951 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.065 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.065    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.222 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.130    58.352    alum/temp_out0[16]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.137 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.137    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.251 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.251    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.365 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.365    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.479 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.479    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.593 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.593    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.707 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.707    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.821 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.821    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.935 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.935    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.092 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.907    61.000    alum/temp_out0[15]
    SLICE_X54Y26         LUT3 (Prop_lut3_I0_O)        0.329    61.329 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.329    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.862 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.862    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.979 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.979    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.096 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.213 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.213    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.330 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.330    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.447 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.447    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.564 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.564    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.681 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.681    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.838 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.375    64.212    alum/temp_out0[14]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.332    64.544 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.544    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.077 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.077    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.194 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.194    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.311 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.311    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.428 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.428    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.545 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.009    65.554    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.671 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.671    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.788 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.788    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.905 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.905    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.062 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.213    67.275    alum/temp_out0[13]
    SLICE_X56Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    68.078 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.078    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.195 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.195    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.312 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.429 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.429    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.546 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.663 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.672    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.789 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.789    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.906 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.906    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.063 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.179    70.242    alum/temp_out0[12]
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.332    70.574 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.574    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.124 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.124    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.238 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.238    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.352 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.352    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.466 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.466    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.580 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.580    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.694 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    71.703    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.817 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.817    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.931 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.931    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.088 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.214    73.302    alum/temp_out0[11]
    SLICE_X53Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    74.087 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.087    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.201 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.201    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.315 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.315    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.429 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.429    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.543 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.543    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.657 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.657    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.771 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.780    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.894 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.894    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.051 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.957    76.008    alum/temp_out0[10]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    76.337 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.337    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.870 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.870    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.987 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.987    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.104 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.104    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.221 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.221    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.338 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.338    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.455 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.455    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.572 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.581    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.698 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.698    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.855 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.910    78.765    alum/temp_out0[9]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    79.097 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.097    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.647 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.647    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.761 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.761    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.875 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.875    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.989 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.989    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.103 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.103    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.217 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.217    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.331 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    80.340    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.454 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.454    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.611 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.359    81.970    alum/temp_out0[8]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    82.299 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.299    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.832 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.832    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.949 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.949    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.066 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.066    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.183 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.300 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.300    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.417 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.417    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.534 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.534    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.651 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    83.660    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.817 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.987    84.803    alum/temp_out0[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.332    85.135 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.135    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.685 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.255 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.255    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.369 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.369    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.483 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.483    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.640 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.933    87.573    alum/temp_out0[6]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    87.902 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.902    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.435 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.435    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.552 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.552    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.669 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.669    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.786 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.786    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.903 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.903    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.020 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.020    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.137 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.137    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.254 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.411 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.092    90.504    alum/temp_out0[5]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.292 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.292    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.406 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.406    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.520 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.520    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.634 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.634    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.748 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.748    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.862 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.862    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.976 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.976    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.090 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.090    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.247 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.872    93.118    alum/temp_out0[4]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    93.447 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.447    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.997 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.997    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.111 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.111    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.225 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.225    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.339 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.339    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.453 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.453    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.567 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.567    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.681 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.681    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.795 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.795    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.952 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.026    95.978    alum/temp_out0[3]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    96.307 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.307    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.840 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.840    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.957 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.957    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.074 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.074    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.191 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.191    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.308 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.308    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.425 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.425    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.542 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.542    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.659 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.659    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.816 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.011    98.827    alum/temp_out0[2]
    SLICE_X37Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    99.615 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.615    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.729 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.729    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.843 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.843    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.957 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.957    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.071 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.071    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.185 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.185    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.299 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.299    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.413 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.413    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.570 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.938   101.508    alum/temp_out0[1]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329   101.837 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.837    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.387 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.387    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.501 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.501    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.615 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.615    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.729 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.729    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.843 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.843    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.957 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.957    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.071 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.071    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.185 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.185    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.342 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.711   104.053    sm/temp_out0[0]
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.329   104.382 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.592   104.974    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X50Y25         LUT4 (Prop_lut4_I1_O)        0.124   105.098 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.492   105.590    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124   105.714 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.302   107.015    sm/M_alum_out[0]
    SLICE_X30Y23         LUT5 (Prop_lut5_I4_O)        0.150   107.165 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.507   107.672    sm/D_states_q[7]_i_11_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I0_O)        0.328   108.000 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.568   108.568    sm/D_states_d__0[6]
    SLICE_X31Y21         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.433   115.949    sm/clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.274   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)       -0.081   116.107    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.107    
                         arrival time                        -108.568    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.596ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.393ns  (logic 60.283ns (58.305%)  route 43.110ns (41.695%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=23 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X31Y18         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.981     7.575    sm/D_states_q[3]
    SLICE_X35Y16         LUT4 (Prop_lut4_I1_O)        0.152     7.727 r  sm/ram_reg_i_74__0/O
                         net (fo=1, routed)           0.436     8.163    sm/ram_reg_i_74__0_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I5_O)        0.326     8.489 r  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.544     9.034    sm/ram_reg_i_60_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.158 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.665    10.823    L_reg/M_sm_ra1[0]
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.947 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.222    12.168    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X48Y29         LUT3 (Prop_lut3_I2_O)        0.150    12.318 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.911    13.229    sm/M_alum_a[31]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.326    13.555 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.555    alum/S[0]
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.087 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.087    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.201 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.201    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.315 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.315    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.429 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.429    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.543 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.543    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.657 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.657    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.771 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.771    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.885 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.885    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.156 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.901    16.057    alum/temp_out0[31]
    SLICE_X45Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.886 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.886    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.000 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.000    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.114 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.114    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.228 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.228    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.342 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.342    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.456 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.456    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.570 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.570    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.684 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.684    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.841 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.942    18.783    alum/temp_out0[30]
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.329    19.112 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.112    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.645 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.645    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.762 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.762    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.879 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.879    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.996 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.996    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.113 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.113    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.230 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.230    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.347 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.347    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.464 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.464    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.621 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.984    21.605    alum/temp_out0[29]
    SLICE_X41Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.393 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.393    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.507 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.507    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.621 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.621    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.735 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.735    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.849 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.849    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.963 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.963    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.077 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.077    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.191 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.191    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.348 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.905    24.254    alum/temp_out0[28]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    24.583 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.583    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.133 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.133    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.247    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.361 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.361    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.475 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.475    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.589 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.589    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.703 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.703    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.817 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.817    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.931 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.931    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.088 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.911    26.999    alum/temp_out0[27]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329    27.328 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.328    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.878 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.878    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.833 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.053    29.886    alum/temp_out0[26]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.329    30.215 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.215    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.748 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.748    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.865 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.865    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.982 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.982    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.099 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.099    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.216 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.216    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.333 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.333    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.450 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.450    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.567 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.567    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.724 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.128    32.852    alum/temp_out0[25]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.332    33.184 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.184    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.734 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.734    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.848 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.848    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.962 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.962    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.076 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.076    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.190 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.190    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.304 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.304    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.418 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.418    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.532 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.532    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.689 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.070    35.759    alum/temp_out0[24]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.329    36.088 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.088    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.638 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.752 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.752    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.866 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.866    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.980 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.980    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.094 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.094    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.208 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.208    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.322 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.322    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.436 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.436    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.593 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.000    38.593    alum/temp_out0[23]
    SLICE_X50Y31         LUT3 (Prop_lut3_I0_O)        0.329    38.922 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.922    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.455 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.455    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.572 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.572    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.689 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.689    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.806 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.806    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.923 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.923    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.040 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.040    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.157 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.157    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.314 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.014    41.328    alum/temp_out0[22]
    SLICE_X52Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.131 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.131    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.248 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.365 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.365    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.482    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.599 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.599    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.716 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.833 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.833    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.950 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.950    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.107 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.960    44.067    alum/temp_out0[21]
    SLICE_X49Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.855 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.855    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.969 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.969    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.083 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.083    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.197 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.197    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.311 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.311    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.425 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.425    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.539 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.539    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.653 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.653    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.810 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.067    46.878    alum/temp_out0[20]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.329    47.207 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.207    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.757 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.757    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.871 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.871    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.985 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.099 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.099    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.213 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.213    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.327 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.327    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.441 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.441    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.555 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.555    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.712 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.748    49.459    alum/temp_out0[19]
    SLICE_X56Y32         LUT3 (Prop_lut3_I0_O)        0.329    49.788 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.788    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.321 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.321    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.438 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.438    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.555 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.672 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.672    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.789 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.789    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.906 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.906    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.023 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.140 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.140    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.297 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.124    52.421    alum/temp_out0[18]
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.332    52.753 r  alum/D_registers_q[7][17]_i_51/O
                         net (fo=1, routed)           0.000    52.753    alum/D_registers_q[7][17]_i_51_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.303 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.303    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.417 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.417    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.531 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.531    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.645 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.645    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.759 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.759    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.873 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.873    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.987 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.987    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.144 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.244    55.389    alum/temp_out0[17]
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.329    55.717 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.717    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.267 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.609    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.723    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.837 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.837    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.951 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.065 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.065    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.222 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.130    58.352    alum/temp_out0[16]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.137 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.137    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.251 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.251    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.365 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.365    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.479 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.479    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.593 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.593    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.707 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.707    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.821 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.821    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.935 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.935    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.092 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.907    61.000    alum/temp_out0[15]
    SLICE_X54Y26         LUT3 (Prop_lut3_I0_O)        0.329    61.329 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.329    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.862 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.862    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.979 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.979    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.096 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.213 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.213    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.330 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.330    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.447 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.447    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.564 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.564    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.681 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.681    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.838 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.375    64.212    alum/temp_out0[14]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.332    64.544 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.544    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.077 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.077    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.194 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.194    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.311 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.311    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.428 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.428    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.545 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.009    65.554    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.671 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.671    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.788 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.788    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.905 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.905    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.062 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.213    67.275    alum/temp_out0[13]
    SLICE_X56Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    68.078 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.078    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.195 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.195    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.312 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.429 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.429    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.546 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.663 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.672    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.789 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.789    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.906 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.906    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.063 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.179    70.242    alum/temp_out0[12]
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.332    70.574 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.574    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.124 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.124    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.238 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.238    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.352 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.352    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.466 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.466    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.580 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.580    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.694 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    71.703    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.817 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.817    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.931 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.931    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.088 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.214    73.302    alum/temp_out0[11]
    SLICE_X53Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    74.087 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.087    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.201 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.201    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.315 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.315    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.429 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.429    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.543 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.543    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.657 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.657    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.771 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.780    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.894 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.894    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.051 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.957    76.008    alum/temp_out0[10]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    76.337 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.337    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.870 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.870    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.987 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.987    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.104 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.104    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.221 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.221    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.338 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.338    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.455 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.455    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.572 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.581    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.698 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.698    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.855 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.910    78.765    alum/temp_out0[9]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    79.097 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.097    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.647 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.647    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.761 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.761    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.875 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.875    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.989 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.989    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.103 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.103    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.217 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.217    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.331 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    80.340    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.454 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.454    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.611 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.359    81.970    alum/temp_out0[8]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    82.299 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.299    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.832 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.832    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.949 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.949    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.066 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.066    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.183 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.300 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.300    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.417 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.417    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.534 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.534    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.651 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    83.660    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.817 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.987    84.803    alum/temp_out0[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.332    85.135 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.135    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.685 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.255 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.255    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.369 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.369    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.483 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.483    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.640 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.933    87.573    alum/temp_out0[6]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    87.902 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.902    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.435 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.435    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.552 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.552    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.669 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.669    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.786 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.786    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.903 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.903    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.020 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.020    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.137 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.137    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.254 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.411 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.092    90.504    alum/temp_out0[5]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.292 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.292    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.406 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.406    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.520 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.520    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.634 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.634    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.748 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.748    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.862 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.862    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.976 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.976    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.090 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.090    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.247 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.872    93.118    alum/temp_out0[4]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    93.447 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.447    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.997 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.997    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.111 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.111    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.225 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.225    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.339 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.339    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.453 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.453    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.567 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.567    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.681 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.681    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.795 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.795    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.952 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.026    95.978    alum/temp_out0[3]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    96.307 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.307    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.840 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.840    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.957 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.957    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.074 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.074    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.191 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.191    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.308 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.308    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.425 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.425    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.542 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.542    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.659 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.659    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.816 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.011    98.827    alum/temp_out0[2]
    SLICE_X37Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    99.615 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.615    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.729 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.729    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.843 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.843    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.957 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.957    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.071 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.071    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.185 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.185    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.299 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.299    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.413 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.413    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.570 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.938   101.508    alum/temp_out0[1]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329   101.837 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.837    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.387 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.387    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.501 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.501    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.615 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.615    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.729 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.729    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.843 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.843    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.957 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.957    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.071 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.071    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.185 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.185    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.342 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.711   104.053    sm/temp_out0[0]
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.329   104.382 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.592   104.974    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X50Y25         LUT4 (Prop_lut4_I1_O)        0.124   105.098 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.492   105.590    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124   105.714 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.302   107.015    sm/M_alum_out[0]
    SLICE_X30Y23         LUT5 (Prop_lut5_I4_O)        0.150   107.165 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.517   107.682    sm/D_states_q[7]_i_11_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I2_O)        0.328   108.010 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.521   108.531    sm/D_states_d__0[7]
    SLICE_X31Y21         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.433   115.949    sm/clk_IBUF_BUFG
    SLICE_X31Y21         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.274   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X31Y21         FDSE (Setup_fdse_C_D)       -0.061   116.127    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.127    
                         arrival time                        -108.531    
  -------------------------------------------------------------------
                         slack                                  7.596    

Slack (MET) :             7.664ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.441ns  (logic 60.177ns (58.175%)  route 43.264ns (41.825%))
  Logic Levels:           320  (CARRY4=286 LUT2=1 LUT3=23 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X31Y18         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.981     7.575    sm/D_states_q[3]
    SLICE_X35Y16         LUT4 (Prop_lut4_I1_O)        0.152     7.727 r  sm/ram_reg_i_74__0/O
                         net (fo=1, routed)           0.436     8.163    sm/ram_reg_i_74__0_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I5_O)        0.326     8.489 r  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.544     9.034    sm/ram_reg_i_60_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.158 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.665    10.823    L_reg/M_sm_ra1[0]
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.947 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.222    12.168    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X48Y29         LUT3 (Prop_lut3_I2_O)        0.150    12.318 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.911    13.229    sm/M_alum_a[31]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.326    13.555 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.555    alum/S[0]
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.087 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.087    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.201 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.201    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.315 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.315    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.429 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.429    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.543 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.543    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.657 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.657    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.771 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.771    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.885 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.885    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.156 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.901    16.057    alum/temp_out0[31]
    SLICE_X45Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.886 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.886    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.000 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.000    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.114 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.114    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.228 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.228    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.342 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.342    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.456 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.456    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.570 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.570    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.684 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.684    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.841 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.942    18.783    alum/temp_out0[30]
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.329    19.112 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.112    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.645 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.645    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.762 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.762    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.879 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.879    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.996 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.996    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.113 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.113    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.230 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.230    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.347 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.347    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.464 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.464    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.621 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.984    21.605    alum/temp_out0[29]
    SLICE_X41Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.393 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.393    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.507 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.507    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.621 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.621    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.735 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.735    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.849 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.849    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.963 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.963    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.077 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.077    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.191 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.191    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.348 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.905    24.254    alum/temp_out0[28]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    24.583 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.583    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.133 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.133    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.247    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.361 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.361    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.475 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.475    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.589 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.589    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.703 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.703    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.817 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.817    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.931 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.931    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.088 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.911    26.999    alum/temp_out0[27]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329    27.328 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.328    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.878 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.878    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.833 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.053    29.886    alum/temp_out0[26]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.329    30.215 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.215    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.748 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.748    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.865 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.865    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.982 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.982    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.099 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.099    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.216 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.216    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.333 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.333    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.450 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.450    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.567 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.567    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.724 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.128    32.852    alum/temp_out0[25]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.332    33.184 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.184    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.734 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.734    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.848 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.848    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.962 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.962    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.076 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.076    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.190 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.190    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.304 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.304    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.418 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.418    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.532 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.532    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.689 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.070    35.759    alum/temp_out0[24]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.329    36.088 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.088    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.638 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.752 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.752    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.866 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.866    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.980 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.980    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.094 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.094    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.208 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.208    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.322 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.322    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.436 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.436    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.593 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.000    38.593    alum/temp_out0[23]
    SLICE_X50Y31         LUT3 (Prop_lut3_I0_O)        0.329    38.922 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.922    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.455 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.455    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.572 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.572    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.689 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.689    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.806 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.806    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.923 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.923    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.040 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.040    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.157 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.157    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.314 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.014    41.328    alum/temp_out0[22]
    SLICE_X52Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.131 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.131    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.248 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.365 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.365    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.482    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.599 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.599    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.716 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.833 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.833    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.950 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.950    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.107 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.960    44.067    alum/temp_out0[21]
    SLICE_X49Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.855 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.855    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.969 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.969    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.083 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.083    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.197 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.197    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.311 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.311    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.425 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.425    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.539 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.539    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.653 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.653    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.810 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.067    46.878    alum/temp_out0[20]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.329    47.207 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.207    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.757 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.757    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.871 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.871    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.985 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.099 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.099    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.213 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.213    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.327 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.327    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.441 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.441    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.555 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.555    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.712 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.748    49.459    alum/temp_out0[19]
    SLICE_X56Y32         LUT3 (Prop_lut3_I0_O)        0.329    49.788 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.788    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.321 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.321    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.438 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.438    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.555 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.672 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.672    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.789 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.789    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.906 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.906    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.023 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.140 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.140    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.297 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.124    52.421    alum/temp_out0[18]
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.332    52.753 r  alum/D_registers_q[7][17]_i_51/O
                         net (fo=1, routed)           0.000    52.753    alum/D_registers_q[7][17]_i_51_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.303 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.303    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.417 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.417    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.531 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.531    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.645 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.645    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.759 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.759    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.873 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.873    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.987 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.987    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.144 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.244    55.389    alum/temp_out0[17]
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.329    55.717 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.717    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.267 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.609    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.723    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.837 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.837    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.951 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.065 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.065    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.222 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.130    58.352    alum/temp_out0[16]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.137 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.137    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.251 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.251    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.365 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.365    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.479 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.479    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.593 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.593    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.707 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.707    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.821 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.821    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.935 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.935    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.092 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.907    61.000    alum/temp_out0[15]
    SLICE_X54Y26         LUT3 (Prop_lut3_I0_O)        0.329    61.329 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.329    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.862 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.862    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.979 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.979    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.096 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.213 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.213    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.330 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.330    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.447 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.447    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.564 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.564    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.681 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.681    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.838 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.375    64.212    alum/temp_out0[14]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.332    64.544 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.544    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.077 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.077    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.194 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.194    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.311 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.311    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.428 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.428    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.545 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.009    65.554    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.671 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.671    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.788 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.788    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.905 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.905    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.062 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.213    67.275    alum/temp_out0[13]
    SLICE_X56Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    68.078 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.078    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.195 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.195    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.312 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.429 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.429    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.546 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.663 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.672    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.789 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.789    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.906 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.906    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.063 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.179    70.242    alum/temp_out0[12]
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.332    70.574 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.574    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.124 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.124    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.238 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.238    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.352 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.352    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.466 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.466    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.580 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.580    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.694 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    71.703    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.817 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.817    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.931 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.931    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.088 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.214    73.302    alum/temp_out0[11]
    SLICE_X53Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    74.087 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.087    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.201 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.201    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.315 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.315    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.429 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.429    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.543 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.543    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.657 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.657    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.771 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.780    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.894 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.894    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.051 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.957    76.008    alum/temp_out0[10]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    76.337 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.337    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.870 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.870    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.987 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.987    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.104 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.104    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.221 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.221    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.338 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.338    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.455 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.455    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.572 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.581    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.698 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.698    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.855 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.910    78.765    alum/temp_out0[9]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    79.097 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.097    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.647 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.647    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.761 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.761    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.875 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.875    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.989 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.989    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.103 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.103    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.217 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.217    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.331 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    80.340    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.454 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.454    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.611 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.359    81.970    alum/temp_out0[8]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    82.299 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.299    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.832 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.832    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.949 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.949    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.066 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.066    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.183 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.300 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.300    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.417 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.417    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.534 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.534    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.651 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    83.660    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.817 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.987    84.803    alum/temp_out0[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.332    85.135 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.135    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.685 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.255 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.255    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.369 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.369    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.483 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.483    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.640 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.933    87.573    alum/temp_out0[6]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    87.902 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.902    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.435 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.435    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.552 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.552    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.669 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.669    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.786 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.786    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.903 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.903    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.020 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.020    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.137 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.137    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.254 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.411 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.092    90.504    alum/temp_out0[5]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.292 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.292    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.406 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.406    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.520 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.520    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.634 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.634    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.748 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.748    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.862 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.862    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.976 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.976    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.090 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.090    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.247 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.872    93.118    alum/temp_out0[4]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    93.447 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.447    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.997 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.997    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.111 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.111    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.225 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.225    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.339 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.339    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.453 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.453    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.567 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.567    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.681 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.681    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.795 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.795    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.952 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.026    95.978    alum/temp_out0[3]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    96.307 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.307    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.840 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.840    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.957 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.957    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.074 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.074    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.191 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.191    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.308 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.308    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.425 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.425    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.542 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.542    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.659 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.659    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.816 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.011    98.827    alum/temp_out0[2]
    SLICE_X37Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    99.615 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.615    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.729 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.729    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.843 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.843    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.957 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.957    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.071 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.071    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.185 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.185    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.299 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.299    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.413 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.413    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.570 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.938   101.508    alum/temp_out0[1]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329   101.837 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.837    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.387 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.387    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.501 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.501    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.615 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.615    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.729 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.729    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.843 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.843    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.957 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.957    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.071 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.071    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.185 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.185    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.342 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.711   104.053    sm/temp_out0[0]
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.329   104.382 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.592   104.974    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X50Y25         LUT4 (Prop_lut4_I1_O)        0.124   105.098 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.492   105.590    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124   105.714 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.213   106.926    sm/M_alum_out[0]
    SLICE_X32Y17         LUT6 (Prop_lut6_I4_O)        0.124   107.050 f  sm/D_states_q[1]_i_10/O
                         net (fo=1, routed)           0.424   107.474    sm/D_states_q[1]_i_10_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.124   107.598 r  sm/D_states_q[1]_i_3/O
                         net (fo=2, routed)           0.857   108.455    sm/D_states_q[1]_i_3_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I1_O)        0.124   108.579 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   108.579    sm/D_states_d__0[1]
    SLICE_X31Y18         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.435   115.951    sm/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.298   116.249    
                         clock uncertainty           -0.035   116.214    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)        0.029   116.243    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.243    
                         arrival time                        -108.579    
  -------------------------------------------------------------------
                         slack                                  7.664    

Slack (MET) :             8.151ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.878ns  (logic 60.053ns (58.373%)  route 42.825ns (41.627%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=23 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X31Y18         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.981     7.575    sm/D_states_q[3]
    SLICE_X35Y16         LUT4 (Prop_lut4_I1_O)        0.152     7.727 r  sm/ram_reg_i_74__0/O
                         net (fo=1, routed)           0.436     8.163    sm/ram_reg_i_74__0_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I5_O)        0.326     8.489 r  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.544     9.034    sm/ram_reg_i_60_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.158 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.665    10.823    L_reg/M_sm_ra1[0]
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.947 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.222    12.168    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X48Y29         LUT3 (Prop_lut3_I2_O)        0.150    12.318 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.911    13.229    sm/M_alum_a[31]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.326    13.555 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.555    alum/S[0]
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.087 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.087    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.201 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.201    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.315 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.315    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.429 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.429    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.543 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.543    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.657 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.657    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.771 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.771    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.885 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.885    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.156 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.901    16.057    alum/temp_out0[31]
    SLICE_X45Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.886 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.886    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.000 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.000    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.114 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.114    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.228 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.228    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.342 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.342    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.456 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.456    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.570 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.570    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.684 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.684    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.841 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.942    18.783    alum/temp_out0[30]
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.329    19.112 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.112    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.645 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.645    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.762 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.762    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.879 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.879    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.996 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.996    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.113 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.113    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.230 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.230    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.347 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.347    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.464 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.464    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.621 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.984    21.605    alum/temp_out0[29]
    SLICE_X41Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.393 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.393    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.507 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.507    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.621 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.621    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.735 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.735    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.849 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.849    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.963 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.963    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.077 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.077    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.191 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.191    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.348 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.905    24.254    alum/temp_out0[28]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.329    24.583 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.583    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.133 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.133    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.247    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.361 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.361    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.475 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.475    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.589 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.589    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.703 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.703    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.817 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.817    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.931 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.931    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.088 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.911    26.999    alum/temp_out0[27]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329    27.328 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.328    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.878 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.878    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.833 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.053    29.886    alum/temp_out0[26]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.329    30.215 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.215    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.748 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.748    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.865 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.865    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.982 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.982    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.099 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.099    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.216 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.216    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.333 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.333    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.450 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.450    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.567 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.567    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.724 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.128    32.852    alum/temp_out0[25]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.332    33.184 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.184    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.734 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.734    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.848 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.848    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.962 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.962    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.076 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.076    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.190 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.190    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.304 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.304    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.418 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.418    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.532 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.532    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.689 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.070    35.759    alum/temp_out0[24]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.329    36.088 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.088    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.638 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.752 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.752    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.866 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.866    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.980 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.980    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.094 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.094    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.208 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.208    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.322 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.322    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.436 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.436    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.593 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.000    38.593    alum/temp_out0[23]
    SLICE_X50Y31         LUT3 (Prop_lut3_I0_O)        0.329    38.922 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.922    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.455 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.455    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.572 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.572    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.689 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.689    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.806 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.806    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.923 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.923    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.040 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.040    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.157 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.157    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.314 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.014    41.328    alum/temp_out0[22]
    SLICE_X52Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.131 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.131    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.248 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.365 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.365    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.482 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.482    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.599 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.599    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.716 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.833 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.833    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.950 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.950    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.107 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.960    44.067    alum/temp_out0[21]
    SLICE_X49Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.855 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.855    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.969 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.969    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.083 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.083    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.197 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.197    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.311 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.311    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.425 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.425    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.539 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.539    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.653 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.653    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.810 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.067    46.878    alum/temp_out0[20]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.329    47.207 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.207    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.757 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.757    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.871 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.871    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.985 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.099 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.099    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.213 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.213    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.327 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.327    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.441 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.441    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.555 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.555    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.712 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.748    49.459    alum/temp_out0[19]
    SLICE_X56Y32         LUT3 (Prop_lut3_I0_O)        0.329    49.788 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.788    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.321 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.321    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.438 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.438    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.555 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.672 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.672    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.789 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.789    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.906 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.906    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.023 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.140 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.140    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.297 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.124    52.421    alum/temp_out0[18]
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.332    52.753 r  alum/D_registers_q[7][17]_i_51/O
                         net (fo=1, routed)           0.000    52.753    alum/D_registers_q[7][17]_i_51_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.303 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.303    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.417 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.417    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.531 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.531    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.645 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.645    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.759 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.759    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.873 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.873    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.987 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.987    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.144 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.244    55.389    alum/temp_out0[17]
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.329    55.717 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.717    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.267 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.609    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.723    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.837 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.837    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.951 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.065 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.065    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.222 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.130    58.352    alum/temp_out0[16]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.137 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.137    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.251 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.251    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.365 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.365    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.479 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.479    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.593 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.593    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.707 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.707    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.821 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.821    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.935 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.935    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.092 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.907    61.000    alum/temp_out0[15]
    SLICE_X54Y26         LUT3 (Prop_lut3_I0_O)        0.329    61.329 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.329    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.862 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.862    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.979 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.979    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.096 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.213 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.213    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.330 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.330    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.447 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.447    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.564 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.564    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.681 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.681    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.838 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.375    64.212    alum/temp_out0[14]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.332    64.544 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.544    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.077 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.077    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.194 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.194    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.311 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.311    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.428 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.428    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.545 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.009    65.554    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.671 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.671    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.788 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.788    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.905 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.905    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.062 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.213    67.275    alum/temp_out0[13]
    SLICE_X56Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    68.078 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.078    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.195 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.195    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.312 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.312    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.429 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.429    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.546 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.663 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.672    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.789 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.789    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.906 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.906    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.063 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.179    70.242    alum/temp_out0[12]
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.332    70.574 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.574    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.124 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.124    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.238 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.238    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.352 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.352    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.466 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.466    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.580 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.580    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.694 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    71.703    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.817 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.817    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.931 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.931    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.088 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.214    73.302    alum/temp_out0[11]
    SLICE_X53Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    74.087 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.087    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.201 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.201    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.315 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.315    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.429 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.429    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.543 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.543    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.657 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.657    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.771 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.780    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.894 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.894    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.051 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.957    76.008    alum/temp_out0[10]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    76.337 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.337    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.870 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.870    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.987 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.987    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.104 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.104    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.221 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.221    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.338 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.338    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.455 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.455    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.572 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    77.581    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.698 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.698    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.855 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.910    78.765    alum/temp_out0[9]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    79.097 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.097    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.647 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.647    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.761 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.761    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.875 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.875    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.989 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.989    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.103 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.103    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.217 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.217    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.331 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    80.340    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.454 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.454    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.611 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.359    81.970    alum/temp_out0[8]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    82.299 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.299    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.832 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.832    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.949 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.949    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.066 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.066    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.183 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.300 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.300    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.417 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.417    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.534 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.534    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.651 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    83.660    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.817 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.987    84.803    alum/temp_out0[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.332    85.135 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.135    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.685 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.255 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.255    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.369 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.369    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.483 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.483    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.640 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.933    87.573    alum/temp_out0[6]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    87.902 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.902    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.435 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.435    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.552 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.552    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.669 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.669    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.786 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.786    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.903 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.903    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.020 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.020    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.137 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.137    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.254 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.411 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.092    90.504    alum/temp_out0[5]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.292 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.292    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.406 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.406    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.520 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.520    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.634 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.634    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.748 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.748    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.862 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.862    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.976 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.976    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.090 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.090    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.247 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.872    93.118    alum/temp_out0[4]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    93.447 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.447    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.997 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.997    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.111 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.111    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.225 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.225    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.339 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.339    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.453 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.453    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.567 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.567    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.681 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.681    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.795 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.795    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.952 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.026    95.978    alum/temp_out0[3]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    96.307 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.307    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.840 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.840    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.957 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.957    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.074 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.074    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.191 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.191    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.308 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.308    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.425 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.425    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.542 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.542    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.659 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.659    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.816 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.011    98.827    alum/temp_out0[2]
    SLICE_X37Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    99.615 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.615    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.729 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.729    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.843 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.843    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.957 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.957    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.071 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.071    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.185 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.185    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.299 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.299    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.413 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.413    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.570 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.938   101.508    alum/temp_out0[1]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329   101.837 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.837    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.387 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.387    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.501 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.501    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.615 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.615    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.729 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.729    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.843 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.843    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.957 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.957    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.071 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.071    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.185 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.185    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.342 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.711   104.053    sm/temp_out0[0]
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.329   104.382 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.592   104.974    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X50Y25         LUT4 (Prop_lut4_I1_O)        0.124   105.098 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.492   105.590    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124   105.714 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.231   106.945    sm/M_alum_out[0]
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.124   107.069 r  sm/D_states_q[0]_i_7/O
                         net (fo=1, routed)           0.493   107.562    sm/D_states_q[0]_i_7_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   107.686 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.330   108.016    sm/D_states_d__0[0]
    SLICE_X31Y18         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.435   115.951    sm/clk_IBUF_BUFG
    SLICE_X31Y18         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.298   116.249    
                         clock uncertainty           -0.035   116.214    
    SLICE_X31Y18         FDSE (Setup_fdse_C_D)       -0.047   116.167    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.167    
                         arrival time                        -108.016    
  -------------------------------------------------------------------
                         slack                                  8.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.850    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y13         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.827     2.017    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y13         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X30Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.850    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y13         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.827     2.017    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y13         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X30Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.850    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y13         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.827     2.017    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y13         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X30Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.850    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y13         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.827     2.017    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y13         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X30Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.244%)  route 0.259ns (64.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.259     1.905    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y11         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y11         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X30Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.244%)  route 0.259ns (64.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.259     1.905    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y11         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y11         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X30Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.244%)  route 0.259ns (64.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.259     1.905    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y11         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y11         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X30Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.244%)  route 0.259ns (64.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.259     1.905    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y11         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y11         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X30Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.700    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X29Y13         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.828     2.018    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X29Y13         FDRE (Hold_fdre_C_D)         0.075     1.578    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.700    forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X37Y34         FDRE                                         r  forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.826     2.016    forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.075     1.578    forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y4    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y5    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X40Y12   D_bramtest_8points_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y9    D_bramtest_8points_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y9    D_bramtest_8points_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y11   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y12   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y11   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y21   L_reg/D_registers_q_reg[0][12]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y11   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y11   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y11   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y11   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y11   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y11   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y11   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y11   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y13   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y13   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y11   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y11   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y11   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y11   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y11   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y11   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y11   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y11   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y13   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y13   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.954ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.775ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.704ns (18.011%)  route 3.205ns (81.989%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         1.601     7.196    sm/D_states_q_reg[1]_rep_0
    SLICE_X31Y15         LUT2 (Prop_lut2_I1_O)        0.124     7.320 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.979     8.298    sm/D_stage_q[3]_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I3_O)        0.124     8.422 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.625     9.047    fifo_reset_cond/AS[0]
    SLICE_X29Y15         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.441   115.957    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y15         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X29Y15         FDPE (Recov_fdpe_C_PRE)     -0.359   115.822    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.822    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                106.775    

Slack (MET) :             106.775ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.704ns (18.011%)  route 3.205ns (81.989%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         1.601     7.196    sm/D_states_q_reg[1]_rep_0
    SLICE_X31Y15         LUT2 (Prop_lut2_I1_O)        0.124     7.320 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.979     8.298    sm/D_stage_q[3]_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I3_O)        0.124     8.422 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.625     9.047    fifo_reset_cond/AS[0]
    SLICE_X29Y15         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.441   115.957    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y15         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X29Y15         FDPE (Recov_fdpe_C_PRE)     -0.359   115.822    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.822    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                106.775    

Slack (MET) :             106.775ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.704ns (18.011%)  route 3.205ns (81.989%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         1.601     7.196    sm/D_states_q_reg[1]_rep_0
    SLICE_X31Y15         LUT2 (Prop_lut2_I1_O)        0.124     7.320 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.979     8.298    sm/D_stage_q[3]_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I3_O)        0.124     8.422 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.625     9.047    fifo_reset_cond/AS[0]
    SLICE_X29Y15         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.441   115.957    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y15         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X29Y15         FDPE (Recov_fdpe_C_PRE)     -0.359   115.822    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.822    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                106.775    

Slack (MET) :             106.775ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.704ns (18.011%)  route 3.205ns (81.989%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         1.601     7.196    sm/D_states_q_reg[1]_rep_0
    SLICE_X31Y15         LUT2 (Prop_lut2_I1_O)        0.124     7.320 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.979     8.298    sm/D_stage_q[3]_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I3_O)        0.124     8.422 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.625     9.047    fifo_reset_cond/AS[0]
    SLICE_X29Y15         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.441   115.957    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y15         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X29Y15         FDPE (Recov_fdpe_C_PRE)     -0.359   115.822    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.822    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                106.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.186ns (20.685%)  route 0.713ns (79.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.553     1.497    sm/clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     1.638 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.491     2.128    sm/D_states_q[6]
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.045     2.173 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.223     2.396    fifo_reset_cond/AS[0]
    SLICE_X29Y15         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y15         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X29Y15         FDPE (Remov_fdpe_C_PRE)     -0.095     1.442    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.186ns (20.685%)  route 0.713ns (79.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.553     1.497    sm/clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     1.638 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.491     2.128    sm/D_states_q[6]
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.045     2.173 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.223     2.396    fifo_reset_cond/AS[0]
    SLICE_X29Y15         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y15         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X29Y15         FDPE (Remov_fdpe_C_PRE)     -0.095     1.442    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.186ns (20.685%)  route 0.713ns (79.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.553     1.497    sm/clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     1.638 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.491     2.128    sm/D_states_q[6]
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.045     2.173 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.223     2.396    fifo_reset_cond/AS[0]
    SLICE_X29Y15         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y15         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X29Y15         FDPE (Remov_fdpe_C_PRE)     -0.095     1.442    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.186ns (20.685%)  route 0.713ns (79.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.553     1.497    sm/clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     1.638 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.491     2.128    sm/D_states_q[6]
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.045     2.173 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.223     2.396    fifo_reset_cond/AS[0]
    SLICE_X29Y15         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y15         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X29Y15         FDPE (Remov_fdpe_C_PRE)     -0.095     1.442    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.954    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.050ns  (logic 12.312ns (31.527%)  route 26.739ns (68.473%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.478     5.629 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.939     7.568    L_reg/M_sm_timer[8]
    SLICE_X45Y7          LUT2 (Prop_lut2_I0_O)        0.327     7.895 r  L_reg/L_6eee50fb_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.436     8.332    L_reg/L_6eee50fb_remainder0_carry_i_26__1_n_0
    SLICE_X45Y7          LUT6 (Prop_lut6_I4_O)        0.326     8.658 f  L_reg/L_6eee50fb_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.007     9.664    L_reg/L_6eee50fb_remainder0_carry_i_13__1_n_0
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.152     9.816 f  L_reg/L_6eee50fb_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.485    L_reg/L_6eee50fb_remainder0_carry_i_19__1_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I3_O)        0.360    10.845 r  L_reg/L_6eee50fb_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.830    11.675    L_reg/L_6eee50fb_remainder0_carry_i_10__1_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.001 r  L_reg/L_6eee50fb_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.001    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.551 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.551    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.773 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.336    14.108    L_reg/L_6eee50fb_remainder0_3[4]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.325    14.433 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.701    15.134    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.328    15.462 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.850    16.312    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X42Y4          LUT5 (Prop_lut5_I3_O)        0.146    16.458 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.292    17.750    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I4_O)        0.354    18.104 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.791    18.896    L_reg/i__carry_i_19__3_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I0_O)        0.352    19.248 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.759    20.007    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.333 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.686    21.018    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.525 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.525    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.639 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.639    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.878 f  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.975    22.853    L_reg/L_6eee50fb_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X41Y4          LUT5 (Prop_lut5_I1_O)        0.302    23.155 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.589    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.713 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.334    25.046    L_reg/i__carry_i_14__1_0
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.124    25.170 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.701    25.871    L_reg/i__carry_i_25__3_n_0
    SLICE_X42Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.995 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.948    26.943    L_reg/i__carry_i_20__3_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I2_O)        0.124    27.067 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.978    28.045    L_reg/i__carry_i_13__3_n_0
    SLICE_X42Y0          LUT3 (Prop_lut3_I1_O)        0.150    28.195 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.086    29.281    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y0          LUT5 (Prop_lut5_I0_O)        0.348    29.629 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.629    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.179 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.179    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.293 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.293    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.407 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.407    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.629 f  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    31.457    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y2          LUT6 (Prop_lut6_I5_O)        0.299    31.756 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.420    32.176    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.300 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.965    33.264    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I1_O)        0.124    33.388 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.819    34.207    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I3_O)        0.124    34.331 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.830    35.162    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y2          LUT4 (Prop_lut4_I2_O)        0.150    35.312 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.128    40.439    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    44.202 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    44.202    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.029ns  (logic 12.324ns (31.576%)  route 26.705ns (68.424%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.478     5.629 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.939     7.568    L_reg/M_sm_timer[8]
    SLICE_X45Y7          LUT2 (Prop_lut2_I0_O)        0.327     7.895 r  L_reg/L_6eee50fb_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.436     8.332    L_reg/L_6eee50fb_remainder0_carry_i_26__1_n_0
    SLICE_X45Y7          LUT6 (Prop_lut6_I4_O)        0.326     8.658 f  L_reg/L_6eee50fb_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.007     9.664    L_reg/L_6eee50fb_remainder0_carry_i_13__1_n_0
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.152     9.816 f  L_reg/L_6eee50fb_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.485    L_reg/L_6eee50fb_remainder0_carry_i_19__1_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I3_O)        0.360    10.845 r  L_reg/L_6eee50fb_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.830    11.675    L_reg/L_6eee50fb_remainder0_carry_i_10__1_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.001 r  L_reg/L_6eee50fb_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.001    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.551 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.551    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.773 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.336    14.108    L_reg/L_6eee50fb_remainder0_3[4]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.325    14.433 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.701    15.134    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.328    15.462 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.850    16.312    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X42Y4          LUT5 (Prop_lut5_I3_O)        0.146    16.458 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.292    17.750    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I4_O)        0.354    18.104 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.791    18.896    L_reg/i__carry_i_19__3_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I0_O)        0.352    19.248 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.759    20.007    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.333 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.686    21.018    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.525 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.525    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.639 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.639    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.878 f  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.975    22.853    L_reg/L_6eee50fb_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X41Y4          LUT5 (Prop_lut5_I1_O)        0.302    23.155 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.589    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.713 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.334    25.046    L_reg/i__carry_i_14__1_0
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.124    25.170 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.701    25.871    L_reg/i__carry_i_25__3_n_0
    SLICE_X42Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.995 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.948    26.943    L_reg/i__carry_i_20__3_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I2_O)        0.124    27.067 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.978    28.045    L_reg/i__carry_i_13__3_n_0
    SLICE_X42Y0          LUT3 (Prop_lut3_I1_O)        0.150    28.195 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.086    29.281    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y0          LUT5 (Prop_lut5_I0_O)        0.348    29.629 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.629    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.179 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.179    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.293 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.293    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.407 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.407    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.629 f  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    31.457    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y2          LUT6 (Prop_lut6_I5_O)        0.299    31.756 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.420    32.176    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.300 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.965    33.264    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I1_O)        0.124    33.388 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.819    34.207    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I3_O)        0.124    34.331 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.820    35.152    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y2          LUT4 (Prop_lut4_I2_O)        0.152    35.304 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.104    40.407    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    44.180 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    44.180    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.382ns  (logic 12.067ns (31.440%)  route 26.314ns (68.560%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.478     5.629 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.939     7.568    L_reg/M_sm_timer[8]
    SLICE_X45Y7          LUT2 (Prop_lut2_I0_O)        0.327     7.895 r  L_reg/L_6eee50fb_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.436     8.332    L_reg/L_6eee50fb_remainder0_carry_i_26__1_n_0
    SLICE_X45Y7          LUT6 (Prop_lut6_I4_O)        0.326     8.658 f  L_reg/L_6eee50fb_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.007     9.664    L_reg/L_6eee50fb_remainder0_carry_i_13__1_n_0
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.152     9.816 f  L_reg/L_6eee50fb_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.485    L_reg/L_6eee50fb_remainder0_carry_i_19__1_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I3_O)        0.360    10.845 r  L_reg/L_6eee50fb_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.830    11.675    L_reg/L_6eee50fb_remainder0_carry_i_10__1_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.001 r  L_reg/L_6eee50fb_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.001    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.551 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.551    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.773 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.336    14.108    L_reg/L_6eee50fb_remainder0_3[4]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.325    14.433 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.701    15.134    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.328    15.462 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.850    16.312    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X42Y4          LUT5 (Prop_lut5_I3_O)        0.146    16.458 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.292    17.750    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I4_O)        0.354    18.104 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.791    18.896    L_reg/i__carry_i_19__3_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I0_O)        0.352    19.248 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.759    20.007    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.333 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.686    21.018    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.525 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.525    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.639 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.639    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.878 f  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.975    22.853    L_reg/L_6eee50fb_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X41Y4          LUT5 (Prop_lut5_I1_O)        0.302    23.155 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.589    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.713 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.334    25.046    L_reg/i__carry_i_14__1_0
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.124    25.170 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.701    25.871    L_reg/i__carry_i_25__3_n_0
    SLICE_X42Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.995 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.948    26.943    L_reg/i__carry_i_20__3_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I2_O)        0.124    27.067 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.978    28.045    L_reg/i__carry_i_13__3_n_0
    SLICE_X42Y0          LUT3 (Prop_lut3_I1_O)        0.150    28.195 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.086    29.281    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y0          LUT5 (Prop_lut5_I0_O)        0.348    29.629 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.629    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.179 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.179    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.293 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.293    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.407 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.407    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.629 f  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    31.457    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y2          LUT6 (Prop_lut6_I5_O)        0.299    31.756 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.420    32.176    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.300 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.965    33.264    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I1_O)        0.124    33.388 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.819    34.207    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I3_O)        0.124    34.331 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.820    35.152    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y2          LUT4 (Prop_lut4_I0_O)        0.124    35.276 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.713    39.989    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    43.533 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.533    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.259ns  (logic 12.079ns (31.570%)  route 26.180ns (68.430%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.478     5.629 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.939     7.568    L_reg/M_sm_timer[8]
    SLICE_X45Y7          LUT2 (Prop_lut2_I0_O)        0.327     7.895 r  L_reg/L_6eee50fb_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.436     8.332    L_reg/L_6eee50fb_remainder0_carry_i_26__1_n_0
    SLICE_X45Y7          LUT6 (Prop_lut6_I4_O)        0.326     8.658 f  L_reg/L_6eee50fb_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.007     9.664    L_reg/L_6eee50fb_remainder0_carry_i_13__1_n_0
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.152     9.816 f  L_reg/L_6eee50fb_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.485    L_reg/L_6eee50fb_remainder0_carry_i_19__1_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I3_O)        0.360    10.845 r  L_reg/L_6eee50fb_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.830    11.675    L_reg/L_6eee50fb_remainder0_carry_i_10__1_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.001 r  L_reg/L_6eee50fb_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.001    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.551 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.551    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.773 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.336    14.108    L_reg/L_6eee50fb_remainder0_3[4]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.325    14.433 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.701    15.134    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.328    15.462 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.850    16.312    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X42Y4          LUT5 (Prop_lut5_I3_O)        0.146    16.458 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.292    17.750    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I4_O)        0.354    18.104 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.791    18.896    L_reg/i__carry_i_19__3_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I0_O)        0.352    19.248 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.759    20.007    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.333 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.686    21.018    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.525 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.525    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.639 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.639    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.878 f  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.975    22.853    L_reg/L_6eee50fb_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X41Y4          LUT5 (Prop_lut5_I1_O)        0.302    23.155 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.589    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.713 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.334    25.046    L_reg/i__carry_i_14__1_0
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.124    25.170 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.701    25.871    L_reg/i__carry_i_25__3_n_0
    SLICE_X42Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.995 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.948    26.943    L_reg/i__carry_i_20__3_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I2_O)        0.124    27.067 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.978    28.045    L_reg/i__carry_i_13__3_n_0
    SLICE_X42Y0          LUT3 (Prop_lut3_I1_O)        0.150    28.195 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.086    29.281    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y0          LUT5 (Prop_lut5_I0_O)        0.348    29.629 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.629    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.179 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.179    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.293 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.293    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.407 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.407    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.629 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    31.457    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y2          LUT6 (Prop_lut6_I5_O)        0.299    31.756 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.420    32.176    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.300 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.972    33.272    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I1_O)        0.124    33.396 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.421    33.817    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.941 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.831    34.772    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y2          LUT4 (Prop_lut4_I3_O)        0.124    34.896 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.959    39.855    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    43.410 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    43.410    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.079ns  (logic 12.074ns (31.707%)  route 26.006ns (68.293%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.478     5.629 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.939     7.568    L_reg/M_sm_timer[8]
    SLICE_X45Y7          LUT2 (Prop_lut2_I0_O)        0.327     7.895 r  L_reg/L_6eee50fb_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.436     8.332    L_reg/L_6eee50fb_remainder0_carry_i_26__1_n_0
    SLICE_X45Y7          LUT6 (Prop_lut6_I4_O)        0.326     8.658 f  L_reg/L_6eee50fb_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.007     9.664    L_reg/L_6eee50fb_remainder0_carry_i_13__1_n_0
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.152     9.816 f  L_reg/L_6eee50fb_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.485    L_reg/L_6eee50fb_remainder0_carry_i_19__1_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I3_O)        0.360    10.845 r  L_reg/L_6eee50fb_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.830    11.675    L_reg/L_6eee50fb_remainder0_carry_i_10__1_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.001 r  L_reg/L_6eee50fb_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.001    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.551 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.551    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.773 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.336    14.108    L_reg/L_6eee50fb_remainder0_3[4]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.325    14.433 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.701    15.134    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.328    15.462 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.850    16.312    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X42Y4          LUT5 (Prop_lut5_I3_O)        0.146    16.458 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.292    17.750    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I4_O)        0.354    18.104 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.791    18.896    L_reg/i__carry_i_19__3_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I0_O)        0.352    19.248 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.759    20.007    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.333 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.686    21.018    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.525 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.525    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.639 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.639    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.878 f  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.975    22.853    L_reg/L_6eee50fb_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X41Y4          LUT5 (Prop_lut5_I1_O)        0.302    23.155 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.589    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.713 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.334    25.046    L_reg/i__carry_i_14__1_0
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.124    25.170 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.701    25.871    L_reg/i__carry_i_25__3_n_0
    SLICE_X42Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.995 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.948    26.943    L_reg/i__carry_i_20__3_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I2_O)        0.124    27.067 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.978    28.045    L_reg/i__carry_i_13__3_n_0
    SLICE_X42Y0          LUT3 (Prop_lut3_I1_O)        0.150    28.195 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.086    29.281    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y0          LUT5 (Prop_lut5_I0_O)        0.348    29.629 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.629    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.179 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.179    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.293 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.293    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.407 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.407    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.629 f  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    31.457    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y2          LUT6 (Prop_lut6_I5_O)        0.299    31.756 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.420    32.176    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.300 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.965    33.264    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I1_O)        0.124    33.388 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.819    34.207    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I3_O)        0.124    34.331 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.830    35.162    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y2          LUT4 (Prop_lut4_I3_O)        0.124    35.286 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.395    39.680    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    43.231 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    43.231    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.045ns  (logic 12.076ns (31.742%)  route 25.969ns (68.258%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.478     5.629 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.939     7.568    L_reg/M_sm_timer[8]
    SLICE_X45Y7          LUT2 (Prop_lut2_I0_O)        0.327     7.895 r  L_reg/L_6eee50fb_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.436     8.332    L_reg/L_6eee50fb_remainder0_carry_i_26__1_n_0
    SLICE_X45Y7          LUT6 (Prop_lut6_I4_O)        0.326     8.658 f  L_reg/L_6eee50fb_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.007     9.664    L_reg/L_6eee50fb_remainder0_carry_i_13__1_n_0
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.152     9.816 f  L_reg/L_6eee50fb_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.485    L_reg/L_6eee50fb_remainder0_carry_i_19__1_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I3_O)        0.360    10.845 r  L_reg/L_6eee50fb_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.830    11.675    L_reg/L_6eee50fb_remainder0_carry_i_10__1_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.001 r  L_reg/L_6eee50fb_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.001    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.551 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.551    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.773 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.336    14.108    L_reg/L_6eee50fb_remainder0_3[4]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.325    14.433 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.701    15.134    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.328    15.462 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.850    16.312    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X42Y4          LUT5 (Prop_lut5_I3_O)        0.146    16.458 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.292    17.750    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I4_O)        0.354    18.104 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.791    18.896    L_reg/i__carry_i_19__3_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I0_O)        0.352    19.248 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.759    20.007    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.333 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.686    21.018    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.525 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.525    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.639 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.639    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.878 f  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.975    22.853    L_reg/L_6eee50fb_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X41Y4          LUT5 (Prop_lut5_I1_O)        0.302    23.155 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.589    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.713 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.334    25.046    L_reg/i__carry_i_14__1_0
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.124    25.170 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.701    25.871    L_reg/i__carry_i_25__3_n_0
    SLICE_X42Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.995 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.948    26.943    L_reg/i__carry_i_20__3_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I2_O)        0.124    27.067 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.978    28.045    L_reg/i__carry_i_13__3_n_0
    SLICE_X42Y0          LUT3 (Prop_lut3_I1_O)        0.150    28.195 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.086    29.281    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y0          LUT5 (Prop_lut5_I0_O)        0.348    29.629 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.629    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.179 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.179    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.293 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.293    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.407 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.407    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.629 f  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    31.457    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y2          LUT6 (Prop_lut6_I5_O)        0.299    31.756 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.420    32.176    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.300 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.972    33.272    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I1_O)        0.124    33.396 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.421    33.817    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.941 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.850    34.791    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y2          LUT3 (Prop_lut3_I2_O)        0.124    34.915 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.729    39.643    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    43.197 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.197    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.411ns  (logic 12.306ns (32.895%)  route 25.104ns (67.105%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.478     5.629 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.939     7.568    L_reg/M_sm_timer[8]
    SLICE_X45Y7          LUT2 (Prop_lut2_I0_O)        0.327     7.895 r  L_reg/L_6eee50fb_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.436     8.332    L_reg/L_6eee50fb_remainder0_carry_i_26__1_n_0
    SLICE_X45Y7          LUT6 (Prop_lut6_I4_O)        0.326     8.658 f  L_reg/L_6eee50fb_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.007     9.664    L_reg/L_6eee50fb_remainder0_carry_i_13__1_n_0
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.152     9.816 f  L_reg/L_6eee50fb_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.485    L_reg/L_6eee50fb_remainder0_carry_i_19__1_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I3_O)        0.360    10.845 r  L_reg/L_6eee50fb_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.830    11.675    L_reg/L_6eee50fb_remainder0_carry_i_10__1_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.001 r  L_reg/L_6eee50fb_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.001    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.551 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.551    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.773 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.336    14.108    L_reg/L_6eee50fb_remainder0_3[4]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.325    14.433 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.701    15.134    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.328    15.462 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.850    16.312    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X42Y4          LUT5 (Prop_lut5_I3_O)        0.146    16.458 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.292    17.750    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I4_O)        0.354    18.104 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.791    18.896    L_reg/i__carry_i_19__3_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I0_O)        0.352    19.248 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.759    20.007    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.333 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.686    21.018    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.525 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.525    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.639 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.639    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.878 f  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.975    22.853    L_reg/L_6eee50fb_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X41Y4          LUT5 (Prop_lut5_I1_O)        0.302    23.155 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.589    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.713 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.334    25.046    L_reg/i__carry_i_14__1_0
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.124    25.170 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.701    25.871    L_reg/i__carry_i_25__3_n_0
    SLICE_X42Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.995 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.948    26.943    L_reg/i__carry_i_20__3_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I2_O)        0.124    27.067 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.978    28.045    L_reg/i__carry_i_13__3_n_0
    SLICE_X42Y0          LUT3 (Prop_lut3_I1_O)        0.150    28.195 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.086    29.281    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y0          LUT5 (Prop_lut5_I0_O)        0.348    29.629 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.629    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.179 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.179    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.293 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.293    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.407 r  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.407    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.629 f  timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    31.457    timerseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y2          LUT6 (Prop_lut6_I5_O)        0.299    31.756 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.420    32.176    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.300 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.972    33.272    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I1_O)        0.124    33.396 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.421    33.817    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.941 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.831    34.772    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y2          LUT4 (Prop_lut4_I3_O)        0.153    34.925 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.883    38.808    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    42.562 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.562    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.202ns  (logic 11.818ns (33.571%)  route 23.384ns (66.429%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X50Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.478     5.630 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          1.655     7.285    L_reg/M_sm_pac[4]
    SLICE_X52Y5          LUT2 (Prop_lut2_I1_O)        0.317     7.602 f  L_reg/L_6eee50fb_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.596     8.198    L_reg/L_6eee50fb_remainder0_carry_i_25_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I4_O)        0.328     8.526 f  L_reg/L_6eee50fb_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.203     9.729    L_reg/L_6eee50fb_remainder0_carry_i_12_n_0
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.146     9.875 f  L_reg/L_6eee50fb_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.478    10.354    L_reg/L_6eee50fb_remainder0_carry_i_20_n_0
    SLICE_X50Y7          LUT5 (Prop_lut5_I4_O)        0.328    10.682 r  L_reg/L_6eee50fb_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.986    11.668    L_reg/L_6eee50fb_remainder0_carry_i_10_n_0
    SLICE_X51Y6          LUT4 (Prop_lut4_I1_O)        0.124    11.792 r  L_reg/L_6eee50fb_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.792    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.432 r  aseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry/O[3]
                         net (fo=1, routed)           0.862    13.294    L_reg/L_6eee50fb_remainder0[3]
    SLICE_X50Y6          LUT4 (Prop_lut4_I1_O)        0.306    13.600 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=12, routed)          1.532    15.132    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.124    15.256 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.801    16.057    L_reg/i__carry__1_i_15_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I3_O)        0.146    16.203 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.882    17.084    L_reg/i__carry__1_i_9_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.354    17.438 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.685    18.124    L_reg/i__carry_i_19_n_0
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.354    18.478 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.603    19.081    L_reg/i__carry_i_11_n_0
    SLICE_X53Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.407 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.379    19.786    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.306 r  aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.306    aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.423    aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.662 r  aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.994    21.656    L_reg/L_6eee50fb_remainder0_inferred__1/i__carry__2[2]
    SLICE_X55Y3          LUT5 (Prop_lut5_I1_O)        0.301    21.957 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.391    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X55Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.515 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.693    23.208    aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y2          LUT2 (Prop_lut2_I0_O)        0.124    23.332 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.715    24.047    L_reg/i__carry_i_13_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I0_O)        0.150    24.197 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.659    24.856    L_reg/i__carry_i_23_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I0_O)        0.328    25.184 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.616    25.800    L_reg/i__carry_i_13_n_0
    SLICE_X55Y1          LUT3 (Prop_lut3_I1_O)        0.153    25.953 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    26.491    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.327    26.818 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.818    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.351 r  aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.351    aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.468 r  aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.468    aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.687 r  aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    28.547    aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.295    28.842 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.580    29.422    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I1_O)        0.124    29.546 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.975    30.521    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X55Y5          LUT3 (Prop_lut3_I1_O)        0.124    30.645 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.950    31.595    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I4_O)        0.124    31.719 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.843    32.561    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X55Y5          LUT4 (Prop_lut4_I1_O)        0.150    32.711 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.865    36.576    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.354 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.354    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.589ns  (logic 11.795ns (34.100%)  route 22.794ns (65.900%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X50Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.478     5.630 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          1.655     7.285    L_reg/M_sm_pac[4]
    SLICE_X52Y5          LUT2 (Prop_lut2_I1_O)        0.317     7.602 f  L_reg/L_6eee50fb_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.596     8.198    L_reg/L_6eee50fb_remainder0_carry_i_25_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I4_O)        0.328     8.526 f  L_reg/L_6eee50fb_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.203     9.729    L_reg/L_6eee50fb_remainder0_carry_i_12_n_0
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.146     9.875 f  L_reg/L_6eee50fb_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.478    10.354    L_reg/L_6eee50fb_remainder0_carry_i_20_n_0
    SLICE_X50Y7          LUT5 (Prop_lut5_I4_O)        0.328    10.682 r  L_reg/L_6eee50fb_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.986    11.668    L_reg/L_6eee50fb_remainder0_carry_i_10_n_0
    SLICE_X51Y6          LUT4 (Prop_lut4_I1_O)        0.124    11.792 r  L_reg/L_6eee50fb_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.792    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.432 r  aseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry/O[3]
                         net (fo=1, routed)           0.862    13.294    L_reg/L_6eee50fb_remainder0[3]
    SLICE_X50Y6          LUT4 (Prop_lut4_I1_O)        0.306    13.600 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=12, routed)          1.532    15.132    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.124    15.256 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.801    16.057    L_reg/i__carry__1_i_15_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I3_O)        0.146    16.203 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.882    17.084    L_reg/i__carry__1_i_9_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.354    17.438 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.685    18.124    L_reg/i__carry_i_19_n_0
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.354    18.478 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.603    19.081    L_reg/i__carry_i_11_n_0
    SLICE_X53Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.407 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.379    19.786    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.306 r  aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.306    aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.423    aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.662 r  aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.994    21.656    L_reg/L_6eee50fb_remainder0_inferred__1/i__carry__2[2]
    SLICE_X55Y3          LUT5 (Prop_lut5_I1_O)        0.301    21.957 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.391    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X55Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.515 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.693    23.208    aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y2          LUT2 (Prop_lut2_I0_O)        0.124    23.332 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.715    24.047    L_reg/i__carry_i_13_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I0_O)        0.150    24.197 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.659    24.856    L_reg/i__carry_i_23_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I0_O)        0.328    25.184 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.616    25.800    L_reg/i__carry_i_13_n_0
    SLICE_X55Y1          LUT3 (Prop_lut3_I1_O)        0.153    25.953 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    26.491    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.327    26.818 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.818    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.351 r  aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.351    aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.468 r  aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.468    aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.687 r  aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    28.547    aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.295    28.842 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.580    29.422    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I1_O)        0.124    29.546 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.975    30.521    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X55Y5          LUT3 (Prop_lut3_I1_O)        0.124    30.645 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.950    31.595    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I4_O)        0.124    31.719 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.968    32.686    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X56Y5          LUT4 (Prop_lut4_I1_O)        0.152    32.838 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.150    35.989    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.753    39.742 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.742    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.534ns  (logic 11.582ns (33.538%)  route 22.952ns (66.462%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X50Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.478     5.630 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          1.655     7.285    L_reg/M_sm_pac[4]
    SLICE_X52Y5          LUT2 (Prop_lut2_I1_O)        0.317     7.602 f  L_reg/L_6eee50fb_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.596     8.198    L_reg/L_6eee50fb_remainder0_carry_i_25_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I4_O)        0.328     8.526 f  L_reg/L_6eee50fb_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.203     9.729    L_reg/L_6eee50fb_remainder0_carry_i_12_n_0
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.146     9.875 f  L_reg/L_6eee50fb_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.478    10.354    L_reg/L_6eee50fb_remainder0_carry_i_20_n_0
    SLICE_X50Y7          LUT5 (Prop_lut5_I4_O)        0.328    10.682 r  L_reg/L_6eee50fb_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.986    11.668    L_reg/L_6eee50fb_remainder0_carry_i_10_n_0
    SLICE_X51Y6          LUT4 (Prop_lut4_I1_O)        0.124    11.792 r  L_reg/L_6eee50fb_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.792    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.432 r  aseg_driver/decimal_renderer/L_6eee50fb_remainder0_carry/O[3]
                         net (fo=1, routed)           0.862    13.294    L_reg/L_6eee50fb_remainder0[3]
    SLICE_X50Y6          LUT4 (Prop_lut4_I1_O)        0.306    13.600 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=12, routed)          1.532    15.132    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.124    15.256 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.801    16.057    L_reg/i__carry__1_i_15_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I3_O)        0.146    16.203 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.882    17.084    L_reg/i__carry__1_i_9_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.354    17.438 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.685    18.124    L_reg/i__carry_i_19_n_0
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.354    18.478 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.603    19.081    L_reg/i__carry_i_11_n_0
    SLICE_X53Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.407 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.379    19.786    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.306 r  aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.306    aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.423    aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.662 r  aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.994    21.656    L_reg/L_6eee50fb_remainder0_inferred__1/i__carry__2[2]
    SLICE_X55Y3          LUT5 (Prop_lut5_I1_O)        0.301    21.957 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.391    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X55Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.515 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.693    23.208    aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y2          LUT2 (Prop_lut2_I0_O)        0.124    23.332 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.715    24.047    L_reg/i__carry_i_13_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I0_O)        0.150    24.197 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.659    24.856    L_reg/i__carry_i_23_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I0_O)        0.328    25.184 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.616    25.800    L_reg/i__carry_i_13_n_0
    SLICE_X55Y1          LUT3 (Prop_lut3_I1_O)        0.153    25.953 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    26.491    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.327    26.818 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.818    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.351 r  aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.351    aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.468 r  aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.468    aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.687 r  aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    28.547    aseg_driver/decimal_renderer/L_6eee50fb_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.295    28.842 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.580    29.422    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I1_O)        0.124    29.546 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.975    30.521    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X55Y5          LUT3 (Prop_lut3_I1_O)        0.124    30.645 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.950    31.595    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I4_O)        0.124    31.719 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.843    32.561    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X55Y5          LUT4 (Prop_lut4_I2_O)        0.124    32.685 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.433    36.118    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    39.687 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.687    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.407ns (63.620%)  route 0.805ns (36.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X37Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.805     2.448    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.715 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.715    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.430ns (63.762%)  route 0.813ns (36.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.813     2.479    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.746 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.746    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.443ns (63.889%)  route 0.816ns (36.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X38Y11         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.816     2.484    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.763 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.763    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.432ns (62.110%)  route 0.874ns (37.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X38Y11         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.874     2.543    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.811 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.811    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.431ns (61.452%)  route 0.898ns (38.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X38Y11         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.898     2.566    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.833 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.833    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.383ns (57.192%)  route 1.035ns (42.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.589     1.533    display/clk_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           1.035     2.709    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.951 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.951    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.360ns (55.047%)  route 1.111ns (44.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=6, routed)           1.111     2.758    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.977 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.977    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.396ns (56.072%)  route 1.094ns (43.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.588     1.532    display/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=10, routed)          1.094     2.789    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     4.021 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     4.021    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.373ns (54.195%)  route 1.160ns (45.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X46Y17         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.160     2.826    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     4.034 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.034    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.522ns  (logic 1.548ns (61.383%)  route 0.974ns (38.617%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.592     1.536    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.215     1.892    L_reg/M_ctr_value_0[1]
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.045     1.937 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.162     2.099    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X63Y10         LUT4 (Prop_lut4_I2_O)        0.049     2.148 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.597     2.745    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         1.313     4.058 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.058    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.062ns  (logic 1.643ns (32.453%)  route 3.419ns (67.547%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.280     3.799    reset_cond/butt_reset_IBUF
    SLICE_X44Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.923 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.140     5.062    reset_cond/M_reset_cond_in
    SLICE_X46Y30         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.437     4.842    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y30         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.062ns  (logic 1.643ns (32.453%)  route 3.419ns (67.547%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.280     3.799    reset_cond/butt_reset_IBUF
    SLICE_X44Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.923 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.140     5.062    reset_cond/M_reset_cond_in
    SLICE_X46Y30         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.437     4.842    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y30         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.822ns  (logic 1.474ns (30.563%)  route 3.348ns (69.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           3.348     4.822    butt_cond/sync/D[0]
    SLICE_X49Y39         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.449     4.854    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.690ns  (logic 1.643ns (35.026%)  route 3.048ns (64.974%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.280     3.799    reset_cond/butt_reset_IBUF
    SLICE_X44Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.923 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.768     4.690    reset_cond/M_reset_cond_in
    SLICE_X46Y20         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.437     4.842    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y20         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.604ns  (logic 1.643ns (35.682%)  route 2.961ns (64.318%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.280     3.799    reset_cond/butt_reset_IBUF
    SLICE_X44Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.923 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.682     4.604    reset_cond/M_reset_cond_in
    SLICE_X46Y24         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.431     4.836    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y24         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1814095750[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.342ns  (logic 1.653ns (38.072%)  route 2.689ns (61.928%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.689     4.218    forLoop_idx_0_1814095750[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.342 r  forLoop_idx_0_1814095750[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.342    forLoop_idx_0_1814095750[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X34Y31         FDRE                                         r  forLoop_idx_0_1814095750[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.434     4.839    forLoop_idx_0_1814095750[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  forLoop_idx_0_1814095750[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1156651907[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.214ns  (logic 1.640ns (38.921%)  route 2.574ns (61.079%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.574     4.090    forLoop_idx_0_1156651907[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.214 r  forLoop_idx_0_1156651907[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.214    forLoop_idx_0_1156651907[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X36Y36         FDRE                                         r  forLoop_idx_0_1156651907[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.440     4.845    forLoop_idx_0_1156651907[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  forLoop_idx_0_1156651907[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.207ns  (logic 1.639ns (38.950%)  route 2.568ns (61.050%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.568     4.083    forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.207 r  forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.207    forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X37Y34         FDRE                                         r  forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.439     4.844    forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1814095750[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.045ns  (logic 1.658ns (41.002%)  route 2.386ns (58.998%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.386     3.921    forLoop_idx_0_1814095750[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.045 r  forLoop_idx_0_1814095750[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.045    forLoop_idx_0_1814095750[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X32Y31         FDRE                                         r  forLoop_idx_0_1814095750[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.435     4.840    forLoop_idx_0_1814095750[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  forLoop_idx_0_1814095750[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1814095750[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.034ns  (logic 1.624ns (40.260%)  route 2.410ns (59.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.410     3.910    forLoop_idx_0_1814095750[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  forLoop_idx_0_1814095750[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.034    forLoop_idx_0_1814095750[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X34Y31         FDRE                                         r  forLoop_idx_0_1814095750[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.434     4.839    forLoop_idx_0_1814095750[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  forLoop_idx_0_1814095750[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.330ns (25.280%)  route 0.975ns (74.720%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.975     1.260    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X29Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.305 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.305    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X29Y13         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.828     2.018    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1814095750[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.319ns (24.329%)  route 0.992ns (75.671%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.992     1.266    forLoop_idx_0_1814095750[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.311 r  forLoop_idx_0_1814095750[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.311    forLoop_idx_0_1814095750[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y30         FDRE                                         r  forLoop_idx_0_1814095750[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.823     2.013    forLoop_idx_0_1814095750[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y30         FDRE                                         r  forLoop_idx_0_1814095750[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1814095750[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.393ns  (logic 0.313ns (22.460%)  route 1.080ns (77.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.080     1.348    forLoop_idx_0_1814095750[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.393 r  forLoop_idx_0_1814095750[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.393    forLoop_idx_0_1814095750[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X34Y31         FDRE                                         r  forLoop_idx_0_1814095750[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.822     2.012    forLoop_idx_0_1814095750[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  forLoop_idx_0_1814095750[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1814095750[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.413ns  (logic 0.347ns (24.536%)  route 1.066ns (75.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.066     1.368    forLoop_idx_0_1814095750[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.413 r  forLoop_idx_0_1814095750[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.413    forLoop_idx_0_1814095750[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X32Y31         FDRE                                         r  forLoop_idx_0_1814095750[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.823     2.013    forLoop_idx_0_1814095750[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  forLoop_idx_0_1814095750[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.327ns (22.078%)  route 1.154ns (77.922%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.154     1.436    forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.481 r  forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.481    forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X37Y34         FDRE                                         r  forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.826     2.016    forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  forLoop_idx_0_1156651907[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1156651907[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.497ns  (logic 0.329ns (21.944%)  route 1.169ns (78.056%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.169     1.452    forLoop_idx_0_1156651907[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.497 r  forLoop_idx_0_1156651907[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.497    forLoop_idx_0_1156651907[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X36Y36         FDRE                                         r  forLoop_idx_0_1156651907[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.827     2.017    forLoop_idx_0_1156651907[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  forLoop_idx_0_1156651907[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1814095750[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.341ns (22.530%)  route 1.174ns (77.470%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.174     1.470    forLoop_idx_0_1814095750[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.515 r  forLoop_idx_0_1814095750[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.515    forLoop_idx_0_1814095750[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X34Y31         FDRE                                         r  forLoop_idx_0_1814095750[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.822     2.012    forLoop_idx_0_1814095750[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  forLoop_idx_0_1814095750[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.331ns (20.987%)  route 1.247ns (79.013%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.007     1.293    reset_cond/butt_reset_IBUF
    SLICE_X44Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.338 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.241     1.579    reset_cond/M_reset_cond_in
    SLICE_X46Y24         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.818     2.008    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y24         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.331ns (20.403%)  route 1.293ns (79.597%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.007     1.293    reset_cond/butt_reset_IBUF
    SLICE_X44Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.338 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.286     1.624    reset_cond/M_reset_cond_in
    SLICE_X46Y20         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.823     2.013    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y20         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.242ns (14.419%)  route 1.434ns (85.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.434     1.676    butt_cond/sync/D[0]
    SLICE_X49Y39         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.834     2.024    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C





