Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Mon Apr  8 18:29:51 2019
| Host         : elsa running 64-bit Antergos Linux
| Command      : report_timing_summary -max_paths 10 -file block_diagram_wrapper_timing_summary_routed.rpt -pb block_diagram_wrapper_timing_summary_routed.pb -rpx block_diagram_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : block_diagram_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.944        0.000                      0                 8098        0.043        0.000                      0                 8098        8.750        0.000                       0                  1922  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.944        0.000                      0                 8098        0.043        0.000                      0                 8098        8.750        0.000                       0                  1922  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.323ns  (logic 7.878ns (55.001%)  route 6.445ns (44.999%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        1.639     2.933    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X47Y69         FDRE                                         r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/Q
                         net (fo=520, routed)         2.440     5.829    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11/ADDRA1
    SLICE_X36Y86         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     5.953 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11/RAMA/O
                         net (fo=1, routed)           0.962     6.915    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_173/O
                         net (fo=1, routed)           0.000     7.039    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_173_n_0
    SLICE_X41Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     7.251 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_72/O
                         net (fo=1, routed)           0.000     7.251    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_72_n_0
    SLICE_X41Y84         MUXF8 (Prop_muxf8_I1_O)      0.094     7.345 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_21/O
                         net (fo=4, routed)           1.329     8.674    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_0_in[11]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.228    12.902 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.056    12.958    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__0_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.476 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__1/P[0]
                         net (fo=2, routed)           0.913    15.389    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__1_n_105
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124    15.513 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_22/O
                         net (fo=1, routed)           0.000    15.513    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_22_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.063 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.063    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_6_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.177 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.177    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_5_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.511 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_4/O[1]
                         net (fo=1, routed)           0.745    17.256    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__2[25]
    RAMB36_X2Y16         RAMB36E1                                     r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        1.514    22.693    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    RAMB36_X2Y16         RAMB36E1                                     r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/CLKARDCLK
                         clock pessimism              0.229    22.922    
                         clock uncertainty           -0.302    22.620    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[25])
                                                     -0.420    22.200    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg
  -------------------------------------------------------------------
                         required time                         22.200    
                         arrival time                         -17.256    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.315ns  (logic 7.971ns (55.682%)  route 6.344ns (44.318%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        1.639     2.933    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X47Y69         FDRE                                         r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/Q
                         net (fo=520, routed)         2.440     5.829    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11/ADDRA1
    SLICE_X36Y86         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     5.953 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11/RAMA/O
                         net (fo=1, routed)           0.962     6.915    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_173/O
                         net (fo=1, routed)           0.000     7.039    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_173_n_0
    SLICE_X41Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     7.251 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_72/O
                         net (fo=1, routed)           0.000     7.251    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_72_n_0
    SLICE_X41Y84         MUXF8 (Prop_muxf8_I1_O)      0.094     7.345 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_21/O
                         net (fo=4, routed)           1.329     8.674    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_0_in[11]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.228    12.902 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.056    12.958    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__0_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.476 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__1/P[0]
                         net (fo=2, routed)           0.913    15.389    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__1_n_105
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124    15.513 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_22/O
                         net (fo=1, routed)           0.000    15.513    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_22_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.063 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.063    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_6_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.177 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.177    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_5_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.291 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.291    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.604 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_3/O[3]
                         net (fo=1, routed)           0.644    17.248    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__2[31]
    RAMB36_X2Y16         RAMB36E1                                     r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        1.514    22.693    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    RAMB36_X2Y16         RAMB36E1                                     r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/CLKARDCLK
                         clock pessimism              0.229    22.922    
                         clock uncertainty           -0.302    22.620    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.423    22.197    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg
  -------------------------------------------------------------------
                         required time                         22.197    
                         arrival time                         -17.248    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.219ns  (logic 7.857ns (55.259%)  route 6.362ns (44.741%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        1.639     2.933    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X47Y69         FDRE                                         r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/Q
                         net (fo=520, routed)         2.440     5.829    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11/ADDRA1
    SLICE_X36Y86         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     5.953 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11/RAMA/O
                         net (fo=1, routed)           0.962     6.915    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_173/O
                         net (fo=1, routed)           0.000     7.039    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_173_n_0
    SLICE_X41Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     7.251 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_72/O
                         net (fo=1, routed)           0.000     7.251    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_72_n_0
    SLICE_X41Y84         MUXF8 (Prop_muxf8_I1_O)      0.094     7.345 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_21/O
                         net (fo=4, routed)           1.329     8.674    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_0_in[11]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.228    12.902 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.056    12.958    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__0_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.476 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__1/P[0]
                         net (fo=2, routed)           0.913    15.389    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__1_n_105
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124    15.513 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_22/O
                         net (fo=1, routed)           0.000    15.513    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_22_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.063 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.063    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_6_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.177 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.177    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_5_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.490 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_4/O[3]
                         net (fo=1, routed)           0.661    17.152    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__2[27]
    RAMB36_X2Y16         RAMB36E1                                     r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        1.514    22.693    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    RAMB36_X2Y16         RAMB36E1                                     r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/CLKARDCLK
                         clock pessimism              0.229    22.922    
                         clock uncertainty           -0.302    22.620    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[27])
                                                     -0.423    22.197    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg
  -------------------------------------------------------------------
                         required time                         22.197    
                         arrival time                         -17.152    
  -------------------------------------------------------------------
                         slack                                  5.046    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.212ns  (logic 7.992ns (56.232%)  route 6.220ns (43.768%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        1.639     2.933    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X47Y69         FDRE                                         r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/Q
                         net (fo=520, routed)         2.440     5.829    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11/ADDRA1
    SLICE_X36Y86         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     5.953 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11/RAMA/O
                         net (fo=1, routed)           0.962     6.915    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_173/O
                         net (fo=1, routed)           0.000     7.039    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_173_n_0
    SLICE_X41Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     7.251 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_72/O
                         net (fo=1, routed)           0.000     7.251    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_72_n_0
    SLICE_X41Y84         MUXF8 (Prop_muxf8_I1_O)      0.094     7.345 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_21/O
                         net (fo=4, routed)           1.329     8.674    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_0_in[11]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.228    12.902 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.056    12.958    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__0_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.476 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__1/P[0]
                         net (fo=2, routed)           0.913    15.389    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__1_n_105
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124    15.513 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_22/O
                         net (fo=1, routed)           0.000    15.513    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_22_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.063 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.063    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_6_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.177 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.177    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_5_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.291 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.291    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.625 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_3/O[1]
                         net (fo=1, routed)           0.520    17.145    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__2[29]
    RAMB36_X2Y16         RAMB36E1                                     r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        1.514    22.693    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    RAMB36_X2Y16         RAMB36E1                                     r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/CLKARDCLK
                         clock pessimism              0.229    22.922    
                         clock uncertainty           -0.302    22.620    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[29])
                                                     -0.420    22.200    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg
  -------------------------------------------------------------------
                         required time                         22.200    
                         arrival time                         -17.145    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.201ns  (logic 7.897ns (55.609%)  route 6.304ns (44.391%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        1.639     2.933    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X47Y69         FDRE                                         r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/Q
                         net (fo=520, routed)         2.440     5.829    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11/ADDRA1
    SLICE_X36Y86         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     5.953 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11/RAMA/O
                         net (fo=1, routed)           0.962     6.915    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_173/O
                         net (fo=1, routed)           0.000     7.039    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_173_n_0
    SLICE_X41Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     7.251 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_72/O
                         net (fo=1, routed)           0.000     7.251    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_72_n_0
    SLICE_X41Y84         MUXF8 (Prop_muxf8_I1_O)      0.094     7.345 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_21/O
                         net (fo=4, routed)           1.329     8.674    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_0_in[11]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.228    12.902 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.056    12.958    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__0_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.476 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__1/P[0]
                         net (fo=2, routed)           0.913    15.389    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__1_n_105
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124    15.513 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_22/O
                         net (fo=1, routed)           0.000    15.513    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_22_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.063 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.063    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_6_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.177 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.177    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_5_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.291 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.291    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.530 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_3/O[2]
                         net (fo=1, routed)           0.604    17.134    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__2[30]
    RAMB36_X2Y16         RAMB36E1                                     r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        1.514    22.693    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    RAMB36_X2Y16         RAMB36E1                                     r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/CLKARDCLK
                         clock pessimism              0.229    22.922    
                         clock uncertainty           -0.302    22.620    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.419    22.201    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                         -17.134    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.125ns  (logic 7.764ns (54.965%)  route 6.361ns (45.035%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        1.639     2.933    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X47Y69         FDRE                                         r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/Q
                         net (fo=520, routed)         2.440     5.829    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11/ADDRA1
    SLICE_X36Y86         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     5.953 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11/RAMA/O
                         net (fo=1, routed)           0.962     6.915    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_173/O
                         net (fo=1, routed)           0.000     7.039    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_173_n_0
    SLICE_X41Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     7.251 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_72/O
                         net (fo=1, routed)           0.000     7.251    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_72_n_0
    SLICE_X41Y84         MUXF8 (Prop_muxf8_I1_O)      0.094     7.345 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_21/O
                         net (fo=4, routed)           1.329     8.674    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_0_in[11]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.228    12.902 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.056    12.958    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__0_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.476 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__1/P[0]
                         net (fo=2, routed)           0.913    15.389    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__1_n_105
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124    15.513 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_22/O
                         net (fo=1, routed)           0.000    15.513    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_22_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.063 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.063    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_6_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.397 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_5/O[1]
                         net (fo=1, routed)           0.661    17.058    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__2[21]
    RAMB36_X2Y16         RAMB36E1                                     r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        1.514    22.693    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    RAMB36_X2Y16         RAMB36E1                                     r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/CLKARDCLK
                         clock pessimism              0.229    22.922    
                         clock uncertainty           -0.302    22.620    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[21])
                                                     -0.420    22.200    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg
  -------------------------------------------------------------------
                         required time                         22.200    
                         arrival time                         -17.058    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.118ns  (logic 7.783ns (55.128%)  route 6.335ns (44.872%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        1.639     2.933    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X47Y69         FDRE                                         r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/Q
                         net (fo=520, routed)         2.440     5.829    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11/ADDRA1
    SLICE_X36Y86         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     5.953 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11/RAMA/O
                         net (fo=1, routed)           0.962     6.915    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_173/O
                         net (fo=1, routed)           0.000     7.039    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_173_n_0
    SLICE_X41Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     7.251 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_72/O
                         net (fo=1, routed)           0.000     7.251    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_72_n_0
    SLICE_X41Y84         MUXF8 (Prop_muxf8_I1_O)      0.094     7.345 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_21/O
                         net (fo=4, routed)           1.329     8.674    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_0_in[11]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.228    12.902 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.056    12.958    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__0_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.476 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__1/P[0]
                         net (fo=2, routed)           0.913    15.389    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__1_n_105
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124    15.513 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_22/O
                         net (fo=1, routed)           0.000    15.513    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_22_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.063 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.063    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_6_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.177 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.177    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_5_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.416 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_4/O[2]
                         net (fo=1, routed)           0.635    17.051    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__2[26]
    RAMB36_X2Y16         RAMB36E1                                     r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        1.514    22.693    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    RAMB36_X2Y16         RAMB36E1                                     r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/CLKARDCLK
                         clock pessimism              0.229    22.922    
                         clock uncertainty           -0.302    22.620    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[26])
                                                     -0.419    22.201    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                         -17.051    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.117ns  (logic 7.766ns (55.010%)  route 6.351ns (44.990%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        1.639     2.933    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X47Y69         FDRE                                         r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/Q
                         net (fo=520, routed)         2.440     5.829    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11/ADDRA1
    SLICE_X36Y86         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     5.953 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11/RAMA/O
                         net (fo=1, routed)           0.962     6.915    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_173/O
                         net (fo=1, routed)           0.000     7.039    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_173_n_0
    SLICE_X41Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     7.251 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_72/O
                         net (fo=1, routed)           0.000     7.251    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_72_n_0
    SLICE_X41Y84         MUXF8 (Prop_muxf8_I1_O)      0.094     7.345 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_21/O
                         net (fo=4, routed)           1.329     8.674    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_0_in[11]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.228    12.902 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.056    12.958    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__0_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.476 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__1/P[0]
                         net (fo=2, routed)           0.913    15.389    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__1_n_105
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124    15.513 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_22/O
                         net (fo=1, routed)           0.000    15.513    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_22_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.063 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.063    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_6_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.177 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.177    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_5_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.399 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_4/O[0]
                         net (fo=1, routed)           0.651    17.050    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__2[24]
    RAMB36_X2Y16         RAMB36E1                                     r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        1.514    22.693    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    RAMB36_X2Y16         RAMB36E1                                     r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/CLKARDCLK
                         clock pessimism              0.229    22.922    
                         clock uncertainty           -0.302    22.620    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[24])
                                                     -0.416    22.204    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg
  -------------------------------------------------------------------
                         required time                         22.204    
                         arrival time                         -17.050    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.160ns  (required time - arrival time)
  Source:                 block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.104ns  (logic 7.743ns (54.900%)  route 6.361ns (45.101%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        1.639     2.933    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X47Y69         FDRE                                         r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/Q
                         net (fo=520, routed)         2.440     5.829    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11/ADDRA1
    SLICE_X36Y86         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     5.953 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11/RAMA/O
                         net (fo=1, routed)           0.962     6.915    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_173/O
                         net (fo=1, routed)           0.000     7.039    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_173_n_0
    SLICE_X41Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     7.251 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_72/O
                         net (fo=1, routed)           0.000     7.251    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_72_n_0
    SLICE_X41Y84         MUXF8 (Prop_muxf8_I1_O)      0.094     7.345 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_21/O
                         net (fo=4, routed)           1.329     8.674    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_0_in[11]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.228    12.902 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.056    12.958    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__0_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.476 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__1/P[0]
                         net (fo=2, routed)           0.913    15.389    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__1_n_105
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124    15.513 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_22/O
                         net (fo=1, routed)           0.000    15.513    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_22_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.063 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.063    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_6_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.376 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_5/O[3]
                         net (fo=1, routed)           0.661    17.037    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__2[23]
    RAMB36_X2Y16         RAMB36E1                                     r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        1.514    22.693    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    RAMB36_X2Y16         RAMB36E1                                     r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/CLKARDCLK
                         clock pessimism              0.229    22.922    
                         clock uncertainty           -0.302    22.620    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[23])
                                                     -0.423    22.197    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg
  -------------------------------------------------------------------
                         required time                         22.197    
                         arrival time                         -17.037    
  -------------------------------------------------------------------
                         slack                                  5.160    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.091ns  (logic 7.880ns (55.922%)  route 6.211ns (44.078%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        1.639     2.933    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X47Y69         FDRE                                         r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]/Q
                         net (fo=520, routed)         2.440     5.829    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11/ADDRA1
    SLICE_X36Y86         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     5.953 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11/RAMA/O
                         net (fo=1, routed)           0.962     6.915    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_9_11_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_173/O
                         net (fo=1, routed)           0.000     7.039    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_173_n_0
    SLICE_X41Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     7.251 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_72/O
                         net (fo=1, routed)           0.000     7.251    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_72_n_0
    SLICE_X41Y84         MUXF8 (Prop_muxf8_I1_O)      0.094     7.345 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in_i_21/O
                         net (fo=4, routed)           1.329     8.674    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_0_in[11]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.228    12.902 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.056    12.958    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__0_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.476 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__1/P[0]
                         net (fo=2, routed)           0.913    15.389    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__1_n_105
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124    15.513 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_22/O
                         net (fo=1, routed)           0.000    15.513    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_22_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.063 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.063    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_6_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.177 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.177    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_5_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.291 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.291    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.513 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg_i_3/O[0]
                         net (fo=1, routed)           0.511    17.024    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/p_1_in__2[28]
    RAMB36_X2Y16         RAMB36E1                                     r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        1.514    22.693    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    RAMB36_X2Y16         RAMB36E1                                     r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/CLKARDCLK
                         clock pessimism              0.229    22.922    
                         clock uncertainty           -0.302    22.620    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                     -0.416    22.204    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg
  -------------------------------------------------------------------
                         required time                         22.204    
                         arrival time                         -17.024    
  -------------------------------------------------------------------
                         slack                                  5.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 block_diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.538%)  route 0.174ns (51.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        0.641     0.977    block_diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y100        FDRE                                         r  block_diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  block_diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.174     1.315    block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X32Y99         SRLC32E                                      r  block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        0.826     1.192    block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y99         SRLC32E                                      r  block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.272    block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 block_diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.121%)  route 0.199ns (54.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        0.641     0.977    block_diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y101        FDRE                                         r  block_diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  block_diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.199     1.340    block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X32Y99         SRLC32E                                      r  block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        0.826     1.192    block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y99         SRLC32E                                      r  block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.274    block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.727%)  route 0.233ns (62.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        0.554     0.890    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X45Y88         FDRE                                         r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_x_reg[2]/Q
                         net (fo=902, routed)         0.233     1.263    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/ADDRD2
    SLICE_X42Y88         RAMD64E                                      r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        0.822     1.188    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/WCLK
    SLICE_X42Y88         RAMD64E                                      r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/RAMA/CLK
                         clock pessimism             -0.264     0.924    
    SLICE_X42Y88         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.178    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.727%)  route 0.233ns (62.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        0.554     0.890    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X45Y88         FDRE                                         r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_x_reg[2]/Q
                         net (fo=902, routed)         0.233     1.263    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/ADDRD2
    SLICE_X42Y88         RAMD64E                                      r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        0.822     1.188    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/WCLK
    SLICE_X42Y88         RAMD64E                                      r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/RAMB/CLK
                         clock pessimism             -0.264     0.924    
    SLICE_X42Y88         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.178    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.727%)  route 0.233ns (62.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        0.554     0.890    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X45Y88         FDRE                                         r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_x_reg[2]/Q
                         net (fo=902, routed)         0.233     1.263    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/ADDRD2
    SLICE_X42Y88         RAMD64E                                      r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        0.822     1.188    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/WCLK
    SLICE_X42Y88         RAMD64E                                      r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/RAMC/CLK
                         clock pessimism             -0.264     0.924    
    SLICE_X42Y88         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.178    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.727%)  route 0.233ns (62.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        0.554     0.890    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X45Y88         FDRE                                         r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_x_reg[2]/Q
                         net (fo=902, routed)         0.233     1.263    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/ADDRD2
    SLICE_X42Y88         RAMD64E                                      r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        0.822     1.188    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/WCLK
    SLICE_X42Y88         RAMD64E                                      r  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/RAMD/CLK
                         clock pessimism             -0.264     0.924    
    SLICE_X42Y88         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.178    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_27_29/RAMD
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.208%)  route 0.164ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        0.573     0.909    block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y87         FDRE                                         r  block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.164     1.214    block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y87         SRL16E                                       r  block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        0.839     1.205    block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y87         SRL16E                                       r  block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.124    block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 block_diagram_i/sw_8bit/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            block_diagram_i/sw_8bit/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].reg1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.011%)  route 0.179ns (48.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        0.638     0.974    block_diagram_i/sw_8bit/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y100        FDRE                                         r  block_diagram_i/sw_8bit/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  block_diagram_i/sw_8bit/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[2]/Q
                         net (fo=1, routed)           0.179     1.294    block_diagram_i/sw_8bit/U0/gpio_core_1/gpio_Data_In[2]
    SLICE_X45Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.339 r  block_diagram_i/sw_8bit/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].reg1[26]_i_1/O
                         net (fo=1, routed)           0.000     1.339    block_diagram_i/sw_8bit/U0/gpio_core_1/Read_Reg_In[2]
    SLICE_X45Y98         FDRE                                         r  block_diagram_i/sw_8bit/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].reg1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        0.825     1.191    block_diagram_i/sw_8bit/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y98         FDRE                                         r  block_diagram_i/sw_8bit/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].reg1_reg[26]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y98         FDRE (Hold_fdre_C_D)         0.091     1.247    block_diagram_i/sw_8bit/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 block_diagram_i/sw_8bit/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            block_diagram_i/sw_8bit/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.122%)  route 0.266ns (58.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        0.553     0.889    block_diagram_i/sw_8bit/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y99         FDRE                                         r  block_diagram_i/sw_8bit/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  block_diagram_i/sw_8bit/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[4]/Q
                         net (fo=1, routed)           0.266     1.296    block_diagram_i/sw_8bit/U0/gpio_core_1/gpio_Data_In[4]
    SLICE_X45Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.341 r  block_diagram_i/sw_8bit/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1[28]_i_1/O
                         net (fo=1, routed)           0.000     1.341    block_diagram_i/sw_8bit/U0/gpio_core_1/Read_Reg_In[4]
    SLICE_X45Y98         FDRE                                         r  block_diagram_i/sw_8bit/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        0.825     1.191    block_diagram_i/sw_8bit/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y98         FDRE                                         r  block_diagram_i/sw_8bit/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1_reg[28]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y98         FDRE (Hold_fdre_C_D)         0.092     1.248    block_diagram_i/sw_8bit/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 block_diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.404%)  route 0.242ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        0.641     0.977    block_diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y100        FDRE                                         r  block_diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  block_diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.242     1.383    block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X30Y99         SRLC32E                                      r  block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_diagram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1922, routed)        0.845     1.211    block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y99         SRLC32E                                      r  block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.285    block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { block_diagram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y16    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memY_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  block_diagram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X43Y97    block_diagram_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y97    block_diagram_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y98    block_diagram_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y98    block_diagram_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y98    block_diagram_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y98    block_diagram_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y98    block_diagram_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y88    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_320_383_30_30/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y88    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_320_383_30_30/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y88    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_320_383_31_31/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y88    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_320_383_31_31/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y91    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_960_1023_27_29/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y91    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_960_1023_27_29/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y91    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_960_1023_27_29/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y91    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_960_1023_27_29/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y88    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_0_63_30_30/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y88    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_0_63_30_30/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y83    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_128_191_9_11/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y83    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_128_191_9_11/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y83    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_128_191_9_11/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y83    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_128_191_9_11/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y82    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_192_255_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y82    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_192_255_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y82    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_192_255_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y82    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_192_255_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y67    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_192_255_21_23/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y67    block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_192_255_21_23/RAMB/CLK



