Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Dec  4 10:03:03 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   ARCH_REG/Mram_buff11_RAMD_D1_O
   ARCH_REG/Mram_buff12_RAMD_D1_O
   ARCH_REG/Mram_buff1_RAMD_D1_O
   ARCH_REG/Mram_buff2_RAMD_D1_O


