<stg><name>sha224Accel_Pipeline_VITIS_LOOP_49_7</name>


<trans_list>

<trans id="32" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln49 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc83

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc83:0 %j_1 = load i4 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc83:1 %icmp_ln49 = icmp_eq  i4 %j_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc83:2 %add_ln49 = add i4 %j_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc83:3 %br_ln49 = br i1 %icmp_ln49, void %for.inc83.split, void %for.end85.exitStub

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="4">
<![CDATA[
for.inc83.split:0 %zext_ln49 = zext i4 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83.split:4 %wordsout_addr = getelementptr i32 %wordsout, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="wordsout_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="3">
<![CDATA[
for.inc83.split:6 %wordsout_load = load i3 %wordsout_addr

]]></Node>
<StgValue><ssdm name="wordsout_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc83.split:8 %store_ln49 = store i4 %add_ln49, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0">
<![CDATA[
for.end85.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc83.split:1 %specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc83.split:2 %speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln49"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc83.split:3 %specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln49"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83.split:5 %interHash_addr = getelementptr i32 %interHash, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="interHash_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="3">
<![CDATA[
for.inc83.split:6 %wordsout_load = load i3 %wordsout_addr

]]></Node>
<StgValue><ssdm name="wordsout_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc83.split:7 %store_ln50 = store i32 %wordsout_load, i3 %interHash_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
for.inc83.split:9 %br_ln49 = br void %for.inc83

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="33" name="wordsout" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="wordsout"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="34" name="interHash" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="interHash"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="36" from="StgValue_35" to="j" fromId="35" toId="5">
</dataflow>
<dataflow id="38" from="StgValue_37" to="store_ln49" fromId="37" toId="6">
</dataflow>
<dataflow id="39" from="j" to="store_ln49" fromId="5" toId="6">
</dataflow>
<dataflow id="40" from="j" to="j_1" fromId="5" toId="8">
</dataflow>
<dataflow id="41" from="j_1" to="icmp_ln49" fromId="8" toId="9">
</dataflow>
<dataflow id="43" from="StgValue_42" to="icmp_ln49" fromId="42" toId="9">
</dataflow>
<dataflow id="44" from="j_1" to="add_ln49" fromId="8" toId="10">
</dataflow>
<dataflow id="46" from="StgValue_45" to="add_ln49" fromId="45" toId="10">
</dataflow>
<dataflow id="47" from="icmp_ln49" to="br_ln49" fromId="9" toId="11">
</dataflow>
<dataflow id="48" from="j_1" to="zext_ln49" fromId="8" toId="12">
</dataflow>
<dataflow id="49" from="wordsout" to="wordsout_addr" fromId="33" toId="13">
</dataflow>
<dataflow id="51" from="StgValue_50" to="wordsout_addr" fromId="50" toId="13">
</dataflow>
<dataflow id="52" from="zext_ln49" to="wordsout_addr" fromId="12" toId="13">
</dataflow>
<dataflow id="53" from="wordsout_addr" to="wordsout_load" fromId="13" toId="14">
</dataflow>
<dataflow id="54" from="add_ln49" to="store_ln49" fromId="10" toId="15">
</dataflow>
<dataflow id="55" from="j" to="store_ln49" fromId="5" toId="15">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecPipeline" to="specpipeline_ln49" fromId="56" toId="16">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specpipeline_ln49" fromId="58" toId="16">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specpipeline_ln49" fromId="60" toId="16">
</dataflow>
<dataflow id="62" from="StgValue_60" to="specpipeline_ln49" fromId="60" toId="16">
</dataflow>
<dataflow id="63" from="StgValue_60" to="specpipeline_ln49" fromId="60" toId="16">
</dataflow>
<dataflow id="65" from="empty" to="specpipeline_ln49" fromId="64" toId="16">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln49" fromId="66" toId="17">
</dataflow>
<dataflow id="69" from="StgValue_68" to="speclooptripcount_ln49" fromId="68" toId="17">
</dataflow>
<dataflow id="70" from="StgValue_68" to="speclooptripcount_ln49" fromId="68" toId="17">
</dataflow>
<dataflow id="71" from="StgValue_68" to="speclooptripcount_ln49" fromId="68" toId="17">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecLoopName" to="specloopname_ln49" fromId="72" toId="18">
</dataflow>
<dataflow id="75" from="empty_7" to="specloopname_ln49" fromId="74" toId="18">
</dataflow>
<dataflow id="76" from="interHash" to="interHash_addr" fromId="34" toId="19">
</dataflow>
<dataflow id="77" from="StgValue_50" to="interHash_addr" fromId="50" toId="19">
</dataflow>
<dataflow id="78" from="zext_ln49" to="interHash_addr" fromId="12" toId="19">
</dataflow>
<dataflow id="79" from="wordsout_addr" to="wordsout_load" fromId="13" toId="20">
</dataflow>
<dataflow id="80" from="wordsout_load" to="store_ln50" fromId="20" toId="21">
</dataflow>
<dataflow id="81" from="interHash_addr" to="store_ln50" fromId="19" toId="21">
</dataflow>
<dataflow id="82" from="icmp_ln49" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
