// Seed: 4281106973
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  output id_2;
  output id_1;
  logic id_5;
  logic id_6 = 1'b0, id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  assign id_1[1] = 1;
  type_7 id_6 (
      .id_0(id_3),
      .id_1(1)
  );
  assign id_2[1] = 1'd0;
endmodule
