
e-board_module.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f218  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000628  0800f3a8  0800f3a8  0001f3a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f9d0  0800f9d0  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800f9d0  0800f9d0  0001f9d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f9d8  0800f9d8  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f9d8  0800f9d8  0001f9d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f9dc  0800f9dc  0001f9dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800f9e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001dec  200001d8  0800fbb8  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001fc4  0800fbb8  00021fc4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   000249f8  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000477d  00000000  00000000  00044c43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f48  00000000  00000000  000493c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000186e  00000000  00000000  0004b308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00005aa6  00000000  00000000  0004cb76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024191  00000000  00000000  0005261c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00115aea  00000000  00000000  000767ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00009c00  00000000  00000000  0018c298  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  00195e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f390 	.word	0x0800f390

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800f390 	.word	0x0800f390

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b09a      	sub	sp, #104	; 0x68
 8000ff4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff6:	f001 f8dd 	bl	80021b4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ffa:	f000 f88b 	bl	8001114 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ffe:	f000 fab7 	bl	8001570 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001002:	f000 fa85 	bl	8001510 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001006:	f000 f9db 	bl	80013c0 <MX_TIM3_Init>
  MX_ADC1_Init();
 800100a:	f000 f8d5 	bl	80011b8 <MX_ADC1_Init>
  MX_I2C1_Init();
 800100e:	f000 f949 	bl	80012a4 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001012:	f000 f987 	bl	8001324 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001016:	f000 fa4b 	bl	80014b0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  // Start the longboard by initializing the motor throttle to 0
  char StartMsg[100];
  sprintf(StartMsg, "\r\nStarting the LongBoard!\r\n");
 800101a:	1d3b      	adds	r3, r7, #4
 800101c:	492d      	ldr	r1, [pc, #180]	; (80010d4 <main+0xe4>)
 800101e:	4618      	mov	r0, r3
 8001020:	f00a fd26 	bl	800ba70 <siprintf>
  HAL_UART_Transmit(&huart2, StartMsg, strlen(StartMsg), 50);
 8001024:	1d3b      	adds	r3, r7, #4
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff f922 	bl	8000270 <strlen>
 800102c:	4603      	mov	r3, r0
 800102e:	b29a      	uxth	r2, r3
 8001030:	1d39      	adds	r1, r7, #4
 8001032:	2332      	movs	r3, #50	; 0x32
 8001034:	4828      	ldr	r0, [pc, #160]	; (80010d8 <main+0xe8>)
 8001036:	f005 fac9 	bl	80065cc <HAL_UART_Transmit>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800103a:	210c      	movs	r1, #12
 800103c:	4827      	ldr	r0, [pc, #156]	; (80010dc <main+0xec>)
 800103e:	f004 f993 	bl	8005368 <HAL_TIM_PWM_Start>
  TIM3->CCR4 =  Min_PWM;
 8001042:	4b27      	ldr	r3, [pc, #156]	; (80010e0 <main+0xf0>)
 8001044:	2250      	movs	r2, #80	; 0x50
 8001046:	641a      	str	r2, [r3, #64]	; 0x40
  HAL_Delay(5000);
 8001048:	f241 3088 	movw	r0, #5000	; 0x1388
 800104c:	f001 f8f2 	bl	8002234 <HAL_Delay>

  sprintf(StartMsg, "\r\nInitialized Throttle!\r\n");
 8001050:	1d3b      	adds	r3, r7, #4
 8001052:	4924      	ldr	r1, [pc, #144]	; (80010e4 <main+0xf4>)
 8001054:	4618      	mov	r0, r3
 8001056:	f00a fd0b 	bl	800ba70 <siprintf>
  HAL_UART_Transmit(&huart2, StartMsg, strlen(StartMsg), 50);
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff f907 	bl	8000270 <strlen>
 8001062:	4603      	mov	r3, r0
 8001064:	b29a      	uxth	r2, r3
 8001066:	1d39      	adds	r1, r7, #4
 8001068:	2332      	movs	r3, #50	; 0x32
 800106a:	481b      	ldr	r0, [pc, #108]	; (80010d8 <main+0xe8>)
 800106c:	f005 faae 	bl	80065cc <HAL_UART_Transmit>
  throttle = Min_Throttle;
 8001070:	4b1d      	ldr	r3, [pc, #116]	; (80010e8 <main+0xf8>)
 8001072:	2200      	movs	r2, #0
 8001074:	601a      	str	r2, [r3, #0]

  Lora_Init();
 8001076:	f000 fae1 	bl	800163c <Lora_Init>
  sprintf(StartMsg, "\r\nInitialized LORA!\r\n");
 800107a:	1d3b      	adds	r3, r7, #4
 800107c:	491b      	ldr	r1, [pc, #108]	; (80010ec <main+0xfc>)
 800107e:	4618      	mov	r0, r3
 8001080:	f00a fcf6 	bl	800ba70 <siprintf>
  HAL_UART_Transmit(&huart2, StartMsg, strlen(StartMsg), 50);
 8001084:	1d3b      	adds	r3, r7, #4
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff f8f2 	bl	8000270 <strlen>
 800108c:	4603      	mov	r3, r0
 800108e:	b29a      	uxth	r2, r3
 8001090:	1d39      	adds	r1, r7, #4
 8001092:	2332      	movs	r3, #50	; 0x32
 8001094:	4810      	ldr	r0, [pc, #64]	; (80010d8 <main+0xe8>)
 8001096:	f005 fa99 	bl	80065cc <HAL_UART_Transmit>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800109a:	f006 fe5f 	bl	8007d5c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800109e:	4a14      	ldr	r2, [pc, #80]	; (80010f0 <main+0x100>)
 80010a0:	2100      	movs	r1, #0
 80010a2:	4814      	ldr	r0, [pc, #80]	; (80010f4 <main+0x104>)
 80010a4:	f006 fea4 	bl	8007df0 <osThreadNew>
 80010a8:	4603      	mov	r3, r0
 80010aa:	4a13      	ldr	r2, [pc, #76]	; (80010f8 <main+0x108>)
 80010ac:	6013      	str	r3, [r2, #0]

  /* creation of readThrottle */
  readThrottleHandle = osThreadNew(ReadThrottle, NULL, &readThrottle_attributes);
 80010ae:	4a13      	ldr	r2, [pc, #76]	; (80010fc <main+0x10c>)
 80010b0:	2100      	movs	r1, #0
 80010b2:	4813      	ldr	r0, [pc, #76]	; (8001100 <main+0x110>)
 80010b4:	f006 fe9c 	bl	8007df0 <osThreadNew>
 80010b8:	4603      	mov	r3, r0
 80010ba:	4a12      	ldr	r2, [pc, #72]	; (8001104 <main+0x114>)
 80010bc:	6013      	str	r3, [r2, #0]

  /* creation of sendSpeed */
  sendSpeedHandle = osThreadNew(SendSpeed, NULL, &sendSpeed_attributes);
 80010be:	4a12      	ldr	r2, [pc, #72]	; (8001108 <main+0x118>)
 80010c0:	2100      	movs	r1, #0
 80010c2:	4812      	ldr	r0, [pc, #72]	; (800110c <main+0x11c>)
 80010c4:	f006 fe94 	bl	8007df0 <osThreadNew>
 80010c8:	4603      	mov	r3, r0
 80010ca:	4a11      	ldr	r2, [pc, #68]	; (8001110 <main+0x120>)
 80010cc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80010ce:	f006 fe69 	bl	8007da4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010d2:	e7fe      	b.n	80010d2 <main+0xe2>
 80010d4:	0800f3d0 	.word	0x0800f3d0
 80010d8:	200003cc 	.word	0x200003cc
 80010dc:	200002f8 	.word	0x200002f8
 80010e0:	40000400 	.word	0x40000400
 80010e4:	0800f3ec 	.word	0x0800f3ec
 80010e8:	20000480 	.word	0x20000480
 80010ec:	0800f408 	.word	0x0800f408
 80010f0:	0800f4f0 	.word	0x0800f4f0
 80010f4:	0800192d 	.word	0x0800192d
 80010f8:	20000454 	.word	0x20000454
 80010fc:	0800f514 	.word	0x0800f514
 8001100:	0800193d 	.word	0x0800193d
 8001104:	20000458 	.word	0x20000458
 8001108:	0800f538 	.word	0x0800f538
 800110c:	080019f1 	.word	0x080019f1
 8001110:	2000045c 	.word	0x2000045c

08001114 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b096      	sub	sp, #88	; 0x58
 8001118:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800111a:	f107 0314 	add.w	r3, r7, #20
 800111e:	2244      	movs	r2, #68	; 0x44
 8001120:	2100      	movs	r1, #0
 8001122:	4618      	mov	r0, r3
 8001124:	f00a fd07 	bl	800bb36 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001128:	463b      	mov	r3, r7
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	605a      	str	r2, [r3, #4]
 8001130:	609a      	str	r2, [r3, #8]
 8001132:	60da      	str	r2, [r3, #12]
 8001134:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001136:	f44f 7000 	mov.w	r0, #512	; 0x200
 800113a:	f002 fca7 	bl	8003a8c <HAL_PWREx_ControlVoltageScaling>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001144:	f000 fc78 	bl	8001a38 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001148:	2302      	movs	r3, #2
 800114a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800114c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001150:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001152:	2310      	movs	r3, #16
 8001154:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001156:	2302      	movs	r3, #2
 8001158:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800115a:	2302      	movs	r3, #2
 800115c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800115e:	2301      	movs	r3, #1
 8001160:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001162:	230a      	movs	r3, #10
 8001164:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001166:	2307      	movs	r3, #7
 8001168:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800116a:	2302      	movs	r3, #2
 800116c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800116e:	2302      	movs	r3, #2
 8001170:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001172:	f107 0314 	add.w	r3, r7, #20
 8001176:	4618      	mov	r0, r3
 8001178:	f002 fcde 	bl	8003b38 <HAL_RCC_OscConfig>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001182:	f000 fc59 	bl	8001a38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001186:	230f      	movs	r3, #15
 8001188:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800118a:	2303      	movs	r3, #3
 800118c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800118e:	2300      	movs	r3, #0
 8001190:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001192:	2300      	movs	r3, #0
 8001194:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001196:	2300      	movs	r3, #0
 8001198:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800119a:	463b      	mov	r3, r7
 800119c:	2104      	movs	r1, #4
 800119e:	4618      	mov	r0, r3
 80011a0:	f003 f8a6 	bl	80042f0 <HAL_RCC_ClockConfig>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80011aa:	f000 fc45 	bl	8001a38 <Error_Handler>
  }
}
 80011ae:	bf00      	nop
 80011b0:	3758      	adds	r7, #88	; 0x58
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
	...

080011b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b08a      	sub	sp, #40	; 0x28
 80011bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80011be:	f107 031c 	add.w	r3, r7, #28
 80011c2:	2200      	movs	r2, #0
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	605a      	str	r2, [r3, #4]
 80011c8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80011ca:	1d3b      	adds	r3, r7, #4
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]
 80011d8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011da:	4b2f      	ldr	r3, [pc, #188]	; (8001298 <MX_ADC1_Init+0xe0>)
 80011dc:	4a2f      	ldr	r2, [pc, #188]	; (800129c <MX_ADC1_Init+0xe4>)
 80011de:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80011e0:	4b2d      	ldr	r3, [pc, #180]	; (8001298 <MX_ADC1_Init+0xe0>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011e6:	4b2c      	ldr	r3, [pc, #176]	; (8001298 <MX_ADC1_Init+0xe0>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011ec:	4b2a      	ldr	r3, [pc, #168]	; (8001298 <MX_ADC1_Init+0xe0>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011f2:	4b29      	ldr	r3, [pc, #164]	; (8001298 <MX_ADC1_Init+0xe0>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011f8:	4b27      	ldr	r3, [pc, #156]	; (8001298 <MX_ADC1_Init+0xe0>)
 80011fa:	2204      	movs	r2, #4
 80011fc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80011fe:	4b26      	ldr	r3, [pc, #152]	; (8001298 <MX_ADC1_Init+0xe0>)
 8001200:	2200      	movs	r2, #0
 8001202:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001204:	4b24      	ldr	r3, [pc, #144]	; (8001298 <MX_ADC1_Init+0xe0>)
 8001206:	2200      	movs	r2, #0
 8001208:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800120a:	4b23      	ldr	r3, [pc, #140]	; (8001298 <MX_ADC1_Init+0xe0>)
 800120c:	2201      	movs	r2, #1
 800120e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001210:	4b21      	ldr	r3, [pc, #132]	; (8001298 <MX_ADC1_Init+0xe0>)
 8001212:	2200      	movs	r2, #0
 8001214:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001218:	4b1f      	ldr	r3, [pc, #124]	; (8001298 <MX_ADC1_Init+0xe0>)
 800121a:	2200      	movs	r2, #0
 800121c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800121e:	4b1e      	ldr	r3, [pc, #120]	; (8001298 <MX_ADC1_Init+0xe0>)
 8001220:	2200      	movs	r2, #0
 8001222:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001224:	4b1c      	ldr	r3, [pc, #112]	; (8001298 <MX_ADC1_Init+0xe0>)
 8001226:	2200      	movs	r2, #0
 8001228:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800122c:	4b1a      	ldr	r3, [pc, #104]	; (8001298 <MX_ADC1_Init+0xe0>)
 800122e:	2200      	movs	r2, #0
 8001230:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001232:	4b19      	ldr	r3, [pc, #100]	; (8001298 <MX_ADC1_Init+0xe0>)
 8001234:	2200      	movs	r2, #0
 8001236:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800123a:	4817      	ldr	r0, [pc, #92]	; (8001298 <MX_ADC1_Init+0xe0>)
 800123c:	f001 f9aa 	bl	8002594 <HAL_ADC_Init>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001246:	f000 fbf7 	bl	8001a38 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800124a:	2300      	movs	r3, #0
 800124c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800124e:	f107 031c 	add.w	r3, r7, #28
 8001252:	4619      	mov	r1, r3
 8001254:	4810      	ldr	r0, [pc, #64]	; (8001298 <MX_ADC1_Init+0xe0>)
 8001256:	f001 ff05 	bl	8003064 <HAL_ADCEx_MultiModeConfigChannel>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001260:	f000 fbea 	bl	8001a38 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001264:	4b0e      	ldr	r3, [pc, #56]	; (80012a0 <MX_ADC1_Init+0xe8>)
 8001266:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001268:	2306      	movs	r3, #6
 800126a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800126c:	2300      	movs	r3, #0
 800126e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001270:	237f      	movs	r3, #127	; 0x7f
 8001272:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001274:	2304      	movs	r3, #4
 8001276:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001278:	2300      	movs	r3, #0
 800127a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800127c:	1d3b      	adds	r3, r7, #4
 800127e:	4619      	mov	r1, r3
 8001280:	4805      	ldr	r0, [pc, #20]	; (8001298 <MX_ADC1_Init+0xe0>)
 8001282:	f001 fad7 	bl	8002834 <HAL_ADC_ConfigChannel>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 800128c:	f000 fbd4 	bl	8001a38 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001290:	bf00      	nop
 8001292:	3728      	adds	r7, #40	; 0x28
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	200001f4 	.word	0x200001f4
 800129c:	50040000 	.word	0x50040000
 80012a0:	04300002 	.word	0x04300002

080012a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012a8:	4b1b      	ldr	r3, [pc, #108]	; (8001318 <MX_I2C1_Init+0x74>)
 80012aa:	4a1c      	ldr	r2, [pc, #112]	; (800131c <MX_I2C1_Init+0x78>)
 80012ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 80012ae:	4b1a      	ldr	r3, [pc, #104]	; (8001318 <MX_I2C1_Init+0x74>)
 80012b0:	4a1b      	ldr	r2, [pc, #108]	; (8001320 <MX_I2C1_Init+0x7c>)
 80012b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80012b4:	4b18      	ldr	r3, [pc, #96]	; (8001318 <MX_I2C1_Init+0x74>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012ba:	4b17      	ldr	r3, [pc, #92]	; (8001318 <MX_I2C1_Init+0x74>)
 80012bc:	2201      	movs	r2, #1
 80012be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012c0:	4b15      	ldr	r3, [pc, #84]	; (8001318 <MX_I2C1_Init+0x74>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80012c6:	4b14      	ldr	r3, [pc, #80]	; (8001318 <MX_I2C1_Init+0x74>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012cc:	4b12      	ldr	r3, [pc, #72]	; (8001318 <MX_I2C1_Init+0x74>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012d2:	4b11      	ldr	r3, [pc, #68]	; (8001318 <MX_I2C1_Init+0x74>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012d8:	4b0f      	ldr	r3, [pc, #60]	; (8001318 <MX_I2C1_Init+0x74>)
 80012da:	2200      	movs	r2, #0
 80012dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012de:	480e      	ldr	r0, [pc, #56]	; (8001318 <MX_I2C1_Init+0x74>)
 80012e0:	f002 fa94 	bl	800380c <HAL_I2C_Init>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80012ea:	f000 fba5 	bl	8001a38 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80012ee:	2100      	movs	r1, #0
 80012f0:	4809      	ldr	r0, [pc, #36]	; (8001318 <MX_I2C1_Init+0x74>)
 80012f2:	f002 fb26 	bl	8003942 <HAL_I2CEx_ConfigAnalogFilter>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80012fc:	f000 fb9c 	bl	8001a38 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001300:	2100      	movs	r1, #0
 8001302:	4805      	ldr	r0, [pc, #20]	; (8001318 <MX_I2C1_Init+0x74>)
 8001304:	f002 fb68 	bl	80039d8 <HAL_I2CEx_ConfigDigitalFilter>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800130e:	f000 fb93 	bl	8001a38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001312:	bf00      	nop
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	20000258 	.word	0x20000258
 800131c:	40005400 	.word	0x40005400
 8001320:	10909cec 	.word	0x10909cec

08001324 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b088      	sub	sp, #32
 8001328:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800132a:	f107 0310 	add.w	r3, r7, #16
 800132e:	2200      	movs	r2, #0
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	605a      	str	r2, [r3, #4]
 8001334:	609a      	str	r2, [r3, #8]
 8001336:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001338:	1d3b      	adds	r3, r7, #4
 800133a:	2200      	movs	r2, #0
 800133c:	601a      	str	r2, [r3, #0]
 800133e:	605a      	str	r2, [r3, #4]
 8001340:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001342:	4b1e      	ldr	r3, [pc, #120]	; (80013bc <MX_TIM2_Init+0x98>)
 8001344:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001348:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000-1;
 800134a:	4b1c      	ldr	r3, [pc, #112]	; (80013bc <MX_TIM2_Init+0x98>)
 800134c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001350:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001352:	4b1a      	ldr	r3, [pc, #104]	; (80013bc <MX_TIM2_Init+0x98>)
 8001354:	2200      	movs	r2, #0
 8001356:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1600-1;
 8001358:	4b18      	ldr	r3, [pc, #96]	; (80013bc <MX_TIM2_Init+0x98>)
 800135a:	f240 623f 	movw	r2, #1599	; 0x63f
 800135e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001360:	4b16      	ldr	r3, [pc, #88]	; (80013bc <MX_TIM2_Init+0x98>)
 8001362:	2200      	movs	r2, #0
 8001364:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001366:	4b15      	ldr	r3, [pc, #84]	; (80013bc <MX_TIM2_Init+0x98>)
 8001368:	2280      	movs	r2, #128	; 0x80
 800136a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800136c:	4813      	ldr	r0, [pc, #76]	; (80013bc <MX_TIM2_Init+0x98>)
 800136e:	f003 fed1 	bl	8005114 <HAL_TIM_Base_Init>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001378:	f000 fb5e 	bl	8001a38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800137c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001380:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001382:	f107 0310 	add.w	r3, r7, #16
 8001386:	4619      	mov	r1, r3
 8001388:	480c      	ldr	r0, [pc, #48]	; (80013bc <MX_TIM2_Init+0x98>)
 800138a:	f004 fb09 	bl	80059a0 <HAL_TIM_ConfigClockSource>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001394:	f000 fb50 	bl	8001a38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001398:	2300      	movs	r3, #0
 800139a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800139c:	2300      	movs	r3, #0
 800139e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013a0:	1d3b      	adds	r3, r7, #4
 80013a2:	4619      	mov	r1, r3
 80013a4:	4805      	ldr	r0, [pc, #20]	; (80013bc <MX_TIM2_Init+0x98>)
 80013a6:	f005 f81d 	bl	80063e4 <HAL_TIMEx_MasterConfigSynchronization>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80013b0:	f000 fb42 	bl	8001a38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013b4:	bf00      	nop
 80013b6:	3720      	adds	r7, #32
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	200002ac 	.word	0x200002ac

080013c0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b08e      	sub	sp, #56	; 0x38
 80013c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	605a      	str	r2, [r3, #4]
 80013d0:	609a      	str	r2, [r3, #8]
 80013d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013d4:	f107 031c 	add.w	r3, r7, #28
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	605a      	str	r2, [r3, #4]
 80013de:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013e0:	463b      	mov	r3, r7
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	605a      	str	r2, [r3, #4]
 80013e8:	609a      	str	r2, [r3, #8]
 80013ea:	60da      	str	r2, [r3, #12]
 80013ec:	611a      	str	r2, [r3, #16]
 80013ee:	615a      	str	r2, [r3, #20]
 80013f0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013f2:	4b2d      	ldr	r3, [pc, #180]	; (80014a8 <MX_TIM3_Init+0xe8>)
 80013f4:	4a2d      	ldr	r2, [pc, #180]	; (80014ac <MX_TIM3_Init+0xec>)
 80013f6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1000-1;
 80013f8:	4b2b      	ldr	r3, [pc, #172]	; (80014a8 <MX_TIM3_Init+0xe8>)
 80013fa:	f240 32e7 	movw	r2, #999	; 0x3e7
 80013fe:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001400:	4b29      	ldr	r3, [pc, #164]	; (80014a8 <MX_TIM3_Init+0xe8>)
 8001402:	2200      	movs	r2, #0
 8001404:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1600-1;
 8001406:	4b28      	ldr	r3, [pc, #160]	; (80014a8 <MX_TIM3_Init+0xe8>)
 8001408:	f240 623f 	movw	r2, #1599	; 0x63f
 800140c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800140e:	4b26      	ldr	r3, [pc, #152]	; (80014a8 <MX_TIM3_Init+0xe8>)
 8001410:	2200      	movs	r2, #0
 8001412:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001414:	4b24      	ldr	r3, [pc, #144]	; (80014a8 <MX_TIM3_Init+0xe8>)
 8001416:	2280      	movs	r2, #128	; 0x80
 8001418:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800141a:	4823      	ldr	r0, [pc, #140]	; (80014a8 <MX_TIM3_Init+0xe8>)
 800141c:	f003 fe7a 	bl	8005114 <HAL_TIM_Base_Init>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8001426:	f000 fb07 	bl	8001a38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800142a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800142e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001430:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001434:	4619      	mov	r1, r3
 8001436:	481c      	ldr	r0, [pc, #112]	; (80014a8 <MX_TIM3_Init+0xe8>)
 8001438:	f004 fab2 	bl	80059a0 <HAL_TIM_ConfigClockSource>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8001442:	f000 faf9 	bl	8001a38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001446:	4818      	ldr	r0, [pc, #96]	; (80014a8 <MX_TIM3_Init+0xe8>)
 8001448:	f003 ff2c 	bl	80052a4 <HAL_TIM_PWM_Init>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001452:	f000 faf1 	bl	8001a38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001456:	2300      	movs	r3, #0
 8001458:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800145a:	2300      	movs	r3, #0
 800145c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800145e:	f107 031c 	add.w	r3, r7, #28
 8001462:	4619      	mov	r1, r3
 8001464:	4810      	ldr	r0, [pc, #64]	; (80014a8 <MX_TIM3_Init+0xe8>)
 8001466:	f004 ffbd 	bl	80063e4 <HAL_TIMEx_MasterConfigSynchronization>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001470:	f000 fae2 	bl	8001a38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001474:	2360      	movs	r3, #96	; 0x60
 8001476:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001478:	2300      	movs	r3, #0
 800147a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800147c:	2300      	movs	r3, #0
 800147e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001480:	2300      	movs	r3, #0
 8001482:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001484:	463b      	mov	r3, r7
 8001486:	220c      	movs	r2, #12
 8001488:	4619      	mov	r1, r3
 800148a:	4807      	ldr	r0, [pc, #28]	; (80014a8 <MX_TIM3_Init+0xe8>)
 800148c:	f004 f974 	bl	8005778 <HAL_TIM_PWM_ConfigChannel>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8001496:	f000 facf 	bl	8001a38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800149a:	4803      	ldr	r0, [pc, #12]	; (80014a8 <MX_TIM3_Init+0xe8>)
 800149c:	f000 fc02 	bl	8001ca4 <HAL_TIM_MspPostInit>

}
 80014a0:	bf00      	nop
 80014a2:	3738      	adds	r7, #56	; 0x38
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	200002f8 	.word	0x200002f8
 80014ac:	40000400 	.word	0x40000400

080014b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014b4:	4b14      	ldr	r3, [pc, #80]	; (8001508 <MX_USART1_UART_Init+0x58>)
 80014b6:	4a15      	ldr	r2, [pc, #84]	; (800150c <MX_USART1_UART_Init+0x5c>)
 80014b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014ba:	4b13      	ldr	r3, [pc, #76]	; (8001508 <MX_USART1_UART_Init+0x58>)
 80014bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014c2:	4b11      	ldr	r3, [pc, #68]	; (8001508 <MX_USART1_UART_Init+0x58>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014c8:	4b0f      	ldr	r3, [pc, #60]	; (8001508 <MX_USART1_UART_Init+0x58>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014ce:	4b0e      	ldr	r3, [pc, #56]	; (8001508 <MX_USART1_UART_Init+0x58>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014d4:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <MX_USART1_UART_Init+0x58>)
 80014d6:	220c      	movs	r2, #12
 80014d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014da:	4b0b      	ldr	r3, [pc, #44]	; (8001508 <MX_USART1_UART_Init+0x58>)
 80014dc:	2200      	movs	r2, #0
 80014de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014e0:	4b09      	ldr	r3, [pc, #36]	; (8001508 <MX_USART1_UART_Init+0x58>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014e6:	4b08      	ldr	r3, [pc, #32]	; (8001508 <MX_USART1_UART_Init+0x58>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014ec:	4b06      	ldr	r3, [pc, #24]	; (8001508 <MX_USART1_UART_Init+0x58>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014f2:	4805      	ldr	r0, [pc, #20]	; (8001508 <MX_USART1_UART_Init+0x58>)
 80014f4:	f005 f81c 	bl	8006530 <HAL_UART_Init>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80014fe:	f000 fa9b 	bl	8001a38 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001502:	bf00      	nop
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	20000344 	.word	0x20000344
 800150c:	40013800 	.word	0x40013800

08001510 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001514:	4b14      	ldr	r3, [pc, #80]	; (8001568 <MX_USART2_UART_Init+0x58>)
 8001516:	4a15      	ldr	r2, [pc, #84]	; (800156c <MX_USART2_UART_Init+0x5c>)
 8001518:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800151a:	4b13      	ldr	r3, [pc, #76]	; (8001568 <MX_USART2_UART_Init+0x58>)
 800151c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001520:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001522:	4b11      	ldr	r3, [pc, #68]	; (8001568 <MX_USART2_UART_Init+0x58>)
 8001524:	2200      	movs	r2, #0
 8001526:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001528:	4b0f      	ldr	r3, [pc, #60]	; (8001568 <MX_USART2_UART_Init+0x58>)
 800152a:	2200      	movs	r2, #0
 800152c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800152e:	4b0e      	ldr	r3, [pc, #56]	; (8001568 <MX_USART2_UART_Init+0x58>)
 8001530:	2200      	movs	r2, #0
 8001532:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001534:	4b0c      	ldr	r3, [pc, #48]	; (8001568 <MX_USART2_UART_Init+0x58>)
 8001536:	220c      	movs	r2, #12
 8001538:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800153a:	4b0b      	ldr	r3, [pc, #44]	; (8001568 <MX_USART2_UART_Init+0x58>)
 800153c:	2200      	movs	r2, #0
 800153e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001540:	4b09      	ldr	r3, [pc, #36]	; (8001568 <MX_USART2_UART_Init+0x58>)
 8001542:	2200      	movs	r2, #0
 8001544:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001546:	4b08      	ldr	r3, [pc, #32]	; (8001568 <MX_USART2_UART_Init+0x58>)
 8001548:	2200      	movs	r2, #0
 800154a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800154c:	4b06      	ldr	r3, [pc, #24]	; (8001568 <MX_USART2_UART_Init+0x58>)
 800154e:	2200      	movs	r2, #0
 8001550:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001552:	4805      	ldr	r0, [pc, #20]	; (8001568 <MX_USART2_UART_Init+0x58>)
 8001554:	f004 ffec 	bl	8006530 <HAL_UART_Init>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800155e:	f000 fa6b 	bl	8001a38 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	200003cc 	.word	0x200003cc
 800156c:	40004400 	.word	0x40004400

08001570 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b08a      	sub	sp, #40	; 0x28
 8001574:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001576:	f107 0314 	add.w	r3, r7, #20
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	605a      	str	r2, [r3, #4]
 8001580:	609a      	str	r2, [r3, #8]
 8001582:	60da      	str	r2, [r3, #12]
 8001584:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001586:	4b2b      	ldr	r3, [pc, #172]	; (8001634 <MX_GPIO_Init+0xc4>)
 8001588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800158a:	4a2a      	ldr	r2, [pc, #168]	; (8001634 <MX_GPIO_Init+0xc4>)
 800158c:	f043 0304 	orr.w	r3, r3, #4
 8001590:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001592:	4b28      	ldr	r3, [pc, #160]	; (8001634 <MX_GPIO_Init+0xc4>)
 8001594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001596:	f003 0304 	and.w	r3, r3, #4
 800159a:	613b      	str	r3, [r7, #16]
 800159c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800159e:	4b25      	ldr	r3, [pc, #148]	; (8001634 <MX_GPIO_Init+0xc4>)
 80015a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015a2:	4a24      	ldr	r2, [pc, #144]	; (8001634 <MX_GPIO_Init+0xc4>)
 80015a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015aa:	4b22      	ldr	r3, [pc, #136]	; (8001634 <MX_GPIO_Init+0xc4>)
 80015ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015b2:	60fb      	str	r3, [r7, #12]
 80015b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b6:	4b1f      	ldr	r3, [pc, #124]	; (8001634 <MX_GPIO_Init+0xc4>)
 80015b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ba:	4a1e      	ldr	r2, [pc, #120]	; (8001634 <MX_GPIO_Init+0xc4>)
 80015bc:	f043 0301 	orr.w	r3, r3, #1
 80015c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015c2:	4b1c      	ldr	r3, [pc, #112]	; (8001634 <MX_GPIO_Init+0xc4>)
 80015c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	60bb      	str	r3, [r7, #8]
 80015cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ce:	4b19      	ldr	r3, [pc, #100]	; (8001634 <MX_GPIO_Init+0xc4>)
 80015d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015d2:	4a18      	ldr	r2, [pc, #96]	; (8001634 <MX_GPIO_Init+0xc4>)
 80015d4:	f043 0302 	orr.w	r3, r3, #2
 80015d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015da:	4b16      	ldr	r3, [pc, #88]	; (8001634 <MX_GPIO_Init+0xc4>)
 80015dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015de:	f003 0302 	and.w	r3, r3, #2
 80015e2:	607b      	str	r3, [r7, #4]
 80015e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80015e6:	2200      	movs	r2, #0
 80015e8:	2120      	movs	r1, #32
 80015ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015ee:	f002 f8f5 	bl	80037dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015f8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80015fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fe:	2300      	movs	r3, #0
 8001600:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001602:	f107 0314 	add.w	r3, r7, #20
 8001606:	4619      	mov	r1, r3
 8001608:	480b      	ldr	r0, [pc, #44]	; (8001638 <MX_GPIO_Init+0xc8>)
 800160a:	f001 ff3d 	bl	8003488 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800160e:	2320      	movs	r3, #32
 8001610:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001612:	2301      	movs	r3, #1
 8001614:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001616:	2300      	movs	r3, #0
 8001618:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800161a:	2300      	movs	r3, #0
 800161c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800161e:	f107 0314 	add.w	r3, r7, #20
 8001622:	4619      	mov	r1, r3
 8001624:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001628:	f001 ff2e 	bl	8003488 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800162c:	bf00      	nop
 800162e:	3728      	adds	r7, #40	; 0x28
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	40021000 	.word	0x40021000
 8001638:	48000800 	.word	0x48000800

0800163c <Lora_Init>:

/* USER CODE BEGIN 4 */

void Lora_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b09a      	sub	sp, #104	; 0x68
 8001640:	af00      	add	r7, sp, #0
	// Set LORA Chip To Transmit/Receive Mode
	char msg[100] = "";
 8001642:	2300      	movs	r3, #0
 8001644:	607b      	str	r3, [r7, #4]
 8001646:	f107 0308 	add.w	r3, r7, #8
 800164a:	2260      	movs	r2, #96	; 0x60
 800164c:	2100      	movs	r1, #0
 800164e:	4618      	mov	r0, r3
 8001650:	f00a fa71 	bl	800bb36 <memset>
	// Spreading Factor: 7
	// Bandwidth: 500 KHz
	// Coding Rate: 1
	// Programmed Preamble: 10
	// This favors speed over dependabilitySerial2.println("AT+PARAMETER=7,9,1,4");
	sprintf(msg, "AT+PARAMETER=10,8,1,4\r\n");
 8001654:	1d3b      	adds	r3, r7, #4
 8001656:	4960      	ldr	r1, [pc, #384]	; (80017d8 <Lora_Init+0x19c>)
 8001658:	4618      	mov	r0, r3
 800165a:	f00a fa09 	bl	800ba70 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800165e:	1d3b      	adds	r3, r7, #4
 8001660:	4618      	mov	r0, r3
 8001662:	f7fe fe05 	bl	8000270 <strlen>
 8001666:	4603      	mov	r3, r0
 8001668:	b29a      	uxth	r2, r3
 800166a:	1d39      	adds	r1, r7, #4
 800166c:	f04f 33ff 	mov.w	r3, #4294967295
 8001670:	485a      	ldr	r0, [pc, #360]	; (80017dc <Lora_Init+0x1a0>)
 8001672:	f004 ffab 	bl	80065cc <HAL_UART_Transmit>
	HAL_Delay(1000);
 8001676:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800167a:	f000 fddb 	bl	8002234 <HAL_Delay>

	// Sets LORA Chip address to 24
	sprintf(msg, "AT+ADDRESS=24\r\n");
 800167e:	1d3b      	adds	r3, r7, #4
 8001680:	4957      	ldr	r1, [pc, #348]	; (80017e0 <Lora_Init+0x1a4>)
 8001682:	4618      	mov	r0, r3
 8001684:	f00a f9f4 	bl	800ba70 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001688:	1d3b      	adds	r3, r7, #4
 800168a:	4618      	mov	r0, r3
 800168c:	f7fe fdf0 	bl	8000270 <strlen>
 8001690:	4603      	mov	r3, r0
 8001692:	b29a      	uxth	r2, r3
 8001694:	1d39      	adds	r1, r7, #4
 8001696:	f04f 33ff 	mov.w	r3, #4294967295
 800169a:	4850      	ldr	r0, [pc, #320]	; (80017dc <Lora_Init+0x1a0>)
 800169c:	f004 ff96 	bl	80065cc <HAL_UART_Transmit>
	HAL_Delay(500);
 80016a0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016a4:	f000 fdc6 	bl	8002234 <HAL_Delay>

	// Reads back address to verify setup
	sprintf(msg, "AT+NETWORKID=3\r\n");
 80016a8:	1d3b      	adds	r3, r7, #4
 80016aa:	494e      	ldr	r1, [pc, #312]	; (80017e4 <Lora_Init+0x1a8>)
 80016ac:	4618      	mov	r0, r3
 80016ae:	f00a f9df 	bl	800ba70 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80016b2:	1d3b      	adds	r3, r7, #4
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7fe fddb 	bl	8000270 <strlen>
 80016ba:	4603      	mov	r3, r0
 80016bc:	b29a      	uxth	r2, r3
 80016be:	1d39      	adds	r1, r7, #4
 80016c0:	f04f 33ff 	mov.w	r3, #4294967295
 80016c4:	4845      	ldr	r0, [pc, #276]	; (80017dc <Lora_Init+0x1a0>)
 80016c6:	f004 ff81 	bl	80065cc <HAL_UART_Transmit>
	HAL_Delay(500);
 80016ca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016ce:	f000 fdb1 	bl	8002234 <HAL_Delay>

	sprintf(msg, "AT+CPIN?\r\n");
 80016d2:	1d3b      	adds	r3, r7, #4
 80016d4:	4944      	ldr	r1, [pc, #272]	; (80017e8 <Lora_Init+0x1ac>)
 80016d6:	4618      	mov	r0, r3
 80016d8:	f00a f9ca 	bl	800ba70 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80016dc:	1d3b      	adds	r3, r7, #4
 80016de:	4618      	mov	r0, r3
 80016e0:	f7fe fdc6 	bl	8000270 <strlen>
 80016e4:	4603      	mov	r3, r0
 80016e6:	b29a      	uxth	r2, r3
 80016e8:	1d39      	adds	r1, r7, #4
 80016ea:	f04f 33ff 	mov.w	r3, #4294967295
 80016ee:	483b      	ldr	r0, [pc, #236]	; (80017dc <Lora_Init+0x1a0>)
 80016f0:	f004 ff6c 	bl	80065cc <HAL_UART_Transmit>
	HAL_Delay(500);
 80016f4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016f8:	f000 fd9c 	bl	8002234 <HAL_Delay>


	sprintf(msg, "AT+CRFOP?\r\n");
 80016fc:	1d3b      	adds	r3, r7, #4
 80016fe:	493b      	ldr	r1, [pc, #236]	; (80017ec <Lora_Init+0x1b0>)
 8001700:	4618      	mov	r0, r3
 8001702:	f00a f9b5 	bl	800ba70 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001706:	1d3b      	adds	r3, r7, #4
 8001708:	4618      	mov	r0, r3
 800170a:	f7fe fdb1 	bl	8000270 <strlen>
 800170e:	4603      	mov	r3, r0
 8001710:	b29a      	uxth	r2, r3
 8001712:	1d39      	adds	r1, r7, #4
 8001714:	f04f 33ff 	mov.w	r3, #4294967295
 8001718:	4830      	ldr	r0, [pc, #192]	; (80017dc <Lora_Init+0x1a0>)
 800171a:	f004 ff57 	bl	80065cc <HAL_UART_Transmit>
	HAL_Delay(500);
 800171e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001722:	f000 fd87 	bl	8002234 <HAL_Delay>

	sprintf(msg, "AT+ADDRESS?\r\n");
 8001726:	1d3b      	adds	r3, r7, #4
 8001728:	4931      	ldr	r1, [pc, #196]	; (80017f0 <Lora_Init+0x1b4>)
 800172a:	4618      	mov	r0, r3
 800172c:	f00a f9a0 	bl	800ba70 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001730:	1d3b      	adds	r3, r7, #4
 8001732:	4618      	mov	r0, r3
 8001734:	f7fe fd9c 	bl	8000270 <strlen>
 8001738:	4603      	mov	r3, r0
 800173a:	b29a      	uxth	r2, r3
 800173c:	1d39      	adds	r1, r7, #4
 800173e:	f04f 33ff 	mov.w	r3, #4294967295
 8001742:	4826      	ldr	r0, [pc, #152]	; (80017dc <Lora_Init+0x1a0>)
 8001744:	f004 ff42 	bl	80065cc <HAL_UART_Transmit>
	HAL_Delay(500);
 8001748:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800174c:	f000 fd72 	bl	8002234 <HAL_Delay>

	sprintf(msg, "AT+NETWORKID?\r\n");
 8001750:	1d3b      	adds	r3, r7, #4
 8001752:	4928      	ldr	r1, [pc, #160]	; (80017f4 <Lora_Init+0x1b8>)
 8001754:	4618      	mov	r0, r3
 8001756:	f00a f98b 	bl	800ba70 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800175a:	1d3b      	adds	r3, r7, #4
 800175c:	4618      	mov	r0, r3
 800175e:	f7fe fd87 	bl	8000270 <strlen>
 8001762:	4603      	mov	r3, r0
 8001764:	b29a      	uxth	r2, r3
 8001766:	1d39      	adds	r1, r7, #4
 8001768:	f04f 33ff 	mov.w	r3, #4294967295
 800176c:	481b      	ldr	r0, [pc, #108]	; (80017dc <Lora_Init+0x1a0>)
 800176e:	f004 ff2d 	bl	80065cc <HAL_UART_Transmit>
	HAL_Delay(500);
 8001772:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001776:	f000 fd5d 	bl	8002234 <HAL_Delay>

	sprintf(msg, "AT+BAND?\r\n");
 800177a:	1d3b      	adds	r3, r7, #4
 800177c:	491e      	ldr	r1, [pc, #120]	; (80017f8 <Lora_Init+0x1bc>)
 800177e:	4618      	mov	r0, r3
 8001780:	f00a f976 	bl	800ba70 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001784:	1d3b      	adds	r3, r7, #4
 8001786:	4618      	mov	r0, r3
 8001788:	f7fe fd72 	bl	8000270 <strlen>
 800178c:	4603      	mov	r3, r0
 800178e:	b29a      	uxth	r2, r3
 8001790:	1d39      	adds	r1, r7, #4
 8001792:	f04f 33ff 	mov.w	r3, #4294967295
 8001796:	4811      	ldr	r0, [pc, #68]	; (80017dc <Lora_Init+0x1a0>)
 8001798:	f004 ff18 	bl	80065cc <HAL_UART_Transmit>
	HAL_Delay(500);
 800179c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80017a0:	f000 fd48 	bl	8002234 <HAL_Delay>

	sprintf(msg, "AT+MODE=0\r\n");
 80017a4:	1d3b      	adds	r3, r7, #4
 80017a6:	4915      	ldr	r1, [pc, #84]	; (80017fc <Lora_Init+0x1c0>)
 80017a8:	4618      	mov	r0, r3
 80017aa:	f00a f961 	bl	800ba70 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80017ae:	1d3b      	adds	r3, r7, #4
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7fe fd5d 	bl	8000270 <strlen>
 80017b6:	4603      	mov	r3, r0
 80017b8:	b29a      	uxth	r2, r3
 80017ba:	1d39      	adds	r1, r7, #4
 80017bc:	f04f 33ff 	mov.w	r3, #4294967295
 80017c0:	4806      	ldr	r0, [pc, #24]	; (80017dc <Lora_Init+0x1a0>)
 80017c2:	f004 ff03 	bl	80065cc <HAL_UART_Transmit>
	HAL_Delay(500);
 80017c6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80017ca:	f000 fd33 	bl	8002234 <HAL_Delay>
}
 80017ce:	bf00      	nop
 80017d0:	3768      	adds	r7, #104	; 0x68
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	0800f420 	.word	0x0800f420
 80017dc:	20000344 	.word	0x20000344
 80017e0:	0800f438 	.word	0x0800f438
 80017e4:	0800f448 	.word	0x0800f448
 80017e8:	0800f45c 	.word	0x0800f45c
 80017ec:	0800f468 	.word	0x0800f468
 80017f0:	0800f474 	.word	0x0800f474
 80017f4:	0800f484 	.word	0x0800f484
 80017f8:	0800f494 	.word	0x0800f494
 80017fc:	0800f4a0 	.word	0x0800f4a0

08001800 <Lora_Send_Data>:

void Lora_Send_Data(char data[])
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b09e      	sub	sp, #120	; 0x78
 8001804:	af02      	add	r7, sp, #8
 8001806:	6078      	str	r0, [r7, #4]
	// Combines message to be sent with the data passed in
	char LoraMsg[100];
	sprintf(LoraMsg, "AT+SEND=%i,%i,%s\r\n", ESP_LORA_ADDRESS, strlen(data), data);
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f7fe fd31 	bl	8000270 <strlen>
 800180e:	4602      	mov	r2, r0
 8001810:	f107 000c 	add.w	r0, r7, #12
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	9300      	str	r3, [sp, #0]
 8001818:	4613      	mov	r3, r2
 800181a:	2219      	movs	r2, #25
 800181c:	4910      	ldr	r1, [pc, #64]	; (8001860 <Lora_Send_Data+0x60>)
 800181e:	f00a f927 	bl	800ba70 <siprintf>
	HAL_UART_Transmit(&huart1, LoraMsg, strlen(LoraMsg), 50);
 8001822:	f107 030c 	add.w	r3, r7, #12
 8001826:	4618      	mov	r0, r3
 8001828:	f7fe fd22 	bl	8000270 <strlen>
 800182c:	4603      	mov	r3, r0
 800182e:	b29a      	uxth	r2, r3
 8001830:	f107 010c 	add.w	r1, r7, #12
 8001834:	2332      	movs	r3, #50	; 0x32
 8001836:	480b      	ldr	r0, [pc, #44]	; (8001864 <Lora_Send_Data+0x64>)
 8001838:	f004 fec8 	bl	80065cc <HAL_UART_Transmit>
	osThreadSuspend(readThrottleHandle);
 800183c:	4b0a      	ldr	r3, [pc, #40]	; (8001868 <Lora_Send_Data+0x68>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4618      	mov	r0, r3
 8001842:	f006 fb67 	bl	8007f14 <osThreadSuspend>
	osDelay(200);
 8001846:	20c8      	movs	r0, #200	; 0xc8
 8001848:	f006 fba6 	bl	8007f98 <osDelay>
	osThreadResume(readThrottleHandle);
 800184c:	4b06      	ldr	r3, [pc, #24]	; (8001868 <Lora_Send_Data+0x68>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4618      	mov	r0, r3
 8001852:	f006 fb80 	bl	8007f56 <osThreadResume>



}
 8001856:	bf00      	nop
 8001858:	3770      	adds	r7, #112	; 0x70
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	0800f4ac 	.word	0x0800f4ac
 8001864:	20000344 	.word	0x20000344
 8001868:	20000458 	.word	0x20000458

0800186c <Parse_Recieve_Data>:

void Parse_Recieve_Data(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b086      	sub	sp, #24
 8001870:	af00      	add	r7, sp, #0
	// Find the position of "T" in the array
		bool good = true;
 8001872:	2301      	movs	r3, #1
 8001874:	75fb      	strb	r3, [r7, #23]

	    char *start = strstr(UART1_rxBuffer, "T");
 8001876:	2154      	movs	r1, #84	; 0x54
 8001878:	482a      	ldr	r0, [pc, #168]	; (8001924 <Parse_Recieve_Data+0xb8>)
 800187a:	f00a f964 	bl	800bb46 <strchr>
 800187e:	6138      	str	r0, [r7, #16]

	    // Check if "T" is found
	    if (start != NULL)
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d04a      	beq.n	800191c <Parse_Recieve_Data+0xb0>
	    {
	        // Find the position of the next comma after "S"
	        char *end = strchr(start, ',');
 8001886:	212c      	movs	r1, #44	; 0x2c
 8001888:	6938      	ldr	r0, [r7, #16]
 800188a:	f00a f95c 	bl	800bb46 <strchr>
 800188e:	60f8      	str	r0, [r7, #12]

	        // Check if the comma is found
	        if (end != NULL)
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d042      	beq.n	800191c <Parse_Recieve_Data+0xb0>
	        {

	        	char *error = strchr(receive_data, '-');
 8001896:	212d      	movs	r1, #45	; 0x2d
 8001898:	4823      	ldr	r0, [pc, #140]	; (8001928 <Parse_Recieve_Data+0xbc>)
 800189a:	f00a f954 	bl	800bb46 <strchr>
 800189e:	60b8      	str	r0, [r7, #8]
	        	if (error != NULL)
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <Parse_Recieve_Data+0x3e>
	        	{
	        		good = false;
 80018a6:	2300      	movs	r3, #0
 80018a8:	75fb      	strb	r3, [r7, #23]
	        	}
	        	error = strchr(receive_data, '+');
 80018aa:	212b      	movs	r1, #43	; 0x2b
 80018ac:	481e      	ldr	r0, [pc, #120]	; (8001928 <Parse_Recieve_Data+0xbc>)
 80018ae:	f00a f94a 	bl	800bb46 <strchr>
 80018b2:	60b8      	str	r0, [r7, #8]
	        	if (error != NULL)
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <Parse_Recieve_Data+0x52>
	        	{
	        		good = false;
 80018ba:	2300      	movs	r3, #0
 80018bc:	75fb      	strb	r3, [r7, #23]
	        	}
	        	error = strchr(receive_data, '=');
 80018be:	213d      	movs	r1, #61	; 0x3d
 80018c0:	4819      	ldr	r0, [pc, #100]	; (8001928 <Parse_Recieve_Data+0xbc>)
 80018c2:	f00a f940 	bl	800bb46 <strchr>
 80018c6:	60b8      	str	r0, [r7, #8]
	        	if (error != NULL)
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <Parse_Recieve_Data+0x66>
	        	{
	        		good = false;
 80018ce:	2300      	movs	r3, #0
 80018d0:	75fb      	strb	r3, [r7, #23]
	        	}
	        	error = strchr(receive_data, ',');
 80018d2:	212c      	movs	r1, #44	; 0x2c
 80018d4:	4814      	ldr	r0, [pc, #80]	; (8001928 <Parse_Recieve_Data+0xbc>)
 80018d6:	f00a f936 	bl	800bb46 <strchr>
 80018da:	60b8      	str	r0, [r7, #8]
	        	if (error != NULL)
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <Parse_Recieve_Data+0x7a>
	        	{
	        		good = false;
 80018e2:	2300      	movs	r3, #0
 80018e4:	75fb      	strb	r3, [r7, #23]
	        	}
	        	error = strchr(receive_data, ' ');
 80018e6:	2120      	movs	r1, #32
 80018e8:	480f      	ldr	r0, [pc, #60]	; (8001928 <Parse_Recieve_Data+0xbc>)
 80018ea:	f00a f92c 	bl	800bb46 <strchr>
 80018ee:	60b8      	str	r0, [r7, #8]
	        	if (error != NULL)
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <Parse_Recieve_Data+0x8e>
	        	{
	        		good = false;
 80018f6:	2300      	movs	r3, #0
 80018f8:	75fb      	strb	r3, [r7, #23]
	        	}

	        	if (good)
 80018fa:	7dfb      	ldrb	r3, [r7, #23]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d00d      	beq.n	800191c <Parse_Recieve_Data+0xb0>
	        	{
	        		// Calculate the length of the substring
	        		size_t length = end - start;
 8001900:	68fa      	ldr	r2, [r7, #12]
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	607b      	str	r3, [r7, #4]

	        		// Copy the substring to the buffer
	        		strncpy(receive_data, start, length);
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	6939      	ldr	r1, [r7, #16]
 800190c:	4806      	ldr	r0, [pc, #24]	; (8001928 <Parse_Recieve_Data+0xbc>)
 800190e:	f00a f927 	bl	800bb60 <strncpy>

	        		// Null-terminate the buffer
	        		receive_data[length] = '\0';
 8001912:	4a05      	ldr	r2, [pc, #20]	; (8001928 <Parse_Recieve_Data+0xbc>)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	4413      	add	r3, r2
 8001918:	2200      	movs	r2, #0
 800191a:	701a      	strb	r2, [r3, #0]
	        	}

	        }
	    }
}
 800191c:	bf00      	nop
 800191e:	3718      	adds	r7, #24
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	20000460 	.word	0x20000460
 8001928:	2000047c 	.word	0x2000047c

0800192c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001934:	2001      	movs	r0, #1
 8001936:	f006 fb2f 	bl	8007f98 <osDelay>
 800193a:	e7fb      	b.n	8001934 <StartDefaultTask+0x8>

0800193c <ReadThrottle>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ReadThrottle */
void ReadThrottle(void *argument)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b090      	sub	sp, #64	; 0x40
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ReadThrottle */
  /* Infinite loop */
  char ThrottleMsg[50];
  for(;;)
  {
	HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 25);
 8001944:	2219      	movs	r2, #25
 8001946:	4922      	ldr	r1, [pc, #136]	; (80019d0 <ReadThrottle+0x94>)
 8001948:	4822      	ldr	r0, [pc, #136]	; (80019d4 <ReadThrottle+0x98>)
 800194a:	f004 fec9 	bl	80066e0 <HAL_UART_Receive_IT>
	Parse_Recieve_Data();
 800194e:	f7ff ff8d 	bl	800186c <Parse_Recieve_Data>
	HAL_UART_Transmit(&huart2, receive_data, strlen(receive_data), 25);
 8001952:	4821      	ldr	r0, [pc, #132]	; (80019d8 <ReadThrottle+0x9c>)
 8001954:	f7fe fc8c 	bl	8000270 <strlen>
 8001958:	4603      	mov	r3, r0
 800195a:	b29a      	uxth	r2, r3
 800195c:	2319      	movs	r3, #25
 800195e:	491e      	ldr	r1, [pc, #120]	; (80019d8 <ReadThrottle+0x9c>)
 8001960:	481e      	ldr	r0, [pc, #120]	; (80019dc <ReadThrottle+0xa0>)
 8001962:	f004 fe33 	bl	80065cc <HAL_UART_Transmit>

	if (receive_data[0] == 'T')
 8001966:	4b1c      	ldr	r3, [pc, #112]	; (80019d8 <ReadThrottle+0x9c>)
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	2b54      	cmp	r3, #84	; 0x54
 800196c:	d12c      	bne.n	80019c8 <ReadThrottle+0x8c>
	{
		throttle = atoi(receive_data + 1);
 800196e:	4b1c      	ldr	r3, [pc, #112]	; (80019e0 <ReadThrottle+0xa4>)
 8001970:	4618      	mov	r0, r3
 8001972:	f009 f8b3 	bl	800aadc <atoi>
 8001976:	4603      	mov	r3, r0
 8001978:	4a1a      	ldr	r2, [pc, #104]	; (80019e4 <ReadThrottle+0xa8>)
 800197a:	6013      	str	r3, [r2, #0]
		//throttle -= 40;
		if (throttle < 0)
 800197c:	4b19      	ldr	r3, [pc, #100]	; (80019e4 <ReadThrottle+0xa8>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2b00      	cmp	r3, #0
 8001982:	da02      	bge.n	800198a <ReadThrottle+0x4e>
		{
			throttle = 0;
 8001984:	4b17      	ldr	r3, [pc, #92]	; (80019e4 <ReadThrottle+0xa8>)
 8001986:	2200      	movs	r2, #0
 8001988:	601a      	str	r2, [r3, #0]
		}
		if (throttle < 80)
 800198a:	4b16      	ldr	r3, [pc, #88]	; (80019e4 <ReadThrottle+0xa8>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	2b4f      	cmp	r3, #79	; 0x4f
 8001990:	dc1a      	bgt.n	80019c8 <ReadThrottle+0x8c>
		{
			TIM3->CCR4 =  80 + throttle;
 8001992:	4b14      	ldr	r3, [pc, #80]	; (80019e4 <ReadThrottle+0xa8>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f103 0250 	add.w	r2, r3, #80	; 0x50
 800199a:	4b13      	ldr	r3, [pc, #76]	; (80019e8 <ReadThrottle+0xac>)
 800199c:	641a      	str	r2, [r3, #64]	; 0x40
			sprintf(ThrottleMsg, " Set Throttle to : %i\r\n", throttle);
 800199e:	4b11      	ldr	r3, [pc, #68]	; (80019e4 <ReadThrottle+0xa8>)
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	f107 030c 	add.w	r3, r7, #12
 80019a6:	4911      	ldr	r1, [pc, #68]	; (80019ec <ReadThrottle+0xb0>)
 80019a8:	4618      	mov	r0, r3
 80019aa:	f00a f861 	bl	800ba70 <siprintf>
			HAL_UART_Transmit(&huart2, ThrottleMsg, strlen(ThrottleMsg), I2C_DELAY);
 80019ae:	f107 030c 	add.w	r3, r7, #12
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7fe fc5c 	bl	8000270 <strlen>
 80019b8:	4603      	mov	r3, r0
 80019ba:	b29a      	uxth	r2, r3
 80019bc:	f107 010c 	add.w	r1, r7, #12
 80019c0:	2332      	movs	r3, #50	; 0x32
 80019c2:	4806      	ldr	r0, [pc, #24]	; (80019dc <ReadThrottle+0xa0>)
 80019c4:	f004 fe02 	bl	80065cc <HAL_UART_Transmit>
		}
	}
    osDelay(1);
 80019c8:	2001      	movs	r0, #1
 80019ca:	f006 fae5 	bl	8007f98 <osDelay>
	HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 25);
 80019ce:	e7b9      	b.n	8001944 <ReadThrottle+0x8>
 80019d0:	20000460 	.word	0x20000460
 80019d4:	20000344 	.word	0x20000344
 80019d8:	2000047c 	.word	0x2000047c
 80019dc:	200003cc 	.word	0x200003cc
 80019e0:	2000047d 	.word	0x2000047d
 80019e4:	20000480 	.word	0x20000480
 80019e8:	40000400 	.word	0x40000400
 80019ec:	0800f4c0 	.word	0x0800f4c0

080019f0 <SendSpeed>:
* @retval None
*/
/* USER CODE END Header_SendSpeed */
void SendSpeed(void *argument)

{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SendSpeed */
  /* Infinite loop */
  for(;;)
  {
	// Calculate Speed
	char Speed[4] = "S20";
 80019f8:	4b05      	ldr	r3, [pc, #20]	; (8001a10 <SendSpeed+0x20>)
 80019fa:	60fb      	str	r3, [r7, #12]
	Lora_Send_Data(Speed);
 80019fc:	f107 030c 	add.w	r3, r7, #12
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7ff fefd 	bl	8001800 <Lora_Send_Data>
    osDelay(1000);
 8001a06:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a0a:	f006 fac5 	bl	8007f98 <osDelay>
  {
 8001a0e:	e7f3      	b.n	80019f8 <SendSpeed+0x8>
 8001a10:	00303253 	.word	0x00303253

08001a14 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a04      	ldr	r2, [pc, #16]	; (8001a34 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d101      	bne.n	8001a2a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001a26:	f000 fbe5 	bl	80021f4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001a2a:	bf00      	nop
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	40001000 	.word	0x40001000

08001a38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a3c:	b672      	cpsid	i
}
 8001a3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  if (throttle > 0)
 8001a40:	4b06      	ldr	r3, [pc, #24]	; (8001a5c <Error_Handler+0x24>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	ddfb      	ble.n	8001a40 <Error_Handler+0x8>
	  {
		  throttle--;
 8001a48:	4b04      	ldr	r3, [pc, #16]	; (8001a5c <Error_Handler+0x24>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	3b01      	subs	r3, #1
 8001a4e:	4a03      	ldr	r2, [pc, #12]	; (8001a5c <Error_Handler+0x24>)
 8001a50:	6013      	str	r3, [r2, #0]
		  HAL_Delay(50);
 8001a52:	2032      	movs	r0, #50	; 0x32
 8001a54:	f000 fbee 	bl	8002234 <HAL_Delay>
	  if (throttle > 0)
 8001a58:	e7f2      	b.n	8001a40 <Error_Handler+0x8>
 8001a5a:	bf00      	nop
 8001a5c:	20000480 	.word	0x20000480

08001a60 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a66:	4b11      	ldr	r3, [pc, #68]	; (8001aac <HAL_MspInit+0x4c>)
 8001a68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a6a:	4a10      	ldr	r2, [pc, #64]	; (8001aac <HAL_MspInit+0x4c>)
 8001a6c:	f043 0301 	orr.w	r3, r3, #1
 8001a70:	6613      	str	r3, [r2, #96]	; 0x60
 8001a72:	4b0e      	ldr	r3, [pc, #56]	; (8001aac <HAL_MspInit+0x4c>)
 8001a74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a76:	f003 0301 	and.w	r3, r3, #1
 8001a7a:	607b      	str	r3, [r7, #4]
 8001a7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a7e:	4b0b      	ldr	r3, [pc, #44]	; (8001aac <HAL_MspInit+0x4c>)
 8001a80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a82:	4a0a      	ldr	r2, [pc, #40]	; (8001aac <HAL_MspInit+0x4c>)
 8001a84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a88:	6593      	str	r3, [r2, #88]	; 0x58
 8001a8a:	4b08      	ldr	r3, [pc, #32]	; (8001aac <HAL_MspInit+0x4c>)
 8001a8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a92:	603b      	str	r3, [r7, #0]
 8001a94:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a96:	2200      	movs	r2, #0
 8001a98:	210f      	movs	r1, #15
 8001a9a:	f06f 0001 	mvn.w	r0, #1
 8001a9e:	f001 fc49 	bl	8003334 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aa2:	bf00      	nop
 8001aa4:	3708      	adds	r7, #8
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	40021000 	.word	0x40021000

08001ab0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b0ac      	sub	sp, #176	; 0xb0
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]
 8001ac0:	605a      	str	r2, [r3, #4]
 8001ac2:	609a      	str	r2, [r3, #8]
 8001ac4:	60da      	str	r2, [r3, #12]
 8001ac6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ac8:	f107 0314 	add.w	r3, r7, #20
 8001acc:	2288      	movs	r2, #136	; 0x88
 8001ace:	2100      	movs	r1, #0
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f00a f830 	bl	800bb36 <memset>
  if(hadc->Instance==ADC1)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a27      	ldr	r2, [pc, #156]	; (8001b78 <HAL_ADC_MspInit+0xc8>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d146      	bne.n	8001b6e <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001ae0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001ae4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001ae6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001aea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001aee:	2302      	movs	r3, #2
 8001af0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001af2:	2301      	movs	r3, #1
 8001af4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001af6:	2308      	movs	r3, #8
 8001af8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001afa:	2307      	movs	r3, #7
 8001afc:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001afe:	2302      	movs	r3, #2
 8001b00:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001b02:	2302      	movs	r3, #2
 8001b04:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001b06:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b0a:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b0c:	f107 0314 	add.w	r3, r7, #20
 8001b10:	4618      	mov	r0, r3
 8001b12:	f002 fe43 	bl	800479c <HAL_RCCEx_PeriphCLKConfig>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001b1c:	f7ff ff8c 	bl	8001a38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001b20:	4b16      	ldr	r3, [pc, #88]	; (8001b7c <HAL_ADC_MspInit+0xcc>)
 8001b22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b24:	4a15      	ldr	r2, [pc, #84]	; (8001b7c <HAL_ADC_MspInit+0xcc>)
 8001b26:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001b2a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b2c:	4b13      	ldr	r3, [pc, #76]	; (8001b7c <HAL_ADC_MspInit+0xcc>)
 8001b2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b30:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001b34:	613b      	str	r3, [r7, #16]
 8001b36:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b38:	4b10      	ldr	r3, [pc, #64]	; (8001b7c <HAL_ADC_MspInit+0xcc>)
 8001b3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b3c:	4a0f      	ldr	r2, [pc, #60]	; (8001b7c <HAL_ADC_MspInit+0xcc>)
 8001b3e:	f043 0304 	orr.w	r3, r3, #4
 8001b42:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b44:	4b0d      	ldr	r3, [pc, #52]	; (8001b7c <HAL_ADC_MspInit+0xcc>)
 8001b46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b48:	f003 0304 	and.w	r3, r3, #4
 8001b4c:	60fb      	str	r3, [r7, #12]
 8001b4e:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b50:	2301      	movs	r3, #1
 8001b52:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001b56:	230b      	movs	r3, #11
 8001b58:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b62:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b66:	4619      	mov	r1, r3
 8001b68:	4805      	ldr	r0, [pc, #20]	; (8001b80 <HAL_ADC_MspInit+0xd0>)
 8001b6a:	f001 fc8d 	bl	8003488 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001b6e:	bf00      	nop
 8001b70:	37b0      	adds	r7, #176	; 0xb0
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	50040000 	.word	0x50040000
 8001b7c:	40021000 	.word	0x40021000
 8001b80:	48000800 	.word	0x48000800

08001b84 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b0ac      	sub	sp, #176	; 0xb0
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b8c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	605a      	str	r2, [r3, #4]
 8001b96:	609a      	str	r2, [r3, #8]
 8001b98:	60da      	str	r2, [r3, #12]
 8001b9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b9c:	f107 0314 	add.w	r3, r7, #20
 8001ba0:	2288      	movs	r2, #136	; 0x88
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f009 ffc6 	bl	800bb36 <memset>
  if(hi2c->Instance==I2C1)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a21      	ldr	r2, [pc, #132]	; (8001c34 <HAL_I2C_MspInit+0xb0>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d13b      	bne.n	8001c2c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001bb4:	2340      	movs	r3, #64	; 0x40
 8001bb6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bbc:	f107 0314 	add.w	r3, r7, #20
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f002 fdeb 	bl	800479c <HAL_RCCEx_PeriphCLKConfig>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001bcc:	f7ff ff34 	bl	8001a38 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bd0:	4b19      	ldr	r3, [pc, #100]	; (8001c38 <HAL_I2C_MspInit+0xb4>)
 8001bd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bd4:	4a18      	ldr	r2, [pc, #96]	; (8001c38 <HAL_I2C_MspInit+0xb4>)
 8001bd6:	f043 0302 	orr.w	r3, r3, #2
 8001bda:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bdc:	4b16      	ldr	r3, [pc, #88]	; (8001c38 <HAL_I2C_MspInit+0xb4>)
 8001bde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001be0:	f003 0302 	and.w	r3, r3, #2
 8001be4:	613b      	str	r3, [r7, #16]
 8001be6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001be8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001bec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bf0:	2312      	movs	r3, #18
 8001bf2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c02:	2304      	movs	r3, #4
 8001c04:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c08:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	480b      	ldr	r0, [pc, #44]	; (8001c3c <HAL_I2C_MspInit+0xb8>)
 8001c10:	f001 fc3a 	bl	8003488 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c14:	4b08      	ldr	r3, [pc, #32]	; (8001c38 <HAL_I2C_MspInit+0xb4>)
 8001c16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c18:	4a07      	ldr	r2, [pc, #28]	; (8001c38 <HAL_I2C_MspInit+0xb4>)
 8001c1a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c1e:	6593      	str	r3, [r2, #88]	; 0x58
 8001c20:	4b05      	ldr	r3, [pc, #20]	; (8001c38 <HAL_I2C_MspInit+0xb4>)
 8001c22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c28:	60fb      	str	r3, [r7, #12]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c2c:	bf00      	nop
 8001c2e:	37b0      	adds	r7, #176	; 0xb0
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	40005400 	.word	0x40005400
 8001c38:	40021000 	.word	0x40021000
 8001c3c:	48000400 	.word	0x48000400

08001c40 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b085      	sub	sp, #20
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c50:	d10c      	bne.n	8001c6c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c52:	4b12      	ldr	r3, [pc, #72]	; (8001c9c <HAL_TIM_Base_MspInit+0x5c>)
 8001c54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c56:	4a11      	ldr	r2, [pc, #68]	; (8001c9c <HAL_TIM_Base_MspInit+0x5c>)
 8001c58:	f043 0301 	orr.w	r3, r3, #1
 8001c5c:	6593      	str	r3, [r2, #88]	; 0x58
 8001c5e:	4b0f      	ldr	r3, [pc, #60]	; (8001c9c <HAL_TIM_Base_MspInit+0x5c>)
 8001c60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c62:	f003 0301 	and.w	r3, r3, #1
 8001c66:	60fb      	str	r3, [r7, #12]
 8001c68:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001c6a:	e010      	b.n	8001c8e <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a0b      	ldr	r2, [pc, #44]	; (8001ca0 <HAL_TIM_Base_MspInit+0x60>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d10b      	bne.n	8001c8e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c76:	4b09      	ldr	r3, [pc, #36]	; (8001c9c <HAL_TIM_Base_MspInit+0x5c>)
 8001c78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c7a:	4a08      	ldr	r2, [pc, #32]	; (8001c9c <HAL_TIM_Base_MspInit+0x5c>)
 8001c7c:	f043 0302 	orr.w	r3, r3, #2
 8001c80:	6593      	str	r3, [r2, #88]	; 0x58
 8001c82:	4b06      	ldr	r3, [pc, #24]	; (8001c9c <HAL_TIM_Base_MspInit+0x5c>)
 8001c84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c86:	f003 0302 	and.w	r3, r3, #2
 8001c8a:	60bb      	str	r3, [r7, #8]
 8001c8c:	68bb      	ldr	r3, [r7, #8]
}
 8001c8e:	bf00      	nop
 8001c90:	3714      	adds	r7, #20
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	40021000 	.word	0x40021000
 8001ca0:	40000400 	.word	0x40000400

08001ca4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b088      	sub	sp, #32
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cac:	f107 030c 	add.w	r3, r7, #12
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	605a      	str	r2, [r3, #4]
 8001cb6:	609a      	str	r2, [r3, #8]
 8001cb8:	60da      	str	r2, [r3, #12]
 8001cba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a11      	ldr	r2, [pc, #68]	; (8001d08 <HAL_TIM_MspPostInit+0x64>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d11c      	bne.n	8001d00 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cc6:	4b11      	ldr	r3, [pc, #68]	; (8001d0c <HAL_TIM_MspPostInit+0x68>)
 8001cc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cca:	4a10      	ldr	r2, [pc, #64]	; (8001d0c <HAL_TIM_MspPostInit+0x68>)
 8001ccc:	f043 0304 	orr.w	r3, r3, #4
 8001cd0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cd2:	4b0e      	ldr	r3, [pc, #56]	; (8001d0c <HAL_TIM_MspPostInit+0x68>)
 8001cd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cd6:	f003 0304 	and.w	r3, r3, #4
 8001cda:	60bb      	str	r3, [r7, #8]
 8001cdc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001cde:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ce2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cec:	2300      	movs	r3, #0
 8001cee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cf4:	f107 030c 	add.w	r3, r7, #12
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4805      	ldr	r0, [pc, #20]	; (8001d10 <HAL_TIM_MspPostInit+0x6c>)
 8001cfc:	f001 fbc4 	bl	8003488 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001d00:	bf00      	nop
 8001d02:	3720      	adds	r7, #32
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	40000400 	.word	0x40000400
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	48000800 	.word	0x48000800

08001d14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b0ae      	sub	sp, #184	; 0xb8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]
 8001d24:	605a      	str	r2, [r3, #4]
 8001d26:	609a      	str	r2, [r3, #8]
 8001d28:	60da      	str	r2, [r3, #12]
 8001d2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d2c:	f107 031c 	add.w	r3, r7, #28
 8001d30:	2288      	movs	r2, #136	; 0x88
 8001d32:	2100      	movs	r1, #0
 8001d34:	4618      	mov	r0, r3
 8001d36:	f009 fefe 	bl	800bb36 <memset>
  if(huart->Instance==USART1)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a47      	ldr	r2, [pc, #284]	; (8001e5c <HAL_UART_MspInit+0x148>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d145      	bne.n	8001dd0 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001d44:	2301      	movs	r3, #1
 8001d46:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d4c:	f107 031c 	add.w	r3, r7, #28
 8001d50:	4618      	mov	r0, r3
 8001d52:	f002 fd23 	bl	800479c <HAL_RCCEx_PeriphCLKConfig>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d5c:	f7ff fe6c 	bl	8001a38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d60:	4b3f      	ldr	r3, [pc, #252]	; (8001e60 <HAL_UART_MspInit+0x14c>)
 8001d62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d64:	4a3e      	ldr	r2, [pc, #248]	; (8001e60 <HAL_UART_MspInit+0x14c>)
 8001d66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d6a:	6613      	str	r3, [r2, #96]	; 0x60
 8001d6c:	4b3c      	ldr	r3, [pc, #240]	; (8001e60 <HAL_UART_MspInit+0x14c>)
 8001d6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d74:	61bb      	str	r3, [r7, #24]
 8001d76:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d78:	4b39      	ldr	r3, [pc, #228]	; (8001e60 <HAL_UART_MspInit+0x14c>)
 8001d7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d7c:	4a38      	ldr	r2, [pc, #224]	; (8001e60 <HAL_UART_MspInit+0x14c>)
 8001d7e:	f043 0301 	orr.w	r3, r3, #1
 8001d82:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d84:	4b36      	ldr	r3, [pc, #216]	; (8001e60 <HAL_UART_MspInit+0x14c>)
 8001d86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d88:	f003 0301 	and.w	r3, r3, #1
 8001d8c:	617b      	str	r3, [r7, #20]
 8001d8e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001d90:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001d94:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d98:	2302      	movs	r3, #2
 8001d9a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da4:	2303      	movs	r3, #3
 8001da6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001daa:	2307      	movs	r3, #7
 8001dac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001db4:	4619      	mov	r1, r3
 8001db6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dba:	f001 fb65 	bl	8003488 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	2105      	movs	r1, #5
 8001dc2:	2025      	movs	r0, #37	; 0x25
 8001dc4:	f001 fab6 	bl	8003334 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001dc8:	2025      	movs	r0, #37	; 0x25
 8001dca:	f001 facf 	bl	800336c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001dce:	e040      	b.n	8001e52 <HAL_UART_MspInit+0x13e>
  else if(huart->Instance==USART2)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a23      	ldr	r2, [pc, #140]	; (8001e64 <HAL_UART_MspInit+0x150>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d13b      	bne.n	8001e52 <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001dda:	2302      	movs	r3, #2
 8001ddc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001dde:	2300      	movs	r3, #0
 8001de0:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001de2:	f107 031c 	add.w	r3, r7, #28
 8001de6:	4618      	mov	r0, r3
 8001de8:	f002 fcd8 	bl	800479c <HAL_RCCEx_PeriphCLKConfig>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <HAL_UART_MspInit+0xe2>
      Error_Handler();
 8001df2:	f7ff fe21 	bl	8001a38 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001df6:	4b1a      	ldr	r3, [pc, #104]	; (8001e60 <HAL_UART_MspInit+0x14c>)
 8001df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dfa:	4a19      	ldr	r2, [pc, #100]	; (8001e60 <HAL_UART_MspInit+0x14c>)
 8001dfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e00:	6593      	str	r3, [r2, #88]	; 0x58
 8001e02:	4b17      	ldr	r3, [pc, #92]	; (8001e60 <HAL_UART_MspInit+0x14c>)
 8001e04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e0a:	613b      	str	r3, [r7, #16]
 8001e0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e0e:	4b14      	ldr	r3, [pc, #80]	; (8001e60 <HAL_UART_MspInit+0x14c>)
 8001e10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e12:	4a13      	ldr	r2, [pc, #76]	; (8001e60 <HAL_UART_MspInit+0x14c>)
 8001e14:	f043 0301 	orr.w	r3, r3, #1
 8001e18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e1a:	4b11      	ldr	r3, [pc, #68]	; (8001e60 <HAL_UART_MspInit+0x14c>)
 8001e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e1e:	f003 0301 	and.w	r3, r3, #1
 8001e22:	60fb      	str	r3, [r7, #12]
 8001e24:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e26:	230c      	movs	r3, #12
 8001e28:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e32:	2300      	movs	r3, #0
 8001e34:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e3e:	2307      	movs	r3, #7
 8001e40:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e44:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001e48:	4619      	mov	r1, r3
 8001e4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e4e:	f001 fb1b 	bl	8003488 <HAL_GPIO_Init>
}
 8001e52:	bf00      	nop
 8001e54:	37b8      	adds	r7, #184	; 0xb8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	40013800 	.word	0x40013800
 8001e60:	40021000 	.word	0x40021000
 8001e64:	40004400 	.word	0x40004400

08001e68 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b08e      	sub	sp, #56	; 0x38
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001e70:	2300      	movs	r3, #0
 8001e72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001e76:	4b34      	ldr	r3, [pc, #208]	; (8001f48 <HAL_InitTick+0xe0>)
 8001e78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e7a:	4a33      	ldr	r2, [pc, #204]	; (8001f48 <HAL_InitTick+0xe0>)
 8001e7c:	f043 0310 	orr.w	r3, r3, #16
 8001e80:	6593      	str	r3, [r2, #88]	; 0x58
 8001e82:	4b31      	ldr	r3, [pc, #196]	; (8001f48 <HAL_InitTick+0xe0>)
 8001e84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e86:	f003 0310 	and.w	r3, r3, #16
 8001e8a:	60fb      	str	r3, [r7, #12]
 8001e8c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e8e:	f107 0210 	add.w	r2, r7, #16
 8001e92:	f107 0314 	add.w	r3, r7, #20
 8001e96:	4611      	mov	r1, r2
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f002 fbed 	bl	8004678 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001e9e:	6a3b      	ldr	r3, [r7, #32]
 8001ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001ea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d103      	bne.n	8001eb0 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001ea8:	f002 fbba 	bl	8004620 <HAL_RCC_GetPCLK1Freq>
 8001eac:	6378      	str	r0, [r7, #52]	; 0x34
 8001eae:	e004      	b.n	8001eba <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001eb0:	f002 fbb6 	bl	8004620 <HAL_RCC_GetPCLK1Freq>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ebc:	4a23      	ldr	r2, [pc, #140]	; (8001f4c <HAL_InitTick+0xe4>)
 8001ebe:	fba2 2303 	umull	r2, r3, r2, r3
 8001ec2:	0c9b      	lsrs	r3, r3, #18
 8001ec4:	3b01      	subs	r3, #1
 8001ec6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001ec8:	4b21      	ldr	r3, [pc, #132]	; (8001f50 <HAL_InitTick+0xe8>)
 8001eca:	4a22      	ldr	r2, [pc, #136]	; (8001f54 <HAL_InitTick+0xec>)
 8001ecc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001ece:	4b20      	ldr	r3, [pc, #128]	; (8001f50 <HAL_InitTick+0xe8>)
 8001ed0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ed4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001ed6:	4a1e      	ldr	r2, [pc, #120]	; (8001f50 <HAL_InitTick+0xe8>)
 8001ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001eda:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001edc:	4b1c      	ldr	r3, [pc, #112]	; (8001f50 <HAL_InitTick+0xe8>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ee2:	4b1b      	ldr	r3, [pc, #108]	; (8001f50 <HAL_InitTick+0xe8>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ee8:	4b19      	ldr	r3, [pc, #100]	; (8001f50 <HAL_InitTick+0xe8>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001eee:	4818      	ldr	r0, [pc, #96]	; (8001f50 <HAL_InitTick+0xe8>)
 8001ef0:	f003 f910 	bl	8005114 <HAL_TIM_Base_Init>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001efa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d11b      	bne.n	8001f3a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001f02:	4813      	ldr	r0, [pc, #76]	; (8001f50 <HAL_InitTick+0xe8>)
 8001f04:	f003 f95e 	bl	80051c4 <HAL_TIM_Base_Start_IT>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001f0e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d111      	bne.n	8001f3a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001f16:	2036      	movs	r0, #54	; 0x36
 8001f18:	f001 fa28 	bl	800336c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2b0f      	cmp	r3, #15
 8001f20:	d808      	bhi.n	8001f34 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001f22:	2200      	movs	r2, #0
 8001f24:	6879      	ldr	r1, [r7, #4]
 8001f26:	2036      	movs	r0, #54	; 0x36
 8001f28:	f001 fa04 	bl	8003334 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f2c:	4a0a      	ldr	r2, [pc, #40]	; (8001f58 <HAL_InitTick+0xf0>)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6013      	str	r3, [r2, #0]
 8001f32:	e002      	b.n	8001f3a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001f3a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3738      	adds	r7, #56	; 0x38
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	431bde83 	.word	0x431bde83
 8001f50:	20000484 	.word	0x20000484
 8001f54:	40001000 	.word	0x40001000
 8001f58:	20000004 	.word	0x20000004

08001f5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f60:	e7fe      	b.n	8001f60 <NMI_Handler+0x4>

08001f62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f62:	b480      	push	{r7}
 8001f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f66:	e7fe      	b.n	8001f66 <HardFault_Handler+0x4>

08001f68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f6c:	e7fe      	b.n	8001f6c <MemManage_Handler+0x4>

08001f6e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f6e:	b480      	push	{r7}
 8001f70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f72:	e7fe      	b.n	8001f72 <BusFault_Handler+0x4>

08001f74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f78:	e7fe      	b.n	8001f78 <UsageFault_Handler+0x4>

08001f7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f7e:	bf00      	nop
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001f8c:	4802      	ldr	r0, [pc, #8]	; (8001f98 <USART1_IRQHandler+0x10>)
 8001f8e:	f004 fbf3 	bl	8006778 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001f92:	bf00      	nop
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	20000344 	.word	0x20000344

08001f9c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001fa0:	4802      	ldr	r0, [pc, #8]	; (8001fac <TIM6_DAC_IRQHandler+0x10>)
 8001fa2:	f003 fae7 	bl	8005574 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001fa6:	bf00      	nop
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	20000484 	.word	0x20000484

08001fb0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  return 1;
 8001fb4:	2301      	movs	r3, #1
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr

08001fc0 <_kill>:

int _kill(int pid, int sig)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fca:	f009 fe7d 	bl	800bcc8 <__errno>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2216      	movs	r2, #22
 8001fd2:	601a      	str	r2, [r3, #0]
  return -1;
 8001fd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <_exit>:

void _exit (int status)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fe8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f7ff ffe7 	bl	8001fc0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ff2:	e7fe      	b.n	8001ff2 <_exit+0x12>

08001ff4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b086      	sub	sp, #24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	60f8      	str	r0, [r7, #12]
 8001ffc:	60b9      	str	r1, [r7, #8]
 8001ffe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002000:	2300      	movs	r3, #0
 8002002:	617b      	str	r3, [r7, #20]
 8002004:	e00a      	b.n	800201c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002006:	f3af 8000 	nop.w
 800200a:	4601      	mov	r1, r0
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	1c5a      	adds	r2, r3, #1
 8002010:	60ba      	str	r2, [r7, #8]
 8002012:	b2ca      	uxtb	r2, r1
 8002014:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	3301      	adds	r3, #1
 800201a:	617b      	str	r3, [r7, #20]
 800201c:	697a      	ldr	r2, [r7, #20]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	429a      	cmp	r2, r3
 8002022:	dbf0      	blt.n	8002006 <_read+0x12>
  }

  return len;
 8002024:	687b      	ldr	r3, [r7, #4]
}
 8002026:	4618      	mov	r0, r3
 8002028:	3718      	adds	r7, #24
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}

0800202e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	b086      	sub	sp, #24
 8002032:	af00      	add	r7, sp, #0
 8002034:	60f8      	str	r0, [r7, #12]
 8002036:	60b9      	str	r1, [r7, #8]
 8002038:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800203a:	2300      	movs	r3, #0
 800203c:	617b      	str	r3, [r7, #20]
 800203e:	e009      	b.n	8002054 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	1c5a      	adds	r2, r3, #1
 8002044:	60ba      	str	r2, [r7, #8]
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	4618      	mov	r0, r3
 800204a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	3301      	adds	r3, #1
 8002052:	617b      	str	r3, [r7, #20]
 8002054:	697a      	ldr	r2, [r7, #20]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	429a      	cmp	r2, r3
 800205a:	dbf1      	blt.n	8002040 <_write+0x12>
  }
  return len;
 800205c:	687b      	ldr	r3, [r7, #4]
}
 800205e:	4618      	mov	r0, r3
 8002060:	3718      	adds	r7, #24
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}

08002066 <_close>:

int _close(int file)
{
 8002066:	b480      	push	{r7}
 8002068:	b083      	sub	sp, #12
 800206a:	af00      	add	r7, sp, #0
 800206c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800206e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002072:	4618      	mov	r0, r3
 8002074:	370c      	adds	r7, #12
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr

0800207e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800207e:	b480      	push	{r7}
 8002080:	b083      	sub	sp, #12
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
 8002086:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800208e:	605a      	str	r2, [r3, #4]
  return 0;
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr

0800209e <_isatty>:

int _isatty(int file)
{
 800209e:	b480      	push	{r7}
 80020a0:	b083      	sub	sp, #12
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020a6:	2301      	movs	r3, #1
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b085      	sub	sp, #20
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	60f8      	str	r0, [r7, #12]
 80020bc:	60b9      	str	r1, [r7, #8]
 80020be:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3714      	adds	r7, #20
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
	...

080020d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b086      	sub	sp, #24
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020d8:	4a14      	ldr	r2, [pc, #80]	; (800212c <_sbrk+0x5c>)
 80020da:	4b15      	ldr	r3, [pc, #84]	; (8002130 <_sbrk+0x60>)
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020e4:	4b13      	ldr	r3, [pc, #76]	; (8002134 <_sbrk+0x64>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d102      	bne.n	80020f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020ec:	4b11      	ldr	r3, [pc, #68]	; (8002134 <_sbrk+0x64>)
 80020ee:	4a12      	ldr	r2, [pc, #72]	; (8002138 <_sbrk+0x68>)
 80020f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020f2:	4b10      	ldr	r3, [pc, #64]	; (8002134 <_sbrk+0x64>)
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4413      	add	r3, r2
 80020fa:	693a      	ldr	r2, [r7, #16]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d207      	bcs.n	8002110 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002100:	f009 fde2 	bl	800bcc8 <__errno>
 8002104:	4603      	mov	r3, r0
 8002106:	220c      	movs	r2, #12
 8002108:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800210a:	f04f 33ff 	mov.w	r3, #4294967295
 800210e:	e009      	b.n	8002124 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002110:	4b08      	ldr	r3, [pc, #32]	; (8002134 <_sbrk+0x64>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002116:	4b07      	ldr	r3, [pc, #28]	; (8002134 <_sbrk+0x64>)
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4413      	add	r3, r2
 800211e:	4a05      	ldr	r2, [pc, #20]	; (8002134 <_sbrk+0x64>)
 8002120:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002122:	68fb      	ldr	r3, [r7, #12]
}
 8002124:	4618      	mov	r0, r3
 8002126:	3718      	adds	r7, #24
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	20018000 	.word	0x20018000
 8002130:	00000400 	.word	0x00000400
 8002134:	200004d0 	.word	0x200004d0
 8002138:	20001fc8 	.word	0x20001fc8

0800213c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002140:	4b06      	ldr	r3, [pc, #24]	; (800215c <SystemInit+0x20>)
 8002142:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002146:	4a05      	ldr	r2, [pc, #20]	; (800215c <SystemInit+0x20>)
 8002148:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800214c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002150:	bf00      	nop
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	e000ed00 	.word	0xe000ed00

08002160 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002160:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002198 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002164:	f7ff ffea 	bl	800213c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002168:	480c      	ldr	r0, [pc, #48]	; (800219c <LoopForever+0x6>)
  ldr r1, =_edata
 800216a:	490d      	ldr	r1, [pc, #52]	; (80021a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800216c:	4a0d      	ldr	r2, [pc, #52]	; (80021a4 <LoopForever+0xe>)
  movs r3, #0
 800216e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002170:	e002      	b.n	8002178 <LoopCopyDataInit>

08002172 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002172:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002174:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002176:	3304      	adds	r3, #4

08002178 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002178:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800217a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800217c:	d3f9      	bcc.n	8002172 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800217e:	4a0a      	ldr	r2, [pc, #40]	; (80021a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002180:	4c0a      	ldr	r4, [pc, #40]	; (80021ac <LoopForever+0x16>)
  movs r3, #0
 8002182:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002184:	e001      	b.n	800218a <LoopFillZerobss>

08002186 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002186:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002188:	3204      	adds	r2, #4

0800218a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800218a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800218c:	d3fb      	bcc.n	8002186 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800218e:	f009 fda1 	bl	800bcd4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002192:	f7fe ff2d 	bl	8000ff0 <main>

08002196 <LoopForever>:

LoopForever:
    b LoopForever
 8002196:	e7fe      	b.n	8002196 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002198:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800219c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021a0:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80021a4:	0800f9e0 	.word	0x0800f9e0
  ldr r2, =_sbss
 80021a8:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80021ac:	20001fc4 	.word	0x20001fc4

080021b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80021b0:	e7fe      	b.n	80021b0 <ADC1_2_IRQHandler>
	...

080021b4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80021ba:	2300      	movs	r3, #0
 80021bc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021be:	4b0c      	ldr	r3, [pc, #48]	; (80021f0 <HAL_Init+0x3c>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a0b      	ldr	r2, [pc, #44]	; (80021f0 <HAL_Init+0x3c>)
 80021c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021c8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021ca:	2003      	movs	r0, #3
 80021cc:	f001 f8a7 	bl	800331e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80021d0:	200f      	movs	r0, #15
 80021d2:	f7ff fe49 	bl	8001e68 <HAL_InitTick>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d002      	beq.n	80021e2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	71fb      	strb	r3, [r7, #7]
 80021e0:	e001      	b.n	80021e6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80021e2:	f7ff fc3d 	bl	8001a60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80021e6:	79fb      	ldrb	r3, [r7, #7]
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	40022000 	.word	0x40022000

080021f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80021f8:	4b06      	ldr	r3, [pc, #24]	; (8002214 <HAL_IncTick+0x20>)
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	461a      	mov	r2, r3
 80021fe:	4b06      	ldr	r3, [pc, #24]	; (8002218 <HAL_IncTick+0x24>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4413      	add	r3, r2
 8002204:	4a04      	ldr	r2, [pc, #16]	; (8002218 <HAL_IncTick+0x24>)
 8002206:	6013      	str	r3, [r2, #0]
}
 8002208:	bf00      	nop
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	20000008 	.word	0x20000008
 8002218:	200004d4 	.word	0x200004d4

0800221c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  return uwTick;
 8002220:	4b03      	ldr	r3, [pc, #12]	; (8002230 <HAL_GetTick+0x14>)
 8002222:	681b      	ldr	r3, [r3, #0]
}
 8002224:	4618      	mov	r0, r3
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	200004d4 	.word	0x200004d4

08002234 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800223c:	f7ff ffee 	bl	800221c <HAL_GetTick>
 8002240:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800224c:	d005      	beq.n	800225a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800224e:	4b0a      	ldr	r3, [pc, #40]	; (8002278 <HAL_Delay+0x44>)
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	461a      	mov	r2, r3
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	4413      	add	r3, r2
 8002258:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800225a:	bf00      	nop
 800225c:	f7ff ffde 	bl	800221c <HAL_GetTick>
 8002260:	4602      	mov	r2, r0
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	68fa      	ldr	r2, [r7, #12]
 8002268:	429a      	cmp	r2, r3
 800226a:	d8f7      	bhi.n	800225c <HAL_Delay+0x28>
  {
  }
}
 800226c:	bf00      	nop
 800226e:	bf00      	nop
 8002270:	3710      	adds	r7, #16
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000008 	.word	0x20000008

0800227c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	431a      	orrs	r2, r3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	609a      	str	r2, [r3, #8]
}
 8002296:	bf00      	nop
 8002298:	370c      	adds	r7, #12
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr

080022a2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80022a2:	b480      	push	{r7}
 80022a4:	b083      	sub	sp, #12
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	6078      	str	r0, [r7, #4]
 80022aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	431a      	orrs	r2, r3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	609a      	str	r2, [r3, #8]
}
 80022bc:	bf00      	nop
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80022d8:	4618      	mov	r0, r3
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b087      	sub	sp, #28
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	60f8      	str	r0, [r7, #12]
 80022ec:	60b9      	str	r1, [r7, #8]
 80022ee:	607a      	str	r2, [r7, #4]
 80022f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	3360      	adds	r3, #96	; 0x60
 80022f6:	461a      	mov	r2, r3
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	009b      	lsls	r3, r3, #2
 80022fc:	4413      	add	r3, r2
 80022fe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	4b08      	ldr	r3, [pc, #32]	; (8002328 <LL_ADC_SetOffset+0x44>)
 8002306:	4013      	ands	r3, r2
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800230e:	683a      	ldr	r2, [r7, #0]
 8002310:	430a      	orrs	r2, r1
 8002312:	4313      	orrs	r3, r2
 8002314:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800231c:	bf00      	nop
 800231e:	371c      	adds	r7, #28
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr
 8002328:	03fff000 	.word	0x03fff000

0800232c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800232c:	b480      	push	{r7}
 800232e:	b085      	sub	sp, #20
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	3360      	adds	r3, #96	; 0x60
 800233a:	461a      	mov	r2, r3
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	4413      	add	r3, r2
 8002342:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800234c:	4618      	mov	r0, r3
 800234e:	3714      	adds	r7, #20
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr

08002358 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002358:	b480      	push	{r7}
 800235a:	b087      	sub	sp, #28
 800235c:	af00      	add	r7, sp, #0
 800235e:	60f8      	str	r0, [r7, #12]
 8002360:	60b9      	str	r1, [r7, #8]
 8002362:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	3360      	adds	r3, #96	; 0x60
 8002368:	461a      	mov	r2, r3
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	4413      	add	r3, r2
 8002370:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	431a      	orrs	r2, r3
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002382:	bf00      	nop
 8002384:	371c      	adds	r7, #28
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr

0800238e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800238e:	b480      	push	{r7}
 8002390:	b087      	sub	sp, #28
 8002392:	af00      	add	r7, sp, #0
 8002394:	60f8      	str	r0, [r7, #12]
 8002396:	60b9      	str	r1, [r7, #8]
 8002398:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	3330      	adds	r3, #48	; 0x30
 800239e:	461a      	mov	r2, r3
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	0a1b      	lsrs	r3, r3, #8
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	f003 030c 	and.w	r3, r3, #12
 80023aa:	4413      	add	r3, r2
 80023ac:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	f003 031f 	and.w	r3, r3, #31
 80023b8:	211f      	movs	r1, #31
 80023ba:	fa01 f303 	lsl.w	r3, r1, r3
 80023be:	43db      	mvns	r3, r3
 80023c0:	401a      	ands	r2, r3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	0e9b      	lsrs	r3, r3, #26
 80023c6:	f003 011f 	and.w	r1, r3, #31
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	f003 031f 	and.w	r3, r3, #31
 80023d0:	fa01 f303 	lsl.w	r3, r1, r3
 80023d4:	431a      	orrs	r2, r3
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80023da:	bf00      	nop
 80023dc:	371c      	adds	r7, #28
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr

080023e6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80023e6:	b480      	push	{r7}
 80023e8:	b087      	sub	sp, #28
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	60f8      	str	r0, [r7, #12]
 80023ee:	60b9      	str	r1, [r7, #8]
 80023f0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	3314      	adds	r3, #20
 80023f6:	461a      	mov	r2, r3
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	0e5b      	lsrs	r3, r3, #25
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	f003 0304 	and.w	r3, r3, #4
 8002402:	4413      	add	r3, r2
 8002404:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	0d1b      	lsrs	r3, r3, #20
 800240e:	f003 031f 	and.w	r3, r3, #31
 8002412:	2107      	movs	r1, #7
 8002414:	fa01 f303 	lsl.w	r3, r1, r3
 8002418:	43db      	mvns	r3, r3
 800241a:	401a      	ands	r2, r3
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	0d1b      	lsrs	r3, r3, #20
 8002420:	f003 031f 	and.w	r3, r3, #31
 8002424:	6879      	ldr	r1, [r7, #4]
 8002426:	fa01 f303 	lsl.w	r3, r1, r3
 800242a:	431a      	orrs	r2, r3
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002430:	bf00      	nop
 8002432:	371c      	adds	r7, #28
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr

0800243c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800243c:	b480      	push	{r7}
 800243e:	b085      	sub	sp, #20
 8002440:	af00      	add	r7, sp, #0
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	60b9      	str	r1, [r7, #8]
 8002446:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002454:	43db      	mvns	r3, r3
 8002456:	401a      	ands	r2, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f003 0318 	and.w	r3, r3, #24
 800245e:	4908      	ldr	r1, [pc, #32]	; (8002480 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002460:	40d9      	lsrs	r1, r3
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	400b      	ands	r3, r1
 8002466:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800246a:	431a      	orrs	r2, r3
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002472:	bf00      	nop
 8002474:	3714      	adds	r7, #20
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	0007ffff 	.word	0x0007ffff

08002484 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002494:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002498:	687a      	ldr	r2, [r7, #4]
 800249a:	6093      	str	r3, [r2, #8]
}
 800249c:	bf00      	nop
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80024b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80024bc:	d101      	bne.n	80024c2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80024be:	2301      	movs	r3, #1
 80024c0:	e000      	b.n	80024c4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80024e0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80024e4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002508:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800250c:	d101      	bne.n	8002512 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800250e:	2301      	movs	r3, #1
 8002510:	e000      	b.n	8002514 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002512:	2300      	movs	r3, #0
}
 8002514:	4618      	mov	r0, r3
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	f003 0301 	and.w	r3, r3, #1
 8002530:	2b01      	cmp	r3, #1
 8002532:	d101      	bne.n	8002538 <LL_ADC_IsEnabled+0x18>
 8002534:	2301      	movs	r3, #1
 8002536:	e000      	b.n	800253a <LL_ADC_IsEnabled+0x1a>
 8002538:	2300      	movs	r3, #0
}
 800253a:	4618      	mov	r0, r3
 800253c:	370c      	adds	r7, #12
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr

08002546 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002546:	b480      	push	{r7}
 8002548:	b083      	sub	sp, #12
 800254a:	af00      	add	r7, sp, #0
 800254c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	f003 0304 	and.w	r3, r3, #4
 8002556:	2b04      	cmp	r3, #4
 8002558:	d101      	bne.n	800255e <LL_ADC_REG_IsConversionOngoing+0x18>
 800255a:	2301      	movs	r3, #1
 800255c:	e000      	b.n	8002560 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800255e:	2300      	movs	r3, #0
}
 8002560:	4618      	mov	r0, r3
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr

0800256c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	f003 0308 	and.w	r3, r3, #8
 800257c:	2b08      	cmp	r3, #8
 800257e:	d101      	bne.n	8002584 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002580:	2301      	movs	r3, #1
 8002582:	e000      	b.n	8002586 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002584:	2300      	movs	r3, #0
}
 8002586:	4618      	mov	r0, r3
 8002588:	370c      	adds	r7, #12
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
	...

08002594 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002594:	b590      	push	{r4, r7, lr}
 8002596:	b089      	sub	sp, #36	; 0x24
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800259c:	2300      	movs	r3, #0
 800259e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80025a0:	2300      	movs	r3, #0
 80025a2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d101      	bne.n	80025ae <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	e130      	b.n	8002810 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	691b      	ldr	r3, [r3, #16]
 80025b2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d109      	bne.n	80025d0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f7ff fa77 	bl	8001ab0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2200      	movs	r2, #0
 80025cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4618      	mov	r0, r3
 80025d6:	f7ff ff67 	bl	80024a8 <LL_ADC_IsDeepPowerDownEnabled>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d004      	beq.n	80025ea <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7ff ff4d 	bl	8002484 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7ff ff82 	bl	80024f8 <LL_ADC_IsInternalRegulatorEnabled>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d115      	bne.n	8002626 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4618      	mov	r0, r3
 8002600:	f7ff ff66 	bl	80024d0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002604:	4b84      	ldr	r3, [pc, #528]	; (8002818 <HAL_ADC_Init+0x284>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	099b      	lsrs	r3, r3, #6
 800260a:	4a84      	ldr	r2, [pc, #528]	; (800281c <HAL_ADC_Init+0x288>)
 800260c:	fba2 2303 	umull	r2, r3, r2, r3
 8002610:	099b      	lsrs	r3, r3, #6
 8002612:	3301      	adds	r3, #1
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002618:	e002      	b.n	8002620 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	3b01      	subs	r3, #1
 800261e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d1f9      	bne.n	800261a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4618      	mov	r0, r3
 800262c:	f7ff ff64 	bl	80024f8 <LL_ADC_IsInternalRegulatorEnabled>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d10d      	bne.n	8002652 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800263a:	f043 0210 	orr.w	r2, r3, #16
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002646:	f043 0201 	orr.w	r2, r3, #1
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4618      	mov	r0, r3
 8002658:	f7ff ff75 	bl	8002546 <LL_ADC_REG_IsConversionOngoing>
 800265c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002662:	f003 0310 	and.w	r3, r3, #16
 8002666:	2b00      	cmp	r3, #0
 8002668:	f040 80c9 	bne.w	80027fe <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	2b00      	cmp	r3, #0
 8002670:	f040 80c5 	bne.w	80027fe <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002678:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800267c:	f043 0202 	orr.w	r2, r3, #2
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff ff49 	bl	8002520 <LL_ADC_IsEnabled>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d115      	bne.n	80026c0 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002694:	4862      	ldr	r0, [pc, #392]	; (8002820 <HAL_ADC_Init+0x28c>)
 8002696:	f7ff ff43 	bl	8002520 <LL_ADC_IsEnabled>
 800269a:	4604      	mov	r4, r0
 800269c:	4861      	ldr	r0, [pc, #388]	; (8002824 <HAL_ADC_Init+0x290>)
 800269e:	f7ff ff3f 	bl	8002520 <LL_ADC_IsEnabled>
 80026a2:	4603      	mov	r3, r0
 80026a4:	431c      	orrs	r4, r3
 80026a6:	4860      	ldr	r0, [pc, #384]	; (8002828 <HAL_ADC_Init+0x294>)
 80026a8:	f7ff ff3a 	bl	8002520 <LL_ADC_IsEnabled>
 80026ac:	4603      	mov	r3, r0
 80026ae:	4323      	orrs	r3, r4
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d105      	bne.n	80026c0 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	4619      	mov	r1, r3
 80026ba:	485c      	ldr	r0, [pc, #368]	; (800282c <HAL_ADC_Init+0x298>)
 80026bc:	f7ff fdde 	bl	800227c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	7e5b      	ldrb	r3, [r3, #25]
 80026c4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80026ca:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80026d0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80026d6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026de:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80026e0:	4313      	orrs	r3, r2
 80026e2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d106      	bne.n	80026fc <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f2:	3b01      	subs	r3, #1
 80026f4:	045b      	lsls	r3, r3, #17
 80026f6:	69ba      	ldr	r2, [r7, #24]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002700:	2b00      	cmp	r3, #0
 8002702:	d009      	beq.n	8002718 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002708:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002710:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002712:	69ba      	ldr	r2, [r7, #24]
 8002714:	4313      	orrs	r3, r2
 8002716:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	68da      	ldr	r2, [r3, #12]
 800271e:	4b44      	ldr	r3, [pc, #272]	; (8002830 <HAL_ADC_Init+0x29c>)
 8002720:	4013      	ands	r3, r2
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	6812      	ldr	r2, [r2, #0]
 8002726:	69b9      	ldr	r1, [r7, #24]
 8002728:	430b      	orrs	r3, r1
 800272a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4618      	mov	r0, r3
 8002732:	f7ff ff1b 	bl	800256c <LL_ADC_INJ_IsConversionOngoing>
 8002736:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d13d      	bne.n	80027ba <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d13a      	bne.n	80027ba <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002748:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002750:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002752:	4313      	orrs	r3, r2
 8002754:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002760:	f023 0302 	bic.w	r3, r3, #2
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	6812      	ldr	r2, [r2, #0]
 8002768:	69b9      	ldr	r1, [r7, #24]
 800276a:	430b      	orrs	r3, r1
 800276c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002774:	2b01      	cmp	r3, #1
 8002776:	d118      	bne.n	80027aa <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	691b      	ldr	r3, [r3, #16]
 800277e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002782:	f023 0304 	bic.w	r3, r3, #4
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800278e:	4311      	orrs	r1, r2
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002794:	4311      	orrs	r1, r2
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800279a:	430a      	orrs	r2, r1
 800279c:	431a      	orrs	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f042 0201 	orr.w	r2, r2, #1
 80027a6:	611a      	str	r2, [r3, #16]
 80027a8:	e007      	b.n	80027ba <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	691a      	ldr	r2, [r3, #16]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f022 0201 	bic.w	r2, r2, #1
 80027b8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	691b      	ldr	r3, [r3, #16]
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d10c      	bne.n	80027dc <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c8:	f023 010f 	bic.w	r1, r3, #15
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	69db      	ldr	r3, [r3, #28]
 80027d0:	1e5a      	subs	r2, r3, #1
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	430a      	orrs	r2, r1
 80027d8:	631a      	str	r2, [r3, #48]	; 0x30
 80027da:	e007      	b.n	80027ec <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f022 020f 	bic.w	r2, r2, #15
 80027ea:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027f0:	f023 0303 	bic.w	r3, r3, #3
 80027f4:	f043 0201 	orr.w	r2, r3, #1
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	655a      	str	r2, [r3, #84]	; 0x54
 80027fc:	e007      	b.n	800280e <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002802:	f043 0210 	orr.w	r2, r3, #16
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800280e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002810:	4618      	mov	r0, r3
 8002812:	3724      	adds	r7, #36	; 0x24
 8002814:	46bd      	mov	sp, r7
 8002816:	bd90      	pop	{r4, r7, pc}
 8002818:	20000000 	.word	0x20000000
 800281c:	053e2d63 	.word	0x053e2d63
 8002820:	50040000 	.word	0x50040000
 8002824:	50040100 	.word	0x50040100
 8002828:	50040200 	.word	0x50040200
 800282c:	50040300 	.word	0x50040300
 8002830:	fff0c007 	.word	0xfff0c007

08002834 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b0b6      	sub	sp, #216	; 0xd8
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800283e:	2300      	movs	r3, #0
 8002840:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002844:	2300      	movs	r3, #0
 8002846:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800284e:	2b01      	cmp	r3, #1
 8002850:	d101      	bne.n	8002856 <HAL_ADC_ConfigChannel+0x22>
 8002852:	2302      	movs	r3, #2
 8002854:	e3c9      	b.n	8002fea <HAL_ADC_ConfigChannel+0x7b6>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2201      	movs	r2, #1
 800285a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4618      	mov	r0, r3
 8002864:	f7ff fe6f 	bl	8002546 <LL_ADC_REG_IsConversionOngoing>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	f040 83aa 	bne.w	8002fc4 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	2b05      	cmp	r3, #5
 800287e:	d824      	bhi.n	80028ca <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	3b02      	subs	r3, #2
 8002886:	2b03      	cmp	r3, #3
 8002888:	d81b      	bhi.n	80028c2 <HAL_ADC_ConfigChannel+0x8e>
 800288a:	a201      	add	r2, pc, #4	; (adr r2, 8002890 <HAL_ADC_ConfigChannel+0x5c>)
 800288c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002890:	080028a1 	.word	0x080028a1
 8002894:	080028a9 	.word	0x080028a9
 8002898:	080028b1 	.word	0x080028b1
 800289c:	080028b9 	.word	0x080028b9
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80028a0:	230c      	movs	r3, #12
 80028a2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80028a6:	e010      	b.n	80028ca <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80028a8:	2312      	movs	r3, #18
 80028aa:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80028ae:	e00c      	b.n	80028ca <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80028b0:	2318      	movs	r3, #24
 80028b2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80028b6:	e008      	b.n	80028ca <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80028b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80028c0:	e003      	b.n	80028ca <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80028c2:	2306      	movs	r3, #6
 80028c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80028c8:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6818      	ldr	r0, [r3, #0]
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	461a      	mov	r2, r3
 80028d4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 80028d8:	f7ff fd59 	bl	800238e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7ff fe30 	bl	8002546 <LL_ADC_REG_IsConversionOngoing>
 80028e6:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4618      	mov	r0, r3
 80028f0:	f7ff fe3c 	bl	800256c <LL_ADC_INJ_IsConversionOngoing>
 80028f4:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80028f8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	f040 81a4 	bne.w	8002c4a <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002902:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002906:	2b00      	cmp	r3, #0
 8002908:	f040 819f 	bne.w	8002c4a <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6818      	ldr	r0, [r3, #0]
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	6819      	ldr	r1, [r3, #0]
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	461a      	mov	r2, r3
 800291a:	f7ff fd64 	bl	80023e6 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	695a      	ldr	r2, [r3, #20]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	08db      	lsrs	r3, r3, #3
 800292a:	f003 0303 	and.w	r3, r3, #3
 800292e:	005b      	lsls	r3, r3, #1
 8002930:	fa02 f303 	lsl.w	r3, r2, r3
 8002934:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	691b      	ldr	r3, [r3, #16]
 800293c:	2b04      	cmp	r3, #4
 800293e:	d00a      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6818      	ldr	r0, [r3, #0]
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	6919      	ldr	r1, [r3, #16]
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002950:	f7ff fcc8 	bl	80022e4 <LL_ADC_SetOffset>
 8002954:	e179      	b.n	8002c4a <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	2100      	movs	r1, #0
 800295c:	4618      	mov	r0, r3
 800295e:	f7ff fce5 	bl	800232c <LL_ADC_GetOffsetChannel>
 8002962:	4603      	mov	r3, r0
 8002964:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002968:	2b00      	cmp	r3, #0
 800296a:	d10a      	bne.n	8002982 <HAL_ADC_ConfigChannel+0x14e>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2100      	movs	r1, #0
 8002972:	4618      	mov	r0, r3
 8002974:	f7ff fcda 	bl	800232c <LL_ADC_GetOffsetChannel>
 8002978:	4603      	mov	r3, r0
 800297a:	0e9b      	lsrs	r3, r3, #26
 800297c:	f003 021f 	and.w	r2, r3, #31
 8002980:	e01e      	b.n	80029c0 <HAL_ADC_ConfigChannel+0x18c>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	2100      	movs	r1, #0
 8002988:	4618      	mov	r0, r3
 800298a:	f7ff fccf 	bl	800232c <LL_ADC_GetOffsetChannel>
 800298e:	4603      	mov	r3, r0
 8002990:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002994:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002998:	fa93 f3a3 	rbit	r3, r3
 800299c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80029a0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80029a4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80029a8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d101      	bne.n	80029b4 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 80029b0:	2320      	movs	r3, #32
 80029b2:	e004      	b.n	80029be <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 80029b4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80029b8:	fab3 f383 	clz	r3, r3
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d105      	bne.n	80029d8 <HAL_ADC_ConfigChannel+0x1a4>
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	0e9b      	lsrs	r3, r3, #26
 80029d2:	f003 031f 	and.w	r3, r3, #31
 80029d6:	e018      	b.n	8002a0a <HAL_ADC_ConfigChannel+0x1d6>
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80029e4:	fa93 f3a3 	rbit	r3, r3
 80029e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 80029ec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80029f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 80029f4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d101      	bne.n	8002a00 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80029fc:	2320      	movs	r3, #32
 80029fe:	e004      	b.n	8002a0a <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002a00:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002a04:	fab3 f383 	clz	r3, r3
 8002a08:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d106      	bne.n	8002a1c <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	2200      	movs	r2, #0
 8002a14:	2100      	movs	r1, #0
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7ff fc9e 	bl	8002358 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2101      	movs	r1, #1
 8002a22:	4618      	mov	r0, r3
 8002a24:	f7ff fc82 	bl	800232c <LL_ADC_GetOffsetChannel>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d10a      	bne.n	8002a48 <HAL_ADC_ConfigChannel+0x214>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	2101      	movs	r1, #1
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7ff fc77 	bl	800232c <LL_ADC_GetOffsetChannel>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	0e9b      	lsrs	r3, r3, #26
 8002a42:	f003 021f 	and.w	r2, r3, #31
 8002a46:	e01e      	b.n	8002a86 <HAL_ADC_ConfigChannel+0x252>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	2101      	movs	r1, #1
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7ff fc6c 	bl	800232c <LL_ADC_GetOffsetChannel>
 8002a54:	4603      	mov	r3, r0
 8002a56:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a5e:	fa93 f3a3 	rbit	r3, r3
 8002a62:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8002a66:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a6a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8002a6e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d101      	bne.n	8002a7a <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002a76:	2320      	movs	r3, #32
 8002a78:	e004      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002a7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002a7e:	fab3 f383 	clz	r3, r3
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d105      	bne.n	8002a9e <HAL_ADC_ConfigChannel+0x26a>
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	0e9b      	lsrs	r3, r3, #26
 8002a98:	f003 031f 	and.w	r3, r3, #31
 8002a9c:	e018      	b.n	8002ad0 <HAL_ADC_ConfigChannel+0x29c>
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aa6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002aaa:	fa93 f3a3 	rbit	r3, r3
 8002aae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8002ab2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002ab6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8002aba:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d101      	bne.n	8002ac6 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002ac2:	2320      	movs	r3, #32
 8002ac4:	e004      	b.n	8002ad0 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002ac6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002aca:	fab3 f383 	clz	r3, r3
 8002ace:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d106      	bne.n	8002ae2 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	2101      	movs	r1, #1
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7ff fc3b 	bl	8002358 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2102      	movs	r1, #2
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f7ff fc1f 	bl	800232c <LL_ADC_GetOffsetChannel>
 8002aee:	4603      	mov	r3, r0
 8002af0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d10a      	bne.n	8002b0e <HAL_ADC_ConfigChannel+0x2da>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2102      	movs	r1, #2
 8002afe:	4618      	mov	r0, r3
 8002b00:	f7ff fc14 	bl	800232c <LL_ADC_GetOffsetChannel>
 8002b04:	4603      	mov	r3, r0
 8002b06:	0e9b      	lsrs	r3, r3, #26
 8002b08:	f003 021f 	and.w	r2, r3, #31
 8002b0c:	e01e      	b.n	8002b4c <HAL_ADC_ConfigChannel+0x318>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	2102      	movs	r1, #2
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7ff fc09 	bl	800232c <LL_ADC_GetOffsetChannel>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b20:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002b24:	fa93 f3a3 	rbit	r3, r3
 8002b28:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8002b2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b30:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8002b34:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d101      	bne.n	8002b40 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002b3c:	2320      	movs	r3, #32
 8002b3e:	e004      	b.n	8002b4a <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002b40:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002b44:	fab3 f383 	clz	r3, r3
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d105      	bne.n	8002b64 <HAL_ADC_ConfigChannel+0x330>
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	0e9b      	lsrs	r3, r3, #26
 8002b5e:	f003 031f 	and.w	r3, r3, #31
 8002b62:	e014      	b.n	8002b8e <HAL_ADC_ConfigChannel+0x35a>
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b6a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002b6c:	fa93 f3a3 	rbit	r3, r3
 8002b70:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8002b72:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b74:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8002b78:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d101      	bne.n	8002b84 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002b80:	2320      	movs	r3, #32
 8002b82:	e004      	b.n	8002b8e <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002b84:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002b88:	fab3 f383 	clz	r3, r3
 8002b8c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	d106      	bne.n	8002ba0 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2200      	movs	r2, #0
 8002b98:	2102      	movs	r1, #2
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7ff fbdc 	bl	8002358 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2103      	movs	r1, #3
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f7ff fbc0 	bl	800232c <LL_ADC_GetOffsetChannel>
 8002bac:	4603      	mov	r3, r0
 8002bae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d10a      	bne.n	8002bcc <HAL_ADC_ConfigChannel+0x398>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2103      	movs	r1, #3
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7ff fbb5 	bl	800232c <LL_ADC_GetOffsetChannel>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	0e9b      	lsrs	r3, r3, #26
 8002bc6:	f003 021f 	and.w	r2, r3, #31
 8002bca:	e017      	b.n	8002bfc <HAL_ADC_ConfigChannel+0x3c8>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2103      	movs	r1, #3
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7ff fbaa 	bl	800232c <LL_ADC_GetOffsetChannel>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bdc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002bde:	fa93 f3a3 	rbit	r3, r3
 8002be2:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002be4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002be6:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8002be8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d101      	bne.n	8002bf2 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002bee:	2320      	movs	r3, #32
 8002bf0:	e003      	b.n	8002bfa <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8002bf2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002bf4:	fab3 f383 	clz	r3, r3
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d105      	bne.n	8002c14 <HAL_ADC_ConfigChannel+0x3e0>
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	0e9b      	lsrs	r3, r3, #26
 8002c0e:	f003 031f 	and.w	r3, r3, #31
 8002c12:	e011      	b.n	8002c38 <HAL_ADC_ConfigChannel+0x404>
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c1a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002c1c:	fa93 f3a3 	rbit	r3, r3
 8002c20:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8002c22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c24:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8002c26:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d101      	bne.n	8002c30 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002c2c:	2320      	movs	r3, #32
 8002c2e:	e003      	b.n	8002c38 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002c30:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002c32:	fab3 f383 	clz	r3, r3
 8002c36:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d106      	bne.n	8002c4a <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2200      	movs	r2, #0
 8002c42:	2103      	movs	r1, #3
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7ff fb87 	bl	8002358 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7ff fc66 	bl	8002520 <LL_ADC_IsEnabled>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	f040 8140 	bne.w	8002edc <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6818      	ldr	r0, [r3, #0]
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	6819      	ldr	r1, [r3, #0]
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	461a      	mov	r2, r3
 8002c6a:	f7ff fbe7 	bl	800243c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	4a8f      	ldr	r2, [pc, #572]	; (8002eb0 <HAL_ADC_ConfigChannel+0x67c>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	f040 8131 	bne.w	8002edc <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d10b      	bne.n	8002ca2 <HAL_ADC_ConfigChannel+0x46e>
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	0e9b      	lsrs	r3, r3, #26
 8002c90:	3301      	adds	r3, #1
 8002c92:	f003 031f 	and.w	r3, r3, #31
 8002c96:	2b09      	cmp	r3, #9
 8002c98:	bf94      	ite	ls
 8002c9a:	2301      	movls	r3, #1
 8002c9c:	2300      	movhi	r3, #0
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	e019      	b.n	8002cd6 <HAL_ADC_ConfigChannel+0x4a2>
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002caa:	fa93 f3a3 	rbit	r3, r3
 8002cae:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8002cb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cb2:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8002cb4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d101      	bne.n	8002cbe <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002cba:	2320      	movs	r3, #32
 8002cbc:	e003      	b.n	8002cc6 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002cbe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002cc0:	fab3 f383 	clz	r3, r3
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	f003 031f 	and.w	r3, r3, #31
 8002ccc:	2b09      	cmp	r3, #9
 8002cce:	bf94      	ite	ls
 8002cd0:	2301      	movls	r3, #1
 8002cd2:	2300      	movhi	r3, #0
 8002cd4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d079      	beq.n	8002dce <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d107      	bne.n	8002cf6 <HAL_ADC_ConfigChannel+0x4c2>
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	0e9b      	lsrs	r3, r3, #26
 8002cec:	3301      	adds	r3, #1
 8002cee:	069b      	lsls	r3, r3, #26
 8002cf0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002cf4:	e015      	b.n	8002d22 <HAL_ADC_ConfigChannel+0x4ee>
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002cfe:	fa93 f3a3 	rbit	r3, r3
 8002d02:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8002d04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d06:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8002d08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d101      	bne.n	8002d12 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002d0e:	2320      	movs	r3, #32
 8002d10:	e003      	b.n	8002d1a <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8002d12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d14:	fab3 f383 	clz	r3, r3
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	069b      	lsls	r3, r3, #26
 8002d1e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d109      	bne.n	8002d42 <HAL_ADC_ConfigChannel+0x50e>
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	0e9b      	lsrs	r3, r3, #26
 8002d34:	3301      	adds	r3, #1
 8002d36:	f003 031f 	and.w	r3, r3, #31
 8002d3a:	2101      	movs	r1, #1
 8002d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d40:	e017      	b.n	8002d72 <HAL_ADC_ConfigChannel+0x53e>
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d4a:	fa93 f3a3 	rbit	r3, r3
 8002d4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8002d50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d52:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8002d54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d101      	bne.n	8002d5e <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002d5a:	2320      	movs	r3, #32
 8002d5c:	e003      	b.n	8002d66 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002d5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d60:	fab3 f383 	clz	r3, r3
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	3301      	adds	r3, #1
 8002d68:	f003 031f 	and.w	r3, r3, #31
 8002d6c:	2101      	movs	r1, #1
 8002d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d72:	ea42 0103 	orr.w	r1, r2, r3
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d10a      	bne.n	8002d98 <HAL_ADC_ConfigChannel+0x564>
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	0e9b      	lsrs	r3, r3, #26
 8002d88:	3301      	adds	r3, #1
 8002d8a:	f003 021f 	and.w	r2, r3, #31
 8002d8e:	4613      	mov	r3, r2
 8002d90:	005b      	lsls	r3, r3, #1
 8002d92:	4413      	add	r3, r2
 8002d94:	051b      	lsls	r3, r3, #20
 8002d96:	e018      	b.n	8002dca <HAL_ADC_ConfigChannel+0x596>
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002da0:	fa93 f3a3 	rbit	r3, r3
 8002da4:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8002da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002da8:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8002daa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d101      	bne.n	8002db4 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8002db0:	2320      	movs	r3, #32
 8002db2:	e003      	b.n	8002dbc <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8002db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002db6:	fab3 f383 	clz	r3, r3
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	f003 021f 	and.w	r2, r3, #31
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	005b      	lsls	r3, r3, #1
 8002dc6:	4413      	add	r3, r2
 8002dc8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002dca:	430b      	orrs	r3, r1
 8002dcc:	e081      	b.n	8002ed2 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d107      	bne.n	8002dea <HAL_ADC_ConfigChannel+0x5b6>
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	0e9b      	lsrs	r3, r3, #26
 8002de0:	3301      	adds	r3, #1
 8002de2:	069b      	lsls	r3, r3, #26
 8002de4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002de8:	e015      	b.n	8002e16 <HAL_ADC_ConfigChannel+0x5e2>
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002df2:	fa93 f3a3 	rbit	r3, r3
 8002df6:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8002dfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d101      	bne.n	8002e06 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8002e02:	2320      	movs	r3, #32
 8002e04:	e003      	b.n	8002e0e <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8002e06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e08:	fab3 f383 	clz	r3, r3
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	3301      	adds	r3, #1
 8002e10:	069b      	lsls	r3, r3, #26
 8002e12:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d109      	bne.n	8002e36 <HAL_ADC_ConfigChannel+0x602>
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	0e9b      	lsrs	r3, r3, #26
 8002e28:	3301      	adds	r3, #1
 8002e2a:	f003 031f 	and.w	r3, r3, #31
 8002e2e:	2101      	movs	r1, #1
 8002e30:	fa01 f303 	lsl.w	r3, r1, r3
 8002e34:	e017      	b.n	8002e66 <HAL_ADC_ConfigChannel+0x632>
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e3c:	69fb      	ldr	r3, [r7, #28]
 8002e3e:	fa93 f3a3 	rbit	r3, r3
 8002e42:	61bb      	str	r3, [r7, #24]
  return result;
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002e48:	6a3b      	ldr	r3, [r7, #32]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d101      	bne.n	8002e52 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002e4e:	2320      	movs	r3, #32
 8002e50:	e003      	b.n	8002e5a <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002e52:	6a3b      	ldr	r3, [r7, #32]
 8002e54:	fab3 f383 	clz	r3, r3
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	f003 031f 	and.w	r3, r3, #31
 8002e60:	2101      	movs	r1, #1
 8002e62:	fa01 f303 	lsl.w	r3, r1, r3
 8002e66:	ea42 0103 	orr.w	r1, r2, r3
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d10d      	bne.n	8002e92 <HAL_ADC_ConfigChannel+0x65e>
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	0e9b      	lsrs	r3, r3, #26
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	f003 021f 	and.w	r2, r3, #31
 8002e82:	4613      	mov	r3, r2
 8002e84:	005b      	lsls	r3, r3, #1
 8002e86:	4413      	add	r3, r2
 8002e88:	3b1e      	subs	r3, #30
 8002e8a:	051b      	lsls	r3, r3, #20
 8002e8c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e90:	e01e      	b.n	8002ed0 <HAL_ADC_ConfigChannel+0x69c>
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	fa93 f3a3 	rbit	r3, r3
 8002e9e:	60fb      	str	r3, [r7, #12]
  return result;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d104      	bne.n	8002eb4 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002eaa:	2320      	movs	r3, #32
 8002eac:	e006      	b.n	8002ebc <HAL_ADC_ConfigChannel+0x688>
 8002eae:	bf00      	nop
 8002eb0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	fab3 f383 	clz	r3, r3
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	3301      	adds	r3, #1
 8002ebe:	f003 021f 	and.w	r2, r3, #31
 8002ec2:	4613      	mov	r3, r2
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	4413      	add	r3, r2
 8002ec8:	3b1e      	subs	r3, #30
 8002eca:	051b      	lsls	r3, r3, #20
 8002ecc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ed0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002ed2:	683a      	ldr	r2, [r7, #0]
 8002ed4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	f7ff fa85 	bl	80023e6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	4b44      	ldr	r3, [pc, #272]	; (8002ff4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d07a      	beq.n	8002fde <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ee8:	4843      	ldr	r0, [pc, #268]	; (8002ff8 <HAL_ADC_ConfigChannel+0x7c4>)
 8002eea:	f7ff f9ed 	bl	80022c8 <LL_ADC_GetCommonPathInternalCh>
 8002eee:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a41      	ldr	r2, [pc, #260]	; (8002ffc <HAL_ADC_ConfigChannel+0x7c8>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d12c      	bne.n	8002f56 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002efc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002f00:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d126      	bne.n	8002f56 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a3c      	ldr	r2, [pc, #240]	; (8003000 <HAL_ADC_ConfigChannel+0x7cc>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d004      	beq.n	8002f1c <HAL_ADC_ConfigChannel+0x6e8>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a3b      	ldr	r2, [pc, #236]	; (8003004 <HAL_ADC_ConfigChannel+0x7d0>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d15d      	bne.n	8002fd8 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f1c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002f20:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002f24:	4619      	mov	r1, r3
 8002f26:	4834      	ldr	r0, [pc, #208]	; (8002ff8 <HAL_ADC_ConfigChannel+0x7c4>)
 8002f28:	f7ff f9bb 	bl	80022a2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f2c:	4b36      	ldr	r3, [pc, #216]	; (8003008 <HAL_ADC_ConfigChannel+0x7d4>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	099b      	lsrs	r3, r3, #6
 8002f32:	4a36      	ldr	r2, [pc, #216]	; (800300c <HAL_ADC_ConfigChannel+0x7d8>)
 8002f34:	fba2 2303 	umull	r2, r3, r2, r3
 8002f38:	099b      	lsrs	r3, r3, #6
 8002f3a:	1c5a      	adds	r2, r3, #1
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	005b      	lsls	r3, r3, #1
 8002f40:	4413      	add	r3, r2
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002f46:	e002      	b.n	8002f4e <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	3b01      	subs	r3, #1
 8002f4c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d1f9      	bne.n	8002f48 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f54:	e040      	b.n	8002fd8 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a2d      	ldr	r2, [pc, #180]	; (8003010 <HAL_ADC_ConfigChannel+0x7dc>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d118      	bne.n	8002f92 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002f60:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002f64:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d112      	bne.n	8002f92 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a23      	ldr	r2, [pc, #140]	; (8003000 <HAL_ADC_ConfigChannel+0x7cc>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d004      	beq.n	8002f80 <HAL_ADC_ConfigChannel+0x74c>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a22      	ldr	r2, [pc, #136]	; (8003004 <HAL_ADC_ConfigChannel+0x7d0>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d12d      	bne.n	8002fdc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f80:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002f84:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f88:	4619      	mov	r1, r3
 8002f8a:	481b      	ldr	r0, [pc, #108]	; (8002ff8 <HAL_ADC_ConfigChannel+0x7c4>)
 8002f8c:	f7ff f989 	bl	80022a2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f90:	e024      	b.n	8002fdc <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a1f      	ldr	r2, [pc, #124]	; (8003014 <HAL_ADC_ConfigChannel+0x7e0>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d120      	bne.n	8002fde <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002f9c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002fa0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d11a      	bne.n	8002fde <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a14      	ldr	r2, [pc, #80]	; (8003000 <HAL_ADC_ConfigChannel+0x7cc>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d115      	bne.n	8002fde <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002fb2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002fb6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002fba:	4619      	mov	r1, r3
 8002fbc:	480e      	ldr	r0, [pc, #56]	; (8002ff8 <HAL_ADC_ConfigChannel+0x7c4>)
 8002fbe:	f7ff f970 	bl	80022a2 <LL_ADC_SetCommonPathInternalCh>
 8002fc2:	e00c      	b.n	8002fde <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fc8:	f043 0220 	orr.w	r2, r3, #32
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002fd6:	e002      	b.n	8002fde <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002fd8:	bf00      	nop
 8002fda:	e000      	b.n	8002fde <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002fdc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002fe6:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	37d8      	adds	r7, #216	; 0xd8
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	80080000 	.word	0x80080000
 8002ff8:	50040300 	.word	0x50040300
 8002ffc:	c7520000 	.word	0xc7520000
 8003000:	50040000 	.word	0x50040000
 8003004:	50040200 	.word	0x50040200
 8003008:	20000000 	.word	0x20000000
 800300c:	053e2d63 	.word	0x053e2d63
 8003010:	cb840000 	.word	0xcb840000
 8003014:	80000001 	.word	0x80000001

08003018 <LL_ADC_IsEnabled>:
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	f003 0301 	and.w	r3, r3, #1
 8003028:	2b01      	cmp	r3, #1
 800302a:	d101      	bne.n	8003030 <LL_ADC_IsEnabled+0x18>
 800302c:	2301      	movs	r3, #1
 800302e:	e000      	b.n	8003032 <LL_ADC_IsEnabled+0x1a>
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	370c      	adds	r7, #12
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr

0800303e <LL_ADC_REG_IsConversionOngoing>:
{
 800303e:	b480      	push	{r7}
 8003040:	b083      	sub	sp, #12
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f003 0304 	and.w	r3, r3, #4
 800304e:	2b04      	cmp	r3, #4
 8003050:	d101      	bne.n	8003056 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003052:	2301      	movs	r3, #1
 8003054:	e000      	b.n	8003058 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003056:	2300      	movs	r3, #0
}
 8003058:	4618      	mov	r0, r3
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr

08003064 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003064:	b590      	push	{r4, r7, lr}
 8003066:	b09f      	sub	sp, #124	; 0x7c
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800306e:	2300      	movs	r3, #0
 8003070:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800307a:	2b01      	cmp	r3, #1
 800307c:	d101      	bne.n	8003082 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800307e:	2302      	movs	r3, #2
 8003080:	e093      	b.n	80031aa <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2201      	movs	r2, #1
 8003086:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800308a:	2300      	movs	r3, #0
 800308c:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800308e:	2300      	movs	r3, #0
 8003090:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a47      	ldr	r2, [pc, #284]	; (80031b4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d102      	bne.n	80030a2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800309c:	4b46      	ldr	r3, [pc, #280]	; (80031b8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800309e:	60bb      	str	r3, [r7, #8]
 80030a0:	e001      	b.n	80030a6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80030a2:	2300      	movs	r3, #0
 80030a4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d10b      	bne.n	80030c4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030b0:	f043 0220 	orr.w	r2, r3, #32
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e072      	b.n	80031aa <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7ff ffb9 	bl	800303e <LL_ADC_REG_IsConversionOngoing>
 80030cc:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7ff ffb3 	bl	800303e <LL_ADC_REG_IsConversionOngoing>
 80030d8:	4603      	mov	r3, r0
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d154      	bne.n	8003188 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80030de:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d151      	bne.n	8003188 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80030e4:	4b35      	ldr	r3, [pc, #212]	; (80031bc <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80030e6:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d02c      	beq.n	800314a <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80030f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	6859      	ldr	r1, [r3, #4]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003102:	035b      	lsls	r3, r3, #13
 8003104:	430b      	orrs	r3, r1
 8003106:	431a      	orrs	r2, r3
 8003108:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800310a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800310c:	4829      	ldr	r0, [pc, #164]	; (80031b4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800310e:	f7ff ff83 	bl	8003018 <LL_ADC_IsEnabled>
 8003112:	4604      	mov	r4, r0
 8003114:	4828      	ldr	r0, [pc, #160]	; (80031b8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003116:	f7ff ff7f 	bl	8003018 <LL_ADC_IsEnabled>
 800311a:	4603      	mov	r3, r0
 800311c:	431c      	orrs	r4, r3
 800311e:	4828      	ldr	r0, [pc, #160]	; (80031c0 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003120:	f7ff ff7a 	bl	8003018 <LL_ADC_IsEnabled>
 8003124:	4603      	mov	r3, r0
 8003126:	4323      	orrs	r3, r4
 8003128:	2b00      	cmp	r3, #0
 800312a:	d137      	bne.n	800319c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800312c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003134:	f023 030f 	bic.w	r3, r3, #15
 8003138:	683a      	ldr	r2, [r7, #0]
 800313a:	6811      	ldr	r1, [r2, #0]
 800313c:	683a      	ldr	r2, [r7, #0]
 800313e:	6892      	ldr	r2, [r2, #8]
 8003140:	430a      	orrs	r2, r1
 8003142:	431a      	orrs	r2, r3
 8003144:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003146:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003148:	e028      	b.n	800319c <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800314a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003152:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003154:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003156:	4817      	ldr	r0, [pc, #92]	; (80031b4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003158:	f7ff ff5e 	bl	8003018 <LL_ADC_IsEnabled>
 800315c:	4604      	mov	r4, r0
 800315e:	4816      	ldr	r0, [pc, #88]	; (80031b8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003160:	f7ff ff5a 	bl	8003018 <LL_ADC_IsEnabled>
 8003164:	4603      	mov	r3, r0
 8003166:	431c      	orrs	r4, r3
 8003168:	4815      	ldr	r0, [pc, #84]	; (80031c0 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800316a:	f7ff ff55 	bl	8003018 <LL_ADC_IsEnabled>
 800316e:	4603      	mov	r3, r0
 8003170:	4323      	orrs	r3, r4
 8003172:	2b00      	cmp	r3, #0
 8003174:	d112      	bne.n	800319c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003176:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800317e:	f023 030f 	bic.w	r3, r3, #15
 8003182:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003184:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003186:	e009      	b.n	800319c <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800318c:	f043 0220 	orr.w	r2, r3, #32
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800319a:	e000      	b.n	800319e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800319c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2200      	movs	r2, #0
 80031a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80031a6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	377c      	adds	r7, #124	; 0x7c
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd90      	pop	{r4, r7, pc}
 80031b2:	bf00      	nop
 80031b4:	50040000 	.word	0x50040000
 80031b8:	50040100 	.word	0x50040100
 80031bc:	50040300 	.word	0x50040300
 80031c0:	50040200 	.word	0x50040200

080031c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b085      	sub	sp, #20
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	f003 0307 	and.w	r3, r3, #7
 80031d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031d4:	4b0c      	ldr	r3, [pc, #48]	; (8003208 <__NVIC_SetPriorityGrouping+0x44>)
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031da:	68ba      	ldr	r2, [r7, #8]
 80031dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031e0:	4013      	ands	r3, r2
 80031e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031f6:	4a04      	ldr	r2, [pc, #16]	; (8003208 <__NVIC_SetPriorityGrouping+0x44>)
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	60d3      	str	r3, [r2, #12]
}
 80031fc:	bf00      	nop
 80031fe:	3714      	adds	r7, #20
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr
 8003208:	e000ed00 	.word	0xe000ed00

0800320c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800320c:	b480      	push	{r7}
 800320e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003210:	4b04      	ldr	r3, [pc, #16]	; (8003224 <__NVIC_GetPriorityGrouping+0x18>)
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	0a1b      	lsrs	r3, r3, #8
 8003216:	f003 0307 	and.w	r3, r3, #7
}
 800321a:	4618      	mov	r0, r3
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr
 8003224:	e000ed00 	.word	0xe000ed00

08003228 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	4603      	mov	r3, r0
 8003230:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003236:	2b00      	cmp	r3, #0
 8003238:	db0b      	blt.n	8003252 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800323a:	79fb      	ldrb	r3, [r7, #7]
 800323c:	f003 021f 	and.w	r2, r3, #31
 8003240:	4907      	ldr	r1, [pc, #28]	; (8003260 <__NVIC_EnableIRQ+0x38>)
 8003242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003246:	095b      	lsrs	r3, r3, #5
 8003248:	2001      	movs	r0, #1
 800324a:	fa00 f202 	lsl.w	r2, r0, r2
 800324e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003252:	bf00      	nop
 8003254:	370c      	adds	r7, #12
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr
 800325e:	bf00      	nop
 8003260:	e000e100 	.word	0xe000e100

08003264 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	4603      	mov	r3, r0
 800326c:	6039      	str	r1, [r7, #0]
 800326e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003274:	2b00      	cmp	r3, #0
 8003276:	db0a      	blt.n	800328e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	b2da      	uxtb	r2, r3
 800327c:	490c      	ldr	r1, [pc, #48]	; (80032b0 <__NVIC_SetPriority+0x4c>)
 800327e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003282:	0112      	lsls	r2, r2, #4
 8003284:	b2d2      	uxtb	r2, r2
 8003286:	440b      	add	r3, r1
 8003288:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800328c:	e00a      	b.n	80032a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	b2da      	uxtb	r2, r3
 8003292:	4908      	ldr	r1, [pc, #32]	; (80032b4 <__NVIC_SetPriority+0x50>)
 8003294:	79fb      	ldrb	r3, [r7, #7]
 8003296:	f003 030f 	and.w	r3, r3, #15
 800329a:	3b04      	subs	r3, #4
 800329c:	0112      	lsls	r2, r2, #4
 800329e:	b2d2      	uxtb	r2, r2
 80032a0:	440b      	add	r3, r1
 80032a2:	761a      	strb	r2, [r3, #24]
}
 80032a4:	bf00      	nop
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr
 80032b0:	e000e100 	.word	0xe000e100
 80032b4:	e000ed00 	.word	0xe000ed00

080032b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b089      	sub	sp, #36	; 0x24
 80032bc:	af00      	add	r7, sp, #0
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	60b9      	str	r1, [r7, #8]
 80032c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	f003 0307 	and.w	r3, r3, #7
 80032ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	f1c3 0307 	rsb	r3, r3, #7
 80032d2:	2b04      	cmp	r3, #4
 80032d4:	bf28      	it	cs
 80032d6:	2304      	movcs	r3, #4
 80032d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	3304      	adds	r3, #4
 80032de:	2b06      	cmp	r3, #6
 80032e0:	d902      	bls.n	80032e8 <NVIC_EncodePriority+0x30>
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	3b03      	subs	r3, #3
 80032e6:	e000      	b.n	80032ea <NVIC_EncodePriority+0x32>
 80032e8:	2300      	movs	r3, #0
 80032ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032ec:	f04f 32ff 	mov.w	r2, #4294967295
 80032f0:	69bb      	ldr	r3, [r7, #24]
 80032f2:	fa02 f303 	lsl.w	r3, r2, r3
 80032f6:	43da      	mvns	r2, r3
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	401a      	ands	r2, r3
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003300:	f04f 31ff 	mov.w	r1, #4294967295
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	fa01 f303 	lsl.w	r3, r1, r3
 800330a:	43d9      	mvns	r1, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003310:	4313      	orrs	r3, r2
         );
}
 8003312:	4618      	mov	r0, r3
 8003314:	3724      	adds	r7, #36	; 0x24
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr

0800331e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800331e:	b580      	push	{r7, lr}
 8003320:	b082      	sub	sp, #8
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f7ff ff4c 	bl	80031c4 <__NVIC_SetPriorityGrouping>
}
 800332c:	bf00      	nop
 800332e:	3708      	adds	r7, #8
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b086      	sub	sp, #24
 8003338:	af00      	add	r7, sp, #0
 800333a:	4603      	mov	r3, r0
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
 8003340:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003342:	2300      	movs	r3, #0
 8003344:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003346:	f7ff ff61 	bl	800320c <__NVIC_GetPriorityGrouping>
 800334a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800334c:	687a      	ldr	r2, [r7, #4]
 800334e:	68b9      	ldr	r1, [r7, #8]
 8003350:	6978      	ldr	r0, [r7, #20]
 8003352:	f7ff ffb1 	bl	80032b8 <NVIC_EncodePriority>
 8003356:	4602      	mov	r2, r0
 8003358:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800335c:	4611      	mov	r1, r2
 800335e:	4618      	mov	r0, r3
 8003360:	f7ff ff80 	bl	8003264 <__NVIC_SetPriority>
}
 8003364:	bf00      	nop
 8003366:	3718      	adds	r7, #24
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}

0800336c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	4603      	mov	r3, r0
 8003374:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800337a:	4618      	mov	r0, r3
 800337c:	f7ff ff54 	bl	8003228 <__NVIC_EnableIRQ>
}
 8003380:	bf00      	nop
 8003382:	3708      	adds	r7, #8
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003388:	b480      	push	{r7}
 800338a:	b085      	sub	sp, #20
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003390:	2300      	movs	r3, #0
 8003392:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800339a:	b2db      	uxtb	r3, r3
 800339c:	2b02      	cmp	r3, #2
 800339e:	d008      	beq.n	80033b2 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2204      	movs	r2, #4
 80033a4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e022      	b.n	80033f8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f022 020e 	bic.w	r2, r2, #14
 80033c0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f022 0201 	bic.w	r2, r2, #1
 80033d0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033d6:	f003 021c 	and.w	r2, r3, #28
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033de:	2101      	movs	r1, #1
 80033e0:	fa01 f202 	lsl.w	r2, r1, r2
 80033e4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2201      	movs	r2, #1
 80033ea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2200      	movs	r2, #0
 80033f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80033f6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	3714      	adds	r7, #20
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr

08003404 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800340c:	2300      	movs	r3, #0
 800340e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003416:	b2db      	uxtb	r3, r3
 8003418:	2b02      	cmp	r3, #2
 800341a:	d005      	beq.n	8003428 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2204      	movs	r2, #4
 8003420:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	73fb      	strb	r3, [r7, #15]
 8003426:	e029      	b.n	800347c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f022 020e 	bic.w	r2, r2, #14
 8003436:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f022 0201 	bic.w	r2, r2, #1
 8003446:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800344c:	f003 021c 	and.w	r2, r3, #28
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003454:	2101      	movs	r1, #1
 8003456:	fa01 f202 	lsl.w	r2, r1, r2
 800345a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2201      	movs	r2, #1
 8003460:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2200      	movs	r2, #0
 8003468:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003470:	2b00      	cmp	r3, #0
 8003472:	d003      	beq.n	800347c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	4798      	blx	r3
    }
  }
  return status;
 800347c:	7bfb      	ldrb	r3, [r7, #15]
}
 800347e:	4618      	mov	r0, r3
 8003480:	3710      	adds	r7, #16
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
	...

08003488 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003488:	b480      	push	{r7}
 800348a:	b087      	sub	sp, #28
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003492:	2300      	movs	r3, #0
 8003494:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003496:	e17f      	b.n	8003798 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	2101      	movs	r1, #1
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	fa01 f303 	lsl.w	r3, r1, r3
 80034a4:	4013      	ands	r3, r2
 80034a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	f000 8171 	beq.w	8003792 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f003 0303 	and.w	r3, r3, #3
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d005      	beq.n	80034c8 <HAL_GPIO_Init+0x40>
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f003 0303 	and.w	r3, r3, #3
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d130      	bne.n	800352a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	005b      	lsls	r3, r3, #1
 80034d2:	2203      	movs	r2, #3
 80034d4:	fa02 f303 	lsl.w	r3, r2, r3
 80034d8:	43db      	mvns	r3, r3
 80034da:	693a      	ldr	r2, [r7, #16]
 80034dc:	4013      	ands	r3, r2
 80034de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	68da      	ldr	r2, [r3, #12]
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ec:	693a      	ldr	r2, [r7, #16]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	693a      	ldr	r2, [r7, #16]
 80034f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80034fe:	2201      	movs	r2, #1
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	fa02 f303 	lsl.w	r3, r2, r3
 8003506:	43db      	mvns	r3, r3
 8003508:	693a      	ldr	r2, [r7, #16]
 800350a:	4013      	ands	r3, r2
 800350c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	091b      	lsrs	r3, r3, #4
 8003514:	f003 0201 	and.w	r2, r3, #1
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	fa02 f303 	lsl.w	r3, r2, r3
 800351e:	693a      	ldr	r2, [r7, #16]
 8003520:	4313      	orrs	r3, r2
 8003522:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	693a      	ldr	r2, [r7, #16]
 8003528:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	f003 0303 	and.w	r3, r3, #3
 8003532:	2b03      	cmp	r3, #3
 8003534:	d118      	bne.n	8003568 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800353a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800353c:	2201      	movs	r2, #1
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	fa02 f303 	lsl.w	r3, r2, r3
 8003544:	43db      	mvns	r3, r3
 8003546:	693a      	ldr	r2, [r7, #16]
 8003548:	4013      	ands	r3, r2
 800354a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	08db      	lsrs	r3, r3, #3
 8003552:	f003 0201 	and.w	r2, r3, #1
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	fa02 f303 	lsl.w	r3, r2, r3
 800355c:	693a      	ldr	r2, [r7, #16]
 800355e:	4313      	orrs	r3, r2
 8003560:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	693a      	ldr	r2, [r7, #16]
 8003566:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	f003 0303 	and.w	r3, r3, #3
 8003570:	2b03      	cmp	r3, #3
 8003572:	d017      	beq.n	80035a4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	005b      	lsls	r3, r3, #1
 800357e:	2203      	movs	r2, #3
 8003580:	fa02 f303 	lsl.w	r3, r2, r3
 8003584:	43db      	mvns	r3, r3
 8003586:	693a      	ldr	r2, [r7, #16]
 8003588:	4013      	ands	r3, r2
 800358a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	689a      	ldr	r2, [r3, #8]
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	005b      	lsls	r3, r3, #1
 8003594:	fa02 f303 	lsl.w	r3, r2, r3
 8003598:	693a      	ldr	r2, [r7, #16]
 800359a:	4313      	orrs	r3, r2
 800359c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	693a      	ldr	r2, [r7, #16]
 80035a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	f003 0303 	and.w	r3, r3, #3
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	d123      	bne.n	80035f8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	08da      	lsrs	r2, r3, #3
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	3208      	adds	r2, #8
 80035b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	f003 0307 	and.w	r3, r3, #7
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	220f      	movs	r2, #15
 80035c8:	fa02 f303 	lsl.w	r3, r2, r3
 80035cc:	43db      	mvns	r3, r3
 80035ce:	693a      	ldr	r2, [r7, #16]
 80035d0:	4013      	ands	r3, r2
 80035d2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	691a      	ldr	r2, [r3, #16]
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	f003 0307 	and.w	r3, r3, #7
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	fa02 f303 	lsl.w	r3, r2, r3
 80035e4:	693a      	ldr	r2, [r7, #16]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	08da      	lsrs	r2, r3, #3
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	3208      	adds	r2, #8
 80035f2:	6939      	ldr	r1, [r7, #16]
 80035f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	005b      	lsls	r3, r3, #1
 8003602:	2203      	movs	r2, #3
 8003604:	fa02 f303 	lsl.w	r3, r2, r3
 8003608:	43db      	mvns	r3, r3
 800360a:	693a      	ldr	r2, [r7, #16]
 800360c:	4013      	ands	r3, r2
 800360e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f003 0203 	and.w	r2, r3, #3
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	005b      	lsls	r3, r3, #1
 800361c:	fa02 f303 	lsl.w	r3, r2, r3
 8003620:	693a      	ldr	r2, [r7, #16]
 8003622:	4313      	orrs	r3, r2
 8003624:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	693a      	ldr	r2, [r7, #16]
 800362a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003634:	2b00      	cmp	r3, #0
 8003636:	f000 80ac 	beq.w	8003792 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800363a:	4b5f      	ldr	r3, [pc, #380]	; (80037b8 <HAL_GPIO_Init+0x330>)
 800363c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800363e:	4a5e      	ldr	r2, [pc, #376]	; (80037b8 <HAL_GPIO_Init+0x330>)
 8003640:	f043 0301 	orr.w	r3, r3, #1
 8003644:	6613      	str	r3, [r2, #96]	; 0x60
 8003646:	4b5c      	ldr	r3, [pc, #368]	; (80037b8 <HAL_GPIO_Init+0x330>)
 8003648:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800364a:	f003 0301 	and.w	r3, r3, #1
 800364e:	60bb      	str	r3, [r7, #8]
 8003650:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003652:	4a5a      	ldr	r2, [pc, #360]	; (80037bc <HAL_GPIO_Init+0x334>)
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	089b      	lsrs	r3, r3, #2
 8003658:	3302      	adds	r3, #2
 800365a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800365e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	f003 0303 	and.w	r3, r3, #3
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	220f      	movs	r2, #15
 800366a:	fa02 f303 	lsl.w	r3, r2, r3
 800366e:	43db      	mvns	r3, r3
 8003670:	693a      	ldr	r2, [r7, #16]
 8003672:	4013      	ands	r3, r2
 8003674:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800367c:	d025      	beq.n	80036ca <HAL_GPIO_Init+0x242>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4a4f      	ldr	r2, [pc, #316]	; (80037c0 <HAL_GPIO_Init+0x338>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d01f      	beq.n	80036c6 <HAL_GPIO_Init+0x23e>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4a4e      	ldr	r2, [pc, #312]	; (80037c4 <HAL_GPIO_Init+0x33c>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d019      	beq.n	80036c2 <HAL_GPIO_Init+0x23a>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a4d      	ldr	r2, [pc, #308]	; (80037c8 <HAL_GPIO_Init+0x340>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d013      	beq.n	80036be <HAL_GPIO_Init+0x236>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	4a4c      	ldr	r2, [pc, #304]	; (80037cc <HAL_GPIO_Init+0x344>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d00d      	beq.n	80036ba <HAL_GPIO_Init+0x232>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4a4b      	ldr	r2, [pc, #300]	; (80037d0 <HAL_GPIO_Init+0x348>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d007      	beq.n	80036b6 <HAL_GPIO_Init+0x22e>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a4a      	ldr	r2, [pc, #296]	; (80037d4 <HAL_GPIO_Init+0x34c>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d101      	bne.n	80036b2 <HAL_GPIO_Init+0x22a>
 80036ae:	2306      	movs	r3, #6
 80036b0:	e00c      	b.n	80036cc <HAL_GPIO_Init+0x244>
 80036b2:	2307      	movs	r3, #7
 80036b4:	e00a      	b.n	80036cc <HAL_GPIO_Init+0x244>
 80036b6:	2305      	movs	r3, #5
 80036b8:	e008      	b.n	80036cc <HAL_GPIO_Init+0x244>
 80036ba:	2304      	movs	r3, #4
 80036bc:	e006      	b.n	80036cc <HAL_GPIO_Init+0x244>
 80036be:	2303      	movs	r3, #3
 80036c0:	e004      	b.n	80036cc <HAL_GPIO_Init+0x244>
 80036c2:	2302      	movs	r3, #2
 80036c4:	e002      	b.n	80036cc <HAL_GPIO_Init+0x244>
 80036c6:	2301      	movs	r3, #1
 80036c8:	e000      	b.n	80036cc <HAL_GPIO_Init+0x244>
 80036ca:	2300      	movs	r3, #0
 80036cc:	697a      	ldr	r2, [r7, #20]
 80036ce:	f002 0203 	and.w	r2, r2, #3
 80036d2:	0092      	lsls	r2, r2, #2
 80036d4:	4093      	lsls	r3, r2
 80036d6:	693a      	ldr	r2, [r7, #16]
 80036d8:	4313      	orrs	r3, r2
 80036da:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80036dc:	4937      	ldr	r1, [pc, #220]	; (80037bc <HAL_GPIO_Init+0x334>)
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	089b      	lsrs	r3, r3, #2
 80036e2:	3302      	adds	r3, #2
 80036e4:	693a      	ldr	r2, [r7, #16]
 80036e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80036ea:	4b3b      	ldr	r3, [pc, #236]	; (80037d8 <HAL_GPIO_Init+0x350>)
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	43db      	mvns	r3, r3
 80036f4:	693a      	ldr	r2, [r7, #16]
 80036f6:	4013      	ands	r3, r2
 80036f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d003      	beq.n	800370e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003706:	693a      	ldr	r2, [r7, #16]
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	4313      	orrs	r3, r2
 800370c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800370e:	4a32      	ldr	r2, [pc, #200]	; (80037d8 <HAL_GPIO_Init+0x350>)
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003714:	4b30      	ldr	r3, [pc, #192]	; (80037d8 <HAL_GPIO_Init+0x350>)
 8003716:	68db      	ldr	r3, [r3, #12]
 8003718:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	43db      	mvns	r3, r3
 800371e:	693a      	ldr	r2, [r7, #16]
 8003720:	4013      	ands	r3, r2
 8003722:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d003      	beq.n	8003738 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003730:	693a      	ldr	r2, [r7, #16]
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	4313      	orrs	r3, r2
 8003736:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003738:	4a27      	ldr	r2, [pc, #156]	; (80037d8 <HAL_GPIO_Init+0x350>)
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800373e:	4b26      	ldr	r3, [pc, #152]	; (80037d8 <HAL_GPIO_Init+0x350>)
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	43db      	mvns	r3, r3
 8003748:	693a      	ldr	r2, [r7, #16]
 800374a:	4013      	ands	r3, r2
 800374c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d003      	beq.n	8003762 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800375a:	693a      	ldr	r2, [r7, #16]
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	4313      	orrs	r3, r2
 8003760:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003762:	4a1d      	ldr	r2, [pc, #116]	; (80037d8 <HAL_GPIO_Init+0x350>)
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003768:	4b1b      	ldr	r3, [pc, #108]	; (80037d8 <HAL_GPIO_Init+0x350>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	43db      	mvns	r3, r3
 8003772:	693a      	ldr	r2, [r7, #16]
 8003774:	4013      	ands	r3, r2
 8003776:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d003      	beq.n	800378c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003784:	693a      	ldr	r2, [r7, #16]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	4313      	orrs	r3, r2
 800378a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800378c:	4a12      	ldr	r2, [pc, #72]	; (80037d8 <HAL_GPIO_Init+0x350>)
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	3301      	adds	r3, #1
 8003796:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	fa22 f303 	lsr.w	r3, r2, r3
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	f47f ae78 	bne.w	8003498 <HAL_GPIO_Init+0x10>
  }
}
 80037a8:	bf00      	nop
 80037aa:	bf00      	nop
 80037ac:	371c      	adds	r7, #28
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr
 80037b6:	bf00      	nop
 80037b8:	40021000 	.word	0x40021000
 80037bc:	40010000 	.word	0x40010000
 80037c0:	48000400 	.word	0x48000400
 80037c4:	48000800 	.word	0x48000800
 80037c8:	48000c00 	.word	0x48000c00
 80037cc:	48001000 	.word	0x48001000
 80037d0:	48001400 	.word	0x48001400
 80037d4:	48001800 	.word	0x48001800
 80037d8:	40010400 	.word	0x40010400

080037dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037dc:	b480      	push	{r7}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	460b      	mov	r3, r1
 80037e6:	807b      	strh	r3, [r7, #2]
 80037e8:	4613      	mov	r3, r2
 80037ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037ec:	787b      	ldrb	r3, [r7, #1]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d003      	beq.n	80037fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80037f2:	887a      	ldrh	r2, [r7, #2]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80037f8:	e002      	b.n	8003800 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80037fa:	887a      	ldrh	r2, [r7, #2]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003800:	bf00      	nop
 8003802:	370c      	adds	r7, #12
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr

0800380c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b082      	sub	sp, #8
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d101      	bne.n	800381e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e08d      	b.n	800393a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003824:	b2db      	uxtb	r3, r3
 8003826:	2b00      	cmp	r3, #0
 8003828:	d106      	bne.n	8003838 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f7fe f9a6 	bl	8001b84 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2224      	movs	r2, #36	; 0x24
 800383c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f022 0201 	bic.w	r2, r2, #1
 800384e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	685a      	ldr	r2, [r3, #4]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800385c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	689a      	ldr	r2, [r3, #8]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800386c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	68db      	ldr	r3, [r3, #12]
 8003872:	2b01      	cmp	r3, #1
 8003874:	d107      	bne.n	8003886 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	689a      	ldr	r2, [r3, #8]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003882:	609a      	str	r2, [r3, #8]
 8003884:	e006      	b.n	8003894 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	689a      	ldr	r2, [r3, #8]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003892:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	2b02      	cmp	r3, #2
 800389a:	d108      	bne.n	80038ae <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	685a      	ldr	r2, [r3, #4]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038aa:	605a      	str	r2, [r3, #4]
 80038ac:	e007      	b.n	80038be <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	685a      	ldr	r2, [r3, #4]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038bc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	6812      	ldr	r2, [r2, #0]
 80038c8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80038cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80038d0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	68da      	ldr	r2, [r3, #12]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80038e0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	691a      	ldr	r2, [r3, #16]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	695b      	ldr	r3, [r3, #20]
 80038ea:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	699b      	ldr	r3, [r3, #24]
 80038f2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	430a      	orrs	r2, r1
 80038fa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	69d9      	ldr	r1, [r3, #28]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6a1a      	ldr	r2, [r3, #32]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	430a      	orrs	r2, r1
 800390a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f042 0201 	orr.w	r2, r2, #1
 800391a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2200      	movs	r2, #0
 8003920:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2220      	movs	r2, #32
 8003926:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2200      	movs	r2, #0
 800392e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003938:	2300      	movs	r3, #0
}
 800393a:	4618      	mov	r0, r3
 800393c:	3708      	adds	r7, #8
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}

08003942 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003942:	b480      	push	{r7}
 8003944:	b083      	sub	sp, #12
 8003946:	af00      	add	r7, sp, #0
 8003948:	6078      	str	r0, [r7, #4]
 800394a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003952:	b2db      	uxtb	r3, r3
 8003954:	2b20      	cmp	r3, #32
 8003956:	d138      	bne.n	80039ca <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800395e:	2b01      	cmp	r3, #1
 8003960:	d101      	bne.n	8003966 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003962:	2302      	movs	r3, #2
 8003964:	e032      	b.n	80039cc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2201      	movs	r2, #1
 800396a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2224      	movs	r2, #36	; 0x24
 8003972:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f022 0201 	bic.w	r2, r2, #1
 8003984:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003994:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	6819      	ldr	r1, [r3, #0]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	683a      	ldr	r2, [r7, #0]
 80039a2:	430a      	orrs	r2, r1
 80039a4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f042 0201 	orr.w	r2, r2, #1
 80039b4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2220      	movs	r2, #32
 80039ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2200      	movs	r2, #0
 80039c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80039c6:	2300      	movs	r3, #0
 80039c8:	e000      	b.n	80039cc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80039ca:	2302      	movs	r3, #2
  }
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	370c      	adds	r7, #12
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr

080039d8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80039d8:	b480      	push	{r7}
 80039da:	b085      	sub	sp, #20
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
 80039e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039e8:	b2db      	uxtb	r3, r3
 80039ea:	2b20      	cmp	r3, #32
 80039ec:	d139      	bne.n	8003a62 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d101      	bne.n	80039fc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80039f8:	2302      	movs	r3, #2
 80039fa:	e033      	b.n	8003a64 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2201      	movs	r2, #1
 8003a00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2224      	movs	r2, #36	; 0x24
 8003a08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f022 0201 	bic.w	r2, r2, #1
 8003a1a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003a2a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	021b      	lsls	r3, r3, #8
 8003a30:	68fa      	ldr	r2, [r7, #12]
 8003a32:	4313      	orrs	r3, r2
 8003a34:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	68fa      	ldr	r2, [r7, #12]
 8003a3c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f042 0201 	orr.w	r2, r2, #1
 8003a4c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2220      	movs	r2, #32
 8003a52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	e000      	b.n	8003a64 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003a62:	2302      	movs	r3, #2
  }
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3714      	adds	r7, #20
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr

08003a70 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003a70:	b480      	push	{r7}
 8003a72:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003a74:	4b04      	ldr	r3, [pc, #16]	; (8003a88 <HAL_PWREx_GetVoltageRange+0x18>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr
 8003a86:	bf00      	nop
 8003a88:	40007000 	.word	0x40007000

08003a8c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b085      	sub	sp, #20
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a9a:	d130      	bne.n	8003afe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a9c:	4b23      	ldr	r3, [pc, #140]	; (8003b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003aa4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003aa8:	d038      	beq.n	8003b1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003aaa:	4b20      	ldr	r3, [pc, #128]	; (8003b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003ab2:	4a1e      	ldr	r2, [pc, #120]	; (8003b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ab4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ab8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003aba:	4b1d      	ldr	r3, [pc, #116]	; (8003b30 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	2232      	movs	r2, #50	; 0x32
 8003ac0:	fb02 f303 	mul.w	r3, r2, r3
 8003ac4:	4a1b      	ldr	r2, [pc, #108]	; (8003b34 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aca:	0c9b      	lsrs	r3, r3, #18
 8003acc:	3301      	adds	r3, #1
 8003ace:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ad0:	e002      	b.n	8003ad8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	3b01      	subs	r3, #1
 8003ad6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ad8:	4b14      	ldr	r3, [pc, #80]	; (8003b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ada:	695b      	ldr	r3, [r3, #20]
 8003adc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ae0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ae4:	d102      	bne.n	8003aec <HAL_PWREx_ControlVoltageScaling+0x60>
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d1f2      	bne.n	8003ad2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003aec:	4b0f      	ldr	r3, [pc, #60]	; (8003b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003aee:	695b      	ldr	r3, [r3, #20]
 8003af0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003af4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003af8:	d110      	bne.n	8003b1c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e00f      	b.n	8003b1e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003afe:	4b0b      	ldr	r3, [pc, #44]	; (8003b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003b06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b0a:	d007      	beq.n	8003b1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003b0c:	4b07      	ldr	r3, [pc, #28]	; (8003b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b14:	4a05      	ldr	r2, [pc, #20]	; (8003b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b1a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003b1c:	2300      	movs	r3, #0
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3714      	adds	r7, #20
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop
 8003b2c:	40007000 	.word	0x40007000
 8003b30:	20000000 	.word	0x20000000
 8003b34:	431bde83 	.word	0x431bde83

08003b38 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b088      	sub	sp, #32
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d101      	bne.n	8003b4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e3ca      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b4a:	4b97      	ldr	r3, [pc, #604]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	f003 030c 	and.w	r3, r3, #12
 8003b52:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b54:	4b94      	ldr	r3, [pc, #592]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	f003 0303 	and.w	r3, r3, #3
 8003b5c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0310 	and.w	r3, r3, #16
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	f000 80e4 	beq.w	8003d34 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003b6c:	69bb      	ldr	r3, [r7, #24]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d007      	beq.n	8003b82 <HAL_RCC_OscConfig+0x4a>
 8003b72:	69bb      	ldr	r3, [r7, #24]
 8003b74:	2b0c      	cmp	r3, #12
 8003b76:	f040 808b 	bne.w	8003c90 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	f040 8087 	bne.w	8003c90 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b82:	4b89      	ldr	r3, [pc, #548]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0302 	and.w	r3, r3, #2
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d005      	beq.n	8003b9a <HAL_RCC_OscConfig+0x62>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	699b      	ldr	r3, [r3, #24]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d101      	bne.n	8003b9a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e3a2      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a1a      	ldr	r2, [r3, #32]
 8003b9e:	4b82      	ldr	r3, [pc, #520]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 0308 	and.w	r3, r3, #8
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d004      	beq.n	8003bb4 <HAL_RCC_OscConfig+0x7c>
 8003baa:	4b7f      	ldr	r3, [pc, #508]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003bb2:	e005      	b.n	8003bc0 <HAL_RCC_OscConfig+0x88>
 8003bb4:	4b7c      	ldr	r3, [pc, #496]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003bb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bba:	091b      	lsrs	r3, r3, #4
 8003bbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d223      	bcs.n	8003c0c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6a1b      	ldr	r3, [r3, #32]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f000 fd87 	bl	80046dc <RCC_SetFlashLatencyFromMSIRange>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d001      	beq.n	8003bd8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e383      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003bd8:	4b73      	ldr	r3, [pc, #460]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a72      	ldr	r2, [pc, #456]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003bde:	f043 0308 	orr.w	r3, r3, #8
 8003be2:	6013      	str	r3, [r2, #0]
 8003be4:	4b70      	ldr	r3, [pc, #448]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6a1b      	ldr	r3, [r3, #32]
 8003bf0:	496d      	ldr	r1, [pc, #436]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bf6:	4b6c      	ldr	r3, [pc, #432]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	69db      	ldr	r3, [r3, #28]
 8003c02:	021b      	lsls	r3, r3, #8
 8003c04:	4968      	ldr	r1, [pc, #416]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003c06:	4313      	orrs	r3, r2
 8003c08:	604b      	str	r3, [r1, #4]
 8003c0a:	e025      	b.n	8003c58 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c0c:	4b66      	ldr	r3, [pc, #408]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a65      	ldr	r2, [pc, #404]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003c12:	f043 0308 	orr.w	r3, r3, #8
 8003c16:	6013      	str	r3, [r2, #0]
 8003c18:	4b63      	ldr	r3, [pc, #396]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a1b      	ldr	r3, [r3, #32]
 8003c24:	4960      	ldr	r1, [pc, #384]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003c26:	4313      	orrs	r3, r2
 8003c28:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c2a:	4b5f      	ldr	r3, [pc, #380]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	69db      	ldr	r3, [r3, #28]
 8003c36:	021b      	lsls	r3, r3, #8
 8003c38:	495b      	ldr	r1, [pc, #364]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d109      	bne.n	8003c58 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6a1b      	ldr	r3, [r3, #32]
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f000 fd47 	bl	80046dc <RCC_SetFlashLatencyFromMSIRange>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d001      	beq.n	8003c58 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e343      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c58:	f000 fc4a 	bl	80044f0 <HAL_RCC_GetSysClockFreq>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	4b52      	ldr	r3, [pc, #328]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	091b      	lsrs	r3, r3, #4
 8003c64:	f003 030f 	and.w	r3, r3, #15
 8003c68:	4950      	ldr	r1, [pc, #320]	; (8003dac <HAL_RCC_OscConfig+0x274>)
 8003c6a:	5ccb      	ldrb	r3, [r1, r3]
 8003c6c:	f003 031f 	and.w	r3, r3, #31
 8003c70:	fa22 f303 	lsr.w	r3, r2, r3
 8003c74:	4a4e      	ldr	r2, [pc, #312]	; (8003db0 <HAL_RCC_OscConfig+0x278>)
 8003c76:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003c78:	4b4e      	ldr	r3, [pc, #312]	; (8003db4 <HAL_RCC_OscConfig+0x27c>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f7fe f8f3 	bl	8001e68 <HAL_InitTick>
 8003c82:	4603      	mov	r3, r0
 8003c84:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003c86:	7bfb      	ldrb	r3, [r7, #15]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d052      	beq.n	8003d32 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003c8c:	7bfb      	ldrb	r3, [r7, #15]
 8003c8e:	e327      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	699b      	ldr	r3, [r3, #24]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d032      	beq.n	8003cfe <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003c98:	4b43      	ldr	r3, [pc, #268]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a42      	ldr	r2, [pc, #264]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003c9e:	f043 0301 	orr.w	r3, r3, #1
 8003ca2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003ca4:	f7fe faba 	bl	800221c <HAL_GetTick>
 8003ca8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003caa:	e008      	b.n	8003cbe <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003cac:	f7fe fab6 	bl	800221c <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	2b02      	cmp	r3, #2
 8003cb8:	d901      	bls.n	8003cbe <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e310      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003cbe:	4b3a      	ldr	r3, [pc, #232]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d0f0      	beq.n	8003cac <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003cca:	4b37      	ldr	r3, [pc, #220]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a36      	ldr	r2, [pc, #216]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003cd0:	f043 0308 	orr.w	r3, r3, #8
 8003cd4:	6013      	str	r3, [r2, #0]
 8003cd6:	4b34      	ldr	r3, [pc, #208]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6a1b      	ldr	r3, [r3, #32]
 8003ce2:	4931      	ldr	r1, [pc, #196]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ce8:	4b2f      	ldr	r3, [pc, #188]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	69db      	ldr	r3, [r3, #28]
 8003cf4:	021b      	lsls	r3, r3, #8
 8003cf6:	492c      	ldr	r1, [pc, #176]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	604b      	str	r3, [r1, #4]
 8003cfc:	e01a      	b.n	8003d34 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003cfe:	4b2a      	ldr	r3, [pc, #168]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a29      	ldr	r2, [pc, #164]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003d04:	f023 0301 	bic.w	r3, r3, #1
 8003d08:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003d0a:	f7fe fa87 	bl	800221c <HAL_GetTick>
 8003d0e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003d10:	e008      	b.n	8003d24 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003d12:	f7fe fa83 	bl	800221c <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	2b02      	cmp	r3, #2
 8003d1e:	d901      	bls.n	8003d24 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e2dd      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003d24:	4b20      	ldr	r3, [pc, #128]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0302 	and.w	r3, r3, #2
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d1f0      	bne.n	8003d12 <HAL_RCC_OscConfig+0x1da>
 8003d30:	e000      	b.n	8003d34 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003d32:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0301 	and.w	r3, r3, #1
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d074      	beq.n	8003e2a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003d40:	69bb      	ldr	r3, [r7, #24]
 8003d42:	2b08      	cmp	r3, #8
 8003d44:	d005      	beq.n	8003d52 <HAL_RCC_OscConfig+0x21a>
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	2b0c      	cmp	r3, #12
 8003d4a:	d10e      	bne.n	8003d6a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	2b03      	cmp	r3, #3
 8003d50:	d10b      	bne.n	8003d6a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d52:	4b15      	ldr	r3, [pc, #84]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d064      	beq.n	8003e28 <HAL_RCC_OscConfig+0x2f0>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d160      	bne.n	8003e28 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e2ba      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d72:	d106      	bne.n	8003d82 <HAL_RCC_OscConfig+0x24a>
 8003d74:	4b0c      	ldr	r3, [pc, #48]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a0b      	ldr	r2, [pc, #44]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003d7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d7e:	6013      	str	r3, [r2, #0]
 8003d80:	e026      	b.n	8003dd0 <HAL_RCC_OscConfig+0x298>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d8a:	d115      	bne.n	8003db8 <HAL_RCC_OscConfig+0x280>
 8003d8c:	4b06      	ldr	r3, [pc, #24]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a05      	ldr	r2, [pc, #20]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003d92:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d96:	6013      	str	r3, [r2, #0]
 8003d98:	4b03      	ldr	r3, [pc, #12]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a02      	ldr	r2, [pc, #8]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003d9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003da2:	6013      	str	r3, [r2, #0]
 8003da4:	e014      	b.n	8003dd0 <HAL_RCC_OscConfig+0x298>
 8003da6:	bf00      	nop
 8003da8:	40021000 	.word	0x40021000
 8003dac:	0800f55c 	.word	0x0800f55c
 8003db0:	20000000 	.word	0x20000000
 8003db4:	20000004 	.word	0x20000004
 8003db8:	4ba0      	ldr	r3, [pc, #640]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a9f      	ldr	r2, [pc, #636]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003dbe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dc2:	6013      	str	r3, [r2, #0]
 8003dc4:	4b9d      	ldr	r3, [pc, #628]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a9c      	ldr	r2, [pc, #624]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003dca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003dce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d013      	beq.n	8003e00 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dd8:	f7fe fa20 	bl	800221c <HAL_GetTick>
 8003ddc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003dde:	e008      	b.n	8003df2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003de0:	f7fe fa1c 	bl	800221c <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	2b64      	cmp	r3, #100	; 0x64
 8003dec:	d901      	bls.n	8003df2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	e276      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003df2:	4b92      	ldr	r3, [pc, #584]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d0f0      	beq.n	8003de0 <HAL_RCC_OscConfig+0x2a8>
 8003dfe:	e014      	b.n	8003e2a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e00:	f7fe fa0c 	bl	800221c <HAL_GetTick>
 8003e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e06:	e008      	b.n	8003e1a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e08:	f7fe fa08 	bl	800221c <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	2b64      	cmp	r3, #100	; 0x64
 8003e14:	d901      	bls.n	8003e1a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e262      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e1a:	4b88      	ldr	r3, [pc, #544]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d1f0      	bne.n	8003e08 <HAL_RCC_OscConfig+0x2d0>
 8003e26:	e000      	b.n	8003e2a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f003 0302 	and.w	r3, r3, #2
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d060      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003e36:	69bb      	ldr	r3, [r7, #24]
 8003e38:	2b04      	cmp	r3, #4
 8003e3a:	d005      	beq.n	8003e48 <HAL_RCC_OscConfig+0x310>
 8003e3c:	69bb      	ldr	r3, [r7, #24]
 8003e3e:	2b0c      	cmp	r3, #12
 8003e40:	d119      	bne.n	8003e76 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	2b02      	cmp	r3, #2
 8003e46:	d116      	bne.n	8003e76 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e48:	4b7c      	ldr	r3, [pc, #496]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d005      	beq.n	8003e60 <HAL_RCC_OscConfig+0x328>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d101      	bne.n	8003e60 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e23f      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e60:	4b76      	ldr	r3, [pc, #472]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	691b      	ldr	r3, [r3, #16]
 8003e6c:	061b      	lsls	r3, r3, #24
 8003e6e:	4973      	ldr	r1, [pc, #460]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003e70:	4313      	orrs	r3, r2
 8003e72:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e74:	e040      	b.n	8003ef8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d023      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e7e:	4b6f      	ldr	r3, [pc, #444]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a6e      	ldr	r2, [pc, #440]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003e84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e8a:	f7fe f9c7 	bl	800221c <HAL_GetTick>
 8003e8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e90:	e008      	b.n	8003ea4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e92:	f7fe f9c3 	bl	800221c <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d901      	bls.n	8003ea4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	e21d      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ea4:	4b65      	ldr	r3, [pc, #404]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d0f0      	beq.n	8003e92 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eb0:	4b62      	ldr	r3, [pc, #392]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	691b      	ldr	r3, [r3, #16]
 8003ebc:	061b      	lsls	r3, r3, #24
 8003ebe:	495f      	ldr	r1, [pc, #380]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	604b      	str	r3, [r1, #4]
 8003ec4:	e018      	b.n	8003ef8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ec6:	4b5d      	ldr	r3, [pc, #372]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a5c      	ldr	r2, [pc, #368]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003ecc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ed0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ed2:	f7fe f9a3 	bl	800221c <HAL_GetTick>
 8003ed6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ed8:	e008      	b.n	8003eec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003eda:	f7fe f99f 	bl	800221c <HAL_GetTick>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	2b02      	cmp	r3, #2
 8003ee6:	d901      	bls.n	8003eec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003ee8:	2303      	movs	r3, #3
 8003eea:	e1f9      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003eec:	4b53      	ldr	r3, [pc, #332]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d1f0      	bne.n	8003eda <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0308 	and.w	r3, r3, #8
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d03c      	beq.n	8003f7e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d01c      	beq.n	8003f46 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f0c:	4b4b      	ldr	r3, [pc, #300]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003f0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f12:	4a4a      	ldr	r2, [pc, #296]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003f14:	f043 0301 	orr.w	r3, r3, #1
 8003f18:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f1c:	f7fe f97e 	bl	800221c <HAL_GetTick>
 8003f20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f22:	e008      	b.n	8003f36 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f24:	f7fe f97a 	bl	800221c <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d901      	bls.n	8003f36 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e1d4      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f36:	4b41      	ldr	r3, [pc, #260]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003f38:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f3c:	f003 0302 	and.w	r3, r3, #2
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d0ef      	beq.n	8003f24 <HAL_RCC_OscConfig+0x3ec>
 8003f44:	e01b      	b.n	8003f7e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f46:	4b3d      	ldr	r3, [pc, #244]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003f48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f4c:	4a3b      	ldr	r2, [pc, #236]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003f4e:	f023 0301 	bic.w	r3, r3, #1
 8003f52:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f56:	f7fe f961 	bl	800221c <HAL_GetTick>
 8003f5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f5c:	e008      	b.n	8003f70 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f5e:	f7fe f95d 	bl	800221c <HAL_GetTick>
 8003f62:	4602      	mov	r2, r0
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d901      	bls.n	8003f70 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e1b7      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f70:	4b32      	ldr	r3, [pc, #200]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003f72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f76:	f003 0302 	and.w	r3, r3, #2
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d1ef      	bne.n	8003f5e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0304 	and.w	r3, r3, #4
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	f000 80a6 	beq.w	80040d8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003f90:	4b2a      	ldr	r3, [pc, #168]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003f92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d10d      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f9c:	4b27      	ldr	r3, [pc, #156]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003f9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fa0:	4a26      	ldr	r2, [pc, #152]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003fa2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fa6:	6593      	str	r3, [r2, #88]	; 0x58
 8003fa8:	4b24      	ldr	r3, [pc, #144]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003faa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fb0:	60bb      	str	r3, [r7, #8]
 8003fb2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fb8:	4b21      	ldr	r3, [pc, #132]	; (8004040 <HAL_RCC_OscConfig+0x508>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d118      	bne.n	8003ff6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003fc4:	4b1e      	ldr	r3, [pc, #120]	; (8004040 <HAL_RCC_OscConfig+0x508>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a1d      	ldr	r2, [pc, #116]	; (8004040 <HAL_RCC_OscConfig+0x508>)
 8003fca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fd0:	f7fe f924 	bl	800221c <HAL_GetTick>
 8003fd4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fd6:	e008      	b.n	8003fea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fd8:	f7fe f920 	bl	800221c <HAL_GetTick>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	1ad3      	subs	r3, r2, r3
 8003fe2:	2b02      	cmp	r3, #2
 8003fe4:	d901      	bls.n	8003fea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e17a      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fea:	4b15      	ldr	r3, [pc, #84]	; (8004040 <HAL_RCC_OscConfig+0x508>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d0f0      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d108      	bne.n	8004010 <HAL_RCC_OscConfig+0x4d8>
 8003ffe:	4b0f      	ldr	r3, [pc, #60]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8004000:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004004:	4a0d      	ldr	r2, [pc, #52]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8004006:	f043 0301 	orr.w	r3, r3, #1
 800400a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800400e:	e029      	b.n	8004064 <HAL_RCC_OscConfig+0x52c>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	2b05      	cmp	r3, #5
 8004016:	d115      	bne.n	8004044 <HAL_RCC_OscConfig+0x50c>
 8004018:	4b08      	ldr	r3, [pc, #32]	; (800403c <HAL_RCC_OscConfig+0x504>)
 800401a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800401e:	4a07      	ldr	r2, [pc, #28]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8004020:	f043 0304 	orr.w	r3, r3, #4
 8004024:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004028:	4b04      	ldr	r3, [pc, #16]	; (800403c <HAL_RCC_OscConfig+0x504>)
 800402a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800402e:	4a03      	ldr	r2, [pc, #12]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8004030:	f043 0301 	orr.w	r3, r3, #1
 8004034:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004038:	e014      	b.n	8004064 <HAL_RCC_OscConfig+0x52c>
 800403a:	bf00      	nop
 800403c:	40021000 	.word	0x40021000
 8004040:	40007000 	.word	0x40007000
 8004044:	4b9c      	ldr	r3, [pc, #624]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004046:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800404a:	4a9b      	ldr	r2, [pc, #620]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 800404c:	f023 0301 	bic.w	r3, r3, #1
 8004050:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004054:	4b98      	ldr	r3, [pc, #608]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004056:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800405a:	4a97      	ldr	r2, [pc, #604]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 800405c:	f023 0304 	bic.w	r3, r3, #4
 8004060:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d016      	beq.n	800409a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800406c:	f7fe f8d6 	bl	800221c <HAL_GetTick>
 8004070:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004072:	e00a      	b.n	800408a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004074:	f7fe f8d2 	bl	800221c <HAL_GetTick>
 8004078:	4602      	mov	r2, r0
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004082:	4293      	cmp	r3, r2
 8004084:	d901      	bls.n	800408a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004086:	2303      	movs	r3, #3
 8004088:	e12a      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800408a:	4b8b      	ldr	r3, [pc, #556]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 800408c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004090:	f003 0302 	and.w	r3, r3, #2
 8004094:	2b00      	cmp	r3, #0
 8004096:	d0ed      	beq.n	8004074 <HAL_RCC_OscConfig+0x53c>
 8004098:	e015      	b.n	80040c6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800409a:	f7fe f8bf 	bl	800221c <HAL_GetTick>
 800409e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040a0:	e00a      	b.n	80040b8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040a2:	f7fe f8bb 	bl	800221c <HAL_GetTick>
 80040a6:	4602      	mov	r2, r0
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d901      	bls.n	80040b8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80040b4:	2303      	movs	r3, #3
 80040b6:	e113      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040b8:	4b7f      	ldr	r3, [pc, #508]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 80040ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040be:	f003 0302 	and.w	r3, r3, #2
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d1ed      	bne.n	80040a2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040c6:	7ffb      	ldrb	r3, [r7, #31]
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d105      	bne.n	80040d8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040cc:	4b7a      	ldr	r3, [pc, #488]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 80040ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040d0:	4a79      	ldr	r2, [pc, #484]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 80040d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040d6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040dc:	2b00      	cmp	r3, #0
 80040de:	f000 80fe 	beq.w	80042de <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040e6:	2b02      	cmp	r3, #2
 80040e8:	f040 80d0 	bne.w	800428c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80040ec:	4b72      	ldr	r3, [pc, #456]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	f003 0203 	and.w	r2, r3, #3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040fc:	429a      	cmp	r2, r3
 80040fe:	d130      	bne.n	8004162 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800410a:	3b01      	subs	r3, #1
 800410c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800410e:	429a      	cmp	r2, r3
 8004110:	d127      	bne.n	8004162 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800411c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800411e:	429a      	cmp	r2, r3
 8004120:	d11f      	bne.n	8004162 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800412c:	2a07      	cmp	r2, #7
 800412e:	bf14      	ite	ne
 8004130:	2201      	movne	r2, #1
 8004132:	2200      	moveq	r2, #0
 8004134:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004136:	4293      	cmp	r3, r2
 8004138:	d113      	bne.n	8004162 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004144:	085b      	lsrs	r3, r3, #1
 8004146:	3b01      	subs	r3, #1
 8004148:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800414a:	429a      	cmp	r2, r3
 800414c:	d109      	bne.n	8004162 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004158:	085b      	lsrs	r3, r3, #1
 800415a:	3b01      	subs	r3, #1
 800415c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800415e:	429a      	cmp	r2, r3
 8004160:	d06e      	beq.n	8004240 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	2b0c      	cmp	r3, #12
 8004166:	d069      	beq.n	800423c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004168:	4b53      	ldr	r3, [pc, #332]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d105      	bne.n	8004180 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004174:	4b50      	ldr	r3, [pc, #320]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800417c:	2b00      	cmp	r3, #0
 800417e:	d001      	beq.n	8004184 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e0ad      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004184:	4b4c      	ldr	r3, [pc, #304]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a4b      	ldr	r2, [pc, #300]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 800418a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800418e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004190:	f7fe f844 	bl	800221c <HAL_GetTick>
 8004194:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004196:	e008      	b.n	80041aa <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004198:	f7fe f840 	bl	800221c <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	2b02      	cmp	r3, #2
 80041a4:	d901      	bls.n	80041aa <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e09a      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041aa:	4b43      	ldr	r3, [pc, #268]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d1f0      	bne.n	8004198 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041b6:	4b40      	ldr	r3, [pc, #256]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 80041b8:	68da      	ldr	r2, [r3, #12]
 80041ba:	4b40      	ldr	r3, [pc, #256]	; (80042bc <HAL_RCC_OscConfig+0x784>)
 80041bc:	4013      	ands	r3, r2
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80041c2:	687a      	ldr	r2, [r7, #4]
 80041c4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80041c6:	3a01      	subs	r2, #1
 80041c8:	0112      	lsls	r2, r2, #4
 80041ca:	4311      	orrs	r1, r2
 80041cc:	687a      	ldr	r2, [r7, #4]
 80041ce:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80041d0:	0212      	lsls	r2, r2, #8
 80041d2:	4311      	orrs	r1, r2
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80041d8:	0852      	lsrs	r2, r2, #1
 80041da:	3a01      	subs	r2, #1
 80041dc:	0552      	lsls	r2, r2, #21
 80041de:	4311      	orrs	r1, r2
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80041e4:	0852      	lsrs	r2, r2, #1
 80041e6:	3a01      	subs	r2, #1
 80041e8:	0652      	lsls	r2, r2, #25
 80041ea:	4311      	orrs	r1, r2
 80041ec:	687a      	ldr	r2, [r7, #4]
 80041ee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80041f0:	0912      	lsrs	r2, r2, #4
 80041f2:	0452      	lsls	r2, r2, #17
 80041f4:	430a      	orrs	r2, r1
 80041f6:	4930      	ldr	r1, [pc, #192]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 80041f8:	4313      	orrs	r3, r2
 80041fa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80041fc:	4b2e      	ldr	r3, [pc, #184]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a2d      	ldr	r2, [pc, #180]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004202:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004206:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004208:	4b2b      	ldr	r3, [pc, #172]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	4a2a      	ldr	r2, [pc, #168]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 800420e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004212:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004214:	f7fe f802 	bl	800221c <HAL_GetTick>
 8004218:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800421a:	e008      	b.n	800422e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800421c:	f7fd fffe 	bl	800221c <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	2b02      	cmp	r3, #2
 8004228:	d901      	bls.n	800422e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e058      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800422e:	4b22      	ldr	r3, [pc, #136]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004236:	2b00      	cmp	r3, #0
 8004238:	d0f0      	beq.n	800421c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800423a:	e050      	b.n	80042de <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e04f      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004240:	4b1d      	ldr	r3, [pc, #116]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d148      	bne.n	80042de <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800424c:	4b1a      	ldr	r3, [pc, #104]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a19      	ldr	r2, [pc, #100]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004252:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004256:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004258:	4b17      	ldr	r3, [pc, #92]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	4a16      	ldr	r2, [pc, #88]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 800425e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004262:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004264:	f7fd ffda 	bl	800221c <HAL_GetTick>
 8004268:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800426a:	e008      	b.n	800427e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800426c:	f7fd ffd6 	bl	800221c <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	2b02      	cmp	r3, #2
 8004278:	d901      	bls.n	800427e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e030      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800427e:	4b0e      	ldr	r3, [pc, #56]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d0f0      	beq.n	800426c <HAL_RCC_OscConfig+0x734>
 800428a:	e028      	b.n	80042de <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800428c:	69bb      	ldr	r3, [r7, #24]
 800428e:	2b0c      	cmp	r3, #12
 8004290:	d023      	beq.n	80042da <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004292:	4b09      	ldr	r3, [pc, #36]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a08      	ldr	r2, [pc, #32]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004298:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800429c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800429e:	f7fd ffbd 	bl	800221c <HAL_GetTick>
 80042a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042a4:	e00c      	b.n	80042c0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042a6:	f7fd ffb9 	bl	800221c <HAL_GetTick>
 80042aa:	4602      	mov	r2, r0
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	2b02      	cmp	r3, #2
 80042b2:	d905      	bls.n	80042c0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80042b4:	2303      	movs	r3, #3
 80042b6:	e013      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
 80042b8:	40021000 	.word	0x40021000
 80042bc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042c0:	4b09      	ldr	r3, [pc, #36]	; (80042e8 <HAL_RCC_OscConfig+0x7b0>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d1ec      	bne.n	80042a6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80042cc:	4b06      	ldr	r3, [pc, #24]	; (80042e8 <HAL_RCC_OscConfig+0x7b0>)
 80042ce:	68da      	ldr	r2, [r3, #12]
 80042d0:	4905      	ldr	r1, [pc, #20]	; (80042e8 <HAL_RCC_OscConfig+0x7b0>)
 80042d2:	4b06      	ldr	r3, [pc, #24]	; (80042ec <HAL_RCC_OscConfig+0x7b4>)
 80042d4:	4013      	ands	r3, r2
 80042d6:	60cb      	str	r3, [r1, #12]
 80042d8:	e001      	b.n	80042de <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e000      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80042de:	2300      	movs	r3, #0
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	3720      	adds	r7, #32
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	40021000 	.word	0x40021000
 80042ec:	feeefffc 	.word	0xfeeefffc

080042f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d101      	bne.n	8004304 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	e0e7      	b.n	80044d4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004304:	4b75      	ldr	r3, [pc, #468]	; (80044dc <HAL_RCC_ClockConfig+0x1ec>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0307 	and.w	r3, r3, #7
 800430c:	683a      	ldr	r2, [r7, #0]
 800430e:	429a      	cmp	r2, r3
 8004310:	d910      	bls.n	8004334 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004312:	4b72      	ldr	r3, [pc, #456]	; (80044dc <HAL_RCC_ClockConfig+0x1ec>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f023 0207 	bic.w	r2, r3, #7
 800431a:	4970      	ldr	r1, [pc, #448]	; (80044dc <HAL_RCC_ClockConfig+0x1ec>)
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	4313      	orrs	r3, r2
 8004320:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004322:	4b6e      	ldr	r3, [pc, #440]	; (80044dc <HAL_RCC_ClockConfig+0x1ec>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0307 	and.w	r3, r3, #7
 800432a:	683a      	ldr	r2, [r7, #0]
 800432c:	429a      	cmp	r2, r3
 800432e:	d001      	beq.n	8004334 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e0cf      	b.n	80044d4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 0302 	and.w	r3, r3, #2
 800433c:	2b00      	cmp	r3, #0
 800433e:	d010      	beq.n	8004362 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	689a      	ldr	r2, [r3, #8]
 8004344:	4b66      	ldr	r3, [pc, #408]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800434c:	429a      	cmp	r2, r3
 800434e:	d908      	bls.n	8004362 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004350:	4b63      	ldr	r3, [pc, #396]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	4960      	ldr	r1, [pc, #384]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 800435e:	4313      	orrs	r3, r2
 8004360:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	2b00      	cmp	r3, #0
 800436c:	d04c      	beq.n	8004408 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	2b03      	cmp	r3, #3
 8004374:	d107      	bne.n	8004386 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004376:	4b5a      	ldr	r3, [pc, #360]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d121      	bne.n	80043c6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e0a6      	b.n	80044d4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	2b02      	cmp	r3, #2
 800438c:	d107      	bne.n	800439e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800438e:	4b54      	ldr	r3, [pc, #336]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d115      	bne.n	80043c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e09a      	b.n	80044d4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d107      	bne.n	80043b6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80043a6:	4b4e      	ldr	r3, [pc, #312]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d109      	bne.n	80043c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e08e      	b.n	80044d4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043b6:	4b4a      	ldr	r3, [pc, #296]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d101      	bne.n	80043c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e086      	b.n	80044d4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80043c6:	4b46      	ldr	r3, [pc, #280]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	f023 0203 	bic.w	r2, r3, #3
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	4943      	ldr	r1, [pc, #268]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 80043d4:	4313      	orrs	r3, r2
 80043d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043d8:	f7fd ff20 	bl	800221c <HAL_GetTick>
 80043dc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043de:	e00a      	b.n	80043f6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043e0:	f7fd ff1c 	bl	800221c <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d901      	bls.n	80043f6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e06e      	b.n	80044d4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043f6:	4b3a      	ldr	r3, [pc, #232]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	f003 020c 	and.w	r2, r3, #12
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	429a      	cmp	r2, r3
 8004406:	d1eb      	bne.n	80043e0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 0302 	and.w	r3, r3, #2
 8004410:	2b00      	cmp	r3, #0
 8004412:	d010      	beq.n	8004436 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689a      	ldr	r2, [r3, #8]
 8004418:	4b31      	ldr	r3, [pc, #196]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004420:	429a      	cmp	r2, r3
 8004422:	d208      	bcs.n	8004436 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004424:	4b2e      	ldr	r3, [pc, #184]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	492b      	ldr	r1, [pc, #172]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004432:	4313      	orrs	r3, r2
 8004434:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004436:	4b29      	ldr	r3, [pc, #164]	; (80044dc <HAL_RCC_ClockConfig+0x1ec>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0307 	and.w	r3, r3, #7
 800443e:	683a      	ldr	r2, [r7, #0]
 8004440:	429a      	cmp	r2, r3
 8004442:	d210      	bcs.n	8004466 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004444:	4b25      	ldr	r3, [pc, #148]	; (80044dc <HAL_RCC_ClockConfig+0x1ec>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f023 0207 	bic.w	r2, r3, #7
 800444c:	4923      	ldr	r1, [pc, #140]	; (80044dc <HAL_RCC_ClockConfig+0x1ec>)
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	4313      	orrs	r3, r2
 8004452:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004454:	4b21      	ldr	r3, [pc, #132]	; (80044dc <HAL_RCC_ClockConfig+0x1ec>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0307 	and.w	r3, r3, #7
 800445c:	683a      	ldr	r2, [r7, #0]
 800445e:	429a      	cmp	r2, r3
 8004460:	d001      	beq.n	8004466 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e036      	b.n	80044d4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 0304 	and.w	r3, r3, #4
 800446e:	2b00      	cmp	r3, #0
 8004470:	d008      	beq.n	8004484 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004472:	4b1b      	ldr	r3, [pc, #108]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	4918      	ldr	r1, [pc, #96]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004480:	4313      	orrs	r3, r2
 8004482:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f003 0308 	and.w	r3, r3, #8
 800448c:	2b00      	cmp	r3, #0
 800448e:	d009      	beq.n	80044a4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004490:	4b13      	ldr	r3, [pc, #76]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	691b      	ldr	r3, [r3, #16]
 800449c:	00db      	lsls	r3, r3, #3
 800449e:	4910      	ldr	r1, [pc, #64]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 80044a0:	4313      	orrs	r3, r2
 80044a2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80044a4:	f000 f824 	bl	80044f0 <HAL_RCC_GetSysClockFreq>
 80044a8:	4602      	mov	r2, r0
 80044aa:	4b0d      	ldr	r3, [pc, #52]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	091b      	lsrs	r3, r3, #4
 80044b0:	f003 030f 	and.w	r3, r3, #15
 80044b4:	490b      	ldr	r1, [pc, #44]	; (80044e4 <HAL_RCC_ClockConfig+0x1f4>)
 80044b6:	5ccb      	ldrb	r3, [r1, r3]
 80044b8:	f003 031f 	and.w	r3, r3, #31
 80044bc:	fa22 f303 	lsr.w	r3, r2, r3
 80044c0:	4a09      	ldr	r2, [pc, #36]	; (80044e8 <HAL_RCC_ClockConfig+0x1f8>)
 80044c2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80044c4:	4b09      	ldr	r3, [pc, #36]	; (80044ec <HAL_RCC_ClockConfig+0x1fc>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4618      	mov	r0, r3
 80044ca:	f7fd fccd 	bl	8001e68 <HAL_InitTick>
 80044ce:	4603      	mov	r3, r0
 80044d0:	72fb      	strb	r3, [r7, #11]

  return status;
 80044d2:	7afb      	ldrb	r3, [r7, #11]
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3710      	adds	r7, #16
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}
 80044dc:	40022000 	.word	0x40022000
 80044e0:	40021000 	.word	0x40021000
 80044e4:	0800f55c 	.word	0x0800f55c
 80044e8:	20000000 	.word	0x20000000
 80044ec:	20000004 	.word	0x20000004

080044f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b089      	sub	sp, #36	; 0x24
 80044f4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80044f6:	2300      	movs	r3, #0
 80044f8:	61fb      	str	r3, [r7, #28]
 80044fa:	2300      	movs	r3, #0
 80044fc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044fe:	4b3e      	ldr	r3, [pc, #248]	; (80045f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	f003 030c 	and.w	r3, r3, #12
 8004506:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004508:	4b3b      	ldr	r3, [pc, #236]	; (80045f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	f003 0303 	and.w	r3, r3, #3
 8004510:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d005      	beq.n	8004524 <HAL_RCC_GetSysClockFreq+0x34>
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	2b0c      	cmp	r3, #12
 800451c:	d121      	bne.n	8004562 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2b01      	cmp	r3, #1
 8004522:	d11e      	bne.n	8004562 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004524:	4b34      	ldr	r3, [pc, #208]	; (80045f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0308 	and.w	r3, r3, #8
 800452c:	2b00      	cmp	r3, #0
 800452e:	d107      	bne.n	8004540 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004530:	4b31      	ldr	r3, [pc, #196]	; (80045f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004532:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004536:	0a1b      	lsrs	r3, r3, #8
 8004538:	f003 030f 	and.w	r3, r3, #15
 800453c:	61fb      	str	r3, [r7, #28]
 800453e:	e005      	b.n	800454c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004540:	4b2d      	ldr	r3, [pc, #180]	; (80045f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	091b      	lsrs	r3, r3, #4
 8004546:	f003 030f 	and.w	r3, r3, #15
 800454a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800454c:	4a2b      	ldr	r2, [pc, #172]	; (80045fc <HAL_RCC_GetSysClockFreq+0x10c>)
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004554:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d10d      	bne.n	8004578 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800455c:	69fb      	ldr	r3, [r7, #28]
 800455e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004560:	e00a      	b.n	8004578 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	2b04      	cmp	r3, #4
 8004566:	d102      	bne.n	800456e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004568:	4b25      	ldr	r3, [pc, #148]	; (8004600 <HAL_RCC_GetSysClockFreq+0x110>)
 800456a:	61bb      	str	r3, [r7, #24]
 800456c:	e004      	b.n	8004578 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	2b08      	cmp	r3, #8
 8004572:	d101      	bne.n	8004578 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004574:	4b23      	ldr	r3, [pc, #140]	; (8004604 <HAL_RCC_GetSysClockFreq+0x114>)
 8004576:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	2b0c      	cmp	r3, #12
 800457c:	d134      	bne.n	80045e8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800457e:	4b1e      	ldr	r3, [pc, #120]	; (80045f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	f003 0303 	and.w	r3, r3, #3
 8004586:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	2b02      	cmp	r3, #2
 800458c:	d003      	beq.n	8004596 <HAL_RCC_GetSysClockFreq+0xa6>
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	2b03      	cmp	r3, #3
 8004592:	d003      	beq.n	800459c <HAL_RCC_GetSysClockFreq+0xac>
 8004594:	e005      	b.n	80045a2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004596:	4b1a      	ldr	r3, [pc, #104]	; (8004600 <HAL_RCC_GetSysClockFreq+0x110>)
 8004598:	617b      	str	r3, [r7, #20]
      break;
 800459a:	e005      	b.n	80045a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800459c:	4b19      	ldr	r3, [pc, #100]	; (8004604 <HAL_RCC_GetSysClockFreq+0x114>)
 800459e:	617b      	str	r3, [r7, #20]
      break;
 80045a0:	e002      	b.n	80045a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80045a2:	69fb      	ldr	r3, [r7, #28]
 80045a4:	617b      	str	r3, [r7, #20]
      break;
 80045a6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80045a8:	4b13      	ldr	r3, [pc, #76]	; (80045f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80045aa:	68db      	ldr	r3, [r3, #12]
 80045ac:	091b      	lsrs	r3, r3, #4
 80045ae:	f003 0307 	and.w	r3, r3, #7
 80045b2:	3301      	adds	r3, #1
 80045b4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80045b6:	4b10      	ldr	r3, [pc, #64]	; (80045f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	0a1b      	lsrs	r3, r3, #8
 80045bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80045c0:	697a      	ldr	r2, [r7, #20]
 80045c2:	fb03 f202 	mul.w	r2, r3, r2
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80045cc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80045ce:	4b0a      	ldr	r3, [pc, #40]	; (80045f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	0e5b      	lsrs	r3, r3, #25
 80045d4:	f003 0303 	and.w	r3, r3, #3
 80045d8:	3301      	adds	r3, #1
 80045da:	005b      	lsls	r3, r3, #1
 80045dc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80045de:	697a      	ldr	r2, [r7, #20]
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80045e6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80045e8:	69bb      	ldr	r3, [r7, #24]
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3724      	adds	r7, #36	; 0x24
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr
 80045f6:	bf00      	nop
 80045f8:	40021000 	.word	0x40021000
 80045fc:	0800f574 	.word	0x0800f574
 8004600:	00f42400 	.word	0x00f42400
 8004604:	007a1200 	.word	0x007a1200

08004608 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004608:	b480      	push	{r7}
 800460a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800460c:	4b03      	ldr	r3, [pc, #12]	; (800461c <HAL_RCC_GetHCLKFreq+0x14>)
 800460e:	681b      	ldr	r3, [r3, #0]
}
 8004610:	4618      	mov	r0, r3
 8004612:	46bd      	mov	sp, r7
 8004614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004618:	4770      	bx	lr
 800461a:	bf00      	nop
 800461c:	20000000 	.word	0x20000000

08004620 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004624:	f7ff fff0 	bl	8004608 <HAL_RCC_GetHCLKFreq>
 8004628:	4602      	mov	r2, r0
 800462a:	4b06      	ldr	r3, [pc, #24]	; (8004644 <HAL_RCC_GetPCLK1Freq+0x24>)
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	0a1b      	lsrs	r3, r3, #8
 8004630:	f003 0307 	and.w	r3, r3, #7
 8004634:	4904      	ldr	r1, [pc, #16]	; (8004648 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004636:	5ccb      	ldrb	r3, [r1, r3]
 8004638:	f003 031f 	and.w	r3, r3, #31
 800463c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004640:	4618      	mov	r0, r3
 8004642:	bd80      	pop	{r7, pc}
 8004644:	40021000 	.word	0x40021000
 8004648:	0800f56c 	.word	0x0800f56c

0800464c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004650:	f7ff ffda 	bl	8004608 <HAL_RCC_GetHCLKFreq>
 8004654:	4602      	mov	r2, r0
 8004656:	4b06      	ldr	r3, [pc, #24]	; (8004670 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	0adb      	lsrs	r3, r3, #11
 800465c:	f003 0307 	and.w	r3, r3, #7
 8004660:	4904      	ldr	r1, [pc, #16]	; (8004674 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004662:	5ccb      	ldrb	r3, [r1, r3]
 8004664:	f003 031f 	and.w	r3, r3, #31
 8004668:	fa22 f303 	lsr.w	r3, r2, r3
}
 800466c:	4618      	mov	r0, r3
 800466e:	bd80      	pop	{r7, pc}
 8004670:	40021000 	.word	0x40021000
 8004674:	0800f56c 	.word	0x0800f56c

08004678 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
 8004680:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	220f      	movs	r2, #15
 8004686:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004688:	4b12      	ldr	r3, [pc, #72]	; (80046d4 <HAL_RCC_GetClockConfig+0x5c>)
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	f003 0203 	and.w	r2, r3, #3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004694:	4b0f      	ldr	r3, [pc, #60]	; (80046d4 <HAL_RCC_GetClockConfig+0x5c>)
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80046a0:	4b0c      	ldr	r3, [pc, #48]	; (80046d4 <HAL_RCC_GetClockConfig+0x5c>)
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80046ac:	4b09      	ldr	r3, [pc, #36]	; (80046d4 <HAL_RCC_GetClockConfig+0x5c>)
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	08db      	lsrs	r3, r3, #3
 80046b2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80046ba:	4b07      	ldr	r3, [pc, #28]	; (80046d8 <HAL_RCC_GetClockConfig+0x60>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0207 	and.w	r2, r3, #7
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	601a      	str	r2, [r3, #0]
}
 80046c6:	bf00      	nop
 80046c8:	370c      	adds	r7, #12
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr
 80046d2:	bf00      	nop
 80046d4:	40021000 	.word	0x40021000
 80046d8:	40022000 	.word	0x40022000

080046dc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b086      	sub	sp, #24
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80046e4:	2300      	movs	r3, #0
 80046e6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80046e8:	4b2a      	ldr	r3, [pc, #168]	; (8004794 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d003      	beq.n	80046fc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80046f4:	f7ff f9bc 	bl	8003a70 <HAL_PWREx_GetVoltageRange>
 80046f8:	6178      	str	r0, [r7, #20]
 80046fa:	e014      	b.n	8004726 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80046fc:	4b25      	ldr	r3, [pc, #148]	; (8004794 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004700:	4a24      	ldr	r2, [pc, #144]	; (8004794 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004702:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004706:	6593      	str	r3, [r2, #88]	; 0x58
 8004708:	4b22      	ldr	r3, [pc, #136]	; (8004794 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800470a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800470c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004710:	60fb      	str	r3, [r7, #12]
 8004712:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004714:	f7ff f9ac 	bl	8003a70 <HAL_PWREx_GetVoltageRange>
 8004718:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800471a:	4b1e      	ldr	r3, [pc, #120]	; (8004794 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800471c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800471e:	4a1d      	ldr	r2, [pc, #116]	; (8004794 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004720:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004724:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800472c:	d10b      	bne.n	8004746 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2b80      	cmp	r3, #128	; 0x80
 8004732:	d919      	bls.n	8004768 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2ba0      	cmp	r3, #160	; 0xa0
 8004738:	d902      	bls.n	8004740 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800473a:	2302      	movs	r3, #2
 800473c:	613b      	str	r3, [r7, #16]
 800473e:	e013      	b.n	8004768 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004740:	2301      	movs	r3, #1
 8004742:	613b      	str	r3, [r7, #16]
 8004744:	e010      	b.n	8004768 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2b80      	cmp	r3, #128	; 0x80
 800474a:	d902      	bls.n	8004752 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800474c:	2303      	movs	r3, #3
 800474e:	613b      	str	r3, [r7, #16]
 8004750:	e00a      	b.n	8004768 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2b80      	cmp	r3, #128	; 0x80
 8004756:	d102      	bne.n	800475e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004758:	2302      	movs	r3, #2
 800475a:	613b      	str	r3, [r7, #16]
 800475c:	e004      	b.n	8004768 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2b70      	cmp	r3, #112	; 0x70
 8004762:	d101      	bne.n	8004768 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004764:	2301      	movs	r3, #1
 8004766:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004768:	4b0b      	ldr	r3, [pc, #44]	; (8004798 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f023 0207 	bic.w	r2, r3, #7
 8004770:	4909      	ldr	r1, [pc, #36]	; (8004798 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	4313      	orrs	r3, r2
 8004776:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004778:	4b07      	ldr	r3, [pc, #28]	; (8004798 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 0307 	and.w	r3, r3, #7
 8004780:	693a      	ldr	r2, [r7, #16]
 8004782:	429a      	cmp	r2, r3
 8004784:	d001      	beq.n	800478a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e000      	b.n	800478c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800478a:	2300      	movs	r3, #0
}
 800478c:	4618      	mov	r0, r3
 800478e:	3718      	adds	r7, #24
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}
 8004794:	40021000 	.word	0x40021000
 8004798:	40022000 	.word	0x40022000

0800479c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b086      	sub	sp, #24
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80047a4:	2300      	movs	r3, #0
 80047a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80047a8:	2300      	movs	r3, #0
 80047aa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d041      	beq.n	800483c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047bc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80047c0:	d02a      	beq.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80047c2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80047c6:	d824      	bhi.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80047c8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80047cc:	d008      	beq.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80047ce:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80047d2:	d81e      	bhi.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d00a      	beq.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x52>
 80047d8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047dc:	d010      	beq.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80047de:	e018      	b.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80047e0:	4b86      	ldr	r3, [pc, #536]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047e2:	68db      	ldr	r3, [r3, #12]
 80047e4:	4a85      	ldr	r2, [pc, #532]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047ea:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80047ec:	e015      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	3304      	adds	r3, #4
 80047f2:	2100      	movs	r1, #0
 80047f4:	4618      	mov	r0, r3
 80047f6:	f000 fabb 	bl	8004d70 <RCCEx_PLLSAI1_Config>
 80047fa:	4603      	mov	r3, r0
 80047fc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80047fe:	e00c      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	3320      	adds	r3, #32
 8004804:	2100      	movs	r1, #0
 8004806:	4618      	mov	r0, r3
 8004808:	f000 fba6 	bl	8004f58 <RCCEx_PLLSAI2_Config>
 800480c:	4603      	mov	r3, r0
 800480e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004810:	e003      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	74fb      	strb	r3, [r7, #19]
      break;
 8004816:	e000      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004818:	bf00      	nop
    }

    if(ret == HAL_OK)
 800481a:	7cfb      	ldrb	r3, [r7, #19]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d10b      	bne.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004820:	4b76      	ldr	r3, [pc, #472]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004822:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004826:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800482e:	4973      	ldr	r1, [pc, #460]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004830:	4313      	orrs	r3, r2
 8004832:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004836:	e001      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004838:	7cfb      	ldrb	r3, [r7, #19]
 800483a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004844:	2b00      	cmp	r3, #0
 8004846:	d041      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800484c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004850:	d02a      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004852:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004856:	d824      	bhi.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004858:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800485c:	d008      	beq.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800485e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004862:	d81e      	bhi.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004864:	2b00      	cmp	r3, #0
 8004866:	d00a      	beq.n	800487e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004868:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800486c:	d010      	beq.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800486e:	e018      	b.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004870:	4b62      	ldr	r3, [pc, #392]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004872:	68db      	ldr	r3, [r3, #12]
 8004874:	4a61      	ldr	r2, [pc, #388]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004876:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800487a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800487c:	e015      	b.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	3304      	adds	r3, #4
 8004882:	2100      	movs	r1, #0
 8004884:	4618      	mov	r0, r3
 8004886:	f000 fa73 	bl	8004d70 <RCCEx_PLLSAI1_Config>
 800488a:	4603      	mov	r3, r0
 800488c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800488e:	e00c      	b.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	3320      	adds	r3, #32
 8004894:	2100      	movs	r1, #0
 8004896:	4618      	mov	r0, r3
 8004898:	f000 fb5e 	bl	8004f58 <RCCEx_PLLSAI2_Config>
 800489c:	4603      	mov	r3, r0
 800489e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80048a0:	e003      	b.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	74fb      	strb	r3, [r7, #19]
      break;
 80048a6:	e000      	b.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80048a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80048aa:	7cfb      	ldrb	r3, [r7, #19]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d10b      	bne.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80048b0:	4b52      	ldr	r3, [pc, #328]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048b6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80048be:	494f      	ldr	r1, [pc, #316]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048c0:	4313      	orrs	r3, r2
 80048c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80048c6:	e001      	b.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048c8:	7cfb      	ldrb	r3, [r7, #19]
 80048ca:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	f000 80a0 	beq.w	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048da:	2300      	movs	r3, #0
 80048dc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80048de:	4b47      	ldr	r3, [pc, #284]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d101      	bne.n	80048ee <HAL_RCCEx_PeriphCLKConfig+0x152>
 80048ea:	2301      	movs	r3, #1
 80048ec:	e000      	b.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80048ee:	2300      	movs	r3, #0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d00d      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048f4:	4b41      	ldr	r3, [pc, #260]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048f8:	4a40      	ldr	r2, [pc, #256]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048fe:	6593      	str	r3, [r2, #88]	; 0x58
 8004900:	4b3e      	ldr	r3, [pc, #248]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004902:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004904:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004908:	60bb      	str	r3, [r7, #8]
 800490a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800490c:	2301      	movs	r3, #1
 800490e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004910:	4b3b      	ldr	r3, [pc, #236]	; (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a3a      	ldr	r2, [pc, #232]	; (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004916:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800491a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800491c:	f7fd fc7e 	bl	800221c <HAL_GetTick>
 8004920:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004922:	e009      	b.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004924:	f7fd fc7a 	bl	800221c <HAL_GetTick>
 8004928:	4602      	mov	r2, r0
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	2b02      	cmp	r3, #2
 8004930:	d902      	bls.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	74fb      	strb	r3, [r7, #19]
        break;
 8004936:	e005      	b.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004938:	4b31      	ldr	r3, [pc, #196]	; (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004940:	2b00      	cmp	r3, #0
 8004942:	d0ef      	beq.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004944:	7cfb      	ldrb	r3, [r7, #19]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d15c      	bne.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800494a:	4b2c      	ldr	r3, [pc, #176]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800494c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004950:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004954:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d01f      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004962:	697a      	ldr	r2, [r7, #20]
 8004964:	429a      	cmp	r2, r3
 8004966:	d019      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004968:	4b24      	ldr	r3, [pc, #144]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800496a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800496e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004972:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004974:	4b21      	ldr	r3, [pc, #132]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004976:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800497a:	4a20      	ldr	r2, [pc, #128]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800497c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004980:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004984:	4b1d      	ldr	r3, [pc, #116]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004986:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800498a:	4a1c      	ldr	r2, [pc, #112]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800498c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004990:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004994:	4a19      	ldr	r2, [pc, #100]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	f003 0301 	and.w	r3, r3, #1
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d016      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049a6:	f7fd fc39 	bl	800221c <HAL_GetTick>
 80049aa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049ac:	e00b      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049ae:	f7fd fc35 	bl	800221c <HAL_GetTick>
 80049b2:	4602      	mov	r2, r0
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	1ad3      	subs	r3, r2, r3
 80049b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80049bc:	4293      	cmp	r3, r2
 80049be:	d902      	bls.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	74fb      	strb	r3, [r7, #19]
            break;
 80049c4:	e006      	b.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049c6:	4b0d      	ldr	r3, [pc, #52]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049cc:	f003 0302 	and.w	r3, r3, #2
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d0ec      	beq.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80049d4:	7cfb      	ldrb	r3, [r7, #19]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d10c      	bne.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80049da:	4b08      	ldr	r3, [pc, #32]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049ea:	4904      	ldr	r1, [pc, #16]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049ec:	4313      	orrs	r3, r2
 80049ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80049f2:	e009      	b.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80049f4:	7cfb      	ldrb	r3, [r7, #19]
 80049f6:	74bb      	strb	r3, [r7, #18]
 80049f8:	e006      	b.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80049fa:	bf00      	nop
 80049fc:	40021000 	.word	0x40021000
 8004a00:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a04:	7cfb      	ldrb	r3, [r7, #19]
 8004a06:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a08:	7c7b      	ldrb	r3, [r7, #17]
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d105      	bne.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a0e:	4b9e      	ldr	r3, [pc, #632]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a12:	4a9d      	ldr	r2, [pc, #628]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a18:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0301 	and.w	r3, r3, #1
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d00a      	beq.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004a26:	4b98      	ldr	r3, [pc, #608]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a2c:	f023 0203 	bic.w	r2, r3, #3
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a34:	4994      	ldr	r1, [pc, #592]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a36:	4313      	orrs	r3, r2
 8004a38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0302 	and.w	r3, r3, #2
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d00a      	beq.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004a48:	4b8f      	ldr	r3, [pc, #572]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a4e:	f023 020c 	bic.w	r2, r3, #12
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a56:	498c      	ldr	r1, [pc, #560]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 0304 	and.w	r3, r3, #4
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d00a      	beq.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004a6a:	4b87      	ldr	r3, [pc, #540]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a70:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a78:	4983      	ldr	r1, [pc, #524]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 0308 	and.w	r3, r3, #8
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d00a      	beq.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004a8c:	4b7e      	ldr	r3, [pc, #504]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a92:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a9a:	497b      	ldr	r1, [pc, #492]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0310 	and.w	r3, r3, #16
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d00a      	beq.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004aae:	4b76      	ldr	r3, [pc, #472]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ab4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004abc:	4972      	ldr	r1, [pc, #456]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 0320 	and.w	r3, r3, #32
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d00a      	beq.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ad0:	4b6d      	ldr	r3, [pc, #436]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ad6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ade:	496a      	ldr	r1, [pc, #424]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00a      	beq.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004af2:	4b65      	ldr	r3, [pc, #404]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004af8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b00:	4961      	ldr	r1, [pc, #388]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b02:	4313      	orrs	r3, r2
 8004b04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d00a      	beq.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004b14:	4b5c      	ldr	r3, [pc, #368]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b1a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b22:	4959      	ldr	r1, [pc, #356]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b24:	4313      	orrs	r3, r2
 8004b26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d00a      	beq.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b36:	4b54      	ldr	r3, [pc, #336]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b3c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b44:	4950      	ldr	r1, [pc, #320]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d00a      	beq.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004b58:	4b4b      	ldr	r3, [pc, #300]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b5e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b66:	4948      	ldr	r1, [pc, #288]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00a      	beq.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004b7a:	4b43      	ldr	r3, [pc, #268]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b80:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b88:	493f      	ldr	r1, [pc, #252]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d028      	beq.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b9c:	4b3a      	ldr	r3, [pc, #232]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ba2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004baa:	4937      	ldr	r1, [pc, #220]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bac:	4313      	orrs	r3, r2
 8004bae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004bb6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004bba:	d106      	bne.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bbc:	4b32      	ldr	r3, [pc, #200]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	4a31      	ldr	r2, [pc, #196]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bc2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004bc6:	60d3      	str	r3, [r2, #12]
 8004bc8:	e011      	b.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004bce:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004bd2:	d10c      	bne.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	3304      	adds	r3, #4
 8004bd8:	2101      	movs	r1, #1
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f000 f8c8 	bl	8004d70 <RCCEx_PLLSAI1_Config>
 8004be0:	4603      	mov	r3, r0
 8004be2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004be4:	7cfb      	ldrb	r3, [r7, #19]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d001      	beq.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004bea:	7cfb      	ldrb	r3, [r7, #19]
 8004bec:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d028      	beq.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004bfa:	4b23      	ldr	r3, [pc, #140]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c00:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c08:	491f      	ldr	r1, [pc, #124]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c14:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004c18:	d106      	bne.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c1a:	4b1b      	ldr	r3, [pc, #108]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	4a1a      	ldr	r2, [pc, #104]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c24:	60d3      	str	r3, [r2, #12]
 8004c26:	e011      	b.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c2c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c30:	d10c      	bne.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	3304      	adds	r3, #4
 8004c36:	2101      	movs	r1, #1
 8004c38:	4618      	mov	r0, r3
 8004c3a:	f000 f899 	bl	8004d70 <RCCEx_PLLSAI1_Config>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c42:	7cfb      	ldrb	r3, [r7, #19]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d001      	beq.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004c48:	7cfb      	ldrb	r3, [r7, #19]
 8004c4a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d02b      	beq.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004c58:	4b0b      	ldr	r3, [pc, #44]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c5e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c66:	4908      	ldr	r1, [pc, #32]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c72:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004c76:	d109      	bne.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c78:	4b03      	ldr	r3, [pc, #12]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	4a02      	ldr	r2, [pc, #8]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c7e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c82:	60d3      	str	r3, [r2, #12]
 8004c84:	e014      	b.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004c86:	bf00      	nop
 8004c88:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c90:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c94:	d10c      	bne.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	3304      	adds	r3, #4
 8004c9a:	2101      	movs	r1, #1
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f000 f867 	bl	8004d70 <RCCEx_PLLSAI1_Config>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ca6:	7cfb      	ldrb	r3, [r7, #19]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d001      	beq.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004cac:	7cfb      	ldrb	r3, [r7, #19]
 8004cae:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d02f      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004cbc:	4b2b      	ldr	r3, [pc, #172]	; (8004d6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cc2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004cca:	4928      	ldr	r1, [pc, #160]	; (8004d6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004cd6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004cda:	d10d      	bne.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	3304      	adds	r3, #4
 8004ce0:	2102      	movs	r1, #2
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f000 f844 	bl	8004d70 <RCCEx_PLLSAI1_Config>
 8004ce8:	4603      	mov	r3, r0
 8004cea:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004cec:	7cfb      	ldrb	r3, [r7, #19]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d014      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004cf2:	7cfb      	ldrb	r3, [r7, #19]
 8004cf4:	74bb      	strb	r3, [r7, #18]
 8004cf6:	e011      	b.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004cfc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d00:	d10c      	bne.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	3320      	adds	r3, #32
 8004d06:	2102      	movs	r1, #2
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f000 f925 	bl	8004f58 <RCCEx_PLLSAI2_Config>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004d12:	7cfb      	ldrb	r3, [r7, #19]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d001      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004d18:	7cfb      	ldrb	r3, [r7, #19]
 8004d1a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d00a      	beq.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004d28:	4b10      	ldr	r3, [pc, #64]	; (8004d6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d2e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d36:	490d      	ldr	r1, [pc, #52]	; (8004d6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d00b      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004d4a:	4b08      	ldr	r3, [pc, #32]	; (8004d6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004d4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d50:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004d5a:	4904      	ldr	r1, [pc, #16]	; (8004d6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004d62:	7cbb      	ldrb	r3, [r7, #18]
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3718      	adds	r7, #24
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	40021000 	.word	0x40021000

08004d70 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b084      	sub	sp, #16
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004d7e:	4b75      	ldr	r3, [pc, #468]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d80:	68db      	ldr	r3, [r3, #12]
 8004d82:	f003 0303 	and.w	r3, r3, #3
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d018      	beq.n	8004dbc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004d8a:	4b72      	ldr	r3, [pc, #456]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	f003 0203 	and.w	r2, r3, #3
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	429a      	cmp	r2, r3
 8004d98:	d10d      	bne.n	8004db6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
       ||
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d009      	beq.n	8004db6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004da2:	4b6c      	ldr	r3, [pc, #432]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	091b      	lsrs	r3, r3, #4
 8004da8:	f003 0307 	and.w	r3, r3, #7
 8004dac:	1c5a      	adds	r2, r3, #1
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	685b      	ldr	r3, [r3, #4]
       ||
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d047      	beq.n	8004e46 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	73fb      	strb	r3, [r7, #15]
 8004dba:	e044      	b.n	8004e46 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	2b03      	cmp	r3, #3
 8004dc2:	d018      	beq.n	8004df6 <RCCEx_PLLSAI1_Config+0x86>
 8004dc4:	2b03      	cmp	r3, #3
 8004dc6:	d825      	bhi.n	8004e14 <RCCEx_PLLSAI1_Config+0xa4>
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d002      	beq.n	8004dd2 <RCCEx_PLLSAI1_Config+0x62>
 8004dcc:	2b02      	cmp	r3, #2
 8004dce:	d009      	beq.n	8004de4 <RCCEx_PLLSAI1_Config+0x74>
 8004dd0:	e020      	b.n	8004e14 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004dd2:	4b60      	ldr	r3, [pc, #384]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f003 0302 	and.w	r3, r3, #2
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d11d      	bne.n	8004e1a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004de2:	e01a      	b.n	8004e1a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004de4:	4b5b      	ldr	r3, [pc, #364]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d116      	bne.n	8004e1e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004df4:	e013      	b.n	8004e1e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004df6:	4b57      	ldr	r3, [pc, #348]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d10f      	bne.n	8004e22 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004e02:	4b54      	ldr	r3, [pc, #336]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d109      	bne.n	8004e22 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004e12:	e006      	b.n	8004e22 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	73fb      	strb	r3, [r7, #15]
      break;
 8004e18:	e004      	b.n	8004e24 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004e1a:	bf00      	nop
 8004e1c:	e002      	b.n	8004e24 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004e1e:	bf00      	nop
 8004e20:	e000      	b.n	8004e24 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004e22:	bf00      	nop
    }

    if(status == HAL_OK)
 8004e24:	7bfb      	ldrb	r3, [r7, #15]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d10d      	bne.n	8004e46 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004e2a:	4b4a      	ldr	r3, [pc, #296]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e2c:	68db      	ldr	r3, [r3, #12]
 8004e2e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6819      	ldr	r1, [r3, #0]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	3b01      	subs	r3, #1
 8004e3c:	011b      	lsls	r3, r3, #4
 8004e3e:	430b      	orrs	r3, r1
 8004e40:	4944      	ldr	r1, [pc, #272]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e42:	4313      	orrs	r3, r2
 8004e44:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004e46:	7bfb      	ldrb	r3, [r7, #15]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d17d      	bne.n	8004f48 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004e4c:	4b41      	ldr	r3, [pc, #260]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a40      	ldr	r2, [pc, #256]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e52:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004e56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e58:	f7fd f9e0 	bl	800221c <HAL_GetTick>
 8004e5c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004e5e:	e009      	b.n	8004e74 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e60:	f7fd f9dc 	bl	800221c <HAL_GetTick>
 8004e64:	4602      	mov	r2, r0
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d902      	bls.n	8004e74 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	73fb      	strb	r3, [r7, #15]
        break;
 8004e72:	e005      	b.n	8004e80 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004e74:	4b37      	ldr	r3, [pc, #220]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d1ef      	bne.n	8004e60 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004e80:	7bfb      	ldrb	r3, [r7, #15]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d160      	bne.n	8004f48 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d111      	bne.n	8004eb0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e8c:	4b31      	ldr	r3, [pc, #196]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e8e:	691b      	ldr	r3, [r3, #16]
 8004e90:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004e94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e98:	687a      	ldr	r2, [r7, #4]
 8004e9a:	6892      	ldr	r2, [r2, #8]
 8004e9c:	0211      	lsls	r1, r2, #8
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	68d2      	ldr	r2, [r2, #12]
 8004ea2:	0912      	lsrs	r2, r2, #4
 8004ea4:	0452      	lsls	r2, r2, #17
 8004ea6:	430a      	orrs	r2, r1
 8004ea8:	492a      	ldr	r1, [pc, #168]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	610b      	str	r3, [r1, #16]
 8004eae:	e027      	b.n	8004f00 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d112      	bne.n	8004edc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004eb6:	4b27      	ldr	r3, [pc, #156]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004eb8:	691b      	ldr	r3, [r3, #16]
 8004eba:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004ebe:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	6892      	ldr	r2, [r2, #8]
 8004ec6:	0211      	lsls	r1, r2, #8
 8004ec8:	687a      	ldr	r2, [r7, #4]
 8004eca:	6912      	ldr	r2, [r2, #16]
 8004ecc:	0852      	lsrs	r2, r2, #1
 8004ece:	3a01      	subs	r2, #1
 8004ed0:	0552      	lsls	r2, r2, #21
 8004ed2:	430a      	orrs	r2, r1
 8004ed4:	491f      	ldr	r1, [pc, #124]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	610b      	str	r3, [r1, #16]
 8004eda:	e011      	b.n	8004f00 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004edc:	4b1d      	ldr	r3, [pc, #116]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ede:	691b      	ldr	r3, [r3, #16]
 8004ee0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004ee4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004ee8:	687a      	ldr	r2, [r7, #4]
 8004eea:	6892      	ldr	r2, [r2, #8]
 8004eec:	0211      	lsls	r1, r2, #8
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	6952      	ldr	r2, [r2, #20]
 8004ef2:	0852      	lsrs	r2, r2, #1
 8004ef4:	3a01      	subs	r2, #1
 8004ef6:	0652      	lsls	r2, r2, #25
 8004ef8:	430a      	orrs	r2, r1
 8004efa:	4916      	ldr	r1, [pc, #88]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004efc:	4313      	orrs	r3, r2
 8004efe:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004f00:	4b14      	ldr	r3, [pc, #80]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a13      	ldr	r2, [pc, #76]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f06:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004f0a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f0c:	f7fd f986 	bl	800221c <HAL_GetTick>
 8004f10:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004f12:	e009      	b.n	8004f28 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004f14:	f7fd f982 	bl	800221c <HAL_GetTick>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	d902      	bls.n	8004f28 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	73fb      	strb	r3, [r7, #15]
          break;
 8004f26:	e005      	b.n	8004f34 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004f28:	4b0a      	ldr	r3, [pc, #40]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d0ef      	beq.n	8004f14 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004f34:	7bfb      	ldrb	r3, [r7, #15]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d106      	bne.n	8004f48 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004f3a:	4b06      	ldr	r3, [pc, #24]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f3c:	691a      	ldr	r2, [r3, #16]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	699b      	ldr	r3, [r3, #24]
 8004f42:	4904      	ldr	r1, [pc, #16]	; (8004f54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f44:	4313      	orrs	r3, r2
 8004f46:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004f48:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3710      	adds	r7, #16
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	40021000 	.word	0x40021000

08004f58 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f62:	2300      	movs	r3, #0
 8004f64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004f66:	4b6a      	ldr	r3, [pc, #424]	; (8005110 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	f003 0303 	and.w	r3, r3, #3
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d018      	beq.n	8004fa4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004f72:	4b67      	ldr	r3, [pc, #412]	; (8005110 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f74:	68db      	ldr	r3, [r3, #12]
 8004f76:	f003 0203 	and.w	r2, r3, #3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d10d      	bne.n	8004f9e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
       ||
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d009      	beq.n	8004f9e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004f8a:	4b61      	ldr	r3, [pc, #388]	; (8005110 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f8c:	68db      	ldr	r3, [r3, #12]
 8004f8e:	091b      	lsrs	r3, r3, #4
 8004f90:	f003 0307 	and.w	r3, r3, #7
 8004f94:	1c5a      	adds	r2, r3, #1
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	685b      	ldr	r3, [r3, #4]
       ||
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d047      	beq.n	800502e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	73fb      	strb	r3, [r7, #15]
 8004fa2:	e044      	b.n	800502e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	2b03      	cmp	r3, #3
 8004faa:	d018      	beq.n	8004fde <RCCEx_PLLSAI2_Config+0x86>
 8004fac:	2b03      	cmp	r3, #3
 8004fae:	d825      	bhi.n	8004ffc <RCCEx_PLLSAI2_Config+0xa4>
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	d002      	beq.n	8004fba <RCCEx_PLLSAI2_Config+0x62>
 8004fb4:	2b02      	cmp	r3, #2
 8004fb6:	d009      	beq.n	8004fcc <RCCEx_PLLSAI2_Config+0x74>
 8004fb8:	e020      	b.n	8004ffc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004fba:	4b55      	ldr	r3, [pc, #340]	; (8005110 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f003 0302 	and.w	r3, r3, #2
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d11d      	bne.n	8005002 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fca:	e01a      	b.n	8005002 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004fcc:	4b50      	ldr	r3, [pc, #320]	; (8005110 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d116      	bne.n	8005006 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fdc:	e013      	b.n	8005006 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004fde:	4b4c      	ldr	r3, [pc, #304]	; (8005110 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d10f      	bne.n	800500a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004fea:	4b49      	ldr	r3, [pc, #292]	; (8005110 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d109      	bne.n	800500a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004ffa:	e006      	b.n	800500a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	73fb      	strb	r3, [r7, #15]
      break;
 8005000:	e004      	b.n	800500c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005002:	bf00      	nop
 8005004:	e002      	b.n	800500c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005006:	bf00      	nop
 8005008:	e000      	b.n	800500c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800500a:	bf00      	nop
    }

    if(status == HAL_OK)
 800500c:	7bfb      	ldrb	r3, [r7, #15]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d10d      	bne.n	800502e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005012:	4b3f      	ldr	r3, [pc, #252]	; (8005110 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005014:	68db      	ldr	r3, [r3, #12]
 8005016:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6819      	ldr	r1, [r3, #0]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	3b01      	subs	r3, #1
 8005024:	011b      	lsls	r3, r3, #4
 8005026:	430b      	orrs	r3, r1
 8005028:	4939      	ldr	r1, [pc, #228]	; (8005110 <RCCEx_PLLSAI2_Config+0x1b8>)
 800502a:	4313      	orrs	r3, r2
 800502c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800502e:	7bfb      	ldrb	r3, [r7, #15]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d167      	bne.n	8005104 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005034:	4b36      	ldr	r3, [pc, #216]	; (8005110 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a35      	ldr	r2, [pc, #212]	; (8005110 <RCCEx_PLLSAI2_Config+0x1b8>)
 800503a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800503e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005040:	f7fd f8ec 	bl	800221c <HAL_GetTick>
 8005044:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005046:	e009      	b.n	800505c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005048:	f7fd f8e8 	bl	800221c <HAL_GetTick>
 800504c:	4602      	mov	r2, r0
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	1ad3      	subs	r3, r2, r3
 8005052:	2b02      	cmp	r3, #2
 8005054:	d902      	bls.n	800505c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005056:	2303      	movs	r3, #3
 8005058:	73fb      	strb	r3, [r7, #15]
        break;
 800505a:	e005      	b.n	8005068 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800505c:	4b2c      	ldr	r3, [pc, #176]	; (8005110 <RCCEx_PLLSAI2_Config+0x1b8>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005064:	2b00      	cmp	r3, #0
 8005066:	d1ef      	bne.n	8005048 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005068:	7bfb      	ldrb	r3, [r7, #15]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d14a      	bne.n	8005104 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d111      	bne.n	8005098 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005074:	4b26      	ldr	r3, [pc, #152]	; (8005110 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005076:	695b      	ldr	r3, [r3, #20]
 8005078:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800507c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	6892      	ldr	r2, [r2, #8]
 8005084:	0211      	lsls	r1, r2, #8
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	68d2      	ldr	r2, [r2, #12]
 800508a:	0912      	lsrs	r2, r2, #4
 800508c:	0452      	lsls	r2, r2, #17
 800508e:	430a      	orrs	r2, r1
 8005090:	491f      	ldr	r1, [pc, #124]	; (8005110 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005092:	4313      	orrs	r3, r2
 8005094:	614b      	str	r3, [r1, #20]
 8005096:	e011      	b.n	80050bc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005098:	4b1d      	ldr	r3, [pc, #116]	; (8005110 <RCCEx_PLLSAI2_Config+0x1b8>)
 800509a:	695b      	ldr	r3, [r3, #20]
 800509c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80050a0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80050a4:	687a      	ldr	r2, [r7, #4]
 80050a6:	6892      	ldr	r2, [r2, #8]
 80050a8:	0211      	lsls	r1, r2, #8
 80050aa:	687a      	ldr	r2, [r7, #4]
 80050ac:	6912      	ldr	r2, [r2, #16]
 80050ae:	0852      	lsrs	r2, r2, #1
 80050b0:	3a01      	subs	r2, #1
 80050b2:	0652      	lsls	r2, r2, #25
 80050b4:	430a      	orrs	r2, r1
 80050b6:	4916      	ldr	r1, [pc, #88]	; (8005110 <RCCEx_PLLSAI2_Config+0x1b8>)
 80050b8:	4313      	orrs	r3, r2
 80050ba:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80050bc:	4b14      	ldr	r3, [pc, #80]	; (8005110 <RCCEx_PLLSAI2_Config+0x1b8>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a13      	ldr	r2, [pc, #76]	; (8005110 <RCCEx_PLLSAI2_Config+0x1b8>)
 80050c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050c6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050c8:	f7fd f8a8 	bl	800221c <HAL_GetTick>
 80050cc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80050ce:	e009      	b.n	80050e4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80050d0:	f7fd f8a4 	bl	800221c <HAL_GetTick>
 80050d4:	4602      	mov	r2, r0
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	1ad3      	subs	r3, r2, r3
 80050da:	2b02      	cmp	r3, #2
 80050dc:	d902      	bls.n	80050e4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80050de:	2303      	movs	r3, #3
 80050e0:	73fb      	strb	r3, [r7, #15]
          break;
 80050e2:	e005      	b.n	80050f0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80050e4:	4b0a      	ldr	r3, [pc, #40]	; (8005110 <RCCEx_PLLSAI2_Config+0x1b8>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d0ef      	beq.n	80050d0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80050f0:	7bfb      	ldrb	r3, [r7, #15]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d106      	bne.n	8005104 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80050f6:	4b06      	ldr	r3, [pc, #24]	; (8005110 <RCCEx_PLLSAI2_Config+0x1b8>)
 80050f8:	695a      	ldr	r2, [r3, #20]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	695b      	ldr	r3, [r3, #20]
 80050fe:	4904      	ldr	r1, [pc, #16]	; (8005110 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005100:	4313      	orrs	r3, r2
 8005102:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005104:	7bfb      	ldrb	r3, [r7, #15]
}
 8005106:	4618      	mov	r0, r3
 8005108:	3710      	adds	r7, #16
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
 800510e:	bf00      	nop
 8005110:	40021000 	.word	0x40021000

08005114 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b082      	sub	sp, #8
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d101      	bne.n	8005126 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	e049      	b.n	80051ba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800512c:	b2db      	uxtb	r3, r3
 800512e:	2b00      	cmp	r3, #0
 8005130:	d106      	bne.n	8005140 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f7fc fd80 	bl	8001c40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2202      	movs	r2, #2
 8005144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	3304      	adds	r3, #4
 8005150:	4619      	mov	r1, r3
 8005152:	4610      	mov	r0, r2
 8005154:	f000 fd16 	bl	8005b84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2201      	movs	r2, #1
 8005164:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2201      	movs	r2, #1
 800517c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2201      	movs	r2, #1
 800518c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2201      	movs	r2, #1
 800519c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2201      	movs	r2, #1
 80051ac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2201      	movs	r2, #1
 80051b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80051b8:	2300      	movs	r3, #0
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3708      	adds	r7, #8
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}
	...

080051c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b085      	sub	sp, #20
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051d2:	b2db      	uxtb	r3, r3
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	d001      	beq.n	80051dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	e04f      	b.n	800527c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2202      	movs	r2, #2
 80051e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	68da      	ldr	r2, [r3, #12]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f042 0201 	orr.w	r2, r2, #1
 80051f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a23      	ldr	r2, [pc, #140]	; (8005288 <HAL_TIM_Base_Start_IT+0xc4>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d01d      	beq.n	800523a <HAL_TIM_Base_Start_IT+0x76>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005206:	d018      	beq.n	800523a <HAL_TIM_Base_Start_IT+0x76>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a1f      	ldr	r2, [pc, #124]	; (800528c <HAL_TIM_Base_Start_IT+0xc8>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d013      	beq.n	800523a <HAL_TIM_Base_Start_IT+0x76>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a1e      	ldr	r2, [pc, #120]	; (8005290 <HAL_TIM_Base_Start_IT+0xcc>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d00e      	beq.n	800523a <HAL_TIM_Base_Start_IT+0x76>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a1c      	ldr	r2, [pc, #112]	; (8005294 <HAL_TIM_Base_Start_IT+0xd0>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d009      	beq.n	800523a <HAL_TIM_Base_Start_IT+0x76>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a1b      	ldr	r2, [pc, #108]	; (8005298 <HAL_TIM_Base_Start_IT+0xd4>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d004      	beq.n	800523a <HAL_TIM_Base_Start_IT+0x76>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a19      	ldr	r2, [pc, #100]	; (800529c <HAL_TIM_Base_Start_IT+0xd8>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d115      	bne.n	8005266 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	689a      	ldr	r2, [r3, #8]
 8005240:	4b17      	ldr	r3, [pc, #92]	; (80052a0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005242:	4013      	ands	r3, r2
 8005244:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2b06      	cmp	r3, #6
 800524a:	d015      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0xb4>
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005252:	d011      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	681a      	ldr	r2, [r3, #0]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f042 0201 	orr.w	r2, r2, #1
 8005262:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005264:	e008      	b.n	8005278 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f042 0201 	orr.w	r2, r2, #1
 8005274:	601a      	str	r2, [r3, #0]
 8005276:	e000      	b.n	800527a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005278:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800527a:	2300      	movs	r3, #0
}
 800527c:	4618      	mov	r0, r3
 800527e:	3714      	adds	r7, #20
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr
 8005288:	40012c00 	.word	0x40012c00
 800528c:	40000400 	.word	0x40000400
 8005290:	40000800 	.word	0x40000800
 8005294:	40000c00 	.word	0x40000c00
 8005298:	40013400 	.word	0x40013400
 800529c:	40014000 	.word	0x40014000
 80052a0:	00010007 	.word	0x00010007

080052a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b082      	sub	sp, #8
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d101      	bne.n	80052b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e049      	b.n	800534a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052bc:	b2db      	uxtb	r3, r3
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d106      	bne.n	80052d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2200      	movs	r2, #0
 80052c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f000 f841 	bl	8005352 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2202      	movs	r2, #2
 80052d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	3304      	adds	r3, #4
 80052e0:	4619      	mov	r1, r3
 80052e2:	4610      	mov	r0, r2
 80052e4:	f000 fc4e 	bl	8005b84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005348:	2300      	movs	r3, #0
}
 800534a:	4618      	mov	r0, r3
 800534c:	3708      	adds	r7, #8
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}

08005352 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005352:	b480      	push	{r7}
 8005354:	b083      	sub	sp, #12
 8005356:	af00      	add	r7, sp, #0
 8005358:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800535a:	bf00      	nop
 800535c:	370c      	adds	r7, #12
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr
	...

08005368 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b084      	sub	sp, #16
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d109      	bne.n	800538c <HAL_TIM_PWM_Start+0x24>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800537e:	b2db      	uxtb	r3, r3
 8005380:	2b01      	cmp	r3, #1
 8005382:	bf14      	ite	ne
 8005384:	2301      	movne	r3, #1
 8005386:	2300      	moveq	r3, #0
 8005388:	b2db      	uxtb	r3, r3
 800538a:	e03c      	b.n	8005406 <HAL_TIM_PWM_Start+0x9e>
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	2b04      	cmp	r3, #4
 8005390:	d109      	bne.n	80053a6 <HAL_TIM_PWM_Start+0x3e>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005398:	b2db      	uxtb	r3, r3
 800539a:	2b01      	cmp	r3, #1
 800539c:	bf14      	ite	ne
 800539e:	2301      	movne	r3, #1
 80053a0:	2300      	moveq	r3, #0
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	e02f      	b.n	8005406 <HAL_TIM_PWM_Start+0x9e>
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	2b08      	cmp	r3, #8
 80053aa:	d109      	bne.n	80053c0 <HAL_TIM_PWM_Start+0x58>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80053b2:	b2db      	uxtb	r3, r3
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	bf14      	ite	ne
 80053b8:	2301      	movne	r3, #1
 80053ba:	2300      	moveq	r3, #0
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	e022      	b.n	8005406 <HAL_TIM_PWM_Start+0x9e>
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	2b0c      	cmp	r3, #12
 80053c4:	d109      	bne.n	80053da <HAL_TIM_PWM_Start+0x72>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	bf14      	ite	ne
 80053d2:	2301      	movne	r3, #1
 80053d4:	2300      	moveq	r3, #0
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	e015      	b.n	8005406 <HAL_TIM_PWM_Start+0x9e>
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	2b10      	cmp	r3, #16
 80053de:	d109      	bne.n	80053f4 <HAL_TIM_PWM_Start+0x8c>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80053e6:	b2db      	uxtb	r3, r3
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	bf14      	ite	ne
 80053ec:	2301      	movne	r3, #1
 80053ee:	2300      	moveq	r3, #0
 80053f0:	b2db      	uxtb	r3, r3
 80053f2:	e008      	b.n	8005406 <HAL_TIM_PWM_Start+0x9e>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80053fa:	b2db      	uxtb	r3, r3
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	bf14      	ite	ne
 8005400:	2301      	movne	r3, #1
 8005402:	2300      	moveq	r3, #0
 8005404:	b2db      	uxtb	r3, r3
 8005406:	2b00      	cmp	r3, #0
 8005408:	d001      	beq.n	800540e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e09c      	b.n	8005548 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d104      	bne.n	800541e <HAL_TIM_PWM_Start+0xb6>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2202      	movs	r2, #2
 8005418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800541c:	e023      	b.n	8005466 <HAL_TIM_PWM_Start+0xfe>
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	2b04      	cmp	r3, #4
 8005422:	d104      	bne.n	800542e <HAL_TIM_PWM_Start+0xc6>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2202      	movs	r2, #2
 8005428:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800542c:	e01b      	b.n	8005466 <HAL_TIM_PWM_Start+0xfe>
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	2b08      	cmp	r3, #8
 8005432:	d104      	bne.n	800543e <HAL_TIM_PWM_Start+0xd6>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2202      	movs	r2, #2
 8005438:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800543c:	e013      	b.n	8005466 <HAL_TIM_PWM_Start+0xfe>
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	2b0c      	cmp	r3, #12
 8005442:	d104      	bne.n	800544e <HAL_TIM_PWM_Start+0xe6>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2202      	movs	r2, #2
 8005448:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800544c:	e00b      	b.n	8005466 <HAL_TIM_PWM_Start+0xfe>
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	2b10      	cmp	r3, #16
 8005452:	d104      	bne.n	800545e <HAL_TIM_PWM_Start+0xf6>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2202      	movs	r2, #2
 8005458:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800545c:	e003      	b.n	8005466 <HAL_TIM_PWM_Start+0xfe>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2202      	movs	r2, #2
 8005462:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	2201      	movs	r2, #1
 800546c:	6839      	ldr	r1, [r7, #0]
 800546e:	4618      	mov	r0, r3
 8005470:	f000 ff92 	bl	8006398 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a35      	ldr	r2, [pc, #212]	; (8005550 <HAL_TIM_PWM_Start+0x1e8>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d013      	beq.n	80054a6 <HAL_TIM_PWM_Start+0x13e>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a34      	ldr	r2, [pc, #208]	; (8005554 <HAL_TIM_PWM_Start+0x1ec>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d00e      	beq.n	80054a6 <HAL_TIM_PWM_Start+0x13e>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a32      	ldr	r2, [pc, #200]	; (8005558 <HAL_TIM_PWM_Start+0x1f0>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d009      	beq.n	80054a6 <HAL_TIM_PWM_Start+0x13e>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a31      	ldr	r2, [pc, #196]	; (800555c <HAL_TIM_PWM_Start+0x1f4>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d004      	beq.n	80054a6 <HAL_TIM_PWM_Start+0x13e>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a2f      	ldr	r2, [pc, #188]	; (8005560 <HAL_TIM_PWM_Start+0x1f8>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d101      	bne.n	80054aa <HAL_TIM_PWM_Start+0x142>
 80054a6:	2301      	movs	r3, #1
 80054a8:	e000      	b.n	80054ac <HAL_TIM_PWM_Start+0x144>
 80054aa:	2300      	movs	r3, #0
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d007      	beq.n	80054c0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80054be:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a22      	ldr	r2, [pc, #136]	; (8005550 <HAL_TIM_PWM_Start+0x1e8>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d01d      	beq.n	8005506 <HAL_TIM_PWM_Start+0x19e>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054d2:	d018      	beq.n	8005506 <HAL_TIM_PWM_Start+0x19e>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a22      	ldr	r2, [pc, #136]	; (8005564 <HAL_TIM_PWM_Start+0x1fc>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d013      	beq.n	8005506 <HAL_TIM_PWM_Start+0x19e>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a21      	ldr	r2, [pc, #132]	; (8005568 <HAL_TIM_PWM_Start+0x200>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d00e      	beq.n	8005506 <HAL_TIM_PWM_Start+0x19e>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a1f      	ldr	r2, [pc, #124]	; (800556c <HAL_TIM_PWM_Start+0x204>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d009      	beq.n	8005506 <HAL_TIM_PWM_Start+0x19e>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a17      	ldr	r2, [pc, #92]	; (8005554 <HAL_TIM_PWM_Start+0x1ec>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d004      	beq.n	8005506 <HAL_TIM_PWM_Start+0x19e>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a15      	ldr	r2, [pc, #84]	; (8005558 <HAL_TIM_PWM_Start+0x1f0>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d115      	bne.n	8005532 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	689a      	ldr	r2, [r3, #8]
 800550c:	4b18      	ldr	r3, [pc, #96]	; (8005570 <HAL_TIM_PWM_Start+0x208>)
 800550e:	4013      	ands	r3, r2
 8005510:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2b06      	cmp	r3, #6
 8005516:	d015      	beq.n	8005544 <HAL_TIM_PWM_Start+0x1dc>
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800551e:	d011      	beq.n	8005544 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f042 0201 	orr.w	r2, r2, #1
 800552e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005530:	e008      	b.n	8005544 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f042 0201 	orr.w	r2, r2, #1
 8005540:	601a      	str	r2, [r3, #0]
 8005542:	e000      	b.n	8005546 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005544:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005546:	2300      	movs	r3, #0
}
 8005548:	4618      	mov	r0, r3
 800554a:	3710      	adds	r7, #16
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}
 8005550:	40012c00 	.word	0x40012c00
 8005554:	40013400 	.word	0x40013400
 8005558:	40014000 	.word	0x40014000
 800555c:	40014400 	.word	0x40014400
 8005560:	40014800 	.word	0x40014800
 8005564:	40000400 	.word	0x40000400
 8005568:	40000800 	.word	0x40000800
 800556c:	40000c00 	.word	0x40000c00
 8005570:	00010007 	.word	0x00010007

08005574 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	691b      	ldr	r3, [r3, #16]
 800558a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	f003 0302 	and.w	r3, r3, #2
 8005592:	2b00      	cmp	r3, #0
 8005594:	d020      	beq.n	80055d8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	f003 0302 	and.w	r3, r3, #2
 800559c:	2b00      	cmp	r3, #0
 800559e:	d01b      	beq.n	80055d8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f06f 0202 	mvn.w	r2, #2
 80055a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2201      	movs	r2, #1
 80055ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	699b      	ldr	r3, [r3, #24]
 80055b6:	f003 0303 	and.w	r3, r3, #3
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d003      	beq.n	80055c6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f000 fac1 	bl	8005b46 <HAL_TIM_IC_CaptureCallback>
 80055c4:	e005      	b.n	80055d2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f000 fab3 	bl	8005b32 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055cc:	6878      	ldr	r0, [r7, #4]
 80055ce:	f000 fac4 	bl	8005b5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2200      	movs	r2, #0
 80055d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	f003 0304 	and.w	r3, r3, #4
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d020      	beq.n	8005624 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f003 0304 	and.w	r3, r3, #4
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d01b      	beq.n	8005624 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f06f 0204 	mvn.w	r2, #4
 80055f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2202      	movs	r2, #2
 80055fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	699b      	ldr	r3, [r3, #24]
 8005602:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005606:	2b00      	cmp	r3, #0
 8005608:	d003      	beq.n	8005612 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f000 fa9b 	bl	8005b46 <HAL_TIM_IC_CaptureCallback>
 8005610:	e005      	b.n	800561e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f000 fa8d 	bl	8005b32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f000 fa9e 	bl	8005b5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2200      	movs	r2, #0
 8005622:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	f003 0308 	and.w	r3, r3, #8
 800562a:	2b00      	cmp	r3, #0
 800562c:	d020      	beq.n	8005670 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	f003 0308 	and.w	r3, r3, #8
 8005634:	2b00      	cmp	r3, #0
 8005636:	d01b      	beq.n	8005670 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f06f 0208 	mvn.w	r2, #8
 8005640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2204      	movs	r2, #4
 8005646:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	69db      	ldr	r3, [r3, #28]
 800564e:	f003 0303 	and.w	r3, r3, #3
 8005652:	2b00      	cmp	r3, #0
 8005654:	d003      	beq.n	800565e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f000 fa75 	bl	8005b46 <HAL_TIM_IC_CaptureCallback>
 800565c:	e005      	b.n	800566a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f000 fa67 	bl	8005b32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f000 fa78 	bl	8005b5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	f003 0310 	and.w	r3, r3, #16
 8005676:	2b00      	cmp	r3, #0
 8005678:	d020      	beq.n	80056bc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	f003 0310 	and.w	r3, r3, #16
 8005680:	2b00      	cmp	r3, #0
 8005682:	d01b      	beq.n	80056bc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f06f 0210 	mvn.w	r2, #16
 800568c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2208      	movs	r2, #8
 8005692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	69db      	ldr	r3, [r3, #28]
 800569a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d003      	beq.n	80056aa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 fa4f 	bl	8005b46 <HAL_TIM_IC_CaptureCallback>
 80056a8:	e005      	b.n	80056b6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f000 fa41 	bl	8005b32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f000 fa52 	bl	8005b5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	f003 0301 	and.w	r3, r3, #1
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d00c      	beq.n	80056e0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	f003 0301 	and.w	r3, r3, #1
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d007      	beq.n	80056e0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f06f 0201 	mvn.w	r2, #1
 80056d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f7fc f99a 	bl	8001a14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d00c      	beq.n	8005704 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d007      	beq.n	8005704 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80056fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 ff02 	bl	8006508 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800570a:	2b00      	cmp	r3, #0
 800570c:	d00c      	beq.n	8005728 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005714:	2b00      	cmp	r3, #0
 8005716:	d007      	beq.n	8005728 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005720:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 fefa 	bl	800651c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800572e:	2b00      	cmp	r3, #0
 8005730:	d00c      	beq.n	800574c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005738:	2b00      	cmp	r3, #0
 800573a:	d007      	beq.n	800574c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005744:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f000 fa11 	bl	8005b6e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	f003 0320 	and.w	r3, r3, #32
 8005752:	2b00      	cmp	r3, #0
 8005754:	d00c      	beq.n	8005770 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	f003 0320 	and.w	r3, r3, #32
 800575c:	2b00      	cmp	r3, #0
 800575e:	d007      	beq.n	8005770 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f06f 0220 	mvn.w	r2, #32
 8005768:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f000 fec2 	bl	80064f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005770:	bf00      	nop
 8005772:	3710      	adds	r7, #16
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}

08005778 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b086      	sub	sp, #24
 800577c:	af00      	add	r7, sp, #0
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005784:	2300      	movs	r3, #0
 8005786:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800578e:	2b01      	cmp	r3, #1
 8005790:	d101      	bne.n	8005796 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005792:	2302      	movs	r3, #2
 8005794:	e0ff      	b.n	8005996 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2201      	movs	r2, #1
 800579a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2b14      	cmp	r3, #20
 80057a2:	f200 80f0 	bhi.w	8005986 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80057a6:	a201      	add	r2, pc, #4	; (adr r2, 80057ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80057a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057ac:	08005801 	.word	0x08005801
 80057b0:	08005987 	.word	0x08005987
 80057b4:	08005987 	.word	0x08005987
 80057b8:	08005987 	.word	0x08005987
 80057bc:	08005841 	.word	0x08005841
 80057c0:	08005987 	.word	0x08005987
 80057c4:	08005987 	.word	0x08005987
 80057c8:	08005987 	.word	0x08005987
 80057cc:	08005883 	.word	0x08005883
 80057d0:	08005987 	.word	0x08005987
 80057d4:	08005987 	.word	0x08005987
 80057d8:	08005987 	.word	0x08005987
 80057dc:	080058c3 	.word	0x080058c3
 80057e0:	08005987 	.word	0x08005987
 80057e4:	08005987 	.word	0x08005987
 80057e8:	08005987 	.word	0x08005987
 80057ec:	08005905 	.word	0x08005905
 80057f0:	08005987 	.word	0x08005987
 80057f4:	08005987 	.word	0x08005987
 80057f8:	08005987 	.word	0x08005987
 80057fc:	08005945 	.word	0x08005945
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	68b9      	ldr	r1, [r7, #8]
 8005806:	4618      	mov	r0, r3
 8005808:	f000 fa56 	bl	8005cb8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	699a      	ldr	r2, [r3, #24]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f042 0208 	orr.w	r2, r2, #8
 800581a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	699a      	ldr	r2, [r3, #24]
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f022 0204 	bic.w	r2, r2, #4
 800582a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	6999      	ldr	r1, [r3, #24]
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	691a      	ldr	r2, [r3, #16]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	430a      	orrs	r2, r1
 800583c:	619a      	str	r2, [r3, #24]
      break;
 800583e:	e0a5      	b.n	800598c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	68b9      	ldr	r1, [r7, #8]
 8005846:	4618      	mov	r0, r3
 8005848:	f000 fac6 	bl	8005dd8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	699a      	ldr	r2, [r3, #24]
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800585a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	699a      	ldr	r2, [r3, #24]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800586a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	6999      	ldr	r1, [r3, #24]
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	691b      	ldr	r3, [r3, #16]
 8005876:	021a      	lsls	r2, r3, #8
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	430a      	orrs	r2, r1
 800587e:	619a      	str	r2, [r3, #24]
      break;
 8005880:	e084      	b.n	800598c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	68b9      	ldr	r1, [r7, #8]
 8005888:	4618      	mov	r0, r3
 800588a:	f000 fb2f 	bl	8005eec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	69da      	ldr	r2, [r3, #28]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f042 0208 	orr.w	r2, r2, #8
 800589c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	69da      	ldr	r2, [r3, #28]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f022 0204 	bic.w	r2, r2, #4
 80058ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	69d9      	ldr	r1, [r3, #28]
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	691a      	ldr	r2, [r3, #16]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	430a      	orrs	r2, r1
 80058be:	61da      	str	r2, [r3, #28]
      break;
 80058c0:	e064      	b.n	800598c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	68b9      	ldr	r1, [r7, #8]
 80058c8:	4618      	mov	r0, r3
 80058ca:	f000 fb97 	bl	8005ffc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	69da      	ldr	r2, [r3, #28]
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80058dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	69da      	ldr	r2, [r3, #28]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	69d9      	ldr	r1, [r3, #28]
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	691b      	ldr	r3, [r3, #16]
 80058f8:	021a      	lsls	r2, r3, #8
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	430a      	orrs	r2, r1
 8005900:	61da      	str	r2, [r3, #28]
      break;
 8005902:	e043      	b.n	800598c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	68b9      	ldr	r1, [r7, #8]
 800590a:	4618      	mov	r0, r3
 800590c:	f000 fbe0 	bl	80060d0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f042 0208 	orr.w	r2, r2, #8
 800591e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f022 0204 	bic.w	r2, r2, #4
 800592e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	691a      	ldr	r2, [r3, #16]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	430a      	orrs	r2, r1
 8005940:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005942:	e023      	b.n	800598c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	68b9      	ldr	r1, [r7, #8]
 800594a:	4618      	mov	r0, r3
 800594c:	f000 fc24 	bl	8006198 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800595e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800596e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	691b      	ldr	r3, [r3, #16]
 800597a:	021a      	lsls	r2, r3, #8
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	430a      	orrs	r2, r1
 8005982:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005984:	e002      	b.n	800598c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	75fb      	strb	r3, [r7, #23]
      break;
 800598a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2200      	movs	r2, #0
 8005990:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005994:	7dfb      	ldrb	r3, [r7, #23]
}
 8005996:	4618      	mov	r0, r3
 8005998:	3718      	adds	r7, #24
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}
 800599e:	bf00      	nop

080059a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b084      	sub	sp, #16
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80059aa:	2300      	movs	r3, #0
 80059ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d101      	bne.n	80059bc <HAL_TIM_ConfigClockSource+0x1c>
 80059b8:	2302      	movs	r3, #2
 80059ba:	e0b6      	b.n	8005b2a <HAL_TIM_ConfigClockSource+0x18a>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2201      	movs	r2, #1
 80059c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2202      	movs	r2, #2
 80059c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80059de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80059e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	68ba      	ldr	r2, [r7, #8]
 80059ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059f8:	d03e      	beq.n	8005a78 <HAL_TIM_ConfigClockSource+0xd8>
 80059fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059fe:	f200 8087 	bhi.w	8005b10 <HAL_TIM_ConfigClockSource+0x170>
 8005a02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a06:	f000 8086 	beq.w	8005b16 <HAL_TIM_ConfigClockSource+0x176>
 8005a0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a0e:	d87f      	bhi.n	8005b10 <HAL_TIM_ConfigClockSource+0x170>
 8005a10:	2b70      	cmp	r3, #112	; 0x70
 8005a12:	d01a      	beq.n	8005a4a <HAL_TIM_ConfigClockSource+0xaa>
 8005a14:	2b70      	cmp	r3, #112	; 0x70
 8005a16:	d87b      	bhi.n	8005b10 <HAL_TIM_ConfigClockSource+0x170>
 8005a18:	2b60      	cmp	r3, #96	; 0x60
 8005a1a:	d050      	beq.n	8005abe <HAL_TIM_ConfigClockSource+0x11e>
 8005a1c:	2b60      	cmp	r3, #96	; 0x60
 8005a1e:	d877      	bhi.n	8005b10 <HAL_TIM_ConfigClockSource+0x170>
 8005a20:	2b50      	cmp	r3, #80	; 0x50
 8005a22:	d03c      	beq.n	8005a9e <HAL_TIM_ConfigClockSource+0xfe>
 8005a24:	2b50      	cmp	r3, #80	; 0x50
 8005a26:	d873      	bhi.n	8005b10 <HAL_TIM_ConfigClockSource+0x170>
 8005a28:	2b40      	cmp	r3, #64	; 0x40
 8005a2a:	d058      	beq.n	8005ade <HAL_TIM_ConfigClockSource+0x13e>
 8005a2c:	2b40      	cmp	r3, #64	; 0x40
 8005a2e:	d86f      	bhi.n	8005b10 <HAL_TIM_ConfigClockSource+0x170>
 8005a30:	2b30      	cmp	r3, #48	; 0x30
 8005a32:	d064      	beq.n	8005afe <HAL_TIM_ConfigClockSource+0x15e>
 8005a34:	2b30      	cmp	r3, #48	; 0x30
 8005a36:	d86b      	bhi.n	8005b10 <HAL_TIM_ConfigClockSource+0x170>
 8005a38:	2b20      	cmp	r3, #32
 8005a3a:	d060      	beq.n	8005afe <HAL_TIM_ConfigClockSource+0x15e>
 8005a3c:	2b20      	cmp	r3, #32
 8005a3e:	d867      	bhi.n	8005b10 <HAL_TIM_ConfigClockSource+0x170>
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d05c      	beq.n	8005afe <HAL_TIM_ConfigClockSource+0x15e>
 8005a44:	2b10      	cmp	r3, #16
 8005a46:	d05a      	beq.n	8005afe <HAL_TIM_ConfigClockSource+0x15e>
 8005a48:	e062      	b.n	8005b10 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a5a:	f000 fc7d 	bl	8006358 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005a6c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	68ba      	ldr	r2, [r7, #8]
 8005a74:	609a      	str	r2, [r3, #8]
      break;
 8005a76:	e04f      	b.n	8005b18 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a88:	f000 fc66 	bl	8006358 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	689a      	ldr	r2, [r3, #8]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005a9a:	609a      	str	r2, [r3, #8]
      break;
 8005a9c:	e03c      	b.n	8005b18 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005aaa:	461a      	mov	r2, r3
 8005aac:	f000 fbda 	bl	8006264 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	2150      	movs	r1, #80	; 0x50
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	f000 fc33 	bl	8006322 <TIM_ITRx_SetConfig>
      break;
 8005abc:	e02c      	b.n	8005b18 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005aca:	461a      	mov	r2, r3
 8005acc:	f000 fbf9 	bl	80062c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	2160      	movs	r1, #96	; 0x60
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f000 fc23 	bl	8006322 <TIM_ITRx_SetConfig>
      break;
 8005adc:	e01c      	b.n	8005b18 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005aea:	461a      	mov	r2, r3
 8005aec:	f000 fbba 	bl	8006264 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	2140      	movs	r1, #64	; 0x40
 8005af6:	4618      	mov	r0, r3
 8005af8:	f000 fc13 	bl	8006322 <TIM_ITRx_SetConfig>
      break;
 8005afc:	e00c      	b.n	8005b18 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681a      	ldr	r2, [r3, #0]
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4619      	mov	r1, r3
 8005b08:	4610      	mov	r0, r2
 8005b0a:	f000 fc0a 	bl	8006322 <TIM_ITRx_SetConfig>
      break;
 8005b0e:	e003      	b.n	8005b18 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005b10:	2301      	movs	r3, #1
 8005b12:	73fb      	strb	r3, [r7, #15]
      break;
 8005b14:	e000      	b.n	8005b18 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005b16:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3710      	adds	r7, #16
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}

08005b32 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b32:	b480      	push	{r7}
 8005b34:	b083      	sub	sp, #12
 8005b36:	af00      	add	r7, sp, #0
 8005b38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b3a:	bf00      	nop
 8005b3c:	370c      	adds	r7, #12
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b44:	4770      	bx	lr

08005b46 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b46:	b480      	push	{r7}
 8005b48:	b083      	sub	sp, #12
 8005b4a:	af00      	add	r7, sp, #0
 8005b4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b4e:	bf00      	nop
 8005b50:	370c      	adds	r7, #12
 8005b52:	46bd      	mov	sp, r7
 8005b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b58:	4770      	bx	lr

08005b5a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b5a:	b480      	push	{r7}
 8005b5c:	b083      	sub	sp, #12
 8005b5e:	af00      	add	r7, sp, #0
 8005b60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b62:	bf00      	nop
 8005b64:	370c      	adds	r7, #12
 8005b66:	46bd      	mov	sp, r7
 8005b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6c:	4770      	bx	lr

08005b6e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b6e:	b480      	push	{r7}
 8005b70:	b083      	sub	sp, #12
 8005b72:	af00      	add	r7, sp, #0
 8005b74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b76:	bf00      	nop
 8005b78:	370c      	adds	r7, #12
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b80:	4770      	bx	lr
	...

08005b84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b085      	sub	sp, #20
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
 8005b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	4a40      	ldr	r2, [pc, #256]	; (8005c98 <TIM_Base_SetConfig+0x114>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d013      	beq.n	8005bc4 <TIM_Base_SetConfig+0x40>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ba2:	d00f      	beq.n	8005bc4 <TIM_Base_SetConfig+0x40>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	4a3d      	ldr	r2, [pc, #244]	; (8005c9c <TIM_Base_SetConfig+0x118>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d00b      	beq.n	8005bc4 <TIM_Base_SetConfig+0x40>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	4a3c      	ldr	r2, [pc, #240]	; (8005ca0 <TIM_Base_SetConfig+0x11c>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d007      	beq.n	8005bc4 <TIM_Base_SetConfig+0x40>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	4a3b      	ldr	r2, [pc, #236]	; (8005ca4 <TIM_Base_SetConfig+0x120>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d003      	beq.n	8005bc4 <TIM_Base_SetConfig+0x40>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	4a3a      	ldr	r2, [pc, #232]	; (8005ca8 <TIM_Base_SetConfig+0x124>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d108      	bne.n	8005bd6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	68fa      	ldr	r2, [r7, #12]
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	4a2f      	ldr	r2, [pc, #188]	; (8005c98 <TIM_Base_SetConfig+0x114>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d01f      	beq.n	8005c1e <TIM_Base_SetConfig+0x9a>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005be4:	d01b      	beq.n	8005c1e <TIM_Base_SetConfig+0x9a>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	4a2c      	ldr	r2, [pc, #176]	; (8005c9c <TIM_Base_SetConfig+0x118>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d017      	beq.n	8005c1e <TIM_Base_SetConfig+0x9a>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	4a2b      	ldr	r2, [pc, #172]	; (8005ca0 <TIM_Base_SetConfig+0x11c>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d013      	beq.n	8005c1e <TIM_Base_SetConfig+0x9a>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	4a2a      	ldr	r2, [pc, #168]	; (8005ca4 <TIM_Base_SetConfig+0x120>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d00f      	beq.n	8005c1e <TIM_Base_SetConfig+0x9a>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	4a29      	ldr	r2, [pc, #164]	; (8005ca8 <TIM_Base_SetConfig+0x124>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d00b      	beq.n	8005c1e <TIM_Base_SetConfig+0x9a>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	4a28      	ldr	r2, [pc, #160]	; (8005cac <TIM_Base_SetConfig+0x128>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d007      	beq.n	8005c1e <TIM_Base_SetConfig+0x9a>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	4a27      	ldr	r2, [pc, #156]	; (8005cb0 <TIM_Base_SetConfig+0x12c>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d003      	beq.n	8005c1e <TIM_Base_SetConfig+0x9a>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	4a26      	ldr	r2, [pc, #152]	; (8005cb4 <TIM_Base_SetConfig+0x130>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d108      	bne.n	8005c30 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	68db      	ldr	r3, [r3, #12]
 8005c2a:	68fa      	ldr	r2, [r7, #12]
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	695b      	ldr	r3, [r3, #20]
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	68fa      	ldr	r2, [r7, #12]
 8005c42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	689a      	ldr	r2, [r3, #8]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a10      	ldr	r2, [pc, #64]	; (8005c98 <TIM_Base_SetConfig+0x114>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d00f      	beq.n	8005c7c <TIM_Base_SetConfig+0xf8>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4a12      	ldr	r2, [pc, #72]	; (8005ca8 <TIM_Base_SetConfig+0x124>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d00b      	beq.n	8005c7c <TIM_Base_SetConfig+0xf8>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	4a11      	ldr	r2, [pc, #68]	; (8005cac <TIM_Base_SetConfig+0x128>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d007      	beq.n	8005c7c <TIM_Base_SetConfig+0xf8>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	4a10      	ldr	r2, [pc, #64]	; (8005cb0 <TIM_Base_SetConfig+0x12c>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d003      	beq.n	8005c7c <TIM_Base_SetConfig+0xf8>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	4a0f      	ldr	r2, [pc, #60]	; (8005cb4 <TIM_Base_SetConfig+0x130>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d103      	bne.n	8005c84 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	691a      	ldr	r2, [r3, #16]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2201      	movs	r2, #1
 8005c88:	615a      	str	r2, [r3, #20]
}
 8005c8a:	bf00      	nop
 8005c8c:	3714      	adds	r7, #20
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr
 8005c96:	bf00      	nop
 8005c98:	40012c00 	.word	0x40012c00
 8005c9c:	40000400 	.word	0x40000400
 8005ca0:	40000800 	.word	0x40000800
 8005ca4:	40000c00 	.word	0x40000c00
 8005ca8:	40013400 	.word	0x40013400
 8005cac:	40014000 	.word	0x40014000
 8005cb0:	40014400 	.word	0x40014400
 8005cb4:	40014800 	.word	0x40014800

08005cb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b087      	sub	sp, #28
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
 8005cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6a1b      	ldr	r3, [r3, #32]
 8005cc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6a1b      	ldr	r3, [r3, #32]
 8005ccc:	f023 0201 	bic.w	r2, r3, #1
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	699b      	ldr	r3, [r3, #24]
 8005cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ce6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f023 0303 	bic.w	r3, r3, #3
 8005cf2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	f023 0302 	bic.w	r3, r3, #2
 8005d04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	697a      	ldr	r2, [r7, #20]
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	4a2c      	ldr	r2, [pc, #176]	; (8005dc4 <TIM_OC1_SetConfig+0x10c>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d00f      	beq.n	8005d38 <TIM_OC1_SetConfig+0x80>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	4a2b      	ldr	r2, [pc, #172]	; (8005dc8 <TIM_OC1_SetConfig+0x110>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d00b      	beq.n	8005d38 <TIM_OC1_SetConfig+0x80>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	4a2a      	ldr	r2, [pc, #168]	; (8005dcc <TIM_OC1_SetConfig+0x114>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d007      	beq.n	8005d38 <TIM_OC1_SetConfig+0x80>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	4a29      	ldr	r2, [pc, #164]	; (8005dd0 <TIM_OC1_SetConfig+0x118>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d003      	beq.n	8005d38 <TIM_OC1_SetConfig+0x80>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	4a28      	ldr	r2, [pc, #160]	; (8005dd4 <TIM_OC1_SetConfig+0x11c>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d10c      	bne.n	8005d52 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	f023 0308 	bic.w	r3, r3, #8
 8005d3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	68db      	ldr	r3, [r3, #12]
 8005d44:	697a      	ldr	r2, [r7, #20]
 8005d46:	4313      	orrs	r3, r2
 8005d48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	f023 0304 	bic.w	r3, r3, #4
 8005d50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4a1b      	ldr	r2, [pc, #108]	; (8005dc4 <TIM_OC1_SetConfig+0x10c>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d00f      	beq.n	8005d7a <TIM_OC1_SetConfig+0xc2>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	4a1a      	ldr	r2, [pc, #104]	; (8005dc8 <TIM_OC1_SetConfig+0x110>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d00b      	beq.n	8005d7a <TIM_OC1_SetConfig+0xc2>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	4a19      	ldr	r2, [pc, #100]	; (8005dcc <TIM_OC1_SetConfig+0x114>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d007      	beq.n	8005d7a <TIM_OC1_SetConfig+0xc2>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	4a18      	ldr	r2, [pc, #96]	; (8005dd0 <TIM_OC1_SetConfig+0x118>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d003      	beq.n	8005d7a <TIM_OC1_SetConfig+0xc2>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a17      	ldr	r2, [pc, #92]	; (8005dd4 <TIM_OC1_SetConfig+0x11c>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d111      	bne.n	8005d9e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	695b      	ldr	r3, [r3, #20]
 8005d8e:	693a      	ldr	r2, [r7, #16]
 8005d90:	4313      	orrs	r3, r2
 8005d92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	699b      	ldr	r3, [r3, #24]
 8005d98:	693a      	ldr	r2, [r7, #16]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	693a      	ldr	r2, [r7, #16]
 8005da2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	68fa      	ldr	r2, [r7, #12]
 8005da8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	685a      	ldr	r2, [r3, #4]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	697a      	ldr	r2, [r7, #20]
 8005db6:	621a      	str	r2, [r3, #32]
}
 8005db8:	bf00      	nop
 8005dba:	371c      	adds	r7, #28
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr
 8005dc4:	40012c00 	.word	0x40012c00
 8005dc8:	40013400 	.word	0x40013400
 8005dcc:	40014000 	.word	0x40014000
 8005dd0:	40014400 	.word	0x40014400
 8005dd4:	40014800 	.word	0x40014800

08005dd8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b087      	sub	sp, #28
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6a1b      	ldr	r3, [r3, #32]
 8005de6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6a1b      	ldr	r3, [r3, #32]
 8005dec:	f023 0210 	bic.w	r2, r3, #16
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	699b      	ldr	r3, [r3, #24]
 8005dfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	021b      	lsls	r3, r3, #8
 8005e1a:	68fa      	ldr	r2, [r7, #12]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	f023 0320 	bic.w	r3, r3, #32
 8005e26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	011b      	lsls	r3, r3, #4
 8005e2e:	697a      	ldr	r2, [r7, #20]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	4a28      	ldr	r2, [pc, #160]	; (8005ed8 <TIM_OC2_SetConfig+0x100>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d003      	beq.n	8005e44 <TIM_OC2_SetConfig+0x6c>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	4a27      	ldr	r2, [pc, #156]	; (8005edc <TIM_OC2_SetConfig+0x104>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d10d      	bne.n	8005e60 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	68db      	ldr	r3, [r3, #12]
 8005e50:	011b      	lsls	r3, r3, #4
 8005e52:	697a      	ldr	r2, [r7, #20]
 8005e54:	4313      	orrs	r3, r2
 8005e56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e5e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	4a1d      	ldr	r2, [pc, #116]	; (8005ed8 <TIM_OC2_SetConfig+0x100>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d00f      	beq.n	8005e88 <TIM_OC2_SetConfig+0xb0>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	4a1c      	ldr	r2, [pc, #112]	; (8005edc <TIM_OC2_SetConfig+0x104>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d00b      	beq.n	8005e88 <TIM_OC2_SetConfig+0xb0>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	4a1b      	ldr	r2, [pc, #108]	; (8005ee0 <TIM_OC2_SetConfig+0x108>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d007      	beq.n	8005e88 <TIM_OC2_SetConfig+0xb0>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	4a1a      	ldr	r2, [pc, #104]	; (8005ee4 <TIM_OC2_SetConfig+0x10c>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d003      	beq.n	8005e88 <TIM_OC2_SetConfig+0xb0>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4a19      	ldr	r2, [pc, #100]	; (8005ee8 <TIM_OC2_SetConfig+0x110>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d113      	bne.n	8005eb0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e8e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e90:	693b      	ldr	r3, [r7, #16]
 8005e92:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e96:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	695b      	ldr	r3, [r3, #20]
 8005e9c:	009b      	lsls	r3, r3, #2
 8005e9e:	693a      	ldr	r2, [r7, #16]
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	699b      	ldr	r3, [r3, #24]
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	693a      	ldr	r2, [r7, #16]
 8005eac:	4313      	orrs	r3, r2
 8005eae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	693a      	ldr	r2, [r7, #16]
 8005eb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	68fa      	ldr	r2, [r7, #12]
 8005eba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	685a      	ldr	r2, [r3, #4]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	697a      	ldr	r2, [r7, #20]
 8005ec8:	621a      	str	r2, [r3, #32]
}
 8005eca:	bf00      	nop
 8005ecc:	371c      	adds	r7, #28
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr
 8005ed6:	bf00      	nop
 8005ed8:	40012c00 	.word	0x40012c00
 8005edc:	40013400 	.word	0x40013400
 8005ee0:	40014000 	.word	0x40014000
 8005ee4:	40014400 	.word	0x40014400
 8005ee8:	40014800 	.word	0x40014800

08005eec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b087      	sub	sp, #28
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
 8005ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6a1b      	ldr	r3, [r3, #32]
 8005efa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6a1b      	ldr	r3, [r3, #32]
 8005f00:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	69db      	ldr	r3, [r3, #28]
 8005f12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f023 0303 	bic.w	r3, r3, #3
 8005f26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	68fa      	ldr	r2, [r7, #12]
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005f38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	021b      	lsls	r3, r3, #8
 8005f40:	697a      	ldr	r2, [r7, #20]
 8005f42:	4313      	orrs	r3, r2
 8005f44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a27      	ldr	r2, [pc, #156]	; (8005fe8 <TIM_OC3_SetConfig+0xfc>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d003      	beq.n	8005f56 <TIM_OC3_SetConfig+0x6a>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	4a26      	ldr	r2, [pc, #152]	; (8005fec <TIM_OC3_SetConfig+0x100>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d10d      	bne.n	8005f72 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005f5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	68db      	ldr	r3, [r3, #12]
 8005f62:	021b      	lsls	r3, r3, #8
 8005f64:	697a      	ldr	r2, [r7, #20]
 8005f66:	4313      	orrs	r3, r2
 8005f68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005f70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	4a1c      	ldr	r2, [pc, #112]	; (8005fe8 <TIM_OC3_SetConfig+0xfc>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d00f      	beq.n	8005f9a <TIM_OC3_SetConfig+0xae>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a1b      	ldr	r2, [pc, #108]	; (8005fec <TIM_OC3_SetConfig+0x100>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d00b      	beq.n	8005f9a <TIM_OC3_SetConfig+0xae>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	4a1a      	ldr	r2, [pc, #104]	; (8005ff0 <TIM_OC3_SetConfig+0x104>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d007      	beq.n	8005f9a <TIM_OC3_SetConfig+0xae>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a19      	ldr	r2, [pc, #100]	; (8005ff4 <TIM_OC3_SetConfig+0x108>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d003      	beq.n	8005f9a <TIM_OC3_SetConfig+0xae>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	4a18      	ldr	r2, [pc, #96]	; (8005ff8 <TIM_OC3_SetConfig+0x10c>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d113      	bne.n	8005fc2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005fa0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005fa8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	695b      	ldr	r3, [r3, #20]
 8005fae:	011b      	lsls	r3, r3, #4
 8005fb0:	693a      	ldr	r2, [r7, #16]
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	699b      	ldr	r3, [r3, #24]
 8005fba:	011b      	lsls	r3, r3, #4
 8005fbc:	693a      	ldr	r2, [r7, #16]
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	693a      	ldr	r2, [r7, #16]
 8005fc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	68fa      	ldr	r2, [r7, #12]
 8005fcc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	685a      	ldr	r2, [r3, #4]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	697a      	ldr	r2, [r7, #20]
 8005fda:	621a      	str	r2, [r3, #32]
}
 8005fdc:	bf00      	nop
 8005fde:	371c      	adds	r7, #28
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr
 8005fe8:	40012c00 	.word	0x40012c00
 8005fec:	40013400 	.word	0x40013400
 8005ff0:	40014000 	.word	0x40014000
 8005ff4:	40014400 	.word	0x40014400
 8005ff8:	40014800 	.word	0x40014800

08005ffc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b087      	sub	sp, #28
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
 8006004:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a1b      	ldr	r3, [r3, #32]
 800600a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6a1b      	ldr	r3, [r3, #32]
 8006010:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	69db      	ldr	r3, [r3, #28]
 8006022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800602a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800602e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006036:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	021b      	lsls	r3, r3, #8
 800603e:	68fa      	ldr	r2, [r7, #12]
 8006040:	4313      	orrs	r3, r2
 8006042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800604a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	031b      	lsls	r3, r3, #12
 8006052:	693a      	ldr	r2, [r7, #16]
 8006054:	4313      	orrs	r3, r2
 8006056:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	4a18      	ldr	r2, [pc, #96]	; (80060bc <TIM_OC4_SetConfig+0xc0>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d00f      	beq.n	8006080 <TIM_OC4_SetConfig+0x84>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	4a17      	ldr	r2, [pc, #92]	; (80060c0 <TIM_OC4_SetConfig+0xc4>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d00b      	beq.n	8006080 <TIM_OC4_SetConfig+0x84>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	4a16      	ldr	r2, [pc, #88]	; (80060c4 <TIM_OC4_SetConfig+0xc8>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d007      	beq.n	8006080 <TIM_OC4_SetConfig+0x84>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	4a15      	ldr	r2, [pc, #84]	; (80060c8 <TIM_OC4_SetConfig+0xcc>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d003      	beq.n	8006080 <TIM_OC4_SetConfig+0x84>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	4a14      	ldr	r2, [pc, #80]	; (80060cc <TIM_OC4_SetConfig+0xd0>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d109      	bne.n	8006094 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006086:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	695b      	ldr	r3, [r3, #20]
 800608c:	019b      	lsls	r3, r3, #6
 800608e:	697a      	ldr	r2, [r7, #20]
 8006090:	4313      	orrs	r3, r2
 8006092:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	697a      	ldr	r2, [r7, #20]
 8006098:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	68fa      	ldr	r2, [r7, #12]
 800609e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	685a      	ldr	r2, [r3, #4]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	693a      	ldr	r2, [r7, #16]
 80060ac:	621a      	str	r2, [r3, #32]
}
 80060ae:	bf00      	nop
 80060b0:	371c      	adds	r7, #28
 80060b2:	46bd      	mov	sp, r7
 80060b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b8:	4770      	bx	lr
 80060ba:	bf00      	nop
 80060bc:	40012c00 	.word	0x40012c00
 80060c0:	40013400 	.word	0x40013400
 80060c4:	40014000 	.word	0x40014000
 80060c8:	40014400 	.word	0x40014400
 80060cc:	40014800 	.word	0x40014800

080060d0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b087      	sub	sp, #28
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
 80060d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6a1b      	ldr	r3, [r3, #32]
 80060de:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6a1b      	ldr	r3, [r3, #32]
 80060e4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006102:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	68fa      	ldr	r2, [r7, #12]
 800610a:	4313      	orrs	r3, r2
 800610c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006114:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	689b      	ldr	r3, [r3, #8]
 800611a:	041b      	lsls	r3, r3, #16
 800611c:	693a      	ldr	r2, [r7, #16]
 800611e:	4313      	orrs	r3, r2
 8006120:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	4a17      	ldr	r2, [pc, #92]	; (8006184 <TIM_OC5_SetConfig+0xb4>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d00f      	beq.n	800614a <TIM_OC5_SetConfig+0x7a>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	4a16      	ldr	r2, [pc, #88]	; (8006188 <TIM_OC5_SetConfig+0xb8>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d00b      	beq.n	800614a <TIM_OC5_SetConfig+0x7a>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	4a15      	ldr	r2, [pc, #84]	; (800618c <TIM_OC5_SetConfig+0xbc>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d007      	beq.n	800614a <TIM_OC5_SetConfig+0x7a>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	4a14      	ldr	r2, [pc, #80]	; (8006190 <TIM_OC5_SetConfig+0xc0>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d003      	beq.n	800614a <TIM_OC5_SetConfig+0x7a>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	4a13      	ldr	r2, [pc, #76]	; (8006194 <TIM_OC5_SetConfig+0xc4>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d109      	bne.n	800615e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006150:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	695b      	ldr	r3, [r3, #20]
 8006156:	021b      	lsls	r3, r3, #8
 8006158:	697a      	ldr	r2, [r7, #20]
 800615a:	4313      	orrs	r3, r2
 800615c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	697a      	ldr	r2, [r7, #20]
 8006162:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	68fa      	ldr	r2, [r7, #12]
 8006168:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	685a      	ldr	r2, [r3, #4]
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	693a      	ldr	r2, [r7, #16]
 8006176:	621a      	str	r2, [r3, #32]
}
 8006178:	bf00      	nop
 800617a:	371c      	adds	r7, #28
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr
 8006184:	40012c00 	.word	0x40012c00
 8006188:	40013400 	.word	0x40013400
 800618c:	40014000 	.word	0x40014000
 8006190:	40014400 	.word	0x40014400
 8006194:	40014800 	.word	0x40014800

08006198 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006198:	b480      	push	{r7}
 800619a:	b087      	sub	sp, #28
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
 80061a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6a1b      	ldr	r3, [r3, #32]
 80061a6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6a1b      	ldr	r3, [r3, #32]
 80061ac:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80061c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80061ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	021b      	lsls	r3, r3, #8
 80061d2:	68fa      	ldr	r2, [r7, #12]
 80061d4:	4313      	orrs	r3, r2
 80061d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80061de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	051b      	lsls	r3, r3, #20
 80061e6:	693a      	ldr	r2, [r7, #16]
 80061e8:	4313      	orrs	r3, r2
 80061ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	4a18      	ldr	r2, [pc, #96]	; (8006250 <TIM_OC6_SetConfig+0xb8>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d00f      	beq.n	8006214 <TIM_OC6_SetConfig+0x7c>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	4a17      	ldr	r2, [pc, #92]	; (8006254 <TIM_OC6_SetConfig+0xbc>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d00b      	beq.n	8006214 <TIM_OC6_SetConfig+0x7c>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	4a16      	ldr	r2, [pc, #88]	; (8006258 <TIM_OC6_SetConfig+0xc0>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d007      	beq.n	8006214 <TIM_OC6_SetConfig+0x7c>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	4a15      	ldr	r2, [pc, #84]	; (800625c <TIM_OC6_SetConfig+0xc4>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d003      	beq.n	8006214 <TIM_OC6_SetConfig+0x7c>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	4a14      	ldr	r2, [pc, #80]	; (8006260 <TIM_OC6_SetConfig+0xc8>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d109      	bne.n	8006228 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800621a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	695b      	ldr	r3, [r3, #20]
 8006220:	029b      	lsls	r3, r3, #10
 8006222:	697a      	ldr	r2, [r7, #20]
 8006224:	4313      	orrs	r3, r2
 8006226:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	697a      	ldr	r2, [r7, #20]
 800622c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	68fa      	ldr	r2, [r7, #12]
 8006232:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	685a      	ldr	r2, [r3, #4]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	693a      	ldr	r2, [r7, #16]
 8006240:	621a      	str	r2, [r3, #32]
}
 8006242:	bf00      	nop
 8006244:	371c      	adds	r7, #28
 8006246:	46bd      	mov	sp, r7
 8006248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624c:	4770      	bx	lr
 800624e:	bf00      	nop
 8006250:	40012c00 	.word	0x40012c00
 8006254:	40013400 	.word	0x40013400
 8006258:	40014000 	.word	0x40014000
 800625c:	40014400 	.word	0x40014400
 8006260:	40014800 	.word	0x40014800

08006264 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006264:	b480      	push	{r7}
 8006266:	b087      	sub	sp, #28
 8006268:	af00      	add	r7, sp, #0
 800626a:	60f8      	str	r0, [r7, #12]
 800626c:	60b9      	str	r1, [r7, #8]
 800626e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	6a1b      	ldr	r3, [r3, #32]
 8006274:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	6a1b      	ldr	r3, [r3, #32]
 800627a:	f023 0201 	bic.w	r2, r3, #1
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	699b      	ldr	r3, [r3, #24]
 8006286:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800628e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	011b      	lsls	r3, r3, #4
 8006294:	693a      	ldr	r2, [r7, #16]
 8006296:	4313      	orrs	r3, r2
 8006298:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	f023 030a 	bic.w	r3, r3, #10
 80062a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80062a2:	697a      	ldr	r2, [r7, #20]
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	4313      	orrs	r3, r2
 80062a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	693a      	ldr	r2, [r7, #16]
 80062ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	697a      	ldr	r2, [r7, #20]
 80062b4:	621a      	str	r2, [r3, #32]
}
 80062b6:	bf00      	nop
 80062b8:	371c      	adds	r7, #28
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr

080062c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062c2:	b480      	push	{r7}
 80062c4:	b087      	sub	sp, #28
 80062c6:	af00      	add	r7, sp, #0
 80062c8:	60f8      	str	r0, [r7, #12]
 80062ca:	60b9      	str	r1, [r7, #8]
 80062cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	6a1b      	ldr	r3, [r3, #32]
 80062d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	6a1b      	ldr	r3, [r3, #32]
 80062d8:	f023 0210 	bic.w	r2, r3, #16
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	699b      	ldr	r3, [r3, #24]
 80062e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80062ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	031b      	lsls	r3, r3, #12
 80062f2:	693a      	ldr	r2, [r7, #16]
 80062f4:	4313      	orrs	r3, r2
 80062f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80062fe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	011b      	lsls	r3, r3, #4
 8006304:	697a      	ldr	r2, [r7, #20]
 8006306:	4313      	orrs	r3, r2
 8006308:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	693a      	ldr	r2, [r7, #16]
 800630e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	697a      	ldr	r2, [r7, #20]
 8006314:	621a      	str	r2, [r3, #32]
}
 8006316:	bf00      	nop
 8006318:	371c      	adds	r7, #28
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr

08006322 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006322:	b480      	push	{r7}
 8006324:	b085      	sub	sp, #20
 8006326:	af00      	add	r7, sp, #0
 8006328:	6078      	str	r0, [r7, #4]
 800632a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006338:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800633a:	683a      	ldr	r2, [r7, #0]
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	4313      	orrs	r3, r2
 8006340:	f043 0307 	orr.w	r3, r3, #7
 8006344:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	68fa      	ldr	r2, [r7, #12]
 800634a:	609a      	str	r2, [r3, #8]
}
 800634c:	bf00      	nop
 800634e:	3714      	adds	r7, #20
 8006350:	46bd      	mov	sp, r7
 8006352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006356:	4770      	bx	lr

08006358 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006358:	b480      	push	{r7}
 800635a:	b087      	sub	sp, #28
 800635c:	af00      	add	r7, sp, #0
 800635e:	60f8      	str	r0, [r7, #12]
 8006360:	60b9      	str	r1, [r7, #8]
 8006362:	607a      	str	r2, [r7, #4]
 8006364:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800636c:	697b      	ldr	r3, [r7, #20]
 800636e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006372:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	021a      	lsls	r2, r3, #8
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	431a      	orrs	r2, r3
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	4313      	orrs	r3, r2
 8006380:	697a      	ldr	r2, [r7, #20]
 8006382:	4313      	orrs	r3, r2
 8006384:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	697a      	ldr	r2, [r7, #20]
 800638a:	609a      	str	r2, [r3, #8]
}
 800638c:	bf00      	nop
 800638e:	371c      	adds	r7, #28
 8006390:	46bd      	mov	sp, r7
 8006392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006396:	4770      	bx	lr

08006398 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006398:	b480      	push	{r7}
 800639a:	b087      	sub	sp, #28
 800639c:	af00      	add	r7, sp, #0
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	60b9      	str	r1, [r7, #8]
 80063a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	f003 031f 	and.w	r3, r3, #31
 80063aa:	2201      	movs	r2, #1
 80063ac:	fa02 f303 	lsl.w	r3, r2, r3
 80063b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	6a1a      	ldr	r2, [r3, #32]
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	43db      	mvns	r3, r3
 80063ba:	401a      	ands	r2, r3
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6a1a      	ldr	r2, [r3, #32]
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	f003 031f 	and.w	r3, r3, #31
 80063ca:	6879      	ldr	r1, [r7, #4]
 80063cc:	fa01 f303 	lsl.w	r3, r1, r3
 80063d0:	431a      	orrs	r2, r3
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	621a      	str	r2, [r3, #32]
}
 80063d6:	bf00      	nop
 80063d8:	371c      	adds	r7, #28
 80063da:	46bd      	mov	sp, r7
 80063dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e0:	4770      	bx	lr
	...

080063e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b085      	sub	sp, #20
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d101      	bne.n	80063fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80063f8:	2302      	movs	r3, #2
 80063fa:	e068      	b.n	80064ce <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2201      	movs	r2, #1
 8006400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2202      	movs	r2, #2
 8006408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a2e      	ldr	r2, [pc, #184]	; (80064dc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d004      	beq.n	8006430 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a2d      	ldr	r2, [pc, #180]	; (80064e0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d108      	bne.n	8006442 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006436:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	68fa      	ldr	r2, [r7, #12]
 800643e:	4313      	orrs	r3, r2
 8006440:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006448:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	68fa      	ldr	r2, [r7, #12]
 8006450:	4313      	orrs	r3, r2
 8006452:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	68fa      	ldr	r2, [r7, #12]
 800645a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a1e      	ldr	r2, [pc, #120]	; (80064dc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d01d      	beq.n	80064a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800646e:	d018      	beq.n	80064a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4a1b      	ldr	r2, [pc, #108]	; (80064e4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d013      	beq.n	80064a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4a1a      	ldr	r2, [pc, #104]	; (80064e8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d00e      	beq.n	80064a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a18      	ldr	r2, [pc, #96]	; (80064ec <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d009      	beq.n	80064a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4a13      	ldr	r2, [pc, #76]	; (80064e0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d004      	beq.n	80064a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a14      	ldr	r2, [pc, #80]	; (80064f0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d10c      	bne.n	80064bc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80064a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	68ba      	ldr	r2, [r7, #8]
 80064b0:	4313      	orrs	r3, r2
 80064b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	68ba      	ldr	r2, [r7, #8]
 80064ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2201      	movs	r2, #1
 80064c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80064cc:	2300      	movs	r3, #0
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3714      	adds	r7, #20
 80064d2:	46bd      	mov	sp, r7
 80064d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d8:	4770      	bx	lr
 80064da:	bf00      	nop
 80064dc:	40012c00 	.word	0x40012c00
 80064e0:	40013400 	.word	0x40013400
 80064e4:	40000400 	.word	0x40000400
 80064e8:	40000800 	.word	0x40000800
 80064ec:	40000c00 	.word	0x40000c00
 80064f0:	40014000 	.word	0x40014000

080064f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b083      	sub	sp, #12
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064fc:	bf00      	nop
 80064fe:	370c      	adds	r7, #12
 8006500:	46bd      	mov	sp, r7
 8006502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006506:	4770      	bx	lr

08006508 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006508:	b480      	push	{r7}
 800650a:	b083      	sub	sp, #12
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006510:	bf00      	nop
 8006512:	370c      	adds	r7, #12
 8006514:	46bd      	mov	sp, r7
 8006516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651a:	4770      	bx	lr

0800651c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800651c:	b480      	push	{r7}
 800651e:	b083      	sub	sp, #12
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006524:	bf00      	nop
 8006526:	370c      	adds	r7, #12
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr

08006530 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b082      	sub	sp, #8
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d101      	bne.n	8006542 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800653e:	2301      	movs	r3, #1
 8006540:	e040      	b.n	80065c4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006546:	2b00      	cmp	r3, #0
 8006548:	d106      	bne.n	8006558 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2200      	movs	r2, #0
 800654e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f7fb fbde 	bl	8001d14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2224      	movs	r2, #36	; 0x24
 800655c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	681a      	ldr	r2, [r3, #0]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f022 0201 	bic.w	r2, r2, #1
 800656c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006572:	2b00      	cmp	r3, #0
 8006574:	d002      	beq.n	800657c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 feca 	bl	8007310 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f000 fc0f 	bl	8006da0 <UART_SetConfig>
 8006582:	4603      	mov	r3, r0
 8006584:	2b01      	cmp	r3, #1
 8006586:	d101      	bne.n	800658c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	e01b      	b.n	80065c4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	685a      	ldr	r2, [r3, #4]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800659a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	689a      	ldr	r2, [r3, #8]
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80065aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	681a      	ldr	r2, [r3, #0]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f042 0201 	orr.w	r2, r2, #1
 80065ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	f000 ff49 	bl	8007454 <UART_CheckIdleState>
 80065c2:	4603      	mov	r3, r0
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3708      	adds	r7, #8
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}

080065cc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b08a      	sub	sp, #40	; 0x28
 80065d0:	af02      	add	r7, sp, #8
 80065d2:	60f8      	str	r0, [r7, #12]
 80065d4:	60b9      	str	r1, [r7, #8]
 80065d6:	603b      	str	r3, [r7, #0]
 80065d8:	4613      	mov	r3, r2
 80065da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80065e0:	2b20      	cmp	r3, #32
 80065e2:	d178      	bne.n	80066d6 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d002      	beq.n	80065f0 <HAL_UART_Transmit+0x24>
 80065ea:	88fb      	ldrh	r3, [r7, #6]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d101      	bne.n	80065f4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80065f0:	2301      	movs	r3, #1
 80065f2:	e071      	b.n	80066d8 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2200      	movs	r2, #0
 80065f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2221      	movs	r2, #33	; 0x21
 8006600:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006602:	f7fb fe0b 	bl	800221c <HAL_GetTick>
 8006606:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	88fa      	ldrh	r2, [r7, #6]
 800660c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	88fa      	ldrh	r2, [r7, #6]
 8006614:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006620:	d108      	bne.n	8006634 <HAL_UART_Transmit+0x68>
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	691b      	ldr	r3, [r3, #16]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d104      	bne.n	8006634 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800662a:	2300      	movs	r3, #0
 800662c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	61bb      	str	r3, [r7, #24]
 8006632:	e003      	b.n	800663c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006638:	2300      	movs	r3, #0
 800663a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800663c:	e030      	b.n	80066a0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	9300      	str	r3, [sp, #0]
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	2200      	movs	r2, #0
 8006646:	2180      	movs	r1, #128	; 0x80
 8006648:	68f8      	ldr	r0, [r7, #12]
 800664a:	f000 ffab 	bl	80075a4 <UART_WaitOnFlagUntilTimeout>
 800664e:	4603      	mov	r3, r0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d004      	beq.n	800665e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	2220      	movs	r2, #32
 8006658:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800665a:	2303      	movs	r3, #3
 800665c:	e03c      	b.n	80066d8 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800665e:	69fb      	ldr	r3, [r7, #28]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d10b      	bne.n	800667c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006664:	69bb      	ldr	r3, [r7, #24]
 8006666:	881a      	ldrh	r2, [r3, #0]
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006670:	b292      	uxth	r2, r2
 8006672:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006674:	69bb      	ldr	r3, [r7, #24]
 8006676:	3302      	adds	r3, #2
 8006678:	61bb      	str	r3, [r7, #24]
 800667a:	e008      	b.n	800668e <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800667c:	69fb      	ldr	r3, [r7, #28]
 800667e:	781a      	ldrb	r2, [r3, #0]
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	b292      	uxth	r2, r2
 8006686:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006688:	69fb      	ldr	r3, [r7, #28]
 800668a:	3301      	adds	r3, #1
 800668c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006694:	b29b      	uxth	r3, r3
 8006696:	3b01      	subs	r3, #1
 8006698:	b29a      	uxth	r2, r3
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d1c8      	bne.n	800663e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	9300      	str	r3, [sp, #0]
 80066b0:	697b      	ldr	r3, [r7, #20]
 80066b2:	2200      	movs	r2, #0
 80066b4:	2140      	movs	r1, #64	; 0x40
 80066b6:	68f8      	ldr	r0, [r7, #12]
 80066b8:	f000 ff74 	bl	80075a4 <UART_WaitOnFlagUntilTimeout>
 80066bc:	4603      	mov	r3, r0
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d004      	beq.n	80066cc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	2220      	movs	r2, #32
 80066c6:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80066c8:	2303      	movs	r3, #3
 80066ca:	e005      	b.n	80066d8 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2220      	movs	r2, #32
 80066d0:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80066d2:	2300      	movs	r3, #0
 80066d4:	e000      	b.n	80066d8 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80066d6:	2302      	movs	r3, #2
  }
}
 80066d8:	4618      	mov	r0, r3
 80066da:	3720      	adds	r7, #32
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}

080066e0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b08a      	sub	sp, #40	; 0x28
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	60f8      	str	r0, [r7, #12]
 80066e8:	60b9      	str	r1, [r7, #8]
 80066ea:	4613      	mov	r3, r2
 80066ec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80066f4:	2b20      	cmp	r3, #32
 80066f6:	d137      	bne.n	8006768 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d002      	beq.n	8006704 <HAL_UART_Receive_IT+0x24>
 80066fe:	88fb      	ldrh	r3, [r7, #6]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d101      	bne.n	8006708 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	e030      	b.n	800676a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	2200      	movs	r2, #0
 800670c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a18      	ldr	r2, [pc, #96]	; (8006774 <HAL_UART_Receive_IT+0x94>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d01f      	beq.n	8006758 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006722:	2b00      	cmp	r3, #0
 8006724:	d018      	beq.n	8006758 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	e853 3f00 	ldrex	r3, [r3]
 8006732:	613b      	str	r3, [r7, #16]
   return(result);
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800673a:	627b      	str	r3, [r7, #36]	; 0x24
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	461a      	mov	r2, r3
 8006742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006744:	623b      	str	r3, [r7, #32]
 8006746:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006748:	69f9      	ldr	r1, [r7, #28]
 800674a:	6a3a      	ldr	r2, [r7, #32]
 800674c:	e841 2300 	strex	r3, r2, [r1]
 8006750:	61bb      	str	r3, [r7, #24]
   return(result);
 8006752:	69bb      	ldr	r3, [r7, #24]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d1e6      	bne.n	8006726 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006758:	88fb      	ldrh	r3, [r7, #6]
 800675a:	461a      	mov	r2, r3
 800675c:	68b9      	ldr	r1, [r7, #8]
 800675e:	68f8      	ldr	r0, [r7, #12]
 8006760:	f000 ff88 	bl	8007674 <UART_Start_Receive_IT>
 8006764:	4603      	mov	r3, r0
 8006766:	e000      	b.n	800676a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006768:	2302      	movs	r3, #2
  }
}
 800676a:	4618      	mov	r0, r3
 800676c:	3728      	adds	r7, #40	; 0x28
 800676e:	46bd      	mov	sp, r7
 8006770:	bd80      	pop	{r7, pc}
 8006772:	bf00      	nop
 8006774:	40008000 	.word	0x40008000

08006778 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b0ba      	sub	sp, #232	; 0xe8
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	69db      	ldr	r3, [r3, #28]
 8006786:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	689b      	ldr	r3, [r3, #8]
 800679a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800679e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80067a2:	f640 030f 	movw	r3, #2063	; 0x80f
 80067a6:	4013      	ands	r3, r2
 80067a8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80067ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d115      	bne.n	80067e0 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80067b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067b8:	f003 0320 	and.w	r3, r3, #32
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d00f      	beq.n	80067e0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80067c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067c4:	f003 0320 	and.w	r3, r3, #32
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d009      	beq.n	80067e0 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	f000 82ae 	beq.w	8006d32 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	4798      	blx	r3
      }
      return;
 80067de:	e2a8      	b.n	8006d32 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80067e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	f000 8117 	beq.w	8006a18 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80067ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80067ee:	f003 0301 	and.w	r3, r3, #1
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d106      	bne.n	8006804 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80067f6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80067fa:	4b85      	ldr	r3, [pc, #532]	; (8006a10 <HAL_UART_IRQHandler+0x298>)
 80067fc:	4013      	ands	r3, r2
 80067fe:	2b00      	cmp	r3, #0
 8006800:	f000 810a 	beq.w	8006a18 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006804:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006808:	f003 0301 	and.w	r3, r3, #1
 800680c:	2b00      	cmp	r3, #0
 800680e:	d011      	beq.n	8006834 <HAL_UART_IRQHandler+0xbc>
 8006810:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006814:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006818:	2b00      	cmp	r3, #0
 800681a:	d00b      	beq.n	8006834 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	2201      	movs	r2, #1
 8006822:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800682a:	f043 0201 	orr.w	r2, r3, #1
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006834:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006838:	f003 0302 	and.w	r3, r3, #2
 800683c:	2b00      	cmp	r3, #0
 800683e:	d011      	beq.n	8006864 <HAL_UART_IRQHandler+0xec>
 8006840:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006844:	f003 0301 	and.w	r3, r3, #1
 8006848:	2b00      	cmp	r3, #0
 800684a:	d00b      	beq.n	8006864 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	2202      	movs	r2, #2
 8006852:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800685a:	f043 0204 	orr.w	r2, r3, #4
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006864:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006868:	f003 0304 	and.w	r3, r3, #4
 800686c:	2b00      	cmp	r3, #0
 800686e:	d011      	beq.n	8006894 <HAL_UART_IRQHandler+0x11c>
 8006870:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006874:	f003 0301 	and.w	r3, r3, #1
 8006878:	2b00      	cmp	r3, #0
 800687a:	d00b      	beq.n	8006894 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	2204      	movs	r2, #4
 8006882:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800688a:	f043 0202 	orr.w	r2, r3, #2
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006894:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006898:	f003 0308 	and.w	r3, r3, #8
 800689c:	2b00      	cmp	r3, #0
 800689e:	d017      	beq.n	80068d0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80068a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068a4:	f003 0320 	and.w	r3, r3, #32
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d105      	bne.n	80068b8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80068ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80068b0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d00b      	beq.n	80068d0 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	2208      	movs	r2, #8
 80068be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80068c6:	f043 0208 	orr.w	r2, r3, #8
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80068d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d012      	beq.n	8006902 <HAL_UART_IRQHandler+0x18a>
 80068dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068e0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d00c      	beq.n	8006902 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80068f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80068f8:	f043 0220 	orr.w	r2, r3, #32
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006908:	2b00      	cmp	r3, #0
 800690a:	f000 8214 	beq.w	8006d36 <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800690e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006912:	f003 0320 	and.w	r3, r3, #32
 8006916:	2b00      	cmp	r3, #0
 8006918:	d00d      	beq.n	8006936 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800691a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800691e:	f003 0320 	and.w	r3, r3, #32
 8006922:	2b00      	cmp	r3, #0
 8006924:	d007      	beq.n	8006936 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800692a:	2b00      	cmp	r3, #0
 800692c:	d003      	beq.n	8006936 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800693c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	689b      	ldr	r3, [r3, #8]
 8006946:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800694a:	2b40      	cmp	r3, #64	; 0x40
 800694c:	d005      	beq.n	800695a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800694e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006952:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006956:	2b00      	cmp	r3, #0
 8006958:	d04f      	beq.n	80069fa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 ff50 	bl	8007800 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800696a:	2b40      	cmp	r3, #64	; 0x40
 800696c:	d141      	bne.n	80069f2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	3308      	adds	r3, #8
 8006974:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006978:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800697c:	e853 3f00 	ldrex	r3, [r3]
 8006980:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006984:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006988:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800698c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	3308      	adds	r3, #8
 8006996:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800699a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800699e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80069a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80069aa:	e841 2300 	strex	r3, r2, [r1]
 80069ae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80069b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d1d9      	bne.n	800696e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d013      	beq.n	80069ea <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069c6:	4a13      	ldr	r2, [pc, #76]	; (8006a14 <HAL_UART_IRQHandler+0x29c>)
 80069c8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069ce:	4618      	mov	r0, r3
 80069d0:	f7fc fd18 	bl	8003404 <HAL_DMA_Abort_IT>
 80069d4:	4603      	mov	r3, r0
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d017      	beq.n	8006a0a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069e0:	687a      	ldr	r2, [r7, #4]
 80069e2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80069e4:	4610      	mov	r0, r2
 80069e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069e8:	e00f      	b.n	8006a0a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80069ea:	6878      	ldr	r0, [r7, #4]
 80069ec:	f000 f9c2 	bl	8006d74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069f0:	e00b      	b.n	8006a0a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f000 f9be 	bl	8006d74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069f8:	e007      	b.n	8006a0a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f000 f9ba 	bl	8006d74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2200      	movs	r2, #0
 8006a04:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8006a08:	e195      	b.n	8006d36 <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a0a:	bf00      	nop
    return;
 8006a0c:	e193      	b.n	8006d36 <HAL_UART_IRQHandler+0x5be>
 8006a0e:	bf00      	nop
 8006a10:	04000120 	.word	0x04000120
 8006a14:	080078c9 	.word	0x080078c9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	f040 814e 	bne.w	8006cbe <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006a22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a26:	f003 0310 	and.w	r3, r3, #16
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	f000 8147 	beq.w	8006cbe <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006a30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a34:	f003 0310 	and.w	r3, r3, #16
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	f000 8140 	beq.w	8006cbe <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	2210      	movs	r2, #16
 8006a44:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	689b      	ldr	r3, [r3, #8]
 8006a4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a50:	2b40      	cmp	r3, #64	; 0x40
 8006a52:	f040 80b8 	bne.w	8006bc6 <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006a62:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	f000 8167 	beq.w	8006d3a <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006a72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006a76:	429a      	cmp	r2, r3
 8006a78:	f080 815f 	bcs.w	8006d3a <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006a82:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f003 0320 	and.w	r3, r3, #32
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	f040 8086 	bne.w	8006ba4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aa0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006aa4:	e853 3f00 	ldrex	r3, [r3]
 8006aa8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006aac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006ab0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ab4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	461a      	mov	r2, r3
 8006abe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006ac2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006ac6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aca:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006ace:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006ad2:	e841 2300 	strex	r3, r2, [r1]
 8006ad6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006ada:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d1da      	bne.n	8006a98 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	3308      	adds	r3, #8
 8006ae8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006aec:	e853 3f00 	ldrex	r3, [r3]
 8006af0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006af2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006af4:	f023 0301 	bic.w	r3, r3, #1
 8006af8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	3308      	adds	r3, #8
 8006b02:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006b06:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006b0a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b0c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006b0e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006b12:	e841 2300 	strex	r3, r2, [r1]
 8006b16:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006b18:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d1e1      	bne.n	8006ae2 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	3308      	adds	r3, #8
 8006b24:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b26:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006b28:	e853 3f00 	ldrex	r3, [r3]
 8006b2c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006b2e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b34:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	3308      	adds	r3, #8
 8006b3e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006b42:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006b44:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b46:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006b48:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006b4a:	e841 2300 	strex	r3, r2, [r1]
 8006b4e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006b50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d1e3      	bne.n	8006b1e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2220      	movs	r2, #32
 8006b5a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2200      	movs	r2, #0
 8006b62:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b6c:	e853 3f00 	ldrex	r3, [r3]
 8006b70:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006b72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b74:	f023 0310 	bic.w	r3, r3, #16
 8006b78:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	461a      	mov	r2, r3
 8006b82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006b86:	65bb      	str	r3, [r7, #88]	; 0x58
 8006b88:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b8a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006b8c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006b8e:	e841 2300 	strex	r3, r2, [r1]
 8006b92:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006b94:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d1e4      	bne.n	8006b64 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	f7fc fbf2 	bl	8003388 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2202      	movs	r2, #2
 8006ba8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006bb6:	b29b      	uxth	r3, r3
 8006bb8:	1ad3      	subs	r3, r2, r3
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	4619      	mov	r1, r3
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f000 f8e2 	bl	8006d88 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006bc4:	e0b9      	b.n	8006d3a <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	1ad3      	subs	r3, r2, r3
 8006bd6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	f000 80ab 	beq.w	8006d3e <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8006be8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	f000 80a6 	beq.w	8006d3e <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bfa:	e853 3f00 	ldrex	r3, [r3]
 8006bfe:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006c00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c02:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c06:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	461a      	mov	r2, r3
 8006c10:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006c14:	647b      	str	r3, [r7, #68]	; 0x44
 8006c16:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c18:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006c1a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c1c:	e841 2300 	strex	r3, r2, [r1]
 8006c20:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006c22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d1e4      	bne.n	8006bf2 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	3308      	adds	r3, #8
 8006c2e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c32:	e853 3f00 	ldrex	r3, [r3]
 8006c36:	623b      	str	r3, [r7, #32]
   return(result);
 8006c38:	6a3b      	ldr	r3, [r7, #32]
 8006c3a:	f023 0301 	bic.w	r3, r3, #1
 8006c3e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	3308      	adds	r3, #8
 8006c48:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006c4c:	633a      	str	r2, [r7, #48]	; 0x30
 8006c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c50:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c54:	e841 2300 	strex	r3, r2, [r1]
 8006c58:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d1e3      	bne.n	8006c28 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2220      	movs	r2, #32
 8006c64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2200      	movs	r2, #0
 8006c72:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	e853 3f00 	ldrex	r3, [r3]
 8006c80:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	f023 0310 	bic.w	r3, r3, #16
 8006c88:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	461a      	mov	r2, r3
 8006c92:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006c96:	61fb      	str	r3, [r7, #28]
 8006c98:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c9a:	69b9      	ldr	r1, [r7, #24]
 8006c9c:	69fa      	ldr	r2, [r7, #28]
 8006c9e:	e841 2300 	strex	r3, r2, [r1]
 8006ca2:	617b      	str	r3, [r7, #20]
   return(result);
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d1e4      	bne.n	8006c74 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2202      	movs	r2, #2
 8006cae:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006cb0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006cb4:	4619      	mov	r1, r3
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f000 f866 	bl	8006d88 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006cbc:	e03f      	b.n	8006d3e <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006cbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006cc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d00e      	beq.n	8006ce8 <HAL_UART_IRQHandler+0x570>
 8006cca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006cce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d008      	beq.n	8006ce8 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006cde:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	f000 ffed 	bl	8007cc0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006ce6:	e02d      	b.n	8006d44 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006ce8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006cec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d00e      	beq.n	8006d12 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006cf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006cf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d008      	beq.n	8006d12 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d01c      	beq.n	8006d42 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	4798      	blx	r3
    }
    return;
 8006d10:	e017      	b.n	8006d42 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006d12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d012      	beq.n	8006d44 <HAL_UART_IRQHandler+0x5cc>
 8006d1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d00c      	beq.n	8006d44 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f000 fde2 	bl	80078f4 <UART_EndTransmit_IT>
    return;
 8006d30:	e008      	b.n	8006d44 <HAL_UART_IRQHandler+0x5cc>
      return;
 8006d32:	bf00      	nop
 8006d34:	e006      	b.n	8006d44 <HAL_UART_IRQHandler+0x5cc>
    return;
 8006d36:	bf00      	nop
 8006d38:	e004      	b.n	8006d44 <HAL_UART_IRQHandler+0x5cc>
      return;
 8006d3a:	bf00      	nop
 8006d3c:	e002      	b.n	8006d44 <HAL_UART_IRQHandler+0x5cc>
      return;
 8006d3e:	bf00      	nop
 8006d40:	e000      	b.n	8006d44 <HAL_UART_IRQHandler+0x5cc>
    return;
 8006d42:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006d44:	37e8      	adds	r7, #232	; 0xe8
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}
 8006d4a:	bf00      	nop

08006d4c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b083      	sub	sp, #12
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006d54:	bf00      	nop
 8006d56:	370c      	adds	r7, #12
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5e:	4770      	bx	lr

08006d60 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b083      	sub	sp, #12
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006d68:	bf00      	nop
 8006d6a:	370c      	adds	r7, #12
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d72:	4770      	bx	lr

08006d74 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006d74:	b480      	push	{r7}
 8006d76:	b083      	sub	sp, #12
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006d7c:	bf00      	nop
 8006d7e:	370c      	adds	r7, #12
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr

08006d88 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b083      	sub	sp, #12
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
 8006d90:	460b      	mov	r3, r1
 8006d92:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006d94:	bf00      	nop
 8006d96:	370c      	adds	r7, #12
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9e:	4770      	bx	lr

08006da0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006da0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006da4:	b08a      	sub	sp, #40	; 0x28
 8006da6:	af00      	add	r7, sp, #0
 8006da8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006daa:	2300      	movs	r3, #0
 8006dac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	689a      	ldr	r2, [r3, #8]
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	691b      	ldr	r3, [r3, #16]
 8006db8:	431a      	orrs	r2, r3
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	695b      	ldr	r3, [r3, #20]
 8006dbe:	431a      	orrs	r2, r3
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	69db      	ldr	r3, [r3, #28]
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	681a      	ldr	r2, [r3, #0]
 8006dce:	4ba4      	ldr	r3, [pc, #656]	; (8007060 <UART_SetConfig+0x2c0>)
 8006dd0:	4013      	ands	r3, r2
 8006dd2:	68fa      	ldr	r2, [r7, #12]
 8006dd4:	6812      	ldr	r2, [r2, #0]
 8006dd6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006dd8:	430b      	orrs	r3, r1
 8006dda:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	68da      	ldr	r2, [r3, #12]
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	430a      	orrs	r2, r1
 8006df0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	699b      	ldr	r3, [r3, #24]
 8006df6:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a99      	ldr	r2, [pc, #612]	; (8007064 <UART_SetConfig+0x2c4>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d004      	beq.n	8006e0c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	6a1b      	ldr	r3, [r3, #32]
 8006e06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e1c:	430a      	orrs	r2, r1
 8006e1e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a90      	ldr	r2, [pc, #576]	; (8007068 <UART_SetConfig+0x2c8>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d126      	bne.n	8006e78 <UART_SetConfig+0xd8>
 8006e2a:	4b90      	ldr	r3, [pc, #576]	; (800706c <UART_SetConfig+0x2cc>)
 8006e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e30:	f003 0303 	and.w	r3, r3, #3
 8006e34:	2b03      	cmp	r3, #3
 8006e36:	d81b      	bhi.n	8006e70 <UART_SetConfig+0xd0>
 8006e38:	a201      	add	r2, pc, #4	; (adr r2, 8006e40 <UART_SetConfig+0xa0>)
 8006e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e3e:	bf00      	nop
 8006e40:	08006e51 	.word	0x08006e51
 8006e44:	08006e61 	.word	0x08006e61
 8006e48:	08006e59 	.word	0x08006e59
 8006e4c:	08006e69 	.word	0x08006e69
 8006e50:	2301      	movs	r3, #1
 8006e52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e56:	e116      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006e58:	2302      	movs	r3, #2
 8006e5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e5e:	e112      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006e60:	2304      	movs	r3, #4
 8006e62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e66:	e10e      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006e68:	2308      	movs	r3, #8
 8006e6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e6e:	e10a      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006e70:	2310      	movs	r3, #16
 8006e72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e76:	e106      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4a7c      	ldr	r2, [pc, #496]	; (8007070 <UART_SetConfig+0x2d0>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d138      	bne.n	8006ef4 <UART_SetConfig+0x154>
 8006e82:	4b7a      	ldr	r3, [pc, #488]	; (800706c <UART_SetConfig+0x2cc>)
 8006e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e88:	f003 030c 	and.w	r3, r3, #12
 8006e8c:	2b0c      	cmp	r3, #12
 8006e8e:	d82d      	bhi.n	8006eec <UART_SetConfig+0x14c>
 8006e90:	a201      	add	r2, pc, #4	; (adr r2, 8006e98 <UART_SetConfig+0xf8>)
 8006e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e96:	bf00      	nop
 8006e98:	08006ecd 	.word	0x08006ecd
 8006e9c:	08006eed 	.word	0x08006eed
 8006ea0:	08006eed 	.word	0x08006eed
 8006ea4:	08006eed 	.word	0x08006eed
 8006ea8:	08006edd 	.word	0x08006edd
 8006eac:	08006eed 	.word	0x08006eed
 8006eb0:	08006eed 	.word	0x08006eed
 8006eb4:	08006eed 	.word	0x08006eed
 8006eb8:	08006ed5 	.word	0x08006ed5
 8006ebc:	08006eed 	.word	0x08006eed
 8006ec0:	08006eed 	.word	0x08006eed
 8006ec4:	08006eed 	.word	0x08006eed
 8006ec8:	08006ee5 	.word	0x08006ee5
 8006ecc:	2300      	movs	r3, #0
 8006ece:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ed2:	e0d8      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006ed4:	2302      	movs	r3, #2
 8006ed6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006eda:	e0d4      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006edc:	2304      	movs	r3, #4
 8006ede:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ee2:	e0d0      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006ee4:	2308      	movs	r3, #8
 8006ee6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006eea:	e0cc      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006eec:	2310      	movs	r3, #16
 8006eee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ef2:	e0c8      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4a5e      	ldr	r2, [pc, #376]	; (8007074 <UART_SetConfig+0x2d4>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d125      	bne.n	8006f4a <UART_SetConfig+0x1aa>
 8006efe:	4b5b      	ldr	r3, [pc, #364]	; (800706c <UART_SetConfig+0x2cc>)
 8006f00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f04:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006f08:	2b30      	cmp	r3, #48	; 0x30
 8006f0a:	d016      	beq.n	8006f3a <UART_SetConfig+0x19a>
 8006f0c:	2b30      	cmp	r3, #48	; 0x30
 8006f0e:	d818      	bhi.n	8006f42 <UART_SetConfig+0x1a2>
 8006f10:	2b20      	cmp	r3, #32
 8006f12:	d00a      	beq.n	8006f2a <UART_SetConfig+0x18a>
 8006f14:	2b20      	cmp	r3, #32
 8006f16:	d814      	bhi.n	8006f42 <UART_SetConfig+0x1a2>
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d002      	beq.n	8006f22 <UART_SetConfig+0x182>
 8006f1c:	2b10      	cmp	r3, #16
 8006f1e:	d008      	beq.n	8006f32 <UART_SetConfig+0x192>
 8006f20:	e00f      	b.n	8006f42 <UART_SetConfig+0x1a2>
 8006f22:	2300      	movs	r3, #0
 8006f24:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f28:	e0ad      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006f2a:	2302      	movs	r3, #2
 8006f2c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f30:	e0a9      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006f32:	2304      	movs	r3, #4
 8006f34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f38:	e0a5      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006f3a:	2308      	movs	r3, #8
 8006f3c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f40:	e0a1      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006f42:	2310      	movs	r3, #16
 8006f44:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f48:	e09d      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	4a4a      	ldr	r2, [pc, #296]	; (8007078 <UART_SetConfig+0x2d8>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d125      	bne.n	8006fa0 <UART_SetConfig+0x200>
 8006f54:	4b45      	ldr	r3, [pc, #276]	; (800706c <UART_SetConfig+0x2cc>)
 8006f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f5a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006f5e:	2bc0      	cmp	r3, #192	; 0xc0
 8006f60:	d016      	beq.n	8006f90 <UART_SetConfig+0x1f0>
 8006f62:	2bc0      	cmp	r3, #192	; 0xc0
 8006f64:	d818      	bhi.n	8006f98 <UART_SetConfig+0x1f8>
 8006f66:	2b80      	cmp	r3, #128	; 0x80
 8006f68:	d00a      	beq.n	8006f80 <UART_SetConfig+0x1e0>
 8006f6a:	2b80      	cmp	r3, #128	; 0x80
 8006f6c:	d814      	bhi.n	8006f98 <UART_SetConfig+0x1f8>
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d002      	beq.n	8006f78 <UART_SetConfig+0x1d8>
 8006f72:	2b40      	cmp	r3, #64	; 0x40
 8006f74:	d008      	beq.n	8006f88 <UART_SetConfig+0x1e8>
 8006f76:	e00f      	b.n	8006f98 <UART_SetConfig+0x1f8>
 8006f78:	2300      	movs	r3, #0
 8006f7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f7e:	e082      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006f80:	2302      	movs	r3, #2
 8006f82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f86:	e07e      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006f88:	2304      	movs	r3, #4
 8006f8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f8e:	e07a      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006f90:	2308      	movs	r3, #8
 8006f92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f96:	e076      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006f98:	2310      	movs	r3, #16
 8006f9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f9e:	e072      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4a35      	ldr	r2, [pc, #212]	; (800707c <UART_SetConfig+0x2dc>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d12a      	bne.n	8007000 <UART_SetConfig+0x260>
 8006faa:	4b30      	ldr	r3, [pc, #192]	; (800706c <UART_SetConfig+0x2cc>)
 8006fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fb0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fb4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006fb8:	d01a      	beq.n	8006ff0 <UART_SetConfig+0x250>
 8006fba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006fbe:	d81b      	bhi.n	8006ff8 <UART_SetConfig+0x258>
 8006fc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006fc4:	d00c      	beq.n	8006fe0 <UART_SetConfig+0x240>
 8006fc6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006fca:	d815      	bhi.n	8006ff8 <UART_SetConfig+0x258>
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d003      	beq.n	8006fd8 <UART_SetConfig+0x238>
 8006fd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fd4:	d008      	beq.n	8006fe8 <UART_SetConfig+0x248>
 8006fd6:	e00f      	b.n	8006ff8 <UART_SetConfig+0x258>
 8006fd8:	2300      	movs	r3, #0
 8006fda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fde:	e052      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006fe0:	2302      	movs	r3, #2
 8006fe2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fe6:	e04e      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006fe8:	2304      	movs	r3, #4
 8006fea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fee:	e04a      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006ff0:	2308      	movs	r3, #8
 8006ff2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ff6:	e046      	b.n	8007086 <UART_SetConfig+0x2e6>
 8006ff8:	2310      	movs	r3, #16
 8006ffa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ffe:	e042      	b.n	8007086 <UART_SetConfig+0x2e6>
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a17      	ldr	r2, [pc, #92]	; (8007064 <UART_SetConfig+0x2c4>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d13a      	bne.n	8007080 <UART_SetConfig+0x2e0>
 800700a:	4b18      	ldr	r3, [pc, #96]	; (800706c <UART_SetConfig+0x2cc>)
 800700c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007010:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007014:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007018:	d01a      	beq.n	8007050 <UART_SetConfig+0x2b0>
 800701a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800701e:	d81b      	bhi.n	8007058 <UART_SetConfig+0x2b8>
 8007020:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007024:	d00c      	beq.n	8007040 <UART_SetConfig+0x2a0>
 8007026:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800702a:	d815      	bhi.n	8007058 <UART_SetConfig+0x2b8>
 800702c:	2b00      	cmp	r3, #0
 800702e:	d003      	beq.n	8007038 <UART_SetConfig+0x298>
 8007030:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007034:	d008      	beq.n	8007048 <UART_SetConfig+0x2a8>
 8007036:	e00f      	b.n	8007058 <UART_SetConfig+0x2b8>
 8007038:	2300      	movs	r3, #0
 800703a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800703e:	e022      	b.n	8007086 <UART_SetConfig+0x2e6>
 8007040:	2302      	movs	r3, #2
 8007042:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007046:	e01e      	b.n	8007086 <UART_SetConfig+0x2e6>
 8007048:	2304      	movs	r3, #4
 800704a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800704e:	e01a      	b.n	8007086 <UART_SetConfig+0x2e6>
 8007050:	2308      	movs	r3, #8
 8007052:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007056:	e016      	b.n	8007086 <UART_SetConfig+0x2e6>
 8007058:	2310      	movs	r3, #16
 800705a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800705e:	e012      	b.n	8007086 <UART_SetConfig+0x2e6>
 8007060:	efff69f3 	.word	0xefff69f3
 8007064:	40008000 	.word	0x40008000
 8007068:	40013800 	.word	0x40013800
 800706c:	40021000 	.word	0x40021000
 8007070:	40004400 	.word	0x40004400
 8007074:	40004800 	.word	0x40004800
 8007078:	40004c00 	.word	0x40004c00
 800707c:	40005000 	.word	0x40005000
 8007080:	2310      	movs	r3, #16
 8007082:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4a9f      	ldr	r2, [pc, #636]	; (8007308 <UART_SetConfig+0x568>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d17a      	bne.n	8007186 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007090:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007094:	2b08      	cmp	r3, #8
 8007096:	d824      	bhi.n	80070e2 <UART_SetConfig+0x342>
 8007098:	a201      	add	r2, pc, #4	; (adr r2, 80070a0 <UART_SetConfig+0x300>)
 800709a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800709e:	bf00      	nop
 80070a0:	080070c5 	.word	0x080070c5
 80070a4:	080070e3 	.word	0x080070e3
 80070a8:	080070cd 	.word	0x080070cd
 80070ac:	080070e3 	.word	0x080070e3
 80070b0:	080070d3 	.word	0x080070d3
 80070b4:	080070e3 	.word	0x080070e3
 80070b8:	080070e3 	.word	0x080070e3
 80070bc:	080070e3 	.word	0x080070e3
 80070c0:	080070db 	.word	0x080070db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070c4:	f7fd faac 	bl	8004620 <HAL_RCC_GetPCLK1Freq>
 80070c8:	61f8      	str	r0, [r7, #28]
        break;
 80070ca:	e010      	b.n	80070ee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80070cc:	4b8f      	ldr	r3, [pc, #572]	; (800730c <UART_SetConfig+0x56c>)
 80070ce:	61fb      	str	r3, [r7, #28]
        break;
 80070d0:	e00d      	b.n	80070ee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070d2:	f7fd fa0d 	bl	80044f0 <HAL_RCC_GetSysClockFreq>
 80070d6:	61f8      	str	r0, [r7, #28]
        break;
 80070d8:	e009      	b.n	80070ee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80070de:	61fb      	str	r3, [r7, #28]
        break;
 80070e0:	e005      	b.n	80070ee <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80070e2:	2300      	movs	r3, #0
 80070e4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80070e6:	2301      	movs	r3, #1
 80070e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80070ec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80070ee:	69fb      	ldr	r3, [r7, #28]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	f000 80fb 	beq.w	80072ec <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	685a      	ldr	r2, [r3, #4]
 80070fa:	4613      	mov	r3, r2
 80070fc:	005b      	lsls	r3, r3, #1
 80070fe:	4413      	add	r3, r2
 8007100:	69fa      	ldr	r2, [r7, #28]
 8007102:	429a      	cmp	r2, r3
 8007104:	d305      	bcc.n	8007112 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	685b      	ldr	r3, [r3, #4]
 800710a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800710c:	69fa      	ldr	r2, [r7, #28]
 800710e:	429a      	cmp	r2, r3
 8007110:	d903      	bls.n	800711a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007112:	2301      	movs	r3, #1
 8007114:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007118:	e0e8      	b.n	80072ec <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800711a:	69fb      	ldr	r3, [r7, #28]
 800711c:	2200      	movs	r2, #0
 800711e:	461c      	mov	r4, r3
 8007120:	4615      	mov	r5, r2
 8007122:	f04f 0200 	mov.w	r2, #0
 8007126:	f04f 0300 	mov.w	r3, #0
 800712a:	022b      	lsls	r3, r5, #8
 800712c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007130:	0222      	lsls	r2, r4, #8
 8007132:	68f9      	ldr	r1, [r7, #12]
 8007134:	6849      	ldr	r1, [r1, #4]
 8007136:	0849      	lsrs	r1, r1, #1
 8007138:	2000      	movs	r0, #0
 800713a:	4688      	mov	r8, r1
 800713c:	4681      	mov	r9, r0
 800713e:	eb12 0a08 	adds.w	sl, r2, r8
 8007142:	eb43 0b09 	adc.w	fp, r3, r9
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	2200      	movs	r2, #0
 800714c:	603b      	str	r3, [r7, #0]
 800714e:	607a      	str	r2, [r7, #4]
 8007150:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007154:	4650      	mov	r0, sl
 8007156:	4659      	mov	r1, fp
 8007158:	f7f9 fd96 	bl	8000c88 <__aeabi_uldivmod>
 800715c:	4602      	mov	r2, r0
 800715e:	460b      	mov	r3, r1
 8007160:	4613      	mov	r3, r2
 8007162:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007164:	69bb      	ldr	r3, [r7, #24]
 8007166:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800716a:	d308      	bcc.n	800717e <UART_SetConfig+0x3de>
 800716c:	69bb      	ldr	r3, [r7, #24]
 800716e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007172:	d204      	bcs.n	800717e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	69ba      	ldr	r2, [r7, #24]
 800717a:	60da      	str	r2, [r3, #12]
 800717c:	e0b6      	b.n	80072ec <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800717e:	2301      	movs	r3, #1
 8007180:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007184:	e0b2      	b.n	80072ec <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	69db      	ldr	r3, [r3, #28]
 800718a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800718e:	d15e      	bne.n	800724e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007190:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007194:	2b08      	cmp	r3, #8
 8007196:	d828      	bhi.n	80071ea <UART_SetConfig+0x44a>
 8007198:	a201      	add	r2, pc, #4	; (adr r2, 80071a0 <UART_SetConfig+0x400>)
 800719a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800719e:	bf00      	nop
 80071a0:	080071c5 	.word	0x080071c5
 80071a4:	080071cd 	.word	0x080071cd
 80071a8:	080071d5 	.word	0x080071d5
 80071ac:	080071eb 	.word	0x080071eb
 80071b0:	080071db 	.word	0x080071db
 80071b4:	080071eb 	.word	0x080071eb
 80071b8:	080071eb 	.word	0x080071eb
 80071bc:	080071eb 	.word	0x080071eb
 80071c0:	080071e3 	.word	0x080071e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80071c4:	f7fd fa2c 	bl	8004620 <HAL_RCC_GetPCLK1Freq>
 80071c8:	61f8      	str	r0, [r7, #28]
        break;
 80071ca:	e014      	b.n	80071f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80071cc:	f7fd fa3e 	bl	800464c <HAL_RCC_GetPCLK2Freq>
 80071d0:	61f8      	str	r0, [r7, #28]
        break;
 80071d2:	e010      	b.n	80071f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80071d4:	4b4d      	ldr	r3, [pc, #308]	; (800730c <UART_SetConfig+0x56c>)
 80071d6:	61fb      	str	r3, [r7, #28]
        break;
 80071d8:	e00d      	b.n	80071f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80071da:	f7fd f989 	bl	80044f0 <HAL_RCC_GetSysClockFreq>
 80071de:	61f8      	str	r0, [r7, #28]
        break;
 80071e0:	e009      	b.n	80071f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80071e6:	61fb      	str	r3, [r7, #28]
        break;
 80071e8:	e005      	b.n	80071f6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80071ea:	2300      	movs	r3, #0
 80071ec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80071ee:	2301      	movs	r3, #1
 80071f0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80071f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80071f6:	69fb      	ldr	r3, [r7, #28]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d077      	beq.n	80072ec <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80071fc:	69fb      	ldr	r3, [r7, #28]
 80071fe:	005a      	lsls	r2, r3, #1
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	685b      	ldr	r3, [r3, #4]
 8007204:	085b      	lsrs	r3, r3, #1
 8007206:	441a      	add	r2, r3
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	685b      	ldr	r3, [r3, #4]
 800720c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007210:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007212:	69bb      	ldr	r3, [r7, #24]
 8007214:	2b0f      	cmp	r3, #15
 8007216:	d916      	bls.n	8007246 <UART_SetConfig+0x4a6>
 8007218:	69bb      	ldr	r3, [r7, #24]
 800721a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800721e:	d212      	bcs.n	8007246 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007220:	69bb      	ldr	r3, [r7, #24]
 8007222:	b29b      	uxth	r3, r3
 8007224:	f023 030f 	bic.w	r3, r3, #15
 8007228:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800722a:	69bb      	ldr	r3, [r7, #24]
 800722c:	085b      	lsrs	r3, r3, #1
 800722e:	b29b      	uxth	r3, r3
 8007230:	f003 0307 	and.w	r3, r3, #7
 8007234:	b29a      	uxth	r2, r3
 8007236:	8afb      	ldrh	r3, [r7, #22]
 8007238:	4313      	orrs	r3, r2
 800723a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	8afa      	ldrh	r2, [r7, #22]
 8007242:	60da      	str	r2, [r3, #12]
 8007244:	e052      	b.n	80072ec <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007246:	2301      	movs	r3, #1
 8007248:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800724c:	e04e      	b.n	80072ec <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800724e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007252:	2b08      	cmp	r3, #8
 8007254:	d827      	bhi.n	80072a6 <UART_SetConfig+0x506>
 8007256:	a201      	add	r2, pc, #4	; (adr r2, 800725c <UART_SetConfig+0x4bc>)
 8007258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800725c:	08007281 	.word	0x08007281
 8007260:	08007289 	.word	0x08007289
 8007264:	08007291 	.word	0x08007291
 8007268:	080072a7 	.word	0x080072a7
 800726c:	08007297 	.word	0x08007297
 8007270:	080072a7 	.word	0x080072a7
 8007274:	080072a7 	.word	0x080072a7
 8007278:	080072a7 	.word	0x080072a7
 800727c:	0800729f 	.word	0x0800729f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007280:	f7fd f9ce 	bl	8004620 <HAL_RCC_GetPCLK1Freq>
 8007284:	61f8      	str	r0, [r7, #28]
        break;
 8007286:	e014      	b.n	80072b2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007288:	f7fd f9e0 	bl	800464c <HAL_RCC_GetPCLK2Freq>
 800728c:	61f8      	str	r0, [r7, #28]
        break;
 800728e:	e010      	b.n	80072b2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007290:	4b1e      	ldr	r3, [pc, #120]	; (800730c <UART_SetConfig+0x56c>)
 8007292:	61fb      	str	r3, [r7, #28]
        break;
 8007294:	e00d      	b.n	80072b2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007296:	f7fd f92b 	bl	80044f0 <HAL_RCC_GetSysClockFreq>
 800729a:	61f8      	str	r0, [r7, #28]
        break;
 800729c:	e009      	b.n	80072b2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800729e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80072a2:	61fb      	str	r3, [r7, #28]
        break;
 80072a4:	e005      	b.n	80072b2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80072a6:	2300      	movs	r3, #0
 80072a8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80072aa:	2301      	movs	r3, #1
 80072ac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80072b0:	bf00      	nop
    }

    if (pclk != 0U)
 80072b2:	69fb      	ldr	r3, [r7, #28]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d019      	beq.n	80072ec <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	685b      	ldr	r3, [r3, #4]
 80072bc:	085a      	lsrs	r2, r3, #1
 80072be:	69fb      	ldr	r3, [r7, #28]
 80072c0:	441a      	add	r2, r3
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80072ca:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80072cc:	69bb      	ldr	r3, [r7, #24]
 80072ce:	2b0f      	cmp	r3, #15
 80072d0:	d909      	bls.n	80072e6 <UART_SetConfig+0x546>
 80072d2:	69bb      	ldr	r3, [r7, #24]
 80072d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072d8:	d205      	bcs.n	80072e6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80072da:	69bb      	ldr	r3, [r7, #24]
 80072dc:	b29a      	uxth	r2, r3
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	60da      	str	r2, [r3, #12]
 80072e4:	e002      	b.n	80072ec <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80072e6:	2301      	movs	r3, #1
 80072e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	2200      	movs	r2, #0
 80072f0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	2200      	movs	r2, #0
 80072f6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80072f8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	3728      	adds	r7, #40	; 0x28
 8007300:	46bd      	mov	sp, r7
 8007302:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007306:	bf00      	nop
 8007308:	40008000 	.word	0x40008000
 800730c:	00f42400 	.word	0x00f42400

08007310 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007310:	b480      	push	{r7}
 8007312:	b083      	sub	sp, #12
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800731c:	f003 0308 	and.w	r3, r3, #8
 8007320:	2b00      	cmp	r3, #0
 8007322:	d00a      	beq.n	800733a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	685b      	ldr	r3, [r3, #4]
 800732a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	430a      	orrs	r2, r1
 8007338:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800733e:	f003 0301 	and.w	r3, r3, #1
 8007342:	2b00      	cmp	r3, #0
 8007344:	d00a      	beq.n	800735c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	685b      	ldr	r3, [r3, #4]
 800734c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	430a      	orrs	r2, r1
 800735a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007360:	f003 0302 	and.w	r3, r3, #2
 8007364:	2b00      	cmp	r3, #0
 8007366:	d00a      	beq.n	800737e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	430a      	orrs	r2, r1
 800737c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007382:	f003 0304 	and.w	r3, r3, #4
 8007386:	2b00      	cmp	r3, #0
 8007388:	d00a      	beq.n	80073a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	430a      	orrs	r2, r1
 800739e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073a4:	f003 0310 	and.w	r3, r3, #16
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d00a      	beq.n	80073c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	689b      	ldr	r3, [r3, #8]
 80073b2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	430a      	orrs	r2, r1
 80073c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c6:	f003 0320 	and.w	r3, r3, #32
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d00a      	beq.n	80073e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	689b      	ldr	r3, [r3, #8]
 80073d4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	430a      	orrs	r2, r1
 80073e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d01a      	beq.n	8007426 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	685b      	ldr	r3, [r3, #4]
 80073f6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	430a      	orrs	r2, r1
 8007404:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800740a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800740e:	d10a      	bne.n	8007426 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	430a      	orrs	r2, r1
 8007424:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800742a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800742e:	2b00      	cmp	r3, #0
 8007430:	d00a      	beq.n	8007448 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	685b      	ldr	r3, [r3, #4]
 8007438:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	430a      	orrs	r2, r1
 8007446:	605a      	str	r2, [r3, #4]
  }
}
 8007448:	bf00      	nop
 800744a:	370c      	adds	r7, #12
 800744c:	46bd      	mov	sp, r7
 800744e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007452:	4770      	bx	lr

08007454 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b098      	sub	sp, #96	; 0x60
 8007458:	af02      	add	r7, sp, #8
 800745a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2200      	movs	r2, #0
 8007460:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007464:	f7fa feda 	bl	800221c <HAL_GetTick>
 8007468:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f003 0308 	and.w	r3, r3, #8
 8007474:	2b08      	cmp	r3, #8
 8007476:	d12e      	bne.n	80074d6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007478:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800747c:	9300      	str	r3, [sp, #0]
 800747e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007480:	2200      	movs	r2, #0
 8007482:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007486:	6878      	ldr	r0, [r7, #4]
 8007488:	f000 f88c 	bl	80075a4 <UART_WaitOnFlagUntilTimeout>
 800748c:	4603      	mov	r3, r0
 800748e:	2b00      	cmp	r3, #0
 8007490:	d021      	beq.n	80074d6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007498:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800749a:	e853 3f00 	ldrex	r3, [r3]
 800749e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80074a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80074a6:	653b      	str	r3, [r7, #80]	; 0x50
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	461a      	mov	r2, r3
 80074ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074b0:	647b      	str	r3, [r7, #68]	; 0x44
 80074b2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80074b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80074b8:	e841 2300 	strex	r3, r2, [r1]
 80074bc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80074be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d1e6      	bne.n	8007492 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2220      	movs	r2, #32
 80074c8:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074d2:	2303      	movs	r3, #3
 80074d4:	e062      	b.n	800759c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f003 0304 	and.w	r3, r3, #4
 80074e0:	2b04      	cmp	r3, #4
 80074e2:	d149      	bne.n	8007578 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074e4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80074e8:	9300      	str	r3, [sp, #0]
 80074ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80074ec:	2200      	movs	r2, #0
 80074ee:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f000 f856 	bl	80075a4 <UART_WaitOnFlagUntilTimeout>
 80074f8:	4603      	mov	r3, r0
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d03c      	beq.n	8007578 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007506:	e853 3f00 	ldrex	r3, [r3]
 800750a:	623b      	str	r3, [r7, #32]
   return(result);
 800750c:	6a3b      	ldr	r3, [r7, #32]
 800750e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007512:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	461a      	mov	r2, r3
 800751a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800751c:	633b      	str	r3, [r7, #48]	; 0x30
 800751e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007520:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007522:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007524:	e841 2300 	strex	r3, r2, [r1]
 8007528:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800752a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800752c:	2b00      	cmp	r3, #0
 800752e:	d1e6      	bne.n	80074fe <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	3308      	adds	r3, #8
 8007536:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007538:	693b      	ldr	r3, [r7, #16]
 800753a:	e853 3f00 	ldrex	r3, [r3]
 800753e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	f023 0301 	bic.w	r3, r3, #1
 8007546:	64bb      	str	r3, [r7, #72]	; 0x48
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	3308      	adds	r3, #8
 800754e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007550:	61fa      	str	r2, [r7, #28]
 8007552:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007554:	69b9      	ldr	r1, [r7, #24]
 8007556:	69fa      	ldr	r2, [r7, #28]
 8007558:	e841 2300 	strex	r3, r2, [r1]
 800755c:	617b      	str	r3, [r7, #20]
   return(result);
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d1e5      	bne.n	8007530 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2220      	movs	r2, #32
 8007568:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2200      	movs	r2, #0
 8007570:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007574:	2303      	movs	r3, #3
 8007576:	e011      	b.n	800759c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2220      	movs	r2, #32
 800757c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2220      	movs	r2, #32
 8007582:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2200      	movs	r2, #0
 800758a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2200      	movs	r2, #0
 8007590:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2200      	movs	r2, #0
 8007596:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800759a:	2300      	movs	r3, #0
}
 800759c:	4618      	mov	r0, r3
 800759e:	3758      	adds	r7, #88	; 0x58
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}

080075a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b084      	sub	sp, #16
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	60f8      	str	r0, [r7, #12]
 80075ac:	60b9      	str	r1, [r7, #8]
 80075ae:	603b      	str	r3, [r7, #0]
 80075b0:	4613      	mov	r3, r2
 80075b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075b4:	e049      	b.n	800764a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075b6:	69bb      	ldr	r3, [r7, #24]
 80075b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075bc:	d045      	beq.n	800764a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075be:	f7fa fe2d 	bl	800221c <HAL_GetTick>
 80075c2:	4602      	mov	r2, r0
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	1ad3      	subs	r3, r2, r3
 80075c8:	69ba      	ldr	r2, [r7, #24]
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d302      	bcc.n	80075d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80075ce:	69bb      	ldr	r3, [r7, #24]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d101      	bne.n	80075d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80075d4:	2303      	movs	r3, #3
 80075d6:	e048      	b.n	800766a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f003 0304 	and.w	r3, r3, #4
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d031      	beq.n	800764a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	69db      	ldr	r3, [r3, #28]
 80075ec:	f003 0308 	and.w	r3, r3, #8
 80075f0:	2b08      	cmp	r3, #8
 80075f2:	d110      	bne.n	8007616 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	2208      	movs	r2, #8
 80075fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80075fc:	68f8      	ldr	r0, [r7, #12]
 80075fe:	f000 f8ff 	bl	8007800 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	2208      	movs	r2, #8
 8007606:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	2200      	movs	r2, #0
 800760e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8007612:	2301      	movs	r3, #1
 8007614:	e029      	b.n	800766a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	69db      	ldr	r3, [r3, #28]
 800761c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007620:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007624:	d111      	bne.n	800764a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800762e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007630:	68f8      	ldr	r0, [r7, #12]
 8007632:	f000 f8e5 	bl	8007800 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	2220      	movs	r2, #32
 800763a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2200      	movs	r2, #0
 8007642:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007646:	2303      	movs	r3, #3
 8007648:	e00f      	b.n	800766a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	69da      	ldr	r2, [r3, #28]
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	4013      	ands	r3, r2
 8007654:	68ba      	ldr	r2, [r7, #8]
 8007656:	429a      	cmp	r2, r3
 8007658:	bf0c      	ite	eq
 800765a:	2301      	moveq	r3, #1
 800765c:	2300      	movne	r3, #0
 800765e:	b2db      	uxtb	r3, r3
 8007660:	461a      	mov	r2, r3
 8007662:	79fb      	ldrb	r3, [r7, #7]
 8007664:	429a      	cmp	r2, r3
 8007666:	d0a6      	beq.n	80075b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007668:	2300      	movs	r3, #0
}
 800766a:	4618      	mov	r0, r3
 800766c:	3710      	adds	r7, #16
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}
	...

08007674 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007674:	b480      	push	{r7}
 8007676:	b097      	sub	sp, #92	; 0x5c
 8007678:	af00      	add	r7, sp, #0
 800767a:	60f8      	str	r0, [r7, #12]
 800767c:	60b9      	str	r1, [r7, #8]
 800767e:	4613      	mov	r3, r2
 8007680:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	68ba      	ldr	r2, [r7, #8]
 8007686:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	88fa      	ldrh	r2, [r7, #6]
 800768c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	88fa      	ldrh	r2, [r7, #6]
 8007694:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2200      	movs	r2, #0
 800769c:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076a6:	d10e      	bne.n	80076c6 <UART_Start_Receive_IT+0x52>
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	691b      	ldr	r3, [r3, #16]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d105      	bne.n	80076bc <UART_Start_Receive_IT+0x48>
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80076b6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80076ba:	e02d      	b.n	8007718 <UART_Start_Receive_IT+0xa4>
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	22ff      	movs	r2, #255	; 0xff
 80076c0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80076c4:	e028      	b.n	8007718 <UART_Start_Receive_IT+0xa4>
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	689b      	ldr	r3, [r3, #8]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d10d      	bne.n	80076ea <UART_Start_Receive_IT+0x76>
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	691b      	ldr	r3, [r3, #16]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d104      	bne.n	80076e0 <UART_Start_Receive_IT+0x6c>
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	22ff      	movs	r2, #255	; 0xff
 80076da:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80076de:	e01b      	b.n	8007718 <UART_Start_Receive_IT+0xa4>
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	227f      	movs	r2, #127	; 0x7f
 80076e4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80076e8:	e016      	b.n	8007718 <UART_Start_Receive_IT+0xa4>
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	689b      	ldr	r3, [r3, #8]
 80076ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80076f2:	d10d      	bne.n	8007710 <UART_Start_Receive_IT+0x9c>
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	691b      	ldr	r3, [r3, #16]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d104      	bne.n	8007706 <UART_Start_Receive_IT+0x92>
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	227f      	movs	r2, #127	; 0x7f
 8007700:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007704:	e008      	b.n	8007718 <UART_Start_Receive_IT+0xa4>
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	223f      	movs	r2, #63	; 0x3f
 800770a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800770e:	e003      	b.n	8007718 <UART_Start_Receive_IT+0xa4>
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	2200      	movs	r2, #0
 8007714:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	2200      	movs	r2, #0
 800771c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	2222      	movs	r2, #34	; 0x22
 8007724:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	3308      	adds	r3, #8
 800772e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007730:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007732:	e853 3f00 	ldrex	r3, [r3]
 8007736:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800773a:	f043 0301 	orr.w	r3, r3, #1
 800773e:	657b      	str	r3, [r7, #84]	; 0x54
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	3308      	adds	r3, #8
 8007746:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007748:	64ba      	str	r2, [r7, #72]	; 0x48
 800774a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800774e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007750:	e841 2300 	strex	r3, r2, [r1]
 8007754:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007756:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007758:	2b00      	cmp	r3, #0
 800775a:	d1e5      	bne.n	8007728 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	689b      	ldr	r3, [r3, #8]
 8007760:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007764:	d107      	bne.n	8007776 <UART_Start_Receive_IT+0x102>
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	691b      	ldr	r3, [r3, #16]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d103      	bne.n	8007776 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	4a21      	ldr	r2, [pc, #132]	; (80077f8 <UART_Start_Receive_IT+0x184>)
 8007772:	669a      	str	r2, [r3, #104]	; 0x68
 8007774:	e002      	b.n	800777c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	4a20      	ldr	r2, [pc, #128]	; (80077fc <UART_Start_Receive_IT+0x188>)
 800777a:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	691b      	ldr	r3, [r3, #16]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d019      	beq.n	80077b8 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800778a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800778c:	e853 3f00 	ldrex	r3, [r3]
 8007790:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007794:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8007798:	64fb      	str	r3, [r7, #76]	; 0x4c
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	461a      	mov	r2, r3
 80077a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077a2:	637b      	str	r3, [r7, #52]	; 0x34
 80077a4:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80077a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80077aa:	e841 2300 	strex	r3, r2, [r1]
 80077ae:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80077b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d1e6      	bne.n	8007784 <UART_Start_Receive_IT+0x110>
 80077b6:	e018      	b.n	80077ea <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	e853 3f00 	ldrex	r3, [r3]
 80077c4:	613b      	str	r3, [r7, #16]
   return(result);
 80077c6:	693b      	ldr	r3, [r7, #16]
 80077c8:	f043 0320 	orr.w	r3, r3, #32
 80077cc:	653b      	str	r3, [r7, #80]	; 0x50
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	461a      	mov	r2, r3
 80077d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80077d6:	623b      	str	r3, [r7, #32]
 80077d8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077da:	69f9      	ldr	r1, [r7, #28]
 80077dc:	6a3a      	ldr	r2, [r7, #32]
 80077de:	e841 2300 	strex	r3, r2, [r1]
 80077e2:	61bb      	str	r3, [r7, #24]
   return(result);
 80077e4:	69bb      	ldr	r3, [r7, #24]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d1e6      	bne.n	80077b8 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80077ea:	2300      	movs	r3, #0
}
 80077ec:	4618      	mov	r0, r3
 80077ee:	375c      	adds	r7, #92	; 0x5c
 80077f0:	46bd      	mov	sp, r7
 80077f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f6:	4770      	bx	lr
 80077f8:	08007b05 	.word	0x08007b05
 80077fc:	08007949 	.word	0x08007949

08007800 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007800:	b480      	push	{r7}
 8007802:	b095      	sub	sp, #84	; 0x54
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800780e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007810:	e853 3f00 	ldrex	r3, [r3]
 8007814:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007818:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800781c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	461a      	mov	r2, r3
 8007824:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007826:	643b      	str	r3, [r7, #64]	; 0x40
 8007828:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800782a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800782c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800782e:	e841 2300 	strex	r3, r2, [r1]
 8007832:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007836:	2b00      	cmp	r3, #0
 8007838:	d1e6      	bne.n	8007808 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	3308      	adds	r3, #8
 8007840:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007842:	6a3b      	ldr	r3, [r7, #32]
 8007844:	e853 3f00 	ldrex	r3, [r3]
 8007848:	61fb      	str	r3, [r7, #28]
   return(result);
 800784a:	69fb      	ldr	r3, [r7, #28]
 800784c:	f023 0301 	bic.w	r3, r3, #1
 8007850:	64bb      	str	r3, [r7, #72]	; 0x48
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	3308      	adds	r3, #8
 8007858:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800785a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800785c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800785e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007860:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007862:	e841 2300 	strex	r3, r2, [r1]
 8007866:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800786a:	2b00      	cmp	r3, #0
 800786c:	d1e5      	bne.n	800783a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007872:	2b01      	cmp	r3, #1
 8007874:	d118      	bne.n	80078a8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	e853 3f00 	ldrex	r3, [r3]
 8007882:	60bb      	str	r3, [r7, #8]
   return(result);
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	f023 0310 	bic.w	r3, r3, #16
 800788a:	647b      	str	r3, [r7, #68]	; 0x44
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	461a      	mov	r2, r3
 8007892:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007894:	61bb      	str	r3, [r7, #24]
 8007896:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007898:	6979      	ldr	r1, [r7, #20]
 800789a:	69ba      	ldr	r2, [r7, #24]
 800789c:	e841 2300 	strex	r3, r2, [r1]
 80078a0:	613b      	str	r3, [r7, #16]
   return(result);
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d1e6      	bne.n	8007876 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2220      	movs	r2, #32
 80078ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2200      	movs	r2, #0
 80078b4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2200      	movs	r2, #0
 80078ba:	669a      	str	r2, [r3, #104]	; 0x68
}
 80078bc:	bf00      	nop
 80078be:	3754      	adds	r7, #84	; 0x54
 80078c0:	46bd      	mov	sp, r7
 80078c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c6:	4770      	bx	lr

080078c8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b084      	sub	sp, #16
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078d4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2200      	movs	r2, #0
 80078da:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	2200      	movs	r2, #0
 80078e2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80078e6:	68f8      	ldr	r0, [r7, #12]
 80078e8:	f7ff fa44 	bl	8006d74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078ec:	bf00      	nop
 80078ee:	3710      	adds	r7, #16
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}

080078f4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b088      	sub	sp, #32
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	e853 3f00 	ldrex	r3, [r3]
 8007908:	60bb      	str	r3, [r7, #8]
   return(result);
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007910:	61fb      	str	r3, [r7, #28]
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	461a      	mov	r2, r3
 8007918:	69fb      	ldr	r3, [r7, #28]
 800791a:	61bb      	str	r3, [r7, #24]
 800791c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800791e:	6979      	ldr	r1, [r7, #20]
 8007920:	69ba      	ldr	r2, [r7, #24]
 8007922:	e841 2300 	strex	r3, r2, [r1]
 8007926:	613b      	str	r3, [r7, #16]
   return(result);
 8007928:	693b      	ldr	r3, [r7, #16]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d1e6      	bne.n	80078fc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2220      	movs	r2, #32
 8007932:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2200      	movs	r2, #0
 8007938:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800793a:	6878      	ldr	r0, [r7, #4]
 800793c:	f7ff fa06 	bl	8006d4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007940:	bf00      	nop
 8007942:	3720      	adds	r7, #32
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}

08007948 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b09c      	sub	sp, #112	; 0x70
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007956:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007960:	2b22      	cmp	r3, #34	; 0x22
 8007962:	f040 80be 	bne.w	8007ae2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800796c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007970:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8007974:	b2d9      	uxtb	r1, r3
 8007976:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800797a:	b2da      	uxtb	r2, r3
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007980:	400a      	ands	r2, r1
 8007982:	b2d2      	uxtb	r2, r2
 8007984:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800798a:	1c5a      	adds	r2, r3, #1
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007996:	b29b      	uxth	r3, r3
 8007998:	3b01      	subs	r3, #1
 800799a:	b29a      	uxth	r2, r3
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80079a8:	b29b      	uxth	r3, r3
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	f040 80a3 	bne.w	8007af6 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079b8:	e853 3f00 	ldrex	r3, [r3]
 80079bc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80079be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80079c0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80079c4:	66bb      	str	r3, [r7, #104]	; 0x68
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	461a      	mov	r2, r3
 80079cc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80079ce:	65bb      	str	r3, [r7, #88]	; 0x58
 80079d0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80079d4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80079d6:	e841 2300 	strex	r3, r2, [r1]
 80079da:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80079dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d1e6      	bne.n	80079b0 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	3308      	adds	r3, #8
 80079e8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079ec:	e853 3f00 	ldrex	r3, [r3]
 80079f0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80079f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079f4:	f023 0301 	bic.w	r3, r3, #1
 80079f8:	667b      	str	r3, [r7, #100]	; 0x64
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	3308      	adds	r3, #8
 8007a00:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007a02:	647a      	str	r2, [r7, #68]	; 0x44
 8007a04:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a06:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007a08:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007a0a:	e841 2300 	strex	r3, r2, [r1]
 8007a0e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007a10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d1e5      	bne.n	80079e2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2220      	movs	r2, #32
 8007a1a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2200      	movs	r2, #0
 8007a22:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2200      	movs	r2, #0
 8007a28:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	4a34      	ldr	r2, [pc, #208]	; (8007b00 <UART_RxISR_8BIT+0x1b8>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d01f      	beq.n	8007a74 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d018      	beq.n	8007a74 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a4a:	e853 3f00 	ldrex	r3, [r3]
 8007a4e:	623b      	str	r3, [r7, #32]
   return(result);
 8007a50:	6a3b      	ldr	r3, [r7, #32]
 8007a52:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007a56:	663b      	str	r3, [r7, #96]	; 0x60
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	461a      	mov	r2, r3
 8007a5e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007a60:	633b      	str	r3, [r7, #48]	; 0x30
 8007a62:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a64:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007a66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a68:	e841 2300 	strex	r3, r2, [r1]
 8007a6c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d1e6      	bne.n	8007a42 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a78:	2b01      	cmp	r3, #1
 8007a7a:	d12e      	bne.n	8007ada <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a88:	693b      	ldr	r3, [r7, #16]
 8007a8a:	e853 3f00 	ldrex	r3, [r3]
 8007a8e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	f023 0310 	bic.w	r3, r3, #16
 8007a96:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	461a      	mov	r2, r3
 8007a9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007aa0:	61fb      	str	r3, [r7, #28]
 8007aa2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aa4:	69b9      	ldr	r1, [r7, #24]
 8007aa6:	69fa      	ldr	r2, [r7, #28]
 8007aa8:	e841 2300 	strex	r3, r2, [r1]
 8007aac:	617b      	str	r3, [r7, #20]
   return(result);
 8007aae:	697b      	ldr	r3, [r7, #20]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d1e6      	bne.n	8007a82 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	69db      	ldr	r3, [r3, #28]
 8007aba:	f003 0310 	and.w	r3, r3, #16
 8007abe:	2b10      	cmp	r3, #16
 8007ac0:	d103      	bne.n	8007aca <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	2210      	movs	r2, #16
 8007ac8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007ad0:	4619      	mov	r1, r3
 8007ad2:	6878      	ldr	r0, [r7, #4]
 8007ad4:	f7ff f958 	bl	8006d88 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007ad8:	e00d      	b.n	8007af6 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8007ada:	6878      	ldr	r0, [r7, #4]
 8007adc:	f7ff f940 	bl	8006d60 <HAL_UART_RxCpltCallback>
}
 8007ae0:	e009      	b.n	8007af6 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	8b1b      	ldrh	r3, [r3, #24]
 8007ae8:	b29a      	uxth	r2, r3
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f042 0208 	orr.w	r2, r2, #8
 8007af2:	b292      	uxth	r2, r2
 8007af4:	831a      	strh	r2, [r3, #24]
}
 8007af6:	bf00      	nop
 8007af8:	3770      	adds	r7, #112	; 0x70
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}
 8007afe:	bf00      	nop
 8007b00:	40008000 	.word	0x40008000

08007b04 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b09c      	sub	sp, #112	; 0x70
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007b12:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b1c:	2b22      	cmp	r3, #34	; 0x22
 8007b1e:	f040 80be 	bne.w	8007c9e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007b28:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b30:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007b32:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8007b36:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8007b3a:	4013      	ands	r3, r2
 8007b3c:	b29a      	uxth	r2, r3
 8007b3e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007b40:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b46:	1c9a      	adds	r2, r3, #2
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007b52:	b29b      	uxth	r3, r3
 8007b54:	3b01      	subs	r3, #1
 8007b56:	b29a      	uxth	r2, r3
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007b64:	b29b      	uxth	r3, r3
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	f040 80a3 	bne.w	8007cb2 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b74:	e853 3f00 	ldrex	r3, [r3]
 8007b78:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007b7a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b7c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b80:	667b      	str	r3, [r7, #100]	; 0x64
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	461a      	mov	r2, r3
 8007b88:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b8a:	657b      	str	r3, [r7, #84]	; 0x54
 8007b8c:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007b90:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007b92:	e841 2300 	strex	r3, r2, [r1]
 8007b96:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007b98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d1e6      	bne.n	8007b6c <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	3308      	adds	r3, #8
 8007ba4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ba8:	e853 3f00 	ldrex	r3, [r3]
 8007bac:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007bae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bb0:	f023 0301 	bic.w	r3, r3, #1
 8007bb4:	663b      	str	r3, [r7, #96]	; 0x60
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	3308      	adds	r3, #8
 8007bbc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007bbe:	643a      	str	r2, [r7, #64]	; 0x40
 8007bc0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007bc4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007bc6:	e841 2300 	strex	r3, r2, [r1]
 8007bca:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007bcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d1e5      	bne.n	8007b9e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2220      	movs	r2, #32
 8007bd6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2200      	movs	r2, #0
 8007be4:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a34      	ldr	r2, [pc, #208]	; (8007cbc <UART_RxISR_16BIT+0x1b8>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d01f      	beq.n	8007c30 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d018      	beq.n	8007c30 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c04:	6a3b      	ldr	r3, [r7, #32]
 8007c06:	e853 3f00 	ldrex	r3, [r3]
 8007c0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c0c:	69fb      	ldr	r3, [r7, #28]
 8007c0e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007c12:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	461a      	mov	r2, r3
 8007c1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c1e:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007c22:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007c24:	e841 2300 	strex	r3, r2, [r1]
 8007c28:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d1e6      	bne.n	8007bfe <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c34:	2b01      	cmp	r3, #1
 8007c36:	d12e      	bne.n	8007c96 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	e853 3f00 	ldrex	r3, [r3]
 8007c4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	f023 0310 	bic.w	r3, r3, #16
 8007c52:	65bb      	str	r3, [r7, #88]	; 0x58
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	461a      	mov	r2, r3
 8007c5a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007c5c:	61bb      	str	r3, [r7, #24]
 8007c5e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c60:	6979      	ldr	r1, [r7, #20]
 8007c62:	69ba      	ldr	r2, [r7, #24]
 8007c64:	e841 2300 	strex	r3, r2, [r1]
 8007c68:	613b      	str	r3, [r7, #16]
   return(result);
 8007c6a:	693b      	ldr	r3, [r7, #16]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d1e6      	bne.n	8007c3e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	69db      	ldr	r3, [r3, #28]
 8007c76:	f003 0310 	and.w	r3, r3, #16
 8007c7a:	2b10      	cmp	r3, #16
 8007c7c:	d103      	bne.n	8007c86 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	2210      	movs	r2, #16
 8007c84:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007c8c:	4619      	mov	r1, r3
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f7ff f87a 	bl	8006d88 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007c94:	e00d      	b.n	8007cb2 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f7ff f862 	bl	8006d60 <HAL_UART_RxCpltCallback>
}
 8007c9c:	e009      	b.n	8007cb2 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	8b1b      	ldrh	r3, [r3, #24]
 8007ca4:	b29a      	uxth	r2, r3
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f042 0208 	orr.w	r2, r2, #8
 8007cae:	b292      	uxth	r2, r2
 8007cb0:	831a      	strh	r2, [r3, #24]
}
 8007cb2:	bf00      	nop
 8007cb4:	3770      	adds	r7, #112	; 0x70
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}
 8007cba:	bf00      	nop
 8007cbc:	40008000 	.word	0x40008000

08007cc0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b083      	sub	sp, #12
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007cc8:	bf00      	nop
 8007cca:	370c      	adds	r7, #12
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd2:	4770      	bx	lr

08007cd4 <__NVIC_SetPriority>:
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	b083      	sub	sp, #12
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	4603      	mov	r3, r0
 8007cdc:	6039      	str	r1, [r7, #0]
 8007cde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007ce0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	db0a      	blt.n	8007cfe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	b2da      	uxtb	r2, r3
 8007cec:	490c      	ldr	r1, [pc, #48]	; (8007d20 <__NVIC_SetPriority+0x4c>)
 8007cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007cf2:	0112      	lsls	r2, r2, #4
 8007cf4:	b2d2      	uxtb	r2, r2
 8007cf6:	440b      	add	r3, r1
 8007cf8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007cfc:	e00a      	b.n	8007d14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	b2da      	uxtb	r2, r3
 8007d02:	4908      	ldr	r1, [pc, #32]	; (8007d24 <__NVIC_SetPriority+0x50>)
 8007d04:	79fb      	ldrb	r3, [r7, #7]
 8007d06:	f003 030f 	and.w	r3, r3, #15
 8007d0a:	3b04      	subs	r3, #4
 8007d0c:	0112      	lsls	r2, r2, #4
 8007d0e:	b2d2      	uxtb	r2, r2
 8007d10:	440b      	add	r3, r1
 8007d12:	761a      	strb	r2, [r3, #24]
}
 8007d14:	bf00      	nop
 8007d16:	370c      	adds	r7, #12
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1e:	4770      	bx	lr
 8007d20:	e000e100 	.word	0xe000e100
 8007d24:	e000ed00 	.word	0xe000ed00

08007d28 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007d2c:	4b05      	ldr	r3, [pc, #20]	; (8007d44 <SysTick_Handler+0x1c>)
 8007d2e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007d30:	f001 fe70 	bl	8009a14 <xTaskGetSchedulerState>
 8007d34:	4603      	mov	r3, r0
 8007d36:	2b01      	cmp	r3, #1
 8007d38:	d001      	beq.n	8007d3e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007d3a:	f002 fc55 	bl	800a5e8 <xPortSysTickHandler>
  }
}
 8007d3e:	bf00      	nop
 8007d40:	bd80      	pop	{r7, pc}
 8007d42:	bf00      	nop
 8007d44:	e000e010 	.word	0xe000e010

08007d48 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007d4c:	2100      	movs	r1, #0
 8007d4e:	f06f 0004 	mvn.w	r0, #4
 8007d52:	f7ff ffbf 	bl	8007cd4 <__NVIC_SetPriority>
#endif
}
 8007d56:	bf00      	nop
 8007d58:	bd80      	pop	{r7, pc}
	...

08007d5c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007d5c:	b480      	push	{r7}
 8007d5e:	b083      	sub	sp, #12
 8007d60:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d62:	f3ef 8305 	mrs	r3, IPSR
 8007d66:	603b      	str	r3, [r7, #0]
  return(result);
 8007d68:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d003      	beq.n	8007d76 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007d6e:	f06f 0305 	mvn.w	r3, #5
 8007d72:	607b      	str	r3, [r7, #4]
 8007d74:	e00c      	b.n	8007d90 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007d76:	4b0a      	ldr	r3, [pc, #40]	; (8007da0 <osKernelInitialize+0x44>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d105      	bne.n	8007d8a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007d7e:	4b08      	ldr	r3, [pc, #32]	; (8007da0 <osKernelInitialize+0x44>)
 8007d80:	2201      	movs	r2, #1
 8007d82:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007d84:	2300      	movs	r3, #0
 8007d86:	607b      	str	r3, [r7, #4]
 8007d88:	e002      	b.n	8007d90 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8007d8e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007d90:	687b      	ldr	r3, [r7, #4]
}
 8007d92:	4618      	mov	r0, r3
 8007d94:	370c      	adds	r7, #12
 8007d96:	46bd      	mov	sp, r7
 8007d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9c:	4770      	bx	lr
 8007d9e:	bf00      	nop
 8007da0:	200004d8 	.word	0x200004d8

08007da4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b082      	sub	sp, #8
 8007da8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007daa:	f3ef 8305 	mrs	r3, IPSR
 8007dae:	603b      	str	r3, [r7, #0]
  return(result);
 8007db0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d003      	beq.n	8007dbe <osKernelStart+0x1a>
    stat = osErrorISR;
 8007db6:	f06f 0305 	mvn.w	r3, #5
 8007dba:	607b      	str	r3, [r7, #4]
 8007dbc:	e010      	b.n	8007de0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007dbe:	4b0b      	ldr	r3, [pc, #44]	; (8007dec <osKernelStart+0x48>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	2b01      	cmp	r3, #1
 8007dc4:	d109      	bne.n	8007dda <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007dc6:	f7ff ffbf 	bl	8007d48 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007dca:	4b08      	ldr	r3, [pc, #32]	; (8007dec <osKernelStart+0x48>)
 8007dcc:	2202      	movs	r2, #2
 8007dce:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007dd0:	f001 f9c4 	bl	800915c <vTaskStartScheduler>
      stat = osOK;
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	607b      	str	r3, [r7, #4]
 8007dd8:	e002      	b.n	8007de0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007dda:	f04f 33ff 	mov.w	r3, #4294967295
 8007dde:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007de0:	687b      	ldr	r3, [r7, #4]
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3708      	adds	r7, #8
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}
 8007dea:	bf00      	nop
 8007dec:	200004d8 	.word	0x200004d8

08007df0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b08e      	sub	sp, #56	; 0x38
 8007df4:	af04      	add	r7, sp, #16
 8007df6:	60f8      	str	r0, [r7, #12]
 8007df8:	60b9      	str	r1, [r7, #8]
 8007dfa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e00:	f3ef 8305 	mrs	r3, IPSR
 8007e04:	617b      	str	r3, [r7, #20]
  return(result);
 8007e06:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d17e      	bne.n	8007f0a <osThreadNew+0x11a>
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d07b      	beq.n	8007f0a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007e12:	2380      	movs	r3, #128	; 0x80
 8007e14:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007e16:	2318      	movs	r3, #24
 8007e18:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8007e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8007e22:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d045      	beq.n	8007eb6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d002      	beq.n	8007e38 <osThreadNew+0x48>
        name = attr->name;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	699b      	ldr	r3, [r3, #24]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d002      	beq.n	8007e46 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	699b      	ldr	r3, [r3, #24]
 8007e44:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007e46:	69fb      	ldr	r3, [r7, #28]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d008      	beq.n	8007e5e <osThreadNew+0x6e>
 8007e4c:	69fb      	ldr	r3, [r7, #28]
 8007e4e:	2b38      	cmp	r3, #56	; 0x38
 8007e50:	d805      	bhi.n	8007e5e <osThreadNew+0x6e>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	f003 0301 	and.w	r3, r3, #1
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d001      	beq.n	8007e62 <osThreadNew+0x72>
        return (NULL);
 8007e5e:	2300      	movs	r3, #0
 8007e60:	e054      	b.n	8007f0c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	695b      	ldr	r3, [r3, #20]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d003      	beq.n	8007e72 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	695b      	ldr	r3, [r3, #20]
 8007e6e:	089b      	lsrs	r3, r3, #2
 8007e70:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	689b      	ldr	r3, [r3, #8]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d00e      	beq.n	8007e98 <osThreadNew+0xa8>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	68db      	ldr	r3, [r3, #12]
 8007e7e:	2ba7      	cmp	r3, #167	; 0xa7
 8007e80:	d90a      	bls.n	8007e98 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d006      	beq.n	8007e98 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	695b      	ldr	r3, [r3, #20]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d002      	beq.n	8007e98 <osThreadNew+0xa8>
        mem = 1;
 8007e92:	2301      	movs	r3, #1
 8007e94:	61bb      	str	r3, [r7, #24]
 8007e96:	e010      	b.n	8007eba <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	689b      	ldr	r3, [r3, #8]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d10c      	bne.n	8007eba <osThreadNew+0xca>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	68db      	ldr	r3, [r3, #12]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d108      	bne.n	8007eba <osThreadNew+0xca>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	691b      	ldr	r3, [r3, #16]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d104      	bne.n	8007eba <osThreadNew+0xca>
          mem = 0;
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	61bb      	str	r3, [r7, #24]
 8007eb4:	e001      	b.n	8007eba <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007eba:	69bb      	ldr	r3, [r7, #24]
 8007ebc:	2b01      	cmp	r3, #1
 8007ebe:	d110      	bne.n	8007ee2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007ec4:	687a      	ldr	r2, [r7, #4]
 8007ec6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007ec8:	9202      	str	r2, [sp, #8]
 8007eca:	9301      	str	r3, [sp, #4]
 8007ecc:	69fb      	ldr	r3, [r7, #28]
 8007ece:	9300      	str	r3, [sp, #0]
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	6a3a      	ldr	r2, [r7, #32]
 8007ed4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007ed6:	68f8      	ldr	r0, [r7, #12]
 8007ed8:	f000 fe4e 	bl	8008b78 <xTaskCreateStatic>
 8007edc:	4603      	mov	r3, r0
 8007ede:	613b      	str	r3, [r7, #16]
 8007ee0:	e013      	b.n	8007f0a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007ee2:	69bb      	ldr	r3, [r7, #24]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d110      	bne.n	8007f0a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007ee8:	6a3b      	ldr	r3, [r7, #32]
 8007eea:	b29a      	uxth	r2, r3
 8007eec:	f107 0310 	add.w	r3, r7, #16
 8007ef0:	9301      	str	r3, [sp, #4]
 8007ef2:	69fb      	ldr	r3, [r7, #28]
 8007ef4:	9300      	str	r3, [sp, #0]
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007efa:	68f8      	ldr	r0, [r7, #12]
 8007efc:	f000 fe99 	bl	8008c32 <xTaskCreate>
 8007f00:	4603      	mov	r3, r0
 8007f02:	2b01      	cmp	r3, #1
 8007f04:	d001      	beq.n	8007f0a <osThreadNew+0x11a>
            hTask = NULL;
 8007f06:	2300      	movs	r3, #0
 8007f08:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007f0a:	693b      	ldr	r3, [r7, #16]
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	3728      	adds	r7, #40	; 0x28
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}

08007f14 <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b086      	sub	sp, #24
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f20:	f3ef 8305 	mrs	r3, IPSR
 8007f24:	60fb      	str	r3, [r7, #12]
  return(result);
 8007f26:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d003      	beq.n	8007f34 <osThreadSuspend+0x20>
    stat = osErrorISR;
 8007f2c:	f06f 0305 	mvn.w	r3, #5
 8007f30:	617b      	str	r3, [r7, #20]
 8007f32:	e00b      	b.n	8007f4c <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 8007f34:	693b      	ldr	r3, [r7, #16]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d103      	bne.n	8007f42 <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 8007f3a:	f06f 0303 	mvn.w	r3, #3
 8007f3e:	617b      	str	r3, [r7, #20]
 8007f40:	e004      	b.n	8007f4c <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 8007f42:	2300      	movs	r3, #0
 8007f44:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 8007f46:	6938      	ldr	r0, [r7, #16]
 8007f48:	f001 f802 	bl	8008f50 <vTaskSuspend>
  }

  return (stat);
 8007f4c:	697b      	ldr	r3, [r7, #20]
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3718      	adds	r7, #24
 8007f52:	46bd      	mov	sp, r7
 8007f54:	bd80      	pop	{r7, pc}

08007f56 <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 8007f56:	b580      	push	{r7, lr}
 8007f58:	b086      	sub	sp, #24
 8007f5a:	af00      	add	r7, sp, #0
 8007f5c:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f62:	f3ef 8305 	mrs	r3, IPSR
 8007f66:	60fb      	str	r3, [r7, #12]
  return(result);
 8007f68:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d003      	beq.n	8007f76 <osThreadResume+0x20>
    stat = osErrorISR;
 8007f6e:	f06f 0305 	mvn.w	r3, #5
 8007f72:	617b      	str	r3, [r7, #20]
 8007f74:	e00b      	b.n	8007f8e <osThreadResume+0x38>
  }
  else if (hTask == NULL) {
 8007f76:	693b      	ldr	r3, [r7, #16]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d103      	bne.n	8007f84 <osThreadResume+0x2e>
    stat = osErrorParameter;
 8007f7c:	f06f 0303 	mvn.w	r3, #3
 8007f80:	617b      	str	r3, [r7, #20]
 8007f82:	e004      	b.n	8007f8e <osThreadResume+0x38>
  }
  else {
    stat = osOK;
 8007f84:	2300      	movs	r3, #0
 8007f86:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 8007f88:	6938      	ldr	r0, [r7, #16]
 8007f8a:	f001 f889 	bl	80090a0 <vTaskResume>
  }

  return (stat);
 8007f8e:	697b      	ldr	r3, [r7, #20]
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	3718      	adds	r7, #24
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}

08007f98 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b084      	sub	sp, #16
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007fa0:	f3ef 8305 	mrs	r3, IPSR
 8007fa4:	60bb      	str	r3, [r7, #8]
  return(result);
 8007fa6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d003      	beq.n	8007fb4 <osDelay+0x1c>
    stat = osErrorISR;
 8007fac:	f06f 0305 	mvn.w	r3, #5
 8007fb0:	60fb      	str	r3, [r7, #12]
 8007fb2:	e007      	b.n	8007fc4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d002      	beq.n	8007fc4 <osDelay+0x2c>
      vTaskDelay(ticks);
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f000 ff92 	bl	8008ee8 <vTaskDelay>
    }
  }

  return (stat);
 8007fc4:	68fb      	ldr	r3, [r7, #12]
}
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	3710      	adds	r7, #16
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}
	...

08007fd0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007fd0:	b480      	push	{r7}
 8007fd2:	b085      	sub	sp, #20
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	60f8      	str	r0, [r7, #12]
 8007fd8:	60b9      	str	r1, [r7, #8]
 8007fda:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	4a07      	ldr	r2, [pc, #28]	; (8007ffc <vApplicationGetIdleTaskMemory+0x2c>)
 8007fe0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	4a06      	ldr	r2, [pc, #24]	; (8008000 <vApplicationGetIdleTaskMemory+0x30>)
 8007fe6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2280      	movs	r2, #128	; 0x80
 8007fec:	601a      	str	r2, [r3, #0]
}
 8007fee:	bf00      	nop
 8007ff0:	3714      	adds	r7, #20
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff8:	4770      	bx	lr
 8007ffa:	bf00      	nop
 8007ffc:	200004dc 	.word	0x200004dc
 8008000:	20000584 	.word	0x20000584

08008004 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008004:	b480      	push	{r7}
 8008006:	b085      	sub	sp, #20
 8008008:	af00      	add	r7, sp, #0
 800800a:	60f8      	str	r0, [r7, #12]
 800800c:	60b9      	str	r1, [r7, #8]
 800800e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	4a07      	ldr	r2, [pc, #28]	; (8008030 <vApplicationGetTimerTaskMemory+0x2c>)
 8008014:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008016:	68bb      	ldr	r3, [r7, #8]
 8008018:	4a06      	ldr	r2, [pc, #24]	; (8008034 <vApplicationGetTimerTaskMemory+0x30>)
 800801a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008022:	601a      	str	r2, [r3, #0]
}
 8008024:	bf00      	nop
 8008026:	3714      	adds	r7, #20
 8008028:	46bd      	mov	sp, r7
 800802a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802e:	4770      	bx	lr
 8008030:	20000784 	.word	0x20000784
 8008034:	2000082c 	.word	0x2000082c

08008038 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008038:	b480      	push	{r7}
 800803a:	b083      	sub	sp, #12
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	f103 0208 	add.w	r2, r3, #8
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	f04f 32ff 	mov.w	r2, #4294967295
 8008050:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f103 0208 	add.w	r2, r3, #8
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f103 0208 	add.w	r2, r3, #8
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2200      	movs	r2, #0
 800806a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800806c:	bf00      	nop
 800806e:	370c      	adds	r7, #12
 8008070:	46bd      	mov	sp, r7
 8008072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008076:	4770      	bx	lr

08008078 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008078:	b480      	push	{r7}
 800807a:	b083      	sub	sp, #12
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2200      	movs	r2, #0
 8008084:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008086:	bf00      	nop
 8008088:	370c      	adds	r7, #12
 800808a:	46bd      	mov	sp, r7
 800808c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008090:	4770      	bx	lr

08008092 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008092:	b480      	push	{r7}
 8008094:	b085      	sub	sp, #20
 8008096:	af00      	add	r7, sp, #0
 8008098:	6078      	str	r0, [r7, #4]
 800809a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	685b      	ldr	r3, [r3, #4]
 80080a0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	68fa      	ldr	r2, [r7, #12]
 80080a6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	689a      	ldr	r2, [r3, #8]
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	689b      	ldr	r3, [r3, #8]
 80080b4:	683a      	ldr	r2, [r7, #0]
 80080b6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	683a      	ldr	r2, [r7, #0]
 80080bc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	687a      	ldr	r2, [r7, #4]
 80080c2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	1c5a      	adds	r2, r3, #1
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	601a      	str	r2, [r3, #0]
}
 80080ce:	bf00      	nop
 80080d0:	3714      	adds	r7, #20
 80080d2:	46bd      	mov	sp, r7
 80080d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d8:	4770      	bx	lr

080080da <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80080da:	b480      	push	{r7}
 80080dc:	b085      	sub	sp, #20
 80080de:	af00      	add	r7, sp, #0
 80080e0:	6078      	str	r0, [r7, #4]
 80080e2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080f0:	d103      	bne.n	80080fa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	691b      	ldr	r3, [r3, #16]
 80080f6:	60fb      	str	r3, [r7, #12]
 80080f8:	e00c      	b.n	8008114 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	3308      	adds	r3, #8
 80080fe:	60fb      	str	r3, [r7, #12]
 8008100:	e002      	b.n	8008108 <vListInsert+0x2e>
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	60fb      	str	r3, [r7, #12]
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	685b      	ldr	r3, [r3, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	68ba      	ldr	r2, [r7, #8]
 8008110:	429a      	cmp	r2, r3
 8008112:	d2f6      	bcs.n	8008102 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	685a      	ldr	r2, [r3, #4]
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	685b      	ldr	r3, [r3, #4]
 8008120:	683a      	ldr	r2, [r7, #0]
 8008122:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	68fa      	ldr	r2, [r7, #12]
 8008128:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	683a      	ldr	r2, [r7, #0]
 800812e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	687a      	ldr	r2, [r7, #4]
 8008134:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	1c5a      	adds	r2, r3, #1
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	601a      	str	r2, [r3, #0]
}
 8008140:	bf00      	nop
 8008142:	3714      	adds	r7, #20
 8008144:	46bd      	mov	sp, r7
 8008146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814a:	4770      	bx	lr

0800814c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800814c:	b480      	push	{r7}
 800814e:	b085      	sub	sp, #20
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	691b      	ldr	r3, [r3, #16]
 8008158:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	685b      	ldr	r3, [r3, #4]
 800815e:	687a      	ldr	r2, [r7, #4]
 8008160:	6892      	ldr	r2, [r2, #8]
 8008162:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	689b      	ldr	r3, [r3, #8]
 8008168:	687a      	ldr	r2, [r7, #4]
 800816a:	6852      	ldr	r2, [r2, #4]
 800816c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	685b      	ldr	r3, [r3, #4]
 8008172:	687a      	ldr	r2, [r7, #4]
 8008174:	429a      	cmp	r2, r3
 8008176:	d103      	bne.n	8008180 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	689a      	ldr	r2, [r3, #8]
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2200      	movs	r2, #0
 8008184:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	1e5a      	subs	r2, r3, #1
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
}
 8008194:	4618      	mov	r0, r3
 8008196:	3714      	adds	r7, #20
 8008198:	46bd      	mov	sp, r7
 800819a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819e:	4770      	bx	lr

080081a0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b084      	sub	sp, #16
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
 80081a8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d10a      	bne.n	80081ca <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80081b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081b8:	f383 8811 	msr	BASEPRI, r3
 80081bc:	f3bf 8f6f 	isb	sy
 80081c0:	f3bf 8f4f 	dsb	sy
 80081c4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80081c6:	bf00      	nop
 80081c8:	e7fe      	b.n	80081c8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80081ca:	f002 f97b 	bl	800a4c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681a      	ldr	r2, [r3, #0]
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081d6:	68f9      	ldr	r1, [r7, #12]
 80081d8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80081da:	fb01 f303 	mul.w	r3, r1, r3
 80081de:	441a      	add	r2, r3
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	2200      	movs	r2, #0
 80081e8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681a      	ldr	r2, [r3, #0]
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681a      	ldr	r2, [r3, #0]
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081fa:	3b01      	subs	r3, #1
 80081fc:	68f9      	ldr	r1, [r7, #12]
 80081fe:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008200:	fb01 f303 	mul.w	r3, r1, r3
 8008204:	441a      	add	r2, r3
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	22ff      	movs	r2, #255	; 0xff
 800820e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	22ff      	movs	r2, #255	; 0xff
 8008216:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d114      	bne.n	800824a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	691b      	ldr	r3, [r3, #16]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d01a      	beq.n	800825e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	3310      	adds	r3, #16
 800822c:	4618      	mov	r0, r3
 800822e:	f001 fa2f 	bl	8009690 <xTaskRemoveFromEventList>
 8008232:	4603      	mov	r3, r0
 8008234:	2b00      	cmp	r3, #0
 8008236:	d012      	beq.n	800825e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008238:	4b0c      	ldr	r3, [pc, #48]	; (800826c <xQueueGenericReset+0xcc>)
 800823a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800823e:	601a      	str	r2, [r3, #0]
 8008240:	f3bf 8f4f 	dsb	sy
 8008244:	f3bf 8f6f 	isb	sy
 8008248:	e009      	b.n	800825e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	3310      	adds	r3, #16
 800824e:	4618      	mov	r0, r3
 8008250:	f7ff fef2 	bl	8008038 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	3324      	adds	r3, #36	; 0x24
 8008258:	4618      	mov	r0, r3
 800825a:	f7ff feed 	bl	8008038 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800825e:	f002 f961 	bl	800a524 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008262:	2301      	movs	r3, #1
}
 8008264:	4618      	mov	r0, r3
 8008266:	3710      	adds	r7, #16
 8008268:	46bd      	mov	sp, r7
 800826a:	bd80      	pop	{r7, pc}
 800826c:	e000ed04 	.word	0xe000ed04

08008270 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008270:	b580      	push	{r7, lr}
 8008272:	b08e      	sub	sp, #56	; 0x38
 8008274:	af02      	add	r7, sp, #8
 8008276:	60f8      	str	r0, [r7, #12]
 8008278:	60b9      	str	r1, [r7, #8]
 800827a:	607a      	str	r2, [r7, #4]
 800827c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d10a      	bne.n	800829a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8008284:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008288:	f383 8811 	msr	BASEPRI, r3
 800828c:	f3bf 8f6f 	isb	sy
 8008290:	f3bf 8f4f 	dsb	sy
 8008294:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008296:	bf00      	nop
 8008298:	e7fe      	b.n	8008298 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d10a      	bne.n	80082b6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80082a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082a4:	f383 8811 	msr	BASEPRI, r3
 80082a8:	f3bf 8f6f 	isb	sy
 80082ac:	f3bf 8f4f 	dsb	sy
 80082b0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80082b2:	bf00      	nop
 80082b4:	e7fe      	b.n	80082b4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d002      	beq.n	80082c2 <xQueueGenericCreateStatic+0x52>
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d001      	beq.n	80082c6 <xQueueGenericCreateStatic+0x56>
 80082c2:	2301      	movs	r3, #1
 80082c4:	e000      	b.n	80082c8 <xQueueGenericCreateStatic+0x58>
 80082c6:	2300      	movs	r3, #0
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d10a      	bne.n	80082e2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80082cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082d0:	f383 8811 	msr	BASEPRI, r3
 80082d4:	f3bf 8f6f 	isb	sy
 80082d8:	f3bf 8f4f 	dsb	sy
 80082dc:	623b      	str	r3, [r7, #32]
}
 80082de:	bf00      	nop
 80082e0:	e7fe      	b.n	80082e0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d102      	bne.n	80082ee <xQueueGenericCreateStatic+0x7e>
 80082e8:	68bb      	ldr	r3, [r7, #8]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d101      	bne.n	80082f2 <xQueueGenericCreateStatic+0x82>
 80082ee:	2301      	movs	r3, #1
 80082f0:	e000      	b.n	80082f4 <xQueueGenericCreateStatic+0x84>
 80082f2:	2300      	movs	r3, #0
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d10a      	bne.n	800830e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80082f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082fc:	f383 8811 	msr	BASEPRI, r3
 8008300:	f3bf 8f6f 	isb	sy
 8008304:	f3bf 8f4f 	dsb	sy
 8008308:	61fb      	str	r3, [r7, #28]
}
 800830a:	bf00      	nop
 800830c:	e7fe      	b.n	800830c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800830e:	2350      	movs	r3, #80	; 0x50
 8008310:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	2b50      	cmp	r3, #80	; 0x50
 8008316:	d00a      	beq.n	800832e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800831c:	f383 8811 	msr	BASEPRI, r3
 8008320:	f3bf 8f6f 	isb	sy
 8008324:	f3bf 8f4f 	dsb	sy
 8008328:	61bb      	str	r3, [r7, #24]
}
 800832a:	bf00      	nop
 800832c:	e7fe      	b.n	800832c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800832e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008336:	2b00      	cmp	r3, #0
 8008338:	d00d      	beq.n	8008356 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800833a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800833c:	2201      	movs	r2, #1
 800833e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008342:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008348:	9300      	str	r3, [sp, #0]
 800834a:	4613      	mov	r3, r2
 800834c:	687a      	ldr	r2, [r7, #4]
 800834e:	68b9      	ldr	r1, [r7, #8]
 8008350:	68f8      	ldr	r0, [r7, #12]
 8008352:	f000 f805 	bl	8008360 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008358:	4618      	mov	r0, r3
 800835a:	3730      	adds	r7, #48	; 0x30
 800835c:	46bd      	mov	sp, r7
 800835e:	bd80      	pop	{r7, pc}

08008360 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b084      	sub	sp, #16
 8008364:	af00      	add	r7, sp, #0
 8008366:	60f8      	str	r0, [r7, #12]
 8008368:	60b9      	str	r1, [r7, #8]
 800836a:	607a      	str	r2, [r7, #4]
 800836c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d103      	bne.n	800837c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008374:	69bb      	ldr	r3, [r7, #24]
 8008376:	69ba      	ldr	r2, [r7, #24]
 8008378:	601a      	str	r2, [r3, #0]
 800837a:	e002      	b.n	8008382 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800837c:	69bb      	ldr	r3, [r7, #24]
 800837e:	687a      	ldr	r2, [r7, #4]
 8008380:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008382:	69bb      	ldr	r3, [r7, #24]
 8008384:	68fa      	ldr	r2, [r7, #12]
 8008386:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008388:	69bb      	ldr	r3, [r7, #24]
 800838a:	68ba      	ldr	r2, [r7, #8]
 800838c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800838e:	2101      	movs	r1, #1
 8008390:	69b8      	ldr	r0, [r7, #24]
 8008392:	f7ff ff05 	bl	80081a0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008396:	69bb      	ldr	r3, [r7, #24]
 8008398:	78fa      	ldrb	r2, [r7, #3]
 800839a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800839e:	bf00      	nop
 80083a0:	3710      	adds	r7, #16
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}
	...

080083a8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b08e      	sub	sp, #56	; 0x38
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	60f8      	str	r0, [r7, #12]
 80083b0:	60b9      	str	r1, [r7, #8]
 80083b2:	607a      	str	r2, [r7, #4]
 80083b4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80083b6:	2300      	movs	r3, #0
 80083b8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80083be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d10a      	bne.n	80083da <xQueueGenericSend+0x32>
	__asm volatile
 80083c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083c8:	f383 8811 	msr	BASEPRI, r3
 80083cc:	f3bf 8f6f 	isb	sy
 80083d0:	f3bf 8f4f 	dsb	sy
 80083d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80083d6:	bf00      	nop
 80083d8:	e7fe      	b.n	80083d8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80083da:	68bb      	ldr	r3, [r7, #8]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d103      	bne.n	80083e8 <xQueueGenericSend+0x40>
 80083e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d101      	bne.n	80083ec <xQueueGenericSend+0x44>
 80083e8:	2301      	movs	r3, #1
 80083ea:	e000      	b.n	80083ee <xQueueGenericSend+0x46>
 80083ec:	2300      	movs	r3, #0
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d10a      	bne.n	8008408 <xQueueGenericSend+0x60>
	__asm volatile
 80083f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083f6:	f383 8811 	msr	BASEPRI, r3
 80083fa:	f3bf 8f6f 	isb	sy
 80083fe:	f3bf 8f4f 	dsb	sy
 8008402:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008404:	bf00      	nop
 8008406:	e7fe      	b.n	8008406 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	2b02      	cmp	r3, #2
 800840c:	d103      	bne.n	8008416 <xQueueGenericSend+0x6e>
 800840e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008412:	2b01      	cmp	r3, #1
 8008414:	d101      	bne.n	800841a <xQueueGenericSend+0x72>
 8008416:	2301      	movs	r3, #1
 8008418:	e000      	b.n	800841c <xQueueGenericSend+0x74>
 800841a:	2300      	movs	r3, #0
 800841c:	2b00      	cmp	r3, #0
 800841e:	d10a      	bne.n	8008436 <xQueueGenericSend+0x8e>
	__asm volatile
 8008420:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008424:	f383 8811 	msr	BASEPRI, r3
 8008428:	f3bf 8f6f 	isb	sy
 800842c:	f3bf 8f4f 	dsb	sy
 8008430:	623b      	str	r3, [r7, #32]
}
 8008432:	bf00      	nop
 8008434:	e7fe      	b.n	8008434 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008436:	f001 faed 	bl	8009a14 <xTaskGetSchedulerState>
 800843a:	4603      	mov	r3, r0
 800843c:	2b00      	cmp	r3, #0
 800843e:	d102      	bne.n	8008446 <xQueueGenericSend+0x9e>
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d101      	bne.n	800844a <xQueueGenericSend+0xa2>
 8008446:	2301      	movs	r3, #1
 8008448:	e000      	b.n	800844c <xQueueGenericSend+0xa4>
 800844a:	2300      	movs	r3, #0
 800844c:	2b00      	cmp	r3, #0
 800844e:	d10a      	bne.n	8008466 <xQueueGenericSend+0xbe>
	__asm volatile
 8008450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008454:	f383 8811 	msr	BASEPRI, r3
 8008458:	f3bf 8f6f 	isb	sy
 800845c:	f3bf 8f4f 	dsb	sy
 8008460:	61fb      	str	r3, [r7, #28]
}
 8008462:	bf00      	nop
 8008464:	e7fe      	b.n	8008464 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008466:	f002 f82d 	bl	800a4c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800846a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800846c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800846e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008470:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008472:	429a      	cmp	r2, r3
 8008474:	d302      	bcc.n	800847c <xQueueGenericSend+0xd4>
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	2b02      	cmp	r3, #2
 800847a:	d129      	bne.n	80084d0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800847c:	683a      	ldr	r2, [r7, #0]
 800847e:	68b9      	ldr	r1, [r7, #8]
 8008480:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008482:	f000 fa0b 	bl	800889c <prvCopyDataToQueue>
 8008486:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800848a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800848c:	2b00      	cmp	r3, #0
 800848e:	d010      	beq.n	80084b2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008492:	3324      	adds	r3, #36	; 0x24
 8008494:	4618      	mov	r0, r3
 8008496:	f001 f8fb 	bl	8009690 <xTaskRemoveFromEventList>
 800849a:	4603      	mov	r3, r0
 800849c:	2b00      	cmp	r3, #0
 800849e:	d013      	beq.n	80084c8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80084a0:	4b3f      	ldr	r3, [pc, #252]	; (80085a0 <xQueueGenericSend+0x1f8>)
 80084a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084a6:	601a      	str	r2, [r3, #0]
 80084a8:	f3bf 8f4f 	dsb	sy
 80084ac:	f3bf 8f6f 	isb	sy
 80084b0:	e00a      	b.n	80084c8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80084b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d007      	beq.n	80084c8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80084b8:	4b39      	ldr	r3, [pc, #228]	; (80085a0 <xQueueGenericSend+0x1f8>)
 80084ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084be:	601a      	str	r2, [r3, #0]
 80084c0:	f3bf 8f4f 	dsb	sy
 80084c4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80084c8:	f002 f82c 	bl	800a524 <vPortExitCritical>
				return pdPASS;
 80084cc:	2301      	movs	r3, #1
 80084ce:	e063      	b.n	8008598 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d103      	bne.n	80084de <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80084d6:	f002 f825 	bl	800a524 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80084da:	2300      	movs	r3, #0
 80084dc:	e05c      	b.n	8008598 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80084de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d106      	bne.n	80084f2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80084e4:	f107 0314 	add.w	r3, r7, #20
 80084e8:	4618      	mov	r0, r3
 80084ea:	f001 f935 	bl	8009758 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80084ee:	2301      	movs	r3, #1
 80084f0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80084f2:	f002 f817 	bl	800a524 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80084f6:	f000 fea1 	bl	800923c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80084fa:	f001 ffe3 	bl	800a4c4 <vPortEnterCritical>
 80084fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008500:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008504:	b25b      	sxtb	r3, r3
 8008506:	f1b3 3fff 	cmp.w	r3, #4294967295
 800850a:	d103      	bne.n	8008514 <xQueueGenericSend+0x16c>
 800850c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800850e:	2200      	movs	r2, #0
 8008510:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008516:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800851a:	b25b      	sxtb	r3, r3
 800851c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008520:	d103      	bne.n	800852a <xQueueGenericSend+0x182>
 8008522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008524:	2200      	movs	r2, #0
 8008526:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800852a:	f001 fffb 	bl	800a524 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800852e:	1d3a      	adds	r2, r7, #4
 8008530:	f107 0314 	add.w	r3, r7, #20
 8008534:	4611      	mov	r1, r2
 8008536:	4618      	mov	r0, r3
 8008538:	f001 f924 	bl	8009784 <xTaskCheckForTimeOut>
 800853c:	4603      	mov	r3, r0
 800853e:	2b00      	cmp	r3, #0
 8008540:	d124      	bne.n	800858c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008542:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008544:	f000 faa2 	bl	8008a8c <prvIsQueueFull>
 8008548:	4603      	mov	r3, r0
 800854a:	2b00      	cmp	r3, #0
 800854c:	d018      	beq.n	8008580 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800854e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008550:	3310      	adds	r3, #16
 8008552:	687a      	ldr	r2, [r7, #4]
 8008554:	4611      	mov	r1, r2
 8008556:	4618      	mov	r0, r3
 8008558:	f001 f84a 	bl	80095f0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800855c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800855e:	f000 fa2d 	bl	80089bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008562:	f000 fe79 	bl	8009258 <xTaskResumeAll>
 8008566:	4603      	mov	r3, r0
 8008568:	2b00      	cmp	r3, #0
 800856a:	f47f af7c 	bne.w	8008466 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800856e:	4b0c      	ldr	r3, [pc, #48]	; (80085a0 <xQueueGenericSend+0x1f8>)
 8008570:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008574:	601a      	str	r2, [r3, #0]
 8008576:	f3bf 8f4f 	dsb	sy
 800857a:	f3bf 8f6f 	isb	sy
 800857e:	e772      	b.n	8008466 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008580:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008582:	f000 fa1b 	bl	80089bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008586:	f000 fe67 	bl	8009258 <xTaskResumeAll>
 800858a:	e76c      	b.n	8008466 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800858c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800858e:	f000 fa15 	bl	80089bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008592:	f000 fe61 	bl	8009258 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008596:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008598:	4618      	mov	r0, r3
 800859a:	3738      	adds	r7, #56	; 0x38
 800859c:	46bd      	mov	sp, r7
 800859e:	bd80      	pop	{r7, pc}
 80085a0:	e000ed04 	.word	0xe000ed04

080085a4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b090      	sub	sp, #64	; 0x40
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	60f8      	str	r0, [r7, #12]
 80085ac:	60b9      	str	r1, [r7, #8]
 80085ae:	607a      	str	r2, [r7, #4]
 80085b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80085b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d10a      	bne.n	80085d2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80085bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085c0:	f383 8811 	msr	BASEPRI, r3
 80085c4:	f3bf 8f6f 	isb	sy
 80085c8:	f3bf 8f4f 	dsb	sy
 80085cc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80085ce:	bf00      	nop
 80085d0:	e7fe      	b.n	80085d0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d103      	bne.n	80085e0 <xQueueGenericSendFromISR+0x3c>
 80085d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d101      	bne.n	80085e4 <xQueueGenericSendFromISR+0x40>
 80085e0:	2301      	movs	r3, #1
 80085e2:	e000      	b.n	80085e6 <xQueueGenericSendFromISR+0x42>
 80085e4:	2300      	movs	r3, #0
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d10a      	bne.n	8008600 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80085ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085ee:	f383 8811 	msr	BASEPRI, r3
 80085f2:	f3bf 8f6f 	isb	sy
 80085f6:	f3bf 8f4f 	dsb	sy
 80085fa:	627b      	str	r3, [r7, #36]	; 0x24
}
 80085fc:	bf00      	nop
 80085fe:	e7fe      	b.n	80085fe <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	2b02      	cmp	r3, #2
 8008604:	d103      	bne.n	800860e <xQueueGenericSendFromISR+0x6a>
 8008606:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008608:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800860a:	2b01      	cmp	r3, #1
 800860c:	d101      	bne.n	8008612 <xQueueGenericSendFromISR+0x6e>
 800860e:	2301      	movs	r3, #1
 8008610:	e000      	b.n	8008614 <xQueueGenericSendFromISR+0x70>
 8008612:	2300      	movs	r3, #0
 8008614:	2b00      	cmp	r3, #0
 8008616:	d10a      	bne.n	800862e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800861c:	f383 8811 	msr	BASEPRI, r3
 8008620:	f3bf 8f6f 	isb	sy
 8008624:	f3bf 8f4f 	dsb	sy
 8008628:	623b      	str	r3, [r7, #32]
}
 800862a:	bf00      	nop
 800862c:	e7fe      	b.n	800862c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800862e:	f002 f82b 	bl	800a688 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008632:	f3ef 8211 	mrs	r2, BASEPRI
 8008636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800863a:	f383 8811 	msr	BASEPRI, r3
 800863e:	f3bf 8f6f 	isb	sy
 8008642:	f3bf 8f4f 	dsb	sy
 8008646:	61fa      	str	r2, [r7, #28]
 8008648:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800864a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800864c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800864e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008650:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008654:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008656:	429a      	cmp	r2, r3
 8008658:	d302      	bcc.n	8008660 <xQueueGenericSendFromISR+0xbc>
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	2b02      	cmp	r3, #2
 800865e:	d12f      	bne.n	80086c0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008662:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008666:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800866a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800866c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800866e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008670:	683a      	ldr	r2, [r7, #0]
 8008672:	68b9      	ldr	r1, [r7, #8]
 8008674:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008676:	f000 f911 	bl	800889c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800867a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800867e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008682:	d112      	bne.n	80086aa <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008688:	2b00      	cmp	r3, #0
 800868a:	d016      	beq.n	80086ba <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800868c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800868e:	3324      	adds	r3, #36	; 0x24
 8008690:	4618      	mov	r0, r3
 8008692:	f000 fffd 	bl	8009690 <xTaskRemoveFromEventList>
 8008696:	4603      	mov	r3, r0
 8008698:	2b00      	cmp	r3, #0
 800869a:	d00e      	beq.n	80086ba <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d00b      	beq.n	80086ba <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2201      	movs	r2, #1
 80086a6:	601a      	str	r2, [r3, #0]
 80086a8:	e007      	b.n	80086ba <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80086aa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80086ae:	3301      	adds	r3, #1
 80086b0:	b2db      	uxtb	r3, r3
 80086b2:	b25a      	sxtb	r2, r3
 80086b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80086ba:	2301      	movs	r3, #1
 80086bc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80086be:	e001      	b.n	80086c4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80086c0:	2300      	movs	r3, #0
 80086c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80086c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086c6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80086c8:	697b      	ldr	r3, [r7, #20]
 80086ca:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80086ce:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80086d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80086d2:	4618      	mov	r0, r3
 80086d4:	3740      	adds	r7, #64	; 0x40
 80086d6:	46bd      	mov	sp, r7
 80086d8:	bd80      	pop	{r7, pc}
	...

080086dc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b08c      	sub	sp, #48	; 0x30
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	60f8      	str	r0, [r7, #12]
 80086e4:	60b9      	str	r1, [r7, #8]
 80086e6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80086e8:	2300      	movs	r3, #0
 80086ea:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80086f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d10a      	bne.n	800870c <xQueueReceive+0x30>
	__asm volatile
 80086f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086fa:	f383 8811 	msr	BASEPRI, r3
 80086fe:	f3bf 8f6f 	isb	sy
 8008702:	f3bf 8f4f 	dsb	sy
 8008706:	623b      	str	r3, [r7, #32]
}
 8008708:	bf00      	nop
 800870a:	e7fe      	b.n	800870a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d103      	bne.n	800871a <xQueueReceive+0x3e>
 8008712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008716:	2b00      	cmp	r3, #0
 8008718:	d101      	bne.n	800871e <xQueueReceive+0x42>
 800871a:	2301      	movs	r3, #1
 800871c:	e000      	b.n	8008720 <xQueueReceive+0x44>
 800871e:	2300      	movs	r3, #0
 8008720:	2b00      	cmp	r3, #0
 8008722:	d10a      	bne.n	800873a <xQueueReceive+0x5e>
	__asm volatile
 8008724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008728:	f383 8811 	msr	BASEPRI, r3
 800872c:	f3bf 8f6f 	isb	sy
 8008730:	f3bf 8f4f 	dsb	sy
 8008734:	61fb      	str	r3, [r7, #28]
}
 8008736:	bf00      	nop
 8008738:	e7fe      	b.n	8008738 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800873a:	f001 f96b 	bl	8009a14 <xTaskGetSchedulerState>
 800873e:	4603      	mov	r3, r0
 8008740:	2b00      	cmp	r3, #0
 8008742:	d102      	bne.n	800874a <xQueueReceive+0x6e>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d101      	bne.n	800874e <xQueueReceive+0x72>
 800874a:	2301      	movs	r3, #1
 800874c:	e000      	b.n	8008750 <xQueueReceive+0x74>
 800874e:	2300      	movs	r3, #0
 8008750:	2b00      	cmp	r3, #0
 8008752:	d10a      	bne.n	800876a <xQueueReceive+0x8e>
	__asm volatile
 8008754:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008758:	f383 8811 	msr	BASEPRI, r3
 800875c:	f3bf 8f6f 	isb	sy
 8008760:	f3bf 8f4f 	dsb	sy
 8008764:	61bb      	str	r3, [r7, #24]
}
 8008766:	bf00      	nop
 8008768:	e7fe      	b.n	8008768 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800876a:	f001 feab 	bl	800a4c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800876e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008772:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008776:	2b00      	cmp	r3, #0
 8008778:	d01f      	beq.n	80087ba <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800877a:	68b9      	ldr	r1, [r7, #8]
 800877c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800877e:	f000 f8f7 	bl	8008970 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008784:	1e5a      	subs	r2, r3, #1
 8008786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008788:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800878a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800878c:	691b      	ldr	r3, [r3, #16]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d00f      	beq.n	80087b2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008794:	3310      	adds	r3, #16
 8008796:	4618      	mov	r0, r3
 8008798:	f000 ff7a 	bl	8009690 <xTaskRemoveFromEventList>
 800879c:	4603      	mov	r3, r0
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d007      	beq.n	80087b2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80087a2:	4b3d      	ldr	r3, [pc, #244]	; (8008898 <xQueueReceive+0x1bc>)
 80087a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087a8:	601a      	str	r2, [r3, #0]
 80087aa:	f3bf 8f4f 	dsb	sy
 80087ae:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80087b2:	f001 feb7 	bl	800a524 <vPortExitCritical>
				return pdPASS;
 80087b6:	2301      	movs	r3, #1
 80087b8:	e069      	b.n	800888e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d103      	bne.n	80087c8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80087c0:	f001 feb0 	bl	800a524 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80087c4:	2300      	movs	r3, #0
 80087c6:	e062      	b.n	800888e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80087c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d106      	bne.n	80087dc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80087ce:	f107 0310 	add.w	r3, r7, #16
 80087d2:	4618      	mov	r0, r3
 80087d4:	f000 ffc0 	bl	8009758 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80087d8:	2301      	movs	r3, #1
 80087da:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80087dc:	f001 fea2 	bl	800a524 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80087e0:	f000 fd2c 	bl	800923c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80087e4:	f001 fe6e 	bl	800a4c4 <vPortEnterCritical>
 80087e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80087ee:	b25b      	sxtb	r3, r3
 80087f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087f4:	d103      	bne.n	80087fe <xQueueReceive+0x122>
 80087f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087f8:	2200      	movs	r2, #0
 80087fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80087fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008800:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008804:	b25b      	sxtb	r3, r3
 8008806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800880a:	d103      	bne.n	8008814 <xQueueReceive+0x138>
 800880c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800880e:	2200      	movs	r2, #0
 8008810:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008814:	f001 fe86 	bl	800a524 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008818:	1d3a      	adds	r2, r7, #4
 800881a:	f107 0310 	add.w	r3, r7, #16
 800881e:	4611      	mov	r1, r2
 8008820:	4618      	mov	r0, r3
 8008822:	f000 ffaf 	bl	8009784 <xTaskCheckForTimeOut>
 8008826:	4603      	mov	r3, r0
 8008828:	2b00      	cmp	r3, #0
 800882a:	d123      	bne.n	8008874 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800882c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800882e:	f000 f917 	bl	8008a60 <prvIsQueueEmpty>
 8008832:	4603      	mov	r3, r0
 8008834:	2b00      	cmp	r3, #0
 8008836:	d017      	beq.n	8008868 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800883a:	3324      	adds	r3, #36	; 0x24
 800883c:	687a      	ldr	r2, [r7, #4]
 800883e:	4611      	mov	r1, r2
 8008840:	4618      	mov	r0, r3
 8008842:	f000 fed5 	bl	80095f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008846:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008848:	f000 f8b8 	bl	80089bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800884c:	f000 fd04 	bl	8009258 <xTaskResumeAll>
 8008850:	4603      	mov	r3, r0
 8008852:	2b00      	cmp	r3, #0
 8008854:	d189      	bne.n	800876a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8008856:	4b10      	ldr	r3, [pc, #64]	; (8008898 <xQueueReceive+0x1bc>)
 8008858:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800885c:	601a      	str	r2, [r3, #0]
 800885e:	f3bf 8f4f 	dsb	sy
 8008862:	f3bf 8f6f 	isb	sy
 8008866:	e780      	b.n	800876a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008868:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800886a:	f000 f8a7 	bl	80089bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800886e:	f000 fcf3 	bl	8009258 <xTaskResumeAll>
 8008872:	e77a      	b.n	800876a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008874:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008876:	f000 f8a1 	bl	80089bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800887a:	f000 fced 	bl	8009258 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800887e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008880:	f000 f8ee 	bl	8008a60 <prvIsQueueEmpty>
 8008884:	4603      	mov	r3, r0
 8008886:	2b00      	cmp	r3, #0
 8008888:	f43f af6f 	beq.w	800876a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800888c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800888e:	4618      	mov	r0, r3
 8008890:	3730      	adds	r7, #48	; 0x30
 8008892:	46bd      	mov	sp, r7
 8008894:	bd80      	pop	{r7, pc}
 8008896:	bf00      	nop
 8008898:	e000ed04 	.word	0xe000ed04

0800889c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800889c:	b580      	push	{r7, lr}
 800889e:	b086      	sub	sp, #24
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	60f8      	str	r0, [r7, #12]
 80088a4:	60b9      	str	r1, [r7, #8]
 80088a6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80088a8:	2300      	movs	r3, #0
 80088aa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088b0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d10d      	bne.n	80088d6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d14d      	bne.n	800895e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	689b      	ldr	r3, [r3, #8]
 80088c6:	4618      	mov	r0, r3
 80088c8:	f001 f8c2 	bl	8009a50 <xTaskPriorityDisinherit>
 80088cc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	2200      	movs	r2, #0
 80088d2:	609a      	str	r2, [r3, #8]
 80088d4:	e043      	b.n	800895e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d119      	bne.n	8008910 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	6858      	ldr	r0, [r3, #4]
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088e4:	461a      	mov	r2, r3
 80088e6:	68b9      	ldr	r1, [r7, #8]
 80088e8:	f003 fa1b 	bl	800bd22 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	685a      	ldr	r2, [r3, #4]
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088f4:	441a      	add	r2, r3
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	685a      	ldr	r2, [r3, #4]
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	689b      	ldr	r3, [r3, #8]
 8008902:	429a      	cmp	r2, r3
 8008904:	d32b      	bcc.n	800895e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681a      	ldr	r2, [r3, #0]
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	605a      	str	r2, [r3, #4]
 800890e:	e026      	b.n	800895e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	68d8      	ldr	r0, [r3, #12]
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008918:	461a      	mov	r2, r3
 800891a:	68b9      	ldr	r1, [r7, #8]
 800891c:	f003 fa01 	bl	800bd22 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	68da      	ldr	r2, [r3, #12]
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008928:	425b      	negs	r3, r3
 800892a:	441a      	add	r2, r3
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	68da      	ldr	r2, [r3, #12]
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	429a      	cmp	r2, r3
 800893a:	d207      	bcs.n	800894c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	689a      	ldr	r2, [r3, #8]
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008944:	425b      	negs	r3, r3
 8008946:	441a      	add	r2, r3
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2b02      	cmp	r3, #2
 8008950:	d105      	bne.n	800895e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008952:	693b      	ldr	r3, [r7, #16]
 8008954:	2b00      	cmp	r3, #0
 8008956:	d002      	beq.n	800895e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008958:	693b      	ldr	r3, [r7, #16]
 800895a:	3b01      	subs	r3, #1
 800895c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800895e:	693b      	ldr	r3, [r7, #16]
 8008960:	1c5a      	adds	r2, r3, #1
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008966:	697b      	ldr	r3, [r7, #20]
}
 8008968:	4618      	mov	r0, r3
 800896a:	3718      	adds	r7, #24
 800896c:	46bd      	mov	sp, r7
 800896e:	bd80      	pop	{r7, pc}

08008970 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b082      	sub	sp, #8
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
 8008978:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800897e:	2b00      	cmp	r3, #0
 8008980:	d018      	beq.n	80089b4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	68da      	ldr	r2, [r3, #12]
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800898a:	441a      	add	r2, r3
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	68da      	ldr	r2, [r3, #12]
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	689b      	ldr	r3, [r3, #8]
 8008998:	429a      	cmp	r2, r3
 800899a:	d303      	bcc.n	80089a4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681a      	ldr	r2, [r3, #0]
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	68d9      	ldr	r1, [r3, #12]
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089ac:	461a      	mov	r2, r3
 80089ae:	6838      	ldr	r0, [r7, #0]
 80089b0:	f003 f9b7 	bl	800bd22 <memcpy>
	}
}
 80089b4:	bf00      	nop
 80089b6:	3708      	adds	r7, #8
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bd80      	pop	{r7, pc}

080089bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b084      	sub	sp, #16
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80089c4:	f001 fd7e 	bl	800a4c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80089ce:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80089d0:	e011      	b.n	80089f6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d012      	beq.n	8008a00 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	3324      	adds	r3, #36	; 0x24
 80089de:	4618      	mov	r0, r3
 80089e0:	f000 fe56 	bl	8009690 <xTaskRemoveFromEventList>
 80089e4:	4603      	mov	r3, r0
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d001      	beq.n	80089ee <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80089ea:	f000 ff2d 	bl	8009848 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80089ee:	7bfb      	ldrb	r3, [r7, #15]
 80089f0:	3b01      	subs	r3, #1
 80089f2:	b2db      	uxtb	r3, r3
 80089f4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80089f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	dce9      	bgt.n	80089d2 <prvUnlockQueue+0x16>
 80089fe:	e000      	b.n	8008a02 <prvUnlockQueue+0x46>
					break;
 8008a00:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	22ff      	movs	r2, #255	; 0xff
 8008a06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008a0a:	f001 fd8b 	bl	800a524 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008a0e:	f001 fd59 	bl	800a4c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008a18:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008a1a:	e011      	b.n	8008a40 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	691b      	ldr	r3, [r3, #16]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d012      	beq.n	8008a4a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	3310      	adds	r3, #16
 8008a28:	4618      	mov	r0, r3
 8008a2a:	f000 fe31 	bl	8009690 <xTaskRemoveFromEventList>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d001      	beq.n	8008a38 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008a34:	f000 ff08 	bl	8009848 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008a38:	7bbb      	ldrb	r3, [r7, #14]
 8008a3a:	3b01      	subs	r3, #1
 8008a3c:	b2db      	uxtb	r3, r3
 8008a3e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008a40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	dce9      	bgt.n	8008a1c <prvUnlockQueue+0x60>
 8008a48:	e000      	b.n	8008a4c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008a4a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	22ff      	movs	r2, #255	; 0xff
 8008a50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008a54:	f001 fd66 	bl	800a524 <vPortExitCritical>
}
 8008a58:	bf00      	nop
 8008a5a:	3710      	adds	r7, #16
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	bd80      	pop	{r7, pc}

08008a60 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b084      	sub	sp, #16
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008a68:	f001 fd2c 	bl	800a4c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d102      	bne.n	8008a7a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008a74:	2301      	movs	r3, #1
 8008a76:	60fb      	str	r3, [r7, #12]
 8008a78:	e001      	b.n	8008a7e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008a7e:	f001 fd51 	bl	800a524 <vPortExitCritical>

	return xReturn;
 8008a82:	68fb      	ldr	r3, [r7, #12]
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	3710      	adds	r7, #16
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b084      	sub	sp, #16
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008a94:	f001 fd16 	bl	800a4c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008aa0:	429a      	cmp	r2, r3
 8008aa2:	d102      	bne.n	8008aaa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008aa4:	2301      	movs	r3, #1
 8008aa6:	60fb      	str	r3, [r7, #12]
 8008aa8:	e001      	b.n	8008aae <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008aaa:	2300      	movs	r3, #0
 8008aac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008aae:	f001 fd39 	bl	800a524 <vPortExitCritical>

	return xReturn;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
}
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	3710      	adds	r7, #16
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	bd80      	pop	{r7, pc}

08008abc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008abc:	b480      	push	{r7}
 8008abe:	b085      	sub	sp, #20
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
 8008ac4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	60fb      	str	r3, [r7, #12]
 8008aca:	e014      	b.n	8008af6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008acc:	4a0f      	ldr	r2, [pc, #60]	; (8008b0c <vQueueAddToRegistry+0x50>)
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d10b      	bne.n	8008af0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008ad8:	490c      	ldr	r1, [pc, #48]	; (8008b0c <vQueueAddToRegistry+0x50>)
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	683a      	ldr	r2, [r7, #0]
 8008ade:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008ae2:	4a0a      	ldr	r2, [pc, #40]	; (8008b0c <vQueueAddToRegistry+0x50>)
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	00db      	lsls	r3, r3, #3
 8008ae8:	4413      	add	r3, r2
 8008aea:	687a      	ldr	r2, [r7, #4]
 8008aec:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008aee:	e006      	b.n	8008afe <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	3301      	adds	r3, #1
 8008af4:	60fb      	str	r3, [r7, #12]
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	2b07      	cmp	r3, #7
 8008afa:	d9e7      	bls.n	8008acc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008afc:	bf00      	nop
 8008afe:	bf00      	nop
 8008b00:	3714      	adds	r7, #20
 8008b02:	46bd      	mov	sp, r7
 8008b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b08:	4770      	bx	lr
 8008b0a:	bf00      	nop
 8008b0c:	20000c2c 	.word	0x20000c2c

08008b10 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b086      	sub	sp, #24
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	60f8      	str	r0, [r7, #12]
 8008b18:	60b9      	str	r1, [r7, #8]
 8008b1a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008b20:	f001 fcd0 	bl	800a4c4 <vPortEnterCritical>
 8008b24:	697b      	ldr	r3, [r7, #20]
 8008b26:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008b2a:	b25b      	sxtb	r3, r3
 8008b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b30:	d103      	bne.n	8008b3a <vQueueWaitForMessageRestricted+0x2a>
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	2200      	movs	r2, #0
 8008b36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008b3a:	697b      	ldr	r3, [r7, #20]
 8008b3c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008b40:	b25b      	sxtb	r3, r3
 8008b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b46:	d103      	bne.n	8008b50 <vQueueWaitForMessageRestricted+0x40>
 8008b48:	697b      	ldr	r3, [r7, #20]
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008b50:	f001 fce8 	bl	800a524 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008b54:	697b      	ldr	r3, [r7, #20]
 8008b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d106      	bne.n	8008b6a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	3324      	adds	r3, #36	; 0x24
 8008b60:	687a      	ldr	r2, [r7, #4]
 8008b62:	68b9      	ldr	r1, [r7, #8]
 8008b64:	4618      	mov	r0, r3
 8008b66:	f000 fd67 	bl	8009638 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008b6a:	6978      	ldr	r0, [r7, #20]
 8008b6c:	f7ff ff26 	bl	80089bc <prvUnlockQueue>
	}
 8008b70:	bf00      	nop
 8008b72:	3718      	adds	r7, #24
 8008b74:	46bd      	mov	sp, r7
 8008b76:	bd80      	pop	{r7, pc}

08008b78 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b08e      	sub	sp, #56	; 0x38
 8008b7c:	af04      	add	r7, sp, #16
 8008b7e:	60f8      	str	r0, [r7, #12]
 8008b80:	60b9      	str	r1, [r7, #8]
 8008b82:	607a      	str	r2, [r7, #4]
 8008b84:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008b86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d10a      	bne.n	8008ba2 <xTaskCreateStatic+0x2a>
	__asm volatile
 8008b8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b90:	f383 8811 	msr	BASEPRI, r3
 8008b94:	f3bf 8f6f 	isb	sy
 8008b98:	f3bf 8f4f 	dsb	sy
 8008b9c:	623b      	str	r3, [r7, #32]
}
 8008b9e:	bf00      	nop
 8008ba0:	e7fe      	b.n	8008ba0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008ba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d10a      	bne.n	8008bbe <xTaskCreateStatic+0x46>
	__asm volatile
 8008ba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bac:	f383 8811 	msr	BASEPRI, r3
 8008bb0:	f3bf 8f6f 	isb	sy
 8008bb4:	f3bf 8f4f 	dsb	sy
 8008bb8:	61fb      	str	r3, [r7, #28]
}
 8008bba:	bf00      	nop
 8008bbc:	e7fe      	b.n	8008bbc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008bbe:	23a8      	movs	r3, #168	; 0xa8
 8008bc0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008bc2:	693b      	ldr	r3, [r7, #16]
 8008bc4:	2ba8      	cmp	r3, #168	; 0xa8
 8008bc6:	d00a      	beq.n	8008bde <xTaskCreateStatic+0x66>
	__asm volatile
 8008bc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bcc:	f383 8811 	msr	BASEPRI, r3
 8008bd0:	f3bf 8f6f 	isb	sy
 8008bd4:	f3bf 8f4f 	dsb	sy
 8008bd8:	61bb      	str	r3, [r7, #24]
}
 8008bda:	bf00      	nop
 8008bdc:	e7fe      	b.n	8008bdc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008bde:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008be0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d01e      	beq.n	8008c24 <xTaskCreateStatic+0xac>
 8008be6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d01b      	beq.n	8008c24 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008bec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bee:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bf2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008bf4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bf8:	2202      	movs	r2, #2
 8008bfa:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008bfe:	2300      	movs	r3, #0
 8008c00:	9303      	str	r3, [sp, #12]
 8008c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c04:	9302      	str	r3, [sp, #8]
 8008c06:	f107 0314 	add.w	r3, r7, #20
 8008c0a:	9301      	str	r3, [sp, #4]
 8008c0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c0e:	9300      	str	r3, [sp, #0]
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	687a      	ldr	r2, [r7, #4]
 8008c14:	68b9      	ldr	r1, [r7, #8]
 8008c16:	68f8      	ldr	r0, [r7, #12]
 8008c18:	f000 f850 	bl	8008cbc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008c1c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008c1e:	f000 f8f3 	bl	8008e08 <prvAddNewTaskToReadyList>
 8008c22:	e001      	b.n	8008c28 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008c24:	2300      	movs	r3, #0
 8008c26:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008c28:	697b      	ldr	r3, [r7, #20]
	}
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	3728      	adds	r7, #40	; 0x28
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	bd80      	pop	{r7, pc}

08008c32 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008c32:	b580      	push	{r7, lr}
 8008c34:	b08c      	sub	sp, #48	; 0x30
 8008c36:	af04      	add	r7, sp, #16
 8008c38:	60f8      	str	r0, [r7, #12]
 8008c3a:	60b9      	str	r1, [r7, #8]
 8008c3c:	603b      	str	r3, [r7, #0]
 8008c3e:	4613      	mov	r3, r2
 8008c40:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008c42:	88fb      	ldrh	r3, [r7, #6]
 8008c44:	009b      	lsls	r3, r3, #2
 8008c46:	4618      	mov	r0, r3
 8008c48:	f001 fd5e 	bl	800a708 <pvPortMalloc>
 8008c4c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008c4e:	697b      	ldr	r3, [r7, #20]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d00e      	beq.n	8008c72 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008c54:	20a8      	movs	r0, #168	; 0xa8
 8008c56:	f001 fd57 	bl	800a708 <pvPortMalloc>
 8008c5a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008c5c:	69fb      	ldr	r3, [r7, #28]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d003      	beq.n	8008c6a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008c62:	69fb      	ldr	r3, [r7, #28]
 8008c64:	697a      	ldr	r2, [r7, #20]
 8008c66:	631a      	str	r2, [r3, #48]	; 0x30
 8008c68:	e005      	b.n	8008c76 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008c6a:	6978      	ldr	r0, [r7, #20]
 8008c6c:	f001 fe18 	bl	800a8a0 <vPortFree>
 8008c70:	e001      	b.n	8008c76 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008c72:	2300      	movs	r3, #0
 8008c74:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008c76:	69fb      	ldr	r3, [r7, #28]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d017      	beq.n	8008cac <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008c7c:	69fb      	ldr	r3, [r7, #28]
 8008c7e:	2200      	movs	r2, #0
 8008c80:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008c84:	88fa      	ldrh	r2, [r7, #6]
 8008c86:	2300      	movs	r3, #0
 8008c88:	9303      	str	r3, [sp, #12]
 8008c8a:	69fb      	ldr	r3, [r7, #28]
 8008c8c:	9302      	str	r3, [sp, #8]
 8008c8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c90:	9301      	str	r3, [sp, #4]
 8008c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c94:	9300      	str	r3, [sp, #0]
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	68b9      	ldr	r1, [r7, #8]
 8008c9a:	68f8      	ldr	r0, [r7, #12]
 8008c9c:	f000 f80e 	bl	8008cbc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008ca0:	69f8      	ldr	r0, [r7, #28]
 8008ca2:	f000 f8b1 	bl	8008e08 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008ca6:	2301      	movs	r3, #1
 8008ca8:	61bb      	str	r3, [r7, #24]
 8008caa:	e002      	b.n	8008cb2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008cac:	f04f 33ff 	mov.w	r3, #4294967295
 8008cb0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008cb2:	69bb      	ldr	r3, [r7, #24]
	}
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	3720      	adds	r7, #32
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	bd80      	pop	{r7, pc}

08008cbc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b088      	sub	sp, #32
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	60f8      	str	r0, [r7, #12]
 8008cc4:	60b9      	str	r1, [r7, #8]
 8008cc6:	607a      	str	r2, [r7, #4]
 8008cc8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ccc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	009b      	lsls	r3, r3, #2
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	21a5      	movs	r1, #165	; 0xa5
 8008cd6:	f002 ff2e 	bl	800bb36 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008ce4:	3b01      	subs	r3, #1
 8008ce6:	009b      	lsls	r3, r3, #2
 8008ce8:	4413      	add	r3, r2
 8008cea:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008cec:	69bb      	ldr	r3, [r7, #24]
 8008cee:	f023 0307 	bic.w	r3, r3, #7
 8008cf2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008cf4:	69bb      	ldr	r3, [r7, #24]
 8008cf6:	f003 0307 	and.w	r3, r3, #7
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d00a      	beq.n	8008d14 <prvInitialiseNewTask+0x58>
	__asm volatile
 8008cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d02:	f383 8811 	msr	BASEPRI, r3
 8008d06:	f3bf 8f6f 	isb	sy
 8008d0a:	f3bf 8f4f 	dsb	sy
 8008d0e:	617b      	str	r3, [r7, #20]
}
 8008d10:	bf00      	nop
 8008d12:	e7fe      	b.n	8008d12 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d01f      	beq.n	8008d5a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	61fb      	str	r3, [r7, #28]
 8008d1e:	e012      	b.n	8008d46 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008d20:	68ba      	ldr	r2, [r7, #8]
 8008d22:	69fb      	ldr	r3, [r7, #28]
 8008d24:	4413      	add	r3, r2
 8008d26:	7819      	ldrb	r1, [r3, #0]
 8008d28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d2a:	69fb      	ldr	r3, [r7, #28]
 8008d2c:	4413      	add	r3, r2
 8008d2e:	3334      	adds	r3, #52	; 0x34
 8008d30:	460a      	mov	r2, r1
 8008d32:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008d34:	68ba      	ldr	r2, [r7, #8]
 8008d36:	69fb      	ldr	r3, [r7, #28]
 8008d38:	4413      	add	r3, r2
 8008d3a:	781b      	ldrb	r3, [r3, #0]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d006      	beq.n	8008d4e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008d40:	69fb      	ldr	r3, [r7, #28]
 8008d42:	3301      	adds	r3, #1
 8008d44:	61fb      	str	r3, [r7, #28]
 8008d46:	69fb      	ldr	r3, [r7, #28]
 8008d48:	2b0f      	cmp	r3, #15
 8008d4a:	d9e9      	bls.n	8008d20 <prvInitialiseNewTask+0x64>
 8008d4c:	e000      	b.n	8008d50 <prvInitialiseNewTask+0x94>
			{
				break;
 8008d4e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d52:	2200      	movs	r2, #0
 8008d54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008d58:	e003      	b.n	8008d62 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d64:	2b37      	cmp	r3, #55	; 0x37
 8008d66:	d901      	bls.n	8008d6c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008d68:	2337      	movs	r3, #55	; 0x37
 8008d6a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008d70:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008d76:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008d78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d80:	3304      	adds	r3, #4
 8008d82:	4618      	mov	r0, r3
 8008d84:	f7ff f978 	bl	8008078 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d8a:	3318      	adds	r3, #24
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	f7ff f973 	bl	8008078 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008d92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d96:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d9a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008da0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008da4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008da6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008da8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008daa:	2200      	movs	r2, #0
 8008dac:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008db0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008db2:	2200      	movs	r2, #0
 8008db4:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dba:	3354      	adds	r3, #84	; 0x54
 8008dbc:	224c      	movs	r2, #76	; 0x4c
 8008dbe:	2100      	movs	r1, #0
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	f002 feb8 	bl	800bb36 <memset>
 8008dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dc8:	4a0c      	ldr	r2, [pc, #48]	; (8008dfc <prvInitialiseNewTask+0x140>)
 8008dca:	659a      	str	r2, [r3, #88]	; 0x58
 8008dcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dce:	4a0c      	ldr	r2, [pc, #48]	; (8008e00 <prvInitialiseNewTask+0x144>)
 8008dd0:	65da      	str	r2, [r3, #92]	; 0x5c
 8008dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dd4:	4a0b      	ldr	r2, [pc, #44]	; (8008e04 <prvInitialiseNewTask+0x148>)
 8008dd6:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008dd8:	683a      	ldr	r2, [r7, #0]
 8008dda:	68f9      	ldr	r1, [r7, #12]
 8008ddc:	69b8      	ldr	r0, [r7, #24]
 8008dde:	f001 fa47 	bl	800a270 <pxPortInitialiseStack>
 8008de2:	4602      	mov	r2, r0
 8008de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008de6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008de8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d002      	beq.n	8008df4 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008df0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008df2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008df4:	bf00      	nop
 8008df6:	3720      	adds	r7, #32
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	bd80      	pop	{r7, pc}
 8008dfc:	20001e78 	.word	0x20001e78
 8008e00:	20001ee0 	.word	0x20001ee0
 8008e04:	20001f48 	.word	0x20001f48

08008e08 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b082      	sub	sp, #8
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008e10:	f001 fb58 	bl	800a4c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008e14:	4b2d      	ldr	r3, [pc, #180]	; (8008ecc <prvAddNewTaskToReadyList+0xc4>)
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	3301      	adds	r3, #1
 8008e1a:	4a2c      	ldr	r2, [pc, #176]	; (8008ecc <prvAddNewTaskToReadyList+0xc4>)
 8008e1c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008e1e:	4b2c      	ldr	r3, [pc, #176]	; (8008ed0 <prvAddNewTaskToReadyList+0xc8>)
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d109      	bne.n	8008e3a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008e26:	4a2a      	ldr	r2, [pc, #168]	; (8008ed0 <prvAddNewTaskToReadyList+0xc8>)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008e2c:	4b27      	ldr	r3, [pc, #156]	; (8008ecc <prvAddNewTaskToReadyList+0xc4>)
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	2b01      	cmp	r3, #1
 8008e32:	d110      	bne.n	8008e56 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008e34:	f000 fd2c 	bl	8009890 <prvInitialiseTaskLists>
 8008e38:	e00d      	b.n	8008e56 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008e3a:	4b26      	ldr	r3, [pc, #152]	; (8008ed4 <prvAddNewTaskToReadyList+0xcc>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d109      	bne.n	8008e56 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008e42:	4b23      	ldr	r3, [pc, #140]	; (8008ed0 <prvAddNewTaskToReadyList+0xc8>)
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e4c:	429a      	cmp	r2, r3
 8008e4e:	d802      	bhi.n	8008e56 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008e50:	4a1f      	ldr	r2, [pc, #124]	; (8008ed0 <prvAddNewTaskToReadyList+0xc8>)
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008e56:	4b20      	ldr	r3, [pc, #128]	; (8008ed8 <prvAddNewTaskToReadyList+0xd0>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	3301      	adds	r3, #1
 8008e5c:	4a1e      	ldr	r2, [pc, #120]	; (8008ed8 <prvAddNewTaskToReadyList+0xd0>)
 8008e5e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008e60:	4b1d      	ldr	r3, [pc, #116]	; (8008ed8 <prvAddNewTaskToReadyList+0xd0>)
 8008e62:	681a      	ldr	r2, [r3, #0]
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e6c:	4b1b      	ldr	r3, [pc, #108]	; (8008edc <prvAddNewTaskToReadyList+0xd4>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	429a      	cmp	r2, r3
 8008e72:	d903      	bls.n	8008e7c <prvAddNewTaskToReadyList+0x74>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e78:	4a18      	ldr	r2, [pc, #96]	; (8008edc <prvAddNewTaskToReadyList+0xd4>)
 8008e7a:	6013      	str	r3, [r2, #0]
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e80:	4613      	mov	r3, r2
 8008e82:	009b      	lsls	r3, r3, #2
 8008e84:	4413      	add	r3, r2
 8008e86:	009b      	lsls	r3, r3, #2
 8008e88:	4a15      	ldr	r2, [pc, #84]	; (8008ee0 <prvAddNewTaskToReadyList+0xd8>)
 8008e8a:	441a      	add	r2, r3
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	3304      	adds	r3, #4
 8008e90:	4619      	mov	r1, r3
 8008e92:	4610      	mov	r0, r2
 8008e94:	f7ff f8fd 	bl	8008092 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008e98:	f001 fb44 	bl	800a524 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008e9c:	4b0d      	ldr	r3, [pc, #52]	; (8008ed4 <prvAddNewTaskToReadyList+0xcc>)
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d00e      	beq.n	8008ec2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008ea4:	4b0a      	ldr	r3, [pc, #40]	; (8008ed0 <prvAddNewTaskToReadyList+0xc8>)
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008eae:	429a      	cmp	r2, r3
 8008eb0:	d207      	bcs.n	8008ec2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008eb2:	4b0c      	ldr	r3, [pc, #48]	; (8008ee4 <prvAddNewTaskToReadyList+0xdc>)
 8008eb4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008eb8:	601a      	str	r2, [r3, #0]
 8008eba:	f3bf 8f4f 	dsb	sy
 8008ebe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ec2:	bf00      	nop
 8008ec4:	3708      	adds	r7, #8
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	bd80      	pop	{r7, pc}
 8008eca:	bf00      	nop
 8008ecc:	20001140 	.word	0x20001140
 8008ed0:	20000c6c 	.word	0x20000c6c
 8008ed4:	2000114c 	.word	0x2000114c
 8008ed8:	2000115c 	.word	0x2000115c
 8008edc:	20001148 	.word	0x20001148
 8008ee0:	20000c70 	.word	0x20000c70
 8008ee4:	e000ed04 	.word	0xe000ed04

08008ee8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b084      	sub	sp, #16
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d017      	beq.n	8008f2a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008efa:	4b13      	ldr	r3, [pc, #76]	; (8008f48 <vTaskDelay+0x60>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d00a      	beq.n	8008f18 <vTaskDelay+0x30>
	__asm volatile
 8008f02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f06:	f383 8811 	msr	BASEPRI, r3
 8008f0a:	f3bf 8f6f 	isb	sy
 8008f0e:	f3bf 8f4f 	dsb	sy
 8008f12:	60bb      	str	r3, [r7, #8]
}
 8008f14:	bf00      	nop
 8008f16:	e7fe      	b.n	8008f16 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008f18:	f000 f990 	bl	800923c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008f1c:	2100      	movs	r1, #0
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	f000 fe04 	bl	8009b2c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008f24:	f000 f998 	bl	8009258 <xTaskResumeAll>
 8008f28:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d107      	bne.n	8008f40 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008f30:	4b06      	ldr	r3, [pc, #24]	; (8008f4c <vTaskDelay+0x64>)
 8008f32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f36:	601a      	str	r2, [r3, #0]
 8008f38:	f3bf 8f4f 	dsb	sy
 8008f3c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008f40:	bf00      	nop
 8008f42:	3710      	adds	r7, #16
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bd80      	pop	{r7, pc}
 8008f48:	20001168 	.word	0x20001168
 8008f4c:	e000ed04 	.word	0xe000ed04

08008f50 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b084      	sub	sp, #16
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8008f58:	f001 fab4 	bl	800a4c4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d102      	bne.n	8008f68 <vTaskSuspend+0x18>
 8008f62:	4b30      	ldr	r3, [pc, #192]	; (8009024 <vTaskSuspend+0xd4>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	e000      	b.n	8008f6a <vTaskSuspend+0x1a>
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	3304      	adds	r3, #4
 8008f70:	4618      	mov	r0, r3
 8008f72:	f7ff f8eb 	bl	800814c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d004      	beq.n	8008f88 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	3318      	adds	r3, #24
 8008f82:	4618      	mov	r0, r3
 8008f84:	f7ff f8e2 	bl	800814c <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	3304      	adds	r3, #4
 8008f8c:	4619      	mov	r1, r3
 8008f8e:	4826      	ldr	r0, [pc, #152]	; (8009028 <vTaskSuspend+0xd8>)
 8008f90:	f7ff f87f 	bl	8008092 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 8008f9a:	b2db      	uxtb	r3, r3
 8008f9c:	2b01      	cmp	r3, #1
 8008f9e:	d103      	bne.n	8008fa8 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8008fa8:	f001 fabc 	bl	800a524 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8008fac:	4b1f      	ldr	r3, [pc, #124]	; (800902c <vTaskSuspend+0xdc>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d005      	beq.n	8008fc0 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8008fb4:	f001 fa86 	bl	800a4c4 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8008fb8:	f000 fd0c 	bl	80099d4 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8008fbc:	f001 fab2 	bl	800a524 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8008fc0:	4b18      	ldr	r3, [pc, #96]	; (8009024 <vTaskSuspend+0xd4>)
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	68fa      	ldr	r2, [r7, #12]
 8008fc6:	429a      	cmp	r2, r3
 8008fc8:	d127      	bne.n	800901a <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 8008fca:	4b18      	ldr	r3, [pc, #96]	; (800902c <vTaskSuspend+0xdc>)
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d017      	beq.n	8009002 <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8008fd2:	4b17      	ldr	r3, [pc, #92]	; (8009030 <vTaskSuspend+0xe0>)
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d00a      	beq.n	8008ff0 <vTaskSuspend+0xa0>
	__asm volatile
 8008fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fde:	f383 8811 	msr	BASEPRI, r3
 8008fe2:	f3bf 8f6f 	isb	sy
 8008fe6:	f3bf 8f4f 	dsb	sy
 8008fea:	60bb      	str	r3, [r7, #8]
}
 8008fec:	bf00      	nop
 8008fee:	e7fe      	b.n	8008fee <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8008ff0:	4b10      	ldr	r3, [pc, #64]	; (8009034 <vTaskSuspend+0xe4>)
 8008ff2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ff6:	601a      	str	r2, [r3, #0]
 8008ff8:	f3bf 8f4f 	dsb	sy
 8008ffc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009000:	e00b      	b.n	800901a <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8009002:	4b09      	ldr	r3, [pc, #36]	; (8009028 <vTaskSuspend+0xd8>)
 8009004:	681a      	ldr	r2, [r3, #0]
 8009006:	4b0c      	ldr	r3, [pc, #48]	; (8009038 <vTaskSuspend+0xe8>)
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	429a      	cmp	r2, r3
 800900c:	d103      	bne.n	8009016 <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 800900e:	4b05      	ldr	r3, [pc, #20]	; (8009024 <vTaskSuspend+0xd4>)
 8009010:	2200      	movs	r2, #0
 8009012:	601a      	str	r2, [r3, #0]
	}
 8009014:	e001      	b.n	800901a <vTaskSuspend+0xca>
					vTaskSwitchContext();
 8009016:	f000 fa87 	bl	8009528 <vTaskSwitchContext>
	}
 800901a:	bf00      	nop
 800901c:	3710      	adds	r7, #16
 800901e:	46bd      	mov	sp, r7
 8009020:	bd80      	pop	{r7, pc}
 8009022:	bf00      	nop
 8009024:	20000c6c 	.word	0x20000c6c
 8009028:	2000112c 	.word	0x2000112c
 800902c:	2000114c 	.word	0x2000114c
 8009030:	20001168 	.word	0x20001168
 8009034:	e000ed04 	.word	0xe000ed04
 8009038:	20001140 	.word	0x20001140

0800903c <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800903c:	b480      	push	{r7}
 800903e:	b087      	sub	sp, #28
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8009044:	2300      	movs	r3, #0
 8009046:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d10a      	bne.n	8009068 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 8009052:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009056:	f383 8811 	msr	BASEPRI, r3
 800905a:	f3bf 8f6f 	isb	sy
 800905e:	f3bf 8f4f 	dsb	sy
 8009062:	60fb      	str	r3, [r7, #12]
}
 8009064:	bf00      	nop
 8009066:	e7fe      	b.n	8009066 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009068:	693b      	ldr	r3, [r7, #16]
 800906a:	695b      	ldr	r3, [r3, #20]
 800906c:	4a0a      	ldr	r2, [pc, #40]	; (8009098 <prvTaskIsTaskSuspended+0x5c>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d10a      	bne.n	8009088 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8009072:	693b      	ldr	r3, [r7, #16]
 8009074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009076:	4a09      	ldr	r2, [pc, #36]	; (800909c <prvTaskIsTaskSuspended+0x60>)
 8009078:	4293      	cmp	r3, r2
 800907a:	d005      	beq.n	8009088 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800907c:	693b      	ldr	r3, [r7, #16]
 800907e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009080:	2b00      	cmp	r3, #0
 8009082:	d101      	bne.n	8009088 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 8009084:	2301      	movs	r3, #1
 8009086:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009088:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800908a:	4618      	mov	r0, r3
 800908c:	371c      	adds	r7, #28
 800908e:	46bd      	mov	sp, r7
 8009090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009094:	4770      	bx	lr
 8009096:	bf00      	nop
 8009098:	2000112c 	.word	0x2000112c
 800909c:	20001100 	.word	0x20001100

080090a0 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b084      	sub	sp, #16
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d10a      	bne.n	80090c8 <vTaskResume+0x28>
	__asm volatile
 80090b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090b6:	f383 8811 	msr	BASEPRI, r3
 80090ba:	f3bf 8f6f 	isb	sy
 80090be:	f3bf 8f4f 	dsb	sy
 80090c2:	60bb      	str	r3, [r7, #8]
}
 80090c4:	bf00      	nop
 80090c6:	e7fe      	b.n	80090c6 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 80090c8:	4b20      	ldr	r3, [pc, #128]	; (800914c <vTaskResume+0xac>)
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	68fa      	ldr	r2, [r7, #12]
 80090ce:	429a      	cmp	r2, r3
 80090d0:	d038      	beq.n	8009144 <vTaskResume+0xa4>
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d035      	beq.n	8009144 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 80090d8:	f001 f9f4 	bl	800a4c4 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80090dc:	68f8      	ldr	r0, [r7, #12]
 80090de:	f7ff ffad 	bl	800903c <prvTaskIsTaskSuspended>
 80090e2:	4603      	mov	r3, r0
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d02b      	beq.n	8009140 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	3304      	adds	r3, #4
 80090ec:	4618      	mov	r0, r3
 80090ee:	f7ff f82d 	bl	800814c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090f6:	4b16      	ldr	r3, [pc, #88]	; (8009150 <vTaskResume+0xb0>)
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	429a      	cmp	r2, r3
 80090fc:	d903      	bls.n	8009106 <vTaskResume+0x66>
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009102:	4a13      	ldr	r2, [pc, #76]	; (8009150 <vTaskResume+0xb0>)
 8009104:	6013      	str	r3, [r2, #0]
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800910a:	4613      	mov	r3, r2
 800910c:	009b      	lsls	r3, r3, #2
 800910e:	4413      	add	r3, r2
 8009110:	009b      	lsls	r3, r3, #2
 8009112:	4a10      	ldr	r2, [pc, #64]	; (8009154 <vTaskResume+0xb4>)
 8009114:	441a      	add	r2, r3
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	3304      	adds	r3, #4
 800911a:	4619      	mov	r1, r3
 800911c:	4610      	mov	r0, r2
 800911e:	f7fe ffb8 	bl	8008092 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009126:	4b09      	ldr	r3, [pc, #36]	; (800914c <vTaskResume+0xac>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800912c:	429a      	cmp	r2, r3
 800912e:	d307      	bcc.n	8009140 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8009130:	4b09      	ldr	r3, [pc, #36]	; (8009158 <vTaskResume+0xb8>)
 8009132:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009136:	601a      	str	r2, [r3, #0]
 8009138:	f3bf 8f4f 	dsb	sy
 800913c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8009140:	f001 f9f0 	bl	800a524 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009144:	bf00      	nop
 8009146:	3710      	adds	r7, #16
 8009148:	46bd      	mov	sp, r7
 800914a:	bd80      	pop	{r7, pc}
 800914c:	20000c6c 	.word	0x20000c6c
 8009150:	20001148 	.word	0x20001148
 8009154:	20000c70 	.word	0x20000c70
 8009158:	e000ed04 	.word	0xe000ed04

0800915c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b08a      	sub	sp, #40	; 0x28
 8009160:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009162:	2300      	movs	r3, #0
 8009164:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009166:	2300      	movs	r3, #0
 8009168:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800916a:	463a      	mov	r2, r7
 800916c:	1d39      	adds	r1, r7, #4
 800916e:	f107 0308 	add.w	r3, r7, #8
 8009172:	4618      	mov	r0, r3
 8009174:	f7fe ff2c 	bl	8007fd0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009178:	6839      	ldr	r1, [r7, #0]
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	68ba      	ldr	r2, [r7, #8]
 800917e:	9202      	str	r2, [sp, #8]
 8009180:	9301      	str	r3, [sp, #4]
 8009182:	2300      	movs	r3, #0
 8009184:	9300      	str	r3, [sp, #0]
 8009186:	2300      	movs	r3, #0
 8009188:	460a      	mov	r2, r1
 800918a:	4924      	ldr	r1, [pc, #144]	; (800921c <vTaskStartScheduler+0xc0>)
 800918c:	4824      	ldr	r0, [pc, #144]	; (8009220 <vTaskStartScheduler+0xc4>)
 800918e:	f7ff fcf3 	bl	8008b78 <xTaskCreateStatic>
 8009192:	4603      	mov	r3, r0
 8009194:	4a23      	ldr	r2, [pc, #140]	; (8009224 <vTaskStartScheduler+0xc8>)
 8009196:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009198:	4b22      	ldr	r3, [pc, #136]	; (8009224 <vTaskStartScheduler+0xc8>)
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d002      	beq.n	80091a6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80091a0:	2301      	movs	r3, #1
 80091a2:	617b      	str	r3, [r7, #20]
 80091a4:	e001      	b.n	80091aa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80091a6:	2300      	movs	r3, #0
 80091a8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80091aa:	697b      	ldr	r3, [r7, #20]
 80091ac:	2b01      	cmp	r3, #1
 80091ae:	d102      	bne.n	80091b6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80091b0:	f000 fd10 	bl	8009bd4 <xTimerCreateTimerTask>
 80091b4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	2b01      	cmp	r3, #1
 80091ba:	d11b      	bne.n	80091f4 <vTaskStartScheduler+0x98>
	__asm volatile
 80091bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091c0:	f383 8811 	msr	BASEPRI, r3
 80091c4:	f3bf 8f6f 	isb	sy
 80091c8:	f3bf 8f4f 	dsb	sy
 80091cc:	613b      	str	r3, [r7, #16]
}
 80091ce:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80091d0:	4b15      	ldr	r3, [pc, #84]	; (8009228 <vTaskStartScheduler+0xcc>)
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	3354      	adds	r3, #84	; 0x54
 80091d6:	4a15      	ldr	r2, [pc, #84]	; (800922c <vTaskStartScheduler+0xd0>)
 80091d8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80091da:	4b15      	ldr	r3, [pc, #84]	; (8009230 <vTaskStartScheduler+0xd4>)
 80091dc:	f04f 32ff 	mov.w	r2, #4294967295
 80091e0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80091e2:	4b14      	ldr	r3, [pc, #80]	; (8009234 <vTaskStartScheduler+0xd8>)
 80091e4:	2201      	movs	r2, #1
 80091e6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80091e8:	4b13      	ldr	r3, [pc, #76]	; (8009238 <vTaskStartScheduler+0xdc>)
 80091ea:	2200      	movs	r2, #0
 80091ec:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80091ee:	f001 f8c7 	bl	800a380 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80091f2:	e00e      	b.n	8009212 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80091f4:	697b      	ldr	r3, [r7, #20]
 80091f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091fa:	d10a      	bne.n	8009212 <vTaskStartScheduler+0xb6>
	__asm volatile
 80091fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009200:	f383 8811 	msr	BASEPRI, r3
 8009204:	f3bf 8f6f 	isb	sy
 8009208:	f3bf 8f4f 	dsb	sy
 800920c:	60fb      	str	r3, [r7, #12]
}
 800920e:	bf00      	nop
 8009210:	e7fe      	b.n	8009210 <vTaskStartScheduler+0xb4>
}
 8009212:	bf00      	nop
 8009214:	3718      	adds	r7, #24
 8009216:	46bd      	mov	sp, r7
 8009218:	bd80      	pop	{r7, pc}
 800921a:	bf00      	nop
 800921c:	0800f4d8 	.word	0x0800f4d8
 8009220:	08009861 	.word	0x08009861
 8009224:	20001164 	.word	0x20001164
 8009228:	20000c6c 	.word	0x20000c6c
 800922c:	20000068 	.word	0x20000068
 8009230:	20001160 	.word	0x20001160
 8009234:	2000114c 	.word	0x2000114c
 8009238:	20001144 	.word	0x20001144

0800923c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800923c:	b480      	push	{r7}
 800923e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009240:	4b04      	ldr	r3, [pc, #16]	; (8009254 <vTaskSuspendAll+0x18>)
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	3301      	adds	r3, #1
 8009246:	4a03      	ldr	r2, [pc, #12]	; (8009254 <vTaskSuspendAll+0x18>)
 8009248:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800924a:	bf00      	nop
 800924c:	46bd      	mov	sp, r7
 800924e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009252:	4770      	bx	lr
 8009254:	20001168 	.word	0x20001168

08009258 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b084      	sub	sp, #16
 800925c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800925e:	2300      	movs	r3, #0
 8009260:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009262:	2300      	movs	r3, #0
 8009264:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009266:	4b42      	ldr	r3, [pc, #264]	; (8009370 <xTaskResumeAll+0x118>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d10a      	bne.n	8009284 <xTaskResumeAll+0x2c>
	__asm volatile
 800926e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009272:	f383 8811 	msr	BASEPRI, r3
 8009276:	f3bf 8f6f 	isb	sy
 800927a:	f3bf 8f4f 	dsb	sy
 800927e:	603b      	str	r3, [r7, #0]
}
 8009280:	bf00      	nop
 8009282:	e7fe      	b.n	8009282 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009284:	f001 f91e 	bl	800a4c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009288:	4b39      	ldr	r3, [pc, #228]	; (8009370 <xTaskResumeAll+0x118>)
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	3b01      	subs	r3, #1
 800928e:	4a38      	ldr	r2, [pc, #224]	; (8009370 <xTaskResumeAll+0x118>)
 8009290:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009292:	4b37      	ldr	r3, [pc, #220]	; (8009370 <xTaskResumeAll+0x118>)
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d162      	bne.n	8009360 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800929a:	4b36      	ldr	r3, [pc, #216]	; (8009374 <xTaskResumeAll+0x11c>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d05e      	beq.n	8009360 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80092a2:	e02f      	b.n	8009304 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092a4:	4b34      	ldr	r3, [pc, #208]	; (8009378 <xTaskResumeAll+0x120>)
 80092a6:	68db      	ldr	r3, [r3, #12]
 80092a8:	68db      	ldr	r3, [r3, #12]
 80092aa:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	3318      	adds	r3, #24
 80092b0:	4618      	mov	r0, r3
 80092b2:	f7fe ff4b 	bl	800814c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	3304      	adds	r3, #4
 80092ba:	4618      	mov	r0, r3
 80092bc:	f7fe ff46 	bl	800814c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092c4:	4b2d      	ldr	r3, [pc, #180]	; (800937c <xTaskResumeAll+0x124>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	429a      	cmp	r2, r3
 80092ca:	d903      	bls.n	80092d4 <xTaskResumeAll+0x7c>
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092d0:	4a2a      	ldr	r2, [pc, #168]	; (800937c <xTaskResumeAll+0x124>)
 80092d2:	6013      	str	r3, [r2, #0]
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092d8:	4613      	mov	r3, r2
 80092da:	009b      	lsls	r3, r3, #2
 80092dc:	4413      	add	r3, r2
 80092de:	009b      	lsls	r3, r3, #2
 80092e0:	4a27      	ldr	r2, [pc, #156]	; (8009380 <xTaskResumeAll+0x128>)
 80092e2:	441a      	add	r2, r3
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	3304      	adds	r3, #4
 80092e8:	4619      	mov	r1, r3
 80092ea:	4610      	mov	r0, r2
 80092ec:	f7fe fed1 	bl	8008092 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092f4:	4b23      	ldr	r3, [pc, #140]	; (8009384 <xTaskResumeAll+0x12c>)
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092fa:	429a      	cmp	r2, r3
 80092fc:	d302      	bcc.n	8009304 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80092fe:	4b22      	ldr	r3, [pc, #136]	; (8009388 <xTaskResumeAll+0x130>)
 8009300:	2201      	movs	r2, #1
 8009302:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009304:	4b1c      	ldr	r3, [pc, #112]	; (8009378 <xTaskResumeAll+0x120>)
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d1cb      	bne.n	80092a4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d001      	beq.n	8009316 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009312:	f000 fb5f 	bl	80099d4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009316:	4b1d      	ldr	r3, [pc, #116]	; (800938c <xTaskResumeAll+0x134>)
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d010      	beq.n	8009344 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009322:	f000 f847 	bl	80093b4 <xTaskIncrementTick>
 8009326:	4603      	mov	r3, r0
 8009328:	2b00      	cmp	r3, #0
 800932a:	d002      	beq.n	8009332 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800932c:	4b16      	ldr	r3, [pc, #88]	; (8009388 <xTaskResumeAll+0x130>)
 800932e:	2201      	movs	r2, #1
 8009330:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	3b01      	subs	r3, #1
 8009336:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d1f1      	bne.n	8009322 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800933e:	4b13      	ldr	r3, [pc, #76]	; (800938c <xTaskResumeAll+0x134>)
 8009340:	2200      	movs	r2, #0
 8009342:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009344:	4b10      	ldr	r3, [pc, #64]	; (8009388 <xTaskResumeAll+0x130>)
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d009      	beq.n	8009360 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800934c:	2301      	movs	r3, #1
 800934e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009350:	4b0f      	ldr	r3, [pc, #60]	; (8009390 <xTaskResumeAll+0x138>)
 8009352:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009356:	601a      	str	r2, [r3, #0]
 8009358:	f3bf 8f4f 	dsb	sy
 800935c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009360:	f001 f8e0 	bl	800a524 <vPortExitCritical>

	return xAlreadyYielded;
 8009364:	68bb      	ldr	r3, [r7, #8]
}
 8009366:	4618      	mov	r0, r3
 8009368:	3710      	adds	r7, #16
 800936a:	46bd      	mov	sp, r7
 800936c:	bd80      	pop	{r7, pc}
 800936e:	bf00      	nop
 8009370:	20001168 	.word	0x20001168
 8009374:	20001140 	.word	0x20001140
 8009378:	20001100 	.word	0x20001100
 800937c:	20001148 	.word	0x20001148
 8009380:	20000c70 	.word	0x20000c70
 8009384:	20000c6c 	.word	0x20000c6c
 8009388:	20001154 	.word	0x20001154
 800938c:	20001150 	.word	0x20001150
 8009390:	e000ed04 	.word	0xe000ed04

08009394 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009394:	b480      	push	{r7}
 8009396:	b083      	sub	sp, #12
 8009398:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800939a:	4b05      	ldr	r3, [pc, #20]	; (80093b0 <xTaskGetTickCount+0x1c>)
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80093a0:	687b      	ldr	r3, [r7, #4]
}
 80093a2:	4618      	mov	r0, r3
 80093a4:	370c      	adds	r7, #12
 80093a6:	46bd      	mov	sp, r7
 80093a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ac:	4770      	bx	lr
 80093ae:	bf00      	nop
 80093b0:	20001144 	.word	0x20001144

080093b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b086      	sub	sp, #24
 80093b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80093ba:	2300      	movs	r3, #0
 80093bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80093be:	4b4f      	ldr	r3, [pc, #316]	; (80094fc <xTaskIncrementTick+0x148>)
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	f040 808f 	bne.w	80094e6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80093c8:	4b4d      	ldr	r3, [pc, #308]	; (8009500 <xTaskIncrementTick+0x14c>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	3301      	adds	r3, #1
 80093ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80093d0:	4a4b      	ldr	r2, [pc, #300]	; (8009500 <xTaskIncrementTick+0x14c>)
 80093d2:	693b      	ldr	r3, [r7, #16]
 80093d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80093d6:	693b      	ldr	r3, [r7, #16]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d120      	bne.n	800941e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80093dc:	4b49      	ldr	r3, [pc, #292]	; (8009504 <xTaskIncrementTick+0x150>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d00a      	beq.n	80093fc <xTaskIncrementTick+0x48>
	__asm volatile
 80093e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093ea:	f383 8811 	msr	BASEPRI, r3
 80093ee:	f3bf 8f6f 	isb	sy
 80093f2:	f3bf 8f4f 	dsb	sy
 80093f6:	603b      	str	r3, [r7, #0]
}
 80093f8:	bf00      	nop
 80093fa:	e7fe      	b.n	80093fa <xTaskIncrementTick+0x46>
 80093fc:	4b41      	ldr	r3, [pc, #260]	; (8009504 <xTaskIncrementTick+0x150>)
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	60fb      	str	r3, [r7, #12]
 8009402:	4b41      	ldr	r3, [pc, #260]	; (8009508 <xTaskIncrementTick+0x154>)
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	4a3f      	ldr	r2, [pc, #252]	; (8009504 <xTaskIncrementTick+0x150>)
 8009408:	6013      	str	r3, [r2, #0]
 800940a:	4a3f      	ldr	r2, [pc, #252]	; (8009508 <xTaskIncrementTick+0x154>)
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	6013      	str	r3, [r2, #0]
 8009410:	4b3e      	ldr	r3, [pc, #248]	; (800950c <xTaskIncrementTick+0x158>)
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	3301      	adds	r3, #1
 8009416:	4a3d      	ldr	r2, [pc, #244]	; (800950c <xTaskIncrementTick+0x158>)
 8009418:	6013      	str	r3, [r2, #0]
 800941a:	f000 fadb 	bl	80099d4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800941e:	4b3c      	ldr	r3, [pc, #240]	; (8009510 <xTaskIncrementTick+0x15c>)
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	693a      	ldr	r2, [r7, #16]
 8009424:	429a      	cmp	r2, r3
 8009426:	d349      	bcc.n	80094bc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009428:	4b36      	ldr	r3, [pc, #216]	; (8009504 <xTaskIncrementTick+0x150>)
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d104      	bne.n	800943c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009432:	4b37      	ldr	r3, [pc, #220]	; (8009510 <xTaskIncrementTick+0x15c>)
 8009434:	f04f 32ff 	mov.w	r2, #4294967295
 8009438:	601a      	str	r2, [r3, #0]
					break;
 800943a:	e03f      	b.n	80094bc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800943c:	4b31      	ldr	r3, [pc, #196]	; (8009504 <xTaskIncrementTick+0x150>)
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	68db      	ldr	r3, [r3, #12]
 8009442:	68db      	ldr	r3, [r3, #12]
 8009444:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	685b      	ldr	r3, [r3, #4]
 800944a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800944c:	693a      	ldr	r2, [r7, #16]
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	429a      	cmp	r2, r3
 8009452:	d203      	bcs.n	800945c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009454:	4a2e      	ldr	r2, [pc, #184]	; (8009510 <xTaskIncrementTick+0x15c>)
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800945a:	e02f      	b.n	80094bc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	3304      	adds	r3, #4
 8009460:	4618      	mov	r0, r3
 8009462:	f7fe fe73 	bl	800814c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009466:	68bb      	ldr	r3, [r7, #8]
 8009468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800946a:	2b00      	cmp	r3, #0
 800946c:	d004      	beq.n	8009478 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	3318      	adds	r3, #24
 8009472:	4618      	mov	r0, r3
 8009474:	f7fe fe6a 	bl	800814c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800947c:	4b25      	ldr	r3, [pc, #148]	; (8009514 <xTaskIncrementTick+0x160>)
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	429a      	cmp	r2, r3
 8009482:	d903      	bls.n	800948c <xTaskIncrementTick+0xd8>
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009488:	4a22      	ldr	r2, [pc, #136]	; (8009514 <xTaskIncrementTick+0x160>)
 800948a:	6013      	str	r3, [r2, #0]
 800948c:	68bb      	ldr	r3, [r7, #8]
 800948e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009490:	4613      	mov	r3, r2
 8009492:	009b      	lsls	r3, r3, #2
 8009494:	4413      	add	r3, r2
 8009496:	009b      	lsls	r3, r3, #2
 8009498:	4a1f      	ldr	r2, [pc, #124]	; (8009518 <xTaskIncrementTick+0x164>)
 800949a:	441a      	add	r2, r3
 800949c:	68bb      	ldr	r3, [r7, #8]
 800949e:	3304      	adds	r3, #4
 80094a0:	4619      	mov	r1, r3
 80094a2:	4610      	mov	r0, r2
 80094a4:	f7fe fdf5 	bl	8008092 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80094a8:	68bb      	ldr	r3, [r7, #8]
 80094aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094ac:	4b1b      	ldr	r3, [pc, #108]	; (800951c <xTaskIncrementTick+0x168>)
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094b2:	429a      	cmp	r2, r3
 80094b4:	d3b8      	bcc.n	8009428 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80094b6:	2301      	movs	r3, #1
 80094b8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094ba:	e7b5      	b.n	8009428 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80094bc:	4b17      	ldr	r3, [pc, #92]	; (800951c <xTaskIncrementTick+0x168>)
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094c2:	4915      	ldr	r1, [pc, #84]	; (8009518 <xTaskIncrementTick+0x164>)
 80094c4:	4613      	mov	r3, r2
 80094c6:	009b      	lsls	r3, r3, #2
 80094c8:	4413      	add	r3, r2
 80094ca:	009b      	lsls	r3, r3, #2
 80094cc:	440b      	add	r3, r1
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	d901      	bls.n	80094d8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80094d4:	2301      	movs	r3, #1
 80094d6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80094d8:	4b11      	ldr	r3, [pc, #68]	; (8009520 <xTaskIncrementTick+0x16c>)
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d007      	beq.n	80094f0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80094e0:	2301      	movs	r3, #1
 80094e2:	617b      	str	r3, [r7, #20]
 80094e4:	e004      	b.n	80094f0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80094e6:	4b0f      	ldr	r3, [pc, #60]	; (8009524 <xTaskIncrementTick+0x170>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	3301      	adds	r3, #1
 80094ec:	4a0d      	ldr	r2, [pc, #52]	; (8009524 <xTaskIncrementTick+0x170>)
 80094ee:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80094f0:	697b      	ldr	r3, [r7, #20]
}
 80094f2:	4618      	mov	r0, r3
 80094f4:	3718      	adds	r7, #24
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bd80      	pop	{r7, pc}
 80094fa:	bf00      	nop
 80094fc:	20001168 	.word	0x20001168
 8009500:	20001144 	.word	0x20001144
 8009504:	200010f8 	.word	0x200010f8
 8009508:	200010fc 	.word	0x200010fc
 800950c:	20001158 	.word	0x20001158
 8009510:	20001160 	.word	0x20001160
 8009514:	20001148 	.word	0x20001148
 8009518:	20000c70 	.word	0x20000c70
 800951c:	20000c6c 	.word	0x20000c6c
 8009520:	20001154 	.word	0x20001154
 8009524:	20001150 	.word	0x20001150

08009528 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009528:	b480      	push	{r7}
 800952a:	b085      	sub	sp, #20
 800952c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800952e:	4b2a      	ldr	r3, [pc, #168]	; (80095d8 <vTaskSwitchContext+0xb0>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d003      	beq.n	800953e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009536:	4b29      	ldr	r3, [pc, #164]	; (80095dc <vTaskSwitchContext+0xb4>)
 8009538:	2201      	movs	r2, #1
 800953a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800953c:	e046      	b.n	80095cc <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800953e:	4b27      	ldr	r3, [pc, #156]	; (80095dc <vTaskSwitchContext+0xb4>)
 8009540:	2200      	movs	r2, #0
 8009542:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009544:	4b26      	ldr	r3, [pc, #152]	; (80095e0 <vTaskSwitchContext+0xb8>)
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	60fb      	str	r3, [r7, #12]
 800954a:	e010      	b.n	800956e <vTaskSwitchContext+0x46>
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d10a      	bne.n	8009568 <vTaskSwitchContext+0x40>
	__asm volatile
 8009552:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009556:	f383 8811 	msr	BASEPRI, r3
 800955a:	f3bf 8f6f 	isb	sy
 800955e:	f3bf 8f4f 	dsb	sy
 8009562:	607b      	str	r3, [r7, #4]
}
 8009564:	bf00      	nop
 8009566:	e7fe      	b.n	8009566 <vTaskSwitchContext+0x3e>
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	3b01      	subs	r3, #1
 800956c:	60fb      	str	r3, [r7, #12]
 800956e:	491d      	ldr	r1, [pc, #116]	; (80095e4 <vTaskSwitchContext+0xbc>)
 8009570:	68fa      	ldr	r2, [r7, #12]
 8009572:	4613      	mov	r3, r2
 8009574:	009b      	lsls	r3, r3, #2
 8009576:	4413      	add	r3, r2
 8009578:	009b      	lsls	r3, r3, #2
 800957a:	440b      	add	r3, r1
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d0e4      	beq.n	800954c <vTaskSwitchContext+0x24>
 8009582:	68fa      	ldr	r2, [r7, #12]
 8009584:	4613      	mov	r3, r2
 8009586:	009b      	lsls	r3, r3, #2
 8009588:	4413      	add	r3, r2
 800958a:	009b      	lsls	r3, r3, #2
 800958c:	4a15      	ldr	r2, [pc, #84]	; (80095e4 <vTaskSwitchContext+0xbc>)
 800958e:	4413      	add	r3, r2
 8009590:	60bb      	str	r3, [r7, #8]
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	685b      	ldr	r3, [r3, #4]
 8009596:	685a      	ldr	r2, [r3, #4]
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	605a      	str	r2, [r3, #4]
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	685a      	ldr	r2, [r3, #4]
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	3308      	adds	r3, #8
 80095a4:	429a      	cmp	r2, r3
 80095a6:	d104      	bne.n	80095b2 <vTaskSwitchContext+0x8a>
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	685b      	ldr	r3, [r3, #4]
 80095ac:	685a      	ldr	r2, [r3, #4]
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	605a      	str	r2, [r3, #4]
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	685b      	ldr	r3, [r3, #4]
 80095b6:	68db      	ldr	r3, [r3, #12]
 80095b8:	4a0b      	ldr	r2, [pc, #44]	; (80095e8 <vTaskSwitchContext+0xc0>)
 80095ba:	6013      	str	r3, [r2, #0]
 80095bc:	4a08      	ldr	r2, [pc, #32]	; (80095e0 <vTaskSwitchContext+0xb8>)
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80095c2:	4b09      	ldr	r3, [pc, #36]	; (80095e8 <vTaskSwitchContext+0xc0>)
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	3354      	adds	r3, #84	; 0x54
 80095c8:	4a08      	ldr	r2, [pc, #32]	; (80095ec <vTaskSwitchContext+0xc4>)
 80095ca:	6013      	str	r3, [r2, #0]
}
 80095cc:	bf00      	nop
 80095ce:	3714      	adds	r7, #20
 80095d0:	46bd      	mov	sp, r7
 80095d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d6:	4770      	bx	lr
 80095d8:	20001168 	.word	0x20001168
 80095dc:	20001154 	.word	0x20001154
 80095e0:	20001148 	.word	0x20001148
 80095e4:	20000c70 	.word	0x20000c70
 80095e8:	20000c6c 	.word	0x20000c6c
 80095ec:	20000068 	.word	0x20000068

080095f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b084      	sub	sp, #16
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
 80095f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d10a      	bne.n	8009616 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009604:	f383 8811 	msr	BASEPRI, r3
 8009608:	f3bf 8f6f 	isb	sy
 800960c:	f3bf 8f4f 	dsb	sy
 8009610:	60fb      	str	r3, [r7, #12]
}
 8009612:	bf00      	nop
 8009614:	e7fe      	b.n	8009614 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009616:	4b07      	ldr	r3, [pc, #28]	; (8009634 <vTaskPlaceOnEventList+0x44>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	3318      	adds	r3, #24
 800961c:	4619      	mov	r1, r3
 800961e:	6878      	ldr	r0, [r7, #4]
 8009620:	f7fe fd5b 	bl	80080da <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009624:	2101      	movs	r1, #1
 8009626:	6838      	ldr	r0, [r7, #0]
 8009628:	f000 fa80 	bl	8009b2c <prvAddCurrentTaskToDelayedList>
}
 800962c:	bf00      	nop
 800962e:	3710      	adds	r7, #16
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}
 8009634:	20000c6c 	.word	0x20000c6c

08009638 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009638:	b580      	push	{r7, lr}
 800963a:	b086      	sub	sp, #24
 800963c:	af00      	add	r7, sp, #0
 800963e:	60f8      	str	r0, [r7, #12]
 8009640:	60b9      	str	r1, [r7, #8]
 8009642:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d10a      	bne.n	8009660 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800964a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800964e:	f383 8811 	msr	BASEPRI, r3
 8009652:	f3bf 8f6f 	isb	sy
 8009656:	f3bf 8f4f 	dsb	sy
 800965a:	617b      	str	r3, [r7, #20]
}
 800965c:	bf00      	nop
 800965e:	e7fe      	b.n	800965e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009660:	4b0a      	ldr	r3, [pc, #40]	; (800968c <vTaskPlaceOnEventListRestricted+0x54>)
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	3318      	adds	r3, #24
 8009666:	4619      	mov	r1, r3
 8009668:	68f8      	ldr	r0, [r7, #12]
 800966a:	f7fe fd12 	bl	8008092 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d002      	beq.n	800967a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8009674:	f04f 33ff 	mov.w	r3, #4294967295
 8009678:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800967a:	6879      	ldr	r1, [r7, #4]
 800967c:	68b8      	ldr	r0, [r7, #8]
 800967e:	f000 fa55 	bl	8009b2c <prvAddCurrentTaskToDelayedList>
	}
 8009682:	bf00      	nop
 8009684:	3718      	adds	r7, #24
 8009686:	46bd      	mov	sp, r7
 8009688:	bd80      	pop	{r7, pc}
 800968a:	bf00      	nop
 800968c:	20000c6c 	.word	0x20000c6c

08009690 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b086      	sub	sp, #24
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	68db      	ldr	r3, [r3, #12]
 800969c:	68db      	ldr	r3, [r3, #12]
 800969e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80096a0:	693b      	ldr	r3, [r7, #16]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d10a      	bne.n	80096bc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80096a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096aa:	f383 8811 	msr	BASEPRI, r3
 80096ae:	f3bf 8f6f 	isb	sy
 80096b2:	f3bf 8f4f 	dsb	sy
 80096b6:	60fb      	str	r3, [r7, #12]
}
 80096b8:	bf00      	nop
 80096ba:	e7fe      	b.n	80096ba <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80096bc:	693b      	ldr	r3, [r7, #16]
 80096be:	3318      	adds	r3, #24
 80096c0:	4618      	mov	r0, r3
 80096c2:	f7fe fd43 	bl	800814c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80096c6:	4b1e      	ldr	r3, [pc, #120]	; (8009740 <xTaskRemoveFromEventList+0xb0>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d11d      	bne.n	800970a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80096ce:	693b      	ldr	r3, [r7, #16]
 80096d0:	3304      	adds	r3, #4
 80096d2:	4618      	mov	r0, r3
 80096d4:	f7fe fd3a 	bl	800814c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80096d8:	693b      	ldr	r3, [r7, #16]
 80096da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096dc:	4b19      	ldr	r3, [pc, #100]	; (8009744 <xTaskRemoveFromEventList+0xb4>)
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d903      	bls.n	80096ec <xTaskRemoveFromEventList+0x5c>
 80096e4:	693b      	ldr	r3, [r7, #16]
 80096e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096e8:	4a16      	ldr	r2, [pc, #88]	; (8009744 <xTaskRemoveFromEventList+0xb4>)
 80096ea:	6013      	str	r3, [r2, #0]
 80096ec:	693b      	ldr	r3, [r7, #16]
 80096ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096f0:	4613      	mov	r3, r2
 80096f2:	009b      	lsls	r3, r3, #2
 80096f4:	4413      	add	r3, r2
 80096f6:	009b      	lsls	r3, r3, #2
 80096f8:	4a13      	ldr	r2, [pc, #76]	; (8009748 <xTaskRemoveFromEventList+0xb8>)
 80096fa:	441a      	add	r2, r3
 80096fc:	693b      	ldr	r3, [r7, #16]
 80096fe:	3304      	adds	r3, #4
 8009700:	4619      	mov	r1, r3
 8009702:	4610      	mov	r0, r2
 8009704:	f7fe fcc5 	bl	8008092 <vListInsertEnd>
 8009708:	e005      	b.n	8009716 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800970a:	693b      	ldr	r3, [r7, #16]
 800970c:	3318      	adds	r3, #24
 800970e:	4619      	mov	r1, r3
 8009710:	480e      	ldr	r0, [pc, #56]	; (800974c <xTaskRemoveFromEventList+0xbc>)
 8009712:	f7fe fcbe 	bl	8008092 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009716:	693b      	ldr	r3, [r7, #16]
 8009718:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800971a:	4b0d      	ldr	r3, [pc, #52]	; (8009750 <xTaskRemoveFromEventList+0xc0>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009720:	429a      	cmp	r2, r3
 8009722:	d905      	bls.n	8009730 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009724:	2301      	movs	r3, #1
 8009726:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009728:	4b0a      	ldr	r3, [pc, #40]	; (8009754 <xTaskRemoveFromEventList+0xc4>)
 800972a:	2201      	movs	r2, #1
 800972c:	601a      	str	r2, [r3, #0]
 800972e:	e001      	b.n	8009734 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009730:	2300      	movs	r3, #0
 8009732:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009734:	697b      	ldr	r3, [r7, #20]
}
 8009736:	4618      	mov	r0, r3
 8009738:	3718      	adds	r7, #24
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}
 800973e:	bf00      	nop
 8009740:	20001168 	.word	0x20001168
 8009744:	20001148 	.word	0x20001148
 8009748:	20000c70 	.word	0x20000c70
 800974c:	20001100 	.word	0x20001100
 8009750:	20000c6c 	.word	0x20000c6c
 8009754:	20001154 	.word	0x20001154

08009758 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009758:	b480      	push	{r7}
 800975a:	b083      	sub	sp, #12
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009760:	4b06      	ldr	r3, [pc, #24]	; (800977c <vTaskInternalSetTimeOutState+0x24>)
 8009762:	681a      	ldr	r2, [r3, #0]
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009768:	4b05      	ldr	r3, [pc, #20]	; (8009780 <vTaskInternalSetTimeOutState+0x28>)
 800976a:	681a      	ldr	r2, [r3, #0]
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	605a      	str	r2, [r3, #4]
}
 8009770:	bf00      	nop
 8009772:	370c      	adds	r7, #12
 8009774:	46bd      	mov	sp, r7
 8009776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977a:	4770      	bx	lr
 800977c:	20001158 	.word	0x20001158
 8009780:	20001144 	.word	0x20001144

08009784 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b088      	sub	sp, #32
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
 800978c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d10a      	bne.n	80097aa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009798:	f383 8811 	msr	BASEPRI, r3
 800979c:	f3bf 8f6f 	isb	sy
 80097a0:	f3bf 8f4f 	dsb	sy
 80097a4:	613b      	str	r3, [r7, #16]
}
 80097a6:	bf00      	nop
 80097a8:	e7fe      	b.n	80097a8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d10a      	bne.n	80097c6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80097b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097b4:	f383 8811 	msr	BASEPRI, r3
 80097b8:	f3bf 8f6f 	isb	sy
 80097bc:	f3bf 8f4f 	dsb	sy
 80097c0:	60fb      	str	r3, [r7, #12]
}
 80097c2:	bf00      	nop
 80097c4:	e7fe      	b.n	80097c4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80097c6:	f000 fe7d 	bl	800a4c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80097ca:	4b1d      	ldr	r3, [pc, #116]	; (8009840 <xTaskCheckForTimeOut+0xbc>)
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	685b      	ldr	r3, [r3, #4]
 80097d4:	69ba      	ldr	r2, [r7, #24]
 80097d6:	1ad3      	subs	r3, r2, r3
 80097d8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097e2:	d102      	bne.n	80097ea <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80097e4:	2300      	movs	r3, #0
 80097e6:	61fb      	str	r3, [r7, #28]
 80097e8:	e023      	b.n	8009832 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681a      	ldr	r2, [r3, #0]
 80097ee:	4b15      	ldr	r3, [pc, #84]	; (8009844 <xTaskCheckForTimeOut+0xc0>)
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	429a      	cmp	r2, r3
 80097f4:	d007      	beq.n	8009806 <xTaskCheckForTimeOut+0x82>
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	685b      	ldr	r3, [r3, #4]
 80097fa:	69ba      	ldr	r2, [r7, #24]
 80097fc:	429a      	cmp	r2, r3
 80097fe:	d302      	bcc.n	8009806 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009800:	2301      	movs	r3, #1
 8009802:	61fb      	str	r3, [r7, #28]
 8009804:	e015      	b.n	8009832 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	697a      	ldr	r2, [r7, #20]
 800980c:	429a      	cmp	r2, r3
 800980e:	d20b      	bcs.n	8009828 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	681a      	ldr	r2, [r3, #0]
 8009814:	697b      	ldr	r3, [r7, #20]
 8009816:	1ad2      	subs	r2, r2, r3
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f7ff ff9b 	bl	8009758 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009822:	2300      	movs	r3, #0
 8009824:	61fb      	str	r3, [r7, #28]
 8009826:	e004      	b.n	8009832 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	2200      	movs	r2, #0
 800982c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800982e:	2301      	movs	r3, #1
 8009830:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009832:	f000 fe77 	bl	800a524 <vPortExitCritical>

	return xReturn;
 8009836:	69fb      	ldr	r3, [r7, #28]
}
 8009838:	4618      	mov	r0, r3
 800983a:	3720      	adds	r7, #32
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}
 8009840:	20001144 	.word	0x20001144
 8009844:	20001158 	.word	0x20001158

08009848 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009848:	b480      	push	{r7}
 800984a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800984c:	4b03      	ldr	r3, [pc, #12]	; (800985c <vTaskMissedYield+0x14>)
 800984e:	2201      	movs	r2, #1
 8009850:	601a      	str	r2, [r3, #0]
}
 8009852:	bf00      	nop
 8009854:	46bd      	mov	sp, r7
 8009856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985a:	4770      	bx	lr
 800985c:	20001154 	.word	0x20001154

08009860 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b082      	sub	sp, #8
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009868:	f000 f852 	bl	8009910 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800986c:	4b06      	ldr	r3, [pc, #24]	; (8009888 <prvIdleTask+0x28>)
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	2b01      	cmp	r3, #1
 8009872:	d9f9      	bls.n	8009868 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009874:	4b05      	ldr	r3, [pc, #20]	; (800988c <prvIdleTask+0x2c>)
 8009876:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800987a:	601a      	str	r2, [r3, #0]
 800987c:	f3bf 8f4f 	dsb	sy
 8009880:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009884:	e7f0      	b.n	8009868 <prvIdleTask+0x8>
 8009886:	bf00      	nop
 8009888:	20000c70 	.word	0x20000c70
 800988c:	e000ed04 	.word	0xe000ed04

08009890 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b082      	sub	sp, #8
 8009894:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009896:	2300      	movs	r3, #0
 8009898:	607b      	str	r3, [r7, #4]
 800989a:	e00c      	b.n	80098b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800989c:	687a      	ldr	r2, [r7, #4]
 800989e:	4613      	mov	r3, r2
 80098a0:	009b      	lsls	r3, r3, #2
 80098a2:	4413      	add	r3, r2
 80098a4:	009b      	lsls	r3, r3, #2
 80098a6:	4a12      	ldr	r2, [pc, #72]	; (80098f0 <prvInitialiseTaskLists+0x60>)
 80098a8:	4413      	add	r3, r2
 80098aa:	4618      	mov	r0, r3
 80098ac:	f7fe fbc4 	bl	8008038 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	3301      	adds	r3, #1
 80098b4:	607b      	str	r3, [r7, #4]
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2b37      	cmp	r3, #55	; 0x37
 80098ba:	d9ef      	bls.n	800989c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80098bc:	480d      	ldr	r0, [pc, #52]	; (80098f4 <prvInitialiseTaskLists+0x64>)
 80098be:	f7fe fbbb 	bl	8008038 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80098c2:	480d      	ldr	r0, [pc, #52]	; (80098f8 <prvInitialiseTaskLists+0x68>)
 80098c4:	f7fe fbb8 	bl	8008038 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80098c8:	480c      	ldr	r0, [pc, #48]	; (80098fc <prvInitialiseTaskLists+0x6c>)
 80098ca:	f7fe fbb5 	bl	8008038 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80098ce:	480c      	ldr	r0, [pc, #48]	; (8009900 <prvInitialiseTaskLists+0x70>)
 80098d0:	f7fe fbb2 	bl	8008038 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80098d4:	480b      	ldr	r0, [pc, #44]	; (8009904 <prvInitialiseTaskLists+0x74>)
 80098d6:	f7fe fbaf 	bl	8008038 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80098da:	4b0b      	ldr	r3, [pc, #44]	; (8009908 <prvInitialiseTaskLists+0x78>)
 80098dc:	4a05      	ldr	r2, [pc, #20]	; (80098f4 <prvInitialiseTaskLists+0x64>)
 80098de:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80098e0:	4b0a      	ldr	r3, [pc, #40]	; (800990c <prvInitialiseTaskLists+0x7c>)
 80098e2:	4a05      	ldr	r2, [pc, #20]	; (80098f8 <prvInitialiseTaskLists+0x68>)
 80098e4:	601a      	str	r2, [r3, #0]
}
 80098e6:	bf00      	nop
 80098e8:	3708      	adds	r7, #8
 80098ea:	46bd      	mov	sp, r7
 80098ec:	bd80      	pop	{r7, pc}
 80098ee:	bf00      	nop
 80098f0:	20000c70 	.word	0x20000c70
 80098f4:	200010d0 	.word	0x200010d0
 80098f8:	200010e4 	.word	0x200010e4
 80098fc:	20001100 	.word	0x20001100
 8009900:	20001114 	.word	0x20001114
 8009904:	2000112c 	.word	0x2000112c
 8009908:	200010f8 	.word	0x200010f8
 800990c:	200010fc 	.word	0x200010fc

08009910 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b082      	sub	sp, #8
 8009914:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009916:	e019      	b.n	800994c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009918:	f000 fdd4 	bl	800a4c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800991c:	4b10      	ldr	r3, [pc, #64]	; (8009960 <prvCheckTasksWaitingTermination+0x50>)
 800991e:	68db      	ldr	r3, [r3, #12]
 8009920:	68db      	ldr	r3, [r3, #12]
 8009922:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	3304      	adds	r3, #4
 8009928:	4618      	mov	r0, r3
 800992a:	f7fe fc0f 	bl	800814c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800992e:	4b0d      	ldr	r3, [pc, #52]	; (8009964 <prvCheckTasksWaitingTermination+0x54>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	3b01      	subs	r3, #1
 8009934:	4a0b      	ldr	r2, [pc, #44]	; (8009964 <prvCheckTasksWaitingTermination+0x54>)
 8009936:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009938:	4b0b      	ldr	r3, [pc, #44]	; (8009968 <prvCheckTasksWaitingTermination+0x58>)
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	3b01      	subs	r3, #1
 800993e:	4a0a      	ldr	r2, [pc, #40]	; (8009968 <prvCheckTasksWaitingTermination+0x58>)
 8009940:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009942:	f000 fdef 	bl	800a524 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009946:	6878      	ldr	r0, [r7, #4]
 8009948:	f000 f810 	bl	800996c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800994c:	4b06      	ldr	r3, [pc, #24]	; (8009968 <prvCheckTasksWaitingTermination+0x58>)
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d1e1      	bne.n	8009918 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009954:	bf00      	nop
 8009956:	bf00      	nop
 8009958:	3708      	adds	r7, #8
 800995a:	46bd      	mov	sp, r7
 800995c:	bd80      	pop	{r7, pc}
 800995e:	bf00      	nop
 8009960:	20001114 	.word	0x20001114
 8009964:	20001140 	.word	0x20001140
 8009968:	20001128 	.word	0x20001128

0800996c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800996c:	b580      	push	{r7, lr}
 800996e:	b084      	sub	sp, #16
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	3354      	adds	r3, #84	; 0x54
 8009978:	4618      	mov	r0, r3
 800997a:	f002 f919 	bl	800bbb0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8009984:	2b00      	cmp	r3, #0
 8009986:	d108      	bne.n	800999a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800998c:	4618      	mov	r0, r3
 800998e:	f000 ff87 	bl	800a8a0 <vPortFree>
				vPortFree( pxTCB );
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f000 ff84 	bl	800a8a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009998:	e018      	b.n	80099cc <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80099a0:	2b01      	cmp	r3, #1
 80099a2:	d103      	bne.n	80099ac <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80099a4:	6878      	ldr	r0, [r7, #4]
 80099a6:	f000 ff7b 	bl	800a8a0 <vPortFree>
	}
 80099aa:	e00f      	b.n	80099cc <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80099b2:	2b02      	cmp	r3, #2
 80099b4:	d00a      	beq.n	80099cc <prvDeleteTCB+0x60>
	__asm volatile
 80099b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099ba:	f383 8811 	msr	BASEPRI, r3
 80099be:	f3bf 8f6f 	isb	sy
 80099c2:	f3bf 8f4f 	dsb	sy
 80099c6:	60fb      	str	r3, [r7, #12]
}
 80099c8:	bf00      	nop
 80099ca:	e7fe      	b.n	80099ca <prvDeleteTCB+0x5e>
	}
 80099cc:	bf00      	nop
 80099ce:	3710      	adds	r7, #16
 80099d0:	46bd      	mov	sp, r7
 80099d2:	bd80      	pop	{r7, pc}

080099d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80099d4:	b480      	push	{r7}
 80099d6:	b083      	sub	sp, #12
 80099d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80099da:	4b0c      	ldr	r3, [pc, #48]	; (8009a0c <prvResetNextTaskUnblockTime+0x38>)
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d104      	bne.n	80099ee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80099e4:	4b0a      	ldr	r3, [pc, #40]	; (8009a10 <prvResetNextTaskUnblockTime+0x3c>)
 80099e6:	f04f 32ff 	mov.w	r2, #4294967295
 80099ea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80099ec:	e008      	b.n	8009a00 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099ee:	4b07      	ldr	r3, [pc, #28]	; (8009a0c <prvResetNextTaskUnblockTime+0x38>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	68db      	ldr	r3, [r3, #12]
 80099f4:	68db      	ldr	r3, [r3, #12]
 80099f6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	685b      	ldr	r3, [r3, #4]
 80099fc:	4a04      	ldr	r2, [pc, #16]	; (8009a10 <prvResetNextTaskUnblockTime+0x3c>)
 80099fe:	6013      	str	r3, [r2, #0]
}
 8009a00:	bf00      	nop
 8009a02:	370c      	adds	r7, #12
 8009a04:	46bd      	mov	sp, r7
 8009a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0a:	4770      	bx	lr
 8009a0c:	200010f8 	.word	0x200010f8
 8009a10:	20001160 	.word	0x20001160

08009a14 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009a14:	b480      	push	{r7}
 8009a16:	b083      	sub	sp, #12
 8009a18:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009a1a:	4b0b      	ldr	r3, [pc, #44]	; (8009a48 <xTaskGetSchedulerState+0x34>)
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d102      	bne.n	8009a28 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009a22:	2301      	movs	r3, #1
 8009a24:	607b      	str	r3, [r7, #4]
 8009a26:	e008      	b.n	8009a3a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a28:	4b08      	ldr	r3, [pc, #32]	; (8009a4c <xTaskGetSchedulerState+0x38>)
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d102      	bne.n	8009a36 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009a30:	2302      	movs	r3, #2
 8009a32:	607b      	str	r3, [r7, #4]
 8009a34:	e001      	b.n	8009a3a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009a36:	2300      	movs	r3, #0
 8009a38:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009a3a:	687b      	ldr	r3, [r7, #4]
	}
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	370c      	adds	r7, #12
 8009a40:	46bd      	mov	sp, r7
 8009a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a46:	4770      	bx	lr
 8009a48:	2000114c 	.word	0x2000114c
 8009a4c:	20001168 	.word	0x20001168

08009a50 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b086      	sub	sp, #24
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d056      	beq.n	8009b14 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009a66:	4b2e      	ldr	r3, [pc, #184]	; (8009b20 <xTaskPriorityDisinherit+0xd0>)
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	693a      	ldr	r2, [r7, #16]
 8009a6c:	429a      	cmp	r2, r3
 8009a6e:	d00a      	beq.n	8009a86 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a74:	f383 8811 	msr	BASEPRI, r3
 8009a78:	f3bf 8f6f 	isb	sy
 8009a7c:	f3bf 8f4f 	dsb	sy
 8009a80:	60fb      	str	r3, [r7, #12]
}
 8009a82:	bf00      	nop
 8009a84:	e7fe      	b.n	8009a84 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009a86:	693b      	ldr	r3, [r7, #16]
 8009a88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d10a      	bne.n	8009aa4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a92:	f383 8811 	msr	BASEPRI, r3
 8009a96:	f3bf 8f6f 	isb	sy
 8009a9a:	f3bf 8f4f 	dsb	sy
 8009a9e:	60bb      	str	r3, [r7, #8]
}
 8009aa0:	bf00      	nop
 8009aa2:	e7fe      	b.n	8009aa2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009aa4:	693b      	ldr	r3, [r7, #16]
 8009aa6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009aa8:	1e5a      	subs	r2, r3, #1
 8009aaa:	693b      	ldr	r3, [r7, #16]
 8009aac:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009aae:	693b      	ldr	r3, [r7, #16]
 8009ab0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ab2:	693b      	ldr	r3, [r7, #16]
 8009ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ab6:	429a      	cmp	r2, r3
 8009ab8:	d02c      	beq.n	8009b14 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009aba:	693b      	ldr	r3, [r7, #16]
 8009abc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d128      	bne.n	8009b14 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ac2:	693b      	ldr	r3, [r7, #16]
 8009ac4:	3304      	adds	r3, #4
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f7fe fb40 	bl	800814c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009acc:	693b      	ldr	r3, [r7, #16]
 8009ace:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009ad0:	693b      	ldr	r3, [r7, #16]
 8009ad2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ad4:	693b      	ldr	r3, [r7, #16]
 8009ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ad8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009adc:	693b      	ldr	r3, [r7, #16]
 8009ade:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009ae0:	693b      	ldr	r3, [r7, #16]
 8009ae2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ae4:	4b0f      	ldr	r3, [pc, #60]	; (8009b24 <xTaskPriorityDisinherit+0xd4>)
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	429a      	cmp	r2, r3
 8009aea:	d903      	bls.n	8009af4 <xTaskPriorityDisinherit+0xa4>
 8009aec:	693b      	ldr	r3, [r7, #16]
 8009aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009af0:	4a0c      	ldr	r2, [pc, #48]	; (8009b24 <xTaskPriorityDisinherit+0xd4>)
 8009af2:	6013      	str	r3, [r2, #0]
 8009af4:	693b      	ldr	r3, [r7, #16]
 8009af6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009af8:	4613      	mov	r3, r2
 8009afa:	009b      	lsls	r3, r3, #2
 8009afc:	4413      	add	r3, r2
 8009afe:	009b      	lsls	r3, r3, #2
 8009b00:	4a09      	ldr	r2, [pc, #36]	; (8009b28 <xTaskPriorityDisinherit+0xd8>)
 8009b02:	441a      	add	r2, r3
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	3304      	adds	r3, #4
 8009b08:	4619      	mov	r1, r3
 8009b0a:	4610      	mov	r0, r2
 8009b0c:	f7fe fac1 	bl	8008092 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009b10:	2301      	movs	r3, #1
 8009b12:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009b14:	697b      	ldr	r3, [r7, #20]
	}
 8009b16:	4618      	mov	r0, r3
 8009b18:	3718      	adds	r7, #24
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}
 8009b1e:	bf00      	nop
 8009b20:	20000c6c 	.word	0x20000c6c
 8009b24:	20001148 	.word	0x20001148
 8009b28:	20000c70 	.word	0x20000c70

08009b2c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b084      	sub	sp, #16
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
 8009b34:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009b36:	4b21      	ldr	r3, [pc, #132]	; (8009bbc <prvAddCurrentTaskToDelayedList+0x90>)
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009b3c:	4b20      	ldr	r3, [pc, #128]	; (8009bc0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	3304      	adds	r3, #4
 8009b42:	4618      	mov	r0, r3
 8009b44:	f7fe fb02 	bl	800814c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b4e:	d10a      	bne.n	8009b66 <prvAddCurrentTaskToDelayedList+0x3a>
 8009b50:	683b      	ldr	r3, [r7, #0]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d007      	beq.n	8009b66 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b56:	4b1a      	ldr	r3, [pc, #104]	; (8009bc0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	3304      	adds	r3, #4
 8009b5c:	4619      	mov	r1, r3
 8009b5e:	4819      	ldr	r0, [pc, #100]	; (8009bc4 <prvAddCurrentTaskToDelayedList+0x98>)
 8009b60:	f7fe fa97 	bl	8008092 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009b64:	e026      	b.n	8009bb4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009b66:	68fa      	ldr	r2, [r7, #12]
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	4413      	add	r3, r2
 8009b6c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009b6e:	4b14      	ldr	r3, [pc, #80]	; (8009bc0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	68ba      	ldr	r2, [r7, #8]
 8009b74:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009b76:	68ba      	ldr	r2, [r7, #8]
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	429a      	cmp	r2, r3
 8009b7c:	d209      	bcs.n	8009b92 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b7e:	4b12      	ldr	r3, [pc, #72]	; (8009bc8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009b80:	681a      	ldr	r2, [r3, #0]
 8009b82:	4b0f      	ldr	r3, [pc, #60]	; (8009bc0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	3304      	adds	r3, #4
 8009b88:	4619      	mov	r1, r3
 8009b8a:	4610      	mov	r0, r2
 8009b8c:	f7fe faa5 	bl	80080da <vListInsert>
}
 8009b90:	e010      	b.n	8009bb4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b92:	4b0e      	ldr	r3, [pc, #56]	; (8009bcc <prvAddCurrentTaskToDelayedList+0xa0>)
 8009b94:	681a      	ldr	r2, [r3, #0]
 8009b96:	4b0a      	ldr	r3, [pc, #40]	; (8009bc0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	3304      	adds	r3, #4
 8009b9c:	4619      	mov	r1, r3
 8009b9e:	4610      	mov	r0, r2
 8009ba0:	f7fe fa9b 	bl	80080da <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009ba4:	4b0a      	ldr	r3, [pc, #40]	; (8009bd0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	68ba      	ldr	r2, [r7, #8]
 8009baa:	429a      	cmp	r2, r3
 8009bac:	d202      	bcs.n	8009bb4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009bae:	4a08      	ldr	r2, [pc, #32]	; (8009bd0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009bb0:	68bb      	ldr	r3, [r7, #8]
 8009bb2:	6013      	str	r3, [r2, #0]
}
 8009bb4:	bf00      	nop
 8009bb6:	3710      	adds	r7, #16
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	bd80      	pop	{r7, pc}
 8009bbc:	20001144 	.word	0x20001144
 8009bc0:	20000c6c 	.word	0x20000c6c
 8009bc4:	2000112c 	.word	0x2000112c
 8009bc8:	200010fc 	.word	0x200010fc
 8009bcc:	200010f8 	.word	0x200010f8
 8009bd0:	20001160 	.word	0x20001160

08009bd4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b08a      	sub	sp, #40	; 0x28
 8009bd8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009bda:	2300      	movs	r3, #0
 8009bdc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009bde:	f000 fb07 	bl	800a1f0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009be2:	4b1c      	ldr	r3, [pc, #112]	; (8009c54 <xTimerCreateTimerTask+0x80>)
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d021      	beq.n	8009c2e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009bea:	2300      	movs	r3, #0
 8009bec:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009bee:	2300      	movs	r3, #0
 8009bf0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009bf2:	1d3a      	adds	r2, r7, #4
 8009bf4:	f107 0108 	add.w	r1, r7, #8
 8009bf8:	f107 030c 	add.w	r3, r7, #12
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	f7fe fa01 	bl	8008004 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009c02:	6879      	ldr	r1, [r7, #4]
 8009c04:	68bb      	ldr	r3, [r7, #8]
 8009c06:	68fa      	ldr	r2, [r7, #12]
 8009c08:	9202      	str	r2, [sp, #8]
 8009c0a:	9301      	str	r3, [sp, #4]
 8009c0c:	2302      	movs	r3, #2
 8009c0e:	9300      	str	r3, [sp, #0]
 8009c10:	2300      	movs	r3, #0
 8009c12:	460a      	mov	r2, r1
 8009c14:	4910      	ldr	r1, [pc, #64]	; (8009c58 <xTimerCreateTimerTask+0x84>)
 8009c16:	4811      	ldr	r0, [pc, #68]	; (8009c5c <xTimerCreateTimerTask+0x88>)
 8009c18:	f7fe ffae 	bl	8008b78 <xTaskCreateStatic>
 8009c1c:	4603      	mov	r3, r0
 8009c1e:	4a10      	ldr	r2, [pc, #64]	; (8009c60 <xTimerCreateTimerTask+0x8c>)
 8009c20:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009c22:	4b0f      	ldr	r3, [pc, #60]	; (8009c60 <xTimerCreateTimerTask+0x8c>)
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d001      	beq.n	8009c2e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009c2a:	2301      	movs	r3, #1
 8009c2c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009c2e:	697b      	ldr	r3, [r7, #20]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d10a      	bne.n	8009c4a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c38:	f383 8811 	msr	BASEPRI, r3
 8009c3c:	f3bf 8f6f 	isb	sy
 8009c40:	f3bf 8f4f 	dsb	sy
 8009c44:	613b      	str	r3, [r7, #16]
}
 8009c46:	bf00      	nop
 8009c48:	e7fe      	b.n	8009c48 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009c4a:	697b      	ldr	r3, [r7, #20]
}
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	3718      	adds	r7, #24
 8009c50:	46bd      	mov	sp, r7
 8009c52:	bd80      	pop	{r7, pc}
 8009c54:	2000119c 	.word	0x2000119c
 8009c58:	0800f4e0 	.word	0x0800f4e0
 8009c5c:	08009d99 	.word	0x08009d99
 8009c60:	200011a0 	.word	0x200011a0

08009c64 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b08a      	sub	sp, #40	; 0x28
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	60f8      	str	r0, [r7, #12]
 8009c6c:	60b9      	str	r1, [r7, #8]
 8009c6e:	607a      	str	r2, [r7, #4]
 8009c70:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009c72:	2300      	movs	r3, #0
 8009c74:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d10a      	bne.n	8009c92 <xTimerGenericCommand+0x2e>
	__asm volatile
 8009c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c80:	f383 8811 	msr	BASEPRI, r3
 8009c84:	f3bf 8f6f 	isb	sy
 8009c88:	f3bf 8f4f 	dsb	sy
 8009c8c:	623b      	str	r3, [r7, #32]
}
 8009c8e:	bf00      	nop
 8009c90:	e7fe      	b.n	8009c90 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009c92:	4b1a      	ldr	r3, [pc, #104]	; (8009cfc <xTimerGenericCommand+0x98>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d02a      	beq.n	8009cf0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009c9a:	68bb      	ldr	r3, [r7, #8]
 8009c9c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	2b05      	cmp	r3, #5
 8009caa:	dc18      	bgt.n	8009cde <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009cac:	f7ff feb2 	bl	8009a14 <xTaskGetSchedulerState>
 8009cb0:	4603      	mov	r3, r0
 8009cb2:	2b02      	cmp	r3, #2
 8009cb4:	d109      	bne.n	8009cca <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009cb6:	4b11      	ldr	r3, [pc, #68]	; (8009cfc <xTimerGenericCommand+0x98>)
 8009cb8:	6818      	ldr	r0, [r3, #0]
 8009cba:	f107 0110 	add.w	r1, r7, #16
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009cc2:	f7fe fb71 	bl	80083a8 <xQueueGenericSend>
 8009cc6:	6278      	str	r0, [r7, #36]	; 0x24
 8009cc8:	e012      	b.n	8009cf0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009cca:	4b0c      	ldr	r3, [pc, #48]	; (8009cfc <xTimerGenericCommand+0x98>)
 8009ccc:	6818      	ldr	r0, [r3, #0]
 8009cce:	f107 0110 	add.w	r1, r7, #16
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	f7fe fb67 	bl	80083a8 <xQueueGenericSend>
 8009cda:	6278      	str	r0, [r7, #36]	; 0x24
 8009cdc:	e008      	b.n	8009cf0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009cde:	4b07      	ldr	r3, [pc, #28]	; (8009cfc <xTimerGenericCommand+0x98>)
 8009ce0:	6818      	ldr	r0, [r3, #0]
 8009ce2:	f107 0110 	add.w	r1, r7, #16
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	683a      	ldr	r2, [r7, #0]
 8009cea:	f7fe fc5b 	bl	80085a4 <xQueueGenericSendFromISR>
 8009cee:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	3728      	adds	r7, #40	; 0x28
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	bd80      	pop	{r7, pc}
 8009cfa:	bf00      	nop
 8009cfc:	2000119c 	.word	0x2000119c

08009d00 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b088      	sub	sp, #32
 8009d04:	af02      	add	r7, sp, #8
 8009d06:	6078      	str	r0, [r7, #4]
 8009d08:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d0a:	4b22      	ldr	r3, [pc, #136]	; (8009d94 <prvProcessExpiredTimer+0x94>)
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	68db      	ldr	r3, [r3, #12]
 8009d10:	68db      	ldr	r3, [r3, #12]
 8009d12:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	3304      	adds	r3, #4
 8009d18:	4618      	mov	r0, r3
 8009d1a:	f7fe fa17 	bl	800814c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009d24:	f003 0304 	and.w	r3, r3, #4
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d022      	beq.n	8009d72 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009d2c:	697b      	ldr	r3, [r7, #20]
 8009d2e:	699a      	ldr	r2, [r3, #24]
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	18d1      	adds	r1, r2, r3
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	683a      	ldr	r2, [r7, #0]
 8009d38:	6978      	ldr	r0, [r7, #20]
 8009d3a:	f000 f8d1 	bl	8009ee0 <prvInsertTimerInActiveList>
 8009d3e:	4603      	mov	r3, r0
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d01f      	beq.n	8009d84 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009d44:	2300      	movs	r3, #0
 8009d46:	9300      	str	r3, [sp, #0]
 8009d48:	2300      	movs	r3, #0
 8009d4a:	687a      	ldr	r2, [r7, #4]
 8009d4c:	2100      	movs	r1, #0
 8009d4e:	6978      	ldr	r0, [r7, #20]
 8009d50:	f7ff ff88 	bl	8009c64 <xTimerGenericCommand>
 8009d54:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009d56:	693b      	ldr	r3, [r7, #16]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d113      	bne.n	8009d84 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8009d5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d60:	f383 8811 	msr	BASEPRI, r3
 8009d64:	f3bf 8f6f 	isb	sy
 8009d68:	f3bf 8f4f 	dsb	sy
 8009d6c:	60fb      	str	r3, [r7, #12]
}
 8009d6e:	bf00      	nop
 8009d70:	e7fe      	b.n	8009d70 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009d72:	697b      	ldr	r3, [r7, #20]
 8009d74:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009d78:	f023 0301 	bic.w	r3, r3, #1
 8009d7c:	b2da      	uxtb	r2, r3
 8009d7e:	697b      	ldr	r3, [r7, #20]
 8009d80:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d84:	697b      	ldr	r3, [r7, #20]
 8009d86:	6a1b      	ldr	r3, [r3, #32]
 8009d88:	6978      	ldr	r0, [r7, #20]
 8009d8a:	4798      	blx	r3
}
 8009d8c:	bf00      	nop
 8009d8e:	3718      	adds	r7, #24
 8009d90:	46bd      	mov	sp, r7
 8009d92:	bd80      	pop	{r7, pc}
 8009d94:	20001194 	.word	0x20001194

08009d98 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b084      	sub	sp, #16
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009da0:	f107 0308 	add.w	r3, r7, #8
 8009da4:	4618      	mov	r0, r3
 8009da6:	f000 f857 	bl	8009e58 <prvGetNextExpireTime>
 8009daa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	4619      	mov	r1, r3
 8009db0:	68f8      	ldr	r0, [r7, #12]
 8009db2:	f000 f803 	bl	8009dbc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009db6:	f000 f8d5 	bl	8009f64 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009dba:	e7f1      	b.n	8009da0 <prvTimerTask+0x8>

08009dbc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b084      	sub	sp, #16
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	6078      	str	r0, [r7, #4]
 8009dc4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009dc6:	f7ff fa39 	bl	800923c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009dca:	f107 0308 	add.w	r3, r7, #8
 8009dce:	4618      	mov	r0, r3
 8009dd0:	f000 f866 	bl	8009ea0 <prvSampleTimeNow>
 8009dd4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009dd6:	68bb      	ldr	r3, [r7, #8]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d130      	bne.n	8009e3e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009ddc:	683b      	ldr	r3, [r7, #0]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d10a      	bne.n	8009df8 <prvProcessTimerOrBlockTask+0x3c>
 8009de2:	687a      	ldr	r2, [r7, #4]
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	429a      	cmp	r2, r3
 8009de8:	d806      	bhi.n	8009df8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009dea:	f7ff fa35 	bl	8009258 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009dee:	68f9      	ldr	r1, [r7, #12]
 8009df0:	6878      	ldr	r0, [r7, #4]
 8009df2:	f7ff ff85 	bl	8009d00 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009df6:	e024      	b.n	8009e42 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d008      	beq.n	8009e10 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009dfe:	4b13      	ldr	r3, [pc, #76]	; (8009e4c <prvProcessTimerOrBlockTask+0x90>)
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d101      	bne.n	8009e0c <prvProcessTimerOrBlockTask+0x50>
 8009e08:	2301      	movs	r3, #1
 8009e0a:	e000      	b.n	8009e0e <prvProcessTimerOrBlockTask+0x52>
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009e10:	4b0f      	ldr	r3, [pc, #60]	; (8009e50 <prvProcessTimerOrBlockTask+0x94>)
 8009e12:	6818      	ldr	r0, [r3, #0]
 8009e14:	687a      	ldr	r2, [r7, #4]
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	1ad3      	subs	r3, r2, r3
 8009e1a:	683a      	ldr	r2, [r7, #0]
 8009e1c:	4619      	mov	r1, r3
 8009e1e:	f7fe fe77 	bl	8008b10 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009e22:	f7ff fa19 	bl	8009258 <xTaskResumeAll>
 8009e26:	4603      	mov	r3, r0
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d10a      	bne.n	8009e42 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009e2c:	4b09      	ldr	r3, [pc, #36]	; (8009e54 <prvProcessTimerOrBlockTask+0x98>)
 8009e2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e32:	601a      	str	r2, [r3, #0]
 8009e34:	f3bf 8f4f 	dsb	sy
 8009e38:	f3bf 8f6f 	isb	sy
}
 8009e3c:	e001      	b.n	8009e42 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009e3e:	f7ff fa0b 	bl	8009258 <xTaskResumeAll>
}
 8009e42:	bf00      	nop
 8009e44:	3710      	adds	r7, #16
 8009e46:	46bd      	mov	sp, r7
 8009e48:	bd80      	pop	{r7, pc}
 8009e4a:	bf00      	nop
 8009e4c:	20001198 	.word	0x20001198
 8009e50:	2000119c 	.word	0x2000119c
 8009e54:	e000ed04 	.word	0xe000ed04

08009e58 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009e58:	b480      	push	{r7}
 8009e5a:	b085      	sub	sp, #20
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009e60:	4b0e      	ldr	r3, [pc, #56]	; (8009e9c <prvGetNextExpireTime+0x44>)
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d101      	bne.n	8009e6e <prvGetNextExpireTime+0x16>
 8009e6a:	2201      	movs	r2, #1
 8009e6c:	e000      	b.n	8009e70 <prvGetNextExpireTime+0x18>
 8009e6e:	2200      	movs	r2, #0
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d105      	bne.n	8009e88 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009e7c:	4b07      	ldr	r3, [pc, #28]	; (8009e9c <prvGetNextExpireTime+0x44>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	68db      	ldr	r3, [r3, #12]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	60fb      	str	r3, [r7, #12]
 8009e86:	e001      	b.n	8009e8c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009e88:	2300      	movs	r3, #0
 8009e8a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
}
 8009e8e:	4618      	mov	r0, r3
 8009e90:	3714      	adds	r7, #20
 8009e92:	46bd      	mov	sp, r7
 8009e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e98:	4770      	bx	lr
 8009e9a:	bf00      	nop
 8009e9c:	20001194 	.word	0x20001194

08009ea0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b084      	sub	sp, #16
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009ea8:	f7ff fa74 	bl	8009394 <xTaskGetTickCount>
 8009eac:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009eae:	4b0b      	ldr	r3, [pc, #44]	; (8009edc <prvSampleTimeNow+0x3c>)
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	68fa      	ldr	r2, [r7, #12]
 8009eb4:	429a      	cmp	r2, r3
 8009eb6:	d205      	bcs.n	8009ec4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009eb8:	f000 f936 	bl	800a128 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2201      	movs	r2, #1
 8009ec0:	601a      	str	r2, [r3, #0]
 8009ec2:	e002      	b.n	8009eca <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2200      	movs	r2, #0
 8009ec8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009eca:	4a04      	ldr	r2, [pc, #16]	; (8009edc <prvSampleTimeNow+0x3c>)
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009ed0:	68fb      	ldr	r3, [r7, #12]
}
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	3710      	adds	r7, #16
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	bd80      	pop	{r7, pc}
 8009eda:	bf00      	nop
 8009edc:	200011a4 	.word	0x200011a4

08009ee0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b086      	sub	sp, #24
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	60f8      	str	r0, [r7, #12]
 8009ee8:	60b9      	str	r1, [r7, #8]
 8009eea:	607a      	str	r2, [r7, #4]
 8009eec:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009eee:	2300      	movs	r3, #0
 8009ef0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	68ba      	ldr	r2, [r7, #8]
 8009ef6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	68fa      	ldr	r2, [r7, #12]
 8009efc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009efe:	68ba      	ldr	r2, [r7, #8]
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	429a      	cmp	r2, r3
 8009f04:	d812      	bhi.n	8009f2c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f06:	687a      	ldr	r2, [r7, #4]
 8009f08:	683b      	ldr	r3, [r7, #0]
 8009f0a:	1ad2      	subs	r2, r2, r3
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	699b      	ldr	r3, [r3, #24]
 8009f10:	429a      	cmp	r2, r3
 8009f12:	d302      	bcc.n	8009f1a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009f14:	2301      	movs	r3, #1
 8009f16:	617b      	str	r3, [r7, #20]
 8009f18:	e01b      	b.n	8009f52 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009f1a:	4b10      	ldr	r3, [pc, #64]	; (8009f5c <prvInsertTimerInActiveList+0x7c>)
 8009f1c:	681a      	ldr	r2, [r3, #0]
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	3304      	adds	r3, #4
 8009f22:	4619      	mov	r1, r3
 8009f24:	4610      	mov	r0, r2
 8009f26:	f7fe f8d8 	bl	80080da <vListInsert>
 8009f2a:	e012      	b.n	8009f52 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009f2c:	687a      	ldr	r2, [r7, #4]
 8009f2e:	683b      	ldr	r3, [r7, #0]
 8009f30:	429a      	cmp	r2, r3
 8009f32:	d206      	bcs.n	8009f42 <prvInsertTimerInActiveList+0x62>
 8009f34:	68ba      	ldr	r2, [r7, #8]
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	429a      	cmp	r2, r3
 8009f3a:	d302      	bcc.n	8009f42 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009f3c:	2301      	movs	r3, #1
 8009f3e:	617b      	str	r3, [r7, #20]
 8009f40:	e007      	b.n	8009f52 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009f42:	4b07      	ldr	r3, [pc, #28]	; (8009f60 <prvInsertTimerInActiveList+0x80>)
 8009f44:	681a      	ldr	r2, [r3, #0]
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	3304      	adds	r3, #4
 8009f4a:	4619      	mov	r1, r3
 8009f4c:	4610      	mov	r0, r2
 8009f4e:	f7fe f8c4 	bl	80080da <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009f52:	697b      	ldr	r3, [r7, #20]
}
 8009f54:	4618      	mov	r0, r3
 8009f56:	3718      	adds	r7, #24
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bd80      	pop	{r7, pc}
 8009f5c:	20001198 	.word	0x20001198
 8009f60:	20001194 	.word	0x20001194

08009f64 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b08e      	sub	sp, #56	; 0x38
 8009f68:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009f6a:	e0ca      	b.n	800a102 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	da18      	bge.n	8009fa4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009f72:	1d3b      	adds	r3, r7, #4
 8009f74:	3304      	adds	r3, #4
 8009f76:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009f78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d10a      	bne.n	8009f94 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8009f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f82:	f383 8811 	msr	BASEPRI, r3
 8009f86:	f3bf 8f6f 	isb	sy
 8009f8a:	f3bf 8f4f 	dsb	sy
 8009f8e:	61fb      	str	r3, [r7, #28]
}
 8009f90:	bf00      	nop
 8009f92:	e7fe      	b.n	8009f92 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009f9a:	6850      	ldr	r0, [r2, #4]
 8009f9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009f9e:	6892      	ldr	r2, [r2, #8]
 8009fa0:	4611      	mov	r1, r2
 8009fa2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	f2c0 80ab 	blt.w	800a102 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fb2:	695b      	ldr	r3, [r3, #20]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d004      	beq.n	8009fc2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fba:	3304      	adds	r3, #4
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	f7fe f8c5 	bl	800814c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009fc2:	463b      	mov	r3, r7
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	f7ff ff6b 	bl	8009ea0 <prvSampleTimeNow>
 8009fca:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2b09      	cmp	r3, #9
 8009fd0:	f200 8096 	bhi.w	800a100 <prvProcessReceivedCommands+0x19c>
 8009fd4:	a201      	add	r2, pc, #4	; (adr r2, 8009fdc <prvProcessReceivedCommands+0x78>)
 8009fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fda:	bf00      	nop
 8009fdc:	0800a005 	.word	0x0800a005
 8009fe0:	0800a005 	.word	0x0800a005
 8009fe4:	0800a005 	.word	0x0800a005
 8009fe8:	0800a079 	.word	0x0800a079
 8009fec:	0800a08d 	.word	0x0800a08d
 8009ff0:	0800a0d7 	.word	0x0800a0d7
 8009ff4:	0800a005 	.word	0x0800a005
 8009ff8:	0800a005 	.word	0x0800a005
 8009ffc:	0800a079 	.word	0x0800a079
 800a000:	0800a08d 	.word	0x0800a08d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a006:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a00a:	f043 0301 	orr.w	r3, r3, #1
 800a00e:	b2da      	uxtb	r2, r3
 800a010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a012:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a016:	68ba      	ldr	r2, [r7, #8]
 800a018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a01a:	699b      	ldr	r3, [r3, #24]
 800a01c:	18d1      	adds	r1, r2, r3
 800a01e:	68bb      	ldr	r3, [r7, #8]
 800a020:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a022:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a024:	f7ff ff5c 	bl	8009ee0 <prvInsertTimerInActiveList>
 800a028:	4603      	mov	r3, r0
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d069      	beq.n	800a102 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a02e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a030:	6a1b      	ldr	r3, [r3, #32]
 800a032:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a034:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a038:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a03c:	f003 0304 	and.w	r3, r3, #4
 800a040:	2b00      	cmp	r3, #0
 800a042:	d05e      	beq.n	800a102 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a044:	68ba      	ldr	r2, [r7, #8]
 800a046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a048:	699b      	ldr	r3, [r3, #24]
 800a04a:	441a      	add	r2, r3
 800a04c:	2300      	movs	r3, #0
 800a04e:	9300      	str	r3, [sp, #0]
 800a050:	2300      	movs	r3, #0
 800a052:	2100      	movs	r1, #0
 800a054:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a056:	f7ff fe05 	bl	8009c64 <xTimerGenericCommand>
 800a05a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a05c:	6a3b      	ldr	r3, [r7, #32]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d14f      	bne.n	800a102 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800a062:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a066:	f383 8811 	msr	BASEPRI, r3
 800a06a:	f3bf 8f6f 	isb	sy
 800a06e:	f3bf 8f4f 	dsb	sy
 800a072:	61bb      	str	r3, [r7, #24]
}
 800a074:	bf00      	nop
 800a076:	e7fe      	b.n	800a076 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a07a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a07e:	f023 0301 	bic.w	r3, r3, #1
 800a082:	b2da      	uxtb	r2, r3
 800a084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a086:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a08a:	e03a      	b.n	800a102 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a08c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a08e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a092:	f043 0301 	orr.w	r3, r3, #1
 800a096:	b2da      	uxtb	r2, r3
 800a098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a09a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a09e:	68ba      	ldr	r2, [r7, #8]
 800a0a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0a2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a0a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0a6:	699b      	ldr	r3, [r3, #24]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d10a      	bne.n	800a0c2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800a0ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0b0:	f383 8811 	msr	BASEPRI, r3
 800a0b4:	f3bf 8f6f 	isb	sy
 800a0b8:	f3bf 8f4f 	dsb	sy
 800a0bc:	617b      	str	r3, [r7, #20]
}
 800a0be:	bf00      	nop
 800a0c0:	e7fe      	b.n	800a0c0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a0c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0c4:	699a      	ldr	r2, [r3, #24]
 800a0c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0c8:	18d1      	adds	r1, r2, r3
 800a0ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a0d0:	f7ff ff06 	bl	8009ee0 <prvInsertTimerInActiveList>
					break;
 800a0d4:	e015      	b.n	800a102 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a0d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a0dc:	f003 0302 	and.w	r3, r3, #2
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d103      	bne.n	800a0ec <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800a0e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a0e6:	f000 fbdb 	bl	800a8a0 <vPortFree>
 800a0ea:	e00a      	b.n	800a102 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a0ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a0f2:	f023 0301 	bic.w	r3, r3, #1
 800a0f6:	b2da      	uxtb	r2, r3
 800a0f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a0fe:	e000      	b.n	800a102 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800a100:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a102:	4b08      	ldr	r3, [pc, #32]	; (800a124 <prvProcessReceivedCommands+0x1c0>)
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	1d39      	adds	r1, r7, #4
 800a108:	2200      	movs	r2, #0
 800a10a:	4618      	mov	r0, r3
 800a10c:	f7fe fae6 	bl	80086dc <xQueueReceive>
 800a110:	4603      	mov	r3, r0
 800a112:	2b00      	cmp	r3, #0
 800a114:	f47f af2a 	bne.w	8009f6c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a118:	bf00      	nop
 800a11a:	bf00      	nop
 800a11c:	3730      	adds	r7, #48	; 0x30
 800a11e:	46bd      	mov	sp, r7
 800a120:	bd80      	pop	{r7, pc}
 800a122:	bf00      	nop
 800a124:	2000119c 	.word	0x2000119c

0800a128 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b088      	sub	sp, #32
 800a12c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a12e:	e048      	b.n	800a1c2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a130:	4b2d      	ldr	r3, [pc, #180]	; (800a1e8 <prvSwitchTimerLists+0xc0>)
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	68db      	ldr	r3, [r3, #12]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a13a:	4b2b      	ldr	r3, [pc, #172]	; (800a1e8 <prvSwitchTimerLists+0xc0>)
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	68db      	ldr	r3, [r3, #12]
 800a140:	68db      	ldr	r3, [r3, #12]
 800a142:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	3304      	adds	r3, #4
 800a148:	4618      	mov	r0, r3
 800a14a:	f7fd ffff 	bl	800814c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	6a1b      	ldr	r3, [r3, #32]
 800a152:	68f8      	ldr	r0, [r7, #12]
 800a154:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a15c:	f003 0304 	and.w	r3, r3, #4
 800a160:	2b00      	cmp	r3, #0
 800a162:	d02e      	beq.n	800a1c2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	699b      	ldr	r3, [r3, #24]
 800a168:	693a      	ldr	r2, [r7, #16]
 800a16a:	4413      	add	r3, r2
 800a16c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a16e:	68ba      	ldr	r2, [r7, #8]
 800a170:	693b      	ldr	r3, [r7, #16]
 800a172:	429a      	cmp	r2, r3
 800a174:	d90e      	bls.n	800a194 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	68ba      	ldr	r2, [r7, #8]
 800a17a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	68fa      	ldr	r2, [r7, #12]
 800a180:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a182:	4b19      	ldr	r3, [pc, #100]	; (800a1e8 <prvSwitchTimerLists+0xc0>)
 800a184:	681a      	ldr	r2, [r3, #0]
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	3304      	adds	r3, #4
 800a18a:	4619      	mov	r1, r3
 800a18c:	4610      	mov	r0, r2
 800a18e:	f7fd ffa4 	bl	80080da <vListInsert>
 800a192:	e016      	b.n	800a1c2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a194:	2300      	movs	r3, #0
 800a196:	9300      	str	r3, [sp, #0]
 800a198:	2300      	movs	r3, #0
 800a19a:	693a      	ldr	r2, [r7, #16]
 800a19c:	2100      	movs	r1, #0
 800a19e:	68f8      	ldr	r0, [r7, #12]
 800a1a0:	f7ff fd60 	bl	8009c64 <xTimerGenericCommand>
 800a1a4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d10a      	bne.n	800a1c2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a1ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1b0:	f383 8811 	msr	BASEPRI, r3
 800a1b4:	f3bf 8f6f 	isb	sy
 800a1b8:	f3bf 8f4f 	dsb	sy
 800a1bc:	603b      	str	r3, [r7, #0]
}
 800a1be:	bf00      	nop
 800a1c0:	e7fe      	b.n	800a1c0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a1c2:	4b09      	ldr	r3, [pc, #36]	; (800a1e8 <prvSwitchTimerLists+0xc0>)
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d1b1      	bne.n	800a130 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a1cc:	4b06      	ldr	r3, [pc, #24]	; (800a1e8 <prvSwitchTimerLists+0xc0>)
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a1d2:	4b06      	ldr	r3, [pc, #24]	; (800a1ec <prvSwitchTimerLists+0xc4>)
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	4a04      	ldr	r2, [pc, #16]	; (800a1e8 <prvSwitchTimerLists+0xc0>)
 800a1d8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a1da:	4a04      	ldr	r2, [pc, #16]	; (800a1ec <prvSwitchTimerLists+0xc4>)
 800a1dc:	697b      	ldr	r3, [r7, #20]
 800a1de:	6013      	str	r3, [r2, #0]
}
 800a1e0:	bf00      	nop
 800a1e2:	3718      	adds	r7, #24
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	bd80      	pop	{r7, pc}
 800a1e8:	20001194 	.word	0x20001194
 800a1ec:	20001198 	.word	0x20001198

0800a1f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b082      	sub	sp, #8
 800a1f4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a1f6:	f000 f965 	bl	800a4c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a1fa:	4b15      	ldr	r3, [pc, #84]	; (800a250 <prvCheckForValidListAndQueue+0x60>)
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d120      	bne.n	800a244 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a202:	4814      	ldr	r0, [pc, #80]	; (800a254 <prvCheckForValidListAndQueue+0x64>)
 800a204:	f7fd ff18 	bl	8008038 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a208:	4813      	ldr	r0, [pc, #76]	; (800a258 <prvCheckForValidListAndQueue+0x68>)
 800a20a:	f7fd ff15 	bl	8008038 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a20e:	4b13      	ldr	r3, [pc, #76]	; (800a25c <prvCheckForValidListAndQueue+0x6c>)
 800a210:	4a10      	ldr	r2, [pc, #64]	; (800a254 <prvCheckForValidListAndQueue+0x64>)
 800a212:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a214:	4b12      	ldr	r3, [pc, #72]	; (800a260 <prvCheckForValidListAndQueue+0x70>)
 800a216:	4a10      	ldr	r2, [pc, #64]	; (800a258 <prvCheckForValidListAndQueue+0x68>)
 800a218:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a21a:	2300      	movs	r3, #0
 800a21c:	9300      	str	r3, [sp, #0]
 800a21e:	4b11      	ldr	r3, [pc, #68]	; (800a264 <prvCheckForValidListAndQueue+0x74>)
 800a220:	4a11      	ldr	r2, [pc, #68]	; (800a268 <prvCheckForValidListAndQueue+0x78>)
 800a222:	2110      	movs	r1, #16
 800a224:	200a      	movs	r0, #10
 800a226:	f7fe f823 	bl	8008270 <xQueueGenericCreateStatic>
 800a22a:	4603      	mov	r3, r0
 800a22c:	4a08      	ldr	r2, [pc, #32]	; (800a250 <prvCheckForValidListAndQueue+0x60>)
 800a22e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a230:	4b07      	ldr	r3, [pc, #28]	; (800a250 <prvCheckForValidListAndQueue+0x60>)
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d005      	beq.n	800a244 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a238:	4b05      	ldr	r3, [pc, #20]	; (800a250 <prvCheckForValidListAndQueue+0x60>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	490b      	ldr	r1, [pc, #44]	; (800a26c <prvCheckForValidListAndQueue+0x7c>)
 800a23e:	4618      	mov	r0, r3
 800a240:	f7fe fc3c 	bl	8008abc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a244:	f000 f96e 	bl	800a524 <vPortExitCritical>
}
 800a248:	bf00      	nop
 800a24a:	46bd      	mov	sp, r7
 800a24c:	bd80      	pop	{r7, pc}
 800a24e:	bf00      	nop
 800a250:	2000119c 	.word	0x2000119c
 800a254:	2000116c 	.word	0x2000116c
 800a258:	20001180 	.word	0x20001180
 800a25c:	20001194 	.word	0x20001194
 800a260:	20001198 	.word	0x20001198
 800a264:	20001248 	.word	0x20001248
 800a268:	200011a8 	.word	0x200011a8
 800a26c:	0800f4e8 	.word	0x0800f4e8

0800a270 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a270:	b480      	push	{r7}
 800a272:	b085      	sub	sp, #20
 800a274:	af00      	add	r7, sp, #0
 800a276:	60f8      	str	r0, [r7, #12]
 800a278:	60b9      	str	r1, [r7, #8]
 800a27a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	3b04      	subs	r3, #4
 800a280:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a288:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	3b04      	subs	r3, #4
 800a28e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	f023 0201 	bic.w	r2, r3, #1
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	3b04      	subs	r3, #4
 800a29e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a2a0:	4a0c      	ldr	r2, [pc, #48]	; (800a2d4 <pxPortInitialiseStack+0x64>)
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	3b14      	subs	r3, #20
 800a2aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a2ac:	687a      	ldr	r2, [r7, #4]
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	3b04      	subs	r3, #4
 800a2b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	f06f 0202 	mvn.w	r2, #2
 800a2be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	3b20      	subs	r3, #32
 800a2c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a2c6:	68fb      	ldr	r3, [r7, #12]
}
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	3714      	adds	r7, #20
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d2:	4770      	bx	lr
 800a2d4:	0800a2d9 	.word	0x0800a2d9

0800a2d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a2d8:	b480      	push	{r7}
 800a2da:	b085      	sub	sp, #20
 800a2dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a2de:	2300      	movs	r3, #0
 800a2e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a2e2:	4b12      	ldr	r3, [pc, #72]	; (800a32c <prvTaskExitError+0x54>)
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2ea:	d00a      	beq.n	800a302 <prvTaskExitError+0x2a>
	__asm volatile
 800a2ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2f0:	f383 8811 	msr	BASEPRI, r3
 800a2f4:	f3bf 8f6f 	isb	sy
 800a2f8:	f3bf 8f4f 	dsb	sy
 800a2fc:	60fb      	str	r3, [r7, #12]
}
 800a2fe:	bf00      	nop
 800a300:	e7fe      	b.n	800a300 <prvTaskExitError+0x28>
	__asm volatile
 800a302:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a306:	f383 8811 	msr	BASEPRI, r3
 800a30a:	f3bf 8f6f 	isb	sy
 800a30e:	f3bf 8f4f 	dsb	sy
 800a312:	60bb      	str	r3, [r7, #8]
}
 800a314:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a316:	bf00      	nop
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d0fc      	beq.n	800a318 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a31e:	bf00      	nop
 800a320:	bf00      	nop
 800a322:	3714      	adds	r7, #20
 800a324:	46bd      	mov	sp, r7
 800a326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32a:	4770      	bx	lr
 800a32c:	2000000c 	.word	0x2000000c

0800a330 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a330:	4b07      	ldr	r3, [pc, #28]	; (800a350 <pxCurrentTCBConst2>)
 800a332:	6819      	ldr	r1, [r3, #0]
 800a334:	6808      	ldr	r0, [r1, #0]
 800a336:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a33a:	f380 8809 	msr	PSP, r0
 800a33e:	f3bf 8f6f 	isb	sy
 800a342:	f04f 0000 	mov.w	r0, #0
 800a346:	f380 8811 	msr	BASEPRI, r0
 800a34a:	4770      	bx	lr
 800a34c:	f3af 8000 	nop.w

0800a350 <pxCurrentTCBConst2>:
 800a350:	20000c6c 	.word	0x20000c6c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a354:	bf00      	nop
 800a356:	bf00      	nop

0800a358 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a358:	4808      	ldr	r0, [pc, #32]	; (800a37c <prvPortStartFirstTask+0x24>)
 800a35a:	6800      	ldr	r0, [r0, #0]
 800a35c:	6800      	ldr	r0, [r0, #0]
 800a35e:	f380 8808 	msr	MSP, r0
 800a362:	f04f 0000 	mov.w	r0, #0
 800a366:	f380 8814 	msr	CONTROL, r0
 800a36a:	b662      	cpsie	i
 800a36c:	b661      	cpsie	f
 800a36e:	f3bf 8f4f 	dsb	sy
 800a372:	f3bf 8f6f 	isb	sy
 800a376:	df00      	svc	0
 800a378:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a37a:	bf00      	nop
 800a37c:	e000ed08 	.word	0xe000ed08

0800a380 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a380:	b580      	push	{r7, lr}
 800a382:	b086      	sub	sp, #24
 800a384:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a386:	4b46      	ldr	r3, [pc, #280]	; (800a4a0 <xPortStartScheduler+0x120>)
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	4a46      	ldr	r2, [pc, #280]	; (800a4a4 <xPortStartScheduler+0x124>)
 800a38c:	4293      	cmp	r3, r2
 800a38e:	d10a      	bne.n	800a3a6 <xPortStartScheduler+0x26>
	__asm volatile
 800a390:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a394:	f383 8811 	msr	BASEPRI, r3
 800a398:	f3bf 8f6f 	isb	sy
 800a39c:	f3bf 8f4f 	dsb	sy
 800a3a0:	613b      	str	r3, [r7, #16]
}
 800a3a2:	bf00      	nop
 800a3a4:	e7fe      	b.n	800a3a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a3a6:	4b3e      	ldr	r3, [pc, #248]	; (800a4a0 <xPortStartScheduler+0x120>)
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	4a3f      	ldr	r2, [pc, #252]	; (800a4a8 <xPortStartScheduler+0x128>)
 800a3ac:	4293      	cmp	r3, r2
 800a3ae:	d10a      	bne.n	800a3c6 <xPortStartScheduler+0x46>
	__asm volatile
 800a3b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3b4:	f383 8811 	msr	BASEPRI, r3
 800a3b8:	f3bf 8f6f 	isb	sy
 800a3bc:	f3bf 8f4f 	dsb	sy
 800a3c0:	60fb      	str	r3, [r7, #12]
}
 800a3c2:	bf00      	nop
 800a3c4:	e7fe      	b.n	800a3c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a3c6:	4b39      	ldr	r3, [pc, #228]	; (800a4ac <xPortStartScheduler+0x12c>)
 800a3c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a3ca:	697b      	ldr	r3, [r7, #20]
 800a3cc:	781b      	ldrb	r3, [r3, #0]
 800a3ce:	b2db      	uxtb	r3, r3
 800a3d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a3d2:	697b      	ldr	r3, [r7, #20]
 800a3d4:	22ff      	movs	r2, #255	; 0xff
 800a3d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a3d8:	697b      	ldr	r3, [r7, #20]
 800a3da:	781b      	ldrb	r3, [r3, #0]
 800a3dc:	b2db      	uxtb	r3, r3
 800a3de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a3e0:	78fb      	ldrb	r3, [r7, #3]
 800a3e2:	b2db      	uxtb	r3, r3
 800a3e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a3e8:	b2da      	uxtb	r2, r3
 800a3ea:	4b31      	ldr	r3, [pc, #196]	; (800a4b0 <xPortStartScheduler+0x130>)
 800a3ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a3ee:	4b31      	ldr	r3, [pc, #196]	; (800a4b4 <xPortStartScheduler+0x134>)
 800a3f0:	2207      	movs	r2, #7
 800a3f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a3f4:	e009      	b.n	800a40a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a3f6:	4b2f      	ldr	r3, [pc, #188]	; (800a4b4 <xPortStartScheduler+0x134>)
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	3b01      	subs	r3, #1
 800a3fc:	4a2d      	ldr	r2, [pc, #180]	; (800a4b4 <xPortStartScheduler+0x134>)
 800a3fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a400:	78fb      	ldrb	r3, [r7, #3]
 800a402:	b2db      	uxtb	r3, r3
 800a404:	005b      	lsls	r3, r3, #1
 800a406:	b2db      	uxtb	r3, r3
 800a408:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a40a:	78fb      	ldrb	r3, [r7, #3]
 800a40c:	b2db      	uxtb	r3, r3
 800a40e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a412:	2b80      	cmp	r3, #128	; 0x80
 800a414:	d0ef      	beq.n	800a3f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a416:	4b27      	ldr	r3, [pc, #156]	; (800a4b4 <xPortStartScheduler+0x134>)
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	f1c3 0307 	rsb	r3, r3, #7
 800a41e:	2b04      	cmp	r3, #4
 800a420:	d00a      	beq.n	800a438 <xPortStartScheduler+0xb8>
	__asm volatile
 800a422:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a426:	f383 8811 	msr	BASEPRI, r3
 800a42a:	f3bf 8f6f 	isb	sy
 800a42e:	f3bf 8f4f 	dsb	sy
 800a432:	60bb      	str	r3, [r7, #8]
}
 800a434:	bf00      	nop
 800a436:	e7fe      	b.n	800a436 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a438:	4b1e      	ldr	r3, [pc, #120]	; (800a4b4 <xPortStartScheduler+0x134>)
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	021b      	lsls	r3, r3, #8
 800a43e:	4a1d      	ldr	r2, [pc, #116]	; (800a4b4 <xPortStartScheduler+0x134>)
 800a440:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a442:	4b1c      	ldr	r3, [pc, #112]	; (800a4b4 <xPortStartScheduler+0x134>)
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a44a:	4a1a      	ldr	r2, [pc, #104]	; (800a4b4 <xPortStartScheduler+0x134>)
 800a44c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	b2da      	uxtb	r2, r3
 800a452:	697b      	ldr	r3, [r7, #20]
 800a454:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a456:	4b18      	ldr	r3, [pc, #96]	; (800a4b8 <xPortStartScheduler+0x138>)
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	4a17      	ldr	r2, [pc, #92]	; (800a4b8 <xPortStartScheduler+0x138>)
 800a45c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a460:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a462:	4b15      	ldr	r3, [pc, #84]	; (800a4b8 <xPortStartScheduler+0x138>)
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	4a14      	ldr	r2, [pc, #80]	; (800a4b8 <xPortStartScheduler+0x138>)
 800a468:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a46c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a46e:	f000 f8dd 	bl	800a62c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a472:	4b12      	ldr	r3, [pc, #72]	; (800a4bc <xPortStartScheduler+0x13c>)
 800a474:	2200      	movs	r2, #0
 800a476:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a478:	f000 f8fc 	bl	800a674 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a47c:	4b10      	ldr	r3, [pc, #64]	; (800a4c0 <xPortStartScheduler+0x140>)
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	4a0f      	ldr	r2, [pc, #60]	; (800a4c0 <xPortStartScheduler+0x140>)
 800a482:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a486:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a488:	f7ff ff66 	bl	800a358 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a48c:	f7ff f84c 	bl	8009528 <vTaskSwitchContext>
	prvTaskExitError();
 800a490:	f7ff ff22 	bl	800a2d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a494:	2300      	movs	r3, #0
}
 800a496:	4618      	mov	r0, r3
 800a498:	3718      	adds	r7, #24
 800a49a:	46bd      	mov	sp, r7
 800a49c:	bd80      	pop	{r7, pc}
 800a49e:	bf00      	nop
 800a4a0:	e000ed00 	.word	0xe000ed00
 800a4a4:	410fc271 	.word	0x410fc271
 800a4a8:	410fc270 	.word	0x410fc270
 800a4ac:	e000e400 	.word	0xe000e400
 800a4b0:	20001298 	.word	0x20001298
 800a4b4:	2000129c 	.word	0x2000129c
 800a4b8:	e000ed20 	.word	0xe000ed20
 800a4bc:	2000000c 	.word	0x2000000c
 800a4c0:	e000ef34 	.word	0xe000ef34

0800a4c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a4c4:	b480      	push	{r7}
 800a4c6:	b083      	sub	sp, #12
 800a4c8:	af00      	add	r7, sp, #0
	__asm volatile
 800a4ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4ce:	f383 8811 	msr	BASEPRI, r3
 800a4d2:	f3bf 8f6f 	isb	sy
 800a4d6:	f3bf 8f4f 	dsb	sy
 800a4da:	607b      	str	r3, [r7, #4]
}
 800a4dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a4de:	4b0f      	ldr	r3, [pc, #60]	; (800a51c <vPortEnterCritical+0x58>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	3301      	adds	r3, #1
 800a4e4:	4a0d      	ldr	r2, [pc, #52]	; (800a51c <vPortEnterCritical+0x58>)
 800a4e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a4e8:	4b0c      	ldr	r3, [pc, #48]	; (800a51c <vPortEnterCritical+0x58>)
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	2b01      	cmp	r3, #1
 800a4ee:	d10f      	bne.n	800a510 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a4f0:	4b0b      	ldr	r3, [pc, #44]	; (800a520 <vPortEnterCritical+0x5c>)
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	b2db      	uxtb	r3, r3
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d00a      	beq.n	800a510 <vPortEnterCritical+0x4c>
	__asm volatile
 800a4fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4fe:	f383 8811 	msr	BASEPRI, r3
 800a502:	f3bf 8f6f 	isb	sy
 800a506:	f3bf 8f4f 	dsb	sy
 800a50a:	603b      	str	r3, [r7, #0]
}
 800a50c:	bf00      	nop
 800a50e:	e7fe      	b.n	800a50e <vPortEnterCritical+0x4a>
	}
}
 800a510:	bf00      	nop
 800a512:	370c      	adds	r7, #12
 800a514:	46bd      	mov	sp, r7
 800a516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51a:	4770      	bx	lr
 800a51c:	2000000c 	.word	0x2000000c
 800a520:	e000ed04 	.word	0xe000ed04

0800a524 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a524:	b480      	push	{r7}
 800a526:	b083      	sub	sp, #12
 800a528:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a52a:	4b12      	ldr	r3, [pc, #72]	; (800a574 <vPortExitCritical+0x50>)
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d10a      	bne.n	800a548 <vPortExitCritical+0x24>
	__asm volatile
 800a532:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a536:	f383 8811 	msr	BASEPRI, r3
 800a53a:	f3bf 8f6f 	isb	sy
 800a53e:	f3bf 8f4f 	dsb	sy
 800a542:	607b      	str	r3, [r7, #4]
}
 800a544:	bf00      	nop
 800a546:	e7fe      	b.n	800a546 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a548:	4b0a      	ldr	r3, [pc, #40]	; (800a574 <vPortExitCritical+0x50>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	3b01      	subs	r3, #1
 800a54e:	4a09      	ldr	r2, [pc, #36]	; (800a574 <vPortExitCritical+0x50>)
 800a550:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a552:	4b08      	ldr	r3, [pc, #32]	; (800a574 <vPortExitCritical+0x50>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	2b00      	cmp	r3, #0
 800a558:	d105      	bne.n	800a566 <vPortExitCritical+0x42>
 800a55a:	2300      	movs	r3, #0
 800a55c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a55e:	683b      	ldr	r3, [r7, #0]
 800a560:	f383 8811 	msr	BASEPRI, r3
}
 800a564:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a566:	bf00      	nop
 800a568:	370c      	adds	r7, #12
 800a56a:	46bd      	mov	sp, r7
 800a56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a570:	4770      	bx	lr
 800a572:	bf00      	nop
 800a574:	2000000c 	.word	0x2000000c
	...

0800a580 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a580:	f3ef 8009 	mrs	r0, PSP
 800a584:	f3bf 8f6f 	isb	sy
 800a588:	4b15      	ldr	r3, [pc, #84]	; (800a5e0 <pxCurrentTCBConst>)
 800a58a:	681a      	ldr	r2, [r3, #0]
 800a58c:	f01e 0f10 	tst.w	lr, #16
 800a590:	bf08      	it	eq
 800a592:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a596:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a59a:	6010      	str	r0, [r2, #0]
 800a59c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a5a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a5a4:	f380 8811 	msr	BASEPRI, r0
 800a5a8:	f3bf 8f4f 	dsb	sy
 800a5ac:	f3bf 8f6f 	isb	sy
 800a5b0:	f7fe ffba 	bl	8009528 <vTaskSwitchContext>
 800a5b4:	f04f 0000 	mov.w	r0, #0
 800a5b8:	f380 8811 	msr	BASEPRI, r0
 800a5bc:	bc09      	pop	{r0, r3}
 800a5be:	6819      	ldr	r1, [r3, #0]
 800a5c0:	6808      	ldr	r0, [r1, #0]
 800a5c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5c6:	f01e 0f10 	tst.w	lr, #16
 800a5ca:	bf08      	it	eq
 800a5cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a5d0:	f380 8809 	msr	PSP, r0
 800a5d4:	f3bf 8f6f 	isb	sy
 800a5d8:	4770      	bx	lr
 800a5da:	bf00      	nop
 800a5dc:	f3af 8000 	nop.w

0800a5e0 <pxCurrentTCBConst>:
 800a5e0:	20000c6c 	.word	0x20000c6c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a5e4:	bf00      	nop
 800a5e6:	bf00      	nop

0800a5e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b082      	sub	sp, #8
 800a5ec:	af00      	add	r7, sp, #0
	__asm volatile
 800a5ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5f2:	f383 8811 	msr	BASEPRI, r3
 800a5f6:	f3bf 8f6f 	isb	sy
 800a5fa:	f3bf 8f4f 	dsb	sy
 800a5fe:	607b      	str	r3, [r7, #4]
}
 800a600:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a602:	f7fe fed7 	bl	80093b4 <xTaskIncrementTick>
 800a606:	4603      	mov	r3, r0
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d003      	beq.n	800a614 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a60c:	4b06      	ldr	r3, [pc, #24]	; (800a628 <xPortSysTickHandler+0x40>)
 800a60e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a612:	601a      	str	r2, [r3, #0]
 800a614:	2300      	movs	r3, #0
 800a616:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	f383 8811 	msr	BASEPRI, r3
}
 800a61e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a620:	bf00      	nop
 800a622:	3708      	adds	r7, #8
 800a624:	46bd      	mov	sp, r7
 800a626:	bd80      	pop	{r7, pc}
 800a628:	e000ed04 	.word	0xe000ed04

0800a62c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a62c:	b480      	push	{r7}
 800a62e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a630:	4b0b      	ldr	r3, [pc, #44]	; (800a660 <vPortSetupTimerInterrupt+0x34>)
 800a632:	2200      	movs	r2, #0
 800a634:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a636:	4b0b      	ldr	r3, [pc, #44]	; (800a664 <vPortSetupTimerInterrupt+0x38>)
 800a638:	2200      	movs	r2, #0
 800a63a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a63c:	4b0a      	ldr	r3, [pc, #40]	; (800a668 <vPortSetupTimerInterrupt+0x3c>)
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	4a0a      	ldr	r2, [pc, #40]	; (800a66c <vPortSetupTimerInterrupt+0x40>)
 800a642:	fba2 2303 	umull	r2, r3, r2, r3
 800a646:	099b      	lsrs	r3, r3, #6
 800a648:	4a09      	ldr	r2, [pc, #36]	; (800a670 <vPortSetupTimerInterrupt+0x44>)
 800a64a:	3b01      	subs	r3, #1
 800a64c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a64e:	4b04      	ldr	r3, [pc, #16]	; (800a660 <vPortSetupTimerInterrupt+0x34>)
 800a650:	2207      	movs	r2, #7
 800a652:	601a      	str	r2, [r3, #0]
}
 800a654:	bf00      	nop
 800a656:	46bd      	mov	sp, r7
 800a658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65c:	4770      	bx	lr
 800a65e:	bf00      	nop
 800a660:	e000e010 	.word	0xe000e010
 800a664:	e000e018 	.word	0xe000e018
 800a668:	20000000 	.word	0x20000000
 800a66c:	10624dd3 	.word	0x10624dd3
 800a670:	e000e014 	.word	0xe000e014

0800a674 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a674:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a684 <vPortEnableVFP+0x10>
 800a678:	6801      	ldr	r1, [r0, #0]
 800a67a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a67e:	6001      	str	r1, [r0, #0]
 800a680:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a682:	bf00      	nop
 800a684:	e000ed88 	.word	0xe000ed88

0800a688 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a688:	b480      	push	{r7}
 800a68a:	b085      	sub	sp, #20
 800a68c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a68e:	f3ef 8305 	mrs	r3, IPSR
 800a692:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	2b0f      	cmp	r3, #15
 800a698:	d914      	bls.n	800a6c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a69a:	4a17      	ldr	r2, [pc, #92]	; (800a6f8 <vPortValidateInterruptPriority+0x70>)
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	4413      	add	r3, r2
 800a6a0:	781b      	ldrb	r3, [r3, #0]
 800a6a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a6a4:	4b15      	ldr	r3, [pc, #84]	; (800a6fc <vPortValidateInterruptPriority+0x74>)
 800a6a6:	781b      	ldrb	r3, [r3, #0]
 800a6a8:	7afa      	ldrb	r2, [r7, #11]
 800a6aa:	429a      	cmp	r2, r3
 800a6ac:	d20a      	bcs.n	800a6c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a6ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6b2:	f383 8811 	msr	BASEPRI, r3
 800a6b6:	f3bf 8f6f 	isb	sy
 800a6ba:	f3bf 8f4f 	dsb	sy
 800a6be:	607b      	str	r3, [r7, #4]
}
 800a6c0:	bf00      	nop
 800a6c2:	e7fe      	b.n	800a6c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a6c4:	4b0e      	ldr	r3, [pc, #56]	; (800a700 <vPortValidateInterruptPriority+0x78>)
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a6cc:	4b0d      	ldr	r3, [pc, #52]	; (800a704 <vPortValidateInterruptPriority+0x7c>)
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	429a      	cmp	r2, r3
 800a6d2:	d90a      	bls.n	800a6ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a6d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6d8:	f383 8811 	msr	BASEPRI, r3
 800a6dc:	f3bf 8f6f 	isb	sy
 800a6e0:	f3bf 8f4f 	dsb	sy
 800a6e4:	603b      	str	r3, [r7, #0]
}
 800a6e6:	bf00      	nop
 800a6e8:	e7fe      	b.n	800a6e8 <vPortValidateInterruptPriority+0x60>
	}
 800a6ea:	bf00      	nop
 800a6ec:	3714      	adds	r7, #20
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f4:	4770      	bx	lr
 800a6f6:	bf00      	nop
 800a6f8:	e000e3f0 	.word	0xe000e3f0
 800a6fc:	20001298 	.word	0x20001298
 800a700:	e000ed0c 	.word	0xe000ed0c
 800a704:	2000129c 	.word	0x2000129c

0800a708 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b08a      	sub	sp, #40	; 0x28
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a710:	2300      	movs	r3, #0
 800a712:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a714:	f7fe fd92 	bl	800923c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a718:	4b5b      	ldr	r3, [pc, #364]	; (800a888 <pvPortMalloc+0x180>)
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d101      	bne.n	800a724 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a720:	f000 f920 	bl	800a964 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a724:	4b59      	ldr	r3, [pc, #356]	; (800a88c <pvPortMalloc+0x184>)
 800a726:	681a      	ldr	r2, [r3, #0]
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	4013      	ands	r3, r2
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	f040 8093 	bne.w	800a858 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d01d      	beq.n	800a774 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a738:	2208      	movs	r2, #8
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	4413      	add	r3, r2
 800a73e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	f003 0307 	and.w	r3, r3, #7
 800a746:	2b00      	cmp	r3, #0
 800a748:	d014      	beq.n	800a774 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	f023 0307 	bic.w	r3, r3, #7
 800a750:	3308      	adds	r3, #8
 800a752:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	f003 0307 	and.w	r3, r3, #7
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d00a      	beq.n	800a774 <pvPortMalloc+0x6c>
	__asm volatile
 800a75e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a762:	f383 8811 	msr	BASEPRI, r3
 800a766:	f3bf 8f6f 	isb	sy
 800a76a:	f3bf 8f4f 	dsb	sy
 800a76e:	617b      	str	r3, [r7, #20]
}
 800a770:	bf00      	nop
 800a772:	e7fe      	b.n	800a772 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d06e      	beq.n	800a858 <pvPortMalloc+0x150>
 800a77a:	4b45      	ldr	r3, [pc, #276]	; (800a890 <pvPortMalloc+0x188>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	687a      	ldr	r2, [r7, #4]
 800a780:	429a      	cmp	r2, r3
 800a782:	d869      	bhi.n	800a858 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a784:	4b43      	ldr	r3, [pc, #268]	; (800a894 <pvPortMalloc+0x18c>)
 800a786:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a788:	4b42      	ldr	r3, [pc, #264]	; (800a894 <pvPortMalloc+0x18c>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a78e:	e004      	b.n	800a79a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a792:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a79a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a79c:	685b      	ldr	r3, [r3, #4]
 800a79e:	687a      	ldr	r2, [r7, #4]
 800a7a0:	429a      	cmp	r2, r3
 800a7a2:	d903      	bls.n	800a7ac <pvPortMalloc+0xa4>
 800a7a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d1f1      	bne.n	800a790 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a7ac:	4b36      	ldr	r3, [pc, #216]	; (800a888 <pvPortMalloc+0x180>)
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a7b2:	429a      	cmp	r2, r3
 800a7b4:	d050      	beq.n	800a858 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a7b6:	6a3b      	ldr	r3, [r7, #32]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	2208      	movs	r2, #8
 800a7bc:	4413      	add	r3, r2
 800a7be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a7c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7c2:	681a      	ldr	r2, [r3, #0]
 800a7c4:	6a3b      	ldr	r3, [r7, #32]
 800a7c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a7c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7ca:	685a      	ldr	r2, [r3, #4]
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	1ad2      	subs	r2, r2, r3
 800a7d0:	2308      	movs	r3, #8
 800a7d2:	005b      	lsls	r3, r3, #1
 800a7d4:	429a      	cmp	r2, r3
 800a7d6:	d91f      	bls.n	800a818 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a7d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	4413      	add	r3, r2
 800a7de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a7e0:	69bb      	ldr	r3, [r7, #24]
 800a7e2:	f003 0307 	and.w	r3, r3, #7
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d00a      	beq.n	800a800 <pvPortMalloc+0xf8>
	__asm volatile
 800a7ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7ee:	f383 8811 	msr	BASEPRI, r3
 800a7f2:	f3bf 8f6f 	isb	sy
 800a7f6:	f3bf 8f4f 	dsb	sy
 800a7fa:	613b      	str	r3, [r7, #16]
}
 800a7fc:	bf00      	nop
 800a7fe:	e7fe      	b.n	800a7fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a802:	685a      	ldr	r2, [r3, #4]
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	1ad2      	subs	r2, r2, r3
 800a808:	69bb      	ldr	r3, [r7, #24]
 800a80a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a80c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a80e:	687a      	ldr	r2, [r7, #4]
 800a810:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a812:	69b8      	ldr	r0, [r7, #24]
 800a814:	f000 f908 	bl	800aa28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a818:	4b1d      	ldr	r3, [pc, #116]	; (800a890 <pvPortMalloc+0x188>)
 800a81a:	681a      	ldr	r2, [r3, #0]
 800a81c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a81e:	685b      	ldr	r3, [r3, #4]
 800a820:	1ad3      	subs	r3, r2, r3
 800a822:	4a1b      	ldr	r2, [pc, #108]	; (800a890 <pvPortMalloc+0x188>)
 800a824:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a826:	4b1a      	ldr	r3, [pc, #104]	; (800a890 <pvPortMalloc+0x188>)
 800a828:	681a      	ldr	r2, [r3, #0]
 800a82a:	4b1b      	ldr	r3, [pc, #108]	; (800a898 <pvPortMalloc+0x190>)
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	429a      	cmp	r2, r3
 800a830:	d203      	bcs.n	800a83a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a832:	4b17      	ldr	r3, [pc, #92]	; (800a890 <pvPortMalloc+0x188>)
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	4a18      	ldr	r2, [pc, #96]	; (800a898 <pvPortMalloc+0x190>)
 800a838:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a83a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a83c:	685a      	ldr	r2, [r3, #4]
 800a83e:	4b13      	ldr	r3, [pc, #76]	; (800a88c <pvPortMalloc+0x184>)
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	431a      	orrs	r2, r3
 800a844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a846:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a84a:	2200      	movs	r2, #0
 800a84c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a84e:	4b13      	ldr	r3, [pc, #76]	; (800a89c <pvPortMalloc+0x194>)
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	3301      	adds	r3, #1
 800a854:	4a11      	ldr	r2, [pc, #68]	; (800a89c <pvPortMalloc+0x194>)
 800a856:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a858:	f7fe fcfe 	bl	8009258 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a85c:	69fb      	ldr	r3, [r7, #28]
 800a85e:	f003 0307 	and.w	r3, r3, #7
 800a862:	2b00      	cmp	r3, #0
 800a864:	d00a      	beq.n	800a87c <pvPortMalloc+0x174>
	__asm volatile
 800a866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a86a:	f383 8811 	msr	BASEPRI, r3
 800a86e:	f3bf 8f6f 	isb	sy
 800a872:	f3bf 8f4f 	dsb	sy
 800a876:	60fb      	str	r3, [r7, #12]
}
 800a878:	bf00      	nop
 800a87a:	e7fe      	b.n	800a87a <pvPortMalloc+0x172>
	return pvReturn;
 800a87c:	69fb      	ldr	r3, [r7, #28]
}
 800a87e:	4618      	mov	r0, r3
 800a880:	3728      	adds	r7, #40	; 0x28
 800a882:	46bd      	mov	sp, r7
 800a884:	bd80      	pop	{r7, pc}
 800a886:	bf00      	nop
 800a888:	20001e60 	.word	0x20001e60
 800a88c:	20001e74 	.word	0x20001e74
 800a890:	20001e64 	.word	0x20001e64
 800a894:	20001e58 	.word	0x20001e58
 800a898:	20001e68 	.word	0x20001e68
 800a89c:	20001e6c 	.word	0x20001e6c

0800a8a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b086      	sub	sp, #24
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d04d      	beq.n	800a94e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a8b2:	2308      	movs	r3, #8
 800a8b4:	425b      	negs	r3, r3
 800a8b6:	697a      	ldr	r2, [r7, #20]
 800a8b8:	4413      	add	r3, r2
 800a8ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a8bc:	697b      	ldr	r3, [r7, #20]
 800a8be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a8c0:	693b      	ldr	r3, [r7, #16]
 800a8c2:	685a      	ldr	r2, [r3, #4]
 800a8c4:	4b24      	ldr	r3, [pc, #144]	; (800a958 <vPortFree+0xb8>)
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	4013      	ands	r3, r2
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d10a      	bne.n	800a8e4 <vPortFree+0x44>
	__asm volatile
 800a8ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8d2:	f383 8811 	msr	BASEPRI, r3
 800a8d6:	f3bf 8f6f 	isb	sy
 800a8da:	f3bf 8f4f 	dsb	sy
 800a8de:	60fb      	str	r3, [r7, #12]
}
 800a8e0:	bf00      	nop
 800a8e2:	e7fe      	b.n	800a8e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a8e4:	693b      	ldr	r3, [r7, #16]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d00a      	beq.n	800a902 <vPortFree+0x62>
	__asm volatile
 800a8ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8f0:	f383 8811 	msr	BASEPRI, r3
 800a8f4:	f3bf 8f6f 	isb	sy
 800a8f8:	f3bf 8f4f 	dsb	sy
 800a8fc:	60bb      	str	r3, [r7, #8]
}
 800a8fe:	bf00      	nop
 800a900:	e7fe      	b.n	800a900 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a902:	693b      	ldr	r3, [r7, #16]
 800a904:	685a      	ldr	r2, [r3, #4]
 800a906:	4b14      	ldr	r3, [pc, #80]	; (800a958 <vPortFree+0xb8>)
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	4013      	ands	r3, r2
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d01e      	beq.n	800a94e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a910:	693b      	ldr	r3, [r7, #16]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d11a      	bne.n	800a94e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a918:	693b      	ldr	r3, [r7, #16]
 800a91a:	685a      	ldr	r2, [r3, #4]
 800a91c:	4b0e      	ldr	r3, [pc, #56]	; (800a958 <vPortFree+0xb8>)
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	43db      	mvns	r3, r3
 800a922:	401a      	ands	r2, r3
 800a924:	693b      	ldr	r3, [r7, #16]
 800a926:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a928:	f7fe fc88 	bl	800923c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a92c:	693b      	ldr	r3, [r7, #16]
 800a92e:	685a      	ldr	r2, [r3, #4]
 800a930:	4b0a      	ldr	r3, [pc, #40]	; (800a95c <vPortFree+0xbc>)
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	4413      	add	r3, r2
 800a936:	4a09      	ldr	r2, [pc, #36]	; (800a95c <vPortFree+0xbc>)
 800a938:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a93a:	6938      	ldr	r0, [r7, #16]
 800a93c:	f000 f874 	bl	800aa28 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a940:	4b07      	ldr	r3, [pc, #28]	; (800a960 <vPortFree+0xc0>)
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	3301      	adds	r3, #1
 800a946:	4a06      	ldr	r2, [pc, #24]	; (800a960 <vPortFree+0xc0>)
 800a948:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a94a:	f7fe fc85 	bl	8009258 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a94e:	bf00      	nop
 800a950:	3718      	adds	r7, #24
 800a952:	46bd      	mov	sp, r7
 800a954:	bd80      	pop	{r7, pc}
 800a956:	bf00      	nop
 800a958:	20001e74 	.word	0x20001e74
 800a95c:	20001e64 	.word	0x20001e64
 800a960:	20001e70 	.word	0x20001e70

0800a964 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a964:	b480      	push	{r7}
 800a966:	b085      	sub	sp, #20
 800a968:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a96a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800a96e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a970:	4b27      	ldr	r3, [pc, #156]	; (800aa10 <prvHeapInit+0xac>)
 800a972:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	f003 0307 	and.w	r3, r3, #7
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d00c      	beq.n	800a998 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	3307      	adds	r3, #7
 800a982:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	f023 0307 	bic.w	r3, r3, #7
 800a98a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a98c:	68ba      	ldr	r2, [r7, #8]
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	1ad3      	subs	r3, r2, r3
 800a992:	4a1f      	ldr	r2, [pc, #124]	; (800aa10 <prvHeapInit+0xac>)
 800a994:	4413      	add	r3, r2
 800a996:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a99c:	4a1d      	ldr	r2, [pc, #116]	; (800aa14 <prvHeapInit+0xb0>)
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a9a2:	4b1c      	ldr	r3, [pc, #112]	; (800aa14 <prvHeapInit+0xb0>)
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	68ba      	ldr	r2, [r7, #8]
 800a9ac:	4413      	add	r3, r2
 800a9ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a9b0:	2208      	movs	r2, #8
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	1a9b      	subs	r3, r3, r2
 800a9b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	f023 0307 	bic.w	r3, r3, #7
 800a9be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	4a15      	ldr	r2, [pc, #84]	; (800aa18 <prvHeapInit+0xb4>)
 800a9c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a9c6:	4b14      	ldr	r3, [pc, #80]	; (800aa18 <prvHeapInit+0xb4>)
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	2200      	movs	r2, #0
 800a9cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a9ce:	4b12      	ldr	r3, [pc, #72]	; (800aa18 <prvHeapInit+0xb4>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a9da:	683b      	ldr	r3, [r7, #0]
 800a9dc:	68fa      	ldr	r2, [r7, #12]
 800a9de:	1ad2      	subs	r2, r2, r3
 800a9e0:	683b      	ldr	r3, [r7, #0]
 800a9e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a9e4:	4b0c      	ldr	r3, [pc, #48]	; (800aa18 <prvHeapInit+0xb4>)
 800a9e6:	681a      	ldr	r2, [r3, #0]
 800a9e8:	683b      	ldr	r3, [r7, #0]
 800a9ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	685b      	ldr	r3, [r3, #4]
 800a9f0:	4a0a      	ldr	r2, [pc, #40]	; (800aa1c <prvHeapInit+0xb8>)
 800a9f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	685b      	ldr	r3, [r3, #4]
 800a9f8:	4a09      	ldr	r2, [pc, #36]	; (800aa20 <prvHeapInit+0xbc>)
 800a9fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a9fc:	4b09      	ldr	r3, [pc, #36]	; (800aa24 <prvHeapInit+0xc0>)
 800a9fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800aa02:	601a      	str	r2, [r3, #0]
}
 800aa04:	bf00      	nop
 800aa06:	3714      	adds	r7, #20
 800aa08:	46bd      	mov	sp, r7
 800aa0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0e:	4770      	bx	lr
 800aa10:	200012a0 	.word	0x200012a0
 800aa14:	20001e58 	.word	0x20001e58
 800aa18:	20001e60 	.word	0x20001e60
 800aa1c:	20001e68 	.word	0x20001e68
 800aa20:	20001e64 	.word	0x20001e64
 800aa24:	20001e74 	.word	0x20001e74

0800aa28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800aa28:	b480      	push	{r7}
 800aa2a:	b085      	sub	sp, #20
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800aa30:	4b28      	ldr	r3, [pc, #160]	; (800aad4 <prvInsertBlockIntoFreeList+0xac>)
 800aa32:	60fb      	str	r3, [r7, #12]
 800aa34:	e002      	b.n	800aa3c <prvInsertBlockIntoFreeList+0x14>
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	60fb      	str	r3, [r7, #12]
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	687a      	ldr	r2, [r7, #4]
 800aa42:	429a      	cmp	r2, r3
 800aa44:	d8f7      	bhi.n	800aa36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	685b      	ldr	r3, [r3, #4]
 800aa4e:	68ba      	ldr	r2, [r7, #8]
 800aa50:	4413      	add	r3, r2
 800aa52:	687a      	ldr	r2, [r7, #4]
 800aa54:	429a      	cmp	r2, r3
 800aa56:	d108      	bne.n	800aa6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	685a      	ldr	r2, [r3, #4]
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	685b      	ldr	r3, [r3, #4]
 800aa60:	441a      	add	r2, r3
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	685b      	ldr	r3, [r3, #4]
 800aa72:	68ba      	ldr	r2, [r7, #8]
 800aa74:	441a      	add	r2, r3
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	429a      	cmp	r2, r3
 800aa7c:	d118      	bne.n	800aab0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	681a      	ldr	r2, [r3, #0]
 800aa82:	4b15      	ldr	r3, [pc, #84]	; (800aad8 <prvInsertBlockIntoFreeList+0xb0>)
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	429a      	cmp	r2, r3
 800aa88:	d00d      	beq.n	800aaa6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	685a      	ldr	r2, [r3, #4]
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	685b      	ldr	r3, [r3, #4]
 800aa94:	441a      	add	r2, r3
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	681a      	ldr	r2, [r3, #0]
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	601a      	str	r2, [r3, #0]
 800aaa4:	e008      	b.n	800aab8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800aaa6:	4b0c      	ldr	r3, [pc, #48]	; (800aad8 <prvInsertBlockIntoFreeList+0xb0>)
 800aaa8:	681a      	ldr	r2, [r3, #0]
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	601a      	str	r2, [r3, #0]
 800aaae:	e003      	b.n	800aab8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	681a      	ldr	r2, [r3, #0]
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800aab8:	68fa      	ldr	r2, [r7, #12]
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	429a      	cmp	r2, r3
 800aabe:	d002      	beq.n	800aac6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	687a      	ldr	r2, [r7, #4]
 800aac4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aac6:	bf00      	nop
 800aac8:	3714      	adds	r7, #20
 800aaca:	46bd      	mov	sp, r7
 800aacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad0:	4770      	bx	lr
 800aad2:	bf00      	nop
 800aad4:	20001e58 	.word	0x20001e58
 800aad8:	20001e60 	.word	0x20001e60

0800aadc <atoi>:
 800aadc:	220a      	movs	r2, #10
 800aade:	2100      	movs	r1, #0
 800aae0:	f000 b884 	b.w	800abec <strtol>

0800aae4 <_strtol_l.constprop.0>:
 800aae4:	2b01      	cmp	r3, #1
 800aae6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aaea:	d001      	beq.n	800aaf0 <_strtol_l.constprop.0+0xc>
 800aaec:	2b24      	cmp	r3, #36	; 0x24
 800aaee:	d906      	bls.n	800aafe <_strtol_l.constprop.0+0x1a>
 800aaf0:	f001 f8ea 	bl	800bcc8 <__errno>
 800aaf4:	2316      	movs	r3, #22
 800aaf6:	6003      	str	r3, [r0, #0]
 800aaf8:	2000      	movs	r0, #0
 800aafa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aafe:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800abe4 <_strtol_l.constprop.0+0x100>
 800ab02:	460d      	mov	r5, r1
 800ab04:	462e      	mov	r6, r5
 800ab06:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ab0a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800ab0e:	f017 0708 	ands.w	r7, r7, #8
 800ab12:	d1f7      	bne.n	800ab04 <_strtol_l.constprop.0+0x20>
 800ab14:	2c2d      	cmp	r4, #45	; 0x2d
 800ab16:	d132      	bne.n	800ab7e <_strtol_l.constprop.0+0x9a>
 800ab18:	782c      	ldrb	r4, [r5, #0]
 800ab1a:	2701      	movs	r7, #1
 800ab1c:	1cb5      	adds	r5, r6, #2
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d05b      	beq.n	800abda <_strtol_l.constprop.0+0xf6>
 800ab22:	2b10      	cmp	r3, #16
 800ab24:	d109      	bne.n	800ab3a <_strtol_l.constprop.0+0x56>
 800ab26:	2c30      	cmp	r4, #48	; 0x30
 800ab28:	d107      	bne.n	800ab3a <_strtol_l.constprop.0+0x56>
 800ab2a:	782c      	ldrb	r4, [r5, #0]
 800ab2c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800ab30:	2c58      	cmp	r4, #88	; 0x58
 800ab32:	d14d      	bne.n	800abd0 <_strtol_l.constprop.0+0xec>
 800ab34:	786c      	ldrb	r4, [r5, #1]
 800ab36:	2310      	movs	r3, #16
 800ab38:	3502      	adds	r5, #2
 800ab3a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800ab3e:	f108 38ff 	add.w	r8, r8, #4294967295
 800ab42:	f04f 0e00 	mov.w	lr, #0
 800ab46:	fbb8 f9f3 	udiv	r9, r8, r3
 800ab4a:	4676      	mov	r6, lr
 800ab4c:	fb03 8a19 	mls	sl, r3, r9, r8
 800ab50:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800ab54:	f1bc 0f09 	cmp.w	ip, #9
 800ab58:	d816      	bhi.n	800ab88 <_strtol_l.constprop.0+0xa4>
 800ab5a:	4664      	mov	r4, ip
 800ab5c:	42a3      	cmp	r3, r4
 800ab5e:	dd24      	ble.n	800abaa <_strtol_l.constprop.0+0xc6>
 800ab60:	f1be 3fff 	cmp.w	lr, #4294967295
 800ab64:	d008      	beq.n	800ab78 <_strtol_l.constprop.0+0x94>
 800ab66:	45b1      	cmp	r9, r6
 800ab68:	d31c      	bcc.n	800aba4 <_strtol_l.constprop.0+0xc0>
 800ab6a:	d101      	bne.n	800ab70 <_strtol_l.constprop.0+0x8c>
 800ab6c:	45a2      	cmp	sl, r4
 800ab6e:	db19      	blt.n	800aba4 <_strtol_l.constprop.0+0xc0>
 800ab70:	fb06 4603 	mla	r6, r6, r3, r4
 800ab74:	f04f 0e01 	mov.w	lr, #1
 800ab78:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ab7c:	e7e8      	b.n	800ab50 <_strtol_l.constprop.0+0x6c>
 800ab7e:	2c2b      	cmp	r4, #43	; 0x2b
 800ab80:	bf04      	itt	eq
 800ab82:	782c      	ldrbeq	r4, [r5, #0]
 800ab84:	1cb5      	addeq	r5, r6, #2
 800ab86:	e7ca      	b.n	800ab1e <_strtol_l.constprop.0+0x3a>
 800ab88:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800ab8c:	f1bc 0f19 	cmp.w	ip, #25
 800ab90:	d801      	bhi.n	800ab96 <_strtol_l.constprop.0+0xb2>
 800ab92:	3c37      	subs	r4, #55	; 0x37
 800ab94:	e7e2      	b.n	800ab5c <_strtol_l.constprop.0+0x78>
 800ab96:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800ab9a:	f1bc 0f19 	cmp.w	ip, #25
 800ab9e:	d804      	bhi.n	800abaa <_strtol_l.constprop.0+0xc6>
 800aba0:	3c57      	subs	r4, #87	; 0x57
 800aba2:	e7db      	b.n	800ab5c <_strtol_l.constprop.0+0x78>
 800aba4:	f04f 3eff 	mov.w	lr, #4294967295
 800aba8:	e7e6      	b.n	800ab78 <_strtol_l.constprop.0+0x94>
 800abaa:	f1be 3fff 	cmp.w	lr, #4294967295
 800abae:	d105      	bne.n	800abbc <_strtol_l.constprop.0+0xd8>
 800abb0:	2322      	movs	r3, #34	; 0x22
 800abb2:	6003      	str	r3, [r0, #0]
 800abb4:	4646      	mov	r6, r8
 800abb6:	b942      	cbnz	r2, 800abca <_strtol_l.constprop.0+0xe6>
 800abb8:	4630      	mov	r0, r6
 800abba:	e79e      	b.n	800aafa <_strtol_l.constprop.0+0x16>
 800abbc:	b107      	cbz	r7, 800abc0 <_strtol_l.constprop.0+0xdc>
 800abbe:	4276      	negs	r6, r6
 800abc0:	2a00      	cmp	r2, #0
 800abc2:	d0f9      	beq.n	800abb8 <_strtol_l.constprop.0+0xd4>
 800abc4:	f1be 0f00 	cmp.w	lr, #0
 800abc8:	d000      	beq.n	800abcc <_strtol_l.constprop.0+0xe8>
 800abca:	1e69      	subs	r1, r5, #1
 800abcc:	6011      	str	r1, [r2, #0]
 800abce:	e7f3      	b.n	800abb8 <_strtol_l.constprop.0+0xd4>
 800abd0:	2430      	movs	r4, #48	; 0x30
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d1b1      	bne.n	800ab3a <_strtol_l.constprop.0+0x56>
 800abd6:	2308      	movs	r3, #8
 800abd8:	e7af      	b.n	800ab3a <_strtol_l.constprop.0+0x56>
 800abda:	2c30      	cmp	r4, #48	; 0x30
 800abdc:	d0a5      	beq.n	800ab2a <_strtol_l.constprop.0+0x46>
 800abde:	230a      	movs	r3, #10
 800abe0:	e7ab      	b.n	800ab3a <_strtol_l.constprop.0+0x56>
 800abe2:	bf00      	nop
 800abe4:	0800f5a5 	.word	0x0800f5a5

0800abe8 <_strtol_r>:
 800abe8:	f7ff bf7c 	b.w	800aae4 <_strtol_l.constprop.0>

0800abec <strtol>:
 800abec:	4613      	mov	r3, r2
 800abee:	460a      	mov	r2, r1
 800abf0:	4601      	mov	r1, r0
 800abf2:	4802      	ldr	r0, [pc, #8]	; (800abfc <strtol+0x10>)
 800abf4:	6800      	ldr	r0, [r0, #0]
 800abf6:	f7ff bf75 	b.w	800aae4 <_strtol_l.constprop.0>
 800abfa:	bf00      	nop
 800abfc:	20000068 	.word	0x20000068

0800ac00 <__cvt>:
 800ac00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac04:	ec55 4b10 	vmov	r4, r5, d0
 800ac08:	2d00      	cmp	r5, #0
 800ac0a:	460e      	mov	r6, r1
 800ac0c:	4619      	mov	r1, r3
 800ac0e:	462b      	mov	r3, r5
 800ac10:	bfbb      	ittet	lt
 800ac12:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ac16:	461d      	movlt	r5, r3
 800ac18:	2300      	movge	r3, #0
 800ac1a:	232d      	movlt	r3, #45	; 0x2d
 800ac1c:	700b      	strb	r3, [r1, #0]
 800ac1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac20:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ac24:	4691      	mov	r9, r2
 800ac26:	f023 0820 	bic.w	r8, r3, #32
 800ac2a:	bfbc      	itt	lt
 800ac2c:	4622      	movlt	r2, r4
 800ac2e:	4614      	movlt	r4, r2
 800ac30:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ac34:	d005      	beq.n	800ac42 <__cvt+0x42>
 800ac36:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ac3a:	d100      	bne.n	800ac3e <__cvt+0x3e>
 800ac3c:	3601      	adds	r6, #1
 800ac3e:	2102      	movs	r1, #2
 800ac40:	e000      	b.n	800ac44 <__cvt+0x44>
 800ac42:	2103      	movs	r1, #3
 800ac44:	ab03      	add	r3, sp, #12
 800ac46:	9301      	str	r3, [sp, #4]
 800ac48:	ab02      	add	r3, sp, #8
 800ac4a:	9300      	str	r3, [sp, #0]
 800ac4c:	ec45 4b10 	vmov	d0, r4, r5
 800ac50:	4653      	mov	r3, sl
 800ac52:	4632      	mov	r2, r6
 800ac54:	f001 f904 	bl	800be60 <_dtoa_r>
 800ac58:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ac5c:	4607      	mov	r7, r0
 800ac5e:	d102      	bne.n	800ac66 <__cvt+0x66>
 800ac60:	f019 0f01 	tst.w	r9, #1
 800ac64:	d022      	beq.n	800acac <__cvt+0xac>
 800ac66:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ac6a:	eb07 0906 	add.w	r9, r7, r6
 800ac6e:	d110      	bne.n	800ac92 <__cvt+0x92>
 800ac70:	783b      	ldrb	r3, [r7, #0]
 800ac72:	2b30      	cmp	r3, #48	; 0x30
 800ac74:	d10a      	bne.n	800ac8c <__cvt+0x8c>
 800ac76:	2200      	movs	r2, #0
 800ac78:	2300      	movs	r3, #0
 800ac7a:	4620      	mov	r0, r4
 800ac7c:	4629      	mov	r1, r5
 800ac7e:	f7f5 ff23 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac82:	b918      	cbnz	r0, 800ac8c <__cvt+0x8c>
 800ac84:	f1c6 0601 	rsb	r6, r6, #1
 800ac88:	f8ca 6000 	str.w	r6, [sl]
 800ac8c:	f8da 3000 	ldr.w	r3, [sl]
 800ac90:	4499      	add	r9, r3
 800ac92:	2200      	movs	r2, #0
 800ac94:	2300      	movs	r3, #0
 800ac96:	4620      	mov	r0, r4
 800ac98:	4629      	mov	r1, r5
 800ac9a:	f7f5 ff15 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac9e:	b108      	cbz	r0, 800aca4 <__cvt+0xa4>
 800aca0:	f8cd 900c 	str.w	r9, [sp, #12]
 800aca4:	2230      	movs	r2, #48	; 0x30
 800aca6:	9b03      	ldr	r3, [sp, #12]
 800aca8:	454b      	cmp	r3, r9
 800acaa:	d307      	bcc.n	800acbc <__cvt+0xbc>
 800acac:	9b03      	ldr	r3, [sp, #12]
 800acae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800acb0:	1bdb      	subs	r3, r3, r7
 800acb2:	4638      	mov	r0, r7
 800acb4:	6013      	str	r3, [r2, #0]
 800acb6:	b004      	add	sp, #16
 800acb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acbc:	1c59      	adds	r1, r3, #1
 800acbe:	9103      	str	r1, [sp, #12]
 800acc0:	701a      	strb	r2, [r3, #0]
 800acc2:	e7f0      	b.n	800aca6 <__cvt+0xa6>

0800acc4 <__exponent>:
 800acc4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800acc6:	4603      	mov	r3, r0
 800acc8:	2900      	cmp	r1, #0
 800acca:	bfb8      	it	lt
 800accc:	4249      	neglt	r1, r1
 800acce:	f803 2b02 	strb.w	r2, [r3], #2
 800acd2:	bfb4      	ite	lt
 800acd4:	222d      	movlt	r2, #45	; 0x2d
 800acd6:	222b      	movge	r2, #43	; 0x2b
 800acd8:	2909      	cmp	r1, #9
 800acda:	7042      	strb	r2, [r0, #1]
 800acdc:	dd2a      	ble.n	800ad34 <__exponent+0x70>
 800acde:	f10d 0207 	add.w	r2, sp, #7
 800ace2:	4617      	mov	r7, r2
 800ace4:	260a      	movs	r6, #10
 800ace6:	4694      	mov	ip, r2
 800ace8:	fb91 f5f6 	sdiv	r5, r1, r6
 800acec:	fb06 1415 	mls	r4, r6, r5, r1
 800acf0:	3430      	adds	r4, #48	; 0x30
 800acf2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800acf6:	460c      	mov	r4, r1
 800acf8:	2c63      	cmp	r4, #99	; 0x63
 800acfa:	f102 32ff 	add.w	r2, r2, #4294967295
 800acfe:	4629      	mov	r1, r5
 800ad00:	dcf1      	bgt.n	800ace6 <__exponent+0x22>
 800ad02:	3130      	adds	r1, #48	; 0x30
 800ad04:	f1ac 0402 	sub.w	r4, ip, #2
 800ad08:	f802 1c01 	strb.w	r1, [r2, #-1]
 800ad0c:	1c41      	adds	r1, r0, #1
 800ad0e:	4622      	mov	r2, r4
 800ad10:	42ba      	cmp	r2, r7
 800ad12:	d30a      	bcc.n	800ad2a <__exponent+0x66>
 800ad14:	f10d 0209 	add.w	r2, sp, #9
 800ad18:	eba2 020c 	sub.w	r2, r2, ip
 800ad1c:	42bc      	cmp	r4, r7
 800ad1e:	bf88      	it	hi
 800ad20:	2200      	movhi	r2, #0
 800ad22:	4413      	add	r3, r2
 800ad24:	1a18      	subs	r0, r3, r0
 800ad26:	b003      	add	sp, #12
 800ad28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad2a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800ad2e:	f801 5f01 	strb.w	r5, [r1, #1]!
 800ad32:	e7ed      	b.n	800ad10 <__exponent+0x4c>
 800ad34:	2330      	movs	r3, #48	; 0x30
 800ad36:	3130      	adds	r1, #48	; 0x30
 800ad38:	7083      	strb	r3, [r0, #2]
 800ad3a:	70c1      	strb	r1, [r0, #3]
 800ad3c:	1d03      	adds	r3, r0, #4
 800ad3e:	e7f1      	b.n	800ad24 <__exponent+0x60>

0800ad40 <_printf_float>:
 800ad40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad44:	ed2d 8b02 	vpush	{d8}
 800ad48:	b08d      	sub	sp, #52	; 0x34
 800ad4a:	460c      	mov	r4, r1
 800ad4c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ad50:	4616      	mov	r6, r2
 800ad52:	461f      	mov	r7, r3
 800ad54:	4605      	mov	r5, r0
 800ad56:	f000 ff17 	bl	800bb88 <_localeconv_r>
 800ad5a:	f8d0 a000 	ldr.w	sl, [r0]
 800ad5e:	4650      	mov	r0, sl
 800ad60:	f7f5 fa86 	bl	8000270 <strlen>
 800ad64:	2300      	movs	r3, #0
 800ad66:	930a      	str	r3, [sp, #40]	; 0x28
 800ad68:	6823      	ldr	r3, [r4, #0]
 800ad6a:	9305      	str	r3, [sp, #20]
 800ad6c:	f8d8 3000 	ldr.w	r3, [r8]
 800ad70:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ad74:	3307      	adds	r3, #7
 800ad76:	f023 0307 	bic.w	r3, r3, #7
 800ad7a:	f103 0208 	add.w	r2, r3, #8
 800ad7e:	f8c8 2000 	str.w	r2, [r8]
 800ad82:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ad86:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ad8a:	9307      	str	r3, [sp, #28]
 800ad8c:	f8cd 8018 	str.w	r8, [sp, #24]
 800ad90:	ee08 0a10 	vmov	s16, r0
 800ad94:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800ad98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad9c:	4b9e      	ldr	r3, [pc, #632]	; (800b018 <_printf_float+0x2d8>)
 800ad9e:	f04f 32ff 	mov.w	r2, #4294967295
 800ada2:	f7f5 fec3 	bl	8000b2c <__aeabi_dcmpun>
 800ada6:	bb88      	cbnz	r0, 800ae0c <_printf_float+0xcc>
 800ada8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800adac:	4b9a      	ldr	r3, [pc, #616]	; (800b018 <_printf_float+0x2d8>)
 800adae:	f04f 32ff 	mov.w	r2, #4294967295
 800adb2:	f7f5 fe9d 	bl	8000af0 <__aeabi_dcmple>
 800adb6:	bb48      	cbnz	r0, 800ae0c <_printf_float+0xcc>
 800adb8:	2200      	movs	r2, #0
 800adba:	2300      	movs	r3, #0
 800adbc:	4640      	mov	r0, r8
 800adbe:	4649      	mov	r1, r9
 800adc0:	f7f5 fe8c 	bl	8000adc <__aeabi_dcmplt>
 800adc4:	b110      	cbz	r0, 800adcc <_printf_float+0x8c>
 800adc6:	232d      	movs	r3, #45	; 0x2d
 800adc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800adcc:	4a93      	ldr	r2, [pc, #588]	; (800b01c <_printf_float+0x2dc>)
 800adce:	4b94      	ldr	r3, [pc, #592]	; (800b020 <_printf_float+0x2e0>)
 800add0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800add4:	bf94      	ite	ls
 800add6:	4690      	movls	r8, r2
 800add8:	4698      	movhi	r8, r3
 800adda:	2303      	movs	r3, #3
 800addc:	6123      	str	r3, [r4, #16]
 800adde:	9b05      	ldr	r3, [sp, #20]
 800ade0:	f023 0304 	bic.w	r3, r3, #4
 800ade4:	6023      	str	r3, [r4, #0]
 800ade6:	f04f 0900 	mov.w	r9, #0
 800adea:	9700      	str	r7, [sp, #0]
 800adec:	4633      	mov	r3, r6
 800adee:	aa0b      	add	r2, sp, #44	; 0x2c
 800adf0:	4621      	mov	r1, r4
 800adf2:	4628      	mov	r0, r5
 800adf4:	f000 f9da 	bl	800b1ac <_printf_common>
 800adf8:	3001      	adds	r0, #1
 800adfa:	f040 8090 	bne.w	800af1e <_printf_float+0x1de>
 800adfe:	f04f 30ff 	mov.w	r0, #4294967295
 800ae02:	b00d      	add	sp, #52	; 0x34
 800ae04:	ecbd 8b02 	vpop	{d8}
 800ae08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae0c:	4642      	mov	r2, r8
 800ae0e:	464b      	mov	r3, r9
 800ae10:	4640      	mov	r0, r8
 800ae12:	4649      	mov	r1, r9
 800ae14:	f7f5 fe8a 	bl	8000b2c <__aeabi_dcmpun>
 800ae18:	b140      	cbz	r0, 800ae2c <_printf_float+0xec>
 800ae1a:	464b      	mov	r3, r9
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	bfbc      	itt	lt
 800ae20:	232d      	movlt	r3, #45	; 0x2d
 800ae22:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ae26:	4a7f      	ldr	r2, [pc, #508]	; (800b024 <_printf_float+0x2e4>)
 800ae28:	4b7f      	ldr	r3, [pc, #508]	; (800b028 <_printf_float+0x2e8>)
 800ae2a:	e7d1      	b.n	800add0 <_printf_float+0x90>
 800ae2c:	6863      	ldr	r3, [r4, #4]
 800ae2e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ae32:	9206      	str	r2, [sp, #24]
 800ae34:	1c5a      	adds	r2, r3, #1
 800ae36:	d13f      	bne.n	800aeb8 <_printf_float+0x178>
 800ae38:	2306      	movs	r3, #6
 800ae3a:	6063      	str	r3, [r4, #4]
 800ae3c:	9b05      	ldr	r3, [sp, #20]
 800ae3e:	6861      	ldr	r1, [r4, #4]
 800ae40:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ae44:	2300      	movs	r3, #0
 800ae46:	9303      	str	r3, [sp, #12]
 800ae48:	ab0a      	add	r3, sp, #40	; 0x28
 800ae4a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ae4e:	ab09      	add	r3, sp, #36	; 0x24
 800ae50:	ec49 8b10 	vmov	d0, r8, r9
 800ae54:	9300      	str	r3, [sp, #0]
 800ae56:	6022      	str	r2, [r4, #0]
 800ae58:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ae5c:	4628      	mov	r0, r5
 800ae5e:	f7ff fecf 	bl	800ac00 <__cvt>
 800ae62:	9b06      	ldr	r3, [sp, #24]
 800ae64:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ae66:	2b47      	cmp	r3, #71	; 0x47
 800ae68:	4680      	mov	r8, r0
 800ae6a:	d108      	bne.n	800ae7e <_printf_float+0x13e>
 800ae6c:	1cc8      	adds	r0, r1, #3
 800ae6e:	db02      	blt.n	800ae76 <_printf_float+0x136>
 800ae70:	6863      	ldr	r3, [r4, #4]
 800ae72:	4299      	cmp	r1, r3
 800ae74:	dd41      	ble.n	800aefa <_printf_float+0x1ba>
 800ae76:	f1ab 0302 	sub.w	r3, fp, #2
 800ae7a:	fa5f fb83 	uxtb.w	fp, r3
 800ae7e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ae82:	d820      	bhi.n	800aec6 <_printf_float+0x186>
 800ae84:	3901      	subs	r1, #1
 800ae86:	465a      	mov	r2, fp
 800ae88:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ae8c:	9109      	str	r1, [sp, #36]	; 0x24
 800ae8e:	f7ff ff19 	bl	800acc4 <__exponent>
 800ae92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ae94:	1813      	adds	r3, r2, r0
 800ae96:	2a01      	cmp	r2, #1
 800ae98:	4681      	mov	r9, r0
 800ae9a:	6123      	str	r3, [r4, #16]
 800ae9c:	dc02      	bgt.n	800aea4 <_printf_float+0x164>
 800ae9e:	6822      	ldr	r2, [r4, #0]
 800aea0:	07d2      	lsls	r2, r2, #31
 800aea2:	d501      	bpl.n	800aea8 <_printf_float+0x168>
 800aea4:	3301      	adds	r3, #1
 800aea6:	6123      	str	r3, [r4, #16]
 800aea8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d09c      	beq.n	800adea <_printf_float+0xaa>
 800aeb0:	232d      	movs	r3, #45	; 0x2d
 800aeb2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aeb6:	e798      	b.n	800adea <_printf_float+0xaa>
 800aeb8:	9a06      	ldr	r2, [sp, #24]
 800aeba:	2a47      	cmp	r2, #71	; 0x47
 800aebc:	d1be      	bne.n	800ae3c <_printf_float+0xfc>
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d1bc      	bne.n	800ae3c <_printf_float+0xfc>
 800aec2:	2301      	movs	r3, #1
 800aec4:	e7b9      	b.n	800ae3a <_printf_float+0xfa>
 800aec6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800aeca:	d118      	bne.n	800aefe <_printf_float+0x1be>
 800aecc:	2900      	cmp	r1, #0
 800aece:	6863      	ldr	r3, [r4, #4]
 800aed0:	dd0b      	ble.n	800aeea <_printf_float+0x1aa>
 800aed2:	6121      	str	r1, [r4, #16]
 800aed4:	b913      	cbnz	r3, 800aedc <_printf_float+0x19c>
 800aed6:	6822      	ldr	r2, [r4, #0]
 800aed8:	07d0      	lsls	r0, r2, #31
 800aeda:	d502      	bpl.n	800aee2 <_printf_float+0x1a2>
 800aedc:	3301      	adds	r3, #1
 800aede:	440b      	add	r3, r1
 800aee0:	6123      	str	r3, [r4, #16]
 800aee2:	65a1      	str	r1, [r4, #88]	; 0x58
 800aee4:	f04f 0900 	mov.w	r9, #0
 800aee8:	e7de      	b.n	800aea8 <_printf_float+0x168>
 800aeea:	b913      	cbnz	r3, 800aef2 <_printf_float+0x1b2>
 800aeec:	6822      	ldr	r2, [r4, #0]
 800aeee:	07d2      	lsls	r2, r2, #31
 800aef0:	d501      	bpl.n	800aef6 <_printf_float+0x1b6>
 800aef2:	3302      	adds	r3, #2
 800aef4:	e7f4      	b.n	800aee0 <_printf_float+0x1a0>
 800aef6:	2301      	movs	r3, #1
 800aef8:	e7f2      	b.n	800aee0 <_printf_float+0x1a0>
 800aefa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800aefe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af00:	4299      	cmp	r1, r3
 800af02:	db05      	blt.n	800af10 <_printf_float+0x1d0>
 800af04:	6823      	ldr	r3, [r4, #0]
 800af06:	6121      	str	r1, [r4, #16]
 800af08:	07d8      	lsls	r0, r3, #31
 800af0a:	d5ea      	bpl.n	800aee2 <_printf_float+0x1a2>
 800af0c:	1c4b      	adds	r3, r1, #1
 800af0e:	e7e7      	b.n	800aee0 <_printf_float+0x1a0>
 800af10:	2900      	cmp	r1, #0
 800af12:	bfd4      	ite	le
 800af14:	f1c1 0202 	rsble	r2, r1, #2
 800af18:	2201      	movgt	r2, #1
 800af1a:	4413      	add	r3, r2
 800af1c:	e7e0      	b.n	800aee0 <_printf_float+0x1a0>
 800af1e:	6823      	ldr	r3, [r4, #0]
 800af20:	055a      	lsls	r2, r3, #21
 800af22:	d407      	bmi.n	800af34 <_printf_float+0x1f4>
 800af24:	6923      	ldr	r3, [r4, #16]
 800af26:	4642      	mov	r2, r8
 800af28:	4631      	mov	r1, r6
 800af2a:	4628      	mov	r0, r5
 800af2c:	47b8      	blx	r7
 800af2e:	3001      	adds	r0, #1
 800af30:	d12c      	bne.n	800af8c <_printf_float+0x24c>
 800af32:	e764      	b.n	800adfe <_printf_float+0xbe>
 800af34:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800af38:	f240 80e0 	bls.w	800b0fc <_printf_float+0x3bc>
 800af3c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800af40:	2200      	movs	r2, #0
 800af42:	2300      	movs	r3, #0
 800af44:	f7f5 fdc0 	bl	8000ac8 <__aeabi_dcmpeq>
 800af48:	2800      	cmp	r0, #0
 800af4a:	d034      	beq.n	800afb6 <_printf_float+0x276>
 800af4c:	4a37      	ldr	r2, [pc, #220]	; (800b02c <_printf_float+0x2ec>)
 800af4e:	2301      	movs	r3, #1
 800af50:	4631      	mov	r1, r6
 800af52:	4628      	mov	r0, r5
 800af54:	47b8      	blx	r7
 800af56:	3001      	adds	r0, #1
 800af58:	f43f af51 	beq.w	800adfe <_printf_float+0xbe>
 800af5c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800af60:	429a      	cmp	r2, r3
 800af62:	db02      	blt.n	800af6a <_printf_float+0x22a>
 800af64:	6823      	ldr	r3, [r4, #0]
 800af66:	07d8      	lsls	r0, r3, #31
 800af68:	d510      	bpl.n	800af8c <_printf_float+0x24c>
 800af6a:	ee18 3a10 	vmov	r3, s16
 800af6e:	4652      	mov	r2, sl
 800af70:	4631      	mov	r1, r6
 800af72:	4628      	mov	r0, r5
 800af74:	47b8      	blx	r7
 800af76:	3001      	adds	r0, #1
 800af78:	f43f af41 	beq.w	800adfe <_printf_float+0xbe>
 800af7c:	f04f 0800 	mov.w	r8, #0
 800af80:	f104 091a 	add.w	r9, r4, #26
 800af84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af86:	3b01      	subs	r3, #1
 800af88:	4543      	cmp	r3, r8
 800af8a:	dc09      	bgt.n	800afa0 <_printf_float+0x260>
 800af8c:	6823      	ldr	r3, [r4, #0]
 800af8e:	079b      	lsls	r3, r3, #30
 800af90:	f100 8107 	bmi.w	800b1a2 <_printf_float+0x462>
 800af94:	68e0      	ldr	r0, [r4, #12]
 800af96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af98:	4298      	cmp	r0, r3
 800af9a:	bfb8      	it	lt
 800af9c:	4618      	movlt	r0, r3
 800af9e:	e730      	b.n	800ae02 <_printf_float+0xc2>
 800afa0:	2301      	movs	r3, #1
 800afa2:	464a      	mov	r2, r9
 800afa4:	4631      	mov	r1, r6
 800afa6:	4628      	mov	r0, r5
 800afa8:	47b8      	blx	r7
 800afaa:	3001      	adds	r0, #1
 800afac:	f43f af27 	beq.w	800adfe <_printf_float+0xbe>
 800afb0:	f108 0801 	add.w	r8, r8, #1
 800afb4:	e7e6      	b.n	800af84 <_printf_float+0x244>
 800afb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800afb8:	2b00      	cmp	r3, #0
 800afba:	dc39      	bgt.n	800b030 <_printf_float+0x2f0>
 800afbc:	4a1b      	ldr	r2, [pc, #108]	; (800b02c <_printf_float+0x2ec>)
 800afbe:	2301      	movs	r3, #1
 800afc0:	4631      	mov	r1, r6
 800afc2:	4628      	mov	r0, r5
 800afc4:	47b8      	blx	r7
 800afc6:	3001      	adds	r0, #1
 800afc8:	f43f af19 	beq.w	800adfe <_printf_float+0xbe>
 800afcc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800afd0:	4313      	orrs	r3, r2
 800afd2:	d102      	bne.n	800afda <_printf_float+0x29a>
 800afd4:	6823      	ldr	r3, [r4, #0]
 800afd6:	07d9      	lsls	r1, r3, #31
 800afd8:	d5d8      	bpl.n	800af8c <_printf_float+0x24c>
 800afda:	ee18 3a10 	vmov	r3, s16
 800afde:	4652      	mov	r2, sl
 800afe0:	4631      	mov	r1, r6
 800afe2:	4628      	mov	r0, r5
 800afe4:	47b8      	blx	r7
 800afe6:	3001      	adds	r0, #1
 800afe8:	f43f af09 	beq.w	800adfe <_printf_float+0xbe>
 800afec:	f04f 0900 	mov.w	r9, #0
 800aff0:	f104 0a1a 	add.w	sl, r4, #26
 800aff4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aff6:	425b      	negs	r3, r3
 800aff8:	454b      	cmp	r3, r9
 800affa:	dc01      	bgt.n	800b000 <_printf_float+0x2c0>
 800affc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800affe:	e792      	b.n	800af26 <_printf_float+0x1e6>
 800b000:	2301      	movs	r3, #1
 800b002:	4652      	mov	r2, sl
 800b004:	4631      	mov	r1, r6
 800b006:	4628      	mov	r0, r5
 800b008:	47b8      	blx	r7
 800b00a:	3001      	adds	r0, #1
 800b00c:	f43f aef7 	beq.w	800adfe <_printf_float+0xbe>
 800b010:	f109 0901 	add.w	r9, r9, #1
 800b014:	e7ee      	b.n	800aff4 <_printf_float+0x2b4>
 800b016:	bf00      	nop
 800b018:	7fefffff 	.word	0x7fefffff
 800b01c:	0800f6a5 	.word	0x0800f6a5
 800b020:	0800f6a9 	.word	0x0800f6a9
 800b024:	0800f6ad 	.word	0x0800f6ad
 800b028:	0800f6b1 	.word	0x0800f6b1
 800b02c:	0800f6b5 	.word	0x0800f6b5
 800b030:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b032:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b034:	429a      	cmp	r2, r3
 800b036:	bfa8      	it	ge
 800b038:	461a      	movge	r2, r3
 800b03a:	2a00      	cmp	r2, #0
 800b03c:	4691      	mov	r9, r2
 800b03e:	dc37      	bgt.n	800b0b0 <_printf_float+0x370>
 800b040:	f04f 0b00 	mov.w	fp, #0
 800b044:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b048:	f104 021a 	add.w	r2, r4, #26
 800b04c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b04e:	9305      	str	r3, [sp, #20]
 800b050:	eba3 0309 	sub.w	r3, r3, r9
 800b054:	455b      	cmp	r3, fp
 800b056:	dc33      	bgt.n	800b0c0 <_printf_float+0x380>
 800b058:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b05c:	429a      	cmp	r2, r3
 800b05e:	db3b      	blt.n	800b0d8 <_printf_float+0x398>
 800b060:	6823      	ldr	r3, [r4, #0]
 800b062:	07da      	lsls	r2, r3, #31
 800b064:	d438      	bmi.n	800b0d8 <_printf_float+0x398>
 800b066:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b06a:	eba2 0903 	sub.w	r9, r2, r3
 800b06e:	9b05      	ldr	r3, [sp, #20]
 800b070:	1ad2      	subs	r2, r2, r3
 800b072:	4591      	cmp	r9, r2
 800b074:	bfa8      	it	ge
 800b076:	4691      	movge	r9, r2
 800b078:	f1b9 0f00 	cmp.w	r9, #0
 800b07c:	dc35      	bgt.n	800b0ea <_printf_float+0x3aa>
 800b07e:	f04f 0800 	mov.w	r8, #0
 800b082:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b086:	f104 0a1a 	add.w	sl, r4, #26
 800b08a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b08e:	1a9b      	subs	r3, r3, r2
 800b090:	eba3 0309 	sub.w	r3, r3, r9
 800b094:	4543      	cmp	r3, r8
 800b096:	f77f af79 	ble.w	800af8c <_printf_float+0x24c>
 800b09a:	2301      	movs	r3, #1
 800b09c:	4652      	mov	r2, sl
 800b09e:	4631      	mov	r1, r6
 800b0a0:	4628      	mov	r0, r5
 800b0a2:	47b8      	blx	r7
 800b0a4:	3001      	adds	r0, #1
 800b0a6:	f43f aeaa 	beq.w	800adfe <_printf_float+0xbe>
 800b0aa:	f108 0801 	add.w	r8, r8, #1
 800b0ae:	e7ec      	b.n	800b08a <_printf_float+0x34a>
 800b0b0:	4613      	mov	r3, r2
 800b0b2:	4631      	mov	r1, r6
 800b0b4:	4642      	mov	r2, r8
 800b0b6:	4628      	mov	r0, r5
 800b0b8:	47b8      	blx	r7
 800b0ba:	3001      	adds	r0, #1
 800b0bc:	d1c0      	bne.n	800b040 <_printf_float+0x300>
 800b0be:	e69e      	b.n	800adfe <_printf_float+0xbe>
 800b0c0:	2301      	movs	r3, #1
 800b0c2:	4631      	mov	r1, r6
 800b0c4:	4628      	mov	r0, r5
 800b0c6:	9205      	str	r2, [sp, #20]
 800b0c8:	47b8      	blx	r7
 800b0ca:	3001      	adds	r0, #1
 800b0cc:	f43f ae97 	beq.w	800adfe <_printf_float+0xbe>
 800b0d0:	9a05      	ldr	r2, [sp, #20]
 800b0d2:	f10b 0b01 	add.w	fp, fp, #1
 800b0d6:	e7b9      	b.n	800b04c <_printf_float+0x30c>
 800b0d8:	ee18 3a10 	vmov	r3, s16
 800b0dc:	4652      	mov	r2, sl
 800b0de:	4631      	mov	r1, r6
 800b0e0:	4628      	mov	r0, r5
 800b0e2:	47b8      	blx	r7
 800b0e4:	3001      	adds	r0, #1
 800b0e6:	d1be      	bne.n	800b066 <_printf_float+0x326>
 800b0e8:	e689      	b.n	800adfe <_printf_float+0xbe>
 800b0ea:	9a05      	ldr	r2, [sp, #20]
 800b0ec:	464b      	mov	r3, r9
 800b0ee:	4442      	add	r2, r8
 800b0f0:	4631      	mov	r1, r6
 800b0f2:	4628      	mov	r0, r5
 800b0f4:	47b8      	blx	r7
 800b0f6:	3001      	adds	r0, #1
 800b0f8:	d1c1      	bne.n	800b07e <_printf_float+0x33e>
 800b0fa:	e680      	b.n	800adfe <_printf_float+0xbe>
 800b0fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b0fe:	2a01      	cmp	r2, #1
 800b100:	dc01      	bgt.n	800b106 <_printf_float+0x3c6>
 800b102:	07db      	lsls	r3, r3, #31
 800b104:	d53a      	bpl.n	800b17c <_printf_float+0x43c>
 800b106:	2301      	movs	r3, #1
 800b108:	4642      	mov	r2, r8
 800b10a:	4631      	mov	r1, r6
 800b10c:	4628      	mov	r0, r5
 800b10e:	47b8      	blx	r7
 800b110:	3001      	adds	r0, #1
 800b112:	f43f ae74 	beq.w	800adfe <_printf_float+0xbe>
 800b116:	ee18 3a10 	vmov	r3, s16
 800b11a:	4652      	mov	r2, sl
 800b11c:	4631      	mov	r1, r6
 800b11e:	4628      	mov	r0, r5
 800b120:	47b8      	blx	r7
 800b122:	3001      	adds	r0, #1
 800b124:	f43f ae6b 	beq.w	800adfe <_printf_float+0xbe>
 800b128:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b12c:	2200      	movs	r2, #0
 800b12e:	2300      	movs	r3, #0
 800b130:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800b134:	f7f5 fcc8 	bl	8000ac8 <__aeabi_dcmpeq>
 800b138:	b9d8      	cbnz	r0, 800b172 <_printf_float+0x432>
 800b13a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b13e:	f108 0201 	add.w	r2, r8, #1
 800b142:	4631      	mov	r1, r6
 800b144:	4628      	mov	r0, r5
 800b146:	47b8      	blx	r7
 800b148:	3001      	adds	r0, #1
 800b14a:	d10e      	bne.n	800b16a <_printf_float+0x42a>
 800b14c:	e657      	b.n	800adfe <_printf_float+0xbe>
 800b14e:	2301      	movs	r3, #1
 800b150:	4652      	mov	r2, sl
 800b152:	4631      	mov	r1, r6
 800b154:	4628      	mov	r0, r5
 800b156:	47b8      	blx	r7
 800b158:	3001      	adds	r0, #1
 800b15a:	f43f ae50 	beq.w	800adfe <_printf_float+0xbe>
 800b15e:	f108 0801 	add.w	r8, r8, #1
 800b162:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b164:	3b01      	subs	r3, #1
 800b166:	4543      	cmp	r3, r8
 800b168:	dcf1      	bgt.n	800b14e <_printf_float+0x40e>
 800b16a:	464b      	mov	r3, r9
 800b16c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b170:	e6da      	b.n	800af28 <_printf_float+0x1e8>
 800b172:	f04f 0800 	mov.w	r8, #0
 800b176:	f104 0a1a 	add.w	sl, r4, #26
 800b17a:	e7f2      	b.n	800b162 <_printf_float+0x422>
 800b17c:	2301      	movs	r3, #1
 800b17e:	4642      	mov	r2, r8
 800b180:	e7df      	b.n	800b142 <_printf_float+0x402>
 800b182:	2301      	movs	r3, #1
 800b184:	464a      	mov	r2, r9
 800b186:	4631      	mov	r1, r6
 800b188:	4628      	mov	r0, r5
 800b18a:	47b8      	blx	r7
 800b18c:	3001      	adds	r0, #1
 800b18e:	f43f ae36 	beq.w	800adfe <_printf_float+0xbe>
 800b192:	f108 0801 	add.w	r8, r8, #1
 800b196:	68e3      	ldr	r3, [r4, #12]
 800b198:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b19a:	1a5b      	subs	r3, r3, r1
 800b19c:	4543      	cmp	r3, r8
 800b19e:	dcf0      	bgt.n	800b182 <_printf_float+0x442>
 800b1a0:	e6f8      	b.n	800af94 <_printf_float+0x254>
 800b1a2:	f04f 0800 	mov.w	r8, #0
 800b1a6:	f104 0919 	add.w	r9, r4, #25
 800b1aa:	e7f4      	b.n	800b196 <_printf_float+0x456>

0800b1ac <_printf_common>:
 800b1ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1b0:	4616      	mov	r6, r2
 800b1b2:	4699      	mov	r9, r3
 800b1b4:	688a      	ldr	r2, [r1, #8]
 800b1b6:	690b      	ldr	r3, [r1, #16]
 800b1b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b1bc:	4293      	cmp	r3, r2
 800b1be:	bfb8      	it	lt
 800b1c0:	4613      	movlt	r3, r2
 800b1c2:	6033      	str	r3, [r6, #0]
 800b1c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b1c8:	4607      	mov	r7, r0
 800b1ca:	460c      	mov	r4, r1
 800b1cc:	b10a      	cbz	r2, 800b1d2 <_printf_common+0x26>
 800b1ce:	3301      	adds	r3, #1
 800b1d0:	6033      	str	r3, [r6, #0]
 800b1d2:	6823      	ldr	r3, [r4, #0]
 800b1d4:	0699      	lsls	r1, r3, #26
 800b1d6:	bf42      	ittt	mi
 800b1d8:	6833      	ldrmi	r3, [r6, #0]
 800b1da:	3302      	addmi	r3, #2
 800b1dc:	6033      	strmi	r3, [r6, #0]
 800b1de:	6825      	ldr	r5, [r4, #0]
 800b1e0:	f015 0506 	ands.w	r5, r5, #6
 800b1e4:	d106      	bne.n	800b1f4 <_printf_common+0x48>
 800b1e6:	f104 0a19 	add.w	sl, r4, #25
 800b1ea:	68e3      	ldr	r3, [r4, #12]
 800b1ec:	6832      	ldr	r2, [r6, #0]
 800b1ee:	1a9b      	subs	r3, r3, r2
 800b1f0:	42ab      	cmp	r3, r5
 800b1f2:	dc26      	bgt.n	800b242 <_printf_common+0x96>
 800b1f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b1f8:	1e13      	subs	r3, r2, #0
 800b1fa:	6822      	ldr	r2, [r4, #0]
 800b1fc:	bf18      	it	ne
 800b1fe:	2301      	movne	r3, #1
 800b200:	0692      	lsls	r2, r2, #26
 800b202:	d42b      	bmi.n	800b25c <_printf_common+0xb0>
 800b204:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b208:	4649      	mov	r1, r9
 800b20a:	4638      	mov	r0, r7
 800b20c:	47c0      	blx	r8
 800b20e:	3001      	adds	r0, #1
 800b210:	d01e      	beq.n	800b250 <_printf_common+0xa4>
 800b212:	6823      	ldr	r3, [r4, #0]
 800b214:	6922      	ldr	r2, [r4, #16]
 800b216:	f003 0306 	and.w	r3, r3, #6
 800b21a:	2b04      	cmp	r3, #4
 800b21c:	bf02      	ittt	eq
 800b21e:	68e5      	ldreq	r5, [r4, #12]
 800b220:	6833      	ldreq	r3, [r6, #0]
 800b222:	1aed      	subeq	r5, r5, r3
 800b224:	68a3      	ldr	r3, [r4, #8]
 800b226:	bf0c      	ite	eq
 800b228:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b22c:	2500      	movne	r5, #0
 800b22e:	4293      	cmp	r3, r2
 800b230:	bfc4      	itt	gt
 800b232:	1a9b      	subgt	r3, r3, r2
 800b234:	18ed      	addgt	r5, r5, r3
 800b236:	2600      	movs	r6, #0
 800b238:	341a      	adds	r4, #26
 800b23a:	42b5      	cmp	r5, r6
 800b23c:	d11a      	bne.n	800b274 <_printf_common+0xc8>
 800b23e:	2000      	movs	r0, #0
 800b240:	e008      	b.n	800b254 <_printf_common+0xa8>
 800b242:	2301      	movs	r3, #1
 800b244:	4652      	mov	r2, sl
 800b246:	4649      	mov	r1, r9
 800b248:	4638      	mov	r0, r7
 800b24a:	47c0      	blx	r8
 800b24c:	3001      	adds	r0, #1
 800b24e:	d103      	bne.n	800b258 <_printf_common+0xac>
 800b250:	f04f 30ff 	mov.w	r0, #4294967295
 800b254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b258:	3501      	adds	r5, #1
 800b25a:	e7c6      	b.n	800b1ea <_printf_common+0x3e>
 800b25c:	18e1      	adds	r1, r4, r3
 800b25e:	1c5a      	adds	r2, r3, #1
 800b260:	2030      	movs	r0, #48	; 0x30
 800b262:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b266:	4422      	add	r2, r4
 800b268:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b26c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b270:	3302      	adds	r3, #2
 800b272:	e7c7      	b.n	800b204 <_printf_common+0x58>
 800b274:	2301      	movs	r3, #1
 800b276:	4622      	mov	r2, r4
 800b278:	4649      	mov	r1, r9
 800b27a:	4638      	mov	r0, r7
 800b27c:	47c0      	blx	r8
 800b27e:	3001      	adds	r0, #1
 800b280:	d0e6      	beq.n	800b250 <_printf_common+0xa4>
 800b282:	3601      	adds	r6, #1
 800b284:	e7d9      	b.n	800b23a <_printf_common+0x8e>
	...

0800b288 <_printf_i>:
 800b288:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b28c:	7e0f      	ldrb	r7, [r1, #24]
 800b28e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b290:	2f78      	cmp	r7, #120	; 0x78
 800b292:	4691      	mov	r9, r2
 800b294:	4680      	mov	r8, r0
 800b296:	460c      	mov	r4, r1
 800b298:	469a      	mov	sl, r3
 800b29a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b29e:	d807      	bhi.n	800b2b0 <_printf_i+0x28>
 800b2a0:	2f62      	cmp	r7, #98	; 0x62
 800b2a2:	d80a      	bhi.n	800b2ba <_printf_i+0x32>
 800b2a4:	2f00      	cmp	r7, #0
 800b2a6:	f000 80d4 	beq.w	800b452 <_printf_i+0x1ca>
 800b2aa:	2f58      	cmp	r7, #88	; 0x58
 800b2ac:	f000 80c0 	beq.w	800b430 <_printf_i+0x1a8>
 800b2b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b2b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b2b8:	e03a      	b.n	800b330 <_printf_i+0xa8>
 800b2ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b2be:	2b15      	cmp	r3, #21
 800b2c0:	d8f6      	bhi.n	800b2b0 <_printf_i+0x28>
 800b2c2:	a101      	add	r1, pc, #4	; (adr r1, 800b2c8 <_printf_i+0x40>)
 800b2c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b2c8:	0800b321 	.word	0x0800b321
 800b2cc:	0800b335 	.word	0x0800b335
 800b2d0:	0800b2b1 	.word	0x0800b2b1
 800b2d4:	0800b2b1 	.word	0x0800b2b1
 800b2d8:	0800b2b1 	.word	0x0800b2b1
 800b2dc:	0800b2b1 	.word	0x0800b2b1
 800b2e0:	0800b335 	.word	0x0800b335
 800b2e4:	0800b2b1 	.word	0x0800b2b1
 800b2e8:	0800b2b1 	.word	0x0800b2b1
 800b2ec:	0800b2b1 	.word	0x0800b2b1
 800b2f0:	0800b2b1 	.word	0x0800b2b1
 800b2f4:	0800b439 	.word	0x0800b439
 800b2f8:	0800b361 	.word	0x0800b361
 800b2fc:	0800b3f3 	.word	0x0800b3f3
 800b300:	0800b2b1 	.word	0x0800b2b1
 800b304:	0800b2b1 	.word	0x0800b2b1
 800b308:	0800b45b 	.word	0x0800b45b
 800b30c:	0800b2b1 	.word	0x0800b2b1
 800b310:	0800b361 	.word	0x0800b361
 800b314:	0800b2b1 	.word	0x0800b2b1
 800b318:	0800b2b1 	.word	0x0800b2b1
 800b31c:	0800b3fb 	.word	0x0800b3fb
 800b320:	682b      	ldr	r3, [r5, #0]
 800b322:	1d1a      	adds	r2, r3, #4
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	602a      	str	r2, [r5, #0]
 800b328:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b32c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b330:	2301      	movs	r3, #1
 800b332:	e09f      	b.n	800b474 <_printf_i+0x1ec>
 800b334:	6820      	ldr	r0, [r4, #0]
 800b336:	682b      	ldr	r3, [r5, #0]
 800b338:	0607      	lsls	r7, r0, #24
 800b33a:	f103 0104 	add.w	r1, r3, #4
 800b33e:	6029      	str	r1, [r5, #0]
 800b340:	d501      	bpl.n	800b346 <_printf_i+0xbe>
 800b342:	681e      	ldr	r6, [r3, #0]
 800b344:	e003      	b.n	800b34e <_printf_i+0xc6>
 800b346:	0646      	lsls	r6, r0, #25
 800b348:	d5fb      	bpl.n	800b342 <_printf_i+0xba>
 800b34a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b34e:	2e00      	cmp	r6, #0
 800b350:	da03      	bge.n	800b35a <_printf_i+0xd2>
 800b352:	232d      	movs	r3, #45	; 0x2d
 800b354:	4276      	negs	r6, r6
 800b356:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b35a:	485a      	ldr	r0, [pc, #360]	; (800b4c4 <_printf_i+0x23c>)
 800b35c:	230a      	movs	r3, #10
 800b35e:	e012      	b.n	800b386 <_printf_i+0xfe>
 800b360:	682b      	ldr	r3, [r5, #0]
 800b362:	6820      	ldr	r0, [r4, #0]
 800b364:	1d19      	adds	r1, r3, #4
 800b366:	6029      	str	r1, [r5, #0]
 800b368:	0605      	lsls	r5, r0, #24
 800b36a:	d501      	bpl.n	800b370 <_printf_i+0xe8>
 800b36c:	681e      	ldr	r6, [r3, #0]
 800b36e:	e002      	b.n	800b376 <_printf_i+0xee>
 800b370:	0641      	lsls	r1, r0, #25
 800b372:	d5fb      	bpl.n	800b36c <_printf_i+0xe4>
 800b374:	881e      	ldrh	r6, [r3, #0]
 800b376:	4853      	ldr	r0, [pc, #332]	; (800b4c4 <_printf_i+0x23c>)
 800b378:	2f6f      	cmp	r7, #111	; 0x6f
 800b37a:	bf0c      	ite	eq
 800b37c:	2308      	moveq	r3, #8
 800b37e:	230a      	movne	r3, #10
 800b380:	2100      	movs	r1, #0
 800b382:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b386:	6865      	ldr	r5, [r4, #4]
 800b388:	60a5      	str	r5, [r4, #8]
 800b38a:	2d00      	cmp	r5, #0
 800b38c:	bfa2      	ittt	ge
 800b38e:	6821      	ldrge	r1, [r4, #0]
 800b390:	f021 0104 	bicge.w	r1, r1, #4
 800b394:	6021      	strge	r1, [r4, #0]
 800b396:	b90e      	cbnz	r6, 800b39c <_printf_i+0x114>
 800b398:	2d00      	cmp	r5, #0
 800b39a:	d04b      	beq.n	800b434 <_printf_i+0x1ac>
 800b39c:	4615      	mov	r5, r2
 800b39e:	fbb6 f1f3 	udiv	r1, r6, r3
 800b3a2:	fb03 6711 	mls	r7, r3, r1, r6
 800b3a6:	5dc7      	ldrb	r7, [r0, r7]
 800b3a8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b3ac:	4637      	mov	r7, r6
 800b3ae:	42bb      	cmp	r3, r7
 800b3b0:	460e      	mov	r6, r1
 800b3b2:	d9f4      	bls.n	800b39e <_printf_i+0x116>
 800b3b4:	2b08      	cmp	r3, #8
 800b3b6:	d10b      	bne.n	800b3d0 <_printf_i+0x148>
 800b3b8:	6823      	ldr	r3, [r4, #0]
 800b3ba:	07de      	lsls	r6, r3, #31
 800b3bc:	d508      	bpl.n	800b3d0 <_printf_i+0x148>
 800b3be:	6923      	ldr	r3, [r4, #16]
 800b3c0:	6861      	ldr	r1, [r4, #4]
 800b3c2:	4299      	cmp	r1, r3
 800b3c4:	bfde      	ittt	le
 800b3c6:	2330      	movle	r3, #48	; 0x30
 800b3c8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b3cc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b3d0:	1b52      	subs	r2, r2, r5
 800b3d2:	6122      	str	r2, [r4, #16]
 800b3d4:	f8cd a000 	str.w	sl, [sp]
 800b3d8:	464b      	mov	r3, r9
 800b3da:	aa03      	add	r2, sp, #12
 800b3dc:	4621      	mov	r1, r4
 800b3de:	4640      	mov	r0, r8
 800b3e0:	f7ff fee4 	bl	800b1ac <_printf_common>
 800b3e4:	3001      	adds	r0, #1
 800b3e6:	d14a      	bne.n	800b47e <_printf_i+0x1f6>
 800b3e8:	f04f 30ff 	mov.w	r0, #4294967295
 800b3ec:	b004      	add	sp, #16
 800b3ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3f2:	6823      	ldr	r3, [r4, #0]
 800b3f4:	f043 0320 	orr.w	r3, r3, #32
 800b3f8:	6023      	str	r3, [r4, #0]
 800b3fa:	4833      	ldr	r0, [pc, #204]	; (800b4c8 <_printf_i+0x240>)
 800b3fc:	2778      	movs	r7, #120	; 0x78
 800b3fe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b402:	6823      	ldr	r3, [r4, #0]
 800b404:	6829      	ldr	r1, [r5, #0]
 800b406:	061f      	lsls	r7, r3, #24
 800b408:	f851 6b04 	ldr.w	r6, [r1], #4
 800b40c:	d402      	bmi.n	800b414 <_printf_i+0x18c>
 800b40e:	065f      	lsls	r7, r3, #25
 800b410:	bf48      	it	mi
 800b412:	b2b6      	uxthmi	r6, r6
 800b414:	07df      	lsls	r7, r3, #31
 800b416:	bf48      	it	mi
 800b418:	f043 0320 	orrmi.w	r3, r3, #32
 800b41c:	6029      	str	r1, [r5, #0]
 800b41e:	bf48      	it	mi
 800b420:	6023      	strmi	r3, [r4, #0]
 800b422:	b91e      	cbnz	r6, 800b42c <_printf_i+0x1a4>
 800b424:	6823      	ldr	r3, [r4, #0]
 800b426:	f023 0320 	bic.w	r3, r3, #32
 800b42a:	6023      	str	r3, [r4, #0]
 800b42c:	2310      	movs	r3, #16
 800b42e:	e7a7      	b.n	800b380 <_printf_i+0xf8>
 800b430:	4824      	ldr	r0, [pc, #144]	; (800b4c4 <_printf_i+0x23c>)
 800b432:	e7e4      	b.n	800b3fe <_printf_i+0x176>
 800b434:	4615      	mov	r5, r2
 800b436:	e7bd      	b.n	800b3b4 <_printf_i+0x12c>
 800b438:	682b      	ldr	r3, [r5, #0]
 800b43a:	6826      	ldr	r6, [r4, #0]
 800b43c:	6961      	ldr	r1, [r4, #20]
 800b43e:	1d18      	adds	r0, r3, #4
 800b440:	6028      	str	r0, [r5, #0]
 800b442:	0635      	lsls	r5, r6, #24
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	d501      	bpl.n	800b44c <_printf_i+0x1c4>
 800b448:	6019      	str	r1, [r3, #0]
 800b44a:	e002      	b.n	800b452 <_printf_i+0x1ca>
 800b44c:	0670      	lsls	r0, r6, #25
 800b44e:	d5fb      	bpl.n	800b448 <_printf_i+0x1c0>
 800b450:	8019      	strh	r1, [r3, #0]
 800b452:	2300      	movs	r3, #0
 800b454:	6123      	str	r3, [r4, #16]
 800b456:	4615      	mov	r5, r2
 800b458:	e7bc      	b.n	800b3d4 <_printf_i+0x14c>
 800b45a:	682b      	ldr	r3, [r5, #0]
 800b45c:	1d1a      	adds	r2, r3, #4
 800b45e:	602a      	str	r2, [r5, #0]
 800b460:	681d      	ldr	r5, [r3, #0]
 800b462:	6862      	ldr	r2, [r4, #4]
 800b464:	2100      	movs	r1, #0
 800b466:	4628      	mov	r0, r5
 800b468:	f7f4 feb2 	bl	80001d0 <memchr>
 800b46c:	b108      	cbz	r0, 800b472 <_printf_i+0x1ea>
 800b46e:	1b40      	subs	r0, r0, r5
 800b470:	6060      	str	r0, [r4, #4]
 800b472:	6863      	ldr	r3, [r4, #4]
 800b474:	6123      	str	r3, [r4, #16]
 800b476:	2300      	movs	r3, #0
 800b478:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b47c:	e7aa      	b.n	800b3d4 <_printf_i+0x14c>
 800b47e:	6923      	ldr	r3, [r4, #16]
 800b480:	462a      	mov	r2, r5
 800b482:	4649      	mov	r1, r9
 800b484:	4640      	mov	r0, r8
 800b486:	47d0      	blx	sl
 800b488:	3001      	adds	r0, #1
 800b48a:	d0ad      	beq.n	800b3e8 <_printf_i+0x160>
 800b48c:	6823      	ldr	r3, [r4, #0]
 800b48e:	079b      	lsls	r3, r3, #30
 800b490:	d413      	bmi.n	800b4ba <_printf_i+0x232>
 800b492:	68e0      	ldr	r0, [r4, #12]
 800b494:	9b03      	ldr	r3, [sp, #12]
 800b496:	4298      	cmp	r0, r3
 800b498:	bfb8      	it	lt
 800b49a:	4618      	movlt	r0, r3
 800b49c:	e7a6      	b.n	800b3ec <_printf_i+0x164>
 800b49e:	2301      	movs	r3, #1
 800b4a0:	4632      	mov	r2, r6
 800b4a2:	4649      	mov	r1, r9
 800b4a4:	4640      	mov	r0, r8
 800b4a6:	47d0      	blx	sl
 800b4a8:	3001      	adds	r0, #1
 800b4aa:	d09d      	beq.n	800b3e8 <_printf_i+0x160>
 800b4ac:	3501      	adds	r5, #1
 800b4ae:	68e3      	ldr	r3, [r4, #12]
 800b4b0:	9903      	ldr	r1, [sp, #12]
 800b4b2:	1a5b      	subs	r3, r3, r1
 800b4b4:	42ab      	cmp	r3, r5
 800b4b6:	dcf2      	bgt.n	800b49e <_printf_i+0x216>
 800b4b8:	e7eb      	b.n	800b492 <_printf_i+0x20a>
 800b4ba:	2500      	movs	r5, #0
 800b4bc:	f104 0619 	add.w	r6, r4, #25
 800b4c0:	e7f5      	b.n	800b4ae <_printf_i+0x226>
 800b4c2:	bf00      	nop
 800b4c4:	0800f6b7 	.word	0x0800f6b7
 800b4c8:	0800f6c8 	.word	0x0800f6c8

0800b4cc <_scanf_float>:
 800b4cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4d0:	b087      	sub	sp, #28
 800b4d2:	4617      	mov	r7, r2
 800b4d4:	9303      	str	r3, [sp, #12]
 800b4d6:	688b      	ldr	r3, [r1, #8]
 800b4d8:	1e5a      	subs	r2, r3, #1
 800b4da:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b4de:	bf83      	ittte	hi
 800b4e0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b4e4:	195b      	addhi	r3, r3, r5
 800b4e6:	9302      	strhi	r3, [sp, #8]
 800b4e8:	2300      	movls	r3, #0
 800b4ea:	bf86      	itte	hi
 800b4ec:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b4f0:	608b      	strhi	r3, [r1, #8]
 800b4f2:	9302      	strls	r3, [sp, #8]
 800b4f4:	680b      	ldr	r3, [r1, #0]
 800b4f6:	468b      	mov	fp, r1
 800b4f8:	2500      	movs	r5, #0
 800b4fa:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800b4fe:	f84b 3b1c 	str.w	r3, [fp], #28
 800b502:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b506:	4680      	mov	r8, r0
 800b508:	460c      	mov	r4, r1
 800b50a:	465e      	mov	r6, fp
 800b50c:	46aa      	mov	sl, r5
 800b50e:	46a9      	mov	r9, r5
 800b510:	9501      	str	r5, [sp, #4]
 800b512:	68a2      	ldr	r2, [r4, #8]
 800b514:	b152      	cbz	r2, 800b52c <_scanf_float+0x60>
 800b516:	683b      	ldr	r3, [r7, #0]
 800b518:	781b      	ldrb	r3, [r3, #0]
 800b51a:	2b4e      	cmp	r3, #78	; 0x4e
 800b51c:	d864      	bhi.n	800b5e8 <_scanf_float+0x11c>
 800b51e:	2b40      	cmp	r3, #64	; 0x40
 800b520:	d83c      	bhi.n	800b59c <_scanf_float+0xd0>
 800b522:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800b526:	b2c8      	uxtb	r0, r1
 800b528:	280e      	cmp	r0, #14
 800b52a:	d93a      	bls.n	800b5a2 <_scanf_float+0xd6>
 800b52c:	f1b9 0f00 	cmp.w	r9, #0
 800b530:	d003      	beq.n	800b53a <_scanf_float+0x6e>
 800b532:	6823      	ldr	r3, [r4, #0]
 800b534:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b538:	6023      	str	r3, [r4, #0]
 800b53a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b53e:	f1ba 0f01 	cmp.w	sl, #1
 800b542:	f200 8113 	bhi.w	800b76c <_scanf_float+0x2a0>
 800b546:	455e      	cmp	r6, fp
 800b548:	f200 8105 	bhi.w	800b756 <_scanf_float+0x28a>
 800b54c:	2501      	movs	r5, #1
 800b54e:	4628      	mov	r0, r5
 800b550:	b007      	add	sp, #28
 800b552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b556:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800b55a:	2a0d      	cmp	r2, #13
 800b55c:	d8e6      	bhi.n	800b52c <_scanf_float+0x60>
 800b55e:	a101      	add	r1, pc, #4	; (adr r1, 800b564 <_scanf_float+0x98>)
 800b560:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b564:	0800b6a3 	.word	0x0800b6a3
 800b568:	0800b52d 	.word	0x0800b52d
 800b56c:	0800b52d 	.word	0x0800b52d
 800b570:	0800b52d 	.word	0x0800b52d
 800b574:	0800b703 	.word	0x0800b703
 800b578:	0800b6db 	.word	0x0800b6db
 800b57c:	0800b52d 	.word	0x0800b52d
 800b580:	0800b52d 	.word	0x0800b52d
 800b584:	0800b6b1 	.word	0x0800b6b1
 800b588:	0800b52d 	.word	0x0800b52d
 800b58c:	0800b52d 	.word	0x0800b52d
 800b590:	0800b52d 	.word	0x0800b52d
 800b594:	0800b52d 	.word	0x0800b52d
 800b598:	0800b669 	.word	0x0800b669
 800b59c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800b5a0:	e7db      	b.n	800b55a <_scanf_float+0x8e>
 800b5a2:	290e      	cmp	r1, #14
 800b5a4:	d8c2      	bhi.n	800b52c <_scanf_float+0x60>
 800b5a6:	a001      	add	r0, pc, #4	; (adr r0, 800b5ac <_scanf_float+0xe0>)
 800b5a8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b5ac:	0800b65b 	.word	0x0800b65b
 800b5b0:	0800b52d 	.word	0x0800b52d
 800b5b4:	0800b65b 	.word	0x0800b65b
 800b5b8:	0800b6ef 	.word	0x0800b6ef
 800b5bc:	0800b52d 	.word	0x0800b52d
 800b5c0:	0800b609 	.word	0x0800b609
 800b5c4:	0800b645 	.word	0x0800b645
 800b5c8:	0800b645 	.word	0x0800b645
 800b5cc:	0800b645 	.word	0x0800b645
 800b5d0:	0800b645 	.word	0x0800b645
 800b5d4:	0800b645 	.word	0x0800b645
 800b5d8:	0800b645 	.word	0x0800b645
 800b5dc:	0800b645 	.word	0x0800b645
 800b5e0:	0800b645 	.word	0x0800b645
 800b5e4:	0800b645 	.word	0x0800b645
 800b5e8:	2b6e      	cmp	r3, #110	; 0x6e
 800b5ea:	d809      	bhi.n	800b600 <_scanf_float+0x134>
 800b5ec:	2b60      	cmp	r3, #96	; 0x60
 800b5ee:	d8b2      	bhi.n	800b556 <_scanf_float+0x8a>
 800b5f0:	2b54      	cmp	r3, #84	; 0x54
 800b5f2:	d077      	beq.n	800b6e4 <_scanf_float+0x218>
 800b5f4:	2b59      	cmp	r3, #89	; 0x59
 800b5f6:	d199      	bne.n	800b52c <_scanf_float+0x60>
 800b5f8:	2d07      	cmp	r5, #7
 800b5fa:	d197      	bne.n	800b52c <_scanf_float+0x60>
 800b5fc:	2508      	movs	r5, #8
 800b5fe:	e029      	b.n	800b654 <_scanf_float+0x188>
 800b600:	2b74      	cmp	r3, #116	; 0x74
 800b602:	d06f      	beq.n	800b6e4 <_scanf_float+0x218>
 800b604:	2b79      	cmp	r3, #121	; 0x79
 800b606:	e7f6      	b.n	800b5f6 <_scanf_float+0x12a>
 800b608:	6821      	ldr	r1, [r4, #0]
 800b60a:	05c8      	lsls	r0, r1, #23
 800b60c:	d51a      	bpl.n	800b644 <_scanf_float+0x178>
 800b60e:	9b02      	ldr	r3, [sp, #8]
 800b610:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800b614:	6021      	str	r1, [r4, #0]
 800b616:	f109 0901 	add.w	r9, r9, #1
 800b61a:	b11b      	cbz	r3, 800b624 <_scanf_float+0x158>
 800b61c:	3b01      	subs	r3, #1
 800b61e:	3201      	adds	r2, #1
 800b620:	9302      	str	r3, [sp, #8]
 800b622:	60a2      	str	r2, [r4, #8]
 800b624:	68a3      	ldr	r3, [r4, #8]
 800b626:	3b01      	subs	r3, #1
 800b628:	60a3      	str	r3, [r4, #8]
 800b62a:	6923      	ldr	r3, [r4, #16]
 800b62c:	3301      	adds	r3, #1
 800b62e:	6123      	str	r3, [r4, #16]
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	3b01      	subs	r3, #1
 800b634:	2b00      	cmp	r3, #0
 800b636:	607b      	str	r3, [r7, #4]
 800b638:	f340 8084 	ble.w	800b744 <_scanf_float+0x278>
 800b63c:	683b      	ldr	r3, [r7, #0]
 800b63e:	3301      	adds	r3, #1
 800b640:	603b      	str	r3, [r7, #0]
 800b642:	e766      	b.n	800b512 <_scanf_float+0x46>
 800b644:	eb1a 0f05 	cmn.w	sl, r5
 800b648:	f47f af70 	bne.w	800b52c <_scanf_float+0x60>
 800b64c:	6822      	ldr	r2, [r4, #0]
 800b64e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800b652:	6022      	str	r2, [r4, #0]
 800b654:	f806 3b01 	strb.w	r3, [r6], #1
 800b658:	e7e4      	b.n	800b624 <_scanf_float+0x158>
 800b65a:	6822      	ldr	r2, [r4, #0]
 800b65c:	0610      	lsls	r0, r2, #24
 800b65e:	f57f af65 	bpl.w	800b52c <_scanf_float+0x60>
 800b662:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b666:	e7f4      	b.n	800b652 <_scanf_float+0x186>
 800b668:	f1ba 0f00 	cmp.w	sl, #0
 800b66c:	d10e      	bne.n	800b68c <_scanf_float+0x1c0>
 800b66e:	f1b9 0f00 	cmp.w	r9, #0
 800b672:	d10e      	bne.n	800b692 <_scanf_float+0x1c6>
 800b674:	6822      	ldr	r2, [r4, #0]
 800b676:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800b67a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800b67e:	d108      	bne.n	800b692 <_scanf_float+0x1c6>
 800b680:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b684:	6022      	str	r2, [r4, #0]
 800b686:	f04f 0a01 	mov.w	sl, #1
 800b68a:	e7e3      	b.n	800b654 <_scanf_float+0x188>
 800b68c:	f1ba 0f02 	cmp.w	sl, #2
 800b690:	d055      	beq.n	800b73e <_scanf_float+0x272>
 800b692:	2d01      	cmp	r5, #1
 800b694:	d002      	beq.n	800b69c <_scanf_float+0x1d0>
 800b696:	2d04      	cmp	r5, #4
 800b698:	f47f af48 	bne.w	800b52c <_scanf_float+0x60>
 800b69c:	3501      	adds	r5, #1
 800b69e:	b2ed      	uxtb	r5, r5
 800b6a0:	e7d8      	b.n	800b654 <_scanf_float+0x188>
 800b6a2:	f1ba 0f01 	cmp.w	sl, #1
 800b6a6:	f47f af41 	bne.w	800b52c <_scanf_float+0x60>
 800b6aa:	f04f 0a02 	mov.w	sl, #2
 800b6ae:	e7d1      	b.n	800b654 <_scanf_float+0x188>
 800b6b0:	b97d      	cbnz	r5, 800b6d2 <_scanf_float+0x206>
 800b6b2:	f1b9 0f00 	cmp.w	r9, #0
 800b6b6:	f47f af3c 	bne.w	800b532 <_scanf_float+0x66>
 800b6ba:	6822      	ldr	r2, [r4, #0]
 800b6bc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800b6c0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800b6c4:	f47f af39 	bne.w	800b53a <_scanf_float+0x6e>
 800b6c8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b6cc:	6022      	str	r2, [r4, #0]
 800b6ce:	2501      	movs	r5, #1
 800b6d0:	e7c0      	b.n	800b654 <_scanf_float+0x188>
 800b6d2:	2d03      	cmp	r5, #3
 800b6d4:	d0e2      	beq.n	800b69c <_scanf_float+0x1d0>
 800b6d6:	2d05      	cmp	r5, #5
 800b6d8:	e7de      	b.n	800b698 <_scanf_float+0x1cc>
 800b6da:	2d02      	cmp	r5, #2
 800b6dc:	f47f af26 	bne.w	800b52c <_scanf_float+0x60>
 800b6e0:	2503      	movs	r5, #3
 800b6e2:	e7b7      	b.n	800b654 <_scanf_float+0x188>
 800b6e4:	2d06      	cmp	r5, #6
 800b6e6:	f47f af21 	bne.w	800b52c <_scanf_float+0x60>
 800b6ea:	2507      	movs	r5, #7
 800b6ec:	e7b2      	b.n	800b654 <_scanf_float+0x188>
 800b6ee:	6822      	ldr	r2, [r4, #0]
 800b6f0:	0591      	lsls	r1, r2, #22
 800b6f2:	f57f af1b 	bpl.w	800b52c <_scanf_float+0x60>
 800b6f6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800b6fa:	6022      	str	r2, [r4, #0]
 800b6fc:	f8cd 9004 	str.w	r9, [sp, #4]
 800b700:	e7a8      	b.n	800b654 <_scanf_float+0x188>
 800b702:	6822      	ldr	r2, [r4, #0]
 800b704:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800b708:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b70c:	d006      	beq.n	800b71c <_scanf_float+0x250>
 800b70e:	0550      	lsls	r0, r2, #21
 800b710:	f57f af0c 	bpl.w	800b52c <_scanf_float+0x60>
 800b714:	f1b9 0f00 	cmp.w	r9, #0
 800b718:	f43f af0f 	beq.w	800b53a <_scanf_float+0x6e>
 800b71c:	0591      	lsls	r1, r2, #22
 800b71e:	bf58      	it	pl
 800b720:	9901      	ldrpl	r1, [sp, #4]
 800b722:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b726:	bf58      	it	pl
 800b728:	eba9 0101 	subpl.w	r1, r9, r1
 800b72c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800b730:	bf58      	it	pl
 800b732:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b736:	6022      	str	r2, [r4, #0]
 800b738:	f04f 0900 	mov.w	r9, #0
 800b73c:	e78a      	b.n	800b654 <_scanf_float+0x188>
 800b73e:	f04f 0a03 	mov.w	sl, #3
 800b742:	e787      	b.n	800b654 <_scanf_float+0x188>
 800b744:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b748:	4639      	mov	r1, r7
 800b74a:	4640      	mov	r0, r8
 800b74c:	4798      	blx	r3
 800b74e:	2800      	cmp	r0, #0
 800b750:	f43f aedf 	beq.w	800b512 <_scanf_float+0x46>
 800b754:	e6ea      	b.n	800b52c <_scanf_float+0x60>
 800b756:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b75a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b75e:	463a      	mov	r2, r7
 800b760:	4640      	mov	r0, r8
 800b762:	4798      	blx	r3
 800b764:	6923      	ldr	r3, [r4, #16]
 800b766:	3b01      	subs	r3, #1
 800b768:	6123      	str	r3, [r4, #16]
 800b76a:	e6ec      	b.n	800b546 <_scanf_float+0x7a>
 800b76c:	1e6b      	subs	r3, r5, #1
 800b76e:	2b06      	cmp	r3, #6
 800b770:	d825      	bhi.n	800b7be <_scanf_float+0x2f2>
 800b772:	2d02      	cmp	r5, #2
 800b774:	d836      	bhi.n	800b7e4 <_scanf_float+0x318>
 800b776:	455e      	cmp	r6, fp
 800b778:	f67f aee8 	bls.w	800b54c <_scanf_float+0x80>
 800b77c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b780:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b784:	463a      	mov	r2, r7
 800b786:	4640      	mov	r0, r8
 800b788:	4798      	blx	r3
 800b78a:	6923      	ldr	r3, [r4, #16]
 800b78c:	3b01      	subs	r3, #1
 800b78e:	6123      	str	r3, [r4, #16]
 800b790:	e7f1      	b.n	800b776 <_scanf_float+0x2aa>
 800b792:	9802      	ldr	r0, [sp, #8]
 800b794:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b798:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800b79c:	9002      	str	r0, [sp, #8]
 800b79e:	463a      	mov	r2, r7
 800b7a0:	4640      	mov	r0, r8
 800b7a2:	4798      	blx	r3
 800b7a4:	6923      	ldr	r3, [r4, #16]
 800b7a6:	3b01      	subs	r3, #1
 800b7a8:	6123      	str	r3, [r4, #16]
 800b7aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b7ae:	fa5f fa8a 	uxtb.w	sl, sl
 800b7b2:	f1ba 0f02 	cmp.w	sl, #2
 800b7b6:	d1ec      	bne.n	800b792 <_scanf_float+0x2c6>
 800b7b8:	3d03      	subs	r5, #3
 800b7ba:	b2ed      	uxtb	r5, r5
 800b7bc:	1b76      	subs	r6, r6, r5
 800b7be:	6823      	ldr	r3, [r4, #0]
 800b7c0:	05da      	lsls	r2, r3, #23
 800b7c2:	d52f      	bpl.n	800b824 <_scanf_float+0x358>
 800b7c4:	055b      	lsls	r3, r3, #21
 800b7c6:	d510      	bpl.n	800b7ea <_scanf_float+0x31e>
 800b7c8:	455e      	cmp	r6, fp
 800b7ca:	f67f aebf 	bls.w	800b54c <_scanf_float+0x80>
 800b7ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b7d2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b7d6:	463a      	mov	r2, r7
 800b7d8:	4640      	mov	r0, r8
 800b7da:	4798      	blx	r3
 800b7dc:	6923      	ldr	r3, [r4, #16]
 800b7de:	3b01      	subs	r3, #1
 800b7e0:	6123      	str	r3, [r4, #16]
 800b7e2:	e7f1      	b.n	800b7c8 <_scanf_float+0x2fc>
 800b7e4:	46aa      	mov	sl, r5
 800b7e6:	9602      	str	r6, [sp, #8]
 800b7e8:	e7df      	b.n	800b7aa <_scanf_float+0x2de>
 800b7ea:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b7ee:	6923      	ldr	r3, [r4, #16]
 800b7f0:	2965      	cmp	r1, #101	; 0x65
 800b7f2:	f103 33ff 	add.w	r3, r3, #4294967295
 800b7f6:	f106 35ff 	add.w	r5, r6, #4294967295
 800b7fa:	6123      	str	r3, [r4, #16]
 800b7fc:	d00c      	beq.n	800b818 <_scanf_float+0x34c>
 800b7fe:	2945      	cmp	r1, #69	; 0x45
 800b800:	d00a      	beq.n	800b818 <_scanf_float+0x34c>
 800b802:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b806:	463a      	mov	r2, r7
 800b808:	4640      	mov	r0, r8
 800b80a:	4798      	blx	r3
 800b80c:	6923      	ldr	r3, [r4, #16]
 800b80e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b812:	3b01      	subs	r3, #1
 800b814:	1eb5      	subs	r5, r6, #2
 800b816:	6123      	str	r3, [r4, #16]
 800b818:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b81c:	463a      	mov	r2, r7
 800b81e:	4640      	mov	r0, r8
 800b820:	4798      	blx	r3
 800b822:	462e      	mov	r6, r5
 800b824:	6825      	ldr	r5, [r4, #0]
 800b826:	f015 0510 	ands.w	r5, r5, #16
 800b82a:	d158      	bne.n	800b8de <_scanf_float+0x412>
 800b82c:	7035      	strb	r5, [r6, #0]
 800b82e:	6823      	ldr	r3, [r4, #0]
 800b830:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b834:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b838:	d11c      	bne.n	800b874 <_scanf_float+0x3a8>
 800b83a:	9b01      	ldr	r3, [sp, #4]
 800b83c:	454b      	cmp	r3, r9
 800b83e:	eba3 0209 	sub.w	r2, r3, r9
 800b842:	d124      	bne.n	800b88e <_scanf_float+0x3c2>
 800b844:	2200      	movs	r2, #0
 800b846:	4659      	mov	r1, fp
 800b848:	4640      	mov	r0, r8
 800b84a:	f002 fcb5 	bl	800e1b8 <_strtod_r>
 800b84e:	9b03      	ldr	r3, [sp, #12]
 800b850:	6821      	ldr	r1, [r4, #0]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	f011 0f02 	tst.w	r1, #2
 800b858:	ec57 6b10 	vmov	r6, r7, d0
 800b85c:	f103 0204 	add.w	r2, r3, #4
 800b860:	d020      	beq.n	800b8a4 <_scanf_float+0x3d8>
 800b862:	9903      	ldr	r1, [sp, #12]
 800b864:	600a      	str	r2, [r1, #0]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	e9c3 6700 	strd	r6, r7, [r3]
 800b86c:	68e3      	ldr	r3, [r4, #12]
 800b86e:	3301      	adds	r3, #1
 800b870:	60e3      	str	r3, [r4, #12]
 800b872:	e66c      	b.n	800b54e <_scanf_float+0x82>
 800b874:	9b04      	ldr	r3, [sp, #16]
 800b876:	2b00      	cmp	r3, #0
 800b878:	d0e4      	beq.n	800b844 <_scanf_float+0x378>
 800b87a:	9905      	ldr	r1, [sp, #20]
 800b87c:	230a      	movs	r3, #10
 800b87e:	462a      	mov	r2, r5
 800b880:	3101      	adds	r1, #1
 800b882:	4640      	mov	r0, r8
 800b884:	f7ff f9b0 	bl	800abe8 <_strtol_r>
 800b888:	9b04      	ldr	r3, [sp, #16]
 800b88a:	9e05      	ldr	r6, [sp, #20]
 800b88c:	1ac2      	subs	r2, r0, r3
 800b88e:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800b892:	429e      	cmp	r6, r3
 800b894:	bf28      	it	cs
 800b896:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800b89a:	4912      	ldr	r1, [pc, #72]	; (800b8e4 <_scanf_float+0x418>)
 800b89c:	4630      	mov	r0, r6
 800b89e:	f000 f8e7 	bl	800ba70 <siprintf>
 800b8a2:	e7cf      	b.n	800b844 <_scanf_float+0x378>
 800b8a4:	f011 0f04 	tst.w	r1, #4
 800b8a8:	9903      	ldr	r1, [sp, #12]
 800b8aa:	600a      	str	r2, [r1, #0]
 800b8ac:	d1db      	bne.n	800b866 <_scanf_float+0x39a>
 800b8ae:	f8d3 8000 	ldr.w	r8, [r3]
 800b8b2:	ee10 2a10 	vmov	r2, s0
 800b8b6:	ee10 0a10 	vmov	r0, s0
 800b8ba:	463b      	mov	r3, r7
 800b8bc:	4639      	mov	r1, r7
 800b8be:	f7f5 f935 	bl	8000b2c <__aeabi_dcmpun>
 800b8c2:	b128      	cbz	r0, 800b8d0 <_scanf_float+0x404>
 800b8c4:	4808      	ldr	r0, [pc, #32]	; (800b8e8 <_scanf_float+0x41c>)
 800b8c6:	f000 fa3b 	bl	800bd40 <nanf>
 800b8ca:	ed88 0a00 	vstr	s0, [r8]
 800b8ce:	e7cd      	b.n	800b86c <_scanf_float+0x3a0>
 800b8d0:	4630      	mov	r0, r6
 800b8d2:	4639      	mov	r1, r7
 800b8d4:	f7f5 f988 	bl	8000be8 <__aeabi_d2f>
 800b8d8:	f8c8 0000 	str.w	r0, [r8]
 800b8dc:	e7c6      	b.n	800b86c <_scanf_float+0x3a0>
 800b8de:	2500      	movs	r5, #0
 800b8e0:	e635      	b.n	800b54e <_scanf_float+0x82>
 800b8e2:	bf00      	nop
 800b8e4:	0800f6d9 	.word	0x0800f6d9
 800b8e8:	0800f96c 	.word	0x0800f96c

0800b8ec <std>:
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	b510      	push	{r4, lr}
 800b8f0:	4604      	mov	r4, r0
 800b8f2:	e9c0 3300 	strd	r3, r3, [r0]
 800b8f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b8fa:	6083      	str	r3, [r0, #8]
 800b8fc:	8181      	strh	r1, [r0, #12]
 800b8fe:	6643      	str	r3, [r0, #100]	; 0x64
 800b900:	81c2      	strh	r2, [r0, #14]
 800b902:	6183      	str	r3, [r0, #24]
 800b904:	4619      	mov	r1, r3
 800b906:	2208      	movs	r2, #8
 800b908:	305c      	adds	r0, #92	; 0x5c
 800b90a:	f000 f914 	bl	800bb36 <memset>
 800b90e:	4b0d      	ldr	r3, [pc, #52]	; (800b944 <std+0x58>)
 800b910:	6263      	str	r3, [r4, #36]	; 0x24
 800b912:	4b0d      	ldr	r3, [pc, #52]	; (800b948 <std+0x5c>)
 800b914:	62a3      	str	r3, [r4, #40]	; 0x28
 800b916:	4b0d      	ldr	r3, [pc, #52]	; (800b94c <std+0x60>)
 800b918:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b91a:	4b0d      	ldr	r3, [pc, #52]	; (800b950 <std+0x64>)
 800b91c:	6323      	str	r3, [r4, #48]	; 0x30
 800b91e:	4b0d      	ldr	r3, [pc, #52]	; (800b954 <std+0x68>)
 800b920:	6224      	str	r4, [r4, #32]
 800b922:	429c      	cmp	r4, r3
 800b924:	d006      	beq.n	800b934 <std+0x48>
 800b926:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b92a:	4294      	cmp	r4, r2
 800b92c:	d002      	beq.n	800b934 <std+0x48>
 800b92e:	33d0      	adds	r3, #208	; 0xd0
 800b930:	429c      	cmp	r4, r3
 800b932:	d105      	bne.n	800b940 <std+0x54>
 800b934:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b938:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b93c:	f000 b9ee 	b.w	800bd1c <__retarget_lock_init_recursive>
 800b940:	bd10      	pop	{r4, pc}
 800b942:	bf00      	nop
 800b944:	0800bab1 	.word	0x0800bab1
 800b948:	0800bad3 	.word	0x0800bad3
 800b94c:	0800bb0b 	.word	0x0800bb0b
 800b950:	0800bb2f 	.word	0x0800bb2f
 800b954:	20001e78 	.word	0x20001e78

0800b958 <stdio_exit_handler>:
 800b958:	4a02      	ldr	r2, [pc, #8]	; (800b964 <stdio_exit_handler+0xc>)
 800b95a:	4903      	ldr	r1, [pc, #12]	; (800b968 <stdio_exit_handler+0x10>)
 800b95c:	4803      	ldr	r0, [pc, #12]	; (800b96c <stdio_exit_handler+0x14>)
 800b95e:	f000 b869 	b.w	800ba34 <_fwalk_sglue>
 800b962:	bf00      	nop
 800b964:	20000010 	.word	0x20000010
 800b968:	0800e581 	.word	0x0800e581
 800b96c:	2000001c 	.word	0x2000001c

0800b970 <cleanup_stdio>:
 800b970:	6841      	ldr	r1, [r0, #4]
 800b972:	4b0c      	ldr	r3, [pc, #48]	; (800b9a4 <cleanup_stdio+0x34>)
 800b974:	4299      	cmp	r1, r3
 800b976:	b510      	push	{r4, lr}
 800b978:	4604      	mov	r4, r0
 800b97a:	d001      	beq.n	800b980 <cleanup_stdio+0x10>
 800b97c:	f002 fe00 	bl	800e580 <_fflush_r>
 800b980:	68a1      	ldr	r1, [r4, #8]
 800b982:	4b09      	ldr	r3, [pc, #36]	; (800b9a8 <cleanup_stdio+0x38>)
 800b984:	4299      	cmp	r1, r3
 800b986:	d002      	beq.n	800b98e <cleanup_stdio+0x1e>
 800b988:	4620      	mov	r0, r4
 800b98a:	f002 fdf9 	bl	800e580 <_fflush_r>
 800b98e:	68e1      	ldr	r1, [r4, #12]
 800b990:	4b06      	ldr	r3, [pc, #24]	; (800b9ac <cleanup_stdio+0x3c>)
 800b992:	4299      	cmp	r1, r3
 800b994:	d004      	beq.n	800b9a0 <cleanup_stdio+0x30>
 800b996:	4620      	mov	r0, r4
 800b998:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b99c:	f002 bdf0 	b.w	800e580 <_fflush_r>
 800b9a0:	bd10      	pop	{r4, pc}
 800b9a2:	bf00      	nop
 800b9a4:	20001e78 	.word	0x20001e78
 800b9a8:	20001ee0 	.word	0x20001ee0
 800b9ac:	20001f48 	.word	0x20001f48

0800b9b0 <global_stdio_init.part.0>:
 800b9b0:	b510      	push	{r4, lr}
 800b9b2:	4b0b      	ldr	r3, [pc, #44]	; (800b9e0 <global_stdio_init.part.0+0x30>)
 800b9b4:	4c0b      	ldr	r4, [pc, #44]	; (800b9e4 <global_stdio_init.part.0+0x34>)
 800b9b6:	4a0c      	ldr	r2, [pc, #48]	; (800b9e8 <global_stdio_init.part.0+0x38>)
 800b9b8:	601a      	str	r2, [r3, #0]
 800b9ba:	4620      	mov	r0, r4
 800b9bc:	2200      	movs	r2, #0
 800b9be:	2104      	movs	r1, #4
 800b9c0:	f7ff ff94 	bl	800b8ec <std>
 800b9c4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b9c8:	2201      	movs	r2, #1
 800b9ca:	2109      	movs	r1, #9
 800b9cc:	f7ff ff8e 	bl	800b8ec <std>
 800b9d0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b9d4:	2202      	movs	r2, #2
 800b9d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9da:	2112      	movs	r1, #18
 800b9dc:	f7ff bf86 	b.w	800b8ec <std>
 800b9e0:	20001fb0 	.word	0x20001fb0
 800b9e4:	20001e78 	.word	0x20001e78
 800b9e8:	0800b959 	.word	0x0800b959

0800b9ec <__sfp_lock_acquire>:
 800b9ec:	4801      	ldr	r0, [pc, #4]	; (800b9f4 <__sfp_lock_acquire+0x8>)
 800b9ee:	f000 b996 	b.w	800bd1e <__retarget_lock_acquire_recursive>
 800b9f2:	bf00      	nop
 800b9f4:	20001fb9 	.word	0x20001fb9

0800b9f8 <__sfp_lock_release>:
 800b9f8:	4801      	ldr	r0, [pc, #4]	; (800ba00 <__sfp_lock_release+0x8>)
 800b9fa:	f000 b991 	b.w	800bd20 <__retarget_lock_release_recursive>
 800b9fe:	bf00      	nop
 800ba00:	20001fb9 	.word	0x20001fb9

0800ba04 <__sinit>:
 800ba04:	b510      	push	{r4, lr}
 800ba06:	4604      	mov	r4, r0
 800ba08:	f7ff fff0 	bl	800b9ec <__sfp_lock_acquire>
 800ba0c:	6a23      	ldr	r3, [r4, #32]
 800ba0e:	b11b      	cbz	r3, 800ba18 <__sinit+0x14>
 800ba10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba14:	f7ff bff0 	b.w	800b9f8 <__sfp_lock_release>
 800ba18:	4b04      	ldr	r3, [pc, #16]	; (800ba2c <__sinit+0x28>)
 800ba1a:	6223      	str	r3, [r4, #32]
 800ba1c:	4b04      	ldr	r3, [pc, #16]	; (800ba30 <__sinit+0x2c>)
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d1f5      	bne.n	800ba10 <__sinit+0xc>
 800ba24:	f7ff ffc4 	bl	800b9b0 <global_stdio_init.part.0>
 800ba28:	e7f2      	b.n	800ba10 <__sinit+0xc>
 800ba2a:	bf00      	nop
 800ba2c:	0800b971 	.word	0x0800b971
 800ba30:	20001fb0 	.word	0x20001fb0

0800ba34 <_fwalk_sglue>:
 800ba34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba38:	4607      	mov	r7, r0
 800ba3a:	4688      	mov	r8, r1
 800ba3c:	4614      	mov	r4, r2
 800ba3e:	2600      	movs	r6, #0
 800ba40:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ba44:	f1b9 0901 	subs.w	r9, r9, #1
 800ba48:	d505      	bpl.n	800ba56 <_fwalk_sglue+0x22>
 800ba4a:	6824      	ldr	r4, [r4, #0]
 800ba4c:	2c00      	cmp	r4, #0
 800ba4e:	d1f7      	bne.n	800ba40 <_fwalk_sglue+0xc>
 800ba50:	4630      	mov	r0, r6
 800ba52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba56:	89ab      	ldrh	r3, [r5, #12]
 800ba58:	2b01      	cmp	r3, #1
 800ba5a:	d907      	bls.n	800ba6c <_fwalk_sglue+0x38>
 800ba5c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ba60:	3301      	adds	r3, #1
 800ba62:	d003      	beq.n	800ba6c <_fwalk_sglue+0x38>
 800ba64:	4629      	mov	r1, r5
 800ba66:	4638      	mov	r0, r7
 800ba68:	47c0      	blx	r8
 800ba6a:	4306      	orrs	r6, r0
 800ba6c:	3568      	adds	r5, #104	; 0x68
 800ba6e:	e7e9      	b.n	800ba44 <_fwalk_sglue+0x10>

0800ba70 <siprintf>:
 800ba70:	b40e      	push	{r1, r2, r3}
 800ba72:	b500      	push	{lr}
 800ba74:	b09c      	sub	sp, #112	; 0x70
 800ba76:	ab1d      	add	r3, sp, #116	; 0x74
 800ba78:	9002      	str	r0, [sp, #8]
 800ba7a:	9006      	str	r0, [sp, #24]
 800ba7c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ba80:	4809      	ldr	r0, [pc, #36]	; (800baa8 <siprintf+0x38>)
 800ba82:	9107      	str	r1, [sp, #28]
 800ba84:	9104      	str	r1, [sp, #16]
 800ba86:	4909      	ldr	r1, [pc, #36]	; (800baac <siprintf+0x3c>)
 800ba88:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba8c:	9105      	str	r1, [sp, #20]
 800ba8e:	6800      	ldr	r0, [r0, #0]
 800ba90:	9301      	str	r3, [sp, #4]
 800ba92:	a902      	add	r1, sp, #8
 800ba94:	f002 fbf0 	bl	800e278 <_svfiprintf_r>
 800ba98:	9b02      	ldr	r3, [sp, #8]
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	701a      	strb	r2, [r3, #0]
 800ba9e:	b01c      	add	sp, #112	; 0x70
 800baa0:	f85d eb04 	ldr.w	lr, [sp], #4
 800baa4:	b003      	add	sp, #12
 800baa6:	4770      	bx	lr
 800baa8:	20000068 	.word	0x20000068
 800baac:	ffff0208 	.word	0xffff0208

0800bab0 <__sread>:
 800bab0:	b510      	push	{r4, lr}
 800bab2:	460c      	mov	r4, r1
 800bab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bab8:	f000 f8e2 	bl	800bc80 <_read_r>
 800babc:	2800      	cmp	r0, #0
 800babe:	bfab      	itete	ge
 800bac0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bac2:	89a3      	ldrhlt	r3, [r4, #12]
 800bac4:	181b      	addge	r3, r3, r0
 800bac6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800baca:	bfac      	ite	ge
 800bacc:	6563      	strge	r3, [r4, #84]	; 0x54
 800bace:	81a3      	strhlt	r3, [r4, #12]
 800bad0:	bd10      	pop	{r4, pc}

0800bad2 <__swrite>:
 800bad2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bad6:	461f      	mov	r7, r3
 800bad8:	898b      	ldrh	r3, [r1, #12]
 800bada:	05db      	lsls	r3, r3, #23
 800badc:	4605      	mov	r5, r0
 800bade:	460c      	mov	r4, r1
 800bae0:	4616      	mov	r6, r2
 800bae2:	d505      	bpl.n	800baf0 <__swrite+0x1e>
 800bae4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bae8:	2302      	movs	r3, #2
 800baea:	2200      	movs	r2, #0
 800baec:	f000 f8b6 	bl	800bc5c <_lseek_r>
 800baf0:	89a3      	ldrh	r3, [r4, #12]
 800baf2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800baf6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bafa:	81a3      	strh	r3, [r4, #12]
 800bafc:	4632      	mov	r2, r6
 800bafe:	463b      	mov	r3, r7
 800bb00:	4628      	mov	r0, r5
 800bb02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bb06:	f000 b8cd 	b.w	800bca4 <_write_r>

0800bb0a <__sseek>:
 800bb0a:	b510      	push	{r4, lr}
 800bb0c:	460c      	mov	r4, r1
 800bb0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb12:	f000 f8a3 	bl	800bc5c <_lseek_r>
 800bb16:	1c43      	adds	r3, r0, #1
 800bb18:	89a3      	ldrh	r3, [r4, #12]
 800bb1a:	bf15      	itete	ne
 800bb1c:	6560      	strne	r0, [r4, #84]	; 0x54
 800bb1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bb22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bb26:	81a3      	strheq	r3, [r4, #12]
 800bb28:	bf18      	it	ne
 800bb2a:	81a3      	strhne	r3, [r4, #12]
 800bb2c:	bd10      	pop	{r4, pc}

0800bb2e <__sclose>:
 800bb2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb32:	f000 b82d 	b.w	800bb90 <_close_r>

0800bb36 <memset>:
 800bb36:	4402      	add	r2, r0
 800bb38:	4603      	mov	r3, r0
 800bb3a:	4293      	cmp	r3, r2
 800bb3c:	d100      	bne.n	800bb40 <memset+0xa>
 800bb3e:	4770      	bx	lr
 800bb40:	f803 1b01 	strb.w	r1, [r3], #1
 800bb44:	e7f9      	b.n	800bb3a <memset+0x4>

0800bb46 <strchr>:
 800bb46:	b2c9      	uxtb	r1, r1
 800bb48:	4603      	mov	r3, r0
 800bb4a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb4e:	b11a      	cbz	r2, 800bb58 <strchr+0x12>
 800bb50:	428a      	cmp	r2, r1
 800bb52:	d1f9      	bne.n	800bb48 <strchr+0x2>
 800bb54:	4618      	mov	r0, r3
 800bb56:	4770      	bx	lr
 800bb58:	2900      	cmp	r1, #0
 800bb5a:	bf18      	it	ne
 800bb5c:	2300      	movne	r3, #0
 800bb5e:	e7f9      	b.n	800bb54 <strchr+0xe>

0800bb60 <strncpy>:
 800bb60:	b510      	push	{r4, lr}
 800bb62:	3901      	subs	r1, #1
 800bb64:	4603      	mov	r3, r0
 800bb66:	b132      	cbz	r2, 800bb76 <strncpy+0x16>
 800bb68:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800bb6c:	f803 4b01 	strb.w	r4, [r3], #1
 800bb70:	3a01      	subs	r2, #1
 800bb72:	2c00      	cmp	r4, #0
 800bb74:	d1f7      	bne.n	800bb66 <strncpy+0x6>
 800bb76:	441a      	add	r2, r3
 800bb78:	2100      	movs	r1, #0
 800bb7a:	4293      	cmp	r3, r2
 800bb7c:	d100      	bne.n	800bb80 <strncpy+0x20>
 800bb7e:	bd10      	pop	{r4, pc}
 800bb80:	f803 1b01 	strb.w	r1, [r3], #1
 800bb84:	e7f9      	b.n	800bb7a <strncpy+0x1a>
	...

0800bb88 <_localeconv_r>:
 800bb88:	4800      	ldr	r0, [pc, #0]	; (800bb8c <_localeconv_r+0x4>)
 800bb8a:	4770      	bx	lr
 800bb8c:	2000015c 	.word	0x2000015c

0800bb90 <_close_r>:
 800bb90:	b538      	push	{r3, r4, r5, lr}
 800bb92:	4d06      	ldr	r5, [pc, #24]	; (800bbac <_close_r+0x1c>)
 800bb94:	2300      	movs	r3, #0
 800bb96:	4604      	mov	r4, r0
 800bb98:	4608      	mov	r0, r1
 800bb9a:	602b      	str	r3, [r5, #0]
 800bb9c:	f7f6 fa63 	bl	8002066 <_close>
 800bba0:	1c43      	adds	r3, r0, #1
 800bba2:	d102      	bne.n	800bbaa <_close_r+0x1a>
 800bba4:	682b      	ldr	r3, [r5, #0]
 800bba6:	b103      	cbz	r3, 800bbaa <_close_r+0x1a>
 800bba8:	6023      	str	r3, [r4, #0]
 800bbaa:	bd38      	pop	{r3, r4, r5, pc}
 800bbac:	20001fb4 	.word	0x20001fb4

0800bbb0 <_reclaim_reent>:
 800bbb0:	4b29      	ldr	r3, [pc, #164]	; (800bc58 <_reclaim_reent+0xa8>)
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	4283      	cmp	r3, r0
 800bbb6:	b570      	push	{r4, r5, r6, lr}
 800bbb8:	4604      	mov	r4, r0
 800bbba:	d04b      	beq.n	800bc54 <_reclaim_reent+0xa4>
 800bbbc:	69c3      	ldr	r3, [r0, #28]
 800bbbe:	b143      	cbz	r3, 800bbd2 <_reclaim_reent+0x22>
 800bbc0:	68db      	ldr	r3, [r3, #12]
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d144      	bne.n	800bc50 <_reclaim_reent+0xa0>
 800bbc6:	69e3      	ldr	r3, [r4, #28]
 800bbc8:	6819      	ldr	r1, [r3, #0]
 800bbca:	b111      	cbz	r1, 800bbd2 <_reclaim_reent+0x22>
 800bbcc:	4620      	mov	r0, r4
 800bbce:	f000 ff39 	bl	800ca44 <_free_r>
 800bbd2:	6961      	ldr	r1, [r4, #20]
 800bbd4:	b111      	cbz	r1, 800bbdc <_reclaim_reent+0x2c>
 800bbd6:	4620      	mov	r0, r4
 800bbd8:	f000 ff34 	bl	800ca44 <_free_r>
 800bbdc:	69e1      	ldr	r1, [r4, #28]
 800bbde:	b111      	cbz	r1, 800bbe6 <_reclaim_reent+0x36>
 800bbe0:	4620      	mov	r0, r4
 800bbe2:	f000 ff2f 	bl	800ca44 <_free_r>
 800bbe6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800bbe8:	b111      	cbz	r1, 800bbf0 <_reclaim_reent+0x40>
 800bbea:	4620      	mov	r0, r4
 800bbec:	f000 ff2a 	bl	800ca44 <_free_r>
 800bbf0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bbf2:	b111      	cbz	r1, 800bbfa <_reclaim_reent+0x4a>
 800bbf4:	4620      	mov	r0, r4
 800bbf6:	f000 ff25 	bl	800ca44 <_free_r>
 800bbfa:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800bbfc:	b111      	cbz	r1, 800bc04 <_reclaim_reent+0x54>
 800bbfe:	4620      	mov	r0, r4
 800bc00:	f000 ff20 	bl	800ca44 <_free_r>
 800bc04:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800bc06:	b111      	cbz	r1, 800bc0e <_reclaim_reent+0x5e>
 800bc08:	4620      	mov	r0, r4
 800bc0a:	f000 ff1b 	bl	800ca44 <_free_r>
 800bc0e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800bc10:	b111      	cbz	r1, 800bc18 <_reclaim_reent+0x68>
 800bc12:	4620      	mov	r0, r4
 800bc14:	f000 ff16 	bl	800ca44 <_free_r>
 800bc18:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800bc1a:	b111      	cbz	r1, 800bc22 <_reclaim_reent+0x72>
 800bc1c:	4620      	mov	r0, r4
 800bc1e:	f000 ff11 	bl	800ca44 <_free_r>
 800bc22:	6a23      	ldr	r3, [r4, #32]
 800bc24:	b1b3      	cbz	r3, 800bc54 <_reclaim_reent+0xa4>
 800bc26:	4620      	mov	r0, r4
 800bc28:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bc2c:	4718      	bx	r3
 800bc2e:	5949      	ldr	r1, [r1, r5]
 800bc30:	b941      	cbnz	r1, 800bc44 <_reclaim_reent+0x94>
 800bc32:	3504      	adds	r5, #4
 800bc34:	69e3      	ldr	r3, [r4, #28]
 800bc36:	2d80      	cmp	r5, #128	; 0x80
 800bc38:	68d9      	ldr	r1, [r3, #12]
 800bc3a:	d1f8      	bne.n	800bc2e <_reclaim_reent+0x7e>
 800bc3c:	4620      	mov	r0, r4
 800bc3e:	f000 ff01 	bl	800ca44 <_free_r>
 800bc42:	e7c0      	b.n	800bbc6 <_reclaim_reent+0x16>
 800bc44:	680e      	ldr	r6, [r1, #0]
 800bc46:	4620      	mov	r0, r4
 800bc48:	f000 fefc 	bl	800ca44 <_free_r>
 800bc4c:	4631      	mov	r1, r6
 800bc4e:	e7ef      	b.n	800bc30 <_reclaim_reent+0x80>
 800bc50:	2500      	movs	r5, #0
 800bc52:	e7ef      	b.n	800bc34 <_reclaim_reent+0x84>
 800bc54:	bd70      	pop	{r4, r5, r6, pc}
 800bc56:	bf00      	nop
 800bc58:	20000068 	.word	0x20000068

0800bc5c <_lseek_r>:
 800bc5c:	b538      	push	{r3, r4, r5, lr}
 800bc5e:	4d07      	ldr	r5, [pc, #28]	; (800bc7c <_lseek_r+0x20>)
 800bc60:	4604      	mov	r4, r0
 800bc62:	4608      	mov	r0, r1
 800bc64:	4611      	mov	r1, r2
 800bc66:	2200      	movs	r2, #0
 800bc68:	602a      	str	r2, [r5, #0]
 800bc6a:	461a      	mov	r2, r3
 800bc6c:	f7f6 fa22 	bl	80020b4 <_lseek>
 800bc70:	1c43      	adds	r3, r0, #1
 800bc72:	d102      	bne.n	800bc7a <_lseek_r+0x1e>
 800bc74:	682b      	ldr	r3, [r5, #0]
 800bc76:	b103      	cbz	r3, 800bc7a <_lseek_r+0x1e>
 800bc78:	6023      	str	r3, [r4, #0]
 800bc7a:	bd38      	pop	{r3, r4, r5, pc}
 800bc7c:	20001fb4 	.word	0x20001fb4

0800bc80 <_read_r>:
 800bc80:	b538      	push	{r3, r4, r5, lr}
 800bc82:	4d07      	ldr	r5, [pc, #28]	; (800bca0 <_read_r+0x20>)
 800bc84:	4604      	mov	r4, r0
 800bc86:	4608      	mov	r0, r1
 800bc88:	4611      	mov	r1, r2
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	602a      	str	r2, [r5, #0]
 800bc8e:	461a      	mov	r2, r3
 800bc90:	f7f6 f9b0 	bl	8001ff4 <_read>
 800bc94:	1c43      	adds	r3, r0, #1
 800bc96:	d102      	bne.n	800bc9e <_read_r+0x1e>
 800bc98:	682b      	ldr	r3, [r5, #0]
 800bc9a:	b103      	cbz	r3, 800bc9e <_read_r+0x1e>
 800bc9c:	6023      	str	r3, [r4, #0]
 800bc9e:	bd38      	pop	{r3, r4, r5, pc}
 800bca0:	20001fb4 	.word	0x20001fb4

0800bca4 <_write_r>:
 800bca4:	b538      	push	{r3, r4, r5, lr}
 800bca6:	4d07      	ldr	r5, [pc, #28]	; (800bcc4 <_write_r+0x20>)
 800bca8:	4604      	mov	r4, r0
 800bcaa:	4608      	mov	r0, r1
 800bcac:	4611      	mov	r1, r2
 800bcae:	2200      	movs	r2, #0
 800bcb0:	602a      	str	r2, [r5, #0]
 800bcb2:	461a      	mov	r2, r3
 800bcb4:	f7f6 f9bb 	bl	800202e <_write>
 800bcb8:	1c43      	adds	r3, r0, #1
 800bcba:	d102      	bne.n	800bcc2 <_write_r+0x1e>
 800bcbc:	682b      	ldr	r3, [r5, #0]
 800bcbe:	b103      	cbz	r3, 800bcc2 <_write_r+0x1e>
 800bcc0:	6023      	str	r3, [r4, #0]
 800bcc2:	bd38      	pop	{r3, r4, r5, pc}
 800bcc4:	20001fb4 	.word	0x20001fb4

0800bcc8 <__errno>:
 800bcc8:	4b01      	ldr	r3, [pc, #4]	; (800bcd0 <__errno+0x8>)
 800bcca:	6818      	ldr	r0, [r3, #0]
 800bccc:	4770      	bx	lr
 800bcce:	bf00      	nop
 800bcd0:	20000068 	.word	0x20000068

0800bcd4 <__libc_init_array>:
 800bcd4:	b570      	push	{r4, r5, r6, lr}
 800bcd6:	4d0d      	ldr	r5, [pc, #52]	; (800bd0c <__libc_init_array+0x38>)
 800bcd8:	4c0d      	ldr	r4, [pc, #52]	; (800bd10 <__libc_init_array+0x3c>)
 800bcda:	1b64      	subs	r4, r4, r5
 800bcdc:	10a4      	asrs	r4, r4, #2
 800bcde:	2600      	movs	r6, #0
 800bce0:	42a6      	cmp	r6, r4
 800bce2:	d109      	bne.n	800bcf8 <__libc_init_array+0x24>
 800bce4:	4d0b      	ldr	r5, [pc, #44]	; (800bd14 <__libc_init_array+0x40>)
 800bce6:	4c0c      	ldr	r4, [pc, #48]	; (800bd18 <__libc_init_array+0x44>)
 800bce8:	f003 fb52 	bl	800f390 <_init>
 800bcec:	1b64      	subs	r4, r4, r5
 800bcee:	10a4      	asrs	r4, r4, #2
 800bcf0:	2600      	movs	r6, #0
 800bcf2:	42a6      	cmp	r6, r4
 800bcf4:	d105      	bne.n	800bd02 <__libc_init_array+0x2e>
 800bcf6:	bd70      	pop	{r4, r5, r6, pc}
 800bcf8:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcfc:	4798      	blx	r3
 800bcfe:	3601      	adds	r6, #1
 800bd00:	e7ee      	b.n	800bce0 <__libc_init_array+0xc>
 800bd02:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd06:	4798      	blx	r3
 800bd08:	3601      	adds	r6, #1
 800bd0a:	e7f2      	b.n	800bcf2 <__libc_init_array+0x1e>
 800bd0c:	0800f9d8 	.word	0x0800f9d8
 800bd10:	0800f9d8 	.word	0x0800f9d8
 800bd14:	0800f9d8 	.word	0x0800f9d8
 800bd18:	0800f9dc 	.word	0x0800f9dc

0800bd1c <__retarget_lock_init_recursive>:
 800bd1c:	4770      	bx	lr

0800bd1e <__retarget_lock_acquire_recursive>:
 800bd1e:	4770      	bx	lr

0800bd20 <__retarget_lock_release_recursive>:
 800bd20:	4770      	bx	lr

0800bd22 <memcpy>:
 800bd22:	440a      	add	r2, r1
 800bd24:	4291      	cmp	r1, r2
 800bd26:	f100 33ff 	add.w	r3, r0, #4294967295
 800bd2a:	d100      	bne.n	800bd2e <memcpy+0xc>
 800bd2c:	4770      	bx	lr
 800bd2e:	b510      	push	{r4, lr}
 800bd30:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd34:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bd38:	4291      	cmp	r1, r2
 800bd3a:	d1f9      	bne.n	800bd30 <memcpy+0xe>
 800bd3c:	bd10      	pop	{r4, pc}
	...

0800bd40 <nanf>:
 800bd40:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800bd48 <nanf+0x8>
 800bd44:	4770      	bx	lr
 800bd46:	bf00      	nop
 800bd48:	7fc00000 	.word	0x7fc00000

0800bd4c <quorem>:
 800bd4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd50:	6903      	ldr	r3, [r0, #16]
 800bd52:	690c      	ldr	r4, [r1, #16]
 800bd54:	42a3      	cmp	r3, r4
 800bd56:	4607      	mov	r7, r0
 800bd58:	db7e      	blt.n	800be58 <quorem+0x10c>
 800bd5a:	3c01      	subs	r4, #1
 800bd5c:	f101 0814 	add.w	r8, r1, #20
 800bd60:	f100 0514 	add.w	r5, r0, #20
 800bd64:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bd68:	9301      	str	r3, [sp, #4]
 800bd6a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bd6e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bd72:	3301      	adds	r3, #1
 800bd74:	429a      	cmp	r2, r3
 800bd76:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bd7a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bd7e:	fbb2 f6f3 	udiv	r6, r2, r3
 800bd82:	d331      	bcc.n	800bde8 <quorem+0x9c>
 800bd84:	f04f 0e00 	mov.w	lr, #0
 800bd88:	4640      	mov	r0, r8
 800bd8a:	46ac      	mov	ip, r5
 800bd8c:	46f2      	mov	sl, lr
 800bd8e:	f850 2b04 	ldr.w	r2, [r0], #4
 800bd92:	b293      	uxth	r3, r2
 800bd94:	fb06 e303 	mla	r3, r6, r3, lr
 800bd98:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bd9c:	0c1a      	lsrs	r2, r3, #16
 800bd9e:	b29b      	uxth	r3, r3
 800bda0:	ebaa 0303 	sub.w	r3, sl, r3
 800bda4:	f8dc a000 	ldr.w	sl, [ip]
 800bda8:	fa13 f38a 	uxtah	r3, r3, sl
 800bdac:	fb06 220e 	mla	r2, r6, lr, r2
 800bdb0:	9300      	str	r3, [sp, #0]
 800bdb2:	9b00      	ldr	r3, [sp, #0]
 800bdb4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bdb8:	b292      	uxth	r2, r2
 800bdba:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800bdbe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bdc2:	f8bd 3000 	ldrh.w	r3, [sp]
 800bdc6:	4581      	cmp	r9, r0
 800bdc8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bdcc:	f84c 3b04 	str.w	r3, [ip], #4
 800bdd0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bdd4:	d2db      	bcs.n	800bd8e <quorem+0x42>
 800bdd6:	f855 300b 	ldr.w	r3, [r5, fp]
 800bdda:	b92b      	cbnz	r3, 800bde8 <quorem+0x9c>
 800bddc:	9b01      	ldr	r3, [sp, #4]
 800bdde:	3b04      	subs	r3, #4
 800bde0:	429d      	cmp	r5, r3
 800bde2:	461a      	mov	r2, r3
 800bde4:	d32c      	bcc.n	800be40 <quorem+0xf4>
 800bde6:	613c      	str	r4, [r7, #16]
 800bde8:	4638      	mov	r0, r7
 800bdea:	f001 f9f1 	bl	800d1d0 <__mcmp>
 800bdee:	2800      	cmp	r0, #0
 800bdf0:	db22      	blt.n	800be38 <quorem+0xec>
 800bdf2:	3601      	adds	r6, #1
 800bdf4:	4629      	mov	r1, r5
 800bdf6:	2000      	movs	r0, #0
 800bdf8:	f858 2b04 	ldr.w	r2, [r8], #4
 800bdfc:	f8d1 c000 	ldr.w	ip, [r1]
 800be00:	b293      	uxth	r3, r2
 800be02:	1ac3      	subs	r3, r0, r3
 800be04:	0c12      	lsrs	r2, r2, #16
 800be06:	fa13 f38c 	uxtah	r3, r3, ip
 800be0a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800be0e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800be12:	b29b      	uxth	r3, r3
 800be14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800be18:	45c1      	cmp	r9, r8
 800be1a:	f841 3b04 	str.w	r3, [r1], #4
 800be1e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800be22:	d2e9      	bcs.n	800bdf8 <quorem+0xac>
 800be24:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800be28:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800be2c:	b922      	cbnz	r2, 800be38 <quorem+0xec>
 800be2e:	3b04      	subs	r3, #4
 800be30:	429d      	cmp	r5, r3
 800be32:	461a      	mov	r2, r3
 800be34:	d30a      	bcc.n	800be4c <quorem+0x100>
 800be36:	613c      	str	r4, [r7, #16]
 800be38:	4630      	mov	r0, r6
 800be3a:	b003      	add	sp, #12
 800be3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be40:	6812      	ldr	r2, [r2, #0]
 800be42:	3b04      	subs	r3, #4
 800be44:	2a00      	cmp	r2, #0
 800be46:	d1ce      	bne.n	800bde6 <quorem+0x9a>
 800be48:	3c01      	subs	r4, #1
 800be4a:	e7c9      	b.n	800bde0 <quorem+0x94>
 800be4c:	6812      	ldr	r2, [r2, #0]
 800be4e:	3b04      	subs	r3, #4
 800be50:	2a00      	cmp	r2, #0
 800be52:	d1f0      	bne.n	800be36 <quorem+0xea>
 800be54:	3c01      	subs	r4, #1
 800be56:	e7eb      	b.n	800be30 <quorem+0xe4>
 800be58:	2000      	movs	r0, #0
 800be5a:	e7ee      	b.n	800be3a <quorem+0xee>
 800be5c:	0000      	movs	r0, r0
	...

0800be60 <_dtoa_r>:
 800be60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be64:	ed2d 8b04 	vpush	{d8-d9}
 800be68:	69c5      	ldr	r5, [r0, #28]
 800be6a:	b093      	sub	sp, #76	; 0x4c
 800be6c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800be70:	ec57 6b10 	vmov	r6, r7, d0
 800be74:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800be78:	9107      	str	r1, [sp, #28]
 800be7a:	4604      	mov	r4, r0
 800be7c:	920a      	str	r2, [sp, #40]	; 0x28
 800be7e:	930d      	str	r3, [sp, #52]	; 0x34
 800be80:	b975      	cbnz	r5, 800bea0 <_dtoa_r+0x40>
 800be82:	2010      	movs	r0, #16
 800be84:	f000 fe2a 	bl	800cadc <malloc>
 800be88:	4602      	mov	r2, r0
 800be8a:	61e0      	str	r0, [r4, #28]
 800be8c:	b920      	cbnz	r0, 800be98 <_dtoa_r+0x38>
 800be8e:	4bae      	ldr	r3, [pc, #696]	; (800c148 <_dtoa_r+0x2e8>)
 800be90:	21ef      	movs	r1, #239	; 0xef
 800be92:	48ae      	ldr	r0, [pc, #696]	; (800c14c <_dtoa_r+0x2ec>)
 800be94:	f002 fbe0 	bl	800e658 <__assert_func>
 800be98:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800be9c:	6005      	str	r5, [r0, #0]
 800be9e:	60c5      	str	r5, [r0, #12]
 800bea0:	69e3      	ldr	r3, [r4, #28]
 800bea2:	6819      	ldr	r1, [r3, #0]
 800bea4:	b151      	cbz	r1, 800bebc <_dtoa_r+0x5c>
 800bea6:	685a      	ldr	r2, [r3, #4]
 800bea8:	604a      	str	r2, [r1, #4]
 800beaa:	2301      	movs	r3, #1
 800beac:	4093      	lsls	r3, r2
 800beae:	608b      	str	r3, [r1, #8]
 800beb0:	4620      	mov	r0, r4
 800beb2:	f000 ff07 	bl	800ccc4 <_Bfree>
 800beb6:	69e3      	ldr	r3, [r4, #28]
 800beb8:	2200      	movs	r2, #0
 800beba:	601a      	str	r2, [r3, #0]
 800bebc:	1e3b      	subs	r3, r7, #0
 800bebe:	bfbb      	ittet	lt
 800bec0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800bec4:	9303      	strlt	r3, [sp, #12]
 800bec6:	2300      	movge	r3, #0
 800bec8:	2201      	movlt	r2, #1
 800beca:	bfac      	ite	ge
 800becc:	f8c8 3000 	strge.w	r3, [r8]
 800bed0:	f8c8 2000 	strlt.w	r2, [r8]
 800bed4:	4b9e      	ldr	r3, [pc, #632]	; (800c150 <_dtoa_r+0x2f0>)
 800bed6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800beda:	ea33 0308 	bics.w	r3, r3, r8
 800bede:	d11b      	bne.n	800bf18 <_dtoa_r+0xb8>
 800bee0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bee2:	f242 730f 	movw	r3, #9999	; 0x270f
 800bee6:	6013      	str	r3, [r2, #0]
 800bee8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800beec:	4333      	orrs	r3, r6
 800beee:	f000 8593 	beq.w	800ca18 <_dtoa_r+0xbb8>
 800bef2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bef4:	b963      	cbnz	r3, 800bf10 <_dtoa_r+0xb0>
 800bef6:	4b97      	ldr	r3, [pc, #604]	; (800c154 <_dtoa_r+0x2f4>)
 800bef8:	e027      	b.n	800bf4a <_dtoa_r+0xea>
 800befa:	4b97      	ldr	r3, [pc, #604]	; (800c158 <_dtoa_r+0x2f8>)
 800befc:	9300      	str	r3, [sp, #0]
 800befe:	3308      	adds	r3, #8
 800bf00:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bf02:	6013      	str	r3, [r2, #0]
 800bf04:	9800      	ldr	r0, [sp, #0]
 800bf06:	b013      	add	sp, #76	; 0x4c
 800bf08:	ecbd 8b04 	vpop	{d8-d9}
 800bf0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf10:	4b90      	ldr	r3, [pc, #576]	; (800c154 <_dtoa_r+0x2f4>)
 800bf12:	9300      	str	r3, [sp, #0]
 800bf14:	3303      	adds	r3, #3
 800bf16:	e7f3      	b.n	800bf00 <_dtoa_r+0xa0>
 800bf18:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bf1c:	2200      	movs	r2, #0
 800bf1e:	ec51 0b17 	vmov	r0, r1, d7
 800bf22:	eeb0 8a47 	vmov.f32	s16, s14
 800bf26:	eef0 8a67 	vmov.f32	s17, s15
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	f7f4 fdcc 	bl	8000ac8 <__aeabi_dcmpeq>
 800bf30:	4681      	mov	r9, r0
 800bf32:	b160      	cbz	r0, 800bf4e <_dtoa_r+0xee>
 800bf34:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bf36:	2301      	movs	r3, #1
 800bf38:	6013      	str	r3, [r2, #0]
 800bf3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	f000 8568 	beq.w	800ca12 <_dtoa_r+0xbb2>
 800bf42:	4b86      	ldr	r3, [pc, #536]	; (800c15c <_dtoa_r+0x2fc>)
 800bf44:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bf46:	6013      	str	r3, [r2, #0]
 800bf48:	3b01      	subs	r3, #1
 800bf4a:	9300      	str	r3, [sp, #0]
 800bf4c:	e7da      	b.n	800bf04 <_dtoa_r+0xa4>
 800bf4e:	aa10      	add	r2, sp, #64	; 0x40
 800bf50:	a911      	add	r1, sp, #68	; 0x44
 800bf52:	4620      	mov	r0, r4
 800bf54:	eeb0 0a48 	vmov.f32	s0, s16
 800bf58:	eef0 0a68 	vmov.f32	s1, s17
 800bf5c:	f001 fa4e 	bl	800d3fc <__d2b>
 800bf60:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800bf64:	4682      	mov	sl, r0
 800bf66:	2d00      	cmp	r5, #0
 800bf68:	d07f      	beq.n	800c06a <_dtoa_r+0x20a>
 800bf6a:	ee18 3a90 	vmov	r3, s17
 800bf6e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bf72:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800bf76:	ec51 0b18 	vmov	r0, r1, d8
 800bf7a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800bf7e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bf82:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800bf86:	4619      	mov	r1, r3
 800bf88:	2200      	movs	r2, #0
 800bf8a:	4b75      	ldr	r3, [pc, #468]	; (800c160 <_dtoa_r+0x300>)
 800bf8c:	f7f4 f97c 	bl	8000288 <__aeabi_dsub>
 800bf90:	a367      	add	r3, pc, #412	; (adr r3, 800c130 <_dtoa_r+0x2d0>)
 800bf92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf96:	f7f4 fb2f 	bl	80005f8 <__aeabi_dmul>
 800bf9a:	a367      	add	r3, pc, #412	; (adr r3, 800c138 <_dtoa_r+0x2d8>)
 800bf9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfa0:	f7f4 f974 	bl	800028c <__adddf3>
 800bfa4:	4606      	mov	r6, r0
 800bfa6:	4628      	mov	r0, r5
 800bfa8:	460f      	mov	r7, r1
 800bfaa:	f7f4 fabb 	bl	8000524 <__aeabi_i2d>
 800bfae:	a364      	add	r3, pc, #400	; (adr r3, 800c140 <_dtoa_r+0x2e0>)
 800bfb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfb4:	f7f4 fb20 	bl	80005f8 <__aeabi_dmul>
 800bfb8:	4602      	mov	r2, r0
 800bfba:	460b      	mov	r3, r1
 800bfbc:	4630      	mov	r0, r6
 800bfbe:	4639      	mov	r1, r7
 800bfc0:	f7f4 f964 	bl	800028c <__adddf3>
 800bfc4:	4606      	mov	r6, r0
 800bfc6:	460f      	mov	r7, r1
 800bfc8:	f7f4 fdc6 	bl	8000b58 <__aeabi_d2iz>
 800bfcc:	2200      	movs	r2, #0
 800bfce:	4683      	mov	fp, r0
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	4630      	mov	r0, r6
 800bfd4:	4639      	mov	r1, r7
 800bfd6:	f7f4 fd81 	bl	8000adc <__aeabi_dcmplt>
 800bfda:	b148      	cbz	r0, 800bff0 <_dtoa_r+0x190>
 800bfdc:	4658      	mov	r0, fp
 800bfde:	f7f4 faa1 	bl	8000524 <__aeabi_i2d>
 800bfe2:	4632      	mov	r2, r6
 800bfe4:	463b      	mov	r3, r7
 800bfe6:	f7f4 fd6f 	bl	8000ac8 <__aeabi_dcmpeq>
 800bfea:	b908      	cbnz	r0, 800bff0 <_dtoa_r+0x190>
 800bfec:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bff0:	f1bb 0f16 	cmp.w	fp, #22
 800bff4:	d857      	bhi.n	800c0a6 <_dtoa_r+0x246>
 800bff6:	4b5b      	ldr	r3, [pc, #364]	; (800c164 <_dtoa_r+0x304>)
 800bff8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c000:	ec51 0b18 	vmov	r0, r1, d8
 800c004:	f7f4 fd6a 	bl	8000adc <__aeabi_dcmplt>
 800c008:	2800      	cmp	r0, #0
 800c00a:	d04e      	beq.n	800c0aa <_dtoa_r+0x24a>
 800c00c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c010:	2300      	movs	r3, #0
 800c012:	930c      	str	r3, [sp, #48]	; 0x30
 800c014:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c016:	1b5b      	subs	r3, r3, r5
 800c018:	1e5a      	subs	r2, r3, #1
 800c01a:	bf45      	ittet	mi
 800c01c:	f1c3 0301 	rsbmi	r3, r3, #1
 800c020:	9305      	strmi	r3, [sp, #20]
 800c022:	2300      	movpl	r3, #0
 800c024:	2300      	movmi	r3, #0
 800c026:	9206      	str	r2, [sp, #24]
 800c028:	bf54      	ite	pl
 800c02a:	9305      	strpl	r3, [sp, #20]
 800c02c:	9306      	strmi	r3, [sp, #24]
 800c02e:	f1bb 0f00 	cmp.w	fp, #0
 800c032:	db3c      	blt.n	800c0ae <_dtoa_r+0x24e>
 800c034:	9b06      	ldr	r3, [sp, #24]
 800c036:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800c03a:	445b      	add	r3, fp
 800c03c:	9306      	str	r3, [sp, #24]
 800c03e:	2300      	movs	r3, #0
 800c040:	9308      	str	r3, [sp, #32]
 800c042:	9b07      	ldr	r3, [sp, #28]
 800c044:	2b09      	cmp	r3, #9
 800c046:	d868      	bhi.n	800c11a <_dtoa_r+0x2ba>
 800c048:	2b05      	cmp	r3, #5
 800c04a:	bfc4      	itt	gt
 800c04c:	3b04      	subgt	r3, #4
 800c04e:	9307      	strgt	r3, [sp, #28]
 800c050:	9b07      	ldr	r3, [sp, #28]
 800c052:	f1a3 0302 	sub.w	r3, r3, #2
 800c056:	bfcc      	ite	gt
 800c058:	2500      	movgt	r5, #0
 800c05a:	2501      	movle	r5, #1
 800c05c:	2b03      	cmp	r3, #3
 800c05e:	f200 8085 	bhi.w	800c16c <_dtoa_r+0x30c>
 800c062:	e8df f003 	tbb	[pc, r3]
 800c066:	3b2e      	.short	0x3b2e
 800c068:	5839      	.short	0x5839
 800c06a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c06e:	441d      	add	r5, r3
 800c070:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c074:	2b20      	cmp	r3, #32
 800c076:	bfc1      	itttt	gt
 800c078:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c07c:	fa08 f803 	lslgt.w	r8, r8, r3
 800c080:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800c084:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c088:	bfd6      	itet	le
 800c08a:	f1c3 0320 	rsble	r3, r3, #32
 800c08e:	ea48 0003 	orrgt.w	r0, r8, r3
 800c092:	fa06 f003 	lslle.w	r0, r6, r3
 800c096:	f7f4 fa35 	bl	8000504 <__aeabi_ui2d>
 800c09a:	2201      	movs	r2, #1
 800c09c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c0a0:	3d01      	subs	r5, #1
 800c0a2:	920e      	str	r2, [sp, #56]	; 0x38
 800c0a4:	e76f      	b.n	800bf86 <_dtoa_r+0x126>
 800c0a6:	2301      	movs	r3, #1
 800c0a8:	e7b3      	b.n	800c012 <_dtoa_r+0x1b2>
 800c0aa:	900c      	str	r0, [sp, #48]	; 0x30
 800c0ac:	e7b2      	b.n	800c014 <_dtoa_r+0x1b4>
 800c0ae:	9b05      	ldr	r3, [sp, #20]
 800c0b0:	eba3 030b 	sub.w	r3, r3, fp
 800c0b4:	9305      	str	r3, [sp, #20]
 800c0b6:	f1cb 0300 	rsb	r3, fp, #0
 800c0ba:	9308      	str	r3, [sp, #32]
 800c0bc:	2300      	movs	r3, #0
 800c0be:	930b      	str	r3, [sp, #44]	; 0x2c
 800c0c0:	e7bf      	b.n	800c042 <_dtoa_r+0x1e2>
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	9309      	str	r3, [sp, #36]	; 0x24
 800c0c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	dc52      	bgt.n	800c172 <_dtoa_r+0x312>
 800c0cc:	2301      	movs	r3, #1
 800c0ce:	9301      	str	r3, [sp, #4]
 800c0d0:	9304      	str	r3, [sp, #16]
 800c0d2:	461a      	mov	r2, r3
 800c0d4:	920a      	str	r2, [sp, #40]	; 0x28
 800c0d6:	e00b      	b.n	800c0f0 <_dtoa_r+0x290>
 800c0d8:	2301      	movs	r3, #1
 800c0da:	e7f3      	b.n	800c0c4 <_dtoa_r+0x264>
 800c0dc:	2300      	movs	r3, #0
 800c0de:	9309      	str	r3, [sp, #36]	; 0x24
 800c0e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c0e2:	445b      	add	r3, fp
 800c0e4:	9301      	str	r3, [sp, #4]
 800c0e6:	3301      	adds	r3, #1
 800c0e8:	2b01      	cmp	r3, #1
 800c0ea:	9304      	str	r3, [sp, #16]
 800c0ec:	bfb8      	it	lt
 800c0ee:	2301      	movlt	r3, #1
 800c0f0:	69e0      	ldr	r0, [r4, #28]
 800c0f2:	2100      	movs	r1, #0
 800c0f4:	2204      	movs	r2, #4
 800c0f6:	f102 0614 	add.w	r6, r2, #20
 800c0fa:	429e      	cmp	r6, r3
 800c0fc:	d93d      	bls.n	800c17a <_dtoa_r+0x31a>
 800c0fe:	6041      	str	r1, [r0, #4]
 800c100:	4620      	mov	r0, r4
 800c102:	f000 fd9f 	bl	800cc44 <_Balloc>
 800c106:	9000      	str	r0, [sp, #0]
 800c108:	2800      	cmp	r0, #0
 800c10a:	d139      	bne.n	800c180 <_dtoa_r+0x320>
 800c10c:	4b16      	ldr	r3, [pc, #88]	; (800c168 <_dtoa_r+0x308>)
 800c10e:	4602      	mov	r2, r0
 800c110:	f240 11af 	movw	r1, #431	; 0x1af
 800c114:	e6bd      	b.n	800be92 <_dtoa_r+0x32>
 800c116:	2301      	movs	r3, #1
 800c118:	e7e1      	b.n	800c0de <_dtoa_r+0x27e>
 800c11a:	2501      	movs	r5, #1
 800c11c:	2300      	movs	r3, #0
 800c11e:	9307      	str	r3, [sp, #28]
 800c120:	9509      	str	r5, [sp, #36]	; 0x24
 800c122:	f04f 33ff 	mov.w	r3, #4294967295
 800c126:	9301      	str	r3, [sp, #4]
 800c128:	9304      	str	r3, [sp, #16]
 800c12a:	2200      	movs	r2, #0
 800c12c:	2312      	movs	r3, #18
 800c12e:	e7d1      	b.n	800c0d4 <_dtoa_r+0x274>
 800c130:	636f4361 	.word	0x636f4361
 800c134:	3fd287a7 	.word	0x3fd287a7
 800c138:	8b60c8b3 	.word	0x8b60c8b3
 800c13c:	3fc68a28 	.word	0x3fc68a28
 800c140:	509f79fb 	.word	0x509f79fb
 800c144:	3fd34413 	.word	0x3fd34413
 800c148:	0800f6eb 	.word	0x0800f6eb
 800c14c:	0800f702 	.word	0x0800f702
 800c150:	7ff00000 	.word	0x7ff00000
 800c154:	0800f6e7 	.word	0x0800f6e7
 800c158:	0800f6de 	.word	0x0800f6de
 800c15c:	0800f6b6 	.word	0x0800f6b6
 800c160:	3ff80000 	.word	0x3ff80000
 800c164:	0800f7f0 	.word	0x0800f7f0
 800c168:	0800f75a 	.word	0x0800f75a
 800c16c:	2301      	movs	r3, #1
 800c16e:	9309      	str	r3, [sp, #36]	; 0x24
 800c170:	e7d7      	b.n	800c122 <_dtoa_r+0x2c2>
 800c172:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c174:	9301      	str	r3, [sp, #4]
 800c176:	9304      	str	r3, [sp, #16]
 800c178:	e7ba      	b.n	800c0f0 <_dtoa_r+0x290>
 800c17a:	3101      	adds	r1, #1
 800c17c:	0052      	lsls	r2, r2, #1
 800c17e:	e7ba      	b.n	800c0f6 <_dtoa_r+0x296>
 800c180:	69e3      	ldr	r3, [r4, #28]
 800c182:	9a00      	ldr	r2, [sp, #0]
 800c184:	601a      	str	r2, [r3, #0]
 800c186:	9b04      	ldr	r3, [sp, #16]
 800c188:	2b0e      	cmp	r3, #14
 800c18a:	f200 80a8 	bhi.w	800c2de <_dtoa_r+0x47e>
 800c18e:	2d00      	cmp	r5, #0
 800c190:	f000 80a5 	beq.w	800c2de <_dtoa_r+0x47e>
 800c194:	f1bb 0f00 	cmp.w	fp, #0
 800c198:	dd38      	ble.n	800c20c <_dtoa_r+0x3ac>
 800c19a:	4bc0      	ldr	r3, [pc, #768]	; (800c49c <_dtoa_r+0x63c>)
 800c19c:	f00b 020f 	and.w	r2, fp, #15
 800c1a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c1a4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c1a8:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c1ac:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c1b0:	d019      	beq.n	800c1e6 <_dtoa_r+0x386>
 800c1b2:	4bbb      	ldr	r3, [pc, #748]	; (800c4a0 <_dtoa_r+0x640>)
 800c1b4:	ec51 0b18 	vmov	r0, r1, d8
 800c1b8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c1bc:	f7f4 fb46 	bl	800084c <__aeabi_ddiv>
 800c1c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c1c4:	f008 080f 	and.w	r8, r8, #15
 800c1c8:	2503      	movs	r5, #3
 800c1ca:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800c4a0 <_dtoa_r+0x640>
 800c1ce:	f1b8 0f00 	cmp.w	r8, #0
 800c1d2:	d10a      	bne.n	800c1ea <_dtoa_r+0x38a>
 800c1d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c1d8:	4632      	mov	r2, r6
 800c1da:	463b      	mov	r3, r7
 800c1dc:	f7f4 fb36 	bl	800084c <__aeabi_ddiv>
 800c1e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c1e4:	e02b      	b.n	800c23e <_dtoa_r+0x3de>
 800c1e6:	2502      	movs	r5, #2
 800c1e8:	e7ef      	b.n	800c1ca <_dtoa_r+0x36a>
 800c1ea:	f018 0f01 	tst.w	r8, #1
 800c1ee:	d008      	beq.n	800c202 <_dtoa_r+0x3a2>
 800c1f0:	4630      	mov	r0, r6
 800c1f2:	4639      	mov	r1, r7
 800c1f4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c1f8:	f7f4 f9fe 	bl	80005f8 <__aeabi_dmul>
 800c1fc:	3501      	adds	r5, #1
 800c1fe:	4606      	mov	r6, r0
 800c200:	460f      	mov	r7, r1
 800c202:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c206:	f109 0908 	add.w	r9, r9, #8
 800c20a:	e7e0      	b.n	800c1ce <_dtoa_r+0x36e>
 800c20c:	f000 809f 	beq.w	800c34e <_dtoa_r+0x4ee>
 800c210:	f1cb 0600 	rsb	r6, fp, #0
 800c214:	4ba1      	ldr	r3, [pc, #644]	; (800c49c <_dtoa_r+0x63c>)
 800c216:	4fa2      	ldr	r7, [pc, #648]	; (800c4a0 <_dtoa_r+0x640>)
 800c218:	f006 020f 	and.w	r2, r6, #15
 800c21c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c220:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c224:	ec51 0b18 	vmov	r0, r1, d8
 800c228:	f7f4 f9e6 	bl	80005f8 <__aeabi_dmul>
 800c22c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c230:	1136      	asrs	r6, r6, #4
 800c232:	2300      	movs	r3, #0
 800c234:	2502      	movs	r5, #2
 800c236:	2e00      	cmp	r6, #0
 800c238:	d17e      	bne.n	800c338 <_dtoa_r+0x4d8>
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d1d0      	bne.n	800c1e0 <_dtoa_r+0x380>
 800c23e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c240:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c244:	2b00      	cmp	r3, #0
 800c246:	f000 8084 	beq.w	800c352 <_dtoa_r+0x4f2>
 800c24a:	4b96      	ldr	r3, [pc, #600]	; (800c4a4 <_dtoa_r+0x644>)
 800c24c:	2200      	movs	r2, #0
 800c24e:	4640      	mov	r0, r8
 800c250:	4649      	mov	r1, r9
 800c252:	f7f4 fc43 	bl	8000adc <__aeabi_dcmplt>
 800c256:	2800      	cmp	r0, #0
 800c258:	d07b      	beq.n	800c352 <_dtoa_r+0x4f2>
 800c25a:	9b04      	ldr	r3, [sp, #16]
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d078      	beq.n	800c352 <_dtoa_r+0x4f2>
 800c260:	9b01      	ldr	r3, [sp, #4]
 800c262:	2b00      	cmp	r3, #0
 800c264:	dd39      	ble.n	800c2da <_dtoa_r+0x47a>
 800c266:	4b90      	ldr	r3, [pc, #576]	; (800c4a8 <_dtoa_r+0x648>)
 800c268:	2200      	movs	r2, #0
 800c26a:	4640      	mov	r0, r8
 800c26c:	4649      	mov	r1, r9
 800c26e:	f7f4 f9c3 	bl	80005f8 <__aeabi_dmul>
 800c272:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c276:	9e01      	ldr	r6, [sp, #4]
 800c278:	f10b 37ff 	add.w	r7, fp, #4294967295
 800c27c:	3501      	adds	r5, #1
 800c27e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c282:	4628      	mov	r0, r5
 800c284:	f7f4 f94e 	bl	8000524 <__aeabi_i2d>
 800c288:	4642      	mov	r2, r8
 800c28a:	464b      	mov	r3, r9
 800c28c:	f7f4 f9b4 	bl	80005f8 <__aeabi_dmul>
 800c290:	4b86      	ldr	r3, [pc, #536]	; (800c4ac <_dtoa_r+0x64c>)
 800c292:	2200      	movs	r2, #0
 800c294:	f7f3 fffa 	bl	800028c <__adddf3>
 800c298:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c29c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c2a0:	9303      	str	r3, [sp, #12]
 800c2a2:	2e00      	cmp	r6, #0
 800c2a4:	d158      	bne.n	800c358 <_dtoa_r+0x4f8>
 800c2a6:	4b82      	ldr	r3, [pc, #520]	; (800c4b0 <_dtoa_r+0x650>)
 800c2a8:	2200      	movs	r2, #0
 800c2aa:	4640      	mov	r0, r8
 800c2ac:	4649      	mov	r1, r9
 800c2ae:	f7f3 ffeb 	bl	8000288 <__aeabi_dsub>
 800c2b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c2b6:	4680      	mov	r8, r0
 800c2b8:	4689      	mov	r9, r1
 800c2ba:	f7f4 fc2d 	bl	8000b18 <__aeabi_dcmpgt>
 800c2be:	2800      	cmp	r0, #0
 800c2c0:	f040 8296 	bne.w	800c7f0 <_dtoa_r+0x990>
 800c2c4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c2c8:	4640      	mov	r0, r8
 800c2ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c2ce:	4649      	mov	r1, r9
 800c2d0:	f7f4 fc04 	bl	8000adc <__aeabi_dcmplt>
 800c2d4:	2800      	cmp	r0, #0
 800c2d6:	f040 8289 	bne.w	800c7ec <_dtoa_r+0x98c>
 800c2da:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c2de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	f2c0 814e 	blt.w	800c582 <_dtoa_r+0x722>
 800c2e6:	f1bb 0f0e 	cmp.w	fp, #14
 800c2ea:	f300 814a 	bgt.w	800c582 <_dtoa_r+0x722>
 800c2ee:	4b6b      	ldr	r3, [pc, #428]	; (800c49c <_dtoa_r+0x63c>)
 800c2f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c2f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c2f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	f280 80dc 	bge.w	800c4b8 <_dtoa_r+0x658>
 800c300:	9b04      	ldr	r3, [sp, #16]
 800c302:	2b00      	cmp	r3, #0
 800c304:	f300 80d8 	bgt.w	800c4b8 <_dtoa_r+0x658>
 800c308:	f040 826f 	bne.w	800c7ea <_dtoa_r+0x98a>
 800c30c:	4b68      	ldr	r3, [pc, #416]	; (800c4b0 <_dtoa_r+0x650>)
 800c30e:	2200      	movs	r2, #0
 800c310:	4640      	mov	r0, r8
 800c312:	4649      	mov	r1, r9
 800c314:	f7f4 f970 	bl	80005f8 <__aeabi_dmul>
 800c318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c31c:	f7f4 fbf2 	bl	8000b04 <__aeabi_dcmpge>
 800c320:	9e04      	ldr	r6, [sp, #16]
 800c322:	4637      	mov	r7, r6
 800c324:	2800      	cmp	r0, #0
 800c326:	f040 8245 	bne.w	800c7b4 <_dtoa_r+0x954>
 800c32a:	9d00      	ldr	r5, [sp, #0]
 800c32c:	2331      	movs	r3, #49	; 0x31
 800c32e:	f805 3b01 	strb.w	r3, [r5], #1
 800c332:	f10b 0b01 	add.w	fp, fp, #1
 800c336:	e241      	b.n	800c7bc <_dtoa_r+0x95c>
 800c338:	07f2      	lsls	r2, r6, #31
 800c33a:	d505      	bpl.n	800c348 <_dtoa_r+0x4e8>
 800c33c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c340:	f7f4 f95a 	bl	80005f8 <__aeabi_dmul>
 800c344:	3501      	adds	r5, #1
 800c346:	2301      	movs	r3, #1
 800c348:	1076      	asrs	r6, r6, #1
 800c34a:	3708      	adds	r7, #8
 800c34c:	e773      	b.n	800c236 <_dtoa_r+0x3d6>
 800c34e:	2502      	movs	r5, #2
 800c350:	e775      	b.n	800c23e <_dtoa_r+0x3de>
 800c352:	9e04      	ldr	r6, [sp, #16]
 800c354:	465f      	mov	r7, fp
 800c356:	e792      	b.n	800c27e <_dtoa_r+0x41e>
 800c358:	9900      	ldr	r1, [sp, #0]
 800c35a:	4b50      	ldr	r3, [pc, #320]	; (800c49c <_dtoa_r+0x63c>)
 800c35c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c360:	4431      	add	r1, r6
 800c362:	9102      	str	r1, [sp, #8]
 800c364:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c366:	eeb0 9a47 	vmov.f32	s18, s14
 800c36a:	eef0 9a67 	vmov.f32	s19, s15
 800c36e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c372:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c376:	2900      	cmp	r1, #0
 800c378:	d044      	beq.n	800c404 <_dtoa_r+0x5a4>
 800c37a:	494e      	ldr	r1, [pc, #312]	; (800c4b4 <_dtoa_r+0x654>)
 800c37c:	2000      	movs	r0, #0
 800c37e:	f7f4 fa65 	bl	800084c <__aeabi_ddiv>
 800c382:	ec53 2b19 	vmov	r2, r3, d9
 800c386:	f7f3 ff7f 	bl	8000288 <__aeabi_dsub>
 800c38a:	9d00      	ldr	r5, [sp, #0]
 800c38c:	ec41 0b19 	vmov	d9, r0, r1
 800c390:	4649      	mov	r1, r9
 800c392:	4640      	mov	r0, r8
 800c394:	f7f4 fbe0 	bl	8000b58 <__aeabi_d2iz>
 800c398:	4606      	mov	r6, r0
 800c39a:	f7f4 f8c3 	bl	8000524 <__aeabi_i2d>
 800c39e:	4602      	mov	r2, r0
 800c3a0:	460b      	mov	r3, r1
 800c3a2:	4640      	mov	r0, r8
 800c3a4:	4649      	mov	r1, r9
 800c3a6:	f7f3 ff6f 	bl	8000288 <__aeabi_dsub>
 800c3aa:	3630      	adds	r6, #48	; 0x30
 800c3ac:	f805 6b01 	strb.w	r6, [r5], #1
 800c3b0:	ec53 2b19 	vmov	r2, r3, d9
 800c3b4:	4680      	mov	r8, r0
 800c3b6:	4689      	mov	r9, r1
 800c3b8:	f7f4 fb90 	bl	8000adc <__aeabi_dcmplt>
 800c3bc:	2800      	cmp	r0, #0
 800c3be:	d164      	bne.n	800c48a <_dtoa_r+0x62a>
 800c3c0:	4642      	mov	r2, r8
 800c3c2:	464b      	mov	r3, r9
 800c3c4:	4937      	ldr	r1, [pc, #220]	; (800c4a4 <_dtoa_r+0x644>)
 800c3c6:	2000      	movs	r0, #0
 800c3c8:	f7f3 ff5e 	bl	8000288 <__aeabi_dsub>
 800c3cc:	ec53 2b19 	vmov	r2, r3, d9
 800c3d0:	f7f4 fb84 	bl	8000adc <__aeabi_dcmplt>
 800c3d4:	2800      	cmp	r0, #0
 800c3d6:	f040 80b6 	bne.w	800c546 <_dtoa_r+0x6e6>
 800c3da:	9b02      	ldr	r3, [sp, #8]
 800c3dc:	429d      	cmp	r5, r3
 800c3de:	f43f af7c 	beq.w	800c2da <_dtoa_r+0x47a>
 800c3e2:	4b31      	ldr	r3, [pc, #196]	; (800c4a8 <_dtoa_r+0x648>)
 800c3e4:	ec51 0b19 	vmov	r0, r1, d9
 800c3e8:	2200      	movs	r2, #0
 800c3ea:	f7f4 f905 	bl	80005f8 <__aeabi_dmul>
 800c3ee:	4b2e      	ldr	r3, [pc, #184]	; (800c4a8 <_dtoa_r+0x648>)
 800c3f0:	ec41 0b19 	vmov	d9, r0, r1
 800c3f4:	2200      	movs	r2, #0
 800c3f6:	4640      	mov	r0, r8
 800c3f8:	4649      	mov	r1, r9
 800c3fa:	f7f4 f8fd 	bl	80005f8 <__aeabi_dmul>
 800c3fe:	4680      	mov	r8, r0
 800c400:	4689      	mov	r9, r1
 800c402:	e7c5      	b.n	800c390 <_dtoa_r+0x530>
 800c404:	ec51 0b17 	vmov	r0, r1, d7
 800c408:	f7f4 f8f6 	bl	80005f8 <__aeabi_dmul>
 800c40c:	9b02      	ldr	r3, [sp, #8]
 800c40e:	9d00      	ldr	r5, [sp, #0]
 800c410:	930f      	str	r3, [sp, #60]	; 0x3c
 800c412:	ec41 0b19 	vmov	d9, r0, r1
 800c416:	4649      	mov	r1, r9
 800c418:	4640      	mov	r0, r8
 800c41a:	f7f4 fb9d 	bl	8000b58 <__aeabi_d2iz>
 800c41e:	4606      	mov	r6, r0
 800c420:	f7f4 f880 	bl	8000524 <__aeabi_i2d>
 800c424:	3630      	adds	r6, #48	; 0x30
 800c426:	4602      	mov	r2, r0
 800c428:	460b      	mov	r3, r1
 800c42a:	4640      	mov	r0, r8
 800c42c:	4649      	mov	r1, r9
 800c42e:	f7f3 ff2b 	bl	8000288 <__aeabi_dsub>
 800c432:	f805 6b01 	strb.w	r6, [r5], #1
 800c436:	9b02      	ldr	r3, [sp, #8]
 800c438:	429d      	cmp	r5, r3
 800c43a:	4680      	mov	r8, r0
 800c43c:	4689      	mov	r9, r1
 800c43e:	f04f 0200 	mov.w	r2, #0
 800c442:	d124      	bne.n	800c48e <_dtoa_r+0x62e>
 800c444:	4b1b      	ldr	r3, [pc, #108]	; (800c4b4 <_dtoa_r+0x654>)
 800c446:	ec51 0b19 	vmov	r0, r1, d9
 800c44a:	f7f3 ff1f 	bl	800028c <__adddf3>
 800c44e:	4602      	mov	r2, r0
 800c450:	460b      	mov	r3, r1
 800c452:	4640      	mov	r0, r8
 800c454:	4649      	mov	r1, r9
 800c456:	f7f4 fb5f 	bl	8000b18 <__aeabi_dcmpgt>
 800c45a:	2800      	cmp	r0, #0
 800c45c:	d173      	bne.n	800c546 <_dtoa_r+0x6e6>
 800c45e:	ec53 2b19 	vmov	r2, r3, d9
 800c462:	4914      	ldr	r1, [pc, #80]	; (800c4b4 <_dtoa_r+0x654>)
 800c464:	2000      	movs	r0, #0
 800c466:	f7f3 ff0f 	bl	8000288 <__aeabi_dsub>
 800c46a:	4602      	mov	r2, r0
 800c46c:	460b      	mov	r3, r1
 800c46e:	4640      	mov	r0, r8
 800c470:	4649      	mov	r1, r9
 800c472:	f7f4 fb33 	bl	8000adc <__aeabi_dcmplt>
 800c476:	2800      	cmp	r0, #0
 800c478:	f43f af2f 	beq.w	800c2da <_dtoa_r+0x47a>
 800c47c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c47e:	1e6b      	subs	r3, r5, #1
 800c480:	930f      	str	r3, [sp, #60]	; 0x3c
 800c482:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c486:	2b30      	cmp	r3, #48	; 0x30
 800c488:	d0f8      	beq.n	800c47c <_dtoa_r+0x61c>
 800c48a:	46bb      	mov	fp, r7
 800c48c:	e04a      	b.n	800c524 <_dtoa_r+0x6c4>
 800c48e:	4b06      	ldr	r3, [pc, #24]	; (800c4a8 <_dtoa_r+0x648>)
 800c490:	f7f4 f8b2 	bl	80005f8 <__aeabi_dmul>
 800c494:	4680      	mov	r8, r0
 800c496:	4689      	mov	r9, r1
 800c498:	e7bd      	b.n	800c416 <_dtoa_r+0x5b6>
 800c49a:	bf00      	nop
 800c49c:	0800f7f0 	.word	0x0800f7f0
 800c4a0:	0800f7c8 	.word	0x0800f7c8
 800c4a4:	3ff00000 	.word	0x3ff00000
 800c4a8:	40240000 	.word	0x40240000
 800c4ac:	401c0000 	.word	0x401c0000
 800c4b0:	40140000 	.word	0x40140000
 800c4b4:	3fe00000 	.word	0x3fe00000
 800c4b8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c4bc:	9d00      	ldr	r5, [sp, #0]
 800c4be:	4642      	mov	r2, r8
 800c4c0:	464b      	mov	r3, r9
 800c4c2:	4630      	mov	r0, r6
 800c4c4:	4639      	mov	r1, r7
 800c4c6:	f7f4 f9c1 	bl	800084c <__aeabi_ddiv>
 800c4ca:	f7f4 fb45 	bl	8000b58 <__aeabi_d2iz>
 800c4ce:	9001      	str	r0, [sp, #4]
 800c4d0:	f7f4 f828 	bl	8000524 <__aeabi_i2d>
 800c4d4:	4642      	mov	r2, r8
 800c4d6:	464b      	mov	r3, r9
 800c4d8:	f7f4 f88e 	bl	80005f8 <__aeabi_dmul>
 800c4dc:	4602      	mov	r2, r0
 800c4de:	460b      	mov	r3, r1
 800c4e0:	4630      	mov	r0, r6
 800c4e2:	4639      	mov	r1, r7
 800c4e4:	f7f3 fed0 	bl	8000288 <__aeabi_dsub>
 800c4e8:	9e01      	ldr	r6, [sp, #4]
 800c4ea:	9f04      	ldr	r7, [sp, #16]
 800c4ec:	3630      	adds	r6, #48	; 0x30
 800c4ee:	f805 6b01 	strb.w	r6, [r5], #1
 800c4f2:	9e00      	ldr	r6, [sp, #0]
 800c4f4:	1bae      	subs	r6, r5, r6
 800c4f6:	42b7      	cmp	r7, r6
 800c4f8:	4602      	mov	r2, r0
 800c4fa:	460b      	mov	r3, r1
 800c4fc:	d134      	bne.n	800c568 <_dtoa_r+0x708>
 800c4fe:	f7f3 fec5 	bl	800028c <__adddf3>
 800c502:	4642      	mov	r2, r8
 800c504:	464b      	mov	r3, r9
 800c506:	4606      	mov	r6, r0
 800c508:	460f      	mov	r7, r1
 800c50a:	f7f4 fb05 	bl	8000b18 <__aeabi_dcmpgt>
 800c50e:	b9c8      	cbnz	r0, 800c544 <_dtoa_r+0x6e4>
 800c510:	4642      	mov	r2, r8
 800c512:	464b      	mov	r3, r9
 800c514:	4630      	mov	r0, r6
 800c516:	4639      	mov	r1, r7
 800c518:	f7f4 fad6 	bl	8000ac8 <__aeabi_dcmpeq>
 800c51c:	b110      	cbz	r0, 800c524 <_dtoa_r+0x6c4>
 800c51e:	9b01      	ldr	r3, [sp, #4]
 800c520:	07db      	lsls	r3, r3, #31
 800c522:	d40f      	bmi.n	800c544 <_dtoa_r+0x6e4>
 800c524:	4651      	mov	r1, sl
 800c526:	4620      	mov	r0, r4
 800c528:	f000 fbcc 	bl	800ccc4 <_Bfree>
 800c52c:	2300      	movs	r3, #0
 800c52e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c530:	702b      	strb	r3, [r5, #0]
 800c532:	f10b 0301 	add.w	r3, fp, #1
 800c536:	6013      	str	r3, [r2, #0]
 800c538:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	f43f ace2 	beq.w	800bf04 <_dtoa_r+0xa4>
 800c540:	601d      	str	r5, [r3, #0]
 800c542:	e4df      	b.n	800bf04 <_dtoa_r+0xa4>
 800c544:	465f      	mov	r7, fp
 800c546:	462b      	mov	r3, r5
 800c548:	461d      	mov	r5, r3
 800c54a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c54e:	2a39      	cmp	r2, #57	; 0x39
 800c550:	d106      	bne.n	800c560 <_dtoa_r+0x700>
 800c552:	9a00      	ldr	r2, [sp, #0]
 800c554:	429a      	cmp	r2, r3
 800c556:	d1f7      	bne.n	800c548 <_dtoa_r+0x6e8>
 800c558:	9900      	ldr	r1, [sp, #0]
 800c55a:	2230      	movs	r2, #48	; 0x30
 800c55c:	3701      	adds	r7, #1
 800c55e:	700a      	strb	r2, [r1, #0]
 800c560:	781a      	ldrb	r2, [r3, #0]
 800c562:	3201      	adds	r2, #1
 800c564:	701a      	strb	r2, [r3, #0]
 800c566:	e790      	b.n	800c48a <_dtoa_r+0x62a>
 800c568:	4ba3      	ldr	r3, [pc, #652]	; (800c7f8 <_dtoa_r+0x998>)
 800c56a:	2200      	movs	r2, #0
 800c56c:	f7f4 f844 	bl	80005f8 <__aeabi_dmul>
 800c570:	2200      	movs	r2, #0
 800c572:	2300      	movs	r3, #0
 800c574:	4606      	mov	r6, r0
 800c576:	460f      	mov	r7, r1
 800c578:	f7f4 faa6 	bl	8000ac8 <__aeabi_dcmpeq>
 800c57c:	2800      	cmp	r0, #0
 800c57e:	d09e      	beq.n	800c4be <_dtoa_r+0x65e>
 800c580:	e7d0      	b.n	800c524 <_dtoa_r+0x6c4>
 800c582:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c584:	2a00      	cmp	r2, #0
 800c586:	f000 80ca 	beq.w	800c71e <_dtoa_r+0x8be>
 800c58a:	9a07      	ldr	r2, [sp, #28]
 800c58c:	2a01      	cmp	r2, #1
 800c58e:	f300 80ad 	bgt.w	800c6ec <_dtoa_r+0x88c>
 800c592:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c594:	2a00      	cmp	r2, #0
 800c596:	f000 80a5 	beq.w	800c6e4 <_dtoa_r+0x884>
 800c59a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c59e:	9e08      	ldr	r6, [sp, #32]
 800c5a0:	9d05      	ldr	r5, [sp, #20]
 800c5a2:	9a05      	ldr	r2, [sp, #20]
 800c5a4:	441a      	add	r2, r3
 800c5a6:	9205      	str	r2, [sp, #20]
 800c5a8:	9a06      	ldr	r2, [sp, #24]
 800c5aa:	2101      	movs	r1, #1
 800c5ac:	441a      	add	r2, r3
 800c5ae:	4620      	mov	r0, r4
 800c5b0:	9206      	str	r2, [sp, #24]
 800c5b2:	f000 fc87 	bl	800cec4 <__i2b>
 800c5b6:	4607      	mov	r7, r0
 800c5b8:	b165      	cbz	r5, 800c5d4 <_dtoa_r+0x774>
 800c5ba:	9b06      	ldr	r3, [sp, #24]
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	dd09      	ble.n	800c5d4 <_dtoa_r+0x774>
 800c5c0:	42ab      	cmp	r3, r5
 800c5c2:	9a05      	ldr	r2, [sp, #20]
 800c5c4:	bfa8      	it	ge
 800c5c6:	462b      	movge	r3, r5
 800c5c8:	1ad2      	subs	r2, r2, r3
 800c5ca:	9205      	str	r2, [sp, #20]
 800c5cc:	9a06      	ldr	r2, [sp, #24]
 800c5ce:	1aed      	subs	r5, r5, r3
 800c5d0:	1ad3      	subs	r3, r2, r3
 800c5d2:	9306      	str	r3, [sp, #24]
 800c5d4:	9b08      	ldr	r3, [sp, #32]
 800c5d6:	b1f3      	cbz	r3, 800c616 <_dtoa_r+0x7b6>
 800c5d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	f000 80a3 	beq.w	800c726 <_dtoa_r+0x8c6>
 800c5e0:	2e00      	cmp	r6, #0
 800c5e2:	dd10      	ble.n	800c606 <_dtoa_r+0x7a6>
 800c5e4:	4639      	mov	r1, r7
 800c5e6:	4632      	mov	r2, r6
 800c5e8:	4620      	mov	r0, r4
 800c5ea:	f000 fd2b 	bl	800d044 <__pow5mult>
 800c5ee:	4652      	mov	r2, sl
 800c5f0:	4601      	mov	r1, r0
 800c5f2:	4607      	mov	r7, r0
 800c5f4:	4620      	mov	r0, r4
 800c5f6:	f000 fc7b 	bl	800cef0 <__multiply>
 800c5fa:	4651      	mov	r1, sl
 800c5fc:	4680      	mov	r8, r0
 800c5fe:	4620      	mov	r0, r4
 800c600:	f000 fb60 	bl	800ccc4 <_Bfree>
 800c604:	46c2      	mov	sl, r8
 800c606:	9b08      	ldr	r3, [sp, #32]
 800c608:	1b9a      	subs	r2, r3, r6
 800c60a:	d004      	beq.n	800c616 <_dtoa_r+0x7b6>
 800c60c:	4651      	mov	r1, sl
 800c60e:	4620      	mov	r0, r4
 800c610:	f000 fd18 	bl	800d044 <__pow5mult>
 800c614:	4682      	mov	sl, r0
 800c616:	2101      	movs	r1, #1
 800c618:	4620      	mov	r0, r4
 800c61a:	f000 fc53 	bl	800cec4 <__i2b>
 800c61e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c620:	2b00      	cmp	r3, #0
 800c622:	4606      	mov	r6, r0
 800c624:	f340 8081 	ble.w	800c72a <_dtoa_r+0x8ca>
 800c628:	461a      	mov	r2, r3
 800c62a:	4601      	mov	r1, r0
 800c62c:	4620      	mov	r0, r4
 800c62e:	f000 fd09 	bl	800d044 <__pow5mult>
 800c632:	9b07      	ldr	r3, [sp, #28]
 800c634:	2b01      	cmp	r3, #1
 800c636:	4606      	mov	r6, r0
 800c638:	dd7a      	ble.n	800c730 <_dtoa_r+0x8d0>
 800c63a:	f04f 0800 	mov.w	r8, #0
 800c63e:	6933      	ldr	r3, [r6, #16]
 800c640:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c644:	6918      	ldr	r0, [r3, #16]
 800c646:	f000 fbef 	bl	800ce28 <__hi0bits>
 800c64a:	f1c0 0020 	rsb	r0, r0, #32
 800c64e:	9b06      	ldr	r3, [sp, #24]
 800c650:	4418      	add	r0, r3
 800c652:	f010 001f 	ands.w	r0, r0, #31
 800c656:	f000 8094 	beq.w	800c782 <_dtoa_r+0x922>
 800c65a:	f1c0 0320 	rsb	r3, r0, #32
 800c65e:	2b04      	cmp	r3, #4
 800c660:	f340 8085 	ble.w	800c76e <_dtoa_r+0x90e>
 800c664:	9b05      	ldr	r3, [sp, #20]
 800c666:	f1c0 001c 	rsb	r0, r0, #28
 800c66a:	4403      	add	r3, r0
 800c66c:	9305      	str	r3, [sp, #20]
 800c66e:	9b06      	ldr	r3, [sp, #24]
 800c670:	4403      	add	r3, r0
 800c672:	4405      	add	r5, r0
 800c674:	9306      	str	r3, [sp, #24]
 800c676:	9b05      	ldr	r3, [sp, #20]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	dd05      	ble.n	800c688 <_dtoa_r+0x828>
 800c67c:	4651      	mov	r1, sl
 800c67e:	461a      	mov	r2, r3
 800c680:	4620      	mov	r0, r4
 800c682:	f000 fd39 	bl	800d0f8 <__lshift>
 800c686:	4682      	mov	sl, r0
 800c688:	9b06      	ldr	r3, [sp, #24]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	dd05      	ble.n	800c69a <_dtoa_r+0x83a>
 800c68e:	4631      	mov	r1, r6
 800c690:	461a      	mov	r2, r3
 800c692:	4620      	mov	r0, r4
 800c694:	f000 fd30 	bl	800d0f8 <__lshift>
 800c698:	4606      	mov	r6, r0
 800c69a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d072      	beq.n	800c786 <_dtoa_r+0x926>
 800c6a0:	4631      	mov	r1, r6
 800c6a2:	4650      	mov	r0, sl
 800c6a4:	f000 fd94 	bl	800d1d0 <__mcmp>
 800c6a8:	2800      	cmp	r0, #0
 800c6aa:	da6c      	bge.n	800c786 <_dtoa_r+0x926>
 800c6ac:	2300      	movs	r3, #0
 800c6ae:	4651      	mov	r1, sl
 800c6b0:	220a      	movs	r2, #10
 800c6b2:	4620      	mov	r0, r4
 800c6b4:	f000 fb28 	bl	800cd08 <__multadd>
 800c6b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6ba:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c6be:	4682      	mov	sl, r0
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	f000 81b0 	beq.w	800ca26 <_dtoa_r+0xbc6>
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	4639      	mov	r1, r7
 800c6ca:	220a      	movs	r2, #10
 800c6cc:	4620      	mov	r0, r4
 800c6ce:	f000 fb1b 	bl	800cd08 <__multadd>
 800c6d2:	9b01      	ldr	r3, [sp, #4]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	4607      	mov	r7, r0
 800c6d8:	f300 8096 	bgt.w	800c808 <_dtoa_r+0x9a8>
 800c6dc:	9b07      	ldr	r3, [sp, #28]
 800c6de:	2b02      	cmp	r3, #2
 800c6e0:	dc59      	bgt.n	800c796 <_dtoa_r+0x936>
 800c6e2:	e091      	b.n	800c808 <_dtoa_r+0x9a8>
 800c6e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c6e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c6ea:	e758      	b.n	800c59e <_dtoa_r+0x73e>
 800c6ec:	9b04      	ldr	r3, [sp, #16]
 800c6ee:	1e5e      	subs	r6, r3, #1
 800c6f0:	9b08      	ldr	r3, [sp, #32]
 800c6f2:	42b3      	cmp	r3, r6
 800c6f4:	bfbf      	itttt	lt
 800c6f6:	9b08      	ldrlt	r3, [sp, #32]
 800c6f8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c6fa:	9608      	strlt	r6, [sp, #32]
 800c6fc:	1af3      	sublt	r3, r6, r3
 800c6fe:	bfb4      	ite	lt
 800c700:	18d2      	addlt	r2, r2, r3
 800c702:	1b9e      	subge	r6, r3, r6
 800c704:	9b04      	ldr	r3, [sp, #16]
 800c706:	bfbc      	itt	lt
 800c708:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c70a:	2600      	movlt	r6, #0
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	bfb7      	itett	lt
 800c710:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c714:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c718:	1a9d      	sublt	r5, r3, r2
 800c71a:	2300      	movlt	r3, #0
 800c71c:	e741      	b.n	800c5a2 <_dtoa_r+0x742>
 800c71e:	9e08      	ldr	r6, [sp, #32]
 800c720:	9d05      	ldr	r5, [sp, #20]
 800c722:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c724:	e748      	b.n	800c5b8 <_dtoa_r+0x758>
 800c726:	9a08      	ldr	r2, [sp, #32]
 800c728:	e770      	b.n	800c60c <_dtoa_r+0x7ac>
 800c72a:	9b07      	ldr	r3, [sp, #28]
 800c72c:	2b01      	cmp	r3, #1
 800c72e:	dc19      	bgt.n	800c764 <_dtoa_r+0x904>
 800c730:	9b02      	ldr	r3, [sp, #8]
 800c732:	b9bb      	cbnz	r3, 800c764 <_dtoa_r+0x904>
 800c734:	9b03      	ldr	r3, [sp, #12]
 800c736:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c73a:	b99b      	cbnz	r3, 800c764 <_dtoa_r+0x904>
 800c73c:	9b03      	ldr	r3, [sp, #12]
 800c73e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c742:	0d1b      	lsrs	r3, r3, #20
 800c744:	051b      	lsls	r3, r3, #20
 800c746:	b183      	cbz	r3, 800c76a <_dtoa_r+0x90a>
 800c748:	9b05      	ldr	r3, [sp, #20]
 800c74a:	3301      	adds	r3, #1
 800c74c:	9305      	str	r3, [sp, #20]
 800c74e:	9b06      	ldr	r3, [sp, #24]
 800c750:	3301      	adds	r3, #1
 800c752:	9306      	str	r3, [sp, #24]
 800c754:	f04f 0801 	mov.w	r8, #1
 800c758:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	f47f af6f 	bne.w	800c63e <_dtoa_r+0x7de>
 800c760:	2001      	movs	r0, #1
 800c762:	e774      	b.n	800c64e <_dtoa_r+0x7ee>
 800c764:	f04f 0800 	mov.w	r8, #0
 800c768:	e7f6      	b.n	800c758 <_dtoa_r+0x8f8>
 800c76a:	4698      	mov	r8, r3
 800c76c:	e7f4      	b.n	800c758 <_dtoa_r+0x8f8>
 800c76e:	d082      	beq.n	800c676 <_dtoa_r+0x816>
 800c770:	9a05      	ldr	r2, [sp, #20]
 800c772:	331c      	adds	r3, #28
 800c774:	441a      	add	r2, r3
 800c776:	9205      	str	r2, [sp, #20]
 800c778:	9a06      	ldr	r2, [sp, #24]
 800c77a:	441a      	add	r2, r3
 800c77c:	441d      	add	r5, r3
 800c77e:	9206      	str	r2, [sp, #24]
 800c780:	e779      	b.n	800c676 <_dtoa_r+0x816>
 800c782:	4603      	mov	r3, r0
 800c784:	e7f4      	b.n	800c770 <_dtoa_r+0x910>
 800c786:	9b04      	ldr	r3, [sp, #16]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	dc37      	bgt.n	800c7fc <_dtoa_r+0x99c>
 800c78c:	9b07      	ldr	r3, [sp, #28]
 800c78e:	2b02      	cmp	r3, #2
 800c790:	dd34      	ble.n	800c7fc <_dtoa_r+0x99c>
 800c792:	9b04      	ldr	r3, [sp, #16]
 800c794:	9301      	str	r3, [sp, #4]
 800c796:	9b01      	ldr	r3, [sp, #4]
 800c798:	b963      	cbnz	r3, 800c7b4 <_dtoa_r+0x954>
 800c79a:	4631      	mov	r1, r6
 800c79c:	2205      	movs	r2, #5
 800c79e:	4620      	mov	r0, r4
 800c7a0:	f000 fab2 	bl	800cd08 <__multadd>
 800c7a4:	4601      	mov	r1, r0
 800c7a6:	4606      	mov	r6, r0
 800c7a8:	4650      	mov	r0, sl
 800c7aa:	f000 fd11 	bl	800d1d0 <__mcmp>
 800c7ae:	2800      	cmp	r0, #0
 800c7b0:	f73f adbb 	bgt.w	800c32a <_dtoa_r+0x4ca>
 800c7b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c7b6:	9d00      	ldr	r5, [sp, #0]
 800c7b8:	ea6f 0b03 	mvn.w	fp, r3
 800c7bc:	f04f 0800 	mov.w	r8, #0
 800c7c0:	4631      	mov	r1, r6
 800c7c2:	4620      	mov	r0, r4
 800c7c4:	f000 fa7e 	bl	800ccc4 <_Bfree>
 800c7c8:	2f00      	cmp	r7, #0
 800c7ca:	f43f aeab 	beq.w	800c524 <_dtoa_r+0x6c4>
 800c7ce:	f1b8 0f00 	cmp.w	r8, #0
 800c7d2:	d005      	beq.n	800c7e0 <_dtoa_r+0x980>
 800c7d4:	45b8      	cmp	r8, r7
 800c7d6:	d003      	beq.n	800c7e0 <_dtoa_r+0x980>
 800c7d8:	4641      	mov	r1, r8
 800c7da:	4620      	mov	r0, r4
 800c7dc:	f000 fa72 	bl	800ccc4 <_Bfree>
 800c7e0:	4639      	mov	r1, r7
 800c7e2:	4620      	mov	r0, r4
 800c7e4:	f000 fa6e 	bl	800ccc4 <_Bfree>
 800c7e8:	e69c      	b.n	800c524 <_dtoa_r+0x6c4>
 800c7ea:	2600      	movs	r6, #0
 800c7ec:	4637      	mov	r7, r6
 800c7ee:	e7e1      	b.n	800c7b4 <_dtoa_r+0x954>
 800c7f0:	46bb      	mov	fp, r7
 800c7f2:	4637      	mov	r7, r6
 800c7f4:	e599      	b.n	800c32a <_dtoa_r+0x4ca>
 800c7f6:	bf00      	nop
 800c7f8:	40240000 	.word	0x40240000
 800c7fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	f000 80c8 	beq.w	800c994 <_dtoa_r+0xb34>
 800c804:	9b04      	ldr	r3, [sp, #16]
 800c806:	9301      	str	r3, [sp, #4]
 800c808:	2d00      	cmp	r5, #0
 800c80a:	dd05      	ble.n	800c818 <_dtoa_r+0x9b8>
 800c80c:	4639      	mov	r1, r7
 800c80e:	462a      	mov	r2, r5
 800c810:	4620      	mov	r0, r4
 800c812:	f000 fc71 	bl	800d0f8 <__lshift>
 800c816:	4607      	mov	r7, r0
 800c818:	f1b8 0f00 	cmp.w	r8, #0
 800c81c:	d05b      	beq.n	800c8d6 <_dtoa_r+0xa76>
 800c81e:	6879      	ldr	r1, [r7, #4]
 800c820:	4620      	mov	r0, r4
 800c822:	f000 fa0f 	bl	800cc44 <_Balloc>
 800c826:	4605      	mov	r5, r0
 800c828:	b928      	cbnz	r0, 800c836 <_dtoa_r+0x9d6>
 800c82a:	4b83      	ldr	r3, [pc, #524]	; (800ca38 <_dtoa_r+0xbd8>)
 800c82c:	4602      	mov	r2, r0
 800c82e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c832:	f7ff bb2e 	b.w	800be92 <_dtoa_r+0x32>
 800c836:	693a      	ldr	r2, [r7, #16]
 800c838:	3202      	adds	r2, #2
 800c83a:	0092      	lsls	r2, r2, #2
 800c83c:	f107 010c 	add.w	r1, r7, #12
 800c840:	300c      	adds	r0, #12
 800c842:	f7ff fa6e 	bl	800bd22 <memcpy>
 800c846:	2201      	movs	r2, #1
 800c848:	4629      	mov	r1, r5
 800c84a:	4620      	mov	r0, r4
 800c84c:	f000 fc54 	bl	800d0f8 <__lshift>
 800c850:	9b00      	ldr	r3, [sp, #0]
 800c852:	3301      	adds	r3, #1
 800c854:	9304      	str	r3, [sp, #16]
 800c856:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c85a:	4413      	add	r3, r2
 800c85c:	9308      	str	r3, [sp, #32]
 800c85e:	9b02      	ldr	r3, [sp, #8]
 800c860:	f003 0301 	and.w	r3, r3, #1
 800c864:	46b8      	mov	r8, r7
 800c866:	9306      	str	r3, [sp, #24]
 800c868:	4607      	mov	r7, r0
 800c86a:	9b04      	ldr	r3, [sp, #16]
 800c86c:	4631      	mov	r1, r6
 800c86e:	3b01      	subs	r3, #1
 800c870:	4650      	mov	r0, sl
 800c872:	9301      	str	r3, [sp, #4]
 800c874:	f7ff fa6a 	bl	800bd4c <quorem>
 800c878:	4641      	mov	r1, r8
 800c87a:	9002      	str	r0, [sp, #8]
 800c87c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c880:	4650      	mov	r0, sl
 800c882:	f000 fca5 	bl	800d1d0 <__mcmp>
 800c886:	463a      	mov	r2, r7
 800c888:	9005      	str	r0, [sp, #20]
 800c88a:	4631      	mov	r1, r6
 800c88c:	4620      	mov	r0, r4
 800c88e:	f000 fcbb 	bl	800d208 <__mdiff>
 800c892:	68c2      	ldr	r2, [r0, #12]
 800c894:	4605      	mov	r5, r0
 800c896:	bb02      	cbnz	r2, 800c8da <_dtoa_r+0xa7a>
 800c898:	4601      	mov	r1, r0
 800c89a:	4650      	mov	r0, sl
 800c89c:	f000 fc98 	bl	800d1d0 <__mcmp>
 800c8a0:	4602      	mov	r2, r0
 800c8a2:	4629      	mov	r1, r5
 800c8a4:	4620      	mov	r0, r4
 800c8a6:	9209      	str	r2, [sp, #36]	; 0x24
 800c8a8:	f000 fa0c 	bl	800ccc4 <_Bfree>
 800c8ac:	9b07      	ldr	r3, [sp, #28]
 800c8ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c8b0:	9d04      	ldr	r5, [sp, #16]
 800c8b2:	ea43 0102 	orr.w	r1, r3, r2
 800c8b6:	9b06      	ldr	r3, [sp, #24]
 800c8b8:	4319      	orrs	r1, r3
 800c8ba:	d110      	bne.n	800c8de <_dtoa_r+0xa7e>
 800c8bc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c8c0:	d029      	beq.n	800c916 <_dtoa_r+0xab6>
 800c8c2:	9b05      	ldr	r3, [sp, #20]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	dd02      	ble.n	800c8ce <_dtoa_r+0xa6e>
 800c8c8:	9b02      	ldr	r3, [sp, #8]
 800c8ca:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800c8ce:	9b01      	ldr	r3, [sp, #4]
 800c8d0:	f883 9000 	strb.w	r9, [r3]
 800c8d4:	e774      	b.n	800c7c0 <_dtoa_r+0x960>
 800c8d6:	4638      	mov	r0, r7
 800c8d8:	e7ba      	b.n	800c850 <_dtoa_r+0x9f0>
 800c8da:	2201      	movs	r2, #1
 800c8dc:	e7e1      	b.n	800c8a2 <_dtoa_r+0xa42>
 800c8de:	9b05      	ldr	r3, [sp, #20]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	db04      	blt.n	800c8ee <_dtoa_r+0xa8e>
 800c8e4:	9907      	ldr	r1, [sp, #28]
 800c8e6:	430b      	orrs	r3, r1
 800c8e8:	9906      	ldr	r1, [sp, #24]
 800c8ea:	430b      	orrs	r3, r1
 800c8ec:	d120      	bne.n	800c930 <_dtoa_r+0xad0>
 800c8ee:	2a00      	cmp	r2, #0
 800c8f0:	dded      	ble.n	800c8ce <_dtoa_r+0xa6e>
 800c8f2:	4651      	mov	r1, sl
 800c8f4:	2201      	movs	r2, #1
 800c8f6:	4620      	mov	r0, r4
 800c8f8:	f000 fbfe 	bl	800d0f8 <__lshift>
 800c8fc:	4631      	mov	r1, r6
 800c8fe:	4682      	mov	sl, r0
 800c900:	f000 fc66 	bl	800d1d0 <__mcmp>
 800c904:	2800      	cmp	r0, #0
 800c906:	dc03      	bgt.n	800c910 <_dtoa_r+0xab0>
 800c908:	d1e1      	bne.n	800c8ce <_dtoa_r+0xa6e>
 800c90a:	f019 0f01 	tst.w	r9, #1
 800c90e:	d0de      	beq.n	800c8ce <_dtoa_r+0xa6e>
 800c910:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c914:	d1d8      	bne.n	800c8c8 <_dtoa_r+0xa68>
 800c916:	9a01      	ldr	r2, [sp, #4]
 800c918:	2339      	movs	r3, #57	; 0x39
 800c91a:	7013      	strb	r3, [r2, #0]
 800c91c:	462b      	mov	r3, r5
 800c91e:	461d      	mov	r5, r3
 800c920:	3b01      	subs	r3, #1
 800c922:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c926:	2a39      	cmp	r2, #57	; 0x39
 800c928:	d06c      	beq.n	800ca04 <_dtoa_r+0xba4>
 800c92a:	3201      	adds	r2, #1
 800c92c:	701a      	strb	r2, [r3, #0]
 800c92e:	e747      	b.n	800c7c0 <_dtoa_r+0x960>
 800c930:	2a00      	cmp	r2, #0
 800c932:	dd07      	ble.n	800c944 <_dtoa_r+0xae4>
 800c934:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c938:	d0ed      	beq.n	800c916 <_dtoa_r+0xab6>
 800c93a:	9a01      	ldr	r2, [sp, #4]
 800c93c:	f109 0301 	add.w	r3, r9, #1
 800c940:	7013      	strb	r3, [r2, #0]
 800c942:	e73d      	b.n	800c7c0 <_dtoa_r+0x960>
 800c944:	9b04      	ldr	r3, [sp, #16]
 800c946:	9a08      	ldr	r2, [sp, #32]
 800c948:	f803 9c01 	strb.w	r9, [r3, #-1]
 800c94c:	4293      	cmp	r3, r2
 800c94e:	d043      	beq.n	800c9d8 <_dtoa_r+0xb78>
 800c950:	4651      	mov	r1, sl
 800c952:	2300      	movs	r3, #0
 800c954:	220a      	movs	r2, #10
 800c956:	4620      	mov	r0, r4
 800c958:	f000 f9d6 	bl	800cd08 <__multadd>
 800c95c:	45b8      	cmp	r8, r7
 800c95e:	4682      	mov	sl, r0
 800c960:	f04f 0300 	mov.w	r3, #0
 800c964:	f04f 020a 	mov.w	r2, #10
 800c968:	4641      	mov	r1, r8
 800c96a:	4620      	mov	r0, r4
 800c96c:	d107      	bne.n	800c97e <_dtoa_r+0xb1e>
 800c96e:	f000 f9cb 	bl	800cd08 <__multadd>
 800c972:	4680      	mov	r8, r0
 800c974:	4607      	mov	r7, r0
 800c976:	9b04      	ldr	r3, [sp, #16]
 800c978:	3301      	adds	r3, #1
 800c97a:	9304      	str	r3, [sp, #16]
 800c97c:	e775      	b.n	800c86a <_dtoa_r+0xa0a>
 800c97e:	f000 f9c3 	bl	800cd08 <__multadd>
 800c982:	4639      	mov	r1, r7
 800c984:	4680      	mov	r8, r0
 800c986:	2300      	movs	r3, #0
 800c988:	220a      	movs	r2, #10
 800c98a:	4620      	mov	r0, r4
 800c98c:	f000 f9bc 	bl	800cd08 <__multadd>
 800c990:	4607      	mov	r7, r0
 800c992:	e7f0      	b.n	800c976 <_dtoa_r+0xb16>
 800c994:	9b04      	ldr	r3, [sp, #16]
 800c996:	9301      	str	r3, [sp, #4]
 800c998:	9d00      	ldr	r5, [sp, #0]
 800c99a:	4631      	mov	r1, r6
 800c99c:	4650      	mov	r0, sl
 800c99e:	f7ff f9d5 	bl	800bd4c <quorem>
 800c9a2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c9a6:	9b00      	ldr	r3, [sp, #0]
 800c9a8:	f805 9b01 	strb.w	r9, [r5], #1
 800c9ac:	1aea      	subs	r2, r5, r3
 800c9ae:	9b01      	ldr	r3, [sp, #4]
 800c9b0:	4293      	cmp	r3, r2
 800c9b2:	dd07      	ble.n	800c9c4 <_dtoa_r+0xb64>
 800c9b4:	4651      	mov	r1, sl
 800c9b6:	2300      	movs	r3, #0
 800c9b8:	220a      	movs	r2, #10
 800c9ba:	4620      	mov	r0, r4
 800c9bc:	f000 f9a4 	bl	800cd08 <__multadd>
 800c9c0:	4682      	mov	sl, r0
 800c9c2:	e7ea      	b.n	800c99a <_dtoa_r+0xb3a>
 800c9c4:	9b01      	ldr	r3, [sp, #4]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	bfc8      	it	gt
 800c9ca:	461d      	movgt	r5, r3
 800c9cc:	9b00      	ldr	r3, [sp, #0]
 800c9ce:	bfd8      	it	le
 800c9d0:	2501      	movle	r5, #1
 800c9d2:	441d      	add	r5, r3
 800c9d4:	f04f 0800 	mov.w	r8, #0
 800c9d8:	4651      	mov	r1, sl
 800c9da:	2201      	movs	r2, #1
 800c9dc:	4620      	mov	r0, r4
 800c9de:	f000 fb8b 	bl	800d0f8 <__lshift>
 800c9e2:	4631      	mov	r1, r6
 800c9e4:	4682      	mov	sl, r0
 800c9e6:	f000 fbf3 	bl	800d1d0 <__mcmp>
 800c9ea:	2800      	cmp	r0, #0
 800c9ec:	dc96      	bgt.n	800c91c <_dtoa_r+0xabc>
 800c9ee:	d102      	bne.n	800c9f6 <_dtoa_r+0xb96>
 800c9f0:	f019 0f01 	tst.w	r9, #1
 800c9f4:	d192      	bne.n	800c91c <_dtoa_r+0xabc>
 800c9f6:	462b      	mov	r3, r5
 800c9f8:	461d      	mov	r5, r3
 800c9fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c9fe:	2a30      	cmp	r2, #48	; 0x30
 800ca00:	d0fa      	beq.n	800c9f8 <_dtoa_r+0xb98>
 800ca02:	e6dd      	b.n	800c7c0 <_dtoa_r+0x960>
 800ca04:	9a00      	ldr	r2, [sp, #0]
 800ca06:	429a      	cmp	r2, r3
 800ca08:	d189      	bne.n	800c91e <_dtoa_r+0xabe>
 800ca0a:	f10b 0b01 	add.w	fp, fp, #1
 800ca0e:	2331      	movs	r3, #49	; 0x31
 800ca10:	e796      	b.n	800c940 <_dtoa_r+0xae0>
 800ca12:	4b0a      	ldr	r3, [pc, #40]	; (800ca3c <_dtoa_r+0xbdc>)
 800ca14:	f7ff ba99 	b.w	800bf4a <_dtoa_r+0xea>
 800ca18:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	f47f aa6d 	bne.w	800befa <_dtoa_r+0x9a>
 800ca20:	4b07      	ldr	r3, [pc, #28]	; (800ca40 <_dtoa_r+0xbe0>)
 800ca22:	f7ff ba92 	b.w	800bf4a <_dtoa_r+0xea>
 800ca26:	9b01      	ldr	r3, [sp, #4]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	dcb5      	bgt.n	800c998 <_dtoa_r+0xb38>
 800ca2c:	9b07      	ldr	r3, [sp, #28]
 800ca2e:	2b02      	cmp	r3, #2
 800ca30:	f73f aeb1 	bgt.w	800c796 <_dtoa_r+0x936>
 800ca34:	e7b0      	b.n	800c998 <_dtoa_r+0xb38>
 800ca36:	bf00      	nop
 800ca38:	0800f75a 	.word	0x0800f75a
 800ca3c:	0800f6b5 	.word	0x0800f6b5
 800ca40:	0800f6de 	.word	0x0800f6de

0800ca44 <_free_r>:
 800ca44:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ca46:	2900      	cmp	r1, #0
 800ca48:	d044      	beq.n	800cad4 <_free_r+0x90>
 800ca4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca4e:	9001      	str	r0, [sp, #4]
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	f1a1 0404 	sub.w	r4, r1, #4
 800ca56:	bfb8      	it	lt
 800ca58:	18e4      	addlt	r4, r4, r3
 800ca5a:	f000 f8e7 	bl	800cc2c <__malloc_lock>
 800ca5e:	4a1e      	ldr	r2, [pc, #120]	; (800cad8 <_free_r+0x94>)
 800ca60:	9801      	ldr	r0, [sp, #4]
 800ca62:	6813      	ldr	r3, [r2, #0]
 800ca64:	b933      	cbnz	r3, 800ca74 <_free_r+0x30>
 800ca66:	6063      	str	r3, [r4, #4]
 800ca68:	6014      	str	r4, [r2, #0]
 800ca6a:	b003      	add	sp, #12
 800ca6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ca70:	f000 b8e2 	b.w	800cc38 <__malloc_unlock>
 800ca74:	42a3      	cmp	r3, r4
 800ca76:	d908      	bls.n	800ca8a <_free_r+0x46>
 800ca78:	6825      	ldr	r5, [r4, #0]
 800ca7a:	1961      	adds	r1, r4, r5
 800ca7c:	428b      	cmp	r3, r1
 800ca7e:	bf01      	itttt	eq
 800ca80:	6819      	ldreq	r1, [r3, #0]
 800ca82:	685b      	ldreq	r3, [r3, #4]
 800ca84:	1949      	addeq	r1, r1, r5
 800ca86:	6021      	streq	r1, [r4, #0]
 800ca88:	e7ed      	b.n	800ca66 <_free_r+0x22>
 800ca8a:	461a      	mov	r2, r3
 800ca8c:	685b      	ldr	r3, [r3, #4]
 800ca8e:	b10b      	cbz	r3, 800ca94 <_free_r+0x50>
 800ca90:	42a3      	cmp	r3, r4
 800ca92:	d9fa      	bls.n	800ca8a <_free_r+0x46>
 800ca94:	6811      	ldr	r1, [r2, #0]
 800ca96:	1855      	adds	r5, r2, r1
 800ca98:	42a5      	cmp	r5, r4
 800ca9a:	d10b      	bne.n	800cab4 <_free_r+0x70>
 800ca9c:	6824      	ldr	r4, [r4, #0]
 800ca9e:	4421      	add	r1, r4
 800caa0:	1854      	adds	r4, r2, r1
 800caa2:	42a3      	cmp	r3, r4
 800caa4:	6011      	str	r1, [r2, #0]
 800caa6:	d1e0      	bne.n	800ca6a <_free_r+0x26>
 800caa8:	681c      	ldr	r4, [r3, #0]
 800caaa:	685b      	ldr	r3, [r3, #4]
 800caac:	6053      	str	r3, [r2, #4]
 800caae:	440c      	add	r4, r1
 800cab0:	6014      	str	r4, [r2, #0]
 800cab2:	e7da      	b.n	800ca6a <_free_r+0x26>
 800cab4:	d902      	bls.n	800cabc <_free_r+0x78>
 800cab6:	230c      	movs	r3, #12
 800cab8:	6003      	str	r3, [r0, #0]
 800caba:	e7d6      	b.n	800ca6a <_free_r+0x26>
 800cabc:	6825      	ldr	r5, [r4, #0]
 800cabe:	1961      	adds	r1, r4, r5
 800cac0:	428b      	cmp	r3, r1
 800cac2:	bf04      	itt	eq
 800cac4:	6819      	ldreq	r1, [r3, #0]
 800cac6:	685b      	ldreq	r3, [r3, #4]
 800cac8:	6063      	str	r3, [r4, #4]
 800caca:	bf04      	itt	eq
 800cacc:	1949      	addeq	r1, r1, r5
 800cace:	6021      	streq	r1, [r4, #0]
 800cad0:	6054      	str	r4, [r2, #4]
 800cad2:	e7ca      	b.n	800ca6a <_free_r+0x26>
 800cad4:	b003      	add	sp, #12
 800cad6:	bd30      	pop	{r4, r5, pc}
 800cad8:	20001fbc 	.word	0x20001fbc

0800cadc <malloc>:
 800cadc:	4b02      	ldr	r3, [pc, #8]	; (800cae8 <malloc+0xc>)
 800cade:	4601      	mov	r1, r0
 800cae0:	6818      	ldr	r0, [r3, #0]
 800cae2:	f000 b823 	b.w	800cb2c <_malloc_r>
 800cae6:	bf00      	nop
 800cae8:	20000068 	.word	0x20000068

0800caec <sbrk_aligned>:
 800caec:	b570      	push	{r4, r5, r6, lr}
 800caee:	4e0e      	ldr	r6, [pc, #56]	; (800cb28 <sbrk_aligned+0x3c>)
 800caf0:	460c      	mov	r4, r1
 800caf2:	6831      	ldr	r1, [r6, #0]
 800caf4:	4605      	mov	r5, r0
 800caf6:	b911      	cbnz	r1, 800cafe <sbrk_aligned+0x12>
 800caf8:	f001 fd96 	bl	800e628 <_sbrk_r>
 800cafc:	6030      	str	r0, [r6, #0]
 800cafe:	4621      	mov	r1, r4
 800cb00:	4628      	mov	r0, r5
 800cb02:	f001 fd91 	bl	800e628 <_sbrk_r>
 800cb06:	1c43      	adds	r3, r0, #1
 800cb08:	d00a      	beq.n	800cb20 <sbrk_aligned+0x34>
 800cb0a:	1cc4      	adds	r4, r0, #3
 800cb0c:	f024 0403 	bic.w	r4, r4, #3
 800cb10:	42a0      	cmp	r0, r4
 800cb12:	d007      	beq.n	800cb24 <sbrk_aligned+0x38>
 800cb14:	1a21      	subs	r1, r4, r0
 800cb16:	4628      	mov	r0, r5
 800cb18:	f001 fd86 	bl	800e628 <_sbrk_r>
 800cb1c:	3001      	adds	r0, #1
 800cb1e:	d101      	bne.n	800cb24 <sbrk_aligned+0x38>
 800cb20:	f04f 34ff 	mov.w	r4, #4294967295
 800cb24:	4620      	mov	r0, r4
 800cb26:	bd70      	pop	{r4, r5, r6, pc}
 800cb28:	20001fc0 	.word	0x20001fc0

0800cb2c <_malloc_r>:
 800cb2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb30:	1ccd      	adds	r5, r1, #3
 800cb32:	f025 0503 	bic.w	r5, r5, #3
 800cb36:	3508      	adds	r5, #8
 800cb38:	2d0c      	cmp	r5, #12
 800cb3a:	bf38      	it	cc
 800cb3c:	250c      	movcc	r5, #12
 800cb3e:	2d00      	cmp	r5, #0
 800cb40:	4607      	mov	r7, r0
 800cb42:	db01      	blt.n	800cb48 <_malloc_r+0x1c>
 800cb44:	42a9      	cmp	r1, r5
 800cb46:	d905      	bls.n	800cb54 <_malloc_r+0x28>
 800cb48:	230c      	movs	r3, #12
 800cb4a:	603b      	str	r3, [r7, #0]
 800cb4c:	2600      	movs	r6, #0
 800cb4e:	4630      	mov	r0, r6
 800cb50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb54:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800cc28 <_malloc_r+0xfc>
 800cb58:	f000 f868 	bl	800cc2c <__malloc_lock>
 800cb5c:	f8d8 3000 	ldr.w	r3, [r8]
 800cb60:	461c      	mov	r4, r3
 800cb62:	bb5c      	cbnz	r4, 800cbbc <_malloc_r+0x90>
 800cb64:	4629      	mov	r1, r5
 800cb66:	4638      	mov	r0, r7
 800cb68:	f7ff ffc0 	bl	800caec <sbrk_aligned>
 800cb6c:	1c43      	adds	r3, r0, #1
 800cb6e:	4604      	mov	r4, r0
 800cb70:	d155      	bne.n	800cc1e <_malloc_r+0xf2>
 800cb72:	f8d8 4000 	ldr.w	r4, [r8]
 800cb76:	4626      	mov	r6, r4
 800cb78:	2e00      	cmp	r6, #0
 800cb7a:	d145      	bne.n	800cc08 <_malloc_r+0xdc>
 800cb7c:	2c00      	cmp	r4, #0
 800cb7e:	d048      	beq.n	800cc12 <_malloc_r+0xe6>
 800cb80:	6823      	ldr	r3, [r4, #0]
 800cb82:	4631      	mov	r1, r6
 800cb84:	4638      	mov	r0, r7
 800cb86:	eb04 0903 	add.w	r9, r4, r3
 800cb8a:	f001 fd4d 	bl	800e628 <_sbrk_r>
 800cb8e:	4581      	cmp	r9, r0
 800cb90:	d13f      	bne.n	800cc12 <_malloc_r+0xe6>
 800cb92:	6821      	ldr	r1, [r4, #0]
 800cb94:	1a6d      	subs	r5, r5, r1
 800cb96:	4629      	mov	r1, r5
 800cb98:	4638      	mov	r0, r7
 800cb9a:	f7ff ffa7 	bl	800caec <sbrk_aligned>
 800cb9e:	3001      	adds	r0, #1
 800cba0:	d037      	beq.n	800cc12 <_malloc_r+0xe6>
 800cba2:	6823      	ldr	r3, [r4, #0]
 800cba4:	442b      	add	r3, r5
 800cba6:	6023      	str	r3, [r4, #0]
 800cba8:	f8d8 3000 	ldr.w	r3, [r8]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d038      	beq.n	800cc22 <_malloc_r+0xf6>
 800cbb0:	685a      	ldr	r2, [r3, #4]
 800cbb2:	42a2      	cmp	r2, r4
 800cbb4:	d12b      	bne.n	800cc0e <_malloc_r+0xe2>
 800cbb6:	2200      	movs	r2, #0
 800cbb8:	605a      	str	r2, [r3, #4]
 800cbba:	e00f      	b.n	800cbdc <_malloc_r+0xb0>
 800cbbc:	6822      	ldr	r2, [r4, #0]
 800cbbe:	1b52      	subs	r2, r2, r5
 800cbc0:	d41f      	bmi.n	800cc02 <_malloc_r+0xd6>
 800cbc2:	2a0b      	cmp	r2, #11
 800cbc4:	d917      	bls.n	800cbf6 <_malloc_r+0xca>
 800cbc6:	1961      	adds	r1, r4, r5
 800cbc8:	42a3      	cmp	r3, r4
 800cbca:	6025      	str	r5, [r4, #0]
 800cbcc:	bf18      	it	ne
 800cbce:	6059      	strne	r1, [r3, #4]
 800cbd0:	6863      	ldr	r3, [r4, #4]
 800cbd2:	bf08      	it	eq
 800cbd4:	f8c8 1000 	streq.w	r1, [r8]
 800cbd8:	5162      	str	r2, [r4, r5]
 800cbda:	604b      	str	r3, [r1, #4]
 800cbdc:	4638      	mov	r0, r7
 800cbde:	f104 060b 	add.w	r6, r4, #11
 800cbe2:	f000 f829 	bl	800cc38 <__malloc_unlock>
 800cbe6:	f026 0607 	bic.w	r6, r6, #7
 800cbea:	1d23      	adds	r3, r4, #4
 800cbec:	1af2      	subs	r2, r6, r3
 800cbee:	d0ae      	beq.n	800cb4e <_malloc_r+0x22>
 800cbf0:	1b9b      	subs	r3, r3, r6
 800cbf2:	50a3      	str	r3, [r4, r2]
 800cbf4:	e7ab      	b.n	800cb4e <_malloc_r+0x22>
 800cbf6:	42a3      	cmp	r3, r4
 800cbf8:	6862      	ldr	r2, [r4, #4]
 800cbfa:	d1dd      	bne.n	800cbb8 <_malloc_r+0x8c>
 800cbfc:	f8c8 2000 	str.w	r2, [r8]
 800cc00:	e7ec      	b.n	800cbdc <_malloc_r+0xb0>
 800cc02:	4623      	mov	r3, r4
 800cc04:	6864      	ldr	r4, [r4, #4]
 800cc06:	e7ac      	b.n	800cb62 <_malloc_r+0x36>
 800cc08:	4634      	mov	r4, r6
 800cc0a:	6876      	ldr	r6, [r6, #4]
 800cc0c:	e7b4      	b.n	800cb78 <_malloc_r+0x4c>
 800cc0e:	4613      	mov	r3, r2
 800cc10:	e7cc      	b.n	800cbac <_malloc_r+0x80>
 800cc12:	230c      	movs	r3, #12
 800cc14:	603b      	str	r3, [r7, #0]
 800cc16:	4638      	mov	r0, r7
 800cc18:	f000 f80e 	bl	800cc38 <__malloc_unlock>
 800cc1c:	e797      	b.n	800cb4e <_malloc_r+0x22>
 800cc1e:	6025      	str	r5, [r4, #0]
 800cc20:	e7dc      	b.n	800cbdc <_malloc_r+0xb0>
 800cc22:	605b      	str	r3, [r3, #4]
 800cc24:	deff      	udf	#255	; 0xff
 800cc26:	bf00      	nop
 800cc28:	20001fbc 	.word	0x20001fbc

0800cc2c <__malloc_lock>:
 800cc2c:	4801      	ldr	r0, [pc, #4]	; (800cc34 <__malloc_lock+0x8>)
 800cc2e:	f7ff b876 	b.w	800bd1e <__retarget_lock_acquire_recursive>
 800cc32:	bf00      	nop
 800cc34:	20001fb8 	.word	0x20001fb8

0800cc38 <__malloc_unlock>:
 800cc38:	4801      	ldr	r0, [pc, #4]	; (800cc40 <__malloc_unlock+0x8>)
 800cc3a:	f7ff b871 	b.w	800bd20 <__retarget_lock_release_recursive>
 800cc3e:	bf00      	nop
 800cc40:	20001fb8 	.word	0x20001fb8

0800cc44 <_Balloc>:
 800cc44:	b570      	push	{r4, r5, r6, lr}
 800cc46:	69c6      	ldr	r6, [r0, #28]
 800cc48:	4604      	mov	r4, r0
 800cc4a:	460d      	mov	r5, r1
 800cc4c:	b976      	cbnz	r6, 800cc6c <_Balloc+0x28>
 800cc4e:	2010      	movs	r0, #16
 800cc50:	f7ff ff44 	bl	800cadc <malloc>
 800cc54:	4602      	mov	r2, r0
 800cc56:	61e0      	str	r0, [r4, #28]
 800cc58:	b920      	cbnz	r0, 800cc64 <_Balloc+0x20>
 800cc5a:	4b18      	ldr	r3, [pc, #96]	; (800ccbc <_Balloc+0x78>)
 800cc5c:	4818      	ldr	r0, [pc, #96]	; (800ccc0 <_Balloc+0x7c>)
 800cc5e:	216b      	movs	r1, #107	; 0x6b
 800cc60:	f001 fcfa 	bl	800e658 <__assert_func>
 800cc64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cc68:	6006      	str	r6, [r0, #0]
 800cc6a:	60c6      	str	r6, [r0, #12]
 800cc6c:	69e6      	ldr	r6, [r4, #28]
 800cc6e:	68f3      	ldr	r3, [r6, #12]
 800cc70:	b183      	cbz	r3, 800cc94 <_Balloc+0x50>
 800cc72:	69e3      	ldr	r3, [r4, #28]
 800cc74:	68db      	ldr	r3, [r3, #12]
 800cc76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cc7a:	b9b8      	cbnz	r0, 800ccac <_Balloc+0x68>
 800cc7c:	2101      	movs	r1, #1
 800cc7e:	fa01 f605 	lsl.w	r6, r1, r5
 800cc82:	1d72      	adds	r2, r6, #5
 800cc84:	0092      	lsls	r2, r2, #2
 800cc86:	4620      	mov	r0, r4
 800cc88:	f001 fd04 	bl	800e694 <_calloc_r>
 800cc8c:	b160      	cbz	r0, 800cca8 <_Balloc+0x64>
 800cc8e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cc92:	e00e      	b.n	800ccb2 <_Balloc+0x6e>
 800cc94:	2221      	movs	r2, #33	; 0x21
 800cc96:	2104      	movs	r1, #4
 800cc98:	4620      	mov	r0, r4
 800cc9a:	f001 fcfb 	bl	800e694 <_calloc_r>
 800cc9e:	69e3      	ldr	r3, [r4, #28]
 800cca0:	60f0      	str	r0, [r6, #12]
 800cca2:	68db      	ldr	r3, [r3, #12]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d1e4      	bne.n	800cc72 <_Balloc+0x2e>
 800cca8:	2000      	movs	r0, #0
 800ccaa:	bd70      	pop	{r4, r5, r6, pc}
 800ccac:	6802      	ldr	r2, [r0, #0]
 800ccae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ccb2:	2300      	movs	r3, #0
 800ccb4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ccb8:	e7f7      	b.n	800ccaa <_Balloc+0x66>
 800ccba:	bf00      	nop
 800ccbc:	0800f6eb 	.word	0x0800f6eb
 800ccc0:	0800f76b 	.word	0x0800f76b

0800ccc4 <_Bfree>:
 800ccc4:	b570      	push	{r4, r5, r6, lr}
 800ccc6:	69c6      	ldr	r6, [r0, #28]
 800ccc8:	4605      	mov	r5, r0
 800ccca:	460c      	mov	r4, r1
 800cccc:	b976      	cbnz	r6, 800ccec <_Bfree+0x28>
 800ccce:	2010      	movs	r0, #16
 800ccd0:	f7ff ff04 	bl	800cadc <malloc>
 800ccd4:	4602      	mov	r2, r0
 800ccd6:	61e8      	str	r0, [r5, #28]
 800ccd8:	b920      	cbnz	r0, 800cce4 <_Bfree+0x20>
 800ccda:	4b09      	ldr	r3, [pc, #36]	; (800cd00 <_Bfree+0x3c>)
 800ccdc:	4809      	ldr	r0, [pc, #36]	; (800cd04 <_Bfree+0x40>)
 800ccde:	218f      	movs	r1, #143	; 0x8f
 800cce0:	f001 fcba 	bl	800e658 <__assert_func>
 800cce4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cce8:	6006      	str	r6, [r0, #0]
 800ccea:	60c6      	str	r6, [r0, #12]
 800ccec:	b13c      	cbz	r4, 800ccfe <_Bfree+0x3a>
 800ccee:	69eb      	ldr	r3, [r5, #28]
 800ccf0:	6862      	ldr	r2, [r4, #4]
 800ccf2:	68db      	ldr	r3, [r3, #12]
 800ccf4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ccf8:	6021      	str	r1, [r4, #0]
 800ccfa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ccfe:	bd70      	pop	{r4, r5, r6, pc}
 800cd00:	0800f6eb 	.word	0x0800f6eb
 800cd04:	0800f76b 	.word	0x0800f76b

0800cd08 <__multadd>:
 800cd08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd0c:	690d      	ldr	r5, [r1, #16]
 800cd0e:	4607      	mov	r7, r0
 800cd10:	460c      	mov	r4, r1
 800cd12:	461e      	mov	r6, r3
 800cd14:	f101 0c14 	add.w	ip, r1, #20
 800cd18:	2000      	movs	r0, #0
 800cd1a:	f8dc 3000 	ldr.w	r3, [ip]
 800cd1e:	b299      	uxth	r1, r3
 800cd20:	fb02 6101 	mla	r1, r2, r1, r6
 800cd24:	0c1e      	lsrs	r6, r3, #16
 800cd26:	0c0b      	lsrs	r3, r1, #16
 800cd28:	fb02 3306 	mla	r3, r2, r6, r3
 800cd2c:	b289      	uxth	r1, r1
 800cd2e:	3001      	adds	r0, #1
 800cd30:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cd34:	4285      	cmp	r5, r0
 800cd36:	f84c 1b04 	str.w	r1, [ip], #4
 800cd3a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cd3e:	dcec      	bgt.n	800cd1a <__multadd+0x12>
 800cd40:	b30e      	cbz	r6, 800cd86 <__multadd+0x7e>
 800cd42:	68a3      	ldr	r3, [r4, #8]
 800cd44:	42ab      	cmp	r3, r5
 800cd46:	dc19      	bgt.n	800cd7c <__multadd+0x74>
 800cd48:	6861      	ldr	r1, [r4, #4]
 800cd4a:	4638      	mov	r0, r7
 800cd4c:	3101      	adds	r1, #1
 800cd4e:	f7ff ff79 	bl	800cc44 <_Balloc>
 800cd52:	4680      	mov	r8, r0
 800cd54:	b928      	cbnz	r0, 800cd62 <__multadd+0x5a>
 800cd56:	4602      	mov	r2, r0
 800cd58:	4b0c      	ldr	r3, [pc, #48]	; (800cd8c <__multadd+0x84>)
 800cd5a:	480d      	ldr	r0, [pc, #52]	; (800cd90 <__multadd+0x88>)
 800cd5c:	21ba      	movs	r1, #186	; 0xba
 800cd5e:	f001 fc7b 	bl	800e658 <__assert_func>
 800cd62:	6922      	ldr	r2, [r4, #16]
 800cd64:	3202      	adds	r2, #2
 800cd66:	f104 010c 	add.w	r1, r4, #12
 800cd6a:	0092      	lsls	r2, r2, #2
 800cd6c:	300c      	adds	r0, #12
 800cd6e:	f7fe ffd8 	bl	800bd22 <memcpy>
 800cd72:	4621      	mov	r1, r4
 800cd74:	4638      	mov	r0, r7
 800cd76:	f7ff ffa5 	bl	800ccc4 <_Bfree>
 800cd7a:	4644      	mov	r4, r8
 800cd7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cd80:	3501      	adds	r5, #1
 800cd82:	615e      	str	r6, [r3, #20]
 800cd84:	6125      	str	r5, [r4, #16]
 800cd86:	4620      	mov	r0, r4
 800cd88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd8c:	0800f75a 	.word	0x0800f75a
 800cd90:	0800f76b 	.word	0x0800f76b

0800cd94 <__s2b>:
 800cd94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd98:	460c      	mov	r4, r1
 800cd9a:	4615      	mov	r5, r2
 800cd9c:	461f      	mov	r7, r3
 800cd9e:	2209      	movs	r2, #9
 800cda0:	3308      	adds	r3, #8
 800cda2:	4606      	mov	r6, r0
 800cda4:	fb93 f3f2 	sdiv	r3, r3, r2
 800cda8:	2100      	movs	r1, #0
 800cdaa:	2201      	movs	r2, #1
 800cdac:	429a      	cmp	r2, r3
 800cdae:	db09      	blt.n	800cdc4 <__s2b+0x30>
 800cdb0:	4630      	mov	r0, r6
 800cdb2:	f7ff ff47 	bl	800cc44 <_Balloc>
 800cdb6:	b940      	cbnz	r0, 800cdca <__s2b+0x36>
 800cdb8:	4602      	mov	r2, r0
 800cdba:	4b19      	ldr	r3, [pc, #100]	; (800ce20 <__s2b+0x8c>)
 800cdbc:	4819      	ldr	r0, [pc, #100]	; (800ce24 <__s2b+0x90>)
 800cdbe:	21d3      	movs	r1, #211	; 0xd3
 800cdc0:	f001 fc4a 	bl	800e658 <__assert_func>
 800cdc4:	0052      	lsls	r2, r2, #1
 800cdc6:	3101      	adds	r1, #1
 800cdc8:	e7f0      	b.n	800cdac <__s2b+0x18>
 800cdca:	9b08      	ldr	r3, [sp, #32]
 800cdcc:	6143      	str	r3, [r0, #20]
 800cdce:	2d09      	cmp	r5, #9
 800cdd0:	f04f 0301 	mov.w	r3, #1
 800cdd4:	6103      	str	r3, [r0, #16]
 800cdd6:	dd16      	ble.n	800ce06 <__s2b+0x72>
 800cdd8:	f104 0909 	add.w	r9, r4, #9
 800cddc:	46c8      	mov	r8, r9
 800cdde:	442c      	add	r4, r5
 800cde0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800cde4:	4601      	mov	r1, r0
 800cde6:	3b30      	subs	r3, #48	; 0x30
 800cde8:	220a      	movs	r2, #10
 800cdea:	4630      	mov	r0, r6
 800cdec:	f7ff ff8c 	bl	800cd08 <__multadd>
 800cdf0:	45a0      	cmp	r8, r4
 800cdf2:	d1f5      	bne.n	800cde0 <__s2b+0x4c>
 800cdf4:	f1a5 0408 	sub.w	r4, r5, #8
 800cdf8:	444c      	add	r4, r9
 800cdfa:	1b2d      	subs	r5, r5, r4
 800cdfc:	1963      	adds	r3, r4, r5
 800cdfe:	42bb      	cmp	r3, r7
 800ce00:	db04      	blt.n	800ce0c <__s2b+0x78>
 800ce02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce06:	340a      	adds	r4, #10
 800ce08:	2509      	movs	r5, #9
 800ce0a:	e7f6      	b.n	800cdfa <__s2b+0x66>
 800ce0c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ce10:	4601      	mov	r1, r0
 800ce12:	3b30      	subs	r3, #48	; 0x30
 800ce14:	220a      	movs	r2, #10
 800ce16:	4630      	mov	r0, r6
 800ce18:	f7ff ff76 	bl	800cd08 <__multadd>
 800ce1c:	e7ee      	b.n	800cdfc <__s2b+0x68>
 800ce1e:	bf00      	nop
 800ce20:	0800f75a 	.word	0x0800f75a
 800ce24:	0800f76b 	.word	0x0800f76b

0800ce28 <__hi0bits>:
 800ce28:	0c03      	lsrs	r3, r0, #16
 800ce2a:	041b      	lsls	r3, r3, #16
 800ce2c:	b9d3      	cbnz	r3, 800ce64 <__hi0bits+0x3c>
 800ce2e:	0400      	lsls	r0, r0, #16
 800ce30:	2310      	movs	r3, #16
 800ce32:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ce36:	bf04      	itt	eq
 800ce38:	0200      	lsleq	r0, r0, #8
 800ce3a:	3308      	addeq	r3, #8
 800ce3c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ce40:	bf04      	itt	eq
 800ce42:	0100      	lsleq	r0, r0, #4
 800ce44:	3304      	addeq	r3, #4
 800ce46:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ce4a:	bf04      	itt	eq
 800ce4c:	0080      	lsleq	r0, r0, #2
 800ce4e:	3302      	addeq	r3, #2
 800ce50:	2800      	cmp	r0, #0
 800ce52:	db05      	blt.n	800ce60 <__hi0bits+0x38>
 800ce54:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ce58:	f103 0301 	add.w	r3, r3, #1
 800ce5c:	bf08      	it	eq
 800ce5e:	2320      	moveq	r3, #32
 800ce60:	4618      	mov	r0, r3
 800ce62:	4770      	bx	lr
 800ce64:	2300      	movs	r3, #0
 800ce66:	e7e4      	b.n	800ce32 <__hi0bits+0xa>

0800ce68 <__lo0bits>:
 800ce68:	6803      	ldr	r3, [r0, #0]
 800ce6a:	f013 0207 	ands.w	r2, r3, #7
 800ce6e:	d00c      	beq.n	800ce8a <__lo0bits+0x22>
 800ce70:	07d9      	lsls	r1, r3, #31
 800ce72:	d422      	bmi.n	800ceba <__lo0bits+0x52>
 800ce74:	079a      	lsls	r2, r3, #30
 800ce76:	bf49      	itett	mi
 800ce78:	085b      	lsrmi	r3, r3, #1
 800ce7a:	089b      	lsrpl	r3, r3, #2
 800ce7c:	6003      	strmi	r3, [r0, #0]
 800ce7e:	2201      	movmi	r2, #1
 800ce80:	bf5c      	itt	pl
 800ce82:	6003      	strpl	r3, [r0, #0]
 800ce84:	2202      	movpl	r2, #2
 800ce86:	4610      	mov	r0, r2
 800ce88:	4770      	bx	lr
 800ce8a:	b299      	uxth	r1, r3
 800ce8c:	b909      	cbnz	r1, 800ce92 <__lo0bits+0x2a>
 800ce8e:	0c1b      	lsrs	r3, r3, #16
 800ce90:	2210      	movs	r2, #16
 800ce92:	b2d9      	uxtb	r1, r3
 800ce94:	b909      	cbnz	r1, 800ce9a <__lo0bits+0x32>
 800ce96:	3208      	adds	r2, #8
 800ce98:	0a1b      	lsrs	r3, r3, #8
 800ce9a:	0719      	lsls	r1, r3, #28
 800ce9c:	bf04      	itt	eq
 800ce9e:	091b      	lsreq	r3, r3, #4
 800cea0:	3204      	addeq	r2, #4
 800cea2:	0799      	lsls	r1, r3, #30
 800cea4:	bf04      	itt	eq
 800cea6:	089b      	lsreq	r3, r3, #2
 800cea8:	3202      	addeq	r2, #2
 800ceaa:	07d9      	lsls	r1, r3, #31
 800ceac:	d403      	bmi.n	800ceb6 <__lo0bits+0x4e>
 800ceae:	085b      	lsrs	r3, r3, #1
 800ceb0:	f102 0201 	add.w	r2, r2, #1
 800ceb4:	d003      	beq.n	800cebe <__lo0bits+0x56>
 800ceb6:	6003      	str	r3, [r0, #0]
 800ceb8:	e7e5      	b.n	800ce86 <__lo0bits+0x1e>
 800ceba:	2200      	movs	r2, #0
 800cebc:	e7e3      	b.n	800ce86 <__lo0bits+0x1e>
 800cebe:	2220      	movs	r2, #32
 800cec0:	e7e1      	b.n	800ce86 <__lo0bits+0x1e>
	...

0800cec4 <__i2b>:
 800cec4:	b510      	push	{r4, lr}
 800cec6:	460c      	mov	r4, r1
 800cec8:	2101      	movs	r1, #1
 800ceca:	f7ff febb 	bl	800cc44 <_Balloc>
 800cece:	4602      	mov	r2, r0
 800ced0:	b928      	cbnz	r0, 800cede <__i2b+0x1a>
 800ced2:	4b05      	ldr	r3, [pc, #20]	; (800cee8 <__i2b+0x24>)
 800ced4:	4805      	ldr	r0, [pc, #20]	; (800ceec <__i2b+0x28>)
 800ced6:	f240 1145 	movw	r1, #325	; 0x145
 800ceda:	f001 fbbd 	bl	800e658 <__assert_func>
 800cede:	2301      	movs	r3, #1
 800cee0:	6144      	str	r4, [r0, #20]
 800cee2:	6103      	str	r3, [r0, #16]
 800cee4:	bd10      	pop	{r4, pc}
 800cee6:	bf00      	nop
 800cee8:	0800f75a 	.word	0x0800f75a
 800ceec:	0800f76b 	.word	0x0800f76b

0800cef0 <__multiply>:
 800cef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cef4:	4691      	mov	r9, r2
 800cef6:	690a      	ldr	r2, [r1, #16]
 800cef8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cefc:	429a      	cmp	r2, r3
 800cefe:	bfb8      	it	lt
 800cf00:	460b      	movlt	r3, r1
 800cf02:	460c      	mov	r4, r1
 800cf04:	bfbc      	itt	lt
 800cf06:	464c      	movlt	r4, r9
 800cf08:	4699      	movlt	r9, r3
 800cf0a:	6927      	ldr	r7, [r4, #16]
 800cf0c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cf10:	68a3      	ldr	r3, [r4, #8]
 800cf12:	6861      	ldr	r1, [r4, #4]
 800cf14:	eb07 060a 	add.w	r6, r7, sl
 800cf18:	42b3      	cmp	r3, r6
 800cf1a:	b085      	sub	sp, #20
 800cf1c:	bfb8      	it	lt
 800cf1e:	3101      	addlt	r1, #1
 800cf20:	f7ff fe90 	bl	800cc44 <_Balloc>
 800cf24:	b930      	cbnz	r0, 800cf34 <__multiply+0x44>
 800cf26:	4602      	mov	r2, r0
 800cf28:	4b44      	ldr	r3, [pc, #272]	; (800d03c <__multiply+0x14c>)
 800cf2a:	4845      	ldr	r0, [pc, #276]	; (800d040 <__multiply+0x150>)
 800cf2c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800cf30:	f001 fb92 	bl	800e658 <__assert_func>
 800cf34:	f100 0514 	add.w	r5, r0, #20
 800cf38:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cf3c:	462b      	mov	r3, r5
 800cf3e:	2200      	movs	r2, #0
 800cf40:	4543      	cmp	r3, r8
 800cf42:	d321      	bcc.n	800cf88 <__multiply+0x98>
 800cf44:	f104 0314 	add.w	r3, r4, #20
 800cf48:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800cf4c:	f109 0314 	add.w	r3, r9, #20
 800cf50:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800cf54:	9202      	str	r2, [sp, #8]
 800cf56:	1b3a      	subs	r2, r7, r4
 800cf58:	3a15      	subs	r2, #21
 800cf5a:	f022 0203 	bic.w	r2, r2, #3
 800cf5e:	3204      	adds	r2, #4
 800cf60:	f104 0115 	add.w	r1, r4, #21
 800cf64:	428f      	cmp	r7, r1
 800cf66:	bf38      	it	cc
 800cf68:	2204      	movcc	r2, #4
 800cf6a:	9201      	str	r2, [sp, #4]
 800cf6c:	9a02      	ldr	r2, [sp, #8]
 800cf6e:	9303      	str	r3, [sp, #12]
 800cf70:	429a      	cmp	r2, r3
 800cf72:	d80c      	bhi.n	800cf8e <__multiply+0x9e>
 800cf74:	2e00      	cmp	r6, #0
 800cf76:	dd03      	ble.n	800cf80 <__multiply+0x90>
 800cf78:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d05b      	beq.n	800d038 <__multiply+0x148>
 800cf80:	6106      	str	r6, [r0, #16]
 800cf82:	b005      	add	sp, #20
 800cf84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf88:	f843 2b04 	str.w	r2, [r3], #4
 800cf8c:	e7d8      	b.n	800cf40 <__multiply+0x50>
 800cf8e:	f8b3 a000 	ldrh.w	sl, [r3]
 800cf92:	f1ba 0f00 	cmp.w	sl, #0
 800cf96:	d024      	beq.n	800cfe2 <__multiply+0xf2>
 800cf98:	f104 0e14 	add.w	lr, r4, #20
 800cf9c:	46a9      	mov	r9, r5
 800cf9e:	f04f 0c00 	mov.w	ip, #0
 800cfa2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800cfa6:	f8d9 1000 	ldr.w	r1, [r9]
 800cfaa:	fa1f fb82 	uxth.w	fp, r2
 800cfae:	b289      	uxth	r1, r1
 800cfb0:	fb0a 110b 	mla	r1, sl, fp, r1
 800cfb4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800cfb8:	f8d9 2000 	ldr.w	r2, [r9]
 800cfbc:	4461      	add	r1, ip
 800cfbe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800cfc2:	fb0a c20b 	mla	r2, sl, fp, ip
 800cfc6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800cfca:	b289      	uxth	r1, r1
 800cfcc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800cfd0:	4577      	cmp	r7, lr
 800cfd2:	f849 1b04 	str.w	r1, [r9], #4
 800cfd6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800cfda:	d8e2      	bhi.n	800cfa2 <__multiply+0xb2>
 800cfdc:	9a01      	ldr	r2, [sp, #4]
 800cfde:	f845 c002 	str.w	ip, [r5, r2]
 800cfe2:	9a03      	ldr	r2, [sp, #12]
 800cfe4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800cfe8:	3304      	adds	r3, #4
 800cfea:	f1b9 0f00 	cmp.w	r9, #0
 800cfee:	d021      	beq.n	800d034 <__multiply+0x144>
 800cff0:	6829      	ldr	r1, [r5, #0]
 800cff2:	f104 0c14 	add.w	ip, r4, #20
 800cff6:	46ae      	mov	lr, r5
 800cff8:	f04f 0a00 	mov.w	sl, #0
 800cffc:	f8bc b000 	ldrh.w	fp, [ip]
 800d000:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d004:	fb09 220b 	mla	r2, r9, fp, r2
 800d008:	4452      	add	r2, sl
 800d00a:	b289      	uxth	r1, r1
 800d00c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d010:	f84e 1b04 	str.w	r1, [lr], #4
 800d014:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d018:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d01c:	f8be 1000 	ldrh.w	r1, [lr]
 800d020:	fb09 110a 	mla	r1, r9, sl, r1
 800d024:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d028:	4567      	cmp	r7, ip
 800d02a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d02e:	d8e5      	bhi.n	800cffc <__multiply+0x10c>
 800d030:	9a01      	ldr	r2, [sp, #4]
 800d032:	50a9      	str	r1, [r5, r2]
 800d034:	3504      	adds	r5, #4
 800d036:	e799      	b.n	800cf6c <__multiply+0x7c>
 800d038:	3e01      	subs	r6, #1
 800d03a:	e79b      	b.n	800cf74 <__multiply+0x84>
 800d03c:	0800f75a 	.word	0x0800f75a
 800d040:	0800f76b 	.word	0x0800f76b

0800d044 <__pow5mult>:
 800d044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d048:	4615      	mov	r5, r2
 800d04a:	f012 0203 	ands.w	r2, r2, #3
 800d04e:	4606      	mov	r6, r0
 800d050:	460f      	mov	r7, r1
 800d052:	d007      	beq.n	800d064 <__pow5mult+0x20>
 800d054:	4c25      	ldr	r4, [pc, #148]	; (800d0ec <__pow5mult+0xa8>)
 800d056:	3a01      	subs	r2, #1
 800d058:	2300      	movs	r3, #0
 800d05a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d05e:	f7ff fe53 	bl	800cd08 <__multadd>
 800d062:	4607      	mov	r7, r0
 800d064:	10ad      	asrs	r5, r5, #2
 800d066:	d03d      	beq.n	800d0e4 <__pow5mult+0xa0>
 800d068:	69f4      	ldr	r4, [r6, #28]
 800d06a:	b97c      	cbnz	r4, 800d08c <__pow5mult+0x48>
 800d06c:	2010      	movs	r0, #16
 800d06e:	f7ff fd35 	bl	800cadc <malloc>
 800d072:	4602      	mov	r2, r0
 800d074:	61f0      	str	r0, [r6, #28]
 800d076:	b928      	cbnz	r0, 800d084 <__pow5mult+0x40>
 800d078:	4b1d      	ldr	r3, [pc, #116]	; (800d0f0 <__pow5mult+0xac>)
 800d07a:	481e      	ldr	r0, [pc, #120]	; (800d0f4 <__pow5mult+0xb0>)
 800d07c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d080:	f001 faea 	bl	800e658 <__assert_func>
 800d084:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d088:	6004      	str	r4, [r0, #0]
 800d08a:	60c4      	str	r4, [r0, #12]
 800d08c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d090:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d094:	b94c      	cbnz	r4, 800d0aa <__pow5mult+0x66>
 800d096:	f240 2171 	movw	r1, #625	; 0x271
 800d09a:	4630      	mov	r0, r6
 800d09c:	f7ff ff12 	bl	800cec4 <__i2b>
 800d0a0:	2300      	movs	r3, #0
 800d0a2:	f8c8 0008 	str.w	r0, [r8, #8]
 800d0a6:	4604      	mov	r4, r0
 800d0a8:	6003      	str	r3, [r0, #0]
 800d0aa:	f04f 0900 	mov.w	r9, #0
 800d0ae:	07eb      	lsls	r3, r5, #31
 800d0b0:	d50a      	bpl.n	800d0c8 <__pow5mult+0x84>
 800d0b2:	4639      	mov	r1, r7
 800d0b4:	4622      	mov	r2, r4
 800d0b6:	4630      	mov	r0, r6
 800d0b8:	f7ff ff1a 	bl	800cef0 <__multiply>
 800d0bc:	4639      	mov	r1, r7
 800d0be:	4680      	mov	r8, r0
 800d0c0:	4630      	mov	r0, r6
 800d0c2:	f7ff fdff 	bl	800ccc4 <_Bfree>
 800d0c6:	4647      	mov	r7, r8
 800d0c8:	106d      	asrs	r5, r5, #1
 800d0ca:	d00b      	beq.n	800d0e4 <__pow5mult+0xa0>
 800d0cc:	6820      	ldr	r0, [r4, #0]
 800d0ce:	b938      	cbnz	r0, 800d0e0 <__pow5mult+0x9c>
 800d0d0:	4622      	mov	r2, r4
 800d0d2:	4621      	mov	r1, r4
 800d0d4:	4630      	mov	r0, r6
 800d0d6:	f7ff ff0b 	bl	800cef0 <__multiply>
 800d0da:	6020      	str	r0, [r4, #0]
 800d0dc:	f8c0 9000 	str.w	r9, [r0]
 800d0e0:	4604      	mov	r4, r0
 800d0e2:	e7e4      	b.n	800d0ae <__pow5mult+0x6a>
 800d0e4:	4638      	mov	r0, r7
 800d0e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d0ea:	bf00      	nop
 800d0ec:	0800f8b8 	.word	0x0800f8b8
 800d0f0:	0800f6eb 	.word	0x0800f6eb
 800d0f4:	0800f76b 	.word	0x0800f76b

0800d0f8 <__lshift>:
 800d0f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0fc:	460c      	mov	r4, r1
 800d0fe:	6849      	ldr	r1, [r1, #4]
 800d100:	6923      	ldr	r3, [r4, #16]
 800d102:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d106:	68a3      	ldr	r3, [r4, #8]
 800d108:	4607      	mov	r7, r0
 800d10a:	4691      	mov	r9, r2
 800d10c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d110:	f108 0601 	add.w	r6, r8, #1
 800d114:	42b3      	cmp	r3, r6
 800d116:	db0b      	blt.n	800d130 <__lshift+0x38>
 800d118:	4638      	mov	r0, r7
 800d11a:	f7ff fd93 	bl	800cc44 <_Balloc>
 800d11e:	4605      	mov	r5, r0
 800d120:	b948      	cbnz	r0, 800d136 <__lshift+0x3e>
 800d122:	4602      	mov	r2, r0
 800d124:	4b28      	ldr	r3, [pc, #160]	; (800d1c8 <__lshift+0xd0>)
 800d126:	4829      	ldr	r0, [pc, #164]	; (800d1cc <__lshift+0xd4>)
 800d128:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d12c:	f001 fa94 	bl	800e658 <__assert_func>
 800d130:	3101      	adds	r1, #1
 800d132:	005b      	lsls	r3, r3, #1
 800d134:	e7ee      	b.n	800d114 <__lshift+0x1c>
 800d136:	2300      	movs	r3, #0
 800d138:	f100 0114 	add.w	r1, r0, #20
 800d13c:	f100 0210 	add.w	r2, r0, #16
 800d140:	4618      	mov	r0, r3
 800d142:	4553      	cmp	r3, sl
 800d144:	db33      	blt.n	800d1ae <__lshift+0xb6>
 800d146:	6920      	ldr	r0, [r4, #16]
 800d148:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d14c:	f104 0314 	add.w	r3, r4, #20
 800d150:	f019 091f 	ands.w	r9, r9, #31
 800d154:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d158:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d15c:	d02b      	beq.n	800d1b6 <__lshift+0xbe>
 800d15e:	f1c9 0e20 	rsb	lr, r9, #32
 800d162:	468a      	mov	sl, r1
 800d164:	2200      	movs	r2, #0
 800d166:	6818      	ldr	r0, [r3, #0]
 800d168:	fa00 f009 	lsl.w	r0, r0, r9
 800d16c:	4310      	orrs	r0, r2
 800d16e:	f84a 0b04 	str.w	r0, [sl], #4
 800d172:	f853 2b04 	ldr.w	r2, [r3], #4
 800d176:	459c      	cmp	ip, r3
 800d178:	fa22 f20e 	lsr.w	r2, r2, lr
 800d17c:	d8f3      	bhi.n	800d166 <__lshift+0x6e>
 800d17e:	ebac 0304 	sub.w	r3, ip, r4
 800d182:	3b15      	subs	r3, #21
 800d184:	f023 0303 	bic.w	r3, r3, #3
 800d188:	3304      	adds	r3, #4
 800d18a:	f104 0015 	add.w	r0, r4, #21
 800d18e:	4584      	cmp	ip, r0
 800d190:	bf38      	it	cc
 800d192:	2304      	movcc	r3, #4
 800d194:	50ca      	str	r2, [r1, r3]
 800d196:	b10a      	cbz	r2, 800d19c <__lshift+0xa4>
 800d198:	f108 0602 	add.w	r6, r8, #2
 800d19c:	3e01      	subs	r6, #1
 800d19e:	4638      	mov	r0, r7
 800d1a0:	612e      	str	r6, [r5, #16]
 800d1a2:	4621      	mov	r1, r4
 800d1a4:	f7ff fd8e 	bl	800ccc4 <_Bfree>
 800d1a8:	4628      	mov	r0, r5
 800d1aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1ae:	f842 0f04 	str.w	r0, [r2, #4]!
 800d1b2:	3301      	adds	r3, #1
 800d1b4:	e7c5      	b.n	800d142 <__lshift+0x4a>
 800d1b6:	3904      	subs	r1, #4
 800d1b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1bc:	f841 2f04 	str.w	r2, [r1, #4]!
 800d1c0:	459c      	cmp	ip, r3
 800d1c2:	d8f9      	bhi.n	800d1b8 <__lshift+0xc0>
 800d1c4:	e7ea      	b.n	800d19c <__lshift+0xa4>
 800d1c6:	bf00      	nop
 800d1c8:	0800f75a 	.word	0x0800f75a
 800d1cc:	0800f76b 	.word	0x0800f76b

0800d1d0 <__mcmp>:
 800d1d0:	b530      	push	{r4, r5, lr}
 800d1d2:	6902      	ldr	r2, [r0, #16]
 800d1d4:	690c      	ldr	r4, [r1, #16]
 800d1d6:	1b12      	subs	r2, r2, r4
 800d1d8:	d10e      	bne.n	800d1f8 <__mcmp+0x28>
 800d1da:	f100 0314 	add.w	r3, r0, #20
 800d1de:	3114      	adds	r1, #20
 800d1e0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d1e4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d1e8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d1ec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d1f0:	42a5      	cmp	r5, r4
 800d1f2:	d003      	beq.n	800d1fc <__mcmp+0x2c>
 800d1f4:	d305      	bcc.n	800d202 <__mcmp+0x32>
 800d1f6:	2201      	movs	r2, #1
 800d1f8:	4610      	mov	r0, r2
 800d1fa:	bd30      	pop	{r4, r5, pc}
 800d1fc:	4283      	cmp	r3, r0
 800d1fe:	d3f3      	bcc.n	800d1e8 <__mcmp+0x18>
 800d200:	e7fa      	b.n	800d1f8 <__mcmp+0x28>
 800d202:	f04f 32ff 	mov.w	r2, #4294967295
 800d206:	e7f7      	b.n	800d1f8 <__mcmp+0x28>

0800d208 <__mdiff>:
 800d208:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d20c:	460c      	mov	r4, r1
 800d20e:	4606      	mov	r6, r0
 800d210:	4611      	mov	r1, r2
 800d212:	4620      	mov	r0, r4
 800d214:	4690      	mov	r8, r2
 800d216:	f7ff ffdb 	bl	800d1d0 <__mcmp>
 800d21a:	1e05      	subs	r5, r0, #0
 800d21c:	d110      	bne.n	800d240 <__mdiff+0x38>
 800d21e:	4629      	mov	r1, r5
 800d220:	4630      	mov	r0, r6
 800d222:	f7ff fd0f 	bl	800cc44 <_Balloc>
 800d226:	b930      	cbnz	r0, 800d236 <__mdiff+0x2e>
 800d228:	4b3a      	ldr	r3, [pc, #232]	; (800d314 <__mdiff+0x10c>)
 800d22a:	4602      	mov	r2, r0
 800d22c:	f240 2137 	movw	r1, #567	; 0x237
 800d230:	4839      	ldr	r0, [pc, #228]	; (800d318 <__mdiff+0x110>)
 800d232:	f001 fa11 	bl	800e658 <__assert_func>
 800d236:	2301      	movs	r3, #1
 800d238:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d23c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d240:	bfa4      	itt	ge
 800d242:	4643      	movge	r3, r8
 800d244:	46a0      	movge	r8, r4
 800d246:	4630      	mov	r0, r6
 800d248:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d24c:	bfa6      	itte	ge
 800d24e:	461c      	movge	r4, r3
 800d250:	2500      	movge	r5, #0
 800d252:	2501      	movlt	r5, #1
 800d254:	f7ff fcf6 	bl	800cc44 <_Balloc>
 800d258:	b920      	cbnz	r0, 800d264 <__mdiff+0x5c>
 800d25a:	4b2e      	ldr	r3, [pc, #184]	; (800d314 <__mdiff+0x10c>)
 800d25c:	4602      	mov	r2, r0
 800d25e:	f240 2145 	movw	r1, #581	; 0x245
 800d262:	e7e5      	b.n	800d230 <__mdiff+0x28>
 800d264:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d268:	6926      	ldr	r6, [r4, #16]
 800d26a:	60c5      	str	r5, [r0, #12]
 800d26c:	f104 0914 	add.w	r9, r4, #20
 800d270:	f108 0514 	add.w	r5, r8, #20
 800d274:	f100 0e14 	add.w	lr, r0, #20
 800d278:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d27c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d280:	f108 0210 	add.w	r2, r8, #16
 800d284:	46f2      	mov	sl, lr
 800d286:	2100      	movs	r1, #0
 800d288:	f859 3b04 	ldr.w	r3, [r9], #4
 800d28c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d290:	fa11 f88b 	uxtah	r8, r1, fp
 800d294:	b299      	uxth	r1, r3
 800d296:	0c1b      	lsrs	r3, r3, #16
 800d298:	eba8 0801 	sub.w	r8, r8, r1
 800d29c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d2a0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d2a4:	fa1f f888 	uxth.w	r8, r8
 800d2a8:	1419      	asrs	r1, r3, #16
 800d2aa:	454e      	cmp	r6, r9
 800d2ac:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d2b0:	f84a 3b04 	str.w	r3, [sl], #4
 800d2b4:	d8e8      	bhi.n	800d288 <__mdiff+0x80>
 800d2b6:	1b33      	subs	r3, r6, r4
 800d2b8:	3b15      	subs	r3, #21
 800d2ba:	f023 0303 	bic.w	r3, r3, #3
 800d2be:	3304      	adds	r3, #4
 800d2c0:	3415      	adds	r4, #21
 800d2c2:	42a6      	cmp	r6, r4
 800d2c4:	bf38      	it	cc
 800d2c6:	2304      	movcc	r3, #4
 800d2c8:	441d      	add	r5, r3
 800d2ca:	4473      	add	r3, lr
 800d2cc:	469e      	mov	lr, r3
 800d2ce:	462e      	mov	r6, r5
 800d2d0:	4566      	cmp	r6, ip
 800d2d2:	d30e      	bcc.n	800d2f2 <__mdiff+0xea>
 800d2d4:	f10c 0203 	add.w	r2, ip, #3
 800d2d8:	1b52      	subs	r2, r2, r5
 800d2da:	f022 0203 	bic.w	r2, r2, #3
 800d2de:	3d03      	subs	r5, #3
 800d2e0:	45ac      	cmp	ip, r5
 800d2e2:	bf38      	it	cc
 800d2e4:	2200      	movcc	r2, #0
 800d2e6:	4413      	add	r3, r2
 800d2e8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d2ec:	b17a      	cbz	r2, 800d30e <__mdiff+0x106>
 800d2ee:	6107      	str	r7, [r0, #16]
 800d2f0:	e7a4      	b.n	800d23c <__mdiff+0x34>
 800d2f2:	f856 8b04 	ldr.w	r8, [r6], #4
 800d2f6:	fa11 f288 	uxtah	r2, r1, r8
 800d2fa:	1414      	asrs	r4, r2, #16
 800d2fc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d300:	b292      	uxth	r2, r2
 800d302:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d306:	f84e 2b04 	str.w	r2, [lr], #4
 800d30a:	1421      	asrs	r1, r4, #16
 800d30c:	e7e0      	b.n	800d2d0 <__mdiff+0xc8>
 800d30e:	3f01      	subs	r7, #1
 800d310:	e7ea      	b.n	800d2e8 <__mdiff+0xe0>
 800d312:	bf00      	nop
 800d314:	0800f75a 	.word	0x0800f75a
 800d318:	0800f76b 	.word	0x0800f76b

0800d31c <__ulp>:
 800d31c:	b082      	sub	sp, #8
 800d31e:	ed8d 0b00 	vstr	d0, [sp]
 800d322:	9a01      	ldr	r2, [sp, #4]
 800d324:	4b0f      	ldr	r3, [pc, #60]	; (800d364 <__ulp+0x48>)
 800d326:	4013      	ands	r3, r2
 800d328:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	dc08      	bgt.n	800d342 <__ulp+0x26>
 800d330:	425b      	negs	r3, r3
 800d332:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800d336:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d33a:	da04      	bge.n	800d346 <__ulp+0x2a>
 800d33c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800d340:	4113      	asrs	r3, r2
 800d342:	2200      	movs	r2, #0
 800d344:	e008      	b.n	800d358 <__ulp+0x3c>
 800d346:	f1a2 0314 	sub.w	r3, r2, #20
 800d34a:	2b1e      	cmp	r3, #30
 800d34c:	bfda      	itte	le
 800d34e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800d352:	40da      	lsrle	r2, r3
 800d354:	2201      	movgt	r2, #1
 800d356:	2300      	movs	r3, #0
 800d358:	4619      	mov	r1, r3
 800d35a:	4610      	mov	r0, r2
 800d35c:	ec41 0b10 	vmov	d0, r0, r1
 800d360:	b002      	add	sp, #8
 800d362:	4770      	bx	lr
 800d364:	7ff00000 	.word	0x7ff00000

0800d368 <__b2d>:
 800d368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d36c:	6906      	ldr	r6, [r0, #16]
 800d36e:	f100 0814 	add.w	r8, r0, #20
 800d372:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d376:	1f37      	subs	r7, r6, #4
 800d378:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d37c:	4610      	mov	r0, r2
 800d37e:	f7ff fd53 	bl	800ce28 <__hi0bits>
 800d382:	f1c0 0320 	rsb	r3, r0, #32
 800d386:	280a      	cmp	r0, #10
 800d388:	600b      	str	r3, [r1, #0]
 800d38a:	491b      	ldr	r1, [pc, #108]	; (800d3f8 <__b2d+0x90>)
 800d38c:	dc15      	bgt.n	800d3ba <__b2d+0x52>
 800d38e:	f1c0 0c0b 	rsb	ip, r0, #11
 800d392:	fa22 f30c 	lsr.w	r3, r2, ip
 800d396:	45b8      	cmp	r8, r7
 800d398:	ea43 0501 	orr.w	r5, r3, r1
 800d39c:	bf34      	ite	cc
 800d39e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d3a2:	2300      	movcs	r3, #0
 800d3a4:	3015      	adds	r0, #21
 800d3a6:	fa02 f000 	lsl.w	r0, r2, r0
 800d3aa:	fa23 f30c 	lsr.w	r3, r3, ip
 800d3ae:	4303      	orrs	r3, r0
 800d3b0:	461c      	mov	r4, r3
 800d3b2:	ec45 4b10 	vmov	d0, r4, r5
 800d3b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d3ba:	45b8      	cmp	r8, r7
 800d3bc:	bf3a      	itte	cc
 800d3be:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d3c2:	f1a6 0708 	subcc.w	r7, r6, #8
 800d3c6:	2300      	movcs	r3, #0
 800d3c8:	380b      	subs	r0, #11
 800d3ca:	d012      	beq.n	800d3f2 <__b2d+0x8a>
 800d3cc:	f1c0 0120 	rsb	r1, r0, #32
 800d3d0:	fa23 f401 	lsr.w	r4, r3, r1
 800d3d4:	4082      	lsls	r2, r0
 800d3d6:	4322      	orrs	r2, r4
 800d3d8:	4547      	cmp	r7, r8
 800d3da:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800d3de:	bf8c      	ite	hi
 800d3e0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d3e4:	2200      	movls	r2, #0
 800d3e6:	4083      	lsls	r3, r0
 800d3e8:	40ca      	lsrs	r2, r1
 800d3ea:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800d3ee:	4313      	orrs	r3, r2
 800d3f0:	e7de      	b.n	800d3b0 <__b2d+0x48>
 800d3f2:	ea42 0501 	orr.w	r5, r2, r1
 800d3f6:	e7db      	b.n	800d3b0 <__b2d+0x48>
 800d3f8:	3ff00000 	.word	0x3ff00000

0800d3fc <__d2b>:
 800d3fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d400:	460f      	mov	r7, r1
 800d402:	2101      	movs	r1, #1
 800d404:	ec59 8b10 	vmov	r8, r9, d0
 800d408:	4616      	mov	r6, r2
 800d40a:	f7ff fc1b 	bl	800cc44 <_Balloc>
 800d40e:	4604      	mov	r4, r0
 800d410:	b930      	cbnz	r0, 800d420 <__d2b+0x24>
 800d412:	4602      	mov	r2, r0
 800d414:	4b24      	ldr	r3, [pc, #144]	; (800d4a8 <__d2b+0xac>)
 800d416:	4825      	ldr	r0, [pc, #148]	; (800d4ac <__d2b+0xb0>)
 800d418:	f240 310f 	movw	r1, #783	; 0x30f
 800d41c:	f001 f91c 	bl	800e658 <__assert_func>
 800d420:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d424:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d428:	bb2d      	cbnz	r5, 800d476 <__d2b+0x7a>
 800d42a:	9301      	str	r3, [sp, #4]
 800d42c:	f1b8 0300 	subs.w	r3, r8, #0
 800d430:	d026      	beq.n	800d480 <__d2b+0x84>
 800d432:	4668      	mov	r0, sp
 800d434:	9300      	str	r3, [sp, #0]
 800d436:	f7ff fd17 	bl	800ce68 <__lo0bits>
 800d43a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d43e:	b1e8      	cbz	r0, 800d47c <__d2b+0x80>
 800d440:	f1c0 0320 	rsb	r3, r0, #32
 800d444:	fa02 f303 	lsl.w	r3, r2, r3
 800d448:	430b      	orrs	r3, r1
 800d44a:	40c2      	lsrs	r2, r0
 800d44c:	6163      	str	r3, [r4, #20]
 800d44e:	9201      	str	r2, [sp, #4]
 800d450:	9b01      	ldr	r3, [sp, #4]
 800d452:	61a3      	str	r3, [r4, #24]
 800d454:	2b00      	cmp	r3, #0
 800d456:	bf14      	ite	ne
 800d458:	2202      	movne	r2, #2
 800d45a:	2201      	moveq	r2, #1
 800d45c:	6122      	str	r2, [r4, #16]
 800d45e:	b1bd      	cbz	r5, 800d490 <__d2b+0x94>
 800d460:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d464:	4405      	add	r5, r0
 800d466:	603d      	str	r5, [r7, #0]
 800d468:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d46c:	6030      	str	r0, [r6, #0]
 800d46e:	4620      	mov	r0, r4
 800d470:	b003      	add	sp, #12
 800d472:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d476:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d47a:	e7d6      	b.n	800d42a <__d2b+0x2e>
 800d47c:	6161      	str	r1, [r4, #20]
 800d47e:	e7e7      	b.n	800d450 <__d2b+0x54>
 800d480:	a801      	add	r0, sp, #4
 800d482:	f7ff fcf1 	bl	800ce68 <__lo0bits>
 800d486:	9b01      	ldr	r3, [sp, #4]
 800d488:	6163      	str	r3, [r4, #20]
 800d48a:	3020      	adds	r0, #32
 800d48c:	2201      	movs	r2, #1
 800d48e:	e7e5      	b.n	800d45c <__d2b+0x60>
 800d490:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d494:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d498:	6038      	str	r0, [r7, #0]
 800d49a:	6918      	ldr	r0, [r3, #16]
 800d49c:	f7ff fcc4 	bl	800ce28 <__hi0bits>
 800d4a0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d4a4:	e7e2      	b.n	800d46c <__d2b+0x70>
 800d4a6:	bf00      	nop
 800d4a8:	0800f75a 	.word	0x0800f75a
 800d4ac:	0800f76b 	.word	0x0800f76b

0800d4b0 <__ratio>:
 800d4b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4b4:	4688      	mov	r8, r1
 800d4b6:	4669      	mov	r1, sp
 800d4b8:	4681      	mov	r9, r0
 800d4ba:	f7ff ff55 	bl	800d368 <__b2d>
 800d4be:	a901      	add	r1, sp, #4
 800d4c0:	4640      	mov	r0, r8
 800d4c2:	ec55 4b10 	vmov	r4, r5, d0
 800d4c6:	f7ff ff4f 	bl	800d368 <__b2d>
 800d4ca:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d4ce:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d4d2:	eba3 0c02 	sub.w	ip, r3, r2
 800d4d6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d4da:	1a9b      	subs	r3, r3, r2
 800d4dc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800d4e0:	ec51 0b10 	vmov	r0, r1, d0
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	bfd6      	itet	le
 800d4e8:	460a      	movle	r2, r1
 800d4ea:	462a      	movgt	r2, r5
 800d4ec:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d4f0:	468b      	mov	fp, r1
 800d4f2:	462f      	mov	r7, r5
 800d4f4:	bfd4      	ite	le
 800d4f6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800d4fa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d4fe:	4620      	mov	r0, r4
 800d500:	ee10 2a10 	vmov	r2, s0
 800d504:	465b      	mov	r3, fp
 800d506:	4639      	mov	r1, r7
 800d508:	f7f3 f9a0 	bl	800084c <__aeabi_ddiv>
 800d50c:	ec41 0b10 	vmov	d0, r0, r1
 800d510:	b003      	add	sp, #12
 800d512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d516 <__copybits>:
 800d516:	3901      	subs	r1, #1
 800d518:	b570      	push	{r4, r5, r6, lr}
 800d51a:	1149      	asrs	r1, r1, #5
 800d51c:	6914      	ldr	r4, [r2, #16]
 800d51e:	3101      	adds	r1, #1
 800d520:	f102 0314 	add.w	r3, r2, #20
 800d524:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d528:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d52c:	1f05      	subs	r5, r0, #4
 800d52e:	42a3      	cmp	r3, r4
 800d530:	d30c      	bcc.n	800d54c <__copybits+0x36>
 800d532:	1aa3      	subs	r3, r4, r2
 800d534:	3b11      	subs	r3, #17
 800d536:	f023 0303 	bic.w	r3, r3, #3
 800d53a:	3211      	adds	r2, #17
 800d53c:	42a2      	cmp	r2, r4
 800d53e:	bf88      	it	hi
 800d540:	2300      	movhi	r3, #0
 800d542:	4418      	add	r0, r3
 800d544:	2300      	movs	r3, #0
 800d546:	4288      	cmp	r0, r1
 800d548:	d305      	bcc.n	800d556 <__copybits+0x40>
 800d54a:	bd70      	pop	{r4, r5, r6, pc}
 800d54c:	f853 6b04 	ldr.w	r6, [r3], #4
 800d550:	f845 6f04 	str.w	r6, [r5, #4]!
 800d554:	e7eb      	b.n	800d52e <__copybits+0x18>
 800d556:	f840 3b04 	str.w	r3, [r0], #4
 800d55a:	e7f4      	b.n	800d546 <__copybits+0x30>

0800d55c <__any_on>:
 800d55c:	f100 0214 	add.w	r2, r0, #20
 800d560:	6900      	ldr	r0, [r0, #16]
 800d562:	114b      	asrs	r3, r1, #5
 800d564:	4298      	cmp	r0, r3
 800d566:	b510      	push	{r4, lr}
 800d568:	db11      	blt.n	800d58e <__any_on+0x32>
 800d56a:	dd0a      	ble.n	800d582 <__any_on+0x26>
 800d56c:	f011 011f 	ands.w	r1, r1, #31
 800d570:	d007      	beq.n	800d582 <__any_on+0x26>
 800d572:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d576:	fa24 f001 	lsr.w	r0, r4, r1
 800d57a:	fa00 f101 	lsl.w	r1, r0, r1
 800d57e:	428c      	cmp	r4, r1
 800d580:	d10b      	bne.n	800d59a <__any_on+0x3e>
 800d582:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d586:	4293      	cmp	r3, r2
 800d588:	d803      	bhi.n	800d592 <__any_on+0x36>
 800d58a:	2000      	movs	r0, #0
 800d58c:	bd10      	pop	{r4, pc}
 800d58e:	4603      	mov	r3, r0
 800d590:	e7f7      	b.n	800d582 <__any_on+0x26>
 800d592:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d596:	2900      	cmp	r1, #0
 800d598:	d0f5      	beq.n	800d586 <__any_on+0x2a>
 800d59a:	2001      	movs	r0, #1
 800d59c:	e7f6      	b.n	800d58c <__any_on+0x30>

0800d59e <sulp>:
 800d59e:	b570      	push	{r4, r5, r6, lr}
 800d5a0:	4604      	mov	r4, r0
 800d5a2:	460d      	mov	r5, r1
 800d5a4:	ec45 4b10 	vmov	d0, r4, r5
 800d5a8:	4616      	mov	r6, r2
 800d5aa:	f7ff feb7 	bl	800d31c <__ulp>
 800d5ae:	ec51 0b10 	vmov	r0, r1, d0
 800d5b2:	b17e      	cbz	r6, 800d5d4 <sulp+0x36>
 800d5b4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d5b8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	dd09      	ble.n	800d5d4 <sulp+0x36>
 800d5c0:	051b      	lsls	r3, r3, #20
 800d5c2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800d5c6:	2400      	movs	r4, #0
 800d5c8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800d5cc:	4622      	mov	r2, r4
 800d5ce:	462b      	mov	r3, r5
 800d5d0:	f7f3 f812 	bl	80005f8 <__aeabi_dmul>
 800d5d4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d5d8 <_strtod_l>:
 800d5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5dc:	ed2d 8b02 	vpush	{d8}
 800d5e0:	b09b      	sub	sp, #108	; 0x6c
 800d5e2:	4604      	mov	r4, r0
 800d5e4:	9213      	str	r2, [sp, #76]	; 0x4c
 800d5e6:	2200      	movs	r2, #0
 800d5e8:	9216      	str	r2, [sp, #88]	; 0x58
 800d5ea:	460d      	mov	r5, r1
 800d5ec:	f04f 0800 	mov.w	r8, #0
 800d5f0:	f04f 0900 	mov.w	r9, #0
 800d5f4:	460a      	mov	r2, r1
 800d5f6:	9215      	str	r2, [sp, #84]	; 0x54
 800d5f8:	7811      	ldrb	r1, [r2, #0]
 800d5fa:	292b      	cmp	r1, #43	; 0x2b
 800d5fc:	d04c      	beq.n	800d698 <_strtod_l+0xc0>
 800d5fe:	d83a      	bhi.n	800d676 <_strtod_l+0x9e>
 800d600:	290d      	cmp	r1, #13
 800d602:	d834      	bhi.n	800d66e <_strtod_l+0x96>
 800d604:	2908      	cmp	r1, #8
 800d606:	d834      	bhi.n	800d672 <_strtod_l+0x9a>
 800d608:	2900      	cmp	r1, #0
 800d60a:	d03d      	beq.n	800d688 <_strtod_l+0xb0>
 800d60c:	2200      	movs	r2, #0
 800d60e:	920a      	str	r2, [sp, #40]	; 0x28
 800d610:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800d612:	7832      	ldrb	r2, [r6, #0]
 800d614:	2a30      	cmp	r2, #48	; 0x30
 800d616:	f040 80b4 	bne.w	800d782 <_strtod_l+0x1aa>
 800d61a:	7872      	ldrb	r2, [r6, #1]
 800d61c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800d620:	2a58      	cmp	r2, #88	; 0x58
 800d622:	d170      	bne.n	800d706 <_strtod_l+0x12e>
 800d624:	9302      	str	r3, [sp, #8]
 800d626:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d628:	9301      	str	r3, [sp, #4]
 800d62a:	ab16      	add	r3, sp, #88	; 0x58
 800d62c:	9300      	str	r3, [sp, #0]
 800d62e:	4a8e      	ldr	r2, [pc, #568]	; (800d868 <_strtod_l+0x290>)
 800d630:	ab17      	add	r3, sp, #92	; 0x5c
 800d632:	a915      	add	r1, sp, #84	; 0x54
 800d634:	4620      	mov	r0, r4
 800d636:	f001 f8ab 	bl	800e790 <__gethex>
 800d63a:	f010 070f 	ands.w	r7, r0, #15
 800d63e:	4605      	mov	r5, r0
 800d640:	d005      	beq.n	800d64e <_strtod_l+0x76>
 800d642:	2f06      	cmp	r7, #6
 800d644:	d12a      	bne.n	800d69c <_strtod_l+0xc4>
 800d646:	3601      	adds	r6, #1
 800d648:	2300      	movs	r3, #0
 800d64a:	9615      	str	r6, [sp, #84]	; 0x54
 800d64c:	930a      	str	r3, [sp, #40]	; 0x28
 800d64e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d650:	2b00      	cmp	r3, #0
 800d652:	f040 857f 	bne.w	800e154 <_strtod_l+0xb7c>
 800d656:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d658:	b1db      	cbz	r3, 800d692 <_strtod_l+0xba>
 800d65a:	4642      	mov	r2, r8
 800d65c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d660:	ec43 2b10 	vmov	d0, r2, r3
 800d664:	b01b      	add	sp, #108	; 0x6c
 800d666:	ecbd 8b02 	vpop	{d8}
 800d66a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d66e:	2920      	cmp	r1, #32
 800d670:	d1cc      	bne.n	800d60c <_strtod_l+0x34>
 800d672:	3201      	adds	r2, #1
 800d674:	e7bf      	b.n	800d5f6 <_strtod_l+0x1e>
 800d676:	292d      	cmp	r1, #45	; 0x2d
 800d678:	d1c8      	bne.n	800d60c <_strtod_l+0x34>
 800d67a:	2101      	movs	r1, #1
 800d67c:	910a      	str	r1, [sp, #40]	; 0x28
 800d67e:	1c51      	adds	r1, r2, #1
 800d680:	9115      	str	r1, [sp, #84]	; 0x54
 800d682:	7852      	ldrb	r2, [r2, #1]
 800d684:	2a00      	cmp	r2, #0
 800d686:	d1c3      	bne.n	800d610 <_strtod_l+0x38>
 800d688:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d68a:	9515      	str	r5, [sp, #84]	; 0x54
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	f040 855f 	bne.w	800e150 <_strtod_l+0xb78>
 800d692:	4642      	mov	r2, r8
 800d694:	464b      	mov	r3, r9
 800d696:	e7e3      	b.n	800d660 <_strtod_l+0x88>
 800d698:	2100      	movs	r1, #0
 800d69a:	e7ef      	b.n	800d67c <_strtod_l+0xa4>
 800d69c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d69e:	b13a      	cbz	r2, 800d6b0 <_strtod_l+0xd8>
 800d6a0:	2135      	movs	r1, #53	; 0x35
 800d6a2:	a818      	add	r0, sp, #96	; 0x60
 800d6a4:	f7ff ff37 	bl	800d516 <__copybits>
 800d6a8:	9916      	ldr	r1, [sp, #88]	; 0x58
 800d6aa:	4620      	mov	r0, r4
 800d6ac:	f7ff fb0a 	bl	800ccc4 <_Bfree>
 800d6b0:	3f01      	subs	r7, #1
 800d6b2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d6b4:	2f04      	cmp	r7, #4
 800d6b6:	d806      	bhi.n	800d6c6 <_strtod_l+0xee>
 800d6b8:	e8df f007 	tbb	[pc, r7]
 800d6bc:	201d0314 	.word	0x201d0314
 800d6c0:	14          	.byte	0x14
 800d6c1:	00          	.byte	0x00
 800d6c2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800d6c6:	05e9      	lsls	r1, r5, #23
 800d6c8:	bf48      	it	mi
 800d6ca:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800d6ce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d6d2:	0d1b      	lsrs	r3, r3, #20
 800d6d4:	051b      	lsls	r3, r3, #20
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d1b9      	bne.n	800d64e <_strtod_l+0x76>
 800d6da:	f7fe faf5 	bl	800bcc8 <__errno>
 800d6de:	2322      	movs	r3, #34	; 0x22
 800d6e0:	6003      	str	r3, [r0, #0]
 800d6e2:	e7b4      	b.n	800d64e <_strtod_l+0x76>
 800d6e4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800d6e8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800d6ec:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800d6f0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800d6f4:	e7e7      	b.n	800d6c6 <_strtod_l+0xee>
 800d6f6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800d870 <_strtod_l+0x298>
 800d6fa:	e7e4      	b.n	800d6c6 <_strtod_l+0xee>
 800d6fc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800d700:	f04f 38ff 	mov.w	r8, #4294967295
 800d704:	e7df      	b.n	800d6c6 <_strtod_l+0xee>
 800d706:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d708:	1c5a      	adds	r2, r3, #1
 800d70a:	9215      	str	r2, [sp, #84]	; 0x54
 800d70c:	785b      	ldrb	r3, [r3, #1]
 800d70e:	2b30      	cmp	r3, #48	; 0x30
 800d710:	d0f9      	beq.n	800d706 <_strtod_l+0x12e>
 800d712:	2b00      	cmp	r3, #0
 800d714:	d09b      	beq.n	800d64e <_strtod_l+0x76>
 800d716:	2301      	movs	r3, #1
 800d718:	f04f 0a00 	mov.w	sl, #0
 800d71c:	9304      	str	r3, [sp, #16]
 800d71e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d720:	930b      	str	r3, [sp, #44]	; 0x2c
 800d722:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800d726:	46d3      	mov	fp, sl
 800d728:	220a      	movs	r2, #10
 800d72a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800d72c:	7806      	ldrb	r6, [r0, #0]
 800d72e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800d732:	b2d9      	uxtb	r1, r3
 800d734:	2909      	cmp	r1, #9
 800d736:	d926      	bls.n	800d786 <_strtod_l+0x1ae>
 800d738:	494c      	ldr	r1, [pc, #304]	; (800d86c <_strtod_l+0x294>)
 800d73a:	2201      	movs	r2, #1
 800d73c:	f000 ff62 	bl	800e604 <strncmp>
 800d740:	2800      	cmp	r0, #0
 800d742:	d030      	beq.n	800d7a6 <_strtod_l+0x1ce>
 800d744:	2000      	movs	r0, #0
 800d746:	4632      	mov	r2, r6
 800d748:	9005      	str	r0, [sp, #20]
 800d74a:	465e      	mov	r6, fp
 800d74c:	4603      	mov	r3, r0
 800d74e:	2a65      	cmp	r2, #101	; 0x65
 800d750:	d001      	beq.n	800d756 <_strtod_l+0x17e>
 800d752:	2a45      	cmp	r2, #69	; 0x45
 800d754:	d113      	bne.n	800d77e <_strtod_l+0x1a6>
 800d756:	b91e      	cbnz	r6, 800d760 <_strtod_l+0x188>
 800d758:	9a04      	ldr	r2, [sp, #16]
 800d75a:	4302      	orrs	r2, r0
 800d75c:	d094      	beq.n	800d688 <_strtod_l+0xb0>
 800d75e:	2600      	movs	r6, #0
 800d760:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800d762:	1c6a      	adds	r2, r5, #1
 800d764:	9215      	str	r2, [sp, #84]	; 0x54
 800d766:	786a      	ldrb	r2, [r5, #1]
 800d768:	2a2b      	cmp	r2, #43	; 0x2b
 800d76a:	d074      	beq.n	800d856 <_strtod_l+0x27e>
 800d76c:	2a2d      	cmp	r2, #45	; 0x2d
 800d76e:	d078      	beq.n	800d862 <_strtod_l+0x28a>
 800d770:	f04f 0c00 	mov.w	ip, #0
 800d774:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800d778:	2909      	cmp	r1, #9
 800d77a:	d97f      	bls.n	800d87c <_strtod_l+0x2a4>
 800d77c:	9515      	str	r5, [sp, #84]	; 0x54
 800d77e:	2700      	movs	r7, #0
 800d780:	e09e      	b.n	800d8c0 <_strtod_l+0x2e8>
 800d782:	2300      	movs	r3, #0
 800d784:	e7c8      	b.n	800d718 <_strtod_l+0x140>
 800d786:	f1bb 0f08 	cmp.w	fp, #8
 800d78a:	bfd8      	it	le
 800d78c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800d78e:	f100 0001 	add.w	r0, r0, #1
 800d792:	bfda      	itte	le
 800d794:	fb02 3301 	mlale	r3, r2, r1, r3
 800d798:	9309      	strle	r3, [sp, #36]	; 0x24
 800d79a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800d79e:	f10b 0b01 	add.w	fp, fp, #1
 800d7a2:	9015      	str	r0, [sp, #84]	; 0x54
 800d7a4:	e7c1      	b.n	800d72a <_strtod_l+0x152>
 800d7a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d7a8:	1c5a      	adds	r2, r3, #1
 800d7aa:	9215      	str	r2, [sp, #84]	; 0x54
 800d7ac:	785a      	ldrb	r2, [r3, #1]
 800d7ae:	f1bb 0f00 	cmp.w	fp, #0
 800d7b2:	d037      	beq.n	800d824 <_strtod_l+0x24c>
 800d7b4:	9005      	str	r0, [sp, #20]
 800d7b6:	465e      	mov	r6, fp
 800d7b8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800d7bc:	2b09      	cmp	r3, #9
 800d7be:	d912      	bls.n	800d7e6 <_strtod_l+0x20e>
 800d7c0:	2301      	movs	r3, #1
 800d7c2:	e7c4      	b.n	800d74e <_strtod_l+0x176>
 800d7c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d7c6:	1c5a      	adds	r2, r3, #1
 800d7c8:	9215      	str	r2, [sp, #84]	; 0x54
 800d7ca:	785a      	ldrb	r2, [r3, #1]
 800d7cc:	3001      	adds	r0, #1
 800d7ce:	2a30      	cmp	r2, #48	; 0x30
 800d7d0:	d0f8      	beq.n	800d7c4 <_strtod_l+0x1ec>
 800d7d2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800d7d6:	2b08      	cmp	r3, #8
 800d7d8:	f200 84c1 	bhi.w	800e15e <_strtod_l+0xb86>
 800d7dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d7de:	9005      	str	r0, [sp, #20]
 800d7e0:	2000      	movs	r0, #0
 800d7e2:	930b      	str	r3, [sp, #44]	; 0x2c
 800d7e4:	4606      	mov	r6, r0
 800d7e6:	3a30      	subs	r2, #48	; 0x30
 800d7e8:	f100 0301 	add.w	r3, r0, #1
 800d7ec:	d014      	beq.n	800d818 <_strtod_l+0x240>
 800d7ee:	9905      	ldr	r1, [sp, #20]
 800d7f0:	4419      	add	r1, r3
 800d7f2:	9105      	str	r1, [sp, #20]
 800d7f4:	4633      	mov	r3, r6
 800d7f6:	eb00 0c06 	add.w	ip, r0, r6
 800d7fa:	210a      	movs	r1, #10
 800d7fc:	4563      	cmp	r3, ip
 800d7fe:	d113      	bne.n	800d828 <_strtod_l+0x250>
 800d800:	1833      	adds	r3, r6, r0
 800d802:	2b08      	cmp	r3, #8
 800d804:	f106 0601 	add.w	r6, r6, #1
 800d808:	4406      	add	r6, r0
 800d80a:	dc1a      	bgt.n	800d842 <_strtod_l+0x26a>
 800d80c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d80e:	230a      	movs	r3, #10
 800d810:	fb03 2301 	mla	r3, r3, r1, r2
 800d814:	9309      	str	r3, [sp, #36]	; 0x24
 800d816:	2300      	movs	r3, #0
 800d818:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800d81a:	1c51      	adds	r1, r2, #1
 800d81c:	9115      	str	r1, [sp, #84]	; 0x54
 800d81e:	7852      	ldrb	r2, [r2, #1]
 800d820:	4618      	mov	r0, r3
 800d822:	e7c9      	b.n	800d7b8 <_strtod_l+0x1e0>
 800d824:	4658      	mov	r0, fp
 800d826:	e7d2      	b.n	800d7ce <_strtod_l+0x1f6>
 800d828:	2b08      	cmp	r3, #8
 800d82a:	f103 0301 	add.w	r3, r3, #1
 800d82e:	dc03      	bgt.n	800d838 <_strtod_l+0x260>
 800d830:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800d832:	434f      	muls	r7, r1
 800d834:	9709      	str	r7, [sp, #36]	; 0x24
 800d836:	e7e1      	b.n	800d7fc <_strtod_l+0x224>
 800d838:	2b10      	cmp	r3, #16
 800d83a:	bfd8      	it	le
 800d83c:	fb01 fa0a 	mulle.w	sl, r1, sl
 800d840:	e7dc      	b.n	800d7fc <_strtod_l+0x224>
 800d842:	2e10      	cmp	r6, #16
 800d844:	bfdc      	itt	le
 800d846:	230a      	movle	r3, #10
 800d848:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800d84c:	e7e3      	b.n	800d816 <_strtod_l+0x23e>
 800d84e:	2300      	movs	r3, #0
 800d850:	9305      	str	r3, [sp, #20]
 800d852:	2301      	movs	r3, #1
 800d854:	e780      	b.n	800d758 <_strtod_l+0x180>
 800d856:	f04f 0c00 	mov.w	ip, #0
 800d85a:	1caa      	adds	r2, r5, #2
 800d85c:	9215      	str	r2, [sp, #84]	; 0x54
 800d85e:	78aa      	ldrb	r2, [r5, #2]
 800d860:	e788      	b.n	800d774 <_strtod_l+0x19c>
 800d862:	f04f 0c01 	mov.w	ip, #1
 800d866:	e7f8      	b.n	800d85a <_strtod_l+0x282>
 800d868:	0800f8c8 	.word	0x0800f8c8
 800d86c:	0800f8c4 	.word	0x0800f8c4
 800d870:	7ff00000 	.word	0x7ff00000
 800d874:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800d876:	1c51      	adds	r1, r2, #1
 800d878:	9115      	str	r1, [sp, #84]	; 0x54
 800d87a:	7852      	ldrb	r2, [r2, #1]
 800d87c:	2a30      	cmp	r2, #48	; 0x30
 800d87e:	d0f9      	beq.n	800d874 <_strtod_l+0x29c>
 800d880:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800d884:	2908      	cmp	r1, #8
 800d886:	f63f af7a 	bhi.w	800d77e <_strtod_l+0x1a6>
 800d88a:	3a30      	subs	r2, #48	; 0x30
 800d88c:	9208      	str	r2, [sp, #32]
 800d88e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800d890:	920c      	str	r2, [sp, #48]	; 0x30
 800d892:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800d894:	1c57      	adds	r7, r2, #1
 800d896:	9715      	str	r7, [sp, #84]	; 0x54
 800d898:	7852      	ldrb	r2, [r2, #1]
 800d89a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800d89e:	f1be 0f09 	cmp.w	lr, #9
 800d8a2:	d938      	bls.n	800d916 <_strtod_l+0x33e>
 800d8a4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d8a6:	1a7f      	subs	r7, r7, r1
 800d8a8:	2f08      	cmp	r7, #8
 800d8aa:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800d8ae:	dc03      	bgt.n	800d8b8 <_strtod_l+0x2e0>
 800d8b0:	9908      	ldr	r1, [sp, #32]
 800d8b2:	428f      	cmp	r7, r1
 800d8b4:	bfa8      	it	ge
 800d8b6:	460f      	movge	r7, r1
 800d8b8:	f1bc 0f00 	cmp.w	ip, #0
 800d8bc:	d000      	beq.n	800d8c0 <_strtod_l+0x2e8>
 800d8be:	427f      	negs	r7, r7
 800d8c0:	2e00      	cmp	r6, #0
 800d8c2:	d14f      	bne.n	800d964 <_strtod_l+0x38c>
 800d8c4:	9904      	ldr	r1, [sp, #16]
 800d8c6:	4301      	orrs	r1, r0
 800d8c8:	f47f aec1 	bne.w	800d64e <_strtod_l+0x76>
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	f47f aedb 	bne.w	800d688 <_strtod_l+0xb0>
 800d8d2:	2a69      	cmp	r2, #105	; 0x69
 800d8d4:	d029      	beq.n	800d92a <_strtod_l+0x352>
 800d8d6:	dc26      	bgt.n	800d926 <_strtod_l+0x34e>
 800d8d8:	2a49      	cmp	r2, #73	; 0x49
 800d8da:	d026      	beq.n	800d92a <_strtod_l+0x352>
 800d8dc:	2a4e      	cmp	r2, #78	; 0x4e
 800d8de:	f47f aed3 	bne.w	800d688 <_strtod_l+0xb0>
 800d8e2:	499b      	ldr	r1, [pc, #620]	; (800db50 <_strtod_l+0x578>)
 800d8e4:	a815      	add	r0, sp, #84	; 0x54
 800d8e6:	f001 f993 	bl	800ec10 <__match>
 800d8ea:	2800      	cmp	r0, #0
 800d8ec:	f43f aecc 	beq.w	800d688 <_strtod_l+0xb0>
 800d8f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d8f2:	781b      	ldrb	r3, [r3, #0]
 800d8f4:	2b28      	cmp	r3, #40	; 0x28
 800d8f6:	d12f      	bne.n	800d958 <_strtod_l+0x380>
 800d8f8:	4996      	ldr	r1, [pc, #600]	; (800db54 <_strtod_l+0x57c>)
 800d8fa:	aa18      	add	r2, sp, #96	; 0x60
 800d8fc:	a815      	add	r0, sp, #84	; 0x54
 800d8fe:	f001 f99b 	bl	800ec38 <__hexnan>
 800d902:	2805      	cmp	r0, #5
 800d904:	d128      	bne.n	800d958 <_strtod_l+0x380>
 800d906:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d908:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800d90c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800d910:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800d914:	e69b      	b.n	800d64e <_strtod_l+0x76>
 800d916:	9f08      	ldr	r7, [sp, #32]
 800d918:	210a      	movs	r1, #10
 800d91a:	fb01 2107 	mla	r1, r1, r7, r2
 800d91e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800d922:	9208      	str	r2, [sp, #32]
 800d924:	e7b5      	b.n	800d892 <_strtod_l+0x2ba>
 800d926:	2a6e      	cmp	r2, #110	; 0x6e
 800d928:	e7d9      	b.n	800d8de <_strtod_l+0x306>
 800d92a:	498b      	ldr	r1, [pc, #556]	; (800db58 <_strtod_l+0x580>)
 800d92c:	a815      	add	r0, sp, #84	; 0x54
 800d92e:	f001 f96f 	bl	800ec10 <__match>
 800d932:	2800      	cmp	r0, #0
 800d934:	f43f aea8 	beq.w	800d688 <_strtod_l+0xb0>
 800d938:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d93a:	4988      	ldr	r1, [pc, #544]	; (800db5c <_strtod_l+0x584>)
 800d93c:	3b01      	subs	r3, #1
 800d93e:	a815      	add	r0, sp, #84	; 0x54
 800d940:	9315      	str	r3, [sp, #84]	; 0x54
 800d942:	f001 f965 	bl	800ec10 <__match>
 800d946:	b910      	cbnz	r0, 800d94e <_strtod_l+0x376>
 800d948:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d94a:	3301      	adds	r3, #1
 800d94c:	9315      	str	r3, [sp, #84]	; 0x54
 800d94e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800db6c <_strtod_l+0x594>
 800d952:	f04f 0800 	mov.w	r8, #0
 800d956:	e67a      	b.n	800d64e <_strtod_l+0x76>
 800d958:	4881      	ldr	r0, [pc, #516]	; (800db60 <_strtod_l+0x588>)
 800d95a:	f000 fe75 	bl	800e648 <nan>
 800d95e:	ec59 8b10 	vmov	r8, r9, d0
 800d962:	e674      	b.n	800d64e <_strtod_l+0x76>
 800d964:	9b05      	ldr	r3, [sp, #20]
 800d966:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d968:	1afb      	subs	r3, r7, r3
 800d96a:	f1bb 0f00 	cmp.w	fp, #0
 800d96e:	bf08      	it	eq
 800d970:	46b3      	moveq	fp, r6
 800d972:	2e10      	cmp	r6, #16
 800d974:	9308      	str	r3, [sp, #32]
 800d976:	4635      	mov	r5, r6
 800d978:	bfa8      	it	ge
 800d97a:	2510      	movge	r5, #16
 800d97c:	f7f2 fdc2 	bl	8000504 <__aeabi_ui2d>
 800d980:	2e09      	cmp	r6, #9
 800d982:	4680      	mov	r8, r0
 800d984:	4689      	mov	r9, r1
 800d986:	dd13      	ble.n	800d9b0 <_strtod_l+0x3d8>
 800d988:	4b76      	ldr	r3, [pc, #472]	; (800db64 <_strtod_l+0x58c>)
 800d98a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800d98e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800d992:	f7f2 fe31 	bl	80005f8 <__aeabi_dmul>
 800d996:	4680      	mov	r8, r0
 800d998:	4650      	mov	r0, sl
 800d99a:	4689      	mov	r9, r1
 800d99c:	f7f2 fdb2 	bl	8000504 <__aeabi_ui2d>
 800d9a0:	4602      	mov	r2, r0
 800d9a2:	460b      	mov	r3, r1
 800d9a4:	4640      	mov	r0, r8
 800d9a6:	4649      	mov	r1, r9
 800d9a8:	f7f2 fc70 	bl	800028c <__adddf3>
 800d9ac:	4680      	mov	r8, r0
 800d9ae:	4689      	mov	r9, r1
 800d9b0:	2e0f      	cmp	r6, #15
 800d9b2:	dc38      	bgt.n	800da26 <_strtod_l+0x44e>
 800d9b4:	9b08      	ldr	r3, [sp, #32]
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	f43f ae49 	beq.w	800d64e <_strtod_l+0x76>
 800d9bc:	dd24      	ble.n	800da08 <_strtod_l+0x430>
 800d9be:	2b16      	cmp	r3, #22
 800d9c0:	dc0b      	bgt.n	800d9da <_strtod_l+0x402>
 800d9c2:	4968      	ldr	r1, [pc, #416]	; (800db64 <_strtod_l+0x58c>)
 800d9c4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d9c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d9cc:	4642      	mov	r2, r8
 800d9ce:	464b      	mov	r3, r9
 800d9d0:	f7f2 fe12 	bl	80005f8 <__aeabi_dmul>
 800d9d4:	4680      	mov	r8, r0
 800d9d6:	4689      	mov	r9, r1
 800d9d8:	e639      	b.n	800d64e <_strtod_l+0x76>
 800d9da:	9a08      	ldr	r2, [sp, #32]
 800d9dc:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800d9e0:	4293      	cmp	r3, r2
 800d9e2:	db20      	blt.n	800da26 <_strtod_l+0x44e>
 800d9e4:	4c5f      	ldr	r4, [pc, #380]	; (800db64 <_strtod_l+0x58c>)
 800d9e6:	f1c6 060f 	rsb	r6, r6, #15
 800d9ea:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800d9ee:	4642      	mov	r2, r8
 800d9f0:	464b      	mov	r3, r9
 800d9f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d9f6:	f7f2 fdff 	bl	80005f8 <__aeabi_dmul>
 800d9fa:	9b08      	ldr	r3, [sp, #32]
 800d9fc:	1b9e      	subs	r6, r3, r6
 800d9fe:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800da02:	e9d4 2300 	ldrd	r2, r3, [r4]
 800da06:	e7e3      	b.n	800d9d0 <_strtod_l+0x3f8>
 800da08:	9b08      	ldr	r3, [sp, #32]
 800da0a:	3316      	adds	r3, #22
 800da0c:	db0b      	blt.n	800da26 <_strtod_l+0x44e>
 800da0e:	9b05      	ldr	r3, [sp, #20]
 800da10:	1bdf      	subs	r7, r3, r7
 800da12:	4b54      	ldr	r3, [pc, #336]	; (800db64 <_strtod_l+0x58c>)
 800da14:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800da18:	e9d7 2300 	ldrd	r2, r3, [r7]
 800da1c:	4640      	mov	r0, r8
 800da1e:	4649      	mov	r1, r9
 800da20:	f7f2 ff14 	bl	800084c <__aeabi_ddiv>
 800da24:	e7d6      	b.n	800d9d4 <_strtod_l+0x3fc>
 800da26:	9b08      	ldr	r3, [sp, #32]
 800da28:	1b75      	subs	r5, r6, r5
 800da2a:	441d      	add	r5, r3
 800da2c:	2d00      	cmp	r5, #0
 800da2e:	dd70      	ble.n	800db12 <_strtod_l+0x53a>
 800da30:	f015 030f 	ands.w	r3, r5, #15
 800da34:	d00a      	beq.n	800da4c <_strtod_l+0x474>
 800da36:	494b      	ldr	r1, [pc, #300]	; (800db64 <_strtod_l+0x58c>)
 800da38:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800da3c:	4642      	mov	r2, r8
 800da3e:	464b      	mov	r3, r9
 800da40:	e9d1 0100 	ldrd	r0, r1, [r1]
 800da44:	f7f2 fdd8 	bl	80005f8 <__aeabi_dmul>
 800da48:	4680      	mov	r8, r0
 800da4a:	4689      	mov	r9, r1
 800da4c:	f035 050f 	bics.w	r5, r5, #15
 800da50:	d04d      	beq.n	800daee <_strtod_l+0x516>
 800da52:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800da56:	dd22      	ble.n	800da9e <_strtod_l+0x4c6>
 800da58:	2500      	movs	r5, #0
 800da5a:	46ab      	mov	fp, r5
 800da5c:	9509      	str	r5, [sp, #36]	; 0x24
 800da5e:	9505      	str	r5, [sp, #20]
 800da60:	2322      	movs	r3, #34	; 0x22
 800da62:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800db6c <_strtod_l+0x594>
 800da66:	6023      	str	r3, [r4, #0]
 800da68:	f04f 0800 	mov.w	r8, #0
 800da6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da6e:	2b00      	cmp	r3, #0
 800da70:	f43f aded 	beq.w	800d64e <_strtod_l+0x76>
 800da74:	9916      	ldr	r1, [sp, #88]	; 0x58
 800da76:	4620      	mov	r0, r4
 800da78:	f7ff f924 	bl	800ccc4 <_Bfree>
 800da7c:	9905      	ldr	r1, [sp, #20]
 800da7e:	4620      	mov	r0, r4
 800da80:	f7ff f920 	bl	800ccc4 <_Bfree>
 800da84:	4659      	mov	r1, fp
 800da86:	4620      	mov	r0, r4
 800da88:	f7ff f91c 	bl	800ccc4 <_Bfree>
 800da8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800da8e:	4620      	mov	r0, r4
 800da90:	f7ff f918 	bl	800ccc4 <_Bfree>
 800da94:	4629      	mov	r1, r5
 800da96:	4620      	mov	r0, r4
 800da98:	f7ff f914 	bl	800ccc4 <_Bfree>
 800da9c:	e5d7      	b.n	800d64e <_strtod_l+0x76>
 800da9e:	4b32      	ldr	r3, [pc, #200]	; (800db68 <_strtod_l+0x590>)
 800daa0:	9304      	str	r3, [sp, #16]
 800daa2:	2300      	movs	r3, #0
 800daa4:	112d      	asrs	r5, r5, #4
 800daa6:	4640      	mov	r0, r8
 800daa8:	4649      	mov	r1, r9
 800daaa:	469a      	mov	sl, r3
 800daac:	2d01      	cmp	r5, #1
 800daae:	dc21      	bgt.n	800daf4 <_strtod_l+0x51c>
 800dab0:	b10b      	cbz	r3, 800dab6 <_strtod_l+0x4de>
 800dab2:	4680      	mov	r8, r0
 800dab4:	4689      	mov	r9, r1
 800dab6:	492c      	ldr	r1, [pc, #176]	; (800db68 <_strtod_l+0x590>)
 800dab8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800dabc:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800dac0:	4642      	mov	r2, r8
 800dac2:	464b      	mov	r3, r9
 800dac4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dac8:	f7f2 fd96 	bl	80005f8 <__aeabi_dmul>
 800dacc:	4b27      	ldr	r3, [pc, #156]	; (800db6c <_strtod_l+0x594>)
 800dace:	460a      	mov	r2, r1
 800dad0:	400b      	ands	r3, r1
 800dad2:	4927      	ldr	r1, [pc, #156]	; (800db70 <_strtod_l+0x598>)
 800dad4:	428b      	cmp	r3, r1
 800dad6:	4680      	mov	r8, r0
 800dad8:	d8be      	bhi.n	800da58 <_strtod_l+0x480>
 800dada:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800dade:	428b      	cmp	r3, r1
 800dae0:	bf86      	itte	hi
 800dae2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800db74 <_strtod_l+0x59c>
 800dae6:	f04f 38ff 	movhi.w	r8, #4294967295
 800daea:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800daee:	2300      	movs	r3, #0
 800daf0:	9304      	str	r3, [sp, #16]
 800daf2:	e07b      	b.n	800dbec <_strtod_l+0x614>
 800daf4:	07ea      	lsls	r2, r5, #31
 800daf6:	d505      	bpl.n	800db04 <_strtod_l+0x52c>
 800daf8:	9b04      	ldr	r3, [sp, #16]
 800dafa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dafe:	f7f2 fd7b 	bl	80005f8 <__aeabi_dmul>
 800db02:	2301      	movs	r3, #1
 800db04:	9a04      	ldr	r2, [sp, #16]
 800db06:	3208      	adds	r2, #8
 800db08:	f10a 0a01 	add.w	sl, sl, #1
 800db0c:	106d      	asrs	r5, r5, #1
 800db0e:	9204      	str	r2, [sp, #16]
 800db10:	e7cc      	b.n	800daac <_strtod_l+0x4d4>
 800db12:	d0ec      	beq.n	800daee <_strtod_l+0x516>
 800db14:	426d      	negs	r5, r5
 800db16:	f015 020f 	ands.w	r2, r5, #15
 800db1a:	d00a      	beq.n	800db32 <_strtod_l+0x55a>
 800db1c:	4b11      	ldr	r3, [pc, #68]	; (800db64 <_strtod_l+0x58c>)
 800db1e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800db22:	4640      	mov	r0, r8
 800db24:	4649      	mov	r1, r9
 800db26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db2a:	f7f2 fe8f 	bl	800084c <__aeabi_ddiv>
 800db2e:	4680      	mov	r8, r0
 800db30:	4689      	mov	r9, r1
 800db32:	112d      	asrs	r5, r5, #4
 800db34:	d0db      	beq.n	800daee <_strtod_l+0x516>
 800db36:	2d1f      	cmp	r5, #31
 800db38:	dd1e      	ble.n	800db78 <_strtod_l+0x5a0>
 800db3a:	2500      	movs	r5, #0
 800db3c:	46ab      	mov	fp, r5
 800db3e:	9509      	str	r5, [sp, #36]	; 0x24
 800db40:	9505      	str	r5, [sp, #20]
 800db42:	2322      	movs	r3, #34	; 0x22
 800db44:	f04f 0800 	mov.w	r8, #0
 800db48:	f04f 0900 	mov.w	r9, #0
 800db4c:	6023      	str	r3, [r4, #0]
 800db4e:	e78d      	b.n	800da6c <_strtod_l+0x494>
 800db50:	0800f6b2 	.word	0x0800f6b2
 800db54:	0800f8dc 	.word	0x0800f8dc
 800db58:	0800f6aa 	.word	0x0800f6aa
 800db5c:	0800f6e1 	.word	0x0800f6e1
 800db60:	0800f96c 	.word	0x0800f96c
 800db64:	0800f7f0 	.word	0x0800f7f0
 800db68:	0800f7c8 	.word	0x0800f7c8
 800db6c:	7ff00000 	.word	0x7ff00000
 800db70:	7ca00000 	.word	0x7ca00000
 800db74:	7fefffff 	.word	0x7fefffff
 800db78:	f015 0310 	ands.w	r3, r5, #16
 800db7c:	bf18      	it	ne
 800db7e:	236a      	movne	r3, #106	; 0x6a
 800db80:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800df24 <_strtod_l+0x94c>
 800db84:	9304      	str	r3, [sp, #16]
 800db86:	4640      	mov	r0, r8
 800db88:	4649      	mov	r1, r9
 800db8a:	2300      	movs	r3, #0
 800db8c:	07ea      	lsls	r2, r5, #31
 800db8e:	d504      	bpl.n	800db9a <_strtod_l+0x5c2>
 800db90:	e9da 2300 	ldrd	r2, r3, [sl]
 800db94:	f7f2 fd30 	bl	80005f8 <__aeabi_dmul>
 800db98:	2301      	movs	r3, #1
 800db9a:	106d      	asrs	r5, r5, #1
 800db9c:	f10a 0a08 	add.w	sl, sl, #8
 800dba0:	d1f4      	bne.n	800db8c <_strtod_l+0x5b4>
 800dba2:	b10b      	cbz	r3, 800dba8 <_strtod_l+0x5d0>
 800dba4:	4680      	mov	r8, r0
 800dba6:	4689      	mov	r9, r1
 800dba8:	9b04      	ldr	r3, [sp, #16]
 800dbaa:	b1bb      	cbz	r3, 800dbdc <_strtod_l+0x604>
 800dbac:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800dbb0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	4649      	mov	r1, r9
 800dbb8:	dd10      	ble.n	800dbdc <_strtod_l+0x604>
 800dbba:	2b1f      	cmp	r3, #31
 800dbbc:	f340 811e 	ble.w	800ddfc <_strtod_l+0x824>
 800dbc0:	2b34      	cmp	r3, #52	; 0x34
 800dbc2:	bfde      	ittt	le
 800dbc4:	f04f 33ff 	movle.w	r3, #4294967295
 800dbc8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800dbcc:	4093      	lslle	r3, r2
 800dbce:	f04f 0800 	mov.w	r8, #0
 800dbd2:	bfcc      	ite	gt
 800dbd4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800dbd8:	ea03 0901 	andle.w	r9, r3, r1
 800dbdc:	2200      	movs	r2, #0
 800dbde:	2300      	movs	r3, #0
 800dbe0:	4640      	mov	r0, r8
 800dbe2:	4649      	mov	r1, r9
 800dbe4:	f7f2 ff70 	bl	8000ac8 <__aeabi_dcmpeq>
 800dbe8:	2800      	cmp	r0, #0
 800dbea:	d1a6      	bne.n	800db3a <_strtod_l+0x562>
 800dbec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbee:	9300      	str	r3, [sp, #0]
 800dbf0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dbf2:	4633      	mov	r3, r6
 800dbf4:	465a      	mov	r2, fp
 800dbf6:	4620      	mov	r0, r4
 800dbf8:	f7ff f8cc 	bl	800cd94 <__s2b>
 800dbfc:	9009      	str	r0, [sp, #36]	; 0x24
 800dbfe:	2800      	cmp	r0, #0
 800dc00:	f43f af2a 	beq.w	800da58 <_strtod_l+0x480>
 800dc04:	9a08      	ldr	r2, [sp, #32]
 800dc06:	9b05      	ldr	r3, [sp, #20]
 800dc08:	2a00      	cmp	r2, #0
 800dc0a:	eba3 0307 	sub.w	r3, r3, r7
 800dc0e:	bfa8      	it	ge
 800dc10:	2300      	movge	r3, #0
 800dc12:	930c      	str	r3, [sp, #48]	; 0x30
 800dc14:	2500      	movs	r5, #0
 800dc16:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800dc1a:	9312      	str	r3, [sp, #72]	; 0x48
 800dc1c:	46ab      	mov	fp, r5
 800dc1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc20:	4620      	mov	r0, r4
 800dc22:	6859      	ldr	r1, [r3, #4]
 800dc24:	f7ff f80e 	bl	800cc44 <_Balloc>
 800dc28:	9005      	str	r0, [sp, #20]
 800dc2a:	2800      	cmp	r0, #0
 800dc2c:	f43f af18 	beq.w	800da60 <_strtod_l+0x488>
 800dc30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc32:	691a      	ldr	r2, [r3, #16]
 800dc34:	3202      	adds	r2, #2
 800dc36:	f103 010c 	add.w	r1, r3, #12
 800dc3a:	0092      	lsls	r2, r2, #2
 800dc3c:	300c      	adds	r0, #12
 800dc3e:	f7fe f870 	bl	800bd22 <memcpy>
 800dc42:	ec49 8b10 	vmov	d0, r8, r9
 800dc46:	aa18      	add	r2, sp, #96	; 0x60
 800dc48:	a917      	add	r1, sp, #92	; 0x5c
 800dc4a:	4620      	mov	r0, r4
 800dc4c:	f7ff fbd6 	bl	800d3fc <__d2b>
 800dc50:	ec49 8b18 	vmov	d8, r8, r9
 800dc54:	9016      	str	r0, [sp, #88]	; 0x58
 800dc56:	2800      	cmp	r0, #0
 800dc58:	f43f af02 	beq.w	800da60 <_strtod_l+0x488>
 800dc5c:	2101      	movs	r1, #1
 800dc5e:	4620      	mov	r0, r4
 800dc60:	f7ff f930 	bl	800cec4 <__i2b>
 800dc64:	4683      	mov	fp, r0
 800dc66:	2800      	cmp	r0, #0
 800dc68:	f43f aefa 	beq.w	800da60 <_strtod_l+0x488>
 800dc6c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800dc6e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800dc70:	2e00      	cmp	r6, #0
 800dc72:	bfab      	itete	ge
 800dc74:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800dc76:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800dc78:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800dc7a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800dc7e:	bfac      	ite	ge
 800dc80:	eb06 0a03 	addge.w	sl, r6, r3
 800dc84:	1b9f      	sublt	r7, r3, r6
 800dc86:	9b04      	ldr	r3, [sp, #16]
 800dc88:	1af6      	subs	r6, r6, r3
 800dc8a:	4416      	add	r6, r2
 800dc8c:	4ba0      	ldr	r3, [pc, #640]	; (800df10 <_strtod_l+0x938>)
 800dc8e:	3e01      	subs	r6, #1
 800dc90:	429e      	cmp	r6, r3
 800dc92:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800dc96:	f280 80c4 	bge.w	800de22 <_strtod_l+0x84a>
 800dc9a:	1b9b      	subs	r3, r3, r6
 800dc9c:	2b1f      	cmp	r3, #31
 800dc9e:	eba2 0203 	sub.w	r2, r2, r3
 800dca2:	f04f 0101 	mov.w	r1, #1
 800dca6:	f300 80b0 	bgt.w	800de0a <_strtod_l+0x832>
 800dcaa:	fa01 f303 	lsl.w	r3, r1, r3
 800dcae:	930e      	str	r3, [sp, #56]	; 0x38
 800dcb0:	2300      	movs	r3, #0
 800dcb2:	930d      	str	r3, [sp, #52]	; 0x34
 800dcb4:	eb0a 0602 	add.w	r6, sl, r2
 800dcb8:	9b04      	ldr	r3, [sp, #16]
 800dcba:	45b2      	cmp	sl, r6
 800dcbc:	4417      	add	r7, r2
 800dcbe:	441f      	add	r7, r3
 800dcc0:	4653      	mov	r3, sl
 800dcc2:	bfa8      	it	ge
 800dcc4:	4633      	movge	r3, r6
 800dcc6:	42bb      	cmp	r3, r7
 800dcc8:	bfa8      	it	ge
 800dcca:	463b      	movge	r3, r7
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	bfc2      	ittt	gt
 800dcd0:	1af6      	subgt	r6, r6, r3
 800dcd2:	1aff      	subgt	r7, r7, r3
 800dcd4:	ebaa 0a03 	subgt.w	sl, sl, r3
 800dcd8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	dd17      	ble.n	800dd0e <_strtod_l+0x736>
 800dcde:	4659      	mov	r1, fp
 800dce0:	461a      	mov	r2, r3
 800dce2:	4620      	mov	r0, r4
 800dce4:	f7ff f9ae 	bl	800d044 <__pow5mult>
 800dce8:	4683      	mov	fp, r0
 800dcea:	2800      	cmp	r0, #0
 800dcec:	f43f aeb8 	beq.w	800da60 <_strtod_l+0x488>
 800dcf0:	4601      	mov	r1, r0
 800dcf2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800dcf4:	4620      	mov	r0, r4
 800dcf6:	f7ff f8fb 	bl	800cef0 <__multiply>
 800dcfa:	900b      	str	r0, [sp, #44]	; 0x2c
 800dcfc:	2800      	cmp	r0, #0
 800dcfe:	f43f aeaf 	beq.w	800da60 <_strtod_l+0x488>
 800dd02:	9916      	ldr	r1, [sp, #88]	; 0x58
 800dd04:	4620      	mov	r0, r4
 800dd06:	f7fe ffdd 	bl	800ccc4 <_Bfree>
 800dd0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dd0c:	9316      	str	r3, [sp, #88]	; 0x58
 800dd0e:	2e00      	cmp	r6, #0
 800dd10:	f300 808c 	bgt.w	800de2c <_strtod_l+0x854>
 800dd14:	9b08      	ldr	r3, [sp, #32]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	dd08      	ble.n	800dd2c <_strtod_l+0x754>
 800dd1a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800dd1c:	9905      	ldr	r1, [sp, #20]
 800dd1e:	4620      	mov	r0, r4
 800dd20:	f7ff f990 	bl	800d044 <__pow5mult>
 800dd24:	9005      	str	r0, [sp, #20]
 800dd26:	2800      	cmp	r0, #0
 800dd28:	f43f ae9a 	beq.w	800da60 <_strtod_l+0x488>
 800dd2c:	2f00      	cmp	r7, #0
 800dd2e:	dd08      	ble.n	800dd42 <_strtod_l+0x76a>
 800dd30:	9905      	ldr	r1, [sp, #20]
 800dd32:	463a      	mov	r2, r7
 800dd34:	4620      	mov	r0, r4
 800dd36:	f7ff f9df 	bl	800d0f8 <__lshift>
 800dd3a:	9005      	str	r0, [sp, #20]
 800dd3c:	2800      	cmp	r0, #0
 800dd3e:	f43f ae8f 	beq.w	800da60 <_strtod_l+0x488>
 800dd42:	f1ba 0f00 	cmp.w	sl, #0
 800dd46:	dd08      	ble.n	800dd5a <_strtod_l+0x782>
 800dd48:	4659      	mov	r1, fp
 800dd4a:	4652      	mov	r2, sl
 800dd4c:	4620      	mov	r0, r4
 800dd4e:	f7ff f9d3 	bl	800d0f8 <__lshift>
 800dd52:	4683      	mov	fp, r0
 800dd54:	2800      	cmp	r0, #0
 800dd56:	f43f ae83 	beq.w	800da60 <_strtod_l+0x488>
 800dd5a:	9a05      	ldr	r2, [sp, #20]
 800dd5c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800dd5e:	4620      	mov	r0, r4
 800dd60:	f7ff fa52 	bl	800d208 <__mdiff>
 800dd64:	4605      	mov	r5, r0
 800dd66:	2800      	cmp	r0, #0
 800dd68:	f43f ae7a 	beq.w	800da60 <_strtod_l+0x488>
 800dd6c:	68c3      	ldr	r3, [r0, #12]
 800dd6e:	930b      	str	r3, [sp, #44]	; 0x2c
 800dd70:	2300      	movs	r3, #0
 800dd72:	60c3      	str	r3, [r0, #12]
 800dd74:	4659      	mov	r1, fp
 800dd76:	f7ff fa2b 	bl	800d1d0 <__mcmp>
 800dd7a:	2800      	cmp	r0, #0
 800dd7c:	da60      	bge.n	800de40 <_strtod_l+0x868>
 800dd7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dd80:	ea53 0308 	orrs.w	r3, r3, r8
 800dd84:	f040 8084 	bne.w	800de90 <_strtod_l+0x8b8>
 800dd88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d17f      	bne.n	800de90 <_strtod_l+0x8b8>
 800dd90:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800dd94:	0d1b      	lsrs	r3, r3, #20
 800dd96:	051b      	lsls	r3, r3, #20
 800dd98:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800dd9c:	d978      	bls.n	800de90 <_strtod_l+0x8b8>
 800dd9e:	696b      	ldr	r3, [r5, #20]
 800dda0:	b913      	cbnz	r3, 800dda8 <_strtod_l+0x7d0>
 800dda2:	692b      	ldr	r3, [r5, #16]
 800dda4:	2b01      	cmp	r3, #1
 800dda6:	dd73      	ble.n	800de90 <_strtod_l+0x8b8>
 800dda8:	4629      	mov	r1, r5
 800ddaa:	2201      	movs	r2, #1
 800ddac:	4620      	mov	r0, r4
 800ddae:	f7ff f9a3 	bl	800d0f8 <__lshift>
 800ddb2:	4659      	mov	r1, fp
 800ddb4:	4605      	mov	r5, r0
 800ddb6:	f7ff fa0b 	bl	800d1d0 <__mcmp>
 800ddba:	2800      	cmp	r0, #0
 800ddbc:	dd68      	ble.n	800de90 <_strtod_l+0x8b8>
 800ddbe:	9904      	ldr	r1, [sp, #16]
 800ddc0:	4a54      	ldr	r2, [pc, #336]	; (800df14 <_strtod_l+0x93c>)
 800ddc2:	464b      	mov	r3, r9
 800ddc4:	2900      	cmp	r1, #0
 800ddc6:	f000 8084 	beq.w	800ded2 <_strtod_l+0x8fa>
 800ddca:	ea02 0109 	and.w	r1, r2, r9
 800ddce:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800ddd2:	dc7e      	bgt.n	800ded2 <_strtod_l+0x8fa>
 800ddd4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800ddd8:	f77f aeb3 	ble.w	800db42 <_strtod_l+0x56a>
 800dddc:	4b4e      	ldr	r3, [pc, #312]	; (800df18 <_strtod_l+0x940>)
 800ddde:	4640      	mov	r0, r8
 800dde0:	4649      	mov	r1, r9
 800dde2:	2200      	movs	r2, #0
 800dde4:	f7f2 fc08 	bl	80005f8 <__aeabi_dmul>
 800dde8:	4b4a      	ldr	r3, [pc, #296]	; (800df14 <_strtod_l+0x93c>)
 800ddea:	400b      	ands	r3, r1
 800ddec:	4680      	mov	r8, r0
 800ddee:	4689      	mov	r9, r1
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	f47f ae3f 	bne.w	800da74 <_strtod_l+0x49c>
 800ddf6:	2322      	movs	r3, #34	; 0x22
 800ddf8:	6023      	str	r3, [r4, #0]
 800ddfa:	e63b      	b.n	800da74 <_strtod_l+0x49c>
 800ddfc:	f04f 32ff 	mov.w	r2, #4294967295
 800de00:	fa02 f303 	lsl.w	r3, r2, r3
 800de04:	ea03 0808 	and.w	r8, r3, r8
 800de08:	e6e8      	b.n	800dbdc <_strtod_l+0x604>
 800de0a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800de0e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800de12:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800de16:	36e2      	adds	r6, #226	; 0xe2
 800de18:	fa01 f306 	lsl.w	r3, r1, r6
 800de1c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800de20:	e748      	b.n	800dcb4 <_strtod_l+0x6dc>
 800de22:	2100      	movs	r1, #0
 800de24:	2301      	movs	r3, #1
 800de26:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800de2a:	e743      	b.n	800dcb4 <_strtod_l+0x6dc>
 800de2c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800de2e:	4632      	mov	r2, r6
 800de30:	4620      	mov	r0, r4
 800de32:	f7ff f961 	bl	800d0f8 <__lshift>
 800de36:	9016      	str	r0, [sp, #88]	; 0x58
 800de38:	2800      	cmp	r0, #0
 800de3a:	f47f af6b 	bne.w	800dd14 <_strtod_l+0x73c>
 800de3e:	e60f      	b.n	800da60 <_strtod_l+0x488>
 800de40:	46ca      	mov	sl, r9
 800de42:	d171      	bne.n	800df28 <_strtod_l+0x950>
 800de44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800de46:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800de4a:	b352      	cbz	r2, 800dea2 <_strtod_l+0x8ca>
 800de4c:	4a33      	ldr	r2, [pc, #204]	; (800df1c <_strtod_l+0x944>)
 800de4e:	4293      	cmp	r3, r2
 800de50:	d12a      	bne.n	800dea8 <_strtod_l+0x8d0>
 800de52:	9b04      	ldr	r3, [sp, #16]
 800de54:	4641      	mov	r1, r8
 800de56:	b1fb      	cbz	r3, 800de98 <_strtod_l+0x8c0>
 800de58:	4b2e      	ldr	r3, [pc, #184]	; (800df14 <_strtod_l+0x93c>)
 800de5a:	ea09 0303 	and.w	r3, r9, r3
 800de5e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800de62:	f04f 32ff 	mov.w	r2, #4294967295
 800de66:	d81a      	bhi.n	800de9e <_strtod_l+0x8c6>
 800de68:	0d1b      	lsrs	r3, r3, #20
 800de6a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800de6e:	fa02 f303 	lsl.w	r3, r2, r3
 800de72:	4299      	cmp	r1, r3
 800de74:	d118      	bne.n	800dea8 <_strtod_l+0x8d0>
 800de76:	4b2a      	ldr	r3, [pc, #168]	; (800df20 <_strtod_l+0x948>)
 800de78:	459a      	cmp	sl, r3
 800de7a:	d102      	bne.n	800de82 <_strtod_l+0x8aa>
 800de7c:	3101      	adds	r1, #1
 800de7e:	f43f adef 	beq.w	800da60 <_strtod_l+0x488>
 800de82:	4b24      	ldr	r3, [pc, #144]	; (800df14 <_strtod_l+0x93c>)
 800de84:	ea0a 0303 	and.w	r3, sl, r3
 800de88:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800de8c:	f04f 0800 	mov.w	r8, #0
 800de90:	9b04      	ldr	r3, [sp, #16]
 800de92:	2b00      	cmp	r3, #0
 800de94:	d1a2      	bne.n	800dddc <_strtod_l+0x804>
 800de96:	e5ed      	b.n	800da74 <_strtod_l+0x49c>
 800de98:	f04f 33ff 	mov.w	r3, #4294967295
 800de9c:	e7e9      	b.n	800de72 <_strtod_l+0x89a>
 800de9e:	4613      	mov	r3, r2
 800dea0:	e7e7      	b.n	800de72 <_strtod_l+0x89a>
 800dea2:	ea53 0308 	orrs.w	r3, r3, r8
 800dea6:	d08a      	beq.n	800ddbe <_strtod_l+0x7e6>
 800dea8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800deaa:	b1e3      	cbz	r3, 800dee6 <_strtod_l+0x90e>
 800deac:	ea13 0f0a 	tst.w	r3, sl
 800deb0:	d0ee      	beq.n	800de90 <_strtod_l+0x8b8>
 800deb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800deb4:	9a04      	ldr	r2, [sp, #16]
 800deb6:	4640      	mov	r0, r8
 800deb8:	4649      	mov	r1, r9
 800deba:	b1c3      	cbz	r3, 800deee <_strtod_l+0x916>
 800debc:	f7ff fb6f 	bl	800d59e <sulp>
 800dec0:	4602      	mov	r2, r0
 800dec2:	460b      	mov	r3, r1
 800dec4:	ec51 0b18 	vmov	r0, r1, d8
 800dec8:	f7f2 f9e0 	bl	800028c <__adddf3>
 800decc:	4680      	mov	r8, r0
 800dece:	4689      	mov	r9, r1
 800ded0:	e7de      	b.n	800de90 <_strtod_l+0x8b8>
 800ded2:	4013      	ands	r3, r2
 800ded4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ded8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800dedc:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800dee0:	f04f 38ff 	mov.w	r8, #4294967295
 800dee4:	e7d4      	b.n	800de90 <_strtod_l+0x8b8>
 800dee6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dee8:	ea13 0f08 	tst.w	r3, r8
 800deec:	e7e0      	b.n	800deb0 <_strtod_l+0x8d8>
 800deee:	f7ff fb56 	bl	800d59e <sulp>
 800def2:	4602      	mov	r2, r0
 800def4:	460b      	mov	r3, r1
 800def6:	ec51 0b18 	vmov	r0, r1, d8
 800defa:	f7f2 f9c5 	bl	8000288 <__aeabi_dsub>
 800defe:	2200      	movs	r2, #0
 800df00:	2300      	movs	r3, #0
 800df02:	4680      	mov	r8, r0
 800df04:	4689      	mov	r9, r1
 800df06:	f7f2 fddf 	bl	8000ac8 <__aeabi_dcmpeq>
 800df0a:	2800      	cmp	r0, #0
 800df0c:	d0c0      	beq.n	800de90 <_strtod_l+0x8b8>
 800df0e:	e618      	b.n	800db42 <_strtod_l+0x56a>
 800df10:	fffffc02 	.word	0xfffffc02
 800df14:	7ff00000 	.word	0x7ff00000
 800df18:	39500000 	.word	0x39500000
 800df1c:	000fffff 	.word	0x000fffff
 800df20:	7fefffff 	.word	0x7fefffff
 800df24:	0800f8f0 	.word	0x0800f8f0
 800df28:	4659      	mov	r1, fp
 800df2a:	4628      	mov	r0, r5
 800df2c:	f7ff fac0 	bl	800d4b0 <__ratio>
 800df30:	ec57 6b10 	vmov	r6, r7, d0
 800df34:	ee10 0a10 	vmov	r0, s0
 800df38:	2200      	movs	r2, #0
 800df3a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800df3e:	4639      	mov	r1, r7
 800df40:	f7f2 fdd6 	bl	8000af0 <__aeabi_dcmple>
 800df44:	2800      	cmp	r0, #0
 800df46:	d071      	beq.n	800e02c <_strtod_l+0xa54>
 800df48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d17c      	bne.n	800e048 <_strtod_l+0xa70>
 800df4e:	f1b8 0f00 	cmp.w	r8, #0
 800df52:	d15a      	bne.n	800e00a <_strtod_l+0xa32>
 800df54:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d15d      	bne.n	800e018 <_strtod_l+0xa40>
 800df5c:	4b90      	ldr	r3, [pc, #576]	; (800e1a0 <_strtod_l+0xbc8>)
 800df5e:	2200      	movs	r2, #0
 800df60:	4630      	mov	r0, r6
 800df62:	4639      	mov	r1, r7
 800df64:	f7f2 fdba 	bl	8000adc <__aeabi_dcmplt>
 800df68:	2800      	cmp	r0, #0
 800df6a:	d15c      	bne.n	800e026 <_strtod_l+0xa4e>
 800df6c:	4630      	mov	r0, r6
 800df6e:	4639      	mov	r1, r7
 800df70:	4b8c      	ldr	r3, [pc, #560]	; (800e1a4 <_strtod_l+0xbcc>)
 800df72:	2200      	movs	r2, #0
 800df74:	f7f2 fb40 	bl	80005f8 <__aeabi_dmul>
 800df78:	4606      	mov	r6, r0
 800df7a:	460f      	mov	r7, r1
 800df7c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800df80:	9606      	str	r6, [sp, #24]
 800df82:	9307      	str	r3, [sp, #28]
 800df84:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800df88:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800df8c:	4b86      	ldr	r3, [pc, #536]	; (800e1a8 <_strtod_l+0xbd0>)
 800df8e:	ea0a 0303 	and.w	r3, sl, r3
 800df92:	930d      	str	r3, [sp, #52]	; 0x34
 800df94:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800df96:	4b85      	ldr	r3, [pc, #532]	; (800e1ac <_strtod_l+0xbd4>)
 800df98:	429a      	cmp	r2, r3
 800df9a:	f040 8090 	bne.w	800e0be <_strtod_l+0xae6>
 800df9e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800dfa2:	ec49 8b10 	vmov	d0, r8, r9
 800dfa6:	f7ff f9b9 	bl	800d31c <__ulp>
 800dfaa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dfae:	ec51 0b10 	vmov	r0, r1, d0
 800dfb2:	f7f2 fb21 	bl	80005f8 <__aeabi_dmul>
 800dfb6:	4642      	mov	r2, r8
 800dfb8:	464b      	mov	r3, r9
 800dfba:	f7f2 f967 	bl	800028c <__adddf3>
 800dfbe:	460b      	mov	r3, r1
 800dfc0:	4979      	ldr	r1, [pc, #484]	; (800e1a8 <_strtod_l+0xbd0>)
 800dfc2:	4a7b      	ldr	r2, [pc, #492]	; (800e1b0 <_strtod_l+0xbd8>)
 800dfc4:	4019      	ands	r1, r3
 800dfc6:	4291      	cmp	r1, r2
 800dfc8:	4680      	mov	r8, r0
 800dfca:	d944      	bls.n	800e056 <_strtod_l+0xa7e>
 800dfcc:	ee18 2a90 	vmov	r2, s17
 800dfd0:	4b78      	ldr	r3, [pc, #480]	; (800e1b4 <_strtod_l+0xbdc>)
 800dfd2:	429a      	cmp	r2, r3
 800dfd4:	d104      	bne.n	800dfe0 <_strtod_l+0xa08>
 800dfd6:	ee18 3a10 	vmov	r3, s16
 800dfda:	3301      	adds	r3, #1
 800dfdc:	f43f ad40 	beq.w	800da60 <_strtod_l+0x488>
 800dfe0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800e1b4 <_strtod_l+0xbdc>
 800dfe4:	f04f 38ff 	mov.w	r8, #4294967295
 800dfe8:	9916      	ldr	r1, [sp, #88]	; 0x58
 800dfea:	4620      	mov	r0, r4
 800dfec:	f7fe fe6a 	bl	800ccc4 <_Bfree>
 800dff0:	9905      	ldr	r1, [sp, #20]
 800dff2:	4620      	mov	r0, r4
 800dff4:	f7fe fe66 	bl	800ccc4 <_Bfree>
 800dff8:	4659      	mov	r1, fp
 800dffa:	4620      	mov	r0, r4
 800dffc:	f7fe fe62 	bl	800ccc4 <_Bfree>
 800e000:	4629      	mov	r1, r5
 800e002:	4620      	mov	r0, r4
 800e004:	f7fe fe5e 	bl	800ccc4 <_Bfree>
 800e008:	e609      	b.n	800dc1e <_strtod_l+0x646>
 800e00a:	f1b8 0f01 	cmp.w	r8, #1
 800e00e:	d103      	bne.n	800e018 <_strtod_l+0xa40>
 800e010:	f1b9 0f00 	cmp.w	r9, #0
 800e014:	f43f ad95 	beq.w	800db42 <_strtod_l+0x56a>
 800e018:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800e170 <_strtod_l+0xb98>
 800e01c:	4f60      	ldr	r7, [pc, #384]	; (800e1a0 <_strtod_l+0xbc8>)
 800e01e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e022:	2600      	movs	r6, #0
 800e024:	e7ae      	b.n	800df84 <_strtod_l+0x9ac>
 800e026:	4f5f      	ldr	r7, [pc, #380]	; (800e1a4 <_strtod_l+0xbcc>)
 800e028:	2600      	movs	r6, #0
 800e02a:	e7a7      	b.n	800df7c <_strtod_l+0x9a4>
 800e02c:	4b5d      	ldr	r3, [pc, #372]	; (800e1a4 <_strtod_l+0xbcc>)
 800e02e:	4630      	mov	r0, r6
 800e030:	4639      	mov	r1, r7
 800e032:	2200      	movs	r2, #0
 800e034:	f7f2 fae0 	bl	80005f8 <__aeabi_dmul>
 800e038:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e03a:	4606      	mov	r6, r0
 800e03c:	460f      	mov	r7, r1
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d09c      	beq.n	800df7c <_strtod_l+0x9a4>
 800e042:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e046:	e79d      	b.n	800df84 <_strtod_l+0x9ac>
 800e048:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800e178 <_strtod_l+0xba0>
 800e04c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e050:	ec57 6b17 	vmov	r6, r7, d7
 800e054:	e796      	b.n	800df84 <_strtod_l+0x9ac>
 800e056:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800e05a:	9b04      	ldr	r3, [sp, #16]
 800e05c:	46ca      	mov	sl, r9
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d1c2      	bne.n	800dfe8 <_strtod_l+0xa10>
 800e062:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e066:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e068:	0d1b      	lsrs	r3, r3, #20
 800e06a:	051b      	lsls	r3, r3, #20
 800e06c:	429a      	cmp	r2, r3
 800e06e:	d1bb      	bne.n	800dfe8 <_strtod_l+0xa10>
 800e070:	4630      	mov	r0, r6
 800e072:	4639      	mov	r1, r7
 800e074:	f7f2 fe20 	bl	8000cb8 <__aeabi_d2lz>
 800e078:	f7f2 fa90 	bl	800059c <__aeabi_l2d>
 800e07c:	4602      	mov	r2, r0
 800e07e:	460b      	mov	r3, r1
 800e080:	4630      	mov	r0, r6
 800e082:	4639      	mov	r1, r7
 800e084:	f7f2 f900 	bl	8000288 <__aeabi_dsub>
 800e088:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e08a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e08e:	ea43 0308 	orr.w	r3, r3, r8
 800e092:	4313      	orrs	r3, r2
 800e094:	4606      	mov	r6, r0
 800e096:	460f      	mov	r7, r1
 800e098:	d054      	beq.n	800e144 <_strtod_l+0xb6c>
 800e09a:	a339      	add	r3, pc, #228	; (adr r3, 800e180 <_strtod_l+0xba8>)
 800e09c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0a0:	f7f2 fd1c 	bl	8000adc <__aeabi_dcmplt>
 800e0a4:	2800      	cmp	r0, #0
 800e0a6:	f47f ace5 	bne.w	800da74 <_strtod_l+0x49c>
 800e0aa:	a337      	add	r3, pc, #220	; (adr r3, 800e188 <_strtod_l+0xbb0>)
 800e0ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0b0:	4630      	mov	r0, r6
 800e0b2:	4639      	mov	r1, r7
 800e0b4:	f7f2 fd30 	bl	8000b18 <__aeabi_dcmpgt>
 800e0b8:	2800      	cmp	r0, #0
 800e0ba:	d095      	beq.n	800dfe8 <_strtod_l+0xa10>
 800e0bc:	e4da      	b.n	800da74 <_strtod_l+0x49c>
 800e0be:	9b04      	ldr	r3, [sp, #16]
 800e0c0:	b333      	cbz	r3, 800e110 <_strtod_l+0xb38>
 800e0c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e0c4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800e0c8:	d822      	bhi.n	800e110 <_strtod_l+0xb38>
 800e0ca:	a331      	add	r3, pc, #196	; (adr r3, 800e190 <_strtod_l+0xbb8>)
 800e0cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0d0:	4630      	mov	r0, r6
 800e0d2:	4639      	mov	r1, r7
 800e0d4:	f7f2 fd0c 	bl	8000af0 <__aeabi_dcmple>
 800e0d8:	b1a0      	cbz	r0, 800e104 <_strtod_l+0xb2c>
 800e0da:	4639      	mov	r1, r7
 800e0dc:	4630      	mov	r0, r6
 800e0de:	f7f2 fd63 	bl	8000ba8 <__aeabi_d2uiz>
 800e0e2:	2801      	cmp	r0, #1
 800e0e4:	bf38      	it	cc
 800e0e6:	2001      	movcc	r0, #1
 800e0e8:	f7f2 fa0c 	bl	8000504 <__aeabi_ui2d>
 800e0ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e0ee:	4606      	mov	r6, r0
 800e0f0:	460f      	mov	r7, r1
 800e0f2:	bb23      	cbnz	r3, 800e13e <_strtod_l+0xb66>
 800e0f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e0f8:	9010      	str	r0, [sp, #64]	; 0x40
 800e0fa:	9311      	str	r3, [sp, #68]	; 0x44
 800e0fc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e100:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800e104:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e106:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e108:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800e10c:	1a9b      	subs	r3, r3, r2
 800e10e:	930f      	str	r3, [sp, #60]	; 0x3c
 800e110:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800e114:	eeb0 0a48 	vmov.f32	s0, s16
 800e118:	eef0 0a68 	vmov.f32	s1, s17
 800e11c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800e120:	f7ff f8fc 	bl	800d31c <__ulp>
 800e124:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800e128:	ec53 2b10 	vmov	r2, r3, d0
 800e12c:	f7f2 fa64 	bl	80005f8 <__aeabi_dmul>
 800e130:	ec53 2b18 	vmov	r2, r3, d8
 800e134:	f7f2 f8aa 	bl	800028c <__adddf3>
 800e138:	4680      	mov	r8, r0
 800e13a:	4689      	mov	r9, r1
 800e13c:	e78d      	b.n	800e05a <_strtod_l+0xa82>
 800e13e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800e142:	e7db      	b.n	800e0fc <_strtod_l+0xb24>
 800e144:	a314      	add	r3, pc, #80	; (adr r3, 800e198 <_strtod_l+0xbc0>)
 800e146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e14a:	f7f2 fcc7 	bl	8000adc <__aeabi_dcmplt>
 800e14e:	e7b3      	b.n	800e0b8 <_strtod_l+0xae0>
 800e150:	2300      	movs	r3, #0
 800e152:	930a      	str	r3, [sp, #40]	; 0x28
 800e154:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e156:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e158:	6013      	str	r3, [r2, #0]
 800e15a:	f7ff ba7c 	b.w	800d656 <_strtod_l+0x7e>
 800e15e:	2a65      	cmp	r2, #101	; 0x65
 800e160:	f43f ab75 	beq.w	800d84e <_strtod_l+0x276>
 800e164:	2a45      	cmp	r2, #69	; 0x45
 800e166:	f43f ab72 	beq.w	800d84e <_strtod_l+0x276>
 800e16a:	2301      	movs	r3, #1
 800e16c:	f7ff bbaa 	b.w	800d8c4 <_strtod_l+0x2ec>
 800e170:	00000000 	.word	0x00000000
 800e174:	bff00000 	.word	0xbff00000
 800e178:	00000000 	.word	0x00000000
 800e17c:	3ff00000 	.word	0x3ff00000
 800e180:	94a03595 	.word	0x94a03595
 800e184:	3fdfffff 	.word	0x3fdfffff
 800e188:	35afe535 	.word	0x35afe535
 800e18c:	3fe00000 	.word	0x3fe00000
 800e190:	ffc00000 	.word	0xffc00000
 800e194:	41dfffff 	.word	0x41dfffff
 800e198:	94a03595 	.word	0x94a03595
 800e19c:	3fcfffff 	.word	0x3fcfffff
 800e1a0:	3ff00000 	.word	0x3ff00000
 800e1a4:	3fe00000 	.word	0x3fe00000
 800e1a8:	7ff00000 	.word	0x7ff00000
 800e1ac:	7fe00000 	.word	0x7fe00000
 800e1b0:	7c9fffff 	.word	0x7c9fffff
 800e1b4:	7fefffff 	.word	0x7fefffff

0800e1b8 <_strtod_r>:
 800e1b8:	4b01      	ldr	r3, [pc, #4]	; (800e1c0 <_strtod_r+0x8>)
 800e1ba:	f7ff ba0d 	b.w	800d5d8 <_strtod_l>
 800e1be:	bf00      	nop
 800e1c0:	2000006c 	.word	0x2000006c

0800e1c4 <__ssputs_r>:
 800e1c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e1c8:	688e      	ldr	r6, [r1, #8]
 800e1ca:	461f      	mov	r7, r3
 800e1cc:	42be      	cmp	r6, r7
 800e1ce:	680b      	ldr	r3, [r1, #0]
 800e1d0:	4682      	mov	sl, r0
 800e1d2:	460c      	mov	r4, r1
 800e1d4:	4690      	mov	r8, r2
 800e1d6:	d82c      	bhi.n	800e232 <__ssputs_r+0x6e>
 800e1d8:	898a      	ldrh	r2, [r1, #12]
 800e1da:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e1de:	d026      	beq.n	800e22e <__ssputs_r+0x6a>
 800e1e0:	6965      	ldr	r5, [r4, #20]
 800e1e2:	6909      	ldr	r1, [r1, #16]
 800e1e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e1e8:	eba3 0901 	sub.w	r9, r3, r1
 800e1ec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e1f0:	1c7b      	adds	r3, r7, #1
 800e1f2:	444b      	add	r3, r9
 800e1f4:	106d      	asrs	r5, r5, #1
 800e1f6:	429d      	cmp	r5, r3
 800e1f8:	bf38      	it	cc
 800e1fa:	461d      	movcc	r5, r3
 800e1fc:	0553      	lsls	r3, r2, #21
 800e1fe:	d527      	bpl.n	800e250 <__ssputs_r+0x8c>
 800e200:	4629      	mov	r1, r5
 800e202:	f7fe fc93 	bl	800cb2c <_malloc_r>
 800e206:	4606      	mov	r6, r0
 800e208:	b360      	cbz	r0, 800e264 <__ssputs_r+0xa0>
 800e20a:	6921      	ldr	r1, [r4, #16]
 800e20c:	464a      	mov	r2, r9
 800e20e:	f7fd fd88 	bl	800bd22 <memcpy>
 800e212:	89a3      	ldrh	r3, [r4, #12]
 800e214:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e218:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e21c:	81a3      	strh	r3, [r4, #12]
 800e21e:	6126      	str	r6, [r4, #16]
 800e220:	6165      	str	r5, [r4, #20]
 800e222:	444e      	add	r6, r9
 800e224:	eba5 0509 	sub.w	r5, r5, r9
 800e228:	6026      	str	r6, [r4, #0]
 800e22a:	60a5      	str	r5, [r4, #8]
 800e22c:	463e      	mov	r6, r7
 800e22e:	42be      	cmp	r6, r7
 800e230:	d900      	bls.n	800e234 <__ssputs_r+0x70>
 800e232:	463e      	mov	r6, r7
 800e234:	6820      	ldr	r0, [r4, #0]
 800e236:	4632      	mov	r2, r6
 800e238:	4641      	mov	r1, r8
 800e23a:	f000 f9c9 	bl	800e5d0 <memmove>
 800e23e:	68a3      	ldr	r3, [r4, #8]
 800e240:	1b9b      	subs	r3, r3, r6
 800e242:	60a3      	str	r3, [r4, #8]
 800e244:	6823      	ldr	r3, [r4, #0]
 800e246:	4433      	add	r3, r6
 800e248:	6023      	str	r3, [r4, #0]
 800e24a:	2000      	movs	r0, #0
 800e24c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e250:	462a      	mov	r2, r5
 800e252:	f000 fd9e 	bl	800ed92 <_realloc_r>
 800e256:	4606      	mov	r6, r0
 800e258:	2800      	cmp	r0, #0
 800e25a:	d1e0      	bne.n	800e21e <__ssputs_r+0x5a>
 800e25c:	6921      	ldr	r1, [r4, #16]
 800e25e:	4650      	mov	r0, sl
 800e260:	f7fe fbf0 	bl	800ca44 <_free_r>
 800e264:	230c      	movs	r3, #12
 800e266:	f8ca 3000 	str.w	r3, [sl]
 800e26a:	89a3      	ldrh	r3, [r4, #12]
 800e26c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e270:	81a3      	strh	r3, [r4, #12]
 800e272:	f04f 30ff 	mov.w	r0, #4294967295
 800e276:	e7e9      	b.n	800e24c <__ssputs_r+0x88>

0800e278 <_svfiprintf_r>:
 800e278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e27c:	4698      	mov	r8, r3
 800e27e:	898b      	ldrh	r3, [r1, #12]
 800e280:	061b      	lsls	r3, r3, #24
 800e282:	b09d      	sub	sp, #116	; 0x74
 800e284:	4607      	mov	r7, r0
 800e286:	460d      	mov	r5, r1
 800e288:	4614      	mov	r4, r2
 800e28a:	d50e      	bpl.n	800e2aa <_svfiprintf_r+0x32>
 800e28c:	690b      	ldr	r3, [r1, #16]
 800e28e:	b963      	cbnz	r3, 800e2aa <_svfiprintf_r+0x32>
 800e290:	2140      	movs	r1, #64	; 0x40
 800e292:	f7fe fc4b 	bl	800cb2c <_malloc_r>
 800e296:	6028      	str	r0, [r5, #0]
 800e298:	6128      	str	r0, [r5, #16]
 800e29a:	b920      	cbnz	r0, 800e2a6 <_svfiprintf_r+0x2e>
 800e29c:	230c      	movs	r3, #12
 800e29e:	603b      	str	r3, [r7, #0]
 800e2a0:	f04f 30ff 	mov.w	r0, #4294967295
 800e2a4:	e0d0      	b.n	800e448 <_svfiprintf_r+0x1d0>
 800e2a6:	2340      	movs	r3, #64	; 0x40
 800e2a8:	616b      	str	r3, [r5, #20]
 800e2aa:	2300      	movs	r3, #0
 800e2ac:	9309      	str	r3, [sp, #36]	; 0x24
 800e2ae:	2320      	movs	r3, #32
 800e2b0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e2b4:	f8cd 800c 	str.w	r8, [sp, #12]
 800e2b8:	2330      	movs	r3, #48	; 0x30
 800e2ba:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800e460 <_svfiprintf_r+0x1e8>
 800e2be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e2c2:	f04f 0901 	mov.w	r9, #1
 800e2c6:	4623      	mov	r3, r4
 800e2c8:	469a      	mov	sl, r3
 800e2ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e2ce:	b10a      	cbz	r2, 800e2d4 <_svfiprintf_r+0x5c>
 800e2d0:	2a25      	cmp	r2, #37	; 0x25
 800e2d2:	d1f9      	bne.n	800e2c8 <_svfiprintf_r+0x50>
 800e2d4:	ebba 0b04 	subs.w	fp, sl, r4
 800e2d8:	d00b      	beq.n	800e2f2 <_svfiprintf_r+0x7a>
 800e2da:	465b      	mov	r3, fp
 800e2dc:	4622      	mov	r2, r4
 800e2de:	4629      	mov	r1, r5
 800e2e0:	4638      	mov	r0, r7
 800e2e2:	f7ff ff6f 	bl	800e1c4 <__ssputs_r>
 800e2e6:	3001      	adds	r0, #1
 800e2e8:	f000 80a9 	beq.w	800e43e <_svfiprintf_r+0x1c6>
 800e2ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e2ee:	445a      	add	r2, fp
 800e2f0:	9209      	str	r2, [sp, #36]	; 0x24
 800e2f2:	f89a 3000 	ldrb.w	r3, [sl]
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	f000 80a1 	beq.w	800e43e <_svfiprintf_r+0x1c6>
 800e2fc:	2300      	movs	r3, #0
 800e2fe:	f04f 32ff 	mov.w	r2, #4294967295
 800e302:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e306:	f10a 0a01 	add.w	sl, sl, #1
 800e30a:	9304      	str	r3, [sp, #16]
 800e30c:	9307      	str	r3, [sp, #28]
 800e30e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e312:	931a      	str	r3, [sp, #104]	; 0x68
 800e314:	4654      	mov	r4, sl
 800e316:	2205      	movs	r2, #5
 800e318:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e31c:	4850      	ldr	r0, [pc, #320]	; (800e460 <_svfiprintf_r+0x1e8>)
 800e31e:	f7f1 ff57 	bl	80001d0 <memchr>
 800e322:	9a04      	ldr	r2, [sp, #16]
 800e324:	b9d8      	cbnz	r0, 800e35e <_svfiprintf_r+0xe6>
 800e326:	06d0      	lsls	r0, r2, #27
 800e328:	bf44      	itt	mi
 800e32a:	2320      	movmi	r3, #32
 800e32c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e330:	0711      	lsls	r1, r2, #28
 800e332:	bf44      	itt	mi
 800e334:	232b      	movmi	r3, #43	; 0x2b
 800e336:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e33a:	f89a 3000 	ldrb.w	r3, [sl]
 800e33e:	2b2a      	cmp	r3, #42	; 0x2a
 800e340:	d015      	beq.n	800e36e <_svfiprintf_r+0xf6>
 800e342:	9a07      	ldr	r2, [sp, #28]
 800e344:	4654      	mov	r4, sl
 800e346:	2000      	movs	r0, #0
 800e348:	f04f 0c0a 	mov.w	ip, #10
 800e34c:	4621      	mov	r1, r4
 800e34e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e352:	3b30      	subs	r3, #48	; 0x30
 800e354:	2b09      	cmp	r3, #9
 800e356:	d94d      	bls.n	800e3f4 <_svfiprintf_r+0x17c>
 800e358:	b1b0      	cbz	r0, 800e388 <_svfiprintf_r+0x110>
 800e35a:	9207      	str	r2, [sp, #28]
 800e35c:	e014      	b.n	800e388 <_svfiprintf_r+0x110>
 800e35e:	eba0 0308 	sub.w	r3, r0, r8
 800e362:	fa09 f303 	lsl.w	r3, r9, r3
 800e366:	4313      	orrs	r3, r2
 800e368:	9304      	str	r3, [sp, #16]
 800e36a:	46a2      	mov	sl, r4
 800e36c:	e7d2      	b.n	800e314 <_svfiprintf_r+0x9c>
 800e36e:	9b03      	ldr	r3, [sp, #12]
 800e370:	1d19      	adds	r1, r3, #4
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	9103      	str	r1, [sp, #12]
 800e376:	2b00      	cmp	r3, #0
 800e378:	bfbb      	ittet	lt
 800e37a:	425b      	neglt	r3, r3
 800e37c:	f042 0202 	orrlt.w	r2, r2, #2
 800e380:	9307      	strge	r3, [sp, #28]
 800e382:	9307      	strlt	r3, [sp, #28]
 800e384:	bfb8      	it	lt
 800e386:	9204      	strlt	r2, [sp, #16]
 800e388:	7823      	ldrb	r3, [r4, #0]
 800e38a:	2b2e      	cmp	r3, #46	; 0x2e
 800e38c:	d10c      	bne.n	800e3a8 <_svfiprintf_r+0x130>
 800e38e:	7863      	ldrb	r3, [r4, #1]
 800e390:	2b2a      	cmp	r3, #42	; 0x2a
 800e392:	d134      	bne.n	800e3fe <_svfiprintf_r+0x186>
 800e394:	9b03      	ldr	r3, [sp, #12]
 800e396:	1d1a      	adds	r2, r3, #4
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	9203      	str	r2, [sp, #12]
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	bfb8      	it	lt
 800e3a0:	f04f 33ff 	movlt.w	r3, #4294967295
 800e3a4:	3402      	adds	r4, #2
 800e3a6:	9305      	str	r3, [sp, #20]
 800e3a8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800e470 <_svfiprintf_r+0x1f8>
 800e3ac:	7821      	ldrb	r1, [r4, #0]
 800e3ae:	2203      	movs	r2, #3
 800e3b0:	4650      	mov	r0, sl
 800e3b2:	f7f1 ff0d 	bl	80001d0 <memchr>
 800e3b6:	b138      	cbz	r0, 800e3c8 <_svfiprintf_r+0x150>
 800e3b8:	9b04      	ldr	r3, [sp, #16]
 800e3ba:	eba0 000a 	sub.w	r0, r0, sl
 800e3be:	2240      	movs	r2, #64	; 0x40
 800e3c0:	4082      	lsls	r2, r0
 800e3c2:	4313      	orrs	r3, r2
 800e3c4:	3401      	adds	r4, #1
 800e3c6:	9304      	str	r3, [sp, #16]
 800e3c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3cc:	4825      	ldr	r0, [pc, #148]	; (800e464 <_svfiprintf_r+0x1ec>)
 800e3ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e3d2:	2206      	movs	r2, #6
 800e3d4:	f7f1 fefc 	bl	80001d0 <memchr>
 800e3d8:	2800      	cmp	r0, #0
 800e3da:	d038      	beq.n	800e44e <_svfiprintf_r+0x1d6>
 800e3dc:	4b22      	ldr	r3, [pc, #136]	; (800e468 <_svfiprintf_r+0x1f0>)
 800e3de:	bb1b      	cbnz	r3, 800e428 <_svfiprintf_r+0x1b0>
 800e3e0:	9b03      	ldr	r3, [sp, #12]
 800e3e2:	3307      	adds	r3, #7
 800e3e4:	f023 0307 	bic.w	r3, r3, #7
 800e3e8:	3308      	adds	r3, #8
 800e3ea:	9303      	str	r3, [sp, #12]
 800e3ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3ee:	4433      	add	r3, r6
 800e3f0:	9309      	str	r3, [sp, #36]	; 0x24
 800e3f2:	e768      	b.n	800e2c6 <_svfiprintf_r+0x4e>
 800e3f4:	fb0c 3202 	mla	r2, ip, r2, r3
 800e3f8:	460c      	mov	r4, r1
 800e3fa:	2001      	movs	r0, #1
 800e3fc:	e7a6      	b.n	800e34c <_svfiprintf_r+0xd4>
 800e3fe:	2300      	movs	r3, #0
 800e400:	3401      	adds	r4, #1
 800e402:	9305      	str	r3, [sp, #20]
 800e404:	4619      	mov	r1, r3
 800e406:	f04f 0c0a 	mov.w	ip, #10
 800e40a:	4620      	mov	r0, r4
 800e40c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e410:	3a30      	subs	r2, #48	; 0x30
 800e412:	2a09      	cmp	r2, #9
 800e414:	d903      	bls.n	800e41e <_svfiprintf_r+0x1a6>
 800e416:	2b00      	cmp	r3, #0
 800e418:	d0c6      	beq.n	800e3a8 <_svfiprintf_r+0x130>
 800e41a:	9105      	str	r1, [sp, #20]
 800e41c:	e7c4      	b.n	800e3a8 <_svfiprintf_r+0x130>
 800e41e:	fb0c 2101 	mla	r1, ip, r1, r2
 800e422:	4604      	mov	r4, r0
 800e424:	2301      	movs	r3, #1
 800e426:	e7f0      	b.n	800e40a <_svfiprintf_r+0x192>
 800e428:	ab03      	add	r3, sp, #12
 800e42a:	9300      	str	r3, [sp, #0]
 800e42c:	462a      	mov	r2, r5
 800e42e:	4b0f      	ldr	r3, [pc, #60]	; (800e46c <_svfiprintf_r+0x1f4>)
 800e430:	a904      	add	r1, sp, #16
 800e432:	4638      	mov	r0, r7
 800e434:	f7fc fc84 	bl	800ad40 <_printf_float>
 800e438:	1c42      	adds	r2, r0, #1
 800e43a:	4606      	mov	r6, r0
 800e43c:	d1d6      	bne.n	800e3ec <_svfiprintf_r+0x174>
 800e43e:	89ab      	ldrh	r3, [r5, #12]
 800e440:	065b      	lsls	r3, r3, #25
 800e442:	f53f af2d 	bmi.w	800e2a0 <_svfiprintf_r+0x28>
 800e446:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e448:	b01d      	add	sp, #116	; 0x74
 800e44a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e44e:	ab03      	add	r3, sp, #12
 800e450:	9300      	str	r3, [sp, #0]
 800e452:	462a      	mov	r2, r5
 800e454:	4b05      	ldr	r3, [pc, #20]	; (800e46c <_svfiprintf_r+0x1f4>)
 800e456:	a904      	add	r1, sp, #16
 800e458:	4638      	mov	r0, r7
 800e45a:	f7fc ff15 	bl	800b288 <_printf_i>
 800e45e:	e7eb      	b.n	800e438 <_svfiprintf_r+0x1c0>
 800e460:	0800f918 	.word	0x0800f918
 800e464:	0800f922 	.word	0x0800f922
 800e468:	0800ad41 	.word	0x0800ad41
 800e46c:	0800e1c5 	.word	0x0800e1c5
 800e470:	0800f91e 	.word	0x0800f91e

0800e474 <__sflush_r>:
 800e474:	898a      	ldrh	r2, [r1, #12]
 800e476:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e47a:	4605      	mov	r5, r0
 800e47c:	0710      	lsls	r0, r2, #28
 800e47e:	460c      	mov	r4, r1
 800e480:	d458      	bmi.n	800e534 <__sflush_r+0xc0>
 800e482:	684b      	ldr	r3, [r1, #4]
 800e484:	2b00      	cmp	r3, #0
 800e486:	dc05      	bgt.n	800e494 <__sflush_r+0x20>
 800e488:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	dc02      	bgt.n	800e494 <__sflush_r+0x20>
 800e48e:	2000      	movs	r0, #0
 800e490:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e494:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e496:	2e00      	cmp	r6, #0
 800e498:	d0f9      	beq.n	800e48e <__sflush_r+0x1a>
 800e49a:	2300      	movs	r3, #0
 800e49c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e4a0:	682f      	ldr	r7, [r5, #0]
 800e4a2:	6a21      	ldr	r1, [r4, #32]
 800e4a4:	602b      	str	r3, [r5, #0]
 800e4a6:	d032      	beq.n	800e50e <__sflush_r+0x9a>
 800e4a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e4aa:	89a3      	ldrh	r3, [r4, #12]
 800e4ac:	075a      	lsls	r2, r3, #29
 800e4ae:	d505      	bpl.n	800e4bc <__sflush_r+0x48>
 800e4b0:	6863      	ldr	r3, [r4, #4]
 800e4b2:	1ac0      	subs	r0, r0, r3
 800e4b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e4b6:	b10b      	cbz	r3, 800e4bc <__sflush_r+0x48>
 800e4b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e4ba:	1ac0      	subs	r0, r0, r3
 800e4bc:	2300      	movs	r3, #0
 800e4be:	4602      	mov	r2, r0
 800e4c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e4c2:	6a21      	ldr	r1, [r4, #32]
 800e4c4:	4628      	mov	r0, r5
 800e4c6:	47b0      	blx	r6
 800e4c8:	1c43      	adds	r3, r0, #1
 800e4ca:	89a3      	ldrh	r3, [r4, #12]
 800e4cc:	d106      	bne.n	800e4dc <__sflush_r+0x68>
 800e4ce:	6829      	ldr	r1, [r5, #0]
 800e4d0:	291d      	cmp	r1, #29
 800e4d2:	d82b      	bhi.n	800e52c <__sflush_r+0xb8>
 800e4d4:	4a29      	ldr	r2, [pc, #164]	; (800e57c <__sflush_r+0x108>)
 800e4d6:	410a      	asrs	r2, r1
 800e4d8:	07d6      	lsls	r6, r2, #31
 800e4da:	d427      	bmi.n	800e52c <__sflush_r+0xb8>
 800e4dc:	2200      	movs	r2, #0
 800e4de:	6062      	str	r2, [r4, #4]
 800e4e0:	04d9      	lsls	r1, r3, #19
 800e4e2:	6922      	ldr	r2, [r4, #16]
 800e4e4:	6022      	str	r2, [r4, #0]
 800e4e6:	d504      	bpl.n	800e4f2 <__sflush_r+0x7e>
 800e4e8:	1c42      	adds	r2, r0, #1
 800e4ea:	d101      	bne.n	800e4f0 <__sflush_r+0x7c>
 800e4ec:	682b      	ldr	r3, [r5, #0]
 800e4ee:	b903      	cbnz	r3, 800e4f2 <__sflush_r+0x7e>
 800e4f0:	6560      	str	r0, [r4, #84]	; 0x54
 800e4f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e4f4:	602f      	str	r7, [r5, #0]
 800e4f6:	2900      	cmp	r1, #0
 800e4f8:	d0c9      	beq.n	800e48e <__sflush_r+0x1a>
 800e4fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e4fe:	4299      	cmp	r1, r3
 800e500:	d002      	beq.n	800e508 <__sflush_r+0x94>
 800e502:	4628      	mov	r0, r5
 800e504:	f7fe fa9e 	bl	800ca44 <_free_r>
 800e508:	2000      	movs	r0, #0
 800e50a:	6360      	str	r0, [r4, #52]	; 0x34
 800e50c:	e7c0      	b.n	800e490 <__sflush_r+0x1c>
 800e50e:	2301      	movs	r3, #1
 800e510:	4628      	mov	r0, r5
 800e512:	47b0      	blx	r6
 800e514:	1c41      	adds	r1, r0, #1
 800e516:	d1c8      	bne.n	800e4aa <__sflush_r+0x36>
 800e518:	682b      	ldr	r3, [r5, #0]
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	d0c5      	beq.n	800e4aa <__sflush_r+0x36>
 800e51e:	2b1d      	cmp	r3, #29
 800e520:	d001      	beq.n	800e526 <__sflush_r+0xb2>
 800e522:	2b16      	cmp	r3, #22
 800e524:	d101      	bne.n	800e52a <__sflush_r+0xb6>
 800e526:	602f      	str	r7, [r5, #0]
 800e528:	e7b1      	b.n	800e48e <__sflush_r+0x1a>
 800e52a:	89a3      	ldrh	r3, [r4, #12]
 800e52c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e530:	81a3      	strh	r3, [r4, #12]
 800e532:	e7ad      	b.n	800e490 <__sflush_r+0x1c>
 800e534:	690f      	ldr	r7, [r1, #16]
 800e536:	2f00      	cmp	r7, #0
 800e538:	d0a9      	beq.n	800e48e <__sflush_r+0x1a>
 800e53a:	0793      	lsls	r3, r2, #30
 800e53c:	680e      	ldr	r6, [r1, #0]
 800e53e:	bf08      	it	eq
 800e540:	694b      	ldreq	r3, [r1, #20]
 800e542:	600f      	str	r7, [r1, #0]
 800e544:	bf18      	it	ne
 800e546:	2300      	movne	r3, #0
 800e548:	eba6 0807 	sub.w	r8, r6, r7
 800e54c:	608b      	str	r3, [r1, #8]
 800e54e:	f1b8 0f00 	cmp.w	r8, #0
 800e552:	dd9c      	ble.n	800e48e <__sflush_r+0x1a>
 800e554:	6a21      	ldr	r1, [r4, #32]
 800e556:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e558:	4643      	mov	r3, r8
 800e55a:	463a      	mov	r2, r7
 800e55c:	4628      	mov	r0, r5
 800e55e:	47b0      	blx	r6
 800e560:	2800      	cmp	r0, #0
 800e562:	dc06      	bgt.n	800e572 <__sflush_r+0xfe>
 800e564:	89a3      	ldrh	r3, [r4, #12]
 800e566:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e56a:	81a3      	strh	r3, [r4, #12]
 800e56c:	f04f 30ff 	mov.w	r0, #4294967295
 800e570:	e78e      	b.n	800e490 <__sflush_r+0x1c>
 800e572:	4407      	add	r7, r0
 800e574:	eba8 0800 	sub.w	r8, r8, r0
 800e578:	e7e9      	b.n	800e54e <__sflush_r+0xda>
 800e57a:	bf00      	nop
 800e57c:	dfbffffe 	.word	0xdfbffffe

0800e580 <_fflush_r>:
 800e580:	b538      	push	{r3, r4, r5, lr}
 800e582:	690b      	ldr	r3, [r1, #16]
 800e584:	4605      	mov	r5, r0
 800e586:	460c      	mov	r4, r1
 800e588:	b913      	cbnz	r3, 800e590 <_fflush_r+0x10>
 800e58a:	2500      	movs	r5, #0
 800e58c:	4628      	mov	r0, r5
 800e58e:	bd38      	pop	{r3, r4, r5, pc}
 800e590:	b118      	cbz	r0, 800e59a <_fflush_r+0x1a>
 800e592:	6a03      	ldr	r3, [r0, #32]
 800e594:	b90b      	cbnz	r3, 800e59a <_fflush_r+0x1a>
 800e596:	f7fd fa35 	bl	800ba04 <__sinit>
 800e59a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d0f3      	beq.n	800e58a <_fflush_r+0xa>
 800e5a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e5a4:	07d0      	lsls	r0, r2, #31
 800e5a6:	d404      	bmi.n	800e5b2 <_fflush_r+0x32>
 800e5a8:	0599      	lsls	r1, r3, #22
 800e5aa:	d402      	bmi.n	800e5b2 <_fflush_r+0x32>
 800e5ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e5ae:	f7fd fbb6 	bl	800bd1e <__retarget_lock_acquire_recursive>
 800e5b2:	4628      	mov	r0, r5
 800e5b4:	4621      	mov	r1, r4
 800e5b6:	f7ff ff5d 	bl	800e474 <__sflush_r>
 800e5ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e5bc:	07da      	lsls	r2, r3, #31
 800e5be:	4605      	mov	r5, r0
 800e5c0:	d4e4      	bmi.n	800e58c <_fflush_r+0xc>
 800e5c2:	89a3      	ldrh	r3, [r4, #12]
 800e5c4:	059b      	lsls	r3, r3, #22
 800e5c6:	d4e1      	bmi.n	800e58c <_fflush_r+0xc>
 800e5c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e5ca:	f7fd fba9 	bl	800bd20 <__retarget_lock_release_recursive>
 800e5ce:	e7dd      	b.n	800e58c <_fflush_r+0xc>

0800e5d0 <memmove>:
 800e5d0:	4288      	cmp	r0, r1
 800e5d2:	b510      	push	{r4, lr}
 800e5d4:	eb01 0402 	add.w	r4, r1, r2
 800e5d8:	d902      	bls.n	800e5e0 <memmove+0x10>
 800e5da:	4284      	cmp	r4, r0
 800e5dc:	4623      	mov	r3, r4
 800e5de:	d807      	bhi.n	800e5f0 <memmove+0x20>
 800e5e0:	1e43      	subs	r3, r0, #1
 800e5e2:	42a1      	cmp	r1, r4
 800e5e4:	d008      	beq.n	800e5f8 <memmove+0x28>
 800e5e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e5ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e5ee:	e7f8      	b.n	800e5e2 <memmove+0x12>
 800e5f0:	4402      	add	r2, r0
 800e5f2:	4601      	mov	r1, r0
 800e5f4:	428a      	cmp	r2, r1
 800e5f6:	d100      	bne.n	800e5fa <memmove+0x2a>
 800e5f8:	bd10      	pop	{r4, pc}
 800e5fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e5fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e602:	e7f7      	b.n	800e5f4 <memmove+0x24>

0800e604 <strncmp>:
 800e604:	b510      	push	{r4, lr}
 800e606:	b16a      	cbz	r2, 800e624 <strncmp+0x20>
 800e608:	3901      	subs	r1, #1
 800e60a:	1884      	adds	r4, r0, r2
 800e60c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e610:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e614:	429a      	cmp	r2, r3
 800e616:	d103      	bne.n	800e620 <strncmp+0x1c>
 800e618:	42a0      	cmp	r0, r4
 800e61a:	d001      	beq.n	800e620 <strncmp+0x1c>
 800e61c:	2a00      	cmp	r2, #0
 800e61e:	d1f5      	bne.n	800e60c <strncmp+0x8>
 800e620:	1ad0      	subs	r0, r2, r3
 800e622:	bd10      	pop	{r4, pc}
 800e624:	4610      	mov	r0, r2
 800e626:	e7fc      	b.n	800e622 <strncmp+0x1e>

0800e628 <_sbrk_r>:
 800e628:	b538      	push	{r3, r4, r5, lr}
 800e62a:	4d06      	ldr	r5, [pc, #24]	; (800e644 <_sbrk_r+0x1c>)
 800e62c:	2300      	movs	r3, #0
 800e62e:	4604      	mov	r4, r0
 800e630:	4608      	mov	r0, r1
 800e632:	602b      	str	r3, [r5, #0]
 800e634:	f7f3 fd4c 	bl	80020d0 <_sbrk>
 800e638:	1c43      	adds	r3, r0, #1
 800e63a:	d102      	bne.n	800e642 <_sbrk_r+0x1a>
 800e63c:	682b      	ldr	r3, [r5, #0]
 800e63e:	b103      	cbz	r3, 800e642 <_sbrk_r+0x1a>
 800e640:	6023      	str	r3, [r4, #0]
 800e642:	bd38      	pop	{r3, r4, r5, pc}
 800e644:	20001fb4 	.word	0x20001fb4

0800e648 <nan>:
 800e648:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e650 <nan+0x8>
 800e64c:	4770      	bx	lr
 800e64e:	bf00      	nop
 800e650:	00000000 	.word	0x00000000
 800e654:	7ff80000 	.word	0x7ff80000

0800e658 <__assert_func>:
 800e658:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e65a:	4614      	mov	r4, r2
 800e65c:	461a      	mov	r2, r3
 800e65e:	4b09      	ldr	r3, [pc, #36]	; (800e684 <__assert_func+0x2c>)
 800e660:	681b      	ldr	r3, [r3, #0]
 800e662:	4605      	mov	r5, r0
 800e664:	68d8      	ldr	r0, [r3, #12]
 800e666:	b14c      	cbz	r4, 800e67c <__assert_func+0x24>
 800e668:	4b07      	ldr	r3, [pc, #28]	; (800e688 <__assert_func+0x30>)
 800e66a:	9100      	str	r1, [sp, #0]
 800e66c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e670:	4906      	ldr	r1, [pc, #24]	; (800e68c <__assert_func+0x34>)
 800e672:	462b      	mov	r3, r5
 800e674:	f000 fbca 	bl	800ee0c <fiprintf>
 800e678:	f000 fbda 	bl	800ee30 <abort>
 800e67c:	4b04      	ldr	r3, [pc, #16]	; (800e690 <__assert_func+0x38>)
 800e67e:	461c      	mov	r4, r3
 800e680:	e7f3      	b.n	800e66a <__assert_func+0x12>
 800e682:	bf00      	nop
 800e684:	20000068 	.word	0x20000068
 800e688:	0800f931 	.word	0x0800f931
 800e68c:	0800f93e 	.word	0x0800f93e
 800e690:	0800f96c 	.word	0x0800f96c

0800e694 <_calloc_r>:
 800e694:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e696:	fba1 2402 	umull	r2, r4, r1, r2
 800e69a:	b94c      	cbnz	r4, 800e6b0 <_calloc_r+0x1c>
 800e69c:	4611      	mov	r1, r2
 800e69e:	9201      	str	r2, [sp, #4]
 800e6a0:	f7fe fa44 	bl	800cb2c <_malloc_r>
 800e6a4:	9a01      	ldr	r2, [sp, #4]
 800e6a6:	4605      	mov	r5, r0
 800e6a8:	b930      	cbnz	r0, 800e6b8 <_calloc_r+0x24>
 800e6aa:	4628      	mov	r0, r5
 800e6ac:	b003      	add	sp, #12
 800e6ae:	bd30      	pop	{r4, r5, pc}
 800e6b0:	220c      	movs	r2, #12
 800e6b2:	6002      	str	r2, [r0, #0]
 800e6b4:	2500      	movs	r5, #0
 800e6b6:	e7f8      	b.n	800e6aa <_calloc_r+0x16>
 800e6b8:	4621      	mov	r1, r4
 800e6ba:	f7fd fa3c 	bl	800bb36 <memset>
 800e6be:	e7f4      	b.n	800e6aa <_calloc_r+0x16>

0800e6c0 <rshift>:
 800e6c0:	6903      	ldr	r3, [r0, #16]
 800e6c2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e6c6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e6ca:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e6ce:	f100 0414 	add.w	r4, r0, #20
 800e6d2:	dd45      	ble.n	800e760 <rshift+0xa0>
 800e6d4:	f011 011f 	ands.w	r1, r1, #31
 800e6d8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e6dc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e6e0:	d10c      	bne.n	800e6fc <rshift+0x3c>
 800e6e2:	f100 0710 	add.w	r7, r0, #16
 800e6e6:	4629      	mov	r1, r5
 800e6e8:	42b1      	cmp	r1, r6
 800e6ea:	d334      	bcc.n	800e756 <rshift+0x96>
 800e6ec:	1a9b      	subs	r3, r3, r2
 800e6ee:	009b      	lsls	r3, r3, #2
 800e6f0:	1eea      	subs	r2, r5, #3
 800e6f2:	4296      	cmp	r6, r2
 800e6f4:	bf38      	it	cc
 800e6f6:	2300      	movcc	r3, #0
 800e6f8:	4423      	add	r3, r4
 800e6fa:	e015      	b.n	800e728 <rshift+0x68>
 800e6fc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e700:	f1c1 0820 	rsb	r8, r1, #32
 800e704:	40cf      	lsrs	r7, r1
 800e706:	f105 0e04 	add.w	lr, r5, #4
 800e70a:	46a1      	mov	r9, r4
 800e70c:	4576      	cmp	r6, lr
 800e70e:	46f4      	mov	ip, lr
 800e710:	d815      	bhi.n	800e73e <rshift+0x7e>
 800e712:	1a9a      	subs	r2, r3, r2
 800e714:	0092      	lsls	r2, r2, #2
 800e716:	3a04      	subs	r2, #4
 800e718:	3501      	adds	r5, #1
 800e71a:	42ae      	cmp	r6, r5
 800e71c:	bf38      	it	cc
 800e71e:	2200      	movcc	r2, #0
 800e720:	18a3      	adds	r3, r4, r2
 800e722:	50a7      	str	r7, [r4, r2]
 800e724:	b107      	cbz	r7, 800e728 <rshift+0x68>
 800e726:	3304      	adds	r3, #4
 800e728:	1b1a      	subs	r2, r3, r4
 800e72a:	42a3      	cmp	r3, r4
 800e72c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e730:	bf08      	it	eq
 800e732:	2300      	moveq	r3, #0
 800e734:	6102      	str	r2, [r0, #16]
 800e736:	bf08      	it	eq
 800e738:	6143      	streq	r3, [r0, #20]
 800e73a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e73e:	f8dc c000 	ldr.w	ip, [ip]
 800e742:	fa0c fc08 	lsl.w	ip, ip, r8
 800e746:	ea4c 0707 	orr.w	r7, ip, r7
 800e74a:	f849 7b04 	str.w	r7, [r9], #4
 800e74e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e752:	40cf      	lsrs	r7, r1
 800e754:	e7da      	b.n	800e70c <rshift+0x4c>
 800e756:	f851 cb04 	ldr.w	ip, [r1], #4
 800e75a:	f847 cf04 	str.w	ip, [r7, #4]!
 800e75e:	e7c3      	b.n	800e6e8 <rshift+0x28>
 800e760:	4623      	mov	r3, r4
 800e762:	e7e1      	b.n	800e728 <rshift+0x68>

0800e764 <__hexdig_fun>:
 800e764:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800e768:	2b09      	cmp	r3, #9
 800e76a:	d802      	bhi.n	800e772 <__hexdig_fun+0xe>
 800e76c:	3820      	subs	r0, #32
 800e76e:	b2c0      	uxtb	r0, r0
 800e770:	4770      	bx	lr
 800e772:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e776:	2b05      	cmp	r3, #5
 800e778:	d801      	bhi.n	800e77e <__hexdig_fun+0x1a>
 800e77a:	3847      	subs	r0, #71	; 0x47
 800e77c:	e7f7      	b.n	800e76e <__hexdig_fun+0xa>
 800e77e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800e782:	2b05      	cmp	r3, #5
 800e784:	d801      	bhi.n	800e78a <__hexdig_fun+0x26>
 800e786:	3827      	subs	r0, #39	; 0x27
 800e788:	e7f1      	b.n	800e76e <__hexdig_fun+0xa>
 800e78a:	2000      	movs	r0, #0
 800e78c:	4770      	bx	lr
	...

0800e790 <__gethex>:
 800e790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e794:	4617      	mov	r7, r2
 800e796:	680a      	ldr	r2, [r1, #0]
 800e798:	b085      	sub	sp, #20
 800e79a:	f102 0b02 	add.w	fp, r2, #2
 800e79e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800e7a2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e7a6:	4681      	mov	r9, r0
 800e7a8:	468a      	mov	sl, r1
 800e7aa:	9302      	str	r3, [sp, #8]
 800e7ac:	32fe      	adds	r2, #254	; 0xfe
 800e7ae:	eb02 030b 	add.w	r3, r2, fp
 800e7b2:	46d8      	mov	r8, fp
 800e7b4:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800e7b8:	9301      	str	r3, [sp, #4]
 800e7ba:	2830      	cmp	r0, #48	; 0x30
 800e7bc:	d0f7      	beq.n	800e7ae <__gethex+0x1e>
 800e7be:	f7ff ffd1 	bl	800e764 <__hexdig_fun>
 800e7c2:	4604      	mov	r4, r0
 800e7c4:	2800      	cmp	r0, #0
 800e7c6:	d138      	bne.n	800e83a <__gethex+0xaa>
 800e7c8:	49a7      	ldr	r1, [pc, #668]	; (800ea68 <__gethex+0x2d8>)
 800e7ca:	2201      	movs	r2, #1
 800e7cc:	4640      	mov	r0, r8
 800e7ce:	f7ff ff19 	bl	800e604 <strncmp>
 800e7d2:	4606      	mov	r6, r0
 800e7d4:	2800      	cmp	r0, #0
 800e7d6:	d169      	bne.n	800e8ac <__gethex+0x11c>
 800e7d8:	f898 0001 	ldrb.w	r0, [r8, #1]
 800e7dc:	465d      	mov	r5, fp
 800e7de:	f7ff ffc1 	bl	800e764 <__hexdig_fun>
 800e7e2:	2800      	cmp	r0, #0
 800e7e4:	d064      	beq.n	800e8b0 <__gethex+0x120>
 800e7e6:	465a      	mov	r2, fp
 800e7e8:	7810      	ldrb	r0, [r2, #0]
 800e7ea:	2830      	cmp	r0, #48	; 0x30
 800e7ec:	4690      	mov	r8, r2
 800e7ee:	f102 0201 	add.w	r2, r2, #1
 800e7f2:	d0f9      	beq.n	800e7e8 <__gethex+0x58>
 800e7f4:	f7ff ffb6 	bl	800e764 <__hexdig_fun>
 800e7f8:	2301      	movs	r3, #1
 800e7fa:	fab0 f480 	clz	r4, r0
 800e7fe:	0964      	lsrs	r4, r4, #5
 800e800:	465e      	mov	r6, fp
 800e802:	9301      	str	r3, [sp, #4]
 800e804:	4642      	mov	r2, r8
 800e806:	4615      	mov	r5, r2
 800e808:	3201      	adds	r2, #1
 800e80a:	7828      	ldrb	r0, [r5, #0]
 800e80c:	f7ff ffaa 	bl	800e764 <__hexdig_fun>
 800e810:	2800      	cmp	r0, #0
 800e812:	d1f8      	bne.n	800e806 <__gethex+0x76>
 800e814:	4994      	ldr	r1, [pc, #592]	; (800ea68 <__gethex+0x2d8>)
 800e816:	2201      	movs	r2, #1
 800e818:	4628      	mov	r0, r5
 800e81a:	f7ff fef3 	bl	800e604 <strncmp>
 800e81e:	b978      	cbnz	r0, 800e840 <__gethex+0xb0>
 800e820:	b946      	cbnz	r6, 800e834 <__gethex+0xa4>
 800e822:	1c6e      	adds	r6, r5, #1
 800e824:	4632      	mov	r2, r6
 800e826:	4615      	mov	r5, r2
 800e828:	3201      	adds	r2, #1
 800e82a:	7828      	ldrb	r0, [r5, #0]
 800e82c:	f7ff ff9a 	bl	800e764 <__hexdig_fun>
 800e830:	2800      	cmp	r0, #0
 800e832:	d1f8      	bne.n	800e826 <__gethex+0x96>
 800e834:	1b73      	subs	r3, r6, r5
 800e836:	009e      	lsls	r6, r3, #2
 800e838:	e004      	b.n	800e844 <__gethex+0xb4>
 800e83a:	2400      	movs	r4, #0
 800e83c:	4626      	mov	r6, r4
 800e83e:	e7e1      	b.n	800e804 <__gethex+0x74>
 800e840:	2e00      	cmp	r6, #0
 800e842:	d1f7      	bne.n	800e834 <__gethex+0xa4>
 800e844:	782b      	ldrb	r3, [r5, #0]
 800e846:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e84a:	2b50      	cmp	r3, #80	; 0x50
 800e84c:	d13d      	bne.n	800e8ca <__gethex+0x13a>
 800e84e:	786b      	ldrb	r3, [r5, #1]
 800e850:	2b2b      	cmp	r3, #43	; 0x2b
 800e852:	d02f      	beq.n	800e8b4 <__gethex+0x124>
 800e854:	2b2d      	cmp	r3, #45	; 0x2d
 800e856:	d031      	beq.n	800e8bc <__gethex+0x12c>
 800e858:	1c69      	adds	r1, r5, #1
 800e85a:	f04f 0b00 	mov.w	fp, #0
 800e85e:	7808      	ldrb	r0, [r1, #0]
 800e860:	f7ff ff80 	bl	800e764 <__hexdig_fun>
 800e864:	1e42      	subs	r2, r0, #1
 800e866:	b2d2      	uxtb	r2, r2
 800e868:	2a18      	cmp	r2, #24
 800e86a:	d82e      	bhi.n	800e8ca <__gethex+0x13a>
 800e86c:	f1a0 0210 	sub.w	r2, r0, #16
 800e870:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e874:	f7ff ff76 	bl	800e764 <__hexdig_fun>
 800e878:	f100 3cff 	add.w	ip, r0, #4294967295
 800e87c:	fa5f fc8c 	uxtb.w	ip, ip
 800e880:	f1bc 0f18 	cmp.w	ip, #24
 800e884:	d91d      	bls.n	800e8c2 <__gethex+0x132>
 800e886:	f1bb 0f00 	cmp.w	fp, #0
 800e88a:	d000      	beq.n	800e88e <__gethex+0xfe>
 800e88c:	4252      	negs	r2, r2
 800e88e:	4416      	add	r6, r2
 800e890:	f8ca 1000 	str.w	r1, [sl]
 800e894:	b1dc      	cbz	r4, 800e8ce <__gethex+0x13e>
 800e896:	9b01      	ldr	r3, [sp, #4]
 800e898:	2b00      	cmp	r3, #0
 800e89a:	bf14      	ite	ne
 800e89c:	f04f 0800 	movne.w	r8, #0
 800e8a0:	f04f 0806 	moveq.w	r8, #6
 800e8a4:	4640      	mov	r0, r8
 800e8a6:	b005      	add	sp, #20
 800e8a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8ac:	4645      	mov	r5, r8
 800e8ae:	4626      	mov	r6, r4
 800e8b0:	2401      	movs	r4, #1
 800e8b2:	e7c7      	b.n	800e844 <__gethex+0xb4>
 800e8b4:	f04f 0b00 	mov.w	fp, #0
 800e8b8:	1ca9      	adds	r1, r5, #2
 800e8ba:	e7d0      	b.n	800e85e <__gethex+0xce>
 800e8bc:	f04f 0b01 	mov.w	fp, #1
 800e8c0:	e7fa      	b.n	800e8b8 <__gethex+0x128>
 800e8c2:	230a      	movs	r3, #10
 800e8c4:	fb03 0002 	mla	r0, r3, r2, r0
 800e8c8:	e7d0      	b.n	800e86c <__gethex+0xdc>
 800e8ca:	4629      	mov	r1, r5
 800e8cc:	e7e0      	b.n	800e890 <__gethex+0x100>
 800e8ce:	eba5 0308 	sub.w	r3, r5, r8
 800e8d2:	3b01      	subs	r3, #1
 800e8d4:	4621      	mov	r1, r4
 800e8d6:	2b07      	cmp	r3, #7
 800e8d8:	dc0a      	bgt.n	800e8f0 <__gethex+0x160>
 800e8da:	4648      	mov	r0, r9
 800e8dc:	f7fe f9b2 	bl	800cc44 <_Balloc>
 800e8e0:	4604      	mov	r4, r0
 800e8e2:	b940      	cbnz	r0, 800e8f6 <__gethex+0x166>
 800e8e4:	4b61      	ldr	r3, [pc, #388]	; (800ea6c <__gethex+0x2dc>)
 800e8e6:	4602      	mov	r2, r0
 800e8e8:	21e4      	movs	r1, #228	; 0xe4
 800e8ea:	4861      	ldr	r0, [pc, #388]	; (800ea70 <__gethex+0x2e0>)
 800e8ec:	f7ff feb4 	bl	800e658 <__assert_func>
 800e8f0:	3101      	adds	r1, #1
 800e8f2:	105b      	asrs	r3, r3, #1
 800e8f4:	e7ef      	b.n	800e8d6 <__gethex+0x146>
 800e8f6:	f100 0a14 	add.w	sl, r0, #20
 800e8fa:	2300      	movs	r3, #0
 800e8fc:	495a      	ldr	r1, [pc, #360]	; (800ea68 <__gethex+0x2d8>)
 800e8fe:	f8cd a004 	str.w	sl, [sp, #4]
 800e902:	469b      	mov	fp, r3
 800e904:	45a8      	cmp	r8, r5
 800e906:	d342      	bcc.n	800e98e <__gethex+0x1fe>
 800e908:	9801      	ldr	r0, [sp, #4]
 800e90a:	f840 bb04 	str.w	fp, [r0], #4
 800e90e:	eba0 000a 	sub.w	r0, r0, sl
 800e912:	1080      	asrs	r0, r0, #2
 800e914:	6120      	str	r0, [r4, #16]
 800e916:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800e91a:	4658      	mov	r0, fp
 800e91c:	f7fe fa84 	bl	800ce28 <__hi0bits>
 800e920:	683d      	ldr	r5, [r7, #0]
 800e922:	eba8 0000 	sub.w	r0, r8, r0
 800e926:	42a8      	cmp	r0, r5
 800e928:	dd59      	ble.n	800e9de <__gethex+0x24e>
 800e92a:	eba0 0805 	sub.w	r8, r0, r5
 800e92e:	4641      	mov	r1, r8
 800e930:	4620      	mov	r0, r4
 800e932:	f7fe fe13 	bl	800d55c <__any_on>
 800e936:	4683      	mov	fp, r0
 800e938:	b1b8      	cbz	r0, 800e96a <__gethex+0x1da>
 800e93a:	f108 33ff 	add.w	r3, r8, #4294967295
 800e93e:	1159      	asrs	r1, r3, #5
 800e940:	f003 021f 	and.w	r2, r3, #31
 800e944:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800e948:	f04f 0b01 	mov.w	fp, #1
 800e94c:	fa0b f202 	lsl.w	r2, fp, r2
 800e950:	420a      	tst	r2, r1
 800e952:	d00a      	beq.n	800e96a <__gethex+0x1da>
 800e954:	455b      	cmp	r3, fp
 800e956:	dd06      	ble.n	800e966 <__gethex+0x1d6>
 800e958:	f1a8 0102 	sub.w	r1, r8, #2
 800e95c:	4620      	mov	r0, r4
 800e95e:	f7fe fdfd 	bl	800d55c <__any_on>
 800e962:	2800      	cmp	r0, #0
 800e964:	d138      	bne.n	800e9d8 <__gethex+0x248>
 800e966:	f04f 0b02 	mov.w	fp, #2
 800e96a:	4641      	mov	r1, r8
 800e96c:	4620      	mov	r0, r4
 800e96e:	f7ff fea7 	bl	800e6c0 <rshift>
 800e972:	4446      	add	r6, r8
 800e974:	68bb      	ldr	r3, [r7, #8]
 800e976:	42b3      	cmp	r3, r6
 800e978:	da41      	bge.n	800e9fe <__gethex+0x26e>
 800e97a:	4621      	mov	r1, r4
 800e97c:	4648      	mov	r0, r9
 800e97e:	f7fe f9a1 	bl	800ccc4 <_Bfree>
 800e982:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e984:	2300      	movs	r3, #0
 800e986:	6013      	str	r3, [r2, #0]
 800e988:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800e98c:	e78a      	b.n	800e8a4 <__gethex+0x114>
 800e98e:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800e992:	2a2e      	cmp	r2, #46	; 0x2e
 800e994:	d014      	beq.n	800e9c0 <__gethex+0x230>
 800e996:	2b20      	cmp	r3, #32
 800e998:	d106      	bne.n	800e9a8 <__gethex+0x218>
 800e99a:	9b01      	ldr	r3, [sp, #4]
 800e99c:	f843 bb04 	str.w	fp, [r3], #4
 800e9a0:	f04f 0b00 	mov.w	fp, #0
 800e9a4:	9301      	str	r3, [sp, #4]
 800e9a6:	465b      	mov	r3, fp
 800e9a8:	7828      	ldrb	r0, [r5, #0]
 800e9aa:	9303      	str	r3, [sp, #12]
 800e9ac:	f7ff feda 	bl	800e764 <__hexdig_fun>
 800e9b0:	9b03      	ldr	r3, [sp, #12]
 800e9b2:	f000 000f 	and.w	r0, r0, #15
 800e9b6:	4098      	lsls	r0, r3
 800e9b8:	ea4b 0b00 	orr.w	fp, fp, r0
 800e9bc:	3304      	adds	r3, #4
 800e9be:	e7a1      	b.n	800e904 <__gethex+0x174>
 800e9c0:	45a8      	cmp	r8, r5
 800e9c2:	d8e8      	bhi.n	800e996 <__gethex+0x206>
 800e9c4:	2201      	movs	r2, #1
 800e9c6:	4628      	mov	r0, r5
 800e9c8:	9303      	str	r3, [sp, #12]
 800e9ca:	f7ff fe1b 	bl	800e604 <strncmp>
 800e9ce:	4926      	ldr	r1, [pc, #152]	; (800ea68 <__gethex+0x2d8>)
 800e9d0:	9b03      	ldr	r3, [sp, #12]
 800e9d2:	2800      	cmp	r0, #0
 800e9d4:	d1df      	bne.n	800e996 <__gethex+0x206>
 800e9d6:	e795      	b.n	800e904 <__gethex+0x174>
 800e9d8:	f04f 0b03 	mov.w	fp, #3
 800e9dc:	e7c5      	b.n	800e96a <__gethex+0x1da>
 800e9de:	da0b      	bge.n	800e9f8 <__gethex+0x268>
 800e9e0:	eba5 0800 	sub.w	r8, r5, r0
 800e9e4:	4621      	mov	r1, r4
 800e9e6:	4642      	mov	r2, r8
 800e9e8:	4648      	mov	r0, r9
 800e9ea:	f7fe fb85 	bl	800d0f8 <__lshift>
 800e9ee:	eba6 0608 	sub.w	r6, r6, r8
 800e9f2:	4604      	mov	r4, r0
 800e9f4:	f100 0a14 	add.w	sl, r0, #20
 800e9f8:	f04f 0b00 	mov.w	fp, #0
 800e9fc:	e7ba      	b.n	800e974 <__gethex+0x1e4>
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	42b3      	cmp	r3, r6
 800ea02:	dd73      	ble.n	800eaec <__gethex+0x35c>
 800ea04:	1b9e      	subs	r6, r3, r6
 800ea06:	42b5      	cmp	r5, r6
 800ea08:	dc34      	bgt.n	800ea74 <__gethex+0x2e4>
 800ea0a:	68fb      	ldr	r3, [r7, #12]
 800ea0c:	2b02      	cmp	r3, #2
 800ea0e:	d023      	beq.n	800ea58 <__gethex+0x2c8>
 800ea10:	2b03      	cmp	r3, #3
 800ea12:	d025      	beq.n	800ea60 <__gethex+0x2d0>
 800ea14:	2b01      	cmp	r3, #1
 800ea16:	d115      	bne.n	800ea44 <__gethex+0x2b4>
 800ea18:	42b5      	cmp	r5, r6
 800ea1a:	d113      	bne.n	800ea44 <__gethex+0x2b4>
 800ea1c:	2d01      	cmp	r5, #1
 800ea1e:	d10b      	bne.n	800ea38 <__gethex+0x2a8>
 800ea20:	9a02      	ldr	r2, [sp, #8]
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	6013      	str	r3, [r2, #0]
 800ea26:	2301      	movs	r3, #1
 800ea28:	6123      	str	r3, [r4, #16]
 800ea2a:	f8ca 3000 	str.w	r3, [sl]
 800ea2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ea30:	f04f 0862 	mov.w	r8, #98	; 0x62
 800ea34:	601c      	str	r4, [r3, #0]
 800ea36:	e735      	b.n	800e8a4 <__gethex+0x114>
 800ea38:	1e69      	subs	r1, r5, #1
 800ea3a:	4620      	mov	r0, r4
 800ea3c:	f7fe fd8e 	bl	800d55c <__any_on>
 800ea40:	2800      	cmp	r0, #0
 800ea42:	d1ed      	bne.n	800ea20 <__gethex+0x290>
 800ea44:	4621      	mov	r1, r4
 800ea46:	4648      	mov	r0, r9
 800ea48:	f7fe f93c 	bl	800ccc4 <_Bfree>
 800ea4c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ea4e:	2300      	movs	r3, #0
 800ea50:	6013      	str	r3, [r2, #0]
 800ea52:	f04f 0850 	mov.w	r8, #80	; 0x50
 800ea56:	e725      	b.n	800e8a4 <__gethex+0x114>
 800ea58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d1f2      	bne.n	800ea44 <__gethex+0x2b4>
 800ea5e:	e7df      	b.n	800ea20 <__gethex+0x290>
 800ea60:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	d1dc      	bne.n	800ea20 <__gethex+0x290>
 800ea66:	e7ed      	b.n	800ea44 <__gethex+0x2b4>
 800ea68:	0800f8c4 	.word	0x0800f8c4
 800ea6c:	0800f75a 	.word	0x0800f75a
 800ea70:	0800f96d 	.word	0x0800f96d
 800ea74:	f106 38ff 	add.w	r8, r6, #4294967295
 800ea78:	f1bb 0f00 	cmp.w	fp, #0
 800ea7c:	d133      	bne.n	800eae6 <__gethex+0x356>
 800ea7e:	f1b8 0f00 	cmp.w	r8, #0
 800ea82:	d004      	beq.n	800ea8e <__gethex+0x2fe>
 800ea84:	4641      	mov	r1, r8
 800ea86:	4620      	mov	r0, r4
 800ea88:	f7fe fd68 	bl	800d55c <__any_on>
 800ea8c:	4683      	mov	fp, r0
 800ea8e:	ea4f 1268 	mov.w	r2, r8, asr #5
 800ea92:	2301      	movs	r3, #1
 800ea94:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ea98:	f008 081f 	and.w	r8, r8, #31
 800ea9c:	fa03 f308 	lsl.w	r3, r3, r8
 800eaa0:	4213      	tst	r3, r2
 800eaa2:	4631      	mov	r1, r6
 800eaa4:	4620      	mov	r0, r4
 800eaa6:	bf18      	it	ne
 800eaa8:	f04b 0b02 	orrne.w	fp, fp, #2
 800eaac:	1bad      	subs	r5, r5, r6
 800eaae:	f7ff fe07 	bl	800e6c0 <rshift>
 800eab2:	687e      	ldr	r6, [r7, #4]
 800eab4:	f04f 0802 	mov.w	r8, #2
 800eab8:	f1bb 0f00 	cmp.w	fp, #0
 800eabc:	d04a      	beq.n	800eb54 <__gethex+0x3c4>
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	2b02      	cmp	r3, #2
 800eac2:	d016      	beq.n	800eaf2 <__gethex+0x362>
 800eac4:	2b03      	cmp	r3, #3
 800eac6:	d018      	beq.n	800eafa <__gethex+0x36a>
 800eac8:	2b01      	cmp	r3, #1
 800eaca:	d109      	bne.n	800eae0 <__gethex+0x350>
 800eacc:	f01b 0f02 	tst.w	fp, #2
 800ead0:	d006      	beq.n	800eae0 <__gethex+0x350>
 800ead2:	f8da 3000 	ldr.w	r3, [sl]
 800ead6:	ea4b 0b03 	orr.w	fp, fp, r3
 800eada:	f01b 0f01 	tst.w	fp, #1
 800eade:	d10f      	bne.n	800eb00 <__gethex+0x370>
 800eae0:	f048 0810 	orr.w	r8, r8, #16
 800eae4:	e036      	b.n	800eb54 <__gethex+0x3c4>
 800eae6:	f04f 0b01 	mov.w	fp, #1
 800eaea:	e7d0      	b.n	800ea8e <__gethex+0x2fe>
 800eaec:	f04f 0801 	mov.w	r8, #1
 800eaf0:	e7e2      	b.n	800eab8 <__gethex+0x328>
 800eaf2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800eaf4:	f1c3 0301 	rsb	r3, r3, #1
 800eaf8:	930f      	str	r3, [sp, #60]	; 0x3c
 800eafa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d0ef      	beq.n	800eae0 <__gethex+0x350>
 800eb00:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800eb04:	f104 0214 	add.w	r2, r4, #20
 800eb08:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800eb0c:	9301      	str	r3, [sp, #4]
 800eb0e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800eb12:	2300      	movs	r3, #0
 800eb14:	4694      	mov	ip, r2
 800eb16:	f852 1b04 	ldr.w	r1, [r2], #4
 800eb1a:	f1b1 3fff 	cmp.w	r1, #4294967295
 800eb1e:	d01e      	beq.n	800eb5e <__gethex+0x3ce>
 800eb20:	3101      	adds	r1, #1
 800eb22:	f8cc 1000 	str.w	r1, [ip]
 800eb26:	f1b8 0f02 	cmp.w	r8, #2
 800eb2a:	f104 0214 	add.w	r2, r4, #20
 800eb2e:	d13d      	bne.n	800ebac <__gethex+0x41c>
 800eb30:	683b      	ldr	r3, [r7, #0]
 800eb32:	3b01      	subs	r3, #1
 800eb34:	42ab      	cmp	r3, r5
 800eb36:	d10b      	bne.n	800eb50 <__gethex+0x3c0>
 800eb38:	1169      	asrs	r1, r5, #5
 800eb3a:	2301      	movs	r3, #1
 800eb3c:	f005 051f 	and.w	r5, r5, #31
 800eb40:	fa03 f505 	lsl.w	r5, r3, r5
 800eb44:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800eb48:	421d      	tst	r5, r3
 800eb4a:	bf18      	it	ne
 800eb4c:	f04f 0801 	movne.w	r8, #1
 800eb50:	f048 0820 	orr.w	r8, r8, #32
 800eb54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eb56:	601c      	str	r4, [r3, #0]
 800eb58:	9b02      	ldr	r3, [sp, #8]
 800eb5a:	601e      	str	r6, [r3, #0]
 800eb5c:	e6a2      	b.n	800e8a4 <__gethex+0x114>
 800eb5e:	4290      	cmp	r0, r2
 800eb60:	f842 3c04 	str.w	r3, [r2, #-4]
 800eb64:	d8d6      	bhi.n	800eb14 <__gethex+0x384>
 800eb66:	68a2      	ldr	r2, [r4, #8]
 800eb68:	4593      	cmp	fp, r2
 800eb6a:	db17      	blt.n	800eb9c <__gethex+0x40c>
 800eb6c:	6861      	ldr	r1, [r4, #4]
 800eb6e:	4648      	mov	r0, r9
 800eb70:	3101      	adds	r1, #1
 800eb72:	f7fe f867 	bl	800cc44 <_Balloc>
 800eb76:	4682      	mov	sl, r0
 800eb78:	b918      	cbnz	r0, 800eb82 <__gethex+0x3f2>
 800eb7a:	4b1b      	ldr	r3, [pc, #108]	; (800ebe8 <__gethex+0x458>)
 800eb7c:	4602      	mov	r2, r0
 800eb7e:	2184      	movs	r1, #132	; 0x84
 800eb80:	e6b3      	b.n	800e8ea <__gethex+0x15a>
 800eb82:	6922      	ldr	r2, [r4, #16]
 800eb84:	3202      	adds	r2, #2
 800eb86:	f104 010c 	add.w	r1, r4, #12
 800eb8a:	0092      	lsls	r2, r2, #2
 800eb8c:	300c      	adds	r0, #12
 800eb8e:	f7fd f8c8 	bl	800bd22 <memcpy>
 800eb92:	4621      	mov	r1, r4
 800eb94:	4648      	mov	r0, r9
 800eb96:	f7fe f895 	bl	800ccc4 <_Bfree>
 800eb9a:	4654      	mov	r4, sl
 800eb9c:	6922      	ldr	r2, [r4, #16]
 800eb9e:	1c51      	adds	r1, r2, #1
 800eba0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800eba4:	6121      	str	r1, [r4, #16]
 800eba6:	2101      	movs	r1, #1
 800eba8:	6151      	str	r1, [r2, #20]
 800ebaa:	e7bc      	b.n	800eb26 <__gethex+0x396>
 800ebac:	6921      	ldr	r1, [r4, #16]
 800ebae:	4559      	cmp	r1, fp
 800ebb0:	dd0b      	ble.n	800ebca <__gethex+0x43a>
 800ebb2:	2101      	movs	r1, #1
 800ebb4:	4620      	mov	r0, r4
 800ebb6:	f7ff fd83 	bl	800e6c0 <rshift>
 800ebba:	68bb      	ldr	r3, [r7, #8]
 800ebbc:	3601      	adds	r6, #1
 800ebbe:	42b3      	cmp	r3, r6
 800ebc0:	f6ff aedb 	blt.w	800e97a <__gethex+0x1ea>
 800ebc4:	f04f 0801 	mov.w	r8, #1
 800ebc8:	e7c2      	b.n	800eb50 <__gethex+0x3c0>
 800ebca:	f015 051f 	ands.w	r5, r5, #31
 800ebce:	d0f9      	beq.n	800ebc4 <__gethex+0x434>
 800ebd0:	9b01      	ldr	r3, [sp, #4]
 800ebd2:	441a      	add	r2, r3
 800ebd4:	f1c5 0520 	rsb	r5, r5, #32
 800ebd8:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800ebdc:	f7fe f924 	bl	800ce28 <__hi0bits>
 800ebe0:	42a8      	cmp	r0, r5
 800ebe2:	dbe6      	blt.n	800ebb2 <__gethex+0x422>
 800ebe4:	e7ee      	b.n	800ebc4 <__gethex+0x434>
 800ebe6:	bf00      	nop
 800ebe8:	0800f75a 	.word	0x0800f75a

0800ebec <L_shift>:
 800ebec:	f1c2 0208 	rsb	r2, r2, #8
 800ebf0:	0092      	lsls	r2, r2, #2
 800ebf2:	b570      	push	{r4, r5, r6, lr}
 800ebf4:	f1c2 0620 	rsb	r6, r2, #32
 800ebf8:	6843      	ldr	r3, [r0, #4]
 800ebfa:	6804      	ldr	r4, [r0, #0]
 800ebfc:	fa03 f506 	lsl.w	r5, r3, r6
 800ec00:	432c      	orrs	r4, r5
 800ec02:	40d3      	lsrs	r3, r2
 800ec04:	6004      	str	r4, [r0, #0]
 800ec06:	f840 3f04 	str.w	r3, [r0, #4]!
 800ec0a:	4288      	cmp	r0, r1
 800ec0c:	d3f4      	bcc.n	800ebf8 <L_shift+0xc>
 800ec0e:	bd70      	pop	{r4, r5, r6, pc}

0800ec10 <__match>:
 800ec10:	b530      	push	{r4, r5, lr}
 800ec12:	6803      	ldr	r3, [r0, #0]
 800ec14:	3301      	adds	r3, #1
 800ec16:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ec1a:	b914      	cbnz	r4, 800ec22 <__match+0x12>
 800ec1c:	6003      	str	r3, [r0, #0]
 800ec1e:	2001      	movs	r0, #1
 800ec20:	bd30      	pop	{r4, r5, pc}
 800ec22:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ec26:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800ec2a:	2d19      	cmp	r5, #25
 800ec2c:	bf98      	it	ls
 800ec2e:	3220      	addls	r2, #32
 800ec30:	42a2      	cmp	r2, r4
 800ec32:	d0f0      	beq.n	800ec16 <__match+0x6>
 800ec34:	2000      	movs	r0, #0
 800ec36:	e7f3      	b.n	800ec20 <__match+0x10>

0800ec38 <__hexnan>:
 800ec38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec3c:	680b      	ldr	r3, [r1, #0]
 800ec3e:	6801      	ldr	r1, [r0, #0]
 800ec40:	115e      	asrs	r6, r3, #5
 800ec42:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ec46:	f013 031f 	ands.w	r3, r3, #31
 800ec4a:	b087      	sub	sp, #28
 800ec4c:	bf18      	it	ne
 800ec4e:	3604      	addne	r6, #4
 800ec50:	2500      	movs	r5, #0
 800ec52:	1f37      	subs	r7, r6, #4
 800ec54:	4682      	mov	sl, r0
 800ec56:	4690      	mov	r8, r2
 800ec58:	9301      	str	r3, [sp, #4]
 800ec5a:	f846 5c04 	str.w	r5, [r6, #-4]
 800ec5e:	46b9      	mov	r9, r7
 800ec60:	463c      	mov	r4, r7
 800ec62:	9502      	str	r5, [sp, #8]
 800ec64:	46ab      	mov	fp, r5
 800ec66:	784a      	ldrb	r2, [r1, #1]
 800ec68:	1c4b      	adds	r3, r1, #1
 800ec6a:	9303      	str	r3, [sp, #12]
 800ec6c:	b342      	cbz	r2, 800ecc0 <__hexnan+0x88>
 800ec6e:	4610      	mov	r0, r2
 800ec70:	9105      	str	r1, [sp, #20]
 800ec72:	9204      	str	r2, [sp, #16]
 800ec74:	f7ff fd76 	bl	800e764 <__hexdig_fun>
 800ec78:	2800      	cmp	r0, #0
 800ec7a:	d14f      	bne.n	800ed1c <__hexnan+0xe4>
 800ec7c:	9a04      	ldr	r2, [sp, #16]
 800ec7e:	9905      	ldr	r1, [sp, #20]
 800ec80:	2a20      	cmp	r2, #32
 800ec82:	d818      	bhi.n	800ecb6 <__hexnan+0x7e>
 800ec84:	9b02      	ldr	r3, [sp, #8]
 800ec86:	459b      	cmp	fp, r3
 800ec88:	dd13      	ble.n	800ecb2 <__hexnan+0x7a>
 800ec8a:	454c      	cmp	r4, r9
 800ec8c:	d206      	bcs.n	800ec9c <__hexnan+0x64>
 800ec8e:	2d07      	cmp	r5, #7
 800ec90:	dc04      	bgt.n	800ec9c <__hexnan+0x64>
 800ec92:	462a      	mov	r2, r5
 800ec94:	4649      	mov	r1, r9
 800ec96:	4620      	mov	r0, r4
 800ec98:	f7ff ffa8 	bl	800ebec <L_shift>
 800ec9c:	4544      	cmp	r4, r8
 800ec9e:	d950      	bls.n	800ed42 <__hexnan+0x10a>
 800eca0:	2300      	movs	r3, #0
 800eca2:	f1a4 0904 	sub.w	r9, r4, #4
 800eca6:	f844 3c04 	str.w	r3, [r4, #-4]
 800ecaa:	f8cd b008 	str.w	fp, [sp, #8]
 800ecae:	464c      	mov	r4, r9
 800ecb0:	461d      	mov	r5, r3
 800ecb2:	9903      	ldr	r1, [sp, #12]
 800ecb4:	e7d7      	b.n	800ec66 <__hexnan+0x2e>
 800ecb6:	2a29      	cmp	r2, #41	; 0x29
 800ecb8:	d155      	bne.n	800ed66 <__hexnan+0x12e>
 800ecba:	3102      	adds	r1, #2
 800ecbc:	f8ca 1000 	str.w	r1, [sl]
 800ecc0:	f1bb 0f00 	cmp.w	fp, #0
 800ecc4:	d04f      	beq.n	800ed66 <__hexnan+0x12e>
 800ecc6:	454c      	cmp	r4, r9
 800ecc8:	d206      	bcs.n	800ecd8 <__hexnan+0xa0>
 800ecca:	2d07      	cmp	r5, #7
 800eccc:	dc04      	bgt.n	800ecd8 <__hexnan+0xa0>
 800ecce:	462a      	mov	r2, r5
 800ecd0:	4649      	mov	r1, r9
 800ecd2:	4620      	mov	r0, r4
 800ecd4:	f7ff ff8a 	bl	800ebec <L_shift>
 800ecd8:	4544      	cmp	r4, r8
 800ecda:	d934      	bls.n	800ed46 <__hexnan+0x10e>
 800ecdc:	f1a8 0204 	sub.w	r2, r8, #4
 800ece0:	4623      	mov	r3, r4
 800ece2:	f853 1b04 	ldr.w	r1, [r3], #4
 800ece6:	f842 1f04 	str.w	r1, [r2, #4]!
 800ecea:	429f      	cmp	r7, r3
 800ecec:	d2f9      	bcs.n	800ece2 <__hexnan+0xaa>
 800ecee:	1b3b      	subs	r3, r7, r4
 800ecf0:	f023 0303 	bic.w	r3, r3, #3
 800ecf4:	3304      	adds	r3, #4
 800ecf6:	3e03      	subs	r6, #3
 800ecf8:	3401      	adds	r4, #1
 800ecfa:	42a6      	cmp	r6, r4
 800ecfc:	bf38      	it	cc
 800ecfe:	2304      	movcc	r3, #4
 800ed00:	4443      	add	r3, r8
 800ed02:	2200      	movs	r2, #0
 800ed04:	f843 2b04 	str.w	r2, [r3], #4
 800ed08:	429f      	cmp	r7, r3
 800ed0a:	d2fb      	bcs.n	800ed04 <__hexnan+0xcc>
 800ed0c:	683b      	ldr	r3, [r7, #0]
 800ed0e:	b91b      	cbnz	r3, 800ed18 <__hexnan+0xe0>
 800ed10:	4547      	cmp	r7, r8
 800ed12:	d126      	bne.n	800ed62 <__hexnan+0x12a>
 800ed14:	2301      	movs	r3, #1
 800ed16:	603b      	str	r3, [r7, #0]
 800ed18:	2005      	movs	r0, #5
 800ed1a:	e025      	b.n	800ed68 <__hexnan+0x130>
 800ed1c:	3501      	adds	r5, #1
 800ed1e:	2d08      	cmp	r5, #8
 800ed20:	f10b 0b01 	add.w	fp, fp, #1
 800ed24:	dd06      	ble.n	800ed34 <__hexnan+0xfc>
 800ed26:	4544      	cmp	r4, r8
 800ed28:	d9c3      	bls.n	800ecb2 <__hexnan+0x7a>
 800ed2a:	2300      	movs	r3, #0
 800ed2c:	f844 3c04 	str.w	r3, [r4, #-4]
 800ed30:	2501      	movs	r5, #1
 800ed32:	3c04      	subs	r4, #4
 800ed34:	6822      	ldr	r2, [r4, #0]
 800ed36:	f000 000f 	and.w	r0, r0, #15
 800ed3a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ed3e:	6020      	str	r0, [r4, #0]
 800ed40:	e7b7      	b.n	800ecb2 <__hexnan+0x7a>
 800ed42:	2508      	movs	r5, #8
 800ed44:	e7b5      	b.n	800ecb2 <__hexnan+0x7a>
 800ed46:	9b01      	ldr	r3, [sp, #4]
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d0df      	beq.n	800ed0c <__hexnan+0xd4>
 800ed4c:	f1c3 0320 	rsb	r3, r3, #32
 800ed50:	f04f 32ff 	mov.w	r2, #4294967295
 800ed54:	40da      	lsrs	r2, r3
 800ed56:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ed5a:	4013      	ands	r3, r2
 800ed5c:	f846 3c04 	str.w	r3, [r6, #-4]
 800ed60:	e7d4      	b.n	800ed0c <__hexnan+0xd4>
 800ed62:	3f04      	subs	r7, #4
 800ed64:	e7d2      	b.n	800ed0c <__hexnan+0xd4>
 800ed66:	2004      	movs	r0, #4
 800ed68:	b007      	add	sp, #28
 800ed6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ed6e <__ascii_mbtowc>:
 800ed6e:	b082      	sub	sp, #8
 800ed70:	b901      	cbnz	r1, 800ed74 <__ascii_mbtowc+0x6>
 800ed72:	a901      	add	r1, sp, #4
 800ed74:	b142      	cbz	r2, 800ed88 <__ascii_mbtowc+0x1a>
 800ed76:	b14b      	cbz	r3, 800ed8c <__ascii_mbtowc+0x1e>
 800ed78:	7813      	ldrb	r3, [r2, #0]
 800ed7a:	600b      	str	r3, [r1, #0]
 800ed7c:	7812      	ldrb	r2, [r2, #0]
 800ed7e:	1e10      	subs	r0, r2, #0
 800ed80:	bf18      	it	ne
 800ed82:	2001      	movne	r0, #1
 800ed84:	b002      	add	sp, #8
 800ed86:	4770      	bx	lr
 800ed88:	4610      	mov	r0, r2
 800ed8a:	e7fb      	b.n	800ed84 <__ascii_mbtowc+0x16>
 800ed8c:	f06f 0001 	mvn.w	r0, #1
 800ed90:	e7f8      	b.n	800ed84 <__ascii_mbtowc+0x16>

0800ed92 <_realloc_r>:
 800ed92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed96:	4680      	mov	r8, r0
 800ed98:	4614      	mov	r4, r2
 800ed9a:	460e      	mov	r6, r1
 800ed9c:	b921      	cbnz	r1, 800eda8 <_realloc_r+0x16>
 800ed9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eda2:	4611      	mov	r1, r2
 800eda4:	f7fd bec2 	b.w	800cb2c <_malloc_r>
 800eda8:	b92a      	cbnz	r2, 800edb6 <_realloc_r+0x24>
 800edaa:	f7fd fe4b 	bl	800ca44 <_free_r>
 800edae:	4625      	mov	r5, r4
 800edb0:	4628      	mov	r0, r5
 800edb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800edb6:	f000 f842 	bl	800ee3e <_malloc_usable_size_r>
 800edba:	4284      	cmp	r4, r0
 800edbc:	4607      	mov	r7, r0
 800edbe:	d802      	bhi.n	800edc6 <_realloc_r+0x34>
 800edc0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800edc4:	d812      	bhi.n	800edec <_realloc_r+0x5a>
 800edc6:	4621      	mov	r1, r4
 800edc8:	4640      	mov	r0, r8
 800edca:	f7fd feaf 	bl	800cb2c <_malloc_r>
 800edce:	4605      	mov	r5, r0
 800edd0:	2800      	cmp	r0, #0
 800edd2:	d0ed      	beq.n	800edb0 <_realloc_r+0x1e>
 800edd4:	42bc      	cmp	r4, r7
 800edd6:	4622      	mov	r2, r4
 800edd8:	4631      	mov	r1, r6
 800edda:	bf28      	it	cs
 800eddc:	463a      	movcs	r2, r7
 800edde:	f7fc ffa0 	bl	800bd22 <memcpy>
 800ede2:	4631      	mov	r1, r6
 800ede4:	4640      	mov	r0, r8
 800ede6:	f7fd fe2d 	bl	800ca44 <_free_r>
 800edea:	e7e1      	b.n	800edb0 <_realloc_r+0x1e>
 800edec:	4635      	mov	r5, r6
 800edee:	e7df      	b.n	800edb0 <_realloc_r+0x1e>

0800edf0 <__ascii_wctomb>:
 800edf0:	b149      	cbz	r1, 800ee06 <__ascii_wctomb+0x16>
 800edf2:	2aff      	cmp	r2, #255	; 0xff
 800edf4:	bf85      	ittet	hi
 800edf6:	238a      	movhi	r3, #138	; 0x8a
 800edf8:	6003      	strhi	r3, [r0, #0]
 800edfa:	700a      	strbls	r2, [r1, #0]
 800edfc:	f04f 30ff 	movhi.w	r0, #4294967295
 800ee00:	bf98      	it	ls
 800ee02:	2001      	movls	r0, #1
 800ee04:	4770      	bx	lr
 800ee06:	4608      	mov	r0, r1
 800ee08:	4770      	bx	lr
	...

0800ee0c <fiprintf>:
 800ee0c:	b40e      	push	{r1, r2, r3}
 800ee0e:	b503      	push	{r0, r1, lr}
 800ee10:	4601      	mov	r1, r0
 800ee12:	ab03      	add	r3, sp, #12
 800ee14:	4805      	ldr	r0, [pc, #20]	; (800ee2c <fiprintf+0x20>)
 800ee16:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee1a:	6800      	ldr	r0, [r0, #0]
 800ee1c:	9301      	str	r3, [sp, #4]
 800ee1e:	f000 f83f 	bl	800eea0 <_vfiprintf_r>
 800ee22:	b002      	add	sp, #8
 800ee24:	f85d eb04 	ldr.w	lr, [sp], #4
 800ee28:	b003      	add	sp, #12
 800ee2a:	4770      	bx	lr
 800ee2c:	20000068 	.word	0x20000068

0800ee30 <abort>:
 800ee30:	b508      	push	{r3, lr}
 800ee32:	2006      	movs	r0, #6
 800ee34:	f000 fa0c 	bl	800f250 <raise>
 800ee38:	2001      	movs	r0, #1
 800ee3a:	f7f3 f8d1 	bl	8001fe0 <_exit>

0800ee3e <_malloc_usable_size_r>:
 800ee3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ee42:	1f18      	subs	r0, r3, #4
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	bfbc      	itt	lt
 800ee48:	580b      	ldrlt	r3, [r1, r0]
 800ee4a:	18c0      	addlt	r0, r0, r3
 800ee4c:	4770      	bx	lr

0800ee4e <__sfputc_r>:
 800ee4e:	6893      	ldr	r3, [r2, #8]
 800ee50:	3b01      	subs	r3, #1
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	b410      	push	{r4}
 800ee56:	6093      	str	r3, [r2, #8]
 800ee58:	da08      	bge.n	800ee6c <__sfputc_r+0x1e>
 800ee5a:	6994      	ldr	r4, [r2, #24]
 800ee5c:	42a3      	cmp	r3, r4
 800ee5e:	db01      	blt.n	800ee64 <__sfputc_r+0x16>
 800ee60:	290a      	cmp	r1, #10
 800ee62:	d103      	bne.n	800ee6c <__sfputc_r+0x1e>
 800ee64:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ee68:	f000 b934 	b.w	800f0d4 <__swbuf_r>
 800ee6c:	6813      	ldr	r3, [r2, #0]
 800ee6e:	1c58      	adds	r0, r3, #1
 800ee70:	6010      	str	r0, [r2, #0]
 800ee72:	7019      	strb	r1, [r3, #0]
 800ee74:	4608      	mov	r0, r1
 800ee76:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ee7a:	4770      	bx	lr

0800ee7c <__sfputs_r>:
 800ee7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee7e:	4606      	mov	r6, r0
 800ee80:	460f      	mov	r7, r1
 800ee82:	4614      	mov	r4, r2
 800ee84:	18d5      	adds	r5, r2, r3
 800ee86:	42ac      	cmp	r4, r5
 800ee88:	d101      	bne.n	800ee8e <__sfputs_r+0x12>
 800ee8a:	2000      	movs	r0, #0
 800ee8c:	e007      	b.n	800ee9e <__sfputs_r+0x22>
 800ee8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee92:	463a      	mov	r2, r7
 800ee94:	4630      	mov	r0, r6
 800ee96:	f7ff ffda 	bl	800ee4e <__sfputc_r>
 800ee9a:	1c43      	adds	r3, r0, #1
 800ee9c:	d1f3      	bne.n	800ee86 <__sfputs_r+0xa>
 800ee9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800eea0 <_vfiprintf_r>:
 800eea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eea4:	460d      	mov	r5, r1
 800eea6:	b09d      	sub	sp, #116	; 0x74
 800eea8:	4614      	mov	r4, r2
 800eeaa:	4698      	mov	r8, r3
 800eeac:	4606      	mov	r6, r0
 800eeae:	b118      	cbz	r0, 800eeb8 <_vfiprintf_r+0x18>
 800eeb0:	6a03      	ldr	r3, [r0, #32]
 800eeb2:	b90b      	cbnz	r3, 800eeb8 <_vfiprintf_r+0x18>
 800eeb4:	f7fc fda6 	bl	800ba04 <__sinit>
 800eeb8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800eeba:	07d9      	lsls	r1, r3, #31
 800eebc:	d405      	bmi.n	800eeca <_vfiprintf_r+0x2a>
 800eebe:	89ab      	ldrh	r3, [r5, #12]
 800eec0:	059a      	lsls	r2, r3, #22
 800eec2:	d402      	bmi.n	800eeca <_vfiprintf_r+0x2a>
 800eec4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800eec6:	f7fc ff2a 	bl	800bd1e <__retarget_lock_acquire_recursive>
 800eeca:	89ab      	ldrh	r3, [r5, #12]
 800eecc:	071b      	lsls	r3, r3, #28
 800eece:	d501      	bpl.n	800eed4 <_vfiprintf_r+0x34>
 800eed0:	692b      	ldr	r3, [r5, #16]
 800eed2:	b99b      	cbnz	r3, 800eefc <_vfiprintf_r+0x5c>
 800eed4:	4629      	mov	r1, r5
 800eed6:	4630      	mov	r0, r6
 800eed8:	f000 f93a 	bl	800f150 <__swsetup_r>
 800eedc:	b170      	cbz	r0, 800eefc <_vfiprintf_r+0x5c>
 800eede:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800eee0:	07dc      	lsls	r4, r3, #31
 800eee2:	d504      	bpl.n	800eeee <_vfiprintf_r+0x4e>
 800eee4:	f04f 30ff 	mov.w	r0, #4294967295
 800eee8:	b01d      	add	sp, #116	; 0x74
 800eeea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eeee:	89ab      	ldrh	r3, [r5, #12]
 800eef0:	0598      	lsls	r0, r3, #22
 800eef2:	d4f7      	bmi.n	800eee4 <_vfiprintf_r+0x44>
 800eef4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800eef6:	f7fc ff13 	bl	800bd20 <__retarget_lock_release_recursive>
 800eefa:	e7f3      	b.n	800eee4 <_vfiprintf_r+0x44>
 800eefc:	2300      	movs	r3, #0
 800eefe:	9309      	str	r3, [sp, #36]	; 0x24
 800ef00:	2320      	movs	r3, #32
 800ef02:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ef06:	f8cd 800c 	str.w	r8, [sp, #12]
 800ef0a:	2330      	movs	r3, #48	; 0x30
 800ef0c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800f0c0 <_vfiprintf_r+0x220>
 800ef10:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ef14:	f04f 0901 	mov.w	r9, #1
 800ef18:	4623      	mov	r3, r4
 800ef1a:	469a      	mov	sl, r3
 800ef1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ef20:	b10a      	cbz	r2, 800ef26 <_vfiprintf_r+0x86>
 800ef22:	2a25      	cmp	r2, #37	; 0x25
 800ef24:	d1f9      	bne.n	800ef1a <_vfiprintf_r+0x7a>
 800ef26:	ebba 0b04 	subs.w	fp, sl, r4
 800ef2a:	d00b      	beq.n	800ef44 <_vfiprintf_r+0xa4>
 800ef2c:	465b      	mov	r3, fp
 800ef2e:	4622      	mov	r2, r4
 800ef30:	4629      	mov	r1, r5
 800ef32:	4630      	mov	r0, r6
 800ef34:	f7ff ffa2 	bl	800ee7c <__sfputs_r>
 800ef38:	3001      	adds	r0, #1
 800ef3a:	f000 80a9 	beq.w	800f090 <_vfiprintf_r+0x1f0>
 800ef3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ef40:	445a      	add	r2, fp
 800ef42:	9209      	str	r2, [sp, #36]	; 0x24
 800ef44:	f89a 3000 	ldrb.w	r3, [sl]
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	f000 80a1 	beq.w	800f090 <_vfiprintf_r+0x1f0>
 800ef4e:	2300      	movs	r3, #0
 800ef50:	f04f 32ff 	mov.w	r2, #4294967295
 800ef54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ef58:	f10a 0a01 	add.w	sl, sl, #1
 800ef5c:	9304      	str	r3, [sp, #16]
 800ef5e:	9307      	str	r3, [sp, #28]
 800ef60:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ef64:	931a      	str	r3, [sp, #104]	; 0x68
 800ef66:	4654      	mov	r4, sl
 800ef68:	2205      	movs	r2, #5
 800ef6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef6e:	4854      	ldr	r0, [pc, #336]	; (800f0c0 <_vfiprintf_r+0x220>)
 800ef70:	f7f1 f92e 	bl	80001d0 <memchr>
 800ef74:	9a04      	ldr	r2, [sp, #16]
 800ef76:	b9d8      	cbnz	r0, 800efb0 <_vfiprintf_r+0x110>
 800ef78:	06d1      	lsls	r1, r2, #27
 800ef7a:	bf44      	itt	mi
 800ef7c:	2320      	movmi	r3, #32
 800ef7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ef82:	0713      	lsls	r3, r2, #28
 800ef84:	bf44      	itt	mi
 800ef86:	232b      	movmi	r3, #43	; 0x2b
 800ef88:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ef8c:	f89a 3000 	ldrb.w	r3, [sl]
 800ef90:	2b2a      	cmp	r3, #42	; 0x2a
 800ef92:	d015      	beq.n	800efc0 <_vfiprintf_r+0x120>
 800ef94:	9a07      	ldr	r2, [sp, #28]
 800ef96:	4654      	mov	r4, sl
 800ef98:	2000      	movs	r0, #0
 800ef9a:	f04f 0c0a 	mov.w	ip, #10
 800ef9e:	4621      	mov	r1, r4
 800efa0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800efa4:	3b30      	subs	r3, #48	; 0x30
 800efa6:	2b09      	cmp	r3, #9
 800efa8:	d94d      	bls.n	800f046 <_vfiprintf_r+0x1a6>
 800efaa:	b1b0      	cbz	r0, 800efda <_vfiprintf_r+0x13a>
 800efac:	9207      	str	r2, [sp, #28]
 800efae:	e014      	b.n	800efda <_vfiprintf_r+0x13a>
 800efb0:	eba0 0308 	sub.w	r3, r0, r8
 800efb4:	fa09 f303 	lsl.w	r3, r9, r3
 800efb8:	4313      	orrs	r3, r2
 800efba:	9304      	str	r3, [sp, #16]
 800efbc:	46a2      	mov	sl, r4
 800efbe:	e7d2      	b.n	800ef66 <_vfiprintf_r+0xc6>
 800efc0:	9b03      	ldr	r3, [sp, #12]
 800efc2:	1d19      	adds	r1, r3, #4
 800efc4:	681b      	ldr	r3, [r3, #0]
 800efc6:	9103      	str	r1, [sp, #12]
 800efc8:	2b00      	cmp	r3, #0
 800efca:	bfbb      	ittet	lt
 800efcc:	425b      	neglt	r3, r3
 800efce:	f042 0202 	orrlt.w	r2, r2, #2
 800efd2:	9307      	strge	r3, [sp, #28]
 800efd4:	9307      	strlt	r3, [sp, #28]
 800efd6:	bfb8      	it	lt
 800efd8:	9204      	strlt	r2, [sp, #16]
 800efda:	7823      	ldrb	r3, [r4, #0]
 800efdc:	2b2e      	cmp	r3, #46	; 0x2e
 800efde:	d10c      	bne.n	800effa <_vfiprintf_r+0x15a>
 800efe0:	7863      	ldrb	r3, [r4, #1]
 800efe2:	2b2a      	cmp	r3, #42	; 0x2a
 800efe4:	d134      	bne.n	800f050 <_vfiprintf_r+0x1b0>
 800efe6:	9b03      	ldr	r3, [sp, #12]
 800efe8:	1d1a      	adds	r2, r3, #4
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	9203      	str	r2, [sp, #12]
 800efee:	2b00      	cmp	r3, #0
 800eff0:	bfb8      	it	lt
 800eff2:	f04f 33ff 	movlt.w	r3, #4294967295
 800eff6:	3402      	adds	r4, #2
 800eff8:	9305      	str	r3, [sp, #20]
 800effa:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800f0d0 <_vfiprintf_r+0x230>
 800effe:	7821      	ldrb	r1, [r4, #0]
 800f000:	2203      	movs	r2, #3
 800f002:	4650      	mov	r0, sl
 800f004:	f7f1 f8e4 	bl	80001d0 <memchr>
 800f008:	b138      	cbz	r0, 800f01a <_vfiprintf_r+0x17a>
 800f00a:	9b04      	ldr	r3, [sp, #16]
 800f00c:	eba0 000a 	sub.w	r0, r0, sl
 800f010:	2240      	movs	r2, #64	; 0x40
 800f012:	4082      	lsls	r2, r0
 800f014:	4313      	orrs	r3, r2
 800f016:	3401      	adds	r4, #1
 800f018:	9304      	str	r3, [sp, #16]
 800f01a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f01e:	4829      	ldr	r0, [pc, #164]	; (800f0c4 <_vfiprintf_r+0x224>)
 800f020:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f024:	2206      	movs	r2, #6
 800f026:	f7f1 f8d3 	bl	80001d0 <memchr>
 800f02a:	2800      	cmp	r0, #0
 800f02c:	d03f      	beq.n	800f0ae <_vfiprintf_r+0x20e>
 800f02e:	4b26      	ldr	r3, [pc, #152]	; (800f0c8 <_vfiprintf_r+0x228>)
 800f030:	bb1b      	cbnz	r3, 800f07a <_vfiprintf_r+0x1da>
 800f032:	9b03      	ldr	r3, [sp, #12]
 800f034:	3307      	adds	r3, #7
 800f036:	f023 0307 	bic.w	r3, r3, #7
 800f03a:	3308      	adds	r3, #8
 800f03c:	9303      	str	r3, [sp, #12]
 800f03e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f040:	443b      	add	r3, r7
 800f042:	9309      	str	r3, [sp, #36]	; 0x24
 800f044:	e768      	b.n	800ef18 <_vfiprintf_r+0x78>
 800f046:	fb0c 3202 	mla	r2, ip, r2, r3
 800f04a:	460c      	mov	r4, r1
 800f04c:	2001      	movs	r0, #1
 800f04e:	e7a6      	b.n	800ef9e <_vfiprintf_r+0xfe>
 800f050:	2300      	movs	r3, #0
 800f052:	3401      	adds	r4, #1
 800f054:	9305      	str	r3, [sp, #20]
 800f056:	4619      	mov	r1, r3
 800f058:	f04f 0c0a 	mov.w	ip, #10
 800f05c:	4620      	mov	r0, r4
 800f05e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f062:	3a30      	subs	r2, #48	; 0x30
 800f064:	2a09      	cmp	r2, #9
 800f066:	d903      	bls.n	800f070 <_vfiprintf_r+0x1d0>
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d0c6      	beq.n	800effa <_vfiprintf_r+0x15a>
 800f06c:	9105      	str	r1, [sp, #20]
 800f06e:	e7c4      	b.n	800effa <_vfiprintf_r+0x15a>
 800f070:	fb0c 2101 	mla	r1, ip, r1, r2
 800f074:	4604      	mov	r4, r0
 800f076:	2301      	movs	r3, #1
 800f078:	e7f0      	b.n	800f05c <_vfiprintf_r+0x1bc>
 800f07a:	ab03      	add	r3, sp, #12
 800f07c:	9300      	str	r3, [sp, #0]
 800f07e:	462a      	mov	r2, r5
 800f080:	4b12      	ldr	r3, [pc, #72]	; (800f0cc <_vfiprintf_r+0x22c>)
 800f082:	a904      	add	r1, sp, #16
 800f084:	4630      	mov	r0, r6
 800f086:	f7fb fe5b 	bl	800ad40 <_printf_float>
 800f08a:	4607      	mov	r7, r0
 800f08c:	1c78      	adds	r0, r7, #1
 800f08e:	d1d6      	bne.n	800f03e <_vfiprintf_r+0x19e>
 800f090:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f092:	07d9      	lsls	r1, r3, #31
 800f094:	d405      	bmi.n	800f0a2 <_vfiprintf_r+0x202>
 800f096:	89ab      	ldrh	r3, [r5, #12]
 800f098:	059a      	lsls	r2, r3, #22
 800f09a:	d402      	bmi.n	800f0a2 <_vfiprintf_r+0x202>
 800f09c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f09e:	f7fc fe3f 	bl	800bd20 <__retarget_lock_release_recursive>
 800f0a2:	89ab      	ldrh	r3, [r5, #12]
 800f0a4:	065b      	lsls	r3, r3, #25
 800f0a6:	f53f af1d 	bmi.w	800eee4 <_vfiprintf_r+0x44>
 800f0aa:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f0ac:	e71c      	b.n	800eee8 <_vfiprintf_r+0x48>
 800f0ae:	ab03      	add	r3, sp, #12
 800f0b0:	9300      	str	r3, [sp, #0]
 800f0b2:	462a      	mov	r2, r5
 800f0b4:	4b05      	ldr	r3, [pc, #20]	; (800f0cc <_vfiprintf_r+0x22c>)
 800f0b6:	a904      	add	r1, sp, #16
 800f0b8:	4630      	mov	r0, r6
 800f0ba:	f7fc f8e5 	bl	800b288 <_printf_i>
 800f0be:	e7e4      	b.n	800f08a <_vfiprintf_r+0x1ea>
 800f0c0:	0800f918 	.word	0x0800f918
 800f0c4:	0800f922 	.word	0x0800f922
 800f0c8:	0800ad41 	.word	0x0800ad41
 800f0cc:	0800ee7d 	.word	0x0800ee7d
 800f0d0:	0800f91e 	.word	0x0800f91e

0800f0d4 <__swbuf_r>:
 800f0d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0d6:	460e      	mov	r6, r1
 800f0d8:	4614      	mov	r4, r2
 800f0da:	4605      	mov	r5, r0
 800f0dc:	b118      	cbz	r0, 800f0e6 <__swbuf_r+0x12>
 800f0de:	6a03      	ldr	r3, [r0, #32]
 800f0e0:	b90b      	cbnz	r3, 800f0e6 <__swbuf_r+0x12>
 800f0e2:	f7fc fc8f 	bl	800ba04 <__sinit>
 800f0e6:	69a3      	ldr	r3, [r4, #24]
 800f0e8:	60a3      	str	r3, [r4, #8]
 800f0ea:	89a3      	ldrh	r3, [r4, #12]
 800f0ec:	071a      	lsls	r2, r3, #28
 800f0ee:	d525      	bpl.n	800f13c <__swbuf_r+0x68>
 800f0f0:	6923      	ldr	r3, [r4, #16]
 800f0f2:	b31b      	cbz	r3, 800f13c <__swbuf_r+0x68>
 800f0f4:	6823      	ldr	r3, [r4, #0]
 800f0f6:	6922      	ldr	r2, [r4, #16]
 800f0f8:	1a98      	subs	r0, r3, r2
 800f0fa:	6963      	ldr	r3, [r4, #20]
 800f0fc:	b2f6      	uxtb	r6, r6
 800f0fe:	4283      	cmp	r3, r0
 800f100:	4637      	mov	r7, r6
 800f102:	dc04      	bgt.n	800f10e <__swbuf_r+0x3a>
 800f104:	4621      	mov	r1, r4
 800f106:	4628      	mov	r0, r5
 800f108:	f7ff fa3a 	bl	800e580 <_fflush_r>
 800f10c:	b9e0      	cbnz	r0, 800f148 <__swbuf_r+0x74>
 800f10e:	68a3      	ldr	r3, [r4, #8]
 800f110:	3b01      	subs	r3, #1
 800f112:	60a3      	str	r3, [r4, #8]
 800f114:	6823      	ldr	r3, [r4, #0]
 800f116:	1c5a      	adds	r2, r3, #1
 800f118:	6022      	str	r2, [r4, #0]
 800f11a:	701e      	strb	r6, [r3, #0]
 800f11c:	6962      	ldr	r2, [r4, #20]
 800f11e:	1c43      	adds	r3, r0, #1
 800f120:	429a      	cmp	r2, r3
 800f122:	d004      	beq.n	800f12e <__swbuf_r+0x5a>
 800f124:	89a3      	ldrh	r3, [r4, #12]
 800f126:	07db      	lsls	r3, r3, #31
 800f128:	d506      	bpl.n	800f138 <__swbuf_r+0x64>
 800f12a:	2e0a      	cmp	r6, #10
 800f12c:	d104      	bne.n	800f138 <__swbuf_r+0x64>
 800f12e:	4621      	mov	r1, r4
 800f130:	4628      	mov	r0, r5
 800f132:	f7ff fa25 	bl	800e580 <_fflush_r>
 800f136:	b938      	cbnz	r0, 800f148 <__swbuf_r+0x74>
 800f138:	4638      	mov	r0, r7
 800f13a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f13c:	4621      	mov	r1, r4
 800f13e:	4628      	mov	r0, r5
 800f140:	f000 f806 	bl	800f150 <__swsetup_r>
 800f144:	2800      	cmp	r0, #0
 800f146:	d0d5      	beq.n	800f0f4 <__swbuf_r+0x20>
 800f148:	f04f 37ff 	mov.w	r7, #4294967295
 800f14c:	e7f4      	b.n	800f138 <__swbuf_r+0x64>
	...

0800f150 <__swsetup_r>:
 800f150:	b538      	push	{r3, r4, r5, lr}
 800f152:	4b2a      	ldr	r3, [pc, #168]	; (800f1fc <__swsetup_r+0xac>)
 800f154:	4605      	mov	r5, r0
 800f156:	6818      	ldr	r0, [r3, #0]
 800f158:	460c      	mov	r4, r1
 800f15a:	b118      	cbz	r0, 800f164 <__swsetup_r+0x14>
 800f15c:	6a03      	ldr	r3, [r0, #32]
 800f15e:	b90b      	cbnz	r3, 800f164 <__swsetup_r+0x14>
 800f160:	f7fc fc50 	bl	800ba04 <__sinit>
 800f164:	89a3      	ldrh	r3, [r4, #12]
 800f166:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f16a:	0718      	lsls	r0, r3, #28
 800f16c:	d422      	bmi.n	800f1b4 <__swsetup_r+0x64>
 800f16e:	06d9      	lsls	r1, r3, #27
 800f170:	d407      	bmi.n	800f182 <__swsetup_r+0x32>
 800f172:	2309      	movs	r3, #9
 800f174:	602b      	str	r3, [r5, #0]
 800f176:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f17a:	81a3      	strh	r3, [r4, #12]
 800f17c:	f04f 30ff 	mov.w	r0, #4294967295
 800f180:	e034      	b.n	800f1ec <__swsetup_r+0x9c>
 800f182:	0758      	lsls	r0, r3, #29
 800f184:	d512      	bpl.n	800f1ac <__swsetup_r+0x5c>
 800f186:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f188:	b141      	cbz	r1, 800f19c <__swsetup_r+0x4c>
 800f18a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f18e:	4299      	cmp	r1, r3
 800f190:	d002      	beq.n	800f198 <__swsetup_r+0x48>
 800f192:	4628      	mov	r0, r5
 800f194:	f7fd fc56 	bl	800ca44 <_free_r>
 800f198:	2300      	movs	r3, #0
 800f19a:	6363      	str	r3, [r4, #52]	; 0x34
 800f19c:	89a3      	ldrh	r3, [r4, #12]
 800f19e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f1a2:	81a3      	strh	r3, [r4, #12]
 800f1a4:	2300      	movs	r3, #0
 800f1a6:	6063      	str	r3, [r4, #4]
 800f1a8:	6923      	ldr	r3, [r4, #16]
 800f1aa:	6023      	str	r3, [r4, #0]
 800f1ac:	89a3      	ldrh	r3, [r4, #12]
 800f1ae:	f043 0308 	orr.w	r3, r3, #8
 800f1b2:	81a3      	strh	r3, [r4, #12]
 800f1b4:	6923      	ldr	r3, [r4, #16]
 800f1b6:	b94b      	cbnz	r3, 800f1cc <__swsetup_r+0x7c>
 800f1b8:	89a3      	ldrh	r3, [r4, #12]
 800f1ba:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f1be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f1c2:	d003      	beq.n	800f1cc <__swsetup_r+0x7c>
 800f1c4:	4621      	mov	r1, r4
 800f1c6:	4628      	mov	r0, r5
 800f1c8:	f000 f884 	bl	800f2d4 <__smakebuf_r>
 800f1cc:	89a0      	ldrh	r0, [r4, #12]
 800f1ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f1d2:	f010 0301 	ands.w	r3, r0, #1
 800f1d6:	d00a      	beq.n	800f1ee <__swsetup_r+0x9e>
 800f1d8:	2300      	movs	r3, #0
 800f1da:	60a3      	str	r3, [r4, #8]
 800f1dc:	6963      	ldr	r3, [r4, #20]
 800f1de:	425b      	negs	r3, r3
 800f1e0:	61a3      	str	r3, [r4, #24]
 800f1e2:	6923      	ldr	r3, [r4, #16]
 800f1e4:	b943      	cbnz	r3, 800f1f8 <__swsetup_r+0xa8>
 800f1e6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f1ea:	d1c4      	bne.n	800f176 <__swsetup_r+0x26>
 800f1ec:	bd38      	pop	{r3, r4, r5, pc}
 800f1ee:	0781      	lsls	r1, r0, #30
 800f1f0:	bf58      	it	pl
 800f1f2:	6963      	ldrpl	r3, [r4, #20]
 800f1f4:	60a3      	str	r3, [r4, #8]
 800f1f6:	e7f4      	b.n	800f1e2 <__swsetup_r+0x92>
 800f1f8:	2000      	movs	r0, #0
 800f1fa:	e7f7      	b.n	800f1ec <__swsetup_r+0x9c>
 800f1fc:	20000068 	.word	0x20000068

0800f200 <_raise_r>:
 800f200:	291f      	cmp	r1, #31
 800f202:	b538      	push	{r3, r4, r5, lr}
 800f204:	4604      	mov	r4, r0
 800f206:	460d      	mov	r5, r1
 800f208:	d904      	bls.n	800f214 <_raise_r+0x14>
 800f20a:	2316      	movs	r3, #22
 800f20c:	6003      	str	r3, [r0, #0]
 800f20e:	f04f 30ff 	mov.w	r0, #4294967295
 800f212:	bd38      	pop	{r3, r4, r5, pc}
 800f214:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800f216:	b112      	cbz	r2, 800f21e <_raise_r+0x1e>
 800f218:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f21c:	b94b      	cbnz	r3, 800f232 <_raise_r+0x32>
 800f21e:	4620      	mov	r0, r4
 800f220:	f000 f830 	bl	800f284 <_getpid_r>
 800f224:	462a      	mov	r2, r5
 800f226:	4601      	mov	r1, r0
 800f228:	4620      	mov	r0, r4
 800f22a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f22e:	f000 b817 	b.w	800f260 <_kill_r>
 800f232:	2b01      	cmp	r3, #1
 800f234:	d00a      	beq.n	800f24c <_raise_r+0x4c>
 800f236:	1c59      	adds	r1, r3, #1
 800f238:	d103      	bne.n	800f242 <_raise_r+0x42>
 800f23a:	2316      	movs	r3, #22
 800f23c:	6003      	str	r3, [r0, #0]
 800f23e:	2001      	movs	r0, #1
 800f240:	e7e7      	b.n	800f212 <_raise_r+0x12>
 800f242:	2400      	movs	r4, #0
 800f244:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f248:	4628      	mov	r0, r5
 800f24a:	4798      	blx	r3
 800f24c:	2000      	movs	r0, #0
 800f24e:	e7e0      	b.n	800f212 <_raise_r+0x12>

0800f250 <raise>:
 800f250:	4b02      	ldr	r3, [pc, #8]	; (800f25c <raise+0xc>)
 800f252:	4601      	mov	r1, r0
 800f254:	6818      	ldr	r0, [r3, #0]
 800f256:	f7ff bfd3 	b.w	800f200 <_raise_r>
 800f25a:	bf00      	nop
 800f25c:	20000068 	.word	0x20000068

0800f260 <_kill_r>:
 800f260:	b538      	push	{r3, r4, r5, lr}
 800f262:	4d07      	ldr	r5, [pc, #28]	; (800f280 <_kill_r+0x20>)
 800f264:	2300      	movs	r3, #0
 800f266:	4604      	mov	r4, r0
 800f268:	4608      	mov	r0, r1
 800f26a:	4611      	mov	r1, r2
 800f26c:	602b      	str	r3, [r5, #0]
 800f26e:	f7f2 fea7 	bl	8001fc0 <_kill>
 800f272:	1c43      	adds	r3, r0, #1
 800f274:	d102      	bne.n	800f27c <_kill_r+0x1c>
 800f276:	682b      	ldr	r3, [r5, #0]
 800f278:	b103      	cbz	r3, 800f27c <_kill_r+0x1c>
 800f27a:	6023      	str	r3, [r4, #0]
 800f27c:	bd38      	pop	{r3, r4, r5, pc}
 800f27e:	bf00      	nop
 800f280:	20001fb4 	.word	0x20001fb4

0800f284 <_getpid_r>:
 800f284:	f7f2 be94 	b.w	8001fb0 <_getpid>

0800f288 <__swhatbuf_r>:
 800f288:	b570      	push	{r4, r5, r6, lr}
 800f28a:	460c      	mov	r4, r1
 800f28c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f290:	2900      	cmp	r1, #0
 800f292:	b096      	sub	sp, #88	; 0x58
 800f294:	4615      	mov	r5, r2
 800f296:	461e      	mov	r6, r3
 800f298:	da0d      	bge.n	800f2b6 <__swhatbuf_r+0x2e>
 800f29a:	89a3      	ldrh	r3, [r4, #12]
 800f29c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800f2a0:	f04f 0100 	mov.w	r1, #0
 800f2a4:	bf0c      	ite	eq
 800f2a6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800f2aa:	2340      	movne	r3, #64	; 0x40
 800f2ac:	2000      	movs	r0, #0
 800f2ae:	6031      	str	r1, [r6, #0]
 800f2b0:	602b      	str	r3, [r5, #0]
 800f2b2:	b016      	add	sp, #88	; 0x58
 800f2b4:	bd70      	pop	{r4, r5, r6, pc}
 800f2b6:	466a      	mov	r2, sp
 800f2b8:	f000 f848 	bl	800f34c <_fstat_r>
 800f2bc:	2800      	cmp	r0, #0
 800f2be:	dbec      	blt.n	800f29a <__swhatbuf_r+0x12>
 800f2c0:	9901      	ldr	r1, [sp, #4]
 800f2c2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800f2c6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800f2ca:	4259      	negs	r1, r3
 800f2cc:	4159      	adcs	r1, r3
 800f2ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f2d2:	e7eb      	b.n	800f2ac <__swhatbuf_r+0x24>

0800f2d4 <__smakebuf_r>:
 800f2d4:	898b      	ldrh	r3, [r1, #12]
 800f2d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f2d8:	079d      	lsls	r5, r3, #30
 800f2da:	4606      	mov	r6, r0
 800f2dc:	460c      	mov	r4, r1
 800f2de:	d507      	bpl.n	800f2f0 <__smakebuf_r+0x1c>
 800f2e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f2e4:	6023      	str	r3, [r4, #0]
 800f2e6:	6123      	str	r3, [r4, #16]
 800f2e8:	2301      	movs	r3, #1
 800f2ea:	6163      	str	r3, [r4, #20]
 800f2ec:	b002      	add	sp, #8
 800f2ee:	bd70      	pop	{r4, r5, r6, pc}
 800f2f0:	ab01      	add	r3, sp, #4
 800f2f2:	466a      	mov	r2, sp
 800f2f4:	f7ff ffc8 	bl	800f288 <__swhatbuf_r>
 800f2f8:	9900      	ldr	r1, [sp, #0]
 800f2fa:	4605      	mov	r5, r0
 800f2fc:	4630      	mov	r0, r6
 800f2fe:	f7fd fc15 	bl	800cb2c <_malloc_r>
 800f302:	b948      	cbnz	r0, 800f318 <__smakebuf_r+0x44>
 800f304:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f308:	059a      	lsls	r2, r3, #22
 800f30a:	d4ef      	bmi.n	800f2ec <__smakebuf_r+0x18>
 800f30c:	f023 0303 	bic.w	r3, r3, #3
 800f310:	f043 0302 	orr.w	r3, r3, #2
 800f314:	81a3      	strh	r3, [r4, #12]
 800f316:	e7e3      	b.n	800f2e0 <__smakebuf_r+0xc>
 800f318:	89a3      	ldrh	r3, [r4, #12]
 800f31a:	6020      	str	r0, [r4, #0]
 800f31c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f320:	81a3      	strh	r3, [r4, #12]
 800f322:	9b00      	ldr	r3, [sp, #0]
 800f324:	6163      	str	r3, [r4, #20]
 800f326:	9b01      	ldr	r3, [sp, #4]
 800f328:	6120      	str	r0, [r4, #16]
 800f32a:	b15b      	cbz	r3, 800f344 <__smakebuf_r+0x70>
 800f32c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f330:	4630      	mov	r0, r6
 800f332:	f000 f81d 	bl	800f370 <_isatty_r>
 800f336:	b128      	cbz	r0, 800f344 <__smakebuf_r+0x70>
 800f338:	89a3      	ldrh	r3, [r4, #12]
 800f33a:	f023 0303 	bic.w	r3, r3, #3
 800f33e:	f043 0301 	orr.w	r3, r3, #1
 800f342:	81a3      	strh	r3, [r4, #12]
 800f344:	89a3      	ldrh	r3, [r4, #12]
 800f346:	431d      	orrs	r5, r3
 800f348:	81a5      	strh	r5, [r4, #12]
 800f34a:	e7cf      	b.n	800f2ec <__smakebuf_r+0x18>

0800f34c <_fstat_r>:
 800f34c:	b538      	push	{r3, r4, r5, lr}
 800f34e:	4d07      	ldr	r5, [pc, #28]	; (800f36c <_fstat_r+0x20>)
 800f350:	2300      	movs	r3, #0
 800f352:	4604      	mov	r4, r0
 800f354:	4608      	mov	r0, r1
 800f356:	4611      	mov	r1, r2
 800f358:	602b      	str	r3, [r5, #0]
 800f35a:	f7f2 fe90 	bl	800207e <_fstat>
 800f35e:	1c43      	adds	r3, r0, #1
 800f360:	d102      	bne.n	800f368 <_fstat_r+0x1c>
 800f362:	682b      	ldr	r3, [r5, #0]
 800f364:	b103      	cbz	r3, 800f368 <_fstat_r+0x1c>
 800f366:	6023      	str	r3, [r4, #0]
 800f368:	bd38      	pop	{r3, r4, r5, pc}
 800f36a:	bf00      	nop
 800f36c:	20001fb4 	.word	0x20001fb4

0800f370 <_isatty_r>:
 800f370:	b538      	push	{r3, r4, r5, lr}
 800f372:	4d06      	ldr	r5, [pc, #24]	; (800f38c <_isatty_r+0x1c>)
 800f374:	2300      	movs	r3, #0
 800f376:	4604      	mov	r4, r0
 800f378:	4608      	mov	r0, r1
 800f37a:	602b      	str	r3, [r5, #0]
 800f37c:	f7f2 fe8f 	bl	800209e <_isatty>
 800f380:	1c43      	adds	r3, r0, #1
 800f382:	d102      	bne.n	800f38a <_isatty_r+0x1a>
 800f384:	682b      	ldr	r3, [r5, #0]
 800f386:	b103      	cbz	r3, 800f38a <_isatty_r+0x1a>
 800f388:	6023      	str	r3, [r4, #0]
 800f38a:	bd38      	pop	{r3, r4, r5, pc}
 800f38c:	20001fb4 	.word	0x20001fb4

0800f390 <_init>:
 800f390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f392:	bf00      	nop
 800f394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f396:	bc08      	pop	{r3}
 800f398:	469e      	mov	lr, r3
 800f39a:	4770      	bx	lr

0800f39c <_fini>:
 800f39c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f39e:	bf00      	nop
 800f3a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f3a2:	bc08      	pop	{r3}
 800f3a4:	469e      	mov	lr, r3
 800f3a6:	4770      	bx	lr
