Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jul  5 11:37:49 2022
| Host         : ubuntu running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z030
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   440 |
|    Minimum number of control sets                        |   440 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1074 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   440 |
| >= 0 to < 4        |    26 |
| >= 4 to < 6        |    65 |
| >= 6 to < 8        |    28 |
| >= 8 to < 10       |    55 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    17 |
| >= 14 to < 16      |     5 |
| >= 16              |   238 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             379 |          172 |
| No           | No                    | Yes                    |            1008 |          440 |
| No           | Yes                   | No                     |             387 |          160 |
| Yes          | No                    | No                     |            3038 |         1382 |
| Yes          | No                    | Yes                    |            2859 |         1066 |
| Yes          | Yes                   | No                     |            1567 |          452 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                          Clock Signal                          |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                       Set/Reset Signal                                                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                             |                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                             |                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                       | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                        |                1 |              1 |         1.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                    |                1 |              1 |         1.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                            |                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/part_remd_ena                                                                   | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                             |                1 |              1 |         1.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                          |                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                          |                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                   |                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                              |                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                   |                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                              |                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                              |                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         |                                                                                                                                                                                                                                                                | design_1_i/HBIRD_E203_0/inst/ip_reset_sys/U0/peripheral_reset[0]                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                          |                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
| ~design_1_i/HBIRD_E203_0/inst/dut_io_pads_jtag_TCK_i_ival_BUFG |                                                                                                                                                                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         |                                                                                                                                                                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/wdog_io_rst                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         |                                                                                                                                                                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/PR_OUT_DFF[0].FDRE_PER                                                                       |                1 |              3 |         3.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                              | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/SR[0]                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                              |                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                  | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                      |                2 |              3 |         1.50 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         |                                                                                                                                                                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg_1                                                                                |                1 |              3 |         3.00 |
|  design_1_i/HBIRD_E203_0/inst/dut_io_pads_jtag_TCK_i_ival_BUFG |                                                                                                                                                                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/corerst                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_reg[1]_0                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                         | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_1[0]                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[3]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/counter[3]_i_1__2_n_0                                                                                                            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/counter[3]_i_1__0_n_0                                                                                                            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/dp_gt_0.vld_set                                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/reset_req_dfflr/qout_r_reg[0]_0                                                     |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/mac/phy/ctrl_fmt_endian_0                                                                                                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]_19[0]                                                      | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/cs_dflt_3                                                                                                                  | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[50]_4[0]                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                     |                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/cnt[3]_i_1_n_0                                                                                                             | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                                                              | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[51]_6[0]                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                  | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                       |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_7[0]                                                        | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                         | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                    |                2 |              4 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/HBIRD_E203_0/inst/ip_reset_sys/U0/EXT_LPF/lpf_int                                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                     | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                    |                2 |              4 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_0                                                                         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_master_top/byte_controller/bit_controller/ctr_reg[7]                                                                                                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/arvalid_re                                                                                                                                                                  | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/p_16_in                                                                   | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                             |                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/E[0]                                                                                      | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                        | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                    |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_3[0]                                                        | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_2[0]                                                        | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_1                                                                                      | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                             |                3 |              4 |         1.33 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_ftch_limit_cntr[3]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_sgcntlr_reset                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[3]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/E[0]                                                                 | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                             |                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_pop_dm_status_reg                                                                                                                                                                           | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_1[0]                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/dp_gt0.fifo_rf_en_0                                                               | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[18]_i_1_n_0                        |                2 |              5 |         2.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            |                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]_4[0]                                                   | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          |                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/E[0]                                                                            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/qout_r[0]_i_1__138                            |                3 |              5 |         1.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_29[0]                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/dp_gt0.fifo_rf_en_1                                                        | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[18]_i_1_n_0                        |                2 |              5 |         2.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_1[0]                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                             |                4 |              5 |         1.25 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_32[0]                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                3 |              5 |         1.67 |
| ~design_1_i/HBIRD_E203_0/inst/dut_io_pads_jtag_TCK_i_ival_BUFG | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/irReg[4]_i_1_n_0                                                                                                                                           | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_ftch_updt_cntr[4]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_sgcntlr_reset                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_ld_dm_status_reg                                                                                                                                                                            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_dm_status_reg1                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                     | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                    |                2 |              5 |         2.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                         | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                    |                3 |              5 |         1.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/timer[4]_i_1__0_n_0                                                                                                              | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/timer[4]_i_1_n_0                                                                                                                 | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_4[0]                                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_31[0]                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/ip_reset_sys/U0/SEQ/seq_cnt_en                                                                                                                                                                                                    | design_1_i/HBIRD_E203_0/inst/ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_0[0]                                                          |                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/p_0_in                                                                                                              |                4 |              6 |         1.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/exec_cnt_ena                                                                    | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                             |                3 |              6 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_1_in                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_28[0]                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                  |                4 |              6 |         1.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_mm2s_status_reg0                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_master_top/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0                                                                                   | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_axi_por2rst_out                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                 |                2 |              6 |         3.00 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_5[0]                                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/E[0]                                                         |                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                             | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                    |                2 |              7 |         3.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_calc_error_reg0                                                                                                               | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg0                                                                       |                2 |              7 |         3.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                               | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                       |                3 |              7 |         2.33 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                             | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                    |                2 |              7 |         3.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_master_top/byte_controller/bit_controller/E[0]                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_1[0]                             | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                             |                2 |              7 |         3.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[4]_i_7__4_0[0]                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                             |                2 |              7 |         3.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                                   |                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_12[0]                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/E[0]                                                                                                                                                                                            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_mm2s_status_reg0                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_sts_sm_pop_s2mm_sts_reg_0[0]                                                                                                                                                                | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_mm2s_status_reg0                                                                                                                                          |                1 |              7 |         7.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                                    | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                           | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_10[0]                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0                                                                                                                                         | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/SR[0]                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0[0]                                                                                                        | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_1[0]                                                                                                     |                6 |              8 |         1.33 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_11[0]                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_12[0]                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_13[0]                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                    | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                    |                3 |              8 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt[7]_i_1_n_0                                                                                                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/scnt[7]_i_1__0_n_0                                                                                                         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/mac/phy/scnt[7]_i_1__1_n_0                                                                                                         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]_11[0]                                                      | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/shifter                                                                                                                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                    | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                    |                3 |              8 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_43[0]                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_43[1]                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/shifter                                                                                                                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_44[0]                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]_5[0]                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                    | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/dly_irq_reg_0[0]                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_45[0]                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_4[0]                                                        | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/dp_gt0.fifo_rf_en_0                                                               |                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/dp_gt0.fifo_rf_en_1                                                        |                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/E[0]                                                                                                                                                 | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1            |                                                                                                                                                                                                                                                                | design_1_i/HBIRD_E203_0/inst/slowclkgen/reset0                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/SR[0]                                   |                4 |              8 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                        | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_4[0]                                                                                                                                    | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_8[0]                                                                                                                                    | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_9[0]                                                                                                                                    | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                             |                4 |              9 |         2.25 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_7[0]                                                                                                                                    | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                             |                4 |              9 |         2.25 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_6[0]                                                                                                                                    | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                   |                                                                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg[0]                                                                                                                                      | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                             |                5 |              9 |         1.80 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_0[0]                                                                                                                                    | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                             |                5 |              9 |         1.80 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_1[0]                                                                                                                                    | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_10[0]                                                                                                                                   | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_3[0]                                                                                                                                    | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                             |                4 |              9 |         2.25 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_2[0]                                                                                                                                    | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                             |                5 |              9 |         1.80 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_11[0]                                                                                                                                   | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                             |                4 |              9 |         2.25 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_12[0]                                                                                                                                   | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                             |                6 |              9 |         1.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                   |                                                                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_13[0]                                                                                                                                   | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_14[0]                                                                                                                                   | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_5[0]                                                                                                                                    | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                             |                4 |              9 |         2.25 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                      | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/SS[0]                                                                                                                               |                4 |             10 |         2.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         |                                                                                                                                                                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/crossing_reset                                                                            |                4 |             11 |         2.75 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_sm_state0                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_master_top/byte_controller/dcnt                                                                                                                               | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                3 |             11 |         3.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_sck_div_0                                                                                                             | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/prescaler[0]_i_1__0_n_0                                                                                                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]_9[0]                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                6 |             12 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/prescaler[0]_i_1__2_n_0                                                                                                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]_18[0]                                                      | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                8 |             12 |         1.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_0                                                                                                           | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                2 |             12 |         6.00 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         |                                                                                                                                                                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                             |                6 |             12 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg_reg_n_0                                                                                                       | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |                5 |             12 |         2.40 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                   |                                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                   |                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]_3[0]                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                5 |             12 |         2.40 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |                5 |             12 |         2.40 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/mac/phy/ctrl_sck_div_1                                                                                                             | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_12                                                          |                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_txm/shifter                                                                                                                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                3 |             13 |         4.33 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0                                                                                                                                         | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_reg_reset                                                                                                                                     |                3 |             13 |         4.33 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txm/shifter                                                                                                                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                3 |             13 |         4.33 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_local_hw_reset_reg                                                                                                                                      |                3 |             14 |         4.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_2                                                           |                                                                                                                                                                                                                              |                6 |             14 |         2.33 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                               | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |                4 |             15 |         3.75 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                               | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |                4 |             15 |         3.75 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_18[0]                                                       |                                                                                                                                                                                                                              |                7 |             15 |         2.14 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_0[1]                                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                              |                9 |             16 |         1.78 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                               | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_12[0]                                                                                                                               | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/p_1_in                                                                                                                           |                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/fifo/rxq/p_1_in                                                                                                                    |                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txm/busy                                                                                                                             | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/p_1_in                                                                                                                  |                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_txm/busy                                                                                                                             | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/p_1_in                                                                                                                    |                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/p_1_in                                                                                                                           |                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.wptr_vec_0_dfflrs/dp_gt0.fifo_rf_en_0                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0]_0                                  |                3 |             16 |         5.33 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                  | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/run_reg_0                                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/p_1_in_0                                                                  |                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]_13[0]                                                      | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                6 |             16 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]_10[0]                                                      | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                6 |             16 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_8[0]                                                        | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                6 |             16 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_49[0]                                                                                   |                                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_10[0]                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                5 |             16 |         3.20 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_0[0]                                                        | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                5 |             16 |         3.20 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1][0]                                                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[0]_i_1__83[0]                           | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                             |                4 |             16 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_30[0]                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                6 |             16 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_27[0]                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                7 |             16 |         2.29 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/E[0]                                                                      | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                6 |             16 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/p_1_in_2                                                                  |                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/T_1313                                                                    | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               11 |             16 |         1.45 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/p_1_in                                                                    |                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/maybe_full_reg                                                            |                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/p_0_in2_out                                                               |                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/T_1313_5                                                                  | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               12 |             16 |         1.33 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/T_1313_7                                                                  | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                9 |             16 |         1.78 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_master_top/wb_ack_o_reg_0                                                                                                                                     | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[46]_2                        |                7 |             16 |         2.29 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_master_top/wb_ack_o_reg_0                                                                                                                                     | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[46]_0                        |                6 |             16 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/dp_gt0.fifo_rf_en_1                                                         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_2                        |                2 |             16 |         8.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.wptr_vec_0_dfflrs/dp_gt0.fifo_rf_en_0                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_1                        |                4 |             16 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_master_top/byte_controller/bit_controller/cnt[15]_i_1_n_0                                                                                                     | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/dp_gt0.fifo_rf_en_1                                                         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[0]_0                           |                2 |             16 |         8.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]_14[0]                                                      | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                5 |             16 |         3.20 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]_23[0]                                                      | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]_22[0]                                                      | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                6 |             16 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]_21[0]                                                      | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                6 |             16 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]_20[0]                                                      | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                6 |             16 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]_16[0]                                                      | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                5 |             16 |         3.20 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]_15[0]                                                      | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                6 |             16 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_s_ready_out_reg                     | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0] |                4 |             18 |         4.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg             | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0] |                4 |             18 |         4.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/icb_wr_en_pllcfg                                                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               11 |             18 |         1.64 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_pwm0_top/u_sirv_pwm8/pwm/p_0_in[17]                                                                                                                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                9 |             18 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                         |                5 |             19 |         3.80 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                         |                5 |             19 |         3.80 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                         |                6 |             19 |         3.17 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                         |                6 |             19 |         3.17 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_reg_reset                                                                                                                                     |               10 |             19 |         1.90 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_1                                                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                             |                7 |             19 |         2.71 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         |                                                                                                                                                                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                              |               10 |             19 |         1.90 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                        |                                                                                                                                                                                                                              |                4 |             20 |         5.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/dp_gt0.fifo_rf_en_0                                                               | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[31]_i_1_n_0                        |                4 |             20 |         5.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/dp_gt0.fifo_rf_en_1                                                        | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[31]_i_1_n_0                        |                5 |             20 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                        |                                                                                                                                                                                                                              |                3 |             20 |         6.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/corerst                                                                                                           |                4 |             20 |         5.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]_6[0]                                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               13 |             23 |         1.77 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |                8 |             23 |         2.88 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                             | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |                7 |             25 |         3.57 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                             | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |                7 |             25 |         3.57 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_pwm1_top/u_sirv_pwm16/pwm/p_0_in[25]                                                                                                                         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               17 |             26 |         1.53 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[4]_0[0]                                                                                                                                      | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/SR[0]                                                                                                                                                       |                9 |             26 |         2.89 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_164_reg[4][0]                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                              |               11 |             26 |         2.36 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/sig_axi2ip_wrce[1]                                                                                                                                                          | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_reg_reset                                                                                                                                     |                6 |             26 |         4.33 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                         | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_1[0]                                                                                                     |                4 |             26 |         6.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/ch1_use_crntdesc                                                                                                                                              | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_1[0]                                                                                                     |                8 |             26 |         3.25 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/E[0]                                                                                                                                                | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_1[0]                                                                                                     |                7 |             26 |         3.71 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_0[0]                                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                              |                9 |             26 |         2.89 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_pwm2_top/u_sirv_pwm16/pwm/p_0_in[25]                                                                                                                         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               13 |             26 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                         |               11 |             27 |         2.45 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i                                                                                                                                                         | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/SR[0]                                                                                                                                                       |                8 |             27 |         3.38 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_sgcntlr_reset                                                                                                                                 |                8 |             28 |         3.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/full                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               13 |             28 |         2.15 |
|  design_1_i/HBIRD_E203_0/inst/dut_io_pads_jtag_TCK_i_ival_BUFG |                                                                                                                                                                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                       |                7 |             30 |         4.29 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_6[0]                                                        | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               14 |             30 |         2.14 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/qout_r_reg[1][0]                                                                                                           | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                9 |             30 |         3.33 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/E[0]                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               11 |             31 |         2.82 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]_5[0]                                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               14 |             31 |         2.21 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/E[0]                                                                                                  | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                             |               13 |             31 |         2.38 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32[0]                                                                                   | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                             |               23 |             31 |         1.35 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_48[0]                                                                                   | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                             |               14 |             31 |         2.21 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_81[0]                                                                                   | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                9 |             31 |         3.44 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_2[0]                                                                                                                                |                                                                                                                                                                                                                              |               16 |             32 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/E[0]                                                                                                                                                        | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/crossing_reset                                                                            |               17 |             32 |         1.88 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_2[0]                                                                                                                                |                                                                                                                                                                                                                              |               15 |             32 |         2.13 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_3[0]                                                                                                                                |                                                                                                                                                                                                                              |               12 |             32 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_4[0]                                                                                                                                |                                                                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/rvalid                                                                                                                                                                      | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                |               15 |             32 |         2.13 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_7[0]                                                        | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/E[0]                                                                                                                                                                        | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_reg_reset                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_5[0]                                                                                                                                |                                                                                                                                                                                                                              |               15 |             32 |         2.13 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_3[0]                                                                                                                                |                                                                                                                                                                                                                              |               14 |             32 |         2.29 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_4[0]                                                                                                                                |                                                                                                                                                                                                                              |               16 |             32 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_5[0]                                                                                                                                |                                                                                                                                                                                                                              |               16 |             32 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                      | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_reg_reset                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]_0[0]                                                                                                                                |                                                                                                                                                                                                                              |               14 |             32 |         2.29 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]_2[0]                                                                                                                                |                                                                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_10[0]                                                                                                                               |                                                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_11[0]                                                                                                                               |                                                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_3[0]                                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                              |               10 |             32 |         3.20 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_6[0]                                                                                                                                |                                                                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_7[0]                                                                                                                                |                                                                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_8[0]                                                                                                                                |                                                                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_9[0]                                                                                                                                |                                                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_0[0]                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                             |               21 |             32 |         1.52 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_5[0]                                                                         |                                                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_7                                              |                                                                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycle_dfflr/mcycleh_ena                                                                                                 | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                             |                8 |             32 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[2]_2[0]                                                                         |                                                                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                     |                4 |             32 |         8.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[2]_0[0]                                                                         |                                                                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_9[0]                                           | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               12 |             32 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/minstret_ena                                                                                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                             |                8 |             32 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_6[0]                                                                         |                                                                                                                                                                                                                              |               15 |             32 |         2.13 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__13_0[0]                                                                               | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                             |               12 |             32 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_4[0]                                                                         |                                                                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_7[0]                                                                         |                                                                                                                                                                                                                              |               16 |             32 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_54[0]                                                                                   | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                             |                8 |             32 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_33[0]                                                                                   | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                             |               12 |             32 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_8[0]                                                                         |                                                                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_9[0]                                                                         |                                                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[4]_0[0]                                                                         |                                                                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[4]_1[0]                                                                         |                                                                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_1[0]                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[4]_2[0]                                                                         |                                                                                                                                                                                                                              |               16 |             32 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_1[0]                                                                         |                                                                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_2[0]                                                                         |                                                                                                                                                                                                                              |               16 |             32 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_19[0]                                                                        |                                                                                                                                                                                                                              |               12 |             32 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_18[0]                                                                        |                                                                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_17[0]                                                                        |                                                                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_16[0]                                                                        |                                                                                                                                                                                                                              |               16 |             32 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_15[0]                                                                        |                                                                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_14[0]                                                                        |                                                                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_13[0]                                                                        |                                                                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_12[0]                                                                        |                                                                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_11[0]                                                                        |                                                                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_vld_set                                                                                                                                        | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                7 |             32 |         4.57 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_0[0]                                                                         |                                                                                                                                                                                                                              |               15 |             32 |         2.13 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_10[0]                                                                        |                                                                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_20[0]                                                                        |                                                                                                                                                                                                                              |               16 |             32 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]_1[0]                                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               12 |             32 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]_0[0]                                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_3[0]                                                                         |                                                                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[2]_1[0]                                                                         |                                                                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_11[0]                                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               12 |             32 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_2[0]                                                                                                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               15 |             32 |         2.13 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_5[0]                                                        | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               13 |             32 |         2.46 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_6[0]                                                        | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[4]_3[0]                                                                         |                                                                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                          |                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_9[0]                                                        | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                7 |             32 |         4.57 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[4]_4[0]                                                                         |                                                                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                     |                5 |             32 |         6.40 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_1[0]                                                                                                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_4[0]                                                                                                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/E[0]                                                                                                                                                      | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_0[0]                                                                                                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               12 |             32 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_8[0]                                                        | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_5[0]                                                                                                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_6[0]                                                                                                                                       | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               13 |             32 |         2.46 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[4]_5[0]                                                                         |                                                                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/mcycle_ena                                                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                             |                8 |             32 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/E[0]                                                                                                                                                      | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               16 |             32 |         2.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[4]_6[0]                                                                         |                                                                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/minstret_dfflr/minstreth_ena                                                                                             | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                             |                8 |             32 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                         |                                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                     |                                                                                                                                                                                                                              |               12 |             32 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                          |                                                                                                                                                                                                                              |                4 |             32 |         8.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_4[0]                                                        | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               13 |             32 |         2.46 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/T_3991                                                                    | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_3[0]                                                        | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/T_4031                                                                    | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               17 |             32 |         1.88 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/T_4203                                                                    | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               17 |             32 |         1.88 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/T_4495                                                                    | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               22 |             32 |         1.45 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_2[0]                                                        | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               12 |             32 |         2.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                                                     |                                                                                                                                                                                                                              |               11 |             33 |         3.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                               | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |                9 |             33 |         3.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/dp_gt_0.vld_set                                          |                                                                                                                                                                                                                              |               10 |             33 |         3.30 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/dp_gt_0.vld_set                                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[45]_i_1_n_0         |               18 |             33 |         1.83 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/E[0]                                                                                                 |                                                                                                                                                                                                                              |                9 |             33 |         3.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                                                                                                              |                                                                                                                                                                                                                              |                9 |             33 |         3.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                              |                8 |             33 |         4.12 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[1]_11[0]                                                             |                                                                                                                                                                                                                              |               23 |             33 |         1.43 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/E[0]                                                                            |                                                                                                                                                                                                                              |               10 |             33 |         3.30 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                                                     |                                                                                                                                                                                                                              |               11 |             33 |         3.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/E[0]                                                                            |                                                                                                                                                                                                                              |               22 |             33 |         1.50 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                              |                9 |             33 |         3.67 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_calc_error_reg0                                                                                                               | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |               10 |             33 |         3.30 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                              |               10 |             33 |         3.30 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_12[0]                                          |                                                                                                                                                                                                                              |               16 |             33 |         2.06 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.wptr_vec_0_dfflrs/E[0]                                                                            |                                                                                                                                                                                                                              |               10 |             33 |         3.30 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                              |                8 |             34 |         4.25 |
|  design_1_i/HBIRD_E203_0/inst/dut_io_pads_jtag_TCK_i_ival_BUFG | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/E[0]                                                                                                                     | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                       |                5 |             34 |         6.80 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/E[0]                                                                                                                                                     | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               10 |             34 |         3.40 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_0[0]                                                                                                                            |                                                                                                                                                                                                                              |               10 |             34 |         3.40 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                              |                8 |             34 |         4.25 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                              |                                                                                                                                                                                                                              |               11 |             34 |         3.09 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                              |               10 |             34 |         3.40 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                              |                                                                                                                                                                                                                              |                9 |             34 |         3.78 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/dp_gt0.fifo_rf_en_1                                                      | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[0]_0                        |                9 |             36 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.wptr_vec_0_dfflrs/dp_gt0.fifo_rf_en_0                                                             | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0]_0                               |                9 |             36 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_12[0]                                                                                   |                                                                                                                                                                                                                              |               18 |             37 |         2.06 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/E[0]                                                                                                  |                                                                                                                                                                                                                              |               18 |             37 |         2.06 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                |                                                                                                                                                                                                                              |                5 |             39 |         7.80 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                |                                                                                                                                                                                                                              |                5 |             39 |         7.80 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/E[0]                                                                            |                                                                                                                                                                                                                              |               20 |             39 |         1.95 |
|  design_1_i/HBIRD_E203_0/inst/dut_io_pads_jtag_TCK_i_ival_BUFG | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_0                                                                                                                                                  | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                       |                8 |             41 |         5.12 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_reg[0]_0[0]                                                                                                                                          | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               10 |             41 |         4.10 |
|  design_1_i/HBIRD_E203_0/inst/dut_io_pads_jtag_TCK_i_ival_BUFG | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg                                                                                                                                                   | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg0                                                                                                                |               12 |             41 |         3.42 |
|  design_1_i/HBIRD_E203_0/inst/dut_io_pads_jtag_TCK_i_ival_BUFG | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/buf_nrdy_dfflr/E[0]                                                                                                                    | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                       |                8 |             41 |         5.12 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                              | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |               11 |             42 |         3.82 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                          | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                             |                6 |             42 |         7.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                     | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                             |                7 |             42 |         6.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                 | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                 |               11 |             42 |         3.82 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]_1                                                                                                                                               | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]_2                                                                                                             |               11 |             42 |         3.82 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/buf_nrdy_dfflr/E[0]                                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |               25 |             48 |         1.92 |
|  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG         | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/E[0]                                                                                                                                                            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/crossing_reset                                                                            |               13 |             48 |         3.69 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/E[0]                                                                      |                                                                                                                                                                                                                              |               25 |             51 |         2.04 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/E[0]                                                                      |                                                                                                                                                                                                                              |               25 |             55 |         2.20 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                         |               28 |             58 |         2.07 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                 | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                    |               17 |             64 |         3.76 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                 | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                    |               16 |             64 |         4.00 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                                                       |                                                                                                                                                                                                                              |               28 |             65 |         2.32 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.wptr_vec_0_dfflrs/E[0]                                                                              |                                                                                                                                                                                                                              |               24 |             65 |         2.71 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                                                     |                                                                                                                                                                                                                              |               24 |             69 |         2.88 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0]_0[0]                                                              |                                                                                                                                                                                                                              |               27 |             69 |         2.56 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                             |               47 |             74 |         1.57 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                    |               36 |             87 |         2.42 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                              |              169 |            373 |         2.21 |
|  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2            |                                                                                                                                                                                                                                                                | design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_0                                                                                           |              356 |            827 |         2.32 |
+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


