// Seed: 923430622
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output supply0 id_2,
    output wire id_3,
    input supply0 id_4,
    input wire id_5,
    output supply1 id_6,
    input uwire id_7,
    input tri0 id_8,
    output tri0 id_9,
    output tri0 id_10,
    input supply0 id_11,
    input supply1 id_12,
    output tri1 id_13,
    output wor id_14,
    input tri1 id_15,
    output supply1 id_16,
    input tri1 id_17,
    output supply1 id_18,
    output uwire id_19,
    output wire id_20,
    output uwire id_21,
    input uwire id_22,
    input wor id_23,
    input wand id_24,
    output supply0 id_25,
    input tri1 id_26,
    output tri0 id_27,
    input tri id_28,
    output tri1 id_29,
    input wand id_30,
    output wand id_31,
    output uwire id_32,
    output wire id_33,
    output wand id_34,
    input tri0 id_35,
    output wand id_36,
    output wand id_37,
    input tri0 id_38,
    input uwire id_39,
    input wor id_40,
    output uwire id_41,
    input supply0 id_42
);
  assign id_21 = id_23;
  wire id_44;
  logic id_45, id_46;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output supply1 id_2,
    input wand id_3,
    output supply0 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply1 id_7
);
  parameter id_9 = (1);
  logic id_10, id_11;
  assign this[-1'b0] = -1'b0;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_6,
      id_7,
      id_5,
      id_1,
      id_7,
      id_0,
      id_4,
      id_2,
      id_7,
      id_5,
      id_2,
      id_1,
      id_3,
      id_2,
      id_7,
      id_4,
      id_2,
      id_2,
      id_1,
      id_3,
      id_7,
      id_5,
      id_1,
      id_0,
      id_4,
      id_7,
      id_4,
      id_3,
      id_1,
      id_2,
      id_4,
      id_2,
      id_5,
      id_2,
      id_1,
      id_5,
      id_5,
      id_5,
      id_1,
      id_5
  );
  assign modCall_1.id_14 = 0;
endmodule
