
single_actuator_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bbbc  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000278  0800bd58  0800bd58  0001bd58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bfd0  0800bfd0  0002019c  2**0
                  CONTENTS
  4 .ARM          00000008  0800bfd0  0800bfd0  0001bfd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bfd8  0800bfd8  0002019c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bfd8  0800bfd8  0001bfd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bfdc  0800bfdc  0001bfdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000019c  20000000  0800bfe0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000015c0  2000019c  0800c17c  0002019c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000175c  0800c17c  0002175c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002019c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014485  00000000  00000000  000201cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030f0  00000000  00000000  00034651  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010e8  00000000  00000000  00037748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fc0  00000000  00000000  00038830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000191f7  00000000  00000000  000397f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000146a0  00000000  00000000  000529e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fbca  00000000  00000000  00067087  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f6c51  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c4c  00000000  00000000  000f6ca4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000019c 	.word	0x2000019c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800bd3c 	.word	0x0800bd3c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200001a0 	.word	0x200001a0
 80001d4:	0800bd3c 	.word	0x0800bd3c

080001d8 <strcmp>:
 80001d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e0:	2a01      	cmp	r2, #1
 80001e2:	bf28      	it	cs
 80001e4:	429a      	cmpcs	r2, r3
 80001e6:	d0f7      	beq.n	80001d8 <strcmp>
 80001e8:	1ad0      	subs	r0, r2, r3
 80001ea:	4770      	bx	lr

080001ec <__aeabi_drsub>:
 80001ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f0:	e002      	b.n	80001f8 <__adddf3>
 80001f2:	bf00      	nop

080001f4 <__aeabi_dsub>:
 80001f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f8 <__adddf3>:
 80001f8:	b530      	push	{r4, r5, lr}
 80001fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000202:	ea94 0f05 	teq	r4, r5
 8000206:	bf08      	it	eq
 8000208:	ea90 0f02 	teqeq	r0, r2
 800020c:	bf1f      	itttt	ne
 800020e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000212:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000216:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021e:	f000 80e2 	beq.w	80003e6 <__adddf3+0x1ee>
 8000222:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000226:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022a:	bfb8      	it	lt
 800022c:	426d      	neglt	r5, r5
 800022e:	dd0c      	ble.n	800024a <__adddf3+0x52>
 8000230:	442c      	add	r4, r5
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	ea82 0000 	eor.w	r0, r2, r0
 800023e:	ea83 0101 	eor.w	r1, r3, r1
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	2d36      	cmp	r5, #54	; 0x36
 800024c:	bf88      	it	hi
 800024e:	bd30      	pophi	{r4, r5, pc}
 8000250:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000254:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000258:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800025c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x70>
 8000262:	4240      	negs	r0, r0
 8000264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000268:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800026c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000270:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x84>
 8000276:	4252      	negs	r2, r2
 8000278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027c:	ea94 0f05 	teq	r4, r5
 8000280:	f000 80a7 	beq.w	80003d2 <__adddf3+0x1da>
 8000284:	f1a4 0401 	sub.w	r4, r4, #1
 8000288:	f1d5 0e20 	rsbs	lr, r5, #32
 800028c:	db0d      	blt.n	80002aa <__adddf3+0xb2>
 800028e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000292:	fa22 f205 	lsr.w	r2, r2, r5
 8000296:	1880      	adds	r0, r0, r2
 8000298:	f141 0100 	adc.w	r1, r1, #0
 800029c:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a0:	1880      	adds	r0, r0, r2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	4159      	adcs	r1, r3
 80002a8:	e00e      	b.n	80002c8 <__adddf3+0xd0>
 80002aa:	f1a5 0520 	sub.w	r5, r5, #32
 80002ae:	f10e 0e20 	add.w	lr, lr, #32
 80002b2:	2a01      	cmp	r2, #1
 80002b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b8:	bf28      	it	cs
 80002ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	18c0      	adds	r0, r0, r3
 80002c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002cc:	d507      	bpl.n	80002de <__adddf3+0xe6>
 80002ce:	f04f 0e00 	mov.w	lr, #0
 80002d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002da:	eb6e 0101 	sbc.w	r1, lr, r1
 80002de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e2:	d31b      	bcc.n	800031c <__adddf3+0x124>
 80002e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e8:	d30c      	bcc.n	8000304 <__adddf3+0x10c>
 80002ea:	0849      	lsrs	r1, r1, #1
 80002ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f4:	f104 0401 	add.w	r4, r4, #1
 80002f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000300:	f080 809a 	bcs.w	8000438 <__adddf3+0x240>
 8000304:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000308:	bf08      	it	eq
 800030a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030e:	f150 0000 	adcs.w	r0, r0, #0
 8000312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000316:	ea41 0105 	orr.w	r1, r1, r5
 800031a:	bd30      	pop	{r4, r5, pc}
 800031c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000320:	4140      	adcs	r0, r0
 8000322:	eb41 0101 	adc.w	r1, r1, r1
 8000326:	3c01      	subs	r4, #1
 8000328:	bf28      	it	cs
 800032a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800032e:	d2e9      	bcs.n	8000304 <__adddf3+0x10c>
 8000330:	f091 0f00 	teq	r1, #0
 8000334:	bf04      	itt	eq
 8000336:	4601      	moveq	r1, r0
 8000338:	2000      	moveq	r0, #0
 800033a:	fab1 f381 	clz	r3, r1
 800033e:	bf08      	it	eq
 8000340:	3320      	addeq	r3, #32
 8000342:	f1a3 030b 	sub.w	r3, r3, #11
 8000346:	f1b3 0220 	subs.w	r2, r3, #32
 800034a:	da0c      	bge.n	8000366 <__adddf3+0x16e>
 800034c:	320c      	adds	r2, #12
 800034e:	dd08      	ble.n	8000362 <__adddf3+0x16a>
 8000350:	f102 0c14 	add.w	ip, r2, #20
 8000354:	f1c2 020c 	rsb	r2, r2, #12
 8000358:	fa01 f00c 	lsl.w	r0, r1, ip
 800035c:	fa21 f102 	lsr.w	r1, r1, r2
 8000360:	e00c      	b.n	800037c <__adddf3+0x184>
 8000362:	f102 0214 	add.w	r2, r2, #20
 8000366:	bfd8      	it	le
 8000368:	f1c2 0c20 	rsble	ip, r2, #32
 800036c:	fa01 f102 	lsl.w	r1, r1, r2
 8000370:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000374:	bfdc      	itt	le
 8000376:	ea41 010c 	orrle.w	r1, r1, ip
 800037a:	4090      	lslle	r0, r2
 800037c:	1ae4      	subs	r4, r4, r3
 800037e:	bfa2      	ittt	ge
 8000380:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000384:	4329      	orrge	r1, r5
 8000386:	bd30      	popge	{r4, r5, pc}
 8000388:	ea6f 0404 	mvn.w	r4, r4
 800038c:	3c1f      	subs	r4, #31
 800038e:	da1c      	bge.n	80003ca <__adddf3+0x1d2>
 8000390:	340c      	adds	r4, #12
 8000392:	dc0e      	bgt.n	80003b2 <__adddf3+0x1ba>
 8000394:	f104 0414 	add.w	r4, r4, #20
 8000398:	f1c4 0220 	rsb	r2, r4, #32
 800039c:	fa20 f004 	lsr.w	r0, r0, r4
 80003a0:	fa01 f302 	lsl.w	r3, r1, r2
 80003a4:	ea40 0003 	orr.w	r0, r0, r3
 80003a8:	fa21 f304 	lsr.w	r3, r1, r4
 80003ac:	ea45 0103 	orr.w	r1, r5, r3
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f1c4 040c 	rsb	r4, r4, #12
 80003b6:	f1c4 0220 	rsb	r2, r4, #32
 80003ba:	fa20 f002 	lsr.w	r0, r0, r2
 80003be:	fa01 f304 	lsl.w	r3, r1, r4
 80003c2:	ea40 0003 	orr.w	r0, r0, r3
 80003c6:	4629      	mov	r1, r5
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	fa21 f004 	lsr.w	r0, r1, r4
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	f094 0f00 	teq	r4, #0
 80003d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003da:	bf06      	itte	eq
 80003dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e0:	3401      	addeq	r4, #1
 80003e2:	3d01      	subne	r5, #1
 80003e4:	e74e      	b.n	8000284 <__adddf3+0x8c>
 80003e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ea:	bf18      	it	ne
 80003ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f0:	d029      	beq.n	8000446 <__adddf3+0x24e>
 80003f2:	ea94 0f05 	teq	r4, r5
 80003f6:	bf08      	it	eq
 80003f8:	ea90 0f02 	teqeq	r0, r2
 80003fc:	d005      	beq.n	800040a <__adddf3+0x212>
 80003fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8000402:	bf04      	itt	eq
 8000404:	4619      	moveq	r1, r3
 8000406:	4610      	moveq	r0, r2
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	ea91 0f03 	teq	r1, r3
 800040e:	bf1e      	ittt	ne
 8000410:	2100      	movne	r1, #0
 8000412:	2000      	movne	r0, #0
 8000414:	bd30      	popne	{r4, r5, pc}
 8000416:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041a:	d105      	bne.n	8000428 <__adddf3+0x230>
 800041c:	0040      	lsls	r0, r0, #1
 800041e:	4149      	adcs	r1, r1
 8000420:	bf28      	it	cs
 8000422:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800042c:	bf3c      	itt	cc
 800042e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000432:	bd30      	popcc	{r4, r5, pc}
 8000434:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000438:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800043c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000440:	f04f 0000 	mov.w	r0, #0
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf1a      	itte	ne
 800044c:	4619      	movne	r1, r3
 800044e:	4610      	movne	r0, r2
 8000450:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000454:	bf1c      	itt	ne
 8000456:	460b      	movne	r3, r1
 8000458:	4602      	movne	r2, r0
 800045a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045e:	bf06      	itte	eq
 8000460:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000464:	ea91 0f03 	teqeq	r1, r3
 8000468:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	bf00      	nop

08000470 <__aeabi_ui2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000484:	f04f 0500 	mov.w	r5, #0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e750      	b.n	8000330 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_i2d>:
 8000490:	f090 0f00 	teq	r0, #0
 8000494:	bf04      	itt	eq
 8000496:	2100      	moveq	r1, #0
 8000498:	4770      	bxeq	lr
 800049a:	b530      	push	{r4, r5, lr}
 800049c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a8:	bf48      	it	mi
 80004aa:	4240      	negmi	r0, r0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e73e      	b.n	8000330 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_f2d>:
 80004b4:	0042      	lsls	r2, r0, #1
 80004b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80004be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c2:	bf1f      	itttt	ne
 80004c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d0:	4770      	bxne	lr
 80004d2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004d6:	bf08      	it	eq
 80004d8:	4770      	bxeq	lr
 80004da:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004de:	bf04      	itt	eq
 80004e0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f4:	e71c      	b.n	8000330 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_ul2d>:
 80004f8:	ea50 0201 	orrs.w	r2, r0, r1
 80004fc:	bf08      	it	eq
 80004fe:	4770      	bxeq	lr
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	f04f 0500 	mov.w	r5, #0
 8000506:	e00a      	b.n	800051e <__aeabi_l2d+0x16>

08000508 <__aeabi_l2d>:
 8000508:	ea50 0201 	orrs.w	r2, r0, r1
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000516:	d502      	bpl.n	800051e <__aeabi_l2d+0x16>
 8000518:	4240      	negs	r0, r0
 800051a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000522:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000526:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052a:	f43f aed8 	beq.w	80002de <__adddf3+0xe6>
 800052e:	f04f 0203 	mov.w	r2, #3
 8000532:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000536:	bf18      	it	ne
 8000538:	3203      	addne	r2, #3
 800053a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053e:	bf18      	it	ne
 8000540:	3203      	addne	r2, #3
 8000542:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000546:	f1c2 0320 	rsb	r3, r2, #32
 800054a:	fa00 fc03 	lsl.w	ip, r0, r3
 800054e:	fa20 f002 	lsr.w	r0, r0, r2
 8000552:	fa01 fe03 	lsl.w	lr, r1, r3
 8000556:	ea40 000e 	orr.w	r0, r0, lr
 800055a:	fa21 f102 	lsr.w	r1, r1, r2
 800055e:	4414      	add	r4, r2
 8000560:	e6bd      	b.n	80002de <__adddf3+0xe6>
 8000562:	bf00      	nop

08000564 <__aeabi_dmul>:
 8000564:	b570      	push	{r4, r5, r6, lr}
 8000566:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800056e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000572:	bf1d      	ittte	ne
 8000574:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000578:	ea94 0f0c 	teqne	r4, ip
 800057c:	ea95 0f0c 	teqne	r5, ip
 8000580:	f000 f8de 	bleq	8000740 <__aeabi_dmul+0x1dc>
 8000584:	442c      	add	r4, r5
 8000586:	ea81 0603 	eor.w	r6, r1, r3
 800058a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800058e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000592:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000596:	bf18      	it	ne
 8000598:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a4:	d038      	beq.n	8000618 <__aeabi_dmul+0xb4>
 80005a6:	fba0 ce02 	umull	ip, lr, r0, r2
 80005aa:	f04f 0500 	mov.w	r5, #0
 80005ae:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005b6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ba:	f04f 0600 	mov.w	r6, #0
 80005be:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c2:	f09c 0f00 	teq	ip, #0
 80005c6:	bf18      	it	ne
 80005c8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005cc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d8:	d204      	bcs.n	80005e4 <__aeabi_dmul+0x80>
 80005da:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005de:	416d      	adcs	r5, r5
 80005e0:	eb46 0606 	adc.w	r6, r6, r6
 80005e4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005ec:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005fc:	bf88      	it	hi
 80005fe:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000602:	d81e      	bhi.n	8000642 <__aeabi_dmul+0xde>
 8000604:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000608:	bf08      	it	eq
 800060a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800060e:	f150 0000 	adcs.w	r0, r0, #0
 8000612:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000616:	bd70      	pop	{r4, r5, r6, pc}
 8000618:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800061c:	ea46 0101 	orr.w	r1, r6, r1
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	ea81 0103 	eor.w	r1, r1, r3
 8000628:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800062c:	bfc2      	ittt	gt
 800062e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000632:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000636:	bd70      	popgt	{r4, r5, r6, pc}
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f04f 0e00 	mov.w	lr, #0
 8000640:	3c01      	subs	r4, #1
 8000642:	f300 80ab 	bgt.w	800079c <__aeabi_dmul+0x238>
 8000646:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064a:	bfde      	ittt	le
 800064c:	2000      	movle	r0, #0
 800064e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000652:	bd70      	pople	{r4, r5, r6, pc}
 8000654:	f1c4 0400 	rsb	r4, r4, #0
 8000658:	3c20      	subs	r4, #32
 800065a:	da35      	bge.n	80006c8 <__aeabi_dmul+0x164>
 800065c:	340c      	adds	r4, #12
 800065e:	dc1b      	bgt.n	8000698 <__aeabi_dmul+0x134>
 8000660:	f104 0414 	add.w	r4, r4, #20
 8000664:	f1c4 0520 	rsb	r5, r4, #32
 8000668:	fa00 f305 	lsl.w	r3, r0, r5
 800066c:	fa20 f004 	lsr.w	r0, r0, r4
 8000670:	fa01 f205 	lsl.w	r2, r1, r5
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800067c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000680:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000684:	fa21 f604 	lsr.w	r6, r1, r4
 8000688:	eb42 0106 	adc.w	r1, r2, r6
 800068c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000690:	bf08      	it	eq
 8000692:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000696:	bd70      	pop	{r4, r5, r6, pc}
 8000698:	f1c4 040c 	rsb	r4, r4, #12
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f304 	lsl.w	r3, r0, r4
 80006a4:	fa20 f005 	lsr.w	r0, r0, r5
 80006a8:	fa01 f204 	lsl.w	r2, r1, r4
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	f141 0100 	adc.w	r1, r1, #0
 80006bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c0:	bf08      	it	eq
 80006c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c6:	bd70      	pop	{r4, r5, r6, pc}
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f205 	lsl.w	r2, r0, r5
 80006d0:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d4:	fa20 f304 	lsr.w	r3, r0, r4
 80006d8:	fa01 f205 	lsl.w	r2, r1, r5
 80006dc:	ea43 0302 	orr.w	r3, r3, r2
 80006e0:	fa21 f004 	lsr.w	r0, r1, r4
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	fa21 f204 	lsr.w	r2, r1, r4
 80006ec:	ea20 0002 	bic.w	r0, r0, r2
 80006f0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f8:	bf08      	it	eq
 80006fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fe:	bd70      	pop	{r4, r5, r6, pc}
 8000700:	f094 0f00 	teq	r4, #0
 8000704:	d10f      	bne.n	8000726 <__aeabi_dmul+0x1c2>
 8000706:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070a:	0040      	lsls	r0, r0, #1
 800070c:	eb41 0101 	adc.w	r1, r1, r1
 8000710:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000714:	bf08      	it	eq
 8000716:	3c01      	subeq	r4, #1
 8000718:	d0f7      	beq.n	800070a <__aeabi_dmul+0x1a6>
 800071a:	ea41 0106 	orr.w	r1, r1, r6
 800071e:	f095 0f00 	teq	r5, #0
 8000722:	bf18      	it	ne
 8000724:	4770      	bxne	lr
 8000726:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072a:	0052      	lsls	r2, r2, #1
 800072c:	eb43 0303 	adc.w	r3, r3, r3
 8000730:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000734:	bf08      	it	eq
 8000736:	3d01      	subeq	r5, #1
 8000738:	d0f7      	beq.n	800072a <__aeabi_dmul+0x1c6>
 800073a:	ea43 0306 	orr.w	r3, r3, r6
 800073e:	4770      	bx	lr
 8000740:	ea94 0f0c 	teq	r4, ip
 8000744:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000748:	bf18      	it	ne
 800074a:	ea95 0f0c 	teqne	r5, ip
 800074e:	d00c      	beq.n	800076a <__aeabi_dmul+0x206>
 8000750:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000754:	bf18      	it	ne
 8000756:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075a:	d1d1      	bne.n	8000700 <__aeabi_dmul+0x19c>
 800075c:	ea81 0103 	eor.w	r1, r1, r3
 8000760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000764:	f04f 0000 	mov.w	r0, #0
 8000768:	bd70      	pop	{r4, r5, r6, pc}
 800076a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800076e:	bf06      	itte	eq
 8000770:	4610      	moveq	r0, r2
 8000772:	4619      	moveq	r1, r3
 8000774:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000778:	d019      	beq.n	80007ae <__aeabi_dmul+0x24a>
 800077a:	ea94 0f0c 	teq	r4, ip
 800077e:	d102      	bne.n	8000786 <__aeabi_dmul+0x222>
 8000780:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000784:	d113      	bne.n	80007ae <__aeabi_dmul+0x24a>
 8000786:	ea95 0f0c 	teq	r5, ip
 800078a:	d105      	bne.n	8000798 <__aeabi_dmul+0x234>
 800078c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000790:	bf1c      	itt	ne
 8000792:	4610      	movne	r0, r2
 8000794:	4619      	movne	r1, r3
 8000796:	d10a      	bne.n	80007ae <__aeabi_dmul+0x24a>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007b6:	bd70      	pop	{r4, r5, r6, pc}

080007b8 <__aeabi_ddiv>:
 80007b8:	b570      	push	{r4, r5, r6, lr}
 80007ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007c6:	bf1d      	ittte	ne
 80007c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007cc:	ea94 0f0c 	teqne	r4, ip
 80007d0:	ea95 0f0c 	teqne	r5, ip
 80007d4:	f000 f8a7 	bleq	8000926 <__aeabi_ddiv+0x16e>
 80007d8:	eba4 0405 	sub.w	r4, r4, r5
 80007dc:	ea81 0e03 	eor.w	lr, r1, r3
 80007e0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e8:	f000 8088 	beq.w	80008fc <__aeabi_ddiv+0x144>
 80007ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007fc:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000800:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000804:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000808:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800080c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000810:	429d      	cmp	r5, r3
 8000812:	bf08      	it	eq
 8000814:	4296      	cmpeq	r6, r2
 8000816:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800081e:	d202      	bcs.n	8000826 <__aeabi_ddiv+0x6e>
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	1ab6      	subs	r6, r6, r2
 8000828:	eb65 0503 	sbc.w	r5, r5, r3
 800082c:	085b      	lsrs	r3, r3, #1
 800082e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000832:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000836:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083a:	ebb6 0e02 	subs.w	lr, r6, r2
 800083e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000842:	bf22      	ittt	cs
 8000844:	1ab6      	subcs	r6, r6, r2
 8000846:	4675      	movcs	r5, lr
 8000848:	ea40 000c 	orrcs.w	r0, r0, ip
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	ebb6 0e02 	subs.w	lr, r6, r2
 8000856:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085a:	bf22      	ittt	cs
 800085c:	1ab6      	subcs	r6, r6, r2
 800085e:	4675      	movcs	r5, lr
 8000860:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	ebb6 0e02 	subs.w	lr, r6, r2
 800086e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000872:	bf22      	ittt	cs
 8000874:	1ab6      	subcs	r6, r6, r2
 8000876:	4675      	movcs	r5, lr
 8000878:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800087c:	085b      	lsrs	r3, r3, #1
 800087e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000882:	ebb6 0e02 	subs.w	lr, r6, r2
 8000886:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088a:	bf22      	ittt	cs
 800088c:	1ab6      	subcs	r6, r6, r2
 800088e:	4675      	movcs	r5, lr
 8000890:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000894:	ea55 0e06 	orrs.w	lr, r5, r6
 8000898:	d018      	beq.n	80008cc <__aeabi_ddiv+0x114>
 800089a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800089e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008a6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008aa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ae:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008b6:	d1c0      	bne.n	800083a <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	d10b      	bne.n	80008d6 <__aeabi_ddiv+0x11e>
 80008be:	ea41 0100 	orr.w	r1, r1, r0
 80008c2:	f04f 0000 	mov.w	r0, #0
 80008c6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ca:	e7b6      	b.n	800083a <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	bf04      	itt	eq
 80008d2:	4301      	orreq	r1, r0
 80008d4:	2000      	moveq	r0, #0
 80008d6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008da:	bf88      	it	hi
 80008dc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e0:	f63f aeaf 	bhi.w	8000642 <__aeabi_dmul+0xde>
 80008e4:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e8:	bf04      	itt	eq
 80008ea:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f2:	f150 0000 	adcs.w	r0, r0, #0
 80008f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fa:	bd70      	pop	{r4, r5, r6, pc}
 80008fc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000900:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000904:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000908:	bfc2      	ittt	gt
 800090a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000912:	bd70      	popgt	{r4, r5, r6, pc}
 8000914:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000918:	f04f 0e00 	mov.w	lr, #0
 800091c:	3c01      	subs	r4, #1
 800091e:	e690      	b.n	8000642 <__aeabi_dmul+0xde>
 8000920:	ea45 0e06 	orr.w	lr, r5, r6
 8000924:	e68d      	b.n	8000642 <__aeabi_dmul+0xde>
 8000926:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092a:	ea94 0f0c 	teq	r4, ip
 800092e:	bf08      	it	eq
 8000930:	ea95 0f0c 	teqeq	r5, ip
 8000934:	f43f af3b 	beq.w	80007ae <__aeabi_dmul+0x24a>
 8000938:	ea94 0f0c 	teq	r4, ip
 800093c:	d10a      	bne.n	8000954 <__aeabi_ddiv+0x19c>
 800093e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000942:	f47f af34 	bne.w	80007ae <__aeabi_dmul+0x24a>
 8000946:	ea95 0f0c 	teq	r5, ip
 800094a:	f47f af25 	bne.w	8000798 <__aeabi_dmul+0x234>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e72c      	b.n	80007ae <__aeabi_dmul+0x24a>
 8000954:	ea95 0f0c 	teq	r5, ip
 8000958:	d106      	bne.n	8000968 <__aeabi_ddiv+0x1b0>
 800095a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800095e:	f43f aefd 	beq.w	800075c <__aeabi_dmul+0x1f8>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e722      	b.n	80007ae <__aeabi_dmul+0x24a>
 8000968:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800096c:	bf18      	it	ne
 800096e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000972:	f47f aec5 	bne.w	8000700 <__aeabi_dmul+0x19c>
 8000976:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097a:	f47f af0d 	bne.w	8000798 <__aeabi_dmul+0x234>
 800097e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000982:	f47f aeeb 	bne.w	800075c <__aeabi_dmul+0x1f8>
 8000986:	e712      	b.n	80007ae <__aeabi_dmul+0x24a>

08000988 <__gedf2>:
 8000988:	f04f 3cff 	mov.w	ip, #4294967295
 800098c:	e006      	b.n	800099c <__cmpdf2+0x4>
 800098e:	bf00      	nop

08000990 <__ledf2>:
 8000990:	f04f 0c01 	mov.w	ip, #1
 8000994:	e002      	b.n	800099c <__cmpdf2+0x4>
 8000996:	bf00      	nop

08000998 <__cmpdf2>:
 8000998:	f04f 0c01 	mov.w	ip, #1
 800099c:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ac:	bf18      	it	ne
 80009ae:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b2:	d01b      	beq.n	80009ec <__cmpdf2+0x54>
 80009b4:	b001      	add	sp, #4
 80009b6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ba:	bf0c      	ite	eq
 80009bc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c0:	ea91 0f03 	teqne	r1, r3
 80009c4:	bf02      	ittt	eq
 80009c6:	ea90 0f02 	teqeq	r0, r2
 80009ca:	2000      	moveq	r0, #0
 80009cc:	4770      	bxeq	lr
 80009ce:	f110 0f00 	cmn.w	r0, #0
 80009d2:	ea91 0f03 	teq	r1, r3
 80009d6:	bf58      	it	pl
 80009d8:	4299      	cmppl	r1, r3
 80009da:	bf08      	it	eq
 80009dc:	4290      	cmpeq	r0, r2
 80009de:	bf2c      	ite	cs
 80009e0:	17d8      	asrcs	r0, r3, #31
 80009e2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009e6:	f040 0001 	orr.w	r0, r0, #1
 80009ea:	4770      	bx	lr
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	d102      	bne.n	80009fc <__cmpdf2+0x64>
 80009f6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fa:	d107      	bne.n	8000a0c <__cmpdf2+0x74>
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d1d6      	bne.n	80009b4 <__cmpdf2+0x1c>
 8000a06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0a:	d0d3      	beq.n	80009b4 <__cmpdf2+0x1c>
 8000a0c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop

08000a14 <__aeabi_cdrcmple>:
 8000a14:	4684      	mov	ip, r0
 8000a16:	4610      	mov	r0, r2
 8000a18:	4662      	mov	r2, ip
 8000a1a:	468c      	mov	ip, r1
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4663      	mov	r3, ip
 8000a20:	e000      	b.n	8000a24 <__aeabi_cdcmpeq>
 8000a22:	bf00      	nop

08000a24 <__aeabi_cdcmpeq>:
 8000a24:	b501      	push	{r0, lr}
 8000a26:	f7ff ffb7 	bl	8000998 <__cmpdf2>
 8000a2a:	2800      	cmp	r0, #0
 8000a2c:	bf48      	it	mi
 8000a2e:	f110 0f00 	cmnmi.w	r0, #0
 8000a32:	bd01      	pop	{r0, pc}

08000a34 <__aeabi_dcmpeq>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff fff4 	bl	8000a24 <__aeabi_cdcmpeq>
 8000a3c:	bf0c      	ite	eq
 8000a3e:	2001      	moveq	r0, #1
 8000a40:	2000      	movne	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmplt>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffea 	bl	8000a24 <__aeabi_cdcmpeq>
 8000a50:	bf34      	ite	cc
 8000a52:	2001      	movcc	r0, #1
 8000a54:	2000      	movcs	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmple>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffe0 	bl	8000a24 <__aeabi_cdcmpeq>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpge>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffce 	bl	8000a14 <__aeabi_cdrcmple>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpgt>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffc4 	bl	8000a14 <__aeabi_cdrcmple>
 8000a8c:	bf34      	ite	cc
 8000a8e:	2001      	movcc	r0, #1
 8000a90:	2000      	movcs	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpun>:
 8000a98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d102      	bne.n	8000aa8 <__aeabi_dcmpun+0x10>
 8000aa2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa6:	d10a      	bne.n	8000abe <__aeabi_dcmpun+0x26>
 8000aa8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d102      	bne.n	8000ab8 <__aeabi_dcmpun+0x20>
 8000ab2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab6:	d102      	bne.n	8000abe <__aeabi_dcmpun+0x26>
 8000ab8:	f04f 0000 	mov.w	r0, #0
 8000abc:	4770      	bx	lr
 8000abe:	f04f 0001 	mov.w	r0, #1
 8000ac2:	4770      	bx	lr

08000ac4 <__aeabi_d2iz>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000acc:	d215      	bcs.n	8000afa <__aeabi_d2iz+0x36>
 8000ace:	d511      	bpl.n	8000af4 <__aeabi_d2iz+0x30>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d912      	bls.n	8000b00 <__aeabi_d2iz+0x3c>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aea:	fa23 f002 	lsr.w	r0, r3, r2
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d105      	bne.n	8000b0c <__aeabi_d2iz+0x48>
 8000b00:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b04:	bf08      	it	eq
 8000b06:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2f>:
 8000b14:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b18:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b1c:	bf24      	itt	cs
 8000b1e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b22:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b26:	d90d      	bls.n	8000b44 <__aeabi_d2f+0x30>
 8000b28:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b2c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b30:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b34:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b38:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b3c:	bf08      	it	eq
 8000b3e:	f020 0001 	biceq.w	r0, r0, #1
 8000b42:	4770      	bx	lr
 8000b44:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b48:	d121      	bne.n	8000b8e <__aeabi_d2f+0x7a>
 8000b4a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b4e:	bfbc      	itt	lt
 8000b50:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b54:	4770      	bxlt	lr
 8000b56:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b5a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b5e:	f1c2 0218 	rsb	r2, r2, #24
 8000b62:	f1c2 0c20 	rsb	ip, r2, #32
 8000b66:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b6a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b6e:	bf18      	it	ne
 8000b70:	f040 0001 	orrne.w	r0, r0, #1
 8000b74:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b78:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b7c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b80:	ea40 000c 	orr.w	r0, r0, ip
 8000b84:	fa23 f302 	lsr.w	r3, r3, r2
 8000b88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b8c:	e7cc      	b.n	8000b28 <__aeabi_d2f+0x14>
 8000b8e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b92:	d107      	bne.n	8000ba4 <__aeabi_d2f+0x90>
 8000b94:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b98:	bf1e      	ittt	ne
 8000b9a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b9e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ba2:	4770      	bxne	lr
 8000ba4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <__aeabi_uldivmod>:
 8000bb4:	b953      	cbnz	r3, 8000bcc <__aeabi_uldivmod+0x18>
 8000bb6:	b94a      	cbnz	r2, 8000bcc <__aeabi_uldivmod+0x18>
 8000bb8:	2900      	cmp	r1, #0
 8000bba:	bf08      	it	eq
 8000bbc:	2800      	cmpeq	r0, #0
 8000bbe:	bf1c      	itt	ne
 8000bc0:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc4:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc8:	f000 b974 	b.w	8000eb4 <__aeabi_idiv0>
 8000bcc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd4:	f000 f806 	bl	8000be4 <__udivmoddi4>
 8000bd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be0:	b004      	add	sp, #16
 8000be2:	4770      	bx	lr

08000be4 <__udivmoddi4>:
 8000be4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be8:	9d08      	ldr	r5, [sp, #32]
 8000bea:	4604      	mov	r4, r0
 8000bec:	468e      	mov	lr, r1
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d14d      	bne.n	8000c8e <__udivmoddi4+0xaa>
 8000bf2:	428a      	cmp	r2, r1
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	d969      	bls.n	8000ccc <__udivmoddi4+0xe8>
 8000bf8:	fab2 f282 	clz	r2, r2
 8000bfc:	b152      	cbz	r2, 8000c14 <__udivmoddi4+0x30>
 8000bfe:	fa01 f302 	lsl.w	r3, r1, r2
 8000c02:	f1c2 0120 	rsb	r1, r2, #32
 8000c06:	fa20 f101 	lsr.w	r1, r0, r1
 8000c0a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c0e:	ea41 0e03 	orr.w	lr, r1, r3
 8000c12:	4094      	lsls	r4, r2
 8000c14:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c18:	0c21      	lsrs	r1, r4, #16
 8000c1a:	fbbe f6f8 	udiv	r6, lr, r8
 8000c1e:	fa1f f78c 	uxth.w	r7, ip
 8000c22:	fb08 e316 	mls	r3, r8, r6, lr
 8000c26:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c2a:	fb06 f107 	mul.w	r1, r6, r7
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	d90a      	bls.n	8000c48 <__udivmoddi4+0x64>
 8000c32:	eb1c 0303 	adds.w	r3, ip, r3
 8000c36:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3a:	f080 811f 	bcs.w	8000e7c <__udivmoddi4+0x298>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 811c 	bls.w	8000e7c <__udivmoddi4+0x298>
 8000c44:	3e02      	subs	r6, #2
 8000c46:	4463      	add	r3, ip
 8000c48:	1a5b      	subs	r3, r3, r1
 8000c4a:	b2a4      	uxth	r4, r4
 8000c4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c50:	fb08 3310 	mls	r3, r8, r0, r3
 8000c54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c58:	fb00 f707 	mul.w	r7, r0, r7
 8000c5c:	42a7      	cmp	r7, r4
 8000c5e:	d90a      	bls.n	8000c76 <__udivmoddi4+0x92>
 8000c60:	eb1c 0404 	adds.w	r4, ip, r4
 8000c64:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c68:	f080 810a 	bcs.w	8000e80 <__udivmoddi4+0x29c>
 8000c6c:	42a7      	cmp	r7, r4
 8000c6e:	f240 8107 	bls.w	8000e80 <__udivmoddi4+0x29c>
 8000c72:	4464      	add	r4, ip
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7a:	1be4      	subs	r4, r4, r7
 8000c7c:	2600      	movs	r6, #0
 8000c7e:	b11d      	cbz	r5, 8000c88 <__udivmoddi4+0xa4>
 8000c80:	40d4      	lsrs	r4, r2
 8000c82:	2300      	movs	r3, #0
 8000c84:	e9c5 4300 	strd	r4, r3, [r5]
 8000c88:	4631      	mov	r1, r6
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0xc2>
 8000c92:	2d00      	cmp	r5, #0
 8000c94:	f000 80ef 	beq.w	8000e76 <__udivmoddi4+0x292>
 8000c98:	2600      	movs	r6, #0
 8000c9a:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9e:	4630      	mov	r0, r6
 8000ca0:	4631      	mov	r1, r6
 8000ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca6:	fab3 f683 	clz	r6, r3
 8000caa:	2e00      	cmp	r6, #0
 8000cac:	d14a      	bne.n	8000d44 <__udivmoddi4+0x160>
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d302      	bcc.n	8000cb8 <__udivmoddi4+0xd4>
 8000cb2:	4282      	cmp	r2, r0
 8000cb4:	f200 80f9 	bhi.w	8000eaa <__udivmoddi4+0x2c6>
 8000cb8:	1a84      	subs	r4, r0, r2
 8000cba:	eb61 0303 	sbc.w	r3, r1, r3
 8000cbe:	2001      	movs	r0, #1
 8000cc0:	469e      	mov	lr, r3
 8000cc2:	2d00      	cmp	r5, #0
 8000cc4:	d0e0      	beq.n	8000c88 <__udivmoddi4+0xa4>
 8000cc6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cca:	e7dd      	b.n	8000c88 <__udivmoddi4+0xa4>
 8000ccc:	b902      	cbnz	r2, 8000cd0 <__udivmoddi4+0xec>
 8000cce:	deff      	udf	#255	; 0xff
 8000cd0:	fab2 f282 	clz	r2, r2
 8000cd4:	2a00      	cmp	r2, #0
 8000cd6:	f040 8092 	bne.w	8000dfe <__udivmoddi4+0x21a>
 8000cda:	eba1 010c 	sub.w	r1, r1, ip
 8000cde:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce2:	fa1f fe8c 	uxth.w	lr, ip
 8000ce6:	2601      	movs	r6, #1
 8000ce8:	0c20      	lsrs	r0, r4, #16
 8000cea:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cee:	fb07 1113 	mls	r1, r7, r3, r1
 8000cf2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cf6:	fb0e f003 	mul.w	r0, lr, r3
 8000cfa:	4288      	cmp	r0, r1
 8000cfc:	d908      	bls.n	8000d10 <__udivmoddi4+0x12c>
 8000cfe:	eb1c 0101 	adds.w	r1, ip, r1
 8000d02:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d06:	d202      	bcs.n	8000d0e <__udivmoddi4+0x12a>
 8000d08:	4288      	cmp	r0, r1
 8000d0a:	f200 80cb 	bhi.w	8000ea4 <__udivmoddi4+0x2c0>
 8000d0e:	4643      	mov	r3, r8
 8000d10:	1a09      	subs	r1, r1, r0
 8000d12:	b2a4      	uxth	r4, r4
 8000d14:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d18:	fb07 1110 	mls	r1, r7, r0, r1
 8000d1c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d20:	fb0e fe00 	mul.w	lr, lr, r0
 8000d24:	45a6      	cmp	lr, r4
 8000d26:	d908      	bls.n	8000d3a <__udivmoddi4+0x156>
 8000d28:	eb1c 0404 	adds.w	r4, ip, r4
 8000d2c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d30:	d202      	bcs.n	8000d38 <__udivmoddi4+0x154>
 8000d32:	45a6      	cmp	lr, r4
 8000d34:	f200 80bb 	bhi.w	8000eae <__udivmoddi4+0x2ca>
 8000d38:	4608      	mov	r0, r1
 8000d3a:	eba4 040e 	sub.w	r4, r4, lr
 8000d3e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d42:	e79c      	b.n	8000c7e <__udivmoddi4+0x9a>
 8000d44:	f1c6 0720 	rsb	r7, r6, #32
 8000d48:	40b3      	lsls	r3, r6
 8000d4a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d4e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d52:	fa20 f407 	lsr.w	r4, r0, r7
 8000d56:	fa01 f306 	lsl.w	r3, r1, r6
 8000d5a:	431c      	orrs	r4, r3
 8000d5c:	40f9      	lsrs	r1, r7
 8000d5e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d62:	fa00 f306 	lsl.w	r3, r0, r6
 8000d66:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d6a:	0c20      	lsrs	r0, r4, #16
 8000d6c:	fa1f fe8c 	uxth.w	lr, ip
 8000d70:	fb09 1118 	mls	r1, r9, r8, r1
 8000d74:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d78:	fb08 f00e 	mul.w	r0, r8, lr
 8000d7c:	4288      	cmp	r0, r1
 8000d7e:	fa02 f206 	lsl.w	r2, r2, r6
 8000d82:	d90b      	bls.n	8000d9c <__udivmoddi4+0x1b8>
 8000d84:	eb1c 0101 	adds.w	r1, ip, r1
 8000d88:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d8c:	f080 8088 	bcs.w	8000ea0 <__udivmoddi4+0x2bc>
 8000d90:	4288      	cmp	r0, r1
 8000d92:	f240 8085 	bls.w	8000ea0 <__udivmoddi4+0x2bc>
 8000d96:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9a:	4461      	add	r1, ip
 8000d9c:	1a09      	subs	r1, r1, r0
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000da4:	fb09 1110 	mls	r1, r9, r0, r1
 8000da8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dac:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db0:	458e      	cmp	lr, r1
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x1e2>
 8000db4:	eb1c 0101 	adds.w	r1, ip, r1
 8000db8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dbc:	d26c      	bcs.n	8000e98 <__udivmoddi4+0x2b4>
 8000dbe:	458e      	cmp	lr, r1
 8000dc0:	d96a      	bls.n	8000e98 <__udivmoddi4+0x2b4>
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	4461      	add	r1, ip
 8000dc6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dca:	fba0 9402 	umull	r9, r4, r0, r2
 8000dce:	eba1 010e 	sub.w	r1, r1, lr
 8000dd2:	42a1      	cmp	r1, r4
 8000dd4:	46c8      	mov	r8, r9
 8000dd6:	46a6      	mov	lr, r4
 8000dd8:	d356      	bcc.n	8000e88 <__udivmoddi4+0x2a4>
 8000dda:	d053      	beq.n	8000e84 <__udivmoddi4+0x2a0>
 8000ddc:	b15d      	cbz	r5, 8000df6 <__udivmoddi4+0x212>
 8000dde:	ebb3 0208 	subs.w	r2, r3, r8
 8000de2:	eb61 010e 	sbc.w	r1, r1, lr
 8000de6:	fa01 f707 	lsl.w	r7, r1, r7
 8000dea:	fa22 f306 	lsr.w	r3, r2, r6
 8000dee:	40f1      	lsrs	r1, r6
 8000df0:	431f      	orrs	r7, r3
 8000df2:	e9c5 7100 	strd	r7, r1, [r5]
 8000df6:	2600      	movs	r6, #0
 8000df8:	4631      	mov	r1, r6
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	f1c2 0320 	rsb	r3, r2, #32
 8000e02:	40d8      	lsrs	r0, r3
 8000e04:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e08:	fa21 f303 	lsr.w	r3, r1, r3
 8000e0c:	4091      	lsls	r1, r2
 8000e0e:	4301      	orrs	r1, r0
 8000e10:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e14:	fa1f fe8c 	uxth.w	lr, ip
 8000e18:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e1c:	fb07 3610 	mls	r6, r7, r0, r3
 8000e20:	0c0b      	lsrs	r3, r1, #16
 8000e22:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e26:	fb00 f60e 	mul.w	r6, r0, lr
 8000e2a:	429e      	cmp	r6, r3
 8000e2c:	fa04 f402 	lsl.w	r4, r4, r2
 8000e30:	d908      	bls.n	8000e44 <__udivmoddi4+0x260>
 8000e32:	eb1c 0303 	adds.w	r3, ip, r3
 8000e36:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e3a:	d22f      	bcs.n	8000e9c <__udivmoddi4+0x2b8>
 8000e3c:	429e      	cmp	r6, r3
 8000e3e:	d92d      	bls.n	8000e9c <__udivmoddi4+0x2b8>
 8000e40:	3802      	subs	r0, #2
 8000e42:	4463      	add	r3, ip
 8000e44:	1b9b      	subs	r3, r3, r6
 8000e46:	b289      	uxth	r1, r1
 8000e48:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e4c:	fb07 3316 	mls	r3, r7, r6, r3
 8000e50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e54:	fb06 f30e 	mul.w	r3, r6, lr
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	d908      	bls.n	8000e6e <__udivmoddi4+0x28a>
 8000e5c:	eb1c 0101 	adds.w	r1, ip, r1
 8000e60:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e64:	d216      	bcs.n	8000e94 <__udivmoddi4+0x2b0>
 8000e66:	428b      	cmp	r3, r1
 8000e68:	d914      	bls.n	8000e94 <__udivmoddi4+0x2b0>
 8000e6a:	3e02      	subs	r6, #2
 8000e6c:	4461      	add	r1, ip
 8000e6e:	1ac9      	subs	r1, r1, r3
 8000e70:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e74:	e738      	b.n	8000ce8 <__udivmoddi4+0x104>
 8000e76:	462e      	mov	r6, r5
 8000e78:	4628      	mov	r0, r5
 8000e7a:	e705      	b.n	8000c88 <__udivmoddi4+0xa4>
 8000e7c:	4606      	mov	r6, r0
 8000e7e:	e6e3      	b.n	8000c48 <__udivmoddi4+0x64>
 8000e80:	4618      	mov	r0, r3
 8000e82:	e6f8      	b.n	8000c76 <__udivmoddi4+0x92>
 8000e84:	454b      	cmp	r3, r9
 8000e86:	d2a9      	bcs.n	8000ddc <__udivmoddi4+0x1f8>
 8000e88:	ebb9 0802 	subs.w	r8, r9, r2
 8000e8c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e90:	3801      	subs	r0, #1
 8000e92:	e7a3      	b.n	8000ddc <__udivmoddi4+0x1f8>
 8000e94:	4646      	mov	r6, r8
 8000e96:	e7ea      	b.n	8000e6e <__udivmoddi4+0x28a>
 8000e98:	4620      	mov	r0, r4
 8000e9a:	e794      	b.n	8000dc6 <__udivmoddi4+0x1e2>
 8000e9c:	4640      	mov	r0, r8
 8000e9e:	e7d1      	b.n	8000e44 <__udivmoddi4+0x260>
 8000ea0:	46d0      	mov	r8, sl
 8000ea2:	e77b      	b.n	8000d9c <__udivmoddi4+0x1b8>
 8000ea4:	3b02      	subs	r3, #2
 8000ea6:	4461      	add	r1, ip
 8000ea8:	e732      	b.n	8000d10 <__udivmoddi4+0x12c>
 8000eaa:	4630      	mov	r0, r6
 8000eac:	e709      	b.n	8000cc2 <__udivmoddi4+0xde>
 8000eae:	4464      	add	r4, ip
 8000eb0:	3802      	subs	r0, #2
 8000eb2:	e742      	b.n	8000d3a <__udivmoddi4+0x156>

08000eb4 <__aeabi_idiv0>:
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ebc:	f001 fdc0 	bl	8002a40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ec0:	f000 f832 	bl	8000f28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ec4:	f000 f9ee 	bl	80012a4 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000ec8:	f008 fc38 	bl	800973c <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 8000ecc:	f000 f896 	bl	8000ffc <MX_TIM1_Init>
  MX_TIM4_Init();
 8000ed0:	f000 f99a 	bl	8001208 <MX_TIM4_Init>
  MX_TIM3_Init();
 8000ed4:	f000 f94a 	bl	800116c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  // Store the frequency of PID loop
  PID_freq = HAL_RCC_GetSysClockFreq()/htim4.Init.Period;
 8000ed8:	f003 ff28 	bl	8004d2c <HAL_RCC_GetSysClockFreq>
 8000edc:	4602      	mov	r2, r0
 8000ede:	4b0e      	ldr	r3, [pc, #56]	; (8000f18 <main+0x60>)
 8000ee0:	68db      	ldr	r3, [r3, #12]
 8000ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ee6:	4a0d      	ldr	r2, [pc, #52]	; (8000f1c <main+0x64>)
 8000ee8:	6013      	str	r3, [r2, #0]

  HAL_TIM_Base_Start_IT(&htim4);
 8000eea:	480b      	ldr	r0, [pc, #44]	; (8000f18 <main+0x60>)
 8000eec:	f004 f840 	bl	8004f70 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim1);
 8000ef0:	480b      	ldr	r0, [pc, #44]	; (8000f20 <main+0x68>)
 8000ef2:	f004 f83d 	bl	8004f70 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8000ef6:	480b      	ldr	r0, [pc, #44]	; (8000f24 <main+0x6c>)
 8000ef8:	f004 f83a 	bl	8004f70 <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000efc:	2100      	movs	r1, #0
 8000efe:	4808      	ldr	r0, [pc, #32]	; (8000f20 <main+0x68>)
 8000f00:	f004 f8f2 	bl	80050e8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000f04:	2104      	movs	r1, #4
 8000f06:	4806      	ldr	r0, [pc, #24]	; (8000f20 <main+0x68>)
 8000f08:	f004 f8ee 	bl	80050e8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000f0c:	2108      	movs	r1, #8
 8000f0e:	4804      	ldr	r0, [pc, #16]	; (8000f20 <main+0x68>)
 8000f10:	f004 f8ea 	bl	80050e8 <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f14:	e7fe      	b.n	8000f14 <main+0x5c>
 8000f16:	bf00      	nop
 8000f18:	20000248 	.word	0x20000248
 8000f1c:	20000290 	.word	0x20000290
 8000f20:	200001b8 	.word	0x200001b8
 8000f24:	20000200 	.word	0x20000200

08000f28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b094      	sub	sp, #80	; 0x50
 8000f2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f2e:	f107 0320 	add.w	r3, r7, #32
 8000f32:	2230      	movs	r2, #48	; 0x30
 8000f34:	2100      	movs	r1, #0
 8000f36:	4618      	mov	r0, r3
 8000f38:	f009 f93a 	bl	800a1b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f3c:	f107 030c 	add.w	r3, r7, #12
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	605a      	str	r2, [r3, #4]
 8000f46:	609a      	str	r2, [r3, #8]
 8000f48:	60da      	str	r2, [r3, #12]
 8000f4a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	60bb      	str	r3, [r7, #8]
 8000f50:	4b28      	ldr	r3, [pc, #160]	; (8000ff4 <SystemClock_Config+0xcc>)
 8000f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f54:	4a27      	ldr	r2, [pc, #156]	; (8000ff4 <SystemClock_Config+0xcc>)
 8000f56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f5a:	6413      	str	r3, [r2, #64]	; 0x40
 8000f5c:	4b25      	ldr	r3, [pc, #148]	; (8000ff4 <SystemClock_Config+0xcc>)
 8000f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f64:	60bb      	str	r3, [r7, #8]
 8000f66:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f68:	2300      	movs	r3, #0
 8000f6a:	607b      	str	r3, [r7, #4]
 8000f6c:	4b22      	ldr	r3, [pc, #136]	; (8000ff8 <SystemClock_Config+0xd0>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f74:	4a20      	ldr	r2, [pc, #128]	; (8000ff8 <SystemClock_Config+0xd0>)
 8000f76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f7a:	6013      	str	r3, [r2, #0]
 8000f7c:	4b1e      	ldr	r3, [pc, #120]	; (8000ff8 <SystemClock_Config+0xd0>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f84:	607b      	str	r3, [r7, #4]
 8000f86:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f8c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f90:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f92:	2302      	movs	r3, #2
 8000f94:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f96:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f9a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000f9c:	2319      	movs	r3, #25
 8000f9e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000fa0:	23c0      	movs	r3, #192	; 0xc0
 8000fa2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000fa4:	2304      	movs	r3, #4
 8000fa6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000fa8:	2304      	movs	r3, #4
 8000faa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fac:	f107 0320 	add.w	r3, r7, #32
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f003 fb5d 	bl	8004670 <HAL_RCC_OscConfig>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000fbc:	f000 fcec 	bl	8001998 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fc0:	230f      	movs	r3, #15
 8000fc2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fcc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fd0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000fd6:	f107 030c 	add.w	r3, r7, #12
 8000fda:	2101      	movs	r1, #1
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f003 fdbf 	bl	8004b60 <HAL_RCC_ClockConfig>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000fe8:	f000 fcd6 	bl	8001998 <Error_Handler>
  }
}
 8000fec:	bf00      	nop
 8000fee:	3750      	adds	r7, #80	; 0x50
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	40023800 	.word	0x40023800
 8000ff8:	40007000 	.word	0x40007000

08000ffc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b096      	sub	sp, #88	; 0x58
 8001000:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001002:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001006:	2200      	movs	r2, #0
 8001008:	601a      	str	r2, [r3, #0]
 800100a:	605a      	str	r2, [r3, #4]
 800100c:	609a      	str	r2, [r3, #8]
 800100e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001010:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800101a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800101e:	2200      	movs	r2, #0
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	605a      	str	r2, [r3, #4]
 8001024:	609a      	str	r2, [r3, #8]
 8001026:	60da      	str	r2, [r3, #12]
 8001028:	611a      	str	r2, [r3, #16]
 800102a:	615a      	str	r2, [r3, #20]
 800102c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	2220      	movs	r2, #32
 8001032:	2100      	movs	r1, #0
 8001034:	4618      	mov	r0, r3
 8001036:	f009 f8bb 	bl	800a1b0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800103a:	4b4a      	ldr	r3, [pc, #296]	; (8001164 <MX_TIM1_Init+0x168>)
 800103c:	4a4a      	ldr	r2, [pc, #296]	; (8001168 <MX_TIM1_Init+0x16c>)
 800103e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001040:	4b48      	ldr	r3, [pc, #288]	; (8001164 <MX_TIM1_Init+0x168>)
 8001042:	2200      	movs	r2, #0
 8001044:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001046:	4b47      	ldr	r3, [pc, #284]	; (8001164 <MX_TIM1_Init+0x168>)
 8001048:	2200      	movs	r2, #0
 800104a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 959;
 800104c:	4b45      	ldr	r3, [pc, #276]	; (8001164 <MX_TIM1_Init+0x168>)
 800104e:	f240 32bf 	movw	r2, #959	; 0x3bf
 8001052:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001054:	4b43      	ldr	r3, [pc, #268]	; (8001164 <MX_TIM1_Init+0x168>)
 8001056:	2200      	movs	r2, #0
 8001058:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800105a:	4b42      	ldr	r3, [pc, #264]	; (8001164 <MX_TIM1_Init+0x168>)
 800105c:	2200      	movs	r2, #0
 800105e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001060:	4b40      	ldr	r3, [pc, #256]	; (8001164 <MX_TIM1_Init+0x168>)
 8001062:	2280      	movs	r2, #128	; 0x80
 8001064:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001066:	483f      	ldr	r0, [pc, #252]	; (8001164 <MX_TIM1_Init+0x168>)
 8001068:	f003 ff32 	bl	8004ed0 <HAL_TIM_Base_Init>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001072:	f000 fc91 	bl	8001998 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001076:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800107a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800107c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001080:	4619      	mov	r1, r3
 8001082:	4838      	ldr	r0, [pc, #224]	; (8001164 <MX_TIM1_Init+0x168>)
 8001084:	f004 faaa 	bl	80055dc <HAL_TIM_ConfigClockSource>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800108e:	f000 fc83 	bl	8001998 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001092:	4834      	ldr	r0, [pc, #208]	; (8001164 <MX_TIM1_Init+0x168>)
 8001094:	f003 ffce 	bl	8005034 <HAL_TIM_PWM_Init>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800109e:	f000 fc7b 	bl	8001998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010a2:	2300      	movs	r3, #0
 80010a4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010a6:	2300      	movs	r3, #0
 80010a8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010aa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80010ae:	4619      	mov	r1, r3
 80010b0:	482c      	ldr	r0, [pc, #176]	; (8001164 <MX_TIM1_Init+0x168>)
 80010b2:	f004 fe59 	bl	8005d68 <HAL_TIMEx_MasterConfigSynchronization>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80010bc:	f000 fc6c 	bl	8001998 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010c0:	2360      	movs	r3, #96	; 0x60
 80010c2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80010c4:	2300      	movs	r3, #0
 80010c6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010c8:	2300      	movs	r3, #0
 80010ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010cc:	2300      	movs	r3, #0
 80010ce:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010d0:	2300      	movs	r3, #0
 80010d2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010d4:	2300      	movs	r3, #0
 80010d6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010d8:	2300      	movs	r3, #0
 80010da:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010e0:	2200      	movs	r2, #0
 80010e2:	4619      	mov	r1, r3
 80010e4:	481f      	ldr	r0, [pc, #124]	; (8001164 <MX_TIM1_Init+0x168>)
 80010e6:	f004 f9b7 	bl	8005458 <HAL_TIM_PWM_ConfigChannel>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80010f0:	f000 fc52 	bl	8001998 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010f8:	2204      	movs	r2, #4
 80010fa:	4619      	mov	r1, r3
 80010fc:	4819      	ldr	r0, [pc, #100]	; (8001164 <MX_TIM1_Init+0x168>)
 80010fe:	f004 f9ab 	bl	8005458 <HAL_TIM_PWM_ConfigChannel>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001108:	f000 fc46 	bl	8001998 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800110c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001110:	2208      	movs	r2, #8
 8001112:	4619      	mov	r1, r3
 8001114:	4813      	ldr	r0, [pc, #76]	; (8001164 <MX_TIM1_Init+0x168>)
 8001116:	f004 f99f 	bl	8005458 <HAL_TIM_PWM_ConfigChannel>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001120:	f000 fc3a 	bl	8001998 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001124:	2300      	movs	r3, #0
 8001126:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001128:	2300      	movs	r3, #0
 800112a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800112c:	2300      	movs	r3, #0
 800112e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001130:	2300      	movs	r3, #0
 8001132:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001134:	2300      	movs	r3, #0
 8001136:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001138:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800113c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800113e:	2300      	movs	r3, #0
 8001140:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001142:	1d3b      	adds	r3, r7, #4
 8001144:	4619      	mov	r1, r3
 8001146:	4807      	ldr	r0, [pc, #28]	; (8001164 <MX_TIM1_Init+0x168>)
 8001148:	f004 fe7c 	bl	8005e44 <HAL_TIMEx_ConfigBreakDeadTime>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8001152:	f000 fc21 	bl	8001998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001156:	4803      	ldr	r0, [pc, #12]	; (8001164 <MX_TIM1_Init+0x168>)
 8001158:	f000 fcb6 	bl	8001ac8 <HAL_TIM_MspPostInit>

}
 800115c:	bf00      	nop
 800115e:	3758      	adds	r7, #88	; 0x58
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	200001b8 	.word	0x200001b8
 8001168:	40010000 	.word	0x40010000

0800116c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b086      	sub	sp, #24
 8001170:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001172:	f107 0308 	add.w	r3, r7, #8
 8001176:	2200      	movs	r2, #0
 8001178:	601a      	str	r2, [r3, #0]
 800117a:	605a      	str	r2, [r3, #4]
 800117c:	609a      	str	r2, [r3, #8]
 800117e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001180:	463b      	mov	r3, r7
 8001182:	2200      	movs	r2, #0
 8001184:	601a      	str	r2, [r3, #0]
 8001186:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001188:	4b1d      	ldr	r3, [pc, #116]	; (8001200 <MX_TIM3_Init+0x94>)
 800118a:	4a1e      	ldr	r2, [pc, #120]	; (8001204 <MX_TIM3_Init+0x98>)
 800118c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 200;
 800118e:	4b1c      	ldr	r3, [pc, #112]	; (8001200 <MX_TIM3_Init+0x94>)
 8001190:	22c8      	movs	r2, #200	; 0xc8
 8001192:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001194:	4b1a      	ldr	r3, [pc, #104]	; (8001200 <MX_TIM3_Init+0x94>)
 8001196:	2200      	movs	r2, #0
 8001198:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 47999;
 800119a:	4b19      	ldr	r3, [pc, #100]	; (8001200 <MX_TIM3_Init+0x94>)
 800119c:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 80011a0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011a2:	4b17      	ldr	r3, [pc, #92]	; (8001200 <MX_TIM3_Init+0x94>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80011a8:	4b15      	ldr	r3, [pc, #84]	; (8001200 <MX_TIM3_Init+0x94>)
 80011aa:	2280      	movs	r2, #128	; 0x80
 80011ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80011ae:	4814      	ldr	r0, [pc, #80]	; (8001200 <MX_TIM3_Init+0x94>)
 80011b0:	f003 fe8e 	bl	8004ed0 <HAL_TIM_Base_Init>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80011ba:	f000 fbed 	bl	8001998 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80011c4:	f107 0308 	add.w	r3, r7, #8
 80011c8:	4619      	mov	r1, r3
 80011ca:	480d      	ldr	r0, [pc, #52]	; (8001200 <MX_TIM3_Init+0x94>)
 80011cc:	f004 fa06 	bl	80055dc <HAL_TIM_ConfigClockSource>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80011d6:	f000 fbdf 	bl	8001998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011da:	2300      	movs	r3, #0
 80011dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011de:	2300      	movs	r3, #0
 80011e0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80011e2:	463b      	mov	r3, r7
 80011e4:	4619      	mov	r1, r3
 80011e6:	4806      	ldr	r0, [pc, #24]	; (8001200 <MX_TIM3_Init+0x94>)
 80011e8:	f004 fdbe 	bl	8005d68 <HAL_TIMEx_MasterConfigSynchronization>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80011f2:	f000 fbd1 	bl	8001998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80011f6:	bf00      	nop
 80011f8:	3718      	adds	r7, #24
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	20000200 	.word	0x20000200
 8001204:	40000400 	.word	0x40000400

08001208 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b086      	sub	sp, #24
 800120c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800120e:	f107 0308 	add.w	r3, r7, #8
 8001212:	2200      	movs	r2, #0
 8001214:	601a      	str	r2, [r3, #0]
 8001216:	605a      	str	r2, [r3, #4]
 8001218:	609a      	str	r2, [r3, #8]
 800121a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800121c:	463b      	mov	r3, r7
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
 8001222:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001224:	4b1d      	ldr	r3, [pc, #116]	; (800129c <MX_TIM4_Init+0x94>)
 8001226:	4a1e      	ldr	r2, [pc, #120]	; (80012a0 <MX_TIM4_Init+0x98>)
 8001228:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800122a:	4b1c      	ldr	r3, [pc, #112]	; (800129c <MX_TIM4_Init+0x94>)
 800122c:	2200      	movs	r2, #0
 800122e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001230:	4b1a      	ldr	r3, [pc, #104]	; (800129c <MX_TIM4_Init+0x94>)
 8001232:	2200      	movs	r2, #0
 8001234:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 48000;
 8001236:	4b19      	ldr	r3, [pc, #100]	; (800129c <MX_TIM4_Init+0x94>)
 8001238:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800123c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800123e:	4b17      	ldr	r3, [pc, #92]	; (800129c <MX_TIM4_Init+0x94>)
 8001240:	2200      	movs	r2, #0
 8001242:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001244:	4b15      	ldr	r3, [pc, #84]	; (800129c <MX_TIM4_Init+0x94>)
 8001246:	2280      	movs	r2, #128	; 0x80
 8001248:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800124a:	4814      	ldr	r0, [pc, #80]	; (800129c <MX_TIM4_Init+0x94>)
 800124c:	f003 fe40 	bl	8004ed0 <HAL_TIM_Base_Init>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001256:	f000 fb9f 	bl	8001998 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800125a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800125e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001260:	f107 0308 	add.w	r3, r7, #8
 8001264:	4619      	mov	r1, r3
 8001266:	480d      	ldr	r0, [pc, #52]	; (800129c <MX_TIM4_Init+0x94>)
 8001268:	f004 f9b8 	bl	80055dc <HAL_TIM_ConfigClockSource>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001272:	f000 fb91 	bl	8001998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001276:	2300      	movs	r3, #0
 8001278:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800127a:	2300      	movs	r3, #0
 800127c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800127e:	463b      	mov	r3, r7
 8001280:	4619      	mov	r1, r3
 8001282:	4806      	ldr	r0, [pc, #24]	; (800129c <MX_TIM4_Init+0x94>)
 8001284:	f004 fd70 	bl	8005d68 <HAL_TIMEx_MasterConfigSynchronization>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800128e:	f000 fb83 	bl	8001998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001292:	bf00      	nop
 8001294:	3718      	adds	r7, #24
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	20000248 	.word	0x20000248
 80012a0:	40000800 	.word	0x40000800

080012a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b08a      	sub	sp, #40	; 0x28
 80012a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012aa:	f107 0314 	add.w	r3, r7, #20
 80012ae:	2200      	movs	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]
 80012b2:	605a      	str	r2, [r3, #4]
 80012b4:	609a      	str	r2, [r3, #8]
 80012b6:	60da      	str	r2, [r3, #12]
 80012b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	613b      	str	r3, [r7, #16]
 80012be:	4b4a      	ldr	r3, [pc, #296]	; (80013e8 <MX_GPIO_Init+0x144>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	4a49      	ldr	r2, [pc, #292]	; (80013e8 <MX_GPIO_Init+0x144>)
 80012c4:	f043 0304 	orr.w	r3, r3, #4
 80012c8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ca:	4b47      	ldr	r3, [pc, #284]	; (80013e8 <MX_GPIO_Init+0x144>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ce:	f003 0304 	and.w	r3, r3, #4
 80012d2:	613b      	str	r3, [r7, #16]
 80012d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012d6:	2300      	movs	r3, #0
 80012d8:	60fb      	str	r3, [r7, #12]
 80012da:	4b43      	ldr	r3, [pc, #268]	; (80013e8 <MX_GPIO_Init+0x144>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	4a42      	ldr	r2, [pc, #264]	; (80013e8 <MX_GPIO_Init+0x144>)
 80012e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012e4:	6313      	str	r3, [r2, #48]	; 0x30
 80012e6:	4b40      	ldr	r3, [pc, #256]	; (80013e8 <MX_GPIO_Init+0x144>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012ee:	60fb      	str	r3, [r7, #12]
 80012f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012f2:	2300      	movs	r3, #0
 80012f4:	60bb      	str	r3, [r7, #8]
 80012f6:	4b3c      	ldr	r3, [pc, #240]	; (80013e8 <MX_GPIO_Init+0x144>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fa:	4a3b      	ldr	r2, [pc, #236]	; (80013e8 <MX_GPIO_Init+0x144>)
 80012fc:	f043 0301 	orr.w	r3, r3, #1
 8001300:	6313      	str	r3, [r2, #48]	; 0x30
 8001302:	4b39      	ldr	r3, [pc, #228]	; (80013e8 <MX_GPIO_Init+0x144>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001306:	f003 0301 	and.w	r3, r3, #1
 800130a:	60bb      	str	r3, [r7, #8]
 800130c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	607b      	str	r3, [r7, #4]
 8001312:	4b35      	ldr	r3, [pc, #212]	; (80013e8 <MX_GPIO_Init+0x144>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001316:	4a34      	ldr	r2, [pc, #208]	; (80013e8 <MX_GPIO_Init+0x144>)
 8001318:	f043 0302 	orr.w	r3, r3, #2
 800131c:	6313      	str	r3, [r2, #48]	; 0x30
 800131e:	4b32      	ldr	r3, [pc, #200]	; (80013e8 <MX_GPIO_Init+0x144>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	607b      	str	r3, [r7, #4]
 8001328:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, GPIO_PIN_RESET);
 800132a:	2200      	movs	r2, #0
 800132c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001330:	482e      	ldr	r0, [pc, #184]	; (80013ec <MX_GPIO_Init+0x148>)
 8001332:	f001 fec9 	bl	80030c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN1_A_Pin|IN1_B_Pin|IN2_A_Pin|IN2_B_Pin
 8001336:	2200      	movs	r2, #0
 8001338:	f44f 71fc 	mov.w	r1, #504	; 0x1f8
 800133c:	482c      	ldr	r0, [pc, #176]	; (80013f0 <MX_GPIO_Init+0x14c>)
 800133e:	f001 fec3 	bl	80030c8 <HAL_GPIO_WritePin>
                          |IN3_A_Pin|IN3_B_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : ERROR_LED_Pin */
  GPIO_InitStruct.Pin = ERROR_LED_Pin;
 8001342:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001346:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001348:	2301      	movs	r3, #1
 800134a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134c:	2300      	movs	r3, #0
 800134e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001350:	2300      	movs	r3, #0
 8001352:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ERROR_LED_GPIO_Port, &GPIO_InitStruct);
 8001354:	f107 0314 	add.w	r3, r7, #20
 8001358:	4619      	mov	r1, r3
 800135a:	4824      	ldr	r0, [pc, #144]	; (80013ec <MX_GPIO_Init+0x148>)
 800135c:	f001 fd18 	bl	8002d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC1_A_Pin ENC2_A_Pin ENC3_A_Pin */
  GPIO_InitStruct.Pin = ENC1_A_Pin|ENC2_A_Pin|ENC3_A_Pin;
 8001360:	2315      	movs	r3, #21
 8001362:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001364:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001368:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136a:	2300      	movs	r3, #0
 800136c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800136e:	f107 0314 	add.w	r3, r7, #20
 8001372:	4619      	mov	r1, r3
 8001374:	481f      	ldr	r0, [pc, #124]	; (80013f4 <MX_GPIO_Init+0x150>)
 8001376:	f001 fd0b 	bl	8002d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC1_B_Pin ENC2_B_Pin ENC3_B_Pin */
  GPIO_InitStruct.Pin = ENC1_B_Pin|ENC2_B_Pin|ENC3_B_Pin;
 800137a:	232a      	movs	r3, #42	; 0x2a
 800137c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800137e:	2300      	movs	r3, #0
 8001380:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001382:	2300      	movs	r3, #0
 8001384:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001386:	f107 0314 	add.w	r3, r7, #20
 800138a:	4619      	mov	r1, r3
 800138c:	4819      	ldr	r0, [pc, #100]	; (80013f4 <MX_GPIO_Init+0x150>)
 800138e:	f001 fcff 	bl	8002d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN1_A_Pin IN1_B_Pin IN2_A_Pin IN2_B_Pin
                           IN3_A_Pin IN3_B_Pin */
  GPIO_InitStruct.Pin = IN1_A_Pin|IN1_B_Pin|IN2_A_Pin|IN2_B_Pin
 8001392:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8001396:	617b      	str	r3, [r7, #20]
                          |IN3_A_Pin|IN3_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001398:	2301      	movs	r3, #1
 800139a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139c:	2300      	movs	r3, #0
 800139e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a0:	2300      	movs	r3, #0
 80013a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a4:	f107 0314 	add.w	r3, r7, #20
 80013a8:	4619      	mov	r1, r3
 80013aa:	4811      	ldr	r0, [pc, #68]	; (80013f0 <MX_GPIO_Init+0x14c>)
 80013ac:	f001 fcf0 	bl	8002d90 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80013b0:	2200      	movs	r2, #0
 80013b2:	2100      	movs	r1, #0
 80013b4:	2006      	movs	r0, #6
 80013b6:	f001 fcb4 	bl	8002d22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80013ba:	2006      	movs	r0, #6
 80013bc:	f001 fccd 	bl	8002d5a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80013c0:	2200      	movs	r2, #0
 80013c2:	2100      	movs	r1, #0
 80013c4:	2008      	movs	r0, #8
 80013c6:	f001 fcac 	bl	8002d22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80013ca:	2008      	movs	r0, #8
 80013cc:	f001 fcc5 	bl	8002d5a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80013d0:	2200      	movs	r2, #0
 80013d2:	2100      	movs	r1, #0
 80013d4:	200a      	movs	r0, #10
 80013d6:	f001 fca4 	bl	8002d22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80013da:	200a      	movs	r0, #10
 80013dc:	f001 fcbd 	bl	8002d5a <HAL_NVIC_EnableIRQ>

}
 80013e0:	bf00      	nop
 80013e2:	3728      	adds	r7, #40	; 0x28
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	40023800 	.word	0x40023800
 80013ec:	40020800 	.word	0x40020800
 80013f0:	40020400 	.word	0x40020400
 80013f4:	40020000 	.word	0x40020000

080013f8 <inverse_kinematics>:

/* USER CODE BEGIN 4 */
void inverse_kinematics(float X_ref_temp){
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	ed87 0a01 	vstr	s0, [r7, #4]

	// Determine the two angles and one length
	d_outer_ref = sqrt(X_ref_temp*X_ref_temp + 20*X_ref_temp + 1864);        // in cm
 8001402:	edd7 7a01 	vldr	s15, [r7, #4]
 8001406:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800140a:	edd7 7a01 	vldr	s15, [r7, #4]
 800140e:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8001412:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001416:	ee77 7a27 	vadd.f32	s15, s14, s15
 800141a:	ed9f 7aab 	vldr	s14, [pc, #684]	; 80016c8 <inverse_kinematics+0x2d0>
 800141e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001422:	ee17 0a90 	vmov	r0, s15
 8001426:	f7ff f845 	bl	80004b4 <__aeabi_f2d>
 800142a:	4602      	mov	r2, r0
 800142c:	460b      	mov	r3, r1
 800142e:	ec43 2b10 	vmov	d0, r2, r3
 8001432:	f009 f951 	bl	800a6d8 <sqrt>
 8001436:	ec53 2b10 	vmov	r2, r3, d0
 800143a:	4610      	mov	r0, r2
 800143c:	4619      	mov	r1, r3
 800143e:	f7ff fb69 	bl	8000b14 <__aeabi_d2f>
 8001442:	4603      	mov	r3, r0
 8001444:	4aa1      	ldr	r2, [pc, #644]	; (80016cc <inverse_kinematics+0x2d4>)
 8001446:	6013      	str	r3, [r2, #0]
	theta_1_ref = 2*atan( (d_outer_ref + 42)/(X_ref_temp + 10) );  // in radians
 8001448:	4ba0      	ldr	r3, [pc, #640]	; (80016cc <inverse_kinematics+0x2d4>)
 800144a:	edd3 7a00 	vldr	s15, [r3]
 800144e:	ed9f 7aa0 	vldr	s14, [pc, #640]	; 80016d0 <inverse_kinematics+0x2d8>
 8001452:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001456:	edd7 7a01 	vldr	s15, [r7, #4]
 800145a:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800145e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001462:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001466:	ee16 0a90 	vmov	r0, s13
 800146a:	f7ff f823 	bl	80004b4 <__aeabi_f2d>
 800146e:	4602      	mov	r2, r0
 8001470:	460b      	mov	r3, r1
 8001472:	ec43 2b10 	vmov	d0, r2, r3
 8001476:	f008 fea3 	bl	800a1c0 <atan>
 800147a:	ec51 0b10 	vmov	r0, r1, d0
 800147e:	4602      	mov	r2, r0
 8001480:	460b      	mov	r3, r1
 8001482:	f7fe feb9 	bl	80001f8 <__adddf3>
 8001486:	4602      	mov	r2, r0
 8001488:	460b      	mov	r3, r1
 800148a:	4610      	mov	r0, r2
 800148c:	4619      	mov	r1, r3
 800148e:	f7ff fb41 	bl	8000b14 <__aeabi_d2f>
 8001492:	4603      	mov	r3, r0
 8001494:	4a8f      	ldr	r2, [pc, #572]	; (80016d4 <inverse_kinematics+0x2dc>)
 8001496:	6013      	str	r3, [r2, #0]
	// theta_3_ref = M_PI + theta_1_ref;                      // in radians -- NOT REQUIRED

	// Apply the cos theorem
	d_middle_ref = inverse_cos_theorem(D_LOWER_TO_MAIN_POLE, L_LOWER_POLE, (theta_1_ref - M_PI_2));
 8001498:	4b8e      	ldr	r3, [pc, #568]	; (80016d4 <inverse_kinematics+0x2dc>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff f809 	bl	80004b4 <__aeabi_f2d>
 80014a2:	a37f      	add	r3, pc, #508	; (adr r3, 80016a0 <inverse_kinematics+0x2a8>)
 80014a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014a8:	f7fe fea4 	bl	80001f4 <__aeabi_dsub>
 80014ac:	4602      	mov	r2, r0
 80014ae:	460b      	mov	r3, r1
 80014b0:	4610      	mov	r0, r2
 80014b2:	4619      	mov	r1, r3
 80014b4:	f7ff fb2e 	bl	8000b14 <__aeabi_d2f>
 80014b8:	4603      	mov	r3, r0
 80014ba:	ee01 3a10 	vmov	s2, r3
 80014be:	eddf 0a86 	vldr	s1, [pc, #536]	; 80016d8 <inverse_kinematics+0x2e0>
 80014c2:	ed9f 0a86 	vldr	s0, [pc, #536]	; 80016dc <inverse_kinematics+0x2e4>
 80014c6:	f000 f9a1 	bl	800180c <inverse_cos_theorem>
 80014ca:	eef0 7a40 	vmov.f32	s15, s0
 80014ce:	4b84      	ldr	r3, [pc, #528]	; (80016e0 <inverse_kinematics+0x2e8>)
 80014d0:	edc3 7a00 	vstr	s15, [r3]
	d_inner_ref = inverse_cos_theorem(D_HIGHER_TO_MAIN_POLE, L_HIGHER_POLE, (theta_1_ref - M_PI_2));
 80014d4:	4b7f      	ldr	r3, [pc, #508]	; (80016d4 <inverse_kinematics+0x2dc>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4618      	mov	r0, r3
 80014da:	f7fe ffeb 	bl	80004b4 <__aeabi_f2d>
 80014de:	a370      	add	r3, pc, #448	; (adr r3, 80016a0 <inverse_kinematics+0x2a8>)
 80014e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e4:	f7fe fe86 	bl	80001f4 <__aeabi_dsub>
 80014e8:	4602      	mov	r2, r0
 80014ea:	460b      	mov	r3, r1
 80014ec:	4610      	mov	r0, r2
 80014ee:	4619      	mov	r1, r3
 80014f0:	f7ff fb10 	bl	8000b14 <__aeabi_d2f>
 80014f4:	4603      	mov	r3, r0
 80014f6:	ee01 3a10 	vmov	s2, r3
 80014fa:	eef3 0a0c 	vmov.f32	s1, #60	; 0x41e00000  28.0
 80014fe:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 8001502:	f000 f983 	bl	800180c <inverse_cos_theorem>
 8001506:	eef0 7a40 	vmov.f32	s15, s0
 800150a:	4b76      	ldr	r3, [pc, #472]	; (80016e4 <inverse_kinematics+0x2ec>)
 800150c:	edc3 7a00 	vstr	s15, [r3]

	d_inner_ref = d_outer_ref - d_inner_ref;
 8001510:	4b6e      	ldr	r3, [pc, #440]	; (80016cc <inverse_kinematics+0x2d4>)
 8001512:	ed93 7a00 	vldr	s14, [r3]
 8001516:	4b73      	ldr	r3, [pc, #460]	; (80016e4 <inverse_kinematics+0x2ec>)
 8001518:	edd3 7a00 	vldr	s15, [r3]
 800151c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001520:	4b70      	ldr	r3, [pc, #448]	; (80016e4 <inverse_kinematics+0x2ec>)
 8001522:	edc3 7a00 	vstr	s15, [r3]

	// Determine motor position reference values (everything in cm)
	mot_inner_set_pos_cm = d_inner_ref - D_INNER_OFFSET;
 8001526:	4b6f      	ldr	r3, [pc, #444]	; (80016e4 <inverse_kinematics+0x2ec>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4618      	mov	r0, r3
 800152c:	f7fe ffc2 	bl	80004b4 <__aeabi_f2d>
 8001530:	a35d      	add	r3, pc, #372	; (adr r3, 80016a8 <inverse_kinematics+0x2b0>)
 8001532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001536:	f7fe fe5d 	bl	80001f4 <__aeabi_dsub>
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	4610      	mov	r0, r2
 8001540:	4619      	mov	r1, r3
 8001542:	f7ff fae7 	bl	8000b14 <__aeabi_d2f>
 8001546:	4603      	mov	r3, r0
 8001548:	4a67      	ldr	r2, [pc, #412]	; (80016e8 <inverse_kinematics+0x2f0>)
 800154a:	6013      	str	r3, [r2, #0]
	mot_middle_set_pos_cm = d_middle_ref - D_MIDDLE_OFFSET;
 800154c:	4b64      	ldr	r3, [pc, #400]	; (80016e0 <inverse_kinematics+0x2e8>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4618      	mov	r0, r3
 8001552:	f7fe ffaf 	bl	80004b4 <__aeabi_f2d>
 8001556:	a356      	add	r3, pc, #344	; (adr r3, 80016b0 <inverse_kinematics+0x2b8>)
 8001558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800155c:	f7fe fe4a 	bl	80001f4 <__aeabi_dsub>
 8001560:	4602      	mov	r2, r0
 8001562:	460b      	mov	r3, r1
 8001564:	4610      	mov	r0, r2
 8001566:	4619      	mov	r1, r3
 8001568:	f7ff fad4 	bl	8000b14 <__aeabi_d2f>
 800156c:	4603      	mov	r3, r0
 800156e:	4a5f      	ldr	r2, [pc, #380]	; (80016ec <inverse_kinematics+0x2f4>)
 8001570:	6013      	str	r3, [r2, #0]
	mot_outer_set_pos_cm = d_outer_ref - D_OUTER_OFFSET;
 8001572:	4b56      	ldr	r3, [pc, #344]	; (80016cc <inverse_kinematics+0x2d4>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4618      	mov	r0, r3
 8001578:	f7fe ff9c 	bl	80004b4 <__aeabi_f2d>
 800157c:	a34e      	add	r3, pc, #312	; (adr r3, 80016b8 <inverse_kinematics+0x2c0>)
 800157e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001582:	f7fe fe37 	bl	80001f4 <__aeabi_dsub>
 8001586:	4602      	mov	r2, r0
 8001588:	460b      	mov	r3, r1
 800158a:	4610      	mov	r0, r2
 800158c:	4619      	mov	r1, r3
 800158e:	f7ff fac1 	bl	8000b14 <__aeabi_d2f>
 8001592:	4603      	mov	r3, r0
 8001594:	4a56      	ldr	r2, [pc, #344]	; (80016f0 <inverse_kinematics+0x2f8>)
 8001596:	6013      	str	r3, [r2, #0]

	if ((mot_inner_set_pos_cm > INNER_SET_LIMIT_MAX) || (mot_inner_set_pos_cm < INNER_SET_LIMIT_MIN)) error_code ='r';
 8001598:	4b53      	ldr	r3, [pc, #332]	; (80016e8 <inverse_kinematics+0x2f0>)
 800159a:	edd3 7a00 	vldr	s15, [r3]
 800159e:	ed9f 7a55 	vldr	s14, [pc, #340]	; 80016f4 <inverse_kinematics+0x2fc>
 80015a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015aa:	dc09      	bgt.n	80015c0 <inverse_kinematics+0x1c8>
 80015ac:	4b4e      	ldr	r3, [pc, #312]	; (80016e8 <inverse_kinematics+0x2f0>)
 80015ae:	edd3 7a00 	vldr	s15, [r3]
 80015b2:	ed9f 7a51 	vldr	s14, [pc, #324]	; 80016f8 <inverse_kinematics+0x300>
 80015b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015be:	d503      	bpl.n	80015c8 <inverse_kinematics+0x1d0>
 80015c0:	4b4e      	ldr	r3, [pc, #312]	; (80016fc <inverse_kinematics+0x304>)
 80015c2:	2272      	movs	r2, #114	; 0x72
 80015c4:	701a      	strb	r2, [r3, #0]
 80015c6:	e002      	b.n	80015ce <inverse_kinematics+0x1d6>
	else error_code = 0;
 80015c8:	4b4c      	ldr	r3, [pc, #304]	; (80016fc <inverse_kinematics+0x304>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	701a      	strb	r2, [r3, #0]
	if ((mot_middle_set_pos_cm > MIDDLE_SET_LIMIT_MAX) || (mot_middle_set_pos_cm < MIDDLE_SET_LIMIT_MIN)) error_code ='r';
 80015ce:	4b47      	ldr	r3, [pc, #284]	; (80016ec <inverse_kinematics+0x2f4>)
 80015d0:	edd3 7a00 	vldr	s15, [r3]
 80015d4:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 80015d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e0:	dc09      	bgt.n	80015f6 <inverse_kinematics+0x1fe>
 80015e2:	4b42      	ldr	r3, [pc, #264]	; (80016ec <inverse_kinematics+0x2f4>)
 80015e4:	edd3 7a00 	vldr	s15, [r3]
 80015e8:	eeba 7a06 	vmov.f32	s14, #166	; 0xc1300000 -11.0
 80015ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f4:	d503      	bpl.n	80015fe <inverse_kinematics+0x206>
 80015f6:	4b41      	ldr	r3, [pc, #260]	; (80016fc <inverse_kinematics+0x304>)
 80015f8:	2272      	movs	r2, #114	; 0x72
 80015fa:	701a      	strb	r2, [r3, #0]
 80015fc:	e002      	b.n	8001604 <inverse_kinematics+0x20c>
	else error_code = 0;
 80015fe:	4b3f      	ldr	r3, [pc, #252]	; (80016fc <inverse_kinematics+0x304>)
 8001600:	2200      	movs	r2, #0
 8001602:	701a      	strb	r2, [r3, #0]
	if ((mot_outer_set_pos_cm > OUTER_SET_LIMIT_MAX) || (mot_outer_set_pos_cm < OUTER_SET_LIMIT_MIN)) error_code ='r';
 8001604:	4b3a      	ldr	r3, [pc, #232]	; (80016f0 <inverse_kinematics+0x2f8>)
 8001606:	edd3 7a00 	vldr	s15, [r3]
 800160a:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 800160e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001616:	dc0c      	bgt.n	8001632 <inverse_kinematics+0x23a>
 8001618:	4b35      	ldr	r3, [pc, #212]	; (80016f0 <inverse_kinematics+0x2f8>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4618      	mov	r0, r3
 800161e:	f7fe ff49 	bl	80004b4 <__aeabi_f2d>
 8001622:	a327      	add	r3, pc, #156	; (adr r3, 80016c0 <inverse_kinematics+0x2c8>)
 8001624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001628:	f7ff fa0e 	bl	8000a48 <__aeabi_dcmplt>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d003      	beq.n	800163a <inverse_kinematics+0x242>
 8001632:	4b32      	ldr	r3, [pc, #200]	; (80016fc <inverse_kinematics+0x304>)
 8001634:	2272      	movs	r2, #114	; 0x72
 8001636:	701a      	strb	r2, [r3, #0]
 8001638:	e002      	b.n	8001640 <inverse_kinematics+0x248>
	else error_code = 0;
 800163a:	4b30      	ldr	r3, [pc, #192]	; (80016fc <inverse_kinematics+0x304>)
 800163c:	2200      	movs	r2, #0
 800163e:	701a      	strb	r2, [r3, #0]

	// Determine motor position reference values (everything in cm)
	mot_inner_set_pos = (int)(mot_inner_set_pos_cm*INNER_GEAR_RATIO);
 8001640:	4b29      	ldr	r3, [pc, #164]	; (80016e8 <inverse_kinematics+0x2f0>)
 8001642:	edd3 7a00 	vldr	s15, [r3]
 8001646:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001700 <inverse_kinematics+0x308>
 800164a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800164e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001652:	ee17 2a90 	vmov	r2, s15
 8001656:	4b2b      	ldr	r3, [pc, #172]	; (8001704 <inverse_kinematics+0x30c>)
 8001658:	601a      	str	r2, [r3, #0]
	mot_middle_set_pos = (int)(mot_middle_set_pos_cm*MIDDLE_GEAR_RATIO);
 800165a:	4b24      	ldr	r3, [pc, #144]	; (80016ec <inverse_kinematics+0x2f4>)
 800165c:	edd3 7a00 	vldr	s15, [r3]
 8001660:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001700 <inverse_kinematics+0x308>
 8001664:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001668:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 800166c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001670:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001674:	ee17 2a90 	vmov	r2, s15
 8001678:	4b23      	ldr	r3, [pc, #140]	; (8001708 <inverse_kinematics+0x310>)
 800167a:	601a      	str	r2, [r3, #0]
	mot_outer_set_pos = (int)(mot_outer_set_pos_cm*OUTER_GEAR_RATIO);
 800167c:	4b1c      	ldr	r3, [pc, #112]	; (80016f0 <inverse_kinematics+0x2f8>)
 800167e:	edd3 7a00 	vldr	s15, [r3]
 8001682:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8001700 <inverse_kinematics+0x308>
 8001686:	ee67 7a87 	vmul.f32	s15, s15, s14
 800168a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800168e:	ee17 2a90 	vmov	r2, s15
 8001692:	4b1e      	ldr	r3, [pc, #120]	; (800170c <inverse_kinematics+0x314>)
 8001694:	601a      	str	r2, [r3, #0]
}
 8001696:	bf00      	nop
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	54442d18 	.word	0x54442d18
 80016a4:	3ff921fb 	.word	0x3ff921fb
 80016a8:	bf6f1638 	.word	0xbf6f1638
 80016ac:	403267d7 	.word	0x403267d7
 80016b0:	80afbdc8 	.word	0x80afbdc8
 80016b4:	4037abf8 	.word	0x4037abf8
 80016b8:	bfb23217 	.word	0xbfb23217
 80016bc:	40459647 	.word	0x40459647
 80016c0:	33333333 	.word	0x33333333
 80016c4:	c0133333 	.word	0xc0133333
 80016c8:	44e90000 	.word	0x44e90000
 80016cc:	200002a4 	.word	0x200002a4
 80016d0:	42280000 	.word	0x42280000
 80016d4:	20000298 	.word	0x20000298
 80016d8:	41c75bf5 	.word	0x41c75bf5
 80016dc:	41701d15 	.word	0x41701d15
 80016e0:	200002a0 	.word	0x200002a0
 80016e4:	2000029c 	.word	0x2000029c
 80016e8:	200002f4 	.word	0x200002f4
 80016ec:	200002f8 	.word	0x200002f8
 80016f0:	200002fc 	.word	0x200002fc
 80016f4:	41820000 	.word	0x41820000
 80016f8:	c13c0000 	.word	0xc13c0000
 80016fc:	200002bc 	.word	0x200002bc
 8001700:	42a00000 	.word	0x42a00000
 8001704:	20000300 	.word	0x20000300
 8001708:	20000304 	.word	0x20000304
 800170c:	20000308 	.word	0x20000308

08001710 <forward_kinematics>:

void forward_kinematics(){
 8001710:	b5b0      	push	{r4, r5, r7, lr}
 8001712:	af00      	add	r7, sp, #0
	// Find d_middle_curr & d_inner_curr
	d_middle_curr = enc_middle_pos_cm + D_MIDDLE_OFFSET;
 8001714:	4b34      	ldr	r3, [pc, #208]	; (80017e8 <forward_kinematics+0xd8>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4618      	mov	r0, r3
 800171a:	f7fe fecb 	bl	80004b4 <__aeabi_f2d>
 800171e:	a32e      	add	r3, pc, #184	; (adr r3, 80017d8 <forward_kinematics+0xc8>)
 8001720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001724:	f7fe fd68 	bl	80001f8 <__adddf3>
 8001728:	4602      	mov	r2, r0
 800172a:	460b      	mov	r3, r1
 800172c:	4610      	mov	r0, r2
 800172e:	4619      	mov	r1, r3
 8001730:	f7ff f9f0 	bl	8000b14 <__aeabi_d2f>
 8001734:	4603      	mov	r3, r0
 8001736:	4a2d      	ldr	r2, [pc, #180]	; (80017ec <forward_kinematics+0xdc>)
 8001738:	6013      	str	r3, [r2, #0]
	d_outer_curr = enc_outer_pos_cm + D_OUTER_OFFSET;
 800173a:	4b2d      	ldr	r3, [pc, #180]	; (80017f0 <forward_kinematics+0xe0>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4618      	mov	r0, r3
 8001740:	f7fe feb8 	bl	80004b4 <__aeabi_f2d>
 8001744:	a326      	add	r3, pc, #152	; (adr r3, 80017e0 <forward_kinematics+0xd0>)
 8001746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174a:	f7fe fd55 	bl	80001f8 <__adddf3>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	4610      	mov	r0, r2
 8001754:	4619      	mov	r1, r3
 8001756:	f7ff f9dd 	bl	8000b14 <__aeabi_d2f>
 800175a:	4603      	mov	r3, r0
 800175c:	4a25      	ldr	r2, [pc, #148]	; (80017f4 <forward_kinematics+0xe4>)
 800175e:	6013      	str	r3, [r2, #0]

	// Find theta_1_curr using cos theorem
	theta_1_curr = forward_cos_theorem(D_LOWER_TO_MAIN_POLE, L_LOWER_POLE, d_middle_curr);
 8001760:	4b22      	ldr	r3, [pc, #136]	; (80017ec <forward_kinematics+0xdc>)
 8001762:	edd3 7a00 	vldr	s15, [r3]
 8001766:	eeb0 1a67 	vmov.f32	s2, s15
 800176a:	eddf 0a23 	vldr	s1, [pc, #140]	; 80017f8 <forward_kinematics+0xe8>
 800176e:	ed9f 0a23 	vldr	s0, [pc, #140]	; 80017fc <forward_kinematics+0xec>
 8001772:	f000 f8c9 	bl	8001908 <forward_cos_theorem>
 8001776:	eef0 7a40 	vmov.f32	s15, s0
 800177a:	4b21      	ldr	r3, [pc, #132]	; (8001800 <forward_kinematics+0xf0>)
 800177c:	edc3 7a00 	vstr	s15, [r3]

	// Update X_curr from the values
	X_curr = d_outer_curr*sin(theta_1_curr) - 10;
 8001780:	4b1c      	ldr	r3, [pc, #112]	; (80017f4 <forward_kinematics+0xe4>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4618      	mov	r0, r3
 8001786:	f7fe fe95 	bl	80004b4 <__aeabi_f2d>
 800178a:	4604      	mov	r4, r0
 800178c:	460d      	mov	r5, r1
 800178e:	4b1c      	ldr	r3, [pc, #112]	; (8001800 <forward_kinematics+0xf0>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4618      	mov	r0, r3
 8001794:	f7fe fe8e 	bl	80004b4 <__aeabi_f2d>
 8001798:	4602      	mov	r2, r0
 800179a:	460b      	mov	r3, r1
 800179c:	ec43 2b10 	vmov	d0, r2, r3
 80017a0:	f008 ff0e 	bl	800a5c0 <sin>
 80017a4:	ec53 2b10 	vmov	r2, r3, d0
 80017a8:	4620      	mov	r0, r4
 80017aa:	4629      	mov	r1, r5
 80017ac:	f7fe feda 	bl	8000564 <__aeabi_dmul>
 80017b0:	4602      	mov	r2, r0
 80017b2:	460b      	mov	r3, r1
 80017b4:	4610      	mov	r0, r2
 80017b6:	4619      	mov	r1, r3
 80017b8:	f04f 0200 	mov.w	r2, #0
 80017bc:	4b11      	ldr	r3, [pc, #68]	; (8001804 <forward_kinematics+0xf4>)
 80017be:	f7fe fd19 	bl	80001f4 <__aeabi_dsub>
 80017c2:	4602      	mov	r2, r0
 80017c4:	460b      	mov	r3, r1
 80017c6:	4610      	mov	r0, r2
 80017c8:	4619      	mov	r1, r3
 80017ca:	f7ff f9a3 	bl	8000b14 <__aeabi_d2f>
 80017ce:	4603      	mov	r3, r0
 80017d0:	4a0d      	ldr	r2, [pc, #52]	; (8001808 <forward_kinematics+0xf8>)
 80017d2:	6013      	str	r3, [r2, #0]
}
 80017d4:	bf00      	nop
 80017d6:	bdb0      	pop	{r4, r5, r7, pc}
 80017d8:	80afbdc8 	.word	0x80afbdc8
 80017dc:	4037abf8 	.word	0x4037abf8
 80017e0:	bfb23217 	.word	0xbfb23217
 80017e4:	40459647 	.word	0x40459647
 80017e8:	200002ec 	.word	0x200002ec
 80017ec:	200002b4 	.word	0x200002b4
 80017f0:	200002f0 	.word	0x200002f0
 80017f4:	200002b0 	.word	0x200002b0
 80017f8:	41c75bf5 	.word	0x41c75bf5
 80017fc:	41701d15 	.word	0x41701d15
 8001800:	200002ac 	.word	0x200002ac
 8001804:	40240000 	.word	0x40240000
 8001808:	200002b8 	.word	0x200002b8

0800180c <inverse_cos_theorem>:

float inverse_cos_theorem(float a, float b, float beta){
 800180c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001810:	b084      	sub	sp, #16
 8001812:	af00      	add	r7, sp, #0
 8001814:	ed87 0a03 	vstr	s0, [r7, #12]
 8001818:	edc7 0a02 	vstr	s1, [r7, #8]
 800181c:	ed87 1a01 	vstr	s2, [r7, #4]
	// Given a, b, and the angle beta; find the other side length of the triangle
	return sqrt( (b*b - a*a*sin(beta)*sin(beta)) ) + a*cos(beta);
 8001820:	edd7 7a02 	vldr	s15, [r7, #8]
 8001824:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001828:	ee17 0a90 	vmov	r0, s15
 800182c:	f7fe fe42 	bl	80004b4 <__aeabi_f2d>
 8001830:	4604      	mov	r4, r0
 8001832:	460d      	mov	r5, r1
 8001834:	edd7 7a03 	vldr	s15, [r7, #12]
 8001838:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800183c:	ee17 0a90 	vmov	r0, s15
 8001840:	f7fe fe38 	bl	80004b4 <__aeabi_f2d>
 8001844:	4680      	mov	r8, r0
 8001846:	4689      	mov	r9, r1
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f7fe fe33 	bl	80004b4 <__aeabi_f2d>
 800184e:	4602      	mov	r2, r0
 8001850:	460b      	mov	r3, r1
 8001852:	ec43 2b10 	vmov	d0, r2, r3
 8001856:	f008 feb3 	bl	800a5c0 <sin>
 800185a:	ec53 2b10 	vmov	r2, r3, d0
 800185e:	4640      	mov	r0, r8
 8001860:	4649      	mov	r1, r9
 8001862:	f7fe fe7f 	bl	8000564 <__aeabi_dmul>
 8001866:	4602      	mov	r2, r0
 8001868:	460b      	mov	r3, r1
 800186a:	4690      	mov	r8, r2
 800186c:	4699      	mov	r9, r3
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f7fe fe20 	bl	80004b4 <__aeabi_f2d>
 8001874:	4602      	mov	r2, r0
 8001876:	460b      	mov	r3, r1
 8001878:	ec43 2b10 	vmov	d0, r2, r3
 800187c:	f008 fea0 	bl	800a5c0 <sin>
 8001880:	ec53 2b10 	vmov	r2, r3, d0
 8001884:	4640      	mov	r0, r8
 8001886:	4649      	mov	r1, r9
 8001888:	f7fe fe6c 	bl	8000564 <__aeabi_dmul>
 800188c:	4602      	mov	r2, r0
 800188e:	460b      	mov	r3, r1
 8001890:	4620      	mov	r0, r4
 8001892:	4629      	mov	r1, r5
 8001894:	f7fe fcae 	bl	80001f4 <__aeabi_dsub>
 8001898:	4602      	mov	r2, r0
 800189a:	460b      	mov	r3, r1
 800189c:	ec43 2b17 	vmov	d7, r2, r3
 80018a0:	eeb0 0a47 	vmov.f32	s0, s14
 80018a4:	eef0 0a67 	vmov.f32	s1, s15
 80018a8:	f008 ff16 	bl	800a6d8 <sqrt>
 80018ac:	ec59 8b10 	vmov	r8, r9, d0
 80018b0:	68f8      	ldr	r0, [r7, #12]
 80018b2:	f7fe fdff 	bl	80004b4 <__aeabi_f2d>
 80018b6:	4604      	mov	r4, r0
 80018b8:	460d      	mov	r5, r1
 80018ba:	6878      	ldr	r0, [r7, #4]
 80018bc:	f7fe fdfa 	bl	80004b4 <__aeabi_f2d>
 80018c0:	4602      	mov	r2, r0
 80018c2:	460b      	mov	r3, r1
 80018c4:	ec43 2b10 	vmov	d0, r2, r3
 80018c8:	f008 fe1a 	bl	800a500 <cos>
 80018cc:	ec53 2b10 	vmov	r2, r3, d0
 80018d0:	4620      	mov	r0, r4
 80018d2:	4629      	mov	r1, r5
 80018d4:	f7fe fe46 	bl	8000564 <__aeabi_dmul>
 80018d8:	4602      	mov	r2, r0
 80018da:	460b      	mov	r3, r1
 80018dc:	4640      	mov	r0, r8
 80018de:	4649      	mov	r1, r9
 80018e0:	f7fe fc8a 	bl	80001f8 <__adddf3>
 80018e4:	4602      	mov	r2, r0
 80018e6:	460b      	mov	r3, r1
 80018e8:	4610      	mov	r0, r2
 80018ea:	4619      	mov	r1, r3
 80018ec:	f7ff f912 	bl	8000b14 <__aeabi_d2f>
 80018f0:	4603      	mov	r3, r0
 80018f2:	ee07 3a90 	vmov	s15, r3
}
 80018f6:	eeb0 0a67 	vmov.f32	s0, s15
 80018fa:	3710      	adds	r7, #16
 80018fc:	46bd      	mov	sp, r7
 80018fe:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001902:	0000      	movs	r0, r0
 8001904:	0000      	movs	r0, r0
	...

08001908 <forward_cos_theorem>:

float forward_cos_theorem(float a, float b, float c){
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
 800190e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001912:	edc7 0a02 	vstr	s1, [r7, #8]
 8001916:	ed87 1a01 	vstr	s2, [r7, #4]
	// Given a, b, and c; find the angle between a and c, then find theta_1
	return M_PI_2 + acos( (a*a + c*c - b*b)/(2*a*c) );
 800191a:	edd7 7a03 	vldr	s15, [r7, #12]
 800191e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001922:	edd7 7a01 	vldr	s15, [r7, #4]
 8001926:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800192a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800192e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001932:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001936:	ee37 7a67 	vsub.f32	s14, s14, s15
 800193a:	edd7 7a03 	vldr	s15, [r7, #12]
 800193e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001942:	edd7 7a01 	vldr	s15, [r7, #4]
 8001946:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800194a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800194e:	ee16 0a90 	vmov	r0, s13
 8001952:	f7fe fdaf 	bl	80004b4 <__aeabi_f2d>
 8001956:	4602      	mov	r2, r0
 8001958:	460b      	mov	r3, r1
 800195a:	ec43 2b10 	vmov	d0, r2, r3
 800195e:	f008 fe87 	bl	800a670 <acos>
 8001962:	ec51 0b10 	vmov	r0, r1, d0
 8001966:	a30a      	add	r3, pc, #40	; (adr r3, 8001990 <forward_cos_theorem+0x88>)
 8001968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800196c:	f7fe fc44 	bl	80001f8 <__adddf3>
 8001970:	4602      	mov	r2, r0
 8001972:	460b      	mov	r3, r1
 8001974:	4610      	mov	r0, r2
 8001976:	4619      	mov	r1, r3
 8001978:	f7ff f8cc 	bl	8000b14 <__aeabi_d2f>
 800197c:	4603      	mov	r3, r0
 800197e:	ee07 3a90 	vmov	s15, r3
}
 8001982:	eeb0 0a67 	vmov.f32	s0, s15
 8001986:	3710      	adds	r7, #16
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	f3af 8000 	nop.w
 8001990:	54442d18 	.word	0x54442d18
 8001994:	3ff921fb 	.word	0x3ff921fb

08001998 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800199c:	b672      	cpsid	i
}
 800199e:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  // EYVAH
	  memcpy(&usb_out, &error_message, sizeof(usb_out));
 80019a0:	4b05      	ldr	r3, [pc, #20]	; (80019b8 <Error_Handler+0x20>)
 80019a2:	4a06      	ldr	r2, [pc, #24]	; (80019bc <Error_Handler+0x24>)
 80019a4:	6811      	ldr	r1, [r2, #0]
 80019a6:	6852      	ldr	r2, [r2, #4]
 80019a8:	6019      	str	r1, [r3, #0]
 80019aa:	605a      	str	r2, [r3, #4]
	  CDC_Transmit_FS(usb_out, sizeof(usb_out));
 80019ac:	2108      	movs	r1, #8
 80019ae:	4802      	ldr	r0, [pc, #8]	; (80019b8 <Error_Handler+0x20>)
 80019b0:	f007 ff82 	bl	80098b8 <CDC_Transmit_FS>
	  memcpy(&usb_out, &error_message, sizeof(usb_out));
 80019b4:	e7f4      	b.n	80019a0 <Error_Handler+0x8>
 80019b6:	bf00      	nop
 80019b8:	20000008 	.word	0x20000008
 80019bc:	20000018 	.word	0x20000018

080019c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019c6:	2300      	movs	r3, #0
 80019c8:	607b      	str	r3, [r7, #4]
 80019ca:	4b10      	ldr	r3, [pc, #64]	; (8001a0c <HAL_MspInit+0x4c>)
 80019cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ce:	4a0f      	ldr	r2, [pc, #60]	; (8001a0c <HAL_MspInit+0x4c>)
 80019d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019d4:	6453      	str	r3, [r2, #68]	; 0x44
 80019d6:	4b0d      	ldr	r3, [pc, #52]	; (8001a0c <HAL_MspInit+0x4c>)
 80019d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019de:	607b      	str	r3, [r7, #4]
 80019e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019e2:	2300      	movs	r3, #0
 80019e4:	603b      	str	r3, [r7, #0]
 80019e6:	4b09      	ldr	r3, [pc, #36]	; (8001a0c <HAL_MspInit+0x4c>)
 80019e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ea:	4a08      	ldr	r2, [pc, #32]	; (8001a0c <HAL_MspInit+0x4c>)
 80019ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019f0:	6413      	str	r3, [r2, #64]	; 0x40
 80019f2:	4b06      	ldr	r3, [pc, #24]	; (8001a0c <HAL_MspInit+0x4c>)
 80019f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019fa:	603b      	str	r3, [r7, #0]
 80019fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019fe:	bf00      	nop
 8001a00:	370c      	adds	r7, #12
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	40023800 	.word	0x40023800

08001a10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b086      	sub	sp, #24
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a26      	ldr	r2, [pc, #152]	; (8001ab8 <HAL_TIM_Base_MspInit+0xa8>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d10e      	bne.n	8001a40 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	617b      	str	r3, [r7, #20]
 8001a26:	4b25      	ldr	r3, [pc, #148]	; (8001abc <HAL_TIM_Base_MspInit+0xac>)
 8001a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a2a:	4a24      	ldr	r2, [pc, #144]	; (8001abc <HAL_TIM_Base_MspInit+0xac>)
 8001a2c:	f043 0301 	orr.w	r3, r3, #1
 8001a30:	6453      	str	r3, [r2, #68]	; 0x44
 8001a32:	4b22      	ldr	r3, [pc, #136]	; (8001abc <HAL_TIM_Base_MspInit+0xac>)
 8001a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	617b      	str	r3, [r7, #20]
 8001a3c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001a3e:	e036      	b.n	8001aae <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM3)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a1e      	ldr	r2, [pc, #120]	; (8001ac0 <HAL_TIM_Base_MspInit+0xb0>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d116      	bne.n	8001a78 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	613b      	str	r3, [r7, #16]
 8001a4e:	4b1b      	ldr	r3, [pc, #108]	; (8001abc <HAL_TIM_Base_MspInit+0xac>)
 8001a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a52:	4a1a      	ldr	r2, [pc, #104]	; (8001abc <HAL_TIM_Base_MspInit+0xac>)
 8001a54:	f043 0302 	orr.w	r3, r3, #2
 8001a58:	6413      	str	r3, [r2, #64]	; 0x40
 8001a5a:	4b18      	ldr	r3, [pc, #96]	; (8001abc <HAL_TIM_Base_MspInit+0xac>)
 8001a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5e:	f003 0302 	and.w	r3, r3, #2
 8001a62:	613b      	str	r3, [r7, #16]
 8001a64:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8001a66:	2200      	movs	r2, #0
 8001a68:	2101      	movs	r1, #1
 8001a6a:	201d      	movs	r0, #29
 8001a6c:	f001 f959 	bl	8002d22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001a70:	201d      	movs	r0, #29
 8001a72:	f001 f972 	bl	8002d5a <HAL_NVIC_EnableIRQ>
}
 8001a76:	e01a      	b.n	8001aae <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM4)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a11      	ldr	r2, [pc, #68]	; (8001ac4 <HAL_TIM_Base_MspInit+0xb4>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d115      	bne.n	8001aae <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001a82:	2300      	movs	r3, #0
 8001a84:	60fb      	str	r3, [r7, #12]
 8001a86:	4b0d      	ldr	r3, [pc, #52]	; (8001abc <HAL_TIM_Base_MspInit+0xac>)
 8001a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8a:	4a0c      	ldr	r2, [pc, #48]	; (8001abc <HAL_TIM_Base_MspInit+0xac>)
 8001a8c:	f043 0304 	orr.w	r3, r3, #4
 8001a90:	6413      	str	r3, [r2, #64]	; 0x40
 8001a92:	4b0a      	ldr	r3, [pc, #40]	; (8001abc <HAL_TIM_Base_MspInit+0xac>)
 8001a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a96:	f003 0304 	and.w	r3, r3, #4
 8001a9a:	60fb      	str	r3, [r7, #12]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	2101      	movs	r1, #1
 8001aa2:	201e      	movs	r0, #30
 8001aa4:	f001 f93d 	bl	8002d22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001aa8:	201e      	movs	r0, #30
 8001aaa:	f001 f956 	bl	8002d5a <HAL_NVIC_EnableIRQ>
}
 8001aae:	bf00      	nop
 8001ab0:	3718      	adds	r7, #24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40010000 	.word	0x40010000
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	40000400 	.word	0x40000400
 8001ac4:	40000800 	.word	0x40000800

08001ac8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b088      	sub	sp, #32
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad0:	f107 030c 	add.w	r3, r7, #12
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	605a      	str	r2, [r3, #4]
 8001ada:	609a      	str	r2, [r3, #8]
 8001adc:	60da      	str	r2, [r3, #12]
 8001ade:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a12      	ldr	r2, [pc, #72]	; (8001b30 <HAL_TIM_MspPostInit+0x68>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d11e      	bne.n	8001b28 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aea:	2300      	movs	r3, #0
 8001aec:	60bb      	str	r3, [r7, #8]
 8001aee:	4b11      	ldr	r3, [pc, #68]	; (8001b34 <HAL_TIM_MspPostInit+0x6c>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af2:	4a10      	ldr	r2, [pc, #64]	; (8001b34 <HAL_TIM_MspPostInit+0x6c>)
 8001af4:	f043 0301 	orr.w	r3, r3, #1
 8001af8:	6313      	str	r3, [r2, #48]	; 0x30
 8001afa:	4b0e      	ldr	r3, [pc, #56]	; (8001b34 <HAL_TIM_MspPostInit+0x6c>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	60bb      	str	r3, [r7, #8]
 8001b04:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001b06:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001b0a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b10:	2300      	movs	r3, #0
 8001b12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b14:	2300      	movs	r3, #0
 8001b16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b1c:	f107 030c 	add.w	r3, r7, #12
 8001b20:	4619      	mov	r1, r3
 8001b22:	4805      	ldr	r0, [pc, #20]	; (8001b38 <HAL_TIM_MspPostInit+0x70>)
 8001b24:	f001 f934 	bl	8002d90 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001b28:	bf00      	nop
 8001b2a:	3720      	adds	r7, #32
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	40010000 	.word	0x40010000
 8001b34:	40023800 	.word	0x40023800
 8001b38:	40020000 	.word	0x40020000

08001b3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b40:	e7fe      	b.n	8001b40 <NMI_Handler+0x4>

08001b42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b42:	b480      	push	{r7}
 8001b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b46:	e7fe      	b.n	8001b46 <HardFault_Handler+0x4>

08001b48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b4c:	e7fe      	b.n	8001b4c <MemManage_Handler+0x4>

08001b4e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b4e:	b480      	push	{r7}
 8001b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b52:	e7fe      	b.n	8001b52 <BusFault_Handler+0x4>

08001b54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b58:	e7fe      	b.n	8001b58 <UsageFault_Handler+0x4>

08001b5a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b5a:	b480      	push	{r7}
 8001b5c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b5e:	bf00      	nop
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr

08001b68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b6c:	bf00      	nop
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr

08001b76 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b76:	b480      	push	{r7}
 8001b78:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr

08001b84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b88:	f000 ffac 	bl	8002ae4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b8c:	bf00      	nop
 8001b8e:	bd80      	pop	{r7, pc}

08001b90 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	/* Check rising of falling*/
	if (HAL_GPIO_ReadPin(GPIOA, ENC1_A_Pin)){
 8001b94:	2101      	movs	r1, #1
 8001b96:	4821      	ldr	r0, [pc, #132]	; (8001c1c <EXTI0_IRQHandler+0x8c>)
 8001b98:	f001 fa7e 	bl	8003098 <HAL_GPIO_ReadPin>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d011      	beq.n	8001bc6 <EXTI0_IRQHandler+0x36>
		/* high means the interrupt was rising */
		if (HAL_GPIO_ReadPin(GPIOA, ENC1_B_Pin)){
 8001ba2:	2102      	movs	r1, #2
 8001ba4:	481d      	ldr	r0, [pc, #116]	; (8001c1c <EXTI0_IRQHandler+0x8c>)
 8001ba6:	f001 fa77 	bl	8003098 <HAL_GPIO_ReadPin>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d005      	beq.n	8001bbc <EXTI0_IRQHandler+0x2c>
			/* Update the position of the first motor */
			enc_inner_pos ++;
 8001bb0:	4b1b      	ldr	r3, [pc, #108]	; (8001c20 <EXTI0_IRQHandler+0x90>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	4a1a      	ldr	r2, [pc, #104]	; (8001c20 <EXTI0_IRQHandler+0x90>)
 8001bb8:	6013      	str	r3, [r2, #0]
 8001bba:	e004      	b.n	8001bc6 <EXTI0_IRQHandler+0x36>
			}else{
			enc_inner_pos --;
 8001bbc:	4b18      	ldr	r3, [pc, #96]	; (8001c20 <EXTI0_IRQHandler+0x90>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	3b01      	subs	r3, #1
 8001bc2:	4a17      	ldr	r2, [pc, #92]	; (8001c20 <EXTI0_IRQHandler+0x90>)
 8001bc4:	6013      	str	r3, [r2, #0]
		}
	}
	if (!HAL_GPIO_ReadPin(GPIOA, ENC1_A_Pin)){
 8001bc6:	2101      	movs	r1, #1
 8001bc8:	4814      	ldr	r0, [pc, #80]	; (8001c1c <EXTI0_IRQHandler+0x8c>)
 8001bca:	f001 fa65 	bl	8003098 <HAL_GPIO_ReadPin>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d111      	bne.n	8001bf8 <EXTI0_IRQHandler+0x68>
		/* low means the interrupt was falling */
		if (HAL_GPIO_ReadPin(GPIOA, ENC1_B_Pin)){
 8001bd4:	2102      	movs	r1, #2
 8001bd6:	4811      	ldr	r0, [pc, #68]	; (8001c1c <EXTI0_IRQHandler+0x8c>)
 8001bd8:	f001 fa5e 	bl	8003098 <HAL_GPIO_ReadPin>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d005      	beq.n	8001bee <EXTI0_IRQHandler+0x5e>
			/* Update the position of the first motor */
			enc_inner_pos --;
 8001be2:	4b0f      	ldr	r3, [pc, #60]	; (8001c20 <EXTI0_IRQHandler+0x90>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	3b01      	subs	r3, #1
 8001be8:	4a0d      	ldr	r2, [pc, #52]	; (8001c20 <EXTI0_IRQHandler+0x90>)
 8001bea:	6013      	str	r3, [r2, #0]
 8001bec:	e004      	b.n	8001bf8 <EXTI0_IRQHandler+0x68>
			}else{
			enc_inner_pos ++;
 8001bee:	4b0c      	ldr	r3, [pc, #48]	; (8001c20 <EXTI0_IRQHandler+0x90>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	4a0a      	ldr	r2, [pc, #40]	; (8001c20 <EXTI0_IRQHandler+0x90>)
 8001bf6:	6013      	str	r3, [r2, #0]
		}
	}
	enc_inner_pos_cm = (float)enc_inner_pos/(float)(INNER_GEAR_RATIO*2);
 8001bf8:	4b09      	ldr	r3, [pc, #36]	; (8001c20 <EXTI0_IRQHandler+0x90>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	ee07 3a90 	vmov	s15, r3
 8001c00:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c04:	eddf 6a07 	vldr	s13, [pc, #28]	; 8001c24 <EXTI0_IRQHandler+0x94>
 8001c08:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c0c:	4b06      	ldr	r3, [pc, #24]	; (8001c28 <EXTI0_IRQHandler+0x98>)
 8001c0e:	edc3 7a00 	vstr	s15, [r3]
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC1_A_Pin);
 8001c12:	2001      	movs	r0, #1
 8001c14:	f001 fa8c 	bl	8003130 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001c18:	bf00      	nop
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40020000 	.word	0x40020000
 8001c20:	200002dc 	.word	0x200002dc
 8001c24:	42a00000 	.word	0x42a00000
 8001c28:	200002e8 	.word	0x200002e8

08001c2c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
	/* Check rising of falling*/
	if (HAL_GPIO_ReadPin(GPIOA, ENC2_A_Pin)){
 8001c30:	2104      	movs	r1, #4
 8001c32:	4821      	ldr	r0, [pc, #132]	; (8001cb8 <EXTI2_IRQHandler+0x8c>)
 8001c34:	f001 fa30 	bl	8003098 <HAL_GPIO_ReadPin>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d011      	beq.n	8001c62 <EXTI2_IRQHandler+0x36>
		/* high means the interrupt was rising */
		if (HAL_GPIO_ReadPin(GPIOA, ENC2_B_Pin)){
 8001c3e:	2108      	movs	r1, #8
 8001c40:	481d      	ldr	r0, [pc, #116]	; (8001cb8 <EXTI2_IRQHandler+0x8c>)
 8001c42:	f001 fa29 	bl	8003098 <HAL_GPIO_ReadPin>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d005      	beq.n	8001c58 <EXTI2_IRQHandler+0x2c>
			/* Update the position of the first motor */
			enc_middle_pos ++;
 8001c4c:	4b1b      	ldr	r3, [pc, #108]	; (8001cbc <EXTI2_IRQHandler+0x90>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	3301      	adds	r3, #1
 8001c52:	4a1a      	ldr	r2, [pc, #104]	; (8001cbc <EXTI2_IRQHandler+0x90>)
 8001c54:	6013      	str	r3, [r2, #0]
 8001c56:	e004      	b.n	8001c62 <EXTI2_IRQHandler+0x36>
			}else{
			enc_middle_pos --;
 8001c58:	4b18      	ldr	r3, [pc, #96]	; (8001cbc <EXTI2_IRQHandler+0x90>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	3b01      	subs	r3, #1
 8001c5e:	4a17      	ldr	r2, [pc, #92]	; (8001cbc <EXTI2_IRQHandler+0x90>)
 8001c60:	6013      	str	r3, [r2, #0]
		}
	}
	if (!HAL_GPIO_ReadPin(GPIOA, ENC2_A_Pin)){
 8001c62:	2104      	movs	r1, #4
 8001c64:	4814      	ldr	r0, [pc, #80]	; (8001cb8 <EXTI2_IRQHandler+0x8c>)
 8001c66:	f001 fa17 	bl	8003098 <HAL_GPIO_ReadPin>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d111      	bne.n	8001c94 <EXTI2_IRQHandler+0x68>
		/* low means the interrupt was falling */
		if (HAL_GPIO_ReadPin(GPIOA, ENC2_B_Pin)){
 8001c70:	2108      	movs	r1, #8
 8001c72:	4811      	ldr	r0, [pc, #68]	; (8001cb8 <EXTI2_IRQHandler+0x8c>)
 8001c74:	f001 fa10 	bl	8003098 <HAL_GPIO_ReadPin>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d005      	beq.n	8001c8a <EXTI2_IRQHandler+0x5e>
			/* Update the position of the first motor */
			enc_middle_pos --;
 8001c7e:	4b0f      	ldr	r3, [pc, #60]	; (8001cbc <EXTI2_IRQHandler+0x90>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	3b01      	subs	r3, #1
 8001c84:	4a0d      	ldr	r2, [pc, #52]	; (8001cbc <EXTI2_IRQHandler+0x90>)
 8001c86:	6013      	str	r3, [r2, #0]
 8001c88:	e004      	b.n	8001c94 <EXTI2_IRQHandler+0x68>
			}else{
			enc_middle_pos ++;
 8001c8a:	4b0c      	ldr	r3, [pc, #48]	; (8001cbc <EXTI2_IRQHandler+0x90>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	3301      	adds	r3, #1
 8001c90:	4a0a      	ldr	r2, [pc, #40]	; (8001cbc <EXTI2_IRQHandler+0x90>)
 8001c92:	6013      	str	r3, [r2, #0]
		}
	}
	enc_middle_pos_cm = (float)enc_middle_pos/(float)(MIDDLE_GEAR_RATIO*2);
 8001c94:	4b09      	ldr	r3, [pc, #36]	; (8001cbc <EXTI2_IRQHandler+0x90>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	ee07 3a90 	vmov	s15, r3
 8001c9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ca0:	eddf 6a07 	vldr	s13, [pc, #28]	; 8001cc0 <EXTI2_IRQHandler+0x94>
 8001ca4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ca8:	4b06      	ldr	r3, [pc, #24]	; (8001cc4 <EXTI2_IRQHandler+0x98>)
 8001caa:	edc3 7a00 	vstr	s15, [r3]
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC2_A_Pin);
 8001cae:	2004      	movs	r0, #4
 8001cb0:	f001 fa3e 	bl	8003130 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001cb4:	bf00      	nop
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	40020000 	.word	0x40020000
 8001cbc:	200002e0 	.word	0x200002e0
 8001cc0:	43c80000 	.word	0x43c80000
 8001cc4:	200002ec 	.word	0x200002ec

08001cc8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	/* Check rising of falling*/
	if (HAL_GPIO_ReadPin(GPIOA, ENC3_A_Pin)){
 8001ccc:	2110      	movs	r1, #16
 8001cce:	4821      	ldr	r0, [pc, #132]	; (8001d54 <EXTI4_IRQHandler+0x8c>)
 8001cd0:	f001 f9e2 	bl	8003098 <HAL_GPIO_ReadPin>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d011      	beq.n	8001cfe <EXTI4_IRQHandler+0x36>
		/* high means the interrupt was rising */
		if (HAL_GPIO_ReadPin(GPIOA, ENC3_B_Pin)){
 8001cda:	2120      	movs	r1, #32
 8001cdc:	481d      	ldr	r0, [pc, #116]	; (8001d54 <EXTI4_IRQHandler+0x8c>)
 8001cde:	f001 f9db 	bl	8003098 <HAL_GPIO_ReadPin>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d005      	beq.n	8001cf4 <EXTI4_IRQHandler+0x2c>
			/* Update the position of the first motor */
			enc_outer_pos ++;
 8001ce8:	4b1b      	ldr	r3, [pc, #108]	; (8001d58 <EXTI4_IRQHandler+0x90>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	3301      	adds	r3, #1
 8001cee:	4a1a      	ldr	r2, [pc, #104]	; (8001d58 <EXTI4_IRQHandler+0x90>)
 8001cf0:	6013      	str	r3, [r2, #0]
 8001cf2:	e004      	b.n	8001cfe <EXTI4_IRQHandler+0x36>
			}else{
			enc_outer_pos --;
 8001cf4:	4b18      	ldr	r3, [pc, #96]	; (8001d58 <EXTI4_IRQHandler+0x90>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	3b01      	subs	r3, #1
 8001cfa:	4a17      	ldr	r2, [pc, #92]	; (8001d58 <EXTI4_IRQHandler+0x90>)
 8001cfc:	6013      	str	r3, [r2, #0]
		}
	}
	if (!HAL_GPIO_ReadPin(GPIOA, ENC3_A_Pin)){
 8001cfe:	2110      	movs	r1, #16
 8001d00:	4814      	ldr	r0, [pc, #80]	; (8001d54 <EXTI4_IRQHandler+0x8c>)
 8001d02:	f001 f9c9 	bl	8003098 <HAL_GPIO_ReadPin>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d111      	bne.n	8001d30 <EXTI4_IRQHandler+0x68>
		/* low means the interrupt was falling */
		if (HAL_GPIO_ReadPin(GPIOA, ENC3_B_Pin)){
 8001d0c:	2120      	movs	r1, #32
 8001d0e:	4811      	ldr	r0, [pc, #68]	; (8001d54 <EXTI4_IRQHandler+0x8c>)
 8001d10:	f001 f9c2 	bl	8003098 <HAL_GPIO_ReadPin>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d005      	beq.n	8001d26 <EXTI4_IRQHandler+0x5e>
			/* Update the position of the first motor */
			enc_outer_pos --;
 8001d1a:	4b0f      	ldr	r3, [pc, #60]	; (8001d58 <EXTI4_IRQHandler+0x90>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	3b01      	subs	r3, #1
 8001d20:	4a0d      	ldr	r2, [pc, #52]	; (8001d58 <EXTI4_IRQHandler+0x90>)
 8001d22:	6013      	str	r3, [r2, #0]
 8001d24:	e004      	b.n	8001d30 <EXTI4_IRQHandler+0x68>
			}else{
			enc_outer_pos ++;
 8001d26:	4b0c      	ldr	r3, [pc, #48]	; (8001d58 <EXTI4_IRQHandler+0x90>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	4a0a      	ldr	r2, [pc, #40]	; (8001d58 <EXTI4_IRQHandler+0x90>)
 8001d2e:	6013      	str	r3, [r2, #0]
		}
	}
	enc_outer_pos_cm = (float)enc_outer_pos/(float)(OUTER_GEAR_RATIO*2);
 8001d30:	4b09      	ldr	r3, [pc, #36]	; (8001d58 <EXTI4_IRQHandler+0x90>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	ee07 3a90 	vmov	s15, r3
 8001d38:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d3c:	eddf 6a07 	vldr	s13, [pc, #28]	; 8001d5c <EXTI4_IRQHandler+0x94>
 8001d40:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d44:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <EXTI4_IRQHandler+0x98>)
 8001d46:	edc3 7a00 	vstr	s15, [r3]
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC3_A_Pin);
 8001d4a:	2010      	movs	r0, #16
 8001d4c:	f001 f9f0 	bl	8003130 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001d50:	bf00      	nop
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40020000 	.word	0x40020000
 8001d58:	200002e4 	.word	0x200002e4
 8001d5c:	42a00000 	.word	0x42a00000
 8001d60:	200002f0 	.word	0x200002f0

08001d64 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	// This timer frequency should be determined such that the interpolation
	// interval is approximately equal to the distance that the system can
	// travel in the timer period. (??? IS IT SO? IT LOOKS LIKE IT WILL WORK
	// AS SOON AS THE TIMER PERIOD IS LOW ENOUGH.)
	if (initializing == 0){
 8001d68:	4b4d      	ldr	r3, [pc, #308]	; (8001ea0 <TIM3_IRQHandler+0x13c>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	f040 8091 	bne.w	8001e94 <TIM3_IRQHandler+0x130>
		X_ref_temp = 0;
 8001d72:	4b4c      	ldr	r3, [pc, #304]	; (8001ea4 <TIM3_IRQHandler+0x140>)
 8001d74:	f04f 0200 	mov.w	r2, #0
 8001d78:	601a      	str	r2, [r3, #0]

		if (X_curr > X_ref){
 8001d7a:	4b4b      	ldr	r3, [pc, #300]	; (8001ea8 <TIM3_IRQHandler+0x144>)
 8001d7c:	ed93 7a00 	vldr	s14, [r3]
 8001d80:	4b4a      	ldr	r3, [pc, #296]	; (8001eac <TIM3_IRQHandler+0x148>)
 8001d82:	edd3 7a00 	vldr	s15, [r3]
 8001d86:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d8e:	dd2c      	ble.n	8001dea <TIM3_IRQHandler+0x86>
			if((X_curr-X_ref)>INTERPOLATION_INTERVAL)
 8001d90:	4b45      	ldr	r3, [pc, #276]	; (8001ea8 <TIM3_IRQHandler+0x144>)
 8001d92:	ed93 7a00 	vldr	s14, [r3]
 8001d96:	4b45      	ldr	r3, [pc, #276]	; (8001eac <TIM3_IRQHandler+0x148>)
 8001d98:	edd3 7a00 	vldr	s15, [r3]
 8001d9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001da0:	ee17 0a90 	vmov	r0, s15
 8001da4:	f7fe fb86 	bl	80004b4 <__aeabi_f2d>
 8001da8:	4b41      	ldr	r3, [pc, #260]	; (8001eb0 <TIM3_IRQHandler+0x14c>)
 8001daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dae:	f7fe fe69 	bl	8000a84 <__aeabi_dcmpgt>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d013      	beq.n	8001de0 <TIM3_IRQHandler+0x7c>
				X_ref_temp = X_curr - INTERPOLATION_INTERVAL;
 8001db8:	4b3b      	ldr	r3, [pc, #236]	; (8001ea8 <TIM3_IRQHandler+0x144>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7fe fb79 	bl	80004b4 <__aeabi_f2d>
 8001dc2:	4b3b      	ldr	r3, [pc, #236]	; (8001eb0 <TIM3_IRQHandler+0x14c>)
 8001dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc8:	f7fe fa14 	bl	80001f4 <__aeabi_dsub>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	460b      	mov	r3, r1
 8001dd0:	4610      	mov	r0, r2
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	f7fe fe9e 	bl	8000b14 <__aeabi_d2f>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	4a32      	ldr	r2, [pc, #200]	; (8001ea4 <TIM3_IRQHandler+0x140>)
 8001ddc:	6013      	str	r3, [r2, #0]
 8001dde:	e030      	b.n	8001e42 <TIM3_IRQHandler+0xde>
			else
				X_ref_temp = X_ref;
 8001de0:	4b32      	ldr	r3, [pc, #200]	; (8001eac <TIM3_IRQHandler+0x148>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a2f      	ldr	r2, [pc, #188]	; (8001ea4 <TIM3_IRQHandler+0x140>)
 8001de6:	6013      	str	r3, [r2, #0]
 8001de8:	e02b      	b.n	8001e42 <TIM3_IRQHandler+0xde>
		}
		else{
			if((X_ref-X_curr)>INTERPOLATION_INTERVAL)
 8001dea:	4b30      	ldr	r3, [pc, #192]	; (8001eac <TIM3_IRQHandler+0x148>)
 8001dec:	ed93 7a00 	vldr	s14, [r3]
 8001df0:	4b2d      	ldr	r3, [pc, #180]	; (8001ea8 <TIM3_IRQHandler+0x144>)
 8001df2:	edd3 7a00 	vldr	s15, [r3]
 8001df6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dfa:	ee17 0a90 	vmov	r0, s15
 8001dfe:	f7fe fb59 	bl	80004b4 <__aeabi_f2d>
 8001e02:	4b2b      	ldr	r3, [pc, #172]	; (8001eb0 <TIM3_IRQHandler+0x14c>)
 8001e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e08:	f7fe fe3c 	bl	8000a84 <__aeabi_dcmpgt>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d013      	beq.n	8001e3a <TIM3_IRQHandler+0xd6>
				X_ref_temp = X_curr + INTERPOLATION_INTERVAL;
 8001e12:	4b25      	ldr	r3, [pc, #148]	; (8001ea8 <TIM3_IRQHandler+0x144>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4618      	mov	r0, r3
 8001e18:	f7fe fb4c 	bl	80004b4 <__aeabi_f2d>
 8001e1c:	4b24      	ldr	r3, [pc, #144]	; (8001eb0 <TIM3_IRQHandler+0x14c>)
 8001e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e22:	f7fe f9e9 	bl	80001f8 <__adddf3>
 8001e26:	4602      	mov	r2, r0
 8001e28:	460b      	mov	r3, r1
 8001e2a:	4610      	mov	r0, r2
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	f7fe fe71 	bl	8000b14 <__aeabi_d2f>
 8001e32:	4603      	mov	r3, r0
 8001e34:	4a1b      	ldr	r2, [pc, #108]	; (8001ea4 <TIM3_IRQHandler+0x140>)
 8001e36:	6013      	str	r3, [r2, #0]
 8001e38:	e003      	b.n	8001e42 <TIM3_IRQHandler+0xde>
			else
				X_ref_temp = X_ref;
 8001e3a:	4b1c      	ldr	r3, [pc, #112]	; (8001eac <TIM3_IRQHandler+0x148>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a19      	ldr	r2, [pc, #100]	; (8001ea4 <TIM3_IRQHandler+0x140>)
 8001e40:	6013      	str	r3, [r2, #0]
		}

		inverse_kinematics(X_ref_temp);
 8001e42:	4b18      	ldr	r3, [pc, #96]	; (8001ea4 <TIM3_IRQHandler+0x140>)
 8001e44:	edd3 7a00 	vldr	s15, [r3]
 8001e48:	eeb0 0a67 	vmov.f32	s0, s15
 8001e4c:	f7ff fad4 	bl	80013f8 <inverse_kinematics>

		if( (ack_to_be_sent == 1) && (fabs(X_ref - X_curr) < 2)){
 8001e50:	4b18      	ldr	r3, [pc, #96]	; (8001eb4 <TIM3_IRQHandler+0x150>)
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d11d      	bne.n	8001e94 <TIM3_IRQHandler+0x130>
 8001e58:	4b14      	ldr	r3, [pc, #80]	; (8001eac <TIM3_IRQHandler+0x148>)
 8001e5a:	ed93 7a00 	vldr	s14, [r3]
 8001e5e:	4b12      	ldr	r3, [pc, #72]	; (8001ea8 <TIM3_IRQHandler+0x144>)
 8001e60:	edd3 7a00 	vldr	s15, [r3]
 8001e64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e68:	eef0 7ae7 	vabs.f32	s15, s15
 8001e6c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001e70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e78:	d50c      	bpl.n	8001e94 <TIM3_IRQHandler+0x130>
			memcpy(&usb_out, &acknowledge_message, sizeof(usb_out));
 8001e7a:	4b0f      	ldr	r3, [pc, #60]	; (8001eb8 <TIM3_IRQHandler+0x154>)
 8001e7c:	4a0f      	ldr	r2, [pc, #60]	; (8001ebc <TIM3_IRQHandler+0x158>)
 8001e7e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001e82:	e883 0003 	stmia.w	r3, {r0, r1}
			CDC_Transmit_FS(usb_out, sizeof(usb_out));
 8001e86:	2108      	movs	r1, #8
 8001e88:	480b      	ldr	r0, [pc, #44]	; (8001eb8 <TIM3_IRQHandler+0x154>)
 8001e8a:	f007 fd15 	bl	80098b8 <CDC_Transmit_FS>
			ack_to_be_sent = 0;
 8001e8e:	4b09      	ldr	r3, [pc, #36]	; (8001eb4 <TIM3_IRQHandler+0x150>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	701a      	strb	r2, [r3, #0]
		}
	}

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001e94:	480a      	ldr	r0, [pc, #40]	; (8001ec0 <TIM3_IRQHandler+0x15c>)
 8001e96:	f003 f9d7 	bl	8005248 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001e9a:	bf00      	nop
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	20000038 	.word	0x20000038
 8001ea4:	200002d8 	.word	0x200002d8
 8001ea8:	200002b8 	.word	0x200002b8
 8001eac:	200002a8 	.word	0x200002a8
 8001eb0:	20000000 	.word	0x20000000
 8001eb4:	200002be 	.word	0x200002be
 8001eb8:	20000008 	.word	0x20000008
 8001ebc:	20000010 	.word	0x20000010
 8001ec0:	20000200 	.word	0x20000200
 8001ec4:	00000000 	.word	0x00000000

08001ec8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001ec8:	b5b0      	push	{r4, r5, r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

	if(error_code == 0 && external_shutdown == 0){
 8001ece:	4bb6      	ldr	r3, [pc, #728]	; (80021a8 <TIM4_IRQHandler+0x2e0>)
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	f040 8354 	bne.w	8002580 <TIM4_IRQHandler+0x6b8>
 8001ed8:	4bb4      	ldr	r3, [pc, #720]	; (80021ac <TIM4_IRQHandler+0x2e4>)
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	f040 834f 	bne.w	8002580 <TIM4_IRQHandler+0x6b8>

		/* Determine PID errors */
		inner_pos_error = mot_inner_set_pos - enc_inner_pos;
 8001ee2:	4bb3      	ldr	r3, [pc, #716]	; (80021b0 <TIM4_IRQHandler+0x2e8>)
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	4bb3      	ldr	r3, [pc, #716]	; (80021b4 <TIM4_IRQHandler+0x2ec>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	1ad3      	subs	r3, r2, r3
 8001eec:	ee07 3a90 	vmov	s15, r3
 8001ef0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ef4:	4bb0      	ldr	r3, [pc, #704]	; (80021b8 <TIM4_IRQHandler+0x2f0>)
 8001ef6:	edc3 7a00 	vstr	s15, [r3]
		middle_pos_error = mot_middle_set_pos - enc_middle_pos;
 8001efa:	4bb0      	ldr	r3, [pc, #704]	; (80021bc <TIM4_IRQHandler+0x2f4>)
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	4bb0      	ldr	r3, [pc, #704]	; (80021c0 <TIM4_IRQHandler+0x2f8>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	ee07 3a90 	vmov	s15, r3
 8001f08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f0c:	4bad      	ldr	r3, [pc, #692]	; (80021c4 <TIM4_IRQHandler+0x2fc>)
 8001f0e:	edc3 7a00 	vstr	s15, [r3]
		outer_pos_error = mot_outer_set_pos - enc_outer_pos;
 8001f12:	4bad      	ldr	r3, [pc, #692]	; (80021c8 <TIM4_IRQHandler+0x300>)
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	4bad      	ldr	r3, [pc, #692]	; (80021cc <TIM4_IRQHandler+0x304>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	ee07 3a90 	vmov	s15, r3
 8001f20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f24:	4baa      	ldr	r3, [pc, #680]	; (80021d0 <TIM4_IRQHandler+0x308>)
 8001f26:	edc3 7a00 	vstr	s15, [r3]

		float inner_der_error=(inner_pos_error-pre_inner_pos_error)*PID_freq;
 8001f2a:	4ba3      	ldr	r3, [pc, #652]	; (80021b8 <TIM4_IRQHandler+0x2f0>)
 8001f2c:	ed93 7a00 	vldr	s14, [r3]
 8001f30:	4ba8      	ldr	r3, [pc, #672]	; (80021d4 <TIM4_IRQHandler+0x30c>)
 8001f32:	edd3 7a00 	vldr	s15, [r3]
 8001f36:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f3a:	4ba7      	ldr	r3, [pc, #668]	; (80021d8 <TIM4_IRQHandler+0x310>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	ee07 3a90 	vmov	s15, r3
 8001f42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f4a:	edc7 7a03 	vstr	s15, [r7, #12]
		float middle_der_error=(middle_pos_error-pre_middle_pos_error)*PID_freq;
 8001f4e:	4b9d      	ldr	r3, [pc, #628]	; (80021c4 <TIM4_IRQHandler+0x2fc>)
 8001f50:	ed93 7a00 	vldr	s14, [r3]
 8001f54:	4ba1      	ldr	r3, [pc, #644]	; (80021dc <TIM4_IRQHandler+0x314>)
 8001f56:	edd3 7a00 	vldr	s15, [r3]
 8001f5a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f5e:	4b9e      	ldr	r3, [pc, #632]	; (80021d8 <TIM4_IRQHandler+0x310>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	ee07 3a90 	vmov	s15, r3
 8001f66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f6e:	edc7 7a02 	vstr	s15, [r7, #8]
		float outer_der_error=(outer_pos_error-pre_outer_pos_error)*PID_freq;
 8001f72:	4b97      	ldr	r3, [pc, #604]	; (80021d0 <TIM4_IRQHandler+0x308>)
 8001f74:	ed93 7a00 	vldr	s14, [r3]
 8001f78:	4b99      	ldr	r3, [pc, #612]	; (80021e0 <TIM4_IRQHandler+0x318>)
 8001f7a:	edd3 7a00 	vldr	s15, [r3]
 8001f7e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f82:	4b95      	ldr	r3, [pc, #596]	; (80021d8 <TIM4_IRQHandler+0x310>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	ee07 3a90 	vmov	s15, r3
 8001f8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f92:	edc7 7a01 	vstr	s15, [r7, #4]

		inner_int_error+=inner_pos_error/PID_freq;
 8001f96:	4b88      	ldr	r3, [pc, #544]	; (80021b8 <TIM4_IRQHandler+0x2f0>)
 8001f98:	edd3 6a00 	vldr	s13, [r3]
 8001f9c:	4b8e      	ldr	r3, [pc, #568]	; (80021d8 <TIM4_IRQHandler+0x310>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	ee07 3a90 	vmov	s15, r3
 8001fa4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fa8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001fac:	4b8d      	ldr	r3, [pc, #564]	; (80021e4 <TIM4_IRQHandler+0x31c>)
 8001fae:	edd3 7a00 	vldr	s15, [r3]
 8001fb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fb6:	4b8b      	ldr	r3, [pc, #556]	; (80021e4 <TIM4_IRQHandler+0x31c>)
 8001fb8:	edc3 7a00 	vstr	s15, [r3]
		middle_int_error+=middle_pos_error/PID_freq;
 8001fbc:	4b81      	ldr	r3, [pc, #516]	; (80021c4 <TIM4_IRQHandler+0x2fc>)
 8001fbe:	edd3 6a00 	vldr	s13, [r3]
 8001fc2:	4b85      	ldr	r3, [pc, #532]	; (80021d8 <TIM4_IRQHandler+0x310>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	ee07 3a90 	vmov	s15, r3
 8001fca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001fd2:	4b85      	ldr	r3, [pc, #532]	; (80021e8 <TIM4_IRQHandler+0x320>)
 8001fd4:	edd3 7a00 	vldr	s15, [r3]
 8001fd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fdc:	4b82      	ldr	r3, [pc, #520]	; (80021e8 <TIM4_IRQHandler+0x320>)
 8001fde:	edc3 7a00 	vstr	s15, [r3]
		outer_int_error+=outer_pos_error/PID_freq;
 8001fe2:	4b7b      	ldr	r3, [pc, #492]	; (80021d0 <TIM4_IRQHandler+0x308>)
 8001fe4:	edd3 6a00 	vldr	s13, [r3]
 8001fe8:	4b7b      	ldr	r3, [pc, #492]	; (80021d8 <TIM4_IRQHandler+0x310>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	ee07 3a90 	vmov	s15, r3
 8001ff0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ff4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001ff8:	4b7c      	ldr	r3, [pc, #496]	; (80021ec <TIM4_IRQHandler+0x324>)
 8001ffa:	edd3 7a00 	vldr	s15, [r3]
 8001ffe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002002:	4b7a      	ldr	r3, [pc, #488]	; (80021ec <TIM4_IRQHandler+0x324>)
 8002004:	edc3 7a00 	vstr	s15, [r3]

		if (inner_int_error>=ANTI_WIND_UP) inner_int_error=ANTI_WIND_UP;
 8002008:	4b76      	ldr	r3, [pc, #472]	; (80021e4 <TIM4_IRQHandler+0x31c>)
 800200a:	edd3 7a00 	vldr	s15, [r3]
 800200e:	ed9f 7a78 	vldr	s14, [pc, #480]	; 80021f0 <TIM4_IRQHandler+0x328>
 8002012:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002016:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800201a:	db02      	blt.n	8002022 <TIM4_IRQHandler+0x15a>
 800201c:	4b71      	ldr	r3, [pc, #452]	; (80021e4 <TIM4_IRQHandler+0x31c>)
 800201e:	4a75      	ldr	r2, [pc, #468]	; (80021f4 <TIM4_IRQHandler+0x32c>)
 8002020:	601a      	str	r2, [r3, #0]
		if (middle_int_error>=ANTI_WIND_UP) middle_int_error=ANTI_WIND_UP;
 8002022:	4b71      	ldr	r3, [pc, #452]	; (80021e8 <TIM4_IRQHandler+0x320>)
 8002024:	edd3 7a00 	vldr	s15, [r3]
 8002028:	ed9f 7a71 	vldr	s14, [pc, #452]	; 80021f0 <TIM4_IRQHandler+0x328>
 800202c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002030:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002034:	db02      	blt.n	800203c <TIM4_IRQHandler+0x174>
 8002036:	4b6c      	ldr	r3, [pc, #432]	; (80021e8 <TIM4_IRQHandler+0x320>)
 8002038:	4a6e      	ldr	r2, [pc, #440]	; (80021f4 <TIM4_IRQHandler+0x32c>)
 800203a:	601a      	str	r2, [r3, #0]
		if (outer_int_error>=ANTI_WIND_UP) outer_int_error=ANTI_WIND_UP;
 800203c:	4b6b      	ldr	r3, [pc, #428]	; (80021ec <TIM4_IRQHandler+0x324>)
 800203e:	edd3 7a00 	vldr	s15, [r3]
 8002042:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 80021f0 <TIM4_IRQHandler+0x328>
 8002046:	eef4 7ac7 	vcmpe.f32	s15, s14
 800204a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800204e:	db02      	blt.n	8002056 <TIM4_IRQHandler+0x18e>
 8002050:	4b66      	ldr	r3, [pc, #408]	; (80021ec <TIM4_IRQHandler+0x324>)
 8002052:	4a68      	ldr	r2, [pc, #416]	; (80021f4 <TIM4_IRQHandler+0x32c>)
 8002054:	601a      	str	r2, [r3, #0]

		if (inner_int_error<=-ANTI_WIND_UP) inner_int_error=-ANTI_WIND_UP;
 8002056:	4b63      	ldr	r3, [pc, #396]	; (80021e4 <TIM4_IRQHandler+0x31c>)
 8002058:	edd3 7a00 	vldr	s15, [r3]
 800205c:	ed9f 7a66 	vldr	s14, [pc, #408]	; 80021f8 <TIM4_IRQHandler+0x330>
 8002060:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002068:	d802      	bhi.n	8002070 <TIM4_IRQHandler+0x1a8>
 800206a:	4b5e      	ldr	r3, [pc, #376]	; (80021e4 <TIM4_IRQHandler+0x31c>)
 800206c:	4a63      	ldr	r2, [pc, #396]	; (80021fc <TIM4_IRQHandler+0x334>)
 800206e:	601a      	str	r2, [r3, #0]
		if (middle_int_error<=-ANTI_WIND_UP) middle_int_error=-ANTI_WIND_UP;
 8002070:	4b5d      	ldr	r3, [pc, #372]	; (80021e8 <TIM4_IRQHandler+0x320>)
 8002072:	edd3 7a00 	vldr	s15, [r3]
 8002076:	ed9f 7a60 	vldr	s14, [pc, #384]	; 80021f8 <TIM4_IRQHandler+0x330>
 800207a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800207e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002082:	d802      	bhi.n	800208a <TIM4_IRQHandler+0x1c2>
 8002084:	4b58      	ldr	r3, [pc, #352]	; (80021e8 <TIM4_IRQHandler+0x320>)
 8002086:	4a5d      	ldr	r2, [pc, #372]	; (80021fc <TIM4_IRQHandler+0x334>)
 8002088:	601a      	str	r2, [r3, #0]
		if (outer_int_error<=-ANTI_WIND_UP) outer_int_error=-ANTI_WIND_UP;
 800208a:	4b58      	ldr	r3, [pc, #352]	; (80021ec <TIM4_IRQHandler+0x324>)
 800208c:	edd3 7a00 	vldr	s15, [r3]
 8002090:	ed9f 7a59 	vldr	s14, [pc, #356]	; 80021f8 <TIM4_IRQHandler+0x330>
 8002094:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002098:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800209c:	d802      	bhi.n	80020a4 <TIM4_IRQHandler+0x1dc>
 800209e:	4b53      	ldr	r3, [pc, #332]	; (80021ec <TIM4_IRQHandler+0x324>)
 80020a0:	4a56      	ldr	r2, [pc, #344]	; (80021fc <TIM4_IRQHandler+0x334>)
 80020a2:	601a      	str	r2, [r3, #0]

		if (((inner_pos_error>0) && (inner_int_error<0))||((inner_pos_error<0) && (inner_int_error>0))) inner_int_error=0;
 80020a4:	4b44      	ldr	r3, [pc, #272]	; (80021b8 <TIM4_IRQHandler+0x2f0>)
 80020a6:	edd3 7a00 	vldr	s15, [r3]
 80020aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020b2:	dd07      	ble.n	80020c4 <TIM4_IRQHandler+0x1fc>
 80020b4:	4b4b      	ldr	r3, [pc, #300]	; (80021e4 <TIM4_IRQHandler+0x31c>)
 80020b6:	edd3 7a00 	vldr	s15, [r3]
 80020ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020c2:	d40f      	bmi.n	80020e4 <TIM4_IRQHandler+0x21c>
 80020c4:	4b3c      	ldr	r3, [pc, #240]	; (80021b8 <TIM4_IRQHandler+0x2f0>)
 80020c6:	edd3 7a00 	vldr	s15, [r3]
 80020ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d2:	d50b      	bpl.n	80020ec <TIM4_IRQHandler+0x224>
 80020d4:	4b43      	ldr	r3, [pc, #268]	; (80021e4 <TIM4_IRQHandler+0x31c>)
 80020d6:	edd3 7a00 	vldr	s15, [r3]
 80020da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020e2:	dd03      	ble.n	80020ec <TIM4_IRQHandler+0x224>
 80020e4:	4b3f      	ldr	r3, [pc, #252]	; (80021e4 <TIM4_IRQHandler+0x31c>)
 80020e6:	f04f 0200 	mov.w	r2, #0
 80020ea:	601a      	str	r2, [r3, #0]
		if (((middle_pos_error>0) && (middle_int_error<0))||((middle_pos_error<0) && (middle_int_error>0))) middle_int_error=0;
 80020ec:	4b35      	ldr	r3, [pc, #212]	; (80021c4 <TIM4_IRQHandler+0x2fc>)
 80020ee:	edd3 7a00 	vldr	s15, [r3]
 80020f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020fa:	dd07      	ble.n	800210c <TIM4_IRQHandler+0x244>
 80020fc:	4b3a      	ldr	r3, [pc, #232]	; (80021e8 <TIM4_IRQHandler+0x320>)
 80020fe:	edd3 7a00 	vldr	s15, [r3]
 8002102:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800210a:	d40f      	bmi.n	800212c <TIM4_IRQHandler+0x264>
 800210c:	4b2d      	ldr	r3, [pc, #180]	; (80021c4 <TIM4_IRQHandler+0x2fc>)
 800210e:	edd3 7a00 	vldr	s15, [r3]
 8002112:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800211a:	d50b      	bpl.n	8002134 <TIM4_IRQHandler+0x26c>
 800211c:	4b32      	ldr	r3, [pc, #200]	; (80021e8 <TIM4_IRQHandler+0x320>)
 800211e:	edd3 7a00 	vldr	s15, [r3]
 8002122:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800212a:	dd03      	ble.n	8002134 <TIM4_IRQHandler+0x26c>
 800212c:	4b2e      	ldr	r3, [pc, #184]	; (80021e8 <TIM4_IRQHandler+0x320>)
 800212e:	f04f 0200 	mov.w	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
		if (((outer_pos_error>0) && (outer_int_error<0))||((outer_pos_error<0) && (outer_int_error>0))) outer_int_error=0;
 8002134:	4b26      	ldr	r3, [pc, #152]	; (80021d0 <TIM4_IRQHandler+0x308>)
 8002136:	edd3 7a00 	vldr	s15, [r3]
 800213a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800213e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002142:	dd07      	ble.n	8002154 <TIM4_IRQHandler+0x28c>
 8002144:	4b29      	ldr	r3, [pc, #164]	; (80021ec <TIM4_IRQHandler+0x324>)
 8002146:	edd3 7a00 	vldr	s15, [r3]
 800214a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800214e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002152:	d40f      	bmi.n	8002174 <TIM4_IRQHandler+0x2ac>
 8002154:	4b1e      	ldr	r3, [pc, #120]	; (80021d0 <TIM4_IRQHandler+0x308>)
 8002156:	edd3 7a00 	vldr	s15, [r3]
 800215a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800215e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002162:	d50b      	bpl.n	800217c <TIM4_IRQHandler+0x2b4>
 8002164:	4b21      	ldr	r3, [pc, #132]	; (80021ec <TIM4_IRQHandler+0x324>)
 8002166:	edd3 7a00 	vldr	s15, [r3]
 800216a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800216e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002172:	dd03      	ble.n	800217c <TIM4_IRQHandler+0x2b4>
 8002174:	4b1d      	ldr	r3, [pc, #116]	; (80021ec <TIM4_IRQHandler+0x324>)
 8002176:	f04f 0200 	mov.w	r2, #0
 800217a:	601a      	str	r2, [r3, #0]

		pre_inner_pos_error=inner_pos_error;
 800217c:	4b0e      	ldr	r3, [pc, #56]	; (80021b8 <TIM4_IRQHandler+0x2f0>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a14      	ldr	r2, [pc, #80]	; (80021d4 <TIM4_IRQHandler+0x30c>)
 8002182:	6013      	str	r3, [r2, #0]
		pre_middle_pos_error=middle_pos_error;
 8002184:	4b0f      	ldr	r3, [pc, #60]	; (80021c4 <TIM4_IRQHandler+0x2fc>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a14      	ldr	r2, [pc, #80]	; (80021dc <TIM4_IRQHandler+0x314>)
 800218a:	6013      	str	r3, [r2, #0]
		pre_outer_pos_error=outer_pos_error;
 800218c:	4b10      	ldr	r3, [pc, #64]	; (80021d0 <TIM4_IRQHandler+0x308>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a13      	ldr	r2, [pc, #76]	; (80021e0 <TIM4_IRQHandler+0x318>)
 8002192:	6013      	str	r3, [r2, #0]

		/* Set the duty (only proportional implemented for now) */
		duty_inner = (int)(kp_inner*inner_pos_error+kd_inner*inner_der_error+ki_inner*inner_int_error);
 8002194:	4b1a      	ldr	r3, [pc, #104]	; (8002200 <TIM4_IRQHandler+0x338>)
 8002196:	ed93 7a00 	vldr	s14, [r3]
 800219a:	4b07      	ldr	r3, [pc, #28]	; (80021b8 <TIM4_IRQHandler+0x2f0>)
 800219c:	edd3 7a00 	vldr	s15, [r3]
 80021a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80021a4:	e02e      	b.n	8002204 <TIM4_IRQHandler+0x33c>
 80021a6:	bf00      	nop
 80021a8:	200002bc 	.word	0x200002bc
 80021ac:	200002bd 	.word	0x200002bd
 80021b0:	20000300 	.word	0x20000300
 80021b4:	200002dc 	.word	0x200002dc
 80021b8:	2000030c 	.word	0x2000030c
 80021bc:	20000304 	.word	0x20000304
 80021c0:	200002e0 	.word	0x200002e0
 80021c4:	20000310 	.word	0x20000310
 80021c8:	20000308 	.word	0x20000308
 80021cc:	200002e4 	.word	0x200002e4
 80021d0:	20000314 	.word	0x20000314
 80021d4:	20000318 	.word	0x20000318
 80021d8:	20000290 	.word	0x20000290
 80021dc:	2000031c 	.word	0x2000031c
 80021e0:	20000320 	.word	0x20000320
 80021e4:	20000324 	.word	0x20000324
 80021e8:	20000328 	.word	0x20000328
 80021ec:	2000032c 	.word	0x2000032c
 80021f0:	42a00000 	.word	0x42a00000
 80021f4:	42a00000 	.word	0x42a00000
 80021f8:	c2a00000 	.word	0xc2a00000
 80021fc:	c2a00000 	.word	0xc2a00000
 8002200:	20000020 	.word	0x20000020
 8002204:	4b5d      	ldr	r3, [pc, #372]	; (800237c <TIM4_IRQHandler+0x4b4>)
 8002206:	edd3 6a00 	vldr	s13, [r3]
 800220a:	edd7 7a03 	vldr	s15, [r7, #12]
 800220e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002212:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002216:	4b5a      	ldr	r3, [pc, #360]	; (8002380 <TIM4_IRQHandler+0x4b8>)
 8002218:	edd3 6a00 	vldr	s13, [r3]
 800221c:	4b59      	ldr	r3, [pc, #356]	; (8002384 <TIM4_IRQHandler+0x4bc>)
 800221e:	edd3 7a00 	vldr	s15, [r3]
 8002222:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002226:	ee77 7a27 	vadd.f32	s15, s14, s15
 800222a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800222e:	ee17 2a90 	vmov	r2, s15
 8002232:	4b55      	ldr	r3, [pc, #340]	; (8002388 <TIM4_IRQHandler+0x4c0>)
 8002234:	601a      	str	r2, [r3, #0]
		duty_middle = (int)(kp_middle*middle_pos_error+kd_middle*middle_der_error+ki_middle*middle_int_error);
 8002236:	4b55      	ldr	r3, [pc, #340]	; (800238c <TIM4_IRQHandler+0x4c4>)
 8002238:	ed93 7a00 	vldr	s14, [r3]
 800223c:	4b54      	ldr	r3, [pc, #336]	; (8002390 <TIM4_IRQHandler+0x4c8>)
 800223e:	edd3 7a00 	vldr	s15, [r3]
 8002242:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002246:	4b53      	ldr	r3, [pc, #332]	; (8002394 <TIM4_IRQHandler+0x4cc>)
 8002248:	edd3 6a00 	vldr	s13, [r3]
 800224c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002250:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002254:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002258:	4b4f      	ldr	r3, [pc, #316]	; (8002398 <TIM4_IRQHandler+0x4d0>)
 800225a:	edd3 6a00 	vldr	s13, [r3]
 800225e:	4b4f      	ldr	r3, [pc, #316]	; (800239c <TIM4_IRQHandler+0x4d4>)
 8002260:	edd3 7a00 	vldr	s15, [r3]
 8002264:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002268:	ee77 7a27 	vadd.f32	s15, s14, s15
 800226c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002270:	ee17 2a90 	vmov	r2, s15
 8002274:	4b4a      	ldr	r3, [pc, #296]	; (80023a0 <TIM4_IRQHandler+0x4d8>)
 8002276:	601a      	str	r2, [r3, #0]
		duty_outer = (int)(kp_outer*outer_pos_error+kd_outer*outer_der_error+ki_outer*outer_int_error);
 8002278:	4b4a      	ldr	r3, [pc, #296]	; (80023a4 <TIM4_IRQHandler+0x4dc>)
 800227a:	ed93 7a00 	vldr	s14, [r3]
 800227e:	4b4a      	ldr	r3, [pc, #296]	; (80023a8 <TIM4_IRQHandler+0x4e0>)
 8002280:	edd3 7a00 	vldr	s15, [r3]
 8002284:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002288:	4b48      	ldr	r3, [pc, #288]	; (80023ac <TIM4_IRQHandler+0x4e4>)
 800228a:	edd3 6a00 	vldr	s13, [r3]
 800228e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002292:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002296:	ee37 7a27 	vadd.f32	s14, s14, s15
 800229a:	4b45      	ldr	r3, [pc, #276]	; (80023b0 <TIM4_IRQHandler+0x4e8>)
 800229c:	edd3 6a00 	vldr	s13, [r3]
 80022a0:	4b44      	ldr	r3, [pc, #272]	; (80023b4 <TIM4_IRQHandler+0x4ec>)
 80022a2:	edd3 7a00 	vldr	s15, [r3]
 80022a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022b2:	ee17 2a90 	vmov	r2, s15
 80022b6:	4b40      	ldr	r3, [pc, #256]	; (80023b8 <TIM4_IRQHandler+0x4f0>)
 80022b8:	601a      	str	r2, [r3, #0]

		/* Set the direction (MOTOR CONNECTIONS REVERSED!!!) */
		if(duty_inner > 0){
 80022ba:	4b33      	ldr	r3, [pc, #204]	; (8002388 <TIM4_IRQHandler+0x4c0>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	dd0e      	ble.n	80022e0 <TIM4_IRQHandler+0x418>
				HAL_GPIO_WritePin(GPIOB, IN1_A_Pin, LOW);
 80022c2:	4b3e      	ldr	r3, [pc, #248]	; (80023bc <TIM4_IRQHandler+0x4f4>)
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	461a      	mov	r2, r3
 80022c8:	2108      	movs	r1, #8
 80022ca:	483d      	ldr	r0, [pc, #244]	; (80023c0 <TIM4_IRQHandler+0x4f8>)
 80022cc:	f000 fefc 	bl	80030c8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, IN1_B_Pin, HIGH);
 80022d0:	4b3c      	ldr	r3, [pc, #240]	; (80023c4 <TIM4_IRQHandler+0x4fc>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	461a      	mov	r2, r3
 80022d6:	2110      	movs	r1, #16
 80022d8:	4839      	ldr	r0, [pc, #228]	; (80023c0 <TIM4_IRQHandler+0x4f8>)
 80022da:	f000 fef5 	bl	80030c8 <HAL_GPIO_WritePin>
 80022de:	e012      	b.n	8002306 <TIM4_IRQHandler+0x43e>
		}
		else{
				duty_inner = -duty_inner;
 80022e0:	4b29      	ldr	r3, [pc, #164]	; (8002388 <TIM4_IRQHandler+0x4c0>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	425b      	negs	r3, r3
 80022e6:	4a28      	ldr	r2, [pc, #160]	; (8002388 <TIM4_IRQHandler+0x4c0>)
 80022e8:	6013      	str	r3, [r2, #0]
				HAL_GPIO_WritePin(GPIOB, IN1_B_Pin, LOW);
 80022ea:	4b34      	ldr	r3, [pc, #208]	; (80023bc <TIM4_IRQHandler+0x4f4>)
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	461a      	mov	r2, r3
 80022f0:	2110      	movs	r1, #16
 80022f2:	4833      	ldr	r0, [pc, #204]	; (80023c0 <TIM4_IRQHandler+0x4f8>)
 80022f4:	f000 fee8 	bl	80030c8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, IN1_A_Pin, HIGH);
 80022f8:	4b32      	ldr	r3, [pc, #200]	; (80023c4 <TIM4_IRQHandler+0x4fc>)
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	461a      	mov	r2, r3
 80022fe:	2108      	movs	r1, #8
 8002300:	482f      	ldr	r0, [pc, #188]	; (80023c0 <TIM4_IRQHandler+0x4f8>)
 8002302:	f000 fee1 	bl	80030c8 <HAL_GPIO_WritePin>
		}
		if(duty_middle > 0){
 8002306:	4b26      	ldr	r3, [pc, #152]	; (80023a0 <TIM4_IRQHandler+0x4d8>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	2b00      	cmp	r3, #0
 800230c:	dd0e      	ble.n	800232c <TIM4_IRQHandler+0x464>
				HAL_GPIO_WritePin(GPIOB, IN2_A_Pin, LOW);
 800230e:	4b2b      	ldr	r3, [pc, #172]	; (80023bc <TIM4_IRQHandler+0x4f4>)
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	461a      	mov	r2, r3
 8002314:	2120      	movs	r1, #32
 8002316:	482a      	ldr	r0, [pc, #168]	; (80023c0 <TIM4_IRQHandler+0x4f8>)
 8002318:	f000 fed6 	bl	80030c8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, IN2_B_Pin, HIGH);
 800231c:	4b29      	ldr	r3, [pc, #164]	; (80023c4 <TIM4_IRQHandler+0x4fc>)
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	461a      	mov	r2, r3
 8002322:	2140      	movs	r1, #64	; 0x40
 8002324:	4826      	ldr	r0, [pc, #152]	; (80023c0 <TIM4_IRQHandler+0x4f8>)
 8002326:	f000 fecf 	bl	80030c8 <HAL_GPIO_WritePin>
 800232a:	e012      	b.n	8002352 <TIM4_IRQHandler+0x48a>
		}
		else{
				duty_middle = -duty_middle;
 800232c:	4b1c      	ldr	r3, [pc, #112]	; (80023a0 <TIM4_IRQHandler+0x4d8>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	425b      	negs	r3, r3
 8002332:	4a1b      	ldr	r2, [pc, #108]	; (80023a0 <TIM4_IRQHandler+0x4d8>)
 8002334:	6013      	str	r3, [r2, #0]
				HAL_GPIO_WritePin(GPIOB, IN2_B_Pin, LOW);
 8002336:	4b21      	ldr	r3, [pc, #132]	; (80023bc <TIM4_IRQHandler+0x4f4>)
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	461a      	mov	r2, r3
 800233c:	2140      	movs	r1, #64	; 0x40
 800233e:	4820      	ldr	r0, [pc, #128]	; (80023c0 <TIM4_IRQHandler+0x4f8>)
 8002340:	f000 fec2 	bl	80030c8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, IN2_A_Pin, HIGH);
 8002344:	4b1f      	ldr	r3, [pc, #124]	; (80023c4 <TIM4_IRQHandler+0x4fc>)
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	461a      	mov	r2, r3
 800234a:	2120      	movs	r1, #32
 800234c:	481c      	ldr	r0, [pc, #112]	; (80023c0 <TIM4_IRQHandler+0x4f8>)
 800234e:	f000 febb 	bl	80030c8 <HAL_GPIO_WritePin>
		}
		if(duty_outer > 0){
 8002352:	4b19      	ldr	r3, [pc, #100]	; (80023b8 <TIM4_IRQHandler+0x4f0>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	2b00      	cmp	r3, #0
 8002358:	dd36      	ble.n	80023c8 <TIM4_IRQHandler+0x500>
				HAL_GPIO_WritePin(GPIOB, IN3_A_Pin, LOW);
 800235a:	4b18      	ldr	r3, [pc, #96]	; (80023bc <TIM4_IRQHandler+0x4f4>)
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	461a      	mov	r2, r3
 8002360:	2180      	movs	r1, #128	; 0x80
 8002362:	4817      	ldr	r0, [pc, #92]	; (80023c0 <TIM4_IRQHandler+0x4f8>)
 8002364:	f000 feb0 	bl	80030c8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, IN3_B_Pin, HIGH);
 8002368:	4b16      	ldr	r3, [pc, #88]	; (80023c4 <TIM4_IRQHandler+0x4fc>)
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	461a      	mov	r2, r3
 800236e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002372:	4813      	ldr	r0, [pc, #76]	; (80023c0 <TIM4_IRQHandler+0x4f8>)
 8002374:	f000 fea8 	bl	80030c8 <HAL_GPIO_WritePin>
 8002378:	e03a      	b.n	80023f0 <TIM4_IRQHandler+0x528>
 800237a:	bf00      	nop
 800237c:	20000330 	.word	0x20000330
 8002380:	20000024 	.word	0x20000024
 8002384:	20000324 	.word	0x20000324
 8002388:	2000033c 	.word	0x2000033c
 800238c:	20000028 	.word	0x20000028
 8002390:	20000310 	.word	0x20000310
 8002394:	20000334 	.word	0x20000334
 8002398:	2000002c 	.word	0x2000002c
 800239c:	20000328 	.word	0x20000328
 80023a0:	20000340 	.word	0x20000340
 80023a4:	20000030 	.word	0x20000030
 80023a8:	20000314 	.word	0x20000314
 80023ac:	20000338 	.word	0x20000338
 80023b0:	20000034 	.word	0x20000034
 80023b4:	2000032c 	.word	0x2000032c
 80023b8:	20000344 	.word	0x20000344
 80023bc:	20000348 	.word	0x20000348
 80023c0:	40020400 	.word	0x40020400
 80023c4:	20000039 	.word	0x20000039
		}
		else{
				duty_outer = -duty_outer;
 80023c8:	4b7d      	ldr	r3, [pc, #500]	; (80025c0 <TIM4_IRQHandler+0x6f8>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	425b      	negs	r3, r3
 80023ce:	4a7c      	ldr	r2, [pc, #496]	; (80025c0 <TIM4_IRQHandler+0x6f8>)
 80023d0:	6013      	str	r3, [r2, #0]
				HAL_GPIO_WritePin(GPIOB, IN3_B_Pin, LOW);
 80023d2:	4b7c      	ldr	r3, [pc, #496]	; (80025c4 <TIM4_IRQHandler+0x6fc>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	461a      	mov	r2, r3
 80023d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023dc:	487a      	ldr	r0, [pc, #488]	; (80025c8 <TIM4_IRQHandler+0x700>)
 80023de:	f000 fe73 	bl	80030c8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, IN3_A_Pin, HIGH);
 80023e2:	4b7a      	ldr	r3, [pc, #488]	; (80025cc <TIM4_IRQHandler+0x704>)
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	461a      	mov	r2, r3
 80023e8:	2180      	movs	r1, #128	; 0x80
 80023ea:	4877      	ldr	r0, [pc, #476]	; (80025c8 <TIM4_IRQHandler+0x700>)
 80023ec:	f000 fe6c 	bl	80030c8 <HAL_GPIO_WritePin>
		}

		/* Limit the duty */
		if(duty_inner > ((htim1.Init.Period+1)*DUTY_PERCENTAGE_LIMIT)){
 80023f0:	4b77      	ldr	r3, [pc, #476]	; (80025d0 <TIM4_IRQHandler+0x708>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7fe f84b 	bl	8000490 <__aeabi_i2d>
 80023fa:	4604      	mov	r4, r0
 80023fc:	460d      	mov	r5, r1
 80023fe:	4b75      	ldr	r3, [pc, #468]	; (80025d4 <TIM4_IRQHandler+0x70c>)
 8002400:	68db      	ldr	r3, [r3, #12]
 8002402:	3301      	adds	r3, #1
 8002404:	4618      	mov	r0, r3
 8002406:	f7fe f833 	bl	8000470 <__aeabi_ui2d>
 800240a:	a36b      	add	r3, pc, #428	; (adr r3, 80025b8 <TIM4_IRQHandler+0x6f0>)
 800240c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002410:	f7fe f8a8 	bl	8000564 <__aeabi_dmul>
 8002414:	4602      	mov	r2, r0
 8002416:	460b      	mov	r3, r1
 8002418:	4620      	mov	r0, r4
 800241a:	4629      	mov	r1, r5
 800241c:	f7fe fb32 	bl	8000a84 <__aeabi_dcmpgt>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d013      	beq.n	800244e <TIM4_IRQHandler+0x586>
				duty_inner = (htim1.Init.Period+1)*DUTY_PERCENTAGE_LIMIT;
 8002426:	4b6b      	ldr	r3, [pc, #428]	; (80025d4 <TIM4_IRQHandler+0x70c>)
 8002428:	68db      	ldr	r3, [r3, #12]
 800242a:	3301      	adds	r3, #1
 800242c:	4618      	mov	r0, r3
 800242e:	f7fe f81f 	bl	8000470 <__aeabi_ui2d>
 8002432:	a361      	add	r3, pc, #388	; (adr r3, 80025b8 <TIM4_IRQHandler+0x6f0>)
 8002434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002438:	f7fe f894 	bl	8000564 <__aeabi_dmul>
 800243c:	4602      	mov	r2, r0
 800243e:	460b      	mov	r3, r1
 8002440:	4610      	mov	r0, r2
 8002442:	4619      	mov	r1, r3
 8002444:	f7fe fb3e 	bl	8000ac4 <__aeabi_d2iz>
 8002448:	4603      	mov	r3, r0
 800244a:	4a61      	ldr	r2, [pc, #388]	; (80025d0 <TIM4_IRQHandler+0x708>)
 800244c:	6013      	str	r3, [r2, #0]
			}
		if(duty_middle > ((htim1.Init.Period+1)*DUTY_PERCENTAGE_LIMIT)){
 800244e:	4b62      	ldr	r3, [pc, #392]	; (80025d8 <TIM4_IRQHandler+0x710>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4618      	mov	r0, r3
 8002454:	f7fe f81c 	bl	8000490 <__aeabi_i2d>
 8002458:	4604      	mov	r4, r0
 800245a:	460d      	mov	r5, r1
 800245c:	4b5d      	ldr	r3, [pc, #372]	; (80025d4 <TIM4_IRQHandler+0x70c>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	3301      	adds	r3, #1
 8002462:	4618      	mov	r0, r3
 8002464:	f7fe f804 	bl	8000470 <__aeabi_ui2d>
 8002468:	a353      	add	r3, pc, #332	; (adr r3, 80025b8 <TIM4_IRQHandler+0x6f0>)
 800246a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800246e:	f7fe f879 	bl	8000564 <__aeabi_dmul>
 8002472:	4602      	mov	r2, r0
 8002474:	460b      	mov	r3, r1
 8002476:	4620      	mov	r0, r4
 8002478:	4629      	mov	r1, r5
 800247a:	f7fe fb03 	bl	8000a84 <__aeabi_dcmpgt>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d013      	beq.n	80024ac <TIM4_IRQHandler+0x5e4>
				duty_middle = (htim1.Init.Period+1)*DUTY_PERCENTAGE_LIMIT;
 8002484:	4b53      	ldr	r3, [pc, #332]	; (80025d4 <TIM4_IRQHandler+0x70c>)
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	3301      	adds	r3, #1
 800248a:	4618      	mov	r0, r3
 800248c:	f7fd fff0 	bl	8000470 <__aeabi_ui2d>
 8002490:	a349      	add	r3, pc, #292	; (adr r3, 80025b8 <TIM4_IRQHandler+0x6f0>)
 8002492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002496:	f7fe f865 	bl	8000564 <__aeabi_dmul>
 800249a:	4602      	mov	r2, r0
 800249c:	460b      	mov	r3, r1
 800249e:	4610      	mov	r0, r2
 80024a0:	4619      	mov	r1, r3
 80024a2:	f7fe fb0f 	bl	8000ac4 <__aeabi_d2iz>
 80024a6:	4603      	mov	r3, r0
 80024a8:	4a4b      	ldr	r2, [pc, #300]	; (80025d8 <TIM4_IRQHandler+0x710>)
 80024aa:	6013      	str	r3, [r2, #0]
			}
		if(duty_outer > ((htim1.Init.Period+1)*DUTY_PERCENTAGE_LIMIT)){
 80024ac:	4b44      	ldr	r3, [pc, #272]	; (80025c0 <TIM4_IRQHandler+0x6f8>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7fd ffed 	bl	8000490 <__aeabi_i2d>
 80024b6:	4604      	mov	r4, r0
 80024b8:	460d      	mov	r5, r1
 80024ba:	4b46      	ldr	r3, [pc, #280]	; (80025d4 <TIM4_IRQHandler+0x70c>)
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	3301      	adds	r3, #1
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7fd ffd5 	bl	8000470 <__aeabi_ui2d>
 80024c6:	a33c      	add	r3, pc, #240	; (adr r3, 80025b8 <TIM4_IRQHandler+0x6f0>)
 80024c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024cc:	f7fe f84a 	bl	8000564 <__aeabi_dmul>
 80024d0:	4602      	mov	r2, r0
 80024d2:	460b      	mov	r3, r1
 80024d4:	4620      	mov	r0, r4
 80024d6:	4629      	mov	r1, r5
 80024d8:	f7fe fad4 	bl	8000a84 <__aeabi_dcmpgt>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d013      	beq.n	800250a <TIM4_IRQHandler+0x642>
				duty_outer = (htim1.Init.Period+1)*DUTY_PERCENTAGE_LIMIT;
 80024e2:	4b3c      	ldr	r3, [pc, #240]	; (80025d4 <TIM4_IRQHandler+0x70c>)
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	3301      	adds	r3, #1
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7fd ffc1 	bl	8000470 <__aeabi_ui2d>
 80024ee:	a332      	add	r3, pc, #200	; (adr r3, 80025b8 <TIM4_IRQHandler+0x6f0>)
 80024f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024f4:	f7fe f836 	bl	8000564 <__aeabi_dmul>
 80024f8:	4602      	mov	r2, r0
 80024fa:	460b      	mov	r3, r1
 80024fc:	4610      	mov	r0, r2
 80024fe:	4619      	mov	r1, r3
 8002500:	f7fe fae0 	bl	8000ac4 <__aeabi_d2iz>
 8002504:	4603      	mov	r3, r0
 8002506:	4a2e      	ldr	r2, [pc, #184]	; (80025c0 <TIM4_IRQHandler+0x6f8>)
 8002508:	6013      	str	r3, [r2, #0]
			}

		// Set the duty values to zero if steady state is reached
		if ((fabs(inner_pos_error) <= 1) && (fabs(middle_pos_error) <= 1) && (fabs(outer_pos_error) <= 1)){
 800250a:	4b34      	ldr	r3, [pc, #208]	; (80025dc <TIM4_IRQHandler+0x714>)
 800250c:	edd3 7a00 	vldr	s15, [r3]
 8002510:	eef0 7ae7 	vabs.f32	s15, s15
 8002514:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002518:	eef4 7ac7 	vcmpe.f32	s15, s14
 800251c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002520:	d821      	bhi.n	8002566 <TIM4_IRQHandler+0x69e>
 8002522:	4b2f      	ldr	r3, [pc, #188]	; (80025e0 <TIM4_IRQHandler+0x718>)
 8002524:	edd3 7a00 	vldr	s15, [r3]
 8002528:	eef0 7ae7 	vabs.f32	s15, s15
 800252c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002530:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002538:	d815      	bhi.n	8002566 <TIM4_IRQHandler+0x69e>
 800253a:	4b2a      	ldr	r3, [pc, #168]	; (80025e4 <TIM4_IRQHandler+0x71c>)
 800253c:	edd3 7a00 	vldr	s15, [r3]
 8002540:	eef0 7ae7 	vabs.f32	s15, s15
 8002544:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002548:	eef4 7ac7 	vcmpe.f32	s15, s14
 800254c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002550:	d809      	bhi.n	8002566 <TIM4_IRQHandler+0x69e>
			TIM1->CCR1 = 0;
 8002552:	4b25      	ldr	r3, [pc, #148]	; (80025e8 <TIM4_IRQHandler+0x720>)
 8002554:	2200      	movs	r2, #0
 8002556:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = 0;
 8002558:	4b23      	ldr	r3, [pc, #140]	; (80025e8 <TIM4_IRQHandler+0x720>)
 800255a:	2200      	movs	r2, #0
 800255c:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3 = 0;
 800255e:	4b22      	ldr	r3, [pc, #136]	; (80025e8 <TIM4_IRQHandler+0x720>)
 8002560:	2200      	movs	r2, #0
 8002562:	63da      	str	r2, [r3, #60]	; 0x3c
	if(error_code == 0 && external_shutdown == 0){
 8002564:	e01f      	b.n	80025a6 <TIM4_IRQHandler+0x6de>
		}
		else {
			TIM1->CCR1 = duty_inner;
 8002566:	4b1a      	ldr	r3, [pc, #104]	; (80025d0 <TIM4_IRQHandler+0x708>)
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	4b1f      	ldr	r3, [pc, #124]	; (80025e8 <TIM4_IRQHandler+0x720>)
 800256c:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = duty_middle;
 800256e:	4b1a      	ldr	r3, [pc, #104]	; (80025d8 <TIM4_IRQHandler+0x710>)
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	4b1d      	ldr	r3, [pc, #116]	; (80025e8 <TIM4_IRQHandler+0x720>)
 8002574:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3 = duty_outer;
 8002576:	4b12      	ldr	r3, [pc, #72]	; (80025c0 <TIM4_IRQHandler+0x6f8>)
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	4b1b      	ldr	r3, [pc, #108]	; (80025e8 <TIM4_IRQHandler+0x720>)
 800257c:	63da      	str	r2, [r3, #60]	; 0x3c
	if(error_code == 0 && external_shutdown == 0){
 800257e:	e012      	b.n	80025a6 <TIM4_IRQHandler+0x6de>
		}
	}

	else{
		TIM1->CCR1 = 0;
 8002580:	4b19      	ldr	r3, [pc, #100]	; (80025e8 <TIM4_IRQHandler+0x720>)
 8002582:	2200      	movs	r2, #0
 8002584:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 8002586:	4b18      	ldr	r3, [pc, #96]	; (80025e8 <TIM4_IRQHandler+0x720>)
 8002588:	2200      	movs	r2, #0
 800258a:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 800258c:	4b16      	ldr	r3, [pc, #88]	; (80025e8 <TIM4_IRQHandler+0x720>)
 800258e:	2200      	movs	r2, #0
 8002590:	63da      	str	r2, [r3, #60]	; 0x3c
		memcpy(&usb_out, &error_message, sizeof(usb_out));
 8002592:	4b16      	ldr	r3, [pc, #88]	; (80025ec <TIM4_IRQHandler+0x724>)
 8002594:	4a16      	ldr	r2, [pc, #88]	; (80025f0 <TIM4_IRQHandler+0x728>)
 8002596:	e892 0003 	ldmia.w	r2, {r0, r1}
 800259a:	e883 0003 	stmia.w	r3, {r0, r1}
		CDC_Transmit_FS(usb_out, sizeof(usb_out));
 800259e:	2108      	movs	r1, #8
 80025a0:	4812      	ldr	r0, [pc, #72]	; (80025ec <TIM4_IRQHandler+0x724>)
 80025a2:	f007 f989 	bl	80098b8 <CDC_Transmit_FS>
	}

	forward_kinematics();
 80025a6:	f7ff f8b3 	bl	8001710 <forward_kinematics>
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80025aa:	4812      	ldr	r0, [pc, #72]	; (80025f4 <TIM4_IRQHandler+0x72c>)
 80025ac:	f002 fe4c 	bl	8005248 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80025b0:	bf00      	nop
 80025b2:	3710      	adds	r7, #16
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bdb0      	pop	{r4, r5, r7, pc}
 80025b8:	66666666 	.word	0x66666666
 80025bc:	3fee6666 	.word	0x3fee6666
 80025c0:	20000344 	.word	0x20000344
 80025c4:	20000348 	.word	0x20000348
 80025c8:	40020400 	.word	0x40020400
 80025cc:	20000039 	.word	0x20000039
 80025d0:	2000033c 	.word	0x2000033c
 80025d4:	200001b8 	.word	0x200001b8
 80025d8:	20000340 	.word	0x20000340
 80025dc:	2000030c 	.word	0x2000030c
 80025e0:	20000310 	.word	0x20000310
 80025e4:	20000314 	.word	0x20000314
 80025e8:	40010000 	.word	0x40010000
 80025ec:	20000008 	.word	0x20000008
 80025f0:	20000018 	.word	0x20000018
 80025f4:	20000248 	.word	0x20000248

080025f8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80025f8:	b5b0      	push	{r4, r5, r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

	CDC_Receive_FS(usb_temp,sizeof(usb_temp));
 80025fe:	2108      	movs	r1, #8
 8002600:	48b1      	ldr	r0, [pc, #708]	; (80028c8 <OTG_FS_IRQHandler+0x2d0>)
 8002602:	f007 f945 	bl	8009890 <CDC_Receive_FS>

	if(strcmp((char *)usb_temp, (char *)empty_string) != 0){
 8002606:	49b1      	ldr	r1, [pc, #708]	; (80028cc <OTG_FS_IRQHandler+0x2d4>)
 8002608:	48af      	ldr	r0, [pc, #700]	; (80028c8 <OTG_FS_IRQHandler+0x2d0>)
 800260a:	f7fd fde5 	bl	80001d8 <strcmp>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	f000 81b9 	beq.w	8002988 <OTG_FS_IRQHandler+0x390>
		// Toggle the LED to indicate that message is received
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8002616:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800261a:	48ad      	ldr	r0, [pc, #692]	; (80028d0 <OTG_FS_IRQHandler+0x2d8>)
 800261c:	f000 fd6d 	bl	80030fa <HAL_GPIO_TogglePin>

		// Store the data in usb_in array if a non-empty message received
		memcpy(&usb_in, &usb_temp, sizeof(usb_in));
 8002620:	4bac      	ldr	r3, [pc, #688]	; (80028d4 <OTG_FS_IRQHandler+0x2dc>)
 8002622:	4aa9      	ldr	r2, [pc, #676]	; (80028c8 <OTG_FS_IRQHandler+0x2d0>)
 8002624:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002628:	e883 0003 	stmia.w	r3, {r0, r1}

		/* Parsing USB Message*/
		if(usb_in[0] == 'm'){
 800262c:	4ba9      	ldr	r3, [pc, #676]	; (80028d4 <OTG_FS_IRQHandler+0x2dc>)
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	2b6d      	cmp	r3, #109	; 0x6d
 8002632:	d15c      	bne.n	80026ee <OTG_FS_IRQHandler+0xf6>
			// Since STM32 byte size is 16 bits, there isn't a real uint8_t type
			// We manually do big endian storage, and manually decode them below here
			move_x = usb_in[1]*256 + usb_in[2];
 8002634:	4ba7      	ldr	r3, [pc, #668]	; (80028d4 <OTG_FS_IRQHandler+0x2dc>)
 8002636:	785b      	ldrb	r3, [r3, #1]
 8002638:	b29b      	uxth	r3, r3
 800263a:	021b      	lsls	r3, r3, #8
 800263c:	b29a      	uxth	r2, r3
 800263e:	4ba5      	ldr	r3, [pc, #660]	; (80028d4 <OTG_FS_IRQHandler+0x2dc>)
 8002640:	789b      	ldrb	r3, [r3, #2]
 8002642:	b29b      	uxth	r3, r3
 8002644:	4413      	add	r3, r2
 8002646:	b29b      	uxth	r3, r3
 8002648:	b21a      	sxth	r2, r3
 800264a:	4ba3      	ldr	r3, [pc, #652]	; (80028d8 <OTG_FS_IRQHandler+0x2e0>)
 800264c:	801a      	strh	r2, [r3, #0]
			move_y = usb_in[3]*256 + usb_in[4];
 800264e:	4ba1      	ldr	r3, [pc, #644]	; (80028d4 <OTG_FS_IRQHandler+0x2dc>)
 8002650:	78db      	ldrb	r3, [r3, #3]
 8002652:	b29b      	uxth	r3, r3
 8002654:	021b      	lsls	r3, r3, #8
 8002656:	b29a      	uxth	r2, r3
 8002658:	4b9e      	ldr	r3, [pc, #632]	; (80028d4 <OTG_FS_IRQHandler+0x2dc>)
 800265a:	791b      	ldrb	r3, [r3, #4]
 800265c:	b29b      	uxth	r3, r3
 800265e:	4413      	add	r3, r2
 8002660:	b29b      	uxth	r3, r3
 8002662:	b21a      	sxth	r2, r3
 8002664:	4b9d      	ldr	r3, [pc, #628]	; (80028dc <OTG_FS_IRQHandler+0x2e4>)
 8002666:	801a      	strh	r2, [r3, #0]
			*/


			// X_ref = X_curr + (float)move_x/10.0;

			X_ref = X_ref + (float)move_x/10.0;
 8002668:	4b9d      	ldr	r3, [pc, #628]	; (80028e0 <OTG_FS_IRQHandler+0x2e8>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4618      	mov	r0, r3
 800266e:	f7fd ff21 	bl	80004b4 <__aeabi_f2d>
 8002672:	4604      	mov	r4, r0
 8002674:	460d      	mov	r5, r1
 8002676:	4b98      	ldr	r3, [pc, #608]	; (80028d8 <OTG_FS_IRQHandler+0x2e0>)
 8002678:	f9b3 3000 	ldrsh.w	r3, [r3]
 800267c:	ee07 3a90 	vmov	s15, r3
 8002680:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002684:	ee17 0a90 	vmov	r0, s15
 8002688:	f7fd ff14 	bl	80004b4 <__aeabi_f2d>
 800268c:	f04f 0200 	mov.w	r2, #0
 8002690:	4b94      	ldr	r3, [pc, #592]	; (80028e4 <OTG_FS_IRQHandler+0x2ec>)
 8002692:	f7fe f891 	bl	80007b8 <__aeabi_ddiv>
 8002696:	4602      	mov	r2, r0
 8002698:	460b      	mov	r3, r1
 800269a:	4620      	mov	r0, r4
 800269c:	4629      	mov	r1, r5
 800269e:	f7fd fdab 	bl	80001f8 <__adddf3>
 80026a2:	4602      	mov	r2, r0
 80026a4:	460b      	mov	r3, r1
 80026a6:	4610      	mov	r0, r2
 80026a8:	4619      	mov	r1, r3
 80026aa:	f7fe fa33 	bl	8000b14 <__aeabi_d2f>
 80026ae:	4603      	mov	r3, r0
 80026b0:	4a8b      	ldr	r2, [pc, #556]	; (80028e0 <OTG_FS_IRQHandler+0x2e8>)
 80026b2:	6013      	str	r3, [r2, #0]
			if (X_ref > 25){
 80026b4:	4b8a      	ldr	r3, [pc, #552]	; (80028e0 <OTG_FS_IRQHandler+0x2e8>)
 80026b6:	edd3 7a00 	vldr	s15, [r3]
 80026ba:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80026be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026c6:	dd02      	ble.n	80026ce <OTG_FS_IRQHandler+0xd6>
				X_ref = 25;
 80026c8:	4b85      	ldr	r3, [pc, #532]	; (80028e0 <OTG_FS_IRQHandler+0x2e8>)
 80026ca:	4a87      	ldr	r2, [pc, #540]	; (80028e8 <OTG_FS_IRQHandler+0x2f0>)
 80026cc:	601a      	str	r2, [r3, #0]
			}
			if (X_ref < -25){
 80026ce:	4b84      	ldr	r3, [pc, #528]	; (80028e0 <OTG_FS_IRQHandler+0x2e8>)
 80026d0:	edd3 7a00 	vldr	s15, [r3]
 80026d4:	eebb 7a09 	vmov.f32	s14, #185	; 0xc1c80000 -25.0
 80026d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026e0:	d502      	bpl.n	80026e8 <OTG_FS_IRQHandler+0xf0>
				X_ref = -25;
 80026e2:	4b7f      	ldr	r3, [pc, #508]	; (80028e0 <OTG_FS_IRQHandler+0x2e8>)
 80026e4:	4a81      	ldr	r2, [pc, #516]	; (80028ec <OTG_FS_IRQHandler+0x2f4>)
 80026e6:	601a      	str	r2, [r3, #0]
			}

			ack_to_be_sent = 1;
 80026e8:	4b81      	ldr	r3, [pc, #516]	; (80028f0 <OTG_FS_IRQHandler+0x2f8>)
 80026ea:	2201      	movs	r2, #1
 80026ec:	701a      	strb	r2, [r3, #0]

		}

		if(usb_in[0] == 's'){
 80026ee:	4b79      	ldr	r3, [pc, #484]	; (80028d4 <OTG_FS_IRQHandler+0x2dc>)
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	2b73      	cmp	r3, #115	; 0x73
 80026f4:	d102      	bne.n	80026fc <OTG_FS_IRQHandler+0x104>
			external_shutdown = 1;
 80026f6:	4b7f      	ldr	r3, [pc, #508]	; (80028f4 <OTG_FS_IRQHandler+0x2fc>)
 80026f8:	2201      	movs	r2, #1
 80026fa:	701a      	strb	r2, [r3, #0]
		}

		if(usb_in[0] == 'i'){
 80026fc:	4b75      	ldr	r3, [pc, #468]	; (80028d4 <OTG_FS_IRQHandler+0x2dc>)
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	2b69      	cmp	r3, #105	; 0x69
 8002702:	f040 809c 	bne.w	800283e <OTG_FS_IRQHandler+0x246>
			// Since STM32 byte size is 16 bits, there isn't a real uint8_t type
			// We manually do big endian storage, and manually decode them below here
			if (initializing == 1){
 8002706:	4b7c      	ldr	r3, [pc, #496]	; (80028f8 <OTG_FS_IRQHandler+0x300>)
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	2b01      	cmp	r3, #1
 800270c:	f040 8097 	bne.w	800283e <OTG_FS_IRQHandler+0x246>
				int16_t mot_inner_move_mm = usb_in[1]*256 + usb_in[2];
 8002710:	4b70      	ldr	r3, [pc, #448]	; (80028d4 <OTG_FS_IRQHandler+0x2dc>)
 8002712:	785b      	ldrb	r3, [r3, #1]
 8002714:	b29b      	uxth	r3, r3
 8002716:	021b      	lsls	r3, r3, #8
 8002718:	b29a      	uxth	r2, r3
 800271a:	4b6e      	ldr	r3, [pc, #440]	; (80028d4 <OTG_FS_IRQHandler+0x2dc>)
 800271c:	789b      	ldrb	r3, [r3, #2]
 800271e:	b29b      	uxth	r3, r3
 8002720:	4413      	add	r3, r2
 8002722:	b29b      	uxth	r3, r3
 8002724:	80fb      	strh	r3, [r7, #6]
				int16_t mot_middle_move_mm = usb_in[3]*256 + usb_in[4];
 8002726:	4b6b      	ldr	r3, [pc, #428]	; (80028d4 <OTG_FS_IRQHandler+0x2dc>)
 8002728:	78db      	ldrb	r3, [r3, #3]
 800272a:	b29b      	uxth	r3, r3
 800272c:	021b      	lsls	r3, r3, #8
 800272e:	b29a      	uxth	r2, r3
 8002730:	4b68      	ldr	r3, [pc, #416]	; (80028d4 <OTG_FS_IRQHandler+0x2dc>)
 8002732:	791b      	ldrb	r3, [r3, #4]
 8002734:	b29b      	uxth	r3, r3
 8002736:	4413      	add	r3, r2
 8002738:	b29b      	uxth	r3, r3
 800273a:	80bb      	strh	r3, [r7, #4]
				int16_t mot_outer_move_mm = usb_in[5]*256 + usb_in[6];
 800273c:	4b65      	ldr	r3, [pc, #404]	; (80028d4 <OTG_FS_IRQHandler+0x2dc>)
 800273e:	795b      	ldrb	r3, [r3, #5]
 8002740:	b29b      	uxth	r3, r3
 8002742:	021b      	lsls	r3, r3, #8
 8002744:	b29a      	uxth	r2, r3
 8002746:	4b63      	ldr	r3, [pc, #396]	; (80028d4 <OTG_FS_IRQHandler+0x2dc>)
 8002748:	799b      	ldrb	r3, [r3, #6]
 800274a:	b29b      	uxth	r3, r3
 800274c:	4413      	add	r3, r2
 800274e:	b29b      	uxth	r3, r3
 8002750:	807b      	strh	r3, [r7, #2]

				// Limit initializing movements to 5 cm
				if(abs(mot_inner_move_mm) < 50){
 8002752:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002756:	2b00      	cmp	r3, #0
 8002758:	bfb8      	it	lt
 800275a:	425b      	neglt	r3, r3
 800275c:	b29b      	uxth	r3, r3
 800275e:	2b31      	cmp	r3, #49	; 0x31
 8002760:	d81d      	bhi.n	800279e <OTG_FS_IRQHandler+0x1a6>
					enc_inner_pos_cm =  - (float)mot_inner_move_mm/10;
 8002762:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002766:	ee07 3a90 	vmov	s15, r3
 800276a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800276e:	eeb1 7a67 	vneg.f32	s14, s15
 8002772:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002776:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800277a:	4b60      	ldr	r3, [pc, #384]	; (80028fc <OTG_FS_IRQHandler+0x304>)
 800277c:	edc3 7a00 	vstr	s15, [r3]
					enc_inner_pos = (float)enc_inner_pos_cm*INNER_GEAR_RATIO*2;
 8002780:	4b5e      	ldr	r3, [pc, #376]	; (80028fc <OTG_FS_IRQHandler+0x304>)
 8002782:	edd3 7a00 	vldr	s15, [r3]
 8002786:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8002900 <OTG_FS_IRQHandler+0x308>
 800278a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800278e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002792:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002796:	ee17 2a90 	vmov	r2, s15
 800279a:	4b5a      	ldr	r3, [pc, #360]	; (8002904 <OTG_FS_IRQHandler+0x30c>)
 800279c:	601a      	str	r2, [r3, #0]
				}
				if(abs(mot_middle_move_mm) < 50){
 800279e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	bfb8      	it	lt
 80027a6:	425b      	neglt	r3, r3
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	2b31      	cmp	r3, #49	; 0x31
 80027ac:	d821      	bhi.n	80027f2 <OTG_FS_IRQHandler+0x1fa>
					enc_middle_pos_cm =  - (float)mot_middle_move_mm/10;
 80027ae:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80027b2:	ee07 3a90 	vmov	s15, r3
 80027b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027ba:	eeb1 7a67 	vneg.f32	s14, s15
 80027be:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80027c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80027c6:	4b50      	ldr	r3, [pc, #320]	; (8002908 <OTG_FS_IRQHandler+0x310>)
 80027c8:	edc3 7a00 	vstr	s15, [r3]
					enc_middle_pos = (float)enc_middle_pos_cm*MIDDLE_GEAR_RATIO*2;
 80027cc:	4b4e      	ldr	r3, [pc, #312]	; (8002908 <OTG_FS_IRQHandler+0x310>)
 80027ce:	edd3 7a00 	vldr	s15, [r3]
 80027d2:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8002900 <OTG_FS_IRQHandler+0x308>
 80027d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027da:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80027de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027e2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80027e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027ea:	ee17 2a90 	vmov	r2, s15
 80027ee:	4b47      	ldr	r3, [pc, #284]	; (800290c <OTG_FS_IRQHandler+0x314>)
 80027f0:	601a      	str	r2, [r3, #0]
				}
				if(abs(mot_outer_move_mm) < 50){
 80027f2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	bfb8      	it	lt
 80027fa:	425b      	neglt	r3, r3
 80027fc:	b29b      	uxth	r3, r3
 80027fe:	2b31      	cmp	r3, #49	; 0x31
 8002800:	d81d      	bhi.n	800283e <OTG_FS_IRQHandler+0x246>
					enc_outer_pos_cm =  - (float)mot_outer_move_mm/10;
 8002802:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002806:	ee07 3a90 	vmov	s15, r3
 800280a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800280e:	eeb1 7a67 	vneg.f32	s14, s15
 8002812:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002816:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800281a:	4b3d      	ldr	r3, [pc, #244]	; (8002910 <OTG_FS_IRQHandler+0x318>)
 800281c:	edc3 7a00 	vstr	s15, [r3]
					enc_outer_pos = (float)enc_outer_pos_cm*OUTER_GEAR_RATIO*2;
 8002820:	4b3b      	ldr	r3, [pc, #236]	; (8002910 <OTG_FS_IRQHandler+0x318>)
 8002822:	edd3 7a00 	vldr	s15, [r3]
 8002826:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8002900 <OTG_FS_IRQHandler+0x308>
 800282a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800282e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002832:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002836:	ee17 2a90 	vmov	r2, s15
 800283a:	4b36      	ldr	r3, [pc, #216]	; (8002914 <OTG_FS_IRQHandler+0x31c>)
 800283c:	601a      	str	r2, [r3, #0]

		if(usb_in[0] == 'o'){
			// TURN OFF CODE TO BE ADDED
		}

		if(usb_in[0] == 'b'){
 800283e:	4b25      	ldr	r3, [pc, #148]	; (80028d4 <OTG_FS_IRQHandler+0x2dc>)
 8002840:	781b      	ldrb	r3, [r3, #0]
 8002842:	2b62      	cmp	r3, #98	; 0x62
 8002844:	f040 8094 	bne.w	8002970 <OTG_FS_IRQHandler+0x378>
			// Finish initializing and begin the main process by reseting
			// motor positions and set values
			if (initializing == 1){
 8002848:	4b2b      	ldr	r3, [pc, #172]	; (80028f8 <OTG_FS_IRQHandler+0x300>)
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	2b01      	cmp	r3, #1
 800284e:	f040 808c 	bne.w	800296a <OTG_FS_IRQHandler+0x372>
				mot_inner_set_pos_cm = 0;
 8002852:	4b31      	ldr	r3, [pc, #196]	; (8002918 <OTG_FS_IRQHandler+0x320>)
 8002854:	f04f 0200 	mov.w	r2, #0
 8002858:	601a      	str	r2, [r3, #0]
				mot_middle_set_pos_cm = 0;
 800285a:	4b30      	ldr	r3, [pc, #192]	; (800291c <OTG_FS_IRQHandler+0x324>)
 800285c:	f04f 0200 	mov.w	r2, #0
 8002860:	601a      	str	r2, [r3, #0]
				mot_outer_set_pos_cm = 0;
 8002862:	4b2f      	ldr	r3, [pc, #188]	; (8002920 <OTG_FS_IRQHandler+0x328>)
 8002864:	f04f 0200 	mov.w	r2, #0
 8002868:	601a      	str	r2, [r3, #0]
				mot_inner_set_pos = 0;
 800286a:	4b2e      	ldr	r3, [pc, #184]	; (8002924 <OTG_FS_IRQHandler+0x32c>)
 800286c:	2200      	movs	r2, #0
 800286e:	601a      	str	r2, [r3, #0]
				mot_middle_set_pos = 0;
 8002870:	4b2d      	ldr	r3, [pc, #180]	; (8002928 <OTG_FS_IRQHandler+0x330>)
 8002872:	2200      	movs	r2, #0
 8002874:	601a      	str	r2, [r3, #0]
				mot_outer_set_pos = 0;
 8002876:	4b2d      	ldr	r3, [pc, #180]	; (800292c <OTG_FS_IRQHandler+0x334>)
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]
				enc_inner_pos_cm = 0;
 800287c:	4b1f      	ldr	r3, [pc, #124]	; (80028fc <OTG_FS_IRQHandler+0x304>)
 800287e:	f04f 0200 	mov.w	r2, #0
 8002882:	601a      	str	r2, [r3, #0]
				enc_middle_pos_cm = 0;
 8002884:	4b20      	ldr	r3, [pc, #128]	; (8002908 <OTG_FS_IRQHandler+0x310>)
 8002886:	f04f 0200 	mov.w	r2, #0
 800288a:	601a      	str	r2, [r3, #0]
				enc_outer_pos_cm = 0;
 800288c:	4b20      	ldr	r3, [pc, #128]	; (8002910 <OTG_FS_IRQHandler+0x318>)
 800288e:	f04f 0200 	mov.w	r2, #0
 8002892:	601a      	str	r2, [r3, #0]
				enc_inner_pos = 0;
 8002894:	4b1b      	ldr	r3, [pc, #108]	; (8002904 <OTG_FS_IRQHandler+0x30c>)
 8002896:	2200      	movs	r2, #0
 8002898:	601a      	str	r2, [r3, #0]
				enc_middle_pos = 0;
 800289a:	4b1c      	ldr	r3, [pc, #112]	; (800290c <OTG_FS_IRQHandler+0x314>)
 800289c:	2200      	movs	r2, #0
 800289e:	601a      	str	r2, [r3, #0]
				enc_outer_pos = 0;
 80028a0:	4b1c      	ldr	r3, [pc, #112]	; (8002914 <OTG_FS_IRQHandler+0x31c>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	601a      	str	r2, [r3, #0]
				X_ref = 0;
 80028a6:	4b0e      	ldr	r3, [pc, #56]	; (80028e0 <OTG_FS_IRQHandler+0x2e8>)
 80028a8:	f04f 0200 	mov.w	r2, #0
 80028ac:	601a      	str	r2, [r3, #0]
				X_curr = 0;
 80028ae:	4b20      	ldr	r3, [pc, #128]	; (8002930 <OTG_FS_IRQHandler+0x338>)
 80028b0:	f04f 0200 	mov.w	r2, #0
 80028b4:	601a      	str	r2, [r3, #0]
				inner_int_error=0.0;
 80028b6:	4b1f      	ldr	r3, [pc, #124]	; (8002934 <OTG_FS_IRQHandler+0x33c>)
 80028b8:	f04f 0200 	mov.w	r2, #0
 80028bc:	601a      	str	r2, [r3, #0]
				middle_int_error=0.0;
 80028be:	4b1e      	ldr	r3, [pc, #120]	; (8002938 <OTG_FS_IRQHandler+0x340>)
 80028c0:	f04f 0200 	mov.w	r2, #0
 80028c4:	e03a      	b.n	800293c <OTG_FS_IRQHandler+0x344>
 80028c6:	bf00      	nop
 80028c8:	200002c8 	.word	0x200002c8
 80028cc:	200002d0 	.word	0x200002d0
 80028d0:	40020800 	.word	0x40020800
 80028d4:	200002c0 	.word	0x200002c0
 80028d8:	20000294 	.word	0x20000294
 80028dc:	20000296 	.word	0x20000296
 80028e0:	200002a8 	.word	0x200002a8
 80028e4:	40240000 	.word	0x40240000
 80028e8:	41c80000 	.word	0x41c80000
 80028ec:	c1c80000 	.word	0xc1c80000
 80028f0:	200002be 	.word	0x200002be
 80028f4:	200002bd 	.word	0x200002bd
 80028f8:	20000038 	.word	0x20000038
 80028fc:	200002e8 	.word	0x200002e8
 8002900:	42200000 	.word	0x42200000
 8002904:	200002dc 	.word	0x200002dc
 8002908:	200002ec 	.word	0x200002ec
 800290c:	200002e0 	.word	0x200002e0
 8002910:	200002f0 	.word	0x200002f0
 8002914:	200002e4 	.word	0x200002e4
 8002918:	200002f4 	.word	0x200002f4
 800291c:	200002f8 	.word	0x200002f8
 8002920:	200002fc 	.word	0x200002fc
 8002924:	20000300 	.word	0x20000300
 8002928:	20000304 	.word	0x20000304
 800292c:	20000308 	.word	0x20000308
 8002930:	200002b8 	.word	0x200002b8
 8002934:	20000324 	.word	0x20000324
 8002938:	20000328 	.word	0x20000328
 800293c:	601a      	str	r2, [r3, #0]
				outer_int_error=0.0;
 800293e:	4b18      	ldr	r3, [pc, #96]	; (80029a0 <OTG_FS_IRQHandler+0x3a8>)
 8002940:	f04f 0200 	mov.w	r2, #0
 8002944:	601a      	str	r2, [r3, #0]
				TIM1->CCR1 = 0;
 8002946:	4b17      	ldr	r3, [pc, #92]	; (80029a4 <OTG_FS_IRQHandler+0x3ac>)
 8002948:	2200      	movs	r2, #0
 800294a:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = 0;
 800294c:	4b15      	ldr	r3, [pc, #84]	; (80029a4 <OTG_FS_IRQHandler+0x3ac>)
 800294e:	2200      	movs	r2, #0
 8002950:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = 0;
 8002952:	4b14      	ldr	r3, [pc, #80]	; (80029a4 <OTG_FS_IRQHandler+0x3ac>)
 8002954:	2200      	movs	r2, #0
 8002956:	63da      	str	r2, [r3, #60]	; 0x3c
				duty_inner = 0;
 8002958:	4b13      	ldr	r3, [pc, #76]	; (80029a8 <OTG_FS_IRQHandler+0x3b0>)
 800295a:	2200      	movs	r2, #0
 800295c:	601a      	str	r2, [r3, #0]
				duty_middle = 0;
 800295e:	4b13      	ldr	r3, [pc, #76]	; (80029ac <OTG_FS_IRQHandler+0x3b4>)
 8002960:	2200      	movs	r2, #0
 8002962:	601a      	str	r2, [r3, #0]
				duty_outer = 0;
 8002964:	4b12      	ldr	r3, [pc, #72]	; (80029b0 <OTG_FS_IRQHandler+0x3b8>)
 8002966:	2200      	movs	r2, #0
 8002968:	601a      	str	r2, [r3, #0]
			}
			initializing = 0;
 800296a:	4b12      	ldr	r3, [pc, #72]	; (80029b4 <OTG_FS_IRQHandler+0x3bc>)
 800296c:	2200      	movs	r2, #0
 800296e:	701a      	strb	r2, [r3, #0]
		}
		// Zero command
		if(usb_in[0] == 'z'){
 8002970:	4b11      	ldr	r3, [pc, #68]	; (80029b8 <OTG_FS_IRQHandler+0x3c0>)
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	2b7a      	cmp	r3, #122	; 0x7a
 8002976:	d107      	bne.n	8002988 <OTG_FS_IRQHandler+0x390>
		// Finish initializing and begin the main process by reseting
		// motor positions and set values
		if (initializing == 0){
 8002978:	4b0e      	ldr	r3, [pc, #56]	; (80029b4 <OTG_FS_IRQHandler+0x3bc>)
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d103      	bne.n	8002988 <OTG_FS_IRQHandler+0x390>
			// Set X_ref to 0 if zero command is received & not in initializing mode
			X_ref = 0;
 8002980:	4b0e      	ldr	r3, [pc, #56]	; (80029bc <OTG_FS_IRQHandler+0x3c4>)
 8002982:	f04f 0200 	mov.w	r2, #0
 8002986:	601a      	str	r2, [r3, #0]
	}

	}

	// Clear usb_temp array
	memset(usb_temp, 0, sizeof(usb_temp));
 8002988:	2208      	movs	r2, #8
 800298a:	2100      	movs	r1, #0
 800298c:	480c      	ldr	r0, [pc, #48]	; (80029c0 <OTG_FS_IRQHandler+0x3c8>)
 800298e:	f007 fc0f 	bl	800a1b0 <memset>

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002992:	480c      	ldr	r0, [pc, #48]	; (80029c4 <OTG_FS_IRQHandler+0x3cc>)
 8002994:	f000 fd3f 	bl	8003416 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002998:	bf00      	nop
 800299a:	3708      	adds	r7, #8
 800299c:	46bd      	mov	sp, r7
 800299e:	bdb0      	pop	{r4, r5, r7, pc}
 80029a0:	2000032c 	.word	0x2000032c
 80029a4:	40010000 	.word	0x40010000
 80029a8:	2000033c 	.word	0x2000033c
 80029ac:	20000340 	.word	0x20000340
 80029b0:	20000344 	.word	0x20000344
 80029b4:	20000038 	.word	0x20000038
 80029b8:	200002c0 	.word	0x200002c0
 80029bc:	200002a8 	.word	0x200002a8
 80029c0:	200002c8 	.word	0x200002c8
 80029c4:	20001030 	.word	0x20001030

080029c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029cc:	4b06      	ldr	r3, [pc, #24]	; (80029e8 <SystemInit+0x20>)
 80029ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029d2:	4a05      	ldr	r2, [pc, #20]	; (80029e8 <SystemInit+0x20>)
 80029d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029dc:	bf00      	nop
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	e000ed00 	.word	0xe000ed00

080029ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80029ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a24 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80029f0:	480d      	ldr	r0, [pc, #52]	; (8002a28 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80029f2:	490e      	ldr	r1, [pc, #56]	; (8002a2c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80029f4:	4a0e      	ldr	r2, [pc, #56]	; (8002a30 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80029f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029f8:	e002      	b.n	8002a00 <LoopCopyDataInit>

080029fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029fe:	3304      	adds	r3, #4

08002a00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a04:	d3f9      	bcc.n	80029fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a06:	4a0b      	ldr	r2, [pc, #44]	; (8002a34 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a08:	4c0b      	ldr	r4, [pc, #44]	; (8002a38 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a0c:	e001      	b.n	8002a12 <LoopFillZerobss>

08002a0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a10:	3204      	adds	r2, #4

08002a12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a14:	d3fb      	bcc.n	8002a0e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002a16:	f7ff ffd7 	bl	80029c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a1a:	f007 fba5 	bl	800a168 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a1e:	f7fe fa4b 	bl	8000eb8 <main>
  bx  lr    
 8002a22:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002a24:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002a28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a2c:	2000019c 	.word	0x2000019c
  ldr r2, =_sidata
 8002a30:	0800bfe0 	.word	0x0800bfe0
  ldr r2, =_sbss
 8002a34:	2000019c 	.word	0x2000019c
  ldr r4, =_ebss
 8002a38:	2000175c 	.word	0x2000175c

08002a3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a3c:	e7fe      	b.n	8002a3c <ADC_IRQHandler>
	...

08002a40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a44:	4b0e      	ldr	r3, [pc, #56]	; (8002a80 <HAL_Init+0x40>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a0d      	ldr	r2, [pc, #52]	; (8002a80 <HAL_Init+0x40>)
 8002a4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a50:	4b0b      	ldr	r3, [pc, #44]	; (8002a80 <HAL_Init+0x40>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a0a      	ldr	r2, [pc, #40]	; (8002a80 <HAL_Init+0x40>)
 8002a56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a5c:	4b08      	ldr	r3, [pc, #32]	; (8002a80 <HAL_Init+0x40>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a07      	ldr	r2, [pc, #28]	; (8002a80 <HAL_Init+0x40>)
 8002a62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a68:	2003      	movs	r0, #3
 8002a6a:	f000 f94f 	bl	8002d0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a6e:	200f      	movs	r0, #15
 8002a70:	f000 f808 	bl	8002a84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a74:	f7fe ffa4 	bl	80019c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a78:	2300      	movs	r3, #0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	40023c00 	.word	0x40023c00

08002a84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a8c:	4b12      	ldr	r3, [pc, #72]	; (8002ad8 <HAL_InitTick+0x54>)
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	4b12      	ldr	r3, [pc, #72]	; (8002adc <HAL_InitTick+0x58>)
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	4619      	mov	r1, r3
 8002a96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f000 f967 	bl	8002d76 <HAL_SYSTICK_Config>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d001      	beq.n	8002ab2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e00e      	b.n	8002ad0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2b0f      	cmp	r3, #15
 8002ab6:	d80a      	bhi.n	8002ace <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ab8:	2200      	movs	r2, #0
 8002aba:	6879      	ldr	r1, [r7, #4]
 8002abc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ac0:	f000 f92f 	bl	8002d22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ac4:	4a06      	ldr	r2, [pc, #24]	; (8002ae0 <HAL_InitTick+0x5c>)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002aca:	2300      	movs	r3, #0
 8002acc:	e000      	b.n	8002ad0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3708      	adds	r7, #8
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	2000003c 	.word	0x2000003c
 8002adc:	20000044 	.word	0x20000044
 8002ae0:	20000040 	.word	0x20000040

08002ae4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ae8:	4b06      	ldr	r3, [pc, #24]	; (8002b04 <HAL_IncTick+0x20>)
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	461a      	mov	r2, r3
 8002aee:	4b06      	ldr	r3, [pc, #24]	; (8002b08 <HAL_IncTick+0x24>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4413      	add	r3, r2
 8002af4:	4a04      	ldr	r2, [pc, #16]	; (8002b08 <HAL_IncTick+0x24>)
 8002af6:	6013      	str	r3, [r2, #0]
}
 8002af8:	bf00      	nop
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	20000044 	.word	0x20000044
 8002b08:	2000034c 	.word	0x2000034c

08002b0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
  return uwTick;
 8002b10:	4b03      	ldr	r3, [pc, #12]	; (8002b20 <HAL_GetTick+0x14>)
 8002b12:	681b      	ldr	r3, [r3, #0]
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop
 8002b20:	2000034c 	.word	0x2000034c

08002b24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b2c:	f7ff ffee 	bl	8002b0c <HAL_GetTick>
 8002b30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b3c:	d005      	beq.n	8002b4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b3e:	4b0a      	ldr	r3, [pc, #40]	; (8002b68 <HAL_Delay+0x44>)
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	461a      	mov	r2, r3
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	4413      	add	r3, r2
 8002b48:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b4a:	bf00      	nop
 8002b4c:	f7ff ffde 	bl	8002b0c <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	68fa      	ldr	r2, [r7, #12]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d8f7      	bhi.n	8002b4c <HAL_Delay+0x28>
  {
  }
}
 8002b5c:	bf00      	nop
 8002b5e:	bf00      	nop
 8002b60:	3710      	adds	r7, #16
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	20000044 	.word	0x20000044

08002b6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b085      	sub	sp, #20
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f003 0307 	and.w	r3, r3, #7
 8002b7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b7c:	4b0c      	ldr	r3, [pc, #48]	; (8002bb0 <__NVIC_SetPriorityGrouping+0x44>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b82:	68ba      	ldr	r2, [r7, #8]
 8002b84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b88:	4013      	ands	r3, r2
 8002b8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b9e:	4a04      	ldr	r2, [pc, #16]	; (8002bb0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	60d3      	str	r3, [r2, #12]
}
 8002ba4:	bf00      	nop
 8002ba6:	3714      	adds	r7, #20
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr
 8002bb0:	e000ed00 	.word	0xe000ed00

08002bb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bb8:	4b04      	ldr	r3, [pc, #16]	; (8002bcc <__NVIC_GetPriorityGrouping+0x18>)
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	0a1b      	lsrs	r3, r3, #8
 8002bbe:	f003 0307 	and.w	r3, r3, #7
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr
 8002bcc:	e000ed00 	.word	0xe000ed00

08002bd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	db0b      	blt.n	8002bfa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002be2:	79fb      	ldrb	r3, [r7, #7]
 8002be4:	f003 021f 	and.w	r2, r3, #31
 8002be8:	4907      	ldr	r1, [pc, #28]	; (8002c08 <__NVIC_EnableIRQ+0x38>)
 8002bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bee:	095b      	lsrs	r3, r3, #5
 8002bf0:	2001      	movs	r0, #1
 8002bf2:	fa00 f202 	lsl.w	r2, r0, r2
 8002bf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002bfa:	bf00      	nop
 8002bfc:	370c      	adds	r7, #12
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	e000e100 	.word	0xe000e100

08002c0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	4603      	mov	r3, r0
 8002c14:	6039      	str	r1, [r7, #0]
 8002c16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	db0a      	blt.n	8002c36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	b2da      	uxtb	r2, r3
 8002c24:	490c      	ldr	r1, [pc, #48]	; (8002c58 <__NVIC_SetPriority+0x4c>)
 8002c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c2a:	0112      	lsls	r2, r2, #4
 8002c2c:	b2d2      	uxtb	r2, r2
 8002c2e:	440b      	add	r3, r1
 8002c30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c34:	e00a      	b.n	8002c4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	b2da      	uxtb	r2, r3
 8002c3a:	4908      	ldr	r1, [pc, #32]	; (8002c5c <__NVIC_SetPriority+0x50>)
 8002c3c:	79fb      	ldrb	r3, [r7, #7]
 8002c3e:	f003 030f 	and.w	r3, r3, #15
 8002c42:	3b04      	subs	r3, #4
 8002c44:	0112      	lsls	r2, r2, #4
 8002c46:	b2d2      	uxtb	r2, r2
 8002c48:	440b      	add	r3, r1
 8002c4a:	761a      	strb	r2, [r3, #24]
}
 8002c4c:	bf00      	nop
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr
 8002c58:	e000e100 	.word	0xe000e100
 8002c5c:	e000ed00 	.word	0xe000ed00

08002c60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b089      	sub	sp, #36	; 0x24
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f003 0307 	and.w	r3, r3, #7
 8002c72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	f1c3 0307 	rsb	r3, r3, #7
 8002c7a:	2b04      	cmp	r3, #4
 8002c7c:	bf28      	it	cs
 8002c7e:	2304      	movcs	r3, #4
 8002c80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	3304      	adds	r3, #4
 8002c86:	2b06      	cmp	r3, #6
 8002c88:	d902      	bls.n	8002c90 <NVIC_EncodePriority+0x30>
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	3b03      	subs	r3, #3
 8002c8e:	e000      	b.n	8002c92 <NVIC_EncodePriority+0x32>
 8002c90:	2300      	movs	r3, #0
 8002c92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c94:	f04f 32ff 	mov.w	r2, #4294967295
 8002c98:	69bb      	ldr	r3, [r7, #24]
 8002c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9e:	43da      	mvns	r2, r3
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	401a      	ands	r2, r3
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ca8:	f04f 31ff 	mov.w	r1, #4294967295
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb2:	43d9      	mvns	r1, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cb8:	4313      	orrs	r3, r2
         );
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3724      	adds	r7, #36	; 0x24
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr
	...

08002cc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	3b01      	subs	r3, #1
 8002cd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002cd8:	d301      	bcc.n	8002cde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e00f      	b.n	8002cfe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cde:	4a0a      	ldr	r2, [pc, #40]	; (8002d08 <SysTick_Config+0x40>)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ce6:	210f      	movs	r1, #15
 8002ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cec:	f7ff ff8e 	bl	8002c0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cf0:	4b05      	ldr	r3, [pc, #20]	; (8002d08 <SysTick_Config+0x40>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cf6:	4b04      	ldr	r3, [pc, #16]	; (8002d08 <SysTick_Config+0x40>)
 8002cf8:	2207      	movs	r2, #7
 8002cfa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3708      	adds	r7, #8
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	e000e010 	.word	0xe000e010

08002d0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d14:	6878      	ldr	r0, [r7, #4]
 8002d16:	f7ff ff29 	bl	8002b6c <__NVIC_SetPriorityGrouping>
}
 8002d1a:	bf00      	nop
 8002d1c:	3708      	adds	r7, #8
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}

08002d22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d22:	b580      	push	{r7, lr}
 8002d24:	b086      	sub	sp, #24
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	4603      	mov	r3, r0
 8002d2a:	60b9      	str	r1, [r7, #8]
 8002d2c:	607a      	str	r2, [r7, #4]
 8002d2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d30:	2300      	movs	r3, #0
 8002d32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d34:	f7ff ff3e 	bl	8002bb4 <__NVIC_GetPriorityGrouping>
 8002d38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	68b9      	ldr	r1, [r7, #8]
 8002d3e:	6978      	ldr	r0, [r7, #20]
 8002d40:	f7ff ff8e 	bl	8002c60 <NVIC_EncodePriority>
 8002d44:	4602      	mov	r2, r0
 8002d46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d4a:	4611      	mov	r1, r2
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7ff ff5d 	bl	8002c0c <__NVIC_SetPriority>
}
 8002d52:	bf00      	nop
 8002d54:	3718      	adds	r7, #24
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d5a:	b580      	push	{r7, lr}
 8002d5c:	b082      	sub	sp, #8
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	4603      	mov	r3, r0
 8002d62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7ff ff31 	bl	8002bd0 <__NVIC_EnableIRQ>
}
 8002d6e:	bf00      	nop
 8002d70:	3708      	adds	r7, #8
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d76:	b580      	push	{r7, lr}
 8002d78:	b082      	sub	sp, #8
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f7ff ffa2 	bl	8002cc8 <SysTick_Config>
 8002d84:	4603      	mov	r3, r0
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3708      	adds	r7, #8
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
	...

08002d90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b089      	sub	sp, #36	; 0x24
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002da2:	2300      	movs	r3, #0
 8002da4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002da6:	2300      	movs	r3, #0
 8002da8:	61fb      	str	r3, [r7, #28]
 8002daa:	e159      	b.n	8003060 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002dac:	2201      	movs	r2, #1
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	697a      	ldr	r2, [r7, #20]
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002dc0:	693a      	ldr	r2, [r7, #16]
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	f040 8148 	bne.w	800305a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	f003 0303 	and.w	r3, r3, #3
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d005      	beq.n	8002de2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dde:	2b02      	cmp	r3, #2
 8002de0:	d130      	bne.n	8002e44 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	005b      	lsls	r3, r3, #1
 8002dec:	2203      	movs	r2, #3
 8002dee:	fa02 f303 	lsl.w	r3, r2, r3
 8002df2:	43db      	mvns	r3, r3
 8002df4:	69ba      	ldr	r2, [r7, #24]
 8002df6:	4013      	ands	r3, r2
 8002df8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	68da      	ldr	r2, [r3, #12]
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	fa02 f303 	lsl.w	r3, r2, r3
 8002e06:	69ba      	ldr	r2, [r7, #24]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	69ba      	ldr	r2, [r7, #24]
 8002e10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e18:	2201      	movs	r2, #1
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e20:	43db      	mvns	r3, r3
 8002e22:	69ba      	ldr	r2, [r7, #24]
 8002e24:	4013      	ands	r3, r2
 8002e26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	091b      	lsrs	r3, r3, #4
 8002e2e:	f003 0201 	and.w	r2, r3, #1
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	fa02 f303 	lsl.w	r3, r2, r3
 8002e38:	69ba      	ldr	r2, [r7, #24]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	69ba      	ldr	r2, [r7, #24]
 8002e42:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f003 0303 	and.w	r3, r3, #3
 8002e4c:	2b03      	cmp	r3, #3
 8002e4e:	d017      	beq.n	8002e80 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	005b      	lsls	r3, r3, #1
 8002e5a:	2203      	movs	r2, #3
 8002e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e60:	43db      	mvns	r3, r3
 8002e62:	69ba      	ldr	r2, [r7, #24]
 8002e64:	4013      	ands	r3, r2
 8002e66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	689a      	ldr	r2, [r3, #8]
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	005b      	lsls	r3, r3, #1
 8002e70:	fa02 f303 	lsl.w	r3, r2, r3
 8002e74:	69ba      	ldr	r2, [r7, #24]
 8002e76:	4313      	orrs	r3, r2
 8002e78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	69ba      	ldr	r2, [r7, #24]
 8002e7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f003 0303 	and.w	r3, r3, #3
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d123      	bne.n	8002ed4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e8c:	69fb      	ldr	r3, [r7, #28]
 8002e8e:	08da      	lsrs	r2, r3, #3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	3208      	adds	r2, #8
 8002e94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	f003 0307 	and.w	r3, r3, #7
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	220f      	movs	r2, #15
 8002ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea8:	43db      	mvns	r3, r3
 8002eaa:	69ba      	ldr	r2, [r7, #24]
 8002eac:	4013      	ands	r3, r2
 8002eae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	691a      	ldr	r2, [r3, #16]
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	f003 0307 	and.w	r3, r3, #7
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	08da      	lsrs	r2, r3, #3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	3208      	adds	r2, #8
 8002ece:	69b9      	ldr	r1, [r7, #24]
 8002ed0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002eda:	69fb      	ldr	r3, [r7, #28]
 8002edc:	005b      	lsls	r3, r3, #1
 8002ede:	2203      	movs	r2, #3
 8002ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee4:	43db      	mvns	r3, r3
 8002ee6:	69ba      	ldr	r2, [r7, #24]
 8002ee8:	4013      	ands	r3, r2
 8002eea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	f003 0203 	and.w	r2, r3, #3
 8002ef4:	69fb      	ldr	r3, [r7, #28]
 8002ef6:	005b      	lsls	r3, r3, #1
 8002ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	69ba      	ldr	r2, [r7, #24]
 8002f06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	f000 80a2 	beq.w	800305a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f16:	2300      	movs	r3, #0
 8002f18:	60fb      	str	r3, [r7, #12]
 8002f1a:	4b57      	ldr	r3, [pc, #348]	; (8003078 <HAL_GPIO_Init+0x2e8>)
 8002f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f1e:	4a56      	ldr	r2, [pc, #344]	; (8003078 <HAL_GPIO_Init+0x2e8>)
 8002f20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f24:	6453      	str	r3, [r2, #68]	; 0x44
 8002f26:	4b54      	ldr	r3, [pc, #336]	; (8003078 <HAL_GPIO_Init+0x2e8>)
 8002f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f2e:	60fb      	str	r3, [r7, #12]
 8002f30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f32:	4a52      	ldr	r2, [pc, #328]	; (800307c <HAL_GPIO_Init+0x2ec>)
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	089b      	lsrs	r3, r3, #2
 8002f38:	3302      	adds	r3, #2
 8002f3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	f003 0303 	and.w	r3, r3, #3
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	220f      	movs	r2, #15
 8002f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4e:	43db      	mvns	r3, r3
 8002f50:	69ba      	ldr	r2, [r7, #24]
 8002f52:	4013      	ands	r3, r2
 8002f54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a49      	ldr	r2, [pc, #292]	; (8003080 <HAL_GPIO_Init+0x2f0>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d019      	beq.n	8002f92 <HAL_GPIO_Init+0x202>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	4a48      	ldr	r2, [pc, #288]	; (8003084 <HAL_GPIO_Init+0x2f4>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d013      	beq.n	8002f8e <HAL_GPIO_Init+0x1fe>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a47      	ldr	r2, [pc, #284]	; (8003088 <HAL_GPIO_Init+0x2f8>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d00d      	beq.n	8002f8a <HAL_GPIO_Init+0x1fa>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a46      	ldr	r2, [pc, #280]	; (800308c <HAL_GPIO_Init+0x2fc>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d007      	beq.n	8002f86 <HAL_GPIO_Init+0x1f6>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a45      	ldr	r2, [pc, #276]	; (8003090 <HAL_GPIO_Init+0x300>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d101      	bne.n	8002f82 <HAL_GPIO_Init+0x1f2>
 8002f7e:	2304      	movs	r3, #4
 8002f80:	e008      	b.n	8002f94 <HAL_GPIO_Init+0x204>
 8002f82:	2307      	movs	r3, #7
 8002f84:	e006      	b.n	8002f94 <HAL_GPIO_Init+0x204>
 8002f86:	2303      	movs	r3, #3
 8002f88:	e004      	b.n	8002f94 <HAL_GPIO_Init+0x204>
 8002f8a:	2302      	movs	r3, #2
 8002f8c:	e002      	b.n	8002f94 <HAL_GPIO_Init+0x204>
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e000      	b.n	8002f94 <HAL_GPIO_Init+0x204>
 8002f92:	2300      	movs	r3, #0
 8002f94:	69fa      	ldr	r2, [r7, #28]
 8002f96:	f002 0203 	and.w	r2, r2, #3
 8002f9a:	0092      	lsls	r2, r2, #2
 8002f9c:	4093      	lsls	r3, r2
 8002f9e:	69ba      	ldr	r2, [r7, #24]
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fa4:	4935      	ldr	r1, [pc, #212]	; (800307c <HAL_GPIO_Init+0x2ec>)
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	089b      	lsrs	r3, r3, #2
 8002faa:	3302      	adds	r3, #2
 8002fac:	69ba      	ldr	r2, [r7, #24]
 8002fae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002fb2:	4b38      	ldr	r3, [pc, #224]	; (8003094 <HAL_GPIO_Init+0x304>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	43db      	mvns	r3, r3
 8002fbc:	69ba      	ldr	r2, [r7, #24]
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d003      	beq.n	8002fd6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002fce:	69ba      	ldr	r2, [r7, #24]
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002fd6:	4a2f      	ldr	r2, [pc, #188]	; (8003094 <HAL_GPIO_Init+0x304>)
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002fdc:	4b2d      	ldr	r3, [pc, #180]	; (8003094 <HAL_GPIO_Init+0x304>)
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	43db      	mvns	r3, r3
 8002fe6:	69ba      	ldr	r2, [r7, #24]
 8002fe8:	4013      	ands	r3, r2
 8002fea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d003      	beq.n	8003000 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ff8:	69ba      	ldr	r2, [r7, #24]
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003000:	4a24      	ldr	r2, [pc, #144]	; (8003094 <HAL_GPIO_Init+0x304>)
 8003002:	69bb      	ldr	r3, [r7, #24]
 8003004:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003006:	4b23      	ldr	r3, [pc, #140]	; (8003094 <HAL_GPIO_Init+0x304>)
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	43db      	mvns	r3, r3
 8003010:	69ba      	ldr	r2, [r7, #24]
 8003012:	4013      	ands	r3, r2
 8003014:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d003      	beq.n	800302a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003022:	69ba      	ldr	r2, [r7, #24]
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	4313      	orrs	r3, r2
 8003028:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800302a:	4a1a      	ldr	r2, [pc, #104]	; (8003094 <HAL_GPIO_Init+0x304>)
 800302c:	69bb      	ldr	r3, [r7, #24]
 800302e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003030:	4b18      	ldr	r3, [pc, #96]	; (8003094 <HAL_GPIO_Init+0x304>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	43db      	mvns	r3, r3
 800303a:	69ba      	ldr	r2, [r7, #24]
 800303c:	4013      	ands	r3, r2
 800303e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003048:	2b00      	cmp	r3, #0
 800304a:	d003      	beq.n	8003054 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800304c:	69ba      	ldr	r2, [r7, #24]
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	4313      	orrs	r3, r2
 8003052:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003054:	4a0f      	ldr	r2, [pc, #60]	; (8003094 <HAL_GPIO_Init+0x304>)
 8003056:	69bb      	ldr	r3, [r7, #24]
 8003058:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	3301      	adds	r3, #1
 800305e:	61fb      	str	r3, [r7, #28]
 8003060:	69fb      	ldr	r3, [r7, #28]
 8003062:	2b0f      	cmp	r3, #15
 8003064:	f67f aea2 	bls.w	8002dac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003068:	bf00      	nop
 800306a:	bf00      	nop
 800306c:	3724      	adds	r7, #36	; 0x24
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	40023800 	.word	0x40023800
 800307c:	40013800 	.word	0x40013800
 8003080:	40020000 	.word	0x40020000
 8003084:	40020400 	.word	0x40020400
 8003088:	40020800 	.word	0x40020800
 800308c:	40020c00 	.word	0x40020c00
 8003090:	40021000 	.word	0x40021000
 8003094:	40013c00 	.word	0x40013c00

08003098 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003098:	b480      	push	{r7}
 800309a:	b085      	sub	sp, #20
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
 80030a0:	460b      	mov	r3, r1
 80030a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	691a      	ldr	r2, [r3, #16]
 80030a8:	887b      	ldrh	r3, [r7, #2]
 80030aa:	4013      	ands	r3, r2
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d002      	beq.n	80030b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80030b0:	2301      	movs	r3, #1
 80030b2:	73fb      	strb	r3, [r7, #15]
 80030b4:	e001      	b.n	80030ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80030b6:	2300      	movs	r3, #0
 80030b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80030ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3714      	adds	r7, #20
 80030c0:	46bd      	mov	sp, r7
 80030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c6:	4770      	bx	lr

080030c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	460b      	mov	r3, r1
 80030d2:	807b      	strh	r3, [r7, #2]
 80030d4:	4613      	mov	r3, r2
 80030d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030d8:	787b      	ldrb	r3, [r7, #1]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d003      	beq.n	80030e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030de:	887a      	ldrh	r2, [r7, #2]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80030e4:	e003      	b.n	80030ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80030e6:	887b      	ldrh	r3, [r7, #2]
 80030e8:	041a      	lsls	r2, r3, #16
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	619a      	str	r2, [r3, #24]
}
 80030ee:	bf00      	nop
 80030f0:	370c      	adds	r7, #12
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr

080030fa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80030fa:	b480      	push	{r7}
 80030fc:	b085      	sub	sp, #20
 80030fe:	af00      	add	r7, sp, #0
 8003100:	6078      	str	r0, [r7, #4]
 8003102:	460b      	mov	r3, r1
 8003104:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	695b      	ldr	r3, [r3, #20]
 800310a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800310c:	887a      	ldrh	r2, [r7, #2]
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	4013      	ands	r3, r2
 8003112:	041a      	lsls	r2, r3, #16
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	43d9      	mvns	r1, r3
 8003118:	887b      	ldrh	r3, [r7, #2]
 800311a:	400b      	ands	r3, r1
 800311c:	431a      	orrs	r2, r3
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	619a      	str	r2, [r3, #24]
}
 8003122:	bf00      	nop
 8003124:	3714      	adds	r7, #20
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
	...

08003130 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	4603      	mov	r3, r0
 8003138:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800313a:	4b08      	ldr	r3, [pc, #32]	; (800315c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800313c:	695a      	ldr	r2, [r3, #20]
 800313e:	88fb      	ldrh	r3, [r7, #6]
 8003140:	4013      	ands	r3, r2
 8003142:	2b00      	cmp	r3, #0
 8003144:	d006      	beq.n	8003154 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003146:	4a05      	ldr	r2, [pc, #20]	; (800315c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003148:	88fb      	ldrh	r3, [r7, #6]
 800314a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800314c:	88fb      	ldrh	r3, [r7, #6]
 800314e:	4618      	mov	r0, r3
 8003150:	f000 f806 	bl	8003160 <HAL_GPIO_EXTI_Callback>
  }
}
 8003154:	bf00      	nop
 8003156:	3708      	adds	r7, #8
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	40013c00 	.word	0x40013c00

08003160 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003160:	b480      	push	{r7}
 8003162:	b083      	sub	sp, #12
 8003164:	af00      	add	r7, sp, #0
 8003166:	4603      	mov	r3, r0
 8003168:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800316a:	bf00      	nop
 800316c:	370c      	adds	r7, #12
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr

08003176 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003176:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003178:	b08f      	sub	sp, #60	; 0x3c
 800317a:	af0a      	add	r7, sp, #40	; 0x28
 800317c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d101      	bne.n	8003188 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e10f      	b.n	80033a8 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003194:	b2db      	uxtb	r3, r3
 8003196:	2b00      	cmp	r3, #0
 8003198:	d106      	bne.n	80031a8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f006 fcd0 	bl	8009b48 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2203      	movs	r2, #3
 80031ac:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d102      	bne.n	80031c2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2200      	movs	r2, #0
 80031c0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4618      	mov	r0, r3
 80031c8:	f002 ffb7 	bl	800613a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	603b      	str	r3, [r7, #0]
 80031d2:	687e      	ldr	r6, [r7, #4]
 80031d4:	466d      	mov	r5, sp
 80031d6:	f106 0410 	add.w	r4, r6, #16
 80031da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031e2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80031e6:	e885 0003 	stmia.w	r5, {r0, r1}
 80031ea:	1d33      	adds	r3, r6, #4
 80031ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 80031ee:	6838      	ldr	r0, [r7, #0]
 80031f0:	f002 fe8e 	bl	8005f10 <USB_CoreInit>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d005      	beq.n	8003206 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2202      	movs	r2, #2
 80031fe:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e0d0      	b.n	80033a8 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	2100      	movs	r1, #0
 800320c:	4618      	mov	r0, r3
 800320e:	f002 ffa5 	bl	800615c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003212:	2300      	movs	r3, #0
 8003214:	73fb      	strb	r3, [r7, #15]
 8003216:	e04a      	b.n	80032ae <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003218:	7bfa      	ldrb	r2, [r7, #15]
 800321a:	6879      	ldr	r1, [r7, #4]
 800321c:	4613      	mov	r3, r2
 800321e:	00db      	lsls	r3, r3, #3
 8003220:	4413      	add	r3, r2
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	440b      	add	r3, r1
 8003226:	333d      	adds	r3, #61	; 0x3d
 8003228:	2201      	movs	r2, #1
 800322a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800322c:	7bfa      	ldrb	r2, [r7, #15]
 800322e:	6879      	ldr	r1, [r7, #4]
 8003230:	4613      	mov	r3, r2
 8003232:	00db      	lsls	r3, r3, #3
 8003234:	4413      	add	r3, r2
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	440b      	add	r3, r1
 800323a:	333c      	adds	r3, #60	; 0x3c
 800323c:	7bfa      	ldrb	r2, [r7, #15]
 800323e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003240:	7bfa      	ldrb	r2, [r7, #15]
 8003242:	7bfb      	ldrb	r3, [r7, #15]
 8003244:	b298      	uxth	r0, r3
 8003246:	6879      	ldr	r1, [r7, #4]
 8003248:	4613      	mov	r3, r2
 800324a:	00db      	lsls	r3, r3, #3
 800324c:	4413      	add	r3, r2
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	440b      	add	r3, r1
 8003252:	3344      	adds	r3, #68	; 0x44
 8003254:	4602      	mov	r2, r0
 8003256:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003258:	7bfa      	ldrb	r2, [r7, #15]
 800325a:	6879      	ldr	r1, [r7, #4]
 800325c:	4613      	mov	r3, r2
 800325e:	00db      	lsls	r3, r3, #3
 8003260:	4413      	add	r3, r2
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	440b      	add	r3, r1
 8003266:	3340      	adds	r3, #64	; 0x40
 8003268:	2200      	movs	r2, #0
 800326a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800326c:	7bfa      	ldrb	r2, [r7, #15]
 800326e:	6879      	ldr	r1, [r7, #4]
 8003270:	4613      	mov	r3, r2
 8003272:	00db      	lsls	r3, r3, #3
 8003274:	4413      	add	r3, r2
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	440b      	add	r3, r1
 800327a:	3348      	adds	r3, #72	; 0x48
 800327c:	2200      	movs	r2, #0
 800327e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003280:	7bfa      	ldrb	r2, [r7, #15]
 8003282:	6879      	ldr	r1, [r7, #4]
 8003284:	4613      	mov	r3, r2
 8003286:	00db      	lsls	r3, r3, #3
 8003288:	4413      	add	r3, r2
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	440b      	add	r3, r1
 800328e:	334c      	adds	r3, #76	; 0x4c
 8003290:	2200      	movs	r2, #0
 8003292:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003294:	7bfa      	ldrb	r2, [r7, #15]
 8003296:	6879      	ldr	r1, [r7, #4]
 8003298:	4613      	mov	r3, r2
 800329a:	00db      	lsls	r3, r3, #3
 800329c:	4413      	add	r3, r2
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	440b      	add	r3, r1
 80032a2:	3354      	adds	r3, #84	; 0x54
 80032a4:	2200      	movs	r2, #0
 80032a6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032a8:	7bfb      	ldrb	r3, [r7, #15]
 80032aa:	3301      	adds	r3, #1
 80032ac:	73fb      	strb	r3, [r7, #15]
 80032ae:	7bfa      	ldrb	r2, [r7, #15]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	429a      	cmp	r2, r3
 80032b6:	d3af      	bcc.n	8003218 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032b8:	2300      	movs	r3, #0
 80032ba:	73fb      	strb	r3, [r7, #15]
 80032bc:	e044      	b.n	8003348 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80032be:	7bfa      	ldrb	r2, [r7, #15]
 80032c0:	6879      	ldr	r1, [r7, #4]
 80032c2:	4613      	mov	r3, r2
 80032c4:	00db      	lsls	r3, r3, #3
 80032c6:	4413      	add	r3, r2
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	440b      	add	r3, r1
 80032cc:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80032d0:	2200      	movs	r2, #0
 80032d2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80032d4:	7bfa      	ldrb	r2, [r7, #15]
 80032d6:	6879      	ldr	r1, [r7, #4]
 80032d8:	4613      	mov	r3, r2
 80032da:	00db      	lsls	r3, r3, #3
 80032dc:	4413      	add	r3, r2
 80032de:	009b      	lsls	r3, r3, #2
 80032e0:	440b      	add	r3, r1
 80032e2:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80032e6:	7bfa      	ldrb	r2, [r7, #15]
 80032e8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80032ea:	7bfa      	ldrb	r2, [r7, #15]
 80032ec:	6879      	ldr	r1, [r7, #4]
 80032ee:	4613      	mov	r3, r2
 80032f0:	00db      	lsls	r3, r3, #3
 80032f2:	4413      	add	r3, r2
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	440b      	add	r3, r1
 80032f8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80032fc:	2200      	movs	r2, #0
 80032fe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003300:	7bfa      	ldrb	r2, [r7, #15]
 8003302:	6879      	ldr	r1, [r7, #4]
 8003304:	4613      	mov	r3, r2
 8003306:	00db      	lsls	r3, r3, #3
 8003308:	4413      	add	r3, r2
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	440b      	add	r3, r1
 800330e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003312:	2200      	movs	r2, #0
 8003314:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003316:	7bfa      	ldrb	r2, [r7, #15]
 8003318:	6879      	ldr	r1, [r7, #4]
 800331a:	4613      	mov	r3, r2
 800331c:	00db      	lsls	r3, r3, #3
 800331e:	4413      	add	r3, r2
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	440b      	add	r3, r1
 8003324:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003328:	2200      	movs	r2, #0
 800332a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800332c:	7bfa      	ldrb	r2, [r7, #15]
 800332e:	6879      	ldr	r1, [r7, #4]
 8003330:	4613      	mov	r3, r2
 8003332:	00db      	lsls	r3, r3, #3
 8003334:	4413      	add	r3, r2
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	440b      	add	r3, r1
 800333a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800333e:	2200      	movs	r2, #0
 8003340:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003342:	7bfb      	ldrb	r3, [r7, #15]
 8003344:	3301      	adds	r3, #1
 8003346:	73fb      	strb	r3, [r7, #15]
 8003348:	7bfa      	ldrb	r2, [r7, #15]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	429a      	cmp	r2, r3
 8003350:	d3b5      	bcc.n	80032be <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	603b      	str	r3, [r7, #0]
 8003358:	687e      	ldr	r6, [r7, #4]
 800335a:	466d      	mov	r5, sp
 800335c:	f106 0410 	add.w	r4, r6, #16
 8003360:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003362:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003364:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003366:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003368:	e894 0003 	ldmia.w	r4, {r0, r1}
 800336c:	e885 0003 	stmia.w	r5, {r0, r1}
 8003370:	1d33      	adds	r3, r6, #4
 8003372:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003374:	6838      	ldr	r0, [r7, #0]
 8003376:	f002 ff3d 	bl	80061f4 <USB_DevInit>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d005      	beq.n	800338c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2202      	movs	r2, #2
 8003384:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e00d      	b.n	80033a8 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4618      	mov	r0, r3
 80033a2:	f004 f88c 	bl	80074be <USB_DevDisconnect>

  return HAL_OK;
 80033a6:	2300      	movs	r3, #0
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3714      	adds	r7, #20
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080033b0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d101      	bne.n	80033cc <HAL_PCD_Start+0x1c>
 80033c8:	2302      	movs	r3, #2
 80033ca:	e020      	b.n	800340e <HAL_PCD_Start+0x5e>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d109      	bne.n	80033f0 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d005      	beq.n	80033f0 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033e8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4618      	mov	r0, r3
 80033f6:	f002 fe8f 	bl	8006118 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4618      	mov	r0, r3
 8003400:	f004 f83c 	bl	800747c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800340c:	2300      	movs	r3, #0
}
 800340e:	4618      	mov	r0, r3
 8003410:	3710      	adds	r7, #16
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}

08003416 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003416:	b590      	push	{r4, r7, lr}
 8003418:	b08d      	sub	sp, #52	; 0x34
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003424:	6a3b      	ldr	r3, [r7, #32]
 8003426:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4618      	mov	r0, r3
 800342e:	f004 f8fa 	bl	8007626 <USB_GetMode>
 8003432:	4603      	mov	r3, r0
 8003434:	2b00      	cmp	r3, #0
 8003436:	f040 848a 	bne.w	8003d4e <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4618      	mov	r0, r3
 8003440:	f004 f85e 	bl	8007500 <USB_ReadInterrupts>
 8003444:	4603      	mov	r3, r0
 8003446:	2b00      	cmp	r3, #0
 8003448:	f000 8480 	beq.w	8003d4c <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	0a1b      	lsrs	r3, r3, #8
 8003456:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4618      	mov	r0, r3
 8003466:	f004 f84b 	bl	8007500 <USB_ReadInterrupts>
 800346a:	4603      	mov	r3, r0
 800346c:	f003 0302 	and.w	r3, r3, #2
 8003470:	2b02      	cmp	r3, #2
 8003472:	d107      	bne.n	8003484 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	695a      	ldr	r2, [r3, #20]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f002 0202 	and.w	r2, r2, #2
 8003482:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4618      	mov	r0, r3
 800348a:	f004 f839 	bl	8007500 <USB_ReadInterrupts>
 800348e:	4603      	mov	r3, r0
 8003490:	f003 0310 	and.w	r3, r3, #16
 8003494:	2b10      	cmp	r3, #16
 8003496:	d161      	bne.n	800355c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	699a      	ldr	r2, [r3, #24]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f022 0210 	bic.w	r2, r2, #16
 80034a6:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80034a8:	6a3b      	ldr	r3, [r7, #32]
 80034aa:	6a1b      	ldr	r3, [r3, #32]
 80034ac:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80034ae:	69bb      	ldr	r3, [r7, #24]
 80034b0:	f003 020f 	and.w	r2, r3, #15
 80034b4:	4613      	mov	r3, r2
 80034b6:	00db      	lsls	r3, r3, #3
 80034b8:	4413      	add	r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	4413      	add	r3, r2
 80034c4:	3304      	adds	r3, #4
 80034c6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80034c8:	69bb      	ldr	r3, [r7, #24]
 80034ca:	0c5b      	lsrs	r3, r3, #17
 80034cc:	f003 030f 	and.w	r3, r3, #15
 80034d0:	2b02      	cmp	r3, #2
 80034d2:	d124      	bne.n	800351e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80034d4:	69ba      	ldr	r2, [r7, #24]
 80034d6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80034da:	4013      	ands	r3, r2
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d035      	beq.n	800354c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	091b      	lsrs	r3, r3, #4
 80034e8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80034ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	461a      	mov	r2, r3
 80034f2:	6a38      	ldr	r0, [r7, #32]
 80034f4:	f003 fe70 	bl	80071d8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	691a      	ldr	r2, [r3, #16]
 80034fc:	69bb      	ldr	r3, [r7, #24]
 80034fe:	091b      	lsrs	r3, r3, #4
 8003500:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003504:	441a      	add	r2, r3
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	6a1a      	ldr	r2, [r3, #32]
 800350e:	69bb      	ldr	r3, [r7, #24]
 8003510:	091b      	lsrs	r3, r3, #4
 8003512:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003516:	441a      	add	r2, r3
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	621a      	str	r2, [r3, #32]
 800351c:	e016      	b.n	800354c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800351e:	69bb      	ldr	r3, [r7, #24]
 8003520:	0c5b      	lsrs	r3, r3, #17
 8003522:	f003 030f 	and.w	r3, r3, #15
 8003526:	2b06      	cmp	r3, #6
 8003528:	d110      	bne.n	800354c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003530:	2208      	movs	r2, #8
 8003532:	4619      	mov	r1, r3
 8003534:	6a38      	ldr	r0, [r7, #32]
 8003536:	f003 fe4f 	bl	80071d8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	6a1a      	ldr	r2, [r3, #32]
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	091b      	lsrs	r3, r3, #4
 8003542:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003546:	441a      	add	r2, r3
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	699a      	ldr	r2, [r3, #24]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f042 0210 	orr.w	r2, r2, #16
 800355a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4618      	mov	r0, r3
 8003562:	f003 ffcd 	bl	8007500 <USB_ReadInterrupts>
 8003566:	4603      	mov	r3, r0
 8003568:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800356c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003570:	f040 80a7 	bne.w	80036c2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003574:	2300      	movs	r3, #0
 8003576:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4618      	mov	r0, r3
 800357e:	f003 ffd2 	bl	8007526 <USB_ReadDevAllOutEpInterrupt>
 8003582:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003584:	e099      	b.n	80036ba <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003586:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003588:	f003 0301 	and.w	r3, r3, #1
 800358c:	2b00      	cmp	r3, #0
 800358e:	f000 808e 	beq.w	80036ae <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003598:	b2d2      	uxtb	r2, r2
 800359a:	4611      	mov	r1, r2
 800359c:	4618      	mov	r0, r3
 800359e:	f003 fff6 	bl	800758e <USB_ReadDevOutEPInterrupt>
 80035a2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	f003 0301 	and.w	r3, r3, #1
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00c      	beq.n	80035c8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80035ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b0:	015a      	lsls	r2, r3, #5
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	4413      	add	r3, r2
 80035b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035ba:	461a      	mov	r2, r3
 80035bc:	2301      	movs	r3, #1
 80035be:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80035c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f000 fec2 	bl	800434c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	f003 0308 	and.w	r3, r3, #8
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d00c      	beq.n	80035ec <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80035d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d4:	015a      	lsls	r2, r3, #5
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	4413      	add	r3, r2
 80035da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035de:	461a      	mov	r2, r3
 80035e0:	2308      	movs	r3, #8
 80035e2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80035e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f000 ff98 	bl	800451c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	f003 0310 	and.w	r3, r3, #16
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d008      	beq.n	8003608 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80035f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f8:	015a      	lsls	r2, r3, #5
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	4413      	add	r3, r2
 80035fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003602:	461a      	mov	r2, r3
 8003604:	2310      	movs	r3, #16
 8003606:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	f003 0302 	and.w	r3, r3, #2
 800360e:	2b00      	cmp	r3, #0
 8003610:	d030      	beq.n	8003674 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003612:	6a3b      	ldr	r3, [r7, #32]
 8003614:	695b      	ldr	r3, [r3, #20]
 8003616:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800361a:	2b80      	cmp	r3, #128	; 0x80
 800361c:	d109      	bne.n	8003632 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	69fa      	ldr	r2, [r7, #28]
 8003628:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800362c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003630:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003632:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003634:	4613      	mov	r3, r2
 8003636:	00db      	lsls	r3, r3, #3
 8003638:	4413      	add	r3, r2
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	4413      	add	r3, r2
 8003644:	3304      	adds	r3, #4
 8003646:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	78db      	ldrb	r3, [r3, #3]
 800364c:	2b01      	cmp	r3, #1
 800364e:	d108      	bne.n	8003662 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	2200      	movs	r2, #0
 8003654:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003658:	b2db      	uxtb	r3, r3
 800365a:	4619      	mov	r1, r3
 800365c:	6878      	ldr	r0, [r7, #4]
 800365e:	f006 fb6f 	bl	8009d40 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003664:	015a      	lsls	r2, r3, #5
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	4413      	add	r3, r2
 800366a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800366e:	461a      	mov	r2, r3
 8003670:	2302      	movs	r3, #2
 8003672:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	f003 0320 	and.w	r3, r3, #32
 800367a:	2b00      	cmp	r3, #0
 800367c:	d008      	beq.n	8003690 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800367e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003680:	015a      	lsls	r2, r3, #5
 8003682:	69fb      	ldr	r3, [r7, #28]
 8003684:	4413      	add	r3, r2
 8003686:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800368a:	461a      	mov	r2, r3
 800368c:	2320      	movs	r3, #32
 800368e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d009      	beq.n	80036ae <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800369a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800369c:	015a      	lsls	r2, r3, #5
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	4413      	add	r3, r2
 80036a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80036a6:	461a      	mov	r2, r3
 80036a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80036ac:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80036ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b0:	3301      	adds	r3, #1
 80036b2:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80036b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036b6:	085b      	lsrs	r3, r3, #1
 80036b8:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80036ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036bc:	2b00      	cmp	r3, #0
 80036be:	f47f af62 	bne.w	8003586 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4618      	mov	r0, r3
 80036c8:	f003 ff1a 	bl	8007500 <USB_ReadInterrupts>
 80036cc:	4603      	mov	r3, r0
 80036ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036d2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80036d6:	f040 80db 	bne.w	8003890 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4618      	mov	r0, r3
 80036e0:	f003 ff3b 	bl	800755a <USB_ReadDevAllInEpInterrupt>
 80036e4:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80036e6:	2300      	movs	r3, #0
 80036e8:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80036ea:	e0cd      	b.n	8003888 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80036ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036ee:	f003 0301 	and.w	r3, r3, #1
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	f000 80c2 	beq.w	800387c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036fe:	b2d2      	uxtb	r2, r2
 8003700:	4611      	mov	r1, r2
 8003702:	4618      	mov	r0, r3
 8003704:	f003 ff61 	bl	80075ca <USB_ReadDevInEPInterrupt>
 8003708:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	f003 0301 	and.w	r3, r3, #1
 8003710:	2b00      	cmp	r3, #0
 8003712:	d057      	beq.n	80037c4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003716:	f003 030f 	and.w	r3, r3, #15
 800371a:	2201      	movs	r2, #1
 800371c:	fa02 f303 	lsl.w	r3, r2, r3
 8003720:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003728:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	43db      	mvns	r3, r3
 800372e:	69f9      	ldr	r1, [r7, #28]
 8003730:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003734:	4013      	ands	r3, r2
 8003736:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800373a:	015a      	lsls	r2, r3, #5
 800373c:	69fb      	ldr	r3, [r7, #28]
 800373e:	4413      	add	r3, r2
 8003740:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003744:	461a      	mov	r2, r3
 8003746:	2301      	movs	r3, #1
 8003748:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	691b      	ldr	r3, [r3, #16]
 800374e:	2b01      	cmp	r3, #1
 8003750:	d132      	bne.n	80037b8 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003752:	6879      	ldr	r1, [r7, #4]
 8003754:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003756:	4613      	mov	r3, r2
 8003758:	00db      	lsls	r3, r3, #3
 800375a:	4413      	add	r3, r2
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	440b      	add	r3, r1
 8003760:	334c      	adds	r3, #76	; 0x4c
 8003762:	6819      	ldr	r1, [r3, #0]
 8003764:	6878      	ldr	r0, [r7, #4]
 8003766:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003768:	4613      	mov	r3, r2
 800376a:	00db      	lsls	r3, r3, #3
 800376c:	4413      	add	r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	4403      	add	r3, r0
 8003772:	3348      	adds	r3, #72	; 0x48
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4419      	add	r1, r3
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800377c:	4613      	mov	r3, r2
 800377e:	00db      	lsls	r3, r3, #3
 8003780:	4413      	add	r3, r2
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	4403      	add	r3, r0
 8003786:	334c      	adds	r3, #76	; 0x4c
 8003788:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800378a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800378c:	2b00      	cmp	r3, #0
 800378e:	d113      	bne.n	80037b8 <HAL_PCD_IRQHandler+0x3a2>
 8003790:	6879      	ldr	r1, [r7, #4]
 8003792:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003794:	4613      	mov	r3, r2
 8003796:	00db      	lsls	r3, r3, #3
 8003798:	4413      	add	r3, r2
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	440b      	add	r3, r1
 800379e:	3354      	adds	r3, #84	; 0x54
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d108      	bne.n	80037b8 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6818      	ldr	r0, [r3, #0]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80037b0:	461a      	mov	r2, r3
 80037b2:	2101      	movs	r1, #1
 80037b4:	f003 ff68 	bl	8007688 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80037b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	4619      	mov	r1, r3
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f006 fa43 	bl	8009c4a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	f003 0308 	and.w	r3, r3, #8
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d008      	beq.n	80037e0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80037ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d0:	015a      	lsls	r2, r3, #5
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	4413      	add	r3, r2
 80037d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037da:	461a      	mov	r2, r3
 80037dc:	2308      	movs	r3, #8
 80037de:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	f003 0310 	and.w	r3, r3, #16
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d008      	beq.n	80037fc <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80037ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ec:	015a      	lsls	r2, r3, #5
 80037ee:	69fb      	ldr	r3, [r7, #28]
 80037f0:	4413      	add	r3, r2
 80037f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037f6:	461a      	mov	r2, r3
 80037f8:	2310      	movs	r3, #16
 80037fa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003802:	2b00      	cmp	r3, #0
 8003804:	d008      	beq.n	8003818 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003808:	015a      	lsls	r2, r3, #5
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	4413      	add	r3, r2
 800380e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003812:	461a      	mov	r2, r3
 8003814:	2340      	movs	r3, #64	; 0x40
 8003816:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	f003 0302 	and.w	r3, r3, #2
 800381e:	2b00      	cmp	r3, #0
 8003820:	d023      	beq.n	800386a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003822:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003824:	6a38      	ldr	r0, [r7, #32]
 8003826:	f002 fe49 	bl	80064bc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800382a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800382c:	4613      	mov	r3, r2
 800382e:	00db      	lsls	r3, r3, #3
 8003830:	4413      	add	r3, r2
 8003832:	009b      	lsls	r3, r3, #2
 8003834:	3338      	adds	r3, #56	; 0x38
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	4413      	add	r3, r2
 800383a:	3304      	adds	r3, #4
 800383c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	78db      	ldrb	r3, [r3, #3]
 8003842:	2b01      	cmp	r3, #1
 8003844:	d108      	bne.n	8003858 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	2200      	movs	r2, #0
 800384a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800384c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800384e:	b2db      	uxtb	r3, r3
 8003850:	4619      	mov	r1, r3
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f006 fa86 	bl	8009d64 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800385a:	015a      	lsls	r2, r3, #5
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	4413      	add	r3, r2
 8003860:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003864:	461a      	mov	r2, r3
 8003866:	2302      	movs	r3, #2
 8003868:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003870:	2b00      	cmp	r3, #0
 8003872:	d003      	beq.n	800387c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003874:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f000 fcdb 	bl	8004232 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800387c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800387e:	3301      	adds	r3, #1
 8003880:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003884:	085b      	lsrs	r3, r3, #1
 8003886:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800388a:	2b00      	cmp	r3, #0
 800388c:	f47f af2e 	bne.w	80036ec <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4618      	mov	r0, r3
 8003896:	f003 fe33 	bl	8007500 <USB_ReadInterrupts>
 800389a:	4603      	mov	r3, r0
 800389c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80038a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80038a4:	d122      	bne.n	80038ec <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80038a6:	69fb      	ldr	r3, [r7, #28]
 80038a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	69fa      	ldr	r2, [r7, #28]
 80038b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80038b4:	f023 0301 	bic.w	r3, r3, #1
 80038b8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80038c0:	2b01      	cmp	r3, #1
 80038c2:	d108      	bne.n	80038d6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2200      	movs	r2, #0
 80038c8:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80038cc:	2100      	movs	r1, #0
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f000 fec2 	bl	8004658 <HAL_PCDEx_LPM_Callback>
 80038d4:	e002      	b.n	80038dc <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f006 fa24 	bl	8009d24 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	695a      	ldr	r2, [r3, #20]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80038ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4618      	mov	r0, r3
 80038f2:	f003 fe05 	bl	8007500 <USB_ReadInterrupts>
 80038f6:	4603      	mov	r3, r0
 80038f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003900:	d112      	bne.n	8003928 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	f003 0301 	and.w	r3, r3, #1
 800390e:	2b01      	cmp	r3, #1
 8003910:	d102      	bne.n	8003918 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f006 f9e0 	bl	8009cd8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	695a      	ldr	r2, [r3, #20]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003926:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4618      	mov	r0, r3
 800392e:	f003 fde7 	bl	8007500 <USB_ReadInterrupts>
 8003932:	4603      	mov	r3, r0
 8003934:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003938:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800393c:	f040 80b7 	bne.w	8003aae <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	69fa      	ldr	r2, [r7, #28]
 800394a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800394e:	f023 0301 	bic.w	r3, r3, #1
 8003952:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2110      	movs	r1, #16
 800395a:	4618      	mov	r0, r3
 800395c:	f002 fdae 	bl	80064bc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003960:	2300      	movs	r3, #0
 8003962:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003964:	e046      	b.n	80039f4 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003968:	015a      	lsls	r2, r3, #5
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	4413      	add	r3, r2
 800396e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003972:	461a      	mov	r2, r3
 8003974:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003978:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800397a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800397c:	015a      	lsls	r2, r3, #5
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	4413      	add	r3, r2
 8003982:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800398a:	0151      	lsls	r1, r2, #5
 800398c:	69fa      	ldr	r2, [r7, #28]
 800398e:	440a      	add	r2, r1
 8003990:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003994:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003998:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800399a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800399c:	015a      	lsls	r2, r3, #5
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	4413      	add	r3, r2
 80039a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80039a6:	461a      	mov	r2, r3
 80039a8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80039ac:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80039ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039b0:	015a      	lsls	r2, r3, #5
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	4413      	add	r3, r2
 80039b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80039be:	0151      	lsls	r1, r2, #5
 80039c0:	69fa      	ldr	r2, [r7, #28]
 80039c2:	440a      	add	r2, r1
 80039c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80039c8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80039cc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80039ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039d0:	015a      	lsls	r2, r3, #5
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	4413      	add	r3, r2
 80039d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80039de:	0151      	lsls	r1, r2, #5
 80039e0:	69fa      	ldr	r2, [r7, #28]
 80039e2:	440a      	add	r2, r1
 80039e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80039e8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80039ec:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039f0:	3301      	adds	r3, #1
 80039f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d3b3      	bcc.n	8003966 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a04:	69db      	ldr	r3, [r3, #28]
 8003a06:	69fa      	ldr	r2, [r7, #28]
 8003a08:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a0c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003a10:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d016      	beq.n	8003a48 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a20:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a24:	69fa      	ldr	r2, [r7, #28]
 8003a26:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a2a:	f043 030b 	orr.w	r3, r3, #11
 8003a2e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a3a:	69fa      	ldr	r2, [r7, #28]
 8003a3c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a40:	f043 030b 	orr.w	r3, r3, #11
 8003a44:	6453      	str	r3, [r2, #68]	; 0x44
 8003a46:	e015      	b.n	8003a74 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a4e:	695b      	ldr	r3, [r3, #20]
 8003a50:	69fa      	ldr	r2, [r7, #28]
 8003a52:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a56:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003a5a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003a5e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003a60:	69fb      	ldr	r3, [r7, #28]
 8003a62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a66:	691b      	ldr	r3, [r3, #16]
 8003a68:	69fa      	ldr	r2, [r7, #28]
 8003a6a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a6e:	f043 030b 	orr.w	r3, r3, #11
 8003a72:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	69fa      	ldr	r2, [r7, #28]
 8003a7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a82:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003a86:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6818      	ldr	r0, [r3, #0]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	691b      	ldr	r3, [r3, #16]
 8003a90:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003a98:	461a      	mov	r2, r3
 8003a9a:	f003 fdf5 	bl	8007688 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	695a      	ldr	r2, [r3, #20]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003aac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f003 fd24 	bl	8007500 <USB_ReadInterrupts>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003abe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ac2:	d124      	bne.n	8003b0e <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f003 fdba 	bl	8007642 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f002 fd6f 	bl	80065b6 <USB_GetDevSpeed>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	461a      	mov	r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681c      	ldr	r4, [r3, #0]
 8003ae4:	f001 f9e8 	bl	8004eb8 <HAL_RCC_GetHCLKFreq>
 8003ae8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	461a      	mov	r2, r3
 8003af2:	4620      	mov	r0, r4
 8003af4:	f002 fa6e 	bl	8005fd4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	f006 f8ce 	bl	8009c9a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	695a      	ldr	r2, [r3, #20]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003b0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4618      	mov	r0, r3
 8003b14:	f003 fcf4 	bl	8007500 <USB_ReadInterrupts>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	f003 0308 	and.w	r3, r3, #8
 8003b1e:	2b08      	cmp	r3, #8
 8003b20:	d10a      	bne.n	8003b38 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f006 f8ab 	bl	8009c7e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	695a      	ldr	r2, [r3, #20]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f002 0208 	and.w	r2, r2, #8
 8003b36:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f003 fcdf 	bl	8007500 <USB_ReadInterrupts>
 8003b42:	4603      	mov	r3, r0
 8003b44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b48:	2b80      	cmp	r3, #128	; 0x80
 8003b4a:	d122      	bne.n	8003b92 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003b4c:	6a3b      	ldr	r3, [r7, #32]
 8003b4e:	699b      	ldr	r3, [r3, #24]
 8003b50:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003b54:	6a3b      	ldr	r3, [r7, #32]
 8003b56:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003b58:	2301      	movs	r3, #1
 8003b5a:	627b      	str	r3, [r7, #36]	; 0x24
 8003b5c:	e014      	b.n	8003b88 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003b5e:	6879      	ldr	r1, [r7, #4]
 8003b60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b62:	4613      	mov	r3, r2
 8003b64:	00db      	lsls	r3, r3, #3
 8003b66:	4413      	add	r3, r2
 8003b68:	009b      	lsls	r3, r3, #2
 8003b6a:	440b      	add	r3, r1
 8003b6c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d105      	bne.n	8003b82 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f000 fb27 	bl	80041d0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b84:	3301      	adds	r3, #1
 8003b86:	627b      	str	r3, [r7, #36]	; 0x24
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d3e5      	bcc.n	8003b5e <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4618      	mov	r0, r3
 8003b98:	f003 fcb2 	bl	8007500 <USB_ReadInterrupts>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ba2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ba6:	d13b      	bne.n	8003c20 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003ba8:	2301      	movs	r3, #1
 8003baa:	627b      	str	r3, [r7, #36]	; 0x24
 8003bac:	e02b      	b.n	8003c06 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb0:	015a      	lsls	r2, r3, #5
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	4413      	add	r3, r2
 8003bb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003bbe:	6879      	ldr	r1, [r7, #4]
 8003bc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	00db      	lsls	r3, r3, #3
 8003bc6:	4413      	add	r3, r2
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	440b      	add	r3, r1
 8003bcc:	3340      	adds	r3, #64	; 0x40
 8003bce:	781b      	ldrb	r3, [r3, #0]
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d115      	bne.n	8003c00 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003bd4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	da12      	bge.n	8003c00 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003bda:	6879      	ldr	r1, [r7, #4]
 8003bdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bde:	4613      	mov	r3, r2
 8003be0:	00db      	lsls	r3, r3, #3
 8003be2:	4413      	add	r3, r2
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	440b      	add	r3, r1
 8003be8:	333f      	adds	r3, #63	; 0x3f
 8003bea:	2201      	movs	r2, #1
 8003bec:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	4619      	mov	r1, r3
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f000 fae8 	bl	80041d0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c02:	3301      	adds	r3, #1
 8003c04:	627b      	str	r3, [r7, #36]	; 0x24
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d3ce      	bcc.n	8003bae <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	695a      	ldr	r2, [r3, #20]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003c1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4618      	mov	r0, r3
 8003c26:	f003 fc6b 	bl	8007500 <USB_ReadInterrupts>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c30:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003c34:	d155      	bne.n	8003ce2 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c36:	2301      	movs	r3, #1
 8003c38:	627b      	str	r3, [r7, #36]	; 0x24
 8003c3a:	e045      	b.n	8003cc8 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3e:	015a      	lsls	r2, r3, #5
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	4413      	add	r3, r2
 8003c44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003c4c:	6879      	ldr	r1, [r7, #4]
 8003c4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c50:	4613      	mov	r3, r2
 8003c52:	00db      	lsls	r3, r3, #3
 8003c54:	4413      	add	r3, r2
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	440b      	add	r3, r1
 8003c5a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003c5e:	781b      	ldrb	r3, [r3, #0]
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d12e      	bne.n	8003cc2 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003c64:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	da2b      	bge.n	8003cc2 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003c6a:	69bb      	ldr	r3, [r7, #24]
 8003c6c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003c76:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d121      	bne.n	8003cc2 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003c7e:	6879      	ldr	r1, [r7, #4]
 8003c80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c82:	4613      	mov	r3, r2
 8003c84:	00db      	lsls	r3, r3, #3
 8003c86:	4413      	add	r3, r2
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	440b      	add	r3, r1
 8003c8c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003c90:	2201      	movs	r2, #1
 8003c92:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003c94:	6a3b      	ldr	r3, [r7, #32]
 8003c96:	699b      	ldr	r3, [r3, #24]
 8003c98:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003c9c:	6a3b      	ldr	r3, [r7, #32]
 8003c9e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003ca0:	6a3b      	ldr	r3, [r7, #32]
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d10a      	bne.n	8003cc2 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	69fa      	ldr	r2, [r7, #28]
 8003cb6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003cba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003cbe:	6053      	str	r3, [r2, #4]
            break;
 8003cc0:	e007      	b.n	8003cd2 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc4:	3301      	adds	r3, #1
 8003cc6:	627b      	str	r3, [r7, #36]	; 0x24
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d3b4      	bcc.n	8003c3c <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	695a      	ldr	r2, [r3, #20]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003ce0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f003 fc0a 	bl	8007500 <USB_ReadInterrupts>
 8003cec:	4603      	mov	r3, r0
 8003cee:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003cf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cf6:	d10a      	bne.n	8003d0e <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003cf8:	6878      	ldr	r0, [r7, #4]
 8003cfa:	f006 f845 	bl	8009d88 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	695a      	ldr	r2, [r3, #20]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003d0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4618      	mov	r0, r3
 8003d14:	f003 fbf4 	bl	8007500 <USB_ReadInterrupts>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	f003 0304 	and.w	r3, r3, #4
 8003d1e:	2b04      	cmp	r3, #4
 8003d20:	d115      	bne.n	8003d4e <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003d2a:	69bb      	ldr	r3, [r7, #24]
 8003d2c:	f003 0304 	and.w	r3, r3, #4
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d002      	beq.n	8003d3a <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f006 f835 	bl	8009da4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	6859      	ldr	r1, [r3, #4]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	69ba      	ldr	r2, [r7, #24]
 8003d46:	430a      	orrs	r2, r1
 8003d48:	605a      	str	r2, [r3, #4]
 8003d4a:	e000      	b.n	8003d4e <HAL_PCD_IRQHandler+0x938>
      return;
 8003d4c:	bf00      	nop
    }
  }
}
 8003d4e:	3734      	adds	r7, #52	; 0x34
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd90      	pop	{r4, r7, pc}

08003d54 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b082      	sub	sp, #8
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	460b      	mov	r3, r1
 8003d5e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d101      	bne.n	8003d6e <HAL_PCD_SetAddress+0x1a>
 8003d6a:	2302      	movs	r3, #2
 8003d6c:	e013      	b.n	8003d96 <HAL_PCD_SetAddress+0x42>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2201      	movs	r2, #1
 8003d72:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	78fa      	ldrb	r2, [r7, #3]
 8003d7a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	78fa      	ldrb	r2, [r7, #3]
 8003d84:	4611      	mov	r1, r2
 8003d86:	4618      	mov	r0, r3
 8003d88:	f003 fb52 	bl	8007430 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003d94:	2300      	movs	r3, #0
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3708      	adds	r7, #8
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b084      	sub	sp, #16
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
 8003da6:	4608      	mov	r0, r1
 8003da8:	4611      	mov	r1, r2
 8003daa:	461a      	mov	r2, r3
 8003dac:	4603      	mov	r3, r0
 8003dae:	70fb      	strb	r3, [r7, #3]
 8003db0:	460b      	mov	r3, r1
 8003db2:	803b      	strh	r3, [r7, #0]
 8003db4:	4613      	mov	r3, r2
 8003db6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003db8:	2300      	movs	r3, #0
 8003dba:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003dbc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	da0f      	bge.n	8003de4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003dc4:	78fb      	ldrb	r3, [r7, #3]
 8003dc6:	f003 020f 	and.w	r2, r3, #15
 8003dca:	4613      	mov	r3, r2
 8003dcc:	00db      	lsls	r3, r3, #3
 8003dce:	4413      	add	r3, r2
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	3338      	adds	r3, #56	; 0x38
 8003dd4:	687a      	ldr	r2, [r7, #4]
 8003dd6:	4413      	add	r3, r2
 8003dd8:	3304      	adds	r3, #4
 8003dda:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2201      	movs	r2, #1
 8003de0:	705a      	strb	r2, [r3, #1]
 8003de2:	e00f      	b.n	8003e04 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003de4:	78fb      	ldrb	r3, [r7, #3]
 8003de6:	f003 020f 	and.w	r2, r3, #15
 8003dea:	4613      	mov	r3, r2
 8003dec:	00db      	lsls	r3, r3, #3
 8003dee:	4413      	add	r3, r2
 8003df0:	009b      	lsls	r3, r3, #2
 8003df2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	4413      	add	r3, r2
 8003dfa:	3304      	adds	r3, #4
 8003dfc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2200      	movs	r2, #0
 8003e02:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003e04:	78fb      	ldrb	r3, [r7, #3]
 8003e06:	f003 030f 	and.w	r3, r3, #15
 8003e0a:	b2da      	uxtb	r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003e10:	883a      	ldrh	r2, [r7, #0]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	78ba      	ldrb	r2, [r7, #2]
 8003e1a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	785b      	ldrb	r3, [r3, #1]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d004      	beq.n	8003e2e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	781b      	ldrb	r3, [r3, #0]
 8003e28:	b29a      	uxth	r2, r3
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003e2e:	78bb      	ldrb	r3, [r7, #2]
 8003e30:	2b02      	cmp	r3, #2
 8003e32:	d102      	bne.n	8003e3a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2200      	movs	r2, #0
 8003e38:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d101      	bne.n	8003e48 <HAL_PCD_EP_Open+0xaa>
 8003e44:	2302      	movs	r3, #2
 8003e46:	e00e      	b.n	8003e66 <HAL_PCD_EP_Open+0xc8>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68f9      	ldr	r1, [r7, #12]
 8003e56:	4618      	mov	r0, r3
 8003e58:	f002 fbd2 	bl	8006600 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8003e64:	7afb      	ldrb	r3, [r7, #11]
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3710      	adds	r7, #16
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}

08003e6e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003e6e:	b580      	push	{r7, lr}
 8003e70:	b084      	sub	sp, #16
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
 8003e76:	460b      	mov	r3, r1
 8003e78:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003e7a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	da0f      	bge.n	8003ea2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e82:	78fb      	ldrb	r3, [r7, #3]
 8003e84:	f003 020f 	and.w	r2, r3, #15
 8003e88:	4613      	mov	r3, r2
 8003e8a:	00db      	lsls	r3, r3, #3
 8003e8c:	4413      	add	r3, r2
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	3338      	adds	r3, #56	; 0x38
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	4413      	add	r3, r2
 8003e96:	3304      	adds	r3, #4
 8003e98:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	705a      	strb	r2, [r3, #1]
 8003ea0:	e00f      	b.n	8003ec2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003ea2:	78fb      	ldrb	r3, [r7, #3]
 8003ea4:	f003 020f 	and.w	r2, r3, #15
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	00db      	lsls	r3, r3, #3
 8003eac:	4413      	add	r3, r2
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	4413      	add	r3, r2
 8003eb8:	3304      	adds	r3, #4
 8003eba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003ec2:	78fb      	ldrb	r3, [r7, #3]
 8003ec4:	f003 030f 	and.w	r3, r3, #15
 8003ec8:	b2da      	uxtb	r2, r3
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d101      	bne.n	8003edc <HAL_PCD_EP_Close+0x6e>
 8003ed8:	2302      	movs	r3, #2
 8003eda:	e00e      	b.n	8003efa <HAL_PCD_EP_Close+0x8c>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	68f9      	ldr	r1, [r7, #12]
 8003eea:	4618      	mov	r0, r3
 8003eec:	f002 fc10 	bl	8006710 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8003ef8:	2300      	movs	r3, #0
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3710      	adds	r7, #16
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}

08003f02 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003f02:	b580      	push	{r7, lr}
 8003f04:	b086      	sub	sp, #24
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	60f8      	str	r0, [r7, #12]
 8003f0a:	607a      	str	r2, [r7, #4]
 8003f0c:	603b      	str	r3, [r7, #0]
 8003f0e:	460b      	mov	r3, r1
 8003f10:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f12:	7afb      	ldrb	r3, [r7, #11]
 8003f14:	f003 020f 	and.w	r2, r3, #15
 8003f18:	4613      	mov	r3, r2
 8003f1a:	00db      	lsls	r3, r3, #3
 8003f1c:	4413      	add	r3, r2
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003f24:	68fa      	ldr	r2, [r7, #12]
 8003f26:	4413      	add	r3, r2
 8003f28:	3304      	adds	r3, #4
 8003f2a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	683a      	ldr	r2, [r7, #0]
 8003f36:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	2200      	movs	r2, #0
 8003f42:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f44:	7afb      	ldrb	r3, [r7, #11]
 8003f46:	f003 030f 	and.w	r3, r3, #15
 8003f4a:	b2da      	uxtb	r2, r3
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	691b      	ldr	r3, [r3, #16]
 8003f54:	2b01      	cmp	r3, #1
 8003f56:	d102      	bne.n	8003f5e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003f5e:	7afb      	ldrb	r3, [r7, #11]
 8003f60:	f003 030f 	and.w	r3, r3, #15
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d109      	bne.n	8003f7c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6818      	ldr	r0, [r3, #0]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	691b      	ldr	r3, [r3, #16]
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	461a      	mov	r2, r3
 8003f74:	6979      	ldr	r1, [r7, #20]
 8003f76:	f002 feef 	bl	8006d58 <USB_EP0StartXfer>
 8003f7a:	e008      	b.n	8003f8e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	6818      	ldr	r0, [r3, #0]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	691b      	ldr	r3, [r3, #16]
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	461a      	mov	r2, r3
 8003f88:	6979      	ldr	r1, [r7, #20]
 8003f8a:	f002 fc9d 	bl	80068c8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003f8e:	2300      	movs	r3, #0
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	3718      	adds	r7, #24
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}

08003f98 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003fa4:	78fb      	ldrb	r3, [r7, #3]
 8003fa6:	f003 020f 	and.w	r2, r3, #15
 8003faa:	6879      	ldr	r1, [r7, #4]
 8003fac:	4613      	mov	r3, r2
 8003fae:	00db      	lsls	r3, r3, #3
 8003fb0:	4413      	add	r3, r2
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	440b      	add	r3, r1
 8003fb6:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8003fba:	681b      	ldr	r3, [r3, #0]
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	370c      	adds	r7, #12
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr

08003fc8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b086      	sub	sp, #24
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	607a      	str	r2, [r7, #4]
 8003fd2:	603b      	str	r3, [r7, #0]
 8003fd4:	460b      	mov	r3, r1
 8003fd6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003fd8:	7afb      	ldrb	r3, [r7, #11]
 8003fda:	f003 020f 	and.w	r2, r3, #15
 8003fde:	4613      	mov	r3, r2
 8003fe0:	00db      	lsls	r3, r3, #3
 8003fe2:	4413      	add	r3, r2
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	3338      	adds	r3, #56	; 0x38
 8003fe8:	68fa      	ldr	r2, [r7, #12]
 8003fea:	4413      	add	r3, r2
 8003fec:	3304      	adds	r3, #4
 8003fee:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	683a      	ldr	r2, [r7, #0]
 8003ffa:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	2200      	movs	r2, #0
 8004000:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	2201      	movs	r2, #1
 8004006:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004008:	7afb      	ldrb	r3, [r7, #11]
 800400a:	f003 030f 	and.w	r3, r3, #15
 800400e:	b2da      	uxtb	r2, r3
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	691b      	ldr	r3, [r3, #16]
 8004018:	2b01      	cmp	r3, #1
 800401a:	d102      	bne.n	8004022 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004022:	7afb      	ldrb	r3, [r7, #11]
 8004024:	f003 030f 	and.w	r3, r3, #15
 8004028:	2b00      	cmp	r3, #0
 800402a:	d109      	bne.n	8004040 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6818      	ldr	r0, [r3, #0]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	691b      	ldr	r3, [r3, #16]
 8004034:	b2db      	uxtb	r3, r3
 8004036:	461a      	mov	r2, r3
 8004038:	6979      	ldr	r1, [r7, #20]
 800403a:	f002 fe8d 	bl	8006d58 <USB_EP0StartXfer>
 800403e:	e008      	b.n	8004052 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6818      	ldr	r0, [r3, #0]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	691b      	ldr	r3, [r3, #16]
 8004048:	b2db      	uxtb	r3, r3
 800404a:	461a      	mov	r2, r3
 800404c:	6979      	ldr	r1, [r7, #20]
 800404e:	f002 fc3b 	bl	80068c8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004052:	2300      	movs	r3, #0
}
 8004054:	4618      	mov	r0, r3
 8004056:	3718      	adds	r7, #24
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b084      	sub	sp, #16
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	460b      	mov	r3, r1
 8004066:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004068:	78fb      	ldrb	r3, [r7, #3]
 800406a:	f003 020f 	and.w	r2, r3, #15
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	429a      	cmp	r2, r3
 8004074:	d901      	bls.n	800407a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	e050      	b.n	800411c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800407a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800407e:	2b00      	cmp	r3, #0
 8004080:	da0f      	bge.n	80040a2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004082:	78fb      	ldrb	r3, [r7, #3]
 8004084:	f003 020f 	and.w	r2, r3, #15
 8004088:	4613      	mov	r3, r2
 800408a:	00db      	lsls	r3, r3, #3
 800408c:	4413      	add	r3, r2
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	3338      	adds	r3, #56	; 0x38
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	4413      	add	r3, r2
 8004096:	3304      	adds	r3, #4
 8004098:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2201      	movs	r2, #1
 800409e:	705a      	strb	r2, [r3, #1]
 80040a0:	e00d      	b.n	80040be <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80040a2:	78fa      	ldrb	r2, [r7, #3]
 80040a4:	4613      	mov	r3, r2
 80040a6:	00db      	lsls	r3, r3, #3
 80040a8:	4413      	add	r3, r2
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	4413      	add	r3, r2
 80040b4:	3304      	adds	r3, #4
 80040b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2200      	movs	r2, #0
 80040bc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2201      	movs	r2, #1
 80040c2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80040c4:	78fb      	ldrb	r3, [r7, #3]
 80040c6:	f003 030f 	and.w	r3, r3, #15
 80040ca:	b2da      	uxtb	r2, r3
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d101      	bne.n	80040de <HAL_PCD_EP_SetStall+0x82>
 80040da:	2302      	movs	r3, #2
 80040dc:	e01e      	b.n	800411c <HAL_PCD_EP_SetStall+0xc0>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2201      	movs	r2, #1
 80040e2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	68f9      	ldr	r1, [r7, #12]
 80040ec:	4618      	mov	r0, r3
 80040ee:	f003 f8cb 	bl	8007288 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80040f2:	78fb      	ldrb	r3, [r7, #3]
 80040f4:	f003 030f 	and.w	r3, r3, #15
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d10a      	bne.n	8004112 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6818      	ldr	r0, [r3, #0]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	691b      	ldr	r3, [r3, #16]
 8004104:	b2d9      	uxtb	r1, r3
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800410c:	461a      	mov	r2, r3
 800410e:	f003 fabb 	bl	8007688 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800411a:	2300      	movs	r3, #0
}
 800411c:	4618      	mov	r0, r3
 800411e:	3710      	adds	r7, #16
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}

08004124 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b084      	sub	sp, #16
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	460b      	mov	r3, r1
 800412e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004130:	78fb      	ldrb	r3, [r7, #3]
 8004132:	f003 020f 	and.w	r2, r3, #15
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	429a      	cmp	r2, r3
 800413c:	d901      	bls.n	8004142 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e042      	b.n	80041c8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004142:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004146:	2b00      	cmp	r3, #0
 8004148:	da0f      	bge.n	800416a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800414a:	78fb      	ldrb	r3, [r7, #3]
 800414c:	f003 020f 	and.w	r2, r3, #15
 8004150:	4613      	mov	r3, r2
 8004152:	00db      	lsls	r3, r3, #3
 8004154:	4413      	add	r3, r2
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	3338      	adds	r3, #56	; 0x38
 800415a:	687a      	ldr	r2, [r7, #4]
 800415c:	4413      	add	r3, r2
 800415e:	3304      	adds	r3, #4
 8004160:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2201      	movs	r2, #1
 8004166:	705a      	strb	r2, [r3, #1]
 8004168:	e00f      	b.n	800418a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800416a:	78fb      	ldrb	r3, [r7, #3]
 800416c:	f003 020f 	and.w	r2, r3, #15
 8004170:	4613      	mov	r3, r2
 8004172:	00db      	lsls	r3, r3, #3
 8004174:	4413      	add	r3, r2
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800417c:	687a      	ldr	r2, [r7, #4]
 800417e:	4413      	add	r3, r2
 8004180:	3304      	adds	r3, #4
 8004182:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2200      	movs	r2, #0
 8004188:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2200      	movs	r2, #0
 800418e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004190:	78fb      	ldrb	r3, [r7, #3]
 8004192:	f003 030f 	and.w	r3, r3, #15
 8004196:	b2da      	uxtb	r2, r3
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d101      	bne.n	80041aa <HAL_PCD_EP_ClrStall+0x86>
 80041a6:	2302      	movs	r3, #2
 80041a8:	e00e      	b.n	80041c8 <HAL_PCD_EP_ClrStall+0xa4>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2201      	movs	r2, #1
 80041ae:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	68f9      	ldr	r1, [r7, #12]
 80041b8:	4618      	mov	r0, r3
 80041ba:	f003 f8d3 	bl	8007364 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3710      	adds	r7, #16
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
 80041d8:	460b      	mov	r3, r1
 80041da:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80041dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	da0c      	bge.n	80041fe <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041e4:	78fb      	ldrb	r3, [r7, #3]
 80041e6:	f003 020f 	and.w	r2, r3, #15
 80041ea:	4613      	mov	r3, r2
 80041ec:	00db      	lsls	r3, r3, #3
 80041ee:	4413      	add	r3, r2
 80041f0:	009b      	lsls	r3, r3, #2
 80041f2:	3338      	adds	r3, #56	; 0x38
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	4413      	add	r3, r2
 80041f8:	3304      	adds	r3, #4
 80041fa:	60fb      	str	r3, [r7, #12]
 80041fc:	e00c      	b.n	8004218 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80041fe:	78fb      	ldrb	r3, [r7, #3]
 8004200:	f003 020f 	and.w	r2, r3, #15
 8004204:	4613      	mov	r3, r2
 8004206:	00db      	lsls	r3, r3, #3
 8004208:	4413      	add	r3, r2
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004210:	687a      	ldr	r2, [r7, #4]
 8004212:	4413      	add	r3, r2
 8004214:	3304      	adds	r3, #4
 8004216:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	68f9      	ldr	r1, [r7, #12]
 800421e:	4618      	mov	r0, r3
 8004220:	f002 fef2 	bl	8007008 <USB_EPStopXfer>
 8004224:	4603      	mov	r3, r0
 8004226:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004228:	7afb      	ldrb	r3, [r7, #11]
}
 800422a:	4618      	mov	r0, r3
 800422c:	3710      	adds	r7, #16
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}

08004232 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004232:	b580      	push	{r7, lr}
 8004234:	b08a      	sub	sp, #40	; 0x28
 8004236:	af02      	add	r7, sp, #8
 8004238:	6078      	str	r0, [r7, #4]
 800423a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004246:	683a      	ldr	r2, [r7, #0]
 8004248:	4613      	mov	r3, r2
 800424a:	00db      	lsls	r3, r3, #3
 800424c:	4413      	add	r3, r2
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	3338      	adds	r3, #56	; 0x38
 8004252:	687a      	ldr	r2, [r7, #4]
 8004254:	4413      	add	r3, r2
 8004256:	3304      	adds	r3, #4
 8004258:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6a1a      	ldr	r2, [r3, #32]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	699b      	ldr	r3, [r3, #24]
 8004262:	429a      	cmp	r2, r3
 8004264:	d901      	bls.n	800426a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e06c      	b.n	8004344 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	699a      	ldr	r2, [r3, #24]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	6a1b      	ldr	r3, [r3, #32]
 8004272:	1ad3      	subs	r3, r2, r3
 8004274:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	68db      	ldr	r3, [r3, #12]
 800427a:	69fa      	ldr	r2, [r7, #28]
 800427c:	429a      	cmp	r2, r3
 800427e:	d902      	bls.n	8004286 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	68db      	ldr	r3, [r3, #12]
 8004284:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	3303      	adds	r3, #3
 800428a:	089b      	lsrs	r3, r3, #2
 800428c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800428e:	e02b      	b.n	80042e8 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	699a      	ldr	r2, [r3, #24]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6a1b      	ldr	r3, [r3, #32]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	69fa      	ldr	r2, [r7, #28]
 80042a2:	429a      	cmp	r2, r3
 80042a4:	d902      	bls.n	80042ac <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	68db      	ldr	r3, [r3, #12]
 80042aa:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80042ac:	69fb      	ldr	r3, [r7, #28]
 80042ae:	3303      	adds	r3, #3
 80042b0:	089b      	lsrs	r3, r3, #2
 80042b2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	6919      	ldr	r1, [r3, #16]
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	b2da      	uxtb	r2, r3
 80042bc:	69fb      	ldr	r3, [r7, #28]
 80042be:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	9300      	str	r3, [sp, #0]
 80042c8:	4603      	mov	r3, r0
 80042ca:	6978      	ldr	r0, [r7, #20]
 80042cc:	f002 ff46 	bl	800715c <USB_WritePacket>

    ep->xfer_buff  += len;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	691a      	ldr	r2, [r3, #16]
 80042d4:	69fb      	ldr	r3, [r7, #28]
 80042d6:	441a      	add	r2, r3
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6a1a      	ldr	r2, [r3, #32]
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	441a      	add	r2, r3
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	015a      	lsls	r2, r3, #5
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	4413      	add	r3, r2
 80042f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042f4:	699b      	ldr	r3, [r3, #24]
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	69ba      	ldr	r2, [r7, #24]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d809      	bhi.n	8004312 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	6a1a      	ldr	r2, [r3, #32]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004306:	429a      	cmp	r2, r3
 8004308:	d203      	bcs.n	8004312 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	699b      	ldr	r3, [r3, #24]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d1be      	bne.n	8004290 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	699a      	ldr	r2, [r3, #24]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	6a1b      	ldr	r3, [r3, #32]
 800431a:	429a      	cmp	r2, r3
 800431c:	d811      	bhi.n	8004342 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	f003 030f 	and.w	r3, r3, #15
 8004324:	2201      	movs	r2, #1
 8004326:	fa02 f303 	lsl.w	r3, r2, r3
 800432a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004332:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	43db      	mvns	r3, r3
 8004338:	6939      	ldr	r1, [r7, #16]
 800433a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800433e:	4013      	ands	r3, r2
 8004340:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004342:	2300      	movs	r3, #0
}
 8004344:	4618      	mov	r0, r3
 8004346:	3720      	adds	r7, #32
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}

0800434c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b088      	sub	sp, #32
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
 8004354:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800435c:	69fb      	ldr	r3, [r7, #28]
 800435e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004360:	69fb      	ldr	r3, [r7, #28]
 8004362:	333c      	adds	r3, #60	; 0x3c
 8004364:	3304      	adds	r3, #4
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	015a      	lsls	r2, r3, #5
 800436e:	69bb      	ldr	r3, [r7, #24]
 8004370:	4413      	add	r3, r2
 8004372:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	691b      	ldr	r3, [r3, #16]
 800437e:	2b01      	cmp	r3, #1
 8004380:	d17b      	bne.n	800447a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	f003 0308 	and.w	r3, r3, #8
 8004388:	2b00      	cmp	r3, #0
 800438a:	d015      	beq.n	80043b8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	4a61      	ldr	r2, [pc, #388]	; (8004514 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004390:	4293      	cmp	r3, r2
 8004392:	f240 80b9 	bls.w	8004508 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800439c:	2b00      	cmp	r3, #0
 800439e:	f000 80b3 	beq.w	8004508 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	015a      	lsls	r2, r3, #5
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	4413      	add	r3, r2
 80043aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043ae:	461a      	mov	r2, r3
 80043b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043b4:	6093      	str	r3, [r2, #8]
 80043b6:	e0a7      	b.n	8004508 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	f003 0320 	and.w	r3, r3, #32
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d009      	beq.n	80043d6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	015a      	lsls	r2, r3, #5
 80043c6:	69bb      	ldr	r3, [r7, #24]
 80043c8:	4413      	add	r3, r2
 80043ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043ce:	461a      	mov	r2, r3
 80043d0:	2320      	movs	r3, #32
 80043d2:	6093      	str	r3, [r2, #8]
 80043d4:	e098      	b.n	8004508 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f040 8093 	bne.w	8004508 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	4a4b      	ldr	r2, [pc, #300]	; (8004514 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d90f      	bls.n	800440a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d00a      	beq.n	800440a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	015a      	lsls	r2, r3, #5
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	4413      	add	r3, r2
 80043fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004400:	461a      	mov	r2, r3
 8004402:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004406:	6093      	str	r3, [r2, #8]
 8004408:	e07e      	b.n	8004508 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800440a:	683a      	ldr	r2, [r7, #0]
 800440c:	4613      	mov	r3, r2
 800440e:	00db      	lsls	r3, r3, #3
 8004410:	4413      	add	r3, r2
 8004412:	009b      	lsls	r3, r3, #2
 8004414:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004418:	687a      	ldr	r2, [r7, #4]
 800441a:	4413      	add	r3, r2
 800441c:	3304      	adds	r3, #4
 800441e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	69da      	ldr	r2, [r3, #28]
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	0159      	lsls	r1, r3, #5
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	440b      	add	r3, r1
 800442c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004430:	691b      	ldr	r3, [r3, #16]
 8004432:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004436:	1ad2      	subs	r2, r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d114      	bne.n	800446c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	699b      	ldr	r3, [r3, #24]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d109      	bne.n	800445e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6818      	ldr	r0, [r3, #0]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004454:	461a      	mov	r2, r3
 8004456:	2101      	movs	r1, #1
 8004458:	f003 f916 	bl	8007688 <USB_EP0_OutStart>
 800445c:	e006      	b.n	800446c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	691a      	ldr	r2, [r3, #16]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6a1b      	ldr	r3, [r3, #32]
 8004466:	441a      	add	r2, r3
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	b2db      	uxtb	r3, r3
 8004470:	4619      	mov	r1, r3
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f005 fbce 	bl	8009c14 <HAL_PCD_DataOutStageCallback>
 8004478:	e046      	b.n	8004508 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	4a26      	ldr	r2, [pc, #152]	; (8004518 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d124      	bne.n	80044cc <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004488:	2b00      	cmp	r3, #0
 800448a:	d00a      	beq.n	80044a2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	015a      	lsls	r2, r3, #5
 8004490:	69bb      	ldr	r3, [r7, #24]
 8004492:	4413      	add	r3, r2
 8004494:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004498:	461a      	mov	r2, r3
 800449a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800449e:	6093      	str	r3, [r2, #8]
 80044a0:	e032      	b.n	8004508 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	f003 0320 	and.w	r3, r3, #32
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d008      	beq.n	80044be <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	015a      	lsls	r2, r3, #5
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	4413      	add	r3, r2
 80044b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044b8:	461a      	mov	r2, r3
 80044ba:	2320      	movs	r3, #32
 80044bc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	4619      	mov	r1, r3
 80044c4:	6878      	ldr	r0, [r7, #4]
 80044c6:	f005 fba5 	bl	8009c14 <HAL_PCD_DataOutStageCallback>
 80044ca:	e01d      	b.n	8004508 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d114      	bne.n	80044fc <PCD_EP_OutXfrComplete_int+0x1b0>
 80044d2:	6879      	ldr	r1, [r7, #4]
 80044d4:	683a      	ldr	r2, [r7, #0]
 80044d6:	4613      	mov	r3, r2
 80044d8:	00db      	lsls	r3, r3, #3
 80044da:	4413      	add	r3, r2
 80044dc:	009b      	lsls	r3, r3, #2
 80044de:	440b      	add	r3, r1
 80044e0:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d108      	bne.n	80044fc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6818      	ldr	r0, [r3, #0]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80044f4:	461a      	mov	r2, r3
 80044f6:	2100      	movs	r1, #0
 80044f8:	f003 f8c6 	bl	8007688 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	4619      	mov	r1, r3
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f005 fb86 	bl	8009c14 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004508:	2300      	movs	r3, #0
}
 800450a:	4618      	mov	r0, r3
 800450c:	3720      	adds	r7, #32
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	4f54300a 	.word	0x4f54300a
 8004518:	4f54310a 	.word	0x4f54310a

0800451c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b086      	sub	sp, #24
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
 8004524:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	333c      	adds	r3, #60	; 0x3c
 8004534:	3304      	adds	r3, #4
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	015a      	lsls	r2, r3, #5
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	4413      	add	r3, r2
 8004542:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	4a15      	ldr	r2, [pc, #84]	; (80045a4 <PCD_EP_OutSetupPacket_int+0x88>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d90e      	bls.n	8004570 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004558:	2b00      	cmp	r3, #0
 800455a:	d009      	beq.n	8004570 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	015a      	lsls	r2, r3, #5
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	4413      	add	r3, r2
 8004564:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004568:	461a      	mov	r2, r3
 800456a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800456e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f005 fb3d 	bl	8009bf0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	4a0a      	ldr	r2, [pc, #40]	; (80045a4 <PCD_EP_OutSetupPacket_int+0x88>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d90c      	bls.n	8004598 <PCD_EP_OutSetupPacket_int+0x7c>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	691b      	ldr	r3, [r3, #16]
 8004582:	2b01      	cmp	r3, #1
 8004584:	d108      	bne.n	8004598 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6818      	ldr	r0, [r3, #0]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004590:	461a      	mov	r2, r3
 8004592:	2101      	movs	r1, #1
 8004594:	f003 f878 	bl	8007688 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004598:	2300      	movs	r3, #0
}
 800459a:	4618      	mov	r0, r3
 800459c:	3718      	adds	r7, #24
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
 80045a2:	bf00      	nop
 80045a4:	4f54300a 	.word	0x4f54300a

080045a8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
 80045b0:	460b      	mov	r3, r1
 80045b2:	70fb      	strb	r3, [r7, #3]
 80045b4:	4613      	mov	r3, r2
 80045b6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045be:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80045c0:	78fb      	ldrb	r3, [r7, #3]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d107      	bne.n	80045d6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80045c6:	883b      	ldrh	r3, [r7, #0]
 80045c8:	0419      	lsls	r1, r3, #16
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	68ba      	ldr	r2, [r7, #8]
 80045d0:	430a      	orrs	r2, r1
 80045d2:	629a      	str	r2, [r3, #40]	; 0x28
 80045d4:	e028      	b.n	8004628 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045dc:	0c1b      	lsrs	r3, r3, #16
 80045de:	68ba      	ldr	r2, [r7, #8]
 80045e0:	4413      	add	r3, r2
 80045e2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80045e4:	2300      	movs	r3, #0
 80045e6:	73fb      	strb	r3, [r7, #15]
 80045e8:	e00d      	b.n	8004606 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	7bfb      	ldrb	r3, [r7, #15]
 80045f0:	3340      	adds	r3, #64	; 0x40
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	4413      	add	r3, r2
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	0c1b      	lsrs	r3, r3, #16
 80045fa:	68ba      	ldr	r2, [r7, #8]
 80045fc:	4413      	add	r3, r2
 80045fe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004600:	7bfb      	ldrb	r3, [r7, #15]
 8004602:	3301      	adds	r3, #1
 8004604:	73fb      	strb	r3, [r7, #15]
 8004606:	7bfa      	ldrb	r2, [r7, #15]
 8004608:	78fb      	ldrb	r3, [r7, #3]
 800460a:	3b01      	subs	r3, #1
 800460c:	429a      	cmp	r2, r3
 800460e:	d3ec      	bcc.n	80045ea <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004610:	883b      	ldrh	r3, [r7, #0]
 8004612:	0418      	lsls	r0, r3, #16
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6819      	ldr	r1, [r3, #0]
 8004618:	78fb      	ldrb	r3, [r7, #3]
 800461a:	3b01      	subs	r3, #1
 800461c:	68ba      	ldr	r2, [r7, #8]
 800461e:	4302      	orrs	r2, r0
 8004620:	3340      	adds	r3, #64	; 0x40
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	440b      	add	r3, r1
 8004626:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004628:	2300      	movs	r3, #0
}
 800462a:	4618      	mov	r0, r3
 800462c:	3714      	adds	r7, #20
 800462e:	46bd      	mov	sp, r7
 8004630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004634:	4770      	bx	lr

08004636 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004636:	b480      	push	{r7}
 8004638:	b083      	sub	sp, #12
 800463a:	af00      	add	r7, sp, #0
 800463c:	6078      	str	r0, [r7, #4]
 800463e:	460b      	mov	r3, r1
 8004640:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	887a      	ldrh	r2, [r7, #2]
 8004648:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800464a:	2300      	movs	r3, #0
}
 800464c:	4618      	mov	r0, r3
 800464e:	370c      	adds	r7, #12
 8004650:	46bd      	mov	sp, r7
 8004652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004656:	4770      	bx	lr

08004658 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	460b      	mov	r3, r1
 8004662:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004664:	bf00      	nop
 8004666:	370c      	adds	r7, #12
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr

08004670 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b086      	sub	sp, #24
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d101      	bne.n	8004682 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e267      	b.n	8004b52 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f003 0301 	and.w	r3, r3, #1
 800468a:	2b00      	cmp	r3, #0
 800468c:	d075      	beq.n	800477a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800468e:	4b88      	ldr	r3, [pc, #544]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	f003 030c 	and.w	r3, r3, #12
 8004696:	2b04      	cmp	r3, #4
 8004698:	d00c      	beq.n	80046b4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800469a:	4b85      	ldr	r3, [pc, #532]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80046a2:	2b08      	cmp	r3, #8
 80046a4:	d112      	bne.n	80046cc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046a6:	4b82      	ldr	r3, [pc, #520]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046b2:	d10b      	bne.n	80046cc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046b4:	4b7e      	ldr	r3, [pc, #504]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d05b      	beq.n	8004778 <HAL_RCC_OscConfig+0x108>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d157      	bne.n	8004778 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e242      	b.n	8004b52 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046d4:	d106      	bne.n	80046e4 <HAL_RCC_OscConfig+0x74>
 80046d6:	4b76      	ldr	r3, [pc, #472]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a75      	ldr	r2, [pc, #468]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 80046dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046e0:	6013      	str	r3, [r2, #0]
 80046e2:	e01d      	b.n	8004720 <HAL_RCC_OscConfig+0xb0>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80046ec:	d10c      	bne.n	8004708 <HAL_RCC_OscConfig+0x98>
 80046ee:	4b70      	ldr	r3, [pc, #448]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a6f      	ldr	r2, [pc, #444]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 80046f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80046f8:	6013      	str	r3, [r2, #0]
 80046fa:	4b6d      	ldr	r3, [pc, #436]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a6c      	ldr	r2, [pc, #432]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 8004700:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004704:	6013      	str	r3, [r2, #0]
 8004706:	e00b      	b.n	8004720 <HAL_RCC_OscConfig+0xb0>
 8004708:	4b69      	ldr	r3, [pc, #420]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a68      	ldr	r2, [pc, #416]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 800470e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004712:	6013      	str	r3, [r2, #0]
 8004714:	4b66      	ldr	r3, [pc, #408]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a65      	ldr	r2, [pc, #404]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 800471a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800471e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d013      	beq.n	8004750 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004728:	f7fe f9f0 	bl	8002b0c <HAL_GetTick>
 800472c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800472e:	e008      	b.n	8004742 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004730:	f7fe f9ec 	bl	8002b0c <HAL_GetTick>
 8004734:	4602      	mov	r2, r0
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	2b64      	cmp	r3, #100	; 0x64
 800473c:	d901      	bls.n	8004742 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e207      	b.n	8004b52 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004742:	4b5b      	ldr	r3, [pc, #364]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d0f0      	beq.n	8004730 <HAL_RCC_OscConfig+0xc0>
 800474e:	e014      	b.n	800477a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004750:	f7fe f9dc 	bl	8002b0c <HAL_GetTick>
 8004754:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004756:	e008      	b.n	800476a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004758:	f7fe f9d8 	bl	8002b0c <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	2b64      	cmp	r3, #100	; 0x64
 8004764:	d901      	bls.n	800476a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	e1f3      	b.n	8004b52 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800476a:	4b51      	ldr	r3, [pc, #324]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004772:	2b00      	cmp	r3, #0
 8004774:	d1f0      	bne.n	8004758 <HAL_RCC_OscConfig+0xe8>
 8004776:	e000      	b.n	800477a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004778:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f003 0302 	and.w	r3, r3, #2
 8004782:	2b00      	cmp	r3, #0
 8004784:	d063      	beq.n	800484e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004786:	4b4a      	ldr	r3, [pc, #296]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	f003 030c 	and.w	r3, r3, #12
 800478e:	2b00      	cmp	r3, #0
 8004790:	d00b      	beq.n	80047aa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004792:	4b47      	ldr	r3, [pc, #284]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800479a:	2b08      	cmp	r3, #8
 800479c:	d11c      	bne.n	80047d8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800479e:	4b44      	ldr	r3, [pc, #272]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d116      	bne.n	80047d8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047aa:	4b41      	ldr	r3, [pc, #260]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 0302 	and.w	r3, r3, #2
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d005      	beq.n	80047c2 <HAL_RCC_OscConfig+0x152>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d001      	beq.n	80047c2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e1c7      	b.n	8004b52 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047c2:	4b3b      	ldr	r3, [pc, #236]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	691b      	ldr	r3, [r3, #16]
 80047ce:	00db      	lsls	r3, r3, #3
 80047d0:	4937      	ldr	r1, [pc, #220]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 80047d2:	4313      	orrs	r3, r2
 80047d4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047d6:	e03a      	b.n	800484e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d020      	beq.n	8004822 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047e0:	4b34      	ldr	r3, [pc, #208]	; (80048b4 <HAL_RCC_OscConfig+0x244>)
 80047e2:	2201      	movs	r2, #1
 80047e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047e6:	f7fe f991 	bl	8002b0c <HAL_GetTick>
 80047ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047ec:	e008      	b.n	8004800 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047ee:	f7fe f98d 	bl	8002b0c <HAL_GetTick>
 80047f2:	4602      	mov	r2, r0
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	1ad3      	subs	r3, r2, r3
 80047f8:	2b02      	cmp	r3, #2
 80047fa:	d901      	bls.n	8004800 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	e1a8      	b.n	8004b52 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004800:	4b2b      	ldr	r3, [pc, #172]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 0302 	and.w	r3, r3, #2
 8004808:	2b00      	cmp	r3, #0
 800480a:	d0f0      	beq.n	80047ee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800480c:	4b28      	ldr	r3, [pc, #160]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	691b      	ldr	r3, [r3, #16]
 8004818:	00db      	lsls	r3, r3, #3
 800481a:	4925      	ldr	r1, [pc, #148]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 800481c:	4313      	orrs	r3, r2
 800481e:	600b      	str	r3, [r1, #0]
 8004820:	e015      	b.n	800484e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004822:	4b24      	ldr	r3, [pc, #144]	; (80048b4 <HAL_RCC_OscConfig+0x244>)
 8004824:	2200      	movs	r2, #0
 8004826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004828:	f7fe f970 	bl	8002b0c <HAL_GetTick>
 800482c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800482e:	e008      	b.n	8004842 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004830:	f7fe f96c 	bl	8002b0c <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	2b02      	cmp	r3, #2
 800483c:	d901      	bls.n	8004842 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	e187      	b.n	8004b52 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004842:	4b1b      	ldr	r3, [pc, #108]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 0302 	and.w	r3, r3, #2
 800484a:	2b00      	cmp	r3, #0
 800484c:	d1f0      	bne.n	8004830 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 0308 	and.w	r3, r3, #8
 8004856:	2b00      	cmp	r3, #0
 8004858:	d036      	beq.n	80048c8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	695b      	ldr	r3, [r3, #20]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d016      	beq.n	8004890 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004862:	4b15      	ldr	r3, [pc, #84]	; (80048b8 <HAL_RCC_OscConfig+0x248>)
 8004864:	2201      	movs	r2, #1
 8004866:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004868:	f7fe f950 	bl	8002b0c <HAL_GetTick>
 800486c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800486e:	e008      	b.n	8004882 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004870:	f7fe f94c 	bl	8002b0c <HAL_GetTick>
 8004874:	4602      	mov	r2, r0
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	1ad3      	subs	r3, r2, r3
 800487a:	2b02      	cmp	r3, #2
 800487c:	d901      	bls.n	8004882 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800487e:	2303      	movs	r3, #3
 8004880:	e167      	b.n	8004b52 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004882:	4b0b      	ldr	r3, [pc, #44]	; (80048b0 <HAL_RCC_OscConfig+0x240>)
 8004884:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004886:	f003 0302 	and.w	r3, r3, #2
 800488a:	2b00      	cmp	r3, #0
 800488c:	d0f0      	beq.n	8004870 <HAL_RCC_OscConfig+0x200>
 800488e:	e01b      	b.n	80048c8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004890:	4b09      	ldr	r3, [pc, #36]	; (80048b8 <HAL_RCC_OscConfig+0x248>)
 8004892:	2200      	movs	r2, #0
 8004894:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004896:	f7fe f939 	bl	8002b0c <HAL_GetTick>
 800489a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800489c:	e00e      	b.n	80048bc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800489e:	f7fe f935 	bl	8002b0c <HAL_GetTick>
 80048a2:	4602      	mov	r2, r0
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	1ad3      	subs	r3, r2, r3
 80048a8:	2b02      	cmp	r3, #2
 80048aa:	d907      	bls.n	80048bc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80048ac:	2303      	movs	r3, #3
 80048ae:	e150      	b.n	8004b52 <HAL_RCC_OscConfig+0x4e2>
 80048b0:	40023800 	.word	0x40023800
 80048b4:	42470000 	.word	0x42470000
 80048b8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048bc:	4b88      	ldr	r3, [pc, #544]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 80048be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048c0:	f003 0302 	and.w	r3, r3, #2
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d1ea      	bne.n	800489e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 0304 	and.w	r3, r3, #4
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	f000 8097 	beq.w	8004a04 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048d6:	2300      	movs	r3, #0
 80048d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048da:	4b81      	ldr	r3, [pc, #516]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 80048dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d10f      	bne.n	8004906 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048e6:	2300      	movs	r3, #0
 80048e8:	60bb      	str	r3, [r7, #8]
 80048ea:	4b7d      	ldr	r3, [pc, #500]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 80048ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ee:	4a7c      	ldr	r2, [pc, #496]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 80048f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048f4:	6413      	str	r3, [r2, #64]	; 0x40
 80048f6:	4b7a      	ldr	r3, [pc, #488]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 80048f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048fe:	60bb      	str	r3, [r7, #8]
 8004900:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004902:	2301      	movs	r3, #1
 8004904:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004906:	4b77      	ldr	r3, [pc, #476]	; (8004ae4 <HAL_RCC_OscConfig+0x474>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800490e:	2b00      	cmp	r3, #0
 8004910:	d118      	bne.n	8004944 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004912:	4b74      	ldr	r3, [pc, #464]	; (8004ae4 <HAL_RCC_OscConfig+0x474>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a73      	ldr	r2, [pc, #460]	; (8004ae4 <HAL_RCC_OscConfig+0x474>)
 8004918:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800491c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800491e:	f7fe f8f5 	bl	8002b0c <HAL_GetTick>
 8004922:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004924:	e008      	b.n	8004938 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004926:	f7fe f8f1 	bl	8002b0c <HAL_GetTick>
 800492a:	4602      	mov	r2, r0
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	2b02      	cmp	r3, #2
 8004932:	d901      	bls.n	8004938 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004934:	2303      	movs	r3, #3
 8004936:	e10c      	b.n	8004b52 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004938:	4b6a      	ldr	r3, [pc, #424]	; (8004ae4 <HAL_RCC_OscConfig+0x474>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004940:	2b00      	cmp	r3, #0
 8004942:	d0f0      	beq.n	8004926 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	2b01      	cmp	r3, #1
 800494a:	d106      	bne.n	800495a <HAL_RCC_OscConfig+0x2ea>
 800494c:	4b64      	ldr	r3, [pc, #400]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 800494e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004950:	4a63      	ldr	r2, [pc, #396]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 8004952:	f043 0301 	orr.w	r3, r3, #1
 8004956:	6713      	str	r3, [r2, #112]	; 0x70
 8004958:	e01c      	b.n	8004994 <HAL_RCC_OscConfig+0x324>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	2b05      	cmp	r3, #5
 8004960:	d10c      	bne.n	800497c <HAL_RCC_OscConfig+0x30c>
 8004962:	4b5f      	ldr	r3, [pc, #380]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 8004964:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004966:	4a5e      	ldr	r2, [pc, #376]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 8004968:	f043 0304 	orr.w	r3, r3, #4
 800496c:	6713      	str	r3, [r2, #112]	; 0x70
 800496e:	4b5c      	ldr	r3, [pc, #368]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 8004970:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004972:	4a5b      	ldr	r2, [pc, #364]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 8004974:	f043 0301 	orr.w	r3, r3, #1
 8004978:	6713      	str	r3, [r2, #112]	; 0x70
 800497a:	e00b      	b.n	8004994 <HAL_RCC_OscConfig+0x324>
 800497c:	4b58      	ldr	r3, [pc, #352]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 800497e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004980:	4a57      	ldr	r2, [pc, #348]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 8004982:	f023 0301 	bic.w	r3, r3, #1
 8004986:	6713      	str	r3, [r2, #112]	; 0x70
 8004988:	4b55      	ldr	r3, [pc, #340]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 800498a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800498c:	4a54      	ldr	r2, [pc, #336]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 800498e:	f023 0304 	bic.w	r3, r3, #4
 8004992:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d015      	beq.n	80049c8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800499c:	f7fe f8b6 	bl	8002b0c <HAL_GetTick>
 80049a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049a2:	e00a      	b.n	80049ba <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049a4:	f7fe f8b2 	bl	8002b0c <HAL_GetTick>
 80049a8:	4602      	mov	r2, r0
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d901      	bls.n	80049ba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80049b6:	2303      	movs	r3, #3
 80049b8:	e0cb      	b.n	8004b52 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049ba:	4b49      	ldr	r3, [pc, #292]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 80049bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049be:	f003 0302 	and.w	r3, r3, #2
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d0ee      	beq.n	80049a4 <HAL_RCC_OscConfig+0x334>
 80049c6:	e014      	b.n	80049f2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049c8:	f7fe f8a0 	bl	8002b0c <HAL_GetTick>
 80049cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049ce:	e00a      	b.n	80049e6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049d0:	f7fe f89c 	bl	8002b0c <HAL_GetTick>
 80049d4:	4602      	mov	r2, r0
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	f241 3288 	movw	r2, #5000	; 0x1388
 80049de:	4293      	cmp	r3, r2
 80049e0:	d901      	bls.n	80049e6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80049e2:	2303      	movs	r3, #3
 80049e4:	e0b5      	b.n	8004b52 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049e6:	4b3e      	ldr	r3, [pc, #248]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 80049e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049ea:	f003 0302 	and.w	r3, r3, #2
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d1ee      	bne.n	80049d0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049f2:	7dfb      	ldrb	r3, [r7, #23]
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d105      	bne.n	8004a04 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049f8:	4b39      	ldr	r3, [pc, #228]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 80049fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049fc:	4a38      	ldr	r2, [pc, #224]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 80049fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a02:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	699b      	ldr	r3, [r3, #24]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	f000 80a1 	beq.w	8004b50 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a0e:	4b34      	ldr	r3, [pc, #208]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	f003 030c 	and.w	r3, r3, #12
 8004a16:	2b08      	cmp	r3, #8
 8004a18:	d05c      	beq.n	8004ad4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	699b      	ldr	r3, [r3, #24]
 8004a1e:	2b02      	cmp	r3, #2
 8004a20:	d141      	bne.n	8004aa6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a22:	4b31      	ldr	r3, [pc, #196]	; (8004ae8 <HAL_RCC_OscConfig+0x478>)
 8004a24:	2200      	movs	r2, #0
 8004a26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a28:	f7fe f870 	bl	8002b0c <HAL_GetTick>
 8004a2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a2e:	e008      	b.n	8004a42 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a30:	f7fe f86c 	bl	8002b0c <HAL_GetTick>
 8004a34:	4602      	mov	r2, r0
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d901      	bls.n	8004a42 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	e087      	b.n	8004b52 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a42:	4b27      	ldr	r3, [pc, #156]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d1f0      	bne.n	8004a30 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	69da      	ldr	r2, [r3, #28]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6a1b      	ldr	r3, [r3, #32]
 8004a56:	431a      	orrs	r2, r3
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a5c:	019b      	lsls	r3, r3, #6
 8004a5e:	431a      	orrs	r2, r3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a64:	085b      	lsrs	r3, r3, #1
 8004a66:	3b01      	subs	r3, #1
 8004a68:	041b      	lsls	r3, r3, #16
 8004a6a:	431a      	orrs	r2, r3
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a70:	061b      	lsls	r3, r3, #24
 8004a72:	491b      	ldr	r1, [pc, #108]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 8004a74:	4313      	orrs	r3, r2
 8004a76:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a78:	4b1b      	ldr	r3, [pc, #108]	; (8004ae8 <HAL_RCC_OscConfig+0x478>)
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a7e:	f7fe f845 	bl	8002b0c <HAL_GetTick>
 8004a82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a84:	e008      	b.n	8004a98 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a86:	f7fe f841 	bl	8002b0c <HAL_GetTick>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	d901      	bls.n	8004a98 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	e05c      	b.n	8004b52 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a98:	4b11      	ldr	r3, [pc, #68]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d0f0      	beq.n	8004a86 <HAL_RCC_OscConfig+0x416>
 8004aa4:	e054      	b.n	8004b50 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004aa6:	4b10      	ldr	r3, [pc, #64]	; (8004ae8 <HAL_RCC_OscConfig+0x478>)
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aac:	f7fe f82e 	bl	8002b0c <HAL_GetTick>
 8004ab0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ab2:	e008      	b.n	8004ac6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ab4:	f7fe f82a 	bl	8002b0c <HAL_GetTick>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	1ad3      	subs	r3, r2, r3
 8004abe:	2b02      	cmp	r3, #2
 8004ac0:	d901      	bls.n	8004ac6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004ac2:	2303      	movs	r3, #3
 8004ac4:	e045      	b.n	8004b52 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ac6:	4b06      	ldr	r3, [pc, #24]	; (8004ae0 <HAL_RCC_OscConfig+0x470>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d1f0      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x444>
 8004ad2:	e03d      	b.n	8004b50 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	699b      	ldr	r3, [r3, #24]
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	d107      	bne.n	8004aec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004adc:	2301      	movs	r3, #1
 8004ade:	e038      	b.n	8004b52 <HAL_RCC_OscConfig+0x4e2>
 8004ae0:	40023800 	.word	0x40023800
 8004ae4:	40007000 	.word	0x40007000
 8004ae8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004aec:	4b1b      	ldr	r3, [pc, #108]	; (8004b5c <HAL_RCC_OscConfig+0x4ec>)
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	699b      	ldr	r3, [r3, #24]
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	d028      	beq.n	8004b4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b04:	429a      	cmp	r2, r3
 8004b06:	d121      	bne.n	8004b4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d11a      	bne.n	8004b4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b16:	68fa      	ldr	r2, [r7, #12]
 8004b18:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004b22:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d111      	bne.n	8004b4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b32:	085b      	lsrs	r3, r3, #1
 8004b34:	3b01      	subs	r3, #1
 8004b36:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d107      	bne.n	8004b4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b46:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d001      	beq.n	8004b50 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e000      	b.n	8004b52 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004b50:	2300      	movs	r3, #0
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3718      	adds	r7, #24
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
 8004b5a:	bf00      	nop
 8004b5c:	40023800 	.word	0x40023800

08004b60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b084      	sub	sp, #16
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d101      	bne.n	8004b74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e0cc      	b.n	8004d0e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b74:	4b68      	ldr	r3, [pc, #416]	; (8004d18 <HAL_RCC_ClockConfig+0x1b8>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 0307 	and.w	r3, r3, #7
 8004b7c:	683a      	ldr	r2, [r7, #0]
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	d90c      	bls.n	8004b9c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b82:	4b65      	ldr	r3, [pc, #404]	; (8004d18 <HAL_RCC_ClockConfig+0x1b8>)
 8004b84:	683a      	ldr	r2, [r7, #0]
 8004b86:	b2d2      	uxtb	r2, r2
 8004b88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b8a:	4b63      	ldr	r3, [pc, #396]	; (8004d18 <HAL_RCC_ClockConfig+0x1b8>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f003 0307 	and.w	r3, r3, #7
 8004b92:	683a      	ldr	r2, [r7, #0]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d001      	beq.n	8004b9c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	e0b8      	b.n	8004d0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f003 0302 	and.w	r3, r3, #2
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d020      	beq.n	8004bea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f003 0304 	and.w	r3, r3, #4
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d005      	beq.n	8004bc0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bb4:	4b59      	ldr	r3, [pc, #356]	; (8004d1c <HAL_RCC_ClockConfig+0x1bc>)
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	4a58      	ldr	r2, [pc, #352]	; (8004d1c <HAL_RCC_ClockConfig+0x1bc>)
 8004bba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004bbe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 0308 	and.w	r3, r3, #8
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d005      	beq.n	8004bd8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004bcc:	4b53      	ldr	r3, [pc, #332]	; (8004d1c <HAL_RCC_ClockConfig+0x1bc>)
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	4a52      	ldr	r2, [pc, #328]	; (8004d1c <HAL_RCC_ClockConfig+0x1bc>)
 8004bd2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004bd6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bd8:	4b50      	ldr	r3, [pc, #320]	; (8004d1c <HAL_RCC_ClockConfig+0x1bc>)
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	494d      	ldr	r1, [pc, #308]	; (8004d1c <HAL_RCC_ClockConfig+0x1bc>)
 8004be6:	4313      	orrs	r3, r2
 8004be8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f003 0301 	and.w	r3, r3, #1
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d044      	beq.n	8004c80 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d107      	bne.n	8004c0e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bfe:	4b47      	ldr	r3, [pc, #284]	; (8004d1c <HAL_RCC_ClockConfig+0x1bc>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d119      	bne.n	8004c3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e07f      	b.n	8004d0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	2b02      	cmp	r3, #2
 8004c14:	d003      	beq.n	8004c1e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c1a:	2b03      	cmp	r3, #3
 8004c1c:	d107      	bne.n	8004c2e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c1e:	4b3f      	ldr	r3, [pc, #252]	; (8004d1c <HAL_RCC_ClockConfig+0x1bc>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d109      	bne.n	8004c3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e06f      	b.n	8004d0e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c2e:	4b3b      	ldr	r3, [pc, #236]	; (8004d1c <HAL_RCC_ClockConfig+0x1bc>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f003 0302 	and.w	r3, r3, #2
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d101      	bne.n	8004c3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e067      	b.n	8004d0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c3e:	4b37      	ldr	r3, [pc, #220]	; (8004d1c <HAL_RCC_ClockConfig+0x1bc>)
 8004c40:	689b      	ldr	r3, [r3, #8]
 8004c42:	f023 0203 	bic.w	r2, r3, #3
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	4934      	ldr	r1, [pc, #208]	; (8004d1c <HAL_RCC_ClockConfig+0x1bc>)
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c50:	f7fd ff5c 	bl	8002b0c <HAL_GetTick>
 8004c54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c56:	e00a      	b.n	8004c6e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c58:	f7fd ff58 	bl	8002b0c <HAL_GetTick>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d901      	bls.n	8004c6e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004c6a:	2303      	movs	r3, #3
 8004c6c:	e04f      	b.n	8004d0e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c6e:	4b2b      	ldr	r3, [pc, #172]	; (8004d1c <HAL_RCC_ClockConfig+0x1bc>)
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	f003 020c 	and.w	r2, r3, #12
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	009b      	lsls	r3, r3, #2
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	d1eb      	bne.n	8004c58 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c80:	4b25      	ldr	r3, [pc, #148]	; (8004d18 <HAL_RCC_ClockConfig+0x1b8>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 0307 	and.w	r3, r3, #7
 8004c88:	683a      	ldr	r2, [r7, #0]
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	d20c      	bcs.n	8004ca8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c8e:	4b22      	ldr	r3, [pc, #136]	; (8004d18 <HAL_RCC_ClockConfig+0x1b8>)
 8004c90:	683a      	ldr	r2, [r7, #0]
 8004c92:	b2d2      	uxtb	r2, r2
 8004c94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c96:	4b20      	ldr	r3, [pc, #128]	; (8004d18 <HAL_RCC_ClockConfig+0x1b8>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f003 0307 	and.w	r3, r3, #7
 8004c9e:	683a      	ldr	r2, [r7, #0]
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d001      	beq.n	8004ca8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e032      	b.n	8004d0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 0304 	and.w	r3, r3, #4
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d008      	beq.n	8004cc6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cb4:	4b19      	ldr	r3, [pc, #100]	; (8004d1c <HAL_RCC_ClockConfig+0x1bc>)
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	4916      	ldr	r1, [pc, #88]	; (8004d1c <HAL_RCC_ClockConfig+0x1bc>)
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 0308 	and.w	r3, r3, #8
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d009      	beq.n	8004ce6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004cd2:	4b12      	ldr	r3, [pc, #72]	; (8004d1c <HAL_RCC_ClockConfig+0x1bc>)
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	691b      	ldr	r3, [r3, #16]
 8004cde:	00db      	lsls	r3, r3, #3
 8004ce0:	490e      	ldr	r1, [pc, #56]	; (8004d1c <HAL_RCC_ClockConfig+0x1bc>)
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004ce6:	f000 f821 	bl	8004d2c <HAL_RCC_GetSysClockFreq>
 8004cea:	4602      	mov	r2, r0
 8004cec:	4b0b      	ldr	r3, [pc, #44]	; (8004d1c <HAL_RCC_ClockConfig+0x1bc>)
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	091b      	lsrs	r3, r3, #4
 8004cf2:	f003 030f 	and.w	r3, r3, #15
 8004cf6:	490a      	ldr	r1, [pc, #40]	; (8004d20 <HAL_RCC_ClockConfig+0x1c0>)
 8004cf8:	5ccb      	ldrb	r3, [r1, r3]
 8004cfa:	fa22 f303 	lsr.w	r3, r2, r3
 8004cfe:	4a09      	ldr	r2, [pc, #36]	; (8004d24 <HAL_RCC_ClockConfig+0x1c4>)
 8004d00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004d02:	4b09      	ldr	r3, [pc, #36]	; (8004d28 <HAL_RCC_ClockConfig+0x1c8>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4618      	mov	r0, r3
 8004d08:	f7fd febc 	bl	8002a84 <HAL_InitTick>

  return HAL_OK;
 8004d0c:	2300      	movs	r3, #0
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3710      	adds	r7, #16
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	bf00      	nop
 8004d18:	40023c00 	.word	0x40023c00
 8004d1c:	40023800 	.word	0x40023800
 8004d20:	0800bda0 	.word	0x0800bda0
 8004d24:	2000003c 	.word	0x2000003c
 8004d28:	20000040 	.word	0x20000040

08004d2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d30:	b090      	sub	sp, #64	; 0x40
 8004d32:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004d34:	2300      	movs	r3, #0
 8004d36:	637b      	str	r3, [r7, #52]	; 0x34
 8004d38:	2300      	movs	r3, #0
 8004d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004d40:	2300      	movs	r3, #0
 8004d42:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d44:	4b59      	ldr	r3, [pc, #356]	; (8004eac <HAL_RCC_GetSysClockFreq+0x180>)
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	f003 030c 	and.w	r3, r3, #12
 8004d4c:	2b08      	cmp	r3, #8
 8004d4e:	d00d      	beq.n	8004d6c <HAL_RCC_GetSysClockFreq+0x40>
 8004d50:	2b08      	cmp	r3, #8
 8004d52:	f200 80a1 	bhi.w	8004e98 <HAL_RCC_GetSysClockFreq+0x16c>
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d002      	beq.n	8004d60 <HAL_RCC_GetSysClockFreq+0x34>
 8004d5a:	2b04      	cmp	r3, #4
 8004d5c:	d003      	beq.n	8004d66 <HAL_RCC_GetSysClockFreq+0x3a>
 8004d5e:	e09b      	b.n	8004e98 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004d60:	4b53      	ldr	r3, [pc, #332]	; (8004eb0 <HAL_RCC_GetSysClockFreq+0x184>)
 8004d62:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004d64:	e09b      	b.n	8004e9e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004d66:	4b53      	ldr	r3, [pc, #332]	; (8004eb4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004d68:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004d6a:	e098      	b.n	8004e9e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d6c:	4b4f      	ldr	r3, [pc, #316]	; (8004eac <HAL_RCC_GetSysClockFreq+0x180>)
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d74:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d76:	4b4d      	ldr	r3, [pc, #308]	; (8004eac <HAL_RCC_GetSysClockFreq+0x180>)
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d028      	beq.n	8004dd4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d82:	4b4a      	ldr	r3, [pc, #296]	; (8004eac <HAL_RCC_GetSysClockFreq+0x180>)
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	099b      	lsrs	r3, r3, #6
 8004d88:	2200      	movs	r2, #0
 8004d8a:	623b      	str	r3, [r7, #32]
 8004d8c:	627a      	str	r2, [r7, #36]	; 0x24
 8004d8e:	6a3b      	ldr	r3, [r7, #32]
 8004d90:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004d94:	2100      	movs	r1, #0
 8004d96:	4b47      	ldr	r3, [pc, #284]	; (8004eb4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004d98:	fb03 f201 	mul.w	r2, r3, r1
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	fb00 f303 	mul.w	r3, r0, r3
 8004da2:	4413      	add	r3, r2
 8004da4:	4a43      	ldr	r2, [pc, #268]	; (8004eb4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004da6:	fba0 1202 	umull	r1, r2, r0, r2
 8004daa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004dac:	460a      	mov	r2, r1
 8004dae:	62ba      	str	r2, [r7, #40]	; 0x28
 8004db0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004db2:	4413      	add	r3, r2
 8004db4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004db6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004db8:	2200      	movs	r2, #0
 8004dba:	61bb      	str	r3, [r7, #24]
 8004dbc:	61fa      	str	r2, [r7, #28]
 8004dbe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004dc2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004dc6:	f7fb fef5 	bl	8000bb4 <__aeabi_uldivmod>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	460b      	mov	r3, r1
 8004dce:	4613      	mov	r3, r2
 8004dd0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004dd2:	e053      	b.n	8004e7c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dd4:	4b35      	ldr	r3, [pc, #212]	; (8004eac <HAL_RCC_GetSysClockFreq+0x180>)
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	099b      	lsrs	r3, r3, #6
 8004dda:	2200      	movs	r2, #0
 8004ddc:	613b      	str	r3, [r7, #16]
 8004dde:	617a      	str	r2, [r7, #20]
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004de6:	f04f 0b00 	mov.w	fp, #0
 8004dea:	4652      	mov	r2, sl
 8004dec:	465b      	mov	r3, fp
 8004dee:	f04f 0000 	mov.w	r0, #0
 8004df2:	f04f 0100 	mov.w	r1, #0
 8004df6:	0159      	lsls	r1, r3, #5
 8004df8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004dfc:	0150      	lsls	r0, r2, #5
 8004dfe:	4602      	mov	r2, r0
 8004e00:	460b      	mov	r3, r1
 8004e02:	ebb2 080a 	subs.w	r8, r2, sl
 8004e06:	eb63 090b 	sbc.w	r9, r3, fp
 8004e0a:	f04f 0200 	mov.w	r2, #0
 8004e0e:	f04f 0300 	mov.w	r3, #0
 8004e12:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004e16:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004e1a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004e1e:	ebb2 0408 	subs.w	r4, r2, r8
 8004e22:	eb63 0509 	sbc.w	r5, r3, r9
 8004e26:	f04f 0200 	mov.w	r2, #0
 8004e2a:	f04f 0300 	mov.w	r3, #0
 8004e2e:	00eb      	lsls	r3, r5, #3
 8004e30:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e34:	00e2      	lsls	r2, r4, #3
 8004e36:	4614      	mov	r4, r2
 8004e38:	461d      	mov	r5, r3
 8004e3a:	eb14 030a 	adds.w	r3, r4, sl
 8004e3e:	603b      	str	r3, [r7, #0]
 8004e40:	eb45 030b 	adc.w	r3, r5, fp
 8004e44:	607b      	str	r3, [r7, #4]
 8004e46:	f04f 0200 	mov.w	r2, #0
 8004e4a:	f04f 0300 	mov.w	r3, #0
 8004e4e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e52:	4629      	mov	r1, r5
 8004e54:	028b      	lsls	r3, r1, #10
 8004e56:	4621      	mov	r1, r4
 8004e58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e5c:	4621      	mov	r1, r4
 8004e5e:	028a      	lsls	r2, r1, #10
 8004e60:	4610      	mov	r0, r2
 8004e62:	4619      	mov	r1, r3
 8004e64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e66:	2200      	movs	r2, #0
 8004e68:	60bb      	str	r3, [r7, #8]
 8004e6a:	60fa      	str	r2, [r7, #12]
 8004e6c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004e70:	f7fb fea0 	bl	8000bb4 <__aeabi_uldivmod>
 8004e74:	4602      	mov	r2, r0
 8004e76:	460b      	mov	r3, r1
 8004e78:	4613      	mov	r3, r2
 8004e7a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004e7c:	4b0b      	ldr	r3, [pc, #44]	; (8004eac <HAL_RCC_GetSysClockFreq+0x180>)
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	0c1b      	lsrs	r3, r3, #16
 8004e82:	f003 0303 	and.w	r3, r3, #3
 8004e86:	3301      	adds	r3, #1
 8004e88:	005b      	lsls	r3, r3, #1
 8004e8a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004e8c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e94:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004e96:	e002      	b.n	8004e9e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e98:	4b05      	ldr	r3, [pc, #20]	; (8004eb0 <HAL_RCC_GetSysClockFreq+0x184>)
 8004e9a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004e9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3740      	adds	r7, #64	; 0x40
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004eaa:	bf00      	nop
 8004eac:	40023800 	.word	0x40023800
 8004eb0:	00f42400 	.word	0x00f42400
 8004eb4:	017d7840 	.word	0x017d7840

08004eb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ebc:	4b03      	ldr	r3, [pc, #12]	; (8004ecc <HAL_RCC_GetHCLKFreq+0x14>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr
 8004eca:	bf00      	nop
 8004ecc:	2000003c 	.word	0x2000003c

08004ed0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b082      	sub	sp, #8
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d101      	bne.n	8004ee2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e041      	b.n	8004f66 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d106      	bne.n	8004efc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f7fc fd8a 	bl	8001a10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2202      	movs	r2, #2
 8004f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	3304      	adds	r3, #4
 8004f0c:	4619      	mov	r1, r3
 8004f0e:	4610      	mov	r0, r2
 8004f10:	f000 fc5e 	bl	80057d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3708      	adds	r7, #8
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
	...

08004f70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b085      	sub	sp, #20
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d001      	beq.n	8004f88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	e044      	b.n	8005012 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2202      	movs	r2, #2
 8004f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	68da      	ldr	r2, [r3, #12]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f042 0201 	orr.w	r2, r2, #1
 8004f9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a1e      	ldr	r2, [pc, #120]	; (8005020 <HAL_TIM_Base_Start_IT+0xb0>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d018      	beq.n	8004fdc <HAL_TIM_Base_Start_IT+0x6c>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fb2:	d013      	beq.n	8004fdc <HAL_TIM_Base_Start_IT+0x6c>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a1a      	ldr	r2, [pc, #104]	; (8005024 <HAL_TIM_Base_Start_IT+0xb4>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d00e      	beq.n	8004fdc <HAL_TIM_Base_Start_IT+0x6c>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a19      	ldr	r2, [pc, #100]	; (8005028 <HAL_TIM_Base_Start_IT+0xb8>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d009      	beq.n	8004fdc <HAL_TIM_Base_Start_IT+0x6c>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a17      	ldr	r2, [pc, #92]	; (800502c <HAL_TIM_Base_Start_IT+0xbc>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d004      	beq.n	8004fdc <HAL_TIM_Base_Start_IT+0x6c>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a16      	ldr	r2, [pc, #88]	; (8005030 <HAL_TIM_Base_Start_IT+0xc0>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d111      	bne.n	8005000 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	f003 0307 	and.w	r3, r3, #7
 8004fe6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2b06      	cmp	r3, #6
 8004fec:	d010      	beq.n	8005010 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f042 0201 	orr.w	r2, r2, #1
 8004ffc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ffe:	e007      	b.n	8005010 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f042 0201 	orr.w	r2, r2, #1
 800500e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005010:	2300      	movs	r3, #0
}
 8005012:	4618      	mov	r0, r3
 8005014:	3714      	adds	r7, #20
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr
 800501e:	bf00      	nop
 8005020:	40010000 	.word	0x40010000
 8005024:	40000400 	.word	0x40000400
 8005028:	40000800 	.word	0x40000800
 800502c:	40000c00 	.word	0x40000c00
 8005030:	40014000 	.word	0x40014000

08005034 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b082      	sub	sp, #8
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d101      	bne.n	8005046 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	e041      	b.n	80050ca <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800504c:	b2db      	uxtb	r3, r3
 800504e:	2b00      	cmp	r3, #0
 8005050:	d106      	bne.n	8005060 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2200      	movs	r2, #0
 8005056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f000 f839 	bl	80050d2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2202      	movs	r2, #2
 8005064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	3304      	adds	r3, #4
 8005070:	4619      	mov	r1, r3
 8005072:	4610      	mov	r0, r2
 8005074:	f000 fbac 	bl	80057d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2201      	movs	r2, #1
 800507c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2201      	movs	r2, #1
 8005084:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2201      	movs	r2, #1
 800508c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2201      	movs	r2, #1
 8005094:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050c8:	2300      	movs	r3, #0
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3708      	adds	r7, #8
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}

080050d2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80050d2:	b480      	push	{r7}
 80050d4:	b083      	sub	sp, #12
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80050da:	bf00      	nop
 80050dc:	370c      	adds	r7, #12
 80050de:	46bd      	mov	sp, r7
 80050e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e4:	4770      	bx	lr
	...

080050e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b084      	sub	sp, #16
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
 80050f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d109      	bne.n	800510c <HAL_TIM_PWM_Start+0x24>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	2b01      	cmp	r3, #1
 8005102:	bf14      	ite	ne
 8005104:	2301      	movne	r3, #1
 8005106:	2300      	moveq	r3, #0
 8005108:	b2db      	uxtb	r3, r3
 800510a:	e022      	b.n	8005152 <HAL_TIM_PWM_Start+0x6a>
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	2b04      	cmp	r3, #4
 8005110:	d109      	bne.n	8005126 <HAL_TIM_PWM_Start+0x3e>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005118:	b2db      	uxtb	r3, r3
 800511a:	2b01      	cmp	r3, #1
 800511c:	bf14      	ite	ne
 800511e:	2301      	movne	r3, #1
 8005120:	2300      	moveq	r3, #0
 8005122:	b2db      	uxtb	r3, r3
 8005124:	e015      	b.n	8005152 <HAL_TIM_PWM_Start+0x6a>
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	2b08      	cmp	r3, #8
 800512a:	d109      	bne.n	8005140 <HAL_TIM_PWM_Start+0x58>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005132:	b2db      	uxtb	r3, r3
 8005134:	2b01      	cmp	r3, #1
 8005136:	bf14      	ite	ne
 8005138:	2301      	movne	r3, #1
 800513a:	2300      	moveq	r3, #0
 800513c:	b2db      	uxtb	r3, r3
 800513e:	e008      	b.n	8005152 <HAL_TIM_PWM_Start+0x6a>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005146:	b2db      	uxtb	r3, r3
 8005148:	2b01      	cmp	r3, #1
 800514a:	bf14      	ite	ne
 800514c:	2301      	movne	r3, #1
 800514e:	2300      	moveq	r3, #0
 8005150:	b2db      	uxtb	r3, r3
 8005152:	2b00      	cmp	r3, #0
 8005154:	d001      	beq.n	800515a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e068      	b.n	800522c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d104      	bne.n	800516a <HAL_TIM_PWM_Start+0x82>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2202      	movs	r2, #2
 8005164:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005168:	e013      	b.n	8005192 <HAL_TIM_PWM_Start+0xaa>
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	2b04      	cmp	r3, #4
 800516e:	d104      	bne.n	800517a <HAL_TIM_PWM_Start+0x92>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2202      	movs	r2, #2
 8005174:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005178:	e00b      	b.n	8005192 <HAL_TIM_PWM_Start+0xaa>
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	2b08      	cmp	r3, #8
 800517e:	d104      	bne.n	800518a <HAL_TIM_PWM_Start+0xa2>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2202      	movs	r2, #2
 8005184:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005188:	e003      	b.n	8005192 <HAL_TIM_PWM_Start+0xaa>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2202      	movs	r2, #2
 800518e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	2201      	movs	r2, #1
 8005198:	6839      	ldr	r1, [r7, #0]
 800519a:	4618      	mov	r0, r3
 800519c:	f000 fdbe 	bl	8005d1c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a23      	ldr	r2, [pc, #140]	; (8005234 <HAL_TIM_PWM_Start+0x14c>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d107      	bne.n	80051ba <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80051b8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a1d      	ldr	r2, [pc, #116]	; (8005234 <HAL_TIM_PWM_Start+0x14c>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d018      	beq.n	80051f6 <HAL_TIM_PWM_Start+0x10e>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051cc:	d013      	beq.n	80051f6 <HAL_TIM_PWM_Start+0x10e>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a19      	ldr	r2, [pc, #100]	; (8005238 <HAL_TIM_PWM_Start+0x150>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d00e      	beq.n	80051f6 <HAL_TIM_PWM_Start+0x10e>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a17      	ldr	r2, [pc, #92]	; (800523c <HAL_TIM_PWM_Start+0x154>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d009      	beq.n	80051f6 <HAL_TIM_PWM_Start+0x10e>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a16      	ldr	r2, [pc, #88]	; (8005240 <HAL_TIM_PWM_Start+0x158>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d004      	beq.n	80051f6 <HAL_TIM_PWM_Start+0x10e>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a14      	ldr	r2, [pc, #80]	; (8005244 <HAL_TIM_PWM_Start+0x15c>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d111      	bne.n	800521a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	f003 0307 	and.w	r3, r3, #7
 8005200:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2b06      	cmp	r3, #6
 8005206:	d010      	beq.n	800522a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f042 0201 	orr.w	r2, r2, #1
 8005216:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005218:	e007      	b.n	800522a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f042 0201 	orr.w	r2, r2, #1
 8005228:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800522a:	2300      	movs	r3, #0
}
 800522c:	4618      	mov	r0, r3
 800522e:	3710      	adds	r7, #16
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}
 8005234:	40010000 	.word	0x40010000
 8005238:	40000400 	.word	0x40000400
 800523c:	40000800 	.word	0x40000800
 8005240:	40000c00 	.word	0x40000c00
 8005244:	40014000 	.word	0x40014000

08005248 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b082      	sub	sp, #8
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	691b      	ldr	r3, [r3, #16]
 8005256:	f003 0302 	and.w	r3, r3, #2
 800525a:	2b02      	cmp	r3, #2
 800525c:	d122      	bne.n	80052a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	68db      	ldr	r3, [r3, #12]
 8005264:	f003 0302 	and.w	r3, r3, #2
 8005268:	2b02      	cmp	r3, #2
 800526a:	d11b      	bne.n	80052a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f06f 0202 	mvn.w	r2, #2
 8005274:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2201      	movs	r2, #1
 800527a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	699b      	ldr	r3, [r3, #24]
 8005282:	f003 0303 	and.w	r3, r3, #3
 8005286:	2b00      	cmp	r3, #0
 8005288:	d003      	beq.n	8005292 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 fa81 	bl	8005792 <HAL_TIM_IC_CaptureCallback>
 8005290:	e005      	b.n	800529e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f000 fa73 	bl	800577e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f000 fa84 	bl	80057a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	691b      	ldr	r3, [r3, #16]
 80052aa:	f003 0304 	and.w	r3, r3, #4
 80052ae:	2b04      	cmp	r3, #4
 80052b0:	d122      	bne.n	80052f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	f003 0304 	and.w	r3, r3, #4
 80052bc:	2b04      	cmp	r3, #4
 80052be:	d11b      	bne.n	80052f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f06f 0204 	mvn.w	r2, #4
 80052c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2202      	movs	r2, #2
 80052ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	699b      	ldr	r3, [r3, #24]
 80052d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d003      	beq.n	80052e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f000 fa57 	bl	8005792 <HAL_TIM_IC_CaptureCallback>
 80052e4:	e005      	b.n	80052f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f000 fa49 	bl	800577e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	f000 fa5a 	bl	80057a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	691b      	ldr	r3, [r3, #16]
 80052fe:	f003 0308 	and.w	r3, r3, #8
 8005302:	2b08      	cmp	r3, #8
 8005304:	d122      	bne.n	800534c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	f003 0308 	and.w	r3, r3, #8
 8005310:	2b08      	cmp	r3, #8
 8005312:	d11b      	bne.n	800534c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f06f 0208 	mvn.w	r2, #8
 800531c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2204      	movs	r2, #4
 8005322:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	69db      	ldr	r3, [r3, #28]
 800532a:	f003 0303 	and.w	r3, r3, #3
 800532e:	2b00      	cmp	r3, #0
 8005330:	d003      	beq.n	800533a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f000 fa2d 	bl	8005792 <HAL_TIM_IC_CaptureCallback>
 8005338:	e005      	b.n	8005346 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 fa1f 	bl	800577e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f000 fa30 	bl	80057a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	691b      	ldr	r3, [r3, #16]
 8005352:	f003 0310 	and.w	r3, r3, #16
 8005356:	2b10      	cmp	r3, #16
 8005358:	d122      	bne.n	80053a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	68db      	ldr	r3, [r3, #12]
 8005360:	f003 0310 	and.w	r3, r3, #16
 8005364:	2b10      	cmp	r3, #16
 8005366:	d11b      	bne.n	80053a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f06f 0210 	mvn.w	r2, #16
 8005370:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2208      	movs	r2, #8
 8005376:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	69db      	ldr	r3, [r3, #28]
 800537e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005382:	2b00      	cmp	r3, #0
 8005384:	d003      	beq.n	800538e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 fa03 	bl	8005792 <HAL_TIM_IC_CaptureCallback>
 800538c:	e005      	b.n	800539a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f000 f9f5 	bl	800577e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	f000 fa06 	bl	80057a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2200      	movs	r2, #0
 800539e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	691b      	ldr	r3, [r3, #16]
 80053a6:	f003 0301 	and.w	r3, r3, #1
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d10e      	bne.n	80053cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	68db      	ldr	r3, [r3, #12]
 80053b4:	f003 0301 	and.w	r3, r3, #1
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d107      	bne.n	80053cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f06f 0201 	mvn.w	r2, #1
 80053c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 f9cf 	bl	800576a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	691b      	ldr	r3, [r3, #16]
 80053d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053d6:	2b80      	cmp	r3, #128	; 0x80
 80053d8:	d10e      	bne.n	80053f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053e4:	2b80      	cmp	r3, #128	; 0x80
 80053e6:	d107      	bne.n	80053f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80053f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f000 fd82 	bl	8005efc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	691b      	ldr	r3, [r3, #16]
 80053fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005402:	2b40      	cmp	r3, #64	; 0x40
 8005404:	d10e      	bne.n	8005424 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005410:	2b40      	cmp	r3, #64	; 0x40
 8005412:	d107      	bne.n	8005424 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800541c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f000 f9cb 	bl	80057ba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	691b      	ldr	r3, [r3, #16]
 800542a:	f003 0320 	and.w	r3, r3, #32
 800542e:	2b20      	cmp	r3, #32
 8005430:	d10e      	bne.n	8005450 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	f003 0320 	and.w	r3, r3, #32
 800543c:	2b20      	cmp	r3, #32
 800543e:	d107      	bne.n	8005450 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f06f 0220 	mvn.w	r2, #32
 8005448:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f000 fd4c 	bl	8005ee8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005450:	bf00      	nop
 8005452:	3708      	adds	r7, #8
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}

08005458 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b086      	sub	sp, #24
 800545c:	af00      	add	r7, sp, #0
 800545e:	60f8      	str	r0, [r7, #12]
 8005460:	60b9      	str	r1, [r7, #8]
 8005462:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005464:	2300      	movs	r3, #0
 8005466:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800546e:	2b01      	cmp	r3, #1
 8005470:	d101      	bne.n	8005476 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005472:	2302      	movs	r3, #2
 8005474:	e0ae      	b.n	80055d4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2201      	movs	r2, #1
 800547a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2b0c      	cmp	r3, #12
 8005482:	f200 809f 	bhi.w	80055c4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005486:	a201      	add	r2, pc, #4	; (adr r2, 800548c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800548c:	080054c1 	.word	0x080054c1
 8005490:	080055c5 	.word	0x080055c5
 8005494:	080055c5 	.word	0x080055c5
 8005498:	080055c5 	.word	0x080055c5
 800549c:	08005501 	.word	0x08005501
 80054a0:	080055c5 	.word	0x080055c5
 80054a4:	080055c5 	.word	0x080055c5
 80054a8:	080055c5 	.word	0x080055c5
 80054ac:	08005543 	.word	0x08005543
 80054b0:	080055c5 	.word	0x080055c5
 80054b4:	080055c5 	.word	0x080055c5
 80054b8:	080055c5 	.word	0x080055c5
 80054bc:	08005583 	.word	0x08005583
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	68b9      	ldr	r1, [r7, #8]
 80054c6:	4618      	mov	r0, r3
 80054c8:	f000 fa02 	bl	80058d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	699a      	ldr	r2, [r3, #24]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f042 0208 	orr.w	r2, r2, #8
 80054da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	699a      	ldr	r2, [r3, #24]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f022 0204 	bic.w	r2, r2, #4
 80054ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	6999      	ldr	r1, [r3, #24]
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	691a      	ldr	r2, [r3, #16]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	430a      	orrs	r2, r1
 80054fc:	619a      	str	r2, [r3, #24]
      break;
 80054fe:	e064      	b.n	80055ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	68b9      	ldr	r1, [r7, #8]
 8005506:	4618      	mov	r0, r3
 8005508:	f000 fa48 	bl	800599c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	699a      	ldr	r2, [r3, #24]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800551a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	699a      	ldr	r2, [r3, #24]
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800552a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	6999      	ldr	r1, [r3, #24]
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	691b      	ldr	r3, [r3, #16]
 8005536:	021a      	lsls	r2, r3, #8
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	430a      	orrs	r2, r1
 800553e:	619a      	str	r2, [r3, #24]
      break;
 8005540:	e043      	b.n	80055ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	68b9      	ldr	r1, [r7, #8]
 8005548:	4618      	mov	r0, r3
 800554a:	f000 fa93 	bl	8005a74 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	69da      	ldr	r2, [r3, #28]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f042 0208 	orr.w	r2, r2, #8
 800555c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	69da      	ldr	r2, [r3, #28]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f022 0204 	bic.w	r2, r2, #4
 800556c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	69d9      	ldr	r1, [r3, #28]
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	691a      	ldr	r2, [r3, #16]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	430a      	orrs	r2, r1
 800557e:	61da      	str	r2, [r3, #28]
      break;
 8005580:	e023      	b.n	80055ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	68b9      	ldr	r1, [r7, #8]
 8005588:	4618      	mov	r0, r3
 800558a:	f000 fadd 	bl	8005b48 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	69da      	ldr	r2, [r3, #28]
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800559c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	69da      	ldr	r2, [r3, #28]
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	69d9      	ldr	r1, [r3, #28]
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	691b      	ldr	r3, [r3, #16]
 80055b8:	021a      	lsls	r2, r3, #8
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	430a      	orrs	r2, r1
 80055c0:	61da      	str	r2, [r3, #28]
      break;
 80055c2:	e002      	b.n	80055ca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80055c4:	2301      	movs	r3, #1
 80055c6:	75fb      	strb	r3, [r7, #23]
      break;
 80055c8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2200      	movs	r2, #0
 80055ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80055d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3718      	adds	r7, #24
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055e6:	2300      	movs	r3, #0
 80055e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d101      	bne.n	80055f8 <HAL_TIM_ConfigClockSource+0x1c>
 80055f4:	2302      	movs	r3, #2
 80055f6:	e0b4      	b.n	8005762 <HAL_TIM_ConfigClockSource+0x186>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2201      	movs	r2, #1
 80055fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2202      	movs	r2, #2
 8005604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005616:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800561e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	68ba      	ldr	r2, [r7, #8]
 8005626:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005630:	d03e      	beq.n	80056b0 <HAL_TIM_ConfigClockSource+0xd4>
 8005632:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005636:	f200 8087 	bhi.w	8005748 <HAL_TIM_ConfigClockSource+0x16c>
 800563a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800563e:	f000 8086 	beq.w	800574e <HAL_TIM_ConfigClockSource+0x172>
 8005642:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005646:	d87f      	bhi.n	8005748 <HAL_TIM_ConfigClockSource+0x16c>
 8005648:	2b70      	cmp	r3, #112	; 0x70
 800564a:	d01a      	beq.n	8005682 <HAL_TIM_ConfigClockSource+0xa6>
 800564c:	2b70      	cmp	r3, #112	; 0x70
 800564e:	d87b      	bhi.n	8005748 <HAL_TIM_ConfigClockSource+0x16c>
 8005650:	2b60      	cmp	r3, #96	; 0x60
 8005652:	d050      	beq.n	80056f6 <HAL_TIM_ConfigClockSource+0x11a>
 8005654:	2b60      	cmp	r3, #96	; 0x60
 8005656:	d877      	bhi.n	8005748 <HAL_TIM_ConfigClockSource+0x16c>
 8005658:	2b50      	cmp	r3, #80	; 0x50
 800565a:	d03c      	beq.n	80056d6 <HAL_TIM_ConfigClockSource+0xfa>
 800565c:	2b50      	cmp	r3, #80	; 0x50
 800565e:	d873      	bhi.n	8005748 <HAL_TIM_ConfigClockSource+0x16c>
 8005660:	2b40      	cmp	r3, #64	; 0x40
 8005662:	d058      	beq.n	8005716 <HAL_TIM_ConfigClockSource+0x13a>
 8005664:	2b40      	cmp	r3, #64	; 0x40
 8005666:	d86f      	bhi.n	8005748 <HAL_TIM_ConfigClockSource+0x16c>
 8005668:	2b30      	cmp	r3, #48	; 0x30
 800566a:	d064      	beq.n	8005736 <HAL_TIM_ConfigClockSource+0x15a>
 800566c:	2b30      	cmp	r3, #48	; 0x30
 800566e:	d86b      	bhi.n	8005748 <HAL_TIM_ConfigClockSource+0x16c>
 8005670:	2b20      	cmp	r3, #32
 8005672:	d060      	beq.n	8005736 <HAL_TIM_ConfigClockSource+0x15a>
 8005674:	2b20      	cmp	r3, #32
 8005676:	d867      	bhi.n	8005748 <HAL_TIM_ConfigClockSource+0x16c>
 8005678:	2b00      	cmp	r3, #0
 800567a:	d05c      	beq.n	8005736 <HAL_TIM_ConfigClockSource+0x15a>
 800567c:	2b10      	cmp	r3, #16
 800567e:	d05a      	beq.n	8005736 <HAL_TIM_ConfigClockSource+0x15a>
 8005680:	e062      	b.n	8005748 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6818      	ldr	r0, [r3, #0]
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	6899      	ldr	r1, [r3, #8]
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	685a      	ldr	r2, [r3, #4]
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	f000 fb23 	bl	8005cdc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80056a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	68ba      	ldr	r2, [r7, #8]
 80056ac:	609a      	str	r2, [r3, #8]
      break;
 80056ae:	e04f      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6818      	ldr	r0, [r3, #0]
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	6899      	ldr	r1, [r3, #8]
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	685a      	ldr	r2, [r3, #4]
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	68db      	ldr	r3, [r3, #12]
 80056c0:	f000 fb0c 	bl	8005cdc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	689a      	ldr	r2, [r3, #8]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80056d2:	609a      	str	r2, [r3, #8]
      break;
 80056d4:	e03c      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6818      	ldr	r0, [r3, #0]
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	6859      	ldr	r1, [r3, #4]
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	461a      	mov	r2, r3
 80056e4:	f000 fa80 	bl	8005be8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2150      	movs	r1, #80	; 0x50
 80056ee:	4618      	mov	r0, r3
 80056f0:	f000 fad9 	bl	8005ca6 <TIM_ITRx_SetConfig>
      break;
 80056f4:	e02c      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6818      	ldr	r0, [r3, #0]
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	6859      	ldr	r1, [r3, #4]
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	68db      	ldr	r3, [r3, #12]
 8005702:	461a      	mov	r2, r3
 8005704:	f000 fa9f 	bl	8005c46 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	2160      	movs	r1, #96	; 0x60
 800570e:	4618      	mov	r0, r3
 8005710:	f000 fac9 	bl	8005ca6 <TIM_ITRx_SetConfig>
      break;
 8005714:	e01c      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6818      	ldr	r0, [r3, #0]
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	6859      	ldr	r1, [r3, #4]
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	68db      	ldr	r3, [r3, #12]
 8005722:	461a      	mov	r2, r3
 8005724:	f000 fa60 	bl	8005be8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	2140      	movs	r1, #64	; 0x40
 800572e:	4618      	mov	r0, r3
 8005730:	f000 fab9 	bl	8005ca6 <TIM_ITRx_SetConfig>
      break;
 8005734:	e00c      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4619      	mov	r1, r3
 8005740:	4610      	mov	r0, r2
 8005742:	f000 fab0 	bl	8005ca6 <TIM_ITRx_SetConfig>
      break;
 8005746:	e003      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	73fb      	strb	r3, [r7, #15]
      break;
 800574c:	e000      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800574e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2201      	movs	r2, #1
 8005754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005760:	7bfb      	ldrb	r3, [r7, #15]
}
 8005762:	4618      	mov	r0, r3
 8005764:	3710      	adds	r7, #16
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}

0800576a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800576a:	b480      	push	{r7}
 800576c:	b083      	sub	sp, #12
 800576e:	af00      	add	r7, sp, #0
 8005770:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005772:	bf00      	nop
 8005774:	370c      	adds	r7, #12
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr

0800577e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800577e:	b480      	push	{r7}
 8005780:	b083      	sub	sp, #12
 8005782:	af00      	add	r7, sp, #0
 8005784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005786:	bf00      	nop
 8005788:	370c      	adds	r7, #12
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr

08005792 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005792:	b480      	push	{r7}
 8005794:	b083      	sub	sp, #12
 8005796:	af00      	add	r7, sp, #0
 8005798:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800579a:	bf00      	nop
 800579c:	370c      	adds	r7, #12
 800579e:	46bd      	mov	sp, r7
 80057a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a4:	4770      	bx	lr

080057a6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80057a6:	b480      	push	{r7}
 80057a8:	b083      	sub	sp, #12
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80057ae:	bf00      	nop
 80057b0:	370c      	adds	r7, #12
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr

080057ba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80057ba:	b480      	push	{r7}
 80057bc:	b083      	sub	sp, #12
 80057be:	af00      	add	r7, sp, #0
 80057c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80057c2:	bf00      	nop
 80057c4:	370c      	adds	r7, #12
 80057c6:	46bd      	mov	sp, r7
 80057c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057cc:	4770      	bx	lr
	...

080057d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b085      	sub	sp, #20
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	4a34      	ldr	r2, [pc, #208]	; (80058b4 <TIM_Base_SetConfig+0xe4>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d00f      	beq.n	8005808 <TIM_Base_SetConfig+0x38>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057ee:	d00b      	beq.n	8005808 <TIM_Base_SetConfig+0x38>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	4a31      	ldr	r2, [pc, #196]	; (80058b8 <TIM_Base_SetConfig+0xe8>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d007      	beq.n	8005808 <TIM_Base_SetConfig+0x38>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	4a30      	ldr	r2, [pc, #192]	; (80058bc <TIM_Base_SetConfig+0xec>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d003      	beq.n	8005808 <TIM_Base_SetConfig+0x38>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	4a2f      	ldr	r2, [pc, #188]	; (80058c0 <TIM_Base_SetConfig+0xf0>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d108      	bne.n	800581a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800580e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	68fa      	ldr	r2, [r7, #12]
 8005816:	4313      	orrs	r3, r2
 8005818:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4a25      	ldr	r2, [pc, #148]	; (80058b4 <TIM_Base_SetConfig+0xe4>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d01b      	beq.n	800585a <TIM_Base_SetConfig+0x8a>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005828:	d017      	beq.n	800585a <TIM_Base_SetConfig+0x8a>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a22      	ldr	r2, [pc, #136]	; (80058b8 <TIM_Base_SetConfig+0xe8>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d013      	beq.n	800585a <TIM_Base_SetConfig+0x8a>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a21      	ldr	r2, [pc, #132]	; (80058bc <TIM_Base_SetConfig+0xec>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d00f      	beq.n	800585a <TIM_Base_SetConfig+0x8a>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a20      	ldr	r2, [pc, #128]	; (80058c0 <TIM_Base_SetConfig+0xf0>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d00b      	beq.n	800585a <TIM_Base_SetConfig+0x8a>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a1f      	ldr	r2, [pc, #124]	; (80058c4 <TIM_Base_SetConfig+0xf4>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d007      	beq.n	800585a <TIM_Base_SetConfig+0x8a>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	4a1e      	ldr	r2, [pc, #120]	; (80058c8 <TIM_Base_SetConfig+0xf8>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d003      	beq.n	800585a <TIM_Base_SetConfig+0x8a>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4a1d      	ldr	r2, [pc, #116]	; (80058cc <TIM_Base_SetConfig+0xfc>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d108      	bne.n	800586c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005860:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	68db      	ldr	r3, [r3, #12]
 8005866:	68fa      	ldr	r2, [r7, #12]
 8005868:	4313      	orrs	r3, r2
 800586a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	695b      	ldr	r3, [r3, #20]
 8005876:	4313      	orrs	r3, r2
 8005878:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	68fa      	ldr	r2, [r7, #12]
 800587e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	689a      	ldr	r2, [r3, #8]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	4a08      	ldr	r2, [pc, #32]	; (80058b4 <TIM_Base_SetConfig+0xe4>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d103      	bne.n	80058a0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	691a      	ldr	r2, [r3, #16]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	615a      	str	r2, [r3, #20]
}
 80058a6:	bf00      	nop
 80058a8:	3714      	adds	r7, #20
 80058aa:	46bd      	mov	sp, r7
 80058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b0:	4770      	bx	lr
 80058b2:	bf00      	nop
 80058b4:	40010000 	.word	0x40010000
 80058b8:	40000400 	.word	0x40000400
 80058bc:	40000800 	.word	0x40000800
 80058c0:	40000c00 	.word	0x40000c00
 80058c4:	40014000 	.word	0x40014000
 80058c8:	40014400 	.word	0x40014400
 80058cc:	40014800 	.word	0x40014800

080058d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b087      	sub	sp, #28
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a1b      	ldr	r3, [r3, #32]
 80058de:	f023 0201 	bic.w	r2, r3, #1
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6a1b      	ldr	r3, [r3, #32]
 80058ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	699b      	ldr	r3, [r3, #24]
 80058f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f023 0303 	bic.w	r3, r3, #3
 8005906:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	68fa      	ldr	r2, [r7, #12]
 800590e:	4313      	orrs	r3, r2
 8005910:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	f023 0302 	bic.w	r3, r3, #2
 8005918:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	697a      	ldr	r2, [r7, #20]
 8005920:	4313      	orrs	r3, r2
 8005922:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	4a1c      	ldr	r2, [pc, #112]	; (8005998 <TIM_OC1_SetConfig+0xc8>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d10c      	bne.n	8005946 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	f023 0308 	bic.w	r3, r3, #8
 8005932:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	697a      	ldr	r2, [r7, #20]
 800593a:	4313      	orrs	r3, r2
 800593c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	f023 0304 	bic.w	r3, r3, #4
 8005944:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4a13      	ldr	r2, [pc, #76]	; (8005998 <TIM_OC1_SetConfig+0xc8>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d111      	bne.n	8005972 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005954:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800595c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	695b      	ldr	r3, [r3, #20]
 8005962:	693a      	ldr	r2, [r7, #16]
 8005964:	4313      	orrs	r3, r2
 8005966:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	699b      	ldr	r3, [r3, #24]
 800596c:	693a      	ldr	r2, [r7, #16]
 800596e:	4313      	orrs	r3, r2
 8005970:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	693a      	ldr	r2, [r7, #16]
 8005976:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	68fa      	ldr	r2, [r7, #12]
 800597c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	685a      	ldr	r2, [r3, #4]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	697a      	ldr	r2, [r7, #20]
 800598a:	621a      	str	r2, [r3, #32]
}
 800598c:	bf00      	nop
 800598e:	371c      	adds	r7, #28
 8005990:	46bd      	mov	sp, r7
 8005992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005996:	4770      	bx	lr
 8005998:	40010000 	.word	0x40010000

0800599c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800599c:	b480      	push	{r7}
 800599e:	b087      	sub	sp, #28
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
 80059a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6a1b      	ldr	r3, [r3, #32]
 80059aa:	f023 0210 	bic.w	r2, r3, #16
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6a1b      	ldr	r3, [r3, #32]
 80059b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	699b      	ldr	r3, [r3, #24]
 80059c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	021b      	lsls	r3, r3, #8
 80059da:	68fa      	ldr	r2, [r7, #12]
 80059dc:	4313      	orrs	r3, r2
 80059de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	f023 0320 	bic.w	r3, r3, #32
 80059e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	011b      	lsls	r3, r3, #4
 80059ee:	697a      	ldr	r2, [r7, #20]
 80059f0:	4313      	orrs	r3, r2
 80059f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	4a1e      	ldr	r2, [pc, #120]	; (8005a70 <TIM_OC2_SetConfig+0xd4>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d10d      	bne.n	8005a18 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	011b      	lsls	r3, r3, #4
 8005a0a:	697a      	ldr	r2, [r7, #20]
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a16:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	4a15      	ldr	r2, [pc, #84]	; (8005a70 <TIM_OC2_SetConfig+0xd4>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d113      	bne.n	8005a48 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	695b      	ldr	r3, [r3, #20]
 8005a34:	009b      	lsls	r3, r3, #2
 8005a36:	693a      	ldr	r2, [r7, #16]
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	699b      	ldr	r3, [r3, #24]
 8005a40:	009b      	lsls	r3, r3, #2
 8005a42:	693a      	ldr	r2, [r7, #16]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	693a      	ldr	r2, [r7, #16]
 8005a4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	68fa      	ldr	r2, [r7, #12]
 8005a52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	685a      	ldr	r2, [r3, #4]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	697a      	ldr	r2, [r7, #20]
 8005a60:	621a      	str	r2, [r3, #32]
}
 8005a62:	bf00      	nop
 8005a64:	371c      	adds	r7, #28
 8005a66:	46bd      	mov	sp, r7
 8005a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6c:	4770      	bx	lr
 8005a6e:	bf00      	nop
 8005a70:	40010000 	.word	0x40010000

08005a74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b087      	sub	sp, #28
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6a1b      	ldr	r3, [r3, #32]
 8005a82:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6a1b      	ldr	r3, [r3, #32]
 8005a8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	69db      	ldr	r3, [r3, #28]
 8005a9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005aa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f023 0303 	bic.w	r3, r3, #3
 8005aaa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	68fa      	ldr	r2, [r7, #12]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005abc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	021b      	lsls	r3, r3, #8
 8005ac4:	697a      	ldr	r2, [r7, #20]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a1d      	ldr	r2, [pc, #116]	; (8005b44 <TIM_OC3_SetConfig+0xd0>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d10d      	bne.n	8005aee <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ad8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	021b      	lsls	r3, r3, #8
 8005ae0:	697a      	ldr	r2, [r7, #20]
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005aec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	4a14      	ldr	r2, [pc, #80]	; (8005b44 <TIM_OC3_SetConfig+0xd0>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d113      	bne.n	8005b1e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005afc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	695b      	ldr	r3, [r3, #20]
 8005b0a:	011b      	lsls	r3, r3, #4
 8005b0c:	693a      	ldr	r2, [r7, #16]
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	699b      	ldr	r3, [r3, #24]
 8005b16:	011b      	lsls	r3, r3, #4
 8005b18:	693a      	ldr	r2, [r7, #16]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	693a      	ldr	r2, [r7, #16]
 8005b22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	68fa      	ldr	r2, [r7, #12]
 8005b28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	685a      	ldr	r2, [r3, #4]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	697a      	ldr	r2, [r7, #20]
 8005b36:	621a      	str	r2, [r3, #32]
}
 8005b38:	bf00      	nop
 8005b3a:	371c      	adds	r7, #28
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b42:	4770      	bx	lr
 8005b44:	40010000 	.word	0x40010000

08005b48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b087      	sub	sp, #28
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a1b      	ldr	r3, [r3, #32]
 8005b56:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6a1b      	ldr	r3, [r3, #32]
 8005b62:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	69db      	ldr	r3, [r3, #28]
 8005b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	021b      	lsls	r3, r3, #8
 8005b86:	68fa      	ldr	r2, [r7, #12]
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b92:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	689b      	ldr	r3, [r3, #8]
 8005b98:	031b      	lsls	r3, r3, #12
 8005b9a:	693a      	ldr	r2, [r7, #16]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a10      	ldr	r2, [pc, #64]	; (8005be4 <TIM_OC4_SetConfig+0x9c>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d109      	bne.n	8005bbc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005bae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	695b      	ldr	r3, [r3, #20]
 8005bb4:	019b      	lsls	r3, r3, #6
 8005bb6:	697a      	ldr	r2, [r7, #20]
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	697a      	ldr	r2, [r7, #20]
 8005bc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	68fa      	ldr	r2, [r7, #12]
 8005bc6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	685a      	ldr	r2, [r3, #4]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	693a      	ldr	r2, [r7, #16]
 8005bd4:	621a      	str	r2, [r3, #32]
}
 8005bd6:	bf00      	nop
 8005bd8:	371c      	adds	r7, #28
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be0:	4770      	bx	lr
 8005be2:	bf00      	nop
 8005be4:	40010000 	.word	0x40010000

08005be8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b087      	sub	sp, #28
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	60b9      	str	r1, [r7, #8]
 8005bf2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	6a1b      	ldr	r3, [r3, #32]
 8005bf8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	6a1b      	ldr	r3, [r3, #32]
 8005bfe:	f023 0201 	bic.w	r2, r3, #1
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	699b      	ldr	r3, [r3, #24]
 8005c0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	011b      	lsls	r3, r3, #4
 8005c18:	693a      	ldr	r2, [r7, #16]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	f023 030a 	bic.w	r3, r3, #10
 8005c24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c26:	697a      	ldr	r2, [r7, #20]
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	693a      	ldr	r2, [r7, #16]
 8005c32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	697a      	ldr	r2, [r7, #20]
 8005c38:	621a      	str	r2, [r3, #32]
}
 8005c3a:	bf00      	nop
 8005c3c:	371c      	adds	r7, #28
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr

08005c46 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c46:	b480      	push	{r7}
 8005c48:	b087      	sub	sp, #28
 8005c4a:	af00      	add	r7, sp, #0
 8005c4c:	60f8      	str	r0, [r7, #12]
 8005c4e:	60b9      	str	r1, [r7, #8]
 8005c50:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	6a1b      	ldr	r3, [r3, #32]
 8005c56:	f023 0210 	bic.w	r2, r3, #16
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	699b      	ldr	r3, [r3, #24]
 8005c62:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6a1b      	ldr	r3, [r3, #32]
 8005c68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c70:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	031b      	lsls	r3, r3, #12
 8005c76:	697a      	ldr	r2, [r7, #20]
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c82:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	011b      	lsls	r3, r3, #4
 8005c88:	693a      	ldr	r2, [r7, #16]
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	697a      	ldr	r2, [r7, #20]
 8005c92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	693a      	ldr	r2, [r7, #16]
 8005c98:	621a      	str	r2, [r3, #32]
}
 8005c9a:	bf00      	nop
 8005c9c:	371c      	adds	r7, #28
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr

08005ca6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ca6:	b480      	push	{r7}
 8005ca8:	b085      	sub	sp, #20
 8005caa:	af00      	add	r7, sp, #0
 8005cac:	6078      	str	r0, [r7, #4]
 8005cae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cbc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005cbe:	683a      	ldr	r2, [r7, #0]
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	f043 0307 	orr.w	r3, r3, #7
 8005cc8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	68fa      	ldr	r2, [r7, #12]
 8005cce:	609a      	str	r2, [r3, #8]
}
 8005cd0:	bf00      	nop
 8005cd2:	3714      	adds	r7, #20
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b087      	sub	sp, #28
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	60f8      	str	r0, [r7, #12]
 8005ce4:	60b9      	str	r1, [r7, #8]
 8005ce6:	607a      	str	r2, [r7, #4]
 8005ce8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005cf6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	021a      	lsls	r2, r3, #8
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	431a      	orrs	r2, r3
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	697a      	ldr	r2, [r7, #20]
 8005d06:	4313      	orrs	r3, r2
 8005d08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	697a      	ldr	r2, [r7, #20]
 8005d0e:	609a      	str	r2, [r3, #8]
}
 8005d10:	bf00      	nop
 8005d12:	371c      	adds	r7, #28
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr

08005d1c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b087      	sub	sp, #28
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	60f8      	str	r0, [r7, #12]
 8005d24:	60b9      	str	r1, [r7, #8]
 8005d26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	f003 031f 	and.w	r3, r3, #31
 8005d2e:	2201      	movs	r2, #1
 8005d30:	fa02 f303 	lsl.w	r3, r2, r3
 8005d34:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	6a1a      	ldr	r2, [r3, #32]
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	43db      	mvns	r3, r3
 8005d3e:	401a      	ands	r2, r3
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	6a1a      	ldr	r2, [r3, #32]
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	f003 031f 	and.w	r3, r3, #31
 8005d4e:	6879      	ldr	r1, [r7, #4]
 8005d50:	fa01 f303 	lsl.w	r3, r1, r3
 8005d54:	431a      	orrs	r2, r3
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	621a      	str	r2, [r3, #32]
}
 8005d5a:	bf00      	nop
 8005d5c:	371c      	adds	r7, #28
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr
	...

08005d68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b085      	sub	sp, #20
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
 8005d70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d101      	bne.n	8005d80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d7c:	2302      	movs	r3, #2
 8005d7e:	e050      	b.n	8005e22 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2202      	movs	r2, #2
 8005d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005da6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	68fa      	ldr	r2, [r7, #12]
 8005dae:	4313      	orrs	r3, r2
 8005db0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68fa      	ldr	r2, [r7, #12]
 8005db8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a1c      	ldr	r2, [pc, #112]	; (8005e30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d018      	beq.n	8005df6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dcc:	d013      	beq.n	8005df6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a18      	ldr	r2, [pc, #96]	; (8005e34 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d00e      	beq.n	8005df6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a16      	ldr	r2, [pc, #88]	; (8005e38 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d009      	beq.n	8005df6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a15      	ldr	r2, [pc, #84]	; (8005e3c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d004      	beq.n	8005df6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a13      	ldr	r2, [pc, #76]	; (8005e40 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d10c      	bne.n	8005e10 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005dfc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	68ba      	ldr	r2, [r7, #8]
 8005e04:	4313      	orrs	r3, r2
 8005e06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	68ba      	ldr	r2, [r7, #8]
 8005e0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2201      	movs	r2, #1
 8005e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e20:	2300      	movs	r3, #0
}
 8005e22:	4618      	mov	r0, r3
 8005e24:	3714      	adds	r7, #20
 8005e26:	46bd      	mov	sp, r7
 8005e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2c:	4770      	bx	lr
 8005e2e:	bf00      	nop
 8005e30:	40010000 	.word	0x40010000
 8005e34:	40000400 	.word	0x40000400
 8005e38:	40000800 	.word	0x40000800
 8005e3c:	40000c00 	.word	0x40000c00
 8005e40:	40014000 	.word	0x40014000

08005e44 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b085      	sub	sp, #20
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d101      	bne.n	8005e60 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005e5c:	2302      	movs	r3, #2
 8005e5e:	e03d      	b.n	8005edc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	68db      	ldr	r3, [r3, #12]
 8005e72:	4313      	orrs	r3, r2
 8005e74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	4313      	orrs	r3, r2
 8005e82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	691b      	ldr	r3, [r3, #16]
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	695b      	ldr	r3, [r3, #20]
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	69db      	ldr	r3, [r3, #28]
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	68fa      	ldr	r2, [r7, #12]
 8005ed0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005eda:	2300      	movs	r3, #0
}
 8005edc:	4618      	mov	r0, r3
 8005ede:	3714      	adds	r7, #20
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b083      	sub	sp, #12
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ef0:	bf00      	nop
 8005ef2:	370c      	adds	r7, #12
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr

08005efc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b083      	sub	sp, #12
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f04:	bf00      	nop
 8005f06:	370c      	adds	r7, #12
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr

08005f10 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005f10:	b084      	sub	sp, #16
 8005f12:	b580      	push	{r7, lr}
 8005f14:	b084      	sub	sp, #16
 8005f16:	af00      	add	r7, sp, #0
 8005f18:	6078      	str	r0, [r7, #4]
 8005f1a:	f107 001c 	add.w	r0, r7, #28
 8005f1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005f22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d122      	bne.n	8005f6e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f2c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	68db      	ldr	r3, [r3, #12]
 8005f38:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005f3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f40:	687a      	ldr	r2, [r7, #4]
 8005f42:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	68db      	ldr	r3, [r3, #12]
 8005f48:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005f50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f52:	2b01      	cmp	r3, #1
 8005f54:	d105      	bne.n	8005f62 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	68db      	ldr	r3, [r3, #12]
 8005f5a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f001 fbee 	bl	8007744 <USB_CoreReset>
 8005f68:	4603      	mov	r3, r0
 8005f6a:	73fb      	strb	r3, [r7, #15]
 8005f6c:	e01a      	b.n	8005fa4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	68db      	ldr	r3, [r3, #12]
 8005f72:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f001 fbe2 	bl	8007744 <USB_CoreReset>
 8005f80:	4603      	mov	r3, r0
 8005f82:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005f84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d106      	bne.n	8005f98 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f8e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	639a      	str	r2, [r3, #56]	; 0x38
 8005f96:	e005      	b.n	8005fa4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f9c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fa6:	2b01      	cmp	r3, #1
 8005fa8:	d10b      	bne.n	8005fc2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	f043 0206 	orr.w	r2, r3, #6
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	689b      	ldr	r3, [r3, #8]
 8005fba:	f043 0220 	orr.w	r2, r3, #32
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005fc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3710      	adds	r7, #16
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005fce:	b004      	add	sp, #16
 8005fd0:	4770      	bx	lr
	...

08005fd4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b087      	sub	sp, #28
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	60b9      	str	r1, [r7, #8]
 8005fde:	4613      	mov	r3, r2
 8005fe0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005fe2:	79fb      	ldrb	r3, [r7, #7]
 8005fe4:	2b02      	cmp	r3, #2
 8005fe6:	d165      	bne.n	80060b4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	4a41      	ldr	r2, [pc, #260]	; (80060f0 <USB_SetTurnaroundTime+0x11c>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d906      	bls.n	8005ffe <USB_SetTurnaroundTime+0x2a>
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	4a40      	ldr	r2, [pc, #256]	; (80060f4 <USB_SetTurnaroundTime+0x120>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d202      	bcs.n	8005ffe <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005ff8:	230f      	movs	r3, #15
 8005ffa:	617b      	str	r3, [r7, #20]
 8005ffc:	e062      	b.n	80060c4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	4a3c      	ldr	r2, [pc, #240]	; (80060f4 <USB_SetTurnaroundTime+0x120>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d306      	bcc.n	8006014 <USB_SetTurnaroundTime+0x40>
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	4a3b      	ldr	r2, [pc, #236]	; (80060f8 <USB_SetTurnaroundTime+0x124>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d202      	bcs.n	8006014 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800600e:	230e      	movs	r3, #14
 8006010:	617b      	str	r3, [r7, #20]
 8006012:	e057      	b.n	80060c4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	4a38      	ldr	r2, [pc, #224]	; (80060f8 <USB_SetTurnaroundTime+0x124>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d306      	bcc.n	800602a <USB_SetTurnaroundTime+0x56>
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	4a37      	ldr	r2, [pc, #220]	; (80060fc <USB_SetTurnaroundTime+0x128>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d202      	bcs.n	800602a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006024:	230d      	movs	r3, #13
 8006026:	617b      	str	r3, [r7, #20]
 8006028:	e04c      	b.n	80060c4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	4a33      	ldr	r2, [pc, #204]	; (80060fc <USB_SetTurnaroundTime+0x128>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d306      	bcc.n	8006040 <USB_SetTurnaroundTime+0x6c>
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	4a32      	ldr	r2, [pc, #200]	; (8006100 <USB_SetTurnaroundTime+0x12c>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d802      	bhi.n	8006040 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800603a:	230c      	movs	r3, #12
 800603c:	617b      	str	r3, [r7, #20]
 800603e:	e041      	b.n	80060c4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	4a2f      	ldr	r2, [pc, #188]	; (8006100 <USB_SetTurnaroundTime+0x12c>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d906      	bls.n	8006056 <USB_SetTurnaroundTime+0x82>
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	4a2e      	ldr	r2, [pc, #184]	; (8006104 <USB_SetTurnaroundTime+0x130>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d802      	bhi.n	8006056 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006050:	230b      	movs	r3, #11
 8006052:	617b      	str	r3, [r7, #20]
 8006054:	e036      	b.n	80060c4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	4a2a      	ldr	r2, [pc, #168]	; (8006104 <USB_SetTurnaroundTime+0x130>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d906      	bls.n	800606c <USB_SetTurnaroundTime+0x98>
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	4a29      	ldr	r2, [pc, #164]	; (8006108 <USB_SetTurnaroundTime+0x134>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d802      	bhi.n	800606c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006066:	230a      	movs	r3, #10
 8006068:	617b      	str	r3, [r7, #20]
 800606a:	e02b      	b.n	80060c4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	4a26      	ldr	r2, [pc, #152]	; (8006108 <USB_SetTurnaroundTime+0x134>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d906      	bls.n	8006082 <USB_SetTurnaroundTime+0xae>
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	4a25      	ldr	r2, [pc, #148]	; (800610c <USB_SetTurnaroundTime+0x138>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d202      	bcs.n	8006082 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800607c:	2309      	movs	r3, #9
 800607e:	617b      	str	r3, [r7, #20]
 8006080:	e020      	b.n	80060c4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	4a21      	ldr	r2, [pc, #132]	; (800610c <USB_SetTurnaroundTime+0x138>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d306      	bcc.n	8006098 <USB_SetTurnaroundTime+0xc4>
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	4a20      	ldr	r2, [pc, #128]	; (8006110 <USB_SetTurnaroundTime+0x13c>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d802      	bhi.n	8006098 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006092:	2308      	movs	r3, #8
 8006094:	617b      	str	r3, [r7, #20]
 8006096:	e015      	b.n	80060c4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	4a1d      	ldr	r2, [pc, #116]	; (8006110 <USB_SetTurnaroundTime+0x13c>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d906      	bls.n	80060ae <USB_SetTurnaroundTime+0xda>
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	4a1c      	ldr	r2, [pc, #112]	; (8006114 <USB_SetTurnaroundTime+0x140>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d202      	bcs.n	80060ae <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80060a8:	2307      	movs	r3, #7
 80060aa:	617b      	str	r3, [r7, #20]
 80060ac:	e00a      	b.n	80060c4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80060ae:	2306      	movs	r3, #6
 80060b0:	617b      	str	r3, [r7, #20]
 80060b2:	e007      	b.n	80060c4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80060b4:	79fb      	ldrb	r3, [r7, #7]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d102      	bne.n	80060c0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80060ba:	2309      	movs	r3, #9
 80060bc:	617b      	str	r3, [r7, #20]
 80060be:	e001      	b.n	80060c4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80060c0:	2309      	movs	r3, #9
 80060c2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	68da      	ldr	r2, [r3, #12]
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	029b      	lsls	r3, r3, #10
 80060d8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80060dc:	431a      	orrs	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80060e2:	2300      	movs	r3, #0
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	371c      	adds	r7, #28
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr
 80060f0:	00d8acbf 	.word	0x00d8acbf
 80060f4:	00e4e1c0 	.word	0x00e4e1c0
 80060f8:	00f42400 	.word	0x00f42400
 80060fc:	01067380 	.word	0x01067380
 8006100:	011a499f 	.word	0x011a499f
 8006104:	01312cff 	.word	0x01312cff
 8006108:	014ca43f 	.word	0x014ca43f
 800610c:	016e3600 	.word	0x016e3600
 8006110:	01a6ab1f 	.word	0x01a6ab1f
 8006114:	01e84800 	.word	0x01e84800

08006118 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006118:	b480      	push	{r7}
 800611a:	b083      	sub	sp, #12
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	f043 0201 	orr.w	r2, r3, #1
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800612c:	2300      	movs	r3, #0
}
 800612e:	4618      	mov	r0, r3
 8006130:	370c      	adds	r7, #12
 8006132:	46bd      	mov	sp, r7
 8006134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006138:	4770      	bx	lr

0800613a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800613a:	b480      	push	{r7}
 800613c:	b083      	sub	sp, #12
 800613e:	af00      	add	r7, sp, #0
 8006140:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	f023 0201 	bic.w	r2, r3, #1
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800614e:	2300      	movs	r3, #0
}
 8006150:	4618      	mov	r0, r3
 8006152:	370c      	adds	r7, #12
 8006154:	46bd      	mov	sp, r7
 8006156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615a:	4770      	bx	lr

0800615c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b084      	sub	sp, #16
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
 8006164:	460b      	mov	r3, r1
 8006166:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006168:	2300      	movs	r3, #0
 800616a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	68db      	ldr	r3, [r3, #12]
 8006170:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006178:	78fb      	ldrb	r3, [r7, #3]
 800617a:	2b01      	cmp	r3, #1
 800617c:	d115      	bne.n	80061aa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	68db      	ldr	r3, [r3, #12]
 8006182:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800618a:	2001      	movs	r0, #1
 800618c:	f7fc fcca 	bl	8002b24 <HAL_Delay>
      ms++;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	3301      	adds	r3, #1
 8006194:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f001 fa45 	bl	8007626 <USB_GetMode>
 800619c:	4603      	mov	r3, r0
 800619e:	2b01      	cmp	r3, #1
 80061a0:	d01e      	beq.n	80061e0 <USB_SetCurrentMode+0x84>
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2b31      	cmp	r3, #49	; 0x31
 80061a6:	d9f0      	bls.n	800618a <USB_SetCurrentMode+0x2e>
 80061a8:	e01a      	b.n	80061e0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80061aa:	78fb      	ldrb	r3, [r7, #3]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d115      	bne.n	80061dc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	68db      	ldr	r3, [r3, #12]
 80061b4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80061bc:	2001      	movs	r0, #1
 80061be:	f7fc fcb1 	bl	8002b24 <HAL_Delay>
      ms++;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	3301      	adds	r3, #1
 80061c6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80061c8:	6878      	ldr	r0, [r7, #4]
 80061ca:	f001 fa2c 	bl	8007626 <USB_GetMode>
 80061ce:	4603      	mov	r3, r0
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d005      	beq.n	80061e0 <USB_SetCurrentMode+0x84>
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	2b31      	cmp	r3, #49	; 0x31
 80061d8:	d9f0      	bls.n	80061bc <USB_SetCurrentMode+0x60>
 80061da:	e001      	b.n	80061e0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80061dc:	2301      	movs	r3, #1
 80061de:	e005      	b.n	80061ec <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2b32      	cmp	r3, #50	; 0x32
 80061e4:	d101      	bne.n	80061ea <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80061e6:	2301      	movs	r3, #1
 80061e8:	e000      	b.n	80061ec <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80061ea:	2300      	movs	r3, #0
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3710      	adds	r7, #16
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}

080061f4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80061f4:	b084      	sub	sp, #16
 80061f6:	b580      	push	{r7, lr}
 80061f8:	b086      	sub	sp, #24
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	6078      	str	r0, [r7, #4]
 80061fe:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006202:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006206:	2300      	movs	r3, #0
 8006208:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800620e:	2300      	movs	r3, #0
 8006210:	613b      	str	r3, [r7, #16]
 8006212:	e009      	b.n	8006228 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006214:	687a      	ldr	r2, [r7, #4]
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	3340      	adds	r3, #64	; 0x40
 800621a:	009b      	lsls	r3, r3, #2
 800621c:	4413      	add	r3, r2
 800621e:	2200      	movs	r2, #0
 8006220:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	3301      	adds	r3, #1
 8006226:	613b      	str	r3, [r7, #16]
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	2b0e      	cmp	r3, #14
 800622c:	d9f2      	bls.n	8006214 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800622e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006230:	2b00      	cmp	r3, #0
 8006232:	d11c      	bne.n	800626e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	68fa      	ldr	r2, [r7, #12]
 800623e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006242:	f043 0302 	orr.w	r3, r3, #2
 8006246:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800624c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006258:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006264:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	639a      	str	r2, [r3, #56]	; 0x38
 800626c:	e00b      	b.n	8006286 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006272:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800627e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800628c:	461a      	mov	r2, r3
 800628e:	2300      	movs	r3, #0
 8006290:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006298:	4619      	mov	r1, r3
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062a0:	461a      	mov	r2, r3
 80062a2:	680b      	ldr	r3, [r1, #0]
 80062a4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80062a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d10c      	bne.n	80062c6 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80062ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d104      	bne.n	80062bc <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80062b2:	2100      	movs	r1, #0
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f000 f965 	bl	8006584 <USB_SetDevSpeed>
 80062ba:	e008      	b.n	80062ce <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80062bc:	2101      	movs	r1, #1
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f000 f960 	bl	8006584 <USB_SetDevSpeed>
 80062c4:	e003      	b.n	80062ce <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80062c6:	2103      	movs	r1, #3
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	f000 f95b 	bl	8006584 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80062ce:	2110      	movs	r1, #16
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f000 f8f3 	bl	80064bc <USB_FlushTxFifo>
 80062d6:	4603      	mov	r3, r0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d001      	beq.n	80062e0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80062e0:	6878      	ldr	r0, [r7, #4]
 80062e2:	f000 f91f 	bl	8006524 <USB_FlushRxFifo>
 80062e6:	4603      	mov	r3, r0
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d001      	beq.n	80062f0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80062ec:	2301      	movs	r3, #1
 80062ee:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062f6:	461a      	mov	r2, r3
 80062f8:	2300      	movs	r3, #0
 80062fa:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006302:	461a      	mov	r2, r3
 8006304:	2300      	movs	r3, #0
 8006306:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800630e:	461a      	mov	r2, r3
 8006310:	2300      	movs	r3, #0
 8006312:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006314:	2300      	movs	r3, #0
 8006316:	613b      	str	r3, [r7, #16]
 8006318:	e043      	b.n	80063a2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	015a      	lsls	r2, r3, #5
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	4413      	add	r3, r2
 8006322:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800632c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006330:	d118      	bne.n	8006364 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d10a      	bne.n	800634e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	015a      	lsls	r2, r3, #5
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	4413      	add	r3, r2
 8006340:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006344:	461a      	mov	r2, r3
 8006346:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800634a:	6013      	str	r3, [r2, #0]
 800634c:	e013      	b.n	8006376 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	015a      	lsls	r2, r3, #5
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	4413      	add	r3, r2
 8006356:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800635a:	461a      	mov	r2, r3
 800635c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006360:	6013      	str	r3, [r2, #0]
 8006362:	e008      	b.n	8006376 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	015a      	lsls	r2, r3, #5
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	4413      	add	r3, r2
 800636c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006370:	461a      	mov	r2, r3
 8006372:	2300      	movs	r3, #0
 8006374:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	015a      	lsls	r2, r3, #5
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	4413      	add	r3, r2
 800637e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006382:	461a      	mov	r2, r3
 8006384:	2300      	movs	r3, #0
 8006386:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	015a      	lsls	r2, r3, #5
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	4413      	add	r3, r2
 8006390:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006394:	461a      	mov	r2, r3
 8006396:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800639a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800639c:	693b      	ldr	r3, [r7, #16]
 800639e:	3301      	adds	r3, #1
 80063a0:	613b      	str	r3, [r7, #16]
 80063a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a4:	693a      	ldr	r2, [r7, #16]
 80063a6:	429a      	cmp	r2, r3
 80063a8:	d3b7      	bcc.n	800631a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80063aa:	2300      	movs	r3, #0
 80063ac:	613b      	str	r3, [r7, #16]
 80063ae:	e043      	b.n	8006438 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	015a      	lsls	r2, r3, #5
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	4413      	add	r3, r2
 80063b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80063c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80063c6:	d118      	bne.n	80063fa <USB_DevInit+0x206>
    {
      if (i == 0U)
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d10a      	bne.n	80063e4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	015a      	lsls	r2, r3, #5
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	4413      	add	r3, r2
 80063d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063da:	461a      	mov	r2, r3
 80063dc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80063e0:	6013      	str	r3, [r2, #0]
 80063e2:	e013      	b.n	800640c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	015a      	lsls	r2, r3, #5
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	4413      	add	r3, r2
 80063ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063f0:	461a      	mov	r2, r3
 80063f2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80063f6:	6013      	str	r3, [r2, #0]
 80063f8:	e008      	b.n	800640c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	015a      	lsls	r2, r3, #5
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	4413      	add	r3, r2
 8006402:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006406:	461a      	mov	r2, r3
 8006408:	2300      	movs	r3, #0
 800640a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	015a      	lsls	r2, r3, #5
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	4413      	add	r3, r2
 8006414:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006418:	461a      	mov	r2, r3
 800641a:	2300      	movs	r3, #0
 800641c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	015a      	lsls	r2, r3, #5
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	4413      	add	r3, r2
 8006426:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800642a:	461a      	mov	r2, r3
 800642c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006430:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	3301      	adds	r3, #1
 8006436:	613b      	str	r3, [r7, #16]
 8006438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800643a:	693a      	ldr	r2, [r7, #16]
 800643c:	429a      	cmp	r2, r3
 800643e:	d3b7      	bcc.n	80063b0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006446:	691b      	ldr	r3, [r3, #16]
 8006448:	68fa      	ldr	r2, [r7, #12]
 800644a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800644e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006452:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2200      	movs	r2, #0
 8006458:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006460:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006464:	2b00      	cmp	r3, #0
 8006466:	d105      	bne.n	8006474 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	699b      	ldr	r3, [r3, #24]
 800646c:	f043 0210 	orr.w	r2, r3, #16
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	699a      	ldr	r2, [r3, #24]
 8006478:	4b0f      	ldr	r3, [pc, #60]	; (80064b8 <USB_DevInit+0x2c4>)
 800647a:	4313      	orrs	r3, r2
 800647c:	687a      	ldr	r2, [r7, #4]
 800647e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006480:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006482:	2b00      	cmp	r3, #0
 8006484:	d005      	beq.n	8006492 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	699b      	ldr	r3, [r3, #24]
 800648a:	f043 0208 	orr.w	r2, r3, #8
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006492:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006494:	2b01      	cmp	r3, #1
 8006496:	d107      	bne.n	80064a8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	699b      	ldr	r3, [r3, #24]
 800649c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80064a0:	f043 0304 	orr.w	r3, r3, #4
 80064a4:	687a      	ldr	r2, [r7, #4]
 80064a6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80064a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3718      	adds	r7, #24
 80064ae:	46bd      	mov	sp, r7
 80064b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80064b4:	b004      	add	sp, #16
 80064b6:	4770      	bx	lr
 80064b8:	803c3800 	.word	0x803c3800

080064bc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80064bc:	b480      	push	{r7}
 80064be:	b085      	sub	sp, #20
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
 80064c4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80064c6:	2300      	movs	r3, #0
 80064c8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	3301      	adds	r3, #1
 80064ce:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	4a13      	ldr	r2, [pc, #76]	; (8006520 <USB_FlushTxFifo+0x64>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d901      	bls.n	80064dc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80064d8:	2303      	movs	r3, #3
 80064da:	e01b      	b.n	8006514 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	691b      	ldr	r3, [r3, #16]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	daf2      	bge.n	80064ca <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80064e4:	2300      	movs	r3, #0
 80064e6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	019b      	lsls	r3, r3, #6
 80064ec:	f043 0220 	orr.w	r2, r3, #32
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	3301      	adds	r3, #1
 80064f8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	4a08      	ldr	r2, [pc, #32]	; (8006520 <USB_FlushTxFifo+0x64>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d901      	bls.n	8006506 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006502:	2303      	movs	r3, #3
 8006504:	e006      	b.n	8006514 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	691b      	ldr	r3, [r3, #16]
 800650a:	f003 0320 	and.w	r3, r3, #32
 800650e:	2b20      	cmp	r3, #32
 8006510:	d0f0      	beq.n	80064f4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006512:	2300      	movs	r3, #0
}
 8006514:	4618      	mov	r0, r3
 8006516:	3714      	adds	r7, #20
 8006518:	46bd      	mov	sp, r7
 800651a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651e:	4770      	bx	lr
 8006520:	00030d40 	.word	0x00030d40

08006524 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006524:	b480      	push	{r7}
 8006526:	b085      	sub	sp, #20
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800652c:	2300      	movs	r3, #0
 800652e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	3301      	adds	r3, #1
 8006534:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	4a11      	ldr	r2, [pc, #68]	; (8006580 <USB_FlushRxFifo+0x5c>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d901      	bls.n	8006542 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800653e:	2303      	movs	r3, #3
 8006540:	e018      	b.n	8006574 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	691b      	ldr	r3, [r3, #16]
 8006546:	2b00      	cmp	r3, #0
 8006548:	daf2      	bge.n	8006530 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800654a:	2300      	movs	r3, #0
 800654c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2210      	movs	r2, #16
 8006552:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	3301      	adds	r3, #1
 8006558:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	4a08      	ldr	r2, [pc, #32]	; (8006580 <USB_FlushRxFifo+0x5c>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d901      	bls.n	8006566 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006562:	2303      	movs	r3, #3
 8006564:	e006      	b.n	8006574 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	691b      	ldr	r3, [r3, #16]
 800656a:	f003 0310 	and.w	r3, r3, #16
 800656e:	2b10      	cmp	r3, #16
 8006570:	d0f0      	beq.n	8006554 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006572:	2300      	movs	r3, #0
}
 8006574:	4618      	mov	r0, r3
 8006576:	3714      	adds	r7, #20
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr
 8006580:	00030d40 	.word	0x00030d40

08006584 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006584:	b480      	push	{r7}
 8006586:	b085      	sub	sp, #20
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
 800658c:	460b      	mov	r3, r1
 800658e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	78fb      	ldrb	r3, [r7, #3]
 800659e:	68f9      	ldr	r1, [r7, #12]
 80065a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80065a4:	4313      	orrs	r3, r2
 80065a6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80065a8:	2300      	movs	r3, #0
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3714      	adds	r7, #20
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr

080065b6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80065b6:	b480      	push	{r7}
 80065b8:	b087      	sub	sp, #28
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065c8:	689b      	ldr	r3, [r3, #8]
 80065ca:	f003 0306 	and.w	r3, r3, #6
 80065ce:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d102      	bne.n	80065dc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80065d6:	2300      	movs	r3, #0
 80065d8:	75fb      	strb	r3, [r7, #23]
 80065da:	e00a      	b.n	80065f2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2b02      	cmp	r3, #2
 80065e0:	d002      	beq.n	80065e8 <USB_GetDevSpeed+0x32>
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2b06      	cmp	r3, #6
 80065e6:	d102      	bne.n	80065ee <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80065e8:	2302      	movs	r3, #2
 80065ea:	75fb      	strb	r3, [r7, #23]
 80065ec:	e001      	b.n	80065f2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80065ee:	230f      	movs	r3, #15
 80065f0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80065f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80065f4:	4618      	mov	r0, r3
 80065f6:	371c      	adds	r7, #28
 80065f8:	46bd      	mov	sp, r7
 80065fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fe:	4770      	bx	lr

08006600 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006600:	b480      	push	{r7}
 8006602:	b085      	sub	sp, #20
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
 8006608:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	781b      	ldrb	r3, [r3, #0]
 8006612:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	785b      	ldrb	r3, [r3, #1]
 8006618:	2b01      	cmp	r3, #1
 800661a:	d13a      	bne.n	8006692 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006622:	69da      	ldr	r2, [r3, #28]
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	781b      	ldrb	r3, [r3, #0]
 8006628:	f003 030f 	and.w	r3, r3, #15
 800662c:	2101      	movs	r1, #1
 800662e:	fa01 f303 	lsl.w	r3, r1, r3
 8006632:	b29b      	uxth	r3, r3
 8006634:	68f9      	ldr	r1, [r7, #12]
 8006636:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800663a:	4313      	orrs	r3, r2
 800663c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	015a      	lsls	r2, r3, #5
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	4413      	add	r3, r2
 8006646:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006650:	2b00      	cmp	r3, #0
 8006652:	d155      	bne.n	8006700 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	015a      	lsls	r2, r3, #5
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	4413      	add	r3, r2
 800665c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	68db      	ldr	r3, [r3, #12]
 8006666:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	791b      	ldrb	r3, [r3, #4]
 800666e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006670:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	059b      	lsls	r3, r3, #22
 8006676:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006678:	4313      	orrs	r3, r2
 800667a:	68ba      	ldr	r2, [r7, #8]
 800667c:	0151      	lsls	r1, r2, #5
 800667e:	68fa      	ldr	r2, [r7, #12]
 8006680:	440a      	add	r2, r1
 8006682:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006686:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800668a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800668e:	6013      	str	r3, [r2, #0]
 8006690:	e036      	b.n	8006700 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006698:	69da      	ldr	r2, [r3, #28]
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	781b      	ldrb	r3, [r3, #0]
 800669e:	f003 030f 	and.w	r3, r3, #15
 80066a2:	2101      	movs	r1, #1
 80066a4:	fa01 f303 	lsl.w	r3, r1, r3
 80066a8:	041b      	lsls	r3, r3, #16
 80066aa:	68f9      	ldr	r1, [r7, #12]
 80066ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80066b0:	4313      	orrs	r3, r2
 80066b2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	015a      	lsls	r2, r3, #5
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	4413      	add	r3, r2
 80066bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d11a      	bne.n	8006700 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	015a      	lsls	r2, r3, #5
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	4413      	add	r3, r2
 80066d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066d6:	681a      	ldr	r2, [r3, #0]
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	68db      	ldr	r3, [r3, #12]
 80066dc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	791b      	ldrb	r3, [r3, #4]
 80066e4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80066e6:	430b      	orrs	r3, r1
 80066e8:	4313      	orrs	r3, r2
 80066ea:	68ba      	ldr	r2, [r7, #8]
 80066ec:	0151      	lsls	r1, r2, #5
 80066ee:	68fa      	ldr	r2, [r7, #12]
 80066f0:	440a      	add	r2, r1
 80066f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80066f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80066fe:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006700:	2300      	movs	r3, #0
}
 8006702:	4618      	mov	r0, r3
 8006704:	3714      	adds	r7, #20
 8006706:	46bd      	mov	sp, r7
 8006708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670c:	4770      	bx	lr
	...

08006710 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006710:	b480      	push	{r7}
 8006712:	b085      	sub	sp, #20
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	781b      	ldrb	r3, [r3, #0]
 8006722:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	785b      	ldrb	r3, [r3, #1]
 8006728:	2b01      	cmp	r3, #1
 800672a:	d161      	bne.n	80067f0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	015a      	lsls	r2, r3, #5
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	4413      	add	r3, r2
 8006734:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800673e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006742:	d11f      	bne.n	8006784 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006744:	68bb      	ldr	r3, [r7, #8]
 8006746:	015a      	lsls	r2, r3, #5
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	4413      	add	r3, r2
 800674c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	68ba      	ldr	r2, [r7, #8]
 8006754:	0151      	lsls	r1, r2, #5
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	440a      	add	r2, r1
 800675a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800675e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006762:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	015a      	lsls	r2, r3, #5
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	4413      	add	r3, r2
 800676c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	68ba      	ldr	r2, [r7, #8]
 8006774:	0151      	lsls	r1, r2, #5
 8006776:	68fa      	ldr	r2, [r7, #12]
 8006778:	440a      	add	r2, r1
 800677a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800677e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006782:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800678a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	781b      	ldrb	r3, [r3, #0]
 8006790:	f003 030f 	and.w	r3, r3, #15
 8006794:	2101      	movs	r1, #1
 8006796:	fa01 f303 	lsl.w	r3, r1, r3
 800679a:	b29b      	uxth	r3, r3
 800679c:	43db      	mvns	r3, r3
 800679e:	68f9      	ldr	r1, [r7, #12]
 80067a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80067a4:	4013      	ands	r3, r2
 80067a6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067ae:	69da      	ldr	r2, [r3, #28]
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	781b      	ldrb	r3, [r3, #0]
 80067b4:	f003 030f 	and.w	r3, r3, #15
 80067b8:	2101      	movs	r1, #1
 80067ba:	fa01 f303 	lsl.w	r3, r1, r3
 80067be:	b29b      	uxth	r3, r3
 80067c0:	43db      	mvns	r3, r3
 80067c2:	68f9      	ldr	r1, [r7, #12]
 80067c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80067c8:	4013      	ands	r3, r2
 80067ca:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	015a      	lsls	r2, r3, #5
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	4413      	add	r3, r2
 80067d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067d8:	681a      	ldr	r2, [r3, #0]
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	0159      	lsls	r1, r3, #5
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	440b      	add	r3, r1
 80067e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067e6:	4619      	mov	r1, r3
 80067e8:	4b35      	ldr	r3, [pc, #212]	; (80068c0 <USB_DeactivateEndpoint+0x1b0>)
 80067ea:	4013      	ands	r3, r2
 80067ec:	600b      	str	r3, [r1, #0]
 80067ee:	e060      	b.n	80068b2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	015a      	lsls	r2, r3, #5
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	4413      	add	r3, r2
 80067f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006802:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006806:	d11f      	bne.n	8006848 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	015a      	lsls	r2, r3, #5
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	4413      	add	r3, r2
 8006810:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	68ba      	ldr	r2, [r7, #8]
 8006818:	0151      	lsls	r1, r2, #5
 800681a:	68fa      	ldr	r2, [r7, #12]
 800681c:	440a      	add	r2, r1
 800681e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006822:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006826:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	015a      	lsls	r2, r3, #5
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	4413      	add	r3, r2
 8006830:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	68ba      	ldr	r2, [r7, #8]
 8006838:	0151      	lsls	r1, r2, #5
 800683a:	68fa      	ldr	r2, [r7, #12]
 800683c:	440a      	add	r2, r1
 800683e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006842:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006846:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800684e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	781b      	ldrb	r3, [r3, #0]
 8006854:	f003 030f 	and.w	r3, r3, #15
 8006858:	2101      	movs	r1, #1
 800685a:	fa01 f303 	lsl.w	r3, r1, r3
 800685e:	041b      	lsls	r3, r3, #16
 8006860:	43db      	mvns	r3, r3
 8006862:	68f9      	ldr	r1, [r7, #12]
 8006864:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006868:	4013      	ands	r3, r2
 800686a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006872:	69da      	ldr	r2, [r3, #28]
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	781b      	ldrb	r3, [r3, #0]
 8006878:	f003 030f 	and.w	r3, r3, #15
 800687c:	2101      	movs	r1, #1
 800687e:	fa01 f303 	lsl.w	r3, r1, r3
 8006882:	041b      	lsls	r3, r3, #16
 8006884:	43db      	mvns	r3, r3
 8006886:	68f9      	ldr	r1, [r7, #12]
 8006888:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800688c:	4013      	ands	r3, r2
 800688e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	015a      	lsls	r2, r3, #5
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	4413      	add	r3, r2
 8006898:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	0159      	lsls	r1, r3, #5
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	440b      	add	r3, r1
 80068a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068aa:	4619      	mov	r1, r3
 80068ac:	4b05      	ldr	r3, [pc, #20]	; (80068c4 <USB_DeactivateEndpoint+0x1b4>)
 80068ae:	4013      	ands	r3, r2
 80068b0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80068b2:	2300      	movs	r3, #0
}
 80068b4:	4618      	mov	r0, r3
 80068b6:	3714      	adds	r7, #20
 80068b8:	46bd      	mov	sp, r7
 80068ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068be:	4770      	bx	lr
 80068c0:	ec337800 	.word	0xec337800
 80068c4:	eff37800 	.word	0xeff37800

080068c8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b08a      	sub	sp, #40	; 0x28
 80068cc:	af02      	add	r7, sp, #8
 80068ce:	60f8      	str	r0, [r7, #12]
 80068d0:	60b9      	str	r1, [r7, #8]
 80068d2:	4613      	mov	r3, r2
 80068d4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	781b      	ldrb	r3, [r3, #0]
 80068de:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	785b      	ldrb	r3, [r3, #1]
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	f040 815c 	bne.w	8006ba2 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80068ea:	68bb      	ldr	r3, [r7, #8]
 80068ec:	699b      	ldr	r3, [r3, #24]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d132      	bne.n	8006958 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80068f2:	69bb      	ldr	r3, [r7, #24]
 80068f4:	015a      	lsls	r2, r3, #5
 80068f6:	69fb      	ldr	r3, [r7, #28]
 80068f8:	4413      	add	r3, r2
 80068fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068fe:	691b      	ldr	r3, [r3, #16]
 8006900:	69ba      	ldr	r2, [r7, #24]
 8006902:	0151      	lsls	r1, r2, #5
 8006904:	69fa      	ldr	r2, [r7, #28]
 8006906:	440a      	add	r2, r1
 8006908:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800690c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006910:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006914:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006916:	69bb      	ldr	r3, [r7, #24]
 8006918:	015a      	lsls	r2, r3, #5
 800691a:	69fb      	ldr	r3, [r7, #28]
 800691c:	4413      	add	r3, r2
 800691e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006922:	691b      	ldr	r3, [r3, #16]
 8006924:	69ba      	ldr	r2, [r7, #24]
 8006926:	0151      	lsls	r1, r2, #5
 8006928:	69fa      	ldr	r2, [r7, #28]
 800692a:	440a      	add	r2, r1
 800692c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006930:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006934:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006936:	69bb      	ldr	r3, [r7, #24]
 8006938:	015a      	lsls	r2, r3, #5
 800693a:	69fb      	ldr	r3, [r7, #28]
 800693c:	4413      	add	r3, r2
 800693e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006942:	691b      	ldr	r3, [r3, #16]
 8006944:	69ba      	ldr	r2, [r7, #24]
 8006946:	0151      	lsls	r1, r2, #5
 8006948:	69fa      	ldr	r2, [r7, #28]
 800694a:	440a      	add	r2, r1
 800694c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006950:	0cdb      	lsrs	r3, r3, #19
 8006952:	04db      	lsls	r3, r3, #19
 8006954:	6113      	str	r3, [r2, #16]
 8006956:	e074      	b.n	8006a42 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006958:	69bb      	ldr	r3, [r7, #24]
 800695a:	015a      	lsls	r2, r3, #5
 800695c:	69fb      	ldr	r3, [r7, #28]
 800695e:	4413      	add	r3, r2
 8006960:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006964:	691b      	ldr	r3, [r3, #16]
 8006966:	69ba      	ldr	r2, [r7, #24]
 8006968:	0151      	lsls	r1, r2, #5
 800696a:	69fa      	ldr	r2, [r7, #28]
 800696c:	440a      	add	r2, r1
 800696e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006972:	0cdb      	lsrs	r3, r3, #19
 8006974:	04db      	lsls	r3, r3, #19
 8006976:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006978:	69bb      	ldr	r3, [r7, #24]
 800697a:	015a      	lsls	r2, r3, #5
 800697c:	69fb      	ldr	r3, [r7, #28]
 800697e:	4413      	add	r3, r2
 8006980:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006984:	691b      	ldr	r3, [r3, #16]
 8006986:	69ba      	ldr	r2, [r7, #24]
 8006988:	0151      	lsls	r1, r2, #5
 800698a:	69fa      	ldr	r2, [r7, #28]
 800698c:	440a      	add	r2, r1
 800698e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006992:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006996:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800699a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800699c:	69bb      	ldr	r3, [r7, #24]
 800699e:	015a      	lsls	r2, r3, #5
 80069a0:	69fb      	ldr	r3, [r7, #28]
 80069a2:	4413      	add	r3, r2
 80069a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069a8:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	6999      	ldr	r1, [r3, #24]
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	68db      	ldr	r3, [r3, #12]
 80069b2:	440b      	add	r3, r1
 80069b4:	1e59      	subs	r1, r3, #1
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	68db      	ldr	r3, [r3, #12]
 80069ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80069be:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80069c0:	4b9d      	ldr	r3, [pc, #628]	; (8006c38 <USB_EPStartXfer+0x370>)
 80069c2:	400b      	ands	r3, r1
 80069c4:	69b9      	ldr	r1, [r7, #24]
 80069c6:	0148      	lsls	r0, r1, #5
 80069c8:	69f9      	ldr	r1, [r7, #28]
 80069ca:	4401      	add	r1, r0
 80069cc:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80069d0:	4313      	orrs	r3, r2
 80069d2:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80069d4:	69bb      	ldr	r3, [r7, #24]
 80069d6:	015a      	lsls	r2, r3, #5
 80069d8:	69fb      	ldr	r3, [r7, #28]
 80069da:	4413      	add	r3, r2
 80069dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069e0:	691a      	ldr	r2, [r3, #16]
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	699b      	ldr	r3, [r3, #24]
 80069e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80069ea:	69b9      	ldr	r1, [r7, #24]
 80069ec:	0148      	lsls	r0, r1, #5
 80069ee:	69f9      	ldr	r1, [r7, #28]
 80069f0:	4401      	add	r1, r0
 80069f2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80069f6:	4313      	orrs	r3, r2
 80069f8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	791b      	ldrb	r3, [r3, #4]
 80069fe:	2b01      	cmp	r3, #1
 8006a00:	d11f      	bne.n	8006a42 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006a02:	69bb      	ldr	r3, [r7, #24]
 8006a04:	015a      	lsls	r2, r3, #5
 8006a06:	69fb      	ldr	r3, [r7, #28]
 8006a08:	4413      	add	r3, r2
 8006a0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a0e:	691b      	ldr	r3, [r3, #16]
 8006a10:	69ba      	ldr	r2, [r7, #24]
 8006a12:	0151      	lsls	r1, r2, #5
 8006a14:	69fa      	ldr	r2, [r7, #28]
 8006a16:	440a      	add	r2, r1
 8006a18:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a1c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006a20:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006a22:	69bb      	ldr	r3, [r7, #24]
 8006a24:	015a      	lsls	r2, r3, #5
 8006a26:	69fb      	ldr	r3, [r7, #28]
 8006a28:	4413      	add	r3, r2
 8006a2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a2e:	691b      	ldr	r3, [r3, #16]
 8006a30:	69ba      	ldr	r2, [r7, #24]
 8006a32:	0151      	lsls	r1, r2, #5
 8006a34:	69fa      	ldr	r2, [r7, #28]
 8006a36:	440a      	add	r2, r1
 8006a38:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a3c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006a40:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8006a42:	79fb      	ldrb	r3, [r7, #7]
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	d14b      	bne.n	8006ae0 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	695b      	ldr	r3, [r3, #20]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d009      	beq.n	8006a64 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006a50:	69bb      	ldr	r3, [r7, #24]
 8006a52:	015a      	lsls	r2, r3, #5
 8006a54:	69fb      	ldr	r3, [r7, #28]
 8006a56:	4413      	add	r3, r2
 8006a58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a5c:	461a      	mov	r2, r3
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	695b      	ldr	r3, [r3, #20]
 8006a62:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	791b      	ldrb	r3, [r3, #4]
 8006a68:	2b01      	cmp	r3, #1
 8006a6a:	d128      	bne.n	8006abe <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006a6c:	69fb      	ldr	r3, [r7, #28]
 8006a6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d110      	bne.n	8006a9e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006a7c:	69bb      	ldr	r3, [r7, #24]
 8006a7e:	015a      	lsls	r2, r3, #5
 8006a80:	69fb      	ldr	r3, [r7, #28]
 8006a82:	4413      	add	r3, r2
 8006a84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	69ba      	ldr	r2, [r7, #24]
 8006a8c:	0151      	lsls	r1, r2, #5
 8006a8e:	69fa      	ldr	r2, [r7, #28]
 8006a90:	440a      	add	r2, r1
 8006a92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a96:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006a9a:	6013      	str	r3, [r2, #0]
 8006a9c:	e00f      	b.n	8006abe <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006a9e:	69bb      	ldr	r3, [r7, #24]
 8006aa0:	015a      	lsls	r2, r3, #5
 8006aa2:	69fb      	ldr	r3, [r7, #28]
 8006aa4:	4413      	add	r3, r2
 8006aa6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	69ba      	ldr	r2, [r7, #24]
 8006aae:	0151      	lsls	r1, r2, #5
 8006ab0:	69fa      	ldr	r2, [r7, #28]
 8006ab2:	440a      	add	r2, r1
 8006ab4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ab8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006abc:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006abe:	69bb      	ldr	r3, [r7, #24]
 8006ac0:	015a      	lsls	r2, r3, #5
 8006ac2:	69fb      	ldr	r3, [r7, #28]
 8006ac4:	4413      	add	r3, r2
 8006ac6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	69ba      	ldr	r2, [r7, #24]
 8006ace:	0151      	lsls	r1, r2, #5
 8006ad0:	69fa      	ldr	r2, [r7, #28]
 8006ad2:	440a      	add	r2, r1
 8006ad4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ad8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006adc:	6013      	str	r3, [r2, #0]
 8006ade:	e133      	b.n	8006d48 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006ae0:	69bb      	ldr	r3, [r7, #24]
 8006ae2:	015a      	lsls	r2, r3, #5
 8006ae4:	69fb      	ldr	r3, [r7, #28]
 8006ae6:	4413      	add	r3, r2
 8006ae8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	69ba      	ldr	r2, [r7, #24]
 8006af0:	0151      	lsls	r1, r2, #5
 8006af2:	69fa      	ldr	r2, [r7, #28]
 8006af4:	440a      	add	r2, r1
 8006af6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006afa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006afe:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	791b      	ldrb	r3, [r3, #4]
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	d015      	beq.n	8006b34 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	699b      	ldr	r3, [r3, #24]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	f000 811b 	beq.w	8006d48 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006b12:	69fb      	ldr	r3, [r7, #28]
 8006b14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	781b      	ldrb	r3, [r3, #0]
 8006b1e:	f003 030f 	and.w	r3, r3, #15
 8006b22:	2101      	movs	r1, #1
 8006b24:	fa01 f303 	lsl.w	r3, r1, r3
 8006b28:	69f9      	ldr	r1, [r7, #28]
 8006b2a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	634b      	str	r3, [r1, #52]	; 0x34
 8006b32:	e109      	b.n	8006d48 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006b34:	69fb      	ldr	r3, [r7, #28]
 8006b36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d110      	bne.n	8006b66 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006b44:	69bb      	ldr	r3, [r7, #24]
 8006b46:	015a      	lsls	r2, r3, #5
 8006b48:	69fb      	ldr	r3, [r7, #28]
 8006b4a:	4413      	add	r3, r2
 8006b4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	69ba      	ldr	r2, [r7, #24]
 8006b54:	0151      	lsls	r1, r2, #5
 8006b56:	69fa      	ldr	r2, [r7, #28]
 8006b58:	440a      	add	r2, r1
 8006b5a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b5e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006b62:	6013      	str	r3, [r2, #0]
 8006b64:	e00f      	b.n	8006b86 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006b66:	69bb      	ldr	r3, [r7, #24]
 8006b68:	015a      	lsls	r2, r3, #5
 8006b6a:	69fb      	ldr	r3, [r7, #28]
 8006b6c:	4413      	add	r3, r2
 8006b6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	69ba      	ldr	r2, [r7, #24]
 8006b76:	0151      	lsls	r1, r2, #5
 8006b78:	69fa      	ldr	r2, [r7, #28]
 8006b7a:	440a      	add	r2, r1
 8006b7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b84:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	6919      	ldr	r1, [r3, #16]
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	781a      	ldrb	r2, [r3, #0]
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	699b      	ldr	r3, [r3, #24]
 8006b92:	b298      	uxth	r0, r3
 8006b94:	79fb      	ldrb	r3, [r7, #7]
 8006b96:	9300      	str	r3, [sp, #0]
 8006b98:	4603      	mov	r3, r0
 8006b9a:	68f8      	ldr	r0, [r7, #12]
 8006b9c:	f000 fade 	bl	800715c <USB_WritePacket>
 8006ba0:	e0d2      	b.n	8006d48 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006ba2:	69bb      	ldr	r3, [r7, #24]
 8006ba4:	015a      	lsls	r2, r3, #5
 8006ba6:	69fb      	ldr	r3, [r7, #28]
 8006ba8:	4413      	add	r3, r2
 8006baa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bae:	691b      	ldr	r3, [r3, #16]
 8006bb0:	69ba      	ldr	r2, [r7, #24]
 8006bb2:	0151      	lsls	r1, r2, #5
 8006bb4:	69fa      	ldr	r2, [r7, #28]
 8006bb6:	440a      	add	r2, r1
 8006bb8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006bbc:	0cdb      	lsrs	r3, r3, #19
 8006bbe:	04db      	lsls	r3, r3, #19
 8006bc0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006bc2:	69bb      	ldr	r3, [r7, #24]
 8006bc4:	015a      	lsls	r2, r3, #5
 8006bc6:	69fb      	ldr	r3, [r7, #28]
 8006bc8:	4413      	add	r3, r2
 8006bca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bce:	691b      	ldr	r3, [r3, #16]
 8006bd0:	69ba      	ldr	r2, [r7, #24]
 8006bd2:	0151      	lsls	r1, r2, #5
 8006bd4:	69fa      	ldr	r2, [r7, #28]
 8006bd6:	440a      	add	r2, r1
 8006bd8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006bdc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006be0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006be4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	699b      	ldr	r3, [r3, #24]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d126      	bne.n	8006c3c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006bee:	69bb      	ldr	r3, [r7, #24]
 8006bf0:	015a      	lsls	r2, r3, #5
 8006bf2:	69fb      	ldr	r3, [r7, #28]
 8006bf4:	4413      	add	r3, r2
 8006bf6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bfa:	691a      	ldr	r2, [r3, #16]
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	68db      	ldr	r3, [r3, #12]
 8006c00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c04:	69b9      	ldr	r1, [r7, #24]
 8006c06:	0148      	lsls	r0, r1, #5
 8006c08:	69f9      	ldr	r1, [r7, #28]
 8006c0a:	4401      	add	r1, r0
 8006c0c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006c10:	4313      	orrs	r3, r2
 8006c12:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006c14:	69bb      	ldr	r3, [r7, #24]
 8006c16:	015a      	lsls	r2, r3, #5
 8006c18:	69fb      	ldr	r3, [r7, #28]
 8006c1a:	4413      	add	r3, r2
 8006c1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c20:	691b      	ldr	r3, [r3, #16]
 8006c22:	69ba      	ldr	r2, [r7, #24]
 8006c24:	0151      	lsls	r1, r2, #5
 8006c26:	69fa      	ldr	r2, [r7, #28]
 8006c28:	440a      	add	r2, r1
 8006c2a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006c2e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006c32:	6113      	str	r3, [r2, #16]
 8006c34:	e03a      	b.n	8006cac <USB_EPStartXfer+0x3e4>
 8006c36:	bf00      	nop
 8006c38:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	699a      	ldr	r2, [r3, #24]
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	68db      	ldr	r3, [r3, #12]
 8006c44:	4413      	add	r3, r2
 8006c46:	1e5a      	subs	r2, r3, #1
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	68db      	ldr	r3, [r3, #12]
 8006c4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c50:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	68db      	ldr	r3, [r3, #12]
 8006c56:	8afa      	ldrh	r2, [r7, #22]
 8006c58:	fb03 f202 	mul.w	r2, r3, r2
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006c60:	69bb      	ldr	r3, [r7, #24]
 8006c62:	015a      	lsls	r2, r3, #5
 8006c64:	69fb      	ldr	r3, [r7, #28]
 8006c66:	4413      	add	r3, r2
 8006c68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c6c:	691a      	ldr	r2, [r3, #16]
 8006c6e:	8afb      	ldrh	r3, [r7, #22]
 8006c70:	04d9      	lsls	r1, r3, #19
 8006c72:	4b38      	ldr	r3, [pc, #224]	; (8006d54 <USB_EPStartXfer+0x48c>)
 8006c74:	400b      	ands	r3, r1
 8006c76:	69b9      	ldr	r1, [r7, #24]
 8006c78:	0148      	lsls	r0, r1, #5
 8006c7a:	69f9      	ldr	r1, [r7, #28]
 8006c7c:	4401      	add	r1, r0
 8006c7e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006c82:	4313      	orrs	r3, r2
 8006c84:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006c86:	69bb      	ldr	r3, [r7, #24]
 8006c88:	015a      	lsls	r2, r3, #5
 8006c8a:	69fb      	ldr	r3, [r7, #28]
 8006c8c:	4413      	add	r3, r2
 8006c8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c92:	691a      	ldr	r2, [r3, #16]
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	69db      	ldr	r3, [r3, #28]
 8006c98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c9c:	69b9      	ldr	r1, [r7, #24]
 8006c9e:	0148      	lsls	r0, r1, #5
 8006ca0:	69f9      	ldr	r1, [r7, #28]
 8006ca2:	4401      	add	r1, r0
 8006ca4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006cac:	79fb      	ldrb	r3, [r7, #7]
 8006cae:	2b01      	cmp	r3, #1
 8006cb0:	d10d      	bne.n	8006cce <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	691b      	ldr	r3, [r3, #16]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d009      	beq.n	8006cce <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	6919      	ldr	r1, [r3, #16]
 8006cbe:	69bb      	ldr	r3, [r7, #24]
 8006cc0:	015a      	lsls	r2, r3, #5
 8006cc2:	69fb      	ldr	r3, [r7, #28]
 8006cc4:	4413      	add	r3, r2
 8006cc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cca:	460a      	mov	r2, r1
 8006ccc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	791b      	ldrb	r3, [r3, #4]
 8006cd2:	2b01      	cmp	r3, #1
 8006cd4:	d128      	bne.n	8006d28 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006cd6:	69fb      	ldr	r3, [r7, #28]
 8006cd8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cdc:	689b      	ldr	r3, [r3, #8]
 8006cde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d110      	bne.n	8006d08 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006ce6:	69bb      	ldr	r3, [r7, #24]
 8006ce8:	015a      	lsls	r2, r3, #5
 8006cea:	69fb      	ldr	r3, [r7, #28]
 8006cec:	4413      	add	r3, r2
 8006cee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	69ba      	ldr	r2, [r7, #24]
 8006cf6:	0151      	lsls	r1, r2, #5
 8006cf8:	69fa      	ldr	r2, [r7, #28]
 8006cfa:	440a      	add	r2, r1
 8006cfc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d00:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006d04:	6013      	str	r3, [r2, #0]
 8006d06:	e00f      	b.n	8006d28 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006d08:	69bb      	ldr	r3, [r7, #24]
 8006d0a:	015a      	lsls	r2, r3, #5
 8006d0c:	69fb      	ldr	r3, [r7, #28]
 8006d0e:	4413      	add	r3, r2
 8006d10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	69ba      	ldr	r2, [r7, #24]
 8006d18:	0151      	lsls	r1, r2, #5
 8006d1a:	69fa      	ldr	r2, [r7, #28]
 8006d1c:	440a      	add	r2, r1
 8006d1e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d26:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006d28:	69bb      	ldr	r3, [r7, #24]
 8006d2a:	015a      	lsls	r2, r3, #5
 8006d2c:	69fb      	ldr	r3, [r7, #28]
 8006d2e:	4413      	add	r3, r2
 8006d30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	69ba      	ldr	r2, [r7, #24]
 8006d38:	0151      	lsls	r1, r2, #5
 8006d3a:	69fa      	ldr	r2, [r7, #28]
 8006d3c:	440a      	add	r2, r1
 8006d3e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d42:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006d46:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006d48:	2300      	movs	r3, #0
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	3720      	adds	r7, #32
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bd80      	pop	{r7, pc}
 8006d52:	bf00      	nop
 8006d54:	1ff80000 	.word	0x1ff80000

08006d58 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b087      	sub	sp, #28
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	60f8      	str	r0, [r7, #12]
 8006d60:	60b9      	str	r1, [r7, #8]
 8006d62:	4613      	mov	r3, r2
 8006d64:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	781b      	ldrb	r3, [r3, #0]
 8006d6e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	785b      	ldrb	r3, [r3, #1]
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	f040 80ce 	bne.w	8006f16 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	699b      	ldr	r3, [r3, #24]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d132      	bne.n	8006de8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	015a      	lsls	r2, r3, #5
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	4413      	add	r3, r2
 8006d8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d8e:	691b      	ldr	r3, [r3, #16]
 8006d90:	693a      	ldr	r2, [r7, #16]
 8006d92:	0151      	lsls	r1, r2, #5
 8006d94:	697a      	ldr	r2, [r7, #20]
 8006d96:	440a      	add	r2, r1
 8006d98:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d9c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006da0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006da4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	015a      	lsls	r2, r3, #5
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	4413      	add	r3, r2
 8006dae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006db2:	691b      	ldr	r3, [r3, #16]
 8006db4:	693a      	ldr	r2, [r7, #16]
 8006db6:	0151      	lsls	r1, r2, #5
 8006db8:	697a      	ldr	r2, [r7, #20]
 8006dba:	440a      	add	r2, r1
 8006dbc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006dc0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006dc4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	015a      	lsls	r2, r3, #5
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	4413      	add	r3, r2
 8006dce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dd2:	691b      	ldr	r3, [r3, #16]
 8006dd4:	693a      	ldr	r2, [r7, #16]
 8006dd6:	0151      	lsls	r1, r2, #5
 8006dd8:	697a      	ldr	r2, [r7, #20]
 8006dda:	440a      	add	r2, r1
 8006ddc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006de0:	0cdb      	lsrs	r3, r3, #19
 8006de2:	04db      	lsls	r3, r3, #19
 8006de4:	6113      	str	r3, [r2, #16]
 8006de6:	e04e      	b.n	8006e86 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	015a      	lsls	r2, r3, #5
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	4413      	add	r3, r2
 8006df0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006df4:	691b      	ldr	r3, [r3, #16]
 8006df6:	693a      	ldr	r2, [r7, #16]
 8006df8:	0151      	lsls	r1, r2, #5
 8006dfa:	697a      	ldr	r2, [r7, #20]
 8006dfc:	440a      	add	r2, r1
 8006dfe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e02:	0cdb      	lsrs	r3, r3, #19
 8006e04:	04db      	lsls	r3, r3, #19
 8006e06:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006e08:	693b      	ldr	r3, [r7, #16]
 8006e0a:	015a      	lsls	r2, r3, #5
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	4413      	add	r3, r2
 8006e10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e14:	691b      	ldr	r3, [r3, #16]
 8006e16:	693a      	ldr	r2, [r7, #16]
 8006e18:	0151      	lsls	r1, r2, #5
 8006e1a:	697a      	ldr	r2, [r7, #20]
 8006e1c:	440a      	add	r2, r1
 8006e1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e22:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006e26:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006e2a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	699a      	ldr	r2, [r3, #24]
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	68db      	ldr	r3, [r3, #12]
 8006e34:	429a      	cmp	r2, r3
 8006e36:	d903      	bls.n	8006e40 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	68da      	ldr	r2, [r3, #12]
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	015a      	lsls	r2, r3, #5
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	4413      	add	r3, r2
 8006e48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e4c:	691b      	ldr	r3, [r3, #16]
 8006e4e:	693a      	ldr	r2, [r7, #16]
 8006e50:	0151      	lsls	r1, r2, #5
 8006e52:	697a      	ldr	r2, [r7, #20]
 8006e54:	440a      	add	r2, r1
 8006e56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e5a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006e5e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	015a      	lsls	r2, r3, #5
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	4413      	add	r3, r2
 8006e68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e6c:	691a      	ldr	r2, [r3, #16]
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	699b      	ldr	r3, [r3, #24]
 8006e72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e76:	6939      	ldr	r1, [r7, #16]
 8006e78:	0148      	lsls	r0, r1, #5
 8006e7a:	6979      	ldr	r1, [r7, #20]
 8006e7c:	4401      	add	r1, r0
 8006e7e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006e82:	4313      	orrs	r3, r2
 8006e84:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006e86:	79fb      	ldrb	r3, [r7, #7]
 8006e88:	2b01      	cmp	r3, #1
 8006e8a:	d11e      	bne.n	8006eca <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	695b      	ldr	r3, [r3, #20]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d009      	beq.n	8006ea8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006e94:	693b      	ldr	r3, [r7, #16]
 8006e96:	015a      	lsls	r2, r3, #5
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	4413      	add	r3, r2
 8006e9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ea0:	461a      	mov	r2, r3
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	695b      	ldr	r3, [r3, #20]
 8006ea6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006ea8:	693b      	ldr	r3, [r7, #16]
 8006eaa:	015a      	lsls	r2, r3, #5
 8006eac:	697b      	ldr	r3, [r7, #20]
 8006eae:	4413      	add	r3, r2
 8006eb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	693a      	ldr	r2, [r7, #16]
 8006eb8:	0151      	lsls	r1, r2, #5
 8006eba:	697a      	ldr	r2, [r7, #20]
 8006ebc:	440a      	add	r2, r1
 8006ebe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ec2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006ec6:	6013      	str	r3, [r2, #0]
 8006ec8:	e097      	b.n	8006ffa <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	015a      	lsls	r2, r3, #5
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	4413      	add	r3, r2
 8006ed2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	693a      	ldr	r2, [r7, #16]
 8006eda:	0151      	lsls	r1, r2, #5
 8006edc:	697a      	ldr	r2, [r7, #20]
 8006ede:	440a      	add	r2, r1
 8006ee0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ee4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006ee8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	699b      	ldr	r3, [r3, #24]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	f000 8083 	beq.w	8006ffa <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006efa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	781b      	ldrb	r3, [r3, #0]
 8006f00:	f003 030f 	and.w	r3, r3, #15
 8006f04:	2101      	movs	r1, #1
 8006f06:	fa01 f303 	lsl.w	r3, r1, r3
 8006f0a:	6979      	ldr	r1, [r7, #20]
 8006f0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006f10:	4313      	orrs	r3, r2
 8006f12:	634b      	str	r3, [r1, #52]	; 0x34
 8006f14:	e071      	b.n	8006ffa <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	015a      	lsls	r2, r3, #5
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	4413      	add	r3, r2
 8006f1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f22:	691b      	ldr	r3, [r3, #16]
 8006f24:	693a      	ldr	r2, [r7, #16]
 8006f26:	0151      	lsls	r1, r2, #5
 8006f28:	697a      	ldr	r2, [r7, #20]
 8006f2a:	440a      	add	r2, r1
 8006f2c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f30:	0cdb      	lsrs	r3, r3, #19
 8006f32:	04db      	lsls	r3, r3, #19
 8006f34:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	015a      	lsls	r2, r3, #5
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	4413      	add	r3, r2
 8006f3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f42:	691b      	ldr	r3, [r3, #16]
 8006f44:	693a      	ldr	r2, [r7, #16]
 8006f46:	0151      	lsls	r1, r2, #5
 8006f48:	697a      	ldr	r2, [r7, #20]
 8006f4a:	440a      	add	r2, r1
 8006f4c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f50:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006f54:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006f58:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	699b      	ldr	r3, [r3, #24]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d003      	beq.n	8006f6a <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	68da      	ldr	r2, [r3, #12]
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	68da      	ldr	r2, [r3, #12]
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	015a      	lsls	r2, r3, #5
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	4413      	add	r3, r2
 8006f7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f7e:	691b      	ldr	r3, [r3, #16]
 8006f80:	693a      	ldr	r2, [r7, #16]
 8006f82:	0151      	lsls	r1, r2, #5
 8006f84:	697a      	ldr	r2, [r7, #20]
 8006f86:	440a      	add	r2, r1
 8006f88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f8c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006f90:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	015a      	lsls	r2, r3, #5
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	4413      	add	r3, r2
 8006f9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f9e:	691a      	ldr	r2, [r3, #16]
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	69db      	ldr	r3, [r3, #28]
 8006fa4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006fa8:	6939      	ldr	r1, [r7, #16]
 8006faa:	0148      	lsls	r0, r1, #5
 8006fac:	6979      	ldr	r1, [r7, #20]
 8006fae:	4401      	add	r1, r0
 8006fb0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006fb4:	4313      	orrs	r3, r2
 8006fb6:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8006fb8:	79fb      	ldrb	r3, [r7, #7]
 8006fba:	2b01      	cmp	r3, #1
 8006fbc:	d10d      	bne.n	8006fda <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	691b      	ldr	r3, [r3, #16]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d009      	beq.n	8006fda <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	6919      	ldr	r1, [r3, #16]
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	015a      	lsls	r2, r3, #5
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	4413      	add	r3, r2
 8006fd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fd6:	460a      	mov	r2, r1
 8006fd8:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	015a      	lsls	r2, r3, #5
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	4413      	add	r3, r2
 8006fe2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	693a      	ldr	r2, [r7, #16]
 8006fea:	0151      	lsls	r1, r2, #5
 8006fec:	697a      	ldr	r2, [r7, #20]
 8006fee:	440a      	add	r2, r1
 8006ff0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006ff4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006ff8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006ffa:	2300      	movs	r3, #0
}
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	371c      	adds	r7, #28
 8007000:	46bd      	mov	sp, r7
 8007002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007006:	4770      	bx	lr

08007008 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007008:	b480      	push	{r7}
 800700a:	b087      	sub	sp, #28
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
 8007010:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007012:	2300      	movs	r3, #0
 8007014:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007016:	2300      	movs	r3, #0
 8007018:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	785b      	ldrb	r3, [r3, #1]
 8007022:	2b01      	cmp	r3, #1
 8007024:	d14a      	bne.n	80070bc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	781b      	ldrb	r3, [r3, #0]
 800702a:	015a      	lsls	r2, r3, #5
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	4413      	add	r3, r2
 8007030:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800703a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800703e:	f040 8086 	bne.w	800714e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	781b      	ldrb	r3, [r3, #0]
 8007046:	015a      	lsls	r2, r3, #5
 8007048:	693b      	ldr	r3, [r7, #16]
 800704a:	4413      	add	r3, r2
 800704c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	683a      	ldr	r2, [r7, #0]
 8007054:	7812      	ldrb	r2, [r2, #0]
 8007056:	0151      	lsls	r1, r2, #5
 8007058:	693a      	ldr	r2, [r7, #16]
 800705a:	440a      	add	r2, r1
 800705c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007060:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007064:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	781b      	ldrb	r3, [r3, #0]
 800706a:	015a      	lsls	r2, r3, #5
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	4413      	add	r3, r2
 8007070:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	683a      	ldr	r2, [r7, #0]
 8007078:	7812      	ldrb	r2, [r2, #0]
 800707a:	0151      	lsls	r1, r2, #5
 800707c:	693a      	ldr	r2, [r7, #16]
 800707e:	440a      	add	r2, r1
 8007080:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007084:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007088:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	3301      	adds	r3, #1
 800708e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f242 7210 	movw	r2, #10000	; 0x2710
 8007096:	4293      	cmp	r3, r2
 8007098:	d902      	bls.n	80070a0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800709a:	2301      	movs	r3, #1
 800709c:	75fb      	strb	r3, [r7, #23]
          break;
 800709e:	e056      	b.n	800714e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	781b      	ldrb	r3, [r3, #0]
 80070a4:	015a      	lsls	r2, r3, #5
 80070a6:	693b      	ldr	r3, [r7, #16]
 80070a8:	4413      	add	r3, r2
 80070aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80070b4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80070b8:	d0e7      	beq.n	800708a <USB_EPStopXfer+0x82>
 80070ba:	e048      	b.n	800714e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	781b      	ldrb	r3, [r3, #0]
 80070c0:	015a      	lsls	r2, r3, #5
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	4413      	add	r3, r2
 80070c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80070d0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80070d4:	d13b      	bne.n	800714e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	781b      	ldrb	r3, [r3, #0]
 80070da:	015a      	lsls	r2, r3, #5
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	4413      	add	r3, r2
 80070e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	683a      	ldr	r2, [r7, #0]
 80070e8:	7812      	ldrb	r2, [r2, #0]
 80070ea:	0151      	lsls	r1, r2, #5
 80070ec:	693a      	ldr	r2, [r7, #16]
 80070ee:	440a      	add	r2, r1
 80070f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80070f4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80070f8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	781b      	ldrb	r3, [r3, #0]
 80070fe:	015a      	lsls	r2, r3, #5
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	4413      	add	r3, r2
 8007104:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	683a      	ldr	r2, [r7, #0]
 800710c:	7812      	ldrb	r2, [r2, #0]
 800710e:	0151      	lsls	r1, r2, #5
 8007110:	693a      	ldr	r2, [r7, #16]
 8007112:	440a      	add	r2, r1
 8007114:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007118:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800711c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	3301      	adds	r3, #1
 8007122:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f242 7210 	movw	r2, #10000	; 0x2710
 800712a:	4293      	cmp	r3, r2
 800712c:	d902      	bls.n	8007134 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800712e:	2301      	movs	r3, #1
 8007130:	75fb      	strb	r3, [r7, #23]
          break;
 8007132:	e00c      	b.n	800714e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	781b      	ldrb	r3, [r3, #0]
 8007138:	015a      	lsls	r2, r3, #5
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	4413      	add	r3, r2
 800713e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007148:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800714c:	d0e7      	beq.n	800711e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800714e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007150:	4618      	mov	r0, r3
 8007152:	371c      	adds	r7, #28
 8007154:	46bd      	mov	sp, r7
 8007156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715a:	4770      	bx	lr

0800715c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800715c:	b480      	push	{r7}
 800715e:	b089      	sub	sp, #36	; 0x24
 8007160:	af00      	add	r7, sp, #0
 8007162:	60f8      	str	r0, [r7, #12]
 8007164:	60b9      	str	r1, [r7, #8]
 8007166:	4611      	mov	r1, r2
 8007168:	461a      	mov	r2, r3
 800716a:	460b      	mov	r3, r1
 800716c:	71fb      	strb	r3, [r7, #7]
 800716e:	4613      	mov	r3, r2
 8007170:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800717a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800717e:	2b00      	cmp	r3, #0
 8007180:	d123      	bne.n	80071ca <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007182:	88bb      	ldrh	r3, [r7, #4]
 8007184:	3303      	adds	r3, #3
 8007186:	089b      	lsrs	r3, r3, #2
 8007188:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800718a:	2300      	movs	r3, #0
 800718c:	61bb      	str	r3, [r7, #24]
 800718e:	e018      	b.n	80071c2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007190:	79fb      	ldrb	r3, [r7, #7]
 8007192:	031a      	lsls	r2, r3, #12
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	4413      	add	r3, r2
 8007198:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800719c:	461a      	mov	r2, r3
 800719e:	69fb      	ldr	r3, [r7, #28]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	6013      	str	r3, [r2, #0]
      pSrc++;
 80071a4:	69fb      	ldr	r3, [r7, #28]
 80071a6:	3301      	adds	r3, #1
 80071a8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80071aa:	69fb      	ldr	r3, [r7, #28]
 80071ac:	3301      	adds	r3, #1
 80071ae:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80071b0:	69fb      	ldr	r3, [r7, #28]
 80071b2:	3301      	adds	r3, #1
 80071b4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80071b6:	69fb      	ldr	r3, [r7, #28]
 80071b8:	3301      	adds	r3, #1
 80071ba:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80071bc:	69bb      	ldr	r3, [r7, #24]
 80071be:	3301      	adds	r3, #1
 80071c0:	61bb      	str	r3, [r7, #24]
 80071c2:	69ba      	ldr	r2, [r7, #24]
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	429a      	cmp	r2, r3
 80071c8:	d3e2      	bcc.n	8007190 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80071ca:	2300      	movs	r3, #0
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3724      	adds	r7, #36	; 0x24
 80071d0:	46bd      	mov	sp, r7
 80071d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d6:	4770      	bx	lr

080071d8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80071d8:	b480      	push	{r7}
 80071da:	b08b      	sub	sp, #44	; 0x2c
 80071dc:	af00      	add	r7, sp, #0
 80071de:	60f8      	str	r0, [r7, #12]
 80071e0:	60b9      	str	r1, [r7, #8]
 80071e2:	4613      	mov	r3, r2
 80071e4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80071ea:	68bb      	ldr	r3, [r7, #8]
 80071ec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80071ee:	88fb      	ldrh	r3, [r7, #6]
 80071f0:	089b      	lsrs	r3, r3, #2
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80071f6:	88fb      	ldrh	r3, [r7, #6]
 80071f8:	f003 0303 	and.w	r3, r3, #3
 80071fc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80071fe:	2300      	movs	r3, #0
 8007200:	623b      	str	r3, [r7, #32]
 8007202:	e014      	b.n	800722e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007204:	69bb      	ldr	r3, [r7, #24]
 8007206:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800720a:	681a      	ldr	r2, [r3, #0]
 800720c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800720e:	601a      	str	r2, [r3, #0]
    pDest++;
 8007210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007212:	3301      	adds	r3, #1
 8007214:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007218:	3301      	adds	r3, #1
 800721a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800721c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800721e:	3301      	adds	r3, #1
 8007220:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007224:	3301      	adds	r3, #1
 8007226:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8007228:	6a3b      	ldr	r3, [r7, #32]
 800722a:	3301      	adds	r3, #1
 800722c:	623b      	str	r3, [r7, #32]
 800722e:	6a3a      	ldr	r2, [r7, #32]
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	429a      	cmp	r2, r3
 8007234:	d3e6      	bcc.n	8007204 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007236:	8bfb      	ldrh	r3, [r7, #30]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d01e      	beq.n	800727a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800723c:	2300      	movs	r3, #0
 800723e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007240:	69bb      	ldr	r3, [r7, #24]
 8007242:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007246:	461a      	mov	r2, r3
 8007248:	f107 0310 	add.w	r3, r7, #16
 800724c:	6812      	ldr	r2, [r2, #0]
 800724e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007250:	693a      	ldr	r2, [r7, #16]
 8007252:	6a3b      	ldr	r3, [r7, #32]
 8007254:	b2db      	uxtb	r3, r3
 8007256:	00db      	lsls	r3, r3, #3
 8007258:	fa22 f303 	lsr.w	r3, r2, r3
 800725c:	b2da      	uxtb	r2, r3
 800725e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007260:	701a      	strb	r2, [r3, #0]
      i++;
 8007262:	6a3b      	ldr	r3, [r7, #32]
 8007264:	3301      	adds	r3, #1
 8007266:	623b      	str	r3, [r7, #32]
      pDest++;
 8007268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800726a:	3301      	adds	r3, #1
 800726c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800726e:	8bfb      	ldrh	r3, [r7, #30]
 8007270:	3b01      	subs	r3, #1
 8007272:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007274:	8bfb      	ldrh	r3, [r7, #30]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d1ea      	bne.n	8007250 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800727a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800727c:	4618      	mov	r0, r3
 800727e:	372c      	adds	r7, #44	; 0x2c
 8007280:	46bd      	mov	sp, r7
 8007282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007286:	4770      	bx	lr

08007288 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007288:	b480      	push	{r7}
 800728a:	b085      	sub	sp, #20
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
 8007290:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	781b      	ldrb	r3, [r3, #0]
 800729a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	785b      	ldrb	r3, [r3, #1]
 80072a0:	2b01      	cmp	r3, #1
 80072a2:	d12c      	bne.n	80072fe <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	015a      	lsls	r2, r3, #5
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	4413      	add	r3, r2
 80072ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	db12      	blt.n	80072dc <USB_EPSetStall+0x54>
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d00f      	beq.n	80072dc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	015a      	lsls	r2, r3, #5
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	4413      	add	r3, r2
 80072c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	68ba      	ldr	r2, [r7, #8]
 80072cc:	0151      	lsls	r1, r2, #5
 80072ce:	68fa      	ldr	r2, [r7, #12]
 80072d0:	440a      	add	r2, r1
 80072d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80072d6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80072da:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	015a      	lsls	r2, r3, #5
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	4413      	add	r3, r2
 80072e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	68ba      	ldr	r2, [r7, #8]
 80072ec:	0151      	lsls	r1, r2, #5
 80072ee:	68fa      	ldr	r2, [r7, #12]
 80072f0:	440a      	add	r2, r1
 80072f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80072f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80072fa:	6013      	str	r3, [r2, #0]
 80072fc:	e02b      	b.n	8007356 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	015a      	lsls	r2, r3, #5
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	4413      	add	r3, r2
 8007306:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	2b00      	cmp	r3, #0
 800730e:	db12      	blt.n	8007336 <USB_EPSetStall+0xae>
 8007310:	68bb      	ldr	r3, [r7, #8]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d00f      	beq.n	8007336 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007316:	68bb      	ldr	r3, [r7, #8]
 8007318:	015a      	lsls	r2, r3, #5
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	4413      	add	r3, r2
 800731e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	68ba      	ldr	r2, [r7, #8]
 8007326:	0151      	lsls	r1, r2, #5
 8007328:	68fa      	ldr	r2, [r7, #12]
 800732a:	440a      	add	r2, r1
 800732c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007330:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007334:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	015a      	lsls	r2, r3, #5
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	4413      	add	r3, r2
 800733e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	68ba      	ldr	r2, [r7, #8]
 8007346:	0151      	lsls	r1, r2, #5
 8007348:	68fa      	ldr	r2, [r7, #12]
 800734a:	440a      	add	r2, r1
 800734c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007350:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007354:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007356:	2300      	movs	r3, #0
}
 8007358:	4618      	mov	r0, r3
 800735a:	3714      	adds	r7, #20
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr

08007364 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007364:	b480      	push	{r7}
 8007366:	b085      	sub	sp, #20
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
 800736c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	781b      	ldrb	r3, [r3, #0]
 8007376:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	785b      	ldrb	r3, [r3, #1]
 800737c:	2b01      	cmp	r3, #1
 800737e:	d128      	bne.n	80073d2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	015a      	lsls	r2, r3, #5
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	4413      	add	r3, r2
 8007388:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	68ba      	ldr	r2, [r7, #8]
 8007390:	0151      	lsls	r1, r2, #5
 8007392:	68fa      	ldr	r2, [r7, #12]
 8007394:	440a      	add	r2, r1
 8007396:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800739a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800739e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	791b      	ldrb	r3, [r3, #4]
 80073a4:	2b03      	cmp	r3, #3
 80073a6:	d003      	beq.n	80073b0 <USB_EPClearStall+0x4c>
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	791b      	ldrb	r3, [r3, #4]
 80073ac:	2b02      	cmp	r3, #2
 80073ae:	d138      	bne.n	8007422 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80073b0:	68bb      	ldr	r3, [r7, #8]
 80073b2:	015a      	lsls	r2, r3, #5
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	4413      	add	r3, r2
 80073b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	68ba      	ldr	r2, [r7, #8]
 80073c0:	0151      	lsls	r1, r2, #5
 80073c2:	68fa      	ldr	r2, [r7, #12]
 80073c4:	440a      	add	r2, r1
 80073c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80073ce:	6013      	str	r3, [r2, #0]
 80073d0:	e027      	b.n	8007422 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	015a      	lsls	r2, r3, #5
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	4413      	add	r3, r2
 80073da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	68ba      	ldr	r2, [r7, #8]
 80073e2:	0151      	lsls	r1, r2, #5
 80073e4:	68fa      	ldr	r2, [r7, #12]
 80073e6:	440a      	add	r2, r1
 80073e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80073ec:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80073f0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	791b      	ldrb	r3, [r3, #4]
 80073f6:	2b03      	cmp	r3, #3
 80073f8:	d003      	beq.n	8007402 <USB_EPClearStall+0x9e>
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	791b      	ldrb	r3, [r3, #4]
 80073fe:	2b02      	cmp	r3, #2
 8007400:	d10f      	bne.n	8007422 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	015a      	lsls	r2, r3, #5
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	4413      	add	r3, r2
 800740a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	68ba      	ldr	r2, [r7, #8]
 8007412:	0151      	lsls	r1, r2, #5
 8007414:	68fa      	ldr	r2, [r7, #12]
 8007416:	440a      	add	r2, r1
 8007418:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800741c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007420:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007422:	2300      	movs	r3, #0
}
 8007424:	4618      	mov	r0, r3
 8007426:	3714      	adds	r7, #20
 8007428:	46bd      	mov	sp, r7
 800742a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742e:	4770      	bx	lr

08007430 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007430:	b480      	push	{r7}
 8007432:	b085      	sub	sp, #20
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
 8007438:	460b      	mov	r3, r1
 800743a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	68fa      	ldr	r2, [r7, #12]
 800744a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800744e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007452:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800745a:	681a      	ldr	r2, [r3, #0]
 800745c:	78fb      	ldrb	r3, [r7, #3]
 800745e:	011b      	lsls	r3, r3, #4
 8007460:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007464:	68f9      	ldr	r1, [r7, #12]
 8007466:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800746a:	4313      	orrs	r3, r2
 800746c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800746e:	2300      	movs	r3, #0
}
 8007470:	4618      	mov	r0, r3
 8007472:	3714      	adds	r7, #20
 8007474:	46bd      	mov	sp, r7
 8007476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747a:	4770      	bx	lr

0800747c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800747c:	b480      	push	{r7}
 800747e:	b085      	sub	sp, #20
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	68fa      	ldr	r2, [r7, #12]
 8007492:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007496:	f023 0303 	bic.w	r3, r3, #3
 800749a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	68fa      	ldr	r2, [r7, #12]
 80074a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80074aa:	f023 0302 	bic.w	r3, r3, #2
 80074ae:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80074b0:	2300      	movs	r3, #0
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3714      	adds	r7, #20
 80074b6:	46bd      	mov	sp, r7
 80074b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074bc:	4770      	bx	lr

080074be <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80074be:	b480      	push	{r7}
 80074c0:	b085      	sub	sp, #20
 80074c2:	af00      	add	r7, sp, #0
 80074c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	68fa      	ldr	r2, [r7, #12]
 80074d4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80074d8:	f023 0303 	bic.w	r3, r3, #3
 80074dc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	68fa      	ldr	r2, [r7, #12]
 80074e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80074ec:	f043 0302 	orr.w	r3, r3, #2
 80074f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80074f2:	2300      	movs	r3, #0
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	3714      	adds	r7, #20
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr

08007500 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007500:	b480      	push	{r7}
 8007502:	b085      	sub	sp, #20
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	695b      	ldr	r3, [r3, #20]
 800750c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	699b      	ldr	r3, [r3, #24]
 8007512:	68fa      	ldr	r2, [r7, #12]
 8007514:	4013      	ands	r3, r2
 8007516:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007518:	68fb      	ldr	r3, [r7, #12]
}
 800751a:	4618      	mov	r0, r3
 800751c:	3714      	adds	r7, #20
 800751e:	46bd      	mov	sp, r7
 8007520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007524:	4770      	bx	lr

08007526 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007526:	b480      	push	{r7}
 8007528:	b085      	sub	sp, #20
 800752a:	af00      	add	r7, sp, #0
 800752c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007538:	699b      	ldr	r3, [r3, #24]
 800753a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007542:	69db      	ldr	r3, [r3, #28]
 8007544:	68ba      	ldr	r2, [r7, #8]
 8007546:	4013      	ands	r3, r2
 8007548:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	0c1b      	lsrs	r3, r3, #16
}
 800754e:	4618      	mov	r0, r3
 8007550:	3714      	adds	r7, #20
 8007552:	46bd      	mov	sp, r7
 8007554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007558:	4770      	bx	lr

0800755a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800755a:	b480      	push	{r7}
 800755c:	b085      	sub	sp, #20
 800755e:	af00      	add	r7, sp, #0
 8007560:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800756c:	699b      	ldr	r3, [r3, #24]
 800756e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007576:	69db      	ldr	r3, [r3, #28]
 8007578:	68ba      	ldr	r2, [r7, #8]
 800757a:	4013      	ands	r3, r2
 800757c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	b29b      	uxth	r3, r3
}
 8007582:	4618      	mov	r0, r3
 8007584:	3714      	adds	r7, #20
 8007586:	46bd      	mov	sp, r7
 8007588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758c:	4770      	bx	lr

0800758e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800758e:	b480      	push	{r7}
 8007590:	b085      	sub	sp, #20
 8007592:	af00      	add	r7, sp, #0
 8007594:	6078      	str	r0, [r7, #4]
 8007596:	460b      	mov	r3, r1
 8007598:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800759e:	78fb      	ldrb	r3, [r7, #3]
 80075a0:	015a      	lsls	r2, r3, #5
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	4413      	add	r3, r2
 80075a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075aa:	689b      	ldr	r3, [r3, #8]
 80075ac:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075b4:	695b      	ldr	r3, [r3, #20]
 80075b6:	68ba      	ldr	r2, [r7, #8]
 80075b8:	4013      	ands	r3, r2
 80075ba:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80075bc:	68bb      	ldr	r3, [r7, #8]
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3714      	adds	r7, #20
 80075c2:	46bd      	mov	sp, r7
 80075c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c8:	4770      	bx	lr

080075ca <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80075ca:	b480      	push	{r7}
 80075cc:	b087      	sub	sp, #28
 80075ce:	af00      	add	r7, sp, #0
 80075d0:	6078      	str	r0, [r7, #4]
 80075d2:	460b      	mov	r3, r1
 80075d4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075e0:	691b      	ldr	r3, [r3, #16]
 80075e2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80075e4:	697b      	ldr	r3, [r7, #20]
 80075e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075ec:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80075ee:	78fb      	ldrb	r3, [r7, #3]
 80075f0:	f003 030f 	and.w	r3, r3, #15
 80075f4:	68fa      	ldr	r2, [r7, #12]
 80075f6:	fa22 f303 	lsr.w	r3, r2, r3
 80075fa:	01db      	lsls	r3, r3, #7
 80075fc:	b2db      	uxtb	r3, r3
 80075fe:	693a      	ldr	r2, [r7, #16]
 8007600:	4313      	orrs	r3, r2
 8007602:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007604:	78fb      	ldrb	r3, [r7, #3]
 8007606:	015a      	lsls	r2, r3, #5
 8007608:	697b      	ldr	r3, [r7, #20]
 800760a:	4413      	add	r3, r2
 800760c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007610:	689b      	ldr	r3, [r3, #8]
 8007612:	693a      	ldr	r2, [r7, #16]
 8007614:	4013      	ands	r3, r2
 8007616:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007618:	68bb      	ldr	r3, [r7, #8]
}
 800761a:	4618      	mov	r0, r3
 800761c:	371c      	adds	r7, #28
 800761e:	46bd      	mov	sp, r7
 8007620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007624:	4770      	bx	lr

08007626 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007626:	b480      	push	{r7}
 8007628:	b083      	sub	sp, #12
 800762a:	af00      	add	r7, sp, #0
 800762c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	695b      	ldr	r3, [r3, #20]
 8007632:	f003 0301 	and.w	r3, r3, #1
}
 8007636:	4618      	mov	r0, r3
 8007638:	370c      	adds	r7, #12
 800763a:	46bd      	mov	sp, r7
 800763c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007640:	4770      	bx	lr

08007642 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007642:	b480      	push	{r7}
 8007644:	b085      	sub	sp, #20
 8007646:	af00      	add	r7, sp, #0
 8007648:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	68fa      	ldr	r2, [r7, #12]
 8007658:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800765c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007660:	f023 0307 	bic.w	r3, r3, #7
 8007664:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800766c:	685b      	ldr	r3, [r3, #4]
 800766e:	68fa      	ldr	r2, [r7, #12]
 8007670:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007674:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007678:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800767a:	2300      	movs	r3, #0
}
 800767c:	4618      	mov	r0, r3
 800767e:	3714      	adds	r7, #20
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr

08007688 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8007688:	b480      	push	{r7}
 800768a:	b087      	sub	sp, #28
 800768c:	af00      	add	r7, sp, #0
 800768e:	60f8      	str	r0, [r7, #12]
 8007690:	460b      	mov	r3, r1
 8007692:	607a      	str	r2, [r7, #4]
 8007694:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	333c      	adds	r3, #60	; 0x3c
 800769e:	3304      	adds	r3, #4
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	4a26      	ldr	r2, [pc, #152]	; (8007740 <USB_EP0_OutStart+0xb8>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d90a      	bls.n	80076c2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80076ac:	697b      	ldr	r3, [r7, #20]
 80076ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80076b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80076bc:	d101      	bne.n	80076c2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80076be:	2300      	movs	r3, #0
 80076c0:	e037      	b.n	8007732 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076c8:	461a      	mov	r2, r3
 80076ca:	2300      	movs	r3, #0
 80076cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076d4:	691b      	ldr	r3, [r3, #16]
 80076d6:	697a      	ldr	r2, [r7, #20]
 80076d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076dc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80076e0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076e8:	691b      	ldr	r3, [r3, #16]
 80076ea:	697a      	ldr	r2, [r7, #20]
 80076ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076f0:	f043 0318 	orr.w	r3, r3, #24
 80076f4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076fc:	691b      	ldr	r3, [r3, #16]
 80076fe:	697a      	ldr	r2, [r7, #20]
 8007700:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007704:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007708:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800770a:	7afb      	ldrb	r3, [r7, #11]
 800770c:	2b01      	cmp	r3, #1
 800770e:	d10f      	bne.n	8007730 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007716:	461a      	mov	r2, r3
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800771c:	697b      	ldr	r3, [r7, #20]
 800771e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	697a      	ldr	r2, [r7, #20]
 8007726:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800772a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800772e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007730:	2300      	movs	r3, #0
}
 8007732:	4618      	mov	r0, r3
 8007734:	371c      	adds	r7, #28
 8007736:	46bd      	mov	sp, r7
 8007738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773c:	4770      	bx	lr
 800773e:	bf00      	nop
 8007740:	4f54300a 	.word	0x4f54300a

08007744 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007744:	b480      	push	{r7}
 8007746:	b085      	sub	sp, #20
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800774c:	2300      	movs	r3, #0
 800774e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	3301      	adds	r3, #1
 8007754:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	4a13      	ldr	r2, [pc, #76]	; (80077a8 <USB_CoreReset+0x64>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d901      	bls.n	8007762 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800775e:	2303      	movs	r3, #3
 8007760:	e01b      	b.n	800779a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	691b      	ldr	r3, [r3, #16]
 8007766:	2b00      	cmp	r3, #0
 8007768:	daf2      	bge.n	8007750 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800776a:	2300      	movs	r3, #0
 800776c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	691b      	ldr	r3, [r3, #16]
 8007772:	f043 0201 	orr.w	r2, r3, #1
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	3301      	adds	r3, #1
 800777e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	4a09      	ldr	r2, [pc, #36]	; (80077a8 <USB_CoreReset+0x64>)
 8007784:	4293      	cmp	r3, r2
 8007786:	d901      	bls.n	800778c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007788:	2303      	movs	r3, #3
 800778a:	e006      	b.n	800779a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	691b      	ldr	r3, [r3, #16]
 8007790:	f003 0301 	and.w	r3, r3, #1
 8007794:	2b01      	cmp	r3, #1
 8007796:	d0f0      	beq.n	800777a <USB_CoreReset+0x36>

  return HAL_OK;
 8007798:	2300      	movs	r3, #0
}
 800779a:	4618      	mov	r0, r3
 800779c:	3714      	adds	r7, #20
 800779e:	46bd      	mov	sp, r7
 80077a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a4:	4770      	bx	lr
 80077a6:	bf00      	nop
 80077a8:	00030d40 	.word	0x00030d40

080077ac <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b084      	sub	sp, #16
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
 80077b4:	460b      	mov	r3, r1
 80077b6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80077b8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80077bc:	f002 fc8a 	bl	800a0d4 <USBD_static_malloc>
 80077c0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d109      	bne.n	80077dc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	32b0      	adds	r2, #176	; 0xb0
 80077d2:	2100      	movs	r1, #0
 80077d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80077d8:	2302      	movs	r3, #2
 80077da:	e0d4      	b.n	8007986 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80077dc:	f44f 7207 	mov.w	r2, #540	; 0x21c
 80077e0:	2100      	movs	r1, #0
 80077e2:	68f8      	ldr	r0, [r7, #12]
 80077e4:	f002 fce4 	bl	800a1b0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	32b0      	adds	r2, #176	; 0xb0
 80077f2:	68f9      	ldr	r1, [r7, #12]
 80077f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	32b0      	adds	r2, #176	; 0xb0
 8007802:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	7c1b      	ldrb	r3, [r3, #16]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d138      	bne.n	8007886 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007814:	4b5e      	ldr	r3, [pc, #376]	; (8007990 <USBD_CDC_Init+0x1e4>)
 8007816:	7819      	ldrb	r1, [r3, #0]
 8007818:	f44f 7300 	mov.w	r3, #512	; 0x200
 800781c:	2202      	movs	r2, #2
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f002 fb35 	bl	8009e8e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007824:	4b5a      	ldr	r3, [pc, #360]	; (8007990 <USBD_CDC_Init+0x1e4>)
 8007826:	781b      	ldrb	r3, [r3, #0]
 8007828:	f003 020f 	and.w	r2, r3, #15
 800782c:	6879      	ldr	r1, [r7, #4]
 800782e:	4613      	mov	r3, r2
 8007830:	009b      	lsls	r3, r3, #2
 8007832:	4413      	add	r3, r2
 8007834:	009b      	lsls	r3, r3, #2
 8007836:	440b      	add	r3, r1
 8007838:	3324      	adds	r3, #36	; 0x24
 800783a:	2201      	movs	r2, #1
 800783c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800783e:	4b55      	ldr	r3, [pc, #340]	; (8007994 <USBD_CDC_Init+0x1e8>)
 8007840:	7819      	ldrb	r1, [r3, #0]
 8007842:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007846:	2202      	movs	r2, #2
 8007848:	6878      	ldr	r0, [r7, #4]
 800784a:	f002 fb20 	bl	8009e8e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800784e:	4b51      	ldr	r3, [pc, #324]	; (8007994 <USBD_CDC_Init+0x1e8>)
 8007850:	781b      	ldrb	r3, [r3, #0]
 8007852:	f003 020f 	and.w	r2, r3, #15
 8007856:	6879      	ldr	r1, [r7, #4]
 8007858:	4613      	mov	r3, r2
 800785a:	009b      	lsls	r3, r3, #2
 800785c:	4413      	add	r3, r2
 800785e:	009b      	lsls	r3, r3, #2
 8007860:	440b      	add	r3, r1
 8007862:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007866:	2201      	movs	r2, #1
 8007868:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800786a:	4b4b      	ldr	r3, [pc, #300]	; (8007998 <USBD_CDC_Init+0x1ec>)
 800786c:	781b      	ldrb	r3, [r3, #0]
 800786e:	f003 020f 	and.w	r2, r3, #15
 8007872:	6879      	ldr	r1, [r7, #4]
 8007874:	4613      	mov	r3, r2
 8007876:	009b      	lsls	r3, r3, #2
 8007878:	4413      	add	r3, r2
 800787a:	009b      	lsls	r3, r3, #2
 800787c:	440b      	add	r3, r1
 800787e:	3326      	adds	r3, #38	; 0x26
 8007880:	2210      	movs	r2, #16
 8007882:	801a      	strh	r2, [r3, #0]
 8007884:	e035      	b.n	80078f2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007886:	4b42      	ldr	r3, [pc, #264]	; (8007990 <USBD_CDC_Init+0x1e4>)
 8007888:	7819      	ldrb	r1, [r3, #0]
 800788a:	2340      	movs	r3, #64	; 0x40
 800788c:	2202      	movs	r2, #2
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f002 fafd 	bl	8009e8e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007894:	4b3e      	ldr	r3, [pc, #248]	; (8007990 <USBD_CDC_Init+0x1e4>)
 8007896:	781b      	ldrb	r3, [r3, #0]
 8007898:	f003 020f 	and.w	r2, r3, #15
 800789c:	6879      	ldr	r1, [r7, #4]
 800789e:	4613      	mov	r3, r2
 80078a0:	009b      	lsls	r3, r3, #2
 80078a2:	4413      	add	r3, r2
 80078a4:	009b      	lsls	r3, r3, #2
 80078a6:	440b      	add	r3, r1
 80078a8:	3324      	adds	r3, #36	; 0x24
 80078aa:	2201      	movs	r2, #1
 80078ac:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80078ae:	4b39      	ldr	r3, [pc, #228]	; (8007994 <USBD_CDC_Init+0x1e8>)
 80078b0:	7819      	ldrb	r1, [r3, #0]
 80078b2:	2340      	movs	r3, #64	; 0x40
 80078b4:	2202      	movs	r2, #2
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	f002 fae9 	bl	8009e8e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80078bc:	4b35      	ldr	r3, [pc, #212]	; (8007994 <USBD_CDC_Init+0x1e8>)
 80078be:	781b      	ldrb	r3, [r3, #0]
 80078c0:	f003 020f 	and.w	r2, r3, #15
 80078c4:	6879      	ldr	r1, [r7, #4]
 80078c6:	4613      	mov	r3, r2
 80078c8:	009b      	lsls	r3, r3, #2
 80078ca:	4413      	add	r3, r2
 80078cc:	009b      	lsls	r3, r3, #2
 80078ce:	440b      	add	r3, r1
 80078d0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80078d4:	2201      	movs	r2, #1
 80078d6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80078d8:	4b2f      	ldr	r3, [pc, #188]	; (8007998 <USBD_CDC_Init+0x1ec>)
 80078da:	781b      	ldrb	r3, [r3, #0]
 80078dc:	f003 020f 	and.w	r2, r3, #15
 80078e0:	6879      	ldr	r1, [r7, #4]
 80078e2:	4613      	mov	r3, r2
 80078e4:	009b      	lsls	r3, r3, #2
 80078e6:	4413      	add	r3, r2
 80078e8:	009b      	lsls	r3, r3, #2
 80078ea:	440b      	add	r3, r1
 80078ec:	3326      	adds	r3, #38	; 0x26
 80078ee:	2210      	movs	r2, #16
 80078f0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80078f2:	4b29      	ldr	r3, [pc, #164]	; (8007998 <USBD_CDC_Init+0x1ec>)
 80078f4:	7819      	ldrb	r1, [r3, #0]
 80078f6:	2308      	movs	r3, #8
 80078f8:	2203      	movs	r2, #3
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f002 fac7 	bl	8009e8e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007900:	4b25      	ldr	r3, [pc, #148]	; (8007998 <USBD_CDC_Init+0x1ec>)
 8007902:	781b      	ldrb	r3, [r3, #0]
 8007904:	f003 020f 	and.w	r2, r3, #15
 8007908:	6879      	ldr	r1, [r7, #4]
 800790a:	4613      	mov	r3, r2
 800790c:	009b      	lsls	r3, r3, #2
 800790e:	4413      	add	r3, r2
 8007910:	009b      	lsls	r3, r3, #2
 8007912:	440b      	add	r3, r1
 8007914:	3324      	adds	r3, #36	; 0x24
 8007916:	2201      	movs	r2, #1
 8007918:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2200      	movs	r2, #0
 800791e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007928:	687a      	ldr	r2, [r7, #4]
 800792a:	33b0      	adds	r3, #176	; 0xb0
 800792c:	009b      	lsls	r3, r3, #2
 800792e:	4413      	add	r3, r2
 8007930:	685b      	ldr	r3, [r3, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2200      	movs	r2, #0
 800793a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	2200      	movs	r2, #0
 8007942:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800794c:	2b00      	cmp	r3, #0
 800794e:	d101      	bne.n	8007954 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007950:	2302      	movs	r3, #2
 8007952:	e018      	b.n	8007986 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	7c1b      	ldrb	r3, [r3, #16]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d10a      	bne.n	8007972 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800795c:	4b0d      	ldr	r3, [pc, #52]	; (8007994 <USBD_CDC_Init+0x1e8>)
 800795e:	7819      	ldrb	r1, [r3, #0]
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007966:	f44f 7300 	mov.w	r3, #512	; 0x200
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f002 fb7e 	bl	800a06c <USBD_LL_PrepareReceive>
 8007970:	e008      	b.n	8007984 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007972:	4b08      	ldr	r3, [pc, #32]	; (8007994 <USBD_CDC_Init+0x1e8>)
 8007974:	7819      	ldrb	r1, [r3, #0]
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800797c:	2340      	movs	r3, #64	; 0x40
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f002 fb74 	bl	800a06c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007984:	2300      	movs	r3, #0
}
 8007986:	4618      	mov	r0, r3
 8007988:	3710      	adds	r7, #16
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}
 800798e:	bf00      	nop
 8007990:	200000cf 	.word	0x200000cf
 8007994:	200000d0 	.word	0x200000d0
 8007998:	200000d1 	.word	0x200000d1

0800799c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b082      	sub	sp, #8
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
 80079a4:	460b      	mov	r3, r1
 80079a6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80079a8:	4b3a      	ldr	r3, [pc, #232]	; (8007a94 <USBD_CDC_DeInit+0xf8>)
 80079aa:	781b      	ldrb	r3, [r3, #0]
 80079ac:	4619      	mov	r1, r3
 80079ae:	6878      	ldr	r0, [r7, #4]
 80079b0:	f002 fa93 	bl	8009eda <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80079b4:	4b37      	ldr	r3, [pc, #220]	; (8007a94 <USBD_CDC_DeInit+0xf8>)
 80079b6:	781b      	ldrb	r3, [r3, #0]
 80079b8:	f003 020f 	and.w	r2, r3, #15
 80079bc:	6879      	ldr	r1, [r7, #4]
 80079be:	4613      	mov	r3, r2
 80079c0:	009b      	lsls	r3, r3, #2
 80079c2:	4413      	add	r3, r2
 80079c4:	009b      	lsls	r3, r3, #2
 80079c6:	440b      	add	r3, r1
 80079c8:	3324      	adds	r3, #36	; 0x24
 80079ca:	2200      	movs	r2, #0
 80079cc:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80079ce:	4b32      	ldr	r3, [pc, #200]	; (8007a98 <USBD_CDC_DeInit+0xfc>)
 80079d0:	781b      	ldrb	r3, [r3, #0]
 80079d2:	4619      	mov	r1, r3
 80079d4:	6878      	ldr	r0, [r7, #4]
 80079d6:	f002 fa80 	bl	8009eda <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80079da:	4b2f      	ldr	r3, [pc, #188]	; (8007a98 <USBD_CDC_DeInit+0xfc>)
 80079dc:	781b      	ldrb	r3, [r3, #0]
 80079de:	f003 020f 	and.w	r2, r3, #15
 80079e2:	6879      	ldr	r1, [r7, #4]
 80079e4:	4613      	mov	r3, r2
 80079e6:	009b      	lsls	r3, r3, #2
 80079e8:	4413      	add	r3, r2
 80079ea:	009b      	lsls	r3, r3, #2
 80079ec:	440b      	add	r3, r1
 80079ee:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80079f2:	2200      	movs	r2, #0
 80079f4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80079f6:	4b29      	ldr	r3, [pc, #164]	; (8007a9c <USBD_CDC_DeInit+0x100>)
 80079f8:	781b      	ldrb	r3, [r3, #0]
 80079fa:	4619      	mov	r1, r3
 80079fc:	6878      	ldr	r0, [r7, #4]
 80079fe:	f002 fa6c 	bl	8009eda <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8007a02:	4b26      	ldr	r3, [pc, #152]	; (8007a9c <USBD_CDC_DeInit+0x100>)
 8007a04:	781b      	ldrb	r3, [r3, #0]
 8007a06:	f003 020f 	and.w	r2, r3, #15
 8007a0a:	6879      	ldr	r1, [r7, #4]
 8007a0c:	4613      	mov	r3, r2
 8007a0e:	009b      	lsls	r3, r3, #2
 8007a10:	4413      	add	r3, r2
 8007a12:	009b      	lsls	r3, r3, #2
 8007a14:	440b      	add	r3, r1
 8007a16:	3324      	adds	r3, #36	; 0x24
 8007a18:	2200      	movs	r2, #0
 8007a1a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007a1c:	4b1f      	ldr	r3, [pc, #124]	; (8007a9c <USBD_CDC_DeInit+0x100>)
 8007a1e:	781b      	ldrb	r3, [r3, #0]
 8007a20:	f003 020f 	and.w	r2, r3, #15
 8007a24:	6879      	ldr	r1, [r7, #4]
 8007a26:	4613      	mov	r3, r2
 8007a28:	009b      	lsls	r3, r3, #2
 8007a2a:	4413      	add	r3, r2
 8007a2c:	009b      	lsls	r3, r3, #2
 8007a2e:	440b      	add	r3, r1
 8007a30:	3326      	adds	r3, #38	; 0x26
 8007a32:	2200      	movs	r2, #0
 8007a34:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	32b0      	adds	r2, #176	; 0xb0
 8007a40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d01f      	beq.n	8007a88 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007a4e:	687a      	ldr	r2, [r7, #4]
 8007a50:	33b0      	adds	r3, #176	; 0xb0
 8007a52:	009b      	lsls	r3, r3, #2
 8007a54:	4413      	add	r3, r2
 8007a56:	685b      	ldr	r3, [r3, #4]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	32b0      	adds	r2, #176	; 0xb0
 8007a66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	f002 fb40 	bl	800a0f0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	32b0      	adds	r2, #176	; 0xb0
 8007a7a:	2100      	movs	r1, #0
 8007a7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2200      	movs	r2, #0
 8007a84:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007a88:	2300      	movs	r3, #0
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	3708      	adds	r7, #8
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bd80      	pop	{r7, pc}
 8007a92:	bf00      	nop
 8007a94:	200000cf 	.word	0x200000cf
 8007a98:	200000d0 	.word	0x200000d0
 8007a9c:	200000d1 	.word	0x200000d1

08007aa0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b086      	sub	sp, #24
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
 8007aa8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	32b0      	adds	r2, #176	; 0xb0
 8007ab4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ab8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007aba:	2300      	movs	r3, #0
 8007abc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007abe:	2300      	movs	r3, #0
 8007ac0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d101      	bne.n	8007ad0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007acc:	2303      	movs	r3, #3
 8007ace:	e0bf      	b.n	8007c50 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	781b      	ldrb	r3, [r3, #0]
 8007ad4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d050      	beq.n	8007b7e <USBD_CDC_Setup+0xde>
 8007adc:	2b20      	cmp	r3, #32
 8007ade:	f040 80af 	bne.w	8007c40 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	88db      	ldrh	r3, [r3, #6]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d03a      	beq.n	8007b60 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	781b      	ldrb	r3, [r3, #0]
 8007aee:	b25b      	sxtb	r3, r3
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	da1b      	bge.n	8007b2c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007afa:	687a      	ldr	r2, [r7, #4]
 8007afc:	33b0      	adds	r3, #176	; 0xb0
 8007afe:	009b      	lsls	r3, r3, #2
 8007b00:	4413      	add	r3, r2
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	689b      	ldr	r3, [r3, #8]
 8007b06:	683a      	ldr	r2, [r7, #0]
 8007b08:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007b0a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007b0c:	683a      	ldr	r2, [r7, #0]
 8007b0e:	88d2      	ldrh	r2, [r2, #6]
 8007b10:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	88db      	ldrh	r3, [r3, #6]
 8007b16:	2b07      	cmp	r3, #7
 8007b18:	bf28      	it	cs
 8007b1a:	2307      	movcs	r3, #7
 8007b1c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007b1e:	693b      	ldr	r3, [r7, #16]
 8007b20:	89fa      	ldrh	r2, [r7, #14]
 8007b22:	4619      	mov	r1, r3
 8007b24:	6878      	ldr	r0, [r7, #4]
 8007b26:	f001 fd89 	bl	800963c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007b2a:	e090      	b.n	8007c4e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	785a      	ldrb	r2, [r3, #1]
 8007b30:	693b      	ldr	r3, [r7, #16]
 8007b32:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	88db      	ldrh	r3, [r3, #6]
 8007b3a:	2b3f      	cmp	r3, #63	; 0x3f
 8007b3c:	d803      	bhi.n	8007b46 <USBD_CDC_Setup+0xa6>
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	88db      	ldrh	r3, [r3, #6]
 8007b42:	b2da      	uxtb	r2, r3
 8007b44:	e000      	b.n	8007b48 <USBD_CDC_Setup+0xa8>
 8007b46:	2240      	movs	r2, #64	; 0x40
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007b4e:	6939      	ldr	r1, [r7, #16]
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8007b56:	461a      	mov	r2, r3
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f001 fd9b 	bl	8009694 <USBD_CtlPrepareRx>
      break;
 8007b5e:	e076      	b.n	8007c4e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007b66:	687a      	ldr	r2, [r7, #4]
 8007b68:	33b0      	adds	r3, #176	; 0xb0
 8007b6a:	009b      	lsls	r3, r3, #2
 8007b6c:	4413      	add	r3, r2
 8007b6e:	685b      	ldr	r3, [r3, #4]
 8007b70:	689b      	ldr	r3, [r3, #8]
 8007b72:	683a      	ldr	r2, [r7, #0]
 8007b74:	7850      	ldrb	r0, [r2, #1]
 8007b76:	2200      	movs	r2, #0
 8007b78:	6839      	ldr	r1, [r7, #0]
 8007b7a:	4798      	blx	r3
      break;
 8007b7c:	e067      	b.n	8007c4e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	785b      	ldrb	r3, [r3, #1]
 8007b82:	2b0b      	cmp	r3, #11
 8007b84:	d851      	bhi.n	8007c2a <USBD_CDC_Setup+0x18a>
 8007b86:	a201      	add	r2, pc, #4	; (adr r2, 8007b8c <USBD_CDC_Setup+0xec>)
 8007b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b8c:	08007bbd 	.word	0x08007bbd
 8007b90:	08007c39 	.word	0x08007c39
 8007b94:	08007c2b 	.word	0x08007c2b
 8007b98:	08007c2b 	.word	0x08007c2b
 8007b9c:	08007c2b 	.word	0x08007c2b
 8007ba0:	08007c2b 	.word	0x08007c2b
 8007ba4:	08007c2b 	.word	0x08007c2b
 8007ba8:	08007c2b 	.word	0x08007c2b
 8007bac:	08007c2b 	.word	0x08007c2b
 8007bb0:	08007c2b 	.word	0x08007c2b
 8007bb4:	08007be7 	.word	0x08007be7
 8007bb8:	08007c11 	.word	0x08007c11
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bc2:	b2db      	uxtb	r3, r3
 8007bc4:	2b03      	cmp	r3, #3
 8007bc6:	d107      	bne.n	8007bd8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007bc8:	f107 030a 	add.w	r3, r7, #10
 8007bcc:	2202      	movs	r2, #2
 8007bce:	4619      	mov	r1, r3
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f001 fd33 	bl	800963c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007bd6:	e032      	b.n	8007c3e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007bd8:	6839      	ldr	r1, [r7, #0]
 8007bda:	6878      	ldr	r0, [r7, #4]
 8007bdc:	f001 fcbd 	bl	800955a <USBD_CtlError>
            ret = USBD_FAIL;
 8007be0:	2303      	movs	r3, #3
 8007be2:	75fb      	strb	r3, [r7, #23]
          break;
 8007be4:	e02b      	b.n	8007c3e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bec:	b2db      	uxtb	r3, r3
 8007bee:	2b03      	cmp	r3, #3
 8007bf0:	d107      	bne.n	8007c02 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007bf2:	f107 030d 	add.w	r3, r7, #13
 8007bf6:	2201      	movs	r2, #1
 8007bf8:	4619      	mov	r1, r3
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f001 fd1e 	bl	800963c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007c00:	e01d      	b.n	8007c3e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007c02:	6839      	ldr	r1, [r7, #0]
 8007c04:	6878      	ldr	r0, [r7, #4]
 8007c06:	f001 fca8 	bl	800955a <USBD_CtlError>
            ret = USBD_FAIL;
 8007c0a:	2303      	movs	r3, #3
 8007c0c:	75fb      	strb	r3, [r7, #23]
          break;
 8007c0e:	e016      	b.n	8007c3e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c16:	b2db      	uxtb	r3, r3
 8007c18:	2b03      	cmp	r3, #3
 8007c1a:	d00f      	beq.n	8007c3c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007c1c:	6839      	ldr	r1, [r7, #0]
 8007c1e:	6878      	ldr	r0, [r7, #4]
 8007c20:	f001 fc9b 	bl	800955a <USBD_CtlError>
            ret = USBD_FAIL;
 8007c24:	2303      	movs	r3, #3
 8007c26:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007c28:	e008      	b.n	8007c3c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007c2a:	6839      	ldr	r1, [r7, #0]
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f001 fc94 	bl	800955a <USBD_CtlError>
          ret = USBD_FAIL;
 8007c32:	2303      	movs	r3, #3
 8007c34:	75fb      	strb	r3, [r7, #23]
          break;
 8007c36:	e002      	b.n	8007c3e <USBD_CDC_Setup+0x19e>
          break;
 8007c38:	bf00      	nop
 8007c3a:	e008      	b.n	8007c4e <USBD_CDC_Setup+0x1ae>
          break;
 8007c3c:	bf00      	nop
      }
      break;
 8007c3e:	e006      	b.n	8007c4e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007c40:	6839      	ldr	r1, [r7, #0]
 8007c42:	6878      	ldr	r0, [r7, #4]
 8007c44:	f001 fc89 	bl	800955a <USBD_CtlError>
      ret = USBD_FAIL;
 8007c48:	2303      	movs	r3, #3
 8007c4a:	75fb      	strb	r3, [r7, #23]
      break;
 8007c4c:	bf00      	nop
  }

  return (uint8_t)ret;
 8007c4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c50:	4618      	mov	r0, r3
 8007c52:	3718      	adds	r7, #24
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bd80      	pop	{r7, pc}

08007c58 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
 8007c60:	460b      	mov	r3, r1
 8007c62:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007c6a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	32b0      	adds	r2, #176	; 0xb0
 8007c76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d101      	bne.n	8007c82 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007c7e:	2303      	movs	r3, #3
 8007c80:	e065      	b.n	8007d4e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	32b0      	adds	r2, #176	; 0xb0
 8007c8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c90:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007c92:	78fb      	ldrb	r3, [r7, #3]
 8007c94:	f003 020f 	and.w	r2, r3, #15
 8007c98:	6879      	ldr	r1, [r7, #4]
 8007c9a:	4613      	mov	r3, r2
 8007c9c:	009b      	lsls	r3, r3, #2
 8007c9e:	4413      	add	r3, r2
 8007ca0:	009b      	lsls	r3, r3, #2
 8007ca2:	440b      	add	r3, r1
 8007ca4:	3318      	adds	r3, #24
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d02f      	beq.n	8007d0c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007cac:	78fb      	ldrb	r3, [r7, #3]
 8007cae:	f003 020f 	and.w	r2, r3, #15
 8007cb2:	6879      	ldr	r1, [r7, #4]
 8007cb4:	4613      	mov	r3, r2
 8007cb6:	009b      	lsls	r3, r3, #2
 8007cb8:	4413      	add	r3, r2
 8007cba:	009b      	lsls	r3, r3, #2
 8007cbc:	440b      	add	r3, r1
 8007cbe:	3318      	adds	r3, #24
 8007cc0:	681a      	ldr	r2, [r3, #0]
 8007cc2:	78fb      	ldrb	r3, [r7, #3]
 8007cc4:	f003 010f 	and.w	r1, r3, #15
 8007cc8:	68f8      	ldr	r0, [r7, #12]
 8007cca:	460b      	mov	r3, r1
 8007ccc:	00db      	lsls	r3, r3, #3
 8007cce:	440b      	add	r3, r1
 8007cd0:	009b      	lsls	r3, r3, #2
 8007cd2:	4403      	add	r3, r0
 8007cd4:	3348      	adds	r3, #72	; 0x48
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	fbb2 f1f3 	udiv	r1, r2, r3
 8007cdc:	fb01 f303 	mul.w	r3, r1, r3
 8007ce0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d112      	bne.n	8007d0c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007ce6:	78fb      	ldrb	r3, [r7, #3]
 8007ce8:	f003 020f 	and.w	r2, r3, #15
 8007cec:	6879      	ldr	r1, [r7, #4]
 8007cee:	4613      	mov	r3, r2
 8007cf0:	009b      	lsls	r3, r3, #2
 8007cf2:	4413      	add	r3, r2
 8007cf4:	009b      	lsls	r3, r3, #2
 8007cf6:	440b      	add	r3, r1
 8007cf8:	3318      	adds	r3, #24
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007cfe:	78f9      	ldrb	r1, [r7, #3]
 8007d00:	2300      	movs	r3, #0
 8007d02:	2200      	movs	r2, #0
 8007d04:	6878      	ldr	r0, [r7, #4]
 8007d06:	f002 f990 	bl	800a02a <USBD_LL_Transmit>
 8007d0a:	e01f      	b.n	8007d4c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	2200      	movs	r2, #0
 8007d10:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007d1a:	687a      	ldr	r2, [r7, #4]
 8007d1c:	33b0      	adds	r3, #176	; 0xb0
 8007d1e:	009b      	lsls	r3, r3, #2
 8007d20:	4413      	add	r3, r2
 8007d22:	685b      	ldr	r3, [r3, #4]
 8007d24:	691b      	ldr	r3, [r3, #16]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d010      	beq.n	8007d4c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007d30:	687a      	ldr	r2, [r7, #4]
 8007d32:	33b0      	adds	r3, #176	; 0xb0
 8007d34:	009b      	lsls	r3, r3, #2
 8007d36:	4413      	add	r3, r2
 8007d38:	685b      	ldr	r3, [r3, #4]
 8007d3a:	691b      	ldr	r3, [r3, #16]
 8007d3c:	68ba      	ldr	r2, [r7, #8]
 8007d3e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8007d42:	68ba      	ldr	r2, [r7, #8]
 8007d44:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8007d48:	78fa      	ldrb	r2, [r7, #3]
 8007d4a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007d4c:	2300      	movs	r3, #0
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3710      	adds	r7, #16
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}

08007d56 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007d56:	b580      	push	{r7, lr}
 8007d58:	b084      	sub	sp, #16
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	6078      	str	r0, [r7, #4]
 8007d5e:	460b      	mov	r3, r1
 8007d60:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	32b0      	adds	r2, #176	; 0xb0
 8007d6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d70:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	32b0      	adds	r2, #176	; 0xb0
 8007d7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d101      	bne.n	8007d88 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007d84:	2303      	movs	r3, #3
 8007d86:	e01a      	b.n	8007dbe <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007d88:	78fb      	ldrb	r3, [r7, #3]
 8007d8a:	4619      	mov	r1, r3
 8007d8c:	6878      	ldr	r0, [r7, #4]
 8007d8e:	f002 f98e 	bl	800a0ae <USBD_LL_GetRxDataSize>
 8007d92:	4602      	mov	r2, r0
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007da0:	687a      	ldr	r2, [r7, #4]
 8007da2:	33b0      	adds	r3, #176	; 0xb0
 8007da4:	009b      	lsls	r3, r3, #2
 8007da6:	4413      	add	r3, r2
 8007da8:	685b      	ldr	r3, [r3, #4]
 8007daa:	68db      	ldr	r3, [r3, #12]
 8007dac:	68fa      	ldr	r2, [r7, #12]
 8007dae:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007db2:	68fa      	ldr	r2, [r7, #12]
 8007db4:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007db8:	4611      	mov	r1, r2
 8007dba:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007dbc:	2300      	movs	r3, #0
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	3710      	adds	r7, #16
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}

08007dc6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007dc6:	b580      	push	{r7, lr}
 8007dc8:	b084      	sub	sp, #16
 8007dca:	af00      	add	r7, sp, #0
 8007dcc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	32b0      	adds	r2, #176	; 0xb0
 8007dd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ddc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d101      	bne.n	8007de8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007de4:	2303      	movs	r3, #3
 8007de6:	e025      	b.n	8007e34 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007dee:	687a      	ldr	r2, [r7, #4]
 8007df0:	33b0      	adds	r3, #176	; 0xb0
 8007df2:	009b      	lsls	r3, r3, #2
 8007df4:	4413      	add	r3, r2
 8007df6:	685b      	ldr	r3, [r3, #4]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d01a      	beq.n	8007e32 <USBD_CDC_EP0_RxReady+0x6c>
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007e02:	2bff      	cmp	r3, #255	; 0xff
 8007e04:	d015      	beq.n	8007e32 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007e0c:	687a      	ldr	r2, [r7, #4]
 8007e0e:	33b0      	adds	r3, #176	; 0xb0
 8007e10:	009b      	lsls	r3, r3, #2
 8007e12:	4413      	add	r3, r2
 8007e14:	685b      	ldr	r3, [r3, #4]
 8007e16:	689b      	ldr	r3, [r3, #8]
 8007e18:	68fa      	ldr	r2, [r7, #12]
 8007e1a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8007e1e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007e20:	68fa      	ldr	r2, [r7, #12]
 8007e22:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007e26:	b292      	uxth	r2, r2
 8007e28:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	22ff      	movs	r2, #255	; 0xff
 8007e2e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8007e32:	2300      	movs	r3, #0
}
 8007e34:	4618      	mov	r0, r3
 8007e36:	3710      	adds	r7, #16
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bd80      	pop	{r7, pc}

08007e3c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b086      	sub	sp, #24
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e44:	2182      	movs	r1, #130	; 0x82
 8007e46:	4818      	ldr	r0, [pc, #96]	; (8007ea8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007e48:	f000 fd4f 	bl	80088ea <USBD_GetEpDesc>
 8007e4c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007e4e:	2101      	movs	r1, #1
 8007e50:	4815      	ldr	r0, [pc, #84]	; (8007ea8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007e52:	f000 fd4a 	bl	80088ea <USBD_GetEpDesc>
 8007e56:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007e58:	2181      	movs	r1, #129	; 0x81
 8007e5a:	4813      	ldr	r0, [pc, #76]	; (8007ea8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007e5c:	f000 fd45 	bl	80088ea <USBD_GetEpDesc>
 8007e60:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007e62:	697b      	ldr	r3, [r7, #20]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d002      	beq.n	8007e6e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007e68:	697b      	ldr	r3, [r7, #20]
 8007e6a:	2210      	movs	r2, #16
 8007e6c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007e6e:	693b      	ldr	r3, [r7, #16]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d006      	beq.n	8007e82 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007e74:	693b      	ldr	r3, [r7, #16]
 8007e76:	2200      	movs	r2, #0
 8007e78:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007e7c:	711a      	strb	r2, [r3, #4]
 8007e7e:	2200      	movs	r2, #0
 8007e80:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d006      	beq.n	8007e96 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007e90:	711a      	strb	r2, [r3, #4]
 8007e92:	2200      	movs	r2, #0
 8007e94:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2243      	movs	r2, #67	; 0x43
 8007e9a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007e9c:	4b02      	ldr	r3, [pc, #8]	; (8007ea8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3718      	adds	r7, #24
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}
 8007ea6:	bf00      	nop
 8007ea8:	2000008c 	.word	0x2000008c

08007eac <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b086      	sub	sp, #24
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007eb4:	2182      	movs	r1, #130	; 0x82
 8007eb6:	4818      	ldr	r0, [pc, #96]	; (8007f18 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007eb8:	f000 fd17 	bl	80088ea <USBD_GetEpDesc>
 8007ebc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007ebe:	2101      	movs	r1, #1
 8007ec0:	4815      	ldr	r0, [pc, #84]	; (8007f18 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007ec2:	f000 fd12 	bl	80088ea <USBD_GetEpDesc>
 8007ec6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007ec8:	2181      	movs	r1, #129	; 0x81
 8007eca:	4813      	ldr	r0, [pc, #76]	; (8007f18 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007ecc:	f000 fd0d 	bl	80088ea <USBD_GetEpDesc>
 8007ed0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d002      	beq.n	8007ede <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	2210      	movs	r2, #16
 8007edc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d006      	beq.n	8007ef2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	711a      	strb	r2, [r3, #4]
 8007eea:	2200      	movs	r2, #0
 8007eec:	f042 0202 	orr.w	r2, r2, #2
 8007ef0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d006      	beq.n	8007f06 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2200      	movs	r2, #0
 8007efc:	711a      	strb	r2, [r3, #4]
 8007efe:	2200      	movs	r2, #0
 8007f00:	f042 0202 	orr.w	r2, r2, #2
 8007f04:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2243      	movs	r2, #67	; 0x43
 8007f0a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007f0c:	4b02      	ldr	r3, [pc, #8]	; (8007f18 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3718      	adds	r7, #24
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}
 8007f16:	bf00      	nop
 8007f18:	2000008c 	.word	0x2000008c

08007f1c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b086      	sub	sp, #24
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007f24:	2182      	movs	r1, #130	; 0x82
 8007f26:	4818      	ldr	r0, [pc, #96]	; (8007f88 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007f28:	f000 fcdf 	bl	80088ea <USBD_GetEpDesc>
 8007f2c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007f2e:	2101      	movs	r1, #1
 8007f30:	4815      	ldr	r0, [pc, #84]	; (8007f88 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007f32:	f000 fcda 	bl	80088ea <USBD_GetEpDesc>
 8007f36:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007f38:	2181      	movs	r1, #129	; 0x81
 8007f3a:	4813      	ldr	r0, [pc, #76]	; (8007f88 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007f3c:	f000 fcd5 	bl	80088ea <USBD_GetEpDesc>
 8007f40:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007f42:	697b      	ldr	r3, [r7, #20]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d002      	beq.n	8007f4e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	2210      	movs	r2, #16
 8007f4c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d006      	beq.n	8007f62 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007f54:	693b      	ldr	r3, [r7, #16]
 8007f56:	2200      	movs	r2, #0
 8007f58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f5c:	711a      	strb	r2, [r3, #4]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d006      	beq.n	8007f76 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f70:	711a      	strb	r2, [r3, #4]
 8007f72:	2200      	movs	r2, #0
 8007f74:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2243      	movs	r2, #67	; 0x43
 8007f7a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007f7c:	4b02      	ldr	r3, [pc, #8]	; (8007f88 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007f7e:	4618      	mov	r0, r3
 8007f80:	3718      	adds	r7, #24
 8007f82:	46bd      	mov	sp, r7
 8007f84:	bd80      	pop	{r7, pc}
 8007f86:	bf00      	nop
 8007f88:	2000008c 	.word	0x2000008c

08007f8c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b083      	sub	sp, #12
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	220a      	movs	r2, #10
 8007f98:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007f9a:	4b03      	ldr	r3, [pc, #12]	; (8007fa8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	370c      	adds	r7, #12
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa6:	4770      	bx	lr
 8007fa8:	20000048 	.word	0x20000048

08007fac <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007fac:	b480      	push	{r7}
 8007fae:	b083      	sub	sp, #12
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
 8007fb4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d101      	bne.n	8007fc0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007fbc:	2303      	movs	r3, #3
 8007fbe:	e009      	b.n	8007fd4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007fc6:	687a      	ldr	r2, [r7, #4]
 8007fc8:	33b0      	adds	r3, #176	; 0xb0
 8007fca:	009b      	lsls	r3, r3, #2
 8007fcc:	4413      	add	r3, r2
 8007fce:	683a      	ldr	r2, [r7, #0]
 8007fd0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007fd2:	2300      	movs	r3, #0
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	370c      	adds	r7, #12
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fde:	4770      	bx	lr

08007fe0 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b087      	sub	sp, #28
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	60f8      	str	r0, [r7, #12]
 8007fe8:	60b9      	str	r1, [r7, #8]
 8007fea:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	32b0      	adds	r2, #176	; 0xb0
 8007ff6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ffa:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8007ffc:	697b      	ldr	r3, [r7, #20]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d101      	bne.n	8008006 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008002:	2303      	movs	r3, #3
 8008004:	e008      	b.n	8008018 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	68ba      	ldr	r2, [r7, #8]
 800800a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	687a      	ldr	r2, [r7, #4]
 8008012:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8008016:	2300      	movs	r3, #0
}
 8008018:	4618      	mov	r0, r3
 800801a:	371c      	adds	r7, #28
 800801c:	46bd      	mov	sp, r7
 800801e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008022:	4770      	bx	lr

08008024 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008024:	b480      	push	{r7}
 8008026:	b085      	sub	sp, #20
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
 800802c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	32b0      	adds	r2, #176	; 0xb0
 8008038:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800803c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d101      	bne.n	8008048 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008044:	2303      	movs	r3, #3
 8008046:	e004      	b.n	8008052 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	683a      	ldr	r2, [r7, #0]
 800804c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8008050:	2300      	movs	r3, #0
}
 8008052:	4618      	mov	r0, r3
 8008054:	3714      	adds	r7, #20
 8008056:	46bd      	mov	sp, r7
 8008058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805c:	4770      	bx	lr
	...

08008060 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b084      	sub	sp, #16
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	32b0      	adds	r2, #176	; 0xb0
 8008072:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008076:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8008078:	2301      	movs	r3, #1
 800807a:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	32b0      	adds	r2, #176	; 0xb0
 8008086:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d101      	bne.n	8008092 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800808e:	2303      	movs	r3, #3
 8008090:	e025      	b.n	80080de <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008098:	2b00      	cmp	r3, #0
 800809a:	d11f      	bne.n	80080dc <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	2201      	movs	r2, #1
 80080a0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80080a4:	4b10      	ldr	r3, [pc, #64]	; (80080e8 <USBD_CDC_TransmitPacket+0x88>)
 80080a6:	781b      	ldrb	r3, [r3, #0]
 80080a8:	f003 020f 	and.w	r2, r3, #15
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	4613      	mov	r3, r2
 80080b6:	009b      	lsls	r3, r3, #2
 80080b8:	4413      	add	r3, r2
 80080ba:	009b      	lsls	r3, r3, #2
 80080bc:	4403      	add	r3, r0
 80080be:	3318      	adds	r3, #24
 80080c0:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80080c2:	4b09      	ldr	r3, [pc, #36]	; (80080e8 <USBD_CDC_TransmitPacket+0x88>)
 80080c4:	7819      	ldrb	r1, [r3, #0]
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f001 ffa9 	bl	800a02a <USBD_LL_Transmit>

    ret = USBD_OK;
 80080d8:	2300      	movs	r3, #0
 80080da:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80080dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80080de:	4618      	mov	r0, r3
 80080e0:	3710      	adds	r7, #16
 80080e2:	46bd      	mov	sp, r7
 80080e4:	bd80      	pop	{r7, pc}
 80080e6:	bf00      	nop
 80080e8:	200000cf 	.word	0x200000cf

080080ec <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b084      	sub	sp, #16
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	32b0      	adds	r2, #176	; 0xb0
 80080fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008102:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	32b0      	adds	r2, #176	; 0xb0
 800810e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d101      	bne.n	800811a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008116:	2303      	movs	r3, #3
 8008118:	e018      	b.n	800814c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	7c1b      	ldrb	r3, [r3, #16]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d10a      	bne.n	8008138 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008122:	4b0c      	ldr	r3, [pc, #48]	; (8008154 <USBD_CDC_ReceivePacket+0x68>)
 8008124:	7819      	ldrb	r1, [r3, #0]
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800812c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	f001 ff9b 	bl	800a06c <USBD_LL_PrepareReceive>
 8008136:	e008      	b.n	800814a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008138:	4b06      	ldr	r3, [pc, #24]	; (8008154 <USBD_CDC_ReceivePacket+0x68>)
 800813a:	7819      	ldrb	r1, [r3, #0]
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008142:	2340      	movs	r3, #64	; 0x40
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	f001 ff91 	bl	800a06c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800814a:	2300      	movs	r3, #0
}
 800814c:	4618      	mov	r0, r3
 800814e:	3710      	adds	r7, #16
 8008150:	46bd      	mov	sp, r7
 8008152:	bd80      	pop	{r7, pc}
 8008154:	200000d0 	.word	0x200000d0

08008158 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b086      	sub	sp, #24
 800815c:	af00      	add	r7, sp, #0
 800815e:	60f8      	str	r0, [r7, #12]
 8008160:	60b9      	str	r1, [r7, #8]
 8008162:	4613      	mov	r3, r2
 8008164:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d101      	bne.n	8008170 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800816c:	2303      	movs	r3, #3
 800816e:	e01f      	b.n	80081b0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	2200      	movs	r2, #0
 8008174:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	2200      	movs	r2, #0
 800817c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	2200      	movs	r2, #0
 8008184:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d003      	beq.n	8008196 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	68ba      	ldr	r2, [r7, #8]
 8008192:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	2201      	movs	r2, #1
 800819a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	79fa      	ldrb	r2, [r7, #7]
 80081a2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80081a4:	68f8      	ldr	r0, [r7, #12]
 80081a6:	f001 fe0b 	bl	8009dc0 <USBD_LL_Init>
 80081aa:	4603      	mov	r3, r0
 80081ac:	75fb      	strb	r3, [r7, #23]

  return ret;
 80081ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	3718      	adds	r7, #24
 80081b4:	46bd      	mov	sp, r7
 80081b6:	bd80      	pop	{r7, pc}

080081b8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b084      	sub	sp, #16
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
 80081c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80081c2:	2300      	movs	r3, #0
 80081c4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d101      	bne.n	80081d0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80081cc:	2303      	movs	r3, #3
 80081ce:	e025      	b.n	800821c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	683a      	ldr	r2, [r7, #0]
 80081d4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	32ae      	adds	r2, #174	; 0xae
 80081e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d00f      	beq.n	800820c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	32ae      	adds	r2, #174	; 0xae
 80081f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081fc:	f107 020e 	add.w	r2, r7, #14
 8008200:	4610      	mov	r0, r2
 8008202:	4798      	blx	r3
 8008204:	4602      	mov	r2, r0
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8008212:	1c5a      	adds	r2, r3, #1
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800821a:	2300      	movs	r3, #0
}
 800821c:	4618      	mov	r0, r3
 800821e:	3710      	adds	r7, #16
 8008220:	46bd      	mov	sp, r7
 8008222:	bd80      	pop	{r7, pc}

08008224 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008224:	b580      	push	{r7, lr}
 8008226:	b082      	sub	sp, #8
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800822c:	6878      	ldr	r0, [r7, #4]
 800822e:	f001 fe13 	bl	8009e58 <USBD_LL_Start>
 8008232:	4603      	mov	r3, r0
}
 8008234:	4618      	mov	r0, r3
 8008236:	3708      	adds	r7, #8
 8008238:	46bd      	mov	sp, r7
 800823a:	bd80      	pop	{r7, pc}

0800823c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800823c:	b480      	push	{r7}
 800823e:	b083      	sub	sp, #12
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008244:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008246:	4618      	mov	r0, r3
 8008248:	370c      	adds	r7, #12
 800824a:	46bd      	mov	sp, r7
 800824c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008250:	4770      	bx	lr

08008252 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008252:	b580      	push	{r7, lr}
 8008254:	b084      	sub	sp, #16
 8008256:	af00      	add	r7, sp, #0
 8008258:	6078      	str	r0, [r7, #4]
 800825a:	460b      	mov	r3, r1
 800825c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800825e:	2300      	movs	r3, #0
 8008260:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008268:	2b00      	cmp	r3, #0
 800826a:	d009      	beq.n	8008280 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	78fa      	ldrb	r2, [r7, #3]
 8008276:	4611      	mov	r1, r2
 8008278:	6878      	ldr	r0, [r7, #4]
 800827a:	4798      	blx	r3
 800827c:	4603      	mov	r3, r0
 800827e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008280:	7bfb      	ldrb	r3, [r7, #15]
}
 8008282:	4618      	mov	r0, r3
 8008284:	3710      	adds	r7, #16
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}

0800828a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800828a:	b580      	push	{r7, lr}
 800828c:	b084      	sub	sp, #16
 800828e:	af00      	add	r7, sp, #0
 8008290:	6078      	str	r0, [r7, #4]
 8008292:	460b      	mov	r3, r1
 8008294:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008296:	2300      	movs	r3, #0
 8008298:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082a0:	685b      	ldr	r3, [r3, #4]
 80082a2:	78fa      	ldrb	r2, [r7, #3]
 80082a4:	4611      	mov	r1, r2
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	4798      	blx	r3
 80082aa:	4603      	mov	r3, r0
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d001      	beq.n	80082b4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80082b0:	2303      	movs	r3, #3
 80082b2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80082b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	3710      	adds	r7, #16
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd80      	pop	{r7, pc}

080082be <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80082be:	b580      	push	{r7, lr}
 80082c0:	b084      	sub	sp, #16
 80082c2:	af00      	add	r7, sp, #0
 80082c4:	6078      	str	r0, [r7, #4]
 80082c6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80082ce:	6839      	ldr	r1, [r7, #0]
 80082d0:	4618      	mov	r0, r3
 80082d2:	f001 f908 	bl	80094e6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2201      	movs	r2, #1
 80082da:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80082e4:	461a      	mov	r2, r3
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80082f2:	f003 031f 	and.w	r3, r3, #31
 80082f6:	2b02      	cmp	r3, #2
 80082f8:	d01a      	beq.n	8008330 <USBD_LL_SetupStage+0x72>
 80082fa:	2b02      	cmp	r3, #2
 80082fc:	d822      	bhi.n	8008344 <USBD_LL_SetupStage+0x86>
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d002      	beq.n	8008308 <USBD_LL_SetupStage+0x4a>
 8008302:	2b01      	cmp	r3, #1
 8008304:	d00a      	beq.n	800831c <USBD_LL_SetupStage+0x5e>
 8008306:	e01d      	b.n	8008344 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800830e:	4619      	mov	r1, r3
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f000 fb5f 	bl	80089d4 <USBD_StdDevReq>
 8008316:	4603      	mov	r3, r0
 8008318:	73fb      	strb	r3, [r7, #15]
      break;
 800831a:	e020      	b.n	800835e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008322:	4619      	mov	r1, r3
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f000 fbc7 	bl	8008ab8 <USBD_StdItfReq>
 800832a:	4603      	mov	r3, r0
 800832c:	73fb      	strb	r3, [r7, #15]
      break;
 800832e:	e016      	b.n	800835e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008336:	4619      	mov	r1, r3
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	f000 fc29 	bl	8008b90 <USBD_StdEPReq>
 800833e:	4603      	mov	r3, r0
 8008340:	73fb      	strb	r3, [r7, #15]
      break;
 8008342:	e00c      	b.n	800835e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800834a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800834e:	b2db      	uxtb	r3, r3
 8008350:	4619      	mov	r1, r3
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f001 fde0 	bl	8009f18 <USBD_LL_StallEP>
 8008358:	4603      	mov	r3, r0
 800835a:	73fb      	strb	r3, [r7, #15]
      break;
 800835c:	bf00      	nop
  }

  return ret;
 800835e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008360:	4618      	mov	r0, r3
 8008362:	3710      	adds	r7, #16
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}

08008368 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b086      	sub	sp, #24
 800836c:	af00      	add	r7, sp, #0
 800836e:	60f8      	str	r0, [r7, #12]
 8008370:	460b      	mov	r3, r1
 8008372:	607a      	str	r2, [r7, #4]
 8008374:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008376:	2300      	movs	r3, #0
 8008378:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800837a:	7afb      	ldrb	r3, [r7, #11]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d16e      	bne.n	800845e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008386:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800838e:	2b03      	cmp	r3, #3
 8008390:	f040 8098 	bne.w	80084c4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008394:	693b      	ldr	r3, [r7, #16]
 8008396:	689a      	ldr	r2, [r3, #8]
 8008398:	693b      	ldr	r3, [r7, #16]
 800839a:	68db      	ldr	r3, [r3, #12]
 800839c:	429a      	cmp	r2, r3
 800839e:	d913      	bls.n	80083c8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80083a0:	693b      	ldr	r3, [r7, #16]
 80083a2:	689a      	ldr	r2, [r3, #8]
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	68db      	ldr	r3, [r3, #12]
 80083a8:	1ad2      	subs	r2, r2, r3
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	68da      	ldr	r2, [r3, #12]
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	689b      	ldr	r3, [r3, #8]
 80083b6:	4293      	cmp	r3, r2
 80083b8:	bf28      	it	cs
 80083ba:	4613      	movcs	r3, r2
 80083bc:	461a      	mov	r2, r3
 80083be:	6879      	ldr	r1, [r7, #4]
 80083c0:	68f8      	ldr	r0, [r7, #12]
 80083c2:	f001 f984 	bl	80096ce <USBD_CtlContinueRx>
 80083c6:	e07d      	b.n	80084c4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80083ce:	f003 031f 	and.w	r3, r3, #31
 80083d2:	2b02      	cmp	r3, #2
 80083d4:	d014      	beq.n	8008400 <USBD_LL_DataOutStage+0x98>
 80083d6:	2b02      	cmp	r3, #2
 80083d8:	d81d      	bhi.n	8008416 <USBD_LL_DataOutStage+0xae>
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d002      	beq.n	80083e4 <USBD_LL_DataOutStage+0x7c>
 80083de:	2b01      	cmp	r3, #1
 80083e0:	d003      	beq.n	80083ea <USBD_LL_DataOutStage+0x82>
 80083e2:	e018      	b.n	8008416 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80083e4:	2300      	movs	r3, #0
 80083e6:	75bb      	strb	r3, [r7, #22]
            break;
 80083e8:	e018      	b.n	800841c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80083f0:	b2db      	uxtb	r3, r3
 80083f2:	4619      	mov	r1, r3
 80083f4:	68f8      	ldr	r0, [r7, #12]
 80083f6:	f000 fa5e 	bl	80088b6 <USBD_CoreFindIF>
 80083fa:	4603      	mov	r3, r0
 80083fc:	75bb      	strb	r3, [r7, #22]
            break;
 80083fe:	e00d      	b.n	800841c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008406:	b2db      	uxtb	r3, r3
 8008408:	4619      	mov	r1, r3
 800840a:	68f8      	ldr	r0, [r7, #12]
 800840c:	f000 fa60 	bl	80088d0 <USBD_CoreFindEP>
 8008410:	4603      	mov	r3, r0
 8008412:	75bb      	strb	r3, [r7, #22]
            break;
 8008414:	e002      	b.n	800841c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008416:	2300      	movs	r3, #0
 8008418:	75bb      	strb	r3, [r7, #22]
            break;
 800841a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800841c:	7dbb      	ldrb	r3, [r7, #22]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d119      	bne.n	8008456 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008428:	b2db      	uxtb	r3, r3
 800842a:	2b03      	cmp	r3, #3
 800842c:	d113      	bne.n	8008456 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800842e:	7dba      	ldrb	r2, [r7, #22]
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	32ae      	adds	r2, #174	; 0xae
 8008434:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008438:	691b      	ldr	r3, [r3, #16]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d00b      	beq.n	8008456 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800843e:	7dba      	ldrb	r2, [r7, #22]
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008446:	7dba      	ldrb	r2, [r7, #22]
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	32ae      	adds	r2, #174	; 0xae
 800844c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008450:	691b      	ldr	r3, [r3, #16]
 8008452:	68f8      	ldr	r0, [r7, #12]
 8008454:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008456:	68f8      	ldr	r0, [r7, #12]
 8008458:	f001 f94a 	bl	80096f0 <USBD_CtlSendStatus>
 800845c:	e032      	b.n	80084c4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800845e:	7afb      	ldrb	r3, [r7, #11]
 8008460:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008464:	b2db      	uxtb	r3, r3
 8008466:	4619      	mov	r1, r3
 8008468:	68f8      	ldr	r0, [r7, #12]
 800846a:	f000 fa31 	bl	80088d0 <USBD_CoreFindEP>
 800846e:	4603      	mov	r3, r0
 8008470:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008472:	7dbb      	ldrb	r3, [r7, #22]
 8008474:	2bff      	cmp	r3, #255	; 0xff
 8008476:	d025      	beq.n	80084c4 <USBD_LL_DataOutStage+0x15c>
 8008478:	7dbb      	ldrb	r3, [r7, #22]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d122      	bne.n	80084c4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008484:	b2db      	uxtb	r3, r3
 8008486:	2b03      	cmp	r3, #3
 8008488:	d117      	bne.n	80084ba <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800848a:	7dba      	ldrb	r2, [r7, #22]
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	32ae      	adds	r2, #174	; 0xae
 8008490:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008494:	699b      	ldr	r3, [r3, #24]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d00f      	beq.n	80084ba <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800849a:	7dba      	ldrb	r2, [r7, #22]
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80084a2:	7dba      	ldrb	r2, [r7, #22]
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	32ae      	adds	r2, #174	; 0xae
 80084a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084ac:	699b      	ldr	r3, [r3, #24]
 80084ae:	7afa      	ldrb	r2, [r7, #11]
 80084b0:	4611      	mov	r1, r2
 80084b2:	68f8      	ldr	r0, [r7, #12]
 80084b4:	4798      	blx	r3
 80084b6:	4603      	mov	r3, r0
 80084b8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80084ba:	7dfb      	ldrb	r3, [r7, #23]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d001      	beq.n	80084c4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80084c0:	7dfb      	ldrb	r3, [r7, #23]
 80084c2:	e000      	b.n	80084c6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80084c4:	2300      	movs	r3, #0
}
 80084c6:	4618      	mov	r0, r3
 80084c8:	3718      	adds	r7, #24
 80084ca:	46bd      	mov	sp, r7
 80084cc:	bd80      	pop	{r7, pc}

080084ce <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80084ce:	b580      	push	{r7, lr}
 80084d0:	b086      	sub	sp, #24
 80084d2:	af00      	add	r7, sp, #0
 80084d4:	60f8      	str	r0, [r7, #12]
 80084d6:	460b      	mov	r3, r1
 80084d8:	607a      	str	r2, [r7, #4]
 80084da:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80084dc:	7afb      	ldrb	r3, [r7, #11]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d16f      	bne.n	80085c2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	3314      	adds	r3, #20
 80084e6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80084ee:	2b02      	cmp	r3, #2
 80084f0:	d15a      	bne.n	80085a8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	689a      	ldr	r2, [r3, #8]
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	68db      	ldr	r3, [r3, #12]
 80084fa:	429a      	cmp	r2, r3
 80084fc:	d914      	bls.n	8008528 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80084fe:	693b      	ldr	r3, [r7, #16]
 8008500:	689a      	ldr	r2, [r3, #8]
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	68db      	ldr	r3, [r3, #12]
 8008506:	1ad2      	subs	r2, r2, r3
 8008508:	693b      	ldr	r3, [r7, #16]
 800850a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800850c:	693b      	ldr	r3, [r7, #16]
 800850e:	689b      	ldr	r3, [r3, #8]
 8008510:	461a      	mov	r2, r3
 8008512:	6879      	ldr	r1, [r7, #4]
 8008514:	68f8      	ldr	r0, [r7, #12]
 8008516:	f001 f8ac 	bl	8009672 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800851a:	2300      	movs	r3, #0
 800851c:	2200      	movs	r2, #0
 800851e:	2100      	movs	r1, #0
 8008520:	68f8      	ldr	r0, [r7, #12]
 8008522:	f001 fda3 	bl	800a06c <USBD_LL_PrepareReceive>
 8008526:	e03f      	b.n	80085a8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008528:	693b      	ldr	r3, [r7, #16]
 800852a:	68da      	ldr	r2, [r3, #12]
 800852c:	693b      	ldr	r3, [r7, #16]
 800852e:	689b      	ldr	r3, [r3, #8]
 8008530:	429a      	cmp	r2, r3
 8008532:	d11c      	bne.n	800856e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008534:	693b      	ldr	r3, [r7, #16]
 8008536:	685a      	ldr	r2, [r3, #4]
 8008538:	693b      	ldr	r3, [r7, #16]
 800853a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800853c:	429a      	cmp	r2, r3
 800853e:	d316      	bcc.n	800856e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008540:	693b      	ldr	r3, [r7, #16]
 8008542:	685a      	ldr	r2, [r3, #4]
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800854a:	429a      	cmp	r2, r3
 800854c:	d20f      	bcs.n	800856e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800854e:	2200      	movs	r2, #0
 8008550:	2100      	movs	r1, #0
 8008552:	68f8      	ldr	r0, [r7, #12]
 8008554:	f001 f88d 	bl	8009672 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	2200      	movs	r2, #0
 800855c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008560:	2300      	movs	r3, #0
 8008562:	2200      	movs	r2, #0
 8008564:	2100      	movs	r1, #0
 8008566:	68f8      	ldr	r0, [r7, #12]
 8008568:	f001 fd80 	bl	800a06c <USBD_LL_PrepareReceive>
 800856c:	e01c      	b.n	80085a8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008574:	b2db      	uxtb	r3, r3
 8008576:	2b03      	cmp	r3, #3
 8008578:	d10f      	bne.n	800859a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008580:	68db      	ldr	r3, [r3, #12]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d009      	beq.n	800859a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	2200      	movs	r2, #0
 800858a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008594:	68db      	ldr	r3, [r3, #12]
 8008596:	68f8      	ldr	r0, [r7, #12]
 8008598:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800859a:	2180      	movs	r1, #128	; 0x80
 800859c:	68f8      	ldr	r0, [r7, #12]
 800859e:	f001 fcbb 	bl	8009f18 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80085a2:	68f8      	ldr	r0, [r7, #12]
 80085a4:	f001 f8b7 	bl	8009716 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d03a      	beq.n	8008628 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80085b2:	68f8      	ldr	r0, [r7, #12]
 80085b4:	f7ff fe42 	bl	800823c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	2200      	movs	r2, #0
 80085bc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80085c0:	e032      	b.n	8008628 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80085c2:	7afb      	ldrb	r3, [r7, #11]
 80085c4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80085c8:	b2db      	uxtb	r3, r3
 80085ca:	4619      	mov	r1, r3
 80085cc:	68f8      	ldr	r0, [r7, #12]
 80085ce:	f000 f97f 	bl	80088d0 <USBD_CoreFindEP>
 80085d2:	4603      	mov	r3, r0
 80085d4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80085d6:	7dfb      	ldrb	r3, [r7, #23]
 80085d8:	2bff      	cmp	r3, #255	; 0xff
 80085da:	d025      	beq.n	8008628 <USBD_LL_DataInStage+0x15a>
 80085dc:	7dfb      	ldrb	r3, [r7, #23]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d122      	bne.n	8008628 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80085e8:	b2db      	uxtb	r3, r3
 80085ea:	2b03      	cmp	r3, #3
 80085ec:	d11c      	bne.n	8008628 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80085ee:	7dfa      	ldrb	r2, [r7, #23]
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	32ae      	adds	r2, #174	; 0xae
 80085f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085f8:	695b      	ldr	r3, [r3, #20]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d014      	beq.n	8008628 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80085fe:	7dfa      	ldrb	r2, [r7, #23]
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008606:	7dfa      	ldrb	r2, [r7, #23]
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	32ae      	adds	r2, #174	; 0xae
 800860c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008610:	695b      	ldr	r3, [r3, #20]
 8008612:	7afa      	ldrb	r2, [r7, #11]
 8008614:	4611      	mov	r1, r2
 8008616:	68f8      	ldr	r0, [r7, #12]
 8008618:	4798      	blx	r3
 800861a:	4603      	mov	r3, r0
 800861c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800861e:	7dbb      	ldrb	r3, [r7, #22]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d001      	beq.n	8008628 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008624:	7dbb      	ldrb	r3, [r7, #22]
 8008626:	e000      	b.n	800862a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008628:	2300      	movs	r3, #0
}
 800862a:	4618      	mov	r0, r3
 800862c:	3718      	adds	r7, #24
 800862e:	46bd      	mov	sp, r7
 8008630:	bd80      	pop	{r7, pc}

08008632 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008632:	b580      	push	{r7, lr}
 8008634:	b084      	sub	sp, #16
 8008636:	af00      	add	r7, sp, #0
 8008638:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800863a:	2300      	movs	r3, #0
 800863c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2201      	movs	r2, #1
 8008642:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2200      	movs	r2, #0
 800864a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2200      	movs	r2, #0
 8008652:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2200      	movs	r2, #0
 8008658:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2200      	movs	r2, #0
 8008660:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800866a:	2b00      	cmp	r3, #0
 800866c:	d014      	beq.n	8008698 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d00e      	beq.n	8008698 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008680:	685b      	ldr	r3, [r3, #4]
 8008682:	687a      	ldr	r2, [r7, #4]
 8008684:	6852      	ldr	r2, [r2, #4]
 8008686:	b2d2      	uxtb	r2, r2
 8008688:	4611      	mov	r1, r2
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	4798      	blx	r3
 800868e:	4603      	mov	r3, r0
 8008690:	2b00      	cmp	r3, #0
 8008692:	d001      	beq.n	8008698 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008694:	2303      	movs	r3, #3
 8008696:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008698:	2340      	movs	r3, #64	; 0x40
 800869a:	2200      	movs	r2, #0
 800869c:	2100      	movs	r1, #0
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f001 fbf5 	bl	8009e8e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2201      	movs	r2, #1
 80086a8:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2240      	movs	r2, #64	; 0x40
 80086b0:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80086b4:	2340      	movs	r3, #64	; 0x40
 80086b6:	2200      	movs	r2, #0
 80086b8:	2180      	movs	r1, #128	; 0x80
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f001 fbe7 	bl	8009e8e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2201      	movs	r2, #1
 80086c4:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2240      	movs	r2, #64	; 0x40
 80086ca:	621a      	str	r2, [r3, #32]

  return ret;
 80086cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	3710      	adds	r7, #16
 80086d2:	46bd      	mov	sp, r7
 80086d4:	bd80      	pop	{r7, pc}

080086d6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80086d6:	b480      	push	{r7}
 80086d8:	b083      	sub	sp, #12
 80086da:	af00      	add	r7, sp, #0
 80086dc:	6078      	str	r0, [r7, #4]
 80086de:	460b      	mov	r3, r1
 80086e0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	78fa      	ldrb	r2, [r7, #3]
 80086e6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80086e8:	2300      	movs	r3, #0
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	370c      	adds	r7, #12
 80086ee:	46bd      	mov	sp, r7
 80086f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f4:	4770      	bx	lr

080086f6 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80086f6:	b480      	push	{r7}
 80086f8:	b083      	sub	sp, #12
 80086fa:	af00      	add	r7, sp, #0
 80086fc:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008704:	b2da      	uxtb	r2, r3
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2204      	movs	r2, #4
 8008710:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008714:	2300      	movs	r3, #0
}
 8008716:	4618      	mov	r0, r3
 8008718:	370c      	adds	r7, #12
 800871a:	46bd      	mov	sp, r7
 800871c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008720:	4770      	bx	lr

08008722 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008722:	b480      	push	{r7}
 8008724:	b083      	sub	sp, #12
 8008726:	af00      	add	r7, sp, #0
 8008728:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008730:	b2db      	uxtb	r3, r3
 8008732:	2b04      	cmp	r3, #4
 8008734:	d106      	bne.n	8008744 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800873c:	b2da      	uxtb	r2, r3
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008744:	2300      	movs	r3, #0
}
 8008746:	4618      	mov	r0, r3
 8008748:	370c      	adds	r7, #12
 800874a:	46bd      	mov	sp, r7
 800874c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008750:	4770      	bx	lr

08008752 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008752:	b580      	push	{r7, lr}
 8008754:	b082      	sub	sp, #8
 8008756:	af00      	add	r7, sp, #0
 8008758:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008760:	b2db      	uxtb	r3, r3
 8008762:	2b03      	cmp	r3, #3
 8008764:	d110      	bne.n	8008788 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800876c:	2b00      	cmp	r3, #0
 800876e:	d00b      	beq.n	8008788 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008776:	69db      	ldr	r3, [r3, #28]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d005      	beq.n	8008788 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008782:	69db      	ldr	r3, [r3, #28]
 8008784:	6878      	ldr	r0, [r7, #4]
 8008786:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008788:	2300      	movs	r3, #0
}
 800878a:	4618      	mov	r0, r3
 800878c:	3708      	adds	r7, #8
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}

08008792 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008792:	b580      	push	{r7, lr}
 8008794:	b082      	sub	sp, #8
 8008796:	af00      	add	r7, sp, #0
 8008798:	6078      	str	r0, [r7, #4]
 800879a:	460b      	mov	r3, r1
 800879c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	32ae      	adds	r2, #174	; 0xae
 80087a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d101      	bne.n	80087b4 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80087b0:	2303      	movs	r3, #3
 80087b2:	e01c      	b.n	80087ee <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80087ba:	b2db      	uxtb	r3, r3
 80087bc:	2b03      	cmp	r3, #3
 80087be:	d115      	bne.n	80087ec <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	32ae      	adds	r2, #174	; 0xae
 80087ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087ce:	6a1b      	ldr	r3, [r3, #32]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d00b      	beq.n	80087ec <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	32ae      	adds	r2, #174	; 0xae
 80087de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087e2:	6a1b      	ldr	r3, [r3, #32]
 80087e4:	78fa      	ldrb	r2, [r7, #3]
 80087e6:	4611      	mov	r1, r2
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80087ec:	2300      	movs	r3, #0
}
 80087ee:	4618      	mov	r0, r3
 80087f0:	3708      	adds	r7, #8
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}

080087f6 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80087f6:	b580      	push	{r7, lr}
 80087f8:	b082      	sub	sp, #8
 80087fa:	af00      	add	r7, sp, #0
 80087fc:	6078      	str	r0, [r7, #4]
 80087fe:	460b      	mov	r3, r1
 8008800:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	32ae      	adds	r2, #174	; 0xae
 800880c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d101      	bne.n	8008818 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008814:	2303      	movs	r3, #3
 8008816:	e01c      	b.n	8008852 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800881e:	b2db      	uxtb	r3, r3
 8008820:	2b03      	cmp	r3, #3
 8008822:	d115      	bne.n	8008850 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	32ae      	adds	r2, #174	; 0xae
 800882e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008834:	2b00      	cmp	r3, #0
 8008836:	d00b      	beq.n	8008850 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	32ae      	adds	r2, #174	; 0xae
 8008842:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008848:	78fa      	ldrb	r2, [r7, #3]
 800884a:	4611      	mov	r1, r2
 800884c:	6878      	ldr	r0, [r7, #4]
 800884e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008850:	2300      	movs	r3, #0
}
 8008852:	4618      	mov	r0, r3
 8008854:	3708      	adds	r7, #8
 8008856:	46bd      	mov	sp, r7
 8008858:	bd80      	pop	{r7, pc}

0800885a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800885a:	b480      	push	{r7}
 800885c:	b083      	sub	sp, #12
 800885e:	af00      	add	r7, sp, #0
 8008860:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008862:	2300      	movs	r3, #0
}
 8008864:	4618      	mov	r0, r3
 8008866:	370c      	adds	r7, #12
 8008868:	46bd      	mov	sp, r7
 800886a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886e:	4770      	bx	lr

08008870 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b084      	sub	sp, #16
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008878:	2300      	movs	r3, #0
 800887a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2201      	movs	r2, #1
 8008880:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800888a:	2b00      	cmp	r3, #0
 800888c:	d00e      	beq.n	80088ac <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008894:	685b      	ldr	r3, [r3, #4]
 8008896:	687a      	ldr	r2, [r7, #4]
 8008898:	6852      	ldr	r2, [r2, #4]
 800889a:	b2d2      	uxtb	r2, r2
 800889c:	4611      	mov	r1, r2
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	4798      	blx	r3
 80088a2:	4603      	mov	r3, r0
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d001      	beq.n	80088ac <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80088a8:	2303      	movs	r3, #3
 80088aa:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80088ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80088ae:	4618      	mov	r0, r3
 80088b0:	3710      	adds	r7, #16
 80088b2:	46bd      	mov	sp, r7
 80088b4:	bd80      	pop	{r7, pc}

080088b6 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80088b6:	b480      	push	{r7}
 80088b8:	b083      	sub	sp, #12
 80088ba:	af00      	add	r7, sp, #0
 80088bc:	6078      	str	r0, [r7, #4]
 80088be:	460b      	mov	r3, r1
 80088c0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80088c2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80088c4:	4618      	mov	r0, r3
 80088c6:	370c      	adds	r7, #12
 80088c8:	46bd      	mov	sp, r7
 80088ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ce:	4770      	bx	lr

080088d0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80088d0:	b480      	push	{r7}
 80088d2:	b083      	sub	sp, #12
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
 80088d8:	460b      	mov	r3, r1
 80088da:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80088dc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80088de:	4618      	mov	r0, r3
 80088e0:	370c      	adds	r7, #12
 80088e2:	46bd      	mov	sp, r7
 80088e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e8:	4770      	bx	lr

080088ea <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80088ea:	b580      	push	{r7, lr}
 80088ec:	b086      	sub	sp, #24
 80088ee:	af00      	add	r7, sp, #0
 80088f0:	6078      	str	r0, [r7, #4]
 80088f2:	460b      	mov	r3, r1
 80088f4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80088fe:	2300      	movs	r3, #0
 8008900:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	885b      	ldrh	r3, [r3, #2]
 8008906:	b29a      	uxth	r2, r3
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	781b      	ldrb	r3, [r3, #0]
 800890c:	b29b      	uxth	r3, r3
 800890e:	429a      	cmp	r2, r3
 8008910:	d920      	bls.n	8008954 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	781b      	ldrb	r3, [r3, #0]
 8008916:	b29b      	uxth	r3, r3
 8008918:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800891a:	e013      	b.n	8008944 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800891c:	f107 030a 	add.w	r3, r7, #10
 8008920:	4619      	mov	r1, r3
 8008922:	6978      	ldr	r0, [r7, #20]
 8008924:	f000 f81b 	bl	800895e <USBD_GetNextDesc>
 8008928:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800892a:	697b      	ldr	r3, [r7, #20]
 800892c:	785b      	ldrb	r3, [r3, #1]
 800892e:	2b05      	cmp	r3, #5
 8008930:	d108      	bne.n	8008944 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008936:	693b      	ldr	r3, [r7, #16]
 8008938:	789b      	ldrb	r3, [r3, #2]
 800893a:	78fa      	ldrb	r2, [r7, #3]
 800893c:	429a      	cmp	r2, r3
 800893e:	d008      	beq.n	8008952 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008940:	2300      	movs	r3, #0
 8008942:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	885b      	ldrh	r3, [r3, #2]
 8008948:	b29a      	uxth	r2, r3
 800894a:	897b      	ldrh	r3, [r7, #10]
 800894c:	429a      	cmp	r2, r3
 800894e:	d8e5      	bhi.n	800891c <USBD_GetEpDesc+0x32>
 8008950:	e000      	b.n	8008954 <USBD_GetEpDesc+0x6a>
          break;
 8008952:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008954:	693b      	ldr	r3, [r7, #16]
}
 8008956:	4618      	mov	r0, r3
 8008958:	3718      	adds	r7, #24
 800895a:	46bd      	mov	sp, r7
 800895c:	bd80      	pop	{r7, pc}

0800895e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800895e:	b480      	push	{r7}
 8008960:	b085      	sub	sp, #20
 8008962:	af00      	add	r7, sp, #0
 8008964:	6078      	str	r0, [r7, #4]
 8008966:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	881a      	ldrh	r2, [r3, #0]
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	781b      	ldrb	r3, [r3, #0]
 8008974:	b29b      	uxth	r3, r3
 8008976:	4413      	add	r3, r2
 8008978:	b29a      	uxth	r2, r3
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	781b      	ldrb	r3, [r3, #0]
 8008982:	461a      	mov	r2, r3
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	4413      	add	r3, r2
 8008988:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800898a:	68fb      	ldr	r3, [r7, #12]
}
 800898c:	4618      	mov	r0, r3
 800898e:	3714      	adds	r7, #20
 8008990:	46bd      	mov	sp, r7
 8008992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008996:	4770      	bx	lr

08008998 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008998:	b480      	push	{r7}
 800899a:	b087      	sub	sp, #28
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80089a4:	697b      	ldr	r3, [r7, #20]
 80089a6:	781b      	ldrb	r3, [r3, #0]
 80089a8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80089aa:	697b      	ldr	r3, [r7, #20]
 80089ac:	3301      	adds	r3, #1
 80089ae:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	781b      	ldrb	r3, [r3, #0]
 80089b4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80089b6:	8a3b      	ldrh	r3, [r7, #16]
 80089b8:	021b      	lsls	r3, r3, #8
 80089ba:	b21a      	sxth	r2, r3
 80089bc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80089c0:	4313      	orrs	r3, r2
 80089c2:	b21b      	sxth	r3, r3
 80089c4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80089c6:	89fb      	ldrh	r3, [r7, #14]
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	371c      	adds	r7, #28
 80089cc:	46bd      	mov	sp, r7
 80089ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d2:	4770      	bx	lr

080089d4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b084      	sub	sp, #16
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
 80089dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80089de:	2300      	movs	r3, #0
 80089e0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	781b      	ldrb	r3, [r3, #0]
 80089e6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80089ea:	2b40      	cmp	r3, #64	; 0x40
 80089ec:	d005      	beq.n	80089fa <USBD_StdDevReq+0x26>
 80089ee:	2b40      	cmp	r3, #64	; 0x40
 80089f0:	d857      	bhi.n	8008aa2 <USBD_StdDevReq+0xce>
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d00f      	beq.n	8008a16 <USBD_StdDevReq+0x42>
 80089f6:	2b20      	cmp	r3, #32
 80089f8:	d153      	bne.n	8008aa2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	32ae      	adds	r2, #174	; 0xae
 8008a04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a08:	689b      	ldr	r3, [r3, #8]
 8008a0a:	6839      	ldr	r1, [r7, #0]
 8008a0c:	6878      	ldr	r0, [r7, #4]
 8008a0e:	4798      	blx	r3
 8008a10:	4603      	mov	r3, r0
 8008a12:	73fb      	strb	r3, [r7, #15]
      break;
 8008a14:	e04a      	b.n	8008aac <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	785b      	ldrb	r3, [r3, #1]
 8008a1a:	2b09      	cmp	r3, #9
 8008a1c:	d83b      	bhi.n	8008a96 <USBD_StdDevReq+0xc2>
 8008a1e:	a201      	add	r2, pc, #4	; (adr r2, 8008a24 <USBD_StdDevReq+0x50>)
 8008a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a24:	08008a79 	.word	0x08008a79
 8008a28:	08008a8d 	.word	0x08008a8d
 8008a2c:	08008a97 	.word	0x08008a97
 8008a30:	08008a83 	.word	0x08008a83
 8008a34:	08008a97 	.word	0x08008a97
 8008a38:	08008a57 	.word	0x08008a57
 8008a3c:	08008a4d 	.word	0x08008a4d
 8008a40:	08008a97 	.word	0x08008a97
 8008a44:	08008a6f 	.word	0x08008a6f
 8008a48:	08008a61 	.word	0x08008a61
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008a4c:	6839      	ldr	r1, [r7, #0]
 8008a4e:	6878      	ldr	r0, [r7, #4]
 8008a50:	f000 fa3c 	bl	8008ecc <USBD_GetDescriptor>
          break;
 8008a54:	e024      	b.n	8008aa0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008a56:	6839      	ldr	r1, [r7, #0]
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f000 fba1 	bl	80091a0 <USBD_SetAddress>
          break;
 8008a5e:	e01f      	b.n	8008aa0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008a60:	6839      	ldr	r1, [r7, #0]
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f000 fbe0 	bl	8009228 <USBD_SetConfig>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	73fb      	strb	r3, [r7, #15]
          break;
 8008a6c:	e018      	b.n	8008aa0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008a6e:	6839      	ldr	r1, [r7, #0]
 8008a70:	6878      	ldr	r0, [r7, #4]
 8008a72:	f000 fc83 	bl	800937c <USBD_GetConfig>
          break;
 8008a76:	e013      	b.n	8008aa0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008a78:	6839      	ldr	r1, [r7, #0]
 8008a7a:	6878      	ldr	r0, [r7, #4]
 8008a7c:	f000 fcb4 	bl	80093e8 <USBD_GetStatus>
          break;
 8008a80:	e00e      	b.n	8008aa0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008a82:	6839      	ldr	r1, [r7, #0]
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f000 fce3 	bl	8009450 <USBD_SetFeature>
          break;
 8008a8a:	e009      	b.n	8008aa0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008a8c:	6839      	ldr	r1, [r7, #0]
 8008a8e:	6878      	ldr	r0, [r7, #4]
 8008a90:	f000 fd07 	bl	80094a2 <USBD_ClrFeature>
          break;
 8008a94:	e004      	b.n	8008aa0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008a96:	6839      	ldr	r1, [r7, #0]
 8008a98:	6878      	ldr	r0, [r7, #4]
 8008a9a:	f000 fd5e 	bl	800955a <USBD_CtlError>
          break;
 8008a9e:	bf00      	nop
      }
      break;
 8008aa0:	e004      	b.n	8008aac <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008aa2:	6839      	ldr	r1, [r7, #0]
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	f000 fd58 	bl	800955a <USBD_CtlError>
      break;
 8008aaa:	bf00      	nop
  }

  return ret;
 8008aac:	7bfb      	ldrb	r3, [r7, #15]
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	3710      	adds	r7, #16
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	bd80      	pop	{r7, pc}
 8008ab6:	bf00      	nop

08008ab8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b084      	sub	sp, #16
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
 8008ac0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008ac6:	683b      	ldr	r3, [r7, #0]
 8008ac8:	781b      	ldrb	r3, [r3, #0]
 8008aca:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008ace:	2b40      	cmp	r3, #64	; 0x40
 8008ad0:	d005      	beq.n	8008ade <USBD_StdItfReq+0x26>
 8008ad2:	2b40      	cmp	r3, #64	; 0x40
 8008ad4:	d852      	bhi.n	8008b7c <USBD_StdItfReq+0xc4>
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d001      	beq.n	8008ade <USBD_StdItfReq+0x26>
 8008ada:	2b20      	cmp	r3, #32
 8008adc:	d14e      	bne.n	8008b7c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ae4:	b2db      	uxtb	r3, r3
 8008ae6:	3b01      	subs	r3, #1
 8008ae8:	2b02      	cmp	r3, #2
 8008aea:	d840      	bhi.n	8008b6e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	889b      	ldrh	r3, [r3, #4]
 8008af0:	b2db      	uxtb	r3, r3
 8008af2:	2b01      	cmp	r3, #1
 8008af4:	d836      	bhi.n	8008b64 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	889b      	ldrh	r3, [r3, #4]
 8008afa:	b2db      	uxtb	r3, r3
 8008afc:	4619      	mov	r1, r3
 8008afe:	6878      	ldr	r0, [r7, #4]
 8008b00:	f7ff fed9 	bl	80088b6 <USBD_CoreFindIF>
 8008b04:	4603      	mov	r3, r0
 8008b06:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008b08:	7bbb      	ldrb	r3, [r7, #14]
 8008b0a:	2bff      	cmp	r3, #255	; 0xff
 8008b0c:	d01d      	beq.n	8008b4a <USBD_StdItfReq+0x92>
 8008b0e:	7bbb      	ldrb	r3, [r7, #14]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d11a      	bne.n	8008b4a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008b14:	7bba      	ldrb	r2, [r7, #14]
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	32ae      	adds	r2, #174	; 0xae
 8008b1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b1e:	689b      	ldr	r3, [r3, #8]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d00f      	beq.n	8008b44 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008b24:	7bba      	ldrb	r2, [r7, #14]
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008b2c:	7bba      	ldrb	r2, [r7, #14]
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	32ae      	adds	r2, #174	; 0xae
 8008b32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b36:	689b      	ldr	r3, [r3, #8]
 8008b38:	6839      	ldr	r1, [r7, #0]
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	4798      	blx	r3
 8008b3e:	4603      	mov	r3, r0
 8008b40:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008b42:	e004      	b.n	8008b4e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008b44:	2303      	movs	r3, #3
 8008b46:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008b48:	e001      	b.n	8008b4e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008b4a:	2303      	movs	r3, #3
 8008b4c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	88db      	ldrh	r3, [r3, #6]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d110      	bne.n	8008b78 <USBD_StdItfReq+0xc0>
 8008b56:	7bfb      	ldrb	r3, [r7, #15]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d10d      	bne.n	8008b78 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f000 fdc7 	bl	80096f0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008b62:	e009      	b.n	8008b78 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008b64:	6839      	ldr	r1, [r7, #0]
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	f000 fcf7 	bl	800955a <USBD_CtlError>
          break;
 8008b6c:	e004      	b.n	8008b78 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008b6e:	6839      	ldr	r1, [r7, #0]
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f000 fcf2 	bl	800955a <USBD_CtlError>
          break;
 8008b76:	e000      	b.n	8008b7a <USBD_StdItfReq+0xc2>
          break;
 8008b78:	bf00      	nop
      }
      break;
 8008b7a:	e004      	b.n	8008b86 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008b7c:	6839      	ldr	r1, [r7, #0]
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	f000 fceb 	bl	800955a <USBD_CtlError>
      break;
 8008b84:	bf00      	nop
  }

  return ret;
 8008b86:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3710      	adds	r7, #16
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b084      	sub	sp, #16
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
 8008b98:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	889b      	ldrh	r3, [r3, #4]
 8008ba2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	781b      	ldrb	r3, [r3, #0]
 8008ba8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008bac:	2b40      	cmp	r3, #64	; 0x40
 8008bae:	d007      	beq.n	8008bc0 <USBD_StdEPReq+0x30>
 8008bb0:	2b40      	cmp	r3, #64	; 0x40
 8008bb2:	f200 817f 	bhi.w	8008eb4 <USBD_StdEPReq+0x324>
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d02a      	beq.n	8008c10 <USBD_StdEPReq+0x80>
 8008bba:	2b20      	cmp	r3, #32
 8008bbc:	f040 817a 	bne.w	8008eb4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008bc0:	7bbb      	ldrb	r3, [r7, #14]
 8008bc2:	4619      	mov	r1, r3
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f7ff fe83 	bl	80088d0 <USBD_CoreFindEP>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008bce:	7b7b      	ldrb	r3, [r7, #13]
 8008bd0:	2bff      	cmp	r3, #255	; 0xff
 8008bd2:	f000 8174 	beq.w	8008ebe <USBD_StdEPReq+0x32e>
 8008bd6:	7b7b      	ldrb	r3, [r7, #13]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	f040 8170 	bne.w	8008ebe <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8008bde:	7b7a      	ldrb	r2, [r7, #13]
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008be6:	7b7a      	ldrb	r2, [r7, #13]
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	32ae      	adds	r2, #174	; 0xae
 8008bec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bf0:	689b      	ldr	r3, [r3, #8]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	f000 8163 	beq.w	8008ebe <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008bf8:	7b7a      	ldrb	r2, [r7, #13]
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	32ae      	adds	r2, #174	; 0xae
 8008bfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c02:	689b      	ldr	r3, [r3, #8]
 8008c04:	6839      	ldr	r1, [r7, #0]
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	4798      	blx	r3
 8008c0a:	4603      	mov	r3, r0
 8008c0c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008c0e:	e156      	b.n	8008ebe <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	785b      	ldrb	r3, [r3, #1]
 8008c14:	2b03      	cmp	r3, #3
 8008c16:	d008      	beq.n	8008c2a <USBD_StdEPReq+0x9a>
 8008c18:	2b03      	cmp	r3, #3
 8008c1a:	f300 8145 	bgt.w	8008ea8 <USBD_StdEPReq+0x318>
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	f000 809b 	beq.w	8008d5a <USBD_StdEPReq+0x1ca>
 8008c24:	2b01      	cmp	r3, #1
 8008c26:	d03c      	beq.n	8008ca2 <USBD_StdEPReq+0x112>
 8008c28:	e13e      	b.n	8008ea8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c30:	b2db      	uxtb	r3, r3
 8008c32:	2b02      	cmp	r3, #2
 8008c34:	d002      	beq.n	8008c3c <USBD_StdEPReq+0xac>
 8008c36:	2b03      	cmp	r3, #3
 8008c38:	d016      	beq.n	8008c68 <USBD_StdEPReq+0xd8>
 8008c3a:	e02c      	b.n	8008c96 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c3c:	7bbb      	ldrb	r3, [r7, #14]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d00d      	beq.n	8008c5e <USBD_StdEPReq+0xce>
 8008c42:	7bbb      	ldrb	r3, [r7, #14]
 8008c44:	2b80      	cmp	r3, #128	; 0x80
 8008c46:	d00a      	beq.n	8008c5e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c48:	7bbb      	ldrb	r3, [r7, #14]
 8008c4a:	4619      	mov	r1, r3
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f001 f963 	bl	8009f18 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008c52:	2180      	movs	r1, #128	; 0x80
 8008c54:	6878      	ldr	r0, [r7, #4]
 8008c56:	f001 f95f 	bl	8009f18 <USBD_LL_StallEP>
 8008c5a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008c5c:	e020      	b.n	8008ca0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008c5e:	6839      	ldr	r1, [r7, #0]
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	f000 fc7a 	bl	800955a <USBD_CtlError>
              break;
 8008c66:	e01b      	b.n	8008ca0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	885b      	ldrh	r3, [r3, #2]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d10e      	bne.n	8008c8e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008c70:	7bbb      	ldrb	r3, [r7, #14]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d00b      	beq.n	8008c8e <USBD_StdEPReq+0xfe>
 8008c76:	7bbb      	ldrb	r3, [r7, #14]
 8008c78:	2b80      	cmp	r3, #128	; 0x80
 8008c7a:	d008      	beq.n	8008c8e <USBD_StdEPReq+0xfe>
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	88db      	ldrh	r3, [r3, #6]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d104      	bne.n	8008c8e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c84:	7bbb      	ldrb	r3, [r7, #14]
 8008c86:	4619      	mov	r1, r3
 8008c88:	6878      	ldr	r0, [r7, #4]
 8008c8a:	f001 f945 	bl	8009f18 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f000 fd2e 	bl	80096f0 <USBD_CtlSendStatus>

              break;
 8008c94:	e004      	b.n	8008ca0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008c96:	6839      	ldr	r1, [r7, #0]
 8008c98:	6878      	ldr	r0, [r7, #4]
 8008c9a:	f000 fc5e 	bl	800955a <USBD_CtlError>
              break;
 8008c9e:	bf00      	nop
          }
          break;
 8008ca0:	e107      	b.n	8008eb2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ca8:	b2db      	uxtb	r3, r3
 8008caa:	2b02      	cmp	r3, #2
 8008cac:	d002      	beq.n	8008cb4 <USBD_StdEPReq+0x124>
 8008cae:	2b03      	cmp	r3, #3
 8008cb0:	d016      	beq.n	8008ce0 <USBD_StdEPReq+0x150>
 8008cb2:	e04b      	b.n	8008d4c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008cb4:	7bbb      	ldrb	r3, [r7, #14]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d00d      	beq.n	8008cd6 <USBD_StdEPReq+0x146>
 8008cba:	7bbb      	ldrb	r3, [r7, #14]
 8008cbc:	2b80      	cmp	r3, #128	; 0x80
 8008cbe:	d00a      	beq.n	8008cd6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008cc0:	7bbb      	ldrb	r3, [r7, #14]
 8008cc2:	4619      	mov	r1, r3
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f001 f927 	bl	8009f18 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008cca:	2180      	movs	r1, #128	; 0x80
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f001 f923 	bl	8009f18 <USBD_LL_StallEP>
 8008cd2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008cd4:	e040      	b.n	8008d58 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008cd6:	6839      	ldr	r1, [r7, #0]
 8008cd8:	6878      	ldr	r0, [r7, #4]
 8008cda:	f000 fc3e 	bl	800955a <USBD_CtlError>
              break;
 8008cde:	e03b      	b.n	8008d58 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	885b      	ldrh	r3, [r3, #2]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d136      	bne.n	8008d56 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008ce8:	7bbb      	ldrb	r3, [r7, #14]
 8008cea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d004      	beq.n	8008cfc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008cf2:	7bbb      	ldrb	r3, [r7, #14]
 8008cf4:	4619      	mov	r1, r3
 8008cf6:	6878      	ldr	r0, [r7, #4]
 8008cf8:	f001 f92d 	bl	8009f56 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f000 fcf7 	bl	80096f0 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008d02:	7bbb      	ldrb	r3, [r7, #14]
 8008d04:	4619      	mov	r1, r3
 8008d06:	6878      	ldr	r0, [r7, #4]
 8008d08:	f7ff fde2 	bl	80088d0 <USBD_CoreFindEP>
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008d10:	7b7b      	ldrb	r3, [r7, #13]
 8008d12:	2bff      	cmp	r3, #255	; 0xff
 8008d14:	d01f      	beq.n	8008d56 <USBD_StdEPReq+0x1c6>
 8008d16:	7b7b      	ldrb	r3, [r7, #13]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d11c      	bne.n	8008d56 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008d1c:	7b7a      	ldrb	r2, [r7, #13]
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008d24:	7b7a      	ldrb	r2, [r7, #13]
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	32ae      	adds	r2, #174	; 0xae
 8008d2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d2e:	689b      	ldr	r3, [r3, #8]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d010      	beq.n	8008d56 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008d34:	7b7a      	ldrb	r2, [r7, #13]
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	32ae      	adds	r2, #174	; 0xae
 8008d3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d3e:	689b      	ldr	r3, [r3, #8]
 8008d40:	6839      	ldr	r1, [r7, #0]
 8008d42:	6878      	ldr	r0, [r7, #4]
 8008d44:	4798      	blx	r3
 8008d46:	4603      	mov	r3, r0
 8008d48:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008d4a:	e004      	b.n	8008d56 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008d4c:	6839      	ldr	r1, [r7, #0]
 8008d4e:	6878      	ldr	r0, [r7, #4]
 8008d50:	f000 fc03 	bl	800955a <USBD_CtlError>
              break;
 8008d54:	e000      	b.n	8008d58 <USBD_StdEPReq+0x1c8>
              break;
 8008d56:	bf00      	nop
          }
          break;
 8008d58:	e0ab      	b.n	8008eb2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d60:	b2db      	uxtb	r3, r3
 8008d62:	2b02      	cmp	r3, #2
 8008d64:	d002      	beq.n	8008d6c <USBD_StdEPReq+0x1dc>
 8008d66:	2b03      	cmp	r3, #3
 8008d68:	d032      	beq.n	8008dd0 <USBD_StdEPReq+0x240>
 8008d6a:	e097      	b.n	8008e9c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008d6c:	7bbb      	ldrb	r3, [r7, #14]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d007      	beq.n	8008d82 <USBD_StdEPReq+0x1f2>
 8008d72:	7bbb      	ldrb	r3, [r7, #14]
 8008d74:	2b80      	cmp	r3, #128	; 0x80
 8008d76:	d004      	beq.n	8008d82 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008d78:	6839      	ldr	r1, [r7, #0]
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	f000 fbed 	bl	800955a <USBD_CtlError>
                break;
 8008d80:	e091      	b.n	8008ea6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d82:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	da0b      	bge.n	8008da2 <USBD_StdEPReq+0x212>
 8008d8a:	7bbb      	ldrb	r3, [r7, #14]
 8008d8c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008d90:	4613      	mov	r3, r2
 8008d92:	009b      	lsls	r3, r3, #2
 8008d94:	4413      	add	r3, r2
 8008d96:	009b      	lsls	r3, r3, #2
 8008d98:	3310      	adds	r3, #16
 8008d9a:	687a      	ldr	r2, [r7, #4]
 8008d9c:	4413      	add	r3, r2
 8008d9e:	3304      	adds	r3, #4
 8008da0:	e00b      	b.n	8008dba <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008da2:	7bbb      	ldrb	r3, [r7, #14]
 8008da4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008da8:	4613      	mov	r3, r2
 8008daa:	009b      	lsls	r3, r3, #2
 8008dac:	4413      	add	r3, r2
 8008dae:	009b      	lsls	r3, r3, #2
 8008db0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008db4:	687a      	ldr	r2, [r7, #4]
 8008db6:	4413      	add	r3, r2
 8008db8:	3304      	adds	r3, #4
 8008dba:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008dbc:	68bb      	ldr	r3, [r7, #8]
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	2202      	movs	r2, #2
 8008dc6:	4619      	mov	r1, r3
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f000 fc37 	bl	800963c <USBD_CtlSendData>
              break;
 8008dce:	e06a      	b.n	8008ea6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008dd0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	da11      	bge.n	8008dfc <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008dd8:	7bbb      	ldrb	r3, [r7, #14]
 8008dda:	f003 020f 	and.w	r2, r3, #15
 8008dde:	6879      	ldr	r1, [r7, #4]
 8008de0:	4613      	mov	r3, r2
 8008de2:	009b      	lsls	r3, r3, #2
 8008de4:	4413      	add	r3, r2
 8008de6:	009b      	lsls	r3, r3, #2
 8008de8:	440b      	add	r3, r1
 8008dea:	3324      	adds	r3, #36	; 0x24
 8008dec:	881b      	ldrh	r3, [r3, #0]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d117      	bne.n	8008e22 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008df2:	6839      	ldr	r1, [r7, #0]
 8008df4:	6878      	ldr	r0, [r7, #4]
 8008df6:	f000 fbb0 	bl	800955a <USBD_CtlError>
                  break;
 8008dfa:	e054      	b.n	8008ea6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008dfc:	7bbb      	ldrb	r3, [r7, #14]
 8008dfe:	f003 020f 	and.w	r2, r3, #15
 8008e02:	6879      	ldr	r1, [r7, #4]
 8008e04:	4613      	mov	r3, r2
 8008e06:	009b      	lsls	r3, r3, #2
 8008e08:	4413      	add	r3, r2
 8008e0a:	009b      	lsls	r3, r3, #2
 8008e0c:	440b      	add	r3, r1
 8008e0e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008e12:	881b      	ldrh	r3, [r3, #0]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d104      	bne.n	8008e22 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008e18:	6839      	ldr	r1, [r7, #0]
 8008e1a:	6878      	ldr	r0, [r7, #4]
 8008e1c:	f000 fb9d 	bl	800955a <USBD_CtlError>
                  break;
 8008e20:	e041      	b.n	8008ea6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008e22:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	da0b      	bge.n	8008e42 <USBD_StdEPReq+0x2b2>
 8008e2a:	7bbb      	ldrb	r3, [r7, #14]
 8008e2c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008e30:	4613      	mov	r3, r2
 8008e32:	009b      	lsls	r3, r3, #2
 8008e34:	4413      	add	r3, r2
 8008e36:	009b      	lsls	r3, r3, #2
 8008e38:	3310      	adds	r3, #16
 8008e3a:	687a      	ldr	r2, [r7, #4]
 8008e3c:	4413      	add	r3, r2
 8008e3e:	3304      	adds	r3, #4
 8008e40:	e00b      	b.n	8008e5a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008e42:	7bbb      	ldrb	r3, [r7, #14]
 8008e44:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008e48:	4613      	mov	r3, r2
 8008e4a:	009b      	lsls	r3, r3, #2
 8008e4c:	4413      	add	r3, r2
 8008e4e:	009b      	lsls	r3, r3, #2
 8008e50:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008e54:	687a      	ldr	r2, [r7, #4]
 8008e56:	4413      	add	r3, r2
 8008e58:	3304      	adds	r3, #4
 8008e5a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008e5c:	7bbb      	ldrb	r3, [r7, #14]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d002      	beq.n	8008e68 <USBD_StdEPReq+0x2d8>
 8008e62:	7bbb      	ldrb	r3, [r7, #14]
 8008e64:	2b80      	cmp	r3, #128	; 0x80
 8008e66:	d103      	bne.n	8008e70 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008e68:	68bb      	ldr	r3, [r7, #8]
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	601a      	str	r2, [r3, #0]
 8008e6e:	e00e      	b.n	8008e8e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008e70:	7bbb      	ldrb	r3, [r7, #14]
 8008e72:	4619      	mov	r1, r3
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f001 f88d 	bl	8009f94 <USBD_LL_IsStallEP>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d003      	beq.n	8008e88 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	2201      	movs	r2, #1
 8008e84:	601a      	str	r2, [r3, #0]
 8008e86:	e002      	b.n	8008e8e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008e8e:	68bb      	ldr	r3, [r7, #8]
 8008e90:	2202      	movs	r2, #2
 8008e92:	4619      	mov	r1, r3
 8008e94:	6878      	ldr	r0, [r7, #4]
 8008e96:	f000 fbd1 	bl	800963c <USBD_CtlSendData>
              break;
 8008e9a:	e004      	b.n	8008ea6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008e9c:	6839      	ldr	r1, [r7, #0]
 8008e9e:	6878      	ldr	r0, [r7, #4]
 8008ea0:	f000 fb5b 	bl	800955a <USBD_CtlError>
              break;
 8008ea4:	bf00      	nop
          }
          break;
 8008ea6:	e004      	b.n	8008eb2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008ea8:	6839      	ldr	r1, [r7, #0]
 8008eaa:	6878      	ldr	r0, [r7, #4]
 8008eac:	f000 fb55 	bl	800955a <USBD_CtlError>
          break;
 8008eb0:	bf00      	nop
      }
      break;
 8008eb2:	e005      	b.n	8008ec0 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008eb4:	6839      	ldr	r1, [r7, #0]
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f000 fb4f 	bl	800955a <USBD_CtlError>
      break;
 8008ebc:	e000      	b.n	8008ec0 <USBD_StdEPReq+0x330>
      break;
 8008ebe:	bf00      	nop
  }

  return ret;
 8008ec0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	3710      	adds	r7, #16
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	bd80      	pop	{r7, pc}
	...

08008ecc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b084      	sub	sp, #16
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
 8008ed4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008eda:	2300      	movs	r3, #0
 8008edc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008ede:	2300      	movs	r3, #0
 8008ee0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	885b      	ldrh	r3, [r3, #2]
 8008ee6:	0a1b      	lsrs	r3, r3, #8
 8008ee8:	b29b      	uxth	r3, r3
 8008eea:	3b01      	subs	r3, #1
 8008eec:	2b06      	cmp	r3, #6
 8008eee:	f200 8128 	bhi.w	8009142 <USBD_GetDescriptor+0x276>
 8008ef2:	a201      	add	r2, pc, #4	; (adr r2, 8008ef8 <USBD_GetDescriptor+0x2c>)
 8008ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ef8:	08008f15 	.word	0x08008f15
 8008efc:	08008f2d 	.word	0x08008f2d
 8008f00:	08008f6d 	.word	0x08008f6d
 8008f04:	08009143 	.word	0x08009143
 8008f08:	08009143 	.word	0x08009143
 8008f0c:	080090e3 	.word	0x080090e3
 8008f10:	0800910f 	.word	0x0800910f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	687a      	ldr	r2, [r7, #4]
 8008f1e:	7c12      	ldrb	r2, [r2, #16]
 8008f20:	f107 0108 	add.w	r1, r7, #8
 8008f24:	4610      	mov	r0, r2
 8008f26:	4798      	blx	r3
 8008f28:	60f8      	str	r0, [r7, #12]
      break;
 8008f2a:	e112      	b.n	8009152 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	7c1b      	ldrb	r3, [r3, #16]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d10d      	bne.n	8008f50 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f3c:	f107 0208 	add.w	r2, r7, #8
 8008f40:	4610      	mov	r0, r2
 8008f42:	4798      	blx	r3
 8008f44:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	3301      	adds	r3, #1
 8008f4a:	2202      	movs	r2, #2
 8008f4c:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008f4e:	e100      	b.n	8009152 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f58:	f107 0208 	add.w	r2, r7, #8
 8008f5c:	4610      	mov	r0, r2
 8008f5e:	4798      	blx	r3
 8008f60:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	3301      	adds	r3, #1
 8008f66:	2202      	movs	r2, #2
 8008f68:	701a      	strb	r2, [r3, #0]
      break;
 8008f6a:	e0f2      	b.n	8009152 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008f6c:	683b      	ldr	r3, [r7, #0]
 8008f6e:	885b      	ldrh	r3, [r3, #2]
 8008f70:	b2db      	uxtb	r3, r3
 8008f72:	2b05      	cmp	r3, #5
 8008f74:	f200 80ac 	bhi.w	80090d0 <USBD_GetDescriptor+0x204>
 8008f78:	a201      	add	r2, pc, #4	; (adr r2, 8008f80 <USBD_GetDescriptor+0xb4>)
 8008f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f7e:	bf00      	nop
 8008f80:	08008f99 	.word	0x08008f99
 8008f84:	08008fcd 	.word	0x08008fcd
 8008f88:	08009001 	.word	0x08009001
 8008f8c:	08009035 	.word	0x08009035
 8008f90:	08009069 	.word	0x08009069
 8008f94:	0800909d 	.word	0x0800909d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f9e:	685b      	ldr	r3, [r3, #4]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d00b      	beq.n	8008fbc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008faa:	685b      	ldr	r3, [r3, #4]
 8008fac:	687a      	ldr	r2, [r7, #4]
 8008fae:	7c12      	ldrb	r2, [r2, #16]
 8008fb0:	f107 0108 	add.w	r1, r7, #8
 8008fb4:	4610      	mov	r0, r2
 8008fb6:	4798      	blx	r3
 8008fb8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008fba:	e091      	b.n	80090e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008fbc:	6839      	ldr	r1, [r7, #0]
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f000 facb 	bl	800955a <USBD_CtlError>
            err++;
 8008fc4:	7afb      	ldrb	r3, [r7, #11]
 8008fc6:	3301      	adds	r3, #1
 8008fc8:	72fb      	strb	r3, [r7, #11]
          break;
 8008fca:	e089      	b.n	80090e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fd2:	689b      	ldr	r3, [r3, #8]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d00b      	beq.n	8008ff0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fde:	689b      	ldr	r3, [r3, #8]
 8008fe0:	687a      	ldr	r2, [r7, #4]
 8008fe2:	7c12      	ldrb	r2, [r2, #16]
 8008fe4:	f107 0108 	add.w	r1, r7, #8
 8008fe8:	4610      	mov	r0, r2
 8008fea:	4798      	blx	r3
 8008fec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008fee:	e077      	b.n	80090e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ff0:	6839      	ldr	r1, [r7, #0]
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f000 fab1 	bl	800955a <USBD_CtlError>
            err++;
 8008ff8:	7afb      	ldrb	r3, [r7, #11]
 8008ffa:	3301      	adds	r3, #1
 8008ffc:	72fb      	strb	r3, [r7, #11]
          break;
 8008ffe:	e06f      	b.n	80090e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009006:	68db      	ldr	r3, [r3, #12]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d00b      	beq.n	8009024 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009012:	68db      	ldr	r3, [r3, #12]
 8009014:	687a      	ldr	r2, [r7, #4]
 8009016:	7c12      	ldrb	r2, [r2, #16]
 8009018:	f107 0108 	add.w	r1, r7, #8
 800901c:	4610      	mov	r0, r2
 800901e:	4798      	blx	r3
 8009020:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009022:	e05d      	b.n	80090e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009024:	6839      	ldr	r1, [r7, #0]
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f000 fa97 	bl	800955a <USBD_CtlError>
            err++;
 800902c:	7afb      	ldrb	r3, [r7, #11]
 800902e:	3301      	adds	r3, #1
 8009030:	72fb      	strb	r3, [r7, #11]
          break;
 8009032:	e055      	b.n	80090e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800903a:	691b      	ldr	r3, [r3, #16]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d00b      	beq.n	8009058 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009046:	691b      	ldr	r3, [r3, #16]
 8009048:	687a      	ldr	r2, [r7, #4]
 800904a:	7c12      	ldrb	r2, [r2, #16]
 800904c:	f107 0108 	add.w	r1, r7, #8
 8009050:	4610      	mov	r0, r2
 8009052:	4798      	blx	r3
 8009054:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009056:	e043      	b.n	80090e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009058:	6839      	ldr	r1, [r7, #0]
 800905a:	6878      	ldr	r0, [r7, #4]
 800905c:	f000 fa7d 	bl	800955a <USBD_CtlError>
            err++;
 8009060:	7afb      	ldrb	r3, [r7, #11]
 8009062:	3301      	adds	r3, #1
 8009064:	72fb      	strb	r3, [r7, #11]
          break;
 8009066:	e03b      	b.n	80090e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800906e:	695b      	ldr	r3, [r3, #20]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d00b      	beq.n	800908c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800907a:	695b      	ldr	r3, [r3, #20]
 800907c:	687a      	ldr	r2, [r7, #4]
 800907e:	7c12      	ldrb	r2, [r2, #16]
 8009080:	f107 0108 	add.w	r1, r7, #8
 8009084:	4610      	mov	r0, r2
 8009086:	4798      	blx	r3
 8009088:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800908a:	e029      	b.n	80090e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800908c:	6839      	ldr	r1, [r7, #0]
 800908e:	6878      	ldr	r0, [r7, #4]
 8009090:	f000 fa63 	bl	800955a <USBD_CtlError>
            err++;
 8009094:	7afb      	ldrb	r3, [r7, #11]
 8009096:	3301      	adds	r3, #1
 8009098:	72fb      	strb	r3, [r7, #11]
          break;
 800909a:	e021      	b.n	80090e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80090a2:	699b      	ldr	r3, [r3, #24]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d00b      	beq.n	80090c0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80090ae:	699b      	ldr	r3, [r3, #24]
 80090b0:	687a      	ldr	r2, [r7, #4]
 80090b2:	7c12      	ldrb	r2, [r2, #16]
 80090b4:	f107 0108 	add.w	r1, r7, #8
 80090b8:	4610      	mov	r0, r2
 80090ba:	4798      	blx	r3
 80090bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80090be:	e00f      	b.n	80090e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80090c0:	6839      	ldr	r1, [r7, #0]
 80090c2:	6878      	ldr	r0, [r7, #4]
 80090c4:	f000 fa49 	bl	800955a <USBD_CtlError>
            err++;
 80090c8:	7afb      	ldrb	r3, [r7, #11]
 80090ca:	3301      	adds	r3, #1
 80090cc:	72fb      	strb	r3, [r7, #11]
          break;
 80090ce:	e007      	b.n	80090e0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80090d0:	6839      	ldr	r1, [r7, #0]
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f000 fa41 	bl	800955a <USBD_CtlError>
          err++;
 80090d8:	7afb      	ldrb	r3, [r7, #11]
 80090da:	3301      	adds	r3, #1
 80090dc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80090de:	bf00      	nop
      }
      break;
 80090e0:	e037      	b.n	8009152 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	7c1b      	ldrb	r3, [r3, #16]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d109      	bne.n	80090fe <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090f2:	f107 0208 	add.w	r2, r7, #8
 80090f6:	4610      	mov	r0, r2
 80090f8:	4798      	blx	r3
 80090fa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80090fc:	e029      	b.n	8009152 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80090fe:	6839      	ldr	r1, [r7, #0]
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f000 fa2a 	bl	800955a <USBD_CtlError>
        err++;
 8009106:	7afb      	ldrb	r3, [r7, #11]
 8009108:	3301      	adds	r3, #1
 800910a:	72fb      	strb	r3, [r7, #11]
      break;
 800910c:	e021      	b.n	8009152 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	7c1b      	ldrb	r3, [r3, #16]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d10d      	bne.n	8009132 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800911c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800911e:	f107 0208 	add.w	r2, r7, #8
 8009122:	4610      	mov	r0, r2
 8009124:	4798      	blx	r3
 8009126:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	3301      	adds	r3, #1
 800912c:	2207      	movs	r2, #7
 800912e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009130:	e00f      	b.n	8009152 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009132:	6839      	ldr	r1, [r7, #0]
 8009134:	6878      	ldr	r0, [r7, #4]
 8009136:	f000 fa10 	bl	800955a <USBD_CtlError>
        err++;
 800913a:	7afb      	ldrb	r3, [r7, #11]
 800913c:	3301      	adds	r3, #1
 800913e:	72fb      	strb	r3, [r7, #11]
      break;
 8009140:	e007      	b.n	8009152 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009142:	6839      	ldr	r1, [r7, #0]
 8009144:	6878      	ldr	r0, [r7, #4]
 8009146:	f000 fa08 	bl	800955a <USBD_CtlError>
      err++;
 800914a:	7afb      	ldrb	r3, [r7, #11]
 800914c:	3301      	adds	r3, #1
 800914e:	72fb      	strb	r3, [r7, #11]
      break;
 8009150:	bf00      	nop
  }

  if (err != 0U)
 8009152:	7afb      	ldrb	r3, [r7, #11]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d11e      	bne.n	8009196 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	88db      	ldrh	r3, [r3, #6]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d016      	beq.n	800918e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009160:	893b      	ldrh	r3, [r7, #8]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d00e      	beq.n	8009184 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	88da      	ldrh	r2, [r3, #6]
 800916a:	893b      	ldrh	r3, [r7, #8]
 800916c:	4293      	cmp	r3, r2
 800916e:	bf28      	it	cs
 8009170:	4613      	movcs	r3, r2
 8009172:	b29b      	uxth	r3, r3
 8009174:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009176:	893b      	ldrh	r3, [r7, #8]
 8009178:	461a      	mov	r2, r3
 800917a:	68f9      	ldr	r1, [r7, #12]
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	f000 fa5d 	bl	800963c <USBD_CtlSendData>
 8009182:	e009      	b.n	8009198 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009184:	6839      	ldr	r1, [r7, #0]
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	f000 f9e7 	bl	800955a <USBD_CtlError>
 800918c:	e004      	b.n	8009198 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800918e:	6878      	ldr	r0, [r7, #4]
 8009190:	f000 faae 	bl	80096f0 <USBD_CtlSendStatus>
 8009194:	e000      	b.n	8009198 <USBD_GetDescriptor+0x2cc>
    return;
 8009196:	bf00      	nop
  }
}
 8009198:	3710      	adds	r7, #16
 800919a:	46bd      	mov	sp, r7
 800919c:	bd80      	pop	{r7, pc}
 800919e:	bf00      	nop

080091a0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b084      	sub	sp, #16
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
 80091a8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	889b      	ldrh	r3, [r3, #4]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d131      	bne.n	8009216 <USBD_SetAddress+0x76>
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	88db      	ldrh	r3, [r3, #6]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d12d      	bne.n	8009216 <USBD_SetAddress+0x76>
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	885b      	ldrh	r3, [r3, #2]
 80091be:	2b7f      	cmp	r3, #127	; 0x7f
 80091c0:	d829      	bhi.n	8009216 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	885b      	ldrh	r3, [r3, #2]
 80091c6:	b2db      	uxtb	r3, r3
 80091c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80091cc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80091d4:	b2db      	uxtb	r3, r3
 80091d6:	2b03      	cmp	r3, #3
 80091d8:	d104      	bne.n	80091e4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80091da:	6839      	ldr	r1, [r7, #0]
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f000 f9bc 	bl	800955a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091e2:	e01d      	b.n	8009220 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	7bfa      	ldrb	r2, [r7, #15]
 80091e8:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80091ec:	7bfb      	ldrb	r3, [r7, #15]
 80091ee:	4619      	mov	r1, r3
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	f000 fefb 	bl	8009fec <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f000 fa7a 	bl	80096f0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80091fc:	7bfb      	ldrb	r3, [r7, #15]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d004      	beq.n	800920c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2202      	movs	r2, #2
 8009206:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800920a:	e009      	b.n	8009220 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2201      	movs	r2, #1
 8009210:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009214:	e004      	b.n	8009220 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009216:	6839      	ldr	r1, [r7, #0]
 8009218:	6878      	ldr	r0, [r7, #4]
 800921a:	f000 f99e 	bl	800955a <USBD_CtlError>
  }
}
 800921e:	bf00      	nop
 8009220:	bf00      	nop
 8009222:	3710      	adds	r7, #16
 8009224:	46bd      	mov	sp, r7
 8009226:	bd80      	pop	{r7, pc}

08009228 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b084      	sub	sp, #16
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
 8009230:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009232:	2300      	movs	r3, #0
 8009234:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	885b      	ldrh	r3, [r3, #2]
 800923a:	b2da      	uxtb	r2, r3
 800923c:	4b4e      	ldr	r3, [pc, #312]	; (8009378 <USBD_SetConfig+0x150>)
 800923e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009240:	4b4d      	ldr	r3, [pc, #308]	; (8009378 <USBD_SetConfig+0x150>)
 8009242:	781b      	ldrb	r3, [r3, #0]
 8009244:	2b01      	cmp	r3, #1
 8009246:	d905      	bls.n	8009254 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009248:	6839      	ldr	r1, [r7, #0]
 800924a:	6878      	ldr	r0, [r7, #4]
 800924c:	f000 f985 	bl	800955a <USBD_CtlError>
    return USBD_FAIL;
 8009250:	2303      	movs	r3, #3
 8009252:	e08c      	b.n	800936e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800925a:	b2db      	uxtb	r3, r3
 800925c:	2b02      	cmp	r3, #2
 800925e:	d002      	beq.n	8009266 <USBD_SetConfig+0x3e>
 8009260:	2b03      	cmp	r3, #3
 8009262:	d029      	beq.n	80092b8 <USBD_SetConfig+0x90>
 8009264:	e075      	b.n	8009352 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009266:	4b44      	ldr	r3, [pc, #272]	; (8009378 <USBD_SetConfig+0x150>)
 8009268:	781b      	ldrb	r3, [r3, #0]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d020      	beq.n	80092b0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800926e:	4b42      	ldr	r3, [pc, #264]	; (8009378 <USBD_SetConfig+0x150>)
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	461a      	mov	r2, r3
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009278:	4b3f      	ldr	r3, [pc, #252]	; (8009378 <USBD_SetConfig+0x150>)
 800927a:	781b      	ldrb	r3, [r3, #0]
 800927c:	4619      	mov	r1, r3
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f7fe ffe7 	bl	8008252 <USBD_SetClassConfig>
 8009284:	4603      	mov	r3, r0
 8009286:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009288:	7bfb      	ldrb	r3, [r7, #15]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d008      	beq.n	80092a0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800928e:	6839      	ldr	r1, [r7, #0]
 8009290:	6878      	ldr	r0, [r7, #4]
 8009292:	f000 f962 	bl	800955a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2202      	movs	r2, #2
 800929a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800929e:	e065      	b.n	800936c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80092a0:	6878      	ldr	r0, [r7, #4]
 80092a2:	f000 fa25 	bl	80096f0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2203      	movs	r2, #3
 80092aa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80092ae:	e05d      	b.n	800936c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80092b0:	6878      	ldr	r0, [r7, #4]
 80092b2:	f000 fa1d 	bl	80096f0 <USBD_CtlSendStatus>
      break;
 80092b6:	e059      	b.n	800936c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80092b8:	4b2f      	ldr	r3, [pc, #188]	; (8009378 <USBD_SetConfig+0x150>)
 80092ba:	781b      	ldrb	r3, [r3, #0]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d112      	bne.n	80092e6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2202      	movs	r2, #2
 80092c4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80092c8:	4b2b      	ldr	r3, [pc, #172]	; (8009378 <USBD_SetConfig+0x150>)
 80092ca:	781b      	ldrb	r3, [r3, #0]
 80092cc:	461a      	mov	r2, r3
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80092d2:	4b29      	ldr	r3, [pc, #164]	; (8009378 <USBD_SetConfig+0x150>)
 80092d4:	781b      	ldrb	r3, [r3, #0]
 80092d6:	4619      	mov	r1, r3
 80092d8:	6878      	ldr	r0, [r7, #4]
 80092da:	f7fe ffd6 	bl	800828a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f000 fa06 	bl	80096f0 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80092e4:	e042      	b.n	800936c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80092e6:	4b24      	ldr	r3, [pc, #144]	; (8009378 <USBD_SetConfig+0x150>)
 80092e8:	781b      	ldrb	r3, [r3, #0]
 80092ea:	461a      	mov	r2, r3
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	685b      	ldr	r3, [r3, #4]
 80092f0:	429a      	cmp	r2, r3
 80092f2:	d02a      	beq.n	800934a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	b2db      	uxtb	r3, r3
 80092fa:	4619      	mov	r1, r3
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f7fe ffc4 	bl	800828a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009302:	4b1d      	ldr	r3, [pc, #116]	; (8009378 <USBD_SetConfig+0x150>)
 8009304:	781b      	ldrb	r3, [r3, #0]
 8009306:	461a      	mov	r2, r3
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800930c:	4b1a      	ldr	r3, [pc, #104]	; (8009378 <USBD_SetConfig+0x150>)
 800930e:	781b      	ldrb	r3, [r3, #0]
 8009310:	4619      	mov	r1, r3
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	f7fe ff9d 	bl	8008252 <USBD_SetClassConfig>
 8009318:	4603      	mov	r3, r0
 800931a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800931c:	7bfb      	ldrb	r3, [r7, #15]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d00f      	beq.n	8009342 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009322:	6839      	ldr	r1, [r7, #0]
 8009324:	6878      	ldr	r0, [r7, #4]
 8009326:	f000 f918 	bl	800955a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	685b      	ldr	r3, [r3, #4]
 800932e:	b2db      	uxtb	r3, r3
 8009330:	4619      	mov	r1, r3
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f7fe ffa9 	bl	800828a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2202      	movs	r2, #2
 800933c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8009340:	e014      	b.n	800936c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009342:	6878      	ldr	r0, [r7, #4]
 8009344:	f000 f9d4 	bl	80096f0 <USBD_CtlSendStatus>
      break;
 8009348:	e010      	b.n	800936c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800934a:	6878      	ldr	r0, [r7, #4]
 800934c:	f000 f9d0 	bl	80096f0 <USBD_CtlSendStatus>
      break;
 8009350:	e00c      	b.n	800936c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009352:	6839      	ldr	r1, [r7, #0]
 8009354:	6878      	ldr	r0, [r7, #4]
 8009356:	f000 f900 	bl	800955a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800935a:	4b07      	ldr	r3, [pc, #28]	; (8009378 <USBD_SetConfig+0x150>)
 800935c:	781b      	ldrb	r3, [r3, #0]
 800935e:	4619      	mov	r1, r3
 8009360:	6878      	ldr	r0, [r7, #4]
 8009362:	f7fe ff92 	bl	800828a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009366:	2303      	movs	r3, #3
 8009368:	73fb      	strb	r3, [r7, #15]
      break;
 800936a:	bf00      	nop
  }

  return ret;
 800936c:	7bfb      	ldrb	r3, [r7, #15]
}
 800936e:	4618      	mov	r0, r3
 8009370:	3710      	adds	r7, #16
 8009372:	46bd      	mov	sp, r7
 8009374:	bd80      	pop	{r7, pc}
 8009376:	bf00      	nop
 8009378:	20000350 	.word	0x20000350

0800937c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b082      	sub	sp, #8
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
 8009384:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	88db      	ldrh	r3, [r3, #6]
 800938a:	2b01      	cmp	r3, #1
 800938c:	d004      	beq.n	8009398 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800938e:	6839      	ldr	r1, [r7, #0]
 8009390:	6878      	ldr	r0, [r7, #4]
 8009392:	f000 f8e2 	bl	800955a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009396:	e023      	b.n	80093e0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800939e:	b2db      	uxtb	r3, r3
 80093a0:	2b02      	cmp	r3, #2
 80093a2:	dc02      	bgt.n	80093aa <USBD_GetConfig+0x2e>
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	dc03      	bgt.n	80093b0 <USBD_GetConfig+0x34>
 80093a8:	e015      	b.n	80093d6 <USBD_GetConfig+0x5a>
 80093aa:	2b03      	cmp	r3, #3
 80093ac:	d00b      	beq.n	80093c6 <USBD_GetConfig+0x4a>
 80093ae:	e012      	b.n	80093d6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2200      	movs	r2, #0
 80093b4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	3308      	adds	r3, #8
 80093ba:	2201      	movs	r2, #1
 80093bc:	4619      	mov	r1, r3
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f000 f93c 	bl	800963c <USBD_CtlSendData>
        break;
 80093c4:	e00c      	b.n	80093e0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	3304      	adds	r3, #4
 80093ca:	2201      	movs	r2, #1
 80093cc:	4619      	mov	r1, r3
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f000 f934 	bl	800963c <USBD_CtlSendData>
        break;
 80093d4:	e004      	b.n	80093e0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80093d6:	6839      	ldr	r1, [r7, #0]
 80093d8:	6878      	ldr	r0, [r7, #4]
 80093da:	f000 f8be 	bl	800955a <USBD_CtlError>
        break;
 80093de:	bf00      	nop
}
 80093e0:	bf00      	nop
 80093e2:	3708      	adds	r7, #8
 80093e4:	46bd      	mov	sp, r7
 80093e6:	bd80      	pop	{r7, pc}

080093e8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b082      	sub	sp, #8
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
 80093f0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093f8:	b2db      	uxtb	r3, r3
 80093fa:	3b01      	subs	r3, #1
 80093fc:	2b02      	cmp	r3, #2
 80093fe:	d81e      	bhi.n	800943e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	88db      	ldrh	r3, [r3, #6]
 8009404:	2b02      	cmp	r3, #2
 8009406:	d004      	beq.n	8009412 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009408:	6839      	ldr	r1, [r7, #0]
 800940a:	6878      	ldr	r0, [r7, #4]
 800940c:	f000 f8a5 	bl	800955a <USBD_CtlError>
        break;
 8009410:	e01a      	b.n	8009448 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2201      	movs	r2, #1
 8009416:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800941e:	2b00      	cmp	r3, #0
 8009420:	d005      	beq.n	800942e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	68db      	ldr	r3, [r3, #12]
 8009426:	f043 0202 	orr.w	r2, r3, #2
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	330c      	adds	r3, #12
 8009432:	2202      	movs	r2, #2
 8009434:	4619      	mov	r1, r3
 8009436:	6878      	ldr	r0, [r7, #4]
 8009438:	f000 f900 	bl	800963c <USBD_CtlSendData>
      break;
 800943c:	e004      	b.n	8009448 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800943e:	6839      	ldr	r1, [r7, #0]
 8009440:	6878      	ldr	r0, [r7, #4]
 8009442:	f000 f88a 	bl	800955a <USBD_CtlError>
      break;
 8009446:	bf00      	nop
  }
}
 8009448:	bf00      	nop
 800944a:	3708      	adds	r7, #8
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}

08009450 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b082      	sub	sp, #8
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
 8009458:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	885b      	ldrh	r3, [r3, #2]
 800945e:	2b01      	cmp	r3, #1
 8009460:	d107      	bne.n	8009472 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2201      	movs	r2, #1
 8009466:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800946a:	6878      	ldr	r0, [r7, #4]
 800946c:	f000 f940 	bl	80096f0 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009470:	e013      	b.n	800949a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	885b      	ldrh	r3, [r3, #2]
 8009476:	2b02      	cmp	r3, #2
 8009478:	d10b      	bne.n	8009492 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	889b      	ldrh	r3, [r3, #4]
 800947e:	0a1b      	lsrs	r3, r3, #8
 8009480:	b29b      	uxth	r3, r3
 8009482:	b2da      	uxtb	r2, r3
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f000 f930 	bl	80096f0 <USBD_CtlSendStatus>
}
 8009490:	e003      	b.n	800949a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009492:	6839      	ldr	r1, [r7, #0]
 8009494:	6878      	ldr	r0, [r7, #4]
 8009496:	f000 f860 	bl	800955a <USBD_CtlError>
}
 800949a:	bf00      	nop
 800949c:	3708      	adds	r7, #8
 800949e:	46bd      	mov	sp, r7
 80094a0:	bd80      	pop	{r7, pc}

080094a2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094a2:	b580      	push	{r7, lr}
 80094a4:	b082      	sub	sp, #8
 80094a6:	af00      	add	r7, sp, #0
 80094a8:	6078      	str	r0, [r7, #4]
 80094aa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094b2:	b2db      	uxtb	r3, r3
 80094b4:	3b01      	subs	r3, #1
 80094b6:	2b02      	cmp	r3, #2
 80094b8:	d80b      	bhi.n	80094d2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	885b      	ldrh	r3, [r3, #2]
 80094be:	2b01      	cmp	r3, #1
 80094c0:	d10c      	bne.n	80094dc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2200      	movs	r2, #0
 80094c6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80094ca:	6878      	ldr	r0, [r7, #4]
 80094cc:	f000 f910 	bl	80096f0 <USBD_CtlSendStatus>
      }
      break;
 80094d0:	e004      	b.n	80094dc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80094d2:	6839      	ldr	r1, [r7, #0]
 80094d4:	6878      	ldr	r0, [r7, #4]
 80094d6:	f000 f840 	bl	800955a <USBD_CtlError>
      break;
 80094da:	e000      	b.n	80094de <USBD_ClrFeature+0x3c>
      break;
 80094dc:	bf00      	nop
  }
}
 80094de:	bf00      	nop
 80094e0:	3708      	adds	r7, #8
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}

080094e6 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80094e6:	b580      	push	{r7, lr}
 80094e8:	b084      	sub	sp, #16
 80094ea:	af00      	add	r7, sp, #0
 80094ec:	6078      	str	r0, [r7, #4]
 80094ee:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	781a      	ldrb	r2, [r3, #0]
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	3301      	adds	r3, #1
 8009500:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	781a      	ldrb	r2, [r3, #0]
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	3301      	adds	r3, #1
 800950e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009510:	68f8      	ldr	r0, [r7, #12]
 8009512:	f7ff fa41 	bl	8008998 <SWAPBYTE>
 8009516:	4603      	mov	r3, r0
 8009518:	461a      	mov	r2, r3
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	3301      	adds	r3, #1
 8009522:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	3301      	adds	r3, #1
 8009528:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800952a:	68f8      	ldr	r0, [r7, #12]
 800952c:	f7ff fa34 	bl	8008998 <SWAPBYTE>
 8009530:	4603      	mov	r3, r0
 8009532:	461a      	mov	r2, r3
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	3301      	adds	r3, #1
 800953c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	3301      	adds	r3, #1
 8009542:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009544:	68f8      	ldr	r0, [r7, #12]
 8009546:	f7ff fa27 	bl	8008998 <SWAPBYTE>
 800954a:	4603      	mov	r3, r0
 800954c:	461a      	mov	r2, r3
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	80da      	strh	r2, [r3, #6]
}
 8009552:	bf00      	nop
 8009554:	3710      	adds	r7, #16
 8009556:	46bd      	mov	sp, r7
 8009558:	bd80      	pop	{r7, pc}

0800955a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800955a:	b580      	push	{r7, lr}
 800955c:	b082      	sub	sp, #8
 800955e:	af00      	add	r7, sp, #0
 8009560:	6078      	str	r0, [r7, #4]
 8009562:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009564:	2180      	movs	r1, #128	; 0x80
 8009566:	6878      	ldr	r0, [r7, #4]
 8009568:	f000 fcd6 	bl	8009f18 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800956c:	2100      	movs	r1, #0
 800956e:	6878      	ldr	r0, [r7, #4]
 8009570:	f000 fcd2 	bl	8009f18 <USBD_LL_StallEP>
}
 8009574:	bf00      	nop
 8009576:	3708      	adds	r7, #8
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}

0800957c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b086      	sub	sp, #24
 8009580:	af00      	add	r7, sp, #0
 8009582:	60f8      	str	r0, [r7, #12]
 8009584:	60b9      	str	r1, [r7, #8]
 8009586:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009588:	2300      	movs	r3, #0
 800958a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d036      	beq.n	8009600 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8009596:	6938      	ldr	r0, [r7, #16]
 8009598:	f000 f836 	bl	8009608 <USBD_GetLen>
 800959c:	4603      	mov	r3, r0
 800959e:	3301      	adds	r3, #1
 80095a0:	b29b      	uxth	r3, r3
 80095a2:	005b      	lsls	r3, r3, #1
 80095a4:	b29a      	uxth	r2, r3
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80095aa:	7dfb      	ldrb	r3, [r7, #23]
 80095ac:	68ba      	ldr	r2, [r7, #8]
 80095ae:	4413      	add	r3, r2
 80095b0:	687a      	ldr	r2, [r7, #4]
 80095b2:	7812      	ldrb	r2, [r2, #0]
 80095b4:	701a      	strb	r2, [r3, #0]
  idx++;
 80095b6:	7dfb      	ldrb	r3, [r7, #23]
 80095b8:	3301      	adds	r3, #1
 80095ba:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80095bc:	7dfb      	ldrb	r3, [r7, #23]
 80095be:	68ba      	ldr	r2, [r7, #8]
 80095c0:	4413      	add	r3, r2
 80095c2:	2203      	movs	r2, #3
 80095c4:	701a      	strb	r2, [r3, #0]
  idx++;
 80095c6:	7dfb      	ldrb	r3, [r7, #23]
 80095c8:	3301      	adds	r3, #1
 80095ca:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80095cc:	e013      	b.n	80095f6 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80095ce:	7dfb      	ldrb	r3, [r7, #23]
 80095d0:	68ba      	ldr	r2, [r7, #8]
 80095d2:	4413      	add	r3, r2
 80095d4:	693a      	ldr	r2, [r7, #16]
 80095d6:	7812      	ldrb	r2, [r2, #0]
 80095d8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80095da:	693b      	ldr	r3, [r7, #16]
 80095dc:	3301      	adds	r3, #1
 80095de:	613b      	str	r3, [r7, #16]
    idx++;
 80095e0:	7dfb      	ldrb	r3, [r7, #23]
 80095e2:	3301      	adds	r3, #1
 80095e4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80095e6:	7dfb      	ldrb	r3, [r7, #23]
 80095e8:	68ba      	ldr	r2, [r7, #8]
 80095ea:	4413      	add	r3, r2
 80095ec:	2200      	movs	r2, #0
 80095ee:	701a      	strb	r2, [r3, #0]
    idx++;
 80095f0:	7dfb      	ldrb	r3, [r7, #23]
 80095f2:	3301      	adds	r3, #1
 80095f4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80095f6:	693b      	ldr	r3, [r7, #16]
 80095f8:	781b      	ldrb	r3, [r3, #0]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d1e7      	bne.n	80095ce <USBD_GetString+0x52>
 80095fe:	e000      	b.n	8009602 <USBD_GetString+0x86>
    return;
 8009600:	bf00      	nop
  }
}
 8009602:	3718      	adds	r7, #24
 8009604:	46bd      	mov	sp, r7
 8009606:	bd80      	pop	{r7, pc}

08009608 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009608:	b480      	push	{r7}
 800960a:	b085      	sub	sp, #20
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009610:	2300      	movs	r3, #0
 8009612:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009618:	e005      	b.n	8009626 <USBD_GetLen+0x1e>
  {
    len++;
 800961a:	7bfb      	ldrb	r3, [r7, #15]
 800961c:	3301      	adds	r3, #1
 800961e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009620:	68bb      	ldr	r3, [r7, #8]
 8009622:	3301      	adds	r3, #1
 8009624:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009626:	68bb      	ldr	r3, [r7, #8]
 8009628:	781b      	ldrb	r3, [r3, #0]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d1f5      	bne.n	800961a <USBD_GetLen+0x12>
  }

  return len;
 800962e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009630:	4618      	mov	r0, r3
 8009632:	3714      	adds	r7, #20
 8009634:	46bd      	mov	sp, r7
 8009636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963a:	4770      	bx	lr

0800963c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b084      	sub	sp, #16
 8009640:	af00      	add	r7, sp, #0
 8009642:	60f8      	str	r0, [r7, #12]
 8009644:	60b9      	str	r1, [r7, #8]
 8009646:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	2202      	movs	r2, #2
 800964c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	687a      	ldr	r2, [r7, #4]
 8009654:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	687a      	ldr	r2, [r7, #4]
 800965a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	68ba      	ldr	r2, [r7, #8]
 8009660:	2100      	movs	r1, #0
 8009662:	68f8      	ldr	r0, [r7, #12]
 8009664:	f000 fce1 	bl	800a02a <USBD_LL_Transmit>

  return USBD_OK;
 8009668:	2300      	movs	r3, #0
}
 800966a:	4618      	mov	r0, r3
 800966c:	3710      	adds	r7, #16
 800966e:	46bd      	mov	sp, r7
 8009670:	bd80      	pop	{r7, pc}

08009672 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009672:	b580      	push	{r7, lr}
 8009674:	b084      	sub	sp, #16
 8009676:	af00      	add	r7, sp, #0
 8009678:	60f8      	str	r0, [r7, #12]
 800967a:	60b9      	str	r1, [r7, #8]
 800967c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	68ba      	ldr	r2, [r7, #8]
 8009682:	2100      	movs	r1, #0
 8009684:	68f8      	ldr	r0, [r7, #12]
 8009686:	f000 fcd0 	bl	800a02a <USBD_LL_Transmit>

  return USBD_OK;
 800968a:	2300      	movs	r3, #0
}
 800968c:	4618      	mov	r0, r3
 800968e:	3710      	adds	r7, #16
 8009690:	46bd      	mov	sp, r7
 8009692:	bd80      	pop	{r7, pc}

08009694 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009694:	b580      	push	{r7, lr}
 8009696:	b084      	sub	sp, #16
 8009698:	af00      	add	r7, sp, #0
 800969a:	60f8      	str	r0, [r7, #12]
 800969c:	60b9      	str	r1, [r7, #8]
 800969e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	2203      	movs	r2, #3
 80096a4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	687a      	ldr	r2, [r7, #4]
 80096ac:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	687a      	ldr	r2, [r7, #4]
 80096b4:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	68ba      	ldr	r2, [r7, #8]
 80096bc:	2100      	movs	r1, #0
 80096be:	68f8      	ldr	r0, [r7, #12]
 80096c0:	f000 fcd4 	bl	800a06c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80096c4:	2300      	movs	r3, #0
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	3710      	adds	r7, #16
 80096ca:	46bd      	mov	sp, r7
 80096cc:	bd80      	pop	{r7, pc}

080096ce <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80096ce:	b580      	push	{r7, lr}
 80096d0:	b084      	sub	sp, #16
 80096d2:	af00      	add	r7, sp, #0
 80096d4:	60f8      	str	r0, [r7, #12]
 80096d6:	60b9      	str	r1, [r7, #8]
 80096d8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	68ba      	ldr	r2, [r7, #8]
 80096de:	2100      	movs	r1, #0
 80096e0:	68f8      	ldr	r0, [r7, #12]
 80096e2:	f000 fcc3 	bl	800a06c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80096e6:	2300      	movs	r3, #0
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	3710      	adds	r7, #16
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bd80      	pop	{r7, pc}

080096f0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b082      	sub	sp, #8
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2204      	movs	r2, #4
 80096fc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009700:	2300      	movs	r3, #0
 8009702:	2200      	movs	r2, #0
 8009704:	2100      	movs	r1, #0
 8009706:	6878      	ldr	r0, [r7, #4]
 8009708:	f000 fc8f 	bl	800a02a <USBD_LL_Transmit>

  return USBD_OK;
 800970c:	2300      	movs	r3, #0
}
 800970e:	4618      	mov	r0, r3
 8009710:	3708      	adds	r7, #8
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}

08009716 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009716:	b580      	push	{r7, lr}
 8009718:	b082      	sub	sp, #8
 800971a:	af00      	add	r7, sp, #0
 800971c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	2205      	movs	r2, #5
 8009722:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009726:	2300      	movs	r3, #0
 8009728:	2200      	movs	r2, #0
 800972a:	2100      	movs	r1, #0
 800972c:	6878      	ldr	r0, [r7, #4]
 800972e:	f000 fc9d 	bl	800a06c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009732:	2300      	movs	r3, #0
}
 8009734:	4618      	mov	r0, r3
 8009736:	3708      	adds	r7, #8
 8009738:	46bd      	mov	sp, r7
 800973a:	bd80      	pop	{r7, pc}

0800973c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800973c:	b580      	push	{r7, lr}
 800973e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009740:	2200      	movs	r2, #0
 8009742:	4912      	ldr	r1, [pc, #72]	; (800978c <MX_USB_DEVICE_Init+0x50>)
 8009744:	4812      	ldr	r0, [pc, #72]	; (8009790 <MX_USB_DEVICE_Init+0x54>)
 8009746:	f7fe fd07 	bl	8008158 <USBD_Init>
 800974a:	4603      	mov	r3, r0
 800974c:	2b00      	cmp	r3, #0
 800974e:	d001      	beq.n	8009754 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009750:	f7f8 f922 	bl	8001998 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009754:	490f      	ldr	r1, [pc, #60]	; (8009794 <MX_USB_DEVICE_Init+0x58>)
 8009756:	480e      	ldr	r0, [pc, #56]	; (8009790 <MX_USB_DEVICE_Init+0x54>)
 8009758:	f7fe fd2e 	bl	80081b8 <USBD_RegisterClass>
 800975c:	4603      	mov	r3, r0
 800975e:	2b00      	cmp	r3, #0
 8009760:	d001      	beq.n	8009766 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009762:	f7f8 f919 	bl	8001998 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009766:	490c      	ldr	r1, [pc, #48]	; (8009798 <MX_USB_DEVICE_Init+0x5c>)
 8009768:	4809      	ldr	r0, [pc, #36]	; (8009790 <MX_USB_DEVICE_Init+0x54>)
 800976a:	f7fe fc1f 	bl	8007fac <USBD_CDC_RegisterInterface>
 800976e:	4603      	mov	r3, r0
 8009770:	2b00      	cmp	r3, #0
 8009772:	d001      	beq.n	8009778 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009774:	f7f8 f910 	bl	8001998 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009778:	4805      	ldr	r0, [pc, #20]	; (8009790 <MX_USB_DEVICE_Init+0x54>)
 800977a:	f7fe fd53 	bl	8008224 <USBD_Start>
 800977e:	4603      	mov	r3, r0
 8009780:	2b00      	cmp	r3, #0
 8009782:	d001      	beq.n	8009788 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009784:	f7f8 f908 	bl	8001998 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009788:	bf00      	nop
 800978a:	bd80      	pop	{r7, pc}
 800978c:	200000e8 	.word	0x200000e8
 8009790:	20000354 	.word	0x20000354
 8009794:	20000054 	.word	0x20000054
 8009798:	200000d4 	.word	0x200000d4

0800979c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80097a0:	2200      	movs	r2, #0
 80097a2:	4905      	ldr	r1, [pc, #20]	; (80097b8 <CDC_Init_FS+0x1c>)
 80097a4:	4805      	ldr	r0, [pc, #20]	; (80097bc <CDC_Init_FS+0x20>)
 80097a6:	f7fe fc1b 	bl	8007fe0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80097aa:	4905      	ldr	r1, [pc, #20]	; (80097c0 <CDC_Init_FS+0x24>)
 80097ac:	4803      	ldr	r0, [pc, #12]	; (80097bc <CDC_Init_FS+0x20>)
 80097ae:	f7fe fc39 	bl	8008024 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80097b2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80097b4:	4618      	mov	r0, r3
 80097b6:	bd80      	pop	{r7, pc}
 80097b8:	20000a30 	.word	0x20000a30
 80097bc:	20000354 	.word	0x20000354
 80097c0:	20000630 	.word	0x20000630

080097c4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80097c4:	b480      	push	{r7}
 80097c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80097c8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80097ca:	4618      	mov	r0, r3
 80097cc:	46bd      	mov	sp, r7
 80097ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d2:	4770      	bx	lr

080097d4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80097d4:	b480      	push	{r7}
 80097d6:	b083      	sub	sp, #12
 80097d8:	af00      	add	r7, sp, #0
 80097da:	4603      	mov	r3, r0
 80097dc:	6039      	str	r1, [r7, #0]
 80097de:	71fb      	strb	r3, [r7, #7]
 80097e0:	4613      	mov	r3, r2
 80097e2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80097e4:	79fb      	ldrb	r3, [r7, #7]
 80097e6:	2b23      	cmp	r3, #35	; 0x23
 80097e8:	d84a      	bhi.n	8009880 <CDC_Control_FS+0xac>
 80097ea:	a201      	add	r2, pc, #4	; (adr r2, 80097f0 <CDC_Control_FS+0x1c>)
 80097ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097f0:	08009881 	.word	0x08009881
 80097f4:	08009881 	.word	0x08009881
 80097f8:	08009881 	.word	0x08009881
 80097fc:	08009881 	.word	0x08009881
 8009800:	08009881 	.word	0x08009881
 8009804:	08009881 	.word	0x08009881
 8009808:	08009881 	.word	0x08009881
 800980c:	08009881 	.word	0x08009881
 8009810:	08009881 	.word	0x08009881
 8009814:	08009881 	.word	0x08009881
 8009818:	08009881 	.word	0x08009881
 800981c:	08009881 	.word	0x08009881
 8009820:	08009881 	.word	0x08009881
 8009824:	08009881 	.word	0x08009881
 8009828:	08009881 	.word	0x08009881
 800982c:	08009881 	.word	0x08009881
 8009830:	08009881 	.word	0x08009881
 8009834:	08009881 	.word	0x08009881
 8009838:	08009881 	.word	0x08009881
 800983c:	08009881 	.word	0x08009881
 8009840:	08009881 	.word	0x08009881
 8009844:	08009881 	.word	0x08009881
 8009848:	08009881 	.word	0x08009881
 800984c:	08009881 	.word	0x08009881
 8009850:	08009881 	.word	0x08009881
 8009854:	08009881 	.word	0x08009881
 8009858:	08009881 	.word	0x08009881
 800985c:	08009881 	.word	0x08009881
 8009860:	08009881 	.word	0x08009881
 8009864:	08009881 	.word	0x08009881
 8009868:	08009881 	.word	0x08009881
 800986c:	08009881 	.word	0x08009881
 8009870:	08009881 	.word	0x08009881
 8009874:	08009881 	.word	0x08009881
 8009878:	08009881 	.word	0x08009881
 800987c:	08009881 	.word	0x08009881
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009880:	bf00      	nop
  }

  return (USBD_OK);
 8009882:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009884:	4618      	mov	r0, r3
 8009886:	370c      	adds	r7, #12
 8009888:	46bd      	mov	sp, r7
 800988a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988e:	4770      	bx	lr

08009890 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b082      	sub	sp, #8
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
 8009898:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800989a:	6879      	ldr	r1, [r7, #4]
 800989c:	4805      	ldr	r0, [pc, #20]	; (80098b4 <CDC_Receive_FS+0x24>)
 800989e:	f7fe fbc1 	bl	8008024 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80098a2:	4804      	ldr	r0, [pc, #16]	; (80098b4 <CDC_Receive_FS+0x24>)
 80098a4:	f7fe fc22 	bl	80080ec <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80098a8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	3708      	adds	r7, #8
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}
 80098b2:	bf00      	nop
 80098b4:	20000354 	.word	0x20000354

080098b8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b084      	sub	sp, #16
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
 80098c0:	460b      	mov	r3, r1
 80098c2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80098c4:	2300      	movs	r3, #0
 80098c6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80098c8:	4b0d      	ldr	r3, [pc, #52]	; (8009900 <CDC_Transmit_FS+0x48>)
 80098ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80098ce:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80098d0:	68bb      	ldr	r3, [r7, #8]
 80098d2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d001      	beq.n	80098de <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80098da:	2301      	movs	r3, #1
 80098dc:	e00b      	b.n	80098f6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80098de:	887b      	ldrh	r3, [r7, #2]
 80098e0:	461a      	mov	r2, r3
 80098e2:	6879      	ldr	r1, [r7, #4]
 80098e4:	4806      	ldr	r0, [pc, #24]	; (8009900 <CDC_Transmit_FS+0x48>)
 80098e6:	f7fe fb7b 	bl	8007fe0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80098ea:	4805      	ldr	r0, [pc, #20]	; (8009900 <CDC_Transmit_FS+0x48>)
 80098ec:	f7fe fbb8 	bl	8008060 <USBD_CDC_TransmitPacket>
 80098f0:	4603      	mov	r3, r0
 80098f2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80098f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80098f6:	4618      	mov	r0, r3
 80098f8:	3710      	adds	r7, #16
 80098fa:	46bd      	mov	sp, r7
 80098fc:	bd80      	pop	{r7, pc}
 80098fe:	bf00      	nop
 8009900:	20000354 	.word	0x20000354

08009904 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009904:	b480      	push	{r7}
 8009906:	b087      	sub	sp, #28
 8009908:	af00      	add	r7, sp, #0
 800990a:	60f8      	str	r0, [r7, #12]
 800990c:	60b9      	str	r1, [r7, #8]
 800990e:	4613      	mov	r3, r2
 8009910:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009912:	2300      	movs	r3, #0
 8009914:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009916:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800991a:	4618      	mov	r0, r3
 800991c:	371c      	adds	r7, #28
 800991e:	46bd      	mov	sp, r7
 8009920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009924:	4770      	bx	lr
	...

08009928 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009928:	b480      	push	{r7}
 800992a:	b083      	sub	sp, #12
 800992c:	af00      	add	r7, sp, #0
 800992e:	4603      	mov	r3, r0
 8009930:	6039      	str	r1, [r7, #0]
 8009932:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	2212      	movs	r2, #18
 8009938:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800993a:	4b03      	ldr	r3, [pc, #12]	; (8009948 <USBD_FS_DeviceDescriptor+0x20>)
}
 800993c:	4618      	mov	r0, r3
 800993e:	370c      	adds	r7, #12
 8009940:	46bd      	mov	sp, r7
 8009942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009946:	4770      	bx	lr
 8009948:	20000104 	.word	0x20000104

0800994c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800994c:	b480      	push	{r7}
 800994e:	b083      	sub	sp, #12
 8009950:	af00      	add	r7, sp, #0
 8009952:	4603      	mov	r3, r0
 8009954:	6039      	str	r1, [r7, #0]
 8009956:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	2204      	movs	r2, #4
 800995c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800995e:	4b03      	ldr	r3, [pc, #12]	; (800996c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009960:	4618      	mov	r0, r3
 8009962:	370c      	adds	r7, #12
 8009964:	46bd      	mov	sp, r7
 8009966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996a:	4770      	bx	lr
 800996c:	20000118 	.word	0x20000118

08009970 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b082      	sub	sp, #8
 8009974:	af00      	add	r7, sp, #0
 8009976:	4603      	mov	r3, r0
 8009978:	6039      	str	r1, [r7, #0]
 800997a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800997c:	79fb      	ldrb	r3, [r7, #7]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d105      	bne.n	800998e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009982:	683a      	ldr	r2, [r7, #0]
 8009984:	4907      	ldr	r1, [pc, #28]	; (80099a4 <USBD_FS_ProductStrDescriptor+0x34>)
 8009986:	4808      	ldr	r0, [pc, #32]	; (80099a8 <USBD_FS_ProductStrDescriptor+0x38>)
 8009988:	f7ff fdf8 	bl	800957c <USBD_GetString>
 800998c:	e004      	b.n	8009998 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800998e:	683a      	ldr	r2, [r7, #0]
 8009990:	4904      	ldr	r1, [pc, #16]	; (80099a4 <USBD_FS_ProductStrDescriptor+0x34>)
 8009992:	4805      	ldr	r0, [pc, #20]	; (80099a8 <USBD_FS_ProductStrDescriptor+0x38>)
 8009994:	f7ff fdf2 	bl	800957c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009998:	4b02      	ldr	r3, [pc, #8]	; (80099a4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800999a:	4618      	mov	r0, r3
 800999c:	3708      	adds	r7, #8
 800999e:	46bd      	mov	sp, r7
 80099a0:	bd80      	pop	{r7, pc}
 80099a2:	bf00      	nop
 80099a4:	20000e30 	.word	0x20000e30
 80099a8:	0800bd58 	.word	0x0800bd58

080099ac <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80099ac:	b580      	push	{r7, lr}
 80099ae:	b082      	sub	sp, #8
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	4603      	mov	r3, r0
 80099b4:	6039      	str	r1, [r7, #0]
 80099b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80099b8:	683a      	ldr	r2, [r7, #0]
 80099ba:	4904      	ldr	r1, [pc, #16]	; (80099cc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80099bc:	4804      	ldr	r0, [pc, #16]	; (80099d0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80099be:	f7ff fddd 	bl	800957c <USBD_GetString>
  return USBD_StrDesc;
 80099c2:	4b02      	ldr	r3, [pc, #8]	; (80099cc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80099c4:	4618      	mov	r0, r3
 80099c6:	3708      	adds	r7, #8
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}
 80099cc:	20000e30 	.word	0x20000e30
 80099d0:	0800bd70 	.word	0x0800bd70

080099d4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b082      	sub	sp, #8
 80099d8:	af00      	add	r7, sp, #0
 80099da:	4603      	mov	r3, r0
 80099dc:	6039      	str	r1, [r7, #0]
 80099de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	221a      	movs	r2, #26
 80099e4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80099e6:	f000 f843 	bl	8009a70 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80099ea:	4b02      	ldr	r3, [pc, #8]	; (80099f4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80099ec:	4618      	mov	r0, r3
 80099ee:	3708      	adds	r7, #8
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bd80      	pop	{r7, pc}
 80099f4:	2000011c 	.word	0x2000011c

080099f8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b082      	sub	sp, #8
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	4603      	mov	r3, r0
 8009a00:	6039      	str	r1, [r7, #0]
 8009a02:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009a04:	79fb      	ldrb	r3, [r7, #7]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d105      	bne.n	8009a16 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009a0a:	683a      	ldr	r2, [r7, #0]
 8009a0c:	4907      	ldr	r1, [pc, #28]	; (8009a2c <USBD_FS_ConfigStrDescriptor+0x34>)
 8009a0e:	4808      	ldr	r0, [pc, #32]	; (8009a30 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009a10:	f7ff fdb4 	bl	800957c <USBD_GetString>
 8009a14:	e004      	b.n	8009a20 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009a16:	683a      	ldr	r2, [r7, #0]
 8009a18:	4904      	ldr	r1, [pc, #16]	; (8009a2c <USBD_FS_ConfigStrDescriptor+0x34>)
 8009a1a:	4805      	ldr	r0, [pc, #20]	; (8009a30 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009a1c:	f7ff fdae 	bl	800957c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009a20:	4b02      	ldr	r3, [pc, #8]	; (8009a2c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009a22:	4618      	mov	r0, r3
 8009a24:	3708      	adds	r7, #8
 8009a26:	46bd      	mov	sp, r7
 8009a28:	bd80      	pop	{r7, pc}
 8009a2a:	bf00      	nop
 8009a2c:	20000e30 	.word	0x20000e30
 8009a30:	0800bd84 	.word	0x0800bd84

08009a34 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b082      	sub	sp, #8
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	4603      	mov	r3, r0
 8009a3c:	6039      	str	r1, [r7, #0]
 8009a3e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009a40:	79fb      	ldrb	r3, [r7, #7]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d105      	bne.n	8009a52 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009a46:	683a      	ldr	r2, [r7, #0]
 8009a48:	4907      	ldr	r1, [pc, #28]	; (8009a68 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009a4a:	4808      	ldr	r0, [pc, #32]	; (8009a6c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009a4c:	f7ff fd96 	bl	800957c <USBD_GetString>
 8009a50:	e004      	b.n	8009a5c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009a52:	683a      	ldr	r2, [r7, #0]
 8009a54:	4904      	ldr	r1, [pc, #16]	; (8009a68 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009a56:	4805      	ldr	r0, [pc, #20]	; (8009a6c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009a58:	f7ff fd90 	bl	800957c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009a5c:	4b02      	ldr	r3, [pc, #8]	; (8009a68 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009a5e:	4618      	mov	r0, r3
 8009a60:	3708      	adds	r7, #8
 8009a62:	46bd      	mov	sp, r7
 8009a64:	bd80      	pop	{r7, pc}
 8009a66:	bf00      	nop
 8009a68:	20000e30 	.word	0x20000e30
 8009a6c:	0800bd90 	.word	0x0800bd90

08009a70 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b084      	sub	sp, #16
 8009a74:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009a76:	4b0f      	ldr	r3, [pc, #60]	; (8009ab4 <Get_SerialNum+0x44>)
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009a7c:	4b0e      	ldr	r3, [pc, #56]	; (8009ab8 <Get_SerialNum+0x48>)
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009a82:	4b0e      	ldr	r3, [pc, #56]	; (8009abc <Get_SerialNum+0x4c>)
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009a88:	68fa      	ldr	r2, [r7, #12]
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	4413      	add	r3, r2
 8009a8e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d009      	beq.n	8009aaa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009a96:	2208      	movs	r2, #8
 8009a98:	4909      	ldr	r1, [pc, #36]	; (8009ac0 <Get_SerialNum+0x50>)
 8009a9a:	68f8      	ldr	r0, [r7, #12]
 8009a9c:	f000 f814 	bl	8009ac8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009aa0:	2204      	movs	r2, #4
 8009aa2:	4908      	ldr	r1, [pc, #32]	; (8009ac4 <Get_SerialNum+0x54>)
 8009aa4:	68b8      	ldr	r0, [r7, #8]
 8009aa6:	f000 f80f 	bl	8009ac8 <IntToUnicode>
  }
}
 8009aaa:	bf00      	nop
 8009aac:	3710      	adds	r7, #16
 8009aae:	46bd      	mov	sp, r7
 8009ab0:	bd80      	pop	{r7, pc}
 8009ab2:	bf00      	nop
 8009ab4:	1fff7a10 	.word	0x1fff7a10
 8009ab8:	1fff7a14 	.word	0x1fff7a14
 8009abc:	1fff7a18 	.word	0x1fff7a18
 8009ac0:	2000011e 	.word	0x2000011e
 8009ac4:	2000012e 	.word	0x2000012e

08009ac8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009ac8:	b480      	push	{r7}
 8009aca:	b087      	sub	sp, #28
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	60f8      	str	r0, [r7, #12]
 8009ad0:	60b9      	str	r1, [r7, #8]
 8009ad2:	4613      	mov	r3, r2
 8009ad4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009ada:	2300      	movs	r3, #0
 8009adc:	75fb      	strb	r3, [r7, #23]
 8009ade:	e027      	b.n	8009b30 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	0f1b      	lsrs	r3, r3, #28
 8009ae4:	2b09      	cmp	r3, #9
 8009ae6:	d80b      	bhi.n	8009b00 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	0f1b      	lsrs	r3, r3, #28
 8009aec:	b2da      	uxtb	r2, r3
 8009aee:	7dfb      	ldrb	r3, [r7, #23]
 8009af0:	005b      	lsls	r3, r3, #1
 8009af2:	4619      	mov	r1, r3
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	440b      	add	r3, r1
 8009af8:	3230      	adds	r2, #48	; 0x30
 8009afa:	b2d2      	uxtb	r2, r2
 8009afc:	701a      	strb	r2, [r3, #0]
 8009afe:	e00a      	b.n	8009b16 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	0f1b      	lsrs	r3, r3, #28
 8009b04:	b2da      	uxtb	r2, r3
 8009b06:	7dfb      	ldrb	r3, [r7, #23]
 8009b08:	005b      	lsls	r3, r3, #1
 8009b0a:	4619      	mov	r1, r3
 8009b0c:	68bb      	ldr	r3, [r7, #8]
 8009b0e:	440b      	add	r3, r1
 8009b10:	3237      	adds	r2, #55	; 0x37
 8009b12:	b2d2      	uxtb	r2, r2
 8009b14:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	011b      	lsls	r3, r3, #4
 8009b1a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009b1c:	7dfb      	ldrb	r3, [r7, #23]
 8009b1e:	005b      	lsls	r3, r3, #1
 8009b20:	3301      	adds	r3, #1
 8009b22:	68ba      	ldr	r2, [r7, #8]
 8009b24:	4413      	add	r3, r2
 8009b26:	2200      	movs	r2, #0
 8009b28:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009b2a:	7dfb      	ldrb	r3, [r7, #23]
 8009b2c:	3301      	adds	r3, #1
 8009b2e:	75fb      	strb	r3, [r7, #23]
 8009b30:	7dfa      	ldrb	r2, [r7, #23]
 8009b32:	79fb      	ldrb	r3, [r7, #7]
 8009b34:	429a      	cmp	r2, r3
 8009b36:	d3d3      	bcc.n	8009ae0 <IntToUnicode+0x18>
  }
}
 8009b38:	bf00      	nop
 8009b3a:	bf00      	nop
 8009b3c:	371c      	adds	r7, #28
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b44:	4770      	bx	lr
	...

08009b48 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b08a      	sub	sp, #40	; 0x28
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009b50:	f107 0314 	add.w	r3, r7, #20
 8009b54:	2200      	movs	r2, #0
 8009b56:	601a      	str	r2, [r3, #0]
 8009b58:	605a      	str	r2, [r3, #4]
 8009b5a:	609a      	str	r2, [r3, #8]
 8009b5c:	60da      	str	r2, [r3, #12]
 8009b5e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009b68:	d13a      	bne.n	8009be0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	613b      	str	r3, [r7, #16]
 8009b6e:	4b1e      	ldr	r3, [pc, #120]	; (8009be8 <HAL_PCD_MspInit+0xa0>)
 8009b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b72:	4a1d      	ldr	r2, [pc, #116]	; (8009be8 <HAL_PCD_MspInit+0xa0>)
 8009b74:	f043 0301 	orr.w	r3, r3, #1
 8009b78:	6313      	str	r3, [r2, #48]	; 0x30
 8009b7a:	4b1b      	ldr	r3, [pc, #108]	; (8009be8 <HAL_PCD_MspInit+0xa0>)
 8009b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b7e:	f003 0301 	and.w	r3, r3, #1
 8009b82:	613b      	str	r3, [r7, #16]
 8009b84:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009b86:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8009b8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009b8c:	2302      	movs	r3, #2
 8009b8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b90:	2300      	movs	r3, #0
 8009b92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009b94:	2303      	movs	r3, #3
 8009b96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009b98:	230a      	movs	r3, #10
 8009b9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009b9c:	f107 0314 	add.w	r3, r7, #20
 8009ba0:	4619      	mov	r1, r3
 8009ba2:	4812      	ldr	r0, [pc, #72]	; (8009bec <HAL_PCD_MspInit+0xa4>)
 8009ba4:	f7f9 f8f4 	bl	8002d90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009ba8:	4b0f      	ldr	r3, [pc, #60]	; (8009be8 <HAL_PCD_MspInit+0xa0>)
 8009baa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bac:	4a0e      	ldr	r2, [pc, #56]	; (8009be8 <HAL_PCD_MspInit+0xa0>)
 8009bae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009bb2:	6353      	str	r3, [r2, #52]	; 0x34
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	60fb      	str	r3, [r7, #12]
 8009bb8:	4b0b      	ldr	r3, [pc, #44]	; (8009be8 <HAL_PCD_MspInit+0xa0>)
 8009bba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009bbc:	4a0a      	ldr	r2, [pc, #40]	; (8009be8 <HAL_PCD_MspInit+0xa0>)
 8009bbe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009bc2:	6453      	str	r3, [r2, #68]	; 0x44
 8009bc4:	4b08      	ldr	r3, [pc, #32]	; (8009be8 <HAL_PCD_MspInit+0xa0>)
 8009bc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009bc8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009bcc:	60fb      	str	r3, [r7, #12]
 8009bce:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	2100      	movs	r1, #0
 8009bd4:	2043      	movs	r0, #67	; 0x43
 8009bd6:	f7f9 f8a4 	bl	8002d22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009bda:	2043      	movs	r0, #67	; 0x43
 8009bdc:	f7f9 f8bd 	bl	8002d5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009be0:	bf00      	nop
 8009be2:	3728      	adds	r7, #40	; 0x28
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}
 8009be8:	40023800 	.word	0x40023800
 8009bec:	40020000 	.word	0x40020000

08009bf0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b082      	sub	sp, #8
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009c04:	4619      	mov	r1, r3
 8009c06:	4610      	mov	r0, r2
 8009c08:	f7fe fb59 	bl	80082be <USBD_LL_SetupStage>
}
 8009c0c:	bf00      	nop
 8009c0e:	3708      	adds	r7, #8
 8009c10:	46bd      	mov	sp, r7
 8009c12:	bd80      	pop	{r7, pc}

08009c14 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b082      	sub	sp, #8
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
 8009c1c:	460b      	mov	r3, r1
 8009c1e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8009c26:	78fa      	ldrb	r2, [r7, #3]
 8009c28:	6879      	ldr	r1, [r7, #4]
 8009c2a:	4613      	mov	r3, r2
 8009c2c:	00db      	lsls	r3, r3, #3
 8009c2e:	4413      	add	r3, r2
 8009c30:	009b      	lsls	r3, r3, #2
 8009c32:	440b      	add	r3, r1
 8009c34:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8009c38:	681a      	ldr	r2, [r3, #0]
 8009c3a:	78fb      	ldrb	r3, [r7, #3]
 8009c3c:	4619      	mov	r1, r3
 8009c3e:	f7fe fb93 	bl	8008368 <USBD_LL_DataOutStage>
}
 8009c42:	bf00      	nop
 8009c44:	3708      	adds	r7, #8
 8009c46:	46bd      	mov	sp, r7
 8009c48:	bd80      	pop	{r7, pc}

08009c4a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c4a:	b580      	push	{r7, lr}
 8009c4c:	b082      	sub	sp, #8
 8009c4e:	af00      	add	r7, sp, #0
 8009c50:	6078      	str	r0, [r7, #4]
 8009c52:	460b      	mov	r3, r1
 8009c54:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8009c5c:	78fa      	ldrb	r2, [r7, #3]
 8009c5e:	6879      	ldr	r1, [r7, #4]
 8009c60:	4613      	mov	r3, r2
 8009c62:	00db      	lsls	r3, r3, #3
 8009c64:	4413      	add	r3, r2
 8009c66:	009b      	lsls	r3, r3, #2
 8009c68:	440b      	add	r3, r1
 8009c6a:	334c      	adds	r3, #76	; 0x4c
 8009c6c:	681a      	ldr	r2, [r3, #0]
 8009c6e:	78fb      	ldrb	r3, [r7, #3]
 8009c70:	4619      	mov	r1, r3
 8009c72:	f7fe fc2c 	bl	80084ce <USBD_LL_DataInStage>
}
 8009c76:	bf00      	nop
 8009c78:	3708      	adds	r7, #8
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	bd80      	pop	{r7, pc}

08009c7e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c7e:	b580      	push	{r7, lr}
 8009c80:	b082      	sub	sp, #8
 8009c82:	af00      	add	r7, sp, #0
 8009c84:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	f7fe fd60 	bl	8008752 <USBD_LL_SOF>
}
 8009c92:	bf00      	nop
 8009c94:	3708      	adds	r7, #8
 8009c96:	46bd      	mov	sp, r7
 8009c98:	bd80      	pop	{r7, pc}

08009c9a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c9a:	b580      	push	{r7, lr}
 8009c9c:	b084      	sub	sp, #16
 8009c9e:	af00      	add	r7, sp, #0
 8009ca0:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009ca2:	2301      	movs	r3, #1
 8009ca4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	68db      	ldr	r3, [r3, #12]
 8009caa:	2b02      	cmp	r3, #2
 8009cac:	d001      	beq.n	8009cb2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009cae:	f7f7 fe73 	bl	8001998 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009cb8:	7bfa      	ldrb	r2, [r7, #15]
 8009cba:	4611      	mov	r1, r2
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	f7fe fd0a 	bl	80086d6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009cc8:	4618      	mov	r0, r3
 8009cca:	f7fe fcb2 	bl	8008632 <USBD_LL_Reset>
}
 8009cce:	bf00      	nop
 8009cd0:	3710      	adds	r7, #16
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	bd80      	pop	{r7, pc}
	...

08009cd8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b082      	sub	sp, #8
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	f7fe fd05 	bl	80086f6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	687a      	ldr	r2, [r7, #4]
 8009cf8:	6812      	ldr	r2, [r2, #0]
 8009cfa:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009cfe:	f043 0301 	orr.w	r3, r3, #1
 8009d02:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	6a1b      	ldr	r3, [r3, #32]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d005      	beq.n	8009d18 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009d0c:	4b04      	ldr	r3, [pc, #16]	; (8009d20 <HAL_PCD_SuspendCallback+0x48>)
 8009d0e:	691b      	ldr	r3, [r3, #16]
 8009d10:	4a03      	ldr	r2, [pc, #12]	; (8009d20 <HAL_PCD_SuspendCallback+0x48>)
 8009d12:	f043 0306 	orr.w	r3, r3, #6
 8009d16:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009d18:	bf00      	nop
 8009d1a:	3708      	adds	r7, #8
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	bd80      	pop	{r7, pc}
 8009d20:	e000ed00 	.word	0xe000ed00

08009d24 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b082      	sub	sp, #8
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009d32:	4618      	mov	r0, r3
 8009d34:	f7fe fcf5 	bl	8008722 <USBD_LL_Resume>
}
 8009d38:	bf00      	nop
 8009d3a:	3708      	adds	r7, #8
 8009d3c:	46bd      	mov	sp, r7
 8009d3e:	bd80      	pop	{r7, pc}

08009d40 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b082      	sub	sp, #8
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
 8009d48:	460b      	mov	r3, r1
 8009d4a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009d52:	78fa      	ldrb	r2, [r7, #3]
 8009d54:	4611      	mov	r1, r2
 8009d56:	4618      	mov	r0, r3
 8009d58:	f7fe fd4d 	bl	80087f6 <USBD_LL_IsoOUTIncomplete>
}
 8009d5c:	bf00      	nop
 8009d5e:	3708      	adds	r7, #8
 8009d60:	46bd      	mov	sp, r7
 8009d62:	bd80      	pop	{r7, pc}

08009d64 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b082      	sub	sp, #8
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
 8009d6c:	460b      	mov	r3, r1
 8009d6e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009d76:	78fa      	ldrb	r2, [r7, #3]
 8009d78:	4611      	mov	r1, r2
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	f7fe fd09 	bl	8008792 <USBD_LL_IsoINIncomplete>
}
 8009d80:	bf00      	nop
 8009d82:	3708      	adds	r7, #8
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bd80      	pop	{r7, pc}

08009d88 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d88:	b580      	push	{r7, lr}
 8009d8a:	b082      	sub	sp, #8
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009d96:	4618      	mov	r0, r3
 8009d98:	f7fe fd5f 	bl	800885a <USBD_LL_DevConnected>
}
 8009d9c:	bf00      	nop
 8009d9e:	3708      	adds	r7, #8
 8009da0:	46bd      	mov	sp, r7
 8009da2:	bd80      	pop	{r7, pc}

08009da4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009da4:	b580      	push	{r7, lr}
 8009da6:	b082      	sub	sp, #8
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009db2:	4618      	mov	r0, r3
 8009db4:	f7fe fd5c 	bl	8008870 <USBD_LL_DevDisconnected>
}
 8009db8:	bf00      	nop
 8009dba:	3708      	adds	r7, #8
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	bd80      	pop	{r7, pc}

08009dc0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b082      	sub	sp, #8
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	781b      	ldrb	r3, [r3, #0]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d13c      	bne.n	8009e4a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009dd0:	4a20      	ldr	r2, [pc, #128]	; (8009e54 <USBD_LL_Init+0x94>)
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	4a1e      	ldr	r2, [pc, #120]	; (8009e54 <USBD_LL_Init+0x94>)
 8009ddc:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009de0:	4b1c      	ldr	r3, [pc, #112]	; (8009e54 <USBD_LL_Init+0x94>)
 8009de2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009de6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009de8:	4b1a      	ldr	r3, [pc, #104]	; (8009e54 <USBD_LL_Init+0x94>)
 8009dea:	2204      	movs	r2, #4
 8009dec:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009dee:	4b19      	ldr	r3, [pc, #100]	; (8009e54 <USBD_LL_Init+0x94>)
 8009df0:	2202      	movs	r2, #2
 8009df2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009df4:	4b17      	ldr	r3, [pc, #92]	; (8009e54 <USBD_LL_Init+0x94>)
 8009df6:	2200      	movs	r2, #0
 8009df8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009dfa:	4b16      	ldr	r3, [pc, #88]	; (8009e54 <USBD_LL_Init+0x94>)
 8009dfc:	2202      	movs	r2, #2
 8009dfe:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009e00:	4b14      	ldr	r3, [pc, #80]	; (8009e54 <USBD_LL_Init+0x94>)
 8009e02:	2200      	movs	r2, #0
 8009e04:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009e06:	4b13      	ldr	r3, [pc, #76]	; (8009e54 <USBD_LL_Init+0x94>)
 8009e08:	2200      	movs	r2, #0
 8009e0a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009e0c:	4b11      	ldr	r3, [pc, #68]	; (8009e54 <USBD_LL_Init+0x94>)
 8009e0e:	2200      	movs	r2, #0
 8009e10:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009e12:	4b10      	ldr	r3, [pc, #64]	; (8009e54 <USBD_LL_Init+0x94>)
 8009e14:	2200      	movs	r2, #0
 8009e16:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009e18:	4b0e      	ldr	r3, [pc, #56]	; (8009e54 <USBD_LL_Init+0x94>)
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009e1e:	480d      	ldr	r0, [pc, #52]	; (8009e54 <USBD_LL_Init+0x94>)
 8009e20:	f7f9 f9a9 	bl	8003176 <HAL_PCD_Init>
 8009e24:	4603      	mov	r3, r0
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d001      	beq.n	8009e2e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009e2a:	f7f7 fdb5 	bl	8001998 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009e2e:	2180      	movs	r1, #128	; 0x80
 8009e30:	4808      	ldr	r0, [pc, #32]	; (8009e54 <USBD_LL_Init+0x94>)
 8009e32:	f7fa fc00 	bl	8004636 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009e36:	2240      	movs	r2, #64	; 0x40
 8009e38:	2100      	movs	r1, #0
 8009e3a:	4806      	ldr	r0, [pc, #24]	; (8009e54 <USBD_LL_Init+0x94>)
 8009e3c:	f7fa fbb4 	bl	80045a8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009e40:	2280      	movs	r2, #128	; 0x80
 8009e42:	2101      	movs	r1, #1
 8009e44:	4803      	ldr	r0, [pc, #12]	; (8009e54 <USBD_LL_Init+0x94>)
 8009e46:	f7fa fbaf 	bl	80045a8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009e4a:	2300      	movs	r3, #0
}
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	3708      	adds	r7, #8
 8009e50:	46bd      	mov	sp, r7
 8009e52:	bd80      	pop	{r7, pc}
 8009e54:	20001030 	.word	0x20001030

08009e58 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b084      	sub	sp, #16
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e60:	2300      	movs	r3, #0
 8009e62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e64:	2300      	movs	r3, #0
 8009e66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009e6e:	4618      	mov	r0, r3
 8009e70:	f7f9 fa9e 	bl	80033b0 <HAL_PCD_Start>
 8009e74:	4603      	mov	r3, r0
 8009e76:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e78:	7bfb      	ldrb	r3, [r7, #15]
 8009e7a:	4618      	mov	r0, r3
 8009e7c:	f000 f942 	bl	800a104 <USBD_Get_USB_Status>
 8009e80:	4603      	mov	r3, r0
 8009e82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009e84:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e86:	4618      	mov	r0, r3
 8009e88:	3710      	adds	r7, #16
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bd80      	pop	{r7, pc}

08009e8e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009e8e:	b580      	push	{r7, lr}
 8009e90:	b084      	sub	sp, #16
 8009e92:	af00      	add	r7, sp, #0
 8009e94:	6078      	str	r0, [r7, #4]
 8009e96:	4608      	mov	r0, r1
 8009e98:	4611      	mov	r1, r2
 8009e9a:	461a      	mov	r2, r3
 8009e9c:	4603      	mov	r3, r0
 8009e9e:	70fb      	strb	r3, [r7, #3]
 8009ea0:	460b      	mov	r3, r1
 8009ea2:	70bb      	strb	r3, [r7, #2]
 8009ea4:	4613      	mov	r3, r2
 8009ea6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009eac:	2300      	movs	r3, #0
 8009eae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8009eb6:	78bb      	ldrb	r3, [r7, #2]
 8009eb8:	883a      	ldrh	r2, [r7, #0]
 8009eba:	78f9      	ldrb	r1, [r7, #3]
 8009ebc:	f7f9 ff6f 	bl	8003d9e <HAL_PCD_EP_Open>
 8009ec0:	4603      	mov	r3, r0
 8009ec2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ec4:	7bfb      	ldrb	r3, [r7, #15]
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	f000 f91c 	bl	800a104 <USBD_Get_USB_Status>
 8009ecc:	4603      	mov	r3, r0
 8009ece:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009ed0:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	3710      	adds	r7, #16
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	bd80      	pop	{r7, pc}

08009eda <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009eda:	b580      	push	{r7, lr}
 8009edc:	b084      	sub	sp, #16
 8009ede:	af00      	add	r7, sp, #0
 8009ee0:	6078      	str	r0, [r7, #4]
 8009ee2:	460b      	mov	r3, r1
 8009ee4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009eea:	2300      	movs	r3, #0
 8009eec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009ef4:	78fa      	ldrb	r2, [r7, #3]
 8009ef6:	4611      	mov	r1, r2
 8009ef8:	4618      	mov	r0, r3
 8009efa:	f7f9 ffb8 	bl	8003e6e <HAL_PCD_EP_Close>
 8009efe:	4603      	mov	r3, r0
 8009f00:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f02:	7bfb      	ldrb	r3, [r7, #15]
 8009f04:	4618      	mov	r0, r3
 8009f06:	f000 f8fd 	bl	800a104 <USBD_Get_USB_Status>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f0e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f10:	4618      	mov	r0, r3
 8009f12:	3710      	adds	r7, #16
 8009f14:	46bd      	mov	sp, r7
 8009f16:	bd80      	pop	{r7, pc}

08009f18 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b084      	sub	sp, #16
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
 8009f20:	460b      	mov	r3, r1
 8009f22:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f24:	2300      	movs	r3, #0
 8009f26:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f28:	2300      	movs	r3, #0
 8009f2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009f32:	78fa      	ldrb	r2, [r7, #3]
 8009f34:	4611      	mov	r1, r2
 8009f36:	4618      	mov	r0, r3
 8009f38:	f7fa f890 	bl	800405c <HAL_PCD_EP_SetStall>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f40:	7bfb      	ldrb	r3, [r7, #15]
 8009f42:	4618      	mov	r0, r3
 8009f44:	f000 f8de 	bl	800a104 <USBD_Get_USB_Status>
 8009f48:	4603      	mov	r3, r0
 8009f4a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f4c:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	3710      	adds	r7, #16
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}

08009f56 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009f56:	b580      	push	{r7, lr}
 8009f58:	b084      	sub	sp, #16
 8009f5a:	af00      	add	r7, sp, #0
 8009f5c:	6078      	str	r0, [r7, #4]
 8009f5e:	460b      	mov	r3, r1
 8009f60:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f62:	2300      	movs	r3, #0
 8009f64:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f66:	2300      	movs	r3, #0
 8009f68:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009f70:	78fa      	ldrb	r2, [r7, #3]
 8009f72:	4611      	mov	r1, r2
 8009f74:	4618      	mov	r0, r3
 8009f76:	f7fa f8d5 	bl	8004124 <HAL_PCD_EP_ClrStall>
 8009f7a:	4603      	mov	r3, r0
 8009f7c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f7e:	7bfb      	ldrb	r3, [r7, #15]
 8009f80:	4618      	mov	r0, r3
 8009f82:	f000 f8bf 	bl	800a104 <USBD_Get_USB_Status>
 8009f86:	4603      	mov	r3, r0
 8009f88:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f8a:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	3710      	adds	r7, #16
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}

08009f94 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009f94:	b480      	push	{r7}
 8009f96:	b085      	sub	sp, #20
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
 8009f9c:	460b      	mov	r3, r1
 8009f9e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009fa6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009fa8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	da0b      	bge.n	8009fc8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009fb0:	78fb      	ldrb	r3, [r7, #3]
 8009fb2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009fb6:	68f9      	ldr	r1, [r7, #12]
 8009fb8:	4613      	mov	r3, r2
 8009fba:	00db      	lsls	r3, r3, #3
 8009fbc:	4413      	add	r3, r2
 8009fbe:	009b      	lsls	r3, r3, #2
 8009fc0:	440b      	add	r3, r1
 8009fc2:	333e      	adds	r3, #62	; 0x3e
 8009fc4:	781b      	ldrb	r3, [r3, #0]
 8009fc6:	e00b      	b.n	8009fe0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009fc8:	78fb      	ldrb	r3, [r7, #3]
 8009fca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009fce:	68f9      	ldr	r1, [r7, #12]
 8009fd0:	4613      	mov	r3, r2
 8009fd2:	00db      	lsls	r3, r3, #3
 8009fd4:	4413      	add	r3, r2
 8009fd6:	009b      	lsls	r3, r3, #2
 8009fd8:	440b      	add	r3, r1
 8009fda:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8009fde:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	3714      	adds	r7, #20
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fea:	4770      	bx	lr

08009fec <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b084      	sub	sp, #16
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
 8009ff4:	460b      	mov	r3, r1
 8009ff6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a006:	78fa      	ldrb	r2, [r7, #3]
 800a008:	4611      	mov	r1, r2
 800a00a:	4618      	mov	r0, r3
 800a00c:	f7f9 fea2 	bl	8003d54 <HAL_PCD_SetAddress>
 800a010:	4603      	mov	r3, r0
 800a012:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a014:	7bfb      	ldrb	r3, [r7, #15]
 800a016:	4618      	mov	r0, r3
 800a018:	f000 f874 	bl	800a104 <USBD_Get_USB_Status>
 800a01c:	4603      	mov	r3, r0
 800a01e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a020:	7bbb      	ldrb	r3, [r7, #14]
}
 800a022:	4618      	mov	r0, r3
 800a024:	3710      	adds	r7, #16
 800a026:	46bd      	mov	sp, r7
 800a028:	bd80      	pop	{r7, pc}

0800a02a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a02a:	b580      	push	{r7, lr}
 800a02c:	b086      	sub	sp, #24
 800a02e:	af00      	add	r7, sp, #0
 800a030:	60f8      	str	r0, [r7, #12]
 800a032:	607a      	str	r2, [r7, #4]
 800a034:	603b      	str	r3, [r7, #0]
 800a036:	460b      	mov	r3, r1
 800a038:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a03a:	2300      	movs	r3, #0
 800a03c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a03e:	2300      	movs	r3, #0
 800a040:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800a048:	7af9      	ldrb	r1, [r7, #11]
 800a04a:	683b      	ldr	r3, [r7, #0]
 800a04c:	687a      	ldr	r2, [r7, #4]
 800a04e:	f7f9 ffbb 	bl	8003fc8 <HAL_PCD_EP_Transmit>
 800a052:	4603      	mov	r3, r0
 800a054:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a056:	7dfb      	ldrb	r3, [r7, #23]
 800a058:	4618      	mov	r0, r3
 800a05a:	f000 f853 	bl	800a104 <USBD_Get_USB_Status>
 800a05e:	4603      	mov	r3, r0
 800a060:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a062:	7dbb      	ldrb	r3, [r7, #22]
}
 800a064:	4618      	mov	r0, r3
 800a066:	3718      	adds	r7, #24
 800a068:	46bd      	mov	sp, r7
 800a06a:	bd80      	pop	{r7, pc}

0800a06c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b086      	sub	sp, #24
 800a070:	af00      	add	r7, sp, #0
 800a072:	60f8      	str	r0, [r7, #12]
 800a074:	607a      	str	r2, [r7, #4]
 800a076:	603b      	str	r3, [r7, #0]
 800a078:	460b      	mov	r3, r1
 800a07a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a07c:	2300      	movs	r3, #0
 800a07e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a080:	2300      	movs	r3, #0
 800a082:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800a08a:	7af9      	ldrb	r1, [r7, #11]
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	687a      	ldr	r2, [r7, #4]
 800a090:	f7f9 ff37 	bl	8003f02 <HAL_PCD_EP_Receive>
 800a094:	4603      	mov	r3, r0
 800a096:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a098:	7dfb      	ldrb	r3, [r7, #23]
 800a09a:	4618      	mov	r0, r3
 800a09c:	f000 f832 	bl	800a104 <USBD_Get_USB_Status>
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a0a4:	7dbb      	ldrb	r3, [r7, #22]
}
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	3718      	adds	r7, #24
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	bd80      	pop	{r7, pc}

0800a0ae <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a0ae:	b580      	push	{r7, lr}
 800a0b0:	b082      	sub	sp, #8
 800a0b2:	af00      	add	r7, sp, #0
 800a0b4:	6078      	str	r0, [r7, #4]
 800a0b6:	460b      	mov	r3, r1
 800a0b8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a0c0:	78fa      	ldrb	r2, [r7, #3]
 800a0c2:	4611      	mov	r1, r2
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	f7f9 ff67 	bl	8003f98 <HAL_PCD_EP_GetRxCount>
 800a0ca:	4603      	mov	r3, r0
}
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	3708      	adds	r7, #8
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	bd80      	pop	{r7, pc}

0800a0d4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a0d4:	b480      	push	{r7}
 800a0d6:	b083      	sub	sp, #12
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a0dc:	4b03      	ldr	r3, [pc, #12]	; (800a0ec <USBD_static_malloc+0x18>)
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	370c      	adds	r7, #12
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e8:	4770      	bx	lr
 800a0ea:	bf00      	nop
 800a0ec:	2000153c 	.word	0x2000153c

0800a0f0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a0f0:	b480      	push	{r7}
 800a0f2:	b083      	sub	sp, #12
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]

}
 800a0f8:	bf00      	nop
 800a0fa:	370c      	adds	r7, #12
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a102:	4770      	bx	lr

0800a104 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a104:	b480      	push	{r7}
 800a106:	b085      	sub	sp, #20
 800a108:	af00      	add	r7, sp, #0
 800a10a:	4603      	mov	r3, r0
 800a10c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a10e:	2300      	movs	r3, #0
 800a110:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a112:	79fb      	ldrb	r3, [r7, #7]
 800a114:	2b03      	cmp	r3, #3
 800a116:	d817      	bhi.n	800a148 <USBD_Get_USB_Status+0x44>
 800a118:	a201      	add	r2, pc, #4	; (adr r2, 800a120 <USBD_Get_USB_Status+0x1c>)
 800a11a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a11e:	bf00      	nop
 800a120:	0800a131 	.word	0x0800a131
 800a124:	0800a137 	.word	0x0800a137
 800a128:	0800a13d 	.word	0x0800a13d
 800a12c:	0800a143 	.word	0x0800a143
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a130:	2300      	movs	r3, #0
 800a132:	73fb      	strb	r3, [r7, #15]
    break;
 800a134:	e00b      	b.n	800a14e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a136:	2303      	movs	r3, #3
 800a138:	73fb      	strb	r3, [r7, #15]
    break;
 800a13a:	e008      	b.n	800a14e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a13c:	2301      	movs	r3, #1
 800a13e:	73fb      	strb	r3, [r7, #15]
    break;
 800a140:	e005      	b.n	800a14e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a142:	2303      	movs	r3, #3
 800a144:	73fb      	strb	r3, [r7, #15]
    break;
 800a146:	e002      	b.n	800a14e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a148:	2303      	movs	r3, #3
 800a14a:	73fb      	strb	r3, [r7, #15]
    break;
 800a14c:	bf00      	nop
  }
  return usb_status;
 800a14e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a150:	4618      	mov	r0, r3
 800a152:	3714      	adds	r7, #20
 800a154:	46bd      	mov	sp, r7
 800a156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15a:	4770      	bx	lr

0800a15c <__errno>:
 800a15c:	4b01      	ldr	r3, [pc, #4]	; (800a164 <__errno+0x8>)
 800a15e:	6818      	ldr	r0, [r3, #0]
 800a160:	4770      	bx	lr
 800a162:	bf00      	nop
 800a164:	20000138 	.word	0x20000138

0800a168 <__libc_init_array>:
 800a168:	b570      	push	{r4, r5, r6, lr}
 800a16a:	4d0d      	ldr	r5, [pc, #52]	; (800a1a0 <__libc_init_array+0x38>)
 800a16c:	4c0d      	ldr	r4, [pc, #52]	; (800a1a4 <__libc_init_array+0x3c>)
 800a16e:	1b64      	subs	r4, r4, r5
 800a170:	10a4      	asrs	r4, r4, #2
 800a172:	2600      	movs	r6, #0
 800a174:	42a6      	cmp	r6, r4
 800a176:	d109      	bne.n	800a18c <__libc_init_array+0x24>
 800a178:	4d0b      	ldr	r5, [pc, #44]	; (800a1a8 <__libc_init_array+0x40>)
 800a17a:	4c0c      	ldr	r4, [pc, #48]	; (800a1ac <__libc_init_array+0x44>)
 800a17c:	f001 fdde 	bl	800bd3c <_init>
 800a180:	1b64      	subs	r4, r4, r5
 800a182:	10a4      	asrs	r4, r4, #2
 800a184:	2600      	movs	r6, #0
 800a186:	42a6      	cmp	r6, r4
 800a188:	d105      	bne.n	800a196 <__libc_init_array+0x2e>
 800a18a:	bd70      	pop	{r4, r5, r6, pc}
 800a18c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a190:	4798      	blx	r3
 800a192:	3601      	adds	r6, #1
 800a194:	e7ee      	b.n	800a174 <__libc_init_array+0xc>
 800a196:	f855 3b04 	ldr.w	r3, [r5], #4
 800a19a:	4798      	blx	r3
 800a19c:	3601      	adds	r6, #1
 800a19e:	e7f2      	b.n	800a186 <__libc_init_array+0x1e>
 800a1a0:	0800bfd8 	.word	0x0800bfd8
 800a1a4:	0800bfd8 	.word	0x0800bfd8
 800a1a8:	0800bfd8 	.word	0x0800bfd8
 800a1ac:	0800bfdc 	.word	0x0800bfdc

0800a1b0 <memset>:
 800a1b0:	4402      	add	r2, r0
 800a1b2:	4603      	mov	r3, r0
 800a1b4:	4293      	cmp	r3, r2
 800a1b6:	d100      	bne.n	800a1ba <memset+0xa>
 800a1b8:	4770      	bx	lr
 800a1ba:	f803 1b01 	strb.w	r1, [r3], #1
 800a1be:	e7f9      	b.n	800a1b4 <memset+0x4>

0800a1c0 <atan>:
 800a1c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1c4:	ec55 4b10 	vmov	r4, r5, d0
 800a1c8:	4bc3      	ldr	r3, [pc, #780]	; (800a4d8 <atan+0x318>)
 800a1ca:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a1ce:	429e      	cmp	r6, r3
 800a1d0:	46ab      	mov	fp, r5
 800a1d2:	dd18      	ble.n	800a206 <atan+0x46>
 800a1d4:	4bc1      	ldr	r3, [pc, #772]	; (800a4dc <atan+0x31c>)
 800a1d6:	429e      	cmp	r6, r3
 800a1d8:	dc01      	bgt.n	800a1de <atan+0x1e>
 800a1da:	d109      	bne.n	800a1f0 <atan+0x30>
 800a1dc:	b144      	cbz	r4, 800a1f0 <atan+0x30>
 800a1de:	4622      	mov	r2, r4
 800a1e0:	462b      	mov	r3, r5
 800a1e2:	4620      	mov	r0, r4
 800a1e4:	4629      	mov	r1, r5
 800a1e6:	f7f6 f807 	bl	80001f8 <__adddf3>
 800a1ea:	4604      	mov	r4, r0
 800a1ec:	460d      	mov	r5, r1
 800a1ee:	e006      	b.n	800a1fe <atan+0x3e>
 800a1f0:	f1bb 0f00 	cmp.w	fp, #0
 800a1f4:	f300 8131 	bgt.w	800a45a <atan+0x29a>
 800a1f8:	a59b      	add	r5, pc, #620	; (adr r5, 800a468 <atan+0x2a8>)
 800a1fa:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a1fe:	ec45 4b10 	vmov	d0, r4, r5
 800a202:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a206:	4bb6      	ldr	r3, [pc, #728]	; (800a4e0 <atan+0x320>)
 800a208:	429e      	cmp	r6, r3
 800a20a:	dc14      	bgt.n	800a236 <atan+0x76>
 800a20c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800a210:	429e      	cmp	r6, r3
 800a212:	dc0d      	bgt.n	800a230 <atan+0x70>
 800a214:	a396      	add	r3, pc, #600	; (adr r3, 800a470 <atan+0x2b0>)
 800a216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a21a:	ee10 0a10 	vmov	r0, s0
 800a21e:	4629      	mov	r1, r5
 800a220:	f7f5 ffea 	bl	80001f8 <__adddf3>
 800a224:	4baf      	ldr	r3, [pc, #700]	; (800a4e4 <atan+0x324>)
 800a226:	2200      	movs	r2, #0
 800a228:	f7f6 fc2c 	bl	8000a84 <__aeabi_dcmpgt>
 800a22c:	2800      	cmp	r0, #0
 800a22e:	d1e6      	bne.n	800a1fe <atan+0x3e>
 800a230:	f04f 3aff 	mov.w	sl, #4294967295
 800a234:	e02b      	b.n	800a28e <atan+0xce>
 800a236:	f000 f9b7 	bl	800a5a8 <fabs>
 800a23a:	4bab      	ldr	r3, [pc, #684]	; (800a4e8 <atan+0x328>)
 800a23c:	429e      	cmp	r6, r3
 800a23e:	ec55 4b10 	vmov	r4, r5, d0
 800a242:	f300 80bf 	bgt.w	800a3c4 <atan+0x204>
 800a246:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800a24a:	429e      	cmp	r6, r3
 800a24c:	f300 80a0 	bgt.w	800a390 <atan+0x1d0>
 800a250:	ee10 2a10 	vmov	r2, s0
 800a254:	ee10 0a10 	vmov	r0, s0
 800a258:	462b      	mov	r3, r5
 800a25a:	4629      	mov	r1, r5
 800a25c:	f7f5 ffcc 	bl	80001f8 <__adddf3>
 800a260:	4ba0      	ldr	r3, [pc, #640]	; (800a4e4 <atan+0x324>)
 800a262:	2200      	movs	r2, #0
 800a264:	f7f5 ffc6 	bl	80001f4 <__aeabi_dsub>
 800a268:	2200      	movs	r2, #0
 800a26a:	4606      	mov	r6, r0
 800a26c:	460f      	mov	r7, r1
 800a26e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a272:	4620      	mov	r0, r4
 800a274:	4629      	mov	r1, r5
 800a276:	f7f5 ffbf 	bl	80001f8 <__adddf3>
 800a27a:	4602      	mov	r2, r0
 800a27c:	460b      	mov	r3, r1
 800a27e:	4630      	mov	r0, r6
 800a280:	4639      	mov	r1, r7
 800a282:	f7f6 fa99 	bl	80007b8 <__aeabi_ddiv>
 800a286:	f04f 0a00 	mov.w	sl, #0
 800a28a:	4604      	mov	r4, r0
 800a28c:	460d      	mov	r5, r1
 800a28e:	4622      	mov	r2, r4
 800a290:	462b      	mov	r3, r5
 800a292:	4620      	mov	r0, r4
 800a294:	4629      	mov	r1, r5
 800a296:	f7f6 f965 	bl	8000564 <__aeabi_dmul>
 800a29a:	4602      	mov	r2, r0
 800a29c:	460b      	mov	r3, r1
 800a29e:	4680      	mov	r8, r0
 800a2a0:	4689      	mov	r9, r1
 800a2a2:	f7f6 f95f 	bl	8000564 <__aeabi_dmul>
 800a2a6:	a374      	add	r3, pc, #464	; (adr r3, 800a478 <atan+0x2b8>)
 800a2a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ac:	4606      	mov	r6, r0
 800a2ae:	460f      	mov	r7, r1
 800a2b0:	f7f6 f958 	bl	8000564 <__aeabi_dmul>
 800a2b4:	a372      	add	r3, pc, #456	; (adr r3, 800a480 <atan+0x2c0>)
 800a2b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ba:	f7f5 ff9d 	bl	80001f8 <__adddf3>
 800a2be:	4632      	mov	r2, r6
 800a2c0:	463b      	mov	r3, r7
 800a2c2:	f7f6 f94f 	bl	8000564 <__aeabi_dmul>
 800a2c6:	a370      	add	r3, pc, #448	; (adr r3, 800a488 <atan+0x2c8>)
 800a2c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2cc:	f7f5 ff94 	bl	80001f8 <__adddf3>
 800a2d0:	4632      	mov	r2, r6
 800a2d2:	463b      	mov	r3, r7
 800a2d4:	f7f6 f946 	bl	8000564 <__aeabi_dmul>
 800a2d8:	a36d      	add	r3, pc, #436	; (adr r3, 800a490 <atan+0x2d0>)
 800a2da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2de:	f7f5 ff8b 	bl	80001f8 <__adddf3>
 800a2e2:	4632      	mov	r2, r6
 800a2e4:	463b      	mov	r3, r7
 800a2e6:	f7f6 f93d 	bl	8000564 <__aeabi_dmul>
 800a2ea:	a36b      	add	r3, pc, #428	; (adr r3, 800a498 <atan+0x2d8>)
 800a2ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2f0:	f7f5 ff82 	bl	80001f8 <__adddf3>
 800a2f4:	4632      	mov	r2, r6
 800a2f6:	463b      	mov	r3, r7
 800a2f8:	f7f6 f934 	bl	8000564 <__aeabi_dmul>
 800a2fc:	a368      	add	r3, pc, #416	; (adr r3, 800a4a0 <atan+0x2e0>)
 800a2fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a302:	f7f5 ff79 	bl	80001f8 <__adddf3>
 800a306:	4642      	mov	r2, r8
 800a308:	464b      	mov	r3, r9
 800a30a:	f7f6 f92b 	bl	8000564 <__aeabi_dmul>
 800a30e:	a366      	add	r3, pc, #408	; (adr r3, 800a4a8 <atan+0x2e8>)
 800a310:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a314:	4680      	mov	r8, r0
 800a316:	4689      	mov	r9, r1
 800a318:	4630      	mov	r0, r6
 800a31a:	4639      	mov	r1, r7
 800a31c:	f7f6 f922 	bl	8000564 <__aeabi_dmul>
 800a320:	a363      	add	r3, pc, #396	; (adr r3, 800a4b0 <atan+0x2f0>)
 800a322:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a326:	f7f5 ff65 	bl	80001f4 <__aeabi_dsub>
 800a32a:	4632      	mov	r2, r6
 800a32c:	463b      	mov	r3, r7
 800a32e:	f7f6 f919 	bl	8000564 <__aeabi_dmul>
 800a332:	a361      	add	r3, pc, #388	; (adr r3, 800a4b8 <atan+0x2f8>)
 800a334:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a338:	f7f5 ff5c 	bl	80001f4 <__aeabi_dsub>
 800a33c:	4632      	mov	r2, r6
 800a33e:	463b      	mov	r3, r7
 800a340:	f7f6 f910 	bl	8000564 <__aeabi_dmul>
 800a344:	a35e      	add	r3, pc, #376	; (adr r3, 800a4c0 <atan+0x300>)
 800a346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a34a:	f7f5 ff53 	bl	80001f4 <__aeabi_dsub>
 800a34e:	4632      	mov	r2, r6
 800a350:	463b      	mov	r3, r7
 800a352:	f7f6 f907 	bl	8000564 <__aeabi_dmul>
 800a356:	a35c      	add	r3, pc, #368	; (adr r3, 800a4c8 <atan+0x308>)
 800a358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a35c:	f7f5 ff4a 	bl	80001f4 <__aeabi_dsub>
 800a360:	4632      	mov	r2, r6
 800a362:	463b      	mov	r3, r7
 800a364:	f7f6 f8fe 	bl	8000564 <__aeabi_dmul>
 800a368:	4602      	mov	r2, r0
 800a36a:	460b      	mov	r3, r1
 800a36c:	4640      	mov	r0, r8
 800a36e:	4649      	mov	r1, r9
 800a370:	f7f5 ff42 	bl	80001f8 <__adddf3>
 800a374:	4622      	mov	r2, r4
 800a376:	462b      	mov	r3, r5
 800a378:	f7f6 f8f4 	bl	8000564 <__aeabi_dmul>
 800a37c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800a380:	4602      	mov	r2, r0
 800a382:	460b      	mov	r3, r1
 800a384:	d14b      	bne.n	800a41e <atan+0x25e>
 800a386:	4620      	mov	r0, r4
 800a388:	4629      	mov	r1, r5
 800a38a:	f7f5 ff33 	bl	80001f4 <__aeabi_dsub>
 800a38e:	e72c      	b.n	800a1ea <atan+0x2a>
 800a390:	ee10 0a10 	vmov	r0, s0
 800a394:	4b53      	ldr	r3, [pc, #332]	; (800a4e4 <atan+0x324>)
 800a396:	2200      	movs	r2, #0
 800a398:	4629      	mov	r1, r5
 800a39a:	f7f5 ff2b 	bl	80001f4 <__aeabi_dsub>
 800a39e:	4b51      	ldr	r3, [pc, #324]	; (800a4e4 <atan+0x324>)
 800a3a0:	4606      	mov	r6, r0
 800a3a2:	460f      	mov	r7, r1
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	4620      	mov	r0, r4
 800a3a8:	4629      	mov	r1, r5
 800a3aa:	f7f5 ff25 	bl	80001f8 <__adddf3>
 800a3ae:	4602      	mov	r2, r0
 800a3b0:	460b      	mov	r3, r1
 800a3b2:	4630      	mov	r0, r6
 800a3b4:	4639      	mov	r1, r7
 800a3b6:	f7f6 f9ff 	bl	80007b8 <__aeabi_ddiv>
 800a3ba:	f04f 0a01 	mov.w	sl, #1
 800a3be:	4604      	mov	r4, r0
 800a3c0:	460d      	mov	r5, r1
 800a3c2:	e764      	b.n	800a28e <atan+0xce>
 800a3c4:	4b49      	ldr	r3, [pc, #292]	; (800a4ec <atan+0x32c>)
 800a3c6:	429e      	cmp	r6, r3
 800a3c8:	da1d      	bge.n	800a406 <atan+0x246>
 800a3ca:	ee10 0a10 	vmov	r0, s0
 800a3ce:	4b48      	ldr	r3, [pc, #288]	; (800a4f0 <atan+0x330>)
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	4629      	mov	r1, r5
 800a3d4:	f7f5 ff0e 	bl	80001f4 <__aeabi_dsub>
 800a3d8:	4b45      	ldr	r3, [pc, #276]	; (800a4f0 <atan+0x330>)
 800a3da:	4606      	mov	r6, r0
 800a3dc:	460f      	mov	r7, r1
 800a3de:	2200      	movs	r2, #0
 800a3e0:	4620      	mov	r0, r4
 800a3e2:	4629      	mov	r1, r5
 800a3e4:	f7f6 f8be 	bl	8000564 <__aeabi_dmul>
 800a3e8:	4b3e      	ldr	r3, [pc, #248]	; (800a4e4 <atan+0x324>)
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	f7f5 ff04 	bl	80001f8 <__adddf3>
 800a3f0:	4602      	mov	r2, r0
 800a3f2:	460b      	mov	r3, r1
 800a3f4:	4630      	mov	r0, r6
 800a3f6:	4639      	mov	r1, r7
 800a3f8:	f7f6 f9de 	bl	80007b8 <__aeabi_ddiv>
 800a3fc:	f04f 0a02 	mov.w	sl, #2
 800a400:	4604      	mov	r4, r0
 800a402:	460d      	mov	r5, r1
 800a404:	e743      	b.n	800a28e <atan+0xce>
 800a406:	462b      	mov	r3, r5
 800a408:	ee10 2a10 	vmov	r2, s0
 800a40c:	4939      	ldr	r1, [pc, #228]	; (800a4f4 <atan+0x334>)
 800a40e:	2000      	movs	r0, #0
 800a410:	f7f6 f9d2 	bl	80007b8 <__aeabi_ddiv>
 800a414:	f04f 0a03 	mov.w	sl, #3
 800a418:	4604      	mov	r4, r0
 800a41a:	460d      	mov	r5, r1
 800a41c:	e737      	b.n	800a28e <atan+0xce>
 800a41e:	4b36      	ldr	r3, [pc, #216]	; (800a4f8 <atan+0x338>)
 800a420:	4e36      	ldr	r6, [pc, #216]	; (800a4fc <atan+0x33c>)
 800a422:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800a426:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800a42a:	e9da 2300 	ldrd	r2, r3, [sl]
 800a42e:	f7f5 fee1 	bl	80001f4 <__aeabi_dsub>
 800a432:	4622      	mov	r2, r4
 800a434:	462b      	mov	r3, r5
 800a436:	f7f5 fedd 	bl	80001f4 <__aeabi_dsub>
 800a43a:	4602      	mov	r2, r0
 800a43c:	460b      	mov	r3, r1
 800a43e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800a442:	f7f5 fed7 	bl	80001f4 <__aeabi_dsub>
 800a446:	f1bb 0f00 	cmp.w	fp, #0
 800a44a:	4604      	mov	r4, r0
 800a44c:	460d      	mov	r5, r1
 800a44e:	f6bf aed6 	bge.w	800a1fe <atan+0x3e>
 800a452:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a456:	461d      	mov	r5, r3
 800a458:	e6d1      	b.n	800a1fe <atan+0x3e>
 800a45a:	a51d      	add	r5, pc, #116	; (adr r5, 800a4d0 <atan+0x310>)
 800a45c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a460:	e6cd      	b.n	800a1fe <atan+0x3e>
 800a462:	bf00      	nop
 800a464:	f3af 8000 	nop.w
 800a468:	54442d18 	.word	0x54442d18
 800a46c:	bff921fb 	.word	0xbff921fb
 800a470:	8800759c 	.word	0x8800759c
 800a474:	7e37e43c 	.word	0x7e37e43c
 800a478:	e322da11 	.word	0xe322da11
 800a47c:	3f90ad3a 	.word	0x3f90ad3a
 800a480:	24760deb 	.word	0x24760deb
 800a484:	3fa97b4b 	.word	0x3fa97b4b
 800a488:	a0d03d51 	.word	0xa0d03d51
 800a48c:	3fb10d66 	.word	0x3fb10d66
 800a490:	c54c206e 	.word	0xc54c206e
 800a494:	3fb745cd 	.word	0x3fb745cd
 800a498:	920083ff 	.word	0x920083ff
 800a49c:	3fc24924 	.word	0x3fc24924
 800a4a0:	5555550d 	.word	0x5555550d
 800a4a4:	3fd55555 	.word	0x3fd55555
 800a4a8:	2c6a6c2f 	.word	0x2c6a6c2f
 800a4ac:	bfa2b444 	.word	0xbfa2b444
 800a4b0:	52defd9a 	.word	0x52defd9a
 800a4b4:	3fadde2d 	.word	0x3fadde2d
 800a4b8:	af749a6d 	.word	0xaf749a6d
 800a4bc:	3fb3b0f2 	.word	0x3fb3b0f2
 800a4c0:	fe231671 	.word	0xfe231671
 800a4c4:	3fbc71c6 	.word	0x3fbc71c6
 800a4c8:	9998ebc4 	.word	0x9998ebc4
 800a4cc:	3fc99999 	.word	0x3fc99999
 800a4d0:	54442d18 	.word	0x54442d18
 800a4d4:	3ff921fb 	.word	0x3ff921fb
 800a4d8:	440fffff 	.word	0x440fffff
 800a4dc:	7ff00000 	.word	0x7ff00000
 800a4e0:	3fdbffff 	.word	0x3fdbffff
 800a4e4:	3ff00000 	.word	0x3ff00000
 800a4e8:	3ff2ffff 	.word	0x3ff2ffff
 800a4ec:	40038000 	.word	0x40038000
 800a4f0:	3ff80000 	.word	0x3ff80000
 800a4f4:	bff00000 	.word	0xbff00000
 800a4f8:	0800bdd0 	.word	0x0800bdd0
 800a4fc:	0800bdb0 	.word	0x0800bdb0

0800a500 <cos>:
 800a500:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a502:	ec53 2b10 	vmov	r2, r3, d0
 800a506:	4826      	ldr	r0, [pc, #152]	; (800a5a0 <cos+0xa0>)
 800a508:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a50c:	4281      	cmp	r1, r0
 800a50e:	dc06      	bgt.n	800a51e <cos+0x1e>
 800a510:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800a598 <cos+0x98>
 800a514:	b005      	add	sp, #20
 800a516:	f85d eb04 	ldr.w	lr, [sp], #4
 800a51a:	f000 be29 	b.w	800b170 <__kernel_cos>
 800a51e:	4821      	ldr	r0, [pc, #132]	; (800a5a4 <cos+0xa4>)
 800a520:	4281      	cmp	r1, r0
 800a522:	dd09      	ble.n	800a538 <cos+0x38>
 800a524:	ee10 0a10 	vmov	r0, s0
 800a528:	4619      	mov	r1, r3
 800a52a:	f7f5 fe63 	bl	80001f4 <__aeabi_dsub>
 800a52e:	ec41 0b10 	vmov	d0, r0, r1
 800a532:	b005      	add	sp, #20
 800a534:	f85d fb04 	ldr.w	pc, [sp], #4
 800a538:	4668      	mov	r0, sp
 800a53a:	f000 fb59 	bl	800abf0 <__ieee754_rem_pio2>
 800a53e:	f000 0003 	and.w	r0, r0, #3
 800a542:	2801      	cmp	r0, #1
 800a544:	d00b      	beq.n	800a55e <cos+0x5e>
 800a546:	2802      	cmp	r0, #2
 800a548:	d016      	beq.n	800a578 <cos+0x78>
 800a54a:	b9e0      	cbnz	r0, 800a586 <cos+0x86>
 800a54c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a550:	ed9d 0b00 	vldr	d0, [sp]
 800a554:	f000 fe0c 	bl	800b170 <__kernel_cos>
 800a558:	ec51 0b10 	vmov	r0, r1, d0
 800a55c:	e7e7      	b.n	800a52e <cos+0x2e>
 800a55e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a562:	ed9d 0b00 	vldr	d0, [sp]
 800a566:	f001 fa1b 	bl	800b9a0 <__kernel_sin>
 800a56a:	ec53 2b10 	vmov	r2, r3, d0
 800a56e:	ee10 0a10 	vmov	r0, s0
 800a572:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a576:	e7da      	b.n	800a52e <cos+0x2e>
 800a578:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a57c:	ed9d 0b00 	vldr	d0, [sp]
 800a580:	f000 fdf6 	bl	800b170 <__kernel_cos>
 800a584:	e7f1      	b.n	800a56a <cos+0x6a>
 800a586:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a58a:	ed9d 0b00 	vldr	d0, [sp]
 800a58e:	2001      	movs	r0, #1
 800a590:	f001 fa06 	bl	800b9a0 <__kernel_sin>
 800a594:	e7e0      	b.n	800a558 <cos+0x58>
 800a596:	bf00      	nop
	...
 800a5a0:	3fe921fb 	.word	0x3fe921fb
 800a5a4:	7fefffff 	.word	0x7fefffff

0800a5a8 <fabs>:
 800a5a8:	ec51 0b10 	vmov	r0, r1, d0
 800a5ac:	ee10 2a10 	vmov	r2, s0
 800a5b0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a5b4:	ec43 2b10 	vmov	d0, r2, r3
 800a5b8:	4770      	bx	lr
 800a5ba:	0000      	movs	r0, r0
 800a5bc:	0000      	movs	r0, r0
	...

0800a5c0 <sin>:
 800a5c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a5c2:	ec53 2b10 	vmov	r2, r3, d0
 800a5c6:	4828      	ldr	r0, [pc, #160]	; (800a668 <sin+0xa8>)
 800a5c8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a5cc:	4281      	cmp	r1, r0
 800a5ce:	dc07      	bgt.n	800a5e0 <sin+0x20>
 800a5d0:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800a660 <sin+0xa0>
 800a5d4:	2000      	movs	r0, #0
 800a5d6:	b005      	add	sp, #20
 800a5d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a5dc:	f001 b9e0 	b.w	800b9a0 <__kernel_sin>
 800a5e0:	4822      	ldr	r0, [pc, #136]	; (800a66c <sin+0xac>)
 800a5e2:	4281      	cmp	r1, r0
 800a5e4:	dd09      	ble.n	800a5fa <sin+0x3a>
 800a5e6:	ee10 0a10 	vmov	r0, s0
 800a5ea:	4619      	mov	r1, r3
 800a5ec:	f7f5 fe02 	bl	80001f4 <__aeabi_dsub>
 800a5f0:	ec41 0b10 	vmov	d0, r0, r1
 800a5f4:	b005      	add	sp, #20
 800a5f6:	f85d fb04 	ldr.w	pc, [sp], #4
 800a5fa:	4668      	mov	r0, sp
 800a5fc:	f000 faf8 	bl	800abf0 <__ieee754_rem_pio2>
 800a600:	f000 0003 	and.w	r0, r0, #3
 800a604:	2801      	cmp	r0, #1
 800a606:	d00c      	beq.n	800a622 <sin+0x62>
 800a608:	2802      	cmp	r0, #2
 800a60a:	d011      	beq.n	800a630 <sin+0x70>
 800a60c:	b9f0      	cbnz	r0, 800a64c <sin+0x8c>
 800a60e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a612:	ed9d 0b00 	vldr	d0, [sp]
 800a616:	2001      	movs	r0, #1
 800a618:	f001 f9c2 	bl	800b9a0 <__kernel_sin>
 800a61c:	ec51 0b10 	vmov	r0, r1, d0
 800a620:	e7e6      	b.n	800a5f0 <sin+0x30>
 800a622:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a626:	ed9d 0b00 	vldr	d0, [sp]
 800a62a:	f000 fda1 	bl	800b170 <__kernel_cos>
 800a62e:	e7f5      	b.n	800a61c <sin+0x5c>
 800a630:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a634:	ed9d 0b00 	vldr	d0, [sp]
 800a638:	2001      	movs	r0, #1
 800a63a:	f001 f9b1 	bl	800b9a0 <__kernel_sin>
 800a63e:	ec53 2b10 	vmov	r2, r3, d0
 800a642:	ee10 0a10 	vmov	r0, s0
 800a646:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a64a:	e7d1      	b.n	800a5f0 <sin+0x30>
 800a64c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a650:	ed9d 0b00 	vldr	d0, [sp]
 800a654:	f000 fd8c 	bl	800b170 <__kernel_cos>
 800a658:	e7f1      	b.n	800a63e <sin+0x7e>
 800a65a:	bf00      	nop
 800a65c:	f3af 8000 	nop.w
	...
 800a668:	3fe921fb 	.word	0x3fe921fb
 800a66c:	7fefffff 	.word	0x7fefffff

0800a670 <acos>:
 800a670:	b538      	push	{r3, r4, r5, lr}
 800a672:	ed2d 8b02 	vpush	{d8}
 800a676:	ec55 4b10 	vmov	r4, r5, d0
 800a67a:	f000 f859 	bl	800a730 <__ieee754_acos>
 800a67e:	4622      	mov	r2, r4
 800a680:	462b      	mov	r3, r5
 800a682:	4620      	mov	r0, r4
 800a684:	4629      	mov	r1, r5
 800a686:	eeb0 8a40 	vmov.f32	s16, s0
 800a68a:	eef0 8a60 	vmov.f32	s17, s1
 800a68e:	f7f6 fa03 	bl	8000a98 <__aeabi_dcmpun>
 800a692:	b9a8      	cbnz	r0, 800a6c0 <acos+0x50>
 800a694:	ec45 4b10 	vmov	d0, r4, r5
 800a698:	f7ff ff86 	bl	800a5a8 <fabs>
 800a69c:	4b0c      	ldr	r3, [pc, #48]	; (800a6d0 <acos+0x60>)
 800a69e:	ec51 0b10 	vmov	r0, r1, d0
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	f7f6 f9ee 	bl	8000a84 <__aeabi_dcmpgt>
 800a6a8:	b150      	cbz	r0, 800a6c0 <acos+0x50>
 800a6aa:	f7ff fd57 	bl	800a15c <__errno>
 800a6ae:	ecbd 8b02 	vpop	{d8}
 800a6b2:	2321      	movs	r3, #33	; 0x21
 800a6b4:	6003      	str	r3, [r0, #0]
 800a6b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a6ba:	4806      	ldr	r0, [pc, #24]	; (800a6d4 <acos+0x64>)
 800a6bc:	f001 bab0 	b.w	800bc20 <nan>
 800a6c0:	eeb0 0a48 	vmov.f32	s0, s16
 800a6c4:	eef0 0a68 	vmov.f32	s1, s17
 800a6c8:	ecbd 8b02 	vpop	{d8}
 800a6cc:	bd38      	pop	{r3, r4, r5, pc}
 800a6ce:	bf00      	nop
 800a6d0:	3ff00000 	.word	0x3ff00000
 800a6d4:	0800bdf0 	.word	0x0800bdf0

0800a6d8 <sqrt>:
 800a6d8:	b538      	push	{r3, r4, r5, lr}
 800a6da:	ed2d 8b02 	vpush	{d8}
 800a6de:	ec55 4b10 	vmov	r4, r5, d0
 800a6e2:	f000 fc91 	bl	800b008 <__ieee754_sqrt>
 800a6e6:	4622      	mov	r2, r4
 800a6e8:	462b      	mov	r3, r5
 800a6ea:	4620      	mov	r0, r4
 800a6ec:	4629      	mov	r1, r5
 800a6ee:	eeb0 8a40 	vmov.f32	s16, s0
 800a6f2:	eef0 8a60 	vmov.f32	s17, s1
 800a6f6:	f7f6 f9cf 	bl	8000a98 <__aeabi_dcmpun>
 800a6fa:	b990      	cbnz	r0, 800a722 <sqrt+0x4a>
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	2300      	movs	r3, #0
 800a700:	4620      	mov	r0, r4
 800a702:	4629      	mov	r1, r5
 800a704:	f7f6 f9a0 	bl	8000a48 <__aeabi_dcmplt>
 800a708:	b158      	cbz	r0, 800a722 <sqrt+0x4a>
 800a70a:	f7ff fd27 	bl	800a15c <__errno>
 800a70e:	2321      	movs	r3, #33	; 0x21
 800a710:	6003      	str	r3, [r0, #0]
 800a712:	2200      	movs	r2, #0
 800a714:	2300      	movs	r3, #0
 800a716:	4610      	mov	r0, r2
 800a718:	4619      	mov	r1, r3
 800a71a:	f7f6 f84d 	bl	80007b8 <__aeabi_ddiv>
 800a71e:	ec41 0b18 	vmov	d8, r0, r1
 800a722:	eeb0 0a48 	vmov.f32	s0, s16
 800a726:	eef0 0a68 	vmov.f32	s1, s17
 800a72a:	ecbd 8b02 	vpop	{d8}
 800a72e:	bd38      	pop	{r3, r4, r5, pc}

0800a730 <__ieee754_acos>:
 800a730:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a734:	ec55 4b10 	vmov	r4, r5, d0
 800a738:	49b7      	ldr	r1, [pc, #732]	; (800aa18 <__ieee754_acos+0x2e8>)
 800a73a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a73e:	428b      	cmp	r3, r1
 800a740:	dd1b      	ble.n	800a77a <__ieee754_acos+0x4a>
 800a742:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800a746:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800a74a:	4323      	orrs	r3, r4
 800a74c:	d106      	bne.n	800a75c <__ieee754_acos+0x2c>
 800a74e:	2d00      	cmp	r5, #0
 800a750:	f300 8211 	bgt.w	800ab76 <__ieee754_acos+0x446>
 800a754:	ed9f 0b96 	vldr	d0, [pc, #600]	; 800a9b0 <__ieee754_acos+0x280>
 800a758:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a75c:	ee10 2a10 	vmov	r2, s0
 800a760:	462b      	mov	r3, r5
 800a762:	ee10 0a10 	vmov	r0, s0
 800a766:	4629      	mov	r1, r5
 800a768:	f7f5 fd44 	bl	80001f4 <__aeabi_dsub>
 800a76c:	4602      	mov	r2, r0
 800a76e:	460b      	mov	r3, r1
 800a770:	f7f6 f822 	bl	80007b8 <__aeabi_ddiv>
 800a774:	ec41 0b10 	vmov	d0, r0, r1
 800a778:	e7ee      	b.n	800a758 <__ieee754_acos+0x28>
 800a77a:	49a8      	ldr	r1, [pc, #672]	; (800aa1c <__ieee754_acos+0x2ec>)
 800a77c:	428b      	cmp	r3, r1
 800a77e:	f300 8087 	bgt.w	800a890 <__ieee754_acos+0x160>
 800a782:	4aa7      	ldr	r2, [pc, #668]	; (800aa20 <__ieee754_acos+0x2f0>)
 800a784:	4293      	cmp	r3, r2
 800a786:	f340 81f9 	ble.w	800ab7c <__ieee754_acos+0x44c>
 800a78a:	ee10 2a10 	vmov	r2, s0
 800a78e:	ee10 0a10 	vmov	r0, s0
 800a792:	462b      	mov	r3, r5
 800a794:	4629      	mov	r1, r5
 800a796:	f7f5 fee5 	bl	8000564 <__aeabi_dmul>
 800a79a:	a387      	add	r3, pc, #540	; (adr r3, 800a9b8 <__ieee754_acos+0x288>)
 800a79c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7a0:	4606      	mov	r6, r0
 800a7a2:	460f      	mov	r7, r1
 800a7a4:	f7f5 fede 	bl	8000564 <__aeabi_dmul>
 800a7a8:	a385      	add	r3, pc, #532	; (adr r3, 800a9c0 <__ieee754_acos+0x290>)
 800a7aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ae:	f7f5 fd23 	bl	80001f8 <__adddf3>
 800a7b2:	4632      	mov	r2, r6
 800a7b4:	463b      	mov	r3, r7
 800a7b6:	f7f5 fed5 	bl	8000564 <__aeabi_dmul>
 800a7ba:	a383      	add	r3, pc, #524	; (adr r3, 800a9c8 <__ieee754_acos+0x298>)
 800a7bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7c0:	f7f5 fd18 	bl	80001f4 <__aeabi_dsub>
 800a7c4:	4632      	mov	r2, r6
 800a7c6:	463b      	mov	r3, r7
 800a7c8:	f7f5 fecc 	bl	8000564 <__aeabi_dmul>
 800a7cc:	a380      	add	r3, pc, #512	; (adr r3, 800a9d0 <__ieee754_acos+0x2a0>)
 800a7ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7d2:	f7f5 fd11 	bl	80001f8 <__adddf3>
 800a7d6:	4632      	mov	r2, r6
 800a7d8:	463b      	mov	r3, r7
 800a7da:	f7f5 fec3 	bl	8000564 <__aeabi_dmul>
 800a7de:	a37e      	add	r3, pc, #504	; (adr r3, 800a9d8 <__ieee754_acos+0x2a8>)
 800a7e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7e4:	f7f5 fd06 	bl	80001f4 <__aeabi_dsub>
 800a7e8:	4632      	mov	r2, r6
 800a7ea:	463b      	mov	r3, r7
 800a7ec:	f7f5 feba 	bl	8000564 <__aeabi_dmul>
 800a7f0:	a37b      	add	r3, pc, #492	; (adr r3, 800a9e0 <__ieee754_acos+0x2b0>)
 800a7f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7f6:	f7f5 fcff 	bl	80001f8 <__adddf3>
 800a7fa:	4632      	mov	r2, r6
 800a7fc:	463b      	mov	r3, r7
 800a7fe:	f7f5 feb1 	bl	8000564 <__aeabi_dmul>
 800a802:	a379      	add	r3, pc, #484	; (adr r3, 800a9e8 <__ieee754_acos+0x2b8>)
 800a804:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a808:	4680      	mov	r8, r0
 800a80a:	4689      	mov	r9, r1
 800a80c:	4630      	mov	r0, r6
 800a80e:	4639      	mov	r1, r7
 800a810:	f7f5 fea8 	bl	8000564 <__aeabi_dmul>
 800a814:	a376      	add	r3, pc, #472	; (adr r3, 800a9f0 <__ieee754_acos+0x2c0>)
 800a816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a81a:	f7f5 fceb 	bl	80001f4 <__aeabi_dsub>
 800a81e:	4632      	mov	r2, r6
 800a820:	463b      	mov	r3, r7
 800a822:	f7f5 fe9f 	bl	8000564 <__aeabi_dmul>
 800a826:	a374      	add	r3, pc, #464	; (adr r3, 800a9f8 <__ieee754_acos+0x2c8>)
 800a828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a82c:	f7f5 fce4 	bl	80001f8 <__adddf3>
 800a830:	4632      	mov	r2, r6
 800a832:	463b      	mov	r3, r7
 800a834:	f7f5 fe96 	bl	8000564 <__aeabi_dmul>
 800a838:	a371      	add	r3, pc, #452	; (adr r3, 800aa00 <__ieee754_acos+0x2d0>)
 800a83a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a83e:	f7f5 fcd9 	bl	80001f4 <__aeabi_dsub>
 800a842:	4632      	mov	r2, r6
 800a844:	463b      	mov	r3, r7
 800a846:	f7f5 fe8d 	bl	8000564 <__aeabi_dmul>
 800a84a:	4b76      	ldr	r3, [pc, #472]	; (800aa24 <__ieee754_acos+0x2f4>)
 800a84c:	2200      	movs	r2, #0
 800a84e:	f7f5 fcd3 	bl	80001f8 <__adddf3>
 800a852:	4602      	mov	r2, r0
 800a854:	460b      	mov	r3, r1
 800a856:	4640      	mov	r0, r8
 800a858:	4649      	mov	r1, r9
 800a85a:	f7f5 ffad 	bl	80007b8 <__aeabi_ddiv>
 800a85e:	4622      	mov	r2, r4
 800a860:	462b      	mov	r3, r5
 800a862:	f7f5 fe7f 	bl	8000564 <__aeabi_dmul>
 800a866:	4602      	mov	r2, r0
 800a868:	460b      	mov	r3, r1
 800a86a:	a167      	add	r1, pc, #412	; (adr r1, 800aa08 <__ieee754_acos+0x2d8>)
 800a86c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a870:	f7f5 fcc0 	bl	80001f4 <__aeabi_dsub>
 800a874:	4602      	mov	r2, r0
 800a876:	460b      	mov	r3, r1
 800a878:	4620      	mov	r0, r4
 800a87a:	4629      	mov	r1, r5
 800a87c:	f7f5 fcba 	bl	80001f4 <__aeabi_dsub>
 800a880:	4602      	mov	r2, r0
 800a882:	460b      	mov	r3, r1
 800a884:	a162      	add	r1, pc, #392	; (adr r1, 800aa10 <__ieee754_acos+0x2e0>)
 800a886:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a88a:	f7f5 fcb3 	bl	80001f4 <__aeabi_dsub>
 800a88e:	e771      	b.n	800a774 <__ieee754_acos+0x44>
 800a890:	2d00      	cmp	r5, #0
 800a892:	f280 80cb 	bge.w	800aa2c <__ieee754_acos+0x2fc>
 800a896:	ee10 0a10 	vmov	r0, s0
 800a89a:	4b62      	ldr	r3, [pc, #392]	; (800aa24 <__ieee754_acos+0x2f4>)
 800a89c:	2200      	movs	r2, #0
 800a89e:	4629      	mov	r1, r5
 800a8a0:	f7f5 fcaa 	bl	80001f8 <__adddf3>
 800a8a4:	4b60      	ldr	r3, [pc, #384]	; (800aa28 <__ieee754_acos+0x2f8>)
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	f7f5 fe5c 	bl	8000564 <__aeabi_dmul>
 800a8ac:	a342      	add	r3, pc, #264	; (adr r3, 800a9b8 <__ieee754_acos+0x288>)
 800a8ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8b2:	4604      	mov	r4, r0
 800a8b4:	460d      	mov	r5, r1
 800a8b6:	f7f5 fe55 	bl	8000564 <__aeabi_dmul>
 800a8ba:	a341      	add	r3, pc, #260	; (adr r3, 800a9c0 <__ieee754_acos+0x290>)
 800a8bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c0:	f7f5 fc9a 	bl	80001f8 <__adddf3>
 800a8c4:	4622      	mov	r2, r4
 800a8c6:	462b      	mov	r3, r5
 800a8c8:	f7f5 fe4c 	bl	8000564 <__aeabi_dmul>
 800a8cc:	a33e      	add	r3, pc, #248	; (adr r3, 800a9c8 <__ieee754_acos+0x298>)
 800a8ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d2:	f7f5 fc8f 	bl	80001f4 <__aeabi_dsub>
 800a8d6:	4622      	mov	r2, r4
 800a8d8:	462b      	mov	r3, r5
 800a8da:	f7f5 fe43 	bl	8000564 <__aeabi_dmul>
 800a8de:	a33c      	add	r3, pc, #240	; (adr r3, 800a9d0 <__ieee754_acos+0x2a0>)
 800a8e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8e4:	f7f5 fc88 	bl	80001f8 <__adddf3>
 800a8e8:	4622      	mov	r2, r4
 800a8ea:	462b      	mov	r3, r5
 800a8ec:	f7f5 fe3a 	bl	8000564 <__aeabi_dmul>
 800a8f0:	a339      	add	r3, pc, #228	; (adr r3, 800a9d8 <__ieee754_acos+0x2a8>)
 800a8f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8f6:	f7f5 fc7d 	bl	80001f4 <__aeabi_dsub>
 800a8fa:	4622      	mov	r2, r4
 800a8fc:	462b      	mov	r3, r5
 800a8fe:	f7f5 fe31 	bl	8000564 <__aeabi_dmul>
 800a902:	a337      	add	r3, pc, #220	; (adr r3, 800a9e0 <__ieee754_acos+0x2b0>)
 800a904:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a908:	f7f5 fc76 	bl	80001f8 <__adddf3>
 800a90c:	4622      	mov	r2, r4
 800a90e:	462b      	mov	r3, r5
 800a910:	f7f5 fe28 	bl	8000564 <__aeabi_dmul>
 800a914:	ec45 4b10 	vmov	d0, r4, r5
 800a918:	4680      	mov	r8, r0
 800a91a:	4689      	mov	r9, r1
 800a91c:	f000 fb74 	bl	800b008 <__ieee754_sqrt>
 800a920:	a331      	add	r3, pc, #196	; (adr r3, 800a9e8 <__ieee754_acos+0x2b8>)
 800a922:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a926:	4620      	mov	r0, r4
 800a928:	4629      	mov	r1, r5
 800a92a:	ec57 6b10 	vmov	r6, r7, d0
 800a92e:	f7f5 fe19 	bl	8000564 <__aeabi_dmul>
 800a932:	a32f      	add	r3, pc, #188	; (adr r3, 800a9f0 <__ieee754_acos+0x2c0>)
 800a934:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a938:	f7f5 fc5c 	bl	80001f4 <__aeabi_dsub>
 800a93c:	4622      	mov	r2, r4
 800a93e:	462b      	mov	r3, r5
 800a940:	f7f5 fe10 	bl	8000564 <__aeabi_dmul>
 800a944:	a32c      	add	r3, pc, #176	; (adr r3, 800a9f8 <__ieee754_acos+0x2c8>)
 800a946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a94a:	f7f5 fc55 	bl	80001f8 <__adddf3>
 800a94e:	4622      	mov	r2, r4
 800a950:	462b      	mov	r3, r5
 800a952:	f7f5 fe07 	bl	8000564 <__aeabi_dmul>
 800a956:	a32a      	add	r3, pc, #168	; (adr r3, 800aa00 <__ieee754_acos+0x2d0>)
 800a958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a95c:	f7f5 fc4a 	bl	80001f4 <__aeabi_dsub>
 800a960:	4622      	mov	r2, r4
 800a962:	462b      	mov	r3, r5
 800a964:	f7f5 fdfe 	bl	8000564 <__aeabi_dmul>
 800a968:	4b2e      	ldr	r3, [pc, #184]	; (800aa24 <__ieee754_acos+0x2f4>)
 800a96a:	2200      	movs	r2, #0
 800a96c:	f7f5 fc44 	bl	80001f8 <__adddf3>
 800a970:	4602      	mov	r2, r0
 800a972:	460b      	mov	r3, r1
 800a974:	4640      	mov	r0, r8
 800a976:	4649      	mov	r1, r9
 800a978:	f7f5 ff1e 	bl	80007b8 <__aeabi_ddiv>
 800a97c:	4632      	mov	r2, r6
 800a97e:	463b      	mov	r3, r7
 800a980:	f7f5 fdf0 	bl	8000564 <__aeabi_dmul>
 800a984:	a320      	add	r3, pc, #128	; (adr r3, 800aa08 <__ieee754_acos+0x2d8>)
 800a986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a98a:	f7f5 fc33 	bl	80001f4 <__aeabi_dsub>
 800a98e:	4632      	mov	r2, r6
 800a990:	463b      	mov	r3, r7
 800a992:	f7f5 fc31 	bl	80001f8 <__adddf3>
 800a996:	4602      	mov	r2, r0
 800a998:	460b      	mov	r3, r1
 800a99a:	f7f5 fc2d 	bl	80001f8 <__adddf3>
 800a99e:	4602      	mov	r2, r0
 800a9a0:	460b      	mov	r3, r1
 800a9a2:	a103      	add	r1, pc, #12	; (adr r1, 800a9b0 <__ieee754_acos+0x280>)
 800a9a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a9a8:	e76f      	b.n	800a88a <__ieee754_acos+0x15a>
 800a9aa:	bf00      	nop
 800a9ac:	f3af 8000 	nop.w
 800a9b0:	54442d18 	.word	0x54442d18
 800a9b4:	400921fb 	.word	0x400921fb
 800a9b8:	0dfdf709 	.word	0x0dfdf709
 800a9bc:	3f023de1 	.word	0x3f023de1
 800a9c0:	7501b288 	.word	0x7501b288
 800a9c4:	3f49efe0 	.word	0x3f49efe0
 800a9c8:	b5688f3b 	.word	0xb5688f3b
 800a9cc:	3fa48228 	.word	0x3fa48228
 800a9d0:	0e884455 	.word	0x0e884455
 800a9d4:	3fc9c155 	.word	0x3fc9c155
 800a9d8:	03eb6f7d 	.word	0x03eb6f7d
 800a9dc:	3fd4d612 	.word	0x3fd4d612
 800a9e0:	55555555 	.word	0x55555555
 800a9e4:	3fc55555 	.word	0x3fc55555
 800a9e8:	b12e9282 	.word	0xb12e9282
 800a9ec:	3fb3b8c5 	.word	0x3fb3b8c5
 800a9f0:	1b8d0159 	.word	0x1b8d0159
 800a9f4:	3fe6066c 	.word	0x3fe6066c
 800a9f8:	9c598ac8 	.word	0x9c598ac8
 800a9fc:	40002ae5 	.word	0x40002ae5
 800aa00:	1c8a2d4b 	.word	0x1c8a2d4b
 800aa04:	40033a27 	.word	0x40033a27
 800aa08:	33145c07 	.word	0x33145c07
 800aa0c:	3c91a626 	.word	0x3c91a626
 800aa10:	54442d18 	.word	0x54442d18
 800aa14:	3ff921fb 	.word	0x3ff921fb
 800aa18:	3fefffff 	.word	0x3fefffff
 800aa1c:	3fdfffff 	.word	0x3fdfffff
 800aa20:	3c600000 	.word	0x3c600000
 800aa24:	3ff00000 	.word	0x3ff00000
 800aa28:	3fe00000 	.word	0x3fe00000
 800aa2c:	ee10 2a10 	vmov	r2, s0
 800aa30:	462b      	mov	r3, r5
 800aa32:	496d      	ldr	r1, [pc, #436]	; (800abe8 <__ieee754_acos+0x4b8>)
 800aa34:	2000      	movs	r0, #0
 800aa36:	f7f5 fbdd 	bl	80001f4 <__aeabi_dsub>
 800aa3a:	4b6c      	ldr	r3, [pc, #432]	; (800abec <__ieee754_acos+0x4bc>)
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	f7f5 fd91 	bl	8000564 <__aeabi_dmul>
 800aa42:	4604      	mov	r4, r0
 800aa44:	460d      	mov	r5, r1
 800aa46:	ec45 4b10 	vmov	d0, r4, r5
 800aa4a:	f000 fadd 	bl	800b008 <__ieee754_sqrt>
 800aa4e:	a34e      	add	r3, pc, #312	; (adr r3, 800ab88 <__ieee754_acos+0x458>)
 800aa50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa54:	4620      	mov	r0, r4
 800aa56:	4629      	mov	r1, r5
 800aa58:	ec59 8b10 	vmov	r8, r9, d0
 800aa5c:	f7f5 fd82 	bl	8000564 <__aeabi_dmul>
 800aa60:	a34b      	add	r3, pc, #300	; (adr r3, 800ab90 <__ieee754_acos+0x460>)
 800aa62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa66:	f7f5 fbc7 	bl	80001f8 <__adddf3>
 800aa6a:	4622      	mov	r2, r4
 800aa6c:	462b      	mov	r3, r5
 800aa6e:	f7f5 fd79 	bl	8000564 <__aeabi_dmul>
 800aa72:	a349      	add	r3, pc, #292	; (adr r3, 800ab98 <__ieee754_acos+0x468>)
 800aa74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa78:	f7f5 fbbc 	bl	80001f4 <__aeabi_dsub>
 800aa7c:	4622      	mov	r2, r4
 800aa7e:	462b      	mov	r3, r5
 800aa80:	f7f5 fd70 	bl	8000564 <__aeabi_dmul>
 800aa84:	a346      	add	r3, pc, #280	; (adr r3, 800aba0 <__ieee754_acos+0x470>)
 800aa86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa8a:	f7f5 fbb5 	bl	80001f8 <__adddf3>
 800aa8e:	4622      	mov	r2, r4
 800aa90:	462b      	mov	r3, r5
 800aa92:	f7f5 fd67 	bl	8000564 <__aeabi_dmul>
 800aa96:	a344      	add	r3, pc, #272	; (adr r3, 800aba8 <__ieee754_acos+0x478>)
 800aa98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa9c:	f7f5 fbaa 	bl	80001f4 <__aeabi_dsub>
 800aaa0:	4622      	mov	r2, r4
 800aaa2:	462b      	mov	r3, r5
 800aaa4:	f7f5 fd5e 	bl	8000564 <__aeabi_dmul>
 800aaa8:	a341      	add	r3, pc, #260	; (adr r3, 800abb0 <__ieee754_acos+0x480>)
 800aaaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaae:	f7f5 fba3 	bl	80001f8 <__adddf3>
 800aab2:	4622      	mov	r2, r4
 800aab4:	462b      	mov	r3, r5
 800aab6:	f7f5 fd55 	bl	8000564 <__aeabi_dmul>
 800aaba:	a33f      	add	r3, pc, #252	; (adr r3, 800abb8 <__ieee754_acos+0x488>)
 800aabc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aac0:	4682      	mov	sl, r0
 800aac2:	468b      	mov	fp, r1
 800aac4:	4620      	mov	r0, r4
 800aac6:	4629      	mov	r1, r5
 800aac8:	f7f5 fd4c 	bl	8000564 <__aeabi_dmul>
 800aacc:	a33c      	add	r3, pc, #240	; (adr r3, 800abc0 <__ieee754_acos+0x490>)
 800aace:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aad2:	f7f5 fb8f 	bl	80001f4 <__aeabi_dsub>
 800aad6:	4622      	mov	r2, r4
 800aad8:	462b      	mov	r3, r5
 800aada:	f7f5 fd43 	bl	8000564 <__aeabi_dmul>
 800aade:	a33a      	add	r3, pc, #232	; (adr r3, 800abc8 <__ieee754_acos+0x498>)
 800aae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aae4:	f7f5 fb88 	bl	80001f8 <__adddf3>
 800aae8:	4622      	mov	r2, r4
 800aaea:	462b      	mov	r3, r5
 800aaec:	f7f5 fd3a 	bl	8000564 <__aeabi_dmul>
 800aaf0:	a337      	add	r3, pc, #220	; (adr r3, 800abd0 <__ieee754_acos+0x4a0>)
 800aaf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaf6:	f7f5 fb7d 	bl	80001f4 <__aeabi_dsub>
 800aafa:	4622      	mov	r2, r4
 800aafc:	462b      	mov	r3, r5
 800aafe:	f7f5 fd31 	bl	8000564 <__aeabi_dmul>
 800ab02:	4b39      	ldr	r3, [pc, #228]	; (800abe8 <__ieee754_acos+0x4b8>)
 800ab04:	2200      	movs	r2, #0
 800ab06:	f7f5 fb77 	bl	80001f8 <__adddf3>
 800ab0a:	4602      	mov	r2, r0
 800ab0c:	460b      	mov	r3, r1
 800ab0e:	4650      	mov	r0, sl
 800ab10:	4659      	mov	r1, fp
 800ab12:	f7f5 fe51 	bl	80007b8 <__aeabi_ddiv>
 800ab16:	4642      	mov	r2, r8
 800ab18:	464b      	mov	r3, r9
 800ab1a:	f7f5 fd23 	bl	8000564 <__aeabi_dmul>
 800ab1e:	2600      	movs	r6, #0
 800ab20:	4682      	mov	sl, r0
 800ab22:	468b      	mov	fp, r1
 800ab24:	4632      	mov	r2, r6
 800ab26:	464b      	mov	r3, r9
 800ab28:	4630      	mov	r0, r6
 800ab2a:	4649      	mov	r1, r9
 800ab2c:	f7f5 fd1a 	bl	8000564 <__aeabi_dmul>
 800ab30:	4602      	mov	r2, r0
 800ab32:	460b      	mov	r3, r1
 800ab34:	4620      	mov	r0, r4
 800ab36:	4629      	mov	r1, r5
 800ab38:	f7f5 fb5c 	bl	80001f4 <__aeabi_dsub>
 800ab3c:	4632      	mov	r2, r6
 800ab3e:	4604      	mov	r4, r0
 800ab40:	460d      	mov	r5, r1
 800ab42:	464b      	mov	r3, r9
 800ab44:	4640      	mov	r0, r8
 800ab46:	4649      	mov	r1, r9
 800ab48:	f7f5 fb56 	bl	80001f8 <__adddf3>
 800ab4c:	4602      	mov	r2, r0
 800ab4e:	460b      	mov	r3, r1
 800ab50:	4620      	mov	r0, r4
 800ab52:	4629      	mov	r1, r5
 800ab54:	f7f5 fe30 	bl	80007b8 <__aeabi_ddiv>
 800ab58:	4602      	mov	r2, r0
 800ab5a:	460b      	mov	r3, r1
 800ab5c:	4650      	mov	r0, sl
 800ab5e:	4659      	mov	r1, fp
 800ab60:	f7f5 fb4a 	bl	80001f8 <__adddf3>
 800ab64:	4632      	mov	r2, r6
 800ab66:	464b      	mov	r3, r9
 800ab68:	f7f5 fb46 	bl	80001f8 <__adddf3>
 800ab6c:	4602      	mov	r2, r0
 800ab6e:	460b      	mov	r3, r1
 800ab70:	f7f5 fb42 	bl	80001f8 <__adddf3>
 800ab74:	e5fe      	b.n	800a774 <__ieee754_acos+0x44>
 800ab76:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800abd8 <__ieee754_acos+0x4a8>
 800ab7a:	e5ed      	b.n	800a758 <__ieee754_acos+0x28>
 800ab7c:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800abe0 <__ieee754_acos+0x4b0>
 800ab80:	e5ea      	b.n	800a758 <__ieee754_acos+0x28>
 800ab82:	bf00      	nop
 800ab84:	f3af 8000 	nop.w
 800ab88:	0dfdf709 	.word	0x0dfdf709
 800ab8c:	3f023de1 	.word	0x3f023de1
 800ab90:	7501b288 	.word	0x7501b288
 800ab94:	3f49efe0 	.word	0x3f49efe0
 800ab98:	b5688f3b 	.word	0xb5688f3b
 800ab9c:	3fa48228 	.word	0x3fa48228
 800aba0:	0e884455 	.word	0x0e884455
 800aba4:	3fc9c155 	.word	0x3fc9c155
 800aba8:	03eb6f7d 	.word	0x03eb6f7d
 800abac:	3fd4d612 	.word	0x3fd4d612
 800abb0:	55555555 	.word	0x55555555
 800abb4:	3fc55555 	.word	0x3fc55555
 800abb8:	b12e9282 	.word	0xb12e9282
 800abbc:	3fb3b8c5 	.word	0x3fb3b8c5
 800abc0:	1b8d0159 	.word	0x1b8d0159
 800abc4:	3fe6066c 	.word	0x3fe6066c
 800abc8:	9c598ac8 	.word	0x9c598ac8
 800abcc:	40002ae5 	.word	0x40002ae5
 800abd0:	1c8a2d4b 	.word	0x1c8a2d4b
 800abd4:	40033a27 	.word	0x40033a27
	...
 800abe0:	54442d18 	.word	0x54442d18
 800abe4:	3ff921fb 	.word	0x3ff921fb
 800abe8:	3ff00000 	.word	0x3ff00000
 800abec:	3fe00000 	.word	0x3fe00000

0800abf0 <__ieee754_rem_pio2>:
 800abf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abf4:	ed2d 8b02 	vpush	{d8}
 800abf8:	ec55 4b10 	vmov	r4, r5, d0
 800abfc:	4bca      	ldr	r3, [pc, #808]	; (800af28 <__ieee754_rem_pio2+0x338>)
 800abfe:	b08b      	sub	sp, #44	; 0x2c
 800ac00:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800ac04:	4598      	cmp	r8, r3
 800ac06:	4682      	mov	sl, r0
 800ac08:	9502      	str	r5, [sp, #8]
 800ac0a:	dc08      	bgt.n	800ac1e <__ieee754_rem_pio2+0x2e>
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	2300      	movs	r3, #0
 800ac10:	ed80 0b00 	vstr	d0, [r0]
 800ac14:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800ac18:	f04f 0b00 	mov.w	fp, #0
 800ac1c:	e028      	b.n	800ac70 <__ieee754_rem_pio2+0x80>
 800ac1e:	4bc3      	ldr	r3, [pc, #780]	; (800af2c <__ieee754_rem_pio2+0x33c>)
 800ac20:	4598      	cmp	r8, r3
 800ac22:	dc78      	bgt.n	800ad16 <__ieee754_rem_pio2+0x126>
 800ac24:	9b02      	ldr	r3, [sp, #8]
 800ac26:	4ec2      	ldr	r6, [pc, #776]	; (800af30 <__ieee754_rem_pio2+0x340>)
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	ee10 0a10 	vmov	r0, s0
 800ac2e:	a3b0      	add	r3, pc, #704	; (adr r3, 800aef0 <__ieee754_rem_pio2+0x300>)
 800ac30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac34:	4629      	mov	r1, r5
 800ac36:	dd39      	ble.n	800acac <__ieee754_rem_pio2+0xbc>
 800ac38:	f7f5 fadc 	bl	80001f4 <__aeabi_dsub>
 800ac3c:	45b0      	cmp	r8, r6
 800ac3e:	4604      	mov	r4, r0
 800ac40:	460d      	mov	r5, r1
 800ac42:	d01b      	beq.n	800ac7c <__ieee754_rem_pio2+0x8c>
 800ac44:	a3ac      	add	r3, pc, #688	; (adr r3, 800aef8 <__ieee754_rem_pio2+0x308>)
 800ac46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac4a:	f7f5 fad3 	bl	80001f4 <__aeabi_dsub>
 800ac4e:	4602      	mov	r2, r0
 800ac50:	460b      	mov	r3, r1
 800ac52:	e9ca 2300 	strd	r2, r3, [sl]
 800ac56:	4620      	mov	r0, r4
 800ac58:	4629      	mov	r1, r5
 800ac5a:	f7f5 facb 	bl	80001f4 <__aeabi_dsub>
 800ac5e:	a3a6      	add	r3, pc, #664	; (adr r3, 800aef8 <__ieee754_rem_pio2+0x308>)
 800ac60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac64:	f7f5 fac6 	bl	80001f4 <__aeabi_dsub>
 800ac68:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ac6c:	f04f 0b01 	mov.w	fp, #1
 800ac70:	4658      	mov	r0, fp
 800ac72:	b00b      	add	sp, #44	; 0x2c
 800ac74:	ecbd 8b02 	vpop	{d8}
 800ac78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac7c:	a3a0      	add	r3, pc, #640	; (adr r3, 800af00 <__ieee754_rem_pio2+0x310>)
 800ac7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac82:	f7f5 fab7 	bl	80001f4 <__aeabi_dsub>
 800ac86:	a3a0      	add	r3, pc, #640	; (adr r3, 800af08 <__ieee754_rem_pio2+0x318>)
 800ac88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac8c:	4604      	mov	r4, r0
 800ac8e:	460d      	mov	r5, r1
 800ac90:	f7f5 fab0 	bl	80001f4 <__aeabi_dsub>
 800ac94:	4602      	mov	r2, r0
 800ac96:	460b      	mov	r3, r1
 800ac98:	e9ca 2300 	strd	r2, r3, [sl]
 800ac9c:	4620      	mov	r0, r4
 800ac9e:	4629      	mov	r1, r5
 800aca0:	f7f5 faa8 	bl	80001f4 <__aeabi_dsub>
 800aca4:	a398      	add	r3, pc, #608	; (adr r3, 800af08 <__ieee754_rem_pio2+0x318>)
 800aca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acaa:	e7db      	b.n	800ac64 <__ieee754_rem_pio2+0x74>
 800acac:	f7f5 faa4 	bl	80001f8 <__adddf3>
 800acb0:	45b0      	cmp	r8, r6
 800acb2:	4604      	mov	r4, r0
 800acb4:	460d      	mov	r5, r1
 800acb6:	d016      	beq.n	800ace6 <__ieee754_rem_pio2+0xf6>
 800acb8:	a38f      	add	r3, pc, #572	; (adr r3, 800aef8 <__ieee754_rem_pio2+0x308>)
 800acba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acbe:	f7f5 fa9b 	bl	80001f8 <__adddf3>
 800acc2:	4602      	mov	r2, r0
 800acc4:	460b      	mov	r3, r1
 800acc6:	e9ca 2300 	strd	r2, r3, [sl]
 800acca:	4620      	mov	r0, r4
 800accc:	4629      	mov	r1, r5
 800acce:	f7f5 fa91 	bl	80001f4 <__aeabi_dsub>
 800acd2:	a389      	add	r3, pc, #548	; (adr r3, 800aef8 <__ieee754_rem_pio2+0x308>)
 800acd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acd8:	f7f5 fa8e 	bl	80001f8 <__adddf3>
 800acdc:	f04f 3bff 	mov.w	fp, #4294967295
 800ace0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ace4:	e7c4      	b.n	800ac70 <__ieee754_rem_pio2+0x80>
 800ace6:	a386      	add	r3, pc, #536	; (adr r3, 800af00 <__ieee754_rem_pio2+0x310>)
 800ace8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acec:	f7f5 fa84 	bl	80001f8 <__adddf3>
 800acf0:	a385      	add	r3, pc, #532	; (adr r3, 800af08 <__ieee754_rem_pio2+0x318>)
 800acf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acf6:	4604      	mov	r4, r0
 800acf8:	460d      	mov	r5, r1
 800acfa:	f7f5 fa7d 	bl	80001f8 <__adddf3>
 800acfe:	4602      	mov	r2, r0
 800ad00:	460b      	mov	r3, r1
 800ad02:	e9ca 2300 	strd	r2, r3, [sl]
 800ad06:	4620      	mov	r0, r4
 800ad08:	4629      	mov	r1, r5
 800ad0a:	f7f5 fa73 	bl	80001f4 <__aeabi_dsub>
 800ad0e:	a37e      	add	r3, pc, #504	; (adr r3, 800af08 <__ieee754_rem_pio2+0x318>)
 800ad10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad14:	e7e0      	b.n	800acd8 <__ieee754_rem_pio2+0xe8>
 800ad16:	4b87      	ldr	r3, [pc, #540]	; (800af34 <__ieee754_rem_pio2+0x344>)
 800ad18:	4598      	cmp	r8, r3
 800ad1a:	f300 80d9 	bgt.w	800aed0 <__ieee754_rem_pio2+0x2e0>
 800ad1e:	f7ff fc43 	bl	800a5a8 <fabs>
 800ad22:	ec55 4b10 	vmov	r4, r5, d0
 800ad26:	ee10 0a10 	vmov	r0, s0
 800ad2a:	a379      	add	r3, pc, #484	; (adr r3, 800af10 <__ieee754_rem_pio2+0x320>)
 800ad2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad30:	4629      	mov	r1, r5
 800ad32:	f7f5 fc17 	bl	8000564 <__aeabi_dmul>
 800ad36:	4b80      	ldr	r3, [pc, #512]	; (800af38 <__ieee754_rem_pio2+0x348>)
 800ad38:	2200      	movs	r2, #0
 800ad3a:	f7f5 fa5d 	bl	80001f8 <__adddf3>
 800ad3e:	f7f5 fec1 	bl	8000ac4 <__aeabi_d2iz>
 800ad42:	4683      	mov	fp, r0
 800ad44:	f7f5 fba4 	bl	8000490 <__aeabi_i2d>
 800ad48:	4602      	mov	r2, r0
 800ad4a:	460b      	mov	r3, r1
 800ad4c:	ec43 2b18 	vmov	d8, r2, r3
 800ad50:	a367      	add	r3, pc, #412	; (adr r3, 800aef0 <__ieee754_rem_pio2+0x300>)
 800ad52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad56:	f7f5 fc05 	bl	8000564 <__aeabi_dmul>
 800ad5a:	4602      	mov	r2, r0
 800ad5c:	460b      	mov	r3, r1
 800ad5e:	4620      	mov	r0, r4
 800ad60:	4629      	mov	r1, r5
 800ad62:	f7f5 fa47 	bl	80001f4 <__aeabi_dsub>
 800ad66:	a364      	add	r3, pc, #400	; (adr r3, 800aef8 <__ieee754_rem_pio2+0x308>)
 800ad68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad6c:	4606      	mov	r6, r0
 800ad6e:	460f      	mov	r7, r1
 800ad70:	ec51 0b18 	vmov	r0, r1, d8
 800ad74:	f7f5 fbf6 	bl	8000564 <__aeabi_dmul>
 800ad78:	f1bb 0f1f 	cmp.w	fp, #31
 800ad7c:	4604      	mov	r4, r0
 800ad7e:	460d      	mov	r5, r1
 800ad80:	dc0d      	bgt.n	800ad9e <__ieee754_rem_pio2+0x1ae>
 800ad82:	4b6e      	ldr	r3, [pc, #440]	; (800af3c <__ieee754_rem_pio2+0x34c>)
 800ad84:	f10b 32ff 	add.w	r2, fp, #4294967295
 800ad88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad8c:	4543      	cmp	r3, r8
 800ad8e:	d006      	beq.n	800ad9e <__ieee754_rem_pio2+0x1ae>
 800ad90:	4622      	mov	r2, r4
 800ad92:	462b      	mov	r3, r5
 800ad94:	4630      	mov	r0, r6
 800ad96:	4639      	mov	r1, r7
 800ad98:	f7f5 fa2c 	bl	80001f4 <__aeabi_dsub>
 800ad9c:	e00f      	b.n	800adbe <__ieee754_rem_pio2+0x1ce>
 800ad9e:	462b      	mov	r3, r5
 800ada0:	4622      	mov	r2, r4
 800ada2:	4630      	mov	r0, r6
 800ada4:	4639      	mov	r1, r7
 800ada6:	f7f5 fa25 	bl	80001f4 <__aeabi_dsub>
 800adaa:	ea4f 5328 	mov.w	r3, r8, asr #20
 800adae:	9303      	str	r3, [sp, #12]
 800adb0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800adb4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800adb8:	f1b8 0f10 	cmp.w	r8, #16
 800adbc:	dc02      	bgt.n	800adc4 <__ieee754_rem_pio2+0x1d4>
 800adbe:	e9ca 0100 	strd	r0, r1, [sl]
 800adc2:	e039      	b.n	800ae38 <__ieee754_rem_pio2+0x248>
 800adc4:	a34e      	add	r3, pc, #312	; (adr r3, 800af00 <__ieee754_rem_pio2+0x310>)
 800adc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adca:	ec51 0b18 	vmov	r0, r1, d8
 800adce:	f7f5 fbc9 	bl	8000564 <__aeabi_dmul>
 800add2:	4604      	mov	r4, r0
 800add4:	460d      	mov	r5, r1
 800add6:	4602      	mov	r2, r0
 800add8:	460b      	mov	r3, r1
 800adda:	4630      	mov	r0, r6
 800addc:	4639      	mov	r1, r7
 800adde:	f7f5 fa09 	bl	80001f4 <__aeabi_dsub>
 800ade2:	4602      	mov	r2, r0
 800ade4:	460b      	mov	r3, r1
 800ade6:	4680      	mov	r8, r0
 800ade8:	4689      	mov	r9, r1
 800adea:	4630      	mov	r0, r6
 800adec:	4639      	mov	r1, r7
 800adee:	f7f5 fa01 	bl	80001f4 <__aeabi_dsub>
 800adf2:	4622      	mov	r2, r4
 800adf4:	462b      	mov	r3, r5
 800adf6:	f7f5 f9fd 	bl	80001f4 <__aeabi_dsub>
 800adfa:	a343      	add	r3, pc, #268	; (adr r3, 800af08 <__ieee754_rem_pio2+0x318>)
 800adfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae00:	4604      	mov	r4, r0
 800ae02:	460d      	mov	r5, r1
 800ae04:	ec51 0b18 	vmov	r0, r1, d8
 800ae08:	f7f5 fbac 	bl	8000564 <__aeabi_dmul>
 800ae0c:	4622      	mov	r2, r4
 800ae0e:	462b      	mov	r3, r5
 800ae10:	f7f5 f9f0 	bl	80001f4 <__aeabi_dsub>
 800ae14:	4602      	mov	r2, r0
 800ae16:	460b      	mov	r3, r1
 800ae18:	4604      	mov	r4, r0
 800ae1a:	460d      	mov	r5, r1
 800ae1c:	4640      	mov	r0, r8
 800ae1e:	4649      	mov	r1, r9
 800ae20:	f7f5 f9e8 	bl	80001f4 <__aeabi_dsub>
 800ae24:	9a03      	ldr	r2, [sp, #12]
 800ae26:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ae2a:	1ad3      	subs	r3, r2, r3
 800ae2c:	2b31      	cmp	r3, #49	; 0x31
 800ae2e:	dc24      	bgt.n	800ae7a <__ieee754_rem_pio2+0x28a>
 800ae30:	e9ca 0100 	strd	r0, r1, [sl]
 800ae34:	4646      	mov	r6, r8
 800ae36:	464f      	mov	r7, r9
 800ae38:	e9da 8900 	ldrd	r8, r9, [sl]
 800ae3c:	4630      	mov	r0, r6
 800ae3e:	4642      	mov	r2, r8
 800ae40:	464b      	mov	r3, r9
 800ae42:	4639      	mov	r1, r7
 800ae44:	f7f5 f9d6 	bl	80001f4 <__aeabi_dsub>
 800ae48:	462b      	mov	r3, r5
 800ae4a:	4622      	mov	r2, r4
 800ae4c:	f7f5 f9d2 	bl	80001f4 <__aeabi_dsub>
 800ae50:	9b02      	ldr	r3, [sp, #8]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ae58:	f6bf af0a 	bge.w	800ac70 <__ieee754_rem_pio2+0x80>
 800ae5c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ae60:	f8ca 3004 	str.w	r3, [sl, #4]
 800ae64:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ae68:	f8ca 8000 	str.w	r8, [sl]
 800ae6c:	f8ca 0008 	str.w	r0, [sl, #8]
 800ae70:	f8ca 300c 	str.w	r3, [sl, #12]
 800ae74:	f1cb 0b00 	rsb	fp, fp, #0
 800ae78:	e6fa      	b.n	800ac70 <__ieee754_rem_pio2+0x80>
 800ae7a:	a327      	add	r3, pc, #156	; (adr r3, 800af18 <__ieee754_rem_pio2+0x328>)
 800ae7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae80:	ec51 0b18 	vmov	r0, r1, d8
 800ae84:	f7f5 fb6e 	bl	8000564 <__aeabi_dmul>
 800ae88:	4604      	mov	r4, r0
 800ae8a:	460d      	mov	r5, r1
 800ae8c:	4602      	mov	r2, r0
 800ae8e:	460b      	mov	r3, r1
 800ae90:	4640      	mov	r0, r8
 800ae92:	4649      	mov	r1, r9
 800ae94:	f7f5 f9ae 	bl	80001f4 <__aeabi_dsub>
 800ae98:	4602      	mov	r2, r0
 800ae9a:	460b      	mov	r3, r1
 800ae9c:	4606      	mov	r6, r0
 800ae9e:	460f      	mov	r7, r1
 800aea0:	4640      	mov	r0, r8
 800aea2:	4649      	mov	r1, r9
 800aea4:	f7f5 f9a6 	bl	80001f4 <__aeabi_dsub>
 800aea8:	4622      	mov	r2, r4
 800aeaa:	462b      	mov	r3, r5
 800aeac:	f7f5 f9a2 	bl	80001f4 <__aeabi_dsub>
 800aeb0:	a31b      	add	r3, pc, #108	; (adr r3, 800af20 <__ieee754_rem_pio2+0x330>)
 800aeb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeb6:	4604      	mov	r4, r0
 800aeb8:	460d      	mov	r5, r1
 800aeba:	ec51 0b18 	vmov	r0, r1, d8
 800aebe:	f7f5 fb51 	bl	8000564 <__aeabi_dmul>
 800aec2:	4622      	mov	r2, r4
 800aec4:	462b      	mov	r3, r5
 800aec6:	f7f5 f995 	bl	80001f4 <__aeabi_dsub>
 800aeca:	4604      	mov	r4, r0
 800aecc:	460d      	mov	r5, r1
 800aece:	e75f      	b.n	800ad90 <__ieee754_rem_pio2+0x1a0>
 800aed0:	4b1b      	ldr	r3, [pc, #108]	; (800af40 <__ieee754_rem_pio2+0x350>)
 800aed2:	4598      	cmp	r8, r3
 800aed4:	dd36      	ble.n	800af44 <__ieee754_rem_pio2+0x354>
 800aed6:	ee10 2a10 	vmov	r2, s0
 800aeda:	462b      	mov	r3, r5
 800aedc:	4620      	mov	r0, r4
 800aede:	4629      	mov	r1, r5
 800aee0:	f7f5 f988 	bl	80001f4 <__aeabi_dsub>
 800aee4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800aee8:	e9ca 0100 	strd	r0, r1, [sl]
 800aeec:	e694      	b.n	800ac18 <__ieee754_rem_pio2+0x28>
 800aeee:	bf00      	nop
 800aef0:	54400000 	.word	0x54400000
 800aef4:	3ff921fb 	.word	0x3ff921fb
 800aef8:	1a626331 	.word	0x1a626331
 800aefc:	3dd0b461 	.word	0x3dd0b461
 800af00:	1a600000 	.word	0x1a600000
 800af04:	3dd0b461 	.word	0x3dd0b461
 800af08:	2e037073 	.word	0x2e037073
 800af0c:	3ba3198a 	.word	0x3ba3198a
 800af10:	6dc9c883 	.word	0x6dc9c883
 800af14:	3fe45f30 	.word	0x3fe45f30
 800af18:	2e000000 	.word	0x2e000000
 800af1c:	3ba3198a 	.word	0x3ba3198a
 800af20:	252049c1 	.word	0x252049c1
 800af24:	397b839a 	.word	0x397b839a
 800af28:	3fe921fb 	.word	0x3fe921fb
 800af2c:	4002d97b 	.word	0x4002d97b
 800af30:	3ff921fb 	.word	0x3ff921fb
 800af34:	413921fb 	.word	0x413921fb
 800af38:	3fe00000 	.word	0x3fe00000
 800af3c:	0800bdf4 	.word	0x0800bdf4
 800af40:	7fefffff 	.word	0x7fefffff
 800af44:	ea4f 5428 	mov.w	r4, r8, asr #20
 800af48:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800af4c:	ee10 0a10 	vmov	r0, s0
 800af50:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800af54:	ee10 6a10 	vmov	r6, s0
 800af58:	460f      	mov	r7, r1
 800af5a:	f7f5 fdb3 	bl	8000ac4 <__aeabi_d2iz>
 800af5e:	f7f5 fa97 	bl	8000490 <__aeabi_i2d>
 800af62:	4602      	mov	r2, r0
 800af64:	460b      	mov	r3, r1
 800af66:	4630      	mov	r0, r6
 800af68:	4639      	mov	r1, r7
 800af6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800af6e:	f7f5 f941 	bl	80001f4 <__aeabi_dsub>
 800af72:	4b23      	ldr	r3, [pc, #140]	; (800b000 <__ieee754_rem_pio2+0x410>)
 800af74:	2200      	movs	r2, #0
 800af76:	f7f5 faf5 	bl	8000564 <__aeabi_dmul>
 800af7a:	460f      	mov	r7, r1
 800af7c:	4606      	mov	r6, r0
 800af7e:	f7f5 fda1 	bl	8000ac4 <__aeabi_d2iz>
 800af82:	f7f5 fa85 	bl	8000490 <__aeabi_i2d>
 800af86:	4602      	mov	r2, r0
 800af88:	460b      	mov	r3, r1
 800af8a:	4630      	mov	r0, r6
 800af8c:	4639      	mov	r1, r7
 800af8e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800af92:	f7f5 f92f 	bl	80001f4 <__aeabi_dsub>
 800af96:	4b1a      	ldr	r3, [pc, #104]	; (800b000 <__ieee754_rem_pio2+0x410>)
 800af98:	2200      	movs	r2, #0
 800af9a:	f7f5 fae3 	bl	8000564 <__aeabi_dmul>
 800af9e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800afa2:	ad04      	add	r5, sp, #16
 800afa4:	f04f 0803 	mov.w	r8, #3
 800afa8:	46a9      	mov	r9, r5
 800afaa:	2600      	movs	r6, #0
 800afac:	2700      	movs	r7, #0
 800afae:	4632      	mov	r2, r6
 800afb0:	463b      	mov	r3, r7
 800afb2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800afb6:	46c3      	mov	fp, r8
 800afb8:	3d08      	subs	r5, #8
 800afba:	f108 38ff 	add.w	r8, r8, #4294967295
 800afbe:	f7f5 fd39 	bl	8000a34 <__aeabi_dcmpeq>
 800afc2:	2800      	cmp	r0, #0
 800afc4:	d1f3      	bne.n	800afae <__ieee754_rem_pio2+0x3be>
 800afc6:	4b0f      	ldr	r3, [pc, #60]	; (800b004 <__ieee754_rem_pio2+0x414>)
 800afc8:	9301      	str	r3, [sp, #4]
 800afca:	2302      	movs	r3, #2
 800afcc:	9300      	str	r3, [sp, #0]
 800afce:	4622      	mov	r2, r4
 800afd0:	465b      	mov	r3, fp
 800afd2:	4651      	mov	r1, sl
 800afd4:	4648      	mov	r0, r9
 800afd6:	f000 f993 	bl	800b300 <__kernel_rem_pio2>
 800afda:	9b02      	ldr	r3, [sp, #8]
 800afdc:	2b00      	cmp	r3, #0
 800afde:	4683      	mov	fp, r0
 800afe0:	f6bf ae46 	bge.w	800ac70 <__ieee754_rem_pio2+0x80>
 800afe4:	e9da 2100 	ldrd	r2, r1, [sl]
 800afe8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800afec:	e9ca 2300 	strd	r2, r3, [sl]
 800aff0:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800aff4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aff8:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800affc:	e73a      	b.n	800ae74 <__ieee754_rem_pio2+0x284>
 800affe:	bf00      	nop
 800b000:	41700000 	.word	0x41700000
 800b004:	0800be74 	.word	0x0800be74

0800b008 <__ieee754_sqrt>:
 800b008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b00c:	ec55 4b10 	vmov	r4, r5, d0
 800b010:	4e55      	ldr	r6, [pc, #340]	; (800b168 <__ieee754_sqrt+0x160>)
 800b012:	43ae      	bics	r6, r5
 800b014:	ee10 0a10 	vmov	r0, s0
 800b018:	ee10 3a10 	vmov	r3, s0
 800b01c:	462a      	mov	r2, r5
 800b01e:	4629      	mov	r1, r5
 800b020:	d110      	bne.n	800b044 <__ieee754_sqrt+0x3c>
 800b022:	ee10 2a10 	vmov	r2, s0
 800b026:	462b      	mov	r3, r5
 800b028:	f7f5 fa9c 	bl	8000564 <__aeabi_dmul>
 800b02c:	4602      	mov	r2, r0
 800b02e:	460b      	mov	r3, r1
 800b030:	4620      	mov	r0, r4
 800b032:	4629      	mov	r1, r5
 800b034:	f7f5 f8e0 	bl	80001f8 <__adddf3>
 800b038:	4604      	mov	r4, r0
 800b03a:	460d      	mov	r5, r1
 800b03c:	ec45 4b10 	vmov	d0, r4, r5
 800b040:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b044:	2d00      	cmp	r5, #0
 800b046:	dc10      	bgt.n	800b06a <__ieee754_sqrt+0x62>
 800b048:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b04c:	4330      	orrs	r0, r6
 800b04e:	d0f5      	beq.n	800b03c <__ieee754_sqrt+0x34>
 800b050:	b15d      	cbz	r5, 800b06a <__ieee754_sqrt+0x62>
 800b052:	ee10 2a10 	vmov	r2, s0
 800b056:	462b      	mov	r3, r5
 800b058:	ee10 0a10 	vmov	r0, s0
 800b05c:	f7f5 f8ca 	bl	80001f4 <__aeabi_dsub>
 800b060:	4602      	mov	r2, r0
 800b062:	460b      	mov	r3, r1
 800b064:	f7f5 fba8 	bl	80007b8 <__aeabi_ddiv>
 800b068:	e7e6      	b.n	800b038 <__ieee754_sqrt+0x30>
 800b06a:	1512      	asrs	r2, r2, #20
 800b06c:	d074      	beq.n	800b158 <__ieee754_sqrt+0x150>
 800b06e:	07d4      	lsls	r4, r2, #31
 800b070:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800b074:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800b078:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800b07c:	bf5e      	ittt	pl
 800b07e:	0fda      	lsrpl	r2, r3, #31
 800b080:	005b      	lslpl	r3, r3, #1
 800b082:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800b086:	2400      	movs	r4, #0
 800b088:	0fda      	lsrs	r2, r3, #31
 800b08a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800b08e:	107f      	asrs	r7, r7, #1
 800b090:	005b      	lsls	r3, r3, #1
 800b092:	2516      	movs	r5, #22
 800b094:	4620      	mov	r0, r4
 800b096:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800b09a:	1886      	adds	r6, r0, r2
 800b09c:	428e      	cmp	r6, r1
 800b09e:	bfde      	ittt	le
 800b0a0:	1b89      	suble	r1, r1, r6
 800b0a2:	18b0      	addle	r0, r6, r2
 800b0a4:	18a4      	addle	r4, r4, r2
 800b0a6:	0049      	lsls	r1, r1, #1
 800b0a8:	3d01      	subs	r5, #1
 800b0aa:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800b0ae:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800b0b2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b0b6:	d1f0      	bne.n	800b09a <__ieee754_sqrt+0x92>
 800b0b8:	462a      	mov	r2, r5
 800b0ba:	f04f 0e20 	mov.w	lr, #32
 800b0be:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b0c2:	4281      	cmp	r1, r0
 800b0c4:	eb06 0c05 	add.w	ip, r6, r5
 800b0c8:	dc02      	bgt.n	800b0d0 <__ieee754_sqrt+0xc8>
 800b0ca:	d113      	bne.n	800b0f4 <__ieee754_sqrt+0xec>
 800b0cc:	459c      	cmp	ip, r3
 800b0ce:	d811      	bhi.n	800b0f4 <__ieee754_sqrt+0xec>
 800b0d0:	f1bc 0f00 	cmp.w	ip, #0
 800b0d4:	eb0c 0506 	add.w	r5, ip, r6
 800b0d8:	da43      	bge.n	800b162 <__ieee754_sqrt+0x15a>
 800b0da:	2d00      	cmp	r5, #0
 800b0dc:	db41      	blt.n	800b162 <__ieee754_sqrt+0x15a>
 800b0de:	f100 0801 	add.w	r8, r0, #1
 800b0e2:	1a09      	subs	r1, r1, r0
 800b0e4:	459c      	cmp	ip, r3
 800b0e6:	bf88      	it	hi
 800b0e8:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800b0ec:	eba3 030c 	sub.w	r3, r3, ip
 800b0f0:	4432      	add	r2, r6
 800b0f2:	4640      	mov	r0, r8
 800b0f4:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800b0f8:	f1be 0e01 	subs.w	lr, lr, #1
 800b0fc:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800b100:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b104:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800b108:	d1db      	bne.n	800b0c2 <__ieee754_sqrt+0xba>
 800b10a:	430b      	orrs	r3, r1
 800b10c:	d006      	beq.n	800b11c <__ieee754_sqrt+0x114>
 800b10e:	1c50      	adds	r0, r2, #1
 800b110:	bf13      	iteet	ne
 800b112:	3201      	addne	r2, #1
 800b114:	3401      	addeq	r4, #1
 800b116:	4672      	moveq	r2, lr
 800b118:	f022 0201 	bicne.w	r2, r2, #1
 800b11c:	1063      	asrs	r3, r4, #1
 800b11e:	0852      	lsrs	r2, r2, #1
 800b120:	07e1      	lsls	r1, r4, #31
 800b122:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800b126:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800b12a:	bf48      	it	mi
 800b12c:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800b130:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800b134:	4614      	mov	r4, r2
 800b136:	e781      	b.n	800b03c <__ieee754_sqrt+0x34>
 800b138:	0ad9      	lsrs	r1, r3, #11
 800b13a:	3815      	subs	r0, #21
 800b13c:	055b      	lsls	r3, r3, #21
 800b13e:	2900      	cmp	r1, #0
 800b140:	d0fa      	beq.n	800b138 <__ieee754_sqrt+0x130>
 800b142:	02cd      	lsls	r5, r1, #11
 800b144:	d50a      	bpl.n	800b15c <__ieee754_sqrt+0x154>
 800b146:	f1c2 0420 	rsb	r4, r2, #32
 800b14a:	fa23 f404 	lsr.w	r4, r3, r4
 800b14e:	1e55      	subs	r5, r2, #1
 800b150:	4093      	lsls	r3, r2
 800b152:	4321      	orrs	r1, r4
 800b154:	1b42      	subs	r2, r0, r5
 800b156:	e78a      	b.n	800b06e <__ieee754_sqrt+0x66>
 800b158:	4610      	mov	r0, r2
 800b15a:	e7f0      	b.n	800b13e <__ieee754_sqrt+0x136>
 800b15c:	0049      	lsls	r1, r1, #1
 800b15e:	3201      	adds	r2, #1
 800b160:	e7ef      	b.n	800b142 <__ieee754_sqrt+0x13a>
 800b162:	4680      	mov	r8, r0
 800b164:	e7bd      	b.n	800b0e2 <__ieee754_sqrt+0xda>
 800b166:	bf00      	nop
 800b168:	7ff00000 	.word	0x7ff00000
 800b16c:	00000000 	.word	0x00000000

0800b170 <__kernel_cos>:
 800b170:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b174:	ec57 6b10 	vmov	r6, r7, d0
 800b178:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800b17c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800b180:	ed8d 1b00 	vstr	d1, [sp]
 800b184:	da07      	bge.n	800b196 <__kernel_cos+0x26>
 800b186:	ee10 0a10 	vmov	r0, s0
 800b18a:	4639      	mov	r1, r7
 800b18c:	f7f5 fc9a 	bl	8000ac4 <__aeabi_d2iz>
 800b190:	2800      	cmp	r0, #0
 800b192:	f000 8088 	beq.w	800b2a6 <__kernel_cos+0x136>
 800b196:	4632      	mov	r2, r6
 800b198:	463b      	mov	r3, r7
 800b19a:	4630      	mov	r0, r6
 800b19c:	4639      	mov	r1, r7
 800b19e:	f7f5 f9e1 	bl	8000564 <__aeabi_dmul>
 800b1a2:	4b51      	ldr	r3, [pc, #324]	; (800b2e8 <__kernel_cos+0x178>)
 800b1a4:	2200      	movs	r2, #0
 800b1a6:	4604      	mov	r4, r0
 800b1a8:	460d      	mov	r5, r1
 800b1aa:	f7f5 f9db 	bl	8000564 <__aeabi_dmul>
 800b1ae:	a340      	add	r3, pc, #256	; (adr r3, 800b2b0 <__kernel_cos+0x140>)
 800b1b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1b4:	4682      	mov	sl, r0
 800b1b6:	468b      	mov	fp, r1
 800b1b8:	4620      	mov	r0, r4
 800b1ba:	4629      	mov	r1, r5
 800b1bc:	f7f5 f9d2 	bl	8000564 <__aeabi_dmul>
 800b1c0:	a33d      	add	r3, pc, #244	; (adr r3, 800b2b8 <__kernel_cos+0x148>)
 800b1c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1c6:	f7f5 f817 	bl	80001f8 <__adddf3>
 800b1ca:	4622      	mov	r2, r4
 800b1cc:	462b      	mov	r3, r5
 800b1ce:	f7f5 f9c9 	bl	8000564 <__aeabi_dmul>
 800b1d2:	a33b      	add	r3, pc, #236	; (adr r3, 800b2c0 <__kernel_cos+0x150>)
 800b1d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1d8:	f7f5 f80c 	bl	80001f4 <__aeabi_dsub>
 800b1dc:	4622      	mov	r2, r4
 800b1de:	462b      	mov	r3, r5
 800b1e0:	f7f5 f9c0 	bl	8000564 <__aeabi_dmul>
 800b1e4:	a338      	add	r3, pc, #224	; (adr r3, 800b2c8 <__kernel_cos+0x158>)
 800b1e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ea:	f7f5 f805 	bl	80001f8 <__adddf3>
 800b1ee:	4622      	mov	r2, r4
 800b1f0:	462b      	mov	r3, r5
 800b1f2:	f7f5 f9b7 	bl	8000564 <__aeabi_dmul>
 800b1f6:	a336      	add	r3, pc, #216	; (adr r3, 800b2d0 <__kernel_cos+0x160>)
 800b1f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1fc:	f7f4 fffa 	bl	80001f4 <__aeabi_dsub>
 800b200:	4622      	mov	r2, r4
 800b202:	462b      	mov	r3, r5
 800b204:	f7f5 f9ae 	bl	8000564 <__aeabi_dmul>
 800b208:	a333      	add	r3, pc, #204	; (adr r3, 800b2d8 <__kernel_cos+0x168>)
 800b20a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b20e:	f7f4 fff3 	bl	80001f8 <__adddf3>
 800b212:	4622      	mov	r2, r4
 800b214:	462b      	mov	r3, r5
 800b216:	f7f5 f9a5 	bl	8000564 <__aeabi_dmul>
 800b21a:	4622      	mov	r2, r4
 800b21c:	462b      	mov	r3, r5
 800b21e:	f7f5 f9a1 	bl	8000564 <__aeabi_dmul>
 800b222:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b226:	4604      	mov	r4, r0
 800b228:	460d      	mov	r5, r1
 800b22a:	4630      	mov	r0, r6
 800b22c:	4639      	mov	r1, r7
 800b22e:	f7f5 f999 	bl	8000564 <__aeabi_dmul>
 800b232:	460b      	mov	r3, r1
 800b234:	4602      	mov	r2, r0
 800b236:	4629      	mov	r1, r5
 800b238:	4620      	mov	r0, r4
 800b23a:	f7f4 ffdb 	bl	80001f4 <__aeabi_dsub>
 800b23e:	4b2b      	ldr	r3, [pc, #172]	; (800b2ec <__kernel_cos+0x17c>)
 800b240:	4598      	cmp	r8, r3
 800b242:	4606      	mov	r6, r0
 800b244:	460f      	mov	r7, r1
 800b246:	dc10      	bgt.n	800b26a <__kernel_cos+0xfa>
 800b248:	4602      	mov	r2, r0
 800b24a:	460b      	mov	r3, r1
 800b24c:	4650      	mov	r0, sl
 800b24e:	4659      	mov	r1, fp
 800b250:	f7f4 ffd0 	bl	80001f4 <__aeabi_dsub>
 800b254:	460b      	mov	r3, r1
 800b256:	4926      	ldr	r1, [pc, #152]	; (800b2f0 <__kernel_cos+0x180>)
 800b258:	4602      	mov	r2, r0
 800b25a:	2000      	movs	r0, #0
 800b25c:	f7f4 ffca 	bl	80001f4 <__aeabi_dsub>
 800b260:	ec41 0b10 	vmov	d0, r0, r1
 800b264:	b003      	add	sp, #12
 800b266:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b26a:	4b22      	ldr	r3, [pc, #136]	; (800b2f4 <__kernel_cos+0x184>)
 800b26c:	4920      	ldr	r1, [pc, #128]	; (800b2f0 <__kernel_cos+0x180>)
 800b26e:	4598      	cmp	r8, r3
 800b270:	bfcc      	ite	gt
 800b272:	4d21      	ldrgt	r5, [pc, #132]	; (800b2f8 <__kernel_cos+0x188>)
 800b274:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800b278:	2400      	movs	r4, #0
 800b27a:	4622      	mov	r2, r4
 800b27c:	462b      	mov	r3, r5
 800b27e:	2000      	movs	r0, #0
 800b280:	f7f4 ffb8 	bl	80001f4 <__aeabi_dsub>
 800b284:	4622      	mov	r2, r4
 800b286:	4680      	mov	r8, r0
 800b288:	4689      	mov	r9, r1
 800b28a:	462b      	mov	r3, r5
 800b28c:	4650      	mov	r0, sl
 800b28e:	4659      	mov	r1, fp
 800b290:	f7f4 ffb0 	bl	80001f4 <__aeabi_dsub>
 800b294:	4632      	mov	r2, r6
 800b296:	463b      	mov	r3, r7
 800b298:	f7f4 ffac 	bl	80001f4 <__aeabi_dsub>
 800b29c:	4602      	mov	r2, r0
 800b29e:	460b      	mov	r3, r1
 800b2a0:	4640      	mov	r0, r8
 800b2a2:	4649      	mov	r1, r9
 800b2a4:	e7da      	b.n	800b25c <__kernel_cos+0xec>
 800b2a6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800b2e0 <__kernel_cos+0x170>
 800b2aa:	e7db      	b.n	800b264 <__kernel_cos+0xf4>
 800b2ac:	f3af 8000 	nop.w
 800b2b0:	be8838d4 	.word	0xbe8838d4
 800b2b4:	bda8fae9 	.word	0xbda8fae9
 800b2b8:	bdb4b1c4 	.word	0xbdb4b1c4
 800b2bc:	3e21ee9e 	.word	0x3e21ee9e
 800b2c0:	809c52ad 	.word	0x809c52ad
 800b2c4:	3e927e4f 	.word	0x3e927e4f
 800b2c8:	19cb1590 	.word	0x19cb1590
 800b2cc:	3efa01a0 	.word	0x3efa01a0
 800b2d0:	16c15177 	.word	0x16c15177
 800b2d4:	3f56c16c 	.word	0x3f56c16c
 800b2d8:	5555554c 	.word	0x5555554c
 800b2dc:	3fa55555 	.word	0x3fa55555
 800b2e0:	00000000 	.word	0x00000000
 800b2e4:	3ff00000 	.word	0x3ff00000
 800b2e8:	3fe00000 	.word	0x3fe00000
 800b2ec:	3fd33332 	.word	0x3fd33332
 800b2f0:	3ff00000 	.word	0x3ff00000
 800b2f4:	3fe90000 	.word	0x3fe90000
 800b2f8:	3fd20000 	.word	0x3fd20000
 800b2fc:	00000000 	.word	0x00000000

0800b300 <__kernel_rem_pio2>:
 800b300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b304:	ed2d 8b02 	vpush	{d8}
 800b308:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800b30c:	f112 0f14 	cmn.w	r2, #20
 800b310:	9308      	str	r3, [sp, #32]
 800b312:	9101      	str	r1, [sp, #4]
 800b314:	4bc4      	ldr	r3, [pc, #784]	; (800b628 <__kernel_rem_pio2+0x328>)
 800b316:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800b318:	900b      	str	r0, [sp, #44]	; 0x2c
 800b31a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b31e:	9302      	str	r3, [sp, #8]
 800b320:	9b08      	ldr	r3, [sp, #32]
 800b322:	f103 33ff 	add.w	r3, r3, #4294967295
 800b326:	bfa8      	it	ge
 800b328:	1ed4      	subge	r4, r2, #3
 800b32a:	9306      	str	r3, [sp, #24]
 800b32c:	bfb2      	itee	lt
 800b32e:	2400      	movlt	r4, #0
 800b330:	2318      	movge	r3, #24
 800b332:	fb94 f4f3 	sdivge	r4, r4, r3
 800b336:	f06f 0317 	mvn.w	r3, #23
 800b33a:	fb04 3303 	mla	r3, r4, r3, r3
 800b33e:	eb03 0a02 	add.w	sl, r3, r2
 800b342:	9b02      	ldr	r3, [sp, #8]
 800b344:	9a06      	ldr	r2, [sp, #24]
 800b346:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800b618 <__kernel_rem_pio2+0x318>
 800b34a:	eb03 0802 	add.w	r8, r3, r2
 800b34e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800b350:	1aa7      	subs	r7, r4, r2
 800b352:	ae22      	add	r6, sp, #136	; 0x88
 800b354:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800b358:	2500      	movs	r5, #0
 800b35a:	4545      	cmp	r5, r8
 800b35c:	dd13      	ble.n	800b386 <__kernel_rem_pio2+0x86>
 800b35e:	9b08      	ldr	r3, [sp, #32]
 800b360:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800b618 <__kernel_rem_pio2+0x318>
 800b364:	aa22      	add	r2, sp, #136	; 0x88
 800b366:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800b36a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800b36e:	f04f 0800 	mov.w	r8, #0
 800b372:	9b02      	ldr	r3, [sp, #8]
 800b374:	4598      	cmp	r8, r3
 800b376:	dc2f      	bgt.n	800b3d8 <__kernel_rem_pio2+0xd8>
 800b378:	ed8d 8b04 	vstr	d8, [sp, #16]
 800b37c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800b380:	462f      	mov	r7, r5
 800b382:	2600      	movs	r6, #0
 800b384:	e01b      	b.n	800b3be <__kernel_rem_pio2+0xbe>
 800b386:	42ef      	cmn	r7, r5
 800b388:	d407      	bmi.n	800b39a <__kernel_rem_pio2+0x9a>
 800b38a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800b38e:	f7f5 f87f 	bl	8000490 <__aeabi_i2d>
 800b392:	e8e6 0102 	strd	r0, r1, [r6], #8
 800b396:	3501      	adds	r5, #1
 800b398:	e7df      	b.n	800b35a <__kernel_rem_pio2+0x5a>
 800b39a:	ec51 0b18 	vmov	r0, r1, d8
 800b39e:	e7f8      	b.n	800b392 <__kernel_rem_pio2+0x92>
 800b3a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b3a4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800b3a8:	f7f5 f8dc 	bl	8000564 <__aeabi_dmul>
 800b3ac:	4602      	mov	r2, r0
 800b3ae:	460b      	mov	r3, r1
 800b3b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3b4:	f7f4 ff20 	bl	80001f8 <__adddf3>
 800b3b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b3bc:	3601      	adds	r6, #1
 800b3be:	9b06      	ldr	r3, [sp, #24]
 800b3c0:	429e      	cmp	r6, r3
 800b3c2:	f1a7 0708 	sub.w	r7, r7, #8
 800b3c6:	ddeb      	ble.n	800b3a0 <__kernel_rem_pio2+0xa0>
 800b3c8:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b3cc:	f108 0801 	add.w	r8, r8, #1
 800b3d0:	ecab 7b02 	vstmia	fp!, {d7}
 800b3d4:	3508      	adds	r5, #8
 800b3d6:	e7cc      	b.n	800b372 <__kernel_rem_pio2+0x72>
 800b3d8:	9b02      	ldr	r3, [sp, #8]
 800b3da:	aa0e      	add	r2, sp, #56	; 0x38
 800b3dc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b3e0:	930d      	str	r3, [sp, #52]	; 0x34
 800b3e2:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800b3e4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800b3e8:	9c02      	ldr	r4, [sp, #8]
 800b3ea:	930c      	str	r3, [sp, #48]	; 0x30
 800b3ec:	00e3      	lsls	r3, r4, #3
 800b3ee:	930a      	str	r3, [sp, #40]	; 0x28
 800b3f0:	ab9a      	add	r3, sp, #616	; 0x268
 800b3f2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b3f6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800b3fa:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800b3fe:	ab72      	add	r3, sp, #456	; 0x1c8
 800b400:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800b404:	46c3      	mov	fp, r8
 800b406:	46a1      	mov	r9, r4
 800b408:	f1b9 0f00 	cmp.w	r9, #0
 800b40c:	f1a5 0508 	sub.w	r5, r5, #8
 800b410:	dc77      	bgt.n	800b502 <__kernel_rem_pio2+0x202>
 800b412:	ec47 6b10 	vmov	d0, r6, r7
 800b416:	4650      	mov	r0, sl
 800b418:	f000 fc0a 	bl	800bc30 <scalbn>
 800b41c:	ec57 6b10 	vmov	r6, r7, d0
 800b420:	2200      	movs	r2, #0
 800b422:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800b426:	ee10 0a10 	vmov	r0, s0
 800b42a:	4639      	mov	r1, r7
 800b42c:	f7f5 f89a 	bl	8000564 <__aeabi_dmul>
 800b430:	ec41 0b10 	vmov	d0, r0, r1
 800b434:	f000 fb74 	bl	800bb20 <floor>
 800b438:	4b7c      	ldr	r3, [pc, #496]	; (800b62c <__kernel_rem_pio2+0x32c>)
 800b43a:	ec51 0b10 	vmov	r0, r1, d0
 800b43e:	2200      	movs	r2, #0
 800b440:	f7f5 f890 	bl	8000564 <__aeabi_dmul>
 800b444:	4602      	mov	r2, r0
 800b446:	460b      	mov	r3, r1
 800b448:	4630      	mov	r0, r6
 800b44a:	4639      	mov	r1, r7
 800b44c:	f7f4 fed2 	bl	80001f4 <__aeabi_dsub>
 800b450:	460f      	mov	r7, r1
 800b452:	4606      	mov	r6, r0
 800b454:	f7f5 fb36 	bl	8000ac4 <__aeabi_d2iz>
 800b458:	9004      	str	r0, [sp, #16]
 800b45a:	f7f5 f819 	bl	8000490 <__aeabi_i2d>
 800b45e:	4602      	mov	r2, r0
 800b460:	460b      	mov	r3, r1
 800b462:	4630      	mov	r0, r6
 800b464:	4639      	mov	r1, r7
 800b466:	f7f4 fec5 	bl	80001f4 <__aeabi_dsub>
 800b46a:	f1ba 0f00 	cmp.w	sl, #0
 800b46e:	4606      	mov	r6, r0
 800b470:	460f      	mov	r7, r1
 800b472:	dd6d      	ble.n	800b550 <__kernel_rem_pio2+0x250>
 800b474:	1e62      	subs	r2, r4, #1
 800b476:	ab0e      	add	r3, sp, #56	; 0x38
 800b478:	9d04      	ldr	r5, [sp, #16]
 800b47a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800b47e:	f1ca 0118 	rsb	r1, sl, #24
 800b482:	fa40 f301 	asr.w	r3, r0, r1
 800b486:	441d      	add	r5, r3
 800b488:	408b      	lsls	r3, r1
 800b48a:	1ac0      	subs	r0, r0, r3
 800b48c:	ab0e      	add	r3, sp, #56	; 0x38
 800b48e:	9504      	str	r5, [sp, #16]
 800b490:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800b494:	f1ca 0317 	rsb	r3, sl, #23
 800b498:	fa40 fb03 	asr.w	fp, r0, r3
 800b49c:	f1bb 0f00 	cmp.w	fp, #0
 800b4a0:	dd65      	ble.n	800b56e <__kernel_rem_pio2+0x26e>
 800b4a2:	9b04      	ldr	r3, [sp, #16]
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	3301      	adds	r3, #1
 800b4a8:	9304      	str	r3, [sp, #16]
 800b4aa:	4615      	mov	r5, r2
 800b4ac:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800b4b0:	4294      	cmp	r4, r2
 800b4b2:	f300 809c 	bgt.w	800b5ee <__kernel_rem_pio2+0x2ee>
 800b4b6:	f1ba 0f00 	cmp.w	sl, #0
 800b4ba:	dd07      	ble.n	800b4cc <__kernel_rem_pio2+0x1cc>
 800b4bc:	f1ba 0f01 	cmp.w	sl, #1
 800b4c0:	f000 80c0 	beq.w	800b644 <__kernel_rem_pio2+0x344>
 800b4c4:	f1ba 0f02 	cmp.w	sl, #2
 800b4c8:	f000 80c6 	beq.w	800b658 <__kernel_rem_pio2+0x358>
 800b4cc:	f1bb 0f02 	cmp.w	fp, #2
 800b4d0:	d14d      	bne.n	800b56e <__kernel_rem_pio2+0x26e>
 800b4d2:	4632      	mov	r2, r6
 800b4d4:	463b      	mov	r3, r7
 800b4d6:	4956      	ldr	r1, [pc, #344]	; (800b630 <__kernel_rem_pio2+0x330>)
 800b4d8:	2000      	movs	r0, #0
 800b4da:	f7f4 fe8b 	bl	80001f4 <__aeabi_dsub>
 800b4de:	4606      	mov	r6, r0
 800b4e0:	460f      	mov	r7, r1
 800b4e2:	2d00      	cmp	r5, #0
 800b4e4:	d043      	beq.n	800b56e <__kernel_rem_pio2+0x26e>
 800b4e6:	4650      	mov	r0, sl
 800b4e8:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800b620 <__kernel_rem_pio2+0x320>
 800b4ec:	f000 fba0 	bl	800bc30 <scalbn>
 800b4f0:	4630      	mov	r0, r6
 800b4f2:	4639      	mov	r1, r7
 800b4f4:	ec53 2b10 	vmov	r2, r3, d0
 800b4f8:	f7f4 fe7c 	bl	80001f4 <__aeabi_dsub>
 800b4fc:	4606      	mov	r6, r0
 800b4fe:	460f      	mov	r7, r1
 800b500:	e035      	b.n	800b56e <__kernel_rem_pio2+0x26e>
 800b502:	4b4c      	ldr	r3, [pc, #304]	; (800b634 <__kernel_rem_pio2+0x334>)
 800b504:	2200      	movs	r2, #0
 800b506:	4630      	mov	r0, r6
 800b508:	4639      	mov	r1, r7
 800b50a:	f7f5 f82b 	bl	8000564 <__aeabi_dmul>
 800b50e:	f7f5 fad9 	bl	8000ac4 <__aeabi_d2iz>
 800b512:	f7f4 ffbd 	bl	8000490 <__aeabi_i2d>
 800b516:	4602      	mov	r2, r0
 800b518:	460b      	mov	r3, r1
 800b51a:	ec43 2b18 	vmov	d8, r2, r3
 800b51e:	4b46      	ldr	r3, [pc, #280]	; (800b638 <__kernel_rem_pio2+0x338>)
 800b520:	2200      	movs	r2, #0
 800b522:	f7f5 f81f 	bl	8000564 <__aeabi_dmul>
 800b526:	4602      	mov	r2, r0
 800b528:	460b      	mov	r3, r1
 800b52a:	4630      	mov	r0, r6
 800b52c:	4639      	mov	r1, r7
 800b52e:	f7f4 fe61 	bl	80001f4 <__aeabi_dsub>
 800b532:	f7f5 fac7 	bl	8000ac4 <__aeabi_d2iz>
 800b536:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b53a:	f84b 0b04 	str.w	r0, [fp], #4
 800b53e:	ec51 0b18 	vmov	r0, r1, d8
 800b542:	f7f4 fe59 	bl	80001f8 <__adddf3>
 800b546:	f109 39ff 	add.w	r9, r9, #4294967295
 800b54a:	4606      	mov	r6, r0
 800b54c:	460f      	mov	r7, r1
 800b54e:	e75b      	b.n	800b408 <__kernel_rem_pio2+0x108>
 800b550:	d106      	bne.n	800b560 <__kernel_rem_pio2+0x260>
 800b552:	1e63      	subs	r3, r4, #1
 800b554:	aa0e      	add	r2, sp, #56	; 0x38
 800b556:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800b55a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800b55e:	e79d      	b.n	800b49c <__kernel_rem_pio2+0x19c>
 800b560:	4b36      	ldr	r3, [pc, #216]	; (800b63c <__kernel_rem_pio2+0x33c>)
 800b562:	2200      	movs	r2, #0
 800b564:	f7f5 fa84 	bl	8000a70 <__aeabi_dcmpge>
 800b568:	2800      	cmp	r0, #0
 800b56a:	d13d      	bne.n	800b5e8 <__kernel_rem_pio2+0x2e8>
 800b56c:	4683      	mov	fp, r0
 800b56e:	2200      	movs	r2, #0
 800b570:	2300      	movs	r3, #0
 800b572:	4630      	mov	r0, r6
 800b574:	4639      	mov	r1, r7
 800b576:	f7f5 fa5d 	bl	8000a34 <__aeabi_dcmpeq>
 800b57a:	2800      	cmp	r0, #0
 800b57c:	f000 80c0 	beq.w	800b700 <__kernel_rem_pio2+0x400>
 800b580:	1e65      	subs	r5, r4, #1
 800b582:	462b      	mov	r3, r5
 800b584:	2200      	movs	r2, #0
 800b586:	9902      	ldr	r1, [sp, #8]
 800b588:	428b      	cmp	r3, r1
 800b58a:	da6c      	bge.n	800b666 <__kernel_rem_pio2+0x366>
 800b58c:	2a00      	cmp	r2, #0
 800b58e:	f000 8089 	beq.w	800b6a4 <__kernel_rem_pio2+0x3a4>
 800b592:	ab0e      	add	r3, sp, #56	; 0x38
 800b594:	f1aa 0a18 	sub.w	sl, sl, #24
 800b598:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	f000 80ad 	beq.w	800b6fc <__kernel_rem_pio2+0x3fc>
 800b5a2:	4650      	mov	r0, sl
 800b5a4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800b620 <__kernel_rem_pio2+0x320>
 800b5a8:	f000 fb42 	bl	800bc30 <scalbn>
 800b5ac:	ab9a      	add	r3, sp, #616	; 0x268
 800b5ae:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800b5b2:	ec57 6b10 	vmov	r6, r7, d0
 800b5b6:	00ec      	lsls	r4, r5, #3
 800b5b8:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800b5bc:	46aa      	mov	sl, r5
 800b5be:	f1ba 0f00 	cmp.w	sl, #0
 800b5c2:	f280 80d6 	bge.w	800b772 <__kernel_rem_pio2+0x472>
 800b5c6:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800b618 <__kernel_rem_pio2+0x318>
 800b5ca:	462e      	mov	r6, r5
 800b5cc:	2e00      	cmp	r6, #0
 800b5ce:	f2c0 8104 	blt.w	800b7da <__kernel_rem_pio2+0x4da>
 800b5d2:	ab72      	add	r3, sp, #456	; 0x1c8
 800b5d4:	ed8d 8b06 	vstr	d8, [sp, #24]
 800b5d8:	f8df a064 	ldr.w	sl, [pc, #100]	; 800b640 <__kernel_rem_pio2+0x340>
 800b5dc:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800b5e0:	f04f 0800 	mov.w	r8, #0
 800b5e4:	1baf      	subs	r7, r5, r6
 800b5e6:	e0ea      	b.n	800b7be <__kernel_rem_pio2+0x4be>
 800b5e8:	f04f 0b02 	mov.w	fp, #2
 800b5ec:	e759      	b.n	800b4a2 <__kernel_rem_pio2+0x1a2>
 800b5ee:	f8d8 3000 	ldr.w	r3, [r8]
 800b5f2:	b955      	cbnz	r5, 800b60a <__kernel_rem_pio2+0x30a>
 800b5f4:	b123      	cbz	r3, 800b600 <__kernel_rem_pio2+0x300>
 800b5f6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800b5fa:	f8c8 3000 	str.w	r3, [r8]
 800b5fe:	2301      	movs	r3, #1
 800b600:	3201      	adds	r2, #1
 800b602:	f108 0804 	add.w	r8, r8, #4
 800b606:	461d      	mov	r5, r3
 800b608:	e752      	b.n	800b4b0 <__kernel_rem_pio2+0x1b0>
 800b60a:	1acb      	subs	r3, r1, r3
 800b60c:	f8c8 3000 	str.w	r3, [r8]
 800b610:	462b      	mov	r3, r5
 800b612:	e7f5      	b.n	800b600 <__kernel_rem_pio2+0x300>
 800b614:	f3af 8000 	nop.w
	...
 800b624:	3ff00000 	.word	0x3ff00000
 800b628:	0800bfc0 	.word	0x0800bfc0
 800b62c:	40200000 	.word	0x40200000
 800b630:	3ff00000 	.word	0x3ff00000
 800b634:	3e700000 	.word	0x3e700000
 800b638:	41700000 	.word	0x41700000
 800b63c:	3fe00000 	.word	0x3fe00000
 800b640:	0800bf80 	.word	0x0800bf80
 800b644:	1e62      	subs	r2, r4, #1
 800b646:	ab0e      	add	r3, sp, #56	; 0x38
 800b648:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b64c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800b650:	a90e      	add	r1, sp, #56	; 0x38
 800b652:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800b656:	e739      	b.n	800b4cc <__kernel_rem_pio2+0x1cc>
 800b658:	1e62      	subs	r2, r4, #1
 800b65a:	ab0e      	add	r3, sp, #56	; 0x38
 800b65c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b660:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800b664:	e7f4      	b.n	800b650 <__kernel_rem_pio2+0x350>
 800b666:	a90e      	add	r1, sp, #56	; 0x38
 800b668:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800b66c:	3b01      	subs	r3, #1
 800b66e:	430a      	orrs	r2, r1
 800b670:	e789      	b.n	800b586 <__kernel_rem_pio2+0x286>
 800b672:	3301      	adds	r3, #1
 800b674:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800b678:	2900      	cmp	r1, #0
 800b67a:	d0fa      	beq.n	800b672 <__kernel_rem_pio2+0x372>
 800b67c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b67e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800b682:	446a      	add	r2, sp
 800b684:	3a98      	subs	r2, #152	; 0x98
 800b686:	920a      	str	r2, [sp, #40]	; 0x28
 800b688:	9a08      	ldr	r2, [sp, #32]
 800b68a:	18e3      	adds	r3, r4, r3
 800b68c:	18a5      	adds	r5, r4, r2
 800b68e:	aa22      	add	r2, sp, #136	; 0x88
 800b690:	f104 0801 	add.w	r8, r4, #1
 800b694:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800b698:	9304      	str	r3, [sp, #16]
 800b69a:	9b04      	ldr	r3, [sp, #16]
 800b69c:	4543      	cmp	r3, r8
 800b69e:	da04      	bge.n	800b6aa <__kernel_rem_pio2+0x3aa>
 800b6a0:	461c      	mov	r4, r3
 800b6a2:	e6a3      	b.n	800b3ec <__kernel_rem_pio2+0xec>
 800b6a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b6a6:	2301      	movs	r3, #1
 800b6a8:	e7e4      	b.n	800b674 <__kernel_rem_pio2+0x374>
 800b6aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b6ac:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800b6b0:	f7f4 feee 	bl	8000490 <__aeabi_i2d>
 800b6b4:	e8e5 0102 	strd	r0, r1, [r5], #8
 800b6b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b6ba:	46ab      	mov	fp, r5
 800b6bc:	461c      	mov	r4, r3
 800b6be:	f04f 0900 	mov.w	r9, #0
 800b6c2:	2600      	movs	r6, #0
 800b6c4:	2700      	movs	r7, #0
 800b6c6:	9b06      	ldr	r3, [sp, #24]
 800b6c8:	4599      	cmp	r9, r3
 800b6ca:	dd06      	ble.n	800b6da <__kernel_rem_pio2+0x3da>
 800b6cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6ce:	e8e3 6702 	strd	r6, r7, [r3], #8
 800b6d2:	f108 0801 	add.w	r8, r8, #1
 800b6d6:	930a      	str	r3, [sp, #40]	; 0x28
 800b6d8:	e7df      	b.n	800b69a <__kernel_rem_pio2+0x39a>
 800b6da:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800b6de:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800b6e2:	f7f4 ff3f 	bl	8000564 <__aeabi_dmul>
 800b6e6:	4602      	mov	r2, r0
 800b6e8:	460b      	mov	r3, r1
 800b6ea:	4630      	mov	r0, r6
 800b6ec:	4639      	mov	r1, r7
 800b6ee:	f7f4 fd83 	bl	80001f8 <__adddf3>
 800b6f2:	f109 0901 	add.w	r9, r9, #1
 800b6f6:	4606      	mov	r6, r0
 800b6f8:	460f      	mov	r7, r1
 800b6fa:	e7e4      	b.n	800b6c6 <__kernel_rem_pio2+0x3c6>
 800b6fc:	3d01      	subs	r5, #1
 800b6fe:	e748      	b.n	800b592 <__kernel_rem_pio2+0x292>
 800b700:	ec47 6b10 	vmov	d0, r6, r7
 800b704:	f1ca 0000 	rsb	r0, sl, #0
 800b708:	f000 fa92 	bl	800bc30 <scalbn>
 800b70c:	ec57 6b10 	vmov	r6, r7, d0
 800b710:	4ba0      	ldr	r3, [pc, #640]	; (800b994 <__kernel_rem_pio2+0x694>)
 800b712:	ee10 0a10 	vmov	r0, s0
 800b716:	2200      	movs	r2, #0
 800b718:	4639      	mov	r1, r7
 800b71a:	f7f5 f9a9 	bl	8000a70 <__aeabi_dcmpge>
 800b71e:	b1f8      	cbz	r0, 800b760 <__kernel_rem_pio2+0x460>
 800b720:	4b9d      	ldr	r3, [pc, #628]	; (800b998 <__kernel_rem_pio2+0x698>)
 800b722:	2200      	movs	r2, #0
 800b724:	4630      	mov	r0, r6
 800b726:	4639      	mov	r1, r7
 800b728:	f7f4 ff1c 	bl	8000564 <__aeabi_dmul>
 800b72c:	f7f5 f9ca 	bl	8000ac4 <__aeabi_d2iz>
 800b730:	4680      	mov	r8, r0
 800b732:	f7f4 fead 	bl	8000490 <__aeabi_i2d>
 800b736:	4b97      	ldr	r3, [pc, #604]	; (800b994 <__kernel_rem_pio2+0x694>)
 800b738:	2200      	movs	r2, #0
 800b73a:	f7f4 ff13 	bl	8000564 <__aeabi_dmul>
 800b73e:	460b      	mov	r3, r1
 800b740:	4602      	mov	r2, r0
 800b742:	4639      	mov	r1, r7
 800b744:	4630      	mov	r0, r6
 800b746:	f7f4 fd55 	bl	80001f4 <__aeabi_dsub>
 800b74a:	f7f5 f9bb 	bl	8000ac4 <__aeabi_d2iz>
 800b74e:	1c65      	adds	r5, r4, #1
 800b750:	ab0e      	add	r3, sp, #56	; 0x38
 800b752:	f10a 0a18 	add.w	sl, sl, #24
 800b756:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b75a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800b75e:	e720      	b.n	800b5a2 <__kernel_rem_pio2+0x2a2>
 800b760:	4630      	mov	r0, r6
 800b762:	4639      	mov	r1, r7
 800b764:	f7f5 f9ae 	bl	8000ac4 <__aeabi_d2iz>
 800b768:	ab0e      	add	r3, sp, #56	; 0x38
 800b76a:	4625      	mov	r5, r4
 800b76c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b770:	e717      	b.n	800b5a2 <__kernel_rem_pio2+0x2a2>
 800b772:	ab0e      	add	r3, sp, #56	; 0x38
 800b774:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800b778:	f7f4 fe8a 	bl	8000490 <__aeabi_i2d>
 800b77c:	4632      	mov	r2, r6
 800b77e:	463b      	mov	r3, r7
 800b780:	f7f4 fef0 	bl	8000564 <__aeabi_dmul>
 800b784:	4b84      	ldr	r3, [pc, #528]	; (800b998 <__kernel_rem_pio2+0x698>)
 800b786:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800b78a:	2200      	movs	r2, #0
 800b78c:	4630      	mov	r0, r6
 800b78e:	4639      	mov	r1, r7
 800b790:	f7f4 fee8 	bl	8000564 <__aeabi_dmul>
 800b794:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b798:	4606      	mov	r6, r0
 800b79a:	460f      	mov	r7, r1
 800b79c:	e70f      	b.n	800b5be <__kernel_rem_pio2+0x2be>
 800b79e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800b7a2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800b7a6:	f7f4 fedd 	bl	8000564 <__aeabi_dmul>
 800b7aa:	4602      	mov	r2, r0
 800b7ac:	460b      	mov	r3, r1
 800b7ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b7b2:	f7f4 fd21 	bl	80001f8 <__adddf3>
 800b7b6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b7ba:	f108 0801 	add.w	r8, r8, #1
 800b7be:	9b02      	ldr	r3, [sp, #8]
 800b7c0:	4598      	cmp	r8, r3
 800b7c2:	dc01      	bgt.n	800b7c8 <__kernel_rem_pio2+0x4c8>
 800b7c4:	45b8      	cmp	r8, r7
 800b7c6:	ddea      	ble.n	800b79e <__kernel_rem_pio2+0x49e>
 800b7c8:	ed9d 7b06 	vldr	d7, [sp, #24]
 800b7cc:	ab4a      	add	r3, sp, #296	; 0x128
 800b7ce:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800b7d2:	ed87 7b00 	vstr	d7, [r7]
 800b7d6:	3e01      	subs	r6, #1
 800b7d8:	e6f8      	b.n	800b5cc <__kernel_rem_pio2+0x2cc>
 800b7da:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800b7dc:	2b02      	cmp	r3, #2
 800b7de:	dc0b      	bgt.n	800b7f8 <__kernel_rem_pio2+0x4f8>
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	dc35      	bgt.n	800b850 <__kernel_rem_pio2+0x550>
 800b7e4:	d059      	beq.n	800b89a <__kernel_rem_pio2+0x59a>
 800b7e6:	9b04      	ldr	r3, [sp, #16]
 800b7e8:	f003 0007 	and.w	r0, r3, #7
 800b7ec:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800b7f0:	ecbd 8b02 	vpop	{d8}
 800b7f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7f8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800b7fa:	2b03      	cmp	r3, #3
 800b7fc:	d1f3      	bne.n	800b7e6 <__kernel_rem_pio2+0x4e6>
 800b7fe:	ab4a      	add	r3, sp, #296	; 0x128
 800b800:	4423      	add	r3, r4
 800b802:	9306      	str	r3, [sp, #24]
 800b804:	461c      	mov	r4, r3
 800b806:	469a      	mov	sl, r3
 800b808:	9502      	str	r5, [sp, #8]
 800b80a:	9b02      	ldr	r3, [sp, #8]
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	f1aa 0a08 	sub.w	sl, sl, #8
 800b812:	dc6b      	bgt.n	800b8ec <__kernel_rem_pio2+0x5ec>
 800b814:	46aa      	mov	sl, r5
 800b816:	f1ba 0f01 	cmp.w	sl, #1
 800b81a:	f1a4 0408 	sub.w	r4, r4, #8
 800b81e:	f300 8085 	bgt.w	800b92c <__kernel_rem_pio2+0x62c>
 800b822:	9c06      	ldr	r4, [sp, #24]
 800b824:	2000      	movs	r0, #0
 800b826:	3408      	adds	r4, #8
 800b828:	2100      	movs	r1, #0
 800b82a:	2d01      	cmp	r5, #1
 800b82c:	f300 809d 	bgt.w	800b96a <__kernel_rem_pio2+0x66a>
 800b830:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800b834:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800b838:	f1bb 0f00 	cmp.w	fp, #0
 800b83c:	f040 809b 	bne.w	800b976 <__kernel_rem_pio2+0x676>
 800b840:	9b01      	ldr	r3, [sp, #4]
 800b842:	e9c3 5600 	strd	r5, r6, [r3]
 800b846:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800b84a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800b84e:	e7ca      	b.n	800b7e6 <__kernel_rem_pio2+0x4e6>
 800b850:	3408      	adds	r4, #8
 800b852:	ab4a      	add	r3, sp, #296	; 0x128
 800b854:	441c      	add	r4, r3
 800b856:	462e      	mov	r6, r5
 800b858:	2000      	movs	r0, #0
 800b85a:	2100      	movs	r1, #0
 800b85c:	2e00      	cmp	r6, #0
 800b85e:	da36      	bge.n	800b8ce <__kernel_rem_pio2+0x5ce>
 800b860:	f1bb 0f00 	cmp.w	fp, #0
 800b864:	d039      	beq.n	800b8da <__kernel_rem_pio2+0x5da>
 800b866:	4602      	mov	r2, r0
 800b868:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b86c:	9c01      	ldr	r4, [sp, #4]
 800b86e:	e9c4 2300 	strd	r2, r3, [r4]
 800b872:	4602      	mov	r2, r0
 800b874:	460b      	mov	r3, r1
 800b876:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800b87a:	f7f4 fcbb 	bl	80001f4 <__aeabi_dsub>
 800b87e:	ae4c      	add	r6, sp, #304	; 0x130
 800b880:	2401      	movs	r4, #1
 800b882:	42a5      	cmp	r5, r4
 800b884:	da2c      	bge.n	800b8e0 <__kernel_rem_pio2+0x5e0>
 800b886:	f1bb 0f00 	cmp.w	fp, #0
 800b88a:	d002      	beq.n	800b892 <__kernel_rem_pio2+0x592>
 800b88c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b890:	4619      	mov	r1, r3
 800b892:	9b01      	ldr	r3, [sp, #4]
 800b894:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800b898:	e7a5      	b.n	800b7e6 <__kernel_rem_pio2+0x4e6>
 800b89a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800b89e:	eb0d 0403 	add.w	r4, sp, r3
 800b8a2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800b8a6:	2000      	movs	r0, #0
 800b8a8:	2100      	movs	r1, #0
 800b8aa:	2d00      	cmp	r5, #0
 800b8ac:	da09      	bge.n	800b8c2 <__kernel_rem_pio2+0x5c2>
 800b8ae:	f1bb 0f00 	cmp.w	fp, #0
 800b8b2:	d002      	beq.n	800b8ba <__kernel_rem_pio2+0x5ba>
 800b8b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b8b8:	4619      	mov	r1, r3
 800b8ba:	9b01      	ldr	r3, [sp, #4]
 800b8bc:	e9c3 0100 	strd	r0, r1, [r3]
 800b8c0:	e791      	b.n	800b7e6 <__kernel_rem_pio2+0x4e6>
 800b8c2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b8c6:	f7f4 fc97 	bl	80001f8 <__adddf3>
 800b8ca:	3d01      	subs	r5, #1
 800b8cc:	e7ed      	b.n	800b8aa <__kernel_rem_pio2+0x5aa>
 800b8ce:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b8d2:	f7f4 fc91 	bl	80001f8 <__adddf3>
 800b8d6:	3e01      	subs	r6, #1
 800b8d8:	e7c0      	b.n	800b85c <__kernel_rem_pio2+0x55c>
 800b8da:	4602      	mov	r2, r0
 800b8dc:	460b      	mov	r3, r1
 800b8de:	e7c5      	b.n	800b86c <__kernel_rem_pio2+0x56c>
 800b8e0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800b8e4:	f7f4 fc88 	bl	80001f8 <__adddf3>
 800b8e8:	3401      	adds	r4, #1
 800b8ea:	e7ca      	b.n	800b882 <__kernel_rem_pio2+0x582>
 800b8ec:	e9da 8900 	ldrd	r8, r9, [sl]
 800b8f0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800b8f4:	9b02      	ldr	r3, [sp, #8]
 800b8f6:	3b01      	subs	r3, #1
 800b8f8:	9302      	str	r3, [sp, #8]
 800b8fa:	4632      	mov	r2, r6
 800b8fc:	463b      	mov	r3, r7
 800b8fe:	4640      	mov	r0, r8
 800b900:	4649      	mov	r1, r9
 800b902:	f7f4 fc79 	bl	80001f8 <__adddf3>
 800b906:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b90a:	4602      	mov	r2, r0
 800b90c:	460b      	mov	r3, r1
 800b90e:	4640      	mov	r0, r8
 800b910:	4649      	mov	r1, r9
 800b912:	f7f4 fc6f 	bl	80001f4 <__aeabi_dsub>
 800b916:	4632      	mov	r2, r6
 800b918:	463b      	mov	r3, r7
 800b91a:	f7f4 fc6d 	bl	80001f8 <__adddf3>
 800b91e:	ed9d 7b08 	vldr	d7, [sp, #32]
 800b922:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b926:	ed8a 7b00 	vstr	d7, [sl]
 800b92a:	e76e      	b.n	800b80a <__kernel_rem_pio2+0x50a>
 800b92c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800b930:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800b934:	4640      	mov	r0, r8
 800b936:	4632      	mov	r2, r6
 800b938:	463b      	mov	r3, r7
 800b93a:	4649      	mov	r1, r9
 800b93c:	f7f4 fc5c 	bl	80001f8 <__adddf3>
 800b940:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b944:	4602      	mov	r2, r0
 800b946:	460b      	mov	r3, r1
 800b948:	4640      	mov	r0, r8
 800b94a:	4649      	mov	r1, r9
 800b94c:	f7f4 fc52 	bl	80001f4 <__aeabi_dsub>
 800b950:	4632      	mov	r2, r6
 800b952:	463b      	mov	r3, r7
 800b954:	f7f4 fc50 	bl	80001f8 <__adddf3>
 800b958:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b95c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b960:	ed84 7b00 	vstr	d7, [r4]
 800b964:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b968:	e755      	b.n	800b816 <__kernel_rem_pio2+0x516>
 800b96a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b96e:	f7f4 fc43 	bl	80001f8 <__adddf3>
 800b972:	3d01      	subs	r5, #1
 800b974:	e759      	b.n	800b82a <__kernel_rem_pio2+0x52a>
 800b976:	9b01      	ldr	r3, [sp, #4]
 800b978:	9a01      	ldr	r2, [sp, #4]
 800b97a:	601d      	str	r5, [r3, #0]
 800b97c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800b980:	605c      	str	r4, [r3, #4]
 800b982:	609f      	str	r7, [r3, #8]
 800b984:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800b988:	60d3      	str	r3, [r2, #12]
 800b98a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b98e:	6110      	str	r0, [r2, #16]
 800b990:	6153      	str	r3, [r2, #20]
 800b992:	e728      	b.n	800b7e6 <__kernel_rem_pio2+0x4e6>
 800b994:	41700000 	.word	0x41700000
 800b998:	3e700000 	.word	0x3e700000
 800b99c:	00000000 	.word	0x00000000

0800b9a0 <__kernel_sin>:
 800b9a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9a4:	ed2d 8b04 	vpush	{d8-d9}
 800b9a8:	eeb0 8a41 	vmov.f32	s16, s2
 800b9ac:	eef0 8a61 	vmov.f32	s17, s3
 800b9b0:	ec55 4b10 	vmov	r4, r5, d0
 800b9b4:	b083      	sub	sp, #12
 800b9b6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b9ba:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800b9be:	9001      	str	r0, [sp, #4]
 800b9c0:	da06      	bge.n	800b9d0 <__kernel_sin+0x30>
 800b9c2:	ee10 0a10 	vmov	r0, s0
 800b9c6:	4629      	mov	r1, r5
 800b9c8:	f7f5 f87c 	bl	8000ac4 <__aeabi_d2iz>
 800b9cc:	2800      	cmp	r0, #0
 800b9ce:	d051      	beq.n	800ba74 <__kernel_sin+0xd4>
 800b9d0:	4622      	mov	r2, r4
 800b9d2:	462b      	mov	r3, r5
 800b9d4:	4620      	mov	r0, r4
 800b9d6:	4629      	mov	r1, r5
 800b9d8:	f7f4 fdc4 	bl	8000564 <__aeabi_dmul>
 800b9dc:	4682      	mov	sl, r0
 800b9de:	468b      	mov	fp, r1
 800b9e0:	4602      	mov	r2, r0
 800b9e2:	460b      	mov	r3, r1
 800b9e4:	4620      	mov	r0, r4
 800b9e6:	4629      	mov	r1, r5
 800b9e8:	f7f4 fdbc 	bl	8000564 <__aeabi_dmul>
 800b9ec:	a341      	add	r3, pc, #260	; (adr r3, 800baf4 <__kernel_sin+0x154>)
 800b9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9f2:	4680      	mov	r8, r0
 800b9f4:	4689      	mov	r9, r1
 800b9f6:	4650      	mov	r0, sl
 800b9f8:	4659      	mov	r1, fp
 800b9fa:	f7f4 fdb3 	bl	8000564 <__aeabi_dmul>
 800b9fe:	a33f      	add	r3, pc, #252	; (adr r3, 800bafc <__kernel_sin+0x15c>)
 800ba00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba04:	f7f4 fbf6 	bl	80001f4 <__aeabi_dsub>
 800ba08:	4652      	mov	r2, sl
 800ba0a:	465b      	mov	r3, fp
 800ba0c:	f7f4 fdaa 	bl	8000564 <__aeabi_dmul>
 800ba10:	a33c      	add	r3, pc, #240	; (adr r3, 800bb04 <__kernel_sin+0x164>)
 800ba12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba16:	f7f4 fbef 	bl	80001f8 <__adddf3>
 800ba1a:	4652      	mov	r2, sl
 800ba1c:	465b      	mov	r3, fp
 800ba1e:	f7f4 fda1 	bl	8000564 <__aeabi_dmul>
 800ba22:	a33a      	add	r3, pc, #232	; (adr r3, 800bb0c <__kernel_sin+0x16c>)
 800ba24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba28:	f7f4 fbe4 	bl	80001f4 <__aeabi_dsub>
 800ba2c:	4652      	mov	r2, sl
 800ba2e:	465b      	mov	r3, fp
 800ba30:	f7f4 fd98 	bl	8000564 <__aeabi_dmul>
 800ba34:	a337      	add	r3, pc, #220	; (adr r3, 800bb14 <__kernel_sin+0x174>)
 800ba36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba3a:	f7f4 fbdd 	bl	80001f8 <__adddf3>
 800ba3e:	9b01      	ldr	r3, [sp, #4]
 800ba40:	4606      	mov	r6, r0
 800ba42:	460f      	mov	r7, r1
 800ba44:	b9eb      	cbnz	r3, 800ba82 <__kernel_sin+0xe2>
 800ba46:	4602      	mov	r2, r0
 800ba48:	460b      	mov	r3, r1
 800ba4a:	4650      	mov	r0, sl
 800ba4c:	4659      	mov	r1, fp
 800ba4e:	f7f4 fd89 	bl	8000564 <__aeabi_dmul>
 800ba52:	a325      	add	r3, pc, #148	; (adr r3, 800bae8 <__kernel_sin+0x148>)
 800ba54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba58:	f7f4 fbcc 	bl	80001f4 <__aeabi_dsub>
 800ba5c:	4642      	mov	r2, r8
 800ba5e:	464b      	mov	r3, r9
 800ba60:	f7f4 fd80 	bl	8000564 <__aeabi_dmul>
 800ba64:	4602      	mov	r2, r0
 800ba66:	460b      	mov	r3, r1
 800ba68:	4620      	mov	r0, r4
 800ba6a:	4629      	mov	r1, r5
 800ba6c:	f7f4 fbc4 	bl	80001f8 <__adddf3>
 800ba70:	4604      	mov	r4, r0
 800ba72:	460d      	mov	r5, r1
 800ba74:	ec45 4b10 	vmov	d0, r4, r5
 800ba78:	b003      	add	sp, #12
 800ba7a:	ecbd 8b04 	vpop	{d8-d9}
 800ba7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba82:	4b1b      	ldr	r3, [pc, #108]	; (800baf0 <__kernel_sin+0x150>)
 800ba84:	ec51 0b18 	vmov	r0, r1, d8
 800ba88:	2200      	movs	r2, #0
 800ba8a:	f7f4 fd6b 	bl	8000564 <__aeabi_dmul>
 800ba8e:	4632      	mov	r2, r6
 800ba90:	ec41 0b19 	vmov	d9, r0, r1
 800ba94:	463b      	mov	r3, r7
 800ba96:	4640      	mov	r0, r8
 800ba98:	4649      	mov	r1, r9
 800ba9a:	f7f4 fd63 	bl	8000564 <__aeabi_dmul>
 800ba9e:	4602      	mov	r2, r0
 800baa0:	460b      	mov	r3, r1
 800baa2:	ec51 0b19 	vmov	r0, r1, d9
 800baa6:	f7f4 fba5 	bl	80001f4 <__aeabi_dsub>
 800baaa:	4652      	mov	r2, sl
 800baac:	465b      	mov	r3, fp
 800baae:	f7f4 fd59 	bl	8000564 <__aeabi_dmul>
 800bab2:	ec53 2b18 	vmov	r2, r3, d8
 800bab6:	f7f4 fb9d 	bl	80001f4 <__aeabi_dsub>
 800baba:	a30b      	add	r3, pc, #44	; (adr r3, 800bae8 <__kernel_sin+0x148>)
 800babc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac0:	4606      	mov	r6, r0
 800bac2:	460f      	mov	r7, r1
 800bac4:	4640      	mov	r0, r8
 800bac6:	4649      	mov	r1, r9
 800bac8:	f7f4 fd4c 	bl	8000564 <__aeabi_dmul>
 800bacc:	4602      	mov	r2, r0
 800bace:	460b      	mov	r3, r1
 800bad0:	4630      	mov	r0, r6
 800bad2:	4639      	mov	r1, r7
 800bad4:	f7f4 fb90 	bl	80001f8 <__adddf3>
 800bad8:	4602      	mov	r2, r0
 800bada:	460b      	mov	r3, r1
 800badc:	4620      	mov	r0, r4
 800bade:	4629      	mov	r1, r5
 800bae0:	f7f4 fb88 	bl	80001f4 <__aeabi_dsub>
 800bae4:	e7c4      	b.n	800ba70 <__kernel_sin+0xd0>
 800bae6:	bf00      	nop
 800bae8:	55555549 	.word	0x55555549
 800baec:	3fc55555 	.word	0x3fc55555
 800baf0:	3fe00000 	.word	0x3fe00000
 800baf4:	5acfd57c 	.word	0x5acfd57c
 800baf8:	3de5d93a 	.word	0x3de5d93a
 800bafc:	8a2b9ceb 	.word	0x8a2b9ceb
 800bb00:	3e5ae5e6 	.word	0x3e5ae5e6
 800bb04:	57b1fe7d 	.word	0x57b1fe7d
 800bb08:	3ec71de3 	.word	0x3ec71de3
 800bb0c:	19c161d5 	.word	0x19c161d5
 800bb10:	3f2a01a0 	.word	0x3f2a01a0
 800bb14:	1110f8a6 	.word	0x1110f8a6
 800bb18:	3f811111 	.word	0x3f811111
 800bb1c:	00000000 	.word	0x00000000

0800bb20 <floor>:
 800bb20:	ec51 0b10 	vmov	r0, r1, d0
 800bb24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb28:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800bb2c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800bb30:	2e13      	cmp	r6, #19
 800bb32:	ee10 5a10 	vmov	r5, s0
 800bb36:	ee10 8a10 	vmov	r8, s0
 800bb3a:	460c      	mov	r4, r1
 800bb3c:	dc32      	bgt.n	800bba4 <floor+0x84>
 800bb3e:	2e00      	cmp	r6, #0
 800bb40:	da14      	bge.n	800bb6c <floor+0x4c>
 800bb42:	a333      	add	r3, pc, #204	; (adr r3, 800bc10 <floor+0xf0>)
 800bb44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb48:	f7f4 fb56 	bl	80001f8 <__adddf3>
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	2300      	movs	r3, #0
 800bb50:	f7f4 ff98 	bl	8000a84 <__aeabi_dcmpgt>
 800bb54:	b138      	cbz	r0, 800bb66 <floor+0x46>
 800bb56:	2c00      	cmp	r4, #0
 800bb58:	da57      	bge.n	800bc0a <floor+0xea>
 800bb5a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800bb5e:	431d      	orrs	r5, r3
 800bb60:	d001      	beq.n	800bb66 <floor+0x46>
 800bb62:	4c2d      	ldr	r4, [pc, #180]	; (800bc18 <floor+0xf8>)
 800bb64:	2500      	movs	r5, #0
 800bb66:	4621      	mov	r1, r4
 800bb68:	4628      	mov	r0, r5
 800bb6a:	e025      	b.n	800bbb8 <floor+0x98>
 800bb6c:	4f2b      	ldr	r7, [pc, #172]	; (800bc1c <floor+0xfc>)
 800bb6e:	4137      	asrs	r7, r6
 800bb70:	ea01 0307 	and.w	r3, r1, r7
 800bb74:	4303      	orrs	r3, r0
 800bb76:	d01f      	beq.n	800bbb8 <floor+0x98>
 800bb78:	a325      	add	r3, pc, #148	; (adr r3, 800bc10 <floor+0xf0>)
 800bb7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb7e:	f7f4 fb3b 	bl	80001f8 <__adddf3>
 800bb82:	2200      	movs	r2, #0
 800bb84:	2300      	movs	r3, #0
 800bb86:	f7f4 ff7d 	bl	8000a84 <__aeabi_dcmpgt>
 800bb8a:	2800      	cmp	r0, #0
 800bb8c:	d0eb      	beq.n	800bb66 <floor+0x46>
 800bb8e:	2c00      	cmp	r4, #0
 800bb90:	bfbe      	ittt	lt
 800bb92:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800bb96:	fa43 f606 	asrlt.w	r6, r3, r6
 800bb9a:	19a4      	addlt	r4, r4, r6
 800bb9c:	ea24 0407 	bic.w	r4, r4, r7
 800bba0:	2500      	movs	r5, #0
 800bba2:	e7e0      	b.n	800bb66 <floor+0x46>
 800bba4:	2e33      	cmp	r6, #51	; 0x33
 800bba6:	dd0b      	ble.n	800bbc0 <floor+0xa0>
 800bba8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800bbac:	d104      	bne.n	800bbb8 <floor+0x98>
 800bbae:	ee10 2a10 	vmov	r2, s0
 800bbb2:	460b      	mov	r3, r1
 800bbb4:	f7f4 fb20 	bl	80001f8 <__adddf3>
 800bbb8:	ec41 0b10 	vmov	d0, r0, r1
 800bbbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbc0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800bbc4:	f04f 33ff 	mov.w	r3, #4294967295
 800bbc8:	fa23 f707 	lsr.w	r7, r3, r7
 800bbcc:	4207      	tst	r7, r0
 800bbce:	d0f3      	beq.n	800bbb8 <floor+0x98>
 800bbd0:	a30f      	add	r3, pc, #60	; (adr r3, 800bc10 <floor+0xf0>)
 800bbd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbd6:	f7f4 fb0f 	bl	80001f8 <__adddf3>
 800bbda:	2200      	movs	r2, #0
 800bbdc:	2300      	movs	r3, #0
 800bbde:	f7f4 ff51 	bl	8000a84 <__aeabi_dcmpgt>
 800bbe2:	2800      	cmp	r0, #0
 800bbe4:	d0bf      	beq.n	800bb66 <floor+0x46>
 800bbe6:	2c00      	cmp	r4, #0
 800bbe8:	da02      	bge.n	800bbf0 <floor+0xd0>
 800bbea:	2e14      	cmp	r6, #20
 800bbec:	d103      	bne.n	800bbf6 <floor+0xd6>
 800bbee:	3401      	adds	r4, #1
 800bbf0:	ea25 0507 	bic.w	r5, r5, r7
 800bbf4:	e7b7      	b.n	800bb66 <floor+0x46>
 800bbf6:	2301      	movs	r3, #1
 800bbf8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800bbfc:	fa03 f606 	lsl.w	r6, r3, r6
 800bc00:	4435      	add	r5, r6
 800bc02:	4545      	cmp	r5, r8
 800bc04:	bf38      	it	cc
 800bc06:	18e4      	addcc	r4, r4, r3
 800bc08:	e7f2      	b.n	800bbf0 <floor+0xd0>
 800bc0a:	2500      	movs	r5, #0
 800bc0c:	462c      	mov	r4, r5
 800bc0e:	e7aa      	b.n	800bb66 <floor+0x46>
 800bc10:	8800759c 	.word	0x8800759c
 800bc14:	7e37e43c 	.word	0x7e37e43c
 800bc18:	bff00000 	.word	0xbff00000
 800bc1c:	000fffff 	.word	0x000fffff

0800bc20 <nan>:
 800bc20:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800bc28 <nan+0x8>
 800bc24:	4770      	bx	lr
 800bc26:	bf00      	nop
 800bc28:	00000000 	.word	0x00000000
 800bc2c:	7ff80000 	.word	0x7ff80000

0800bc30 <scalbn>:
 800bc30:	b570      	push	{r4, r5, r6, lr}
 800bc32:	ec55 4b10 	vmov	r4, r5, d0
 800bc36:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800bc3a:	4606      	mov	r6, r0
 800bc3c:	462b      	mov	r3, r5
 800bc3e:	b99a      	cbnz	r2, 800bc68 <scalbn+0x38>
 800bc40:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800bc44:	4323      	orrs	r3, r4
 800bc46:	d036      	beq.n	800bcb6 <scalbn+0x86>
 800bc48:	4b39      	ldr	r3, [pc, #228]	; (800bd30 <scalbn+0x100>)
 800bc4a:	4629      	mov	r1, r5
 800bc4c:	ee10 0a10 	vmov	r0, s0
 800bc50:	2200      	movs	r2, #0
 800bc52:	f7f4 fc87 	bl	8000564 <__aeabi_dmul>
 800bc56:	4b37      	ldr	r3, [pc, #220]	; (800bd34 <scalbn+0x104>)
 800bc58:	429e      	cmp	r6, r3
 800bc5a:	4604      	mov	r4, r0
 800bc5c:	460d      	mov	r5, r1
 800bc5e:	da10      	bge.n	800bc82 <scalbn+0x52>
 800bc60:	a32b      	add	r3, pc, #172	; (adr r3, 800bd10 <scalbn+0xe0>)
 800bc62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc66:	e03a      	b.n	800bcde <scalbn+0xae>
 800bc68:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800bc6c:	428a      	cmp	r2, r1
 800bc6e:	d10c      	bne.n	800bc8a <scalbn+0x5a>
 800bc70:	ee10 2a10 	vmov	r2, s0
 800bc74:	4620      	mov	r0, r4
 800bc76:	4629      	mov	r1, r5
 800bc78:	f7f4 fabe 	bl	80001f8 <__adddf3>
 800bc7c:	4604      	mov	r4, r0
 800bc7e:	460d      	mov	r5, r1
 800bc80:	e019      	b.n	800bcb6 <scalbn+0x86>
 800bc82:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800bc86:	460b      	mov	r3, r1
 800bc88:	3a36      	subs	r2, #54	; 0x36
 800bc8a:	4432      	add	r2, r6
 800bc8c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800bc90:	428a      	cmp	r2, r1
 800bc92:	dd08      	ble.n	800bca6 <scalbn+0x76>
 800bc94:	2d00      	cmp	r5, #0
 800bc96:	a120      	add	r1, pc, #128	; (adr r1, 800bd18 <scalbn+0xe8>)
 800bc98:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc9c:	da1c      	bge.n	800bcd8 <scalbn+0xa8>
 800bc9e:	a120      	add	r1, pc, #128	; (adr r1, 800bd20 <scalbn+0xf0>)
 800bca0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bca4:	e018      	b.n	800bcd8 <scalbn+0xa8>
 800bca6:	2a00      	cmp	r2, #0
 800bca8:	dd08      	ble.n	800bcbc <scalbn+0x8c>
 800bcaa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800bcae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800bcb2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bcb6:	ec45 4b10 	vmov	d0, r4, r5
 800bcba:	bd70      	pop	{r4, r5, r6, pc}
 800bcbc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800bcc0:	da19      	bge.n	800bcf6 <scalbn+0xc6>
 800bcc2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800bcc6:	429e      	cmp	r6, r3
 800bcc8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800bccc:	dd0a      	ble.n	800bce4 <scalbn+0xb4>
 800bcce:	a112      	add	r1, pc, #72	; (adr r1, 800bd18 <scalbn+0xe8>)
 800bcd0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d1e2      	bne.n	800bc9e <scalbn+0x6e>
 800bcd8:	a30f      	add	r3, pc, #60	; (adr r3, 800bd18 <scalbn+0xe8>)
 800bcda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcde:	f7f4 fc41 	bl	8000564 <__aeabi_dmul>
 800bce2:	e7cb      	b.n	800bc7c <scalbn+0x4c>
 800bce4:	a10a      	add	r1, pc, #40	; (adr r1, 800bd10 <scalbn+0xe0>)
 800bce6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d0b8      	beq.n	800bc60 <scalbn+0x30>
 800bcee:	a10e      	add	r1, pc, #56	; (adr r1, 800bd28 <scalbn+0xf8>)
 800bcf0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bcf4:	e7b4      	b.n	800bc60 <scalbn+0x30>
 800bcf6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800bcfa:	3236      	adds	r2, #54	; 0x36
 800bcfc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800bd00:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800bd04:	4620      	mov	r0, r4
 800bd06:	4b0c      	ldr	r3, [pc, #48]	; (800bd38 <scalbn+0x108>)
 800bd08:	2200      	movs	r2, #0
 800bd0a:	e7e8      	b.n	800bcde <scalbn+0xae>
 800bd0c:	f3af 8000 	nop.w
 800bd10:	c2f8f359 	.word	0xc2f8f359
 800bd14:	01a56e1f 	.word	0x01a56e1f
 800bd18:	8800759c 	.word	0x8800759c
 800bd1c:	7e37e43c 	.word	0x7e37e43c
 800bd20:	8800759c 	.word	0x8800759c
 800bd24:	fe37e43c 	.word	0xfe37e43c
 800bd28:	c2f8f359 	.word	0xc2f8f359
 800bd2c:	81a56e1f 	.word	0x81a56e1f
 800bd30:	43500000 	.word	0x43500000
 800bd34:	ffff3cb0 	.word	0xffff3cb0
 800bd38:	3c900000 	.word	0x3c900000

0800bd3c <_init>:
 800bd3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd3e:	bf00      	nop
 800bd40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd42:	bc08      	pop	{r3}
 800bd44:	469e      	mov	lr, r3
 800bd46:	4770      	bx	lr

0800bd48 <_fini>:
 800bd48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd4a:	bf00      	nop
 800bd4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd4e:	bc08      	pop	{r3}
 800bd50:	469e      	mov	lr, r3
 800bd52:	4770      	bx	lr
