#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb7c030 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb7c1c0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0xb71080 .functor NOT 1, L_0xba8af0, C4<0>, C4<0>, C4<0>;
L_0xba8800 .functor XOR 1, L_0xba8610, L_0xba8760, C4<0>, C4<0>;
L_0xba89e0 .functor XOR 1, L_0xba8800, L_0xba8910, C4<0>, C4<0>;
v0xba6ac0_0 .net *"_ivl_10", 0 0, L_0xba8910;  1 drivers
v0xba6bc0_0 .net *"_ivl_12", 0 0, L_0xba89e0;  1 drivers
v0xba6ca0_0 .net *"_ivl_2", 0 0, L_0xba8570;  1 drivers
v0xba6d60_0 .net *"_ivl_4", 0 0, L_0xba8610;  1 drivers
v0xba6e40_0 .net *"_ivl_6", 0 0, L_0xba8760;  1 drivers
v0xba6f70_0 .net *"_ivl_8", 0 0, L_0xba8800;  1 drivers
v0xba7050_0 .net "a", 0 0, v0xba5a70_0;  1 drivers
v0xba70f0_0 .net "b", 0 0, v0xba5b10_0;  1 drivers
v0xba7190_0 .net "c", 0 0, v0xba5bb0_0;  1 drivers
v0xba7230_0 .var "clk", 0 0;
v0xba72d0_0 .net "d", 0 0, v0xba5d20_0;  1 drivers
v0xba7370_0 .net "out_dut", 0 0, v0xba6730_0;  1 drivers
v0xba7410_0 .net "out_ref", 0 0, L_0xba8410;  1 drivers
v0xba74b0_0 .var/2u "stats1", 159 0;
v0xba7550_0 .var/2u "strobe", 0 0;
v0xba75f0_0 .net "tb_match", 0 0, L_0xba8af0;  1 drivers
v0xba76b0_0 .net "tb_mismatch", 0 0, L_0xb71080;  1 drivers
v0xba7880_0 .net "wavedrom_enable", 0 0, v0xba5e10_0;  1 drivers
v0xba7920_0 .net "wavedrom_title", 511 0, v0xba5eb0_0;  1 drivers
L_0xba8570 .concat [ 1 0 0 0], L_0xba8410;
L_0xba8610 .concat [ 1 0 0 0], L_0xba8410;
L_0xba8760 .concat [ 1 0 0 0], v0xba6730_0;
L_0xba8910 .concat [ 1 0 0 0], L_0xba8410;
L_0xba8af0 .cmp/eeq 1, L_0xba8570, L_0xba89e0;
S_0xb7c350 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0xb7c1c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xb7cad0 .functor NOT 1, v0xba5bb0_0, C4<0>, C4<0>, C4<0>;
L_0xb71940 .functor NOT 1, v0xba5b10_0, C4<0>, C4<0>, C4<0>;
L_0xba7b60 .functor AND 1, L_0xb7cad0, L_0xb71940, C4<1>, C4<1>;
L_0xba7c00 .functor NOT 1, v0xba5d20_0, C4<0>, C4<0>, C4<0>;
L_0xba7d30 .functor NOT 1, v0xba5a70_0, C4<0>, C4<0>, C4<0>;
L_0xba7e30 .functor AND 1, L_0xba7c00, L_0xba7d30, C4<1>, C4<1>;
L_0xba7f10 .functor OR 1, L_0xba7b60, L_0xba7e30, C4<0>, C4<0>;
L_0xba7fd0 .functor AND 1, v0xba5a70_0, v0xba5bb0_0, C4<1>, C4<1>;
L_0xba8090 .functor AND 1, L_0xba7fd0, v0xba5d20_0, C4<1>, C4<1>;
L_0xba8150 .functor OR 1, L_0xba7f10, L_0xba8090, C4<0>, C4<0>;
L_0xba82c0 .functor AND 1, v0xba5b10_0, v0xba5bb0_0, C4<1>, C4<1>;
L_0xba8330 .functor AND 1, L_0xba82c0, v0xba5d20_0, C4<1>, C4<1>;
L_0xba8410 .functor OR 1, L_0xba8150, L_0xba8330, C4<0>, C4<0>;
v0xb712f0_0 .net *"_ivl_0", 0 0, L_0xb7cad0;  1 drivers
v0xb71390_0 .net *"_ivl_10", 0 0, L_0xba7e30;  1 drivers
v0xba4260_0 .net *"_ivl_12", 0 0, L_0xba7f10;  1 drivers
v0xba4320_0 .net *"_ivl_14", 0 0, L_0xba7fd0;  1 drivers
v0xba4400_0 .net *"_ivl_16", 0 0, L_0xba8090;  1 drivers
v0xba4530_0 .net *"_ivl_18", 0 0, L_0xba8150;  1 drivers
v0xba4610_0 .net *"_ivl_2", 0 0, L_0xb71940;  1 drivers
v0xba46f0_0 .net *"_ivl_20", 0 0, L_0xba82c0;  1 drivers
v0xba47d0_0 .net *"_ivl_22", 0 0, L_0xba8330;  1 drivers
v0xba48b0_0 .net *"_ivl_4", 0 0, L_0xba7b60;  1 drivers
v0xba4990_0 .net *"_ivl_6", 0 0, L_0xba7c00;  1 drivers
v0xba4a70_0 .net *"_ivl_8", 0 0, L_0xba7d30;  1 drivers
v0xba4b50_0 .net "a", 0 0, v0xba5a70_0;  alias, 1 drivers
v0xba4c10_0 .net "b", 0 0, v0xba5b10_0;  alias, 1 drivers
v0xba4cd0_0 .net "c", 0 0, v0xba5bb0_0;  alias, 1 drivers
v0xba4d90_0 .net "d", 0 0, v0xba5d20_0;  alias, 1 drivers
v0xba4e50_0 .net "out", 0 0, L_0xba8410;  alias, 1 drivers
S_0xba4fb0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0xb7c1c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xba5a70_0 .var "a", 0 0;
v0xba5b10_0 .var "b", 0 0;
v0xba5bb0_0 .var "c", 0 0;
v0xba5c80_0 .net "clk", 0 0, v0xba7230_0;  1 drivers
v0xba5d20_0 .var "d", 0 0;
v0xba5e10_0 .var "wavedrom_enable", 0 0;
v0xba5eb0_0 .var "wavedrom_title", 511 0;
S_0xba5250 .scope begin, "$unm_blk_2" "$unm_blk_2" 3 38, 3 38 0, S_0xba4fb0;
 .timescale -12 -12;
v0xba54b0_0 .var/2s "count", 31 0;
E_0xb76e80/0 .event negedge, v0xba5c80_0;
E_0xb76e80/1 .event posedge, v0xba5c80_0;
E_0xb76e80 .event/or E_0xb76e80/0, E_0xb76e80/1;
E_0xb770d0 .event negedge, v0xba5c80_0;
E_0xb619f0 .event posedge, v0xba5c80_0;
S_0xba55b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xba4fb0;
 .timescale -12 -12;
v0xba57b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xba5890 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xba4fb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xba6010 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xb7c1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
v0xba6330_0 .net "a", 0 0, v0xba5a70_0;  alias, 1 drivers
v0xba6440_0 .net "b", 0 0, v0xba5b10_0;  alias, 1 drivers
v0xba6550_0 .net "c", 0 0, v0xba5bb0_0;  alias, 1 drivers
v0xba6640_0 .net "d", 0 0, v0xba5d20_0;  alias, 1 drivers
v0xba6730_0 .var "out", 0 0;
E_0xb76c20 .event anyedge, v0xba4cd0_0, v0xba4c10_0, v0xba4d90_0, v0xba4b50_0;
S_0xba68a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0xb7c1c0;
 .timescale -12 -12;
E_0xb85c00 .event anyedge, v0xba7550_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xba7550_0;
    %nor/r;
    %assign/vec4 v0xba7550_0, 0;
    %wait E_0xb85c00;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xba4fb0;
T_3 ;
    %fork t_1, S_0xba5250;
    %jmp t_0;
    .scope S_0xba5250;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xba54b0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xba5d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xba5bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xba5b10_0, 0;
    %assign/vec4 v0xba5a70_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb619f0;
    %load/vec4 v0xba54b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xba54b0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xba5d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xba5bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xba5b10_0, 0;
    %assign/vec4 v0xba5a70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xb770d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xba5890;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb76e80;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xba5a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xba5b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xba5bb0_0, 0;
    %assign/vec4 v0xba5d20_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0xba4fb0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0xba6010;
T_4 ;
    %wait E_0xb76c20;
    %load/vec4 v0xba6550_0;
    %nor/r;
    %load/vec4 v0xba6440_0;
    %nor/r;
    %and;
    %load/vec4 v0xba6640_0;
    %nor/r;
    %load/vec4 v0xba6330_0;
    %nor/r;
    %and;
    %or;
    %load/vec4 v0xba6330_0;
    %load/vec4 v0xba6550_0;
    %and;
    %load/vec4 v0xba6640_0;
    %and;
    %or;
    %load/vec4 v0xba6440_0;
    %load/vec4 v0xba6550_0;
    %and;
    %load/vec4 v0xba6640_0;
    %and;
    %or;
    %store/vec4 v0xba6730_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xb7c1c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xba7230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xba7550_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0xb7c1c0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0xba7230_0;
    %inv;
    %store/vec4 v0xba7230_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0xb7c1c0;
T_7 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0xba5c80_0, v0xba76b0_0, v0xba7050_0, v0xba70f0_0, v0xba7190_0, v0xba72d0_0, v0xba7410_0, v0xba7370_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0xb7c1c0;
T_8 ;
    %load/vec4 v0xba74b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0xba74b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xba74b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_8.1 ;
    %load/vec4 v0xba74b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xba74b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xba74b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xba74b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0xb7c1c0;
T_9 ;
    %wait E_0xb76e80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xba74b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xba74b0_0, 4, 32;
    %load/vec4 v0xba75f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xba74b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xba74b0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xba74b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xba74b0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0xba7410_0;
    %load/vec4 v0xba7410_0;
    %load/vec4 v0xba7370_0;
    %xor;
    %load/vec4 v0xba7410_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0xba74b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xba74b0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0xba74b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xba74b0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can5_depth0/machine/kmap2/iter0/response0/top_module.sv";
