ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_DMA_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_DMA_Init:
  26              	.LFB138:
  27              		.file 1 "../../CM4/Core/Src/main.c"
   1:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../../CM4/Core/Src/main.c **** /**
   3:../../CM4/Core/Src/main.c ****   ******************************************************************************
   4:../../CM4/Core/Src/main.c ****   * @file           : main.c
   5:../../CM4/Core/Src/main.c ****   * @brief          : Main program body
   6:../../CM4/Core/Src/main.c ****   ******************************************************************************
   7:../../CM4/Core/Src/main.c ****   * @attention
   8:../../CM4/Core/Src/main.c ****   *
   9:../../CM4/Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:../../CM4/Core/Src/main.c ****   * All rights reserved.
  11:../../CM4/Core/Src/main.c ****   *
  12:../../CM4/Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../../CM4/Core/Src/main.c ****   * in the root directory of this software component.
  14:../../CM4/Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../CM4/Core/Src/main.c ****   *
  16:../../CM4/Core/Src/main.c ****   ******************************************************************************
  17:../../CM4/Core/Src/main.c ****   */
  18:../../CM4/Core/Src/main.c **** /* USER CODE END Header */
  19:../../CM4/Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../../CM4/Core/Src/main.c **** #include "main.h"
  21:../../CM4/Core/Src/main.c **** #include "cmsis_os.h"
  22:../../CM4/Core/Src/main.c **** 
  23:../../CM4/Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:../../CM4/Core/Src/main.c **** 
  26:../../CM4/Core/Src/main.c **** /* USER CODE END Includes */
  27:../../CM4/Core/Src/main.c **** 
  28:../../CM4/Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:../../CM4/Core/Src/main.c **** 
  31:../../CM4/Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 2


  32:../../CM4/Core/Src/main.c **** 
  33:../../CM4/Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:../../CM4/Core/Src/main.c **** 
  36:../../CM4/Core/Src/main.c **** #ifndef HSEM_ID_0
  37:../../CM4/Core/Src/main.c **** #define HSEM_ID_0 (0U) /* HW semaphore 0*/
  38:../../CM4/Core/Src/main.c **** #endif
  39:../../CM4/Core/Src/main.c **** 
  40:../../CM4/Core/Src/main.c **** /* USER CODE END PD */
  41:../../CM4/Core/Src/main.c **** 
  42:../../CM4/Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:../../CM4/Core/Src/main.c **** 
  45:../../CM4/Core/Src/main.c **** /* USER CODE END PM */
  46:../../CM4/Core/Src/main.c **** 
  47:../../CM4/Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:../../CM4/Core/Src/main.c **** 
  49:../../CM4/Core/Src/main.c **** UART_HandleTypeDef huart3;
  50:../../CM4/Core/Src/main.c **** DMA_HandleTypeDef hdma_usart3_rx;
  51:../../CM4/Core/Src/main.c **** DMA_HandleTypeDef hdma_usart3_tx;
  52:../../CM4/Core/Src/main.c **** 
  53:../../CM4/Core/Src/main.c **** /* Definitions for CM4StatusLED */
  54:../../CM4/Core/Src/main.c **** osThreadId_t CM4StatusLEDHandle;
  55:../../CM4/Core/Src/main.c **** const osThreadAttr_t CM4StatusLED_attributes = {
  56:../../CM4/Core/Src/main.c ****   .name = "CM4StatusLED",
  57:../../CM4/Core/Src/main.c ****   .stack_size = 128 * 4,
  58:../../CM4/Core/Src/main.c ****   .priority = (osPriority_t) osPriorityBelowNormal,
  59:../../CM4/Core/Src/main.c **** };
  60:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN PV */
  61:../../CM4/Core/Src/main.c **** 
  62:../../CM4/Core/Src/main.c **** /* USER CODE END PV */
  63:../../CM4/Core/Src/main.c **** 
  64:../../CM4/Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  65:../../CM4/Core/Src/main.c **** static void MX_GPIO_Init(void);
  66:../../CM4/Core/Src/main.c **** static void MX_DMA_Init(void);
  67:../../CM4/Core/Src/main.c **** void CM4StatusLEDTask(void *argument);
  68:../../CM4/Core/Src/main.c **** 
  69:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN PFP */
  70:../../CM4/Core/Src/main.c **** 
  71:../../CM4/Core/Src/main.c **** /* USER CODE END PFP */
  72:../../CM4/Core/Src/main.c **** 
  73:../../CM4/Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  74:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN 0 */
  75:../../CM4/Core/Src/main.c **** 
  76:../../CM4/Core/Src/main.c **** /* USER CODE END 0 */
  77:../../CM4/Core/Src/main.c **** 
  78:../../CM4/Core/Src/main.c **** /**
  79:../../CM4/Core/Src/main.c ****   * @brief  The application entry point.
  80:../../CM4/Core/Src/main.c ****   * @retval int
  81:../../CM4/Core/Src/main.c ****   */
  82:../../CM4/Core/Src/main.c **** int main(void)
  83:../../CM4/Core/Src/main.c **** {
  84:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  85:../../CM4/Core/Src/main.c **** 
  86:../../CM4/Core/Src/main.c ****   /* USER CODE END 1 */
  87:../../CM4/Core/Src/main.c **** 
  88:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_1 */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 3


  89:../../CM4/Core/Src/main.c ****   /*HW semaphore Clock enable*/
  90:../../CM4/Core/Src/main.c ****   __HAL_RCC_HSEM_CLK_ENABLE();
  91:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
  92:../../CM4/Core/Src/main.c ****   HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
  93:../../CM4/Core/Src/main.c ****   /*
  94:../../CM4/Core/Src/main.c ****   Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  95:../../CM4/Core/Src/main.c ****   perform system initialization (system clock config, external memory configuration.. )
  96:../../CM4/Core/Src/main.c ****   */
  97:../../CM4/Core/Src/main.c ****   HAL_PWREx_ClearPendingEvent();
  98:../../CM4/Core/Src/main.c ****   HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
  99:../../CM4/Core/Src/main.c ****   /* Clear HSEM flag */
 100:../../CM4/Core/Src/main.c ****   __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 101:../../CM4/Core/Src/main.c **** 
 102:../../CM4/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_1 */
 103:../../CM4/Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 104:../../CM4/Core/Src/main.c **** 
 105:../../CM4/Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 106:../../CM4/Core/Src/main.c ****   HAL_Init();
 107:../../CM4/Core/Src/main.c **** 
 108:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN Init */
 109:../../CM4/Core/Src/main.c **** 
 110:../../CM4/Core/Src/main.c ****   /* USER CODE END Init */
 111:../../CM4/Core/Src/main.c **** 
 112:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 113:../../CM4/Core/Src/main.c **** 
 114:../../CM4/Core/Src/main.c ****   /* USER CODE END SysInit */
 115:../../CM4/Core/Src/main.c **** 
 116:../../CM4/Core/Src/main.c ****   /* Initialize all configured peripherals */
 117:../../CM4/Core/Src/main.c ****   MX_GPIO_Init();
 118:../../CM4/Core/Src/main.c ****   MX_DMA_Init();
 119:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 120:../../CM4/Core/Src/main.c ****   HAL_UART_Transmit_DMA(&huart3, (uint8_t *)"\rCORE 1: Initialization Complete...\r\n", 38);
 121:../../CM4/Core/Src/main.c ****   /* USER CODE END 2 */
 122:../../CM4/Core/Src/main.c **** 
 123:../../CM4/Core/Src/main.c ****   /* Init scheduler */
 124:../../CM4/Core/Src/main.c ****   osKernelInitialize();
 125:../../CM4/Core/Src/main.c **** 
 126:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 127:../../CM4/Core/Src/main.c ****   /* add mutexes, ... */
 128:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 129:../../CM4/Core/Src/main.c **** 
 130:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 131:../../CM4/Core/Src/main.c ****   /* add semaphores, ... */
 132:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 133:../../CM4/Core/Src/main.c **** 
 134:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 135:../../CM4/Core/Src/main.c ****   /* start timers, add new ones, ... */
 136:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 137:../../CM4/Core/Src/main.c **** 
 138:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 139:../../CM4/Core/Src/main.c ****   /* add queues, ... */
 140:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 141:../../CM4/Core/Src/main.c **** 
 142:../../CM4/Core/Src/main.c ****   /* Create the thread(s) */
 143:../../CM4/Core/Src/main.c ****   /* creation of CM4StatusLED */
 144:../../CM4/Core/Src/main.c ****   CM4StatusLEDHandle = osThreadNew(CM4StatusLEDTask, NULL, &CM4StatusLED_attributes);
 145:../../CM4/Core/Src/main.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 4


 146:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 147:../../CM4/Core/Src/main.c ****   /* add threads, ... */
 148:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 149:../../CM4/Core/Src/main.c **** 
 150:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_EVENTS */
 151:../../CM4/Core/Src/main.c ****   /* add events, ... */
 152:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_EVENTS */
 153:../../CM4/Core/Src/main.c **** 
 154:../../CM4/Core/Src/main.c ****   /* Start scheduler */
 155:../../CM4/Core/Src/main.c ****   osKernelStart();
 156:../../CM4/Core/Src/main.c **** 
 157:../../CM4/Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 158:../../CM4/Core/Src/main.c ****   /* Infinite loop */
 159:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 160:../../CM4/Core/Src/main.c ****   while (1)
 161:../../CM4/Core/Src/main.c ****   {
 162:../../CM4/Core/Src/main.c ****     /* USER CODE END WHILE */
 163:../../CM4/Core/Src/main.c **** 
 164:../../CM4/Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 165:../../CM4/Core/Src/main.c ****   }
 166:../../CM4/Core/Src/main.c ****   /* USER CODE END 3 */
 167:../../CM4/Core/Src/main.c **** }
 168:../../CM4/Core/Src/main.c **** 
 169:../../CM4/Core/Src/main.c **** /**
 170:../../CM4/Core/Src/main.c ****   * @brief USART3 Initialization Function
 171:../../CM4/Core/Src/main.c ****   * @param None
 172:../../CM4/Core/Src/main.c ****   * @retval None
 173:../../CM4/Core/Src/main.c ****   */
 174:../../CM4/Core/Src/main.c **** void MX_USART3_UART_Init(void)
 175:../../CM4/Core/Src/main.c **** {
 176:../../CM4/Core/Src/main.c **** 
 177:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 178:../../CM4/Core/Src/main.c **** 
 179:../../CM4/Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 180:../../CM4/Core/Src/main.c **** 
 181:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 182:../../CM4/Core/Src/main.c **** 
 183:../../CM4/Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 184:../../CM4/Core/Src/main.c ****   huart3.Instance = USART3;
 185:../../CM4/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 186:../../CM4/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 187:../../CM4/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 188:../../CM4/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 189:../../CM4/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 190:../../CM4/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 191:../../CM4/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 192:../../CM4/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 193:../../CM4/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 194:../../CM4/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 195:../../CM4/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 196:../../CM4/Core/Src/main.c ****   {
 197:../../CM4/Core/Src/main.c ****     Error_Handler();
 198:../../CM4/Core/Src/main.c ****   }
 199:../../CM4/Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 200:../../CM4/Core/Src/main.c ****   {
 201:../../CM4/Core/Src/main.c ****     Error_Handler();
 202:../../CM4/Core/Src/main.c ****   }
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 5


 203:../../CM4/Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 204:../../CM4/Core/Src/main.c ****   {
 205:../../CM4/Core/Src/main.c ****     Error_Handler();
 206:../../CM4/Core/Src/main.c ****   }
 207:../../CM4/Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 208:../../CM4/Core/Src/main.c ****   {
 209:../../CM4/Core/Src/main.c ****     Error_Handler();
 210:../../CM4/Core/Src/main.c ****   }
 211:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 212:../../CM4/Core/Src/main.c **** 
 213:../../CM4/Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 214:../../CM4/Core/Src/main.c **** 
 215:../../CM4/Core/Src/main.c **** }
 216:../../CM4/Core/Src/main.c **** 
 217:../../CM4/Core/Src/main.c **** /**
 218:../../CM4/Core/Src/main.c ****   * Enable DMA controller clock
 219:../../CM4/Core/Src/main.c ****   */
 220:../../CM4/Core/Src/main.c **** static void MX_DMA_Init(void)
 221:../../CM4/Core/Src/main.c **** {
  28              		.loc 1 221 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
 222:../../CM4/Core/Src/main.c **** 
 223:../../CM4/Core/Src/main.c ****   /* DMA controller clock enable */
 224:../../CM4/Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  36              		.loc 1 224 3 view .LVU1
  37              	.LBB4:
  38              		.loc 1 224 3 view .LVU2
  39              		.loc 1 224 3 view .LVU3
  40 0002 074B     		ldr	r3, .L3
  41 0004 D3F8D820 		ldr	r2, [r3, #216]
  42 0008 42F00102 		orr	r2, r2, #1
  43 000c C3F8D820 		str	r2, [r3, #216]
  44              		.loc 1 224 3 view .LVU4
  45 0010 D3F8D830 		ldr	r3, [r3, #216]
  46 0014 03F00103 		and	r3, r3, #1
  47 0018 0193     		str	r3, [sp, #4]
  48              		.loc 1 224 3 view .LVU5
  49 001a 019B     		ldr	r3, [sp, #4]
  50              	.LBE4:
  51              		.loc 1 224 3 view .LVU6
 225:../../CM4/Core/Src/main.c **** 
 226:../../CM4/Core/Src/main.c **** }
  52              		.loc 1 226 1 is_stmt 0 view .LVU7
  53 001c 02B0     		add	sp, sp, #8
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 0
  56              		@ sp needed
  57 001e 7047     		bx	lr
  58              	.L4:
  59              		.align	2
  60              	.L3:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 6


  61 0020 00440258 		.word	1476543488
  62              		.cfi_endproc
  63              	.LFE138:
  65              		.section	.text.MX_GPIO_Init,"ax",%progbits
  66              		.align	1
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  71              	MX_GPIO_Init:
  72              	.LFB139:
 227:../../CM4/Core/Src/main.c **** 
 228:../../CM4/Core/Src/main.c **** /**
 229:../../CM4/Core/Src/main.c ****   * @brief GPIO Initialization Function
 230:../../CM4/Core/Src/main.c ****   * @param None
 231:../../CM4/Core/Src/main.c ****   * @retval None
 232:../../CM4/Core/Src/main.c ****   */
 233:../../CM4/Core/Src/main.c **** static void MX_GPIO_Init(void)
 234:../../CM4/Core/Src/main.c **** {
  73              		.loc 1 234 1 is_stmt 1 view -0
  74              		.cfi_startproc
  75              		@ args = 0, pretend = 0, frame = 24
  76              		@ frame_needed = 0, uses_anonymous_args = 0
  77 0000 30B5     		push	{r4, r5, lr}
  78              	.LCFI2:
  79              		.cfi_def_cfa_offset 12
  80              		.cfi_offset 4, -12
  81              		.cfi_offset 5, -8
  82              		.cfi_offset 14, -4
  83 0002 87B0     		sub	sp, sp, #28
  84              	.LCFI3:
  85              		.cfi_def_cfa_offset 40
 235:../../CM4/Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  86              		.loc 1 235 3 view .LVU9
  87              		.loc 1 235 20 is_stmt 0 view .LVU10
  88 0004 0024     		movs	r4, #0
  89 0006 0194     		str	r4, [sp, #4]
  90 0008 0294     		str	r4, [sp, #8]
  91 000a 0394     		str	r4, [sp, #12]
  92 000c 0494     		str	r4, [sp, #16]
  93 000e 0594     		str	r4, [sp, #20]
 236:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 237:../../CM4/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 238:../../CM4/Core/Src/main.c **** 
 239:../../CM4/Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 240:../../CM4/Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  94              		.loc 1 240 3 is_stmt 1 view .LVU11
  95              	.LBB5:
  96              		.loc 1 240 3 view .LVU12
  97              		.loc 1 240 3 view .LVU13
  98 0010 104B     		ldr	r3, .L7
  99 0012 D3F8E020 		ldr	r2, [r3, #224]
 100 0016 42F00202 		orr	r2, r2, #2
 101 001a C3F8E020 		str	r2, [r3, #224]
 102              		.loc 1 240 3 view .LVU14
 103 001e D3F8E030 		ldr	r3, [r3, #224]
 104 0022 03F00203 		and	r3, r3, #2
 105 0026 0093     		str	r3, [sp]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 7


 106              		.loc 1 240 3 view .LVU15
 107 0028 009B     		ldr	r3, [sp]
 108              	.LBE5:
 109              		.loc 1 240 3 view .LVU16
 241:../../CM4/Core/Src/main.c **** 
 242:../../CM4/Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 243:../../CM4/Core/Src/main.c ****   HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 110              		.loc 1 243 3 view .LVU17
 111 002a 0B4D     		ldr	r5, .L7+4
 112 002c 2246     		mov	r2, r4
 113 002e 4FF48041 		mov	r1, #16384
 114 0032 2846     		mov	r0, r5
 115 0034 FFF7FEFF 		bl	HAL_GPIO_WritePin
 116              	.LVL0:
 244:../../CM4/Core/Src/main.c **** 
 245:../../CM4/Core/Src/main.c ****   /*Configure GPIO pin : LD3_Pin */
 246:../../CM4/Core/Src/main.c ****   GPIO_InitStruct.Pin = LD3_Pin;
 117              		.loc 1 246 3 view .LVU18
 118              		.loc 1 246 23 is_stmt 0 view .LVU19
 119 0038 4FF48043 		mov	r3, #16384
 120 003c 0193     		str	r3, [sp, #4]
 247:../../CM4/Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 121              		.loc 1 247 3 is_stmt 1 view .LVU20
 122              		.loc 1 247 24 is_stmt 0 view .LVU21
 123 003e 0123     		movs	r3, #1
 124 0040 0293     		str	r3, [sp, #8]
 248:../../CM4/Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 125              		.loc 1 248 3 is_stmt 1 view .LVU22
 126              		.loc 1 248 24 is_stmt 0 view .LVU23
 127 0042 0394     		str	r4, [sp, #12]
 249:../../CM4/Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 128              		.loc 1 249 3 is_stmt 1 view .LVU24
 129              		.loc 1 249 25 is_stmt 0 view .LVU25
 130 0044 0494     		str	r4, [sp, #16]
 250:../../CM4/Core/Src/main.c ****   HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 131              		.loc 1 250 3 is_stmt 1 view .LVU26
 132 0046 01A9     		add	r1, sp, #4
 133 0048 2846     		mov	r0, r5
 134 004a FFF7FEFF 		bl	HAL_GPIO_Init
 135              	.LVL1:
 251:../../CM4/Core/Src/main.c **** 
 252:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 253:../../CM4/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 254:../../CM4/Core/Src/main.c **** }
 136              		.loc 1 254 1 is_stmt 0 view .LVU27
 137 004e 07B0     		add	sp, sp, #28
 138              	.LCFI4:
 139              		.cfi_def_cfa_offset 12
 140              		@ sp needed
 141 0050 30BD     		pop	{r4, r5, pc}
 142              	.L8:
 143 0052 00BF     		.align	2
 144              	.L7:
 145 0054 00440258 		.word	1476543488
 146 0058 00040258 		.word	1476527104
 147              		.cfi_endproc
 148              	.LFE139:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 8


 150              		.section	.text.CM4StatusLEDTask,"ax",%progbits
 151              		.align	1
 152              		.global	CM4StatusLEDTask
 153              		.syntax unified
 154              		.thumb
 155              		.thumb_func
 157              	CM4StatusLEDTask:
 158              	.LFB140:
 255:../../CM4/Core/Src/main.c **** 
 256:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN 4 */
 257:../../CM4/Core/Src/main.c **** 
 258:../../CM4/Core/Src/main.c **** /* USER CODE END 4 */
 259:../../CM4/Core/Src/main.c **** 
 260:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN Header_CM4StatusLEDTask */
 261:../../CM4/Core/Src/main.c **** /**
 262:../../CM4/Core/Src/main.c ****   * @brief  Function implementing the CM4StatusLEDTas thread.
 263:../../CM4/Core/Src/main.c ****   * @param  argument: Not used
 264:../../CM4/Core/Src/main.c ****   * @retval None
 265:../../CM4/Core/Src/main.c ****   */
 266:../../CM4/Core/Src/main.c **** /* USER CODE END Header_CM4StatusLEDTask */
 267:../../CM4/Core/Src/main.c **** void CM4StatusLEDTask(void *argument)
 268:../../CM4/Core/Src/main.c **** {
 159              		.loc 1 268 1 is_stmt 1 view -0
 160              		.cfi_startproc
 161              		@ Volatile: function does not return.
 162              		@ args = 0, pretend = 0, frame = 0
 163              		@ frame_needed = 0, uses_anonymous_args = 0
 164              	.LVL2:
 165              		.loc 1 268 1 is_stmt 0 view .LVU29
 166 0000 08B5     		push	{r3, lr}
 167              	.LCFI5:
 168              		.cfi_def_cfa_offset 8
 169              		.cfi_offset 3, -8
 170              		.cfi_offset 14, -4
 171              	.LVL3:
 172              	.L10:
 269:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 270:../../CM4/Core/Src/main.c ****   /* Infinite loop */
 271:../../CM4/Core/Src/main.c ****   for(;;)
 173              		.loc 1 271 3 is_stmt 1 discriminator 1 view .LVU30
 272:../../CM4/Core/Src/main.c ****   {
 273:../../CM4/Core/Src/main.c ****     HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 174              		.loc 1 273 5 discriminator 1 view .LVU31
 175 0002 0B4C     		ldr	r4, .L12
 176 0004 0122     		movs	r2, #1
 177 0006 4FF48041 		mov	r1, #16384
 178 000a 2046     		mov	r0, r4
 179 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
 180              	.LVL4:
 274:../../CM4/Core/Src/main.c ****     osDelay(1000);
 181              		.loc 1 274 5 discriminator 1 view .LVU32
 182 0010 4FF47A70 		mov	r0, #1000
 183 0014 FFF7FEFF 		bl	osDelay
 184              	.LVL5:
 275:../../CM4/Core/Src/main.c ****     HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 185              		.loc 1 275 5 discriminator 1 view .LVU33
 186 0018 0022     		movs	r2, #0
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 9


 187 001a 4FF48041 		mov	r1, #16384
 188 001e 2046     		mov	r0, r4
 189 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 190              	.LVL6:
 276:../../CM4/Core/Src/main.c ****     osDelay(1000);
 191              		.loc 1 276 5 discriminator 1 view .LVU34
 192 0024 4FF47A70 		mov	r0, #1000
 193 0028 FFF7FEFF 		bl	osDelay
 194              	.LVL7:
 271:../../CM4/Core/Src/main.c ****   {
 195              		.loc 1 271 8 discriminator 1 view .LVU35
 196 002c E9E7     		b	.L10
 197              	.L13:
 198 002e 00BF     		.align	2
 199              	.L12:
 200 0030 00040258 		.word	1476527104
 201              		.cfi_endproc
 202              	.LFE140:
 204              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 205              		.align	2
 206              	.LC0:
 207 0000 0D434F52 		.ascii	"\015CORE 1: Initialization Complete...\015\012\000"
 207      4520313A 
 207      20496E69 
 207      7469616C 
 207      697A6174 
 208              		.section	.text.main,"ax",%progbits
 209              		.align	1
 210              		.global	main
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 215              	main:
 216              	.LFB136:
  83:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 217              		.loc 1 83 1 view -0
 218              		.cfi_startproc
 219              		@ Volatile: function does not return.
 220              		@ args = 0, pretend = 0, frame = 8
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222 0000 00B5     		push	{lr}
 223              	.LCFI6:
 224              		.cfi_def_cfa_offset 4
 225              		.cfi_offset 14, -4
 226 0002 83B0     		sub	sp, sp, #12
 227              	.LCFI7:
 228              		.cfi_def_cfa_offset 16
  90:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
 229              		.loc 1 90 3 view .LVU37
 230              	.LBB6:
  90:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
 231              		.loc 1 90 3 view .LVU38
  90:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
 232              		.loc 1 90 3 view .LVU39
 233 0004 214B     		ldr	r3, .L20
 234 0006 D3F8E020 		ldr	r2, [r3, #224]
 235 000a 42F00072 		orr	r2, r2, #33554432
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 10


 236 000e C3F8E020 		str	r2, [r3, #224]
  90:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
 237              		.loc 1 90 3 view .LVU40
 238 0012 D3F8E030 		ldr	r3, [r3, #224]
 239 0016 03F00073 		and	r3, r3, #33554432
 240 001a 0193     		str	r3, [sp, #4]
  90:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
 241              		.loc 1 90 3 view .LVU41
 242 001c 019B     		ldr	r3, [sp, #4]
 243              	.LBE6:
  90:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
 244              		.loc 1 90 3 view .LVU42
  92:../../CM4/Core/Src/main.c ****   /*
 245              		.loc 1 92 3 view .LVU43
 246 001e 0120     		movs	r0, #1
 247 0020 FFF7FEFF 		bl	HAL_HSEM_ActivateNotification
 248              	.LVL8:
  97:../../CM4/Core/Src/main.c ****   HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 249              		.loc 1 97 3 view .LVU44
 250 0024 FFF7FEFF 		bl	HAL_PWREx_ClearPendingEvent
 251              	.LVL9:
  98:../../CM4/Core/Src/main.c ****   /* Clear HSEM flag */
 252              		.loc 1 98 3 view .LVU45
 253 0028 0122     		movs	r2, #1
 254 002a 0221     		movs	r1, #2
 255 002c 0020     		movs	r0, #0
 256 002e FFF7FEFF 		bl	HAL_PWREx_EnterSTOPMode
 257              	.LVL10:
 100:../../CM4/Core/Src/main.c **** 
 258              		.loc 1 100 3 view .LVU46
 259 0032 174B     		ldr	r3, .L20+4
 260 0034 1B68     		ldr	r3, [r3]
 261 0036 C3F30313 		ubfx	r3, r3, #4, #4
 262 003a 072B     		cmp	r3, #7
 263 003c 1DD0     		beq	.L19
 100:../../CM4/Core/Src/main.c **** 
 264              		.loc 1 100 3 is_stmt 0 discriminator 2 view .LVU47
 265 003e 154A     		ldr	r2, .L20+8
 266 0040 D2F81431 		ldr	r3, [r2, #276]
 267 0044 43F00103 		orr	r3, r3, #1
 268 0048 C2F81431 		str	r3, [r2, #276]
 269              	.L16:
 106:../../CM4/Core/Src/main.c **** 
 270              		.loc 1 106 3 is_stmt 1 view .LVU48
 271 004c FFF7FEFF 		bl	HAL_Init
 272              	.LVL11:
 117:../../CM4/Core/Src/main.c ****   MX_DMA_Init();
 273              		.loc 1 117 3 view .LVU49
 274 0050 FFF7FEFF 		bl	MX_GPIO_Init
 275              	.LVL12:
 118:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 276              		.loc 1 118 3 view .LVU50
 277 0054 FFF7FEFF 		bl	MX_DMA_Init
 278              	.LVL13:
 120:../../CM4/Core/Src/main.c ****   /* USER CODE END 2 */
 279              		.loc 1 120 3 view .LVU51
 280 0058 2622     		movs	r2, #38
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 11


 281 005a 0F49     		ldr	r1, .L20+12
 282 005c 0F48     		ldr	r0, .L20+16
 283 005e FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 284              	.LVL14:
 124:../../CM4/Core/Src/main.c **** 
 285              		.loc 1 124 3 view .LVU52
 286 0062 FFF7FEFF 		bl	osKernelInitialize
 287              	.LVL15:
 144:../../CM4/Core/Src/main.c **** 
 288              		.loc 1 144 3 view .LVU53
 144:../../CM4/Core/Src/main.c **** 
 289              		.loc 1 144 24 is_stmt 0 view .LVU54
 290 0066 0E4A     		ldr	r2, .L20+20
 291 0068 0021     		movs	r1, #0
 292 006a 0E48     		ldr	r0, .L20+24
 293 006c FFF7FEFF 		bl	osThreadNew
 294              	.LVL16:
 144:../../CM4/Core/Src/main.c **** 
 295              		.loc 1 144 22 view .LVU55
 296 0070 0D4B     		ldr	r3, .L20+28
 297 0072 1860     		str	r0, [r3]
 155:../../CM4/Core/Src/main.c **** 
 298              		.loc 1 155 3 is_stmt 1 view .LVU56
 299 0074 FFF7FEFF 		bl	osKernelStart
 300              	.LVL17:
 301              	.L17:
 160:../../CM4/Core/Src/main.c ****   {
 302              		.loc 1 160 3 discriminator 1 view .LVU57
 165:../../CM4/Core/Src/main.c ****   /* USER CODE END 3 */
 303              		.loc 1 165 3 discriminator 1 view .LVU58
 160:../../CM4/Core/Src/main.c ****   {
 304              		.loc 1 160 9 discriminator 1 view .LVU59
 305 0078 FEE7     		b	.L17
 306              	.L19:
 100:../../CM4/Core/Src/main.c **** 
 307              		.loc 1 100 3 is_stmt 0 discriminator 1 view .LVU60
 308 007a 064A     		ldr	r2, .L20+8
 309 007c D2F80431 		ldr	r3, [r2, #260]
 310 0080 43F00103 		orr	r3, r3, #1
 311 0084 C2F80431 		str	r3, [r2, #260]
 312 0088 E0E7     		b	.L16
 313              	.L21:
 314 008a 00BF     		.align	2
 315              	.L20:
 316 008c 00440258 		.word	1476543488
 317 0090 00ED00E0 		.word	-536810240
 318 0094 00640258 		.word	1476551680
 319 0098 00000000 		.word	.LC0
 320 009c 00000000 		.word	.LANCHOR0
 321 00a0 00000000 		.word	.LANCHOR1
 322 00a4 00000000 		.word	CM4StatusLEDTask
 323 00a8 00000000 		.word	.LANCHOR2
 324              		.cfi_endproc
 325              	.LFE136:
 327              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 328              		.align	1
 329              		.global	HAL_TIM_PeriodElapsedCallback
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 12


 330              		.syntax unified
 331              		.thumb
 332              		.thumb_func
 334              	HAL_TIM_PeriodElapsedCallback:
 335              	.LVL18:
 336              	.LFB141:
 277:../../CM4/Core/Src/main.c ****   }
 278:../../CM4/Core/Src/main.c ****   /* USER CODE END 5 */
 279:../../CM4/Core/Src/main.c **** }
 280:../../CM4/Core/Src/main.c **** 
 281:../../CM4/Core/Src/main.c **** /**
 282:../../CM4/Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 283:../../CM4/Core/Src/main.c ****   * @note   This function is called  when TIM2 interrupt took place, inside
 284:../../CM4/Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 285:../../CM4/Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 286:../../CM4/Core/Src/main.c ****   * @param  htim : TIM handle
 287:../../CM4/Core/Src/main.c ****   * @retval None
 288:../../CM4/Core/Src/main.c ****   */
 289:../../CM4/Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 290:../../CM4/Core/Src/main.c **** {
 337              		.loc 1 290 1 is_stmt 1 view -0
 338              		.cfi_startproc
 339              		@ args = 0, pretend = 0, frame = 0
 340              		@ frame_needed = 0, uses_anonymous_args = 0
 341              		.loc 1 290 1 is_stmt 0 view .LVU62
 342 0000 08B5     		push	{r3, lr}
 343              	.LCFI8:
 344              		.cfi_def_cfa_offset 8
 345              		.cfi_offset 3, -8
 346              		.cfi_offset 14, -4
 291:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 292:../../CM4/Core/Src/main.c **** 
 293:../../CM4/Core/Src/main.c ****   /* USER CODE END Callback 0 */
 294:../../CM4/Core/Src/main.c ****   if (htim->Instance == TIM2) {
 347              		.loc 1 294 3 is_stmt 1 view .LVU63
 348              		.loc 1 294 11 is_stmt 0 view .LVU64
 349 0002 0368     		ldr	r3, [r0]
 350              		.loc 1 294 6 view .LVU65
 351 0004 B3F1804F 		cmp	r3, #1073741824
 352 0008 00D0     		beq	.L25
 353              	.LVL19:
 354              	.L22:
 295:../../CM4/Core/Src/main.c ****     HAL_IncTick();
 296:../../CM4/Core/Src/main.c ****   }
 297:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 298:../../CM4/Core/Src/main.c **** 
 299:../../CM4/Core/Src/main.c ****   /* USER CODE END Callback 1 */
 300:../../CM4/Core/Src/main.c **** }
 355              		.loc 1 300 1 view .LVU66
 356 000a 08BD     		pop	{r3, pc}
 357              	.LVL20:
 358              	.L25:
 295:../../CM4/Core/Src/main.c ****     HAL_IncTick();
 359              		.loc 1 295 5 is_stmt 1 view .LVU67
 360 000c FFF7FEFF 		bl	HAL_IncTick
 361              	.LVL21:
 362              		.loc 1 300 1 is_stmt 0 view .LVU68
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 13


 363 0010 FBE7     		b	.L22
 364              		.cfi_endproc
 365              	.LFE141:
 367              		.section	.text.Error_Handler,"ax",%progbits
 368              		.align	1
 369              		.global	Error_Handler
 370              		.syntax unified
 371              		.thumb
 372              		.thumb_func
 374              	Error_Handler:
 375              	.LFB142:
 301:../../CM4/Core/Src/main.c **** 
 302:../../CM4/Core/Src/main.c **** /**
 303:../../CM4/Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 304:../../CM4/Core/Src/main.c ****   * @retval None
 305:../../CM4/Core/Src/main.c ****   */
 306:../../CM4/Core/Src/main.c **** void Error_Handler(void)
 307:../../CM4/Core/Src/main.c **** {
 376              		.loc 1 307 1 is_stmt 1 view -0
 377              		.cfi_startproc
 378              		@ Volatile: function does not return.
 379              		@ args = 0, pretend = 0, frame = 0
 380              		@ frame_needed = 0, uses_anonymous_args = 0
 381              		@ link register save eliminated.
 308:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 309:../../CM4/Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 310:../../CM4/Core/Src/main.c ****   __disable_irq();
 382              		.loc 1 310 3 view .LVU70
 383              	.LBB7:
 384              	.LBI7:
 385              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 14


  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 15


  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 16


 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 17


 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 386              		.loc 2 207 27 view .LVU71
 387              	.LBB8:
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 388              		.loc 2 209 3 view .LVU72
 389              		.syntax unified
 390              	@ 209 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 391 0000 72B6     		cpsid i
 392              	@ 0 "" 2
 393              		.thumb
 394              		.syntax unified
 395              	.L27:
 396              	.LBE8:
 397              	.LBE7:
 311:../../CM4/Core/Src/main.c ****   while (1)
 398              		.loc 1 311 3 discriminator 1 view .LVU73
 312:../../CM4/Core/Src/main.c ****   {
 313:../../CM4/Core/Src/main.c ****   }
 399              		.loc 1 313 3 discriminator 1 view .LVU74
 311:../../CM4/Core/Src/main.c ****   while (1)
 400              		.loc 1 311 9 discriminator 1 view .LVU75
 401 0002 FEE7     		b	.L27
 402              		.cfi_endproc
 403              	.LFE142:
 405              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 406              		.align	1
 407              		.global	MX_USART3_UART_Init
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 412              	MX_USART3_UART_Init:
 413              	.LFB137:
 175:../../CM4/Core/Src/main.c **** 
 414              		.loc 1 175 1 view -0
 415              		.cfi_startproc
 416              		@ args = 0, pretend = 0, frame = 0
 417              		@ frame_needed = 0, uses_anonymous_args = 0
 418 0000 08B5     		push	{r3, lr}
 419              	.LCFI9:
 420              		.cfi_def_cfa_offset 8
 421              		.cfi_offset 3, -8
 422              		.cfi_offset 14, -4
 184:../../CM4/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 423              		.loc 1 184 3 view .LVU77
 184:../../CM4/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 424              		.loc 1 184 19 is_stmt 0 view .LVU78
 425 0002 1548     		ldr	r0, .L38
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 18


 426 0004 154B     		ldr	r3, .L38+4
 427 0006 0360     		str	r3, [r0]
 185:../../CM4/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 428              		.loc 1 185 3 is_stmt 1 view .LVU79
 185:../../CM4/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 429              		.loc 1 185 24 is_stmt 0 view .LVU80
 430 0008 4FF4E133 		mov	r3, #115200
 431 000c 4360     		str	r3, [r0, #4]
 186:../../CM4/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 432              		.loc 1 186 3 is_stmt 1 view .LVU81
 186:../../CM4/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 433              		.loc 1 186 26 is_stmt 0 view .LVU82
 434 000e 0023     		movs	r3, #0
 435 0010 8360     		str	r3, [r0, #8]
 187:../../CM4/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 436              		.loc 1 187 3 is_stmt 1 view .LVU83
 187:../../CM4/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 437              		.loc 1 187 24 is_stmt 0 view .LVU84
 438 0012 C360     		str	r3, [r0, #12]
 188:../../CM4/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 439              		.loc 1 188 3 is_stmt 1 view .LVU85
 188:../../CM4/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 440              		.loc 1 188 22 is_stmt 0 view .LVU86
 441 0014 0361     		str	r3, [r0, #16]
 189:../../CM4/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 442              		.loc 1 189 3 is_stmt 1 view .LVU87
 189:../../CM4/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 443              		.loc 1 189 20 is_stmt 0 view .LVU88
 444 0016 0C22     		movs	r2, #12
 445 0018 4261     		str	r2, [r0, #20]
 190:../../CM4/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 446              		.loc 1 190 3 is_stmt 1 view .LVU89
 190:../../CM4/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 447              		.loc 1 190 25 is_stmt 0 view .LVU90
 448 001a 8361     		str	r3, [r0, #24]
 191:../../CM4/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 449              		.loc 1 191 3 is_stmt 1 view .LVU91
 191:../../CM4/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 450              		.loc 1 191 28 is_stmt 0 view .LVU92
 451 001c C361     		str	r3, [r0, #28]
 192:../../CM4/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 452              		.loc 1 192 3 is_stmt 1 view .LVU93
 192:../../CM4/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 453              		.loc 1 192 30 is_stmt 0 view .LVU94
 454 001e 0362     		str	r3, [r0, #32]
 193:../../CM4/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 455              		.loc 1 193 3 is_stmt 1 view .LVU95
 193:../../CM4/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 456              		.loc 1 193 30 is_stmt 0 view .LVU96
 457 0020 4362     		str	r3, [r0, #36]
 194:../../CM4/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 458              		.loc 1 194 3 is_stmt 1 view .LVU97
 194:../../CM4/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 459              		.loc 1 194 38 is_stmt 0 view .LVU98
 460 0022 8362     		str	r3, [r0, #40]
 195:../../CM4/Core/Src/main.c ****   {
 461              		.loc 1 195 3 is_stmt 1 view .LVU99
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 19


 195:../../CM4/Core/Src/main.c ****   {
 462              		.loc 1 195 7 is_stmt 0 view .LVU100
 463 0024 FFF7FEFF 		bl	HAL_UART_Init
 464              	.LVL22:
 195:../../CM4/Core/Src/main.c ****   {
 465              		.loc 1 195 6 view .LVU101
 466 0028 70B9     		cbnz	r0, .L34
 199:../../CM4/Core/Src/main.c ****   {
 467              		.loc 1 199 3 is_stmt 1 view .LVU102
 199:../../CM4/Core/Src/main.c ****   {
 468              		.loc 1 199 7 is_stmt 0 view .LVU103
 469 002a 0021     		movs	r1, #0
 470 002c 0A48     		ldr	r0, .L38
 471 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 472              	.LVL23:
 199:../../CM4/Core/Src/main.c ****   {
 473              		.loc 1 199 6 view .LVU104
 474 0032 58B9     		cbnz	r0, .L35
 203:../../CM4/Core/Src/main.c ****   {
 475              		.loc 1 203 3 is_stmt 1 view .LVU105
 203:../../CM4/Core/Src/main.c ****   {
 476              		.loc 1 203 7 is_stmt 0 view .LVU106
 477 0034 0021     		movs	r1, #0
 478 0036 0848     		ldr	r0, .L38
 479 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 480              	.LVL24:
 203:../../CM4/Core/Src/main.c ****   {
 481              		.loc 1 203 6 view .LVU107
 482 003c 40B9     		cbnz	r0, .L36
 207:../../CM4/Core/Src/main.c ****   {
 483              		.loc 1 207 3 is_stmt 1 view .LVU108
 207:../../CM4/Core/Src/main.c ****   {
 484              		.loc 1 207 7 is_stmt 0 view .LVU109
 485 003e 0648     		ldr	r0, .L38
 486 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 487              	.LVL25:
 207:../../CM4/Core/Src/main.c ****   {
 488              		.loc 1 207 6 view .LVU110
 489 0044 30B9     		cbnz	r0, .L37
 215:../../CM4/Core/Src/main.c **** 
 490              		.loc 1 215 1 view .LVU111
 491 0046 08BD     		pop	{r3, pc}
 492              	.L34:
 197:../../CM4/Core/Src/main.c ****   }
 493              		.loc 1 197 5 is_stmt 1 view .LVU112
 494 0048 FFF7FEFF 		bl	Error_Handler
 495              	.LVL26:
 496              	.L35:
 201:../../CM4/Core/Src/main.c ****   }
 497              		.loc 1 201 5 view .LVU113
 498 004c FFF7FEFF 		bl	Error_Handler
 499              	.LVL27:
 500              	.L36:
 205:../../CM4/Core/Src/main.c ****   }
 501              		.loc 1 205 5 view .LVU114
 502 0050 FFF7FEFF 		bl	Error_Handler
 503              	.LVL28:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 20


 504              	.L37:
 209:../../CM4/Core/Src/main.c ****   }
 505              		.loc 1 209 5 view .LVU115
 506 0054 FFF7FEFF 		bl	Error_Handler
 507              	.LVL29:
 508              	.L39:
 509              		.align	2
 510              	.L38:
 511 0058 00000000 		.word	.LANCHOR0
 512 005c 00480040 		.word	1073760256
 513              		.cfi_endproc
 514              	.LFE137:
 516              		.global	CM4StatusLED_attributes
 517              		.section	.rodata.str1.4,"aMS",%progbits,1
 518              		.align	2
 519              	.LC1:
 520 0000 434D3453 		.ascii	"CM4StatusLED\000"
 520      74617475 
 520      734C4544 
 520      00
 521              		.global	CM4StatusLEDHandle
 522              		.global	hdma_usart3_tx
 523              		.global	hdma_usart3_rx
 524              		.global	huart3
 525              		.section	.bss.CM4StatusLEDHandle,"aw",%nobits
 526              		.align	2
 527              		.set	.LANCHOR2,. + 0
 530              	CM4StatusLEDHandle:
 531 0000 00000000 		.space	4
 532              		.section	.bss.hdma_usart3_rx,"aw",%nobits
 533              		.align	2
 536              	hdma_usart3_rx:
 537 0000 00000000 		.space	120
 537      00000000 
 537      00000000 
 537      00000000 
 537      00000000 
 538              		.section	.bss.hdma_usart3_tx,"aw",%nobits
 539              		.align	2
 542              	hdma_usart3_tx:
 543 0000 00000000 		.space	120
 543      00000000 
 543      00000000 
 543      00000000 
 543      00000000 
 544              		.section	.bss.huart3,"aw",%nobits
 545              		.align	2
 546              		.set	.LANCHOR0,. + 0
 549              	huart3:
 550 0000 00000000 		.space	148
 550      00000000 
 550      00000000 
 550      00000000 
 550      00000000 
 551              		.section	.rodata.CM4StatusLED_attributes,"a"
 552              		.align	2
 553              		.set	.LANCHOR1,. + 0
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 21


 556              	CM4StatusLED_attributes:
 557 0000 00000000 		.word	.LC1
 558 0004 00000000 		.space	16
 558      00000000 
 558      00000000 
 558      00000000 
 559 0014 00020000 		.word	512
 560 0018 10000000 		.word	16
 561 001c 00000000 		.space	8
 561      00000000 
 562              		.text
 563              	.Letext0:
 564              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 565              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 566              		.file 5 "../../Drivers/CMSIS/Include/core_cm4.h"
 567              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 568              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 569              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 570              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 571              		.file 10 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 572              		.file 11 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 573              		.file 12 "../../Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 574              		.file 13 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 575              		.file 14 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 576              		.file 15 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h"
 577              		.file 16 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s 			page 22


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:20     .text.MX_DMA_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:25     .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:61     .text.MX_DMA_Init:00000020 $d
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:66     .text.MX_GPIO_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:71     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:145    .text.MX_GPIO_Init:00000054 $d
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:151    .text.CM4StatusLEDTask:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:157    .text.CM4StatusLEDTask:00000000 CM4StatusLEDTask
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:200    .text.CM4StatusLEDTask:00000030 $d
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:205    .rodata.main.str1.4:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:209    .text.main:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:215    .text.main:00000000 main
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:316    .text.main:0000008c $d
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:328    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:334    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:368    .text.Error_Handler:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:374    .text.Error_Handler:00000000 Error_Handler
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:406    .text.MX_USART3_UART_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:412    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:511    .text.MX_USART3_UART_Init:00000058 $d
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:556    .rodata.CM4StatusLED_attributes:00000000 CM4StatusLED_attributes
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:518    .rodata.str1.4:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:530    .bss.CM4StatusLEDHandle:00000000 CM4StatusLEDHandle
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:542    .bss.hdma_usart3_tx:00000000 hdma_usart3_tx
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:536    .bss.hdma_usart3_rx:00000000 hdma_usart3_rx
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:549    .bss.huart3:00000000 huart3
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:526    .bss.CM4StatusLEDHandle:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:533    .bss.hdma_usart3_rx:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:539    .bss.hdma_usart3_tx:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:545    .bss.huart3:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccJBgBzC.s:552    .rodata.CM4StatusLED_attributes:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
osDelay
HAL_HSEM_ActivateNotification
HAL_PWREx_ClearPendingEvent
HAL_PWREx_EnterSTOPMode
HAL_Init
HAL_UART_Transmit_DMA
osKernelInitialize
osThreadNew
osKernelStart
HAL_IncTick
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
