Analysis & Synthesis Status : Successful - Sun Apr 30 01:44:35 2023
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : mul_A_vs_B_custom
Top-level Entity Name : mul_A_vs_B_custom
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 29
    Dedicated logic registers : 28
Total registers : 28
Total pins : 31
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
