0.6
2019.1
May 24 2019
15:06:07
F:/Sillycon/Code/RTL/D_flip_flop/Design.v,1750743929,verilog,,F:/Sillycon/Code/RTL/Shift register/parallel in parallel out/paralle_in_design.v,,d_ff,,,,,,,,
F:/Sillycon/Code/RTL/Shift register/parallel in parallel out/paralle_in_design.v,1750751871,verilog,,F:/Sillycon/Code/RTL/Shift register/parallel in parallel out/parallel_in_tb.v,,parallel_in_design,,,,,,,,
F:/Sillycon/Code/RTL/Shift register/parallel in parallel out/parallel in parallel out.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Sillycon/Code/RTL/Shift register/parallel in parallel out/parallel_in_tb.v,1750752142,verilog,,,,parallel_in_tb,,,,,,,,
