

================================================================
== Vivado HLS Report for 'bit_reverse'
================================================================
* Date:           Wed Jul 29 20:31:26 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DOA_Estimation_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13313|  14337|  13313|  14337|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  13312|  14336|  13 ~ 14 |          -|          -|  1024|    no    |
        | + Loop 1.1  |     10|     10|         1|          -|          -|    10|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     66|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    129|    -|
|Register         |        -|      -|     189|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     189|    195|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_15_fu_143_p2        |     +    |      0|  0|  13|           1|          11|
    |i_fu_155_p2           |     +    |      0|  0|  13|           4|           1|
    |icmp_ln102_fu_149_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln114_fu_137_p2  |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln116_fu_191_p2  |   icmp   |      0|  0|  18|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  66|          52|          60|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |X_I_address0         |  15|          3|   10|         30|
    |X_I_address1         |  15|          3|   10|         30|
    |X_R_address0         |  15|          3|   10|         30|
    |X_R_address1         |  15|          3|   10|         30|
    |ap_NS_fsm            |  33|          6|    1|          6|
    |i_0_i_reg_109        |   9|          2|    4|          8|
    |input_assign_reg_86  |   9|          2|   11|         22|
    |p_0_i_reg_120        |   9|          2|   10|         20|
    |reversed_reg_98      |   9|          2|   32|         64|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 129|         26|   98|        240|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |X_I_addr_4_reg_263   |  10|   0|   10|          0|
    |X_I_addr_reg_258     |  10|   0|   10|          0|
    |X_R_addr_4_reg_253   |  10|   0|   10|          0|
    |X_R_addr_reg_248     |  10|   0|   10|          0|
    |ap_CS_fsm            |   5|   0|    5|          0|
    |i_0_i_reg_109        |   4|   0|    4|          0|
    |i_15_reg_221         |  11|   0|   11|          0|
    |icmp_ln116_reg_244   |   1|   0|    1|          0|
    |input_assign_reg_86  |  11|   0|   11|          0|
    |p_0_i_reg_120        |  10|   0|   10|          0|
    |reversed_reg_98      |  32|   0|   32|          0|
    |temp_1_reg_273       |  32|   0|   32|          0|
    |temp_reg_268         |  32|   0|   32|          0|
    |zext_ln100_reg_213   |  11|   0|   32|         21|
    +---------------------+----+----+-----+-----------+
    |Total                | 189|   0|  210|         21|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_done       | out |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  bit_reverse | return value |
|X_R_address0  | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce0       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_we0       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_d0        | out |   32|  ap_memory |      X_R     |     array    |
|X_R_q0        |  in |   32|  ap_memory |      X_R     |     array    |
|X_R_address1  | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce1       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_we1       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_d1        | out |   32|  ap_memory |      X_R     |     array    |
|X_R_q1        |  in |   32|  ap_memory |      X_R     |     array    |
|X_I_address0  | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce0       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_we0       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_d0        | out |   32|  ap_memory |      X_I     |     array    |
|X_I_q0        |  in |   32|  ap_memory |      X_I     |     array    |
|X_I_address1  | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce1       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_we1       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_d1        | out |   32|  ap_memory |      X_I     |     array    |
|X_I_q1        |  in |   32|  ap_memory |      X_I     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 4 5 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [src/music.cpp:114]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%input_assign = phi i11 [ 0, %0 ], [ %i_15, %._crit_edge ]"   --->   Operation 7 'phi' 'input_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i11 %input_assign to i10" [src/music.cpp:100->src/music.cpp:115]   --->   Operation 8 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i11 %input_assign to i32" [src/music.cpp:100->src/music.cpp:115]   --->   Operation 9 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.88ns)   --->   "%icmp_ln114 = icmp eq i11 %input_assign, -1024" [src/music.cpp:114]   --->   Operation 10 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 11 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.63ns)   --->   "%i_15 = add i11 1, %input_assign" [src/music.cpp:114]   --->   Operation 12 'add' 'i_15' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln114, label %4, label %.preheader.preheader" [src/music.cpp:114]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.76ns)   --->   "br label %.preheader" [src/music.cpp:102->src/music.cpp:115]   --->   Operation 14 'br' <Predicate = (!icmp_ln114)> <Delay = 1.76>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [src/music.cpp:128]   --->   Operation 15 'ret' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%reversed = phi i32 [ %rev, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 16 'phi' 'reversed' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ %i, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 17 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_i = phi i10 [ %zext_ln104, %2 ], [ %trunc_ln100, %.preheader.preheader ]" [src/music.cpp:104->src/music.cpp:115]   --->   Operation 18 'phi' 'p_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln102 = icmp eq i4 %i_0_i, -6" [src/music.cpp:102->src/music.cpp:115]   --->   Operation 19 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 20 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.73ns)   --->   "%i = add i4 %i_0_i, 1" [src/music.cpp:102->src/music.cpp:115]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln102, label %reverse_bits.exit, label %2" [src/music.cpp:102->src/music.cpp:115]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i32 %reversed to i31" [src/music.cpp:103->src/music.cpp:115]   --->   Operation 23 'trunc' 'trunc_ln103' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i10 %p_0_i to i1" [src/music.cpp:102->src/music.cpp:115]   --->   Operation 24 'trunc' 'trunc_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%rev = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %trunc_ln103, i1 %trunc_ln102)" [src/music.cpp:103->src/music.cpp:115]   --->   Operation 25 'bitconcatenate' 'rev' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%input_assign_1 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %p_0_i, i32 1, i32 9)" [src/music.cpp:104->src/music.cpp:115]   --->   Operation 26 'partselect' 'input_assign_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i9 %input_assign_1 to i10" [src/music.cpp:104->src/music.cpp:115]   --->   Operation 27 'zext' 'zext_ln104' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %.preheader" [src/music.cpp:102->src/music.cpp:115]   --->   Operation 28 'br' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.47ns)   --->   "%icmp_ln116 = icmp ugt i32 %zext_ln100, %reversed" [src/music.cpp:116]   --->   Operation 29 'icmp' 'icmp_ln116' <Predicate = (icmp_ln102)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln116, label %._crit_edge, label %3" [src/music.cpp:116]   --->   Operation 30 'br' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i11 %input_assign to i64" [src/music.cpp:118]   --->   Operation 31 'zext' 'zext_ln118' <Predicate = (icmp_ln102 & !icmp_ln116)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr [1024 x float]* %X_R, i64 0, i64 %zext_ln118" [src/music.cpp:118]   --->   Operation 32 'getelementptr' 'X_R_addr' <Predicate = (icmp_ln102 & !icmp_ln116)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (3.25ns)   --->   "%temp = load float* %X_R_addr, align 4" [src/music.cpp:118]   --->   Operation 33 'load' 'temp' <Predicate = (icmp_ln102 & !icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i32 %reversed to i64" [src/music.cpp:119]   --->   Operation 34 'zext' 'zext_ln119' <Predicate = (icmp_ln102 & !icmp_ln116)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%X_R_addr_4 = getelementptr [1024 x float]* %X_R, i64 0, i64 %zext_ln119" [src/music.cpp:119]   --->   Operation 35 'getelementptr' 'X_R_addr_4' <Predicate = (icmp_ln102 & !icmp_ln116)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (3.25ns)   --->   "%X_R_load = load float* %X_R_addr_4, align 4" [src/music.cpp:119]   --->   Operation 36 'load' 'X_R_load' <Predicate = (icmp_ln102 & !icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr [1024 x float]* %X_I, i64 0, i64 %zext_ln118" [src/music.cpp:123]   --->   Operation 37 'getelementptr' 'X_I_addr' <Predicate = (icmp_ln102 & !icmp_ln116)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (3.25ns)   --->   "%temp_1 = load float* %X_I_addr, align 4" [src/music.cpp:123]   --->   Operation 38 'load' 'temp_1' <Predicate = (icmp_ln102 & !icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%X_I_addr_4 = getelementptr [1024 x float]* %X_I, i64 0, i64 %zext_ln119" [src/music.cpp:124]   --->   Operation 39 'getelementptr' 'X_I_addr_4' <Predicate = (icmp_ln102 & !icmp_ln116)> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (3.25ns)   --->   "%X_I_load = load float* %X_I_addr_4, align 4" [src/music.cpp:124]   --->   Operation 40 'load' 'X_I_load' <Predicate = (icmp_ln102 & !icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 41 [1/2] (3.25ns)   --->   "%temp = load float* %X_R_addr, align 4" [src/music.cpp:118]   --->   Operation 41 'load' 'temp' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_4 : Operation 42 [1/2] (3.25ns)   --->   "%X_R_load = load float* %X_R_addr_4, align 4" [src/music.cpp:119]   --->   Operation 42 'load' 'X_R_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_4 : Operation 43 [1/1] (3.25ns)   --->   "store float %X_R_load, float* %X_R_addr, align 4" [src/music.cpp:119]   --->   Operation 43 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_4 : Operation 44 [1/2] (3.25ns)   --->   "%temp_1 = load float* %X_I_addr, align 4" [src/music.cpp:123]   --->   Operation 44 'load' 'temp_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_4 : Operation 45 [1/2] (3.25ns)   --->   "%X_I_load = load float* %X_I_addr_4, align 4" [src/music.cpp:124]   --->   Operation 45 'load' 'X_I_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_4 : Operation 46 [1/1] (3.25ns)   --->   "store float %X_I_load, float* %X_I_addr, align 4" [src/music.cpp:124]   --->   Operation 46 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 47 [1/1] (3.25ns)   --->   "store float %temp, float* %X_R_addr_4, align 4" [src/music.cpp:120]   --->   Operation 47 'store' <Predicate = (!icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_5 : Operation 48 [1/1] (3.25ns)   --->   "store float %temp_1, float* %X_I_addr_4, align 4" [src/music.cpp:125]   --->   Operation 48 'store' <Predicate = (!icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1444> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %._crit_edge" [src/music.cpp:126]   --->   Operation 49 'br' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br label %1" [src/music.cpp:114]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln114              (br               ) [ 011111]
input_assign          (phi              ) [ 001100]
trunc_ln100           (trunc            ) [ 001111]
zext_ln100            (zext             ) [ 000100]
icmp_ln114            (icmp             ) [ 001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
i_15                  (add              ) [ 011111]
br_ln114              (br               ) [ 000000]
br_ln102              (br               ) [ 001111]
ret_ln128             (ret              ) [ 000000]
reversed              (phi              ) [ 000100]
i_0_i                 (phi              ) [ 000100]
p_0_i                 (phi              ) [ 000100]
icmp_ln102            (icmp             ) [ 001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
i                     (add              ) [ 001111]
br_ln102              (br               ) [ 000000]
trunc_ln103           (trunc            ) [ 000000]
trunc_ln102           (trunc            ) [ 000000]
rev                   (bitconcatenate   ) [ 001111]
input_assign_1        (partselect       ) [ 000000]
zext_ln104            (zext             ) [ 001111]
br_ln102              (br               ) [ 001111]
icmp_ln116            (icmp             ) [ 001111]
br_ln116              (br               ) [ 000000]
zext_ln118            (zext             ) [ 000000]
X_R_addr              (getelementptr    ) [ 000010]
zext_ln119            (zext             ) [ 000000]
X_R_addr_4            (getelementptr    ) [ 000011]
X_I_addr              (getelementptr    ) [ 000010]
X_I_addr_4            (getelementptr    ) [ 000011]
temp                  (load             ) [ 001101]
X_R_load              (load             ) [ 000000]
store_ln119           (store            ) [ 000000]
temp_1                (load             ) [ 001101]
X_I_load              (load             ) [ 000000]
store_ln124           (store            ) [ 000000]
store_ln120           (store            ) [ 000000]
store_ln125           (store            ) [ 000000]
br_ln126              (br               ) [ 000000]
br_ln114              (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="X_R_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="11" slack="0"/>
<pin id="38" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/3 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="10" slack="0"/>
<pin id="43" dir="0" index="1" bw="32" slack="0"/>
<pin id="44" dir="0" index="2" bw="0" slack="0"/>
<pin id="54" dir="0" index="4" bw="10" slack="1"/>
<pin id="55" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="56" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="3" bw="32" slack="1"/>
<pin id="57" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp/3 X_R_load/3 store_ln119/4 store_ln120/5 "/>
</bind>
</comp>

<comp id="47" class="1004" name="X_R_addr_4_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="32" slack="0"/>
<pin id="51" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_4/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="X_I_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="11" slack="0"/>
<pin id="63" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="10" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="0" slack="0"/>
<pin id="79" dir="0" index="4" bw="10" slack="1"/>
<pin id="80" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="32" slack="1"/>
<pin id="82" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp_1/3 X_I_load/3 store_ln124/4 store_ln125/5 "/>
</bind>
</comp>

<comp id="72" class="1004" name="X_I_addr_4_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_4/3 "/>
</bind>
</comp>

<comp id="86" class="1005" name="input_assign_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="11" slack="1"/>
<pin id="88" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_assign (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="input_assign_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="11" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_assign/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="reversed_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reversed (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="reversed_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="1" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="reversed/3 "/>
</bind>
</comp>

<comp id="109" class="1005" name="i_0_i_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="1"/>
<pin id="111" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_0_i_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="1" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="p_0_i_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="122" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_i (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="p_0_i_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="9" slack="0"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="10" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_i/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="trunc_ln100_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="0"/>
<pin id="131" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln100/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln100_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln114_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="0" index="1" bw="11" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_15_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="11" slack="0"/>
<pin id="146" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln102_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="4" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="trunc_ln103_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln103/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln102_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="0"/>
<pin id="167" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="rev_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="31" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rev/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="input_assign_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="0" index="1" bw="10" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="0" index="3" bw="5" slack="0"/>
<pin id="182" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input_assign_1/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln104_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="9" slack="0"/>
<pin id="189" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln116_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln118_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="1"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln119_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/3 "/>
</bind>
</comp>

<comp id="208" class="1005" name="trunc_ln100_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="1"/>
<pin id="210" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln100 "/>
</bind>
</comp>

<comp id="213" class="1005" name="zext_ln100_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln100 "/>
</bind>
</comp>

<comp id="221" class="1005" name="i_15_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_15 "/>
</bind>
</comp>

<comp id="229" class="1005" name="i_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="234" class="1005" name="rev_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rev "/>
</bind>
</comp>

<comp id="239" class="1005" name="zext_ln104_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln104 "/>
</bind>
</comp>

<comp id="244" class="1005" name="icmp_ln116_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="2"/>
<pin id="246" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln116 "/>
</bind>
</comp>

<comp id="248" class="1005" name="X_R_addr_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="1"/>
<pin id="250" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="253" class="1005" name="X_R_addr_4_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="1"/>
<pin id="255" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr_4 "/>
</bind>
</comp>

<comp id="258" class="1005" name="X_I_addr_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="1"/>
<pin id="260" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

<comp id="263" class="1005" name="X_I_addr_4_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="1"/>
<pin id="265" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr_4 "/>
</bind>
</comp>

<comp id="268" class="1005" name="temp_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="273" class="1005" name="temp_1_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="32" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="34" pin="3"/><net_sink comp="41" pin=0"/></net>

<net id="52"><net_src comp="0" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="32" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="58"><net_src comp="47" pin="3"/><net_sink comp="41" pin=2"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="32" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="84"><net_src comp="41" pin="7"/><net_sink comp="41" pin=1"/></net>

<net id="85"><net_src comp="66" pin="7"/><net_sink comp="66" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="90" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="132"><net_src comp="90" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="90" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="90" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="90" pin="4"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="113" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="113" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="102" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="123" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="161" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="165" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="123" pin="4"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="190"><net_src comp="177" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="102" pin="4"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="86" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="205"><net_src comp="102" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="211"><net_src comp="129" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="216"><net_src comp="133" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="224"><net_src comp="143" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="232"><net_src comp="155" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="237"><net_src comp="169" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="242"><net_src comp="187" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="247"><net_src comp="191" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="34" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="256"><net_src comp="47" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="261"><net_src comp="59" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="266"><net_src comp="72" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="271"><net_src comp="41" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="41" pin=4"/></net>

<net id="276"><net_src comp="66" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="66" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_R | {4 5 }
	Port: X_I | {4 5 }
 - Input state : 
	Port: bit_reverse : X_R | {3 4 }
	Port: bit_reverse : X_I | {3 4 }
  - Chain level:
	State 1
	State 2
		trunc_ln100 : 1
		zext_ln100 : 1
		icmp_ln114 : 1
		i_15 : 1
		br_ln114 : 2
	State 3
		icmp_ln102 : 1
		i : 1
		br_ln102 : 2
		trunc_ln103 : 1
		trunc_ln102 : 1
		rev : 2
		input_assign_1 : 1
		zext_ln104 : 2
		icmp_ln116 : 1
		br_ln116 : 2
		X_R_addr : 1
		temp : 2
		zext_ln119 : 1
		X_R_addr_4 : 2
		X_R_load : 3
		X_I_addr : 1
		temp_1 : 2
		X_I_addr_4 : 2
		X_I_load : 3
	State 4
		store_ln119 : 1
		store_ln124 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln114_fu_137   |    0    |    13   |
|   icmp   |   icmp_ln102_fu_149   |    0    |    9    |
|          |   icmp_ln116_fu_191   |    0    |    18   |
|----------|-----------------------|---------|---------|
|    add   |      i_15_fu_143      |    0    |    13   |
|          |        i_fu_155       |    0    |    13   |
|----------|-----------------------|---------|---------|
|          |   trunc_ln100_fu_129  |    0    |    0    |
|   trunc  |   trunc_ln103_fu_161  |    0    |    0    |
|          |   trunc_ln102_fu_165  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln100_fu_133   |    0    |    0    |
|   zext   |   zext_ln104_fu_187   |    0    |    0    |
|          |   zext_ln118_fu_196   |    0    |    0    |
|          |   zext_ln119_fu_202   |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|       rev_fu_169      |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect| input_assign_1_fu_177 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    66   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| X_I_addr_4_reg_263|   10   |
|  X_I_addr_reg_258 |   10   |
| X_R_addr_4_reg_253|   10   |
|  X_R_addr_reg_248 |   10   |
|   i_0_i_reg_109   |    4   |
|    i_15_reg_221   |   11   |
|     i_reg_229     |    4   |
| icmp_ln116_reg_244|    1   |
|input_assign_reg_86|   11   |
|   p_0_i_reg_120   |   10   |
|    rev_reg_234    |   32   |
|  reversed_reg_98  |   32   |
|   temp_1_reg_273  |   32   |
|    temp_reg_268   |   32   |
|trunc_ln100_reg_208|   10   |
| zext_ln100_reg_213|   32   |
| zext_ln104_reg_239|   10   |
+-------------------+--------+
|       Total       |   261  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_41  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_41  |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_66  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_66  |  p2  |   2  |   0  |    0   ||    9    |
| input_assign_reg_86 |  p0  |   2  |  11  |   22   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   62   ||  8.845  ||    45   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   66   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   45   |
|  Register |    -   |   261  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   261  |   111  |
+-----------+--------+--------+--------+
