#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Mon Aug 26 00:33:20 2024
# Process ID: 58588
# Current directory: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.runs/synth_1
# Command line: vivado -log pc_po_vhdl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pc_po_vhdl.tcl
# Log file: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.runs/synth_1/pc_po_vhdl.vds
# Journal file: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.runs/synth_1/vivado.jou
# Running On: PLLima, OS: Linux, CPU Frequency: 1644.486 MHz, CPU Physical cores: 16, Host memory: 16114 MB
#-----------------------------------------------------------
source pc_po_vhdl.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1319.902 ; gain = 0.023 ; free physical = 5650 ; free virtual = 11818
Command: synth_design -top pc_po_vhdl -part xc7a12tcpg238-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12t'
INFO: [Device 21-403] Loading part xc7a12tcpg238-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 58621
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.625 ; gain = 403.629 ; free physical = 4673 ; free virtual = 10842
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pc_po_vhdl' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.srcs/sources_1/new/pc_po_vhdl.vhd:38]
INFO: [Synth 8-3491] module 'mem_a' declared at '/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.runs/synth_1/.Xil/Vivado-58588-PLLima/realtime/mem_a_stub.vhdl:6' bound to instance 'ma' of component 'mem_a' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.srcs/sources_1/new/pc_po_vhdl.vhd:135]
INFO: [Synth 8-638] synthesizing module 'mem_a' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.runs/synth_1/.Xil/Vivado-58588-PLLima/realtime/mem_a_stub.vhdl:17]
INFO: [Synth 8-3491] module 'mem_b' declared at '/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.runs/synth_1/.Xil/Vivado-58588-PLLima/realtime/mem_b_stub.vhdl:6' bound to instance 'mb' of component 'mem_b' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.srcs/sources_1/new/pc_po_vhdl.vhd:144]
INFO: [Synth 8-638] synthesizing module 'mem_b' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.runs/synth_1/.Xil/Vivado-58588-PLLima/realtime/mem_b_stub.vhdl:17]
INFO: [Synth 8-3491] module 'mem_c' declared at '/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.runs/synth_1/.Xil/Vivado-58588-PLLima/realtime/mem_c_stub.vhdl:6' bound to instance 'mc' of component 'mem_c' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.srcs/sources_1/new/pc_po_vhdl.vhd:153]
INFO: [Synth 8-638] synthesizing module 'mem_c' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.runs/synth_1/.Xil/Vivado-58588-PLLima/realtime/mem_c_stub.vhdl:17]
INFO: [Synth 8-3491] module 'mem_r' declared at '/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.runs/synth_1/.Xil/Vivado-58588-PLLima/realtime/mem_r_stub.vhdl:6' bound to instance 'mr' of component 'mem_r' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.srcs/sources_1/new/pc_po_vhdl.vhd:162]
INFO: [Synth 8-638] synthesizing module 'mem_r' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.runs/synth_1/.Xil/Vivado-58588-PLLima/realtime/mem_r_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'pc_po_vhdl' (0#1) [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.srcs/sources_1/new/pc_po_vhdl.vhd:38]
WARNING: [Synth 8-3848] Net dinc in module/entity pc_po_vhdl does not have driver. [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.srcs/sources_1/new/pc_po_vhdl.vhd:87]
WARNING: [Synth 8-3848] Net dina in module/entity pc_po_vhdl does not have driver. [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.srcs/sources_1/new/pc_po_vhdl.vhd:81]
WARNING: [Synth 8-3848] Net dinb in module/entity pc_po_vhdl does not have driver. [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.srcs/sources_1/new/pc_po_vhdl.vhd:84]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2093.562 ; gain = 483.566 ; free physical = 4578 ; free virtual = 10748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2108.406 ; gain = 498.410 ; free physical = 4578 ; free virtual = 10748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2108.406 ; gain = 498.410 ; free physical = 4578 ; free virtual = 10748
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2108.406 ; gain = 0.000 ; free physical = 4578 ; free virtual = 10748
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.gen/sources_1/ip/mem_b/mem_b/mem_b_in_context.xdc] for cell 'mb'
Finished Parsing XDC File [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.gen/sources_1/ip/mem_b/mem_b/mem_b_in_context.xdc] for cell 'mb'
Parsing XDC File [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.gen/sources_1/ip/mem_r/mem_r/mem_r_in_context.xdc] for cell 'mr'
Finished Parsing XDC File [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.gen/sources_1/ip/mem_r/mem_r/mem_r_in_context.xdc] for cell 'mr'
Parsing XDC File [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.gen/sources_1/ip/mem_c/mem_c/mem_c_in_context.xdc] for cell 'mc'
Finished Parsing XDC File [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.gen/sources_1/ip/mem_c/mem_c/mem_c_in_context.xdc] for cell 'mc'
Parsing XDC File [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.gen/sources_1/ip/mem_a/mem_a/mem_a_in_context.xdc] for cell 'ma'
Finished Parsing XDC File [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.gen/sources_1/ip/mem_a/mem_a/mem_a_in_context.xdc] for cell 'ma'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2245.156 ; gain = 0.000 ; free physical = 4567 ; free virtual = 10736
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2245.191 ; gain = 0.000 ; free physical = 4567 ; free virtual = 10736
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2245.191 ; gain = 635.195 ; free physical = 4578 ; free virtual = 10747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12tcpg238-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2245.191 ; gain = 635.195 ; free physical = 4578 ; free virtual = 10747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for mb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ma. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2245.191 ; gain = 635.195 ; free physical = 4578 ; free virtual = 10747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2245.191 ; gain = 635.195 ; free physical = 4578 ; free virtual = 10748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
	   3 Input    2 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input   16 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	  19 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	  19 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2245.191 ; gain = 635.195 ; free physical = 4557 ; free virtual = 10732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2245.191 ; gain = 635.195 ; free physical = 4557 ; free virtual = 10733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2245.191 ; gain = 635.195 ; free physical = 4557 ; free virtual = 10733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2245.191 ; gain = 635.195 ; free physical = 4557 ; free virtual = 10733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module ma has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ma has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ma has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ma has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ma has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ma has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ma has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ma has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mb has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mb has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mb has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mb has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mb has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mb has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mb has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mb has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mc has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mc has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mc has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mc has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mc has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mc has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mc has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mc has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mc has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mc has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mc has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mc has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mc has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mc has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mc has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module mc has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2245.191 ; gain = 635.195 ; free physical = 4559 ; free virtual = 10735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2245.191 ; gain = 635.195 ; free physical = 4559 ; free virtual = 10735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2245.191 ; gain = 635.195 ; free physical = 4559 ; free virtual = 10735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2245.191 ; gain = 635.195 ; free physical = 4559 ; free virtual = 10735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2245.191 ; gain = 635.195 ; free physical = 4559 ; free virtual = 10735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2245.191 ; gain = 635.195 ; free physical = 4559 ; free virtual = 10735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem_a         |         1|
|2     |mem_b         |         1|
|3     |mem_c         |         1|
|4     |mem_r         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |mem_a_bbox |     1|
|2     |mem_b_bbox |     1|
|3     |mem_c_bbox |     1|
|4     |mem_r_bbox |     1|
|5     |BUFG       |     1|
|6     |CARRY4     |    18|
|7     |LUT2       |    63|
|8     |LUT3       |     9|
|9     |LUT4       |    36|
|10    |LUT5       |    14|
|11    |LUT6       |    52|
|12    |FDCE       |    43|
|13    |IBUF       |     3|
|14    |OBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2245.191 ; gain = 635.195 ; free physical = 4559 ; free virtual = 10735
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2245.191 ; gain = 498.410 ; free physical = 4559 ; free virtual = 10735
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2245.191 ; gain = 635.195 ; free physical = 4559 ; free virtual = 10735
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2245.191 ; gain = 0.000 ; free physical = 4559 ; free virtual = 10735
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2245.191 ; gain = 0.000 ; free physical = 4844 ; free virtual = 11020
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 579ca414
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 4 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2245.191 ; gain = 925.289 ; free physical = 4844 ; free virtual = 11020
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1775.666; main = 1472.781; forked = 374.675
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3187.578; main = 2245.160; forked = 974.434
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.168 ; gain = 0.000 ; free physical = 4844 ; free virtual = 11020
INFO: [Common 17-1381] The checkpoint '/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/PC-PO/PC-PO-VHDL/PC-PO-VHDL.runs/synth_1/pc_po_vhdl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pc_po_vhdl_utilization_synth.rpt -pb pc_po_vhdl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 26 00:33:50 2024...
