// EFLX generated Verilog wrapper file to instantiate the EFLX array as a verilog model

module digit8_7seg_eflx_array_wrapper (
  input TILE_00_CLK_IN_W0,
  input TILE_00_EFLX_IN_0_0_0,
  input TILE_00_EFLX_IN_0_0_1,
  input TILE_00_EFLX_IN_0_1_0,
  input TILE_00_EFLX_IN_0_1_1,
  input TILE_00_EFLX_IN_0_2_0,
  input TILE_00_EFLX_IN_0_2_1,
  input TILE_00_EFLX_IN_0_3_0,
  input TILE_00_EFLX_IN_0_3_1,
  input TILE_00_EFLX_IN_0_4_0,
  input TILE_00_EFLX_IN_0_4_1,
  input TILE_00_EFLX_IN_0_5_0,
  input TILE_00_EFLX_IN_0_5_1,
  input TILE_00_EFLX_IN_0_6_0,
  input TILE_00_EFLX_IN_0_6_1,
  input TILE_00_EFLX_IN_0_7_0,
  input TILE_00_EFLX_IN_0_7_1,
  input TILE_00_EFLX_IN_0_8_0,
  input TILE_00_EFLX_IN_0_8_1,
  input TILE_00_EFLX_IN_0_9_0,
  input TILE_00_EFLX_IN_0_9_1,
  input TILE_00_EFLX_IN_0_10_0,
  input TILE_00_EFLX_IN_0_10_1,
  input TILE_00_EFLX_IN_0_11_0,
  input TILE_00_EFLX_IN_0_11_1,
  input TILE_00_EFLX_IN_0_12_0,
  input TILE_00_EFLX_IN_0_12_1,
  input TILE_00_EFLX_IN_0_13_0,
  input TILE_00_EFLX_IN_0_13_1,
  input TILE_00_EFLX_IN_0_14_0,
  input TILE_00_EFLX_IN_0_14_1,
  input TILE_00_EFLX_IN_0_15_0,
  input TILE_00_EFLX_IN_0_15_1,
  input TILE_00_EFLX_IN_0_16_0,
  input TILE_00_EFLX_IN_0_16_1,
  input TILE_00_EFLX_IN_0_17_0,
  input TILE_00_EFLX_IN_0_17_1,
  input TILE_00_EFLX_IN_0_18_0,
  input TILE_00_EFLX_IN_0_18_1,
  input TILE_00_EFLX_IN_0_19_0,
  input TILE_00_EFLX_IN_0_19_1,
  input TILE_00_EFLX_IN_0_20_0,
  input TILE_00_EFLX_IN_0_20_1,
  input TILE_00_EFLX_IN_0_21_0,
  input TILE_00_EFLX_IN_0_21_1,
  input TILE_00_EFLX_IN_0_22_0,
  input TILE_00_EFLX_IN_0_22_1,
  input TILE_00_EFLX_IN_0_23_0,
  input TILE_00_EFLX_IN_0_23_1,
  input TILE_00_EFLX_IN_0_24_0,
  input TILE_00_EFLX_IN_0_24_1,
  input TILE_00_EFLX_IN_0_25_0,
  input TILE_00_EFLX_IN_0_25_1,
  input TILE_00_EFLX_IN_0_26_0,
  input TILE_00_EFLX_IN_0_26_1,
  input TILE_00_EFLX_IN_0_27_0,
  input TILE_00_EFLX_IN_0_27_1,
  input TILE_00_EFLX_IN_0_28_0,
  input TILE_00_EFLX_IN_0_28_1,
  input TILE_00_EFLX_IN_0_29_0,
  input TILE_00_EFLX_IN_0_29_1,
  input TILE_00_EFLX_IN_0_30_0,
  input TILE_00_EFLX_IN_0_30_1,
  input TILE_00_EFLX_IN_0_31_0,
  input TILE_00_EFLX_IN_0_31_1,
  input TILE_00_EFLX_IN_1_0_0,
  input TILE_00_EFLX_IN_1_0_1,
  input TILE_00_EFLX_IN_1_1_0,
  input TILE_00_EFLX_IN_1_1_1,
  input TILE_00_EFLX_IN_1_30_0,
  input TILE_00_EFLX_IN_1_30_1,
  input TILE_00_EFLX_IN_1_31_0,
  input TILE_00_EFLX_IN_1_31_1,
  input TILE_00_EFLX_IN_2_0_0,
  input TILE_00_EFLX_IN_2_0_1,
  input TILE_00_EFLX_IN_2_1_0,
  input TILE_00_EFLX_IN_2_1_1,
  input TILE_00_EFLX_IN_2_30_0,
  input TILE_00_EFLX_IN_2_30_1,
  input TILE_00_EFLX_IN_2_31_0,
  input TILE_00_EFLX_IN_2_31_1,
  input TILE_00_EFLX_IN_3_0_0,
  input TILE_00_EFLX_IN_3_0_1,
  input TILE_00_EFLX_IN_3_1_0,
  input TILE_00_EFLX_IN_3_1_1,
  input TILE_00_EFLX_IN_3_30_0,
  input TILE_00_EFLX_IN_3_30_1,
  input TILE_00_EFLX_IN_3_31_0,
  input TILE_00_EFLX_IN_3_31_1,
  input TILE_00_EFLX_IN_4_0_0,
  input TILE_00_EFLX_IN_4_0_1,
  input TILE_00_EFLX_IN_4_1_0,
  input TILE_00_EFLX_IN_4_1_1,
  input TILE_00_EFLX_IN_4_30_0,
  input TILE_00_EFLX_IN_4_30_1,
  input TILE_00_EFLX_IN_4_31_0,
  input TILE_00_EFLX_IN_4_31_1,
  input TILE_00_EFLX_IN_5_0_0,
  input TILE_00_EFLX_IN_5_0_1,
  input TILE_00_EFLX_IN_5_1_0,
  input TILE_00_EFLX_IN_5_1_1,
  input TILE_00_EFLX_IN_5_30_0,
  input TILE_00_EFLX_IN_5_30_1,
  input TILE_00_EFLX_IN_5_31_0,
  input TILE_00_EFLX_IN_5_31_1,
  input TILE_00_EFLX_IN_6_0_0,
  input TILE_00_EFLX_IN_6_0_1,
  input TILE_00_EFLX_IN_6_1_0,
  input TILE_00_EFLX_IN_6_1_1,
  input TILE_00_EFLX_IN_6_30_0,
  input TILE_00_EFLX_IN_6_30_1,
  input TILE_00_EFLX_IN_6_31_0,
  input TILE_00_EFLX_IN_6_31_1,
  input TILE_00_EFLX_IN_7_0_0,
  input TILE_00_EFLX_IN_7_0_1,
  input TILE_00_EFLX_IN_7_1_0,
  input TILE_00_EFLX_IN_7_1_1,
  input TILE_00_EFLX_IN_7_30_0,
  input TILE_00_EFLX_IN_7_30_1,
  input TILE_00_EFLX_IN_7_31_0,
  input TILE_00_EFLX_IN_7_31_1,
  input TILE_00_EFLX_IN_8_0_0,
  input TILE_00_EFLX_IN_8_0_1,
  input TILE_00_EFLX_IN_8_1_0,
  input TILE_00_EFLX_IN_8_1_1,
  input TILE_00_EFLX_IN_8_30_0,
  input TILE_00_EFLX_IN_8_30_1,
  input TILE_00_EFLX_IN_8_31_0,
  input TILE_00_EFLX_IN_8_31_1,
  input TILE_00_EFLX_IN_9_0_0,
  input TILE_00_EFLX_IN_9_0_1,
  input TILE_00_EFLX_IN_9_1_0,
  input TILE_00_EFLX_IN_9_1_1,
  input TILE_00_EFLX_IN_9_30_0,
  input TILE_00_EFLX_IN_9_30_1,
  input TILE_00_EFLX_IN_9_31_0,
  input TILE_00_EFLX_IN_9_31_1,
  input TILE_00_EFLX_IN_10_0_0,
  input TILE_00_EFLX_IN_10_0_1,
  input TILE_00_EFLX_IN_10_1_0,
  input TILE_00_EFLX_IN_10_1_1,
  input TILE_00_EFLX_IN_10_30_0,
  input TILE_00_EFLX_IN_10_30_1,
  input TILE_00_EFLX_IN_10_31_0,
  input TILE_00_EFLX_IN_10_31_1,
  input TILE_00_EFLX_IN_11_0_0,
  input TILE_00_EFLX_IN_11_0_1,
  input TILE_00_EFLX_IN_11_1_0,
  input TILE_00_EFLX_IN_11_1_1,
  input TILE_00_EFLX_IN_11_30_0,
  input TILE_00_EFLX_IN_11_30_1,
  input TILE_00_EFLX_IN_11_31_0,
  input TILE_00_EFLX_IN_11_31_1,
  input TILE_00_EFLX_IN_12_0_0,
  input TILE_00_EFLX_IN_12_0_1,
  input TILE_00_EFLX_IN_12_1_0,
  input TILE_00_EFLX_IN_12_1_1,
  input TILE_00_EFLX_IN_12_30_0,
  input TILE_00_EFLX_IN_12_30_1,
  input TILE_00_EFLX_IN_12_31_0,
  input TILE_00_EFLX_IN_12_31_1,
  input TILE_00_EFLX_IN_13_0_0,
  input TILE_00_EFLX_IN_13_0_1,
  input TILE_00_EFLX_IN_13_1_0,
  input TILE_00_EFLX_IN_13_1_1,
  input TILE_00_EFLX_IN_13_30_0,
  input TILE_00_EFLX_IN_13_30_1,
  input TILE_00_EFLX_IN_13_31_0,
  input TILE_00_EFLX_IN_13_31_1,
  input TILE_00_EFLX_IN_14_0_0,
  input TILE_00_EFLX_IN_14_0_1,
  input TILE_00_EFLX_IN_14_1_0,
  input TILE_00_EFLX_IN_14_1_1,
  input TILE_00_EFLX_IN_14_30_0,
  input TILE_00_EFLX_IN_14_30_1,
  input TILE_00_EFLX_IN_14_31_0,
  input TILE_00_EFLX_IN_14_31_1,
  input TILE_00_EFLX_IN_15_0_0,
  input TILE_00_EFLX_IN_15_0_1,
  input TILE_00_EFLX_IN_15_1_0,
  input TILE_00_EFLX_IN_15_1_1,
  input TILE_00_EFLX_IN_15_30_0,
  input TILE_00_EFLX_IN_15_30_1,
  input TILE_00_EFLX_IN_15_31_0,
  input TILE_00_EFLX_IN_15_31_1,
  input TILE_00_EFLX_IN_16_0_0,
  input TILE_00_EFLX_IN_16_0_1,
  input TILE_00_EFLX_IN_16_1_0,
  input TILE_00_EFLX_IN_16_1_1,
  input TILE_00_EFLX_IN_16_30_0,
  input TILE_00_EFLX_IN_16_30_1,
  input TILE_00_EFLX_IN_16_31_0,
  input TILE_00_EFLX_IN_16_31_1,
  input TILE_00_EFLX_IN_17_0_0,
  input TILE_00_EFLX_IN_17_0_1,
  input TILE_00_EFLX_IN_17_1_0,
  input TILE_00_EFLX_IN_17_1_1,
  input TILE_00_EFLX_IN_17_30_0,
  input TILE_00_EFLX_IN_17_30_1,
  input TILE_00_EFLX_IN_17_31_0,
  input TILE_00_EFLX_IN_17_31_1,
  input TILE_00_EFLX_IN_18_0_0,
  input TILE_00_EFLX_IN_18_0_1,
  input TILE_00_EFLX_IN_18_1_0,
  input TILE_00_EFLX_IN_18_1_1,
  input TILE_00_EFLX_IN_18_30_0,
  input TILE_00_EFLX_IN_18_30_1,
  input TILE_00_EFLX_IN_18_31_0,
  input TILE_00_EFLX_IN_18_31_1,
  input TILE_00_EFLX_IN_19_0_0,
  input TILE_00_EFLX_IN_19_0_1,
  input TILE_00_EFLX_IN_19_1_0,
  input TILE_00_EFLX_IN_19_1_1,
  input TILE_00_EFLX_IN_19_30_0,
  input TILE_00_EFLX_IN_19_30_1,
  input TILE_00_EFLX_IN_19_31_0,
  input TILE_00_EFLX_IN_19_31_1,
  input TILE_00_EFLX_IN_20_0_0,
  input TILE_00_EFLX_IN_20_0_1,
  input TILE_00_EFLX_IN_20_1_0,
  input TILE_00_EFLX_IN_20_1_1,
  input TILE_00_EFLX_IN_20_30_0,
  input TILE_00_EFLX_IN_20_30_1,
  input TILE_00_EFLX_IN_20_31_0,
  input TILE_00_EFLX_IN_20_31_1,
  input TILE_00_EFLX_IN_21_0_0,
  input TILE_00_EFLX_IN_21_0_1,
  input TILE_00_EFLX_IN_21_1_0,
  input TILE_00_EFLX_IN_21_1_1,
  input TILE_00_EFLX_IN_21_30_0,
  input TILE_00_EFLX_IN_21_30_1,
  input TILE_00_EFLX_IN_21_31_0,
  input TILE_00_EFLX_IN_21_31_1,
  input TILE_00_EFLX_IN_22_0_0,
  input TILE_00_EFLX_IN_22_0_1,
  input TILE_00_EFLX_IN_22_1_0,
  input TILE_00_EFLX_IN_22_1_1,
  input TILE_00_EFLX_IN_22_30_0,
  input TILE_00_EFLX_IN_22_30_1,
  input TILE_00_EFLX_IN_22_31_0,
  input TILE_00_EFLX_IN_22_31_1,
  input TILE_00_EFLX_IN_23_0_0,
  input TILE_00_EFLX_IN_23_0_1,
  input TILE_00_EFLX_IN_23_1_0,
  input TILE_00_EFLX_IN_23_1_1,
  input TILE_00_EFLX_IN_23_30_0,
  input TILE_00_EFLX_IN_23_30_1,
  input TILE_00_EFLX_IN_23_31_0,
  input TILE_00_EFLX_IN_23_31_1,
  input TILE_00_EFLX_IN_24_0_0,
  input TILE_00_EFLX_IN_24_0_1,
  input TILE_00_EFLX_IN_24_1_0,
  input TILE_00_EFLX_IN_24_1_1,
  input TILE_00_EFLX_IN_24_30_0,
  input TILE_00_EFLX_IN_24_30_1,
  input TILE_00_EFLX_IN_24_31_0,
  input TILE_00_EFLX_IN_24_31_1,
  input TILE_00_EFLX_IN_25_0_0,
  input TILE_00_EFLX_IN_25_0_1,
  input TILE_00_EFLX_IN_25_1_0,
  input TILE_00_EFLX_IN_25_1_1,
  input TILE_00_EFLX_IN_25_30_0,
  input TILE_00_EFLX_IN_25_30_1,
  input TILE_00_EFLX_IN_25_31_0,
  input TILE_00_EFLX_IN_25_31_1,
  input TILE_00_EFLX_IN_26_0_0,
  input TILE_00_EFLX_IN_26_0_1,
  input TILE_00_EFLX_IN_26_1_0,
  input TILE_00_EFLX_IN_26_1_1,
  input TILE_00_EFLX_IN_26_30_0,
  input TILE_00_EFLX_IN_26_30_1,
  input TILE_00_EFLX_IN_26_31_0,
  input TILE_00_EFLX_IN_26_31_1,
  input TILE_00_EFLX_IN_27_0_0,
  input TILE_00_EFLX_IN_27_0_1,
  input TILE_00_EFLX_IN_27_1_0,
  input TILE_00_EFLX_IN_27_1_1,
  input TILE_00_EFLX_IN_27_30_0,
  input TILE_00_EFLX_IN_27_30_1,
  input TILE_00_EFLX_IN_27_31_0,
  input TILE_00_EFLX_IN_27_31_1,
  input TILE_00_EFLX_IN_28_0_0,
  input TILE_00_EFLX_IN_28_0_1,
  input TILE_00_EFLX_IN_28_1_0,
  input TILE_00_EFLX_IN_28_1_1,
  input TILE_00_EFLX_IN_28_30_0,
  input TILE_00_EFLX_IN_28_30_1,
  input TILE_00_EFLX_IN_28_31_0,
  input TILE_00_EFLX_IN_28_31_1,
  input TILE_00_EFLX_IN_29_0_0,
  input TILE_00_EFLX_IN_29_0_1,
  input TILE_00_EFLX_IN_29_1_0,
  input TILE_00_EFLX_IN_29_1_1,
  input TILE_00_EFLX_IN_29_30_0,
  input TILE_00_EFLX_IN_29_30_1,
  input TILE_00_EFLX_IN_29_31_0,
  input TILE_00_EFLX_IN_29_31_1,
  input TILE_00_EFLX_IN_30_0_0,
  input TILE_00_EFLX_IN_30_0_1,
  input TILE_00_EFLX_IN_30_1_0,
  input TILE_00_EFLX_IN_30_1_1,
  input TILE_00_EFLX_IN_30_30_0,
  input TILE_00_EFLX_IN_30_30_1,
  input TILE_00_EFLX_IN_30_31_0,
  input TILE_00_EFLX_IN_30_31_1,
  input TILE_00_EFLX_IN_31_0_0,
  input TILE_00_EFLX_IN_31_0_1,
  input TILE_00_EFLX_IN_31_1_0,
  input TILE_00_EFLX_IN_31_1_1,
  input TILE_00_EFLX_IN_31_2_0,
  input TILE_00_EFLX_IN_31_2_1,
  input TILE_00_EFLX_IN_31_3_0,
  input TILE_00_EFLX_IN_31_3_1,
  input TILE_00_EFLX_IN_31_4_0,
  input TILE_00_EFLX_IN_31_4_1,
  input TILE_00_EFLX_IN_31_5_0,
  input TILE_00_EFLX_IN_31_5_1,
  input TILE_00_EFLX_IN_31_6_0,
  input TILE_00_EFLX_IN_31_6_1,
  input TILE_00_EFLX_IN_31_7_0,
  input TILE_00_EFLX_IN_31_7_1,
  input TILE_00_EFLX_IN_31_8_0,
  input TILE_00_EFLX_IN_31_8_1,
  input TILE_00_EFLX_IN_31_9_0,
  input TILE_00_EFLX_IN_31_9_1,
  input TILE_00_EFLX_IN_31_10_0,
  input TILE_00_EFLX_IN_31_10_1,
  input TILE_00_EFLX_IN_31_11_0,
  input TILE_00_EFLX_IN_31_11_1,
  input TILE_00_EFLX_IN_31_12_0,
  input TILE_00_EFLX_IN_31_12_1,
  input TILE_00_EFLX_IN_31_13_0,
  input TILE_00_EFLX_IN_31_13_1,
  input TILE_00_EFLX_IN_31_14_0,
  input TILE_00_EFLX_IN_31_14_1,
  input TILE_00_EFLX_IN_31_15_0,
  input TILE_00_EFLX_IN_31_15_1,
  input TILE_00_EFLX_IN_31_16_0,
  input TILE_00_EFLX_IN_31_16_1,
  input TILE_00_EFLX_IN_31_17_0,
  input TILE_00_EFLX_IN_31_17_1,
  input TILE_00_EFLX_IN_31_18_0,
  input TILE_00_EFLX_IN_31_18_1,
  input TILE_00_EFLX_IN_31_19_0,
  input TILE_00_EFLX_IN_31_19_1,
  input TILE_00_EFLX_IN_31_20_0,
  input TILE_00_EFLX_IN_31_20_1,
  input TILE_00_EFLX_IN_31_21_0,
  input TILE_00_EFLX_IN_31_21_1,
  input TILE_00_EFLX_IN_31_22_0,
  input TILE_00_EFLX_IN_31_22_1,
  input TILE_00_EFLX_IN_31_23_0,
  input TILE_00_EFLX_IN_31_23_1,
  input TILE_00_EFLX_IN_31_24_0,
  input TILE_00_EFLX_IN_31_24_1,
  input TILE_00_EFLX_IN_31_25_0,
  input TILE_00_EFLX_IN_31_25_1,
  input TILE_00_EFLX_IN_31_26_0,
  input TILE_00_EFLX_IN_31_26_1,
  input TILE_00_EFLX_IN_31_27_0,
  input TILE_00_EFLX_IN_31_27_1,
  input TILE_00_EFLX_IN_31_28_0,
  input TILE_00_EFLX_IN_31_28_1,
  input TILE_00_EFLX_IN_31_29_0,
  input TILE_00_EFLX_IN_31_29_1,
  input TILE_00_EFLX_IN_31_30_0,
  input TILE_00_EFLX_IN_31_30_1,
  input TILE_00_EFLX_IN_31_31_0,
  input TILE_00_EFLX_IN_31_31_1,
  output TILE_00_EFLX_OUT_0_0_0,
  output TILE_00_EFLX_OUT_0_0_1,
  output TILE_00_EFLX_OUT_0_1_0,
  output TILE_00_EFLX_OUT_0_1_1,
  output TILE_00_EFLX_OUT_0_2_0,
  output TILE_00_EFLX_OUT_0_2_1,
  output TILE_00_EFLX_OUT_0_3_0,
  output TILE_00_EFLX_OUT_0_3_1,
  output TILE_00_EFLX_OUT_0_4_0,
  output TILE_00_EFLX_OUT_0_4_1,
  output TILE_00_EFLX_OUT_0_5_0,
  output TILE_00_EFLX_OUT_0_5_1,
  output TILE_00_EFLX_OUT_0_6_0,
  output TILE_00_EFLX_OUT_0_6_1,
  output TILE_00_EFLX_OUT_0_7_0,
  output TILE_00_EFLX_OUT_0_7_1,
  output TILE_00_EFLX_OUT_0_8_0,
  output TILE_00_EFLX_OUT_0_8_1,
  output TILE_00_EFLX_OUT_0_9_0,
  output TILE_00_EFLX_OUT_0_9_1,
  output TILE_00_EFLX_OUT_0_10_0,
  output TILE_00_EFLX_OUT_0_10_1,
  output TILE_00_EFLX_OUT_0_11_0,
  output TILE_00_EFLX_OUT_0_11_1,
  output TILE_00_EFLX_OUT_0_12_0,
  output TILE_00_EFLX_OUT_0_12_1,
  output TILE_00_EFLX_OUT_0_13_0,
  output TILE_00_EFLX_OUT_0_13_1,
  output TILE_00_EFLX_OUT_0_14_0,
  output TILE_00_EFLX_OUT_0_14_1,
  output TILE_00_EFLX_OUT_0_15_0,
  output TILE_00_EFLX_OUT_0_15_1,
  output TILE_00_EFLX_OUT_0_16_0,
  output TILE_00_EFLX_OUT_0_16_1,
  output TILE_00_EFLX_OUT_0_17_0,
  output TILE_00_EFLX_OUT_0_17_1,
  output TILE_00_EFLX_OUT_0_18_0,
  output TILE_00_EFLX_OUT_0_18_1,
  output TILE_00_EFLX_OUT_0_19_0,
  output TILE_00_EFLX_OUT_0_19_1,
  output TILE_00_EFLX_OUT_0_20_0,
  output TILE_00_EFLX_OUT_0_20_1,
  output TILE_00_EFLX_OUT_0_21_0,
  output TILE_00_EFLX_OUT_0_21_1,
  output TILE_00_EFLX_OUT_0_22_0,
  output TILE_00_EFLX_OUT_0_22_1,
  output TILE_00_EFLX_OUT_0_23_0,
  output TILE_00_EFLX_OUT_0_23_1,
  output TILE_00_EFLX_OUT_0_24_0,
  output TILE_00_EFLX_OUT_0_24_1,
  output TILE_00_EFLX_OUT_0_25_0,
  output TILE_00_EFLX_OUT_0_25_1,
  output TILE_00_EFLX_OUT_0_26_0,
  output TILE_00_EFLX_OUT_0_26_1,
  output TILE_00_EFLX_OUT_0_27_0,
  output TILE_00_EFLX_OUT_0_27_1,
  output TILE_00_EFLX_OUT_0_28_0,
  output TILE_00_EFLX_OUT_0_28_1,
  output TILE_00_EFLX_OUT_0_29_0,
  output TILE_00_EFLX_OUT_0_29_1,
  output TILE_00_EFLX_OUT_0_30_0,
  output TILE_00_EFLX_OUT_0_30_1,
  output TILE_00_EFLX_OUT_0_31_0,
  output TILE_00_EFLX_OUT_0_31_1,
  output TILE_00_EFLX_OUT_1_0_0,
  output TILE_00_EFLX_OUT_1_0_1,
  output TILE_00_EFLX_OUT_1_1_0,
  output TILE_00_EFLX_OUT_1_1_1,
  output TILE_00_EFLX_OUT_1_30_0,
  output TILE_00_EFLX_OUT_1_30_1,
  output TILE_00_EFLX_OUT_1_31_0,
  output TILE_00_EFLX_OUT_1_31_1,
  output TILE_00_EFLX_OUT_2_0_0,
  output TILE_00_EFLX_OUT_2_0_1,
  output TILE_00_EFLX_OUT_2_1_0,
  output TILE_00_EFLX_OUT_2_1_1,
  output TILE_00_EFLX_OUT_2_30_0,
  output TILE_00_EFLX_OUT_2_30_1,
  output TILE_00_EFLX_OUT_2_31_0,
  output TILE_00_EFLX_OUT_2_31_1,
  output TILE_00_EFLX_OUT_3_0_0,
  output TILE_00_EFLX_OUT_3_0_1,
  output TILE_00_EFLX_OUT_3_1_0,
  output TILE_00_EFLX_OUT_3_1_1,
  output TILE_00_EFLX_OUT_3_30_0,
  output TILE_00_EFLX_OUT_3_30_1,
  output TILE_00_EFLX_OUT_3_31_0,
  output TILE_00_EFLX_OUT_3_31_1,
  output TILE_00_EFLX_OUT_4_0_0,
  output TILE_00_EFLX_OUT_4_0_1,
  output TILE_00_EFLX_OUT_4_1_0,
  output TILE_00_EFLX_OUT_4_1_1,
  output TILE_00_EFLX_OUT_4_30_0,
  output TILE_00_EFLX_OUT_4_30_1,
  output TILE_00_EFLX_OUT_4_31_0,
  output TILE_00_EFLX_OUT_4_31_1,
  output TILE_00_EFLX_OUT_5_0_0,
  output TILE_00_EFLX_OUT_5_0_1,
  output TILE_00_EFLX_OUT_5_1_0,
  output TILE_00_EFLX_OUT_5_1_1,
  output TILE_00_EFLX_OUT_5_30_0,
  output TILE_00_EFLX_OUT_5_30_1,
  output TILE_00_EFLX_OUT_5_31_0,
  output TILE_00_EFLX_OUT_5_31_1,
  output TILE_00_EFLX_OUT_6_0_0,
  output TILE_00_EFLX_OUT_6_0_1,
  output TILE_00_EFLX_OUT_6_1_0,
  output TILE_00_EFLX_OUT_6_1_1,
  output TILE_00_EFLX_OUT_6_30_0,
  output TILE_00_EFLX_OUT_6_30_1,
  output TILE_00_EFLX_OUT_6_31_0,
  output TILE_00_EFLX_OUT_6_31_1,
  output TILE_00_EFLX_OUT_7_0_0,
  output TILE_00_EFLX_OUT_7_0_1,
  output TILE_00_EFLX_OUT_7_1_0,
  output TILE_00_EFLX_OUT_7_1_1,
  output TILE_00_EFLX_OUT_7_30_0,
  output TILE_00_EFLX_OUT_7_30_1,
  output TILE_00_EFLX_OUT_7_31_0,
  output TILE_00_EFLX_OUT_7_31_1,
  output TILE_00_EFLX_OUT_8_0_0,
  output TILE_00_EFLX_OUT_8_0_1,
  output TILE_00_EFLX_OUT_8_1_0,
  output TILE_00_EFLX_OUT_8_1_1,
  output TILE_00_EFLX_OUT_8_30_0,
  output TILE_00_EFLX_OUT_8_30_1,
  output TILE_00_EFLX_OUT_8_31_0,
  output TILE_00_EFLX_OUT_8_31_1,
  output TILE_00_EFLX_OUT_9_0_0,
  output TILE_00_EFLX_OUT_9_0_1,
  output TILE_00_EFLX_OUT_9_1_0,
  output TILE_00_EFLX_OUT_9_1_1,
  output TILE_00_EFLX_OUT_9_30_0,
  output TILE_00_EFLX_OUT_9_30_1,
  output TILE_00_EFLX_OUT_9_31_0,
  output TILE_00_EFLX_OUT_9_31_1,
  output TILE_00_EFLX_OUT_10_0_0,
  output TILE_00_EFLX_OUT_10_0_1,
  output TILE_00_EFLX_OUT_10_1_0,
  output TILE_00_EFLX_OUT_10_1_1,
  output TILE_00_EFLX_OUT_10_30_0,
  output TILE_00_EFLX_OUT_10_30_1,
  output TILE_00_EFLX_OUT_10_31_0,
  output TILE_00_EFLX_OUT_10_31_1,
  output TILE_00_EFLX_OUT_11_0_0,
  output TILE_00_EFLX_OUT_11_0_1,
  output TILE_00_EFLX_OUT_11_1_0,
  output TILE_00_EFLX_OUT_11_1_1,
  output TILE_00_EFLX_OUT_11_30_0,
  output TILE_00_EFLX_OUT_11_30_1,
  output TILE_00_EFLX_OUT_11_31_0,
  output TILE_00_EFLX_OUT_11_31_1,
  output TILE_00_EFLX_OUT_12_0_0,
  output TILE_00_EFLX_OUT_12_0_1,
  output TILE_00_EFLX_OUT_12_1_0,
  output TILE_00_EFLX_OUT_12_1_1,
  output TILE_00_EFLX_OUT_12_30_0,
  output TILE_00_EFLX_OUT_12_30_1,
  output TILE_00_EFLX_OUT_12_31_0,
  output TILE_00_EFLX_OUT_12_31_1,
  output TILE_00_EFLX_OUT_13_0_0,
  output TILE_00_EFLX_OUT_13_0_1,
  output TILE_00_EFLX_OUT_13_1_0,
  output TILE_00_EFLX_OUT_13_1_1,
  output TILE_00_EFLX_OUT_13_30_0,
  output TILE_00_EFLX_OUT_13_30_1,
  output TILE_00_EFLX_OUT_13_31_0,
  output TILE_00_EFLX_OUT_13_31_1,
  output TILE_00_EFLX_OUT_14_0_0,
  output TILE_00_EFLX_OUT_14_0_1,
  output TILE_00_EFLX_OUT_14_1_0,
  output TILE_00_EFLX_OUT_14_1_1,
  output TILE_00_EFLX_OUT_14_30_0,
  output TILE_00_EFLX_OUT_14_30_1,
  output TILE_00_EFLX_OUT_14_31_0,
  output TILE_00_EFLX_OUT_14_31_1,
  output TILE_00_EFLX_OUT_15_0_0,
  output TILE_00_EFLX_OUT_15_0_1,
  output TILE_00_EFLX_OUT_15_1_0,
  output TILE_00_EFLX_OUT_15_1_1,
  output TILE_00_EFLX_OUT_15_30_0,
  output TILE_00_EFLX_OUT_15_30_1,
  output TILE_00_EFLX_OUT_15_31_0,
  output TILE_00_EFLX_OUT_15_31_1,
  output TILE_00_EFLX_OUT_16_0_0,
  output TILE_00_EFLX_OUT_16_0_1,
  output TILE_00_EFLX_OUT_16_1_0,
  output TILE_00_EFLX_OUT_16_1_1,
  output TILE_00_EFLX_OUT_16_30_0,
  output TILE_00_EFLX_OUT_16_30_1,
  output TILE_00_EFLX_OUT_16_31_0,
  output TILE_00_EFLX_OUT_16_31_1,
  output TILE_00_EFLX_OUT_17_0_0,
  output TILE_00_EFLX_OUT_17_0_1,
  output TILE_00_EFLX_OUT_17_1_0,
  output TILE_00_EFLX_OUT_17_1_1,
  output TILE_00_EFLX_OUT_17_30_0,
  output TILE_00_EFLX_OUT_17_30_1,
  output TILE_00_EFLX_OUT_17_31_0,
  output TILE_00_EFLX_OUT_17_31_1,
  output TILE_00_EFLX_OUT_18_0_0,
  output TILE_00_EFLX_OUT_18_0_1,
  output TILE_00_EFLX_OUT_18_1_0,
  output TILE_00_EFLX_OUT_18_1_1,
  output TILE_00_EFLX_OUT_18_30_0,
  output TILE_00_EFLX_OUT_18_30_1,
  output TILE_00_EFLX_OUT_18_31_0,
  output TILE_00_EFLX_OUT_18_31_1,
  output TILE_00_EFLX_OUT_19_0_0,
  output TILE_00_EFLX_OUT_19_0_1,
  output TILE_00_EFLX_OUT_19_1_0,
  output TILE_00_EFLX_OUT_19_1_1,
  output TILE_00_EFLX_OUT_19_30_0,
  output TILE_00_EFLX_OUT_19_30_1,
  output TILE_00_EFLX_OUT_19_31_0,
  output TILE_00_EFLX_OUT_19_31_1,
  output TILE_00_EFLX_OUT_20_0_0,
  output TILE_00_EFLX_OUT_20_0_1,
  output TILE_00_EFLX_OUT_20_1_0,
  output TILE_00_EFLX_OUT_20_1_1,
  output TILE_00_EFLX_OUT_20_30_0,
  output TILE_00_EFLX_OUT_20_30_1,
  output TILE_00_EFLX_OUT_20_31_0,
  output TILE_00_EFLX_OUT_20_31_1,
  output TILE_00_EFLX_OUT_21_0_0,
  output TILE_00_EFLX_OUT_21_0_1,
  output TILE_00_EFLX_OUT_21_1_0,
  output TILE_00_EFLX_OUT_21_1_1,
  output TILE_00_EFLX_OUT_21_30_0,
  output TILE_00_EFLX_OUT_21_30_1,
  output TILE_00_EFLX_OUT_21_31_0,
  output TILE_00_EFLX_OUT_21_31_1,
  output TILE_00_EFLX_OUT_22_0_0,
  output TILE_00_EFLX_OUT_22_0_1,
  output TILE_00_EFLX_OUT_22_1_0,
  output TILE_00_EFLX_OUT_22_1_1,
  output TILE_00_EFLX_OUT_22_30_0,
  output TILE_00_EFLX_OUT_22_30_1,
  output TILE_00_EFLX_OUT_22_31_0,
  output TILE_00_EFLX_OUT_22_31_1,
  output TILE_00_EFLX_OUT_23_0_0,
  output TILE_00_EFLX_OUT_23_0_1,
  output TILE_00_EFLX_OUT_23_1_0,
  output TILE_00_EFLX_OUT_23_1_1,
  output TILE_00_EFLX_OUT_23_30_0,
  output TILE_00_EFLX_OUT_23_30_1,
  output TILE_00_EFLX_OUT_23_31_0,
  output TILE_00_EFLX_OUT_23_31_1,
  output TILE_00_EFLX_OUT_24_0_0,
  output TILE_00_EFLX_OUT_24_0_1,
  output TILE_00_EFLX_OUT_24_1_0,
  output TILE_00_EFLX_OUT_24_1_1,
  output TILE_00_EFLX_OUT_24_30_0,
  output TILE_00_EFLX_OUT_24_30_1,
  output TILE_00_EFLX_OUT_24_31_0,
  output TILE_00_EFLX_OUT_24_31_1,
  output TILE_00_EFLX_OUT_25_0_0,
  output TILE_00_EFLX_OUT_25_0_1,
  output TILE_00_EFLX_OUT_25_1_0,
  output TILE_00_EFLX_OUT_25_1_1,
  output TILE_00_EFLX_OUT_25_30_0,
  output TILE_00_EFLX_OUT_25_30_1,
  output TILE_00_EFLX_OUT_25_31_0,
  output TILE_00_EFLX_OUT_25_31_1,
  output TILE_00_EFLX_OUT_26_0_0,
  output TILE_00_EFLX_OUT_26_0_1,
  output TILE_00_EFLX_OUT_26_1_0,
  output TILE_00_EFLX_OUT_26_1_1,
  output TILE_00_EFLX_OUT_26_30_0,
  output TILE_00_EFLX_OUT_26_30_1,
  output TILE_00_EFLX_OUT_26_31_0,
  output TILE_00_EFLX_OUT_26_31_1,
  output TILE_00_EFLX_OUT_27_0_0,
  output TILE_00_EFLX_OUT_27_0_1,
  output TILE_00_EFLX_OUT_27_1_0,
  output TILE_00_EFLX_OUT_27_1_1,
  output TILE_00_EFLX_OUT_27_30_0,
  output TILE_00_EFLX_OUT_27_30_1,
  output TILE_00_EFLX_OUT_27_31_0,
  output TILE_00_EFLX_OUT_27_31_1,
  output TILE_00_EFLX_OUT_28_0_0,
  output TILE_00_EFLX_OUT_28_0_1,
  output TILE_00_EFLX_OUT_28_1_0,
  output TILE_00_EFLX_OUT_28_1_1,
  output TILE_00_EFLX_OUT_28_30_0,
  output TILE_00_EFLX_OUT_28_30_1,
  output TILE_00_EFLX_OUT_28_31_0,
  output TILE_00_EFLX_OUT_28_31_1,
  output TILE_00_EFLX_OUT_29_0_0,
  output TILE_00_EFLX_OUT_29_0_1,
  output TILE_00_EFLX_OUT_29_1_0,
  output TILE_00_EFLX_OUT_29_1_1,
  output TILE_00_EFLX_OUT_29_30_0,
  output TILE_00_EFLX_OUT_29_30_1,
  output TILE_00_EFLX_OUT_29_31_0,
  output TILE_00_EFLX_OUT_29_31_1,
  output TILE_00_EFLX_OUT_30_0_0,
  output TILE_00_EFLX_OUT_30_0_1,
  output TILE_00_EFLX_OUT_30_1_0,
  output TILE_00_EFLX_OUT_30_1_1,
  output TILE_00_EFLX_OUT_30_30_0,
  output TILE_00_EFLX_OUT_30_30_1,
  output TILE_00_EFLX_OUT_30_31_0,
  output TILE_00_EFLX_OUT_30_31_1,
  output TILE_00_EFLX_OUT_31_0_0,
  output TILE_00_EFLX_OUT_31_0_1,
  output TILE_00_EFLX_OUT_31_1_0,
  output TILE_00_EFLX_OUT_31_1_1,
  output TILE_00_EFLX_OUT_31_2_0,
  output TILE_00_EFLX_OUT_31_2_1,
  output TILE_00_EFLX_OUT_31_3_0,
  output TILE_00_EFLX_OUT_31_3_1,
  output TILE_00_EFLX_OUT_31_4_0,
  output TILE_00_EFLX_OUT_31_4_1,
  output TILE_00_EFLX_OUT_31_5_0,
  output TILE_00_EFLX_OUT_31_5_1,
  output TILE_00_EFLX_OUT_31_6_0,
  output TILE_00_EFLX_OUT_31_6_1,
  output TILE_00_EFLX_OUT_31_7_0,
  output TILE_00_EFLX_OUT_31_7_1,
  output TILE_00_EFLX_OUT_31_8_0,
  output TILE_00_EFLX_OUT_31_8_1,
  output TILE_00_EFLX_OUT_31_9_0,
  output TILE_00_EFLX_OUT_31_9_1,
  output TILE_00_EFLX_OUT_31_10_0,
  output TILE_00_EFLX_OUT_31_10_1,
  output TILE_00_EFLX_OUT_31_11_0,
  output TILE_00_EFLX_OUT_31_11_1,
  output TILE_00_EFLX_OUT_31_12_0,
  output TILE_00_EFLX_OUT_31_12_1,
  output TILE_00_EFLX_OUT_31_13_0,
  output TILE_00_EFLX_OUT_31_13_1,
  output TILE_00_EFLX_OUT_31_14_0,
  output TILE_00_EFLX_OUT_31_14_1,
  output TILE_00_EFLX_OUT_31_15_0,
  output TILE_00_EFLX_OUT_31_15_1,
  output TILE_00_EFLX_OUT_31_16_0,
  output TILE_00_EFLX_OUT_31_16_1,
  output TILE_00_EFLX_OUT_31_17_0,
  output TILE_00_EFLX_OUT_31_17_1,
  output TILE_00_EFLX_OUT_31_18_0,
  output TILE_00_EFLX_OUT_31_18_1,
  output TILE_00_EFLX_OUT_31_19_0,
  output TILE_00_EFLX_OUT_31_19_1,
  output TILE_00_EFLX_OUT_31_20_0,
  output TILE_00_EFLX_OUT_31_20_1,
  output TILE_00_EFLX_OUT_31_21_0,
  output TILE_00_EFLX_OUT_31_21_1,
  output TILE_00_EFLX_OUT_31_22_0,
  output TILE_00_EFLX_OUT_31_22_1,
  output TILE_00_EFLX_OUT_31_23_0,
  output TILE_00_EFLX_OUT_31_23_1,
  output TILE_00_EFLX_OUT_31_24_0,
  output TILE_00_EFLX_OUT_31_24_1,
  output TILE_00_EFLX_OUT_31_25_0,
  output TILE_00_EFLX_OUT_31_25_1,
  output TILE_00_EFLX_OUT_31_26_0,
  output TILE_00_EFLX_OUT_31_26_1,
  output TILE_00_EFLX_OUT_31_27_0,
  output TILE_00_EFLX_OUT_31_27_1,
  output TILE_00_EFLX_OUT_31_28_0,
  output TILE_00_EFLX_OUT_31_28_1,
  output TILE_00_EFLX_OUT_31_29_0,
  output TILE_00_EFLX_OUT_31_29_1,
  output TILE_00_EFLX_OUT_31_30_0,
  output TILE_00_EFLX_OUT_31_30_1,
  output TILE_00_EFLX_OUT_31_31_0,
  output TILE_00_EFLX_OUT_31_31_1,
  input CHIP_RST
)
;
  wire clk ;
  wire LED ;
  wire LED_en ;
  wire clk_en ;
  wire pmod_s ;
  wire pmod_s_en ;
  wire rclk ;
  wire rclk_en ;
  wire serial_data ;
  wire serial_data_en ;
  wire srclr ;
  wire srclr_en ;
wire EFLX_CHIP_RST = CHIP_RST;
wire GND_NET ;
assign GND_NET = 1'b0 ;
wire VCC_NET ;
assign VCC_NET = 1'b1 ;
assign clk = TILE_00_CLK_IN_W0;
assign TILE_00_EFLX_OUT_0_25_0 = clk_en;
assign TILE_00_EFLX_OUT_31_6_0 = LED;
assign TILE_00_EFLX_OUT_31_6_1 = LED_en;
assign TILE_00_EFLX_OUT_31_9_0 = srclr;
assign TILE_00_EFLX_OUT_31_9_1 = srclr_en;
assign TILE_00_EFLX_OUT_31_23_0 = pmod_s;
assign TILE_00_EFLX_OUT_31_23_1 = pmod_s_en;
assign TILE_00_EFLX_OUT_31_25_0 = rclk;
assign TILE_00_EFLX_OUT_31_25_1 = rclk_en;
assign TILE_00_EFLX_OUT_31_27_0 = serial_data;
assign TILE_00_EFLX_OUT_31_27_1 = serial_data_en;
  RBBIO TILE_00_RBB_0_25 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(1'b0),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({UNCON_RBB_0_EFLX_OUT_1, clk_en}),
    .O0(1'b1),
    .O1(1'b0),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_0_25.CE_SEL_I=1'h0;
defparam TILE_00_RBB_0_25.CE_SEL_O=1'h0;
defparam TILE_00_RBB_0_25.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_0_25.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_0_25.FF_SEL_O0=1'h0;
defparam TILE_00_RBB_0_25.FF_SEL_O1=1'h1;
defparam TILE_00_RBB_0_25.I0pol=1'h0;
defparam TILE_00_RBB_0_25.I1pol=1'h0;
defparam TILE_00_RBB_0_25.IasyncSRen=1'h1;
defparam TILE_00_RBB_0_25.IsyncSRen=1'h0;
defparam TILE_00_RBB_0_25.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_0_25.O0pol=1'h0;
defparam TILE_00_RBB_0_25.O1pol=1'h0;
defparam TILE_00_RBB_0_25.OasyncSRen=1'h1;
defparam TILE_00_RBB_0_25.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_31_6 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(1'b0),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({LED_en, LED}),
    .O0(1'b1),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_6.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_6.CE_SEL_O=1'h0;
defparam TILE_00_RBB_31_6.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_6.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_6.FF_SEL_O0=1'h0;
defparam TILE_00_RBB_31_6.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_6.I0pol=1'h0;
defparam TILE_00_RBB_31_6.I1pol=1'h0;
defparam TILE_00_RBB_31_6.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_6.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_6.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_31_6.O0pol=1'h0;
defparam TILE_00_RBB_31_6.O1pol=1'h0;
defparam TILE_00_RBB_31_6.OasyncSRen=1'h1;
defparam TILE_00_RBB_31_6.OsyncSRen=1'h0;
  RBB6M TILE_00_RBB_19_24 (
    .A(\_$$_$auto$alumacc.cc:485:replace_alu$1372.Y[0] ),
    .A1(\counter_16bit[0] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(\_$$_$abc$3602$auto$opt_dff.cc:219:make_patterns_logic$1358 ),
    .B1(\counter_16bit[1] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .BQ(\counter_16bit[1] ),
    .C1(\counter_16bit[2] ),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk),
    .CQ(\counter_16bit[2] ),
    .D1(\counter_16bit[3] ),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DQ(\counter_16bit[3] ),
    .SFTin(1'b0),
    .SRin(1'b0),
    .WEin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_19_24.A6_TIE=1'h0;
defparam TILE_00_RBB_19_24.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_19_24.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_19_24.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_19_24.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_19_24.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_19_24.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_19_24.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_19_24.AQ1_SEL_D=5'b01000;
defparam TILE_00_RBB_19_24.AQpol=1'h1;
defparam TILE_00_RBB_19_24.AQsyncSRen=1'h0;
defparam TILE_00_RBB_19_24.B6_TIE=1'h0;
defparam TILE_00_RBB_19_24.BC=256'h5555555555555555aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa;
defparam TILE_00_RBB_19_24.BQpol=1'h1;
defparam TILE_00_RBB_19_24.BQsyncSRen=1'h0;
defparam TILE_00_RBB_19_24.C6_TIE=1'h0;
defparam TILE_00_RBB_19_24.CE_TIE=1'h1;
defparam TILE_00_RBB_19_24.CIN_SEL=2'b00;
defparam TILE_00_RBB_19_24.CQpol=1'h1;
defparam TILE_00_RBB_19_24.CQsyncSRen=1'h0;
defparam TILE_00_RBB_19_24.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_19_24.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_19_24.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_19_24.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_19_24.D6_TIE=1'h0;
defparam TILE_00_RBB_19_24.DQpol=1'h1;
defparam TILE_00_RBB_19_24.DQsyncSRen=1'h0;
defparam TILE_00_RBB_19_24.LH_ON=1'h0;
defparam TILE_00_RBB_19_24.LUT_IPT_SEL=5'b00000;
defparam TILE_00_RBB_19_24.LUT_ON_A=1'h1;
defparam TILE_00_RBB_19_24.LUT_ON_B=1'h1;
defparam TILE_00_RBB_19_24.LUT_ON_C=1'h1;
defparam TILE_00_RBB_19_24.LUT_ON_D=1'h1;
defparam TILE_00_RBB_19_24.MUX_A5=4'b0001;
defparam TILE_00_RBB_19_24.MUX_A6=4'b0001;
defparam TILE_00_RBB_19_24.MUX_AI=6'b110000;
defparam TILE_00_RBB_19_24.MUX_B5=4'b0010;
defparam TILE_00_RBB_19_24.MUX_B6=4'b0010;
defparam TILE_00_RBB_19_24.MUX_BI=6'b010000;
defparam TILE_00_RBB_19_24.MUX_C5=4'b0100;
defparam TILE_00_RBB_19_24.MUX_C6=4'b0100;
defparam TILE_00_RBB_19_24.MUX_CE=6'b000001;
defparam TILE_00_RBB_19_24.MUX_CI=6'b010000;
defparam TILE_00_RBB_19_24.MUX_D5=4'b1000;
defparam TILE_00_RBB_19_24.MUX_D6=4'b1000;
defparam TILE_00_RBB_19_24.MUX_DI=6'b010000;
defparam TILE_00_RBB_19_24.MUX_SR=6'b000010;
defparam TILE_00_RBB_19_24.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_19_24.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_19_24.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_19_24.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_19_24.OAQpol=1'h1;
defparam TILE_00_RBB_19_24.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_19_24.OBQpol=1'h1;
defparam TILE_00_RBB_19_24.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_19_24.OCQpol=1'h1;
defparam TILE_00_RBB_19_24.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_19_24.ODQpol=1'h1;
defparam TILE_00_RBB_19_24.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_19_24.OQasyncSRen=1'h1;
defparam TILE_00_RBB_19_24.QasyncSRen=1'h0;
defparam TILE_00_RBB_19_24.RAM_MODE=2'b00;
defparam TILE_00_RBB_19_24.WE_SEL=3'b000;
defparam TILE_00_RBB_19_24.WE_TIE=1'h0;
defparam TILE_00_RBB_19_24.WEpol=1'h1;
defparam TILE_00_RBB_19_24.XOR_A=5'b00000;
defparam TILE_00_RBB_19_24.XOR_B=5'b00000;
defparam TILE_00_RBB_19_24.XOR_C=5'b00000;
defparam TILE_00_RBB_19_24.XOR_D=5'b00000;
  RBB6L TILE_00_RBB_19_26 (
    .A(\_$$_$techmap3618$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1354.A[1] ),
    .A1(\_$$_$techmap3617$abc$3602$lut$aiger3601$131.A[4] ),
    .A2(\_$$_$techmap3617$abc$3602$lut$aiger3601$131.A[5] ),
    .A3(\counter[8] ),
    .A4(\counter[9] ),
    .A5(\counter[10] ),
    .A6(\counter[11] ),
    .B(\_$$_$abc$3602$auto$opt_dff.cc:219:make_patterns_logic$1354 ),
    .B1(_$w$_pmod_s),
    .B2(\_$$_$techmap3618$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1354.A[1] ),
    .B3(\_$$_$techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[2] ),
    .B4(\_$$_$techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[3] ),
    .B5(1'b0),
    .B6(\_$$_$abc$3602$auto$opt_dff.cc:219:make_patterns_logic$1358 ),
    .BMUX(\_$$_$abc$3602$auto$opt_dff.cc:219:make_patterns_logic$1358 ),
    .C(\_$$_$techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[2] ),
    .C1(\_$$_$techmap3611$abc$3602$lut$aiger3601$80.A[4] ),
    .C2(1'b0),
    .C3(\counter[8] ),
    .C4(\counter[9] ),
    .C5(\counter[10] ),
    .C6(\counter[11] ),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk),
    .D(\_$$_$techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[3] ),
    .D1(\counter[15] ),
    .D2(\counter[14] ),
    .D3(\counter[13] ),
    .D4(\counter[12] ),
    .D5(\_$$_$techmap3609$abc$3602$lut$aiger3601$73.A[4] ),
    .D6(\_$$_$auto$alumacc.cc:485:replace_alu$1372.Y[0] ),
    .DQ(\counter_16bit[0] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_19_26.A6_TIE=1'h1;
defparam TILE_00_RBB_19_26.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_19_26.AMX_SEL_B=5'b00100;
defparam TILE_00_RBB_19_26.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_19_26.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_19_26.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_19_26.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_19_26.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_19_26.AQ1_SEL_D=5'b00001;
defparam TILE_00_RBB_19_26.AQpol=1'h1;
defparam TILE_00_RBB_19_26.AQsyncSRen=1'h0;
defparam TILE_00_RBB_19_26.B6_TIE=1'h0;
defparam TILE_00_RBB_19_26.BC=256'h0000000080000000ec00ec00a000a0000000000a000000000100000001000000;
defparam TILE_00_RBB_19_26.BQpol=1'h1;
defparam TILE_00_RBB_19_26.BQsyncSRen=1'h0;
defparam TILE_00_RBB_19_26.C6_TIE=1'h1;
defparam TILE_00_RBB_19_26.CE_TIE=1'h1;
defparam TILE_00_RBB_19_26.CIN_SEL=2'b00;
defparam TILE_00_RBB_19_26.CQpol=1'h1;
defparam TILE_00_RBB_19_26.CQsyncSRen=1'h0;
defparam TILE_00_RBB_19_26.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_19_26.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_19_26.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_19_26.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_19_26.D6_TIE=1'h0;
defparam TILE_00_RBB_19_26.DQpol=1'h1;
defparam TILE_00_RBB_19_26.DQsyncSRen=1'h0;
defparam TILE_00_RBB_19_26.LH_ON=1'h0;
defparam TILE_00_RBB_19_26.MUX_A5=4'b0001;
defparam TILE_00_RBB_19_26.MUX_A6=4'b0001;
defparam TILE_00_RBB_19_26.MUX_AI=6'b110000;
defparam TILE_00_RBB_19_26.MUX_B5=4'b0010;
defparam TILE_00_RBB_19_26.MUX_B6=4'b0010;
defparam TILE_00_RBB_19_26.MUX_BI=6'b110000;
defparam TILE_00_RBB_19_26.MUX_C5=4'b0100;
defparam TILE_00_RBB_19_26.MUX_C6=4'b0100;
defparam TILE_00_RBB_19_26.MUX_CE=6'b000010;
defparam TILE_00_RBB_19_26.MUX_CI=6'b110000;
defparam TILE_00_RBB_19_26.MUX_D5=4'b1000;
defparam TILE_00_RBB_19_26.MUX_D6=4'b1000;
defparam TILE_00_RBB_19_26.MUX_DI=6'b101000;
defparam TILE_00_RBB_19_26.MUX_SR=6'b000000;
defparam TILE_00_RBB_19_26.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_19_26.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_19_26.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_19_26.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_19_26.OAQpol=1'h1;
defparam TILE_00_RBB_19_26.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_19_26.OBQpol=1'h1;
defparam TILE_00_RBB_19_26.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_19_26.OCQpol=1'h1;
defparam TILE_00_RBB_19_26.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_19_26.ODQpol=1'h1;
defparam TILE_00_RBB_19_26.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_19_26.OQasyncSRen=1'h1;
defparam TILE_00_RBB_19_26.QasyncSRen=1'h0;
  RBB6L TILE_00_RBB_28_26 (
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .B1(1'b0),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .C1(1'b0),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(1'b0),
    .D(\_$$_$abc$3602$auto$rtlil.cc:2661:AndGate$2590 ),
    .D1(\_$$_$techmap3618$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1354.A[1] ),
    .D2(\_$$_$techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[3] ),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_28_26.A6_TIE=1'h0;
defparam TILE_00_RBB_28_26.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_28_26.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_28_26.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_28_26.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_28_26.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_28_26.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_28_26.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_28_26.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_28_26.AQpol=1'h1;
defparam TILE_00_RBB_28_26.AQsyncSRen=1'h0;
defparam TILE_00_RBB_28_26.B6_TIE=1'h0;
defparam TILE_00_RBB_28_26.BC=256'h0000000000000000000000000000000000000000000000008888888888888888;
defparam TILE_00_RBB_28_26.BQpol=1'h1;
defparam TILE_00_RBB_28_26.BQsyncSRen=1'h0;
defparam TILE_00_RBB_28_26.C6_TIE=1'h0;
defparam TILE_00_RBB_28_26.CE_TIE=1'h1;
defparam TILE_00_RBB_28_26.CIN_SEL=2'b00;
defparam TILE_00_RBB_28_26.CQpol=1'h1;
defparam TILE_00_RBB_28_26.CQsyncSRen=1'h0;
defparam TILE_00_RBB_28_26.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_28_26.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_28_26.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_28_26.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_28_26.D6_TIE=1'h0;
defparam TILE_00_RBB_28_26.DQpol=1'h1;
defparam TILE_00_RBB_28_26.DQsyncSRen=1'h0;
defparam TILE_00_RBB_28_26.LH_ON=1'h0;
defparam TILE_00_RBB_28_26.MUX_A5=4'b0001;
defparam TILE_00_RBB_28_26.MUX_A6=4'b0001;
defparam TILE_00_RBB_28_26.MUX_AI=6'b110000;
defparam TILE_00_RBB_28_26.MUX_B5=4'b0010;
defparam TILE_00_RBB_28_26.MUX_B6=4'b0010;
defparam TILE_00_RBB_28_26.MUX_BI=6'b110000;
defparam TILE_00_RBB_28_26.MUX_C5=4'b0100;
defparam TILE_00_RBB_28_26.MUX_C6=4'b0100;
defparam TILE_00_RBB_28_26.MUX_CE=6'b000001;
defparam TILE_00_RBB_28_26.MUX_CI=6'b110000;
defparam TILE_00_RBB_28_26.MUX_D5=4'b1000;
defparam TILE_00_RBB_28_26.MUX_D6=4'b1000;
defparam TILE_00_RBB_28_26.MUX_DI=6'b110000;
defparam TILE_00_RBB_28_26.MUX_SR=6'b000001;
defparam TILE_00_RBB_28_26.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_28_26.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_28_26.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_28_26.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_28_26.OAQpol=1'h1;
defparam TILE_00_RBB_28_26.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_28_26.OBQpol=1'h1;
defparam TILE_00_RBB_28_26.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_28_26.OCQpol=1'h1;
defparam TILE_00_RBB_28_26.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_28_26.ODQpol=1'h1;
defparam TILE_00_RBB_28_26.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_28_26.OQasyncSRen=1'h1;
defparam TILE_00_RBB_28_26.QasyncSRen=1'h1;
  RBB6M TILE_00_RBB_22_24 (
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .B(_$$_$abc$3602$procmux$1272_Y),
    .B1(\digit_select[1] ),
    .B2(\digit_select[0] ),
    .B3(\counter_16bit[0] ),
    .B4(\counter_16bit[1] ),
    .B5(\counter_16bit[3] ),
    .B6(\counter_16bit[2] ),
    .C(\_$$_$techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[1] ),
    .C1(1'b0),
    .C2(1'b0),
    .C3(\counter_16bit[0] ),
    .C4(\counter_16bit[1] ),
    .C5(\counter_16bit[3] ),
    .C6(\counter_16bit[2] ),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk),
    .D1(\_$$_$techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[3] ),
    .D2(\digit_select[0] ),
    .D3(\_$$_$techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[2] ),
    .D4(\_$$_$techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[1] ),
    .D5(_$w$_pmod_s),
    .D6(1'b0),
    .DQ(\digit_select[0] ),
    .SFTin(1'b0),
    .SRin(1'b0),
    .WEin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_22_24.A6_TIE=1'h0;
defparam TILE_00_RBB_22_24.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_22_24.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_22_24.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_22_24.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_22_24.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_22_24.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_22_24.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_22_24.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_22_24.AQpol=1'h1;
defparam TILE_00_RBB_22_24.AQsyncSRen=1'h0;
defparam TILE_00_RBB_22_24.B6_TIE=1'h1;
defparam TILE_00_RBB_22_24.BC=256'h00000000000000006fd67dbe21707dbe000000000000000f6ccccccc6ccccccc;
defparam TILE_00_RBB_22_24.BQpol=1'h1;
defparam TILE_00_RBB_22_24.BQsyncSRen=1'h0;
defparam TILE_00_RBB_22_24.C6_TIE=1'h1;
defparam TILE_00_RBB_22_24.CE_TIE=1'h0;
defparam TILE_00_RBB_22_24.CIN_SEL=2'b00;
defparam TILE_00_RBB_22_24.CQpol=1'h1;
defparam TILE_00_RBB_22_24.CQsyncSRen=1'h0;
defparam TILE_00_RBB_22_24.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_22_24.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_22_24.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_22_24.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_22_24.D6_TIE=1'h0;
defparam TILE_00_RBB_22_24.DQpol=1'h1;
defparam TILE_00_RBB_22_24.DQsyncSRen=1'h0;
defparam TILE_00_RBB_22_24.LH_ON=1'h0;
defparam TILE_00_RBB_22_24.LUT_IPT_SEL=5'b00000;
defparam TILE_00_RBB_22_24.LUT_ON_A=1'h1;
defparam TILE_00_RBB_22_24.LUT_ON_B=1'h1;
defparam TILE_00_RBB_22_24.LUT_ON_C=1'h1;
defparam TILE_00_RBB_22_24.LUT_ON_D=1'h1;
defparam TILE_00_RBB_22_24.MUX_A5=4'b0001;
defparam TILE_00_RBB_22_24.MUX_A6=4'b0001;
defparam TILE_00_RBB_22_24.MUX_AI=6'b110000;
defparam TILE_00_RBB_22_24.MUX_B5=4'b0010;
defparam TILE_00_RBB_22_24.MUX_B6=4'b0010;
defparam TILE_00_RBB_22_24.MUX_BI=6'b110000;
defparam TILE_00_RBB_22_24.MUX_C5=4'b0100;
defparam TILE_00_RBB_22_24.MUX_C6=4'b0100;
defparam TILE_00_RBB_22_24.MUX_CE=6'b010001;
defparam TILE_00_RBB_22_24.MUX_CI=6'b110000;
defparam TILE_00_RBB_22_24.MUX_D5=4'b1000;
defparam TILE_00_RBB_22_24.MUX_D6=4'b1000;
defparam TILE_00_RBB_22_24.MUX_DI=6'b110000;
defparam TILE_00_RBB_22_24.MUX_SR=6'b000001;
defparam TILE_00_RBB_22_24.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_22_24.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_22_24.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_22_24.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_22_24.OAQpol=1'h1;
defparam TILE_00_RBB_22_24.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_22_24.OBQpol=1'h1;
defparam TILE_00_RBB_22_24.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_22_24.OCQpol=1'h1;
defparam TILE_00_RBB_22_24.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_22_24.ODQpol=1'h1;
defparam TILE_00_RBB_22_24.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_22_24.OQasyncSRen=1'h1;
defparam TILE_00_RBB_22_24.QasyncSRen=1'h0;
defparam TILE_00_RBB_22_24.RAM_MODE=2'b00;
defparam TILE_00_RBB_22_24.WE_SEL=3'b000;
defparam TILE_00_RBB_22_24.WE_TIE=1'h0;
defparam TILE_00_RBB_22_24.WEpol=1'h1;
defparam TILE_00_RBB_22_24.XOR_A=5'b00000;
defparam TILE_00_RBB_22_24.XOR_B=5'b00000;
defparam TILE_00_RBB_22_24.XOR_C=5'b00000;
defparam TILE_00_RBB_22_24.XOR_D=5'b00000;
  RBB6M TILE_00_RBB_25_24 (
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .B1(1'b0),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .C1(1'b0),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk),
    .D1(\_$$_$techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[3] ),
    .D2(\_$$_$techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[2] ),
    .D3(\_$$_$techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[1] ),
    .D4(_$w$_pmod_s),
    .D5(\digit_select[1] ),
    .D6(\digit_select[0] ),
    .DQ(\digit_select[1] ),
    .SFTin(1'b0),
    .SRin(1'b0),
    .WEin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_25_24.A6_TIE=1'h0;
defparam TILE_00_RBB_25_24.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_25_24.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_25_24.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_25_24.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_25_24.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_25_24.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_25_24.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_25_24.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_25_24.AQpol=1'h1;
defparam TILE_00_RBB_25_24.AQsyncSRen=1'h0;
defparam TILE_00_RBB_25_24.B6_TIE=1'h0;
defparam TILE_00_RBB_25_24.BC=256'h0000000000000000000000000000000000000000000000007fff8000ffff0000;
defparam TILE_00_RBB_25_24.BQpol=1'h1;
defparam TILE_00_RBB_25_24.BQsyncSRen=1'h0;
defparam TILE_00_RBB_25_24.C6_TIE=1'h0;
defparam TILE_00_RBB_25_24.CE_TIE=1'h0;
defparam TILE_00_RBB_25_24.CIN_SEL=2'b00;
defparam TILE_00_RBB_25_24.CQpol=1'h1;
defparam TILE_00_RBB_25_24.CQsyncSRen=1'h0;
defparam TILE_00_RBB_25_24.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_25_24.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_25_24.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_25_24.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_25_24.D6_TIE=1'h1;
defparam TILE_00_RBB_25_24.DQpol=1'h1;
defparam TILE_00_RBB_25_24.DQsyncSRen=1'h0;
defparam TILE_00_RBB_25_24.LH_ON=1'h0;
defparam TILE_00_RBB_25_24.LUT_IPT_SEL=5'b00000;
defparam TILE_00_RBB_25_24.LUT_ON_A=1'h1;
defparam TILE_00_RBB_25_24.LUT_ON_B=1'h1;
defparam TILE_00_RBB_25_24.LUT_ON_C=1'h1;
defparam TILE_00_RBB_25_24.LUT_ON_D=1'h1;
defparam TILE_00_RBB_25_24.MUX_A5=4'b0001;
defparam TILE_00_RBB_25_24.MUX_A6=4'b0001;
defparam TILE_00_RBB_25_24.MUX_AI=6'b110000;
defparam TILE_00_RBB_25_24.MUX_B5=4'b0010;
defparam TILE_00_RBB_25_24.MUX_B6=4'b0010;
defparam TILE_00_RBB_25_24.MUX_BI=6'b110000;
defparam TILE_00_RBB_25_24.MUX_C5=4'b0100;
defparam TILE_00_RBB_25_24.MUX_C6=4'b0100;
defparam TILE_00_RBB_25_24.MUX_CE=6'b010001;
defparam TILE_00_RBB_25_24.MUX_CI=6'b110000;
defparam TILE_00_RBB_25_24.MUX_D5=4'b1000;
defparam TILE_00_RBB_25_24.MUX_D6=4'b1000;
defparam TILE_00_RBB_25_24.MUX_DI=6'b110000;
defparam TILE_00_RBB_25_24.MUX_SR=6'b000001;
defparam TILE_00_RBB_25_24.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_25_24.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_25_24.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_25_24.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_25_24.OAQpol=1'h1;
defparam TILE_00_RBB_25_24.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_25_24.OBQpol=1'h1;
defparam TILE_00_RBB_25_24.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_25_24.OCQpol=1'h1;
defparam TILE_00_RBB_25_24.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_25_24.ODQpol=1'h1;
defparam TILE_00_RBB_25_24.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_25_24.OQasyncSRen=1'h1;
defparam TILE_00_RBB_25_24.QasyncSRen=1'h0;
defparam TILE_00_RBB_25_24.RAM_MODE=2'b00;
defparam TILE_00_RBB_25_24.WE_SEL=3'b000;
defparam TILE_00_RBB_25_24.WE_TIE=1'h0;
defparam TILE_00_RBB_25_24.WEpol=1'h1;
defparam TILE_00_RBB_25_24.XOR_A=5'b00000;
defparam TILE_00_RBB_25_24.XOR_B=5'b00000;
defparam TILE_00_RBB_25_24.XOR_C=5'b00000;
defparam TILE_00_RBB_25_24.XOR_D=5'b00000;
  RBB6L TILE_00_RBB_25_26 (
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .B1(1'b0),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .C1(1'b0),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk),
    .D(\_$$_$auto$xilinx_dffopt.cc:347:execute$3632 ),
    .D1(\_$$_$techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[3] ),
    .D2(\_$$_$techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[2] ),
    .D3(_$w$_pmod_s),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DQ(_$w$_pmod_s),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_25_26.A6_TIE=1'h0;
defparam TILE_00_RBB_25_26.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_25_26.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_25_26.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_25_26.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_25_26.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_25_26.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_25_26.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_25_26.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_25_26.AQpol=1'h1;
defparam TILE_00_RBB_25_26.AQsyncSRen=1'h0;
defparam TILE_00_RBB_25_26.B6_TIE=1'h0;
defparam TILE_00_RBB_25_26.BC=256'h0000000000000000000000000000000000000000000000007878787878787878;
defparam TILE_00_RBB_25_26.BQpol=1'h1;
defparam TILE_00_RBB_25_26.BQsyncSRen=1'h0;
defparam TILE_00_RBB_25_26.C6_TIE=1'h0;
defparam TILE_00_RBB_25_26.CE_TIE=1'h0;
defparam TILE_00_RBB_25_26.CIN_SEL=2'b00;
defparam TILE_00_RBB_25_26.CQpol=1'h1;
defparam TILE_00_RBB_25_26.CQsyncSRen=1'h0;
defparam TILE_00_RBB_25_26.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_25_26.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_25_26.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_25_26.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_25_26.D6_TIE=1'h0;
defparam TILE_00_RBB_25_26.DQpol=1'h1;
defparam TILE_00_RBB_25_26.DQsyncSRen=1'h0;
defparam TILE_00_RBB_25_26.LH_ON=1'h0;
defparam TILE_00_RBB_25_26.MUX_A5=4'b0001;
defparam TILE_00_RBB_25_26.MUX_A6=4'b0001;
defparam TILE_00_RBB_25_26.MUX_AI=6'b110000;
defparam TILE_00_RBB_25_26.MUX_B5=4'b0010;
defparam TILE_00_RBB_25_26.MUX_B6=4'b0010;
defparam TILE_00_RBB_25_26.MUX_BI=6'b110000;
defparam TILE_00_RBB_25_26.MUX_C5=4'b0100;
defparam TILE_00_RBB_25_26.MUX_C6=4'b0100;
defparam TILE_00_RBB_25_26.MUX_CE=6'b010001;
defparam TILE_00_RBB_25_26.MUX_CI=6'b110000;
defparam TILE_00_RBB_25_26.MUX_D5=4'b1000;
defparam TILE_00_RBB_25_26.MUX_D6=4'b1000;
defparam TILE_00_RBB_25_26.MUX_DI=6'b110000;
defparam TILE_00_RBB_25_26.MUX_SR=6'b000001;
defparam TILE_00_RBB_25_26.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_25_26.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_25_26.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_25_26.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_25_26.OAQpol=1'h1;
defparam TILE_00_RBB_25_26.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_25_26.OBQpol=1'h1;
defparam TILE_00_RBB_25_26.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_25_26.OCQpol=1'h1;
defparam TILE_00_RBB_25_26.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_25_26.ODQpol=1'h1;
defparam TILE_00_RBB_25_26.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_25_26.OQasyncSRen=1'h1;
defparam TILE_00_RBB_25_26.QasyncSRen=1'h0;
  RBBIO TILE_00_RBB_31_9 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(1'b0),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({srclr_en, srclr}),
    .O0(1'b1),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_9.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_9.CE_SEL_O=1'h0;
defparam TILE_00_RBB_31_9.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_9.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_9.FF_SEL_O0=1'h0;
defparam TILE_00_RBB_31_9.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_9.I0pol=1'h0;
defparam TILE_00_RBB_31_9.I1pol=1'h0;
defparam TILE_00_RBB_31_9.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_9.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_9.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_31_9.O0pol=1'h0;
defparam TILE_00_RBB_31_9.O1pol=1'h0;
defparam TILE_00_RBB_31_9.OasyncSRen=1'h1;
defparam TILE_00_RBB_31_9.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_31_23 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(clk),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({pmod_s_en, pmod_s}),
    .O0(\_$$_$auto$xilinx_dffopt.cc:347:execute$3632 ),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_23.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_23.CE_SEL_O=1'h0;
defparam TILE_00_RBB_31_23.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_23.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_23.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_31_23.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_23.I0pol=1'h0;
defparam TILE_00_RBB_31_23.I1pol=1'h0;
defparam TILE_00_RBB_31_23.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_23.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_23.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_31_23.O0pol=1'h0;
defparam TILE_00_RBB_31_23.O1pol=1'h0;
defparam TILE_00_RBB_31_23.OasyncSRen=1'h0;
defparam TILE_00_RBB_31_23.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_31_25 (
    .CE(\_$$_$abc$3602$auto$opt_dff.cc:219:make_patterns_logic$1354 ),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(clk),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({rclk_en, rclk}),
    .O0(\_$$_$techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[1] ),
    .O1(1'b1),
    .SR(\_$$_$abc$3602$auto$rtlil.cc:2661:AndGate$2590 )
);
// Configuration for simulation:
defparam TILE_00_RBB_31_25.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_25.CE_SEL_O=1'h1;
defparam TILE_00_RBB_31_25.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_25.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_25.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_31_25.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_25.I0pol=1'h0;
defparam TILE_00_RBB_31_25.I1pol=1'h0;
defparam TILE_00_RBB_31_25.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_25.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_25.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_31_25.O0pol=1'h0;
defparam TILE_00_RBB_31_25.O1pol=1'h0;
defparam TILE_00_RBB_31_25.OasyncSRen=1'h0;
defparam TILE_00_RBB_31_25.OsyncSRen=1'h1;
  RBBIO TILE_00_RBB_31_27 (
    .CE(\_$$_$abc$3602$auto$opt_dff.cc:219:make_patterns_logic$1358 ),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(clk),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({serial_data_en, serial_data}),
    .O0(_$$_$abc$3602$procmux$1272_Y),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_27.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_27.CE_SEL_O=1'h1;
defparam TILE_00_RBB_31_27.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_27.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_27.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_31_27.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_27.I0pol=1'h0;
defparam TILE_00_RBB_31_27.I1pol=1'h0;
defparam TILE_00_RBB_31_27.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_27.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_27.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_31_27.O0pol=1'h0;
defparam TILE_00_RBB_31_27.O1pol=1'h0;
defparam TILE_00_RBB_31_27.OasyncSRen=1'h0;
defparam TILE_00_RBB_31_27.OsyncSRen=1'h0;
  RBB6L TILE_00_RBB_19_28 (
    .A1(\counter[0] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(\_$$_$abc$3602$auto$rtlil.cc:2660:NotGate$2558 ),
    .AQ(\counter[0] ),
    .B1(1'b0),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(\counter[1] ),
    .B6(1'b0),
    .BQ(\counter[1] ),
    .C1(\counter[2] ),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(\counter[1] ),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk),
    .CMUX(\_$$_$techmap3617$abc$3602$lut$aiger3601$131.A[5] ),
    .COUT(_$$_$abc$3602$aiger3601$34),
    .CQ(\counter[2] ),
    .D1(\counter[3] ),
    .D2(\_$$_$techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[2] ),
    .D3(\_$$_$techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[3] ),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DMUX(\_$$_$abc$3602$auto$rtlil.cc:2660:NotGate$2558 ),
    .DQ(\counter[3] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_19_28.A6_TIE=1'h0;
defparam TILE_00_RBB_19_28.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_19_28.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_19_28.AMX_SEL_C=5'b00100;
defparam TILE_00_RBB_19_28.AMX_SEL_D=4'b0010;
defparam TILE_00_RBB_19_28.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_19_28.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_19_28.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_19_28.AQ1_SEL_D=5'b01000;
defparam TILE_00_RBB_19_28.AQpol=1'h1;
defparam TILE_00_RBB_19_28.AQsyncSRen=1'h1;
defparam TILE_00_RBB_19_28.B6_TIE=1'h0;
defparam TILE_00_RBB_19_28.BC=256'h5555555555555555ffff0000ffff0000aaaaaaaa00005555aaaaaaaac0c0c0c0;
defparam TILE_00_RBB_19_28.BQpol=1'h1;
defparam TILE_00_RBB_19_28.BQsyncSRen=1'h1;
defparam TILE_00_RBB_19_28.C6_TIE=1'h0;
defparam TILE_00_RBB_19_28.CE_TIE=1'h0;
defparam TILE_00_RBB_19_28.CIN_SEL=2'b00;
defparam TILE_00_RBB_19_28.CQpol=1'h1;
defparam TILE_00_RBB_19_28.CQsyncSRen=1'h1;
defparam TILE_00_RBB_19_28.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_19_28.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_19_28.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_19_28.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_19_28.D6_TIE=1'h0;
defparam TILE_00_RBB_19_28.DQpol=1'h1;
defparam TILE_00_RBB_19_28.DQsyncSRen=1'h1;
defparam TILE_00_RBB_19_28.LH_ON=1'h0;
defparam TILE_00_RBB_19_28.MUX_A5=4'b0001;
defparam TILE_00_RBB_19_28.MUX_A6=4'b0001;
defparam TILE_00_RBB_19_28.MUX_AI=6'b110000;
defparam TILE_00_RBB_19_28.MUX_B5=4'b0010;
defparam TILE_00_RBB_19_28.MUX_B6=4'b0010;
defparam TILE_00_RBB_19_28.MUX_BI=6'b010000;
defparam TILE_00_RBB_19_28.MUX_C5=4'b0100;
defparam TILE_00_RBB_19_28.MUX_C6=4'b0100;
defparam TILE_00_RBB_19_28.MUX_CE=6'b010010;
defparam TILE_00_RBB_19_28.MUX_CI=6'b010000;
defparam TILE_00_RBB_19_28.MUX_D5=4'b1000;
defparam TILE_00_RBB_19_28.MUX_D6=4'b1000;
defparam TILE_00_RBB_19_28.MUX_DI=6'b010000;
defparam TILE_00_RBB_19_28.MUX_SR=6'b100001;
defparam TILE_00_RBB_19_28.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_19_28.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_19_28.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_19_28.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_19_28.OAQpol=1'h1;
defparam TILE_00_RBB_19_28.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_19_28.OBQpol=1'h1;
defparam TILE_00_RBB_19_28.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_19_28.OCQpol=1'h1;
defparam TILE_00_RBB_19_28.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_19_28.ODQpol=1'h1;
defparam TILE_00_RBB_19_28.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_19_28.OQasyncSRen=1'h1;
defparam TILE_00_RBB_19_28.QasyncSRen=1'h0;
  RBB6L TILE_00_RBB_22_28 (
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(\counter[4] ),
    .A6(1'b0),
    .AQ(\counter[4] ),
    .B1(1'b0),
    .B2(1'b0),
    .B3(\counter[3] ),
    .B4(\counter[5] ),
    .B5(\counter[4] ),
    .B6(1'b0),
    .BMUX(\_$$_$techmap3617$abc$3602$lut$aiger3601$131.A[4] ),
    .BQ(\counter[5] ),
    .C1(\counter[2] ),
    .C2(\counter[6] ),
    .C3(\counter[3] ),
    .C4(\counter[1] ),
    .C5(\counter[4] ),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(_$$_$abc$3602$aiger3601$34),
    .CLK(clk),
    .CMUX(\_$$_$techmap3611$abc$3602$lut$aiger3601$80.A[4] ),
    .COUT(_$$_$abc$3602$aiger3601$50),
    .CQ(\counter[6] ),
    .D1(\counter[7] ),
    .D2(\counter[6] ),
    .D3(\counter[0] ),
    .D4(\counter[5] ),
    .D5(1'b0),
    .D6(1'b0),
    .DMUX(\_$$_$techmap3609$abc$3602$lut$aiger3601$73.A[4] ),
    .DQ(\counter[7] ),
    .SRin(\_$$_$abc$3602$auto$rtlil.cc:2660:NotGate$2558 )
);
// Configuration for simulation:
defparam TILE_00_RBB_22_28.A6_TIE=1'h0;
defparam TILE_00_RBB_22_28.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_22_28.AMX_SEL_B=5'b00100;
defparam TILE_00_RBB_22_28.AMX_SEL_C=5'b00100;
defparam TILE_00_RBB_22_28.AMX_SEL_D=4'b0010;
defparam TILE_00_RBB_22_28.AQ1_SEL_A=6'b010000;
defparam TILE_00_RBB_22_28.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_22_28.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_22_28.AQ1_SEL_D=5'b01000;
defparam TILE_00_RBB_22_28.AQpol=1'h1;
defparam TILE_00_RBB_22_28.AQsyncSRen=1'h1;
defparam TILE_00_RBB_22_28.B6_TIE=1'h0;
defparam TILE_00_RBB_22_28.BC=256'hffff0000ffff0000ff00ff000f0f0000cccccccc00005000aaaaaaaa04000400;
defparam TILE_00_RBB_22_28.BQpol=1'h1;
defparam TILE_00_RBB_22_28.BQsyncSRen=1'h1;
defparam TILE_00_RBB_22_28.C6_TIE=1'h0;
defparam TILE_00_RBB_22_28.CE_TIE=1'h0;
defparam TILE_00_RBB_22_28.CIN_SEL=2'b11;
defparam TILE_00_RBB_22_28.CQpol=1'h1;
defparam TILE_00_RBB_22_28.CQsyncSRen=1'h1;
defparam TILE_00_RBB_22_28.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_22_28.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_22_28.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_22_28.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_22_28.D6_TIE=1'h0;
defparam TILE_00_RBB_22_28.DQpol=1'h1;
defparam TILE_00_RBB_22_28.DQsyncSRen=1'h1;
defparam TILE_00_RBB_22_28.LH_ON=1'h0;
defparam TILE_00_RBB_22_28.MUX_A5=4'b0001;
defparam TILE_00_RBB_22_28.MUX_A6=4'b0001;
defparam TILE_00_RBB_22_28.MUX_AI=6'b010000;
defparam TILE_00_RBB_22_28.MUX_B5=4'b0010;
defparam TILE_00_RBB_22_28.MUX_B6=4'b0010;
defparam TILE_00_RBB_22_28.MUX_BI=6'b010000;
defparam TILE_00_RBB_22_28.MUX_C5=4'b0100;
defparam TILE_00_RBB_22_28.MUX_C6=4'b0100;
defparam TILE_00_RBB_22_28.MUX_CE=6'b010001;
defparam TILE_00_RBB_22_28.MUX_CI=6'b010000;
defparam TILE_00_RBB_22_28.MUX_D5=4'b1000;
defparam TILE_00_RBB_22_28.MUX_D6=4'b1000;
defparam TILE_00_RBB_22_28.MUX_DI=6'b010000;
defparam TILE_00_RBB_22_28.MUX_SR=6'b110000;
defparam TILE_00_RBB_22_28.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_22_28.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_22_28.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_22_28.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_22_28.OAQpol=1'h1;
defparam TILE_00_RBB_22_28.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_22_28.OBQpol=1'h1;
defparam TILE_00_RBB_22_28.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_22_28.OCQpol=1'h1;
defparam TILE_00_RBB_22_28.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_22_28.ODQpol=1'h1;
defparam TILE_00_RBB_22_28.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_22_28.OQasyncSRen=1'h1;
defparam TILE_00_RBB_22_28.QasyncSRen=1'h0;
  RBB6L TILE_00_RBB_25_28 (
    .A1(\counter[8] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .AQ(\counter[8] ),
    .B1(\counter[9] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .BQ(\counter[9] ),
    .C1(\counter[10] ),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(_$$_$abc$3602$aiger3601$50),
    .CLK(clk),
    .COUT(_$$_$abc$3602$aiger3601$58),
    .CQ(\counter[10] ),
    .D1(\counter[11] ),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DQ(\counter[11] ),
    .SRin(\_$$_$abc$3602$auto$rtlil.cc:2660:NotGate$2558 )
);
// Configuration for simulation:
defparam TILE_00_RBB_25_28.A6_TIE=1'h0;
defparam TILE_00_RBB_25_28.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_25_28.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_25_28.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_25_28.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_25_28.AQ1_SEL_A=6'b010000;
defparam TILE_00_RBB_25_28.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_25_28.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_25_28.AQ1_SEL_D=5'b01000;
defparam TILE_00_RBB_25_28.AQpol=1'h1;
defparam TILE_00_RBB_25_28.AQsyncSRen=1'h1;
defparam TILE_00_RBB_25_28.B6_TIE=1'h0;
defparam TILE_00_RBB_25_28.BC=256'haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa;
defparam TILE_00_RBB_25_28.BQpol=1'h1;
defparam TILE_00_RBB_25_28.BQsyncSRen=1'h1;
defparam TILE_00_RBB_25_28.C6_TIE=1'h0;
defparam TILE_00_RBB_25_28.CE_TIE=1'h0;
defparam TILE_00_RBB_25_28.CIN_SEL=2'b11;
defparam TILE_00_RBB_25_28.CQpol=1'h1;
defparam TILE_00_RBB_25_28.CQsyncSRen=1'h1;
defparam TILE_00_RBB_25_28.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_25_28.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_25_28.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_25_28.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_25_28.D6_TIE=1'h0;
defparam TILE_00_RBB_25_28.DQpol=1'h1;
defparam TILE_00_RBB_25_28.DQsyncSRen=1'h1;
defparam TILE_00_RBB_25_28.LH_ON=1'h0;
defparam TILE_00_RBB_25_28.MUX_A5=4'b0001;
defparam TILE_00_RBB_25_28.MUX_A6=4'b0001;
defparam TILE_00_RBB_25_28.MUX_AI=6'b010000;
defparam TILE_00_RBB_25_28.MUX_B5=4'b0010;
defparam TILE_00_RBB_25_28.MUX_B6=4'b0010;
defparam TILE_00_RBB_25_28.MUX_BI=6'b010000;
defparam TILE_00_RBB_25_28.MUX_C5=4'b0100;
defparam TILE_00_RBB_25_28.MUX_C6=4'b0100;
defparam TILE_00_RBB_25_28.MUX_CE=6'b010001;
defparam TILE_00_RBB_25_28.MUX_CI=6'b010000;
defparam TILE_00_RBB_25_28.MUX_D5=4'b1000;
defparam TILE_00_RBB_25_28.MUX_D6=4'b1000;
defparam TILE_00_RBB_25_28.MUX_DI=6'b010000;
defparam TILE_00_RBB_25_28.MUX_SR=6'b110000;
defparam TILE_00_RBB_25_28.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_25_28.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_25_28.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_25_28.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_25_28.OAQpol=1'h1;
defparam TILE_00_RBB_25_28.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_25_28.OBQpol=1'h1;
defparam TILE_00_RBB_25_28.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_25_28.OCQpol=1'h1;
defparam TILE_00_RBB_25_28.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_25_28.ODQpol=1'h1;
defparam TILE_00_RBB_25_28.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_25_28.OQasyncSRen=1'h1;
defparam TILE_00_RBB_25_28.QasyncSRen=1'h0;
  RBB6L TILE_00_RBB_28_28 (
    .A1(\counter[12] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .AQ(\counter[12] ),
    .B1(\counter[13] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .BQ(\counter[13] ),
    .C1(\counter[14] ),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(_$$_$abc$3602$aiger3601$58),
    .CLK(clk),
    .CQ(\counter[14] ),
    .D1(\counter[15] ),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DQ(\counter[15] ),
    .SRin(\_$$_$abc$3602$auto$rtlil.cc:2660:NotGate$2558 )
);
// Configuration for simulation:
defparam TILE_00_RBB_28_28.A6_TIE=1'h0;
defparam TILE_00_RBB_28_28.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_28_28.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_28_28.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_28_28.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_28_28.AQ1_SEL_A=6'b010000;
defparam TILE_00_RBB_28_28.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_28_28.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_28_28.AQ1_SEL_D=5'b01000;
defparam TILE_00_RBB_28_28.AQpol=1'h1;
defparam TILE_00_RBB_28_28.AQsyncSRen=1'h1;
defparam TILE_00_RBB_28_28.B6_TIE=1'h0;
defparam TILE_00_RBB_28_28.BC=256'haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa;
defparam TILE_00_RBB_28_28.BQpol=1'h1;
defparam TILE_00_RBB_28_28.BQsyncSRen=1'h1;
defparam TILE_00_RBB_28_28.C6_TIE=1'h0;
defparam TILE_00_RBB_28_28.CE_TIE=1'h0;
defparam TILE_00_RBB_28_28.CIN_SEL=2'b11;
defparam TILE_00_RBB_28_28.CQpol=1'h1;
defparam TILE_00_RBB_28_28.CQsyncSRen=1'h1;
defparam TILE_00_RBB_28_28.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_28_28.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_28_28.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_28_28.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_28_28.D6_TIE=1'h0;
defparam TILE_00_RBB_28_28.DQpol=1'h1;
defparam TILE_00_RBB_28_28.DQsyncSRen=1'h1;
defparam TILE_00_RBB_28_28.LH_ON=1'h0;
defparam TILE_00_RBB_28_28.MUX_A5=4'b0001;
defparam TILE_00_RBB_28_28.MUX_A6=4'b0001;
defparam TILE_00_RBB_28_28.MUX_AI=6'b010000;
defparam TILE_00_RBB_28_28.MUX_B5=4'b0010;
defparam TILE_00_RBB_28_28.MUX_B6=4'b0010;
defparam TILE_00_RBB_28_28.MUX_BI=6'b010000;
defparam TILE_00_RBB_28_28.MUX_C5=4'b0100;
defparam TILE_00_RBB_28_28.MUX_C6=4'b0100;
defparam TILE_00_RBB_28_28.MUX_CE=6'b010001;
defparam TILE_00_RBB_28_28.MUX_CI=6'b010000;
defparam TILE_00_RBB_28_28.MUX_D5=4'b1000;
defparam TILE_00_RBB_28_28.MUX_D6=4'b1000;
defparam TILE_00_RBB_28_28.MUX_DI=6'b010000;
defparam TILE_00_RBB_28_28.MUX_SR=6'b110000;
defparam TILE_00_RBB_28_28.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_28_28.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_28_28.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_28_28.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_28_28.OAQpol=1'h1;
defparam TILE_00_RBB_28_28.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_28_28.OBQpol=1'h1;
defparam TILE_00_RBB_28_28.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_28_28.OCQpol=1'h1;
defparam TILE_00_RBB_28_28.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_28_28.ODQpol=1'h1;
defparam TILE_00_RBB_28_28.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_28_28.OQasyncSRen=1'h1;
defparam TILE_00_RBB_28_28.QasyncSRen=1'h0;
endmodule /* digit8_7seg */
// End of EFLX generated Verilog wrapper file to instantiate the EFLX array as a verilog model
