
LED TOGGLE_USING_REGISTER_AND_TIMER2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000344  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000450  08000450  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000450  08000450  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000450  08000450  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000450  08000450  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000450  08000450  00001450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000454  08000454  00001454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000458  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  0800045c  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  0800045c  00002024  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000010fa  00000000  00000000  0000202d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000056f  00000000  00000000  00003127  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001d0  00000000  00000000  00003698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000145  00000000  00000000  00003868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000152b7  00000000  00000000  000039ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002055  00000000  00000000  00018c64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007b35f  00000000  00000000  0001acb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00096018  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000574  00000000  00000000  0009605c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  000965d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000004 	.word	0x20000004
 8000128:	00000000 	.word	0x00000000
 800012c:	08000438 	.word	0x08000438

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000008 	.word	0x20000008
 8000148:	08000438 	.word	0x08000438

0800014c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800015a:	2b00      	cmp	r3, #0
 800015c:	db0b      	blt.n	8000176 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800015e:	79fb      	ldrb	r3, [r7, #7]
 8000160:	f003 021f 	and.w	r2, r3, #31
 8000164:	4906      	ldr	r1, [pc, #24]	@ (8000180 <__NVIC_EnableIRQ+0x34>)
 8000166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800016a:	095b      	lsrs	r3, r3, #5
 800016c:	2001      	movs	r0, #1
 800016e:	fa00 f202 	lsl.w	r2, r0, r2
 8000172:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000176:	bf00      	nop
 8000178:	370c      	adds	r7, #12
 800017a:	46bd      	mov	sp, r7
 800017c:	bc80      	pop	{r7}
 800017e:	4770      	bx	lr
 8000180:	e000e100 	.word	0xe000e100

08000184 <main>:

void TIM2_Init_ms(uint16_t delay_ms);
void clock_setup();

int main(void)
{
 8000184:	b580      	push	{r7, lr}
 8000186:	af00      	add	r7, sp, #0
	clock_setup();
 8000188:	f000 f85e 	bl	8000248 <clock_setup>
    TIM2_Init_ms(1000);
 800018c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000190:	f000 f820 	bl	80001d4 <TIM2_Init_ms>
    while(1){}
 8000194:	bf00      	nop
 8000196:	e7fd      	b.n	8000194 <main+0x10>

08000198 <TIM2_IRQHandler>:

}
 void TIM2_IRQHandler(void)
 {
 8000198:	b480      	push	{r7}
 800019a:	af00      	add	r7, sp, #0
     if (TIM2->SR & TIM_SR_UIF)
 800019c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001a0:	691b      	ldr	r3, [r3, #16]
 80001a2:	f003 0301 	and.w	r3, r3, #1
 80001a6:	2b00      	cmp	r3, #0
 80001a8:	d00d      	beq.n	80001c6 <TIM2_IRQHandler+0x2e>
            {
                TIM2->SR &= ~TIM_SR_UIF;   // Clear update flag
 80001aa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001ae:	691b      	ldr	r3, [r3, #16]
 80001b0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80001b4:	f023 0301 	bic.w	r3, r3, #1
 80001b8:	6113      	str	r3, [r2, #16]
                GPIOC->ODR ^= GPIO_ODR_ODR13;     // set and reset Bit 13 of ODR //togglr bit and so LED
 80001ba:	4b05      	ldr	r3, [pc, #20]	@ (80001d0 <TIM2_IRQHandler+0x38>)
 80001bc:	68db      	ldr	r3, [r3, #12]
 80001be:	4a04      	ldr	r2, [pc, #16]	@ (80001d0 <TIM2_IRQHandler+0x38>)
 80001c0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80001c4:	60d3      	str	r3, [r2, #12]
            }
 }
 80001c6:	bf00      	nop
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bc80      	pop	{r7}
 80001cc:	4770      	bx	lr
 80001ce:	bf00      	nop
 80001d0:	40011000 	.word	0x40011000

080001d4 <TIM2_Init_ms>:


void TIM2_Init_ms(uint16_t delay_ms)
   {
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b082      	sub	sp, #8
 80001d8:	af00      	add	r7, sp, #0
 80001da:	4603      	mov	r3, r0
 80001dc:	80fb      	strh	r3, [r7, #6]
    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 80001de:	4b19      	ldr	r3, [pc, #100]	@ (8000244 <TIM2_Init_ms+0x70>)
 80001e0:	69db      	ldr	r3, [r3, #28]
 80001e2:	4a18      	ldr	r2, [pc, #96]	@ (8000244 <TIM2_Init_ms+0x70>)
 80001e4:	f043 0301 	orr.w	r3, r3, #1
 80001e8:	61d3      	str	r3, [r2, #28]

    //TIM2-> CR1 &= ~(0x01);
   // RCC->APB1RSTR |=  (RCC_APB1RSTR_TIM2RST);   /* Reset TIM4. */
      // RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST);
    //RCC->APB1RSTR |= (0x01);
    TIM2->PSC = 7199;              // 0.1 ms tick
 80001ea:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001ee:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80001f2:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM2->ARR = (delay_ms * 10) - 1;
 80001f4:	88fa      	ldrh	r2, [r7, #6]
 80001f6:	4613      	mov	r3, r2
 80001f8:	009b      	lsls	r3, r3, #2
 80001fa:	4413      	add	r3, r2
 80001fc:	005b      	lsls	r3, r3, #1
 80001fe:	1e5a      	subs	r2, r3, #1
 8000200:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000204:	62da      	str	r2, [r3, #44]	@ 0x2c
   // TIM2->EGR |= TIM_EGR_UG;           // Load PSC + ARR
    TIM2->SR &= ~TIM_SR_UIF;                  // RESET counter (IMPORTANT)
 8000206:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800020a:	691b      	ldr	r3, [r3, #16]
 800020c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000210:	f023 0301 	bic.w	r3, r3, #1
 8000214:	6113      	str	r3, [r2, #16]
    TIM2->DIER |= TIM_DIER_UIE;
 8000216:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800021a:	68db      	ldr	r3, [r3, #12]
 800021c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000220:	f043 0301 	orr.w	r3, r3, #1
 8000224:	60d3      	str	r3, [r2, #12]
    NVIC_EnableIRQ(TIM2_IRQn);
 8000226:	201c      	movs	r0, #28
 8000228:	f7ff ff90 	bl	800014c <__NVIC_EnableIRQ>
    TIM2->CR1 |= TIM_CR1_CEN;
 800022c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000236:	f043 0301 	orr.w	r3, r3, #1
 800023a:	6013      	str	r3, [r2, #0]
   }
 800023c:	bf00      	nop
 800023e:	3708      	adds	r7, #8
 8000240:	46bd      	mov	sp, r7
 8000242:	bd80      	pop	{r7, pc}
 8000244:	40021000 	.word	0x40021000

08000248 <clock_setup>:

void clock_setup()
   {
 8000248:	b480      	push	{r7}
 800024a:	af00      	add	r7, sp, #0
	//Clock Setting
	    RCC->CR |= RCC_CR_HSEON; //bit 16 (High Speed External Clock ) ON of Clock Control Register
 800024c:	4b30      	ldr	r3, [pc, #192]	@ (8000310 <clock_setup+0xc8>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	4a2f      	ldr	r2, [pc, #188]	@ (8000310 <clock_setup+0xc8>)
 8000252:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000256:	6013      	str	r3, [r2, #0]
	    while (!(RCC->CR & RCC_CR_HSERDY)); // wait till external oscillator stable
 8000258:	bf00      	nop
 800025a:	4b2d      	ldr	r3, [pc, #180]	@ (8000310 <clock_setup+0xc8>)
 800025c:	681b      	ldr	r3, [r3, #0]
 800025e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000262:	2b00      	cmp	r3, #0
 8000264:	d0f9      	beq.n	800025a <clock_setup+0x12>

	    //Flash Access
	    FLASH->ACR |= FLASH_ACR_LATENCY_2; // 2 wait cycle of CPU required for 72MHZ frequency to access flash
 8000266:	4b2b      	ldr	r3, [pc, #172]	@ (8000314 <clock_setup+0xcc>)
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	4a2a      	ldr	r2, [pc, #168]	@ (8000314 <clock_setup+0xcc>)
 800026c:	f043 0304 	orr.w	r3, r3, #4
 8000270:	6013      	str	r3, [r2, #0]
	    FLASH->ACR |= FLASH_ACR_PRFTBE; //to prefetch data from flash when cpu access other data
 8000272:	4b28      	ldr	r3, [pc, #160]	@ (8000314 <clock_setup+0xcc>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	4a27      	ldr	r2, [pc, #156]	@ (8000314 <clock_setup+0xcc>)
 8000278:	f043 0310 	orr.w	r3, r3, #16
 800027c:	6013      	str	r3, [r2, #0]

	    // PLL Setup
	    RCC->CFGR |= RCC_CFGR_PLLSRC;         // PLL source from external oscillator
 800027e:	4b24      	ldr	r3, [pc, #144]	@ (8000310 <clock_setup+0xc8>)
 8000280:	685b      	ldr	r3, [r3, #4]
 8000282:	4a23      	ldr	r2, [pc, #140]	@ (8000310 <clock_setup+0xc8>)
 8000284:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000288:	6053      	str	r3, [r2, #4]
	    RCC->CFGR &= ~RCC_CFGR_PLLMULL; //required setting otherwise after restart some issue
 800028a:	4b21      	ldr	r3, [pc, #132]	@ (8000310 <clock_setup+0xc8>)
 800028c:	685b      	ldr	r3, [r3, #4]
 800028e:	4a20      	ldr	r2, [pc, #128]	@ (8000310 <clock_setup+0xc8>)
 8000290:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 8000294:	6053      	str	r3, [r2, #4]
	    RCC->CFGR |= RCC_CFGR_PLLMULL9;       // PLL Multiply with 9 to get 72MHZ Clock
 8000296:	4b1e      	ldr	r3, [pc, #120]	@ (8000310 <clock_setup+0xc8>)
 8000298:	685b      	ldr	r3, [r3, #4]
 800029a:	4a1d      	ldr	r2, [pc, #116]	@ (8000310 <clock_setup+0xc8>)
 800029c:	f443 13e0 	orr.w	r3, r3, #1835008	@ 0x1c0000
 80002a0:	6053      	str	r3, [r2, #4]

	    // APB1 Setup
	    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2; //set apb1 prescaler 2 to get max 36 MHZ
 80002a2:	4b1b      	ldr	r3, [pc, #108]	@ (8000310 <clock_setup+0xc8>)
 80002a4:	685b      	ldr	r3, [r3, #4]
 80002a6:	4a1a      	ldr	r2, [pc, #104]	@ (8000310 <clock_setup+0xc8>)
 80002a8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80002ac:	6053      	str	r3, [r2, #4]

	    // Enable PLL
	    RCC->CR |= RCC_CR_PLLON; //start PLL
 80002ae:	4b18      	ldr	r3, [pc, #96]	@ (8000310 <clock_setup+0xc8>)
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	4a17      	ldr	r2, [pc, #92]	@ (8000310 <clock_setup+0xc8>)
 80002b4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80002b8:	6013      	str	r3, [r2, #0]
	    while (!(RCC->CR & RCC_CR_PLLRDY)); //wait till PLL Frequency stable
 80002ba:	bf00      	nop
 80002bc:	4b14      	ldr	r3, [pc, #80]	@ (8000310 <clock_setup+0xc8>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d0f9      	beq.n	80002bc <clock_setup+0x74>


	    RCC->CFGR |= RCC_CFGR_SW_PLL; //PLL configure as system clock
 80002c8:	4b11      	ldr	r3, [pc, #68]	@ (8000310 <clock_setup+0xc8>)
 80002ca:	685b      	ldr	r3, [r3, #4]
 80002cc:	4a10      	ldr	r2, [pc, #64]	@ (8000310 <clock_setup+0xc8>)
 80002ce:	f043 0302 	orr.w	r3, r3, #2
 80002d2:	6053      	str	r3, [r2, #4]
	    while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL); //wait till system clock = PLL
 80002d4:	bf00      	nop
 80002d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000310 <clock_setup+0xc8>)
 80002d8:	685b      	ldr	r3, [r3, #4]
 80002da:	f003 030c 	and.w	r3, r3, #12
 80002de:	2b08      	cmp	r3, #8
 80002e0:	d1f9      	bne.n	80002d6 <clock_setup+0x8e>

	    RCC->APB2ENR |= RCC_APB2ENR_IOPCEN;//GPIO PORTC clock enable
 80002e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000310 <clock_setup+0xc8>)
 80002e4:	699b      	ldr	r3, [r3, #24]
 80002e6:	4a0a      	ldr	r2, [pc, #40]	@ (8000310 <clock_setup+0xc8>)
 80002e8:	f043 0310 	orr.w	r3, r3, #16
 80002ec:	6193      	str	r3, [r2, #24]

	    GPIOC->CRH &= ~(GPIO_CRH_MODE13 | GPIO_CRH_CNF13); // clear port 13 old setting
 80002ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000318 <clock_setup+0xd0>)
 80002f0:	685b      	ldr	r3, [r3, #4]
 80002f2:	4a09      	ldr	r2, [pc, #36]	@ (8000318 <clock_setup+0xd0>)
 80002f4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80002f8:	6053      	str	r3, [r2, #4]
	    GPIOC->CRH |=  GPIO_CRH_MODE13_1;     // Port13 2Mz Push pull output set
 80002fa:	4b07      	ldr	r3, [pc, #28]	@ (8000318 <clock_setup+0xd0>)
 80002fc:	685b      	ldr	r3, [r3, #4]
 80002fe:	4a06      	ldr	r2, [pc, #24]	@ (8000318 <clock_setup+0xd0>)
 8000300:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000304:	6053      	str	r3, [r2, #4]
	}
 8000306:	bf00      	nop
 8000308:	46bd      	mov	sp, r7
 800030a:	bc80      	pop	{r7}
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop
 8000310:	40021000 	.word	0x40021000
 8000314:	40022000 	.word	0x40022000
 8000318:	40011000 	.word	0x40011000

0800031c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800031c:	b480      	push	{r7}
 800031e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000320:	bf00      	nop
 8000322:	e7fd      	b.n	8000320 <NMI_Handler+0x4>

08000324 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000328:	bf00      	nop
 800032a:	e7fd      	b.n	8000328 <HardFault_Handler+0x4>

0800032c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000330:	bf00      	nop
 8000332:	e7fd      	b.n	8000330 <MemManage_Handler+0x4>

08000334 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000334:	b480      	push	{r7}
 8000336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000338:	bf00      	nop
 800033a:	e7fd      	b.n	8000338 <BusFault_Handler+0x4>

0800033c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800033c:	b480      	push	{r7}
 800033e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000340:	bf00      	nop
 8000342:	e7fd      	b.n	8000340 <UsageFault_Handler+0x4>

08000344 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000348:	bf00      	nop
 800034a:	46bd      	mov	sp, r7
 800034c:	bc80      	pop	{r7}
 800034e:	4770      	bx	lr

08000350 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000354:	bf00      	nop
 8000356:	46bd      	mov	sp, r7
 8000358:	bc80      	pop	{r7}
 800035a:	4770      	bx	lr

0800035c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000360:	bf00      	nop
 8000362:	46bd      	mov	sp, r7
 8000364:	bc80      	pop	{r7}
 8000366:	4770      	bx	lr

08000368 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800036c:	f000 f82e 	bl	80003cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000370:	bf00      	nop
 8000372:	bd80      	pop	{r7, pc}

08000374 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000378:	bf00      	nop
 800037a:	46bd      	mov	sp, r7
 800037c:	bc80      	pop	{r7}
 800037e:	4770      	bx	lr

08000380 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000380:	f7ff fff8 	bl	8000374 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000384:	480b      	ldr	r0, [pc, #44]	@ (80003b4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000386:	490c      	ldr	r1, [pc, #48]	@ (80003b8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000388:	4a0c      	ldr	r2, [pc, #48]	@ (80003bc <LoopFillZerobss+0x16>)
  movs r3, #0
 800038a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800038c:	e002      	b.n	8000394 <LoopCopyDataInit>

0800038e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800038e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000390:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000392:	3304      	adds	r3, #4

08000394 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000394:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000396:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000398:	d3f9      	bcc.n	800038e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800039a:	4a09      	ldr	r2, [pc, #36]	@ (80003c0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800039c:	4c09      	ldr	r4, [pc, #36]	@ (80003c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800039e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003a0:	e001      	b.n	80003a6 <LoopFillZerobss>

080003a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003a4:	3204      	adds	r2, #4

080003a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003a8:	d3fb      	bcc.n	80003a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80003aa:	f000 f821 	bl	80003f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003ae:	f7ff fee9 	bl	8000184 <main>
  bx lr
 80003b2:	4770      	bx	lr
  ldr r0, =_sdata
 80003b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003b8:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80003bc:	08000458 	.word	0x08000458
  ldr r2, =_sbss
 80003c0:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80003c4:	20000024 	.word	0x20000024

080003c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003c8:	e7fe      	b.n	80003c8 <ADC1_2_IRQHandler>
	...

080003cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80003d0:	4b05      	ldr	r3, [pc, #20]	@ (80003e8 <HAL_IncTick+0x1c>)
 80003d2:	781b      	ldrb	r3, [r3, #0]
 80003d4:	461a      	mov	r2, r3
 80003d6:	4b05      	ldr	r3, [pc, #20]	@ (80003ec <HAL_IncTick+0x20>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	4413      	add	r3, r2
 80003dc:	4a03      	ldr	r2, [pc, #12]	@ (80003ec <HAL_IncTick+0x20>)
 80003de:	6013      	str	r3, [r2, #0]
}
 80003e0:	bf00      	nop
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bc80      	pop	{r7}
 80003e6:	4770      	bx	lr
 80003e8:	20000000 	.word	0x20000000
 80003ec:	20000020 	.word	0x20000020

080003f0 <__libc_init_array>:
 80003f0:	b570      	push	{r4, r5, r6, lr}
 80003f2:	2600      	movs	r6, #0
 80003f4:	4d0c      	ldr	r5, [pc, #48]	@ (8000428 <__libc_init_array+0x38>)
 80003f6:	4c0d      	ldr	r4, [pc, #52]	@ (800042c <__libc_init_array+0x3c>)
 80003f8:	1b64      	subs	r4, r4, r5
 80003fa:	10a4      	asrs	r4, r4, #2
 80003fc:	42a6      	cmp	r6, r4
 80003fe:	d109      	bne.n	8000414 <__libc_init_array+0x24>
 8000400:	f000 f81a 	bl	8000438 <_init>
 8000404:	2600      	movs	r6, #0
 8000406:	4d0a      	ldr	r5, [pc, #40]	@ (8000430 <__libc_init_array+0x40>)
 8000408:	4c0a      	ldr	r4, [pc, #40]	@ (8000434 <__libc_init_array+0x44>)
 800040a:	1b64      	subs	r4, r4, r5
 800040c:	10a4      	asrs	r4, r4, #2
 800040e:	42a6      	cmp	r6, r4
 8000410:	d105      	bne.n	800041e <__libc_init_array+0x2e>
 8000412:	bd70      	pop	{r4, r5, r6, pc}
 8000414:	f855 3b04 	ldr.w	r3, [r5], #4
 8000418:	4798      	blx	r3
 800041a:	3601      	adds	r6, #1
 800041c:	e7ee      	b.n	80003fc <__libc_init_array+0xc>
 800041e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000422:	4798      	blx	r3
 8000424:	3601      	adds	r6, #1
 8000426:	e7f2      	b.n	800040e <__libc_init_array+0x1e>
 8000428:	08000450 	.word	0x08000450
 800042c:	08000450 	.word	0x08000450
 8000430:	08000450 	.word	0x08000450
 8000434:	08000454 	.word	0x08000454

08000438 <_init>:
 8000438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800043a:	bf00      	nop
 800043c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800043e:	bc08      	pop	{r3}
 8000440:	469e      	mov	lr, r3
 8000442:	4770      	bx	lr

08000444 <_fini>:
 8000444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000446:	bf00      	nop
 8000448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800044a:	bc08      	pop	{r3}
 800044c:	469e      	mov	lr, r3
 800044e:	4770      	bx	lr
