pin,slack
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1:A,16240
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1:B,16199
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1:C,16154
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1:D,16056
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1:Y,16056
tx_obuf/U_IOPAD:D,
tx_obuf/U_IOPAD:E,
tx_obuf/U_IOPAD:PAD,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQ30B9[11]:B,18104
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQ30B9[11]:CC,16003
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQ30B9[11]:P,18104
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQ30B9[11]:S,16003
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQ30B9[11]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQ30B9[11]:Y3A,
clk_ibuf/U_IOIN:Y,
clk_ibuf/U_IOIN:YIN,
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[6]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[6]:CLK,18223
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[6]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[6]:EN,17230
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[6]:Q,18223
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[1]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[1]:CLK,16814
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[1]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[1]:EN,17230
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[1]:Q,16814
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[5]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[5]:CLK,18370
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[5]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[5]:EN,17230
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[5]:Q,18370
uart_i/COREUART_C0_0/make_RX/framing_error_int:ALn,
uart_i/COREUART_C0_0/make_RX/framing_error_int:CLK,18205
uart_i/COREUART_C0_0/make_RX/framing_error_int:D,17291
uart_i/COREUART_C0_0/make_RX/framing_error_int:EN,18873
uart_i/COREUART_C0_0/make_RX/framing_error_int:Q,18205
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2:A,16559
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2:B,18288
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2:C,16551
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2:D,17260
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2:Y,16551
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[5]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[5]:CLK,16174
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[5]:D,16053
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[5]:Q,16174
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1:A,16747
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1:B,16713
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1:C,16650
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1:D,16551
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1:Y,16551
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[0]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[0]:CLK,16556
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[0]:D,16608
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[0]:Q,16556
rstn_1:A,
rstn_1:B,
rstn_1:Y,
button1_ibuf/U_IOIN:Y,
button1_ibuf/U_IOIN:YIN,
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2_1_sqmuxa_i:A,17460
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2_1_sqmuxa_i:B,16484
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2_1_sqmuxa_i:C,18122
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2_1_sqmuxa_i:D,18043
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2_1_sqmuxa_i:Y,16484
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2]:A,17395
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2]:B,15824
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2]:C,18250
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2]:Y,15824
rx_ibuf/U_IOIN:Y,
rx_ibuf/U_IOIN:YIN,
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_120_i_a5_1:A,17588
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_120_i_a5_1:B,17545
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_120_i_a5_1:C,16653
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_120_i_a5_1:D,17386
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_120_i_a5_1:Y,16653
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[2]:A,18318
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[2]:B,15669
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[2]:C,18221
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[2]:D,18130
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[2]:Y,15669
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[0]:A,15712
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[0]:B,18283
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[0]:C,16633
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[0]:Y,15712
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[1]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[1]:CLK,16154
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[1]:D,16279
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[1]:Q,16154
uart_i/COREUART_C0_0/make_RX/receive_count[0]:ALn,
uart_i/COREUART_C0_0/make_RX/receive_count[0]:CLK,15824
uart_i/COREUART_C0_0/make_RX/receive_count[0]:D,15712
uart_i/COREUART_C0_0/make_RX/receive_count[0]:EN,18873
uart_i/COREUART_C0_0/make_RX/receive_count[0]:Q,15824
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa:A,17377
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa:B,17230
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa:C,18112
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa:D,17944
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa:Y,17230
uart_i/COREUART_C0_0/make_RX/un1_samples8_2_0:A,17293
uart_i/COREUART_C0_0/make_RX/un1_samples8_2_0:B,17262
uart_i/COREUART_C0_0/make_RX/un1_samples8_2_0:Y,17262
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_1:CC[0],16003
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_1:CC[1],15957
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_1:CI,15957
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_1:P[0],18104
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_1:P[1],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_1:Y3A[0],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_1:Y3A[1],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_1:Y3[0],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_1:Y3[1],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[0]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[0]:CLK,16056
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[0]:D,16400
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[0]:Q,16056
uart_i/COREUART_C0_0/make_RX/rx_shift[1]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_shift[1]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[1]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[1]:EN,17116
uart_i/COREUART_C0_0/make_RX/rx_shift[1]:Q,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[1]:SLn,18180
uart_i/COREUART_C0_0/make_RX/rx_shift[2]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_shift[2]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[2]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[2]:EN,17116
uart_i/COREUART_C0_0/make_RX/rx_shift[2]:Q,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[2]:SLn,18180
uart_i/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1_1.CO1:A,17553
uart_i/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1_1.CO1:B,15824
uart_i/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1_1.CO1:C,17462
uart_i/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1_1.CO1:Y,15824
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNITQEV8[10]:B,17995
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNITQEV8[10]:CC,15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNITQEV8[10]:P,17995
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNITQEV8[10]:S,15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNITQEV8[10]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNITQEV8[10]:Y3A,
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]:A,17395
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]:B,16608
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]:C,18250
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]:D,18147
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]:Y,16608
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[0]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[0]:CLK,17592
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[0]:D,19111
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[0]:EN,17230
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[0]:Q,17592
uart_i/COREUART_C0_0/make_RX/samples[2]:ALn,
uart_i/COREUART_C0_0/make_RX/samples[2]:CLK,16563
uart_i/COREUART_C0_0/make_RX/samples[2]:D,
uart_i/COREUART_C0_0/make_RX/samples[2]:EN,18873
uart_i/COREUART_C0_0/make_RX/samples[2]:Q,16563
uart_i/COREUART_C0_0/make_RX/rx_shift[0]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_shift[0]:CLK,19111
uart_i/COREUART_C0_0/make_RX/rx_shift[0]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[0]:EN,17116
uart_i/COREUART_C0_0/make_RX/rx_shift[0]:Q,19111
uart_i/COREUART_C0_0/make_RX/rx_shift[0]:SLn,18180
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[7]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[7]:CLK,18267
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[7]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[7]:EN,17230
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[7]:Q,18267
uart_i/COREUART_C0_0/make_RX/receive_count[1]:ALn,
uart_i/COREUART_C0_0/make_RX/receive_count[1]:CLK,15862
uart_i/COREUART_C0_0/make_RX/receive_count[1]:D,15712
uart_i/COREUART_C0_0/make_RX/receive_count[1]:EN,18873
uart_i/COREUART_C0_0/make_RX/receive_count[1]:Q,15862
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[2]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[2]:CLK,16672
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[2]:D,15824
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[2]:Q,16672
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a5[0]:A,17496
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a5[0]:B,16633
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a5[0]:C,17402
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a5[0]:D,17306
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a5[0]:Y,16633
uart_i/COREUART_C0_0/make_RX/rx_shift[4]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_shift[4]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[4]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[4]:EN,17116
uart_i/COREUART_C0_0/make_RX/rx_shift[4]:Q,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[4]:SLn,18180
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[10]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[10]:CLK,16199
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[10]:D,15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[10]:Q,16199
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_120_i_a5:A,17502
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_120_i_a5:B,17470
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_120_i_a5:C,17405
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_120_i_a5:D,17306
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_120_i_a5:Y,17306
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10:A,16748
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10:B,16723
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10:C,16639
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10:D,16559
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10:Y,16559
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIRBH55[5]:B,17869
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIRBH55[5]:CC,16053
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIRBH55[5]:P,17869
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIRBH55[5]:S,16053
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIRBH55[5]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIRBH55[5]:Y3A,
I_1/U0:A,
I_1/U0:Y,
uart_i/COREUART_C0_0/make_RX/receive_count[3]:ALn,
uart_i/COREUART_C0_0/make_RX/receive_count[3]:CLK,15945
uart_i/COREUART_C0_0/make_RX/receive_count[3]:D,16564
uart_i/COREUART_C0_0/make_RX/receive_count[3]:EN,18873
uart_i/COREUART_C0_0/make_RX/receive_count[3]:Q,15945
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[4]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[4]:CLK,17489
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[4]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[4]:EN,17230
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[4]:Q,17489
uart_reader_i/led42lto7:A,18370
uart_reader_i/led42lto7:B,16777
uart_reader_i/led42lto7:C,18267
uart_reader_i/led42lto7:D,18223
uart_reader_i/led42lto7:Y,16777
uart_i/COREUART_C0_0/make_RX/framing_error_i_RNO:A,18132
uart_i/COREUART_C0_0/make_RX/framing_error_i_RNO:B,18205
uart_i/COREUART_C0_0/make_RX/framing_error_i_RNO:Y,18132
uart_i/COREUART_C0_0/make_RX/samples[0]:ALn,
uart_i/COREUART_C0_0/make_RX/samples[0]:CLK,16672
uart_i/COREUART_C0_0/make_RX/samples[0]:D,19094
uart_i/COREUART_C0_0/make_RX/samples[0]:EN,18873
uart_i/COREUART_C0_0/make_RX/samples[0]:Q,16672
LED4_obuf/U_IOPAD:D,
LED4_obuf/U_IOPAD:E,
LED4_obuf/U_IOPAD:PAD,
uart_i/COREUART_C0_0/make_RX/rx_state_s0_0_a2:A,15704
uart_i/COREUART_C0_0/make_RX/rx_state_s0_0_a2:B,15669
uart_i/COREUART_C0_0/make_RX/rx_state_s0_0_a2:Y,15669
LED3_obuf/U_IOTRI:DOUT,
LED3_obuf/U_IOTRI:EOUT,
uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5:A,17548
uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5:B,17451
uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5:C,17291
uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5:Y,17291
uart_i/COREUART_C0_0/make_RX/receive_full_int:ALn,
uart_i/COREUART_C0_0/make_RX/receive_full_int:CLK,18112
uart_i/COREUART_C0_0/make_RX/receive_full_int:EN,17262
uart_i/COREUART_C0_0/make_RX/receive_full_int:Q,18112
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_8:A,16130
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_8:B,16089
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_8:C,16044
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_8:D,15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_8:Y,15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNO[12]:B,18229
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNO[12]:CC,15957
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNO[12]:P,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNO[12]:S,15957
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNO[12]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNO[12]:Y3A,
clk_ibuf/U_IOPAD:PAD,
clk_ibuf/U_IOPAD:Y,
tx_obuf/U_IOTRI:DOUT,
tx_obuf/U_IOTRI:EOUT,
rstn_ibuf/U_IOIN:Y,
rstn_ibuf/U_IOIN:YIN,
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]:A,17395
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]:B,15824
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]:C,18250
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]:D,18159
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]:Y,15824
LED2_obuf/U_IOTRI:D,
LED2_obuf/U_IOTRI:DOUT,
LED2_obuf/U_IOTRI:EOUT,
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a5_0[3]:A,16672
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a5_0[3]:B,16629
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a5_0[3]:C,16563
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a5_0[3]:D,15669
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a5_0[3]:Y,15669
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNICDNS6[7]:B,17910
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNICDNS6[7]:CC,15972
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNICDNS6[7]:P,17910
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNICDNS6[7]:S,15972
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNICDNS6[7]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNICDNS6[7]:Y3A,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIJSKD3[1]:B,17848
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIJSKD3[1]:CC,16279
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIJSKD3[1]:P,17848
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIJSKD3[1]:S,16279
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIJSKD3[1]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIJSKD3[1]:Y3A,
uart_i/COREUART_C0_0/make_RX/overflow_xhdl1_0_sqmuxa:A,18132
uart_i/COREUART_C0_0/make_RX/overflow_xhdl1_0_sqmuxa:B,18205
uart_i/COREUART_C0_0/make_RX/overflow_xhdl1_0_sqmuxa:Y,18132
uart_reader_i/LED4:CLK,
uart_reader_i/LED4:D,16777
uart_reader_i/LED4:Q,
uart_reader_i/LED2:CLK,
uart_reader_i/LED2:D,19111
uart_reader_i/LED2:Q,
uart_i/COREUART_C0_0/make_RX/rx_state_s1_0_a5:A,17422
uart_i/COREUART_C0_0/make_RX/rx_state_s1_0_a5:B,17377
uart_i/COREUART_C0_0/make_RX/rx_state_s1_0_a5:Y,17377
uart_i/COREUART_C0_0/make_RX/overflow_int:ALn,
uart_i/COREUART_C0_0/make_RX/overflow_int:CLK,18205
uart_i/COREUART_C0_0/make_RX/overflow_int:D,17333
uart_i/COREUART_C0_0/make_RX/overflow_int:EN,18873
uart_i/COREUART_C0_0/make_RX/overflow_int:Q,18205
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[0],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[10],15976
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[11],15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[1],17070
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[2],16279
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[3],16073
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[4],16022
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[5],15994
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[6],16053
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[7],16007
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[8],15972
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[9],16029
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CO,15957
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[0],16784
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[10],17934
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[11],17995
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[1],15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[2],17848
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[3],16075
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[4],17846
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[5],17919
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[6],17869
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[7],16015
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[8],17910
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[9],16143
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[0],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[10],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[11],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[1],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[2],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[3],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[4],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[5],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[6],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[7],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[8],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[9],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[0],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[10],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[11],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[1],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[2],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[3],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[4],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[5],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[6],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[7],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[8],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[9],
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2_RNO:A,17492
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2_RNO:B,18323
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2_RNO:Y,17492
uart_i/COREUART_C0_0/RXRDY_NEW.un1_rx_fifo:A,18239
uart_i/COREUART_C0_0/RXRDY_NEW.un1_rx_fifo:B,18205
uart_i/COREUART_C0_0/RXRDY_NEW.un1_rx_fifo:Y,18205
uart_i/COREUART_C0_0/make_RX/un1_samples8_2_2:A,17493
uart_i/COREUART_C0_0/make_RX/un1_samples8_2_2:B,17460
uart_i/COREUART_C0_0/make_RX/un1_samples8_2_2:Y,17460
LED4_obuf/U_IOTRI:D,
LED4_obuf/U_IOTRI:DOUT,
LED4_obuf/U_IOTRI:EOUT,
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:A,17308
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:B,17261
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:C,17116
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:Y,17116
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1:A,16551
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1:B,16556
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1:C,17388
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1:D,17296
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1:Y,16551
uart_i/COREUART_C0_0/make_RX/overflow_xhdl1:ALn,
uart_i/COREUART_C0_0/make_RX/overflow_xhdl1:CLK,18333
uart_i/COREUART_C0_0/make_RX/overflow_xhdl1:EN,18132
uart_i/COREUART_C0_0/make_RX/overflow_xhdl1:Q,18333
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[3]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[3]:CLK,16715
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[3]:D,15824
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[3]:Q,16715
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQVBS6[6]:B,16015
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQVBS6[6]:C,17789
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQVBS6[6]:CC,16007
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQVBS6[6]:P,16015
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQVBS6[6]:S,16007
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQVBS6[6]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQVBS6[6]:Y3A,
uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5_2:A,17480
uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5_2:B,17454
uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5_2:C,17371
uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5_2:D,17291
uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5_2:Y,17291
LED1_obuf/U_IOPAD:D,
LED1_obuf/U_IOPAD:E,
LED1_obuf/U_IOPAD:PAD,
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[1]:A,15712
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[1]:B,18283
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[1]:C,18215
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[1]:Y,15712
uart_i/COREUART_C0_0/make_RX/rx_parity_calc:ALn,
uart_i/COREUART_C0_0/make_RX/rx_parity_calc:CLK,18261
uart_i/COREUART_C0_0/make_RX/rx_parity_calc:D,17366
uart_i/COREUART_C0_0/make_RX/rx_parity_calc:EN,18873
uart_i/COREUART_C0_0/make_RX/rx_parity_calc:Q,18261
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o5[0]:A,17531
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o5[0]:B,17488
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o5[0]:C,16595
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o5[0]:D,15669
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o5[0]:Y,15669
uart_i/COREUART_C0_0/make_RX/rx_state[1]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_state[1]:CLK,15704
uart_i/COREUART_C0_0/make_RX/rx_state[1]:D,16559
uart_i/COREUART_C0_0/make_RX/rx_state[1]:EN,18132
uart_i/COREUART_C0_0/make_RX/rx_state[1]:Q,15704
uart_reader_i/LED1:CLK,
uart_reader_i/LED1:D,18267
uart_reader_i/LED1:Q,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI1JTJ8[9]:B,17934
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI1JTJ8[9]:CC,15976
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI1JTJ8[9]:P,17934
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI1JTJ8[9]:S,15976
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI1JTJ8[9]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI1JTJ8[9]:Y3A,
LED2_obuf/U_IOPAD:D,
LED2_obuf/U_IOPAD:E,
LED2_obuf/U_IOPAD:PAD,
button1_ibuf/U_IOPAD:PAD,
button1_ibuf/U_IOPAD:Y,
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[3]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[3]:CLK,17445
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[3]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[3]:EN,17230
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[3]:Q,17445
uart_i/COREUART_C0_0/make_RX/rx_shift[7]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_shift[7]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[7]:D,19111
uart_i/COREUART_C0_0/make_RX/rx_shift[7]:EN,17116
uart_i/COREUART_C0_0/make_RX/rx_shift[7]:Q,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[7]:SLn,18180
uart_i/COREUART_C0_0/make_RX/rx_state[0]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_state[0]:CLK,15669
uart_i/COREUART_C0_0/make_RX/rx_state[0]:D,16551
uart_i/COREUART_C0_0/make_RX/rx_state[0]:EN,18873
uart_i/COREUART_C0_0/make_RX/rx_state[0]:Q,15669
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[11]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[11]:CLK,16240
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[11]:D,16003
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[11]:Q,16240
uart_i/COREUART_C0_0/make_RX/un1_samples8_1_0:A,17233
uart_i/COREUART_C0_0/make_RX/un1_samples8_1_0:B,18049
uart_i/COREUART_C0_0/make_RX/un1_samples8_1_0:C,17116
uart_i/COREUART_C0_0/make_RX/un1_samples8_1_0:Y,17116
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0]:A,17395
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0]:B,16608
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0]:C,18238
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0]:Y,16608
uart_i/COREUART_C0_0/make_RX/rx_shift[6]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_shift[6]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[6]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[6]:EN,17116
uart_i/COREUART_C0_0/make_RX/rx_shift[6]:Q,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[6]:SLn,18180
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIB0655[4]:B,17919
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIB0655[4]:CC,15994
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIB0655[4]:P,17919
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIB0655[4]:S,15994
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIB0655[4]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIB0655[4]:Y3A,
uart_i/COREUART_C0_0/make_RX/rx_par_calc.rx_parity_calc_3_u:A,17492
uart_i/COREUART_C0_0/make_RX/rx_par_calc.rx_parity_calc_3_u:B,17366
uart_i/COREUART_C0_0/make_RX/rx_par_calc.rx_parity_calc_3_u:C,18261
uart_i/COREUART_C0_0/make_RX/rx_par_calc.rx_parity_calc_3_u:D,17399
uart_i/COREUART_C0_0/make_RX/rx_par_calc.rx_parity_calc_3_u:Y,17366
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_clock_int:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_clock_int:CLK,16640
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_clock_int:D,17266
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_clock_int:Q,16640
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[1]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[1]:CLK,16624
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[1]:D,16608
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[1]:Q,16624
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[3]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[3]:CLK,16088
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[3]:D,16022
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[3]:Q,16088
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1:A,17018
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1:B,16056
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1:C,15990
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1:CC,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1:D,15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1:P,16784
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1:Y,15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1:Y3A,
uart_i/COREUART_C0_0/make_RX/rx_statece[1]:A,18132
uart_i/COREUART_C0_0/make_RX/rx_statece[1]:B,18170
uart_i/COREUART_C0_0/make_RX/rx_statece[1]:Y,18132
uart_reader_i/led42lto4:A,17592
uart_reader_i/led42lto4:B,16777
uart_reader_i/led42lto4:C,17489
uart_reader_i/led42lto4:D,17445
uart_reader_i/led42lto4:Y,16777
LED3_obuf/U_IOPAD:D,
LED3_obuf/U_IOPAD:E,
LED3_obuf/U_IOPAD:PAD,
uart_i/COREUART_C0_0/make_RX/rx_filtered_i_o2:A,17554
uart_i/COREUART_C0_0/make_RX/rx_filtered_i_o2:B,17523
uart_i/COREUART_C0_0/make_RX/rx_filtered_i_o2:C,17451
uart_i/COREUART_C0_0/make_RX/rx_filtered_i_o2:Y,17451
uart_i/COREUART_C0_0/make_RX/stop_strobe_i_1_sqmuxa_0_a5:A,17407
uart_i/COREUART_C0_0/make_RX/stop_strobe_i_1_sqmuxa_0_a5:B,17505
uart_i/COREUART_C0_0/make_RX/stop_strobe_i_1_sqmuxa_0_a5:Y,17407
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0]:A,16708
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0]:B,16655
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0]:C,16595
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0]:Y,16595
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[12]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[12]:CLK,17018
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[12]:D,15957
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[12]:Q,17018
uart_reader_i/led42lto4_1:A,16814
uart_reader_i/led42lto4_1:B,16777
uart_reader_i/led42lto4_1:Y,16777
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18:A,16559
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18:B,17399
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18:C,18226
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18:Y,16559
uart_i/COREUART_C0_0/make_RX/receive_count[2]:ALn,
uart_i/COREUART_C0_0/make_RX/receive_count[2]:CLK,15971
uart_i/COREUART_C0_0/make_RX/receive_count[2]:D,15669
uart_i/COREUART_C0_0/make_RX/receive_count[2]:EN,18873
uart_i/COREUART_C0_0/make_RX/receive_count[2]:Q,15971
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNID3IJ8[8]:B,16143
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNID3IJ8[8]:C,17917
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNID3IJ8[8]:CC,16029
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNID3IJ8[8]:P,16143
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNID3IJ8[8]:S,16029
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNID3IJ8[8]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNID3IJ8[8]:Y3A,
uart_i/COREUART_C0_0/make_RX/make_parity_err.un87_baud_clock_0_a5:A,15824
uart_i/COREUART_C0_0/make_RX/make_parity_err.un87_baud_clock_0_a5:B,16640
uart_i/COREUART_C0_0/make_RX/make_parity_err.un87_baud_clock_0_a5:Y,15824
uart_i/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_1_i:A,17460
uart_i/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_1_i:B,17381
uart_i/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_1_i:C,18029
uart_i/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_1_i:D,17262
uart_i/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_1_i:Y,17262
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[2]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[2]:CLK,16777
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[2]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[2]:EN,17230
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[2]:Q,16777
rx_ibuf/U_IOPAD:PAD,
rx_ibuf/U_IOPAD:Y,
rstn_ibuf/U_IOPAD:PAD,
rstn_ibuf/U_IOPAD:Y,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIECF45[2]:B,16075
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIECF45[2]:C,17849
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIECF45[2]:CC,16073
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIECF45[2]:P,16075
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIECF45[2]:S,16073
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIECF45[2]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIECF45[2]:Y3A,
uart_i/COREUART_C0_0/make_RX/stop_strobe_i:ALn,
uart_i/COREUART_C0_0/make_RX/stop_strobe_i:CLK,18205
uart_i/COREUART_C0_0/make_RX/stop_strobe_i:D,17407
uart_i/COREUART_C0_0/make_RX/stop_strobe_i:EN,18873
uart_i/COREUART_C0_0/make_RX/stop_strobe_i:Q,18205
uart_i/COREUART_C0_0/make_RX/rx_shift[3]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_shift[3]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[3]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[3]:EN,17116
uart_i/COREUART_C0_0/make_RX/rx_shift[3]:Q,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[3]:SLn,18180
LED1_obuf/U_IOTRI:D,
LED1_obuf/U_IOTRI:DOUT,
LED1_obuf/U_IOTRI:EOUT,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI7L9D3[0]:B,15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI7L9D3[0]:C,17720
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI7L9D3[0]:CC,17070
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI7L9D3[0]:P,15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI7L9D3[0]:S,16400
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI7L9D3[0]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI7L9D3[0]:Y3A,
uart_i/COREUART_C0_0/make_RX/samples[1]:ALn,
uart_i/COREUART_C0_0/make_RX/samples[1]:CLK,16629
uart_i/COREUART_C0_0/make_RX/samples[1]:D,19094
uart_i/COREUART_C0_0/make_RX/samples[1]:EN,18873
uart_i/COREUART_C0_0/make_RX/samples[1]:Q,16629
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_7:A,16174
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_7:B,16133
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_7:C,16088
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_7:D,15990
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_7:Y,15990
I_1/U0_RGB1:A,
I_1/U0_RGB1:Y,
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2:ALn,
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2:CLK,18370
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2:D,17492
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2:EN,16484
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2:Q,18370
uart_i/COREUART_C0_0/make_RX/rx_shift[5]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_shift[5]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[5]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[5]:EN,17116
uart_i/COREUART_C0_0/make_RX/rx_shift[5]:Q,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[5]:SLn,18180
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[7]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[7]:CLK,16044
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[7]:D,15972
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[7]:Q,16044
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[8]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[8]:CLK,16089
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[8]:D,16029
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[8]:Q,16089
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNISLQ45[3]:B,17846
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNISLQ45[3]:CC,16022
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNISLQ45[3]:P,17846
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNISLQ45[3]:S,16022
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNISLQ45[3]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNISLQ45[3]:Y3A,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[6]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[6]:CLK,15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[6]:D,16007
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[6]:Q,15946
uart_i/COREUART_C0_0/rxrdy_xhdl4:ALn,
uart_i/COREUART_C0_0/rxrdy_xhdl4:CLK,19111
uart_i/COREUART_C0_0/rxrdy_xhdl4:D,19094
uart_i/COREUART_C0_0/rxrdy_xhdl4:EN,18205
uart_i/COREUART_C0_0/rxrdy_xhdl4:Q,19111
uart_i/COREUART_C0_0/make_RX/rx_state_s2_0_o2:A,17439
uart_i/COREUART_C0_0/make_RX/rx_state_s2_0_o2:B,17399
uart_i/COREUART_C0_0/make_RX/rx_state_s2_0_o2:Y,17399
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt_RNI2O091[1]:A,16715
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt_RNI2O091[1]:B,16672
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt_RNI2O091[1]:C,16624
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt_RNI2O091[1]:D,16556
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt_RNI2O091[1]:Y,16556
uart_i/COREUART_C0_0/make_RX/rx_shift[8]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_shift[8]:CLK,19111
uart_i/COREUART_C0_0/make_RX/rx_shift[8]:D,18233
uart_i/COREUART_C0_0/make_RX/rx_shift[8]:EN,17116
uart_i/COREUART_C0_0/make_RX/rx_shift[8]:Q,19111
uart_i/COREUART_C0_0/make_RX/rx_shift[8]:SLn,18180
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[3]:A,16653
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[3]:B,16564
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[3]:C,17306
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[3]:D,17213
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[3]:Y,16564
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[4]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[4]:CLK,16133
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[4]:D,15994
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[4]:Q,16133
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8:A,15971
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8:B,15945
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8:C,15862
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8:D,15824
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8:Y,15824
uart_i/COREUART_C0_0/make_RX/framing_error_i:ALn,
uart_i/COREUART_C0_0/make_RX/framing_error_i:CLK,18267
uart_i/COREUART_C0_0/make_RX/framing_error_i:EN,18132
uart_i/COREUART_C0_0/make_RX/framing_error_i:Q,18267
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14:A,17609
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14:B,17572
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14:C,16559
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14:D,17413
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14:Y,16559
uart_reader_i/parity_err:A,18370
uart_reader_i/parity_err:B,18333
uart_reader_i/parity_err:C,18267
uart_reader_i/parity_err:Y,18267
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[9]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[9]:CLK,16130
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[9]:D,15976
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[9]:Q,16130
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[2]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[2]:CLK,15990
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[2]:D,16073
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[2]:Q,15990
uart_i/COREUART_C0_0/make_RX/rcv_sm.overflow_int_3:A,18353
uart_i/COREUART_C0_0/make_RX/rcv_sm.overflow_int_3:B,17509
uart_i/COREUART_C0_0/make_RX/rcv_sm.overflow_int_3:C,17333
uart_i/COREUART_C0_0/make_RX/rcv_sm.overflow_int_3:Y,17333
clk,
rstn,
button1,
LED1,
LED2,
LED3,
LED4,
rx,
tx,
