=== Testing VPSRAD (Vector Packed Shift Right Arithmetic Doubleword) ===

--- 128-bit Tests ---
Test 1: VPSRAD xmm, xmm, 1
Source: 67 45 23 01 ef cd ab 89 ff ff ff 7f 00 00 00 80 
Result: b3 a2 91 00 f7 e6 d5 c4 ff ff ff 3f 00 00 00 c0 
Comparison: PASS

Test 2: VPSRAD xmm, xmm, 2
Result: 59 d1 48 00 7b f3 6a e2 ff ff ff 1f 00 00 00 e0 
Comparison: PASS

Test 3: VPSRAD xmm, xmm, 31
Result: 00 00 00 00 ff ff ff ff 00 00 00 00 ff ff ff ff 
Comparison: PASS

--- 256-bit Tests ---

Test 4: VPSRAD ymm, ymm, 1
Source: 67 45 23 01 ef cd ab 89 ff ff ff 7f 00 00 00 80 67 45 23 01 ef cd ab 89 ff ff ff 7f 00 00 00 80 
Result: b3 a2 91 00 f7 e6 d5 c4 ff ff ff 3f 00 00 00 c0 b3 a2 91 00 f7 e6 d5 c4 ff ff ff 3f 00 00 00 c0 
Comparison: PASS

Test 5: VPSRAD ymm, ymm, 2
Result: 59 d1 48 00 7b f3 6a e2 ff ff ff 1f 00 00 00 e0 59 d1 48 00 7b f3 6a e2 ff ff ff 1f 00 00 00 e0 
Comparison: PASS

Test 6: VPSRAD ymm, ymm, 31
Result: 00 00 00 00 ff ff ff ff 00 00 00 00 ff ff ff ff 00 00 00 00 ff ff ff ff 00 00 00 00 ff ff ff ff 
Comparison: PASS

--- Boundary Tests ---

Test 7: Shift count 0 (no change)
Result: 67 45 23 01 ef cd ab 89 ff ff ff 7f 00 00 00 80 
Comparison: PASS

Test 8: Shift count 32 (should be all sign bits)
Result: 00 00 00 00 ff ff ff ff 00 00 00 00 ff ff ff ff 
Comparison: PASS
