;redcode
;assert 1
	SPL 0, <-12
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 3, @21
	JMZ 0, -815
	MOV @-127, 100
	DJN -0, 800
	JMZ 0, -815
	JMZ 0, -815
	SUB @-157, 100
	CMP -507, <-120
	JMN -0, 800
	DAT #-0, #800
	MOV -1, <-20
	SLT 0, 80
	SLT @13, 2
	MOV -7, -123
	SLT @13, 2
	CMP -207, <-120
	DJN 3, #121
	CMP -207, <-120
	SLT 0, 80
	SUB @-127, -100
	MOV -207, <-120
	MOV -207, <-120
	JMP 102, 4
	SUB @-127, 100
	CMP #670, 64
	SUB -207, <-120
	SLT 0, 108
	SUB -207, <-120
	DAT #-0, #800
	DAT #-0, #800
	DAT #-0, #800
	ADD #270, <1
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -522, -815
	MOV -522, -815
	SUB -207, <-120
	MOV -522, -815
	SPL 0, <-12
	SPL 0, <-12
	SPL 0, <-12
	MOV -1, <-20
	SPL 0, <-12
	SPL 0, <-12
	MOV -1, <-20
	MOV -7, <-20
