<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>libopencm3: Dma_defines</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.1.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="../../usb/html/modules.html"><span>Generic&#160;USB</span></a></li>
      <li><a href="../../stm32f1/html/modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f4/html/modules.html"><span>STM32F4</span></a></li>
      <li><a href="modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../emf32g/html/modules.html"><span>EMF32&#160;Gecko</span></a></li>
      <li><a href="../../emf32gg/html/modules.html"><span>EMF32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../emf32lg/html/modules.html"><span>EMF32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../emf32tg/html/modules.html"><span>EMF32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__dma__defines.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Dma_defines</div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for Dma_defines:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__dma__defines.png" border="0" alt="" usemap="#group____dma____defines"/>
<map name="group____dma____defines" id="group____dma____defines">
<area shape="rect" id="node1" href="group__dma__pburst.html" title="DMA Peripheral Burst\l Length" alt="" coords="169,5,319,51"/><area shape="rect" id="node2" href="group__dma__ch__pri.html" title="DMA Channel Priority\l Levels" alt="" coords="169,74,319,121"/><area shape="rect" id="node3" href="group__dma__st__dir.html" title="DMA Stream Data transfer\l direction" alt="" coords="155,143,333,190"/><area shape="rect" id="node4" href="group__dma__if__offset.html" title="DMA Interrupt Flag\l Offsets within channel\l flag group." alt="" coords="167,213,321,277"/><area shape="rect" id="node5" href="group__dma__st__number.html" title="DMA Stream Number" alt="" coords="171,301,317,331"/><area shape="rect" id="node6" href="group__dma__fifo__status.html" title="FIFO Status" alt="" coords="197,355,291,384"/><area shape="rect" id="node7" href="group__dma__mburst.html" title="DMA Memory Burst Length" alt="" coords="153,408,335,437"/><area shape="rect" id="node8" href="group__dma__ch.html" title="DMA Channel Number" alt="" coords="167,461,321,491"/><area shape="rect" id="node9" href="group__dma__st__memwidth.html" title="DMA Stream Memory Word\l Width" alt="" coords="152,514,336,561"/><area shape="rect" id="node10" href="group__dma__ch__perwidth.html" title="DMA Channel Peripheral\l Word Width" alt="" coords="161,583,327,630"/><area shape="rect" id="node11" href="group__dma__ch__memwidth.html" title="DMA Channel Memory\l Word Width" alt="" coords="167,653,321,699"/><area shape="rect" id="node12" href="group__dma__ch__sel.html" title="DMA Channel Select" alt="" coords="172,723,316,752"/><area shape="rect" id="node13" href="group__dma__fifo__thresh.html" title="FIFO Threshold selection" alt="" coords="160,776,328,805"/><area shape="rect" id="node14" href="group__dma__st__pri.html" title="DMA Stream Priority\l Levels" alt="" coords="173,829,315,875"/><area shape="rect" id="node16" href="group__dma__st__perwidth.html" title="DMA Stream Peripheral\l Word Width" alt="" coords="164,898,324,945"/></map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__dma__if__offset"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__if__offset.html">DMA Interrupt Flag Offsets within channel flag group.</a></td></tr>
<tr class="memitem:group__dma__ch__pri"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__ch__pri.html">DMA Channel Priority Levels</a></td></tr>
<tr class="memitem:group__dma__ch__memwidth"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__ch__memwidth.html">DMA Channel Memory Word Width</a></td></tr>
<tr class="memitem:group__dma__ch__perwidth"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__ch__perwidth.html">DMA Channel Peripheral Word Width</a></td></tr>
<tr class="memitem:group__dma__ch"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__ch.html">DMA Channel Number</a></td></tr>
<tr class="memitem:group__dma__st__number"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__st__number.html">DMA Stream Number</a></td></tr>
<tr class="memitem:group__dma__st__dir"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__st__dir.html">DMA Stream Data transfer direction</a></td></tr>
<tr class="memitem:group__dma__st__perwidth"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__st__perwidth.html">DMA Stream Peripheral Word Width</a></td></tr>
<tr class="memitem:group__dma__st__memwidth"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__st__memwidth.html">DMA Stream Memory Word Width</a></td></tr>
<tr class="memitem:group__dma__st__pri"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__st__pri.html">DMA Stream Priority Levels</a></td></tr>
<tr class="memitem:group__dma__pburst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__pburst.html">DMA Peripheral Burst Length</a></td></tr>
<tr class="memitem:group__dma__mburst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__mburst.html">DMA Memory Burst Length</a></td></tr>
<tr class="memitem:group__dma__ch__sel"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__ch__sel.html">DMA Channel Select</a></td></tr>
<tr class="memitem:group__dma__fifo__thresh"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__fifo__thresh.html">FIFO Threshold selection</a></td></tr>
<tr class="memitem:group__dma__fifo__status"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__fifo__status.html">FIFO Status</a></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga3b2bc730997955bfc6db23139525827c"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga3b2bc730997955bfc6db23139525827c">dma_channel_reset</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> channel)</td></tr>
<tr class="memdesc:ga3b2bc730997955bfc6db23139525827c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Reset.  <a href="#ga3b2bc730997955bfc6db23139525827c"></a><br/></td></tr>
<tr class="memitem:ga617eb5cd853d37e116247915aee301be"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga617eb5cd853d37e116247915aee301be">dma_enable_mem2mem_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> channel)</td></tr>
<tr class="memdesc:ga617eb5cd853d37e116247915aee301be"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Memory to Memory Transfers.  <a href="#ga617eb5cd853d37e116247915aee301be"></a><br/></td></tr>
<tr class="memitem:ga1816ec1c02bc4731f7e0ce175c6ba272"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga1816ec1c02bc4731f7e0ce175c6ba272">dma_set_read_from_peripheral</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> channel)</td></tr>
<tr class="memdesc:ga1816ec1c02bc4731f7e0ce175c6ba272"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Transfers from a Peripheral.  <a href="#ga1816ec1c02bc4731f7e0ce175c6ba272"></a><br/></td></tr>
<tr class="memitem:gaa70ac5daa668c30783552ea0e531d9df"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaa70ac5daa668c30783552ea0e531d9df">dma_set_read_from_memory</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> channel)</td></tr>
<tr class="memdesc:gaa70ac5daa668c30783552ea0e531d9df"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Transfers from Memory.  <a href="#gaa70ac5daa668c30783552ea0e531d9df"></a><br/></td></tr>
<tr class="memitem:ga48e3c1011542fdfad681aa7e554608f5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga48e3c1011542fdfad681aa7e554608f5">dma_enable_channel</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> channel)</td></tr>
<tr class="memdesc:ga48e3c1011542fdfad681aa7e554608f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable.  <a href="#ga48e3c1011542fdfad681aa7e554608f5"></a><br/></td></tr>
<tr class="memitem:gac5b68ba004c7aed8fc3101fed5f5acd1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gac5b68ba004c7aed8fc3101fed5f5acd1">dma_disable_channel</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> channel)</td></tr>
<tr class="memdesc:gac5b68ba004c7aed8fc3101fed5f5acd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Disable.  <a href="#gac5b68ba004c7aed8fc3101fed5f5acd1"></a><br/></td></tr>
<tr class="memitem:ga42ed4c62751a40c00056541e65fb392d"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga42ed4c62751a40c00056541e65fb392d">dma_stream_reset</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga42ed4c62751a40c00056541e65fb392d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Reset.  <a href="#ga42ed4c62751a40c00056541e65fb392d"></a><br/></td></tr>
<tr class="memitem:ga0ea6a19503965c32eaaa85c7bd1afafc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga0ea6a19503965c32eaaa85c7bd1afafc">dma_set_transfer_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> direction)</td></tr>
<tr class="memdesc:ga0ea6a19503965c32eaaa85c7bd1afafc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Transfer Direction.  <a href="#ga0ea6a19503965c32eaaa85c7bd1afafc"></a><br/></td></tr>
<tr class="memitem:gadbb1a2fafa41e32d76f41d22966e2ddf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gadbb1a2fafa41e32d76f41d22966e2ddf">dma_enable_fixed_peripheral_increment_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:gadbb1a2fafa41e32d76f41d22966e2ddf"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Fixed Sized Peripheral Increment after Transfer.  <a href="#gadbb1a2fafa41e32d76f41d22966e2ddf"></a><br/></td></tr>
<tr class="memitem:ga80b497897ab64ea7a455325c5c6beb88"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga80b497897ab64ea7a455325c5c6beb88">dma_channel_select</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> channel)</td></tr>
<tr class="memdesc:ga80b497897ab64ea7a455325c5c6beb88"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Channel Select.  <a href="#ga80b497897ab64ea7a455325c5c6beb88"></a><br/></td></tr>
<tr class="memitem:gaa56a7d0e9f3080ee118c89b9c698f619"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaa56a7d0e9f3080ee118c89b9c698f619">dma_set_memory_burst</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> burst)</td></tr>
<tr class="memdesc:gaa56a7d0e9f3080ee118c89b9c698f619"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Memory Burst Configuration.  <a href="#gaa56a7d0e9f3080ee118c89b9c698f619"></a><br/></td></tr>
<tr class="memitem:ga0840be17a0164d92a952e7e5bbe9f0ea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga0840be17a0164d92a952e7e5bbe9f0ea">dma_set_peripheral_burst</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> burst)</td></tr>
<tr class="memdesc:ga0840be17a0164d92a952e7e5bbe9f0ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Peripheral Burst Configuration.  <a href="#ga0840be17a0164d92a952e7e5bbe9f0ea"></a><br/></td></tr>
<tr class="memitem:ga3e9058b9a31d7bdc7faf25f21b4cd161"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga3e9058b9a31d7bdc7faf25f21b4cd161">dma_set_initial_target</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> memory)</td></tr>
<tr class="memdesc:ga3e9058b9a31d7bdc7faf25f21b4cd161"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Initial Target Memory.  <a href="#ga3e9058b9a31d7bdc7faf25f21b4cd161"></a><br/></td></tr>
<tr class="memitem:ga508471ce9dcc24efad93fa2e3f94b748"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga508471ce9dcc24efad93fa2e3f94b748">dma_get_target</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga508471ce9dcc24efad93fa2e3f94b748"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Read Current Memory Target.  <a href="#ga508471ce9dcc24efad93fa2e3f94b748"></a><br/></td></tr>
<tr class="memitem:ga6096867a4cc26c84528a1436aecaa52f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga6096867a4cc26c84528a1436aecaa52f">dma_enable_double_buffer_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga6096867a4cc26c84528a1436aecaa52f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Double Buffer Mode.  <a href="#ga6096867a4cc26c84528a1436aecaa52f"></a><br/></td></tr>
<tr class="memitem:ga20fd2fb68c8f1c6d440d15af5264ad23"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga20fd2fb68c8f1c6d440d15af5264ad23">dma_disable_double_buffer_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga20fd2fb68c8f1c6d440d15af5264ad23"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Disable Double Buffer Mode.  <a href="#ga20fd2fb68c8f1c6d440d15af5264ad23"></a><br/></td></tr>
<tr class="memitem:gacb22b2d0c008d166d4eff61cb0ad41cf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gacb22b2d0c008d166d4eff61cb0ad41cf">dma_set_peripheral_flow_control</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:gacb22b2d0c008d166d4eff61cb0ad41cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Peripheral Flow Control.  <a href="#gacb22b2d0c008d166d4eff61cb0ad41cf"></a><br/></td></tr>
<tr class="memitem:gab801cfdb74f87c90af2435b47b1b5806"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gab801cfdb74f87c90af2435b47b1b5806">dma_set_dma_flow_control</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:gab801cfdb74f87c90af2435b47b1b5806"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set DMA Flow Control.  <a href="#gab801cfdb74f87c90af2435b47b1b5806"></a><br/></td></tr>
<tr class="memitem:ga1b38dbfcd08570b6c1c76430560e5734"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga1b38dbfcd08570b6c1c76430560e5734">dma_fifo_status</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga1b38dbfcd08570b6c1c76430560e5734"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Get FIFO Status.  <a href="#ga1b38dbfcd08570b6c1c76430560e5734"></a><br/></td></tr>
<tr class="memitem:ga9ed60ff3a7753a7e97db7d6cdc7d4590"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga9ed60ff3a7753a7e97db7d6cdc7d4590">dma_enable_direct_mode_error_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga9ed60ff3a7753a7e97db7d6cdc7d4590"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Interrupt on Direct Mode Error.  <a href="#ga9ed60ff3a7753a7e97db7d6cdc7d4590"></a><br/></td></tr>
<tr class="memitem:gae5bd785334f757a0deb94fd32b911161"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gae5bd785334f757a0deb94fd32b911161">dma_disable_direct_mode_error_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:gae5bd785334f757a0deb94fd32b911161"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Disable Interrupt on Direct Mode Error.  <a href="#gae5bd785334f757a0deb94fd32b911161"></a><br/></td></tr>
<tr class="memitem:ga8f4431b94cee03c98cf69d6bb9d37273"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga8f4431b94cee03c98cf69d6bb9d37273">dma_enable_fifo_error_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga8f4431b94cee03c98cf69d6bb9d37273"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Enable Interrupt on FIFO Error.  <a href="#ga8f4431b94cee03c98cf69d6bb9d37273"></a><br/></td></tr>
<tr class="memitem:ga4e491aaddefe1915784b77dd03caf917"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga4e491aaddefe1915784b77dd03caf917">dma_disable_fifo_error_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga4e491aaddefe1915784b77dd03caf917"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Disable Interrupt on FIFO Error.  <a href="#ga4e491aaddefe1915784b77dd03caf917"></a><br/></td></tr>
<tr class="memitem:ga3b562e1845f3a6b5436a5fa78a4954f1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga3b562e1845f3a6b5436a5fa78a4954f1">dma_enable_direct_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga3b562e1845f3a6b5436a5fa78a4954f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Enable Direct Mode.  <a href="#ga3b562e1845f3a6b5436a5fa78a4954f1"></a><br/></td></tr>
<tr class="memitem:ga2048378199ef568404905348c2a88914"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga2048378199ef568404905348c2a88914">dma_enable_fifo_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga2048378199ef568404905348c2a88914"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Enable FIFO Mode.  <a href="#ga2048378199ef568404905348c2a88914"></a><br/></td></tr>
<tr class="memitem:ga78dd3ae2d812110282aa6e6878151142"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga78dd3ae2d812110282aa6e6878151142">dma_set_fifo_threshold</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> threshold)</td></tr>
<tr class="memdesc:ga78dd3ae2d812110282aa6e6878151142"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Set FIFO Threshold.  <a href="#ga78dd3ae2d812110282aa6e6878151142"></a><br/></td></tr>
<tr class="memitem:gadbba52dabdfddc96f6cf2f99eb79ed0e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gadbba52dabdfddc96f6cf2f99eb79ed0e">dma_enable_stream</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:gadbba52dabdfddc96f6cf2f99eb79ed0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable.  <a href="#gadbba52dabdfddc96f6cf2f99eb79ed0e"></a><br/></td></tr>
<tr class="memitem:ga83feda3eee5b4c928e179814edf00dcc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga83feda3eee5b4c928e179814edf00dcc">dma_disable_stream</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga83feda3eee5b4c928e179814edf00dcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Disable.  <a href="#ga83feda3eee5b4c928e179814edf00dcc"></a><br/></td></tr>
<tr class="memitem:ga28e354c039983c7b470cf478ca28802f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga28e354c039983c7b470cf478ca28802f">dma_set_memory_address_1</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> address)</td></tr>
<tr class="memdesc:ga28e354c039983c7b470cf478ca28802f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set the Base Memory Address 1.  <a href="#ga28e354c039983c7b470cf478ca28802f"></a><br/></td></tr>
</table>
<a name="details" id="details"></a><h2>Detailed Description</h2>
<dl class="section author"><dt>Author</dt><dd> &copy;  2010 Thomas Otto <a href="#" onclick="location.href='mai'+'lto:'+'tom'+'mi'+'@vi'+'ad'+'min'+'.o'+'rg'; return false;">tommi<span style="display: none;">.nosp@m.</span>@via<span style="display: none;">.nosp@m.</span>dmin.<span style="display: none;">.nosp@m.</span>org</a> </dd>
<dd>
 &copy;  2012 Piotr Esden-Tempski <a href="#" onclick="location.href='mai'+'lto:'+'pio'+'tr'+'@es'+'de'+'n.n'+'et'; return false;">piotr<span style="display: none;">.nosp@m.</span>@esd<span style="display: none;">.nosp@m.</span>en.ne<span style="display: none;">.nosp@m.</span>t</a></dd>
<dd>
 &copy;  2011 Fergus Noble <a href="#" onclick="location.href='mai'+'lto:'+'fer'+'gu'+'sno'+'bl'+'e@g'+'ma'+'il.'+'co'+'m'; return false;">fergu<span style="display: none;">.nosp@m.</span>snob<span style="display: none;">.nosp@m.</span>le@gm<span style="display: none;">.nosp@m.</span>ail.<span style="display: none;">.nosp@m.</span>com</a> </dd>
<dd>
 &copy;  2012 Ken Sarkies <a href="#" onclick="location.href='mai'+'lto:'+'ksa'+'rk'+'ies'+'@i'+'nte'+'rn'+'ode'+'.o'+'n.n'+'et'; return false;">ksark<span style="display: none;">.nosp@m.</span>ies@<span style="display: none;">.nosp@m.</span>inter<span style="display: none;">.nosp@m.</span>node<span style="display: none;">.nosp@m.</span>.on.n<span style="display: none;">.nosp@m.</span>et</a> </dd></dl>
<h2>Function Documentation</h2>
<a class="anchor" id="ga3b2bc730997955bfc6db23139525827c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a> void dma_channel_reset </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Reset. </p>
<p>The channel is disabled and configuration registers are cleared.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f13_8c_source.html#l00052">52</a> of file <a class="el" href="dma__common__f13_8c_source.html">dma_common_f13.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga80b497897ab64ea7a455325c5c6beb88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_channel_select </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Channel Select. </p>
<p>Associate an input channel to the stream. Not every channel is allocated to a hardware DMA request signal. The allocations for each stream are given in the STM32F4 Reference Manual.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel selection <a class="el" href="group__dma__ch__sel.html">DMA Channel Select</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00337">337</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

</div>
</div>
<a class="anchor" id="gac5b68ba004c7aed8fc3101fed5f5acd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_channel </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Disable. </p>
<dl class="section note"><dt>Note</dt><dd>The DMA channel registers retain their values when the channel is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f13_8c_source.html#l00369">369</a> of file <a class="el" href="dma__common__f13_8c_source.html">dma_common_f13.c</a>.</p>

</div>
</div>
<a class="anchor" id="gae5bd785334f757a0deb94fd32b911161"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_direct_mode_error_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Disable Interrupt on Direct Mode Error. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00579">579</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga20fd2fb68c8f1c6d440d15af5264ad23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_double_buffer_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Disable Double Buffer Mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00446">446</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e491aaddefe1915784b77dd03caf917"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_fifo_error_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Disable Interrupt on FIFO Error. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00604">604</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga83feda3eee5b4c928e179814edf00dcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_stream </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Disable. </p>
<dl class="section note"><dt>Note</dt><dd>The DMA stream registers retain their values when the stream is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00693">693</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga48e3c1011542fdfad681aa7e554608f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_channel </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Enable. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f13_8c_source.html#l00355">355</a> of file <a class="el" href="dma__common__f13_8c_source.html">dma_common_f13.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b562e1845f3a6b5436a5fa78a4954f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_direct_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Enable Direct Mode. </p>
<p>Direct mode is the default. Data is transferred as soon as a DMA request is received. The FIFO is not used. This must not be set when memory to memory mode is selected.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00636">636</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ed60ff3a7753a7e97db7d6cdc7d4590"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_direct_mode_error_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable Interrupt on Direct Mode Error. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00566">566</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8c_source.html#l00096">dma_clear_interrupt_flags()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__dma__defines_ga9ed60ff3a7753a7e97db7d6cdc7d4590_cgraph.png" border="0" usemap="#group__dma__defines_ga9ed60ff3a7753a7e97db7d6cdc7d4590_cgraph" alt=""/></div>
<map name="group__dma__defines_ga9ed60ff3a7753a7e97db7d6cdc7d4590_cgraph" id="group__dma__defines_ga9ed60ff3a7753a7e97db7d6cdc7d4590_cgraph">
<area shape="rect" id="node3" href="group__dma__defines.html#ga1035bb6b7cbb49a026a64b96496fed61" title="DMA Stream Clear Interrupt Flag." alt="" coords="224,5,360,51"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga6096867a4cc26c84528a1436aecaa52f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_double_buffer_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable Double Buffer Mode. </p>
<p>Double buffer mode is used for memory to/from peripheral transfers only, and in circular mode which is automatically enabled. Two memory buffers must be established with pointers stored in the memory pointer registers.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="section note"><dt>Note</dt><dd>This cannot be used with memory to memory mode.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00434">434</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f4431b94cee03c98cf69d6bb9d37273"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_fifo_error_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Enable Interrupt on FIFO Error. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00591">591</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8c_source.html#l00096">dma_clear_interrupt_flags()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__dma__defines_ga8f4431b94cee03c98cf69d6bb9d37273_cgraph.png" border="0" usemap="#group__dma__defines_ga8f4431b94cee03c98cf69d6bb9d37273_cgraph" alt=""/></div>
<map name="group__dma__defines_ga8f4431b94cee03c98cf69d6bb9d37273_cgraph" id="group__dma__defines_ga8f4431b94cee03c98cf69d6bb9d37273_cgraph">
<area shape="rect" id="node3" href="group__dma__defines.html#ga1035bb6b7cbb49a026a64b96496fed61" title="DMA Stream Clear Interrupt Flag." alt="" coords="205,5,341,51"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga2048378199ef568404905348c2a88914"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_fifo_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Enable FIFO Mode. </p>
<p>Data is transferred via a FIFO.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00650">650</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

</div>
</div>
<a class="anchor" id="gadbb1a2fafa41e32d76f41d22966e2ddf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_fixed_peripheral_increment_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Enable Fixed Sized Peripheral Increment after Transfer. </p>
<p>Following each transfer the current peripheral address is incremented by 4 regardless of the data size. The value held by the base peripheral address register is unchanged.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00296">296</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga617eb5cd853d37e116247915aee301be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_mem2mem_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Enable Memory to Memory Transfers. </p>
<p>Memory to memory transfers do not require a trigger to activate each transfer. Transfers begin immediately the channel has been enabled, and proceed without intervention.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f13_8c_source.html#l00113">113</a> of file <a class="el" href="dma__common__f13_8c_source.html">dma_common_f13.c</a>.</p>

</div>
</div>
<a class="anchor" id="gadbba52dabdfddc96f6cf2f99eb79ed0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_stream </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00679">679</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b38dbfcd08570b6c1c76430560e5734"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma_fifo_status </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Get FIFO Status. </p>
<p>Status of FIFO (empty. full or partial filled states) is returned. This has no meaning if direct mode is enabled (as the FIFO is not used).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>u32 FIFO Status <a class="el" href="group__dma__fifo__status.html">FIFO Status</a> </dd></dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00620">620</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga508471ce9dcc24efad93fa2e3f94b748"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> dma_get_target </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Read Current Memory Target. </p>
<p>In double buffer mode, return the current memory target (M0 or M1). It is possible to update the memory pointer in the register that is <b> not </b> currently in use. An attempt to change the register currently in use will cause the stream to be disabled and the transfer error flag to be set.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>unsigned int8. Memory buffer in use: 0 or 1 </dd></dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00413">413</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

</div>
</div>
<a class="anchor" id="gab801cfdb74f87c90af2435b47b1b5806"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_dma_flow_control </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set DMA Flow Control. </p>
<p>Set the DMA controller to control DMA flow. This is the default.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00479">479</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga78dd3ae2d812110282aa6e6878151142"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_fifo_threshold </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>threshold</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Set FIFO Threshold. </p>
<p>This is the filled level at which data is transferred out of the FIFO to the destination.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">threshold</td><td>unsigned int8. Threshold setting <a class="el" href="group__dma__fifo__thresh.html">FIFO Threshold selection</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00666">666</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e9058b9a31d7bdc7faf25f21b4cd161"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_initial_target </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>memory</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set Initial Target Memory. </p>
<p>In double buffered mode, set the target memory (M0 or M1) to be used for the first transfer.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">memory</td><td>unsigned int8. Initial memory pointer to use: 0 or 1 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00393">393</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga28e354c039983c7b470cf478ca28802f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_memory_address_1 </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>address</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set the Base Memory Address 1. </p>
<p>Set the address pointer to the memory location for DMA transfers. The DMA stream must normally be disabled before setting this address, however it is possible to change this in double buffer mode when the current target is memory area 0 (see <a class="el" href="group__dma__file.html#ga508471ce9dcc24efad93fa2e3f94b748">dma_get_target</a>).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>unsigned int32. Memory Initial Address. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00753">753</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaa56a7d0e9f3080ee118c89b9c698f619"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_memory_burst </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>burst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set Memory Burst Configuration. </p>
<p>Set the memory burst type to none, 4 8 or 16 word length. This is forced to none if direct mode is used.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">burst</td><td>unsigned int8. Memory Burst selection <a class="el" href="group__dma__mburst.html">DMA Memory Burst Length</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00355">355</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0840be17a0164d92a952e7e5bbe9f0ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_peripheral_burst </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>burst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set Peripheral Burst Configuration. </p>
<p>Set the memory burst type to none, 4 8 or 16 word length. This is forced to none if direct mode is used.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">burst</td><td>unsigned int8. Peripheral Burst selection <a class="el" href="group__dma__pburst.html">DMA Peripheral Burst Length</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00374">374</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

</div>
</div>
<a class="anchor" id="gacb22b2d0c008d166d4eff61cb0ad41cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_peripheral_flow_control </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set Peripheral Flow Control. </p>
<p>Set the peripheral to control DMA flow. Useful when the number of transfers is unknown. This is forced off when memory to memory mode is selected.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00463">463</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaa70ac5daa668c30783552ea0e531d9df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_read_from_memory </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Enable Transfers from Memory. </p>
<p>The data direction is set to read from memory.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f13_8c_source.html#l00271">271</a> of file <a class="el" href="dma__common__f13_8c_source.html">dma_common_f13.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga1816ec1c02bc4731f7e0ce175c6ba272"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_read_from_peripheral </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Enable Transfers from a Peripheral. </p>
<p>The data direction is set to read from a peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f13_8c_source.html#l00257">257</a> of file <a class="el" href="dma__common__f13_8c_source.html">dma_common_f13.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ea6a19503965c32eaaa85c7bd1afafc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_transfer_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>direction</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable Transfer Direction. </p>
<p>Set peripheral to memory, memory to peripheral or memory to memory. If memory to memory mode is selected, circular mode and double buffer modes are disabled. Ensure that these modes are not enabled at a later time.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">direction</td><td>unsigned int32. Data transfer direction <a class="el" href="group__dma__st__dir.html">DMA Stream Data transfer direction</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00146">146</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga42ed4c62751a40c00056541e65fb392d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a> void dma_stream_reset </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Reset. </p>
<p>The specified stream is disabled and configuration registers are cleared.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00059">59</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Sat Apr 20 2013 01:21:13 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.1.2 </li>
  </ul>
</div>
</body>
</html>
