package RISCV

import chisel3._
import _root_.circt.stage.ChiselStage
import scala.math._

/**
  * Object to generate Verilog/SystemVerilog for the module.
  * Customize firtoolOpts if needed.
  */

object EmitVerilog extends App {
//   ChiselStage.emitSystemVerilogFile(
//     new Registers(),
//     firtoolOpts = Array(
//       "-disable-all-randomization",
//       "-strip-debug-info",
//       "-default-layer-specialization=enable"
//     )
//   )
}