
<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2>VLSI frontend</h2>
</div>

# Course Report

## Name: Cheguri Vaishnavi

## Qualifications: B.E (ECE) Matrusri engineering college, Hyderabad,Telangana

Welcome to the course report for the VLSI Frontend! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                               | Link                                    |
|-------------------------------------------|-----------------------------------------|
| Mini Projects:    FSM,Memories,multiplexer,Encoder,Flipflops,padcell | [Click here](https://github.com/sure-trust/G13_VLSI/tree/main/Mini%20Projects/Vaishnavi%20Cheguri) |
| Final Project: Implementation of JTAG Protocol|  [Click Here](https://github.com/sure-trust/G13_VLSI/tree/main/Final%20Capstone%20Project/Vaishnavi%20Cheguri/TOP_module_JTAG) |
