\hypertarget{struct_d_m_a___request___type_def}{}\doxysection{DMA\+\_\+\+Request\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___request___type_def}\index{DMA\_Request\_TypeDef@{DMA\_Request\_TypeDef}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___request___type_def_addf0f5bf5ca3b6a0e4c511c7ccf045c7}{CSELR}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_d_m_a___request___type_def_addf0f5bf5ca3b6a0e4c511c7ccf045c7}\label{struct_d_m_a___request___type_def_addf0f5bf5ca3b6a0e4c511c7ccf045c7}} 
\index{DMA\_Request\_TypeDef@{DMA\_Request\_TypeDef}!CSELR@{CSELR}}
\index{CSELR@{CSELR}!DMA\_Request\_TypeDef@{DMA\_Request\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSELR}{CSELR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMA\+\_\+\+Request\+\_\+\+Type\+Def\+::\+CSELR}

DMA channel selection register ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Core/\+Src/system/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
