{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633011711622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633011711632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 30 16:21:51 2021 " "Processing started: Thu Sep 30 16:21:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633011711632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633011711632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRAM_TEST -c SRAM_TEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM_TEST -c SRAM_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633011711632 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1633011712307 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SRAM_TEST.vhd " "Can't analyze file -- file SRAM_TEST.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1633011712447 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RAM_control.vhd " "Can't analyze file -- file RAM_control.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1633011712508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_control-rtl " "Found design unit 1: SRAM_control-rtl" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633011713079 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_control " "Found entity 1: SRAM_control" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633011713079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633011713079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sram_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_TEST " "Found entity 1: SRAM_TEST" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633011713139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633011713139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file echo_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ECHO_GEN-rtl " "Found design unit 1: ECHO_GEN-rtl" {  } { { "ECHO_GEN.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/ECHO_GEN.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633011713220 ""} { "Info" "ISGN_ENTITY_NAME" "1 ECHO_GEN " "Found entity 1: ECHO_GEN" {  } { { "ECHO_GEN.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/ECHO_GEN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633011713220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633011713220 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SRAM_control " "Elaborating entity \"SRAM_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1633011713350 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PTR SRAM_control.vhd(36) " "VHDL Process Statement warning at SRAM_control.vhd(36): signal \"PTR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_SRAM\[0\] SRAM_control.vhd(30) " "Inferred latch for \"DATA_SRAM\[0\]\" at SRAM_control.vhd(30)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_SRAM\[1\] SRAM_control.vhd(30) " "Inferred latch for \"DATA_SRAM\[1\]\" at SRAM_control.vhd(30)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_SRAM\[2\] SRAM_control.vhd(30) " "Inferred latch for \"DATA_SRAM\[2\]\" at SRAM_control.vhd(30)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_SRAM\[3\] SRAM_control.vhd(30) " "Inferred latch for \"DATA_SRAM\[3\]\" at SRAM_control.vhd(30)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_SRAM\[4\] SRAM_control.vhd(30) " "Inferred latch for \"DATA_SRAM\[4\]\" at SRAM_control.vhd(30)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_SRAM\[5\] SRAM_control.vhd(30) " "Inferred latch for \"DATA_SRAM\[5\]\" at SRAM_control.vhd(30)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_SRAM\[6\] SRAM_control.vhd(30) " "Inferred latch for \"DATA_SRAM\[6\]\" at SRAM_control.vhd(30)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_SRAM\[7\] SRAM_control.vhd(30) " "Inferred latch for \"DATA_SRAM\[7\]\" at SRAM_control.vhd(30)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_SRAM\[8\] SRAM_control.vhd(30) " "Inferred latch for \"DATA_SRAM\[8\]\" at SRAM_control.vhd(30)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_SRAM\[9\] SRAM_control.vhd(30) " "Inferred latch for \"DATA_SRAM\[9\]\" at SRAM_control.vhd(30)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_SRAM\[10\] SRAM_control.vhd(30) " "Inferred latch for \"DATA_SRAM\[10\]\" at SRAM_control.vhd(30)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_SRAM\[11\] SRAM_control.vhd(30) " "Inferred latch for \"DATA_SRAM\[11\]\" at SRAM_control.vhd(30)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_SRAM\[12\] SRAM_control.vhd(30) " "Inferred latch for \"DATA_SRAM\[12\]\" at SRAM_control.vhd(30)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_SRAM\[13\] SRAM_control.vhd(30) " "Inferred latch for \"DATA_SRAM\[13\]\" at SRAM_control.vhd(30)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_SRAM\[14\] SRAM_control.vhd(30) " "Inferred latch for \"DATA_SRAM\[14\]\" at SRAM_control.vhd(30)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_SRAM\[15\] SRAM_control.vhd(30) " "Inferred latch for \"DATA_SRAM\[15\]\" at SRAM_control.vhd(30)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_ECHO\[0\] SRAM_control.vhd(29) " "Inferred latch for \"DATA_ECHO\[0\]\" at SRAM_control.vhd(29)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_ECHO\[1\] SRAM_control.vhd(29) " "Inferred latch for \"DATA_ECHO\[1\]\" at SRAM_control.vhd(29)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_ECHO\[2\] SRAM_control.vhd(29) " "Inferred latch for \"DATA_ECHO\[2\]\" at SRAM_control.vhd(29)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_ECHO\[3\] SRAM_control.vhd(29) " "Inferred latch for \"DATA_ECHO\[3\]\" at SRAM_control.vhd(29)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_ECHO\[4\] SRAM_control.vhd(29) " "Inferred latch for \"DATA_ECHO\[4\]\" at SRAM_control.vhd(29)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_ECHO\[5\] SRAM_control.vhd(29) " "Inferred latch for \"DATA_ECHO\[5\]\" at SRAM_control.vhd(29)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_ECHO\[6\] SRAM_control.vhd(29) " "Inferred latch for \"DATA_ECHO\[6\]\" at SRAM_control.vhd(29)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_ECHO\[7\] SRAM_control.vhd(29) " "Inferred latch for \"DATA_ECHO\[7\]\" at SRAM_control.vhd(29)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_ECHO\[8\] SRAM_control.vhd(29) " "Inferred latch for \"DATA_ECHO\[8\]\" at SRAM_control.vhd(29)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_ECHO\[9\] SRAM_control.vhd(29) " "Inferred latch for \"DATA_ECHO\[9\]\" at SRAM_control.vhd(29)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_ECHO\[10\] SRAM_control.vhd(29) " "Inferred latch for \"DATA_ECHO\[10\]\" at SRAM_control.vhd(29)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_ECHO\[11\] SRAM_control.vhd(29) " "Inferred latch for \"DATA_ECHO\[11\]\" at SRAM_control.vhd(29)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_ECHO\[12\] SRAM_control.vhd(29) " "Inferred latch for \"DATA_ECHO\[12\]\" at SRAM_control.vhd(29)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_ECHO\[13\] SRAM_control.vhd(29) " "Inferred latch for \"DATA_ECHO\[13\]\" at SRAM_control.vhd(29)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_ECHO\[14\] SRAM_control.vhd(29) " "Inferred latch for \"DATA_ECHO\[14\]\" at SRAM_control.vhd(29)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_ECHO\[15\] SRAM_control.vhd(29) " "Inferred latch for \"DATA_ECHO\[15\]\" at SRAM_control.vhd(29)" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633011713360 "|SRAM_control"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[0\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[0\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[1\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[1\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[2\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[2\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[3\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[3\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[4\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[4\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[5\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[5\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[6\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[6\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[7\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[7\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[8\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[8\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[9\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[9\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[10\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[10\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[11\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[11\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[12\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[12\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[13\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[13\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[14\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[14\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[15\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[15\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_ECHO\[0\] " "Inserted always-enabled tri-state buffer between \"DATA_ECHO\[0\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_ECHO\[1\] " "Inserted always-enabled tri-state buffer between \"DATA_ECHO\[1\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_ECHO\[2\] " "Inserted always-enabled tri-state buffer between \"DATA_ECHO\[2\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_ECHO\[3\] " "Inserted always-enabled tri-state buffer between \"DATA_ECHO\[3\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_ECHO\[4\] " "Inserted always-enabled tri-state buffer between \"DATA_ECHO\[4\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_ECHO\[5\] " "Inserted always-enabled tri-state buffer between \"DATA_ECHO\[5\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_ECHO\[6\] " "Inserted always-enabled tri-state buffer between \"DATA_ECHO\[6\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_ECHO\[7\] " "Inserted always-enabled tri-state buffer between \"DATA_ECHO\[7\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_ECHO\[8\] " "Inserted always-enabled tri-state buffer between \"DATA_ECHO\[8\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_ECHO\[9\] " "Inserted always-enabled tri-state buffer between \"DATA_ECHO\[9\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_ECHO\[10\] " "Inserted always-enabled tri-state buffer between \"DATA_ECHO\[10\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_ECHO\[11\] " "Inserted always-enabled tri-state buffer between \"DATA_ECHO\[11\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_ECHO\[12\] " "Inserted always-enabled tri-state buffer between \"DATA_ECHO\[12\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_ECHO\[13\] " "Inserted always-enabled tri-state buffer between \"DATA_ECHO\[13\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_ECHO\[14\] " "Inserted always-enabled tri-state buffer between \"DATA_ECHO\[14\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_ECHO\[15\] " "Inserted always-enabled tri-state buffer between \"DATA_ECHO\[15\]\" and its non-tri-state driver." {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633011714383 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1633011714383 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[0\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[1\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[2\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[3\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[4\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[5\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[6\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[7\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[8\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[9\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[10\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[11\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[12\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[13\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[14\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[15\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_ECHO\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_ECHO\[0\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_ECHO\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_ECHO\[1\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_ECHO\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_ECHO\[2\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_ECHO\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_ECHO\[3\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_ECHO\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_ECHO\[4\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_ECHO\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_ECHO\[5\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_ECHO\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_ECHO\[6\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_ECHO\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_ECHO\[7\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_ECHO\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_ECHO\[8\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_ECHO\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_ECHO\[9\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_ECHO\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_ECHO\[10\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_ECHO\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_ECHO\[11\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_ECHO\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_ECHO\[12\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_ECHO\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_ECHO\[13\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_ECHO\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_ECHO\[14\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_ECHO\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_ECHO\[15\]\" is moved to its source" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633011714423 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1633011714423 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM\[0\]~synth " "Node \"DATA_SRAM\[0\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM\[1\]~synth " "Node \"DATA_SRAM\[1\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM\[2\]~synth " "Node \"DATA_SRAM\[2\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM\[3\]~synth " "Node \"DATA_SRAM\[3\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM\[4\]~synth " "Node \"DATA_SRAM\[4\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM\[5\]~synth " "Node \"DATA_SRAM\[5\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM\[6\]~synth " "Node \"DATA_SRAM\[6\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM\[7\]~synth " "Node \"DATA_SRAM\[7\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM\[8\]~synth " "Node \"DATA_SRAM\[8\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM\[9\]~synth " "Node \"DATA_SRAM\[9\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM\[10\]~synth " "Node \"DATA_SRAM\[10\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM\[11\]~synth " "Node \"DATA_SRAM\[11\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM\[12\]~synth " "Node \"DATA_SRAM\[12\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM\[13\]~synth " "Node \"DATA_SRAM\[13\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM\[14\]~synth " "Node \"DATA_SRAM\[14\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM\[15\]~synth " "Node \"DATA_SRAM\[15\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_ECHO\[0\]~synth " "Node \"DATA_ECHO\[0\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_ECHO\[1\]~synth " "Node \"DATA_ECHO\[1\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_ECHO\[2\]~synth " "Node \"DATA_ECHO\[2\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_ECHO\[3\]~synth " "Node \"DATA_ECHO\[3\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_ECHO\[4\]~synth " "Node \"DATA_ECHO\[4\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_ECHO\[5\]~synth " "Node \"DATA_ECHO\[5\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_ECHO\[6\]~synth " "Node \"DATA_ECHO\[6\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_ECHO\[7\]~synth " "Node \"DATA_ECHO\[7\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_ECHO\[8\]~synth " "Node \"DATA_ECHO\[8\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_ECHO\[9\]~synth " "Node \"DATA_ECHO\[9\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_ECHO\[10\]~synth " "Node \"DATA_ECHO\[10\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_ECHO\[11\]~synth " "Node \"DATA_ECHO\[11\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_ECHO\[12\]~synth " "Node \"DATA_ECHO\[12\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_ECHO\[13\]~synth " "Node \"DATA_ECHO\[13\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_ECHO\[14\]~synth " "Node \"DATA_ECHO\[14\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_ECHO\[15\]~synth " "Node \"DATA_ECHO\[15\]~synth\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011714484 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1633011714484 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce GND " "Pin \"sram_ce\" is stuck at GND" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633011714484 "|SRAM_control|sram_ce"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_oe GND " "Pin \"sram_oe\" is stuck at GND" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633011714484 "|SRAM_control|sram_oe"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb GND " "Pin \"sram_lb\" is stuck at GND" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633011714484 "|SRAM_control|sram_lb"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub GND " "Pin \"sram_ub\" is stuck at GND" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633011714484 "|SRAM_control|sram_ub"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1633011714484 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1633011714616 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1633011715724 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011715724 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lrsel " "No output dependent on input pin \"lrsel\"" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633011716520 "|SRAM_control|lrsel"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1633011716520 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1633011716540 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1633011716540 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1633011716540 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1633011716540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1633011716540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633011716760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 30 16:21:56 2021 " "Processing ended: Thu Sep 30 16:21:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633011716760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633011716760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633011716760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633011716760 ""}
