#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Dec 18 18:54:53 2017
# Process ID: 4303
# Current directory: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq
# Command line: vivado -mode batch -source vivado.tcl -tclargs 100
# Log file: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/vivado.log
# Journal file: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/vivado.jou
#-----------------------------------------------------------
source vivado.tcl
# if { $argc != 1 } {
#   puts $argc
#   puts [llength $argv]
#   foreach i $argv {puts $i}
#   puts "The second arg is [lindex $argv 1]"; #indexes start at 0
#   puts "Usage: settings.tcl <clockFreqMHz>"
#   exit -1
# }
# set CLOCK_FREQ_MHZ [lindex $argv 0]
# set CLOCK_FREQ_HZ  [expr $CLOCK_FREQ_MHZ * 1000000]
# set RST_FREQ [expr $CLOCK_FREQ_MHZ - 1]
# source settings.tcl
## set TARGET ZC706
## switch $TARGET {
##   "ZC706" {
##     set BOARD xilinx.com:zc706:part0:1.4
##     set PART xc7z045ffg900-2
##   }
##   "Zedboard" {
##     set BOARD em.avnet.com:zed:part0:1.3
##     set PART xc7z020clg484-1
##   }
##   "ZCU102" {
##     set BOARD xilinx.com:zcu102:part0:3.0
##     set PART xczu9eg-ffvb1156-2-i
##   }
##   default {
##     puts "$TARGET" is not a valid target! Must either be 'ZC706' or 'Zedboard' or 'ZCU102'
##   }
## }
# create_project project_1 ./project_1 -part $PART
# set_property board_part $BOARD [current_project]
# add_files -norecurse [glob *.v]
# add_files -norecurse [glob *.sv]
# switch $TARGET {
#   "ZCU102" {
#     import_ip -files [list \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xci                  \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_${RST_FREQ}M_0/design_1_rst_ps8_0_${RST_FREQ}M_0.xci  \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci                                            \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dwidth_converter_0_0/design_1_axi_dwidth_converter_0_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dwidth_converter_1_0/design_1_axi_dwidth_converter_1_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dwidth_converter_2_0/design_1_axi_dwidth_converter_2_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dwidth_converter_3_0/design_1_axi_dwidth_converter_3_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0.xci                \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_1_0/design_1_axi_clock_converter_1_0.xci                \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_2_0/design_1_axi_clock_converter_2_0.xci                \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_3_0/design_1_axi_clock_converter_3_0.xci                \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.xci
#     #  ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_data_fifo_0_0/design_1_axi_data_fifo_0_0.xci
#     ]
#   }
#   default {
#     import_ip -files [list \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci                  \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_${CLOCK_FREQ_MHZ}M_0/design_1_rst_ps7_0_${CLOCK_FREQ_MHZ}M_0.xci  \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_fclk1_0/design_1_proc_sys_reset_fclk1_0.xci                  \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci                                            \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_register_slice_0_0/design_1_axi_register_slice_0_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_register_slice_1_0/design_1_axi_register_slice_1_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_register_slice_2_0/design_1_axi_register_slice_2_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_register_slice_3_0/design_1_axi_register_slice_3_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dwidth_converter_0_0/design_1_axi_dwidth_converter_0_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dwidth_converter_1_0/design_1_axi_dwidth_converter_1_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dwidth_converter_2_0/design_1_axi_dwidth_converter_2_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dwidth_converter_3_0/design_1_axi_dwidth_converter_3_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_converter_0_0/design_1_axi_protocol_converter_0_0.xci          \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_converter_1_0/design_1_axi_protocol_converter_1_0.xci          \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_converter_2_0/design_1_axi_protocol_converter_2_0.xci          \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_converter_3_0/design_1_axi_protocol_converter_3_0.xci          \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0.xci                \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_1_0/design_1_axi_clock_converter_1_0.xci                \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_2_0/design_1_axi_clock_converter_2_0.xci                \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_3_0/design_1_axi_clock_converter_3_0.xci
#     #  ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_data_fifo_0_0/design_1_axi_data_fifo_0_0.xci
#     ]
#   }
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
# source bigIP.tcl
# update_compile_order -fileset sources_1
# set_property top design_1_wrapper [current_fileset]
# set_property STEPS.SYNTH_DESIGN.ARGS.KEEP_EQUIVALENT_REGISTERS true [get_runs synth_1]
# launch_runs synth_1 -jobs 6
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_ps7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_ps7_0_100M_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_ps7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_proc_sys_reset_fclk1_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_proc_sys_reset_fclk1_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_proc_sys_reset_fclk1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_register_slice_3_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_register_slice_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_register_slice_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_register_slice_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_protocol_converter_3_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_protocol_converter_3_0/design_1_axi_protocol_converter_3_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_protocol_converter_2_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_protocol_converter_2_0/design_1_axi_protocol_converter_2_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_protocol_converter_1_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_protocol_converter_1_0/design_1_axi_protocol_converter_1_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_protocol_converter_0_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_protocol_converter_0_0/design_1_axi_protocol_converter_0_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_dwidth_converter_3_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_3_0/design_1_axi_dwidth_converter_3_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_dwidth_converter_3_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_dwidth_converter_3_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_dwidth_converter_2_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_2_0/design_1_axi_dwidth_converter_2_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_dwidth_converter_2_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_dwidth_converter_2_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_dwidth_converter_1_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_1_0/design_1_axi_dwidth_converter_1_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_dwidth_converter_1_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_dwidth_converter_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_dwidth_converter_0_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_0_0/design_1_axi_dwidth_converter_0_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_dwidth_converter_0_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_dwidth_converter_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_clock_converter_3_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_3_0/design_1_axi_clock_converter_3_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_clock_converter_3_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_clock_converter_3_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_clock_converter_2_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_2_0/design_1_axi_clock_converter_2_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_clock_converter_2_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_clock_converter_2_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_clock_converter_1_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_1_0/design_1_axi_clock_converter_1_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_clock_converter_1_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_clock_converter_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_clock_converter_0_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_clock_converter_0_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_clock_converter_0_0'. Target already exists and is up to date.
[Mon Dec 18 18:55:17 2017] Launched design_1_processing_system7_0_0_synth_1, design_1_axi_protocol_converter_0_0_synth_1, design_1_axi_dwidth_converter_0_0_synth_1, design_1_axi_register_slice_3_0_synth_1, design_1_axi_register_slice_2_0_synth_1, design_1_axi_register_slice_1_0_synth_1, design_1_axi_register_slice_0_0_synth_1, design_1_auto_pc_0_synth_1, design_1_proc_sys_reset_fclk1_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_axi_dwidth_converter_3_0_synth_1, design_1_axi_dwidth_converter_1_0_synth_1, design_1_axi_dwidth_converter_2_0_synth_1, design_1_axi_protocol_converter_1_0_synth_1, design_1_axi_protocol_converter_2_0_synth_1, design_1_axi_protocol_converter_3_0_synth_1, design_1_axi_clock_converter_0_0_synth_1, design_1_axi_clock_converter_1_0_synth_1, design_1_axi_clock_converter_2_0_synth_1, design_1_axi_clock_converter_3_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_axi_protocol_converter_0_0_synth_1: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_axi_protocol_converter_0_0_synth_1/runme.log
design_1_axi_dwidth_converter_0_0_synth_1: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_axi_dwidth_converter_0_0_synth_1/runme.log
design_1_axi_register_slice_3_0_synth_1: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_axi_register_slice_3_0_synth_1/runme.log
design_1_axi_register_slice_2_0_synth_1: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_axi_register_slice_2_0_synth_1/runme.log
design_1_axi_register_slice_1_0_synth_1: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_axi_register_slice_1_0_synth_1/runme.log
design_1_axi_register_slice_0_0_synth_1: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_axi_register_slice_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_proc_sys_reset_fclk1_0_synth_1: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_proc_sys_reset_fclk1_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_axi_dwidth_converter_3_0_synth_1: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_axi_dwidth_converter_3_0_synth_1/runme.log
design_1_axi_dwidth_converter_1_0_synth_1: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_axi_dwidth_converter_1_0_synth_1/runme.log
design_1_axi_dwidth_converter_2_0_synth_1: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_axi_dwidth_converter_2_0_synth_1/runme.log
design_1_axi_protocol_converter_1_0_synth_1: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_axi_protocol_converter_1_0_synth_1/runme.log
design_1_axi_protocol_converter_2_0_synth_1: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_axi_protocol_converter_2_0_synth_1/runme.log
design_1_axi_protocol_converter_3_0_synth_1: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_axi_protocol_converter_3_0_synth_1/runme.log
design_1_axi_clock_converter_0_0_synth_1: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_axi_clock_converter_0_0_synth_1/runme.log
design_1_axi_clock_converter_1_0_synth_1: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_axi_clock_converter_1_0_synth_1/runme.log
design_1_axi_clock_converter_2_0_synth_1: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_axi_clock_converter_2_0_synth_1/runme.log
design_1_axi_clock_converter_3_0_synth_1: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_axi_clock_converter_3_0_synth_1/runme.log
[Mon Dec 18 18:55:17 2017] Launched synth_1...
Run output will be captured here: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1300.977 ; gain = 186.746 ; free physical = 36779 ; free virtual = 210253
# wait_on_run synth_1
[Mon Dec 18 18:55:17 2017] Waiting for synth_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: synth_design -top design_1_wrapper -part xc7z045ffg900-2 -keep_equivalent_registers
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.10' and will expire in -48 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7869 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1250.707 ; gain = 80.996 ; free physical = 36464 ; free virtual = 210007
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'Top' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:38836]
INFO: [Synth 8-638] synthesizing module 'AccelTop' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:1162]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:14]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGES bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister' (1#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper' (2#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:14]
INFO: [Synth 8-638] synthesizing module 'Seqpipe' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:289]
INFO: [Synth 8-638] synthesizing module 'SingleCounter' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:78]
INFO: [Synth 8-638] synthesizing module 'FF' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:35]
INFO: [Synth 8-256] done synthesizing module 'FF' (3#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:35]
INFO: [Synth 8-256] done synthesizing module 'SingleCounter' (4#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:78]
INFO: [Synth 8-638] synthesizing module 'SRFF' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:125]
INFO: [Synth 8-256] done synthesizing module 'SRFF' (5#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:125]
INFO: [Synth 8-638] synthesizing module 'FF_1' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:174]
INFO: [Synth 8-256] done synthesizing module 'FF_1' (6#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:174]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_1' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:218]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter STAGES bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized0' (6#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_1' (7#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:218]
INFO: [Synth 8-638] synthesizing module 'SingleCounter_1' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:239]
INFO: [Synth 8-256] done synthesizing module 'SingleCounter_1' (8#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:239]
INFO: [Synth 8-256] done synthesizing module 'Seqpipe' (9#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:289]
INFO: [Synth 8-638] synthesizing module 'SRAM' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:587]
INFO: [Synth 8-638] synthesizing module 'MemND' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:551]
INFO: [Synth 8-638] synthesizing module 'Mem1D' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:509]
INFO: [Synth 8-256] done synthesizing module 'Mem1D' (10#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:509]
INFO: [Synth 8-256] done synthesizing module 'MemND' (11#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:551]
INFO: [Synth 8-256] done synthesizing module 'SRAM' (12#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:587]
INFO: [Synth 8-638] synthesizing module 'Counter' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:738]
INFO: [Synth 8-638] synthesizing module 'SingleCounter_2' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:684]
INFO: [Synth 8-638] synthesizing module 'FF_4' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:641]
INFO: [Synth 8-256] done synthesizing module 'FF_4' (13#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:641]
INFO: [Synth 8-256] done synthesizing module 'SingleCounter_2' (14#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:684]
INFO: [Synth 8-256] done synthesizing module 'Counter' (15#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:738]
INFO: [Synth 8-638] synthesizing module 'Innerpipe' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:843]
INFO: [Synth 8-638] synthesizing module 'SingleCounter_3' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:794]
INFO: [Synth 8-256] done synthesizing module 'SingleCounter_3' (16#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:794]
INFO: [Synth 8-256] done synthesizing module 'Innerpipe' (17#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:843]
INFO: [Synth 8-638] synthesizing module 'Streampipe' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:989]
INFO: [Synth 8-638] synthesizing module 'FF_7' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:951]
INFO: [Synth 8-256] done synthesizing module 'FF_7' (18#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:951]
INFO: [Synth 8-256] done synthesizing module 'Streampipe' (19#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:989]
INFO: [Synth 8-638] synthesizing module 'Streaminner' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:1110]
INFO: [Synth 8-256] done synthesizing module 'Streaminner' (20#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:1110]
INFO: [Synth 8-638] synthesizing module 'SingleCounter_9' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:1116]
INFO: [Synth 8-256] done synthesizing module 'SingleCounter_9' (21#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:1116]
INFO: [Synth 8-256] done synthesizing module 'AccelTop' (22#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:1162]
INFO: [Synth 8-638] synthesizing module 'FringeZynq' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:37328]
INFO: [Synth 8-638] synthesizing module 'Fringe' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:35734]
INFO: [Synth 8-638] synthesizing module 'MAGCore' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:18225]
INFO: [Synth 8-638] synthesizing module 'FIFOArbiter' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2707]
INFO: [Synth 8-638] synthesizing module 'FF_18' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2161]
INFO: [Synth 8-256] done synthesizing module 'FF_18' (23#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2161]
INFO: [Synth 8-638] synthesizing module 'FIFOCore' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2556]
INFO: [Synth 8-638] synthesizing module 'UpDownCtr' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2242]
INFO: [Synth 8-638] synthesizing module 'FF_19' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2212]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_25' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2191]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized1' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:1]
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter STAGES bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized1' (23#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_25' (24#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2191]
INFO: [Synth 8-256] done synthesizing module 'FF_19' (25#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2212]
INFO: [Synth 8-256] done synthesizing module 'UpDownCtr' (26#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2242]
INFO: [Synth 8-638] synthesizing module 'CounterChainCore' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2420]
INFO: [Synth 8-638] synthesizing module 'CounterCore' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2371]
INFO: [Synth 8-638] synthesizing module 'Counter_2' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2299]
INFO: [Synth 8-256] done synthesizing module 'Counter_2' (27#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2299]
INFO: [Synth 8-638] synthesizing module 'Depulser' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2342]
INFO: [Synth 8-256] done synthesizing module 'Depulser' (28#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2342]
INFO: [Synth 8-256] done synthesizing module 'CounterCore' (29#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2371]
INFO: [Synth 8-256] done synthesizing module 'CounterChainCore' (30#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2420]
INFO: [Synth 8-638] synthesizing module 'SRAM_1' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2476]
INFO: [Synth 8-638] synthesizing module 'SRAMVerilogAWS' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:39493]
	Parameter WORDS bound to: 512 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 82 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SRAMVerilogAWS' (31#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:39493]
INFO: [Synth 8-256] done synthesizing module 'SRAM_1' (32#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2476]
INFO: [Synth 8-638] synthesizing module 'MuxN' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2550]
INFO: [Synth 8-256] done synthesizing module 'MuxN' (33#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2550]
INFO: [Synth 8-256] done synthesizing module 'FIFOCore' (34#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2556]
INFO: [Synth 8-638] synthesizing module 'MuxVec' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2695]
INFO: [Synth 8-256] done synthesizing module 'MuxVec' (35#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2695]
INFO: [Synth 8-256] done synthesizing module 'FIFOArbiter' (36#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2707]
INFO: [Synth 8-638] synthesizing module 'FIFOArbiterWidthConvert' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4255]
INFO: [Synth 8-638] synthesizing module 'WidthConverterFIFO' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:3963]
INFO: [Synth 8-638] synthesizing module 'FIFOCore_2' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:3209]
INFO: [Synth 8-638] synthesizing module 'CounterChainCore_4' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2985]
INFO: [Synth 8-638] synthesizing module 'CounterCore_8' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2936]
INFO: [Synth 8-638] synthesizing module 'Counter_10' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2893]
INFO: [Synth 8-638] synthesizing module 'FF_41' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2863]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_45' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2842]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized2' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:1]
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter STAGES bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized2' (36#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_45' (37#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2842]
INFO: [Synth 8-256] done synthesizing module 'FF_41' (38#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2863]
INFO: [Synth 8-256] done synthesizing module 'Counter_10' (39#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2893]
INFO: [Synth 8-256] done synthesizing module 'CounterCore_8' (40#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2936]
INFO: [Synth 8-256] done synthesizing module 'CounterChainCore_4' (41#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:2985]
INFO: [Synth 8-638] synthesizing module 'SRAM_3' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:3043]
INFO: [Synth 8-638] synthesizing module 'SRAMVerilogAWS__parameterized0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:39493]
	Parameter WORDS bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SRAMVerilogAWS__parameterized0' (41#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:39493]
INFO: [Synth 8-256] done synthesizing module 'SRAM_3' (42#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:3043]
INFO: [Synth 8-638] synthesizing module 'MuxN_3' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:3117]
INFO: [Synth 8-256] done synthesizing module 'MuxN_3' (43#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:3117]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:3707]
INFO: [Synth 8-638] synthesizing module 'FF_49' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:3190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:3199]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_53' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:3171]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized3' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter STAGES bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized3' (43#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_53' (44#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:3171]
INFO: [Synth 8-256] done synthesizing module 'FF_49' (45#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:3190]
INFO: [Synth 8-256] done synthesizing module 'FIFOCore_2' (46#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:3209]
INFO: [Synth 8-256] done synthesizing module 'WidthConverterFIFO' (47#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:3963]
INFO: [Synth 8-638] synthesizing module 'MuxVec_1' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4204]
INFO: [Synth 8-256] done synthesizing module 'MuxVec_1' (48#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4204]
INFO: [Synth 8-256] done synthesizing module 'FIFOArbiterWidthConvert' (49#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4255]
INFO: [Synth 8-638] synthesizing module 'Counter_14' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4529]
INFO: [Synth 8-638] synthesizing module 'FF_51' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4498]
INFO: [Synth 8-256] done synthesizing module 'FF_51' (50#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4498]
INFO: [Synth 8-256] done synthesizing module 'Counter_14' (51#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4529]
INFO: [Synth 8-638] synthesizing module 'Counter_15' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4624]
INFO: [Synth 8-638] synthesizing module 'FF_53' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4594]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_57' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4573]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized4' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:1]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter STAGES bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized4' (51#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_57' (52#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4573]
INFO: [Synth 8-256] done synthesizing module 'FF_53' (53#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4594]
INFO: [Synth 8-256] done synthesizing module 'Counter_15' (54#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4624]
INFO: [Synth 8-638] synthesizing module 'Counter_16' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4709]
INFO: [Synth 8-638] synthesizing module 'FF_54' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4679]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_58' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4658]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized5' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:1]
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter STAGES bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized5' (54#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_58' (55#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4658]
INFO: [Synth 8-256] done synthesizing module 'FF_54' (56#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4679]
INFO: [Synth 8-256] done synthesizing module 'Counter_16' (57#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4709]
INFO: [Synth 8-638] synthesizing module 'CoalescingCache' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:5357]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12617]
INFO: [Synth 8-638] synthesizing module 'FF_567' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4773]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_571' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4752]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized6' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:1]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter STAGES bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized6' (57#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_571' (58#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4752]
INFO: [Synth 8-256] done synthesizing module 'FF_567' (59#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4773]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12621]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12625]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12629]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12633]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12637]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12641]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12645]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12649]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12653]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12657]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12661]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12665]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12669]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12673]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12677]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12681]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12685]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12689]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12693]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12697]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12701]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12705]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12709]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12713]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12717]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12721]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12725]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12729]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12733]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12737]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12741]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12745]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12749]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12753]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12757]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12761]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12765]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12769]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12773]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12777]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12781]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12785]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12789]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12793]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12797]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12801]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12805]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12809]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12813]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12817]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12821]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12825]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12829]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12833]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12837]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12841]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12845]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12849]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12853]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12857]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12861]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12865]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12869]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12873]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12877]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12881]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12885]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12889]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12893]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12897]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12901]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12905]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12909]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12913]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12917]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12921]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12925]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12929]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12933]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12937]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12941]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12945]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12949]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12953]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12957]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12961]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12965]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12969]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12973]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12977]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12981]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12985]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12989]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12993]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:12997]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:13001]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:13005]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'SRAMByteEnable' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4797]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_0_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "mem_0_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_1_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "mem_1_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_2_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "mem_2_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_3_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "mem_3_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_4_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "mem_4_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_5_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "mem_5_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_6_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "mem_6_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_7_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "mem_7_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_8_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "mem_8_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_9_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "mem_9_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_10_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "mem_10_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_11_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "mem_11_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_12_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "mem_12_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_13_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "mem_13_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_14_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "mem_14_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_15_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "mem_15_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'SRAMByteEnable' (60#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:4797]
INFO: [Synth 8-256] done synthesizing module 'CoalescingCache' (61#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:5357]
INFO: [Synth 8-638] synthesizing module 'WidthConverterFIFO_1' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:17843]
INFO: [Synth 8-256] done synthesizing module 'WidthConverterFIFO_1' (62#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:17843]
INFO: [Synth 8-638] synthesizing module 'FIFOCounter' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:18007]
INFO: [Synth 8-256] done synthesizing module 'FIFOCounter' (63#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:18007]
INFO: [Synth 8-638] synthesizing module 'MuxNType_17' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:18072]
INFO: [Synth 8-256] done synthesizing module 'MuxNType_17' (64#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:18072]
INFO: [Synth 8-638] synthesizing module 'Counter_21' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:18129]
INFO: [Synth 8-638] synthesizing module 'FF_1123' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:18099]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_1127' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:18078]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized7' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:1]
	Parameter WIDTH bound to: 40 - type: integer 
	Parameter STAGES bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized7' (64#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_1127' (65#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:18078]
INFO: [Synth 8-256] done synthesizing module 'FF_1123' (66#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:18099]
INFO: [Synth 8-256] done synthesizing module 'Counter_21' (67#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:18129]
INFO: [Synth 8-638] synthesizing module 'FF_1169' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:18194]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_1173' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:18173]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized8' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:1]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter STAGES bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized8' (67#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_1173' (68#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:18173]
INFO: [Synth 8-256] done synthesizing module 'FF_1169' (69#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:18194]
INFO: [Synth 8-256] done synthesizing module 'MAGCore' (70#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:18225]
INFO: [Synth 8-638] synthesizing module 'MAGCore_1' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:21262]
INFO: [Synth 8-638] synthesizing module 'FIFOArbiterWidthConvert_1' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:20980]
INFO: [Synth 8-256] done synthesizing module 'FIFOArbiterWidthConvert_1' (71#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:20980]
INFO: [Synth 8-256] done synthesizing module 'MAGCore_1' (72#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:21262]
INFO: [Synth 8-638] synthesizing module 'RegFile' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:25159]
INFO: [Synth 8-638] synthesizing module 'MuxN_24' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:23845]
INFO: [Synth 8-256] done synthesizing module 'MuxN_24' (73#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:23845]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (74#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:25159]
INFO: [Synth 8-256] done synthesizing module 'Fringe' (75#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:35734]
INFO: [Synth 8-638] synthesizing module 'AXI4LiteToRFBridge' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:36988]
INFO: [Synth 8-638] synthesizing module 'AXI4LiteToRFBridgeVerilog' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/AXI4LiteToRFBridgeVerilog.v:4]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI4LiteToRFBridgeVerilog' (76#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/AXI4LiteToRFBridgeVerilog.v:4]
INFO: [Synth 8-256] done synthesizing module 'AXI4LiteToRFBridge' (77#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:36988]
INFO: [Synth 8-638] synthesizing module 'MAGToAXI4Bridge' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:37097]
INFO: [Synth 8-256] done synthesizing module 'MAGToAXI4Bridge' (78#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:37097]
INFO: [Synth 8-256] done synthesizing module 'FringeZynq' (79#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:37328]
INFO: [Synth 8-256] done synthesizing module 'Top' (80#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/Top.v:38836]
WARNING: [Synth 8-350] instance 'Top_0' of module 'Top' requires 190 connections, but only 189 given [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/design_1.v:906]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_clock_converter_0_0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_clock_converter_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_clock_converter_0_0' (81#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_clock_converter_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_clock_converter_1_0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_clock_converter_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_clock_converter_1_0' (82#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_clock_converter_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_clock_converter_2_0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_clock_converter_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_clock_converter_2_0' (83#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_clock_converter_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_clock_converter_3_0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_clock_converter_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_clock_converter_3_0' (84#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_clock_converter_3_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dwidth_converter_0_0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_dwidth_converter_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dwidth_converter_0_0' (85#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_dwidth_converter_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dwidth_converter_1_0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_dwidth_converter_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dwidth_converter_1_0' (86#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_dwidth_converter_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dwidth_converter_2_0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_dwidth_converter_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dwidth_converter_2_0' (87#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_dwidth_converter_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dwidth_converter_3_0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_dwidth_converter_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dwidth_converter_3_0' (88#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_dwidth_converter_3_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_protocol_converter_0_0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_protocol_converter_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_protocol_converter_0_0' (89#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_protocol_converter_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_protocol_converter_0' of module 'design_1_axi_protocol_converter_0_0' requires 79 connections, but only 77 given [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/design_1.v:1728]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_protocol_converter_1_0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_protocol_converter_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_protocol_converter_1_0' (90#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_protocol_converter_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_protocol_converter_1' of module 'design_1_axi_protocol_converter_1_0' requires 79 connections, but only 77 given [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/design_1.v:1806]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_protocol_converter_2_0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_protocol_converter_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_protocol_converter_2_0' (91#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_protocol_converter_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_protocol_converter_2' of module 'design_1_axi_protocol_converter_2_0' requires 79 connections, but only 77 given [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/design_1.v:1884]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_protocol_converter_3_0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_protocol_converter_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_protocol_converter_3_0' (92#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_protocol_converter_3_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_protocol_converter_3' of module 'design_1_axi_protocol_converter_3_0' requires 79 connections, but only 77 given [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/design_1.v:1962]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_register_slice_0_0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_register_slice_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_register_slice_0_0' (93#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_register_slice_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_register_slice_0' of module 'design_1_axi_register_slice_0_0' requires 88 connections, but only 86 given [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/design_1.v:2040]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_register_slice_1_0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_register_slice_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_register_slice_1_0' (94#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_register_slice_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_register_slice_1' of module 'design_1_axi_register_slice_1_0' requires 88 connections, but only 86 given [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/design_1.v:2127]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_register_slice_2_0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_register_slice_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_register_slice_2_0' (95#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_register_slice_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_register_slice_2' of module 'design_1_axi_register_slice_2_0' requires 88 connections, but only 86 given [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/design_1.v:2214]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_register_slice_3_0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_register_slice_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_register_slice_3_0' (96#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_axi_register_slice_3_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_register_slice_3' of module 'design_1_axi_register_slice_3_0' requires 88 connections, but only 86 given [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/design_1.v:2301]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_fclk1_0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_proc_sys_reset_fclk1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_fclk1_0' (97#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_proc_sys_reset_fclk1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_fclk1' of module 'design_1_proc_sys_reset_fclk1_0' requires 10 connections, but only 6 given [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/design_1.v:2388]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (98#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 249 connections, but only 228 given [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/design_1.v:2395]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/design_1.v:2698]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/design_1.v:3013]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (99#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (100#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/design_1.v:3013]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (101#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/design_1.v:2698]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (102#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/design_1.v:2688]
INFO: [Synth 8-256] done synthesizing module 'design_1' (103#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (104#1) [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[63]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[62]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[61]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[60]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[59]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[58]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[57]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[56]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[55]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[54]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[53]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[52]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[51]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[50]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[49]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[48]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[47]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[46]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[45]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[44]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[43]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[42]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[41]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[40]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[39]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[38]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[37]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[36]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[35]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[34]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[33]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[32]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[31]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[30]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[29]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[28]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[27]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[26]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[25]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[24]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[23]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[22]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[21]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[20]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[19]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[18]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[17]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[16]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[15]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[14]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[13]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[12]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[11]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[10]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[9]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[8]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[7]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[6]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_tag[5]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_M_AXI_RID[4]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_M_AXI_RID[3]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_M_AXI_RID[2]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_M_AXI_RID[1]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_M_AXI_RID[0]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_M_AXI_BID[4]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_M_AXI_BID[3]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_M_AXI_BID[2]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_M_AXI_BID[1]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_M_AXI_BID[0]
WARNING: [Synth 8-3331] design AXI4LiteToRFBridgeVerilog has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design AXI4LiteToRFBridgeVerilog has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design AXI4LiteToRFBridgeVerilog has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design AXI4LiteToRFBridgeVerilog has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design AXI4LiteToRFBridgeVerilog has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design AXI4LiteToRFBridgeVerilog has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design AXI4LiteToRFBridgeVerilog has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design AXI4LiteToRFBridgeVerilog has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design AXI4LiteToRFBridgeVerilog has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design AXI4LiteToRFBridgeVerilog has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[31]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[30]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[29]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[28]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[27]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[26]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[25]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[24]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[23]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[22]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[21]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[20]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[19]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[18]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[17]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[16]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1560.637 ; gain = 390.926 ; free physical = 36245 ; free virtual = 209794
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1560.637 ; gain = 390.926 ; free physical = 36288 ; free virtual = 209836
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp43/design_1_axi_protocol_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_protocol_converter_0'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp43/design_1_axi_protocol_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_protocol_converter_0'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp45/design_1_axi_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_dwidth_converter_0'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp45/design_1_axi_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_dwidth_converter_0'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp47/design_1_axi_register_slice_3_0_in_context.xdc] for cell 'design_1_i/axi_register_slice_3'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp47/design_1_axi_register_slice_3_0_in_context.xdc] for cell 'design_1_i/axi_register_slice_3'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp49/design_1_axi_register_slice_2_0_in_context.xdc] for cell 'design_1_i/axi_register_slice_2'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp49/design_1_axi_register_slice_2_0_in_context.xdc] for cell 'design_1_i/axi_register_slice_2'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp51/design_1_axi_register_slice_1_0_in_context.xdc] for cell 'design_1_i/axi_register_slice_1'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp51/design_1_axi_register_slice_1_0_in_context.xdc] for cell 'design_1_i/axi_register_slice_1'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp53/design_1_axi_register_slice_3_0_in_context.xdc] for cell 'design_1_i/axi_register_slice_0'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp53/design_1_axi_register_slice_3_0_in_context.xdc] for cell 'design_1_i/axi_register_slice_0'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp55/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp55/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp57/design_1_proc_sys_reset_fclk1_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_fclk1'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp57/design_1_proc_sys_reset_fclk1_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_fclk1'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp59/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp59/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp61/design_1_axi_dwidth_converter_3_0_in_context.xdc] for cell 'design_1_i/axi_dwidth_converter_3'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp61/design_1_axi_dwidth_converter_3_0_in_context.xdc] for cell 'design_1_i/axi_dwidth_converter_3'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp63/design_1_axi_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/axi_dwidth_converter_1'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp63/design_1_axi_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/axi_dwidth_converter_1'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp65/design_1_axi_dwidth_converter_2_0_in_context.xdc] for cell 'design_1_i/axi_dwidth_converter_2'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp65/design_1_axi_dwidth_converter_2_0_in_context.xdc] for cell 'design_1_i/axi_dwidth_converter_2'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp67/design_1_axi_protocol_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_protocol_converter_1'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp67/design_1_axi_protocol_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_protocol_converter_1'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp69/design_1_axi_protocol_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_protocol_converter_2'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp69/design_1_axi_protocol_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_protocol_converter_2'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp71/design_1_axi_protocol_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_protocol_converter_3'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp71/design_1_axi_protocol_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_protocol_converter_3'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp73/design_1_axi_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_clock_converter_0'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp73/design_1_axi_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_clock_converter_0'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp75/design_1_axi_clock_converter_1_0_in_context.xdc] for cell 'design_1_i/axi_clock_converter_1'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp75/design_1_axi_clock_converter_1_0_in_context.xdc] for cell 'design_1_i/axi_clock_converter_1'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp77/design_1_axi_clock_converter_2_0_in_context.xdc] for cell 'design_1_i/axi_clock_converter_2'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp77/design_1_axi_clock_converter_2_0_in_context.xdc] for cell 'design_1_i/axi_clock_converter_2'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp79/design_1_axi_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_clock_converter_3'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp79/design_1_axi_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_clock_converter_3'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2847.613 ; gain = 187.000 ; free physical = 35077 ; free virtual = 208626
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:21 ; elapsed = 00:01:08 . Memory (MB): peak = 2847.617 ; gain = 1677.906 ; free physical = 35974 ; free virtual = 209523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:21 ; elapsed = 00:01:08 . Memory (MB): peak = 2847.617 ; gain = 1677.906 ; free physical = 35974 ; free virtual = 209523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/.Xil/Vivado-7619-tucson/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property DONT_TOUCH = true for design_1_i/axi_clock_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_clock_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_clock_converter_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_clock_converter_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dwidth_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dwidth_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dwidth_converter_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dwidth_converter_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_protocol_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_protocol_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_protocol_converter_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_protocol_converter_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_register_slice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_register_slice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_register_slice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_fclk1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:08 . Memory (MB): peak = 2847.617 ; gain = 1677.906 ; free physical = 35974 ; free virtual = 209523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:42 ; elapsed = 00:01:29 . Memory (MB): peak = 2847.617 ; gain = 1677.906 ; free physical = 35999 ; free virtual = 209548
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RetimeWrapper' (RetimeWrapper) to 'design_1_i/Top_0/accel/RetimeWrapper_2'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RetimeWrapper' (RetimeWrapper) to 'design_1_i/Top_0/accel/RetimeWrapper_3'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RetimeWrapper_12' (RetimeWrapper) to 'design_1_i/Top_0/accel/RetimeWrapper_17'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RetimeWrapper_18' (RetimeWrapper) to 'design_1_i/Top_0/accel/RetimeWrapper_19'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/Counter_1' (Counter_14) to 'design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/Counter_22'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/Counter_10' (Counter_14) to 'design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/Counter_11'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_1'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_2'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_3'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_4'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_5'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_6'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_7'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_8'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_9'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_10'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_11'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_12'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_13'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_14'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_15'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_16'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_17'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_18'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_19'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_20'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_21'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_22'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_23'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_24'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_25'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_26'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_27'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_28'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_29'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_30'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_31'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_32'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_33'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_34'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_35'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_36'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_37'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_38'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_39'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_40'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_41'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_42'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_43'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_44'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_45'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_46'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_47'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_48'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_49'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_50'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_51'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_52'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_53'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_54'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_55'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_56'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_57'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_58'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_59'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_60'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_61'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_62'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_63'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_64'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_65'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_66'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_67'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_68'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_69'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_70'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_71'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_72'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_73'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_74'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_75'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_76'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_77'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_78'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_79'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_80'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_81'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_82'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_83'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_84'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_85'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_86'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_87'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_88'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_89'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_90'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_91'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_92'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_93'
INFO: [Synth 8-223] decloning instance 'CoalescingCache:/valid_0' (FF_18) to 'CoalescingCache:/valid_94'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |SRAMByteEnable__GB0  |           1|     28679|
|2     |SRAMByteEnable__GB1  |           1|      8194|
|3     |SRAMByteEnable__GB2  |           1|     12291|
|4     |SRAMByteEnable__GB3  |           1|     16388|
|5     |CoalescingCache__GC0 |           1|       393|
|6     |MAGCore__GC0         |           1|     25002|
|7     |MAGCore_1__GCM0      |           1|     23771|
|8     |RegFile__GB0         |           1|     32078|
|9     |RegFile__GB1         |           1|      8453|
|10    |Fringe__GC0          |           1|       560|
|11    |FringeZynq__GC0      |           1|       228|
|12    |Top__GC0             |           1|      7510|
|13    |design_1__GC0        |           1|     11594|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 5     
	   2 Input     33 Bit       Adders := 91    
	   2 Input     32 Bit       Adders := 13    
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 32    
	   2 Input     10 Bit       Adders := 56    
	   3 Input     10 Bit       Adders := 24    
	   4 Input     10 Bit       Adders := 20    
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 34    
	   2 Input      6 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	               82 Bit    Registers := 16    
	               64 Bit    Registers := 72    
	               40 Bit    Registers := 5     
	               32 Bit    Registers := 557   
	               26 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 52    
	                9 Bit    Registers := 64    
	                8 Bit    Registers := 32770 
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 32    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 341   
+---RAMs : 
	              41K Bit         RAMs := 8     
	             1024 Bit         RAMs := 128   
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     82 Bit        Muxes := 12    
	   2 Input     64 Bit        Muxes := 145   
	   2 Input     40 Bit        Muxes := 20    
	   2 Input     32 Bit        Muxes := 985   
	   2 Input     26 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 12    
	   2 Input     10 Bit        Muxes := 148   
	   2 Input      9 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 64    
	   2 Input      5 Bit        Muxes := 96    
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 388   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SRAMByteEnable 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 8192  
Module RetimeShiftRegister__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module FF_567 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module CoalescingCache 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 16    
Module RetimeShiftRegister__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module UpDownCtr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Counter_2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module RetimeShiftRegister__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Counter_2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module RetimeShiftRegister__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Counter_2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module RetimeShiftRegister__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Counter_2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module RetimeShiftRegister__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SRAMVerilogAWS__1 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
+---RAMs : 
	              41K Bit         RAMs := 1     
Module SRAM_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     82 Bit        Muxes := 1     
Module FIFOCore__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module UpDownCtr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Counter_2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module RetimeShiftRegister__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Counter_2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module RetimeShiftRegister__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Counter_2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module RetimeShiftRegister__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Counter_2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module RetimeShiftRegister__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SRAMVerilogAWS__2 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
+---RAMs : 
	              41K Bit         RAMs := 1     
Module SRAM_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     82 Bit        Muxes := 1     
Module FIFOCore__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
Module MuxVec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     82 Bit        Muxes := 1     
Module FIFOArbiter__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module UpDownCtr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module FF_41__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module Counter_10__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module RetimeShiftRegister__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module FF_41__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module Counter_10__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module RetimeShiftRegister__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CounterChainCore_4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module FF_41__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module Counter_10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module RetimeShiftRegister__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module FF_41__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module Counter_10__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module RetimeShiftRegister__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CounterChainCore_4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module FIFOCore_2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module FIFOArbiterWidthConvert 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SRFF__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module RetimeShiftRegister__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module FF_53__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Counter_15__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module FF_54__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module Counter_16__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module RetimeShiftRegister__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SRFF__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module UpDownCtr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module FF_41__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module Counter_10__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module RetimeShiftRegister__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module FF_41__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module Counter_10__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module RetimeShiftRegister__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CounterChainCore_4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module FF_41__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module Counter_10__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module RetimeShiftRegister__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module FF_41__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module Counter_10__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module RetimeShiftRegister__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CounterChainCore_4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module FIFOCore_2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module RetimeShiftRegister__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module UpDownCtr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module FIFOCounter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module RetimeShiftRegister__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module FF_1123__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module Counter_21__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MAGCore 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RetimeShiftRegister__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module UpDownCtr__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Counter_2__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module RetimeShiftRegister__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Counter_2__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module RetimeShiftRegister__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Counter_2__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module RetimeShiftRegister__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Counter_2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module RetimeShiftRegister__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SRAMVerilogAWS__3 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
+---RAMs : 
	              41K Bit         RAMs := 1     
Module SRAM_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     82 Bit        Muxes := 1     
Module FIFOCore__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module UpDownCtr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Counter_2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module RetimeShiftRegister__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Counter_2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module RetimeShiftRegister__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Counter_2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module RetimeShiftRegister__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Counter_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module RetimeShiftRegister__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SRAMVerilogAWS 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
+---RAMs : 
	              41K Bit         RAMs := 1     
Module SRAM_1 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     82 Bit        Muxes := 1     
Module FIFOCore 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
Module MuxVec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     82 Bit        Muxes := 1     
Module FIFOArbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module UpDownCtr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module FF_41__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module Counter_10__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module RetimeShiftRegister__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module FF_41__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module Counter_10__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module RetimeShiftRegister__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CounterChainCore_4__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module FF_41__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module Counter_10__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module RetimeShiftRegister__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module FF_41__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module Counter_10__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module RetimeShiftRegister__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CounterChainCore_4__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module FIFOCore_2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module FIFOArbiterWidthConvert_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SRFF__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module RetimeShiftRegister__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__122 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module FF_53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Counter_15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module FF_54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module Counter_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module RetimeShiftRegister__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SRFF__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module UpDownCtr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module FF_41__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module Counter_10__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module RetimeShiftRegister__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module FF_41__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module Counter_10__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module RetimeShiftRegister__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CounterChainCore_4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module FF_41__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module Counter_10__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module RetimeShiftRegister__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module FF_41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module Counter_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module RetimeShiftRegister__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CounterChainCore_4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SRAMVerilogAWS__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SRAM_3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module FIFOCore_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module RetimeShiftRegister__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FF_19__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module UpDownCtr__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module FIFOCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module RetimeShiftRegister__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module FF_1123__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module Counter_21__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__123 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__91 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__92 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__93 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__94 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__95 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__113 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__114 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__115 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__116 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__117 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__118 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__119 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__120 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__121 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__143 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__124 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__125 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__126 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__127 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__128 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__129 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__130 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__131 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__132 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__133 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__134 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__135 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__136 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__137 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__138 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__139 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__140 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__141 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__142 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_51__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Counter_14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MAGCore_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RetimeShiftRegister__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__31 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__32 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__33 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__34 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__35 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__36 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__37 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__38 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__39 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__40 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__41 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__42 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__43 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__44 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__45 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__46 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__47 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__48 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__49 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__50 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__51 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__52 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__53 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__54 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__55 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__56 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__57 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__58 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__59 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__60 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__61 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__62 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__63 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__64 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__65 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__66 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8__67 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module FF_1169 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module RegFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module FF_1123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module Counter_21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module RetimeShiftRegister__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module AXI4LiteToRFBridgeVerilog 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module MAGToAXI4Bridge__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MAGToAXI4Bridge__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MAGToAXI4Bridge__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MAGToAXI4Bridge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RetimeShiftRegister__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SingleCounter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module SRFF__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FF_1__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module FF_1__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0__144 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_1__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module SingleCounter_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Seqpipe__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Mem1D 
Detailed RTL Component Info : 
+---RAMs : 
	              512 Bit         RAMs := 1     
Module FF_4__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SingleCounter_2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Counter__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module FF_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module SingleCounter_3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Innerpipe__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module FF_7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SRFF__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRFF__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Streampipe 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
Module FF 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SingleCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module SRFF__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FF_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module FF_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module RetimeShiftRegister__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FF_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module SingleCounter_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Seqpipe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FF_1__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module FF_1__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module SingleCounter_3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Innerpipe__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module FF_4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SingleCounter_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Counter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module FF_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module SingleCounter_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Innerpipe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module FF_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module SingleCounter_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module RetimeShiftRegister__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRFF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module RetimeShiftRegister__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RetimeShiftRegister__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RetimeShiftRegister__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RetimeShiftRegister__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RetimeShiftRegister__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RetimeShiftRegister__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RetimeShiftRegister__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RetimeShiftRegister__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RetimeShiftRegister__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RetimeShiftRegister__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RetimeShiftRegister__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RetimeShiftRegister__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RetimeShiftRegister__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RetimeShiftRegister 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AccelTop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element tags_0/RetimeWrapper/sr/sr_reg[0] was removed.  [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:23]
INFO: [Synth 8-5544] ROM "FF_1/ff" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_65" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_GEN_1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_42" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_45" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FF_1/ff" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_65" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_GEN_1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_42" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_45" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_42" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_45" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SRAMByteEnable__GB1:/\mem_8__T_163_addr_pipe_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SRAMByteEnable__GB1:/\mem_8__T_163_addr_pipe_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SRAMByteEnable__GB1:/\mem_8__T_163_addr_pipe_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SRAMByteEnable__GB1:/\mem_8__T_163_addr_pipe_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SRAMByteEnable__GB1:/\mem_8__T_163_addr_pipe_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SRAMByteEnable__GB1:/\mem_8__T_163_addr_pipe_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SRAMByteEnable__GB1:/\mem_8__T_163_addr_pipe_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SRAMByteEnable__GB1:/\mem_8__T_163_addr_pipe_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SRAMByteEnable__GB1:/\mem_8__T_163_addr_pipe_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SRAMByteEnable__GB1:/\mem_7__T_163_addr_pipe_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SRAMByteEnable__GB1:/\mem_7__T_163_addr_pipe_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SRAMByteEnable__GB1:/\mem_7__T_163_addr_pipe_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SRAMByteEnable__GB1:/\mem_7__T_163_addr_pipe_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SRAMByteEnable__GB1:/\mem_7__T_163_addr_pipe_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SRAMByteEnable__GB1:/\mem_7__T_163_addr_pipe_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SRAMByteEnable__GB1:/\mem_7__T_163_addr_pipe_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SRAMByteEnable__GB1:/\mem_7__T_163_addr_pipe_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SRAMByteEnable__GB1:/\mem_7__T_163_addr_pipe_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_25/regs_63/\RetimeWrapper/sr/sr_reg[0][63] )
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][63]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][62]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][61]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][60]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][59]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][58]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][57]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][56]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][55]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][54]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][53]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][52]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][51]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][50]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][49]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][48]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][47]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][46]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][45]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][44]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][43]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][42]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][41]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][40]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][39]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][38]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][37]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][36]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][35]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][34]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][33]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][32]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][31]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][30]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][29]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][28]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][27]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][26]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][25]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][24]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][23]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][22]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][21]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][20]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][19]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][18]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][17]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][16]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][15]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][14]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][13]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][12]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][11]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][10]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][9]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][8]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][7]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][6]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][5]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][4]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][3]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][2]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][1]) is unused and will be removed from module FF_1169__67.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][0]) is unused and will be removed from module FF_1169__67.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FringeZynqi_27/\AXI4LiteToRFBridge/d/axi_bresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FringeZynqi_27/\AXI4LiteToRFBridge/d/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FringeZynqi_27/\AXI4LiteToRFBridge/d/axi_rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FringeZynqi_27/\AXI4LiteToRFBridge/d/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Top_0i_28/\accel/x531_sm/RetimeWrapper/sr/sr_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Top_0i_28/\accel/RootController_sm/RetimeWrapper/sr/sr_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Top_0i_28/\accel/x531_sm/RetimeWrapper/sr/sr_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Top_0i_28/\accel/x531_sm/RetimeWrapper/sr/sr_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Top_0i_28/\accel/x531_sm/RetimeWrapper/sr/sr_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Top_0i_28/\accel/x531_sm/RetimeWrapper/sr/sr_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Top_0i_28/\accel/x531_sm/RetimeWrapper/sr/sr_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Top_0i_28/\accel/x531_sm/RetimeWrapper/sr/sr_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Top_0i_28/\accel/x531_sm/RetimeWrapper/sr/sr_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Top_0i_28/\accel/x531_sm/RetimeWrapper/sr/sr_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Top_0i_28/\accel/x531_sm/RetimeWrapper/sr/sr_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Top_0i_28/\accel/x531_sm/RetimeWrapper/sr/sr_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Top_0i_28/\accel/x531_sm/RetimeWrapper/sr/sr_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Top_0i_28/\accel/x531_sm/RetimeWrapper/sr/sr_reg[0][13] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][63]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][62]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][61]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][60]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][59]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][58]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][57]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][56]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][55]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][54]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][53]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][52]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][51]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][50]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][49]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][48]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][47]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][46]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][45]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][44]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][43]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][42]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][41]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][40]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][39]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][38]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][37]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][36]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][35]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][34]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][33]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][32]) is unused and will be removed from module FF_1169__26.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][63]) is unused and will be removed from module FF_1169__27.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][62]) is unused and will be removed from module FF_1169__27.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][61]) is unused and will be removed from module FF_1169__27.
WARNING: [Synth 8-3332] Sequential element (RetimeWrapper/sr/sr_reg[0][60]) is unused and will be removed from module FF_1169__27.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element FF/RetimeWrapper/sr/sr_reg[0] was removed.  [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:23]
WARNING: [Synth 8-6014] Unused sequential element FF/RetimeWrapper/sr/sr_reg[0] was removed.  [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:23]
INFO: [Synth 8-5784] Optimized 82 bits of RAM "FIFOCore/mems_0/SRAMVerilogAWS/mem_reg" due to constant propagation. Old ram width 82 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "FIFOCore/mems_0/SRAMVerilogAWS/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "FIFOCore_1/mems_0/SRAMVerilogAWS/mem_reg" due to constant propagation. Old ram width 82 bits, new ram width 81 bits.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element FF/RetimeWrapper/sr/sr_reg[0] was removed.  [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:23]
WARNING: [Synth 8-6014] Unused sequential element FF/RetimeWrapper/sr/sr_reg[0] was removed.  [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:23]
WARNING: [Synth 8-6014] Unused sequential element FF_32/RetimeWrapper/sr/sr_reg[0] was removed.  [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:23]
WARNING: [Synth 8-6014] Unused sequential element FF_33/RetimeWrapper/sr/sr_reg[0] was removed.  [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/RetimeShiftRegister.sv:23]
INFO: [Synth 8-5784] Optimized 82 bits of RAM "FIFOCore/mems_0/SRAMVerilogAWS/mem_reg" due to constant propagation. Old ram width 82 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "FIFOCore/mems_0/SRAMVerilogAWS/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 82 bits of RAM "FIFOCore_1/mems_0/SRAMVerilogAWS/mem_reg" due to constant propagation. Old ram width 82 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "FIFOCore_1/mems_0/SRAMVerilogAWS/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 32 bits of RAM "mems_0/SRAMVerilogAWS/mem_reg" due to constant propagation. Old ram width 32 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "mems_0/SRAMVerilogAWS/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:10 . Memory (MB): peak = 2851.535 ; gain = 1681.824 ; free physical = 34003 ; free virtual = 207555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SRAMVerilogAWS:                 | mem_reg    | 512 x 82(READ_FIRST)   | W |   | 512 x 82(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SRAMVerilogAWS__parameterized0: | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------+------------------------------+-----------+----------------------+--------------+
|Module Name      | RTL Object                   | Inference | Size (Depth x Width) | Primitives   | 
+-----------------+------------------------------+-----------+----------------------+--------------+
|design_1_wrapper | accel/x507_0/m_0/m/_T_13_reg | Implied   | 16 x 32              | RAM32M x 6   | 
+-----------------+------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |SRAMByteEnable__GB0 |           4|         0|
|2     |SRAMByteEnable__GB2 |           4|         0|
|3     |SRAMByteEnable__GB3 |           4|         0|
|4     |MAGCore__GC0        |           1|     11117|
|5     |MAGCore_1__GCM0     |           3|       618|
|6     |RegFile__GB0        |           1|      5966|
|7     |RegFile__GB1        |           1|      1659|
|8     |Fringe__GC0         |           1|       223|
|9     |FringeZynq__GC0     |           1|       183|
|10    |Top__GC0            |           1|      2771|
|11    |design_1__GC0       |           1|     11594|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK0' to pin 'processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK1' to pin 'processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:07 ; elapsed = 00:02:17 . Memory (MB): peak = 2851.535 ; gain = 1681.824 ; free physical = 33889 ; free virtual = 207442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:22 . Memory (MB): peak = 2851.535 ; gain = 1681.824 ; free physical = 33872 ; free virtual = 207426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |MAGCore__GC0    |           1|     11066|
|2     |MAGCore_1__GCM0 |           3|       590|
|3     |RegFile__GB0    |           1|      2929|
|4     |RegFile__GB1    |           1|      1659|
|5     |Fringe__GC0     |           1|       223|
|6     |FringeZynq__GC0 |           1|       108|
|7     |Top__GC0        |           1|      2771|
|8     |design_1__GC0   |           1|     11594|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fringeCommoni_5/design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/commandFifo/FIFOCore_1/mems_0/SRAMVerilogAWS/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fringeCommoni_5/design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fringeCommoni_5/design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fringeCommoni_5/design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fringeCommoni_5/design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fringeCommoni_5/design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fringeCommoni_5/design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fringeCommoni_5/design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fringeCommoni_5/design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fringeCommoni_5/design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fringeCommoni_5/design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fringeCommoni_5/design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fringeCommoni_5/design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fringeCommoni_5/design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fringeCommoni_5/design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fringeCommoni_5/design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fringeCommoni_5/design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:18 ; elapsed = 00:02:35 . Memory (MB): peak = 2851.535 ; gain = 1681.824 ; free physical = 33576 ; free virtual = 207131
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |MAGCore__GC0  |           1|      7005|
|2     |design_1__GC0 |           1|     11594|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/commandFifo/FIFOCore_1/mems_0/SRAMVerilogAWS/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:20 ; elapsed = 00:02:37 . Memory (MB): peak = 2851.535 ; gain = 1681.824 ; free physical = 33581 ; free virtual = 207137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:20 ; elapsed = 00:02:37 . Memory (MB): peak = 2851.535 ; gain = 1681.824 ; free physical = 33581 ; free virtual = 207137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:23 ; elapsed = 00:02:40 . Memory (MB): peak = 2851.535 ; gain = 1681.824 ; free physical = 33576 ; free virtual = 207132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:23 ; elapsed = 00:02:40 . Memory (MB): peak = 2851.535 ; gain = 1681.824 ; free physical = 33576 ; free virtual = 207132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:24 ; elapsed = 00:02:41 . Memory (MB): peak = 2851.535 ; gain = 1681.824 ; free physical = 33577 ; free virtual = 207133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:24 ; elapsed = 00:02:41 . Memory (MB): peak = 2851.535 ; gain = 1681.824 ; free physical = 33577 ; free virtual = 207133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |design_1_axi_clock_converter_0_0    |         1|
|2     |design_1_axi_clock_converter_1_0    |         1|
|3     |design_1_axi_clock_converter_2_0    |         1|
|4     |design_1_axi_clock_converter_3_0    |         1|
|5     |design_1_axi_dwidth_converter_0_0   |         1|
|6     |design_1_axi_dwidth_converter_1_0   |         1|
|7     |design_1_axi_dwidth_converter_2_0   |         1|
|8     |design_1_axi_dwidth_converter_3_0   |         1|
|9     |design_1_axi_protocol_converter_0_0 |         1|
|10    |design_1_axi_protocol_converter_1_0 |         1|
|11    |design_1_axi_protocol_converter_2_0 |         1|
|12    |design_1_axi_protocol_converter_3_0 |         1|
|13    |design_1_axi_register_slice_0_0     |         1|
|14    |design_1_axi_register_slice_1_0     |         1|
|15    |design_1_axi_register_slice_2_0     |         1|
|16    |design_1_axi_register_slice_3_0     |         1|
|17    |design_1_proc_sys_reset_fclk1_0     |         1|
|18    |design_1_processing_system7_0_0     |         1|
|19    |design_1_rst_ps7_0_100M_0           |         1|
|20    |design_1_auto_pc_0                  |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |design_1_auto_pc_0                  |     1|
|2     |design_1_axi_clock_converter_0_0    |     1|
|3     |design_1_axi_clock_converter_1_0    |     1|
|4     |design_1_axi_clock_converter_2_0    |     1|
|5     |design_1_axi_clock_converter_3_0    |     1|
|6     |design_1_axi_dwidth_converter_0_0   |     1|
|7     |design_1_axi_dwidth_converter_1_0   |     1|
|8     |design_1_axi_dwidth_converter_2_0   |     1|
|9     |design_1_axi_dwidth_converter_3_0   |     1|
|10    |design_1_axi_protocol_converter_0_0 |     1|
|11    |design_1_axi_protocol_converter_1_0 |     1|
|12    |design_1_axi_protocol_converter_2_0 |     1|
|13    |design_1_axi_protocol_converter_3_0 |     1|
|14    |design_1_axi_register_slice_0_0     |     1|
|15    |design_1_axi_register_slice_1_0     |     1|
|16    |design_1_axi_register_slice_2_0     |     1|
|17    |design_1_axi_register_slice_3_0     |     1|
|18    |design_1_proc_sys_reset_fclk1_0     |     1|
|19    |design_1_processing_system7_0_0     |     1|
|20    |design_1_rst_ps7_0_100M_0           |     1|
|21    |CARRY4                              |   539|
|22    |LUT1                                |   936|
|23    |LUT2                                |  1042|
|24    |LUT3                                |   695|
|25    |LUT4                                |  1500|
|26    |LUT5                                |   860|
|27    |LUT6                                |  1265|
|28    |MUXF7                               |   320|
|29    |MUXF8                               |   160|
|30    |RAM32M                              |     3|
|31    |RAMB18E1                            |    61|
|32    |RAMB36E1                            |     1|
|33    |FDRE                                |  5038|
|34    |FDSE                                |     1|
+------+------------------------------------+------+

Report Instance Areas: 
+------+----------------------------------------+----------------------------------------+------+
|      |Instance                                |Module                                  |Cells |
+------+----------------------------------------+----------------------------------------+------+
|1     |top                                     |                                        | 24015|
|2     |  design_1_i                            |design_1                                | 23801|
|3     |    Top_0                               |Top                                     | 12199|
|4     |      FringeZynq                        |FringeZynq                              | 10374|
|5     |        AXI4LiteToRFBridge              |AXI4LiteToRFBridge                      |   175|
|6     |          d                             |AXI4LiteToRFBridgeVerilog               |   175|
|7     |        MAGToAXI4Bridge                 |MAGToAXI4Bridge                         |     2|
|8     |        fringeCommon                    |Fringe                                  | 10197|
|9     |          depulser                      |Depulser                                |    31|
|10    |            r                           |FF_18_637                               |    31|
|11    |              RetimeWrapper             |RetimeWrapper_638                       |    31|
|12    |                sr                      |RetimeShiftRegister_639                 |    31|
|13    |          mags_0                        |MAGCore                                 |  6599|
|14    |            Counter                     |Counter_21_362                          |    97|
|15    |              reg$                      |FF_1123_634                             |    97|
|16    |                RetimeWrapper           |RetimeWrapper_1127_635                  |    97|
|17    |                  sr                    |RetimeShiftRegister__parameterized7_636 |    97|
|18    |            Counter_1                   |Counter_14                              |  1150|
|19    |              reg$                      |FF_51_631                               |  1150|
|20    |                RetimeWrapper           |RetimeWrapper_1_632                     |  1150|
|21    |                  sr                    |RetimeShiftRegister__parameterized0_633 |  1150|
|22    |            Counter_12                  |Counter_14_363                          |    78|
|23    |              reg$                      |FF_51_628                               |    78|
|24    |                RetimeWrapper           |RetimeWrapper_1_629                     |    78|
|25    |                  sr                    |RetimeShiftRegister__parameterized0_630 |    78|
|26    |            Counter_13                  |Counter_14_364                          |   125|
|27    |              reg$                      |FF_51_625                               |   125|
|28    |                RetimeWrapper           |RetimeWrapper_1_626                     |   125|
|29    |                  sr                    |RetimeShiftRegister__parameterized0_627 |   125|
|30    |            Counter_14                  |Counter_14_365                          |   110|
|31    |              reg$                      |FF_51_622                               |   110|
|32    |                RetimeWrapper           |RetimeWrapper_1_623                     |   110|
|33    |                  sr                    |RetimeShiftRegister__parameterized0_624 |   110|
|34    |            Counter_15                  |Counter_14_366                          |    79|
|35    |              reg$                      |FF_51_619                               |    79|
|36    |                RetimeWrapper           |RetimeWrapper_1_620                     |    79|
|37    |                  sr                    |RetimeShiftRegister__parameterized0_621 |    79|
|38    |            Counter_16                  |Counter_14_367                          |    79|
|39    |              reg$                      |FF_51_616                               |    79|
|40    |                RetimeWrapper           |RetimeWrapper_1_617                     |    79|
|41    |                  sr                    |RetimeShiftRegister__parameterized0_618 |    79|
|42    |            Counter_17                  |Counter_14_368                          |    78|
|43    |              reg$                      |FF_51_613                               |    78|
|44    |                RetimeWrapper           |RetimeWrapper_1_614                     |    78|
|45    |                  sr                    |RetimeShiftRegister__parameterized0_615 |    78|
|46    |            Counter_18                  |Counter_14_369                          |    78|
|47    |              reg$                      |FF_51_610                               |    78|
|48    |                RetimeWrapper           |RetimeWrapper_1_611                     |    78|
|49    |                  sr                    |RetimeShiftRegister__parameterized0_612 |    78|
|50    |            Counter_19                  |Counter_14_370                          |   110|
|51    |              reg$                      |FF_51_607                               |   110|
|52    |                RetimeWrapper           |RetimeWrapper_1_608                     |   110|
|53    |                  sr                    |RetimeShiftRegister__parameterized0_609 |   110|
|54    |            Counter_2                   |Counter_14_371                          |   125|
|55    |              reg$                      |FF_51_604                               |   125|
|56    |                RetimeWrapper           |RetimeWrapper_1_605                     |   125|
|57    |                  sr                    |RetimeShiftRegister__parameterized0_606 |   125|
|58    |            Counter_20                  |Counter_14_372                          |   125|
|59    |              reg$                      |FF_51_601                               |   125|
|60    |                RetimeWrapper           |RetimeWrapper_1_602                     |   125|
|61    |                  sr                    |RetimeShiftRegister__parameterized0_603 |   125|
|62    |            Counter_21                  |Counter_14_373                          |   110|
|63    |              reg$                      |FF_51_598                               |   110|
|64    |                RetimeWrapper           |RetimeWrapper_1_599                     |   110|
|65    |                  sr                    |RetimeShiftRegister__parameterized0_600 |   110|
|66    |            Counter_23                  |Counter_14_374                          |   110|
|67    |              reg$                      |FF_51_595                               |   110|
|68    |                RetimeWrapper           |RetimeWrapper_1_596                     |   110|
|69    |                  sr                    |RetimeShiftRegister__parameterized0_597 |   110|
|70    |            Counter_24                  |Counter_14_375                          |   110|
|71    |              reg$                      |FF_51_592                               |   110|
|72    |                RetimeWrapper           |RetimeWrapper_1_593                     |   110|
|73    |                  sr                    |RetimeShiftRegister__parameterized0_594 |   110|
|74    |            Counter_25                  |Counter_14_376                          |   111|
|75    |              reg$                      |FF_51_589                               |   111|
|76    |                RetimeWrapper           |RetimeWrapper_1_590                     |   111|
|77    |                  sr                    |RetimeShiftRegister__parameterized0_591 |   111|
|78    |            Counter_26                  |Counter_14_377                          |   110|
|79    |              reg$                      |FF_51_586                               |   110|
|80    |                RetimeWrapper           |RetimeWrapper_1_587                     |   110|
|81    |                  sr                    |RetimeShiftRegister__parameterized0_588 |   110|
|82    |            Counter_4                   |Counter_14_378                          |   125|
|83    |              reg$                      |FF_51_583                               |   125|
|84    |                RetimeWrapper           |RetimeWrapper_1_584                     |   125|
|85    |                  sr                    |RetimeShiftRegister__parameterized0_585 |   125|
|86    |            Counter_5                   |Counter_14_379                          |   125|
|87    |              reg$                      |FF_51_580                               |   125|
|88    |                RetimeWrapper           |RetimeWrapper_1_581                     |   125|
|89    |                  sr                    |RetimeShiftRegister__parameterized0_582 |   125|
|90    |            Counter_6                   |Counter_14_380                          |   125|
|91    |              reg$                      |FF_51_577                               |   125|
|92    |                RetimeWrapper           |RetimeWrapper_1_578                     |   125|
|93    |                  sr                    |RetimeShiftRegister__parameterized0_579 |   125|
|94    |            Counter_7                   |Counter_14_381                          |   125|
|95    |              reg$                      |FF_51_574                               |   125|
|96    |                RetimeWrapper           |RetimeWrapper_1_575                     |   125|
|97    |                  sr                    |RetimeShiftRegister__parameterized0_576 |   125|
|98    |            Counter_8                   |Counter_14_382                          |   124|
|99    |              reg$                      |FF_51_571                               |   124|
|100   |                RetimeWrapper           |RetimeWrapper_1_572                     |   124|
|101   |                  sr                    |RetimeShiftRegister__parameterized0_573 |   124|
|102   |            Counter_9                   |Counter_14_383                          |   124|
|103   |              reg$                      |FF_51_568                               |   124|
|104   |                RetimeWrapper           |RetimeWrapper_1_569                     |   124|
|105   |                  sr                    |RetimeShiftRegister__parameterized0_570 |   124|
|106   |            FF                          |FF_51                                   |    32|
|107   |              RetimeWrapper             |RetimeWrapper_1_566                     |    32|
|108   |                sr                      |RetimeShiftRegister__parameterized0_567 |    32|
|109   |            FF_1                        |FF_51_384                               |    32|
|110   |              RetimeWrapper             |RetimeWrapper_1_564                     |    32|
|111   |                sr                      |RetimeShiftRegister__parameterized0_565 |    32|
|112   |            FF_10                       |FF_51_385                               |    32|
|113   |              RetimeWrapper             |RetimeWrapper_1_562                     |    32|
|114   |                sr                      |RetimeShiftRegister__parameterized0_563 |    32|
|115   |            FF_11                       |FF_51_386                               |    32|
|116   |              RetimeWrapper             |RetimeWrapper_1_560                     |    32|
|117   |                sr                      |RetimeShiftRegister__parameterized0_561 |    32|
|118   |            FF_12                       |FF_51_387                               |    32|
|119   |              RetimeWrapper             |RetimeWrapper_1_558                     |    32|
|120   |                sr                      |RetimeShiftRegister__parameterized0_559 |    32|
|121   |            FF_13                       |FF_51_388                               |    32|
|122   |              RetimeWrapper             |RetimeWrapper_1_556                     |    32|
|123   |                sr                      |RetimeShiftRegister__parameterized0_557 |    32|
|124   |            FF_14                       |FF_51_389                               |    32|
|125   |              RetimeWrapper             |RetimeWrapper_1_554                     |    32|
|126   |                sr                      |RetimeShiftRegister__parameterized0_555 |    32|
|127   |            FF_15                       |FF_51_390                               |    32|
|128   |              RetimeWrapper             |RetimeWrapper_1_552                     |    32|
|129   |                sr                      |RetimeShiftRegister__parameterized0_553 |    32|
|130   |            FF_16                       |FF_51_391                               |    32|
|131   |              RetimeWrapper             |RetimeWrapper_1_550                     |    32|
|132   |                sr                      |RetimeShiftRegister__parameterized0_551 |    32|
|133   |            FF_17                       |FF_51_392                               |    32|
|134   |              RetimeWrapper             |RetimeWrapper_1_548                     |    32|
|135   |                sr                      |RetimeShiftRegister__parameterized0_549 |    32|
|136   |            FF_18                       |FF_51_393                               |    32|
|137   |              RetimeWrapper             |RetimeWrapper_1_546                     |    32|
|138   |                sr                      |RetimeShiftRegister__parameterized0_547 |    32|
|139   |            FF_19                       |FF_51_394                               |    32|
|140   |              RetimeWrapper             |RetimeWrapper_1_544                     |    32|
|141   |                sr                      |RetimeShiftRegister__parameterized0_545 |    32|
|142   |            FF_2                        |FF_51_395                               |    32|
|143   |              RetimeWrapper             |RetimeWrapper_1_542                     |    32|
|144   |                sr                      |RetimeShiftRegister__parameterized0_543 |    32|
|145   |            FF_20                       |FF_51_396                               |    32|
|146   |              RetimeWrapper             |RetimeWrapper_1_540                     |    32|
|147   |                sr                      |RetimeShiftRegister__parameterized0_541 |    32|
|148   |            FF_21                       |FF_51_397                               |    32|
|149   |              RetimeWrapper             |RetimeWrapper_1_538                     |    32|
|150   |                sr                      |RetimeShiftRegister__parameterized0_539 |    32|
|151   |            FF_22                       |FF_51_398                               |    32|
|152   |              RetimeWrapper             |RetimeWrapper_1_536                     |    32|
|153   |                sr                      |RetimeShiftRegister__parameterized0_537 |    32|
|154   |            FF_23                       |FF_51_399                               |    32|
|155   |              RetimeWrapper             |RetimeWrapper_1_534                     |    32|
|156   |                sr                      |RetimeShiftRegister__parameterized0_535 |    32|
|157   |            FF_24                       |FF_51_400                               |    32|
|158   |              RetimeWrapper             |RetimeWrapper_1_532                     |    32|
|159   |                sr                      |RetimeShiftRegister__parameterized0_533 |    32|
|160   |            FF_25                       |FF_51_401                               |    32|
|161   |              RetimeWrapper             |RetimeWrapper_1_530                     |    32|
|162   |                sr                      |RetimeShiftRegister__parameterized0_531 |    32|
|163   |            FF_26                       |FF_51_402                               |    32|
|164   |              RetimeWrapper             |RetimeWrapper_1_528                     |    32|
|165   |                sr                      |RetimeShiftRegister__parameterized0_529 |    32|
|166   |            FF_27                       |FF_51_403                               |    32|
|167   |              RetimeWrapper             |RetimeWrapper_1_526                     |    32|
|168   |                sr                      |RetimeShiftRegister__parameterized0_527 |    32|
|169   |            FF_28                       |FF_51_404                               |    32|
|170   |              RetimeWrapper             |RetimeWrapper_1_524                     |    32|
|171   |                sr                      |RetimeShiftRegister__parameterized0_525 |    32|
|172   |            FF_29                       |FF_51_405                               |    32|
|173   |              RetimeWrapper             |RetimeWrapper_1_522                     |    32|
|174   |                sr                      |RetimeShiftRegister__parameterized0_523 |    32|
|175   |            FF_3                        |FF_51_406                               |    32|
|176   |              RetimeWrapper             |RetimeWrapper_1_520                     |    32|
|177   |                sr                      |RetimeShiftRegister__parameterized0_521 |    32|
|178   |            FF_30                       |FF_51_407                               |    32|
|179   |              RetimeWrapper             |RetimeWrapper_1_518                     |    32|
|180   |                sr                      |RetimeShiftRegister__parameterized0_519 |    32|
|181   |            FF_31                       |FF_51_408                               |    32|
|182   |              RetimeWrapper             |RetimeWrapper_1_516                     |    32|
|183   |                sr                      |RetimeShiftRegister__parameterized0_517 |    32|
|184   |            FF_32                       |FF_1169_409                             |    32|
|185   |              RetimeWrapper             |RetimeWrapper_1173_514                  |    32|
|186   |                sr                      |RetimeShiftRegister__parameterized8_515 |    32|
|187   |            FF_33                       |FF_1169_410                             |    32|
|188   |              RetimeWrapper             |RetimeWrapper_1173_512                  |    32|
|189   |                sr                      |RetimeShiftRegister__parameterized8_513 |    32|
|190   |            FF_4                        |FF_51_411                               |    32|
|191   |              RetimeWrapper             |RetimeWrapper_1_510                     |    32|
|192   |                sr                      |RetimeShiftRegister__parameterized0_511 |    32|
|193   |            FF_5                        |FF_51_412                               |    32|
|194   |              RetimeWrapper             |RetimeWrapper_1_508                     |    32|
|195   |                sr                      |RetimeShiftRegister__parameterized0_509 |    32|
|196   |            FF_6                        |FF_51_413                               |    32|
|197   |              RetimeWrapper             |RetimeWrapper_1_506                     |    32|
|198   |                sr                      |RetimeShiftRegister__parameterized0_507 |    32|
|199   |            FF_7                        |FF_51_414                               |    32|
|200   |              RetimeWrapper             |RetimeWrapper_1_504                     |    32|
|201   |                sr                      |RetimeShiftRegister__parameterized0_505 |    32|
|202   |            FF_8                        |FF_51_415                               |    32|
|203   |              RetimeWrapper             |RetimeWrapper_1_502                     |    32|
|204   |                sr                      |RetimeShiftRegister__parameterized0_503 |    32|
|205   |            FF_9                        |FF_51_416                               |    32|
|206   |              RetimeWrapper             |RetimeWrapper_1_500                     |    32|
|207   |                sr                      |RetimeShiftRegister__parameterized0_501 |    32|
|208   |            MuxNType                    |MuxN_3                                  |   224|
|209   |            burstCounter                |Counter_14_417                          |   115|
|210   |              reg$                      |FF_51_497                               |   115|
|211   |                RetimeWrapper           |RetimeWrapper_1_498                     |   115|
|212   |                  sr                    |RetimeShiftRegister__parameterized0_499 |   115|
|213   |            burstTagCounter             |Counter_15                              |    11|
|214   |              reg$                      |FF_53                                   |    11|
|215   |                RetimeWrapper           |RetimeWrapper_57                        |    11|
|216   |                  sr                    |RetimeShiftRegister__parameterized4     |    11|
|217   |            commandFifo                 |FIFOArbiter                             |   347|
|218   |              FIFOCore_1                |FIFOCore                                |   344|
|219   |                mems_0                  |SRAM_1                                  |   217|
|220   |                  SRAMVerilogAWS        |SRAMVerilogAWS                          |   180|
|221   |                rptr                    |CounterChainCore                        |    52|
|222   |                  counters_1            |CounterCore_492                         |    52|
|223   |                    counter             |Counter_2_493                           |    52|
|224   |                      reg$              |FF_19_494                               |    52|
|225   |                        RetimeWrapper   |RetimeWrapper_25_495                    |    52|
|226   |                          sr            |RetimeShiftRegister__parameterized1_496 |    52|
|227   |                sizeUDC                 |UpDownCtr_484                           |    52|
|228   |                  reg$                  |FF_19_489                               |    49|
|229   |                    RetimeWrapper       |RetimeWrapper_25_490                    |    49|
|230   |                      sr                |RetimeShiftRegister__parameterized1_491 |    49|
|231   |                wptr                    |CounterChainCore_485                    |    23|
|232   |                  counters_1            |CounterCore                             |    23|
|233   |                    counter             |Counter_2                               |    23|
|234   |                      reg$              |FF_19_486                               |    23|
|235   |                        RetimeWrapper   |RetimeWrapper_25_487                    |    23|
|236   |                          sr            |RetimeShiftRegister__parameterized1_488 |    23|
|237   |              tagFF                     |FF_18_481                               |     3|
|238   |                RetimeWrapper           |RetimeWrapper_482                       |     3|
|239   |                  sr                    |RetimeShiftRegister_483                 |     3|
|240   |            dramReadyFF                 |FF_18                                   |     1|
|241   |              RetimeWrapper             |RetimeWrapper_479                       |     1|
|242   |                sr                      |RetimeShiftRegister_480                 |     1|
|243   |            rdataFifos_0                |WidthConverterFIFO_1_418                |    38|
|244   |              FIFOCore                  |FIFOCore_2_474                          |    38|
|245   |                sizeUDC                 |UpDownCtr_475                           |    38|
|246   |                  reg$                  |FF_19_476                               |    36|
|247   |                    RetimeWrapper       |RetimeWrapper_25_477                    |    36|
|248   |                      sr                |RetimeShiftRegister__parameterized1_478 |    36|
|249   |            wasSparseWren               |SRFF_419                                |     2|
|250   |            wdataFifo                   |FIFOArbiterWidthConvert                 |  1184|
|251   |              WidthConverterFIFO        |WidthConverterFIFO                      |  1184|
|252   |                FIFOCore                |FIFOCore_2_426                          |  1184|
|253   |                  mems_0                |SRAM_3_427                              |    66|
|254   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_473      |     1|
|255   |                  mems_1                |SRAM_3_428                              |    66|
|256   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_472      |     1|
|257   |                  mems_10               |SRAM_3_429                              |    66|
|258   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_471      |     1|
|259   |                  mems_11               |SRAM_3_430                              |    66|
|260   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_470      |     1|
|261   |                  mems_12               |SRAM_3_431                              |    66|
|262   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_469      |     1|
|263   |                  mems_13               |SRAM_3_432                              |    66|
|264   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_468      |     1|
|265   |                  mems_14               |SRAM_3_433                              |    66|
|266   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_467      |     1|
|267   |                  mems_15               |SRAM_3_434                              |    67|
|268   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_466      |     1|
|269   |                  mems_2                |SRAM_3_435                              |    66|
|270   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_465      |     1|
|271   |                  mems_3                |SRAM_3_436                              |    66|
|272   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_464      |     1|
|273   |                  mems_4                |SRAM_3_437                              |    66|
|274   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_463      |     1|
|275   |                  mems_5                |SRAM_3_438                              |    66|
|276   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_462      |     1|
|277   |                  mems_6                |SRAM_3_439                              |    66|
|278   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_461      |     1|
|279   |                  mems_7                |SRAM_3_440                              |    66|
|280   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_460      |     1|
|281   |                  mems_8                |SRAM_3_441                              |    66|
|282   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_459      |     1|
|283   |                  mems_9                |SRAM_3_442                              |    66|
|284   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_458      |     1|
|285   |                  rptr                  |CounterChainCore_4                      |    37|
|286   |                    counters_1          |CounterCore_8_453                       |    37|
|287   |                      counter           |Counter_10_454                          |    37|
|288   |                        reg$            |FF_41_455                               |    37|
|289   |                          RetimeWrapper |RetimeWrapper_45_456                    |    37|
|290   |                            sr          |RetimeShiftRegister__parameterized2_457 |    37|
|291   |                  sizeUDC               |UpDownCtr_443                           |    46|
|292   |                    reg$                |FF_19_450                               |    43|
|293   |                      RetimeWrapper     |RetimeWrapper_25_451                    |    43|
|294   |                        sr              |RetimeShiftRegister__parameterized1_452 |    43|
|295   |                  wptr                  |CounterChainCore_4_444                  |    44|
|296   |                    counters_0          |CounterCore_8                           |    32|
|297   |                      counter           |Counter_10_446                          |    32|
|298   |                        reg$            |FF_41_447                               |    32|
|299   |                          RetimeWrapper |RetimeWrapper_45_448                    |    32|
|300   |                            sr          |RetimeShiftRegister__parameterized2_449 |    32|
|301   |                    counters_1          |CounterCore_8_445                       |    12|
|302   |                      counter           |Counter_10                              |    12|
|303   |                        reg$            |FF_41                                   |    12|
|304   |                          RetimeWrapper |RetimeWrapper_45                        |    12|
|305   |                            sr          |RetimeShiftRegister__parameterized2     |    12|
|306   |            wdataSelectCounter          |Counter_16                              |     9|
|307   |              reg$                      |FF_54                                   |     9|
|308   |                RetimeWrapper           |RetimeWrapper_58                        |     9|
|309   |                  sr                    |RetimeShiftRegister__parameterized5     |     9|
|310   |            wrPhase                     |SRFF_420                                |     1|
|311   |            wrespFifos_0                |FIFOCounter_421                         |    44|
|312   |              sizeUDC                   |UpDownCtr_422                           |    44|
|313   |                reg$                    |FF_19_423                               |    41|
|314   |                  RetimeWrapper         |RetimeWrapper_25_424                    |    41|
|315   |                    sr                  |RetimeShiftRegister__parameterized1_425 |    41|
|316   |          mags_1                        |MAGCore_1                               |    92|
|317   |            rdataFifos_0                |WidthConverterFIFO_1_318                |    39|
|318   |              FIFOCore                  |FIFOCore_2_357                          |    39|
|319   |                sizeUDC                 |UpDownCtr_358                           |    39|
|320   |                  reg$                  |FF_19_359                               |    37|
|321   |                    RetimeWrapper       |RetimeWrapper_25_360                    |    31|
|322   |                      sr                |RetimeShiftRegister__parameterized1_361 |    31|
|323   |            wdataFifo                   |FIFOArbiterWidthConvert_1_319           |    15|
|324   |              WidthConverterFIFO        |WidthConverterFIFO_1_325                |    15|
|325   |                FIFOCore                |FIFOCore_2_326                          |    15|
|326   |                  mems_1                |SRAM_3_327                              |     1|
|327   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_356      |     1|
|328   |                  mems_10               |SRAM_3_328                              |     1|
|329   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_355      |     1|
|330   |                  mems_11               |SRAM_3_329                              |     1|
|331   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_354      |     1|
|332   |                  mems_12               |SRAM_3_330                              |     1|
|333   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_353      |     1|
|334   |                  mems_13               |SRAM_3_331                              |     1|
|335   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_352      |     1|
|336   |                  mems_14               |SRAM_3_332                              |     1|
|337   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_351      |     1|
|338   |                  mems_15               |SRAM_3_333                              |     1|
|339   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_350      |     1|
|340   |                  mems_2                |SRAM_3_334                              |     1|
|341   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_349      |     1|
|342   |                  mems_3                |SRAM_3_335                              |     1|
|343   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_348      |     1|
|344   |                  mems_4                |SRAM_3_336                              |     1|
|345   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_347      |     1|
|346   |                  mems_5                |SRAM_3_337                              |     1|
|347   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_346      |     1|
|348   |                  mems_6                |SRAM_3_338                              |     1|
|349   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_345      |     1|
|350   |                  mems_7                |SRAM_3_339                              |     1|
|351   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_344      |     1|
|352   |                  mems_8                |SRAM_3_340                              |     1|
|353   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_343      |     1|
|354   |                  mems_9                |SRAM_3_341                              |     1|
|355   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_342      |     1|
|356   |            wrespFifos_0                |FIFOCounter_320                         |    38|
|357   |              sizeUDC                   |UpDownCtr_321                           |    38|
|358   |                reg$                    |FF_19_322                               |    35|
|359   |                  RetimeWrapper         |RetimeWrapper_25_323                    |    35|
|360   |                    sr                  |RetimeShiftRegister__parameterized1_324 |    35|
|361   |          mags_2                        |MAGCore_1_58                            |    92|
|362   |            rdataFifos_0                |WidthConverterFIFO_1_274                |    39|
|363   |              FIFOCore                  |FIFOCore_2_313                          |    39|
|364   |                sizeUDC                 |UpDownCtr_314                           |    39|
|365   |                  reg$                  |FF_19_315                               |    37|
|366   |                    RetimeWrapper       |RetimeWrapper_25_316                    |    31|
|367   |                      sr                |RetimeShiftRegister__parameterized1_317 |    31|
|368   |            wdataFifo                   |FIFOArbiterWidthConvert_1_275           |    15|
|369   |              WidthConverterFIFO        |WidthConverterFIFO_1_281                |    15|
|370   |                FIFOCore                |FIFOCore_2_282                          |    15|
|371   |                  mems_1                |SRAM_3_283                              |     1|
|372   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_312      |     1|
|373   |                  mems_10               |SRAM_3_284                              |     1|
|374   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_311      |     1|
|375   |                  mems_11               |SRAM_3_285                              |     1|
|376   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_310      |     1|
|377   |                  mems_12               |SRAM_3_286                              |     1|
|378   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_309      |     1|
|379   |                  mems_13               |SRAM_3_287                              |     1|
|380   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_308      |     1|
|381   |                  mems_14               |SRAM_3_288                              |     1|
|382   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_307      |     1|
|383   |                  mems_15               |SRAM_3_289                              |     1|
|384   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_306      |     1|
|385   |                  mems_2                |SRAM_3_290                              |     1|
|386   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_305      |     1|
|387   |                  mems_3                |SRAM_3_291                              |     1|
|388   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_304      |     1|
|389   |                  mems_4                |SRAM_3_292                              |     1|
|390   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_303      |     1|
|391   |                  mems_5                |SRAM_3_293                              |     1|
|392   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_302      |     1|
|393   |                  mems_6                |SRAM_3_294                              |     1|
|394   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_301      |     1|
|395   |                  mems_7                |SRAM_3_295                              |     1|
|396   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_300      |     1|
|397   |                  mems_8                |SRAM_3_296                              |     1|
|398   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_299      |     1|
|399   |                  mems_9                |SRAM_3_297                              |     1|
|400   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_298      |     1|
|401   |            wrespFifos_0                |FIFOCounter_276                         |    38|
|402   |              sizeUDC                   |UpDownCtr_277                           |    38|
|403   |                reg$                    |FF_19_278                               |    35|
|404   |                  RetimeWrapper         |RetimeWrapper_25_279                    |    35|
|405   |                    sr                  |RetimeShiftRegister__parameterized1_280 |    35|
|406   |          mags_3                        |MAGCore_1_59                            |    92|
|407   |            rdataFifos_0                |WidthConverterFIFO_1                    |    39|
|408   |              FIFOCore                  |FIFOCore_2_269                          |    39|
|409   |                sizeUDC                 |UpDownCtr_270                           |    39|
|410   |                  reg$                  |FF_19_271                               |    37|
|411   |                    RetimeWrapper       |RetimeWrapper_25_272                    |    31|
|412   |                      sr                |RetimeShiftRegister__parameterized1_273 |    31|
|413   |            wdataFifo                   |FIFOArbiterWidthConvert_1               |    15|
|414   |              WidthConverterFIFO        |WidthConverterFIFO_1_240                |    15|
|415   |                FIFOCore                |FIFOCore_2                              |    15|
|416   |                  mems_1                |SRAM_3                                  |     1|
|417   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_268      |     1|
|418   |                  mems_10               |SRAM_3_241                              |     1|
|419   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_267      |     1|
|420   |                  mems_11               |SRAM_3_242                              |     1|
|421   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_266      |     1|
|422   |                  mems_12               |SRAM_3_243                              |     1|
|423   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_265      |     1|
|424   |                  mems_13               |SRAM_3_244                              |     1|
|425   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_264      |     1|
|426   |                  mems_14               |SRAM_3_245                              |     1|
|427   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_263      |     1|
|428   |                  mems_15               |SRAM_3_246                              |     1|
|429   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_262      |     1|
|430   |                  mems_2                |SRAM_3_247                              |     1|
|431   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_261      |     1|
|432   |                  mems_3                |SRAM_3_248                              |     1|
|433   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_260      |     1|
|434   |                  mems_4                |SRAM_3_249                              |     1|
|435   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_259      |     1|
|436   |                  mems_5                |SRAM_3_250                              |     1|
|437   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_258      |     1|
|438   |                  mems_6                |SRAM_3_251                              |     1|
|439   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_257      |     1|
|440   |                  mems_7                |SRAM_3_252                              |     1|
|441   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_256      |     1|
|442   |                  mems_8                |SRAM_3_253                              |     1|
|443   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0_255      |     1|
|444   |                  mems_9                |SRAM_3_254                              |     1|
|445   |                    SRAMVerilogAWS      |SRAMVerilogAWS__parameterized0          |     1|
|446   |            wrespFifos_0                |FIFOCounter                             |    38|
|447   |              sizeUDC                   |UpDownCtr                               |    38|
|448   |                reg$                    |FF_19                                   |    35|
|449   |                  RetimeWrapper         |RetimeWrapper_25                        |    35|
|450   |                    sr                  |RetimeShiftRegister__parameterized1     |    35|
|451   |          regs                          |RegFile                                 |  3151|
|452   |            regs_0                      |FF_1169                                 |   238|
|453   |              RetimeWrapper             |RetimeWrapper_1173_238                  |   238|
|454   |                sr                      |RetimeShiftRegister__parameterized8_239 |   238|
|455   |            regs_1                      |FF_1169_60                              |    33|
|456   |              RetimeWrapper             |RetimeWrapper_1173_236                  |    33|
|457   |                sr                      |RetimeShiftRegister__parameterized8_237 |    33|
|458   |            regs_10                     |FF_1169_61                              |    32|
|459   |              RetimeWrapper             |RetimeWrapper_1173_234                  |    32|
|460   |                sr                      |RetimeShiftRegister__parameterized8_235 |    32|
|461   |            regs_11                     |FF_1169_62                              |    32|
|462   |              RetimeWrapper             |RetimeWrapper_1173_232                  |    32|
|463   |                sr                      |RetimeShiftRegister__parameterized8_233 |    32|
|464   |            regs_12                     |FF_1169_63                              |    32|
|465   |              RetimeWrapper             |RetimeWrapper_1173_230                  |    32|
|466   |                sr                      |RetimeShiftRegister__parameterized8_231 |    32|
|467   |            regs_13                     |FF_1169_64                              |    32|
|468   |              RetimeWrapper             |RetimeWrapper_1173_228                  |    32|
|469   |                sr                      |RetimeShiftRegister__parameterized8_229 |    32|
|470   |            regs_14                     |FF_1169_65                              |    32|
|471   |              RetimeWrapper             |RetimeWrapper_1173_226                  |    32|
|472   |                sr                      |RetimeShiftRegister__parameterized8_227 |    32|
|473   |            regs_15                     |FF_1169_66                              |    32|
|474   |              RetimeWrapper             |RetimeWrapper_1173_224                  |    32|
|475   |                sr                      |RetimeShiftRegister__parameterized8_225 |    32|
|476   |            regs_16                     |FF_1169_67                              |    32|
|477   |              RetimeWrapper             |RetimeWrapper_1173_222                  |    32|
|478   |                sr                      |RetimeShiftRegister__parameterized8_223 |    32|
|479   |            regs_17                     |FF_1169_68                              |    32|
|480   |              RetimeWrapper             |RetimeWrapper_1173_220                  |    32|
|481   |                sr                      |RetimeShiftRegister__parameterized8_221 |    32|
|482   |            regs_18                     |FF_1169_69                              |    32|
|483   |              RetimeWrapper             |RetimeWrapper_1173_218                  |    32|
|484   |                sr                      |RetimeShiftRegister__parameterized8_219 |    32|
|485   |            regs_19                     |FF_1169_70                              |    32|
|486   |              RetimeWrapper             |RetimeWrapper_1173_216                  |    32|
|487   |                sr                      |RetimeShiftRegister__parameterized8_217 |    32|
|488   |            regs_2                      |FF_1169_71                              |    32|
|489   |              RetimeWrapper             |RetimeWrapper_1173_214                  |    32|
|490   |                sr                      |RetimeShiftRegister__parameterized8_215 |    32|
|491   |            regs_20                     |FF_1169_72                              |    32|
|492   |              RetimeWrapper             |RetimeWrapper_1173_212                  |    32|
|493   |                sr                      |RetimeShiftRegister__parameterized8_213 |    32|
|494   |            regs_21                     |FF_1169_73                              |    32|
|495   |              RetimeWrapper             |RetimeWrapper_1173_210                  |    32|
|496   |                sr                      |RetimeShiftRegister__parameterized8_211 |    32|
|497   |            regs_22                     |FF_1169_74                              |    32|
|498   |              RetimeWrapper             |RetimeWrapper_1173_208                  |    32|
|499   |                sr                      |RetimeShiftRegister__parameterized8_209 |    32|
|500   |            regs_23                     |FF_1169_75                              |    32|
|501   |              RetimeWrapper             |RetimeWrapper_1173_206                  |    32|
|502   |                sr                      |RetimeShiftRegister__parameterized8_207 |    32|
|503   |            regs_24                     |FF_1169_76                              |    32|
|504   |              RetimeWrapper             |RetimeWrapper_1173_204                  |    32|
|505   |                sr                      |RetimeShiftRegister__parameterized8_205 |    32|
|506   |            regs_25                     |FF_1169_77                              |    32|
|507   |              RetimeWrapper             |RetimeWrapper_1173_202                  |    32|
|508   |                sr                      |RetimeShiftRegister__parameterized8_203 |    32|
|509   |            regs_26                     |FF_1169_78                              |    32|
|510   |              RetimeWrapper             |RetimeWrapper_1173_200                  |    32|
|511   |                sr                      |RetimeShiftRegister__parameterized8_201 |    32|
|512   |            regs_27                     |FF_1169_79                              |    32|
|513   |              RetimeWrapper             |RetimeWrapper_1173_198                  |    32|
|514   |                sr                      |RetimeShiftRegister__parameterized8_199 |    32|
|515   |            regs_28                     |FF_1169_80                              |    32|
|516   |              RetimeWrapper             |RetimeWrapper_1173_196                  |    32|
|517   |                sr                      |RetimeShiftRegister__parameterized8_197 |    32|
|518   |            regs_29                     |FF_1169_81                              |    32|
|519   |              RetimeWrapper             |RetimeWrapper_1173_194                  |    32|
|520   |                sr                      |RetimeShiftRegister__parameterized8_195 |    32|
|521   |            regs_3                      |FF_1169_82                              |    32|
|522   |              RetimeWrapper             |RetimeWrapper_1173_192                  |    32|
|523   |                sr                      |RetimeShiftRegister__parameterized8_193 |    32|
|524   |            regs_30                     |FF_1169_83                              |    32|
|525   |              RetimeWrapper             |RetimeWrapper_1173_190                  |    32|
|526   |                sr                      |RetimeShiftRegister__parameterized8_191 |    32|
|527   |            regs_31                     |FF_1169_84                              |    32|
|528   |              RetimeWrapper             |RetimeWrapper_1173_188                  |    32|
|529   |                sr                      |RetimeShiftRegister__parameterized8_189 |    32|
|530   |            regs_32                     |FF_1169_85                              |    32|
|531   |              RetimeWrapper             |RetimeWrapper_1173_186                  |    32|
|532   |                sr                      |RetimeShiftRegister__parameterized8_187 |    32|
|533   |            regs_33                     |FF_1169_86                              |    32|
|534   |              RetimeWrapper             |RetimeWrapper_1173_184                  |    32|
|535   |                sr                      |RetimeShiftRegister__parameterized8_185 |    32|
|536   |            regs_34                     |FF_1169_87                              |    32|
|537   |              RetimeWrapper             |RetimeWrapper_1173_182                  |    32|
|538   |                sr                      |RetimeShiftRegister__parameterized8_183 |    32|
|539   |            regs_35                     |FF_1169_88                              |    32|
|540   |              RetimeWrapper             |RetimeWrapper_1173_180                  |    32|
|541   |                sr                      |RetimeShiftRegister__parameterized8_181 |    32|
|542   |            regs_36                     |FF_1169_89                              |    32|
|543   |              RetimeWrapper             |RetimeWrapper_1173_178                  |    32|
|544   |                sr                      |RetimeShiftRegister__parameterized8_179 |    32|
|545   |            regs_37                     |FF_1169_90                              |    32|
|546   |              RetimeWrapper             |RetimeWrapper_1173_176                  |    32|
|547   |                sr                      |RetimeShiftRegister__parameterized8_177 |    32|
|548   |            regs_38                     |FF_1169_91                              |    32|
|549   |              RetimeWrapper             |RetimeWrapper_1173_174                  |    32|
|550   |                sr                      |RetimeShiftRegister__parameterized8_175 |    32|
|551   |            regs_39                     |FF_1169_92                              |    32|
|552   |              RetimeWrapper             |RetimeWrapper_1173_172                  |    32|
|553   |                sr                      |RetimeShiftRegister__parameterized8_173 |    32|
|554   |            regs_4                      |FF_1169_93                              |    32|
|555   |              RetimeWrapper             |RetimeWrapper_1173_170                  |    32|
|556   |                sr                      |RetimeShiftRegister__parameterized8_171 |    32|
|557   |            regs_40                     |FF_1169_94                              |    32|
|558   |              RetimeWrapper             |RetimeWrapper_1173_168                  |    32|
|559   |                sr                      |RetimeShiftRegister__parameterized8_169 |    32|
|560   |            regs_41                     |FF_1169_95                              |    32|
|561   |              RetimeWrapper             |RetimeWrapper_1173_166                  |    32|
|562   |                sr                      |RetimeShiftRegister__parameterized8_167 |    32|
|563   |            regs_42                     |FF_1169_96                              |    32|
|564   |              RetimeWrapper             |RetimeWrapper_1173_164                  |    32|
|565   |                sr                      |RetimeShiftRegister__parameterized8_165 |    32|
|566   |            regs_45                     |FF_1169_97                              |    32|
|567   |              RetimeWrapper             |RetimeWrapper_1173_162                  |    32|
|568   |                sr                      |RetimeShiftRegister__parameterized8_163 |    32|
|569   |            regs_46                     |FF_1169_98                              |    32|
|570   |              RetimeWrapper             |RetimeWrapper_1173_160                  |    32|
|571   |                sr                      |RetimeShiftRegister__parameterized8_161 |    32|
|572   |            regs_47                     |FF_1169_99                              |    32|
|573   |              RetimeWrapper             |RetimeWrapper_1173_158                  |    32|
|574   |                sr                      |RetimeShiftRegister__parameterized8_159 |    32|
|575   |            regs_48                     |FF_1169_100                             |    32|
|576   |              RetimeWrapper             |RetimeWrapper_1173_156                  |    32|
|577   |                sr                      |RetimeShiftRegister__parameterized8_157 |    32|
|578   |            regs_49                     |FF_1169_101                             |    32|
|579   |              RetimeWrapper             |RetimeWrapper_1173_154                  |    32|
|580   |                sr                      |RetimeShiftRegister__parameterized8_155 |    32|
|581   |            regs_5                      |FF_1169_102                             |    32|
|582   |              RetimeWrapper             |RetimeWrapper_1173_152                  |    32|
|583   |                sr                      |RetimeShiftRegister__parameterized8_153 |    32|
|584   |            regs_50                     |FF_1169_103                             |    32|
|585   |              RetimeWrapper             |RetimeWrapper_1173_150                  |    32|
|586   |                sr                      |RetimeShiftRegister__parameterized8_151 |    32|
|587   |            regs_51                     |FF_1169_104                             |    32|
|588   |              RetimeWrapper             |RetimeWrapper_1173_148                  |    32|
|589   |                sr                      |RetimeShiftRegister__parameterized8_149 |    32|
|590   |            regs_52                     |FF_1169_105                             |    32|
|591   |              RetimeWrapper             |RetimeWrapper_1173_146                  |    32|
|592   |                sr                      |RetimeShiftRegister__parameterized8_147 |    32|
|593   |            regs_53                     |FF_1169_106                             |    32|
|594   |              RetimeWrapper             |RetimeWrapper_1173_144                  |    32|
|595   |                sr                      |RetimeShiftRegister__parameterized8_145 |    32|
|596   |            regs_54                     |FF_1169_107                             |    32|
|597   |              RetimeWrapper             |RetimeWrapper_1173_142                  |    32|
|598   |                sr                      |RetimeShiftRegister__parameterized8_143 |    32|
|599   |            regs_55                     |FF_1169_108                             |    32|
|600   |              RetimeWrapper             |RetimeWrapper_1173_140                  |    32|
|601   |                sr                      |RetimeShiftRegister__parameterized8_141 |    32|
|602   |            regs_56                     |FF_1169_109                             |    32|
|603   |              RetimeWrapper             |RetimeWrapper_1173_138                  |    32|
|604   |                sr                      |RetimeShiftRegister__parameterized8_139 |    32|
|605   |            regs_57                     |FF_1169_110                             |    32|
|606   |              RetimeWrapper             |RetimeWrapper_1173_136                  |    32|
|607   |                sr                      |RetimeShiftRegister__parameterized8_137 |    32|
|608   |            regs_58                     |FF_1169_111                             |    32|
|609   |              RetimeWrapper             |RetimeWrapper_1173_134                  |    32|
|610   |                sr                      |RetimeShiftRegister__parameterized8_135 |    32|
|611   |            regs_59                     |FF_1169_112                             |    32|
|612   |              RetimeWrapper             |RetimeWrapper_1173_132                  |    32|
|613   |                sr                      |RetimeShiftRegister__parameterized8_133 |    32|
|614   |            regs_6                      |FF_1169_113                             |    32|
|615   |              RetimeWrapper             |RetimeWrapper_1173_130                  |    32|
|616   |                sr                      |RetimeShiftRegister__parameterized8_131 |    32|
|617   |            regs_60                     |FF_1169_114                             |    32|
|618   |              RetimeWrapper             |RetimeWrapper_1173_128                  |    32|
|619   |                sr                      |RetimeShiftRegister__parameterized8_129 |    32|
|620   |            regs_61                     |FF_1169_115                             |    32|
|621   |              RetimeWrapper             |RetimeWrapper_1173_126                  |    32|
|622   |                sr                      |RetimeShiftRegister__parameterized8_127 |    32|
|623   |            regs_62                     |FF_1169_116                             |    32|
|624   |              RetimeWrapper             |RetimeWrapper_1173_124                  |    32|
|625   |                sr                      |RetimeShiftRegister__parameterized8_125 |    32|
|626   |            regs_7                      |FF_1169_117                             |    32|
|627   |              RetimeWrapper             |RetimeWrapper_1173_122                  |    32|
|628   |                sr                      |RetimeShiftRegister__parameterized8_123 |    32|
|629   |            regs_8                      |FF_1169_118                             |    32|
|630   |              RetimeWrapper             |RetimeWrapper_1173_120                  |    32|
|631   |                sr                      |RetimeShiftRegister__parameterized8_121 |    32|
|632   |            regs_9                      |FF_1169_119                             |    32|
|633   |              RetimeWrapper             |RetimeWrapper_1173                      |    32|
|634   |                sr                      |RetimeShiftRegister__parameterized8     |    32|
|635   |            rport                       |MuxN_24                                 |   992|
|636   |          timeoutCtr                    |Counter_21                              |   140|
|637   |            reg$                        |FF_1123                                 |   130|
|638   |              RetimeWrapper             |RetimeWrapper_1127                      |   130|
|639   |                sr                      |RetimeShiftRegister__parameterized7     |   130|
|640   |      accel                             |AccelTop                                |  1825|
|641   |        RetimeWrapper_1                 |RetimeWrapper                           |    18|
|642   |          sr                            |RetimeShiftRegister_57                  |    18|
|643   |        RetimeWrapper_10                |RetimeWrapper_0                         |     1|
|644   |          sr                            |RetimeShiftRegister_56                  |     1|
|645   |        RetimeWrapper_11                |RetimeWrapper_1                         |     2|
|646   |          sr                            |RetimeShiftRegister_55                  |     2|
|647   |        RetimeWrapper_13                |RetimeWrapper_2                         |     1|
|648   |          sr                            |RetimeShiftRegister_54                  |     1|
|649   |        RetimeWrapper_14                |RetimeWrapper_3                         |     5|
|650   |          sr                            |RetimeShiftRegister_53                  |     5|
|651   |        RetimeWrapper_15                |RetimeWrapper_4                         |     1|
|652   |          sr                            |RetimeShiftRegister_52                  |     1|
|653   |        RetimeWrapper_16                |RetimeWrapper_5                         |     2|
|654   |          sr                            |RetimeShiftRegister_51                  |     2|
|655   |        RetimeWrapper_4                 |RetimeWrapper_6                         |     1|
|656   |          sr                            |RetimeShiftRegister_50                  |     1|
|657   |        RetimeWrapper_5                 |RetimeWrapper_7                         |     2|
|658   |          sr                            |RetimeShiftRegister_49                  |     2|
|659   |        RetimeWrapper_6                 |RetimeWrapper_8                         |     1|
|660   |          sr                            |RetimeShiftRegister_48                  |     1|
|661   |        RetimeWrapper_7                 |RetimeWrapper_9                         |     2|
|662   |          sr                            |RetimeShiftRegister_47                  |     2|
|663   |        RetimeWrapper_8                 |RetimeWrapper_10                        |     1|
|664   |          sr                            |RetimeShiftRegister_46                  |     1|
|665   |        RetimeWrapper_9                 |RetimeWrapper_11                        |     1|
|666   |          sr                            |RetimeShiftRegister_45                  |     1|
|667   |        RootController_sm               |Seqpipe                                 |   426|
|668   |          FF                            |FF_1_34                                 |   274|
|669   |          FF_1                          |FF_1_35                                 |     2|
|670   |          RetimeWrapper                 |RetimeWrapper_1_36                      |     1|
|671   |            sr                          |RetimeShiftRegister__parameterized0_44  |     1|
|672   |          RetimeWrapper_1               |RetimeWrapper_37                        |     1|
|673   |            sr                          |RetimeShiftRegister_43                  |     1|
|674   |          SRFF                          |SRFF_38                                 |     2|
|675   |          SingleCounter                 |SingleCounter_39                        |    22|
|676   |            FF                          |FF_42                                   |    22|
|677   |          SingleCounter_1               |SingleCounter_1_40                      |   110|
|678   |            FF                          |FF_1_41                                 |    68|
|679   |        done_latch                      |SRFF                                    |     3|
|680   |        retime_counter                  |SingleCounter_9                         |   140|
|681   |          FF                            |FF_1_33                                 |   128|
|682   |        x507_0                          |SRAM                                    |     3|
|683   |          m_0                           |MemND                                   |     3|
|684   |            m                           |Mem1D                                   |     3|
|685   |        x509                            |Counter                                 |    33|
|686   |          ctrs_0                        |SingleCounter_2_31                      |    32|
|687   |            FF                          |FF_4_32                                 |    32|
|688   |        x511_sm                         |Innerpipe                               |   236|
|689   |          FF                            |FF_1_28                                 |    89|
|690   |          SingleCounter                 |SingleCounter_3_29                      |   139|
|691   |            FF                          |FF_1_30                                 |   127|
|692   |        x523_sm                         |Innerpipe_12                            |   232|
|693   |          FF                            |FF_1_25                                 |    83|
|694   |          SingleCounter                 |SingleCounter_3_26                      |   141|
|695   |            FF                          |FF_1_27                                 |   129|
|696   |        x525                            |Counter_13                              |    33|
|697   |          ctrs_0                        |SingleCounter_2                         |    32|
|698   |            FF                          |FF_4                                    |    32|
|699   |        x530_sm                         |Innerpipe_14                            |   232|
|700   |          FF                            |FF_1_23                                 |    85|
|701   |          SingleCounter                 |SingleCounter_3                         |   139|
|702   |            FF                          |FF_1_24                                 |   127|
|703   |        x531_sm                         |Seqpipe_15                              |   395|
|704   |          FF                            |FF_1                                    |   241|
|705   |          FF_1                          |FF_1_18                                 |     2|
|706   |          RetimeWrapper                 |RetimeWrapper_1_19                      |     1|
|707   |            sr                          |RetimeShiftRegister__parameterized0     |     1|
|708   |          RetimeWrapper_1               |RetimeWrapper_20                        |     1|
|709   |            sr                          |RetimeShiftRegister                     |     1|
|710   |          SRFF                          |SRFF_21                                 |     2|
|711   |          SingleCounter                 |SingleCounter                           |    24|
|712   |            FF                          |FF                                      |    24|
|713   |          SingleCounter_1               |SingleCounter_1                         |   110|
|714   |            FF                          |FF_1_22                                 |    68|
|715   |        x535_sm                         |Streampipe                              |    49|
|716   |          doneFF_0                      |SRFF_16                                 |     2|
|717   |          doneFF_1                      |SRFF_17                                 |     2|
|718   |          stateFF                       |FF_7                                    |    45|
|719   |    ps7_0_axi_periph                    |design_1_ps7_0_axi_periph_0             |   181|
|720   |      s00_couplers                      |s00_couplers_imp_UYSKKA                 |   181|
+------+----------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:24 ; elapsed = 00:02:41 . Memory (MB): peak = 2851.535 ; gain = 1681.824 ; free physical = 33577 ; free virtual = 207133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1850 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:21 ; elapsed = 00:01:57 . Memory (MB): peak = 2851.535 ; gain = 394.844 ; free physical = 35935 ; free virtual = 209492
Synthesis Optimization Complete : Time (s): cpu = 00:02:24 ; elapsed = 00:02:46 . Memory (MB): peak = 2851.535 ; gain = 1681.824 ; free physical = 35941 ; free virtual = 209492
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 604 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 3 instances

569 Infos, 339 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:31 ; elapsed = 00:02:52 . Memory (MB): peak = 2853.629 ; gain = 1740.387 ; free physical = 35915 ; free virtual = 209467
INFO: [Common 17-1381] The checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2859.645 ; gain = 0.000 ; free physical = 35913 ; free virtual = 209468
INFO: [Common 17-206] Exiting Vivado at Mon Dec 18 19:01:24 2017...
[Mon Dec 18 19:01:25 2017] synth_1 finished
wait_on_run: Time (s): cpu = 00:15:36 ; elapsed = 00:06:08 . Memory (MB): peak = 1300.977 ; gain = 0.000 ; free physical = 36766 ; free virtual = 210316
# open_run -name implDesign synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z045ffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0.dcp' for cell 'design_1_i/axi_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_1_0/design_1_axi_clock_converter_1_0.dcp' for cell 'design_1_i/axi_clock_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_2_0/design_1_axi_clock_converter_2_0.dcp' for cell 'design_1_i/axi_clock_converter_2'
INFO: [Project 1-454] Reading design checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_3_0/design_1_axi_clock_converter_3_0.dcp' for cell 'design_1_i/axi_clock_converter_3'
INFO: [Project 1-454] Reading design checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_0_0/design_1_axi_dwidth_converter_0_0.dcp' for cell 'design_1_i/axi_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_1_0/design_1_axi_dwidth_converter_1_0.dcp' for cell 'design_1_i/axi_dwidth_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_2_0/design_1_axi_dwidth_converter_2_0.dcp' for cell 'design_1_i/axi_dwidth_converter_2'
INFO: [Project 1-454] Reading design checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_3_0/design_1_axi_dwidth_converter_3_0.dcp' for cell 'design_1_i/axi_dwidth_converter_3'
INFO: [Project 1-454] Reading design checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_protocol_converter_0_0/design_1_axi_protocol_converter_0_0.dcp' for cell 'design_1_i/axi_protocol_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_protocol_converter_1_0/design_1_axi_protocol_converter_1_0.dcp' for cell 'design_1_i/axi_protocol_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_protocol_converter_2_0/design_1_axi_protocol_converter_2_0.dcp' for cell 'design_1_i/axi_protocol_converter_2'
INFO: [Project 1-454] Reading design checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_protocol_converter_3_0/design_1_axi_protocol_converter_3_0.dcp' for cell 'design_1_i/axi_protocol_converter_3'
INFO: [Project 1-454] Reading design checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_register_slice_0_0/design_1_axi_register_slice_0_0.dcp' for cell 'design_1_i/axi_register_slice_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_register_slice_1_0/design_1_axi_register_slice_1_0.dcp' for cell 'design_1_i/axi_register_slice_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_register_slice_2_0/design_1_axi_register_slice_2_0.dcp' for cell 'design_1_i/axi_register_slice_2'
INFO: [Project 1-454] Reading design checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_register_slice_3_0/design_1_axi_register_slice_3_0.dcp' for cell 'design_1_i/axi_register_slice_3'
INFO: [Project 1-454] Reading design checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_proc_sys_reset_fclk1_0/design_1_proc_sys_reset_fclk1_0.dcp' for cell 'design_1_i/proc_sys_reset_fclk1'
INFO: [Project 1-454] Reading design checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1050 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_proc_sys_reset_fclk1_0/design_1_proc_sys_reset_fclk1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_fclk1/U0'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_proc_sys_reset_fclk1_0/design_1_proc_sys_reset_fclk1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_fclk1/U0'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_proc_sys_reset_fclk1_0/design_1_proc_sys_reset_fclk1_0.xdc] for cell 'design_1_i/proc_sys_reset_fclk1/U0'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_proc_sys_reset_fclk1_0/design_1_proc_sys_reset_fclk1_0.xdc] for cell 'design_1_i/proc_sys_reset_fclk1/U0'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_0_0/design_1_axi_dwidth_converter_0_0_clocks.xdc] for cell 'design_1_i/axi_dwidth_converter_0/inst'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_0_0/design_1_axi_dwidth_converter_0_0_clocks.xdc] for cell 'design_1_i/axi_dwidth_converter_0/inst'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_3_0/design_1_axi_dwidth_converter_3_0_clocks.xdc] for cell 'design_1_i/axi_dwidth_converter_3/inst'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_3_0/design_1_axi_dwidth_converter_3_0_clocks.xdc] for cell 'design_1_i/axi_dwidth_converter_3/inst'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_1_0/design_1_axi_dwidth_converter_1_0_clocks.xdc] for cell 'design_1_i/axi_dwidth_converter_1/inst'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_1_0/design_1_axi_dwidth_converter_1_0_clocks.xdc] for cell 'design_1_i/axi_dwidth_converter_1/inst'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_2_0/design_1_axi_dwidth_converter_2_0_clocks.xdc] for cell 'design_1_i/axi_dwidth_converter_2/inst'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_2_0/design_1_axi_dwidth_converter_2_0_clocks.xdc] for cell 'design_1_i/axi_dwidth_converter_2/inst'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_clocks.xdc] for cell 'design_1_i/axi_clock_converter_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_clocks.xdc:16]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2321.539 ; gain = 553.578 ; free physical = 35743 ; free virtual = 209386
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_clocks.xdc] for cell 'design_1_i/axi_clock_converter_0/inst'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_1_0/design_1_axi_clock_converter_1_0_clocks.xdc] for cell 'design_1_i/axi_clock_converter_1/inst'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_1_0/design_1_axi_clock_converter_1_0_clocks.xdc] for cell 'design_1_i/axi_clock_converter_1/inst'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_2_0/design_1_axi_clock_converter_2_0_clocks.xdc] for cell 'design_1_i/axi_clock_converter_2/inst'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_2_0/design_1_axi_clock_converter_2_0_clocks.xdc] for cell 'design_1_i/axi_clock_converter_2/inst'
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_3_0/design_1_axi_clock_converter_3_0_clocks.xdc] for cell 'design_1_i/axi_clock_converter_3/inst'
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_3_0/design_1_axi_clock_converter_3_0_clocks.xdc] for cell 'design_1_i/axi_clock_converter_3/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 279 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 275 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 2321.637 ; gain = 1020.660 ; free physical = 35866 ; free virtual = 209417
# report_timing_summary -file ./synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 2379.566 ; gain = 57.930 ; free physical = 35769 ; free virtual = 209319
# report_utilization -packthru -file ./synth_utilization.rpt
report_utilization: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2379.566 ; gain = 0.000 ; free physical = 35768 ; free virtual = 209318
# report_utilization -packthru -hierarchical -hierarchical_depth 20 -hierarchical_percentages -file ./synth_utilization_hierarchical.rpt
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2381.723 ; gain = 2.156 ; free physical = 35768 ; free virtual = 209319
# report_ram_utilization -detail -file ./synth_ram_utilization.rpt
report_ram_utilization: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2381.723 ; gain = 0.000 ; free physical = 35764 ; free virtual = 209317
# launch_runs impl_1 -jobs 6
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2387.734 ; gain = 0.000 ; free physical = 35758 ; free virtual = 209313
[Mon Dec 18 19:02:11 2017] Launched impl_1...
Run output will be captured here: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2387.742 ; gain = 6.020 ; free physical = 35741 ; free virtual = 209303
# wait_on_run impl_1
[Mon Dec 18 19:02:11 2017] Waiting for impl_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/design_1_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1076.207 ; gain = 0.000 ; free physical = 35618 ; free virtual = 209180
INFO: [Netlist 29-17] Analyzing 1050 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/.Xil/Vivado-10202-tucson/dcp3/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/.Xil/Vivado-10202-tucson/dcp3/design_1_wrapper_board.xdc]
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/.Xil/Vivado-10202-tucson/dcp3/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/.Xil/Vivado-10202-tucson/dcp3/design_1_wrapper_early.xdc]
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/.Xil/Vivado-10202-tucson/dcp3/design_1_wrapper_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_clocks.xdc:20]
all_fanout: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2153.863 ; gain = 557.578 ; free physical = 34027 ; free virtual = 207606
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/.Xil/Vivado-10202-tucson/dcp3/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2186.863 ; gain = 0.000 ; free physical = 33981 ; free virtual = 207560
Restored from archive | CPU: 0.150000 secs | Memory: 0.010239 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2186.863 ; gain = 0.000 ; free physical = 33981 ; free virtual = 207560
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 279 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 275 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.1 (64-bit) build 1846317
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2186.863 ; gain = 1110.660 ; free physical = 34034 ; free virtual = 207597
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.10' and will expire in -48 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2208.902 ; gain = 19.035 ; free physical = 33955 ; free virtual = 207517

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16b115c62

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2208.902 ; gain = 0.000 ; free physical = 34061 ; free virtual = 207624
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 982 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 44 inverter(s) to 220 load pin(s).
Phase 2 Constant propagation | Checksum: 1ce71f796

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2208.902 ; gain = 0.000 ; free physical = 34046 ; free virtual = 207608
INFO: [Opt 31-389] Phase Constant propagation created 1425 cells and removed 3909 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f8fa1497

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2208.902 ; gain = 0.000 ; free physical = 33984 ; free virtual = 207546
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 9876 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f8fa1497

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2208.902 ; gain = 0.000 ; free physical = 33951 ; free virtual = 207513
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1f8fa1497

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2208.902 ; gain = 0.000 ; free physical = 33945 ; free virtual = 207507
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2208.902 ; gain = 0.000 ; free physical = 33932 ; free virtual = 207494
Ending Logic Optimization Task | Checksum: 1f8fa1497

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2208.902 ; gain = 0.000 ; free physical = 33910 ; free virtual = 207473

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 62 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 122 Total Ports: 124
Ending PowerOpt Patch Enables Task | Checksum: 25089d160

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2563.188 ; gain = 0.000 ; free physical = 33559 ; free virtual = 207121
Ending Power Optimization Task | Checksum: 25089d160

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2563.188 ; gain = 354.285 ; free physical = 33582 ; free virtual = 207144
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2563.188 ; gain = 375.320 ; free physical = 33582 ; free virtual = 207145
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2563.188 ; gain = 0.000 ; free physical = 33581 ; free virtual = 207146
INFO: [Common 17-1381] The checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2563.195 ; gain = 0.008 ; free physical = 32902 ; free virtual = 206472
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.10' and will expire in -48 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_122) which is driven by a register (design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_122) which is driven by a register (design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_122) which is driven by a register (design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_46) which is driven by a register (design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_46) which is driven by a register (design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_46) which is driven by a register (design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_47) which is driven by a register (design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_47) which is driven by a register (design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_47) which is driven by a register (design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_48) which is driven by a register (design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_48) which is driven by a register (design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_48) which is driven by a register (design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_49) which is driven by a register (design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_49) which is driven by a register (design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_49) which is driven by a register (design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_50) which is driven by a register (design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_50) which is driven by a register (design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_50) which is driven by a register (design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_51) which is driven by a register (design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_51) which is driven by a register (design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2563.195 ; gain = 0.000 ; free physical = 32425 ; free virtual = 205996
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16930c007

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2563.195 ; gain = 0.000 ; free physical = 32425 ; free virtual = 205996
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2563.195 ; gain = 0.000 ; free physical = 32447 ; free virtual = 206018

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 88b9e6d6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2563.195 ; gain = 0.000 ; free physical = 32290 ; free virtual = 205860

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14c7ba8f9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2563.195 ; gain = 0.000 ; free physical = 32218 ; free virtual = 205789

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14c7ba8f9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2563.195 ; gain = 0.000 ; free physical = 32218 ; free virtual = 205789
Phase 1 Placer Initialization | Checksum: 14c7ba8f9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2563.195 ; gain = 0.000 ; free physical = 32218 ; free virtual = 205789

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 20e134533

Time (s): cpu = 00:01:30 ; elapsed = 00:00:44 . Memory (MB): peak = 2577.215 ; gain = 14.020 ; free physical = 32156 ; free virtual = 205726

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20e134533

Time (s): cpu = 00:01:30 ; elapsed = 00:00:44 . Memory (MB): peak = 2577.215 ; gain = 14.020 ; free physical = 32158 ; free virtual = 205729

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13566845b

Time (s): cpu = 00:01:46 ; elapsed = 00:00:51 . Memory (MB): peak = 2577.215 ; gain = 14.020 ; free physical = 32156 ; free virtual = 205727

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1da4c31f3

Time (s): cpu = 00:01:46 ; elapsed = 00:00:52 . Memory (MB): peak = 2577.215 ; gain = 14.020 ; free physical = 32155 ; free virtual = 205726

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 129d2a90f

Time (s): cpu = 00:01:46 ; elapsed = 00:00:52 . Memory (MB): peak = 2577.215 ; gain = 14.020 ; free physical = 32155 ; free virtual = 205726

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d2773314

Time (s): cpu = 00:01:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2577.215 ; gain = 14.020 ; free physical = 32153 ; free virtual = 205724

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 8c4d6248

Time (s): cpu = 00:02:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2577.215 ; gain = 14.020 ; free physical = 32130 ; free virtual = 205701

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 98879c9c

Time (s): cpu = 00:02:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2577.215 ; gain = 14.020 ; free physical = 32132 ; free virtual = 205703

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 98879c9c

Time (s): cpu = 00:02:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2577.215 ; gain = 14.020 ; free physical = 32132 ; free virtual = 205703
Phase 3 Detail Placement | Checksum: 98879c9c

Time (s): cpu = 00:02:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2577.215 ; gain = 14.020 ; free physical = 32132 ; free virtual = 205703

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cc3175ce

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-38] Processed net design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/_T_16_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: cc3175ce

Time (s): cpu = 00:02:21 ; elapsed = 00:01:12 . Memory (MB): peak = 2577.219 ; gain = 14.023 ; free physical = 32127 ; free virtual = 205698
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.583. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 7f9c1fda

Time (s): cpu = 00:02:21 ; elapsed = 00:01:12 . Memory (MB): peak = 2577.219 ; gain = 14.023 ; free physical = 32127 ; free virtual = 205698
Phase 4.1 Post Commit Optimization | Checksum: 7f9c1fda

Time (s): cpu = 00:02:22 ; elapsed = 00:01:12 . Memory (MB): peak = 2577.219 ; gain = 14.023 ; free physical = 32127 ; free virtual = 205698

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 7f9c1fda

Time (s): cpu = 00:02:22 ; elapsed = 00:01:13 . Memory (MB): peak = 2577.219 ; gain = 14.023 ; free physical = 32135 ; free virtual = 205706

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 7f9c1fda

Time (s): cpu = 00:02:22 ; elapsed = 00:01:13 . Memory (MB): peak = 2577.219 ; gain = 14.023 ; free physical = 32136 ; free virtual = 205707

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: c2a3cf72

Time (s): cpu = 00:02:22 ; elapsed = 00:01:13 . Memory (MB): peak = 2577.219 ; gain = 14.023 ; free physical = 32136 ; free virtual = 205707
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c2a3cf72

Time (s): cpu = 00:02:23 ; elapsed = 00:01:13 . Memory (MB): peak = 2577.219 ; gain = 14.023 ; free physical = 32136 ; free virtual = 205707
Ending Placer Task | Checksum: 9b456d54

Time (s): cpu = 00:02:23 ; elapsed = 00:01:13 . Memory (MB): peak = 2577.219 ; gain = 14.023 ; free physical = 32203 ; free virtual = 205774
49 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:28 ; elapsed = 00:01:19 . Memory (MB): peak = 2577.219 ; gain = 14.023 ; free physical = 32203 ; free virtual = 205774
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2577.219 ; gain = 0.000 ; free physical = 32150 ; free virtual = 205762
INFO: [Common 17-1381] The checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2577.223 ; gain = 0.004 ; free physical = 32188 ; free virtual = 205770
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2577.223 ; gain = 0.000 ; free physical = 32170 ; free virtual = 205752
report_utilization: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2577.223 ; gain = 0.000 ; free physical = 32187 ; free virtual = 205770
report_control_sets: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2577.223 ; gain = 0.000 ; free physical = 32183 ; free virtual = 205765
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.10' and will expire in -48 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c4e4fee ConstDB: 0 ShapeSum: 8ef71d66 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12878b1c2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:54 . Memory (MB): peak = 2634.285 ; gain = 57.062 ; free physical = 31930 ; free virtual = 205513

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12878b1c2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 2634.289 ; gain = 57.066 ; free physical = 31949 ; free virtual = 205532

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12878b1c2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 2656.285 ; gain = 79.062 ; free physical = 31904 ; free virtual = 205487

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12878b1c2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 2656.285 ; gain = 79.062 ; free physical = 31904 ; free virtual = 205487
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11501cf61

Time (s): cpu = 00:01:35 ; elapsed = 00:01:03 . Memory (MB): peak = 2721.816 ; gain = 144.594 ; free physical = 31885 ; free virtual = 205468
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.562  | TNS=0.000  | WHS=-0.307 | THS=-2657.886|

Phase 2 Router Initialization | Checksum: d25ee0ad

Time (s): cpu = 00:01:44 ; elapsed = 00:01:06 . Memory (MB): peak = 2721.816 ; gain = 144.594 ; free physical = 31879 ; free virtual = 205462

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 228532d82

Time (s): cpu = 00:02:00 ; elapsed = 00:01:10 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31858 ; free virtual = 205441

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1374
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.588  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1120ab018

Time (s): cpu = 00:02:25 ; elapsed = 00:01:16 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31865 ; free virtual = 205448
Phase 4 Rip-up And Reroute | Checksum: 1120ab018

Time (s): cpu = 00:02:25 ; elapsed = 00:01:16 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31865 ; free virtual = 205448

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1120ab018

Time (s): cpu = 00:02:26 ; elapsed = 00:01:17 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31865 ; free virtual = 205448

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1120ab018

Time (s): cpu = 00:02:26 ; elapsed = 00:01:17 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31865 ; free virtual = 205448
Phase 5 Delay and Skew Optimization | Checksum: 1120ab018

Time (s): cpu = 00:02:26 ; elapsed = 00:01:17 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31865 ; free virtual = 205448

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14555052f

Time (s): cpu = 00:02:30 ; elapsed = 00:01:18 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31868 ; free virtual = 205451
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.660  | TNS=0.000  | WHS=0.051  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 191a537dd

Time (s): cpu = 00:02:30 ; elapsed = 00:01:18 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31868 ; free virtual = 205451
Phase 6 Post Hold Fix | Checksum: 191a537dd

Time (s): cpu = 00:02:30 ; elapsed = 00:01:18 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31868 ; free virtual = 205451

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.23445 %
  Global Horizontal Routing Utilization  = 1.73174 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15766c4f1

Time (s): cpu = 00:02:31 ; elapsed = 00:01:18 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31866 ; free virtual = 205449

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15766c4f1

Time (s): cpu = 00:02:31 ; elapsed = 00:01:18 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31866 ; free virtual = 205449

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 193b50950

Time (s): cpu = 00:02:33 ; elapsed = 00:01:21 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31866 ; free virtual = 205449

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.660  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 193b50950

Time (s): cpu = 00:02:33 ; elapsed = 00:01:21 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31869 ; free virtual = 205452
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:33 ; elapsed = 00:01:21 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31933 ; free virtual = 205516

Routing Is Done.
62 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:40 ; elapsed = 00:01:25 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31933 ; free virtual = 205516
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.809 ; gain = 0.000 ; free physical = 31869 ; free virtual = 205503
INFO: [Common 17-1381] The checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2741.816 ; gain = 0.008 ; free physical = 31914 ; free virtual = 205511
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2743.812 ; gain = 1.996 ; free physical = 31890 ; free virtual = 205486
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:46 ; elapsed = 00:00:10 . Memory (MB): peak = 2800.816 ; gain = 57.004 ; free physical = 31729 ; free virtual = 205326
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2884.898 ; gain = 84.082 ; free physical = 31687 ; free virtual = 205296
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Dec 18 19:06:47 2017...
[Mon Dec 18 19:06:49 2017] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.49 ; elapsed = 00:04:38 . Memory (MB): peak = 2387.742 ; gain = 0.000 ; free physical = 33409 ; free virtual = 207019
# launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Dec 18 19:06:50 2017] Launched impl_1...
Run output will be captured here: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/runme.log
# wait_on_run impl_1
[Mon Dec 18 19:06:50 2017] Waiting for impl_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/design_1_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1076.207 ; gain = 0.000 ; free physical = 35618 ; free virtual = 209180
INFO: [Netlist 29-17] Analyzing 1050 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/.Xil/Vivado-10202-tucson/dcp3/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/.Xil/Vivado-10202-tucson/dcp3/design_1_wrapper_board.xdc]
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/.Xil/Vivado-10202-tucson/dcp3/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/.Xil/Vivado-10202-tucson/dcp3/design_1_wrapper_early.xdc]
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/.Xil/Vivado-10202-tucson/dcp3/design_1_wrapper_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_clocks.xdc:20]
all_fanout: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2153.863 ; gain = 557.578 ; free physical = 34027 ; free virtual = 207606
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/.Xil/Vivado-10202-tucson/dcp3/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2186.863 ; gain = 0.000 ; free physical = 33981 ; free virtual = 207560
Restored from archive | CPU: 0.150000 secs | Memory: 0.010239 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2186.863 ; gain = 0.000 ; free physical = 33981 ; free virtual = 207560
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 279 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 275 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.1 (64-bit) build 1846317
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2186.863 ; gain = 1110.660 ; free physical = 34034 ; free virtual = 207597
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.10' and will expire in -48 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2208.902 ; gain = 19.035 ; free physical = 33955 ; free virtual = 207517

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16b115c62

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2208.902 ; gain = 0.000 ; free physical = 34061 ; free virtual = 207624
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 982 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 44 inverter(s) to 220 load pin(s).
Phase 2 Constant propagation | Checksum: 1ce71f796

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2208.902 ; gain = 0.000 ; free physical = 34046 ; free virtual = 207608
INFO: [Opt 31-389] Phase Constant propagation created 1425 cells and removed 3909 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f8fa1497

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2208.902 ; gain = 0.000 ; free physical = 33984 ; free virtual = 207546
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 9876 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f8fa1497

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2208.902 ; gain = 0.000 ; free physical = 33951 ; free virtual = 207513
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1f8fa1497

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2208.902 ; gain = 0.000 ; free physical = 33945 ; free virtual = 207507
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2208.902 ; gain = 0.000 ; free physical = 33932 ; free virtual = 207494
Ending Logic Optimization Task | Checksum: 1f8fa1497

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2208.902 ; gain = 0.000 ; free physical = 33910 ; free virtual = 207473

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 62 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 122 Total Ports: 124
Ending PowerOpt Patch Enables Task | Checksum: 25089d160

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2563.188 ; gain = 0.000 ; free physical = 33559 ; free virtual = 207121
Ending Power Optimization Task | Checksum: 25089d160

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2563.188 ; gain = 354.285 ; free physical = 33582 ; free virtual = 207144
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2563.188 ; gain = 375.320 ; free physical = 33582 ; free virtual = 207145
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2563.188 ; gain = 0.000 ; free physical = 33581 ; free virtual = 207146
INFO: [Common 17-1381] The checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2563.195 ; gain = 0.008 ; free physical = 32902 ; free virtual = 206472
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.10' and will expire in -48 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_122) which is driven by a register (design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_122) which is driven by a register (design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_122) which is driven by a register (design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_46) which is driven by a register (design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_46) which is driven by a register (design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_46) which is driven by a register (design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_47) which is driven by a register (design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_47) which is driven by a register (design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_47) which is driven by a register (design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_48) which is driven by a register (design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_48) which is driven by a register (design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_48) which is driven by a register (design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_49) which is driven by a register (design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_49) which is driven by a register (design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_49) which is driven by a register (design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_50) which is driven by a register (design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_50) which is driven by a register (design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_50) which is driven by a register (design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_51) which is driven by a register (design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_51) which is driven by a register (design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2563.195 ; gain = 0.000 ; free physical = 32425 ; free virtual = 205996
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16930c007

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2563.195 ; gain = 0.000 ; free physical = 32425 ; free virtual = 205996
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2563.195 ; gain = 0.000 ; free physical = 32447 ; free virtual = 206018

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 88b9e6d6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2563.195 ; gain = 0.000 ; free physical = 32290 ; free virtual = 205860

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14c7ba8f9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2563.195 ; gain = 0.000 ; free physical = 32218 ; free virtual = 205789

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14c7ba8f9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2563.195 ; gain = 0.000 ; free physical = 32218 ; free virtual = 205789
Phase 1 Placer Initialization | Checksum: 14c7ba8f9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2563.195 ; gain = 0.000 ; free physical = 32218 ; free virtual = 205789

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 20e134533

Time (s): cpu = 00:01:30 ; elapsed = 00:00:44 . Memory (MB): peak = 2577.215 ; gain = 14.020 ; free physical = 32156 ; free virtual = 205726

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20e134533

Time (s): cpu = 00:01:30 ; elapsed = 00:00:44 . Memory (MB): peak = 2577.215 ; gain = 14.020 ; free physical = 32158 ; free virtual = 205729

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13566845b

Time (s): cpu = 00:01:46 ; elapsed = 00:00:51 . Memory (MB): peak = 2577.215 ; gain = 14.020 ; free physical = 32156 ; free virtual = 205727

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1da4c31f3

Time (s): cpu = 00:01:46 ; elapsed = 00:00:52 . Memory (MB): peak = 2577.215 ; gain = 14.020 ; free physical = 32155 ; free virtual = 205726

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 129d2a90f

Time (s): cpu = 00:01:46 ; elapsed = 00:00:52 . Memory (MB): peak = 2577.215 ; gain = 14.020 ; free physical = 32155 ; free virtual = 205726

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d2773314

Time (s): cpu = 00:01:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2577.215 ; gain = 14.020 ; free physical = 32153 ; free virtual = 205724

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 8c4d6248

Time (s): cpu = 00:02:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2577.215 ; gain = 14.020 ; free physical = 32130 ; free virtual = 205701

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 98879c9c

Time (s): cpu = 00:02:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2577.215 ; gain = 14.020 ; free physical = 32132 ; free virtual = 205703

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 98879c9c

Time (s): cpu = 00:02:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2577.215 ; gain = 14.020 ; free physical = 32132 ; free virtual = 205703
Phase 3 Detail Placement | Checksum: 98879c9c

Time (s): cpu = 00:02:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2577.215 ; gain = 14.020 ; free physical = 32132 ; free virtual = 205703

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cc3175ce

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-38] Processed net design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/_T_16_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: cc3175ce

Time (s): cpu = 00:02:21 ; elapsed = 00:01:12 . Memory (MB): peak = 2577.219 ; gain = 14.023 ; free physical = 32127 ; free virtual = 205698
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.583. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 7f9c1fda

Time (s): cpu = 00:02:21 ; elapsed = 00:01:12 . Memory (MB): peak = 2577.219 ; gain = 14.023 ; free physical = 32127 ; free virtual = 205698
Phase 4.1 Post Commit Optimization | Checksum: 7f9c1fda

Time (s): cpu = 00:02:22 ; elapsed = 00:01:12 . Memory (MB): peak = 2577.219 ; gain = 14.023 ; free physical = 32127 ; free virtual = 205698

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 7f9c1fda

Time (s): cpu = 00:02:22 ; elapsed = 00:01:13 . Memory (MB): peak = 2577.219 ; gain = 14.023 ; free physical = 32135 ; free virtual = 205706

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 7f9c1fda

Time (s): cpu = 00:02:22 ; elapsed = 00:01:13 . Memory (MB): peak = 2577.219 ; gain = 14.023 ; free physical = 32136 ; free virtual = 205707

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: c2a3cf72

Time (s): cpu = 00:02:22 ; elapsed = 00:01:13 . Memory (MB): peak = 2577.219 ; gain = 14.023 ; free physical = 32136 ; free virtual = 205707
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c2a3cf72

Time (s): cpu = 00:02:23 ; elapsed = 00:01:13 . Memory (MB): peak = 2577.219 ; gain = 14.023 ; free physical = 32136 ; free virtual = 205707
Ending Placer Task | Checksum: 9b456d54

Time (s): cpu = 00:02:23 ; elapsed = 00:01:13 . Memory (MB): peak = 2577.219 ; gain = 14.023 ; free physical = 32203 ; free virtual = 205774
49 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:28 ; elapsed = 00:01:19 . Memory (MB): peak = 2577.219 ; gain = 14.023 ; free physical = 32203 ; free virtual = 205774
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2577.219 ; gain = 0.000 ; free physical = 32150 ; free virtual = 205762
INFO: [Common 17-1381] The checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2577.223 ; gain = 0.004 ; free physical = 32188 ; free virtual = 205770
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2577.223 ; gain = 0.000 ; free physical = 32170 ; free virtual = 205752
report_utilization: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2577.223 ; gain = 0.000 ; free physical = 32187 ; free virtual = 205770
report_control_sets: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2577.223 ; gain = 0.000 ; free physical = 32183 ; free virtual = 205765
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.10' and will expire in -48 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c4e4fee ConstDB: 0 ShapeSum: 8ef71d66 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12878b1c2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:54 . Memory (MB): peak = 2634.285 ; gain = 57.062 ; free physical = 31930 ; free virtual = 205513

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12878b1c2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 2634.289 ; gain = 57.066 ; free physical = 31949 ; free virtual = 205532

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12878b1c2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 2656.285 ; gain = 79.062 ; free physical = 31904 ; free virtual = 205487

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12878b1c2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 2656.285 ; gain = 79.062 ; free physical = 31904 ; free virtual = 205487
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11501cf61

Time (s): cpu = 00:01:35 ; elapsed = 00:01:03 . Memory (MB): peak = 2721.816 ; gain = 144.594 ; free physical = 31885 ; free virtual = 205468
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.562  | TNS=0.000  | WHS=-0.307 | THS=-2657.886|

Phase 2 Router Initialization | Checksum: d25ee0ad

Time (s): cpu = 00:01:44 ; elapsed = 00:01:06 . Memory (MB): peak = 2721.816 ; gain = 144.594 ; free physical = 31879 ; free virtual = 205462

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 228532d82

Time (s): cpu = 00:02:00 ; elapsed = 00:01:10 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31858 ; free virtual = 205441

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1374
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.588  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1120ab018

Time (s): cpu = 00:02:25 ; elapsed = 00:01:16 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31865 ; free virtual = 205448
Phase 4 Rip-up And Reroute | Checksum: 1120ab018

Time (s): cpu = 00:02:25 ; elapsed = 00:01:16 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31865 ; free virtual = 205448

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1120ab018

Time (s): cpu = 00:02:26 ; elapsed = 00:01:17 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31865 ; free virtual = 205448

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1120ab018

Time (s): cpu = 00:02:26 ; elapsed = 00:01:17 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31865 ; free virtual = 205448
Phase 5 Delay and Skew Optimization | Checksum: 1120ab018

Time (s): cpu = 00:02:26 ; elapsed = 00:01:17 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31865 ; free virtual = 205448

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14555052f

Time (s): cpu = 00:02:30 ; elapsed = 00:01:18 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31868 ; free virtual = 205451
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.660  | TNS=0.000  | WHS=0.051  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 191a537dd

Time (s): cpu = 00:02:30 ; elapsed = 00:01:18 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31868 ; free virtual = 205451
Phase 6 Post Hold Fix | Checksum: 191a537dd

Time (s): cpu = 00:02:30 ; elapsed = 00:01:18 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31868 ; free virtual = 205451

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.23445 %
  Global Horizontal Routing Utilization  = 1.73174 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15766c4f1

Time (s): cpu = 00:02:31 ; elapsed = 00:01:18 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31866 ; free virtual = 205449

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15766c4f1

Time (s): cpu = 00:02:31 ; elapsed = 00:01:18 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31866 ; free virtual = 205449

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 193b50950

Time (s): cpu = 00:02:33 ; elapsed = 00:01:21 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31866 ; free virtual = 205449

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.660  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 193b50950

Time (s): cpu = 00:02:33 ; elapsed = 00:01:21 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31869 ; free virtual = 205452
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:33 ; elapsed = 00:01:21 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31933 ; free virtual = 205516

Routing Is Done.
62 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:40 ; elapsed = 00:01:25 . Memory (MB): peak = 2741.809 ; gain = 164.586 ; free physical = 31933 ; free virtual = 205516
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.809 ; gain = 0.000 ; free physical = 31869 ; free virtual = 205503
INFO: [Common 17-1381] The checkpoint '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2741.816 ; gain = 0.008 ; free physical = 31914 ; free virtual = 205511
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2743.812 ; gain = 1.996 ; free physical = 31890 ; free virtual = 205486
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:46 ; elapsed = 00:00:10 . Memory (MB): peak = 2800.816 ; gain = 57.004 ; free physical = 31729 ; free virtual = 205326
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2884.898 ; gain = 84.082 ; free physical = 31687 ; free virtual = 205296
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Dec 18 19:06:47 2017...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1076.199 ; gain = 0.000 ; free physical = 33260 ; free virtual = 206870
INFO: [Netlist 29-17] Analyzing 990 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/.Xil/Vivado-14120-tucson/dcp3/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/.Xil/Vivado-14120-tucson/dcp3/design_1_wrapper_board.xdc]
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/.Xil/Vivado-14120-tucson/dcp3/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/.Xil/Vivado-14120-tucson/dcp3/design_1_wrapper_early.xdc]
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/.Xil/Vivado-14120-tucson/dcp3/design_1_wrapper_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_clocks.xdc:20]
all_fanout: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2123.855 ; gain = 542.578 ; free physical = 32249 ; free virtual = 205917
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/.Xil/Vivado-14120-tucson/dcp3/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2186.926 ; gain = 34.070 ; free physical = 32190 ; free virtual = 205858
Restored from archive | CPU: 2.260000 secs | Memory: 34.402420 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2186.926 ; gain = 34.070 ; free physical = 32190 ; free virtual = 205858
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 234 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 230 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.1 (64-bit) build 1846317
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2186.926 ; gain = 1110.730 ; free physical = 32249 ; free virtual = 205860
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.10' and will expire in -48 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_122) which is driven by a register (design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_122) which is driven by a register (design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_122) which is driven by a register (design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_46) which is driven by a register (design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_46) which is driven by a register (design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_46) which is driven by a register (design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_47) which is driven by a register (design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_47) which is driven by a register (design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_47) which is driven by a register (design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_48) which is driven by a register (design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_48) which is driven by a register (design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_48) which is driven by a register (design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_49) which is driven by a register (design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_49) which is driven by a register (design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_49) which is driven by a register (design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_50) which is driven by a register (design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_50) which is driven by a register (design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_50) which is driven by a register (design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_51) which is driven by a register (design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg has an input control pin design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg/ENARDEN (net: design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg_ENARDEN_cooolgate_en_sig_51) which is driven by a register (design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 248 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 248 listed).
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Dec 18 19:07:49 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
18 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 2784.000 ; gain = 597.074 ; free physical = 32143 ; free virtual = 205766
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file design_1_wrapper.hwdef
INFO: [Common 17-206] Exiting Vivado at Mon Dec 18 19:07:50 2017...
[Mon Dec 18 19:07:52 2017] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.25 ; elapsed = 00:01:02 . Memory (MB): peak = 2387.742 ; gain = 0.000 ; free physical = 33398 ; free virtual = 207021
# open_run -name implDesign impl_1
INFO: [Netlist 29-17] Analyzing 990 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/.Xil/Vivado-4303-tucson/dcp44/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/.Xil/Vivado-4303-tucson/dcp44/design_1_wrapper_board.xdc]
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/.Xil/Vivado-4303-tucson/dcp44/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/.Xil/Vivado-4303-tucson/dcp44/design_1_wrapper_early.xdc]
Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/.Xil/Vivado-4303-tucson/dcp44/design_1_wrapper_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_clocks.xdc:20]
Finished Parsing XDC File [/home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/.Xil/Vivado-4303-tucson/dcp44/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.301 ; gain = 30.070 ; free physical = 33020 ; free virtual = 206701
Restored from archive | CPU: 2.120000 secs | Memory: 34.399681 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.301 ; gain = 30.070 ; free physical = 33020 ; free virtual = 206701
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 234 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 230 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2771.301 ; gain = 383.559 ; free physical = 33080 ; free virtual = 206703
# report_timing_summary -file ./par_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization -packthru -file  ./par_utilization.rpt
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2873.289 ; gain = 22.988 ; free physical = 32992 ; free virtual = 206616
# report_utilization -packthru -hierarchical -hierarchical_depth 20 -hierarchical_percentages -file  ./par_utilization_hierarchical.rpt
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2894.289 ; gain = 21.000 ; free physical = 32992 ; free virtual = 206616
# report_ram_utilization -detail -file ./par_ram_utilization.rpt
report_ram_utilization: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2894.289 ; gain = 0.000 ; free physical = 32990 ; free virtual = 206615
# report_high_fanout_nets -ascending -timing -load_types -file ./par_high_fanout_nets.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
report_high_fanout_nets: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2894.289 ; gain = 0.000 ; free physical = 32992 ; free virtual = 206618
# file copy -force ./project_1/project_1.runs/impl_1/design_1_wrapper.bit ./accel.bit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 18 19:08:19 2017...
