Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Mon Jul 30 03:00:25 2018
| Host             : tingyuan-OptiPlex-9010 running 64-bit Ubuntu 18.04 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.230        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.123        |
| Device Static (W)        | 0.107        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 82.3         |
| Junction Temperature (C) | 27.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |        5 |       --- |             --- |
| Slice Logic              |     0.002 |     5047 |       --- |             --- |
|   LUT as Logic           |     0.002 |     2770 |     53200 |            5.21 |
|   CARRY4                 |    <0.001 |       43 |     13300 |            0.32 |
|   Register               |    <0.001 |     1543 |    106400 |            1.45 |
|   F7/F8 Muxes            |    <0.001 |      111 |     53200 |            0.21 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.14 |
|   Others                 |     0.000 |       45 |       --- |             --- |
|   LUT as Shift Register  |     0.000 |        1 |     17400 |           <0.01 |
| Signals                  |     0.003 |     4018 |       --- |             --- |
| Block RAM                |     0.006 |      5.5 |       140 |            3.93 |
| MMCM                     |     0.106 |        1 |         4 |           25.00 |
| I/O                      |    <0.001 |       36 |       200 |           18.00 |
| Static Power             |     0.107 |          |           |                 |
| Total                    |     0.230 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.025 |       0.017 |      0.008 |
| Vccaux    |       1.800 |     0.069 |       0.059 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+-----------------------------------------------------+-----------------+
| Clock                       | Domain                                              | Constraint (ns) |
+-----------------------------+-----------------------------------------------------+-----------------+
| clk_in1_0                   | clk_in1_0                                           |            10.0 |
| clk_out1_design_1_clk_wiz_0 | design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0 |            10.0 |
| clkfbout_design_1_clk_wiz_0 | design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0 |            10.0 |
+-----------------------------+-----------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| design_1_wrapper                     |     0.123 |
|   design_1_i                         |     0.122 |
|     HTA128_theta_0                   |     0.015 |
|       inst                           |     0.015 |
|         addr_layer_map_V_U           |    <0.001 |
|           HTA128_theta_addrhbi_ram_U |    <0.001 |
|             ram_reg_0_127_0_0        |    <0.001 |
|             ram_reg_0_127_1_1        |    <0.001 |
|             ram_reg_0_127_2_2        |    <0.001 |
|             ram_reg_0_127_3_3        |    <0.001 |
|         addr_tree_map_V_U            |    <0.001 |
|           HTA128_theta_addribs_ram_U |    <0.001 |
|         buddy_tree_V_0_U             |     0.005 |
|           HTA128_theta_buddg8j_ram_U |     0.005 |
|         buddy_tree_V_1_U             |     0.004 |
|           HTA128_theta_buddfYi_ram_U |     0.004 |
|         group_tree_V_0_U             |    <0.001 |
|           HTA128_theta_groubkb_ram_U |    <0.001 |
|             ram_reg_0_15_0_0         |    <0.001 |
|             ram_reg_0_15_0_0__0      |    <0.001 |
|             ram_reg_0_15_0_0__1      |    <0.001 |
|             ram_reg_0_15_0_0__2      |    <0.001 |
|             ram_reg_0_31_0_0         |    <0.001 |
|             ram_reg_0_31_0_0__0      |    <0.001 |
|             ram_reg_0_31_0_0__1      |    <0.001 |
|             ram_reg_0_31_0_0__2      |    <0.001 |
|         group_tree_V_1_U             |    <0.001 |
|           HTA128_theta_groubkb_ram_U |    <0.001 |
|             ram_reg_0_15_0_0         |    <0.001 |
|             ram_reg_0_15_0_0__0      |    <0.001 |
|             ram_reg_0_15_0_0__1      |    <0.001 |
|             ram_reg_0_15_0_0__2      |    <0.001 |
|             ram_reg_0_31_0_0         |    <0.001 |
|             ram_reg_0_31_0_0__0      |    <0.001 |
|             ram_reg_0_31_0_0__1      |    <0.001 |
|             ram_reg_0_31_0_0__2      |    <0.001 |
|         group_tree_mask_V_U          |    <0.001 |
|           HTA128_theta_groudEe_rom_U |    <0.001 |
|         mark_mask_V_U                |    <0.001 |
|           HTA128_theta_markjbC_rom_U |    <0.001 |
|         shift_constant_V_U           |    <0.001 |
|           HTA128_theta_shifeOg_rom_U |    <0.001 |
|     acc128_128_mau_0                 |     0.001 |
|       inst                           |     0.001 |
|         grp_HLS_free_1_s_fu_95       |    <0.001 |
|         grp_HLS_malloc_1_s_fu_81     |    <0.001 |
|     clk_wiz                          |     0.106 |
|       inst                           |     0.106 |
|     rst_clk_wiz_100M                 |    <0.001 |
|       U0                             |    <0.001 |
|         EXT_LPF                      |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT  |    <0.001 |
|         SEQ                          |    <0.001 |
|           SEQ_COUNTER                |    <0.001 |
+--------------------------------------+-----------+


