
nucleo-446.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ce8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000448  08008eb8  08008eb8  00009eb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009300  08009300  0000b470  2**0
                  CONTENTS
  4 .ARM          00000008  08009300  08009300  0000a300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009308  08009308  0000b470  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009308  08009308  0000a308  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800930c  0800930c  0000a30c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000470  20000000  08009310  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000704  20000470  08009780  0000b470  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b74  08009780  0000bb74  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b470  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013871  00000000  00000000  0000b4a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c89  00000000  00000000  0001ed11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f0  00000000  00000000  000219a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d51  00000000  00000000  00022a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024572  00000000  00000000  000237e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015f2e  00000000  00000000  00047d53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6afa  00000000  00000000  0005dc81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013477b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000058dc  00000000  00000000  001347c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  0013a09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000470 	.word	0x20000470
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008ea0 	.word	0x08008ea0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000474 	.word	0x20000474
 800020c:	08008ea0 	.word	0x08008ea0

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b96a 	b.w	8000ef4 <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f806 	bl	8000c38 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9d08      	ldr	r5, [sp, #32]
 8000c3e:	460c      	mov	r4, r1
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d14e      	bne.n	8000ce2 <__udivmoddi4+0xaa>
 8000c44:	4694      	mov	ip, r2
 8000c46:	458c      	cmp	ip, r1
 8000c48:	4686      	mov	lr, r0
 8000c4a:	fab2 f282 	clz	r2, r2
 8000c4e:	d962      	bls.n	8000d16 <__udivmoddi4+0xde>
 8000c50:	b14a      	cbz	r2, 8000c66 <__udivmoddi4+0x2e>
 8000c52:	f1c2 0320 	rsb	r3, r2, #32
 8000c56:	4091      	lsls	r1, r2
 8000c58:	fa20 f303 	lsr.w	r3, r0, r3
 8000c5c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c60:	4319      	orrs	r1, r3
 8000c62:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c66:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c6a:	fa1f f68c 	uxth.w	r6, ip
 8000c6e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c72:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c76:	fb07 1114 	mls	r1, r7, r4, r1
 8000c7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c7e:	fb04 f106 	mul.w	r1, r4, r6
 8000c82:	4299      	cmp	r1, r3
 8000c84:	d90a      	bls.n	8000c9c <__udivmoddi4+0x64>
 8000c86:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c8e:	f080 8112 	bcs.w	8000eb6 <__udivmoddi4+0x27e>
 8000c92:	4299      	cmp	r1, r3
 8000c94:	f240 810f 	bls.w	8000eb6 <__udivmoddi4+0x27e>
 8000c98:	3c02      	subs	r4, #2
 8000c9a:	4463      	add	r3, ip
 8000c9c:	1a59      	subs	r1, r3, r1
 8000c9e:	fa1f f38e 	uxth.w	r3, lr
 8000ca2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ca6:	fb07 1110 	mls	r1, r7, r0, r1
 8000caa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cae:	fb00 f606 	mul.w	r6, r0, r6
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	d90a      	bls.n	8000ccc <__udivmoddi4+0x94>
 8000cb6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cba:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cbe:	f080 80fc 	bcs.w	8000eba <__udivmoddi4+0x282>
 8000cc2:	429e      	cmp	r6, r3
 8000cc4:	f240 80f9 	bls.w	8000eba <__udivmoddi4+0x282>
 8000cc8:	4463      	add	r3, ip
 8000cca:	3802      	subs	r0, #2
 8000ccc:	1b9b      	subs	r3, r3, r6
 8000cce:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	b11d      	cbz	r5, 8000cde <__udivmoddi4+0xa6>
 8000cd6:	40d3      	lsrs	r3, r2
 8000cd8:	2200      	movs	r2, #0
 8000cda:	e9c5 3200 	strd	r3, r2, [r5]
 8000cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d905      	bls.n	8000cf2 <__udivmoddi4+0xba>
 8000ce6:	b10d      	cbz	r5, 8000cec <__udivmoddi4+0xb4>
 8000ce8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cec:	2100      	movs	r1, #0
 8000cee:	4608      	mov	r0, r1
 8000cf0:	e7f5      	b.n	8000cde <__udivmoddi4+0xa6>
 8000cf2:	fab3 f183 	clz	r1, r3
 8000cf6:	2900      	cmp	r1, #0
 8000cf8:	d146      	bne.n	8000d88 <__udivmoddi4+0x150>
 8000cfa:	42a3      	cmp	r3, r4
 8000cfc:	d302      	bcc.n	8000d04 <__udivmoddi4+0xcc>
 8000cfe:	4290      	cmp	r0, r2
 8000d00:	f0c0 80f0 	bcc.w	8000ee4 <__udivmoddi4+0x2ac>
 8000d04:	1a86      	subs	r6, r0, r2
 8000d06:	eb64 0303 	sbc.w	r3, r4, r3
 8000d0a:	2001      	movs	r0, #1
 8000d0c:	2d00      	cmp	r5, #0
 8000d0e:	d0e6      	beq.n	8000cde <__udivmoddi4+0xa6>
 8000d10:	e9c5 6300 	strd	r6, r3, [r5]
 8000d14:	e7e3      	b.n	8000cde <__udivmoddi4+0xa6>
 8000d16:	2a00      	cmp	r2, #0
 8000d18:	f040 8090 	bne.w	8000e3c <__udivmoddi4+0x204>
 8000d1c:	eba1 040c 	sub.w	r4, r1, ip
 8000d20:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d24:	fa1f f78c 	uxth.w	r7, ip
 8000d28:	2101      	movs	r1, #1
 8000d2a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d2e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d32:	fb08 4416 	mls	r4, r8, r6, r4
 8000d36:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d3a:	fb07 f006 	mul.w	r0, r7, r6
 8000d3e:	4298      	cmp	r0, r3
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0x11c>
 8000d42:	eb1c 0303 	adds.w	r3, ip, r3
 8000d46:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x11a>
 8000d4c:	4298      	cmp	r0, r3
 8000d4e:	f200 80cd 	bhi.w	8000eec <__udivmoddi4+0x2b4>
 8000d52:	4626      	mov	r6, r4
 8000d54:	1a1c      	subs	r4, r3, r0
 8000d56:	fa1f f38e 	uxth.w	r3, lr
 8000d5a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d5e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d66:	fb00 f707 	mul.w	r7, r0, r7
 8000d6a:	429f      	cmp	r7, r3
 8000d6c:	d908      	bls.n	8000d80 <__udivmoddi4+0x148>
 8000d6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d72:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d76:	d202      	bcs.n	8000d7e <__udivmoddi4+0x146>
 8000d78:	429f      	cmp	r7, r3
 8000d7a:	f200 80b0 	bhi.w	8000ede <__udivmoddi4+0x2a6>
 8000d7e:	4620      	mov	r0, r4
 8000d80:	1bdb      	subs	r3, r3, r7
 8000d82:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d86:	e7a5      	b.n	8000cd4 <__udivmoddi4+0x9c>
 8000d88:	f1c1 0620 	rsb	r6, r1, #32
 8000d8c:	408b      	lsls	r3, r1
 8000d8e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d92:	431f      	orrs	r7, r3
 8000d94:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d98:	fa04 f301 	lsl.w	r3, r4, r1
 8000d9c:	ea43 030c 	orr.w	r3, r3, ip
 8000da0:	40f4      	lsrs	r4, r6
 8000da2:	fa00 f801 	lsl.w	r8, r0, r1
 8000da6:	0c38      	lsrs	r0, r7, #16
 8000da8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dac:	fbb4 fef0 	udiv	lr, r4, r0
 8000db0:	fa1f fc87 	uxth.w	ip, r7
 8000db4:	fb00 441e 	mls	r4, r0, lr, r4
 8000db8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dbc:	fb0e f90c 	mul.w	r9, lr, ip
 8000dc0:	45a1      	cmp	r9, r4
 8000dc2:	fa02 f201 	lsl.w	r2, r2, r1
 8000dc6:	d90a      	bls.n	8000dde <__udivmoddi4+0x1a6>
 8000dc8:	193c      	adds	r4, r7, r4
 8000dca:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dce:	f080 8084 	bcs.w	8000eda <__udivmoddi4+0x2a2>
 8000dd2:	45a1      	cmp	r9, r4
 8000dd4:	f240 8081 	bls.w	8000eda <__udivmoddi4+0x2a2>
 8000dd8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ddc:	443c      	add	r4, r7
 8000dde:	eba4 0409 	sub.w	r4, r4, r9
 8000de2:	fa1f f983 	uxth.w	r9, r3
 8000de6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dea:	fb00 4413 	mls	r4, r0, r3, r4
 8000dee:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000df2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000df6:	45a4      	cmp	ip, r4
 8000df8:	d907      	bls.n	8000e0a <__udivmoddi4+0x1d2>
 8000dfa:	193c      	adds	r4, r7, r4
 8000dfc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e00:	d267      	bcs.n	8000ed2 <__udivmoddi4+0x29a>
 8000e02:	45a4      	cmp	ip, r4
 8000e04:	d965      	bls.n	8000ed2 <__udivmoddi4+0x29a>
 8000e06:	3b02      	subs	r3, #2
 8000e08:	443c      	add	r4, r7
 8000e0a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e0e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e12:	eba4 040c 	sub.w	r4, r4, ip
 8000e16:	429c      	cmp	r4, r3
 8000e18:	46ce      	mov	lr, r9
 8000e1a:	469c      	mov	ip, r3
 8000e1c:	d351      	bcc.n	8000ec2 <__udivmoddi4+0x28a>
 8000e1e:	d04e      	beq.n	8000ebe <__udivmoddi4+0x286>
 8000e20:	b155      	cbz	r5, 8000e38 <__udivmoddi4+0x200>
 8000e22:	ebb8 030e 	subs.w	r3, r8, lr
 8000e26:	eb64 040c 	sbc.w	r4, r4, ip
 8000e2a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e2e:	40cb      	lsrs	r3, r1
 8000e30:	431e      	orrs	r6, r3
 8000e32:	40cc      	lsrs	r4, r1
 8000e34:	e9c5 6400 	strd	r6, r4, [r5]
 8000e38:	2100      	movs	r1, #0
 8000e3a:	e750      	b.n	8000cde <__udivmoddi4+0xa6>
 8000e3c:	f1c2 0320 	rsb	r3, r2, #32
 8000e40:	fa20 f103 	lsr.w	r1, r0, r3
 8000e44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e48:	fa24 f303 	lsr.w	r3, r4, r3
 8000e4c:	4094      	lsls	r4, r2
 8000e4e:	430c      	orrs	r4, r1
 8000e50:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e54:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e58:	fa1f f78c 	uxth.w	r7, ip
 8000e5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e60:	fb08 3110 	mls	r1, r8, r0, r3
 8000e64:	0c23      	lsrs	r3, r4, #16
 8000e66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e6a:	fb00 f107 	mul.w	r1, r0, r7
 8000e6e:	4299      	cmp	r1, r3
 8000e70:	d908      	bls.n	8000e84 <__udivmoddi4+0x24c>
 8000e72:	eb1c 0303 	adds.w	r3, ip, r3
 8000e76:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e7a:	d22c      	bcs.n	8000ed6 <__udivmoddi4+0x29e>
 8000e7c:	4299      	cmp	r1, r3
 8000e7e:	d92a      	bls.n	8000ed6 <__udivmoddi4+0x29e>
 8000e80:	3802      	subs	r0, #2
 8000e82:	4463      	add	r3, ip
 8000e84:	1a5b      	subs	r3, r3, r1
 8000e86:	b2a4      	uxth	r4, r4
 8000e88:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e8c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e94:	fb01 f307 	mul.w	r3, r1, r7
 8000e98:	42a3      	cmp	r3, r4
 8000e9a:	d908      	bls.n	8000eae <__udivmoddi4+0x276>
 8000e9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ea4:	d213      	bcs.n	8000ece <__udivmoddi4+0x296>
 8000ea6:	42a3      	cmp	r3, r4
 8000ea8:	d911      	bls.n	8000ece <__udivmoddi4+0x296>
 8000eaa:	3902      	subs	r1, #2
 8000eac:	4464      	add	r4, ip
 8000eae:	1ae4      	subs	r4, r4, r3
 8000eb0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000eb4:	e739      	b.n	8000d2a <__udivmoddi4+0xf2>
 8000eb6:	4604      	mov	r4, r0
 8000eb8:	e6f0      	b.n	8000c9c <__udivmoddi4+0x64>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e706      	b.n	8000ccc <__udivmoddi4+0x94>
 8000ebe:	45c8      	cmp	r8, r9
 8000ec0:	d2ae      	bcs.n	8000e20 <__udivmoddi4+0x1e8>
 8000ec2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ec6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eca:	3801      	subs	r0, #1
 8000ecc:	e7a8      	b.n	8000e20 <__udivmoddi4+0x1e8>
 8000ece:	4631      	mov	r1, r6
 8000ed0:	e7ed      	b.n	8000eae <__udivmoddi4+0x276>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	e799      	b.n	8000e0a <__udivmoddi4+0x1d2>
 8000ed6:	4630      	mov	r0, r6
 8000ed8:	e7d4      	b.n	8000e84 <__udivmoddi4+0x24c>
 8000eda:	46d6      	mov	lr, sl
 8000edc:	e77f      	b.n	8000dde <__udivmoddi4+0x1a6>
 8000ede:	4463      	add	r3, ip
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	e74d      	b.n	8000d80 <__udivmoddi4+0x148>
 8000ee4:	4606      	mov	r6, r0
 8000ee6:	4623      	mov	r3, r4
 8000ee8:	4608      	mov	r0, r1
 8000eea:	e70f      	b.n	8000d0c <__udivmoddi4+0xd4>
 8000eec:	3e02      	subs	r6, #2
 8000eee:	4463      	add	r3, ip
 8000ef0:	e730      	b.n	8000d54 <__udivmoddi4+0x11c>
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <ad717x_set_channel_status>:
 *			    	and False in case of Disable
 * @return Returns 0 for success or negative error code in case of failure.
*******************************************************************************/
int ad717x_set_channel_status(ad717x_dev *device, uint8_t channel_id,
			      bool channel_status)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b084      	sub	sp, #16
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	460b      	mov	r3, r1
 8000f02:	70fb      	strb	r3, [r7, #3]
 8000f04:	4613      	mov	r3, r2
 8000f06:	70bb      	strb	r3, [r7, #2]
	ad717x_st_reg *chn_register;
	int ret;

	if (!device)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d101      	bne.n	8000f12 <ad717x_set_channel_status+0x1a>
		return -EINVAL;
 8000f0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000f80 <ad717x_set_channel_status+0x88>)
 8000f10:	e031      	b.n	8000f76 <ad717x_set_channel_status+0x7e>

	/* Point to the Channel register */
	chn_register = AD717X_GetReg(device, AD717X_CHMAP0_REG + channel_id);
 8000f12:	78fb      	ldrb	r3, [r7, #3]
 8000f14:	3310      	adds	r3, #16
 8000f16:	b2db      	uxtb	r3, r3
 8000f18:	4619      	mov	r1, r3
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	f000 fa40 	bl	80013a0 <AD717X_GetReg>
 8000f20:	60f8      	str	r0, [r7, #12]
	if (!chn_register)
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d101      	bne.n	8000f2c <ad717x_set_channel_status+0x34>
		return -EINVAL;
 8000f28:	4b15      	ldr	r3, [pc, #84]	@ (8000f80 <ad717x_set_channel_status+0x88>)
 8000f2a:	e024      	b.n	8000f76 <ad717x_set_channel_status+0x7e>

	if (channel_status)
 8000f2c:	78bb      	ldrb	r3, [r7, #2]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d006      	beq.n	8000f40 <ad717x_set_channel_status+0x48>
		/* Assign the Channel enable bit and write to channel register */
		chn_register->value |= AD717X_CHMAP_REG_CH_EN;
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	605a      	str	r2, [r3, #4]
 8000f3e:	e005      	b.n	8000f4c <ad717x_set_channel_status+0x54>
	else
		chn_register->value &= ~(AD717X_CHMAP_REG_CH_EN);
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	605a      	str	r2, [r3, #4]

	ret = AD717X_WriteRegister(device, AD717X_CHMAP0_REG + channel_id);
 8000f4c:	78fb      	ldrb	r3, [r7, #3]
 8000f4e:	3310      	adds	r3, #16
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	4619      	mov	r1, r3
 8000f54:	6878      	ldr	r0, [r7, #4]
 8000f56:	f000 fa93 	bl	8001480 <AD717X_WriteRegister>
 8000f5a:	60b8      	str	r0, [r7, #8]
	if (ret < 0)
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	da01      	bge.n	8000f66 <ad717x_set_channel_status+0x6e>
		return ret;
 8000f62:	68bb      	ldr	r3, [r7, #8]
 8000f64:	e007      	b.n	8000f76 <ad717x_set_channel_status+0x7e>
	device->chan_map[channel_id].channel_enable = channel_status;
 8000f66:	78fb      	ldrb	r3, [r7, #3]
 8000f68:	687a      	ldr	r2, [r7, #4]
 8000f6a:	330a      	adds	r3, #10
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	4413      	add	r3, r2
 8000f70:	78ba      	ldrb	r2, [r7, #2]
 8000f72:	719a      	strb	r2, [r3, #6]

	return 0;
 8000f74:	2300      	movs	r3, #0
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	3710      	adds	r7, #16
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	ffffd929 	.word	0xffffd929

08000f84 <ad717x_set_adc_mode>:
 * @param device - AD717x Device Descriptor
 * @param adc_mode - ADC Mode to be configured
 * @return Returns 0 for success or negative error code in case of failure.
******************************************************************************/
int ad717x_set_adc_mode(ad717x_dev *device, enum ad717x_mode adc_mode)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	70fb      	strb	r3, [r7, #3]
	ad717x_st_reg *adc_mode_reg;

	if (!device)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d101      	bne.n	8000f9a <ad717x_set_adc_mode+0x16>
		return -EINVAL;
 8000f96:	4b16      	ldr	r3, [pc, #88]	@ (8000ff0 <ad717x_set_adc_mode+0x6c>)
 8000f98:	e026      	b.n	8000fe8 <ad717x_set_adc_mode+0x64>

	/* Retrieve the ADC Mode reigster */
	adc_mode_reg = AD717X_GetReg(device, AD717X_ADCMODE_REG);
 8000f9a:	2101      	movs	r1, #1
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f000 f9ff 	bl	80013a0 <AD717X_GetReg>
 8000fa2:	60f8      	str	r0, [r7, #12]
	if (!adc_mode_reg)
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d101      	bne.n	8000fae <ad717x_set_adc_mode+0x2a>
		return -EINVAL;
 8000faa:	4b11      	ldr	r3, [pc, #68]	@ (8000ff0 <ad717x_set_adc_mode+0x6c>)
 8000fac:	e01c      	b.n	8000fe8 <ad717x_set_adc_mode+0x64>

	/* Clear the Mode[6:4] bits in the ADC Mode Register */
	adc_mode_reg->value &= ~(AD717X_ADCMODE_REG_MODE_MSK);
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	605a      	str	r2, [r3, #4]

	/* Set the required conversion mode, write to register */
	adc_mode_reg->value |= AD717X_ADCMODE_REG_MODE(adc_mode);
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	685a      	ldr	r2, [r3, #4]
 8000fbe:	78fb      	ldrb	r3, [r7, #3]
 8000fc0:	011b      	lsls	r3, r3, #4
 8000fc2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8000fc6:	431a      	orrs	r2, r3
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	605a      	str	r2, [r3, #4]
	if (AD717X_WriteRegister(device, AD717X_ADCMODE_REG) < 0)
 8000fcc:	2101      	movs	r1, #1
 8000fce:	6878      	ldr	r0, [r7, #4]
 8000fd0:	f000 fa56 	bl	8001480 <AD717X_WriteRegister>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	da01      	bge.n	8000fde <ad717x_set_adc_mode+0x5a>
		return -EINVAL;
 8000fda:	4b05      	ldr	r3, [pc, #20]	@ (8000ff0 <ad717x_set_adc_mode+0x6c>)
 8000fdc:	e004      	b.n	8000fe8 <ad717x_set_adc_mode+0x64>
	device->mode = adc_mode;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	78fa      	ldrb	r2, [r7, #3]
 8000fe2:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8

	return 0;
 8000fe6:	2300      	movs	r3, #0
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3710      	adds	r7, #16
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	ffffd929 	.word	0xffffd929

08000ff4 <ad717x_connect_analog_input>:
 * @param analog_input - Analog Inputs to the Channel
 * @return Returns 0 for success or negative error code in case of failure.
*****************************************************************************/
int ad717x_connect_analog_input(ad717x_dev *device, uint8_t channel_id,
				union ad717x_analog_inputs analog_input)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	803a      	strh	r2, [r7, #0]
 8001000:	70fb      	strb	r3, [r7, #3]
	ad717x_st_reg *channel_reg;

	if (!device)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d101      	bne.n	800100c <ad717x_connect_analog_input+0x18>
		return -EINVAL;
 8001008:	4b3f      	ldr	r3, [pc, #252]	@ (8001108 <ad717x_connect_analog_input+0x114>)
 800100a:	e079      	b.n	8001100 <ad717x_connect_analog_input+0x10c>

	/* Retrieve the channel register */
	channel_reg = AD717X_GetReg(device, AD717X_CHMAP0_REG + channel_id);
 800100c:	78fb      	ldrb	r3, [r7, #3]
 800100e:	3310      	adds	r3, #16
 8001010:	b2db      	uxtb	r3, r3
 8001012:	4619      	mov	r1, r3
 8001014:	6878      	ldr	r0, [r7, #4]
 8001016:	f000 f9c3 	bl	80013a0 <AD717X_GetReg>
 800101a:	60f8      	str	r0, [r7, #12]
	if (!channel_reg)
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d101      	bne.n	8001026 <ad717x_connect_analog_input+0x32>
		return -EINVAL;
 8001022:	4b39      	ldr	r3, [pc, #228]	@ (8001108 <ad717x_connect_analog_input+0x114>)
 8001024:	e06c      	b.n	8001100 <ad717x_connect_analog_input+0x10c>

	switch ((uint8_t)device->active_device) {
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	7a9b      	ldrb	r3, [r3, #10]
 800102a:	2b04      	cmp	r3, #4
 800102c:	dc02      	bgt.n	8001034 <ad717x_connect_analog_input+0x40>
 800102e:	2b00      	cmp	r3, #0
 8001030:	da04      	bge.n	800103c <ad717x_connect_analog_input+0x48>
 8001032:	e062      	b.n	80010fa <ad717x_connect_analog_input+0x106>
 8001034:	3b05      	subs	r3, #5
 8001036:	2b06      	cmp	r3, #6
 8001038:	d85f      	bhi.n	80010fa <ad717x_connect_analog_input+0x106>
 800103a:	e024      	b.n	8001086 <ad717x_connect_analog_input+0x92>
	case ID_AD4112 :
	case ID_AD4114 :
	case ID_AD4115 :
	case ID_AD4116 :
		/* Clear and Set the required analog input pair to channel */
		channel_reg->value  &= ~AD717x_CHANNEL_INPUT_MASK;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001044:	f023 0303 	bic.w	r3, r3, #3
 8001048:	68fa      	ldr	r2, [r7, #12]
 800104a:	6053      	str	r3, [r2, #4]
		channel_reg->value |= AD4111_CHMAP_REG_INPUT(analog_input.analog_input_pairs);
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	685a      	ldr	r2, [r3, #4]
 8001050:	883b      	ldrh	r3, [r7, #0]
 8001052:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001056:	431a      	orrs	r2, r3
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	605a      	str	r2, [r3, #4]
		if (AD717X_WriteRegister(device, AD717X_CHMAP0_REG + channel_id) < 0)
 800105c:	78fb      	ldrb	r3, [r7, #3]
 800105e:	3310      	adds	r3, #16
 8001060:	b2db      	uxtb	r3, r3
 8001062:	4619      	mov	r1, r3
 8001064:	6878      	ldr	r0, [r7, #4]
 8001066:	f000 fa0b 	bl	8001480 <AD717X_WriteRegister>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	da01      	bge.n	8001074 <ad717x_connect_analog_input+0x80>
			return -EINVAL;
 8001070:	4b25      	ldr	r3, [pc, #148]	@ (8001108 <ad717x_connect_analog_input+0x114>)
 8001072:	e045      	b.n	8001100 <ad717x_connect_analog_input+0x10c>

		device->chan_map[channel_id].analog_inputs.analog_input_pairs =
 8001074:	78fb      	ldrb	r3, [r7, #3]
			analog_input.analog_input_pairs;
 8001076:	8839      	ldrh	r1, [r7, #0]
		device->chan_map[channel_id].analog_inputs.analog_input_pairs =
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	330a      	adds	r3, #10
 800107c:	009b      	lsls	r3, r3, #2
 800107e:	4413      	add	r3, r2
 8001080:	460a      	mov	r2, r1
 8001082:	811a      	strh	r2, [r3, #8]
		break;
 8001084:	e03b      	b.n	80010fe <ad717x_connect_analog_input+0x10a>
	case ID_AD7175_8:
	case ID_AD7176_2:
	case ID_AD7177_2:
	case ID_AD7172_2:
		/* Select the Positive Analog Input */
		channel_reg->value &= ~AD717X_CHMAP_REG_AINPOS_MSK;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	605a      	str	r2, [r3, #4]
		channel_reg->value |=  AD717X_CHMAP_REG_AINPOS(
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	685a      	ldr	r2, [r3, #4]
 8001096:	783b      	ldrb	r3, [r7, #0]
 8001098:	015b      	lsls	r3, r3, #5
 800109a:	f403 7378 	and.w	r3, r3, #992	@ 0x3e0
 800109e:	431a      	orrs	r2, r3
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	605a      	str	r2, [r3, #4]
					       analog_input.ainp.pos_analog_input);

		/* Select the Negative Analog Input */
		channel_reg->value &= ~AD717X_CHMAP_REG_AINNEG_MSK;
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f023 021f 	bic.w	r2, r3, #31
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	605a      	str	r2, [r3, #4]
		channel_reg->value |= AD717X_CHMAP_REG_AINNEG(
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	685a      	ldr	r2, [r3, #4]
 80010b4:	787b      	ldrb	r3, [r7, #1]
 80010b6:	f003 031f 	and.w	r3, r3, #31
 80010ba:	431a      	orrs	r2, r3
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	605a      	str	r2, [r3, #4]
					      analog_input.ainp.neg_analog_input);
		if (AD717X_WriteRegister(device, AD717X_CHMAP0_REG + channel_id) < 0)
 80010c0:	78fb      	ldrb	r3, [r7, #3]
 80010c2:	3310      	adds	r3, #16
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	4619      	mov	r1, r3
 80010c8:	6878      	ldr	r0, [r7, #4]
 80010ca:	f000 f9d9 	bl	8001480 <AD717X_WriteRegister>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	da01      	bge.n	80010d8 <ad717x_connect_analog_input+0xe4>
			return -EINVAL;
 80010d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001108 <ad717x_connect_analog_input+0x114>)
 80010d6:	e013      	b.n	8001100 <ad717x_connect_analog_input+0x10c>

		device->chan_map[channel_id].analog_inputs.ainp.pos_analog_input =
 80010d8:	78fb      	ldrb	r3, [r7, #3]
			analog_input.ainp.pos_analog_input;
 80010da:	7839      	ldrb	r1, [r7, #0]
		device->chan_map[channel_id].analog_inputs.ainp.pos_analog_input =
 80010dc:	687a      	ldr	r2, [r7, #4]
 80010de:	330a      	adds	r3, #10
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	4413      	add	r3, r2
 80010e4:	460a      	mov	r2, r1
 80010e6:	721a      	strb	r2, [r3, #8]
		device->chan_map[channel_id].analog_inputs.ainp.neg_analog_input =
 80010e8:	78fb      	ldrb	r3, [r7, #3]
			analog_input.ainp.neg_analog_input;
 80010ea:	7879      	ldrb	r1, [r7, #1]
		device->chan_map[channel_id].analog_inputs.ainp.neg_analog_input =
 80010ec:	687a      	ldr	r2, [r7, #4]
 80010ee:	330a      	adds	r3, #10
 80010f0:	009b      	lsls	r3, r3, #2
 80010f2:	4413      	add	r3, r2
 80010f4:	460a      	mov	r2, r1
 80010f6:	725a      	strb	r2, [r3, #9]
		break;
 80010f8:	e001      	b.n	80010fe <ad717x_connect_analog_input+0x10a>

	default :
		return -EINVAL;
 80010fa:	4b03      	ldr	r3, [pc, #12]	@ (8001108 <ad717x_connect_analog_input+0x114>)
 80010fc:	e000      	b.n	8001100 <ad717x_connect_analog_input+0x10c>
	}

	return 0;
 80010fe:	2300      	movs	r3, #0
}
 8001100:	4618      	mov	r0, r3
 8001102:	3710      	adds	r7, #16
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	ffffd929 	.word	0xffffd929

0800110c <ad717x_assign_setup>:
 * @param channel_id - Channel ID (number)
 * @param setup - Setup ID (number)
 * @return Returns 0 for success or negative error code in case of failure.
******************************************************************************/
int ad717x_assign_setup(ad717x_dev *device, uint8_t channel_id, uint8_t setup)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	460b      	mov	r3, r1
 8001116:	70fb      	strb	r3, [r7, #3]
 8001118:	4613      	mov	r3, r2
 800111a:	70bb      	strb	r3, [r7, #2]
	ad717x_st_reg *p_register;

	if (!device)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d101      	bne.n	8001126 <ad717x_assign_setup+0x1a>
		return -EINVAL;
 8001122:	4b1b      	ldr	r3, [pc, #108]	@ (8001190 <ad717x_assign_setup+0x84>)
 8001124:	e02f      	b.n	8001186 <ad717x_assign_setup+0x7a>

	/* Retrieve the Channel Register */
	p_register = AD717X_GetReg(device, AD717X_CHMAP0_REG + channel_id);
 8001126:	78fb      	ldrb	r3, [r7, #3]
 8001128:	3310      	adds	r3, #16
 800112a:	b2db      	uxtb	r3, r3
 800112c:	4619      	mov	r1, r3
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f000 f936 	bl	80013a0 <AD717X_GetReg>
 8001134:	60f8      	str	r0, [r7, #12]
	if (!p_register)
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d101      	bne.n	8001140 <ad717x_assign_setup+0x34>
		return -EINVAL;
 800113c:	4b14      	ldr	r3, [pc, #80]	@ (8001190 <ad717x_assign_setup+0x84>)
 800113e:	e022      	b.n	8001186 <ad717x_assign_setup+0x7a>

	/* Assign set up to the chosen channel */
	p_register->value &= ~AD717X_CHMAP_REG_SETUP_SEL_MSK;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	605a      	str	r2, [r3, #4]
	p_register->value |= AD717X_CHMAP_REG_SETUP_SEL(setup);
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	685a      	ldr	r2, [r3, #4]
 8001150:	78bb      	ldrb	r3, [r7, #2]
 8001152:	031b      	lsls	r3, r3, #12
 8001154:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8001158:	431a      	orrs	r2, r3
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	605a      	str	r2, [r3, #4]

	if (AD717X_WriteRegister(device, AD717X_CHMAP0_REG + channel_id) < 0)
 800115e:	78fb      	ldrb	r3, [r7, #3]
 8001160:	3310      	adds	r3, #16
 8001162:	b2db      	uxtb	r3, r3
 8001164:	4619      	mov	r1, r3
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f000 f98a 	bl	8001480 <AD717X_WriteRegister>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	da01      	bge.n	8001176 <ad717x_assign_setup+0x6a>
		return -EINVAL;
 8001172:	4b07      	ldr	r3, [pc, #28]	@ (8001190 <ad717x_assign_setup+0x84>)
 8001174:	e007      	b.n	8001186 <ad717x_assign_setup+0x7a>
	device->chan_map[channel_id].setup_sel = setup;
 8001176:	78fb      	ldrb	r3, [r7, #3]
 8001178:	687a      	ldr	r2, [r7, #4]
 800117a:	330a      	adds	r3, #10
 800117c:	009b      	lsls	r3, r3, #2
 800117e:	4413      	add	r3, r2
 8001180:	78ba      	ldrb	r2, [r7, #2]
 8001182:	71da      	strb	r2, [r3, #7]

	return 0;
 8001184:	2300      	movs	r3, #0
}
 8001186:	4618      	mov	r0, r3
 8001188:	3710      	adds	r7, #16
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	ffffd929 	.word	0xffffd929

08001194 <ad717x_set_polarity>:
 * @param bipolar - Polarity Select:True in case of Bipolar, False in case of Unipolar
 * @param setup_id - Setup ID (number)
 * @return Returns 0 for success or negative error code in case of failure.
*****************************************************************************/
int ad717x_set_polarity(ad717x_dev* device, bool bipolar, uint8_t setup_id)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	460b      	mov	r3, r1
 800119e:	70fb      	strb	r3, [r7, #3]
 80011a0:	4613      	mov	r3, r2
 80011a2:	70bb      	strb	r3, [r7, #2]
	ad717x_st_reg* setup_reg;

	if (!device)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d101      	bne.n	80011ae <ad717x_set_polarity+0x1a>
		return -EINVAL;
 80011aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001218 <ad717x_set_polarity+0x84>)
 80011ac:	e030      	b.n	8001210 <ad717x_set_polarity+0x7c>

	/* Retrieve the SETUPCON Register */
	setup_reg = AD717X_GetReg(device, AD717X_SETUPCON0_REG + setup_id);
 80011ae:	78bb      	ldrb	r3, [r7, #2]
 80011b0:	3320      	adds	r3, #32
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	4619      	mov	r1, r3
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f000 f8f2 	bl	80013a0 <AD717X_GetReg>
 80011bc:	60f8      	str	r0, [r7, #12]
	if (!setup_reg)
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d101      	bne.n	80011c8 <ad717x_set_polarity+0x34>
		return -EINVAL;
 80011c4:	4b14      	ldr	r3, [pc, #80]	@ (8001218 <ad717x_set_polarity+0x84>)
 80011c6:	e023      	b.n	8001210 <ad717x_set_polarity+0x7c>

	/* Set the BI_UNIPOLAR bit in case of BIPOLAR operation */
	if (bipolar)
 80011c8:	78fb      	ldrb	r3, [r7, #3]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d006      	beq.n	80011dc <ad717x_set_polarity+0x48>
		setup_reg->value |= AD717X_SETUP_CONF_REG_BI_UNIPOLAR;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	e005      	b.n	80011e8 <ad717x_set_polarity+0x54>
	else
		setup_reg->value &= ~(AD717X_SETUP_CONF_REG_BI_UNIPOLAR);
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	605a      	str	r2, [r3, #4]

	if (AD717X_WriteRegister(device,
 80011e8:	78bb      	ldrb	r3, [r7, #2]
 80011ea:	3320      	adds	r3, #32
 80011ec:	b2db      	uxtb	r3, r3
 80011ee:	4619      	mov	r1, r3
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f000 f945 	bl	8001480 <AD717X_WriteRegister>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	da01      	bge.n	8001200 <ad717x_set_polarity+0x6c>
				 AD717X_SETUPCON0_REG + setup_id) < 0)
		return -EINVAL;
 80011fc:	4b06      	ldr	r3, [pc, #24]	@ (8001218 <ad717x_set_polarity+0x84>)
 80011fe:	e007      	b.n	8001210 <ad717x_set_polarity+0x7c>
	device->setups[setup_id].bi_unipolar = bipolar;
 8001200:	78bb      	ldrb	r3, [r7, #2]
 8001202:	687a      	ldr	r2, [r7, #4]
 8001204:	3302      	adds	r3, #2
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	4413      	add	r3, r2
 800120a:	78fa      	ldrb	r2, [r7, #3]
 800120c:	715a      	strb	r2, [r3, #5]

	return 0;
 800120e:	2300      	movs	r3, #0
}
 8001210:	4618      	mov	r0, r3
 8001212:	3710      	adds	r7, #16
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	ffffd929 	.word	0xffffd929

0800121c <ad717x_set_reference_source>:
 * @param setup_id - Setup ID (Number)
 * @return Returns 0 for success or negative error code in case of failure.
******************************************************************************/
int ad717x_set_reference_source(ad717x_dev* device,
				enum ad717x_reference_source ref_source, uint8_t setup_id)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
 8001224:	460b      	mov	r3, r1
 8001226:	70fb      	strb	r3, [r7, #3]
 8001228:	4613      	mov	r3, r2
 800122a:	70bb      	strb	r3, [r7, #2]
	ad717x_st_reg* setup_reg;
	ad717x_st_reg *adc_mode_reg;

	if (!device)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d101      	bne.n	8001236 <ad717x_set_reference_source+0x1a>
		return -EINVAL;
 8001232:	4b2a      	ldr	r3, [pc, #168]	@ (80012dc <ad717x_set_reference_source+0xc0>)
 8001234:	e04e      	b.n	80012d4 <ad717x_set_reference_source+0xb8>

	/* Retrieve the SETUPCON Register */
	setup_reg = AD717X_GetReg(device, AD717X_SETUPCON0_REG + setup_id);
 8001236:	78bb      	ldrb	r3, [r7, #2]
 8001238:	3320      	adds	r3, #32
 800123a:	b2db      	uxtb	r3, r3
 800123c:	4619      	mov	r1, r3
 800123e:	6878      	ldr	r0, [r7, #4]
 8001240:	f000 f8ae 	bl	80013a0 <AD717X_GetReg>
 8001244:	60f8      	str	r0, [r7, #12]
	if (!setup_reg)
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d101      	bne.n	8001250 <ad717x_set_reference_source+0x34>
		return -EINVAL;
 800124c:	4b23      	ldr	r3, [pc, #140]	@ (80012dc <ad717x_set_reference_source+0xc0>)
 800124e:	e041      	b.n	80012d4 <ad717x_set_reference_source+0xb8>

	/* Choose the reference source for the selected setup */
	setup_reg->value &= ~AD717X_SETUP_CONF_REG_REF_SEL_MSK;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	605a      	str	r2, [r3, #4]
	setup_reg->value |= (AD717X_SETUP_CONF_REG_REF_SEL(ref_source));
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	685a      	ldr	r2, [r3, #4]
 8001260:	78fb      	ldrb	r3, [r7, #3]
 8001262:	011b      	lsls	r3, r3, #4
 8001264:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001268:	431a      	orrs	r2, r3
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	605a      	str	r2, [r3, #4]

	if (AD717X_WriteRegister(device,
 800126e:	78bb      	ldrb	r3, [r7, #2]
 8001270:	3320      	adds	r3, #32
 8001272:	b2db      	uxtb	r3, r3
 8001274:	4619      	mov	r1, r3
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f000 f902 	bl	8001480 <AD717X_WriteRegister>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	da01      	bge.n	8001286 <ad717x_set_reference_source+0x6a>
				 AD717X_SETUPCON0_REG + setup_id) < 0)
		return -EINVAL;
 8001282:	4b16      	ldr	r3, [pc, #88]	@ (80012dc <ad717x_set_reference_source+0xc0>)
 8001284:	e026      	b.n	80012d4 <ad717x_set_reference_source+0xb8>
	device->setups[setup_id].ref_source = ref_source;
 8001286:	78bb      	ldrb	r3, [r7, #2]
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	3302      	adds	r3, #2
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	4413      	add	r3, r2
 8001290:	78fa      	ldrb	r2, [r7, #3]
 8001292:	721a      	strb	r2, [r3, #8]

	/* Enable the REF_EN Bit in case of Internal reference */
	if (ref_source == INTERNAL_REF) {
 8001294:	78fb      	ldrb	r3, [r7, #3]
 8001296:	2b02      	cmp	r3, #2
 8001298:	d11b      	bne.n	80012d2 <ad717x_set_reference_source+0xb6>
		/* Retrieve the ADC Mode reigster */
		adc_mode_reg = AD717X_GetReg(device, AD717X_ADCMODE_REG);
 800129a:	2101      	movs	r1, #1
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f000 f87f 	bl	80013a0 <AD717X_GetReg>
 80012a2:	60b8      	str	r0, [r7, #8]
		if (!adc_mode_reg)
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d101      	bne.n	80012ae <ad717x_set_reference_source+0x92>
			return -EINVAL;
 80012aa:	4b0c      	ldr	r3, [pc, #48]	@ (80012dc <ad717x_set_reference_source+0xc0>)
 80012ac:	e012      	b.n	80012d4 <ad717x_set_reference_source+0xb8>

		/* Set the REF_EN Bit */
		adc_mode_reg->value |= AD717X_ADCMODE_REG_REF_EN;
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	605a      	str	r2, [r3, #4]
		if (AD717X_WriteRegister(device, AD717X_ADCMODE_REG) < 0)
 80012ba:	2101      	movs	r1, #1
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f000 f8df 	bl	8001480 <AD717X_WriteRegister>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	da01      	bge.n	80012cc <ad717x_set_reference_source+0xb0>
			return -EINVAL;
 80012c8:	4b04      	ldr	r3, [pc, #16]	@ (80012dc <ad717x_set_reference_source+0xc0>)
 80012ca:	e003      	b.n	80012d4 <ad717x_set_reference_source+0xb8>
		device->ref_en = true;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2201      	movs	r2, #1
 80012d0:	72da      	strb	r2, [r3, #11]
	}

	return 0;
 80012d2:	2300      	movs	r3, #0
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	3710      	adds	r7, #16
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	ffffd929 	.word	0xffffd929

080012e0 <ad717x_enable_input_buffer>:
 * @param setup_id - Setup ID (Number)
 * @return Returns 0 for success or negative error code in case of failure.
******************************************************************************/
int ad717x_enable_input_buffer(ad717x_dev* device,
			       bool inbuf_en, bool refbuf_en, uint8_t setup_id)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	4608      	mov	r0, r1
 80012ea:	4611      	mov	r1, r2
 80012ec:	461a      	mov	r2, r3
 80012ee:	4603      	mov	r3, r0
 80012f0:	70fb      	strb	r3, [r7, #3]
 80012f2:	460b      	mov	r3, r1
 80012f4:	70bb      	strb	r3, [r7, #2]
 80012f6:	4613      	mov	r3, r2
 80012f8:	707b      	strb	r3, [r7, #1]
	ad717x_st_reg* setup_reg;

	if (!device)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d101      	bne.n	8001304 <ad717x_enable_input_buffer+0x24>
		return -EINVAL;
 8001300:	4b26      	ldr	r3, [pc, #152]	@ (800139c <ad717x_enable_input_buffer+0xbc>)
 8001302:	e047      	b.n	8001394 <ad717x_enable_input_buffer+0xb4>

	/* Retrieve the SETUPCON Register */
	setup_reg = AD717X_GetReg(device, AD717X_SETUPCON0_REG + setup_id);
 8001304:	787b      	ldrb	r3, [r7, #1]
 8001306:	3320      	adds	r3, #32
 8001308:	b2db      	uxtb	r3, r3
 800130a:	4619      	mov	r1, r3
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f000 f847 	bl	80013a0 <AD717X_GetReg>
 8001312:	60f8      	str	r0, [r7, #12]
	if (!setup_reg)
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d101      	bne.n	800131e <ad717x_enable_input_buffer+0x3e>
		return -EINVAL;
 800131a:	4b20      	ldr	r3, [pc, #128]	@ (800139c <ad717x_enable_input_buffer+0xbc>)
 800131c:	e03a      	b.n	8001394 <ad717x_enable_input_buffer+0xb4>

	if (inbuf_en)
 800131e:	78fb      	ldrb	r3, [r7, #3]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d006      	beq.n	8001332 <ad717x_enable_input_buffer+0x52>
		/* Enable input buffer for the chosen set up */
		setup_reg->value |= (AD717X_SETUP_CONF_REG_AINBUF_P |
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	605a      	str	r2, [r3, #4]
 8001330:	e005      	b.n	800133e <ad717x_enable_input_buffer+0x5e>
				     AD717X_SETUP_CONF_REG_AINBUF_N);
	else
		setup_reg->value &= (~(AD717X_SETUP_CONF_REG_AINBUF_P |
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	605a      	str	r2, [r3, #4]
				       AD717X_SETUP_CONF_REG_AINBUF_N));
	if (refbuf_en)
 800133e:	78bb      	ldrb	r3, [r7, #2]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d006      	beq.n	8001352 <ad717x_enable_input_buffer+0x72>
		/* Enable reference buffer for the chosen set up */
		setup_reg->value |= (AD717X_SETUP_CONF_REG_REFBUF_P |
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f443 6240 	orr.w	r2, r3, #3072	@ 0xc00
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	605a      	str	r2, [r3, #4]
 8001350:	e005      	b.n	800135e <ad717x_enable_input_buffer+0x7e>
				     AD717X_SETUP_CONF_REG_REFBUF_N);
	else
		setup_reg->value &= (~(AD717X_SETUP_CONF_REG_REFBUF_P |
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	605a      	str	r2, [r3, #4]
				       AD717X_SETUP_CONF_REG_REFBUF_N));

	if (AD717X_WriteRegister(device,
 800135e:	787b      	ldrb	r3, [r7, #1]
 8001360:	3320      	adds	r3, #32
 8001362:	b2db      	uxtb	r3, r3
 8001364:	4619      	mov	r1, r3
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f000 f88a 	bl	8001480 <AD717X_WriteRegister>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	da01      	bge.n	8001376 <ad717x_enable_input_buffer+0x96>
				 AD717X_SETUPCON0_REG + setup_id) < 0)
		return -EINVAL;
 8001372:	4b0a      	ldr	r3, [pc, #40]	@ (800139c <ad717x_enable_input_buffer+0xbc>)
 8001374:	e00e      	b.n	8001394 <ad717x_enable_input_buffer+0xb4>
	device->setups[setup_id].input_buff = inbuf_en;
 8001376:	787b      	ldrb	r3, [r7, #1]
 8001378:	687a      	ldr	r2, [r7, #4]
 800137a:	3302      	adds	r3, #2
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	4413      	add	r3, r2
 8001380:	78fa      	ldrb	r2, [r7, #3]
 8001382:	71da      	strb	r2, [r3, #7]
	device->setups[setup_id].ref_buff = refbuf_en;
 8001384:	787b      	ldrb	r3, [r7, #1]
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	3302      	adds	r3, #2
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	4413      	add	r3, r2
 800138e:	78ba      	ldrb	r2, [r7, #2]
 8001390:	719a      	strb	r2, [r3, #6]

	return 0;
 8001392:	2300      	movs	r3, #0
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	ffffd929 	.word	0xffffd929

080013a0 <AD717X_GetReg>:
*
* @return A pointer to the register if found or 0.
*******************************************************************************/
ad717x_st_reg *AD717X_GetReg(ad717x_dev *device,
			     uint8_t reg_address)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b085      	sub	sp, #20
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	460b      	mov	r3, r1
 80013aa:	70fb      	strb	r3, [r7, #3]
	uint8_t i;
	ad717x_st_reg *reg = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	60bb      	str	r3, [r7, #8]

	if (!device || !device->regs)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d003      	beq.n	80013be <AD717X_GetReg+0x1e>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d101      	bne.n	80013c2 <AD717X_GetReg+0x22>
		return 0;
 80013be:	2300      	movs	r3, #0
 80013c0:	e021      	b.n	8001406 <AD717X_GetReg+0x66>

	for (i = 0; i < device->num_regs; i++) {
 80013c2:	2300      	movs	r3, #0
 80013c4:	73fb      	strb	r3, [r7, #15]
 80013c6:	e018      	b.n	80013fa <AD717X_GetReg+0x5a>
		if (device->regs[i].addr == reg_address) {
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6859      	ldr	r1, [r3, #4]
 80013cc:	7bfa      	ldrb	r2, [r7, #15]
 80013ce:	4613      	mov	r3, r2
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	4413      	add	r3, r2
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	440b      	add	r3, r1
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	78fb      	ldrb	r3, [r7, #3]
 80013dc:	429a      	cmp	r2, r3
 80013de:	d109      	bne.n	80013f4 <AD717X_GetReg+0x54>
			reg = &device->regs[i];
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6859      	ldr	r1, [r3, #4]
 80013e4:	7bfa      	ldrb	r2, [r7, #15]
 80013e6:	4613      	mov	r3, r2
 80013e8:	005b      	lsls	r3, r3, #1
 80013ea:	4413      	add	r3, r2
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	440b      	add	r3, r1
 80013f0:	60bb      	str	r3, [r7, #8]
			break;
 80013f2:	e007      	b.n	8001404 <AD717X_GetReg+0x64>
	for (i = 0; i < device->num_regs; i++) {
 80013f4:	7bfb      	ldrb	r3, [r7, #15]
 80013f6:	3301      	adds	r3, #1
 80013f8:	73fb      	strb	r3, [r7, #15]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	7a1b      	ldrb	r3, [r3, #8]
 80013fe:	7bfa      	ldrb	r2, [r7, #15]
 8001400:	429a      	cmp	r2, r3
 8001402:	d3e1      	bcc.n	80013c8 <AD717X_GetReg+0x28>
		}
	}

	return reg;
 8001404:	68bb      	ldr	r3, [r7, #8]
}
 8001406:	4618      	mov	r0, r3
 8001408:	3714      	adds	r7, #20
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
	...

08001414 <AD717X_ReadRegister>:
*
* @return Returns 0 for success or negative error code.
*******************************************************************************/
int32_t AD717X_ReadRegister(ad717x_dev *device,
			    uint8_t addr)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b084      	sub	sp, #16
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	460b      	mov	r3, r1
 800141e:	70fb      	strb	r3, [r7, #3]
	int32_t ret       = 0;
 8001420:	2300      	movs	r3, #0
 8001422:	60fb      	str	r3, [r7, #12]
//	uint8_t i         = 0;
//	uint8_t check8    = 0;
//	uint8_t msgBuf[8] = {0, 0, 0, 0, 0, 0, 0, 0};
	ad717x_st_reg *pReg;

	if(!device)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d102      	bne.n	8001430 <AD717X_ReadRegister+0x1c>
		return INVALID_VAL;
 800142a:	f04f 33ff 	mov.w	r3, #4294967295
 800142e:	e01e      	b.n	800146e <AD717X_ReadRegister+0x5a>

	pReg = AD717X_GetReg(device, addr);
 8001430:	78fb      	ldrb	r3, [r7, #3]
 8001432:	4619      	mov	r1, r3
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	f7ff ffb3 	bl	80013a0 <AD717X_GetReg>
 800143a:	60b8      	str	r0, [r7, #8]
	if (!pReg)
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d102      	bne.n	8001448 <AD717X_ReadRegister+0x34>
		return INVALID_VAL;
 8001442:	f04f 33ff 	mov.w	r3, #4294967295
 8001446:	e012      	b.n	800146e <AD717X_ReadRegister+0x5a>

	/* Build the Command word */
	spi_read_reg.Tx = AD717X_COMM_REG_WEN | AD717X_COMM_REG_RD |
		    AD717X_COMM_REG_RA(pReg->addr);
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	b25b      	sxtb	r3, r3
 800144e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001452:	b25b      	sxtb	r3, r3
	spi_read_reg.Tx = AD717X_COMM_REG_WEN | AD717X_COMM_REG_RD |
 8001454:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001458:	b25b      	sxtb	r3, r3
 800145a:	b2da      	uxtb	r2, r3
 800145c:	4b06      	ldr	r3, [pc, #24]	@ (8001478 <AD717X_ReadRegister+0x64>)
 800145e:	701a      	strb	r2, [r3, #0]
	spi_read_reg.pReg = pReg;
 8001460:	4a05      	ldr	r2, [pc, #20]	@ (8001478 <AD717X_ReadRegister+0x64>)
 8001462:	68bb      	ldr	r3, [r7, #8]
 8001464:	6053      	str	r3, [r2, #4]
//	spi_read_reg.size = pReg->size;

	/* Read data from the device */

	spi_status = READING;
 8001466:	4b05      	ldr	r3, [pc, #20]	@ (800147c <AD717X_ReadRegister+0x68>)
 8001468:	2202      	movs	r2, #2
 800146a:	701a      	strb	r2, [r3, #0]
//	for(i = 0; i < pReg->size; i++) {
//		pReg->value <<= 8;
//		pReg->value += Rx[i];
//	}

	return ret;
 800146c:	68fb      	ldr	r3, [r7, #12]
}
 800146e:	4618      	mov	r0, r3
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	20000a08 	.word	0x20000a08
 800147c:	20000a04 	.word	0x20000a04

08001480 <AD717X_WriteRegister>:
*
* @return Returns 0 for success or negative error code.
*******************************************************************************/
int32_t AD717X_WriteRegister(ad717x_dev *device,
			     uint8_t addr)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b088      	sub	sp, #32
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
 8001488:	460b      	mov	r3, r1
 800148a:	70fb      	strb	r3, [r7, #3]
	int32_t ret      = 0;
 800148c:	2300      	movs	r3, #0
 800148e:	617b      	str	r3, [r7, #20]
	int32_t regValue = 0;
 8001490:	2300      	movs	r3, #0
 8001492:	61fb      	str	r3, [r7, #28]
	uint8_t wrBuf[8] = {0, 0, 0, 0, 0, 0, 0, 0};
 8001494:	4a28      	ldr	r2, [pc, #160]	@ (8001538 <AD717X_WriteRegister+0xb8>)
 8001496:	f107 0308 	add.w	r3, r7, #8
 800149a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800149e:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t i        = 0;
 80014a2:	2300      	movs	r3, #0
 80014a4:	76fb      	strb	r3, [r7, #27]
//	uint8_t crc8     = 0;
	ad717x_st_reg *preg;

	if(!device)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d102      	bne.n	80014b2 <AD717X_WriteRegister+0x32>
		return INVALID_VAL;
 80014ac:	f04f 33ff 	mov.w	r3, #4294967295
 80014b0:	e03e      	b.n	8001530 <AD717X_WriteRegister+0xb0>

	preg = AD717X_GetReg(device, addr);
 80014b2:	78fb      	ldrb	r3, [r7, #3]
 80014b4:	4619      	mov	r1, r3
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f7ff ff72 	bl	80013a0 <AD717X_GetReg>
 80014bc:	6138      	str	r0, [r7, #16]
	if (!preg)
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d102      	bne.n	80014ca <AD717X_WriteRegister+0x4a>
		return INVALID_VAL;
 80014c4:	f04f 33ff 	mov.w	r3, #4294967295
 80014c8:	e032      	b.n	8001530 <AD717X_WriteRegister+0xb0>

	/* Build the Command word */
	wrBuf[0] = AD717X_COMM_REG_WEN | AD717X_COMM_REG_WR |
		   AD717X_COMM_REG_RA(preg->addr);
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	681b      	ldr	r3, [r3, #0]
	wrBuf[0] = AD717X_COMM_REG_WEN | AD717X_COMM_REG_WR |
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	723b      	strb	r3, [r7, #8]

	/* Fill the write buffer */
	regValue = preg->value;
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	61fb      	str	r3, [r7, #28]
	for(i = 0; i < preg->size; i++) {
 80014de:	2300      	movs	r3, #0
 80014e0:	76fb      	strb	r3, [r7, #27]
 80014e2:	e00f      	b.n	8001504 <AD717X_WriteRegister+0x84>
		wrBuf[preg->size - i] = regValue & 0xFF;
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	689a      	ldr	r2, [r3, #8]
 80014e8:	7efb      	ldrb	r3, [r7, #27]
 80014ea:	1ad3      	subs	r3, r2, r3
 80014ec:	69fa      	ldr	r2, [r7, #28]
 80014ee:	b2d2      	uxtb	r2, r2
 80014f0:	3320      	adds	r3, #32
 80014f2:	443b      	add	r3, r7
 80014f4:	f803 2c18 	strb.w	r2, [r3, #-24]
		regValue >>= 8;
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	121b      	asrs	r3, r3, #8
 80014fc:	61fb      	str	r3, [r7, #28]
	for(i = 0; i < preg->size; i++) {
 80014fe:	7efb      	ldrb	r3, [r7, #27]
 8001500:	3301      	adds	r3, #1
 8001502:	76fb      	strb	r3, [r7, #27]
 8001504:	7efa      	ldrb	r2, [r7, #27]
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	429a      	cmp	r2, r3
 800150c:	dbea      	blt.n	80014e4 <AD717X_WriteRegister+0x64>
	/* Write data to the device */
//	ret = no_os_spi_write_and_read(device->spi_desc,
//				       wrBuf,
//				       (device->useCRC != AD717X_DISABLE) ?
//				       preg->size + 2 : preg->size + 1);
	memcpy(spi_write_reg.Tx, wrBuf, 8);
 800150e:	4b0b      	ldr	r3, [pc, #44]	@ (800153c <AD717X_WriteRegister+0xbc>)
 8001510:	461a      	mov	r2, r3
 8001512:	f107 0308 	add.w	r3, r7, #8
 8001516:	e893 0003 	ldmia.w	r3, {r0, r1}
 800151a:	e882 0003 	stmia.w	r2, {r0, r1}
	spi_write_reg.pReg = preg;
 800151e:	4a07      	ldr	r2, [pc, #28]	@ (800153c <AD717X_WriteRegister+0xbc>)
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	60d3      	str	r3, [r2, #12]
	spi_status = WRITING;
 8001524:	4b06      	ldr	r3, [pc, #24]	@ (8001540 <AD717X_WriteRegister+0xc0>)
 8001526:	2203      	movs	r2, #3
 8001528:	701a      	strb	r2, [r3, #0]
//	ret = (int) HAL_SPI_Transmit(SPI, wrBuf, preg->size + 1, 100);
	ret = 0;
 800152a:	2300      	movs	r3, #0
 800152c:	617b      	str	r3, [r7, #20]
	return ret;
 800152e:	697b      	ldr	r3, [r7, #20]
}
 8001530:	4618      	mov	r0, r3
 8001532:	3720      	adds	r7, #32
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	08008eb8 	.word	0x08008eb8
 800153c:	20000a10 	.word	0x20000a10
 8001540:	20000a04 	.word	0x20000a04

08001544 <AD717X_Reset>:
* @param device - The handler of the instance of the driver.
*
* @return Returns 0 for success or negative error code.
*******************************************************************************/
int32_t AD717X_Reset(ad717x_dev *device)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b086      	sub	sp, #24
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
	int32_t ret = 0;
 800154c:	2300      	movs	r3, #0
 800154e:	617b      	str	r3, [r7, #20]
	uint8_t wrBuf[8] = {0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF};
 8001550:	4a0c      	ldr	r2, [pc, #48]	@ (8001584 <AD717X_Reset+0x40>)
 8001552:	f107 030c 	add.w	r3, r7, #12
 8001556:	e892 0003 	ldmia.w	r2, {r0, r1}
 800155a:	e883 0003 	stmia.w	r3, {r0, r1}

	if(!device)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d102      	bne.n	800156a <AD717X_Reset+0x26>
		return INVALID_VAL;
 8001564:	f04f 33ff 	mov.w	r3, #4294967295
 8001568:	e007      	b.n	800157a <AD717X_Reset+0x36>

//	ret = no_os_spi_write_and_read(device->spi_desc,
//				       wrBuf,
//				       8);
	HAL_SPI_Transmit(SPI, wrBuf, 8, 100);
 800156a:	f107 010c 	add.w	r1, r7, #12
 800156e:	2364      	movs	r3, #100	@ 0x64
 8001570:	2208      	movs	r2, #8
 8001572:	4805      	ldr	r0, [pc, #20]	@ (8001588 <AD717X_Reset+0x44>)
 8001574:	f002 fe87 	bl	8004286 <HAL_SPI_Transmit>
	return ret;
 8001578:	697b      	ldr	r3, [r7, #20]
}
 800157a:	4618      	mov	r0, r3
 800157c:	3718      	adds	r7, #24
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	08008ec0 	.word	0x08008ec0
 8001588:	2000048c 	.word	0x2000048c

0800158c <ad717x_configure_device_odr>:
 * @return 0 in case of success, negative error code otherwise
 */
int32_t ad717x_configure_device_odr(ad717x_dev *dev,
				    uint8_t filtcon_id,
				    uint8_t odr_sel)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b084      	sub	sp, #16
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	460b      	mov	r3, r1
 8001596:	70fb      	strb	r3, [r7, #3]
 8001598:	4613      	mov	r3, r2
 800159a:	70bb      	strb	r3, [r7, #2]
	ad717x_st_reg *filtcon_reg;
	int32_t ret;

	/* Retrieve the FILTCON register */
	filtcon_reg = AD717X_GetReg(dev,
 800159c:	78fb      	ldrb	r3, [r7, #3]
 800159e:	3328      	adds	r3, #40	@ 0x28
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	4619      	mov	r1, r3
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	f7ff fefb 	bl	80013a0 <AD717X_GetReg>
 80015aa:	60f8      	str	r0, [r7, #12]
				    AD717X_FILTCON0_REG + filtcon_id);
	if (!filtcon_reg) {
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d101      	bne.n	80015b6 <ad717x_configure_device_odr+0x2a>
		return -EINVAL;
 80015b2:	4b11      	ldr	r3, [pc, #68]	@ (80015f8 <ad717x_configure_device_odr+0x6c>)
 80015b4:	e01b      	b.n	80015ee <ad717x_configure_device_odr+0x62>
	}

	/* Clear the ODR bits, configure the requested ODR */
	filtcon_reg->value &= ~(AD717x_ODR_MSK);
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	f023 021f 	bic.w	r2, r3, #31
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	605a      	str	r2, [r3, #4]
	filtcon_reg->value |= AD717X_FILT_CONF_REG_ODR(odr_sel);
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	685a      	ldr	r2, [r3, #4]
 80015c6:	78bb      	ldrb	r3, [r7, #2]
 80015c8:	f003 031f 	and.w	r3, r3, #31
 80015cc:	431a      	orrs	r2, r3
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	605a      	str	r2, [r3, #4]

	ret = AD717X_WriteRegister(dev, AD717X_FILTCON0_REG + filtcon_id);
 80015d2:	78fb      	ldrb	r3, [r7, #3]
 80015d4:	3328      	adds	r3, #40	@ 0x28
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	4619      	mov	r1, r3
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f7ff ff50 	bl	8001480 <AD717X_WriteRegister>
 80015e0:	60b8      	str	r0, [r7, #8]
	if (ret) {
 80015e2:	68bb      	ldr	r3, [r7, #8]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <ad717x_configure_device_odr+0x60>
		return ret;
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	e000      	b.n	80015ee <ad717x_configure_device_odr+0x62>
	}

	return 0;
 80015ec:	2300      	movs	r3, #0
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3710      	adds	r7, #16
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	ffffd929 	.word	0xffffd929

080015fc <AD717X_Init>:
*
* @return Returns 0 for success or negative error code.
*******************************************************************************/
int32_t AD717X_Init(ad717x_dev **device,
		    ad717x_init_param init_param)
{
 80015fc:	b084      	sub	sp, #16
 80015fe:	b580      	push	{r7, lr}
 8001600:	b086      	sub	sp, #24
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
 8001606:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800160a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	int32_t ret;
	ad717x_st_reg *preg;
	uint8_t setup_index;
	uint8_t ch_index;

	dev = (ad717x_dev *)malloc(sizeof(*dev));
 800160e:	20bc      	movs	r0, #188	@ 0xbc
 8001610:	f004 fd5e 	bl	80060d0 <malloc>
 8001614:	4603      	mov	r3, r0
 8001616:	613b      	str	r3, [r7, #16]
	if (!dev)
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d102      	bne.n	8001624 <AD717X_Init+0x28>
		return -1;
 800161e:	f04f 33ff 	mov.w	r3, #4294967295
 8001622:	e07d      	b.n	8001720 <AD717X_Init+0x124>

	dev->regs = init_param.regs;
 8001624:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	605a      	str	r2, [r3, #4]
	dev->num_regs = init_param.num_regs;
 800162a:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800162e:	693b      	ldr	r3, [r7, #16]
 8001630:	721a      	strb	r2, [r3, #8]
//	ret = no_os_spi_init(&dev->spi_desc, &init_param.spi_init);
//	if (ret < 0)
//		return ret;

	/*  Reset the device interface.*/
	ret = AD717X_Reset(dev);
 8001632:	6938      	ldr	r0, [r7, #16]
 8001634:	f7ff ff86 	bl	8001544 <AD717X_Reset>
 8001638:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	2b00      	cmp	r3, #0
 800163e:	da01      	bge.n	8001644 <AD717X_Init+0x48>
		return ret;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	e06d      	b.n	8001720 <AD717X_Init+0x124>

	/* Initialize ADC mode register. */
//	ret = AD717X_WriteRegister(dev, AD717X_ADCMODE_REG);
	if(ret < 0)
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	2b00      	cmp	r3, #0
 8001648:	da01      	bge.n	800164e <AD717X_Init+0x52>
		return ret;
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	e068      	b.n	8001720 <AD717X_Init+0x124>

	/* Initialize Interface mode register. */
//	ret = AD717X_WriteRegister(dev, AD717X_IFMODE_REG);
	if(ret < 0)
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	2b00      	cmp	r3, #0
 8001652:	da01      	bge.n	8001658 <AD717X_Init+0x5c>
		return ret;
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	e063      	b.n	8001720 <AD717X_Init+0x124>

	/* Get CRC State */
//	ret = AD717X_UpdateCRCSetting(dev);
	if(ret < 0)
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	2b00      	cmp	r3, #0
 800165c:	da01      	bge.n	8001662 <AD717X_Init+0x66>
		return ret;
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	e05e      	b.n	8001720 <AD717X_Init+0x124>

	/* Initialize registers AD717X_GPIOCON_REG through AD717X_OFFSET0_REG */
	preg = AD717X_GetReg(dev, AD717X_GPIOCON_REG);
 8001662:	2106      	movs	r1, #6
 8001664:	6938      	ldr	r0, [r7, #16]
 8001666:	f7ff fe9b 	bl	80013a0 <AD717X_GetReg>
 800166a:	60b8      	str	r0, [r7, #8]
	if (!preg)
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d102      	bne.n	8001678 <AD717X_Init+0x7c>
		return INVALID_VAL;
 8001672:	f04f 33ff 	mov.w	r3, #4294967295
 8001676:	e053      	b.n	8001720 <AD717X_Init+0x124>
//			break;
//		preg ++;
//	}

	/* Read ID register to identify the part */
	ret = AD717X_ReadRegister(dev, AD717X_ID_REG);
 8001678:	2107      	movs	r1, #7
 800167a:	6938      	ldr	r0, [r7, #16]
 800167c:	f7ff feca 	bl	8001414 <AD717X_ReadRegister>
 8001680:	60f8      	str	r0, [r7, #12]
	if(ret < 0)
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	2b00      	cmp	r3, #0
 8001686:	da01      	bge.n	800168c <AD717X_Init+0x90>
		return ret;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	e049      	b.n	8001720 <AD717X_Init+0x124>
	dev->active_device = init_param.active_device;
 800168c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	729a      	strb	r2, [r3, #10]
	dev->num_channels = init_param.num_channels;
 8001694:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	731a      	strb	r2, [r3, #12]

	for (setup_index = 0; setup_index < init_param.num_setups; setup_index++) {
 800169c:	2300      	movs	r3, #0
 800169e:	75fb      	strb	r3, [r7, #23]
 80016a0:	e016      	b.n	80016d0 <AD717X_Init+0xd4>
		/* Set Polarity */
//		ret = ad717x_set_polarity(dev, init_param.setups[setup_index].bi_unipolar,
//					  setup_index);
		if (ret < 0)
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	da01      	bge.n	80016ac <AD717X_Init+0xb0>
			return ret;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	e039      	b.n	8001720 <AD717X_Init+0x124>

		/* Select the reference source */
//		ret = ad717x_set_reference_source(dev,
//						  init_param.setups[setup_index].ref_source, setup_index);
		if (ret < 0)
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	da01      	bge.n	80016b6 <AD717X_Init+0xba>
			return ret;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	e034      	b.n	8001720 <AD717X_Init+0x124>
		/* Enable reference and input buffers */
//		ret = ad717x_enable_input_buffer(dev,
//						 init_param.setups[setup_index].input_buff,
//						 init_param.setups[setup_index].ref_buff,
//						 setup_index);
		if (ret < 0)
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	da01      	bge.n	80016c0 <AD717X_Init+0xc4>
			return ret;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	e02f      	b.n	8001720 <AD717X_Init+0x124>

//		ret = ad717x_configure_device_odr(dev, setup_index,
//						  init_param.filter_configuration[setup_index].odr);
		if (ret < 0)
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	da01      	bge.n	80016ca <AD717X_Init+0xce>
			return ret;
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	e02a      	b.n	8001720 <AD717X_Init+0x124>
	for (setup_index = 0; setup_index < init_param.num_setups; setup_index++) {
 80016ca:	7dfb      	ldrb	r3, [r7, #23]
 80016cc:	3301      	adds	r3, #1
 80016ce:	75fb      	strb	r3, [r7, #23]
 80016d0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80016d4:	7dfa      	ldrb	r2, [r7, #23]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d3e3      	bcc.n	80016a2 <AD717X_Init+0xa6>
	}

	/* Set Conversion Mode */
//	ret = ad717x_set_adc_mode(dev, init_param.mode);
	if (ret < 0)
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	da01      	bge.n	80016e4 <AD717X_Init+0xe8>
		return ret;
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	e01d      	b.n	8001720 <AD717X_Init+0x124>

	/*  Connect Analog Inputs, Assign Setup, Disable all channels */
	for (ch_index = 0; ch_index < init_param.num_channels; ch_index++) {
 80016e4:	2300      	movs	r3, #0
 80016e6:	75bb      	strb	r3, [r7, #22]
 80016e8:	e011      	b.n	800170e <AD717X_Init+0x112>
//		ret = ad717x_connect_analog_input(dev, ch_index,
//						  init_param.chan_map[ch_index].analog_inputs);
		if (ret < 0)
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	da01      	bge.n	80016f4 <AD717X_Init+0xf8>
			return ret;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	e015      	b.n	8001720 <AD717X_Init+0x124>

//		ret = ad717x_assign_setup(dev, ch_index,
//					  init_param.chan_map[ch_index].setup_sel);
		if (ret < 0)
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	da01      	bge.n	80016fe <AD717X_Init+0x102>
			return ret;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	e010      	b.n	8001720 <AD717X_Init+0x124>

//		ret = ad717x_set_channel_status(dev,ch_index,
//						init_param.chan_map[ch_index].channel_enable);
		if (ret < 0)
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	2b00      	cmp	r3, #0
 8001702:	da01      	bge.n	8001708 <AD717X_Init+0x10c>
			return ret;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	e00b      	b.n	8001720 <AD717X_Init+0x124>
	for (ch_index = 0; ch_index < init_param.num_channels; ch_index++) {
 8001708:	7dbb      	ldrb	r3, [r7, #22]
 800170a:	3301      	adds	r3, #1
 800170c:	75bb      	strb	r3, [r7, #22]
 800170e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001712:	7dba      	ldrb	r2, [r7, #22]
 8001714:	429a      	cmp	r2, r3
 8001716:	d3e8      	bcc.n	80016ea <AD717X_Init+0xee>
	}
	*device = dev;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	601a      	str	r2, [r3, #0]

	return ret;
 800171e:	68fb      	ldr	r3, [r7, #12]
}
 8001720:	4618      	mov	r0, r3
 8001722:	3718      	adds	r7, #24
 8001724:	46bd      	mov	sp, r7
 8001726:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800172a:	b004      	add	sp, #16
 800172c:	4770      	bx	lr
	...

08001730 <adc_to_buf>:
#include "ad717x.h"

void send_adc_data();

void adc_to_buf(uint32_t new_val)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
	adc_buff[adc_buff_idx++] = new_val;
 8001738:	4b0b      	ldr	r3, [pc, #44]	@ (8001768 <adc_to_buf+0x38>)
 800173a:	881b      	ldrh	r3, [r3, #0]
 800173c:	1c5a      	adds	r2, r3, #1
 800173e:	b291      	uxth	r1, r2
 8001740:	4a09      	ldr	r2, [pc, #36]	@ (8001768 <adc_to_buf+0x38>)
 8001742:	8011      	strh	r1, [r2, #0]
 8001744:	4619      	mov	r1, r3
 8001746:	4a09      	ldr	r2, [pc, #36]	@ (800176c <adc_to_buf+0x3c>)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	if(adc_buff_idx >= ADC_BUFFER_SIZE)
 800174e:	4b06      	ldr	r3, [pc, #24]	@ (8001768 <adc_to_buf+0x38>)
 8001750:	881b      	ldrh	r3, [r3, #0]
 8001752:	2b09      	cmp	r3, #9
 8001754:	d904      	bls.n	8001760 <adc_to_buf+0x30>
	{
		send_adc_data();
 8001756:	f000 f80b 	bl	8001770 <send_adc_data>
		adc_buff_idx = 0;
 800175a:	4b03      	ldr	r3, [pc, #12]	@ (8001768 <adc_to_buf+0x38>)
 800175c:	2200      	movs	r2, #0
 800175e:	801a      	strh	r2, [r3, #0]
	}
}
 8001760:	bf00      	nop
 8001762:	3708      	adds	r7, #8
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	200009fc 	.word	0x200009fc
 800176c:	200009d4 	.word	0x200009d4

08001770 <send_adc_data>:

void send_adc_data()
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(PC_UART, (uint8_t*)"{fb,", 4, 10);
 8001774:	230a      	movs	r3, #10
 8001776:	2204      	movs	r2, #4
 8001778:	4908      	ldr	r1, [pc, #32]	@ (800179c <send_adc_data+0x2c>)
 800177a:	4809      	ldr	r0, [pc, #36]	@ (80017a0 <send_adc_data+0x30>)
 800177c:	f003 fe5e 	bl	800543c <HAL_UART_Transmit>
	HAL_UART_Transmit(PC_UART, (uint8_t*)adc_buff, sizeof(uint32_t) * ADC_BUFFER_SIZE, 100);
 8001780:	2364      	movs	r3, #100	@ 0x64
 8001782:	2228      	movs	r2, #40	@ 0x28
 8001784:	4907      	ldr	r1, [pc, #28]	@ (80017a4 <send_adc_data+0x34>)
 8001786:	4806      	ldr	r0, [pc, #24]	@ (80017a0 <send_adc_data+0x30>)
 8001788:	f003 fe58 	bl	800543c <HAL_UART_Transmit>
	HAL_UART_Transmit(PC_UART, (uint8_t*)",end}\r\n", 7, 10);
 800178c:	230a      	movs	r3, #10
 800178e:	2207      	movs	r2, #7
 8001790:	4905      	ldr	r1, [pc, #20]	@ (80017a8 <send_adc_data+0x38>)
 8001792:	4803      	ldr	r0, [pc, #12]	@ (80017a0 <send_adc_data+0x30>)
 8001794:	f003 fe52 	bl	800543c <HAL_UART_Transmit>
}
 8001798:	bf00      	nop
 800179a:	bd80      	pop	{r7, pc}
 800179c:	08008ec8 	.word	0x08008ec8
 80017a0:	2000052c 	.word	0x2000052c
 80017a4:	200009d4 	.word	0x200009d4
 80017a8:	08008ed0 	.word	0x08008ed0

080017ac <check_command>:
extern struct spi_write spi_write_reg;

extern ad717x_dev *pad717x_dev;
//extern enum SPI_STATUS spi_status;
extern int check_command(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0

	if(strchr((char*)uart_buffer, ',') != NULL)
 80017b2:	212c      	movs	r1, #44	@ 0x2c
 80017b4:	481a      	ldr	r0, [pc, #104]	@ (8001820 <check_command+0x74>)
 80017b6:	f005 fb46 	bl	8006e46 <strchr>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d022      	beq.n	8001806 <check_command+0x5a>
	{
		char *command;
		char *endptr = strchr((char*)uart_buffer, ',');
 80017c0:	212c      	movs	r1, #44	@ 0x2c
 80017c2:	4817      	ldr	r0, [pc, #92]	@ (8001820 <check_command+0x74>)
 80017c4:	f005 fb3f 	bl	8006e46 <strchr>
 80017c8:	60f8      	str	r0, [r7, #12]
		int length = endptr - (char*)uart_buffer;
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	4a14      	ldr	r2, [pc, #80]	@ (8001820 <check_command+0x74>)
 80017ce:	1a9b      	subs	r3, r3, r2
 80017d0:	60bb      	str	r3, [r7, #8]
		command = (char*) malloc(length);
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	4618      	mov	r0, r3
 80017d6:	f004 fc7b 	bl	80060d0 <malloc>
 80017da:	4603      	mov	r3, r0
 80017dc:	607b      	str	r3, [r7, #4]
		strncpy(command, (char*) (uart_buffer+1), length);
 80017de:	4911      	ldr	r1, [pc, #68]	@ (8001824 <check_command+0x78>)
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	461a      	mov	r2, r3
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	f005 fb3b 	bl	8006e60 <strncpy>
		command[length-1] = '\0';
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	3b01      	subs	r3, #1
 80017ee:	687a      	ldr	r2, [r7, #4]
 80017f0:	4413      	add	r3, r2
 80017f2:	2200      	movs	r2, #0
 80017f4:	701a      	strb	r2, [r3, #0]
		handle_command(command);
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f000 f844 	bl	8001884 <handle_command>
		free(command);
 80017fc:	6878      	ldr	r0, [r7, #4]
 80017fe:	f004 fc6f 	bl	80060e0 <free>
		return 1;
 8001802:	2301      	movs	r3, #1
 8001804:	e008      	b.n	8001818 <check_command+0x6c>
	}
	else if(strlen((char*) uart_buffer) > 200){
 8001806:	4806      	ldr	r0, [pc, #24]	@ (8001820 <check_command+0x74>)
 8001808:	f7fe fd62 	bl	80002d0 <strlen>
 800180c:	4603      	mov	r3, r0
 800180e:	2bc8      	cmp	r3, #200	@ 0xc8
 8001810:	d901      	bls.n	8001816 <check_command+0x6a>
		reset_uart();
 8001812:	f000 f81d 	bl	8001850 <reset_uart>
	}
	return 0;
 8001816:	2300      	movs	r3, #0
}
 8001818:	4618      	mov	r0, r3
 800181a:	3710      	adds	r7, #16
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	200005d4 	.word	0x200005d4
 8001824:	200005d5 	.word	0x200005d5

08001828 <send_string>:

extern void send_string(const char *msg)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(PC_UART, (uint8_t *)msg, strlen(msg), 10);
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f7fe fd4d 	bl	80002d0 <strlen>
 8001836:	4603      	mov	r3, r0
 8001838:	b29a      	uxth	r2, r3
 800183a:	230a      	movs	r3, #10
 800183c:	6879      	ldr	r1, [r7, #4]
 800183e:	4803      	ldr	r0, [pc, #12]	@ (800184c <send_string+0x24>)
 8001840:	f003 fdfc 	bl	800543c <HAL_UART_Transmit>
}
 8001844:	bf00      	nop
 8001846:	3708      	adds	r7, #8
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	2000052c 	.word	0x2000052c

08001850 <reset_uart>:

extern void reset_uart(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
	strncpy((char*)uart_buffer, "", UART_BUFFER_SIZE);
 8001854:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001858:	4907      	ldr	r1, [pc, #28]	@ (8001878 <reset_uart+0x28>)
 800185a:	4808      	ldr	r0, [pc, #32]	@ (800187c <reset_uart+0x2c>)
 800185c:	f005 fb00 	bl	8006e60 <strncpy>
	HAL_UART_DMAStop(PC_UART);
 8001860:	4807      	ldr	r0, [pc, #28]	@ (8001880 <reset_uart+0x30>)
 8001862:	f003 fe9b 	bl	800559c <HAL_UART_DMAStop>
	HAL_UART_Receive_DMA(PC_UART, uart_buffer, UART_BUFFER_SIZE);
 8001866:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800186a:	4904      	ldr	r1, [pc, #16]	@ (800187c <reset_uart+0x2c>)
 800186c:	4804      	ldr	r0, [pc, #16]	@ (8001880 <reset_uart+0x30>)
 800186e:	f003 fe70 	bl	8005552 <HAL_UART_Receive_DMA>
}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	08008ed8 	.word	0x08008ed8
 800187c:	200005d4 	.word	0x200005d4
 8001880:	2000052c 	.word	0x2000052c

08001884 <handle_command>:


extern void handle_command(char* txt_in)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b090      	sub	sp, #64	@ 0x40
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
	char *command = txt_in;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	char *addr_str = (char*)uart_buffer + strlen(command) + 2;
 8001890:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001892:	f7fe fd1d 	bl	80002d0 <strlen>
 8001896:	4603      	mov	r3, r0
 8001898:	3302      	adds	r3, #2
 800189a:	4a67      	ldr	r2, [pc, #412]	@ (8001a38 <handle_command+0x1b4>)
 800189c:	4413      	add	r3, r2
 800189e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if(!strcmp(command, "get_id")){
 80018a0:	4966      	ldr	r1, [pc, #408]	@ (8001a3c <handle_command+0x1b8>)
 80018a2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80018a4:	f7fe fcb4 	bl	8000210 <strcmp>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d103      	bne.n	80018b6 <handle_command+0x32>
		spi_status = GETID;
 80018ae:	4b64      	ldr	r3, [pc, #400]	@ (8001a40 <handle_command+0x1bc>)
 80018b0:	2204      	movs	r2, #4
 80018b2:	701a      	strb	r2, [r3, #0]
 80018b4:	e0b4      	b.n	8001a20 <handle_command+0x19c>

	}
	else if(!strcmp(command, "getid"))
 80018b6:	4963      	ldr	r1, [pc, #396]	@ (8001a44 <handle_command+0x1c0>)
 80018b8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80018ba:	f7fe fca9 	bl	8000210 <strcmp>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d123      	bne.n	800190c <handle_command+0x88>
	{
		while(HAL_GPIO_ReadPin(DRY_GPIO_Port, DRY_Pin) == GPIO_PIN_SET);
 80018c4:	bf00      	nop
 80018c6:	2180      	movs	r1, #128	@ 0x80
 80018c8:	485f      	ldr	r0, [pc, #380]	@ (8001a48 <handle_command+0x1c4>)
 80018ca:	f001 fdd1 	bl	8003470 <HAL_GPIO_ReadPin>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d0f8      	beq.n	80018c6 <handle_command+0x42>
		ad717x_st_reg *pReg;
//		ad717x_dev *pad717x_dev1 = NULL;
		AD717X_ReadRegister(pad717x_dev, 0x07);
 80018d4:	4b5d      	ldr	r3, [pc, #372]	@ (8001a4c <handle_command+0x1c8>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	2107      	movs	r1, #7
 80018da:	4618      	mov	r0, r3
 80018dc:	f7ff fd9a 	bl	8001414 <AD717X_ReadRegister>
		pReg = AD717X_GetReg(pad717x_dev, 0x07);
 80018e0:	4b5a      	ldr	r3, [pc, #360]	@ (8001a4c <handle_command+0x1c8>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	2107      	movs	r1, #7
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7ff fd5a 	bl	80013a0 <AD717X_GetReg>
 80018ec:	61b8      	str	r0, [r7, #24]
		char hexString[9];  // Buffer to store "0x" + 4 hex digits + null terminator
		sprintf(hexString, "0x%04x\r\n", (unsigned int)pReg->value);  // Format as hex string with "0x" prefix
 80018ee:	69bb      	ldr	r3, [r7, #24]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	461a      	mov	r2, r3
 80018f4:	f107 030c 	add.w	r3, r7, #12
 80018f8:	4955      	ldr	r1, [pc, #340]	@ (8001a50 <handle_command+0x1cc>)
 80018fa:	4618      	mov	r0, r3
 80018fc:	f005 fa38 	bl	8006d70 <siprintf>
		send_string(hexString);
 8001900:	f107 030c 	add.w	r3, r7, #12
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff ff8f 	bl	8001828 <send_string>
 800190a:	e089      	b.n	8001a20 <handle_command+0x19c>
	}
	else if(!strcmp(command, "getreg"))
 800190c:	4951      	ldr	r1, [pc, #324]	@ (8001a54 <handle_command+0x1d0>)
 800190e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001910:	f7fe fc7e 	bl	8000210 <strcmp>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d115      	bne.n	8001946 <handle_command+0xc2>
	{
		if(strchr((char*)uart_buffer, '}') != NULL)
 800191a:	217d      	movs	r1, #125	@ 0x7d
 800191c:	4846      	ldr	r0, [pc, #280]	@ (8001a38 <handle_command+0x1b4>)
 800191e:	f005 fa92 	bl	8006e46 <strchr>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d07e      	beq.n	8001a26 <handle_command+0x1a2>
		{
			uint8_t addr = (uint8_t)strtoul(addr_str, NULL, 16);
 8001928:	2210      	movs	r2, #16
 800192a:	2100      	movs	r1, #0
 800192c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800192e:	f004 fcfb 	bl	8006328 <strtoul>
 8001932:	4603      	mov	r3, r0
 8001934:	77fb      	strb	r3, [r7, #31]
//				ad717x_dev *pad717x_dev1 = NULL;
//				ad717x_st_reg *pReg;
			AD717X_ReadRegister(pad717x_dev, addr);
 8001936:	4b45      	ldr	r3, [pc, #276]	@ (8001a4c <handle_command+0x1c8>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	7ffa      	ldrb	r2, [r7, #31]
 800193c:	4611      	mov	r1, r2
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff fd68 	bl	8001414 <AD717X_ReadRegister>
 8001944:	e06c      	b.n	8001a20 <handle_command+0x19c>
//				send_string(hexString);

		} else return;

	}
	else if(!strcmp(command, "writereg"))
 8001946:	4944      	ldr	r1, [pc, #272]	@ (8001a58 <handle_command+0x1d4>)
 8001948:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800194a:	f7fe fc61 	bl	8000210 <strcmp>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d13a      	bne.n	80019ca <handle_command+0x146>
	{
		char *endptr = strchr((char*)addr_str, ',');
 8001954:	212c      	movs	r1, #44	@ 0x2c
 8001956:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001958:	f005 fa75 	bl	8006e46 <strchr>
 800195c:	6378      	str	r0, [r7, #52]	@ 0x34
		int length = endptr - (char*)addr_str;
 800195e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	633b      	str	r3, [r7, #48]	@ 0x30
		char *value_str = (char*)addr_str + length + 1;
 8001966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001968:	3301      	adds	r3, #1
 800196a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800196c:	4413      	add	r3, r2
 800196e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if(strchr((char*)uart_buffer, '}') != NULL)
 8001970:	217d      	movs	r1, #125	@ 0x7d
 8001972:	4831      	ldr	r0, [pc, #196]	@ (8001a38 <handle_command+0x1b4>)
 8001974:	f005 fa67 	bl	8006e46 <strchr>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d055      	beq.n	8001a2a <handle_command+0x1a6>
		{
			uint8_t addr = (uint8_t)strtoul(addr_str, NULL, 16);
 800197e:	2210      	movs	r2, #16
 8001980:	2100      	movs	r1, #0
 8001982:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001984:	f004 fcd0 	bl	8006328 <strtoul>
 8001988:	4603      	mov	r3, r0
 800198a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			uint32_t value = (uint32_t)strtoul(value_str, NULL, 16);
 800198e:	2210      	movs	r2, #16
 8001990:	2100      	movs	r1, #0
 8001992:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001994:	f004 fcc8 	bl	8006328 <strtoul>
 8001998:	6278      	str	r0, [r7, #36]	@ 0x24

			ad717x_st_reg *pReg = AD717X_GetReg(pad717x_dev, addr);
 800199a:	4b2c      	ldr	r3, [pc, #176]	@ (8001a4c <handle_command+0x1c8>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80019a2:	4611      	mov	r1, r2
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff fcfb 	bl	80013a0 <AD717X_GetReg>
 80019aa:	6238      	str	r0, [r7, #32]
			pReg->value = value;
 80019ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019ae:	6a3b      	ldr	r3, [r7, #32]
 80019b0:	605a      	str	r2, [r3, #4]
			spi_write_reg.value = value;
 80019b2:	4a2a      	ldr	r2, [pc, #168]	@ (8001a5c <handle_command+0x1d8>)
 80019b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019b6:	6093      	str	r3, [r2, #8]
			AD717X_WriteRegister(pad717x_dev, addr);
 80019b8:	4b24      	ldr	r3, [pc, #144]	@ (8001a4c <handle_command+0x1c8>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80019c0:	4611      	mov	r1, r2
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7ff fd5c 	bl	8001480 <AD717X_WriteRegister>
 80019c8:	e02a      	b.n	8001a20 <handle_command+0x19c>
		} else return;
	}
	else if(!strcmp(command, "send"))
 80019ca:	4925      	ldr	r1, [pc, #148]	@ (8001a60 <handle_command+0x1dc>)
 80019cc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80019ce:	f7fe fc1f 	bl	8000210 <strcmp>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d11b      	bne.n	8001a10 <handle_command+0x18c>
	{
		if(strchr((char*)uart_buffer, '}') != NULL)
 80019d8:	217d      	movs	r1, #125	@ 0x7d
 80019da:	4817      	ldr	r0, [pc, #92]	@ (8001a38 <handle_command+0x1b4>)
 80019dc:	f005 fa33 	bl	8006e46 <strchr>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d023      	beq.n	8001a2e <handle_command+0x1aa>
		{
			if(spi_status != SENDING && adc_sm == ADC_IDLE)
 80019e6:	4b16      	ldr	r3, [pc, #88]	@ (8001a40 <handle_command+0x1bc>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	2b06      	cmp	r3, #6
 80019ee:	d00b      	beq.n	8001a08 <handle_command+0x184>
 80019f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001a64 <handle_command+0x1e0>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d106      	bne.n	8001a08 <handle_command+0x184>
			{
				spi_status = SENDING;
 80019fa:	4b11      	ldr	r3, [pc, #68]	@ (8001a40 <handle_command+0x1bc>)
 80019fc:	2206      	movs	r2, #6
 80019fe:	701a      	strb	r2, [r3, #0]
				adc_buff_idx = 0;
 8001a00:	4b19      	ldr	r3, [pc, #100]	@ (8001a68 <handle_command+0x1e4>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	801a      	strh	r2, [r3, #0]
 8001a06:	e00b      	b.n	8001a20 <handle_command+0x19c>
			}
			else
				spi_status = IDLE;
 8001a08:	4b0d      	ldr	r3, [pc, #52]	@ (8001a40 <handle_command+0x1bc>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	701a      	strb	r2, [r3, #0]
 8001a0e:	e007      	b.n	8001a20 <handle_command+0x19c>
		} else return;
	}
	else{
		send_string("{Unknown msg,end}\r\n");
 8001a10:	4816      	ldr	r0, [pc, #88]	@ (8001a6c <handle_command+0x1e8>)
 8001a12:	f7ff ff09 	bl	8001828 <send_string>
		send_string(command);
 8001a16:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001a18:	f7ff ff06 	bl	8001828 <send_string>
		reset_uart();
 8001a1c:	f7ff ff18 	bl	8001850 <reset_uart>
	}
	reset_uart();
 8001a20:	f7ff ff16 	bl	8001850 <reset_uart>
 8001a24:	e004      	b.n	8001a30 <handle_command+0x1ac>
		} else return;
 8001a26:	bf00      	nop
 8001a28:	e002      	b.n	8001a30 <handle_command+0x1ac>
		} else return;
 8001a2a:	bf00      	nop
 8001a2c:	e000      	b.n	8001a30 <handle_command+0x1ac>
		} else return;
 8001a2e:	bf00      	nop

}
 8001a30:	3740      	adds	r7, #64	@ 0x40
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	200005d4 	.word	0x200005d4
 8001a3c:	08008edc 	.word	0x08008edc
 8001a40:	20000a04 	.word	0x20000a04
 8001a44:	08008ee4 	.word	0x08008ee4
 8001a48:	40020800 	.word	0x40020800
 8001a4c:	20000a00 	.word	0x20000a00
 8001a50:	08008eec 	.word	0x08008eec
 8001a54:	08008ef8 	.word	0x08008ef8
 8001a58:	08008f00 	.word	0x08008f00
 8001a5c:	20000a10 	.word	0x20000a10
 8001a60:	08008f0c 	.word	0x08008f0c
 8001a64:	20000a05 	.word	0x20000a05
 8001a68:	200009fc 	.word	0x200009fc
 8001a6c:	08008f14 	.word	0x08008f14

08001a70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a76:	f000 fde5 	bl	8002644 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a7a:	f000 f88b 	bl	8001b94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a7e:	f000 f9c7 	bl	8001e10 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a82:	f000 f9a5 	bl	8001dd0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001a86:	f000 f979 	bl	8001d7c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001a8a:	f000 f8f5 	bl	8001c78 <MX_SPI1_Init>
  MX_TIM2_Init();
 8001a8e:	f000 f929 	bl	8001ce4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  ad717x_app_initialize();
 8001a92:	f000 fa3b 	bl	8001f0c <ad717x_app_initialize>

  ad717x_configure_device_odr(pad717x_dev, 0, sps_5);
 8001a96:	4b3a      	ldr	r3, [pc, #232]	@ (8001b80 <main+0x110>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	2214      	movs	r2, #20
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7ff fd74 	bl	800158c <ad717x_configure_device_odr>
  HAL_Delay(10);
 8001aa4:	200a      	movs	r0, #10
 8001aa6:	f000 fe39 	bl	800271c <HAL_Delay>
  ad717x_set_channel_status(pad717x_dev, 0, 1);
 8001aaa:	4b35      	ldr	r3, [pc, #212]	@ (8001b80 <main+0x110>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	2201      	movs	r2, #1
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7ff fa20 	bl	8000ef8 <ad717x_set_channel_status>
  HAL_Delay(10);
 8001ab8:	200a      	movs	r0, #10
 8001aba:	f000 fe2f 	bl	800271c <HAL_Delay>
  ad717x_set_adc_mode(pad717x_dev, CONTINUOUS);
 8001abe:	4b30      	ldr	r3, [pc, #192]	@ (8001b80 <main+0x110>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff fa5d 	bl	8000f84 <ad717x_set_adc_mode>

  union ad717x_analog_inputs AIN_0;
  AIN_0.analog_input_pairs = VIN0_VIN1;
 8001aca:	2301      	movs	r3, #1
 8001acc:	803b      	strh	r3, [r7, #0]
  HAL_Delay(10);
 8001ace:	200a      	movs	r0, #10
 8001ad0:	f000 fe24 	bl	800271c <HAL_Delay>
  ad717x_connect_analog_input(pad717x_dev, 0, AIN_0);
 8001ad4:	4b2a      	ldr	r3, [pc, #168]	@ (8001b80 <main+0x110>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	883a      	ldrh	r2, [r7, #0]
 8001ada:	2100      	movs	r1, #0
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7ff fa89 	bl	8000ff4 <ad717x_connect_analog_input>
  HAL_Delay(10);
 8001ae2:	200a      	movs	r0, #10
 8001ae4:	f000 fe1a 	bl	800271c <HAL_Delay>
  ad717x_assign_setup(pad717x_dev, 0, 0);
 8001ae8:	4b25      	ldr	r3, [pc, #148]	@ (8001b80 <main+0x110>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	2200      	movs	r2, #0
 8001aee:	2100      	movs	r1, #0
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7ff fb0b 	bl	800110c <ad717x_assign_setup>
  HAL_Delay(10);
 8001af6:	200a      	movs	r0, #10
 8001af8:	f000 fe10 	bl	800271c <HAL_Delay>
  ad717x_set_polarity(pad717x_dev, 1, 0);
 8001afc:	4b20      	ldr	r3, [pc, #128]	@ (8001b80 <main+0x110>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2200      	movs	r2, #0
 8001b02:	2101      	movs	r1, #1
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7ff fb45 	bl	8001194 <ad717x_set_polarity>
  HAL_Delay(10);
 8001b0a:	200a      	movs	r0, #10
 8001b0c:	f000 fe06 	bl	800271c <HAL_Delay>
  ad717x_set_reference_source(pad717x_dev, EXTERNAL_REF, 0);
 8001b10:	4b1b      	ldr	r3, [pc, #108]	@ (8001b80 <main+0x110>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	2200      	movs	r2, #0
 8001b16:	2100      	movs	r1, #0
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7ff fb7f 	bl	800121c <ad717x_set_reference_source>
  HAL_Delay(10);
 8001b1e:	200a      	movs	r0, #10
 8001b20:	f000 fdfc 	bl	800271c <HAL_Delay>

  HAL_Delay(10);
 8001b24:	200a      	movs	r0, #10
 8001b26:	f000 fdf9 	bl	800271c <HAL_Delay>
  ad717x_enable_input_buffer(pad717x_dev, 1, 0, 0);
 8001b2a:	4b15      	ldr	r3, [pc, #84]	@ (8001b80 <main+0x110>)
 8001b2c:	6818      	ldr	r0, [r3, #0]
 8001b2e:	2300      	movs	r3, #0
 8001b30:	2200      	movs	r2, #0
 8001b32:	2101      	movs	r1, #1
 8001b34:	f7ff fbd4 	bl	80012e0 <ad717x_enable_input_buffer>
  HAL_Delay(10);
 8001b38:	200a      	movs	r0, #10
 8001b3a:	f000 fdef 	bl	800271c <HAL_Delay>
  // Initial Message for PC:
  char *init_msg = "Welcome to Pourostad Project\r\n";
 8001b3e:	4b11      	ldr	r3, [pc, #68]	@ (8001b84 <main+0x114>)
 8001b40:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(PC_UART, (uint8_t*)init_msg, strlen(init_msg), 10);
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f7fe fbc4 	bl	80002d0 <strlen>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	b29a      	uxth	r2, r3
 8001b4c:	230a      	movs	r3, #10
 8001b4e:	6879      	ldr	r1, [r7, #4]
 8001b50:	480d      	ldr	r0, [pc, #52]	@ (8001b88 <main+0x118>)
 8001b52:	f003 fc73 	bl	800543c <HAL_UART_Transmit>
  HAL_UART_Receive_DMA(PC_UART, uart_buffer, UART_BUFFER_SIZE);
 8001b56:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b5a:	490c      	ldr	r1, [pc, #48]	@ (8001b8c <main+0x11c>)
 8001b5c:	480a      	ldr	r0, [pc, #40]	@ (8001b88 <main+0x118>)
 8001b5e:	f003 fcf8 	bl	8005552 <HAL_UART_Receive_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  htim2.Instance->CNT = 0;
 8001b62:	4b0b      	ldr	r3, [pc, #44]	@ (8001b90 <main+0x120>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	2200      	movs	r2, #0
 8001b68:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_Base_Start(&htim2);
 8001b6a:	4809      	ldr	r0, [pc, #36]	@ (8001b90 <main+0x120>)
 8001b6c:	f003 f924 	bl	8004db8 <HAL_TIM_Base_Start>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(uart_buffer[0]!='\0')
 8001b70:	4b06      	ldr	r3, [pc, #24]	@ (8001b8c <main+0x11c>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d0fb      	beq.n	8001b70 <main+0x100>
	  {
		  check_command();
 8001b78:	f7ff fe18 	bl	80017ac <check_command>
	  if(uart_buffer[0]!='\0')
 8001b7c:	e7f8      	b.n	8001b70 <main+0x100>
 8001b7e:	bf00      	nop
 8001b80:	20000a00 	.word	0x20000a00
 8001b84:	08008f28 	.word	0x08008f28
 8001b88:	2000052c 	.word	0x2000052c
 8001b8c:	200005d4 	.word	0x200005d4
 8001b90:	200004e4 	.word	0x200004e4

08001b94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b094      	sub	sp, #80	@ 0x50
 8001b98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b9a:	f107 031c 	add.w	r3, r7, #28
 8001b9e:	2234      	movs	r2, #52	@ 0x34
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f005 f947 	bl	8006e36 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ba8:	f107 0308 	add.w	r3, r7, #8
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	605a      	str	r2, [r3, #4]
 8001bb2:	609a      	str	r2, [r3, #8]
 8001bb4:	60da      	str	r2, [r3, #12]
 8001bb6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bb8:	2300      	movs	r3, #0
 8001bba:	607b      	str	r3, [r7, #4]
 8001bbc:	4b2c      	ldr	r3, [pc, #176]	@ (8001c70 <SystemClock_Config+0xdc>)
 8001bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc0:	4a2b      	ldr	r2, [pc, #172]	@ (8001c70 <SystemClock_Config+0xdc>)
 8001bc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bc6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bc8:	4b29      	ldr	r3, [pc, #164]	@ (8001c70 <SystemClock_Config+0xdc>)
 8001bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bd0:	607b      	str	r3, [r7, #4]
 8001bd2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	603b      	str	r3, [r7, #0]
 8001bd8:	4b26      	ldr	r3, [pc, #152]	@ (8001c74 <SystemClock_Config+0xe0>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a25      	ldr	r2, [pc, #148]	@ (8001c74 <SystemClock_Config+0xe0>)
 8001bde:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001be2:	6013      	str	r3, [r2, #0]
 8001be4:	4b23      	ldr	r3, [pc, #140]	@ (8001c74 <SystemClock_Config+0xe0>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001bec:	603b      	str	r3, [r7, #0]
 8001bee:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001bf4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001bf8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bfa:	2302      	movs	r3, #2
 8001bfc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001bfe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001c02:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001c04:	2304      	movs	r3, #4
 8001c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001c08:	23b4      	movs	r3, #180	@ 0xb4
 8001c0a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8001c10:	2306      	movs	r3, #6
 8001c12:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001c14:	2302      	movs	r3, #2
 8001c16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c18:	f107 031c 	add.w	r3, r7, #28
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f002 f80b 	bl	8003c38 <HAL_RCC_OscConfig>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001c28:	f000 faae 	bl	8002188 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001c2c:	f001 fc6a 	bl	8003504 <HAL_PWREx_EnableOverDrive>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001c36:	f000 faa7 	bl	8002188 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c3a:	230f      	movs	r3, #15
 8001c3c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c3e:	2302      	movs	r3, #2
 8001c40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c42:	2300      	movs	r3, #0
 8001c44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001c46:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001c4a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001c4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c50:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001c52:	f107 0308 	add.w	r3, r7, #8
 8001c56:	2105      	movs	r1, #5
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f001 fca3 	bl	80035a4 <HAL_RCC_ClockConfig>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001c64:	f000 fa90 	bl	8002188 <Error_Handler>
  }
}
 8001c68:	bf00      	nop
 8001c6a:	3750      	adds	r7, #80	@ 0x50
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	40023800 	.word	0x40023800
 8001c74:	40007000 	.word	0x40007000

08001c78 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001c7c:	4b17      	ldr	r3, [pc, #92]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001c7e:	4a18      	ldr	r2, [pc, #96]	@ (8001ce0 <MX_SPI1_Init+0x68>)
 8001c80:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c82:	4b16      	ldr	r3, [pc, #88]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001c84:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c88:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c8a:	4b14      	ldr	r3, [pc, #80]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c90:	4b12      	ldr	r3, [pc, #72]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001c96:	4b11      	ldr	r3, [pc, #68]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001c98:	2202      	movs	r2, #2
 8001c9a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001c9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ca2:	4b0e      	ldr	r3, [pc, #56]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001ca4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ca8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001caa:	4b0c      	ldr	r3, [pc, #48]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001cac:	2228      	movs	r2, #40	@ 0x28
 8001cae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cb0:	4b0a      	ldr	r3, [pc, #40]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cb6:	4b09      	ldr	r3, [pc, #36]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cbc:	4b07      	ldr	r3, [pc, #28]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001cc2:	4b06      	ldr	r3, [pc, #24]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001cc4:	220a      	movs	r2, #10
 8001cc6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001cc8:	4804      	ldr	r0, [pc, #16]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001cca:	f002 fa53 	bl	8004174 <HAL_SPI_Init>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001cd4:	f000 fa58 	bl	8002188 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001cd8:	bf00      	nop
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	2000048c 	.word	0x2000048c
 8001ce0:	40013000 	.word	0x40013000

08001ce4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b086      	sub	sp, #24
 8001ce8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cea:	f107 0308 	add.w	r3, r7, #8
 8001cee:	2200      	movs	r2, #0
 8001cf0:	601a      	str	r2, [r3, #0]
 8001cf2:	605a      	str	r2, [r3, #4]
 8001cf4:	609a      	str	r2, [r3, #8]
 8001cf6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cf8:	463b      	mov	r3, r7
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	601a      	str	r2, [r3, #0]
 8001cfe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d00:	4b1d      	ldr	r3, [pc, #116]	@ (8001d78 <MX_TIM2_Init+0x94>)
 8001d02:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d06:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 8001d08:	4b1b      	ldr	r3, [pc, #108]	@ (8001d78 <MX_TIM2_Init+0x94>)
 8001d0a:	2259      	movs	r2, #89	@ 0x59
 8001d0c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d0e:	4b1a      	ldr	r3, [pc, #104]	@ (8001d78 <MX_TIM2_Init+0x94>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001d14:	4b18      	ldr	r3, [pc, #96]	@ (8001d78 <MX_TIM2_Init+0x94>)
 8001d16:	f04f 32ff 	mov.w	r2, #4294967295
 8001d1a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d1c:	4b16      	ldr	r3, [pc, #88]	@ (8001d78 <MX_TIM2_Init+0x94>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d22:	4b15      	ldr	r3, [pc, #84]	@ (8001d78 <MX_TIM2_Init+0x94>)
 8001d24:	2280      	movs	r2, #128	@ 0x80
 8001d26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d28:	4813      	ldr	r0, [pc, #76]	@ (8001d78 <MX_TIM2_Init+0x94>)
 8001d2a:	f002 fff5 	bl	8004d18 <HAL_TIM_Base_Init>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d001      	beq.n	8001d38 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001d34:	f000 fa28 	bl	8002188 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d3c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d3e:	f107 0308 	add.w	r3, r7, #8
 8001d42:	4619      	mov	r1, r3
 8001d44:	480c      	ldr	r0, [pc, #48]	@ (8001d78 <MX_TIM2_Init+0x94>)
 8001d46:	f003 f89f 	bl	8004e88 <HAL_TIM_ConfigClockSource>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001d50:	f000 fa1a 	bl	8002188 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d54:	2300      	movs	r3, #0
 8001d56:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d5c:	463b      	mov	r3, r7
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4805      	ldr	r0, [pc, #20]	@ (8001d78 <MX_TIM2_Init+0x94>)
 8001d62:	f003 fa9f 	bl	80052a4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001d6c:	f000 fa0c 	bl	8002188 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d70:	bf00      	nop
 8001d72:	3718      	adds	r7, #24
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	200004e4 	.word	0x200004e4

08001d7c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d80:	4b11      	ldr	r3, [pc, #68]	@ (8001dc8 <MX_USART2_UART_Init+0x4c>)
 8001d82:	4a12      	ldr	r2, [pc, #72]	@ (8001dcc <MX_USART2_UART_Init+0x50>)
 8001d84:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 8001d86:	4b10      	ldr	r3, [pc, #64]	@ (8001dc8 <MX_USART2_UART_Init+0x4c>)
 8001d88:	f44f 3261 	mov.w	r2, #230400	@ 0x38400
 8001d8c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc8 <MX_USART2_UART_Init+0x4c>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d94:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc8 <MX_USART2_UART_Init+0x4c>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d9a:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc8 <MX_USART2_UART_Init+0x4c>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001da0:	4b09      	ldr	r3, [pc, #36]	@ (8001dc8 <MX_USART2_UART_Init+0x4c>)
 8001da2:	220c      	movs	r2, #12
 8001da4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001da6:	4b08      	ldr	r3, [pc, #32]	@ (8001dc8 <MX_USART2_UART_Init+0x4c>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dac:	4b06      	ldr	r3, [pc, #24]	@ (8001dc8 <MX_USART2_UART_Init+0x4c>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001db2:	4805      	ldr	r0, [pc, #20]	@ (8001dc8 <MX_USART2_UART_Init+0x4c>)
 8001db4:	f003 faf2 	bl	800539c <HAL_UART_Init>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001dbe:	f000 f9e3 	bl	8002188 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001dc2:	bf00      	nop
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	2000052c 	.word	0x2000052c
 8001dcc:	40004400 	.word	0x40004400

08001dd0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	607b      	str	r3, [r7, #4]
 8001dda:	4b0c      	ldr	r3, [pc, #48]	@ (8001e0c <MX_DMA_Init+0x3c>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dde:	4a0b      	ldr	r2, [pc, #44]	@ (8001e0c <MX_DMA_Init+0x3c>)
 8001de0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001de4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001de6:	4b09      	ldr	r3, [pc, #36]	@ (8001e0c <MX_DMA_Init+0x3c>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dee:	607b      	str	r3, [r7, #4]
 8001df0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001df2:	2200      	movs	r2, #0
 8001df4:	2100      	movs	r1, #0
 8001df6:	2010      	movs	r0, #16
 8001df8:	f000 fd8f 	bl	800291a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001dfc:	2010      	movs	r0, #16
 8001dfe:	f000 fda8 	bl	8002952 <HAL_NVIC_EnableIRQ>

}
 8001e02:	bf00      	nop
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	40023800 	.word	0x40023800

08001e10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b08a      	sub	sp, #40	@ 0x28
 8001e14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e16:	f107 0314 	add.w	r3, r7, #20
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	601a      	str	r2, [r3, #0]
 8001e1e:	605a      	str	r2, [r3, #4]
 8001e20:	609a      	str	r2, [r3, #8]
 8001e22:	60da      	str	r2, [r3, #12]
 8001e24:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e26:	2300      	movs	r3, #0
 8001e28:	613b      	str	r3, [r7, #16]
 8001e2a:	4b35      	ldr	r3, [pc, #212]	@ (8001f00 <MX_GPIO_Init+0xf0>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2e:	4a34      	ldr	r2, [pc, #208]	@ (8001f00 <MX_GPIO_Init+0xf0>)
 8001e30:	f043 0304 	orr.w	r3, r3, #4
 8001e34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e36:	4b32      	ldr	r3, [pc, #200]	@ (8001f00 <MX_GPIO_Init+0xf0>)
 8001e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3a:	f003 0304 	and.w	r3, r3, #4
 8001e3e:	613b      	str	r3, [r7, #16]
 8001e40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e42:	2300      	movs	r3, #0
 8001e44:	60fb      	str	r3, [r7, #12]
 8001e46:	4b2e      	ldr	r3, [pc, #184]	@ (8001f00 <MX_GPIO_Init+0xf0>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4a:	4a2d      	ldr	r2, [pc, #180]	@ (8001f00 <MX_GPIO_Init+0xf0>)
 8001e4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e52:	4b2b      	ldr	r3, [pc, #172]	@ (8001f00 <MX_GPIO_Init+0xf0>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e5e:	2300      	movs	r3, #0
 8001e60:	60bb      	str	r3, [r7, #8]
 8001e62:	4b27      	ldr	r3, [pc, #156]	@ (8001f00 <MX_GPIO_Init+0xf0>)
 8001e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e66:	4a26      	ldr	r2, [pc, #152]	@ (8001f00 <MX_GPIO_Init+0xf0>)
 8001e68:	f043 0301 	orr.w	r3, r3, #1
 8001e6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e6e:	4b24      	ldr	r3, [pc, #144]	@ (8001f00 <MX_GPIO_Init+0xf0>)
 8001e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e72:	f003 0301 	and.w	r3, r3, #1
 8001e76:	60bb      	str	r3, [r7, #8]
 8001e78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	607b      	str	r3, [r7, #4]
 8001e7e:	4b20      	ldr	r3, [pc, #128]	@ (8001f00 <MX_GPIO_Init+0xf0>)
 8001e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e82:	4a1f      	ldr	r2, [pc, #124]	@ (8001f00 <MX_GPIO_Init+0xf0>)
 8001e84:	f043 0302 	orr.w	r3, r3, #2
 8001e88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e8a:	4b1d      	ldr	r3, [pc, #116]	@ (8001f00 <MX_GPIO_Init+0xf0>)
 8001e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e8e:	f003 0302 	and.w	r3, r3, #2
 8001e92:	607b      	str	r3, [r7, #4]
 8001e94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8001e96:	2200      	movs	r2, #0
 8001e98:	2140      	movs	r1, #64	@ 0x40
 8001e9a:	481a      	ldr	r0, [pc, #104]	@ (8001f04 <MX_GPIO_Init+0xf4>)
 8001e9c:	f001 fb00 	bl	80034a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : B1_Pin DRY_Pin */
  GPIO_InitStruct.Pin = B1_Pin|DRY_Pin;
 8001ea0:	f44f 5302 	mov.w	r3, #8320	@ 0x2080
 8001ea4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ea6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001eaa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eac:	2300      	movs	r3, #0
 8001eae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001eb0:	f107 0314 	add.w	r3, r7, #20
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	4814      	ldr	r0, [pc, #80]	@ (8001f08 <MX_GPIO_Init+0xf8>)
 8001eb8:	f001 f946 	bl	8003148 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8001ebc:	2340      	movs	r3, #64	@ 0x40
 8001ebe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001ecc:	f107 0314 	add.w	r3, r7, #20
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	480c      	ldr	r0, [pc, #48]	@ (8001f04 <MX_GPIO_Init+0xf4>)
 8001ed4:	f001 f938 	bl	8003148 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001ed8:	2200      	movs	r2, #0
 8001eda:	2100      	movs	r1, #0
 8001edc:	2017      	movs	r0, #23
 8001ede:	f000 fd1c 	bl	800291a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001ee2:	2017      	movs	r0, #23
 8001ee4:	f000 fd35 	bl	8002952 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001ee8:	2200      	movs	r2, #0
 8001eea:	2100      	movs	r1, #0
 8001eec:	2028      	movs	r0, #40	@ 0x28
 8001eee:	f000 fd14 	bl	800291a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001ef2:	2028      	movs	r0, #40	@ 0x28
 8001ef4:	f000 fd2d 	bl	8002952 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ef8:	bf00      	nop
 8001efa:	3728      	adds	r7, #40	@ 0x28
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	40023800 	.word	0x40023800
 8001f04:	40020400 	.word	0x40020400
 8001f08:	40020800 	.word	0x40020800

08001f0c <ad717x_app_initialize>:

/* USER CODE BEGIN 4 */
int32_t ad717x_app_initialize(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b0dc      	sub	sp, #368	@ 0x170
 8001f10:	af2c      	add	r7, sp, #176	@ 0xb0
	// Used to create the ad717x device
	ad717x_init_param ad717x_init = {
 8001f12:	1d3b      	adds	r3, r7, #4
 8001f14:	22bc      	movs	r2, #188	@ 0xbc
 8001f16:	2100      	movs	r1, #0
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f004 ff8c 	bl	8006e36 <memset>
 8001f1e:	4b0f      	ldr	r3, [pc, #60]	@ (8001f5c <ad717x_app_initialize+0x50>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	60bb      	str	r3, [r7, #8]
 8001f24:	4b0e      	ldr	r3, [pc, #56]	@ (8001f60 <ad717x_app_initialize+0x54>)
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	733b      	strb	r3, [r7, #12]
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	737b      	strb	r3, [r7, #13]
 8001f2e:	2301      	movs	r3, #1
 8001f30:	73bb      	strb	r3, [r7, #14]
 8001f32:	2310      	movs	r3, #16
 8001f34:	73fb      	strb	r3, [r7, #15]
 8001f36:	2308      	movs	r3, #8
 8001f38:	743b      	strb	r3, [r7, #16]
		8,						// Setup Number

	};

	// Initialze the device
	return (AD717X_Init(&pad717x_dev, ad717x_init));
 8001f3a:	4668      	mov	r0, sp
 8001f3c:	f107 0310 	add.w	r3, r7, #16
 8001f40:	22b0      	movs	r2, #176	@ 0xb0
 8001f42:	4619      	mov	r1, r3
 8001f44:	f005 f827 	bl	8006f96 <memcpy>
 8001f48:	1d3b      	adds	r3, r7, #4
 8001f4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f4c:	4805      	ldr	r0, [pc, #20]	@ (8001f64 <ad717x_app_initialize+0x58>)
 8001f4e:	f7ff fb55 	bl	80015fc <AD717X_Init>
 8001f52:	4603      	mov	r3, r0
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	37c0      	adds	r7, #192	@ 0xc0
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	20000294 	.word	0x20000294
 8001f60:	20000298 	.word	0x20000298
 8001f64:	20000a00 	.word	0x20000a00

08001f68 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b094      	sub	sp, #80	@ 0x50
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	4603      	mov	r3, r0
 8001f70:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == DRY_Pin) {
 8001f72:	88fb      	ldrh	r3, [r7, #6]
 8001f74:	2b80      	cmp	r3, #128	@ 0x80
 8001f76:	f040 80ee 	bne.w	8002156 <HAL_GPIO_EXTI_Callback+0x1ee>
	  if(spi_status == READING)
 8001f7a:	4b79      	ldr	r3, [pc, #484]	@ (8002160 <HAL_GPIO_EXTI_Callback+0x1f8>)
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	2b02      	cmp	r3, #2
 8001f82:	d17d      	bne.n	8002080 <HAL_GPIO_EXTI_Callback+0x118>
	  {
			ad717x_st_reg *pReg = (ad717x_st_reg*)spi_read_reg.pReg;
 8001f84:	4b77      	ldr	r3, [pc, #476]	@ (8002164 <HAL_GPIO_EXTI_Callback+0x1fc>)
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	643b      	str	r3, [r7, #64]	@ 0x40
			uint8_t Rx[8] = {0};
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f8e:	2300      	movs	r3, #0
 8001f90:	63bb      	str	r3, [r7, #56]	@ 0x38
			HAL_SPI_Transmit(SPI, &spi_read_reg.Tx, 1, 100);
 8001f92:	2364      	movs	r3, #100	@ 0x64
 8001f94:	2201      	movs	r2, #1
 8001f96:	4973      	ldr	r1, [pc, #460]	@ (8002164 <HAL_GPIO_EXTI_Callback+0x1fc>)
 8001f98:	4873      	ldr	r0, [pc, #460]	@ (8002168 <HAL_GPIO_EXTI_Callback+0x200>)
 8001f9a:	f002 f974 	bl	8004286 <HAL_SPI_Transmit>

			HAL_SPI_Receive(SPI, Rx, pReg->size, 100);
 8001f9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	b29a      	uxth	r2, r3
 8001fa4:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8001fa8:	2364      	movs	r3, #100	@ 0x64
 8001faa:	486f      	ldr	r0, [pc, #444]	@ (8002168 <HAL_GPIO_EXTI_Callback+0x200>)
 8001fac:	f002 faaf 	bl	800450e <HAL_SPI_Receive>


			pReg->value = 0;
 8001fb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	605a      	str	r2, [r3, #4]
			for(int i = 0; i < pReg->size; i++) {
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001fba:	e011      	b.n	8001fe0 <HAL_GPIO_EXTI_Callback+0x78>
				pReg->value <<= 8;
 8001fbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	021a      	lsls	r2, r3, #8
 8001fc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fc4:	605a      	str	r2, [r3, #4]
				pReg->value += Rx[i];
 8001fc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8001fce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001fd0:	440a      	add	r2, r1
 8001fd2:	7812      	ldrb	r2, [r2, #0]
 8001fd4:	441a      	add	r2, r3
 8001fd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fd8:	605a      	str	r2, [r3, #4]
			for(int i = 0; i < pReg->size; i++) {
 8001fda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001fdc:	3301      	adds	r3, #1
 8001fde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001fe0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	dbe8      	blt.n	8001fbc <HAL_GPIO_EXTI_Callback+0x54>
			}
		  	spi_status = IDLE;
 8001fea:	4b5d      	ldr	r3, [pc, #372]	@ (8002160 <HAL_GPIO_EXTI_Callback+0x1f8>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	701a      	strb	r2, [r3, #0]
		  	if(pReg->addr == 0x04) //if it is read reg
 8001ff0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2b04      	cmp	r3, #4
 8001ff6:	d134      	bne.n	8002062 <HAL_GPIO_EXTI_Callback+0xfa>
		  	{

		  		if(adc_sm == ADC_IDLE)
 8001ff8:	4b5c      	ldr	r3, [pc, #368]	@ (800216c <HAL_GPIO_EXTI_Callback+0x204>)
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d123      	bne.n	800204a <HAL_GPIO_EXTI_Callback+0xe2>
		  		{
		  			float data = (((float) pReg->value / (1<<23))-1) * 25;
 8002002:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	ee07 3a90 	vmov	s15, r3
 800200a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800200e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002170 <HAL_GPIO_EXTI_Callback+0x208>
 8002012:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002016:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800201a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800201e:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8002022:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002026:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
					char hexString[12];
					sprintf(hexString, "%.4f\r\n", data);
 800202a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800202c:	f7fe fabc 	bl	80005a8 <__aeabi_f2d>
 8002030:	4602      	mov	r2, r0
 8002032:	460b      	mov	r3, r1
 8002034:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8002038:	494e      	ldr	r1, [pc, #312]	@ (8002174 <HAL_GPIO_EXTI_Callback+0x20c>)
 800203a:	f004 fe99 	bl	8006d70 <siprintf>
					send_string(hexString);
 800203e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002042:	4618      	mov	r0, r3
 8002044:	f7ff fbf0 	bl	8001828 <send_string>
//		  send_string(hexString);
	  }
  } else {
      __NOP();
  }
}
 8002048:	e086      	b.n	8002158 <HAL_GPIO_EXTI_Callback+0x1f0>
		  			adc_to_buf(pReg->value);
 800204a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	4618      	mov	r0, r3
 8002050:	f7ff fb6e 	bl	8001730 <adc_to_buf>
		  			adc_sm = ADC_IDLE;
 8002054:	4b45      	ldr	r3, [pc, #276]	@ (800216c <HAL_GPIO_EXTI_Callback+0x204>)
 8002056:	2200      	movs	r2, #0
 8002058:	701a      	strb	r2, [r3, #0]
		  			spi_status = SENDING;
 800205a:	4b41      	ldr	r3, [pc, #260]	@ (8002160 <HAL_GPIO_EXTI_Callback+0x1f8>)
 800205c:	2206      	movs	r2, #6
 800205e:	701a      	strb	r2, [r3, #0]
}
 8002060:	e07a      	b.n	8002158 <HAL_GPIO_EXTI_Callback+0x1f0>
				sprintf(hexString, "0x%04x\r\n", (unsigned int)pReg->value);  // Format as hex string with "0x" prefix
 8002062:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	461a      	mov	r2, r3
 8002068:	f107 031c 	add.w	r3, r7, #28
 800206c:	4942      	ldr	r1, [pc, #264]	@ (8002178 <HAL_GPIO_EXTI_Callback+0x210>)
 800206e:	4618      	mov	r0, r3
 8002070:	f004 fe7e 	bl	8006d70 <siprintf>
				send_string(hexString);
 8002074:	f107 031c 	add.w	r3, r7, #28
 8002078:	4618      	mov	r0, r3
 800207a:	f7ff fbd5 	bl	8001828 <send_string>
}
 800207e:	e06b      	b.n	8002158 <HAL_GPIO_EXTI_Callback+0x1f0>
	  else if(spi_status == WRITING)
 8002080:	4b37      	ldr	r3, [pc, #220]	@ (8002160 <HAL_GPIO_EXTI_Callback+0x1f8>)
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	b2db      	uxtb	r3, r3
 8002086:	2b03      	cmp	r3, #3
 8002088:	d11c      	bne.n	80020c4 <HAL_GPIO_EXTI_Callback+0x15c>
		  ad717x_st_reg *pReg = (ad717x_st_reg*)spi_write_reg.pReg;
 800208a:	4b3c      	ldr	r3, [pc, #240]	@ (800217c <HAL_GPIO_EXTI_Callback+0x214>)
 800208c:	68db      	ldr	r3, [r3, #12]
 800208e:	647b      	str	r3, [r7, #68]	@ 0x44
		  HAL_SPI_Transmit(SPI, spi_write_reg.Tx, pReg->size + 1, 100);
 8002090:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	b29b      	uxth	r3, r3
 8002096:	3301      	adds	r3, #1
 8002098:	b29a      	uxth	r2, r3
 800209a:	2364      	movs	r3, #100	@ 0x64
 800209c:	4937      	ldr	r1, [pc, #220]	@ (800217c <HAL_GPIO_EXTI_Callback+0x214>)
 800209e:	4832      	ldr	r0, [pc, #200]	@ (8002168 <HAL_GPIO_EXTI_Callback+0x200>)
 80020a0:	f002 f8f1 	bl	8004286 <HAL_SPI_Transmit>
		  send_string("write done\r\n");
 80020a4:	4836      	ldr	r0, [pc, #216]	@ (8002180 <HAL_GPIO_EXTI_Callback+0x218>)
 80020a6:	f7ff fbbf 	bl	8001828 <send_string>
		  spi_status = IDLE;
 80020aa:	4b2d      	ldr	r3, [pc, #180]	@ (8002160 <HAL_GPIO_EXTI_Callback+0x1f8>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	701a      	strb	r2, [r3, #0]
		  AD717X_ReadRegister(pad717x_dev, pReg->addr);
 80020b0:	4b34      	ldr	r3, [pc, #208]	@ (8002184 <HAL_GPIO_EXTI_Callback+0x21c>)
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	4619      	mov	r1, r3
 80020bc:	4610      	mov	r0, r2
 80020be:	f7ff f9a9 	bl	8001414 <AD717X_ReadRegister>
}
 80020c2:	e049      	b.n	8002158 <HAL_GPIO_EXTI_Callback+0x1f0>
	  else if(spi_status == TRIGGER)
 80020c4:	4b26      	ldr	r3, [pc, #152]	@ (8002160 <HAL_GPIO_EXTI_Callback+0x1f8>)
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d103      	bne.n	80020d6 <HAL_GPIO_EXTI_Callback+0x16e>
		spi_status = READING;
 80020ce:	4b24      	ldr	r3, [pc, #144]	@ (8002160 <HAL_GPIO_EXTI_Callback+0x1f8>)
 80020d0:	2202      	movs	r2, #2
 80020d2:	701a      	strb	r2, [r3, #0]
}
 80020d4:	e040      	b.n	8002158 <HAL_GPIO_EXTI_Callback+0x1f0>
	  else if (spi_status == GETID)
 80020d6:	4b22      	ldr	r3, [pc, #136]	@ (8002160 <HAL_GPIO_EXTI_Callback+0x1f8>)
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	2b04      	cmp	r3, #4
 80020de:	d12b      	bne.n	8002138 <HAL_GPIO_EXTI_Callback+0x1d0>
		uint8_t Tx = 0x47;
 80020e0:	2347      	movs	r3, #71	@ 0x47
 80020e2:	76fb      	strb	r3, [r7, #27]
		uint8_t Rx[2] = {0};
 80020e4:	2300      	movs	r3, #0
 80020e6:	833b      	strh	r3, [r7, #24]
		HAL_SPI_Transmit(SPI, &Tx, 1, 10);
 80020e8:	f107 011b 	add.w	r1, r7, #27
 80020ec:	230a      	movs	r3, #10
 80020ee:	2201      	movs	r2, #1
 80020f0:	481d      	ldr	r0, [pc, #116]	@ (8002168 <HAL_GPIO_EXTI_Callback+0x200>)
 80020f2:	f002 f8c8 	bl	8004286 <HAL_SPI_Transmit>
		HAL_SPI_Receive(SPI, Rx, 2, 100);
 80020f6:	f107 0118 	add.w	r1, r7, #24
 80020fa:	2364      	movs	r3, #100	@ 0x64
 80020fc:	2202      	movs	r2, #2
 80020fe:	481a      	ldr	r0, [pc, #104]	@ (8002168 <HAL_GPIO_EXTI_Callback+0x200>)
 8002100:	f002 fa05 	bl	800450e <HAL_SPI_Receive>
		uint16_t receivedData = (Rx[0] << 8) | Rx[1];
 8002104:	7e3b      	ldrb	r3, [r7, #24]
 8002106:	021b      	lsls	r3, r3, #8
 8002108:	b21a      	sxth	r2, r3
 800210a:	7e7b      	ldrb	r3, [r7, #25]
 800210c:	b21b      	sxth	r3, r3
 800210e:	4313      	orrs	r3, r2
 8002110:	b21b      	sxth	r3, r3
 8002112:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
		sprintf(hexString, "0x%04x\r\n", receivedData);  // Format as hex string with "0x" prefix
 8002116:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 800211a:	f107 030c 	add.w	r3, r7, #12
 800211e:	4916      	ldr	r1, [pc, #88]	@ (8002178 <HAL_GPIO_EXTI_Callback+0x210>)
 8002120:	4618      	mov	r0, r3
 8002122:	f004 fe25 	bl	8006d70 <siprintf>
		send_string(hexString);
 8002126:	f107 030c 	add.w	r3, r7, #12
 800212a:	4618      	mov	r0, r3
 800212c:	f7ff fb7c 	bl	8001828 <send_string>
		spi_status = IDLE;
 8002130:	4b0b      	ldr	r3, [pc, #44]	@ (8002160 <HAL_GPIO_EXTI_Callback+0x1f8>)
 8002132:	2200      	movs	r2, #0
 8002134:	701a      	strb	r2, [r3, #0]
}
 8002136:	e00f      	b.n	8002158 <HAL_GPIO_EXTI_Callback+0x1f0>
	  else if(spi_status == SENDING)
 8002138:	4b09      	ldr	r3, [pc, #36]	@ (8002160 <HAL_GPIO_EXTI_Callback+0x1f8>)
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	b2db      	uxtb	r3, r3
 800213e:	2b06      	cmp	r3, #6
 8002140:	d10a      	bne.n	8002158 <HAL_GPIO_EXTI_Callback+0x1f0>
		  adc_sm = ADC_READING;
 8002142:	4b0a      	ldr	r3, [pc, #40]	@ (800216c <HAL_GPIO_EXTI_Callback+0x204>)
 8002144:	2201      	movs	r2, #1
 8002146:	701a      	strb	r2, [r3, #0]
		  AD717X_ReadRegister(pad717x_dev, 4);
 8002148:	4b0e      	ldr	r3, [pc, #56]	@ (8002184 <HAL_GPIO_EXTI_Callback+0x21c>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	2104      	movs	r1, #4
 800214e:	4618      	mov	r0, r3
 8002150:	f7ff f960 	bl	8001414 <AD717X_ReadRegister>
}
 8002154:	e000      	b.n	8002158 <HAL_GPIO_EXTI_Callback+0x1f0>
      __NOP();
 8002156:	bf00      	nop
}
 8002158:	bf00      	nop
 800215a:	3750      	adds	r7, #80	@ 0x50
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	20000a04 	.word	0x20000a04
 8002164:	20000a08 	.word	0x20000a08
 8002168:	2000048c 	.word	0x2000048c
 800216c:	20000a05 	.word	0x20000a05
 8002170:	4b000000 	.word	0x4b000000
 8002174:	08008f48 	.word	0x08008f48
 8002178:	08008f50 	.word	0x08008f50
 800217c:	20000a10 	.word	0x20000a10
 8002180:	08008f5c 	.word	0x08008f5c
 8002184:	20000a00 	.word	0x20000a00

08002188 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800218c:	b672      	cpsid	i
}
 800218e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002190:	bf00      	nop
 8002192:	e7fd      	b.n	8002190 <Error_Handler+0x8>

08002194 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800219a:	2300      	movs	r3, #0
 800219c:	607b      	str	r3, [r7, #4]
 800219e:	4b10      	ldr	r3, [pc, #64]	@ (80021e0 <HAL_MspInit+0x4c>)
 80021a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021a2:	4a0f      	ldr	r2, [pc, #60]	@ (80021e0 <HAL_MspInit+0x4c>)
 80021a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80021aa:	4b0d      	ldr	r3, [pc, #52]	@ (80021e0 <HAL_MspInit+0x4c>)
 80021ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021b2:	607b      	str	r3, [r7, #4]
 80021b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021b6:	2300      	movs	r3, #0
 80021b8:	603b      	str	r3, [r7, #0]
 80021ba:	4b09      	ldr	r3, [pc, #36]	@ (80021e0 <HAL_MspInit+0x4c>)
 80021bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021be:	4a08      	ldr	r2, [pc, #32]	@ (80021e0 <HAL_MspInit+0x4c>)
 80021c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80021c6:	4b06      	ldr	r3, [pc, #24]	@ (80021e0 <HAL_MspInit+0x4c>)
 80021c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021ce:	603b      	str	r3, [r7, #0]
 80021d0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80021d2:	2007      	movs	r0, #7
 80021d4:	f000 fb96 	bl	8002904 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021d8:	bf00      	nop
 80021da:	3708      	adds	r7, #8
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	40023800 	.word	0x40023800

080021e4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b08a      	sub	sp, #40	@ 0x28
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ec:	f107 0314 	add.w	r3, r7, #20
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]
 80021f4:	605a      	str	r2, [r3, #4]
 80021f6:	609a      	str	r2, [r3, #8]
 80021f8:	60da      	str	r2, [r3, #12]
 80021fa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a19      	ldr	r2, [pc, #100]	@ (8002268 <HAL_SPI_MspInit+0x84>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d12b      	bne.n	800225e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002206:	2300      	movs	r3, #0
 8002208:	613b      	str	r3, [r7, #16]
 800220a:	4b18      	ldr	r3, [pc, #96]	@ (800226c <HAL_SPI_MspInit+0x88>)
 800220c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800220e:	4a17      	ldr	r2, [pc, #92]	@ (800226c <HAL_SPI_MspInit+0x88>)
 8002210:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002214:	6453      	str	r3, [r2, #68]	@ 0x44
 8002216:	4b15      	ldr	r3, [pc, #84]	@ (800226c <HAL_SPI_MspInit+0x88>)
 8002218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800221a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800221e:	613b      	str	r3, [r7, #16]
 8002220:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002222:	2300      	movs	r3, #0
 8002224:	60fb      	str	r3, [r7, #12]
 8002226:	4b11      	ldr	r3, [pc, #68]	@ (800226c <HAL_SPI_MspInit+0x88>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222a:	4a10      	ldr	r2, [pc, #64]	@ (800226c <HAL_SPI_MspInit+0x88>)
 800222c:	f043 0301 	orr.w	r3, r3, #1
 8002230:	6313      	str	r3, [r2, #48]	@ 0x30
 8002232:	4b0e      	ldr	r3, [pc, #56]	@ (800226c <HAL_SPI_MspInit+0x88>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002236:	f003 0301 	and.w	r3, r3, #1
 800223a:	60fb      	str	r3, [r7, #12]
 800223c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800223e:	23e0      	movs	r3, #224	@ 0xe0
 8002240:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002242:	2302      	movs	r3, #2
 8002244:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002246:	2300      	movs	r3, #0
 8002248:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800224a:	2303      	movs	r3, #3
 800224c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800224e:	2305      	movs	r3, #5
 8002250:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002252:	f107 0314 	add.w	r3, r7, #20
 8002256:	4619      	mov	r1, r3
 8002258:	4805      	ldr	r0, [pc, #20]	@ (8002270 <HAL_SPI_MspInit+0x8c>)
 800225a:	f000 ff75 	bl	8003148 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800225e:	bf00      	nop
 8002260:	3728      	adds	r7, #40	@ 0x28
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40013000 	.word	0x40013000
 800226c:	40023800 	.word	0x40023800
 8002270:	40020000 	.word	0x40020000

08002274 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002284:	d10d      	bne.n	80022a2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002286:	2300      	movs	r3, #0
 8002288:	60fb      	str	r3, [r7, #12]
 800228a:	4b09      	ldr	r3, [pc, #36]	@ (80022b0 <HAL_TIM_Base_MspInit+0x3c>)
 800228c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228e:	4a08      	ldr	r2, [pc, #32]	@ (80022b0 <HAL_TIM_Base_MspInit+0x3c>)
 8002290:	f043 0301 	orr.w	r3, r3, #1
 8002294:	6413      	str	r3, [r2, #64]	@ 0x40
 8002296:	4b06      	ldr	r3, [pc, #24]	@ (80022b0 <HAL_TIM_Base_MspInit+0x3c>)
 8002298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	60fb      	str	r3, [r7, #12]
 80022a0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80022a2:	bf00      	nop
 80022a4:	3714      	adds	r7, #20
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	40023800 	.word	0x40023800

080022b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b08a      	sub	sp, #40	@ 0x28
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022bc:	f107 0314 	add.w	r3, r7, #20
 80022c0:	2200      	movs	r2, #0
 80022c2:	601a      	str	r2, [r3, #0]
 80022c4:	605a      	str	r2, [r3, #4]
 80022c6:	609a      	str	r2, [r3, #8]
 80022c8:	60da      	str	r2, [r3, #12]
 80022ca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a31      	ldr	r2, [pc, #196]	@ (8002398 <HAL_UART_MspInit+0xe4>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d15b      	bne.n	800238e <HAL_UART_MspInit+0xda>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80022d6:	2300      	movs	r3, #0
 80022d8:	613b      	str	r3, [r7, #16]
 80022da:	4b30      	ldr	r3, [pc, #192]	@ (800239c <HAL_UART_MspInit+0xe8>)
 80022dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022de:	4a2f      	ldr	r2, [pc, #188]	@ (800239c <HAL_UART_MspInit+0xe8>)
 80022e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80022e6:	4b2d      	ldr	r3, [pc, #180]	@ (800239c <HAL_UART_MspInit+0xe8>)
 80022e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ee:	613b      	str	r3, [r7, #16]
 80022f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022f2:	2300      	movs	r3, #0
 80022f4:	60fb      	str	r3, [r7, #12]
 80022f6:	4b29      	ldr	r3, [pc, #164]	@ (800239c <HAL_UART_MspInit+0xe8>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fa:	4a28      	ldr	r2, [pc, #160]	@ (800239c <HAL_UART_MspInit+0xe8>)
 80022fc:	f043 0301 	orr.w	r3, r3, #1
 8002300:	6313      	str	r3, [r2, #48]	@ 0x30
 8002302:	4b26      	ldr	r3, [pc, #152]	@ (800239c <HAL_UART_MspInit+0xe8>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002306:	f003 0301 	and.w	r3, r3, #1
 800230a:	60fb      	str	r3, [r7, #12]
 800230c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800230e:	230c      	movs	r3, #12
 8002310:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002312:	2302      	movs	r3, #2
 8002314:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002316:	2300      	movs	r3, #0
 8002318:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800231a:	2303      	movs	r3, #3
 800231c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800231e:	2307      	movs	r3, #7
 8002320:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002322:	f107 0314 	add.w	r3, r7, #20
 8002326:	4619      	mov	r1, r3
 8002328:	481d      	ldr	r0, [pc, #116]	@ (80023a0 <HAL_UART_MspInit+0xec>)
 800232a:	f000 ff0d 	bl	8003148 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800232e:	4b1d      	ldr	r3, [pc, #116]	@ (80023a4 <HAL_UART_MspInit+0xf0>)
 8002330:	4a1d      	ldr	r2, [pc, #116]	@ (80023a8 <HAL_UART_MspInit+0xf4>)
 8002332:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002334:	4b1b      	ldr	r3, [pc, #108]	@ (80023a4 <HAL_UART_MspInit+0xf0>)
 8002336:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800233a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800233c:	4b19      	ldr	r3, [pc, #100]	@ (80023a4 <HAL_UART_MspInit+0xf0>)
 800233e:	2200      	movs	r2, #0
 8002340:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002342:	4b18      	ldr	r3, [pc, #96]	@ (80023a4 <HAL_UART_MspInit+0xf0>)
 8002344:	2200      	movs	r2, #0
 8002346:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002348:	4b16      	ldr	r3, [pc, #88]	@ (80023a4 <HAL_UART_MspInit+0xf0>)
 800234a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800234e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002350:	4b14      	ldr	r3, [pc, #80]	@ (80023a4 <HAL_UART_MspInit+0xf0>)
 8002352:	2200      	movs	r2, #0
 8002354:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002356:	4b13      	ldr	r3, [pc, #76]	@ (80023a4 <HAL_UART_MspInit+0xf0>)
 8002358:	2200      	movs	r2, #0
 800235a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800235c:	4b11      	ldr	r3, [pc, #68]	@ (80023a4 <HAL_UART_MspInit+0xf0>)
 800235e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002362:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002364:	4b0f      	ldr	r3, [pc, #60]	@ (80023a4 <HAL_UART_MspInit+0xf0>)
 8002366:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800236a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800236c:	4b0d      	ldr	r3, [pc, #52]	@ (80023a4 <HAL_UART_MspInit+0xf0>)
 800236e:	2200      	movs	r2, #0
 8002370:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002372:	480c      	ldr	r0, [pc, #48]	@ (80023a4 <HAL_UART_MspInit+0xf0>)
 8002374:	f000 fb08 	bl	8002988 <HAL_DMA_Init>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	d001      	beq.n	8002382 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800237e:	f7ff ff03 	bl	8002188 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a07      	ldr	r2, [pc, #28]	@ (80023a4 <HAL_UART_MspInit+0xf0>)
 8002386:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002388:	4a06      	ldr	r2, [pc, #24]	@ (80023a4 <HAL_UART_MspInit+0xf0>)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800238e:	bf00      	nop
 8002390:	3728      	adds	r7, #40	@ 0x28
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	40004400 	.word	0x40004400
 800239c:	40023800 	.word	0x40023800
 80023a0:	40020000 	.word	0x40020000
 80023a4:	20000574 	.word	0x20000574
 80023a8:	40026088 	.word	0x40026088

080023ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023b0:	bf00      	nop
 80023b2:	e7fd      	b.n	80023b0 <NMI_Handler+0x4>

080023b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023b8:	bf00      	nop
 80023ba:	e7fd      	b.n	80023b8 <HardFault_Handler+0x4>

080023bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023c0:	bf00      	nop
 80023c2:	e7fd      	b.n	80023c0 <MemManage_Handler+0x4>

080023c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023c8:	bf00      	nop
 80023ca:	e7fd      	b.n	80023c8 <BusFault_Handler+0x4>

080023cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023d0:	bf00      	nop
 80023d2:	e7fd      	b.n	80023d0 <UsageFault_Handler+0x4>

080023d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023d8:	bf00      	nop
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr

080023e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023e2:	b480      	push	{r7}
 80023e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023e6:	bf00      	nop
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr

080023f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023f4:	bf00      	nop
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr

080023fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002402:	f000 f96b 	bl	80026dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002406:	bf00      	nop
 8002408:	bd80      	pop	{r7, pc}
	...

0800240c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002410:	4802      	ldr	r0, [pc, #8]	@ (800241c <DMA1_Stream5_IRQHandler+0x10>)
 8002412:	f000 fc2f 	bl	8002c74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002416:	bf00      	nop
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	20000574 	.word	0x20000574

08002420 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DRY_Pin);
 8002424:	2080      	movs	r0, #128	@ 0x80
 8002426:	f001 f855 	bl	80034d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800242a:	bf00      	nop
 800242c:	bd80      	pop	{r7, pc}

0800242e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002432:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002436:	f001 f84d 	bl	80034d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800243a:	bf00      	nop
 800243c:	bd80      	pop	{r7, pc}

0800243e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800243e:	b480      	push	{r7}
 8002440:	af00      	add	r7, sp, #0
  return 1;
 8002442:	2301      	movs	r3, #1
}
 8002444:	4618      	mov	r0, r3
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr

0800244e <_kill>:

int _kill(int pid, int sig)
{
 800244e:	b580      	push	{r7, lr}
 8002450:	b082      	sub	sp, #8
 8002452:	af00      	add	r7, sp, #0
 8002454:	6078      	str	r0, [r7, #4]
 8002456:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002458:	f004 fd70 	bl	8006f3c <__errno>
 800245c:	4603      	mov	r3, r0
 800245e:	2216      	movs	r2, #22
 8002460:	601a      	str	r2, [r3, #0]
  return -1;
 8002462:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002466:	4618      	mov	r0, r3
 8002468:	3708      	adds	r7, #8
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}

0800246e <_exit>:

void _exit (int status)
{
 800246e:	b580      	push	{r7, lr}
 8002470:	b082      	sub	sp, #8
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002476:	f04f 31ff 	mov.w	r1, #4294967295
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f7ff ffe7 	bl	800244e <_kill>
  while (1) {}    /* Make sure we hang here */
 8002480:	bf00      	nop
 8002482:	e7fd      	b.n	8002480 <_exit+0x12>

08002484 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b086      	sub	sp, #24
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002490:	2300      	movs	r3, #0
 8002492:	617b      	str	r3, [r7, #20]
 8002494:	e00a      	b.n	80024ac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002496:	f3af 8000 	nop.w
 800249a:	4601      	mov	r1, r0
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	1c5a      	adds	r2, r3, #1
 80024a0:	60ba      	str	r2, [r7, #8]
 80024a2:	b2ca      	uxtb	r2, r1
 80024a4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	3301      	adds	r3, #1
 80024aa:	617b      	str	r3, [r7, #20]
 80024ac:	697a      	ldr	r2, [r7, #20]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	dbf0      	blt.n	8002496 <_read+0x12>
  }

  return len;
 80024b4:	687b      	ldr	r3, [r7, #4]
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3718      	adds	r7, #24
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}

080024be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024be:	b580      	push	{r7, lr}
 80024c0:	b086      	sub	sp, #24
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	60f8      	str	r0, [r7, #12]
 80024c6:	60b9      	str	r1, [r7, #8]
 80024c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024ca:	2300      	movs	r3, #0
 80024cc:	617b      	str	r3, [r7, #20]
 80024ce:	e009      	b.n	80024e4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	1c5a      	adds	r2, r3, #1
 80024d4:	60ba      	str	r2, [r7, #8]
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	4618      	mov	r0, r3
 80024da:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	3301      	adds	r3, #1
 80024e2:	617b      	str	r3, [r7, #20]
 80024e4:	697a      	ldr	r2, [r7, #20]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	429a      	cmp	r2, r3
 80024ea:	dbf1      	blt.n	80024d0 <_write+0x12>
  }
  return len;
 80024ec:	687b      	ldr	r3, [r7, #4]
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3718      	adds	r7, #24
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <_close>:

int _close(int file)
{
 80024f6:	b480      	push	{r7}
 80024f8:	b083      	sub	sp, #12
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002502:	4618      	mov	r0, r3
 8002504:	370c      	adds	r7, #12
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr

0800250e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800250e:	b480      	push	{r7}
 8002510:	b083      	sub	sp, #12
 8002512:	af00      	add	r7, sp, #0
 8002514:	6078      	str	r0, [r7, #4]
 8002516:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800251e:	605a      	str	r2, [r3, #4]
  return 0;
 8002520:	2300      	movs	r3, #0
}
 8002522:	4618      	mov	r0, r3
 8002524:	370c      	adds	r7, #12
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr

0800252e <_isatty>:

int _isatty(int file)
{
 800252e:	b480      	push	{r7}
 8002530:	b083      	sub	sp, #12
 8002532:	af00      	add	r7, sp, #0
 8002534:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002536:	2301      	movs	r3, #1
}
 8002538:	4618      	mov	r0, r3
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr

08002544 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002544:	b480      	push	{r7}
 8002546:	b085      	sub	sp, #20
 8002548:	af00      	add	r7, sp, #0
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	3714      	adds	r7, #20
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
	...

08002560 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b086      	sub	sp, #24
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002568:	4a14      	ldr	r2, [pc, #80]	@ (80025bc <_sbrk+0x5c>)
 800256a:	4b15      	ldr	r3, [pc, #84]	@ (80025c0 <_sbrk+0x60>)
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002574:	4b13      	ldr	r3, [pc, #76]	@ (80025c4 <_sbrk+0x64>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d102      	bne.n	8002582 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800257c:	4b11      	ldr	r3, [pc, #68]	@ (80025c4 <_sbrk+0x64>)
 800257e:	4a12      	ldr	r2, [pc, #72]	@ (80025c8 <_sbrk+0x68>)
 8002580:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002582:	4b10      	ldr	r3, [pc, #64]	@ (80025c4 <_sbrk+0x64>)
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4413      	add	r3, r2
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	429a      	cmp	r2, r3
 800258e:	d207      	bcs.n	80025a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002590:	f004 fcd4 	bl	8006f3c <__errno>
 8002594:	4603      	mov	r3, r0
 8002596:	220c      	movs	r2, #12
 8002598:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800259a:	f04f 33ff 	mov.w	r3, #4294967295
 800259e:	e009      	b.n	80025b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025a0:	4b08      	ldr	r3, [pc, #32]	@ (80025c4 <_sbrk+0x64>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025a6:	4b07      	ldr	r3, [pc, #28]	@ (80025c4 <_sbrk+0x64>)
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4413      	add	r3, r2
 80025ae:	4a05      	ldr	r2, [pc, #20]	@ (80025c4 <_sbrk+0x64>)
 80025b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025b2:	68fb      	ldr	r3, [r7, #12]
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3718      	adds	r7, #24
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	20020000 	.word	0x20020000
 80025c0:	00000400 	.word	0x00000400
 80025c4:	20000a20 	.word	0x20000a20
 80025c8:	20000b78 	.word	0x20000b78

080025cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025d0:	4b06      	ldr	r3, [pc, #24]	@ (80025ec <SystemInit+0x20>)
 80025d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025d6:	4a05      	ldr	r2, [pc, #20]	@ (80025ec <SystemInit+0x20>)
 80025d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025e0:	bf00      	nop
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	e000ed00 	.word	0xe000ed00

080025f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80025f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002628 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025f4:	480d      	ldr	r0, [pc, #52]	@ (800262c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80025f6:	490e      	ldr	r1, [pc, #56]	@ (8002630 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80025f8:	4a0e      	ldr	r2, [pc, #56]	@ (8002634 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80025fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025fc:	e002      	b.n	8002604 <LoopCopyDataInit>

080025fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002600:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002602:	3304      	adds	r3, #4

08002604 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002604:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002606:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002608:	d3f9      	bcc.n	80025fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800260a:	4a0b      	ldr	r2, [pc, #44]	@ (8002638 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800260c:	4c0b      	ldr	r4, [pc, #44]	@ (800263c <LoopFillZerobss+0x26>)
  movs r3, #0
 800260e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002610:	e001      	b.n	8002616 <LoopFillZerobss>

08002612 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002612:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002614:	3204      	adds	r2, #4

08002616 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002616:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002618:	d3fb      	bcc.n	8002612 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800261a:	f7ff ffd7 	bl	80025cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800261e:	f004 fc93 	bl	8006f48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002622:	f7ff fa25 	bl	8001a70 <main>
  bx  lr    
 8002626:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002628:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800262c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002630:	20000470 	.word	0x20000470
  ldr r2, =_sidata
 8002634:	08009310 	.word	0x08009310
  ldr r2, =_sbss
 8002638:	20000470 	.word	0x20000470
  ldr r4, =_ebss
 800263c:	20000b74 	.word	0x20000b74

08002640 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002640:	e7fe      	b.n	8002640 <ADC_IRQHandler>
	...

08002644 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002648:	4b0b      	ldr	r3, [pc, #44]	@ (8002678 <HAL_Init+0x34>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a0a      	ldr	r2, [pc, #40]	@ (8002678 <HAL_Init+0x34>)
 800264e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002652:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002654:	4b08      	ldr	r3, [pc, #32]	@ (8002678 <HAL_Init+0x34>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a07      	ldr	r2, [pc, #28]	@ (8002678 <HAL_Init+0x34>)
 800265a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800265e:	6013      	str	r3, [r2, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002660:	2003      	movs	r0, #3
 8002662:	f000 f94f 	bl	8002904 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002666:	2000      	movs	r0, #0
 8002668:	f000 f808 	bl	800267c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800266c:	f7ff fd92 	bl	8002194 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002670:	2300      	movs	r3, #0
}
 8002672:	4618      	mov	r0, r3
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	40023c00 	.word	0x40023c00

0800267c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002684:	4b12      	ldr	r3, [pc, #72]	@ (80026d0 <HAL_InitTick+0x54>)
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	4b12      	ldr	r3, [pc, #72]	@ (80026d4 <HAL_InitTick+0x58>)
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	4619      	mov	r1, r3
 800268e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002692:	fbb3 f3f1 	udiv	r3, r3, r1
 8002696:	fbb2 f3f3 	udiv	r3, r2, r3
 800269a:	4618      	mov	r0, r3
 800269c:	f000 f967 	bl	800296e <HAL_SYSTICK_Config>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d001      	beq.n	80026aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e00e      	b.n	80026c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2b0f      	cmp	r3, #15
 80026ae:	d80a      	bhi.n	80026c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026b0:	2200      	movs	r2, #0
 80026b2:	6879      	ldr	r1, [r7, #4]
 80026b4:	f04f 30ff 	mov.w	r0, #4294967295
 80026b8:	f000 f92f 	bl	800291a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026bc:	4a06      	ldr	r2, [pc, #24]	@ (80026d8 <HAL_InitTick+0x5c>)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026c2:	2300      	movs	r3, #0
 80026c4:	e000      	b.n	80026c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3708      	adds	r7, #8
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	2000029c 	.word	0x2000029c
 80026d4:	200002a4 	.word	0x200002a4
 80026d8:	200002a0 	.word	0x200002a0

080026dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026e0:	4b06      	ldr	r3, [pc, #24]	@ (80026fc <HAL_IncTick+0x20>)
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	461a      	mov	r2, r3
 80026e6:	4b06      	ldr	r3, [pc, #24]	@ (8002700 <HAL_IncTick+0x24>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4413      	add	r3, r2
 80026ec:	4a04      	ldr	r2, [pc, #16]	@ (8002700 <HAL_IncTick+0x24>)
 80026ee:	6013      	str	r3, [r2, #0]
}
 80026f0:	bf00      	nop
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	200002a4 	.word	0x200002a4
 8002700:	20000a24 	.word	0x20000a24

08002704 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  return uwTick;
 8002708:	4b03      	ldr	r3, [pc, #12]	@ (8002718 <HAL_GetTick+0x14>)
 800270a:	681b      	ldr	r3, [r3, #0]
}
 800270c:	4618      	mov	r0, r3
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	20000a24 	.word	0x20000a24

0800271c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002724:	f7ff ffee 	bl	8002704 <HAL_GetTick>
 8002728:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002734:	d005      	beq.n	8002742 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002736:	4b0a      	ldr	r3, [pc, #40]	@ (8002760 <HAL_Delay+0x44>)
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	461a      	mov	r2, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	4413      	add	r3, r2
 8002740:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002742:	bf00      	nop
 8002744:	f7ff ffde 	bl	8002704 <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	68fa      	ldr	r2, [r7, #12]
 8002750:	429a      	cmp	r2, r3
 8002752:	d8f7      	bhi.n	8002744 <HAL_Delay+0x28>
  {
  }
}
 8002754:	bf00      	nop
 8002756:	bf00      	nop
 8002758:	3710      	adds	r7, #16
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	200002a4 	.word	0x200002a4

08002764 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002764:	b480      	push	{r7}
 8002766:	b085      	sub	sp, #20
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	f003 0307 	and.w	r3, r3, #7
 8002772:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002774:	4b0c      	ldr	r3, [pc, #48]	@ (80027a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800277a:	68ba      	ldr	r2, [r7, #8]
 800277c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002780:	4013      	ands	r3, r2
 8002782:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800278c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002790:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002794:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002796:	4a04      	ldr	r2, [pc, #16]	@ (80027a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	60d3      	str	r3, [r2, #12]
}
 800279c:	bf00      	nop
 800279e:	3714      	adds	r7, #20
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	e000ed00 	.word	0xe000ed00

080027ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027b0:	4b04      	ldr	r3, [pc, #16]	@ (80027c4 <__NVIC_GetPriorityGrouping+0x18>)
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	0a1b      	lsrs	r3, r3, #8
 80027b6:	f003 0307 	and.w	r3, r3, #7
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr
 80027c4:	e000ed00 	.word	0xe000ed00

080027c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	4603      	mov	r3, r0
 80027d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	db0b      	blt.n	80027f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027da:	79fb      	ldrb	r3, [r7, #7]
 80027dc:	f003 021f 	and.w	r2, r3, #31
 80027e0:	4907      	ldr	r1, [pc, #28]	@ (8002800 <__NVIC_EnableIRQ+0x38>)
 80027e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e6:	095b      	lsrs	r3, r3, #5
 80027e8:	2001      	movs	r0, #1
 80027ea:	fa00 f202 	lsl.w	r2, r0, r2
 80027ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027f2:	bf00      	nop
 80027f4:	370c      	adds	r7, #12
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	e000e100 	.word	0xe000e100

08002804 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	4603      	mov	r3, r0
 800280c:	6039      	str	r1, [r7, #0]
 800280e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002814:	2b00      	cmp	r3, #0
 8002816:	db0a      	blt.n	800282e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	b2da      	uxtb	r2, r3
 800281c:	490c      	ldr	r1, [pc, #48]	@ (8002850 <__NVIC_SetPriority+0x4c>)
 800281e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002822:	0112      	lsls	r2, r2, #4
 8002824:	b2d2      	uxtb	r2, r2
 8002826:	440b      	add	r3, r1
 8002828:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800282c:	e00a      	b.n	8002844 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	b2da      	uxtb	r2, r3
 8002832:	4908      	ldr	r1, [pc, #32]	@ (8002854 <__NVIC_SetPriority+0x50>)
 8002834:	79fb      	ldrb	r3, [r7, #7]
 8002836:	f003 030f 	and.w	r3, r3, #15
 800283a:	3b04      	subs	r3, #4
 800283c:	0112      	lsls	r2, r2, #4
 800283e:	b2d2      	uxtb	r2, r2
 8002840:	440b      	add	r3, r1
 8002842:	761a      	strb	r2, [r3, #24]
}
 8002844:	bf00      	nop
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr
 8002850:	e000e100 	.word	0xe000e100
 8002854:	e000ed00 	.word	0xe000ed00

08002858 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002858:	b480      	push	{r7}
 800285a:	b089      	sub	sp, #36	@ 0x24
 800285c:	af00      	add	r7, sp, #0
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	60b9      	str	r1, [r7, #8]
 8002862:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	f003 0307 	and.w	r3, r3, #7
 800286a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	f1c3 0307 	rsb	r3, r3, #7
 8002872:	2b04      	cmp	r3, #4
 8002874:	bf28      	it	cs
 8002876:	2304      	movcs	r3, #4
 8002878:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	3304      	adds	r3, #4
 800287e:	2b06      	cmp	r3, #6
 8002880:	d902      	bls.n	8002888 <NVIC_EncodePriority+0x30>
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	3b03      	subs	r3, #3
 8002886:	e000      	b.n	800288a <NVIC_EncodePriority+0x32>
 8002888:	2300      	movs	r3, #0
 800288a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800288c:	f04f 32ff 	mov.w	r2, #4294967295
 8002890:	69bb      	ldr	r3, [r7, #24]
 8002892:	fa02 f303 	lsl.w	r3, r2, r3
 8002896:	43da      	mvns	r2, r3
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	401a      	ands	r2, r3
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028a0:	f04f 31ff 	mov.w	r1, #4294967295
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	fa01 f303 	lsl.w	r3, r1, r3
 80028aa:	43d9      	mvns	r1, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028b0:	4313      	orrs	r3, r2
         );
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3724      	adds	r7, #36	@ 0x24
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr
	...

080028c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	3b01      	subs	r3, #1
 80028cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028d0:	d301      	bcc.n	80028d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028d2:	2301      	movs	r3, #1
 80028d4:	e00f      	b.n	80028f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002900 <SysTick_Config+0x40>)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	3b01      	subs	r3, #1
 80028dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028de:	210f      	movs	r1, #15
 80028e0:	f04f 30ff 	mov.w	r0, #4294967295
 80028e4:	f7ff ff8e 	bl	8002804 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028e8:	4b05      	ldr	r3, [pc, #20]	@ (8002900 <SysTick_Config+0x40>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028ee:	4b04      	ldr	r3, [pc, #16]	@ (8002900 <SysTick_Config+0x40>)
 80028f0:	2207      	movs	r2, #7
 80028f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3708      	adds	r7, #8
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	e000e010 	.word	0xe000e010

08002904 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f7ff ff29 	bl	8002764 <__NVIC_SetPriorityGrouping>
}
 8002912:	bf00      	nop
 8002914:	3708      	adds	r7, #8
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}

0800291a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800291a:	b580      	push	{r7, lr}
 800291c:	b086      	sub	sp, #24
 800291e:	af00      	add	r7, sp, #0
 8002920:	4603      	mov	r3, r0
 8002922:	60b9      	str	r1, [r7, #8]
 8002924:	607a      	str	r2, [r7, #4]
 8002926:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002928:	2300      	movs	r3, #0
 800292a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800292c:	f7ff ff3e 	bl	80027ac <__NVIC_GetPriorityGrouping>
 8002930:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	68b9      	ldr	r1, [r7, #8]
 8002936:	6978      	ldr	r0, [r7, #20]
 8002938:	f7ff ff8e 	bl	8002858 <NVIC_EncodePriority>
 800293c:	4602      	mov	r2, r0
 800293e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002942:	4611      	mov	r1, r2
 8002944:	4618      	mov	r0, r3
 8002946:	f7ff ff5d 	bl	8002804 <__NVIC_SetPriority>
}
 800294a:	bf00      	nop
 800294c:	3718      	adds	r7, #24
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}

08002952 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002952:	b580      	push	{r7, lr}
 8002954:	b082      	sub	sp, #8
 8002956:	af00      	add	r7, sp, #0
 8002958:	4603      	mov	r3, r0
 800295a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800295c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002960:	4618      	mov	r0, r3
 8002962:	f7ff ff31 	bl	80027c8 <__NVIC_EnableIRQ>
}
 8002966:	bf00      	nop
 8002968:	3708      	adds	r7, #8
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}

0800296e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800296e:	b580      	push	{r7, lr}
 8002970:	b082      	sub	sp, #8
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f7ff ffa2 	bl	80028c0 <SysTick_Config>
 800297c:	4603      	mov	r3, r0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3708      	adds	r7, #8
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
	...

08002988 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b086      	sub	sp, #24
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002990:	2300      	movs	r3, #0
 8002992:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002994:	f7ff feb6 	bl	8002704 <HAL_GetTick>
 8002998:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d101      	bne.n	80029a4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	e099      	b.n	8002ad8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2202      	movs	r2, #2
 80029a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f022 0201 	bic.w	r2, r2, #1
 80029c2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029c4:	e00f      	b.n	80029e6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029c6:	f7ff fe9d 	bl	8002704 <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	2b05      	cmp	r3, #5
 80029d2:	d908      	bls.n	80029e6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2220      	movs	r2, #32
 80029d8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2203      	movs	r2, #3
 80029de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e078      	b.n	8002ad8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 0301 	and.w	r3, r3, #1
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d1e8      	bne.n	80029c6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80029fc:	697a      	ldr	r2, [r7, #20]
 80029fe:	4b38      	ldr	r3, [pc, #224]	@ (8002ae0 <HAL_DMA_Init+0x158>)
 8002a00:	4013      	ands	r3, r2
 8002a02:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	685a      	ldr	r2, [r3, #4]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a12:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	691b      	ldr	r3, [r3, #16]
 8002a18:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	699b      	ldr	r3, [r3, #24]
 8002a24:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a2a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6a1b      	ldr	r3, [r3, #32]
 8002a30:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a32:	697a      	ldr	r2, [r7, #20]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a3c:	2b04      	cmp	r3, #4
 8002a3e:	d107      	bne.n	8002a50 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	697a      	ldr	r2, [r7, #20]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	697a      	ldr	r2, [r7, #20]
 8002a56:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	695b      	ldr	r3, [r3, #20]
 8002a5e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	f023 0307 	bic.w	r3, r3, #7
 8002a66:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a6c:	697a      	ldr	r2, [r7, #20]
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a76:	2b04      	cmp	r3, #4
 8002a78:	d117      	bne.n	8002aaa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a7e:	697a      	ldr	r2, [r7, #20]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d00e      	beq.n	8002aaa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	f000 fadf 	bl	8003050 <DMA_CheckFifoParam>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d008      	beq.n	8002aaa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2240      	movs	r2, #64	@ 0x40
 8002a9c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e016      	b.n	8002ad8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	697a      	ldr	r2, [r7, #20]
 8002ab0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f000 fa96 	bl	8002fe4 <DMA_CalcBaseAndBitshift>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ac0:	223f      	movs	r2, #63	@ 0x3f
 8002ac2:	409a      	lsls	r2, r3
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2200      	movs	r2, #0
 8002acc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002ad6:	2300      	movs	r3, #0
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3718      	adds	r7, #24
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	f010803f 	.word	0xf010803f

08002ae4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b086      	sub	sp, #24
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	60f8      	str	r0, [r7, #12]
 8002aec:	60b9      	str	r1, [r7, #8]
 8002aee:	607a      	str	r2, [r7, #4]
 8002af0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002af2:	2300      	movs	r3, #0
 8002af4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002afa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d101      	bne.n	8002b0a <HAL_DMA_Start_IT+0x26>
 8002b06:	2302      	movs	r3, #2
 8002b08:	e040      	b.n	8002b8c <HAL_DMA_Start_IT+0xa8>
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d12f      	bne.n	8002b7e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2202      	movs	r2, #2
 8002b22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	68b9      	ldr	r1, [r7, #8]
 8002b32:	68f8      	ldr	r0, [r7, #12]
 8002b34:	f000 fa28 	bl	8002f88 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b3c:	223f      	movs	r2, #63	@ 0x3f
 8002b3e:	409a      	lsls	r2, r3
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f042 0216 	orr.w	r2, r2, #22
 8002b52:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d007      	beq.n	8002b6c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f042 0208 	orr.w	r2, r2, #8
 8002b6a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f042 0201 	orr.w	r2, r2, #1
 8002b7a:	601a      	str	r2, [r3, #0]
 8002b7c:	e005      	b.n	8002b8a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2200      	movs	r2, #0
 8002b82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002b86:	2302      	movs	r3, #2
 8002b88:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002b8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3718      	adds	r7, #24
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}

08002b94 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b084      	sub	sp, #16
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ba0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002ba2:	f7ff fdaf 	bl	8002704 <HAL_GetTick>
 8002ba6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	2b02      	cmp	r3, #2
 8002bb2:	d008      	beq.n	8002bc6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2280      	movs	r2, #128	@ 0x80
 8002bb8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e052      	b.n	8002c6c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f022 0216 	bic.w	r2, r2, #22
 8002bd4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	695a      	ldr	r2, [r3, #20]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002be4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d103      	bne.n	8002bf6 <HAL_DMA_Abort+0x62>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d007      	beq.n	8002c06 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f022 0208 	bic.w	r2, r2, #8
 8002c04:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f022 0201 	bic.w	r2, r2, #1
 8002c14:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c16:	e013      	b.n	8002c40 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c18:	f7ff fd74 	bl	8002704 <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b05      	cmp	r3, #5
 8002c24:	d90c      	bls.n	8002c40 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2220      	movs	r2, #32
 8002c2a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2203      	movs	r2, #3
 8002c30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002c3c:	2303      	movs	r3, #3
 8002c3e:	e015      	b.n	8002c6c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0301 	and.w	r3, r3, #1
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d1e4      	bne.n	8002c18 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c52:	223f      	movs	r2, #63	@ 0x3f
 8002c54:	409a      	lsls	r2, r3
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002c6a:	2300      	movs	r3, #0
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3710      	adds	r7, #16
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b086      	sub	sp, #24
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c80:	4b8e      	ldr	r3, [pc, #568]	@ (8002ebc <HAL_DMA_IRQHandler+0x248>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a8e      	ldr	r2, [pc, #568]	@ (8002ec0 <HAL_DMA_IRQHandler+0x24c>)
 8002c86:	fba2 2303 	umull	r2, r3, r2, r3
 8002c8a:	0a9b      	lsrs	r3, r3, #10
 8002c8c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c92:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c9e:	2208      	movs	r2, #8
 8002ca0:	409a      	lsls	r2, r3
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d01a      	beq.n	8002ce0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 0304 	and.w	r3, r3, #4
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d013      	beq.n	8002ce0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f022 0204 	bic.w	r2, r2, #4
 8002cc6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ccc:	2208      	movs	r2, #8
 8002cce:	409a      	lsls	r2, r3
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cd8:	f043 0201 	orr.w	r2, r3, #1
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	409a      	lsls	r2, r3
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	4013      	ands	r3, r2
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d012      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	695b      	ldr	r3, [r3, #20]
 8002cf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d00b      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d02:	2201      	movs	r2, #1
 8002d04:	409a      	lsls	r2, r3
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d0e:	f043 0202 	orr.w	r2, r3, #2
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d1a:	2204      	movs	r2, #4
 8002d1c:	409a      	lsls	r2, r3
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	4013      	ands	r3, r2
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d012      	beq.n	8002d4c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0302 	and.w	r3, r3, #2
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d00b      	beq.n	8002d4c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d38:	2204      	movs	r2, #4
 8002d3a:	409a      	lsls	r2, r3
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d44:	f043 0204 	orr.w	r2, r3, #4
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d50:	2210      	movs	r2, #16
 8002d52:	409a      	lsls	r2, r3
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	4013      	ands	r3, r2
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d043      	beq.n	8002de4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0308 	and.w	r3, r3, #8
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d03c      	beq.n	8002de4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d6e:	2210      	movs	r2, #16
 8002d70:	409a      	lsls	r2, r3
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d018      	beq.n	8002db6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d108      	bne.n	8002da4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d024      	beq.n	8002de4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	4798      	blx	r3
 8002da2:	e01f      	b.n	8002de4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d01b      	beq.n	8002de4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	4798      	blx	r3
 8002db4:	e016      	b.n	8002de4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d107      	bne.n	8002dd4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f022 0208 	bic.w	r2, r2, #8
 8002dd2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d003      	beq.n	8002de4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de0:	6878      	ldr	r0, [r7, #4]
 8002de2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002de8:	2220      	movs	r2, #32
 8002dea:	409a      	lsls	r2, r3
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	4013      	ands	r3, r2
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	f000 808f 	beq.w	8002f14 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 0310 	and.w	r3, r3, #16
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	f000 8087 	beq.w	8002f14 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e0a:	2220      	movs	r2, #32
 8002e0c:	409a      	lsls	r2, r3
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	2b05      	cmp	r3, #5
 8002e1c:	d136      	bne.n	8002e8c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f022 0216 	bic.w	r2, r2, #22
 8002e2c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	695a      	ldr	r2, [r3, #20]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e3c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d103      	bne.n	8002e4e <HAL_DMA_IRQHandler+0x1da>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d007      	beq.n	8002e5e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f022 0208 	bic.w	r2, r2, #8
 8002e5c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e62:	223f      	movs	r2, #63	@ 0x3f
 8002e64:	409a      	lsls	r2, r3
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d07e      	beq.n	8002f80 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	4798      	blx	r3
        }
        return;
 8002e8a:	e079      	b.n	8002f80 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d01d      	beq.n	8002ed6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d10d      	bne.n	8002ec4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d031      	beq.n	8002f14 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	4798      	blx	r3
 8002eb8:	e02c      	b.n	8002f14 <HAL_DMA_IRQHandler+0x2a0>
 8002eba:	bf00      	nop
 8002ebc:	2000029c 	.word	0x2000029c
 8002ec0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d023      	beq.n	8002f14 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	4798      	blx	r3
 8002ed4:	e01e      	b.n	8002f14 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d10f      	bne.n	8002f04 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f022 0210 	bic.w	r2, r2, #16
 8002ef2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2200      	movs	r2, #0
 8002f00:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d003      	beq.n	8002f14 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f10:	6878      	ldr	r0, [r7, #4]
 8002f12:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d032      	beq.n	8002f82 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f20:	f003 0301 	and.w	r3, r3, #1
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d022      	beq.n	8002f6e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2205      	movs	r2, #5
 8002f2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f022 0201 	bic.w	r2, r2, #1
 8002f3e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	3301      	adds	r3, #1
 8002f44:	60bb      	str	r3, [r7, #8]
 8002f46:	697a      	ldr	r2, [r7, #20]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d307      	bcc.n	8002f5c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f003 0301 	and.w	r3, r3, #1
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d1f2      	bne.n	8002f40 <HAL_DMA_IRQHandler+0x2cc>
 8002f5a:	e000      	b.n	8002f5e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002f5c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2201      	movs	r2, #1
 8002f62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d005      	beq.n	8002f82 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	4798      	blx	r3
 8002f7e:	e000      	b.n	8002f82 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002f80:	bf00      	nop
    }
  }
}
 8002f82:	3718      	adds	r7, #24
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}

08002f88 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b085      	sub	sp, #20
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	60b9      	str	r1, [r7, #8]
 8002f92:	607a      	str	r2, [r7, #4]
 8002f94:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002fa4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	683a      	ldr	r2, [r7, #0]
 8002fac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	2b40      	cmp	r3, #64	@ 0x40
 8002fb4:	d108      	bne.n	8002fc8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	68ba      	ldr	r2, [r7, #8]
 8002fc4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002fc6:	e007      	b.n	8002fd8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	68ba      	ldr	r2, [r7, #8]
 8002fce:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	687a      	ldr	r2, [r7, #4]
 8002fd6:	60da      	str	r2, [r3, #12]
}
 8002fd8:	bf00      	nop
 8002fda:	3714      	adds	r7, #20
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr

08002fe4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	3b10      	subs	r3, #16
 8002ff4:	4a14      	ldr	r2, [pc, #80]	@ (8003048 <DMA_CalcBaseAndBitshift+0x64>)
 8002ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8002ffa:	091b      	lsrs	r3, r3, #4
 8002ffc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002ffe:	4a13      	ldr	r2, [pc, #76]	@ (800304c <DMA_CalcBaseAndBitshift+0x68>)
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	4413      	add	r3, r2
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	461a      	mov	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2b03      	cmp	r3, #3
 8003010:	d909      	bls.n	8003026 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800301a:	f023 0303 	bic.w	r3, r3, #3
 800301e:	1d1a      	adds	r2, r3, #4
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	659a      	str	r2, [r3, #88]	@ 0x58
 8003024:	e007      	b.n	8003036 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800302e:	f023 0303 	bic.w	r3, r3, #3
 8003032:	687a      	ldr	r2, [r7, #4]
 8003034:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800303a:	4618      	mov	r0, r3
 800303c:	3714      	adds	r7, #20
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr
 8003046:	bf00      	nop
 8003048:	aaaaaaab 	.word	0xaaaaaaab
 800304c:	08008f84 	.word	0x08008f84

08003050 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003050:	b480      	push	{r7}
 8003052:	b085      	sub	sp, #20
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003058:	2300      	movs	r3, #0
 800305a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003060:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	699b      	ldr	r3, [r3, #24]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d11f      	bne.n	80030aa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	2b03      	cmp	r3, #3
 800306e:	d856      	bhi.n	800311e <DMA_CheckFifoParam+0xce>
 8003070:	a201      	add	r2, pc, #4	@ (adr r2, 8003078 <DMA_CheckFifoParam+0x28>)
 8003072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003076:	bf00      	nop
 8003078:	08003089 	.word	0x08003089
 800307c:	0800309b 	.word	0x0800309b
 8003080:	08003089 	.word	0x08003089
 8003084:	0800311f 	.word	0x0800311f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800308c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003090:	2b00      	cmp	r3, #0
 8003092:	d046      	beq.n	8003122 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003098:	e043      	b.n	8003122 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800309e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80030a2:	d140      	bne.n	8003126 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030a8:	e03d      	b.n	8003126 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	699b      	ldr	r3, [r3, #24]
 80030ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030b2:	d121      	bne.n	80030f8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	2b03      	cmp	r3, #3
 80030b8:	d837      	bhi.n	800312a <DMA_CheckFifoParam+0xda>
 80030ba:	a201      	add	r2, pc, #4	@ (adr r2, 80030c0 <DMA_CheckFifoParam+0x70>)
 80030bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030c0:	080030d1 	.word	0x080030d1
 80030c4:	080030d7 	.word	0x080030d7
 80030c8:	080030d1 	.word	0x080030d1
 80030cc:	080030e9 	.word	0x080030e9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	73fb      	strb	r3, [r7, #15]
      break;
 80030d4:	e030      	b.n	8003138 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d025      	beq.n	800312e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030e6:	e022      	b.n	800312e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ec:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80030f0:	d11f      	bne.n	8003132 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80030f6:	e01c      	b.n	8003132 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d903      	bls.n	8003106 <DMA_CheckFifoParam+0xb6>
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	2b03      	cmp	r3, #3
 8003102:	d003      	beq.n	800310c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003104:	e018      	b.n	8003138 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	73fb      	strb	r3, [r7, #15]
      break;
 800310a:	e015      	b.n	8003138 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003110:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d00e      	beq.n	8003136 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	73fb      	strb	r3, [r7, #15]
      break;
 800311c:	e00b      	b.n	8003136 <DMA_CheckFifoParam+0xe6>
      break;
 800311e:	bf00      	nop
 8003120:	e00a      	b.n	8003138 <DMA_CheckFifoParam+0xe8>
      break;
 8003122:	bf00      	nop
 8003124:	e008      	b.n	8003138 <DMA_CheckFifoParam+0xe8>
      break;
 8003126:	bf00      	nop
 8003128:	e006      	b.n	8003138 <DMA_CheckFifoParam+0xe8>
      break;
 800312a:	bf00      	nop
 800312c:	e004      	b.n	8003138 <DMA_CheckFifoParam+0xe8>
      break;
 800312e:	bf00      	nop
 8003130:	e002      	b.n	8003138 <DMA_CheckFifoParam+0xe8>
      break;   
 8003132:	bf00      	nop
 8003134:	e000      	b.n	8003138 <DMA_CheckFifoParam+0xe8>
      break;
 8003136:	bf00      	nop
    }
  } 
  
  return status; 
 8003138:	7bfb      	ldrb	r3, [r7, #15]
}
 800313a:	4618      	mov	r0, r3
 800313c:	3714      	adds	r7, #20
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop

08003148 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003148:	b480      	push	{r7}
 800314a:	b089      	sub	sp, #36	@ 0x24
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003152:	2300      	movs	r3, #0
 8003154:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003156:	2300      	movs	r3, #0
 8003158:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800315a:	2300      	movs	r3, #0
 800315c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800315e:	2300      	movs	r3, #0
 8003160:	61fb      	str	r3, [r7, #28]
 8003162:	e165      	b.n	8003430 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003164:	2201      	movs	r2, #1
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	fa02 f303 	lsl.w	r3, r2, r3
 800316c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	697a      	ldr	r2, [r7, #20]
 8003174:	4013      	ands	r3, r2
 8003176:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003178:	693a      	ldr	r2, [r7, #16]
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	429a      	cmp	r2, r3
 800317e:	f040 8154 	bne.w	800342a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	f003 0303 	and.w	r3, r3, #3
 800318a:	2b01      	cmp	r3, #1
 800318c:	d005      	beq.n	800319a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003196:	2b02      	cmp	r3, #2
 8003198:	d130      	bne.n	80031fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80031a0:	69fb      	ldr	r3, [r7, #28]
 80031a2:	005b      	lsls	r3, r3, #1
 80031a4:	2203      	movs	r2, #3
 80031a6:	fa02 f303 	lsl.w	r3, r2, r3
 80031aa:	43db      	mvns	r3, r3
 80031ac:	69ba      	ldr	r2, [r7, #24]
 80031ae:	4013      	ands	r3, r2
 80031b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	68da      	ldr	r2, [r3, #12]
 80031b6:	69fb      	ldr	r3, [r7, #28]
 80031b8:	005b      	lsls	r3, r3, #1
 80031ba:	fa02 f303 	lsl.w	r3, r2, r3
 80031be:	69ba      	ldr	r2, [r7, #24]
 80031c0:	4313      	orrs	r3, r2
 80031c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	69ba      	ldr	r2, [r7, #24]
 80031c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031d0:	2201      	movs	r2, #1
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	fa02 f303 	lsl.w	r3, r2, r3
 80031d8:	43db      	mvns	r3, r3
 80031da:	69ba      	ldr	r2, [r7, #24]
 80031dc:	4013      	ands	r3, r2
 80031de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	091b      	lsrs	r3, r3, #4
 80031e6:	f003 0201 	and.w	r2, r3, #1
 80031ea:	69fb      	ldr	r3, [r7, #28]
 80031ec:	fa02 f303 	lsl.w	r3, r2, r3
 80031f0:	69ba      	ldr	r2, [r7, #24]
 80031f2:	4313      	orrs	r3, r2
 80031f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	69ba      	ldr	r2, [r7, #24]
 80031fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f003 0303 	and.w	r3, r3, #3
 8003204:	2b03      	cmp	r3, #3
 8003206:	d017      	beq.n	8003238 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	005b      	lsls	r3, r3, #1
 8003212:	2203      	movs	r2, #3
 8003214:	fa02 f303 	lsl.w	r3, r2, r3
 8003218:	43db      	mvns	r3, r3
 800321a:	69ba      	ldr	r2, [r7, #24]
 800321c:	4013      	ands	r3, r2
 800321e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	689a      	ldr	r2, [r3, #8]
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	fa02 f303 	lsl.w	r3, r2, r3
 800322c:	69ba      	ldr	r2, [r7, #24]
 800322e:	4313      	orrs	r3, r2
 8003230:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	69ba      	ldr	r2, [r7, #24]
 8003236:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f003 0303 	and.w	r3, r3, #3
 8003240:	2b02      	cmp	r3, #2
 8003242:	d123      	bne.n	800328c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003244:	69fb      	ldr	r3, [r7, #28]
 8003246:	08da      	lsrs	r2, r3, #3
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	3208      	adds	r2, #8
 800324c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003250:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	f003 0307 	and.w	r3, r3, #7
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	220f      	movs	r2, #15
 800325c:	fa02 f303 	lsl.w	r3, r2, r3
 8003260:	43db      	mvns	r3, r3
 8003262:	69ba      	ldr	r2, [r7, #24]
 8003264:	4013      	ands	r3, r2
 8003266:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	691a      	ldr	r2, [r3, #16]
 800326c:	69fb      	ldr	r3, [r7, #28]
 800326e:	f003 0307 	and.w	r3, r3, #7
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	fa02 f303 	lsl.w	r3, r2, r3
 8003278:	69ba      	ldr	r2, [r7, #24]
 800327a:	4313      	orrs	r3, r2
 800327c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	08da      	lsrs	r2, r3, #3
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	3208      	adds	r2, #8
 8003286:	69b9      	ldr	r1, [r7, #24]
 8003288:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	005b      	lsls	r3, r3, #1
 8003296:	2203      	movs	r2, #3
 8003298:	fa02 f303 	lsl.w	r3, r2, r3
 800329c:	43db      	mvns	r3, r3
 800329e:	69ba      	ldr	r2, [r7, #24]
 80032a0:	4013      	ands	r3, r2
 80032a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f003 0203 	and.w	r2, r3, #3
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	005b      	lsls	r3, r3, #1
 80032b0:	fa02 f303 	lsl.w	r3, r2, r3
 80032b4:	69ba      	ldr	r2, [r7, #24]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	69ba      	ldr	r2, [r7, #24]
 80032be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	f000 80ae 	beq.w	800342a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032ce:	2300      	movs	r3, #0
 80032d0:	60fb      	str	r3, [r7, #12]
 80032d2:	4b5d      	ldr	r3, [pc, #372]	@ (8003448 <HAL_GPIO_Init+0x300>)
 80032d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032d6:	4a5c      	ldr	r2, [pc, #368]	@ (8003448 <HAL_GPIO_Init+0x300>)
 80032d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80032de:	4b5a      	ldr	r3, [pc, #360]	@ (8003448 <HAL_GPIO_Init+0x300>)
 80032e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032e6:	60fb      	str	r3, [r7, #12]
 80032e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032ea:	4a58      	ldr	r2, [pc, #352]	@ (800344c <HAL_GPIO_Init+0x304>)
 80032ec:	69fb      	ldr	r3, [r7, #28]
 80032ee:	089b      	lsrs	r3, r3, #2
 80032f0:	3302      	adds	r3, #2
 80032f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	f003 0303 	and.w	r3, r3, #3
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	220f      	movs	r2, #15
 8003302:	fa02 f303 	lsl.w	r3, r2, r3
 8003306:	43db      	mvns	r3, r3
 8003308:	69ba      	ldr	r2, [r7, #24]
 800330a:	4013      	ands	r3, r2
 800330c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a4f      	ldr	r2, [pc, #316]	@ (8003450 <HAL_GPIO_Init+0x308>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d025      	beq.n	8003362 <HAL_GPIO_Init+0x21a>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a4e      	ldr	r2, [pc, #312]	@ (8003454 <HAL_GPIO_Init+0x30c>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d01f      	beq.n	800335e <HAL_GPIO_Init+0x216>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	4a4d      	ldr	r2, [pc, #308]	@ (8003458 <HAL_GPIO_Init+0x310>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d019      	beq.n	800335a <HAL_GPIO_Init+0x212>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	4a4c      	ldr	r2, [pc, #304]	@ (800345c <HAL_GPIO_Init+0x314>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d013      	beq.n	8003356 <HAL_GPIO_Init+0x20e>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4a4b      	ldr	r2, [pc, #300]	@ (8003460 <HAL_GPIO_Init+0x318>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d00d      	beq.n	8003352 <HAL_GPIO_Init+0x20a>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4a4a      	ldr	r2, [pc, #296]	@ (8003464 <HAL_GPIO_Init+0x31c>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d007      	beq.n	800334e <HAL_GPIO_Init+0x206>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	4a49      	ldr	r2, [pc, #292]	@ (8003468 <HAL_GPIO_Init+0x320>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d101      	bne.n	800334a <HAL_GPIO_Init+0x202>
 8003346:	2306      	movs	r3, #6
 8003348:	e00c      	b.n	8003364 <HAL_GPIO_Init+0x21c>
 800334a:	2307      	movs	r3, #7
 800334c:	e00a      	b.n	8003364 <HAL_GPIO_Init+0x21c>
 800334e:	2305      	movs	r3, #5
 8003350:	e008      	b.n	8003364 <HAL_GPIO_Init+0x21c>
 8003352:	2304      	movs	r3, #4
 8003354:	e006      	b.n	8003364 <HAL_GPIO_Init+0x21c>
 8003356:	2303      	movs	r3, #3
 8003358:	e004      	b.n	8003364 <HAL_GPIO_Init+0x21c>
 800335a:	2302      	movs	r3, #2
 800335c:	e002      	b.n	8003364 <HAL_GPIO_Init+0x21c>
 800335e:	2301      	movs	r3, #1
 8003360:	e000      	b.n	8003364 <HAL_GPIO_Init+0x21c>
 8003362:	2300      	movs	r3, #0
 8003364:	69fa      	ldr	r2, [r7, #28]
 8003366:	f002 0203 	and.w	r2, r2, #3
 800336a:	0092      	lsls	r2, r2, #2
 800336c:	4093      	lsls	r3, r2
 800336e:	69ba      	ldr	r2, [r7, #24]
 8003370:	4313      	orrs	r3, r2
 8003372:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003374:	4935      	ldr	r1, [pc, #212]	@ (800344c <HAL_GPIO_Init+0x304>)
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	089b      	lsrs	r3, r3, #2
 800337a:	3302      	adds	r3, #2
 800337c:	69ba      	ldr	r2, [r7, #24]
 800337e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003382:	4b3a      	ldr	r3, [pc, #232]	@ (800346c <HAL_GPIO_Init+0x324>)
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	43db      	mvns	r3, r3
 800338c:	69ba      	ldr	r2, [r7, #24]
 800338e:	4013      	ands	r3, r2
 8003390:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d003      	beq.n	80033a6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800339e:	69ba      	ldr	r2, [r7, #24]
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	4313      	orrs	r3, r2
 80033a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80033a6:	4a31      	ldr	r2, [pc, #196]	@ (800346c <HAL_GPIO_Init+0x324>)
 80033a8:	69bb      	ldr	r3, [r7, #24]
 80033aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033ac:	4b2f      	ldr	r3, [pc, #188]	@ (800346c <HAL_GPIO_Init+0x324>)
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	43db      	mvns	r3, r3
 80033b6:	69ba      	ldr	r2, [r7, #24]
 80033b8:	4013      	ands	r3, r2
 80033ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d003      	beq.n	80033d0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80033c8:	69ba      	ldr	r2, [r7, #24]
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	4313      	orrs	r3, r2
 80033ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80033d0:	4a26      	ldr	r2, [pc, #152]	@ (800346c <HAL_GPIO_Init+0x324>)
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80033d6:	4b25      	ldr	r3, [pc, #148]	@ (800346c <HAL_GPIO_Init+0x324>)
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	43db      	mvns	r3, r3
 80033e0:	69ba      	ldr	r2, [r7, #24]
 80033e2:	4013      	ands	r3, r2
 80033e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d003      	beq.n	80033fa <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80033f2:	69ba      	ldr	r2, [r7, #24]
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033fa:	4a1c      	ldr	r2, [pc, #112]	@ (800346c <HAL_GPIO_Init+0x324>)
 80033fc:	69bb      	ldr	r3, [r7, #24]
 80033fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003400:	4b1a      	ldr	r3, [pc, #104]	@ (800346c <HAL_GPIO_Init+0x324>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	43db      	mvns	r3, r3
 800340a:	69ba      	ldr	r2, [r7, #24]
 800340c:	4013      	ands	r3, r2
 800340e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d003      	beq.n	8003424 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800341c:	69ba      	ldr	r2, [r7, #24]
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	4313      	orrs	r3, r2
 8003422:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003424:	4a11      	ldr	r2, [pc, #68]	@ (800346c <HAL_GPIO_Init+0x324>)
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800342a:	69fb      	ldr	r3, [r7, #28]
 800342c:	3301      	adds	r3, #1
 800342e:	61fb      	str	r3, [r7, #28]
 8003430:	69fb      	ldr	r3, [r7, #28]
 8003432:	2b0f      	cmp	r3, #15
 8003434:	f67f ae96 	bls.w	8003164 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003438:	bf00      	nop
 800343a:	bf00      	nop
 800343c:	3724      	adds	r7, #36	@ 0x24
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop
 8003448:	40023800 	.word	0x40023800
 800344c:	40013800 	.word	0x40013800
 8003450:	40020000 	.word	0x40020000
 8003454:	40020400 	.word	0x40020400
 8003458:	40020800 	.word	0x40020800
 800345c:	40020c00 	.word	0x40020c00
 8003460:	40021000 	.word	0x40021000
 8003464:	40021400 	.word	0x40021400
 8003468:	40021800 	.word	0x40021800
 800346c:	40013c00 	.word	0x40013c00

08003470 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003470:	b480      	push	{r7}
 8003472:	b085      	sub	sp, #20
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	460b      	mov	r3, r1
 800347a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	691a      	ldr	r2, [r3, #16]
 8003480:	887b      	ldrh	r3, [r7, #2]
 8003482:	4013      	ands	r3, r2
 8003484:	2b00      	cmp	r3, #0
 8003486:	d002      	beq.n	800348e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003488:	2301      	movs	r3, #1
 800348a:	73fb      	strb	r3, [r7, #15]
 800348c:	e001      	b.n	8003492 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800348e:	2300      	movs	r3, #0
 8003490:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003492:	7bfb      	ldrb	r3, [r7, #15]
}
 8003494:	4618      	mov	r0, r3
 8003496:	3714      	adds	r7, #20
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr

080034a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	460b      	mov	r3, r1
 80034aa:	807b      	strh	r3, [r7, #2]
 80034ac:	4613      	mov	r3, r2
 80034ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034b0:	787b      	ldrb	r3, [r7, #1]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d003      	beq.n	80034be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034b6:	887a      	ldrh	r2, [r7, #2]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80034bc:	e003      	b.n	80034c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80034be:	887b      	ldrh	r3, [r7, #2]
 80034c0:	041a      	lsls	r2, r3, #16
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	619a      	str	r2, [r3, #24]
}
 80034c6:	bf00      	nop
 80034c8:	370c      	adds	r7, #12
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr
	...

080034d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
 80034da:	4603      	mov	r3, r0
 80034dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80034de:	4b08      	ldr	r3, [pc, #32]	@ (8003500 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034e0:	695a      	ldr	r2, [r3, #20]
 80034e2:	88fb      	ldrh	r3, [r7, #6]
 80034e4:	4013      	ands	r3, r2
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d006      	beq.n	80034f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80034ea:	4a05      	ldr	r2, [pc, #20]	@ (8003500 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034ec:	88fb      	ldrh	r3, [r7, #6]
 80034ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80034f0:	88fb      	ldrh	r3, [r7, #6]
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7fe fd38 	bl	8001f68 <HAL_GPIO_EXTI_Callback>
  }
}
 80034f8:	bf00      	nop
 80034fa:	3708      	adds	r7, #8
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	40013c00 	.word	0x40013c00

08003504 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800350a:	2300      	movs	r3, #0
 800350c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800350e:	2300      	movs	r3, #0
 8003510:	603b      	str	r3, [r7, #0]
 8003512:	4b20      	ldr	r3, [pc, #128]	@ (8003594 <HAL_PWREx_EnableOverDrive+0x90>)
 8003514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003516:	4a1f      	ldr	r2, [pc, #124]	@ (8003594 <HAL_PWREx_EnableOverDrive+0x90>)
 8003518:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800351c:	6413      	str	r3, [r2, #64]	@ 0x40
 800351e:	4b1d      	ldr	r3, [pc, #116]	@ (8003594 <HAL_PWREx_EnableOverDrive+0x90>)
 8003520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003522:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003526:	603b      	str	r3, [r7, #0]
 8003528:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800352a:	4b1b      	ldr	r3, [pc, #108]	@ (8003598 <HAL_PWREx_EnableOverDrive+0x94>)
 800352c:	2201      	movs	r2, #1
 800352e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003530:	f7ff f8e8 	bl	8002704 <HAL_GetTick>
 8003534:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003536:	e009      	b.n	800354c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003538:	f7ff f8e4 	bl	8002704 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003546:	d901      	bls.n	800354c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003548:	2303      	movs	r3, #3
 800354a:	e01f      	b.n	800358c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800354c:	4b13      	ldr	r3, [pc, #76]	@ (800359c <HAL_PWREx_EnableOverDrive+0x98>)
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003554:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003558:	d1ee      	bne.n	8003538 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800355a:	4b11      	ldr	r3, [pc, #68]	@ (80035a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800355c:	2201      	movs	r2, #1
 800355e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003560:	f7ff f8d0 	bl	8002704 <HAL_GetTick>
 8003564:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003566:	e009      	b.n	800357c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003568:	f7ff f8cc 	bl	8002704 <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003576:	d901      	bls.n	800357c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003578:	2303      	movs	r3, #3
 800357a:	e007      	b.n	800358c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800357c:	4b07      	ldr	r3, [pc, #28]	@ (800359c <HAL_PWREx_EnableOverDrive+0x98>)
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003584:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003588:	d1ee      	bne.n	8003568 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800358a:	2300      	movs	r3, #0
}
 800358c:	4618      	mov	r0, r3
 800358e:	3708      	adds	r7, #8
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}
 8003594:	40023800 	.word	0x40023800
 8003598:	420e0040 	.word	0x420e0040
 800359c:	40007000 	.word	0x40007000
 80035a0:	420e0044 	.word	0x420e0044

080035a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b084      	sub	sp, #16
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d101      	bne.n	80035b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e0cc      	b.n	8003752 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035b8:	4b68      	ldr	r3, [pc, #416]	@ (800375c <HAL_RCC_ClockConfig+0x1b8>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 030f 	and.w	r3, r3, #15
 80035c0:	683a      	ldr	r2, [r7, #0]
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d90c      	bls.n	80035e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035c6:	4b65      	ldr	r3, [pc, #404]	@ (800375c <HAL_RCC_ClockConfig+0x1b8>)
 80035c8:	683a      	ldr	r2, [r7, #0]
 80035ca:	b2d2      	uxtb	r2, r2
 80035cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ce:	4b63      	ldr	r3, [pc, #396]	@ (800375c <HAL_RCC_ClockConfig+0x1b8>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 030f 	and.w	r3, r3, #15
 80035d6:	683a      	ldr	r2, [r7, #0]
 80035d8:	429a      	cmp	r2, r3
 80035da:	d001      	beq.n	80035e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e0b8      	b.n	8003752 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0302 	and.w	r3, r3, #2
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d020      	beq.n	800362e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0304 	and.w	r3, r3, #4
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d005      	beq.n	8003604 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035f8:	4b59      	ldr	r3, [pc, #356]	@ (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	4a58      	ldr	r2, [pc, #352]	@ (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 80035fe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003602:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0308 	and.w	r3, r3, #8
 800360c:	2b00      	cmp	r3, #0
 800360e:	d005      	beq.n	800361c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003610:	4b53      	ldr	r3, [pc, #332]	@ (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	4a52      	ldr	r2, [pc, #328]	@ (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003616:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800361a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800361c:	4b50      	ldr	r3, [pc, #320]	@ (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	494d      	ldr	r1, [pc, #308]	@ (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 800362a:	4313      	orrs	r3, r2
 800362c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 0301 	and.w	r3, r3, #1
 8003636:	2b00      	cmp	r3, #0
 8003638:	d044      	beq.n	80036c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	2b01      	cmp	r3, #1
 8003640:	d107      	bne.n	8003652 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003642:	4b47      	ldr	r3, [pc, #284]	@ (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d119      	bne.n	8003682 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e07f      	b.n	8003752 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	2b02      	cmp	r3, #2
 8003658:	d003      	beq.n	8003662 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800365e:	2b03      	cmp	r3, #3
 8003660:	d107      	bne.n	8003672 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003662:	4b3f      	ldr	r3, [pc, #252]	@ (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d109      	bne.n	8003682 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e06f      	b.n	8003752 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003672:	4b3b      	ldr	r3, [pc, #236]	@ (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 0302 	and.w	r3, r3, #2
 800367a:	2b00      	cmp	r3, #0
 800367c:	d101      	bne.n	8003682 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e067      	b.n	8003752 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003682:	4b37      	ldr	r3, [pc, #220]	@ (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	f023 0203 	bic.w	r2, r3, #3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	4934      	ldr	r1, [pc, #208]	@ (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003690:	4313      	orrs	r3, r2
 8003692:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003694:	f7ff f836 	bl	8002704 <HAL_GetTick>
 8003698:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800369a:	e00a      	b.n	80036b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800369c:	f7ff f832 	bl	8002704 <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d901      	bls.n	80036b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036ae:	2303      	movs	r3, #3
 80036b0:	e04f      	b.n	8003752 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036b2:	4b2b      	ldr	r3, [pc, #172]	@ (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f003 020c 	and.w	r2, r3, #12
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d1eb      	bne.n	800369c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036c4:	4b25      	ldr	r3, [pc, #148]	@ (800375c <HAL_RCC_ClockConfig+0x1b8>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 030f 	and.w	r3, r3, #15
 80036cc:	683a      	ldr	r2, [r7, #0]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d20c      	bcs.n	80036ec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036d2:	4b22      	ldr	r3, [pc, #136]	@ (800375c <HAL_RCC_ClockConfig+0x1b8>)
 80036d4:	683a      	ldr	r2, [r7, #0]
 80036d6:	b2d2      	uxtb	r2, r2
 80036d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036da:	4b20      	ldr	r3, [pc, #128]	@ (800375c <HAL_RCC_ClockConfig+0x1b8>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 030f 	and.w	r3, r3, #15
 80036e2:	683a      	ldr	r2, [r7, #0]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d001      	beq.n	80036ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e032      	b.n	8003752 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0304 	and.w	r3, r3, #4
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d008      	beq.n	800370a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036f8:	4b19      	ldr	r3, [pc, #100]	@ (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	4916      	ldr	r1, [pc, #88]	@ (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003706:	4313      	orrs	r3, r2
 8003708:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0308 	and.w	r3, r3, #8
 8003712:	2b00      	cmp	r3, #0
 8003714:	d009      	beq.n	800372a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003716:	4b12      	ldr	r3, [pc, #72]	@ (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	00db      	lsls	r3, r3, #3
 8003724:	490e      	ldr	r1, [pc, #56]	@ (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003726:	4313      	orrs	r3, r2
 8003728:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800372a:	f000 f855 	bl	80037d8 <HAL_RCC_GetSysClockFreq>
 800372e:	4602      	mov	r2, r0
 8003730:	4b0b      	ldr	r3, [pc, #44]	@ (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	091b      	lsrs	r3, r3, #4
 8003736:	f003 030f 	and.w	r3, r3, #15
 800373a:	490a      	ldr	r1, [pc, #40]	@ (8003764 <HAL_RCC_ClockConfig+0x1c0>)
 800373c:	5ccb      	ldrb	r3, [r1, r3]
 800373e:	fa22 f303 	lsr.w	r3, r2, r3
 8003742:	4a09      	ldr	r2, [pc, #36]	@ (8003768 <HAL_RCC_ClockConfig+0x1c4>)
 8003744:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003746:	4b09      	ldr	r3, [pc, #36]	@ (800376c <HAL_RCC_ClockConfig+0x1c8>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4618      	mov	r0, r3
 800374c:	f7fe ff96 	bl	800267c <HAL_InitTick>

  return HAL_OK;
 8003750:	2300      	movs	r3, #0
}
 8003752:	4618      	mov	r0, r3
 8003754:	3710      	adds	r7, #16
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
 800375a:	bf00      	nop
 800375c:	40023c00 	.word	0x40023c00
 8003760:	40023800 	.word	0x40023800
 8003764:	08008f6c 	.word	0x08008f6c
 8003768:	2000029c 	.word	0x2000029c
 800376c:	200002a0 	.word	0x200002a0

08003770 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003770:	b480      	push	{r7}
 8003772:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003774:	4b03      	ldr	r3, [pc, #12]	@ (8003784 <HAL_RCC_GetHCLKFreq+0x14>)
 8003776:	681b      	ldr	r3, [r3, #0]
}
 8003778:	4618      	mov	r0, r3
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop
 8003784:	2000029c 	.word	0x2000029c

08003788 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800378c:	f7ff fff0 	bl	8003770 <HAL_RCC_GetHCLKFreq>
 8003790:	4602      	mov	r2, r0
 8003792:	4b05      	ldr	r3, [pc, #20]	@ (80037a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	0a9b      	lsrs	r3, r3, #10
 8003798:	f003 0307 	and.w	r3, r3, #7
 800379c:	4903      	ldr	r1, [pc, #12]	@ (80037ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800379e:	5ccb      	ldrb	r3, [r1, r3]
 80037a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	40023800 	.word	0x40023800
 80037ac:	08008f7c 	.word	0x08008f7c

080037b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80037b4:	f7ff ffdc 	bl	8003770 <HAL_RCC_GetHCLKFreq>
 80037b8:	4602      	mov	r2, r0
 80037ba:	4b05      	ldr	r3, [pc, #20]	@ (80037d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	0b5b      	lsrs	r3, r3, #13
 80037c0:	f003 0307 	and.w	r3, r3, #7
 80037c4:	4903      	ldr	r1, [pc, #12]	@ (80037d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037c6:	5ccb      	ldrb	r3, [r1, r3]
 80037c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	40023800 	.word	0x40023800
 80037d4:	08008f7c 	.word	0x08008f7c

080037d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037dc:	b0ae      	sub	sp, #184	@ 0xb8
 80037de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80037e0:	2300      	movs	r3, #0
 80037e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80037e6:	2300      	movs	r3, #0
 80037e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80037ec:	2300      	movs	r3, #0
 80037ee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80037f2:	2300      	movs	r3, #0
 80037f4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80037f8:	2300      	movs	r3, #0
 80037fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037fe:	4bcb      	ldr	r3, [pc, #812]	@ (8003b2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f003 030c 	and.w	r3, r3, #12
 8003806:	2b0c      	cmp	r3, #12
 8003808:	f200 8206 	bhi.w	8003c18 <HAL_RCC_GetSysClockFreq+0x440>
 800380c:	a201      	add	r2, pc, #4	@ (adr r2, 8003814 <HAL_RCC_GetSysClockFreq+0x3c>)
 800380e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003812:	bf00      	nop
 8003814:	08003849 	.word	0x08003849
 8003818:	08003c19 	.word	0x08003c19
 800381c:	08003c19 	.word	0x08003c19
 8003820:	08003c19 	.word	0x08003c19
 8003824:	08003851 	.word	0x08003851
 8003828:	08003c19 	.word	0x08003c19
 800382c:	08003c19 	.word	0x08003c19
 8003830:	08003c19 	.word	0x08003c19
 8003834:	08003859 	.word	0x08003859
 8003838:	08003c19 	.word	0x08003c19
 800383c:	08003c19 	.word	0x08003c19
 8003840:	08003c19 	.word	0x08003c19
 8003844:	08003a49 	.word	0x08003a49
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003848:	4bb9      	ldr	r3, [pc, #740]	@ (8003b30 <HAL_RCC_GetSysClockFreq+0x358>)
 800384a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800384e:	e1e7      	b.n	8003c20 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003850:	4bb8      	ldr	r3, [pc, #736]	@ (8003b34 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003852:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003856:	e1e3      	b.n	8003c20 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003858:	4bb4      	ldr	r3, [pc, #720]	@ (8003b2c <HAL_RCC_GetSysClockFreq+0x354>)
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003860:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003864:	4bb1      	ldr	r3, [pc, #708]	@ (8003b2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d071      	beq.n	8003954 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003870:	4bae      	ldr	r3, [pc, #696]	@ (8003b2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	099b      	lsrs	r3, r3, #6
 8003876:	2200      	movs	r2, #0
 8003878:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800387c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003880:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003884:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003888:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800388c:	2300      	movs	r3, #0
 800388e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003892:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003896:	4622      	mov	r2, r4
 8003898:	462b      	mov	r3, r5
 800389a:	f04f 0000 	mov.w	r0, #0
 800389e:	f04f 0100 	mov.w	r1, #0
 80038a2:	0159      	lsls	r1, r3, #5
 80038a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038a8:	0150      	lsls	r0, r2, #5
 80038aa:	4602      	mov	r2, r0
 80038ac:	460b      	mov	r3, r1
 80038ae:	4621      	mov	r1, r4
 80038b0:	1a51      	subs	r1, r2, r1
 80038b2:	6439      	str	r1, [r7, #64]	@ 0x40
 80038b4:	4629      	mov	r1, r5
 80038b6:	eb63 0301 	sbc.w	r3, r3, r1
 80038ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80038bc:	f04f 0200 	mov.w	r2, #0
 80038c0:	f04f 0300 	mov.w	r3, #0
 80038c4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80038c8:	4649      	mov	r1, r9
 80038ca:	018b      	lsls	r3, r1, #6
 80038cc:	4641      	mov	r1, r8
 80038ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80038d2:	4641      	mov	r1, r8
 80038d4:	018a      	lsls	r2, r1, #6
 80038d6:	4641      	mov	r1, r8
 80038d8:	1a51      	subs	r1, r2, r1
 80038da:	63b9      	str	r1, [r7, #56]	@ 0x38
 80038dc:	4649      	mov	r1, r9
 80038de:	eb63 0301 	sbc.w	r3, r3, r1
 80038e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80038e4:	f04f 0200 	mov.w	r2, #0
 80038e8:	f04f 0300 	mov.w	r3, #0
 80038ec:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80038f0:	4649      	mov	r1, r9
 80038f2:	00cb      	lsls	r3, r1, #3
 80038f4:	4641      	mov	r1, r8
 80038f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038fa:	4641      	mov	r1, r8
 80038fc:	00ca      	lsls	r2, r1, #3
 80038fe:	4610      	mov	r0, r2
 8003900:	4619      	mov	r1, r3
 8003902:	4603      	mov	r3, r0
 8003904:	4622      	mov	r2, r4
 8003906:	189b      	adds	r3, r3, r2
 8003908:	633b      	str	r3, [r7, #48]	@ 0x30
 800390a:	462b      	mov	r3, r5
 800390c:	460a      	mov	r2, r1
 800390e:	eb42 0303 	adc.w	r3, r2, r3
 8003912:	637b      	str	r3, [r7, #52]	@ 0x34
 8003914:	f04f 0200 	mov.w	r2, #0
 8003918:	f04f 0300 	mov.w	r3, #0
 800391c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003920:	4629      	mov	r1, r5
 8003922:	024b      	lsls	r3, r1, #9
 8003924:	4621      	mov	r1, r4
 8003926:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800392a:	4621      	mov	r1, r4
 800392c:	024a      	lsls	r2, r1, #9
 800392e:	4610      	mov	r0, r2
 8003930:	4619      	mov	r1, r3
 8003932:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003936:	2200      	movs	r2, #0
 8003938:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800393c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003940:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003944:	f7fd f960 	bl	8000c08 <__aeabi_uldivmod>
 8003948:	4602      	mov	r2, r0
 800394a:	460b      	mov	r3, r1
 800394c:	4613      	mov	r3, r2
 800394e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003952:	e067      	b.n	8003a24 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003954:	4b75      	ldr	r3, [pc, #468]	@ (8003b2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	099b      	lsrs	r3, r3, #6
 800395a:	2200      	movs	r2, #0
 800395c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003960:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003964:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003968:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800396c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800396e:	2300      	movs	r3, #0
 8003970:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003972:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003976:	4622      	mov	r2, r4
 8003978:	462b      	mov	r3, r5
 800397a:	f04f 0000 	mov.w	r0, #0
 800397e:	f04f 0100 	mov.w	r1, #0
 8003982:	0159      	lsls	r1, r3, #5
 8003984:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003988:	0150      	lsls	r0, r2, #5
 800398a:	4602      	mov	r2, r0
 800398c:	460b      	mov	r3, r1
 800398e:	4621      	mov	r1, r4
 8003990:	1a51      	subs	r1, r2, r1
 8003992:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003994:	4629      	mov	r1, r5
 8003996:	eb63 0301 	sbc.w	r3, r3, r1
 800399a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800399c:	f04f 0200 	mov.w	r2, #0
 80039a0:	f04f 0300 	mov.w	r3, #0
 80039a4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80039a8:	4649      	mov	r1, r9
 80039aa:	018b      	lsls	r3, r1, #6
 80039ac:	4641      	mov	r1, r8
 80039ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80039b2:	4641      	mov	r1, r8
 80039b4:	018a      	lsls	r2, r1, #6
 80039b6:	4641      	mov	r1, r8
 80039b8:	ebb2 0a01 	subs.w	sl, r2, r1
 80039bc:	4649      	mov	r1, r9
 80039be:	eb63 0b01 	sbc.w	fp, r3, r1
 80039c2:	f04f 0200 	mov.w	r2, #0
 80039c6:	f04f 0300 	mov.w	r3, #0
 80039ca:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80039ce:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80039d2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80039d6:	4692      	mov	sl, r2
 80039d8:	469b      	mov	fp, r3
 80039da:	4623      	mov	r3, r4
 80039dc:	eb1a 0303 	adds.w	r3, sl, r3
 80039e0:	623b      	str	r3, [r7, #32]
 80039e2:	462b      	mov	r3, r5
 80039e4:	eb4b 0303 	adc.w	r3, fp, r3
 80039e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80039ea:	f04f 0200 	mov.w	r2, #0
 80039ee:	f04f 0300 	mov.w	r3, #0
 80039f2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80039f6:	4629      	mov	r1, r5
 80039f8:	028b      	lsls	r3, r1, #10
 80039fa:	4621      	mov	r1, r4
 80039fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a00:	4621      	mov	r1, r4
 8003a02:	028a      	lsls	r2, r1, #10
 8003a04:	4610      	mov	r0, r2
 8003a06:	4619      	mov	r1, r3
 8003a08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a10:	677a      	str	r2, [r7, #116]	@ 0x74
 8003a12:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003a16:	f7fd f8f7 	bl	8000c08 <__aeabi_uldivmod>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	460b      	mov	r3, r1
 8003a1e:	4613      	mov	r3, r2
 8003a20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003a24:	4b41      	ldr	r3, [pc, #260]	@ (8003b2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	0c1b      	lsrs	r3, r3, #16
 8003a2a:	f003 0303 	and.w	r3, r3, #3
 8003a2e:	3301      	adds	r3, #1
 8003a30:	005b      	lsls	r3, r3, #1
 8003a32:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003a36:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003a3a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003a3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003a46:	e0eb      	b.n	8003c20 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a48:	4b38      	ldr	r3, [pc, #224]	@ (8003b2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a54:	4b35      	ldr	r3, [pc, #212]	@ (8003b2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d06b      	beq.n	8003b38 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a60:	4b32      	ldr	r3, [pc, #200]	@ (8003b2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	099b      	lsrs	r3, r3, #6
 8003a66:	2200      	movs	r2, #0
 8003a68:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003a6a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003a6c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003a6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a72:	663b      	str	r3, [r7, #96]	@ 0x60
 8003a74:	2300      	movs	r3, #0
 8003a76:	667b      	str	r3, [r7, #100]	@ 0x64
 8003a78:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003a7c:	4622      	mov	r2, r4
 8003a7e:	462b      	mov	r3, r5
 8003a80:	f04f 0000 	mov.w	r0, #0
 8003a84:	f04f 0100 	mov.w	r1, #0
 8003a88:	0159      	lsls	r1, r3, #5
 8003a8a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a8e:	0150      	lsls	r0, r2, #5
 8003a90:	4602      	mov	r2, r0
 8003a92:	460b      	mov	r3, r1
 8003a94:	4621      	mov	r1, r4
 8003a96:	1a51      	subs	r1, r2, r1
 8003a98:	61b9      	str	r1, [r7, #24]
 8003a9a:	4629      	mov	r1, r5
 8003a9c:	eb63 0301 	sbc.w	r3, r3, r1
 8003aa0:	61fb      	str	r3, [r7, #28]
 8003aa2:	f04f 0200 	mov.w	r2, #0
 8003aa6:	f04f 0300 	mov.w	r3, #0
 8003aaa:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003aae:	4659      	mov	r1, fp
 8003ab0:	018b      	lsls	r3, r1, #6
 8003ab2:	4651      	mov	r1, sl
 8003ab4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ab8:	4651      	mov	r1, sl
 8003aba:	018a      	lsls	r2, r1, #6
 8003abc:	4651      	mov	r1, sl
 8003abe:	ebb2 0801 	subs.w	r8, r2, r1
 8003ac2:	4659      	mov	r1, fp
 8003ac4:	eb63 0901 	sbc.w	r9, r3, r1
 8003ac8:	f04f 0200 	mov.w	r2, #0
 8003acc:	f04f 0300 	mov.w	r3, #0
 8003ad0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ad4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ad8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003adc:	4690      	mov	r8, r2
 8003ade:	4699      	mov	r9, r3
 8003ae0:	4623      	mov	r3, r4
 8003ae2:	eb18 0303 	adds.w	r3, r8, r3
 8003ae6:	613b      	str	r3, [r7, #16]
 8003ae8:	462b      	mov	r3, r5
 8003aea:	eb49 0303 	adc.w	r3, r9, r3
 8003aee:	617b      	str	r3, [r7, #20]
 8003af0:	f04f 0200 	mov.w	r2, #0
 8003af4:	f04f 0300 	mov.w	r3, #0
 8003af8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003afc:	4629      	mov	r1, r5
 8003afe:	024b      	lsls	r3, r1, #9
 8003b00:	4621      	mov	r1, r4
 8003b02:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b06:	4621      	mov	r1, r4
 8003b08:	024a      	lsls	r2, r1, #9
 8003b0a:	4610      	mov	r0, r2
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003b12:	2200      	movs	r2, #0
 8003b14:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003b16:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003b18:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003b1c:	f7fd f874 	bl	8000c08 <__aeabi_uldivmod>
 8003b20:	4602      	mov	r2, r0
 8003b22:	460b      	mov	r3, r1
 8003b24:	4613      	mov	r3, r2
 8003b26:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003b2a:	e065      	b.n	8003bf8 <HAL_RCC_GetSysClockFreq+0x420>
 8003b2c:	40023800 	.word	0x40023800
 8003b30:	00f42400 	.word	0x00f42400
 8003b34:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b38:	4b3d      	ldr	r3, [pc, #244]	@ (8003c30 <HAL_RCC_GetSysClockFreq+0x458>)
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	099b      	lsrs	r3, r3, #6
 8003b3e:	2200      	movs	r2, #0
 8003b40:	4618      	mov	r0, r3
 8003b42:	4611      	mov	r1, r2
 8003b44:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003b48:	653b      	str	r3, [r7, #80]	@ 0x50
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	657b      	str	r3, [r7, #84]	@ 0x54
 8003b4e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003b52:	4642      	mov	r2, r8
 8003b54:	464b      	mov	r3, r9
 8003b56:	f04f 0000 	mov.w	r0, #0
 8003b5a:	f04f 0100 	mov.w	r1, #0
 8003b5e:	0159      	lsls	r1, r3, #5
 8003b60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b64:	0150      	lsls	r0, r2, #5
 8003b66:	4602      	mov	r2, r0
 8003b68:	460b      	mov	r3, r1
 8003b6a:	4641      	mov	r1, r8
 8003b6c:	1a51      	subs	r1, r2, r1
 8003b6e:	60b9      	str	r1, [r7, #8]
 8003b70:	4649      	mov	r1, r9
 8003b72:	eb63 0301 	sbc.w	r3, r3, r1
 8003b76:	60fb      	str	r3, [r7, #12]
 8003b78:	f04f 0200 	mov.w	r2, #0
 8003b7c:	f04f 0300 	mov.w	r3, #0
 8003b80:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003b84:	4659      	mov	r1, fp
 8003b86:	018b      	lsls	r3, r1, #6
 8003b88:	4651      	mov	r1, sl
 8003b8a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b8e:	4651      	mov	r1, sl
 8003b90:	018a      	lsls	r2, r1, #6
 8003b92:	4651      	mov	r1, sl
 8003b94:	1a54      	subs	r4, r2, r1
 8003b96:	4659      	mov	r1, fp
 8003b98:	eb63 0501 	sbc.w	r5, r3, r1
 8003b9c:	f04f 0200 	mov.w	r2, #0
 8003ba0:	f04f 0300 	mov.w	r3, #0
 8003ba4:	00eb      	lsls	r3, r5, #3
 8003ba6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003baa:	00e2      	lsls	r2, r4, #3
 8003bac:	4614      	mov	r4, r2
 8003bae:	461d      	mov	r5, r3
 8003bb0:	4643      	mov	r3, r8
 8003bb2:	18e3      	adds	r3, r4, r3
 8003bb4:	603b      	str	r3, [r7, #0]
 8003bb6:	464b      	mov	r3, r9
 8003bb8:	eb45 0303 	adc.w	r3, r5, r3
 8003bbc:	607b      	str	r3, [r7, #4]
 8003bbe:	f04f 0200 	mov.w	r2, #0
 8003bc2:	f04f 0300 	mov.w	r3, #0
 8003bc6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003bca:	4629      	mov	r1, r5
 8003bcc:	028b      	lsls	r3, r1, #10
 8003bce:	4621      	mov	r1, r4
 8003bd0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003bd4:	4621      	mov	r1, r4
 8003bd6:	028a      	lsls	r2, r1, #10
 8003bd8:	4610      	mov	r0, r2
 8003bda:	4619      	mov	r1, r3
 8003bdc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003be0:	2200      	movs	r2, #0
 8003be2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003be4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003be6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003bea:	f7fd f80d 	bl	8000c08 <__aeabi_uldivmod>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	4613      	mov	r3, r2
 8003bf4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003bf8:	4b0d      	ldr	r3, [pc, #52]	@ (8003c30 <HAL_RCC_GetSysClockFreq+0x458>)
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	0f1b      	lsrs	r3, r3, #28
 8003bfe:	f003 0307 	and.w	r3, r3, #7
 8003c02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003c06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003c0a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003c0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c12:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c16:	e003      	b.n	8003c20 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c18:	4b06      	ldr	r3, [pc, #24]	@ (8003c34 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003c1a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c1e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c20:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	37b8      	adds	r7, #184	@ 0xb8
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c2e:	bf00      	nop
 8003c30:	40023800 	.word	0x40023800
 8003c34:	00f42400 	.word	0x00f42400

08003c38 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b086      	sub	sp, #24
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d101      	bne.n	8003c4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e28d      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0301 	and.w	r3, r3, #1
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	f000 8083 	beq.w	8003d5e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003c58:	4b94      	ldr	r3, [pc, #592]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	f003 030c 	and.w	r3, r3, #12
 8003c60:	2b04      	cmp	r3, #4
 8003c62:	d019      	beq.n	8003c98 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003c64:	4b91      	ldr	r3, [pc, #580]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	f003 030c 	and.w	r3, r3, #12
        || \
 8003c6c:	2b08      	cmp	r3, #8
 8003c6e:	d106      	bne.n	8003c7e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003c70:	4b8e      	ldr	r3, [pc, #568]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c7c:	d00c      	beq.n	8003c98 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c7e:	4b8b      	ldr	r3, [pc, #556]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003c86:	2b0c      	cmp	r3, #12
 8003c88:	d112      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c8a:	4b88      	ldr	r3, [pc, #544]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c92:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c96:	d10b      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c98:	4b84      	ldr	r3, [pc, #528]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d05b      	beq.n	8003d5c <HAL_RCC_OscConfig+0x124>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d157      	bne.n	8003d5c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	e25a      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cb8:	d106      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x90>
 8003cba:	4b7c      	ldr	r3, [pc, #496]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a7b      	ldr	r2, [pc, #492]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003cc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cc4:	6013      	str	r3, [r2, #0]
 8003cc6:	e01d      	b.n	8003d04 <HAL_RCC_OscConfig+0xcc>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cd0:	d10c      	bne.n	8003cec <HAL_RCC_OscConfig+0xb4>
 8003cd2:	4b76      	ldr	r3, [pc, #472]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a75      	ldr	r2, [pc, #468]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003cd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003cdc:	6013      	str	r3, [r2, #0]
 8003cde:	4b73      	ldr	r3, [pc, #460]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a72      	ldr	r2, [pc, #456]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003ce4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ce8:	6013      	str	r3, [r2, #0]
 8003cea:	e00b      	b.n	8003d04 <HAL_RCC_OscConfig+0xcc>
 8003cec:	4b6f      	ldr	r3, [pc, #444]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a6e      	ldr	r2, [pc, #440]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003cf2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cf6:	6013      	str	r3, [r2, #0]
 8003cf8:	4b6c      	ldr	r3, [pc, #432]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a6b      	ldr	r2, [pc, #428]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003cfe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d013      	beq.n	8003d34 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d0c:	f7fe fcfa 	bl	8002704 <HAL_GetTick>
 8003d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d12:	e008      	b.n	8003d26 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d14:	f7fe fcf6 	bl	8002704 <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	2b64      	cmp	r3, #100	@ 0x64
 8003d20:	d901      	bls.n	8003d26 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	e21f      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d26:	4b61      	ldr	r3, [pc, #388]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d0f0      	beq.n	8003d14 <HAL_RCC_OscConfig+0xdc>
 8003d32:	e014      	b.n	8003d5e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d34:	f7fe fce6 	bl	8002704 <HAL_GetTick>
 8003d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d3a:	e008      	b.n	8003d4e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d3c:	f7fe fce2 	bl	8002704 <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	2b64      	cmp	r3, #100	@ 0x64
 8003d48:	d901      	bls.n	8003d4e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e20b      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d4e:	4b57      	ldr	r3, [pc, #348]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d1f0      	bne.n	8003d3c <HAL_RCC_OscConfig+0x104>
 8003d5a:	e000      	b.n	8003d5e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d06f      	beq.n	8003e4a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003d6a:	4b50      	ldr	r3, [pc, #320]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f003 030c 	and.w	r3, r3, #12
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d017      	beq.n	8003da6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003d76:	4b4d      	ldr	r3, [pc, #308]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f003 030c 	and.w	r3, r3, #12
        || \
 8003d7e:	2b08      	cmp	r3, #8
 8003d80:	d105      	bne.n	8003d8e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003d82:	4b4a      	ldr	r3, [pc, #296]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00b      	beq.n	8003da6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d8e:	4b47      	ldr	r3, [pc, #284]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003d96:	2b0c      	cmp	r3, #12
 8003d98:	d11c      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d9a:	4b44      	ldr	r3, [pc, #272]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d116      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003da6:	4b41      	ldr	r3, [pc, #260]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 0302 	and.w	r3, r3, #2
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d005      	beq.n	8003dbe <HAL_RCC_OscConfig+0x186>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d001      	beq.n	8003dbe <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e1d3      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dbe:	4b3b      	ldr	r3, [pc, #236]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	691b      	ldr	r3, [r3, #16]
 8003dca:	00db      	lsls	r3, r3, #3
 8003dcc:	4937      	ldr	r1, [pc, #220]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dd2:	e03a      	b.n	8003e4a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d020      	beq.n	8003e1e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ddc:	4b34      	ldr	r3, [pc, #208]	@ (8003eb0 <HAL_RCC_OscConfig+0x278>)
 8003dde:	2201      	movs	r2, #1
 8003de0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de2:	f7fe fc8f 	bl	8002704 <HAL_GetTick>
 8003de6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003de8:	e008      	b.n	8003dfc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dea:	f7fe fc8b 	bl	8002704 <HAL_GetTick>
 8003dee:	4602      	mov	r2, r0
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	d901      	bls.n	8003dfc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	e1b4      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dfc:	4b2b      	ldr	r3, [pc, #172]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0302 	and.w	r3, r3, #2
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d0f0      	beq.n	8003dea <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e08:	4b28      	ldr	r3, [pc, #160]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	691b      	ldr	r3, [r3, #16]
 8003e14:	00db      	lsls	r3, r3, #3
 8003e16:	4925      	ldr	r1, [pc, #148]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	600b      	str	r3, [r1, #0]
 8003e1c:	e015      	b.n	8003e4a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e1e:	4b24      	ldr	r3, [pc, #144]	@ (8003eb0 <HAL_RCC_OscConfig+0x278>)
 8003e20:	2200      	movs	r2, #0
 8003e22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e24:	f7fe fc6e 	bl	8002704 <HAL_GetTick>
 8003e28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e2a:	e008      	b.n	8003e3e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e2c:	f7fe fc6a 	bl	8002704 <HAL_GetTick>
 8003e30:	4602      	mov	r2, r0
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	2b02      	cmp	r3, #2
 8003e38:	d901      	bls.n	8003e3e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e193      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e3e:	4b1b      	ldr	r3, [pc, #108]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0302 	and.w	r3, r3, #2
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d1f0      	bne.n	8003e2c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0308 	and.w	r3, r3, #8
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d036      	beq.n	8003ec4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	695b      	ldr	r3, [r3, #20]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d016      	beq.n	8003e8c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e5e:	4b15      	ldr	r3, [pc, #84]	@ (8003eb4 <HAL_RCC_OscConfig+0x27c>)
 8003e60:	2201      	movs	r2, #1
 8003e62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e64:	f7fe fc4e 	bl	8002704 <HAL_GetTick>
 8003e68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e6a:	e008      	b.n	8003e7e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e6c:	f7fe fc4a 	bl	8002704 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d901      	bls.n	8003e7e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e173      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e7e:	4b0b      	ldr	r3, [pc, #44]	@ (8003eac <HAL_RCC_OscConfig+0x274>)
 8003e80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e82:	f003 0302 	and.w	r3, r3, #2
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d0f0      	beq.n	8003e6c <HAL_RCC_OscConfig+0x234>
 8003e8a:	e01b      	b.n	8003ec4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e8c:	4b09      	ldr	r3, [pc, #36]	@ (8003eb4 <HAL_RCC_OscConfig+0x27c>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e92:	f7fe fc37 	bl	8002704 <HAL_GetTick>
 8003e96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e98:	e00e      	b.n	8003eb8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e9a:	f7fe fc33 	bl	8002704 <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	2b02      	cmp	r3, #2
 8003ea6:	d907      	bls.n	8003eb8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003ea8:	2303      	movs	r3, #3
 8003eaa:	e15c      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
 8003eac:	40023800 	.word	0x40023800
 8003eb0:	42470000 	.word	0x42470000
 8003eb4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003eb8:	4b8a      	ldr	r3, [pc, #552]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003eba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ebc:	f003 0302 	and.w	r3, r3, #2
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d1ea      	bne.n	8003e9a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0304 	and.w	r3, r3, #4
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	f000 8097 	beq.w	8004000 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ed6:	4b83      	ldr	r3, [pc, #524]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d10f      	bne.n	8003f02 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	60bb      	str	r3, [r7, #8]
 8003ee6:	4b7f      	ldr	r3, [pc, #508]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eea:	4a7e      	ldr	r2, [pc, #504]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003eec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ef0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ef2:	4b7c      	ldr	r3, [pc, #496]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003efa:	60bb      	str	r3, [r7, #8]
 8003efc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003efe:	2301      	movs	r3, #1
 8003f00:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f02:	4b79      	ldr	r3, [pc, #484]	@ (80040e8 <HAL_RCC_OscConfig+0x4b0>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d118      	bne.n	8003f40 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f0e:	4b76      	ldr	r3, [pc, #472]	@ (80040e8 <HAL_RCC_OscConfig+0x4b0>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a75      	ldr	r2, [pc, #468]	@ (80040e8 <HAL_RCC_OscConfig+0x4b0>)
 8003f14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f1a:	f7fe fbf3 	bl	8002704 <HAL_GetTick>
 8003f1e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f20:	e008      	b.n	8003f34 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f22:	f7fe fbef 	bl	8002704 <HAL_GetTick>
 8003f26:	4602      	mov	r2, r0
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	1ad3      	subs	r3, r2, r3
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	d901      	bls.n	8003f34 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003f30:	2303      	movs	r3, #3
 8003f32:	e118      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f34:	4b6c      	ldr	r3, [pc, #432]	@ (80040e8 <HAL_RCC_OscConfig+0x4b0>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d0f0      	beq.n	8003f22 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d106      	bne.n	8003f56 <HAL_RCC_OscConfig+0x31e>
 8003f48:	4b66      	ldr	r3, [pc, #408]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003f4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f4c:	4a65      	ldr	r2, [pc, #404]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003f4e:	f043 0301 	orr.w	r3, r3, #1
 8003f52:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f54:	e01c      	b.n	8003f90 <HAL_RCC_OscConfig+0x358>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	2b05      	cmp	r3, #5
 8003f5c:	d10c      	bne.n	8003f78 <HAL_RCC_OscConfig+0x340>
 8003f5e:	4b61      	ldr	r3, [pc, #388]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003f60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f62:	4a60      	ldr	r2, [pc, #384]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003f64:	f043 0304 	orr.w	r3, r3, #4
 8003f68:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f6a:	4b5e      	ldr	r3, [pc, #376]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003f6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f6e:	4a5d      	ldr	r2, [pc, #372]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003f70:	f043 0301 	orr.w	r3, r3, #1
 8003f74:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f76:	e00b      	b.n	8003f90 <HAL_RCC_OscConfig+0x358>
 8003f78:	4b5a      	ldr	r3, [pc, #360]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003f7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f7c:	4a59      	ldr	r2, [pc, #356]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003f7e:	f023 0301 	bic.w	r3, r3, #1
 8003f82:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f84:	4b57      	ldr	r3, [pc, #348]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003f86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f88:	4a56      	ldr	r2, [pc, #344]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003f8a:	f023 0304 	bic.w	r3, r3, #4
 8003f8e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d015      	beq.n	8003fc4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f98:	f7fe fbb4 	bl	8002704 <HAL_GetTick>
 8003f9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f9e:	e00a      	b.n	8003fb6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fa0:	f7fe fbb0 	bl	8002704 <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d901      	bls.n	8003fb6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003fb2:	2303      	movs	r3, #3
 8003fb4:	e0d7      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fb6:	4b4b      	ldr	r3, [pc, #300]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003fb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d0ee      	beq.n	8003fa0 <HAL_RCC_OscConfig+0x368>
 8003fc2:	e014      	b.n	8003fee <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fc4:	f7fe fb9e 	bl	8002704 <HAL_GetTick>
 8003fc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fca:	e00a      	b.n	8003fe2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fcc:	f7fe fb9a 	bl	8002704 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d901      	bls.n	8003fe2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e0c1      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fe2:	4b40      	ldr	r3, [pc, #256]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003fe4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d1ee      	bne.n	8003fcc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003fee:	7dfb      	ldrb	r3, [r7, #23]
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d105      	bne.n	8004000 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ff4:	4b3b      	ldr	r3, [pc, #236]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ff8:	4a3a      	ldr	r2, [pc, #232]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003ffa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ffe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	699b      	ldr	r3, [r3, #24]
 8004004:	2b00      	cmp	r3, #0
 8004006:	f000 80ad 	beq.w	8004164 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800400a:	4b36      	ldr	r3, [pc, #216]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	f003 030c 	and.w	r3, r3, #12
 8004012:	2b08      	cmp	r3, #8
 8004014:	d060      	beq.n	80040d8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	2b02      	cmp	r3, #2
 800401c:	d145      	bne.n	80040aa <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800401e:	4b33      	ldr	r3, [pc, #204]	@ (80040ec <HAL_RCC_OscConfig+0x4b4>)
 8004020:	2200      	movs	r2, #0
 8004022:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004024:	f7fe fb6e 	bl	8002704 <HAL_GetTick>
 8004028:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800402a:	e008      	b.n	800403e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800402c:	f7fe fb6a 	bl	8002704 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	2b02      	cmp	r3, #2
 8004038:	d901      	bls.n	800403e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e093      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800403e:	4b29      	ldr	r3, [pc, #164]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d1f0      	bne.n	800402c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	69da      	ldr	r2, [r3, #28]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a1b      	ldr	r3, [r3, #32]
 8004052:	431a      	orrs	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004058:	019b      	lsls	r3, r3, #6
 800405a:	431a      	orrs	r2, r3
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004060:	085b      	lsrs	r3, r3, #1
 8004062:	3b01      	subs	r3, #1
 8004064:	041b      	lsls	r3, r3, #16
 8004066:	431a      	orrs	r2, r3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800406c:	061b      	lsls	r3, r3, #24
 800406e:	431a      	orrs	r2, r3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004074:	071b      	lsls	r3, r3, #28
 8004076:	491b      	ldr	r1, [pc, #108]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8004078:	4313      	orrs	r3, r2
 800407a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800407c:	4b1b      	ldr	r3, [pc, #108]	@ (80040ec <HAL_RCC_OscConfig+0x4b4>)
 800407e:	2201      	movs	r2, #1
 8004080:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004082:	f7fe fb3f 	bl	8002704 <HAL_GetTick>
 8004086:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004088:	e008      	b.n	800409c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800408a:	f7fe fb3b 	bl	8002704 <HAL_GetTick>
 800408e:	4602      	mov	r2, r0
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	1ad3      	subs	r3, r2, r3
 8004094:	2b02      	cmp	r3, #2
 8004096:	d901      	bls.n	800409c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e064      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800409c:	4b11      	ldr	r3, [pc, #68]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d0f0      	beq.n	800408a <HAL_RCC_OscConfig+0x452>
 80040a8:	e05c      	b.n	8004164 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040aa:	4b10      	ldr	r3, [pc, #64]	@ (80040ec <HAL_RCC_OscConfig+0x4b4>)
 80040ac:	2200      	movs	r2, #0
 80040ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040b0:	f7fe fb28 	bl	8002704 <HAL_GetTick>
 80040b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040b6:	e008      	b.n	80040ca <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040b8:	f7fe fb24 	bl	8002704 <HAL_GetTick>
 80040bc:	4602      	mov	r2, r0
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	1ad3      	subs	r3, r2, r3
 80040c2:	2b02      	cmp	r3, #2
 80040c4:	d901      	bls.n	80040ca <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e04d      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040ca:	4b06      	ldr	r3, [pc, #24]	@ (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d1f0      	bne.n	80040b8 <HAL_RCC_OscConfig+0x480>
 80040d6:	e045      	b.n	8004164 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	699b      	ldr	r3, [r3, #24]
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d107      	bne.n	80040f0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	e040      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
 80040e4:	40023800 	.word	0x40023800
 80040e8:	40007000 	.word	0x40007000
 80040ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80040f0:	4b1f      	ldr	r3, [pc, #124]	@ (8004170 <HAL_RCC_OscConfig+0x538>)
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	699b      	ldr	r3, [r3, #24]
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d030      	beq.n	8004160 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004108:	429a      	cmp	r2, r3
 800410a:	d129      	bne.n	8004160 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004116:	429a      	cmp	r2, r3
 8004118:	d122      	bne.n	8004160 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800411a:	68fa      	ldr	r2, [r7, #12]
 800411c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004120:	4013      	ands	r3, r2
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004126:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004128:	4293      	cmp	r3, r2
 800412a:	d119      	bne.n	8004160 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004136:	085b      	lsrs	r3, r3, #1
 8004138:	3b01      	subs	r3, #1
 800413a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800413c:	429a      	cmp	r2, r3
 800413e:	d10f      	bne.n	8004160 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800414a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800414c:	429a      	cmp	r2, r3
 800414e:	d107      	bne.n	8004160 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800415a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800415c:	429a      	cmp	r2, r3
 800415e:	d001      	beq.n	8004164 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	e000      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004164:	2300      	movs	r3, #0
}
 8004166:	4618      	mov	r0, r3
 8004168:	3718      	adds	r7, #24
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	40023800 	.word	0x40023800

08004174 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b082      	sub	sp, #8
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d101      	bne.n	8004186 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e07b      	b.n	800427e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800418a:	2b00      	cmp	r3, #0
 800418c:	d108      	bne.n	80041a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004196:	d009      	beq.n	80041ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2200      	movs	r2, #0
 800419c:	61da      	str	r2, [r3, #28]
 800419e:	e005      	b.n	80041ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2200      	movs	r2, #0
 80041b0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d106      	bne.n	80041cc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f7fe f80c 	bl	80021e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2202      	movs	r2, #2
 80041d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041e2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80041f4:	431a      	orrs	r2, r3
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	68db      	ldr	r3, [r3, #12]
 80041fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041fe:	431a      	orrs	r2, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	691b      	ldr	r3, [r3, #16]
 8004204:	f003 0302 	and.w	r3, r3, #2
 8004208:	431a      	orrs	r2, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	f003 0301 	and.w	r3, r3, #1
 8004212:	431a      	orrs	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	699b      	ldr	r3, [r3, #24]
 8004218:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800421c:	431a      	orrs	r2, r3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	69db      	ldr	r3, [r3, #28]
 8004222:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004226:	431a      	orrs	r2, r3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6a1b      	ldr	r3, [r3, #32]
 800422c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004230:	ea42 0103 	orr.w	r1, r2, r3
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004238:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	430a      	orrs	r2, r1
 8004242:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	0c1b      	lsrs	r3, r3, #16
 800424a:	f003 0104 	and.w	r1, r3, #4
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004252:	f003 0210 	and.w	r2, r3, #16
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	430a      	orrs	r2, r1
 800425c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	69da      	ldr	r2, [r3, #28]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800426c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2200      	movs	r2, #0
 8004272:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2201      	movs	r2, #1
 8004278:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800427c:	2300      	movs	r3, #0
}
 800427e:	4618      	mov	r0, r3
 8004280:	3708      	adds	r7, #8
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}

08004286 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004286:	b580      	push	{r7, lr}
 8004288:	b088      	sub	sp, #32
 800428a:	af00      	add	r7, sp, #0
 800428c:	60f8      	str	r0, [r7, #12]
 800428e:	60b9      	str	r1, [r7, #8]
 8004290:	603b      	str	r3, [r7, #0]
 8004292:	4613      	mov	r3, r2
 8004294:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004296:	f7fe fa35 	bl	8002704 <HAL_GetTick>
 800429a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800429c:	88fb      	ldrh	r3, [r7, #6]
 800429e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80042a6:	b2db      	uxtb	r3, r3
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d001      	beq.n	80042b0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80042ac:	2302      	movs	r3, #2
 80042ae:	e12a      	b.n	8004506 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d002      	beq.n	80042bc <HAL_SPI_Transmit+0x36>
 80042b6:	88fb      	ldrh	r3, [r7, #6]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d101      	bne.n	80042c0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	e122      	b.n	8004506 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d101      	bne.n	80042ce <HAL_SPI_Transmit+0x48>
 80042ca:	2302      	movs	r3, #2
 80042cc:	e11b      	b.n	8004506 <HAL_SPI_Transmit+0x280>
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2201      	movs	r2, #1
 80042d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2203      	movs	r2, #3
 80042da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2200      	movs	r2, #0
 80042e2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	68ba      	ldr	r2, [r7, #8]
 80042e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	88fa      	ldrh	r2, [r7, #6]
 80042ee:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	88fa      	ldrh	r2, [r7, #6]
 80042f4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2200      	movs	r2, #0
 80042fa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2200      	movs	r2, #0
 8004300:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2200      	movs	r2, #0
 8004306:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2200      	movs	r2, #0
 800430c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800431c:	d10f      	bne.n	800433e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800432c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800433c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004348:	2b40      	cmp	r3, #64	@ 0x40
 800434a:	d007      	beq.n	800435c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800435a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	68db      	ldr	r3, [r3, #12]
 8004360:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004364:	d152      	bne.n	800440c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d002      	beq.n	8004374 <HAL_SPI_Transmit+0xee>
 800436e:	8b7b      	ldrh	r3, [r7, #26]
 8004370:	2b01      	cmp	r3, #1
 8004372:	d145      	bne.n	8004400 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004378:	881a      	ldrh	r2, [r3, #0]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004384:	1c9a      	adds	r2, r3, #2
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800438e:	b29b      	uxth	r3, r3
 8004390:	3b01      	subs	r3, #1
 8004392:	b29a      	uxth	r2, r3
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004398:	e032      	b.n	8004400 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	f003 0302 	and.w	r3, r3, #2
 80043a4:	2b02      	cmp	r3, #2
 80043a6:	d112      	bne.n	80043ce <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ac:	881a      	ldrh	r2, [r3, #0]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043b8:	1c9a      	adds	r2, r3, #2
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	3b01      	subs	r3, #1
 80043c6:	b29a      	uxth	r2, r3
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	86da      	strh	r2, [r3, #54]	@ 0x36
 80043cc:	e018      	b.n	8004400 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043ce:	f7fe f999 	bl	8002704 <HAL_GetTick>
 80043d2:	4602      	mov	r2, r0
 80043d4:	69fb      	ldr	r3, [r7, #28]
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	683a      	ldr	r2, [r7, #0]
 80043da:	429a      	cmp	r2, r3
 80043dc:	d803      	bhi.n	80043e6 <HAL_SPI_Transmit+0x160>
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043e4:	d102      	bne.n	80043ec <HAL_SPI_Transmit+0x166>
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d109      	bne.n	8004400 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2200      	movs	r2, #0
 80043f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80043fc:	2303      	movs	r3, #3
 80043fe:	e082      	b.n	8004506 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004404:	b29b      	uxth	r3, r3
 8004406:	2b00      	cmp	r3, #0
 8004408:	d1c7      	bne.n	800439a <HAL_SPI_Transmit+0x114>
 800440a:	e053      	b.n	80044b4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d002      	beq.n	800441a <HAL_SPI_Transmit+0x194>
 8004414:	8b7b      	ldrh	r3, [r7, #26]
 8004416:	2b01      	cmp	r3, #1
 8004418:	d147      	bne.n	80044aa <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	330c      	adds	r3, #12
 8004424:	7812      	ldrb	r2, [r2, #0]
 8004426:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800442c:	1c5a      	adds	r2, r3, #1
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004436:	b29b      	uxth	r3, r3
 8004438:	3b01      	subs	r3, #1
 800443a:	b29a      	uxth	r2, r3
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004440:	e033      	b.n	80044aa <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	f003 0302 	and.w	r3, r3, #2
 800444c:	2b02      	cmp	r3, #2
 800444e:	d113      	bne.n	8004478 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	330c      	adds	r3, #12
 800445a:	7812      	ldrb	r2, [r2, #0]
 800445c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004462:	1c5a      	adds	r2, r3, #1
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800446c:	b29b      	uxth	r3, r3
 800446e:	3b01      	subs	r3, #1
 8004470:	b29a      	uxth	r2, r3
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004476:	e018      	b.n	80044aa <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004478:	f7fe f944 	bl	8002704 <HAL_GetTick>
 800447c:	4602      	mov	r2, r0
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	683a      	ldr	r2, [r7, #0]
 8004484:	429a      	cmp	r2, r3
 8004486:	d803      	bhi.n	8004490 <HAL_SPI_Transmit+0x20a>
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800448e:	d102      	bne.n	8004496 <HAL_SPI_Transmit+0x210>
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d109      	bne.n	80044aa <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2201      	movs	r2, #1
 800449a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80044a6:	2303      	movs	r3, #3
 80044a8:	e02d      	b.n	8004506 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044ae:	b29b      	uxth	r3, r3
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d1c6      	bne.n	8004442 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80044b4:	69fa      	ldr	r2, [r7, #28]
 80044b6:	6839      	ldr	r1, [r7, #0]
 80044b8:	68f8      	ldr	r0, [r7, #12]
 80044ba:	f000 fbd9 	bl	8004c70 <SPI_EndRxTxTransaction>
 80044be:	4603      	mov	r3, r0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d002      	beq.n	80044ca <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2220      	movs	r2, #32
 80044c8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d10a      	bne.n	80044e8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80044d2:	2300      	movs	r3, #0
 80044d4:	617b      	str	r3, [r7, #20]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	617b      	str	r3, [r7, #20]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	617b      	str	r3, [r7, #20]
 80044e6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2201      	movs	r2, #1
 80044ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d001      	beq.n	8004504 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e000      	b.n	8004506 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004504:	2300      	movs	r3, #0
  }
}
 8004506:	4618      	mov	r0, r3
 8004508:	3720      	adds	r7, #32
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}

0800450e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800450e:	b580      	push	{r7, lr}
 8004510:	b088      	sub	sp, #32
 8004512:	af02      	add	r7, sp, #8
 8004514:	60f8      	str	r0, [r7, #12]
 8004516:	60b9      	str	r1, [r7, #8]
 8004518:	603b      	str	r3, [r7, #0]
 800451a:	4613      	mov	r3, r2
 800451c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004524:	b2db      	uxtb	r3, r3
 8004526:	2b01      	cmp	r3, #1
 8004528:	d001      	beq.n	800452e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800452a:	2302      	movs	r3, #2
 800452c:	e104      	b.n	8004738 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004536:	d112      	bne.n	800455e <HAL_SPI_Receive+0x50>
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d10e      	bne.n	800455e <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2204      	movs	r2, #4
 8004544:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004548:	88fa      	ldrh	r2, [r7, #6]
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	9300      	str	r3, [sp, #0]
 800454e:	4613      	mov	r3, r2
 8004550:	68ba      	ldr	r2, [r7, #8]
 8004552:	68b9      	ldr	r1, [r7, #8]
 8004554:	68f8      	ldr	r0, [r7, #12]
 8004556:	f000 f8f3 	bl	8004740 <HAL_SPI_TransmitReceive>
 800455a:	4603      	mov	r3, r0
 800455c:	e0ec      	b.n	8004738 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800455e:	f7fe f8d1 	bl	8002704 <HAL_GetTick>
 8004562:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d002      	beq.n	8004570 <HAL_SPI_Receive+0x62>
 800456a:	88fb      	ldrh	r3, [r7, #6]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d101      	bne.n	8004574 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	e0e1      	b.n	8004738 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800457a:	2b01      	cmp	r3, #1
 800457c:	d101      	bne.n	8004582 <HAL_SPI_Receive+0x74>
 800457e:	2302      	movs	r3, #2
 8004580:	e0da      	b.n	8004738 <HAL_SPI_Receive+0x22a>
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2201      	movs	r2, #1
 8004586:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2204      	movs	r2, #4
 800458e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	68ba      	ldr	r2, [r7, #8]
 800459c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	88fa      	ldrh	r2, [r7, #6]
 80045a2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	88fa      	ldrh	r2, [r7, #6]
 80045a8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2200      	movs	r2, #0
 80045ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2200      	movs	r2, #0
 80045b4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2200      	movs	r2, #0
 80045ba:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2200      	movs	r2, #0
 80045c0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2200      	movs	r2, #0
 80045c6:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045d0:	d10f      	bne.n	80045f2 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045e0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80045f0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045fc:	2b40      	cmp	r3, #64	@ 0x40
 80045fe:	d007      	beq.n	8004610 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800460e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d170      	bne.n	80046fa <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004618:	e035      	b.n	8004686 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	f003 0301 	and.w	r3, r3, #1
 8004624:	2b01      	cmp	r3, #1
 8004626:	d115      	bne.n	8004654 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f103 020c 	add.w	r2, r3, #12
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004634:	7812      	ldrb	r2, [r2, #0]
 8004636:	b2d2      	uxtb	r2, r2
 8004638:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800463e:	1c5a      	adds	r2, r3, #1
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004648:	b29b      	uxth	r3, r3
 800464a:	3b01      	subs	r3, #1
 800464c:	b29a      	uxth	r2, r3
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004652:	e018      	b.n	8004686 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004654:	f7fe f856 	bl	8002704 <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	683a      	ldr	r2, [r7, #0]
 8004660:	429a      	cmp	r2, r3
 8004662:	d803      	bhi.n	800466c <HAL_SPI_Receive+0x15e>
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800466a:	d102      	bne.n	8004672 <HAL_SPI_Receive+0x164>
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d109      	bne.n	8004686 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2201      	movs	r2, #1
 8004676:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004682:	2303      	movs	r3, #3
 8004684:	e058      	b.n	8004738 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800468a:	b29b      	uxth	r3, r3
 800468c:	2b00      	cmp	r3, #0
 800468e:	d1c4      	bne.n	800461a <HAL_SPI_Receive+0x10c>
 8004690:	e038      	b.n	8004704 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	f003 0301 	and.w	r3, r3, #1
 800469c:	2b01      	cmp	r3, #1
 800469e:	d113      	bne.n	80046c8 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68da      	ldr	r2, [r3, #12]
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046aa:	b292      	uxth	r2, r2
 80046ac:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046b2:	1c9a      	adds	r2, r3, #2
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046bc:	b29b      	uxth	r3, r3
 80046be:	3b01      	subs	r3, #1
 80046c0:	b29a      	uxth	r2, r3
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80046c6:	e018      	b.n	80046fa <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046c8:	f7fe f81c 	bl	8002704 <HAL_GetTick>
 80046cc:	4602      	mov	r2, r0
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	683a      	ldr	r2, [r7, #0]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d803      	bhi.n	80046e0 <HAL_SPI_Receive+0x1d2>
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046de:	d102      	bne.n	80046e6 <HAL_SPI_Receive+0x1d8>
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d109      	bne.n	80046fa <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2201      	movs	r2, #1
 80046ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e01e      	b.n	8004738 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046fe:	b29b      	uxth	r3, r3
 8004700:	2b00      	cmp	r3, #0
 8004702:	d1c6      	bne.n	8004692 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004704:	697a      	ldr	r2, [r7, #20]
 8004706:	6839      	ldr	r1, [r7, #0]
 8004708:	68f8      	ldr	r0, [r7, #12]
 800470a:	f000 fa4b 	bl	8004ba4 <SPI_EndRxTransaction>
 800470e:	4603      	mov	r3, r0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d002      	beq.n	800471a <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2220      	movs	r2, #32
 8004718:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2201      	movs	r2, #1
 800471e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2200      	movs	r2, #0
 8004726:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800472e:	2b00      	cmp	r3, #0
 8004730:	d001      	beq.n	8004736 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e000      	b.n	8004738 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004736:	2300      	movs	r3, #0
  }
}
 8004738:	4618      	mov	r0, r3
 800473a:	3718      	adds	r7, #24
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}

08004740 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b08a      	sub	sp, #40	@ 0x28
 8004744:	af00      	add	r7, sp, #0
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	607a      	str	r2, [r7, #4]
 800474c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800474e:	2301      	movs	r3, #1
 8004750:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004752:	f7fd ffd7 	bl	8002704 <HAL_GetTick>
 8004756:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800475e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004766:	887b      	ldrh	r3, [r7, #2]
 8004768:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800476a:	7ffb      	ldrb	r3, [r7, #31]
 800476c:	2b01      	cmp	r3, #1
 800476e:	d00c      	beq.n	800478a <HAL_SPI_TransmitReceive+0x4a>
 8004770:	69bb      	ldr	r3, [r7, #24]
 8004772:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004776:	d106      	bne.n	8004786 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d102      	bne.n	8004786 <HAL_SPI_TransmitReceive+0x46>
 8004780:	7ffb      	ldrb	r3, [r7, #31]
 8004782:	2b04      	cmp	r3, #4
 8004784:	d001      	beq.n	800478a <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8004786:	2302      	movs	r3, #2
 8004788:	e17f      	b.n	8004a8a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d005      	beq.n	800479c <HAL_SPI_TransmitReceive+0x5c>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d002      	beq.n	800479c <HAL_SPI_TransmitReceive+0x5c>
 8004796:	887b      	ldrh	r3, [r7, #2]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d101      	bne.n	80047a0 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e174      	b.n	8004a8a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	d101      	bne.n	80047ae <HAL_SPI_TransmitReceive+0x6e>
 80047aa:	2302      	movs	r3, #2
 80047ac:	e16d      	b.n	8004a8a <HAL_SPI_TransmitReceive+0x34a>
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2201      	movs	r2, #1
 80047b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	2b04      	cmp	r3, #4
 80047c0:	d003      	beq.n	80047ca <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2205      	movs	r2, #5
 80047c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2200      	movs	r2, #0
 80047ce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	887a      	ldrh	r2, [r7, #2]
 80047da:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	887a      	ldrh	r2, [r7, #2]
 80047e0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	68ba      	ldr	r2, [r7, #8]
 80047e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	887a      	ldrh	r2, [r7, #2]
 80047ec:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	887a      	ldrh	r2, [r7, #2]
 80047f2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2200      	movs	r2, #0
 80047f8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2200      	movs	r2, #0
 80047fe:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800480a:	2b40      	cmp	r3, #64	@ 0x40
 800480c:	d007      	beq.n	800481e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800481c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	68db      	ldr	r3, [r3, #12]
 8004822:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004826:	d17e      	bne.n	8004926 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d002      	beq.n	8004836 <HAL_SPI_TransmitReceive+0xf6>
 8004830:	8afb      	ldrh	r3, [r7, #22]
 8004832:	2b01      	cmp	r3, #1
 8004834:	d16c      	bne.n	8004910 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800483a:	881a      	ldrh	r2, [r3, #0]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004846:	1c9a      	adds	r2, r3, #2
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004850:	b29b      	uxth	r3, r3
 8004852:	3b01      	subs	r3, #1
 8004854:	b29a      	uxth	r2, r3
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800485a:	e059      	b.n	8004910 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	f003 0302 	and.w	r3, r3, #2
 8004866:	2b02      	cmp	r3, #2
 8004868:	d11b      	bne.n	80048a2 <HAL_SPI_TransmitReceive+0x162>
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800486e:	b29b      	uxth	r3, r3
 8004870:	2b00      	cmp	r3, #0
 8004872:	d016      	beq.n	80048a2 <HAL_SPI_TransmitReceive+0x162>
 8004874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004876:	2b01      	cmp	r3, #1
 8004878:	d113      	bne.n	80048a2 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800487e:	881a      	ldrh	r2, [r3, #0]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800488a:	1c9a      	adds	r2, r3, #2
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004894:	b29b      	uxth	r3, r3
 8004896:	3b01      	subs	r3, #1
 8004898:	b29a      	uxth	r2, r3
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800489e:	2300      	movs	r3, #0
 80048a0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	f003 0301 	and.w	r3, r3, #1
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d119      	bne.n	80048e4 <HAL_SPI_TransmitReceive+0x1a4>
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d014      	beq.n	80048e4 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	68da      	ldr	r2, [r3, #12]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048c4:	b292      	uxth	r2, r2
 80048c6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048cc:	1c9a      	adds	r2, r3, #2
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	3b01      	subs	r3, #1
 80048da:	b29a      	uxth	r2, r3
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80048e0:	2301      	movs	r3, #1
 80048e2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80048e4:	f7fd ff0e 	bl	8002704 <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	6a3b      	ldr	r3, [r7, #32]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d80d      	bhi.n	8004910 <HAL_SPI_TransmitReceive+0x1d0>
 80048f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048fa:	d009      	beq.n	8004910 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2200      	movs	r2, #0
 8004908:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800490c:	2303      	movs	r3, #3
 800490e:	e0bc      	b.n	8004a8a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004914:	b29b      	uxth	r3, r3
 8004916:	2b00      	cmp	r3, #0
 8004918:	d1a0      	bne.n	800485c <HAL_SPI_TransmitReceive+0x11c>
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800491e:	b29b      	uxth	r3, r3
 8004920:	2b00      	cmp	r3, #0
 8004922:	d19b      	bne.n	800485c <HAL_SPI_TransmitReceive+0x11c>
 8004924:	e082      	b.n	8004a2c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d002      	beq.n	8004934 <HAL_SPI_TransmitReceive+0x1f4>
 800492e:	8afb      	ldrh	r3, [r7, #22]
 8004930:	2b01      	cmp	r3, #1
 8004932:	d171      	bne.n	8004a18 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	330c      	adds	r3, #12
 800493e:	7812      	ldrb	r2, [r2, #0]
 8004940:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004946:	1c5a      	adds	r2, r3, #1
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004950:	b29b      	uxth	r3, r3
 8004952:	3b01      	subs	r3, #1
 8004954:	b29a      	uxth	r2, r3
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800495a:	e05d      	b.n	8004a18 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	f003 0302 	and.w	r3, r3, #2
 8004966:	2b02      	cmp	r3, #2
 8004968:	d11c      	bne.n	80049a4 <HAL_SPI_TransmitReceive+0x264>
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800496e:	b29b      	uxth	r3, r3
 8004970:	2b00      	cmp	r3, #0
 8004972:	d017      	beq.n	80049a4 <HAL_SPI_TransmitReceive+0x264>
 8004974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004976:	2b01      	cmp	r3, #1
 8004978:	d114      	bne.n	80049a4 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	330c      	adds	r3, #12
 8004984:	7812      	ldrb	r2, [r2, #0]
 8004986:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800498c:	1c5a      	adds	r2, r3, #1
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004996:	b29b      	uxth	r3, r3
 8004998:	3b01      	subs	r3, #1
 800499a:	b29a      	uxth	r2, r3
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80049a0:	2300      	movs	r3, #0
 80049a2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	f003 0301 	and.w	r3, r3, #1
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d119      	bne.n	80049e6 <HAL_SPI_TransmitReceive+0x2a6>
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049b6:	b29b      	uxth	r3, r3
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d014      	beq.n	80049e6 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	68da      	ldr	r2, [r3, #12]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c6:	b2d2      	uxtb	r2, r2
 80049c8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049ce:	1c5a      	adds	r2, r3, #1
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049d8:	b29b      	uxth	r3, r3
 80049da:	3b01      	subs	r3, #1
 80049dc:	b29a      	uxth	r2, r3
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80049e2:	2301      	movs	r3, #1
 80049e4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80049e6:	f7fd fe8d 	bl	8002704 <HAL_GetTick>
 80049ea:	4602      	mov	r2, r0
 80049ec:	6a3b      	ldr	r3, [r7, #32]
 80049ee:	1ad3      	subs	r3, r2, r3
 80049f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049f2:	429a      	cmp	r2, r3
 80049f4:	d803      	bhi.n	80049fe <HAL_SPI_TransmitReceive+0x2be>
 80049f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049fc:	d102      	bne.n	8004a04 <HAL_SPI_TransmitReceive+0x2c4>
 80049fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d109      	bne.n	8004a18 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004a14:	2303      	movs	r3, #3
 8004a16:	e038      	b.n	8004a8a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d19c      	bne.n	800495c <HAL_SPI_TransmitReceive+0x21c>
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a26:	b29b      	uxth	r3, r3
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d197      	bne.n	800495c <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a2c:	6a3a      	ldr	r2, [r7, #32]
 8004a2e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004a30:	68f8      	ldr	r0, [r7, #12]
 8004a32:	f000 f91d 	bl	8004c70 <SPI_EndRxTxTransaction>
 8004a36:	4603      	mov	r3, r0
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d008      	beq.n	8004a4e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2220      	movs	r2, #32
 8004a40:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2200      	movs	r2, #0
 8004a46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e01d      	b.n	8004a8a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d10a      	bne.n	8004a6c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a56:	2300      	movs	r3, #0
 8004a58:	613b      	str	r3, [r7, #16]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	68db      	ldr	r3, [r3, #12]
 8004a60:	613b      	str	r3, [r7, #16]
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	613b      	str	r3, [r7, #16]
 8004a6a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2200      	movs	r2, #0
 8004a78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d001      	beq.n	8004a88 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e000      	b.n	8004a8a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004a88:	2300      	movs	r3, #0
  }
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3728      	adds	r7, #40	@ 0x28
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}
	...

08004a94 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b088      	sub	sp, #32
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	60f8      	str	r0, [r7, #12]
 8004a9c:	60b9      	str	r1, [r7, #8]
 8004a9e:	603b      	str	r3, [r7, #0]
 8004aa0:	4613      	mov	r3, r2
 8004aa2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004aa4:	f7fd fe2e 	bl	8002704 <HAL_GetTick>
 8004aa8:	4602      	mov	r2, r0
 8004aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aac:	1a9b      	subs	r3, r3, r2
 8004aae:	683a      	ldr	r2, [r7, #0]
 8004ab0:	4413      	add	r3, r2
 8004ab2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004ab4:	f7fd fe26 	bl	8002704 <HAL_GetTick>
 8004ab8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004aba:	4b39      	ldr	r3, [pc, #228]	@ (8004ba0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	015b      	lsls	r3, r3, #5
 8004ac0:	0d1b      	lsrs	r3, r3, #20
 8004ac2:	69fa      	ldr	r2, [r7, #28]
 8004ac4:	fb02 f303 	mul.w	r3, r2, r3
 8004ac8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004aca:	e054      	b.n	8004b76 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ad2:	d050      	beq.n	8004b76 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ad4:	f7fd fe16 	bl	8002704 <HAL_GetTick>
 8004ad8:	4602      	mov	r2, r0
 8004ada:	69bb      	ldr	r3, [r7, #24]
 8004adc:	1ad3      	subs	r3, r2, r3
 8004ade:	69fa      	ldr	r2, [r7, #28]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d902      	bls.n	8004aea <SPI_WaitFlagStateUntilTimeout+0x56>
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d13d      	bne.n	8004b66 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	685a      	ldr	r2, [r3, #4]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004af8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b02:	d111      	bne.n	8004b28 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b0c:	d004      	beq.n	8004b18 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b16:	d107      	bne.n	8004b28 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b26:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b30:	d10f      	bne.n	8004b52 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b40:	601a      	str	r2, [r3, #0]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b50:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2201      	movs	r2, #1
 8004b56:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004b62:	2303      	movs	r3, #3
 8004b64:	e017      	b.n	8004b96 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d101      	bne.n	8004b70 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	3b01      	subs	r3, #1
 8004b74:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	689a      	ldr	r2, [r3, #8]
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	4013      	ands	r3, r2
 8004b80:	68ba      	ldr	r2, [r7, #8]
 8004b82:	429a      	cmp	r2, r3
 8004b84:	bf0c      	ite	eq
 8004b86:	2301      	moveq	r3, #1
 8004b88:	2300      	movne	r3, #0
 8004b8a:	b2db      	uxtb	r3, r3
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	79fb      	ldrb	r3, [r7, #7]
 8004b90:	429a      	cmp	r2, r3
 8004b92:	d19b      	bne.n	8004acc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004b94:	2300      	movs	r3, #0
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3720      	adds	r7, #32
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}
 8004b9e:	bf00      	nop
 8004ba0:	2000029c 	.word	0x2000029c

08004ba4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b086      	sub	sp, #24
 8004ba8:	af02      	add	r7, sp, #8
 8004baa:	60f8      	str	r0, [r7, #12]
 8004bac:	60b9      	str	r1, [r7, #8]
 8004bae:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bb8:	d111      	bne.n	8004bde <SPI_EndRxTransaction+0x3a>
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bc2:	d004      	beq.n	8004bce <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bcc:	d107      	bne.n	8004bde <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bdc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004be6:	d12a      	bne.n	8004c3e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bf0:	d012      	beq.n	8004c18 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	9300      	str	r3, [sp, #0]
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	2180      	movs	r1, #128	@ 0x80
 8004bfc:	68f8      	ldr	r0, [r7, #12]
 8004bfe:	f7ff ff49 	bl	8004a94 <SPI_WaitFlagStateUntilTimeout>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d02d      	beq.n	8004c64 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c0c:	f043 0220 	orr.w	r2, r3, #32
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004c14:	2303      	movs	r3, #3
 8004c16:	e026      	b.n	8004c66 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	9300      	str	r3, [sp, #0]
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	2101      	movs	r1, #1
 8004c22:	68f8      	ldr	r0, [r7, #12]
 8004c24:	f7ff ff36 	bl	8004a94 <SPI_WaitFlagStateUntilTimeout>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d01a      	beq.n	8004c64 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c32:	f043 0220 	orr.w	r2, r3, #32
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	e013      	b.n	8004c66 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	9300      	str	r3, [sp, #0]
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	2200      	movs	r2, #0
 8004c46:	2101      	movs	r1, #1
 8004c48:	68f8      	ldr	r0, [r7, #12]
 8004c4a:	f7ff ff23 	bl	8004a94 <SPI_WaitFlagStateUntilTimeout>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d007      	beq.n	8004c64 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c58:	f043 0220 	orr.w	r2, r3, #32
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004c60:	2303      	movs	r3, #3
 8004c62:	e000      	b.n	8004c66 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004c64:	2300      	movs	r3, #0
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3710      	adds	r7, #16
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
	...

08004c70 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b088      	sub	sp, #32
 8004c74:	af02      	add	r7, sp, #8
 8004c76:	60f8      	str	r0, [r7, #12]
 8004c78:	60b9      	str	r1, [r7, #8]
 8004c7a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	9300      	str	r3, [sp, #0]
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	2201      	movs	r2, #1
 8004c84:	2102      	movs	r1, #2
 8004c86:	68f8      	ldr	r0, [r7, #12]
 8004c88:	f7ff ff04 	bl	8004a94 <SPI_WaitFlagStateUntilTimeout>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d007      	beq.n	8004ca2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c96:	f043 0220 	orr.w	r2, r3, #32
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004c9e:	2303      	movs	r3, #3
 8004ca0:	e032      	b.n	8004d08 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004ca2:	4b1b      	ldr	r3, [pc, #108]	@ (8004d10 <SPI_EndRxTxTransaction+0xa0>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a1b      	ldr	r2, [pc, #108]	@ (8004d14 <SPI_EndRxTxTransaction+0xa4>)
 8004ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8004cac:	0d5b      	lsrs	r3, r3, #21
 8004cae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004cb2:	fb02 f303 	mul.w	r3, r2, r3
 8004cb6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cc0:	d112      	bne.n	8004ce8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	9300      	str	r3, [sp, #0]
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	2180      	movs	r1, #128	@ 0x80
 8004ccc:	68f8      	ldr	r0, [r7, #12]
 8004cce:	f7ff fee1 	bl	8004a94 <SPI_WaitFlagStateUntilTimeout>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d016      	beq.n	8004d06 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cdc:	f043 0220 	orr.w	r2, r3, #32
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	e00f      	b.n	8004d08 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d00a      	beq.n	8004d04 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	3b01      	subs	r3, #1
 8004cf2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	689b      	ldr	r3, [r3, #8]
 8004cfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cfe:	2b80      	cmp	r3, #128	@ 0x80
 8004d00:	d0f2      	beq.n	8004ce8 <SPI_EndRxTxTransaction+0x78>
 8004d02:	e000      	b.n	8004d06 <SPI_EndRxTxTransaction+0x96>
        break;
 8004d04:	bf00      	nop
  }

  return HAL_OK;
 8004d06:	2300      	movs	r3, #0
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	3718      	adds	r7, #24
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}
 8004d10:	2000029c 	.word	0x2000029c
 8004d14:	165e9f81 	.word	0x165e9f81

08004d18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b082      	sub	sp, #8
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d101      	bne.n	8004d2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e041      	b.n	8004dae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d106      	bne.n	8004d44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f7fd fa98 	bl	8002274 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2202      	movs	r2, #2
 8004d48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	3304      	adds	r3, #4
 8004d54:	4619      	mov	r1, r3
 8004d56:	4610      	mov	r0, r2
 8004d58:	f000 f95e 	bl	8005018 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2201      	movs	r2, #1
 8004d90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004dac:	2300      	movs	r3, #0
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3708      	adds	r7, #8
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}
	...

08004db8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b085      	sub	sp, #20
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d001      	beq.n	8004dd0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e046      	b.n	8004e5e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2202      	movs	r2, #2
 8004dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a23      	ldr	r2, [pc, #140]	@ (8004e6c <HAL_TIM_Base_Start+0xb4>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d022      	beq.n	8004e28 <HAL_TIM_Base_Start+0x70>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dea:	d01d      	beq.n	8004e28 <HAL_TIM_Base_Start+0x70>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a1f      	ldr	r2, [pc, #124]	@ (8004e70 <HAL_TIM_Base_Start+0xb8>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d018      	beq.n	8004e28 <HAL_TIM_Base_Start+0x70>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a1e      	ldr	r2, [pc, #120]	@ (8004e74 <HAL_TIM_Base_Start+0xbc>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d013      	beq.n	8004e28 <HAL_TIM_Base_Start+0x70>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4a1c      	ldr	r2, [pc, #112]	@ (8004e78 <HAL_TIM_Base_Start+0xc0>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d00e      	beq.n	8004e28 <HAL_TIM_Base_Start+0x70>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a1b      	ldr	r2, [pc, #108]	@ (8004e7c <HAL_TIM_Base_Start+0xc4>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d009      	beq.n	8004e28 <HAL_TIM_Base_Start+0x70>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a19      	ldr	r2, [pc, #100]	@ (8004e80 <HAL_TIM_Base_Start+0xc8>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d004      	beq.n	8004e28 <HAL_TIM_Base_Start+0x70>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a18      	ldr	r2, [pc, #96]	@ (8004e84 <HAL_TIM_Base_Start+0xcc>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d111      	bne.n	8004e4c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	f003 0307 	and.w	r3, r3, #7
 8004e32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2b06      	cmp	r3, #6
 8004e38:	d010      	beq.n	8004e5c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f042 0201 	orr.w	r2, r2, #1
 8004e48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e4a:	e007      	b.n	8004e5c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f042 0201 	orr.w	r2, r2, #1
 8004e5a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e5c:	2300      	movs	r3, #0
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3714      	adds	r7, #20
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr
 8004e6a:	bf00      	nop
 8004e6c:	40010000 	.word	0x40010000
 8004e70:	40000400 	.word	0x40000400
 8004e74:	40000800 	.word	0x40000800
 8004e78:	40000c00 	.word	0x40000c00
 8004e7c:	40010400 	.word	0x40010400
 8004e80:	40014000 	.word	0x40014000
 8004e84:	40001800 	.word	0x40001800

08004e88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b084      	sub	sp, #16
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e92:	2300      	movs	r3, #0
 8004e94:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d101      	bne.n	8004ea4 <HAL_TIM_ConfigClockSource+0x1c>
 8004ea0:	2302      	movs	r3, #2
 8004ea2:	e0b4      	b.n	800500e <HAL_TIM_ConfigClockSource+0x186>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2202      	movs	r2, #2
 8004eb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	689b      	ldr	r3, [r3, #8]
 8004eba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004ec2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004eca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	68ba      	ldr	r2, [r7, #8]
 8004ed2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004edc:	d03e      	beq.n	8004f5c <HAL_TIM_ConfigClockSource+0xd4>
 8004ede:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ee2:	f200 8087 	bhi.w	8004ff4 <HAL_TIM_ConfigClockSource+0x16c>
 8004ee6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004eea:	f000 8086 	beq.w	8004ffa <HAL_TIM_ConfigClockSource+0x172>
 8004eee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ef2:	d87f      	bhi.n	8004ff4 <HAL_TIM_ConfigClockSource+0x16c>
 8004ef4:	2b70      	cmp	r3, #112	@ 0x70
 8004ef6:	d01a      	beq.n	8004f2e <HAL_TIM_ConfigClockSource+0xa6>
 8004ef8:	2b70      	cmp	r3, #112	@ 0x70
 8004efa:	d87b      	bhi.n	8004ff4 <HAL_TIM_ConfigClockSource+0x16c>
 8004efc:	2b60      	cmp	r3, #96	@ 0x60
 8004efe:	d050      	beq.n	8004fa2 <HAL_TIM_ConfigClockSource+0x11a>
 8004f00:	2b60      	cmp	r3, #96	@ 0x60
 8004f02:	d877      	bhi.n	8004ff4 <HAL_TIM_ConfigClockSource+0x16c>
 8004f04:	2b50      	cmp	r3, #80	@ 0x50
 8004f06:	d03c      	beq.n	8004f82 <HAL_TIM_ConfigClockSource+0xfa>
 8004f08:	2b50      	cmp	r3, #80	@ 0x50
 8004f0a:	d873      	bhi.n	8004ff4 <HAL_TIM_ConfigClockSource+0x16c>
 8004f0c:	2b40      	cmp	r3, #64	@ 0x40
 8004f0e:	d058      	beq.n	8004fc2 <HAL_TIM_ConfigClockSource+0x13a>
 8004f10:	2b40      	cmp	r3, #64	@ 0x40
 8004f12:	d86f      	bhi.n	8004ff4 <HAL_TIM_ConfigClockSource+0x16c>
 8004f14:	2b30      	cmp	r3, #48	@ 0x30
 8004f16:	d064      	beq.n	8004fe2 <HAL_TIM_ConfigClockSource+0x15a>
 8004f18:	2b30      	cmp	r3, #48	@ 0x30
 8004f1a:	d86b      	bhi.n	8004ff4 <HAL_TIM_ConfigClockSource+0x16c>
 8004f1c:	2b20      	cmp	r3, #32
 8004f1e:	d060      	beq.n	8004fe2 <HAL_TIM_ConfigClockSource+0x15a>
 8004f20:	2b20      	cmp	r3, #32
 8004f22:	d867      	bhi.n	8004ff4 <HAL_TIM_ConfigClockSource+0x16c>
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d05c      	beq.n	8004fe2 <HAL_TIM_ConfigClockSource+0x15a>
 8004f28:	2b10      	cmp	r3, #16
 8004f2a:	d05a      	beq.n	8004fe2 <HAL_TIM_ConfigClockSource+0x15a>
 8004f2c:	e062      	b.n	8004ff4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f3e:	f000 f991 	bl	8005264 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004f50:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	68ba      	ldr	r2, [r7, #8]
 8004f58:	609a      	str	r2, [r3, #8]
      break;
 8004f5a:	e04f      	b.n	8004ffc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f6c:	f000 f97a 	bl	8005264 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	689a      	ldr	r2, [r3, #8]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f7e:	609a      	str	r2, [r3, #8]
      break;
 8004f80:	e03c      	b.n	8004ffc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f8e:	461a      	mov	r2, r3
 8004f90:	f000 f8ee 	bl	8005170 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	2150      	movs	r1, #80	@ 0x50
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f000 f947 	bl	800522e <TIM_ITRx_SetConfig>
      break;
 8004fa0:	e02c      	b.n	8004ffc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004fae:	461a      	mov	r2, r3
 8004fb0:	f000 f90d 	bl	80051ce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	2160      	movs	r1, #96	@ 0x60
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f000 f937 	bl	800522e <TIM_ITRx_SetConfig>
      break;
 8004fc0:	e01c      	b.n	8004ffc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fce:	461a      	mov	r2, r3
 8004fd0:	f000 f8ce 	bl	8005170 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	2140      	movs	r1, #64	@ 0x40
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f000 f927 	bl	800522e <TIM_ITRx_SetConfig>
      break;
 8004fe0:	e00c      	b.n	8004ffc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4619      	mov	r1, r3
 8004fec:	4610      	mov	r0, r2
 8004fee:	f000 f91e 	bl	800522e <TIM_ITRx_SetConfig>
      break;
 8004ff2:	e003      	b.n	8004ffc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	73fb      	strb	r3, [r7, #15]
      break;
 8004ff8:	e000      	b.n	8004ffc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004ffa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2201      	movs	r2, #1
 8005000:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2200      	movs	r2, #0
 8005008:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800500c:	7bfb      	ldrb	r3, [r7, #15]
}
 800500e:	4618      	mov	r0, r3
 8005010:	3710      	adds	r7, #16
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}
	...

08005018 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005018:	b480      	push	{r7}
 800501a:	b085      	sub	sp, #20
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	4a46      	ldr	r2, [pc, #280]	@ (8005144 <TIM_Base_SetConfig+0x12c>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d013      	beq.n	8005058 <TIM_Base_SetConfig+0x40>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005036:	d00f      	beq.n	8005058 <TIM_Base_SetConfig+0x40>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	4a43      	ldr	r2, [pc, #268]	@ (8005148 <TIM_Base_SetConfig+0x130>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d00b      	beq.n	8005058 <TIM_Base_SetConfig+0x40>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	4a42      	ldr	r2, [pc, #264]	@ (800514c <TIM_Base_SetConfig+0x134>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d007      	beq.n	8005058 <TIM_Base_SetConfig+0x40>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	4a41      	ldr	r2, [pc, #260]	@ (8005150 <TIM_Base_SetConfig+0x138>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d003      	beq.n	8005058 <TIM_Base_SetConfig+0x40>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	4a40      	ldr	r2, [pc, #256]	@ (8005154 <TIM_Base_SetConfig+0x13c>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d108      	bne.n	800506a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800505e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	68fa      	ldr	r2, [r7, #12]
 8005066:	4313      	orrs	r3, r2
 8005068:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4a35      	ldr	r2, [pc, #212]	@ (8005144 <TIM_Base_SetConfig+0x12c>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d02b      	beq.n	80050ca <TIM_Base_SetConfig+0xb2>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005078:	d027      	beq.n	80050ca <TIM_Base_SetConfig+0xb2>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4a32      	ldr	r2, [pc, #200]	@ (8005148 <TIM_Base_SetConfig+0x130>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d023      	beq.n	80050ca <TIM_Base_SetConfig+0xb2>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	4a31      	ldr	r2, [pc, #196]	@ (800514c <TIM_Base_SetConfig+0x134>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d01f      	beq.n	80050ca <TIM_Base_SetConfig+0xb2>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a30      	ldr	r2, [pc, #192]	@ (8005150 <TIM_Base_SetConfig+0x138>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d01b      	beq.n	80050ca <TIM_Base_SetConfig+0xb2>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4a2f      	ldr	r2, [pc, #188]	@ (8005154 <TIM_Base_SetConfig+0x13c>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d017      	beq.n	80050ca <TIM_Base_SetConfig+0xb2>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4a2e      	ldr	r2, [pc, #184]	@ (8005158 <TIM_Base_SetConfig+0x140>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d013      	beq.n	80050ca <TIM_Base_SetConfig+0xb2>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a2d      	ldr	r2, [pc, #180]	@ (800515c <TIM_Base_SetConfig+0x144>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d00f      	beq.n	80050ca <TIM_Base_SetConfig+0xb2>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a2c      	ldr	r2, [pc, #176]	@ (8005160 <TIM_Base_SetConfig+0x148>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d00b      	beq.n	80050ca <TIM_Base_SetConfig+0xb2>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a2b      	ldr	r2, [pc, #172]	@ (8005164 <TIM_Base_SetConfig+0x14c>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d007      	beq.n	80050ca <TIM_Base_SetConfig+0xb2>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	4a2a      	ldr	r2, [pc, #168]	@ (8005168 <TIM_Base_SetConfig+0x150>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d003      	beq.n	80050ca <TIM_Base_SetConfig+0xb2>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a29      	ldr	r2, [pc, #164]	@ (800516c <TIM_Base_SetConfig+0x154>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d108      	bne.n	80050dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	68db      	ldr	r3, [r3, #12]
 80050d6:	68fa      	ldr	r2, [r7, #12]
 80050d8:	4313      	orrs	r3, r2
 80050da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	695b      	ldr	r3, [r3, #20]
 80050e6:	4313      	orrs	r3, r2
 80050e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	68fa      	ldr	r2, [r7, #12]
 80050ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	689a      	ldr	r2, [r3, #8]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	4a10      	ldr	r2, [pc, #64]	@ (8005144 <TIM_Base_SetConfig+0x12c>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d003      	beq.n	8005110 <TIM_Base_SetConfig+0xf8>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	4a12      	ldr	r2, [pc, #72]	@ (8005154 <TIM_Base_SetConfig+0x13c>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d103      	bne.n	8005118 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	691a      	ldr	r2, [r3, #16]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	691b      	ldr	r3, [r3, #16]
 8005122:	f003 0301 	and.w	r3, r3, #1
 8005126:	2b01      	cmp	r3, #1
 8005128:	d105      	bne.n	8005136 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	691b      	ldr	r3, [r3, #16]
 800512e:	f023 0201 	bic.w	r2, r3, #1
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	611a      	str	r2, [r3, #16]
  }
}
 8005136:	bf00      	nop
 8005138:	3714      	adds	r7, #20
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr
 8005142:	bf00      	nop
 8005144:	40010000 	.word	0x40010000
 8005148:	40000400 	.word	0x40000400
 800514c:	40000800 	.word	0x40000800
 8005150:	40000c00 	.word	0x40000c00
 8005154:	40010400 	.word	0x40010400
 8005158:	40014000 	.word	0x40014000
 800515c:	40014400 	.word	0x40014400
 8005160:	40014800 	.word	0x40014800
 8005164:	40001800 	.word	0x40001800
 8005168:	40001c00 	.word	0x40001c00
 800516c:	40002000 	.word	0x40002000

08005170 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005170:	b480      	push	{r7}
 8005172:	b087      	sub	sp, #28
 8005174:	af00      	add	r7, sp, #0
 8005176:	60f8      	str	r0, [r7, #12]
 8005178:	60b9      	str	r1, [r7, #8]
 800517a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6a1b      	ldr	r3, [r3, #32]
 8005180:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6a1b      	ldr	r3, [r3, #32]
 8005186:	f023 0201 	bic.w	r2, r3, #1
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	699b      	ldr	r3, [r3, #24]
 8005192:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800519a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	011b      	lsls	r3, r3, #4
 80051a0:	693a      	ldr	r2, [r7, #16]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	f023 030a 	bic.w	r3, r3, #10
 80051ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80051ae:	697a      	ldr	r2, [r7, #20]
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	4313      	orrs	r3, r2
 80051b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	693a      	ldr	r2, [r7, #16]
 80051ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	697a      	ldr	r2, [r7, #20]
 80051c0:	621a      	str	r2, [r3, #32]
}
 80051c2:	bf00      	nop
 80051c4:	371c      	adds	r7, #28
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr

080051ce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051ce:	b480      	push	{r7}
 80051d0:	b087      	sub	sp, #28
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	60f8      	str	r0, [r7, #12]
 80051d6:	60b9      	str	r1, [r7, #8]
 80051d8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6a1b      	ldr	r3, [r3, #32]
 80051de:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6a1b      	ldr	r3, [r3, #32]
 80051e4:	f023 0210 	bic.w	r2, r3, #16
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	699b      	ldr	r3, [r3, #24]
 80051f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80051f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	031b      	lsls	r3, r3, #12
 80051fe:	693a      	ldr	r2, [r7, #16]
 8005200:	4313      	orrs	r3, r2
 8005202:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800520a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	011b      	lsls	r3, r3, #4
 8005210:	697a      	ldr	r2, [r7, #20]
 8005212:	4313      	orrs	r3, r2
 8005214:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	693a      	ldr	r2, [r7, #16]
 800521a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	697a      	ldr	r2, [r7, #20]
 8005220:	621a      	str	r2, [r3, #32]
}
 8005222:	bf00      	nop
 8005224:	371c      	adds	r7, #28
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr

0800522e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800522e:	b480      	push	{r7}
 8005230:	b085      	sub	sp, #20
 8005232:	af00      	add	r7, sp, #0
 8005234:	6078      	str	r0, [r7, #4]
 8005236:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005244:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005246:	683a      	ldr	r2, [r7, #0]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	4313      	orrs	r3, r2
 800524c:	f043 0307 	orr.w	r3, r3, #7
 8005250:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	68fa      	ldr	r2, [r7, #12]
 8005256:	609a      	str	r2, [r3, #8]
}
 8005258:	bf00      	nop
 800525a:	3714      	adds	r7, #20
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr

08005264 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005264:	b480      	push	{r7}
 8005266:	b087      	sub	sp, #28
 8005268:	af00      	add	r7, sp, #0
 800526a:	60f8      	str	r0, [r7, #12]
 800526c:	60b9      	str	r1, [r7, #8]
 800526e:	607a      	str	r2, [r7, #4]
 8005270:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	689b      	ldr	r3, [r3, #8]
 8005276:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800527e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	021a      	lsls	r2, r3, #8
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	431a      	orrs	r2, r3
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	4313      	orrs	r3, r2
 800528c:	697a      	ldr	r2, [r7, #20]
 800528e:	4313      	orrs	r3, r2
 8005290:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	697a      	ldr	r2, [r7, #20]
 8005296:	609a      	str	r2, [r3, #8]
}
 8005298:	bf00      	nop
 800529a:	371c      	adds	r7, #28
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr

080052a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b085      	sub	sp, #20
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
 80052ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d101      	bne.n	80052bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80052b8:	2302      	movs	r3, #2
 80052ba:	e05a      	b.n	8005372 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2201      	movs	r2, #1
 80052c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2202      	movs	r2, #2
 80052c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	68fa      	ldr	r2, [r7, #12]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	68fa      	ldr	r2, [r7, #12]
 80052f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a21      	ldr	r2, [pc, #132]	@ (8005380 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d022      	beq.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005308:	d01d      	beq.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a1d      	ldr	r2, [pc, #116]	@ (8005384 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d018      	beq.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a1b      	ldr	r2, [pc, #108]	@ (8005388 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d013      	beq.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a1a      	ldr	r2, [pc, #104]	@ (800538c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d00e      	beq.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a18      	ldr	r2, [pc, #96]	@ (8005390 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d009      	beq.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a17      	ldr	r2, [pc, #92]	@ (8005394 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d004      	beq.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a15      	ldr	r2, [pc, #84]	@ (8005398 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d10c      	bne.n	8005360 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800534c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	68ba      	ldr	r2, [r7, #8]
 8005354:	4313      	orrs	r3, r2
 8005356:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	68ba      	ldr	r2, [r7, #8]
 800535e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2200      	movs	r2, #0
 800536c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005370:	2300      	movs	r3, #0
}
 8005372:	4618      	mov	r0, r3
 8005374:	3714      	adds	r7, #20
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr
 800537e:	bf00      	nop
 8005380:	40010000 	.word	0x40010000
 8005384:	40000400 	.word	0x40000400
 8005388:	40000800 	.word	0x40000800
 800538c:	40000c00 	.word	0x40000c00
 8005390:	40010400 	.word	0x40010400
 8005394:	40014000 	.word	0x40014000
 8005398:	40001800 	.word	0x40001800

0800539c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b082      	sub	sp, #8
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d101      	bne.n	80053ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053aa:	2301      	movs	r3, #1
 80053ac:	e042      	b.n	8005434 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053b4:	b2db      	uxtb	r3, r3
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d106      	bne.n	80053c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f7fc ff76 	bl	80022b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2224      	movs	r2, #36	@ 0x24
 80053cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	68da      	ldr	r2, [r3, #12]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80053de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f000 fc01 	bl	8005be8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	691a      	ldr	r2, [r3, #16]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80053f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	695a      	ldr	r2, [r3, #20]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005404:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	68da      	ldr	r2, [r3, #12]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005414:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2220      	movs	r2, #32
 8005420:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2220      	movs	r2, #32
 8005428:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2200      	movs	r2, #0
 8005430:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005432:	2300      	movs	r3, #0
}
 8005434:	4618      	mov	r0, r3
 8005436:	3708      	adds	r7, #8
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}

0800543c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b08a      	sub	sp, #40	@ 0x28
 8005440:	af02      	add	r7, sp, #8
 8005442:	60f8      	str	r0, [r7, #12]
 8005444:	60b9      	str	r1, [r7, #8]
 8005446:	603b      	str	r3, [r7, #0]
 8005448:	4613      	mov	r3, r2
 800544a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800544c:	2300      	movs	r3, #0
 800544e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005456:	b2db      	uxtb	r3, r3
 8005458:	2b20      	cmp	r3, #32
 800545a:	d175      	bne.n	8005548 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d002      	beq.n	8005468 <HAL_UART_Transmit+0x2c>
 8005462:	88fb      	ldrh	r3, [r7, #6]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d101      	bne.n	800546c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e06e      	b.n	800554a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2200      	movs	r2, #0
 8005470:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2221      	movs	r2, #33	@ 0x21
 8005476:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800547a:	f7fd f943 	bl	8002704 <HAL_GetTick>
 800547e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	88fa      	ldrh	r2, [r7, #6]
 8005484:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	88fa      	ldrh	r2, [r7, #6]
 800548a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	689b      	ldr	r3, [r3, #8]
 8005490:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005494:	d108      	bne.n	80054a8 <HAL_UART_Transmit+0x6c>
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	691b      	ldr	r3, [r3, #16]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d104      	bne.n	80054a8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800549e:	2300      	movs	r3, #0
 80054a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	61bb      	str	r3, [r7, #24]
 80054a6:	e003      	b.n	80054b0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054ac:	2300      	movs	r3, #0
 80054ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80054b0:	e02e      	b.n	8005510 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	9300      	str	r3, [sp, #0]
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	2200      	movs	r2, #0
 80054ba:	2180      	movs	r1, #128	@ 0x80
 80054bc:	68f8      	ldr	r0, [r7, #12]
 80054be:	f000 fa14 	bl	80058ea <UART_WaitOnFlagUntilTimeout>
 80054c2:	4603      	mov	r3, r0
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d005      	beq.n	80054d4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2220      	movs	r2, #32
 80054cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80054d0:	2303      	movs	r3, #3
 80054d2:	e03a      	b.n	800554a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80054d4:	69fb      	ldr	r3, [r7, #28]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d10b      	bne.n	80054f2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80054da:	69bb      	ldr	r3, [r7, #24]
 80054dc:	881b      	ldrh	r3, [r3, #0]
 80054de:	461a      	mov	r2, r3
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054e8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80054ea:	69bb      	ldr	r3, [r7, #24]
 80054ec:	3302      	adds	r3, #2
 80054ee:	61bb      	str	r3, [r7, #24]
 80054f0:	e007      	b.n	8005502 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80054f2:	69fb      	ldr	r3, [r7, #28]
 80054f4:	781a      	ldrb	r2, [r3, #0]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80054fc:	69fb      	ldr	r3, [r7, #28]
 80054fe:	3301      	adds	r3, #1
 8005500:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005506:	b29b      	uxth	r3, r3
 8005508:	3b01      	subs	r3, #1
 800550a:	b29a      	uxth	r2, r3
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005514:	b29b      	uxth	r3, r3
 8005516:	2b00      	cmp	r3, #0
 8005518:	d1cb      	bne.n	80054b2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	9300      	str	r3, [sp, #0]
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	2200      	movs	r2, #0
 8005522:	2140      	movs	r1, #64	@ 0x40
 8005524:	68f8      	ldr	r0, [r7, #12]
 8005526:	f000 f9e0 	bl	80058ea <UART_WaitOnFlagUntilTimeout>
 800552a:	4603      	mov	r3, r0
 800552c:	2b00      	cmp	r3, #0
 800552e:	d005      	beq.n	800553c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2220      	movs	r2, #32
 8005534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005538:	2303      	movs	r3, #3
 800553a:	e006      	b.n	800554a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2220      	movs	r2, #32
 8005540:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005544:	2300      	movs	r3, #0
 8005546:	e000      	b.n	800554a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005548:	2302      	movs	r3, #2
  }
}
 800554a:	4618      	mov	r0, r3
 800554c:	3720      	adds	r7, #32
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}

08005552 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005552:	b580      	push	{r7, lr}
 8005554:	b084      	sub	sp, #16
 8005556:	af00      	add	r7, sp, #0
 8005558:	60f8      	str	r0, [r7, #12]
 800555a:	60b9      	str	r1, [r7, #8]
 800555c:	4613      	mov	r3, r2
 800555e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005566:	b2db      	uxtb	r3, r3
 8005568:	2b20      	cmp	r3, #32
 800556a:	d112      	bne.n	8005592 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d002      	beq.n	8005578 <HAL_UART_Receive_DMA+0x26>
 8005572:	88fb      	ldrh	r3, [r7, #6]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d101      	bne.n	800557c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	e00b      	b.n	8005594 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2200      	movs	r2, #0
 8005580:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005582:	88fb      	ldrh	r3, [r7, #6]
 8005584:	461a      	mov	r2, r3
 8005586:	68b9      	ldr	r1, [r7, #8]
 8005588:	68f8      	ldr	r0, [r7, #12]
 800558a:	f000 fa07 	bl	800599c <UART_Start_Receive_DMA>
 800558e:	4603      	mov	r3, r0
 8005590:	e000      	b.n	8005594 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005592:	2302      	movs	r3, #2
  }
}
 8005594:	4618      	mov	r0, r3
 8005596:	3710      	adds	r7, #16
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}

0800559c <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b090      	sub	sp, #64	@ 0x40
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80055a4:	2300      	movs	r3, #0
 80055a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	695b      	ldr	r3, [r3, #20]
 80055ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055b2:	2b80      	cmp	r3, #128	@ 0x80
 80055b4:	bf0c      	ite	eq
 80055b6:	2301      	moveq	r3, #1
 80055b8:	2300      	movne	r3, #0
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	2b21      	cmp	r3, #33	@ 0x21
 80055c8:	d128      	bne.n	800561c <HAL_UART_DMAStop+0x80>
 80055ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d025      	beq.n	800561c <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	3314      	adds	r3, #20
 80055d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055da:	e853 3f00 	ldrex	r3, [r3]
 80055de:	623b      	str	r3, [r7, #32]
   return(result);
 80055e0:	6a3b      	ldr	r3, [r7, #32]
 80055e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	3314      	adds	r3, #20
 80055ee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80055f0:	633a      	str	r2, [r7, #48]	@ 0x30
 80055f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055f8:	e841 2300 	strex	r3, r2, [r1]
 80055fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80055fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005600:	2b00      	cmp	r3, #0
 8005602:	d1e5      	bne.n	80055d0 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005608:	2b00      	cmp	r3, #0
 800560a:	d004      	beq.n	8005616 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005610:	4618      	mov	r0, r3
 8005612:	f7fd fabf 	bl	8002b94 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f000 fa5a 	bl	8005ad0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	695b      	ldr	r3, [r3, #20]
 8005622:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005626:	2b40      	cmp	r3, #64	@ 0x40
 8005628:	bf0c      	ite	eq
 800562a:	2301      	moveq	r3, #1
 800562c:	2300      	movne	r3, #0
 800562e:	b2db      	uxtb	r3, r3
 8005630:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005638:	b2db      	uxtb	r3, r3
 800563a:	2b22      	cmp	r3, #34	@ 0x22
 800563c:	d128      	bne.n	8005690 <HAL_UART_DMAStop+0xf4>
 800563e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005640:	2b00      	cmp	r3, #0
 8005642:	d025      	beq.n	8005690 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	3314      	adds	r3, #20
 800564a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800564c:	693b      	ldr	r3, [r7, #16]
 800564e:	e853 3f00 	ldrex	r3, [r3]
 8005652:	60fb      	str	r3, [r7, #12]
   return(result);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800565a:	637b      	str	r3, [r7, #52]	@ 0x34
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	3314      	adds	r3, #20
 8005662:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005664:	61fa      	str	r2, [r7, #28]
 8005666:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005668:	69b9      	ldr	r1, [r7, #24]
 800566a:	69fa      	ldr	r2, [r7, #28]
 800566c:	e841 2300 	strex	r3, r2, [r1]
 8005670:	617b      	str	r3, [r7, #20]
   return(result);
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d1e5      	bne.n	8005644 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800567c:	2b00      	cmp	r3, #0
 800567e:	d004      	beq.n	800568a <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005684:	4618      	mov	r0, r3
 8005686:	f7fd fa85 	bl	8002b94 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f000 fa48 	bl	8005b20 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8005690:	2300      	movs	r3, #0
}
 8005692:	4618      	mov	r0, r3
 8005694:	3740      	adds	r7, #64	@ 0x40
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}

0800569a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800569a:	b480      	push	{r7}
 800569c:	b083      	sub	sp, #12
 800569e:	af00      	add	r7, sp, #0
 80056a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80056a2:	bf00      	nop
 80056a4:	370c      	adds	r7, #12
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr

080056ae <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80056ae:	b480      	push	{r7}
 80056b0:	b083      	sub	sp, #12
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80056b6:	bf00      	nop
 80056b8:	370c      	adds	r7, #12
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr

080056c2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80056c2:	b480      	push	{r7}
 80056c4:	b083      	sub	sp, #12
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80056ca:	bf00      	nop
 80056cc:	370c      	adds	r7, #12
 80056ce:	46bd      	mov	sp, r7
 80056d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d4:	4770      	bx	lr

080056d6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80056d6:	b480      	push	{r7}
 80056d8:	b083      	sub	sp, #12
 80056da:	af00      	add	r7, sp, #0
 80056dc:	6078      	str	r0, [r7, #4]
 80056de:	460b      	mov	r3, r1
 80056e0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80056e2:	bf00      	nop
 80056e4:	370c      	adds	r7, #12
 80056e6:	46bd      	mov	sp, r7
 80056e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ec:	4770      	bx	lr

080056ee <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80056ee:	b580      	push	{r7, lr}
 80056f0:	b09c      	sub	sp, #112	@ 0x70
 80056f2:	af00      	add	r7, sp, #0
 80056f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056fa:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005706:	2b00      	cmp	r3, #0
 8005708:	d172      	bne.n	80057f0 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800570a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800570c:	2200      	movs	r2, #0
 800570e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005710:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	330c      	adds	r3, #12
 8005716:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005718:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800571a:	e853 3f00 	ldrex	r3, [r3]
 800571e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005720:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005722:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005726:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005728:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	330c      	adds	r3, #12
 800572e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005730:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005732:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005734:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005736:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005738:	e841 2300 	strex	r3, r2, [r1]
 800573c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800573e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005740:	2b00      	cmp	r3, #0
 8005742:	d1e5      	bne.n	8005710 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005744:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	3314      	adds	r3, #20
 800574a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800574c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800574e:	e853 3f00 	ldrex	r3, [r3]
 8005752:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005756:	f023 0301 	bic.w	r3, r3, #1
 800575a:	667b      	str	r3, [r7, #100]	@ 0x64
 800575c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	3314      	adds	r3, #20
 8005762:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005764:	647a      	str	r2, [r7, #68]	@ 0x44
 8005766:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005768:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800576a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800576c:	e841 2300 	strex	r3, r2, [r1]
 8005770:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005772:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005774:	2b00      	cmp	r3, #0
 8005776:	d1e5      	bne.n	8005744 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005778:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	3314      	adds	r3, #20
 800577e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005782:	e853 3f00 	ldrex	r3, [r3]
 8005786:	623b      	str	r3, [r7, #32]
   return(result);
 8005788:	6a3b      	ldr	r3, [r7, #32]
 800578a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800578e:	663b      	str	r3, [r7, #96]	@ 0x60
 8005790:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	3314      	adds	r3, #20
 8005796:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005798:	633a      	str	r2, [r7, #48]	@ 0x30
 800579a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800579c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800579e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057a0:	e841 2300 	strex	r3, r2, [r1]
 80057a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80057a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d1e5      	bne.n	8005778 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80057ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057ae:	2220      	movs	r2, #32
 80057b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d119      	bne.n	80057f0 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	330c      	adds	r3, #12
 80057c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	e853 3f00 	ldrex	r3, [r3]
 80057ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f023 0310 	bic.w	r3, r3, #16
 80057d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80057d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	330c      	adds	r3, #12
 80057da:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80057dc:	61fa      	str	r2, [r7, #28]
 80057de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e0:	69b9      	ldr	r1, [r7, #24]
 80057e2:	69fa      	ldr	r2, [r7, #28]
 80057e4:	e841 2300 	strex	r3, r2, [r1]
 80057e8:	617b      	str	r3, [r7, #20]
   return(result);
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d1e5      	bne.n	80057bc <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057f2:	2200      	movs	r2, #0
 80057f4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d106      	bne.n	800580c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80057fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005800:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005802:	4619      	mov	r1, r3
 8005804:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005806:	f7ff ff66 	bl	80056d6 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800580a:	e002      	b.n	8005812 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800580c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800580e:	f7ff ff44 	bl	800569a <HAL_UART_RxCpltCallback>
}
 8005812:	bf00      	nop
 8005814:	3770      	adds	r7, #112	@ 0x70
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}

0800581a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800581a:	b580      	push	{r7, lr}
 800581c:	b084      	sub	sp, #16
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005826:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2201      	movs	r2, #1
 800582c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005832:	2b01      	cmp	r3, #1
 8005834:	d108      	bne.n	8005848 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800583a:	085b      	lsrs	r3, r3, #1
 800583c:	b29b      	uxth	r3, r3
 800583e:	4619      	mov	r1, r3
 8005840:	68f8      	ldr	r0, [r7, #12]
 8005842:	f7ff ff48 	bl	80056d6 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005846:	e002      	b.n	800584e <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8005848:	68f8      	ldr	r0, [r7, #12]
 800584a:	f7ff ff30 	bl	80056ae <HAL_UART_RxHalfCpltCallback>
}
 800584e:	bf00      	nop
 8005850:	3710      	adds	r7, #16
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}

08005856 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005856:	b580      	push	{r7, lr}
 8005858:	b084      	sub	sp, #16
 800585a:	af00      	add	r7, sp, #0
 800585c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800585e:	2300      	movs	r3, #0
 8005860:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005866:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	695b      	ldr	r3, [r3, #20]
 800586e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005872:	2b80      	cmp	r3, #128	@ 0x80
 8005874:	bf0c      	ite	eq
 8005876:	2301      	moveq	r3, #1
 8005878:	2300      	movne	r3, #0
 800587a:	b2db      	uxtb	r3, r3
 800587c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005884:	b2db      	uxtb	r3, r3
 8005886:	2b21      	cmp	r3, #33	@ 0x21
 8005888:	d108      	bne.n	800589c <UART_DMAError+0x46>
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d005      	beq.n	800589c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	2200      	movs	r2, #0
 8005894:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005896:	68b8      	ldr	r0, [r7, #8]
 8005898:	f000 f91a 	bl	8005ad0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	695b      	ldr	r3, [r3, #20]
 80058a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058a6:	2b40      	cmp	r3, #64	@ 0x40
 80058a8:	bf0c      	ite	eq
 80058aa:	2301      	moveq	r3, #1
 80058ac:	2300      	movne	r3, #0
 80058ae:	b2db      	uxtb	r3, r3
 80058b0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	2b22      	cmp	r3, #34	@ 0x22
 80058bc:	d108      	bne.n	80058d0 <UART_DMAError+0x7a>
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d005      	beq.n	80058d0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	2200      	movs	r2, #0
 80058c8:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80058ca:	68b8      	ldr	r0, [r7, #8]
 80058cc:	f000 f928 	bl	8005b20 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058d4:	f043 0210 	orr.w	r2, r3, #16
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80058dc:	68b8      	ldr	r0, [r7, #8]
 80058de:	f7ff fef0 	bl	80056c2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80058e2:	bf00      	nop
 80058e4:	3710      	adds	r7, #16
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}

080058ea <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80058ea:	b580      	push	{r7, lr}
 80058ec:	b086      	sub	sp, #24
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	60f8      	str	r0, [r7, #12]
 80058f2:	60b9      	str	r1, [r7, #8]
 80058f4:	603b      	str	r3, [r7, #0]
 80058f6:	4613      	mov	r3, r2
 80058f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058fa:	e03b      	b.n	8005974 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058fc:	6a3b      	ldr	r3, [r7, #32]
 80058fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005902:	d037      	beq.n	8005974 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005904:	f7fc fefe 	bl	8002704 <HAL_GetTick>
 8005908:	4602      	mov	r2, r0
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	6a3a      	ldr	r2, [r7, #32]
 8005910:	429a      	cmp	r2, r3
 8005912:	d302      	bcc.n	800591a <UART_WaitOnFlagUntilTimeout+0x30>
 8005914:	6a3b      	ldr	r3, [r7, #32]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d101      	bne.n	800591e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800591a:	2303      	movs	r3, #3
 800591c:	e03a      	b.n	8005994 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	f003 0304 	and.w	r3, r3, #4
 8005928:	2b00      	cmp	r3, #0
 800592a:	d023      	beq.n	8005974 <UART_WaitOnFlagUntilTimeout+0x8a>
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	2b80      	cmp	r3, #128	@ 0x80
 8005930:	d020      	beq.n	8005974 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	2b40      	cmp	r3, #64	@ 0x40
 8005936:	d01d      	beq.n	8005974 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f003 0308 	and.w	r3, r3, #8
 8005942:	2b08      	cmp	r3, #8
 8005944:	d116      	bne.n	8005974 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005946:	2300      	movs	r3, #0
 8005948:	617b      	str	r3, [r7, #20]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	617b      	str	r3, [r7, #20]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	617b      	str	r3, [r7, #20]
 800595a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800595c:	68f8      	ldr	r0, [r7, #12]
 800595e:	f000 f8df 	bl	8005b20 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2208      	movs	r2, #8
 8005966:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2200      	movs	r2, #0
 800596c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	e00f      	b.n	8005994 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	681a      	ldr	r2, [r3, #0]
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	4013      	ands	r3, r2
 800597e:	68ba      	ldr	r2, [r7, #8]
 8005980:	429a      	cmp	r2, r3
 8005982:	bf0c      	ite	eq
 8005984:	2301      	moveq	r3, #1
 8005986:	2300      	movne	r3, #0
 8005988:	b2db      	uxtb	r3, r3
 800598a:	461a      	mov	r2, r3
 800598c:	79fb      	ldrb	r3, [r7, #7]
 800598e:	429a      	cmp	r2, r3
 8005990:	d0b4      	beq.n	80058fc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005992:	2300      	movs	r3, #0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3718      	adds	r7, #24
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b098      	sub	sp, #96	@ 0x60
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	4613      	mov	r3, r2
 80059a8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80059aa:	68ba      	ldr	r2, [r7, #8]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	88fa      	ldrh	r2, [r7, #6]
 80059b4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2200      	movs	r2, #0
 80059ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2222      	movs	r2, #34	@ 0x22
 80059c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059c8:	4a3e      	ldr	r2, [pc, #248]	@ (8005ac4 <UART_Start_Receive_DMA+0x128>)
 80059ca:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059d0:	4a3d      	ldr	r2, [pc, #244]	@ (8005ac8 <UART_Start_Receive_DMA+0x12c>)
 80059d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059d8:	4a3c      	ldr	r2, [pc, #240]	@ (8005acc <UART_Start_Receive_DMA+0x130>)
 80059da:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059e0:	2200      	movs	r2, #0
 80059e2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80059e4:	f107 0308 	add.w	r3, r7, #8
 80059e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	3304      	adds	r3, #4
 80059f4:	4619      	mov	r1, r3
 80059f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	88fb      	ldrh	r3, [r7, #6]
 80059fc:	f7fd f872 	bl	8002ae4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005a00:	2300      	movs	r3, #0
 8005a02:	613b      	str	r3, [r7, #16]
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	613b      	str	r3, [r7, #16]
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	613b      	str	r3, [r7, #16]
 8005a14:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	691b      	ldr	r3, [r3, #16]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d019      	beq.n	8005a52 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	330c      	adds	r3, #12
 8005a24:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a28:	e853 3f00 	ldrex	r3, [r3]
 8005a2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005a2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a34:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	330c      	adds	r3, #12
 8005a3c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005a3e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005a40:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a42:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005a44:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005a46:	e841 2300 	strex	r3, r2, [r1]
 8005a4a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005a4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d1e5      	bne.n	8005a1e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	3314      	adds	r3, #20
 8005a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a5c:	e853 3f00 	ldrex	r3, [r3]
 8005a60:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a64:	f043 0301 	orr.w	r3, r3, #1
 8005a68:	657b      	str	r3, [r7, #84]	@ 0x54
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	3314      	adds	r3, #20
 8005a70:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005a72:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005a74:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a76:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005a78:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005a7a:	e841 2300 	strex	r3, r2, [r1]
 8005a7e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d1e5      	bne.n	8005a52 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	3314      	adds	r3, #20
 8005a8c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a8e:	69bb      	ldr	r3, [r7, #24]
 8005a90:	e853 3f00 	ldrex	r3, [r3]
 8005a94:	617b      	str	r3, [r7, #20]
   return(result);
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a9c:	653b      	str	r3, [r7, #80]	@ 0x50
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	3314      	adds	r3, #20
 8005aa4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005aa6:	627a      	str	r2, [r7, #36]	@ 0x24
 8005aa8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aaa:	6a39      	ldr	r1, [r7, #32]
 8005aac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005aae:	e841 2300 	strex	r3, r2, [r1]
 8005ab2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ab4:	69fb      	ldr	r3, [r7, #28]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d1e5      	bne.n	8005a86 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8005aba:	2300      	movs	r3, #0
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3760      	adds	r7, #96	@ 0x60
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}
 8005ac4:	080056ef 	.word	0x080056ef
 8005ac8:	0800581b 	.word	0x0800581b
 8005acc:	08005857 	.word	0x08005857

08005ad0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b089      	sub	sp, #36	@ 0x24
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	330c      	adds	r3, #12
 8005ade:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	e853 3f00 	ldrex	r3, [r3]
 8005ae6:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005aee:	61fb      	str	r3, [r7, #28]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	330c      	adds	r3, #12
 8005af6:	69fa      	ldr	r2, [r7, #28]
 8005af8:	61ba      	str	r2, [r7, #24]
 8005afa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005afc:	6979      	ldr	r1, [r7, #20]
 8005afe:	69ba      	ldr	r2, [r7, #24]
 8005b00:	e841 2300 	strex	r3, r2, [r1]
 8005b04:	613b      	str	r3, [r7, #16]
   return(result);
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d1e5      	bne.n	8005ad8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2220      	movs	r2, #32
 8005b10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005b14:	bf00      	nop
 8005b16:	3724      	adds	r7, #36	@ 0x24
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b095      	sub	sp, #84	@ 0x54
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	330c      	adds	r3, #12
 8005b2e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b32:	e853 3f00 	ldrex	r3, [r3]
 8005b36:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b3a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	330c      	adds	r3, #12
 8005b46:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005b48:	643a      	str	r2, [r7, #64]	@ 0x40
 8005b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b4c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b4e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b50:	e841 2300 	strex	r3, r2, [r1]
 8005b54:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d1e5      	bne.n	8005b28 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	3314      	adds	r3, #20
 8005b62:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b64:	6a3b      	ldr	r3, [r7, #32]
 8005b66:	e853 3f00 	ldrex	r3, [r3]
 8005b6a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b6c:	69fb      	ldr	r3, [r7, #28]
 8005b6e:	f023 0301 	bic.w	r3, r3, #1
 8005b72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	3314      	adds	r3, #20
 8005b7a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b7c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b84:	e841 2300 	strex	r3, r2, [r1]
 8005b88:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d1e5      	bne.n	8005b5c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	d119      	bne.n	8005bcc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	330c      	adds	r3, #12
 8005b9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	e853 3f00 	ldrex	r3, [r3]
 8005ba6:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	f023 0310 	bic.w	r3, r3, #16
 8005bae:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	330c      	adds	r3, #12
 8005bb6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005bb8:	61ba      	str	r2, [r7, #24]
 8005bba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bbc:	6979      	ldr	r1, [r7, #20]
 8005bbe:	69ba      	ldr	r2, [r7, #24]
 8005bc0:	e841 2300 	strex	r3, r2, [r1]
 8005bc4:	613b      	str	r3, [r7, #16]
   return(result);
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d1e5      	bne.n	8005b98 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2220      	movs	r2, #32
 8005bd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005bda:	bf00      	nop
 8005bdc:	3754      	adds	r7, #84	@ 0x54
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr
	...

08005be8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005be8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005bec:	b0c0      	sub	sp, #256	@ 0x100
 8005bee:	af00      	add	r7, sp, #0
 8005bf0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	691b      	ldr	r3, [r3, #16]
 8005bfc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c04:	68d9      	ldr	r1, [r3, #12]
 8005c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	ea40 0301 	orr.w	r3, r0, r1
 8005c10:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005c12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c16:	689a      	ldr	r2, [r3, #8]
 8005c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c1c:	691b      	ldr	r3, [r3, #16]
 8005c1e:	431a      	orrs	r2, r3
 8005c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c24:	695b      	ldr	r3, [r3, #20]
 8005c26:	431a      	orrs	r2, r3
 8005c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c2c:	69db      	ldr	r3, [r3, #28]
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	68db      	ldr	r3, [r3, #12]
 8005c3c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005c40:	f021 010c 	bic.w	r1, r1, #12
 8005c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005c4e:	430b      	orrs	r3, r1
 8005c50:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005c52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	695b      	ldr	r3, [r3, #20]
 8005c5a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005c5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c62:	6999      	ldr	r1, [r3, #24]
 8005c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c68:	681a      	ldr	r2, [r3, #0]
 8005c6a:	ea40 0301 	orr.w	r3, r0, r1
 8005c6e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	4b8f      	ldr	r3, [pc, #572]	@ (8005eb4 <UART_SetConfig+0x2cc>)
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d005      	beq.n	8005c88 <UART_SetConfig+0xa0>
 8005c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	4b8d      	ldr	r3, [pc, #564]	@ (8005eb8 <UART_SetConfig+0x2d0>)
 8005c84:	429a      	cmp	r2, r3
 8005c86:	d104      	bne.n	8005c92 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005c88:	f7fd fd92 	bl	80037b0 <HAL_RCC_GetPCLK2Freq>
 8005c8c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005c90:	e003      	b.n	8005c9a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c92:	f7fd fd79 	bl	8003788 <HAL_RCC_GetPCLK1Freq>
 8005c96:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c9e:	69db      	ldr	r3, [r3, #28]
 8005ca0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ca4:	f040 810c 	bne.w	8005ec0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ca8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cac:	2200      	movs	r2, #0
 8005cae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005cb2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005cb6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005cba:	4622      	mov	r2, r4
 8005cbc:	462b      	mov	r3, r5
 8005cbe:	1891      	adds	r1, r2, r2
 8005cc0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005cc2:	415b      	adcs	r3, r3
 8005cc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005cc6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005cca:	4621      	mov	r1, r4
 8005ccc:	eb12 0801 	adds.w	r8, r2, r1
 8005cd0:	4629      	mov	r1, r5
 8005cd2:	eb43 0901 	adc.w	r9, r3, r1
 8005cd6:	f04f 0200 	mov.w	r2, #0
 8005cda:	f04f 0300 	mov.w	r3, #0
 8005cde:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ce2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ce6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005cea:	4690      	mov	r8, r2
 8005cec:	4699      	mov	r9, r3
 8005cee:	4623      	mov	r3, r4
 8005cf0:	eb18 0303 	adds.w	r3, r8, r3
 8005cf4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005cf8:	462b      	mov	r3, r5
 8005cfa:	eb49 0303 	adc.w	r3, r9, r3
 8005cfe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005d02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005d0e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005d12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005d16:	460b      	mov	r3, r1
 8005d18:	18db      	adds	r3, r3, r3
 8005d1a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d1c:	4613      	mov	r3, r2
 8005d1e:	eb42 0303 	adc.w	r3, r2, r3
 8005d22:	657b      	str	r3, [r7, #84]	@ 0x54
 8005d24:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005d28:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005d2c:	f7fa ff6c 	bl	8000c08 <__aeabi_uldivmod>
 8005d30:	4602      	mov	r2, r0
 8005d32:	460b      	mov	r3, r1
 8005d34:	4b61      	ldr	r3, [pc, #388]	@ (8005ebc <UART_SetConfig+0x2d4>)
 8005d36:	fba3 2302 	umull	r2, r3, r3, r2
 8005d3a:	095b      	lsrs	r3, r3, #5
 8005d3c:	011c      	lsls	r4, r3, #4
 8005d3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d42:	2200      	movs	r2, #0
 8005d44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005d48:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005d4c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005d50:	4642      	mov	r2, r8
 8005d52:	464b      	mov	r3, r9
 8005d54:	1891      	adds	r1, r2, r2
 8005d56:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005d58:	415b      	adcs	r3, r3
 8005d5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d5c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005d60:	4641      	mov	r1, r8
 8005d62:	eb12 0a01 	adds.w	sl, r2, r1
 8005d66:	4649      	mov	r1, r9
 8005d68:	eb43 0b01 	adc.w	fp, r3, r1
 8005d6c:	f04f 0200 	mov.w	r2, #0
 8005d70:	f04f 0300 	mov.w	r3, #0
 8005d74:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005d78:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005d7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d80:	4692      	mov	sl, r2
 8005d82:	469b      	mov	fp, r3
 8005d84:	4643      	mov	r3, r8
 8005d86:	eb1a 0303 	adds.w	r3, sl, r3
 8005d8a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005d8e:	464b      	mov	r3, r9
 8005d90:	eb4b 0303 	adc.w	r3, fp, r3
 8005d94:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005da4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005da8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005dac:	460b      	mov	r3, r1
 8005dae:	18db      	adds	r3, r3, r3
 8005db0:	643b      	str	r3, [r7, #64]	@ 0x40
 8005db2:	4613      	mov	r3, r2
 8005db4:	eb42 0303 	adc.w	r3, r2, r3
 8005db8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005dba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005dbe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005dc2:	f7fa ff21 	bl	8000c08 <__aeabi_uldivmod>
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	460b      	mov	r3, r1
 8005dca:	4611      	mov	r1, r2
 8005dcc:	4b3b      	ldr	r3, [pc, #236]	@ (8005ebc <UART_SetConfig+0x2d4>)
 8005dce:	fba3 2301 	umull	r2, r3, r3, r1
 8005dd2:	095b      	lsrs	r3, r3, #5
 8005dd4:	2264      	movs	r2, #100	@ 0x64
 8005dd6:	fb02 f303 	mul.w	r3, r2, r3
 8005dda:	1acb      	subs	r3, r1, r3
 8005ddc:	00db      	lsls	r3, r3, #3
 8005dde:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005de2:	4b36      	ldr	r3, [pc, #216]	@ (8005ebc <UART_SetConfig+0x2d4>)
 8005de4:	fba3 2302 	umull	r2, r3, r3, r2
 8005de8:	095b      	lsrs	r3, r3, #5
 8005dea:	005b      	lsls	r3, r3, #1
 8005dec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005df0:	441c      	add	r4, r3
 8005df2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005df6:	2200      	movs	r2, #0
 8005df8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005dfc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005e00:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005e04:	4642      	mov	r2, r8
 8005e06:	464b      	mov	r3, r9
 8005e08:	1891      	adds	r1, r2, r2
 8005e0a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005e0c:	415b      	adcs	r3, r3
 8005e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005e14:	4641      	mov	r1, r8
 8005e16:	1851      	adds	r1, r2, r1
 8005e18:	6339      	str	r1, [r7, #48]	@ 0x30
 8005e1a:	4649      	mov	r1, r9
 8005e1c:	414b      	adcs	r3, r1
 8005e1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e20:	f04f 0200 	mov.w	r2, #0
 8005e24:	f04f 0300 	mov.w	r3, #0
 8005e28:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005e2c:	4659      	mov	r1, fp
 8005e2e:	00cb      	lsls	r3, r1, #3
 8005e30:	4651      	mov	r1, sl
 8005e32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e36:	4651      	mov	r1, sl
 8005e38:	00ca      	lsls	r2, r1, #3
 8005e3a:	4610      	mov	r0, r2
 8005e3c:	4619      	mov	r1, r3
 8005e3e:	4603      	mov	r3, r0
 8005e40:	4642      	mov	r2, r8
 8005e42:	189b      	adds	r3, r3, r2
 8005e44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005e48:	464b      	mov	r3, r9
 8005e4a:	460a      	mov	r2, r1
 8005e4c:	eb42 0303 	adc.w	r3, r2, r3
 8005e50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005e60:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005e64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005e68:	460b      	mov	r3, r1
 8005e6a:	18db      	adds	r3, r3, r3
 8005e6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e6e:	4613      	mov	r3, r2
 8005e70:	eb42 0303 	adc.w	r3, r2, r3
 8005e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005e7a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005e7e:	f7fa fec3 	bl	8000c08 <__aeabi_uldivmod>
 8005e82:	4602      	mov	r2, r0
 8005e84:	460b      	mov	r3, r1
 8005e86:	4b0d      	ldr	r3, [pc, #52]	@ (8005ebc <UART_SetConfig+0x2d4>)
 8005e88:	fba3 1302 	umull	r1, r3, r3, r2
 8005e8c:	095b      	lsrs	r3, r3, #5
 8005e8e:	2164      	movs	r1, #100	@ 0x64
 8005e90:	fb01 f303 	mul.w	r3, r1, r3
 8005e94:	1ad3      	subs	r3, r2, r3
 8005e96:	00db      	lsls	r3, r3, #3
 8005e98:	3332      	adds	r3, #50	@ 0x32
 8005e9a:	4a08      	ldr	r2, [pc, #32]	@ (8005ebc <UART_SetConfig+0x2d4>)
 8005e9c:	fba2 2303 	umull	r2, r3, r2, r3
 8005ea0:	095b      	lsrs	r3, r3, #5
 8005ea2:	f003 0207 	and.w	r2, r3, #7
 8005ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4422      	add	r2, r4
 8005eae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005eb0:	e106      	b.n	80060c0 <UART_SetConfig+0x4d8>
 8005eb2:	bf00      	nop
 8005eb4:	40011000 	.word	0x40011000
 8005eb8:	40011400 	.word	0x40011400
 8005ebc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ec0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005eca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005ece:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005ed2:	4642      	mov	r2, r8
 8005ed4:	464b      	mov	r3, r9
 8005ed6:	1891      	adds	r1, r2, r2
 8005ed8:	6239      	str	r1, [r7, #32]
 8005eda:	415b      	adcs	r3, r3
 8005edc:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ede:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005ee2:	4641      	mov	r1, r8
 8005ee4:	1854      	adds	r4, r2, r1
 8005ee6:	4649      	mov	r1, r9
 8005ee8:	eb43 0501 	adc.w	r5, r3, r1
 8005eec:	f04f 0200 	mov.w	r2, #0
 8005ef0:	f04f 0300 	mov.w	r3, #0
 8005ef4:	00eb      	lsls	r3, r5, #3
 8005ef6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005efa:	00e2      	lsls	r2, r4, #3
 8005efc:	4614      	mov	r4, r2
 8005efe:	461d      	mov	r5, r3
 8005f00:	4643      	mov	r3, r8
 8005f02:	18e3      	adds	r3, r4, r3
 8005f04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005f08:	464b      	mov	r3, r9
 8005f0a:	eb45 0303 	adc.w	r3, r5, r3
 8005f0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005f12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005f1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005f22:	f04f 0200 	mov.w	r2, #0
 8005f26:	f04f 0300 	mov.w	r3, #0
 8005f2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005f2e:	4629      	mov	r1, r5
 8005f30:	008b      	lsls	r3, r1, #2
 8005f32:	4621      	mov	r1, r4
 8005f34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f38:	4621      	mov	r1, r4
 8005f3a:	008a      	lsls	r2, r1, #2
 8005f3c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005f40:	f7fa fe62 	bl	8000c08 <__aeabi_uldivmod>
 8005f44:	4602      	mov	r2, r0
 8005f46:	460b      	mov	r3, r1
 8005f48:	4b60      	ldr	r3, [pc, #384]	@ (80060cc <UART_SetConfig+0x4e4>)
 8005f4a:	fba3 2302 	umull	r2, r3, r3, r2
 8005f4e:	095b      	lsrs	r3, r3, #5
 8005f50:	011c      	lsls	r4, r3, #4
 8005f52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f56:	2200      	movs	r2, #0
 8005f58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005f5c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005f60:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005f64:	4642      	mov	r2, r8
 8005f66:	464b      	mov	r3, r9
 8005f68:	1891      	adds	r1, r2, r2
 8005f6a:	61b9      	str	r1, [r7, #24]
 8005f6c:	415b      	adcs	r3, r3
 8005f6e:	61fb      	str	r3, [r7, #28]
 8005f70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f74:	4641      	mov	r1, r8
 8005f76:	1851      	adds	r1, r2, r1
 8005f78:	6139      	str	r1, [r7, #16]
 8005f7a:	4649      	mov	r1, r9
 8005f7c:	414b      	adcs	r3, r1
 8005f7e:	617b      	str	r3, [r7, #20]
 8005f80:	f04f 0200 	mov.w	r2, #0
 8005f84:	f04f 0300 	mov.w	r3, #0
 8005f88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005f8c:	4659      	mov	r1, fp
 8005f8e:	00cb      	lsls	r3, r1, #3
 8005f90:	4651      	mov	r1, sl
 8005f92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f96:	4651      	mov	r1, sl
 8005f98:	00ca      	lsls	r2, r1, #3
 8005f9a:	4610      	mov	r0, r2
 8005f9c:	4619      	mov	r1, r3
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	4642      	mov	r2, r8
 8005fa2:	189b      	adds	r3, r3, r2
 8005fa4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005fa8:	464b      	mov	r3, r9
 8005faa:	460a      	mov	r2, r1
 8005fac:	eb42 0303 	adc.w	r3, r2, r3
 8005fb0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005fbe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005fc0:	f04f 0200 	mov.w	r2, #0
 8005fc4:	f04f 0300 	mov.w	r3, #0
 8005fc8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005fcc:	4649      	mov	r1, r9
 8005fce:	008b      	lsls	r3, r1, #2
 8005fd0:	4641      	mov	r1, r8
 8005fd2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005fd6:	4641      	mov	r1, r8
 8005fd8:	008a      	lsls	r2, r1, #2
 8005fda:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005fde:	f7fa fe13 	bl	8000c08 <__aeabi_uldivmod>
 8005fe2:	4602      	mov	r2, r0
 8005fe4:	460b      	mov	r3, r1
 8005fe6:	4611      	mov	r1, r2
 8005fe8:	4b38      	ldr	r3, [pc, #224]	@ (80060cc <UART_SetConfig+0x4e4>)
 8005fea:	fba3 2301 	umull	r2, r3, r3, r1
 8005fee:	095b      	lsrs	r3, r3, #5
 8005ff0:	2264      	movs	r2, #100	@ 0x64
 8005ff2:	fb02 f303 	mul.w	r3, r2, r3
 8005ff6:	1acb      	subs	r3, r1, r3
 8005ff8:	011b      	lsls	r3, r3, #4
 8005ffa:	3332      	adds	r3, #50	@ 0x32
 8005ffc:	4a33      	ldr	r2, [pc, #204]	@ (80060cc <UART_SetConfig+0x4e4>)
 8005ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8006002:	095b      	lsrs	r3, r3, #5
 8006004:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006008:	441c      	add	r4, r3
 800600a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800600e:	2200      	movs	r2, #0
 8006010:	673b      	str	r3, [r7, #112]	@ 0x70
 8006012:	677a      	str	r2, [r7, #116]	@ 0x74
 8006014:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006018:	4642      	mov	r2, r8
 800601a:	464b      	mov	r3, r9
 800601c:	1891      	adds	r1, r2, r2
 800601e:	60b9      	str	r1, [r7, #8]
 8006020:	415b      	adcs	r3, r3
 8006022:	60fb      	str	r3, [r7, #12]
 8006024:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006028:	4641      	mov	r1, r8
 800602a:	1851      	adds	r1, r2, r1
 800602c:	6039      	str	r1, [r7, #0]
 800602e:	4649      	mov	r1, r9
 8006030:	414b      	adcs	r3, r1
 8006032:	607b      	str	r3, [r7, #4]
 8006034:	f04f 0200 	mov.w	r2, #0
 8006038:	f04f 0300 	mov.w	r3, #0
 800603c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006040:	4659      	mov	r1, fp
 8006042:	00cb      	lsls	r3, r1, #3
 8006044:	4651      	mov	r1, sl
 8006046:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800604a:	4651      	mov	r1, sl
 800604c:	00ca      	lsls	r2, r1, #3
 800604e:	4610      	mov	r0, r2
 8006050:	4619      	mov	r1, r3
 8006052:	4603      	mov	r3, r0
 8006054:	4642      	mov	r2, r8
 8006056:	189b      	adds	r3, r3, r2
 8006058:	66bb      	str	r3, [r7, #104]	@ 0x68
 800605a:	464b      	mov	r3, r9
 800605c:	460a      	mov	r2, r1
 800605e:	eb42 0303 	adc.w	r3, r2, r3
 8006062:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	2200      	movs	r2, #0
 800606c:	663b      	str	r3, [r7, #96]	@ 0x60
 800606e:	667a      	str	r2, [r7, #100]	@ 0x64
 8006070:	f04f 0200 	mov.w	r2, #0
 8006074:	f04f 0300 	mov.w	r3, #0
 8006078:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800607c:	4649      	mov	r1, r9
 800607e:	008b      	lsls	r3, r1, #2
 8006080:	4641      	mov	r1, r8
 8006082:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006086:	4641      	mov	r1, r8
 8006088:	008a      	lsls	r2, r1, #2
 800608a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800608e:	f7fa fdbb 	bl	8000c08 <__aeabi_uldivmod>
 8006092:	4602      	mov	r2, r0
 8006094:	460b      	mov	r3, r1
 8006096:	4b0d      	ldr	r3, [pc, #52]	@ (80060cc <UART_SetConfig+0x4e4>)
 8006098:	fba3 1302 	umull	r1, r3, r3, r2
 800609c:	095b      	lsrs	r3, r3, #5
 800609e:	2164      	movs	r1, #100	@ 0x64
 80060a0:	fb01 f303 	mul.w	r3, r1, r3
 80060a4:	1ad3      	subs	r3, r2, r3
 80060a6:	011b      	lsls	r3, r3, #4
 80060a8:	3332      	adds	r3, #50	@ 0x32
 80060aa:	4a08      	ldr	r2, [pc, #32]	@ (80060cc <UART_SetConfig+0x4e4>)
 80060ac:	fba2 2303 	umull	r2, r3, r2, r3
 80060b0:	095b      	lsrs	r3, r3, #5
 80060b2:	f003 020f 	and.w	r2, r3, #15
 80060b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4422      	add	r2, r4
 80060be:	609a      	str	r2, [r3, #8]
}
 80060c0:	bf00      	nop
 80060c2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80060c6:	46bd      	mov	sp, r7
 80060c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80060cc:	51eb851f 	.word	0x51eb851f

080060d0 <malloc>:
 80060d0:	4b02      	ldr	r3, [pc, #8]	@ (80060dc <malloc+0xc>)
 80060d2:	4601      	mov	r1, r0
 80060d4:	6818      	ldr	r0, [r3, #0]
 80060d6:	f000 b82d 	b.w	8006134 <_malloc_r>
 80060da:	bf00      	nop
 80060dc:	200002b4 	.word	0x200002b4

080060e0 <free>:
 80060e0:	4b02      	ldr	r3, [pc, #8]	@ (80060ec <free+0xc>)
 80060e2:	4601      	mov	r1, r0
 80060e4:	6818      	ldr	r0, [r3, #0]
 80060e6:	f001 bdb3 	b.w	8007c50 <_free_r>
 80060ea:	bf00      	nop
 80060ec:	200002b4 	.word	0x200002b4

080060f0 <sbrk_aligned>:
 80060f0:	b570      	push	{r4, r5, r6, lr}
 80060f2:	4e0f      	ldr	r6, [pc, #60]	@ (8006130 <sbrk_aligned+0x40>)
 80060f4:	460c      	mov	r4, r1
 80060f6:	6831      	ldr	r1, [r6, #0]
 80060f8:	4605      	mov	r5, r0
 80060fa:	b911      	cbnz	r1, 8006102 <sbrk_aligned+0x12>
 80060fc:	f000 fefc 	bl	8006ef8 <_sbrk_r>
 8006100:	6030      	str	r0, [r6, #0]
 8006102:	4621      	mov	r1, r4
 8006104:	4628      	mov	r0, r5
 8006106:	f000 fef7 	bl	8006ef8 <_sbrk_r>
 800610a:	1c43      	adds	r3, r0, #1
 800610c:	d103      	bne.n	8006116 <sbrk_aligned+0x26>
 800610e:	f04f 34ff 	mov.w	r4, #4294967295
 8006112:	4620      	mov	r0, r4
 8006114:	bd70      	pop	{r4, r5, r6, pc}
 8006116:	1cc4      	adds	r4, r0, #3
 8006118:	f024 0403 	bic.w	r4, r4, #3
 800611c:	42a0      	cmp	r0, r4
 800611e:	d0f8      	beq.n	8006112 <sbrk_aligned+0x22>
 8006120:	1a21      	subs	r1, r4, r0
 8006122:	4628      	mov	r0, r5
 8006124:	f000 fee8 	bl	8006ef8 <_sbrk_r>
 8006128:	3001      	adds	r0, #1
 800612a:	d1f2      	bne.n	8006112 <sbrk_aligned+0x22>
 800612c:	e7ef      	b.n	800610e <sbrk_aligned+0x1e>
 800612e:	bf00      	nop
 8006130:	20000a28 	.word	0x20000a28

08006134 <_malloc_r>:
 8006134:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006138:	1ccd      	adds	r5, r1, #3
 800613a:	f025 0503 	bic.w	r5, r5, #3
 800613e:	3508      	adds	r5, #8
 8006140:	2d0c      	cmp	r5, #12
 8006142:	bf38      	it	cc
 8006144:	250c      	movcc	r5, #12
 8006146:	2d00      	cmp	r5, #0
 8006148:	4606      	mov	r6, r0
 800614a:	db01      	blt.n	8006150 <_malloc_r+0x1c>
 800614c:	42a9      	cmp	r1, r5
 800614e:	d904      	bls.n	800615a <_malloc_r+0x26>
 8006150:	230c      	movs	r3, #12
 8006152:	6033      	str	r3, [r6, #0]
 8006154:	2000      	movs	r0, #0
 8006156:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800615a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006230 <_malloc_r+0xfc>
 800615e:	f000 f869 	bl	8006234 <__malloc_lock>
 8006162:	f8d8 3000 	ldr.w	r3, [r8]
 8006166:	461c      	mov	r4, r3
 8006168:	bb44      	cbnz	r4, 80061bc <_malloc_r+0x88>
 800616a:	4629      	mov	r1, r5
 800616c:	4630      	mov	r0, r6
 800616e:	f7ff ffbf 	bl	80060f0 <sbrk_aligned>
 8006172:	1c43      	adds	r3, r0, #1
 8006174:	4604      	mov	r4, r0
 8006176:	d158      	bne.n	800622a <_malloc_r+0xf6>
 8006178:	f8d8 4000 	ldr.w	r4, [r8]
 800617c:	4627      	mov	r7, r4
 800617e:	2f00      	cmp	r7, #0
 8006180:	d143      	bne.n	800620a <_malloc_r+0xd6>
 8006182:	2c00      	cmp	r4, #0
 8006184:	d04b      	beq.n	800621e <_malloc_r+0xea>
 8006186:	6823      	ldr	r3, [r4, #0]
 8006188:	4639      	mov	r1, r7
 800618a:	4630      	mov	r0, r6
 800618c:	eb04 0903 	add.w	r9, r4, r3
 8006190:	f000 feb2 	bl	8006ef8 <_sbrk_r>
 8006194:	4581      	cmp	r9, r0
 8006196:	d142      	bne.n	800621e <_malloc_r+0xea>
 8006198:	6821      	ldr	r1, [r4, #0]
 800619a:	1a6d      	subs	r5, r5, r1
 800619c:	4629      	mov	r1, r5
 800619e:	4630      	mov	r0, r6
 80061a0:	f7ff ffa6 	bl	80060f0 <sbrk_aligned>
 80061a4:	3001      	adds	r0, #1
 80061a6:	d03a      	beq.n	800621e <_malloc_r+0xea>
 80061a8:	6823      	ldr	r3, [r4, #0]
 80061aa:	442b      	add	r3, r5
 80061ac:	6023      	str	r3, [r4, #0]
 80061ae:	f8d8 3000 	ldr.w	r3, [r8]
 80061b2:	685a      	ldr	r2, [r3, #4]
 80061b4:	bb62      	cbnz	r2, 8006210 <_malloc_r+0xdc>
 80061b6:	f8c8 7000 	str.w	r7, [r8]
 80061ba:	e00f      	b.n	80061dc <_malloc_r+0xa8>
 80061bc:	6822      	ldr	r2, [r4, #0]
 80061be:	1b52      	subs	r2, r2, r5
 80061c0:	d420      	bmi.n	8006204 <_malloc_r+0xd0>
 80061c2:	2a0b      	cmp	r2, #11
 80061c4:	d917      	bls.n	80061f6 <_malloc_r+0xc2>
 80061c6:	1961      	adds	r1, r4, r5
 80061c8:	42a3      	cmp	r3, r4
 80061ca:	6025      	str	r5, [r4, #0]
 80061cc:	bf18      	it	ne
 80061ce:	6059      	strne	r1, [r3, #4]
 80061d0:	6863      	ldr	r3, [r4, #4]
 80061d2:	bf08      	it	eq
 80061d4:	f8c8 1000 	streq.w	r1, [r8]
 80061d8:	5162      	str	r2, [r4, r5]
 80061da:	604b      	str	r3, [r1, #4]
 80061dc:	4630      	mov	r0, r6
 80061de:	f000 f82f 	bl	8006240 <__malloc_unlock>
 80061e2:	f104 000b 	add.w	r0, r4, #11
 80061e6:	1d23      	adds	r3, r4, #4
 80061e8:	f020 0007 	bic.w	r0, r0, #7
 80061ec:	1ac2      	subs	r2, r0, r3
 80061ee:	bf1c      	itt	ne
 80061f0:	1a1b      	subne	r3, r3, r0
 80061f2:	50a3      	strne	r3, [r4, r2]
 80061f4:	e7af      	b.n	8006156 <_malloc_r+0x22>
 80061f6:	6862      	ldr	r2, [r4, #4]
 80061f8:	42a3      	cmp	r3, r4
 80061fa:	bf0c      	ite	eq
 80061fc:	f8c8 2000 	streq.w	r2, [r8]
 8006200:	605a      	strne	r2, [r3, #4]
 8006202:	e7eb      	b.n	80061dc <_malloc_r+0xa8>
 8006204:	4623      	mov	r3, r4
 8006206:	6864      	ldr	r4, [r4, #4]
 8006208:	e7ae      	b.n	8006168 <_malloc_r+0x34>
 800620a:	463c      	mov	r4, r7
 800620c:	687f      	ldr	r7, [r7, #4]
 800620e:	e7b6      	b.n	800617e <_malloc_r+0x4a>
 8006210:	461a      	mov	r2, r3
 8006212:	685b      	ldr	r3, [r3, #4]
 8006214:	42a3      	cmp	r3, r4
 8006216:	d1fb      	bne.n	8006210 <_malloc_r+0xdc>
 8006218:	2300      	movs	r3, #0
 800621a:	6053      	str	r3, [r2, #4]
 800621c:	e7de      	b.n	80061dc <_malloc_r+0xa8>
 800621e:	230c      	movs	r3, #12
 8006220:	6033      	str	r3, [r6, #0]
 8006222:	4630      	mov	r0, r6
 8006224:	f000 f80c 	bl	8006240 <__malloc_unlock>
 8006228:	e794      	b.n	8006154 <_malloc_r+0x20>
 800622a:	6005      	str	r5, [r0, #0]
 800622c:	e7d6      	b.n	80061dc <_malloc_r+0xa8>
 800622e:	bf00      	nop
 8006230:	20000a2c 	.word	0x20000a2c

08006234 <__malloc_lock>:
 8006234:	4801      	ldr	r0, [pc, #4]	@ (800623c <__malloc_lock+0x8>)
 8006236:	f000 beac 	b.w	8006f92 <__retarget_lock_acquire_recursive>
 800623a:	bf00      	nop
 800623c:	20000b70 	.word	0x20000b70

08006240 <__malloc_unlock>:
 8006240:	4801      	ldr	r0, [pc, #4]	@ (8006248 <__malloc_unlock+0x8>)
 8006242:	f000 bea7 	b.w	8006f94 <__retarget_lock_release_recursive>
 8006246:	bf00      	nop
 8006248:	20000b70 	.word	0x20000b70

0800624c <_strtoul_l.constprop.0>:
 800624c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006250:	4e34      	ldr	r6, [pc, #208]	@ (8006324 <_strtoul_l.constprop.0+0xd8>)
 8006252:	4686      	mov	lr, r0
 8006254:	460d      	mov	r5, r1
 8006256:	4628      	mov	r0, r5
 8006258:	f815 4b01 	ldrb.w	r4, [r5], #1
 800625c:	5d37      	ldrb	r7, [r6, r4]
 800625e:	f017 0708 	ands.w	r7, r7, #8
 8006262:	d1f8      	bne.n	8006256 <_strtoul_l.constprop.0+0xa>
 8006264:	2c2d      	cmp	r4, #45	@ 0x2d
 8006266:	d12f      	bne.n	80062c8 <_strtoul_l.constprop.0+0x7c>
 8006268:	782c      	ldrb	r4, [r5, #0]
 800626a:	2701      	movs	r7, #1
 800626c:	1c85      	adds	r5, r0, #2
 800626e:	f033 0010 	bics.w	r0, r3, #16
 8006272:	d109      	bne.n	8006288 <_strtoul_l.constprop.0+0x3c>
 8006274:	2c30      	cmp	r4, #48	@ 0x30
 8006276:	d12c      	bne.n	80062d2 <_strtoul_l.constprop.0+0x86>
 8006278:	7828      	ldrb	r0, [r5, #0]
 800627a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800627e:	2858      	cmp	r0, #88	@ 0x58
 8006280:	d127      	bne.n	80062d2 <_strtoul_l.constprop.0+0x86>
 8006282:	786c      	ldrb	r4, [r5, #1]
 8006284:	2310      	movs	r3, #16
 8006286:	3502      	adds	r5, #2
 8006288:	f04f 38ff 	mov.w	r8, #4294967295
 800628c:	2600      	movs	r6, #0
 800628e:	fbb8 f8f3 	udiv	r8, r8, r3
 8006292:	fb03 f908 	mul.w	r9, r3, r8
 8006296:	ea6f 0909 	mvn.w	r9, r9
 800629a:	4630      	mov	r0, r6
 800629c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80062a0:	f1bc 0f09 	cmp.w	ip, #9
 80062a4:	d81c      	bhi.n	80062e0 <_strtoul_l.constprop.0+0x94>
 80062a6:	4664      	mov	r4, ip
 80062a8:	42a3      	cmp	r3, r4
 80062aa:	dd2a      	ble.n	8006302 <_strtoul_l.constprop.0+0xb6>
 80062ac:	f1b6 3fff 	cmp.w	r6, #4294967295
 80062b0:	d007      	beq.n	80062c2 <_strtoul_l.constprop.0+0x76>
 80062b2:	4580      	cmp	r8, r0
 80062b4:	d322      	bcc.n	80062fc <_strtoul_l.constprop.0+0xb0>
 80062b6:	d101      	bne.n	80062bc <_strtoul_l.constprop.0+0x70>
 80062b8:	45a1      	cmp	r9, r4
 80062ba:	db1f      	blt.n	80062fc <_strtoul_l.constprop.0+0xb0>
 80062bc:	fb00 4003 	mla	r0, r0, r3, r4
 80062c0:	2601      	movs	r6, #1
 80062c2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80062c6:	e7e9      	b.n	800629c <_strtoul_l.constprop.0+0x50>
 80062c8:	2c2b      	cmp	r4, #43	@ 0x2b
 80062ca:	bf04      	itt	eq
 80062cc:	782c      	ldrbeq	r4, [r5, #0]
 80062ce:	1c85      	addeq	r5, r0, #2
 80062d0:	e7cd      	b.n	800626e <_strtoul_l.constprop.0+0x22>
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d1d8      	bne.n	8006288 <_strtoul_l.constprop.0+0x3c>
 80062d6:	2c30      	cmp	r4, #48	@ 0x30
 80062d8:	bf0c      	ite	eq
 80062da:	2308      	moveq	r3, #8
 80062dc:	230a      	movne	r3, #10
 80062de:	e7d3      	b.n	8006288 <_strtoul_l.constprop.0+0x3c>
 80062e0:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80062e4:	f1bc 0f19 	cmp.w	ip, #25
 80062e8:	d801      	bhi.n	80062ee <_strtoul_l.constprop.0+0xa2>
 80062ea:	3c37      	subs	r4, #55	@ 0x37
 80062ec:	e7dc      	b.n	80062a8 <_strtoul_l.constprop.0+0x5c>
 80062ee:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80062f2:	f1bc 0f19 	cmp.w	ip, #25
 80062f6:	d804      	bhi.n	8006302 <_strtoul_l.constprop.0+0xb6>
 80062f8:	3c57      	subs	r4, #87	@ 0x57
 80062fa:	e7d5      	b.n	80062a8 <_strtoul_l.constprop.0+0x5c>
 80062fc:	f04f 36ff 	mov.w	r6, #4294967295
 8006300:	e7df      	b.n	80062c2 <_strtoul_l.constprop.0+0x76>
 8006302:	1c73      	adds	r3, r6, #1
 8006304:	d106      	bne.n	8006314 <_strtoul_l.constprop.0+0xc8>
 8006306:	2322      	movs	r3, #34	@ 0x22
 8006308:	f8ce 3000 	str.w	r3, [lr]
 800630c:	4630      	mov	r0, r6
 800630e:	b932      	cbnz	r2, 800631e <_strtoul_l.constprop.0+0xd2>
 8006310:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006314:	b107      	cbz	r7, 8006318 <_strtoul_l.constprop.0+0xcc>
 8006316:	4240      	negs	r0, r0
 8006318:	2a00      	cmp	r2, #0
 800631a:	d0f9      	beq.n	8006310 <_strtoul_l.constprop.0+0xc4>
 800631c:	b106      	cbz	r6, 8006320 <_strtoul_l.constprop.0+0xd4>
 800631e:	1e69      	subs	r1, r5, #1
 8006320:	6011      	str	r1, [r2, #0]
 8006322:	e7f5      	b.n	8006310 <_strtoul_l.constprop.0+0xc4>
 8006324:	08008f8d 	.word	0x08008f8d

08006328 <strtoul>:
 8006328:	4613      	mov	r3, r2
 800632a:	460a      	mov	r2, r1
 800632c:	4601      	mov	r1, r0
 800632e:	4802      	ldr	r0, [pc, #8]	@ (8006338 <strtoul+0x10>)
 8006330:	6800      	ldr	r0, [r0, #0]
 8006332:	f7ff bf8b 	b.w	800624c <_strtoul_l.constprop.0>
 8006336:	bf00      	nop
 8006338:	200002b4 	.word	0x200002b4

0800633c <__cvt>:
 800633c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006340:	ec57 6b10 	vmov	r6, r7, d0
 8006344:	2f00      	cmp	r7, #0
 8006346:	460c      	mov	r4, r1
 8006348:	4619      	mov	r1, r3
 800634a:	463b      	mov	r3, r7
 800634c:	bfbb      	ittet	lt
 800634e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006352:	461f      	movlt	r7, r3
 8006354:	2300      	movge	r3, #0
 8006356:	232d      	movlt	r3, #45	@ 0x2d
 8006358:	700b      	strb	r3, [r1, #0]
 800635a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800635c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006360:	4691      	mov	r9, r2
 8006362:	f023 0820 	bic.w	r8, r3, #32
 8006366:	bfbc      	itt	lt
 8006368:	4632      	movlt	r2, r6
 800636a:	4616      	movlt	r6, r2
 800636c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006370:	d005      	beq.n	800637e <__cvt+0x42>
 8006372:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006376:	d100      	bne.n	800637a <__cvt+0x3e>
 8006378:	3401      	adds	r4, #1
 800637a:	2102      	movs	r1, #2
 800637c:	e000      	b.n	8006380 <__cvt+0x44>
 800637e:	2103      	movs	r1, #3
 8006380:	ab03      	add	r3, sp, #12
 8006382:	9301      	str	r3, [sp, #4]
 8006384:	ab02      	add	r3, sp, #8
 8006386:	9300      	str	r3, [sp, #0]
 8006388:	ec47 6b10 	vmov	d0, r6, r7
 800638c:	4653      	mov	r3, sl
 800638e:	4622      	mov	r2, r4
 8006390:	f000 fe9a 	bl	80070c8 <_dtoa_r>
 8006394:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006398:	4605      	mov	r5, r0
 800639a:	d119      	bne.n	80063d0 <__cvt+0x94>
 800639c:	f019 0f01 	tst.w	r9, #1
 80063a0:	d00e      	beq.n	80063c0 <__cvt+0x84>
 80063a2:	eb00 0904 	add.w	r9, r0, r4
 80063a6:	2200      	movs	r2, #0
 80063a8:	2300      	movs	r3, #0
 80063aa:	4630      	mov	r0, r6
 80063ac:	4639      	mov	r1, r7
 80063ae:	f7fa fbbb 	bl	8000b28 <__aeabi_dcmpeq>
 80063b2:	b108      	cbz	r0, 80063b8 <__cvt+0x7c>
 80063b4:	f8cd 900c 	str.w	r9, [sp, #12]
 80063b8:	2230      	movs	r2, #48	@ 0x30
 80063ba:	9b03      	ldr	r3, [sp, #12]
 80063bc:	454b      	cmp	r3, r9
 80063be:	d31e      	bcc.n	80063fe <__cvt+0xc2>
 80063c0:	9b03      	ldr	r3, [sp, #12]
 80063c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80063c4:	1b5b      	subs	r3, r3, r5
 80063c6:	4628      	mov	r0, r5
 80063c8:	6013      	str	r3, [r2, #0]
 80063ca:	b004      	add	sp, #16
 80063cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80063d4:	eb00 0904 	add.w	r9, r0, r4
 80063d8:	d1e5      	bne.n	80063a6 <__cvt+0x6a>
 80063da:	7803      	ldrb	r3, [r0, #0]
 80063dc:	2b30      	cmp	r3, #48	@ 0x30
 80063de:	d10a      	bne.n	80063f6 <__cvt+0xba>
 80063e0:	2200      	movs	r2, #0
 80063e2:	2300      	movs	r3, #0
 80063e4:	4630      	mov	r0, r6
 80063e6:	4639      	mov	r1, r7
 80063e8:	f7fa fb9e 	bl	8000b28 <__aeabi_dcmpeq>
 80063ec:	b918      	cbnz	r0, 80063f6 <__cvt+0xba>
 80063ee:	f1c4 0401 	rsb	r4, r4, #1
 80063f2:	f8ca 4000 	str.w	r4, [sl]
 80063f6:	f8da 3000 	ldr.w	r3, [sl]
 80063fa:	4499      	add	r9, r3
 80063fc:	e7d3      	b.n	80063a6 <__cvt+0x6a>
 80063fe:	1c59      	adds	r1, r3, #1
 8006400:	9103      	str	r1, [sp, #12]
 8006402:	701a      	strb	r2, [r3, #0]
 8006404:	e7d9      	b.n	80063ba <__cvt+0x7e>

08006406 <__exponent>:
 8006406:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006408:	2900      	cmp	r1, #0
 800640a:	bfba      	itte	lt
 800640c:	4249      	neglt	r1, r1
 800640e:	232d      	movlt	r3, #45	@ 0x2d
 8006410:	232b      	movge	r3, #43	@ 0x2b
 8006412:	2909      	cmp	r1, #9
 8006414:	7002      	strb	r2, [r0, #0]
 8006416:	7043      	strb	r3, [r0, #1]
 8006418:	dd29      	ble.n	800646e <__exponent+0x68>
 800641a:	f10d 0307 	add.w	r3, sp, #7
 800641e:	461d      	mov	r5, r3
 8006420:	270a      	movs	r7, #10
 8006422:	461a      	mov	r2, r3
 8006424:	fbb1 f6f7 	udiv	r6, r1, r7
 8006428:	fb07 1416 	mls	r4, r7, r6, r1
 800642c:	3430      	adds	r4, #48	@ 0x30
 800642e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006432:	460c      	mov	r4, r1
 8006434:	2c63      	cmp	r4, #99	@ 0x63
 8006436:	f103 33ff 	add.w	r3, r3, #4294967295
 800643a:	4631      	mov	r1, r6
 800643c:	dcf1      	bgt.n	8006422 <__exponent+0x1c>
 800643e:	3130      	adds	r1, #48	@ 0x30
 8006440:	1e94      	subs	r4, r2, #2
 8006442:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006446:	1c41      	adds	r1, r0, #1
 8006448:	4623      	mov	r3, r4
 800644a:	42ab      	cmp	r3, r5
 800644c:	d30a      	bcc.n	8006464 <__exponent+0x5e>
 800644e:	f10d 0309 	add.w	r3, sp, #9
 8006452:	1a9b      	subs	r3, r3, r2
 8006454:	42ac      	cmp	r4, r5
 8006456:	bf88      	it	hi
 8006458:	2300      	movhi	r3, #0
 800645a:	3302      	adds	r3, #2
 800645c:	4403      	add	r3, r0
 800645e:	1a18      	subs	r0, r3, r0
 8006460:	b003      	add	sp, #12
 8006462:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006464:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006468:	f801 6f01 	strb.w	r6, [r1, #1]!
 800646c:	e7ed      	b.n	800644a <__exponent+0x44>
 800646e:	2330      	movs	r3, #48	@ 0x30
 8006470:	3130      	adds	r1, #48	@ 0x30
 8006472:	7083      	strb	r3, [r0, #2]
 8006474:	70c1      	strb	r1, [r0, #3]
 8006476:	1d03      	adds	r3, r0, #4
 8006478:	e7f1      	b.n	800645e <__exponent+0x58>
	...

0800647c <_printf_float>:
 800647c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006480:	b08d      	sub	sp, #52	@ 0x34
 8006482:	460c      	mov	r4, r1
 8006484:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006488:	4616      	mov	r6, r2
 800648a:	461f      	mov	r7, r3
 800648c:	4605      	mov	r5, r0
 800648e:	f000 fcfb 	bl	8006e88 <_localeconv_r>
 8006492:	6803      	ldr	r3, [r0, #0]
 8006494:	9304      	str	r3, [sp, #16]
 8006496:	4618      	mov	r0, r3
 8006498:	f7f9 ff1a 	bl	80002d0 <strlen>
 800649c:	2300      	movs	r3, #0
 800649e:	930a      	str	r3, [sp, #40]	@ 0x28
 80064a0:	f8d8 3000 	ldr.w	r3, [r8]
 80064a4:	9005      	str	r0, [sp, #20]
 80064a6:	3307      	adds	r3, #7
 80064a8:	f023 0307 	bic.w	r3, r3, #7
 80064ac:	f103 0208 	add.w	r2, r3, #8
 80064b0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80064b4:	f8d4 b000 	ldr.w	fp, [r4]
 80064b8:	f8c8 2000 	str.w	r2, [r8]
 80064bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80064c0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80064c4:	9307      	str	r3, [sp, #28]
 80064c6:	f8cd 8018 	str.w	r8, [sp, #24]
 80064ca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80064ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064d2:	4b9c      	ldr	r3, [pc, #624]	@ (8006744 <_printf_float+0x2c8>)
 80064d4:	f04f 32ff 	mov.w	r2, #4294967295
 80064d8:	f7fa fb58 	bl	8000b8c <__aeabi_dcmpun>
 80064dc:	bb70      	cbnz	r0, 800653c <_printf_float+0xc0>
 80064de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064e2:	4b98      	ldr	r3, [pc, #608]	@ (8006744 <_printf_float+0x2c8>)
 80064e4:	f04f 32ff 	mov.w	r2, #4294967295
 80064e8:	f7fa fb32 	bl	8000b50 <__aeabi_dcmple>
 80064ec:	bb30      	cbnz	r0, 800653c <_printf_float+0xc0>
 80064ee:	2200      	movs	r2, #0
 80064f0:	2300      	movs	r3, #0
 80064f2:	4640      	mov	r0, r8
 80064f4:	4649      	mov	r1, r9
 80064f6:	f7fa fb21 	bl	8000b3c <__aeabi_dcmplt>
 80064fa:	b110      	cbz	r0, 8006502 <_printf_float+0x86>
 80064fc:	232d      	movs	r3, #45	@ 0x2d
 80064fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006502:	4a91      	ldr	r2, [pc, #580]	@ (8006748 <_printf_float+0x2cc>)
 8006504:	4b91      	ldr	r3, [pc, #580]	@ (800674c <_printf_float+0x2d0>)
 8006506:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800650a:	bf94      	ite	ls
 800650c:	4690      	movls	r8, r2
 800650e:	4698      	movhi	r8, r3
 8006510:	2303      	movs	r3, #3
 8006512:	6123      	str	r3, [r4, #16]
 8006514:	f02b 0304 	bic.w	r3, fp, #4
 8006518:	6023      	str	r3, [r4, #0]
 800651a:	f04f 0900 	mov.w	r9, #0
 800651e:	9700      	str	r7, [sp, #0]
 8006520:	4633      	mov	r3, r6
 8006522:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006524:	4621      	mov	r1, r4
 8006526:	4628      	mov	r0, r5
 8006528:	f000 f9d2 	bl	80068d0 <_printf_common>
 800652c:	3001      	adds	r0, #1
 800652e:	f040 808d 	bne.w	800664c <_printf_float+0x1d0>
 8006532:	f04f 30ff 	mov.w	r0, #4294967295
 8006536:	b00d      	add	sp, #52	@ 0x34
 8006538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800653c:	4642      	mov	r2, r8
 800653e:	464b      	mov	r3, r9
 8006540:	4640      	mov	r0, r8
 8006542:	4649      	mov	r1, r9
 8006544:	f7fa fb22 	bl	8000b8c <__aeabi_dcmpun>
 8006548:	b140      	cbz	r0, 800655c <_printf_float+0xe0>
 800654a:	464b      	mov	r3, r9
 800654c:	2b00      	cmp	r3, #0
 800654e:	bfbc      	itt	lt
 8006550:	232d      	movlt	r3, #45	@ 0x2d
 8006552:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006556:	4a7e      	ldr	r2, [pc, #504]	@ (8006750 <_printf_float+0x2d4>)
 8006558:	4b7e      	ldr	r3, [pc, #504]	@ (8006754 <_printf_float+0x2d8>)
 800655a:	e7d4      	b.n	8006506 <_printf_float+0x8a>
 800655c:	6863      	ldr	r3, [r4, #4]
 800655e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006562:	9206      	str	r2, [sp, #24]
 8006564:	1c5a      	adds	r2, r3, #1
 8006566:	d13b      	bne.n	80065e0 <_printf_float+0x164>
 8006568:	2306      	movs	r3, #6
 800656a:	6063      	str	r3, [r4, #4]
 800656c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006570:	2300      	movs	r3, #0
 8006572:	6022      	str	r2, [r4, #0]
 8006574:	9303      	str	r3, [sp, #12]
 8006576:	ab0a      	add	r3, sp, #40	@ 0x28
 8006578:	e9cd a301 	strd	sl, r3, [sp, #4]
 800657c:	ab09      	add	r3, sp, #36	@ 0x24
 800657e:	9300      	str	r3, [sp, #0]
 8006580:	6861      	ldr	r1, [r4, #4]
 8006582:	ec49 8b10 	vmov	d0, r8, r9
 8006586:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800658a:	4628      	mov	r0, r5
 800658c:	f7ff fed6 	bl	800633c <__cvt>
 8006590:	9b06      	ldr	r3, [sp, #24]
 8006592:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006594:	2b47      	cmp	r3, #71	@ 0x47
 8006596:	4680      	mov	r8, r0
 8006598:	d129      	bne.n	80065ee <_printf_float+0x172>
 800659a:	1cc8      	adds	r0, r1, #3
 800659c:	db02      	blt.n	80065a4 <_printf_float+0x128>
 800659e:	6863      	ldr	r3, [r4, #4]
 80065a0:	4299      	cmp	r1, r3
 80065a2:	dd41      	ble.n	8006628 <_printf_float+0x1ac>
 80065a4:	f1aa 0a02 	sub.w	sl, sl, #2
 80065a8:	fa5f fa8a 	uxtb.w	sl, sl
 80065ac:	3901      	subs	r1, #1
 80065ae:	4652      	mov	r2, sl
 80065b0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80065b4:	9109      	str	r1, [sp, #36]	@ 0x24
 80065b6:	f7ff ff26 	bl	8006406 <__exponent>
 80065ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80065bc:	1813      	adds	r3, r2, r0
 80065be:	2a01      	cmp	r2, #1
 80065c0:	4681      	mov	r9, r0
 80065c2:	6123      	str	r3, [r4, #16]
 80065c4:	dc02      	bgt.n	80065cc <_printf_float+0x150>
 80065c6:	6822      	ldr	r2, [r4, #0]
 80065c8:	07d2      	lsls	r2, r2, #31
 80065ca:	d501      	bpl.n	80065d0 <_printf_float+0x154>
 80065cc:	3301      	adds	r3, #1
 80065ce:	6123      	str	r3, [r4, #16]
 80065d0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d0a2      	beq.n	800651e <_printf_float+0xa2>
 80065d8:	232d      	movs	r3, #45	@ 0x2d
 80065da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065de:	e79e      	b.n	800651e <_printf_float+0xa2>
 80065e0:	9a06      	ldr	r2, [sp, #24]
 80065e2:	2a47      	cmp	r2, #71	@ 0x47
 80065e4:	d1c2      	bne.n	800656c <_printf_float+0xf0>
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d1c0      	bne.n	800656c <_printf_float+0xf0>
 80065ea:	2301      	movs	r3, #1
 80065ec:	e7bd      	b.n	800656a <_printf_float+0xee>
 80065ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80065f2:	d9db      	bls.n	80065ac <_printf_float+0x130>
 80065f4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80065f8:	d118      	bne.n	800662c <_printf_float+0x1b0>
 80065fa:	2900      	cmp	r1, #0
 80065fc:	6863      	ldr	r3, [r4, #4]
 80065fe:	dd0b      	ble.n	8006618 <_printf_float+0x19c>
 8006600:	6121      	str	r1, [r4, #16]
 8006602:	b913      	cbnz	r3, 800660a <_printf_float+0x18e>
 8006604:	6822      	ldr	r2, [r4, #0]
 8006606:	07d0      	lsls	r0, r2, #31
 8006608:	d502      	bpl.n	8006610 <_printf_float+0x194>
 800660a:	3301      	adds	r3, #1
 800660c:	440b      	add	r3, r1
 800660e:	6123      	str	r3, [r4, #16]
 8006610:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006612:	f04f 0900 	mov.w	r9, #0
 8006616:	e7db      	b.n	80065d0 <_printf_float+0x154>
 8006618:	b913      	cbnz	r3, 8006620 <_printf_float+0x1a4>
 800661a:	6822      	ldr	r2, [r4, #0]
 800661c:	07d2      	lsls	r2, r2, #31
 800661e:	d501      	bpl.n	8006624 <_printf_float+0x1a8>
 8006620:	3302      	adds	r3, #2
 8006622:	e7f4      	b.n	800660e <_printf_float+0x192>
 8006624:	2301      	movs	r3, #1
 8006626:	e7f2      	b.n	800660e <_printf_float+0x192>
 8006628:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800662c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800662e:	4299      	cmp	r1, r3
 8006630:	db05      	blt.n	800663e <_printf_float+0x1c2>
 8006632:	6823      	ldr	r3, [r4, #0]
 8006634:	6121      	str	r1, [r4, #16]
 8006636:	07d8      	lsls	r0, r3, #31
 8006638:	d5ea      	bpl.n	8006610 <_printf_float+0x194>
 800663a:	1c4b      	adds	r3, r1, #1
 800663c:	e7e7      	b.n	800660e <_printf_float+0x192>
 800663e:	2900      	cmp	r1, #0
 8006640:	bfd4      	ite	le
 8006642:	f1c1 0202 	rsble	r2, r1, #2
 8006646:	2201      	movgt	r2, #1
 8006648:	4413      	add	r3, r2
 800664a:	e7e0      	b.n	800660e <_printf_float+0x192>
 800664c:	6823      	ldr	r3, [r4, #0]
 800664e:	055a      	lsls	r2, r3, #21
 8006650:	d407      	bmi.n	8006662 <_printf_float+0x1e6>
 8006652:	6923      	ldr	r3, [r4, #16]
 8006654:	4642      	mov	r2, r8
 8006656:	4631      	mov	r1, r6
 8006658:	4628      	mov	r0, r5
 800665a:	47b8      	blx	r7
 800665c:	3001      	adds	r0, #1
 800665e:	d12b      	bne.n	80066b8 <_printf_float+0x23c>
 8006660:	e767      	b.n	8006532 <_printf_float+0xb6>
 8006662:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006666:	f240 80dd 	bls.w	8006824 <_printf_float+0x3a8>
 800666a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800666e:	2200      	movs	r2, #0
 8006670:	2300      	movs	r3, #0
 8006672:	f7fa fa59 	bl	8000b28 <__aeabi_dcmpeq>
 8006676:	2800      	cmp	r0, #0
 8006678:	d033      	beq.n	80066e2 <_printf_float+0x266>
 800667a:	4a37      	ldr	r2, [pc, #220]	@ (8006758 <_printf_float+0x2dc>)
 800667c:	2301      	movs	r3, #1
 800667e:	4631      	mov	r1, r6
 8006680:	4628      	mov	r0, r5
 8006682:	47b8      	blx	r7
 8006684:	3001      	adds	r0, #1
 8006686:	f43f af54 	beq.w	8006532 <_printf_float+0xb6>
 800668a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800668e:	4543      	cmp	r3, r8
 8006690:	db02      	blt.n	8006698 <_printf_float+0x21c>
 8006692:	6823      	ldr	r3, [r4, #0]
 8006694:	07d8      	lsls	r0, r3, #31
 8006696:	d50f      	bpl.n	80066b8 <_printf_float+0x23c>
 8006698:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800669c:	4631      	mov	r1, r6
 800669e:	4628      	mov	r0, r5
 80066a0:	47b8      	blx	r7
 80066a2:	3001      	adds	r0, #1
 80066a4:	f43f af45 	beq.w	8006532 <_printf_float+0xb6>
 80066a8:	f04f 0900 	mov.w	r9, #0
 80066ac:	f108 38ff 	add.w	r8, r8, #4294967295
 80066b0:	f104 0a1a 	add.w	sl, r4, #26
 80066b4:	45c8      	cmp	r8, r9
 80066b6:	dc09      	bgt.n	80066cc <_printf_float+0x250>
 80066b8:	6823      	ldr	r3, [r4, #0]
 80066ba:	079b      	lsls	r3, r3, #30
 80066bc:	f100 8103 	bmi.w	80068c6 <_printf_float+0x44a>
 80066c0:	68e0      	ldr	r0, [r4, #12]
 80066c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80066c4:	4298      	cmp	r0, r3
 80066c6:	bfb8      	it	lt
 80066c8:	4618      	movlt	r0, r3
 80066ca:	e734      	b.n	8006536 <_printf_float+0xba>
 80066cc:	2301      	movs	r3, #1
 80066ce:	4652      	mov	r2, sl
 80066d0:	4631      	mov	r1, r6
 80066d2:	4628      	mov	r0, r5
 80066d4:	47b8      	blx	r7
 80066d6:	3001      	adds	r0, #1
 80066d8:	f43f af2b 	beq.w	8006532 <_printf_float+0xb6>
 80066dc:	f109 0901 	add.w	r9, r9, #1
 80066e0:	e7e8      	b.n	80066b4 <_printf_float+0x238>
 80066e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	dc39      	bgt.n	800675c <_printf_float+0x2e0>
 80066e8:	4a1b      	ldr	r2, [pc, #108]	@ (8006758 <_printf_float+0x2dc>)
 80066ea:	2301      	movs	r3, #1
 80066ec:	4631      	mov	r1, r6
 80066ee:	4628      	mov	r0, r5
 80066f0:	47b8      	blx	r7
 80066f2:	3001      	adds	r0, #1
 80066f4:	f43f af1d 	beq.w	8006532 <_printf_float+0xb6>
 80066f8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80066fc:	ea59 0303 	orrs.w	r3, r9, r3
 8006700:	d102      	bne.n	8006708 <_printf_float+0x28c>
 8006702:	6823      	ldr	r3, [r4, #0]
 8006704:	07d9      	lsls	r1, r3, #31
 8006706:	d5d7      	bpl.n	80066b8 <_printf_float+0x23c>
 8006708:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800670c:	4631      	mov	r1, r6
 800670e:	4628      	mov	r0, r5
 8006710:	47b8      	blx	r7
 8006712:	3001      	adds	r0, #1
 8006714:	f43f af0d 	beq.w	8006532 <_printf_float+0xb6>
 8006718:	f04f 0a00 	mov.w	sl, #0
 800671c:	f104 0b1a 	add.w	fp, r4, #26
 8006720:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006722:	425b      	negs	r3, r3
 8006724:	4553      	cmp	r3, sl
 8006726:	dc01      	bgt.n	800672c <_printf_float+0x2b0>
 8006728:	464b      	mov	r3, r9
 800672a:	e793      	b.n	8006654 <_printf_float+0x1d8>
 800672c:	2301      	movs	r3, #1
 800672e:	465a      	mov	r2, fp
 8006730:	4631      	mov	r1, r6
 8006732:	4628      	mov	r0, r5
 8006734:	47b8      	blx	r7
 8006736:	3001      	adds	r0, #1
 8006738:	f43f aefb 	beq.w	8006532 <_printf_float+0xb6>
 800673c:	f10a 0a01 	add.w	sl, sl, #1
 8006740:	e7ee      	b.n	8006720 <_printf_float+0x2a4>
 8006742:	bf00      	nop
 8006744:	7fefffff 	.word	0x7fefffff
 8006748:	0800908d 	.word	0x0800908d
 800674c:	08009091 	.word	0x08009091
 8006750:	08009095 	.word	0x08009095
 8006754:	08009099 	.word	0x08009099
 8006758:	0800909d 	.word	0x0800909d
 800675c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800675e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006762:	4553      	cmp	r3, sl
 8006764:	bfa8      	it	ge
 8006766:	4653      	movge	r3, sl
 8006768:	2b00      	cmp	r3, #0
 800676a:	4699      	mov	r9, r3
 800676c:	dc36      	bgt.n	80067dc <_printf_float+0x360>
 800676e:	f04f 0b00 	mov.w	fp, #0
 8006772:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006776:	f104 021a 	add.w	r2, r4, #26
 800677a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800677c:	9306      	str	r3, [sp, #24]
 800677e:	eba3 0309 	sub.w	r3, r3, r9
 8006782:	455b      	cmp	r3, fp
 8006784:	dc31      	bgt.n	80067ea <_printf_float+0x36e>
 8006786:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006788:	459a      	cmp	sl, r3
 800678a:	dc3a      	bgt.n	8006802 <_printf_float+0x386>
 800678c:	6823      	ldr	r3, [r4, #0]
 800678e:	07da      	lsls	r2, r3, #31
 8006790:	d437      	bmi.n	8006802 <_printf_float+0x386>
 8006792:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006794:	ebaa 0903 	sub.w	r9, sl, r3
 8006798:	9b06      	ldr	r3, [sp, #24]
 800679a:	ebaa 0303 	sub.w	r3, sl, r3
 800679e:	4599      	cmp	r9, r3
 80067a0:	bfa8      	it	ge
 80067a2:	4699      	movge	r9, r3
 80067a4:	f1b9 0f00 	cmp.w	r9, #0
 80067a8:	dc33      	bgt.n	8006812 <_printf_float+0x396>
 80067aa:	f04f 0800 	mov.w	r8, #0
 80067ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80067b2:	f104 0b1a 	add.w	fp, r4, #26
 80067b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067b8:	ebaa 0303 	sub.w	r3, sl, r3
 80067bc:	eba3 0309 	sub.w	r3, r3, r9
 80067c0:	4543      	cmp	r3, r8
 80067c2:	f77f af79 	ble.w	80066b8 <_printf_float+0x23c>
 80067c6:	2301      	movs	r3, #1
 80067c8:	465a      	mov	r2, fp
 80067ca:	4631      	mov	r1, r6
 80067cc:	4628      	mov	r0, r5
 80067ce:	47b8      	blx	r7
 80067d0:	3001      	adds	r0, #1
 80067d2:	f43f aeae 	beq.w	8006532 <_printf_float+0xb6>
 80067d6:	f108 0801 	add.w	r8, r8, #1
 80067da:	e7ec      	b.n	80067b6 <_printf_float+0x33a>
 80067dc:	4642      	mov	r2, r8
 80067de:	4631      	mov	r1, r6
 80067e0:	4628      	mov	r0, r5
 80067e2:	47b8      	blx	r7
 80067e4:	3001      	adds	r0, #1
 80067e6:	d1c2      	bne.n	800676e <_printf_float+0x2f2>
 80067e8:	e6a3      	b.n	8006532 <_printf_float+0xb6>
 80067ea:	2301      	movs	r3, #1
 80067ec:	4631      	mov	r1, r6
 80067ee:	4628      	mov	r0, r5
 80067f0:	9206      	str	r2, [sp, #24]
 80067f2:	47b8      	blx	r7
 80067f4:	3001      	adds	r0, #1
 80067f6:	f43f ae9c 	beq.w	8006532 <_printf_float+0xb6>
 80067fa:	9a06      	ldr	r2, [sp, #24]
 80067fc:	f10b 0b01 	add.w	fp, fp, #1
 8006800:	e7bb      	b.n	800677a <_printf_float+0x2fe>
 8006802:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006806:	4631      	mov	r1, r6
 8006808:	4628      	mov	r0, r5
 800680a:	47b8      	blx	r7
 800680c:	3001      	adds	r0, #1
 800680e:	d1c0      	bne.n	8006792 <_printf_float+0x316>
 8006810:	e68f      	b.n	8006532 <_printf_float+0xb6>
 8006812:	9a06      	ldr	r2, [sp, #24]
 8006814:	464b      	mov	r3, r9
 8006816:	4442      	add	r2, r8
 8006818:	4631      	mov	r1, r6
 800681a:	4628      	mov	r0, r5
 800681c:	47b8      	blx	r7
 800681e:	3001      	adds	r0, #1
 8006820:	d1c3      	bne.n	80067aa <_printf_float+0x32e>
 8006822:	e686      	b.n	8006532 <_printf_float+0xb6>
 8006824:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006828:	f1ba 0f01 	cmp.w	sl, #1
 800682c:	dc01      	bgt.n	8006832 <_printf_float+0x3b6>
 800682e:	07db      	lsls	r3, r3, #31
 8006830:	d536      	bpl.n	80068a0 <_printf_float+0x424>
 8006832:	2301      	movs	r3, #1
 8006834:	4642      	mov	r2, r8
 8006836:	4631      	mov	r1, r6
 8006838:	4628      	mov	r0, r5
 800683a:	47b8      	blx	r7
 800683c:	3001      	adds	r0, #1
 800683e:	f43f ae78 	beq.w	8006532 <_printf_float+0xb6>
 8006842:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006846:	4631      	mov	r1, r6
 8006848:	4628      	mov	r0, r5
 800684a:	47b8      	blx	r7
 800684c:	3001      	adds	r0, #1
 800684e:	f43f ae70 	beq.w	8006532 <_printf_float+0xb6>
 8006852:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006856:	2200      	movs	r2, #0
 8006858:	2300      	movs	r3, #0
 800685a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800685e:	f7fa f963 	bl	8000b28 <__aeabi_dcmpeq>
 8006862:	b9c0      	cbnz	r0, 8006896 <_printf_float+0x41a>
 8006864:	4653      	mov	r3, sl
 8006866:	f108 0201 	add.w	r2, r8, #1
 800686a:	4631      	mov	r1, r6
 800686c:	4628      	mov	r0, r5
 800686e:	47b8      	blx	r7
 8006870:	3001      	adds	r0, #1
 8006872:	d10c      	bne.n	800688e <_printf_float+0x412>
 8006874:	e65d      	b.n	8006532 <_printf_float+0xb6>
 8006876:	2301      	movs	r3, #1
 8006878:	465a      	mov	r2, fp
 800687a:	4631      	mov	r1, r6
 800687c:	4628      	mov	r0, r5
 800687e:	47b8      	blx	r7
 8006880:	3001      	adds	r0, #1
 8006882:	f43f ae56 	beq.w	8006532 <_printf_float+0xb6>
 8006886:	f108 0801 	add.w	r8, r8, #1
 800688a:	45d0      	cmp	r8, sl
 800688c:	dbf3      	blt.n	8006876 <_printf_float+0x3fa>
 800688e:	464b      	mov	r3, r9
 8006890:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006894:	e6df      	b.n	8006656 <_printf_float+0x1da>
 8006896:	f04f 0800 	mov.w	r8, #0
 800689a:	f104 0b1a 	add.w	fp, r4, #26
 800689e:	e7f4      	b.n	800688a <_printf_float+0x40e>
 80068a0:	2301      	movs	r3, #1
 80068a2:	4642      	mov	r2, r8
 80068a4:	e7e1      	b.n	800686a <_printf_float+0x3ee>
 80068a6:	2301      	movs	r3, #1
 80068a8:	464a      	mov	r2, r9
 80068aa:	4631      	mov	r1, r6
 80068ac:	4628      	mov	r0, r5
 80068ae:	47b8      	blx	r7
 80068b0:	3001      	adds	r0, #1
 80068b2:	f43f ae3e 	beq.w	8006532 <_printf_float+0xb6>
 80068b6:	f108 0801 	add.w	r8, r8, #1
 80068ba:	68e3      	ldr	r3, [r4, #12]
 80068bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80068be:	1a5b      	subs	r3, r3, r1
 80068c0:	4543      	cmp	r3, r8
 80068c2:	dcf0      	bgt.n	80068a6 <_printf_float+0x42a>
 80068c4:	e6fc      	b.n	80066c0 <_printf_float+0x244>
 80068c6:	f04f 0800 	mov.w	r8, #0
 80068ca:	f104 0919 	add.w	r9, r4, #25
 80068ce:	e7f4      	b.n	80068ba <_printf_float+0x43e>

080068d0 <_printf_common>:
 80068d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068d4:	4616      	mov	r6, r2
 80068d6:	4698      	mov	r8, r3
 80068d8:	688a      	ldr	r2, [r1, #8]
 80068da:	690b      	ldr	r3, [r1, #16]
 80068dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80068e0:	4293      	cmp	r3, r2
 80068e2:	bfb8      	it	lt
 80068e4:	4613      	movlt	r3, r2
 80068e6:	6033      	str	r3, [r6, #0]
 80068e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80068ec:	4607      	mov	r7, r0
 80068ee:	460c      	mov	r4, r1
 80068f0:	b10a      	cbz	r2, 80068f6 <_printf_common+0x26>
 80068f2:	3301      	adds	r3, #1
 80068f4:	6033      	str	r3, [r6, #0]
 80068f6:	6823      	ldr	r3, [r4, #0]
 80068f8:	0699      	lsls	r1, r3, #26
 80068fa:	bf42      	ittt	mi
 80068fc:	6833      	ldrmi	r3, [r6, #0]
 80068fe:	3302      	addmi	r3, #2
 8006900:	6033      	strmi	r3, [r6, #0]
 8006902:	6825      	ldr	r5, [r4, #0]
 8006904:	f015 0506 	ands.w	r5, r5, #6
 8006908:	d106      	bne.n	8006918 <_printf_common+0x48>
 800690a:	f104 0a19 	add.w	sl, r4, #25
 800690e:	68e3      	ldr	r3, [r4, #12]
 8006910:	6832      	ldr	r2, [r6, #0]
 8006912:	1a9b      	subs	r3, r3, r2
 8006914:	42ab      	cmp	r3, r5
 8006916:	dc26      	bgt.n	8006966 <_printf_common+0x96>
 8006918:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800691c:	6822      	ldr	r2, [r4, #0]
 800691e:	3b00      	subs	r3, #0
 8006920:	bf18      	it	ne
 8006922:	2301      	movne	r3, #1
 8006924:	0692      	lsls	r2, r2, #26
 8006926:	d42b      	bmi.n	8006980 <_printf_common+0xb0>
 8006928:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800692c:	4641      	mov	r1, r8
 800692e:	4638      	mov	r0, r7
 8006930:	47c8      	blx	r9
 8006932:	3001      	adds	r0, #1
 8006934:	d01e      	beq.n	8006974 <_printf_common+0xa4>
 8006936:	6823      	ldr	r3, [r4, #0]
 8006938:	6922      	ldr	r2, [r4, #16]
 800693a:	f003 0306 	and.w	r3, r3, #6
 800693e:	2b04      	cmp	r3, #4
 8006940:	bf02      	ittt	eq
 8006942:	68e5      	ldreq	r5, [r4, #12]
 8006944:	6833      	ldreq	r3, [r6, #0]
 8006946:	1aed      	subeq	r5, r5, r3
 8006948:	68a3      	ldr	r3, [r4, #8]
 800694a:	bf0c      	ite	eq
 800694c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006950:	2500      	movne	r5, #0
 8006952:	4293      	cmp	r3, r2
 8006954:	bfc4      	itt	gt
 8006956:	1a9b      	subgt	r3, r3, r2
 8006958:	18ed      	addgt	r5, r5, r3
 800695a:	2600      	movs	r6, #0
 800695c:	341a      	adds	r4, #26
 800695e:	42b5      	cmp	r5, r6
 8006960:	d11a      	bne.n	8006998 <_printf_common+0xc8>
 8006962:	2000      	movs	r0, #0
 8006964:	e008      	b.n	8006978 <_printf_common+0xa8>
 8006966:	2301      	movs	r3, #1
 8006968:	4652      	mov	r2, sl
 800696a:	4641      	mov	r1, r8
 800696c:	4638      	mov	r0, r7
 800696e:	47c8      	blx	r9
 8006970:	3001      	adds	r0, #1
 8006972:	d103      	bne.n	800697c <_printf_common+0xac>
 8006974:	f04f 30ff 	mov.w	r0, #4294967295
 8006978:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800697c:	3501      	adds	r5, #1
 800697e:	e7c6      	b.n	800690e <_printf_common+0x3e>
 8006980:	18e1      	adds	r1, r4, r3
 8006982:	1c5a      	adds	r2, r3, #1
 8006984:	2030      	movs	r0, #48	@ 0x30
 8006986:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800698a:	4422      	add	r2, r4
 800698c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006990:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006994:	3302      	adds	r3, #2
 8006996:	e7c7      	b.n	8006928 <_printf_common+0x58>
 8006998:	2301      	movs	r3, #1
 800699a:	4622      	mov	r2, r4
 800699c:	4641      	mov	r1, r8
 800699e:	4638      	mov	r0, r7
 80069a0:	47c8      	blx	r9
 80069a2:	3001      	adds	r0, #1
 80069a4:	d0e6      	beq.n	8006974 <_printf_common+0xa4>
 80069a6:	3601      	adds	r6, #1
 80069a8:	e7d9      	b.n	800695e <_printf_common+0x8e>
	...

080069ac <_printf_i>:
 80069ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80069b0:	7e0f      	ldrb	r7, [r1, #24]
 80069b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80069b4:	2f78      	cmp	r7, #120	@ 0x78
 80069b6:	4691      	mov	r9, r2
 80069b8:	4680      	mov	r8, r0
 80069ba:	460c      	mov	r4, r1
 80069bc:	469a      	mov	sl, r3
 80069be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80069c2:	d807      	bhi.n	80069d4 <_printf_i+0x28>
 80069c4:	2f62      	cmp	r7, #98	@ 0x62
 80069c6:	d80a      	bhi.n	80069de <_printf_i+0x32>
 80069c8:	2f00      	cmp	r7, #0
 80069ca:	f000 80d2 	beq.w	8006b72 <_printf_i+0x1c6>
 80069ce:	2f58      	cmp	r7, #88	@ 0x58
 80069d0:	f000 80b9 	beq.w	8006b46 <_printf_i+0x19a>
 80069d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80069d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80069dc:	e03a      	b.n	8006a54 <_printf_i+0xa8>
 80069de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80069e2:	2b15      	cmp	r3, #21
 80069e4:	d8f6      	bhi.n	80069d4 <_printf_i+0x28>
 80069e6:	a101      	add	r1, pc, #4	@ (adr r1, 80069ec <_printf_i+0x40>)
 80069e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80069ec:	08006a45 	.word	0x08006a45
 80069f0:	08006a59 	.word	0x08006a59
 80069f4:	080069d5 	.word	0x080069d5
 80069f8:	080069d5 	.word	0x080069d5
 80069fc:	080069d5 	.word	0x080069d5
 8006a00:	080069d5 	.word	0x080069d5
 8006a04:	08006a59 	.word	0x08006a59
 8006a08:	080069d5 	.word	0x080069d5
 8006a0c:	080069d5 	.word	0x080069d5
 8006a10:	080069d5 	.word	0x080069d5
 8006a14:	080069d5 	.word	0x080069d5
 8006a18:	08006b59 	.word	0x08006b59
 8006a1c:	08006a83 	.word	0x08006a83
 8006a20:	08006b13 	.word	0x08006b13
 8006a24:	080069d5 	.word	0x080069d5
 8006a28:	080069d5 	.word	0x080069d5
 8006a2c:	08006b7b 	.word	0x08006b7b
 8006a30:	080069d5 	.word	0x080069d5
 8006a34:	08006a83 	.word	0x08006a83
 8006a38:	080069d5 	.word	0x080069d5
 8006a3c:	080069d5 	.word	0x080069d5
 8006a40:	08006b1b 	.word	0x08006b1b
 8006a44:	6833      	ldr	r3, [r6, #0]
 8006a46:	1d1a      	adds	r2, r3, #4
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	6032      	str	r2, [r6, #0]
 8006a4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a50:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006a54:	2301      	movs	r3, #1
 8006a56:	e09d      	b.n	8006b94 <_printf_i+0x1e8>
 8006a58:	6833      	ldr	r3, [r6, #0]
 8006a5a:	6820      	ldr	r0, [r4, #0]
 8006a5c:	1d19      	adds	r1, r3, #4
 8006a5e:	6031      	str	r1, [r6, #0]
 8006a60:	0606      	lsls	r6, r0, #24
 8006a62:	d501      	bpl.n	8006a68 <_printf_i+0xbc>
 8006a64:	681d      	ldr	r5, [r3, #0]
 8006a66:	e003      	b.n	8006a70 <_printf_i+0xc4>
 8006a68:	0645      	lsls	r5, r0, #25
 8006a6a:	d5fb      	bpl.n	8006a64 <_printf_i+0xb8>
 8006a6c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006a70:	2d00      	cmp	r5, #0
 8006a72:	da03      	bge.n	8006a7c <_printf_i+0xd0>
 8006a74:	232d      	movs	r3, #45	@ 0x2d
 8006a76:	426d      	negs	r5, r5
 8006a78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a7c:	4859      	ldr	r0, [pc, #356]	@ (8006be4 <_printf_i+0x238>)
 8006a7e:	230a      	movs	r3, #10
 8006a80:	e011      	b.n	8006aa6 <_printf_i+0xfa>
 8006a82:	6821      	ldr	r1, [r4, #0]
 8006a84:	6833      	ldr	r3, [r6, #0]
 8006a86:	0608      	lsls	r0, r1, #24
 8006a88:	f853 5b04 	ldr.w	r5, [r3], #4
 8006a8c:	d402      	bmi.n	8006a94 <_printf_i+0xe8>
 8006a8e:	0649      	lsls	r1, r1, #25
 8006a90:	bf48      	it	mi
 8006a92:	b2ad      	uxthmi	r5, r5
 8006a94:	2f6f      	cmp	r7, #111	@ 0x6f
 8006a96:	4853      	ldr	r0, [pc, #332]	@ (8006be4 <_printf_i+0x238>)
 8006a98:	6033      	str	r3, [r6, #0]
 8006a9a:	bf14      	ite	ne
 8006a9c:	230a      	movne	r3, #10
 8006a9e:	2308      	moveq	r3, #8
 8006aa0:	2100      	movs	r1, #0
 8006aa2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006aa6:	6866      	ldr	r6, [r4, #4]
 8006aa8:	60a6      	str	r6, [r4, #8]
 8006aaa:	2e00      	cmp	r6, #0
 8006aac:	bfa2      	ittt	ge
 8006aae:	6821      	ldrge	r1, [r4, #0]
 8006ab0:	f021 0104 	bicge.w	r1, r1, #4
 8006ab4:	6021      	strge	r1, [r4, #0]
 8006ab6:	b90d      	cbnz	r5, 8006abc <_printf_i+0x110>
 8006ab8:	2e00      	cmp	r6, #0
 8006aba:	d04b      	beq.n	8006b54 <_printf_i+0x1a8>
 8006abc:	4616      	mov	r6, r2
 8006abe:	fbb5 f1f3 	udiv	r1, r5, r3
 8006ac2:	fb03 5711 	mls	r7, r3, r1, r5
 8006ac6:	5dc7      	ldrb	r7, [r0, r7]
 8006ac8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006acc:	462f      	mov	r7, r5
 8006ace:	42bb      	cmp	r3, r7
 8006ad0:	460d      	mov	r5, r1
 8006ad2:	d9f4      	bls.n	8006abe <_printf_i+0x112>
 8006ad4:	2b08      	cmp	r3, #8
 8006ad6:	d10b      	bne.n	8006af0 <_printf_i+0x144>
 8006ad8:	6823      	ldr	r3, [r4, #0]
 8006ada:	07df      	lsls	r7, r3, #31
 8006adc:	d508      	bpl.n	8006af0 <_printf_i+0x144>
 8006ade:	6923      	ldr	r3, [r4, #16]
 8006ae0:	6861      	ldr	r1, [r4, #4]
 8006ae2:	4299      	cmp	r1, r3
 8006ae4:	bfde      	ittt	le
 8006ae6:	2330      	movle	r3, #48	@ 0x30
 8006ae8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006aec:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006af0:	1b92      	subs	r2, r2, r6
 8006af2:	6122      	str	r2, [r4, #16]
 8006af4:	f8cd a000 	str.w	sl, [sp]
 8006af8:	464b      	mov	r3, r9
 8006afa:	aa03      	add	r2, sp, #12
 8006afc:	4621      	mov	r1, r4
 8006afe:	4640      	mov	r0, r8
 8006b00:	f7ff fee6 	bl	80068d0 <_printf_common>
 8006b04:	3001      	adds	r0, #1
 8006b06:	d14a      	bne.n	8006b9e <_printf_i+0x1f2>
 8006b08:	f04f 30ff 	mov.w	r0, #4294967295
 8006b0c:	b004      	add	sp, #16
 8006b0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b12:	6823      	ldr	r3, [r4, #0]
 8006b14:	f043 0320 	orr.w	r3, r3, #32
 8006b18:	6023      	str	r3, [r4, #0]
 8006b1a:	4833      	ldr	r0, [pc, #204]	@ (8006be8 <_printf_i+0x23c>)
 8006b1c:	2778      	movs	r7, #120	@ 0x78
 8006b1e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006b22:	6823      	ldr	r3, [r4, #0]
 8006b24:	6831      	ldr	r1, [r6, #0]
 8006b26:	061f      	lsls	r7, r3, #24
 8006b28:	f851 5b04 	ldr.w	r5, [r1], #4
 8006b2c:	d402      	bmi.n	8006b34 <_printf_i+0x188>
 8006b2e:	065f      	lsls	r7, r3, #25
 8006b30:	bf48      	it	mi
 8006b32:	b2ad      	uxthmi	r5, r5
 8006b34:	6031      	str	r1, [r6, #0]
 8006b36:	07d9      	lsls	r1, r3, #31
 8006b38:	bf44      	itt	mi
 8006b3a:	f043 0320 	orrmi.w	r3, r3, #32
 8006b3e:	6023      	strmi	r3, [r4, #0]
 8006b40:	b11d      	cbz	r5, 8006b4a <_printf_i+0x19e>
 8006b42:	2310      	movs	r3, #16
 8006b44:	e7ac      	b.n	8006aa0 <_printf_i+0xf4>
 8006b46:	4827      	ldr	r0, [pc, #156]	@ (8006be4 <_printf_i+0x238>)
 8006b48:	e7e9      	b.n	8006b1e <_printf_i+0x172>
 8006b4a:	6823      	ldr	r3, [r4, #0]
 8006b4c:	f023 0320 	bic.w	r3, r3, #32
 8006b50:	6023      	str	r3, [r4, #0]
 8006b52:	e7f6      	b.n	8006b42 <_printf_i+0x196>
 8006b54:	4616      	mov	r6, r2
 8006b56:	e7bd      	b.n	8006ad4 <_printf_i+0x128>
 8006b58:	6833      	ldr	r3, [r6, #0]
 8006b5a:	6825      	ldr	r5, [r4, #0]
 8006b5c:	6961      	ldr	r1, [r4, #20]
 8006b5e:	1d18      	adds	r0, r3, #4
 8006b60:	6030      	str	r0, [r6, #0]
 8006b62:	062e      	lsls	r6, r5, #24
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	d501      	bpl.n	8006b6c <_printf_i+0x1c0>
 8006b68:	6019      	str	r1, [r3, #0]
 8006b6a:	e002      	b.n	8006b72 <_printf_i+0x1c6>
 8006b6c:	0668      	lsls	r0, r5, #25
 8006b6e:	d5fb      	bpl.n	8006b68 <_printf_i+0x1bc>
 8006b70:	8019      	strh	r1, [r3, #0]
 8006b72:	2300      	movs	r3, #0
 8006b74:	6123      	str	r3, [r4, #16]
 8006b76:	4616      	mov	r6, r2
 8006b78:	e7bc      	b.n	8006af4 <_printf_i+0x148>
 8006b7a:	6833      	ldr	r3, [r6, #0]
 8006b7c:	1d1a      	adds	r2, r3, #4
 8006b7e:	6032      	str	r2, [r6, #0]
 8006b80:	681e      	ldr	r6, [r3, #0]
 8006b82:	6862      	ldr	r2, [r4, #4]
 8006b84:	2100      	movs	r1, #0
 8006b86:	4630      	mov	r0, r6
 8006b88:	f7f9 fb52 	bl	8000230 <memchr>
 8006b8c:	b108      	cbz	r0, 8006b92 <_printf_i+0x1e6>
 8006b8e:	1b80      	subs	r0, r0, r6
 8006b90:	6060      	str	r0, [r4, #4]
 8006b92:	6863      	ldr	r3, [r4, #4]
 8006b94:	6123      	str	r3, [r4, #16]
 8006b96:	2300      	movs	r3, #0
 8006b98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b9c:	e7aa      	b.n	8006af4 <_printf_i+0x148>
 8006b9e:	6923      	ldr	r3, [r4, #16]
 8006ba0:	4632      	mov	r2, r6
 8006ba2:	4649      	mov	r1, r9
 8006ba4:	4640      	mov	r0, r8
 8006ba6:	47d0      	blx	sl
 8006ba8:	3001      	adds	r0, #1
 8006baa:	d0ad      	beq.n	8006b08 <_printf_i+0x15c>
 8006bac:	6823      	ldr	r3, [r4, #0]
 8006bae:	079b      	lsls	r3, r3, #30
 8006bb0:	d413      	bmi.n	8006bda <_printf_i+0x22e>
 8006bb2:	68e0      	ldr	r0, [r4, #12]
 8006bb4:	9b03      	ldr	r3, [sp, #12]
 8006bb6:	4298      	cmp	r0, r3
 8006bb8:	bfb8      	it	lt
 8006bba:	4618      	movlt	r0, r3
 8006bbc:	e7a6      	b.n	8006b0c <_printf_i+0x160>
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	4632      	mov	r2, r6
 8006bc2:	4649      	mov	r1, r9
 8006bc4:	4640      	mov	r0, r8
 8006bc6:	47d0      	blx	sl
 8006bc8:	3001      	adds	r0, #1
 8006bca:	d09d      	beq.n	8006b08 <_printf_i+0x15c>
 8006bcc:	3501      	adds	r5, #1
 8006bce:	68e3      	ldr	r3, [r4, #12]
 8006bd0:	9903      	ldr	r1, [sp, #12]
 8006bd2:	1a5b      	subs	r3, r3, r1
 8006bd4:	42ab      	cmp	r3, r5
 8006bd6:	dcf2      	bgt.n	8006bbe <_printf_i+0x212>
 8006bd8:	e7eb      	b.n	8006bb2 <_printf_i+0x206>
 8006bda:	2500      	movs	r5, #0
 8006bdc:	f104 0619 	add.w	r6, r4, #25
 8006be0:	e7f5      	b.n	8006bce <_printf_i+0x222>
 8006be2:	bf00      	nop
 8006be4:	0800909f 	.word	0x0800909f
 8006be8:	080090b0 	.word	0x080090b0

08006bec <std>:
 8006bec:	2300      	movs	r3, #0
 8006bee:	b510      	push	{r4, lr}
 8006bf0:	4604      	mov	r4, r0
 8006bf2:	e9c0 3300 	strd	r3, r3, [r0]
 8006bf6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006bfa:	6083      	str	r3, [r0, #8]
 8006bfc:	8181      	strh	r1, [r0, #12]
 8006bfe:	6643      	str	r3, [r0, #100]	@ 0x64
 8006c00:	81c2      	strh	r2, [r0, #14]
 8006c02:	6183      	str	r3, [r0, #24]
 8006c04:	4619      	mov	r1, r3
 8006c06:	2208      	movs	r2, #8
 8006c08:	305c      	adds	r0, #92	@ 0x5c
 8006c0a:	f000 f914 	bl	8006e36 <memset>
 8006c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8006c44 <std+0x58>)
 8006c10:	6263      	str	r3, [r4, #36]	@ 0x24
 8006c12:	4b0d      	ldr	r3, [pc, #52]	@ (8006c48 <std+0x5c>)
 8006c14:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006c16:	4b0d      	ldr	r3, [pc, #52]	@ (8006c4c <std+0x60>)
 8006c18:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8006c50 <std+0x64>)
 8006c1c:	6323      	str	r3, [r4, #48]	@ 0x30
 8006c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8006c54 <std+0x68>)
 8006c20:	6224      	str	r4, [r4, #32]
 8006c22:	429c      	cmp	r4, r3
 8006c24:	d006      	beq.n	8006c34 <std+0x48>
 8006c26:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006c2a:	4294      	cmp	r4, r2
 8006c2c:	d002      	beq.n	8006c34 <std+0x48>
 8006c2e:	33d0      	adds	r3, #208	@ 0xd0
 8006c30:	429c      	cmp	r4, r3
 8006c32:	d105      	bne.n	8006c40 <std+0x54>
 8006c34:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006c38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c3c:	f000 b9a8 	b.w	8006f90 <__retarget_lock_init_recursive>
 8006c40:	bd10      	pop	{r4, pc}
 8006c42:	bf00      	nop
 8006c44:	08006db1 	.word	0x08006db1
 8006c48:	08006dd3 	.word	0x08006dd3
 8006c4c:	08006e0b 	.word	0x08006e0b
 8006c50:	08006e2f 	.word	0x08006e2f
 8006c54:	20000a30 	.word	0x20000a30

08006c58 <stdio_exit_handler>:
 8006c58:	4a02      	ldr	r2, [pc, #8]	@ (8006c64 <stdio_exit_handler+0xc>)
 8006c5a:	4903      	ldr	r1, [pc, #12]	@ (8006c68 <stdio_exit_handler+0x10>)
 8006c5c:	4803      	ldr	r0, [pc, #12]	@ (8006c6c <stdio_exit_handler+0x14>)
 8006c5e:	f000 b869 	b.w	8006d34 <_fwalk_sglue>
 8006c62:	bf00      	nop
 8006c64:	200002a8 	.word	0x200002a8
 8006c68:	080087a1 	.word	0x080087a1
 8006c6c:	200002b8 	.word	0x200002b8

08006c70 <cleanup_stdio>:
 8006c70:	6841      	ldr	r1, [r0, #4]
 8006c72:	4b0c      	ldr	r3, [pc, #48]	@ (8006ca4 <cleanup_stdio+0x34>)
 8006c74:	4299      	cmp	r1, r3
 8006c76:	b510      	push	{r4, lr}
 8006c78:	4604      	mov	r4, r0
 8006c7a:	d001      	beq.n	8006c80 <cleanup_stdio+0x10>
 8006c7c:	f001 fd90 	bl	80087a0 <_fflush_r>
 8006c80:	68a1      	ldr	r1, [r4, #8]
 8006c82:	4b09      	ldr	r3, [pc, #36]	@ (8006ca8 <cleanup_stdio+0x38>)
 8006c84:	4299      	cmp	r1, r3
 8006c86:	d002      	beq.n	8006c8e <cleanup_stdio+0x1e>
 8006c88:	4620      	mov	r0, r4
 8006c8a:	f001 fd89 	bl	80087a0 <_fflush_r>
 8006c8e:	68e1      	ldr	r1, [r4, #12]
 8006c90:	4b06      	ldr	r3, [pc, #24]	@ (8006cac <cleanup_stdio+0x3c>)
 8006c92:	4299      	cmp	r1, r3
 8006c94:	d004      	beq.n	8006ca0 <cleanup_stdio+0x30>
 8006c96:	4620      	mov	r0, r4
 8006c98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c9c:	f001 bd80 	b.w	80087a0 <_fflush_r>
 8006ca0:	bd10      	pop	{r4, pc}
 8006ca2:	bf00      	nop
 8006ca4:	20000a30 	.word	0x20000a30
 8006ca8:	20000a98 	.word	0x20000a98
 8006cac:	20000b00 	.word	0x20000b00

08006cb0 <global_stdio_init.part.0>:
 8006cb0:	b510      	push	{r4, lr}
 8006cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8006ce0 <global_stdio_init.part.0+0x30>)
 8006cb4:	4c0b      	ldr	r4, [pc, #44]	@ (8006ce4 <global_stdio_init.part.0+0x34>)
 8006cb6:	4a0c      	ldr	r2, [pc, #48]	@ (8006ce8 <global_stdio_init.part.0+0x38>)
 8006cb8:	601a      	str	r2, [r3, #0]
 8006cba:	4620      	mov	r0, r4
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	2104      	movs	r1, #4
 8006cc0:	f7ff ff94 	bl	8006bec <std>
 8006cc4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006cc8:	2201      	movs	r2, #1
 8006cca:	2109      	movs	r1, #9
 8006ccc:	f7ff ff8e 	bl	8006bec <std>
 8006cd0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006cd4:	2202      	movs	r2, #2
 8006cd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cda:	2112      	movs	r1, #18
 8006cdc:	f7ff bf86 	b.w	8006bec <std>
 8006ce0:	20000b68 	.word	0x20000b68
 8006ce4:	20000a30 	.word	0x20000a30
 8006ce8:	08006c59 	.word	0x08006c59

08006cec <__sfp_lock_acquire>:
 8006cec:	4801      	ldr	r0, [pc, #4]	@ (8006cf4 <__sfp_lock_acquire+0x8>)
 8006cee:	f000 b950 	b.w	8006f92 <__retarget_lock_acquire_recursive>
 8006cf2:	bf00      	nop
 8006cf4:	20000b71 	.word	0x20000b71

08006cf8 <__sfp_lock_release>:
 8006cf8:	4801      	ldr	r0, [pc, #4]	@ (8006d00 <__sfp_lock_release+0x8>)
 8006cfa:	f000 b94b 	b.w	8006f94 <__retarget_lock_release_recursive>
 8006cfe:	bf00      	nop
 8006d00:	20000b71 	.word	0x20000b71

08006d04 <__sinit>:
 8006d04:	b510      	push	{r4, lr}
 8006d06:	4604      	mov	r4, r0
 8006d08:	f7ff fff0 	bl	8006cec <__sfp_lock_acquire>
 8006d0c:	6a23      	ldr	r3, [r4, #32]
 8006d0e:	b11b      	cbz	r3, 8006d18 <__sinit+0x14>
 8006d10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d14:	f7ff bff0 	b.w	8006cf8 <__sfp_lock_release>
 8006d18:	4b04      	ldr	r3, [pc, #16]	@ (8006d2c <__sinit+0x28>)
 8006d1a:	6223      	str	r3, [r4, #32]
 8006d1c:	4b04      	ldr	r3, [pc, #16]	@ (8006d30 <__sinit+0x2c>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d1f5      	bne.n	8006d10 <__sinit+0xc>
 8006d24:	f7ff ffc4 	bl	8006cb0 <global_stdio_init.part.0>
 8006d28:	e7f2      	b.n	8006d10 <__sinit+0xc>
 8006d2a:	bf00      	nop
 8006d2c:	08006c71 	.word	0x08006c71
 8006d30:	20000b68 	.word	0x20000b68

08006d34 <_fwalk_sglue>:
 8006d34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d38:	4607      	mov	r7, r0
 8006d3a:	4688      	mov	r8, r1
 8006d3c:	4614      	mov	r4, r2
 8006d3e:	2600      	movs	r6, #0
 8006d40:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d44:	f1b9 0901 	subs.w	r9, r9, #1
 8006d48:	d505      	bpl.n	8006d56 <_fwalk_sglue+0x22>
 8006d4a:	6824      	ldr	r4, [r4, #0]
 8006d4c:	2c00      	cmp	r4, #0
 8006d4e:	d1f7      	bne.n	8006d40 <_fwalk_sglue+0xc>
 8006d50:	4630      	mov	r0, r6
 8006d52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d56:	89ab      	ldrh	r3, [r5, #12]
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d907      	bls.n	8006d6c <_fwalk_sglue+0x38>
 8006d5c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d60:	3301      	adds	r3, #1
 8006d62:	d003      	beq.n	8006d6c <_fwalk_sglue+0x38>
 8006d64:	4629      	mov	r1, r5
 8006d66:	4638      	mov	r0, r7
 8006d68:	47c0      	blx	r8
 8006d6a:	4306      	orrs	r6, r0
 8006d6c:	3568      	adds	r5, #104	@ 0x68
 8006d6e:	e7e9      	b.n	8006d44 <_fwalk_sglue+0x10>

08006d70 <siprintf>:
 8006d70:	b40e      	push	{r1, r2, r3}
 8006d72:	b500      	push	{lr}
 8006d74:	b09c      	sub	sp, #112	@ 0x70
 8006d76:	ab1d      	add	r3, sp, #116	@ 0x74
 8006d78:	9002      	str	r0, [sp, #8]
 8006d7a:	9006      	str	r0, [sp, #24]
 8006d7c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006d80:	4809      	ldr	r0, [pc, #36]	@ (8006da8 <siprintf+0x38>)
 8006d82:	9107      	str	r1, [sp, #28]
 8006d84:	9104      	str	r1, [sp, #16]
 8006d86:	4909      	ldr	r1, [pc, #36]	@ (8006dac <siprintf+0x3c>)
 8006d88:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d8c:	9105      	str	r1, [sp, #20]
 8006d8e:	6800      	ldr	r0, [r0, #0]
 8006d90:	9301      	str	r3, [sp, #4]
 8006d92:	a902      	add	r1, sp, #8
 8006d94:	f001 fb84 	bl	80084a0 <_svfiprintf_r>
 8006d98:	9b02      	ldr	r3, [sp, #8]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	701a      	strb	r2, [r3, #0]
 8006d9e:	b01c      	add	sp, #112	@ 0x70
 8006da0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006da4:	b003      	add	sp, #12
 8006da6:	4770      	bx	lr
 8006da8:	200002b4 	.word	0x200002b4
 8006dac:	ffff0208 	.word	0xffff0208

08006db0 <__sread>:
 8006db0:	b510      	push	{r4, lr}
 8006db2:	460c      	mov	r4, r1
 8006db4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006db8:	f000 f88c 	bl	8006ed4 <_read_r>
 8006dbc:	2800      	cmp	r0, #0
 8006dbe:	bfab      	itete	ge
 8006dc0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006dc2:	89a3      	ldrhlt	r3, [r4, #12]
 8006dc4:	181b      	addge	r3, r3, r0
 8006dc6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006dca:	bfac      	ite	ge
 8006dcc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006dce:	81a3      	strhlt	r3, [r4, #12]
 8006dd0:	bd10      	pop	{r4, pc}

08006dd2 <__swrite>:
 8006dd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dd6:	461f      	mov	r7, r3
 8006dd8:	898b      	ldrh	r3, [r1, #12]
 8006dda:	05db      	lsls	r3, r3, #23
 8006ddc:	4605      	mov	r5, r0
 8006dde:	460c      	mov	r4, r1
 8006de0:	4616      	mov	r6, r2
 8006de2:	d505      	bpl.n	8006df0 <__swrite+0x1e>
 8006de4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006de8:	2302      	movs	r3, #2
 8006dea:	2200      	movs	r2, #0
 8006dec:	f000 f860 	bl	8006eb0 <_lseek_r>
 8006df0:	89a3      	ldrh	r3, [r4, #12]
 8006df2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006df6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006dfa:	81a3      	strh	r3, [r4, #12]
 8006dfc:	4632      	mov	r2, r6
 8006dfe:	463b      	mov	r3, r7
 8006e00:	4628      	mov	r0, r5
 8006e02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e06:	f000 b887 	b.w	8006f18 <_write_r>

08006e0a <__sseek>:
 8006e0a:	b510      	push	{r4, lr}
 8006e0c:	460c      	mov	r4, r1
 8006e0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e12:	f000 f84d 	bl	8006eb0 <_lseek_r>
 8006e16:	1c43      	adds	r3, r0, #1
 8006e18:	89a3      	ldrh	r3, [r4, #12]
 8006e1a:	bf15      	itete	ne
 8006e1c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006e1e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006e22:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006e26:	81a3      	strheq	r3, [r4, #12]
 8006e28:	bf18      	it	ne
 8006e2a:	81a3      	strhne	r3, [r4, #12]
 8006e2c:	bd10      	pop	{r4, pc}

08006e2e <__sclose>:
 8006e2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e32:	f000 b82d 	b.w	8006e90 <_close_r>

08006e36 <memset>:
 8006e36:	4402      	add	r2, r0
 8006e38:	4603      	mov	r3, r0
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d100      	bne.n	8006e40 <memset+0xa>
 8006e3e:	4770      	bx	lr
 8006e40:	f803 1b01 	strb.w	r1, [r3], #1
 8006e44:	e7f9      	b.n	8006e3a <memset+0x4>

08006e46 <strchr>:
 8006e46:	b2c9      	uxtb	r1, r1
 8006e48:	4603      	mov	r3, r0
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e50:	b112      	cbz	r2, 8006e58 <strchr+0x12>
 8006e52:	428a      	cmp	r2, r1
 8006e54:	d1f9      	bne.n	8006e4a <strchr+0x4>
 8006e56:	4770      	bx	lr
 8006e58:	2900      	cmp	r1, #0
 8006e5a:	bf18      	it	ne
 8006e5c:	2000      	movne	r0, #0
 8006e5e:	4770      	bx	lr

08006e60 <strncpy>:
 8006e60:	b510      	push	{r4, lr}
 8006e62:	3901      	subs	r1, #1
 8006e64:	4603      	mov	r3, r0
 8006e66:	b132      	cbz	r2, 8006e76 <strncpy+0x16>
 8006e68:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006e6c:	f803 4b01 	strb.w	r4, [r3], #1
 8006e70:	3a01      	subs	r2, #1
 8006e72:	2c00      	cmp	r4, #0
 8006e74:	d1f7      	bne.n	8006e66 <strncpy+0x6>
 8006e76:	441a      	add	r2, r3
 8006e78:	2100      	movs	r1, #0
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d100      	bne.n	8006e80 <strncpy+0x20>
 8006e7e:	bd10      	pop	{r4, pc}
 8006e80:	f803 1b01 	strb.w	r1, [r3], #1
 8006e84:	e7f9      	b.n	8006e7a <strncpy+0x1a>
	...

08006e88 <_localeconv_r>:
 8006e88:	4800      	ldr	r0, [pc, #0]	@ (8006e8c <_localeconv_r+0x4>)
 8006e8a:	4770      	bx	lr
 8006e8c:	200003f4 	.word	0x200003f4

08006e90 <_close_r>:
 8006e90:	b538      	push	{r3, r4, r5, lr}
 8006e92:	4d06      	ldr	r5, [pc, #24]	@ (8006eac <_close_r+0x1c>)
 8006e94:	2300      	movs	r3, #0
 8006e96:	4604      	mov	r4, r0
 8006e98:	4608      	mov	r0, r1
 8006e9a:	602b      	str	r3, [r5, #0]
 8006e9c:	f7fb fb2b 	bl	80024f6 <_close>
 8006ea0:	1c43      	adds	r3, r0, #1
 8006ea2:	d102      	bne.n	8006eaa <_close_r+0x1a>
 8006ea4:	682b      	ldr	r3, [r5, #0]
 8006ea6:	b103      	cbz	r3, 8006eaa <_close_r+0x1a>
 8006ea8:	6023      	str	r3, [r4, #0]
 8006eaa:	bd38      	pop	{r3, r4, r5, pc}
 8006eac:	20000b6c 	.word	0x20000b6c

08006eb0 <_lseek_r>:
 8006eb0:	b538      	push	{r3, r4, r5, lr}
 8006eb2:	4d07      	ldr	r5, [pc, #28]	@ (8006ed0 <_lseek_r+0x20>)
 8006eb4:	4604      	mov	r4, r0
 8006eb6:	4608      	mov	r0, r1
 8006eb8:	4611      	mov	r1, r2
 8006eba:	2200      	movs	r2, #0
 8006ebc:	602a      	str	r2, [r5, #0]
 8006ebe:	461a      	mov	r2, r3
 8006ec0:	f7fb fb40 	bl	8002544 <_lseek>
 8006ec4:	1c43      	adds	r3, r0, #1
 8006ec6:	d102      	bne.n	8006ece <_lseek_r+0x1e>
 8006ec8:	682b      	ldr	r3, [r5, #0]
 8006eca:	b103      	cbz	r3, 8006ece <_lseek_r+0x1e>
 8006ecc:	6023      	str	r3, [r4, #0]
 8006ece:	bd38      	pop	{r3, r4, r5, pc}
 8006ed0:	20000b6c 	.word	0x20000b6c

08006ed4 <_read_r>:
 8006ed4:	b538      	push	{r3, r4, r5, lr}
 8006ed6:	4d07      	ldr	r5, [pc, #28]	@ (8006ef4 <_read_r+0x20>)
 8006ed8:	4604      	mov	r4, r0
 8006eda:	4608      	mov	r0, r1
 8006edc:	4611      	mov	r1, r2
 8006ede:	2200      	movs	r2, #0
 8006ee0:	602a      	str	r2, [r5, #0]
 8006ee2:	461a      	mov	r2, r3
 8006ee4:	f7fb face 	bl	8002484 <_read>
 8006ee8:	1c43      	adds	r3, r0, #1
 8006eea:	d102      	bne.n	8006ef2 <_read_r+0x1e>
 8006eec:	682b      	ldr	r3, [r5, #0]
 8006eee:	b103      	cbz	r3, 8006ef2 <_read_r+0x1e>
 8006ef0:	6023      	str	r3, [r4, #0]
 8006ef2:	bd38      	pop	{r3, r4, r5, pc}
 8006ef4:	20000b6c 	.word	0x20000b6c

08006ef8 <_sbrk_r>:
 8006ef8:	b538      	push	{r3, r4, r5, lr}
 8006efa:	4d06      	ldr	r5, [pc, #24]	@ (8006f14 <_sbrk_r+0x1c>)
 8006efc:	2300      	movs	r3, #0
 8006efe:	4604      	mov	r4, r0
 8006f00:	4608      	mov	r0, r1
 8006f02:	602b      	str	r3, [r5, #0]
 8006f04:	f7fb fb2c 	bl	8002560 <_sbrk>
 8006f08:	1c43      	adds	r3, r0, #1
 8006f0a:	d102      	bne.n	8006f12 <_sbrk_r+0x1a>
 8006f0c:	682b      	ldr	r3, [r5, #0]
 8006f0e:	b103      	cbz	r3, 8006f12 <_sbrk_r+0x1a>
 8006f10:	6023      	str	r3, [r4, #0]
 8006f12:	bd38      	pop	{r3, r4, r5, pc}
 8006f14:	20000b6c 	.word	0x20000b6c

08006f18 <_write_r>:
 8006f18:	b538      	push	{r3, r4, r5, lr}
 8006f1a:	4d07      	ldr	r5, [pc, #28]	@ (8006f38 <_write_r+0x20>)
 8006f1c:	4604      	mov	r4, r0
 8006f1e:	4608      	mov	r0, r1
 8006f20:	4611      	mov	r1, r2
 8006f22:	2200      	movs	r2, #0
 8006f24:	602a      	str	r2, [r5, #0]
 8006f26:	461a      	mov	r2, r3
 8006f28:	f7fb fac9 	bl	80024be <_write>
 8006f2c:	1c43      	adds	r3, r0, #1
 8006f2e:	d102      	bne.n	8006f36 <_write_r+0x1e>
 8006f30:	682b      	ldr	r3, [r5, #0]
 8006f32:	b103      	cbz	r3, 8006f36 <_write_r+0x1e>
 8006f34:	6023      	str	r3, [r4, #0]
 8006f36:	bd38      	pop	{r3, r4, r5, pc}
 8006f38:	20000b6c 	.word	0x20000b6c

08006f3c <__errno>:
 8006f3c:	4b01      	ldr	r3, [pc, #4]	@ (8006f44 <__errno+0x8>)
 8006f3e:	6818      	ldr	r0, [r3, #0]
 8006f40:	4770      	bx	lr
 8006f42:	bf00      	nop
 8006f44:	200002b4 	.word	0x200002b4

08006f48 <__libc_init_array>:
 8006f48:	b570      	push	{r4, r5, r6, lr}
 8006f4a:	4d0d      	ldr	r5, [pc, #52]	@ (8006f80 <__libc_init_array+0x38>)
 8006f4c:	4c0d      	ldr	r4, [pc, #52]	@ (8006f84 <__libc_init_array+0x3c>)
 8006f4e:	1b64      	subs	r4, r4, r5
 8006f50:	10a4      	asrs	r4, r4, #2
 8006f52:	2600      	movs	r6, #0
 8006f54:	42a6      	cmp	r6, r4
 8006f56:	d109      	bne.n	8006f6c <__libc_init_array+0x24>
 8006f58:	4d0b      	ldr	r5, [pc, #44]	@ (8006f88 <__libc_init_array+0x40>)
 8006f5a:	4c0c      	ldr	r4, [pc, #48]	@ (8006f8c <__libc_init_array+0x44>)
 8006f5c:	f001 ffa0 	bl	8008ea0 <_init>
 8006f60:	1b64      	subs	r4, r4, r5
 8006f62:	10a4      	asrs	r4, r4, #2
 8006f64:	2600      	movs	r6, #0
 8006f66:	42a6      	cmp	r6, r4
 8006f68:	d105      	bne.n	8006f76 <__libc_init_array+0x2e>
 8006f6a:	bd70      	pop	{r4, r5, r6, pc}
 8006f6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f70:	4798      	blx	r3
 8006f72:	3601      	adds	r6, #1
 8006f74:	e7ee      	b.n	8006f54 <__libc_init_array+0xc>
 8006f76:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f7a:	4798      	blx	r3
 8006f7c:	3601      	adds	r6, #1
 8006f7e:	e7f2      	b.n	8006f66 <__libc_init_array+0x1e>
 8006f80:	08009308 	.word	0x08009308
 8006f84:	08009308 	.word	0x08009308
 8006f88:	08009308 	.word	0x08009308
 8006f8c:	0800930c 	.word	0x0800930c

08006f90 <__retarget_lock_init_recursive>:
 8006f90:	4770      	bx	lr

08006f92 <__retarget_lock_acquire_recursive>:
 8006f92:	4770      	bx	lr

08006f94 <__retarget_lock_release_recursive>:
 8006f94:	4770      	bx	lr

08006f96 <memcpy>:
 8006f96:	440a      	add	r2, r1
 8006f98:	4291      	cmp	r1, r2
 8006f9a:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f9e:	d100      	bne.n	8006fa2 <memcpy+0xc>
 8006fa0:	4770      	bx	lr
 8006fa2:	b510      	push	{r4, lr}
 8006fa4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fa8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fac:	4291      	cmp	r1, r2
 8006fae:	d1f9      	bne.n	8006fa4 <memcpy+0xe>
 8006fb0:	bd10      	pop	{r4, pc}

08006fb2 <quorem>:
 8006fb2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fb6:	6903      	ldr	r3, [r0, #16]
 8006fb8:	690c      	ldr	r4, [r1, #16]
 8006fba:	42a3      	cmp	r3, r4
 8006fbc:	4607      	mov	r7, r0
 8006fbe:	db7e      	blt.n	80070be <quorem+0x10c>
 8006fc0:	3c01      	subs	r4, #1
 8006fc2:	f101 0814 	add.w	r8, r1, #20
 8006fc6:	00a3      	lsls	r3, r4, #2
 8006fc8:	f100 0514 	add.w	r5, r0, #20
 8006fcc:	9300      	str	r3, [sp, #0]
 8006fce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006fd2:	9301      	str	r3, [sp, #4]
 8006fd4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006fd8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006fdc:	3301      	adds	r3, #1
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006fe4:	fbb2 f6f3 	udiv	r6, r2, r3
 8006fe8:	d32e      	bcc.n	8007048 <quorem+0x96>
 8006fea:	f04f 0a00 	mov.w	sl, #0
 8006fee:	46c4      	mov	ip, r8
 8006ff0:	46ae      	mov	lr, r5
 8006ff2:	46d3      	mov	fp, sl
 8006ff4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006ff8:	b298      	uxth	r0, r3
 8006ffa:	fb06 a000 	mla	r0, r6, r0, sl
 8006ffe:	0c02      	lsrs	r2, r0, #16
 8007000:	0c1b      	lsrs	r3, r3, #16
 8007002:	fb06 2303 	mla	r3, r6, r3, r2
 8007006:	f8de 2000 	ldr.w	r2, [lr]
 800700a:	b280      	uxth	r0, r0
 800700c:	b292      	uxth	r2, r2
 800700e:	1a12      	subs	r2, r2, r0
 8007010:	445a      	add	r2, fp
 8007012:	f8de 0000 	ldr.w	r0, [lr]
 8007016:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800701a:	b29b      	uxth	r3, r3
 800701c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007020:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007024:	b292      	uxth	r2, r2
 8007026:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800702a:	45e1      	cmp	r9, ip
 800702c:	f84e 2b04 	str.w	r2, [lr], #4
 8007030:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007034:	d2de      	bcs.n	8006ff4 <quorem+0x42>
 8007036:	9b00      	ldr	r3, [sp, #0]
 8007038:	58eb      	ldr	r3, [r5, r3]
 800703a:	b92b      	cbnz	r3, 8007048 <quorem+0x96>
 800703c:	9b01      	ldr	r3, [sp, #4]
 800703e:	3b04      	subs	r3, #4
 8007040:	429d      	cmp	r5, r3
 8007042:	461a      	mov	r2, r3
 8007044:	d32f      	bcc.n	80070a6 <quorem+0xf4>
 8007046:	613c      	str	r4, [r7, #16]
 8007048:	4638      	mov	r0, r7
 800704a:	f001 f8c5 	bl	80081d8 <__mcmp>
 800704e:	2800      	cmp	r0, #0
 8007050:	db25      	blt.n	800709e <quorem+0xec>
 8007052:	4629      	mov	r1, r5
 8007054:	2000      	movs	r0, #0
 8007056:	f858 2b04 	ldr.w	r2, [r8], #4
 800705a:	f8d1 c000 	ldr.w	ip, [r1]
 800705e:	fa1f fe82 	uxth.w	lr, r2
 8007062:	fa1f f38c 	uxth.w	r3, ip
 8007066:	eba3 030e 	sub.w	r3, r3, lr
 800706a:	4403      	add	r3, r0
 800706c:	0c12      	lsrs	r2, r2, #16
 800706e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007072:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007076:	b29b      	uxth	r3, r3
 8007078:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800707c:	45c1      	cmp	r9, r8
 800707e:	f841 3b04 	str.w	r3, [r1], #4
 8007082:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007086:	d2e6      	bcs.n	8007056 <quorem+0xa4>
 8007088:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800708c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007090:	b922      	cbnz	r2, 800709c <quorem+0xea>
 8007092:	3b04      	subs	r3, #4
 8007094:	429d      	cmp	r5, r3
 8007096:	461a      	mov	r2, r3
 8007098:	d30b      	bcc.n	80070b2 <quorem+0x100>
 800709a:	613c      	str	r4, [r7, #16]
 800709c:	3601      	adds	r6, #1
 800709e:	4630      	mov	r0, r6
 80070a0:	b003      	add	sp, #12
 80070a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070a6:	6812      	ldr	r2, [r2, #0]
 80070a8:	3b04      	subs	r3, #4
 80070aa:	2a00      	cmp	r2, #0
 80070ac:	d1cb      	bne.n	8007046 <quorem+0x94>
 80070ae:	3c01      	subs	r4, #1
 80070b0:	e7c6      	b.n	8007040 <quorem+0x8e>
 80070b2:	6812      	ldr	r2, [r2, #0]
 80070b4:	3b04      	subs	r3, #4
 80070b6:	2a00      	cmp	r2, #0
 80070b8:	d1ef      	bne.n	800709a <quorem+0xe8>
 80070ba:	3c01      	subs	r4, #1
 80070bc:	e7ea      	b.n	8007094 <quorem+0xe2>
 80070be:	2000      	movs	r0, #0
 80070c0:	e7ee      	b.n	80070a0 <quorem+0xee>
 80070c2:	0000      	movs	r0, r0
 80070c4:	0000      	movs	r0, r0
	...

080070c8 <_dtoa_r>:
 80070c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070cc:	69c7      	ldr	r7, [r0, #28]
 80070ce:	b099      	sub	sp, #100	@ 0x64
 80070d0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80070d4:	ec55 4b10 	vmov	r4, r5, d0
 80070d8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80070da:	9109      	str	r1, [sp, #36]	@ 0x24
 80070dc:	4683      	mov	fp, r0
 80070de:	920e      	str	r2, [sp, #56]	@ 0x38
 80070e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80070e2:	b97f      	cbnz	r7, 8007104 <_dtoa_r+0x3c>
 80070e4:	2010      	movs	r0, #16
 80070e6:	f7fe fff3 	bl	80060d0 <malloc>
 80070ea:	4602      	mov	r2, r0
 80070ec:	f8cb 001c 	str.w	r0, [fp, #28]
 80070f0:	b920      	cbnz	r0, 80070fc <_dtoa_r+0x34>
 80070f2:	4ba7      	ldr	r3, [pc, #668]	@ (8007390 <_dtoa_r+0x2c8>)
 80070f4:	21ef      	movs	r1, #239	@ 0xef
 80070f6:	48a7      	ldr	r0, [pc, #668]	@ (8007394 <_dtoa_r+0x2cc>)
 80070f8:	f001 fb94 	bl	8008824 <__assert_func>
 80070fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007100:	6007      	str	r7, [r0, #0]
 8007102:	60c7      	str	r7, [r0, #12]
 8007104:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007108:	6819      	ldr	r1, [r3, #0]
 800710a:	b159      	cbz	r1, 8007124 <_dtoa_r+0x5c>
 800710c:	685a      	ldr	r2, [r3, #4]
 800710e:	604a      	str	r2, [r1, #4]
 8007110:	2301      	movs	r3, #1
 8007112:	4093      	lsls	r3, r2
 8007114:	608b      	str	r3, [r1, #8]
 8007116:	4658      	mov	r0, fp
 8007118:	f000 fe24 	bl	8007d64 <_Bfree>
 800711c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007120:	2200      	movs	r2, #0
 8007122:	601a      	str	r2, [r3, #0]
 8007124:	1e2b      	subs	r3, r5, #0
 8007126:	bfb9      	ittee	lt
 8007128:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800712c:	9303      	strlt	r3, [sp, #12]
 800712e:	2300      	movge	r3, #0
 8007130:	6033      	strge	r3, [r6, #0]
 8007132:	9f03      	ldr	r7, [sp, #12]
 8007134:	4b98      	ldr	r3, [pc, #608]	@ (8007398 <_dtoa_r+0x2d0>)
 8007136:	bfbc      	itt	lt
 8007138:	2201      	movlt	r2, #1
 800713a:	6032      	strlt	r2, [r6, #0]
 800713c:	43bb      	bics	r3, r7
 800713e:	d112      	bne.n	8007166 <_dtoa_r+0x9e>
 8007140:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007142:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007146:	6013      	str	r3, [r2, #0]
 8007148:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800714c:	4323      	orrs	r3, r4
 800714e:	f000 854d 	beq.w	8007bec <_dtoa_r+0xb24>
 8007152:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007154:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80073ac <_dtoa_r+0x2e4>
 8007158:	2b00      	cmp	r3, #0
 800715a:	f000 854f 	beq.w	8007bfc <_dtoa_r+0xb34>
 800715e:	f10a 0303 	add.w	r3, sl, #3
 8007162:	f000 bd49 	b.w	8007bf8 <_dtoa_r+0xb30>
 8007166:	ed9d 7b02 	vldr	d7, [sp, #8]
 800716a:	2200      	movs	r2, #0
 800716c:	ec51 0b17 	vmov	r0, r1, d7
 8007170:	2300      	movs	r3, #0
 8007172:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007176:	f7f9 fcd7 	bl	8000b28 <__aeabi_dcmpeq>
 800717a:	4680      	mov	r8, r0
 800717c:	b158      	cbz	r0, 8007196 <_dtoa_r+0xce>
 800717e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007180:	2301      	movs	r3, #1
 8007182:	6013      	str	r3, [r2, #0]
 8007184:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007186:	b113      	cbz	r3, 800718e <_dtoa_r+0xc6>
 8007188:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800718a:	4b84      	ldr	r3, [pc, #528]	@ (800739c <_dtoa_r+0x2d4>)
 800718c:	6013      	str	r3, [r2, #0]
 800718e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80073b0 <_dtoa_r+0x2e8>
 8007192:	f000 bd33 	b.w	8007bfc <_dtoa_r+0xb34>
 8007196:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800719a:	aa16      	add	r2, sp, #88	@ 0x58
 800719c:	a917      	add	r1, sp, #92	@ 0x5c
 800719e:	4658      	mov	r0, fp
 80071a0:	f001 f8ca 	bl	8008338 <__d2b>
 80071a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80071a8:	4681      	mov	r9, r0
 80071aa:	2e00      	cmp	r6, #0
 80071ac:	d077      	beq.n	800729e <_dtoa_r+0x1d6>
 80071ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80071b0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80071b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80071b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80071bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80071c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80071c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80071c8:	4619      	mov	r1, r3
 80071ca:	2200      	movs	r2, #0
 80071cc:	4b74      	ldr	r3, [pc, #464]	@ (80073a0 <_dtoa_r+0x2d8>)
 80071ce:	f7f9 f88b 	bl	80002e8 <__aeabi_dsub>
 80071d2:	a369      	add	r3, pc, #420	@ (adr r3, 8007378 <_dtoa_r+0x2b0>)
 80071d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d8:	f7f9 fa3e 	bl	8000658 <__aeabi_dmul>
 80071dc:	a368      	add	r3, pc, #416	@ (adr r3, 8007380 <_dtoa_r+0x2b8>)
 80071de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071e2:	f7f9 f883 	bl	80002ec <__adddf3>
 80071e6:	4604      	mov	r4, r0
 80071e8:	4630      	mov	r0, r6
 80071ea:	460d      	mov	r5, r1
 80071ec:	f7f9 f9ca 	bl	8000584 <__aeabi_i2d>
 80071f0:	a365      	add	r3, pc, #404	@ (adr r3, 8007388 <_dtoa_r+0x2c0>)
 80071f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071f6:	f7f9 fa2f 	bl	8000658 <__aeabi_dmul>
 80071fa:	4602      	mov	r2, r0
 80071fc:	460b      	mov	r3, r1
 80071fe:	4620      	mov	r0, r4
 8007200:	4629      	mov	r1, r5
 8007202:	f7f9 f873 	bl	80002ec <__adddf3>
 8007206:	4604      	mov	r4, r0
 8007208:	460d      	mov	r5, r1
 800720a:	f7f9 fcd5 	bl	8000bb8 <__aeabi_d2iz>
 800720e:	2200      	movs	r2, #0
 8007210:	4607      	mov	r7, r0
 8007212:	2300      	movs	r3, #0
 8007214:	4620      	mov	r0, r4
 8007216:	4629      	mov	r1, r5
 8007218:	f7f9 fc90 	bl	8000b3c <__aeabi_dcmplt>
 800721c:	b140      	cbz	r0, 8007230 <_dtoa_r+0x168>
 800721e:	4638      	mov	r0, r7
 8007220:	f7f9 f9b0 	bl	8000584 <__aeabi_i2d>
 8007224:	4622      	mov	r2, r4
 8007226:	462b      	mov	r3, r5
 8007228:	f7f9 fc7e 	bl	8000b28 <__aeabi_dcmpeq>
 800722c:	b900      	cbnz	r0, 8007230 <_dtoa_r+0x168>
 800722e:	3f01      	subs	r7, #1
 8007230:	2f16      	cmp	r7, #22
 8007232:	d851      	bhi.n	80072d8 <_dtoa_r+0x210>
 8007234:	4b5b      	ldr	r3, [pc, #364]	@ (80073a4 <_dtoa_r+0x2dc>)
 8007236:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800723a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800723e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007242:	f7f9 fc7b 	bl	8000b3c <__aeabi_dcmplt>
 8007246:	2800      	cmp	r0, #0
 8007248:	d048      	beq.n	80072dc <_dtoa_r+0x214>
 800724a:	3f01      	subs	r7, #1
 800724c:	2300      	movs	r3, #0
 800724e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007250:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007252:	1b9b      	subs	r3, r3, r6
 8007254:	1e5a      	subs	r2, r3, #1
 8007256:	bf44      	itt	mi
 8007258:	f1c3 0801 	rsbmi	r8, r3, #1
 800725c:	2300      	movmi	r3, #0
 800725e:	9208      	str	r2, [sp, #32]
 8007260:	bf54      	ite	pl
 8007262:	f04f 0800 	movpl.w	r8, #0
 8007266:	9308      	strmi	r3, [sp, #32]
 8007268:	2f00      	cmp	r7, #0
 800726a:	db39      	blt.n	80072e0 <_dtoa_r+0x218>
 800726c:	9b08      	ldr	r3, [sp, #32]
 800726e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007270:	443b      	add	r3, r7
 8007272:	9308      	str	r3, [sp, #32]
 8007274:	2300      	movs	r3, #0
 8007276:	930a      	str	r3, [sp, #40]	@ 0x28
 8007278:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800727a:	2b09      	cmp	r3, #9
 800727c:	d864      	bhi.n	8007348 <_dtoa_r+0x280>
 800727e:	2b05      	cmp	r3, #5
 8007280:	bfc4      	itt	gt
 8007282:	3b04      	subgt	r3, #4
 8007284:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007286:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007288:	f1a3 0302 	sub.w	r3, r3, #2
 800728c:	bfcc      	ite	gt
 800728e:	2400      	movgt	r4, #0
 8007290:	2401      	movle	r4, #1
 8007292:	2b03      	cmp	r3, #3
 8007294:	d863      	bhi.n	800735e <_dtoa_r+0x296>
 8007296:	e8df f003 	tbb	[pc, r3]
 800729a:	372a      	.short	0x372a
 800729c:	5535      	.short	0x5535
 800729e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80072a2:	441e      	add	r6, r3
 80072a4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80072a8:	2b20      	cmp	r3, #32
 80072aa:	bfc1      	itttt	gt
 80072ac:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80072b0:	409f      	lslgt	r7, r3
 80072b2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80072b6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80072ba:	bfd6      	itet	le
 80072bc:	f1c3 0320 	rsble	r3, r3, #32
 80072c0:	ea47 0003 	orrgt.w	r0, r7, r3
 80072c4:	fa04 f003 	lslle.w	r0, r4, r3
 80072c8:	f7f9 f94c 	bl	8000564 <__aeabi_ui2d>
 80072cc:	2201      	movs	r2, #1
 80072ce:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80072d2:	3e01      	subs	r6, #1
 80072d4:	9214      	str	r2, [sp, #80]	@ 0x50
 80072d6:	e777      	b.n	80071c8 <_dtoa_r+0x100>
 80072d8:	2301      	movs	r3, #1
 80072da:	e7b8      	b.n	800724e <_dtoa_r+0x186>
 80072dc:	9012      	str	r0, [sp, #72]	@ 0x48
 80072de:	e7b7      	b.n	8007250 <_dtoa_r+0x188>
 80072e0:	427b      	negs	r3, r7
 80072e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80072e4:	2300      	movs	r3, #0
 80072e6:	eba8 0807 	sub.w	r8, r8, r7
 80072ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 80072ec:	e7c4      	b.n	8007278 <_dtoa_r+0x1b0>
 80072ee:	2300      	movs	r3, #0
 80072f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80072f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	dc35      	bgt.n	8007364 <_dtoa_r+0x29c>
 80072f8:	2301      	movs	r3, #1
 80072fa:	9300      	str	r3, [sp, #0]
 80072fc:	9307      	str	r3, [sp, #28]
 80072fe:	461a      	mov	r2, r3
 8007300:	920e      	str	r2, [sp, #56]	@ 0x38
 8007302:	e00b      	b.n	800731c <_dtoa_r+0x254>
 8007304:	2301      	movs	r3, #1
 8007306:	e7f3      	b.n	80072f0 <_dtoa_r+0x228>
 8007308:	2300      	movs	r3, #0
 800730a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800730c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800730e:	18fb      	adds	r3, r7, r3
 8007310:	9300      	str	r3, [sp, #0]
 8007312:	3301      	adds	r3, #1
 8007314:	2b01      	cmp	r3, #1
 8007316:	9307      	str	r3, [sp, #28]
 8007318:	bfb8      	it	lt
 800731a:	2301      	movlt	r3, #1
 800731c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007320:	2100      	movs	r1, #0
 8007322:	2204      	movs	r2, #4
 8007324:	f102 0514 	add.w	r5, r2, #20
 8007328:	429d      	cmp	r5, r3
 800732a:	d91f      	bls.n	800736c <_dtoa_r+0x2a4>
 800732c:	6041      	str	r1, [r0, #4]
 800732e:	4658      	mov	r0, fp
 8007330:	f000 fcd8 	bl	8007ce4 <_Balloc>
 8007334:	4682      	mov	sl, r0
 8007336:	2800      	cmp	r0, #0
 8007338:	d13c      	bne.n	80073b4 <_dtoa_r+0x2ec>
 800733a:	4b1b      	ldr	r3, [pc, #108]	@ (80073a8 <_dtoa_r+0x2e0>)
 800733c:	4602      	mov	r2, r0
 800733e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007342:	e6d8      	b.n	80070f6 <_dtoa_r+0x2e>
 8007344:	2301      	movs	r3, #1
 8007346:	e7e0      	b.n	800730a <_dtoa_r+0x242>
 8007348:	2401      	movs	r4, #1
 800734a:	2300      	movs	r3, #0
 800734c:	9309      	str	r3, [sp, #36]	@ 0x24
 800734e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007350:	f04f 33ff 	mov.w	r3, #4294967295
 8007354:	9300      	str	r3, [sp, #0]
 8007356:	9307      	str	r3, [sp, #28]
 8007358:	2200      	movs	r2, #0
 800735a:	2312      	movs	r3, #18
 800735c:	e7d0      	b.n	8007300 <_dtoa_r+0x238>
 800735e:	2301      	movs	r3, #1
 8007360:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007362:	e7f5      	b.n	8007350 <_dtoa_r+0x288>
 8007364:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007366:	9300      	str	r3, [sp, #0]
 8007368:	9307      	str	r3, [sp, #28]
 800736a:	e7d7      	b.n	800731c <_dtoa_r+0x254>
 800736c:	3101      	adds	r1, #1
 800736e:	0052      	lsls	r2, r2, #1
 8007370:	e7d8      	b.n	8007324 <_dtoa_r+0x25c>
 8007372:	bf00      	nop
 8007374:	f3af 8000 	nop.w
 8007378:	636f4361 	.word	0x636f4361
 800737c:	3fd287a7 	.word	0x3fd287a7
 8007380:	8b60c8b3 	.word	0x8b60c8b3
 8007384:	3fc68a28 	.word	0x3fc68a28
 8007388:	509f79fb 	.word	0x509f79fb
 800738c:	3fd34413 	.word	0x3fd34413
 8007390:	080090ce 	.word	0x080090ce
 8007394:	080090e5 	.word	0x080090e5
 8007398:	7ff00000 	.word	0x7ff00000
 800739c:	0800909e 	.word	0x0800909e
 80073a0:	3ff80000 	.word	0x3ff80000
 80073a4:	080091e0 	.word	0x080091e0
 80073a8:	0800913d 	.word	0x0800913d
 80073ac:	080090ca 	.word	0x080090ca
 80073b0:	0800909d 	.word	0x0800909d
 80073b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80073b8:	6018      	str	r0, [r3, #0]
 80073ba:	9b07      	ldr	r3, [sp, #28]
 80073bc:	2b0e      	cmp	r3, #14
 80073be:	f200 80a4 	bhi.w	800750a <_dtoa_r+0x442>
 80073c2:	2c00      	cmp	r4, #0
 80073c4:	f000 80a1 	beq.w	800750a <_dtoa_r+0x442>
 80073c8:	2f00      	cmp	r7, #0
 80073ca:	dd33      	ble.n	8007434 <_dtoa_r+0x36c>
 80073cc:	4bad      	ldr	r3, [pc, #692]	@ (8007684 <_dtoa_r+0x5bc>)
 80073ce:	f007 020f 	and.w	r2, r7, #15
 80073d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073d6:	ed93 7b00 	vldr	d7, [r3]
 80073da:	05f8      	lsls	r0, r7, #23
 80073dc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80073e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80073e4:	d516      	bpl.n	8007414 <_dtoa_r+0x34c>
 80073e6:	4ba8      	ldr	r3, [pc, #672]	@ (8007688 <_dtoa_r+0x5c0>)
 80073e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80073ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80073f0:	f7f9 fa5c 	bl	80008ac <__aeabi_ddiv>
 80073f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073f8:	f004 040f 	and.w	r4, r4, #15
 80073fc:	2603      	movs	r6, #3
 80073fe:	4da2      	ldr	r5, [pc, #648]	@ (8007688 <_dtoa_r+0x5c0>)
 8007400:	b954      	cbnz	r4, 8007418 <_dtoa_r+0x350>
 8007402:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007406:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800740a:	f7f9 fa4f 	bl	80008ac <__aeabi_ddiv>
 800740e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007412:	e028      	b.n	8007466 <_dtoa_r+0x39e>
 8007414:	2602      	movs	r6, #2
 8007416:	e7f2      	b.n	80073fe <_dtoa_r+0x336>
 8007418:	07e1      	lsls	r1, r4, #31
 800741a:	d508      	bpl.n	800742e <_dtoa_r+0x366>
 800741c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007420:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007424:	f7f9 f918 	bl	8000658 <__aeabi_dmul>
 8007428:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800742c:	3601      	adds	r6, #1
 800742e:	1064      	asrs	r4, r4, #1
 8007430:	3508      	adds	r5, #8
 8007432:	e7e5      	b.n	8007400 <_dtoa_r+0x338>
 8007434:	f000 80d2 	beq.w	80075dc <_dtoa_r+0x514>
 8007438:	427c      	negs	r4, r7
 800743a:	4b92      	ldr	r3, [pc, #584]	@ (8007684 <_dtoa_r+0x5bc>)
 800743c:	4d92      	ldr	r5, [pc, #584]	@ (8007688 <_dtoa_r+0x5c0>)
 800743e:	f004 020f 	and.w	r2, r4, #15
 8007442:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800744e:	f7f9 f903 	bl	8000658 <__aeabi_dmul>
 8007452:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007456:	1124      	asrs	r4, r4, #4
 8007458:	2300      	movs	r3, #0
 800745a:	2602      	movs	r6, #2
 800745c:	2c00      	cmp	r4, #0
 800745e:	f040 80b2 	bne.w	80075c6 <_dtoa_r+0x4fe>
 8007462:	2b00      	cmp	r3, #0
 8007464:	d1d3      	bne.n	800740e <_dtoa_r+0x346>
 8007466:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007468:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800746c:	2b00      	cmp	r3, #0
 800746e:	f000 80b7 	beq.w	80075e0 <_dtoa_r+0x518>
 8007472:	4b86      	ldr	r3, [pc, #536]	@ (800768c <_dtoa_r+0x5c4>)
 8007474:	2200      	movs	r2, #0
 8007476:	4620      	mov	r0, r4
 8007478:	4629      	mov	r1, r5
 800747a:	f7f9 fb5f 	bl	8000b3c <__aeabi_dcmplt>
 800747e:	2800      	cmp	r0, #0
 8007480:	f000 80ae 	beq.w	80075e0 <_dtoa_r+0x518>
 8007484:	9b07      	ldr	r3, [sp, #28]
 8007486:	2b00      	cmp	r3, #0
 8007488:	f000 80aa 	beq.w	80075e0 <_dtoa_r+0x518>
 800748c:	9b00      	ldr	r3, [sp, #0]
 800748e:	2b00      	cmp	r3, #0
 8007490:	dd37      	ble.n	8007502 <_dtoa_r+0x43a>
 8007492:	1e7b      	subs	r3, r7, #1
 8007494:	9304      	str	r3, [sp, #16]
 8007496:	4620      	mov	r0, r4
 8007498:	4b7d      	ldr	r3, [pc, #500]	@ (8007690 <_dtoa_r+0x5c8>)
 800749a:	2200      	movs	r2, #0
 800749c:	4629      	mov	r1, r5
 800749e:	f7f9 f8db 	bl	8000658 <__aeabi_dmul>
 80074a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074a6:	9c00      	ldr	r4, [sp, #0]
 80074a8:	3601      	adds	r6, #1
 80074aa:	4630      	mov	r0, r6
 80074ac:	f7f9 f86a 	bl	8000584 <__aeabi_i2d>
 80074b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80074b4:	f7f9 f8d0 	bl	8000658 <__aeabi_dmul>
 80074b8:	4b76      	ldr	r3, [pc, #472]	@ (8007694 <_dtoa_r+0x5cc>)
 80074ba:	2200      	movs	r2, #0
 80074bc:	f7f8 ff16 	bl	80002ec <__adddf3>
 80074c0:	4605      	mov	r5, r0
 80074c2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80074c6:	2c00      	cmp	r4, #0
 80074c8:	f040 808d 	bne.w	80075e6 <_dtoa_r+0x51e>
 80074cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074d0:	4b71      	ldr	r3, [pc, #452]	@ (8007698 <_dtoa_r+0x5d0>)
 80074d2:	2200      	movs	r2, #0
 80074d4:	f7f8 ff08 	bl	80002e8 <__aeabi_dsub>
 80074d8:	4602      	mov	r2, r0
 80074da:	460b      	mov	r3, r1
 80074dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80074e0:	462a      	mov	r2, r5
 80074e2:	4633      	mov	r3, r6
 80074e4:	f7f9 fb48 	bl	8000b78 <__aeabi_dcmpgt>
 80074e8:	2800      	cmp	r0, #0
 80074ea:	f040 828b 	bne.w	8007a04 <_dtoa_r+0x93c>
 80074ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074f2:	462a      	mov	r2, r5
 80074f4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80074f8:	f7f9 fb20 	bl	8000b3c <__aeabi_dcmplt>
 80074fc:	2800      	cmp	r0, #0
 80074fe:	f040 8128 	bne.w	8007752 <_dtoa_r+0x68a>
 8007502:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007506:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800750a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800750c:	2b00      	cmp	r3, #0
 800750e:	f2c0 815a 	blt.w	80077c6 <_dtoa_r+0x6fe>
 8007512:	2f0e      	cmp	r7, #14
 8007514:	f300 8157 	bgt.w	80077c6 <_dtoa_r+0x6fe>
 8007518:	4b5a      	ldr	r3, [pc, #360]	@ (8007684 <_dtoa_r+0x5bc>)
 800751a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800751e:	ed93 7b00 	vldr	d7, [r3]
 8007522:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007524:	2b00      	cmp	r3, #0
 8007526:	ed8d 7b00 	vstr	d7, [sp]
 800752a:	da03      	bge.n	8007534 <_dtoa_r+0x46c>
 800752c:	9b07      	ldr	r3, [sp, #28]
 800752e:	2b00      	cmp	r3, #0
 8007530:	f340 8101 	ble.w	8007736 <_dtoa_r+0x66e>
 8007534:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007538:	4656      	mov	r6, sl
 800753a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800753e:	4620      	mov	r0, r4
 8007540:	4629      	mov	r1, r5
 8007542:	f7f9 f9b3 	bl	80008ac <__aeabi_ddiv>
 8007546:	f7f9 fb37 	bl	8000bb8 <__aeabi_d2iz>
 800754a:	4680      	mov	r8, r0
 800754c:	f7f9 f81a 	bl	8000584 <__aeabi_i2d>
 8007550:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007554:	f7f9 f880 	bl	8000658 <__aeabi_dmul>
 8007558:	4602      	mov	r2, r0
 800755a:	460b      	mov	r3, r1
 800755c:	4620      	mov	r0, r4
 800755e:	4629      	mov	r1, r5
 8007560:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007564:	f7f8 fec0 	bl	80002e8 <__aeabi_dsub>
 8007568:	f806 4b01 	strb.w	r4, [r6], #1
 800756c:	9d07      	ldr	r5, [sp, #28]
 800756e:	eba6 040a 	sub.w	r4, r6, sl
 8007572:	42a5      	cmp	r5, r4
 8007574:	4602      	mov	r2, r0
 8007576:	460b      	mov	r3, r1
 8007578:	f040 8117 	bne.w	80077aa <_dtoa_r+0x6e2>
 800757c:	f7f8 feb6 	bl	80002ec <__adddf3>
 8007580:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007584:	4604      	mov	r4, r0
 8007586:	460d      	mov	r5, r1
 8007588:	f7f9 faf6 	bl	8000b78 <__aeabi_dcmpgt>
 800758c:	2800      	cmp	r0, #0
 800758e:	f040 80f9 	bne.w	8007784 <_dtoa_r+0x6bc>
 8007592:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007596:	4620      	mov	r0, r4
 8007598:	4629      	mov	r1, r5
 800759a:	f7f9 fac5 	bl	8000b28 <__aeabi_dcmpeq>
 800759e:	b118      	cbz	r0, 80075a8 <_dtoa_r+0x4e0>
 80075a0:	f018 0f01 	tst.w	r8, #1
 80075a4:	f040 80ee 	bne.w	8007784 <_dtoa_r+0x6bc>
 80075a8:	4649      	mov	r1, r9
 80075aa:	4658      	mov	r0, fp
 80075ac:	f000 fbda 	bl	8007d64 <_Bfree>
 80075b0:	2300      	movs	r3, #0
 80075b2:	7033      	strb	r3, [r6, #0]
 80075b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80075b6:	3701      	adds	r7, #1
 80075b8:	601f      	str	r7, [r3, #0]
 80075ba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80075bc:	2b00      	cmp	r3, #0
 80075be:	f000 831d 	beq.w	8007bfc <_dtoa_r+0xb34>
 80075c2:	601e      	str	r6, [r3, #0]
 80075c4:	e31a      	b.n	8007bfc <_dtoa_r+0xb34>
 80075c6:	07e2      	lsls	r2, r4, #31
 80075c8:	d505      	bpl.n	80075d6 <_dtoa_r+0x50e>
 80075ca:	e9d5 2300 	ldrd	r2, r3, [r5]
 80075ce:	f7f9 f843 	bl	8000658 <__aeabi_dmul>
 80075d2:	3601      	adds	r6, #1
 80075d4:	2301      	movs	r3, #1
 80075d6:	1064      	asrs	r4, r4, #1
 80075d8:	3508      	adds	r5, #8
 80075da:	e73f      	b.n	800745c <_dtoa_r+0x394>
 80075dc:	2602      	movs	r6, #2
 80075de:	e742      	b.n	8007466 <_dtoa_r+0x39e>
 80075e0:	9c07      	ldr	r4, [sp, #28]
 80075e2:	9704      	str	r7, [sp, #16]
 80075e4:	e761      	b.n	80074aa <_dtoa_r+0x3e2>
 80075e6:	4b27      	ldr	r3, [pc, #156]	@ (8007684 <_dtoa_r+0x5bc>)
 80075e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80075ea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80075ee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80075f2:	4454      	add	r4, sl
 80075f4:	2900      	cmp	r1, #0
 80075f6:	d053      	beq.n	80076a0 <_dtoa_r+0x5d8>
 80075f8:	4928      	ldr	r1, [pc, #160]	@ (800769c <_dtoa_r+0x5d4>)
 80075fa:	2000      	movs	r0, #0
 80075fc:	f7f9 f956 	bl	80008ac <__aeabi_ddiv>
 8007600:	4633      	mov	r3, r6
 8007602:	462a      	mov	r2, r5
 8007604:	f7f8 fe70 	bl	80002e8 <__aeabi_dsub>
 8007608:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800760c:	4656      	mov	r6, sl
 800760e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007612:	f7f9 fad1 	bl	8000bb8 <__aeabi_d2iz>
 8007616:	4605      	mov	r5, r0
 8007618:	f7f8 ffb4 	bl	8000584 <__aeabi_i2d>
 800761c:	4602      	mov	r2, r0
 800761e:	460b      	mov	r3, r1
 8007620:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007624:	f7f8 fe60 	bl	80002e8 <__aeabi_dsub>
 8007628:	3530      	adds	r5, #48	@ 0x30
 800762a:	4602      	mov	r2, r0
 800762c:	460b      	mov	r3, r1
 800762e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007632:	f806 5b01 	strb.w	r5, [r6], #1
 8007636:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800763a:	f7f9 fa7f 	bl	8000b3c <__aeabi_dcmplt>
 800763e:	2800      	cmp	r0, #0
 8007640:	d171      	bne.n	8007726 <_dtoa_r+0x65e>
 8007642:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007646:	4911      	ldr	r1, [pc, #68]	@ (800768c <_dtoa_r+0x5c4>)
 8007648:	2000      	movs	r0, #0
 800764a:	f7f8 fe4d 	bl	80002e8 <__aeabi_dsub>
 800764e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007652:	f7f9 fa73 	bl	8000b3c <__aeabi_dcmplt>
 8007656:	2800      	cmp	r0, #0
 8007658:	f040 8095 	bne.w	8007786 <_dtoa_r+0x6be>
 800765c:	42a6      	cmp	r6, r4
 800765e:	f43f af50 	beq.w	8007502 <_dtoa_r+0x43a>
 8007662:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007666:	4b0a      	ldr	r3, [pc, #40]	@ (8007690 <_dtoa_r+0x5c8>)
 8007668:	2200      	movs	r2, #0
 800766a:	f7f8 fff5 	bl	8000658 <__aeabi_dmul>
 800766e:	4b08      	ldr	r3, [pc, #32]	@ (8007690 <_dtoa_r+0x5c8>)
 8007670:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007674:	2200      	movs	r2, #0
 8007676:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800767a:	f7f8 ffed 	bl	8000658 <__aeabi_dmul>
 800767e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007682:	e7c4      	b.n	800760e <_dtoa_r+0x546>
 8007684:	080091e0 	.word	0x080091e0
 8007688:	080091b8 	.word	0x080091b8
 800768c:	3ff00000 	.word	0x3ff00000
 8007690:	40240000 	.word	0x40240000
 8007694:	401c0000 	.word	0x401c0000
 8007698:	40140000 	.word	0x40140000
 800769c:	3fe00000 	.word	0x3fe00000
 80076a0:	4631      	mov	r1, r6
 80076a2:	4628      	mov	r0, r5
 80076a4:	f7f8 ffd8 	bl	8000658 <__aeabi_dmul>
 80076a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80076ac:	9415      	str	r4, [sp, #84]	@ 0x54
 80076ae:	4656      	mov	r6, sl
 80076b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076b4:	f7f9 fa80 	bl	8000bb8 <__aeabi_d2iz>
 80076b8:	4605      	mov	r5, r0
 80076ba:	f7f8 ff63 	bl	8000584 <__aeabi_i2d>
 80076be:	4602      	mov	r2, r0
 80076c0:	460b      	mov	r3, r1
 80076c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076c6:	f7f8 fe0f 	bl	80002e8 <__aeabi_dsub>
 80076ca:	3530      	adds	r5, #48	@ 0x30
 80076cc:	f806 5b01 	strb.w	r5, [r6], #1
 80076d0:	4602      	mov	r2, r0
 80076d2:	460b      	mov	r3, r1
 80076d4:	42a6      	cmp	r6, r4
 80076d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80076da:	f04f 0200 	mov.w	r2, #0
 80076de:	d124      	bne.n	800772a <_dtoa_r+0x662>
 80076e0:	4bac      	ldr	r3, [pc, #688]	@ (8007994 <_dtoa_r+0x8cc>)
 80076e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80076e6:	f7f8 fe01 	bl	80002ec <__adddf3>
 80076ea:	4602      	mov	r2, r0
 80076ec:	460b      	mov	r3, r1
 80076ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076f2:	f7f9 fa41 	bl	8000b78 <__aeabi_dcmpgt>
 80076f6:	2800      	cmp	r0, #0
 80076f8:	d145      	bne.n	8007786 <_dtoa_r+0x6be>
 80076fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80076fe:	49a5      	ldr	r1, [pc, #660]	@ (8007994 <_dtoa_r+0x8cc>)
 8007700:	2000      	movs	r0, #0
 8007702:	f7f8 fdf1 	bl	80002e8 <__aeabi_dsub>
 8007706:	4602      	mov	r2, r0
 8007708:	460b      	mov	r3, r1
 800770a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800770e:	f7f9 fa15 	bl	8000b3c <__aeabi_dcmplt>
 8007712:	2800      	cmp	r0, #0
 8007714:	f43f aef5 	beq.w	8007502 <_dtoa_r+0x43a>
 8007718:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800771a:	1e73      	subs	r3, r6, #1
 800771c:	9315      	str	r3, [sp, #84]	@ 0x54
 800771e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007722:	2b30      	cmp	r3, #48	@ 0x30
 8007724:	d0f8      	beq.n	8007718 <_dtoa_r+0x650>
 8007726:	9f04      	ldr	r7, [sp, #16]
 8007728:	e73e      	b.n	80075a8 <_dtoa_r+0x4e0>
 800772a:	4b9b      	ldr	r3, [pc, #620]	@ (8007998 <_dtoa_r+0x8d0>)
 800772c:	f7f8 ff94 	bl	8000658 <__aeabi_dmul>
 8007730:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007734:	e7bc      	b.n	80076b0 <_dtoa_r+0x5e8>
 8007736:	d10c      	bne.n	8007752 <_dtoa_r+0x68a>
 8007738:	4b98      	ldr	r3, [pc, #608]	@ (800799c <_dtoa_r+0x8d4>)
 800773a:	2200      	movs	r2, #0
 800773c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007740:	f7f8 ff8a 	bl	8000658 <__aeabi_dmul>
 8007744:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007748:	f7f9 fa0c 	bl	8000b64 <__aeabi_dcmpge>
 800774c:	2800      	cmp	r0, #0
 800774e:	f000 8157 	beq.w	8007a00 <_dtoa_r+0x938>
 8007752:	2400      	movs	r4, #0
 8007754:	4625      	mov	r5, r4
 8007756:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007758:	43db      	mvns	r3, r3
 800775a:	9304      	str	r3, [sp, #16]
 800775c:	4656      	mov	r6, sl
 800775e:	2700      	movs	r7, #0
 8007760:	4621      	mov	r1, r4
 8007762:	4658      	mov	r0, fp
 8007764:	f000 fafe 	bl	8007d64 <_Bfree>
 8007768:	2d00      	cmp	r5, #0
 800776a:	d0dc      	beq.n	8007726 <_dtoa_r+0x65e>
 800776c:	b12f      	cbz	r7, 800777a <_dtoa_r+0x6b2>
 800776e:	42af      	cmp	r7, r5
 8007770:	d003      	beq.n	800777a <_dtoa_r+0x6b2>
 8007772:	4639      	mov	r1, r7
 8007774:	4658      	mov	r0, fp
 8007776:	f000 faf5 	bl	8007d64 <_Bfree>
 800777a:	4629      	mov	r1, r5
 800777c:	4658      	mov	r0, fp
 800777e:	f000 faf1 	bl	8007d64 <_Bfree>
 8007782:	e7d0      	b.n	8007726 <_dtoa_r+0x65e>
 8007784:	9704      	str	r7, [sp, #16]
 8007786:	4633      	mov	r3, r6
 8007788:	461e      	mov	r6, r3
 800778a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800778e:	2a39      	cmp	r2, #57	@ 0x39
 8007790:	d107      	bne.n	80077a2 <_dtoa_r+0x6da>
 8007792:	459a      	cmp	sl, r3
 8007794:	d1f8      	bne.n	8007788 <_dtoa_r+0x6c0>
 8007796:	9a04      	ldr	r2, [sp, #16]
 8007798:	3201      	adds	r2, #1
 800779a:	9204      	str	r2, [sp, #16]
 800779c:	2230      	movs	r2, #48	@ 0x30
 800779e:	f88a 2000 	strb.w	r2, [sl]
 80077a2:	781a      	ldrb	r2, [r3, #0]
 80077a4:	3201      	adds	r2, #1
 80077a6:	701a      	strb	r2, [r3, #0]
 80077a8:	e7bd      	b.n	8007726 <_dtoa_r+0x65e>
 80077aa:	4b7b      	ldr	r3, [pc, #492]	@ (8007998 <_dtoa_r+0x8d0>)
 80077ac:	2200      	movs	r2, #0
 80077ae:	f7f8 ff53 	bl	8000658 <__aeabi_dmul>
 80077b2:	2200      	movs	r2, #0
 80077b4:	2300      	movs	r3, #0
 80077b6:	4604      	mov	r4, r0
 80077b8:	460d      	mov	r5, r1
 80077ba:	f7f9 f9b5 	bl	8000b28 <__aeabi_dcmpeq>
 80077be:	2800      	cmp	r0, #0
 80077c0:	f43f aebb 	beq.w	800753a <_dtoa_r+0x472>
 80077c4:	e6f0      	b.n	80075a8 <_dtoa_r+0x4e0>
 80077c6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80077c8:	2a00      	cmp	r2, #0
 80077ca:	f000 80db 	beq.w	8007984 <_dtoa_r+0x8bc>
 80077ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80077d0:	2a01      	cmp	r2, #1
 80077d2:	f300 80bf 	bgt.w	8007954 <_dtoa_r+0x88c>
 80077d6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80077d8:	2a00      	cmp	r2, #0
 80077da:	f000 80b7 	beq.w	800794c <_dtoa_r+0x884>
 80077de:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80077e2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80077e4:	4646      	mov	r6, r8
 80077e6:	9a08      	ldr	r2, [sp, #32]
 80077e8:	2101      	movs	r1, #1
 80077ea:	441a      	add	r2, r3
 80077ec:	4658      	mov	r0, fp
 80077ee:	4498      	add	r8, r3
 80077f0:	9208      	str	r2, [sp, #32]
 80077f2:	f000 fb6b 	bl	8007ecc <__i2b>
 80077f6:	4605      	mov	r5, r0
 80077f8:	b15e      	cbz	r6, 8007812 <_dtoa_r+0x74a>
 80077fa:	9b08      	ldr	r3, [sp, #32]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	dd08      	ble.n	8007812 <_dtoa_r+0x74a>
 8007800:	42b3      	cmp	r3, r6
 8007802:	9a08      	ldr	r2, [sp, #32]
 8007804:	bfa8      	it	ge
 8007806:	4633      	movge	r3, r6
 8007808:	eba8 0803 	sub.w	r8, r8, r3
 800780c:	1af6      	subs	r6, r6, r3
 800780e:	1ad3      	subs	r3, r2, r3
 8007810:	9308      	str	r3, [sp, #32]
 8007812:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007814:	b1f3      	cbz	r3, 8007854 <_dtoa_r+0x78c>
 8007816:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007818:	2b00      	cmp	r3, #0
 800781a:	f000 80b7 	beq.w	800798c <_dtoa_r+0x8c4>
 800781e:	b18c      	cbz	r4, 8007844 <_dtoa_r+0x77c>
 8007820:	4629      	mov	r1, r5
 8007822:	4622      	mov	r2, r4
 8007824:	4658      	mov	r0, fp
 8007826:	f000 fc11 	bl	800804c <__pow5mult>
 800782a:	464a      	mov	r2, r9
 800782c:	4601      	mov	r1, r0
 800782e:	4605      	mov	r5, r0
 8007830:	4658      	mov	r0, fp
 8007832:	f000 fb61 	bl	8007ef8 <__multiply>
 8007836:	4649      	mov	r1, r9
 8007838:	9004      	str	r0, [sp, #16]
 800783a:	4658      	mov	r0, fp
 800783c:	f000 fa92 	bl	8007d64 <_Bfree>
 8007840:	9b04      	ldr	r3, [sp, #16]
 8007842:	4699      	mov	r9, r3
 8007844:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007846:	1b1a      	subs	r2, r3, r4
 8007848:	d004      	beq.n	8007854 <_dtoa_r+0x78c>
 800784a:	4649      	mov	r1, r9
 800784c:	4658      	mov	r0, fp
 800784e:	f000 fbfd 	bl	800804c <__pow5mult>
 8007852:	4681      	mov	r9, r0
 8007854:	2101      	movs	r1, #1
 8007856:	4658      	mov	r0, fp
 8007858:	f000 fb38 	bl	8007ecc <__i2b>
 800785c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800785e:	4604      	mov	r4, r0
 8007860:	2b00      	cmp	r3, #0
 8007862:	f000 81cf 	beq.w	8007c04 <_dtoa_r+0xb3c>
 8007866:	461a      	mov	r2, r3
 8007868:	4601      	mov	r1, r0
 800786a:	4658      	mov	r0, fp
 800786c:	f000 fbee 	bl	800804c <__pow5mult>
 8007870:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007872:	2b01      	cmp	r3, #1
 8007874:	4604      	mov	r4, r0
 8007876:	f300 8095 	bgt.w	80079a4 <_dtoa_r+0x8dc>
 800787a:	9b02      	ldr	r3, [sp, #8]
 800787c:	2b00      	cmp	r3, #0
 800787e:	f040 8087 	bne.w	8007990 <_dtoa_r+0x8c8>
 8007882:	9b03      	ldr	r3, [sp, #12]
 8007884:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007888:	2b00      	cmp	r3, #0
 800788a:	f040 8089 	bne.w	80079a0 <_dtoa_r+0x8d8>
 800788e:	9b03      	ldr	r3, [sp, #12]
 8007890:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007894:	0d1b      	lsrs	r3, r3, #20
 8007896:	051b      	lsls	r3, r3, #20
 8007898:	b12b      	cbz	r3, 80078a6 <_dtoa_r+0x7de>
 800789a:	9b08      	ldr	r3, [sp, #32]
 800789c:	3301      	adds	r3, #1
 800789e:	9308      	str	r3, [sp, #32]
 80078a0:	f108 0801 	add.w	r8, r8, #1
 80078a4:	2301      	movs	r3, #1
 80078a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80078a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	f000 81b0 	beq.w	8007c10 <_dtoa_r+0xb48>
 80078b0:	6923      	ldr	r3, [r4, #16]
 80078b2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80078b6:	6918      	ldr	r0, [r3, #16]
 80078b8:	f000 fabc 	bl	8007e34 <__hi0bits>
 80078bc:	f1c0 0020 	rsb	r0, r0, #32
 80078c0:	9b08      	ldr	r3, [sp, #32]
 80078c2:	4418      	add	r0, r3
 80078c4:	f010 001f 	ands.w	r0, r0, #31
 80078c8:	d077      	beq.n	80079ba <_dtoa_r+0x8f2>
 80078ca:	f1c0 0320 	rsb	r3, r0, #32
 80078ce:	2b04      	cmp	r3, #4
 80078d0:	dd6b      	ble.n	80079aa <_dtoa_r+0x8e2>
 80078d2:	9b08      	ldr	r3, [sp, #32]
 80078d4:	f1c0 001c 	rsb	r0, r0, #28
 80078d8:	4403      	add	r3, r0
 80078da:	4480      	add	r8, r0
 80078dc:	4406      	add	r6, r0
 80078de:	9308      	str	r3, [sp, #32]
 80078e0:	f1b8 0f00 	cmp.w	r8, #0
 80078e4:	dd05      	ble.n	80078f2 <_dtoa_r+0x82a>
 80078e6:	4649      	mov	r1, r9
 80078e8:	4642      	mov	r2, r8
 80078ea:	4658      	mov	r0, fp
 80078ec:	f000 fc08 	bl	8008100 <__lshift>
 80078f0:	4681      	mov	r9, r0
 80078f2:	9b08      	ldr	r3, [sp, #32]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	dd05      	ble.n	8007904 <_dtoa_r+0x83c>
 80078f8:	4621      	mov	r1, r4
 80078fa:	461a      	mov	r2, r3
 80078fc:	4658      	mov	r0, fp
 80078fe:	f000 fbff 	bl	8008100 <__lshift>
 8007902:	4604      	mov	r4, r0
 8007904:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007906:	2b00      	cmp	r3, #0
 8007908:	d059      	beq.n	80079be <_dtoa_r+0x8f6>
 800790a:	4621      	mov	r1, r4
 800790c:	4648      	mov	r0, r9
 800790e:	f000 fc63 	bl	80081d8 <__mcmp>
 8007912:	2800      	cmp	r0, #0
 8007914:	da53      	bge.n	80079be <_dtoa_r+0x8f6>
 8007916:	1e7b      	subs	r3, r7, #1
 8007918:	9304      	str	r3, [sp, #16]
 800791a:	4649      	mov	r1, r9
 800791c:	2300      	movs	r3, #0
 800791e:	220a      	movs	r2, #10
 8007920:	4658      	mov	r0, fp
 8007922:	f000 fa41 	bl	8007da8 <__multadd>
 8007926:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007928:	4681      	mov	r9, r0
 800792a:	2b00      	cmp	r3, #0
 800792c:	f000 8172 	beq.w	8007c14 <_dtoa_r+0xb4c>
 8007930:	2300      	movs	r3, #0
 8007932:	4629      	mov	r1, r5
 8007934:	220a      	movs	r2, #10
 8007936:	4658      	mov	r0, fp
 8007938:	f000 fa36 	bl	8007da8 <__multadd>
 800793c:	9b00      	ldr	r3, [sp, #0]
 800793e:	2b00      	cmp	r3, #0
 8007940:	4605      	mov	r5, r0
 8007942:	dc67      	bgt.n	8007a14 <_dtoa_r+0x94c>
 8007944:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007946:	2b02      	cmp	r3, #2
 8007948:	dc41      	bgt.n	80079ce <_dtoa_r+0x906>
 800794a:	e063      	b.n	8007a14 <_dtoa_r+0x94c>
 800794c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800794e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007952:	e746      	b.n	80077e2 <_dtoa_r+0x71a>
 8007954:	9b07      	ldr	r3, [sp, #28]
 8007956:	1e5c      	subs	r4, r3, #1
 8007958:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800795a:	42a3      	cmp	r3, r4
 800795c:	bfbf      	itttt	lt
 800795e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007960:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007962:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007964:	1ae3      	sublt	r3, r4, r3
 8007966:	bfb4      	ite	lt
 8007968:	18d2      	addlt	r2, r2, r3
 800796a:	1b1c      	subge	r4, r3, r4
 800796c:	9b07      	ldr	r3, [sp, #28]
 800796e:	bfbc      	itt	lt
 8007970:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007972:	2400      	movlt	r4, #0
 8007974:	2b00      	cmp	r3, #0
 8007976:	bfb5      	itete	lt
 8007978:	eba8 0603 	sublt.w	r6, r8, r3
 800797c:	9b07      	ldrge	r3, [sp, #28]
 800797e:	2300      	movlt	r3, #0
 8007980:	4646      	movge	r6, r8
 8007982:	e730      	b.n	80077e6 <_dtoa_r+0x71e>
 8007984:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007986:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007988:	4646      	mov	r6, r8
 800798a:	e735      	b.n	80077f8 <_dtoa_r+0x730>
 800798c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800798e:	e75c      	b.n	800784a <_dtoa_r+0x782>
 8007990:	2300      	movs	r3, #0
 8007992:	e788      	b.n	80078a6 <_dtoa_r+0x7de>
 8007994:	3fe00000 	.word	0x3fe00000
 8007998:	40240000 	.word	0x40240000
 800799c:	40140000 	.word	0x40140000
 80079a0:	9b02      	ldr	r3, [sp, #8]
 80079a2:	e780      	b.n	80078a6 <_dtoa_r+0x7de>
 80079a4:	2300      	movs	r3, #0
 80079a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80079a8:	e782      	b.n	80078b0 <_dtoa_r+0x7e8>
 80079aa:	d099      	beq.n	80078e0 <_dtoa_r+0x818>
 80079ac:	9a08      	ldr	r2, [sp, #32]
 80079ae:	331c      	adds	r3, #28
 80079b0:	441a      	add	r2, r3
 80079b2:	4498      	add	r8, r3
 80079b4:	441e      	add	r6, r3
 80079b6:	9208      	str	r2, [sp, #32]
 80079b8:	e792      	b.n	80078e0 <_dtoa_r+0x818>
 80079ba:	4603      	mov	r3, r0
 80079bc:	e7f6      	b.n	80079ac <_dtoa_r+0x8e4>
 80079be:	9b07      	ldr	r3, [sp, #28]
 80079c0:	9704      	str	r7, [sp, #16]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	dc20      	bgt.n	8007a08 <_dtoa_r+0x940>
 80079c6:	9300      	str	r3, [sp, #0]
 80079c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079ca:	2b02      	cmp	r3, #2
 80079cc:	dd1e      	ble.n	8007a0c <_dtoa_r+0x944>
 80079ce:	9b00      	ldr	r3, [sp, #0]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	f47f aec0 	bne.w	8007756 <_dtoa_r+0x68e>
 80079d6:	4621      	mov	r1, r4
 80079d8:	2205      	movs	r2, #5
 80079da:	4658      	mov	r0, fp
 80079dc:	f000 f9e4 	bl	8007da8 <__multadd>
 80079e0:	4601      	mov	r1, r0
 80079e2:	4604      	mov	r4, r0
 80079e4:	4648      	mov	r0, r9
 80079e6:	f000 fbf7 	bl	80081d8 <__mcmp>
 80079ea:	2800      	cmp	r0, #0
 80079ec:	f77f aeb3 	ble.w	8007756 <_dtoa_r+0x68e>
 80079f0:	4656      	mov	r6, sl
 80079f2:	2331      	movs	r3, #49	@ 0x31
 80079f4:	f806 3b01 	strb.w	r3, [r6], #1
 80079f8:	9b04      	ldr	r3, [sp, #16]
 80079fa:	3301      	adds	r3, #1
 80079fc:	9304      	str	r3, [sp, #16]
 80079fe:	e6ae      	b.n	800775e <_dtoa_r+0x696>
 8007a00:	9c07      	ldr	r4, [sp, #28]
 8007a02:	9704      	str	r7, [sp, #16]
 8007a04:	4625      	mov	r5, r4
 8007a06:	e7f3      	b.n	80079f0 <_dtoa_r+0x928>
 8007a08:	9b07      	ldr	r3, [sp, #28]
 8007a0a:	9300      	str	r3, [sp, #0]
 8007a0c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	f000 8104 	beq.w	8007c1c <_dtoa_r+0xb54>
 8007a14:	2e00      	cmp	r6, #0
 8007a16:	dd05      	ble.n	8007a24 <_dtoa_r+0x95c>
 8007a18:	4629      	mov	r1, r5
 8007a1a:	4632      	mov	r2, r6
 8007a1c:	4658      	mov	r0, fp
 8007a1e:	f000 fb6f 	bl	8008100 <__lshift>
 8007a22:	4605      	mov	r5, r0
 8007a24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d05a      	beq.n	8007ae0 <_dtoa_r+0xa18>
 8007a2a:	6869      	ldr	r1, [r5, #4]
 8007a2c:	4658      	mov	r0, fp
 8007a2e:	f000 f959 	bl	8007ce4 <_Balloc>
 8007a32:	4606      	mov	r6, r0
 8007a34:	b928      	cbnz	r0, 8007a42 <_dtoa_r+0x97a>
 8007a36:	4b84      	ldr	r3, [pc, #528]	@ (8007c48 <_dtoa_r+0xb80>)
 8007a38:	4602      	mov	r2, r0
 8007a3a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007a3e:	f7ff bb5a 	b.w	80070f6 <_dtoa_r+0x2e>
 8007a42:	692a      	ldr	r2, [r5, #16]
 8007a44:	3202      	adds	r2, #2
 8007a46:	0092      	lsls	r2, r2, #2
 8007a48:	f105 010c 	add.w	r1, r5, #12
 8007a4c:	300c      	adds	r0, #12
 8007a4e:	f7ff faa2 	bl	8006f96 <memcpy>
 8007a52:	2201      	movs	r2, #1
 8007a54:	4631      	mov	r1, r6
 8007a56:	4658      	mov	r0, fp
 8007a58:	f000 fb52 	bl	8008100 <__lshift>
 8007a5c:	f10a 0301 	add.w	r3, sl, #1
 8007a60:	9307      	str	r3, [sp, #28]
 8007a62:	9b00      	ldr	r3, [sp, #0]
 8007a64:	4453      	add	r3, sl
 8007a66:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a68:	9b02      	ldr	r3, [sp, #8]
 8007a6a:	f003 0301 	and.w	r3, r3, #1
 8007a6e:	462f      	mov	r7, r5
 8007a70:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a72:	4605      	mov	r5, r0
 8007a74:	9b07      	ldr	r3, [sp, #28]
 8007a76:	4621      	mov	r1, r4
 8007a78:	3b01      	subs	r3, #1
 8007a7a:	4648      	mov	r0, r9
 8007a7c:	9300      	str	r3, [sp, #0]
 8007a7e:	f7ff fa98 	bl	8006fb2 <quorem>
 8007a82:	4639      	mov	r1, r7
 8007a84:	9002      	str	r0, [sp, #8]
 8007a86:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007a8a:	4648      	mov	r0, r9
 8007a8c:	f000 fba4 	bl	80081d8 <__mcmp>
 8007a90:	462a      	mov	r2, r5
 8007a92:	9008      	str	r0, [sp, #32]
 8007a94:	4621      	mov	r1, r4
 8007a96:	4658      	mov	r0, fp
 8007a98:	f000 fbba 	bl	8008210 <__mdiff>
 8007a9c:	68c2      	ldr	r2, [r0, #12]
 8007a9e:	4606      	mov	r6, r0
 8007aa0:	bb02      	cbnz	r2, 8007ae4 <_dtoa_r+0xa1c>
 8007aa2:	4601      	mov	r1, r0
 8007aa4:	4648      	mov	r0, r9
 8007aa6:	f000 fb97 	bl	80081d8 <__mcmp>
 8007aaa:	4602      	mov	r2, r0
 8007aac:	4631      	mov	r1, r6
 8007aae:	4658      	mov	r0, fp
 8007ab0:	920e      	str	r2, [sp, #56]	@ 0x38
 8007ab2:	f000 f957 	bl	8007d64 <_Bfree>
 8007ab6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ab8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007aba:	9e07      	ldr	r6, [sp, #28]
 8007abc:	ea43 0102 	orr.w	r1, r3, r2
 8007ac0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ac2:	4319      	orrs	r1, r3
 8007ac4:	d110      	bne.n	8007ae8 <_dtoa_r+0xa20>
 8007ac6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007aca:	d029      	beq.n	8007b20 <_dtoa_r+0xa58>
 8007acc:	9b08      	ldr	r3, [sp, #32]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	dd02      	ble.n	8007ad8 <_dtoa_r+0xa10>
 8007ad2:	9b02      	ldr	r3, [sp, #8]
 8007ad4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007ad8:	9b00      	ldr	r3, [sp, #0]
 8007ada:	f883 8000 	strb.w	r8, [r3]
 8007ade:	e63f      	b.n	8007760 <_dtoa_r+0x698>
 8007ae0:	4628      	mov	r0, r5
 8007ae2:	e7bb      	b.n	8007a5c <_dtoa_r+0x994>
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	e7e1      	b.n	8007aac <_dtoa_r+0x9e4>
 8007ae8:	9b08      	ldr	r3, [sp, #32]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	db04      	blt.n	8007af8 <_dtoa_r+0xa30>
 8007aee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007af0:	430b      	orrs	r3, r1
 8007af2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007af4:	430b      	orrs	r3, r1
 8007af6:	d120      	bne.n	8007b3a <_dtoa_r+0xa72>
 8007af8:	2a00      	cmp	r2, #0
 8007afa:	dded      	ble.n	8007ad8 <_dtoa_r+0xa10>
 8007afc:	4649      	mov	r1, r9
 8007afe:	2201      	movs	r2, #1
 8007b00:	4658      	mov	r0, fp
 8007b02:	f000 fafd 	bl	8008100 <__lshift>
 8007b06:	4621      	mov	r1, r4
 8007b08:	4681      	mov	r9, r0
 8007b0a:	f000 fb65 	bl	80081d8 <__mcmp>
 8007b0e:	2800      	cmp	r0, #0
 8007b10:	dc03      	bgt.n	8007b1a <_dtoa_r+0xa52>
 8007b12:	d1e1      	bne.n	8007ad8 <_dtoa_r+0xa10>
 8007b14:	f018 0f01 	tst.w	r8, #1
 8007b18:	d0de      	beq.n	8007ad8 <_dtoa_r+0xa10>
 8007b1a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007b1e:	d1d8      	bne.n	8007ad2 <_dtoa_r+0xa0a>
 8007b20:	9a00      	ldr	r2, [sp, #0]
 8007b22:	2339      	movs	r3, #57	@ 0x39
 8007b24:	7013      	strb	r3, [r2, #0]
 8007b26:	4633      	mov	r3, r6
 8007b28:	461e      	mov	r6, r3
 8007b2a:	3b01      	subs	r3, #1
 8007b2c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007b30:	2a39      	cmp	r2, #57	@ 0x39
 8007b32:	d052      	beq.n	8007bda <_dtoa_r+0xb12>
 8007b34:	3201      	adds	r2, #1
 8007b36:	701a      	strb	r2, [r3, #0]
 8007b38:	e612      	b.n	8007760 <_dtoa_r+0x698>
 8007b3a:	2a00      	cmp	r2, #0
 8007b3c:	dd07      	ble.n	8007b4e <_dtoa_r+0xa86>
 8007b3e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007b42:	d0ed      	beq.n	8007b20 <_dtoa_r+0xa58>
 8007b44:	9a00      	ldr	r2, [sp, #0]
 8007b46:	f108 0301 	add.w	r3, r8, #1
 8007b4a:	7013      	strb	r3, [r2, #0]
 8007b4c:	e608      	b.n	8007760 <_dtoa_r+0x698>
 8007b4e:	9b07      	ldr	r3, [sp, #28]
 8007b50:	9a07      	ldr	r2, [sp, #28]
 8007b52:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007b56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d028      	beq.n	8007bae <_dtoa_r+0xae6>
 8007b5c:	4649      	mov	r1, r9
 8007b5e:	2300      	movs	r3, #0
 8007b60:	220a      	movs	r2, #10
 8007b62:	4658      	mov	r0, fp
 8007b64:	f000 f920 	bl	8007da8 <__multadd>
 8007b68:	42af      	cmp	r7, r5
 8007b6a:	4681      	mov	r9, r0
 8007b6c:	f04f 0300 	mov.w	r3, #0
 8007b70:	f04f 020a 	mov.w	r2, #10
 8007b74:	4639      	mov	r1, r7
 8007b76:	4658      	mov	r0, fp
 8007b78:	d107      	bne.n	8007b8a <_dtoa_r+0xac2>
 8007b7a:	f000 f915 	bl	8007da8 <__multadd>
 8007b7e:	4607      	mov	r7, r0
 8007b80:	4605      	mov	r5, r0
 8007b82:	9b07      	ldr	r3, [sp, #28]
 8007b84:	3301      	adds	r3, #1
 8007b86:	9307      	str	r3, [sp, #28]
 8007b88:	e774      	b.n	8007a74 <_dtoa_r+0x9ac>
 8007b8a:	f000 f90d 	bl	8007da8 <__multadd>
 8007b8e:	4629      	mov	r1, r5
 8007b90:	4607      	mov	r7, r0
 8007b92:	2300      	movs	r3, #0
 8007b94:	220a      	movs	r2, #10
 8007b96:	4658      	mov	r0, fp
 8007b98:	f000 f906 	bl	8007da8 <__multadd>
 8007b9c:	4605      	mov	r5, r0
 8007b9e:	e7f0      	b.n	8007b82 <_dtoa_r+0xaba>
 8007ba0:	9b00      	ldr	r3, [sp, #0]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	bfcc      	ite	gt
 8007ba6:	461e      	movgt	r6, r3
 8007ba8:	2601      	movle	r6, #1
 8007baa:	4456      	add	r6, sl
 8007bac:	2700      	movs	r7, #0
 8007bae:	4649      	mov	r1, r9
 8007bb0:	2201      	movs	r2, #1
 8007bb2:	4658      	mov	r0, fp
 8007bb4:	f000 faa4 	bl	8008100 <__lshift>
 8007bb8:	4621      	mov	r1, r4
 8007bba:	4681      	mov	r9, r0
 8007bbc:	f000 fb0c 	bl	80081d8 <__mcmp>
 8007bc0:	2800      	cmp	r0, #0
 8007bc2:	dcb0      	bgt.n	8007b26 <_dtoa_r+0xa5e>
 8007bc4:	d102      	bne.n	8007bcc <_dtoa_r+0xb04>
 8007bc6:	f018 0f01 	tst.w	r8, #1
 8007bca:	d1ac      	bne.n	8007b26 <_dtoa_r+0xa5e>
 8007bcc:	4633      	mov	r3, r6
 8007bce:	461e      	mov	r6, r3
 8007bd0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007bd4:	2a30      	cmp	r2, #48	@ 0x30
 8007bd6:	d0fa      	beq.n	8007bce <_dtoa_r+0xb06>
 8007bd8:	e5c2      	b.n	8007760 <_dtoa_r+0x698>
 8007bda:	459a      	cmp	sl, r3
 8007bdc:	d1a4      	bne.n	8007b28 <_dtoa_r+0xa60>
 8007bde:	9b04      	ldr	r3, [sp, #16]
 8007be0:	3301      	adds	r3, #1
 8007be2:	9304      	str	r3, [sp, #16]
 8007be4:	2331      	movs	r3, #49	@ 0x31
 8007be6:	f88a 3000 	strb.w	r3, [sl]
 8007bea:	e5b9      	b.n	8007760 <_dtoa_r+0x698>
 8007bec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007bee:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007c4c <_dtoa_r+0xb84>
 8007bf2:	b11b      	cbz	r3, 8007bfc <_dtoa_r+0xb34>
 8007bf4:	f10a 0308 	add.w	r3, sl, #8
 8007bf8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007bfa:	6013      	str	r3, [r2, #0]
 8007bfc:	4650      	mov	r0, sl
 8007bfe:	b019      	add	sp, #100	@ 0x64
 8007c00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c06:	2b01      	cmp	r3, #1
 8007c08:	f77f ae37 	ble.w	800787a <_dtoa_r+0x7b2>
 8007c0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c10:	2001      	movs	r0, #1
 8007c12:	e655      	b.n	80078c0 <_dtoa_r+0x7f8>
 8007c14:	9b00      	ldr	r3, [sp, #0]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	f77f aed6 	ble.w	80079c8 <_dtoa_r+0x900>
 8007c1c:	4656      	mov	r6, sl
 8007c1e:	4621      	mov	r1, r4
 8007c20:	4648      	mov	r0, r9
 8007c22:	f7ff f9c6 	bl	8006fb2 <quorem>
 8007c26:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007c2a:	f806 8b01 	strb.w	r8, [r6], #1
 8007c2e:	9b00      	ldr	r3, [sp, #0]
 8007c30:	eba6 020a 	sub.w	r2, r6, sl
 8007c34:	4293      	cmp	r3, r2
 8007c36:	ddb3      	ble.n	8007ba0 <_dtoa_r+0xad8>
 8007c38:	4649      	mov	r1, r9
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	220a      	movs	r2, #10
 8007c3e:	4658      	mov	r0, fp
 8007c40:	f000 f8b2 	bl	8007da8 <__multadd>
 8007c44:	4681      	mov	r9, r0
 8007c46:	e7ea      	b.n	8007c1e <_dtoa_r+0xb56>
 8007c48:	0800913d 	.word	0x0800913d
 8007c4c:	080090c1 	.word	0x080090c1

08007c50 <_free_r>:
 8007c50:	b538      	push	{r3, r4, r5, lr}
 8007c52:	4605      	mov	r5, r0
 8007c54:	2900      	cmp	r1, #0
 8007c56:	d041      	beq.n	8007cdc <_free_r+0x8c>
 8007c58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c5c:	1f0c      	subs	r4, r1, #4
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	bfb8      	it	lt
 8007c62:	18e4      	addlt	r4, r4, r3
 8007c64:	f7fe fae6 	bl	8006234 <__malloc_lock>
 8007c68:	4a1d      	ldr	r2, [pc, #116]	@ (8007ce0 <_free_r+0x90>)
 8007c6a:	6813      	ldr	r3, [r2, #0]
 8007c6c:	b933      	cbnz	r3, 8007c7c <_free_r+0x2c>
 8007c6e:	6063      	str	r3, [r4, #4]
 8007c70:	6014      	str	r4, [r2, #0]
 8007c72:	4628      	mov	r0, r5
 8007c74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c78:	f7fe bae2 	b.w	8006240 <__malloc_unlock>
 8007c7c:	42a3      	cmp	r3, r4
 8007c7e:	d908      	bls.n	8007c92 <_free_r+0x42>
 8007c80:	6820      	ldr	r0, [r4, #0]
 8007c82:	1821      	adds	r1, r4, r0
 8007c84:	428b      	cmp	r3, r1
 8007c86:	bf01      	itttt	eq
 8007c88:	6819      	ldreq	r1, [r3, #0]
 8007c8a:	685b      	ldreq	r3, [r3, #4]
 8007c8c:	1809      	addeq	r1, r1, r0
 8007c8e:	6021      	streq	r1, [r4, #0]
 8007c90:	e7ed      	b.n	8007c6e <_free_r+0x1e>
 8007c92:	461a      	mov	r2, r3
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	b10b      	cbz	r3, 8007c9c <_free_r+0x4c>
 8007c98:	42a3      	cmp	r3, r4
 8007c9a:	d9fa      	bls.n	8007c92 <_free_r+0x42>
 8007c9c:	6811      	ldr	r1, [r2, #0]
 8007c9e:	1850      	adds	r0, r2, r1
 8007ca0:	42a0      	cmp	r0, r4
 8007ca2:	d10b      	bne.n	8007cbc <_free_r+0x6c>
 8007ca4:	6820      	ldr	r0, [r4, #0]
 8007ca6:	4401      	add	r1, r0
 8007ca8:	1850      	adds	r0, r2, r1
 8007caa:	4283      	cmp	r3, r0
 8007cac:	6011      	str	r1, [r2, #0]
 8007cae:	d1e0      	bne.n	8007c72 <_free_r+0x22>
 8007cb0:	6818      	ldr	r0, [r3, #0]
 8007cb2:	685b      	ldr	r3, [r3, #4]
 8007cb4:	6053      	str	r3, [r2, #4]
 8007cb6:	4408      	add	r0, r1
 8007cb8:	6010      	str	r0, [r2, #0]
 8007cba:	e7da      	b.n	8007c72 <_free_r+0x22>
 8007cbc:	d902      	bls.n	8007cc4 <_free_r+0x74>
 8007cbe:	230c      	movs	r3, #12
 8007cc0:	602b      	str	r3, [r5, #0]
 8007cc2:	e7d6      	b.n	8007c72 <_free_r+0x22>
 8007cc4:	6820      	ldr	r0, [r4, #0]
 8007cc6:	1821      	adds	r1, r4, r0
 8007cc8:	428b      	cmp	r3, r1
 8007cca:	bf04      	itt	eq
 8007ccc:	6819      	ldreq	r1, [r3, #0]
 8007cce:	685b      	ldreq	r3, [r3, #4]
 8007cd0:	6063      	str	r3, [r4, #4]
 8007cd2:	bf04      	itt	eq
 8007cd4:	1809      	addeq	r1, r1, r0
 8007cd6:	6021      	streq	r1, [r4, #0]
 8007cd8:	6054      	str	r4, [r2, #4]
 8007cda:	e7ca      	b.n	8007c72 <_free_r+0x22>
 8007cdc:	bd38      	pop	{r3, r4, r5, pc}
 8007cde:	bf00      	nop
 8007ce0:	20000a2c 	.word	0x20000a2c

08007ce4 <_Balloc>:
 8007ce4:	b570      	push	{r4, r5, r6, lr}
 8007ce6:	69c6      	ldr	r6, [r0, #28]
 8007ce8:	4604      	mov	r4, r0
 8007cea:	460d      	mov	r5, r1
 8007cec:	b976      	cbnz	r6, 8007d0c <_Balloc+0x28>
 8007cee:	2010      	movs	r0, #16
 8007cf0:	f7fe f9ee 	bl	80060d0 <malloc>
 8007cf4:	4602      	mov	r2, r0
 8007cf6:	61e0      	str	r0, [r4, #28]
 8007cf8:	b920      	cbnz	r0, 8007d04 <_Balloc+0x20>
 8007cfa:	4b18      	ldr	r3, [pc, #96]	@ (8007d5c <_Balloc+0x78>)
 8007cfc:	4818      	ldr	r0, [pc, #96]	@ (8007d60 <_Balloc+0x7c>)
 8007cfe:	216b      	movs	r1, #107	@ 0x6b
 8007d00:	f000 fd90 	bl	8008824 <__assert_func>
 8007d04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d08:	6006      	str	r6, [r0, #0]
 8007d0a:	60c6      	str	r6, [r0, #12]
 8007d0c:	69e6      	ldr	r6, [r4, #28]
 8007d0e:	68f3      	ldr	r3, [r6, #12]
 8007d10:	b183      	cbz	r3, 8007d34 <_Balloc+0x50>
 8007d12:	69e3      	ldr	r3, [r4, #28]
 8007d14:	68db      	ldr	r3, [r3, #12]
 8007d16:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007d1a:	b9b8      	cbnz	r0, 8007d4c <_Balloc+0x68>
 8007d1c:	2101      	movs	r1, #1
 8007d1e:	fa01 f605 	lsl.w	r6, r1, r5
 8007d22:	1d72      	adds	r2, r6, #5
 8007d24:	0092      	lsls	r2, r2, #2
 8007d26:	4620      	mov	r0, r4
 8007d28:	f000 fd9a 	bl	8008860 <_calloc_r>
 8007d2c:	b160      	cbz	r0, 8007d48 <_Balloc+0x64>
 8007d2e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007d32:	e00e      	b.n	8007d52 <_Balloc+0x6e>
 8007d34:	2221      	movs	r2, #33	@ 0x21
 8007d36:	2104      	movs	r1, #4
 8007d38:	4620      	mov	r0, r4
 8007d3a:	f000 fd91 	bl	8008860 <_calloc_r>
 8007d3e:	69e3      	ldr	r3, [r4, #28]
 8007d40:	60f0      	str	r0, [r6, #12]
 8007d42:	68db      	ldr	r3, [r3, #12]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d1e4      	bne.n	8007d12 <_Balloc+0x2e>
 8007d48:	2000      	movs	r0, #0
 8007d4a:	bd70      	pop	{r4, r5, r6, pc}
 8007d4c:	6802      	ldr	r2, [r0, #0]
 8007d4e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007d52:	2300      	movs	r3, #0
 8007d54:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007d58:	e7f7      	b.n	8007d4a <_Balloc+0x66>
 8007d5a:	bf00      	nop
 8007d5c:	080090ce 	.word	0x080090ce
 8007d60:	0800914e 	.word	0x0800914e

08007d64 <_Bfree>:
 8007d64:	b570      	push	{r4, r5, r6, lr}
 8007d66:	69c6      	ldr	r6, [r0, #28]
 8007d68:	4605      	mov	r5, r0
 8007d6a:	460c      	mov	r4, r1
 8007d6c:	b976      	cbnz	r6, 8007d8c <_Bfree+0x28>
 8007d6e:	2010      	movs	r0, #16
 8007d70:	f7fe f9ae 	bl	80060d0 <malloc>
 8007d74:	4602      	mov	r2, r0
 8007d76:	61e8      	str	r0, [r5, #28]
 8007d78:	b920      	cbnz	r0, 8007d84 <_Bfree+0x20>
 8007d7a:	4b09      	ldr	r3, [pc, #36]	@ (8007da0 <_Bfree+0x3c>)
 8007d7c:	4809      	ldr	r0, [pc, #36]	@ (8007da4 <_Bfree+0x40>)
 8007d7e:	218f      	movs	r1, #143	@ 0x8f
 8007d80:	f000 fd50 	bl	8008824 <__assert_func>
 8007d84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d88:	6006      	str	r6, [r0, #0]
 8007d8a:	60c6      	str	r6, [r0, #12]
 8007d8c:	b13c      	cbz	r4, 8007d9e <_Bfree+0x3a>
 8007d8e:	69eb      	ldr	r3, [r5, #28]
 8007d90:	6862      	ldr	r2, [r4, #4]
 8007d92:	68db      	ldr	r3, [r3, #12]
 8007d94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d98:	6021      	str	r1, [r4, #0]
 8007d9a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007d9e:	bd70      	pop	{r4, r5, r6, pc}
 8007da0:	080090ce 	.word	0x080090ce
 8007da4:	0800914e 	.word	0x0800914e

08007da8 <__multadd>:
 8007da8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dac:	690d      	ldr	r5, [r1, #16]
 8007dae:	4607      	mov	r7, r0
 8007db0:	460c      	mov	r4, r1
 8007db2:	461e      	mov	r6, r3
 8007db4:	f101 0c14 	add.w	ip, r1, #20
 8007db8:	2000      	movs	r0, #0
 8007dba:	f8dc 3000 	ldr.w	r3, [ip]
 8007dbe:	b299      	uxth	r1, r3
 8007dc0:	fb02 6101 	mla	r1, r2, r1, r6
 8007dc4:	0c1e      	lsrs	r6, r3, #16
 8007dc6:	0c0b      	lsrs	r3, r1, #16
 8007dc8:	fb02 3306 	mla	r3, r2, r6, r3
 8007dcc:	b289      	uxth	r1, r1
 8007dce:	3001      	adds	r0, #1
 8007dd0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007dd4:	4285      	cmp	r5, r0
 8007dd6:	f84c 1b04 	str.w	r1, [ip], #4
 8007dda:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007dde:	dcec      	bgt.n	8007dba <__multadd+0x12>
 8007de0:	b30e      	cbz	r6, 8007e26 <__multadd+0x7e>
 8007de2:	68a3      	ldr	r3, [r4, #8]
 8007de4:	42ab      	cmp	r3, r5
 8007de6:	dc19      	bgt.n	8007e1c <__multadd+0x74>
 8007de8:	6861      	ldr	r1, [r4, #4]
 8007dea:	4638      	mov	r0, r7
 8007dec:	3101      	adds	r1, #1
 8007dee:	f7ff ff79 	bl	8007ce4 <_Balloc>
 8007df2:	4680      	mov	r8, r0
 8007df4:	b928      	cbnz	r0, 8007e02 <__multadd+0x5a>
 8007df6:	4602      	mov	r2, r0
 8007df8:	4b0c      	ldr	r3, [pc, #48]	@ (8007e2c <__multadd+0x84>)
 8007dfa:	480d      	ldr	r0, [pc, #52]	@ (8007e30 <__multadd+0x88>)
 8007dfc:	21ba      	movs	r1, #186	@ 0xba
 8007dfe:	f000 fd11 	bl	8008824 <__assert_func>
 8007e02:	6922      	ldr	r2, [r4, #16]
 8007e04:	3202      	adds	r2, #2
 8007e06:	f104 010c 	add.w	r1, r4, #12
 8007e0a:	0092      	lsls	r2, r2, #2
 8007e0c:	300c      	adds	r0, #12
 8007e0e:	f7ff f8c2 	bl	8006f96 <memcpy>
 8007e12:	4621      	mov	r1, r4
 8007e14:	4638      	mov	r0, r7
 8007e16:	f7ff ffa5 	bl	8007d64 <_Bfree>
 8007e1a:	4644      	mov	r4, r8
 8007e1c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007e20:	3501      	adds	r5, #1
 8007e22:	615e      	str	r6, [r3, #20]
 8007e24:	6125      	str	r5, [r4, #16]
 8007e26:	4620      	mov	r0, r4
 8007e28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e2c:	0800913d 	.word	0x0800913d
 8007e30:	0800914e 	.word	0x0800914e

08007e34 <__hi0bits>:
 8007e34:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007e38:	4603      	mov	r3, r0
 8007e3a:	bf36      	itet	cc
 8007e3c:	0403      	lslcc	r3, r0, #16
 8007e3e:	2000      	movcs	r0, #0
 8007e40:	2010      	movcc	r0, #16
 8007e42:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e46:	bf3c      	itt	cc
 8007e48:	021b      	lslcc	r3, r3, #8
 8007e4a:	3008      	addcc	r0, #8
 8007e4c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e50:	bf3c      	itt	cc
 8007e52:	011b      	lslcc	r3, r3, #4
 8007e54:	3004      	addcc	r0, #4
 8007e56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e5a:	bf3c      	itt	cc
 8007e5c:	009b      	lslcc	r3, r3, #2
 8007e5e:	3002      	addcc	r0, #2
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	db05      	blt.n	8007e70 <__hi0bits+0x3c>
 8007e64:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007e68:	f100 0001 	add.w	r0, r0, #1
 8007e6c:	bf08      	it	eq
 8007e6e:	2020      	moveq	r0, #32
 8007e70:	4770      	bx	lr

08007e72 <__lo0bits>:
 8007e72:	6803      	ldr	r3, [r0, #0]
 8007e74:	4602      	mov	r2, r0
 8007e76:	f013 0007 	ands.w	r0, r3, #7
 8007e7a:	d00b      	beq.n	8007e94 <__lo0bits+0x22>
 8007e7c:	07d9      	lsls	r1, r3, #31
 8007e7e:	d421      	bmi.n	8007ec4 <__lo0bits+0x52>
 8007e80:	0798      	lsls	r0, r3, #30
 8007e82:	bf49      	itett	mi
 8007e84:	085b      	lsrmi	r3, r3, #1
 8007e86:	089b      	lsrpl	r3, r3, #2
 8007e88:	2001      	movmi	r0, #1
 8007e8a:	6013      	strmi	r3, [r2, #0]
 8007e8c:	bf5c      	itt	pl
 8007e8e:	6013      	strpl	r3, [r2, #0]
 8007e90:	2002      	movpl	r0, #2
 8007e92:	4770      	bx	lr
 8007e94:	b299      	uxth	r1, r3
 8007e96:	b909      	cbnz	r1, 8007e9c <__lo0bits+0x2a>
 8007e98:	0c1b      	lsrs	r3, r3, #16
 8007e9a:	2010      	movs	r0, #16
 8007e9c:	b2d9      	uxtb	r1, r3
 8007e9e:	b909      	cbnz	r1, 8007ea4 <__lo0bits+0x32>
 8007ea0:	3008      	adds	r0, #8
 8007ea2:	0a1b      	lsrs	r3, r3, #8
 8007ea4:	0719      	lsls	r1, r3, #28
 8007ea6:	bf04      	itt	eq
 8007ea8:	091b      	lsreq	r3, r3, #4
 8007eaa:	3004      	addeq	r0, #4
 8007eac:	0799      	lsls	r1, r3, #30
 8007eae:	bf04      	itt	eq
 8007eb0:	089b      	lsreq	r3, r3, #2
 8007eb2:	3002      	addeq	r0, #2
 8007eb4:	07d9      	lsls	r1, r3, #31
 8007eb6:	d403      	bmi.n	8007ec0 <__lo0bits+0x4e>
 8007eb8:	085b      	lsrs	r3, r3, #1
 8007eba:	f100 0001 	add.w	r0, r0, #1
 8007ebe:	d003      	beq.n	8007ec8 <__lo0bits+0x56>
 8007ec0:	6013      	str	r3, [r2, #0]
 8007ec2:	4770      	bx	lr
 8007ec4:	2000      	movs	r0, #0
 8007ec6:	4770      	bx	lr
 8007ec8:	2020      	movs	r0, #32
 8007eca:	4770      	bx	lr

08007ecc <__i2b>:
 8007ecc:	b510      	push	{r4, lr}
 8007ece:	460c      	mov	r4, r1
 8007ed0:	2101      	movs	r1, #1
 8007ed2:	f7ff ff07 	bl	8007ce4 <_Balloc>
 8007ed6:	4602      	mov	r2, r0
 8007ed8:	b928      	cbnz	r0, 8007ee6 <__i2b+0x1a>
 8007eda:	4b05      	ldr	r3, [pc, #20]	@ (8007ef0 <__i2b+0x24>)
 8007edc:	4805      	ldr	r0, [pc, #20]	@ (8007ef4 <__i2b+0x28>)
 8007ede:	f240 1145 	movw	r1, #325	@ 0x145
 8007ee2:	f000 fc9f 	bl	8008824 <__assert_func>
 8007ee6:	2301      	movs	r3, #1
 8007ee8:	6144      	str	r4, [r0, #20]
 8007eea:	6103      	str	r3, [r0, #16]
 8007eec:	bd10      	pop	{r4, pc}
 8007eee:	bf00      	nop
 8007ef0:	0800913d 	.word	0x0800913d
 8007ef4:	0800914e 	.word	0x0800914e

08007ef8 <__multiply>:
 8007ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007efc:	4614      	mov	r4, r2
 8007efe:	690a      	ldr	r2, [r1, #16]
 8007f00:	6923      	ldr	r3, [r4, #16]
 8007f02:	429a      	cmp	r2, r3
 8007f04:	bfa8      	it	ge
 8007f06:	4623      	movge	r3, r4
 8007f08:	460f      	mov	r7, r1
 8007f0a:	bfa4      	itt	ge
 8007f0c:	460c      	movge	r4, r1
 8007f0e:	461f      	movge	r7, r3
 8007f10:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007f14:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007f18:	68a3      	ldr	r3, [r4, #8]
 8007f1a:	6861      	ldr	r1, [r4, #4]
 8007f1c:	eb0a 0609 	add.w	r6, sl, r9
 8007f20:	42b3      	cmp	r3, r6
 8007f22:	b085      	sub	sp, #20
 8007f24:	bfb8      	it	lt
 8007f26:	3101      	addlt	r1, #1
 8007f28:	f7ff fedc 	bl	8007ce4 <_Balloc>
 8007f2c:	b930      	cbnz	r0, 8007f3c <__multiply+0x44>
 8007f2e:	4602      	mov	r2, r0
 8007f30:	4b44      	ldr	r3, [pc, #272]	@ (8008044 <__multiply+0x14c>)
 8007f32:	4845      	ldr	r0, [pc, #276]	@ (8008048 <__multiply+0x150>)
 8007f34:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007f38:	f000 fc74 	bl	8008824 <__assert_func>
 8007f3c:	f100 0514 	add.w	r5, r0, #20
 8007f40:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007f44:	462b      	mov	r3, r5
 8007f46:	2200      	movs	r2, #0
 8007f48:	4543      	cmp	r3, r8
 8007f4a:	d321      	bcc.n	8007f90 <__multiply+0x98>
 8007f4c:	f107 0114 	add.w	r1, r7, #20
 8007f50:	f104 0214 	add.w	r2, r4, #20
 8007f54:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007f58:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007f5c:	9302      	str	r3, [sp, #8]
 8007f5e:	1b13      	subs	r3, r2, r4
 8007f60:	3b15      	subs	r3, #21
 8007f62:	f023 0303 	bic.w	r3, r3, #3
 8007f66:	3304      	adds	r3, #4
 8007f68:	f104 0715 	add.w	r7, r4, #21
 8007f6c:	42ba      	cmp	r2, r7
 8007f6e:	bf38      	it	cc
 8007f70:	2304      	movcc	r3, #4
 8007f72:	9301      	str	r3, [sp, #4]
 8007f74:	9b02      	ldr	r3, [sp, #8]
 8007f76:	9103      	str	r1, [sp, #12]
 8007f78:	428b      	cmp	r3, r1
 8007f7a:	d80c      	bhi.n	8007f96 <__multiply+0x9e>
 8007f7c:	2e00      	cmp	r6, #0
 8007f7e:	dd03      	ble.n	8007f88 <__multiply+0x90>
 8007f80:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d05b      	beq.n	8008040 <__multiply+0x148>
 8007f88:	6106      	str	r6, [r0, #16]
 8007f8a:	b005      	add	sp, #20
 8007f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f90:	f843 2b04 	str.w	r2, [r3], #4
 8007f94:	e7d8      	b.n	8007f48 <__multiply+0x50>
 8007f96:	f8b1 a000 	ldrh.w	sl, [r1]
 8007f9a:	f1ba 0f00 	cmp.w	sl, #0
 8007f9e:	d024      	beq.n	8007fea <__multiply+0xf2>
 8007fa0:	f104 0e14 	add.w	lr, r4, #20
 8007fa4:	46a9      	mov	r9, r5
 8007fa6:	f04f 0c00 	mov.w	ip, #0
 8007faa:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007fae:	f8d9 3000 	ldr.w	r3, [r9]
 8007fb2:	fa1f fb87 	uxth.w	fp, r7
 8007fb6:	b29b      	uxth	r3, r3
 8007fb8:	fb0a 330b 	mla	r3, sl, fp, r3
 8007fbc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007fc0:	f8d9 7000 	ldr.w	r7, [r9]
 8007fc4:	4463      	add	r3, ip
 8007fc6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007fca:	fb0a c70b 	mla	r7, sl, fp, ip
 8007fce:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007fd2:	b29b      	uxth	r3, r3
 8007fd4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007fd8:	4572      	cmp	r2, lr
 8007fda:	f849 3b04 	str.w	r3, [r9], #4
 8007fde:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007fe2:	d8e2      	bhi.n	8007faa <__multiply+0xb2>
 8007fe4:	9b01      	ldr	r3, [sp, #4]
 8007fe6:	f845 c003 	str.w	ip, [r5, r3]
 8007fea:	9b03      	ldr	r3, [sp, #12]
 8007fec:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007ff0:	3104      	adds	r1, #4
 8007ff2:	f1b9 0f00 	cmp.w	r9, #0
 8007ff6:	d021      	beq.n	800803c <__multiply+0x144>
 8007ff8:	682b      	ldr	r3, [r5, #0]
 8007ffa:	f104 0c14 	add.w	ip, r4, #20
 8007ffe:	46ae      	mov	lr, r5
 8008000:	f04f 0a00 	mov.w	sl, #0
 8008004:	f8bc b000 	ldrh.w	fp, [ip]
 8008008:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800800c:	fb09 770b 	mla	r7, r9, fp, r7
 8008010:	4457      	add	r7, sl
 8008012:	b29b      	uxth	r3, r3
 8008014:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008018:	f84e 3b04 	str.w	r3, [lr], #4
 800801c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008020:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008024:	f8be 3000 	ldrh.w	r3, [lr]
 8008028:	fb09 330a 	mla	r3, r9, sl, r3
 800802c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008030:	4562      	cmp	r2, ip
 8008032:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008036:	d8e5      	bhi.n	8008004 <__multiply+0x10c>
 8008038:	9f01      	ldr	r7, [sp, #4]
 800803a:	51eb      	str	r3, [r5, r7]
 800803c:	3504      	adds	r5, #4
 800803e:	e799      	b.n	8007f74 <__multiply+0x7c>
 8008040:	3e01      	subs	r6, #1
 8008042:	e79b      	b.n	8007f7c <__multiply+0x84>
 8008044:	0800913d 	.word	0x0800913d
 8008048:	0800914e 	.word	0x0800914e

0800804c <__pow5mult>:
 800804c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008050:	4615      	mov	r5, r2
 8008052:	f012 0203 	ands.w	r2, r2, #3
 8008056:	4607      	mov	r7, r0
 8008058:	460e      	mov	r6, r1
 800805a:	d007      	beq.n	800806c <__pow5mult+0x20>
 800805c:	4c25      	ldr	r4, [pc, #148]	@ (80080f4 <__pow5mult+0xa8>)
 800805e:	3a01      	subs	r2, #1
 8008060:	2300      	movs	r3, #0
 8008062:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008066:	f7ff fe9f 	bl	8007da8 <__multadd>
 800806a:	4606      	mov	r6, r0
 800806c:	10ad      	asrs	r5, r5, #2
 800806e:	d03d      	beq.n	80080ec <__pow5mult+0xa0>
 8008070:	69fc      	ldr	r4, [r7, #28]
 8008072:	b97c      	cbnz	r4, 8008094 <__pow5mult+0x48>
 8008074:	2010      	movs	r0, #16
 8008076:	f7fe f82b 	bl	80060d0 <malloc>
 800807a:	4602      	mov	r2, r0
 800807c:	61f8      	str	r0, [r7, #28]
 800807e:	b928      	cbnz	r0, 800808c <__pow5mult+0x40>
 8008080:	4b1d      	ldr	r3, [pc, #116]	@ (80080f8 <__pow5mult+0xac>)
 8008082:	481e      	ldr	r0, [pc, #120]	@ (80080fc <__pow5mult+0xb0>)
 8008084:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008088:	f000 fbcc 	bl	8008824 <__assert_func>
 800808c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008090:	6004      	str	r4, [r0, #0]
 8008092:	60c4      	str	r4, [r0, #12]
 8008094:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008098:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800809c:	b94c      	cbnz	r4, 80080b2 <__pow5mult+0x66>
 800809e:	f240 2171 	movw	r1, #625	@ 0x271
 80080a2:	4638      	mov	r0, r7
 80080a4:	f7ff ff12 	bl	8007ecc <__i2b>
 80080a8:	2300      	movs	r3, #0
 80080aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80080ae:	4604      	mov	r4, r0
 80080b0:	6003      	str	r3, [r0, #0]
 80080b2:	f04f 0900 	mov.w	r9, #0
 80080b6:	07eb      	lsls	r3, r5, #31
 80080b8:	d50a      	bpl.n	80080d0 <__pow5mult+0x84>
 80080ba:	4631      	mov	r1, r6
 80080bc:	4622      	mov	r2, r4
 80080be:	4638      	mov	r0, r7
 80080c0:	f7ff ff1a 	bl	8007ef8 <__multiply>
 80080c4:	4631      	mov	r1, r6
 80080c6:	4680      	mov	r8, r0
 80080c8:	4638      	mov	r0, r7
 80080ca:	f7ff fe4b 	bl	8007d64 <_Bfree>
 80080ce:	4646      	mov	r6, r8
 80080d0:	106d      	asrs	r5, r5, #1
 80080d2:	d00b      	beq.n	80080ec <__pow5mult+0xa0>
 80080d4:	6820      	ldr	r0, [r4, #0]
 80080d6:	b938      	cbnz	r0, 80080e8 <__pow5mult+0x9c>
 80080d8:	4622      	mov	r2, r4
 80080da:	4621      	mov	r1, r4
 80080dc:	4638      	mov	r0, r7
 80080de:	f7ff ff0b 	bl	8007ef8 <__multiply>
 80080e2:	6020      	str	r0, [r4, #0]
 80080e4:	f8c0 9000 	str.w	r9, [r0]
 80080e8:	4604      	mov	r4, r0
 80080ea:	e7e4      	b.n	80080b6 <__pow5mult+0x6a>
 80080ec:	4630      	mov	r0, r6
 80080ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080f2:	bf00      	nop
 80080f4:	080091a8 	.word	0x080091a8
 80080f8:	080090ce 	.word	0x080090ce
 80080fc:	0800914e 	.word	0x0800914e

08008100 <__lshift>:
 8008100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008104:	460c      	mov	r4, r1
 8008106:	6849      	ldr	r1, [r1, #4]
 8008108:	6923      	ldr	r3, [r4, #16]
 800810a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800810e:	68a3      	ldr	r3, [r4, #8]
 8008110:	4607      	mov	r7, r0
 8008112:	4691      	mov	r9, r2
 8008114:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008118:	f108 0601 	add.w	r6, r8, #1
 800811c:	42b3      	cmp	r3, r6
 800811e:	db0b      	blt.n	8008138 <__lshift+0x38>
 8008120:	4638      	mov	r0, r7
 8008122:	f7ff fddf 	bl	8007ce4 <_Balloc>
 8008126:	4605      	mov	r5, r0
 8008128:	b948      	cbnz	r0, 800813e <__lshift+0x3e>
 800812a:	4602      	mov	r2, r0
 800812c:	4b28      	ldr	r3, [pc, #160]	@ (80081d0 <__lshift+0xd0>)
 800812e:	4829      	ldr	r0, [pc, #164]	@ (80081d4 <__lshift+0xd4>)
 8008130:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008134:	f000 fb76 	bl	8008824 <__assert_func>
 8008138:	3101      	adds	r1, #1
 800813a:	005b      	lsls	r3, r3, #1
 800813c:	e7ee      	b.n	800811c <__lshift+0x1c>
 800813e:	2300      	movs	r3, #0
 8008140:	f100 0114 	add.w	r1, r0, #20
 8008144:	f100 0210 	add.w	r2, r0, #16
 8008148:	4618      	mov	r0, r3
 800814a:	4553      	cmp	r3, sl
 800814c:	db33      	blt.n	80081b6 <__lshift+0xb6>
 800814e:	6920      	ldr	r0, [r4, #16]
 8008150:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008154:	f104 0314 	add.w	r3, r4, #20
 8008158:	f019 091f 	ands.w	r9, r9, #31
 800815c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008160:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008164:	d02b      	beq.n	80081be <__lshift+0xbe>
 8008166:	f1c9 0e20 	rsb	lr, r9, #32
 800816a:	468a      	mov	sl, r1
 800816c:	2200      	movs	r2, #0
 800816e:	6818      	ldr	r0, [r3, #0]
 8008170:	fa00 f009 	lsl.w	r0, r0, r9
 8008174:	4310      	orrs	r0, r2
 8008176:	f84a 0b04 	str.w	r0, [sl], #4
 800817a:	f853 2b04 	ldr.w	r2, [r3], #4
 800817e:	459c      	cmp	ip, r3
 8008180:	fa22 f20e 	lsr.w	r2, r2, lr
 8008184:	d8f3      	bhi.n	800816e <__lshift+0x6e>
 8008186:	ebac 0304 	sub.w	r3, ip, r4
 800818a:	3b15      	subs	r3, #21
 800818c:	f023 0303 	bic.w	r3, r3, #3
 8008190:	3304      	adds	r3, #4
 8008192:	f104 0015 	add.w	r0, r4, #21
 8008196:	4584      	cmp	ip, r0
 8008198:	bf38      	it	cc
 800819a:	2304      	movcc	r3, #4
 800819c:	50ca      	str	r2, [r1, r3]
 800819e:	b10a      	cbz	r2, 80081a4 <__lshift+0xa4>
 80081a0:	f108 0602 	add.w	r6, r8, #2
 80081a4:	3e01      	subs	r6, #1
 80081a6:	4638      	mov	r0, r7
 80081a8:	612e      	str	r6, [r5, #16]
 80081aa:	4621      	mov	r1, r4
 80081ac:	f7ff fdda 	bl	8007d64 <_Bfree>
 80081b0:	4628      	mov	r0, r5
 80081b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081b6:	f842 0f04 	str.w	r0, [r2, #4]!
 80081ba:	3301      	adds	r3, #1
 80081bc:	e7c5      	b.n	800814a <__lshift+0x4a>
 80081be:	3904      	subs	r1, #4
 80081c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80081c4:	f841 2f04 	str.w	r2, [r1, #4]!
 80081c8:	459c      	cmp	ip, r3
 80081ca:	d8f9      	bhi.n	80081c0 <__lshift+0xc0>
 80081cc:	e7ea      	b.n	80081a4 <__lshift+0xa4>
 80081ce:	bf00      	nop
 80081d0:	0800913d 	.word	0x0800913d
 80081d4:	0800914e 	.word	0x0800914e

080081d8 <__mcmp>:
 80081d8:	690a      	ldr	r2, [r1, #16]
 80081da:	4603      	mov	r3, r0
 80081dc:	6900      	ldr	r0, [r0, #16]
 80081de:	1a80      	subs	r0, r0, r2
 80081e0:	b530      	push	{r4, r5, lr}
 80081e2:	d10e      	bne.n	8008202 <__mcmp+0x2a>
 80081e4:	3314      	adds	r3, #20
 80081e6:	3114      	adds	r1, #20
 80081e8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80081ec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80081f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80081f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80081f8:	4295      	cmp	r5, r2
 80081fa:	d003      	beq.n	8008204 <__mcmp+0x2c>
 80081fc:	d205      	bcs.n	800820a <__mcmp+0x32>
 80081fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008202:	bd30      	pop	{r4, r5, pc}
 8008204:	42a3      	cmp	r3, r4
 8008206:	d3f3      	bcc.n	80081f0 <__mcmp+0x18>
 8008208:	e7fb      	b.n	8008202 <__mcmp+0x2a>
 800820a:	2001      	movs	r0, #1
 800820c:	e7f9      	b.n	8008202 <__mcmp+0x2a>
	...

08008210 <__mdiff>:
 8008210:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008214:	4689      	mov	r9, r1
 8008216:	4606      	mov	r6, r0
 8008218:	4611      	mov	r1, r2
 800821a:	4648      	mov	r0, r9
 800821c:	4614      	mov	r4, r2
 800821e:	f7ff ffdb 	bl	80081d8 <__mcmp>
 8008222:	1e05      	subs	r5, r0, #0
 8008224:	d112      	bne.n	800824c <__mdiff+0x3c>
 8008226:	4629      	mov	r1, r5
 8008228:	4630      	mov	r0, r6
 800822a:	f7ff fd5b 	bl	8007ce4 <_Balloc>
 800822e:	4602      	mov	r2, r0
 8008230:	b928      	cbnz	r0, 800823e <__mdiff+0x2e>
 8008232:	4b3f      	ldr	r3, [pc, #252]	@ (8008330 <__mdiff+0x120>)
 8008234:	f240 2137 	movw	r1, #567	@ 0x237
 8008238:	483e      	ldr	r0, [pc, #248]	@ (8008334 <__mdiff+0x124>)
 800823a:	f000 faf3 	bl	8008824 <__assert_func>
 800823e:	2301      	movs	r3, #1
 8008240:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008244:	4610      	mov	r0, r2
 8008246:	b003      	add	sp, #12
 8008248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800824c:	bfbc      	itt	lt
 800824e:	464b      	movlt	r3, r9
 8008250:	46a1      	movlt	r9, r4
 8008252:	4630      	mov	r0, r6
 8008254:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008258:	bfba      	itte	lt
 800825a:	461c      	movlt	r4, r3
 800825c:	2501      	movlt	r5, #1
 800825e:	2500      	movge	r5, #0
 8008260:	f7ff fd40 	bl	8007ce4 <_Balloc>
 8008264:	4602      	mov	r2, r0
 8008266:	b918      	cbnz	r0, 8008270 <__mdiff+0x60>
 8008268:	4b31      	ldr	r3, [pc, #196]	@ (8008330 <__mdiff+0x120>)
 800826a:	f240 2145 	movw	r1, #581	@ 0x245
 800826e:	e7e3      	b.n	8008238 <__mdiff+0x28>
 8008270:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008274:	6926      	ldr	r6, [r4, #16]
 8008276:	60c5      	str	r5, [r0, #12]
 8008278:	f109 0310 	add.w	r3, r9, #16
 800827c:	f109 0514 	add.w	r5, r9, #20
 8008280:	f104 0e14 	add.w	lr, r4, #20
 8008284:	f100 0b14 	add.w	fp, r0, #20
 8008288:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800828c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008290:	9301      	str	r3, [sp, #4]
 8008292:	46d9      	mov	r9, fp
 8008294:	f04f 0c00 	mov.w	ip, #0
 8008298:	9b01      	ldr	r3, [sp, #4]
 800829a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800829e:	f853 af04 	ldr.w	sl, [r3, #4]!
 80082a2:	9301      	str	r3, [sp, #4]
 80082a4:	fa1f f38a 	uxth.w	r3, sl
 80082a8:	4619      	mov	r1, r3
 80082aa:	b283      	uxth	r3, r0
 80082ac:	1acb      	subs	r3, r1, r3
 80082ae:	0c00      	lsrs	r0, r0, #16
 80082b0:	4463      	add	r3, ip
 80082b2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80082b6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80082ba:	b29b      	uxth	r3, r3
 80082bc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80082c0:	4576      	cmp	r6, lr
 80082c2:	f849 3b04 	str.w	r3, [r9], #4
 80082c6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80082ca:	d8e5      	bhi.n	8008298 <__mdiff+0x88>
 80082cc:	1b33      	subs	r3, r6, r4
 80082ce:	3b15      	subs	r3, #21
 80082d0:	f023 0303 	bic.w	r3, r3, #3
 80082d4:	3415      	adds	r4, #21
 80082d6:	3304      	adds	r3, #4
 80082d8:	42a6      	cmp	r6, r4
 80082da:	bf38      	it	cc
 80082dc:	2304      	movcc	r3, #4
 80082de:	441d      	add	r5, r3
 80082e0:	445b      	add	r3, fp
 80082e2:	461e      	mov	r6, r3
 80082e4:	462c      	mov	r4, r5
 80082e6:	4544      	cmp	r4, r8
 80082e8:	d30e      	bcc.n	8008308 <__mdiff+0xf8>
 80082ea:	f108 0103 	add.w	r1, r8, #3
 80082ee:	1b49      	subs	r1, r1, r5
 80082f0:	f021 0103 	bic.w	r1, r1, #3
 80082f4:	3d03      	subs	r5, #3
 80082f6:	45a8      	cmp	r8, r5
 80082f8:	bf38      	it	cc
 80082fa:	2100      	movcc	r1, #0
 80082fc:	440b      	add	r3, r1
 80082fe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008302:	b191      	cbz	r1, 800832a <__mdiff+0x11a>
 8008304:	6117      	str	r7, [r2, #16]
 8008306:	e79d      	b.n	8008244 <__mdiff+0x34>
 8008308:	f854 1b04 	ldr.w	r1, [r4], #4
 800830c:	46e6      	mov	lr, ip
 800830e:	0c08      	lsrs	r0, r1, #16
 8008310:	fa1c fc81 	uxtah	ip, ip, r1
 8008314:	4471      	add	r1, lr
 8008316:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800831a:	b289      	uxth	r1, r1
 800831c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008320:	f846 1b04 	str.w	r1, [r6], #4
 8008324:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008328:	e7dd      	b.n	80082e6 <__mdiff+0xd6>
 800832a:	3f01      	subs	r7, #1
 800832c:	e7e7      	b.n	80082fe <__mdiff+0xee>
 800832e:	bf00      	nop
 8008330:	0800913d 	.word	0x0800913d
 8008334:	0800914e 	.word	0x0800914e

08008338 <__d2b>:
 8008338:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800833c:	460f      	mov	r7, r1
 800833e:	2101      	movs	r1, #1
 8008340:	ec59 8b10 	vmov	r8, r9, d0
 8008344:	4616      	mov	r6, r2
 8008346:	f7ff fccd 	bl	8007ce4 <_Balloc>
 800834a:	4604      	mov	r4, r0
 800834c:	b930      	cbnz	r0, 800835c <__d2b+0x24>
 800834e:	4602      	mov	r2, r0
 8008350:	4b23      	ldr	r3, [pc, #140]	@ (80083e0 <__d2b+0xa8>)
 8008352:	4824      	ldr	r0, [pc, #144]	@ (80083e4 <__d2b+0xac>)
 8008354:	f240 310f 	movw	r1, #783	@ 0x30f
 8008358:	f000 fa64 	bl	8008824 <__assert_func>
 800835c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008360:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008364:	b10d      	cbz	r5, 800836a <__d2b+0x32>
 8008366:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800836a:	9301      	str	r3, [sp, #4]
 800836c:	f1b8 0300 	subs.w	r3, r8, #0
 8008370:	d023      	beq.n	80083ba <__d2b+0x82>
 8008372:	4668      	mov	r0, sp
 8008374:	9300      	str	r3, [sp, #0]
 8008376:	f7ff fd7c 	bl	8007e72 <__lo0bits>
 800837a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800837e:	b1d0      	cbz	r0, 80083b6 <__d2b+0x7e>
 8008380:	f1c0 0320 	rsb	r3, r0, #32
 8008384:	fa02 f303 	lsl.w	r3, r2, r3
 8008388:	430b      	orrs	r3, r1
 800838a:	40c2      	lsrs	r2, r0
 800838c:	6163      	str	r3, [r4, #20]
 800838e:	9201      	str	r2, [sp, #4]
 8008390:	9b01      	ldr	r3, [sp, #4]
 8008392:	61a3      	str	r3, [r4, #24]
 8008394:	2b00      	cmp	r3, #0
 8008396:	bf0c      	ite	eq
 8008398:	2201      	moveq	r2, #1
 800839a:	2202      	movne	r2, #2
 800839c:	6122      	str	r2, [r4, #16]
 800839e:	b1a5      	cbz	r5, 80083ca <__d2b+0x92>
 80083a0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80083a4:	4405      	add	r5, r0
 80083a6:	603d      	str	r5, [r7, #0]
 80083a8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80083ac:	6030      	str	r0, [r6, #0]
 80083ae:	4620      	mov	r0, r4
 80083b0:	b003      	add	sp, #12
 80083b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80083b6:	6161      	str	r1, [r4, #20]
 80083b8:	e7ea      	b.n	8008390 <__d2b+0x58>
 80083ba:	a801      	add	r0, sp, #4
 80083bc:	f7ff fd59 	bl	8007e72 <__lo0bits>
 80083c0:	9b01      	ldr	r3, [sp, #4]
 80083c2:	6163      	str	r3, [r4, #20]
 80083c4:	3020      	adds	r0, #32
 80083c6:	2201      	movs	r2, #1
 80083c8:	e7e8      	b.n	800839c <__d2b+0x64>
 80083ca:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80083ce:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80083d2:	6038      	str	r0, [r7, #0]
 80083d4:	6918      	ldr	r0, [r3, #16]
 80083d6:	f7ff fd2d 	bl	8007e34 <__hi0bits>
 80083da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80083de:	e7e5      	b.n	80083ac <__d2b+0x74>
 80083e0:	0800913d 	.word	0x0800913d
 80083e4:	0800914e 	.word	0x0800914e

080083e8 <__ssputs_r>:
 80083e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083ec:	688e      	ldr	r6, [r1, #8]
 80083ee:	461f      	mov	r7, r3
 80083f0:	42be      	cmp	r6, r7
 80083f2:	680b      	ldr	r3, [r1, #0]
 80083f4:	4682      	mov	sl, r0
 80083f6:	460c      	mov	r4, r1
 80083f8:	4690      	mov	r8, r2
 80083fa:	d82d      	bhi.n	8008458 <__ssputs_r+0x70>
 80083fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008400:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008404:	d026      	beq.n	8008454 <__ssputs_r+0x6c>
 8008406:	6965      	ldr	r5, [r4, #20]
 8008408:	6909      	ldr	r1, [r1, #16]
 800840a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800840e:	eba3 0901 	sub.w	r9, r3, r1
 8008412:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008416:	1c7b      	adds	r3, r7, #1
 8008418:	444b      	add	r3, r9
 800841a:	106d      	asrs	r5, r5, #1
 800841c:	429d      	cmp	r5, r3
 800841e:	bf38      	it	cc
 8008420:	461d      	movcc	r5, r3
 8008422:	0553      	lsls	r3, r2, #21
 8008424:	d527      	bpl.n	8008476 <__ssputs_r+0x8e>
 8008426:	4629      	mov	r1, r5
 8008428:	f7fd fe84 	bl	8006134 <_malloc_r>
 800842c:	4606      	mov	r6, r0
 800842e:	b360      	cbz	r0, 800848a <__ssputs_r+0xa2>
 8008430:	6921      	ldr	r1, [r4, #16]
 8008432:	464a      	mov	r2, r9
 8008434:	f7fe fdaf 	bl	8006f96 <memcpy>
 8008438:	89a3      	ldrh	r3, [r4, #12]
 800843a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800843e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008442:	81a3      	strh	r3, [r4, #12]
 8008444:	6126      	str	r6, [r4, #16]
 8008446:	6165      	str	r5, [r4, #20]
 8008448:	444e      	add	r6, r9
 800844a:	eba5 0509 	sub.w	r5, r5, r9
 800844e:	6026      	str	r6, [r4, #0]
 8008450:	60a5      	str	r5, [r4, #8]
 8008452:	463e      	mov	r6, r7
 8008454:	42be      	cmp	r6, r7
 8008456:	d900      	bls.n	800845a <__ssputs_r+0x72>
 8008458:	463e      	mov	r6, r7
 800845a:	6820      	ldr	r0, [r4, #0]
 800845c:	4632      	mov	r2, r6
 800845e:	4641      	mov	r1, r8
 8008460:	f000 f9c6 	bl	80087f0 <memmove>
 8008464:	68a3      	ldr	r3, [r4, #8]
 8008466:	1b9b      	subs	r3, r3, r6
 8008468:	60a3      	str	r3, [r4, #8]
 800846a:	6823      	ldr	r3, [r4, #0]
 800846c:	4433      	add	r3, r6
 800846e:	6023      	str	r3, [r4, #0]
 8008470:	2000      	movs	r0, #0
 8008472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008476:	462a      	mov	r2, r5
 8008478:	f000 fa18 	bl	80088ac <_realloc_r>
 800847c:	4606      	mov	r6, r0
 800847e:	2800      	cmp	r0, #0
 8008480:	d1e0      	bne.n	8008444 <__ssputs_r+0x5c>
 8008482:	6921      	ldr	r1, [r4, #16]
 8008484:	4650      	mov	r0, sl
 8008486:	f7ff fbe3 	bl	8007c50 <_free_r>
 800848a:	230c      	movs	r3, #12
 800848c:	f8ca 3000 	str.w	r3, [sl]
 8008490:	89a3      	ldrh	r3, [r4, #12]
 8008492:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008496:	81a3      	strh	r3, [r4, #12]
 8008498:	f04f 30ff 	mov.w	r0, #4294967295
 800849c:	e7e9      	b.n	8008472 <__ssputs_r+0x8a>
	...

080084a0 <_svfiprintf_r>:
 80084a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084a4:	4698      	mov	r8, r3
 80084a6:	898b      	ldrh	r3, [r1, #12]
 80084a8:	061b      	lsls	r3, r3, #24
 80084aa:	b09d      	sub	sp, #116	@ 0x74
 80084ac:	4607      	mov	r7, r0
 80084ae:	460d      	mov	r5, r1
 80084b0:	4614      	mov	r4, r2
 80084b2:	d510      	bpl.n	80084d6 <_svfiprintf_r+0x36>
 80084b4:	690b      	ldr	r3, [r1, #16]
 80084b6:	b973      	cbnz	r3, 80084d6 <_svfiprintf_r+0x36>
 80084b8:	2140      	movs	r1, #64	@ 0x40
 80084ba:	f7fd fe3b 	bl	8006134 <_malloc_r>
 80084be:	6028      	str	r0, [r5, #0]
 80084c0:	6128      	str	r0, [r5, #16]
 80084c2:	b930      	cbnz	r0, 80084d2 <_svfiprintf_r+0x32>
 80084c4:	230c      	movs	r3, #12
 80084c6:	603b      	str	r3, [r7, #0]
 80084c8:	f04f 30ff 	mov.w	r0, #4294967295
 80084cc:	b01d      	add	sp, #116	@ 0x74
 80084ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084d2:	2340      	movs	r3, #64	@ 0x40
 80084d4:	616b      	str	r3, [r5, #20]
 80084d6:	2300      	movs	r3, #0
 80084d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80084da:	2320      	movs	r3, #32
 80084dc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80084e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80084e4:	2330      	movs	r3, #48	@ 0x30
 80084e6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008684 <_svfiprintf_r+0x1e4>
 80084ea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80084ee:	f04f 0901 	mov.w	r9, #1
 80084f2:	4623      	mov	r3, r4
 80084f4:	469a      	mov	sl, r3
 80084f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084fa:	b10a      	cbz	r2, 8008500 <_svfiprintf_r+0x60>
 80084fc:	2a25      	cmp	r2, #37	@ 0x25
 80084fe:	d1f9      	bne.n	80084f4 <_svfiprintf_r+0x54>
 8008500:	ebba 0b04 	subs.w	fp, sl, r4
 8008504:	d00b      	beq.n	800851e <_svfiprintf_r+0x7e>
 8008506:	465b      	mov	r3, fp
 8008508:	4622      	mov	r2, r4
 800850a:	4629      	mov	r1, r5
 800850c:	4638      	mov	r0, r7
 800850e:	f7ff ff6b 	bl	80083e8 <__ssputs_r>
 8008512:	3001      	adds	r0, #1
 8008514:	f000 80a7 	beq.w	8008666 <_svfiprintf_r+0x1c6>
 8008518:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800851a:	445a      	add	r2, fp
 800851c:	9209      	str	r2, [sp, #36]	@ 0x24
 800851e:	f89a 3000 	ldrb.w	r3, [sl]
 8008522:	2b00      	cmp	r3, #0
 8008524:	f000 809f 	beq.w	8008666 <_svfiprintf_r+0x1c6>
 8008528:	2300      	movs	r3, #0
 800852a:	f04f 32ff 	mov.w	r2, #4294967295
 800852e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008532:	f10a 0a01 	add.w	sl, sl, #1
 8008536:	9304      	str	r3, [sp, #16]
 8008538:	9307      	str	r3, [sp, #28]
 800853a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800853e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008540:	4654      	mov	r4, sl
 8008542:	2205      	movs	r2, #5
 8008544:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008548:	484e      	ldr	r0, [pc, #312]	@ (8008684 <_svfiprintf_r+0x1e4>)
 800854a:	f7f7 fe71 	bl	8000230 <memchr>
 800854e:	9a04      	ldr	r2, [sp, #16]
 8008550:	b9d8      	cbnz	r0, 800858a <_svfiprintf_r+0xea>
 8008552:	06d0      	lsls	r0, r2, #27
 8008554:	bf44      	itt	mi
 8008556:	2320      	movmi	r3, #32
 8008558:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800855c:	0711      	lsls	r1, r2, #28
 800855e:	bf44      	itt	mi
 8008560:	232b      	movmi	r3, #43	@ 0x2b
 8008562:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008566:	f89a 3000 	ldrb.w	r3, [sl]
 800856a:	2b2a      	cmp	r3, #42	@ 0x2a
 800856c:	d015      	beq.n	800859a <_svfiprintf_r+0xfa>
 800856e:	9a07      	ldr	r2, [sp, #28]
 8008570:	4654      	mov	r4, sl
 8008572:	2000      	movs	r0, #0
 8008574:	f04f 0c0a 	mov.w	ip, #10
 8008578:	4621      	mov	r1, r4
 800857a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800857e:	3b30      	subs	r3, #48	@ 0x30
 8008580:	2b09      	cmp	r3, #9
 8008582:	d94b      	bls.n	800861c <_svfiprintf_r+0x17c>
 8008584:	b1b0      	cbz	r0, 80085b4 <_svfiprintf_r+0x114>
 8008586:	9207      	str	r2, [sp, #28]
 8008588:	e014      	b.n	80085b4 <_svfiprintf_r+0x114>
 800858a:	eba0 0308 	sub.w	r3, r0, r8
 800858e:	fa09 f303 	lsl.w	r3, r9, r3
 8008592:	4313      	orrs	r3, r2
 8008594:	9304      	str	r3, [sp, #16]
 8008596:	46a2      	mov	sl, r4
 8008598:	e7d2      	b.n	8008540 <_svfiprintf_r+0xa0>
 800859a:	9b03      	ldr	r3, [sp, #12]
 800859c:	1d19      	adds	r1, r3, #4
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	9103      	str	r1, [sp, #12]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	bfbb      	ittet	lt
 80085a6:	425b      	neglt	r3, r3
 80085a8:	f042 0202 	orrlt.w	r2, r2, #2
 80085ac:	9307      	strge	r3, [sp, #28]
 80085ae:	9307      	strlt	r3, [sp, #28]
 80085b0:	bfb8      	it	lt
 80085b2:	9204      	strlt	r2, [sp, #16]
 80085b4:	7823      	ldrb	r3, [r4, #0]
 80085b6:	2b2e      	cmp	r3, #46	@ 0x2e
 80085b8:	d10a      	bne.n	80085d0 <_svfiprintf_r+0x130>
 80085ba:	7863      	ldrb	r3, [r4, #1]
 80085bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80085be:	d132      	bne.n	8008626 <_svfiprintf_r+0x186>
 80085c0:	9b03      	ldr	r3, [sp, #12]
 80085c2:	1d1a      	adds	r2, r3, #4
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	9203      	str	r2, [sp, #12]
 80085c8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80085cc:	3402      	adds	r4, #2
 80085ce:	9305      	str	r3, [sp, #20]
 80085d0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008694 <_svfiprintf_r+0x1f4>
 80085d4:	7821      	ldrb	r1, [r4, #0]
 80085d6:	2203      	movs	r2, #3
 80085d8:	4650      	mov	r0, sl
 80085da:	f7f7 fe29 	bl	8000230 <memchr>
 80085de:	b138      	cbz	r0, 80085f0 <_svfiprintf_r+0x150>
 80085e0:	9b04      	ldr	r3, [sp, #16]
 80085e2:	eba0 000a 	sub.w	r0, r0, sl
 80085e6:	2240      	movs	r2, #64	@ 0x40
 80085e8:	4082      	lsls	r2, r0
 80085ea:	4313      	orrs	r3, r2
 80085ec:	3401      	adds	r4, #1
 80085ee:	9304      	str	r3, [sp, #16]
 80085f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085f4:	4824      	ldr	r0, [pc, #144]	@ (8008688 <_svfiprintf_r+0x1e8>)
 80085f6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80085fa:	2206      	movs	r2, #6
 80085fc:	f7f7 fe18 	bl	8000230 <memchr>
 8008600:	2800      	cmp	r0, #0
 8008602:	d036      	beq.n	8008672 <_svfiprintf_r+0x1d2>
 8008604:	4b21      	ldr	r3, [pc, #132]	@ (800868c <_svfiprintf_r+0x1ec>)
 8008606:	bb1b      	cbnz	r3, 8008650 <_svfiprintf_r+0x1b0>
 8008608:	9b03      	ldr	r3, [sp, #12]
 800860a:	3307      	adds	r3, #7
 800860c:	f023 0307 	bic.w	r3, r3, #7
 8008610:	3308      	adds	r3, #8
 8008612:	9303      	str	r3, [sp, #12]
 8008614:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008616:	4433      	add	r3, r6
 8008618:	9309      	str	r3, [sp, #36]	@ 0x24
 800861a:	e76a      	b.n	80084f2 <_svfiprintf_r+0x52>
 800861c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008620:	460c      	mov	r4, r1
 8008622:	2001      	movs	r0, #1
 8008624:	e7a8      	b.n	8008578 <_svfiprintf_r+0xd8>
 8008626:	2300      	movs	r3, #0
 8008628:	3401      	adds	r4, #1
 800862a:	9305      	str	r3, [sp, #20]
 800862c:	4619      	mov	r1, r3
 800862e:	f04f 0c0a 	mov.w	ip, #10
 8008632:	4620      	mov	r0, r4
 8008634:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008638:	3a30      	subs	r2, #48	@ 0x30
 800863a:	2a09      	cmp	r2, #9
 800863c:	d903      	bls.n	8008646 <_svfiprintf_r+0x1a6>
 800863e:	2b00      	cmp	r3, #0
 8008640:	d0c6      	beq.n	80085d0 <_svfiprintf_r+0x130>
 8008642:	9105      	str	r1, [sp, #20]
 8008644:	e7c4      	b.n	80085d0 <_svfiprintf_r+0x130>
 8008646:	fb0c 2101 	mla	r1, ip, r1, r2
 800864a:	4604      	mov	r4, r0
 800864c:	2301      	movs	r3, #1
 800864e:	e7f0      	b.n	8008632 <_svfiprintf_r+0x192>
 8008650:	ab03      	add	r3, sp, #12
 8008652:	9300      	str	r3, [sp, #0]
 8008654:	462a      	mov	r2, r5
 8008656:	4b0e      	ldr	r3, [pc, #56]	@ (8008690 <_svfiprintf_r+0x1f0>)
 8008658:	a904      	add	r1, sp, #16
 800865a:	4638      	mov	r0, r7
 800865c:	f7fd ff0e 	bl	800647c <_printf_float>
 8008660:	1c42      	adds	r2, r0, #1
 8008662:	4606      	mov	r6, r0
 8008664:	d1d6      	bne.n	8008614 <_svfiprintf_r+0x174>
 8008666:	89ab      	ldrh	r3, [r5, #12]
 8008668:	065b      	lsls	r3, r3, #25
 800866a:	f53f af2d 	bmi.w	80084c8 <_svfiprintf_r+0x28>
 800866e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008670:	e72c      	b.n	80084cc <_svfiprintf_r+0x2c>
 8008672:	ab03      	add	r3, sp, #12
 8008674:	9300      	str	r3, [sp, #0]
 8008676:	462a      	mov	r2, r5
 8008678:	4b05      	ldr	r3, [pc, #20]	@ (8008690 <_svfiprintf_r+0x1f0>)
 800867a:	a904      	add	r1, sp, #16
 800867c:	4638      	mov	r0, r7
 800867e:	f7fe f995 	bl	80069ac <_printf_i>
 8008682:	e7ed      	b.n	8008660 <_svfiprintf_r+0x1c0>
 8008684:	080092a8 	.word	0x080092a8
 8008688:	080092b2 	.word	0x080092b2
 800868c:	0800647d 	.word	0x0800647d
 8008690:	080083e9 	.word	0x080083e9
 8008694:	080092ae 	.word	0x080092ae

08008698 <__sflush_r>:
 8008698:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800869c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086a0:	0716      	lsls	r6, r2, #28
 80086a2:	4605      	mov	r5, r0
 80086a4:	460c      	mov	r4, r1
 80086a6:	d454      	bmi.n	8008752 <__sflush_r+0xba>
 80086a8:	684b      	ldr	r3, [r1, #4]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	dc02      	bgt.n	80086b4 <__sflush_r+0x1c>
 80086ae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	dd48      	ble.n	8008746 <__sflush_r+0xae>
 80086b4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80086b6:	2e00      	cmp	r6, #0
 80086b8:	d045      	beq.n	8008746 <__sflush_r+0xae>
 80086ba:	2300      	movs	r3, #0
 80086bc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80086c0:	682f      	ldr	r7, [r5, #0]
 80086c2:	6a21      	ldr	r1, [r4, #32]
 80086c4:	602b      	str	r3, [r5, #0]
 80086c6:	d030      	beq.n	800872a <__sflush_r+0x92>
 80086c8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80086ca:	89a3      	ldrh	r3, [r4, #12]
 80086cc:	0759      	lsls	r1, r3, #29
 80086ce:	d505      	bpl.n	80086dc <__sflush_r+0x44>
 80086d0:	6863      	ldr	r3, [r4, #4]
 80086d2:	1ad2      	subs	r2, r2, r3
 80086d4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80086d6:	b10b      	cbz	r3, 80086dc <__sflush_r+0x44>
 80086d8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80086da:	1ad2      	subs	r2, r2, r3
 80086dc:	2300      	movs	r3, #0
 80086de:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80086e0:	6a21      	ldr	r1, [r4, #32]
 80086e2:	4628      	mov	r0, r5
 80086e4:	47b0      	blx	r6
 80086e6:	1c43      	adds	r3, r0, #1
 80086e8:	89a3      	ldrh	r3, [r4, #12]
 80086ea:	d106      	bne.n	80086fa <__sflush_r+0x62>
 80086ec:	6829      	ldr	r1, [r5, #0]
 80086ee:	291d      	cmp	r1, #29
 80086f0:	d82b      	bhi.n	800874a <__sflush_r+0xb2>
 80086f2:	4a2a      	ldr	r2, [pc, #168]	@ (800879c <__sflush_r+0x104>)
 80086f4:	410a      	asrs	r2, r1
 80086f6:	07d6      	lsls	r6, r2, #31
 80086f8:	d427      	bmi.n	800874a <__sflush_r+0xb2>
 80086fa:	2200      	movs	r2, #0
 80086fc:	6062      	str	r2, [r4, #4]
 80086fe:	04d9      	lsls	r1, r3, #19
 8008700:	6922      	ldr	r2, [r4, #16]
 8008702:	6022      	str	r2, [r4, #0]
 8008704:	d504      	bpl.n	8008710 <__sflush_r+0x78>
 8008706:	1c42      	adds	r2, r0, #1
 8008708:	d101      	bne.n	800870e <__sflush_r+0x76>
 800870a:	682b      	ldr	r3, [r5, #0]
 800870c:	b903      	cbnz	r3, 8008710 <__sflush_r+0x78>
 800870e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008710:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008712:	602f      	str	r7, [r5, #0]
 8008714:	b1b9      	cbz	r1, 8008746 <__sflush_r+0xae>
 8008716:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800871a:	4299      	cmp	r1, r3
 800871c:	d002      	beq.n	8008724 <__sflush_r+0x8c>
 800871e:	4628      	mov	r0, r5
 8008720:	f7ff fa96 	bl	8007c50 <_free_r>
 8008724:	2300      	movs	r3, #0
 8008726:	6363      	str	r3, [r4, #52]	@ 0x34
 8008728:	e00d      	b.n	8008746 <__sflush_r+0xae>
 800872a:	2301      	movs	r3, #1
 800872c:	4628      	mov	r0, r5
 800872e:	47b0      	blx	r6
 8008730:	4602      	mov	r2, r0
 8008732:	1c50      	adds	r0, r2, #1
 8008734:	d1c9      	bne.n	80086ca <__sflush_r+0x32>
 8008736:	682b      	ldr	r3, [r5, #0]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d0c6      	beq.n	80086ca <__sflush_r+0x32>
 800873c:	2b1d      	cmp	r3, #29
 800873e:	d001      	beq.n	8008744 <__sflush_r+0xac>
 8008740:	2b16      	cmp	r3, #22
 8008742:	d11e      	bne.n	8008782 <__sflush_r+0xea>
 8008744:	602f      	str	r7, [r5, #0]
 8008746:	2000      	movs	r0, #0
 8008748:	e022      	b.n	8008790 <__sflush_r+0xf8>
 800874a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800874e:	b21b      	sxth	r3, r3
 8008750:	e01b      	b.n	800878a <__sflush_r+0xf2>
 8008752:	690f      	ldr	r7, [r1, #16]
 8008754:	2f00      	cmp	r7, #0
 8008756:	d0f6      	beq.n	8008746 <__sflush_r+0xae>
 8008758:	0793      	lsls	r3, r2, #30
 800875a:	680e      	ldr	r6, [r1, #0]
 800875c:	bf08      	it	eq
 800875e:	694b      	ldreq	r3, [r1, #20]
 8008760:	600f      	str	r7, [r1, #0]
 8008762:	bf18      	it	ne
 8008764:	2300      	movne	r3, #0
 8008766:	eba6 0807 	sub.w	r8, r6, r7
 800876a:	608b      	str	r3, [r1, #8]
 800876c:	f1b8 0f00 	cmp.w	r8, #0
 8008770:	dde9      	ble.n	8008746 <__sflush_r+0xae>
 8008772:	6a21      	ldr	r1, [r4, #32]
 8008774:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008776:	4643      	mov	r3, r8
 8008778:	463a      	mov	r2, r7
 800877a:	4628      	mov	r0, r5
 800877c:	47b0      	blx	r6
 800877e:	2800      	cmp	r0, #0
 8008780:	dc08      	bgt.n	8008794 <__sflush_r+0xfc>
 8008782:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008786:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800878a:	81a3      	strh	r3, [r4, #12]
 800878c:	f04f 30ff 	mov.w	r0, #4294967295
 8008790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008794:	4407      	add	r7, r0
 8008796:	eba8 0800 	sub.w	r8, r8, r0
 800879a:	e7e7      	b.n	800876c <__sflush_r+0xd4>
 800879c:	dfbffffe 	.word	0xdfbffffe

080087a0 <_fflush_r>:
 80087a0:	b538      	push	{r3, r4, r5, lr}
 80087a2:	690b      	ldr	r3, [r1, #16]
 80087a4:	4605      	mov	r5, r0
 80087a6:	460c      	mov	r4, r1
 80087a8:	b913      	cbnz	r3, 80087b0 <_fflush_r+0x10>
 80087aa:	2500      	movs	r5, #0
 80087ac:	4628      	mov	r0, r5
 80087ae:	bd38      	pop	{r3, r4, r5, pc}
 80087b0:	b118      	cbz	r0, 80087ba <_fflush_r+0x1a>
 80087b2:	6a03      	ldr	r3, [r0, #32]
 80087b4:	b90b      	cbnz	r3, 80087ba <_fflush_r+0x1a>
 80087b6:	f7fe faa5 	bl	8006d04 <__sinit>
 80087ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d0f3      	beq.n	80087aa <_fflush_r+0xa>
 80087c2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80087c4:	07d0      	lsls	r0, r2, #31
 80087c6:	d404      	bmi.n	80087d2 <_fflush_r+0x32>
 80087c8:	0599      	lsls	r1, r3, #22
 80087ca:	d402      	bmi.n	80087d2 <_fflush_r+0x32>
 80087cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087ce:	f7fe fbe0 	bl	8006f92 <__retarget_lock_acquire_recursive>
 80087d2:	4628      	mov	r0, r5
 80087d4:	4621      	mov	r1, r4
 80087d6:	f7ff ff5f 	bl	8008698 <__sflush_r>
 80087da:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80087dc:	07da      	lsls	r2, r3, #31
 80087de:	4605      	mov	r5, r0
 80087e0:	d4e4      	bmi.n	80087ac <_fflush_r+0xc>
 80087e2:	89a3      	ldrh	r3, [r4, #12]
 80087e4:	059b      	lsls	r3, r3, #22
 80087e6:	d4e1      	bmi.n	80087ac <_fflush_r+0xc>
 80087e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087ea:	f7fe fbd3 	bl	8006f94 <__retarget_lock_release_recursive>
 80087ee:	e7dd      	b.n	80087ac <_fflush_r+0xc>

080087f0 <memmove>:
 80087f0:	4288      	cmp	r0, r1
 80087f2:	b510      	push	{r4, lr}
 80087f4:	eb01 0402 	add.w	r4, r1, r2
 80087f8:	d902      	bls.n	8008800 <memmove+0x10>
 80087fa:	4284      	cmp	r4, r0
 80087fc:	4623      	mov	r3, r4
 80087fe:	d807      	bhi.n	8008810 <memmove+0x20>
 8008800:	1e43      	subs	r3, r0, #1
 8008802:	42a1      	cmp	r1, r4
 8008804:	d008      	beq.n	8008818 <memmove+0x28>
 8008806:	f811 2b01 	ldrb.w	r2, [r1], #1
 800880a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800880e:	e7f8      	b.n	8008802 <memmove+0x12>
 8008810:	4402      	add	r2, r0
 8008812:	4601      	mov	r1, r0
 8008814:	428a      	cmp	r2, r1
 8008816:	d100      	bne.n	800881a <memmove+0x2a>
 8008818:	bd10      	pop	{r4, pc}
 800881a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800881e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008822:	e7f7      	b.n	8008814 <memmove+0x24>

08008824 <__assert_func>:
 8008824:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008826:	4614      	mov	r4, r2
 8008828:	461a      	mov	r2, r3
 800882a:	4b09      	ldr	r3, [pc, #36]	@ (8008850 <__assert_func+0x2c>)
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4605      	mov	r5, r0
 8008830:	68d8      	ldr	r0, [r3, #12]
 8008832:	b954      	cbnz	r4, 800884a <__assert_func+0x26>
 8008834:	4b07      	ldr	r3, [pc, #28]	@ (8008854 <__assert_func+0x30>)
 8008836:	461c      	mov	r4, r3
 8008838:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800883c:	9100      	str	r1, [sp, #0]
 800883e:	462b      	mov	r3, r5
 8008840:	4905      	ldr	r1, [pc, #20]	@ (8008858 <__assert_func+0x34>)
 8008842:	f000 f86f 	bl	8008924 <fiprintf>
 8008846:	f000 f87f 	bl	8008948 <abort>
 800884a:	4b04      	ldr	r3, [pc, #16]	@ (800885c <__assert_func+0x38>)
 800884c:	e7f4      	b.n	8008838 <__assert_func+0x14>
 800884e:	bf00      	nop
 8008850:	200002b4 	.word	0x200002b4
 8008854:	080092fe 	.word	0x080092fe
 8008858:	080092d0 	.word	0x080092d0
 800885c:	080092c3 	.word	0x080092c3

08008860 <_calloc_r>:
 8008860:	b570      	push	{r4, r5, r6, lr}
 8008862:	fba1 5402 	umull	r5, r4, r1, r2
 8008866:	b93c      	cbnz	r4, 8008878 <_calloc_r+0x18>
 8008868:	4629      	mov	r1, r5
 800886a:	f7fd fc63 	bl	8006134 <_malloc_r>
 800886e:	4606      	mov	r6, r0
 8008870:	b928      	cbnz	r0, 800887e <_calloc_r+0x1e>
 8008872:	2600      	movs	r6, #0
 8008874:	4630      	mov	r0, r6
 8008876:	bd70      	pop	{r4, r5, r6, pc}
 8008878:	220c      	movs	r2, #12
 800887a:	6002      	str	r2, [r0, #0]
 800887c:	e7f9      	b.n	8008872 <_calloc_r+0x12>
 800887e:	462a      	mov	r2, r5
 8008880:	4621      	mov	r1, r4
 8008882:	f7fe fad8 	bl	8006e36 <memset>
 8008886:	e7f5      	b.n	8008874 <_calloc_r+0x14>

08008888 <__ascii_mbtowc>:
 8008888:	b082      	sub	sp, #8
 800888a:	b901      	cbnz	r1, 800888e <__ascii_mbtowc+0x6>
 800888c:	a901      	add	r1, sp, #4
 800888e:	b142      	cbz	r2, 80088a2 <__ascii_mbtowc+0x1a>
 8008890:	b14b      	cbz	r3, 80088a6 <__ascii_mbtowc+0x1e>
 8008892:	7813      	ldrb	r3, [r2, #0]
 8008894:	600b      	str	r3, [r1, #0]
 8008896:	7812      	ldrb	r2, [r2, #0]
 8008898:	1e10      	subs	r0, r2, #0
 800889a:	bf18      	it	ne
 800889c:	2001      	movne	r0, #1
 800889e:	b002      	add	sp, #8
 80088a0:	4770      	bx	lr
 80088a2:	4610      	mov	r0, r2
 80088a4:	e7fb      	b.n	800889e <__ascii_mbtowc+0x16>
 80088a6:	f06f 0001 	mvn.w	r0, #1
 80088aa:	e7f8      	b.n	800889e <__ascii_mbtowc+0x16>

080088ac <_realloc_r>:
 80088ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088b0:	4680      	mov	r8, r0
 80088b2:	4615      	mov	r5, r2
 80088b4:	460c      	mov	r4, r1
 80088b6:	b921      	cbnz	r1, 80088c2 <_realloc_r+0x16>
 80088b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80088bc:	4611      	mov	r1, r2
 80088be:	f7fd bc39 	b.w	8006134 <_malloc_r>
 80088c2:	b92a      	cbnz	r2, 80088d0 <_realloc_r+0x24>
 80088c4:	f7ff f9c4 	bl	8007c50 <_free_r>
 80088c8:	2400      	movs	r4, #0
 80088ca:	4620      	mov	r0, r4
 80088cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088d0:	f000 f841 	bl	8008956 <_malloc_usable_size_r>
 80088d4:	4285      	cmp	r5, r0
 80088d6:	4606      	mov	r6, r0
 80088d8:	d802      	bhi.n	80088e0 <_realloc_r+0x34>
 80088da:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80088de:	d8f4      	bhi.n	80088ca <_realloc_r+0x1e>
 80088e0:	4629      	mov	r1, r5
 80088e2:	4640      	mov	r0, r8
 80088e4:	f7fd fc26 	bl	8006134 <_malloc_r>
 80088e8:	4607      	mov	r7, r0
 80088ea:	2800      	cmp	r0, #0
 80088ec:	d0ec      	beq.n	80088c8 <_realloc_r+0x1c>
 80088ee:	42b5      	cmp	r5, r6
 80088f0:	462a      	mov	r2, r5
 80088f2:	4621      	mov	r1, r4
 80088f4:	bf28      	it	cs
 80088f6:	4632      	movcs	r2, r6
 80088f8:	f7fe fb4d 	bl	8006f96 <memcpy>
 80088fc:	4621      	mov	r1, r4
 80088fe:	4640      	mov	r0, r8
 8008900:	f7ff f9a6 	bl	8007c50 <_free_r>
 8008904:	463c      	mov	r4, r7
 8008906:	e7e0      	b.n	80088ca <_realloc_r+0x1e>

08008908 <__ascii_wctomb>:
 8008908:	4603      	mov	r3, r0
 800890a:	4608      	mov	r0, r1
 800890c:	b141      	cbz	r1, 8008920 <__ascii_wctomb+0x18>
 800890e:	2aff      	cmp	r2, #255	@ 0xff
 8008910:	d904      	bls.n	800891c <__ascii_wctomb+0x14>
 8008912:	228a      	movs	r2, #138	@ 0x8a
 8008914:	601a      	str	r2, [r3, #0]
 8008916:	f04f 30ff 	mov.w	r0, #4294967295
 800891a:	4770      	bx	lr
 800891c:	700a      	strb	r2, [r1, #0]
 800891e:	2001      	movs	r0, #1
 8008920:	4770      	bx	lr
	...

08008924 <fiprintf>:
 8008924:	b40e      	push	{r1, r2, r3}
 8008926:	b503      	push	{r0, r1, lr}
 8008928:	4601      	mov	r1, r0
 800892a:	ab03      	add	r3, sp, #12
 800892c:	4805      	ldr	r0, [pc, #20]	@ (8008944 <fiprintf+0x20>)
 800892e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008932:	6800      	ldr	r0, [r0, #0]
 8008934:	9301      	str	r3, [sp, #4]
 8008936:	f000 f83f 	bl	80089b8 <_vfiprintf_r>
 800893a:	b002      	add	sp, #8
 800893c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008940:	b003      	add	sp, #12
 8008942:	4770      	bx	lr
 8008944:	200002b4 	.word	0x200002b4

08008948 <abort>:
 8008948:	b508      	push	{r3, lr}
 800894a:	2006      	movs	r0, #6
 800894c:	f000 fa08 	bl	8008d60 <raise>
 8008950:	2001      	movs	r0, #1
 8008952:	f7f9 fd8c 	bl	800246e <_exit>

08008956 <_malloc_usable_size_r>:
 8008956:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800895a:	1f18      	subs	r0, r3, #4
 800895c:	2b00      	cmp	r3, #0
 800895e:	bfbc      	itt	lt
 8008960:	580b      	ldrlt	r3, [r1, r0]
 8008962:	18c0      	addlt	r0, r0, r3
 8008964:	4770      	bx	lr

08008966 <__sfputc_r>:
 8008966:	6893      	ldr	r3, [r2, #8]
 8008968:	3b01      	subs	r3, #1
 800896a:	2b00      	cmp	r3, #0
 800896c:	b410      	push	{r4}
 800896e:	6093      	str	r3, [r2, #8]
 8008970:	da08      	bge.n	8008984 <__sfputc_r+0x1e>
 8008972:	6994      	ldr	r4, [r2, #24]
 8008974:	42a3      	cmp	r3, r4
 8008976:	db01      	blt.n	800897c <__sfputc_r+0x16>
 8008978:	290a      	cmp	r1, #10
 800897a:	d103      	bne.n	8008984 <__sfputc_r+0x1e>
 800897c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008980:	f000 b932 	b.w	8008be8 <__swbuf_r>
 8008984:	6813      	ldr	r3, [r2, #0]
 8008986:	1c58      	adds	r0, r3, #1
 8008988:	6010      	str	r0, [r2, #0]
 800898a:	7019      	strb	r1, [r3, #0]
 800898c:	4608      	mov	r0, r1
 800898e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008992:	4770      	bx	lr

08008994 <__sfputs_r>:
 8008994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008996:	4606      	mov	r6, r0
 8008998:	460f      	mov	r7, r1
 800899a:	4614      	mov	r4, r2
 800899c:	18d5      	adds	r5, r2, r3
 800899e:	42ac      	cmp	r4, r5
 80089a0:	d101      	bne.n	80089a6 <__sfputs_r+0x12>
 80089a2:	2000      	movs	r0, #0
 80089a4:	e007      	b.n	80089b6 <__sfputs_r+0x22>
 80089a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089aa:	463a      	mov	r2, r7
 80089ac:	4630      	mov	r0, r6
 80089ae:	f7ff ffda 	bl	8008966 <__sfputc_r>
 80089b2:	1c43      	adds	r3, r0, #1
 80089b4:	d1f3      	bne.n	800899e <__sfputs_r+0xa>
 80089b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080089b8 <_vfiprintf_r>:
 80089b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089bc:	460d      	mov	r5, r1
 80089be:	b09d      	sub	sp, #116	@ 0x74
 80089c0:	4614      	mov	r4, r2
 80089c2:	4698      	mov	r8, r3
 80089c4:	4606      	mov	r6, r0
 80089c6:	b118      	cbz	r0, 80089d0 <_vfiprintf_r+0x18>
 80089c8:	6a03      	ldr	r3, [r0, #32]
 80089ca:	b90b      	cbnz	r3, 80089d0 <_vfiprintf_r+0x18>
 80089cc:	f7fe f99a 	bl	8006d04 <__sinit>
 80089d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80089d2:	07d9      	lsls	r1, r3, #31
 80089d4:	d405      	bmi.n	80089e2 <_vfiprintf_r+0x2a>
 80089d6:	89ab      	ldrh	r3, [r5, #12]
 80089d8:	059a      	lsls	r2, r3, #22
 80089da:	d402      	bmi.n	80089e2 <_vfiprintf_r+0x2a>
 80089dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80089de:	f7fe fad8 	bl	8006f92 <__retarget_lock_acquire_recursive>
 80089e2:	89ab      	ldrh	r3, [r5, #12]
 80089e4:	071b      	lsls	r3, r3, #28
 80089e6:	d501      	bpl.n	80089ec <_vfiprintf_r+0x34>
 80089e8:	692b      	ldr	r3, [r5, #16]
 80089ea:	b99b      	cbnz	r3, 8008a14 <_vfiprintf_r+0x5c>
 80089ec:	4629      	mov	r1, r5
 80089ee:	4630      	mov	r0, r6
 80089f0:	f000 f938 	bl	8008c64 <__swsetup_r>
 80089f4:	b170      	cbz	r0, 8008a14 <_vfiprintf_r+0x5c>
 80089f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80089f8:	07dc      	lsls	r4, r3, #31
 80089fa:	d504      	bpl.n	8008a06 <_vfiprintf_r+0x4e>
 80089fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008a00:	b01d      	add	sp, #116	@ 0x74
 8008a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a06:	89ab      	ldrh	r3, [r5, #12]
 8008a08:	0598      	lsls	r0, r3, #22
 8008a0a:	d4f7      	bmi.n	80089fc <_vfiprintf_r+0x44>
 8008a0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a0e:	f7fe fac1 	bl	8006f94 <__retarget_lock_release_recursive>
 8008a12:	e7f3      	b.n	80089fc <_vfiprintf_r+0x44>
 8008a14:	2300      	movs	r3, #0
 8008a16:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a18:	2320      	movs	r3, #32
 8008a1a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008a1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a22:	2330      	movs	r3, #48	@ 0x30
 8008a24:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008bd4 <_vfiprintf_r+0x21c>
 8008a28:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a2c:	f04f 0901 	mov.w	r9, #1
 8008a30:	4623      	mov	r3, r4
 8008a32:	469a      	mov	sl, r3
 8008a34:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a38:	b10a      	cbz	r2, 8008a3e <_vfiprintf_r+0x86>
 8008a3a:	2a25      	cmp	r2, #37	@ 0x25
 8008a3c:	d1f9      	bne.n	8008a32 <_vfiprintf_r+0x7a>
 8008a3e:	ebba 0b04 	subs.w	fp, sl, r4
 8008a42:	d00b      	beq.n	8008a5c <_vfiprintf_r+0xa4>
 8008a44:	465b      	mov	r3, fp
 8008a46:	4622      	mov	r2, r4
 8008a48:	4629      	mov	r1, r5
 8008a4a:	4630      	mov	r0, r6
 8008a4c:	f7ff ffa2 	bl	8008994 <__sfputs_r>
 8008a50:	3001      	adds	r0, #1
 8008a52:	f000 80a7 	beq.w	8008ba4 <_vfiprintf_r+0x1ec>
 8008a56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a58:	445a      	add	r2, fp
 8008a5a:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a5c:	f89a 3000 	ldrb.w	r3, [sl]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	f000 809f 	beq.w	8008ba4 <_vfiprintf_r+0x1ec>
 8008a66:	2300      	movs	r3, #0
 8008a68:	f04f 32ff 	mov.w	r2, #4294967295
 8008a6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a70:	f10a 0a01 	add.w	sl, sl, #1
 8008a74:	9304      	str	r3, [sp, #16]
 8008a76:	9307      	str	r3, [sp, #28]
 8008a78:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008a7c:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a7e:	4654      	mov	r4, sl
 8008a80:	2205      	movs	r2, #5
 8008a82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a86:	4853      	ldr	r0, [pc, #332]	@ (8008bd4 <_vfiprintf_r+0x21c>)
 8008a88:	f7f7 fbd2 	bl	8000230 <memchr>
 8008a8c:	9a04      	ldr	r2, [sp, #16]
 8008a8e:	b9d8      	cbnz	r0, 8008ac8 <_vfiprintf_r+0x110>
 8008a90:	06d1      	lsls	r1, r2, #27
 8008a92:	bf44      	itt	mi
 8008a94:	2320      	movmi	r3, #32
 8008a96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a9a:	0713      	lsls	r3, r2, #28
 8008a9c:	bf44      	itt	mi
 8008a9e:	232b      	movmi	r3, #43	@ 0x2b
 8008aa0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008aa4:	f89a 3000 	ldrb.w	r3, [sl]
 8008aa8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008aaa:	d015      	beq.n	8008ad8 <_vfiprintf_r+0x120>
 8008aac:	9a07      	ldr	r2, [sp, #28]
 8008aae:	4654      	mov	r4, sl
 8008ab0:	2000      	movs	r0, #0
 8008ab2:	f04f 0c0a 	mov.w	ip, #10
 8008ab6:	4621      	mov	r1, r4
 8008ab8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008abc:	3b30      	subs	r3, #48	@ 0x30
 8008abe:	2b09      	cmp	r3, #9
 8008ac0:	d94b      	bls.n	8008b5a <_vfiprintf_r+0x1a2>
 8008ac2:	b1b0      	cbz	r0, 8008af2 <_vfiprintf_r+0x13a>
 8008ac4:	9207      	str	r2, [sp, #28]
 8008ac6:	e014      	b.n	8008af2 <_vfiprintf_r+0x13a>
 8008ac8:	eba0 0308 	sub.w	r3, r0, r8
 8008acc:	fa09 f303 	lsl.w	r3, r9, r3
 8008ad0:	4313      	orrs	r3, r2
 8008ad2:	9304      	str	r3, [sp, #16]
 8008ad4:	46a2      	mov	sl, r4
 8008ad6:	e7d2      	b.n	8008a7e <_vfiprintf_r+0xc6>
 8008ad8:	9b03      	ldr	r3, [sp, #12]
 8008ada:	1d19      	adds	r1, r3, #4
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	9103      	str	r1, [sp, #12]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	bfbb      	ittet	lt
 8008ae4:	425b      	neglt	r3, r3
 8008ae6:	f042 0202 	orrlt.w	r2, r2, #2
 8008aea:	9307      	strge	r3, [sp, #28]
 8008aec:	9307      	strlt	r3, [sp, #28]
 8008aee:	bfb8      	it	lt
 8008af0:	9204      	strlt	r2, [sp, #16]
 8008af2:	7823      	ldrb	r3, [r4, #0]
 8008af4:	2b2e      	cmp	r3, #46	@ 0x2e
 8008af6:	d10a      	bne.n	8008b0e <_vfiprintf_r+0x156>
 8008af8:	7863      	ldrb	r3, [r4, #1]
 8008afa:	2b2a      	cmp	r3, #42	@ 0x2a
 8008afc:	d132      	bne.n	8008b64 <_vfiprintf_r+0x1ac>
 8008afe:	9b03      	ldr	r3, [sp, #12]
 8008b00:	1d1a      	adds	r2, r3, #4
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	9203      	str	r2, [sp, #12]
 8008b06:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008b0a:	3402      	adds	r4, #2
 8008b0c:	9305      	str	r3, [sp, #20]
 8008b0e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008be4 <_vfiprintf_r+0x22c>
 8008b12:	7821      	ldrb	r1, [r4, #0]
 8008b14:	2203      	movs	r2, #3
 8008b16:	4650      	mov	r0, sl
 8008b18:	f7f7 fb8a 	bl	8000230 <memchr>
 8008b1c:	b138      	cbz	r0, 8008b2e <_vfiprintf_r+0x176>
 8008b1e:	9b04      	ldr	r3, [sp, #16]
 8008b20:	eba0 000a 	sub.w	r0, r0, sl
 8008b24:	2240      	movs	r2, #64	@ 0x40
 8008b26:	4082      	lsls	r2, r0
 8008b28:	4313      	orrs	r3, r2
 8008b2a:	3401      	adds	r4, #1
 8008b2c:	9304      	str	r3, [sp, #16]
 8008b2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b32:	4829      	ldr	r0, [pc, #164]	@ (8008bd8 <_vfiprintf_r+0x220>)
 8008b34:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b38:	2206      	movs	r2, #6
 8008b3a:	f7f7 fb79 	bl	8000230 <memchr>
 8008b3e:	2800      	cmp	r0, #0
 8008b40:	d03f      	beq.n	8008bc2 <_vfiprintf_r+0x20a>
 8008b42:	4b26      	ldr	r3, [pc, #152]	@ (8008bdc <_vfiprintf_r+0x224>)
 8008b44:	bb1b      	cbnz	r3, 8008b8e <_vfiprintf_r+0x1d6>
 8008b46:	9b03      	ldr	r3, [sp, #12]
 8008b48:	3307      	adds	r3, #7
 8008b4a:	f023 0307 	bic.w	r3, r3, #7
 8008b4e:	3308      	adds	r3, #8
 8008b50:	9303      	str	r3, [sp, #12]
 8008b52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b54:	443b      	add	r3, r7
 8008b56:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b58:	e76a      	b.n	8008a30 <_vfiprintf_r+0x78>
 8008b5a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b5e:	460c      	mov	r4, r1
 8008b60:	2001      	movs	r0, #1
 8008b62:	e7a8      	b.n	8008ab6 <_vfiprintf_r+0xfe>
 8008b64:	2300      	movs	r3, #0
 8008b66:	3401      	adds	r4, #1
 8008b68:	9305      	str	r3, [sp, #20]
 8008b6a:	4619      	mov	r1, r3
 8008b6c:	f04f 0c0a 	mov.w	ip, #10
 8008b70:	4620      	mov	r0, r4
 8008b72:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b76:	3a30      	subs	r2, #48	@ 0x30
 8008b78:	2a09      	cmp	r2, #9
 8008b7a:	d903      	bls.n	8008b84 <_vfiprintf_r+0x1cc>
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d0c6      	beq.n	8008b0e <_vfiprintf_r+0x156>
 8008b80:	9105      	str	r1, [sp, #20]
 8008b82:	e7c4      	b.n	8008b0e <_vfiprintf_r+0x156>
 8008b84:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b88:	4604      	mov	r4, r0
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	e7f0      	b.n	8008b70 <_vfiprintf_r+0x1b8>
 8008b8e:	ab03      	add	r3, sp, #12
 8008b90:	9300      	str	r3, [sp, #0]
 8008b92:	462a      	mov	r2, r5
 8008b94:	4b12      	ldr	r3, [pc, #72]	@ (8008be0 <_vfiprintf_r+0x228>)
 8008b96:	a904      	add	r1, sp, #16
 8008b98:	4630      	mov	r0, r6
 8008b9a:	f7fd fc6f 	bl	800647c <_printf_float>
 8008b9e:	4607      	mov	r7, r0
 8008ba0:	1c78      	adds	r0, r7, #1
 8008ba2:	d1d6      	bne.n	8008b52 <_vfiprintf_r+0x19a>
 8008ba4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ba6:	07d9      	lsls	r1, r3, #31
 8008ba8:	d405      	bmi.n	8008bb6 <_vfiprintf_r+0x1fe>
 8008baa:	89ab      	ldrh	r3, [r5, #12]
 8008bac:	059a      	lsls	r2, r3, #22
 8008bae:	d402      	bmi.n	8008bb6 <_vfiprintf_r+0x1fe>
 8008bb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008bb2:	f7fe f9ef 	bl	8006f94 <__retarget_lock_release_recursive>
 8008bb6:	89ab      	ldrh	r3, [r5, #12]
 8008bb8:	065b      	lsls	r3, r3, #25
 8008bba:	f53f af1f 	bmi.w	80089fc <_vfiprintf_r+0x44>
 8008bbe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008bc0:	e71e      	b.n	8008a00 <_vfiprintf_r+0x48>
 8008bc2:	ab03      	add	r3, sp, #12
 8008bc4:	9300      	str	r3, [sp, #0]
 8008bc6:	462a      	mov	r2, r5
 8008bc8:	4b05      	ldr	r3, [pc, #20]	@ (8008be0 <_vfiprintf_r+0x228>)
 8008bca:	a904      	add	r1, sp, #16
 8008bcc:	4630      	mov	r0, r6
 8008bce:	f7fd feed 	bl	80069ac <_printf_i>
 8008bd2:	e7e4      	b.n	8008b9e <_vfiprintf_r+0x1e6>
 8008bd4:	080092a8 	.word	0x080092a8
 8008bd8:	080092b2 	.word	0x080092b2
 8008bdc:	0800647d 	.word	0x0800647d
 8008be0:	08008995 	.word	0x08008995
 8008be4:	080092ae 	.word	0x080092ae

08008be8 <__swbuf_r>:
 8008be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bea:	460e      	mov	r6, r1
 8008bec:	4614      	mov	r4, r2
 8008bee:	4605      	mov	r5, r0
 8008bf0:	b118      	cbz	r0, 8008bfa <__swbuf_r+0x12>
 8008bf2:	6a03      	ldr	r3, [r0, #32]
 8008bf4:	b90b      	cbnz	r3, 8008bfa <__swbuf_r+0x12>
 8008bf6:	f7fe f885 	bl	8006d04 <__sinit>
 8008bfa:	69a3      	ldr	r3, [r4, #24]
 8008bfc:	60a3      	str	r3, [r4, #8]
 8008bfe:	89a3      	ldrh	r3, [r4, #12]
 8008c00:	071a      	lsls	r2, r3, #28
 8008c02:	d501      	bpl.n	8008c08 <__swbuf_r+0x20>
 8008c04:	6923      	ldr	r3, [r4, #16]
 8008c06:	b943      	cbnz	r3, 8008c1a <__swbuf_r+0x32>
 8008c08:	4621      	mov	r1, r4
 8008c0a:	4628      	mov	r0, r5
 8008c0c:	f000 f82a 	bl	8008c64 <__swsetup_r>
 8008c10:	b118      	cbz	r0, 8008c1a <__swbuf_r+0x32>
 8008c12:	f04f 37ff 	mov.w	r7, #4294967295
 8008c16:	4638      	mov	r0, r7
 8008c18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c1a:	6823      	ldr	r3, [r4, #0]
 8008c1c:	6922      	ldr	r2, [r4, #16]
 8008c1e:	1a98      	subs	r0, r3, r2
 8008c20:	6963      	ldr	r3, [r4, #20]
 8008c22:	b2f6      	uxtb	r6, r6
 8008c24:	4283      	cmp	r3, r0
 8008c26:	4637      	mov	r7, r6
 8008c28:	dc05      	bgt.n	8008c36 <__swbuf_r+0x4e>
 8008c2a:	4621      	mov	r1, r4
 8008c2c:	4628      	mov	r0, r5
 8008c2e:	f7ff fdb7 	bl	80087a0 <_fflush_r>
 8008c32:	2800      	cmp	r0, #0
 8008c34:	d1ed      	bne.n	8008c12 <__swbuf_r+0x2a>
 8008c36:	68a3      	ldr	r3, [r4, #8]
 8008c38:	3b01      	subs	r3, #1
 8008c3a:	60a3      	str	r3, [r4, #8]
 8008c3c:	6823      	ldr	r3, [r4, #0]
 8008c3e:	1c5a      	adds	r2, r3, #1
 8008c40:	6022      	str	r2, [r4, #0]
 8008c42:	701e      	strb	r6, [r3, #0]
 8008c44:	6962      	ldr	r2, [r4, #20]
 8008c46:	1c43      	adds	r3, r0, #1
 8008c48:	429a      	cmp	r2, r3
 8008c4a:	d004      	beq.n	8008c56 <__swbuf_r+0x6e>
 8008c4c:	89a3      	ldrh	r3, [r4, #12]
 8008c4e:	07db      	lsls	r3, r3, #31
 8008c50:	d5e1      	bpl.n	8008c16 <__swbuf_r+0x2e>
 8008c52:	2e0a      	cmp	r6, #10
 8008c54:	d1df      	bne.n	8008c16 <__swbuf_r+0x2e>
 8008c56:	4621      	mov	r1, r4
 8008c58:	4628      	mov	r0, r5
 8008c5a:	f7ff fda1 	bl	80087a0 <_fflush_r>
 8008c5e:	2800      	cmp	r0, #0
 8008c60:	d0d9      	beq.n	8008c16 <__swbuf_r+0x2e>
 8008c62:	e7d6      	b.n	8008c12 <__swbuf_r+0x2a>

08008c64 <__swsetup_r>:
 8008c64:	b538      	push	{r3, r4, r5, lr}
 8008c66:	4b29      	ldr	r3, [pc, #164]	@ (8008d0c <__swsetup_r+0xa8>)
 8008c68:	4605      	mov	r5, r0
 8008c6a:	6818      	ldr	r0, [r3, #0]
 8008c6c:	460c      	mov	r4, r1
 8008c6e:	b118      	cbz	r0, 8008c78 <__swsetup_r+0x14>
 8008c70:	6a03      	ldr	r3, [r0, #32]
 8008c72:	b90b      	cbnz	r3, 8008c78 <__swsetup_r+0x14>
 8008c74:	f7fe f846 	bl	8006d04 <__sinit>
 8008c78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c7c:	0719      	lsls	r1, r3, #28
 8008c7e:	d422      	bmi.n	8008cc6 <__swsetup_r+0x62>
 8008c80:	06da      	lsls	r2, r3, #27
 8008c82:	d407      	bmi.n	8008c94 <__swsetup_r+0x30>
 8008c84:	2209      	movs	r2, #9
 8008c86:	602a      	str	r2, [r5, #0]
 8008c88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c8c:	81a3      	strh	r3, [r4, #12]
 8008c8e:	f04f 30ff 	mov.w	r0, #4294967295
 8008c92:	e033      	b.n	8008cfc <__swsetup_r+0x98>
 8008c94:	0758      	lsls	r0, r3, #29
 8008c96:	d512      	bpl.n	8008cbe <__swsetup_r+0x5a>
 8008c98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c9a:	b141      	cbz	r1, 8008cae <__swsetup_r+0x4a>
 8008c9c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008ca0:	4299      	cmp	r1, r3
 8008ca2:	d002      	beq.n	8008caa <__swsetup_r+0x46>
 8008ca4:	4628      	mov	r0, r5
 8008ca6:	f7fe ffd3 	bl	8007c50 <_free_r>
 8008caa:	2300      	movs	r3, #0
 8008cac:	6363      	str	r3, [r4, #52]	@ 0x34
 8008cae:	89a3      	ldrh	r3, [r4, #12]
 8008cb0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008cb4:	81a3      	strh	r3, [r4, #12]
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	6063      	str	r3, [r4, #4]
 8008cba:	6923      	ldr	r3, [r4, #16]
 8008cbc:	6023      	str	r3, [r4, #0]
 8008cbe:	89a3      	ldrh	r3, [r4, #12]
 8008cc0:	f043 0308 	orr.w	r3, r3, #8
 8008cc4:	81a3      	strh	r3, [r4, #12]
 8008cc6:	6923      	ldr	r3, [r4, #16]
 8008cc8:	b94b      	cbnz	r3, 8008cde <__swsetup_r+0x7a>
 8008cca:	89a3      	ldrh	r3, [r4, #12]
 8008ccc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008cd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008cd4:	d003      	beq.n	8008cde <__swsetup_r+0x7a>
 8008cd6:	4621      	mov	r1, r4
 8008cd8:	4628      	mov	r0, r5
 8008cda:	f000 f883 	bl	8008de4 <__smakebuf_r>
 8008cde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ce2:	f013 0201 	ands.w	r2, r3, #1
 8008ce6:	d00a      	beq.n	8008cfe <__swsetup_r+0x9a>
 8008ce8:	2200      	movs	r2, #0
 8008cea:	60a2      	str	r2, [r4, #8]
 8008cec:	6962      	ldr	r2, [r4, #20]
 8008cee:	4252      	negs	r2, r2
 8008cf0:	61a2      	str	r2, [r4, #24]
 8008cf2:	6922      	ldr	r2, [r4, #16]
 8008cf4:	b942      	cbnz	r2, 8008d08 <__swsetup_r+0xa4>
 8008cf6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008cfa:	d1c5      	bne.n	8008c88 <__swsetup_r+0x24>
 8008cfc:	bd38      	pop	{r3, r4, r5, pc}
 8008cfe:	0799      	lsls	r1, r3, #30
 8008d00:	bf58      	it	pl
 8008d02:	6962      	ldrpl	r2, [r4, #20]
 8008d04:	60a2      	str	r2, [r4, #8]
 8008d06:	e7f4      	b.n	8008cf2 <__swsetup_r+0x8e>
 8008d08:	2000      	movs	r0, #0
 8008d0a:	e7f7      	b.n	8008cfc <__swsetup_r+0x98>
 8008d0c:	200002b4 	.word	0x200002b4

08008d10 <_raise_r>:
 8008d10:	291f      	cmp	r1, #31
 8008d12:	b538      	push	{r3, r4, r5, lr}
 8008d14:	4605      	mov	r5, r0
 8008d16:	460c      	mov	r4, r1
 8008d18:	d904      	bls.n	8008d24 <_raise_r+0x14>
 8008d1a:	2316      	movs	r3, #22
 8008d1c:	6003      	str	r3, [r0, #0]
 8008d1e:	f04f 30ff 	mov.w	r0, #4294967295
 8008d22:	bd38      	pop	{r3, r4, r5, pc}
 8008d24:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008d26:	b112      	cbz	r2, 8008d2e <_raise_r+0x1e>
 8008d28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008d2c:	b94b      	cbnz	r3, 8008d42 <_raise_r+0x32>
 8008d2e:	4628      	mov	r0, r5
 8008d30:	f000 f830 	bl	8008d94 <_getpid_r>
 8008d34:	4622      	mov	r2, r4
 8008d36:	4601      	mov	r1, r0
 8008d38:	4628      	mov	r0, r5
 8008d3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d3e:	f000 b817 	b.w	8008d70 <_kill_r>
 8008d42:	2b01      	cmp	r3, #1
 8008d44:	d00a      	beq.n	8008d5c <_raise_r+0x4c>
 8008d46:	1c59      	adds	r1, r3, #1
 8008d48:	d103      	bne.n	8008d52 <_raise_r+0x42>
 8008d4a:	2316      	movs	r3, #22
 8008d4c:	6003      	str	r3, [r0, #0]
 8008d4e:	2001      	movs	r0, #1
 8008d50:	e7e7      	b.n	8008d22 <_raise_r+0x12>
 8008d52:	2100      	movs	r1, #0
 8008d54:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008d58:	4620      	mov	r0, r4
 8008d5a:	4798      	blx	r3
 8008d5c:	2000      	movs	r0, #0
 8008d5e:	e7e0      	b.n	8008d22 <_raise_r+0x12>

08008d60 <raise>:
 8008d60:	4b02      	ldr	r3, [pc, #8]	@ (8008d6c <raise+0xc>)
 8008d62:	4601      	mov	r1, r0
 8008d64:	6818      	ldr	r0, [r3, #0]
 8008d66:	f7ff bfd3 	b.w	8008d10 <_raise_r>
 8008d6a:	bf00      	nop
 8008d6c:	200002b4 	.word	0x200002b4

08008d70 <_kill_r>:
 8008d70:	b538      	push	{r3, r4, r5, lr}
 8008d72:	4d07      	ldr	r5, [pc, #28]	@ (8008d90 <_kill_r+0x20>)
 8008d74:	2300      	movs	r3, #0
 8008d76:	4604      	mov	r4, r0
 8008d78:	4608      	mov	r0, r1
 8008d7a:	4611      	mov	r1, r2
 8008d7c:	602b      	str	r3, [r5, #0]
 8008d7e:	f7f9 fb66 	bl	800244e <_kill>
 8008d82:	1c43      	adds	r3, r0, #1
 8008d84:	d102      	bne.n	8008d8c <_kill_r+0x1c>
 8008d86:	682b      	ldr	r3, [r5, #0]
 8008d88:	b103      	cbz	r3, 8008d8c <_kill_r+0x1c>
 8008d8a:	6023      	str	r3, [r4, #0]
 8008d8c:	bd38      	pop	{r3, r4, r5, pc}
 8008d8e:	bf00      	nop
 8008d90:	20000b6c 	.word	0x20000b6c

08008d94 <_getpid_r>:
 8008d94:	f7f9 bb53 	b.w	800243e <_getpid>

08008d98 <__swhatbuf_r>:
 8008d98:	b570      	push	{r4, r5, r6, lr}
 8008d9a:	460c      	mov	r4, r1
 8008d9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008da0:	2900      	cmp	r1, #0
 8008da2:	b096      	sub	sp, #88	@ 0x58
 8008da4:	4615      	mov	r5, r2
 8008da6:	461e      	mov	r6, r3
 8008da8:	da0d      	bge.n	8008dc6 <__swhatbuf_r+0x2e>
 8008daa:	89a3      	ldrh	r3, [r4, #12]
 8008dac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008db0:	f04f 0100 	mov.w	r1, #0
 8008db4:	bf14      	ite	ne
 8008db6:	2340      	movne	r3, #64	@ 0x40
 8008db8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008dbc:	2000      	movs	r0, #0
 8008dbe:	6031      	str	r1, [r6, #0]
 8008dc0:	602b      	str	r3, [r5, #0]
 8008dc2:	b016      	add	sp, #88	@ 0x58
 8008dc4:	bd70      	pop	{r4, r5, r6, pc}
 8008dc6:	466a      	mov	r2, sp
 8008dc8:	f000 f848 	bl	8008e5c <_fstat_r>
 8008dcc:	2800      	cmp	r0, #0
 8008dce:	dbec      	blt.n	8008daa <__swhatbuf_r+0x12>
 8008dd0:	9901      	ldr	r1, [sp, #4]
 8008dd2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008dd6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008dda:	4259      	negs	r1, r3
 8008ddc:	4159      	adcs	r1, r3
 8008dde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008de2:	e7eb      	b.n	8008dbc <__swhatbuf_r+0x24>

08008de4 <__smakebuf_r>:
 8008de4:	898b      	ldrh	r3, [r1, #12]
 8008de6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008de8:	079d      	lsls	r5, r3, #30
 8008dea:	4606      	mov	r6, r0
 8008dec:	460c      	mov	r4, r1
 8008dee:	d507      	bpl.n	8008e00 <__smakebuf_r+0x1c>
 8008df0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008df4:	6023      	str	r3, [r4, #0]
 8008df6:	6123      	str	r3, [r4, #16]
 8008df8:	2301      	movs	r3, #1
 8008dfa:	6163      	str	r3, [r4, #20]
 8008dfc:	b003      	add	sp, #12
 8008dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e00:	ab01      	add	r3, sp, #4
 8008e02:	466a      	mov	r2, sp
 8008e04:	f7ff ffc8 	bl	8008d98 <__swhatbuf_r>
 8008e08:	9f00      	ldr	r7, [sp, #0]
 8008e0a:	4605      	mov	r5, r0
 8008e0c:	4639      	mov	r1, r7
 8008e0e:	4630      	mov	r0, r6
 8008e10:	f7fd f990 	bl	8006134 <_malloc_r>
 8008e14:	b948      	cbnz	r0, 8008e2a <__smakebuf_r+0x46>
 8008e16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e1a:	059a      	lsls	r2, r3, #22
 8008e1c:	d4ee      	bmi.n	8008dfc <__smakebuf_r+0x18>
 8008e1e:	f023 0303 	bic.w	r3, r3, #3
 8008e22:	f043 0302 	orr.w	r3, r3, #2
 8008e26:	81a3      	strh	r3, [r4, #12]
 8008e28:	e7e2      	b.n	8008df0 <__smakebuf_r+0xc>
 8008e2a:	89a3      	ldrh	r3, [r4, #12]
 8008e2c:	6020      	str	r0, [r4, #0]
 8008e2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e32:	81a3      	strh	r3, [r4, #12]
 8008e34:	9b01      	ldr	r3, [sp, #4]
 8008e36:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008e3a:	b15b      	cbz	r3, 8008e54 <__smakebuf_r+0x70>
 8008e3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e40:	4630      	mov	r0, r6
 8008e42:	f000 f81d 	bl	8008e80 <_isatty_r>
 8008e46:	b128      	cbz	r0, 8008e54 <__smakebuf_r+0x70>
 8008e48:	89a3      	ldrh	r3, [r4, #12]
 8008e4a:	f023 0303 	bic.w	r3, r3, #3
 8008e4e:	f043 0301 	orr.w	r3, r3, #1
 8008e52:	81a3      	strh	r3, [r4, #12]
 8008e54:	89a3      	ldrh	r3, [r4, #12]
 8008e56:	431d      	orrs	r5, r3
 8008e58:	81a5      	strh	r5, [r4, #12]
 8008e5a:	e7cf      	b.n	8008dfc <__smakebuf_r+0x18>

08008e5c <_fstat_r>:
 8008e5c:	b538      	push	{r3, r4, r5, lr}
 8008e5e:	4d07      	ldr	r5, [pc, #28]	@ (8008e7c <_fstat_r+0x20>)
 8008e60:	2300      	movs	r3, #0
 8008e62:	4604      	mov	r4, r0
 8008e64:	4608      	mov	r0, r1
 8008e66:	4611      	mov	r1, r2
 8008e68:	602b      	str	r3, [r5, #0]
 8008e6a:	f7f9 fb50 	bl	800250e <_fstat>
 8008e6e:	1c43      	adds	r3, r0, #1
 8008e70:	d102      	bne.n	8008e78 <_fstat_r+0x1c>
 8008e72:	682b      	ldr	r3, [r5, #0]
 8008e74:	b103      	cbz	r3, 8008e78 <_fstat_r+0x1c>
 8008e76:	6023      	str	r3, [r4, #0]
 8008e78:	bd38      	pop	{r3, r4, r5, pc}
 8008e7a:	bf00      	nop
 8008e7c:	20000b6c 	.word	0x20000b6c

08008e80 <_isatty_r>:
 8008e80:	b538      	push	{r3, r4, r5, lr}
 8008e82:	4d06      	ldr	r5, [pc, #24]	@ (8008e9c <_isatty_r+0x1c>)
 8008e84:	2300      	movs	r3, #0
 8008e86:	4604      	mov	r4, r0
 8008e88:	4608      	mov	r0, r1
 8008e8a:	602b      	str	r3, [r5, #0]
 8008e8c:	f7f9 fb4f 	bl	800252e <_isatty>
 8008e90:	1c43      	adds	r3, r0, #1
 8008e92:	d102      	bne.n	8008e9a <_isatty_r+0x1a>
 8008e94:	682b      	ldr	r3, [r5, #0]
 8008e96:	b103      	cbz	r3, 8008e9a <_isatty_r+0x1a>
 8008e98:	6023      	str	r3, [r4, #0]
 8008e9a:	bd38      	pop	{r3, r4, r5, pc}
 8008e9c:	20000b6c 	.word	0x20000b6c

08008ea0 <_init>:
 8008ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ea2:	bf00      	nop
 8008ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ea6:	bc08      	pop	{r3}
 8008ea8:	469e      	mov	lr, r3
 8008eaa:	4770      	bx	lr

08008eac <_fini>:
 8008eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eae:	bf00      	nop
 8008eb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008eb2:	bc08      	pop	{r3}
 8008eb4:	469e      	mov	lr, r3
 8008eb6:	4770      	bx	lr
