<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>dut</TopModelName>
        <TargetClockPeriod>8.50</TargetClockPeriod>
        <ClockUncertainty>2.30</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.147</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>207</Best-caseLatency>
            <Average-caseLatency>3080790</Average-caseLatency>
            <Worst-caseLatency>66757594</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.760 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>26.187 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.567 sec</Worst-caseRealTimeLatency>
            <Interval-min>208</Interval-min>
            <Interval-max>66757595</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <POWM_LOOP>
                <TripCount>1024</TripCount>
                <Latency>
                    <range>
                        <min>9216</min>
                        <max>66728960</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>78336</min>
                        <max>567196160</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>9</min>
                        <max>65165</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </POWM_LOOP>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>80</BRAM_18K>
            <DSP>45</DSP>
            <FF>25986</FF>
            <LUT>33926</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>strm_in_dout</name>
            <Object>strm_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_in_empty_n</name>
            <Object>strm_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_in_read</name>
            <Object>strm_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_out_din</name>
            <Object>strm_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_out_full_n</name>
            <Object>strm_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_out_write</name>
            <Object>strm_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>dut</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_dut_Pipeline_READ_LOOP_fu_5385</InstName>
                    <ModuleName>dut_Pipeline_READ_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5385</ID>
                    <BindInstances>add_ln17_fu_77_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dut_Pipeline_READ_LOOP3_fu_5392</InstName>
                    <ModuleName>dut_Pipeline_READ_LOOP3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5392</ID>
                    <BindInstances>add_ln17_fu_77_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dut_Pipeline_READ_LOOP4_fu_5399</InstName>
                    <ModuleName>dut_Pipeline_READ_LOOP4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5399</ID>
                    <BindInstances>add_ln17_fu_77_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dut_Pipeline_VITIS_LOOP_14_1_fu_5406</InstName>
                    <ModuleName>dut_Pipeline_VITIS_LOOP_14_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5406</ID>
                    <BindInstances>add_ln14_fu_94_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_divide_fu_5412</InstName>
                    <ModuleName>divide</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5412</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_divide_Pipeline_NORMALIZE_fu_2815</InstName>
                            <ModuleName>divide_Pipeline_NORMALIZE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2815</ID>
                            <BindInstances>d_1_fu_170_p2 magic_3_fu_176_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_divide_Pipeline_SHIFT_fu_2822</InstName>
                            <ModuleName>divide_Pipeline_SHIFT</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2822</ID>
                            <BindInstances>add_ln220_fu_239_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_divide_Pipeline_SHIFT5_fu_2838</InstName>
                            <ModuleName>divide_Pipeline_SHIFT5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2838</ID>
                            <BindInstances>add_ln220_fu_239_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_divide_Pipeline_CLEAR_UPPER_fu_2854</InstName>
                            <ModuleName>divide_Pipeline_CLEAR_UPPER</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2854</ID>
                            <BindInstances>add_ln204_fu_133_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_divide_Pipeline_PARTIAL_fu_2864</InstName>
                            <ModuleName>divide_Pipeline_PARTIAL</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2864</ID>
                            <BindInstances>mul_64ns_64ns_128_3_1_U27 k_V_fu_262_p2 mul_64ns_64ns_128_3_1_U28 k_V_15_fu_284_p2 add_ln151_fu_231_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_divide_Pipeline_COMPARE_fu_2878</InstName>
                            <ModuleName>divide_Pipeline_COMPARE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2878</ID>
                            <BindInstances>add_ln167_fu_255_p2 add_ln170_fu_306_p2 add_ln167_1_fu_326_p2 i_fu_356_p2 y_3_fu_362_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_divide_Pipeline_ADJUST_fu_2889</InstName>
                            <ModuleName>divide_Pipeline_ADJUST</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2889</ID>
                            <BindInstances>add_ln177_fu_121_p2 add_ln229_fu_158_p2 k_V_16_fu_163_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_divide_Pipeline_REM_fu_2899</InstName>
                            <ModuleName>divide_Pipeline_REM</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2899</ID>
                            <BindInstances>add_ln197_fu_184_p2 add_ln229_fu_276_p2 k_V_10_fu_281_p2 add_ln197_1_fu_236_p2 newFirst_fu_319_p2 k_V_12_fu_324_p2 add_ln194_fu_341_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_divide_Pipeline_SHIFT6_fu_2911</InstName>
                            <ModuleName>divide_Pipeline_SHIFT6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2911</ID>
                            <BindInstances>add_ln241_fu_186_p2 add_ln241_2_fu_203_p2 x_5_fu_214_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>w_digits_data_V_U add_ln112_fu_3310_p2 add_ln121_fu_3345_p2 add_ln127_fu_3358_p2 s_fu_3373_p2 grp_fu_3095_p2 s_1_fu_3447_p2 grp_fu_3095_p2 sub_ln139_fu_3520_p2 x_7_fu_3563_p2 add_ln141_fu_3582_p2 add_ln143_fu_3588_p2 add_ln144_fu_3623_p2 mul_64ns_65ns_192_3_1_U59 trial_1_fu_3726_p2 add_ln170_fu_3737_p2 add_ln172_fu_3744_p2 add_ln172_1_fu_3769_p2 qhat_V_2_fu_3820_p2 add_ln223_fu_3841_p2 grp_fu_3095_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_operator_lt_fu_5420</InstName>
                    <ModuleName>operator_lt</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5420</ID>
                    <BindInstances>n_1_fu_1906_p2 n_2_fu_1927_p2 add_ln258_fu_1933_p2 n_3_fu_1960_p2 add_ln258_1_fu_1966_p2 n_4_fu_1993_p2 add_ln258_2_fu_1999_p2 n_5_fu_2026_p2 add_ln258_3_fu_2032_p2 n_6_fu_2059_p2 add_ln258_4_fu_2065_p2 n_7_fu_2092_p2 add_ln258_5_fu_2098_p2 n_8_fu_2125_p2 add_ln258_6_fu_2131_p2 n_9_fu_2158_p2 add_ln258_7_fu_2164_p2 n_10_fu_2191_p2 add_ln258_8_fu_2197_p2 n_11_fu_2224_p2 add_ln258_9_fu_2230_p2 n_12_fu_2257_p2 add_ln258_10_fu_2263_p2 n_13_fu_2290_p2 add_ln258_11_fu_2296_p2 n_14_fu_2323_p2 add_ln258_12_fu_2329_p2 n_15_fu_2356_p2 add_ln258_13_fu_2362_p2 n_16_fu_2389_p2 n_17_fu_2422_p2 n_18_fu_2449_p2 add_ln258_15_fu_2455_p2 n_19_fu_2482_p2 add_ln258_16_fu_2488_p2 n_20_fu_2515_p2 add_ln258_17_fu_2521_p2 n_21_fu_2548_p2 add_ln258_18_fu_2554_p2 n_22_fu_2581_p2 add_ln258_19_fu_2587_p2 n_23_fu_2614_p2 add_ln258_20_fu_2620_p2 n_24_fu_2647_p2 add_ln258_21_fu_2653_p2 n_25_fu_2680_p2 add_ln258_22_fu_2686_p2 n_26_fu_2713_p2 add_ln258_23_fu_2719_p2 n_27_fu_2746_p2 add_ln258_24_fu_2752_p2 n_28_fu_2779_p2 add_ln258_25_fu_2785_p2 n_29_fu_2812_p2 add_ln258_26_fu_2818_p2 n_30_fu_2845_p2 add_ln258_27_fu_2851_p2 add_ln257_fu_2878_p2 add_ln258_28_fu_2906_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_operator_mul_fu_5426</InstName>
                    <ModuleName>operator_mul</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5426</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_operator_Pipeline_OUTER_INNER_fu_371</InstName>
                            <ModuleName>operator_Pipeline_OUTER_INNER</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>371</ID>
                            <BindInstances>add_ln88_fu_154_p2 add_ln88_1_fu_182_p2 add_ln93_fu_230_p2 add_ln885_fu_319_p2 k_V_1_fu_331_p2 add_ln223_fu_336_p2 add_ln93_1_fu_250_p2 add_ln885_2_fu_360_p2 k_V_3_fu_372_p2 add_ln223_1_fu_377_p2 add_ln91_fu_268_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_dut_Pipeline_SHIFT_fu_5433</InstName>
                    <ModuleName>dut_Pipeline_SHIFT</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5433</ID>
                    <BindInstances>add_ln241_fu_146_p2 add_ln241_1_fu_163_p2 x_3_fu_174_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_operator_1_fu_5440</InstName>
                    <ModuleName>operator_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5440</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_operator_1_Pipeline_OUTER_INNER_fu_369</InstName>
                            <ModuleName>operator_1_Pipeline_OUTER_INNER</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>369</ID>
                            <BindInstances>add_ln88_1_fu_147_p2 add_ln88_fu_175_p2 add_ln93_fu_223_p2 add_ln885_fu_312_p2 k_V_6_fu_324_p2 add_ln223_fu_329_p2 add_ln93_1_fu_243_p2 add_ln885_2_fu_353_p2 k_V_7_fu_365_p2 add_ln223_1_fu_370_p2 add_ln91_fu_261_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_dut_Pipeline_WRITE_LOOP_fu_5446</InstName>
                    <ModuleName>dut_Pipeline_WRITE_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5446</ID>
                    <BindInstances>add_ln32_fu_82_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>q_digits_data_V_U agg_tmp2_i99_i_U q_digits_data_V_1_U agg_tmp2_i43_i_U q_digits_data_V_2_U agg_tmp2_i_i33_U result_digits_data_V_U b_digits_data_V_U e_digits_data_V_U zero_digits_data_V_U r_digits_data_V_U r_digits_data_V_1_U u_digits_data_V_2_U r_digits_data_V_2_U u_digits_data_V_3_U modulus_digits_data_V_U num_digits_data_V_U base_digits_data_V_U exponent_digits_data_V_U modulus_digits_data_V_2_U i_2_fu_5529_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>dut_Pipeline_READ_LOOP</Name>
            <Loops>
                <READ_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>3.368</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.297 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.297 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.297 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_LOOP>
                        <Name>READ_LOOP</Name>
                        <TripCount>16</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.281 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </READ_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>85</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_77_p2" SOURCE="fpga_rsa.cc:17" URAM="0" VARIABLE="add_ln17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dut_Pipeline_READ_LOOP3</Name>
            <Loops>
                <READ_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>3.368</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.297 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.297 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.297 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_LOOP>
                        <Name>READ_LOOP</Name>
                        <TripCount>16</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.281 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </READ_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>85</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_77_p2" SOURCE="fpga_rsa.cc:17" URAM="0" VARIABLE="add_ln17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dut_Pipeline_READ_LOOP4</Name>
            <Loops>
                <READ_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>3.368</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.297 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.297 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.297 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_LOOP>
                        <Name>READ_LOOP</Name>
                        <TripCount>16</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.281 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </READ_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>85</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_77_p2" SOURCE="fpga_rsa.cc:17" URAM="0" VARIABLE="add_ln17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dut_Pipeline_VITIS_LOOP_14_1</Name>
            <Loops>
                <VITIS_LOOP_14_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>6.030</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>36</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>51.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.306 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.578 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_14_1>
                        <Name>VITIS_LOOP_14_1</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>32</max>
                            </range>
                        </TripCount>
                        <Latency>4 ~ 66</Latency>
                        <AbsoluteTimeLatency>34.000 ns ~ 0.561 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_14_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>150</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_94_p2" SOURCE="./bignum.h:14" URAM="0" VARIABLE="add_ln14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>divide_Pipeline_NORMALIZE</Name>
            <Loops>
                <NORMALIZE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>5.352</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.500 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.153 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.289 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NORMALIZE>
                        <Name>NORMALIZE</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>32</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 32</Latency>
                        <AbsoluteTimeLatency>8.500 ns ~ 0.272 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </NORMALIZE>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>83</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>187</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NORMALIZE" OPTYPE="add" PRAGMA="" RTLNAME="d_1_fu_170_p2" SOURCE="./bignum.h:127" URAM="0" VARIABLE="d_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NORMALIZE" OPTYPE="add" PRAGMA="" RTLNAME="magic_3_fu_176_p2" SOURCE="./bignum.h:123" URAM="0" VARIABLE="magic_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>divide_Pipeline_SHIFT</Name>
            <Loops>
                <SHIFT/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>6.183</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>38</Worst-caseLatency>
                    <Best-caseRealTimeLatency>68.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.187 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.323 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8 ~ 38</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SHIFT>
                        <Name>SHIFT</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>5 ~ 35</Latency>
                        <AbsoluteTimeLatency>42.500 ns ~ 0.297 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SHIFT>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>682</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2315</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SHIFT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_239_p2" SOURCE="./bignum.h:220" URAM="0" VARIABLE="add_ln220"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>divide_Pipeline_SHIFT5</Name>
            <Loops>
                <SHIFT/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>6.183</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>38</Worst-caseLatency>
                    <Best-caseRealTimeLatency>68.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.187 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.323 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8 ~ 38</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SHIFT>
                        <Name>SHIFT</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>5 ~ 35</Latency>
                        <AbsoluteTimeLatency>42.500 ns ~ 0.297 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SHIFT>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>682</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2315</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SHIFT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_239_p2" SOURCE="./bignum.h:220" URAM="0" VARIABLE="add_ln220"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>divide_Pipeline_PARTIAL</Name>
            <Loops>
                <PARTIAL/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>5.352</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>25</Average-caseLatency>
                    <Worst-caseLatency>41</Worst-caseLatency>
                    <Best-caseRealTimeLatency>85.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.212 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.348 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10 ~ 41</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PARTIAL>
                        <Name>PARTIAL</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>8 ~ 38</Latency>
                        <AbsoluteTimeLatency>68.000 ns ~ 0.323 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </PARTIAL>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>18</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>1255</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>744</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="dsp" LATENCY="2" LOOP="PARTIAL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_3_1_U27" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="mul_ln885"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PARTIAL" OPTYPE="add" PRAGMA="" RTLNAME="k_V_fu_262_p2" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="k_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="dsp" LATENCY="2" LOOP="PARTIAL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_3_1_U28" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="mul_ln885_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PARTIAL" OPTYPE="add" PRAGMA="" RTLNAME="k_V_15_fu_284_p2" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="k_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PARTIAL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_fu_231_p2" SOURCE="./bignum.h:151" URAM="0" VARIABLE="add_ln151"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>divide_Pipeline_COMPARE</Name>
            <Loops>
                <COMPARE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>5.124</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13</Best-caseLatency>
                    <Average-caseLatency>56</Average-caseLatency>
                    <Worst-caseLatency>104</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.111 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.476 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.884 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13 ~ 104</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <COMPARE>
                        <Name>COMPARE</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>11 ~ 101</Latency>
                        <AbsoluteTimeLatency>93.500 ns ~ 0.859 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </COMPARE>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>322</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>386</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COMPARE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_fu_255_p2" SOURCE="./bignum.h:167" URAM="0" VARIABLE="add_ln167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COMPARE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_fu_306_p2" SOURCE="./bignum.h:170" URAM="0" VARIABLE="add_ln170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COMPARE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_1_fu_326_p2" SOURCE="./bignum.h:167" URAM="0" VARIABLE="add_ln167_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COMPARE" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_356_p2" SOURCE="./bignum.h:170" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COMPARE" OPTYPE="add" PRAGMA="" RTLNAME="y_3_fu_362_p2" SOURCE="./bignum.h:165" URAM="0" VARIABLE="y_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>divide_Pipeline_ADJUST</Name>
            <Loops>
                <ADJUST/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>5.336</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>42.500 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.297 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 67</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ADJUST>
                        <Name>ADJUST</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>32</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 65</Latency>
                        <AbsoluteTimeLatency>25.500 ns ~ 0.552 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ADJUST>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>284</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>261</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ADJUST" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_121_p2" SOURCE="./bignum.h:177" URAM="0" VARIABLE="add_ln177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="ADJUST" OPTYPE="sub" PRAGMA="" RTLNAME="add_ln229_fu_158_p2" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" URAM="0" VARIABLE="add_ln229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="ADJUST" OPTYPE="sub" PRAGMA="" RTLNAME="k_V_16_fu_163_p2" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" URAM="0" VARIABLE="k_V_16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>divide_Pipeline_REM</Name>
            <Loops>
                <REM/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>5.336</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>71</Average-caseLatency>
                    <Worst-caseLatency>135</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.128 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.604 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.147 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15 ~ 135</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <REM>
                        <Name>REM</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>13 ~ 133</Latency>
                        <AbsoluteTimeLatency>0.111 us ~ 1.131 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </REM>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>617</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>604</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="REM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_fu_184_p2" SOURCE="./bignum.h:197" URAM="0" VARIABLE="add_ln197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="REM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_fu_276_p2" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" URAM="0" VARIABLE="add_ln229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="REM" OPTYPE="add" PRAGMA="" RTLNAME="k_V_10_fu_281_p2" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" URAM="0" VARIABLE="k_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="REM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_1_fu_236_p2" SOURCE="./bignum.h:197" URAM="0" VARIABLE="add_ln197_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="REM" OPTYPE="add" PRAGMA="" RTLNAME="newFirst_fu_319_p2" SOURCE="./bignum.h:194" URAM="0" VARIABLE="newFirst"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="REM" OPTYPE="add" PRAGMA="" RTLNAME="k_V_12_fu_324_p2" SOURCE="./bignum.h:67" URAM="0" VARIABLE="k_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="REM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_fu_341_p2" SOURCE="./bignum.h:194" URAM="0" VARIABLE="add_ln194"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>divide_Pipeline_CLEAR_UPPER</Name>
            <Loops>
                <CLEAR_UPPER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>5.671</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.153 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.153 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.153 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CLEAR_UPPER>
                        <Name>CLEAR_UPPER</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.136 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CLEAR_UPPER>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR_UPPER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_fu_133_p2" SOURCE="./bignum.h:204" URAM="0" VARIABLE="add_ln204"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>divide_Pipeline_SHIFT6</Name>
            <Loops>
                <SHIFT/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>5.124</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>37</Average-caseLatency>
                    <Worst-caseLatency>69</Worst-caseLatency>
                    <Best-caseRealTimeLatency>76.500 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.315 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.587 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 69</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SHIFT>
                        <Name>SHIFT</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>7 ~ 67</Latency>
                        <AbsoluteTimeLatency>59.500 ns ~ 0.570 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SHIFT>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>415</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1990</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SHIFT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln241_fu_186_p2" SOURCE="./bignum.h:241" URAM="0" VARIABLE="add_ln241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SHIFT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln241_2_fu_203_p2" SOURCE="./bignum.h:241" URAM="0" VARIABLE="add_ln241_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SHIFT" OPTYPE="add" PRAGMA="" RTLNAME="x_5_fu_214_p2" SOURCE="./bignum.h:238" URAM="0" VARIABLE="x_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>divide</Name>
            <Loops>
                <ZERO/>
                <DIVIDE>
                    <SEARCH/>
                </DIVIDE>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>7.147</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>53</Best-caseLatency>
                    <Average-caseLatency>3741</Average-caseLatency>
                    <Worst-caseLatency>28313</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.799 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.241 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>53 ~ 28313</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ZERO>
                        <Name>ZERO</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.272 us</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ZERO>
                    <DIVIDE>
                        <Name>DIVIDE</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>32</max>
                            </range>
                        </TripCount>
                        <Latency>193 ~ 27776</Latency>
                        <AbsoluteTimeLatency>1.641 us ~ 0.236 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>193</min>
                                <max>868</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>193 ~ 868</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_divide_Pipeline_PARTIAL_fu_2864</Instance>
                            <Instance>grp_divide_Pipeline_REM_fu_2899</Instance>
                        </InstanceList>
                        <SEARCH>
                            <Name>SEARCH</Name>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>3</max>
                                </range>
                            </TripCount>
                            <Latency>27 ~ 550</Latency>
                            <AbsoluteTimeLatency>0.230 us ~ 4.675 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>27</min>
                                    <max>182</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>27 ~ 182</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_divide_Pipeline_COMPARE_fu_2878</Instance>
                                <Instance>grp_divide_Pipeline_ADJUST_fu_2889</Instance>
                            </InstanceList>
                        </SEARCH>
                    </DIVIDE>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>27</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>12</UTIL_DSP>
                    <FF>11497</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>17807</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>33</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="w_digits_data_V_U" SOURCE="./bignum.h:135" URAM="0" VARIABLE="w_digits_data_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ZERO" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_3310_p2" SOURCE="./bignum.h:112" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_3345_p2" SOURCE="./bignum.h:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_3358_p2" SOURCE="./bignum.h:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="s_fu_3373_p2" SOURCE="./bignum.h:79" URAM="0" VARIABLE="s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3095_p2" SOURCE="./bignum.h:78" URAM="0" VARIABLE="sub_i_i463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="s_1_fu_3447_p2" SOURCE="./bignum.h:79" URAM="0" VARIABLE="s_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3095_p2" SOURCE="./bignum.h:78" URAM="0" VARIABLE="sub_i_i373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln139_fu_3520_p2" SOURCE="./bignum.h:139" URAM="0" VARIABLE="sub_ln139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DIVIDE" OPTYPE="add" PRAGMA="" RTLNAME="x_7_fu_3563_p2" SOURCE="./bignum.h:139" URAM="0" VARIABLE="x_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DIVIDE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_3582_p2" SOURCE="./bignum.h:141" URAM="0" VARIABLE="add_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DIVIDE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_3588_p2" SOURCE="./bignum.h:143" URAM="0" VARIABLE="add_ln143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DIVIDE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_3623_p2" SOURCE="./bignum.h:144" URAM="0" VARIABLE="add_ln144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="dsp" LATENCY="2" LOOP="DIVIDE" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_65ns_192_3_1_U59" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1072" URAM="0" VARIABLE="mul_ln1072"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SEARCH" OPTYPE="add" PRAGMA="" RTLNAME="trial_1_fu_3726_p2" SOURCE="./bignum.h:162" URAM="0" VARIABLE="trial_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SEARCH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_fu_3737_p2" SOURCE="./bignum.h:170" URAM="0" VARIABLE="add_ln170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SEARCH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_fu_3744_p2" SOURCE="./bignum.h:172" URAM="0" VARIABLE="add_ln172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SEARCH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_1_fu_3769_p2" SOURCE="./bignum.h:172" URAM="0" VARIABLE="add_ln172_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SEARCH" OPTYPE="add" PRAGMA="" RTLNAME="qhat_V_2_fu_3820_p2" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="qhat_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SEARCH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_3841_p2" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" URAM="0" VARIABLE="add_ln223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3095_p2" SOURCE="./bignum.h:78" URAM="0" VARIABLE="sub_i_i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>operator_lt</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>6.030</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>71</Average-caseLatency>
                    <Worst-caseLatency>163</Worst-caseLatency>
                    <Best-caseRealTimeLatency>51.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.604 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.385 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 163</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>419</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4026</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_1_fu_1906_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="n_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_2_fu_1927_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_fu_1933_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_3_fu_1960_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_1_fu_1966_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_4_fu_1993_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_2_fu_1999_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_5_fu_2026_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_3_fu_2032_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_6_fu_2059_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_4_fu_2065_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_7_fu_2092_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_5_fu_2098_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_8_fu_2125_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_6_fu_2131_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_9_fu_2158_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_7_fu_2164_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_10_fu_2191_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_8_fu_2197_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_11_fu_2224_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_9_fu_2230_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_12_fu_2257_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_10_fu_2263_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_13_fu_2290_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_11_fu_2296_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_14_fu_2323_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_12_fu_2329_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_15_fu_2356_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_13_fu_2362_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_16_fu_2389_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_17_fu_2422_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="n_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_18_fu_2449_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_15_fu_2455_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_19_fu_2482_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_16_fu_2488_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_20_fu_2515_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_17_fu_2521_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_21_fu_2548_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_18_fu_2554_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_22_fu_2581_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_19_fu_2587_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_23_fu_2614_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_20_fu_2620_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_24_fu_2647_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_21_fu_2653_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_25_fu_2680_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_22_fu_2686_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_26_fu_2713_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_23_fu_2719_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_27_fu_2746_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_24_fu_2752_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_28_fu_2779_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_25_fu_2785_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_29_fu_2812_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_26_fu_2818_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_30_fu_2845_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="n_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_27_fu_2851_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_fu_2878_p2" SOURCE="./bignum.h:257" URAM="0" VARIABLE="add_ln257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_28_fu_2906_p2" SOURCE="./bignum.h:258" URAM="0" VARIABLE="add_ln258_28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>operator_Pipeline_OUTER_INNER</Name>
            <Loops>
                <OUTER_INNER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>5.352</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4102</Best-caseLatency>
                    <Average-caseLatency>4102</Average-caseLatency>
                    <Worst-caseLatency>4102</Worst-caseLatency>
                    <Best-caseRealTimeLatency>34.867 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>34.867 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>34.867 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4102</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTER_INNER>
                        <Name>OUTER_INNER</Name>
                        <TripCount>512</TripCount>
                        <Latency>4100</Latency>
                        <AbsoluteTimeLatency>34.850 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </OUTER_INNER>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1413</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1154</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_154_p2" SOURCE="./bignum.h:88" URAM="0" VARIABLE="add_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_1_fu_182_p2" SOURCE="./bignum.h:88" URAM="0" VARIABLE="add_ln88_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_230_p2" SOURCE="./bignum.h:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_fu_319_p2" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="add_ln885"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="k_V_1_fu_331_p2" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="k_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_336_p2" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" URAM="0" VARIABLE="add_ln223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_250_p2" SOURCE="./bignum.h:93" URAM="0" VARIABLE="add_ln93_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_2_fu_360_p2" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="add_ln885_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="k_V_3_fu_372_p2" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="k_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_1_fu_377_p2" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" URAM="0" VARIABLE="add_ln223_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_268_p2" SOURCE="./bignum.h:91" URAM="0" VARIABLE="add_ln91"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>operator_mul</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>5.352</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4119</Best-caseLatency>
                    <Average-caseLatency>4119</Average-caseLatency>
                    <Worst-caseLatency>4119</Worst-caseLatency>
                    <Best-caseRealTimeLatency>35.011 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>35.011 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>35.011 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4119</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1432</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1475</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dut_Pipeline_SHIFT</Name>
            <Loops>
                <SHIFT/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>5.124</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>52</Worst-caseLatency>
                    <Best-caseRealTimeLatency>59.500 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.238 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.442 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7 ~ 52</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SHIFT>
                        <Name>SHIFT</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>5 ~ 50</Latency>
                        <AbsoluteTimeLatency>42.500 ns ~ 0.425 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SHIFT>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>222</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>165</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SHIFT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln241_fu_146_p2" SOURCE="./bignum.h:241" URAM="0" VARIABLE="add_ln241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SHIFT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln241_1_fu_163_p2" SOURCE="./bignum.h:241" URAM="0" VARIABLE="add_ln241_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SHIFT" OPTYPE="add" PRAGMA="" RTLNAME="x_3_fu_174_p2" SOURCE="./bignum.h:238" URAM="0" VARIABLE="x_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>operator_1_Pipeline_OUTER_INNER</Name>
            <Loops>
                <OUTER_INNER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>5.352</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4102</Best-caseLatency>
                    <Average-caseLatency>4102</Average-caseLatency>
                    <Worst-caseLatency>4102</Worst-caseLatency>
                    <Best-caseRealTimeLatency>34.867 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>34.867 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>34.867 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4102</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTER_INNER>
                        <Name>OUTER_INNER</Name>
                        <TripCount>512</TripCount>
                        <Latency>4100</Latency>
                        <AbsoluteTimeLatency>34.850 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </OUTER_INNER>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1413</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1168</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_1_fu_147_p2" SOURCE="./bignum.h:88" URAM="0" VARIABLE="add_ln88_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_175_p2" SOURCE="./bignum.h:88" URAM="0" VARIABLE="add_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_223_p2" SOURCE="./bignum.h:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_fu_312_p2" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="add_ln885"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="k_V_6_fu_324_p2" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="k_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_329_p2" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" URAM="0" VARIABLE="add_ln223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_243_p2" SOURCE="./bignum.h:93" URAM="0" VARIABLE="add_ln93_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_2_fu_353_p2" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="add_ln885_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="k_V_7_fu_365_p2" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="k_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_1_fu_370_p2" SOURCE="D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" URAM="0" VARIABLE="add_ln223_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_261_p2" SOURCE="./bignum.h:91" URAM="0" VARIABLE="add_ln91"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>operator_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>5.352</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4119</Best-caseLatency>
                    <Average-caseLatency>4119</Average-caseLatency>
                    <Worst-caseLatency>4119</Worst-caseLatency>
                    <Best-caseRealTimeLatency>35.011 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>35.011 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>35.011 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4119</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1432</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1489</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dut_Pipeline_WRITE_LOOP</Name>
            <Loops>
                <WRITE_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>3.368</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.297 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.297 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.297 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WRITE_LOOP>
                        <Name>WRITE_LOOP</Name>
                        <TripCount>16</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.281 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WRITE_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>75</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>109</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_82_p2" SOURCE="fpga_rsa.cc:32" URAM="0" VARIABLE="add_ln32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dut</Name>
            <Loops>
                <POWM_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.50</TargetClockPeriod>
                    <ClockUncertainty>2.30</ClockUncertainty>
                    <EstimatedClockPeriod>7.147</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>207</Best-caseLatency>
                    <Average-caseLatency>3080790</Average-caseLatency>
                    <Worst-caseLatency>66757594</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.760 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>26.187 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.567 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>208 ~ 66757595</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <POWM_LOOP>
                        <Name>POWM_LOOP</Name>
                        <TripCount>1024</TripCount>
                        <Latency>9216 ~ 66728960</Latency>
                        <AbsoluteTimeLatency>78.336 us ~ 0.567 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>9</min>
                                <max>65165</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>9 ~ 65165</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_operator_lt_fu_5420</Instance>
                            <Instance>grp_operator_mul_fu_5426</Instance>
                            <Instance>grp_dut_Pipeline_SHIFT_fu_5433</Instance>
                            <Instance>grp_operator_1_fu_5440</Instance>
                        </InstanceList>
                    </POWM_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>80</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>28</UTIL_BRAM>
                    <DSP>45</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>20</UTIL_DSP>
                    <FF>25986</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>24</UTIL_FF>
                    <LUT>33926</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>63</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="q_digits_data_V_U" SOURCE="./bignum.h:103" URAM="0" VARIABLE="q_digits_data_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="agg_tmp2_i99_i_U" SOURCE="" URAM="0" VARIABLE="agg_tmp2_i99_i"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="q_digits_data_V_1_U" SOURCE="./bignum.h:103" URAM="0" VARIABLE="q_digits_data_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="agg_tmp2_i43_i_U" SOURCE="" URAM="0" VARIABLE="agg_tmp2_i43_i"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="q_digits_data_V_2_U" SOURCE="./bignum.h:103" URAM="0" VARIABLE="q_digits_data_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="agg_tmp2_i_i33_U" SOURCE="" URAM="0" VARIABLE="agg_tmp2_i_i33"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="result_digits_data_V_U" SOURCE="fpga_rsa.cc:42" URAM="0" VARIABLE="result_digits_data_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="b_digits_data_V_U" SOURCE="fpga_rsa.cc:48" URAM="0" VARIABLE="b_digits_data_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="e_digits_data_V_U" SOURCE="fpga_rsa.cc:49" URAM="0" VARIABLE="e_digits_data_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="zero_digits_data_V_U" SOURCE="fpga_rsa.cc:51" URAM="0" VARIABLE="zero_digits_data_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="r_digits_data_V_U" SOURCE="./bignum.h:103" URAM="0" VARIABLE="r_digits_data_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="r_digits_data_V_1_U" SOURCE="./bignum.h:103" URAM="0" VARIABLE="r_digits_data_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="u_digits_data_V_2_U" SOURCE="" URAM="0" VARIABLE="u_digits_data_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="r_digits_data_V_2_U" SOURCE="./bignum.h:103" URAM="0" VARIABLE="r_digits_data_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="u_digits_data_V_3_U" SOURCE="" URAM="0" VARIABLE="u_digits_data_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="modulus_digits_data_V_U" SOURCE="fpga_rsa.cc:40" URAM="0" VARIABLE="modulus_digits_data_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="num_digits_data_V_U" SOURCE="fpga_rsa.cc:29" URAM="0" VARIABLE="num_digits_data_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="base_digits_data_V_U" SOURCE="fpga_rsa.cc:7" URAM="0" VARIABLE="base_digits_data_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="exponent_digits_data_V_U" SOURCE="fpga_rsa.cc:8" URAM="0" VARIABLE="exponent_digits_data_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="modulus_digits_data_V_2_U" SOURCE="fpga_rsa.cc:9" URAM="0" VARIABLE="modulus_digits_data_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POWM_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_5529_p2" SOURCE="fpga_rsa.cc:55" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="strm_in" index="0" direction="in" srcType="stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="strm_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="strm_out" index="1" direction="out" srcType="stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="strm_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="strm_in" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" dataWidth="32" portPrefix="strm_in_">
            <portMaps>
                <portMap portMapName="strm_in_dout">RD_DATA</portMap>
                <portMap portMapName="strm_in_empty_n">EMPTY_N</portMap>
                <portMap portMapName="strm_in_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>strm_in_dout</port>
                <port>strm_in_empty_n</port>
                <port>strm_in_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="strm_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="strm_out" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="32" portPrefix="strm_out_">
            <portMaps>
                <portMap portMapName="strm_out_din">WR_DATA</portMap>
                <portMap portMapName="strm_out_full_n">FULL_N</portMap>
                <portMap portMapName="strm_out_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>strm_out_din</port>
                <port>strm_out_full_n</port>
                <port>strm_out_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="strm_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table isCollapsed="0">
                    <keys size="2">Interface, Data Width</keys>
                    <column name="strm_in">32</column>
                    <column name="strm_out">32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="strm_in">in, stream&lt;ap_uint&lt;32&gt; 0&gt;&amp;</column>
                    <column name="strm_out">out, stream&lt;ap_uint&lt;32&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="strm_in">strm_in, interface</column>
                    <column name="strm_out">strm_out, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="./bignum.h:13" status="valid" parentFunction="operator==" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./bignum.h:23" status="valid" parentFunction="operator!=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./bignum.h:36" status="valid" parentFunction="bignum&lt;max_digits, bits&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./bignum.h:40" status="valid" parentFunction="bignum&lt;max_digits, bits&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./bignum.h:46" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./bignum.h:51" status="valid" parentFunction="set" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./bignum.h:58" status="valid" parentFunction="set_block" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./bignum.h:65" status="valid" parentFunction="block" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./bignum.h:74" status="valid" parentFunction="size" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./bignum.h:77" status="valid" parentFunction="size" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./bignum.h:92" status="valid" parentFunction="operator*" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="inline" location="./bignum.h:102" status="valid" parentFunction="operator%" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./bignum.h:124" status="valid" parentFunction="divide" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="./bignum.h:152" status="valid" parentFunction="divide" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="./bignum.h:166" status="valid" parentFunction="divide" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="./bignum.h:178" status="valid" parentFunction="divide" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./bignum.h:195" status="valid" parentFunction="divide" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="./bignum.h:205" status="valid" parentFunction="divide" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="inline" location="./bignum.h:215" status="valid" parentFunction="lshift_safe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./bignum.h:221" status="valid" parentFunction="lshift_safe" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="inline" location="./bignum.h:234" status="valid" parentFunction="rshift_safe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./bignum.h:239" status="valid" parentFunction="rshift_safe" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="./bignum.h:256" status="valid" parentFunction="operator&lt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./bignum.h:264" status="valid" parentFunction="operator&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./bignum.h:269" status="valid" parentFunction="operator&lt;=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./bignum.h:274" status="valid" parentFunction="operator&gt;=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./bignum.h:279" status="valid" parentFunction="operator==" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./bignum.h:284" status="valid" parentFunction="operator!=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="fpga_rsa.cc:14" status="valid" parentFunction="read_rsa_num" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="fpga_rsa.cc:21" status="valid" parentFunction="read_rsa_num" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="fpga_rsa.cc:30" status="valid" parentFunction="write_rsa_num" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="fpga_rsa.cc:41" status="valid" parentFunction="fpga_powm" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

