{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604615205555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604615205563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 01:26:45 2020 " "Processing started: Fri Nov 06 01:26:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604615205563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1604615205563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uart -c uart " "Command: quartus_eda --read_settings_files=off --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1604615205563 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "rx_data\[0\]\[0\] rx_data_0_0 rx_data " "Port \"rx_data\[0\]\[0\]\" is changed into \"rx_data_0_0\" because it's a member of 2-D array port \"rx_data\"" {  } { { "uart.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/uart.sv" 71 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1604615207082 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "rx_data\[0\]\[1\] rx_data_0_1 rx_data " "Port \"rx_data\[0\]\[1\]\" is changed into \"rx_data_0_1\" because it's a member of 2-D array port \"rx_data\"" {  } { { "uart.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/uart.sv" 71 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1604615207086 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "rx_data\[0\]\[2\] rx_data_0_2 rx_data " "Port \"rx_data\[0\]\[2\]\" is changed into \"rx_data_0_2\" because it's a member of 2-D array port \"rx_data\"" {  } { { "uart.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/uart.sv" 71 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1604615207086 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "rx_data\[0\]\[3\] rx_data_0_3 rx_data " "Port \"rx_data\[0\]\[3\]\" is changed into \"rx_data_0_3\" because it's a member of 2-D array port \"rx_data\"" {  } { { "uart.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/uart.sv" 71 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1604615207087 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "rx_data\[0\]\[4\] rx_data_0_4 rx_data " "Port \"rx_data\[0\]\[4\]\" is changed into \"rx_data_0_4\" because it's a member of 2-D array port \"rx_data\"" {  } { { "uart.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/uart.sv" 71 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1604615207087 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "rx_data\[0\]\[5\] rx_data_0_5 rx_data " "Port \"rx_data\[0\]\[5\]\" is changed into \"rx_data_0_5\" because it's a member of 2-D array port \"rx_data\"" {  } { { "uart.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/uart.sv" 71 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1604615207087 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "rx_data\[0\]\[6\] rx_data_0_6 rx_data " "Port \"rx_data\[0\]\[6\]\" is changed into \"rx_data_0_6\" because it's a member of 2-D array port \"rx_data\"" {  } { { "uart.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/uart.sv" 71 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1604615207087 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "rx_data\[0\]\[7\] rx_data_0_7 rx_data " "Port \"rx_data\[0\]\[7\]\" is changed into \"rx_data_0_7\" because it's a member of 2-D array port \"rx_data\"" {  } { { "uart.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/uart.sv" 71 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1604615207087 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "tx_data\[0\]\[5\] tx_data_0_5 tx_data " "Port \"tx_data\[0\]\[5\]\" is changed into \"tx_data_0_5\" because it's a member of 2-D array port \"tx_data\"" {  } { { "uart.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/uart.sv" 24 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1604615207087 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "tx_data\[0\]\[4\] tx_data_0_4 tx_data " "Port \"tx_data\[0\]\[4\]\" is changed into \"tx_data_0_4\" because it's a member of 2-D array port \"tx_data\"" {  } { { "uart.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/uart.sv" 24 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1604615207087 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "tx_data\[0\]\[3\] tx_data_0_3 tx_data " "Port \"tx_data\[0\]\[3\]\" is changed into \"tx_data_0_3\" because it's a member of 2-D array port \"tx_data\"" {  } { { "uart.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/uart.sv" 24 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1604615207087 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "tx_data\[0\]\[2\] tx_data_0_2 tx_data " "Port \"tx_data\[0\]\[2\]\" is changed into \"tx_data_0_2\" because it's a member of 2-D array port \"tx_data\"" {  } { { "uart.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/uart.sv" 24 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1604615207088 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "tx_data\[0\]\[1\] tx_data_0_1 tx_data " "Port \"tx_data\[0\]\[1\]\" is changed into \"tx_data_0_1\" because it's a member of 2-D array port \"tx_data\"" {  } { { "uart.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/uart.sv" 24 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1604615207088 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "tx_data\[0\]\[0\] tx_data_0_0 tx_data " "Port \"tx_data\[0\]\[0\]\" is changed into \"tx_data_0_0\" because it's a member of 2-D array port \"tx_data\"" {  } { { "uart.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/uart.sv" 24 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1604615207088 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "tx_data\[0\]\[7\] tx_data_0_7 tx_data " "Port \"tx_data\[0\]\[7\]\" is changed into \"tx_data_0_7\" because it's a member of 2-D array port \"tx_data\"" {  } { { "uart.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/uart.sv" 24 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1604615207088 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "tx_data\[0\]\[6\] tx_data_0_6 tx_data " "Port \"tx_data\[0\]\[6\]\" is changed into \"tx_data_0_6\" because it's a member of 2-D array port \"tx_data\"" {  } { { "uart.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/uart.sv" 24 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1604615207088 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_8_1200mv_85c_slow.vo C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/simulation/modelsim/ simulation " "Generated file uart_8_1200mv_85c_slow.vo in folder \"C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604615207432 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_8_1200mv_0c_slow.vo C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/simulation/modelsim/ simulation " "Generated file uart_8_1200mv_0c_slow.vo in folder \"C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604615207666 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_min_1200mv_0c_fast.vo C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/simulation/modelsim/ simulation " "Generated file uart_min_1200mv_0c_fast.vo in folder \"C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604615207918 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart.vo C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/simulation/modelsim/ simulation " "Generated file uart.vo in folder \"C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604615208152 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_8_1200mv_85c_v_slow.sdo C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/simulation/modelsim/ simulation " "Generated file uart_8_1200mv_85c_v_slow.sdo in folder \"C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604615208271 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_8_1200mv_0c_v_slow.sdo C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/simulation/modelsim/ simulation " "Generated file uart_8_1200mv_0c_v_slow.sdo in folder \"C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604615208392 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_min_1200mv_0c_v_fast.sdo C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/simulation/modelsim/ simulation " "Generated file uart_min_1200mv_0c_v_fast.sdo in folder \"C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604615208510 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_v.sdo C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/simulation/modelsim/ simulation " "Generated file uart_v.sdo in folder \"C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604615208628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604615208677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 01:26:48 2020 " "Processing ended: Fri Nov 06 01:26:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604615208677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604615208677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604615208677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1604615208677 ""}
