# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/3_digit_counter_4b.sv" \
"../../../../project_1.srcs/sources_1/new/counter_4b.sv" \
"../../../../../lab08_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
