#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Jun 20 00:07:55 2016
# Process ID: 9728
# Log file: D:/LogicLAB/Final/planAhead_run_1/planAhead.log
# Journal file: D:/LogicLAB/Final/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/LogicLAB/Final/pa.fromNetlist.tcl
# create_project -name Final -dir "D:/LogicLAB/Final/planAhead_run_2" -part xc6slx16csg324-3
create_project: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 438.738 ; gain = 75.973
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/LogicLAB/Final/musicfan.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/LogicLAB/Final} {ipcore_dir} }
# add_files [list {ipcore_dir/ROM.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "ShiftReg.ucf" [current_fileset -constrset]
Adding file 'D:/LogicLAB/Final/ShiftReg.ucf' to fileset 'constrs_1'
# add_files [list {ShiftReg.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design musicfan.ngc ...
WARNING:NetListWriters:298 - No output is written to musicfan.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus FAN_DIRECT/Maccum_direct_cy[8 : 2] on
   block musicfan is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus FAN_DIRECT/Maccum_direct_lut[6 : 3] on
   block musicfan is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus SONG_CTL/_n2822[78 : 3] on block
   musicfan is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus FAN_SPEED/speed_lim[10 : 2] on block
   musicfan is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file musicfan.edif ...
ngc2edif: Total memory usage is 101896 kilobytes

INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design musicfan.ngc ...
WARNING:NetListWriters:298 - No output is written to musicfan.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus FAN_DIRECT/Maccum_direct_cy[8 : 2] on
   block musicfan is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus FAN_DIRECT/Maccum_direct_lut[6 : 3] on
   block musicfan is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus SONG_CTL/_n2822[78 : 3] on block
   musicfan is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus FAN_SPEED/speed_lim[10 : 2] on block
   musicfan is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file musicfan.edif ...
ngc2edif: Total memory usage is 101896 kilobytes

Parsing EDIF File [./.Xil/PlanAhead-9728-JACKY/ngc2edif/musicfan.edif]
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See D:/LogicLAB/Final\planAhead_pid9728.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Jun 20 04:16:37 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
