Info: Starting: Create simulation model
Info: qsys-generate C:\Users\johnj\Documents\Development\FPGA\FPGA-Projects\Projects\SPI\SPI_Comms\unnamed.qsys --simulation=VHDL --output-directory=C:\Users\johnj\Documents\Development\FPGA\FPGA-Projects\Projects\SPI\SPI_Comms\unnamed\simulation --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading SPI_Comms/unnamed.qsys
Progress: Reading input file
Progress: Adding sram_0 [altera_up_avalon_sram 15.0]
Progress: Parameterizing module sram_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unnamed: Generating unnamed "unnamed" for SIM_VHDL
Info: sram_0: Starting Generation of SRAM or SSRAM Controller
Warning: sram_0: No files generated for fileset SIM_VHDL
Info: sram_0: "unnamed" instantiated altera_up_avalon_sram "sram_0"
Info: unnamed: Done "unnamed" with 2 modules, 1 files
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\johnj\Documents\Development\FPGA\FPGA-Projects\Projects\SPI\SPI_Comms\unnamed\unnamed.spd --output-directory=C:/Users/johnj/Documents/Development/FPGA/FPGA-Projects/Projects/SPI/SPI_Comms/unnamed/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\johnj\Documents\Development\FPGA\FPGA-Projects\Projects\SPI\SPI_Comms\unnamed\unnamed.spd --output-directory=C:/Users/johnj/Documents/Development/FPGA/FPGA-Projects/Projects/SPI/SPI_Comms/unnamed/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/johnj/Documents/Development/FPGA/FPGA-Projects/Projects/SPI/SPI_Comms/unnamed/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/johnj/Documents/Development/FPGA/FPGA-Projects/Projects/SPI/SPI_Comms/unnamed/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/johnj/Documents/Development/FPGA/FPGA-Projects/Projects/SPI/SPI_Comms/unnamed/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/johnj/Documents/Development/FPGA/FPGA-Projects/Projects/SPI/SPI_Comms/unnamed/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/johnj/Documents/Development/FPGA/FPGA-Projects/Projects/SPI/SPI_Comms/unnamed/simulation/.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\johnj\Documents\Development\FPGA\FPGA-Projects\Projects\SPI\SPI_Comms\unnamed.qsys --block-symbol-file --output-directory=C:\Users\johnj\Documents\Development\FPGA\FPGA-Projects\Projects\SPI\SPI_Comms\unnamed --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading SPI_Comms/unnamed.qsys
Progress: Reading input file
Progress: Adding sram_0 [altera_up_avalon_sram 15.0]
Progress: Parameterizing module sram_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\johnj\Documents\Development\FPGA\FPGA-Projects\Projects\SPI\SPI_Comms\unnamed.qsys --synthesis=VHDL --output-directory=C:\Users\johnj\Documents\Development\FPGA\FPGA-Projects\Projects\SPI\SPI_Comms\unnamed\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading SPI_Comms/unnamed.qsys
Progress: Reading input file
Progress: Adding sram_0 [altera_up_avalon_sram 15.0]
Progress: Parameterizing module sram_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unnamed: Generating unnamed "unnamed" for QUARTUS_SYNTH
Info: sram_0: Starting Generation of SRAM or SSRAM Controller
Info: sram_0: "unnamed" instantiated altera_up_avalon_sram "sram_0"
Info: unnamed: Done "unnamed" with 2 modules, 2 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
