$date
	Sat Apr 09 22:41:06 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_32bit_testbench $end
$scope module register $end
$var wire 1 ! we $end
$var wire 1 " rst $end
$var wire 32 # parallel_write_data [31:0] $end
$var wire 1 $ clk $end
$var wire 32 % Q [31:0] $end
$var wire 32 & D [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
1$
bx #
1"
0!
$end
#1
b0 #
b0 %
0"
#2
1"
#3
b10101100111001011111100011101101 &
#4
0$
#5
1$
#6
b10101100111001011111100011101101 #
0$
1!
#7
b10101100111001011111100011101101 %
1$
#8
0$
#9
1$
#10
0$
0!
#11
1$
#12
b11110111001111011101000010111 &
#13
0$
#14
1$
#15
b11110111001111011101000010111 #
0$
1!
#16
b11110111001111011101000010111 %
1$
#17
0$
#18
1$
#19
0$
0!
#20
1$
#21
