

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_129_5'
================================================================
* Date:           Fri Jun 13 14:38:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.091 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      131|      131|  1.310 us|  1.310 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_129_5  |      129|      129|         3|          1|          1|   128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bnn.cpp:129]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_2 = alloca i32 1"   --->   Operation 7 'alloca' 'a_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln129 = store i8 0, i8 %i" [bnn.cpp:129]   --->   Operation 8 'store' 'store_ln129' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc62"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_4 = load i8 %i" [bnn.cpp:129]   --->   Operation 10 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.91ns)   --->   "%icmp_ln129 = icmp_eq  i8 %i_4, i8 128" [bnn.cpp:129]   --->   Operation 11 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.91ns)   --->   "%add_ln129 = add i8 %i_4, i8 1" [bnn.cpp:129]   --->   Operation 12 'add' 'add_ln129' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %for.inc62.split, void %for.body.i22.preheader.exitStub" [bnn.cpp:129]   --->   Operation 13 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i8 %i_4" [bnn.cpp:129]   --->   Operation 14 'trunc' 'trunc_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln129_1 = trunc i8 %i_4" [bnn.cpp:129]   --->   Operation 15 'trunc' 'trunc_ln129_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i_4, i32 2, i32 6" [bnn.cpp:129]   --->   Operation 16 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i5 %lshr_ln4" [bnn.cpp:129]   --->   Operation 17 'zext' 'zext_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%layer2_activations_addr = getelementptr i32 %layer2_activations, i64 0, i64 %zext_ln129" [bnn.cpp:132]   --->   Operation 18 'getelementptr' 'layer2_activations_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%layer2_activations_4_addr = getelementptr i32 %layer2_activations_4, i64 0, i64 %zext_ln129" [bnn.cpp:132]   --->   Operation 19 'getelementptr' 'layer2_activations_4_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%layer2_activations_5_addr = getelementptr i32 %layer2_activations_5, i64 0, i64 %zext_ln129" [bnn.cpp:132]   --->   Operation 20 'getelementptr' 'layer2_activations_5_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%layer2_activations_6_addr = getelementptr i32 %layer2_activations_6, i64 0, i64 %zext_ln129" [bnn.cpp:132]   --->   Operation 21 'getelementptr' 'layer2_activations_6_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%layer2_activations_load = load i5 %layer2_activations_addr" [bnn.cpp:132]   --->   Operation 22 'load' 'layer2_activations_load' <Predicate = (!icmp_ln129)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%layer2_activations_4_load = load i5 %layer2_activations_4_addr" [bnn.cpp:132]   --->   Operation 23 'load' 'layer2_activations_4_load' <Predicate = (!icmp_ln129)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%layer2_activations_5_load = load i5 %layer2_activations_5_addr" [bnn.cpp:132]   --->   Operation 24 'load' 'layer2_activations_5_load' <Predicate = (!icmp_ln129)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%layer2_activations_6_load = load i5 %layer2_activations_6_addr" [bnn.cpp:132]   --->   Operation 25 'load' 'layer2_activations_6_load' <Predicate = (!icmp_ln129)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 26 [1/1] (1.87ns)   --->   "%switch_ln132 = switch i7 %trunc_ln129_1, void %arrayidx61.case.127, i7 0, void %arrayidx61.case.0, i7 1, void %arrayidx61.exit, i7 2, void %arrayidx61.exit, i7 3, void %arrayidx61.exit, i7 4, void %arrayidx61.exit, i7 5, void %arrayidx61.exit, i7 6, void %arrayidx61.exit, i7 7, void %arrayidx61.exit, i7 8, void %arrayidx61.exit, i7 9, void %arrayidx61.exit, i7 10, void %arrayidx61.exit, i7 11, void %arrayidx61.exit, i7 12, void %arrayidx61.exit, i7 13, void %arrayidx61.exit, i7 14, void %arrayidx61.exit, i7 15, void %arrayidx61.exit, i7 16, void %arrayidx61.exit, i7 17, void %arrayidx61.exit, i7 18, void %arrayidx61.exit, i7 19, void %arrayidx61.exit, i7 20, void %arrayidx61.exit, i7 21, void %arrayidx61.exit, i7 22, void %arrayidx61.exit, i7 23, void %arrayidx61.exit, i7 24, void %arrayidx61.exit, i7 25, void %arrayidx61.exit, i7 26, void %arrayidx61.exit, i7 27, void %arrayidx61.exit, i7 28, void %arrayidx61.exit, i7 29, void %arrayidx61.exit, i7 30, void %arrayidx61.exit, i7 31, void %arrayidx61.exit, i7 32, void %arrayidx61.exit, i7 33, void %arrayidx61.exit, i7 34, void %arrayidx61.exit, i7 35, void %arrayidx61.exit, i7 36, void %arrayidx61.exit, i7 37, void %arrayidx61.exit, i7 38, void %arrayidx61.exit, i7 39, void %arrayidx61.exit, i7 40, void %arrayidx61.exit, i7 41, void %arrayidx61.exit, i7 42, void %arrayidx61.exit, i7 43, void %arrayidx61.exit, i7 44, void %arrayidx61.exit, i7 45, void %arrayidx61.exit, i7 46, void %arrayidx61.exit, i7 47, void %arrayidx61.exit, i7 48, void %arrayidx61.exit, i7 49, void %arrayidx61.exit, i7 50, void %arrayidx61.exit, i7 51, void %arrayidx61.exit, i7 52, void %arrayidx61.exit, i7 53, void %arrayidx61.exit, i7 54, void %arrayidx61.exit, i7 55, void %arrayidx61.exit, i7 56, void %arrayidx61.exit, i7 57, void %arrayidx61.exit, i7 58, void %arrayidx61.exit, i7 59, void %arrayidx61.exit, i7 60, void %arrayidx61.exit, i7 61, void %arrayidx61.exit, i7 62, void %arrayidx61.exit, i7 63, void %arrayidx61.exit, i7 64, void %arrayidx61.exit, i7 65, void %arrayidx61.exit, i7 66, void %arrayidx61.exit, i7 67, void %arrayidx61.exit, i7 68, void %arrayidx61.exit, i7 69, void %arrayidx61.exit, i7 70, void %arrayidx61.exit, i7 71, void %arrayidx61.exit, i7 72, void %arrayidx61.exit, i7 73, void %arrayidx61.exit, i7 74, void %arrayidx61.exit, i7 75, void %arrayidx61.exit, i7 76, void %arrayidx61.exit, i7 77, void %arrayidx61.exit, i7 78, void %arrayidx61.exit, i7 79, void %arrayidx61.exit, i7 80, void %arrayidx61.exit, i7 81, void %arrayidx61.exit, i7 82, void %arrayidx61.exit, i7 83, void %arrayidx61.exit, i7 84, void %arrayidx61.exit, i7 85, void %arrayidx61.exit, i7 86, void %arrayidx61.exit, i7 87, void %arrayidx61.exit, i7 88, void %arrayidx61.exit, i7 89, void %arrayidx61.exit, i7 90, void %arrayidx61.exit, i7 91, void %arrayidx61.exit, i7 92, void %arrayidx61.exit, i7 93, void %arrayidx61.exit, i7 94, void %arrayidx61.exit, i7 95, void %arrayidx61.exit, i7 96, void %arrayidx61.exit, i7 97, void %arrayidx61.exit, i7 98, void %arrayidx61.exit, i7 99, void %arrayidx61.exit, i7 100, void %arrayidx61.exit, i7 101, void %arrayidx61.exit, i7 102, void %arrayidx61.exit, i7 103, void %arrayidx61.exit, i7 104, void %arrayidx61.exit, i7 105, void %arrayidx61.exit, i7 106, void %arrayidx61.exit, i7 107, void %arrayidx61.exit, i7 108, void %arrayidx61.exit, i7 109, void %arrayidx61.exit, i7 110, void %arrayidx61.exit, i7 111, void %arrayidx61.exit, i7 112, void %arrayidx61.exit, i7 113, void %arrayidx61.exit, i7 114, void %arrayidx61.exit, i7 115, void %arrayidx61.exit, i7 116, void %arrayidx61.exit, i7 117, void %arrayidx61.exit, i7 118, void %arrayidx61.exit, i7 119, void %arrayidx61.exit, i7 120, void %arrayidx61.exit, i7 121, void %arrayidx61.exit, i7 122, void %arrayidx61.exit, i7 123, void %arrayidx61.exit, i7 124, void %arrayidx61.exit, i7 125, void %arrayidx61.exit, i7 126, void %arrayidx61.exit" [bnn.cpp:132]   --->   Operation 26 'switch' 'switch_ln132' <Predicate = (!icmp_ln129)> <Delay = 1.87>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx61.exit" [bnn.cpp:132]   --->   Operation 27 'br' 'br_ln132' <Predicate = (!icmp_ln129 & trunc_ln129_1 == 127)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln129 = store i8 %add_ln129, i8 %i" [bnn.cpp:129]   --->   Operation 28 'store' 'store_ln129' <Predicate = (!icmp_ln129)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln129 = br void %for.inc62" [bnn.cpp:129]   --->   Operation 29 'br' 'br_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 30 [1/2] ( I:3.25ns O:3.25ns )   --->   "%layer2_activations_load = load i5 %layer2_activations_addr" [bnn.cpp:132]   --->   Operation 30 'load' 'layer2_activations_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 31 [1/2] ( I:3.25ns O:3.25ns )   --->   "%layer2_activations_4_load = load i5 %layer2_activations_4_addr" [bnn.cpp:132]   --->   Operation 31 'load' 'layer2_activations_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 32 [1/2] ( I:3.25ns O:3.25ns )   --->   "%layer2_activations_5_load = load i5 %layer2_activations_5_addr" [bnn.cpp:132]   --->   Operation 32 'load' 'layer2_activations_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 33 [1/2] ( I:3.25ns O:3.25ns )   --->   "%layer2_activations_6_load = load i5 %layer2_activations_6_addr" [bnn.cpp:132]   --->   Operation 33 'load' 'layer2_activations_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 34 [1/1] (1.82ns)   --->   "%x_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %layer2_activations_load, i2 1, i32 %layer2_activations_4_load, i2 2, i32 %layer2_activations_5_load, i2 3, i32 %layer2_activations_6_load, i32 0, i2 %trunc_ln129" [bnn.cpp:132]   --->   Operation 34 'sparsemux' 'x_2' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%a_2_load = load i32 %a_2"   --->   Operation 42 'load' 'a_2_load' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %a_2_out, i32 %a_2_load"   --->   Operation 43 'write' 'write_ln0' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln129)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln131 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [bnn.cpp:131]   --->   Operation 35 'specpipeline' 'specpipeline_ln131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [bnn.cpp:129]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [bnn.cpp:129]   --->   Operation 37 'specloopname' 'specloopname_ln129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.55ns)   --->   "%icmp_ln40 = icmp_sgt  i32 %x_2, i32 0" [bnn.cpp:40->bnn.cpp:132]   --->   Operation 38 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.68ns)   --->   "%select_ln132 = select i1 %icmp_ln40, i32 0, i32 256" [bnn.cpp:132]   --->   Operation 39 'select' 'select_ln132' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln132 = store i32 %select_ln132, i32 %a_2" [bnn.cpp:132]   --->   Operation 40 'store' 'store_ln132' <Predicate = (trunc_ln129_1 == 0)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx61.exit" [bnn.cpp:132]   --->   Operation 41 'br' 'br_ln132' <Predicate = (trunc_ln129_1 == 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.091ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln129', bnn.cpp:129) of constant 0 on local variable 'i', bnn.cpp:129 [8]  (1.588 ns)
	'load' operation 8 bit ('i', bnn.cpp:129) on local variable 'i', bnn.cpp:129 [11]  (0.000 ns)
	'add' operation 8 bit ('add_ln129', bnn.cpp:129) [13]  (1.915 ns)
	'store' operation 0 bit ('store_ln129', bnn.cpp:129) of variable 'add_ln129', bnn.cpp:129 on local variable 'i', bnn.cpp:129 [41]  (1.588 ns)

 <State 2>: 5.081ns
The critical path consists of the following:
	'load' operation 32 bit ('layer2_activations_load', bnn.cpp:132) on array 'layer2_activations' [27]  (3.254 ns)
	'sparsemux' operation 32 bit ('x', bnn.cpp:132) [31]  (1.827 ns)

 <State 3>: 3.239ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln40', bnn.cpp:40->bnn.cpp:132) [32]  (2.552 ns)
	'select' operation 32 bit ('select_ln132', bnn.cpp:132) [33]  (0.687 ns)
	'store' operation 0 bit ('store_ln132', bnn.cpp:132) of variable 'select_ln132', bnn.cpp:132 on local variable 'a_2' [36]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
