-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@ecegrid-thin4.ecn.purdue.edu                 
-- Generated date:           Wed Nov 10 16:34:20 EST 2021                        

Solution Settings: fir.v7
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          53       7          6            0  0          
    Design Total:                      53       7          6            0  6          
    
  Bill Of Materials (Datapath)
    Component Name                    Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: ccs_ioport]                                                                              
    ccs_in(2,16)                           0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                          0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                              
    mgc_add(16,1,16,1,17)                 10.000     0.000     10.000 2.283         16          16 
    mgc_add(30,0,30,0,30)                 17.000     0.000     17.000 2.548         15          11 
    mgc_mul(16,1,17,1,30)                310.000     1.000      0.000 4.600          3           9 
    mgc_mux(16,1,2)                        8.135     0.000      8.135 1.312          0           7 
    mgc_mux(17,1,2)                        8.644     0.000      8.644 1.312          0           8 
    mgc_mux(30,1,2)                       15.254     0.000     15.254 1.312          0           1 
    mgc_mux1hot(30,3)                     26.479     0.000     26.479 1.485          0           2 
    mgc_mux1hot(30,4)                     39.183     0.000     39.183 1.687          0           1 
    mgc_mux1hot(30,5)                     51.888     0.000     51.888 1.844          0           1 
    mgc_nand(1,2)                          0.354     0.000      0.354 1.279          0           1 
    mgc_not(1)                             0.000     0.000      0.000 0.000          0           2 
    mgc_or(1,2)                            0.354     0.000      0.354 1.268          0           2 
    mgc_or(1,3)                            0.559     0.000      0.559 1.268          0           3 
    mgc_or(1,5)                            0.969     0.000      0.969 1.268          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(16,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0          32 
    mgc_reg_pos(17,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(17,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0          10 
    mgc_reg_pos(208,0,0,1,1,1,1)           0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           5 
    [Lib: mgc_ioport]                                                                              
    mgc_in_wire(1,512)                     0.000     0.000      0.000 0.000          1           1 
    mgc_io_sync(0)                         0.000     0.000      0.000 0.000          3           3 
                                                                                                   
    TOTAL AREA (After Assignment):      3426.090     9.000    636.000                              
    
  C++ to RTL Interface Mappings
    C++ Field      RTL Range           RTL Range Expression             Expression Limits 
    -------------- ------------------- -------------------------------- -----------------
    /fir/coeffs[M] coeffs_rsc_z[511:0] coeffs_rsc_z[(M)*16+16-1:(M)*16] M<32              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   1345.0          5509.2          3426.1        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           1345.0 (100%)   5509.2 (100%)   3426.1 (100%) 
      MUX:                 0.0           165.4   (3%)    285.4   (8%) 
      FUNC:             1345.0 (100%)   5341.0  (97%)   3137.0  (92%) 
      LOGIC:               0.0             2.8   (0%)      3.7   (0%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                                         Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------------------------ ---------- -------------- ----------- -----------------------------------------------------
    reg(MAC:io_read(coeffs:rsc.@).cse(255:0)).ftd#48        208         Y           Y      reg(MAC:io_read(coeffs:rsc.@).cse(255:0)).ftd#48      
    MAC-12:mul.itm                                           30         Y           Y      MAC-12:mul.itm                                        
                                                                                           MAC-14:mul.itm                                        
                                                                                           MAC:acc#16.itm.1                                      
    MAC-16:mul.itm                                           30                            MAC-16:mul.itm                                        
                                                                                           MAC:acc#10.itm                                        
                                                                                           MAC:acc#12.itm                                        
                                                                                           MAC:acc#6.itm.1                                       
                                                                                           MAC:acc#8.itm                                         
    MAC-1:mul.itm                                            30         Y           Y      MAC-1:mul.itm                                         
                                                                                           MAC-7:mul.itm                                         
                                                                                           MAC-15:mul.itm                                        
                                                                                           MAC:acc#11.itm                                        
                                                                                           MAC:acc#7.itm.1                                       
                                                                                           MAC:acc#7.itm                                         
    MAC:acc#15.itm                                           30         Y           Y      MAC:acc#15.itm                                        
                                                                                           MAC:acc#17.itm.1                                      
                                                                                           MAC:acc#5.itm                                         
    MAC:acc#16.itm                                           30         Y           Y      MAC:acc#16.itm                                        
    MAC:acc#9.itm                                            30         Y           Y      MAC:acc#9.itm                                         
    MAC-10:acc#3.itm                                         17         Y           Y      MAC-10:acc#3.itm                                      
                                                                                           MAC:asn.itm                                           
    MAC-11:acc#3.itm                                         17         Y           Y      MAC-11:acc#3.itm                                      
    MAC-12:acc#3.itm                                         17                            MAC-12:acc#3.itm                                      
    MAC-13:acc#3.itm                                         17                            MAC-13:acc#3.itm                                      
    MAC-1:acc#3.itm                                          17                            MAC-1:acc#3.itm                                       
    MAC-2:acc#3.itm                                          17         Y           Y      MAC-2:acc#3.itm                                       
    MAC-3:acc#3.itm                                          17         Y           Y      MAC-3:acc#3.itm                                       
    MAC-4:acc#3.itm                                          17         Y           Y      MAC-4:acc#3.itm                                       
    MAC-5:acc#3.itm                                          17         Y           Y      MAC-5:acc#3.itm                                       
    MAC-6:acc#3.itm                                          17         Y           Y      MAC-6:acc#3.itm                                       
    MAC-7:acc#3.itm                                          17         Y           Y      MAC-7:acc#3.itm                                       
    MAC-8:acc#3.itm                                          17         Y           Y      MAC-8:acc#3.itm                                       
    MAC-9:acc#3.itm                                          17         Y           Y      MAC-9:acc#3.itm                                       
    out1:rsci.idat                                           16         Y           Y      out1:rsci.idat                                        
    regs(0).sva                                              16         Y           Y      regs(0).sva                                           
    regs(1).sva                                              16         Y           Y      regs(1).sva                                           
    regs(10).sva                                             16         Y           Y      regs(10).sva                                          
    regs(11).sva                                             16         Y           Y      regs(11).sva                                          
    regs(12).sva                                             16         Y           Y      regs(12).sva                                          
    regs(13).sva                                             16         Y           Y      regs(13).sva                                          
    regs(14).sva                                             16         Y           Y      regs(14).sva                                          
    regs(15).sva                                             16         Y           Y      regs(15).sva                                          
    regs(16).sva                                             16         Y           Y      regs(16).sva                                          
    regs(17).sva                                             16         Y           Y      regs(17).sva                                          
    regs(18).sva                                             16         Y           Y      regs(18).sva                                          
    regs(19).sva                                             16         Y           Y      regs(19).sva                                          
    regs(2).sva                                              16         Y           Y      regs(2).sva                                           
    regs(20).sva                                             16         Y           Y      regs(20).sva                                          
    regs(21).sva                                             16         Y           Y      regs(21).sva                                          
    regs(22).sva                                             16         Y           Y      regs(22).sva                                          
    regs(23).sva                                             16         Y           Y      regs(23).sva                                          
    regs(24).sva                                             16         Y           Y      regs(24).sva                                          
    regs(25).sva                                             16         Y           Y      regs(25).sva                                          
    regs(26).sva                                             16         Y           Y      regs(26).sva                                          
    regs(27).sva                                             16         Y           Y      regs(27).sva                                          
    regs(28).sva                                             16         Y           Y      regs(28).sva                                          
    regs(29).sva                                             16         Y           Y      regs(29).sva                                          
    regs(3).sva                                              16         Y           Y      regs(3).sva                                           
    regs(30).sva                                             16         Y           Y      regs(30).sva                                          
    regs(4).sva                                              16         Y           Y      regs(4).sva                                           
    regs(5).sva                                              16         Y           Y      regs(5).sva                                           
    regs(6).sva                                              16         Y           Y      regs(6).sva                                           
    regs(7).sva                                              16         Y           Y      regs(7).sva                                           
    regs(8).sva                                              16         Y           Y      regs(8).sva                                           
    regs(9).sva                                              16         Y           Y      regs(9).sva                                           
    main.stage_0.2                                            1                            main.stage_0.2                                        
    out1:rsc.triosy:obj.ld                                    1                            out1:rsc.triosy:obj.ld                                
    reg(in1:rsc.triosy:obj.ld).cse                            1                            reg(in1:rsc.triosy:obj.ld).cse                        
                                                                                                                                                 
    Total:                                                 1124           1040        1040 (Total Gating Ratio: 0.93, CG Opt Gating Ratio: 0.93) 
    
  Timing Report
    Critical Path
      Max Delay:  10.397969
      Slack:      -0.3979689999999998
      
      Path                                                                      Startpoint                                            Endpoint                     Delay   Slack   
      ------------------------------------------------------------------------- ----------------------------------------------------- ---------------------------- ------- -------
      1                                                                         fir:core/fir:core_core:fsm:inst                       fir:core/reg(out1:rsci.idat) 10.3980 -0.3980 
                                                                                                                                                                                   
        Instance                                                                Component                                                                          Delta   Delay   
        --------                                                                ---------                                                                          -----   -----   
        fir:core/fir:core_core:fsm:inst                                         fir:core_core:fsm                                                                  0.0000  0.0000  
        fir:core/fsm_output                                                                                                                                        0.0000  0.0000  
        fir:core/slc(fsm_output)(3)                                                                                                                                0.0000  0.0000  
        fir:core/slc(fsm_output)(3).itm                                                                                                                            0.0000  0.0000  
        fir:core/or#72                                                          mgc_or_1_3                                                                         1.2679  1.2679  
        fir:core/or#72.itm                                                                                                                                         0.0000  1.2679  
        fir:core/MAC:mux1h                                                      mgc_mux1hot_30_3                                                                   1.4848  2.7527  
        fir:core/MAC:mux1h.itm                                                                                                                                     0.0000  2.7527  
        fir:core/MAC:acc#14:rg                                                  mgc_addc_30_0_30_0_30                                                              2.5484  5.3011  
        fir:core/z.out                                                                                                                                             0.0000  5.3011  
        fir:core/MAC:acc                                                        mgc_addc_30_0_30_0_30                                                              2.5484  7.8495  
        fir:core/MAC:acc.itm                                                                                                                                       0.0000  7.8495  
        fir:core/MAC-16:acc#2                                                   mgc_addc_30_0_30_0_30                                                              2.5484  10.3980 
        fir:core/MAC-16:acc#2.itm                                                                                                                                  0.0000  10.3980 
        fir:core/MAC:slc(MAC-16:acc#2)(29-14)                                                                                                                      0.0000  10.3980 
        fir:core/MAC:slc(MAC-16:acc#2)(29-14).itm                                                                                                                  0.0000  10.3980 
        fir:core/reg(out1:rsci.idat)                                            mgc_reg_pos_16_0_0_1_1_1_1                                                         0.0000  10.3980 
                                                                                                                                                                                   
      2                                                                         fir:core/fir:core_core:fsm:inst                       fir:core/reg(out1:rsci.idat) 10.3980 -0.3980 
                                                                                                                                                                                   
        Instance                                                                Component                                                                          Delta   Delay   
        --------                                                                ---------                                                                          -----   -----   
        fir:core/fir:core_core:fsm:inst                                         fir:core_core:fsm                                                                  0.0000  0.0000  
        fir:core/fsm_output                                                                                                                                        0.0000  0.0000  
        fir:core/slc(fsm_output)(1)#10                                                                                                                             0.0000  0.0000  
        fir:core/slc(fsm_output)(1)#10.itm                                                                                                                         0.0000  0.0000  
        fir:core/or#72                                                          mgc_or_1_3                                                                         1.2679  1.2679  
        fir:core/or#72.itm                                                                                                                                         0.0000  1.2679  
        fir:core/MAC:mux1h                                                      mgc_mux1hot_30_3                                                                   1.4848  2.7527  
        fir:core/MAC:mux1h.itm                                                                                                                                     0.0000  2.7527  
        fir:core/MAC:acc#14:rg                                                  mgc_addc_30_0_30_0_30                                                              2.5484  5.3011  
        fir:core/z.out                                                                                                                                             0.0000  5.3011  
        fir:core/MAC:acc                                                        mgc_addc_30_0_30_0_30                                                              2.5484  7.8495  
        fir:core/MAC:acc.itm                                                                                                                                       0.0000  7.8495  
        fir:core/MAC-16:acc#2                                                   mgc_addc_30_0_30_0_30                                                              2.5484  10.3980 
        fir:core/MAC-16:acc#2.itm                                                                                                                                  0.0000  10.3980 
        fir:core/MAC:slc(MAC-16:acc#2)(29-14)                                                                                                                      0.0000  10.3980 
        fir:core/MAC:slc(MAC-16:acc#2)(29-14).itm                                                                                                                  0.0000  10.3980 
        fir:core/reg(out1:rsci.idat)                                            mgc_reg_pos_16_0_0_1_1_1_1                                                         0.0000  10.3980 
                                                                                                                                                                                   
      3                                                                         fir:core/fir:core_core:fsm:inst                       fir:core/reg(out1:rsci.idat) 10.3980 -0.3980 
                                                                                                                                                                                   
        Instance                                                                Component                                                                          Delta   Delay   
        --------                                                                ---------                                                                          -----   -----   
        fir:core/fir:core_core:fsm:inst                                         fir:core_core:fsm                                                                  0.0000  0.0000  
        fir:core/fsm_output                                                                                                                                        0.0000  0.0000  
        fir:core/slc(fsm_output)(0)#25                                                                                                                             0.0000  0.0000  
        fir:core/slc(fsm_output)(0)#25.itm                                                                                                                         0.0000  0.0000  
        fir:core/or#72                                                          mgc_or_1_3                                                                         1.2679  1.2679  
        fir:core/or#72.itm                                                                                                                                         0.0000  1.2679  
        fir:core/MAC:mux1h                                                      mgc_mux1hot_30_3                                                                   1.4848  2.7527  
        fir:core/MAC:mux1h.itm                                                                                                                                     0.0000  2.7527  
        fir:core/MAC:acc#14:rg                                                  mgc_addc_30_0_30_0_30                                                              2.5484  5.3011  
        fir:core/z.out                                                                                                                                             0.0000  5.3011  
        fir:core/MAC:acc                                                        mgc_addc_30_0_30_0_30                                                              2.5484  7.8495  
        fir:core/MAC:acc.itm                                                                                                                                       0.0000  7.8495  
        fir:core/MAC-16:acc#2                                                   mgc_addc_30_0_30_0_30                                                              2.5484  10.3980 
        fir:core/MAC-16:acc#2.itm                                                                                                                                  0.0000  10.3980 
        fir:core/MAC:slc(MAC-16:acc#2)(29-14)                                                                                                                      0.0000  10.3980 
        fir:core/MAC:slc(MAC-16:acc#2)(29-14).itm                                                                                                                  0.0000  10.3980 
        fir:core/reg(out1:rsci.idat)                                            mgc_reg_pos_16_0_0_1_1_1_1                                                         0.0000  10.3980 
                                                                                                                                                                                   
      4                                                                         fir:core/reg(MAC:io_read(coeffs:rsc.@).cse(255:0))#48 fir:core/reg(MAC-16:mul)     10.3047 -0.3047 
                                                                                                                                                                                   
        Instance                                                                Component                                                                          Delta   Delay   
        --------                                                                ---------                                                                          -----   -----   
        fir:core/reg(MAC:io_read(coeffs:rsc.@).cse(255:0))#48                   mgc_reg_pos_208_0_0_1_1_1_1                                                        0.0000  0.0000  
        fir:core/reg(MAC:io_read(coeffs:rsc.@).cse(255:0)).ftd#48                                                                                                  0.0000  0.0000  
        fir:core/MAC:slc(MAC:io_read(coeffs:rsc.@).cse(255:0).sva)(47-32)                                                                                          0.0000  0.0000  
        fir:core/MAC:slc(MAC:io_read(coeffs:rsc.@).cse(255:0).sva)(47-32).itm                                                                                      0.0000  0.0000  
        fir:core/MAC:mux#13                                                     mgc_mux_16_1_2                                                                     1.3121  1.3121  
        fir:core/MAC:mux#13.itm                                                                                                                                    0.0000  1.3121  
        fir:core/MAC-11:mul:rg                                                  mgc_mul_16_1_17_1_30                                                               4.6000  5.9121  
        fir:core/z.out#2                                                                                                                                           0.0000  5.9121  
        fir:core/MAC:acc#10                                                     mgc_addc_30_0_30_0_30                                                              2.5484  8.4605  
        fir:core/MAC:acc#10.itm                                                                                                                                    0.0000  8.4605  
        fir:core/MAC:mux1h#1                                                    mgc_mux1hot_30_5                                                                   1.8441  10.3047 
        fir:core/MAC:mux1h#1.itm                                                                                                                                   0.0000  10.3047 
        fir:core/reg(MAC-16:mul)                                                mgc_reg_pos_30_0_0_1_1_0_0                                                         0.0000  10.3047 
                                                                                                                                                                                   
      5                                                                         fir:core/reg(MAC:io_read(coeffs:rsc.@).cse(255:0))#48 fir:core/reg(MAC-16:mul)     10.3047 -0.3047 
                                                                                                                                                                                   
        Instance                                                                Component                                                                          Delta   Delay   
        --------                                                                ---------                                                                          -----   -----   
        fir:core/reg(MAC:io_read(coeffs:rsc.@).cse(255:0))#48                   mgc_reg_pos_208_0_0_1_1_1_1                                                        0.0000  0.0000  
        fir:core/reg(MAC:io_read(coeffs:rsc.@).cse(255:0)).ftd#48                                                                                                  0.0000  0.0000  
        fir:core/MAC:slc(MAC:io_read(coeffs:rsc.@).cse(255:0).sva)(47-32)                                                                                          0.0000  0.0000  
        fir:core/MAC:slc(MAC:io_read(coeffs:rsc.@).cse(255:0).sva)(47-32).itm                                                                                      0.0000  0.0000  
        fir:core/MAC:mux#13                                                     mgc_mux_16_1_2                                                                     1.3121  1.3121  
        fir:core/MAC:mux#13.itm                                                                                                                                    0.0000  1.3121  
        fir:core/MAC-11:mul:rg                                                  mgc_mul_16_1_17_1_30                                                               4.6000  5.9121  
        fir:core/z.out#2                                                                                                                                           0.0000  5.9121  
        fir:core/MAC:acc#6                                                      mgc_addc_30_0_30_0_30                                                              2.5484  8.4605  
        fir:core/MAC:acc#6.itm                                                                                                                                     0.0000  8.4605  
        fir:core/MAC:mux1h#1                                                    mgc_mux1hot_30_5                                                                   1.8441  10.3047 
        fir:core/MAC:mux1h#1.itm                                                                                                                                   0.0000  10.3047 
        fir:core/reg(MAC-16:mul)                                                mgc_reg_pos_30_0_0_1_1_0_0                                                         0.0000  10.3047 
                                                                                                                                                                                   
      6                                                                         fir:core/reg(MAC-3:acc#3)                             fir:core/reg(MAC-16:mul)     10.3047 -0.3047 
                                                                                                                                                                                   
        Instance                                                                Component                                                                          Delta   Delay   
        --------                                                                ---------                                                                          -----   -----   
        fir:core/reg(MAC-3:acc#3)                                               mgc_reg_pos_17_0_0_1_1_1_1                                                         0.0000  0.0000  
        fir:core/MAC-3:acc#3.itm                                                                                                                                   0.0000  0.0000  
        fir:core/MAC:mux#14                                                     mgc_mux_17_1_2                                                                     1.3121  1.3121  
        fir:core/MAC:mux#14.itm                                                                                                                                    0.0000  1.3121  
        fir:core/MAC-11:mul:rg                                                  mgc_mul_16_1_17_1_30                                                               4.6000  5.9121  
        fir:core/z.out#2                                                                                                                                           0.0000  5.9121  
        fir:core/MAC:acc#6                                                      mgc_addc_30_0_30_0_30                                                              2.5484  8.4605  
        fir:core/MAC:acc#6.itm                                                                                                                                     0.0000  8.4605  
        fir:core/MAC:mux1h#1                                                    mgc_mux1hot_30_5                                                                   1.8441  10.3047 
        fir:core/MAC:mux1h#1.itm                                                                                                                                   0.0000  10.3047 
        fir:core/reg(MAC-16:mul)                                                mgc_reg_pos_30_0_0_1_1_0_0                                                         0.0000  10.3047 
                                                                                                                                                                                   
      7                                                                         fir:core/reg(MAC:io_read(coeffs:rsc.@).cse(255:0))#48 fir:core/reg(MAC-16:mul)     10.3047 -0.3047 
                                                                                                                                                                                   
        Instance                                                                Component                                                                          Delta   Delay   
        --------                                                                ---------                                                                          -----   -----   
        fir:core/reg(MAC:io_read(coeffs:rsc.@).cse(255:0))#48                   mgc_reg_pos_208_0_0_1_1_1_1                                                        0.0000  0.0000  
        fir:core/reg(MAC:io_read(coeffs:rsc.@).cse(255:0)).ftd#48                                                                                                  0.0000  0.0000  
        fir:core/MAC:slc(MAC:io_read(coeffs:rsc.@).cse(255:0).sva)(127-112)                                                                                        0.0000  0.0000  
        fir:core/MAC:slc(MAC:io_read(coeffs:rsc.@).cse(255:0).sva)(127-112).itm                                                                                    0.0000  0.0000  
        fir:core/MAC:mux#17                                                     mgc_mux_16_1_2                                                                     1.3121  1.3121  
        fir:core/MAC:mux#17.itm                                                                                                                                    0.0000  1.3121  
        fir:core/MAC-13:mul:rg                                                  mgc_mul_16_1_17_1_30                                                               4.6000  5.9121  
        fir:core/z.out#4                                                                                                                                           0.0000  5.9121  
        fir:core/MAC:acc#8                                                      mgc_addc_30_0_30_0_30                                                              2.5484  8.4605  
        fir:core/MAC:acc#8.itm                                                                                                                                     0.0000  8.4605  
        fir:core/MAC:mux1h#1                                                    mgc_mux1hot_30_5                                                                   1.8441  10.3047 
        fir:core/MAC:mux1h#1.itm                                                                                                                                   0.0000  10.3047 
        fir:core/reg(MAC-16:mul)                                                mgc_reg_pos_30_0_0_1_1_0_0                                                         0.0000  10.3047 
                                                                                                                                                                                   
      8                                                                         fir:core/reg(MAC-11:acc#3)                            fir:core/reg(MAC-16:mul)     10.3047 -0.3047 
                                                                                                                                                                                   
        Instance                                                                Component                                                                          Delta   Delay   
        --------                                                                ---------                                                                          -----   -----   
        fir:core/reg(MAC-11:acc#3)                                              mgc_reg_pos_17_0_0_1_1_1_1                                                         0.0000  0.0000  
        fir:core/MAC-11:acc#3.itm                                                                                                                                  0.0000  0.0000  
        fir:core/MAC:mux#14                                                     mgc_mux_17_1_2                                                                     1.3121  1.3121  
        fir:core/MAC:mux#14.itm                                                                                                                                    0.0000  1.3121  
        fir:core/MAC-11:mul:rg                                                  mgc_mul_16_1_17_1_30                                                               4.6000  5.9121  
        fir:core/z.out#2                                                                                                                                           0.0000  5.9121  
        fir:core/MAC:acc#6                                                      mgc_addc_30_0_30_0_30                                                              2.5484  8.4605  
        fir:core/MAC:acc#6.itm                                                                                                                                     0.0000  8.4605  
        fir:core/MAC:mux1h#1                                                    mgc_mux1hot_30_5                                                                   1.8441  10.3047 
        fir:core/MAC:mux1h#1.itm                                                                                                                                   0.0000  10.3047 
        fir:core/reg(MAC-16:mul)                                                mgc_reg_pos_30_0_0_1_1_0_0                                                         0.0000  10.3047 
                                                                                                                                                                                   
      9                                                                         fir:core/reg(MAC:io_read(coeffs:rsc.@).cse(255:0))#48 fir:core/reg(MAC-16:mul)     10.3047 -0.3047 
                                                                                                                                                                                   
        Instance                                                                Component                                                                          Delta   Delay   
        --------                                                                ---------                                                                          -----   -----   
        fir:core/reg(MAC:io_read(coeffs:rsc.@).cse(255:0))#48                   mgc_reg_pos_208_0_0_1_1_1_1                                                        0.0000  0.0000  
        fir:core/reg(MAC:io_read(coeffs:rsc.@).cse(255:0)).ftd#48                                                                                                  0.0000  0.0000  
        fir:core/MAC:slc(MAC:io_read(coeffs:rsc.@).cse(255:0).sva)(175-160)                                                                                        0.0000  0.0000  
        fir:core/MAC:slc(MAC:io_read(coeffs:rsc.@).cse(255:0).sva)(175-160).itm                                                                                    0.0000  0.0000  
        fir:core/MAC:mux#13                                                     mgc_mux_16_1_2                                                                     1.3121  1.3121  
        fir:core/MAC:mux#13.itm                                                                                                                                    0.0000  1.3121  
        fir:core/MAC-11:mul:rg                                                  mgc_mul_16_1_17_1_30                                                               4.6000  5.9121  
        fir:core/z.out#2                                                                                                                                           0.0000  5.9121  
        fir:core/MAC:acc#6                                                      mgc_addc_30_0_30_0_30                                                              2.5484  8.4605  
        fir:core/MAC:acc#6.itm                                                                                                                                     0.0000  8.4605  
        fir:core/MAC:mux1h#1                                                    mgc_mux1hot_30_5                                                                   1.8441  10.3047 
        fir:core/MAC:mux1h#1.itm                                                                                                                                   0.0000  10.3047 
        fir:core/reg(MAC-16:mul)                                                mgc_reg_pos_30_0_0_1_1_0_0                                                         0.0000  10.3047 
                                                                                                                                                                                   
      10                                                                        fir:core/fir:core_core:fsm:inst                       fir:core/reg(MAC-16:mul)     10.3047 -0.3047 
                                                                                                                                                                                   
        Instance                                                                Component                                                                          Delta   Delay   
        --------                                                                ---------                                                                          -----   -----   
        fir:core/fir:core_core:fsm:inst                                         fir:core_core:fsm                                                                  0.0000  0.0000  
        fir:core/fsm_output                                                                                                                                        0.0000  0.0000  
        fir:core/slc(fsm_output)(5)#39                                                                                                                             0.0000  0.0000  
        fir:core/slc(fsm_output)(5)#39.itm                                                                                                                         0.0000  0.0000  
        fir:core/MAC:mux#13                                                     mgc_mux_16_1_2                                                                     1.3121  1.3121  
        fir:core/MAC:mux#13.itm                                                                                                                                    0.0000  1.3121  
        fir:core/MAC-11:mul:rg                                                  mgc_mul_16_1_17_1_30                                                               4.6000  5.9121  
        fir:core/z.out#2                                                                                                                                           0.0000  5.9121  
        fir:core/MAC:acc#6                                                      mgc_addc_30_0_30_0_30                                                              2.5484  8.4605  
        fir:core/MAC:acc#6.itm                                                                                                                                     0.0000  8.4605  
        fir:core/MAC:mux1h#1                                                    mgc_mux1hot_30_5                                                                   1.8441  10.3047 
        fir:core/MAC:mux1h#1.itm                                                                                                                                   0.0000  10.3047 
        fir:core/reg(MAC-16:mul)                                                mgc_reg_pos_30_0_0_1_1_0_0                                                         0.0000  10.3047 
                                                                                                                                                                                   
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                              Port                                            Slack (Delay) Messages                
      ----------------------------------------------------- --------------------------------------------- ------- ------- -----------------------
      fir:core/reg(out1:rsc.triosy:obj.ld)                  out1:not.itm                                   8.7210  1.2790                         
      fir:core/reg(out1:rsci.idat)                          MAC:slc(MAC-16:acc#2)(29-14).itm              -0.3980 10.3980 (clock period exceeded) 
      fir:core/reg(in1:rsc.triosy:obj.ld)                   slc(fsm_output)(0)#5.itm                      10.0000  0.0000                         
      fir:core/reg(main.stage_0.2)                          1#8                                           10.0000  0.0000                         
      fir:core/reg(MAC-11:acc#3)                            MAC-11:acc#3.itm#2                             7.7169  2.2831                         
      fir:core/reg(MAC-9:acc#3)                             MAC-9:acc#3.itm#2                              7.7169  2.2831                         
      fir:core/reg(MAC-10:acc#3)                            MAC:MAC:mux.itm                                6.4048  3.5952                         
      fir:core/reg(MAC-8:acc#3)                             MAC-8:acc#3.itm#2                              7.7169  2.2831                         
      fir:core/reg(MAC-7:acc#3)                             MAC-7:acc#3.itm#2                              7.7169  2.2831                         
      fir:core/reg(MAC-5:acc#3)                             MAC-5:acc#3.itm#2                              7.7169  2.2831                         
      fir:core/reg(MAC-6:acc#3)                             MAC-6:acc#3.itm#2                              7.7169  2.2831                         
      fir:core/reg(MAC-3:acc#3)                             MAC-3:acc#3.itm#2                              7.7169  2.2831                         
      fir:core/reg(MAC-4:acc#3)                             MAC-4:acc#3.itm#2                              7.7169  2.2831                         
      fir:core/reg(MAC-2:acc#3)                             MAC-2:acc#3.itm#2                              7.7169  2.2831                         
      fir:core/reg(MAC-16:mul)                              MAC:mux1h#1.itm                               -0.3047 10.3047 (clock period exceeded) 
      fir:core/reg(MAC-13:acc#3)                            MAC-13:acc#3.itm#3                             7.7169  2.2831                         
      fir:core/reg(MAC-12:acc#3)                            MAC-12:acc#3.itm#3                             7.7169  2.2831                         
      fir:core/reg(MAC-1:acc#3)                             MAC-1:acc#3.itm#3                              7.7169  2.2831                         
      fir:core/reg(regs(1))                                 regs(0).sva                                    7.7169  2.2831                         
      fir:core/reg(regs(0))                                 in1:rsci.idat                                  7.7169  2.2831                         
      fir:core/reg(regs(15))                                regs(14).sva                                   0.1177  9.8823                         
      fir:core/reg(regs(14))                                regs(13).sva                                   0.4927  9.5073                         
      fir:core/reg(regs(16))                                regs(15).sva                                  -0.0393 10.0393 (clock period exceeded) 
      fir:core/reg(regs(13))                                regs(12).sva                                   7.7169  2.2831                         
      fir:core/reg(regs(17))                                regs(16).sva                                  -0.0393 10.0393 (clock period exceeded) 
      fir:core/reg(regs(12))                                regs(11).sva                                   7.7169  2.2831                         
      fir:core/reg(regs(18))                                regs(17).sva                                   0.1177  9.8823                         
      fir:core/reg(regs(11))                                regs(10).sva                                   7.7169  2.2831                         
      fir:core/reg(regs(19))                                regs(18).sva                                   0.4927  9.5073                         
      fir:core/reg(regs(10))                                regs(9).sva                                    6.4048  3.5952                         
      fir:core/reg(regs(20))                                regs(19).sva                                   7.7169  2.2831                         
      fir:core/reg(regs(9))                                 regs(8).sva                                    7.7169  2.2831                         
      fir:core/reg(regs(21))                                regs(20).sva                                   7.7169  2.2831                         
      fir:core/reg(regs(8))                                 regs(7).sva                                    7.7169  2.2831                         
      fir:core/reg(regs(22))                                regs(21).sva                                   7.7169  2.2831                         
      fir:core/reg(regs(7))                                 regs(6).sva                                    7.7169  2.2831                         
      fir:core/reg(regs(23))                                regs(22).sva                                   6.4048  3.5952                         
      fir:core/reg(regs(6))                                 regs(5).sva                                    7.7169  2.2831                         
      fir:core/reg(regs(24))                                regs(23).sva                                   7.7169  2.2831                         
      fir:core/reg(regs(5))                                 regs(4).sva                                    7.7169  2.2831                         
      fir:core/reg(regs(25))                                regs(24).sva                                   7.7169  2.2831                         
      fir:core/reg(regs(4))                                 regs(3).sva                                    7.7169  2.2831                         
      fir:core/reg(regs(26))                                regs(25).sva                                   7.7169  2.2831                         
      fir:core/reg(regs(3))                                 regs(2).sva                                   10.0000  0.0000                         
      fir:core/reg(regs(27))                                regs(26).sva                                   7.7169  2.2831                         
      fir:core/reg(regs(2))                                 regs(1).sva                                    7.7169  2.2831                         
      fir:core/reg(regs(28))                                regs(27).sva                                   7.7169  2.2831                         
      fir:core/reg(regs(29))                                regs(28).sva                                   7.7169  2.2831                         
      fir:core/reg(regs(30))                                regs(29).sva                                   7.7169  2.2831                         
      fir:core/reg(MAC-12:mul)                              MAC:MAC:mux#1.itm                              0.4927  9.5073                         
      fir:core/reg(MAC-1:mul)                               MAC:mux1h#3.itm                               -0.1477 10.1477 (clock period exceeded) 
      fir:core/reg(MAC:acc#15)                              MAC:mux1h#4.itm                                0.0547  9.9453                         
      fir:core/reg(MAC:acc#16)                              z.out                                         -0.3980 10.3980 (clock period exceeded) 
      fir:core/reg(MAC:acc#9)                               MAC:acc#9.itm#2                                1.5395  8.4605                         
      fir:core/reg(MAC:io_read(coeffs:rsc.@).cse(255:0))#48 MAC:slc(MAC:io_read(coeffs:rsc.@))(255-0).itm 10.0000  0.0000                         
      fir                                                   coeffs:rsc.triosy.lz                          10.0000  0.0000                         
      fir                                                   in1:rsc.triosy.lz                             10.0000  0.0000                         
      fir                                                   out1:rsc.dat                                  10.0000  0.0000                         
      fir                                                   out1:rsc.triosy.lz                            10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   30    11 
    -                   17    16 
    mul                          
    -                   30     9 
    mux                          
    -                   30     1 
    -                   17     8 
    -                   16     7 
    mux1h                        
    -                   30     4 
    nand                         
    -                    1     1 
    not                          
    -                    1     2 
    or                           
    -                    1     6 
    read_port                    
    -                  512     1 
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                   30     6 
    -                  208     1 
    -                   17    13 
    -                   16    32 
    -                    1     3 
    write_port                   
    -                    0     1 
    
  End of Report
