0	[('Irrelevant', '0')]
1	[('Key Initiative', '0'), ('Market Adoption', '0'), ('Performance', '0'), ('Competition', '0'), ('Development Delays', '0')]
2	[('Importance', '2'), ('Stability', '1'), ('Market Adoption', '0'), ('Revenue Potential', '0'), ('Development Progress', '1')]
3	[('Release schedule', '-1'), ('Competition with UltraSparc', '0'), ('Performance', '0'), ('Software support', '0'), ('Irrelevant', '0')]
4	[('Performance', '1'), ('Future Adoption', '1'), ('Timeline', '-1'), ('InfiniBand Integration', '2'), ('Software Support', '0')]
5	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
6	[('Itanium Commitment', '-1'), ('Solaris Importance', '1'), ('Itanium Success', '-1'), ('Intel Renouncement', '-2'), ('Itanium Market Share', '-1')]
7	[('Price', '2'), ('Performance', '1'), ('Development Delays', '-1'), ('Software Support', '0'), ('Industry Adoption', '1')]
8	[('Performance', '1'), ('Development delays', '0'), ('Software support', '0'), ('Adoption', '0'), ('Reliability', '0')]
9	[('Performance', '1'), ('Software Support', '1'), ('Development Delays', '-1'), ('Adoption', '-1'), ('Consolidation', '1')]
10	[('Performance', '1'), ('Development delays', '-1'), ('Software support', '-1'), ('Architecture', '2'), ('Competitiveness', '0')]
11	[('Memory Capacity', '2'), ('Performance', '1'), ('Future Potential', '1'), ('Competition', '0'), ('Development Delays', '0')]
12	[('Performance', '-1'), ('Architecture', '1'), ('Manufacturing', '-1'), ('Market', '0'), ('Development', '-1')]
13	[('Performance', '1'), ('Development Delays', '-1'), ('Software Support', '1'), ('Open-Source Adoption', '2'), ('Market Readiness', '-1')]
14	[('Performance', '1'), ('Availability', '-1'), ('Software support', '1'), ('Competition', '-1'), ('Open-source', '2')]
15	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
16	[('Development Delays', '-1'), ('Market Acceptance', '0'), ('Competition', '0'), ('Price', '0'), ('Performance', '0')]
17	[('Performance', '1'), ('Development delays', '-2'), ('Software support', '-1'), ('Market impact', '-1'), ('Availability', '-1')]
18	[('64-bit capabilities', '1'), ('High-end market', '0'), ('Release date', '0'), ('Impact on Linux', '0'), ('Competition with Intel chips', '0')]
19	[('Itanium', '0'), ('Future plans', '0'), ('Performance', '0'), ('Price', '0'), ('Reliability', '0')]
20	[('Performance', '1'), ('Support', '2'), ('Competition', '1'), ('Development', '-1'), ('Market Adoption', '0')]
21	[('Performance', '2'), ('Market Potential', '1'), ('Development Stage', '-1'), ('Availability', '-1'), ('Development Challenges', '0')]
22	[('Price', '2'), ('Performance', '1'), ('Market', '1'), ('Investment', '1'), ('Competition', '-1')]
23	[('Itanium', '0'), ('Migration to Itanium', '1'), ('McKinley', '0'), ('Tru64 on Itanium', '1'), ("Intel's acquisition of Alpha", '0')]
24	[('Performance', '1'), ('Development delays', '-2'), ('Software support', '-1'), ('Price', '-1'), ('Adoption', '-1')]
25	[('64-bit Architecture', '1'), ('Development Delays', '0'), ('Performance', '0'), ('Software Support', '0'), ('Compatibility', '0')]
26	[('Performance', '2'), ('Cache', '1'), ('Rambus', '-1'), ('Price', '0'), ('Market', '1')]
27	[('Performance', '1'), ('Development Delays', '-1'), ('Software Support', '-1'), ('Market Potential', '1'), ('Open Source Development', '1')]
28	[('Performance', '1'), ('Database', '1'), ('Open Source Support', '1'), ('Market Readiness', '-1'), ('Development Delays', '-1'), ('Software Support', '-1'), ('Performance', '1'), ('Database', '1'), ('Market Readiness', '-1'), ('Development Delays', '-1'), ('Software Support', '-1')]
29	[('Itanium', '0'), ('Intel', '-1'), ('AMD', '2'), ('Market Share', '1'), ('Performance', '0')]
30	[('Performance', '1'), ('Development Delays', '0'), ('Software Support', '0'), ('Competition', '-1'), ('Market Adoption', '1')]
31	[('Itanium', '0'), ('Intel', '0'), ('Linux', '1'), ('Windows', '-1'), ('Microsoft', '-1')]
32	[('Competition', '-1'), ('Software support', '-1'), ('Development Delays', '-1'), ('Market potential', '1'), ('Horizontal model', '2')]
33	[('Performance', '1'), ('Development delays', '-1'), ('Software support', '-1'), ('Complexity', '0'), ('Server focus', '1')]
34	[('Performance', '1'), ('Adoption', '-1'), ('Development Delays', '-1'), ('Chipset Support', '2'), ('Software Support', '0')]
35	[('Itanium', '0'), ('Performance', '0'), ('Availability', '1'), ('Adoption', '0'), ('Competitiveness', '0')]
36	[('Itanium', '1'), ('Release date', '0'), ('Performance', '0'), ('Adoption', '0'), ('Competition', '0')]
37	[('Architecture', '-1'), ('Software compatibility', '-1'), ('Performance', '0'), ('Development costs', '-1'), ('Industry adoption', '-2')]
38	[('Performance', '1'), ('Development delays', '-1'), ('Software support', '0'), ('Architecture', '1'), ('Market Adoption', '0')]
39	[('Irrelevant', '0')]
40	[('Performance', '0'), ('Availability', '0'), ('Adoption', '0'), ('Future', '1'), ('Relevance', '0')]
41	[('Itanium', '1'), ('Linux', '2'), ('Broadband Internet', '2'), ('Technical Computing', '2'), ('Content Creation', '1')]
42	[('Upcoming', '0'), ('Integration', '1'), ('Performance', '0'), ('Platform', '0'), ('Collaboration', '1')]
43	[('Release Date', '0'), ('Performance', '0'), ('Prototype Testing', '0'), ('64-bit Technology', '0'), ('Competition', '0')]
44	[('Encryption', '2'), ('Performance', '1'), ('Development', '0'), ('Software support', '1'), ('Market competition', '0')]
45	[('Price', '1'), ('Price', '1'), ('Price', '0'), ('Price', '0'), ('Price', '0')]
46	[('Performance', '0'), ('Adoption', '1'), ('Development Delays', '0'), ('Software support', '0'), ('64-bit processing', '2')]
47	[('Platform', '1'), ('Linux Compatibility', '1'), ('Intel Strategy', '1'), ('Focus', '0'), ('Market Share', '0')]
48	[('Itanium', '0'), ("Intel's challenges", '-1'), ("AMD's success", '1'), ('Processor market', '0'), ('Performance', '0')]
49	[('Itanium', '0'), ('Performance', '0'), ('Compatibility', '0'), ('Software Support', '0'), ('Availability', '0')]
50	[('Performance', '1'), ('Development delays', '-1'), ('Software support', '1'), ('Hardware Availability', '-1'), ('Market Acceptance', '0')]
51	[('Performance', '-1'), ('Development Delays', '-1'), ('Market Positioning', '0'), ('Competition with AMD', '-1'), ('Reliability', '0')]
52	[('Performance', '1'), ('Memory', '2'), ('CPU', '1'), ('Software support', '0'), ('Cost', '0')]
53	[('Performance', '0'), ('Software support', '1'), ('Adoption', '1'), ('Innovation', '1'), ('Competition', '0')]
54	[('Adoption', '2'), ('Performance', '0'), ('Future', '1'), ("Intel's strategy", '2'), ('Industry impact', '1')]
55	[('Performance', '1'), ('Development delays', '0'), ('Software support', '1'), ('Market reception', '-1'), ("Intel's commitment", '2')]
56	[('Performance', '1'), ('Development delays', '-2'), ('Price', '-1'), ('Software support', '0'), ('Software optimization', '1')]
57	[('Open Source Support', '1'), ('Performance', '0'), ('Adoption', '0'), ('Competition', '0'), ('Development', '0')]
58	[('Architecture', '-1'), ('Development Time', '-1'), ('Software Compatibility', '-1'), ('Linux Support', '1'), ('Market Penetration', '-1')]
59	[('Competition', '-1'), ('Adoption', '-1'), ('Performance', '0'), ('Development Delays', '-1'), ('Future Outlook', '-1')]
60	[('Performance', '-1'), ('Industry Backing', '2'), ('Development Delays', '-1'), ('Software Support', '1'), ('Potential', '2')]
61	[('Competition', '-1'), ('Performance', '-1'), ('Availability', '0'), ('Market share', '-1'), ('Development', '0')]
62	[('Performance', '1'), ('Industry adoption', '1'), ('Development delays', '-1'), ('Growth potential', '2'), ('Compatibility', '0')]
63	[('Market Acceptance', '-1'), ('Performance', '0'), ('Transition', '-1'), ('Software Support', '0'), ('Innovation', '1')]
64	[('Hardware rivalry', '0'), ('Java support', '0'), ('Development tools', '1'), ('Platform adoption', '0'), ('Performance', '0')]
65	[('Design', '1'), ('Development', '-1'), ('Software', '-1'), ('Adoption', '-1'), ('Future', '1')]
66	[('Development delays', '-2'), ('Software support', '-1'), ('Performance', '1'), ('Market adoption', '-1'), ('Launch and Marketing', '-1')]
67	[('Performance', '1'), ('Development Delays', '-1'), ('Software Support', '-1'), ('Scalability', '1'), ('Cost', '2')]
68	[('Unix Compatibility', '0'), ('Platform Fragmentation', '-1'), ('Cost Reduction', '1'), ('Performance', '0'), ('Software Support', '-1')]
69	[('Price', '1'), ('Performance', '0'), ('Development delays', '-2'), ('Telecom market', '-1'), ('McKinley', '2')]
70	[('Price', '0'), ('Performance', '0'), ('Software Support', '0'), ('Market Share', '0'), ('Relevance', '0')]
71	[('Market Potential', '2'), ('Software Support', '1'), ("Intel's Confidence", '2'), ('Current Market Share', '-1'), ('Performance', '0')]
72	[('Performance', '1'), ('Development delays', '-1'), ('Architecture', '-1'), ('Market acceptance', '-1'), ('Software support', '-1')]
73	[('Performance', '1'), ('Adoption', '-1'), ('Development Delays', '-2'), ('Market Reception', '0'), ('Price', '0')]
74	[('McKinley', '1'), ('Merced (Itanium)', '-2'), ('Performance', '0'), ('Development Delays', '0'), ('Software Support', '0')]
75	[('Performance', '0'), ('Error detection and correction', '0'), ('Development delays', '-1'), ('Software support', '-2'), ('Complexity', '-1'), ('Performance', '0'), ('Development delays', '-1'), ('Software support', '-2'), ('Complexity', '-1'), ('Price', '0')]
76	[('Importance', '2'), ('Adoption', '2'), ('Cost', '-1'), ('Development delays', '-1'), ('Platform capabilities', '1')]
77	[('Development delays', '-1'), ('Competition', '-1'), ('Software support', '-1'), ('Market acceptance', '0'), ('Performance', '0')]
