<!-- 상단 배너 -->
<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=soft&color=0:89CFF0,100:E0FFFF&height=170&text=Welcome!%20Seungheon%20Portfolio&fontSize=42&animation=fadeIn" />
</p>

<div align="center">
  <h3>⚡ Passionate about <b>Circuit Design, Verification, Embedded Systems</b> ⚡</h3>
</div>

---

## 👨‍💻 Career
- Majored in **Electronic Materials Science Engineering at Kyungpook National University**(2019.03 ~ 2025.02)  
- 대한상공회의소 서울기술교육센터 **시스템반도체 설계** 교육 수료(2025.03 ~ 2025.10)

---

## 🛠 Expertise
- **Languages**  
  ![C](https://img.shields.io/badge/C-00599C?style=flat-square&logo=c&logoColor=white)
  ![Python](https://img.shields.io/badge/Python-3776AB?style=flat-square&logo=python&logoColor=white)

- **HDL / EDA**  
  ![Verilog](https://img.shields.io/badge/Verilog-FF5733?style=flat-square)
  ![SystemVerilog](https://img.shields.io/badge/SystemVerilog-6A5ACD?style=flat-square)


---

## 🚀 Projects
| 프로젝트 | 설명 |
|---|---|
| [Verilog Embedded system Project](https://github.com/shhhhhhh1799/Verilog-Embedded-system-Project/tree/main) | Watch, Stopwatch, 거리측정, 온습도 표시 기능을 FPGA에서 통합 구현 |
| [FFT-Architecture](https://github.com/shhhhhhh1799/FFT-Architecture) | Fixed-point 기반 512-point FFT 연산을 SystemVerilog로 설계 및 검증 프로젝트 |
| [RISC-V 32bit CPU Design](https://github.com/shhhhhhh1799/RISC-V_32bit_CPU) | RV32I 기반 32bit CPU를 Verilog/SystemVerilog로 설계하고, 명령어 실행/시뮬레이션을 통해 검증한 프로젝트 |


---

## 📫 Contact
📧 **Email**: [ssssssh17@naver.com](mailto:ssssssh17@naver.com)
