# do lijiantao2018114266_07.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:09 on Jul 16,2020
# vlog -work work lijiantao2018114266_07.vo 
# -- Compiling module lijiantao2018114266_07
# ** Warning: lijiantao2018114266_07.vo(32): (vlog-13233) Design unit "lijiantao2018114266_07" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	lijiantao2018114266_07
# End time: 22:55:09 on Jul 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:09 on Jul 16,2020
# vlog -work work lijiantao2018114266_07.vwf.vt 
# -- Compiling module lijiantao2018114266_07_vlg_vec_tst
# 
# Top level modules:
# 	lijiantao2018114266_07_vlg_vec_tst
# End time: 22:55:09 on Jul 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.lijiantao2018114266_07_vlg_vec_tst 
# Start time: 22:55:09 on Jul 16,2020
# Loading work.lijiantao2018114266_07_vlg_vec_tst
# Loading work.lijiantao2018114266_07
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#26
# ** Note: $finish    : lijiantao2018114266_07.vwf.vt(49)
#    Time: 1 us  Iteration: 0  Instance: /lijiantao2018114266_07_vlg_vec_tst
# End time: 22:55:10 on Jul 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
